vendor_name = ModelSim
source_file = 1, C:/Users/valen/Escritorio/universidad/6semestre/ArquitecturadeComputadores/Monocicle_in_verilog/DataMemory.v
source_file = 1, C:/Users/valen/Escritorio/universidad/6semestre/ArquitecturadeComputadores/Monocicle_in_verilog/PCadder.v
source_file = 1, C:/Users/valen/Escritorio/universidad/6semestre/ArquitecturadeComputadores/Monocicle_in_verilog/PC.v
source_file = 1, C:/Users/valen/Escritorio/universidad/6semestre/ArquitecturadeComputadores/Monocicle_in_verilog/monocicle.v
source_file = 1, C:/Users/valen/Escritorio/universidad/6semestre/ArquitecturadeComputadores/Monocicle_in_verilog/memory_register.v
source_file = 1, C:/Users/valen/Escritorio/universidad/6semestre/ArquitecturadeComputadores/Monocicle_in_verilog/instruction_memory.v
source_file = 1, C:/Users/valen/Escritorio/universidad/6semestre/ArquitecturadeComputadores/Monocicle_in_verilog/instruction_decoder.v
source_file = 1, C:/Users/valen/Escritorio/universidad/6semestre/ArquitecturadeComputadores/Monocicle_in_verilog/immediate_generator.v
source_file = 1, C:/Users/valen/Escritorio/universidad/6semestre/ArquitecturadeComputadores/Monocicle_in_verilog/Control_Unit.v
source_file = 1, C:/Users/valen/Escritorio/universidad/6semestre/ArquitecturadeComputadores/Monocicle_in_verilog/Branch_Unit.v
source_file = 1, C:/Users/valen/Escritorio/universidad/6semestre/ArquitecturadeComputadores/Monocicle_in_verilog/ALU.v
source_file = 1, C:/Users/valen/Escritorio/universidad/6semestre/ArquitecturadeComputadores/Monocicle_in_verilog/mux_1.v
source_file = 1, C:/Users/valen/Escritorio/universidad/6semestre/ArquitecturadeComputadores/Monocicle_in_verilog/mux_2.v
source_file = 1, C:/Users/valen/Escritorio/universidad/6semestre/ArquitecturadeComputadores/Monocicle_in_verilog/hex_to_7seg.v
source_file = 1, C:/Users/valen/Escritorio/universidad/6semestre/ArquitecturadeComputadores/Monocicle_in_verilog/pc_display.v
source_file = 1, ram_brayan.qip
source_file = 1, C:/Users/valen/Escritorio/universidad/6semestre/ArquitecturadeComputadores/Monocicle_in_verilog/DataMemory_2.v
source_file = 1, C:/Users/valen/Escritorio/universidad/6semestre/ArquitecturadeComputadores/Monocicle_in_verilog/ram.qip
source_file = 1, C:/Users/valen/Escritorio/universidad/6semestre/ArquitecturadeComputadores/Monocicle_in_verilog/ram.v
source_file = 1, C:/Users/valen/Escritorio/universidad/6semestre/ArquitecturadeComputadores/Monocicle_in_verilog/testbench_simulation.v
source_file = 1, c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/altsyncram.tdf
source_file = 1, c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/stratix_ram_block.inc
source_file = 1, c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/lpm_mux.inc
source_file = 1, c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/lpm_decode.inc
source_file = 1, c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/aglobal231.inc
source_file = 1, c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/a_rdenreg.inc
source_file = 1, c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/altrom.inc
source_file = 1, c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/altram.inc
source_file = 1, c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/altdpram.inc
source_file = 1, c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/cbx.lst
source_file = 1, C:/Users/valen/Escritorio/universidad/6semestre/ArquitecturadeComputadores/Monocicle_in_verilog/db/altsyncram_jil1.tdf
design_name = monocicle
instance = comp, \seg0[0]~output , seg0[0]~output, monocicle, 1
instance = comp, \seg0[1]~output , seg0[1]~output, monocicle, 1
instance = comp, \seg0[2]~output , seg0[2]~output, monocicle, 1
instance = comp, \seg0[3]~output , seg0[3]~output, monocicle, 1
instance = comp, \seg0[4]~output , seg0[4]~output, monocicle, 1
instance = comp, \seg0[5]~output , seg0[5]~output, monocicle, 1
instance = comp, \seg0[6]~output , seg0[6]~output, monocicle, 1
instance = comp, \seg1[0]~output , seg1[0]~output, monocicle, 1
instance = comp, \seg1[1]~output , seg1[1]~output, monocicle, 1
instance = comp, \seg1[2]~output , seg1[2]~output, monocicle, 1
instance = comp, \seg1[3]~output , seg1[3]~output, monocicle, 1
instance = comp, \seg1[4]~output , seg1[4]~output, monocicle, 1
instance = comp, \seg1[5]~output , seg1[5]~output, monocicle, 1
instance = comp, \seg1[6]~output , seg1[6]~output, monocicle, 1
instance = comp, \seg2[0]~output , seg2[0]~output, monocicle, 1
instance = comp, \seg2[1]~output , seg2[1]~output, monocicle, 1
instance = comp, \seg2[2]~output , seg2[2]~output, monocicle, 1
instance = comp, \seg2[3]~output , seg2[3]~output, monocicle, 1
instance = comp, \seg2[4]~output , seg2[4]~output, monocicle, 1
instance = comp, \seg2[5]~output , seg2[5]~output, monocicle, 1
instance = comp, \seg2[6]~output , seg2[6]~output, monocicle, 1
instance = comp, \seg3[0]~output , seg3[0]~output, monocicle, 1
instance = comp, \seg3[1]~output , seg3[1]~output, monocicle, 1
instance = comp, \seg3[2]~output , seg3[2]~output, monocicle, 1
instance = comp, \seg3[3]~output , seg3[3]~output, monocicle, 1
instance = comp, \seg3[4]~output , seg3[4]~output, monocicle, 1
instance = comp, \seg3[5]~output , seg3[5]~output, monocicle, 1
instance = comp, \seg3[6]~output , seg3[6]~output, monocicle, 1
instance = comp, \clk~input , clk~input, monocicle, 1
instance = comp, \clk~inputCLKENA0 , clk~inputCLKENA0, monocicle, 1
instance = comp, \adder|Add0~73 , adder|Add0~73, monocicle, 1
instance = comp, \adder|Add0~85 , adder|Add0~85, monocicle, 1
instance = comp, \adder|Add0~89 , adder|Add0~89, monocicle, 1
instance = comp, \adder|Add0~81 , adder|Add0~81, monocicle, 1
instance = comp, \adder|Add0~77 , adder|Add0~77, monocicle, 1
instance = comp, \adder|Add0~69 , adder|Add0~69, monocicle, 1
instance = comp, \p|pc[5]~DUPLICATE , p|pc[5]~DUPLICATE, monocicle, 1
instance = comp, \p|pc[6]~DUPLICATE , p|pc[6]~DUPLICATE, monocicle, 1
instance = comp, \p|pc[4]~DUPLICATE , p|pc[4]~DUPLICATE, monocicle, 1
instance = comp, \ins_mem|memory~21 , ins_mem|memory~21, monocicle, 1
instance = comp, \con_unit|alua|out~0 , con_unit|alua|out~0, monocicle, 1
instance = comp, \muxWrite|Mux17~0 , muxWrite|Mux17~0, monocicle, 1
instance = comp, \ins_mem|memory~3 , ins_mem|memory~3, monocicle, 1
instance = comp, \ins_mem|instruction[13]~0 , ins_mem|instruction[13]~0, monocicle, 1
instance = comp, \DataMem|wren[1]~0 , DataMem|wren[1]~0, monocicle, 1
instance = comp, \ins_mem|memory~22 , ins_mem|memory~22, monocicle, 1
instance = comp, \ins_mem|instruction[22]~5 , ins_mem|instruction[22]~5, monocicle, 1
instance = comp, \con_unit|rudata|out[0] , con_unit|rudata|out[0], monocicle, 1
instance = comp, \muxWrite|Mux1~0 , muxWrite|Mux1~0, monocicle, 1
instance = comp, \muxWrite|Mux17~1 , muxWrite|Mux17~1, monocicle, 1
instance = comp, \adder|Add0~17 , adder|Add0~17, monocicle, 1
instance = comp, \muxWrite|Mux19~0 , muxWrite|Mux19~0, monocicle, 1
instance = comp, \ins_mem|memory~12 , ins_mem|memory~12, monocicle, 1
instance = comp, \ins_mem|memory~13 , ins_mem|memory~13, monocicle, 1
instance = comp, \ins_mem|memory~14 , ins_mem|memory~14, monocicle, 1
instance = comp, \ins_mem|memory~15 , ins_mem|memory~15, monocicle, 1
instance = comp, \ins_mem|memory~10 , ins_mem|memory~10, monocicle, 1
instance = comp, \ins_mem|memory~23 , ins_mem|memory~23, monocicle, 1
instance = comp, \con_unit|ruwr|out~0 , con_unit|ruwr|out~0, monocicle, 1
instance = comp, \ins_mem|instruction[0]~9 , ins_mem|instruction[0]~9, monocicle, 1
instance = comp, \ins_mem|memory~16 , ins_mem|memory~16, monocicle, 1
instance = comp, \ins_mem|memory~17 , ins_mem|memory~17, monocicle, 1
instance = comp, \mem_reg|Decoder0~0 , mem_reg|Decoder0~0, monocicle, 1
instance = comp, \ins_mem|memory~27 , ins_mem|memory~27, monocicle, 1
instance = comp, \ins_mem|memory~28 , ins_mem|memory~28, monocicle, 1
instance = comp, \ins_mem|memory~7 , ins_mem|memory~7, monocicle, 1
instance = comp, \mem_reg|Decoder0~3 , mem_reg|Decoder0~3, monocicle, 1
instance = comp, \mem_reg|Decoder0~4 , mem_reg|Decoder0~4, monocicle, 1
instance = comp, \mem_reg|registers[2][9]~DUPLICATE , mem_reg|registers[2][9]~DUPLICATE, monocicle, 1
instance = comp, \mem_reg|Decoder0~5 , mem_reg|Decoder0~5, monocicle, 1
instance = comp, \mem_reg|Decoder0~6 , mem_reg|Decoder0~6, monocicle, 1
instance = comp, \mem_reg|registers[3][9]~DUPLICATE , mem_reg|registers[3][9]~DUPLICATE, monocicle, 1
instance = comp, \mem_reg|Mux59~3 , mem_reg|Mux59~3, monocicle, 1
instance = comp, \ins_mem|memory~4 , ins_mem|memory~4, monocicle, 1
instance = comp, \ins_mem|memory~18 , ins_mem|memory~18, monocicle, 1
instance = comp, \mem_reg|Mux59~4 , mem_reg|Mux59~4, monocicle, 1
instance = comp, \ins_mem|memory~20 , ins_mem|memory~20, monocicle, 1
instance = comp, \ins_mem|instruction[21]~3 , ins_mem|instruction[21]~3, monocicle, 1
instance = comp, \ins_mem|instruction[20]~1 , ins_mem|instruction[20]~1, monocicle, 1
instance = comp, \mem_reg|Mux59~0 , mem_reg|Mux59~0, monocicle, 1
instance = comp, \mem_reg|Mux59~1 , mem_reg|Mux59~1, monocicle, 1
instance = comp, \mem_reg|Mux59~2 , mem_reg|Mux59~2, monocicle, 1
instance = comp, \ins_mem|memory~25 , ins_mem|memory~25, monocicle, 1
instance = comp, \ins_mem|memory~26 , ins_mem|memory~26, monocicle, 1
instance = comp, \mem_reg|Mux63~0 , mem_reg|Mux63~0, monocicle, 1
instance = comp, \mem_reg|Mux54~9 , mem_reg|Mux54~9, monocicle, 1
instance = comp, \mem_reg|Decoder0~12 , mem_reg|Decoder0~12, monocicle, 1
instance = comp, \mem_reg|Decoder0~18 , mem_reg|Decoder0~18, monocicle, 1
instance = comp, \mem_reg|Decoder0~39 , mem_reg|Decoder0~39, monocicle, 1
instance = comp, \mem_reg|registers[31][9] , mem_reg|registers[31][9], monocicle, 1
instance = comp, \mem_reg|Decoder0~19 , mem_reg|Decoder0~19, monocicle, 1
instance = comp, \mem_reg|registers[19][9] , mem_reg|registers[19][9], monocicle, 1
instance = comp, \mem_reg|Decoder0~35 , mem_reg|Decoder0~35, monocicle, 1
instance = comp, \mem_reg|registers[23][9] , mem_reg|registers[23][9], monocicle, 1
instance = comp, \mem_reg|Decoder0~23 , mem_reg|Decoder0~23, monocicle, 1
instance = comp, \mem_reg|registers[27][9] , mem_reg|registers[27][9], monocicle, 1
instance = comp, \mem_reg|Mux54~7 , mem_reg|Mux54~7, monocicle, 1
instance = comp, \mem_reg|Decoder0~13 , mem_reg|Decoder0~13, monocicle, 1
instance = comp, \mem_reg|Decoder0~33 , mem_reg|Decoder0~33, monocicle, 1
instance = comp, \mem_reg|registers[21][9] , mem_reg|registers[21][9], monocicle, 1
instance = comp, \mem_reg|registers[17][9]~feeder , mem_reg|registers[17][9]~feeder, monocicle, 1
instance = comp, \mem_reg|Decoder0~15 , mem_reg|Decoder0~15, monocicle, 1
instance = comp, \mem_reg|registers[17][9] , mem_reg|registers[17][9], monocicle, 1
instance = comp, \mem_reg|registers[25][9]~feeder , mem_reg|registers[25][9]~feeder, monocicle, 1
instance = comp, \mem_reg|Decoder0~21 , mem_reg|Decoder0~21, monocicle, 1
instance = comp, \mem_reg|registers[25][9] , mem_reg|registers[25][9], monocicle, 1
instance = comp, \mem_reg|Decoder0~37 , mem_reg|Decoder0~37, monocicle, 1
instance = comp, \mem_reg|registers[29][9] , mem_reg|registers[29][9], monocicle, 1
instance = comp, \mem_reg|Mux54~5 , mem_reg|Mux54~5, monocicle, 1
instance = comp, \mem_reg|registers[20][9]~feeder , mem_reg|registers[20][9]~feeder, monocicle, 1
instance = comp, \mem_reg|Decoder0~32 , mem_reg|Decoder0~32, monocicle, 1
instance = comp, \mem_reg|registers[20][9] , mem_reg|registers[20][9], monocicle, 1
instance = comp, \mem_reg|Decoder0~20 , mem_reg|Decoder0~20, monocicle, 1
instance = comp, \mem_reg|registers[24][9] , mem_reg|registers[24][9], monocicle, 1
instance = comp, \mem_reg|Decoder0~36 , mem_reg|Decoder0~36, monocicle, 1
instance = comp, \mem_reg|registers[28][9] , mem_reg|registers[28][9], monocicle, 1
instance = comp, \mem_reg|Decoder0~14 , mem_reg|Decoder0~14, monocicle, 1
instance = comp, \mem_reg|registers[16][9] , mem_reg|registers[16][9], monocicle, 1
instance = comp, \mem_reg|Mux54~4 , mem_reg|Mux54~4, monocicle, 1
instance = comp, \mem_reg|Decoder0~16 , mem_reg|Decoder0~16, monocicle, 1
instance = comp, \mem_reg|Decoder0~22 , mem_reg|Decoder0~22, monocicle, 1
instance = comp, \mem_reg|registers[26][9] , mem_reg|registers[26][9], monocicle, 1
instance = comp, \mem_reg|Decoder0~17 , mem_reg|Decoder0~17, monocicle, 1
instance = comp, \mem_reg|registers[18][9] , mem_reg|registers[18][9], monocicle, 1
instance = comp, \mem_reg|registers[22][9]~feeder , mem_reg|registers[22][9]~feeder, monocicle, 1
instance = comp, \mem_reg|Decoder0~34 , mem_reg|Decoder0~34, monocicle, 1
instance = comp, \mem_reg|registers[22][9] , mem_reg|registers[22][9], monocicle, 1
instance = comp, \mem_reg|Decoder0~38 , mem_reg|Decoder0~38, monocicle, 1
instance = comp, \mem_reg|registers[30][9] , mem_reg|registers[30][9], monocicle, 1
instance = comp, \mem_reg|Mux54~6 , mem_reg|Mux54~6, monocicle, 1
instance = comp, \mem_reg|Mux54~8 , mem_reg|Mux54~8, monocicle, 1
instance = comp, \mem_reg|Decoder0~11 , mem_reg|Decoder0~11, monocicle, 1
instance = comp, \mem_reg|registers[11][9] , mem_reg|registers[11][9], monocicle, 1
instance = comp, \mem_reg|Decoder0~10 , mem_reg|Decoder0~10, monocicle, 1
instance = comp, \mem_reg|registers[10][9] , mem_reg|registers[10][9], monocicle, 1
instance = comp, \mem_reg|Decoder0~7 , mem_reg|Decoder0~7, monocicle, 1
instance = comp, \mem_reg|Decoder0~8 , mem_reg|Decoder0~8, monocicle, 1
instance = comp, \mem_reg|registers[8][9] , mem_reg|registers[8][9], monocicle, 1
instance = comp, \mem_reg|Decoder0~9 , mem_reg|Decoder0~9, monocicle, 1
instance = comp, \mem_reg|registers[9][9] , mem_reg|registers[9][9], monocicle, 1
instance = comp, \mem_reg|Mux54~1 , mem_reg|Mux54~1, monocicle, 1
instance = comp, \mem_reg|Decoder0~1 , mem_reg|Decoder0~1, monocicle, 1
instance = comp, \mem_reg|Decoder0~25 , mem_reg|Decoder0~25, monocicle, 1
instance = comp, \mem_reg|registers[5][9] , mem_reg|registers[5][9], monocicle, 1
instance = comp, \mem_reg|Decoder0~27 , mem_reg|Decoder0~27, monocicle, 1
instance = comp, \mem_reg|registers[7][9] , mem_reg|registers[7][9], monocicle, 1
instance = comp, \mem_reg|registers[4][9]~feeder , mem_reg|registers[4][9]~feeder, monocicle, 1
instance = comp, \mem_reg|Decoder0~24 , mem_reg|Decoder0~24, monocicle, 1
instance = comp, \mem_reg|registers[4][9] , mem_reg|registers[4][9], monocicle, 1
instance = comp, \mem_reg|Decoder0~26 , mem_reg|Decoder0~26, monocicle, 1
instance = comp, \mem_reg|registers[6][9] , mem_reg|registers[6][9], monocicle, 1
instance = comp, \mem_reg|Mux54~0 , mem_reg|Mux54~0, monocicle, 1
instance = comp, \mem_reg|Decoder0~30 , mem_reg|Decoder0~30, monocicle, 1
instance = comp, \mem_reg|registers[14][9] , mem_reg|registers[14][9], monocicle, 1
instance = comp, \mem_reg|registers[13][9]~feeder , mem_reg|registers[13][9]~feeder, monocicle, 1
instance = comp, \mem_reg|Decoder0~29 , mem_reg|Decoder0~29, monocicle, 1
instance = comp, \mem_reg|registers[13][9] , mem_reg|registers[13][9], monocicle, 1
instance = comp, \mem_reg|Decoder0~28 , mem_reg|Decoder0~28, monocicle, 1
instance = comp, \mem_reg|registers[12][9] , mem_reg|registers[12][9], monocicle, 1
instance = comp, \mem_reg|Decoder0~31 , mem_reg|Decoder0~31, monocicle, 1
instance = comp, \mem_reg|registers[15][9] , mem_reg|registers[15][9], monocicle, 1
instance = comp, \mem_reg|Mux54~2 , mem_reg|Mux54~2, monocicle, 1
instance = comp, \mem_reg|Mux54~3 , mem_reg|Mux54~3, monocicle, 1
instance = comp, \mem_reg|Mux54~10 , mem_reg|Mux54~10, monocicle, 1
instance = comp, \muxWrite|Mux19~3 , muxWrite|Mux19~3, monocicle, 1
instance = comp, \con_unit|imsrc|out[1]~0 , con_unit|imsrc|out[1]~0, monocicle, 1
instance = comp, \ins_mem|memory~2 , ins_mem|memory~2, monocicle, 1
instance = comp, \muxAluB|out[12]~0 , muxAluB|out[12]~0, monocicle, 1
instance = comp, \mem_reg|registers[3][12] , mem_reg|registers[3][12], monocicle, 1
instance = comp, \mem_reg|Mux51~6 , mem_reg|Mux51~6, monocicle, 1
instance = comp, \mem_reg|Decoder0~2 , mem_reg|Decoder0~2, monocicle, 1
instance = comp, \mem_reg|registers[1][12] , mem_reg|registers[1][12], monocicle, 1
instance = comp, \mem_reg|registers[2][12] , mem_reg|registers[2][12], monocicle, 1
instance = comp, \mem_reg|Mux51~7 , mem_reg|Mux51~7, monocicle, 1
instance = comp, \mem_reg|registers[5][12] , mem_reg|registers[5][12], monocicle, 1
instance = comp, \mem_reg|registers[7][12] , mem_reg|registers[7][12], monocicle, 1
instance = comp, \mem_reg|registers[6][12] , mem_reg|registers[6][12], monocicle, 1
instance = comp, \mem_reg|registers[4][12] , mem_reg|registers[4][12], monocicle, 1
instance = comp, \mem_reg|Mux51~5 , mem_reg|Mux51~5, monocicle, 1
instance = comp, \mem_reg|Mux51~8 , mem_reg|Mux51~8, monocicle, 1
instance = comp, \mem_reg|Mux51~9 , mem_reg|Mux51~9, monocicle, 1
instance = comp, \mem_reg|registers[31][12] , mem_reg|registers[31][12], monocicle, 1
instance = comp, \mem_reg|registers[19][12] , mem_reg|registers[19][12], monocicle, 1
instance = comp, \mem_reg|registers[23][12] , mem_reg|registers[23][12], monocicle, 1
instance = comp, \mem_reg|registers[27][12] , mem_reg|registers[27][12], monocicle, 1
instance = comp, \mem_reg|Mux51~3 , mem_reg|Mux51~3, monocicle, 1
instance = comp, \mem_reg|registers[21][12] , mem_reg|registers[21][12], monocicle, 1
instance = comp, \mem_reg|registers[17][12]~feeder , mem_reg|registers[17][12]~feeder, monocicle, 1
instance = comp, \mem_reg|registers[17][12]~DUPLICATE , mem_reg|registers[17][12]~DUPLICATE, monocicle, 1
instance = comp, \mem_reg|registers[25][12] , mem_reg|registers[25][12], monocicle, 1
instance = comp, \mem_reg|registers[29][12] , mem_reg|registers[29][12], monocicle, 1
instance = comp, \mem_reg|Mux51~1 , mem_reg|Mux51~1, monocicle, 1
instance = comp, \mem_reg|registers[22][12] , mem_reg|registers[22][12], monocicle, 1
instance = comp, \mem_reg|registers[30][12] , mem_reg|registers[30][12], monocicle, 1
instance = comp, \mem_reg|registers[18][12] , mem_reg|registers[18][12], monocicle, 1
instance = comp, \mem_reg|registers[26][12] , mem_reg|registers[26][12], monocicle, 1
instance = comp, \mem_reg|Mux51~2 , mem_reg|Mux51~2, monocicle, 1
instance = comp, \mem_reg|registers[24][12]~feeder , mem_reg|registers[24][12]~feeder, monocicle, 1
instance = comp, \mem_reg|registers[24][12] , mem_reg|registers[24][12], monocicle, 1
instance = comp, \mem_reg|registers[28][12]~feeder , mem_reg|registers[28][12]~feeder, monocicle, 1
instance = comp, \mem_reg|registers[28][12] , mem_reg|registers[28][12], monocicle, 1
instance = comp, \mem_reg|registers[20][12]~feeder , mem_reg|registers[20][12]~feeder, monocicle, 1
instance = comp, \mem_reg|registers[20][12] , mem_reg|registers[20][12], monocicle, 1
instance = comp, \mem_reg|registers[16][12]~feeder , mem_reg|registers[16][12]~feeder, monocicle, 1
instance = comp, \mem_reg|registers[16][12] , mem_reg|registers[16][12], monocicle, 1
instance = comp, \mem_reg|Mux51~0 , mem_reg|Mux51~0, monocicle, 1
instance = comp, \mem_reg|Mux51~4 , mem_reg|Mux51~4, monocicle, 1
instance = comp, \muxAluB|out[12]~1 , muxAluB|out[12]~1, monocicle, 1
instance = comp, \ins_mem|instruction[15]~10 , ins_mem|instruction[15]~10, monocicle, 1
instance = comp, \ins_mem|memory~39 , ins_mem|memory~39, monocicle, 1
instance = comp, \ins_mem|instruction[15]~8 , ins_mem|instruction[15]~8, monocicle, 1
instance = comp, \mem_reg|Mux19~1 , mem_reg|Mux19~1, monocicle, 1
instance = comp, \mem_reg|registers[9][12] , mem_reg|registers[9][12], monocicle, 1
instance = comp, \mem_reg|registers[10][12] , mem_reg|registers[10][12], monocicle, 1
instance = comp, \mem_reg|registers[8][12] , mem_reg|registers[8][12], monocicle, 1
instance = comp, \mem_reg|Mux19~2 , mem_reg|Mux19~2, monocicle, 1
instance = comp, \mem_reg|registers[13][12] , mem_reg|registers[13][12], monocicle, 1
instance = comp, \mem_reg|registers[15][12] , mem_reg|registers[15][12], monocicle, 1
instance = comp, \mem_reg|registers[12][12]~feeder , mem_reg|registers[12][12]~feeder, monocicle, 1
instance = comp, \mem_reg|registers[12][12] , mem_reg|registers[12][12], monocicle, 1
instance = comp, \mem_reg|registers[14][12] , mem_reg|registers[14][12], monocicle, 1
instance = comp, \mem_reg|Mux19~3 , mem_reg|Mux19~3, monocicle, 1
instance = comp, \muxAluA|out[12]~32 , muxAluA|out[12]~32, monocicle, 1
instance = comp, \mem_reg|Mux19~0 , mem_reg|Mux19~0, monocicle, 1
instance = comp, \muxAluA|out[12]~0 , muxAluA|out[12]~0, monocicle, 1
instance = comp, \ins_mem|memory~29 , ins_mem|memory~29, monocicle, 1
instance = comp, \ins_mem|memory~38 , ins_mem|memory~38, monocicle, 1
instance = comp, \mem_reg|registers[15][11] , mem_reg|registers[15][11], monocicle, 1
instance = comp, \mem_reg|registers[14][11] , mem_reg|registers[14][11], monocicle, 1
instance = comp, \mem_reg|registers[13][11]~feeder , mem_reg|registers[13][11]~feeder, monocicle, 1
instance = comp, \mem_reg|registers[13][11] , mem_reg|registers[13][11], monocicle, 1
instance = comp, \mem_reg|registers[12][11] , mem_reg|registers[12][11], monocicle, 1
instance = comp, \mem_reg|Mux52~1 , mem_reg|Mux52~1, monocicle, 1
instance = comp, \mem_reg|registers[11][11] , mem_reg|registers[11][11], monocicle, 1
instance = comp, \mem_reg|registers[8][11] , mem_reg|registers[8][11], monocicle, 1
instance = comp, \mem_reg|registers[9][11] , mem_reg|registers[9][11], monocicle, 1
instance = comp, \mem_reg|registers[10][11] , mem_reg|registers[10][11], monocicle, 1
instance = comp, \mem_reg|Mux52~0 , mem_reg|Mux52~0, monocicle, 1
instance = comp, \mem_reg|Mux52~2 , mem_reg|Mux52~2, monocicle, 1
instance = comp, \con_unit|imsrc|out[2]~1 , con_unit|imsrc|out[2]~1, monocicle, 1
instance = comp, \con_unit|imsrc|out[2]~3 , con_unit|imsrc|out[2]~3, monocicle, 1
instance = comp, \muxAluB|out[11]~3 , muxAluB|out[11]~3, monocicle, 1
instance = comp, \mem_reg|registers[3][11] , mem_reg|registers[3][11], monocicle, 1
instance = comp, \mem_reg|Mux52~9 , mem_reg|Mux52~9, monocicle, 1
instance = comp, \mem_reg|registers[1][11]~feeder , mem_reg|registers[1][11]~feeder, monocicle, 1
instance = comp, \mem_reg|registers[1][11]~DUPLICATE , mem_reg|registers[1][11]~DUPLICATE, monocicle, 1
instance = comp, \mem_reg|registers[2][11]~feeder , mem_reg|registers[2][11]~feeder, monocicle, 1
instance = comp, \mem_reg|registers[2][11]~DUPLICATE , mem_reg|registers[2][11]~DUPLICATE, monocicle, 1
instance = comp, \mem_reg|Mux52~10 , mem_reg|Mux52~10, monocicle, 1
instance = comp, \mem_reg|registers[7][11] , mem_reg|registers[7][11], monocicle, 1
instance = comp, \mem_reg|registers[6][11] , mem_reg|registers[6][11], monocicle, 1
instance = comp, \mem_reg|registers[4][11]~feeder , mem_reg|registers[4][11]~feeder, monocicle, 1
instance = comp, \mem_reg|registers[4][11] , mem_reg|registers[4][11], monocicle, 1
instance = comp, \mem_reg|registers[5][11] , mem_reg|registers[5][11], monocicle, 1
instance = comp, \mem_reg|Mux52~8 , mem_reg|Mux52~8, monocicle, 1
instance = comp, \mem_reg|Mux52~11 , mem_reg|Mux52~11, monocicle, 1
instance = comp, \muxAluB|out[11]~4 , muxAluB|out[11]~4, monocicle, 1
instance = comp, \mem_reg|registers[9][10]~feeder , mem_reg|registers[9][10]~feeder, monocicle, 1
instance = comp, \mem_reg|registers[9][10]~DUPLICATE , mem_reg|registers[9][10]~DUPLICATE, monocicle, 1
instance = comp, \mem_reg|registers[8][10] , mem_reg|registers[8][10], monocicle, 1
instance = comp, \mem_reg|registers[11][10] , mem_reg|registers[11][10], monocicle, 1
instance = comp, \mem_reg|registers[10][10] , mem_reg|registers[10][10], monocicle, 1
instance = comp, \mem_reg|Mux53~0 , mem_reg|Mux53~0, monocicle, 1
instance = comp, \mem_reg|registers[13][10] , mem_reg|registers[13][10], monocicle, 1
instance = comp, \mem_reg|registers[14][10] , mem_reg|registers[14][10], monocicle, 1
instance = comp, \mem_reg|registers[15][10] , mem_reg|registers[15][10], monocicle, 1
instance = comp, \mem_reg|registers[12][10]~feeder , mem_reg|registers[12][10]~feeder, monocicle, 1
instance = comp, \mem_reg|registers[12][10] , mem_reg|registers[12][10], monocicle, 1
instance = comp, \mem_reg|Mux53~1 , mem_reg|Mux53~1, monocicle, 1
instance = comp, \mem_reg|Mux53~2 , mem_reg|Mux53~2, monocicle, 1
instance = comp, \mem_reg|registers[3][10] , mem_reg|registers[3][10], monocicle, 1
instance = comp, \mem_reg|Mux53~9 , mem_reg|Mux53~9, monocicle, 1
instance = comp, \mem_reg|registers[6][10]~feeder , mem_reg|registers[6][10]~feeder, monocicle, 1
instance = comp, \mem_reg|registers[6][10] , mem_reg|registers[6][10], monocicle, 1
instance = comp, \mem_reg|registers[5][10]~feeder , mem_reg|registers[5][10]~feeder, monocicle, 1
instance = comp, \mem_reg|registers[5][10] , mem_reg|registers[5][10], monocicle, 1
instance = comp, \mem_reg|registers[7][10]~feeder , mem_reg|registers[7][10]~feeder, monocicle, 1
instance = comp, \mem_reg|registers[7][10] , mem_reg|registers[7][10], monocicle, 1
instance = comp, \mem_reg|registers[4][10]~feeder , mem_reg|registers[4][10]~feeder, monocicle, 1
instance = comp, \mem_reg|registers[4][10] , mem_reg|registers[4][10], monocicle, 1
instance = comp, \mem_reg|Mux53~8 , mem_reg|Mux53~8, monocicle, 1
instance = comp, \mem_reg|registers[1][10]~feeder , mem_reg|registers[1][10]~feeder, monocicle, 1
instance = comp, \mem_reg|registers[1][10]~DUPLICATE , mem_reg|registers[1][10]~DUPLICATE, monocicle, 1
instance = comp, \mem_reg|registers[2][10] , mem_reg|registers[2][10], monocicle, 1
instance = comp, \mem_reg|Mux53~10 , mem_reg|Mux53~10, monocicle, 1
instance = comp, \mem_reg|Mux53~11 , mem_reg|Mux53~11, monocicle, 1
instance = comp, \muxAluB|out[10]~5 , muxAluB|out[10]~5, monocicle, 1
instance = comp, \muxAluB|out[9]~7 , muxAluB|out[9]~7, monocicle, 1
instance = comp, \mem_reg|registers[2][8]~DUPLICATE , mem_reg|registers[2][8]~DUPLICATE, monocicle, 1
instance = comp, \mem_reg|registers[3][8] , mem_reg|registers[3][8], monocicle, 1
instance = comp, \mem_reg|Mux23~0 , mem_reg|Mux23~0, monocicle, 1
instance = comp, \mem_reg|registers[15][8] , mem_reg|registers[15][8], monocicle, 1
instance = comp, \mem_reg|registers[13][8]~DUPLICATE , mem_reg|registers[13][8]~DUPLICATE, monocicle, 1
instance = comp, \mem_reg|registers[14][8] , mem_reg|registers[14][8], monocicle, 1
instance = comp, \mem_reg|registers[12][8]~DUPLICATE , mem_reg|registers[12][8]~DUPLICATE, monocicle, 1
instance = comp, \mem_reg|Mux23~3 , mem_reg|Mux23~3, monocicle, 1
instance = comp, \mem_reg|registers[11][8] , mem_reg|registers[11][8], monocicle, 1
instance = comp, \mem_reg|registers[10][8] , mem_reg|registers[10][8], monocicle, 1
instance = comp, \mem_reg|registers[9][8] , mem_reg|registers[9][8], monocicle, 1
instance = comp, \mem_reg|registers[8][8] , mem_reg|registers[8][8], monocicle, 1
instance = comp, \mem_reg|Mux23~2 , mem_reg|Mux23~2, monocicle, 1
instance = comp, \muxAluA|out[8]~35 , muxAluA|out[8]~35, monocicle, 1
instance = comp, \mem_reg|registers[7][8] , mem_reg|registers[7][8], monocicle, 1
instance = comp, \mem_reg|registers[5][8] , mem_reg|registers[5][8], monocicle, 1
instance = comp, \mem_reg|registers[6][8] , mem_reg|registers[6][8], monocicle, 1
instance = comp, \mem_reg|registers[4][8]~feeder , mem_reg|registers[4][8]~feeder, monocicle, 1
instance = comp, \mem_reg|registers[4][8] , mem_reg|registers[4][8], monocicle, 1
instance = comp, \mem_reg|Mux23~1 , mem_reg|Mux23~1, monocicle, 1
instance = comp, \muxAluA|out[8]~4 , muxAluA|out[8]~4, monocicle, 1
instance = comp, \muxWrite|Mux26~0 , muxWrite|Mux26~0, monocicle, 1
instance = comp, \muxWrite|Mux26~1 , muxWrite|Mux26~1, monocicle, 1
instance = comp, \muxWrite|Mux24~0 , muxWrite|Mux24~0, monocicle, 1
instance = comp, \mem_reg|registers[2][7]~DUPLICATE , mem_reg|registers[2][7]~DUPLICATE, monocicle, 1
instance = comp, \mem_reg|registers[3][7]~DUPLICATE , mem_reg|registers[3][7]~DUPLICATE, monocicle, 1
instance = comp, \mem_reg|registers[1][7]~DUPLICATE , mem_reg|registers[1][7]~DUPLICATE, monocicle, 1
instance = comp, \mem_reg|Mux56~9 , mem_reg|Mux56~9, monocicle, 1
instance = comp, \mem_reg|registers[31][7] , mem_reg|registers[31][7], monocicle, 1
instance = comp, \mem_reg|registers[23][7] , mem_reg|registers[23][7], monocicle, 1
instance = comp, \mem_reg|registers[27][7] , mem_reg|registers[27][7], monocicle, 1
instance = comp, \mem_reg|registers[19][7] , mem_reg|registers[19][7], monocicle, 1
instance = comp, \mem_reg|Mux56~7 , mem_reg|Mux56~7, monocicle, 1
instance = comp, \mem_reg|registers[29][7] , mem_reg|registers[29][7], monocicle, 1
instance = comp, \mem_reg|registers[17][7] , mem_reg|registers[17][7], monocicle, 1
instance = comp, \mem_reg|registers[21][7] , mem_reg|registers[21][7], monocicle, 1
instance = comp, \mem_reg|registers[25][7] , mem_reg|registers[25][7], monocicle, 1
instance = comp, \mem_reg|Mux56~5 , mem_reg|Mux56~5, monocicle, 1
instance = comp, \mem_reg|registers[18][7]~feeder , mem_reg|registers[18][7]~feeder, monocicle, 1
instance = comp, \mem_reg|registers[18][7] , mem_reg|registers[18][7], monocicle, 1
instance = comp, \mem_reg|registers[22][7] , mem_reg|registers[22][7], monocicle, 1
instance = comp, \mem_reg|registers[26][7] , mem_reg|registers[26][7], monocicle, 1
instance = comp, \mem_reg|registers[30][7] , mem_reg|registers[30][7], monocicle, 1
instance = comp, \mem_reg|Mux56~6 , mem_reg|Mux56~6, monocicle, 1
instance = comp, \mem_reg|registers[28][7] , mem_reg|registers[28][7], monocicle, 1
instance = comp, \mem_reg|registers[24][7] , mem_reg|registers[24][7], monocicle, 1
instance = comp, \mem_reg|registers[16][7]~feeder , mem_reg|registers[16][7]~feeder, monocicle, 1
instance = comp, \mem_reg|registers[16][7] , mem_reg|registers[16][7], monocicle, 1
instance = comp, \mem_reg|registers[20][7]~feeder , mem_reg|registers[20][7]~feeder, monocicle, 1
instance = comp, \mem_reg|registers[20][7] , mem_reg|registers[20][7], monocicle, 1
instance = comp, \mem_reg|Mux56~4 , mem_reg|Mux56~4, monocicle, 1
instance = comp, \mem_reg|Mux56~8 , mem_reg|Mux56~8, monocicle, 1
instance = comp, \mem_reg|registers[13][7] , mem_reg|registers[13][7], monocicle, 1
instance = comp, \mem_reg|registers[12][7] , mem_reg|registers[12][7], monocicle, 1
instance = comp, \mem_reg|registers[14][7] , mem_reg|registers[14][7], monocicle, 1
instance = comp, \mem_reg|registers[15][7] , mem_reg|registers[15][7], monocicle, 1
instance = comp, \mem_reg|Mux56~2 , mem_reg|Mux56~2, monocicle, 1
instance = comp, \mem_reg|registers[10][7] , mem_reg|registers[10][7], monocicle, 1
instance = comp, \mem_reg|registers[11][7] , mem_reg|registers[11][7], monocicle, 1
instance = comp, \mem_reg|registers[9][7]~DUPLICATE , mem_reg|registers[9][7]~DUPLICATE, monocicle, 1
instance = comp, \mem_reg|registers[8][7]~DUPLICATE , mem_reg|registers[8][7]~DUPLICATE, monocicle, 1
instance = comp, \mem_reg|Mux56~1 , mem_reg|Mux56~1, monocicle, 1
instance = comp, \mem_reg|registers[7][7] , mem_reg|registers[7][7], monocicle, 1
instance = comp, \mem_reg|registers[5][7] , mem_reg|registers[5][7], monocicle, 1
instance = comp, \mem_reg|registers[4][7]~feeder , mem_reg|registers[4][7]~feeder, monocicle, 1
instance = comp, \mem_reg|registers[4][7] , mem_reg|registers[4][7], monocicle, 1
instance = comp, \mem_reg|registers[6][7] , mem_reg|registers[6][7], monocicle, 1
instance = comp, \mem_reg|Mux56~0 , mem_reg|Mux56~0, monocicle, 1
instance = comp, \mem_reg|Mux56~3 , mem_reg|Mux56~3, monocicle, 1
instance = comp, \muxAluB|out[7]~31 , muxAluB|out[7]~31, monocicle, 1
instance = comp, \mem_reg|Mux22~2 , mem_reg|Mux22~2, monocicle, 1
instance = comp, \mem_reg|Mux22~3 , mem_reg|Mux22~3, monocicle, 1
instance = comp, \mem_reg|Mux22~1 , mem_reg|Mux22~1, monocicle, 1
instance = comp, \mem_reg|Mux22~4 , mem_reg|Mux22~4, monocicle, 1
instance = comp, \alu|LessThan0~9 , alu|LessThan0~9, monocicle, 1
instance = comp, \mem_reg|Mux23~4 , mem_reg|Mux23~4, monocicle, 1
instance = comp, \alu|LessThan0~10 , alu|LessThan0~10, monocicle, 1
instance = comp, \mem_reg|Mux21~1 , mem_reg|Mux21~1, monocicle, 1
instance = comp, \mem_reg|registers[10][10]~DUPLICATE , mem_reg|registers[10][10]~DUPLICATE, monocicle, 1
instance = comp, \mem_reg|Mux21~2 , mem_reg|Mux21~2, monocicle, 1
instance = comp, \mem_reg|registers[1][10] , mem_reg|registers[1][10], monocicle, 1
instance = comp, \mem_reg|Mux21~0 , mem_reg|Mux21~0, monocicle, 1
instance = comp, \mem_reg|Mux21~3 , mem_reg|Mux21~3, monocicle, 1
instance = comp, \mem_reg|Mux21~4 , mem_reg|Mux21~4, monocicle, 1
instance = comp, \alu|LessThan0~8 , alu|LessThan0~8, monocicle, 1
instance = comp, \ins_mem|memory~37 , ins_mem|memory~37, monocicle, 1
instance = comp, \muxAluB|out[18]~18 , muxAluB|out[18]~18, monocicle, 1
instance = comp, \muxAluB|out[18]~17 , muxAluB|out[18]~17, monocicle, 1
instance = comp, \muxAluB|out[13]~29 , muxAluB|out[13]~29, monocicle, 1
instance = comp, \mem_reg|registers[3][13] , mem_reg|registers[3][13], monocicle, 1
instance = comp, \mem_reg|Mux50~6 , mem_reg|Mux50~6, monocicle, 1
instance = comp, \mem_reg|registers[7][13] , mem_reg|registers[7][13], monocicle, 1
instance = comp, \mem_reg|registers[5][13] , mem_reg|registers[5][13], monocicle, 1
instance = comp, \mem_reg|registers[6][13] , mem_reg|registers[6][13], monocicle, 1
instance = comp, \mem_reg|Mux50~5 , mem_reg|Mux50~5, monocicle, 1
instance = comp, \mem_reg|registers[1][13]~DUPLICATE , mem_reg|registers[1][13]~DUPLICATE, monocicle, 1
instance = comp, \mem_reg|registers[2][13] , mem_reg|registers[2][13], monocicle, 1
instance = comp, \mem_reg|Mux50~7 , mem_reg|Mux50~7, monocicle, 1
instance = comp, \mem_reg|Mux50~8 , mem_reg|Mux50~8, monocicle, 1
instance = comp, \muxAluB|out[13]~19 , muxAluB|out[13]~19, monocicle, 1
instance = comp, \mem_reg|registers[22][13] , mem_reg|registers[22][13], monocicle, 1
instance = comp, \mem_reg|registers[26][13] , mem_reg|registers[26][13], monocicle, 1
instance = comp, \mem_reg|registers[18][13] , mem_reg|registers[18][13], monocicle, 1
instance = comp, \mem_reg|registers[30][13] , mem_reg|registers[30][13], monocicle, 1
instance = comp, \mem_reg|Mux50~2 , mem_reg|Mux50~2, monocicle, 1
instance = comp, \mem_reg|registers[16][13] , mem_reg|registers[16][13], monocicle, 1
instance = comp, \mem_reg|registers[24][13]~DUPLICATE , mem_reg|registers[24][13]~DUPLICATE, monocicle, 1
instance = comp, \mem_reg|registers[28][13]~feeder , mem_reg|registers[28][13]~feeder, monocicle, 1
instance = comp, \mem_reg|registers[28][13]~DUPLICATE , mem_reg|registers[28][13]~DUPLICATE, monocicle, 1
instance = comp, \mem_reg|registers[20][13] , mem_reg|registers[20][13], monocicle, 1
instance = comp, \mem_reg|Mux50~0 , mem_reg|Mux50~0, monocicle, 1
instance = comp, \mem_reg|registers[19][13] , mem_reg|registers[19][13], monocicle, 1
instance = comp, \mem_reg|registers[23][13] , mem_reg|registers[23][13], monocicle, 1
instance = comp, \mem_reg|registers[27][13] , mem_reg|registers[27][13], monocicle, 1
instance = comp, \mem_reg|registers[31][13] , mem_reg|registers[31][13], monocicle, 1
instance = comp, \mem_reg|Mux50~3 , mem_reg|Mux50~3, monocicle, 1
instance = comp, \mem_reg|registers[29][13] , mem_reg|registers[29][13], monocicle, 1
instance = comp, \mem_reg|registers[17][13]~feeder , mem_reg|registers[17][13]~feeder, monocicle, 1
instance = comp, \mem_reg|registers[17][13] , mem_reg|registers[17][13], monocicle, 1
instance = comp, \mem_reg|registers[25][13]~feeder , mem_reg|registers[25][13]~feeder, monocicle, 1
instance = comp, \mem_reg|registers[25][13] , mem_reg|registers[25][13], monocicle, 1
instance = comp, \mem_reg|registers[21][13] , mem_reg|registers[21][13], monocicle, 1
instance = comp, \mem_reg|Mux50~1 , mem_reg|Mux50~1, monocicle, 1
instance = comp, \mem_reg|Mux50~4 , mem_reg|Mux50~4, monocicle, 1
instance = comp, \mem_reg|registers[10][13] , mem_reg|registers[10][13], monocicle, 1
instance = comp, \mem_reg|registers[8][13] , mem_reg|registers[8][13], monocicle, 1
instance = comp, \mem_reg|registers[9][13]~feeder , mem_reg|registers[9][13]~feeder, monocicle, 1
instance = comp, \mem_reg|registers[9][13] , mem_reg|registers[9][13], monocicle, 1
instance = comp, \mem_reg|registers[11][13]~DUPLICATE , mem_reg|registers[11][13]~DUPLICATE, monocicle, 1
instance = comp, \mem_reg|Mux50~9 , mem_reg|Mux50~9, monocicle, 1
instance = comp, \mem_reg|registers[14][13]~DUPLICATE , mem_reg|registers[14][13]~DUPLICATE, monocicle, 1
instance = comp, \mem_reg|registers[13][13]~DUPLICATE , mem_reg|registers[13][13]~DUPLICATE, monocicle, 1
instance = comp, \mem_reg|registers[15][13] , mem_reg|registers[15][13], monocicle, 1
instance = comp, \mem_reg|registers[12][13] , mem_reg|registers[12][13], monocicle, 1
instance = comp, \mem_reg|Mux50~10 , mem_reg|Mux50~10, monocicle, 1
instance = comp, \mem_reg|Mux50~11 , mem_reg|Mux50~11, monocicle, 1
instance = comp, \muxAluB|out[13]~30 , muxAluB|out[13]~30, monocicle, 1
instance = comp, \mem_reg|registers[2][14] , mem_reg|registers[2][14], monocicle, 1
instance = comp, \mem_reg|registers[1][14] , mem_reg|registers[1][14], monocicle, 1
instance = comp, \mem_reg|Mux49~7 , mem_reg|Mux49~7, monocicle, 1
instance = comp, \mem_reg|registers[4][14]~feeder , mem_reg|registers[4][14]~feeder, monocicle, 1
instance = comp, \mem_reg|registers[4][14] , mem_reg|registers[4][14], monocicle, 1
instance = comp, \mem_reg|registers[5][14]~feeder , mem_reg|registers[5][14]~feeder, monocicle, 1
instance = comp, \mem_reg|registers[5][14] , mem_reg|registers[5][14], monocicle, 1
instance = comp, \mem_reg|registers[7][14]~DUPLICATE , mem_reg|registers[7][14]~DUPLICATE, monocicle, 1
instance = comp, \mem_reg|Mux49~5 , mem_reg|Mux49~5, monocicle, 1
instance = comp, \mem_reg|registers[3][14]~feeder , mem_reg|registers[3][14]~feeder, monocicle, 1
instance = comp, \mem_reg|registers[3][14] , mem_reg|registers[3][14], monocicle, 1
instance = comp, \mem_reg|Mux49~6 , mem_reg|Mux49~6, monocicle, 1
instance = comp, \mem_reg|Mux49~8 , mem_reg|Mux49~8, monocicle, 1
instance = comp, \mem_reg|registers[15][14]~DUPLICATE , mem_reg|registers[15][14]~DUPLICATE, monocicle, 1
instance = comp, \mem_reg|registers[14][14] , mem_reg|registers[14][14], monocicle, 1
instance = comp, \mem_reg|registers[13][14] , mem_reg|registers[13][14], monocicle, 1
instance = comp, \mem_reg|registers[12][14]~feeder , mem_reg|registers[12][14]~feeder, monocicle, 1
instance = comp, \mem_reg|registers[12][14] , mem_reg|registers[12][14], monocicle, 1
instance = comp, \mem_reg|Mux49~10 , mem_reg|Mux49~10, monocicle, 1
instance = comp, \mem_reg|registers[10][14] , mem_reg|registers[10][14], monocicle, 1
instance = comp, \mem_reg|registers[8][14] , mem_reg|registers[8][14], monocicle, 1
instance = comp, \mem_reg|registers[11][14] , mem_reg|registers[11][14], monocicle, 1
instance = comp, \mem_reg|registers[9][14] , mem_reg|registers[9][14], monocicle, 1
instance = comp, \mem_reg|Mux49~9 , mem_reg|Mux49~9, monocicle, 1
instance = comp, \mem_reg|Mux49~11 , mem_reg|Mux49~11, monocicle, 1
instance = comp, \mem_reg|registers[21][14] , mem_reg|registers[21][14], monocicle, 1
instance = comp, \mem_reg|registers[29][14] , mem_reg|registers[29][14], monocicle, 1
instance = comp, \mem_reg|registers[25][14]~feeder , mem_reg|registers[25][14]~feeder, monocicle, 1
instance = comp, \mem_reg|registers[25][14] , mem_reg|registers[25][14], monocicle, 1
instance = comp, \mem_reg|registers[17][14]~feeder , mem_reg|registers[17][14]~feeder, monocicle, 1
instance = comp, \mem_reg|registers[17][14] , mem_reg|registers[17][14], monocicle, 1
instance = comp, \mem_reg|Mux49~1 , mem_reg|Mux49~1, monocicle, 1
instance = comp, \mem_reg|registers[26][14] , mem_reg|registers[26][14], monocicle, 1
instance = comp, \mem_reg|registers[22][14] , mem_reg|registers[22][14], monocicle, 1
instance = comp, \mem_reg|registers[18][14] , mem_reg|registers[18][14], monocicle, 1
instance = comp, \mem_reg|registers[30][14] , mem_reg|registers[30][14], monocicle, 1
instance = comp, \mem_reg|Mux49~2 , mem_reg|Mux49~2, monocicle, 1
instance = comp, \mem_reg|registers[27][14]~DUPLICATE , mem_reg|registers[27][14]~DUPLICATE, monocicle, 1
instance = comp, \mem_reg|registers[19][14] , mem_reg|registers[19][14], monocicle, 1
instance = comp, \mem_reg|registers[23][14] , mem_reg|registers[23][14], monocicle, 1
instance = comp, \mem_reg|registers[31][14] , mem_reg|registers[31][14], monocicle, 1
instance = comp, \mem_reg|Mux49~3 , mem_reg|Mux49~3, monocicle, 1
instance = comp, \mem_reg|registers[20][14] , mem_reg|registers[20][14], monocicle, 1
instance = comp, \mem_reg|registers[16][14]~feeder , mem_reg|registers[16][14]~feeder, monocicle, 1
instance = comp, \mem_reg|registers[16][14] , mem_reg|registers[16][14], monocicle, 1
instance = comp, \mem_reg|registers[28][14]~feeder , mem_reg|registers[28][14]~feeder, monocicle, 1
instance = comp, \mem_reg|registers[28][14] , mem_reg|registers[28][14], monocicle, 1
instance = comp, \mem_reg|registers[24][14]~feeder , mem_reg|registers[24][14]~feeder, monocicle, 1
instance = comp, \mem_reg|registers[24][14] , mem_reg|registers[24][14], monocicle, 1
instance = comp, \mem_reg|Mux49~0 , mem_reg|Mux49~0, monocicle, 1
instance = comp, \mem_reg|Mux49~4 , mem_reg|Mux49~4, monocicle, 1
instance = comp, \muxAluB|out[14]~28 , muxAluB|out[14]~28, monocicle, 1
instance = comp, \alu|Add0~1 , alu|Add0~1, monocicle, 1
instance = comp, \alu|Add0~65 , alu|Add0~65, monocicle, 1
instance = comp, \alu|Add0~61 , alu|Add0~61, monocicle, 1
instance = comp, \alu|Mux17~0 , alu|Mux17~0, monocicle, 1
instance = comp, \p|pc[14]~DUPLICATE , p|pc[14]~DUPLICATE, monocicle, 1
instance = comp, \adder|Add0~13 , adder|Add0~13, monocicle, 1
instance = comp, \adder|Add0~9 , adder|Add0~9, monocicle, 1
instance = comp, \adder|Add0~1 , adder|Add0~1, monocicle, 1
instance = comp, \adder|Add0~65 , adder|Add0~65, monocicle, 1
instance = comp, \adder|Add0~61 , adder|Add0~61, monocicle, 1
instance = comp, \mem_reg|Mux50~12 , mem_reg|Mux50~12, monocicle, 1
instance = comp, \mem_reg|Mux49~12 , mem_reg|Mux49~12, monocicle, 1
instance = comp, \muxAluB|out[15]~26 , muxAluB|out[15]~26, monocicle, 1
instance = comp, \mem_reg|registers[17][15] , mem_reg|registers[17][15], monocicle, 1
instance = comp, \mem_reg|registers[25][15]~feeder , mem_reg|registers[25][15]~feeder, monocicle, 1
instance = comp, \mem_reg|registers[25][15] , mem_reg|registers[25][15], monocicle, 1
instance = comp, \mem_reg|registers[29][15] , mem_reg|registers[29][15], monocicle, 1
instance = comp, \mem_reg|registers[21][15] , mem_reg|registers[21][15], monocicle, 1
instance = comp, \mem_reg|Mux48~1 , mem_reg|Mux48~1, monocicle, 1
instance = comp, \mem_reg|registers[31][15] , mem_reg|registers[31][15], monocicle, 1
instance = comp, \mem_reg|registers[19][15] , mem_reg|registers[19][15], monocicle, 1
instance = comp, \mem_reg|registers[23][15] , mem_reg|registers[23][15], monocicle, 1
instance = comp, \mem_reg|registers[27][15] , mem_reg|registers[27][15], monocicle, 1
instance = comp, \mem_reg|Mux48~3 , mem_reg|Mux48~3, monocicle, 1
instance = comp, \mem_reg|registers[24][15] , mem_reg|registers[24][15], monocicle, 1
instance = comp, \mem_reg|registers[16][15] , mem_reg|registers[16][15], monocicle, 1
instance = comp, \mem_reg|registers[28][15]~feeder , mem_reg|registers[28][15]~feeder, monocicle, 1
instance = comp, \mem_reg|registers[28][15] , mem_reg|registers[28][15], monocicle, 1
instance = comp, \mem_reg|registers[20][15] , mem_reg|registers[20][15], monocicle, 1
instance = comp, \mem_reg|Mux48~0 , mem_reg|Mux48~0, monocicle, 1
instance = comp, \mem_reg|registers[26][15] , mem_reg|registers[26][15], monocicle, 1
instance = comp, \mem_reg|registers[22][15] , mem_reg|registers[22][15], monocicle, 1
instance = comp, \mem_reg|registers[18][15] , mem_reg|registers[18][15], monocicle, 1
instance = comp, \mem_reg|registers[30][15] , mem_reg|registers[30][15], monocicle, 1
instance = comp, \mem_reg|Mux48~2 , mem_reg|Mux48~2, monocicle, 1
instance = comp, \mem_reg|Mux48~4 , mem_reg|Mux48~4, monocicle, 1
instance = comp, \mem_reg|registers[13][15] , mem_reg|registers[13][15], monocicle, 1
instance = comp, \mem_reg|registers[14][15] , mem_reg|registers[14][15], monocicle, 1
instance = comp, \mem_reg|registers[12][15]~feeder , mem_reg|registers[12][15]~feeder, monocicle, 1
instance = comp, \mem_reg|registers[12][15] , mem_reg|registers[12][15], monocicle, 1
instance = comp, \mem_reg|registers[15][15]~DUPLICATE , mem_reg|registers[15][15]~DUPLICATE, monocicle, 1
instance = comp, \mem_reg|Mux48~10 , mem_reg|Mux48~10, monocicle, 1
instance = comp, \mem_reg|registers[10][15] , mem_reg|registers[10][15], monocicle, 1
instance = comp, \mem_reg|registers[11][15] , mem_reg|registers[11][15], monocicle, 1
instance = comp, \mem_reg|registers[9][15]~feeder , mem_reg|registers[9][15]~feeder, monocicle, 1
instance = comp, \mem_reg|registers[9][15]~DUPLICATE , mem_reg|registers[9][15]~DUPLICATE, monocicle, 1
instance = comp, \mem_reg|registers[8][15]~feeder , mem_reg|registers[8][15]~feeder, monocicle, 1
instance = comp, \mem_reg|registers[8][15] , mem_reg|registers[8][15], monocicle, 1
instance = comp, \mem_reg|Mux48~9 , mem_reg|Mux48~9, monocicle, 1
instance = comp, \mem_reg|Mux48~11 , mem_reg|Mux48~11, monocicle, 1
instance = comp, \muxAluB|out[15]~27 , muxAluB|out[15]~27, monocicle, 1
instance = comp, \alu|Add0~57 , alu|Add0~57, monocicle, 1
instance = comp, \alu|Mux16~0 , alu|Mux16~0, monocicle, 1
instance = comp, \adder|Add0~57 , adder|Add0~57, monocicle, 1
instance = comp, \p|pc[15]~DUPLICATE , p|pc[15]~DUPLICATE, monocicle, 1
instance = comp, \mem_reg|registers[15][15] , mem_reg|registers[15][15], monocicle, 1
instance = comp, \mem_reg|Mux16~3 , mem_reg|Mux16~3, monocicle, 1
instance = comp, \mem_reg|Mux16~2 , mem_reg|Mux16~2, monocicle, 1
instance = comp, \muxAluA|out[15]~45 , muxAluA|out[15]~45, monocicle, 1
instance = comp, \mem_reg|registers[2][15]~DUPLICATE , mem_reg|registers[2][15]~DUPLICATE, monocicle, 1
instance = comp, \mem_reg|registers[1][15] , mem_reg|registers[1][15], monocicle, 1
instance = comp, \mem_reg|Mux16~0 , mem_reg|Mux16~0, monocicle, 1
instance = comp, \mem_reg|registers[5][15] , mem_reg|registers[5][15], monocicle, 1
instance = comp, \mem_reg|registers[4][15]~feeder , mem_reg|registers[4][15]~feeder, monocicle, 1
instance = comp, \mem_reg|registers[4][15] , mem_reg|registers[4][15], monocicle, 1
instance = comp, \mem_reg|registers[7][15]~DUPLICATE , mem_reg|registers[7][15]~DUPLICATE, monocicle, 1
instance = comp, \mem_reg|registers[6][15] , mem_reg|registers[6][15], monocicle, 1
instance = comp, \mem_reg|Mux16~1 , mem_reg|Mux16~1, monocicle, 1
instance = comp, \muxAluA|out[15]~14 , muxAluA|out[15]~14, monocicle, 1
instance = comp, \muxWrite|Mux16~2 , muxWrite|Mux16~2, monocicle, 1
instance = comp, \muxWrite|Mux16~1 , muxWrite|Mux16~1, monocicle, 1
instance = comp, \muxWrite|Mux16~0 , muxWrite|Mux16~0, monocicle, 1
instance = comp, \mem_reg|registers[3][15] , mem_reg|registers[3][15], monocicle, 1
instance = comp, \mem_reg|Mux48~6 , mem_reg|Mux48~6, monocicle, 1
instance = comp, \mem_reg|registers[7][15] , mem_reg|registers[7][15], monocicle, 1
instance = comp, \mem_reg|Mux48~5 , mem_reg|Mux48~5, monocicle, 1
instance = comp, \mem_reg|registers[2][15] , mem_reg|registers[2][15], monocicle, 1
instance = comp, \mem_reg|Mux48~7 , mem_reg|Mux48~7, monocicle, 1
instance = comp, \mem_reg|Mux48~8 , mem_reg|Mux48~8, monocicle, 1
instance = comp, \mem_reg|Mux48~12 , mem_reg|Mux48~12, monocicle, 1
instance = comp, \mem_reg|registers[30][20]~feeder , mem_reg|registers[30][20]~feeder, monocicle, 1
instance = comp, \mem_reg|registers[30][20] , mem_reg|registers[30][20], monocicle, 1
instance = comp, \mem_reg|registers[22][20]~feeder , mem_reg|registers[22][20]~feeder, monocicle, 1
instance = comp, \mem_reg|registers[22][20] , mem_reg|registers[22][20], monocicle, 1
instance = comp, \mem_reg|registers[26][20] , mem_reg|registers[26][20], monocicle, 1
instance = comp, \mem_reg|registers[18][20]~feeder , mem_reg|registers[18][20]~feeder, monocicle, 1
instance = comp, \mem_reg|registers[18][20] , mem_reg|registers[18][20], monocicle, 1
instance = comp, \mem_reg|Mux43~2 , mem_reg|Mux43~2, monocicle, 1
instance = comp, \mem_reg|registers[27][20] , mem_reg|registers[27][20], monocicle, 1
instance = comp, \mem_reg|registers[19][20] , mem_reg|registers[19][20], monocicle, 1
instance = comp, \mem_reg|registers[31][20] , mem_reg|registers[31][20], monocicle, 1
instance = comp, \mem_reg|registers[23][20]~DUPLICATE , mem_reg|registers[23][20]~DUPLICATE, monocicle, 1
instance = comp, \mem_reg|Mux43~3 , mem_reg|Mux43~3, monocicle, 1
instance = comp, \mem_reg|registers[17][20] , mem_reg|registers[17][20], monocicle, 1
instance = comp, \mem_reg|registers[25][20]~feeder , mem_reg|registers[25][20]~feeder, monocicle, 1
instance = comp, \mem_reg|registers[25][20] , mem_reg|registers[25][20], monocicle, 1
instance = comp, \mem_reg|registers[21][20]~feeder , mem_reg|registers[21][20]~feeder, monocicle, 1
instance = comp, \mem_reg|registers[21][20] , mem_reg|registers[21][20], monocicle, 1
instance = comp, \mem_reg|registers[29][20] , mem_reg|registers[29][20], monocicle, 1
instance = comp, \mem_reg|Mux43~1 , mem_reg|Mux43~1, monocicle, 1
instance = comp, \mem_reg|registers[16][20] , mem_reg|registers[16][20], monocicle, 1
instance = comp, \mem_reg|registers[24][20]~feeder , mem_reg|registers[24][20]~feeder, monocicle, 1
instance = comp, \mem_reg|registers[24][20]~DUPLICATE , mem_reg|registers[24][20]~DUPLICATE, monocicle, 1
instance = comp, \mem_reg|registers[20][20] , mem_reg|registers[20][20], monocicle, 1
instance = comp, \mem_reg|registers[28][20] , mem_reg|registers[28][20], monocicle, 1
instance = comp, \mem_reg|Mux43~0 , mem_reg|Mux43~0, monocicle, 1
instance = comp, \mem_reg|Mux43~4 , mem_reg|Mux43~4, monocicle, 1
instance = comp, \muxAluB|out[20]~14 , muxAluB|out[20]~14, monocicle, 1
instance = comp, \mem_reg|registers[3][20] , mem_reg|registers[3][20], monocicle, 1
instance = comp, \mem_reg|Mux43~6 , mem_reg|Mux43~6, monocicle, 1
instance = comp, \mem_reg|registers[5][20] , mem_reg|registers[5][20], monocicle, 1
instance = comp, \mem_reg|registers[7][20] , mem_reg|registers[7][20], monocicle, 1
instance = comp, \mem_reg|registers[6][20] , mem_reg|registers[6][20], monocicle, 1
instance = comp, \mem_reg|registers[4][20]~feeder , mem_reg|registers[4][20]~feeder, monocicle, 1
instance = comp, \mem_reg|registers[4][20] , mem_reg|registers[4][20], monocicle, 1
instance = comp, \mem_reg|Mux43~5 , mem_reg|Mux43~5, monocicle, 1
instance = comp, \mem_reg|registers[1][20] , mem_reg|registers[1][20], monocicle, 1
instance = comp, \mem_reg|registers[2][20]~feeder , mem_reg|registers[2][20]~feeder, monocicle, 1
instance = comp, \mem_reg|registers[2][20]~DUPLICATE , mem_reg|registers[2][20]~DUPLICATE, monocicle, 1
instance = comp, \mem_reg|Mux43~7 , mem_reg|Mux43~7, monocicle, 1
instance = comp, \mem_reg|Mux43~8 , mem_reg|Mux43~8, monocicle, 1
instance = comp, \muxAluB|out[20]~15 , muxAluB|out[20]~15, monocicle, 1
instance = comp, \mem_reg|registers[21][19] , mem_reg|registers[21][19], monocicle, 1
instance = comp, \mem_reg|registers[29][19] , mem_reg|registers[29][19], monocicle, 1
instance = comp, \mem_reg|registers[17][19] , mem_reg|registers[17][19], monocicle, 1
instance = comp, \mem_reg|registers[25][19] , mem_reg|registers[25][19], monocicle, 1
instance = comp, \mem_reg|Mux44~1 , mem_reg|Mux44~1, monocicle, 1
instance = comp, \mem_reg|registers[19][19] , mem_reg|registers[19][19], monocicle, 1
instance = comp, \mem_reg|registers[23][19] , mem_reg|registers[23][19], monocicle, 1
instance = comp, \mem_reg|registers[31][19] , mem_reg|registers[31][19], monocicle, 1
instance = comp, \mem_reg|registers[27][19] , mem_reg|registers[27][19], monocicle, 1
instance = comp, \mem_reg|Mux44~3 , mem_reg|Mux44~3, monocicle, 1
instance = comp, \mem_reg|registers[16][19]~feeder , mem_reg|registers[16][19]~feeder, monocicle, 1
instance = comp, \mem_reg|registers[16][19] , mem_reg|registers[16][19], monocicle, 1
instance = comp, \mem_reg|registers[28][19] , mem_reg|registers[28][19], monocicle, 1
instance = comp, \mem_reg|registers[24][19]~feeder , mem_reg|registers[24][19]~feeder, monocicle, 1
instance = comp, \mem_reg|registers[24][19] , mem_reg|registers[24][19], monocicle, 1
instance = comp, \mem_reg|registers[20][19]~feeder , mem_reg|registers[20][19]~feeder, monocicle, 1
instance = comp, \mem_reg|registers[20][19] , mem_reg|registers[20][19], monocicle, 1
instance = comp, \mem_reg|Mux44~0 , mem_reg|Mux44~0, monocicle, 1
instance = comp, \mem_reg|registers[22][19]~feeder , mem_reg|registers[22][19]~feeder, monocicle, 1
instance = comp, \mem_reg|registers[22][19] , mem_reg|registers[22][19], monocicle, 1
instance = comp, \mem_reg|registers[18][19] , mem_reg|registers[18][19], monocicle, 1
instance = comp, \mem_reg|registers[26][19] , mem_reg|registers[26][19], monocicle, 1
instance = comp, \mem_reg|registers[30][19] , mem_reg|registers[30][19], monocicle, 1
instance = comp, \mem_reg|Mux44~2 , mem_reg|Mux44~2, monocicle, 1
instance = comp, \mem_reg|Mux44~4 , mem_reg|Mux44~4, monocicle, 1
instance = comp, \mem_reg|registers[10][19] , mem_reg|registers[10][19], monocicle, 1
instance = comp, \mem_reg|registers[8][19] , mem_reg|registers[8][19], monocicle, 1
instance = comp, \mem_reg|registers[9][19] , mem_reg|registers[9][19], monocicle, 1
instance = comp, \mem_reg|registers[11][19]~feeder , mem_reg|registers[11][19]~feeder, monocicle, 1
instance = comp, \mem_reg|registers[11][19] , mem_reg|registers[11][19], monocicle, 1
instance = comp, \mem_reg|Mux44~9 , mem_reg|Mux44~9, monocicle, 1
instance = comp, \mem_reg|registers[14][19] , mem_reg|registers[14][19], monocicle, 1
instance = comp, \mem_reg|registers[15][19]~DUPLICATE , mem_reg|registers[15][19]~DUPLICATE, monocicle, 1
instance = comp, \mem_reg|registers[13][19]~feeder , mem_reg|registers[13][19]~feeder, monocicle, 1
instance = comp, \mem_reg|registers[13][19] , mem_reg|registers[13][19], monocicle, 1
instance = comp, \mem_reg|registers[12][19]~DUPLICATE , mem_reg|registers[12][19]~DUPLICATE, monocicle, 1
instance = comp, \mem_reg|Mux44~10 , mem_reg|Mux44~10, monocicle, 1
instance = comp, \mem_reg|Mux44~11 , mem_reg|Mux44~11, monocicle, 1
instance = comp, \mem_reg|Mux44~6 , mem_reg|Mux44~6, monocicle, 1
instance = comp, \mem_reg|registers[6][19] , mem_reg|registers[6][19], monocicle, 1
instance = comp, \mem_reg|registers[4][19] , mem_reg|registers[4][19], monocicle, 1
instance = comp, \mem_reg|registers[7][19] , mem_reg|registers[7][19], monocicle, 1
instance = comp, \mem_reg|registers[5][19] , mem_reg|registers[5][19], monocicle, 1
instance = comp, \mem_reg|Mux44~5 , mem_reg|Mux44~5, monocicle, 1
instance = comp, \mem_reg|registers[2][19]~feeder , mem_reg|registers[2][19]~feeder, monocicle, 1
instance = comp, \mem_reg|registers[2][19]~DUPLICATE , mem_reg|registers[2][19]~DUPLICATE, monocicle, 1
instance = comp, \mem_reg|registers[1][19] , mem_reg|registers[1][19], monocicle, 1
instance = comp, \mem_reg|Mux44~7 , mem_reg|Mux44~7, monocicle, 1
instance = comp, \mem_reg|Mux44~8 , mem_reg|Mux44~8, monocicle, 1
instance = comp, \muxAluB|out[19]~16 , muxAluB|out[19]~16, monocicle, 1
instance = comp, \mem_reg|registers[28][18] , mem_reg|registers[28][18], monocicle, 1
instance = comp, \mem_reg|registers[20][18] , mem_reg|registers[20][18], monocicle, 1
instance = comp, \mem_reg|registers[16][18]~feeder , mem_reg|registers[16][18]~feeder, monocicle, 1
instance = comp, \mem_reg|registers[16][18] , mem_reg|registers[16][18], monocicle, 1
instance = comp, \mem_reg|registers[24][18] , mem_reg|registers[24][18], monocicle, 1
instance = comp, \mem_reg|Mux45~0 , mem_reg|Mux45~0, monocicle, 1
instance = comp, \mem_reg|registers[22][18]~DUPLICATE , mem_reg|registers[22][18]~DUPLICATE, monocicle, 1
instance = comp, \mem_reg|registers[18][18] , mem_reg|registers[18][18], monocicle, 1
instance = comp, \mem_reg|registers[26][18] , mem_reg|registers[26][18], monocicle, 1
instance = comp, \mem_reg|registers[30][18] , mem_reg|registers[30][18], monocicle, 1
instance = comp, \mem_reg|Mux45~2 , mem_reg|Mux45~2, monocicle, 1
instance = comp, \mem_reg|registers[25][18]~feeder , mem_reg|registers[25][18]~feeder, monocicle, 1
instance = comp, \mem_reg|registers[25][18] , mem_reg|registers[25][18], monocicle, 1
instance = comp, \mem_reg|registers[29][18] , mem_reg|registers[29][18], monocicle, 1
instance = comp, \mem_reg|registers[21][18]~feeder , mem_reg|registers[21][18]~feeder, monocicle, 1
instance = comp, \mem_reg|registers[21][18] , mem_reg|registers[21][18], monocicle, 1
instance = comp, \mem_reg|registers[17][18] , mem_reg|registers[17][18], monocicle, 1
instance = comp, \mem_reg|Mux45~1 , mem_reg|Mux45~1, monocicle, 1
instance = comp, \mem_reg|registers[23][18] , mem_reg|registers[23][18], monocicle, 1
instance = comp, \mem_reg|registers[27][18] , mem_reg|registers[27][18], monocicle, 1
instance = comp, \mem_reg|registers[19][18] , mem_reg|registers[19][18], monocicle, 1
instance = comp, \mem_reg|registers[31][18] , mem_reg|registers[31][18], monocicle, 1
instance = comp, \mem_reg|Mux45~3 , mem_reg|Mux45~3, monocicle, 1
instance = comp, \mem_reg|Mux45~4 , mem_reg|Mux45~4, monocicle, 1
instance = comp, \muxAluB|out[18]~20 , muxAluB|out[18]~20, monocicle, 1
instance = comp, \mem_reg|registers[9][18]~feeder , mem_reg|registers[9][18]~feeder, monocicle, 1
instance = comp, \mem_reg|registers[9][18] , mem_reg|registers[9][18], monocicle, 1
instance = comp, \mem_reg|registers[8][18]~feeder , mem_reg|registers[8][18]~feeder, monocicle, 1
instance = comp, \mem_reg|registers[8][18] , mem_reg|registers[8][18], monocicle, 1
instance = comp, \mem_reg|registers[11][18] , mem_reg|registers[11][18], monocicle, 1
instance = comp, \mem_reg|registers[10][18]~DUPLICATE , mem_reg|registers[10][18]~DUPLICATE, monocicle, 1
instance = comp, \mem_reg|Mux45~9 , mem_reg|Mux45~9, monocicle, 1
instance = comp, \mem_reg|registers[13][18]~DUPLICATE , mem_reg|registers[13][18]~DUPLICATE, monocicle, 1
instance = comp, \mem_reg|registers[14][18] , mem_reg|registers[14][18], monocicle, 1
instance = comp, \mem_reg|registers[15][18] , mem_reg|registers[15][18], monocicle, 1
instance = comp, \mem_reg|registers[12][18] , mem_reg|registers[12][18], monocicle, 1
instance = comp, \mem_reg|Mux45~10 , mem_reg|Mux45~10, monocicle, 1
instance = comp, \mem_reg|Mux45~11 , mem_reg|Mux45~11, monocicle, 1
instance = comp, \mem_reg|registers[2][18] , mem_reg|registers[2][18], monocicle, 1
instance = comp, \mem_reg|registers[1][18]~DUPLICATE , mem_reg|registers[1][18]~DUPLICATE, monocicle, 1
instance = comp, \mem_reg|Mux45~7 , mem_reg|Mux45~7, monocicle, 1
instance = comp, \mem_reg|Mux45~6 , mem_reg|Mux45~6, monocicle, 1
instance = comp, \mem_reg|registers[6][18]~DUPLICATE , mem_reg|registers[6][18]~DUPLICATE, monocicle, 1
instance = comp, \mem_reg|registers[4][18] , mem_reg|registers[4][18], monocicle, 1
instance = comp, \mem_reg|registers[5][18] , mem_reg|registers[5][18], monocicle, 1
instance = comp, \mem_reg|registers[7][18]~DUPLICATE , mem_reg|registers[7][18]~DUPLICATE, monocicle, 1
instance = comp, \mem_reg|Mux45~5 , mem_reg|Mux45~5, monocicle, 1
instance = comp, \mem_reg|Mux45~8 , mem_reg|Mux45~8, monocicle, 1
instance = comp, \muxAluB|out[18]~21 , muxAluB|out[18]~21, monocicle, 1
instance = comp, \muxAluB|out[17]~22 , muxAluB|out[17]~22, monocicle, 1
instance = comp, \mem_reg|registers[12][17]~feeder , mem_reg|registers[12][17]~feeder, monocicle, 1
instance = comp, \mem_reg|registers[12][17] , mem_reg|registers[12][17], monocicle, 1
instance = comp, \mem_reg|registers[15][17] , mem_reg|registers[15][17], monocicle, 1
instance = comp, \mem_reg|registers[14][17] , mem_reg|registers[14][17], monocicle, 1
instance = comp, \mem_reg|registers[13][17] , mem_reg|registers[13][17], monocicle, 1
instance = comp, \mem_reg|Mux46~10 , mem_reg|Mux46~10, monocicle, 1
instance = comp, \mem_reg|registers[11][17]~feeder , mem_reg|registers[11][17]~feeder, monocicle, 1
instance = comp, \mem_reg|registers[11][17] , mem_reg|registers[11][17], monocicle, 1
instance = comp, \mem_reg|registers[10][17] , mem_reg|registers[10][17], monocicle, 1
instance = comp, \mem_reg|registers[9][17] , mem_reg|registers[9][17], monocicle, 1
instance = comp, \mem_reg|registers[8][17]~DUPLICATE , mem_reg|registers[8][17]~DUPLICATE, monocicle, 1
instance = comp, \mem_reg|Mux46~9 , mem_reg|Mux46~9, monocicle, 1
instance = comp, \mem_reg|Mux46~11 , mem_reg|Mux46~11, monocicle, 1
instance = comp, \mem_reg|registers[16][17]~feeder , mem_reg|registers[16][17]~feeder, monocicle, 1
instance = comp, \mem_reg|registers[16][17] , mem_reg|registers[16][17], monocicle, 1
instance = comp, \mem_reg|registers[28][17]~feeder , mem_reg|registers[28][17]~feeder, monocicle, 1
instance = comp, \mem_reg|registers[28][17] , mem_reg|registers[28][17], monocicle, 1
instance = comp, \mem_reg|registers[24][17] , mem_reg|registers[24][17], monocicle, 1
instance = comp, \mem_reg|registers[20][17] , mem_reg|registers[20][17], monocicle, 1
instance = comp, \mem_reg|Mux46~0 , mem_reg|Mux46~0, monocicle, 1
instance = comp, \mem_reg|registers[25][17] , mem_reg|registers[25][17], monocicle, 1
instance = comp, \mem_reg|registers[21][17] , mem_reg|registers[21][17], monocicle, 1
instance = comp, \mem_reg|registers[29][17] , mem_reg|registers[29][17], monocicle, 1
instance = comp, \mem_reg|registers[17][17]~DUPLICATE , mem_reg|registers[17][17]~DUPLICATE, monocicle, 1
instance = comp, \mem_reg|Mux46~1 , mem_reg|Mux46~1, monocicle, 1
instance = comp, \mem_reg|registers[26][17] , mem_reg|registers[26][17], monocicle, 1
instance = comp, \mem_reg|registers[22][17] , mem_reg|registers[22][17], monocicle, 1
instance = comp, \mem_reg|registers[18][17] , mem_reg|registers[18][17], monocicle, 1
instance = comp, \mem_reg|registers[30][17] , mem_reg|registers[30][17], monocicle, 1
instance = comp, \mem_reg|Mux46~2 , mem_reg|Mux46~2, monocicle, 1
instance = comp, \mem_reg|registers[23][17] , mem_reg|registers[23][17], monocicle, 1
instance = comp, \mem_reg|registers[27][17] , mem_reg|registers[27][17], monocicle, 1
instance = comp, \mem_reg|registers[19][17] , mem_reg|registers[19][17], monocicle, 1
instance = comp, \mem_reg|registers[31][17] , mem_reg|registers[31][17], monocicle, 1
instance = comp, \mem_reg|Mux46~3 , mem_reg|Mux46~3, monocicle, 1
instance = comp, \mem_reg|Mux46~4 , mem_reg|Mux46~4, monocicle, 1
instance = comp, \mem_reg|Mux46~12 , mem_reg|Mux46~12, monocicle, 1
instance = comp, \mem_reg|Mux45~12 , mem_reg|Mux45~12, monocicle, 1
instance = comp, \mem_reg|Mux44~12 , mem_reg|Mux44~12, monocicle, 1
instance = comp, \DataMem|ram_2|altsyncram_component|auto_generated|ram_block1a0 , DataMem|ram_2|altsyncram_component|auto_generated|ram_block1a0, monocicle, 1
instance = comp, \muxWrite|Mux14~0 , muxWrite|Mux14~0, monocicle, 1
instance = comp, \p|pc[17] , p|pc[17], monocicle, 1
instance = comp, \mem_reg|registers[14][17]~DUPLICATE , mem_reg|registers[14][17]~DUPLICATE, monocicle, 1
instance = comp, \mem_reg|registers[13][17]~DUPLICATE , mem_reg|registers[13][17]~DUPLICATE, monocicle, 1
instance = comp, \mem_reg|Mux14~3 , mem_reg|Mux14~3, monocicle, 1
instance = comp, \mem_reg|registers[4][17] , mem_reg|registers[4][17], monocicle, 1
instance = comp, \mem_reg|registers[7][17] , mem_reg|registers[7][17], monocicle, 1
instance = comp, \mem_reg|registers[6][17]~feeder , mem_reg|registers[6][17]~feeder, monocicle, 1
instance = comp, \mem_reg|registers[6][17] , mem_reg|registers[6][17], monocicle, 1
instance = comp, \mem_reg|registers[5][17]~feeder , mem_reg|registers[5][17]~feeder, monocicle, 1
instance = comp, \mem_reg|registers[5][17] , mem_reg|registers[5][17], monocicle, 1
instance = comp, \mem_reg|Mux14~1 , mem_reg|Mux14~1, monocicle, 1
instance = comp, \mem_reg|registers[8][17] , mem_reg|registers[8][17], monocicle, 1
instance = comp, \mem_reg|Mux14~2 , mem_reg|Mux14~2, monocicle, 1
instance = comp, \mem_reg|registers[1][17]~DUPLICATE , mem_reg|registers[1][17]~DUPLICATE, monocicle, 1
instance = comp, \mem_reg|registers[2][17] , mem_reg|registers[2][17], monocicle, 1
instance = comp, \mem_reg|Mux14~0 , mem_reg|Mux14~0, monocicle, 1
instance = comp, \mem_reg|Mux14~4 , mem_reg|Mux14~4, monocicle, 1
instance = comp, \muxAluA|out[17]~12 , muxAluA|out[17]~12, monocicle, 1
instance = comp, \alu|Mux14~1 , alu|Mux14~1, monocicle, 1
instance = comp, \muxAluB|out[16]~24 , muxAluB|out[16]~24, monocicle, 1
instance = comp, \mem_reg|registers[13][16] , mem_reg|registers[13][16], monocicle, 1
instance = comp, \mem_reg|registers[15][16] , mem_reg|registers[15][16], monocicle, 1
instance = comp, \mem_reg|registers[12][16]~feeder , mem_reg|registers[12][16]~feeder, monocicle, 1
instance = comp, \mem_reg|registers[12][16] , mem_reg|registers[12][16], monocicle, 1
instance = comp, \mem_reg|registers[14][16] , mem_reg|registers[14][16], monocicle, 1
instance = comp, \mem_reg|Mux47~10 , mem_reg|Mux47~10, monocicle, 1
instance = comp, \mem_reg|registers[10][16]~DUPLICATE , mem_reg|registers[10][16]~DUPLICATE, monocicle, 1
instance = comp, \mem_reg|registers[9][16] , mem_reg|registers[9][16], monocicle, 1
instance = comp, \mem_reg|registers[11][16] , mem_reg|registers[11][16], monocicle, 1
instance = comp, \mem_reg|registers[8][16]~feeder , mem_reg|registers[8][16]~feeder, monocicle, 1
instance = comp, \mem_reg|registers[8][16] , mem_reg|registers[8][16], monocicle, 1
instance = comp, \mem_reg|Mux47~9 , mem_reg|Mux47~9, monocicle, 1
instance = comp, \mem_reg|Mux47~11 , mem_reg|Mux47~11, monocicle, 1
instance = comp, \mem_reg|registers[19][16] , mem_reg|registers[19][16], monocicle, 1
instance = comp, \mem_reg|registers[31][16] , mem_reg|registers[31][16], monocicle, 1
instance = comp, \mem_reg|registers[23][16] , mem_reg|registers[23][16], monocicle, 1
instance = comp, \mem_reg|registers[27][16] , mem_reg|registers[27][16], monocicle, 1
instance = comp, \mem_reg|Mux47~3 , mem_reg|Mux47~3, monocicle, 1
instance = comp, \mem_reg|registers[18][16] , mem_reg|registers[18][16], monocicle, 1
instance = comp, \mem_reg|registers[26][16] , mem_reg|registers[26][16], monocicle, 1
instance = comp, \mem_reg|registers[22][16]~DUPLICATE , mem_reg|registers[22][16]~DUPLICATE, monocicle, 1
instance = comp, \mem_reg|registers[30][16] , mem_reg|registers[30][16], monocicle, 1
instance = comp, \mem_reg|Mux47~2 , mem_reg|Mux47~2, monocicle, 1
instance = comp, \mem_reg|registers[25][16]~feeder , mem_reg|registers[25][16]~feeder, monocicle, 1
instance = comp, \mem_reg|registers[25][16] , mem_reg|registers[25][16], monocicle, 1
instance = comp, \mem_reg|registers[29][16] , mem_reg|registers[29][16], monocicle, 1
instance = comp, \mem_reg|registers[17][16]~feeder , mem_reg|registers[17][16]~feeder, monocicle, 1
instance = comp, \mem_reg|registers[17][16] , mem_reg|registers[17][16], monocicle, 1
instance = comp, \mem_reg|registers[21][16] , mem_reg|registers[21][16], monocicle, 1
instance = comp, \mem_reg|Mux47~1 , mem_reg|Mux47~1, monocicle, 1
instance = comp, \mem_reg|registers[24][16]~feeder , mem_reg|registers[24][16]~feeder, monocicle, 1
instance = comp, \mem_reg|registers[24][16] , mem_reg|registers[24][16], monocicle, 1
instance = comp, \mem_reg|registers[16][16] , mem_reg|registers[16][16], monocicle, 1
instance = comp, \mem_reg|registers[28][16]~feeder , mem_reg|registers[28][16]~feeder, monocicle, 1
instance = comp, \mem_reg|registers[28][16] , mem_reg|registers[28][16], monocicle, 1
instance = comp, \mem_reg|registers[20][16] , mem_reg|registers[20][16], monocicle, 1
instance = comp, \mem_reg|Mux47~0 , mem_reg|Mux47~0, monocicle, 1
instance = comp, \mem_reg|Mux47~4 , mem_reg|Mux47~4, monocicle, 1
instance = comp, \muxAluB|out[16]~25 , muxAluB|out[16]~25, monocicle, 1
instance = comp, \alu|Add0~53 , alu|Add0~53, monocicle, 1
instance = comp, \alu|Mux15~0 , alu|Mux15~0, monocicle, 1
instance = comp, \p|pc[16]~feeder , p|pc[16]~feeder, monocicle, 1
instance = comp, \p|pc[16]~DUPLICATE , p|pc[16]~DUPLICATE, monocicle, 1
instance = comp, \adder|Add0~53 , adder|Add0~53, monocicle, 1
instance = comp, \p|pc[16] , p|pc[16], monocicle, 1
instance = comp, \mem_reg|registers[6][16] , mem_reg|registers[6][16], monocicle, 1
instance = comp, \mem_reg|registers[5][16]~DUPLICATE , mem_reg|registers[5][16]~DUPLICATE, monocicle, 1
instance = comp, \mem_reg|registers[7][16] , mem_reg|registers[7][16], monocicle, 1
instance = comp, \mem_reg|registers[4][16]~feeder , mem_reg|registers[4][16]~feeder, monocicle, 1
instance = comp, \mem_reg|registers[4][16] , mem_reg|registers[4][16], monocicle, 1
instance = comp, \mem_reg|Mux15~1 , mem_reg|Mux15~1, monocicle, 1
instance = comp, \mem_reg|registers[10][16] , mem_reg|registers[10][16], monocicle, 1
instance = comp, \mem_reg|Mux15~2 , mem_reg|Mux15~2, monocicle, 1
instance = comp, \mem_reg|registers[13][16]~DUPLICATE , mem_reg|registers[13][16]~DUPLICATE, monocicle, 1
instance = comp, \mem_reg|Mux15~3 , mem_reg|Mux15~3, monocicle, 1
instance = comp, \mem_reg|registers[2][16] , mem_reg|registers[2][16], monocicle, 1
instance = comp, \mem_reg|registers[1][16]~DUPLICATE , mem_reg|registers[1][16]~DUPLICATE, monocicle, 1
instance = comp, \mem_reg|Mux15~0 , mem_reg|Mux15~0, monocicle, 1
instance = comp, \mem_reg|Mux15~4 , mem_reg|Mux15~4, monocicle, 1
instance = comp, \muxAluA|out[16]~13 , muxAluA|out[16]~13, monocicle, 1
instance = comp, \alu|Add0~49 , alu|Add0~49, monocicle, 1
instance = comp, \alu|Mux14~2 , alu|Mux14~2, monocicle, 1
instance = comp, \p|pc[17]~DUPLICATE , p|pc[17]~DUPLICATE, monocicle, 1
instance = comp, \adder|Add0~49 , adder|Add0~49, monocicle, 1
instance = comp, \muxWrite|Mux14~1 , muxWrite|Mux14~1, monocicle, 1
instance = comp, \mem_reg|registers[3][17] , mem_reg|registers[3][17], monocicle, 1
instance = comp, \mem_reg|Mux46~6 , mem_reg|Mux46~6, monocicle, 1
instance = comp, \mem_reg|registers[5][17]~DUPLICATE , mem_reg|registers[5][17]~DUPLICATE, monocicle, 1
instance = comp, \mem_reg|Mux46~5 , mem_reg|Mux46~5, monocicle, 1
instance = comp, \mem_reg|registers[1][17] , mem_reg|registers[1][17], monocicle, 1
instance = comp, \mem_reg|Mux46~7 , mem_reg|Mux46~7, monocicle, 1
instance = comp, \mem_reg|Mux46~8 , mem_reg|Mux46~8, monocicle, 1
instance = comp, \muxAluB|out[17]~23 , muxAluB|out[17]~23, monocicle, 1
instance = comp, \alu|Add0~45 , alu|Add0~45, monocicle, 1
instance = comp, \alu|Add0~41 , alu|Add0~41, monocicle, 1
instance = comp, \alu|Add0~37 , alu|Add0~37, monocicle, 1
instance = comp, \alu|Mux11~1 , alu|Mux11~1, monocicle, 1
instance = comp, \adder|Add0~41 , adder|Add0~41, monocicle, 1
instance = comp, \adder|Add0~37 , adder|Add0~37, monocicle, 1
instance = comp, \p|pc[20]~DUPLICATE , p|pc[20]~DUPLICATE, monocicle, 1
instance = comp, \mem_reg|registers[2][20] , mem_reg|registers[2][20], monocicle, 1
instance = comp, \mem_reg|Mux11~0 , mem_reg|Mux11~0, monocicle, 1
instance = comp, \mem_reg|registers[8][20]~DUPLICATE , mem_reg|registers[8][20]~DUPLICATE, monocicle, 1
instance = comp, \mem_reg|registers[11][20] , mem_reg|registers[11][20], monocicle, 1
instance = comp, \mem_reg|registers[10][20] , mem_reg|registers[10][20], monocicle, 1
instance = comp, \mem_reg|registers[9][20]~DUPLICATE , mem_reg|registers[9][20]~DUPLICATE, monocicle, 1
instance = comp, \mem_reg|Mux11~2 , mem_reg|Mux11~2, monocicle, 1
instance = comp, \mem_reg|registers[6][20]~DUPLICATE , mem_reg|registers[6][20]~DUPLICATE, monocicle, 1
instance = comp, \mem_reg|Mux11~1 , mem_reg|Mux11~1, monocicle, 1
instance = comp, \mem_reg|registers[12][20]~feeder , mem_reg|registers[12][20]~feeder, monocicle, 1
instance = comp, \mem_reg|registers[12][20] , mem_reg|registers[12][20], monocicle, 1
instance = comp, \mem_reg|registers[14][20] , mem_reg|registers[14][20], monocicle, 1
instance = comp, \mem_reg|registers[13][20] , mem_reg|registers[13][20], monocicle, 1
instance = comp, \mem_reg|Mux11~3 , mem_reg|Mux11~3, monocicle, 1
instance = comp, \mem_reg|Mux11~4 , mem_reg|Mux11~4, monocicle, 1
instance = comp, \muxAluA|out[20]~9 , muxAluA|out[20]~9, monocicle, 1
instance = comp, \alu|Mux11~0 , alu|Mux11~0, monocicle, 1
instance = comp, \mem_reg|registers[15][25] , mem_reg|registers[15][25], monocicle, 1
instance = comp, \mem_reg|registers[14][25] , mem_reg|registers[14][25], monocicle, 1
instance = comp, \mem_reg|registers[12][25]~feeder , mem_reg|registers[12][25]~feeder, monocicle, 1
instance = comp, \mem_reg|registers[12][25] , mem_reg|registers[12][25], monocicle, 1
instance = comp, \mem_reg|registers[13][25]~DUPLICATE , mem_reg|registers[13][25]~DUPLICATE, monocicle, 1
instance = comp, \mem_reg|Mux38~5 , mem_reg|Mux38~5, monocicle, 1
instance = comp, \mem_reg|registers[2][25]~DUPLICATE , mem_reg|registers[2][25]~DUPLICATE, monocicle, 1
instance = comp, \mem_reg|registers[1][25] , mem_reg|registers[1][25], monocicle, 1
instance = comp, \mem_reg|Mux38~8 , mem_reg|Mux38~8, monocicle, 1
instance = comp, \mem_reg|registers[6][25] , mem_reg|registers[6][25], monocicle, 1
instance = comp, \mem_reg|registers[7][25] , mem_reg|registers[7][25], monocicle, 1
instance = comp, \mem_reg|registers[5][25]~DUPLICATE , mem_reg|registers[5][25]~DUPLICATE, monocicle, 1
instance = comp, \mem_reg|registers[4][25]~DUPLICATE , mem_reg|registers[4][25]~DUPLICATE, monocicle, 1
instance = comp, \mem_reg|Mux38~6 , mem_reg|Mux38~6, monocicle, 1
instance = comp, \mem_reg|registers[3][25] , mem_reg|registers[3][25], monocicle, 1
instance = comp, \mem_reg|Mux38~7 , mem_reg|Mux38~7, monocicle, 1
instance = comp, \mem_reg|Mux38~9 , mem_reg|Mux38~9, monocicle, 1
instance = comp, \mem_reg|registers[16][25] , mem_reg|registers[16][25], monocicle, 1
instance = comp, \mem_reg|registers[20][25]~DUPLICATE , mem_reg|registers[20][25]~DUPLICATE, monocicle, 1
instance = comp, \mem_reg|registers[24][25] , mem_reg|registers[24][25], monocicle, 1
instance = comp, \mem_reg|registers[28][25] , mem_reg|registers[28][25], monocicle, 1
instance = comp, \mem_reg|Mux38~0 , mem_reg|Mux38~0, monocicle, 1
instance = comp, \mem_reg|registers[30][25]~feeder , mem_reg|registers[30][25]~feeder, monocicle, 1
instance = comp, \mem_reg|registers[30][25] , mem_reg|registers[30][25], monocicle, 1
instance = comp, \mem_reg|registers[18][25] , mem_reg|registers[18][25], monocicle, 1
instance = comp, \mem_reg|registers[22][25]~feeder , mem_reg|registers[22][25]~feeder, monocicle, 1
instance = comp, \mem_reg|registers[22][25] , mem_reg|registers[22][25], monocicle, 1
instance = comp, \mem_reg|registers[26][25] , mem_reg|registers[26][25], monocicle, 1
instance = comp, \mem_reg|Mux38~2 , mem_reg|Mux38~2, monocicle, 1
instance = comp, \mem_reg|registers[31][25] , mem_reg|registers[31][25], monocicle, 1
instance = comp, \mem_reg|registers[19][25] , mem_reg|registers[19][25], monocicle, 1
instance = comp, \mem_reg|registers[23][25] , mem_reg|registers[23][25], monocicle, 1
instance = comp, \mem_reg|registers[27][25] , mem_reg|registers[27][25], monocicle, 1
instance = comp, \mem_reg|Mux38~3 , mem_reg|Mux38~3, monocicle, 1
instance = comp, \mem_reg|registers[25][25] , mem_reg|registers[25][25], monocicle, 1
instance = comp, \mem_reg|registers[17][25]~DUPLICATE , mem_reg|registers[17][25]~DUPLICATE, monocicle, 1
instance = comp, \mem_reg|registers[21][25]~feeder , mem_reg|registers[21][25]~feeder, monocicle, 1
instance = comp, \mem_reg|registers[21][25] , mem_reg|registers[21][25], monocicle, 1
instance = comp, \mem_reg|registers[29][25] , mem_reg|registers[29][25], monocicle, 1
instance = comp, \mem_reg|Mux38~1 , mem_reg|Mux38~1, monocicle, 1
instance = comp, \mem_reg|Mux38~4 , mem_reg|Mux38~4, monocicle, 1
instance = comp, \ins_mem|memory~11 , ins_mem|memory~11, monocicle, 1
instance = comp, \muxAluB|out[25]~48 , muxAluB|out[25]~48, monocicle, 1
instance = comp, \muxAluB|out[25]~49 , muxAluB|out[25]~49, monocicle, 1
instance = comp, \mem_reg|registers[3][24] , mem_reg|registers[3][24], monocicle, 1
instance = comp, \mem_reg|Mux39~7 , mem_reg|Mux39~7, monocicle, 1
instance = comp, \mem_reg|registers[7][24] , mem_reg|registers[7][24], monocicle, 1
instance = comp, \mem_reg|registers[4][24] , mem_reg|registers[4][24], monocicle, 1
instance = comp, \mem_reg|registers[6][24] , mem_reg|registers[6][24], monocicle, 1
instance = comp, \mem_reg|registers[5][24]~feeder , mem_reg|registers[5][24]~feeder, monocicle, 1
instance = comp, \mem_reg|registers[5][24] , mem_reg|registers[5][24], monocicle, 1
instance = comp, \mem_reg|Mux39~6 , mem_reg|Mux39~6, monocicle, 1
instance = comp, \mem_reg|registers[13][24] , mem_reg|registers[13][24], monocicle, 1
instance = comp, \mem_reg|registers[14][24] , mem_reg|registers[14][24], monocicle, 1
instance = comp, \mem_reg|registers[12][24]~DUPLICATE , mem_reg|registers[12][24]~DUPLICATE, monocicle, 1
instance = comp, \mem_reg|registers[15][24] , mem_reg|registers[15][24], monocicle, 1
instance = comp, \mem_reg|Mux39~5 , mem_reg|Mux39~5, monocicle, 1
instance = comp, \mem_reg|registers[1][24]~feeder , mem_reg|registers[1][24]~feeder, monocicle, 1
instance = comp, \mem_reg|registers[1][24] , mem_reg|registers[1][24], monocicle, 1
instance = comp, \mem_reg|registers[2][24]~DUPLICATE , mem_reg|registers[2][24]~DUPLICATE, monocicle, 1
instance = comp, \mem_reg|Mux39~8 , mem_reg|Mux39~8, monocicle, 1
instance = comp, \mem_reg|Mux39~9 , mem_reg|Mux39~9, monocicle, 1
instance = comp, \ins_mem|memory~8 , ins_mem|memory~8, monocicle, 1
instance = comp, \muxAluB|out[24]~46 , muxAluB|out[24]~46, monocicle, 1
instance = comp, \mem_reg|registers[11][24] , mem_reg|registers[11][24], monocicle, 1
instance = comp, \mem_reg|registers[10][24]~DUPLICATE , mem_reg|registers[10][24]~DUPLICATE, monocicle, 1
instance = comp, \mem_reg|registers[9][24]~feeder , mem_reg|registers[9][24]~feeder, monocicle, 1
instance = comp, \mem_reg|registers[9][24] , mem_reg|registers[9][24], monocicle, 1
instance = comp, \mem_reg|Mux59~5 , mem_reg|Mux59~5, monocicle, 1
instance = comp, \mem_reg|registers[8][24] , mem_reg|registers[8][24], monocicle, 1
instance = comp, \mem_reg|Mux39~11 , mem_reg|Mux39~11, monocicle, 1
instance = comp, \muxAluB|out[24]~47 , muxAluB|out[24]~47, monocicle, 1
instance = comp, \alu|Mux7~2 , alu|Mux7~2, monocicle, 1
instance = comp, \mem_reg|registers[9][23] , mem_reg|registers[9][23], monocicle, 1
instance = comp, \mem_reg|registers[10][23] , mem_reg|registers[10][23], monocicle, 1
instance = comp, \mem_reg|registers[11][23] , mem_reg|registers[11][23], monocicle, 1
instance = comp, \mem_reg|registers[8][23] , mem_reg|registers[8][23], monocicle, 1
instance = comp, \mem_reg|Mux40~11 , mem_reg|Mux40~11, monocicle, 1
instance = comp, \mem_reg|registers[3][23] , mem_reg|registers[3][23], monocicle, 1
instance = comp, \mem_reg|Mux40~7 , mem_reg|Mux40~7, monocicle, 1
instance = comp, \mem_reg|registers[4][23] , mem_reg|registers[4][23], monocicle, 1
instance = comp, \mem_reg|registers[7][23] , mem_reg|registers[7][23], monocicle, 1
instance = comp, \mem_reg|registers[6][23] , mem_reg|registers[6][23], monocicle, 1
instance = comp, \mem_reg|registers[5][23]~feeder , mem_reg|registers[5][23]~feeder, monocicle, 1
instance = comp, \mem_reg|registers[5][23] , mem_reg|registers[5][23], monocicle, 1
instance = comp, \mem_reg|Mux40~6 , mem_reg|Mux40~6, monocicle, 1
instance = comp, \mem_reg|registers[13][23] , mem_reg|registers[13][23], monocicle, 1
instance = comp, \mem_reg|registers[14][23] , mem_reg|registers[14][23], monocicle, 1
instance = comp, \mem_reg|registers[12][23]~feeder , mem_reg|registers[12][23]~feeder, monocicle, 1
instance = comp, \mem_reg|registers[12][23] , mem_reg|registers[12][23], monocicle, 1
instance = comp, \mem_reg|registers[15][23] , mem_reg|registers[15][23], monocicle, 1
instance = comp, \mem_reg|Mux40~5 , mem_reg|Mux40~5, monocicle, 1
instance = comp, \mem_reg|registers[2][23] , mem_reg|registers[2][23], monocicle, 1
instance = comp, \mem_reg|registers[1][23] , mem_reg|registers[1][23], monocicle, 1
instance = comp, \mem_reg|Mux40~8 , mem_reg|Mux40~8, monocicle, 1
instance = comp, \mem_reg|Mux40~9 , mem_reg|Mux40~9, monocicle, 1
instance = comp, \muxAluB|out[23]~8 , muxAluB|out[23]~8, monocicle, 1
instance = comp, \muxAluB|out[23]~9 , muxAluB|out[23]~9, monocicle, 1
instance = comp, \alu|Mux8~0 , alu|Mux8~0, monocicle, 1
instance = comp, \mem_reg|registers[9][22] , mem_reg|registers[9][22], monocicle, 1
instance = comp, \mem_reg|registers[11][22]~feeder , mem_reg|registers[11][22]~feeder, monocicle, 1
instance = comp, \mem_reg|registers[11][22]~DUPLICATE , mem_reg|registers[11][22]~DUPLICATE, monocicle, 1
instance = comp, \mem_reg|registers[10][22]~DUPLICATE , mem_reg|registers[10][22]~DUPLICATE, monocicle, 1
instance = comp, \mem_reg|registers[8][22] , mem_reg|registers[8][22], monocicle, 1
instance = comp, \mem_reg|Mux41~11 , mem_reg|Mux41~11, monocicle, 1
instance = comp, \muxAluB|out[22]~10 , muxAluB|out[22]~10, monocicle, 1
instance = comp, \mem_reg|registers[30][22] , mem_reg|registers[30][22], monocicle, 1
instance = comp, \mem_reg|registers[31][22] , mem_reg|registers[31][22], monocicle, 1
instance = comp, \mem_reg|registers[28][22]~feeder , mem_reg|registers[28][22]~feeder, monocicle, 1
instance = comp, \mem_reg|registers[28][22] , mem_reg|registers[28][22], monocicle, 1
instance = comp, \mem_reg|registers[29][22] , mem_reg|registers[29][22], monocicle, 1
instance = comp, \mem_reg|Mux41~3 , mem_reg|Mux41~3, monocicle, 1
instance = comp, \mem_reg|registers[25][22]~DUPLICATE , mem_reg|registers[25][22]~DUPLICATE, monocicle, 1
instance = comp, \mem_reg|registers[26][22] , mem_reg|registers[26][22], monocicle, 1
instance = comp, \mem_reg|registers[24][22] , mem_reg|registers[24][22], monocicle, 1
instance = comp, \mem_reg|registers[27][22]~feeder , mem_reg|registers[27][22]~feeder, monocicle, 1
instance = comp, \mem_reg|registers[27][22] , mem_reg|registers[27][22], monocicle, 1
instance = comp, \mem_reg|Mux41~2 , mem_reg|Mux41~2, monocicle, 1
instance = comp, \mem_reg|registers[19][22] , mem_reg|registers[19][22], monocicle, 1
instance = comp, \mem_reg|registers[18][22] , mem_reg|registers[18][22], monocicle, 1
instance = comp, \mem_reg|registers[16][22] , mem_reg|registers[16][22], monocicle, 1
instance = comp, \mem_reg|registers[17][22]~feeder , mem_reg|registers[17][22]~feeder, monocicle, 1
instance = comp, \mem_reg|registers[17][22] , mem_reg|registers[17][22], monocicle, 1
instance = comp, \mem_reg|Mux41~0 , mem_reg|Mux41~0, monocicle, 1
instance = comp, \mem_reg|registers[21][22] , mem_reg|registers[21][22], monocicle, 1
instance = comp, \mem_reg|registers[20][22]~feeder , mem_reg|registers[20][22]~feeder, monocicle, 1
instance = comp, \mem_reg|registers[20][22] , mem_reg|registers[20][22], monocicle, 1
instance = comp, \mem_reg|registers[22][22] , mem_reg|registers[22][22], monocicle, 1
instance = comp, \mem_reg|registers[23][22] , mem_reg|registers[23][22], monocicle, 1
instance = comp, \mem_reg|Mux41~1 , mem_reg|Mux41~1, monocicle, 1
instance = comp, \mem_reg|Mux41~4 , mem_reg|Mux41~4, monocicle, 1
instance = comp, \muxAluB|out[22]~11 , muxAluB|out[22]~11, monocicle, 1
instance = comp, \alu|Mux9~0 , alu|Mux9~0, monocicle, 1
instance = comp, \mem_reg|registers[3][21] , mem_reg|registers[3][21], monocicle, 1
instance = comp, \mem_reg|Mux42~6 , mem_reg|Mux42~6, monocicle, 1
instance = comp, \mem_reg|registers[1][21] , mem_reg|registers[1][21], monocicle, 1
instance = comp, \mem_reg|registers[2][21] , mem_reg|registers[2][21], monocicle, 1
instance = comp, \mem_reg|Mux42~7 , mem_reg|Mux42~7, monocicle, 1
instance = comp, \mem_reg|registers[7][21] , mem_reg|registers[7][21], monocicle, 1
instance = comp, \mem_reg|registers[6][21]~DUPLICATE , mem_reg|registers[6][21]~DUPLICATE, monocicle, 1
instance = comp, \mem_reg|registers[5][21]~feeder , mem_reg|registers[5][21]~feeder, monocicle, 1
instance = comp, \mem_reg|registers[5][21] , mem_reg|registers[5][21], monocicle, 1
instance = comp, \mem_reg|registers[4][21] , mem_reg|registers[4][21], monocicle, 1
instance = comp, \mem_reg|Mux42~5 , mem_reg|Mux42~5, monocicle, 1
instance = comp, \mem_reg|Mux42~8 , mem_reg|Mux42~8, monocicle, 1
instance = comp, \muxAluB|out[21]~12 , muxAluB|out[21]~12, monocicle, 1
instance = comp, \mem_reg|registers[31][21] , mem_reg|registers[31][21], monocicle, 1
instance = comp, \mem_reg|registers[19][21] , mem_reg|registers[19][21], monocicle, 1
instance = comp, \mem_reg|registers[23][21] , mem_reg|registers[23][21], monocicle, 1
instance = comp, \mem_reg|registers[27][21] , mem_reg|registers[27][21], monocicle, 1
instance = comp, \mem_reg|Mux42~3 , mem_reg|Mux42~3, monocicle, 1
instance = comp, \mem_reg|registers[28][21]~feeder , mem_reg|registers[28][21]~feeder, monocicle, 1
instance = comp, \mem_reg|registers[28][21] , mem_reg|registers[28][21], monocicle, 1
instance = comp, \mem_reg|registers[16][21]~feeder , mem_reg|registers[16][21]~feeder, monocicle, 1
instance = comp, \mem_reg|registers[16][21] , mem_reg|registers[16][21], monocicle, 1
instance = comp, \mem_reg|registers[24][21]~feeder , mem_reg|registers[24][21]~feeder, monocicle, 1
instance = comp, \mem_reg|registers[24][21] , mem_reg|registers[24][21], monocicle, 1
instance = comp, \mem_reg|registers[20][21]~feeder , mem_reg|registers[20][21]~feeder, monocicle, 1
instance = comp, \mem_reg|registers[20][21] , mem_reg|registers[20][21], monocicle, 1
instance = comp, \mem_reg|Mux42~0 , mem_reg|Mux42~0, monocicle, 1
instance = comp, \mem_reg|registers[22][21]~feeder , mem_reg|registers[22][21]~feeder, monocicle, 1
instance = comp, \mem_reg|registers[22][21] , mem_reg|registers[22][21], monocicle, 1
instance = comp, \mem_reg|registers[18][21] , mem_reg|registers[18][21], monocicle, 1
instance = comp, \mem_reg|registers[26][21] , mem_reg|registers[26][21], monocicle, 1
instance = comp, \mem_reg|registers[30][21] , mem_reg|registers[30][21], monocicle, 1
instance = comp, \mem_reg|Mux42~2 , mem_reg|Mux42~2, monocicle, 1
instance = comp, \mem_reg|registers[21][21]~feeder , mem_reg|registers[21][21]~feeder, monocicle, 1
instance = comp, \mem_reg|registers[21][21] , mem_reg|registers[21][21], monocicle, 1
instance = comp, \mem_reg|registers[17][21]~feeder , mem_reg|registers[17][21]~feeder, monocicle, 1
instance = comp, \mem_reg|registers[17][21] , mem_reg|registers[17][21], monocicle, 1
instance = comp, \mem_reg|registers[25][21]~feeder , mem_reg|registers[25][21]~feeder, monocicle, 1
instance = comp, \mem_reg|registers[25][21] , mem_reg|registers[25][21], monocicle, 1
instance = comp, \mem_reg|registers[29][21] , mem_reg|registers[29][21], monocicle, 1
instance = comp, \mem_reg|Mux42~1 , mem_reg|Mux42~1, monocicle, 1
instance = comp, \mem_reg|Mux42~4 , mem_reg|Mux42~4, monocicle, 1
instance = comp, \muxAluB|out[21]~13 , muxAluB|out[21]~13, monocicle, 1
instance = comp, \alu|Add0~33 , alu|Add0~33, monocicle, 1
instance = comp, \alu|Mux10~0 , alu|Mux10~0, monocicle, 1
instance = comp, \alu|Mux10~1 , alu|Mux10~1, monocicle, 1
instance = comp, \p|pc[21]~DUPLICATE , p|pc[21]~DUPLICATE, monocicle, 1
instance = comp, \adder|Add0~33 , adder|Add0~33, monocicle, 1
instance = comp, \p|pc[21] , p|pc[21], monocicle, 1
instance = comp, \mem_reg|registers[6][21] , mem_reg|registers[6][21], monocicle, 1
instance = comp, \mem_reg|Mux10~1 , mem_reg|Mux10~1, monocicle, 1
instance = comp, \mem_reg|registers[13][21] , mem_reg|registers[13][21], monocicle, 1
instance = comp, \mem_reg|registers[12][21] , mem_reg|registers[12][21], monocicle, 1
instance = comp, \mem_reg|registers[15][21] , mem_reg|registers[15][21], monocicle, 1
instance = comp, \mem_reg|registers[14][21] , mem_reg|registers[14][21], monocicle, 1
instance = comp, \mem_reg|Mux10~3 , mem_reg|Mux10~3, monocicle, 1
instance = comp, \mem_reg|registers[8][21] , mem_reg|registers[8][21], monocicle, 1
instance = comp, \mem_reg|registers[11][21] , mem_reg|registers[11][21], monocicle, 1
instance = comp, \mem_reg|registers[9][21] , mem_reg|registers[9][21], monocicle, 1
instance = comp, \mem_reg|Mux10~2 , mem_reg|Mux10~2, monocicle, 1
instance = comp, \mem_reg|Mux10~0 , mem_reg|Mux10~0, monocicle, 1
instance = comp, \mem_reg|Mux10~4 , mem_reg|Mux10~4, monocicle, 1
instance = comp, \muxAluA|out[21]~8 , muxAluA|out[21]~8, monocicle, 1
instance = comp, \alu|Add0~29 , alu|Add0~29, monocicle, 1
instance = comp, \alu|Mux9~1 , alu|Mux9~1, monocicle, 1
instance = comp, \adder|Add0~29 , adder|Add0~29, monocicle, 1
instance = comp, \p|pc[22]~DUPLICATE , p|pc[22]~DUPLICATE, monocicle, 1
instance = comp, \mem_reg|registers[6][22]~feeder , mem_reg|registers[6][22]~feeder, monocicle, 1
instance = comp, \mem_reg|registers[6][22] , mem_reg|registers[6][22], monocicle, 1
instance = comp, \mem_reg|registers[5][22] , mem_reg|registers[5][22], monocicle, 1
instance = comp, \mem_reg|registers[7][22] , mem_reg|registers[7][22], monocicle, 1
instance = comp, \mem_reg|registers[4][22] , mem_reg|registers[4][22], monocicle, 1
instance = comp, \mem_reg|Mux9~1 , mem_reg|Mux9~1, monocicle, 1
instance = comp, \mem_reg|registers[12][22]~DUPLICATE , mem_reg|registers[12][22]~DUPLICATE, monocicle, 1
instance = comp, \mem_reg|registers[14][22]~DUPLICATE , mem_reg|registers[14][22]~DUPLICATE, monocicle, 1
instance = comp, \mem_reg|registers[13][22]~DUPLICATE , mem_reg|registers[13][22]~DUPLICATE, monocicle, 1
instance = comp, \mem_reg|registers[15][22] , mem_reg|registers[15][22], monocicle, 1
instance = comp, \mem_reg|Mux9~3 , mem_reg|Mux9~3, monocicle, 1
instance = comp, \mem_reg|registers[11][22] , mem_reg|registers[11][22], monocicle, 1
instance = comp, \mem_reg|registers[10][22] , mem_reg|registers[10][22], monocicle, 1
instance = comp, \mem_reg|Mux9~2 , mem_reg|Mux9~2, monocicle, 1
instance = comp, \mem_reg|registers[2][22]~DUPLICATE , mem_reg|registers[2][22]~DUPLICATE, monocicle, 1
instance = comp, \mem_reg|registers[1][22] , mem_reg|registers[1][22], monocicle, 1
instance = comp, \mem_reg|Mux9~0 , mem_reg|Mux9~0, monocicle, 1
instance = comp, \mem_reg|Mux9~4 , mem_reg|Mux9~4, monocicle, 1
instance = comp, \muxAluA|out[22]~7 , muxAluA|out[22]~7, monocicle, 1
instance = comp, \alu|Add0~25 , alu|Add0~25, monocicle, 1
instance = comp, \alu|Mux8~1 , alu|Mux8~1, monocicle, 1
instance = comp, \adder|Add0~25 , adder|Add0~25, monocicle, 1
instance = comp, \p|pc[23] , p|pc[23], monocicle, 1
instance = comp, \mem_reg|Mux8~3 , mem_reg|Mux8~3, monocicle, 1
instance = comp, \mem_reg|Mux8~0 , mem_reg|Mux8~0, monocicle, 1
instance = comp, \mem_reg|Mux8~1 , mem_reg|Mux8~1, monocicle, 1
instance = comp, \mem_reg|registers[10][23]~DUPLICATE , mem_reg|registers[10][23]~DUPLICATE, monocicle, 1
instance = comp, \mem_reg|Mux8~2 , mem_reg|Mux8~2, monocicle, 1
instance = comp, \mem_reg|Mux8~4 , mem_reg|Mux8~4, monocicle, 1
instance = comp, \muxAluA|out[23]~6 , muxAluA|out[23]~6, monocicle, 1
instance = comp, \alu|Add0~105 , alu|Add0~105, monocicle, 1
instance = comp, \alu|Mux7~3 , alu|Mux7~3, monocicle, 1
instance = comp, \adder|Add0~105 , adder|Add0~105, monocicle, 1
instance = comp, \p|pc[24] , p|pc[24], monocicle, 1
instance = comp, \mem_reg|registers[5][24]~DUPLICATE , mem_reg|registers[5][24]~DUPLICATE, monocicle, 1
instance = comp, \mem_reg|Mux7~1 , mem_reg|Mux7~1, monocicle, 1
instance = comp, \mem_reg|registers[13][24]~DUPLICATE , mem_reg|registers[13][24]~DUPLICATE, monocicle, 1
instance = comp, \mem_reg|registers[12][24] , mem_reg|registers[12][24], monocicle, 1
instance = comp, \mem_reg|registers[14][24]~DUPLICATE , mem_reg|registers[14][24]~DUPLICATE, monocicle, 1
instance = comp, \mem_reg|Mux7~3 , mem_reg|Mux7~3, monocicle, 1
instance = comp, \mem_reg|registers[2][24] , mem_reg|registers[2][24], monocicle, 1
instance = comp, \mem_reg|Mux7~0 , mem_reg|Mux7~0, monocicle, 1
instance = comp, \mem_reg|registers[10][24] , mem_reg|registers[10][24], monocicle, 1
instance = comp, \mem_reg|registers[9][24]~DUPLICATE , mem_reg|registers[9][24]~DUPLICATE, monocicle, 1
instance = comp, \mem_reg|Mux7~2 , mem_reg|Mux7~2, monocicle, 1
instance = comp, \mem_reg|Mux7~4 , mem_reg|Mux7~4, monocicle, 1
instance = comp, \muxAluA|out[24]~26 , muxAluA|out[24]~26, monocicle, 1
instance = comp, \alu|Add0~109 , alu|Add0~109, monocicle, 1
instance = comp, \alu|Mux6~1 , alu|Mux6~1, monocicle, 1
instance = comp, \adder|Add0~109 , adder|Add0~109, monocicle, 1
instance = comp, \p|pc[25] , p|pc[25], monocicle, 1
instance = comp, \mem_reg|registers[9][25] , mem_reg|registers[9][25], monocicle, 1
instance = comp, \mem_reg|registers[10][25] , mem_reg|registers[10][25], monocicle, 1
instance = comp, \mem_reg|registers[8][25] , mem_reg|registers[8][25], monocicle, 1
instance = comp, \mem_reg|Mux6~2 , mem_reg|Mux6~2, monocicle, 1
instance = comp, \mem_reg|registers[4][25] , mem_reg|registers[4][25], monocicle, 1
instance = comp, \mem_reg|Mux6~1 , mem_reg|Mux6~1, monocicle, 1
instance = comp, \mem_reg|registers[2][25] , mem_reg|registers[2][25], monocicle, 1
instance = comp, \mem_reg|registers[1][25]~DUPLICATE , mem_reg|registers[1][25]~DUPLICATE, monocicle, 1
instance = comp, \mem_reg|Mux6~0 , mem_reg|Mux6~0, monocicle, 1
instance = comp, \mem_reg|registers[13][25] , mem_reg|registers[13][25], monocicle, 1
instance = comp, \mem_reg|Mux6~3 , mem_reg|Mux6~3, monocicle, 1
instance = comp, \mem_reg|Mux6~4 , mem_reg|Mux6~4, monocicle, 1
instance = comp, \muxAluA|out[25]~27 , muxAluA|out[25]~27, monocicle, 1
instance = comp, \alu|Mux6~0 , alu|Mux6~0, monocicle, 1
instance = comp, \mem_reg|registers[9][27] , mem_reg|registers[9][27], monocicle, 1
instance = comp, \mem_reg|registers[11][27] , mem_reg|registers[11][27], monocicle, 1
instance = comp, \mem_reg|registers[10][27] , mem_reg|registers[10][27], monocicle, 1
instance = comp, \mem_reg|registers[8][27] , mem_reg|registers[8][27], monocicle, 1
instance = comp, \mem_reg|Mux36~11 , mem_reg|Mux36~11, monocicle, 1
instance = comp, \mem_reg|registers[5][27] , mem_reg|registers[5][27], monocicle, 1
instance = comp, \mem_reg|registers[7][27] , mem_reg|registers[7][27], monocicle, 1
instance = comp, \mem_reg|registers[6][27] , mem_reg|registers[6][27], monocicle, 1
instance = comp, \mem_reg|registers[4][27] , mem_reg|registers[4][27], monocicle, 1
instance = comp, \mem_reg|Mux36~6 , mem_reg|Mux36~6, monocicle, 1
instance = comp, \mem_reg|registers[14][27] , mem_reg|registers[14][27], monocicle, 1
instance = comp, \mem_reg|registers[15][27] , mem_reg|registers[15][27], monocicle, 1
instance = comp, \mem_reg|registers[12][27] , mem_reg|registers[12][27], monocicle, 1
instance = comp, \mem_reg|registers[13][27]~feeder , mem_reg|registers[13][27]~feeder, monocicle, 1
instance = comp, \mem_reg|registers[13][27]~DUPLICATE , mem_reg|registers[13][27]~DUPLICATE, monocicle, 1
instance = comp, \mem_reg|Mux36~5 , mem_reg|Mux36~5, monocicle, 1
instance = comp, \mem_reg|registers[3][27] , mem_reg|registers[3][27], monocicle, 1
instance = comp, \mem_reg|Mux36~7 , mem_reg|Mux36~7, monocicle, 1
instance = comp, \mem_reg|registers[2][27] , mem_reg|registers[2][27], monocicle, 1
instance = comp, \mem_reg|registers[1][27] , mem_reg|registers[1][27], monocicle, 1
instance = comp, \mem_reg|Mux36~8 , mem_reg|Mux36~8, monocicle, 1
instance = comp, \mem_reg|Mux36~9 , mem_reg|Mux36~9, monocicle, 1
instance = comp, \muxAluB|out[27]~51 , muxAluB|out[27]~51, monocicle, 1
instance = comp, \mem_reg|registers[21][26]~feeder , mem_reg|registers[21][26]~feeder, monocicle, 1
instance = comp, \mem_reg|registers[21][26] , mem_reg|registers[21][26], monocicle, 1
instance = comp, \mem_reg|registers[22][26] , mem_reg|registers[22][26], monocicle, 1
instance = comp, \mem_reg|registers[23][26] , mem_reg|registers[23][26], monocicle, 1
instance = comp, \mem_reg|registers[20][26]~feeder , mem_reg|registers[20][26]~feeder, monocicle, 1
instance = comp, \mem_reg|registers[20][26] , mem_reg|registers[20][26], monocicle, 1
instance = comp, \mem_reg|Mux37~1 , mem_reg|Mux37~1, monocicle, 1
instance = comp, \mem_reg|registers[16][26]~feeder , mem_reg|registers[16][26]~feeder, monocicle, 1
instance = comp, \mem_reg|registers[16][26] , mem_reg|registers[16][26], monocicle, 1
instance = comp, \mem_reg|registers[18][26] , mem_reg|registers[18][26], monocicle, 1
instance = comp, \mem_reg|registers[17][26] , mem_reg|registers[17][26], monocicle, 1
instance = comp, \mem_reg|registers[19][26] , mem_reg|registers[19][26], monocicle, 1
instance = comp, \mem_reg|Mux37~0 , mem_reg|Mux37~0, monocicle, 1
instance = comp, \mem_reg|registers[26][26] , mem_reg|registers[26][26], monocicle, 1
instance = comp, \mem_reg|registers[25][26]~feeder , mem_reg|registers[25][26]~feeder, monocicle, 1
instance = comp, \mem_reg|registers[25][26] , mem_reg|registers[25][26], monocicle, 1
instance = comp, \mem_reg|registers[24][26]~feeder , mem_reg|registers[24][26]~feeder, monocicle, 1
instance = comp, \mem_reg|registers[24][26] , mem_reg|registers[24][26], monocicle, 1
instance = comp, \mem_reg|registers[27][26] , mem_reg|registers[27][26], monocicle, 1
instance = comp, \mem_reg|Mux37~2 , mem_reg|Mux37~2, monocicle, 1
instance = comp, \mem_reg|registers[30][26]~DUPLICATE , mem_reg|registers[30][26]~DUPLICATE, monocicle, 1
instance = comp, \mem_reg|registers[29][26] , mem_reg|registers[29][26], monocicle, 1
instance = comp, \mem_reg|registers[31][26] , mem_reg|registers[31][26], monocicle, 1
instance = comp, \mem_reg|registers[28][26]~feeder , mem_reg|registers[28][26]~feeder, monocicle, 1
instance = comp, \mem_reg|registers[28][26] , mem_reg|registers[28][26], monocicle, 1
instance = comp, \mem_reg|Mux37~3 , mem_reg|Mux37~3, monocicle, 1
instance = comp, \mem_reg|Mux37~4 , mem_reg|Mux37~4, monocicle, 1
instance = comp, \mem_reg|registers[5][26] , mem_reg|registers[5][26], monocicle, 1
instance = comp, \mem_reg|registers[4][26] , mem_reg|registers[4][26], monocicle, 1
instance = comp, \mem_reg|registers[7][26] , mem_reg|registers[7][26], monocicle, 1
instance = comp, \mem_reg|registers[6][26]~feeder , mem_reg|registers[6][26]~feeder, monocicle, 1
instance = comp, \mem_reg|registers[6][26] , mem_reg|registers[6][26], monocicle, 1
instance = comp, \mem_reg|Mux37~6 , mem_reg|Mux37~6, monocicle, 1
instance = comp, \mem_reg|registers[3][26] , mem_reg|registers[3][26], monocicle, 1
instance = comp, \mem_reg|Mux37~7 , mem_reg|Mux37~7, monocicle, 1
instance = comp, \mem_reg|registers[2][26] , mem_reg|registers[2][26], monocicle, 1
instance = comp, \mem_reg|registers[1][26] , mem_reg|registers[1][26], monocicle, 1
instance = comp, \mem_reg|Mux37~8 , mem_reg|Mux37~8, monocicle, 1
instance = comp, \mem_reg|registers[15][26] , mem_reg|registers[15][26], monocicle, 1
instance = comp, \mem_reg|registers[13][26] , mem_reg|registers[13][26], monocicle, 1
instance = comp, \mem_reg|registers[12][26] , mem_reg|registers[12][26], monocicle, 1
instance = comp, \mem_reg|registers[14][26] , mem_reg|registers[14][26], monocicle, 1
instance = comp, \mem_reg|Mux37~5 , mem_reg|Mux37~5, monocicle, 1
instance = comp, \mem_reg|Mux37~9 , mem_reg|Mux37~9, monocicle, 1
instance = comp, \muxAluB|out[26]~50 , muxAluB|out[26]~50, monocicle, 1
instance = comp, \alu|Mux5~0 , alu|Mux5~0, monocicle, 1
instance = comp, \alu|Add0~113 , alu|Add0~113, monocicle, 1
instance = comp, \alu|Mux5~1 , alu|Mux5~1, monocicle, 1
instance = comp, \adder|Add0~113 , adder|Add0~113, monocicle, 1
instance = comp, \p|pc[26] , p|pc[26], monocicle, 1
instance = comp, \mem_reg|registers[10][26] , mem_reg|registers[10][26], monocicle, 1
instance = comp, \mem_reg|registers[8][26] , mem_reg|registers[8][26], monocicle, 1
instance = comp, \mem_reg|registers[11][26] , mem_reg|registers[11][26], monocicle, 1
instance = comp, \mem_reg|Mux5~2 , mem_reg|Mux5~2, monocicle, 1
instance = comp, \mem_reg|registers[13][26]~DUPLICATE , mem_reg|registers[13][26]~DUPLICATE, monocicle, 1
instance = comp, \mem_reg|Mux5~3 , mem_reg|Mux5~3, monocicle, 1
instance = comp, \mem_reg|Mux5~0 , mem_reg|Mux5~0, monocicle, 1
instance = comp, \mem_reg|registers[5][26]~DUPLICATE , mem_reg|registers[5][26]~DUPLICATE, monocicle, 1
instance = comp, \mem_reg|Mux5~1 , mem_reg|Mux5~1, monocicle, 1
instance = comp, \mem_reg|Mux5~4 , mem_reg|Mux5~4, monocicle, 1
instance = comp, \muxAluA|out[26]~28 , muxAluA|out[26]~28, monocicle, 1
instance = comp, \alu|Add0~117 , alu|Add0~117, monocicle, 1
instance = comp, \alu|Mux4~1 , alu|Mux4~1, monocicle, 1
instance = comp, \adder|Add0~117 , adder|Add0~117, monocicle, 1
instance = comp, \p|pc[27] , p|pc[27], monocicle, 1
instance = comp, \mem_reg|registers[6][27]~DUPLICATE , mem_reg|registers[6][27]~DUPLICATE, monocicle, 1
instance = comp, \mem_reg|Mux4~1 , mem_reg|Mux4~1, monocicle, 1
instance = comp, \mem_reg|Mux4~2 , mem_reg|Mux4~2, monocicle, 1
instance = comp, \mem_reg|Mux4~3 , mem_reg|Mux4~3, monocicle, 1
instance = comp, \mem_reg|registers[1][27]~DUPLICATE , mem_reg|registers[1][27]~DUPLICATE, monocicle, 1
instance = comp, \mem_reg|Mux4~0 , mem_reg|Mux4~0, monocicle, 1
instance = comp, \mem_reg|Mux4~4 , mem_reg|Mux4~4, monocicle, 1
instance = comp, \muxAluA|out[27]~29 , muxAluA|out[27]~29, monocicle, 1
instance = comp, \alu|Mux4~0 , alu|Mux4~0, monocicle, 1
instance = comp, \mem_reg|registers[25][29] , mem_reg|registers[25][29], monocicle, 1
instance = comp, \mem_reg|registers[21][29] , mem_reg|registers[21][29], monocicle, 1
instance = comp, \mem_reg|registers[17][29]~feeder , mem_reg|registers[17][29]~feeder, monocicle, 1
instance = comp, \mem_reg|registers[17][29] , mem_reg|registers[17][29], monocicle, 1
instance = comp, \mem_reg|registers[29][29] , mem_reg|registers[29][29], monocicle, 1
instance = comp, \mem_reg|Mux34~1 , mem_reg|Mux34~1, monocicle, 1
instance = comp, \mem_reg|registers[22][29]~feeder , mem_reg|registers[22][29]~feeder, monocicle, 1
instance = comp, \mem_reg|registers[22][29] , mem_reg|registers[22][29], monocicle, 1
instance = comp, \mem_reg|registers[26][29] , mem_reg|registers[26][29], monocicle, 1
instance = comp, \mem_reg|registers[18][29]~feeder , mem_reg|registers[18][29]~feeder, monocicle, 1
instance = comp, \mem_reg|registers[18][29]~DUPLICATE , mem_reg|registers[18][29]~DUPLICATE, monocicle, 1
instance = comp, \mem_reg|registers[30][29] , mem_reg|registers[30][29], monocicle, 1
instance = comp, \mem_reg|Mux34~2 , mem_reg|Mux34~2, monocicle, 1
instance = comp, \mem_reg|registers[27][29] , mem_reg|registers[27][29], monocicle, 1
instance = comp, \mem_reg|registers[23][29] , mem_reg|registers[23][29], monocicle, 1
instance = comp, \mem_reg|registers[19][29] , mem_reg|registers[19][29], monocicle, 1
instance = comp, \mem_reg|registers[31][29] , mem_reg|registers[31][29], monocicle, 1
instance = comp, \mem_reg|Mux34~3 , mem_reg|Mux34~3, monocicle, 1
instance = comp, \mem_reg|registers[20][29] , mem_reg|registers[20][29], monocicle, 1
instance = comp, \mem_reg|registers[28][29]~feeder , mem_reg|registers[28][29]~feeder, monocicle, 1
instance = comp, \mem_reg|registers[28][29] , mem_reg|registers[28][29], monocicle, 1
instance = comp, \mem_reg|registers[16][29] , mem_reg|registers[16][29], monocicle, 1
instance = comp, \mem_reg|registers[24][29] , mem_reg|registers[24][29], monocicle, 1
instance = comp, \mem_reg|Mux34~0 , mem_reg|Mux34~0, monocicle, 1
instance = comp, \mem_reg|Mux34~4 , mem_reg|Mux34~4, monocicle, 1
instance = comp, \mem_reg|registers[3][29]~DUPLICATE , mem_reg|registers[3][29]~DUPLICATE, monocicle, 1
instance = comp, \mem_reg|Mux34~7 , mem_reg|Mux34~7, monocicle, 1
instance = comp, \mem_reg|registers[15][29] , mem_reg|registers[15][29], monocicle, 1
instance = comp, \mem_reg|registers[13][29]~feeder , mem_reg|registers[13][29]~feeder, monocicle, 1
instance = comp, \mem_reg|registers[13][29] , mem_reg|registers[13][29], monocicle, 1
instance = comp, \mem_reg|registers[14][29] , mem_reg|registers[14][29], monocicle, 1
instance = comp, \mem_reg|registers[12][29] , mem_reg|registers[12][29], monocicle, 1
instance = comp, \mem_reg|Mux34~5 , mem_reg|Mux34~5, monocicle, 1
instance = comp, \mem_reg|registers[1][29] , mem_reg|registers[1][29], monocicle, 1
instance = comp, \mem_reg|registers[2][29] , mem_reg|registers[2][29], monocicle, 1
instance = comp, \mem_reg|Mux34~8 , mem_reg|Mux34~8, monocicle, 1
instance = comp, \mem_reg|registers[7][29] , mem_reg|registers[7][29], monocicle, 1
instance = comp, \mem_reg|registers[4][29] , mem_reg|registers[4][29], monocicle, 1
instance = comp, \mem_reg|registers[5][29]~DUPLICATE , mem_reg|registers[5][29]~DUPLICATE, monocicle, 1
instance = comp, \mem_reg|registers[6][29] , mem_reg|registers[6][29], monocicle, 1
instance = comp, \mem_reg|Mux34~6 , mem_reg|Mux34~6, monocicle, 1
instance = comp, \mem_reg|Mux34~9 , mem_reg|Mux34~9, monocicle, 1
instance = comp, \muxAluB|out[29]~43 , muxAluB|out[29]~43, monocicle, 1
instance = comp, \mem_reg|registers[28][28]~DUPLICATE , mem_reg|registers[28][28]~DUPLICATE, monocicle, 1
instance = comp, \mem_reg|registers[31][28] , mem_reg|registers[31][28], monocicle, 1
instance = comp, \mem_reg|registers[29][28] , mem_reg|registers[29][28], monocicle, 1
instance = comp, \mem_reg|registers[30][28] , mem_reg|registers[30][28], monocicle, 1
instance = comp, \mem_reg|Mux35~3 , mem_reg|Mux35~3, monocicle, 1
instance = comp, \mem_reg|registers[25][28]~feeder , mem_reg|registers[25][28]~feeder, monocicle, 1
instance = comp, \mem_reg|registers[25][28] , mem_reg|registers[25][28], monocicle, 1
instance = comp, \mem_reg|registers[24][28]~feeder , mem_reg|registers[24][28]~feeder, monocicle, 1
instance = comp, \mem_reg|registers[24][28] , mem_reg|registers[24][28], monocicle, 1
instance = comp, \mem_reg|registers[27][28] , mem_reg|registers[27][28], monocicle, 1
instance = comp, \mem_reg|registers[26][28] , mem_reg|registers[26][28], monocicle, 1
instance = comp, \mem_reg|Mux35~2 , mem_reg|Mux35~2, monocicle, 1
instance = comp, \mem_reg|registers[21][28]~feeder , mem_reg|registers[21][28]~feeder, monocicle, 1
instance = comp, \mem_reg|registers[21][28] , mem_reg|registers[21][28], monocicle, 1
instance = comp, \mem_reg|registers[22][28] , mem_reg|registers[22][28], monocicle, 1
instance = comp, \mem_reg|registers[20][28]~feeder , mem_reg|registers[20][28]~feeder, monocicle, 1
instance = comp, \mem_reg|registers[20][28] , mem_reg|registers[20][28], monocicle, 1
instance = comp, \mem_reg|registers[23][28] , mem_reg|registers[23][28], monocicle, 1
instance = comp, \mem_reg|Mux35~1 , mem_reg|Mux35~1, monocicle, 1
instance = comp, \mem_reg|registers[17][28] , mem_reg|registers[17][28], monocicle, 1
instance = comp, \mem_reg|registers[16][28]~feeder , mem_reg|registers[16][28]~feeder, monocicle, 1
instance = comp, \mem_reg|registers[16][28] , mem_reg|registers[16][28], monocicle, 1
instance = comp, \mem_reg|registers[18][28]~feeder , mem_reg|registers[18][28]~feeder, monocicle, 1
instance = comp, \mem_reg|registers[18][28] , mem_reg|registers[18][28], monocicle, 1
instance = comp, \mem_reg|registers[19][28] , mem_reg|registers[19][28], monocicle, 1
instance = comp, \mem_reg|Mux35~0 , mem_reg|Mux35~0, monocicle, 1
instance = comp, \mem_reg|Mux35~4 , mem_reg|Mux35~4, monocicle, 1
instance = comp, \mem_reg|registers[5][28] , mem_reg|registers[5][28], monocicle, 1
instance = comp, \mem_reg|registers[4][28] , mem_reg|registers[4][28], monocicle, 1
instance = comp, \mem_reg|registers[6][28] , mem_reg|registers[6][28], monocicle, 1
instance = comp, \mem_reg|registers[7][28] , mem_reg|registers[7][28], monocicle, 1
instance = comp, \mem_reg|Mux35~6 , mem_reg|Mux35~6, monocicle, 1
instance = comp, \mem_reg|registers[15][28]~DUPLICATE , mem_reg|registers[15][28]~DUPLICATE, monocicle, 1
instance = comp, \mem_reg|registers[13][28] , mem_reg|registers[13][28], monocicle, 1
instance = comp, \mem_reg|registers[12][28] , mem_reg|registers[12][28], monocicle, 1
instance = comp, \mem_reg|registers[14][28] , mem_reg|registers[14][28], monocicle, 1
instance = comp, \mem_reg|Mux35~5 , mem_reg|Mux35~5, monocicle, 1
instance = comp, \mem_reg|registers[3][28] , mem_reg|registers[3][28], monocicle, 1
instance = comp, \mem_reg|Mux35~7 , mem_reg|Mux35~7, monocicle, 1
instance = comp, \mem_reg|registers[2][28] , mem_reg|registers[2][28], monocicle, 1
instance = comp, \mem_reg|registers[1][28] , mem_reg|registers[1][28], monocicle, 1
instance = comp, \mem_reg|Mux35~8 , mem_reg|Mux35~8, monocicle, 1
instance = comp, \mem_reg|Mux35~9 , mem_reg|Mux35~9, monocicle, 1
instance = comp, \muxAluB|out[28]~2 , muxAluB|out[28]~2, monocicle, 1
instance = comp, \mem_reg|registers[11][28] , mem_reg|registers[11][28], monocicle, 1
instance = comp, \mem_reg|registers[10][28] , mem_reg|registers[10][28], monocicle, 1
instance = comp, \mem_reg|registers[9][28] , mem_reg|registers[9][28], monocicle, 1
instance = comp, \mem_reg|registers[8][28] , mem_reg|registers[8][28], monocicle, 1
instance = comp, \mem_reg|Mux3~2 , mem_reg|Mux3~2, monocicle, 1
instance = comp, \mem_reg|Mux3~1 , mem_reg|Mux3~1, monocicle, 1
instance = comp, \mem_reg|Mux3~0 , mem_reg|Mux3~0, monocicle, 1
instance = comp, \mem_reg|Mux3~3 , mem_reg|Mux3~3, monocicle, 1
instance = comp, \mem_reg|Mux3~4 , mem_reg|Mux3~4, monocicle, 1
instance = comp, \muxAluA|out[28]~1 , muxAluA|out[28]~1, monocicle, 1
instance = comp, \alu|Add0~5 , alu|Add0~5, monocicle, 1
instance = comp, \alu|Add0~93 , alu|Add0~93, monocicle, 1
instance = comp, \alu|Mux2~1 , alu|Mux2~1, monocicle, 1
instance = comp, \adder|Add0~5 , adder|Add0~5, monocicle, 1
instance = comp, \adder|Add0~93 , adder|Add0~93, monocicle, 1
instance = comp, \p|pc[29] , p|pc[29], monocicle, 1
instance = comp, \mem_reg|registers[10][29] , mem_reg|registers[10][29], monocicle, 1
instance = comp, \mem_reg|registers[8][29] , mem_reg|registers[8][29], monocicle, 1
instance = comp, \mem_reg|registers[11][29] , mem_reg|registers[11][29], monocicle, 1
instance = comp, \mem_reg|Mux2~2 , mem_reg|Mux2~2, monocicle, 1
instance = comp, \mem_reg|registers[3][29] , mem_reg|registers[3][29], monocicle, 1
instance = comp, \mem_reg|Mux2~0 , mem_reg|Mux2~0, monocicle, 1
instance = comp, \mem_reg|Mux2~3 , mem_reg|Mux2~3, monocicle, 1
instance = comp, \mem_reg|registers[5][29] , mem_reg|registers[5][29], monocicle, 1
instance = comp, \mem_reg|Mux2~1 , mem_reg|Mux2~1, monocicle, 1
instance = comp, \mem_reg|Mux2~4 , mem_reg|Mux2~4, monocicle, 1
instance = comp, \muxAluA|out[29]~23 , muxAluA|out[29]~23, monocicle, 1
instance = comp, \alu|Mux2~0 , alu|Mux2~0, monocicle, 1
instance = comp, \DataMem|ram_1|altsyncram_component|auto_generated|ram_block1a0 , DataMem|ram_1|altsyncram_component|auto_generated|ram_block1a0, monocicle, 1
instance = comp, \muxWrite|Mux0~0 , muxWrite|Mux0~0, monocicle, 1
instance = comp, \mem_reg|registers[6][31] , mem_reg|registers[6][31], monocicle, 1
instance = comp, \mem_reg|registers[7][31]~feeder , mem_reg|registers[7][31]~feeder, monocicle, 1
instance = comp, \mem_reg|registers[7][31] , mem_reg|registers[7][31], monocicle, 1
instance = comp, \mem_reg|registers[5][31] , mem_reg|registers[5][31], monocicle, 1
instance = comp, \mem_reg|registers[4][31] , mem_reg|registers[4][31], monocicle, 1
instance = comp, \mem_reg|Mux0~1 , mem_reg|Mux0~1, monocicle, 1
instance = comp, \mem_reg|registers[3][31]~DUPLICATE , mem_reg|registers[3][31]~DUPLICATE, monocicle, 1
instance = comp, \mem_reg|registers[1][31] , mem_reg|registers[1][31], monocicle, 1
instance = comp, \mem_reg|registers[2][31]~feeder , mem_reg|registers[2][31]~feeder, monocicle, 1
instance = comp, \mem_reg|registers[2][31] , mem_reg|registers[2][31], monocicle, 1
instance = comp, \mem_reg|Mux0~0 , mem_reg|Mux0~0, monocicle, 1
instance = comp, \mem_reg|registers[10][31] , mem_reg|registers[10][31], monocicle, 1
instance = comp, \mem_reg|registers[9][31]~DUPLICATE , mem_reg|registers[9][31]~DUPLICATE, monocicle, 1
instance = comp, \mem_reg|registers[11][31]~feeder , mem_reg|registers[11][31]~feeder, monocicle, 1
instance = comp, \mem_reg|registers[11][31] , mem_reg|registers[11][31], monocicle, 1
instance = comp, \mem_reg|registers[8][31]~feeder , mem_reg|registers[8][31]~feeder, monocicle, 1
instance = comp, \mem_reg|registers[8][31] , mem_reg|registers[8][31], monocicle, 1
instance = comp, \mem_reg|Mux0~2 , mem_reg|Mux0~2, monocicle, 1
instance = comp, \mem_reg|registers[14][31] , mem_reg|registers[14][31], monocicle, 1
instance = comp, \mem_reg|registers[13][31]~feeder , mem_reg|registers[13][31]~feeder, monocicle, 1
instance = comp, \mem_reg|registers[13][31] , mem_reg|registers[13][31], monocicle, 1
instance = comp, \mem_reg|registers[15][31] , mem_reg|registers[15][31], monocicle, 1
instance = comp, \mem_reg|registers[12][31] , mem_reg|registers[12][31], monocicle, 1
instance = comp, \mem_reg|Mux0~3 , mem_reg|Mux0~3, monocicle, 1
instance = comp, \mem_reg|Mux0~4 , mem_reg|Mux0~4, monocicle, 1
instance = comp, \muxAluA|out[31]~25 , muxAluA|out[31]~25, monocicle, 1
instance = comp, \mem_reg|registers[3][31] , mem_reg|registers[3][31], monocicle, 1
instance = comp, \mem_reg|Mux32~7 , mem_reg|Mux32~7, monocicle, 1
instance = comp, \mem_reg|registers[1][31]~DUPLICATE , mem_reg|registers[1][31]~DUPLICATE, monocicle, 1
instance = comp, \mem_reg|Mux32~8 , mem_reg|Mux32~8, monocicle, 1
instance = comp, \mem_reg|Mux32~5 , mem_reg|Mux32~5, monocicle, 1
instance = comp, \mem_reg|Mux32~6 , mem_reg|Mux32~6, monocicle, 1
instance = comp, \mem_reg|Mux32~9 , mem_reg|Mux32~9, monocicle, 1
instance = comp, \mem_reg|registers[17][31] , mem_reg|registers[17][31], monocicle, 1
instance = comp, \mem_reg|registers[25][31] , mem_reg|registers[25][31], monocicle, 1
instance = comp, \mem_reg|registers[29][31] , mem_reg|registers[29][31], monocicle, 1
instance = comp, \mem_reg|registers[21][31] , mem_reg|registers[21][31], monocicle, 1
instance = comp, \mem_reg|Mux32~1 , mem_reg|Mux32~1, monocicle, 1
instance = comp, \mem_reg|registers[23][31] , mem_reg|registers[23][31], monocicle, 1
instance = comp, \mem_reg|registers[31][31] , mem_reg|registers[31][31], monocicle, 1
instance = comp, \mem_reg|registers[19][31] , mem_reg|registers[19][31], monocicle, 1
instance = comp, \mem_reg|registers[27][31] , mem_reg|registers[27][31], monocicle, 1
instance = comp, \mem_reg|Mux32~3 , mem_reg|Mux32~3, monocicle, 1
instance = comp, \mem_reg|registers[18][31] , mem_reg|registers[18][31], monocicle, 1
instance = comp, \mem_reg|registers[26][31]~feeder , mem_reg|registers[26][31]~feeder, monocicle, 1
instance = comp, \mem_reg|registers[26][31] , mem_reg|registers[26][31], monocicle, 1
instance = comp, \mem_reg|registers[22][31]~feeder , mem_reg|registers[22][31]~feeder, monocicle, 1
instance = comp, \mem_reg|registers[22][31] , mem_reg|registers[22][31], monocicle, 1
instance = comp, \mem_reg|registers[30][31] , mem_reg|registers[30][31], monocicle, 1
instance = comp, \mem_reg|Mux32~2 , mem_reg|Mux32~2, monocicle, 1
instance = comp, \mem_reg|registers[28][31]~feeder , mem_reg|registers[28][31]~feeder, monocicle, 1
instance = comp, \mem_reg|registers[28][31] , mem_reg|registers[28][31], monocicle, 1
instance = comp, \mem_reg|registers[24][31]~feeder , mem_reg|registers[24][31]~feeder, monocicle, 1
instance = comp, \mem_reg|registers[24][31] , mem_reg|registers[24][31], monocicle, 1
instance = comp, \mem_reg|registers[16][31] , mem_reg|registers[16][31], monocicle, 1
instance = comp, \mem_reg|registers[20][31]~feeder , mem_reg|registers[20][31]~feeder, monocicle, 1
instance = comp, \mem_reg|registers[20][31] , mem_reg|registers[20][31], monocicle, 1
instance = comp, \mem_reg|Mux32~0 , mem_reg|Mux32~0, monocicle, 1
instance = comp, \mem_reg|Mux32~4 , mem_reg|Mux32~4, monocicle, 1
instance = comp, \muxAluB|out[31]~45 , muxAluB|out[31]~45, monocicle, 1
instance = comp, \alu|Mux0~0 , alu|Mux0~0, monocicle, 1
instance = comp, \mem_reg|registers[9][30] , mem_reg|registers[9][30], monocicle, 1
instance = comp, \mem_reg|registers[11][30] , mem_reg|registers[11][30], monocicle, 1
instance = comp, \mem_reg|registers[10][30]~feeder , mem_reg|registers[10][30]~feeder, monocicle, 1
instance = comp, \mem_reg|registers[10][30] , mem_reg|registers[10][30], monocicle, 1
instance = comp, \mem_reg|registers[8][30]~feeder , mem_reg|registers[8][30]~feeder, monocicle, 1
instance = comp, \mem_reg|registers[8][30] , mem_reg|registers[8][30], monocicle, 1
instance = comp, \mem_reg|Mux33~11 , mem_reg|Mux33~11, monocicle, 1
instance = comp, \mem_reg|registers[3][30] , mem_reg|registers[3][30], monocicle, 1
instance = comp, \mem_reg|Mux33~7 , mem_reg|Mux33~7, monocicle, 1
instance = comp, \mem_reg|registers[12][30] , mem_reg|registers[12][30], monocicle, 1
instance = comp, \mem_reg|registers[14][30]~DUPLICATE , mem_reg|registers[14][30]~DUPLICATE, monocicle, 1
instance = comp, \mem_reg|registers[13][30]~feeder , mem_reg|registers[13][30]~feeder, monocicle, 1
instance = comp, \mem_reg|registers[13][30] , mem_reg|registers[13][30], monocicle, 1
instance = comp, \mem_reg|registers[15][30] , mem_reg|registers[15][30], monocicle, 1
instance = comp, \mem_reg|Mux33~5 , mem_reg|Mux33~5, monocicle, 1
instance = comp, \mem_reg|registers[1][30] , mem_reg|registers[1][30], monocicle, 1
instance = comp, \mem_reg|registers[2][30]~DUPLICATE , mem_reg|registers[2][30]~DUPLICATE, monocicle, 1
instance = comp, \mem_reg|Mux33~8 , mem_reg|Mux33~8, monocicle, 1
instance = comp, \mem_reg|registers[5][30]~DUPLICATE , mem_reg|registers[5][30]~DUPLICATE, monocicle, 1
instance = comp, \mem_reg|registers[4][30] , mem_reg|registers[4][30], monocicle, 1
instance = comp, \mem_reg|registers[7][30] , mem_reg|registers[7][30], monocicle, 1
instance = comp, \mem_reg|registers[6][30] , mem_reg|registers[6][30], monocicle, 1
instance = comp, \mem_reg|Mux33~6 , mem_reg|Mux33~6, monocicle, 1
instance = comp, \mem_reg|Mux33~9 , mem_reg|Mux33~9, monocicle, 1
instance = comp, \muxAluB|out[30]~44 , muxAluB|out[30]~44, monocicle, 1
instance = comp, \alu|Mux1~0 , alu|Mux1~0, monocicle, 1
instance = comp, \alu|Add0~97 , alu|Add0~97, monocicle, 1
instance = comp, \alu|Mux1~1 , alu|Mux1~1, monocicle, 1
instance = comp, \adder|Add0~97 , adder|Add0~97, monocicle, 1
instance = comp, \p|pc[30] , p|pc[30], monocicle, 1
instance = comp, \mem_reg|registers[5][30] , mem_reg|registers[5][30], monocicle, 1
instance = comp, \mem_reg|Mux1~1 , mem_reg|Mux1~1, monocicle, 1
instance = comp, \mem_reg|registers[2][30] , mem_reg|registers[2][30], monocicle, 1
instance = comp, \mem_reg|Mux1~0 , mem_reg|Mux1~0, monocicle, 1
instance = comp, \mem_reg|registers[14][30] , mem_reg|registers[14][30], monocicle, 1
instance = comp, \mem_reg|Mux1~3 , mem_reg|Mux1~3, monocicle, 1
instance = comp, \mem_reg|Mux1~2 , mem_reg|Mux1~2, monocicle, 1
instance = comp, \mem_reg|Mux1~4 , mem_reg|Mux1~4, monocicle, 1
instance = comp, \muxAluA|out[30]~24 , muxAluA|out[30]~24, monocicle, 1
instance = comp, \alu|Add0~101 , alu|Add0~101, monocicle, 1
instance = comp, \alu|Mux0~1 , alu|Mux0~1, monocicle, 1
instance = comp, \p|pc[31] , p|pc[31], monocicle, 1
instance = comp, \adder|Add0~101 , adder|Add0~101, monocicle, 1
instance = comp, \muxWrite|Mux0~1 , muxWrite|Mux0~1, monocicle, 1
instance = comp, \mem_reg|registers[9][31] , mem_reg|registers[9][31], monocicle, 1
instance = comp, \mem_reg|registers[11][31]~DUPLICATE , mem_reg|registers[11][31]~DUPLICATE, monocicle, 1
instance = comp, \mem_reg|Mux32~11 , mem_reg|Mux32~11, monocicle, 1
instance = comp, \mem_reg|Mux32~10 , mem_reg|Mux32~10, monocicle, 1
instance = comp, \muxWrite|Mux1~1 , muxWrite|Mux1~1, monocicle, 1
instance = comp, \muxWrite|Mux1~2 , muxWrite|Mux1~2, monocicle, 1
instance = comp, \mem_reg|registers[31][30] , mem_reg|registers[31][30], monocicle, 1
instance = comp, \mem_reg|registers[28][30] , mem_reg|registers[28][30], monocicle, 1
instance = comp, \mem_reg|registers[29][30] , mem_reg|registers[29][30], monocicle, 1
instance = comp, \mem_reg|registers[30][30] , mem_reg|registers[30][30], monocicle, 1
instance = comp, \mem_reg|Mux33~3 , mem_reg|Mux33~3, monocicle, 1
instance = comp, \mem_reg|registers[19][30] , mem_reg|registers[19][30], monocicle, 1
instance = comp, \mem_reg|registers[16][30]~feeder , mem_reg|registers[16][30]~feeder, monocicle, 1
instance = comp, \mem_reg|registers[16][30] , mem_reg|registers[16][30], monocicle, 1
instance = comp, \mem_reg|registers[18][30]~DUPLICATE , mem_reg|registers[18][30]~DUPLICATE, monocicle, 1
instance = comp, \mem_reg|registers[17][30] , mem_reg|registers[17][30], monocicle, 1
instance = comp, \mem_reg|Mux33~0 , mem_reg|Mux33~0, monocicle, 1
instance = comp, \mem_reg|registers[24][30]~feeder , mem_reg|registers[24][30]~feeder, monocicle, 1
instance = comp, \mem_reg|registers[24][30] , mem_reg|registers[24][30], monocicle, 1
instance = comp, \mem_reg|registers[25][30]~feeder , mem_reg|registers[25][30]~feeder, monocicle, 1
instance = comp, \mem_reg|registers[25][30] , mem_reg|registers[25][30], monocicle, 1
instance = comp, \mem_reg|registers[26][30] , mem_reg|registers[26][30], monocicle, 1
instance = comp, \mem_reg|registers[27][30] , mem_reg|registers[27][30], monocicle, 1
instance = comp, \mem_reg|Mux33~2 , mem_reg|Mux33~2, monocicle, 1
instance = comp, \mem_reg|registers[23][30] , mem_reg|registers[23][30], monocicle, 1
instance = comp, \mem_reg|registers[22][30] , mem_reg|registers[22][30], monocicle, 1
instance = comp, \mem_reg|registers[20][30]~feeder , mem_reg|registers[20][30]~feeder, monocicle, 1
instance = comp, \mem_reg|registers[20][30] , mem_reg|registers[20][30], monocicle, 1
instance = comp, \mem_reg|registers[21][30] , mem_reg|registers[21][30], monocicle, 1
instance = comp, \mem_reg|Mux33~1 , mem_reg|Mux33~1, monocicle, 1
instance = comp, \mem_reg|Mux33~4 , mem_reg|Mux33~4, monocicle, 1
instance = comp, \mem_reg|Mux33~10 , mem_reg|Mux33~10, monocicle, 1
instance = comp, \muxWrite|Mux2~0 , muxWrite|Mux2~0, monocicle, 1
instance = comp, \muxWrite|Mux2~1 , muxWrite|Mux2~1, monocicle, 1
instance = comp, \mem_reg|registers[9][29] , mem_reg|registers[9][29], monocicle, 1
instance = comp, \mem_reg|Mux34~11 , mem_reg|Mux34~11, monocicle, 1
instance = comp, \mem_reg|Mux34~10 , mem_reg|Mux34~10, monocicle, 1
instance = comp, \muxWrite|Mux3~0 , muxWrite|Mux3~0, monocicle, 1
instance = comp, \alu|Mux3~0 , alu|Mux3~0, monocicle, 1
instance = comp, \muxWrite|Mux3~1 , muxWrite|Mux3~1, monocicle, 1
instance = comp, \mem_reg|registers[10][28]~feeder , mem_reg|registers[10][28]~feeder, monocicle, 1
instance = comp, \mem_reg|registers[10][28]~DUPLICATE , mem_reg|registers[10][28]~DUPLICATE, monocicle, 1
instance = comp, \mem_reg|Mux35~11 , mem_reg|Mux35~11, monocicle, 1
instance = comp, \mem_reg|Mux35~10 , mem_reg|Mux35~10, monocicle, 1
instance = comp, \muxWrite|Mux4~0 , muxWrite|Mux4~0, monocicle, 1
instance = comp, \muxWrite|Mux4~1 , muxWrite|Mux4~1, monocicle, 1
instance = comp, \mem_reg|registers[17][27] , mem_reg|registers[17][27], monocicle, 1
instance = comp, \mem_reg|registers[21][27] , mem_reg|registers[21][27], monocicle, 1
instance = comp, \mem_reg|registers[25][27]~feeder , mem_reg|registers[25][27]~feeder, monocicle, 1
instance = comp, \mem_reg|registers[25][27] , mem_reg|registers[25][27], monocicle, 1
instance = comp, \mem_reg|registers[29][27] , mem_reg|registers[29][27], monocicle, 1
instance = comp, \mem_reg|Mux36~1 , mem_reg|Mux36~1, monocicle, 1
instance = comp, \mem_reg|registers[18][27] , mem_reg|registers[18][27], monocicle, 1
instance = comp, \mem_reg|registers[30][27] , mem_reg|registers[30][27], monocicle, 1
instance = comp, \mem_reg|registers[22][27] , mem_reg|registers[22][27], monocicle, 1
instance = comp, \mem_reg|registers[26][27] , mem_reg|registers[26][27], monocicle, 1
instance = comp, \mem_reg|Mux36~2 , mem_reg|Mux36~2, monocicle, 1
instance = comp, \mem_reg|registers[23][27] , mem_reg|registers[23][27], monocicle, 1
instance = comp, \mem_reg|registers[31][27] , mem_reg|registers[31][27], monocicle, 1
instance = comp, \mem_reg|registers[19][27] , mem_reg|registers[19][27], monocicle, 1
instance = comp, \mem_reg|registers[27][27] , mem_reg|registers[27][27], monocicle, 1
instance = comp, \mem_reg|Mux36~3 , mem_reg|Mux36~3, monocicle, 1
instance = comp, \mem_reg|registers[16][27] , mem_reg|registers[16][27], monocicle, 1
instance = comp, \mem_reg|registers[20][27]~feeder , mem_reg|registers[20][27]~feeder, monocicle, 1
instance = comp, \mem_reg|registers[20][27] , mem_reg|registers[20][27], monocicle, 1
instance = comp, \mem_reg|registers[24][27]~feeder , mem_reg|registers[24][27]~feeder, monocicle, 1
instance = comp, \mem_reg|registers[24][27] , mem_reg|registers[24][27], monocicle, 1
instance = comp, \mem_reg|registers[28][27] , mem_reg|registers[28][27], monocicle, 1
instance = comp, \mem_reg|Mux36~0 , mem_reg|Mux36~0, monocicle, 1
instance = comp, \mem_reg|Mux36~4 , mem_reg|Mux36~4, monocicle, 1
instance = comp, \mem_reg|Mux36~10 , mem_reg|Mux36~10, monocicle, 1
instance = comp, \muxWrite|Mux5~0 , muxWrite|Mux5~0, monocicle, 1
instance = comp, \muxWrite|Mux5~1 , muxWrite|Mux5~1, monocicle, 1
instance = comp, \mem_reg|registers[9][26] , mem_reg|registers[9][26], monocicle, 1
instance = comp, \mem_reg|Mux37~11 , mem_reg|Mux37~11, monocicle, 1
instance = comp, \mem_reg|Mux37~10 , mem_reg|Mux37~10, monocicle, 1
instance = comp, \muxWrite|Mux6~0 , muxWrite|Mux6~0, monocicle, 1
instance = comp, \muxWrite|Mux6~1 , muxWrite|Mux6~1, monocicle, 1
instance = comp, \mem_reg|registers[11][25]~DUPLICATE , mem_reg|registers[11][25]~DUPLICATE, monocicle, 1
instance = comp, \mem_reg|Mux38~11 , mem_reg|Mux38~11, monocicle, 1
instance = comp, \mem_reg|Mux38~10 , mem_reg|Mux38~10, monocicle, 1
instance = comp, \muxWrite|Mux7~0 , muxWrite|Mux7~0, monocicle, 1
instance = comp, \muxWrite|Mux7~1 , muxWrite|Mux7~1, monocicle, 1
instance = comp, \mem_reg|registers[21][24]~feeder , mem_reg|registers[21][24]~feeder, monocicle, 1
instance = comp, \mem_reg|registers[21][24] , mem_reg|registers[21][24], monocicle, 1
instance = comp, \mem_reg|registers[20][24] , mem_reg|registers[20][24], monocicle, 1
instance = comp, \mem_reg|registers[22][24] , mem_reg|registers[22][24], monocicle, 1
instance = comp, \mem_reg|registers[23][24] , mem_reg|registers[23][24], monocicle, 1
instance = comp, \mem_reg|Mux39~1 , mem_reg|Mux39~1, monocicle, 1
instance = comp, \mem_reg|registers[26][24] , mem_reg|registers[26][24], monocicle, 1
instance = comp, \mem_reg|registers[24][24] , mem_reg|registers[24][24], monocicle, 1
instance = comp, \mem_reg|registers[25][24] , mem_reg|registers[25][24], monocicle, 1
instance = comp, \mem_reg|registers[27][24] , mem_reg|registers[27][24], monocicle, 1
instance = comp, \mem_reg|Mux39~2 , mem_reg|Mux39~2, monocicle, 1
instance = comp, \mem_reg|registers[17][24]~feeder , mem_reg|registers[17][24]~feeder, monocicle, 1
instance = comp, \mem_reg|registers[17][24] , mem_reg|registers[17][24], monocicle, 1
instance = comp, \mem_reg|registers[16][24] , mem_reg|registers[16][24], monocicle, 1
instance = comp, \mem_reg|registers[18][24] , mem_reg|registers[18][24], monocicle, 1
instance = comp, \mem_reg|registers[19][24] , mem_reg|registers[19][24], monocicle, 1
instance = comp, \mem_reg|Mux39~0 , mem_reg|Mux39~0, monocicle, 1
instance = comp, \mem_reg|registers[31][24] , mem_reg|registers[31][24], monocicle, 1
instance = comp, \mem_reg|registers[29][24] , mem_reg|registers[29][24], monocicle, 1
instance = comp, \mem_reg|registers[28][24] , mem_reg|registers[28][24], monocicle, 1
instance = comp, \mem_reg|registers[30][24] , mem_reg|registers[30][24], monocicle, 1
instance = comp, \mem_reg|Mux39~3 , mem_reg|Mux39~3, monocicle, 1
instance = comp, \mem_reg|Mux39~4 , mem_reg|Mux39~4, monocicle, 1
instance = comp, \mem_reg|Mux39~10 , mem_reg|Mux39~10, monocicle, 1
instance = comp, \muxWrite|Mux8~0 , muxWrite|Mux8~0, monocicle, 1
instance = comp, \muxWrite|Mux8~1 , muxWrite|Mux8~1, monocicle, 1
instance = comp, \mem_reg|registers[26][23] , mem_reg|registers[26][23], monocicle, 1
instance = comp, \mem_reg|registers[18][23]~DUPLICATE , mem_reg|registers[18][23]~DUPLICATE, monocicle, 1
instance = comp, \mem_reg|registers[22][23] , mem_reg|registers[22][23], monocicle, 1
instance = comp, \mem_reg|registers[30][23] , mem_reg|registers[30][23], monocicle, 1
instance = comp, \mem_reg|Mux40~2 , mem_reg|Mux40~2, monocicle, 1
instance = comp, \mem_reg|registers[23][23] , mem_reg|registers[23][23], monocicle, 1
instance = comp, \mem_reg|registers[19][23] , mem_reg|registers[19][23], monocicle, 1
instance = comp, \mem_reg|registers[31][23] , mem_reg|registers[31][23], monocicle, 1
instance = comp, \mem_reg|registers[27][23] , mem_reg|registers[27][23], monocicle, 1
instance = comp, \mem_reg|Mux40~3 , mem_reg|Mux40~3, monocicle, 1
instance = comp, \mem_reg|registers[20][23] , mem_reg|registers[20][23], monocicle, 1
instance = comp, \mem_reg|registers[16][23] , mem_reg|registers[16][23], monocicle, 1
instance = comp, \mem_reg|registers[24][23]~feeder , mem_reg|registers[24][23]~feeder, monocicle, 1
instance = comp, \mem_reg|registers[24][23] , mem_reg|registers[24][23], monocicle, 1
instance = comp, \mem_reg|registers[28][23] , mem_reg|registers[28][23], monocicle, 1
instance = comp, \mem_reg|Mux40~0 , mem_reg|Mux40~0, monocicle, 1
instance = comp, \mem_reg|registers[25][23]~feeder , mem_reg|registers[25][23]~feeder, monocicle, 1
instance = comp, \mem_reg|registers[25][23] , mem_reg|registers[25][23], monocicle, 1
instance = comp, \mem_reg|registers[21][23] , mem_reg|registers[21][23], monocicle, 1
instance = comp, \mem_reg|registers[17][23]~feeder , mem_reg|registers[17][23]~feeder, monocicle, 1
instance = comp, \mem_reg|registers[17][23] , mem_reg|registers[17][23], monocicle, 1
instance = comp, \mem_reg|registers[29][23]~feeder , mem_reg|registers[29][23]~feeder, monocicle, 1
instance = comp, \mem_reg|registers[29][23] , mem_reg|registers[29][23], monocicle, 1
instance = comp, \mem_reg|Mux40~1 , mem_reg|Mux40~1, monocicle, 1
instance = comp, \mem_reg|Mux40~4 , mem_reg|Mux40~4, monocicle, 1
instance = comp, \mem_reg|Mux40~10 , mem_reg|Mux40~10, monocicle, 1
instance = comp, \muxWrite|Mux9~0 , muxWrite|Mux9~0, monocicle, 1
instance = comp, \muxWrite|Mux9~1 , muxWrite|Mux9~1, monocicle, 1
instance = comp, \mem_reg|registers[3][22] , mem_reg|registers[3][22], monocicle, 1
instance = comp, \mem_reg|Mux41~7 , mem_reg|Mux41~7, monocicle, 1
instance = comp, \mem_reg|registers[2][22] , mem_reg|registers[2][22], monocicle, 1
instance = comp, \mem_reg|Mux41~8 , mem_reg|Mux41~8, monocicle, 1
instance = comp, \mem_reg|registers[12][22] , mem_reg|registers[12][22], monocicle, 1
instance = comp, \mem_reg|registers[13][22] , mem_reg|registers[13][22], monocicle, 1
instance = comp, \mem_reg|registers[14][22] , mem_reg|registers[14][22], monocicle, 1
instance = comp, \mem_reg|registers[15][22]~DUPLICATE , mem_reg|registers[15][22]~DUPLICATE, monocicle, 1
instance = comp, \mem_reg|Mux41~5 , mem_reg|Mux41~5, monocicle, 1
instance = comp, \mem_reg|registers[5][22]~DUPLICATE , mem_reg|registers[5][22]~DUPLICATE, monocicle, 1
instance = comp, \mem_reg|Mux41~6 , mem_reg|Mux41~6, monocicle, 1
instance = comp, \mem_reg|Mux41~9 , mem_reg|Mux41~9, monocicle, 1
instance = comp, \mem_reg|Mux41~10 , mem_reg|Mux41~10, monocicle, 1
instance = comp, \muxWrite|Mux10~0 , muxWrite|Mux10~0, monocicle, 1
instance = comp, \muxWrite|Mux10~1 , muxWrite|Mux10~1, monocicle, 1
instance = comp, \mem_reg|registers[10][21] , mem_reg|registers[10][21], monocicle, 1
instance = comp, \mem_reg|registers[8][21]~DUPLICATE , mem_reg|registers[8][21]~DUPLICATE, monocicle, 1
instance = comp, \mem_reg|Mux42~9 , mem_reg|Mux42~9, monocicle, 1
instance = comp, \mem_reg|registers[15][21]~DUPLICATE , mem_reg|registers[15][21]~DUPLICATE, monocicle, 1
instance = comp, \mem_reg|Mux42~10 , mem_reg|Mux42~10, monocicle, 1
instance = comp, \mem_reg|Mux42~11 , mem_reg|Mux42~11, monocicle, 1
instance = comp, \mem_reg|Mux42~12 , mem_reg|Mux42~12, monocicle, 1
instance = comp, \muxWrite|Mux11~0 , muxWrite|Mux11~0, monocicle, 1
instance = comp, \muxWrite|Mux11~1 , muxWrite|Mux11~1, monocicle, 1
instance = comp, \mem_reg|registers[15][20] , mem_reg|registers[15][20], monocicle, 1
instance = comp, \mem_reg|registers[13][20]~DUPLICATE , mem_reg|registers[13][20]~DUPLICATE, monocicle, 1
instance = comp, \mem_reg|Mux43~10 , mem_reg|Mux43~10, monocicle, 1
instance = comp, \mem_reg|registers[9][20] , mem_reg|registers[9][20], monocicle, 1
instance = comp, \mem_reg|registers[11][20]~DUPLICATE , mem_reg|registers[11][20]~DUPLICATE, monocicle, 1
instance = comp, \mem_reg|Mux43~9 , mem_reg|Mux43~9, monocicle, 1
instance = comp, \mem_reg|Mux43~11 , mem_reg|Mux43~11, monocicle, 1
instance = comp, \mem_reg|Mux43~12 , mem_reg|Mux43~12, monocicle, 1
instance = comp, \muxWrite|Mux17~3 , muxWrite|Mux17~3, monocicle, 1
instance = comp, \muxWrite|Mux17~4 , muxWrite|Mux17~4, monocicle, 1
instance = comp, \muxWrite|Mux17~2 , muxWrite|Mux17~2, monocicle, 1
instance = comp, \mem_reg|registers[6][14]~feeder , mem_reg|registers[6][14]~feeder, monocicle, 1
instance = comp, \mem_reg|registers[6][14] , mem_reg|registers[6][14], monocicle, 1
instance = comp, \mem_reg|registers[7][14] , mem_reg|registers[7][14], monocicle, 1
instance = comp, \mem_reg|registers[5][14]~DUPLICATE , mem_reg|registers[5][14]~DUPLICATE, monocicle, 1
instance = comp, \mem_reg|Mux17~1 , mem_reg|Mux17~1, monocicle, 1
instance = comp, \mem_reg|registers[3][14]~DUPLICATE , mem_reg|registers[3][14]~DUPLICATE, monocicle, 1
instance = comp, \mem_reg|Mux17~0 , mem_reg|Mux17~0, monocicle, 1
instance = comp, \mem_reg|Mux17~2 , mem_reg|Mux17~2, monocicle, 1
instance = comp, \mem_reg|registers[15][14] , mem_reg|registers[15][14], monocicle, 1
instance = comp, \mem_reg|registers[13][14]~DUPLICATE , mem_reg|registers[13][14]~DUPLICATE, monocicle, 1
instance = comp, \mem_reg|Mux17~3 , mem_reg|Mux17~3, monocicle, 1
instance = comp, \muxAluA|out[14]~46 , muxAluA|out[14]~46, monocicle, 1
instance = comp, \muxAluA|out[14]~15 , muxAluA|out[14]~15, monocicle, 1
instance = comp, \alu|LessThan0~7 , alu|LessThan0~7, monocicle, 1
instance = comp, \alu|LessThan0~11 , alu|LessThan0~11, monocicle, 1
instance = comp, \mem_reg|registers[14][5]~DUPLICATE , mem_reg|registers[14][5]~DUPLICATE, monocicle, 1
instance = comp, \mem_reg|registers[15][5] , mem_reg|registers[15][5], monocicle, 1
instance = comp, \mem_reg|registers[13][5] , mem_reg|registers[13][5], monocicle, 1
instance = comp, \mem_reg|registers[12][5]~feeder , mem_reg|registers[12][5]~feeder, monocicle, 1
instance = comp, \mem_reg|registers[12][5] , mem_reg|registers[12][5], monocicle, 1
instance = comp, \mem_reg|Mux58~2 , mem_reg|Mux58~2, monocicle, 1
instance = comp, \mem_reg|registers[10][5] , mem_reg|registers[10][5], monocicle, 1
instance = comp, \mem_reg|registers[8][5]~feeder , mem_reg|registers[8][5]~feeder, monocicle, 1
instance = comp, \mem_reg|registers[8][5] , mem_reg|registers[8][5], monocicle, 1
instance = comp, \mem_reg|registers[9][5]~feeder , mem_reg|registers[9][5]~feeder, monocicle, 1
instance = comp, \mem_reg|registers[9][5]~DUPLICATE , mem_reg|registers[9][5]~DUPLICATE, monocicle, 1
instance = comp, \mem_reg|registers[11][5]~feeder , mem_reg|registers[11][5]~feeder, monocicle, 1
instance = comp, \mem_reg|registers[11][5]~DUPLICATE , mem_reg|registers[11][5]~DUPLICATE, monocicle, 1
instance = comp, \mem_reg|Mux58~1 , mem_reg|Mux58~1, monocicle, 1
instance = comp, \mem_reg|registers[7][5] , mem_reg|registers[7][5], monocicle, 1
instance = comp, \mem_reg|registers[5][5] , mem_reg|registers[5][5], monocicle, 1
instance = comp, \mem_reg|registers[4][5]~feeder , mem_reg|registers[4][5]~feeder, monocicle, 1
instance = comp, \mem_reg|registers[4][5] , mem_reg|registers[4][5], monocicle, 1
instance = comp, \mem_reg|registers[6][5] , mem_reg|registers[6][5], monocicle, 1
instance = comp, \mem_reg|Mux58~0 , mem_reg|Mux58~0, monocicle, 1
instance = comp, \mem_reg|Mux58~3 , mem_reg|Mux58~3, monocicle, 1
instance = comp, \mem_reg|registers[25][5]~feeder , mem_reg|registers[25][5]~feeder, monocicle, 1
instance = comp, \mem_reg|registers[25][5] , mem_reg|registers[25][5], monocicle, 1
instance = comp, \mem_reg|registers[29][5] , mem_reg|registers[29][5], monocicle, 1
instance = comp, \mem_reg|registers[21][5]~DUPLICATE , mem_reg|registers[21][5]~DUPLICATE, monocicle, 1
instance = comp, \mem_reg|registers[17][5]~feeder , mem_reg|registers[17][5]~feeder, monocicle, 1
instance = comp, \mem_reg|registers[17][5] , mem_reg|registers[17][5], monocicle, 1
instance = comp, \mem_reg|Mux58~5 , mem_reg|Mux58~5, monocicle, 1
instance = comp, \mem_reg|registers[23][5] , mem_reg|registers[23][5], monocicle, 1
instance = comp, \mem_reg|registers[31][5] , mem_reg|registers[31][5], monocicle, 1
instance = comp, \mem_reg|registers[19][5] , mem_reg|registers[19][5], monocicle, 1
instance = comp, \mem_reg|registers[27][5] , mem_reg|registers[27][5], monocicle, 1
instance = comp, \mem_reg|Mux58~7 , mem_reg|Mux58~7, monocicle, 1
instance = comp, \mem_reg|registers[30][5] , mem_reg|registers[30][5], monocicle, 1
instance = comp, \mem_reg|registers[18][5]~DUPLICATE , mem_reg|registers[18][5]~DUPLICATE, monocicle, 1
instance = comp, \mem_reg|registers[22][5] , mem_reg|registers[22][5], monocicle, 1
instance = comp, \mem_reg|registers[26][5] , mem_reg|registers[26][5], monocicle, 1
instance = comp, \mem_reg|Mux58~6 , mem_reg|Mux58~6, monocicle, 1
instance = comp, \mem_reg|registers[16][5]~feeder , mem_reg|registers[16][5]~feeder, monocicle, 1
instance = comp, \mem_reg|registers[16][5] , mem_reg|registers[16][5], monocicle, 1
instance = comp, \mem_reg|registers[24][5]~feeder , mem_reg|registers[24][5]~feeder, monocicle, 1
instance = comp, \mem_reg|registers[24][5] , mem_reg|registers[24][5], monocicle, 1
instance = comp, \mem_reg|registers[20][5]~feeder , mem_reg|registers[20][5]~feeder, monocicle, 1
instance = comp, \mem_reg|registers[20][5]~DUPLICATE , mem_reg|registers[20][5]~DUPLICATE, monocicle, 1
instance = comp, \mem_reg|registers[28][5] , mem_reg|registers[28][5], monocicle, 1
instance = comp, \mem_reg|Mux58~4 , mem_reg|Mux58~4, monocicle, 1
instance = comp, \mem_reg|Mux58~8 , mem_reg|Mux58~8, monocicle, 1
instance = comp, \mem_reg|Mux58~10 , mem_reg|Mux58~10, monocicle, 1
instance = comp, \mem_reg|registers[7][6] , mem_reg|registers[7][6], monocicle, 1
instance = comp, \mem_reg|registers[5][6]~feeder , mem_reg|registers[5][6]~feeder, monocicle, 1
instance = comp, \mem_reg|registers[5][6] , mem_reg|registers[5][6], monocicle, 1
instance = comp, \mem_reg|registers[6][6] , mem_reg|registers[6][6], monocicle, 1
instance = comp, \mem_reg|registers[4][6]~feeder , mem_reg|registers[4][6]~feeder, monocicle, 1
instance = comp, \mem_reg|registers[4][6] , mem_reg|registers[4][6], monocicle, 1
instance = comp, \mem_reg|Mux57~0 , mem_reg|Mux57~0, monocicle, 1
instance = comp, \mem_reg|registers[9][6] , mem_reg|registers[9][6], monocicle, 1
instance = comp, \mem_reg|registers[10][6] , mem_reg|registers[10][6], monocicle, 1
instance = comp, \mem_reg|registers[8][6] , mem_reg|registers[8][6], monocicle, 1
instance = comp, \mem_reg|registers[11][6]~DUPLICATE , mem_reg|registers[11][6]~DUPLICATE, monocicle, 1
instance = comp, \mem_reg|Mux57~1 , mem_reg|Mux57~1, monocicle, 1
instance = comp, \mem_reg|registers[15][6] , mem_reg|registers[15][6], monocicle, 1
instance = comp, \mem_reg|registers[13][6]~DUPLICATE , mem_reg|registers[13][6]~DUPLICATE, monocicle, 1
instance = comp, \mem_reg|registers[12][6]~feeder , mem_reg|registers[12][6]~feeder, monocicle, 1
instance = comp, \mem_reg|registers[12][6] , mem_reg|registers[12][6], monocicle, 1
instance = comp, \mem_reg|registers[14][6] , mem_reg|registers[14][6], monocicle, 1
instance = comp, \mem_reg|Mux57~2 , mem_reg|Mux57~2, monocicle, 1
instance = comp, \mem_reg|Mux57~3 , mem_reg|Mux57~3, monocicle, 1
instance = comp, \mem_reg|registers[19][6] , mem_reg|registers[19][6], monocicle, 1
instance = comp, \mem_reg|registers[31][6] , mem_reg|registers[31][6], monocicle, 1
instance = comp, \mem_reg|registers[23][6] , mem_reg|registers[23][6], monocicle, 1
instance = comp, \mem_reg|registers[27][6] , mem_reg|registers[27][6], monocicle, 1
instance = comp, \mem_reg|Mux57~7 , mem_reg|Mux57~7, monocicle, 1
instance = comp, \mem_reg|registers[21][6] , mem_reg|registers[21][6], monocicle, 1
instance = comp, \mem_reg|registers[29][6]~feeder , mem_reg|registers[29][6]~feeder, monocicle, 1
instance = comp, \mem_reg|registers[29][6]~DUPLICATE , mem_reg|registers[29][6]~DUPLICATE, monocicle, 1
instance = comp, \mem_reg|registers[25][6]~feeder , mem_reg|registers[25][6]~feeder, monocicle, 1
instance = comp, \mem_reg|registers[25][6] , mem_reg|registers[25][6], monocicle, 1
instance = comp, \mem_reg|registers[17][6]~feeder , mem_reg|registers[17][6]~feeder, monocicle, 1
instance = comp, \mem_reg|registers[17][6] , mem_reg|registers[17][6], monocicle, 1
instance = comp, \mem_reg|Mux57~5 , mem_reg|Mux57~5, monocicle, 1
instance = comp, \mem_reg|registers[22][6]~DUPLICATE , mem_reg|registers[22][6]~DUPLICATE, monocicle, 1
instance = comp, \mem_reg|registers[26][6] , mem_reg|registers[26][6], monocicle, 1
instance = comp, \mem_reg|registers[18][6]~feeder , mem_reg|registers[18][6]~feeder, monocicle, 1
instance = comp, \mem_reg|registers[18][6] , mem_reg|registers[18][6], monocicle, 1
instance = comp, \mem_reg|registers[30][6] , mem_reg|registers[30][6], monocicle, 1
instance = comp, \mem_reg|Mux57~6 , mem_reg|Mux57~6, monocicle, 1
instance = comp, \mem_reg|registers[28][6]~DUPLICATE , mem_reg|registers[28][6]~DUPLICATE, monocicle, 1
instance = comp, \mem_reg|registers[20][6] , mem_reg|registers[20][6], monocicle, 1
instance = comp, \mem_reg|registers[16][6] , mem_reg|registers[16][6], monocicle, 1
instance = comp, \mem_reg|registers[24][6] , mem_reg|registers[24][6], monocicle, 1
instance = comp, \mem_reg|Mux57~4 , mem_reg|Mux57~4, monocicle, 1
instance = comp, \mem_reg|Mux57~8 , mem_reg|Mux57~8, monocicle, 1
instance = comp, \mem_reg|registers[3][6]~DUPLICATE , mem_reg|registers[3][6]~DUPLICATE, monocicle, 1
instance = comp, \mem_reg|registers[1][6] , mem_reg|registers[1][6], monocicle, 1
instance = comp, \mem_reg|Mux57~9 , mem_reg|Mux57~9, monocicle, 1
instance = comp, \mem_reg|Mux57~10 , mem_reg|Mux57~10, monocicle, 1
instance = comp, \mem_reg|Mux56~10 , mem_reg|Mux56~10, monocicle, 1
instance = comp, \DataMem|ram_0|altsyncram_component|auto_generated|ram_block1a0 , DataMem|ram_0|altsyncram_component|auto_generated|ram_block1a0, monocicle, 1
instance = comp, \muxWrite|Mux27~0 , muxWrite|Mux27~0, monocicle, 1
instance = comp, \mem_reg|registers[8][4] , mem_reg|registers[8][4], monocicle, 1
instance = comp, \mem_reg|registers[10][4] , mem_reg|registers[10][4], monocicle, 1
instance = comp, \mem_reg|registers[9][4] , mem_reg|registers[9][4], monocicle, 1
instance = comp, \mem_reg|registers[11][4] , mem_reg|registers[11][4], monocicle, 1
instance = comp, \mem_reg|Mux59~7 , mem_reg|Mux59~7, monocicle, 1
instance = comp, \mem_reg|registers[4][4]~feeder , mem_reg|registers[4][4]~feeder, monocicle, 1
instance = comp, \mem_reg|registers[4][4] , mem_reg|registers[4][4], monocicle, 1
instance = comp, \mem_reg|registers[5][4] , mem_reg|registers[5][4], monocicle, 1
instance = comp, \mem_reg|registers[6][4] , mem_reg|registers[6][4], monocicle, 1
instance = comp, \mem_reg|registers[7][4] , mem_reg|registers[7][4], monocicle, 1
instance = comp, \mem_reg|Mux59~6 , mem_reg|Mux59~6, monocicle, 1
instance = comp, \mem_reg|registers[13][4] , mem_reg|registers[13][4], monocicle, 1
instance = comp, \mem_reg|registers[15][4] , mem_reg|registers[15][4], monocicle, 1
instance = comp, \mem_reg|registers[12][4] , mem_reg|registers[12][4], monocicle, 1
instance = comp, \mem_reg|registers[14][4] , mem_reg|registers[14][4], monocicle, 1
instance = comp, \mem_reg|Mux59~8 , mem_reg|Mux59~8, monocicle, 1
instance = comp, \mem_reg|Mux59~9 , mem_reg|Mux59~9, monocicle, 1
instance = comp, \mem_reg|registers[25][4]~feeder , mem_reg|registers[25][4]~feeder, monocicle, 1
instance = comp, \mem_reg|registers[25][4] , mem_reg|registers[25][4], monocicle, 1
instance = comp, \mem_reg|registers[21][4] , mem_reg|registers[21][4], monocicle, 1
instance = comp, \mem_reg|registers[17][4] , mem_reg|registers[17][4], monocicle, 1
instance = comp, \mem_reg|registers[29][4]~DUPLICATE , mem_reg|registers[29][4]~DUPLICATE, monocicle, 1
instance = comp, \mem_reg|Mux59~11 , mem_reg|Mux59~11, monocicle, 1
instance = comp, \mem_reg|registers[31][4] , mem_reg|registers[31][4], monocicle, 1
instance = comp, \mem_reg|registers[23][4] , mem_reg|registers[23][4], monocicle, 1
instance = comp, \mem_reg|registers[27][4] , mem_reg|registers[27][4], monocicle, 1
instance = comp, \mem_reg|registers[19][4] , mem_reg|registers[19][4], monocicle, 1
instance = comp, \mem_reg|Mux59~13 , mem_reg|Mux59~13, monocicle, 1
instance = comp, \mem_reg|registers[26][4] , mem_reg|registers[26][4], monocicle, 1
instance = comp, \mem_reg|registers[18][4] , mem_reg|registers[18][4], monocicle, 1
instance = comp, \mem_reg|registers[22][4] , mem_reg|registers[22][4], monocicle, 1
instance = comp, \mem_reg|registers[30][4] , mem_reg|registers[30][4], monocicle, 1
instance = comp, \mem_reg|Mux59~12 , mem_reg|Mux59~12, monocicle, 1
instance = comp, \mem_reg|registers[24][4]~feeder , mem_reg|registers[24][4]~feeder, monocicle, 1
instance = comp, \mem_reg|registers[24][4] , mem_reg|registers[24][4], monocicle, 1
instance = comp, \mem_reg|registers[28][4]~feeder , mem_reg|registers[28][4]~feeder, monocicle, 1
instance = comp, \mem_reg|registers[28][4] , mem_reg|registers[28][4], monocicle, 1
instance = comp, \mem_reg|registers[20][4]~feeder , mem_reg|registers[20][4]~feeder, monocicle, 1
instance = comp, \mem_reg|registers[20][4] , mem_reg|registers[20][4], monocicle, 1
instance = comp, \mem_reg|registers[16][4]~feeder , mem_reg|registers[16][4]~feeder, monocicle, 1
instance = comp, \mem_reg|registers[16][4] , mem_reg|registers[16][4], monocicle, 1
instance = comp, \mem_reg|Mux59~10 , mem_reg|Mux59~10, monocicle, 1
instance = comp, \mem_reg|Mux59~14 , mem_reg|Mux59~14, monocicle, 1
instance = comp, \mem_reg|registers[2][4] , mem_reg|registers[2][4], monocicle, 1
instance = comp, \mem_reg|registers[1][4]~feeder , mem_reg|registers[1][4]~feeder, monocicle, 1
instance = comp, \mem_reg|registers[1][4] , mem_reg|registers[1][4], monocicle, 1
instance = comp, \mem_reg|registers[3][4]~DUPLICATE , mem_reg|registers[3][4]~DUPLICATE, monocicle, 1
instance = comp, \mem_reg|Mux59~15 , mem_reg|Mux59~15, monocicle, 1
instance = comp, \mem_reg|Mux59~16 , mem_reg|Mux59~16, monocicle, 1
instance = comp, \muxWrite|Mux28~0 , muxWrite|Mux28~0, monocicle, 1
instance = comp, \mem_reg|registers[17][3]~feeder , mem_reg|registers[17][3]~feeder, monocicle, 1
instance = comp, \mem_reg|registers[17][3] , mem_reg|registers[17][3], monocicle, 1
instance = comp, \mem_reg|registers[25][3]~feeder , mem_reg|registers[25][3]~feeder, monocicle, 1
instance = comp, \mem_reg|registers[25][3] , mem_reg|registers[25][3], monocicle, 1
instance = comp, \mem_reg|registers[21][3] , mem_reg|registers[21][3], monocicle, 1
instance = comp, \mem_reg|registers[29][3] , mem_reg|registers[29][3], monocicle, 1
instance = comp, \mem_reg|Mux60~5 , mem_reg|Mux60~5, monocicle, 1
instance = comp, \mem_reg|registers[22][3]~feeder , mem_reg|registers[22][3]~feeder, monocicle, 1
instance = comp, \mem_reg|registers[22][3] , mem_reg|registers[22][3], monocicle, 1
instance = comp, \mem_reg|registers[30][3] , mem_reg|registers[30][3], monocicle, 1
instance = comp, \mem_reg|registers[18][3] , mem_reg|registers[18][3], monocicle, 1
instance = comp, \mem_reg|registers[26][3] , mem_reg|registers[26][3], monocicle, 1
instance = comp, \mem_reg|Mux60~6 , mem_reg|Mux60~6, monocicle, 1
instance = comp, \mem_reg|registers[27][3] , mem_reg|registers[27][3], monocicle, 1
instance = comp, \mem_reg|registers[19][3] , mem_reg|registers[19][3], monocicle, 1
instance = comp, \mem_reg|registers[31][3] , mem_reg|registers[31][3], monocicle, 1
instance = comp, \mem_reg|registers[23][3] , mem_reg|registers[23][3], monocicle, 1
instance = comp, \mem_reg|Mux60~7 , mem_reg|Mux60~7, monocicle, 1
instance = comp, \mem_reg|registers[24][3]~DUPLICATE , mem_reg|registers[24][3]~DUPLICATE, monocicle, 1
instance = comp, \mem_reg|registers[20][3] , mem_reg|registers[20][3], monocicle, 1
instance = comp, \mem_reg|registers[16][3] , mem_reg|registers[16][3], monocicle, 1
instance = comp, \mem_reg|registers[28][3] , mem_reg|registers[28][3], monocicle, 1
instance = comp, \mem_reg|Mux60~4 , mem_reg|Mux60~4, monocicle, 1
instance = comp, \mem_reg|Mux60~8 , mem_reg|Mux60~8, monocicle, 1
instance = comp, \mem_reg|registers[8][3]~feeder , mem_reg|registers[8][3]~feeder, monocicle, 1
instance = comp, \mem_reg|registers[8][3] , mem_reg|registers[8][3], monocicle, 1
instance = comp, \mem_reg|registers[10][3]~DUPLICATE , mem_reg|registers[10][3]~DUPLICATE, monocicle, 1
instance = comp, \mem_reg|registers[11][3]~DUPLICATE , mem_reg|registers[11][3]~DUPLICATE, monocicle, 1
instance = comp, \mem_reg|registers[9][3]~feeder , mem_reg|registers[9][3]~feeder, monocicle, 1
instance = comp, \mem_reg|registers[9][3] , mem_reg|registers[9][3], monocicle, 1
instance = comp, \mem_reg|Mux60~1 , mem_reg|Mux60~1, monocicle, 1
instance = comp, \mem_reg|registers[4][3]~feeder , mem_reg|registers[4][3]~feeder, monocicle, 1
instance = comp, \mem_reg|registers[4][3] , mem_reg|registers[4][3], monocicle, 1
instance = comp, \mem_reg|registers[6][3] , mem_reg|registers[6][3], monocicle, 1
instance = comp, \mem_reg|registers[7][3] , mem_reg|registers[7][3], monocicle, 1
instance = comp, \mem_reg|registers[5][3] , mem_reg|registers[5][3], monocicle, 1
instance = comp, \mem_reg|Mux60~0 , mem_reg|Mux60~0, monocicle, 1
instance = comp, \mem_reg|registers[14][3] , mem_reg|registers[14][3], monocicle, 1
instance = comp, \mem_reg|registers[15][3] , mem_reg|registers[15][3], monocicle, 1
instance = comp, \mem_reg|registers[12][3]~feeder , mem_reg|registers[12][3]~feeder, monocicle, 1
instance = comp, \mem_reg|registers[12][3] , mem_reg|registers[12][3], monocicle, 1
instance = comp, \mem_reg|registers[13][3] , mem_reg|registers[13][3], monocicle, 1
instance = comp, \mem_reg|Mux60~2 , mem_reg|Mux60~2, monocicle, 1
instance = comp, \mem_reg|Mux60~3 , mem_reg|Mux60~3, monocicle, 1
instance = comp, \mem_reg|registers[3][3]~DUPLICATE , mem_reg|registers[3][3]~DUPLICATE, monocicle, 1
instance = comp, \mem_reg|registers[1][3] , mem_reg|registers[1][3], monocicle, 1
instance = comp, \mem_reg|registers[2][3] , mem_reg|registers[2][3], monocicle, 1
instance = comp, \mem_reg|Mux60~9 , mem_reg|Mux60~9, monocicle, 1
instance = comp, \mem_reg|Mux60~10 , mem_reg|Mux60~10, monocicle, 1
instance = comp, \muxWrite|Mux29~0 , muxWrite|Mux29~0, monocicle, 1
instance = comp, \mem_reg|registers[1][2] , mem_reg|registers[1][2], monocicle, 1
instance = comp, \mem_reg|registers[3][2]~DUPLICATE , mem_reg|registers[3][2]~DUPLICATE, monocicle, 1
instance = comp, \mem_reg|registers[2][2] , mem_reg|registers[2][2], monocicle, 1
instance = comp, \mem_reg|Mux61~9 , mem_reg|Mux61~9, monocicle, 1
instance = comp, \mem_reg|registers[12][2] , mem_reg|registers[12][2], monocicle, 1
instance = comp, \mem_reg|registers[13][2]~feeder , mem_reg|registers[13][2]~feeder, monocicle, 1
instance = comp, \mem_reg|registers[13][2]~DUPLICATE , mem_reg|registers[13][2]~DUPLICATE, monocicle, 1
instance = comp, \mem_reg|registers[14][2] , mem_reg|registers[14][2], monocicle, 1
instance = comp, \mem_reg|registers[15][2]~DUPLICATE , mem_reg|registers[15][2]~DUPLICATE, monocicle, 1
instance = comp, \mem_reg|Mux61~2 , mem_reg|Mux61~2, monocicle, 1
instance = comp, \mem_reg|registers[7][2] , mem_reg|registers[7][2], monocicle, 1
instance = comp, \mem_reg|registers[6][2] , mem_reg|registers[6][2], monocicle, 1
instance = comp, \mem_reg|registers[4][2] , mem_reg|registers[4][2], monocicle, 1
instance = comp, \mem_reg|registers[5][2]~feeder , mem_reg|registers[5][2]~feeder, monocicle, 1
instance = comp, \mem_reg|registers[5][2] , mem_reg|registers[5][2], monocicle, 1
instance = comp, \mem_reg|Mux61~0 , mem_reg|Mux61~0, monocicle, 1
instance = comp, \mem_reg|registers[10][2] , mem_reg|registers[10][2], monocicle, 1
instance = comp, \mem_reg|registers[11][2] , mem_reg|registers[11][2], monocicle, 1
instance = comp, \mem_reg|registers[8][2] , mem_reg|registers[8][2], monocicle, 1
instance = comp, \mem_reg|registers[9][2] , mem_reg|registers[9][2], monocicle, 1
instance = comp, \mem_reg|Mux61~1 , mem_reg|Mux61~1, monocicle, 1
instance = comp, \mem_reg|Mux61~3 , mem_reg|Mux61~3, monocicle, 1
instance = comp, \mem_reg|registers[19][2] , mem_reg|registers[19][2], monocicle, 1
instance = comp, \mem_reg|registers[31][2] , mem_reg|registers[31][2], monocicle, 1
instance = comp, \mem_reg|registers[27][2]~DUPLICATE , mem_reg|registers[27][2]~DUPLICATE, monocicle, 1
instance = comp, \mem_reg|registers[23][2] , mem_reg|registers[23][2], monocicle, 1
instance = comp, \mem_reg|Mux61~7 , mem_reg|Mux61~7, monocicle, 1
instance = comp, \mem_reg|registers[28][2] , mem_reg|registers[28][2], monocicle, 1
instance = comp, \mem_reg|registers[20][2] , mem_reg|registers[20][2], monocicle, 1
instance = comp, \mem_reg|registers[24][2]~feeder , mem_reg|registers[24][2]~feeder, monocicle, 1
instance = comp, \mem_reg|registers[24][2] , mem_reg|registers[24][2], monocicle, 1
instance = comp, \mem_reg|registers[16][2]~feeder , mem_reg|registers[16][2]~feeder, monocicle, 1
instance = comp, \mem_reg|registers[16][2] , mem_reg|registers[16][2], monocicle, 1
instance = comp, \mem_reg|Mux61~4 , mem_reg|Mux61~4, monocicle, 1
instance = comp, \mem_reg|registers[29][2] , mem_reg|registers[29][2], monocicle, 1
instance = comp, \mem_reg|registers[21][2]~feeder , mem_reg|registers[21][2]~feeder, monocicle, 1
instance = comp, \mem_reg|registers[21][2] , mem_reg|registers[21][2], monocicle, 1
instance = comp, \mem_reg|registers[17][2]~feeder , mem_reg|registers[17][2]~feeder, monocicle, 1
instance = comp, \mem_reg|registers[17][2] , mem_reg|registers[17][2], monocicle, 1
instance = comp, \mem_reg|registers[25][2]~feeder , mem_reg|registers[25][2]~feeder, monocicle, 1
instance = comp, \mem_reg|registers[25][2] , mem_reg|registers[25][2], monocicle, 1
instance = comp, \mem_reg|Mux61~5 , mem_reg|Mux61~5, monocicle, 1
instance = comp, \mem_reg|registers[18][2] , mem_reg|registers[18][2], monocicle, 1
instance = comp, \mem_reg|registers[30][2] , mem_reg|registers[30][2], monocicle, 1
instance = comp, \mem_reg|registers[26][2] , mem_reg|registers[26][2], monocicle, 1
instance = comp, \mem_reg|registers[22][2]~feeder , mem_reg|registers[22][2]~feeder, monocicle, 1
instance = comp, \mem_reg|registers[22][2] , mem_reg|registers[22][2], monocicle, 1
instance = comp, \mem_reg|Mux61~6 , mem_reg|Mux61~6, monocicle, 1
instance = comp, \mem_reg|Mux61~8 , mem_reg|Mux61~8, monocicle, 1
instance = comp, \mem_reg|Mux61~10 , mem_reg|Mux61~10, monocicle, 1
instance = comp, \mem_reg|registers[7][1] , mem_reg|registers[7][1], monocicle, 1
instance = comp, \mem_reg|registers[5][1]~feeder , mem_reg|registers[5][1]~feeder, monocicle, 1
instance = comp, \mem_reg|registers[5][1] , mem_reg|registers[5][1], monocicle, 1
instance = comp, \mem_reg|registers[4][1]~feeder , mem_reg|registers[4][1]~feeder, monocicle, 1
instance = comp, \mem_reg|registers[4][1] , mem_reg|registers[4][1], monocicle, 1
instance = comp, \mem_reg|registers[6][1] , mem_reg|registers[6][1], monocicle, 1
instance = comp, \mem_reg|Mux30~1 , mem_reg|Mux30~1, monocicle, 1
instance = comp, \mem_reg|registers[1][1]~DUPLICATE , mem_reg|registers[1][1]~DUPLICATE, monocicle, 1
instance = comp, \mem_reg|registers[2][1]~DUPLICATE , mem_reg|registers[2][1]~DUPLICATE, monocicle, 1
instance = comp, \mem_reg|registers[3][1] , mem_reg|registers[3][1], monocicle, 1
instance = comp, \mem_reg|Mux30~0 , mem_reg|Mux30~0, monocicle, 1
instance = comp, \mem_reg|registers[13][1]~DUPLICATE , mem_reg|registers[13][1]~DUPLICATE, monocicle, 1
instance = comp, \mem_reg|registers[12][1]~feeder , mem_reg|registers[12][1]~feeder, monocicle, 1
instance = comp, \mem_reg|registers[12][1] , mem_reg|registers[12][1], monocicle, 1
instance = comp, \mem_reg|registers[15][1] , mem_reg|registers[15][1], monocicle, 1
instance = comp, \mem_reg|registers[14][1] , mem_reg|registers[14][1], monocicle, 1
instance = comp, \mem_reg|Mux30~3 , mem_reg|Mux30~3, monocicle, 1
instance = comp, \mem_reg|registers[11][1] , mem_reg|registers[11][1], monocicle, 1
instance = comp, \mem_reg|registers[9][1]~feeder , mem_reg|registers[9][1]~feeder, monocicle, 1
instance = comp, \mem_reg|registers[9][1]~DUPLICATE , mem_reg|registers[9][1]~DUPLICATE, monocicle, 1
instance = comp, \mem_reg|registers[10][1] , mem_reg|registers[10][1], monocicle, 1
instance = comp, \mem_reg|registers[8][1]~feeder , mem_reg|registers[8][1]~feeder, monocicle, 1
instance = comp, \mem_reg|registers[8][1] , mem_reg|registers[8][1], monocicle, 1
instance = comp, \mem_reg|Mux30~2 , mem_reg|Mux30~2, monocicle, 1
instance = comp, \muxAluA|out[1]~43 , muxAluA|out[1]~43, monocicle, 1
instance = comp, \muxAluA|out[1]~30 , muxAluA|out[1]~30, monocicle, 1
instance = comp, \mem_reg|Mux62~1 , mem_reg|Mux62~1, monocicle, 1
instance = comp, \mem_reg|registers[13][1] , mem_reg|registers[13][1], monocicle, 1
instance = comp, \mem_reg|Mux62~2 , mem_reg|Mux62~2, monocicle, 1
instance = comp, \mem_reg|registers[6][1]~DUPLICATE , mem_reg|registers[6][1]~DUPLICATE, monocicle, 1
instance = comp, \mem_reg|Mux62~0 , mem_reg|Mux62~0, monocicle, 1
instance = comp, \mem_reg|Mux62~3 , mem_reg|Mux62~3, monocicle, 1
instance = comp, \muxAluB|out[3]~33 , muxAluB|out[3]~33, monocicle, 1
instance = comp, \muxAluB|out[1]~52 , muxAluB|out[1]~52, monocicle, 1
instance = comp, \mem_reg|registers[2][1] , mem_reg|registers[2][1], monocicle, 1
instance = comp, \mem_reg|registers[1][1] , mem_reg|registers[1][1], monocicle, 1
instance = comp, \mem_reg|Mux62~9 , mem_reg|Mux62~9, monocicle, 1
instance = comp, \muxAluB|out[1]~53 , muxAluB|out[1]~53, monocicle, 1
instance = comp, \muxAluB|out[0]~54 , muxAluB|out[0]~54, monocicle, 1
instance = comp, \muxAluB|out[0]~55 , muxAluB|out[0]~55, monocicle, 1
instance = comp, \mem_reg|registers[3][0] , mem_reg|registers[3][0], monocicle, 1
instance = comp, \mem_reg|registers[2][0]~DUPLICATE , mem_reg|registers[2][0]~DUPLICATE, monocicle, 1
instance = comp, \mem_reg|registers[1][0]~DUPLICATE , mem_reg|registers[1][0]~DUPLICATE, monocicle, 1
instance = comp, \mem_reg|Mux63~10 , mem_reg|Mux63~10, monocicle, 1
instance = comp, \mem_reg|registers[6][0]~feeder , mem_reg|registers[6][0]~feeder, monocicle, 1
instance = comp, \mem_reg|registers[6][0]~DUPLICATE , mem_reg|registers[6][0]~DUPLICATE, monocicle, 1
instance = comp, \mem_reg|registers[5][0] , mem_reg|registers[5][0], monocicle, 1
instance = comp, \mem_reg|registers[7][0]~DUPLICATE , mem_reg|registers[7][0]~DUPLICATE, monocicle, 1
instance = comp, \mem_reg|registers[4][0]~feeder , mem_reg|registers[4][0]~feeder, monocicle, 1
instance = comp, \mem_reg|registers[4][0] , mem_reg|registers[4][0], monocicle, 1
instance = comp, \mem_reg|Mux63~1 , mem_reg|Mux63~1, monocicle, 1
instance = comp, \mem_reg|registers[14][0] , mem_reg|registers[14][0], monocicle, 1
instance = comp, \mem_reg|registers[12][0] , mem_reg|registers[12][0], monocicle, 1
instance = comp, \mem_reg|registers[15][0]~DUPLICATE , mem_reg|registers[15][0]~DUPLICATE, monocicle, 1
instance = comp, \mem_reg|registers[13][0] , mem_reg|registers[13][0], monocicle, 1
instance = comp, \mem_reg|Mux63~3 , mem_reg|Mux63~3, monocicle, 1
instance = comp, \mem_reg|registers[10][0] , mem_reg|registers[10][0], monocicle, 1
instance = comp, \mem_reg|registers[11][0] , mem_reg|registers[11][0], monocicle, 1
instance = comp, \mem_reg|registers[8][0]~DUPLICATE , mem_reg|registers[8][0]~DUPLICATE, monocicle, 1
instance = comp, \mem_reg|registers[9][0] , mem_reg|registers[9][0], monocicle, 1
instance = comp, \mem_reg|Mux63~2 , mem_reg|Mux63~2, monocicle, 1
instance = comp, \mem_reg|Mux63~4 , mem_reg|Mux63~4, monocicle, 1
instance = comp, \muxAluB|out[0]~56 , muxAluB|out[0]~56, monocicle, 1
instance = comp, \mem_reg|registers[5][0]~DUPLICATE , mem_reg|registers[5][0]~DUPLICATE, monocicle, 1
instance = comp, \mem_reg|registers[7][0] , mem_reg|registers[7][0], monocicle, 1
instance = comp, \mem_reg|registers[6][0] , mem_reg|registers[6][0], monocicle, 1
instance = comp, \mem_reg|registers[4][0]~DUPLICATE , mem_reg|registers[4][0]~DUPLICATE, monocicle, 1
instance = comp, \mem_reg|Mux31~1 , mem_reg|Mux31~1, monocicle, 1
instance = comp, \mem_reg|Mux31~0 , mem_reg|Mux31~0, monocicle, 1
instance = comp, \mem_reg|registers[8][0] , mem_reg|registers[8][0], monocicle, 1
instance = comp, \mem_reg|Mux31~2 , mem_reg|Mux31~2, monocicle, 1
instance = comp, \mem_reg|registers[13][0]~DUPLICATE , mem_reg|registers[13][0]~DUPLICATE, monocicle, 1
instance = comp, \mem_reg|registers[15][0] , mem_reg|registers[15][0], monocicle, 1
instance = comp, \mem_reg|Mux31~3 , mem_reg|Mux31~3, monocicle, 1
instance = comp, \muxAluA|out[0]~44 , muxAluA|out[0]~44, monocicle, 1
instance = comp, \muxAluA|out[0]~31 , muxAluA|out[0]~31, monocicle, 1
instance = comp, \alu|Add0~130 , alu|Add0~130, monocicle, 1
instance = comp, \alu|Add0~121 , alu|Add0~121, monocicle, 1
instance = comp, \alu|Add0~125 , alu|Add0~125, monocicle, 1
instance = comp, \alu|Mux30~0 , alu|Mux30~0, monocicle, 1
instance = comp, \p|pc[1] , p|pc[1], monocicle, 1
instance = comp, \muxWrite|Mux30~0 , muxWrite|Mux30~0, monocicle, 1
instance = comp, \mem_reg|registers[21][1]~feeder , mem_reg|registers[21][1]~feeder, monocicle, 1
instance = comp, \mem_reg|registers[21][1] , mem_reg|registers[21][1], monocicle, 1
instance = comp, \mem_reg|registers[29][1] , mem_reg|registers[29][1], monocicle, 1
instance = comp, \mem_reg|registers[25][1]~feeder , mem_reg|registers[25][1]~feeder, monocicle, 1
instance = comp, \mem_reg|registers[25][1] , mem_reg|registers[25][1], monocicle, 1
instance = comp, \mem_reg|registers[17][1]~DUPLICATE , mem_reg|registers[17][1]~DUPLICATE, monocicle, 1
instance = comp, \mem_reg|Mux62~5 , mem_reg|Mux62~5, monocicle, 1
instance = comp, \mem_reg|registers[19][1] , mem_reg|registers[19][1], monocicle, 1
instance = comp, \mem_reg|registers[31][1]~DUPLICATE , mem_reg|registers[31][1]~DUPLICATE, monocicle, 1
instance = comp, \mem_reg|registers[27][1]~feeder , mem_reg|registers[27][1]~feeder, monocicle, 1
instance = comp, \mem_reg|registers[27][1] , mem_reg|registers[27][1], monocicle, 1
instance = comp, \mem_reg|registers[23][1] , mem_reg|registers[23][1], monocicle, 1
instance = comp, \mem_reg|Mux62~7 , mem_reg|Mux62~7, monocicle, 1
instance = comp, \mem_reg|registers[26][1] , mem_reg|registers[26][1], monocicle, 1
instance = comp, \mem_reg|registers[30][1]~feeder , mem_reg|registers[30][1]~feeder, monocicle, 1
instance = comp, \mem_reg|registers[30][1] , mem_reg|registers[30][1], monocicle, 1
instance = comp, \mem_reg|registers[18][1]~feeder , mem_reg|registers[18][1]~feeder, monocicle, 1
instance = comp, \mem_reg|registers[18][1] , mem_reg|registers[18][1], monocicle, 1
instance = comp, \mem_reg|registers[22][1]~feeder , mem_reg|registers[22][1]~feeder, monocicle, 1
instance = comp, \mem_reg|registers[22][1] , mem_reg|registers[22][1], monocicle, 1
instance = comp, \mem_reg|Mux62~6 , mem_reg|Mux62~6, monocicle, 1
instance = comp, \mem_reg|registers[20][1]~feeder , mem_reg|registers[20][1]~feeder, monocicle, 1
instance = comp, \mem_reg|registers[20][1]~DUPLICATE , mem_reg|registers[20][1]~DUPLICATE, monocicle, 1
instance = comp, \mem_reg|registers[24][1] , mem_reg|registers[24][1], monocicle, 1
instance = comp, \mem_reg|registers[16][1] , mem_reg|registers[16][1], monocicle, 1
instance = comp, \mem_reg|registers[28][1] , mem_reg|registers[28][1], monocicle, 1
instance = comp, \mem_reg|Mux62~4 , mem_reg|Mux62~4, monocicle, 1
instance = comp, \mem_reg|Mux62~8 , mem_reg|Mux62~8, monocicle, 1
instance = comp, \mem_reg|Mux62~10 , mem_reg|Mux62~10, monocicle, 1
instance = comp, \muxWrite|Mux26~2 , muxWrite|Mux26~2, monocicle, 1
instance = comp, \mem_reg|registers[3][5] , mem_reg|registers[3][5], monocicle, 1
instance = comp, \mem_reg|registers[1][5] , mem_reg|registers[1][5], monocicle, 1
instance = comp, \mem_reg|registers[2][5] , mem_reg|registers[2][5], monocicle, 1
instance = comp, \mem_reg|Mux58~9 , mem_reg|Mux58~9, monocicle, 1
instance = comp, \muxAluB|out[5]~37 , muxAluB|out[5]~37, monocicle, 1
instance = comp, \muxAluB|out[5]~38 , muxAluB|out[5]~38, monocicle, 1
instance = comp, \alu|LessThan0~5 , alu|LessThan0~5, monocicle, 1
instance = comp, \muxAluB|out[4]~41 , muxAluB|out[4]~41, monocicle, 1
instance = comp, \muxAluB|out[4]~42 , muxAluB|out[4]~42, monocicle, 1
instance = comp, \mem_reg|registers[3][3] , mem_reg|registers[3][3], monocicle, 1
instance = comp, \mem_reg|registers[2][3]~DUPLICATE , mem_reg|registers[2][3]~DUPLICATE, monocicle, 1
instance = comp, \mem_reg|Mux28~0 , mem_reg|Mux28~0, monocicle, 1
instance = comp, \mem_reg|registers[7][3]~DUPLICATE , mem_reg|registers[7][3]~DUPLICATE, monocicle, 1
instance = comp, \mem_reg|Mux28~1 , mem_reg|Mux28~1, monocicle, 1
instance = comp, \mem_reg|registers[11][3] , mem_reg|registers[11][3], monocicle, 1
instance = comp, \mem_reg|registers[10][3] , mem_reg|registers[10][3], monocicle, 1
instance = comp, \mem_reg|Mux28~2 , mem_reg|Mux28~2, monocicle, 1
instance = comp, \mem_reg|registers[13][3]~DUPLICATE , mem_reg|registers[13][3]~DUPLICATE, monocicle, 1
instance = comp, \mem_reg|Mux28~3 , mem_reg|Mux28~3, monocicle, 1
instance = comp, \muxAluA|out[3]~41 , muxAluA|out[3]~41, monocicle, 1
instance = comp, \muxAluA|out[3]~21 , muxAluA|out[3]~21, monocicle, 1
instance = comp, \muxAluB|out[2]~34 , muxAluB|out[2]~34, monocicle, 1
instance = comp, \muxAluB|out[2]~35 , muxAluB|out[2]~35, monocicle, 1
instance = comp, \alu|LessThan0~4 , alu|LessThan0~4, monocicle, 1
instance = comp, \mem_reg|registers[4][4]~DUPLICATE , mem_reg|registers[4][4]~DUPLICATE, monocicle, 1
instance = comp, \mem_reg|Mux27~1 , mem_reg|Mux27~1, monocicle, 1
instance = comp, \mem_reg|registers[13][4]~DUPLICATE , mem_reg|registers[13][4]~DUPLICATE, monocicle, 1
instance = comp, \mem_reg|registers[14][4]~DUPLICATE , mem_reg|registers[14][4]~DUPLICATE, monocicle, 1
instance = comp, \mem_reg|Mux27~3 , mem_reg|Mux27~3, monocicle, 1
instance = comp, \mem_reg|registers[10][4]~DUPLICATE , mem_reg|registers[10][4]~DUPLICATE, monocicle, 1
instance = comp, \mem_reg|Mux27~2 , mem_reg|Mux27~2, monocicle, 1
instance = comp, \muxAluA|out[4]~42 , muxAluA|out[4]~42, monocicle, 1
instance = comp, \mem_reg|Mux27~0 , mem_reg|Mux27~0, monocicle, 1
instance = comp, \muxAluA|out[4]~22 , muxAluA|out[4]~22, monocicle, 1
instance = comp, \alu|LessThan0~0 , alu|LessThan0~0, monocicle, 1
instance = comp, \mem_reg|registers[9][2]~DUPLICATE , mem_reg|registers[9][2]~DUPLICATE, monocicle, 1
instance = comp, \mem_reg|Mux29~2 , mem_reg|Mux29~2, monocicle, 1
instance = comp, \mem_reg|registers[13][2] , mem_reg|registers[13][2], monocicle, 1
instance = comp, \mem_reg|registers[15][2] , mem_reg|registers[15][2], monocicle, 1
instance = comp, \mem_reg|Mux29~3 , mem_reg|Mux29~3, monocicle, 1
instance = comp, \mem_reg|Mux29~1 , mem_reg|Mux29~1, monocicle, 1
instance = comp, \mem_reg|Mux29~4 , mem_reg|Mux29~4, monocicle, 1
instance = comp, \alu|LessThan0~2 , alu|LessThan0~2, monocicle, 1
instance = comp, \mem_reg|Mux28~4 , mem_reg|Mux28~4, monocicle, 1
instance = comp, \alu|LessThan0~1 , alu|LessThan0~1, monocicle, 1
instance = comp, \alu|LessThan0~3 , alu|LessThan0~3, monocicle, 1
instance = comp, \alu|LessThan0~6 , alu|LessThan0~6, monocicle, 1
instance = comp, \alu|LessThan0~16 , alu|LessThan0~16, monocicle, 1
instance = comp, \mem_reg|Mux19~4 , mem_reg|Mux19~4, monocicle, 1
instance = comp, \alu|LessThan0~14 , alu|LessThan0~14, monocicle, 1
instance = comp, \mem_reg|registers[10][13]~DUPLICATE , mem_reg|registers[10][13]~DUPLICATE, monocicle, 1
instance = comp, \mem_reg|registers[11][13] , mem_reg|registers[11][13], monocicle, 1
instance = comp, \mem_reg|Mux18~2 , mem_reg|Mux18~2, monocicle, 1
instance = comp, \mem_reg|registers[13][13] , mem_reg|registers[13][13], monocicle, 1
instance = comp, \mem_reg|registers[14][13] , mem_reg|registers[14][13], monocicle, 1
instance = comp, \mem_reg|Mux18~3 , mem_reg|Mux18~3, monocicle, 1
instance = comp, \mem_reg|registers[2][13]~DUPLICATE , mem_reg|registers[2][13]~DUPLICATE, monocicle, 1
instance = comp, \mem_reg|registers[1][13] , mem_reg|registers[1][13], monocicle, 1
instance = comp, \mem_reg|Mux18~0 , mem_reg|Mux18~0, monocicle, 1
instance = comp, \mem_reg|Mux18~4 , mem_reg|Mux18~4, monocicle, 1
instance = comp, \alu|LessThan0~13 , alu|LessThan0~13, monocicle, 1
instance = comp, \mem_reg|Mux17~4 , mem_reg|Mux17~4, monocicle, 1
instance = comp, \alu|LessThan0~12 , alu|LessThan0~12, monocicle, 1
instance = comp, \alu|LessThan0~15 , alu|LessThan0~15, monocicle, 1
instance = comp, \alu|LessThan0~17 , alu|LessThan0~17, monocicle, 1
instance = comp, \alu|LessThan0~18 , alu|LessThan0~18, monocicle, 1
instance = comp, \alu|LessThan0~19 , alu|LessThan0~19, monocicle, 1
instance = comp, \alu|LessThan0~20 , alu|LessThan0~20, monocicle, 1
instance = comp, \mem_reg|Mux16~4 , mem_reg|Mux16~4, monocicle, 1
instance = comp, \alu|LessThan0~24 , alu|LessThan0~24, monocicle, 1
instance = comp, \alu|LessThan0~22 , alu|LessThan0~22, monocicle, 1
instance = comp, \alu|LessThan0~23 , alu|LessThan0~23, monocicle, 1
instance = comp, \alu|LessThan0~21 , alu|LessThan0~21, monocicle, 1
instance = comp, \alu|LessThan0~25 , alu|LessThan0~25, monocicle, 1
instance = comp, \alu|LessThan0~26 , alu|LessThan0~26, monocicle, 1
instance = comp, \alu|LessThan0~32 , alu|LessThan0~32, monocicle, 1
instance = comp, \alu|LessThan0~28 , alu|LessThan0~28, monocicle, 1
instance = comp, \alu|LessThan0~27 , alu|LessThan0~27, monocicle, 1
instance = comp, \alu|LessThan0~33 , alu|LessThan0~33, monocicle, 1
instance = comp, \alu|LessThan0~30 , alu|LessThan0~30, monocicle, 1
instance = comp, \alu|LessThan0~31 , alu|LessThan0~31, monocicle, 1
instance = comp, \alu|LessThan0~29 , alu|LessThan0~29, monocicle, 1
instance = comp, \alu|LessThan0~34 , alu|LessThan0~34, monocicle, 1
instance = comp, \alu|LessThan0~38 , alu|LessThan0~38, monocicle, 1
instance = comp, \alu|LessThan0~36 , alu|LessThan0~36, monocicle, 1
instance = comp, \alu|LessThan0~37 , alu|LessThan0~37, monocicle, 1
instance = comp, \alu|LessThan0~35 , alu|LessThan0~35, monocicle, 1
instance = comp, \alu|LessThan0~39 , alu|LessThan0~39, monocicle, 1
instance = comp, \alu|LessThan0~40 , alu|LessThan0~40, monocicle, 1
instance = comp, \alu|LessThan0~45 , alu|LessThan0~45, monocicle, 1
instance = comp, \alu|LessThan0~42 , alu|LessThan0~42, monocicle, 1
instance = comp, \alu|LessThan0~43 , alu|LessThan0~43, monocicle, 1
instance = comp, \alu|LessThan0~41 , alu|LessThan0~41, monocicle, 1
instance = comp, \alu|LessThan0~44 , alu|LessThan0~44, monocicle, 1
instance = comp, \alu|LessThan0~47 , alu|LessThan0~47, monocicle, 1
instance = comp, \alu|LessThan0~48 , alu|LessThan0~48, monocicle, 1
instance = comp, \alu|LessThan0~46 , alu|LessThan0~46, monocicle, 1
instance = comp, \alu|LessThan0~49 , alu|LessThan0~49, monocicle, 1
instance = comp, \con_unit|aluop|s1~0 , con_unit|aluop|s1~0, monocicle, 1
instance = comp, \con_unit|aluop|Mux2~0 , con_unit|aluop|Mux2~0, monocicle, 1
instance = comp, \con_unit|aluop|Mux2~1 , con_unit|aluop|Mux2~1, monocicle, 1
instance = comp, \con_unit|aluop|Mux2~2 , con_unit|aluop|Mux2~2, monocicle, 1
instance = comp, \alu|Mux31~3 , alu|Mux31~3, monocicle, 1
instance = comp, \alu|Mux31~4 , alu|Mux31~4, monocicle, 1
instance = comp, \alu|Mux31~0 , alu|Mux31~0, monocicle, 1
instance = comp, \alu|Mux31~5 , alu|Mux31~5, monocicle, 1
instance = comp, \alu|Mux31~6 , alu|Mux31~6, monocicle, 1
instance = comp, \alu|Mux31~1 , alu|Mux31~1, monocicle, 1
instance = comp, \alu|Mux31~2 , alu|Mux31~2, monocicle, 1
instance = comp, \alu|Mux31~7 , alu|Mux31~7, monocicle, 1
instance = comp, \p|pc[0] , p|pc[0], monocicle, 1
instance = comp, \muxWrite|Mux31~0 , muxWrite|Mux31~0, monocicle, 1
instance = comp, \muxWrite|Mux31~1 , muxWrite|Mux31~1, monocicle, 1
instance = comp, \mem_reg|registers[26][0] , mem_reg|registers[26][0], monocicle, 1
instance = comp, \mem_reg|registers[18][0]~feeder , mem_reg|registers[18][0]~feeder, monocicle, 1
instance = comp, \mem_reg|registers[18][0] , mem_reg|registers[18][0], monocicle, 1
instance = comp, \mem_reg|registers[22][0] , mem_reg|registers[22][0], monocicle, 1
instance = comp, \mem_reg|registers[30][0] , mem_reg|registers[30][0], monocicle, 1
instance = comp, \mem_reg|Mux63~7 , mem_reg|Mux63~7, monocicle, 1
instance = comp, \mem_reg|registers[20][0] , mem_reg|registers[20][0], monocicle, 1
instance = comp, \mem_reg|registers[24][0]~DUPLICATE , mem_reg|registers[24][0]~DUPLICATE, monocicle, 1
instance = comp, \mem_reg|registers[16][0]~feeder , mem_reg|registers[16][0]~feeder, monocicle, 1
instance = comp, \mem_reg|registers[16][0] , mem_reg|registers[16][0], monocicle, 1
instance = comp, \mem_reg|registers[28][0] , mem_reg|registers[28][0], monocicle, 1
instance = comp, \mem_reg|Mux63~5 , mem_reg|Mux63~5, monocicle, 1
instance = comp, \mem_reg|registers[21][0] , mem_reg|registers[21][0], monocicle, 1
instance = comp, \mem_reg|registers[29][0]~feeder , mem_reg|registers[29][0]~feeder, monocicle, 1
instance = comp, \mem_reg|registers[29][0]~DUPLICATE , mem_reg|registers[29][0]~DUPLICATE, monocicle, 1
instance = comp, \mem_reg|registers[17][0]~feeder , mem_reg|registers[17][0]~feeder, monocicle, 1
instance = comp, \mem_reg|registers[17][0]~DUPLICATE , mem_reg|registers[17][0]~DUPLICATE, monocicle, 1
instance = comp, \mem_reg|registers[25][0] , mem_reg|registers[25][0], monocicle, 1
instance = comp, \mem_reg|Mux63~6 , mem_reg|Mux63~6, monocicle, 1
instance = comp, \mem_reg|registers[27][0] , mem_reg|registers[27][0], monocicle, 1
instance = comp, \mem_reg|registers[23][0] , mem_reg|registers[23][0], monocicle, 1
instance = comp, \mem_reg|registers[19][0] , mem_reg|registers[19][0], monocicle, 1
instance = comp, \mem_reg|registers[31][0]~feeder , mem_reg|registers[31][0]~feeder, monocicle, 1
instance = comp, \mem_reg|registers[31][0] , mem_reg|registers[31][0], monocicle, 1
instance = comp, \mem_reg|Mux63~8 , mem_reg|Mux63~8, monocicle, 1
instance = comp, \mem_reg|Mux63~9 , mem_reg|Mux63~9, monocicle, 1
instance = comp, \mem_reg|Mux63~11 , mem_reg|Mux63~11, monocicle, 1
instance = comp, \muxWrite|Mux25~0 , muxWrite|Mux25~0, monocicle, 1
instance = comp, \mem_reg|registers[2][6]~0 , mem_reg|registers[2][6]~0, monocicle, 1
instance = comp, \mem_reg|registers[2][6] , mem_reg|registers[2][6], monocicle, 1
instance = comp, \mem_reg|registers[3][6] , mem_reg|registers[3][6], monocicle, 1
instance = comp, \mem_reg|Mux25~0 , mem_reg|Mux25~0, monocicle, 1
instance = comp, \mem_reg|Mux25~1 , mem_reg|Mux25~1, monocicle, 1
instance = comp, \mem_reg|registers[11][6] , mem_reg|registers[11][6], monocicle, 1
instance = comp, \mem_reg|registers[8][6]~DUPLICATE , mem_reg|registers[8][6]~DUPLICATE, monocicle, 1
instance = comp, \mem_reg|Mux25~2 , mem_reg|Mux25~2, monocicle, 1
instance = comp, \mem_reg|registers[13][6] , mem_reg|registers[13][6], monocicle, 1
instance = comp, \mem_reg|Mux25~3 , mem_reg|Mux25~3, monocicle, 1
instance = comp, \muxAluA|out[6]~39 , muxAluA|out[6]~39, monocicle, 1
instance = comp, \muxAluA|out[6]~19 , muxAluA|out[6]~19, monocicle, 1
instance = comp, \alu|Add0~73 , alu|Add0~73, monocicle, 1
instance = comp, \alu|Add0~85 , alu|Add0~85, monocicle, 1
instance = comp, \alu|Add0~89 , alu|Add0~89, monocicle, 1
instance = comp, \alu|Add0~81 , alu|Add0~81, monocicle, 1
instance = comp, \alu|Add0~77 , alu|Add0~77, monocicle, 1
instance = comp, \alu|Add0~69 , alu|Add0~69, monocicle, 1
instance = comp, \alu|Add0~17 , alu|Add0~17, monocicle, 1
instance = comp, \alu|Add0~21 , alu|Add0~21, monocicle, 1
instance = comp, \alu|Add0~13 , alu|Add0~13, monocicle, 1
instance = comp, \alu|Add0~9 , alu|Add0~9, monocicle, 1
instance = comp, \alu|Mux19~0 , alu|Mux19~0, monocicle, 1
instance = comp, \p|pc[12]~feeder , p|pc[12]~feeder, monocicle, 1
instance = comp, \p|pc[12] , p|pc[12], monocicle, 1
instance = comp, \muxWrite|Mux19~1 , muxWrite|Mux19~1, monocicle, 1
instance = comp, \muxWrite|Mux19~5 , muxWrite|Mux19~5, monocicle, 1
instance = comp, \mem_reg|registers[11][12] , mem_reg|registers[11][12], monocicle, 1
instance = comp, \mem_reg|Mux51~10 , mem_reg|Mux51~10, monocicle, 1
instance = comp, \mem_reg|Mux51~11 , mem_reg|Mux51~11, monocicle, 1
instance = comp, \mem_reg|Mux51~12 , mem_reg|Mux51~12, monocicle, 1
instance = comp, \mem_reg|Mux51~13 , mem_reg|Mux51~13, monocicle, 1
instance = comp, \muxWrite|Mux20~0 , muxWrite|Mux20~0, monocicle, 1
instance = comp, \muxWrite|Mux20~1 , muxWrite|Mux20~1, monocicle, 1
instance = comp, \mem_reg|registers[20][11] , mem_reg|registers[20][11], monocicle, 1
instance = comp, \mem_reg|registers[16][11]~feeder , mem_reg|registers[16][11]~feeder, monocicle, 1
instance = comp, \mem_reg|registers[16][11] , mem_reg|registers[16][11], monocicle, 1
instance = comp, \mem_reg|registers[24][11] , mem_reg|registers[24][11], monocicle, 1
instance = comp, \mem_reg|registers[28][11] , mem_reg|registers[28][11], monocicle, 1
instance = comp, \mem_reg|Mux52~3 , mem_reg|Mux52~3, monocicle, 1
instance = comp, \mem_reg|registers[31][11] , mem_reg|registers[31][11], monocicle, 1
instance = comp, \mem_reg|registers[19][11] , mem_reg|registers[19][11], monocicle, 1
instance = comp, \mem_reg|registers[23][11]~feeder , mem_reg|registers[23][11]~feeder, monocicle, 1
instance = comp, \mem_reg|registers[23][11] , mem_reg|registers[23][11], monocicle, 1
instance = comp, \mem_reg|registers[27][11] , mem_reg|registers[27][11], monocicle, 1
instance = comp, \mem_reg|Mux52~6 , mem_reg|Mux52~6, monocicle, 1
instance = comp, \mem_reg|registers[21][11]~feeder , mem_reg|registers[21][11]~feeder, monocicle, 1
instance = comp, \mem_reg|registers[21][11] , mem_reg|registers[21][11], monocicle, 1
instance = comp, \mem_reg|registers[25][11] , mem_reg|registers[25][11], monocicle, 1
instance = comp, \mem_reg|registers[29][11] , mem_reg|registers[29][11], monocicle, 1
instance = comp, \mem_reg|registers[17][11]~feeder , mem_reg|registers[17][11]~feeder, monocicle, 1
instance = comp, \mem_reg|registers[17][11] , mem_reg|registers[17][11], monocicle, 1
instance = comp, \mem_reg|Mux52~4 , mem_reg|Mux52~4, monocicle, 1
instance = comp, \mem_reg|registers[22][11] , mem_reg|registers[22][11], monocicle, 1
instance = comp, \mem_reg|registers[18][11]~feeder , mem_reg|registers[18][11]~feeder, monocicle, 1
instance = comp, \mem_reg|registers[18][11] , mem_reg|registers[18][11], monocicle, 1
instance = comp, \mem_reg|registers[26][11] , mem_reg|registers[26][11], monocicle, 1
instance = comp, \mem_reg|registers[30][11] , mem_reg|registers[30][11], monocicle, 1
instance = comp, \mem_reg|Mux52~5 , mem_reg|Mux52~5, monocicle, 1
instance = comp, \mem_reg|Mux52~7 , mem_reg|Mux52~7, monocicle, 1
instance = comp, \mem_reg|Mux52~12 , mem_reg|Mux52~12, monocicle, 1
instance = comp, \muxWrite|Mux21~0 , muxWrite|Mux21~0, monocicle, 1
instance = comp, \muxWrite|Mux21~1 , muxWrite|Mux21~1, monocicle, 1
instance = comp, \mem_reg|registers[21][10] , mem_reg|registers[21][10], monocicle, 1
instance = comp, \mem_reg|registers[29][10] , mem_reg|registers[29][10], monocicle, 1
instance = comp, \mem_reg|registers[17][10] , mem_reg|registers[17][10], monocicle, 1
instance = comp, \mem_reg|registers[25][10]~feeder , mem_reg|registers[25][10]~feeder, monocicle, 1
instance = comp, \mem_reg|registers[25][10] , mem_reg|registers[25][10], monocicle, 1
instance = comp, \mem_reg|Mux53~4 , mem_reg|Mux53~4, monocicle, 1
instance = comp, \mem_reg|registers[18][10]~feeder , mem_reg|registers[18][10]~feeder, monocicle, 1
instance = comp, \mem_reg|registers[18][10] , mem_reg|registers[18][10], monocicle, 1
instance = comp, \mem_reg|registers[26][10] , mem_reg|registers[26][10], monocicle, 1
instance = comp, \mem_reg|registers[22][10]~feeder , mem_reg|registers[22][10]~feeder, monocicle, 1
instance = comp, \mem_reg|registers[22][10] , mem_reg|registers[22][10], monocicle, 1
instance = comp, \mem_reg|registers[30][10] , mem_reg|registers[30][10], monocicle, 1
instance = comp, \mem_reg|Mux53~5 , mem_reg|Mux53~5, monocicle, 1
instance = comp, \mem_reg|registers[31][10] , mem_reg|registers[31][10], monocicle, 1
instance = comp, \mem_reg|registers[27][10] , mem_reg|registers[27][10], monocicle, 1
instance = comp, \mem_reg|registers[23][10] , mem_reg|registers[23][10], monocicle, 1
instance = comp, \mem_reg|registers[19][10] , mem_reg|registers[19][10], monocicle, 1
instance = comp, \mem_reg|Mux53~6 , mem_reg|Mux53~6, monocicle, 1
instance = comp, \mem_reg|registers[20][10]~feeder , mem_reg|registers[20][10]~feeder, monocicle, 1
instance = comp, \mem_reg|registers[20][10] , mem_reg|registers[20][10], monocicle, 1
instance = comp, \mem_reg|registers[28][10] , mem_reg|registers[28][10], monocicle, 1
instance = comp, \mem_reg|registers[24][10] , mem_reg|registers[24][10], monocicle, 1
instance = comp, \mem_reg|registers[16][10] , mem_reg|registers[16][10], monocicle, 1
instance = comp, \mem_reg|Mux53~3 , mem_reg|Mux53~3, monocicle, 1
instance = comp, \mem_reg|Mux53~7 , mem_reg|Mux53~7, monocicle, 1
instance = comp, \mem_reg|Mux53~12 , mem_reg|Mux53~12, monocicle, 1
instance = comp, \muxWrite|Mux23~0 , muxWrite|Mux23~0, monocicle, 1
instance = comp, \muxWrite|Mux23~1 , muxWrite|Mux23~1, monocicle, 1
instance = comp, \mem_reg|registers[1][8]~feeder , mem_reg|registers[1][8]~feeder, monocicle, 1
instance = comp, \mem_reg|registers[1][8] , mem_reg|registers[1][8], monocicle, 1
instance = comp, \mem_reg|registers[2][8] , mem_reg|registers[2][8], monocicle, 1
instance = comp, \mem_reg|Mux55~9 , mem_reg|Mux55~9, monocicle, 1
instance = comp, \mem_reg|registers[24][8]~feeder , mem_reg|registers[24][8]~feeder, monocicle, 1
instance = comp, \mem_reg|registers[24][8] , mem_reg|registers[24][8], monocicle, 1
instance = comp, \mem_reg|registers[16][8] , mem_reg|registers[16][8], monocicle, 1
instance = comp, \mem_reg|registers[28][8] , mem_reg|registers[28][8], monocicle, 1
instance = comp, \mem_reg|registers[20][8] , mem_reg|registers[20][8], monocicle, 1
instance = comp, \mem_reg|Mux55~4 , mem_reg|Mux55~4, monocicle, 1
instance = comp, \mem_reg|registers[30][8]~DUPLICATE , mem_reg|registers[30][8]~DUPLICATE, monocicle, 1
instance = comp, \mem_reg|registers[22][8] , mem_reg|registers[22][8], monocicle, 1
instance = comp, \mem_reg|registers[18][8] , mem_reg|registers[18][8], monocicle, 1
instance = comp, \mem_reg|registers[26][8] , mem_reg|registers[26][8], monocicle, 1
instance = comp, \mem_reg|Mux55~6 , mem_reg|Mux55~6, monocicle, 1
instance = comp, \mem_reg|registers[19][8] , mem_reg|registers[19][8], monocicle, 1
instance = comp, \mem_reg|registers[27][8]~DUPLICATE , mem_reg|registers[27][8]~DUPLICATE, monocicle, 1
instance = comp, \mem_reg|registers[31][8] , mem_reg|registers[31][8], monocicle, 1
instance = comp, \mem_reg|registers[23][8] , mem_reg|registers[23][8], monocicle, 1
instance = comp, \mem_reg|Mux55~7 , mem_reg|Mux55~7, monocicle, 1
instance = comp, \mem_reg|registers[17][8] , mem_reg|registers[17][8], monocicle, 1
instance = comp, \mem_reg|registers[25][8] , mem_reg|registers[25][8], monocicle, 1
instance = comp, \mem_reg|registers[21][8] , mem_reg|registers[21][8], monocicle, 1
instance = comp, \mem_reg|registers[29][8] , mem_reg|registers[29][8], monocicle, 1
instance = comp, \mem_reg|Mux55~5 , mem_reg|Mux55~5, monocicle, 1
instance = comp, \mem_reg|Mux55~8 , mem_reg|Mux55~8, monocicle, 1
instance = comp, \mem_reg|registers[12][8] , mem_reg|registers[12][8], monocicle, 1
instance = comp, \mem_reg|registers[13][8] , mem_reg|registers[13][8], monocicle, 1
instance = comp, \mem_reg|Mux55~2 , mem_reg|Mux55~2, monocicle, 1
instance = comp, \mem_reg|Mux55~0 , mem_reg|Mux55~0, monocicle, 1
instance = comp, \mem_reg|registers[8][8]~DUPLICATE , mem_reg|registers[8][8]~DUPLICATE, monocicle, 1
instance = comp, \mem_reg|Mux55~1 , mem_reg|Mux55~1, monocicle, 1
instance = comp, \mem_reg|Mux55~3 , mem_reg|Mux55~3, monocicle, 1
instance = comp, \mem_reg|Mux55~10 , mem_reg|Mux55~10, monocicle, 1
instance = comp, \muxWrite|Mux15~0 , muxWrite|Mux15~0, monocicle, 1
instance = comp, \muxWrite|Mux15~1 , muxWrite|Mux15~1, monocicle, 1
instance = comp, \mem_reg|registers[3][16] , mem_reg|registers[3][16], monocicle, 1
instance = comp, \mem_reg|Mux47~6 , mem_reg|Mux47~6, monocicle, 1
instance = comp, \mem_reg|registers[2][16]~DUPLICATE , mem_reg|registers[2][16]~DUPLICATE, monocicle, 1
instance = comp, \mem_reg|Mux47~7 , mem_reg|Mux47~7, monocicle, 1
instance = comp, \mem_reg|Mux47~5 , mem_reg|Mux47~5, monocicle, 1
instance = comp, \mem_reg|Mux47~8 , mem_reg|Mux47~8, monocicle, 1
instance = comp, \mem_reg|Mux47~12 , mem_reg|Mux47~12, monocicle, 1
instance = comp, \muxWrite|Mux13~0 , muxWrite|Mux13~0, monocicle, 1
instance = comp, \adder|Add0~45 , adder|Add0~45, monocicle, 1
instance = comp, \muxWrite|Mux13~1 , muxWrite|Mux13~1, monocicle, 1
instance = comp, \mem_reg|registers[3][18] , mem_reg|registers[3][18], monocicle, 1
instance = comp, \mem_reg|registers[2][18]~DUPLICATE , mem_reg|registers[2][18]~DUPLICATE, monocicle, 1
instance = comp, \mem_reg|registers[1][18] , mem_reg|registers[1][18], monocicle, 1
instance = comp, \mem_reg|Mux13~0 , mem_reg|Mux13~0, monocicle, 1
instance = comp, \mem_reg|registers[4][18]~DUPLICATE , mem_reg|registers[4][18]~DUPLICATE, monocicle, 1
instance = comp, \mem_reg|registers[7][18] , mem_reg|registers[7][18], monocicle, 1
instance = comp, \mem_reg|registers[6][18] , mem_reg|registers[6][18], monocicle, 1
instance = comp, \mem_reg|Mux13~1 , mem_reg|Mux13~1, monocicle, 1
instance = comp, \mem_reg|registers[12][18]~DUPLICATE , mem_reg|registers[12][18]~DUPLICATE, monocicle, 1
instance = comp, \mem_reg|Mux13~3 , mem_reg|Mux13~3, monocicle, 1
instance = comp, \mem_reg|registers[10][18] , mem_reg|registers[10][18], monocicle, 1
instance = comp, \mem_reg|Mux13~2 , mem_reg|Mux13~2, monocicle, 1
instance = comp, \mem_reg|Mux13~4 , mem_reg|Mux13~4, monocicle, 1
instance = comp, \muxAluA|out[18]~11 , muxAluA|out[18]~11, monocicle, 1
instance = comp, \alu|Mux13~0 , alu|Mux13~0, monocicle, 1
instance = comp, \alu|Mux13~1 , alu|Mux13~1, monocicle, 1
instance = comp, \p|pc[18]~DUPLICATE , p|pc[18]~DUPLICATE, monocicle, 1
instance = comp, \muxWrite|Mux12~0 , muxWrite|Mux12~0, monocicle, 1
instance = comp, \muxWrite|Mux12~1 , muxWrite|Mux12~1, monocicle, 1
instance = comp, \mem_reg|registers[3][19] , mem_reg|registers[3][19], monocicle, 1
instance = comp, \mem_reg|Mux12~5 , mem_reg|Mux12~5, monocicle, 1
instance = comp, \mem_reg|registers[12][19] , mem_reg|registers[12][19], monocicle, 1
instance = comp, \mem_reg|registers[15][19] , mem_reg|registers[15][19], monocicle, 1
instance = comp, \mem_reg|Mux12~8 , mem_reg|Mux12~8, monocicle, 1
instance = comp, \mem_reg|Mux12~6 , mem_reg|Mux12~6, monocicle, 1
instance = comp, \mem_reg|Mux12~7 , mem_reg|Mux12~7, monocicle, 1
instance = comp, \mem_reg|Mux12~9 , mem_reg|Mux12~9, monocicle, 1
instance = comp, \muxAluA|out[19]~10 , muxAluA|out[19]~10, monocicle, 1
instance = comp, \alu|Mux12~0 , alu|Mux12~0, monocicle, 1
instance = comp, \alu|Mux12~1 , alu|Mux12~1, monocicle, 1
instance = comp, \p|pc[19] , p|pc[19], monocicle, 1
instance = comp, \p|pc[18] , p|pc[18], monocicle, 1
instance = comp, \p|pc[20] , p|pc[20], monocicle, 1
instance = comp, \p|pc[22] , p|pc[22], monocicle, 1
instance = comp, \p|pc[23]~DUPLICATE , p|pc[23]~DUPLICATE, monocicle, 1
instance = comp, \mem_reg|Mux12~0 , mem_reg|Mux12~0, monocicle, 1
instance = comp, \ins_mem|instruction[5]~4 , ins_mem|instruction[5]~4, monocicle, 1
instance = comp, \con_unit|alubsrc|out , con_unit|alubsrc|out, monocicle, 1
instance = comp, \muxAluB|out[8]~6 , muxAluB|out[8]~6, monocicle, 1
instance = comp, \alu|Mux23~0 , alu|Mux23~0, monocicle, 1
instance = comp, \p|pc[8]~feeder , p|pc[8]~feeder, monocicle, 1
instance = comp, \p|pc[8] , p|pc[8], monocicle, 1
instance = comp, \ins_mem|memory~5 , ins_mem|memory~5, monocicle, 1
instance = comp, \ins_mem|memory~30 , ins_mem|memory~30, monocicle, 1
instance = comp, \con_unit|imsrc|out[0]~2 , con_unit|imsrc|out[0]~2, monocicle, 1
instance = comp, \Branch_U|NextPCSrc~13 , Branch_U|NextPCSrc~13, monocicle, 1
instance = comp, \Branch_U|NextPCSrc~9 , Branch_U|NextPCSrc~9, monocicle, 1
instance = comp, \mem_reg|Mux20~1 , mem_reg|Mux20~1, monocicle, 1
instance = comp, \mem_reg|Mux20~3 , mem_reg|Mux20~3, monocicle, 1
instance = comp, \mem_reg|Mux20~2 , mem_reg|Mux20~2, monocicle, 1
instance = comp, \mem_reg|registers[2][11] , mem_reg|registers[2][11], monocicle, 1
instance = comp, \mem_reg|Mux20~0 , mem_reg|Mux20~0, monocicle, 1
instance = comp, \mem_reg|Mux20~4 , mem_reg|Mux20~4, monocicle, 1
instance = comp, \Branch_U|NextPCSrc~8 , Branch_U|NextPCSrc~8, monocicle, 1
instance = comp, \Branch_U|NextPCSrc~7 , Branch_U|NextPCSrc~7, monocicle, 1
instance = comp, \mem_reg|Mux25~4 , mem_reg|Mux25~4, monocicle, 1
instance = comp, \Branch_U|NextPCSrc~10 , Branch_U|NextPCSrc~10, monocicle, 1
instance = comp, \mem_reg|Mux24~3 , mem_reg|Mux24~3, monocicle, 1
instance = comp, \mem_reg|registers[8][7] , mem_reg|registers[8][7], monocicle, 1
instance = comp, \mem_reg|registers[9][7] , mem_reg|registers[9][7], monocicle, 1
instance = comp, \mem_reg|Mux24~2 , mem_reg|Mux24~2, monocicle, 1
instance = comp, \mem_reg|Mux24~1 , mem_reg|Mux24~1, monocicle, 1
instance = comp, \mem_reg|Mux24~4 , mem_reg|Mux24~4, monocicle, 1
instance = comp, \Branch_U|NextPCSrc~11 , Branch_U|NextPCSrc~11, monocicle, 1
instance = comp, \Branch_U|NextPCSrc~12 , Branch_U|NextPCSrc~12, monocicle, 1
instance = comp, \mem_reg|Mux27~4 , mem_reg|Mux27~4, monocicle, 1
instance = comp, \Branch_U|NextPCSrc~1 , Branch_U|NextPCSrc~1, monocicle, 1
instance = comp, \Branch_U|NextPCSrc~2 , Branch_U|NextPCSrc~2, monocicle, 1
instance = comp, \mem_reg|Mux31~4 , mem_reg|Mux31~4, monocicle, 1
instance = comp, \Branch_U|NextPCSrc~4 , Branch_U|NextPCSrc~4, monocicle, 1
instance = comp, \Branch_U|NextPCSrc~3 , Branch_U|NextPCSrc~3, monocicle, 1
instance = comp, \mem_reg|Mux30~4 , mem_reg|Mux30~4, monocicle, 1
instance = comp, \Branch_U|NextPCSrc~5 , Branch_U|NextPCSrc~5, monocicle, 1
instance = comp, \Branch_U|NextPCSrc~6 , Branch_U|NextPCSrc~6, monocicle, 1
instance = comp, \mem_reg|registers[11][5] , mem_reg|registers[11][5], monocicle, 1
instance = comp, \mem_reg|registers[10][5]~DUPLICATE , mem_reg|registers[10][5]~DUPLICATE, monocicle, 1
instance = comp, \mem_reg|Mux26~2 , mem_reg|Mux26~2, monocicle, 1
instance = comp, \mem_reg|Mux26~0 , mem_reg|Mux26~0, monocicle, 1
instance = comp, \mem_reg|registers[14][5] , mem_reg|registers[14][5], monocicle, 1
instance = comp, \mem_reg|Mux26~3 , mem_reg|Mux26~3, monocicle, 1
instance = comp, \mem_reg|Mux26~4 , mem_reg|Mux26~4, monocicle, 1
instance = comp, \Branch_U|NextPCSrc~0 , Branch_U|NextPCSrc~0, monocicle, 1
instance = comp, \Branch_U|NextPCSrc~14 , Branch_U|NextPCSrc~14, monocicle, 1
instance = comp, \p|pc[7]~DUPLICATE , p|pc[7]~DUPLICATE, monocicle, 1
instance = comp, \ins_mem|memory~31 , ins_mem|memory~31, monocicle, 1
instance = comp, \ins_mem|instruction[16]~6 , ins_mem|instruction[16]~6, monocicle, 1
instance = comp, \mem_reg|registers[5][5]~DUPLICATE , mem_reg|registers[5][5]~DUPLICATE, monocicle, 1
instance = comp, \mem_reg|registers[7][5]~DUPLICATE , mem_reg|registers[7][5]~DUPLICATE, monocicle, 1
instance = comp, \mem_reg|Mux26~1 , mem_reg|Mux26~1, monocicle, 1
instance = comp, \muxAluA|out[5]~40 , muxAluA|out[5]~40, monocicle, 1
instance = comp, \muxAluA|out[5]~20 , muxAluA|out[5]~20, monocicle, 1
instance = comp, \alu|Mux26~0 , alu|Mux26~0, monocicle, 1
instance = comp, \p|pc[5]~feeder , p|pc[5]~feeder, monocicle, 1
instance = comp, \p|pc[5] , p|pc[5], monocicle, 1
instance = comp, \ins_mem|memory~19 , ins_mem|memory~19, monocicle, 1
instance = comp, \ins_mem|instruction[4]~2 , ins_mem|instruction[4]~2, monocicle, 1
instance = comp, \con_unit|rudata|out[0]~1 , con_unit|rudata|out[0]~1, monocicle, 1
instance = comp, \DataMem|wren[0]~1 , DataMem|wren[0]~1, monocicle, 1
instance = comp, \adder|Add0~21 , adder|Add0~21, monocicle, 1
instance = comp, \muxWrite|Mux22~0 , muxWrite|Mux22~0, monocicle, 1
instance = comp, \muxWrite|Mux22~1 , muxWrite|Mux22~1, monocicle, 1
instance = comp, \mem_reg|registers[1][9] , mem_reg|registers[1][9], monocicle, 1
instance = comp, \mem_reg|Mux22~0 , mem_reg|Mux22~0, monocicle, 1
instance = comp, \muxAluA|out[9]~36 , muxAluA|out[9]~36, monocicle, 1
instance = comp, \muxAluA|out[9]~5 , muxAluA|out[9]~5, monocicle, 1
instance = comp, \alu|Mux22~0 , alu|Mux22~0, monocicle, 1
instance = comp, \p|pc[9]~feeder , p|pc[9]~feeder, monocicle, 1
instance = comp, \p|pc[9]~DUPLICATE , p|pc[9]~DUPLICATE, monocicle, 1
instance = comp, \p|pc[10] , p|pc[10], monocicle, 1
instance = comp, \mem_reg|Mux12~3 , mem_reg|Mux12~3, monocicle, 1
instance = comp, \mem_reg|registers[3][7] , mem_reg|registers[3][7], monocicle, 1
instance = comp, \mem_reg|Mux24~0 , mem_reg|Mux24~0, monocicle, 1
instance = comp, \muxAluA|out[7]~37 , muxAluA|out[7]~37, monocicle, 1
instance = comp, \muxAluA|out[7]~17 , muxAluA|out[7]~17, monocicle, 1
instance = comp, \alu|Mux24~0 , alu|Mux24~0, monocicle, 1
instance = comp, \p|pc[7]~feeder , p|pc[7]~feeder, monocicle, 1
instance = comp, \p|pc[7] , p|pc[7], monocicle, 1
instance = comp, \ins_mem|memory~9 , ins_mem|memory~9, monocicle, 1
instance = comp, \muxAluB|out[6]~36 , muxAluB|out[6]~36, monocicle, 1
instance = comp, \alu|Mux25~0 , alu|Mux25~0, monocicle, 1
instance = comp, \p|pc[6]~feeder , p|pc[6]~feeder, monocicle, 1
instance = comp, \p|pc[6] , p|pc[6], monocicle, 1
instance = comp, \ins_mem|memory~35 , ins_mem|memory~35, monocicle, 1
instance = comp, \ins_mem|memory~36 , ins_mem|memory~36, monocicle, 1
instance = comp, \con_unit|rudata|out[1]~0 , con_unit|rudata|out[1]~0, monocicle, 1
instance = comp, \muxWrite|Mux19~2 , muxWrite|Mux19~2, monocicle, 1
instance = comp, \muxWrite|Mux19~4 , muxWrite|Mux19~4, monocicle, 1
instance = comp, \muxWrite|Mux18~1 , muxWrite|Mux18~1, monocicle, 1
instance = comp, \muxWrite|Mux18~2 , muxWrite|Mux18~2, monocicle, 1
instance = comp, \muxWrite|Mux18~0 , muxWrite|Mux18~0, monocicle, 1
instance = comp, \mem_reg|registers[4][13]~feeder , mem_reg|registers[4][13]~feeder, monocicle, 1
instance = comp, \mem_reg|registers[4][13] , mem_reg|registers[4][13], monocicle, 1
instance = comp, \mem_reg|registers[6][13]~DUPLICATE , mem_reg|registers[6][13]~DUPLICATE, monocicle, 1
instance = comp, \mem_reg|Mux18~1 , mem_reg|Mux18~1, monocicle, 1
instance = comp, \muxAluA|out[13]~47 , muxAluA|out[13]~47, monocicle, 1
instance = comp, \muxAluA|out[13]~16 , muxAluA|out[13]~16, monocicle, 1
instance = comp, \alu|Mux18~0 , alu|Mux18~0, monocicle, 1
instance = comp, \p|pc[13] , p|pc[13], monocicle, 1
instance = comp, \p|pc[15] , p|pc[15], monocicle, 1
instance = comp, \p|pc[14] , p|pc[14], monocicle, 1
instance = comp, \mem_reg|Mux12~1 , mem_reg|Mux12~1, monocicle, 1
instance = comp, \ins_mem|instruction[17]~7 , ins_mem|instruction[17]~7, monocicle, 1
instance = comp, \muxAluA|out[10]~34 , muxAluA|out[10]~34, monocicle, 1
instance = comp, \muxAluA|out[10]~3 , muxAluA|out[10]~3, monocicle, 1
instance = comp, \alu|Mux21~0 , alu|Mux21~0, monocicle, 1
instance = comp, \p|pc[10]~feeder , p|pc[10]~feeder, monocicle, 1
instance = comp, \p|pc[10]~DUPLICATE , p|pc[10]~DUPLICATE, monocicle, 1
instance = comp, \ins_mem|memory~0 , ins_mem|memory~0, monocicle, 1
instance = comp, \ins_mem|memory~24 , ins_mem|memory~24, monocicle, 1
instance = comp, \muxAluB|out[3]~32 , muxAluB|out[3]~32, monocicle, 1
instance = comp, \muxAluB|out[3]~39 , muxAluB|out[3]~39, monocicle, 1
instance = comp, \muxAluB|out[3]~40 , muxAluB|out[3]~40, monocicle, 1
instance = comp, \alu|Mux28~0 , alu|Mux28~0, monocicle, 1
instance = comp, \p|pc[3] , p|pc[3], monocicle, 1
instance = comp, \ins_mem|memory~33 , ins_mem|memory~33, monocicle, 1
instance = comp, \ins_mem|memory~34 , ins_mem|memory~34, monocicle, 1
instance = comp, \muxAluA|out[11]~33 , muxAluA|out[11]~33, monocicle, 1
instance = comp, \muxAluA|out[11]~2 , muxAluA|out[11]~2, monocicle, 1
instance = comp, \alu|Mux20~0 , alu|Mux20~0, monocicle, 1
instance = comp, \p|pc[11] , p|pc[11], monocicle, 1
instance = comp, \mem_reg|Mux12~2 , mem_reg|Mux12~2, monocicle, 1
instance = comp, \con_unit|aluop|Mux3~0 , con_unit|aluop|Mux3~0, monocicle, 1
instance = comp, \alu|Mux7~0 , alu|Mux7~0, monocicle, 1
instance = comp, \alu|Mux27~0 , alu|Mux27~0, monocicle, 1
instance = comp, \p|pc[4]~feeder , p|pc[4]~feeder, monocicle, 1
instance = comp, \p|pc[4] , p|pc[4], monocicle, 1
instance = comp, \ins_mem|memory~32 , ins_mem|memory~32, monocicle, 1
instance = comp, \p|pc[9] , p|pc[9], monocicle, 1
instance = comp, \ins_mem|memory~6 , ins_mem|memory~6, monocicle, 1
instance = comp, \mem_reg|Mux12~4 , mem_reg|Mux12~4, monocicle, 1
instance = comp, \mem_reg|registers[1][2]~DUPLICATE , mem_reg|registers[1][2]~DUPLICATE, monocicle, 1
instance = comp, \mem_reg|registers[2][2]~DUPLICATE , mem_reg|registers[2][2]~DUPLICATE, monocicle, 1
instance = comp, \mem_reg|registers[3][2] , mem_reg|registers[3][2], monocicle, 1
instance = comp, \mem_reg|Mux29~0 , mem_reg|Mux29~0, monocicle, 1
instance = comp, \muxAluA|out[2]~38 , muxAluA|out[2]~38, monocicle, 1
instance = comp, \muxAluA|out[2]~18 , muxAluA|out[2]~18, monocicle, 1
instance = comp, \alu|Mux29~0 , alu|Mux29~0, monocicle, 1
instance = comp, \p|pc[2] , p|pc[2], monocicle, 1
instance = comp, \ins_mem|memory~1 , ins_mem|memory~1, monocicle, 1
instance = comp, \con_unit|aluop|Mux0~0 , con_unit|aluop|Mux0~0, monocicle, 1
instance = comp, \alu|Mux7~1 , alu|Mux7~1, monocicle, 1
instance = comp, \alu|Mux14~0 , alu|Mux14~0, monocicle, 1
instance = comp, \alu|Mux3~1 , alu|Mux3~1, monocicle, 1
instance = comp, \p|pc[28] , p|pc[28], monocicle, 1
instance = comp, \address_register[0]~input , address_register[0]~input, monocicle, 1
instance = comp, \address_register[1]~input , address_register[1]~input, monocicle, 1
instance = comp, \display_pc|Mux3~5 , display_pc|Mux3~5, monocicle, 1
instance = comp, \address_register[4]~input , address_register[4]~input, monocicle, 1
instance = comp, \display_pc|Mux3~8 , display_pc|Mux3~8, monocicle, 1
instance = comp, \mem_reg|registers[15][12]~DUPLICATE , mem_reg|registers[15][12]~DUPLICATE, monocicle, 1
instance = comp, \display_pc|Mux3~6 , display_pc|Mux3~6, monocicle, 1
instance = comp, \address_register[3]~input , address_register[3]~input, monocicle, 1
instance = comp, \display_pc|Mux3~7 , display_pc|Mux3~7, monocicle, 1
instance = comp, \display_pc|Mux3~9 , display_pc|Mux3~9, monocicle, 1
instance = comp, \mem_reg|registers[28][28] , mem_reg|registers[28][28], monocicle, 1
instance = comp, \display_pc|Mux3~18 , display_pc|Mux3~18, monocicle, 1
instance = comp, \display_pc|Mux3~15 , display_pc|Mux3~15, monocicle, 1
instance = comp, \mem_reg|registers[15][28] , mem_reg|registers[15][28], monocicle, 1
instance = comp, \display_pc|Mux3~16 , display_pc|Mux3~16, monocicle, 1
instance = comp, \display_pc|Mux3~17 , display_pc|Mux3~17, monocicle, 1
instance = comp, \display_pc|Mux3~19 , display_pc|Mux3~19, monocicle, 1
instance = comp, \sel[0]~input , sel[0]~input, monocicle, 1
instance = comp, \address_register[2]~input , address_register[2]~input, monocicle, 1
instance = comp, \mem_reg|registers[3][12]~DUPLICATE , mem_reg|registers[3][12]~DUPLICATE, monocicle, 1
instance = comp, \display_pc|Mux3~0 , display_pc|Mux3~0, monocicle, 1
instance = comp, \display_pc|Mux3~1 , display_pc|Mux3~1, monocicle, 1
instance = comp, \mem_reg|registers[17][12] , mem_reg|registers[17][12], monocicle, 1
instance = comp, \display_pc|Mux3~2 , display_pc|Mux3~2, monocicle, 1
instance = comp, \display_pc|Mux3~3 , display_pc|Mux3~3, monocicle, 1
instance = comp, \display_pc|Mux3~4 , display_pc|Mux3~4, monocicle, 1
instance = comp, \display_pc|Mux3~10 , display_pc|Mux3~10, monocicle, 1
instance = comp, \display_pc|Mux3~11 , display_pc|Mux3~11, monocicle, 1
instance = comp, \display_pc|Mux3~12 , display_pc|Mux3~12, monocicle, 1
instance = comp, \display_pc|Mux3~13 , display_pc|Mux3~13, monocicle, 1
instance = comp, \display_pc|Mux3~14 , display_pc|Mux3~14, monocicle, 1
instance = comp, \display_pc|Mux3~20 , display_pc|Mux3~20, monocicle, 1
instance = comp, \sel[1]~input , sel[1]~input, monocicle, 1
instance = comp, \sel[2]~input , sel[2]~input, monocicle, 1
instance = comp, \display_pc|Mux1~2 , display_pc|Mux1~2, monocicle, 1
instance = comp, \display_pc|Mux1~0 , display_pc|Mux1~0, monocicle, 1
instance = comp, \display_pc|Mux1~1 , display_pc|Mux1~1, monocicle, 1
instance = comp, \display_pc|Mux3~21 , display_pc|Mux3~21, monocicle, 1
instance = comp, \display_pc|Mux15~0 , display_pc|Mux15~0, monocicle, 1
instance = comp, \display_pc|Mux0~15 , display_pc|Mux0~15, monocicle, 1
instance = comp, \display_pc|Mux0~16 , display_pc|Mux0~16, monocicle, 1
instance = comp, \mem_reg|registers[22][31]~DUPLICATE , mem_reg|registers[22][31]~DUPLICATE, monocicle, 1
instance = comp, \display_pc|Mux0~17 , display_pc|Mux0~17, monocicle, 1
instance = comp, \display_pc|Mux0~18 , display_pc|Mux0~18, monocicle, 1
instance = comp, \display_pc|Mux0~19 , display_pc|Mux0~19, monocicle, 1
instance = comp, \display_pc|Mux0~10 , display_pc|Mux0~10, monocicle, 1
instance = comp, \display_pc|Mux0~12 , display_pc|Mux0~12, monocicle, 1
instance = comp, \display_pc|Mux0~11 , display_pc|Mux0~11, monocicle, 1
instance = comp, \display_pc|Mux0~13 , display_pc|Mux0~13, monocicle, 1
instance = comp, \display_pc|Mux0~14 , display_pc|Mux0~14, monocicle, 1
instance = comp, \display_pc|Mux0~5 , display_pc|Mux0~5, monocicle, 1
instance = comp, \display_pc|Mux0~6 , display_pc|Mux0~6, monocicle, 1
instance = comp, \display_pc|Mux0~8 , display_pc|Mux0~8, monocicle, 1
instance = comp, \display_pc|Mux0~7 , display_pc|Mux0~7, monocicle, 1
instance = comp, \display_pc|Mux0~9 , display_pc|Mux0~9, monocicle, 1
instance = comp, \display_pc|Mux0~3 , display_pc|Mux0~3, monocicle, 1
instance = comp, \display_pc|Mux0~2 , display_pc|Mux0~2, monocicle, 1
instance = comp, \mem_reg|registers[9][15] , mem_reg|registers[9][15], monocicle, 1
instance = comp, \display_pc|Mux0~1 , display_pc|Mux0~1, monocicle, 1
instance = comp, \display_pc|Mux0~0 , display_pc|Mux0~0, monocicle, 1
instance = comp, \display_pc|Mux0~4 , display_pc|Mux0~4, monocicle, 1
instance = comp, \display_pc|Mux0~20 , display_pc|Mux0~20, monocicle, 1
instance = comp, \display_pc|Mux0~21 , display_pc|Mux0~21, monocicle, 1
instance = comp, \display_pc|Mux15~1 , display_pc|Mux15~1, monocicle, 1
instance = comp, \display_pc|Mux0~22 , display_pc|Mux0~22, monocicle, 1
instance = comp, \display_pc|Mux1~9 , display_pc|Mux1~9, monocicle, 1
instance = comp, \mem_reg|registers[29][14]~DUPLICATE , mem_reg|registers[29][14]~DUPLICATE, monocicle, 1
instance = comp, \display_pc|Mux1~11 , display_pc|Mux1~11, monocicle, 1
instance = comp, \display_pc|Mux1~8 , display_pc|Mux1~8, monocicle, 1
instance = comp, \mem_reg|registers[21][14]~DUPLICATE , mem_reg|registers[21][14]~DUPLICATE, monocicle, 1
instance = comp, \display_pc|Mux1~10 , display_pc|Mux1~10, monocicle, 1
instance = comp, \display_pc|Mux1~12 , display_pc|Mux1~12, monocicle, 1
instance = comp, \display_pc|Mux1~4 , display_pc|Mux1~4, monocicle, 1
instance = comp, \mem_reg|registers[27][14] , mem_reg|registers[27][14], monocicle, 1
instance = comp, \mem_reg|registers[24][14]~DUPLICATE , mem_reg|registers[24][14]~DUPLICATE, monocicle, 1
instance = comp, \mem_reg|registers[26][14]~DUPLICATE , mem_reg|registers[26][14]~DUPLICATE, monocicle, 1
instance = comp, \display_pc|Mux1~6 , display_pc|Mux1~6, monocicle, 1
instance = comp, \display_pc|Mux1~3 , display_pc|Mux1~3, monocicle, 1
instance = comp, \mem_reg|registers[16][14]~DUPLICATE , mem_reg|registers[16][14]~DUPLICATE, monocicle, 1
instance = comp, \display_pc|Mux1~5 , display_pc|Mux1~5, monocicle, 1
instance = comp, \display_pc|Mux1~7 , display_pc|Mux1~7, monocicle, 1
instance = comp, \display_pc|Mux1~16 , display_pc|Mux1~16, monocicle, 1
instance = comp, \display_pc|Mux1~14 , display_pc|Mux1~14, monocicle, 1
instance = comp, \display_pc|Mux1~13 , display_pc|Mux1~13, monocicle, 1
instance = comp, \mem_reg|registers[18][30] , mem_reg|registers[18][30], monocicle, 1
instance = comp, \display_pc|Mux1~15 , display_pc|Mux1~15, monocicle, 1
instance = comp, \display_pc|Mux1~17 , display_pc|Mux1~17, monocicle, 1
instance = comp, \display_pc|Mux1~20 , display_pc|Mux1~20, monocicle, 1
instance = comp, \display_pc|Mux1~21 , display_pc|Mux1~21, monocicle, 1
instance = comp, \display_pc|Mux1~19 , display_pc|Mux1~19, monocicle, 1
instance = comp, \display_pc|Mux1~18 , display_pc|Mux1~18, monocicle, 1
instance = comp, \display_pc|Mux1~22 , display_pc|Mux1~22, monocicle, 1
instance = comp, \display_pc|Mux1~23 , display_pc|Mux1~23, monocicle, 1
instance = comp, \display_pc|Mux1~24 , display_pc|Mux1~24, monocicle, 1
instance = comp, \display_pc|Mux2~7 , display_pc|Mux2~7, monocicle, 1
instance = comp, \mem_reg|registers[28][13] , mem_reg|registers[28][13], monocicle, 1
instance = comp, \display_pc|Mux2~8 , display_pc|Mux2~8, monocicle, 1
instance = comp, \display_pc|Mux2~5 , display_pc|Mux2~5, monocicle, 1
instance = comp, \display_pc|Mux2~6 , display_pc|Mux2~6, monocicle, 1
instance = comp, \display_pc|Mux2~9 , display_pc|Mux2~9, monocicle, 1
instance = comp, \mem_reg|registers[28][29]~DUPLICATE , mem_reg|registers[28][29]~DUPLICATE, monocicle, 1
instance = comp, \display_pc|Mux2~18 , display_pc|Mux2~18, monocicle, 1
instance = comp, \display_pc|Mux2~16 , display_pc|Mux2~16, monocicle, 1
instance = comp, \display_pc|Mux2~15 , display_pc|Mux2~15, monocicle, 1
instance = comp, \display_pc|Mux2~17 , display_pc|Mux2~17, monocicle, 1
instance = comp, \display_pc|Mux2~19 , display_pc|Mux2~19, monocicle, 1
instance = comp, \display_pc|Mux2~10 , display_pc|Mux2~10, monocicle, 1
instance = comp, \display_pc|Mux2~11 , display_pc|Mux2~11, monocicle, 1
instance = comp, \mem_reg|registers[18][29] , mem_reg|registers[18][29], monocicle, 1
instance = comp, \display_pc|Mux2~12 , display_pc|Mux2~12, monocicle, 1
instance = comp, \display_pc|Mux2~13 , display_pc|Mux2~13, monocicle, 1
instance = comp, \display_pc|Mux2~14 , display_pc|Mux2~14, monocicle, 1
instance = comp, \display_pc|Mux2~2 , display_pc|Mux2~2, monocicle, 1
instance = comp, \mem_reg|registers[24][13] , mem_reg|registers[24][13], monocicle, 1
instance = comp, \display_pc|Mux2~3 , display_pc|Mux2~3, monocicle, 1
instance = comp, \display_pc|Mux2~1 , display_pc|Mux2~1, monocicle, 1
instance = comp, \display_pc|Mux2~0 , display_pc|Mux2~0, monocicle, 1
instance = comp, \display_pc|Mux2~4 , display_pc|Mux2~4, monocicle, 1
instance = comp, \display_pc|Mux2~20 , display_pc|Mux2~20, monocicle, 1
instance = comp, \display_pc|Mux2~21 , display_pc|Mux2~21, monocicle, 1
instance = comp, \display_pc|Mux2~22 , display_pc|Mux2~22, monocicle, 1
instance = comp, \display_pc|display0|WideOr6~0 , display_pc|display0|WideOr6~0, monocicle, 1
instance = comp, \display_pc|display0|WideOr5~0 , display_pc|display0|WideOr5~0, monocicle, 1
instance = comp, \display_pc|display0|WideOr4~0 , display_pc|display0|WideOr4~0, monocicle, 1
instance = comp, \display_pc|display0|WideOr3~0 , display_pc|display0|WideOr3~0, monocicle, 1
instance = comp, \display_pc|display0|WideOr2~0 , display_pc|display0|WideOr2~0, monocicle, 1
instance = comp, \display_pc|display0|WideOr1~0 , display_pc|display0|WideOr1~0, monocicle, 1
instance = comp, \display_pc|display0|WideOr0~0 , display_pc|display0|WideOr0~0, monocicle, 1
instance = comp, \display_pc|Mux6~8 , display_pc|Mux6~8, monocicle, 1
instance = comp, \display_pc|Mux6~5 , display_pc|Mux6~5, monocicle, 1
instance = comp, \display_pc|Mux6~7 , display_pc|Mux6~7, monocicle, 1
instance = comp, \display_pc|Mux6~6 , display_pc|Mux6~6, monocicle, 1
instance = comp, \display_pc|Mux6~9 , display_pc|Mux6~9, monocicle, 1
instance = comp, \display_pc|Mux6~3 , display_pc|Mux6~3, monocicle, 1
instance = comp, \mem_reg|registers[11][9]~DUPLICATE , mem_reg|registers[11][9]~DUPLICATE, monocicle, 1
instance = comp, \display_pc|Mux6~2 , display_pc|Mux6~2, monocicle, 1
instance = comp, \mem_reg|registers[2][9] , mem_reg|registers[2][9], monocicle, 1
instance = comp, \mem_reg|registers[3][9] , mem_reg|registers[3][9], monocicle, 1
instance = comp, \display_pc|Mux6~0 , display_pc|Mux6~0, monocicle, 1
instance = comp, \display_pc|Mux6~1 , display_pc|Mux6~1, monocicle, 1
instance = comp, \display_pc|Mux6~4 , display_pc|Mux6~4, monocicle, 1
instance = comp, \mem_reg|registers[17][25] , mem_reg|registers[17][25], monocicle, 1
instance = comp, \display_pc|Mux6~15 , display_pc|Mux6~15, monocicle, 1
instance = comp, \mem_reg|registers[20][25] , mem_reg|registers[20][25], monocicle, 1
instance = comp, \display_pc|Mux6~16 , display_pc|Mux6~16, monocicle, 1
instance = comp, \display_pc|Mux6~18 , display_pc|Mux6~18, monocicle, 1
instance = comp, \display_pc|Mux6~17 , display_pc|Mux6~17, monocicle, 1
instance = comp, \display_pc|Mux6~19 , display_pc|Mux6~19, monocicle, 1
instance = comp, \display_pc|Mux6~13 , display_pc|Mux6~13, monocicle, 1
instance = comp, \display_pc|Mux6~10 , display_pc|Mux6~10, monocicle, 1
instance = comp, \mem_reg|registers[5][25] , mem_reg|registers[5][25], monocicle, 1
instance = comp, \display_pc|Mux6~11 , display_pc|Mux6~11, monocicle, 1
instance = comp, \mem_reg|registers[9][25]~DUPLICATE , mem_reg|registers[9][25]~DUPLICATE, monocicle, 1
instance = comp, \mem_reg|registers[11][25] , mem_reg|registers[11][25], monocicle, 1
instance = comp, \display_pc|Mux6~12 , display_pc|Mux6~12, monocicle, 1
instance = comp, \display_pc|Mux6~14 , display_pc|Mux6~14, monocicle, 1
instance = comp, \display_pc|Mux6~20 , display_pc|Mux6~20, monocicle, 1
instance = comp, \display_pc|Mux6~21 , display_pc|Mux6~21, monocicle, 1
instance = comp, \display_pc|Mux6~22 , display_pc|Mux6~22, monocicle, 1
instance = comp, \display_pc|Mux7~17 , display_pc|Mux7~17, monocicle, 1
instance = comp, \display_pc|Mux7~16 , display_pc|Mux7~16, monocicle, 1
instance = comp, \display_pc|Mux7~18 , display_pc|Mux7~18, monocicle, 1
instance = comp, \display_pc|Mux7~15 , display_pc|Mux7~15, monocicle, 1
instance = comp, \display_pc|Mux7~19 , display_pc|Mux7~19, monocicle, 1
instance = comp, \display_pc|Mux7~2 , display_pc|Mux7~2, monocicle, 1
instance = comp, \display_pc|Mux7~1 , display_pc|Mux7~1, monocicle, 1
instance = comp, \display_pc|Mux7~0 , display_pc|Mux7~0, monocicle, 1
instance = comp, \mem_reg|registers[27][8] , mem_reg|registers[27][8], monocicle, 1
instance = comp, \mem_reg|registers[25][8]~DUPLICATE , mem_reg|registers[25][8]~DUPLICATE, monocicle, 1
instance = comp, \display_pc|Mux7~3 , display_pc|Mux7~3, monocicle, 1
instance = comp, \display_pc|Mux7~4 , display_pc|Mux7~4, monocicle, 1
instance = comp, \display_pc|Mux7~12 , display_pc|Mux7~12, monocicle, 1
instance = comp, \display_pc|Mux7~10 , display_pc|Mux7~10, monocicle, 1
instance = comp, \display_pc|Mux7~13 , display_pc|Mux7~13, monocicle, 1
instance = comp, \display_pc|Mux7~11 , display_pc|Mux7~11, monocicle, 1
instance = comp, \display_pc|Mux7~14 , display_pc|Mux7~14, monocicle, 1
instance = comp, \display_pc|Mux7~7 , display_pc|Mux7~7, monocicle, 1
instance = comp, \display_pc|Mux7~6 , display_pc|Mux7~6, monocicle, 1
instance = comp, \display_pc|Mux7~5 , display_pc|Mux7~5, monocicle, 1
instance = comp, \mem_reg|registers[30][8] , mem_reg|registers[30][8], monocicle, 1
instance = comp, \display_pc|Mux7~8 , display_pc|Mux7~8, monocicle, 1
instance = comp, \display_pc|Mux7~9 , display_pc|Mux7~9, monocicle, 1
instance = comp, \display_pc|Mux7~20 , display_pc|Mux7~20, monocicle, 1
instance = comp, \display_pc|Mux7~21 , display_pc|Mux7~21, monocicle, 1
instance = comp, \display_pc|Mux7~22 , display_pc|Mux7~22, monocicle, 1
instance = comp, \display_pc|Mux5~12 , display_pc|Mux5~12, monocicle, 1
instance = comp, \display_pc|Mux5~13 , display_pc|Mux5~13, monocicle, 1
instance = comp, \mem_reg|registers[9][10] , mem_reg|registers[9][10], monocicle, 1
instance = comp, \display_pc|Mux5~10 , display_pc|Mux5~10, monocicle, 1
instance = comp, \display_pc|Mux5~11 , display_pc|Mux5~11, monocicle, 1
instance = comp, \display_pc|Mux5~14 , display_pc|Mux5~14, monocicle, 1
instance = comp, \display_pc|Mux5~8 , display_pc|Mux5~8, monocicle, 1
instance = comp, \display_pc|Mux5~5 , display_pc|Mux5~5, monocicle, 1
instance = comp, \display_pc|Mux5~7 , display_pc|Mux5~7, monocicle, 1
instance = comp, \display_pc|Mux5~6 , display_pc|Mux5~6, monocicle, 1
instance = comp, \display_pc|Mux5~9 , display_pc|Mux5~9, monocicle, 1
instance = comp, \display_pc|Mux5~15 , display_pc|Mux5~15, monocicle, 1
instance = comp, \mem_reg|registers[29][10]~DUPLICATE , mem_reg|registers[29][10]~DUPLICATE, monocicle, 1
instance = comp, \display_pc|Mux5~16 , display_pc|Mux5~16, monocicle, 1
instance = comp, \mem_reg|registers[28][26]~DUPLICATE , mem_reg|registers[28][26]~DUPLICATE, monocicle, 1
instance = comp, \mem_reg|registers[30][26] , mem_reg|registers[30][26], monocicle, 1
instance = comp, \display_pc|Mux5~18 , display_pc|Mux5~18, monocicle, 1
instance = comp, \display_pc|Mux5~17 , display_pc|Mux5~17, monocicle, 1
instance = comp, \display_pc|Mux5~19 , display_pc|Mux5~19, monocicle, 1
instance = comp, \display_pc|Mux5~1 , display_pc|Mux5~1, monocicle, 1
instance = comp, \display_pc|Mux5~0 , display_pc|Mux5~0, monocicle, 1
instance = comp, \display_pc|Mux5~2 , display_pc|Mux5~2, monocicle, 1
instance = comp, \mem_reg|registers[17][26]~DUPLICATE , mem_reg|registers[17][26]~DUPLICATE, monocicle, 1
instance = comp, \display_pc|Mux5~3 , display_pc|Mux5~3, monocicle, 1
instance = comp, \display_pc|Mux5~4 , display_pc|Mux5~4, monocicle, 1
instance = comp, \display_pc|Mux5~20 , display_pc|Mux5~20, monocicle, 1
instance = comp, \display_pc|Mux5~21 , display_pc|Mux5~21, monocicle, 1
instance = comp, \display_pc|Mux5~22 , display_pc|Mux5~22, monocicle, 1
instance = comp, \mem_reg|registers[18][11]~DUPLICATE , mem_reg|registers[18][11]~DUPLICATE, monocicle, 1
instance = comp, \display_pc|Mux4~5 , display_pc|Mux4~5, monocicle, 1
instance = comp, \display_pc|Mux4~8 , display_pc|Mux4~8, monocicle, 1
instance = comp, \display_pc|Mux4~6 , display_pc|Mux4~6, monocicle, 1
instance = comp, \display_pc|Mux4~7 , display_pc|Mux4~7, monocicle, 1
instance = comp, \display_pc|Mux4~9 , display_pc|Mux4~9, monocicle, 1
instance = comp, \display_pc|Mux4~17 , display_pc|Mux4~17, monocicle, 1
instance = comp, \display_pc|Mux4~15 , display_pc|Mux4~15, monocicle, 1
instance = comp, \display_pc|Mux4~18 , display_pc|Mux4~18, monocicle, 1
instance = comp, \mem_reg|registers[22][27]~DUPLICATE , mem_reg|registers[22][27]~DUPLICATE, monocicle, 1
instance = comp, \display_pc|Mux4~16 , display_pc|Mux4~16, monocicle, 1
instance = comp, \display_pc|Mux4~19 , display_pc|Mux4~19, monocicle, 1
instance = comp, \display_pc|Mux4~12 , display_pc|Mux4~12, monocicle, 1
instance = comp, \display_pc|Mux4~10 , display_pc|Mux4~10, monocicle, 1
instance = comp, \display_pc|Mux4~11 , display_pc|Mux4~11, monocicle, 1
instance = comp, \mem_reg|registers[13][27] , mem_reg|registers[13][27], monocicle, 1
instance = comp, \display_pc|Mux4~13 , display_pc|Mux4~13, monocicle, 1
instance = comp, \display_pc|Mux4~14 , display_pc|Mux4~14, monocicle, 1
instance = comp, \display_pc|Mux4~2 , display_pc|Mux4~2, monocicle, 1
instance = comp, \display_pc|Mux4~1 , display_pc|Mux4~1, monocicle, 1
instance = comp, \mem_reg|registers[1][11] , mem_reg|registers[1][11], monocicle, 1
instance = comp, \display_pc|Mux4~0 , display_pc|Mux4~0, monocicle, 1
instance = comp, \display_pc|Mux4~3 , display_pc|Mux4~3, monocicle, 1
instance = comp, \display_pc|Mux4~4 , display_pc|Mux4~4, monocicle, 1
instance = comp, \display_pc|Mux4~20 , display_pc|Mux4~20, monocicle, 1
instance = comp, \display_pc|Mux4~21 , display_pc|Mux4~21, monocicle, 1
instance = comp, \display_pc|Mux4~22 , display_pc|Mux4~22, monocicle, 1
instance = comp, \display_pc|display1|WideOr6~0 , display_pc|display1|WideOr6~0, monocicle, 1
instance = comp, \display_pc|display1|WideOr5~0 , display_pc|display1|WideOr5~0, monocicle, 1
instance = comp, \display_pc|display1|WideOr4~0 , display_pc|display1|WideOr4~0, monocicle, 1
instance = comp, \display_pc|display1|WideOr3~0 , display_pc|display1|WideOr3~0, monocicle, 1
instance = comp, \display_pc|display1|WideOr2~0 , display_pc|display1|WideOr2~0, monocicle, 1
instance = comp, \display_pc|display1|WideOr1~0 , display_pc|display1|WideOr1~0, monocicle, 1
instance = comp, \display_pc|display1|WideOr0~0 , display_pc|display1|WideOr0~0, monocicle, 1
instance = comp, \display_pc|Mux9~17 , display_pc|Mux9~17, monocicle, 1
instance = comp, \mem_reg|registers[29][6] , mem_reg|registers[29][6], monocicle, 1
instance = comp, \mem_reg|registers[28][6] , mem_reg|registers[28][6], monocicle, 1
instance = comp, \display_pc|Mux9~16 , display_pc|Mux9~16, monocicle, 1
instance = comp, \mem_reg|registers[30][22]~DUPLICATE , mem_reg|registers[30][22]~DUPLICATE, monocicle, 1
instance = comp, \display_pc|Mux9~18 , display_pc|Mux9~18, monocicle, 1
instance = comp, \display_pc|Mux9~15 , display_pc|Mux9~15, monocicle, 1
instance = comp, \display_pc|Mux9~19 , display_pc|Mux9~19, monocicle, 1
instance = comp, \display_pc|Mux9~1 , display_pc|Mux9~1, monocicle, 1
instance = comp, \display_pc|Mux9~3 , display_pc|Mux9~3, monocicle, 1
instance = comp, \display_pc|Mux9~0 , display_pc|Mux9~0, monocicle, 1
instance = comp, \display_pc|Mux9~2 , display_pc|Mux9~2, monocicle, 1
instance = comp, \display_pc|Mux9~4 , display_pc|Mux9~4, monocicle, 1
instance = comp, \mem_reg|registers[22][6] , mem_reg|registers[22][6], monocicle, 1
instance = comp, \display_pc|Mux9~6 , display_pc|Mux9~6, monocicle, 1
instance = comp, \display_pc|Mux9~8 , display_pc|Mux9~8, monocicle, 1
instance = comp, \display_pc|Mux9~7 , display_pc|Mux9~7, monocicle, 1
instance = comp, \display_pc|Mux9~5 , display_pc|Mux9~5, monocicle, 1
instance = comp, \display_pc|Mux9~9 , display_pc|Mux9~9, monocicle, 1
instance = comp, \display_pc|Mux9~10 , display_pc|Mux9~10, monocicle, 1
instance = comp, \display_pc|Mux9~12 , display_pc|Mux9~12, monocicle, 1
instance = comp, \mem_reg|registers[25][22] , mem_reg|registers[25][22], monocicle, 1
instance = comp, \display_pc|Mux9~13 , display_pc|Mux9~13, monocicle, 1
instance = comp, \display_pc|Mux9~11 , display_pc|Mux9~11, monocicle, 1
instance = comp, \display_pc|Mux9~14 , display_pc|Mux9~14, monocicle, 1
instance = comp, \display_pc|Mux9~20 , display_pc|Mux9~20, monocicle, 1
instance = comp, \display_pc|Mux9~21 , display_pc|Mux9~21, monocicle, 1
instance = comp, \display_pc|Mux9~22 , display_pc|Mux9~22, monocicle, 1
instance = comp, \display_pc|Mux11~17 , display_pc|Mux11~17, monocicle, 1
instance = comp, \display_pc|Mux11~15 , display_pc|Mux11~15, monocicle, 1
instance = comp, \mem_reg|registers[30][4]~DUPLICATE , mem_reg|registers[30][4]~DUPLICATE, monocicle, 1
instance = comp, \mem_reg|registers[29][4] , mem_reg|registers[29][4], monocicle, 1
instance = comp, \display_pc|Mux11~16 , display_pc|Mux11~16, monocicle, 1
instance = comp, \display_pc|Mux11~18 , display_pc|Mux11~18, monocicle, 1
instance = comp, \display_pc|Mux11~19 , display_pc|Mux11~19, monocicle, 1
instance = comp, \display_pc|Mux11~3 , display_pc|Mux11~3, monocicle, 1
instance = comp, \mem_reg|registers[3][4] , mem_reg|registers[3][4], monocicle, 1
instance = comp, \display_pc|Mux11~0 , display_pc|Mux11~0, monocicle, 1
instance = comp, \display_pc|Mux11~1 , display_pc|Mux11~1, monocicle, 1
instance = comp, \display_pc|Mux11~2 , display_pc|Mux11~2, monocicle, 1
instance = comp, \display_pc|Mux11~4 , display_pc|Mux11~4, monocicle, 1
instance = comp, \mem_reg|registers[24][20] , mem_reg|registers[24][20], monocicle, 1
instance = comp, \display_pc|Mux11~13 , display_pc|Mux11~13, monocicle, 1
instance = comp, \mem_reg|registers[8][20] , mem_reg|registers[8][20], monocicle, 1
instance = comp, \display_pc|Mux11~12 , display_pc|Mux11~12, monocicle, 1
instance = comp, \display_pc|Mux11~10 , display_pc|Mux11~10, monocicle, 1
instance = comp, \mem_reg|registers[25][4]~DUPLICATE , mem_reg|registers[25][4]~DUPLICATE, monocicle, 1
instance = comp, \display_pc|Mux11~11 , display_pc|Mux11~11, monocicle, 1
instance = comp, \display_pc|Mux11~14 , display_pc|Mux11~14, monocicle, 1
instance = comp, \display_pc|Mux11~5 , display_pc|Mux11~5, monocicle, 1
instance = comp, \display_pc|Mux11~7 , display_pc|Mux11~7, monocicle, 1
instance = comp, \display_pc|Mux11~6 , display_pc|Mux11~6, monocicle, 1
instance = comp, \mem_reg|registers[21][20]~DUPLICATE , mem_reg|registers[21][20]~DUPLICATE, monocicle, 1
instance = comp, \mem_reg|registers[23][20] , mem_reg|registers[23][20], monocicle, 1
instance = comp, \display_pc|Mux11~8 , display_pc|Mux11~8, monocicle, 1
instance = comp, \display_pc|Mux11~9 , display_pc|Mux11~9, monocicle, 1
instance = comp, \display_pc|Mux11~20 , display_pc|Mux11~20, monocicle, 1
instance = comp, \display_pc|Mux11~21 , display_pc|Mux11~21, monocicle, 1
instance = comp, \display_pc|Mux11~22 , display_pc|Mux11~22, monocicle, 1
instance = comp, \display_pc|Mux10~15 , display_pc|Mux10~15, monocicle, 1
instance = comp, \display_pc|Mux10~17 , display_pc|Mux10~17, monocicle, 1
instance = comp, \mem_reg|registers[20][21]~DUPLICATE , mem_reg|registers[20][21]~DUPLICATE, monocicle, 1
instance = comp, \display_pc|Mux10~16 , display_pc|Mux10~16, monocicle, 1
instance = comp, \display_pc|Mux10~18 , display_pc|Mux10~18, monocicle, 1
instance = comp, \display_pc|Mux10~19 , display_pc|Mux10~19, monocicle, 1
instance = comp, \display_pc|Mux10~11 , display_pc|Mux10~11, monocicle, 1
instance = comp, \display_pc|Mux10~10 , display_pc|Mux10~10, monocicle, 1
instance = comp, \display_pc|Mux10~13 , display_pc|Mux10~13, monocicle, 1
instance = comp, \display_pc|Mux10~12 , display_pc|Mux10~12, monocicle, 1
instance = comp, \display_pc|Mux10~14 , display_pc|Mux10~14, monocicle, 1
instance = comp, \display_pc|Mux10~3 , display_pc|Mux10~3, monocicle, 1
instance = comp, \display_pc|Mux10~0 , display_pc|Mux10~0, monocicle, 1
instance = comp, \mem_reg|registers[9][5] , mem_reg|registers[9][5], monocicle, 1
instance = comp, \display_pc|Mux10~2 , display_pc|Mux10~2, monocicle, 1
instance = comp, \display_pc|Mux10~1 , display_pc|Mux10~1, monocicle, 1
instance = comp, \display_pc|Mux10~4 , display_pc|Mux10~4, monocicle, 1
instance = comp, \mem_reg|registers[18][5] , mem_reg|registers[18][5], monocicle, 1
instance = comp, \display_pc|Mux10~5 , display_pc|Mux10~5, monocicle, 1
instance = comp, \mem_reg|registers[21][5] , mem_reg|registers[21][5], monocicle, 1
instance = comp, \mem_reg|registers[20][5] , mem_reg|registers[20][5], monocicle, 1
instance = comp, \display_pc|Mux10~6 , display_pc|Mux10~6, monocicle, 1
instance = comp, \mem_reg|registers[31][5]~DUPLICATE , mem_reg|registers[31][5]~DUPLICATE, monocicle, 1
instance = comp, \display_pc|Mux10~8 , display_pc|Mux10~8, monocicle, 1
instance = comp, \mem_reg|registers[24][5]~DUPLICATE , mem_reg|registers[24][5]~DUPLICATE, monocicle, 1
instance = comp, \display_pc|Mux10~7 , display_pc|Mux10~7, monocicle, 1
instance = comp, \display_pc|Mux10~9 , display_pc|Mux10~9, monocicle, 1
instance = comp, \display_pc|Mux10~20 , display_pc|Mux10~20, monocicle, 1
instance = comp, \display_pc|Mux10~21 , display_pc|Mux10~21, monocicle, 1
instance = comp, \display_pc|Mux10~22 , display_pc|Mux10~22, monocicle, 1
instance = comp, \mem_reg|registers[2][7] , mem_reg|registers[2][7], monocicle, 1
instance = comp, \mem_reg|registers[1][7] , mem_reg|registers[1][7], monocicle, 1
instance = comp, \display_pc|Mux8~0 , display_pc|Mux8~0, monocicle, 1
instance = comp, \display_pc|Mux8~2 , display_pc|Mux8~2, monocicle, 1
instance = comp, \display_pc|Mux8~1 , display_pc|Mux8~1, monocicle, 1
instance = comp, \display_pc|Mux8~3 , display_pc|Mux8~3, monocicle, 1
instance = comp, \display_pc|Mux8~4 , display_pc|Mux8~4, monocicle, 1
instance = comp, \display_pc|Mux8~12 , display_pc|Mux8~12, monocicle, 1
instance = comp, \display_pc|Mux8~10 , display_pc|Mux8~10, monocicle, 1
instance = comp, \mem_reg|registers[13][23]~DUPLICATE , mem_reg|registers[13][23]~DUPLICATE, monocicle, 1
instance = comp, \display_pc|Mux8~13 , display_pc|Mux8~13, monocicle, 1
instance = comp, \display_pc|Mux8~11 , display_pc|Mux8~11, monocicle, 1
instance = comp, \display_pc|Mux8~14 , display_pc|Mux8~14, monocicle, 1
instance = comp, \display_pc|Mux8~6 , display_pc|Mux8~6, monocicle, 1
instance = comp, \display_pc|Mux8~7 , display_pc|Mux8~7, monocicle, 1
instance = comp, \display_pc|Mux8~5 , display_pc|Mux8~5, monocicle, 1
instance = comp, \mem_reg|registers[28][7]~DUPLICATE , mem_reg|registers[28][7]~DUPLICATE, monocicle, 1
instance = comp, \display_pc|Mux8~8 , display_pc|Mux8~8, monocicle, 1
instance = comp, \display_pc|Mux8~9 , display_pc|Mux8~9, monocicle, 1
instance = comp, \display_pc|Mux8~16 , display_pc|Mux8~16, monocicle, 1
instance = comp, \mem_reg|registers[18][23] , mem_reg|registers[18][23], monocicle, 1
instance = comp, \display_pc|Mux8~15 , display_pc|Mux8~15, monocicle, 1
instance = comp, \mem_reg|registers[29][23]~DUPLICATE , mem_reg|registers[29][23]~DUPLICATE, monocicle, 1
instance = comp, \display_pc|Mux8~18 , display_pc|Mux8~18, monocicle, 1
instance = comp, \display_pc|Mux8~17 , display_pc|Mux8~17, monocicle, 1
instance = comp, \display_pc|Mux8~19 , display_pc|Mux8~19, monocicle, 1
instance = comp, \display_pc|Mux8~20 , display_pc|Mux8~20, monocicle, 1
instance = comp, \display_pc|Mux8~21 , display_pc|Mux8~21, monocicle, 1
instance = comp, \display_pc|Mux8~22 , display_pc|Mux8~22, monocicle, 1
instance = comp, \display_pc|display2|WideOr6~0 , display_pc|display2|WideOr6~0, monocicle, 1
instance = comp, \display_pc|display2|WideOr5~0 , display_pc|display2|WideOr5~0, monocicle, 1
instance = comp, \display_pc|display2|WideOr4~0 , display_pc|display2|WideOr4~0, monocicle, 1
instance = comp, \display_pc|display2|WideOr3~0 , display_pc|display2|WideOr3~0, monocicle, 1
instance = comp, \display_pc|display2|WideOr2~0 , display_pc|display2|WideOr2~0, monocicle, 1
instance = comp, \display_pc|display2|WideOr1~0 , display_pc|display2|WideOr1~0, monocicle, 1
instance = comp, \display_pc|display2|WideOr0~0 , display_pc|display2|WideOr0~0, monocicle, 1
instance = comp, \mem_reg|registers[5][16] , mem_reg|registers[5][16], monocicle, 1
instance = comp, \display_pc|Mux15~9 , display_pc|Mux15~9, monocicle, 1
instance = comp, \display_pc|Mux15~8 , display_pc|Mux15~8, monocicle, 1
instance = comp, \display_pc|Mux15~7 , display_pc|Mux15~7, monocicle, 1
instance = comp, \mem_reg|registers[22][16] , mem_reg|registers[22][16], monocicle, 1
instance = comp, \display_pc|Mux15~10 , display_pc|Mux15~10, monocicle, 1
instance = comp, \display_pc|Mux15~11 , display_pc|Mux15~11, monocicle, 1
instance = comp, \mem_reg|registers[1][0] , mem_reg|registers[1][0], monocicle, 1
instance = comp, \mem_reg|registers[2][0] , mem_reg|registers[2][0], monocicle, 1
instance = comp, \display_pc|Mux15~2 , display_pc|Mux15~2, monocicle, 1
instance = comp, \mem_reg|registers[1][16] , mem_reg|registers[1][16], monocicle, 1
instance = comp, \display_pc|Mux15~4 , display_pc|Mux15~4, monocicle, 1
instance = comp, \display_pc|Mux15~5 , display_pc|Mux15~5, monocicle, 1
instance = comp, \mem_reg|registers[17][0] , mem_reg|registers[17][0], monocicle, 1
instance = comp, \display_pc|Mux15~3 , display_pc|Mux15~3, monocicle, 1
instance = comp, \display_pc|Mux15~6 , display_pc|Mux15~6, monocicle, 1
instance = comp, \display_pc|Mux15~15 , display_pc|Mux15~15, monocicle, 1
instance = comp, \mem_reg|registers[24][0] , mem_reg|registers[24][0], monocicle, 1
instance = comp, \display_pc|Mux15~13 , display_pc|Mux15~13, monocicle, 1
instance = comp, \mem_reg|registers[10][0]~DUPLICATE , mem_reg|registers[10][0]~DUPLICATE, monocicle, 1
instance = comp, \display_pc|Mux15~12 , display_pc|Mux15~12, monocicle, 1
instance = comp, \display_pc|Mux15~14 , display_pc|Mux15~14, monocicle, 1
instance = comp, \display_pc|Mux15~16 , display_pc|Mux15~16, monocicle, 1
instance = comp, \display_pc|Mux15~17 , display_pc|Mux15~17, monocicle, 1
instance = comp, \display_pc|Mux15~20 , display_pc|Mux15~20, monocicle, 1
instance = comp, \mem_reg|registers[28][0]~DUPLICATE , mem_reg|registers[28][0]~DUPLICATE, monocicle, 1
instance = comp, \mem_reg|registers[29][0] , mem_reg|registers[29][0], monocicle, 1
instance = comp, \display_pc|Mux15~18 , display_pc|Mux15~18, monocicle, 1
instance = comp, \display_pc|Mux15~19 , display_pc|Mux15~19, monocicle, 1
instance = comp, \display_pc|Mux15~21 , display_pc|Mux15~21, monocicle, 1
instance = comp, \display_pc|Mux15~22 , display_pc|Mux15~22, monocicle, 1
instance = comp, \display_pc|Mux15~23 , display_pc|Mux15~23, monocicle, 1
instance = comp, \display_pc|Mux15~24 , display_pc|Mux15~24, monocicle, 1
instance = comp, \display_pc|Mux13~16 , display_pc|Mux13~16, monocicle, 1
instance = comp, \display_pc|Mux13~18 , display_pc|Mux13~18, monocicle, 1
instance = comp, \display_pc|Mux13~15 , display_pc|Mux13~15, monocicle, 1
instance = comp, \mem_reg|registers[13][18] , mem_reg|registers[13][18], monocicle, 1
instance = comp, \display_pc|Mux13~17 , display_pc|Mux13~17, monocicle, 1
instance = comp, \display_pc|Mux13~19 , display_pc|Mux13~19, monocicle, 1
instance = comp, \mem_reg|registers[22][18] , mem_reg|registers[22][18], monocicle, 1
instance = comp, \mem_reg|registers[20][18]~DUPLICATE , mem_reg|registers[20][18]~DUPLICATE, monocicle, 1
instance = comp, \display_pc|Mux13~8 , display_pc|Mux13~8, monocicle, 1
instance = comp, \display_pc|Mux13~5 , display_pc|Mux13~5, monocicle, 1
instance = comp, \display_pc|Mux13~7 , display_pc|Mux13~7, monocicle, 1
instance = comp, \display_pc|Mux13~6 , display_pc|Mux13~6, monocicle, 1
instance = comp, \display_pc|Mux13~9 , display_pc|Mux13~9, monocicle, 1
instance = comp, \display_pc|Mux13~3 , display_pc|Mux13~3, monocicle, 1
instance = comp, \display_pc|Mux13~0 , display_pc|Mux13~0, monocicle, 1
instance = comp, \display_pc|Mux13~2 , display_pc|Mux13~2, monocicle, 1
instance = comp, \display_pc|Mux13~1 , display_pc|Mux13~1, monocicle, 1
instance = comp, \display_pc|Mux13~4 , display_pc|Mux13~4, monocicle, 1
instance = comp, \display_pc|Mux13~10 , display_pc|Mux13~10, monocicle, 1
instance = comp, \mem_reg|registers[27][2] , mem_reg|registers[27][2], monocicle, 1
instance = comp, \display_pc|Mux13~11 , display_pc|Mux13~11, monocicle, 1
instance = comp, \display_pc|Mux13~13 , display_pc|Mux13~13, monocicle, 1
instance = comp, \display_pc|Mux13~12 , display_pc|Mux13~12, monocicle, 1
instance = comp, \display_pc|Mux13~14 , display_pc|Mux13~14, monocicle, 1
instance = comp, \display_pc|Mux13~20 , display_pc|Mux13~20, monocicle, 1
instance = comp, \display_pc|Mux13~21 , display_pc|Mux13~21, monocicle, 1
instance = comp, \display_pc|Mux13~22 , display_pc|Mux13~22, monocicle, 1
instance = comp, \display_pc|Mux14~17 , display_pc|Mux14~17, monocicle, 1
instance = comp, \display_pc|Mux14~16 , display_pc|Mux14~16, monocicle, 1
instance = comp, \mem_reg|registers[17][17] , mem_reg|registers[17][17], monocicle, 1
instance = comp, \display_pc|Mux14~15 , display_pc|Mux14~15, monocicle, 1
instance = comp, \display_pc|Mux14~18 , display_pc|Mux14~18, monocicle, 1
instance = comp, \display_pc|Mux14~19 , display_pc|Mux14~19, monocicle, 1
instance = comp, \display_pc|Mux14~3 , display_pc|Mux14~3, monocicle, 1
instance = comp, \display_pc|Mux14~0 , display_pc|Mux14~0, monocicle, 1
instance = comp, \mem_reg|registers[9][1] , mem_reg|registers[9][1], monocicle, 1
instance = comp, \display_pc|Mux14~2 , display_pc|Mux14~2, monocicle, 1
instance = comp, \display_pc|Mux14~1 , display_pc|Mux14~1, monocicle, 1
instance = comp, \display_pc|Mux14~4 , display_pc|Mux14~4, monocicle, 1
instance = comp, \display_pc|Mux14~13 , display_pc|Mux14~13, monocicle, 1
instance = comp, \mem_reg|registers[6][17]~DUPLICATE , mem_reg|registers[6][17]~DUPLICATE, monocicle, 1
instance = comp, \display_pc|Mux14~11 , display_pc|Mux14~11, monocicle, 1
instance = comp, \display_pc|Mux14~12 , display_pc|Mux14~12, monocicle, 1
instance = comp, \mem_reg|registers[3][17]~DUPLICATE , mem_reg|registers[3][17]~DUPLICATE, monocicle, 1
instance = comp, \display_pc|Mux14~10 , display_pc|Mux14~10, monocicle, 1
instance = comp, \display_pc|Mux14~14 , display_pc|Mux14~14, monocicle, 1
instance = comp, \mem_reg|registers[20][1] , mem_reg|registers[20][1], monocicle, 1
instance = comp, \mem_reg|registers[22][1]~DUPLICATE , mem_reg|registers[22][1]~DUPLICATE, monocicle, 1
instance = comp, \display_pc|Mux14~6 , display_pc|Mux14~6, monocicle, 1
instance = comp, \mem_reg|registers[29][1]~DUPLICATE , mem_reg|registers[29][1]~DUPLICATE, monocicle, 1
instance = comp, \mem_reg|registers[30][1]~DUPLICATE , mem_reg|registers[30][1]~DUPLICATE, monocicle, 1
instance = comp, \mem_reg|registers[31][1] , mem_reg|registers[31][1], monocicle, 1
instance = comp, \display_pc|Mux14~8 , display_pc|Mux14~8, monocicle, 1
instance = comp, \display_pc|Mux14~7 , display_pc|Mux14~7, monocicle, 1
instance = comp, \mem_reg|registers[17][1] , mem_reg|registers[17][1], monocicle, 1
instance = comp, \display_pc|Mux14~5 , display_pc|Mux14~5, monocicle, 1
instance = comp, \display_pc|Mux14~9 , display_pc|Mux14~9, monocicle, 1
instance = comp, \display_pc|Mux14~20 , display_pc|Mux14~20, monocicle, 1
instance = comp, \display_pc|Mux14~21 , display_pc|Mux14~21, monocicle, 1
instance = comp, \display_pc|Mux14~22 , display_pc|Mux14~22, monocicle, 1
instance = comp, \mem_reg|registers[24][3] , mem_reg|registers[24][3], monocicle, 1
instance = comp, \mem_reg|Mux92~22 , mem_reg|Mux92~22, monocicle, 1
instance = comp, \mem_reg|Mux92~9 , mem_reg|Mux92~9, monocicle, 1
instance = comp, \mem_reg|registers[15][3]~DUPLICATE , mem_reg|registers[15][3]~DUPLICATE, monocicle, 1
instance = comp, \mem_reg|Mux92~14 , mem_reg|Mux92~14, monocicle, 1
instance = comp, \mem_reg|Mux92~1 , mem_reg|Mux92~1, monocicle, 1
instance = comp, \mem_reg|Mux92~0 , mem_reg|Mux92~0, monocicle, 1
instance = comp, \mem_reg|Mux92~26 , mem_reg|Mux92~26, monocicle, 1
instance = comp, \mem_reg|Mux92~18 , mem_reg|Mux92~18, monocicle, 1
instance = comp, \mem_reg|Mux92~5 , mem_reg|Mux92~5, monocicle, 1
instance = comp, \mem_reg|Mux92~13 , mem_reg|Mux92~13, monocicle, 1
instance = comp, \mem_reg|Mux76~14 , mem_reg|Mux76~14, monocicle, 1
instance = comp, \mem_reg|Mux76~1 , mem_reg|Mux76~1, monocicle, 1
instance = comp, \mem_reg|Mux76~22 , mem_reg|Mux76~22, monocicle, 1
instance = comp, \mem_reg|Mux76~9 , mem_reg|Mux76~9, monocicle, 1
instance = comp, \mem_reg|registers[2][19] , mem_reg|registers[2][19], monocicle, 1
instance = comp, \mem_reg|Mux76~0 , mem_reg|Mux76~0, monocicle, 1
instance = comp, \mem_reg|Mux76~26 , mem_reg|Mux76~26, monocicle, 1
instance = comp, \mem_reg|Mux76~18 , mem_reg|Mux76~18, monocicle, 1
instance = comp, \mem_reg|Mux76~5 , mem_reg|Mux76~5, monocicle, 1
instance = comp, \mem_reg|Mux76~13 , mem_reg|Mux76~13, monocicle, 1
instance = comp, \display_pc|Mux12~0 , display_pc|Mux12~0, monocicle, 1
instance = comp, \display_pc|display3|WideOr6~0 , display_pc|display3|WideOr6~0, monocicle, 1
instance = comp, \display_pc|display3|WideOr5~0 , display_pc|display3|WideOr5~0, monocicle, 1
instance = comp, \display_pc|display3|WideOr4~0 , display_pc|display3|WideOr4~0, monocicle, 1
instance = comp, \display_pc|display3|WideOr3~0 , display_pc|display3|WideOr3~0, monocicle, 1
instance = comp, \display_pc|display3|WideOr2~0 , display_pc|display3|WideOr2~0, monocicle, 1
instance = comp, \display_pc|display3|WideOr1~0 , display_pc|display3|WideOr1~0, monocicle, 1
instance = comp, \display_pc|display3|WideOr0~0 , display_pc|display3|WideOr0~0, monocicle, 1
instance = comp, \~QUARTUS_CREATED_GND~I , ~QUARTUS_CREATED_GND~I, monocicle, 1
