#-----------------------------------------------------------
# Vivado v2019.1 (64-bit)
# SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
# IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
# Start of session at: Mon May 11 21:45:31 2020
# Process ID: 11208
# Current directory: C:/Users/YaKerTaker/Google Drive/8vo/Arquitectura-Computadoras/Practica10/Pila
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent11116 C:\Users\YaKerTaker\Google Drive\8vo\Arquitectura-Computadoras\Practica10\Pila\Pila.xpr
# Log file: C:/Users/YaKerTaker/Google Drive/8vo/Arquitectura-Computadoras/Practica10/Pila/vivado.log
# Journal file: C:/Users/YaKerTaker/Google Drive/8vo/Arquitectura-Computadoras/Practica10/Pila\vivado.jou
#-----------------------------------------------------------
start_gui
open_project {C:/Users/YaKerTaker/Google Drive/8vo/Arquitectura-Computadoras/Practica10/Pila/Pila.xpr}
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2019.1/data/ip'.
open_project: Time (s): cpu = 00:00:10 ; elapsed = 00:00:22 . Memory (MB): peak = 657.516 ; gain = 77.555
update_compile_order -fileset sources_1
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/YaKerTaker/Google Drive/8vo/Arquitectura-Computadoras/Practica10/Pila/Pila.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'test_bench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/YaKerTaker/Google Drive/8vo/Arquitectura-Computadoras/Practica10/Pila/Pila.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj test_bench_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/YaKerTaker/Google Drive/8vo/Arquitectura-Computadoras/Practica10/Pila/Pila.srcs/sources_1/new/Pila.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'Pila'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/YaKerTaker/Google Drive/8vo/Arquitectura-Computadoras/Practica10/Pila/Pila.srcs/sim_1/new/test_bench.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'test_bench'
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/YaKerTaker/Google Drive/8vo/Arquitectura-Computadoras/Practica10/Pila/Pila.sim/sim_1/behav/xsim'
"xelab -wto 837437d138aa4004936e74f9f8555baa --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot test_bench_behav xil_defaultlib.test_bench -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 837437d138aa4004936e74f9f8555baa --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot test_bench_behav xil_defaultlib.test_bench -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package ieee.std_logic_textio
Compiling architecture behavioral of entity xil_defaultlib.Pila [pila_default]
Compiling architecture behavioral of entity xil_defaultlib.test_bench
Built simulation snapshot test_bench_behav

****** Webtalk v2019.1 (64-bit)
  **** SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
  **** IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source C:/Users/YaKerTaker/Google -notrace
couldn't read file "C:/Users/YaKerTaker/Google": permission denied
INFO: [Common 17-206] Exiting Webtalk at Mon May 11 21:51:51 2020...
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 702.383 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/YaKerTaker/Google Drive/8vo/Arquitectura-Computadoras/Practica10/Pila/Pila.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "test_bench_behav -key {Behavioral:sim_1:Functional:test_bench} -tclbatch {test_bench.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.1
Time resolution is 1 ps
source test_bench.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
add_wave: Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 702.555 ; gain = 0.000
# run 1000ns
ERROR: Index -1 out of bound 0 to 7
Time: 325 ns  Iteration: 1  Process: /test_bench/stack/line__19
  File: C:/Users/YaKerTaker/Google Drive/8vo/Arquitectura-Computadoras/Practica10/Pila/Pila.srcs/sources_1/new/Pila.vhd

HDL Line: C:/Users/YaKerTaker/Google Drive/8vo/Arquitectura-Computadoras/Practica10/Pila/Pila.srcs/sources_1/new/Pila.vhd:37
xsim: Time (s): cpu = 00:00:07 ; elapsed = 00:00:11 . Memory (MB): peak = 702.555 ; gain = 0.172
INFO: [USF-XSim-96] XSim completed. Design snapshot 'test_bench_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:09 ; elapsed = 00:00:20 . Memory (MB): peak = 702.555 ; gain = 0.172
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/YaKerTaker/Google Drive/8vo/Arquitectura-Computadoras/Practica10/Pila/Pila.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'test_bench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/YaKerTaker/Google Drive/8vo/Arquitectura-Computadoras/Practica10/Pila/Pila.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj test_bench_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/YaKerTaker/Google Drive/8vo/Arquitectura-Computadoras/Practica10/Pila/Pila.srcs/sim_1/new/test_bench.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'test_bench'
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/YaKerTaker/Google Drive/8vo/Arquitectura-Computadoras/Practica10/Pila/Pila.sim/sim_1/behav/xsim'
"xelab -wto 837437d138aa4004936e74f9f8555baa --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot test_bench_behav xil_defaultlib.test_bench -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 837437d138aa4004936e74f9f8555baa --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot test_bench_behav xil_defaultlib.test_bench -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package ieee.std_logic_textio
Compiling architecture behavioral of entity xil_defaultlib.Pila [pila_default]
Compiling architecture behavioral of entity xil_defaultlib.test_bench
Built simulation snapshot test_bench_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/YaKerTaker/Google Drive/8vo/Arquitectura-Computadoras/Practica10/Pila/Pila.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "test_bench_behav -key {Behavioral:sim_1:Functional:test_bench} -tclbatch {test_bench.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.1
Time resolution is 1 ps
source test_bench.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
ERROR: Index -1 out of bound 0 to 7
Time: 225 ns  Iteration: 1  Process: /test_bench/stack/line__19
  File: C:/Users/YaKerTaker/Google Drive/8vo/Arquitectura-Computadoras/Practica10/Pila/Pila.srcs/sources_1/new/Pila.vhd

HDL Line: C:/Users/YaKerTaker/Google Drive/8vo/Arquitectura-Computadoras/Practica10/Pila/Pila.srcs/sources_1/new/Pila.vhd:37
INFO: [USF-XSim-96] XSim completed. Design snapshot 'test_bench_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:00:07 . Memory (MB): peak = 725.137 ; gain = 11.516
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/YaKerTaker/Google Drive/8vo/Arquitectura-Computadoras/Practica10/Pila/Pila.runs/synth_1

launch_runs synth_1 -jobs 2
[Mon May 11 21:54:24 2020] Launched synth_1...
Run output will be captured here: C:/Users/YaKerTaker/Google Drive/8vo/Arquitectura-Computadoras/Practica10/Pila/Pila.runs/synth_1/runme.log
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/YaKerTaker/Google Drive/8vo/Arquitectura-Computadoras/Practica10/Pila/Pila.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'test_bench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/YaKerTaker/Google Drive/8vo/Arquitectura-Computadoras/Practica10/Pila/Pila.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj test_bench_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/YaKerTaker/Google Drive/8vo/Arquitectura-Computadoras/Practica10/Pila/Pila.sim/sim_1/behav/xsim'
"xelab -wto 837437d138aa4004936e74f9f8555baa --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot test_bench_behav xil_defaultlib.test_bench -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 837437d138aa4004936e74f9f8555baa --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot test_bench_behav xil_defaultlib.test_bench -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/YaKerTaker/Google Drive/8vo/Arquitectura-Computadoras/Practica10/Pila/Pila.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "test_bench_behav -key {Behavioral:sim_1:Functional:test_bench} -tclbatch {test_bench.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.1
Time resolution is 1 ps
source test_bench.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
ERROR: Index -1 out of bound 0 to 7
Time: 225 ns  Iteration: 1  Process: /test_bench/stack/line__19
  File: C:/Users/YaKerTaker/Google Drive/8vo/Arquitectura-Computadoras/Practica10/Pila/Pila.srcs/sources_1/new/Pila.vhd

HDL Line: C:/Users/YaKerTaker/Google Drive/8vo/Arquitectura-Computadoras/Practica10/Pila/Pila.srcs/sources_1/new/Pila.vhd:37
INFO: [USF-XSim-96] XSim completed. Design snapshot 'test_bench_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 725.137 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/YaKerTaker/Google Drive/8vo/Arquitectura-Computadoras/Practica10/Pila/Pila.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'test_bench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/YaKerTaker/Google Drive/8vo/Arquitectura-Computadoras/Practica10/Pila/Pila.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj test_bench_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/YaKerTaker/Google Drive/8vo/Arquitectura-Computadoras/Practica10/Pila/Pila.srcs/sim_1/new/test_bench.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'test_bench'
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/YaKerTaker/Google Drive/8vo/Arquitectura-Computadoras/Practica10/Pila/Pila.sim/sim_1/behav/xsim'
"xelab -wto 837437d138aa4004936e74f9f8555baa --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot test_bench_behav xil_defaultlib.test_bench -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 837437d138aa4004936e74f9f8555baa --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot test_bench_behav xil_defaultlib.test_bench -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package ieee.std_logic_textio
Compiling architecture behavioral of entity xil_defaultlib.Pila [pila_default]
Compiling architecture behavioral of entity xil_defaultlib.test_bench
Built simulation snapshot test_bench_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/YaKerTaker/Google Drive/8vo/Arquitectura-Computadoras/Practica10/Pila/Pila.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "test_bench_behav -key {Behavioral:sim_1:Functional:test_bench} -tclbatch {test_bench.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.1
Time resolution is 1 ps
source test_bench.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
ERROR: Index -1 out of bound 0 to 7
Time: 225 ns  Iteration: 1  Process: /test_bench/stack/line__19
  File: C:/Users/YaKerTaker/Google Drive/8vo/Arquitectura-Computadoras/Practica10/Pila/Pila.srcs/sources_1/new/Pila.vhd

HDL Line: C:/Users/YaKerTaker/Google Drive/8vo/Arquitectura-Computadoras/Practica10/Pila/Pila.srcs/sources_1/new/Pila.vhd:37
INFO: [USF-XSim-96] XSim completed. Design snapshot 'test_bench_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:07 . Memory (MB): peak = 725.137 ; gain = 0.000
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/YaKerTaker/Google Drive/8vo/Arquitectura-Computadoras/Practica10/Pila/Pila.runs/synth_1

launch_runs synth_1 -jobs 2
[Mon May 11 22:01:37 2020] Launched synth_1...
Run output will be captured here: C:/Users/YaKerTaker/Google Drive/8vo/Arquitectura-Computadoras/Practica10/Pila/Pila.runs/synth_1/runme.log
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/YaKerTaker/Google Drive/8vo/Arquitectura-Computadoras/Practica10/Pila/Pila.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'test_bench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/YaKerTaker/Google Drive/8vo/Arquitectura-Computadoras/Practica10/Pila/Pila.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj test_bench_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/YaKerTaker/Google Drive/8vo/Arquitectura-Computadoras/Practica10/Pila/Pila.srcs/sources_1/new/Pila.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'Pila'
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/YaKerTaker/Google Drive/8vo/Arquitectura-Computadoras/Practica10/Pila/Pila.sim/sim_1/behav/xsim'
"xelab -wto 837437d138aa4004936e74f9f8555baa --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot test_bench_behav xil_defaultlib.test_bench -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 837437d138aa4004936e74f9f8555baa --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot test_bench_behav xil_defaultlib.test_bench -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package ieee.std_logic_textio
Compiling architecture behavioral of entity xil_defaultlib.Pila [pila_default]
Compiling architecture behavioral of entity xil_defaultlib.test_bench
Built simulation snapshot test_bench_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/YaKerTaker/Google Drive/8vo/Arquitectura-Computadoras/Practica10/Pila/Pila.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "test_bench_behav -key {Behavioral:sim_1:Functional:test_bench} -tclbatch {test_bench.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.1
Time resolution is 1 ps
source test_bench.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
ERROR: Index -1 out of bound 0 to 7
Time: 225 ns  Iteration: 1  Process: /test_bench/stack/line__19
  File: C:/Users/YaKerTaker/Google Drive/8vo/Arquitectura-Computadoras/Practica10/Pila/Pila.srcs/sources_1/new/Pila.vhd

HDL Line: C:/Users/YaKerTaker/Google Drive/8vo/Arquitectura-Computadoras/Practica10/Pila/Pila.srcs/sources_1/new/Pila.vhd:35
INFO: [USF-XSim-96] XSim completed. Design snapshot 'test_bench_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 789.938 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/YaKerTaker/Google Drive/8vo/Arquitectura-Computadoras/Practica10/Pila/Pila.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'test_bench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/YaKerTaker/Google Drive/8vo/Arquitectura-Computadoras/Practica10/Pila/Pila.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj test_bench_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/YaKerTaker/Google Drive/8vo/Arquitectura-Computadoras/Practica10/Pila/Pila.srcs/sources_1/new/Pila.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'Pila'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/YaKerTaker/Google Drive/8vo/Arquitectura-Computadoras/Practica10/Pila/Pila.srcs/sim_1/new/test_bench.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'test_bench'
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/YaKerTaker/Google Drive/8vo/Arquitectura-Computadoras/Practica10/Pila/Pila.sim/sim_1/behav/xsim'
"xelab -wto 837437d138aa4004936e74f9f8555baa --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot test_bench_behav xil_defaultlib.test_bench -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 837437d138aa4004936e74f9f8555baa --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot test_bench_behav xil_defaultlib.test_bench -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package ieee.std_logic_textio
Compiling architecture behavioral of entity xil_defaultlib.Pila [pila_default]
Compiling architecture behavioral of entity xil_defaultlib.test_bench
Built simulation snapshot test_bench_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/YaKerTaker/Google Drive/8vo/Arquitectura-Computadoras/Practica10/Pila/Pila.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "test_bench_behav -key {Behavioral:sim_1:Functional:test_bench} -tclbatch {test_bench.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.1
Time resolution is 1 ps
source test_bench.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
ERROR: Index -1 out of bound 0 to 7
Time: 225 ns  Iteration: 1  Process: /test_bench/stack/line__19
  File: C:/Users/YaKerTaker/Google Drive/8vo/Arquitectura-Computadoras/Practica10/Pila/Pila.srcs/sources_1/new/Pila.vhd

HDL Line: C:/Users/YaKerTaker/Google Drive/8vo/Arquitectura-Computadoras/Practica10/Pila/Pila.srcs/sources_1/new/Pila.vhd:35
INFO: [USF-XSim-96] XSim completed. Design snapshot 'test_bench_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 807.297 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/YaKerTaker/Google Drive/8vo/Arquitectura-Computadoras/Practica10/Pila/Pila.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'test_bench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/YaKerTaker/Google Drive/8vo/Arquitectura-Computadoras/Practica10/Pila/Pila.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj test_bench_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/YaKerTaker/Google Drive/8vo/Arquitectura-Computadoras/Practica10/Pila/Pila.srcs/sim_1/new/test_bench.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'test_bench'
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/YaKerTaker/Google Drive/8vo/Arquitectura-Computadoras/Practica10/Pila/Pila.sim/sim_1/behav/xsim'
"xelab -wto 837437d138aa4004936e74f9f8555baa --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot test_bench_behav xil_defaultlib.test_bench -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 837437d138aa4004936e74f9f8555baa --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot test_bench_behav xil_defaultlib.test_bench -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package ieee.std_logic_textio
Compiling architecture behavioral of entity xil_defaultlib.Pila [pila_default]
Compiling architecture behavioral of entity xil_defaultlib.test_bench
Built simulation snapshot test_bench_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/YaKerTaker/Google Drive/8vo/Arquitectura-Computadoras/Practica10/Pila/Pila.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "test_bench_behav -key {Behavioral:sim_1:Functional:test_bench} -tclbatch {test_bench.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.1
Time resolution is 1 ps
source test_bench.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
ERROR: Index -1 out of bound 0 to 7
Time: 235 ns  Iteration: 1  Process: /test_bench/stack/line__19
  File: C:/Users/YaKerTaker/Google Drive/8vo/Arquitectura-Computadoras/Practica10/Pila/Pila.srcs/sources_1/new/Pila.vhd

HDL Line: C:/Users/YaKerTaker/Google Drive/8vo/Arquitectura-Computadoras/Practica10/Pila/Pila.srcs/sources_1/new/Pila.vhd:35
INFO: [USF-XSim-96] XSim completed. Design snapshot 'test_bench_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 807.297 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/YaKerTaker/Google Drive/8vo/Arquitectura-Computadoras/Practica10/Pila/Pila.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'test_bench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/YaKerTaker/Google Drive/8vo/Arquitectura-Computadoras/Practica10/Pila/Pila.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj test_bench_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/YaKerTaker/Google Drive/8vo/Arquitectura-Computadoras/Practica10/Pila/Pila.srcs/sim_1/new/test_bench.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'test_bench'
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/YaKerTaker/Google Drive/8vo/Arquitectura-Computadoras/Practica10/Pila/Pila.sim/sim_1/behav/xsim'
"xelab -wto 837437d138aa4004936e74f9f8555baa --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot test_bench_behav xil_defaultlib.test_bench -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 837437d138aa4004936e74f9f8555baa --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot test_bench_behav xil_defaultlib.test_bench -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package ieee.std_logic_textio
Compiling architecture behavioral of entity xil_defaultlib.Pila [pila_default]
Compiling architecture behavioral of entity xil_defaultlib.test_bench
Built simulation snapshot test_bench_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/YaKerTaker/Google Drive/8vo/Arquitectura-Computadoras/Practica10/Pila/Pila.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "test_bench_behav -key {Behavioral:sim_1:Functional:test_bench} -tclbatch {test_bench.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.1
Time resolution is 1 ps
source test_bench.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
ERROR: Index -1 out of bound 0 to 7
Time: 225 ns  Iteration: 1  Process: /test_bench/stack/line__19
  File: C:/Users/YaKerTaker/Google Drive/8vo/Arquitectura-Computadoras/Practica10/Pila/Pila.srcs/sources_1/new/Pila.vhd

HDL Line: C:/Users/YaKerTaker/Google Drive/8vo/Arquitectura-Computadoras/Practica10/Pila/Pila.srcs/sources_1/new/Pila.vhd:35
INFO: [USF-XSim-96] XSim completed. Design snapshot 'test_bench_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:07 . Memory (MB): peak = 807.297 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/YaKerTaker/Google Drive/8vo/Arquitectura-Computadoras/Practica10/Pila/Pila.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'test_bench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/YaKerTaker/Google Drive/8vo/Arquitectura-Computadoras/Practica10/Pila/Pila.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj test_bench_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/YaKerTaker/Google Drive/8vo/Arquitectura-Computadoras/Practica10/Pila/Pila.sim/sim_1/behav/xsim'
"xelab -wto 837437d138aa4004936e74f9f8555baa --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot test_bench_behav xil_defaultlib.test_bench -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 837437d138aa4004936e74f9f8555baa --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot test_bench_behav xil_defaultlib.test_bench -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/YaKerTaker/Google Drive/8vo/Arquitectura-Computadoras/Practica10/Pila/Pila.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "test_bench_behav -key {Behavioral:sim_1:Functional:test_bench} -tclbatch {test_bench.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.1
Time resolution is 1 ps
source test_bench.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
ERROR: Index -1 out of bound 0 to 7
Time: 235 ns  Iteration: 1  Process: /test_bench/stack/line__19
  File: C:/Users/YaKerTaker/Google Drive/8vo/Arquitectura-Computadoras/Practica10/Pila/Pila.srcs/sources_1/new/Pila.vhd

HDL Line: C:/Users/YaKerTaker/Google Drive/8vo/Arquitectura-Computadoras/Practica10/Pila/Pila.srcs/sources_1/new/Pila.vhd:35
INFO: [USF-XSim-96] XSim completed. Design snapshot 'test_bench_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 807.297 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/YaKerTaker/Google Drive/8vo/Arquitectura-Computadoras/Practica10/Pila/Pila.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'test_bench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/YaKerTaker/Google Drive/8vo/Arquitectura-Computadoras/Practica10/Pila/Pila.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj test_bench_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/YaKerTaker/Google Drive/8vo/Arquitectura-Computadoras/Practica10/Pila/Pila.srcs/sim_1/new/test_bench.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'test_bench'
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/YaKerTaker/Google Drive/8vo/Arquitectura-Computadoras/Practica10/Pila/Pila.sim/sim_1/behav/xsim'
"xelab -wto 837437d138aa4004936e74f9f8555baa --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot test_bench_behav xil_defaultlib.test_bench -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 837437d138aa4004936e74f9f8555baa --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot test_bench_behav xil_defaultlib.test_bench -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package ieee.std_logic_textio
Compiling architecture behavioral of entity xil_defaultlib.Pila [pila_default]
Compiling architecture behavioral of entity xil_defaultlib.test_bench
Built simulation snapshot test_bench_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/YaKerTaker/Google Drive/8vo/Arquitectura-Computadoras/Practica10/Pila/Pila.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "test_bench_behav -key {Behavioral:sim_1:Functional:test_bench} -tclbatch {test_bench.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.1
Time resolution is 1 ps
source test_bench.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
ERROR: Index -1 out of bound 0 to 7
Time: 235 ns  Iteration: 1  Process: /test_bench/stack/line__19
  File: C:/Users/YaKerTaker/Google Drive/8vo/Arquitectura-Computadoras/Practica10/Pila/Pila.srcs/sources_1/new/Pila.vhd

HDL Line: C:/Users/YaKerTaker/Google Drive/8vo/Arquitectura-Computadoras/Practica10/Pila/Pila.srcs/sources_1/new/Pila.vhd:35
INFO: [USF-XSim-96] XSim completed. Design snapshot 'test_bench_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 807.297 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/YaKerTaker/Google Drive/8vo/Arquitectura-Computadoras/Practica10/Pila/Pila.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'test_bench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/YaKerTaker/Google Drive/8vo/Arquitectura-Computadoras/Practica10/Pila/Pila.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj test_bench_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/YaKerTaker/Google Drive/8vo/Arquitectura-Computadoras/Practica10/Pila/Pila.srcs/sim_1/new/test_bench.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'test_bench'
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/YaKerTaker/Google Drive/8vo/Arquitectura-Computadoras/Practica10/Pila/Pila.sim/sim_1/behav/xsim'
"xelab -wto 837437d138aa4004936e74f9f8555baa --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot test_bench_behav xil_defaultlib.test_bench -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 837437d138aa4004936e74f9f8555baa --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot test_bench_behav xil_defaultlib.test_bench -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package ieee.std_logic_textio
Compiling architecture behavioral of entity xil_defaultlib.Pila [pila_default]
Compiling architecture behavioral of entity xil_defaultlib.test_bench
Built simulation snapshot test_bench_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/YaKerTaker/Google Drive/8vo/Arquitectura-Computadoras/Practica10/Pila/Pila.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "test_bench_behav -key {Behavioral:sim_1:Functional:test_bench} -tclbatch {test_bench.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.1
Time resolution is 1 ps
source test_bench.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
ERROR: Index -1 out of bound 0 to 7
Time: 235 ns  Iteration: 1  Process: /test_bench/stack/line__19
  File: C:/Users/YaKerTaker/Google Drive/8vo/Arquitectura-Computadoras/Practica10/Pila/Pila.srcs/sources_1/new/Pila.vhd

HDL Line: C:/Users/YaKerTaker/Google Drive/8vo/Arquitectura-Computadoras/Practica10/Pila/Pila.srcs/sources_1/new/Pila.vhd:35
INFO: [USF-XSim-96] XSim completed. Design snapshot 'test_bench_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 807.297 ; gain = 0.000
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/YaKerTaker/Google Drive/8vo/Arquitectura-Computadoras/Practica10/Pila/Pila.runs/synth_1

launch_runs synth_1 -jobs 2
[Mon May 11 22:24:54 2020] Launched synth_1...
Run output will be captured here: C:/Users/YaKerTaker/Google Drive/8vo/Arquitectura-Computadoras/Practica10/Pila/Pila.runs/synth_1/runme.log
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/YaKerTaker/Google Drive/8vo/Arquitectura-Computadoras/Practica10/Pila/Pila.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'test_bench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/YaKerTaker/Google Drive/8vo/Arquitectura-Computadoras/Practica10/Pila/Pila.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj test_bench_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/YaKerTaker/Google Drive/8vo/Arquitectura-Computadoras/Practica10/Pila/Pila.srcs/sources_1/new/Pila.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'Pila'
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/YaKerTaker/Google Drive/8vo/Arquitectura-Computadoras/Practica10/Pila/Pila.sim/sim_1/behav/xsim'
"xelab -wto 837437d138aa4004936e74f9f8555baa --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot test_bench_behav xil_defaultlib.test_bench -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 837437d138aa4004936e74f9f8555baa --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot test_bench_behav xil_defaultlib.test_bench -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package ieee.std_logic_textio
Compiling architecture behavioral of entity xil_defaultlib.Pila [pila_default]
Compiling architecture behavioral of entity xil_defaultlib.test_bench
Built simulation snapshot test_bench_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/YaKerTaker/Google Drive/8vo/Arquitectura-Computadoras/Practica10/Pila/Pila.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "test_bench_behav -key {Behavioral:sim_1:Functional:test_bench} -tclbatch {test_bench.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.1
Time resolution is 1 ps
source test_bench.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
ERROR: Index -1 out of bound 0 to 7
Time: 235 ns  Iteration: 1  Process: /test_bench/stack/line__19
  File: C:/Users/YaKerTaker/Google Drive/8vo/Arquitectura-Computadoras/Practica10/Pila/Pila.srcs/sources_1/new/Pila.vhd

HDL Line: C:/Users/YaKerTaker/Google Drive/8vo/Arquitectura-Computadoras/Practica10/Pila/Pila.srcs/sources_1/new/Pila.vhd:35
INFO: [USF-XSim-96] XSim completed. Design snapshot 'test_bench_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:07 . Memory (MB): peak = 807.297 ; gain = 0.000
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/YaKerTaker/Google Drive/8vo/Arquitectura-Computadoras/Practica10/Pila/Pila.runs/synth_1

launch_runs synth_1 -jobs 2
[Mon May 11 22:30:41 2020] Launched synth_1...
Run output will be captured here: C:/Users/YaKerTaker/Google Drive/8vo/Arquitectura-Computadoras/Practica10/Pila/Pila.runs/synth_1/runme.log
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/YaKerTaker/Google Drive/8vo/Arquitectura-Computadoras/Practica10/Pila/Pila.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'test_bench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/YaKerTaker/Google Drive/8vo/Arquitectura-Computadoras/Practica10/Pila/Pila.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj test_bench_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/YaKerTaker/Google Drive/8vo/Arquitectura-Computadoras/Practica10/Pila/Pila.srcs/sources_1/new/Pila.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'Pila'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/YaKerTaker/Google Drive/8vo/Arquitectura-Computadoras/Practica10/Pila/Pila.srcs/sim_1/new/test_bench.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'test_bench'
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/YaKerTaker/Google Drive/8vo/Arquitectura-Computadoras/Practica10/Pila/Pila.sim/sim_1/behav/xsim'
"xelab -wto 837437d138aa4004936e74f9f8555baa --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot test_bench_behav xil_defaultlib.test_bench -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 837437d138aa4004936e74f9f8555baa --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot test_bench_behav xil_defaultlib.test_bench -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package ieee.std_logic_textio
Compiling architecture behavioral of entity xil_defaultlib.Pila [pila_default]
Compiling architecture behavioral of entity xil_defaultlib.test_bench
Built simulation snapshot test_bench_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/YaKerTaker/Google Drive/8vo/Arquitectura-Computadoras/Practica10/Pila/Pila.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "test_bench_behav -key {Behavioral:sim_1:Functional:test_bench} -tclbatch {test_bench.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.1
Time resolution is 1 ps
source test_bench.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
ERROR: Index -1 out of bound 0 to 7
Time: 245 ns  Iteration: 1  Process: /test_bench/stack/line__19
  File: C:/Users/YaKerTaker/Google Drive/8vo/Arquitectura-Computadoras/Practica10/Pila/Pila.srcs/sources_1/new/Pila.vhd

HDL Line: C:/Users/YaKerTaker/Google Drive/8vo/Arquitectura-Computadoras/Practica10/Pila/Pila.srcs/sources_1/new/Pila.vhd:37
INFO: [USF-XSim-96] XSim completed. Design snapshot 'test_bench_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:07 . Memory (MB): peak = 810.332 ; gain = 0.000
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/YaKerTaker/Google Drive/8vo/Arquitectura-Computadoras/Practica10/Pila/Pila.runs/synth_1

launch_runs synth_1 -jobs 2
[Mon May 11 22:36:53 2020] Launched synth_1...
Run output will be captured here: C:/Users/YaKerTaker/Google Drive/8vo/Arquitectura-Computadoras/Practica10/Pila/Pila.runs/synth_1/runme.log
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/YaKerTaker/Google Drive/8vo/Arquitectura-Computadoras/Practica10/Pila/Pila.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'test_bench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/YaKerTaker/Google Drive/8vo/Arquitectura-Computadoras/Practica10/Pila/Pila.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj test_bench_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/YaKerTaker/Google Drive/8vo/Arquitectura-Computadoras/Practica10/Pila/Pila.srcs/sources_1/new/Pila.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'Pila'
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/YaKerTaker/Google Drive/8vo/Arquitectura-Computadoras/Practica10/Pila/Pila.sim/sim_1/behav/xsim'
"xelab -wto 837437d138aa4004936e74f9f8555baa --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot test_bench_behav xil_defaultlib.test_bench -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 837437d138aa4004936e74f9f8555baa --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot test_bench_behav xil_defaultlib.test_bench -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package ieee.std_logic_textio
Compiling architecture behavioral of entity xil_defaultlib.Pila [pila_default]
Compiling architecture behavioral of entity xil_defaultlib.test_bench
Built simulation snapshot test_bench_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/YaKerTaker/Google Drive/8vo/Arquitectura-Computadoras/Practica10/Pila/Pila.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "test_bench_behav -key {Behavioral:sim_1:Functional:test_bench} -tclbatch {test_bench.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.1
Time resolution is 1 ps
source test_bench.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Error: File C:\Users\YaKerTaker\Google Drive\8vo\Arquitectura-Computadoras\Practica10\Pila\Pila.srcs\sim_1\new\Estimulos.txt is already at the end of file, nothing to read
Time: 245 ns  Iteration: 1  Process: /test_bench/line__42  File: C:/Users/YaKerTaker/Google Drive/8vo/Arquitectura-Computadoras/Practica10/Pila/Pila.srcs/sim_1/new/test_bench.vhd
Error: STD_LOGIC_1164.HREAD End of string encountered
Time: 245 ns  Iteration: 1  Process: /test_bench/line__42  File: C:/Users/YaKerTaker/Google Drive/8vo/Arquitectura-Computadoras/Practica10/Pila/Pila.srcs/sim_1/new/test_bench.vhd
Error: STD_LOGIC_1164.READ(STD_ULOGIC) End of string encountered
Time: 245 ns  Iteration: 1  Process: /test_bench/line__42  File: C:/Users/YaKerTaker/Google Drive/8vo/Arquitectura-Computadoras/Practica10/Pila/Pila.srcs/sim_1/new/test_bench.vhd
Error: STD_LOGIC_1164.READ(STD_ULOGIC) End of string encountered
Time: 245 ns  Iteration: 1  Process: /test_bench/line__42  File: C:/Users/YaKerTaker/Google Drive/8vo/Arquitectura-Computadoras/Practica10/Pila/Pila.srcs/sim_1/new/test_bench.vhd
Error: STD_LOGIC_1164.READ(STD_ULOGIC) End of string encountered
Time: 245 ns  Iteration: 1  Process: /test_bench/line__42  File: C:/Users/YaKerTaker/Google Drive/8vo/Arquitectura-Computadoras/Practica10/Pila/Pila.srcs/sim_1/new/test_bench.vhd
Error: STD_LOGIC_1164.READ(STD_ULOGIC) End of string encountered
Time: 245 ns  Iteration: 1  Process: /test_bench/line__42  File: C:/Users/YaKerTaker/Google Drive/8vo/Arquitectura-Computadoras/Practica10/Pila/Pila.srcs/sim_1/new/test_bench.vhd
INFO: [USF-XSim-96] XSim completed. Design snapshot 'test_bench_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 811.453 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/YaKerTaker/Google Drive/8vo/Arquitectura-Computadoras/Practica10/Pila/Pila.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'test_bench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/YaKerTaker/Google Drive/8vo/Arquitectura-Computadoras/Practica10/Pila/Pila.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj test_bench_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/YaKerTaker/Google Drive/8vo/Arquitectura-Computadoras/Practica10/Pila/Pila.sim/sim_1/behav/xsim'
"xelab -wto 837437d138aa4004936e74f9f8555baa --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot test_bench_behav xil_defaultlib.test_bench -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 837437d138aa4004936e74f9f8555baa --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot test_bench_behav xil_defaultlib.test_bench -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/YaKerTaker/Google Drive/8vo/Arquitectura-Computadoras/Practica10/Pila/Pila.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "test_bench_behav -key {Behavioral:sim_1:Functional:test_bench} -tclbatch {test_bench.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.1
Time resolution is 1 ps
source test_bench.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Error: File C:\Users\YaKerTaker\Google Drive\8vo\Arquitectura-Computadoras\Practica10\Pila\Pila.srcs\sim_1\new\Estimulos.txt is already at the end of file, nothing to read
Time: 235 ns  Iteration: 1  Process: /test_bench/line__42  File: C:/Users/YaKerTaker/Google Drive/8vo/Arquitectura-Computadoras/Practica10/Pila/Pila.srcs/sim_1/new/test_bench.vhd
Error: STD_LOGIC_1164.HREAD End of string encountered
Time: 235 ns  Iteration: 1  Process: /test_bench/line__42  File: C:/Users/YaKerTaker/Google Drive/8vo/Arquitectura-Computadoras/Practica10/Pila/Pila.srcs/sim_1/new/test_bench.vhd
Error: STD_LOGIC_1164.READ(STD_ULOGIC) End of string encountered
Time: 235 ns  Iteration: 1  Process: /test_bench/line__42  File: C:/Users/YaKerTaker/Google Drive/8vo/Arquitectura-Computadoras/Practica10/Pila/Pila.srcs/sim_1/new/test_bench.vhd
Error: STD_LOGIC_1164.READ(STD_ULOGIC) End of string encountered
Time: 235 ns  Iteration: 1  Process: /test_bench/line__42  File: C:/Users/YaKerTaker/Google Drive/8vo/Arquitectura-Computadoras/Practica10/Pila/Pila.srcs/sim_1/new/test_bench.vhd
Error: STD_LOGIC_1164.READ(STD_ULOGIC) End of string encountered
Time: 235 ns  Iteration: 1  Process: /test_bench/line__42  File: C:/Users/YaKerTaker/Google Drive/8vo/Arquitectura-Computadoras/Practica10/Pila/Pila.srcs/sim_1/new/test_bench.vhd
Error: STD_LOGIC_1164.READ(STD_ULOGIC) End of string encountered
Time: 235 ns  Iteration: 1  Process: /test_bench/line__42  File: C:/Users/YaKerTaker/Google Drive/8vo/Arquitectura-Computadoras/Practica10/Pila/Pila.srcs/sim_1/new/test_bench.vhd
Error: File C:\Users\YaKerTaker\Google Drive\8vo\Arquitectura-Computadoras\Practica10\Pila\Pila.srcs\sim_1\new\Estimulos.txt is already at the end of file, nothing to read
Time: 245 ns  Iteration: 1  Process: /test_bench/line__42  File: C:/Users/YaKerTaker/Google Drive/8vo/Arquitectura-Computadoras/Practica10/Pila/Pila.srcs/sim_1/new/test_bench.vhd
Error: STD_LOGIC_1164.HREAD End of string encountered
Time: 245 ns  Iteration: 1  Process: /test_bench/line__42  File: C:/Users/YaKerTaker/Google Drive/8vo/Arquitectura-Computadoras/Practica10/Pila/Pila.srcs/sim_1/new/test_bench.vhd
Error: STD_LOGIC_1164.READ(STD_ULOGIC) End of string encountered
Time: 245 ns  Iteration: 1  Process: /test_bench/line__42  File: C:/Users/YaKerTaker/Google Drive/8vo/Arquitectura-Computadoras/Practica10/Pila/Pila.srcs/sim_1/new/test_bench.vhd
Error: STD_LOGIC_1164.READ(STD_ULOGIC) End of string encountered
Time: 245 ns  Iteration: 1  Process: /test_bench/line__42  File: C:/Users/YaKerTaker/Google Drive/8vo/Arquitectura-Computadoras/Practica10/Pila/Pila.srcs/sim_1/new/test_bench.vhd
Error: STD_LOGIC_1164.READ(STD_ULOGIC) End of string encountered
Time: 245 ns  Iteration: 1  Process: /test_bench/line__42  File: C:/Users/YaKerTaker/Google Drive/8vo/Arquitectura-Computadoras/Practica10/Pila/Pila.srcs/sim_1/new/test_bench.vhd
Error: STD_LOGIC_1164.READ(STD_ULOGIC) End of string encountered
Time: 245 ns  Iteration: 1  Process: /test_bench/line__42  File: C:/Users/YaKerTaker/Google Drive/8vo/Arquitectura-Computadoras/Practica10/Pila/Pila.srcs/sim_1/new/test_bench.vhd
INFO: [USF-XSim-96] XSim completed. Design snapshot 'test_bench_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 811.453 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/YaKerTaker/Google Drive/8vo/Arquitectura-Computadoras/Practica10/Pila/Pila.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'test_bench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/YaKerTaker/Google Drive/8vo/Arquitectura-Computadoras/Practica10/Pila/Pila.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj test_bench_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/YaKerTaker/Google Drive/8vo/Arquitectura-Computadoras/Practica10/Pila/Pila.sim/sim_1/behav/xsim'
"xelab -wto 837437d138aa4004936e74f9f8555baa --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot test_bench_behav xil_defaultlib.test_bench -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 837437d138aa4004936e74f9f8555baa --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot test_bench_behav xil_defaultlib.test_bench -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/YaKerTaker/Google Drive/8vo/Arquitectura-Computadoras/Practica10/Pila/Pila.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "test_bench_behav -key {Behavioral:sim_1:Functional:test_bench} -tclbatch {test_bench.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.1
Time resolution is 1 ps
source test_bench.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Error: File C:\Users\YaKerTaker\Google Drive\8vo\Arquitectura-Computadoras\Practica10\Pila\Pila.srcs\sim_1\new\Estimulos.txt is already at the end of file, nothing to read
Time: 235 ns  Iteration: 1  Process: /test_bench/line__42  File: C:/Users/YaKerTaker/Google Drive/8vo/Arquitectura-Computadoras/Practica10/Pila/Pila.srcs/sim_1/new/test_bench.vhd
Error: STD_LOGIC_1164.HREAD End of string encountered
Time: 235 ns  Iteration: 1  Process: /test_bench/line__42  File: C:/Users/YaKerTaker/Google Drive/8vo/Arquitectura-Computadoras/Practica10/Pila/Pila.srcs/sim_1/new/test_bench.vhd
Error: STD_LOGIC_1164.READ(STD_ULOGIC) End of string encountered
Time: 235 ns  Iteration: 1  Process: /test_bench/line__42  File: C:/Users/YaKerTaker/Google Drive/8vo/Arquitectura-Computadoras/Practica10/Pila/Pila.srcs/sim_1/new/test_bench.vhd
Error: STD_LOGIC_1164.READ(STD_ULOGIC) End of string encountered
Time: 235 ns  Iteration: 1  Process: /test_bench/line__42  File: C:/Users/YaKerTaker/Google Drive/8vo/Arquitectura-Computadoras/Practica10/Pila/Pila.srcs/sim_1/new/test_bench.vhd
Error: STD_LOGIC_1164.READ(STD_ULOGIC) End of string encountered
Time: 235 ns  Iteration: 1  Process: /test_bench/line__42  File: C:/Users/YaKerTaker/Google Drive/8vo/Arquitectura-Computadoras/Practica10/Pila/Pila.srcs/sim_1/new/test_bench.vhd
Error: STD_LOGIC_1164.READ(STD_ULOGIC) End of string encountered
Time: 235 ns  Iteration: 1  Process: /test_bench/line__42  File: C:/Users/YaKerTaker/Google Drive/8vo/Arquitectura-Computadoras/Practica10/Pila/Pila.srcs/sim_1/new/test_bench.vhd
Error: File C:\Users\YaKerTaker\Google Drive\8vo\Arquitectura-Computadoras\Practica10\Pila\Pila.srcs\sim_1\new\Estimulos.txt is already at the end of file, nothing to read
Time: 245 ns  Iteration: 1  Process: /test_bench/line__42  File: C:/Users/YaKerTaker/Google Drive/8vo/Arquitectura-Computadoras/Practica10/Pila/Pila.srcs/sim_1/new/test_bench.vhd
Error: STD_LOGIC_1164.HREAD End of string encountered
Time: 245 ns  Iteration: 1  Process: /test_bench/line__42  File: C:/Users/YaKerTaker/Google Drive/8vo/Arquitectura-Computadoras/Practica10/Pila/Pila.srcs/sim_1/new/test_bench.vhd
Error: STD_LOGIC_1164.READ(STD_ULOGIC) End of string encountered
Time: 245 ns  Iteration: 1  Process: /test_bench/line__42  File: C:/Users/YaKerTaker/Google Drive/8vo/Arquitectura-Computadoras/Practica10/Pila/Pila.srcs/sim_1/new/test_bench.vhd
Error: STD_LOGIC_1164.READ(STD_ULOGIC) End of string encountered
Time: 245 ns  Iteration: 1  Process: /test_bench/line__42  File: C:/Users/YaKerTaker/Google Drive/8vo/Arquitectura-Computadoras/Practica10/Pila/Pila.srcs/sim_1/new/test_bench.vhd
Error: STD_LOGIC_1164.READ(STD_ULOGIC) End of string encountered
Time: 245 ns  Iteration: 1  Process: /test_bench/line__42  File: C:/Users/YaKerTaker/Google Drive/8vo/Arquitectura-Computadoras/Practica10/Pila/Pila.srcs/sim_1/new/test_bench.vhd
Error: STD_LOGIC_1164.READ(STD_ULOGIC) End of string encountered
Time: 245 ns  Iteration: 1  Process: /test_bench/line__42  File: C:/Users/YaKerTaker/Google Drive/8vo/Arquitectura-Computadoras/Practica10/Pila/Pila.srcs/sim_1/new/test_bench.vhd
INFO: [USF-XSim-96] XSim completed. Design snapshot 'test_bench_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 811.453 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/YaKerTaker/Google Drive/8vo/Arquitectura-Computadoras/Practica10/Pila/Pila.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'test_bench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/YaKerTaker/Google Drive/8vo/Arquitectura-Computadoras/Practica10/Pila/Pila.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj test_bench_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/YaKerTaker/Google Drive/8vo/Arquitectura-Computadoras/Practica10/Pila/Pila.srcs/sim_1/new/test_bench.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'test_bench'
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/YaKerTaker/Google Drive/8vo/Arquitectura-Computadoras/Practica10/Pila/Pila.sim/sim_1/behav/xsim'
"xelab -wto 837437d138aa4004936e74f9f8555baa --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot test_bench_behav xil_defaultlib.test_bench -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 837437d138aa4004936e74f9f8555baa --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot test_bench_behav xil_defaultlib.test_bench -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package ieee.std_logic_textio
Compiling architecture behavioral of entity xil_defaultlib.Pila [pila_default]
Compiling architecture behavioral of entity xil_defaultlib.test_bench
Built simulation snapshot test_bench_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/YaKerTaker/Google Drive/8vo/Arquitectura-Computadoras/Practica10/Pila/Pila.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "test_bench_behav -key {Behavioral:sim_1:Functional:test_bench} -tclbatch {test_bench.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.1
Time resolution is 1 ps
source test_bench.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Error: File C:\Users\YaKerTaker\Google Drive\8vo\Arquitectura-Computadoras\Practica10\Pila\Pila.srcs\sim_1\new\Estimulos.txt is already at the end of file, nothing to read
Time: 225 ns  Iteration: 1  Process: /test_bench/line__42  File: C:/Users/YaKerTaker/Google Drive/8vo/Arquitectura-Computadoras/Practica10/Pila/Pila.srcs/sim_1/new/test_bench.vhd
Error: STD_LOGIC_1164.HREAD End of string encountered
Time: 225 ns  Iteration: 1  Process: /test_bench/line__42  File: C:/Users/YaKerTaker/Google Drive/8vo/Arquitectura-Computadoras/Practica10/Pila/Pila.srcs/sim_1/new/test_bench.vhd
Error: STD_LOGIC_1164.READ(STD_ULOGIC) End of string encountered
Time: 225 ns  Iteration: 1  Process: /test_bench/line__42  File: C:/Users/YaKerTaker/Google Drive/8vo/Arquitectura-Computadoras/Practica10/Pila/Pila.srcs/sim_1/new/test_bench.vhd
Error: STD_LOGIC_1164.READ(STD_ULOGIC) End of string encountered
Time: 225 ns  Iteration: 1  Process: /test_bench/line__42  File: C:/Users/YaKerTaker/Google Drive/8vo/Arquitectura-Computadoras/Practica10/Pila/Pila.srcs/sim_1/new/test_bench.vhd
Error: STD_LOGIC_1164.READ(STD_ULOGIC) End of string encountered
Time: 225 ns  Iteration: 1  Process: /test_bench/line__42  File: C:/Users/YaKerTaker/Google Drive/8vo/Arquitectura-Computadoras/Practica10/Pila/Pila.srcs/sim_1/new/test_bench.vhd
Error: STD_LOGIC_1164.READ(STD_ULOGIC) End of string encountered
Time: 225 ns  Iteration: 1  Process: /test_bench/line__42  File: C:/Users/YaKerTaker/Google Drive/8vo/Arquitectura-Computadoras/Practica10/Pila/Pila.srcs/sim_1/new/test_bench.vhd
Error: File C:\Users\YaKerTaker\Google Drive\8vo\Arquitectura-Computadoras\Practica10\Pila\Pila.srcs\sim_1\new\Estimulos.txt is already at the end of file, nothing to read
Time: 235 ns  Iteration: 1  Process: /test_bench/line__42  File: C:/Users/YaKerTaker/Google Drive/8vo/Arquitectura-Computadoras/Practica10/Pila/Pila.srcs/sim_1/new/test_bench.vhd
Error: STD_LOGIC_1164.HREAD End of string encountered
Time: 235 ns  Iteration: 1  Process: /test_bench/line__42  File: C:/Users/YaKerTaker/Google Drive/8vo/Arquitectura-Computadoras/Practica10/Pila/Pila.srcs/sim_1/new/test_bench.vhd
Error: STD_LOGIC_1164.READ(STD_ULOGIC) End of string encountered
Time: 235 ns  Iteration: 1  Process: /test_bench/line__42  File: C:/Users/YaKerTaker/Google Drive/8vo/Arquitectura-Computadoras/Practica10/Pila/Pila.srcs/sim_1/new/test_bench.vhd
Error: STD_LOGIC_1164.READ(STD_ULOGIC) End of string encountered
Time: 235 ns  Iteration: 1  Process: /test_bench/line__42  File: C:/Users/YaKerTaker/Google Drive/8vo/Arquitectura-Computadoras/Practica10/Pila/Pila.srcs/sim_1/new/test_bench.vhd
Error: STD_LOGIC_1164.READ(STD_ULOGIC) End of string encountered
Time: 235 ns  Iteration: 1  Process: /test_bench/line__42  File: C:/Users/YaKerTaker/Google Drive/8vo/Arquitectura-Computadoras/Practica10/Pila/Pila.srcs/sim_1/new/test_bench.vhd
Error: STD_LOGIC_1164.READ(STD_ULOGIC) End of string encountered
Time: 235 ns  Iteration: 1  Process: /test_bench/line__42  File: C:/Users/YaKerTaker/Google Drive/8vo/Arquitectura-Computadoras/Practica10/Pila/Pila.srcs/sim_1/new/test_bench.vhd
INFO: [USF-XSim-96] XSim completed. Design snapshot 'test_bench_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 811.453 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/YaKerTaker/Google Drive/8vo/Arquitectura-Computadoras/Practica10/Pila/Pila.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'test_bench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/YaKerTaker/Google Drive/8vo/Arquitectura-Computadoras/Practica10/Pila/Pila.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj test_bench_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/YaKerTaker/Google Drive/8vo/Arquitectura-Computadoras/Practica10/Pila/Pila.srcs/sim_1/new/test_bench.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'test_bench'
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/YaKerTaker/Google Drive/8vo/Arquitectura-Computadoras/Practica10/Pila/Pila.sim/sim_1/behav/xsim'
"xelab -wto 837437d138aa4004936e74f9f8555baa --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot test_bench_behav xil_defaultlib.test_bench -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 837437d138aa4004936e74f9f8555baa --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot test_bench_behav xil_defaultlib.test_bench -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package ieee.std_logic_textio
Compiling architecture behavioral of entity xil_defaultlib.Pila [pila_default]
Compiling architecture behavioral of entity xil_defaultlib.test_bench
Built simulation snapshot test_bench_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/YaKerTaker/Google Drive/8vo/Arquitectura-Computadoras/Practica10/Pila/Pila.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "test_bench_behav -key {Behavioral:sim_1:Functional:test_bench} -tclbatch {test_bench.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.1
Time resolution is 1 ps
source test_bench.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'test_bench_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:08 . Memory (MB): peak = 811.453 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/YaKerTaker/Google Drive/8vo/Arquitectura-Computadoras/Practica10/Pila/Pila.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'test_bench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/YaKerTaker/Google Drive/8vo/Arquitectura-Computadoras/Practica10/Pila/Pila.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj test_bench_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/YaKerTaker/Google Drive/8vo/Arquitectura-Computadoras/Practica10/Pila/Pila.srcs/sim_1/new/test_bench.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'test_bench'
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/YaKerTaker/Google Drive/8vo/Arquitectura-Computadoras/Practica10/Pila/Pila.sim/sim_1/behav/xsim'
"xelab -wto 837437d138aa4004936e74f9f8555baa --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot test_bench_behav xil_defaultlib.test_bench -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 837437d138aa4004936e74f9f8555baa --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot test_bench_behav xil_defaultlib.test_bench -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package ieee.std_logic_textio
Compiling architecture behavioral of entity xil_defaultlib.Pila [pila_default]
Compiling architecture behavioral of entity xil_defaultlib.test_bench
Built simulation snapshot test_bench_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/YaKerTaker/Google Drive/8vo/Arquitectura-Computadoras/Practica10/Pila/Pila.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "test_bench_behav -key {Behavioral:sim_1:Functional:test_bench} -tclbatch {test_bench.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.1
Time resolution is 1 ps
source test_bench.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'test_bench_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 811.453 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/YaKerTaker/Google Drive/8vo/Arquitectura-Computadoras/Practica10/Pila/Pila.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'test_bench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/YaKerTaker/Google Drive/8vo/Arquitectura-Computadoras/Practica10/Pila/Pila.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj test_bench_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/YaKerTaker/Google Drive/8vo/Arquitectura-Computadoras/Practica10/Pila/Pila.srcs/sim_1/new/test_bench.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'test_bench'
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/YaKerTaker/Google Drive/8vo/Arquitectura-Computadoras/Practica10/Pila/Pila.sim/sim_1/behav/xsim'
"xelab -wto 837437d138aa4004936e74f9f8555baa --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot test_bench_behav xil_defaultlib.test_bench -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 837437d138aa4004936e74f9f8555baa --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot test_bench_behav xil_defaultlib.test_bench -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package ieee.std_logic_textio
Compiling architecture behavioral of entity xil_defaultlib.Pila [pila_default]
Compiling architecture behavioral of entity xil_defaultlib.test_bench
Built simulation snapshot test_bench_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/YaKerTaker/Google Drive/8vo/Arquitectura-Computadoras/Practica10/Pila/Pila.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "test_bench_behav -key {Behavioral:sim_1:Functional:test_bench} -tclbatch {test_bench.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.1
Time resolution is 1 ps
source test_bench.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'test_bench_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:07 . Memory (MB): peak = 813.727 ; gain = 2.273
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/YaKerTaker/Google Drive/8vo/Arquitectura-Computadoras/Practica10/Pila/Pila.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'test_bench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/YaKerTaker/Google Drive/8vo/Arquitectura-Computadoras/Practica10/Pila/Pila.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj test_bench_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/YaKerTaker/Google Drive/8vo/Arquitectura-Computadoras/Practica10/Pila/Pila.srcs/sim_1/new/test_bench.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'test_bench'
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/YaKerTaker/Google Drive/8vo/Arquitectura-Computadoras/Practica10/Pila/Pila.sim/sim_1/behav/xsim'
"xelab -wto 837437d138aa4004936e74f9f8555baa --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot test_bench_behav xil_defaultlib.test_bench -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 837437d138aa4004936e74f9f8555baa --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot test_bench_behav xil_defaultlib.test_bench -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package ieee.std_logic_textio
Compiling architecture behavioral of entity xil_defaultlib.Pila [pila_default]
Compiling architecture behavioral of entity xil_defaultlib.test_bench
Built simulation snapshot test_bench_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/YaKerTaker/Google Drive/8vo/Arquitectura-Computadoras/Practica10/Pila/Pila.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "test_bench_behav -key {Behavioral:sim_1:Functional:test_bench} -tclbatch {test_bench.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.1
Time resolution is 1 ps
source test_bench.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'test_bench_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 819.957 ; gain = 6.230
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/YaKerTaker/Google Drive/8vo/Arquitectura-Computadoras/Practica10/Pila/Pila.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'test_bench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/YaKerTaker/Google Drive/8vo/Arquitectura-Computadoras/Practica10/Pila/Pila.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj test_bench_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/YaKerTaker/Google Drive/8vo/Arquitectura-Computadoras/Practica10/Pila/Pila.srcs/sim_1/new/test_bench.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'test_bench'
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/YaKerTaker/Google Drive/8vo/Arquitectura-Computadoras/Practica10/Pila/Pila.sim/sim_1/behav/xsim'
"xelab -wto 837437d138aa4004936e74f9f8555baa --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot test_bench_behav xil_defaultlib.test_bench -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 837437d138aa4004936e74f9f8555baa --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot test_bench_behav xil_defaultlib.test_bench -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package ieee.std_logic_textio
Compiling architecture behavioral of entity xil_defaultlib.Pila [pila_default]
Compiling architecture behavioral of entity xil_defaultlib.test_bench
Built simulation snapshot test_bench_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/YaKerTaker/Google Drive/8vo/Arquitectura-Computadoras/Practica10/Pila/Pila.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "test_bench_behav -key {Behavioral:sim_1:Functional:test_bench} -tclbatch {test_bench.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.1
Time resolution is 1 ps
source test_bench.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Error: File C:\Users\YaKerTaker\Google Drive\8vo\Arquitectura-Computadoras\Practica10\Pila\Pila.srcs\sim_1\new\Estimulos.txt is already at the end of file, nothing to read
Time: 240 ns  Iteration: 1  Process: /test_bench/line__42  File: C:/Users/YaKerTaker/Google Drive/8vo/Arquitectura-Computadoras/Practica10/Pila/Pila.srcs/sim_1/new/test_bench.vhd
Error: STD_LOGIC_1164.HREAD End of string encountered
Time: 240 ns  Iteration: 1  Process: /test_bench/line__42  File: C:/Users/YaKerTaker/Google Drive/8vo/Arquitectura-Computadoras/Practica10/Pila/Pila.srcs/sim_1/new/test_bench.vhd
Error: STD_LOGIC_1164.READ(STD_ULOGIC) End of string encountered
Time: 240 ns  Iteration: 1  Process: /test_bench/line__42  File: C:/Users/YaKerTaker/Google Drive/8vo/Arquitectura-Computadoras/Practica10/Pila/Pila.srcs/sim_1/new/test_bench.vhd
Error: STD_LOGIC_1164.READ(STD_ULOGIC) End of string encountered
Time: 240 ns  Iteration: 1  Process: /test_bench/line__42  File: C:/Users/YaKerTaker/Google Drive/8vo/Arquitectura-Computadoras/Practica10/Pila/Pila.srcs/sim_1/new/test_bench.vhd
Error: STD_LOGIC_1164.READ(STD_ULOGIC) End of string encountered
Time: 240 ns  Iteration: 1  Process: /test_bench/line__42  File: C:/Users/YaKerTaker/Google Drive/8vo/Arquitectura-Computadoras/Practica10/Pila/Pila.srcs/sim_1/new/test_bench.vhd
Error: STD_LOGIC_1164.READ(STD_ULOGIC) End of string encountered
Time: 240 ns  Iteration: 1  Process: /test_bench/line__42  File: C:/Users/YaKerTaker/Google Drive/8vo/Arquitectura-Computadoras/Practica10/Pila/Pila.srcs/sim_1/new/test_bench.vhd
INFO: [USF-XSim-96] XSim completed. Design snapshot 'test_bench_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 826.316 ; gain = 6.359
save_wave_config {C:/Users/YaKerTaker/Google Drive/8vo/Arquitectura-Computadoras/Practica10/Pila/test_bench_behav.wcfg}
add_files -fileset sim_1 -norecurse {{C:/Users/YaKerTaker/Google Drive/8vo/Arquitectura-Computadoras/Practica10/Pila/test_bench_behav.wcfg}}
set_property xsim.view {{C:/Users/YaKerTaker/Google Drive/8vo/Arquitectura-Computadoras/Practica10/Pila/test_bench_behav.wcfg}} [get_filesets sim_1]
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Mon May 11 23:00:01 2020...
