Metric,Value
design__lint_error__count,0
design__lint_timing_construct__count,0
design__lint_warning__count,1
design__inferred_latch__count,0
design__instance__count,596
design__instance__area,7604.15
design__instance_unmapped__count,0
synthesis__check_error__count,0
design__max_slew_violation__count__corner:nom_fast_1p32V_m40C,0
design__max_fanout_violation__count__corner:nom_fast_1p32V_m40C,0
design__max_cap_violation__count__corner:nom_fast_1p32V_m40C,0
power__internal__total,0.00030941417207941413
power__switching__total,0.0001100804001907818
power__leakage__total,0.0000013899806390327285
power__total,0.0004208845493849367
clock__skew__worst_hold__corner:nom_fast_1p32V_m40C,-0.2569951546535166
clock__skew__worst_setup__corner:nom_fast_1p32V_m40C,0.2569951546535166
timing__hold__ws__corner:nom_fast_1p32V_m40C,0.10952367101026635
timing__setup__ws__corner:nom_fast_1p32V_m40C,14.178557396145017
timing__hold__tns__corner:nom_fast_1p32V_m40C,0.0
timing__setup__tns__corner:nom_fast_1p32V_m40C,0.0
timing__hold__wns__corner:nom_fast_1p32V_m40C,0
timing__setup__wns__corner:nom_fast_1p32V_m40C,0.0
timing__hold_vio__count__corner:nom_fast_1p32V_m40C,0
timing__hold_r2r__ws__corner:nom_fast_1p32V_m40C,0.109524
timing__hold_r2r_vio__count__corner:nom_fast_1p32V_m40C,0
timing__setup_vio__count__corner:nom_fast_1p32V_m40C,0
timing__setup_r2r__ws__corner:nom_fast_1p32V_m40C,Infinity
timing__setup_r2r_vio__count__corner:nom_fast_1p32V_m40C,0
design__max_slew_violation__count__corner:nom_slow_1p08V_125C,0
design__max_fanout_violation__count__corner:nom_slow_1p08V_125C,0
design__max_cap_violation__count__corner:nom_slow_1p08V_125C,0
clock__skew__worst_hold__corner:nom_slow_1p08V_125C,-0.2657205919398472
clock__skew__worst_setup__corner:nom_slow_1p08V_125C,0.2657205919398472
timing__hold__ws__corner:nom_slow_1p08V_125C,0.6251546679494924
timing__setup__ws__corner:nom_slow_1p08V_125C,12.022922553393125
timing__hold__tns__corner:nom_slow_1p08V_125C,0.0
timing__setup__tns__corner:nom_slow_1p08V_125C,0.0
timing__hold__wns__corner:nom_slow_1p08V_125C,0
timing__setup__wns__corner:nom_slow_1p08V_125C,0.0
timing__hold_vio__count__corner:nom_slow_1p08V_125C,0
timing__hold_r2r__ws__corner:nom_slow_1p08V_125C,0.625155
timing__hold_r2r_vio__count__corner:nom_slow_1p08V_125C,0
timing__setup_vio__count__corner:nom_slow_1p08V_125C,0
timing__setup_r2r__ws__corner:nom_slow_1p08V_125C,Infinity
timing__setup_r2r_vio__count__corner:nom_slow_1p08V_125C,0
design__max_slew_violation__count__corner:nom_typ_1p20V_25C,0
design__max_fanout_violation__count__corner:nom_typ_1p20V_25C,0
design__max_cap_violation__count__corner:nom_typ_1p20V_25C,0
clock__skew__worst_hold__corner:nom_typ_1p20V_25C,-0.260341283677645
clock__skew__worst_setup__corner:nom_typ_1p20V_25C,0.260341283677645
timing__hold__ws__corner:nom_typ_1p20V_25C,0.29917585922105194
timing__setup__ws__corner:nom_typ_1p20V_25C,13.380129383174504
timing__hold__tns__corner:nom_typ_1p20V_25C,0.0
timing__setup__tns__corner:nom_typ_1p20V_25C,0.0
timing__hold__wns__corner:nom_typ_1p20V_25C,0
timing__setup__wns__corner:nom_typ_1p20V_25C,0.0
timing__hold_vio__count__corner:nom_typ_1p20V_25C,0
timing__hold_r2r__ws__corner:nom_typ_1p20V_25C,0.299176
timing__hold_r2r_vio__count__corner:nom_typ_1p20V_25C,0
timing__setup_vio__count__corner:nom_typ_1p20V_25C,0
timing__setup_r2r__ws__corner:nom_typ_1p20V_25C,Infinity
timing__setup_r2r_vio__count__corner:nom_typ_1p20V_25C,0
design__max_slew_violation__count,0
design__max_fanout_violation__count,0
design__max_cap_violation__count,0
clock__skew__worst_hold,-0.2569951546535166
clock__skew__worst_setup,0.2569951546535166
timing__hold__ws,0.10952367101026635
timing__setup__ws,12.022922553393125
timing__hold__tns,0.0
timing__setup__tns,0.0
timing__hold__wns,0
timing__setup__wns,0.0
timing__hold_vio__count,0
timing__hold_r2r__ws,0.109524
timing__hold_r2r_vio__count,0
timing__setup_vio__count,0
timing__setup_r2r__ws,inf
timing__setup_r2r_vio__count,0
design__die__bbox,0.0 0.0 202.08 154.98
design__core__bbox,2.88 3.78 199.2 151.2
design__io,45
design__die__area,31318.4
design__core__area,28941.5
design__instance__count__stdcell,596
design__instance__area__stdcell,7604.15
design__instance__count__macros,0
design__instance__area__macros,0
design__instance__count__padcells,0
design__instance__area__padcells,0
design__instance__count__cover,0
design__instance__area__cover,0
design__instance__utilization,0.262742
design__instance__utilization__stdcell,0.262742
design__rows,39
design__rows:CoreSite,39
design__sites,15951
design__sites:CoreSite,15951
design__instance__count__class:buffer,2
design__instance__area__class:buffer,14.5152
design__instance__count__class:inverter,19
design__instance__area__class:inverter,103.421
design__instance__count__class:sequential_cell,34
design__instance__area__class:sequential_cell,1603.93
design__instance__count__class:multi_input_combinational_cell,421
design__instance__area__class:multi_input_combinational_cell,4374.52
flow__warnings__count,1
flow__errors__count,0
design__power_grid_violation__count__net:VPWR,0
design__power_grid_violation__count__net:VGND,0
design__power_grid_violation__count,0
design__instance__count__class:timing_repair_buffer,105
design__instance__area__class:timing_repair_buffer,1393.46
timing__drv__floating__nets,0
timing__drv__floating__pins,0
design__instance__displacement__total,0
design__instance__displacement__mean,0
design__instance__displacement__max,0
route__wirelength__estimated,11548.1
design__violations,0
design__instance__count__class:clock_buffer,9
design__instance__area__class:clock_buffer,81.648
design__instance__count__class:clock_inverter,6
design__instance__area__class:clock_inverter,32.6592
design__instance__count__setup_buffer,0
design__instance__count__hold_buffer,59
antenna__violating__nets,0
antenna__violating__pins,0
route__antenna_violation__count,0
antenna_diodes_count,0
route__net,643
route__net__special,2
route__drc_errors__iter:0,304
route__wirelength__iter:0,12830
route__drc_errors__iter:1,150
route__wirelength__iter:1,12695
route__drc_errors__iter:2,178
route__wirelength__iter:2,12703
route__drc_errors__iter:3,6
route__wirelength__iter:3,12593
route__drc_errors__iter:4,0
route__wirelength__iter:4,12588
route__drc_errors,0
route__wirelength,12588
route__vias,3715
route__vias__singlecut,3715
route__vias__multicut,0
design__disconnected_pin__count,0
design__critical_disconnected_pin__count,0
route__wirelength__max,209.875
timing__unannotated_net__count__corner:nom_fast_1p32V_m40C,28
timing__unannotated_net_filtered__count__corner:nom_fast_1p32V_m40C,0
timing__unannotated_net__count__corner:nom_slow_1p08V_125C,28
timing__unannotated_net_filtered__count__corner:nom_slow_1p08V_125C,0
timing__unannotated_net__count__corner:nom_typ_1p20V_25C,28
timing__unannotated_net_filtered__count__corner:nom_typ_1p20V_25C,0
timing__unannotated_net__count,28
timing__unannotated_net_filtered__count,0
design_powergrid__voltage__worst__net:VPWR__corner:nom_typ_1p20V_25C,1.19998
design_powergrid__drop__average__net:VPWR__corner:nom_typ_1p20V_25C,1.2
design_powergrid__drop__worst__net:VPWR__corner:nom_typ_1p20V_25C,0.0000206673
design_powergrid__voltage__worst__net:VGND__corner:nom_typ_1p20V_25C,0.0000270002
design_powergrid__drop__average__net:VGND__corner:nom_typ_1p20V_25C,0.00000406983
design_powergrid__drop__worst__net:VGND__corner:nom_typ_1p20V_25C,0.0000270002
design_powergrid__voltage__worst,0.0000270002
design_powergrid__voltage__worst__net:VPWR,1.19998
design_powergrid__drop__worst,0.0000270002
design_powergrid__drop__worst__net:VPWR,0.0000206673
design_powergrid__voltage__worst__net:VGND,0.0000270002
design_powergrid__drop__worst__net:VGND,0.0000270002
ir__voltage__worst,1.1999999999999999555910790149937383830547332763671875
ir__drop__avg,0.0000048999999999999996723866295400551251759679871611297130584716796875
ir__drop__worst,0.00002069999999999999832213208594833275810742634348571300506591796875
magic__drc_error__count,0
magic__illegal_overlap__count,0
design__lvs_device_difference__count,0
design__lvs_net_difference__count,0
design__lvs_property_fail__count,0
design__lvs_error__count,0
design__lvs_unmatched_device__count,0
design__lvs_unmatched_net__count,0
design__lvs_unmatched_pin__count,0
