

================================================================
== Vitis HLS Report for 'srcnn_Pipeline_CopyW1_ky_CopyW1_kx'
================================================================
* Date:           Tue Oct 21 00:22:12 2025

* Version:        2023.1 (Build 3854077 on May  4 2023)
* Project:        srcnn_hls
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xck26-sfvc784-2LV-c


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.300 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       92|       92|  0.920 us|  0.920 us|   92|   92|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                       |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |       Loop Name       |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-----------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- CopyW1_ky_CopyW1_kx  |       90|       90|        11|          1|          1|    81|       yes|
        +-----------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+------+--------+--------+-----+
|       Name      | BRAM_18K|  DSP |   FF   |   LUT  | URAM|
+-----------------+---------+------+--------+--------+-----+
|DSP              |        -|     -|       -|       -|    -|
|Expression       |        -|     -|       0|     304|    -|
|FIFO             |        -|     -|       -|       -|    -|
|Instance         |        -|     -|       -|       -|    -|
|Memory           |        -|     -|       -|       -|    -|
|Multiplexer      |        -|     -|       -|      90|    -|
|Register         |        -|     -|     268|      64|    -|
+-----------------+---------+------+--------+--------+-----+
|Total            |        0|     0|     268|     458|    0|
+-----------------+---------+------+--------+--------+-----+
|Available        |      288|  1248|  234240|  117120|   64|
+-----------------+---------+------+--------+--------+-----+
|Utilization (%)  |        0|     0|      ~0|      ~0|    0|
+-----------------+---------+------+--------+--------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------------+----------+----+---+----+------------+------------+
    |       Variable Name       | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------------+----------+----+---+----+------------+------------+
    |add_ln366_1_fu_192_p2      |         +|   0|  0|  14|           7|           1|
    |add_ln366_fu_201_p2        |         +|   0|  0|  12|           4|           1|
    |add_ln369_1_fu_295_p2      |         +|   0|  0|  12|           4|           1|
    |add_ln369_2_fu_241_p2      |         +|   0|  0|  14|           7|           7|
    |add_ln369_fu_180_p2        |         +|   0|  0|  14|           7|           7|
    |add_ln371_1_fu_279_p2      |         +|   0|  0|  63|          63|          63|
    |add_ln371_2_fu_269_p2      |         +|   0|  0|  15|           8|           8|
    |add_ln371_4_fu_319_p2      |         +|   0|  0|  18|          11|          11|
    |add_ln371_5_fu_340_p2      |         +|   0|  0|  17|          13|          13|
    |add_ln371_6_fu_349_p2      |         +|   0|  0|  17|          13|          13|
    |add_ln371_fu_263_p2        |         +|   0|  0|  63|          63|          63|
    |icmp_ln366_fu_186_p2       |      icmp|   0|  0|  14|           7|           7|
    |icmp_ln369_fu_207_p2       |      icmp|   0|  0|  12|           4|           4|
    |ap_block_pp0_stage0_11001  |        or|   0|  0|   2|           1|           1|
    |select_ln366_1_fu_225_p3   |    select|   0|  0|   4|           1|           4|
    |select_ln366_2_fu_247_p3   |    select|   0|  0|   7|           1|           7|
    |select_ln366_fu_213_p3     |    select|   0|  0|   4|           1|           1|
    |ap_enable_pp0              |       xor|   0|  0|   2|           1|           2|
    +---------------------------+----------+----+---+----+------------+------------+
    |Total                      |          |   0|  0| 304|         216|         214|
    +---------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +--------------------------------------+----+-----------+-----+-----------+
    |                 Name                 | LUT| Input Size| Bits| Total Bits|
    +--------------------------------------+----+-----------+-----+-----------+
    |ap_done_int                           |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1               |   9|          2|    1|          2|
    |ap_sig_allocacmp_indvar_flatten_load  |   9|          2|    7|         14|
    |ap_sig_allocacmp_kx_load              |   9|          2|    4|          8|
    |ap_sig_allocacmp_ky_1                 |   9|          2|    4|          8|
    |gmem_w1_blk_n_AR                      |   9|          2|    1|          2|
    |gmem_w1_blk_n_R                       |   9|          2|    1|          2|
    |indvar_flatten_fu_92                  |   9|          2|    7|         14|
    |kx_fu_84                              |   9|          2|    4|          8|
    |ky_fu_88                              |   9|          2|    4|          8|
    +--------------------------------------+----+-----------+-----+-----------+
    |Total                                 |  90|         20|   34|         68|
    +--------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------+----+----+-----+-----------+
    |               Name               | FF | LUT| Bits| Const Bits|
    +----------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                         |   1|   0|    1|          0|
    |ap_done_reg                       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter10          |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter5           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter6           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter7           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter8           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter9           |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter2_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter3_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter4_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter5_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter6_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter7_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter8_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter9_reg  |   1|   0|    1|          0|
    |gmem_w1_addr_read_reg_410         |  32|   0|   32|          0|
    |gmem_w1_addr_reg_404              |  64|   0|   64|          0|
    |indvar_flatten_fu_92              |   7|   0|    7|          0|
    |kx_fu_84                          |   4|   0|    4|          0|
    |ky_fu_88                          |   4|   0|    4|          0|
    |select_ln366_1_reg_399            |   4|   0|    4|          0|
    |select_ln366_reg_394              |   4|   0|    4|          0|
    |select_ln366_1_reg_399            |  64|  32|    4|          0|
    |select_ln366_reg_394              |  64|  32|    4|          0|
    +----------------------------------+----+----+-----+-----------+
    |Total                             | 268|  64|  148|          0|
    +----------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------------------+-----+-----+------------+------------------------------------+--------------+
|        RTL Ports       | Dir | Bits|  Protocol  |            Source Object           |    C Type    |
+------------------------+-----+-----+------------+------------------------------------+--------------+
|ap_clk                  |   in|    1|  ap_ctrl_hs|  srcnn_Pipeline_CopyW1_ky_CopyW1_kx|  return value|
|ap_rst                  |   in|    1|  ap_ctrl_hs|  srcnn_Pipeline_CopyW1_ky_CopyW1_kx|  return value|
|ap_start                |   in|    1|  ap_ctrl_hs|  srcnn_Pipeline_CopyW1_ky_CopyW1_kx|  return value|
|ap_done                 |  out|    1|  ap_ctrl_hs|  srcnn_Pipeline_CopyW1_ky_CopyW1_kx|  return value|
|ap_idle                 |  out|    1|  ap_ctrl_hs|  srcnn_Pipeline_CopyW1_ky_CopyW1_kx|  return value|
|ap_ready                |  out|    1|  ap_ctrl_hs|  srcnn_Pipeline_CopyW1_ky_CopyW1_kx|  return value|
|m_axi_gmem_w1_AWVALID   |  out|    1|       m_axi|                             gmem_w1|       pointer|
|m_axi_gmem_w1_AWREADY   |   in|    1|       m_axi|                             gmem_w1|       pointer|
|m_axi_gmem_w1_AWADDR    |  out|   64|       m_axi|                             gmem_w1|       pointer|
|m_axi_gmem_w1_AWID      |  out|    1|       m_axi|                             gmem_w1|       pointer|
|m_axi_gmem_w1_AWLEN     |  out|   32|       m_axi|                             gmem_w1|       pointer|
|m_axi_gmem_w1_AWSIZE    |  out|    3|       m_axi|                             gmem_w1|       pointer|
|m_axi_gmem_w1_AWBURST   |  out|    2|       m_axi|                             gmem_w1|       pointer|
|m_axi_gmem_w1_AWLOCK    |  out|    2|       m_axi|                             gmem_w1|       pointer|
|m_axi_gmem_w1_AWCACHE   |  out|    4|       m_axi|                             gmem_w1|       pointer|
|m_axi_gmem_w1_AWPROT    |  out|    3|       m_axi|                             gmem_w1|       pointer|
|m_axi_gmem_w1_AWQOS     |  out|    4|       m_axi|                             gmem_w1|       pointer|
|m_axi_gmem_w1_AWREGION  |  out|    4|       m_axi|                             gmem_w1|       pointer|
|m_axi_gmem_w1_AWUSER    |  out|    1|       m_axi|                             gmem_w1|       pointer|
|m_axi_gmem_w1_WVALID    |  out|    1|       m_axi|                             gmem_w1|       pointer|
|m_axi_gmem_w1_WREADY    |   in|    1|       m_axi|                             gmem_w1|       pointer|
|m_axi_gmem_w1_WDATA     |  out|   32|       m_axi|                             gmem_w1|       pointer|
|m_axi_gmem_w1_WSTRB     |  out|    4|       m_axi|                             gmem_w1|       pointer|
|m_axi_gmem_w1_WLAST     |  out|    1|       m_axi|                             gmem_w1|       pointer|
|m_axi_gmem_w1_WID       |  out|    1|       m_axi|                             gmem_w1|       pointer|
|m_axi_gmem_w1_WUSER     |  out|    1|       m_axi|                             gmem_w1|       pointer|
|m_axi_gmem_w1_ARVALID   |  out|    1|       m_axi|                             gmem_w1|       pointer|
|m_axi_gmem_w1_ARREADY   |   in|    1|       m_axi|                             gmem_w1|       pointer|
|m_axi_gmem_w1_ARADDR    |  out|   64|       m_axi|                             gmem_w1|       pointer|
|m_axi_gmem_w1_ARID      |  out|    1|       m_axi|                             gmem_w1|       pointer|
|m_axi_gmem_w1_ARLEN     |  out|   32|       m_axi|                             gmem_w1|       pointer|
|m_axi_gmem_w1_ARSIZE    |  out|    3|       m_axi|                             gmem_w1|       pointer|
|m_axi_gmem_w1_ARBURST   |  out|    2|       m_axi|                             gmem_w1|       pointer|
|m_axi_gmem_w1_ARLOCK    |  out|    2|       m_axi|                             gmem_w1|       pointer|
|m_axi_gmem_w1_ARCACHE   |  out|    4|       m_axi|                             gmem_w1|       pointer|
|m_axi_gmem_w1_ARPROT    |  out|    3|       m_axi|                             gmem_w1|       pointer|
|m_axi_gmem_w1_ARQOS     |  out|    4|       m_axi|                             gmem_w1|       pointer|
|m_axi_gmem_w1_ARREGION  |  out|    4|       m_axi|                             gmem_w1|       pointer|
|m_axi_gmem_w1_ARUSER    |  out|    1|       m_axi|                             gmem_w1|       pointer|
|m_axi_gmem_w1_RVALID    |   in|    1|       m_axi|                             gmem_w1|       pointer|
|m_axi_gmem_w1_RREADY    |  out|    1|       m_axi|                             gmem_w1|       pointer|
|m_axi_gmem_w1_RDATA     |   in|   32|       m_axi|                             gmem_w1|       pointer|
|m_axi_gmem_w1_RLAST     |   in|    1|       m_axi|                             gmem_w1|       pointer|
|m_axi_gmem_w1_RID       |   in|    1|       m_axi|                             gmem_w1|       pointer|
|m_axi_gmem_w1_RFIFONUM  |   in|    9|       m_axi|                             gmem_w1|       pointer|
|m_axi_gmem_w1_RUSER     |   in|    1|       m_axi|                             gmem_w1|       pointer|
|m_axi_gmem_w1_RRESP     |   in|    2|       m_axi|                             gmem_w1|       pointer|
|m_axi_gmem_w1_BVALID    |   in|    1|       m_axi|                             gmem_w1|       pointer|
|m_axi_gmem_w1_BREADY    |  out|    1|       m_axi|                             gmem_w1|       pointer|
|m_axi_gmem_w1_BRESP     |   in|    2|       m_axi|                             gmem_w1|       pointer|
|m_axi_gmem_w1_BID       |   in|    1|       m_axi|                             gmem_w1|       pointer|
|m_axi_gmem_w1_BUSER     |   in|    1|       m_axi|                             gmem_w1|       pointer|
|add_ln371_3             |   in|   11|     ap_none|                         add_ln371_3|        scalar|
|sext_ln362              |   in|   62|     ap_none|                          sext_ln362|        scalar|
|zext_ln362_3            |   in|   13|     ap_none|                        zext_ln362_3|        scalar|
|w1_loc_address0         |  out|   13|   ap_memory|                              w1_loc|         array|
|w1_loc_ce0              |  out|    1|   ap_memory|                              w1_loc|         array|
|w1_loc_we0              |  out|    1|   ap_memory|                              w1_loc|         array|
|w1_loc_d0               |  out|   32|   ap_memory|                              w1_loc|         array|
+------------------------+-----+-----+------------+------------------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 11


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 11
* Pipeline : 1
  Pipeline-0 : II = 1, D = 11, States = { 1 2 3 4 5 6 7 8 9 10 11 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.15>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%kx = alloca i32 1"   --->   Operation 14 'alloca' 'kx' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%ky = alloca i32 1"   --->   Operation 15 'alloca' 'ky' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%indvar_flatten = alloca i32 1"   --->   Operation 16 'alloca' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%zext_ln362_3_read = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %zext_ln362_3"   --->   Operation 17 'read' 'zext_ln362_3_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%sext_ln362_read = read i62 @_ssdm_op_Read.ap_auto.i62, i62 %sext_ln362"   --->   Operation 18 'read' 'sext_ln362_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%add_ln371_3_read = read i11 @_ssdm_op_Read.ap_auto.i11, i11 %add_ln371_3"   --->   Operation 19 'read' 'add_ln371_3_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%zext_ln362_3_cast = zext i13 %zext_ln362_3_read"   --->   Operation 20 'zext' 'zext_ln362_3_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%sext_ln362_cast = sext i62 %sext_ln362_read"   --->   Operation 21 'sext' 'sext_ln362_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %w1_loc, i64 666, i64 19, i64 18446744073709551615"   --->   Operation 22 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %gmem_w1, void @empty_35, i32 0, i32 0, void @empty_36, i32 0, i32 5184, void @empty_6, void @empty_37, void @empty_36, i32 16, i32 16, i32 16, i32 16, void @empty_36, void @empty_36, i32 4294967295, i32 0"   --->   Operation 23 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.42ns)   --->   "%store_ln0 = store i7 0, i7 %indvar_flatten"   --->   Operation 24 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 25 [1/1] (0.42ns)   --->   "%store_ln0 = store i4 0, i4 %ky"   --->   Operation 25 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 26 [1/1] (0.42ns)   --->   "%store_ln0 = store i4 0, i4 %kx"   --->   Operation 26 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc"   --->   Operation 27 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%ky_1 = load i4 %ky" [src/srcnn.cpp:366]   --->   Operation 28 'load' 'ky_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%indvar_flatten_load = load i7 %indvar_flatten" [src/srcnn.cpp:366]   --->   Operation 29 'load' 'indvar_flatten_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %gmem_w1"   --->   Operation 30 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%zext_ln366 = zext i4 %ky_1" [src/srcnn.cpp:366]   --->   Operation 31 'zext' 'zext_ln366' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%shl_ln1 = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i4.i3, i4 %ky_1, i3 0" [src/srcnn.cpp:369]   --->   Operation 32 'bitconcatenate' 'shl_ln1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.77ns)   --->   "%add_ln369 = add i7 %shl_ln1, i7 %zext_ln366" [src/srcnn.cpp:369]   --->   Operation 33 'add' 'add_ln369' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 34 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.77ns)   --->   "%icmp_ln366 = icmp_eq  i7 %indvar_flatten_load, i7 81" [src/srcnn.cpp:366]   --->   Operation 35 'icmp' 'icmp_ln366' <Predicate = true> <Delay = 0.77> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 36 [1/1] (0.77ns)   --->   "%add_ln366_1 = add i7 %indvar_flatten_load, i7 1" [src/srcnn.cpp:366]   --->   Operation 36 'add' 'add_ln366_1' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%br_ln366 = br i1 %icmp_ln366, void %for.inc25, void %for.inc28.exitStub" [src/srcnn.cpp:366]   --->   Operation 37 'br' 'br_ln366' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%kx_load = load i4 %kx" [src/srcnn.cpp:369]   --->   Operation 38 'load' 'kx_load' <Predicate = (!icmp_ln366)> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.79ns)   --->   "%add_ln366 = add i4 %ky_1, i4 1" [src/srcnn.cpp:366]   --->   Operation 39 'add' 'add_ln366' <Predicate = (!icmp_ln366)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 40 [1/1] (0.79ns)   --->   "%icmp_ln369 = icmp_eq  i4 %kx_load, i4 9" [src/srcnn.cpp:369]   --->   Operation 40 'icmp' 'icmp_ln369' <Predicate = (!icmp_ln366)> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 41 [1/1] (0.39ns)   --->   "%select_ln366 = select i1 %icmp_ln369, i4 0, i4 %kx_load" [src/srcnn.cpp:366]   --->   Operation 41 'select' 'select_ln366' <Predicate = (!icmp_ln366)> <Delay = 0.39> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%zext_ln366_1 = zext i4 %add_ln366" [src/srcnn.cpp:366]   --->   Operation 42 'zext' 'zext_ln366_1' <Predicate = (!icmp_ln366)> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (0.39ns)   --->   "%select_ln366_1 = select i1 %icmp_ln369, i4 %add_ln366, i4 %ky_1" [src/srcnn.cpp:366]   --->   Operation 43 'select' 'select_ln366_1' <Predicate = (!icmp_ln366)> <Delay = 0.39> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%shl_ln369_mid1 = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i4.i3, i4 %add_ln366, i3 0" [src/srcnn.cpp:369]   --->   Operation 44 'bitconcatenate' 'shl_ln369_mid1' <Predicate = (!icmp_ln366)> <Delay = 0.00>
ST_1 : Operation 45 [1/1] (0.77ns)   --->   "%add_ln369_2 = add i7 %shl_ln369_mid1, i7 %zext_ln366_1" [src/srcnn.cpp:369]   --->   Operation 45 'add' 'add_ln369_2' <Predicate = (!icmp_ln366)> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 46 [1/1] (0.00ns) (grouped into LUT with out node add_ln371_2)   --->   "%select_ln366_2 = select i1 %icmp_ln369, i7 %add_ln369_2, i7 %add_ln369" [src/srcnn.cpp:366]   --->   Operation 46 'select' 'select_ln366_2' <Predicate = (!icmp_ln366)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.36> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 47 [1/1] (0.00ns) (grouped into LUT with out node add_ln371_2)   --->   "%zext_ln366_2 = zext i7 %select_ln366_2" [src/srcnn.cpp:366]   --->   Operation 47 'zext' 'zext_ln366_2' <Predicate = (!icmp_ln366)> <Delay = 0.00>
ST_1 : Operation 48 [1/1] (0.00ns) (grouped into LUT with out node add_ln371_2)   --->   "%kx_cast3 = zext i4 %select_ln366" [src/srcnn.cpp:366]   --->   Operation 48 'zext' 'kx_cast3' <Predicate = (!icmp_ln366)> <Delay = 0.00>
ST_1 : Operation 49 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln371 = add i63 %sext_ln362_cast, i63 %zext_ln362_3_cast" [src/srcnn.cpp:371]   --->   Operation 49 'add' 'add_ln371' <Predicate = (!icmp_ln366)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.40> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 50 [1/1] (0.77ns) (out node of the LUT)   --->   "%add_ln371_2 = add i8 %zext_ln366_2, i8 %kx_cast3" [src/srcnn.cpp:371]   --->   Operation 50 'add' 'add_ln371_2' <Predicate = (!icmp_ln366)> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 51 [1/1] (0.00ns)   --->   "%zext_ln371 = zext i8 %add_ln371_2" [src/srcnn.cpp:371]   --->   Operation 51 'zext' 'zext_ln371' <Predicate = (!icmp_ln366)> <Delay = 0.00>
ST_1 : Operation 52 [1/1] (0.81ns) (root node of TernaryAdder)   --->   "%add_ln371_1 = add i63 %zext_ln371, i63 %add_ln371" [src/srcnn.cpp:371]   --->   Operation 52 'add' 'add_ln371_1' <Predicate = (!icmp_ln366)> <Delay = 0.81> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.40> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 53 [1/1] (0.00ns)   --->   "%sext_ln371 = sext i63 %add_ln371_1" [src/srcnn.cpp:371]   --->   Operation 53 'sext' 'sext_ln371' <Predicate = (!icmp_ln366)> <Delay = 0.00>
ST_1 : Operation 54 [1/1] (0.00ns)   --->   "%gmem_w1_addr = getelementptr i32 %gmem_w1, i64 %sext_ln371" [src/srcnn.cpp:371]   --->   Operation 54 'getelementptr' 'gmem_w1_addr' <Predicate = (!icmp_ln366)> <Delay = 0.00>
ST_1 : Operation 55 [1/1] (0.79ns)   --->   "%add_ln369_1 = add i4 %select_ln366, i4 1" [src/srcnn.cpp:369]   --->   Operation 55 'add' 'add_ln369_1' <Predicate = (!icmp_ln366)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 56 [1/1] (0.42ns)   --->   "%store_ln369 = store i7 %add_ln366_1, i7 %indvar_flatten" [src/srcnn.cpp:369]   --->   Operation 56 'store' 'store_ln369' <Predicate = (!icmp_ln366)> <Delay = 0.42>
ST_1 : Operation 57 [1/1] (0.42ns)   --->   "%store_ln369 = store i4 %select_ln366_1, i4 %ky" [src/srcnn.cpp:369]   --->   Operation 57 'store' 'store_ln369' <Predicate = (!icmp_ln366)> <Delay = 0.42>
ST_1 : Operation 58 [1/1] (0.42ns)   --->   "%store_ln369 = store i4 %add_ln369_1, i4 %kx" [src/srcnn.cpp:369]   --->   Operation 58 'store' 'store_ln369' <Predicate = (!icmp_ln366)> <Delay = 0.42>

State 2 <SV = 1> <Delay = 7.30>
ST_2 : Operation 59 [8/8] (7.30ns)   --->   "%gmem_w1_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %gmem_w1_addr, i32 1" [src/srcnn.cpp:371]   --->   Operation 59 'readreq' 'gmem_w1_load_1_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 3 <SV = 2> <Delay = 7.30>
ST_3 : Operation 60 [7/8] (7.30ns)   --->   "%gmem_w1_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %gmem_w1_addr, i32 1" [src/srcnn.cpp:371]   --->   Operation 60 'readreq' 'gmem_w1_load_1_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 4 <SV = 3> <Delay = 7.30>
ST_4 : Operation 61 [6/8] (7.30ns)   --->   "%gmem_w1_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %gmem_w1_addr, i32 1" [src/srcnn.cpp:371]   --->   Operation 61 'readreq' 'gmem_w1_load_1_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 5 <SV = 4> <Delay = 7.30>
ST_5 : Operation 62 [5/8] (7.30ns)   --->   "%gmem_w1_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %gmem_w1_addr, i32 1" [src/srcnn.cpp:371]   --->   Operation 62 'readreq' 'gmem_w1_load_1_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 6 <SV = 5> <Delay = 7.30>
ST_6 : Operation 63 [4/8] (7.30ns)   --->   "%gmem_w1_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %gmem_w1_addr, i32 1" [src/srcnn.cpp:371]   --->   Operation 63 'readreq' 'gmem_w1_load_1_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 7 <SV = 6> <Delay = 7.30>
ST_7 : Operation 64 [3/8] (7.30ns)   --->   "%gmem_w1_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %gmem_w1_addr, i32 1" [src/srcnn.cpp:371]   --->   Operation 64 'readreq' 'gmem_w1_load_1_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 8 <SV = 7> <Delay = 7.30>
ST_8 : Operation 65 [2/8] (7.30ns)   --->   "%gmem_w1_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %gmem_w1_addr, i32 1" [src/srcnn.cpp:371]   --->   Operation 65 'readreq' 'gmem_w1_load_1_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 9 <SV = 8> <Delay = 7.30>
ST_9 : Operation 66 [1/8] (7.30ns)   --->   "%gmem_w1_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %gmem_w1_addr, i32 1" [src/srcnn.cpp:371]   --->   Operation 66 'readreq' 'gmem_w1_load_1_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 10 <SV = 9> <Delay = 7.30>
ST_10 : Operation 67 [1/1] (7.30ns)   --->   "%gmem_w1_addr_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i64 %gmem_w1_addr" [src/srcnn.cpp:371]   --->   Operation 67 'read' 'gmem_w1_addr_read' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_10 : Operation 85 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 85 'ret' 'ret_ln0' <Predicate = (icmp_ln366)> <Delay = 0.00>

State 11 <SV = 10> <Delay = 2.29>
ST_11 : Operation 68 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @CopyW1_ky_CopyW1_kx_str"   --->   Operation 68 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 69 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 81, i64 81, i64 81"   --->   Operation 69 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 70 [1/1] (0.00ns)   --->   "%zext_ln371_1 = zext i4 %select_ln366_1" [src/srcnn.cpp:371]   --->   Operation 70 'zext' 'zext_ln371_1' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 71 [1/1] (0.79ns)   --->   "%add_ln371_4 = add i11 %add_ln371_3_read, i11 %zext_ln371_1" [src/srcnn.cpp:371]   --->   Operation 71 'add' 'add_ln371_4' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 72 [1/1] (0.00ns)   --->   "%zext_ln371_2 = zext i11 %add_ln371_4" [src/srcnn.cpp:371]   --->   Operation 72 'zext' 'zext_ln371_2' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 73 [1/1] (0.00ns)   --->   "%trunc_ln371 = trunc i11 %add_ln371_4" [src/srcnn.cpp:371]   --->   Operation 73 'trunc' 'trunc_ln371' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 74 [1/1] (0.00ns)   --->   "%p_shl1 = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i10.i3, i10 %trunc_ln371, i3 0" [src/srcnn.cpp:371]   --->   Operation 74 'bitconcatenate' 'p_shl1' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 75 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln371_5 = add i13 %p_shl1, i13 %zext_ln371_2" [src/srcnn.cpp:371]   --->   Operation 75 'add' 'add_ln371_5' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.40> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 76 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 76 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 77 [1/1] (0.00ns)   --->   "%zext_ln371_3 = zext i4 %select_ln366" [src/srcnn.cpp:371]   --->   Operation 77 'zext' 'zext_ln371_3' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 78 [1/1] (0.82ns) (root node of TernaryAdder)   --->   "%add_ln371_6 = add i13 %add_ln371_5, i13 %zext_ln371_3" [src/srcnn.cpp:371]   --->   Operation 78 'add' 'add_ln371_6' <Predicate = true> <Delay = 0.82> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.40> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 79 [1/1] (0.00ns)   --->   "%zext_ln371_4 = zext i13 %add_ln371_6" [src/srcnn.cpp:371]   --->   Operation 79 'zext' 'zext_ln371_4' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 80 [1/1] (0.00ns)   --->   "%w1_loc_addr = getelementptr i32 %w1_loc, i64 0, i64 %zext_ln371_4" [src/srcnn.cpp:371]   --->   Operation 80 'getelementptr' 'w1_loc_addr' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 81 [1/1] (0.00ns)   --->   "%specloopname_ln369 = specloopname void @_ssdm_op_SpecLoopName, void @empty" [src/srcnn.cpp:369]   --->   Operation 81 'specloopname' 'specloopname_ln369' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 82 [1/1] (0.00ns)   --->   "%bitcast_ln371 = bitcast i32 %gmem_w1_addr_read" [src/srcnn.cpp:371]   --->   Operation 82 'bitcast' 'bitcast_ln371' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 83 [1/1] (0.67ns)   --->   "%store_ln371 = store i32 %bitcast_ln371, i13 %w1_loc_addr" [src/srcnn.cpp:371]   --->   Operation 83 'store' 'store_ln371' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 89 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 5184> <RAM>
ST_11 : Operation 84 [1/1] (0.00ns)   --->   "%br_ln369 = br void %for.inc" [src/srcnn.cpp:369]   --->   Operation 84 'br' 'br_ln369' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ gmem_w1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ add_ln371_3]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ sext_ln362]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ zext_ln362_3]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ w1_loc]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[0]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
kx                    (alloca           ) [ 010000000000]
ky                    (alloca           ) [ 010000000000]
indvar_flatten        (alloca           ) [ 010000000000]
zext_ln362_3_read     (read             ) [ 000000000000]
sext_ln362_read       (read             ) [ 000000000000]
add_ln371_3_read      (read             ) [ 011111111111]
zext_ln362_3_cast     (zext             ) [ 000000000000]
sext_ln362_cast       (sext             ) [ 000000000000]
specmemcore_ln0       (specmemcore      ) [ 000000000000]
specinterface_ln0     (specinterface    ) [ 000000000000]
store_ln0             (store            ) [ 000000000000]
store_ln0             (store            ) [ 000000000000]
store_ln0             (store            ) [ 000000000000]
br_ln0                (br               ) [ 000000000000]
ky_1                  (load             ) [ 000000000000]
indvar_flatten_load   (load             ) [ 000000000000]
specbitsmap_ln0       (specbitsmap      ) [ 000000000000]
zext_ln366            (zext             ) [ 000000000000]
shl_ln1               (bitconcatenate   ) [ 000000000000]
add_ln369             (add              ) [ 000000000000]
specpipeline_ln0      (specpipeline     ) [ 000000000000]
icmp_ln366            (icmp             ) [ 011111111110]
add_ln366_1           (add              ) [ 000000000000]
br_ln366              (br               ) [ 000000000000]
kx_load               (load             ) [ 000000000000]
add_ln366             (add              ) [ 000000000000]
icmp_ln369            (icmp             ) [ 000000000000]
select_ln366          (select           ) [ 011111111111]
zext_ln366_1          (zext             ) [ 000000000000]
select_ln366_1        (select           ) [ 011111111111]
shl_ln369_mid1        (bitconcatenate   ) [ 000000000000]
add_ln369_2           (add              ) [ 000000000000]
select_ln366_2        (select           ) [ 000000000000]
zext_ln366_2          (zext             ) [ 000000000000]
kx_cast3              (zext             ) [ 000000000000]
add_ln371             (add              ) [ 000000000000]
add_ln371_2           (add              ) [ 000000000000]
zext_ln371            (zext             ) [ 000000000000]
add_ln371_1           (add              ) [ 000000000000]
sext_ln371            (sext             ) [ 000000000000]
gmem_w1_addr          (getelementptr    ) [ 011111111110]
add_ln369_1           (add              ) [ 000000000000]
store_ln369           (store            ) [ 000000000000]
store_ln369           (store            ) [ 000000000000]
store_ln369           (store            ) [ 000000000000]
gmem_w1_load_1_req    (readreq          ) [ 000000000000]
gmem_w1_addr_read     (read             ) [ 010000000001]
specloopname_ln0      (specloopname     ) [ 000000000000]
speclooptripcount_ln0 (speclooptripcount) [ 000000000000]
zext_ln371_1          (zext             ) [ 000000000000]
add_ln371_4           (add              ) [ 000000000000]
zext_ln371_2          (zext             ) [ 000000000000]
trunc_ln371           (trunc            ) [ 000000000000]
p_shl1                (bitconcatenate   ) [ 000000000000]
add_ln371_5           (add              ) [ 000000000000]
specpipeline_ln0      (specpipeline     ) [ 000000000000]
zext_ln371_3          (zext             ) [ 000000000000]
add_ln371_6           (add              ) [ 000000000000]
zext_ln371_4          (zext             ) [ 000000000000]
w1_loc_addr           (getelementptr    ) [ 000000000000]
specloopname_ln369    (specloopname     ) [ 000000000000]
bitcast_ln371         (bitcast          ) [ 000000000000]
store_ln371           (store            ) [ 000000000000]
br_ln369              (br               ) [ 000000000000]
ret_ln0               (ret              ) [ 000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="gmem_w1">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="gmem_w1"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="add_ln371_3">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="add_ln371_3"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="sext_ln362">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sext_ln362"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="zext_ln362_3">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="zext_ln362_3"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="w1_loc">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="w1_loc"/><MemPortTyVec>0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i13"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i62"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i11"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecMemCore"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_35"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_36"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_6"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_37"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i7.i4.i3"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_ReadReq.m_axi.i32P1A"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.m_axi.i32P1A"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="CopyW1_ky_CopyW1_kx_str"/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i13.i10.i3"/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty"/></StgValue>
</bind>
</comp>

<comp id="84" class="1004" name="kx_fu_84">
<pin_list>
<pin id="85" dir="0" index="0" bw="1" slack="0"/>
<pin id="86" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="kx/1 "/>
</bind>
</comp>

<comp id="88" class="1004" name="ky_fu_88">
<pin_list>
<pin id="89" dir="0" index="0" bw="1" slack="0"/>
<pin id="90" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="ky/1 "/>
</bind>
</comp>

<comp id="92" class="1004" name="indvar_flatten_fu_92">
<pin_list>
<pin id="93" dir="0" index="0" bw="1" slack="0"/>
<pin id="94" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="indvar_flatten/1 "/>
</bind>
</comp>

<comp id="96" class="1004" name="zext_ln362_3_read_read_fu_96">
<pin_list>
<pin id="97" dir="0" index="0" bw="13" slack="0"/>
<pin id="98" dir="0" index="1" bw="13" slack="0"/>
<pin id="99" dir="1" index="2" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="zext_ln362_3_read/1 "/>
</bind>
</comp>

<comp id="102" class="1004" name="sext_ln362_read_read_fu_102">
<pin_list>
<pin id="103" dir="0" index="0" bw="62" slack="0"/>
<pin id="104" dir="0" index="1" bw="62" slack="0"/>
<pin id="105" dir="1" index="2" bw="62" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="sext_ln362_read/1 "/>
</bind>
</comp>

<comp id="108" class="1004" name="add_ln371_3_read_read_fu_108">
<pin_list>
<pin id="109" dir="0" index="0" bw="11" slack="0"/>
<pin id="110" dir="0" index="1" bw="11" slack="0"/>
<pin id="111" dir="1" index="2" bw="11" slack="10"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="add_ln371_3_read/1 "/>
</bind>
</comp>

<comp id="114" class="1004" name="grp_readreq_fu_114">
<pin_list>
<pin id="115" dir="0" index="0" bw="1" slack="0"/>
<pin id="116" dir="0" index="1" bw="32" slack="1"/>
<pin id="117" dir="0" index="2" bw="1" slack="0"/>
<pin id="118" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="readreq(1154) " fcode="readreq"/>
<opset="gmem_w1_load_1_req/2 "/>
</bind>
</comp>

<comp id="121" class="1004" name="gmem_w1_addr_read_read_fu_121">
<pin_list>
<pin id="122" dir="0" index="0" bw="32" slack="0"/>
<pin id="123" dir="0" index="1" bw="32" slack="9"/>
<pin id="124" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="gmem_w1_addr_read/10 "/>
</bind>
</comp>

<comp id="126" class="1004" name="w1_loc_addr_gep_fu_126">
<pin_list>
<pin id="127" dir="0" index="0" bw="32" slack="0"/>
<pin id="128" dir="0" index="1" bw="1" slack="0"/>
<pin id="129" dir="0" index="2" bw="13" slack="0"/>
<pin id="130" dir="1" index="3" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="w1_loc_addr/11 "/>
</bind>
</comp>

<comp id="133" class="1004" name="store_ln371_access_fu_133">
<pin_list>
<pin id="134" dir="0" index="0" bw="13" slack="0"/>
<pin id="135" dir="0" index="1" bw="32" slack="0"/>
<pin id="136" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="137" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln371/11 "/>
</bind>
</comp>

<comp id="139" class="1004" name="zext_ln362_3_cast_fu_139">
<pin_list>
<pin id="140" dir="0" index="0" bw="13" slack="0"/>
<pin id="141" dir="1" index="1" bw="63" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln362_3_cast/1 "/>
</bind>
</comp>

<comp id="143" class="1004" name="sext_ln362_cast_fu_143">
<pin_list>
<pin id="144" dir="0" index="0" bw="62" slack="0"/>
<pin id="145" dir="1" index="1" bw="63" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln362_cast/1 "/>
</bind>
</comp>

<comp id="147" class="1004" name="store_ln0_store_fu_147">
<pin_list>
<pin id="148" dir="0" index="0" bw="1" slack="0"/>
<pin id="149" dir="0" index="1" bw="7" slack="0"/>
<pin id="150" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="152" class="1004" name="store_ln0_store_fu_152">
<pin_list>
<pin id="153" dir="0" index="0" bw="1" slack="0"/>
<pin id="154" dir="0" index="1" bw="4" slack="0"/>
<pin id="155" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="157" class="1004" name="store_ln0_store_fu_157">
<pin_list>
<pin id="158" dir="0" index="0" bw="1" slack="0"/>
<pin id="159" dir="0" index="1" bw="4" slack="0"/>
<pin id="160" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="162" class="1004" name="ky_1_load_fu_162">
<pin_list>
<pin id="163" dir="0" index="0" bw="4" slack="0"/>
<pin id="164" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="ky_1/1 "/>
</bind>
</comp>

<comp id="165" class="1004" name="indvar_flatten_load_load_fu_165">
<pin_list>
<pin id="166" dir="0" index="0" bw="7" slack="0"/>
<pin id="167" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="indvar_flatten_load/1 "/>
</bind>
</comp>

<comp id="168" class="1004" name="zext_ln366_fu_168">
<pin_list>
<pin id="169" dir="0" index="0" bw="4" slack="0"/>
<pin id="170" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln366/1 "/>
</bind>
</comp>

<comp id="172" class="1004" name="shl_ln1_fu_172">
<pin_list>
<pin id="173" dir="0" index="0" bw="7" slack="0"/>
<pin id="174" dir="0" index="1" bw="4" slack="0"/>
<pin id="175" dir="0" index="2" bw="1" slack="0"/>
<pin id="176" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln1/1 "/>
</bind>
</comp>

<comp id="180" class="1004" name="add_ln369_fu_180">
<pin_list>
<pin id="181" dir="0" index="0" bw="7" slack="0"/>
<pin id="182" dir="0" index="1" bw="4" slack="0"/>
<pin id="183" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln369/1 "/>
</bind>
</comp>

<comp id="186" class="1004" name="icmp_ln366_fu_186">
<pin_list>
<pin id="187" dir="0" index="0" bw="7" slack="0"/>
<pin id="188" dir="0" index="1" bw="7" slack="0"/>
<pin id="189" dir="1" index="2" bw="1" slack="9"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln366/1 "/>
</bind>
</comp>

<comp id="192" class="1004" name="add_ln366_1_fu_192">
<pin_list>
<pin id="193" dir="0" index="0" bw="7" slack="0"/>
<pin id="194" dir="0" index="1" bw="1" slack="0"/>
<pin id="195" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln366_1/1 "/>
</bind>
</comp>

<comp id="198" class="1004" name="kx_load_load_fu_198">
<pin_list>
<pin id="199" dir="0" index="0" bw="4" slack="0"/>
<pin id="200" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="kx_load/1 "/>
</bind>
</comp>

<comp id="201" class="1004" name="add_ln366_fu_201">
<pin_list>
<pin id="202" dir="0" index="0" bw="4" slack="0"/>
<pin id="203" dir="0" index="1" bw="1" slack="0"/>
<pin id="204" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln366/1 "/>
</bind>
</comp>

<comp id="207" class="1004" name="icmp_ln369_fu_207">
<pin_list>
<pin id="208" dir="0" index="0" bw="4" slack="0"/>
<pin id="209" dir="0" index="1" bw="4" slack="0"/>
<pin id="210" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln369/1 "/>
</bind>
</comp>

<comp id="213" class="1004" name="select_ln366_fu_213">
<pin_list>
<pin id="214" dir="0" index="0" bw="1" slack="0"/>
<pin id="215" dir="0" index="1" bw="4" slack="0"/>
<pin id="216" dir="0" index="2" bw="4" slack="0"/>
<pin id="217" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln366/1 "/>
</bind>
</comp>

<comp id="221" class="1004" name="zext_ln366_1_fu_221">
<pin_list>
<pin id="222" dir="0" index="0" bw="4" slack="0"/>
<pin id="223" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln366_1/1 "/>
</bind>
</comp>

<comp id="225" class="1004" name="select_ln366_1_fu_225">
<pin_list>
<pin id="226" dir="0" index="0" bw="1" slack="0"/>
<pin id="227" dir="0" index="1" bw="4" slack="0"/>
<pin id="228" dir="0" index="2" bw="4" slack="0"/>
<pin id="229" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln366_1/1 "/>
</bind>
</comp>

<comp id="233" class="1004" name="shl_ln369_mid1_fu_233">
<pin_list>
<pin id="234" dir="0" index="0" bw="7" slack="0"/>
<pin id="235" dir="0" index="1" bw="4" slack="0"/>
<pin id="236" dir="0" index="2" bw="1" slack="0"/>
<pin id="237" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln369_mid1/1 "/>
</bind>
</comp>

<comp id="241" class="1004" name="add_ln369_2_fu_241">
<pin_list>
<pin id="242" dir="0" index="0" bw="7" slack="0"/>
<pin id="243" dir="0" index="1" bw="4" slack="0"/>
<pin id="244" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln369_2/1 "/>
</bind>
</comp>

<comp id="247" class="1004" name="select_ln366_2_fu_247">
<pin_list>
<pin id="248" dir="0" index="0" bw="1" slack="0"/>
<pin id="249" dir="0" index="1" bw="7" slack="0"/>
<pin id="250" dir="0" index="2" bw="7" slack="0"/>
<pin id="251" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln366_2/1 "/>
</bind>
</comp>

<comp id="255" class="1004" name="zext_ln366_2_fu_255">
<pin_list>
<pin id="256" dir="0" index="0" bw="7" slack="0"/>
<pin id="257" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln366_2/1 "/>
</bind>
</comp>

<comp id="259" class="1004" name="kx_cast3_fu_259">
<pin_list>
<pin id="260" dir="0" index="0" bw="4" slack="0"/>
<pin id="261" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="kx_cast3/1 "/>
</bind>
</comp>

<comp id="263" class="1004" name="add_ln371_fu_263">
<pin_list>
<pin id="264" dir="0" index="0" bw="62" slack="0"/>
<pin id="265" dir="0" index="1" bw="13" slack="0"/>
<pin id="266" dir="1" index="2" bw="63" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln371/1 "/>
</bind>
</comp>

<comp id="269" class="1004" name="add_ln371_2_fu_269">
<pin_list>
<pin id="270" dir="0" index="0" bw="7" slack="0"/>
<pin id="271" dir="0" index="1" bw="4" slack="0"/>
<pin id="272" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln371_2/1 "/>
</bind>
</comp>

<comp id="275" class="1004" name="zext_ln371_fu_275">
<pin_list>
<pin id="276" dir="0" index="0" bw="8" slack="0"/>
<pin id="277" dir="1" index="1" bw="63" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln371/1 "/>
</bind>
</comp>

<comp id="279" class="1004" name="add_ln371_1_fu_279">
<pin_list>
<pin id="280" dir="0" index="0" bw="8" slack="0"/>
<pin id="281" dir="0" index="1" bw="63" slack="0"/>
<pin id="282" dir="1" index="2" bw="63" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln371_1/1 "/>
</bind>
</comp>

<comp id="285" class="1004" name="sext_ln371_fu_285">
<pin_list>
<pin id="286" dir="0" index="0" bw="63" slack="0"/>
<pin id="287" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln371/1 "/>
</bind>
</comp>

<comp id="289" class="1004" name="gmem_w1_addr_fu_289">
<pin_list>
<pin id="290" dir="0" index="0" bw="64" slack="0"/>
<pin id="291" dir="0" index="1" bw="64" slack="0"/>
<pin id="292" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="gmem_w1_addr/1 "/>
</bind>
</comp>

<comp id="295" class="1004" name="add_ln369_1_fu_295">
<pin_list>
<pin id="296" dir="0" index="0" bw="4" slack="0"/>
<pin id="297" dir="0" index="1" bw="1" slack="0"/>
<pin id="298" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln369_1/1 "/>
</bind>
</comp>

<comp id="301" class="1004" name="store_ln369_store_fu_301">
<pin_list>
<pin id="302" dir="0" index="0" bw="7" slack="0"/>
<pin id="303" dir="0" index="1" bw="7" slack="0"/>
<pin id="304" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln369/1 "/>
</bind>
</comp>

<comp id="306" class="1004" name="store_ln369_store_fu_306">
<pin_list>
<pin id="307" dir="0" index="0" bw="4" slack="0"/>
<pin id="308" dir="0" index="1" bw="4" slack="0"/>
<pin id="309" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln369/1 "/>
</bind>
</comp>

<comp id="311" class="1004" name="store_ln369_store_fu_311">
<pin_list>
<pin id="312" dir="0" index="0" bw="4" slack="0"/>
<pin id="313" dir="0" index="1" bw="4" slack="0"/>
<pin id="314" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln369/1 "/>
</bind>
</comp>

<comp id="316" class="1004" name="zext_ln371_1_fu_316">
<pin_list>
<pin id="317" dir="0" index="0" bw="4" slack="10"/>
<pin id="318" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln371_1/11 "/>
</bind>
</comp>

<comp id="319" class="1004" name="add_ln371_4_fu_319">
<pin_list>
<pin id="320" dir="0" index="0" bw="11" slack="10"/>
<pin id="321" dir="0" index="1" bw="4" slack="0"/>
<pin id="322" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln371_4/11 "/>
</bind>
</comp>

<comp id="324" class="1004" name="zext_ln371_2_fu_324">
<pin_list>
<pin id="325" dir="0" index="0" bw="11" slack="0"/>
<pin id="326" dir="1" index="1" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln371_2/11 "/>
</bind>
</comp>

<comp id="328" class="1004" name="trunc_ln371_fu_328">
<pin_list>
<pin id="329" dir="0" index="0" bw="11" slack="0"/>
<pin id="330" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln371/11 "/>
</bind>
</comp>

<comp id="332" class="1004" name="p_shl1_fu_332">
<pin_list>
<pin id="333" dir="0" index="0" bw="13" slack="0"/>
<pin id="334" dir="0" index="1" bw="10" slack="0"/>
<pin id="335" dir="0" index="2" bw="1" slack="0"/>
<pin id="336" dir="1" index="3" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_shl1/11 "/>
</bind>
</comp>

<comp id="340" class="1004" name="add_ln371_5_fu_340">
<pin_list>
<pin id="341" dir="0" index="0" bw="13" slack="0"/>
<pin id="342" dir="0" index="1" bw="11" slack="0"/>
<pin id="343" dir="1" index="2" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln371_5/11 "/>
</bind>
</comp>

<comp id="346" class="1004" name="zext_ln371_3_fu_346">
<pin_list>
<pin id="347" dir="0" index="0" bw="4" slack="10"/>
<pin id="348" dir="1" index="1" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln371_3/11 "/>
</bind>
</comp>

<comp id="349" class="1004" name="add_ln371_6_fu_349">
<pin_list>
<pin id="350" dir="0" index="0" bw="13" slack="0"/>
<pin id="351" dir="0" index="1" bw="4" slack="0"/>
<pin id="352" dir="1" index="2" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln371_6/11 "/>
</bind>
</comp>

<comp id="355" class="1004" name="zext_ln371_4_fu_355">
<pin_list>
<pin id="356" dir="0" index="0" bw="13" slack="0"/>
<pin id="357" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln371_4/11 "/>
</bind>
</comp>

<comp id="360" class="1004" name="bitcast_ln371_fu_360">
<pin_list>
<pin id="361" dir="0" index="0" bw="32" slack="1"/>
<pin id="362" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln371/11 "/>
</bind>
</comp>

<comp id="364" class="1005" name="kx_reg_364">
<pin_list>
<pin id="365" dir="0" index="0" bw="4" slack="0"/>
<pin id="366" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="kx "/>
</bind>
</comp>

<comp id="371" class="1005" name="ky_reg_371">
<pin_list>
<pin id="372" dir="0" index="0" bw="4" slack="0"/>
<pin id="373" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="ky "/>
</bind>
</comp>

<comp id="378" class="1005" name="indvar_flatten_reg_378">
<pin_list>
<pin id="379" dir="0" index="0" bw="7" slack="0"/>
<pin id="380" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opset="indvar_flatten "/>
</bind>
</comp>

<comp id="385" class="1005" name="add_ln371_3_read_reg_385">
<pin_list>
<pin id="386" dir="0" index="0" bw="11" slack="10"/>
<pin id="387" dir="1" index="1" bw="11" slack="10"/>
</pin_list>
<bind>
<opset="add_ln371_3_read "/>
</bind>
</comp>

<comp id="390" class="1005" name="icmp_ln366_reg_390">
<pin_list>
<pin id="391" dir="0" index="0" bw="1" slack="9"/>
<pin id="392" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln366 "/>
</bind>
</comp>

<comp id="394" class="1005" name="select_ln366_reg_394">
<pin_list>
<pin id="395" dir="0" index="0" bw="4" slack="10"/>
<pin id="396" dir="1" index="1" bw="4" slack="10"/>
</pin_list>
<bind>
<opset="select_ln366 "/>
</bind>
</comp>

<comp id="399" class="1005" name="select_ln366_1_reg_399">
<pin_list>
<pin id="400" dir="0" index="0" bw="4" slack="10"/>
<pin id="401" dir="1" index="1" bw="4" slack="10"/>
</pin_list>
<bind>
<opset="select_ln366_1 "/>
</bind>
</comp>

<comp id="404" class="1005" name="gmem_w1_addr_reg_404">
<pin_list>
<pin id="405" dir="0" index="0" bw="32" slack="1"/>
<pin id="406" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="gmem_w1_addr "/>
</bind>
</comp>

<comp id="410" class="1005" name="gmem_w1_addr_read_reg_410">
<pin_list>
<pin id="411" dir="0" index="0" bw="32" slack="1"/>
<pin id="412" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="gmem_w1_addr_read "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="87"><net_src comp="10" pin="0"/><net_sink comp="84" pin=0"/></net>

<net id="91"><net_src comp="10" pin="0"/><net_sink comp="88" pin=0"/></net>

<net id="95"><net_src comp="10" pin="0"/><net_sink comp="92" pin=0"/></net>

<net id="100"><net_src comp="12" pin="0"/><net_sink comp="96" pin=0"/></net>

<net id="101"><net_src comp="6" pin="0"/><net_sink comp="96" pin=1"/></net>

<net id="106"><net_src comp="14" pin="0"/><net_sink comp="102" pin=0"/></net>

<net id="107"><net_src comp="4" pin="0"/><net_sink comp="102" pin=1"/></net>

<net id="112"><net_src comp="16" pin="0"/><net_sink comp="108" pin=0"/></net>

<net id="113"><net_src comp="2" pin="0"/><net_sink comp="108" pin=1"/></net>

<net id="119"><net_src comp="66" pin="0"/><net_sink comp="114" pin=0"/></net>

<net id="120"><net_src comp="10" pin="0"/><net_sink comp="114" pin=2"/></net>

<net id="125"><net_src comp="68" pin="0"/><net_sink comp="121" pin=0"/></net>

<net id="131"><net_src comp="8" pin="0"/><net_sink comp="126" pin=0"/></net>

<net id="132"><net_src comp="80" pin="0"/><net_sink comp="126" pin=1"/></net>

<net id="138"><net_src comp="126" pin="3"/><net_sink comp="133" pin=0"/></net>

<net id="142"><net_src comp="96" pin="2"/><net_sink comp="139" pin=0"/></net>

<net id="146"><net_src comp="102" pin="2"/><net_sink comp="143" pin=0"/></net>

<net id="151"><net_src comp="44" pin="0"/><net_sink comp="147" pin=0"/></net>

<net id="156"><net_src comp="46" pin="0"/><net_sink comp="152" pin=0"/></net>

<net id="161"><net_src comp="46" pin="0"/><net_sink comp="157" pin=0"/></net>

<net id="171"><net_src comp="162" pin="1"/><net_sink comp="168" pin=0"/></net>

<net id="177"><net_src comp="50" pin="0"/><net_sink comp="172" pin=0"/></net>

<net id="178"><net_src comp="162" pin="1"/><net_sink comp="172" pin=1"/></net>

<net id="179"><net_src comp="52" pin="0"/><net_sink comp="172" pin=2"/></net>

<net id="184"><net_src comp="172" pin="3"/><net_sink comp="180" pin=0"/></net>

<net id="185"><net_src comp="168" pin="1"/><net_sink comp="180" pin=1"/></net>

<net id="190"><net_src comp="165" pin="1"/><net_sink comp="186" pin=0"/></net>

<net id="191"><net_src comp="58" pin="0"/><net_sink comp="186" pin=1"/></net>

<net id="196"><net_src comp="165" pin="1"/><net_sink comp="192" pin=0"/></net>

<net id="197"><net_src comp="60" pin="0"/><net_sink comp="192" pin=1"/></net>

<net id="205"><net_src comp="162" pin="1"/><net_sink comp="201" pin=0"/></net>

<net id="206"><net_src comp="62" pin="0"/><net_sink comp="201" pin=1"/></net>

<net id="211"><net_src comp="198" pin="1"/><net_sink comp="207" pin=0"/></net>

<net id="212"><net_src comp="64" pin="0"/><net_sink comp="207" pin=1"/></net>

<net id="218"><net_src comp="207" pin="2"/><net_sink comp="213" pin=0"/></net>

<net id="219"><net_src comp="46" pin="0"/><net_sink comp="213" pin=1"/></net>

<net id="220"><net_src comp="198" pin="1"/><net_sink comp="213" pin=2"/></net>

<net id="224"><net_src comp="201" pin="2"/><net_sink comp="221" pin=0"/></net>

<net id="230"><net_src comp="207" pin="2"/><net_sink comp="225" pin=0"/></net>

<net id="231"><net_src comp="201" pin="2"/><net_sink comp="225" pin=1"/></net>

<net id="232"><net_src comp="162" pin="1"/><net_sink comp="225" pin=2"/></net>

<net id="238"><net_src comp="50" pin="0"/><net_sink comp="233" pin=0"/></net>

<net id="239"><net_src comp="201" pin="2"/><net_sink comp="233" pin=1"/></net>

<net id="240"><net_src comp="52" pin="0"/><net_sink comp="233" pin=2"/></net>

<net id="245"><net_src comp="233" pin="3"/><net_sink comp="241" pin=0"/></net>

<net id="246"><net_src comp="221" pin="1"/><net_sink comp="241" pin=1"/></net>

<net id="252"><net_src comp="207" pin="2"/><net_sink comp="247" pin=0"/></net>

<net id="253"><net_src comp="241" pin="2"/><net_sink comp="247" pin=1"/></net>

<net id="254"><net_src comp="180" pin="2"/><net_sink comp="247" pin=2"/></net>

<net id="258"><net_src comp="247" pin="3"/><net_sink comp="255" pin=0"/></net>

<net id="262"><net_src comp="213" pin="3"/><net_sink comp="259" pin=0"/></net>

<net id="267"><net_src comp="143" pin="1"/><net_sink comp="263" pin=0"/></net>

<net id="268"><net_src comp="139" pin="1"/><net_sink comp="263" pin=1"/></net>

<net id="273"><net_src comp="255" pin="1"/><net_sink comp="269" pin=0"/></net>

<net id="274"><net_src comp="259" pin="1"/><net_sink comp="269" pin=1"/></net>

<net id="278"><net_src comp="269" pin="2"/><net_sink comp="275" pin=0"/></net>

<net id="283"><net_src comp="275" pin="1"/><net_sink comp="279" pin=0"/></net>

<net id="284"><net_src comp="263" pin="2"/><net_sink comp="279" pin=1"/></net>

<net id="288"><net_src comp="279" pin="2"/><net_sink comp="285" pin=0"/></net>

<net id="293"><net_src comp="0" pin="0"/><net_sink comp="289" pin=0"/></net>

<net id="294"><net_src comp="285" pin="1"/><net_sink comp="289" pin=1"/></net>

<net id="299"><net_src comp="213" pin="3"/><net_sink comp="295" pin=0"/></net>

<net id="300"><net_src comp="62" pin="0"/><net_sink comp="295" pin=1"/></net>

<net id="305"><net_src comp="192" pin="2"/><net_sink comp="301" pin=0"/></net>

<net id="310"><net_src comp="225" pin="3"/><net_sink comp="306" pin=0"/></net>

<net id="315"><net_src comp="295" pin="2"/><net_sink comp="311" pin=0"/></net>

<net id="323"><net_src comp="316" pin="1"/><net_sink comp="319" pin=1"/></net>

<net id="327"><net_src comp="319" pin="2"/><net_sink comp="324" pin=0"/></net>

<net id="331"><net_src comp="319" pin="2"/><net_sink comp="328" pin=0"/></net>

<net id="337"><net_src comp="78" pin="0"/><net_sink comp="332" pin=0"/></net>

<net id="338"><net_src comp="328" pin="1"/><net_sink comp="332" pin=1"/></net>

<net id="339"><net_src comp="52" pin="0"/><net_sink comp="332" pin=2"/></net>

<net id="344"><net_src comp="332" pin="3"/><net_sink comp="340" pin=0"/></net>

<net id="345"><net_src comp="324" pin="1"/><net_sink comp="340" pin=1"/></net>

<net id="353"><net_src comp="340" pin="2"/><net_sink comp="349" pin=0"/></net>

<net id="354"><net_src comp="346" pin="1"/><net_sink comp="349" pin=1"/></net>

<net id="358"><net_src comp="349" pin="2"/><net_sink comp="355" pin=0"/></net>

<net id="359"><net_src comp="355" pin="1"/><net_sink comp="126" pin=2"/></net>

<net id="363"><net_src comp="360" pin="1"/><net_sink comp="133" pin=1"/></net>

<net id="367"><net_src comp="84" pin="1"/><net_sink comp="364" pin=0"/></net>

<net id="368"><net_src comp="364" pin="1"/><net_sink comp="157" pin=1"/></net>

<net id="369"><net_src comp="364" pin="1"/><net_sink comp="198" pin=0"/></net>

<net id="370"><net_src comp="364" pin="1"/><net_sink comp="311" pin=1"/></net>

<net id="374"><net_src comp="88" pin="1"/><net_sink comp="371" pin=0"/></net>

<net id="375"><net_src comp="371" pin="1"/><net_sink comp="152" pin=1"/></net>

<net id="376"><net_src comp="371" pin="1"/><net_sink comp="162" pin=0"/></net>

<net id="377"><net_src comp="371" pin="1"/><net_sink comp="306" pin=1"/></net>

<net id="381"><net_src comp="92" pin="1"/><net_sink comp="378" pin=0"/></net>

<net id="382"><net_src comp="378" pin="1"/><net_sink comp="147" pin=1"/></net>

<net id="383"><net_src comp="378" pin="1"/><net_sink comp="165" pin=0"/></net>

<net id="384"><net_src comp="378" pin="1"/><net_sink comp="301" pin=1"/></net>

<net id="388"><net_src comp="108" pin="2"/><net_sink comp="385" pin=0"/></net>

<net id="389"><net_src comp="385" pin="1"/><net_sink comp="319" pin=0"/></net>

<net id="393"><net_src comp="186" pin="2"/><net_sink comp="390" pin=0"/></net>

<net id="397"><net_src comp="213" pin="3"/><net_sink comp="394" pin=0"/></net>

<net id="398"><net_src comp="394" pin="1"/><net_sink comp="346" pin=0"/></net>

<net id="402"><net_src comp="225" pin="3"/><net_sink comp="399" pin=0"/></net>

<net id="403"><net_src comp="399" pin="1"/><net_sink comp="316" pin=0"/></net>

<net id="407"><net_src comp="289" pin="2"/><net_sink comp="404" pin=0"/></net>

<net id="408"><net_src comp="404" pin="1"/><net_sink comp="114" pin=1"/></net>

<net id="409"><net_src comp="404" pin="1"/><net_sink comp="121" pin=1"/></net>

<net id="413"><net_src comp="121" pin="2"/><net_sink comp="410" pin=0"/></net>

<net id="414"><net_src comp="410" pin="1"/><net_sink comp="360" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: gmem_w1 | {}
	Port: w1_loc | {11 }
 - Input state : 
	Port: srcnn_Pipeline_CopyW1_ky_CopyW1_kx : gmem_w1 | {2 3 4 5 6 7 8 9 10 }
	Port: srcnn_Pipeline_CopyW1_ky_CopyW1_kx : add_ln371_3 | {1 }
	Port: srcnn_Pipeline_CopyW1_ky_CopyW1_kx : sext_ln362 | {1 }
	Port: srcnn_Pipeline_CopyW1_ky_CopyW1_kx : zext_ln362_3 | {1 }
	Port: srcnn_Pipeline_CopyW1_ky_CopyW1_kx : w1_loc | {}
  - Chain level:
	State 1
		store_ln0 : 1
		store_ln0 : 1
		store_ln0 : 1
		ky_1 : 1
		indvar_flatten_load : 1
		zext_ln366 : 2
		shl_ln1 : 2
		add_ln369 : 3
		icmp_ln366 : 2
		add_ln366_1 : 2
		br_ln366 : 3
		kx_load : 1
		add_ln366 : 2
		icmp_ln369 : 2
		select_ln366 : 3
		zext_ln366_1 : 3
		select_ln366_1 : 3
		shl_ln369_mid1 : 3
		add_ln369_2 : 4
		select_ln366_2 : 5
		zext_ln366_2 : 6
		kx_cast3 : 4
		add_ln371 : 1
		add_ln371_2 : 7
		zext_ln371 : 8
		add_ln371_1 : 9
		sext_ln371 : 10
		gmem_w1_addr : 11
		add_ln369_1 : 4
		store_ln369 : 3
		store_ln369 : 4
		store_ln369 : 5
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
		add_ln371_4 : 1
		zext_ln371_2 : 2
		trunc_ln371 : 2
		p_shl1 : 3
		add_ln371_5 : 4
		add_ln371_6 : 5
		zext_ln371_4 : 6
		w1_loc_addr : 7
		store_ln371 : 8


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-------------------------------|---------|---------|
| Operation|        Functional Unit        |    FF   |   LUT   |
|----------|-------------------------------|---------|---------|
|          |        add_ln369_fu_180       |    0    |    14   |
|          |       add_ln366_1_fu_192      |    0    |    14   |
|          |        add_ln366_fu_201       |    0    |    12   |
|          |       add_ln369_2_fu_241      |    0    |    14   |
|          |        add_ln371_fu_263       |    0    |    62   |
|    add   |       add_ln371_2_fu_269      |    0    |    14   |
|          |       add_ln371_1_fu_279      |    0    |    63   |
|          |       add_ln369_1_fu_295      |    0    |    12   |
|          |       add_ln371_4_fu_319      |    0    |    18   |
|          |       add_ln371_5_fu_340      |    0    |    17   |
|          |       add_ln371_6_fu_349      |    0    |    17   |
|----------|-------------------------------|---------|---------|
|   icmp   |       icmp_ln366_fu_186       |    0    |    14   |
|          |       icmp_ln369_fu_207       |    0    |    12   |
|----------|-------------------------------|---------|---------|
|          |      select_ln366_fu_213      |    0    |    4    |
|  select  |     select_ln366_1_fu_225     |    0    |    4    |
|          |     select_ln366_2_fu_247     |    0    |    7    |
|----------|-------------------------------|---------|---------|
|          |  zext_ln362_3_read_read_fu_96 |    0    |    0    |
|   read   |  sext_ln362_read_read_fu_102  |    0    |    0    |
|          |  add_ln371_3_read_read_fu_108 |    0    |    0    |
|          | gmem_w1_addr_read_read_fu_121 |    0    |    0    |
|----------|-------------------------------|---------|---------|
|  readreq |       grp_readreq_fu_114      |    0    |    0    |
|----------|-------------------------------|---------|---------|
|          |    zext_ln362_3_cast_fu_139   |    0    |    0    |
|          |       zext_ln366_fu_168       |    0    |    0    |
|          |      zext_ln366_1_fu_221      |    0    |    0    |
|          |      zext_ln366_2_fu_255      |    0    |    0    |
|   zext   |        kx_cast3_fu_259        |    0    |    0    |
|          |       zext_ln371_fu_275       |    0    |    0    |
|          |      zext_ln371_1_fu_316      |    0    |    0    |
|          |      zext_ln371_2_fu_324      |    0    |    0    |
|          |      zext_ln371_3_fu_346      |    0    |    0    |
|          |      zext_ln371_4_fu_355      |    0    |    0    |
|----------|-------------------------------|---------|---------|
|   sext   |     sext_ln362_cast_fu_143    |    0    |    0    |
|          |       sext_ln371_fu_285       |    0    |    0    |
|----------|-------------------------------|---------|---------|
|          |         shl_ln1_fu_172        |    0    |    0    |
|bitconcatenate|     shl_ln369_mid1_fu_233     |    0    |    0    |
|          |         p_shl1_fu_332         |    0    |    0    |
|----------|-------------------------------|---------|---------|
|   trunc  |       trunc_ln371_fu_328      |    0    |    0    |
|----------|-------------------------------|---------|---------|
|   Total  |                               |    0    |   298   |
|----------|-------------------------------|---------|---------|

Memories:
N/A

* Register list:
+-------------------------+--------+
|                         |   FF   |
+-------------------------+--------+
| add_ln371_3_read_reg_385|   11   |
|gmem_w1_addr_read_reg_410|   32   |
|   gmem_w1_addr_reg_404  |   32   |
|    icmp_ln366_reg_390   |    1   |
|  indvar_flatten_reg_378 |    7   |
|        kx_reg_364       |    4   |
|        ky_reg_371       |    4   |
|  select_ln366_1_reg_399 |    4   |
|   select_ln366_reg_394  |    4   |
+-------------------------+--------+
|          Total          |   99   |
+-------------------------+--------+

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+--------+
|           |   FF   |   LUT  |
+-----------+--------+--------+
|  Function |    0   |   298  |
|   Memory  |    -   |    -   |
|Multiplexer|    -   |    -   |
|  Register |   99   |    -   |
+-----------+--------+--------+
|   Total   |   99   |   298  |
+-----------+--------+--------+
