static T_1\r\nF_1 ( struct V_1 * V_2 )\r\n{\r\nstruct V_3 * V_4 = V_2 -> V_5 ;\r\nswitch ( V_4 -> V_6 ) {\r\ncase 0x50 :\r\ncase 0x84 :\r\ncase 0x86 :\r\ncase 0x98 :\r\ncase 0xa0 :\r\nreturn F_2 ( V_2 , 0x004700 ) ;\r\ncase 0x92 :\r\ncase 0x94 :\r\ncase 0x96 :\r\nreturn F_2 ( V_2 , 0x004800 ) ;\r\ndefault:\r\nreturn 0x00000000 ;\r\n}\r\n}\r\nstatic T_1\r\nF_3 ( struct V_1 * V_2 , T_1 V_7 )\r\n{\r\nstruct V_3 * V_4 = V_2 -> V_5 ;\r\nT_1 V_8 , V_9 = F_4 ( V_2 , V_10 ) ;\r\nT_1 V_11 = F_2 ( V_2 , 0x00e18c ) ;\r\nint V_12 , V_13 , V_14 , V_15 ;\r\nswitch ( V_4 -> V_6 ) {\r\ncase 0x50 :\r\ncase 0xa0 :\r\nswitch ( V_7 ) {\r\ncase 0x4020 :\r\ncase 0x4028 : V_15 = ! ! ( V_11 & 0x00000004 ) ; break;\r\ncase 0x4008 : V_15 = ! ! ( V_11 & 0x00000008 ) ; break;\r\ncase 0x4030 : V_15 = 0 ; break;\r\ndefault:\r\nF_5 ( V_2 , L_1 , V_7 ) ;\r\nreturn 0 ;\r\n}\r\nV_8 = F_2 ( V_2 , 0x00e81c + ( V_15 * 0x0c ) ) ;\r\nV_9 *= ( V_8 & 0x01000000 ) ? 2 : 4 ;\r\nV_12 = ( V_8 & 0x00070000 ) >> 16 ;\r\nV_13 = ( ( V_8 & 0x0000ff00 ) >> 8 ) + 1 ;\r\nV_14 = ( ( V_8 & 0x000000ff ) >> 0 ) + 1 ;\r\nbreak;\r\ncase 0x84 :\r\ncase 0x86 :\r\ncase 0x92 :\r\nV_8 = F_2 ( V_2 , 0x00e81c ) ;\r\nV_12 = ( V_8 & 0x00070000 ) >> 16 ;\r\nV_13 = ( V_8 & 0x0000ff00 ) >> 8 ;\r\nV_14 = ( V_8 & 0x000000ff ) >> 0 ;\r\nbreak;\r\ncase 0x94 :\r\ncase 0x96 :\r\ncase 0x98 :\r\nV_11 = F_2 ( V_2 , 0x00c050 ) ;\r\nswitch ( V_7 ) {\r\ncase 0x4020 : V_11 = ( V_11 & 0x00000003 ) >> 0 ; break;\r\ncase 0x4008 : V_11 = ( V_11 & 0x0000000c ) >> 2 ; break;\r\ncase 0x4028 : V_11 = ( V_11 & 0x00001800 ) >> 11 ; break;\r\ncase 0x4030 : V_11 = 3 ; break;\r\ndefault:\r\nF_5 ( V_2 , L_1 , V_7 ) ;\r\nreturn 0 ;\r\n}\r\nswitch ( V_11 ) {\r\ncase 0 : V_15 = 1 ; break;\r\ncase 1 : return F_4 ( V_2 , V_10 ) ;\r\ncase 2 : return F_4 ( V_2 , V_16 ) ;\r\ncase 3 : V_15 = 0 ; break;\r\n}\r\nV_8 = F_2 ( V_2 , 0x00e81c + ( V_15 * 0x28 ) ) ;\r\nV_12 = ( F_2 ( V_2 , 0x00e824 + ( V_15 * 0x28 ) ) >> 16 ) & 7 ;\r\nV_12 += ( V_8 & 0x00070000 ) >> 16 ;\r\nV_13 = ( V_8 & 0x0000ff00 ) >> 8 ;\r\nV_14 = ( V_8 & 0x000000ff ) >> 0 ;\r\nbreak;\r\ndefault:\r\nF_6 ( 1 ) ;\r\n}\r\nif ( V_14 )\r\nreturn ( V_9 * V_13 / V_14 ) >> V_12 ;\r\nreturn 0 ;\r\n}\r\nstatic T_1\r\nF_7 ( struct V_1 * V_2 , T_1 V_7 )\r\n{\r\nT_1 V_17 , V_18 = F_2 ( V_2 , 0x00c040 ) ;\r\nswitch ( V_7 ) {\r\ncase 0x004028 :\r\nV_17 = ! ! ( V_18 & 0x00200000 ) ;\r\nbreak;\r\ncase 0x004020 :\r\nV_17 = ! ! ( V_18 & 0x00400000 ) ;\r\nbreak;\r\ncase 0x004008 :\r\nV_17 = ! ! ( V_18 & 0x00010000 ) ;\r\nbreak;\r\ncase 0x004030 :\r\nV_17 = ! ! ( V_18 & 0x02000000 ) ;\r\nbreak;\r\ncase 0x00e810 :\r\nreturn F_4 ( V_2 , V_10 ) ;\r\ndefault:\r\nF_5 ( V_2 , L_2 , V_7 ) ;\r\nreturn 0 ;\r\n}\r\nif ( V_17 )\r\nreturn F_4 ( V_2 , V_16 ) ;\r\nreturn F_3 ( V_2 , V_7 ) ;\r\n}\r\nstatic T_1\r\nF_8 ( struct V_1 * V_2 , T_1 V_7 )\r\n{\r\nstruct V_3 * V_4 = V_2 -> V_5 ;\r\nT_1 V_18 = F_2 ( V_2 , 0x00c040 ) ;\r\nT_1 V_19 = F_2 ( V_2 , V_7 + 0 ) ;\r\nT_1 V_8 = F_2 ( V_2 , V_7 + 4 ) ;\r\nT_1 V_9 = F_7 ( V_2 , V_7 ) ;\r\nT_1 V_20 = 0 ;\r\nint V_21 , V_22 , V_23 , V_24 ;\r\nif ( V_7 == 0x004028 && ( V_18 & 0x00100000 ) ) {\r\nif ( V_4 -> V_6 != 0xa0 )\r\nreturn F_4 ( V_2 , V_25 ) ;\r\n}\r\nV_22 = ( V_8 & 0xff000000 ) >> 24 ;\r\nV_24 = ( V_8 & 0x00ff0000 ) >> 16 ;\r\nV_21 = ( V_8 & 0x0000ff00 ) >> 8 ;\r\nV_23 = ( V_8 & 0x000000ff ) ;\r\nif ( ( V_19 & 0x80000000 ) && V_23 ) {\r\nV_20 = V_9 * V_21 / V_23 ;\r\nif ( ( V_19 & 0x40000100 ) == 0x40000000 ) {\r\nif ( V_24 )\r\nV_20 = V_20 * V_22 / V_24 ;\r\nelse\r\nV_20 = 0 ;\r\n}\r\n}\r\nreturn V_20 ;\r\n}\r\nstatic T_1\r\nF_4 ( struct V_1 * V_2 , enum V_26 V_17 )\r\n{\r\nstruct V_3 * V_4 = V_2 -> V_5 ;\r\nT_1 V_18 = F_2 ( V_2 , 0x00c040 ) ;\r\nT_1 V_12 = 0 ;\r\nswitch ( V_17 ) {\r\ncase V_10 :\r\nreturn V_4 -> V_27 ;\r\ncase V_16 :\r\nreturn 100000 ;\r\ncase V_28 :\r\nreturn F_4 ( V_2 , V_16 ) * 27778 / 10000 ;\r\ncase V_29 :\r\nreturn F_4 ( V_2 , V_28 ) * 3 ;\r\ncase V_30 :\r\nreturn F_4 ( V_2 , V_28 ) * 3 / 2 ;\r\ncase V_31 :\r\nswitch ( V_18 & 0x30000000 ) {\r\ncase 0x00000000 : return F_4 ( V_2 , V_16 ) ;\r\ncase 0x10000000 : break;\r\ncase 0x20000000 :\r\ncase 0x30000000 : return F_4 ( V_2 , V_28 ) ;\r\n}\r\nbreak;\r\ncase V_32 :\r\nif ( ! ( V_18 & 0x00100000 ) )\r\nV_12 = ( F_2 ( V_2 , 0x004028 ) & 0x00070000 ) >> 16 ;\r\nswitch ( V_18 & 0x00000003 ) {\r\ncase 0x00000000 : return F_4 ( V_2 , V_10 ) >> V_12 ;\r\ncase 0x00000001 : return F_4 ( V_2 , V_25 ) ;\r\ncase 0x00000002 : return F_8 ( V_2 , 0x004020 ) >> V_12 ;\r\ncase 0x00000003 : return F_8 ( V_2 , 0x004028 ) >> V_12 ;\r\n}\r\nbreak;\r\ncase V_33 :\r\nV_12 = ( F_2 ( V_2 , 0x004020 ) & 0x00070000 ) >> 16 ;\r\nswitch ( V_18 & 0x00000030 ) {\r\ncase 0x00000000 :\r\nif ( V_18 & 0x00000080 )\r\nreturn F_4 ( V_2 , V_31 ) >> V_12 ;\r\nreturn F_4 ( V_2 , V_10 ) >> V_12 ;\r\ncase 0x00000010 : break;\r\ncase 0x00000020 : return F_8 ( V_2 , 0x004028 ) >> V_12 ;\r\ncase 0x00000030 : return F_8 ( V_2 , 0x004020 ) >> V_12 ;\r\n}\r\nbreak;\r\ncase V_34 :\r\nV_12 = ( F_2 ( V_2 , 0x004008 ) & 0x00070000 ) >> 16 ;\r\nif ( F_2 ( V_2 , 0x004008 ) & 0x00000200 ) {\r\nswitch ( V_18 & 0x0000c000 ) {\r\ncase 0x00000000 :\r\nreturn F_4 ( V_2 , V_10 ) >> V_12 ;\r\ncase 0x00008000 :\r\ncase 0x0000c000 :\r\nreturn F_4 ( V_2 , V_16 ) >> V_12 ;\r\n}\r\n} else {\r\nreturn F_8 ( V_2 , 0x004008 ) >> V_12 ;\r\n}\r\nbreak;\r\ncase V_35 :\r\nV_12 = ( F_1 ( V_2 ) & 0x00000700 ) >> 8 ;\r\nswitch ( V_4 -> V_6 ) {\r\ncase 0x84 :\r\ncase 0x86 :\r\ncase 0x92 :\r\ncase 0x94 :\r\ncase 0x96 :\r\ncase 0xa0 :\r\nswitch ( V_18 & 0x00000c00 ) {\r\ncase 0x00000000 :\r\nif ( V_4 -> V_6 == 0xa0 )\r\nreturn F_4 ( V_2 , V_32 ) >> V_12 ;\r\nreturn F_4 ( V_2 , V_10 ) >> V_12 ;\r\ncase 0x00000400 :\r\nreturn 0 ;\r\ncase 0x00000800 :\r\nif ( V_18 & 0x01000000 )\r\nreturn F_8 ( V_2 , 0x004028 ) >> V_12 ;\r\nreturn F_8 ( V_2 , 0x004030 ) >> V_12 ;\r\ncase 0x00000c00 :\r\nreturn F_4 ( V_2 , V_32 ) >> V_12 ;\r\n}\r\nbreak;\r\ncase 0x98 :\r\nswitch ( V_18 & 0x00000c00 ) {\r\ncase 0x00000000 :\r\nreturn F_4 ( V_2 , V_32 ) >> V_12 ;\r\ncase 0x00000400 :\r\nreturn 0 ;\r\ncase 0x00000800 :\r\nreturn F_4 ( V_2 , V_30 ) >> V_12 ;\r\ncase 0x00000c00 :\r\nreturn F_4 ( V_2 , V_34 ) >> V_12 ;\r\n}\r\nbreak;\r\n}\r\nbreak;\r\ncase V_25 :\r\nswitch ( V_4 -> V_6 ) {\r\ncase 0x50 :\r\ncase 0xa0 :\r\nreturn F_8 ( V_2 , 0x00e810 ) >> 2 ;\r\ncase 0x84 :\r\ncase 0x86 :\r\ncase 0x92 :\r\ncase 0x94 :\r\ncase 0x96 :\r\ncase 0x98 :\r\nV_12 = ( F_1 ( V_2 ) & 0x00000007 ) >> 0 ;\r\nswitch ( V_18 & 0x0c000000 ) {\r\ncase 0x00000000 : return F_4 ( V_2 , V_16 ) ;\r\ncase 0x04000000 : break;\r\ncase 0x08000000 : return F_4 ( V_2 , V_28 ) ;\r\ncase 0x0c000000 :\r\nreturn F_4 ( V_2 , V_29 ) >> V_12 ;\r\n}\r\nbreak;\r\ndefault:\r\nbreak;\r\n}\r\ndefault:\r\nbreak;\r\n}\r\nF_9 ( V_2 , L_3 , V_17 , V_18 ) ;\r\nreturn 0 ;\r\n}\r\nint\r\nF_10 ( struct V_1 * V_2 , struct V_36 * V_37 )\r\n{\r\nstruct V_3 * V_4 = V_2 -> V_5 ;\r\nif ( V_4 -> V_6 == 0xaa ||\r\nV_4 -> V_6 == 0xac )\r\nreturn 0 ;\r\nV_37 -> V_38 = F_4 ( V_2 , V_32 ) ;\r\nV_37 -> V_39 = F_4 ( V_2 , V_33 ) ;\r\nV_37 -> V_40 = F_4 ( V_2 , V_34 ) ;\r\nif ( V_4 -> V_6 != 0x50 ) {\r\nV_37 -> V_41 = F_4 ( V_2 , V_35 ) ;\r\nV_37 -> V_42 = F_4 ( V_2 , V_25 ) ;\r\n}\r\nreturn 0 ;\r\n}\r\nstatic T_1\r\nF_11 ( struct V_1 * V_2 , T_1 V_43 , struct V_44 * V_45 ,\r\nT_1 V_20 , int * V_21 , int * V_23 , int * V_46 )\r\n{\r\nstruct V_47 V_8 ;\r\nint V_48 ;\r\nV_48 = F_12 ( V_2 , V_43 , V_45 ) ;\r\nif ( V_48 )\r\nreturn 0 ;\r\nV_45 -> V_49 . V_50 = 0 ;\r\nV_45 -> V_51 = F_7 ( V_2 , V_43 ) ;\r\nif ( ! V_45 -> V_51 )\r\nreturn 0 ;\r\nV_48 = F_13 ( V_2 , V_45 , V_20 , & V_8 ) ;\r\nif ( V_48 == 0 )\r\nreturn 0 ;\r\n* V_21 = V_8 . V_21 ;\r\n* V_23 = V_8 . V_23 ;\r\n* V_46 = V_8 . V_46 ;\r\nreturn V_48 ;\r\n}\r\nstatic inline T_1\r\nF_14 ( T_1 V_17 , T_1 V_52 , int * div )\r\n{\r\nT_1 V_53 = V_17 , V_54 = V_17 ;\r\nfor ( * div = 0 ; * div <= 7 ; ( * div ) ++ ) {\r\nif ( V_53 <= V_52 ) {\r\nV_54 = V_53 << ( * div ? 1 : 0 ) ;\r\nbreak;\r\n}\r\nV_53 >>= 1 ;\r\n}\r\nif ( V_52 - V_53 <= V_54 - V_52 )\r\nreturn V_53 ;\r\n( * div ) -- ;\r\nreturn V_54 ;\r\n}\r\nstatic inline T_1\r\nF_15 ( T_1 V_55 , T_1 V_56 )\r\n{\r\nreturn ( ( V_55 / 1000 ) == ( V_56 / 1000 ) ) ;\r\n}\r\nstatic void\r\nF_16 ( struct V_57 * V_58 )\r\n{\r\nstruct V_59 * V_60 = V_58 -> V_61 ;\r\nstruct V_62 * V_63 = & V_60 -> V_64 ;\r\nF_17 ( V_63 , 0x1002d4 , 0x00000001 ) ;\r\n}\r\nstatic void\r\nF_18 ( struct V_57 * V_58 )\r\n{\r\nstruct V_59 * V_60 = V_58 -> V_61 ;\r\nstruct V_62 * V_63 = & V_60 -> V_64 ;\r\nF_17 ( V_63 , 0x1002d0 , 0x00000001 ) ;\r\n}\r\nstatic void\r\nF_19 ( struct V_57 * V_58 , bool V_65 )\r\n{\r\nstruct V_59 * V_60 = V_58 -> V_61 ;\r\nstruct V_62 * V_63 = & V_60 -> V_64 ;\r\nF_17 ( V_63 , 0x100210 , V_65 ? 0x80000000 : 0x00000000 ) ;\r\n}\r\nstatic void\r\nF_20 ( struct V_57 * V_58 , bool V_65 )\r\n{\r\nstruct V_59 * V_60 = V_58 -> V_61 ;\r\nstruct V_62 * V_63 = & V_60 -> V_64 ;\r\nF_17 ( V_63 , 0x1002dc , V_65 ? 0x00000001 : 0x00000000 ) ;\r\n}\r\nstatic void\r\nF_21 ( struct V_57 * V_58 , T_1 V_66 )\r\n{\r\nstruct V_59 * V_60 = V_58 -> V_61 ;\r\nstruct V_62 * V_63 = & V_60 -> V_64 ;\r\nif ( V_66 > 1000 )\r\nF_22 ( V_63 , ( V_66 + 500 ) / 1000 ) ;\r\n}\r\nstatic T_1\r\nF_23 ( struct V_57 * V_58 , int V_67 )\r\n{\r\nif ( V_67 <= 1 )\r\nreturn F_2 ( V_58 -> V_2 , 0x1002c0 + ( ( V_67 - 0 ) * 4 ) ) ;\r\nif ( V_67 <= 3 )\r\nreturn F_2 ( V_58 -> V_2 , 0x1002e0 + ( ( V_67 - 2 ) * 4 ) ) ;\r\nreturn 0 ;\r\n}\r\nstatic void\r\nF_24 ( struct V_57 * V_58 , int V_67 , T_1 V_68 )\r\n{\r\nstruct V_3 * V_4 = V_58 -> V_2 -> V_5 ;\r\nstruct V_59 * V_60 = V_58 -> V_61 ;\r\nstruct V_62 * V_63 = & V_60 -> V_64 ;\r\nif ( V_67 <= 1 ) {\r\nif ( V_4 -> V_69 )\r\nF_17 ( V_63 , 0x1002c8 + ( ( V_67 - 0 ) * 4 ) , V_68 ) ;\r\nF_17 ( V_63 , 0x1002c0 + ( ( V_67 - 0 ) * 4 ) , V_68 ) ;\r\n} else\r\nif ( V_67 <= 3 ) {\r\nif ( V_4 -> V_69 )\r\nF_17 ( V_63 , 0x1002e8 + ( ( V_67 - 2 ) * 4 ) , V_68 ) ;\r\nF_17 ( V_63 , 0x1002e0 + ( ( V_67 - 2 ) * 4 ) , V_68 ) ;\r\n}\r\n}\r\nstatic void\r\nF_25 ( struct V_57 * V_58 )\r\n{\r\nstruct V_59 * V_60 = V_58 -> V_61 ;\r\nstruct V_62 * V_63 = & V_60 -> V_64 ;\r\nT_1 V_19 = F_2 ( V_58 -> V_2 , 0x004008 ) ;\r\nV_60 -> V_70 = F_2 ( V_58 -> V_2 , 0x00c040 ) ;\r\nV_60 -> V_70 &= ~ 0xc0000000 ;\r\nV_60 -> V_70 |= 0x0000c000 ;\r\nF_17 ( V_63 , 0xc040 , V_60 -> V_70 ) ;\r\nF_17 ( V_63 , 0x4008 , V_19 | 0x00000200 ) ;\r\nif ( V_60 -> V_71 & 0x80000000 )\r\nF_17 ( V_63 , 0x400c , V_60 -> V_72 ) ;\r\nF_17 ( V_63 , 0x4008 , V_60 -> V_71 ) ;\r\n}\r\nstatic void\r\nF_26 ( struct V_57 * V_58 )\r\n{\r\nstruct V_1 * V_2 = V_58 -> V_2 ;\r\nstruct V_59 * V_60 = V_58 -> V_61 ;\r\nstruct V_36 * V_37 = V_60 -> V_37 ;\r\nstruct V_62 * V_63 = & V_60 -> V_64 ;\r\nint V_73 ;\r\nfor ( V_73 = 0 ; V_73 < 9 ; V_73 ++ ) {\r\nT_1 V_43 = 0x100220 + ( V_73 * 4 ) ;\r\nT_1 V_74 = F_2 ( V_2 , V_43 ) ;\r\nif ( V_74 != V_37 -> V_75 . V_43 [ V_73 ] )\r\nF_17 ( V_63 , V_43 , V_37 -> V_75 . V_43 [ V_73 ] ) ;\r\n}\r\n}\r\nstatic int\r\nF_27 ( struct V_1 * V_2 , struct V_36 * V_37 ,\r\nstruct V_59 * V_60 )\r\n{\r\nstruct V_3 * V_4 = V_2 -> V_5 ;\r\nT_1 V_76 = F_28 ( V_2 ) ;\r\nstruct V_57 V_58 = {\r\n. V_2 = V_2 ,\r\n. V_77 = F_16 ,\r\n. V_78 = F_18 ,\r\n. V_79 = F_19 ,\r\n. V_80 = F_20 ,\r\n. V_81 = F_21 ,\r\n. V_82 = F_23 ,\r\n. V_83 = F_24 ,\r\n. V_84 = F_25 ,\r\n. V_85 = F_26 ,\r\n. V_61 = V_60\r\n} ;\r\nstruct V_62 * V_63 = & V_60 -> V_64 ;\r\nstruct V_44 V_45 ;\r\nint V_13 , V_14 , V_12 ;\r\nint V_48 ;\r\nV_60 -> V_71 = F_2 ( V_2 , 0x004008 ) ;\r\nV_60 -> V_71 &= ~ 0x81ff0200 ;\r\nif ( F_15 ( V_37 -> V_40 , F_4 ( V_2 , V_16 ) ) ) {\r\nV_60 -> V_71 |= 0x00000200 | ( V_45 . V_86 << 19 ) ;\r\n} else {\r\nV_48 = F_11 ( V_2 , 0x4008 , & V_45 , V_37 -> V_40 , & V_13 , & V_14 , & V_12 ) ;\r\nif ( V_48 == 0 )\r\nreturn - V_87 ;\r\nV_60 -> V_71 |= 0x80000000 | ( V_12 << 22 ) | ( V_12 << 16 ) ;\r\nV_60 -> V_71 |= V_45 . V_86 << 19 ;\r\nV_60 -> V_72 = ( V_13 << 8 ) | V_14 ;\r\n}\r\nF_29 ( V_63 ) ;\r\nif ( V_76 ) {\r\nF_30 ( V_63 , V_76 , 0x00 ) ;\r\nF_30 ( V_63 , V_76 , 0x01 ) ;\r\n}\r\nif ( V_4 -> V_6 >= 0x92 )\r\nF_17 ( V_63 , 0x611200 , 0x00003300 ) ;\r\nF_31 ( V_63 , 0x10 , 0 ) ;\r\nF_30 ( V_63 , 0x00 , 0x01 ) ;\r\nV_48 = F_32 ( & V_58 , V_37 ) ;\r\nif ( V_48 )\r\nreturn V_48 ;\r\nF_31 ( V_63 , 0x10 , 1 ) ;\r\nF_30 ( V_63 , 0x00 , 0x00 ) ;\r\nif ( V_4 -> V_6 >= 0x92 )\r\nF_17 ( V_63 , 0x611200 , 0x00003330 ) ;\r\nF_33 ( V_63 ) ;\r\nreturn 0 ;\r\n}\r\nvoid *\r\nF_34 ( struct V_1 * V_2 , struct V_36 * V_37 )\r\n{\r\nstruct V_3 * V_4 = V_2 -> V_5 ;\r\nstruct V_59 * V_60 ;\r\nstruct V_62 * V_63 ;\r\nstruct V_44 V_45 ;\r\nT_1 V_88 , V_18 , V_89 , V_19 ;\r\nint V_20 , V_48 = - V_87 ;\r\nint V_13 , V_14 , V_90 , V_91 ;\r\nif ( V_4 -> V_6 == 0xaa ||\r\nV_4 -> V_6 == 0xac )\r\nreturn F_35 ( - V_92 ) ;\r\nV_60 = F_36 ( sizeof( * V_60 ) , V_93 ) ;\r\nif ( ! V_60 )\r\nreturn F_35 ( - V_94 ) ;\r\nV_60 -> V_37 = V_37 ;\r\nV_60 -> V_64 . V_95 = 0 ;\r\nif ( V_37 -> V_40 ) {\r\nV_48 = F_27 ( V_2 , V_37 , V_60 ) ;\r\nif ( V_48 )\r\ngoto error;\r\nV_60 -> V_96 = V_37 -> V_97 ;\r\n}\r\nV_89 = F_1 ( V_2 ) ;\r\nV_18 = V_60 -> V_70 ;\r\nV_63 = & V_60 -> V_98 ;\r\nF_29 ( V_63 ) ;\r\nF_31 ( V_63 , 0x10 , 0 ) ;\r\nF_30 ( V_63 , 0x00 , 0x01 ) ;\r\nif ( V_37 -> V_41 ) {\r\nV_18 &= ~ 0x00000c00 ;\r\nV_89 &= ~ 0x00000700 ;\r\n}\r\nif ( V_37 -> V_42 ) {\r\nV_18 &= ~ 0x0c000000 ;\r\nV_89 &= ~ 0x00000007 ;\r\n}\r\nF_17 ( V_63 , 0x00c040 , V_18 ) ;\r\nif ( V_37 -> V_41 ) {\r\nV_20 = F_14 ( V_37 -> V_38 , V_37 -> V_41 , & V_90 ) ;\r\nif ( V_4 -> V_6 != 0x98 )\r\nV_88 = F_8 ( V_2 , 0x004030 ) ;\r\nelse\r\nV_88 = F_4 ( V_2 , V_30 ) ;\r\nV_88 = F_14 ( V_88 , V_37 -> V_41 , & V_91 ) ;\r\nif ( abs ( ( int ) V_37 -> V_41 - V_20 ) <=\r\nabs ( ( int ) V_37 -> V_41 - V_88 ) ) {\r\nif ( V_4 -> V_6 != 0x98 )\r\nV_18 |= 0x00000c00 ;\r\nV_89 |= V_90 << 8 ;\r\n} else {\r\nV_18 |= 0x00000800 ;\r\nV_89 |= V_91 << 8 ;\r\n}\r\n}\r\nif ( V_37 -> V_42 ) {\r\nif ( F_15 ( V_37 -> V_42 , F_4 ( V_2 , V_16 ) ) ) {\r\nV_18 |= 0x00000000 ;\r\n} else\r\nif ( F_15 ( V_37 -> V_42 , F_4 ( V_2 , V_28 ) ) ) {\r\nV_18 |= 0x08000000 ;\r\n} else {\r\nV_20 = F_4 ( V_2 , V_28 ) * 3 ;\r\nV_20 = F_14 ( V_20 , V_37 -> V_42 , & V_90 ) ;\r\nV_18 |= 0x0c000000 ;\r\nV_89 |= V_90 ;\r\n}\r\n}\r\nswitch ( V_4 -> V_6 ) {\r\ncase 0x92 :\r\ncase 0x94 :\r\ncase 0x96 :\r\nF_17 ( V_63 , 0x004800 , V_89 ) ;\r\nbreak;\r\ndefault:\r\nF_17 ( V_63 , 0x004700 , V_89 ) ;\r\nbreak;\r\n}\r\nF_17 ( V_63 , 0x00c040 , V_18 ) ;\r\nif ( V_4 -> V_6 < 0x92 )\r\nV_18 = ( V_18 & ~ 0x001000b0 ) | 0x00100080 ;\r\nelse\r\nV_18 = ( V_18 & ~ 0x000000b3 ) | 0x00000081 ;\r\nF_17 ( V_63 , 0x00c040 , V_18 ) ;\r\nV_20 = F_11 ( V_2 , 0x4028 , & V_45 , V_37 -> V_38 , & V_13 , & V_14 , & V_90 ) ;\r\nif ( V_20 == 0 )\r\ngoto error;\r\nV_19 = F_2 ( V_2 , 0x004028 ) & ~ 0xc03f0100 ;\r\nV_18 &= ~ 0x00100000 ;\r\nV_18 |= 3 ;\r\nF_17 ( V_63 , 0x004028 , 0x80000000 | ( V_90 << 19 ) | ( V_90 << 16 ) | V_19 ) ;\r\nF_17 ( V_63 , 0x00402c , ( V_13 << 8 ) | V_14 ) ;\r\nV_19 = F_2 ( V_2 , 0x004020 ) & ~ 0xc03f0100 ;\r\nif ( V_90 -- && V_37 -> V_39 == ( V_37 -> V_38 << 1 ) ) {\r\nF_17 ( V_63 , 0x004020 , ( V_90 << 19 ) | ( V_90 << 16 ) | V_19 ) ;\r\nF_17 ( V_63 , 0x00c040 , 0x00000020 | V_18 ) ;\r\n} else {\r\nV_20 = F_11 ( V_2 , 0x4020 , & V_45 , V_37 -> V_39 , & V_13 , & V_14 , & V_90 ) ;\r\nif ( V_20 == 0 )\r\ngoto error;\r\nV_19 |= 0x80000000 ;\r\nF_17 ( V_63 , 0x004020 , ( V_90 << 19 ) | ( V_90 << 16 ) | V_19 ) ;\r\nF_17 ( V_63 , 0x004024 , ( V_13 << 8 ) | V_14 ) ;\r\nF_17 ( V_63 , 0x00c040 , 0x00000030 | V_18 ) ;\r\n}\r\nF_31 ( V_63 , 0x10 , 1 ) ;\r\nF_30 ( V_63 , 0x00 , 0x00 ) ;\r\nF_33 ( V_63 ) ;\r\nreturn V_60 ;\r\nerror:\r\nF_37 ( V_60 ) ;\r\nreturn F_35 ( V_48 ) ;\r\n}\r\nstatic int\r\nF_38 ( struct V_1 * V_2 , struct V_62 * V_63 )\r\n{\r\nstruct V_3 * V_4 = V_2 -> V_5 ;\r\nT_1 V_99 , V_100 ;\r\nint V_73 ;\r\nif ( V_4 -> V_6 < 0x94 ) {\r\nV_99 = 0x001400 ;\r\nV_100 = 0x00000003 ;\r\n} else {\r\nV_99 = 0x080000 ;\r\nV_100 = 0x00000001 ;\r\n}\r\nF_39 ( V_2 , 0x001098 , 0x00000008 , 0x00000000 ) ;\r\nF_40 ( V_2 , 0x001304 , 0x00000000 ) ;\r\nif ( V_4 -> V_6 >= 0x92 )\r\nF_40 ( V_2 , 0x001318 , 0x00000000 ) ;\r\nfor ( V_73 = 0 ; V_73 < V_63 -> V_95 / 4 ; V_73 ++ )\r\nF_40 ( V_2 , V_99 + ( V_73 * 4 ) , V_63 -> V_101 . T_1 [ V_73 ] ) ;\r\nF_39 ( V_2 , 0x001098 , 0x00000018 , 0x00000018 ) ;\r\nF_40 ( V_2 , 0x00130c , V_100 ) ;\r\nif ( ! F_41 ( V_2 , 0x001308 , 0x00000100 , 0x00000000 ) ) {\r\nF_5 ( V_2 , L_4 ) ;\r\nF_5 ( V_2 , L_5 , F_2 ( V_2 , 0x001308 ) ) ;\r\nfor ( V_73 = 0 ; V_73 < V_63 -> V_95 / 4 ; V_73 ++ ) {\r\nF_5 ( V_2 , L_6 , 0x1400 + ( V_73 * 4 ) ,\r\nF_2 ( V_2 , 0x001400 + ( V_73 * 4 ) ) ) ;\r\n}\r\nreturn - V_102 ;\r\n}\r\nreturn 0 ;\r\n}\r\nint\r\nF_42 ( struct V_1 * V_2 , void * V_68 )\r\n{\r\nstruct V_59 * V_60 = V_68 ;\r\nstruct V_103 V_14 ;\r\nint V_48 = - V_104 ;\r\nF_39 ( V_2 , 0x002504 , 0x00000001 , 0x00000001 ) ;\r\nif ( ! F_41 ( V_2 , 0x002504 , 0x00000010 , 0x00000010 ) )\r\ngoto V_105;\r\nif ( ! F_41 ( V_2 , 0x00251c , 0x0000003f , 0x0000003f ) )\r\ngoto V_105;\r\nif ( V_60 -> V_64 . V_95 ) {\r\nif ( ! F_43 ( V_2 , 'M' , & V_14 ) && V_14 . V_106 == 1 ) {\r\nif ( V_14 . V_107 >= 6 )\r\nF_44 ( V_2 , F_45 ( V_14 . V_68 [ 5 ] ) ) ;\r\nif ( V_14 . V_107 >= 8 )\r\nF_44 ( V_2 , F_45 ( V_14 . V_68 [ 7 ] ) ) ;\r\nif ( V_14 . V_107 >= 10 )\r\nF_44 ( V_2 , F_45 ( V_14 . V_68 [ 9 ] ) ) ;\r\nF_44 ( V_2 , V_60 -> V_96 ) ;\r\n}\r\nV_48 = F_38 ( V_2 , & V_60 -> V_64 ) ;\r\nif ( V_48 )\r\ngoto V_105;\r\n}\r\nV_48 = F_38 ( V_2 , & V_60 -> V_98 ) ;\r\nV_105:\r\nF_39 ( V_2 , 0x002504 , 0x00000001 , 0x00000000 ) ;\r\nF_37 ( V_60 ) ;\r\nreturn V_48 ;\r\n}\r\nstatic int\r\nF_46 ( struct V_1 * V_2 , int * line , int * V_19 , int * V_108 )\r\n{\r\nif ( * line == 0x04 ) {\r\n* V_19 = 0x00e100 ;\r\n* line = 4 ;\r\n* V_108 = 0 ;\r\n} else\r\nif ( * line == 0x09 ) {\r\n* V_19 = 0x00e100 ;\r\n* line = 9 ;\r\n* V_108 = 1 ;\r\n} else\r\nif ( * line == 0x10 ) {\r\n* V_19 = 0x00e28c ;\r\n* line = 0 ;\r\n* V_108 = 0 ;\r\n} else {\r\nF_5 ( V_2 , L_7 , * line ) ;\r\nreturn - V_92 ;\r\n}\r\nreturn 0 ;\r\n}\r\nint\r\nF_47 ( struct V_1 * V_2 , int line , T_1 * V_89 , T_1 * V_109 )\r\n{\r\nint V_19 , V_15 , V_48 = F_46 ( V_2 , & line , & V_19 , & V_15 ) ;\r\nif ( V_48 )\r\nreturn V_48 ;\r\nif ( F_2 ( V_2 , V_19 ) & ( 1 << line ) ) {\r\n* V_89 = F_2 ( V_2 , 0x00e114 + ( V_15 * 8 ) ) ;\r\n* V_109 = F_2 ( V_2 , 0x00e118 + ( V_15 * 8 ) ) ;\r\nreturn 0 ;\r\n}\r\nreturn - V_87 ;\r\n}\r\nint\r\nF_48 ( struct V_1 * V_2 , int line , T_1 V_89 , T_1 V_109 )\r\n{\r\nint V_19 , V_15 , V_48 = F_46 ( V_2 , & line , & V_19 , & V_15 ) ;\r\nif ( V_48 )\r\nreturn V_48 ;\r\nF_39 ( V_2 , V_19 , 0x00010001 << line , 0x00000001 << line ) ;\r\nF_40 ( V_2 , 0x00e114 + ( V_15 * 8 ) , V_89 ) ;\r\nF_40 ( V_2 , 0x00e118 + ( V_15 * 8 ) , V_109 | 0x80000000 ) ;\r\nreturn 0 ;\r\n}
