# CPU-MIPS-PIPELINE-DESIGN
This is the project of the course: MIPS Processor Design Experiment. Currently I have implemented the classical 5-stage pipepline with 50 instructions.
The exception and interrupt haven't be achieved throughly yet, with only part of them available.
