INFO: [HLS 200-10] Running '/tools/Xilinx/Vitis_HLS/2020.2/bin/unwrapped/lnx64.o/vitis_hls'
INFO: [HLS 200-10] For user 'jiahui' on host 'jiahui-VirtualBox' (Linux_x86_64 version 5.4.0-84-generic) on Fri Sep 24 22:20:41 +08 2021
INFO: [HLS 200-10] On os Ubuntu 18.04.5 LTS
INFO: [HLS 200-10] In directory '/home/jiahui/cg4002/week7/capstoneprojFPGA'
Sourcing Tcl script '/home/jiahui/cg4002/week7/capstoneprojFPGA/mlp_nn/solution1/csynth.tcl'
INFO: [HLS 200-1510] Running: open_project mlp_nn 
INFO: [HLS 200-10] Opening project '/home/jiahui/cg4002/week7/capstoneprojFPGA/mlp_nn'.
INFO: [HLS 200-1510] Running: set_top hls 
INFO: [HLS 200-1510] Running: add_files math_func.h 
INFO: [HLS 200-10] Adding design file 'math_func.h' to the project
INFO: [HLS 200-1510] Running: add_files main.cpp 
INFO: [HLS 200-10] Adding design file 'main.cpp' to the project
INFO: [HLS 200-1510] Running: add_files define.h 
INFO: [HLS 200-10] Adding design file 'define.h' to the project
INFO: [HLS 200-1510] Running: add_files -tb test.cpp -cflags -Wno-unknown-pragmas -csimflags -Wno-unknown-pragmas 
INFO: [HLS 200-10] Adding test bench file 'test.cpp' to the project
INFO: [HLS 200-1510] Running: open_solution solution1 -flow_target vivado 
INFO: [HLS 200-10] Opening solution '/home/jiahui/cg4002/week7/capstoneprojFPGA/mlp_nn/solution1'.
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 0ns.
INFO: [HLS 200-10] Setting target device to 'xczu3eg-sbva484-1-i'
INFO: [HLS 200-1505] Using flow_target 'vivado'
Resolution: For help on HLS 200-1505 see www.xilinx.com/cgi-bin/docs/rdoc?v=2020.2;t=hls+guidance;d=200-1505.html
INFO: [HLS 200-1510] Running: set_part xczu3eg-sbva484-1-i 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: set_clock_uncertainty 0 
INFO: [HLS 200-1510] Running: set_directive_top -name __gthread_active_p __gthread_active_p 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 173.686 MB.
INFO: [HLS 200-10] Analyzing design file 'main.cpp' ... 
WARNING: [HLS 207-5524] Ignore interface attribute or pragma which is not used in top function: main.cpp:9:9
WARNING: [HLS 207-5524] Ignore interface attribute or pragma which is not used in top function: main.cpp:10:9
WARNING: [HLS 207-5524] Ignore interface attribute or pragma which is not used in top function: main.cpp:10:9
WARNING: [HLS 207-5524] Ignore interface attribute or pragma which is not used in top function: main.cpp:9:9
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 6.86 seconds. CPU system time: 0.67 seconds. Elapsed time: 44.01 seconds; current allocated memory: 174.915 MB.
ERROR: [HLS 214-157] Top function not found: there is no function named '__gthread_active_p'
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 13.45 seconds. CPU system time: 1.17 seconds. Elapsed time: 89.49 seconds; current allocated memory: 174.958 MB.
Error in opt
    while executing
"source /home/jiahui/cg4002/week7/capstoneprojFPGA/mlp_nn/solution1/csynth.tcl"
    invoked from within
"hls::main /home/jiahui/cg4002/week7/capstoneprojFPGA/mlp_nn/solution1/csynth.tcl"
    ("uplevel" body line 1)
    invoked from within
"uplevel 1 hls::main {*}$newargs"
    (procedure "hls_proc" line 16)
    invoked from within
"hls_proc [info nameofexecutable] $argv"
INFO: [HLS 200-112] Total CPU user time: 20.11 seconds. Total CPU system time: 2.71 seconds. Total elapsed time: 127.83 seconds; peak allocated memory: 174.915 MB.
