verilog xil_defaultlib --include "../../../../05_011_2024_write_to_ddr.srcs/sources_1/bd/design_1/ipshared/ec67/hdl" --include "../../../../05_011_2024_write_to_ddr.srcs/sources_1/bd/design_1/ipshared/2d50/hdl" --include "../../../../05_011_2024_write_to_ddr.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0" --include "../../../../05_011_2024_write_to_ddr.srcs/sources_1/bd/design_1/ipshared/1b7e/hdl/verilog" --include "../../../../05_011_2024_write_to_ddr.srcs/sources_1/bd/design_1/ipshared/122e/hdl/verilog" --include "../../../../05_011_2024_write_to_ddr.srcs/sources_1/bd/design_1/ipshared/1ddd/hdl/verilog" --include "../../../../05_011_2024_write_to_ddr.srcs/sources_1/bd/design_1/ipshared/b2d0/hdl/verilog" --include "../../../../05_011_2024_write_to_ddr.srcs/sources_1/bd/design_1/ipshared/b205/hdl/verilog" --include "../../../../05_011_2024_write_to_ddr.srcs/sources_1/bd/design_1/ipshared/8f82/hdl/verilog" --include "../../../../05_011_2024_write_to_ddr.srcs/sources_1/bd/design_1/ipshared/46fd/hdl" \
"../../../bd/design_1/ip/design_1_processing_system7_0_0/sim/design_1_processing_system7_0_0.v" \
"../../../bd/design_1/ip/design_1_jtag_axi_0_0/sim/design_1_jtag_axi_0_0.v" \
"../../../bd/design_1/ip/design_1_smartconnect_0_0/bd_0/sim/bd_48ac.v" \
"../../../bd/design_1/ip/design_1_smartconnect_0_0/bd_0/ip/ip_0/sim/bd_48ac_one_0.v" \

sv xil_defaultlib --include "../../../../05_011_2024_write_to_ddr.srcs/sources_1/bd/design_1/ipshared/ec67/hdl" --include "../../../../05_011_2024_write_to_ddr.srcs/sources_1/bd/design_1/ipshared/2d50/hdl" --include "../../../../05_011_2024_write_to_ddr.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0" --include "../../../../05_011_2024_write_to_ddr.srcs/sources_1/bd/design_1/ipshared/1b7e/hdl/verilog" --include "../../../../05_011_2024_write_to_ddr.srcs/sources_1/bd/design_1/ipshared/122e/hdl/verilog" --include "../../../../05_011_2024_write_to_ddr.srcs/sources_1/bd/design_1/ipshared/1ddd/hdl/verilog" --include "../../../../05_011_2024_write_to_ddr.srcs/sources_1/bd/design_1/ipshared/b2d0/hdl/verilog" --include "../../../../05_011_2024_write_to_ddr.srcs/sources_1/bd/design_1/ipshared/b205/hdl/verilog" --include "../../../../05_011_2024_write_to_ddr.srcs/sources_1/bd/design_1/ipshared/8f82/hdl/verilog" --include "../../../../05_011_2024_write_to_ddr.srcs/sources_1/bd/design_1/ipshared/46fd/hdl" \
"../../../bd/design_1/ip/design_1_smartconnect_0_0/bd_0/ip/ip_2/sim/bd_48ac_arsw_0.sv" \
"../../../bd/design_1/ip/design_1_smartconnect_0_0/bd_0/ip/ip_3/sim/bd_48ac_rsw_0.sv" \
"../../../bd/design_1/ip/design_1_smartconnect_0_0/bd_0/ip/ip_4/sim/bd_48ac_awsw_0.sv" \
"../../../bd/design_1/ip/design_1_smartconnect_0_0/bd_0/ip/ip_5/sim/bd_48ac_wsw_0.sv" \
"../../../bd/design_1/ip/design_1_smartconnect_0_0/bd_0/ip/ip_6/sim/bd_48ac_bsw_0.sv" \
"../../../bd/design_1/ip/design_1_smartconnect_0_0/bd_0/ip/ip_7/sim/bd_48ac_s00mmu_0.sv" \
"../../../bd/design_1/ip/design_1_smartconnect_0_0/bd_0/ip/ip_8/sim/bd_48ac_s00tr_0.sv" \
"../../../bd/design_1/ip/design_1_smartconnect_0_0/bd_0/ip/ip_9/sim/bd_48ac_s00sic_0.sv" \
"../../../bd/design_1/ip/design_1_smartconnect_0_0/bd_0/ip/ip_10/sim/bd_48ac_s00a2s_0.sv" \
"../../../bd/design_1/ip/design_1_smartconnect_0_0/bd_0/ip/ip_11/sim/bd_48ac_sarn_0.sv" \
"../../../bd/design_1/ip/design_1_smartconnect_0_0/bd_0/ip/ip_12/sim/bd_48ac_srn_0.sv" \
"../../../bd/design_1/ip/design_1_smartconnect_0_0/bd_0/ip/ip_13/sim/bd_48ac_sawn_0.sv" \
"../../../bd/design_1/ip/design_1_smartconnect_0_0/bd_0/ip/ip_14/sim/bd_48ac_swn_0.sv" \
"../../../bd/design_1/ip/design_1_smartconnect_0_0/bd_0/ip/ip_15/sim/bd_48ac_sbn_0.sv" \
"../../../bd/design_1/ip/design_1_smartconnect_0_0/bd_0/ip/ip_16/sim/bd_48ac_m00s2a_0.sv" \
"../../../bd/design_1/ip/design_1_smartconnect_0_0/bd_0/ip/ip_17/sim/bd_48ac_m00arn_0.sv" \
"../../../bd/design_1/ip/design_1_smartconnect_0_0/bd_0/ip/ip_18/sim/bd_48ac_m00rn_0.sv" \
"../../../bd/design_1/ip/design_1_smartconnect_0_0/bd_0/ip/ip_19/sim/bd_48ac_m00awn_0.sv" \
"../../../bd/design_1/ip/design_1_smartconnect_0_0/bd_0/ip/ip_20/sim/bd_48ac_m00wn_0.sv" \
"../../../bd/design_1/ip/design_1_smartconnect_0_0/bd_0/ip/ip_21/sim/bd_48ac_m00bn_0.sv" \
"../../../bd/design_1/ip/design_1_smartconnect_0_0/bd_0/ip/ip_22/sim/bd_48ac_m00e_0.sv" \

verilog xil_defaultlib --include "../../../../05_011_2024_write_to_ddr.srcs/sources_1/bd/design_1/ipshared/ec67/hdl" --include "../../../../05_011_2024_write_to_ddr.srcs/sources_1/bd/design_1/ipshared/2d50/hdl" --include "../../../../05_011_2024_write_to_ddr.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0" --include "../../../../05_011_2024_write_to_ddr.srcs/sources_1/bd/design_1/ipshared/1b7e/hdl/verilog" --include "../../../../05_011_2024_write_to_ddr.srcs/sources_1/bd/design_1/ipshared/122e/hdl/verilog" --include "../../../../05_011_2024_write_to_ddr.srcs/sources_1/bd/design_1/ipshared/1ddd/hdl/verilog" --include "../../../../05_011_2024_write_to_ddr.srcs/sources_1/bd/design_1/ipshared/b2d0/hdl/verilog" --include "../../../../05_011_2024_write_to_ddr.srcs/sources_1/bd/design_1/ipshared/b205/hdl/verilog" --include "../../../../05_011_2024_write_to_ddr.srcs/sources_1/bd/design_1/ipshared/8f82/hdl/verilog" --include "../../../../05_011_2024_write_to_ddr.srcs/sources_1/bd/design_1/ipshared/46fd/hdl" \
"../../../bd/design_1/ip/design_1_smartconnect_0_0/sim/design_1_smartconnect_0_0.v" \
"../../../bd/design_1/sim/design_1.v" \
"../../../bd/design_1/ip/design_1_ila_0_0/sim/design_1_ila_0_0.v" \
"../../../bd/design_1/ip/design_1_ila_1_0/sim/design_1_ila_1_0.v" \
"../../../bd/design_1/ip/design_1_vio_0_0/sim/design_1_vio_0_0.v" \
"../../../bd/design_1/ip/design_1_ila_2_0/sim/design_1_ila_2_0.v" \

verilog xil_defaultlib "glbl.v"

nosort
