#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1110-g18392a46)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 9;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
S_0000029810bbf110 .scope module, "controller_tb" "controller_tb" 2 3;
 .timescale -9 -9;
v0000029810c1bee0_0 .net "ALUControl", 1 0, v0000029810c191b0_0;  1 drivers
v0000029810c1c700_0 .var "ALUFlags", 3 0;
v0000029810c1b4e0_0 .net "ALUSrcA", 1 0, L_0000029810c1c8e0;  1 drivers
v0000029810c1b6c0_0 .net "ALUSrcB", 1 0, L_0000029810c1b260;  1 drivers
v0000029810c1c5c0_0 .net "AdrSrc", 0 0, L_0000029810c1c3e0;  1 drivers
v0000029810c1bf80_0 .net "IRWrite", 0 0, L_0000029810c1cde0;  1 drivers
v0000029810c1ce80_0 .net "ImmSrc", 1 0, L_0000029810bb6250;  1 drivers
v0000029810c1be40_0 .var "Instr", 31 12;
v0000029810c1c020_0 .net "MemWrite", 0 0, L_0000029810bb6330;  1 drivers
v0000029810c1c7a0_0 .net "PCWrite", 0 0, L_0000029810bb6b10;  1 drivers
v0000029810c1b580 .array "RAM", 0 63, 31 0;
v0000029810c1ba80_0 .net "RegSrc", 1 0, L_0000029810c1e700;  1 drivers
v0000029810c1cac0_0 .net "RegWrite", 0 0, L_0000029810bb6640;  1 drivers
v0000029810c1b760_0 .net "ResultSrc", 1 0, L_0000029810c1c840;  1 drivers
v0000029810c1c160_0 .var "clk", 0 0;
v0000029810c1c520_0 .var "i", 31 0;
v0000029810c1bb20_0 .var "reset", 0 0;
E_0000029810b70b30 .event posedge, v0000029810bbae60_0;
S_0000029810b8c330 .scope module, "ctrl" "controller" 2 23, 3 4 0, S_0000029810bbf110;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 20 "Instr";
    .port_info 3 /INPUT 4 "ALUFlags";
    .port_info 4 /OUTPUT 1 "PCWrite";
    .port_info 5 /OUTPUT 1 "MemWrite";
    .port_info 6 /OUTPUT 1 "RegWrite";
    .port_info 7 /OUTPUT 1 "IRWrite";
    .port_info 8 /OUTPUT 1 "AdrSrc";
    .port_info 9 /OUTPUT 2 "RegSrc";
    .port_info 10 /OUTPUT 2 "ALUSrcA";
    .port_info 11 /OUTPUT 2 "ALUSrcB";
    .port_info 12 /OUTPUT 2 "ResultSrc";
    .port_info 13 /OUTPUT 2 "ImmSrc";
    .port_info 14 /OUTPUT 2 "ALUControl";
v0000029810c1cc00_0 .net "ALUControl", 1 0, v0000029810c191b0_0;  alias, 1 drivers
v0000029810c1ca20_0 .net "ALUFlags", 3 0, v0000029810c1c700_0;  1 drivers
v0000029810c1c980_0 .net "ALUSrcA", 1 0, L_0000029810c1c8e0;  alias, 1 drivers
v0000029810c1b800_0 .net "ALUSrcB", 1 0, L_0000029810c1b260;  alias, 1 drivers
v0000029810c1bbc0_0 .net "AdrSrc", 0 0, L_0000029810c1c3e0;  alias, 1 drivers
v0000029810c1bd00_0 .net "FlagW", 1 0, v0000029810c1ab50_0;  1 drivers
v0000029810c1c480_0 .net "IRWrite", 0 0, L_0000029810c1cde0;  alias, 1 drivers
v0000029810c1bc60_0 .net "ImmSrc", 1 0, L_0000029810bb6250;  alias, 1 drivers
v0000029810c1b080_0 .net "Instr", 31 12, v0000029810c1be40_0;  1 drivers
v0000029810c1cca0_0 .net "MemW", 0 0, L_0000029810c1c660;  1 drivers
v0000029810c1b120_0 .net "MemWrite", 0 0, L_0000029810bb6330;  alias, 1 drivers
v0000029810c1b8a0_0 .net "NextPC", 0 0, L_0000029810c1b1c0;  1 drivers
v0000029810c1cb60_0 .net "PCS", 0 0, L_0000029810bb6d40;  1 drivers
v0000029810c1b940_0 .net "PCWrite", 0 0, L_0000029810bb6b10;  alias, 1 drivers
v0000029810c1bda0_0 .net "RegSrc", 1 0, L_0000029810c1e700;  alias, 1 drivers
v0000029810c1c200_0 .net "RegW", 0 0, L_0000029810c1c340;  1 drivers
v0000029810c1cd40_0 .net "RegWrite", 0 0, L_0000029810bb6640;  alias, 1 drivers
v0000029810c1b300_0 .net "ResultSrc", 1 0, L_0000029810c1c840;  alias, 1 drivers
v0000029810c1c2a0_0 .net "clk", 0 0, v0000029810c1c160_0;  1 drivers
v0000029810c1cf20_0 .net "reset", 0 0, v0000029810c1bb20_0;  1 drivers
L_0000029810c1e020 .part v0000029810c1be40_0, 14, 2;
L_0000029810c1ee80 .part v0000029810c1be40_0, 8, 6;
L_0000029810c1dd00 .part v0000029810c1be40_0, 0, 4;
L_0000029810c1d940 .part v0000029810c1be40_0, 16, 4;
S_0000029810b8c5c0 .scope module, "cl" "condlogic" 3 61, 4 8 0, S_0000029810b8c330;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 4 "Cond";
    .port_info 3 /INPUT 4 "ALUFlags";
    .port_info 4 /INPUT 2 "FlagW";
    .port_info 5 /INPUT 1 "PCS";
    .port_info 6 /INPUT 1 "NextPC";
    .port_info 7 /INPUT 1 "RegW";
    .port_info 8 /INPUT 1 "MemW";
    .port_info 9 /OUTPUT 1 "PCWrite";
    .port_info 10 /OUTPUT 1 "RegWrite";
    .port_info 11 /OUTPUT 1 "MemWrite";
L_0000029810bb6560 .functor AND 2, v0000029810c1ab50_0, L_0000029810c1e3e0, C4<11>, C4<11>;
L_0000029810bb6aa0 .functor AND 1, L_0000029810bb6d40, v0000029810bbabe0_0, C4<1>, C4<1>;
L_0000029810bb6b10 .functor OR 1, L_0000029810c1b1c0, L_0000029810bb6aa0, C4<0>, C4<0>;
L_0000029810bb6640 .functor AND 1, L_0000029810c1c340, v0000029810bbabe0_0, C4<1>, C4<1>;
L_0000029810bb6330 .functor AND 1, L_0000029810c1c660, v0000029810bbabe0_0, C4<1>, C4<1>;
v0000029810bbb0e0_0 .net "ALUFlags", 3 0, v0000029810c1c700_0;  alias, 1 drivers
v0000029810bbc620_0 .net "Cond", 3 0, L_0000029810c1d940;  1 drivers
v0000029810bbc760_0 .net "CondEx", 0 0, v0000029810bbbae0_0;  1 drivers
v0000029810bbc800_0 .net "CondExReg", 0 0, v0000029810bbabe0_0;  1 drivers
v0000029810bbb220_0 .net "FlagW", 1 0, v0000029810c1ab50_0;  alias, 1 drivers
v0000029810bbb5e0_0 .net "FlagWrite", 1 0, v0000029810bbc940_0;  1 drivers
v0000029810bbb720_0 .net "Flags", 3 0, L_0000029810c1e2a0;  1 drivers
v0000029810bb1620_0 .net "MemW", 0 0, L_0000029810c1c660;  alias, 1 drivers
v0000029810bb1760_0 .net "MemWrite", 0 0, L_0000029810bb6330;  alias, 1 drivers
v0000029810bb18a0_0 .net "NextPC", 0 0, L_0000029810c1b1c0;  alias, 1 drivers
v0000029810bb1940_0 .net "PCS", 0 0, L_0000029810bb6d40;  alias, 1 drivers
v0000029810bb1a80_0 .net "PCWrite", 0 0, L_0000029810bb6b10;  alias, 1 drivers
v0000029810bb1c60_0 .net "RegW", 0 0, L_0000029810c1c340;  alias, 1 drivers
v0000029810c197f0_0 .net "RegWrite", 0 0, L_0000029810bb6640;  alias, 1 drivers
v0000029810c1a1f0_0 .net *"_ivl_0", 1 0, L_0000029810c1e3e0;  1 drivers
v0000029810c19e30_0 .net *"_ivl_17", 0 0, L_0000029810bb6aa0;  1 drivers
v0000029810c19390_0 .net "clk", 0 0, v0000029810c1c160_0;  alias, 1 drivers
v0000029810c1ae70_0 .net "reset", 0 0, v0000029810c1bb20_0;  alias, 1 drivers
L_0000029810c1e3e0 .concat [ 1 1 0 0], v0000029810bbbae0_0, v0000029810bbbae0_0;
L_0000029810c1dee0 .part v0000029810bbc940_0, 0, 1;
L_0000029810c1e8e0 .part v0000029810c1c700_0, 0, 2;
L_0000029810c1e980 .part v0000029810bbc940_0, 1, 1;
L_0000029810c1f6a0 .part v0000029810c1c700_0, 2, 2;
L_0000029810c1e2a0 .concat8 [ 2 2 0 0], v0000029810bbbe00_0, v0000029810bbc440_0;
S_0000029810b8a690 .scope module, "cc" "condcheck" 4 71, 5 4 0, S_0000029810b8c5c0;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "Cond";
    .port_info 1 /INPUT 4 "Flags";
    .port_info 2 /OUTPUT 1 "CondEx";
L_0000029810bb6090 .functor BUFZ 4, L_0000029810c1e2a0, C4<0000>, C4<0000>, C4<0000>;
L_0000029810bb69c0 .functor XNOR 1, L_0000029810c1e520, L_0000029810c1ef20, C4<0>, C4<0>;
v0000029810bbc8a0_0 .net "Cond", 3 0, L_0000029810c1d940;  alias, 1 drivers
v0000029810bbbae0_0 .var "CondEx", 0 0;
v0000029810bbc580_0 .net "Flags", 3 0, L_0000029810c1e2a0;  alias, 1 drivers
v0000029810bbb680_0 .net *"_ivl_6", 3 0, L_0000029810bb6090;  1 drivers
v0000029810bbb860_0 .net "carry", 0 0, L_0000029810c1e840;  1 drivers
v0000029810bbafa0_0 .net "ge", 0 0, L_0000029810bb69c0;  1 drivers
v0000029810bbb9a0_0 .net "neg", 0 0, L_0000029810c1e520;  1 drivers
v0000029810bbb900_0 .net "overflow", 0 0, L_0000029810c1ef20;  1 drivers
v0000029810bbaaa0_0 .net "zero", 0 0, L_0000029810c1e0c0;  1 drivers
E_0000029810b710f0/0 .event anyedge, v0000029810bbc8a0_0, v0000029810bbaaa0_0, v0000029810bbb860_0, v0000029810bbb9a0_0;
E_0000029810b710f0/1 .event anyedge, v0000029810bbb900_0, v0000029810bbafa0_0;
E_0000029810b710f0 .event/or E_0000029810b710f0/0, E_0000029810b710f0/1;
L_0000029810c1e520 .part L_0000029810bb6090, 3, 1;
L_0000029810c1e0c0 .part L_0000029810bb6090, 2, 1;
L_0000029810c1e840 .part L_0000029810bb6090, 1, 1;
L_0000029810c1ef20 .part L_0000029810bb6090, 0, 1;
S_0000029810b8a820 .scope module, "condexreg" "flopr" 4 64, 6 1 0, S_0000029810b8c5c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "d";
    .port_info 3 /OUTPUT 1 "q";
P_0000029810b70c30 .param/l "WIDTH" 0 6 7, +C4<00000000000000000000000000000001>;
v0000029810bbae60_0 .net "clk", 0 0, v0000029810c1c160_0;  alias, 1 drivers
v0000029810bbbcc0_0 .net "d", 0 0, v0000029810bbbae0_0;  alias, 1 drivers
v0000029810bbabe0_0 .var "q", 0 0;
v0000029810bbc6c0_0 .net "reset", 0 0, v0000029810c1bb20_0;  alias, 1 drivers
E_0000029810b71070 .event posedge, v0000029810bbc6c0_0, v0000029810bbae60_0;
S_0000029810ba2e20 .scope module, "flagsreg0" "flopenr" 4 48, 7 1 0, S_0000029810b8c5c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "en";
    .port_info 3 /INPUT 2 "d";
    .port_info 4 /OUTPUT 2 "q";
P_0000029810b70d30 .param/l "WIDTH" 0 7 8, +C4<00000000000000000000000000000010>;
v0000029810bbbf40_0 .net "clk", 0 0, v0000029810c1c160_0;  alias, 1 drivers
v0000029810bbbd60_0 .net "d", 1 0, L_0000029810c1e8e0;  1 drivers
v0000029810bbc3a0_0 .net "en", 0 0, L_0000029810c1dee0;  1 drivers
v0000029810bbbe00_0 .var "q", 1 0;
v0000029810bbac80_0 .net "reset", 0 0, v0000029810c1bb20_0;  alias, 1 drivers
S_0000029810ba2fb0 .scope module, "flagsreg1" "flopenr" 4 56, 7 1 0, S_0000029810b8c5c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "en";
    .port_info 3 /INPUT 2 "d";
    .port_info 4 /OUTPUT 2 "q";
P_0000029810b70db0 .param/l "WIDTH" 0 7 8, +C4<00000000000000000000000000000010>;
v0000029810bbc1c0_0 .net "clk", 0 0, v0000029810c1c160_0;  alias, 1 drivers
v0000029810bbb540_0 .net "d", 1 0, L_0000029810c1f6a0;  1 drivers
v0000029810bbc260_0 .net "en", 0 0, L_0000029810c1e980;  1 drivers
v0000029810bbc440_0 .var "q", 1 0;
v0000029810bbb040_0 .net "reset", 0 0, v0000029810c1bb20_0;  alias, 1 drivers
S_0000029810ba3140 .scope module, "flagwritereg" "flopr" 4 40, 6 1 0, S_0000029810b8c5c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 2 "d";
    .port_info 3 /OUTPUT 2 "q";
P_0000029810b70df0 .param/l "WIDTH" 0 6 7, +C4<00000000000000000000000000000010>;
v0000029810bbb400_0 .net "clk", 0 0, v0000029810c1c160_0;  alias, 1 drivers
v0000029810bbb4a0_0 .net "d", 1 0, L_0000029810bb6560;  1 drivers
v0000029810bbc940_0 .var "q", 1 0;
v0000029810bbc4e0_0 .net "reset", 0 0, v0000029810c1bb20_0;  alias, 1 drivers
S_0000029810b94890 .scope module, "dec" "decode" 3 41, 8 3 0, S_0000029810b8c330;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 2 "Op";
    .port_info 3 /INPUT 6 "Funct";
    .port_info 4 /INPUT 4 "Rd";
    .port_info 5 /OUTPUT 2 "FlagW";
    .port_info 6 /OUTPUT 1 "PCS";
    .port_info 7 /OUTPUT 1 "NextPC";
    .port_info 8 /OUTPUT 1 "RegW";
    .port_info 9 /OUTPUT 1 "MemW";
    .port_info 10 /OUTPUT 1 "IRWrite";
    .port_info 11 /OUTPUT 1 "AdrSrc";
    .port_info 12 /OUTPUT 2 "ResultSrc";
    .port_info 13 /OUTPUT 2 "ALUSrcA";
    .port_info 14 /OUTPUT 2 "ALUSrcB";
    .port_info 15 /OUTPUT 2 "ImmSrc";
    .port_info 16 /OUTPUT 2 "RegSrc";
    .port_info 17 /OUTPUT 2 "ALUControl";
L_0000029810bb61e0 .functor AND 1, L_0000029810c1b9e0, L_0000029810c1c340, C4<1>, C4<1>;
L_0000029810bb6d40 .functor OR 1, L_0000029810bb61e0, L_0000029810c1c0c0, C4<0>, C4<0>;
L_0000029810bb6250 .functor BUFZ 2, L_0000029810c1e020, C4<00>, C4<00>, C4<00>;
v0000029810c191b0_0 .var "ALUControl", 1 0;
v0000029810c1a010_0 .net "ALUOp", 0 0, L_0000029810c1b620;  1 drivers
v0000029810c1a3d0_0 .net "ALUSrcA", 1 0, L_0000029810c1c8e0;  alias, 1 drivers
v0000029810c19570_0 .net "ALUSrcB", 1 0, L_0000029810c1b260;  alias, 1 drivers
v0000029810c19610_0 .net "AdrSrc", 0 0, L_0000029810c1c3e0;  alias, 1 drivers
v0000029810c192f0_0 .net "Branch", 0 0, L_0000029810c1c0c0;  1 drivers
v0000029810c1ab50_0 .var "FlagW", 1 0;
v0000029810c19250_0 .net "Funct", 5 0, L_0000029810c1ee80;  1 drivers
v0000029810c19d90_0 .net "IRWrite", 0 0, L_0000029810c1cde0;  alias, 1 drivers
v0000029810c196b0_0 .net "ImmSrc", 1 0, L_0000029810bb6250;  alias, 1 drivers
v0000029810c19cf0_0 .net "MemW", 0 0, L_0000029810c1c660;  alias, 1 drivers
v0000029810c1a970_0 .net "NextPC", 0 0, L_0000029810c1b1c0;  alias, 1 drivers
v0000029810c1a470_0 .net "Op", 1 0, L_0000029810c1e020;  1 drivers
v0000029810c19b10_0 .net "PCS", 0 0, L_0000029810bb6d40;  alias, 1 drivers
v0000029810c1a6f0_0 .net "Rd", 3 0, L_0000029810c1dd00;  1 drivers
v0000029810c19750_0 .net "RegSrc", 1 0, L_0000029810c1e700;  alias, 1 drivers
v0000029810c1a790_0 .net "RegW", 0 0, L_0000029810c1c340;  alias, 1 drivers
v0000029810c19890_0 .net "ResultSrc", 1 0, L_0000029810c1c840;  alias, 1 drivers
L_0000029810ca0088 .functor BUFT 1, C4<1111>, C4<0>, C4<0>, C4<0>;
v0000029810c1a5b0_0 .net/2u *"_ivl_0", 3 0, L_0000029810ca0088;  1 drivers
L_0000029810ca00d0 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v0000029810c19930_0 .net/2u *"_ivl_12", 1 0, L_0000029810ca00d0;  1 drivers
v0000029810c1add0_0 .net *"_ivl_14", 0 0, L_0000029810c19c50;  1 drivers
L_0000029810ca0118 .functor BUFT 1, C4<10>, C4<0>, C4<0>, C4<0>;
v0000029810c1a830_0 .net/2u *"_ivl_19", 1 0, L_0000029810ca0118;  1 drivers
v0000029810c199d0_0 .net *"_ivl_2", 0 0, L_0000029810c1b9e0;  1 drivers
v0000029810c1aa10_0 .net *"_ivl_21", 0 0, L_0000029810c1f1a0;  1 drivers
v0000029810c1abf0_0 .net *"_ivl_4", 0 0, L_0000029810bb61e0;  1 drivers
v0000029810c19bb0_0 .net "clk", 0 0, v0000029810c1c160_0;  alias, 1 drivers
v0000029810c1b3a0_0 .net "reset", 0 0, v0000029810c1bb20_0;  alias, 1 drivers
E_0000029810b70f70 .event anyedge, v0000029810c1a290_0, v0000029810c1a650_0, v0000029810c191b0_0;
L_0000029810c1b9e0 .cmp/eq 4, L_0000029810c1dd00, L_0000029810ca0088;
L_0000029810c19c50 .cmp/eq 2, L_0000029810c1e020, L_0000029810ca00d0;
L_0000029810c1e700 .concat8 [ 1 1 0 0], L_0000029810c1f1a0, L_0000029810c19c50;
L_0000029810c1f1a0 .cmp/eq 2, L_0000029810c1e020, L_0000029810ca0118;
S_0000029810b8f8a0 .scope module, "fsm" "mainfsm" 8 45, 9 1 0, S_0000029810b94890;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 2 "Op";
    .port_info 3 /INPUT 6 "Funct";
    .port_info 4 /OUTPUT 1 "IRWrite";
    .port_info 5 /OUTPUT 1 "AdrSrc";
    .port_info 6 /OUTPUT 2 "ALUSrcA";
    .port_info 7 /OUTPUT 2 "ALUSrcB";
    .port_info 8 /OUTPUT 2 "ResultSrc";
    .port_info 9 /OUTPUT 1 "NextPC";
    .port_info 10 /OUTPUT 1 "RegW";
    .port_info 11 /OUTPUT 1 "MemW";
    .port_info 12 /OUTPUT 1 "Branch";
    .port_info 13 /OUTPUT 1 "ALUOp";
P_0000029810b8fa30 .param/l "ALUWB" 1 9 43, C4<1000>;
P_0000029810b8fa68 .param/l "BRANCH" 1 9 44, C4<1001>;
P_0000029810b8faa0 .param/l "DECODE" 1 9 36, C4<0001>;
P_0000029810b8fad8 .param/l "EXECUTEI" 1 9 42, C4<0111>;
P_0000029810b8fb10 .param/l "EXECUTER" 1 9 41, C4<0110>;
P_0000029810b8fb48 .param/l "FETCH" 1 9 35, C4<0000>;
P_0000029810b8fb80 .param/l "MEMADR" 1 9 37, C4<0010>;
P_0000029810b8fbb8 .param/l "MEMREAD" 1 9 38, C4<0011>;
P_0000029810b8fbf0 .param/l "MEMWB" 1 9 39, C4<0100>;
P_0000029810b8fc28 .param/l "MEMWRITE" 1 9 40, C4<0101>;
P_0000029810b8fc60 .param/l "UNKNOWN" 1 9 45, C4<1010>;
v0000029810c1a290_0 .net "ALUOp", 0 0, L_0000029810c1b620;  alias, 1 drivers
v0000029810c19070_0 .net "ALUSrcA", 1 0, L_0000029810c1c8e0;  alias, 1 drivers
v0000029810c19ed0_0 .net "ALUSrcB", 1 0, L_0000029810c1b260;  alias, 1 drivers
v0000029810c1a510_0 .net "AdrSrc", 0 0, L_0000029810c1c3e0;  alias, 1 drivers
v0000029810c1a330_0 .net "Branch", 0 0, L_0000029810c1c0c0;  alias, 1 drivers
v0000029810c1a650_0 .net "Funct", 5 0, L_0000029810c1ee80;  alias, 1 drivers
v0000029810c1a0b0_0 .net "IRWrite", 0 0, L_0000029810c1cde0;  alias, 1 drivers
v0000029810c19f70_0 .net "MemW", 0 0, L_0000029810c1c660;  alias, 1 drivers
v0000029810c19430_0 .net "NextPC", 0 0, L_0000029810c1b1c0;  alias, 1 drivers
v0000029810c1ac90_0 .net "Op", 1 0, L_0000029810c1e020;  alias, 1 drivers
v0000029810c1af10_0 .net "RegW", 0 0, L_0000029810c1c340;  alias, 1 drivers
v0000029810c1a150_0 .net "ResultSrc", 1 0, L_0000029810c1c840;  alias, 1 drivers
v0000029810c1a8d0_0 .net *"_ivl_12", 12 0, v0000029810c194d0_0;  1 drivers
v0000029810c1ad30_0 .net "clk", 0 0, v0000029810c1c160_0;  alias, 1 drivers
v0000029810c194d0_0 .var "controls", 12 0;
v0000029810c1aab0_0 .var "nextstate", 3 0;
v0000029810c19a70_0 .net "reset", 0 0, v0000029810c1bb20_0;  alias, 1 drivers
v0000029810c19110_0 .var "state", 3 0;
E_0000029810b71130 .event anyedge, v0000029810c19110_0;
E_0000029810b71170 .event anyedge, v0000029810c19110_0, v0000029810c1ac90_0, v0000029810c1a650_0;
L_0000029810c1b1c0 .part v0000029810c194d0_0, 12, 1;
L_0000029810c1c0c0 .part v0000029810c194d0_0, 11, 1;
L_0000029810c1c660 .part v0000029810c194d0_0, 10, 1;
L_0000029810c1c340 .part v0000029810c194d0_0, 9, 1;
L_0000029810c1cde0 .part v0000029810c194d0_0, 8, 1;
L_0000029810c1c3e0 .part v0000029810c194d0_0, 7, 1;
L_0000029810c1c840 .part v0000029810c194d0_0, 5, 2;
L_0000029810c1c8e0 .part v0000029810c194d0_0, 3, 2;
L_0000029810c1b260 .part v0000029810c194d0_0, 1, 2;
L_0000029810c1b620 .part v0000029810c194d0_0, 0, 1;
    .scope S_0000029810b8f8a0;
T_0 ;
    %wait E_0000029810b71070;
    %load/vec4 v0000029810c19a70_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0000029810c19110_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v0000029810c1aab0_0;
    %assign/vec4 v0000029810c19110_0, 0;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_0000029810b8f8a0;
T_1 ;
    %wait E_0000029810b71170;
    %load/vec4 v0000029810c19110_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/x;
    %jmp/1 T_1.0, 4;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/x;
    %jmp/1 T_1.1, 4;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/x;
    %jmp/1 T_1.2, 4;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/x;
    %jmp/1 T_1.3, 4;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/x;
    %jmp/1 T_1.4, 4;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/x;
    %jmp/1 T_1.5, 4;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/x;
    %jmp/1 T_1.6, 4;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/x;
    %jmp/1 T_1.7, 4;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/x;
    %jmp/1 T_1.8, 4;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/x;
    %jmp/1 T_1.9, 4;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0000029810c1aab0_0, 0, 4;
    %jmp T_1.11;
T_1.0 ;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v0000029810c1aab0_0, 0, 4;
    %jmp T_1.11;
T_1.1 ;
    %load/vec4 v0000029810c1ac90_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_1.12, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_1.13, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_1.14, 6;
    %pushi/vec4 10, 0, 4;
    %store/vec4 v0000029810c1aab0_0, 0, 4;
    %jmp T_1.16;
T_1.12 ;
    %load/vec4 v0000029810c1a650_0;
    %parti/s 1, 5, 4;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.17, 8;
    %pushi/vec4 7, 0, 4;
    %store/vec4 v0000029810c1aab0_0, 0, 4;
    %jmp T_1.18;
T_1.17 ;
    %pushi/vec4 6, 0, 4;
    %store/vec4 v0000029810c1aab0_0, 0, 4;
T_1.18 ;
    %jmp T_1.16;
T_1.13 ;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0000029810c1aab0_0, 0, 4;
    %jmp T_1.16;
T_1.14 ;
    %pushi/vec4 9, 0, 4;
    %store/vec4 v0000029810c1aab0_0, 0, 4;
    %jmp T_1.16;
T_1.16 ;
    %pop/vec4 1;
    %jmp T_1.11;
T_1.2 ;
    %load/vec4 v0000029810c1a650_0;
    %parti/s 1, 0, 2;
    %dup/vec4;
    %pushi/vec4 0, 0, 1;
    %cmp/u;
    %jmp/1 T_1.19, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 1;
    %cmp/u;
    %jmp/1 T_1.20, 6;
    %pushi/vec4 10, 0, 4;
    %store/vec4 v0000029810c1aab0_0, 0, 4;
    %jmp T_1.22;
T_1.19 ;
    %pushi/vec4 5, 0, 4;
    %store/vec4 v0000029810c1aab0_0, 0, 4;
    %jmp T_1.22;
T_1.20 ;
    %pushi/vec4 3, 0, 4;
    %store/vec4 v0000029810c1aab0_0, 0, 4;
    %jmp T_1.22;
T_1.22 ;
    %pop/vec4 1;
    %jmp T_1.11;
T_1.3 ;
    %pushi/vec4 4, 0, 4;
    %store/vec4 v0000029810c1aab0_0, 0, 4;
    %jmp T_1.11;
T_1.4 ;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0000029810c1aab0_0, 0, 4;
    %jmp T_1.11;
T_1.5 ;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0000029810c1aab0_0, 0, 4;
    %jmp T_1.11;
T_1.6 ;
    %pushi/vec4 8, 0, 4;
    %store/vec4 v0000029810c1aab0_0, 0, 4;
    %jmp T_1.11;
T_1.7 ;
    %pushi/vec4 8, 0, 4;
    %store/vec4 v0000029810c1aab0_0, 0, 4;
    %jmp T_1.11;
T_1.8 ;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0000029810c1aab0_0, 0, 4;
    %jmp T_1.11;
T_1.9 ;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0000029810c1aab0_0, 0, 4;
    %jmp T_1.11;
T_1.11 ;
    %pop/vec4 1;
    %jmp T_1;
    .thread T_1, $push;
    .scope S_0000029810b8f8a0;
T_2 ;
    %wait E_0000029810b71130;
    %load/vec4 v0000029810c19110_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_2.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_2.1, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_2.2, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_2.3, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_2.4, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_2.5, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_2.6, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_2.7, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_2.8, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_2.9, 6;
    %pushi/vec4 8191, 8191, 13;
    %store/vec4 v0000029810c194d0_0, 0, 13;
    %jmp T_2.11;
T_2.0 ;
    %pushi/vec4 4428, 0, 13;
    %store/vec4 v0000029810c194d0_0, 0, 13;
    %jmp T_2.11;
T_2.1 ;
    %pushi/vec4 76, 0, 13;
    %store/vec4 v0000029810c194d0_0, 0, 13;
    %jmp T_2.11;
T_2.2 ;
    %pushi/vec4 65, 0, 13;
    %store/vec4 v0000029810c194d0_0, 0, 13;
    %jmp T_2.11;
T_2.3 ;
    %pushi/vec4 67, 0, 13;
    %store/vec4 v0000029810c194d0_0, 0, 13;
    %jmp T_2.11;
T_2.4 ;
    %pushi/vec4 515, 0, 13;
    %store/vec4 v0000029810c194d0_0, 0, 13;
    %jmp T_2.11;
T_2.5 ;
    %pushi/vec4 66, 0, 13;
    %store/vec4 v0000029810c194d0_0, 0, 13;
    %jmp T_2.11;
T_2.6 ;
    %pushi/vec4 130, 0, 13;
    %store/vec4 v0000029810c194d0_0, 0, 13;
    %jmp T_2.11;
T_2.7 ;
    %pushi/vec4 1154, 0, 13;
    %store/vec4 v0000029810c194d0_0, 0, 13;
    %jmp T_2.11;
T_2.8 ;
    %pushi/vec4 674, 0, 13;
    %store/vec4 v0000029810c194d0_0, 0, 13;
    %jmp T_2.11;
T_2.9 ;
    %pushi/vec4 2130, 0, 13;
    %store/vec4 v0000029810c194d0_0, 0, 13;
    %jmp T_2.11;
T_2.11 ;
    %pop/vec4 1;
    %jmp T_2;
    .thread T_2, $push;
    .scope S_0000029810b94890;
T_3 ;
    %wait E_0000029810b70f70;
    %load/vec4 v0000029810c1a010_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %load/vec4 v0000029810c19250_0;
    %parti/s 4, 1, 2;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_3.2, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_3.3, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_3.4, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 4;
    %cmp/u;
    %jmp/1 T_3.5, 6;
    %pushi/vec4 3, 3, 2;
    %store/vec4 v0000029810c191b0_0, 0, 2;
    %jmp T_3.7;
T_3.2 ;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0000029810c191b0_0, 0, 2;
    %jmp T_3.7;
T_3.3 ;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0000029810c191b0_0, 0, 2;
    %jmp T_3.7;
T_3.4 ;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0000029810c191b0_0, 0, 2;
    %jmp T_3.7;
T_3.5 ;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v0000029810c191b0_0, 0, 2;
    %jmp T_3.7;
T_3.7 ;
    %pop/vec4 1;
    %load/vec4 v0000029810c19250_0;
    %parti/s 1, 0, 2;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0000029810c1ab50_0, 4, 1;
    %load/vec4 v0000029810c19250_0;
    %parti/s 1, 0, 2;
    %load/vec4 v0000029810c191b0_0;
    %pushi/vec4 0, 0, 2;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0000029810c191b0_0;
    %pushi/vec4 1, 0, 2;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %and;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0000029810c1ab50_0, 4, 1;
    %jmp T_3.1;
T_3.0 ;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0000029810c191b0_0, 0, 2;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0000029810c1ab50_0, 0, 2;
T_3.1 ;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_0000029810ba3140;
T_4 ;
    %wait E_0000029810b71070;
    %load/vec4 v0000029810bbc4e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0000029810bbc940_0, 0;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v0000029810bbb4a0_0;
    %assign/vec4 v0000029810bbc940_0, 0;
T_4.1 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0000029810ba2e20;
T_5 ;
    %wait E_0000029810b71070;
    %load/vec4 v0000029810bbac80_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0000029810bbbe00_0, 0;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v0000029810bbc3a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.2, 8;
    %load/vec4 v0000029810bbbd60_0;
    %assign/vec4 v0000029810bbbe00_0, 0;
T_5.2 ;
T_5.1 ;
    %jmp T_5;
    .thread T_5;
    .scope S_0000029810ba2fb0;
T_6 ;
    %wait E_0000029810b71070;
    %load/vec4 v0000029810bbb040_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0000029810bbc440_0, 0;
    %jmp T_6.1;
T_6.0 ;
    %load/vec4 v0000029810bbc260_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.2, 8;
    %load/vec4 v0000029810bbb540_0;
    %assign/vec4 v0000029810bbc440_0, 0;
T_6.2 ;
T_6.1 ;
    %jmp T_6;
    .thread T_6;
    .scope S_0000029810b8a820;
T_7 ;
    %wait E_0000029810b71070;
    %load/vec4 v0000029810bbc6c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000029810bbabe0_0, 0;
    %jmp T_7.1;
T_7.0 ;
    %load/vec4 v0000029810bbbcc0_0;
    %assign/vec4 v0000029810bbabe0_0, 0;
T_7.1 ;
    %jmp T_7;
    .thread T_7;
    .scope S_0000029810b8a690;
T_8 ;
    %wait E_0000029810b710f0;
    %load/vec4 v0000029810bbc8a0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_8.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_8.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_8.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_8.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_8.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_8.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_8.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_8.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_8.8, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_8.9, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 4;
    %cmp/u;
    %jmp/1 T_8.10, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 4;
    %cmp/u;
    %jmp/1 T_8.11, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 4;
    %cmp/u;
    %jmp/1 T_8.12, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 4;
    %cmp/u;
    %jmp/1 T_8.13, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 4;
    %cmp/u;
    %jmp/1 T_8.14, 6;
    %pushi/vec4 1, 1, 1;
    %store/vec4 v0000029810bbbae0_0, 0, 1;
    %jmp T_8.16;
T_8.0 ;
    %load/vec4 v0000029810bbaaa0_0;
    %store/vec4 v0000029810bbbae0_0, 0, 1;
    %jmp T_8.16;
T_8.1 ;
    %load/vec4 v0000029810bbaaa0_0;
    %inv;
    %store/vec4 v0000029810bbbae0_0, 0, 1;
    %jmp T_8.16;
T_8.2 ;
    %load/vec4 v0000029810bbb860_0;
    %store/vec4 v0000029810bbbae0_0, 0, 1;
    %jmp T_8.16;
T_8.3 ;
    %load/vec4 v0000029810bbb860_0;
    %inv;
    %store/vec4 v0000029810bbbae0_0, 0, 1;
    %jmp T_8.16;
T_8.4 ;
    %load/vec4 v0000029810bbb9a0_0;
    %store/vec4 v0000029810bbbae0_0, 0, 1;
    %jmp T_8.16;
T_8.5 ;
    %load/vec4 v0000029810bbb9a0_0;
    %inv;
    %store/vec4 v0000029810bbbae0_0, 0, 1;
    %jmp T_8.16;
T_8.6 ;
    %load/vec4 v0000029810bbb900_0;
    %store/vec4 v0000029810bbbae0_0, 0, 1;
    %jmp T_8.16;
T_8.7 ;
    %load/vec4 v0000029810bbb900_0;
    %inv;
    %store/vec4 v0000029810bbbae0_0, 0, 1;
    %jmp T_8.16;
T_8.8 ;
    %load/vec4 v0000029810bbb860_0;
    %load/vec4 v0000029810bbaaa0_0;
    %inv;
    %and;
    %store/vec4 v0000029810bbbae0_0, 0, 1;
    %jmp T_8.16;
T_8.9 ;
    %load/vec4 v0000029810bbb860_0;
    %load/vec4 v0000029810bbaaa0_0;
    %inv;
    %and;
    %inv;
    %store/vec4 v0000029810bbbae0_0, 0, 1;
    %jmp T_8.16;
T_8.10 ;
    %load/vec4 v0000029810bbafa0_0;
    %store/vec4 v0000029810bbbae0_0, 0, 1;
    %jmp T_8.16;
T_8.11 ;
    %load/vec4 v0000029810bbafa0_0;
    %inv;
    %store/vec4 v0000029810bbbae0_0, 0, 1;
    %jmp T_8.16;
T_8.12 ;
    %load/vec4 v0000029810bbaaa0_0;
    %inv;
    %load/vec4 v0000029810bbafa0_0;
    %and;
    %store/vec4 v0000029810bbbae0_0, 0, 1;
    %jmp T_8.16;
T_8.13 ;
    %load/vec4 v0000029810bbaaa0_0;
    %inv;
    %load/vec4 v0000029810bbafa0_0;
    %and;
    %inv;
    %store/vec4 v0000029810bbbae0_0, 0, 1;
    %jmp T_8.16;
T_8.14 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000029810bbbae0_0, 0, 1;
    %jmp T_8.16;
T_8.16 ;
    %pop/vec4 1;
    %jmp T_8;
    .thread T_8, $push;
    .scope S_0000029810bbf110;
T_9 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000029810c1c160_0, 0;
    %delay 1, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000029810c1c160_0, 0;
    %delay 1, 0;
    %jmp T_9;
    .thread T_9;
    .scope S_0000029810bbf110;
T_10 ;
    %vpi_call 2 49 "$readmemh", "memfile.asm", v0000029810c1b580 {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000029810c1c520_0, 0, 32;
    %pushi/vec4 4, 0, 4;
    %store/vec4 v0000029810c1c700_0, 0, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000029810c1bb20_0, 0, 1;
    %delay 2, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000029810c1bb20_0, 0, 1;
    %end;
    .thread T_10;
    .scope S_0000029810bbf110;
T_11 ;
    %wait E_0000029810b70b30;
    %load/vec4 v0000029810c1bb20_0;
    %inv;
    %load/vec4 v0000029810c1bf80_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.0, 8;
    %ix/getv 4, v0000029810c1c520_0;
    %load/vec4a v0000029810c1b580, 4;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_11.2, 6;
    %vpi_call 2 58 "$finish" {0 0 0};
T_11.2 ;
    %ix/getv 4, v0000029810c1c520_0;
    %load/vec4a v0000029810c1b580, 4;
    %parti/s 20, 12, 5;
    %store/vec4 v0000029810c1be40_0, 0, 20;
    %load/vec4 v0000029810c1c520_0;
    %addi 1, 0, 32;
    %store/vec4 v0000029810c1c520_0, 0, 32;
T_11.0 ;
    %jmp T_11;
    .thread T_11;
    .scope S_0000029810bbf110;
T_12 ;
    %vpi_call 2 115 "$dumpfile", "controller.vcd" {0 0 0};
    %vpi_call 2 116 "$dumpvars" {0 0 0};
    %end;
    .thread T_12;
# The file index is used to find the file name in the following table.
:file_names 10;
    "N/A";
    "<interactive>";
    ".\controller_tb.v";
    ".\controller.v";
    "./condlogic.v";
    "./condcheck.v";
    "./flopr.v";
    "./flopenr.v";
    "./decode.v";
    "./mainfsm.v";
