{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1479017539475 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition " "Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1479017539476 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Nov 13 00:12:19 2016 " "Processing started: Sun Nov 13 00:12:19 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1479017539476 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1479017539476 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off elevator -c elevator " "Command: quartus_map --read_settings_files=on --write_settings_files=off elevator -c elevator" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1479017539476 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Analysis & Synthesis" 0 -1 1479017539792 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "DE1_SOC_golden_top.v 1 1 " "Found 1 design units, including 1 entities, in source file DE1_SOC_golden_top.v" { { "Info" "ISGN_ENTITY_NAME" "1 DE1_SOC_golden_top " "Found entity 1: DE1_SOC_golden_top" {  } { { "DE1_SOC_golden_top.v" "" { Text "/home/patrick/dll/Elevator/DE1_SOC_golden_top.v" 54 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1479017549837 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1479017549837 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "gen_counter.vhd 2 1 " "Found 2 design units, including 1 entities, in source file gen_counter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 gen_counter-rtl " "Found design unit 1: gen_counter-rtl" {  } { { "gen_counter.vhd" "" { Text "/home/patrick/dll/Elevator/gen_counter.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1479017550217 ""} { "Info" "ISGN_ENTITY_NAME" "1 gen_counter " "Found entity 1: gen_counter" {  } { { "gen_counter.vhd" "" { Text "/home/patrick/dll/Elevator/gen_counter.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1479017550217 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1479017550217 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "elevator_unit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file elevator_unit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 elevator_unit-elevator_unit1 " "Found design unit 1: elevator_unit-elevator_unit1" {  } { { "elevator_unit.vhd" "" { Text "/home/patrick/dll/Elevator/elevator_unit.vhd" 26 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1479017550218 ""} { "Info" "ISGN_ENTITY_NAME" "1 elevator_unit " "Found entity 1: elevator_unit" {  } { { "elevator_unit.vhd" "" { Text "/home/patrick/dll/Elevator/elevator_unit.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1479017550218 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1479017550218 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "elevator_unit " "Elaborating entity \"elevator_unit\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1479017550280 ""}
{ "Error" "EVRFX_VHDL_FORMAL_HAS_NO_VALUE" "floor_wide elevator_unit.vhd(5) " "VHDL error at elevator_unit.vhd(5): formal port or parameter \"floor_wide\" must have actual or default value" {  } { { "elevator_unit.vhd" "" { Text "/home/patrick/dll/Elevator/elevator_unit.vhd" 5 0 0 } }  } 0 10346 "VHDL error at %2!s!: formal port or parameter \"%1!s!\" must have actual or default value" 0 0 "Analysis & Synthesis" 0 -1 1479017550282 ""}
{ "Error" "EVRFX_VHDL_FORMAL_HAS_NO_VALUE" "stop_wide elevator_unit.vhd(5) " "VHDL error at elevator_unit.vhd(5): formal port or parameter \"stop_wide\" must have actual or default value" {  } { { "elevator_unit.vhd" "" { Text "/home/patrick/dll/Elevator/elevator_unit.vhd" 5 0 0 } }  } 0 10346 "VHDL error at %2!s!: formal port or parameter \"%1!s!\" must have actual or default value" 0 0 "Analysis & Synthesis" 0 -1 1479017550282 ""}
{ "Error" "EVRFX_VHDL_FORMAL_HAS_NO_VALUE" "top_floor elevator_unit.vhd(5) " "VHDL error at elevator_unit.vhd(5): formal port or parameter \"top_floor\" must have actual or default value" {  } { { "elevator_unit.vhd" "" { Text "/home/patrick/dll/Elevator/elevator_unit.vhd" 5 0 0 } }  } 0 10346 "VHDL error at %2!s!: formal port or parameter \"%1!s!\" must have actual or default value" 0 0 "Analysis & Synthesis" 0 -1 1479017550282 ""}
{ "Error" "ESGN_TOP_HIER_ELABORATION_FAILURE" "" "Can't elaborate top-level user hierarchy" {  } {  } 0 12153 "Can't elaborate top-level user hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1479017550282 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 4 s 1  Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 4 errors, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "1284 " "Peak virtual memory: 1284 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1479017550376 ""} { "Error" "EQEXE_END_BANNER_TIME" "Sun Nov 13 00:12:30 2016 " "Processing ended: Sun Nov 13 00:12:30 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1479017550376 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:11 " "Elapsed time: 00:00:11" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1479017550376 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:25 " "Total CPU time (on all processors): 00:00:25" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1479017550376 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1479017550376 ""}
