// Seed: 89846487
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7
);
  input wire id_7;
  inout wire id_6;
  output wire id_5;
  output wire id_4;
  inout wire id_3;
  inout wire id_2;
  output wire id_1;
  assign id_1[1] = id_3;
  always @(negedge 1) begin
    if (1 > 1) assume (id_3);
  end
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15
);
  inout wire id_15;
  inout wire id_14;
  inout wire id_13;
  input wire id_12;
  inout wire id_11;
  inout wire id_10;
  output wire id_9;
  input wire id_8;
  output wire id_7;
  inout wire id_6;
  output wire id_5;
  output wire id_4;
  input wire id_3;
  inout wire id_2;
  output wire id_1;
  wire id_16 = id_10;
  assign id_2 = id_11[1 : 1] == 1 ? id_3 : id_6;
  tri  id_17;
  wire id_18;
  wand id_19;
  module_0(
      id_11, id_19, id_6, id_5, id_10, id_6, id_18
  );
  always #1 begin
    if (1 + id_19) begin
      disable id_20;
    end
  end
  supply1 id_21 = id_15 ? 1 !=? 1'b0 : id_12;
  assign id_17 = 1 & 1 ? 1'b0 : 1;
endmodule
