// Seed: 2547706828
module module_0 (
    id_1,
    id_2
);
  inout id_2;
  output id_1;
  if (1) reg id_2, id_3;
  else logic id_4, id_5;
  logic id_6, id_7;
  logic id_8, id_9, id_10 = 1 != id_7, id_11, id_12;
  type_17(
      "", 1
  );
  always id_2 <= id_2;
  logic id_13;
endmodule
`define pp_2 0
