{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Thu Dec 13 11:05:18 2018 " "Info: Processing started: Thu Dec 13 11:05:18 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off mainUla -c mainUla " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off mainUla -c mainUla" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/altera/luizagianshiro/bintohex8/bintohex4.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file /altera/luizagianshiro/bintohex8/bintohex4.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 BinToHex4-BinToHex4Comportamento " "Info: Found design unit 1: BinToHex4-BinToHex4Comportamento" {  } { { "../BinToHex8/BinToHex4.vhd" "" { Text "C:/altera/luizagianshiro/BinToHex8/BinToHex4.vhd" 12 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 BinToHex4 " "Info: Found entity 1: BinToHex4" {  } { { "../BinToHex8/BinToHex4.vhd" "" { Text "C:/altera/luizagianshiro/BinToHex8/BinToHex4.vhd" 4 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/altera/luizagianshiro/registrador/registrador.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file /altera/luizagianshiro/registrador/registrador.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 registrador-registradorBehaviour " "Info: Found design unit 1: registrador-registradorBehaviour" {  } { { "../registrador/registrador.vhd" "" { Text "C:/altera/luizagianshiro/registrador/registrador.vhd" 11 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 registrador " "Info: Found entity 1: registrador" {  } { { "../registrador/registrador.vhd" "" { Text "C:/altera/luizagianshiro/registrador/registrador.vhd" 3 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/altera/luizagianshiro/ula/ula.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file /altera/luizagianshiro/ula/ula.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ULA4BITS-ULA4BITS_ARQ " "Info: Found design unit 1: ULA4BITS-ULA4BITS_ARQ" {  } { { "../ula/ula.vhd" "" { Text "C:/altera/luizagianshiro/ula/ula.vhd" 13 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 ULA4BITS " "Info: Found entity 1: ULA4BITS" {  } { { "../ula/ula.vhd" "" { Text "C:/altera/luizagianshiro/ula/ula.vhd" 5 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/alunos/downloads/mainula.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file /users/alunos/downloads/mainula.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mainUla-main " "Info: Found design unit 1: mainUla-main" {  } { { "../../../Users/alunos/Downloads/mainUla.vhd" "" { Text "C:/Users/alunos/Downloads/mainUla.vhd" 19 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 mainUla " "Info: Found entity 1: mainUla" {  } { { "../../../Users/alunos/Downloads/mainUla.vhd" "" { Text "C:/Users/alunos/Downloads/mainUla.vhd" 5 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/altera/luizagianshiro/flip-flop/flipflopd/flipflop.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file /altera/luizagianshiro/flip-flop/flipflopd/flipflop.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 flipflop-flipflopBehaviour " "Info: Found design unit 1: flipflop-flipflopBehaviour" {  } { { "../Flip-Flop/FlipflopD/flipflop.vhd" "" { Text "C:/altera/luizagianshiro/Flip-Flop/FlipflopD/flipflop.vhd" 11 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 flipflop " "Info: Found entity 1: flipflop" {  } { { "../Flip-Flop/FlipflopD/flipflop.vhd" "" { Text "C:/altera/luizagianshiro/Flip-Flop/FlipflopD/flipflop.vhd" 3 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_TOP" "mainUla " "Info: Elaborating entity \"mainUla\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "oLEDR mainUla.vhd(15) " "Warning (10541): VHDL Signal Declaration warning at mainUla.vhd(15): used implicit default value for signal \"oLEDR\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "../../../Users/alunos/Downloads/mainUla.vhd" "" { Text "C:/Users/alunos/Downloads/mainUla.vhd" 15 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_2050_UNCONVERTED" "iSW mainUla.vhd(53) " "Warning (10812): VHDL warning at mainUla.vhd(53): sensitivity list already contains iSW" {  } { { "../../../Users/alunos/Downloads/mainUla.vhd" "" { Text "C:/Users/alunos/Downloads/mainUla.vhd" 53 0 0 } }  } 0 10812 "VHDL warning at %2!s!: sensitivity list already contains %1!s!" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "entrada2 mainUla.vhd(53) " "Warning (10631): VHDL Process Statement warning at mainUla.vhd(53): inferring latch(es) for signal or variable \"entrada2\", which holds its previous value in one or more paths through the process" {  } { { "../../../Users/alunos/Downloads/mainUla.vhd" "" { Text "C:/Users/alunos/Downloads/mainUla.vhd" 53 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "entrada1 mainUla.vhd(53) " "Warning (10631): VHDL Process Statement warning at mainUla.vhd(53): inferring latch(es) for signal or variable \"entrada1\", which holds its previous value in one or more paths through the process" {  } { { "../../../Users/alunos/Downloads/mainUla.vhd" "" { Text "C:/Users/alunos/Downloads/mainUla.vhd" 53 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "entrada1\[0\] mainUla.vhd(53) " "Info (10041): Inferred latch for \"entrada1\[0\]\" at mainUla.vhd(53)" {  } { { "../../../Users/alunos/Downloads/mainUla.vhd" "" { Text "C:/Users/alunos/Downloads/mainUla.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "entrada1\[1\] mainUla.vhd(53) " "Info (10041): Inferred latch for \"entrada1\[1\]\" at mainUla.vhd(53)" {  } { { "../../../Users/alunos/Downloads/mainUla.vhd" "" { Text "C:/Users/alunos/Downloads/mainUla.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "entrada1\[2\] mainUla.vhd(53) " "Info (10041): Inferred latch for \"entrada1\[2\]\" at mainUla.vhd(53)" {  } { { "../../../Users/alunos/Downloads/mainUla.vhd" "" { Text "C:/Users/alunos/Downloads/mainUla.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "entrada1\[3\] mainUla.vhd(53) " "Info (10041): Inferred latch for \"entrada1\[3\]\" at mainUla.vhd(53)" {  } { { "../../../Users/alunos/Downloads/mainUla.vhd" "" { Text "C:/Users/alunos/Downloads/mainUla.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "entrada2\[0\] mainUla.vhd(53) " "Info (10041): Inferred latch for \"entrada2\[0\]\" at mainUla.vhd(53)" {  } { { "../../../Users/alunos/Downloads/mainUla.vhd" "" { Text "C:/Users/alunos/Downloads/mainUla.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "entrada2\[1\] mainUla.vhd(53) " "Info (10041): Inferred latch for \"entrada2\[1\]\" at mainUla.vhd(53)" {  } { { "../../../Users/alunos/Downloads/mainUla.vhd" "" { Text "C:/Users/alunos/Downloads/mainUla.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "entrada2\[2\] mainUla.vhd(53) " "Info (10041): Inferred latch for \"entrada2\[2\]\" at mainUla.vhd(53)" {  } { { "../../../Users/alunos/Downloads/mainUla.vhd" "" { Text "C:/Users/alunos/Downloads/mainUla.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "entrada2\[3\] mainUla.vhd(53) " "Info (10041): Inferred latch for \"entrada2\[3\]\" at mainUla.vhd(53)" {  } { { "../../../Users/alunos/Downloads/mainUla.vhd" "" { Text "C:/Users/alunos/Downloads/mainUla.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "registrador registrador:reg1 " "Info: Elaborating entity \"registrador\" for hierarchy \"registrador:reg1\"" {  } { { "../../../Users/alunos/Downloads/mainUla.vhd" "reg1" { Text "C:/Users/alunos/Downloads/mainUla.vhd" 63 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "flipflop registrador:reg1\|flipflop:bit0 " "Info: Elaborating entity \"flipflop\" for hierarchy \"registrador:reg1\|flipflop:bit0\"" {  } { { "../registrador/registrador.vhd" "bit0" { Text "C:/altera/luizagianshiro/registrador/registrador.vhd" 21 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "enable flipflop.vhd(16) " "Warning (10492): VHDL Process Statement warning at flipflop.vhd(16): signal \"enable\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../Flip-Flop/FlipflopD/flipflop.vhd" "" { Text "C:/altera/luizagianshiro/Flip-Flop/FlipflopD/flipflop.vhd" 16 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Q flipflop.vhd(19) " "Warning (10492): VHDL Process Statement warning at flipflop.vhd(19): signal \"Q\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../Flip-Flop/FlipflopD/flipflop.vhd" "" { Text "C:/altera/luizagianshiro/Flip-Flop/FlipflopD/flipflop.vhd" 19 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ULA4BITS ULA4BITS:logicaritmetic " "Info: Elaborating entity \"ULA4BITS\" for hierarchy \"ULA4BITS:logicaritmetic\"" {  } { { "../../../Users/alunos/Downloads/mainUla.vhd" "logicaritmetic" { Text "C:/Users/alunos/Downloads/mainUla.vhd" 66 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BinToHex4 BinToHex4:ss0 " "Info: Elaborating entity \"BinToHex4\" for hierarchy \"BinToHex4:ss0\"" {  } { { "../../../Users/alunos/Downloads/mainUla.vhd" "ss0" { Text "C:/Users/alunos/Downloads/mainUla.vhd" 69 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR_HDR" "" "Warning: Tri-state node(s) do not directly drive top-level pin(s)" { { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "ULA4BITS:logicaritmetic\|o\[0\] " "Warning: Converted tri-state buffer \"ULA4BITS:logicaritmetic\|o\[0\]\" feeding internal logic into a wire" {  } { { "../ula/ula.vhd" "" { Text "C:/altera/luizagianshiro/ula/ula.vhd" 8 -1 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "ULA4BITS:logicaritmetic\|o\[1\] " "Warning: Converted tri-state buffer \"ULA4BITS:logicaritmetic\|o\[1\]\" feeding internal logic into a wire" {  } { { "../ula/ula.vhd" "" { Text "C:/altera/luizagianshiro/ula/ula.vhd" 8 -1 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "ULA4BITS:logicaritmetic\|o\[2\] " "Warning: Converted tri-state buffer \"ULA4BITS:logicaritmetic\|o\[2\]\" feeding internal logic into a wire" {  } { { "../ula/ula.vhd" "" { Text "C:/altera/luizagianshiro/ula/ula.vhd" 8 -1 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "ULA4BITS:logicaritmetic\|o\[3\] " "Warning: Converted tri-state buffer \"ULA4BITS:logicaritmetic\|o\[3\]\" feeding internal logic into a wire" {  } { { "../ula/ula.vhd" "" { Text "C:/altera/luizagianshiro/ula/ula.vhd" 8 -1 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1}  } {  } 0 0 "Tri-state node(s) do not directly drive top-level pin(s)" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_STUCK_PIN_HDR" "" "Warning: Output pins are stuck at VCC or GND" { { "Warning" "WOPT_MLS_STUCK_PIN" "oHEX0_DP VCC " "Warning (13410): Pin \"oHEX0_DP\" is stuck at VCC" {  } { { "../../../Users/alunos/Downloads/mainUla.vhd" "" { Text "C:/Users/alunos/Downloads/mainUla.vhd" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "oHEX1_DP VCC " "Warning (13410): Pin \"oHEX1_DP\" is stuck at VCC" {  } { { "../../../Users/alunos/Downloads/mainUla.vhd" "" { Text "C:/Users/alunos/Downloads/mainUla.vhd" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "oHEX2_DP VCC " "Warning (13410): Pin \"oHEX2_DP\" is stuck at VCC" {  } { { "../../../Users/alunos/Downloads/mainUla.vhd" "" { Text "C:/Users/alunos/Downloads/mainUla.vhd" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "oLEDR\[0\] GND " "Warning (13410): Pin \"oLEDR\[0\]\" is stuck at GND" {  } { { "../../../Users/alunos/Downloads/mainUla.vhd" "" { Text "C:/Users/alunos/Downloads/mainUla.vhd" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "oLEDR\[1\] GND " "Warning (13410): Pin \"oLEDR\[1\]\" is stuck at GND" {  } { { "../../../Users/alunos/Downloads/mainUla.vhd" "" { Text "C:/Users/alunos/Downloads/mainUla.vhd" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "oLEDR\[2\] GND " "Warning (13410): Pin \"oLEDR\[2\]\" is stuck at GND" {  } { { "../../../Users/alunos/Downloads/mainUla.vhd" "" { Text "C:/Users/alunos/Downloads/mainUla.vhd" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "oLEDR\[3\] GND " "Warning (13410): Pin \"oLEDR\[3\]\" is stuck at GND" {  } { { "../../../Users/alunos/Downloads/mainUla.vhd" "" { Text "C:/Users/alunos/Downloads/mainUla.vhd" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "oLEDR\[4\] GND " "Warning (13410): Pin \"oLEDR\[4\]\" is stuck at GND" {  } { { "../../../Users/alunos/Downloads/mainUla.vhd" "" { Text "C:/Users/alunos/Downloads/mainUla.vhd" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "oLEDR\[5\] GND " "Warning (13410): Pin \"oLEDR\[5\]\" is stuck at GND" {  } { { "../../../Users/alunos/Downloads/mainUla.vhd" "" { Text "C:/Users/alunos/Downloads/mainUla.vhd" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "oLEDR\[6\] GND " "Warning (13410): Pin \"oLEDR\[6\]\" is stuck at GND" {  } { { "../../../Users/alunos/Downloads/mainUla.vhd" "" { Text "C:/Users/alunos/Downloads/mainUla.vhd" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "oLEDR\[7\] GND " "Warning (13410): Pin \"oLEDR\[7\]\" is stuck at GND" {  } { { "../../../Users/alunos/Downloads/mainUla.vhd" "" { Text "C:/Users/alunos/Downloads/mainUla.vhd" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Output pins are stuck at VCC or GND" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_TM_SUMMARY" "112 " "Info: Implemented 112 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "13 " "Info: Implemented 13 input pins" {  } {  } 0 0 "Implemented %1!d! input pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_OPINS" "32 " "Info: Implemented 32 output pins" {  } {  } 0 0 "Implemented %1!d! output pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_LCELLS" "67 " "Info: Implemented 67 logic cells" {  } {  } 0 0 "Implemented %1!d! logic cells" 0 0 "" 0 -1}  } {  } 0 0 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 23 s Quartus II " "Info: Quartus II Analysis & Synthesis was successful. 0 errors, 23 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "265 " "Info: Peak virtual memory: 265 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Thu Dec 13 11:05:22 2018 " "Info: Processing ended: Thu Dec 13 11:05:22 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Info: Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Info: Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
