#-----------------------------------------------------------
# Vivado v2023.2 (64-bit)
# SW Build 4029153 on Fri Oct 13 20:14:34 MDT 2023
# IP Build 4028589 on Sat Oct 14 00:45:43 MDT 2023
# SharedData Build 4025554 on Tue Oct 10 17:18:54 MDT 2023
# Start of session at: Mon Apr 28 11:23:16 2025
# Process ID: 17172
# Current directory: C:/Users/KTD/Desktop/digital_twin
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent9596 C:\Users\KTD\Desktop\digital_twin\digital_twin.xpr
# Log file: C:/Users/KTD/Desktop/digital_twin/vivado.log
# Journal file: C:/Users/KTD/Desktop/digital_twin\vivado.jou
# Running On: LAPTOP-TNKPRGBT, OS: Windows, CPU Frequency: 3110 MHz, CPU Physical cores: 4, Host memory: 16952 MB
#-----------------------------------------------------------
start_gui
open_project C:/Users/KTD/Desktop/digital_twin/digital_twin.xpr
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es:part0:1.0 available at D:/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_a/1.0/board.xml as part xcve2802-vsvh1760-2lp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es:part0:1.1 available at D:/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_a/1.1/board.xml as part xcve2802-vsvh1760-2lp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es_revb:part0:1.0 available at D:/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_b/1.0/board.xml as part xcve2802-vsvh1760-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es_revb:part0:1.1 available at D:/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_b/1.1/board.xml as part xcve2802-vsvh1760-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158_es:part0:1.0 available at D:/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/es/1.0/board.xml as part xcvh1582-vsva3697-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158_es:part0:1.1 available at D:/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/es/1.1/board.xml as part xcvh1582-vsva3697-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208ld:part0:2.0 available at D:/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208ld/production/2.0/board.xml as part xczu58dr-fsvg1517-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216ld:part0:2.0 available at D:/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216ld/production/2.0/board.xml as part xczu59dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670:part0:2.0 available at D:/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670/2.0/board.xml as part xczu67dr-fsve1156-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670ld:part0:1.0 available at D:/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670ld/1.0/board.xml as part xczu57dr-fsve1156-2-i specified in board_part file is either invalid or not available
INFO: [Project 1-313] Project file moved from 'D:/fpga/digital_twin/platform/digital_twin' since last save.
CRITICAL WARNING: [Project 1-311] Could not find the file 'C:/Users/KTD/Desktop/digital_twin/digital_twin.srcs/sources_1/new/display_seg.v', nor could it be found using path 'D:/fpga/digital_twin/platform/digital_twin/digital_twin.srcs/sources_1/new/display_seg.v'.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Vivado/2023.2/data/ip'.
open_project: Time (s): cpu = 00:00:32 ; elapsed = 00:00:13 . Memory (MB): peak = 1566.184 ; gain = 343.184
update_compile_order -fileset sources_1
export_ip_user_files -of_objects  [get_files C:/Users/KTD/Desktop/digital_twin/digital_twin.srcs/sources_1/new/display_seg.v] -no_script -reset -force -quiet
remove_files  C:/Users/KTD/Desktop/digital_twin/digital_twin.srcs/sources_1/new/display_seg.v
synth_design -top top -part xc7k325tffg900-2 -lint 
Command: synth_design -top top -part xc7k325tffg900-2 -lint
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7k325t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7k325t'
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 8496
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:09 ; elapsed = 00:00:07 . Memory (MB): peak = 2004.762 ; gain = 434.785
---------------------------------------------------------------------------------
Clean up Linter database...
INFO: [Synth 8-6157] synthesizing module 'top' [C:/Users/KTD/Desktop/digital_twin/digital_twin.srcs/sources_1/new/top.sv:23]
INFO: [Synth 8-6157] synthesizing module 'pll' [C:/Users/KTD/Desktop/digital_twin/.Xil/Vivado-17172-LAPTOP-TNKPRGBT/realtime/pll_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'pll' (1#1) [C:/Users/KTD/Desktop/digital_twin/.Xil/Vivado-17172-LAPTOP-TNKPRGBT/realtime/pll_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'uart' [C:/Users/KTD/Desktop/digital_twin/digital_twin.srcs/sources_1/new/uart.sv:22]
	Parameter CLK_FREQ bound to: 50000000 - type: integer 
	Parameter BAUD_RATE bound to: 9600 - type: integer 
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/KTD/Desktop/digital_twin/digital_twin.srcs/sources_1/new/uart.sv:147]
INFO: [Synth 8-6155] done synthesizing module 'uart' (2#1) [C:/Users/KTD/Desktop/digital_twin/digital_twin.srcs/sources_1/new/uart.sv:22]
INFO: [Synth 8-6157] synthesizing module 'twin_controller' [C:/Users/KTD/Desktop/digital_twin/digital_twin.srcs/sources_1/new/twin_controller.sv:23]
INFO: [Synth 8-6155] done synthesizing module 'twin_controller' (3#1) [C:/Users/KTD/Desktop/digital_twin/digital_twin.srcs/sources_1/new/twin_controller.sv:23]
INFO: [Synth 8-6157] synthesizing module 'student_top' [C:/Users/KTD/Desktop/digital_twin/digital_twin.srcs/sources_1/new/student_top.sv:23]
INFO: [Synth 8-6157] synthesizing module 'display_seg' [C:/Users/KTD/Desktop/digital_twin/digital_twin.srcs/sources_1/new/display_seg.sv:23]
INFO: [Synth 8-6157] synthesizing module 'seg7' [C:/Users/KTD/Desktop/digital_twin/digital_twin.srcs/sources_1/new/seg7.sv:23]
INFO: [Synth 8-226] default block is never used [C:/Users/KTD/Desktop/digital_twin/digital_twin.srcs/sources_1/new/seg7.sv:29]
INFO: [Synth 8-6155] done synthesizing module 'seg7' (4#1) [C:/Users/KTD/Desktop/digital_twin/digital_twin.srcs/sources_1/new/seg7.sv:23]
INFO: [Synth 8-6155] done synthesizing module 'display_seg' (5#1) [C:/Users/KTD/Desktop/digital_twin/digital_twin.srcs/sources_1/new/display_seg.sv:23]
INFO: [Synth 8-6155] done synthesizing module 'student_top' (6#1) [C:/Users/KTD/Desktop/digital_twin/digital_twin.srcs/sources_1/new/student_top.sv:23]
INFO: [Synth 8-6155] done synthesizing module 'top' (7#1) [C:/Users/KTD/Desktop/digital_twin/digital_twin.srcs/sources_1/new/top.sv:23]
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:12 ; elapsed = 00:00:10 . Memory (MB): peak = 2100.188 ; gain = 530.211
---------------------------------------------------------------------------------
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (win64) Build 4029153 Fri Oct 13 20:14:34 MDT 2023
| Date         : Mon Apr 28 11:24:33 2025
| Host         : LAPTOP-TNKPRGBT running 64-bit major release  (build 9200)
---------------------------------------------------------------------------------------------------------------------------------------------

RTL Linter Report

Table of Contents
-----------------
1. Summary

1. Summary
----------

+-----------+--------------+----------+
| Rule ID   | # Violations | # Waived |
+-----------+--------------+----------+
| ASSIGN-10 | 1            | 0        |
+-----------+--------------+----------+


WARNING: [Synth 37-102] [ASSIGN-10]All bits in IO 'virtual_key' are not read. First unused bit index is 4. 
RTL Name 'virtual_key', Hierarchy 'student_top', File 'C:/Users/KTD/Desktop/digital_twin/digital_twin.srcs/sources_1/new/student_top.sv', Line 31.
INFO: [Synth 37-85] Total of 1 linter message(s) generated.
INFO: [Synth 37-45] Linter Run Finished!
Synthesis Optimization Runtime : Time (s): cpu = 00:00:12 ; elapsed = 00:00:10 . Memory (MB): peak = 2100.188 ; gain = 530.211
INFO: [Common 17-83] Releasing license: Synthesis
23 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:12 ; elapsed = 00:00:11 . Memory (MB): peak = 2100.188 ; gain = 534.004
set_property needs_refresh false [get_runs synth_1]
set_property needs_refresh false [get_runs impl_1]
exit
INFO: [Common 17-206] Exiting Vivado at Mon Apr 28 11:24:59 2025...
