module wideexpr_00371(ctrl, u0, u1, u2, u3, u4, u5, u6, u7, s0, s1, s2, s3, s4, s5, s6, s7, y);
  input [7:0] ctrl;
  input [0:0] u0;
  input [1:0] u1;
  input [2:0] u2;
  input [3:0] u3;
  input [4:0] u4;
  input [5:0] u5;
  input [6:0] u6;
  input [7:0] u7;
  input signed [0:0] s0;
  input signed [1:0] s1;
  input signed [2:0] s2;
  input signed [3:0] s3;
  input signed [4:0] s4;
  input signed [5:0] s5;
  input signed [6:0] s6;
  input signed [7:0] s7;
  output [127:0] y;
  wire [15:0] y0;
  wire [15:0] y1;
  wire [15:0] y2;
  wire [15:0] y3;
  wire [15:0] y4;
  wire [15:0] y5;
  wire [15:0] y6;
  wire [15:0] y7;
  assign y = {y0,y1,y2,y3,y4,y5,y6,y7};
  assign y0 = 4'sb0111;
  assign y1 = {(ctrl[2]?s4:(s0)+((((s3)^((5'sb10100)-(s6)))<<<(($signed(1'sb1))>((ctrl[4]?6'sb011000:s4))))^(-(6'sb100000))))};
  assign y2 = ((ctrl[6]?(ctrl[1]?{1{-((u7)>>>((4'sb1100)&(3'sb011)))}}:2'b00):({5'b11110,3'sb010,{2{(+(2'sb01))>>>(s3)}}})!=((ctrl[6]?6'sb000011:$unsigned(1'b0)))))>((((~|(1'sb0))>((~^(u7))>>((ctrl[0]?(4'sb1111)<<(s5):(2'sb00)^~(6'sb110110)))))<<<(($signed({3{(ctrl[5]?5'sb10001:4'sb1101)}}))&(+((+(s5))^~(+(s2))))))>>(6'sb000000));
  assign y3 = ~((s7)&($signed($signed({1{4'sb1010}}))));
  assign y4 = +(((|(($unsigned((s4)^~(1'sb0)))&(+(^(u1)))))-((3'sb111)-(((|(s2))<(s6))+(2'b01))))&({1{$unsigned($signed(s6))}}));
  assign y5 = (ctrl[2]?~|(s5):$signed(s7));
  assign y6 = $signed(2'b01);
  assign y7 = u1;
endmodule
