<annotationInfo>
<annotationInfo>
<item  id="9" filename="cnn/conv_1.cpp" linenumber="8" name="add_ln8" contextFuncName="conv_1" moduleName="conv_1" rtlName="add_ln8_fu_240_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="14" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="10" filename="cnn/conv_1.cpp" linenumber="8" name="icmp_ln8" contextFuncName="conv_1" moduleName="conv_1" rtlName="icmp_ln8_fu_246_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="12" filename="cnn/conv_1.cpp" linenumber="8" name="r" contextFuncName="conv_1" moduleName="conv_1" rtlName="r_fu_252_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="20" filename="cnn/conv_1.cpp" linenumber="11" name="icmp_ln11" contextFuncName="conv_1" moduleName="conv_1" rtlName="icmp_ln11_fu_258_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="22" filename="cnn/conv_1.cpp" linenumber="11" name="c" contextFuncName="conv_1" moduleName="conv_1" rtlName="c_fu_264_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="27" filename="cnn/conv_1.cpp" linenumber="35" name="zext_ln35" contextFuncName="conv_1" moduleName="conv_1" rtlName="zext_ln35_fu_270_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="28" filename="cnn/conv_1.cpp" linenumber="35" name="add_ln35" contextFuncName="conv_1" moduleName="conv_1" rtlName="add_ln35_fu_274_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="14" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="29" filename="cnn/conv_1.cpp" linenumber="14" name="tmp_11" contextFuncName="conv_1" moduleName="conv_1" rtlName="tmp_11_fu_280_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="30" filename="cnn/conv_1.cpp" linenumber="14" name="zext_ln14" contextFuncName="conv_1" moduleName="conv_1" rtlName="zext_ln14_fu_288_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="34" filename="cnn/conv_1.cpp" linenumber="14" name="icmp_ln14" contextFuncName="conv_1" moduleName="conv_1" rtlName="icmp_ln14_fu_292_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="36" filename="cnn/conv_1.cpp" linenumber="14" name="f" contextFuncName="conv_1" moduleName="conv_1" rtlName="f_fu_298_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="41" filename="cnn/conv_1.cpp" linenumber="26" name="zext_ln26" contextFuncName="conv_1" moduleName="conv_1" rtlName="zext_ln26_fu_304_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="42" filename="cnn/conv_1.cpp" linenumber="35" name="zext_ln35_12" contextFuncName="conv_1" moduleName="conv_1" rtlName="zext_ln35_12_fu_308_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="43" filename="cnn/conv_1.cpp" linenumber="35" name="zext_ln35_13" contextFuncName="conv_1" moduleName="conv_1" rtlName="zext_ln35_13_fu_312_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="44" filename="cnn/conv_1.cpp" linenumber="35" name="add_ln35_6" contextFuncName="conv_1" moduleName="conv_1" rtlName="add_ln35_6_fu_316_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="23" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="45" filename="cnn/conv_1.cpp" linenumber="35" name="zext_ln35_14" contextFuncName="conv_1" moduleName="conv_1" rtlName="zext_ln35_14_fu_321_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="51" filename="cnn/conv_1.cpp" linenumber="18" name="zext_ln18" contextFuncName="conv_1" moduleName="conv_1" rtlName="zext_ln18_fu_326_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="52" filename="cnn/conv_1.cpp" linenumber="18" name="icmp_ln18" contextFuncName="conv_1" moduleName="conv_1" rtlName="icmp_ln18_fu_330_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="8" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="54" filename="cnn/conv_1.cpp" linenumber="18" name="wr" contextFuncName="conv_1" moduleName="conv_1" rtlName="wr_fu_336_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="10" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="59" filename="cnn/conv_1.cpp" linenumber="26" name="tmp_10" contextFuncName="conv_1" moduleName="conv_1" rtlName="tmp_10_fu_342_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="60" filename="cnn/conv_1.cpp" linenumber="26" name="zext_ln26_10" contextFuncName="conv_1" moduleName="conv_1" rtlName="zext_ln26_10_fu_350_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="61" filename="cnn/conv_1.cpp" linenumber="26" name="sub_ln26" contextFuncName="conv_1" moduleName="conv_1" rtlName="sub_ln26_fu_354_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="62" filename="cnn/conv_1.cpp" linenumber="26" name="add_ln26" contextFuncName="conv_1" moduleName="conv_1" rtlName="add_ln26_fu_360_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="63" filename="cnn/conv_1.cpp" linenumber="26" name="tmp_12" contextFuncName="conv_1" moduleName="conv_1" rtlName="tmp_12_fu_366_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="64" filename="cnn/conv_1.cpp" linenumber="26" name="zext_ln26_11" contextFuncName="conv_1" moduleName="conv_1" rtlName="zext_ln26_11_fu_374_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="65" filename="cnn/conv_1.cpp" linenumber="26" name="tmp_13" contextFuncName="conv_1" moduleName="conv_1" rtlName="tmp_13_fu_378_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="66" filename="cnn/conv_1.cpp" linenumber="26" name="zext_ln26_12" contextFuncName="conv_1" moduleName="conv_1" rtlName="zext_ln26_12_fu_386_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="67" filename="cnn/conv_1.cpp" linenumber="26" name="sub_ln26_1" contextFuncName="conv_1" moduleName="conv_1" rtlName="sub_ln26_1_fu_390_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="72" filename="cnn/conv_1.cpp" linenumber="21" name="zext_ln21" contextFuncName="conv_1" moduleName="conv_1" rtlName="zext_ln21_fu_396_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="73" filename="cnn/conv_1.cpp" linenumber="21" name="icmp_ln21" contextFuncName="conv_1" moduleName="conv_1" rtlName="icmp_ln21_fu_400_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="8" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="75" filename="cnn/conv_1.cpp" linenumber="21" name="wc" contextFuncName="conv_1" moduleName="conv_1" rtlName="wc_fu_406_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="10" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="79" filename="cnn/conv_1.cpp" linenumber="26" name="zext_ln26_13" contextFuncName="conv_1" moduleName="conv_1" rtlName="zext_ln26_13_fu_412_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="80" filename="cnn/conv_1.cpp" linenumber="26" name="add_ln26_7" contextFuncName="conv_1" moduleName="conv_1" rtlName="add_ln26_7_fu_416_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="81" filename="cnn/conv_1.cpp" linenumber="26" name="tmp_36_cast" contextFuncName="conv_1" moduleName="conv_1" rtlName="tmp_36_cast_fu_421_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="82" filename="cnn/conv_1.cpp" linenumber="26" name="add_ln26_8" contextFuncName="conv_1" moduleName="conv_1" rtlName="add_ln26_8_fu_429_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="14" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="83" filename="cnn/conv_1.cpp" linenumber="26" name="zext_ln26_14" contextFuncName="conv_1" moduleName="conv_1" rtlName="zext_ln26_14_fu_434_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="85" filename="cnn/conv_1.cpp" linenumber="26" name="add_ln26_2" contextFuncName="conv_1" moduleName="conv_1" rtlName="add_ln26_2_fu_439_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="86" filename="cnn/conv_1.cpp" linenumber="26" name="zext_ln26_15" contextFuncName="conv_1" moduleName="conv_1" rtlName="zext_ln26_15_fu_445_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="87" filename="cnn/conv_1.cpp" linenumber="26" name="add_ln26_9" contextFuncName="conv_1" moduleName="conv_1" rtlName="add_ln26_9_fu_449_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="88" filename="cnn/conv_1.cpp" linenumber="26" name="sext_ln26" contextFuncName="conv_1" moduleName="conv_1" rtlName="sext_ln26_fu_454_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="92" filename="cnn/conv_1.cpp" linenumber="26" name="tmp_7" contextFuncName="conv_1" moduleName="conv_1" rtlName="cnn_fmul_32ns_32ndEe_U2" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="93" filename="cnn/conv_1.cpp" linenumber="26" name="w_sum_4" contextFuncName="conv_1" moduleName="conv_1" rtlName="cnn_fadd_32ns_32ncud_U1" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="101" filename="cnn/conv_1.cpp" linenumber="31" name="w_sum" contextFuncName="conv_1" moduleName="conv_1" rtlName="cnn_fadd_32ns_32ncud_U1" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="102" filename="cnn/conv_1.cpp" linenumber="34" name="bitcast_ln34" contextFuncName="conv_1" moduleName="conv_1" rtlName="bitcast_ln34_fu_459_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="103" filename="cnn/conv_1.cpp" linenumber="34" name="tmp" contextFuncName="conv_1" moduleName="conv_1" rtlName="tmp_fu_463_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="104" filename="cnn/conv_1.cpp" linenumber="34" name="trunc_ln34" contextFuncName="conv_1" moduleName="conv_1" rtlName="trunc_ln34_fu_473_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="105" filename="cnn/conv_1.cpp" linenumber="34" name="icmp_ln34" contextFuncName="conv_1" moduleName="conv_1" rtlName="icmp_ln34_fu_477_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="106" filename="cnn/conv_1.cpp" linenumber="34" name="icmp_ln34_2" contextFuncName="conv_1" moduleName="conv_1" rtlName="icmp_ln34_2_fu_483_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="107" filename="cnn/conv_1.cpp" linenumber="34" name="or_ln34" contextFuncName="conv_1" moduleName="conv_1" rtlName="or_ln34_fu_489_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="108" filename="cnn/conv_1.cpp" linenumber="34" name="tmp_9" contextFuncName="conv_1" moduleName="conv_1" rtlName="cnn_fcmp_32ns_32neOg_U3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="109" filename="cnn/conv_1.cpp" linenumber="34" name="and_ln34" contextFuncName="conv_1" moduleName="conv_1" rtlName="and_ln34_fu_495_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="110" filename="cnn/conv_1.cpp" linenumber="34" name="w_sum_5" contextFuncName="conv_1" moduleName="conv_1" rtlName="conv_out_d0" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="32" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
&lt;\/annotationInfo&gt;
<annotationInfo>
<item  id="6" filename="cnn/max_pool_1.cpp" linenumber="9" name="icmp_ln9" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln9_fu_201_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="8" filename="cnn/max_pool_1.cpp" linenumber="9" name="f" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="f_fu_207_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="13" filename="cnn/max_pool_1.cpp" linenumber="12" name="zext_ln12" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="zext_ln12_fu_213_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="14" filename="cnn/max_pool_1.cpp" linenumber="12" name="zext_ln12_2" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="zext_ln12_2_fu_217_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="19" filename="cnn/max_pool_1.cpp" linenumber="12" name="add_ln12" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="add_ln12_fu_221_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="20" filename="cnn/max_pool_1.cpp" linenumber="12" name="icmp_ln12" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln12_fu_227_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="9" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="22" filename="cnn/max_pool_1.cpp" linenumber="12" name="r" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="r_fu_233_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="27" filename="cnn/max_pool_1.cpp" linenumber="25" name="shl_ln" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="shl_ln_fu_239_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="31" filename="cnn/max_pool_1.cpp" linenumber="15" name="icmp_ln15" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln15_fu_247_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="9" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="33" filename="cnn/max_pool_1.cpp" linenumber="15" name="c" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="c_fu_253_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="38" filename="cnn/max_pool_1.cpp" linenumber="26" name="shl_ln2" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="shl_ln2_fu_259_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="43" filename="cnn/max_pool_1.cpp" linenumber="19" name="zext_ln19" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="zext_ln19_fu_267_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="44" filename="cnn/max_pool_1.cpp" linenumber="19" name="icmp_ln19" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln19_fu_271_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="9" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="46" filename="cnn/max_pool_1.cpp" linenumber="19" name="mpr" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="mpr_fu_277_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="10" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="51" filename="cnn/max_pool_1.cpp" linenumber="25" name="i" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="i_fu_283_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="52" filename="cnn/max_pool_1.cpp" linenumber="28" name="zext_ln28" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="mul_ln28_fu_292_p00" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="53" filename="cnn/max_pool_1.cpp" linenumber="28" name="mul_ln28" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="mul_ln28_fu_292_p2" latency="0" BRAM="-1" DSP="0" FF="0" LUT="17" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="58" filename="cnn/max_pool_1.cpp" linenumber="22" name="zext_ln22" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="zext_ln22_fu_330_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="59" filename="cnn/max_pool_1.cpp" linenumber="22" name="icmp_ln22" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln22_fu_334_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="9" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="61" filename="cnn/max_pool_1.cpp" linenumber="22" name="mpc" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="mpc_fu_340_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="10" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="65" filename="cnn/max_pool_1.cpp" linenumber="26" name="j" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="j_fu_346_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="66" filename="cnn/max_pool_1.cpp" linenumber="28" name="zext_ln28_3" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="zext_ln28_3_fu_351_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="67" filename="cnn/max_pool_1.cpp" linenumber="28" name="add_ln28" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="add_ln28_fu_355_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="14" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="68" filename="cnn/max_pool_1.cpp" linenumber="28" name="tmp_2" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_2_fu_360_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="69" filename="cnn/max_pool_1.cpp" linenumber="28" name="zext_ln28_4" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="zext_ln28_4_fu_368_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="70" filename="cnn/max_pool_1.cpp" linenumber="28" name="add_ln28_2" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="add_ln28_2_fu_372_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="23" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="71" filename="cnn/max_pool_1.cpp" linenumber="28" name="zext_ln28_5" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="zext_ln28_5_fu_377_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="74" filename="cnn/max_pool_1.cpp" linenumber="28" name="bitcast_ln28" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="bitcast_ln28_fu_382_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="75" filename="cnn/max_pool_1.cpp" linenumber="28" name="tmp" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_fu_386_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="76" filename="cnn/max_pool_1.cpp" linenumber="28" name="trunc_ln28" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="trunc_ln28_fu_396_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="77" filename="cnn/max_pool_1.cpp" linenumber="28" name="bitcast_ln28_2" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="bitcast_ln28_2_fu_400_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="78" filename="cnn/max_pool_1.cpp" linenumber="28" name="tmp_9" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_9_fu_404_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="79" filename="cnn/max_pool_1.cpp" linenumber="28" name="trunc_ln28_2" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="trunc_ln28_2_fu_414_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="80" filename="cnn/max_pool_1.cpp" linenumber="28" name="icmp_ln28" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_fu_418_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="81" filename="cnn/max_pool_1.cpp" linenumber="28" name="icmp_ln28_4" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_4_fu_424_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="82" filename="cnn/max_pool_1.cpp" linenumber="28" name="or_ln28" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="or_ln28_fu_430_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="83" filename="cnn/max_pool_1.cpp" linenumber="28" name="icmp_ln28_5" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_5_fu_436_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="84" filename="cnn/max_pool_1.cpp" linenumber="28" name="icmp_ln28_6" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_6_fu_442_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="85" filename="cnn/max_pool_1.cpp" linenumber="28" name="or_ln28_2" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="or_ln28_2_fu_448_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="86" filename="cnn/max_pool_1.cpp" linenumber="28" name="and_ln28" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="and_ln28_fu_454_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="87" filename="cnn/max_pool_1.cpp" linenumber="28" name="tmp_s" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="cnn_fcmp_32ns_32neOg_U11" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="88" filename="cnn/max_pool_1.cpp" linenumber="28" name="and_ln28_2" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="and_ln28_2_fu_460_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="89" filename="cnn/max_pool_1.cpp" linenumber="28" name="max_3" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="max_3_fu_466_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="32" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="95" filename="cnn/max_pool_1.cpp" linenumber="35" name="zext_ln35" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="zext_ln35_fu_298_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="96" filename="cnn/max_pool_1.cpp" linenumber="35" name="add_ln35" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="add_ln35_fu_302_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="97" filename="cnn/max_pool_1.cpp" linenumber="35" name="tmp_1" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_1_fu_308_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="98" filename="cnn/max_pool_1.cpp" linenumber="35" name="zext_ln35_4" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="zext_ln35_4_fu_316_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="99" filename="cnn/max_pool_1.cpp" linenumber="35" name="add_ln35_3" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="add_ln35_3_fu_320_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="19" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="100" filename="cnn/max_pool_1.cpp" linenumber="35" name="zext_ln35_5" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="zext_ln35_5_fu_325_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
&lt;\/annotationInfo&gt;
<annotationInfo>
<item  id="9" filename="cnn/conv_2.cpp" linenumber="8" name="add_ln8" contextFuncName="conv_2" moduleName="conv_2" rtlName="add_ln8_fu_277_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="10" filename="cnn/conv_2.cpp" linenumber="8" name="icmp_ln8" contextFuncName="conv_2" moduleName="conv_2" rtlName="icmp_ln8_fu_283_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="9" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="12" filename="cnn/conv_2.cpp" linenumber="8" name="r" contextFuncName="conv_2" moduleName="conv_2" rtlName="r_fu_289_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="20" filename="cnn/conv_2.cpp" linenumber="11" name="icmp_ln11" contextFuncName="conv_2" moduleName="conv_2" rtlName="icmp_ln11_fu_295_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="9" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="22" filename="cnn/conv_2.cpp" linenumber="11" name="c" contextFuncName="conv_2" moduleName="conv_2" rtlName="c_fu_301_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="27" filename="cnn/conv_2.cpp" linenumber="35" name="zext_ln35" contextFuncName="conv_2" moduleName="conv_2" rtlName="zext_ln35_fu_307_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="28" filename="cnn/conv_2.cpp" linenumber="35" name="add_ln35" contextFuncName="conv_2" moduleName="conv_2" rtlName="add_ln35_fu_311_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="29" filename="cnn/conv_2.cpp" linenumber="14" name="tmp_7" contextFuncName="conv_2" moduleName="conv_2" rtlName="tmp_7_fu_317_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="30" filename="cnn/conv_2.cpp" linenumber="14" name="zext_ln14" contextFuncName="conv_2" moduleName="conv_2" rtlName="zext_ln14_fu_325_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="34" filename="cnn/conv_2.cpp" linenumber="14" name="icmp_ln14" contextFuncName="conv_2" moduleName="conv_2" rtlName="icmp_ln14_fu_329_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="36" filename="cnn/conv_2.cpp" linenumber="14" name="f" contextFuncName="conv_2" moduleName="conv_2" rtlName="f_fu_335_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="41" filename="cnn/conv_2.cpp" linenumber="26" name="zext_ln26" contextFuncName="conv_2" moduleName="conv_2" rtlName="zext_ln26_fu_341_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="42" filename="cnn/conv_2.cpp" linenumber="35" name="zext_ln35_9" contextFuncName="conv_2" moduleName="conv_2" rtlName="zext_ln35_9_fu_345_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="43" filename="cnn/conv_2.cpp" linenumber="35" name="zext_ln35_10" contextFuncName="conv_2" moduleName="conv_2" rtlName="zext_ln35_10_fu_349_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="44" filename="cnn/conv_2.cpp" linenumber="35" name="add_ln35_5" contextFuncName="conv_2" moduleName="conv_2" rtlName="add_ln35_5_fu_353_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="19" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="45" filename="cnn/conv_2.cpp" linenumber="35" name="zext_ln35_11" contextFuncName="conv_2" moduleName="conv_2" rtlName="zext_ln35_11_fu_358_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="51" filename="cnn/conv_2.cpp" linenumber="18" name="zext_ln18" contextFuncName="conv_2" moduleName="conv_2" rtlName="zext_ln18_fu_363_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="52" filename="cnn/conv_2.cpp" linenumber="18" name="icmp_ln18" contextFuncName="conv_2" moduleName="conv_2" rtlName="icmp_ln18_fu_367_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="8" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="54" filename="cnn/conv_2.cpp" linenumber="18" name="wr" contextFuncName="conv_2" moduleName="conv_2" rtlName="wr_fu_373_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="10" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="59" filename="cnn/conv_2.cpp" linenumber="26" name="zext_ln26_1" contextFuncName="conv_2" moduleName="conv_2" rtlName="zext_ln26_1_fu_379_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="60" filename="cnn/conv_2.cpp" linenumber="26" name="tmp_8" contextFuncName="conv_2" moduleName="conv_2" rtlName="tmp_8_fu_383_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="61" filename="cnn/conv_2.cpp" linenumber="26" name="zext_ln26_2" contextFuncName="conv_2" moduleName="conv_2" rtlName="zext_ln26_2_fu_391_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="62" filename="cnn/conv_2.cpp" linenumber="26" name="sub_ln26" contextFuncName="conv_2" moduleName="conv_2" rtlName="sub_ln26_fu_395_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="63" filename="cnn/conv_2.cpp" linenumber="26" name="sext_ln26" contextFuncName="conv_2" moduleName="conv_2" rtlName="sext_ln26_fu_401_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="64" filename="cnn/conv_2.cpp" linenumber="26" name="add_ln26" contextFuncName="conv_2" moduleName="conv_2" rtlName="add_ln26_fu_405_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="65" filename="cnn/conv_2.cpp" linenumber="26" name="zext_ln26_3" contextFuncName="conv_2" moduleName="conv_2" rtlName="mul_ln26_fu_415_p00" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="66" filename="cnn/conv_2.cpp" linenumber="26" name="mul_ln26" contextFuncName="conv_2" moduleName="conv_2" rtlName="mul_ln26_fu_415_p2" latency="0" BRAM="-1" DSP="0" FF="0" LUT="13" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="71" filename="cnn/conv_2.cpp" linenumber="21" name="zext_ln21" contextFuncName="conv_2" moduleName="conv_2" rtlName="zext_ln21_fu_421_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="72" filename="cnn/conv_2.cpp" linenumber="21" name="icmp_ln21" contextFuncName="conv_2" moduleName="conv_2" rtlName="icmp_ln21_fu_425_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="8" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="74" filename="cnn/conv_2.cpp" linenumber="21" name="wc" contextFuncName="conv_2" moduleName="conv_2" rtlName="wc_fu_431_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="10" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="79" filename="cnn/conv_2.cpp" linenumber="26" name="zext_ln26_4" contextFuncName="conv_2" moduleName="conv_2" rtlName="zext_ln26_4_fu_437_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="80" filename="cnn/conv_2.cpp" linenumber="26" name="add_ln26_2" contextFuncName="conv_2" moduleName="conv_2" rtlName="add_ln26_2_fu_441_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="81" filename="cnn/conv_2.cpp" linenumber="26" name="trunc_ln26" contextFuncName="conv_2" moduleName="conv_2" rtlName="trunc_ln26_fu_446_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="82" filename="cnn/conv_2.cpp" linenumber="26" name="tmp_9" contextFuncName="conv_2" moduleName="conv_2" rtlName="tmp_9_fu_450_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="83" filename="cnn/conv_2.cpp" linenumber="26" name="add_ln26_1" contextFuncName="conv_2" moduleName="conv_2" rtlName="add_ln26_1_fu_458_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="84" filename="cnn/conv_2.cpp" linenumber="26" name="zext_ln26_6" contextFuncName="conv_2" moduleName="conv_2" rtlName="zext_ln26_6_fu_464_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="85" filename="cnn/conv_2.cpp" linenumber="26" name="add_ln26_3" contextFuncName="conv_2" moduleName="conv_2" rtlName="add_ln26_3_fu_468_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="86" filename="cnn/conv_2.cpp" linenumber="24" name="tmp_10" contextFuncName="conv_2" moduleName="conv_2" rtlName="tmp_10_fu_473_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="87" filename="cnn/conv_2.cpp" linenumber="24" name="zext_ln24" contextFuncName="conv_2" moduleName="conv_2" rtlName="zext_ln24_fu_481_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="92" filename="cnn/conv_2.cpp" linenumber="24" name="icmp_ln24" contextFuncName="conv_2" moduleName="conv_2" rtlName="icmp_ln24_fu_485_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="94" filename="cnn/conv_2.cpp" linenumber="24" name="ch" contextFuncName="conv_2" moduleName="conv_2" rtlName="ch_fu_491_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="98" filename="cnn/conv_2.cpp" linenumber="26" name="zext_ln26_5" contextFuncName="conv_2" moduleName="conv_2" rtlName="zext_ln26_5_fu_497_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="99" filename="cnn/conv_2.cpp" linenumber="26" name="zext_ln26_7" contextFuncName="conv_2" moduleName="conv_2" rtlName="zext_ln26_7_fu_501_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="100" filename="cnn/conv_2.cpp" linenumber="26" name="add_ln26_4" contextFuncName="conv_2" moduleName="conv_2" rtlName="add_ln26_4_fu_505_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="14" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="101" filename="cnn/conv_2.cpp" linenumber="26" name="tmp_29_cast" contextFuncName="conv_2" moduleName="conv_2" rtlName="tmp_29_cast_fu_510_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="102" filename="cnn/conv_2.cpp" linenumber="26" name="add_ln26_5" contextFuncName="conv_2" moduleName="conv_2" rtlName="add_ln26_5_fu_518_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="23" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="103" filename="cnn/conv_2.cpp" linenumber="26" name="zext_ln26_8" contextFuncName="conv_2" moduleName="conv_2" rtlName="zext_ln26_8_fu_523_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="105" filename="cnn/conv_2.cpp" linenumber="26" name="add_ln26_6" contextFuncName="conv_2" moduleName="conv_2" rtlName="add_ln26_6_fu_528_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="19" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="106" filename="cnn/conv_2.cpp" linenumber="26" name="zext_ln26_9" contextFuncName="conv_2" moduleName="conv_2" rtlName="zext_ln26_9_fu_533_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="110" filename="cnn/conv_2.cpp" linenumber="26" name="tmp_5" contextFuncName="conv_2" moduleName="conv_2" rtlName="cnn_fmul_32ns_32ndEe_U15" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="111" filename="cnn/conv_2.cpp" linenumber="26" name="w_sum_3" contextFuncName="conv_2" moduleName="conv_2" rtlName="cnn_fadd_32ns_32ncud_U14" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="122" filename="cnn/conv_2.cpp" linenumber="31" name="w_sum" contextFuncName="conv_2" moduleName="conv_2" rtlName="cnn_fadd_32ns_32ncud_U14" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="123" filename="cnn/conv_2.cpp" linenumber="34" name="bitcast_ln34" contextFuncName="conv_2" moduleName="conv_2" rtlName="bitcast_ln34_fu_538_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="124" filename="cnn/conv_2.cpp" linenumber="34" name="tmp" contextFuncName="conv_2" moduleName="conv_2" rtlName="tmp_fu_542_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="125" filename="cnn/conv_2.cpp" linenumber="34" name="trunc_ln34" contextFuncName="conv_2" moduleName="conv_2" rtlName="trunc_ln34_fu_552_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="126" filename="cnn/conv_2.cpp" linenumber="34" name="icmp_ln34" contextFuncName="conv_2" moduleName="conv_2" rtlName="icmp_ln34_fu_556_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="127" filename="cnn/conv_2.cpp" linenumber="34" name="icmp_ln34_1" contextFuncName="conv_2" moduleName="conv_2" rtlName="icmp_ln34_1_fu_562_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="128" filename="cnn/conv_2.cpp" linenumber="34" name="or_ln34" contextFuncName="conv_2" moduleName="conv_2" rtlName="or_ln34_fu_568_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="129" filename="cnn/conv_2.cpp" linenumber="34" name="tmp_6" contextFuncName="conv_2" moduleName="conv_2" rtlName="cnn_fcmp_32ns_32neOg_U16" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="130" filename="cnn/conv_2.cpp" linenumber="34" name="and_ln34" contextFuncName="conv_2" moduleName="conv_2" rtlName="and_ln34_fu_574_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="131" filename="cnn/conv_2.cpp" linenumber="34" name="w_sum_4" contextFuncName="conv_2" moduleName="conv_2" rtlName="conv_out_d0" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="32" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
&lt;\/annotationInfo&gt;
<annotationInfo>
<item  id="6" filename="cnn/max_pool_2.cpp" linenumber="9" name="icmp_ln9" contextFuncName="max_pool_2" moduleName="max_pool_2" rtlName="icmp_ln9_fu_187_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="8" filename="cnn/max_pool_2.cpp" linenumber="9" name="f" contextFuncName="max_pool_2" moduleName="max_pool_2" rtlName="f_fu_193_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="13" filename="cnn/max_pool_2.cpp" linenumber="12" name="zext_ln12" contextFuncName="max_pool_2" moduleName="max_pool_2" rtlName="zext_ln12_fu_199_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="14" filename="cnn/max_pool_2.cpp" linenumber="12" name="zext_ln12_1" contextFuncName="max_pool_2" moduleName="max_pool_2" rtlName="zext_ln12_1_fu_203_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="18" filename="cnn/max_pool_2.cpp" linenumber="12" name="icmp_ln12" contextFuncName="max_pool_2" moduleName="max_pool_2" rtlName="icmp_ln12_fu_207_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="9" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="20" filename="cnn/max_pool_2.cpp" linenumber="12" name="r" contextFuncName="max_pool_2" moduleName="max_pool_2" rtlName="r_fu_213_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="12" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="25" filename="cnn/max_pool_2.cpp" linenumber="25" name="shl_ln" contextFuncName="max_pool_2" moduleName="max_pool_2" rtlName="shl_ln_fu_219_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="26" filename="cnn/max_pool_2.cpp" linenumber="35" name="zext_ln35" contextFuncName="max_pool_2" moduleName="max_pool_2" rtlName="zext_ln35_fu_227_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="27" filename="cnn/max_pool_2.cpp" linenumber="35" name="tmp_7" contextFuncName="max_pool_2" moduleName="max_pool_2" rtlName="tmp_7_fu_231_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="28" filename="cnn/max_pool_2.cpp" linenumber="35" name="zext_ln35_1" contextFuncName="max_pool_2" moduleName="max_pool_2" rtlName="zext_ln35_1_fu_239_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="29" filename="cnn/max_pool_2.cpp" linenumber="35" name="add_ln35" contextFuncName="max_pool_2" moduleName="max_pool_2" rtlName="add_ln35_fu_243_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="33" filename="cnn/max_pool_2.cpp" linenumber="15" name="icmp_ln15" contextFuncName="max_pool_2" moduleName="max_pool_2" rtlName="icmp_ln15_fu_249_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="9" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="35" filename="cnn/max_pool_2.cpp" linenumber="15" name="c" contextFuncName="max_pool_2" moduleName="max_pool_2" rtlName="c_fu_255_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="12" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="40" filename="cnn/max_pool_2.cpp" linenumber="26" name="shl_ln1" contextFuncName="max_pool_2" moduleName="max_pool_2" rtlName="shl_ln1_fu_261_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="45" filename="cnn/max_pool_2.cpp" linenumber="19" name="zext_ln19" contextFuncName="max_pool_2" moduleName="max_pool_2" rtlName="zext_ln19_fu_269_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="46" filename="cnn/max_pool_2.cpp" linenumber="19" name="icmp_ln19" contextFuncName="max_pool_2" moduleName="max_pool_2" rtlName="icmp_ln19_fu_273_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="9" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="48" filename="cnn/max_pool_2.cpp" linenumber="19" name="mpr" contextFuncName="max_pool_2" moduleName="max_pool_2" rtlName="mpr_fu_279_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="10" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="53" filename="cnn/max_pool_2.cpp" linenumber="25" name="i" contextFuncName="max_pool_2" moduleName="max_pool_2" rtlName="i_fu_285_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="54" filename="cnn/max_pool_2.cpp" linenumber="28" name="zext_ln28" contextFuncName="max_pool_2" moduleName="max_pool_2" rtlName="mul_ln28_fu_294_p00" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="55" filename="cnn/max_pool_2.cpp" linenumber="28" name="mul_ln28" contextFuncName="max_pool_2" moduleName="max_pool_2" rtlName="mul_ln28_fu_294_p2" latency="0" BRAM="-1" DSP="0" FF="0" LUT="13" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="60" filename="cnn/max_pool_2.cpp" linenumber="22" name="zext_ln22" contextFuncName="max_pool_2" moduleName="max_pool_2" rtlName="zext_ln22_fu_327_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="61" filename="cnn/max_pool_2.cpp" linenumber="22" name="icmp_ln22" contextFuncName="max_pool_2" moduleName="max_pool_2" rtlName="icmp_ln22_fu_331_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="9" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="63" filename="cnn/max_pool_2.cpp" linenumber="22" name="mpc" contextFuncName="max_pool_2" moduleName="max_pool_2" rtlName="mpc_fu_337_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="10" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="67" filename="cnn/max_pool_2.cpp" linenumber="26" name="j" contextFuncName="max_pool_2" moduleName="max_pool_2" rtlName="j_fu_343_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="68" filename="cnn/max_pool_2.cpp" linenumber="28" name="zext_ln28_1" contextFuncName="max_pool_2" moduleName="max_pool_2" rtlName="zext_ln28_1_fu_348_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="69" filename="cnn/max_pool_2.cpp" linenumber="28" name="add_ln28" contextFuncName="max_pool_2" moduleName="max_pool_2" rtlName="add_ln28_fu_352_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="70" filename="cnn/max_pool_2.cpp" linenumber="28" name="tmp_11_cast" contextFuncName="max_pool_2" moduleName="max_pool_2" rtlName="tmp_11_cast_fu_357_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="71" filename="cnn/max_pool_2.cpp" linenumber="28" name="add_ln28_1" contextFuncName="max_pool_2" moduleName="max_pool_2" rtlName="add_ln28_1_fu_365_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="19" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="72" filename="cnn/max_pool_2.cpp" linenumber="28" name="zext_ln28_2" contextFuncName="max_pool_2" moduleName="max_pool_2" rtlName="zext_ln28_2_fu_370_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="75" filename="cnn/max_pool_2.cpp" linenumber="28" name="bitcast_ln28" contextFuncName="max_pool_2" moduleName="max_pool_2" rtlName="bitcast_ln28_fu_375_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="76" filename="cnn/max_pool_2.cpp" linenumber="28" name="tmp" contextFuncName="max_pool_2" moduleName="max_pool_2" rtlName="tmp_fu_379_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="77" filename="cnn/max_pool_2.cpp" linenumber="28" name="trunc_ln28" contextFuncName="max_pool_2" moduleName="max_pool_2" rtlName="trunc_ln28_fu_389_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="78" filename="cnn/max_pool_2.cpp" linenumber="28" name="bitcast_ln28_1" contextFuncName="max_pool_2" moduleName="max_pool_2" rtlName="bitcast_ln28_1_fu_393_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="79" filename="cnn/max_pool_2.cpp" linenumber="28" name="tmp_5" contextFuncName="max_pool_2" moduleName="max_pool_2" rtlName="tmp_5_fu_397_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="80" filename="cnn/max_pool_2.cpp" linenumber="28" name="trunc_ln28_1" contextFuncName="max_pool_2" moduleName="max_pool_2" rtlName="trunc_ln28_1_fu_407_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="81" filename="cnn/max_pool_2.cpp" linenumber="28" name="icmp_ln28" contextFuncName="max_pool_2" moduleName="max_pool_2" rtlName="icmp_ln28_fu_411_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="82" filename="cnn/max_pool_2.cpp" linenumber="28" name="icmp_ln28_1" contextFuncName="max_pool_2" moduleName="max_pool_2" rtlName="icmp_ln28_1_fu_417_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="83" filename="cnn/max_pool_2.cpp" linenumber="28" name="or_ln28" contextFuncName="max_pool_2" moduleName="max_pool_2" rtlName="or_ln28_fu_423_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="84" filename="cnn/max_pool_2.cpp" linenumber="28" name="icmp_ln28_2" contextFuncName="max_pool_2" moduleName="max_pool_2" rtlName="icmp_ln28_2_fu_429_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="85" filename="cnn/max_pool_2.cpp" linenumber="28" name="icmp_ln28_3" contextFuncName="max_pool_2" moduleName="max_pool_2" rtlName="icmp_ln28_3_fu_435_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="86" filename="cnn/max_pool_2.cpp" linenumber="28" name="or_ln28_1" contextFuncName="max_pool_2" moduleName="max_pool_2" rtlName="or_ln28_1_fu_441_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="87" filename="cnn/max_pool_2.cpp" linenumber="28" name="and_ln28" contextFuncName="max_pool_2" moduleName="max_pool_2" rtlName="and_ln28_fu_447_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="88" filename="cnn/max_pool_2.cpp" linenumber="28" name="tmp_6" contextFuncName="max_pool_2" moduleName="max_pool_2" rtlName="cnn_fcmp_32ns_32neOg_U21" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="89" filename="cnn/max_pool_2.cpp" linenumber="28" name="and_ln28_1" contextFuncName="max_pool_2" moduleName="max_pool_2" rtlName="and_ln28_1_fu_453_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="90" filename="cnn/max_pool_2.cpp" linenumber="28" name="max_2" contextFuncName="max_pool_2" moduleName="max_pool_2" rtlName="max_2_fu_459_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="32" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="96" filename="cnn/max_pool_2.cpp" linenumber="35" name="zext_ln35_2" contextFuncName="max_pool_2" moduleName="max_pool_2" rtlName="zext_ln35_2_fu_300_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="97" filename="cnn/max_pool_2.cpp" linenumber="35" name="add_ln35_1" contextFuncName="max_pool_2" moduleName="max_pool_2" rtlName="add_ln35_1_fu_304_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="98" filename="cnn/max_pool_2.cpp" linenumber="35" name="tmp_9_cast" contextFuncName="max_pool_2" moduleName="max_pool_2" rtlName="tmp_9_cast_fu_309_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="99" filename="cnn/max_pool_2.cpp" linenumber="35" name="add_ln35_2" contextFuncName="max_pool_2" moduleName="max_pool_2" rtlName="add_ln35_2_fu_317_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="12" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="100" filename="cnn/max_pool_2.cpp" linenumber="35" name="zext_ln35_3" contextFuncName="max_pool_2" moduleName="max_pool_2" rtlName="zext_ln35_3_fu_322_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
&lt;\/annotationInfo&gt;
<annotationInfo>
<item  id="7" filename="cnn/flat.cpp" linenumber="6" name="icmp_ln6" contextFuncName="flat" moduleName="flat" rtlName="icmp_ln6_fu_146_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="9" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="9" filename="cnn/flat.cpp" linenumber="6" name="r" contextFuncName="flat" moduleName="flat" rtlName="r_fu_152_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="12" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="14" filename="cnn/flat.cpp" linenumber="15" name="i" contextFuncName="flat" moduleName="flat" rtlName="i_fu_158_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="15" filename="cnn/flat.cpp" linenumber="14" name="zext_ln14" contextFuncName="flat" moduleName="flat" rtlName="zext_ln14_fu_164_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="16" filename="cnn/flat.cpp" linenumber="14" name="tmp_s" contextFuncName="flat" moduleName="flat" rtlName="tmp_s_fu_168_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="17" filename="cnn/flat.cpp" linenumber="14" name="zext_ln14_1" contextFuncName="flat" moduleName="flat" rtlName="zext_ln14_1_fu_176_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="18" filename="cnn/flat.cpp" linenumber="14" name="add_ln14" contextFuncName="flat" moduleName="flat" rtlName="add_ln14_fu_180_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="23" filename="cnn/flat.cpp" linenumber="9" name="icmp_ln9" contextFuncName="flat" moduleName="flat" rtlName="icmp_ln9_fu_186_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="9" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="25" filename="cnn/flat.cpp" linenumber="9" name="c" contextFuncName="flat" moduleName="flat" rtlName="c_fu_192_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="12" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="30" filename="cnn/flat.cpp" linenumber="15" name="add_ln15" contextFuncName="flat" moduleName="flat" rtlName="add_ln15_fu_198_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="31" filename="cnn/flat.cpp" linenumber="14" name="zext_ln14_2" contextFuncName="flat" moduleName="flat" rtlName="zext_ln14_2_fu_204_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="32" filename="cnn/flat.cpp" linenumber="14" name="add_ln14_1" contextFuncName="flat" moduleName="flat" rtlName="add_ln14_1_fu_208_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="33" filename="cnn/flat.cpp" linenumber="12" name="tmp_18_cast" contextFuncName="flat" moduleName="flat" rtlName="tmp_18_cast_fu_213_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="38" filename="cnn/flat.cpp" linenumber="12" name="icmp_ln12" contextFuncName="flat" moduleName="flat" rtlName="icmp_ln12_fu_221_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="40" filename="cnn/flat.cpp" linenumber="12" name="f" contextFuncName="flat" moduleName="flat" rtlName="f_fu_227_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="44" filename="cnn/flat.cpp" linenumber="14" name="zext_ln14_4" contextFuncName="flat" moduleName="flat" rtlName="zext_ln14_4_fu_233_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="45" filename="cnn/flat.cpp" linenumber="14" name="add_ln14_2" contextFuncName="flat" moduleName="flat" rtlName="add_ln14_2_fu_237_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="12" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="46" filename="cnn/flat.cpp" linenumber="14" name="zext_ln14_5" contextFuncName="flat" moduleName="flat" rtlName="zext_ln14_5_fu_242_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="49" filename="cnn/flat.cpp" linenumber="14" name="zext_ln14_3" contextFuncName="flat" moduleName="flat" rtlName="zext_ln14_3_fu_247_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="52" filename="cnn/flat.cpp" linenumber="15" name="add_ln15_1" contextFuncName="flat" moduleName="flat" rtlName="add_ln15_1_fu_252_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
&lt;\/annotationInfo&gt;
<annotationInfo>
<item  id="4" filename="cnn/dense.cpp" linenumber="27" name="dense_array" contextFuncName="dense" moduleName="dense" rtlName="dense_array_U" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="8" filename="cnn/dense.cpp" linenumber="29" name="icmp_ln29" contextFuncName="dense" moduleName="dense" rtlName="icmp_ln29_fu_228_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="9" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="10" filename="cnn/dense.cpp" linenumber="29" name="d" contextFuncName="dense" moduleName="dense" rtlName="d_fu_234_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="15" filename="cnn/dense.cpp" linenumber="35" name="zext_ln35" contextFuncName="dense" moduleName="dense" rtlName="zext_ln35_fu_240_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="16" filename="cnn/dense.cpp" linenumber="33" name="zext_ln33" contextFuncName="dense" moduleName="dense" rtlName="zext_ln33_fu_244_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="21" filename="cnn/dense.cpp" linenumber="33" name="icmp_ln33" contextFuncName="dense" moduleName="dense" rtlName="icmp_ln33_fu_248_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="23" filename="cnn/dense.cpp" linenumber="33" name="f" contextFuncName="dense" moduleName="dense" rtlName="f_fu_254_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="27" filename="cnn/dense.cpp" linenumber="35" name="zext_ln35_3" contextFuncName="dense" moduleName="dense" rtlName="zext_ln35_3_fu_260_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="28" filename="cnn/dense.cpp" linenumber="35" name="tmp_1" contextFuncName="dense" moduleName="dense" rtlName="tmp_1_fu_265_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="29" filename="cnn/dense.cpp" linenumber="35" name="zext_ln35_6" contextFuncName="dense" moduleName="dense" rtlName="zext_ln35_6_fu_273_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="30" filename="cnn/dense.cpp" linenumber="35" name="tmp_2" contextFuncName="dense" moduleName="dense" rtlName="tmp_2_fu_277_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="31" filename="cnn/dense.cpp" linenumber="35" name="zext_ln35_7" contextFuncName="dense" moduleName="dense" rtlName="zext_ln35_7_fu_285_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="32" filename="cnn/dense.cpp" linenumber="35" name="add_ln35" contextFuncName="dense" moduleName="dense" rtlName="add_ln35_fu_289_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="33" filename="cnn/dense.cpp" linenumber="35" name="add_ln35_4" contextFuncName="dense" moduleName="dense" rtlName="add_ln35_4_fu_295_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="34" filename="cnn/dense.cpp" linenumber="35" name="zext_ln35_8" contextFuncName="dense" moduleName="dense" rtlName="zext_ln35_8_fu_300_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="39" filename="cnn/dense.cpp" linenumber="35" name="tmp" contextFuncName="dense" moduleName="dense" rtlName="cnn_fmul_32ns_32ndEe_U27" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="40" filename="cnn/dense.cpp" linenumber="35" name="w_sum" contextFuncName="dense" moduleName="dense" rtlName="cnn_fadd_32ns_32ncud_U26" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="52" filename="cnn/dense.cpp" linenumber="10" name="icmp_ln10" contextFuncName="soft_max" moduleName="dense" rtlName="icmp_ln10_fu_305_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="9" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="54" filename="cnn/dense.cpp" linenumber="10" name="i" contextFuncName="soft_max" moduleName="dense" rtlName="i_fu_311_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="58" filename="cnn/dense.cpp" linenumber="12" name="zext_ln12" contextFuncName="soft_max" moduleName="dense" rtlName="zext_ln12_fu_317_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="61" filename="cnn/dense.cpp" linenumber="12" name="tmp_i" contextFuncName="soft_max" moduleName="dense" rtlName="cnn_fexp_32ns_32nhbi_U29" latency="3" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="62" filename="cnn/dense.cpp" linenumber="12" name="sum" contextFuncName="soft_max" moduleName="dense" rtlName="cnn_fadd_32ns_32ncud_U26" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="68" filename="cnn/dense.cpp" linenumber="16" name="icmp_ln16" contextFuncName="soft_max" moduleName="dense" rtlName="icmp_ln16_fu_322_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="9" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="70" filename="cnn/dense.cpp" linenumber="16" name="j" contextFuncName="soft_max" moduleName="dense" rtlName="j_fu_328_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="74" filename="cnn/dense.cpp" linenumber="18" name="zext_ln18" contextFuncName="soft_max" moduleName="dense" rtlName="zext_ln18_fu_334_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="77" filename="cnn/dense.cpp" linenumber="18" name="tmp_2_i" contextFuncName="soft_max" moduleName="dense" rtlName="cnn_fexp_32ns_32nhbi_U29" latency="3" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
<item  id="78" filename="cnn/dense.cpp" linenumber="18" name="tmp_3_i" contextFuncName="soft_max" moduleName="dense" rtlName="cnn_fdiv_32ns_32ng8j_U28" latency="5" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"&gt;&lt;\/item&gt;
&lt;\/annotationInfo&gt;
<annotationInfo>
<item  id="15" filename="cnn/cnn.cpp" linenumber="13" name="conv_1_input_0" contextFuncName="cnn" moduleName="cnn" rtlName="conv_1_input_0_U" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="16" filename="cnn/cnn.cpp" linenumber="29" name="conv_1_out" contextFuncName="cnn" moduleName="cnn" rtlName="conv_1_out_U" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="23" filename="cnn/cnn.cpp" linenumber="17" name="icmp_ln17" contextFuncName="cnn" moduleName="cnn" rtlName="icmp_ln17_fu_289_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="25" filename="cnn/cnn.cpp" linenumber="17" name="i" contextFuncName="cnn" moduleName="cnn" rtlName="i_fu_295_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="28" filename="cnn/cnn.cpp" linenumber="24" name="ix_in" contextFuncName="cnn" moduleName="cnn" rtlName="ix_in_fu_301_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="14" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="29" filename="cnn/cnn.cpp" linenumber="23" name="tmp" contextFuncName="cnn" moduleName="cnn" rtlName="tmp_fu_307_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="30" filename="cnn/cnn.cpp" linenumber="23" name="zext_ln23" contextFuncName="cnn" moduleName="cnn" rtlName="zext_ln23_fu_315_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="31" filename="cnn/cnn.cpp" linenumber="23" name="tmp_s" contextFuncName="cnn" moduleName="cnn" rtlName="tmp_s_fu_319_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="32" filename="cnn/cnn.cpp" linenumber="23" name="zext_ln23_1" contextFuncName="cnn" moduleName="cnn" rtlName="zext_ln23_1_fu_327_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="33" filename="cnn/cnn.cpp" linenumber="23" name="sub_ln23" contextFuncName="cnn" moduleName="cnn" rtlName="sub_ln23_fu_331_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="38" filename="cnn/cnn.cpp" linenumber="19" name="icmp_ln19" contextFuncName="cnn" moduleName="cnn" rtlName="icmp_ln19_fu_337_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="40" filename="cnn/cnn.cpp" linenumber="19" name="j" contextFuncName="cnn" moduleName="cnn" rtlName="j_fu_343_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="43" filename="cnn/cnn.cpp" linenumber="24" name="add_ln24" contextFuncName="cnn" moduleName="cnn" rtlName="add_ln24_fu_349_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="14" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="44" filename="cnn/cnn.cpp" linenumber="23" name="zext_ln23_3" contextFuncName="cnn" moduleName="cnn" rtlName="zext_ln23_3_fu_355_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="45" filename="cnn/cnn.cpp" linenumber="23" name="add_ln23" contextFuncName="cnn" moduleName="cnn" rtlName="add_ln23_fu_359_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="46" filename="cnn/cnn.cpp" linenumber="23" name="sext_ln23" contextFuncName="cnn" moduleName="cnn" rtlName="sext_ln23_fu_369_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="48" filename="cnn/cnn.cpp" linenumber="23" name="zext_ln23_2" contextFuncName="cnn" moduleName="cnn" rtlName="zext_ln23_2_fu_364_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="60" filename="cnn/cnn.cpp" linenumber="29" name="add_ln29_4" contextFuncName="cnn" moduleName="cnn" rtlName="add_ln29_4_fu_373_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="14" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="61" filename="cnn/cnn.cpp" linenumber="29" name="add_ln29" contextFuncName="cnn" moduleName="cnn" rtlName="add_ln29_fu_379_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="66" filename="cnn/cnn.cpp" linenumber="29" name="add_ln29_1" contextFuncName="cnn" moduleName="cnn" rtlName="add_ln29_1_fu_385_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="67" filename="cnn/cnn.cpp" linenumber="29" name="zext_ln29" contextFuncName="cnn" moduleName="cnn" rtlName="zext_ln29_fu_391_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="68" filename="cnn/cnn.cpp" linenumber="29" name="add_ln29_3" contextFuncName="cnn" moduleName="cnn" rtlName="add_ln29_3_fu_395_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="14" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="73" filename="cnn/cnn.cpp" linenumber="29" name="add_ln29_2" contextFuncName="cnn" moduleName="cnn" rtlName="add_ln29_2_fu_401_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="74" filename="cnn/cnn.cpp" linenumber="29" name="tmp_12" contextFuncName="cnn" moduleName="cnn" rtlName="tmp_12_fu_407_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="75" filename="cnn/cnn.cpp" linenumber="29" name="zext_ln29_1" contextFuncName="cnn" moduleName="cnn" rtlName="zext_ln29_1_fu_414_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="78" filename="cnn/cnn.cpp" linenumber="29" name="icmp_ln29" contextFuncName="cnn" moduleName="cnn" rtlName="icmp_ln29_fu_419_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="83" filename="cnn/cnn.cpp" linenumber="29" name="icmp_ln29_1" contextFuncName="cnn" moduleName="cnn" rtlName="icmp_ln29_1_fu_425_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="87" filename="cnn/cnn.cpp" linenumber="29" name="icmp_ln29_2" contextFuncName="cnn" moduleName="cnn" rtlName="icmp_ln29_2_fu_431_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="91" filename="cnn/cnn.cpp" linenumber="30" name="_ln30" contextFuncName="cnn" moduleName="cnn" rtlName="grp_conv_1_fu_256" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="92" filename="cnn/cnn.cpp" linenumber="36" name="_ln36" contextFuncName="cnn" moduleName="cnn" rtlName="grp_max_pool_1_fu_266" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="93" filename="cnn/cnn.cpp" linenumber="41" name="_ln41" contextFuncName="cnn" moduleName="cnn" rtlName="grp_conv_2_fu_244" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="94" filename="cnn/cnn.cpp" linenumber="46" name="_ln46" contextFuncName="cnn" moduleName="cnn" rtlName="grp_max_pool_2_fu_273" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="95" filename="cnn/cnn.cpp" linenumber="49" name="_ln49" contextFuncName="cnn" moduleName="cnn" rtlName="grp_flat_fu_281" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="96" filename="cnn/cnn.cpp" linenumber="51" name="_ln51" contextFuncName="cnn" moduleName="cnn" rtlName="grp_dense_fu_234" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<\/annotationInfo>
</annotationInfo>
