0.6
2018.1
Apr  4 2018
19:30:32
F:/Documenti 2/University/Magistrale/Progettazione di Sistemi Integrati/VHDL projects/Xilinx_contest/Skinny/Skinny_64_128_serial/Skinny_64_128_serial.sim/sim_1/impl/timing/xsim/Testing_IP_TB_time_impl.v,1529586843,verilog,,,,CNT;IS_shift_reg;IS_shift_reg_1;IS_shift_reg_2;IS_shift_reg_3;SKINNY_CNT;Skinny_64_128;Testing_IP;glbl;lfsr;shift_reg;shift_reg_0;skinny_shift_reg_64,,,,,,,,
F:/Documenti 2/University/Magistrale/Progettazione di Sistemi Integrati/VHDL projects/Xilinx_contest/Skinny/Skinny_64_128_serial/Skinny_64_128_serial.srcs/sim_1/imports/new/Testing_IP_TB.vhd,1529584775,vhdl,,,,testing_ip_tb,,,,,,,,
