{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1669735642463 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2024 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2024 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1669735642466 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Nov 29 18:27:22 2024 " "Processing started: Tue Nov 29 18:27:22 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1669735642466 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669735642466 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off b2bd_ROM -c b2bd_ROM " "Command: quartus_map --read_settings_files=on --write_settings_files=off b2bd_ROM -c b2bd_ROM" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669735642466 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1669735642728 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 16 " "Parallel compilation is enabled and will use 16 of the 16 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1669735642728 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "b2bd_rom.sv 1 1 " "Found 1 design units, including 1 entities, in source file b2bd_rom.sv" { { "Info" "ISGN_ENTITY_NAME" "1 b2bd_ROM " "Found entity 1: b2bd_ROM" {  } { { "b2bd_ROM.sv" "" { Text "C:/intelFPGA_lite/18.1/Verilog_SV/lab_3s/b2bd_ROM/b2bd_ROM.sv" 1 -1 0 } }  } 0 12024 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669735649930 ""}  } {  } 0 12024 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669735649930 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "b2bd_ROM " "Elaborating entity \"b2bd_ROM\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1669735649957 ""}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.data_a 0 b2bd_ROM.sv(9) " "Net \"mem.data_a\" at b2bd_ROM.sv(9) has no driver or initial value, using a default initial value '0'" {  } { { "b2bd_ROM.sv" "" { Text "C:/intelFPGA_lite/18.1/Verilog_SV/lab_3s/b2bd_ROM/b2bd_ROM.sv" 9 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1669735649984 "|b2bd_ROM"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.waddr_a 0 b2bd_ROM.sv(9) " "Net \"mem.waddr_a\" at b2bd_ROM.sv(9) has no driver or initial value, using a default initial value '0'" {  } { { "b2bd_ROM.sv" "" { Text "C:/intelFPGA_lite/18.1/Verilog_SV/lab_3s/b2bd_ROM/b2bd_ROM.sv" 9 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1669735649984 "|b2bd_ROM"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.we_a 0 b2bd_ROM.sv(9) " "Net \"mem.we_a\" at b2bd_ROM.sv(9) has no driver or initial value, using a default initial value '0'" {  } { { "b2bd_ROM.sv" "" { Text "C:/intelFPGA_lite/18.1/Verilog_SV/lab_3s/b2bd_ROM/b2bd_ROM.sv" 9 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1669735649984 "|b2bd_ROM"}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "bdc\[10\] GND " "Pin \"bdc\[10\]\" is stuck at GND" {  } { { "b2bd_ROM.sv" "" { Text "C:/intelFPGA_lite/18.1/Verilog_SV/lab_3s/b2bd_ROM/b2bd_ROM.sv" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1669735650320 "|b2bd_ROM|bdc[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "bdc\[11\] GND " "Pin \"bdc\[11\]\" is stuck at GND" {  } { { "b2bd_ROM.sv" "" { Text "C:/intelFPGA_lite/18.1/Verilog_SV/lab_3s/b2bd_ROM/b2bd_ROM.sv" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1669735650320 "|b2bd_ROM|bdc[11]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1669735650320 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1669735650403 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1669735650932 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669735650932 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "67 " "Implemented 67 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "9 " "Implemented 9 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1669735650948 ""} { "Info" "ICUT_CUT_TM_OPINS" "12 " "Implemented 12 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1669735650948 ""} { "Info" "ICUT_CUT_TM_LCELLS" "46 " "Implemented 46 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1669735650948 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1669735650948 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 7 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 7 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4769 " "Peak virtual memory: 4769 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1669735650956 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Nov 29 18:27:30 2024 " "Processing ended: Tue Nov 29 18:27:30 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1669735650956 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:08 " "Elapsed time: 00:00:08" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1669735650956 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:20 " "Total CPU time (on all processors): 00:00:20" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1669735650956 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1669735650956 ""}
