#ifndef INCLUDED_CYFITTER_H
#define INCLUDED_CYFITTER_H
#include "cydevice.h"
#include "cydevice_trm.h"

/* DC */
#define DC__0__INTTYPE CYREG_PICU2_INTTYPE5
#define DC__0__MASK 0x20u
#define DC__0__PC CYREG_PRT2_PC5
#define DC__0__PORT 2u
#define DC__0__SHIFT 5u
#define DC__AG CYREG_PRT2_AG
#define DC__AMUX CYREG_PRT2_AMUX
#define DC__BIE CYREG_PRT2_BIE
#define DC__BIT_MASK CYREG_PRT2_BIT_MASK
#define DC__BYP CYREG_PRT2_BYP
#define DC__CTL CYREG_PRT2_CTL
#define DC__DM0 CYREG_PRT2_DM0
#define DC__DM1 CYREG_PRT2_DM1
#define DC__DM2 CYREG_PRT2_DM2
#define DC__DR CYREG_PRT2_DR
#define DC__INP_DIS CYREG_PRT2_INP_DIS
#define DC__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU2_BASE
#define DC__LCD_COM_SEG CYREG_PRT2_LCD_COM_SEG
#define DC__LCD_EN CYREG_PRT2_LCD_EN
#define DC__MASK 0x20u
#define DC__PORT 2u
#define DC__PRT CYREG_PRT2_PRT
#define DC__PRTDSI__CAPS_SEL CYREG_PRT2_CAPS_SEL
#define DC__PRTDSI__DBL_SYNC_IN CYREG_PRT2_DBL_SYNC_IN
#define DC__PRTDSI__OE_SEL0 CYREG_PRT2_OE_SEL0
#define DC__PRTDSI__OE_SEL1 CYREG_PRT2_OE_SEL1
#define DC__PRTDSI__OUT_SEL0 CYREG_PRT2_OUT_SEL0
#define DC__PRTDSI__OUT_SEL1 CYREG_PRT2_OUT_SEL1
#define DC__PRTDSI__SYNC_OUT CYREG_PRT2_SYNC_OUT
#define DC__PS CYREG_PRT2_PS
#define DC__SHIFT 5u
#define DC__SLW CYREG_PRT2_SLW

/* SS */
#define SS__0__INTTYPE CYREG_PICU2_INTTYPE7
#define SS__0__MASK 0x80u
#define SS__0__PC CYREG_PRT2_PC7
#define SS__0__PORT 2u
#define SS__0__SHIFT 7u
#define SS__AG CYREG_PRT2_AG
#define SS__AMUX CYREG_PRT2_AMUX
#define SS__BIE CYREG_PRT2_BIE
#define SS__BIT_MASK CYREG_PRT2_BIT_MASK
#define SS__BYP CYREG_PRT2_BYP
#define SS__CTL CYREG_PRT2_CTL
#define SS__DM0 CYREG_PRT2_DM0
#define SS__DM1 CYREG_PRT2_DM1
#define SS__DM2 CYREG_PRT2_DM2
#define SS__DR CYREG_PRT2_DR
#define SS__INP_DIS CYREG_PRT2_INP_DIS
#define SS__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU2_BASE
#define SS__LCD_COM_SEG CYREG_PRT2_LCD_COM_SEG
#define SS__LCD_EN CYREG_PRT2_LCD_EN
#define SS__MASK 0x80u
#define SS__PORT 2u
#define SS__PRT CYREG_PRT2_PRT
#define SS__PRTDSI__CAPS_SEL CYREG_PRT2_CAPS_SEL
#define SS__PRTDSI__DBL_SYNC_IN CYREG_PRT2_DBL_SYNC_IN
#define SS__PRTDSI__OE_SEL0 CYREG_PRT2_OE_SEL0
#define SS__PRTDSI__OE_SEL1 CYREG_PRT2_OE_SEL1
#define SS__PRTDSI__OUT_SEL0 CYREG_PRT2_OUT_SEL0
#define SS__PRTDSI__OUT_SEL1 CYREG_PRT2_OUT_SEL1
#define SS__PRTDSI__SYNC_OUT CYREG_PRT2_SYNC_OUT
#define SS__PS CYREG_PRT2_PS
#define SS__SHIFT 7u
#define SS__SLW CYREG_PRT2_SLW

/* LED */
#define LED__0__INTTYPE CYREG_PICU2_INTTYPE2
#define LED__0__MASK 0x04u
#define LED__0__PC CYREG_PRT2_PC2
#define LED__0__PORT 2u
#define LED__0__SHIFT 2u
#define LED__AG CYREG_PRT2_AG
#define LED__AMUX CYREG_PRT2_AMUX
#define LED__BIE CYREG_PRT2_BIE
#define LED__BIT_MASK CYREG_PRT2_BIT_MASK
#define LED__BYP CYREG_PRT2_BYP
#define LED__CTL CYREG_PRT2_CTL
#define LED__DM0 CYREG_PRT2_DM0
#define LED__DM1 CYREG_PRT2_DM1
#define LED__DM2 CYREG_PRT2_DM2
#define LED__DR CYREG_PRT2_DR
#define LED__INP_DIS CYREG_PRT2_INP_DIS
#define LED__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU2_BASE
#define LED__LCD_COM_SEG CYREG_PRT2_LCD_COM_SEG
#define LED__LCD_EN CYREG_PRT2_LCD_EN
#define LED__MASK 0x04u
#define LED__PORT 2u
#define LED__PRT CYREG_PRT2_PRT
#define LED__PRTDSI__CAPS_SEL CYREG_PRT2_CAPS_SEL
#define LED__PRTDSI__DBL_SYNC_IN CYREG_PRT2_DBL_SYNC_IN
#define LED__PRTDSI__OE_SEL0 CYREG_PRT2_OE_SEL0
#define LED__PRTDSI__OE_SEL1 CYREG_PRT2_OE_SEL1
#define LED__PRTDSI__OUT_SEL0 CYREG_PRT2_OUT_SEL0
#define LED__PRTDSI__OUT_SEL1 CYREG_PRT2_OUT_SEL1
#define LED__PRTDSI__SYNC_OUT CYREG_PRT2_SYNC_OUT
#define LED__PS CYREG_PRT2_PS
#define LED__SHIFT 2u
#define LED__SLW CYREG_PRT2_SLW

/* MISO */
#define MISO__0__INTTYPE CYREG_PICU2_INTTYPE1
#define MISO__0__MASK 0x02u
#define MISO__0__PC CYREG_PRT2_PC1
#define MISO__0__PORT 2u
#define MISO__0__SHIFT 1u
#define MISO__AG CYREG_PRT2_AG
#define MISO__AMUX CYREG_PRT2_AMUX
#define MISO__BIE CYREG_PRT2_BIE
#define MISO__BIT_MASK CYREG_PRT2_BIT_MASK
#define MISO__BYP CYREG_PRT2_BYP
#define MISO__CTL CYREG_PRT2_CTL
#define MISO__DM0 CYREG_PRT2_DM0
#define MISO__DM1 CYREG_PRT2_DM1
#define MISO__DM2 CYREG_PRT2_DM2
#define MISO__DR CYREG_PRT2_DR
#define MISO__INP_DIS CYREG_PRT2_INP_DIS
#define MISO__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU2_BASE
#define MISO__LCD_COM_SEG CYREG_PRT2_LCD_COM_SEG
#define MISO__LCD_EN CYREG_PRT2_LCD_EN
#define MISO__MASK 0x02u
#define MISO__PORT 2u
#define MISO__PRT CYREG_PRT2_PRT
#define MISO__PRTDSI__CAPS_SEL CYREG_PRT2_CAPS_SEL
#define MISO__PRTDSI__DBL_SYNC_IN CYREG_PRT2_DBL_SYNC_IN
#define MISO__PRTDSI__OE_SEL0 CYREG_PRT2_OE_SEL0
#define MISO__PRTDSI__OE_SEL1 CYREG_PRT2_OE_SEL1
#define MISO__PRTDSI__OUT_SEL0 CYREG_PRT2_OUT_SEL0
#define MISO__PRTDSI__OUT_SEL1 CYREG_PRT2_OUT_SEL1
#define MISO__PRTDSI__SYNC_OUT CYREG_PRT2_SYNC_OUT
#define MISO__PS CYREG_PRT2_PS
#define MISO__SHIFT 1u
#define MISO__SLW CYREG_PRT2_SLW

/* MOSI */
#define MOSI__0__INTTYPE CYREG_PICU2_INTTYPE4
#define MOSI__0__MASK 0x10u
#define MOSI__0__PC CYREG_PRT2_PC4
#define MOSI__0__PORT 2u
#define MOSI__0__SHIFT 4u
#define MOSI__AG CYREG_PRT2_AG
#define MOSI__AMUX CYREG_PRT2_AMUX
#define MOSI__BIE CYREG_PRT2_BIE
#define MOSI__BIT_MASK CYREG_PRT2_BIT_MASK
#define MOSI__BYP CYREG_PRT2_BYP
#define MOSI__CTL CYREG_PRT2_CTL
#define MOSI__DM0 CYREG_PRT2_DM0
#define MOSI__DM1 CYREG_PRT2_DM1
#define MOSI__DM2 CYREG_PRT2_DM2
#define MOSI__DR CYREG_PRT2_DR
#define MOSI__INP_DIS CYREG_PRT2_INP_DIS
#define MOSI__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU2_BASE
#define MOSI__LCD_COM_SEG CYREG_PRT2_LCD_COM_SEG
#define MOSI__LCD_EN CYREG_PRT2_LCD_EN
#define MOSI__MASK 0x10u
#define MOSI__PORT 2u
#define MOSI__PRT CYREG_PRT2_PRT
#define MOSI__PRTDSI__CAPS_SEL CYREG_PRT2_CAPS_SEL
#define MOSI__PRTDSI__DBL_SYNC_IN CYREG_PRT2_DBL_SYNC_IN
#define MOSI__PRTDSI__OE_SEL0 CYREG_PRT2_OE_SEL0
#define MOSI__PRTDSI__OE_SEL1 CYREG_PRT2_OE_SEL1
#define MOSI__PRTDSI__OUT_SEL0 CYREG_PRT2_OUT_SEL0
#define MOSI__PRTDSI__OUT_SEL1 CYREG_PRT2_OUT_SEL1
#define MOSI__PRTDSI__SYNC_OUT CYREG_PRT2_SYNC_OUT
#define MOSI__PS CYREG_PRT2_PS
#define MOSI__SHIFT 4u
#define MOSI__SLW CYREG_PRT2_SLW

/* SCLK */
#define SCLK__0__INTTYPE CYREG_PICU2_INTTYPE3
#define SCLK__0__MASK 0x08u
#define SCLK__0__PC CYREG_PRT2_PC3
#define SCLK__0__PORT 2u
#define SCLK__0__SHIFT 3u
#define SCLK__AG CYREG_PRT2_AG
#define SCLK__AMUX CYREG_PRT2_AMUX
#define SCLK__BIE CYREG_PRT2_BIE
#define SCLK__BIT_MASK CYREG_PRT2_BIT_MASK
#define SCLK__BYP CYREG_PRT2_BYP
#define SCLK__CTL CYREG_PRT2_CTL
#define SCLK__DM0 CYREG_PRT2_DM0
#define SCLK__DM1 CYREG_PRT2_DM1
#define SCLK__DM2 CYREG_PRT2_DM2
#define SCLK__DR CYREG_PRT2_DR
#define SCLK__INP_DIS CYREG_PRT2_INP_DIS
#define SCLK__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU2_BASE
#define SCLK__LCD_COM_SEG CYREG_PRT2_LCD_COM_SEG
#define SCLK__LCD_EN CYREG_PRT2_LCD_EN
#define SCLK__MASK 0x08u
#define SCLK__PORT 2u
#define SCLK__PRT CYREG_PRT2_PRT
#define SCLK__PRTDSI__CAPS_SEL CYREG_PRT2_CAPS_SEL
#define SCLK__PRTDSI__DBL_SYNC_IN CYREG_PRT2_DBL_SYNC_IN
#define SCLK__PRTDSI__OE_SEL0 CYREG_PRT2_OE_SEL0
#define SCLK__PRTDSI__OE_SEL1 CYREG_PRT2_OE_SEL1
#define SCLK__PRTDSI__OUT_SEL0 CYREG_PRT2_OUT_SEL0
#define SCLK__PRTDSI__OUT_SEL1 CYREG_PRT2_OUT_SEL1
#define SCLK__PRTDSI__SYNC_OUT CYREG_PRT2_SYNC_OUT
#define SCLK__PS CYREG_PRT2_PS
#define SCLK__SHIFT 3u
#define SCLK__SLW CYREG_PRT2_SLW

/* T_CS */
#define T_CS__0__INTTYPE CYREG_PICU5_INTTYPE2
#define T_CS__0__MASK 0x04u
#define T_CS__0__PC CYREG_PRT5_PC2
#define T_CS__0__PORT 5u
#define T_CS__0__SHIFT 2u
#define T_CS__AG CYREG_PRT5_AG
#define T_CS__AMUX CYREG_PRT5_AMUX
#define T_CS__BIE CYREG_PRT5_BIE
#define T_CS__BIT_MASK CYREG_PRT5_BIT_MASK
#define T_CS__BYP CYREG_PRT5_BYP
#define T_CS__CTL CYREG_PRT5_CTL
#define T_CS__DM0 CYREG_PRT5_DM0
#define T_CS__DM1 CYREG_PRT5_DM1
#define T_CS__DM2 CYREG_PRT5_DM2
#define T_CS__DR CYREG_PRT5_DR
#define T_CS__INP_DIS CYREG_PRT5_INP_DIS
#define T_CS__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU5_BASE
#define T_CS__LCD_COM_SEG CYREG_PRT5_LCD_COM_SEG
#define T_CS__LCD_EN CYREG_PRT5_LCD_EN
#define T_CS__MASK 0x04u
#define T_CS__PORT 5u
#define T_CS__PRT CYREG_PRT5_PRT
#define T_CS__PRTDSI__CAPS_SEL CYREG_PRT5_CAPS_SEL
#define T_CS__PRTDSI__DBL_SYNC_IN CYREG_PRT5_DBL_SYNC_IN
#define T_CS__PRTDSI__OE_SEL0 CYREG_PRT5_OE_SEL0
#define T_CS__PRTDSI__OE_SEL1 CYREG_PRT5_OE_SEL1
#define T_CS__PRTDSI__OUT_SEL0 CYREG_PRT5_OUT_SEL0
#define T_CS__PRTDSI__OUT_SEL1 CYREG_PRT5_OUT_SEL1
#define T_CS__PRTDSI__SYNC_OUT CYREG_PRT5_SYNC_OUT
#define T_CS__PS CYREG_PRT5_PS
#define T_CS__SHIFT 2u
#define T_CS__SLW CYREG_PRT5_SLW

/* T_DO */
#define T_DO__0__INTTYPE CYREG_PICU5_INTTYPE4
#define T_DO__0__MASK 0x10u
#define T_DO__0__PC CYREG_PRT5_PC4
#define T_DO__0__PORT 5u
#define T_DO__0__SHIFT 4u
#define T_DO__AG CYREG_PRT5_AG
#define T_DO__AMUX CYREG_PRT5_AMUX
#define T_DO__BIE CYREG_PRT5_BIE
#define T_DO__BIT_MASK CYREG_PRT5_BIT_MASK
#define T_DO__BYP CYREG_PRT5_BYP
#define T_DO__CTL CYREG_PRT5_CTL
#define T_DO__DM0 CYREG_PRT5_DM0
#define T_DO__DM1 CYREG_PRT5_DM1
#define T_DO__DM2 CYREG_PRT5_DM2
#define T_DO__DR CYREG_PRT5_DR
#define T_DO__INP_DIS CYREG_PRT5_INP_DIS
#define T_DO__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU5_BASE
#define T_DO__LCD_COM_SEG CYREG_PRT5_LCD_COM_SEG
#define T_DO__LCD_EN CYREG_PRT5_LCD_EN
#define T_DO__MASK 0x10u
#define T_DO__PORT 5u
#define T_DO__PRT CYREG_PRT5_PRT
#define T_DO__PRTDSI__CAPS_SEL CYREG_PRT5_CAPS_SEL
#define T_DO__PRTDSI__DBL_SYNC_IN CYREG_PRT5_DBL_SYNC_IN
#define T_DO__PRTDSI__OE_SEL0 CYREG_PRT5_OE_SEL0
#define T_DO__PRTDSI__OE_SEL1 CYREG_PRT5_OE_SEL1
#define T_DO__PRTDSI__OUT_SEL0 CYREG_PRT5_OUT_SEL0
#define T_DO__PRTDSI__OUT_SEL1 CYREG_PRT5_OUT_SEL1
#define T_DO__PRTDSI__SYNC_OUT CYREG_PRT5_SYNC_OUT
#define T_DO__PS CYREG_PRT5_PS
#define T_DO__SHIFT 4u
#define T_DO__SLW CYREG_PRT5_SLW

/* RESET */
#define RESET__0__INTTYPE CYREG_PICU2_INTTYPE6
#define RESET__0__MASK 0x40u
#define RESET__0__PC CYREG_PRT2_PC6
#define RESET__0__PORT 2u
#define RESET__0__SHIFT 6u
#define RESET__AG CYREG_PRT2_AG
#define RESET__AMUX CYREG_PRT2_AMUX
#define RESET__BIE CYREG_PRT2_BIE
#define RESET__BIT_MASK CYREG_PRT2_BIT_MASK
#define RESET__BYP CYREG_PRT2_BYP
#define RESET__CTL CYREG_PRT2_CTL
#define RESET__DM0 CYREG_PRT2_DM0
#define RESET__DM1 CYREG_PRT2_DM1
#define RESET__DM2 CYREG_PRT2_DM2
#define RESET__DR CYREG_PRT2_DR
#define RESET__INP_DIS CYREG_PRT2_INP_DIS
#define RESET__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU2_BASE
#define RESET__LCD_COM_SEG CYREG_PRT2_LCD_COM_SEG
#define RESET__LCD_EN CYREG_PRT2_LCD_EN
#define RESET__MASK 0x40u
#define RESET__PORT 2u
#define RESET__PRT CYREG_PRT2_PRT
#define RESET__PRTDSI__CAPS_SEL CYREG_PRT2_CAPS_SEL
#define RESET__PRTDSI__DBL_SYNC_IN CYREG_PRT2_DBL_SYNC_IN
#define RESET__PRTDSI__OE_SEL0 CYREG_PRT2_OE_SEL0
#define RESET__PRTDSI__OE_SEL1 CYREG_PRT2_OE_SEL1
#define RESET__PRTDSI__OUT_SEL0 CYREG_PRT2_OUT_SEL0
#define RESET__PRTDSI__OUT_SEL1 CYREG_PRT2_OUT_SEL1
#define RESET__PRTDSI__SYNC_OUT CYREG_PRT2_SYNC_OUT
#define RESET__PS CYREG_PRT2_PS
#define RESET__SHIFT 6u
#define RESET__SLW CYREG_PRT2_SLW

/* T_CLK */
#define T_CLK__0__INTTYPE CYREG_PICU5_INTTYPE1
#define T_CLK__0__MASK 0x02u
#define T_CLK__0__PC CYREG_PRT5_PC1
#define T_CLK__0__PORT 5u
#define T_CLK__0__SHIFT 1u
#define T_CLK__AG CYREG_PRT5_AG
#define T_CLK__AMUX CYREG_PRT5_AMUX
#define T_CLK__BIE CYREG_PRT5_BIE
#define T_CLK__BIT_MASK CYREG_PRT5_BIT_MASK
#define T_CLK__BYP CYREG_PRT5_BYP
#define T_CLK__CTL CYREG_PRT5_CTL
#define T_CLK__DM0 CYREG_PRT5_DM0
#define T_CLK__DM1 CYREG_PRT5_DM1
#define T_CLK__DM2 CYREG_PRT5_DM2
#define T_CLK__DR CYREG_PRT5_DR
#define T_CLK__INP_DIS CYREG_PRT5_INP_DIS
#define T_CLK__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU5_BASE
#define T_CLK__LCD_COM_SEG CYREG_PRT5_LCD_COM_SEG
#define T_CLK__LCD_EN CYREG_PRT5_LCD_EN
#define T_CLK__MASK 0x02u
#define T_CLK__PORT 5u
#define T_CLK__PRT CYREG_PRT5_PRT
#define T_CLK__PRTDSI__CAPS_SEL CYREG_PRT5_CAPS_SEL
#define T_CLK__PRTDSI__DBL_SYNC_IN CYREG_PRT5_DBL_SYNC_IN
#define T_CLK__PRTDSI__OE_SEL0 CYREG_PRT5_OE_SEL0
#define T_CLK__PRTDSI__OE_SEL1 CYREG_PRT5_OE_SEL1
#define T_CLK__PRTDSI__OUT_SEL0 CYREG_PRT5_OUT_SEL0
#define T_CLK__PRTDSI__OUT_SEL1 CYREG_PRT5_OUT_SEL1
#define T_CLK__PRTDSI__SYNC_OUT CYREG_PRT5_SYNC_OUT
#define T_CLK__PS CYREG_PRT5_PS
#define T_CLK__SHIFT 1u
#define T_CLK__SLW CYREG_PRT5_SLW

/* T_DIN */
#define T_DIN__0__INTTYPE CYREG_PICU5_INTTYPE3
#define T_DIN__0__MASK 0x08u
#define T_DIN__0__PC CYREG_PRT5_PC3
#define T_DIN__0__PORT 5u
#define T_DIN__0__SHIFT 3u
#define T_DIN__AG CYREG_PRT5_AG
#define T_DIN__AMUX CYREG_PRT5_AMUX
#define T_DIN__BIE CYREG_PRT5_BIE
#define T_DIN__BIT_MASK CYREG_PRT5_BIT_MASK
#define T_DIN__BYP CYREG_PRT5_BYP
#define T_DIN__CTL CYREG_PRT5_CTL
#define T_DIN__DM0 CYREG_PRT5_DM0
#define T_DIN__DM1 CYREG_PRT5_DM1
#define T_DIN__DM2 CYREG_PRT5_DM2
#define T_DIN__DR CYREG_PRT5_DR
#define T_DIN__INP_DIS CYREG_PRT5_INP_DIS
#define T_DIN__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU5_BASE
#define T_DIN__LCD_COM_SEG CYREG_PRT5_LCD_COM_SEG
#define T_DIN__LCD_EN CYREG_PRT5_LCD_EN
#define T_DIN__MASK 0x08u
#define T_DIN__PORT 5u
#define T_DIN__PRT CYREG_PRT5_PRT
#define T_DIN__PRTDSI__CAPS_SEL CYREG_PRT5_CAPS_SEL
#define T_DIN__PRTDSI__DBL_SYNC_IN CYREG_PRT5_DBL_SYNC_IN
#define T_DIN__PRTDSI__OE_SEL0 CYREG_PRT5_OE_SEL0
#define T_DIN__PRTDSI__OE_SEL1 CYREG_PRT5_OE_SEL1
#define T_DIN__PRTDSI__OUT_SEL0 CYREG_PRT5_OUT_SEL0
#define T_DIN__PRTDSI__OUT_SEL1 CYREG_PRT5_OUT_SEL1
#define T_DIN__PRTDSI__SYNC_OUT CYREG_PRT5_SYNC_OUT
#define T_DIN__PS CYREG_PRT5_PS
#define T_DIN__SHIFT 3u
#define T_DIN__SLW CYREG_PRT5_SLW

/* T_IRQ */
#define T_IRQ__0__INTTYPE CYREG_PICU5_INTTYPE5
#define T_IRQ__0__MASK 0x20u
#define T_IRQ__0__PC CYREG_PRT5_PC5
#define T_IRQ__0__PORT 5u
#define T_IRQ__0__SHIFT 5u
#define T_IRQ__AG CYREG_PRT5_AG
#define T_IRQ__AMUX CYREG_PRT5_AMUX
#define T_IRQ__BIE CYREG_PRT5_BIE
#define T_IRQ__BIT_MASK CYREG_PRT5_BIT_MASK
#define T_IRQ__BYP CYREG_PRT5_BYP
#define T_IRQ__CTL CYREG_PRT5_CTL
#define T_IRQ__DM0 CYREG_PRT5_DM0
#define T_IRQ__DM1 CYREG_PRT5_DM1
#define T_IRQ__DM2 CYREG_PRT5_DM2
#define T_IRQ__DR CYREG_PRT5_DR
#define T_IRQ__INP_DIS CYREG_PRT5_INP_DIS
#define T_IRQ__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU5_BASE
#define T_IRQ__LCD_COM_SEG CYREG_PRT5_LCD_COM_SEG
#define T_IRQ__LCD_EN CYREG_PRT5_LCD_EN
#define T_IRQ__MASK 0x20u
#define T_IRQ__PORT 5u
#define T_IRQ__PRT CYREG_PRT5_PRT
#define T_IRQ__PRTDSI__CAPS_SEL CYREG_PRT5_CAPS_SEL
#define T_IRQ__PRTDSI__DBL_SYNC_IN CYREG_PRT5_DBL_SYNC_IN
#define T_IRQ__PRTDSI__OE_SEL0 CYREG_PRT5_OE_SEL0
#define T_IRQ__PRTDSI__OE_SEL1 CYREG_PRT5_OE_SEL1
#define T_IRQ__PRTDSI__OUT_SEL0 CYREG_PRT5_OUT_SEL0
#define T_IRQ__PRTDSI__OUT_SEL1 CYREG_PRT5_OUT_SEL1
#define T_IRQ__PRTDSI__SYNC_OUT CYREG_PRT5_SYNC_OUT
#define T_IRQ__PS CYREG_PRT5_PS
#define T_IRQ__SHIFT 5u
#define T_IRQ__SLW CYREG_PRT5_SLW

/* VDAC8_viDAC8 */
#define VDAC8_viDAC8__CR0 CYREG_DAC1_CR0
#define VDAC8_viDAC8__CR1 CYREG_DAC1_CR1
#define VDAC8_viDAC8__D CYREG_DAC1_D
#define VDAC8_viDAC8__PM_ACT_CFG CYREG_PM_ACT_CFG8
#define VDAC8_viDAC8__PM_ACT_MSK 0x02u
#define VDAC8_viDAC8__PM_STBY_CFG CYREG_PM_STBY_CFG8
#define VDAC8_viDAC8__PM_STBY_MSK 0x02u
#define VDAC8_viDAC8__STROBE CYREG_DAC1_STROBE
#define VDAC8_viDAC8__SW0 CYREG_DAC1_SW0
#define VDAC8_viDAC8__SW2 CYREG_DAC1_SW2
#define VDAC8_viDAC8__SW3 CYREG_DAC1_SW3
#define VDAC8_viDAC8__SW4 CYREG_DAC1_SW4
#define VDAC8_viDAC8__TR CYREG_DAC1_TR
#define VDAC8_viDAC8__TRIM__M1 CYREG_FLSHID_CUST_TABLES_DAC1_M1
#define VDAC8_viDAC8__TRIM__M2 CYREG_FLSHID_CUST_TABLES_DAC1_M2
#define VDAC8_viDAC8__TRIM__M3 CYREG_FLSHID_CUST_TABLES_DAC1_M3
#define VDAC8_viDAC8__TRIM__M4 CYREG_FLSHID_CUST_TABLES_DAC1_M4
#define VDAC8_viDAC8__TRIM__M5 CYREG_FLSHID_CUST_TABLES_DAC1_M5
#define VDAC8_viDAC8__TRIM__M6 CYREG_FLSHID_CUST_TABLES_DAC1_M6
#define VDAC8_viDAC8__TRIM__M7 CYREG_FLSHID_CUST_TABLES_DAC1_M7
#define VDAC8_viDAC8__TRIM__M8 CYREG_FLSHID_CUST_TABLES_DAC1_M8
#define VDAC8_viDAC8__TST CYREG_DAC1_TST

/* SPIM_1_BSPIM */
#define SPIM_1_BSPIM_BitCounter__16BIT_CONTROL_AUX_CTL_REG CYREG_B1_UDB09_10_ACTL
#define SPIM_1_BSPIM_BitCounter__16BIT_CONTROL_CONTROL_REG CYREG_B1_UDB09_10_CTL
#define SPIM_1_BSPIM_BitCounter__16BIT_CONTROL_COUNT_REG CYREG_B1_UDB09_10_CTL
#define SPIM_1_BSPIM_BitCounter__16BIT_COUNT_CONTROL_REG CYREG_B1_UDB09_10_CTL
#define SPIM_1_BSPIM_BitCounter__16BIT_COUNT_COUNT_REG CYREG_B1_UDB09_10_CTL
#define SPIM_1_BSPIM_BitCounter__16BIT_MASK_MASK_REG CYREG_B1_UDB09_10_MSK
#define SPIM_1_BSPIM_BitCounter__16BIT_MASK_PERIOD_REG CYREG_B1_UDB09_10_MSK
#define SPIM_1_BSPIM_BitCounter__16BIT_PERIOD_MASK_REG CYREG_B1_UDB09_10_MSK
#define SPIM_1_BSPIM_BitCounter__16BIT_PERIOD_PERIOD_REG CYREG_B1_UDB09_10_MSK
#define SPIM_1_BSPIM_BitCounter__CONTROL_AUX_CTL_REG CYREG_B1_UDB09_ACTL
#define SPIM_1_BSPIM_BitCounter__CONTROL_REG CYREG_B1_UDB09_CTL
#define SPIM_1_BSPIM_BitCounter__CONTROL_ST_REG CYREG_B1_UDB09_ST_CTL
#define SPIM_1_BSPIM_BitCounter__COUNT_REG CYREG_B1_UDB09_CTL
#define SPIM_1_BSPIM_BitCounter__COUNT_ST_REG CYREG_B1_UDB09_ST_CTL
#define SPIM_1_BSPIM_BitCounter__MASK_CTL_AUX_CTL_REG CYREG_B1_UDB09_MSK_ACTL
#define SPIM_1_BSPIM_BitCounter__PER_CTL_AUX_CTL_REG CYREG_B1_UDB09_MSK_ACTL
#define SPIM_1_BSPIM_BitCounter__PERIOD_REG CYREG_B1_UDB09_MSK
#define SPIM_1_BSPIM_BitCounter_ST__16BIT_STATUS_AUX_CTL_REG CYREG_B1_UDB09_10_ACTL
#define SPIM_1_BSPIM_BitCounter_ST__16BIT_STATUS_REG CYREG_B1_UDB09_10_ST
#define SPIM_1_BSPIM_BitCounter_ST__MASK_REG CYREG_B1_UDB09_MSK
#define SPIM_1_BSPIM_BitCounter_ST__MASK_ST_AUX_CTL_REG CYREG_B1_UDB09_MSK_ACTL
#define SPIM_1_BSPIM_BitCounter_ST__PER_ST_AUX_CTL_REG CYREG_B1_UDB09_MSK_ACTL
#define SPIM_1_BSPIM_BitCounter_ST__STATUS_AUX_CTL_REG CYREG_B1_UDB09_ACTL
#define SPIM_1_BSPIM_BitCounter_ST__STATUS_CNT_REG CYREG_B1_UDB09_ST_CTL
#define SPIM_1_BSPIM_BitCounter_ST__STATUS_CONTROL_REG CYREG_B1_UDB09_ST_CTL
#define SPIM_1_BSPIM_BitCounter_ST__STATUS_REG CYREG_B1_UDB09_ST
#define SPIM_1_BSPIM_RxStsReg__16BIT_STATUS_AUX_CTL_REG CYREG_B1_UDB07_08_ACTL
#define SPIM_1_BSPIM_RxStsReg__16BIT_STATUS_REG CYREG_B1_UDB07_08_ST
#define SPIM_1_BSPIM_RxStsReg__4__MASK 0x10u
#define SPIM_1_BSPIM_RxStsReg__4__POS 4
#define SPIM_1_BSPIM_RxStsReg__5__MASK 0x20u
#define SPIM_1_BSPIM_RxStsReg__5__POS 5
#define SPIM_1_BSPIM_RxStsReg__6__MASK 0x40u
#define SPIM_1_BSPIM_RxStsReg__6__POS 6
#define SPIM_1_BSPIM_RxStsReg__MASK 0x70u
#define SPIM_1_BSPIM_RxStsReg__MASK_REG CYREG_B1_UDB07_MSK
#define SPIM_1_BSPIM_RxStsReg__STATUS_AUX_CTL_REG CYREG_B1_UDB07_ACTL
#define SPIM_1_BSPIM_RxStsReg__STATUS_REG CYREG_B1_UDB07_ST
#define SPIM_1_BSPIM_sR8_Dp_u0__16BIT_A0_REG CYREG_B1_UDB10_11_A0
#define SPIM_1_BSPIM_sR8_Dp_u0__16BIT_A1_REG CYREG_B1_UDB10_11_A1
#define SPIM_1_BSPIM_sR8_Dp_u0__16BIT_D0_REG CYREG_B1_UDB10_11_D0
#define SPIM_1_BSPIM_sR8_Dp_u0__16BIT_D1_REG CYREG_B1_UDB10_11_D1
#define SPIM_1_BSPIM_sR8_Dp_u0__16BIT_DP_AUX_CTL_REG CYREG_B1_UDB10_11_ACTL
#define SPIM_1_BSPIM_sR8_Dp_u0__16BIT_F0_REG CYREG_B1_UDB10_11_F0
#define SPIM_1_BSPIM_sR8_Dp_u0__16BIT_F1_REG CYREG_B1_UDB10_11_F1
#define SPIM_1_BSPIM_sR8_Dp_u0__A0_A1_REG CYREG_B1_UDB10_A0_A1
#define SPIM_1_BSPIM_sR8_Dp_u0__A0_REG CYREG_B1_UDB10_A0
#define SPIM_1_BSPIM_sR8_Dp_u0__A1_REG CYREG_B1_UDB10_A1
#define SPIM_1_BSPIM_sR8_Dp_u0__D0_D1_REG CYREG_B1_UDB10_D0_D1
#define SPIM_1_BSPIM_sR8_Dp_u0__D0_REG CYREG_B1_UDB10_D0
#define SPIM_1_BSPIM_sR8_Dp_u0__D1_REG CYREG_B1_UDB10_D1
#define SPIM_1_BSPIM_sR8_Dp_u0__DP_AUX_CTL_REG CYREG_B1_UDB10_ACTL
#define SPIM_1_BSPIM_sR8_Dp_u0__F0_F1_REG CYREG_B1_UDB10_F0_F1
#define SPIM_1_BSPIM_sR8_Dp_u0__F0_REG CYREG_B1_UDB10_F0
#define SPIM_1_BSPIM_sR8_Dp_u0__F1_REG CYREG_B1_UDB10_F1
#define SPIM_1_BSPIM_sR8_Dp_u0__MSK_DP_AUX_CTL_REG CYREG_B1_UDB10_MSK_ACTL
#define SPIM_1_BSPIM_sR8_Dp_u0__PER_DP_AUX_CTL_REG CYREG_B1_UDB10_MSK_ACTL
#define SPIM_1_BSPIM_TxStsReg__0__MASK 0x01u
#define SPIM_1_BSPIM_TxStsReg__0__POS 0
#define SPIM_1_BSPIM_TxStsReg__1__MASK 0x02u
#define SPIM_1_BSPIM_TxStsReg__1__POS 1
#define SPIM_1_BSPIM_TxStsReg__2__MASK 0x04u
#define SPIM_1_BSPIM_TxStsReg__2__POS 2
#define SPIM_1_BSPIM_TxStsReg__3__MASK 0x08u
#define SPIM_1_BSPIM_TxStsReg__3__POS 3
#define SPIM_1_BSPIM_TxStsReg__4__MASK 0x10u
#define SPIM_1_BSPIM_TxStsReg__4__POS 4
#define SPIM_1_BSPIM_TxStsReg__MASK 0x1Fu
#define SPIM_1_BSPIM_TxStsReg__MASK_REG CYREG_B1_UDB11_MSK
#define SPIM_1_BSPIM_TxStsReg__STATUS_AUX_CTL_REG CYREG_B1_UDB11_ACTL
#define SPIM_1_BSPIM_TxStsReg__STATUS_REG CYREG_B1_UDB11_ST

/* Clock_1 */
#define Clock_1__CFG0 CYREG_CLKDIST_DCFG1_CFG0
#define Clock_1__CFG1 CYREG_CLKDIST_DCFG1_CFG1
#define Clock_1__CFG2 CYREG_CLKDIST_DCFG1_CFG2
#define Clock_1__CFG2_SRC_SEL_MASK 0x07u
#define Clock_1__INDEX 0x01u
#define Clock_1__PM_ACT_CFG CYREG_PM_ACT_CFG2
#define Clock_1__PM_ACT_MSK 0x02u
#define Clock_1__PM_STBY_CFG CYREG_PM_STBY_CFG2
#define Clock_1__PM_STBY_MSK 0x02u

/* Clock_2 */
#define Clock_2__CFG0 CYREG_CLKDIST_DCFG2_CFG0
#define Clock_2__CFG1 CYREG_CLKDIST_DCFG2_CFG1
#define Clock_2__CFG2 CYREG_CLKDIST_DCFG2_CFG2
#define Clock_2__CFG2_SRC_SEL_MASK 0x07u
#define Clock_2__INDEX 0x02u
#define Clock_2__PM_ACT_CFG CYREG_PM_ACT_CFG2
#define Clock_2__PM_ACT_MSK 0x04u
#define Clock_2__PM_STBY_CFG CYREG_PM_STBY_CFG2
#define Clock_2__PM_STBY_MSK 0x04u

/* Clock_3 */
#define Clock_3__CFG0 CYREG_CLKDIST_DCFG3_CFG0
#define Clock_3__CFG1 CYREG_CLKDIST_DCFG3_CFG1
#define Clock_3__CFG2 CYREG_CLKDIST_DCFG3_CFG2
#define Clock_3__CFG2_SRC_SEL_MASK 0x07u
#define Clock_3__INDEX 0x03u
#define Clock_3__PM_ACT_CFG CYREG_PM_ACT_CFG2
#define Clock_3__PM_ACT_MSK 0x08u
#define Clock_3__PM_STBY_CFG CYREG_PM_STBY_CFG2
#define Clock_3__PM_STBY_MSK 0x08u

/* DmaDone */
#define DmaDone__INTC_CLR_EN_REG CYREG_NVIC_CLRENA0
#define DmaDone__INTC_CLR_PD_REG CYREG_NVIC_CLRPEND0
#define DmaDone__INTC_MASK 0x01u
#define DmaDone__INTC_NUMBER 0u
#define DmaDone__INTC_PRIOR_NUM 7u
#define DmaDone__INTC_PRIOR_REG CYREG_NVIC_PRI_0
#define DmaDone__INTC_SET_EN_REG CYREG_NVIC_SETENA0
#define DmaDone__INTC_SET_PD_REG CYREG_NVIC_SETPEND0

/* Speaker */
#define Speaker__0__INTTYPE CYREG_PICU1_INTTYPE7
#define Speaker__0__MASK 0x80u
#define Speaker__0__PC CYREG_PRT1_PC7
#define Speaker__0__PORT 1u
#define Speaker__0__SHIFT 7u
#define Speaker__AG CYREG_PRT1_AG
#define Speaker__AMUX CYREG_PRT1_AMUX
#define Speaker__BIE CYREG_PRT1_BIE
#define Speaker__BIT_MASK CYREG_PRT1_BIT_MASK
#define Speaker__BYP CYREG_PRT1_BYP
#define Speaker__CTL CYREG_PRT1_CTL
#define Speaker__DM0 CYREG_PRT1_DM0
#define Speaker__DM1 CYREG_PRT1_DM1
#define Speaker__DM2 CYREG_PRT1_DM2
#define Speaker__DR CYREG_PRT1_DR
#define Speaker__INP_DIS CYREG_PRT1_INP_DIS
#define Speaker__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU1_BASE
#define Speaker__LCD_COM_SEG CYREG_PRT1_LCD_COM_SEG
#define Speaker__LCD_EN CYREG_PRT1_LCD_EN
#define Speaker__MASK 0x80u
#define Speaker__PORT 1u
#define Speaker__PRT CYREG_PRT1_PRT
#define Speaker__PRTDSI__CAPS_SEL CYREG_PRT1_CAPS_SEL
#define Speaker__PRTDSI__DBL_SYNC_IN CYREG_PRT1_DBL_SYNC_IN
#define Speaker__PRTDSI__OE_SEL0 CYREG_PRT1_OE_SEL0
#define Speaker__PRTDSI__OE_SEL1 CYREG_PRT1_OE_SEL1
#define Speaker__PRTDSI__OUT_SEL0 CYREG_PRT1_OUT_SEL0
#define Speaker__PRTDSI__OUT_SEL1 CYREG_PRT1_OUT_SEL1
#define Speaker__PRTDSI__SYNC_OUT CYREG_PRT1_SYNC_OUT
#define Speaker__PS CYREG_PRT1_PS
#define Speaker__SHIFT 7u
#define Speaker__SLW CYREG_PRT1_SLW

/* USBUART_arb_int */
#define USBUART_arb_int__INTC_CLR_EN_REG CYREG_NVIC_CLRENA0
#define USBUART_arb_int__INTC_CLR_PD_REG CYREG_NVIC_CLRPEND0
#define USBUART_arb_int__INTC_MASK 0x400000u
#define USBUART_arb_int__INTC_NUMBER 22u
#define USBUART_arb_int__INTC_PRIOR_NUM 7u
#define USBUART_arb_int__INTC_PRIOR_REG CYREG_NVIC_PRI_22
#define USBUART_arb_int__INTC_SET_EN_REG CYREG_NVIC_SETENA0
#define USBUART_arb_int__INTC_SET_PD_REG CYREG_NVIC_SETPEND0

/* USBUART_bus_reset */
#define USBUART_bus_reset__INTC_CLR_EN_REG CYREG_NVIC_CLRENA0
#define USBUART_bus_reset__INTC_CLR_PD_REG CYREG_NVIC_CLRPEND0
#define USBUART_bus_reset__INTC_MASK 0x800000u
#define USBUART_bus_reset__INTC_NUMBER 23u
#define USBUART_bus_reset__INTC_PRIOR_NUM 7u
#define USBUART_bus_reset__INTC_PRIOR_REG CYREG_NVIC_PRI_23
#define USBUART_bus_reset__INTC_SET_EN_REG CYREG_NVIC_SETENA0
#define USBUART_bus_reset__INTC_SET_PD_REG CYREG_NVIC_SETPEND0

/* USBUART_Dm */
#define USBUART_Dm__0__INTTYPE CYREG_PICU15_INTTYPE7
#define USBUART_Dm__0__MASK 0x80u
#define USBUART_Dm__0__PC CYREG_IO_PC_PRT15_7_6_PC1
#define USBUART_Dm__0__PORT 15u
#define USBUART_Dm__0__SHIFT 7u
#define USBUART_Dm__AG CYREG_PRT15_AG
#define USBUART_Dm__AMUX CYREG_PRT15_AMUX
#define USBUART_Dm__BIE CYREG_PRT15_BIE
#define USBUART_Dm__BIT_MASK CYREG_PRT15_BIT_MASK
#define USBUART_Dm__BYP CYREG_PRT15_BYP
#define USBUART_Dm__CTL CYREG_PRT15_CTL
#define USBUART_Dm__DM0 CYREG_PRT15_DM0
#define USBUART_Dm__DM1 CYREG_PRT15_DM1
#define USBUART_Dm__DM2 CYREG_PRT15_DM2
#define USBUART_Dm__DR CYREG_PRT15_DR
#define USBUART_Dm__INP_DIS CYREG_PRT15_INP_DIS
#define USBUART_Dm__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU15_BASE
#define USBUART_Dm__LCD_COM_SEG CYREG_PRT15_LCD_COM_SEG
#define USBUART_Dm__LCD_EN CYREG_PRT15_LCD_EN
#define USBUART_Dm__MASK 0x80u
#define USBUART_Dm__PORT 15u
#define USBUART_Dm__PRT CYREG_PRT15_PRT
#define USBUART_Dm__PRTDSI__CAPS_SEL CYREG_PRT15_CAPS_SEL
#define USBUART_Dm__PRTDSI__DBL_SYNC_IN CYREG_PRT15_DBL_SYNC_IN
#define USBUART_Dm__PRTDSI__OE_SEL0 CYREG_PRT15_OE_SEL0
#define USBUART_Dm__PRTDSI__OE_SEL1 CYREG_PRT15_OE_SEL1
#define USBUART_Dm__PRTDSI__OUT_SEL0 CYREG_PRT15_OUT_SEL0
#define USBUART_Dm__PRTDSI__OUT_SEL1 CYREG_PRT15_OUT_SEL1
#define USBUART_Dm__PRTDSI__SYNC_OUT CYREG_PRT15_SYNC_OUT
#define USBUART_Dm__PS CYREG_PRT15_PS
#define USBUART_Dm__SHIFT 7u
#define USBUART_Dm__SLW CYREG_PRT15_SLW

/* USBUART_Dp */
#define USBUART_Dp__0__INTTYPE CYREG_PICU15_INTTYPE6
#define USBUART_Dp__0__MASK 0x40u
#define USBUART_Dp__0__PC CYREG_IO_PC_PRT15_7_6_PC0
#define USBUART_Dp__0__PORT 15u
#define USBUART_Dp__0__SHIFT 6u
#define USBUART_Dp__AG CYREG_PRT15_AG
#define USBUART_Dp__AMUX CYREG_PRT15_AMUX
#define USBUART_Dp__BIE CYREG_PRT15_BIE
#define USBUART_Dp__BIT_MASK CYREG_PRT15_BIT_MASK
#define USBUART_Dp__BYP CYREG_PRT15_BYP
#define USBUART_Dp__CTL CYREG_PRT15_CTL
#define USBUART_Dp__DM0 CYREG_PRT15_DM0
#define USBUART_Dp__DM1 CYREG_PRT15_DM1
#define USBUART_Dp__DM2 CYREG_PRT15_DM2
#define USBUART_Dp__DR CYREG_PRT15_DR
#define USBUART_Dp__INP_DIS CYREG_PRT15_INP_DIS
#define USBUART_Dp__INTSTAT CYREG_PICU15_INTSTAT
#define USBUART_Dp__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU15_BASE
#define USBUART_Dp__LCD_COM_SEG CYREG_PRT15_LCD_COM_SEG
#define USBUART_Dp__LCD_EN CYREG_PRT15_LCD_EN
#define USBUART_Dp__MASK 0x40u
#define USBUART_Dp__PORT 15u
#define USBUART_Dp__PRT CYREG_PRT15_PRT
#define USBUART_Dp__PRTDSI__CAPS_SEL CYREG_PRT15_CAPS_SEL
#define USBUART_Dp__PRTDSI__DBL_SYNC_IN CYREG_PRT15_DBL_SYNC_IN
#define USBUART_Dp__PRTDSI__OE_SEL0 CYREG_PRT15_OE_SEL0
#define USBUART_Dp__PRTDSI__OE_SEL1 CYREG_PRT15_OE_SEL1
#define USBUART_Dp__PRTDSI__OUT_SEL0 CYREG_PRT15_OUT_SEL0
#define USBUART_Dp__PRTDSI__OUT_SEL1 CYREG_PRT15_OUT_SEL1
#define USBUART_Dp__PRTDSI__SYNC_OUT CYREG_PRT15_SYNC_OUT
#define USBUART_Dp__PS CYREG_PRT15_PS
#define USBUART_Dp__SHIFT 6u
#define USBUART_Dp__SLW CYREG_PRT15_SLW
#define USBUART_Dp__SNAP CYREG_PICU_15_SNAP_15

/* USBUART_dp_int */
#define USBUART_dp_int__INTC_CLR_EN_REG CYREG_NVIC_CLRENA0
#define USBUART_dp_int__INTC_CLR_PD_REG CYREG_NVIC_CLRPEND0
#define USBUART_dp_int__INTC_MASK 0x1000u
#define USBUART_dp_int__INTC_NUMBER 12u
#define USBUART_dp_int__INTC_PRIOR_NUM 7u
#define USBUART_dp_int__INTC_PRIOR_REG CYREG_NVIC_PRI_12
#define USBUART_dp_int__INTC_SET_EN_REG CYREG_NVIC_SETENA0
#define USBUART_dp_int__INTC_SET_PD_REG CYREG_NVIC_SETPEND0

/* USBUART_ep_0 */
#define USBUART_ep_0__INTC_CLR_EN_REG CYREG_NVIC_CLRENA0
#define USBUART_ep_0__INTC_CLR_PD_REG CYREG_NVIC_CLRPEND0
#define USBUART_ep_0__INTC_MASK 0x1000000u
#define USBUART_ep_0__INTC_NUMBER 24u
#define USBUART_ep_0__INTC_PRIOR_NUM 7u
#define USBUART_ep_0__INTC_PRIOR_REG CYREG_NVIC_PRI_24
#define USBUART_ep_0__INTC_SET_EN_REG CYREG_NVIC_SETENA0
#define USBUART_ep_0__INTC_SET_PD_REG CYREG_NVIC_SETPEND0

/* USBUART_ep_1 */
#define USBUART_ep_1__INTC_CLR_EN_REG CYREG_NVIC_CLRENA0
#define USBUART_ep_1__INTC_CLR_PD_REG CYREG_NVIC_CLRPEND0
#define USBUART_ep_1__INTC_MASK 0x08u
#define USBUART_ep_1__INTC_NUMBER 3u
#define USBUART_ep_1__INTC_PRIOR_NUM 7u
#define USBUART_ep_1__INTC_PRIOR_REG CYREG_NVIC_PRI_3
#define USBUART_ep_1__INTC_SET_EN_REG CYREG_NVIC_SETENA0
#define USBUART_ep_1__INTC_SET_PD_REG CYREG_NVIC_SETPEND0

/* USBUART_ep_2 */
#define USBUART_ep_2__INTC_CLR_EN_REG CYREG_NVIC_CLRENA0
#define USBUART_ep_2__INTC_CLR_PD_REG CYREG_NVIC_CLRPEND0
#define USBUART_ep_2__INTC_MASK 0x10u
#define USBUART_ep_2__INTC_NUMBER 4u
#define USBUART_ep_2__INTC_PRIOR_NUM 7u
#define USBUART_ep_2__INTC_PRIOR_REG CYREG_NVIC_PRI_4
#define USBUART_ep_2__INTC_SET_EN_REG CYREG_NVIC_SETENA0
#define USBUART_ep_2__INTC_SET_PD_REG CYREG_NVIC_SETPEND0

/* USBUART_ep_3 */
#define USBUART_ep_3__INTC_CLR_EN_REG CYREG_NVIC_CLRENA0
#define USBUART_ep_3__INTC_CLR_PD_REG CYREG_NVIC_CLRPEND0
#define USBUART_ep_3__INTC_MASK 0x20u
#define USBUART_ep_3__INTC_NUMBER 5u
#define USBUART_ep_3__INTC_PRIOR_NUM 7u
#define USBUART_ep_3__INTC_PRIOR_REG CYREG_NVIC_PRI_5
#define USBUART_ep_3__INTC_SET_EN_REG CYREG_NVIC_SETENA0
#define USBUART_ep_3__INTC_SET_PD_REG CYREG_NVIC_SETPEND0

/* USBUART_sof_int */
#define USBUART_sof_int__INTC_CLR_EN_REG CYREG_NVIC_CLRENA0
#define USBUART_sof_int__INTC_CLR_PD_REG CYREG_NVIC_CLRPEND0
#define USBUART_sof_int__INTC_MASK 0x200000u
#define USBUART_sof_int__INTC_NUMBER 21u
#define USBUART_sof_int__INTC_PRIOR_NUM 7u
#define USBUART_sof_int__INTC_PRIOR_REG CYREG_NVIC_PRI_21
#define USBUART_sof_int__INTC_SET_EN_REG CYREG_NVIC_SETENA0
#define USBUART_sof_int__INTC_SET_PD_REG CYREG_NVIC_SETPEND0

/* USBUART_USB */
#define USBUART_USB__ARB_CFG CYREG_USB_ARB_CFG
#define USBUART_USB__ARB_EP1_CFG CYREG_USB_ARB_EP1_CFG
#define USBUART_USB__ARB_EP1_INT_EN CYREG_USB_ARB_EP1_INT_EN
#define USBUART_USB__ARB_EP1_SR CYREG_USB_ARB_EP1_SR
#define USBUART_USB__ARB_EP2_CFG CYREG_USB_ARB_EP2_CFG
#define USBUART_USB__ARB_EP2_INT_EN CYREG_USB_ARB_EP2_INT_EN
#define USBUART_USB__ARB_EP2_SR CYREG_USB_ARB_EP2_SR
#define USBUART_USB__ARB_EP3_CFG CYREG_USB_ARB_EP3_CFG
#define USBUART_USB__ARB_EP3_INT_EN CYREG_USB_ARB_EP3_INT_EN
#define USBUART_USB__ARB_EP3_SR CYREG_USB_ARB_EP3_SR
#define USBUART_USB__ARB_EP4_CFG CYREG_USB_ARB_EP4_CFG
#define USBUART_USB__ARB_EP4_INT_EN CYREG_USB_ARB_EP4_INT_EN
#define USBUART_USB__ARB_EP4_SR CYREG_USB_ARB_EP4_SR
#define USBUART_USB__ARB_EP5_CFG CYREG_USB_ARB_EP5_CFG
#define USBUART_USB__ARB_EP5_INT_EN CYREG_USB_ARB_EP5_INT_EN
#define USBUART_USB__ARB_EP5_SR CYREG_USB_ARB_EP5_SR
#define USBUART_USB__ARB_EP6_CFG CYREG_USB_ARB_EP6_CFG
#define USBUART_USB__ARB_EP6_INT_EN CYREG_USB_ARB_EP6_INT_EN
#define USBUART_USB__ARB_EP6_SR CYREG_USB_ARB_EP6_SR
#define USBUART_USB__ARB_EP7_CFG CYREG_USB_ARB_EP7_CFG
#define USBUART_USB__ARB_EP7_INT_EN CYREG_USB_ARB_EP7_INT_EN
#define USBUART_USB__ARB_EP7_SR CYREG_USB_ARB_EP7_SR
#define USBUART_USB__ARB_EP8_CFG CYREG_USB_ARB_EP8_CFG
#define USBUART_USB__ARB_EP8_INT_EN CYREG_USB_ARB_EP8_INT_EN
#define USBUART_USB__ARB_EP8_SR CYREG_USB_ARB_EP8_SR
#define USBUART_USB__ARB_INT_EN CYREG_USB_ARB_INT_EN
#define USBUART_USB__ARB_INT_SR CYREG_USB_ARB_INT_SR
#define USBUART_USB__ARB_RW1_DR CYREG_USB_ARB_RW1_DR
#define USBUART_USB__ARB_RW1_RA CYREG_USB_ARB_RW1_RA
#define USBUART_USB__ARB_RW1_RA_MSB CYREG_USB_ARB_RW1_RA_MSB
#define USBUART_USB__ARB_RW1_WA CYREG_USB_ARB_RW1_WA
#define USBUART_USB__ARB_RW1_WA_MSB CYREG_USB_ARB_RW1_WA_MSB
#define USBUART_USB__ARB_RW2_DR CYREG_USB_ARB_RW2_DR
#define USBUART_USB__ARB_RW2_RA CYREG_USB_ARB_RW2_RA
#define USBUART_USB__ARB_RW2_RA_MSB CYREG_USB_ARB_RW2_RA_MSB
#define USBUART_USB__ARB_RW2_WA CYREG_USB_ARB_RW2_WA
#define USBUART_USB__ARB_RW2_WA_MSB CYREG_USB_ARB_RW2_WA_MSB
#define USBUART_USB__ARB_RW3_DR CYREG_USB_ARB_RW3_DR
#define USBUART_USB__ARB_RW3_RA CYREG_USB_ARB_RW3_RA
#define USBUART_USB__ARB_RW3_RA_MSB CYREG_USB_ARB_RW3_RA_MSB
#define USBUART_USB__ARB_RW3_WA CYREG_USB_ARB_RW3_WA
#define USBUART_USB__ARB_RW3_WA_MSB CYREG_USB_ARB_RW3_WA_MSB
#define USBUART_USB__ARB_RW4_DR CYREG_USB_ARB_RW4_DR
#define USBUART_USB__ARB_RW4_RA CYREG_USB_ARB_RW4_RA
#define USBUART_USB__ARB_RW4_RA_MSB CYREG_USB_ARB_RW4_RA_MSB
#define USBUART_USB__ARB_RW4_WA CYREG_USB_ARB_RW4_WA
#define USBUART_USB__ARB_RW4_WA_MSB CYREG_USB_ARB_RW4_WA_MSB
#define USBUART_USB__ARB_RW5_DR CYREG_USB_ARB_RW5_DR
#define USBUART_USB__ARB_RW5_RA CYREG_USB_ARB_RW5_RA
#define USBUART_USB__ARB_RW5_RA_MSB CYREG_USB_ARB_RW5_RA_MSB
#define USBUART_USB__ARB_RW5_WA CYREG_USB_ARB_RW5_WA
#define USBUART_USB__ARB_RW5_WA_MSB CYREG_USB_ARB_RW5_WA_MSB
#define USBUART_USB__ARB_RW6_DR CYREG_USB_ARB_RW6_DR
#define USBUART_USB__ARB_RW6_RA CYREG_USB_ARB_RW6_RA
#define USBUART_USB__ARB_RW6_RA_MSB CYREG_USB_ARB_RW6_RA_MSB
#define USBUART_USB__ARB_RW6_WA CYREG_USB_ARB_RW6_WA
#define USBUART_USB__ARB_RW6_WA_MSB CYREG_USB_ARB_RW6_WA_MSB
#define USBUART_USB__ARB_RW7_DR CYREG_USB_ARB_RW7_DR
#define USBUART_USB__ARB_RW7_RA CYREG_USB_ARB_RW7_RA
#define USBUART_USB__ARB_RW7_RA_MSB CYREG_USB_ARB_RW7_RA_MSB
#define USBUART_USB__ARB_RW7_WA CYREG_USB_ARB_RW7_WA
#define USBUART_USB__ARB_RW7_WA_MSB CYREG_USB_ARB_RW7_WA_MSB
#define USBUART_USB__ARB_RW8_DR CYREG_USB_ARB_RW8_DR
#define USBUART_USB__ARB_RW8_RA CYREG_USB_ARB_RW8_RA
#define USBUART_USB__ARB_RW8_RA_MSB CYREG_USB_ARB_RW8_RA_MSB
#define USBUART_USB__ARB_RW8_WA CYREG_USB_ARB_RW8_WA
#define USBUART_USB__ARB_RW8_WA_MSB CYREG_USB_ARB_RW8_WA_MSB
#define USBUART_USB__BUF_SIZE CYREG_USB_BUF_SIZE
#define USBUART_USB__BUS_RST_CNT CYREG_USB_BUS_RST_CNT
#define USBUART_USB__CR0 CYREG_USB_CR0
#define USBUART_USB__CR1 CYREG_USB_CR1
#define USBUART_USB__CWA CYREG_USB_CWA
#define USBUART_USB__CWA_MSB CYREG_USB_CWA_MSB
#define USBUART_USB__DMA_THRES CYREG_USB_DMA_THRES
#define USBUART_USB__DMA_THRES_MSB CYREG_USB_DMA_THRES_MSB
#define USBUART_USB__DYN_RECONFIG CYREG_USB_DYN_RECONFIG
#define USBUART_USB__EP_ACTIVE CYREG_USB_EP_ACTIVE
#define USBUART_USB__EP_TYPE CYREG_USB_EP_TYPE
#define USBUART_USB__EP0_CNT CYREG_USB_EP0_CNT
#define USBUART_USB__EP0_CR CYREG_USB_EP0_CR
#define USBUART_USB__EP0_DR0 CYREG_USB_EP0_DR0
#define USBUART_USB__EP0_DR1 CYREG_USB_EP0_DR1
#define USBUART_USB__EP0_DR2 CYREG_USB_EP0_DR2
#define USBUART_USB__EP0_DR3 CYREG_USB_EP0_DR3
#define USBUART_USB__EP0_DR4 CYREG_USB_EP0_DR4
#define USBUART_USB__EP0_DR5 CYREG_USB_EP0_DR5
#define USBUART_USB__EP0_DR6 CYREG_USB_EP0_DR6
#define USBUART_USB__EP0_DR7 CYREG_USB_EP0_DR7
#define USBUART_USB__MEM_DATA CYREG_USB_MEM_DATA_MBASE
#define USBUART_USB__PM_ACT_CFG CYREG_PM_ACT_CFG5
#define USBUART_USB__PM_ACT_MSK 0x01u
#define USBUART_USB__PM_STBY_CFG CYREG_PM_STBY_CFG5
#define USBUART_USB__PM_STBY_MSK 0x01u
#define USBUART_USB__SIE_EP_INT_EN CYREG_USB_SIE_EP_INT_EN
#define USBUART_USB__SIE_EP_INT_SR CYREG_USB_SIE_EP_INT_SR
#define USBUART_USB__SIE_EP1_CNT0 CYREG_USB_SIE_EP1_CNT0
#define USBUART_USB__SIE_EP1_CNT1 CYREG_USB_SIE_EP1_CNT1
#define USBUART_USB__SIE_EP1_CR0 CYREG_USB_SIE_EP1_CR0
#define USBUART_USB__SIE_EP2_CNT0 CYREG_USB_SIE_EP2_CNT0
#define USBUART_USB__SIE_EP2_CNT1 CYREG_USB_SIE_EP2_CNT1
#define USBUART_USB__SIE_EP2_CR0 CYREG_USB_SIE_EP2_CR0
#define USBUART_USB__SIE_EP3_CNT0 CYREG_USB_SIE_EP3_CNT0
#define USBUART_USB__SIE_EP3_CNT1 CYREG_USB_SIE_EP3_CNT1
#define USBUART_USB__SIE_EP3_CR0 CYREG_USB_SIE_EP3_CR0
#define USBUART_USB__SIE_EP4_CNT0 CYREG_USB_SIE_EP4_CNT0
#define USBUART_USB__SIE_EP4_CNT1 CYREG_USB_SIE_EP4_CNT1
#define USBUART_USB__SIE_EP4_CR0 CYREG_USB_SIE_EP4_CR0
#define USBUART_USB__SIE_EP5_CNT0 CYREG_USB_SIE_EP5_CNT0
#define USBUART_USB__SIE_EP5_CNT1 CYREG_USB_SIE_EP5_CNT1
#define USBUART_USB__SIE_EP5_CR0 CYREG_USB_SIE_EP5_CR0
#define USBUART_USB__SIE_EP6_CNT0 CYREG_USB_SIE_EP6_CNT0
#define USBUART_USB__SIE_EP6_CNT1 CYREG_USB_SIE_EP6_CNT1
#define USBUART_USB__SIE_EP6_CR0 CYREG_USB_SIE_EP6_CR0
#define USBUART_USB__SIE_EP7_CNT0 CYREG_USB_SIE_EP7_CNT0
#define USBUART_USB__SIE_EP7_CNT1 CYREG_USB_SIE_EP7_CNT1
#define USBUART_USB__SIE_EP7_CR0 CYREG_USB_SIE_EP7_CR0
#define USBUART_USB__SIE_EP8_CNT0 CYREG_USB_SIE_EP8_CNT0
#define USBUART_USB__SIE_EP8_CNT1 CYREG_USB_SIE_EP8_CNT1
#define USBUART_USB__SIE_EP8_CR0 CYREG_USB_SIE_EP8_CR0
#define USBUART_USB__SOF0 CYREG_USB_SOF0
#define USBUART_USB__SOF1 CYREG_USB_SOF1
#define USBUART_USB__USB_CLK_EN CYREG_USB_USB_CLK_EN
#define USBUART_USB__USBIO_CR0 CYREG_USB_USBIO_CR0
#define USBUART_USB__USBIO_CR1 CYREG_USB_USBIO_CR1

/* ESP_UART_BUART */
#define ESP_UART_BUART_sCR_SyncCtl_CtrlReg__16BIT_CONTROL_AUX_CTL_REG CYREG_B0_UDB02_03_ACTL
#define ESP_UART_BUART_sCR_SyncCtl_CtrlReg__16BIT_CONTROL_CONTROL_REG CYREG_B0_UDB02_03_CTL
#define ESP_UART_BUART_sCR_SyncCtl_CtrlReg__16BIT_CONTROL_COUNT_REG CYREG_B0_UDB02_03_CTL
#define ESP_UART_BUART_sCR_SyncCtl_CtrlReg__16BIT_COUNT_CONTROL_REG CYREG_B0_UDB02_03_CTL
#define ESP_UART_BUART_sCR_SyncCtl_CtrlReg__16BIT_COUNT_COUNT_REG CYREG_B0_UDB02_03_CTL
#define ESP_UART_BUART_sCR_SyncCtl_CtrlReg__16BIT_MASK_MASK_REG CYREG_B0_UDB02_03_MSK
#define ESP_UART_BUART_sCR_SyncCtl_CtrlReg__16BIT_MASK_PERIOD_REG CYREG_B0_UDB02_03_MSK
#define ESP_UART_BUART_sCR_SyncCtl_CtrlReg__16BIT_PERIOD_MASK_REG CYREG_B0_UDB02_03_MSK
#define ESP_UART_BUART_sCR_SyncCtl_CtrlReg__16BIT_PERIOD_PERIOD_REG CYREG_B0_UDB02_03_MSK
#define ESP_UART_BUART_sCR_SyncCtl_CtrlReg__5__MASK 0x20u
#define ESP_UART_BUART_sCR_SyncCtl_CtrlReg__5__POS 5
#define ESP_UART_BUART_sCR_SyncCtl_CtrlReg__6__MASK 0x40u
#define ESP_UART_BUART_sCR_SyncCtl_CtrlReg__6__POS 6
#define ESP_UART_BUART_sCR_SyncCtl_CtrlReg__7__MASK 0x80u
#define ESP_UART_BUART_sCR_SyncCtl_CtrlReg__7__POS 7
#define ESP_UART_BUART_sCR_SyncCtl_CtrlReg__CONTROL_AUX_CTL_REG CYREG_B0_UDB02_ACTL
#define ESP_UART_BUART_sCR_SyncCtl_CtrlReg__CONTROL_REG CYREG_B0_UDB02_CTL
#define ESP_UART_BUART_sCR_SyncCtl_CtrlReg__CONTROL_ST_REG CYREG_B0_UDB02_ST_CTL
#define ESP_UART_BUART_sCR_SyncCtl_CtrlReg__COUNT_REG CYREG_B0_UDB02_CTL
#define ESP_UART_BUART_sCR_SyncCtl_CtrlReg__COUNT_ST_REG CYREG_B0_UDB02_ST_CTL
#define ESP_UART_BUART_sCR_SyncCtl_CtrlReg__MASK 0xE0u
#define ESP_UART_BUART_sCR_SyncCtl_CtrlReg__MASK_CTL_AUX_CTL_REG CYREG_B0_UDB02_MSK_ACTL
#define ESP_UART_BUART_sCR_SyncCtl_CtrlReg__PER_CTL_AUX_CTL_REG CYREG_B0_UDB02_MSK_ACTL
#define ESP_UART_BUART_sCR_SyncCtl_CtrlReg__PERIOD_REG CYREG_B0_UDB02_MSK
#define ESP_UART_BUART_sRX_RxBitCounter__16BIT_CONTROL_AUX_CTL_REG CYREG_B0_UDB06_07_ACTL
#define ESP_UART_BUART_sRX_RxBitCounter__16BIT_CONTROL_CONTROL_REG CYREG_B0_UDB06_07_CTL
#define ESP_UART_BUART_sRX_RxBitCounter__16BIT_CONTROL_COUNT_REG CYREG_B0_UDB06_07_CTL
#define ESP_UART_BUART_sRX_RxBitCounter__16BIT_COUNT_CONTROL_REG CYREG_B0_UDB06_07_CTL
#define ESP_UART_BUART_sRX_RxBitCounter__16BIT_COUNT_COUNT_REG CYREG_B0_UDB06_07_CTL
#define ESP_UART_BUART_sRX_RxBitCounter__16BIT_MASK_MASK_REG CYREG_B0_UDB06_07_MSK
#define ESP_UART_BUART_sRX_RxBitCounter__16BIT_MASK_PERIOD_REG CYREG_B0_UDB06_07_MSK
#define ESP_UART_BUART_sRX_RxBitCounter__16BIT_PERIOD_MASK_REG CYREG_B0_UDB06_07_MSK
#define ESP_UART_BUART_sRX_RxBitCounter__16BIT_PERIOD_PERIOD_REG CYREG_B0_UDB06_07_MSK
#define ESP_UART_BUART_sRX_RxBitCounter__CONTROL_AUX_CTL_REG CYREG_B0_UDB06_ACTL
#define ESP_UART_BUART_sRX_RxBitCounter__CONTROL_REG CYREG_B0_UDB06_CTL
#define ESP_UART_BUART_sRX_RxBitCounter__CONTROL_ST_REG CYREG_B0_UDB06_ST_CTL
#define ESP_UART_BUART_sRX_RxBitCounter__COUNT_REG CYREG_B0_UDB06_CTL
#define ESP_UART_BUART_sRX_RxBitCounter__COUNT_ST_REG CYREG_B0_UDB06_ST_CTL
#define ESP_UART_BUART_sRX_RxBitCounter__MASK_CTL_AUX_CTL_REG CYREG_B0_UDB06_MSK_ACTL
#define ESP_UART_BUART_sRX_RxBitCounter__PER_CTL_AUX_CTL_REG CYREG_B0_UDB06_MSK_ACTL
#define ESP_UART_BUART_sRX_RxBitCounter__PERIOD_REG CYREG_B0_UDB06_MSK
#define ESP_UART_BUART_sRX_RxBitCounter_ST__16BIT_STATUS_AUX_CTL_REG CYREG_B0_UDB06_07_ACTL
#define ESP_UART_BUART_sRX_RxBitCounter_ST__16BIT_STATUS_REG CYREG_B0_UDB06_07_ST
#define ESP_UART_BUART_sRX_RxBitCounter_ST__MASK_REG CYREG_B0_UDB06_MSK
#define ESP_UART_BUART_sRX_RxBitCounter_ST__MASK_ST_AUX_CTL_REG CYREG_B0_UDB06_MSK_ACTL
#define ESP_UART_BUART_sRX_RxBitCounter_ST__PER_ST_AUX_CTL_REG CYREG_B0_UDB06_MSK_ACTL
#define ESP_UART_BUART_sRX_RxBitCounter_ST__STATUS_AUX_CTL_REG CYREG_B0_UDB06_ACTL
#define ESP_UART_BUART_sRX_RxBitCounter_ST__STATUS_CNT_REG CYREG_B0_UDB06_ST_CTL
#define ESP_UART_BUART_sRX_RxBitCounter_ST__STATUS_CONTROL_REG CYREG_B0_UDB06_ST_CTL
#define ESP_UART_BUART_sRX_RxBitCounter_ST__STATUS_REG CYREG_B0_UDB06_ST
#define ESP_UART_BUART_sRX_RxShifter_u0__16BIT_A0_REG CYREG_B1_UDB07_08_A0
#define ESP_UART_BUART_sRX_RxShifter_u0__16BIT_A1_REG CYREG_B1_UDB07_08_A1
#define ESP_UART_BUART_sRX_RxShifter_u0__16BIT_D0_REG CYREG_B1_UDB07_08_D0
#define ESP_UART_BUART_sRX_RxShifter_u0__16BIT_D1_REG CYREG_B1_UDB07_08_D1
#define ESP_UART_BUART_sRX_RxShifter_u0__16BIT_DP_AUX_CTL_REG CYREG_B1_UDB07_08_ACTL
#define ESP_UART_BUART_sRX_RxShifter_u0__16BIT_F0_REG CYREG_B1_UDB07_08_F0
#define ESP_UART_BUART_sRX_RxShifter_u0__16BIT_F1_REG CYREG_B1_UDB07_08_F1
#define ESP_UART_BUART_sRX_RxShifter_u0__A0_A1_REG CYREG_B1_UDB07_A0_A1
#define ESP_UART_BUART_sRX_RxShifter_u0__A0_REG CYREG_B1_UDB07_A0
#define ESP_UART_BUART_sRX_RxShifter_u0__A1_REG CYREG_B1_UDB07_A1
#define ESP_UART_BUART_sRX_RxShifter_u0__D0_D1_REG CYREG_B1_UDB07_D0_D1
#define ESP_UART_BUART_sRX_RxShifter_u0__D0_REG CYREG_B1_UDB07_D0
#define ESP_UART_BUART_sRX_RxShifter_u0__D1_REG CYREG_B1_UDB07_D1
#define ESP_UART_BUART_sRX_RxShifter_u0__DP_AUX_CTL_REG CYREG_B1_UDB07_ACTL
#define ESP_UART_BUART_sRX_RxShifter_u0__F0_F1_REG CYREG_B1_UDB07_F0_F1
#define ESP_UART_BUART_sRX_RxShifter_u0__F0_REG CYREG_B1_UDB07_F0
#define ESP_UART_BUART_sRX_RxShifter_u0__F1_REG CYREG_B1_UDB07_F1
#define ESP_UART_BUART_sRX_RxSts__0__MASK 0x01u
#define ESP_UART_BUART_sRX_RxSts__0__POS 0
#define ESP_UART_BUART_sRX_RxSts__1__MASK 0x02u
#define ESP_UART_BUART_sRX_RxSts__1__POS 1
#define ESP_UART_BUART_sRX_RxSts__16BIT_STATUS_AUX_CTL_REG CYREG_B1_UDB04_05_ACTL
#define ESP_UART_BUART_sRX_RxSts__16BIT_STATUS_REG CYREG_B1_UDB04_05_ST
#define ESP_UART_BUART_sRX_RxSts__3__MASK 0x08u
#define ESP_UART_BUART_sRX_RxSts__3__POS 3
#define ESP_UART_BUART_sRX_RxSts__4__MASK 0x10u
#define ESP_UART_BUART_sRX_RxSts__4__POS 4
#define ESP_UART_BUART_sRX_RxSts__5__MASK 0x20u
#define ESP_UART_BUART_sRX_RxSts__5__POS 5
#define ESP_UART_BUART_sRX_RxSts__6__MASK 0x40u
#define ESP_UART_BUART_sRX_RxSts__6__POS 6
#define ESP_UART_BUART_sRX_RxSts__MASK 0x7Bu
#define ESP_UART_BUART_sRX_RxSts__MASK_REG CYREG_B1_UDB04_MSK
#define ESP_UART_BUART_sRX_RxSts__STATUS_AUX_CTL_REG CYREG_B1_UDB04_ACTL
#define ESP_UART_BUART_sRX_RxSts__STATUS_REG CYREG_B1_UDB04_ST
#define ESP_UART_BUART_sTX_sCLOCK_TxBitCounter__16BIT_CONTROL_AUX_CTL_REG CYREG_B1_UDB05_06_ACTL
#define ESP_UART_BUART_sTX_sCLOCK_TxBitCounter__16BIT_CONTROL_CONTROL_REG CYREG_B1_UDB05_06_CTL
#define ESP_UART_BUART_sTX_sCLOCK_TxBitCounter__16BIT_CONTROL_COUNT_REG CYREG_B1_UDB05_06_CTL
#define ESP_UART_BUART_sTX_sCLOCK_TxBitCounter__16BIT_COUNT_CONTROL_REG CYREG_B1_UDB05_06_CTL
#define ESP_UART_BUART_sTX_sCLOCK_TxBitCounter__16BIT_COUNT_COUNT_REG CYREG_B1_UDB05_06_CTL
#define ESP_UART_BUART_sTX_sCLOCK_TxBitCounter__16BIT_MASK_MASK_REG CYREG_B1_UDB05_06_MSK
#define ESP_UART_BUART_sTX_sCLOCK_TxBitCounter__16BIT_MASK_PERIOD_REG CYREG_B1_UDB05_06_MSK
#define ESP_UART_BUART_sTX_sCLOCK_TxBitCounter__16BIT_PERIOD_MASK_REG CYREG_B1_UDB05_06_MSK
#define ESP_UART_BUART_sTX_sCLOCK_TxBitCounter__16BIT_PERIOD_PERIOD_REG CYREG_B1_UDB05_06_MSK
#define ESP_UART_BUART_sTX_sCLOCK_TxBitCounter__CONTROL_AUX_CTL_REG CYREG_B1_UDB05_ACTL
#define ESP_UART_BUART_sTX_sCLOCK_TxBitCounter__CONTROL_REG CYREG_B1_UDB05_CTL
#define ESP_UART_BUART_sTX_sCLOCK_TxBitCounter__CONTROL_ST_REG CYREG_B1_UDB05_ST_CTL
#define ESP_UART_BUART_sTX_sCLOCK_TxBitCounter__COUNT_REG CYREG_B1_UDB05_CTL
#define ESP_UART_BUART_sTX_sCLOCK_TxBitCounter__COUNT_ST_REG CYREG_B1_UDB05_ST_CTL
#define ESP_UART_BUART_sTX_sCLOCK_TxBitCounter__MASK_CTL_AUX_CTL_REG CYREG_B1_UDB05_MSK_ACTL
#define ESP_UART_BUART_sTX_sCLOCK_TxBitCounter__PER_CTL_AUX_CTL_REG CYREG_B1_UDB05_MSK_ACTL
#define ESP_UART_BUART_sTX_sCLOCK_TxBitCounter__PERIOD_REG CYREG_B1_UDB05_MSK
#define ESP_UART_BUART_sTX_sCLOCK_TxBitCounter_ST__16BIT_STATUS_AUX_CTL_REG CYREG_B1_UDB05_06_ACTL
#define ESP_UART_BUART_sTX_sCLOCK_TxBitCounter_ST__16BIT_STATUS_REG CYREG_B1_UDB05_06_ST
#define ESP_UART_BUART_sTX_sCLOCK_TxBitCounter_ST__MASK_REG CYREG_B1_UDB05_MSK
#define ESP_UART_BUART_sTX_sCLOCK_TxBitCounter_ST__MASK_ST_AUX_CTL_REG CYREG_B1_UDB05_MSK_ACTL
#define ESP_UART_BUART_sTX_sCLOCK_TxBitCounter_ST__PER_ST_AUX_CTL_REG CYREG_B1_UDB05_MSK_ACTL
#define ESP_UART_BUART_sTX_sCLOCK_TxBitCounter_ST__STATUS_AUX_CTL_REG CYREG_B1_UDB05_ACTL
#define ESP_UART_BUART_sTX_sCLOCK_TxBitCounter_ST__STATUS_CNT_REG CYREG_B1_UDB05_ST_CTL
#define ESP_UART_BUART_sTX_sCLOCK_TxBitCounter_ST__STATUS_CONTROL_REG CYREG_B1_UDB05_ST_CTL
#define ESP_UART_BUART_sTX_sCLOCK_TxBitCounter_ST__STATUS_REG CYREG_B1_UDB05_ST
#define ESP_UART_BUART_sTX_TxShifter_u0__A0_A1_REG CYREG_B1_UDB11_A0_A1
#define ESP_UART_BUART_sTX_TxShifter_u0__A0_REG CYREG_B1_UDB11_A0
#define ESP_UART_BUART_sTX_TxShifter_u0__A1_REG CYREG_B1_UDB11_A1
#define ESP_UART_BUART_sTX_TxShifter_u0__D0_D1_REG CYREG_B1_UDB11_D0_D1
#define ESP_UART_BUART_sTX_TxShifter_u0__D0_REG CYREG_B1_UDB11_D0
#define ESP_UART_BUART_sTX_TxShifter_u0__D1_REG CYREG_B1_UDB11_D1
#define ESP_UART_BUART_sTX_TxShifter_u0__DP_AUX_CTL_REG CYREG_B1_UDB11_ACTL
#define ESP_UART_BUART_sTX_TxShifter_u0__F0_F1_REG CYREG_B1_UDB11_F0_F1
#define ESP_UART_BUART_sTX_TxShifter_u0__F0_REG CYREG_B1_UDB11_F0
#define ESP_UART_BUART_sTX_TxShifter_u0__F1_REG CYREG_B1_UDB11_F1
#define ESP_UART_BUART_sTX_TxSts__0__MASK 0x01u
#define ESP_UART_BUART_sTX_TxSts__0__POS 0
#define ESP_UART_BUART_sTX_TxSts__1__MASK 0x02u
#define ESP_UART_BUART_sTX_TxSts__1__POS 1
#define ESP_UART_BUART_sTX_TxSts__16BIT_STATUS_AUX_CTL_REG CYREG_B1_UDB08_09_ACTL
#define ESP_UART_BUART_sTX_TxSts__16BIT_STATUS_REG CYREG_B1_UDB08_09_ST
#define ESP_UART_BUART_sTX_TxSts__2__MASK 0x04u
#define ESP_UART_BUART_sTX_TxSts__2__POS 2
#define ESP_UART_BUART_sTX_TxSts__3__MASK 0x08u
#define ESP_UART_BUART_sTX_TxSts__3__POS 3
#define ESP_UART_BUART_sTX_TxSts__MASK 0x0Fu
#define ESP_UART_BUART_sTX_TxSts__MASK_REG CYREG_B1_UDB08_MSK
#define ESP_UART_BUART_sTX_TxSts__STATUS_AUX_CTL_REG CYREG_B1_UDB08_ACTL
#define ESP_UART_BUART_sTX_TxSts__STATUS_REG CYREG_B1_UDB08_ST

/* ESP_UART_IntClock */
#define ESP_UART_IntClock__CFG0 CYREG_CLKDIST_DCFG4_CFG0
#define ESP_UART_IntClock__CFG1 CYREG_CLKDIST_DCFG4_CFG1
#define ESP_UART_IntClock__CFG2 CYREG_CLKDIST_DCFG4_CFG2
#define ESP_UART_IntClock__CFG2_SRC_SEL_MASK 0x07u
#define ESP_UART_IntClock__INDEX 0x04u
#define ESP_UART_IntClock__PM_ACT_CFG CYREG_PM_ACT_CFG2
#define ESP_UART_IntClock__PM_ACT_MSK 0x10u
#define ESP_UART_IntClock__PM_STBY_CFG CYREG_PM_STBY_CFG2
#define ESP_UART_IntClock__PM_STBY_MSK 0x10u

/* ESP_UART_RX */
#define ESP_UART_RX__0__INTTYPE CYREG_PICU3_INTTYPE1
#define ESP_UART_RX__0__MASK 0x02u
#define ESP_UART_RX__0__PC CYREG_PRT3_PC1
#define ESP_UART_RX__0__PORT 3u
#define ESP_UART_RX__0__SHIFT 1u
#define ESP_UART_RX__AG CYREG_PRT3_AG
#define ESP_UART_RX__AMUX CYREG_PRT3_AMUX
#define ESP_UART_RX__BIE CYREG_PRT3_BIE
#define ESP_UART_RX__BIT_MASK CYREG_PRT3_BIT_MASK
#define ESP_UART_RX__BYP CYREG_PRT3_BYP
#define ESP_UART_RX__CTL CYREG_PRT3_CTL
#define ESP_UART_RX__DM0 CYREG_PRT3_DM0
#define ESP_UART_RX__DM1 CYREG_PRT3_DM1
#define ESP_UART_RX__DM2 CYREG_PRT3_DM2
#define ESP_UART_RX__DR CYREG_PRT3_DR
#define ESP_UART_RX__INP_DIS CYREG_PRT3_INP_DIS
#define ESP_UART_RX__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU3_BASE
#define ESP_UART_RX__LCD_COM_SEG CYREG_PRT3_LCD_COM_SEG
#define ESP_UART_RX__LCD_EN CYREG_PRT3_LCD_EN
#define ESP_UART_RX__MASK 0x02u
#define ESP_UART_RX__PORT 3u
#define ESP_UART_RX__PRT CYREG_PRT3_PRT
#define ESP_UART_RX__PRTDSI__CAPS_SEL CYREG_PRT3_CAPS_SEL
#define ESP_UART_RX__PRTDSI__DBL_SYNC_IN CYREG_PRT3_DBL_SYNC_IN
#define ESP_UART_RX__PRTDSI__OE_SEL0 CYREG_PRT3_OE_SEL0
#define ESP_UART_RX__PRTDSI__OE_SEL1 CYREG_PRT3_OE_SEL1
#define ESP_UART_RX__PRTDSI__OUT_SEL0 CYREG_PRT3_OUT_SEL0
#define ESP_UART_RX__PRTDSI__OUT_SEL1 CYREG_PRT3_OUT_SEL1
#define ESP_UART_RX__PRTDSI__SYNC_OUT CYREG_PRT3_SYNC_OUT
#define ESP_UART_RX__PS CYREG_PRT3_PS
#define ESP_UART_RX__SHIFT 1u
#define ESP_UART_RX__SLW CYREG_PRT3_SLW

/* ESP_UART_TX */
#define ESP_UART_TX__0__INTTYPE CYREG_PICU3_INTTYPE0
#define ESP_UART_TX__0__MASK 0x01u
#define ESP_UART_TX__0__PC CYREG_PRT3_PC0
#define ESP_UART_TX__0__PORT 3u
#define ESP_UART_TX__0__SHIFT 0u
#define ESP_UART_TX__AG CYREG_PRT3_AG
#define ESP_UART_TX__AMUX CYREG_PRT3_AMUX
#define ESP_UART_TX__BIE CYREG_PRT3_BIE
#define ESP_UART_TX__BIT_MASK CYREG_PRT3_BIT_MASK
#define ESP_UART_TX__BYP CYREG_PRT3_BYP
#define ESP_UART_TX__CTL CYREG_PRT3_CTL
#define ESP_UART_TX__DM0 CYREG_PRT3_DM0
#define ESP_UART_TX__DM1 CYREG_PRT3_DM1
#define ESP_UART_TX__DM2 CYREG_PRT3_DM2
#define ESP_UART_TX__DR CYREG_PRT3_DR
#define ESP_UART_TX__INP_DIS CYREG_PRT3_INP_DIS
#define ESP_UART_TX__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU3_BASE
#define ESP_UART_TX__LCD_COM_SEG CYREG_PRT3_LCD_COM_SEG
#define ESP_UART_TX__LCD_EN CYREG_PRT3_LCD_EN
#define ESP_UART_TX__MASK 0x01u
#define ESP_UART_TX__PORT 3u
#define ESP_UART_TX__PRT CYREG_PRT3_PRT
#define ESP_UART_TX__PRTDSI__CAPS_SEL CYREG_PRT3_CAPS_SEL
#define ESP_UART_TX__PRTDSI__DBL_SYNC_IN CYREG_PRT3_DBL_SYNC_IN
#define ESP_UART_TX__PRTDSI__OE_SEL0 CYREG_PRT3_OE_SEL0
#define ESP_UART_TX__PRTDSI__OE_SEL1 CYREG_PRT3_OE_SEL1
#define ESP_UART_TX__PRTDSI__OUT_SEL0 CYREG_PRT3_OUT_SEL0
#define ESP_UART_TX__PRTDSI__OUT_SEL1 CYREG_PRT3_OUT_SEL1
#define ESP_UART_TX__PRTDSI__SYNC_OUT CYREG_PRT3_SYNC_OUT
#define ESP_UART_TX__PS CYREG_PRT3_PS
#define ESP_UART_TX__SHIFT 0u
#define ESP_UART_TX__SLW CYREG_PRT3_SLW

/* VDAC_DMA */
#define VDAC_DMA__DRQ_CTL CYREG_IDMUX_DRQ_CTL0
#define VDAC_DMA__DRQ_NUMBER 0u
#define VDAC_DMA__NUMBEROF_TDS 0u
#define VDAC_DMA__PRIORITY 2u
#define VDAC_DMA__TERMIN_EN 0u
#define VDAC_DMA__TERMIN_SEL 0u
#define VDAC_DMA__TERMOUT0_EN 1u
#define VDAC_DMA__TERMOUT0_SEL 0u
#define VDAC_DMA__TERMOUT1_EN 0u
#define VDAC_DMA__TERMOUT1_SEL 0u

/* emFile_1_Clock_1 */
#define emFile_1_Clock_1__CFG0 CYREG_CLKDIST_DCFG0_CFG0
#define emFile_1_Clock_1__CFG1 CYREG_CLKDIST_DCFG0_CFG1
#define emFile_1_Clock_1__CFG2 CYREG_CLKDIST_DCFG0_CFG2
#define emFile_1_Clock_1__CFG2_SRC_SEL_MASK 0x07u
#define emFile_1_Clock_1__INDEX 0x00u
#define emFile_1_Clock_1__PM_ACT_CFG CYREG_PM_ACT_CFG2
#define emFile_1_Clock_1__PM_ACT_MSK 0x01u
#define emFile_1_Clock_1__PM_STBY_CFG CYREG_PM_STBY_CFG2
#define emFile_1_Clock_1__PM_STBY_MSK 0x01u

/* emFile_1_miso0 */
#define emFile_1_miso0__0__INTTYPE CYREG_PICU3_INTTYPE6
#define emFile_1_miso0__0__MASK 0x40u
#define emFile_1_miso0__0__PC CYREG_PRT3_PC6
#define emFile_1_miso0__0__PORT 3u
#define emFile_1_miso0__0__SHIFT 6u
#define emFile_1_miso0__AG CYREG_PRT3_AG
#define emFile_1_miso0__AMUX CYREG_PRT3_AMUX
#define emFile_1_miso0__BIE CYREG_PRT3_BIE
#define emFile_1_miso0__BIT_MASK CYREG_PRT3_BIT_MASK
#define emFile_1_miso0__BYP CYREG_PRT3_BYP
#define emFile_1_miso0__CTL CYREG_PRT3_CTL
#define emFile_1_miso0__DM0 CYREG_PRT3_DM0
#define emFile_1_miso0__DM1 CYREG_PRT3_DM1
#define emFile_1_miso0__DM2 CYREG_PRT3_DM2
#define emFile_1_miso0__DR CYREG_PRT3_DR
#define emFile_1_miso0__INP_DIS CYREG_PRT3_INP_DIS
#define emFile_1_miso0__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU3_BASE
#define emFile_1_miso0__LCD_COM_SEG CYREG_PRT3_LCD_COM_SEG
#define emFile_1_miso0__LCD_EN CYREG_PRT3_LCD_EN
#define emFile_1_miso0__MASK 0x40u
#define emFile_1_miso0__PORT 3u
#define emFile_1_miso0__PRT CYREG_PRT3_PRT
#define emFile_1_miso0__PRTDSI__CAPS_SEL CYREG_PRT3_CAPS_SEL
#define emFile_1_miso0__PRTDSI__DBL_SYNC_IN CYREG_PRT3_DBL_SYNC_IN
#define emFile_1_miso0__PRTDSI__OE_SEL0 CYREG_PRT3_OE_SEL0
#define emFile_1_miso0__PRTDSI__OE_SEL1 CYREG_PRT3_OE_SEL1
#define emFile_1_miso0__PRTDSI__OUT_SEL0 CYREG_PRT3_OUT_SEL0
#define emFile_1_miso0__PRTDSI__OUT_SEL1 CYREG_PRT3_OUT_SEL1
#define emFile_1_miso0__PRTDSI__SYNC_OUT CYREG_PRT3_SYNC_OUT
#define emFile_1_miso0__PS CYREG_PRT3_PS
#define emFile_1_miso0__SHIFT 6u
#define emFile_1_miso0__SLW CYREG_PRT3_SLW

/* emFile_1_mosi0 */
#define emFile_1_mosi0__0__INTTYPE CYREG_PICU3_INTTYPE5
#define emFile_1_mosi0__0__MASK 0x20u
#define emFile_1_mosi0__0__PC CYREG_PRT3_PC5
#define emFile_1_mosi0__0__PORT 3u
#define emFile_1_mosi0__0__SHIFT 5u
#define emFile_1_mosi0__AG CYREG_PRT3_AG
#define emFile_1_mosi0__AMUX CYREG_PRT3_AMUX
#define emFile_1_mosi0__BIE CYREG_PRT3_BIE
#define emFile_1_mosi0__BIT_MASK CYREG_PRT3_BIT_MASK
#define emFile_1_mosi0__BYP CYREG_PRT3_BYP
#define emFile_1_mosi0__CTL CYREG_PRT3_CTL
#define emFile_1_mosi0__DM0 CYREG_PRT3_DM0
#define emFile_1_mosi0__DM1 CYREG_PRT3_DM1
#define emFile_1_mosi0__DM2 CYREG_PRT3_DM2
#define emFile_1_mosi0__DR CYREG_PRT3_DR
#define emFile_1_mosi0__INP_DIS CYREG_PRT3_INP_DIS
#define emFile_1_mosi0__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU3_BASE
#define emFile_1_mosi0__LCD_COM_SEG CYREG_PRT3_LCD_COM_SEG
#define emFile_1_mosi0__LCD_EN CYREG_PRT3_LCD_EN
#define emFile_1_mosi0__MASK 0x20u
#define emFile_1_mosi0__PORT 3u
#define emFile_1_mosi0__PRT CYREG_PRT3_PRT
#define emFile_1_mosi0__PRTDSI__CAPS_SEL CYREG_PRT3_CAPS_SEL
#define emFile_1_mosi0__PRTDSI__DBL_SYNC_IN CYREG_PRT3_DBL_SYNC_IN
#define emFile_1_mosi0__PRTDSI__OE_SEL0 CYREG_PRT3_OE_SEL0
#define emFile_1_mosi0__PRTDSI__OE_SEL1 CYREG_PRT3_OE_SEL1
#define emFile_1_mosi0__PRTDSI__OUT_SEL0 CYREG_PRT3_OUT_SEL0
#define emFile_1_mosi0__PRTDSI__OUT_SEL1 CYREG_PRT3_OUT_SEL1
#define emFile_1_mosi0__PRTDSI__SYNC_OUT CYREG_PRT3_SYNC_OUT
#define emFile_1_mosi0__PS CYREG_PRT3_PS
#define emFile_1_mosi0__SHIFT 5u
#define emFile_1_mosi0__SLW CYREG_PRT3_SLW

/* emFile_1_sclk0 */
#define emFile_1_sclk0__0__INTTYPE CYREG_PICU3_INTTYPE7
#define emFile_1_sclk0__0__MASK 0x80u
#define emFile_1_sclk0__0__PC CYREG_PRT3_PC7
#define emFile_1_sclk0__0__PORT 3u
#define emFile_1_sclk0__0__SHIFT 7u
#define emFile_1_sclk0__AG CYREG_PRT3_AG
#define emFile_1_sclk0__AMUX CYREG_PRT3_AMUX
#define emFile_1_sclk0__BIE CYREG_PRT3_BIE
#define emFile_1_sclk0__BIT_MASK CYREG_PRT3_BIT_MASK
#define emFile_1_sclk0__BYP CYREG_PRT3_BYP
#define emFile_1_sclk0__CTL CYREG_PRT3_CTL
#define emFile_1_sclk0__DM0 CYREG_PRT3_DM0
#define emFile_1_sclk0__DM1 CYREG_PRT3_DM1
#define emFile_1_sclk0__DM2 CYREG_PRT3_DM2
#define emFile_1_sclk0__DR CYREG_PRT3_DR
#define emFile_1_sclk0__INP_DIS CYREG_PRT3_INP_DIS
#define emFile_1_sclk0__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU3_BASE
#define emFile_1_sclk0__LCD_COM_SEG CYREG_PRT3_LCD_COM_SEG
#define emFile_1_sclk0__LCD_EN CYREG_PRT3_LCD_EN
#define emFile_1_sclk0__MASK 0x80u
#define emFile_1_sclk0__PORT 3u
#define emFile_1_sclk0__PRT CYREG_PRT3_PRT
#define emFile_1_sclk0__PRTDSI__CAPS_SEL CYREG_PRT3_CAPS_SEL
#define emFile_1_sclk0__PRTDSI__DBL_SYNC_IN CYREG_PRT3_DBL_SYNC_IN
#define emFile_1_sclk0__PRTDSI__OE_SEL0 CYREG_PRT3_OE_SEL0
#define emFile_1_sclk0__PRTDSI__OE_SEL1 CYREG_PRT3_OE_SEL1
#define emFile_1_sclk0__PRTDSI__OUT_SEL0 CYREG_PRT3_OUT_SEL0
#define emFile_1_sclk0__PRTDSI__OUT_SEL1 CYREG_PRT3_OUT_SEL1
#define emFile_1_sclk0__PRTDSI__SYNC_OUT CYREG_PRT3_SYNC_OUT
#define emFile_1_sclk0__PS CYREG_PRT3_PS
#define emFile_1_sclk0__SHIFT 7u
#define emFile_1_sclk0__SLW CYREG_PRT3_SLW

/* emFile_1_SPI0_BSPIM */
#define emFile_1_SPI0_BSPIM_BitCounter__16BIT_CONTROL_AUX_CTL_REG CYREG_B0_UDB05_06_ACTL
#define emFile_1_SPI0_BSPIM_BitCounter__16BIT_CONTROL_CONTROL_REG CYREG_B0_UDB05_06_CTL
#define emFile_1_SPI0_BSPIM_BitCounter__16BIT_CONTROL_COUNT_REG CYREG_B0_UDB05_06_CTL
#define emFile_1_SPI0_BSPIM_BitCounter__16BIT_COUNT_CONTROL_REG CYREG_B0_UDB05_06_CTL
#define emFile_1_SPI0_BSPIM_BitCounter__16BIT_COUNT_COUNT_REG CYREG_B0_UDB05_06_CTL
#define emFile_1_SPI0_BSPIM_BitCounter__16BIT_MASK_MASK_REG CYREG_B0_UDB05_06_MSK
#define emFile_1_SPI0_BSPIM_BitCounter__16BIT_MASK_PERIOD_REG CYREG_B0_UDB05_06_MSK
#define emFile_1_SPI0_BSPIM_BitCounter__16BIT_PERIOD_MASK_REG CYREG_B0_UDB05_06_MSK
#define emFile_1_SPI0_BSPIM_BitCounter__16BIT_PERIOD_PERIOD_REG CYREG_B0_UDB05_06_MSK
#define emFile_1_SPI0_BSPIM_BitCounter__CONTROL_AUX_CTL_REG CYREG_B0_UDB05_ACTL
#define emFile_1_SPI0_BSPIM_BitCounter__CONTROL_REG CYREG_B0_UDB05_CTL
#define emFile_1_SPI0_BSPIM_BitCounter__CONTROL_ST_REG CYREG_B0_UDB05_ST_CTL
#define emFile_1_SPI0_BSPIM_BitCounter__COUNT_REG CYREG_B0_UDB05_CTL
#define emFile_1_SPI0_BSPIM_BitCounter__COUNT_ST_REG CYREG_B0_UDB05_ST_CTL
#define emFile_1_SPI0_BSPIM_BitCounter__MASK_CTL_AUX_CTL_REG CYREG_B0_UDB05_MSK_ACTL
#define emFile_1_SPI0_BSPIM_BitCounter__PER_CTL_AUX_CTL_REG CYREG_B0_UDB05_MSK_ACTL
#define emFile_1_SPI0_BSPIM_BitCounter__PERIOD_REG CYREG_B0_UDB05_MSK
#define emFile_1_SPI0_BSPIM_BitCounter_ST__16BIT_STATUS_AUX_CTL_REG CYREG_B0_UDB05_06_ACTL
#define emFile_1_SPI0_BSPIM_BitCounter_ST__16BIT_STATUS_REG CYREG_B0_UDB05_06_ST
#define emFile_1_SPI0_BSPIM_BitCounter_ST__MASK_REG CYREG_B0_UDB05_MSK
#define emFile_1_SPI0_BSPIM_BitCounter_ST__MASK_ST_AUX_CTL_REG CYREG_B0_UDB05_MSK_ACTL
#define emFile_1_SPI0_BSPIM_BitCounter_ST__PER_ST_AUX_CTL_REG CYREG_B0_UDB05_MSK_ACTL
#define emFile_1_SPI0_BSPIM_BitCounter_ST__STATUS_AUX_CTL_REG CYREG_B0_UDB05_ACTL
#define emFile_1_SPI0_BSPIM_BitCounter_ST__STATUS_CNT_REG CYREG_B0_UDB05_ST_CTL
#define emFile_1_SPI0_BSPIM_BitCounter_ST__STATUS_CONTROL_REG CYREG_B0_UDB05_ST_CTL
#define emFile_1_SPI0_BSPIM_BitCounter_ST__STATUS_REG CYREG_B0_UDB05_ST
#define emFile_1_SPI0_BSPIM_RxStsReg__16BIT_STATUS_AUX_CTL_REG CYREG_B1_UDB06_07_ACTL
#define emFile_1_SPI0_BSPIM_RxStsReg__16BIT_STATUS_REG CYREG_B1_UDB06_07_ST
#define emFile_1_SPI0_BSPIM_RxStsReg__4__MASK 0x10u
#define emFile_1_SPI0_BSPIM_RxStsReg__4__POS 4
#define emFile_1_SPI0_BSPIM_RxStsReg__5__MASK 0x20u
#define emFile_1_SPI0_BSPIM_RxStsReg__5__POS 5
#define emFile_1_SPI0_BSPIM_RxStsReg__6__MASK 0x40u
#define emFile_1_SPI0_BSPIM_RxStsReg__6__POS 6
#define emFile_1_SPI0_BSPIM_RxStsReg__MASK 0x70u
#define emFile_1_SPI0_BSPIM_RxStsReg__MASK_REG CYREG_B1_UDB06_MSK
#define emFile_1_SPI0_BSPIM_RxStsReg__STATUS_AUX_CTL_REG CYREG_B1_UDB06_ACTL
#define emFile_1_SPI0_BSPIM_RxStsReg__STATUS_REG CYREG_B1_UDB06_ST
#define emFile_1_SPI0_BSPIM_sR8_Dp_u0__16BIT_A0_REG CYREG_B0_UDB08_09_A0
#define emFile_1_SPI0_BSPIM_sR8_Dp_u0__16BIT_A1_REG CYREG_B0_UDB08_09_A1
#define emFile_1_SPI0_BSPIM_sR8_Dp_u0__16BIT_D0_REG CYREG_B0_UDB08_09_D0
#define emFile_1_SPI0_BSPIM_sR8_Dp_u0__16BIT_D1_REG CYREG_B0_UDB08_09_D1
#define emFile_1_SPI0_BSPIM_sR8_Dp_u0__16BIT_DP_AUX_CTL_REG CYREG_B0_UDB08_09_ACTL
#define emFile_1_SPI0_BSPIM_sR8_Dp_u0__16BIT_F0_REG CYREG_B0_UDB08_09_F0
#define emFile_1_SPI0_BSPIM_sR8_Dp_u0__16BIT_F1_REG CYREG_B0_UDB08_09_F1
#define emFile_1_SPI0_BSPIM_sR8_Dp_u0__A0_A1_REG CYREG_B0_UDB08_A0_A1
#define emFile_1_SPI0_BSPIM_sR8_Dp_u0__A0_REG CYREG_B0_UDB08_A0
#define emFile_1_SPI0_BSPIM_sR8_Dp_u0__A1_REG CYREG_B0_UDB08_A1
#define emFile_1_SPI0_BSPIM_sR8_Dp_u0__D0_D1_REG CYREG_B0_UDB08_D0_D1
#define emFile_1_SPI0_BSPIM_sR8_Dp_u0__D0_REG CYREG_B0_UDB08_D0
#define emFile_1_SPI0_BSPIM_sR8_Dp_u0__D1_REG CYREG_B0_UDB08_D1
#define emFile_1_SPI0_BSPIM_sR8_Dp_u0__DP_AUX_CTL_REG CYREG_B0_UDB08_ACTL
#define emFile_1_SPI0_BSPIM_sR8_Dp_u0__F0_F1_REG CYREG_B0_UDB08_F0_F1
#define emFile_1_SPI0_BSPIM_sR8_Dp_u0__F0_REG CYREG_B0_UDB08_F0
#define emFile_1_SPI0_BSPIM_sR8_Dp_u0__F1_REG CYREG_B0_UDB08_F1
#define emFile_1_SPI0_BSPIM_TxStsReg__0__MASK 0x01u
#define emFile_1_SPI0_BSPIM_TxStsReg__0__POS 0
#define emFile_1_SPI0_BSPIM_TxStsReg__1__MASK 0x02u
#define emFile_1_SPI0_BSPIM_TxStsReg__1__POS 1
#define emFile_1_SPI0_BSPIM_TxStsReg__16BIT_STATUS_AUX_CTL_REG CYREG_B0_UDB03_04_ACTL
#define emFile_1_SPI0_BSPIM_TxStsReg__16BIT_STATUS_REG CYREG_B0_UDB03_04_ST
#define emFile_1_SPI0_BSPIM_TxStsReg__2__MASK 0x04u
#define emFile_1_SPI0_BSPIM_TxStsReg__2__POS 2
#define emFile_1_SPI0_BSPIM_TxStsReg__3__MASK 0x08u
#define emFile_1_SPI0_BSPIM_TxStsReg__3__POS 3
#define emFile_1_SPI0_BSPIM_TxStsReg__4__MASK 0x10u
#define emFile_1_SPI0_BSPIM_TxStsReg__4__POS 4
#define emFile_1_SPI0_BSPIM_TxStsReg__MASK 0x1Fu
#define emFile_1_SPI0_BSPIM_TxStsReg__MASK_REG CYREG_B0_UDB03_MSK
#define emFile_1_SPI0_BSPIM_TxStsReg__STATUS_AUX_CTL_REG CYREG_B0_UDB03_ACTL
#define emFile_1_SPI0_BSPIM_TxStsReg__STATUS_REG CYREG_B0_UDB03_ST

/* emFile_1_SPI0_CS */
#define emFile_1_SPI0_CS__0__INTTYPE CYREG_PICU3_INTTYPE4
#define emFile_1_SPI0_CS__0__MASK 0x10u
#define emFile_1_SPI0_CS__0__PC CYREG_PRT3_PC4
#define emFile_1_SPI0_CS__0__PORT 3u
#define emFile_1_SPI0_CS__0__SHIFT 4u
#define emFile_1_SPI0_CS__AG CYREG_PRT3_AG
#define emFile_1_SPI0_CS__AMUX CYREG_PRT3_AMUX
#define emFile_1_SPI0_CS__BIE CYREG_PRT3_BIE
#define emFile_1_SPI0_CS__BIT_MASK CYREG_PRT3_BIT_MASK
#define emFile_1_SPI0_CS__BYP CYREG_PRT3_BYP
#define emFile_1_SPI0_CS__CTL CYREG_PRT3_CTL
#define emFile_1_SPI0_CS__DM0 CYREG_PRT3_DM0
#define emFile_1_SPI0_CS__DM1 CYREG_PRT3_DM1
#define emFile_1_SPI0_CS__DM2 CYREG_PRT3_DM2
#define emFile_1_SPI0_CS__DR CYREG_PRT3_DR
#define emFile_1_SPI0_CS__INP_DIS CYREG_PRT3_INP_DIS
#define emFile_1_SPI0_CS__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU3_BASE
#define emFile_1_SPI0_CS__LCD_COM_SEG CYREG_PRT3_LCD_COM_SEG
#define emFile_1_SPI0_CS__LCD_EN CYREG_PRT3_LCD_EN
#define emFile_1_SPI0_CS__MASK 0x10u
#define emFile_1_SPI0_CS__PORT 3u
#define emFile_1_SPI0_CS__PRT CYREG_PRT3_PRT
#define emFile_1_SPI0_CS__PRTDSI__CAPS_SEL CYREG_PRT3_CAPS_SEL
#define emFile_1_SPI0_CS__PRTDSI__DBL_SYNC_IN CYREG_PRT3_DBL_SYNC_IN
#define emFile_1_SPI0_CS__PRTDSI__OE_SEL0 CYREG_PRT3_OE_SEL0
#define emFile_1_SPI0_CS__PRTDSI__OE_SEL1 CYREG_PRT3_OE_SEL1
#define emFile_1_SPI0_CS__PRTDSI__OUT_SEL0 CYREG_PRT3_OUT_SEL0
#define emFile_1_SPI0_CS__PRTDSI__OUT_SEL1 CYREG_PRT3_OUT_SEL1
#define emFile_1_SPI0_CS__PRTDSI__SYNC_OUT CYREG_PRT3_SYNC_OUT
#define emFile_1_SPI0_CS__PS CYREG_PRT3_PS
#define emFile_1_SPI0_CS__SHIFT 4u
#define emFile_1_SPI0_CS__SLW CYREG_PRT3_SLW

/* SampleClk */
#define SampleClk__CFG0 CYREG_CLKDIST_DCFG5_CFG0
#define SampleClk__CFG1 CYREG_CLKDIST_DCFG5_CFG1
#define SampleClk__CFG2 CYREG_CLKDIST_DCFG5_CFG2
#define SampleClk__CFG2_SRC_SEL_MASK 0x07u
#define SampleClk__INDEX 0x05u
#define SampleClk__PM_ACT_CFG CYREG_PM_ACT_CFG2
#define SampleClk__PM_ACT_MSK 0x20u
#define SampleClk__PM_STBY_CFG CYREG_PM_STBY_CFG2
#define SampleClk__PM_STBY_MSK 0x20u

/* HAMMER_PWM_PWMUDB */
#define HAMMER_PWM_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_AUX_CTL_REG CYREG_B1_UDB10_11_ACTL
#define HAMMER_PWM_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_CONTROL_REG CYREG_B1_UDB10_11_CTL
#define HAMMER_PWM_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_COUNT_REG CYREG_B1_UDB10_11_CTL
#define HAMMER_PWM_PWMUDB_genblk1_ctrlreg__16BIT_COUNT_CONTROL_REG CYREG_B1_UDB10_11_CTL
#define HAMMER_PWM_PWMUDB_genblk1_ctrlreg__16BIT_COUNT_COUNT_REG CYREG_B1_UDB10_11_CTL
#define HAMMER_PWM_PWMUDB_genblk1_ctrlreg__16BIT_MASK_MASK_REG CYREG_B1_UDB10_11_MSK
#define HAMMER_PWM_PWMUDB_genblk1_ctrlreg__16BIT_MASK_PERIOD_REG CYREG_B1_UDB10_11_MSK
#define HAMMER_PWM_PWMUDB_genblk1_ctrlreg__16BIT_PERIOD_MASK_REG CYREG_B1_UDB10_11_MSK
#define HAMMER_PWM_PWMUDB_genblk1_ctrlreg__16BIT_PERIOD_PERIOD_REG CYREG_B1_UDB10_11_MSK
#define HAMMER_PWM_PWMUDB_genblk1_ctrlreg__7__MASK 0x80u
#define HAMMER_PWM_PWMUDB_genblk1_ctrlreg__7__POS 7
#define HAMMER_PWM_PWMUDB_genblk1_ctrlreg__CONTROL_AUX_CTL_REG CYREG_B1_UDB10_ACTL
#define HAMMER_PWM_PWMUDB_genblk1_ctrlreg__CONTROL_REG CYREG_B1_UDB10_CTL
#define HAMMER_PWM_PWMUDB_genblk1_ctrlreg__CONTROL_ST_REG CYREG_B1_UDB10_ST_CTL
#define HAMMER_PWM_PWMUDB_genblk1_ctrlreg__COUNT_REG CYREG_B1_UDB10_CTL
#define HAMMER_PWM_PWMUDB_genblk1_ctrlreg__COUNT_ST_REG CYREG_B1_UDB10_ST_CTL
#define HAMMER_PWM_PWMUDB_genblk1_ctrlreg__MASK 0x80u
#define HAMMER_PWM_PWMUDB_genblk1_ctrlreg__MASK_CTL_AUX_CTL_REG CYREG_B1_UDB10_MSK_ACTL
#define HAMMER_PWM_PWMUDB_genblk1_ctrlreg__PER_CTL_AUX_CTL_REG CYREG_B1_UDB10_MSK_ACTL
#define HAMMER_PWM_PWMUDB_genblk1_ctrlreg__PERIOD_REG CYREG_B1_UDB10_MSK
#define HAMMER_PWM_PWMUDB_genblk8_stsreg__0__MASK 0x01u
#define HAMMER_PWM_PWMUDB_genblk8_stsreg__0__POS 0
#define HAMMER_PWM_PWMUDB_genblk8_stsreg__16BIT_STATUS_AUX_CTL_REG CYREG_B1_UDB10_11_ACTL
#define HAMMER_PWM_PWMUDB_genblk8_stsreg__16BIT_STATUS_REG CYREG_B1_UDB10_11_ST
#define HAMMER_PWM_PWMUDB_genblk8_stsreg__2__MASK 0x04u
#define HAMMER_PWM_PWMUDB_genblk8_stsreg__2__POS 2
#define HAMMER_PWM_PWMUDB_genblk8_stsreg__3__MASK 0x08u
#define HAMMER_PWM_PWMUDB_genblk8_stsreg__3__POS 3
#define HAMMER_PWM_PWMUDB_genblk8_stsreg__MASK 0x0Du
#define HAMMER_PWM_PWMUDB_genblk8_stsreg__MASK_REG CYREG_B1_UDB10_MSK
#define HAMMER_PWM_PWMUDB_genblk8_stsreg__MASK_ST_AUX_CTL_REG CYREG_B1_UDB10_MSK_ACTL
#define HAMMER_PWM_PWMUDB_genblk8_stsreg__PER_ST_AUX_CTL_REG CYREG_B1_UDB10_MSK_ACTL
#define HAMMER_PWM_PWMUDB_genblk8_stsreg__STATUS_AUX_CTL_REG CYREG_B1_UDB10_ACTL
#define HAMMER_PWM_PWMUDB_genblk8_stsreg__STATUS_CNT_REG CYREG_B1_UDB10_ST_CTL
#define HAMMER_PWM_PWMUDB_genblk8_stsreg__STATUS_CONTROL_REG CYREG_B1_UDB10_ST_CTL
#define HAMMER_PWM_PWMUDB_genblk8_stsreg__STATUS_REG CYREG_B1_UDB10_ST
#define HAMMER_PWM_PWMUDB_sP16_pwmdp_u0__16BIT_A0_REG CYREG_B1_UDB08_09_A0
#define HAMMER_PWM_PWMUDB_sP16_pwmdp_u0__16BIT_A1_REG CYREG_B1_UDB08_09_A1
#define HAMMER_PWM_PWMUDB_sP16_pwmdp_u0__16BIT_D0_REG CYREG_B1_UDB08_09_D0
#define HAMMER_PWM_PWMUDB_sP16_pwmdp_u0__16BIT_D1_REG CYREG_B1_UDB08_09_D1
#define HAMMER_PWM_PWMUDB_sP16_pwmdp_u0__16BIT_DP_AUX_CTL_REG CYREG_B1_UDB08_09_ACTL
#define HAMMER_PWM_PWMUDB_sP16_pwmdp_u0__16BIT_F0_REG CYREG_B1_UDB08_09_F0
#define HAMMER_PWM_PWMUDB_sP16_pwmdp_u0__16BIT_F1_REG CYREG_B1_UDB08_09_F1
#define HAMMER_PWM_PWMUDB_sP16_pwmdp_u0__A0_A1_REG CYREG_B1_UDB08_A0_A1
#define HAMMER_PWM_PWMUDB_sP16_pwmdp_u0__A0_REG CYREG_B1_UDB08_A0
#define HAMMER_PWM_PWMUDB_sP16_pwmdp_u0__A1_REG CYREG_B1_UDB08_A1
#define HAMMER_PWM_PWMUDB_sP16_pwmdp_u0__D0_D1_REG CYREG_B1_UDB08_D0_D1
#define HAMMER_PWM_PWMUDB_sP16_pwmdp_u0__D0_REG CYREG_B1_UDB08_D0
#define HAMMER_PWM_PWMUDB_sP16_pwmdp_u0__D1_REG CYREG_B1_UDB08_D1
#define HAMMER_PWM_PWMUDB_sP16_pwmdp_u0__DP_AUX_CTL_REG CYREG_B1_UDB08_ACTL
#define HAMMER_PWM_PWMUDB_sP16_pwmdp_u0__F0_F1_REG CYREG_B1_UDB08_F0_F1
#define HAMMER_PWM_PWMUDB_sP16_pwmdp_u0__F0_REG CYREG_B1_UDB08_F0
#define HAMMER_PWM_PWMUDB_sP16_pwmdp_u0__F1_REG CYREG_B1_UDB08_F1
#define HAMMER_PWM_PWMUDB_sP16_pwmdp_u1__16BIT_A0_REG CYREG_B1_UDB09_10_A0
#define HAMMER_PWM_PWMUDB_sP16_pwmdp_u1__16BIT_A1_REG CYREG_B1_UDB09_10_A1
#define HAMMER_PWM_PWMUDB_sP16_pwmdp_u1__16BIT_D0_REG CYREG_B1_UDB09_10_D0
#define HAMMER_PWM_PWMUDB_sP16_pwmdp_u1__16BIT_D1_REG CYREG_B1_UDB09_10_D1
#define HAMMER_PWM_PWMUDB_sP16_pwmdp_u1__16BIT_DP_AUX_CTL_REG CYREG_B1_UDB09_10_ACTL
#define HAMMER_PWM_PWMUDB_sP16_pwmdp_u1__16BIT_F0_REG CYREG_B1_UDB09_10_F0
#define HAMMER_PWM_PWMUDB_sP16_pwmdp_u1__16BIT_F1_REG CYREG_B1_UDB09_10_F1
#define HAMMER_PWM_PWMUDB_sP16_pwmdp_u1__A0_A1_REG CYREG_B1_UDB09_A0_A1
#define HAMMER_PWM_PWMUDB_sP16_pwmdp_u1__A0_REG CYREG_B1_UDB09_A0
#define HAMMER_PWM_PWMUDB_sP16_pwmdp_u1__A1_REG CYREG_B1_UDB09_A1
#define HAMMER_PWM_PWMUDB_sP16_pwmdp_u1__D0_D1_REG CYREG_B1_UDB09_D0_D1
#define HAMMER_PWM_PWMUDB_sP16_pwmdp_u1__D0_REG CYREG_B1_UDB09_D0
#define HAMMER_PWM_PWMUDB_sP16_pwmdp_u1__D1_REG CYREG_B1_UDB09_D1
#define HAMMER_PWM_PWMUDB_sP16_pwmdp_u1__DP_AUX_CTL_REG CYREG_B1_UDB09_ACTL
#define HAMMER_PWM_PWMUDB_sP16_pwmdp_u1__F0_F1_REG CYREG_B1_UDB09_F0_F1
#define HAMMER_PWM_PWMUDB_sP16_pwmdp_u1__F0_REG CYREG_B1_UDB09_F0
#define HAMMER_PWM_PWMUDB_sP16_pwmdp_u1__F1_REG CYREG_B1_UDB09_F1
#define HAMMER_PWM_PWMUDB_sP16_pwmdp_u1__MSK_DP_AUX_CTL_REG CYREG_B1_UDB09_MSK_ACTL
#define HAMMER_PWM_PWMUDB_sP16_pwmdp_u1__PER_DP_AUX_CTL_REG CYREG_B1_UDB09_MSK_ACTL

/* SELECT_PWM_PWMUDB */
#define SELECT_PWM_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_AUX_CTL_REG CYREG_B0_UDB07_08_ACTL
#define SELECT_PWM_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_CONTROL_REG CYREG_B0_UDB07_08_CTL
#define SELECT_PWM_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_COUNT_REG CYREG_B0_UDB07_08_CTL
#define SELECT_PWM_PWMUDB_genblk1_ctrlreg__16BIT_COUNT_CONTROL_REG CYREG_B0_UDB07_08_CTL
#define SELECT_PWM_PWMUDB_genblk1_ctrlreg__16BIT_COUNT_COUNT_REG CYREG_B0_UDB07_08_CTL
#define SELECT_PWM_PWMUDB_genblk1_ctrlreg__16BIT_MASK_MASK_REG CYREG_B0_UDB07_08_MSK
#define SELECT_PWM_PWMUDB_genblk1_ctrlreg__16BIT_MASK_PERIOD_REG CYREG_B0_UDB07_08_MSK
#define SELECT_PWM_PWMUDB_genblk1_ctrlreg__16BIT_PERIOD_MASK_REG CYREG_B0_UDB07_08_MSK
#define SELECT_PWM_PWMUDB_genblk1_ctrlreg__16BIT_PERIOD_PERIOD_REG CYREG_B0_UDB07_08_MSK
#define SELECT_PWM_PWMUDB_genblk1_ctrlreg__7__MASK 0x80u
#define SELECT_PWM_PWMUDB_genblk1_ctrlreg__7__POS 7
#define SELECT_PWM_PWMUDB_genblk1_ctrlreg__CONTROL_AUX_CTL_REG CYREG_B0_UDB07_ACTL
#define SELECT_PWM_PWMUDB_genblk1_ctrlreg__CONTROL_REG CYREG_B0_UDB07_CTL
#define SELECT_PWM_PWMUDB_genblk1_ctrlreg__CONTROL_ST_REG CYREG_B0_UDB07_ST_CTL
#define SELECT_PWM_PWMUDB_genblk1_ctrlreg__COUNT_REG CYREG_B0_UDB07_CTL
#define SELECT_PWM_PWMUDB_genblk1_ctrlreg__COUNT_ST_REG CYREG_B0_UDB07_ST_CTL
#define SELECT_PWM_PWMUDB_genblk1_ctrlreg__MASK 0x80u
#define SELECT_PWM_PWMUDB_genblk1_ctrlreg__MASK_CTL_AUX_CTL_REG CYREG_B0_UDB07_MSK_ACTL
#define SELECT_PWM_PWMUDB_genblk1_ctrlreg__PER_CTL_AUX_CTL_REG CYREG_B0_UDB07_MSK_ACTL
#define SELECT_PWM_PWMUDB_genblk1_ctrlreg__PERIOD_REG CYREG_B0_UDB07_MSK
#define SELECT_PWM_PWMUDB_genblk8_stsreg__0__MASK 0x01u
#define SELECT_PWM_PWMUDB_genblk8_stsreg__0__POS 0
#define SELECT_PWM_PWMUDB_genblk8_stsreg__16BIT_STATUS_AUX_CTL_REG CYREG_B0_UDB04_05_ACTL
#define SELECT_PWM_PWMUDB_genblk8_stsreg__16BIT_STATUS_REG CYREG_B0_UDB04_05_ST
#define SELECT_PWM_PWMUDB_genblk8_stsreg__2__MASK 0x04u
#define SELECT_PWM_PWMUDB_genblk8_stsreg__2__POS 2
#define SELECT_PWM_PWMUDB_genblk8_stsreg__3__MASK 0x08u
#define SELECT_PWM_PWMUDB_genblk8_stsreg__3__POS 3
#define SELECT_PWM_PWMUDB_genblk8_stsreg__MASK 0x0Du
#define SELECT_PWM_PWMUDB_genblk8_stsreg__MASK_REG CYREG_B0_UDB04_MSK
#define SELECT_PWM_PWMUDB_genblk8_stsreg__STATUS_AUX_CTL_REG CYREG_B0_UDB04_ACTL
#define SELECT_PWM_PWMUDB_genblk8_stsreg__STATUS_REG CYREG_B0_UDB04_ST
#define SELECT_PWM_PWMUDB_sP16_pwmdp_u0__16BIT_A0_REG CYREG_B0_UDB01_02_A0
#define SELECT_PWM_PWMUDB_sP16_pwmdp_u0__16BIT_A1_REG CYREG_B0_UDB01_02_A1
#define SELECT_PWM_PWMUDB_sP16_pwmdp_u0__16BIT_D0_REG CYREG_B0_UDB01_02_D0
#define SELECT_PWM_PWMUDB_sP16_pwmdp_u0__16BIT_D1_REG CYREG_B0_UDB01_02_D1
#define SELECT_PWM_PWMUDB_sP16_pwmdp_u0__16BIT_DP_AUX_CTL_REG CYREG_B0_UDB01_02_ACTL
#define SELECT_PWM_PWMUDB_sP16_pwmdp_u0__16BIT_F0_REG CYREG_B0_UDB01_02_F0
#define SELECT_PWM_PWMUDB_sP16_pwmdp_u0__16BIT_F1_REG CYREG_B0_UDB01_02_F1
#define SELECT_PWM_PWMUDB_sP16_pwmdp_u0__A0_A1_REG CYREG_B0_UDB01_A0_A1
#define SELECT_PWM_PWMUDB_sP16_pwmdp_u0__A0_REG CYREG_B0_UDB01_A0
#define SELECT_PWM_PWMUDB_sP16_pwmdp_u0__A1_REG CYREG_B0_UDB01_A1
#define SELECT_PWM_PWMUDB_sP16_pwmdp_u0__D0_D1_REG CYREG_B0_UDB01_D0_D1
#define SELECT_PWM_PWMUDB_sP16_pwmdp_u0__D0_REG CYREG_B0_UDB01_D0
#define SELECT_PWM_PWMUDB_sP16_pwmdp_u0__D1_REG CYREG_B0_UDB01_D1
#define SELECT_PWM_PWMUDB_sP16_pwmdp_u0__DP_AUX_CTL_REG CYREG_B0_UDB01_ACTL
#define SELECT_PWM_PWMUDB_sP16_pwmdp_u0__F0_F1_REG CYREG_B0_UDB01_F0_F1
#define SELECT_PWM_PWMUDB_sP16_pwmdp_u0__F0_REG CYREG_B0_UDB01_F0
#define SELECT_PWM_PWMUDB_sP16_pwmdp_u0__F1_REG CYREG_B0_UDB01_F1
#define SELECT_PWM_PWMUDB_sP16_pwmdp_u1__16BIT_A0_REG CYREG_B0_UDB02_03_A0
#define SELECT_PWM_PWMUDB_sP16_pwmdp_u1__16BIT_A1_REG CYREG_B0_UDB02_03_A1
#define SELECT_PWM_PWMUDB_sP16_pwmdp_u1__16BIT_D0_REG CYREG_B0_UDB02_03_D0
#define SELECT_PWM_PWMUDB_sP16_pwmdp_u1__16BIT_D1_REG CYREG_B0_UDB02_03_D1
#define SELECT_PWM_PWMUDB_sP16_pwmdp_u1__16BIT_DP_AUX_CTL_REG CYREG_B0_UDB02_03_ACTL
#define SELECT_PWM_PWMUDB_sP16_pwmdp_u1__16BIT_F0_REG CYREG_B0_UDB02_03_F0
#define SELECT_PWM_PWMUDB_sP16_pwmdp_u1__16BIT_F1_REG CYREG_B0_UDB02_03_F1
#define SELECT_PWM_PWMUDB_sP16_pwmdp_u1__A0_A1_REG CYREG_B0_UDB02_A0_A1
#define SELECT_PWM_PWMUDB_sP16_pwmdp_u1__A0_REG CYREG_B0_UDB02_A0
#define SELECT_PWM_PWMUDB_sP16_pwmdp_u1__A1_REG CYREG_B0_UDB02_A1
#define SELECT_PWM_PWMUDB_sP16_pwmdp_u1__D0_D1_REG CYREG_B0_UDB02_D0_D1
#define SELECT_PWM_PWMUDB_sP16_pwmdp_u1__D0_REG CYREG_B0_UDB02_D0
#define SELECT_PWM_PWMUDB_sP16_pwmdp_u1__D1_REG CYREG_B0_UDB02_D1
#define SELECT_PWM_PWMUDB_sP16_pwmdp_u1__DP_AUX_CTL_REG CYREG_B0_UDB02_ACTL
#define SELECT_PWM_PWMUDB_sP16_pwmdp_u1__F0_F1_REG CYREG_B0_UDB02_F0_F1
#define SELECT_PWM_PWMUDB_sP16_pwmdp_u1__F0_REG CYREG_B0_UDB02_F0
#define SELECT_PWM_PWMUDB_sP16_pwmdp_u1__F1_REG CYREG_B0_UDB02_F1
#define SELECT_PWM_PWMUDB_sP16_pwmdp_u1__MSK_DP_AUX_CTL_REG CYREG_B0_UDB02_MSK_ACTL
#define SELECT_PWM_PWMUDB_sP16_pwmdp_u1__PER_DP_AUX_CTL_REG CYREG_B0_UDB02_MSK_ACTL

/* HAMMER_SERVO */
#define HAMMER_SERVO__0__INTTYPE CYREG_PICU5_INTTYPE6
#define HAMMER_SERVO__0__MASK 0x40u
#define HAMMER_SERVO__0__PC CYREG_PRT5_PC6
#define HAMMER_SERVO__0__PORT 5u
#define HAMMER_SERVO__0__SHIFT 6u
#define HAMMER_SERVO__AG CYREG_PRT5_AG
#define HAMMER_SERVO__AMUX CYREG_PRT5_AMUX
#define HAMMER_SERVO__BIE CYREG_PRT5_BIE
#define HAMMER_SERVO__BIT_MASK CYREG_PRT5_BIT_MASK
#define HAMMER_SERVO__BYP CYREG_PRT5_BYP
#define HAMMER_SERVO__CTL CYREG_PRT5_CTL
#define HAMMER_SERVO__DM0 CYREG_PRT5_DM0
#define HAMMER_SERVO__DM1 CYREG_PRT5_DM1
#define HAMMER_SERVO__DM2 CYREG_PRT5_DM2
#define HAMMER_SERVO__DR CYREG_PRT5_DR
#define HAMMER_SERVO__INP_DIS CYREG_PRT5_INP_DIS
#define HAMMER_SERVO__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU5_BASE
#define HAMMER_SERVO__LCD_COM_SEG CYREG_PRT5_LCD_COM_SEG
#define HAMMER_SERVO__LCD_EN CYREG_PRT5_LCD_EN
#define HAMMER_SERVO__MASK 0x40u
#define HAMMER_SERVO__PORT 5u
#define HAMMER_SERVO__PRT CYREG_PRT5_PRT
#define HAMMER_SERVO__PRTDSI__CAPS_SEL CYREG_PRT5_CAPS_SEL
#define HAMMER_SERVO__PRTDSI__DBL_SYNC_IN CYREG_PRT5_DBL_SYNC_IN
#define HAMMER_SERVO__PRTDSI__OE_SEL0 CYREG_PRT5_OE_SEL0
#define HAMMER_SERVO__PRTDSI__OE_SEL1 CYREG_PRT5_OE_SEL1
#define HAMMER_SERVO__PRTDSI__OUT_SEL0 CYREG_PRT5_OUT_SEL0
#define HAMMER_SERVO__PRTDSI__OUT_SEL1 CYREG_PRT5_OUT_SEL1
#define HAMMER_SERVO__PRTDSI__SYNC_OUT CYREG_PRT5_SYNC_OUT
#define HAMMER_SERVO__PS CYREG_PRT5_PS
#define HAMMER_SERVO__SHIFT 6u
#define HAMMER_SERVO__SLW CYREG_PRT5_SLW

/* SELECTOR_SERVO */
#define SELECTOR_SERVO__0__INTTYPE CYREG_PICU5_INTTYPE0
#define SELECTOR_SERVO__0__MASK 0x01u
#define SELECTOR_SERVO__0__PC CYREG_PRT5_PC0
#define SELECTOR_SERVO__0__PORT 5u
#define SELECTOR_SERVO__0__SHIFT 0u
#define SELECTOR_SERVO__AG CYREG_PRT5_AG
#define SELECTOR_SERVO__AMUX CYREG_PRT5_AMUX
#define SELECTOR_SERVO__BIE CYREG_PRT5_BIE
#define SELECTOR_SERVO__BIT_MASK CYREG_PRT5_BIT_MASK
#define SELECTOR_SERVO__BYP CYREG_PRT5_BYP
#define SELECTOR_SERVO__CTL CYREG_PRT5_CTL
#define SELECTOR_SERVO__DM0 CYREG_PRT5_DM0
#define SELECTOR_SERVO__DM1 CYREG_PRT5_DM1
#define SELECTOR_SERVO__DM2 CYREG_PRT5_DM2
#define SELECTOR_SERVO__DR CYREG_PRT5_DR
#define SELECTOR_SERVO__INP_DIS CYREG_PRT5_INP_DIS
#define SELECTOR_SERVO__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU5_BASE
#define SELECTOR_SERVO__LCD_COM_SEG CYREG_PRT5_LCD_COM_SEG
#define SELECTOR_SERVO__LCD_EN CYREG_PRT5_LCD_EN
#define SELECTOR_SERVO__MASK 0x01u
#define SELECTOR_SERVO__PORT 5u
#define SELECTOR_SERVO__PRT CYREG_PRT5_PRT
#define SELECTOR_SERVO__PRTDSI__CAPS_SEL CYREG_PRT5_CAPS_SEL
#define SELECTOR_SERVO__PRTDSI__DBL_SYNC_IN CYREG_PRT5_DBL_SYNC_IN
#define SELECTOR_SERVO__PRTDSI__OE_SEL0 CYREG_PRT5_OE_SEL0
#define SELECTOR_SERVO__PRTDSI__OE_SEL1 CYREG_PRT5_OE_SEL1
#define SELECTOR_SERVO__PRTDSI__OUT_SEL0 CYREG_PRT5_OUT_SEL0
#define SELECTOR_SERVO__PRTDSI__OUT_SEL1 CYREG_PRT5_OUT_SEL1
#define SELECTOR_SERVO__PRTDSI__SYNC_OUT CYREG_PRT5_SYNC_OUT
#define SELECTOR_SERVO__PS CYREG_PRT5_PS
#define SELECTOR_SERVO__SHIFT 0u
#define SELECTOR_SERVO__SLW CYREG_PRT5_SLW

/* ISR_ESP_UART_RX */
#define ISR_ESP_UART_RX__INTC_CLR_EN_REG CYREG_NVIC_CLRENA0
#define ISR_ESP_UART_RX__INTC_CLR_PD_REG CYREG_NVIC_CLRPEND0
#define ISR_ESP_UART_RX__INTC_MASK 0x02u
#define ISR_ESP_UART_RX__INTC_NUMBER 1u
#define ISR_ESP_UART_RX__INTC_PRIOR_NUM 7u
#define ISR_ESP_UART_RX__INTC_PRIOR_REG CYREG_NVIC_PRI_1
#define ISR_ESP_UART_RX__INTC_SET_EN_REG CYREG_NVIC_SETENA0
#define ISR_ESP_UART_RX__INTC_SET_PD_REG CYREG_NVIC_SETPEND0

/* ISR_ESP_UART_TX */
#define ISR_ESP_UART_TX__INTC_CLR_EN_REG CYREG_NVIC_CLRENA0
#define ISR_ESP_UART_TX__INTC_CLR_PD_REG CYREG_NVIC_CLRPEND0
#define ISR_ESP_UART_TX__INTC_MASK 0x04u
#define ISR_ESP_UART_TX__INTC_NUMBER 2u
#define ISR_ESP_UART_TX__INTC_PRIOR_NUM 7u
#define ISR_ESP_UART_TX__INTC_PRIOR_REG CYREG_NVIC_PRI_2
#define ISR_ESP_UART_TX__INTC_SET_EN_REG CYREG_NVIC_SETENA0
#define ISR_ESP_UART_TX__INTC_SET_PD_REG CYREG_NVIC_SETPEND0

/* PHOTO_INTERRUPTER_ISR */
#define PHOTO_INTERRUPTER_ISR__INTC_CLR_EN_REG CYREG_NVIC_CLRENA0
#define PHOTO_INTERRUPTER_ISR__INTC_CLR_PD_REG CYREG_NVIC_CLRPEND0
#define PHOTO_INTERRUPTER_ISR__INTC_MASK 0x100u
#define PHOTO_INTERRUPTER_ISR__INTC_NUMBER 8u
#define PHOTO_INTERRUPTER_ISR__INTC_PRIOR_NUM 7u
#define PHOTO_INTERRUPTER_ISR__INTC_PRIOR_REG CYREG_NVIC_PRI_8
#define PHOTO_INTERRUPTER_ISR__INTC_SET_EN_REG CYREG_NVIC_SETENA0
#define PHOTO_INTERRUPTER_ISR__INTC_SET_PD_REG CYREG_NVIC_SETPEND0

/* PHOTO_INTERRUPTER_PINS */
#define PHOTO_INTERRUPTER_PINS__0__INTTYPE CYREG_PICU4_INTTYPE0
#define PHOTO_INTERRUPTER_PINS__0__MASK 0x01u
#define PHOTO_INTERRUPTER_PINS__0__PC CYREG_PRT4_PC0
#define PHOTO_INTERRUPTER_PINS__0__PORT 4u
#define PHOTO_INTERRUPTER_PINS__0__SHIFT 0u
#define PHOTO_INTERRUPTER_PINS__1__INTTYPE CYREG_PICU4_INTTYPE1
#define PHOTO_INTERRUPTER_PINS__1__MASK 0x02u
#define PHOTO_INTERRUPTER_PINS__1__PC CYREG_PRT4_PC1
#define PHOTO_INTERRUPTER_PINS__1__PORT 4u
#define PHOTO_INTERRUPTER_PINS__1__SHIFT 1u
#define PHOTO_INTERRUPTER_PINS__2__INTTYPE CYREG_PICU4_INTTYPE2
#define PHOTO_INTERRUPTER_PINS__2__MASK 0x04u
#define PHOTO_INTERRUPTER_PINS__2__PC CYREG_PRT4_PC2
#define PHOTO_INTERRUPTER_PINS__2__PORT 4u
#define PHOTO_INTERRUPTER_PINS__2__SHIFT 2u
#define PHOTO_INTERRUPTER_PINS__3__INTTYPE CYREG_PICU4_INTTYPE3
#define PHOTO_INTERRUPTER_PINS__3__MASK 0x08u
#define PHOTO_INTERRUPTER_PINS__3__PC CYREG_PRT4_PC3
#define PHOTO_INTERRUPTER_PINS__3__PORT 4u
#define PHOTO_INTERRUPTER_PINS__3__SHIFT 3u
#define PHOTO_INTERRUPTER_PINS__4__INTTYPE CYREG_PICU4_INTTYPE4
#define PHOTO_INTERRUPTER_PINS__4__MASK 0x10u
#define PHOTO_INTERRUPTER_PINS__4__PC CYREG_PRT4_PC4
#define PHOTO_INTERRUPTER_PINS__4__PORT 4u
#define PHOTO_INTERRUPTER_PINS__4__SHIFT 4u
#define PHOTO_INTERRUPTER_PINS__5__INTTYPE CYREG_PICU4_INTTYPE5
#define PHOTO_INTERRUPTER_PINS__5__MASK 0x20u
#define PHOTO_INTERRUPTER_PINS__5__PC CYREG_PRT4_PC5
#define PHOTO_INTERRUPTER_PINS__5__PORT 4u
#define PHOTO_INTERRUPTER_PINS__5__SHIFT 5u
#define PHOTO_INTERRUPTER_PINS__6__INTTYPE CYREG_PICU4_INTTYPE6
#define PHOTO_INTERRUPTER_PINS__6__MASK 0x40u
#define PHOTO_INTERRUPTER_PINS__6__PC CYREG_PRT4_PC6
#define PHOTO_INTERRUPTER_PINS__6__PORT 4u
#define PHOTO_INTERRUPTER_PINS__6__SHIFT 6u
#define PHOTO_INTERRUPTER_PINS__AG CYREG_PRT4_AG
#define PHOTO_INTERRUPTER_PINS__AMUX CYREG_PRT4_AMUX
#define PHOTO_INTERRUPTER_PINS__BIE CYREG_PRT4_BIE
#define PHOTO_INTERRUPTER_PINS__BIT_MASK CYREG_PRT4_BIT_MASK
#define PHOTO_INTERRUPTER_PINS__BYP CYREG_PRT4_BYP
#define PHOTO_INTERRUPTER_PINS__CTL CYREG_PRT4_CTL
#define PHOTO_INTERRUPTER_PINS__DM0 CYREG_PRT4_DM0
#define PHOTO_INTERRUPTER_PINS__DM1 CYREG_PRT4_DM1
#define PHOTO_INTERRUPTER_PINS__DM2 CYREG_PRT4_DM2
#define PHOTO_INTERRUPTER_PINS__DR CYREG_PRT4_DR
#define PHOTO_INTERRUPTER_PINS__INP_DIS CYREG_PRT4_INP_DIS
#define PHOTO_INTERRUPTER_PINS__INTSTAT CYREG_PICU4_INTSTAT
#define PHOTO_INTERRUPTER_PINS__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU4_BASE
#define PHOTO_INTERRUPTER_PINS__LCD_COM_SEG CYREG_PRT4_LCD_COM_SEG
#define PHOTO_INTERRUPTER_PINS__LCD_EN CYREG_PRT4_LCD_EN
#define PHOTO_INTERRUPTER_PINS__MASK 0x7Fu
#define PHOTO_INTERRUPTER_PINS__PORT 4u
#define PHOTO_INTERRUPTER_PINS__PRT CYREG_PRT4_PRT
#define PHOTO_INTERRUPTER_PINS__PRTDSI__CAPS_SEL CYREG_PRT4_CAPS_SEL
#define PHOTO_INTERRUPTER_PINS__PRTDSI__DBL_SYNC_IN CYREG_PRT4_DBL_SYNC_IN
#define PHOTO_INTERRUPTER_PINS__PRTDSI__OE_SEL0 CYREG_PRT4_OE_SEL0
#define PHOTO_INTERRUPTER_PINS__PRTDSI__OE_SEL1 CYREG_PRT4_OE_SEL1
#define PHOTO_INTERRUPTER_PINS__PRTDSI__OUT_SEL0 CYREG_PRT4_OUT_SEL0
#define PHOTO_INTERRUPTER_PINS__PRTDSI__OUT_SEL1 CYREG_PRT4_OUT_SEL1
#define PHOTO_INTERRUPTER_PINS__PRTDSI__SYNC_OUT CYREG_PRT4_SYNC_OUT
#define PHOTO_INTERRUPTER_PINS__PS CYREG_PRT4_PS
#define PHOTO_INTERRUPTER_PINS__SHIFT 0u
#define PHOTO_INTERRUPTER_PINS__SLW CYREG_PRT4_SLW
#define PHOTO_INTERRUPTER_PINS__SNAP CYREG_PICU4_SNAP

/* Miscellaneous */
#define BCLK__BUS_CLK__HZ 24000000U
#define BCLK__BUS_CLK__KHZ 24000U
#define BCLK__BUS_CLK__MHZ 24U
#define CY_PROJECT_NAME "ConnectFour"
#define CY_VERSION "PSoC Creator  3.3 CP3"
#define CYDEV_CHIP_DIE_LEOPARD 1u
#define CYDEV_CHIP_DIE_PANTHER 19u
#define CYDEV_CHIP_DIE_PSOC4A 11u
#define CYDEV_CHIP_DIE_PSOC5LP 18u
#define CYDEV_CHIP_DIE_TMA4 2u
#define CYDEV_CHIP_DIE_UNKNOWN 0u
#define CYDEV_CHIP_FAMILY_PSOC3 1u
#define CYDEV_CHIP_FAMILY_PSOC4 2u
#define CYDEV_CHIP_FAMILY_PSOC5 3u
#define CYDEV_CHIP_FAMILY_UNKNOWN 0u
#define CYDEV_CHIP_FAMILY_USED CYDEV_CHIP_FAMILY_PSOC5
#define CYDEV_CHIP_JTAG_ID 0x2E123069u
#define CYDEV_CHIP_MEMBER_3A 1u
#define CYDEV_CHIP_MEMBER_4A 11u
#define CYDEV_CHIP_MEMBER_4C 16u
#define CYDEV_CHIP_MEMBER_4D 7u
#define CYDEV_CHIP_MEMBER_4E 4u
#define CYDEV_CHIP_MEMBER_4F 12u
#define CYDEV_CHIP_MEMBER_4G 2u
#define CYDEV_CHIP_MEMBER_4H 10u
#define CYDEV_CHIP_MEMBER_4I 15u
#define CYDEV_CHIP_MEMBER_4J 8u
#define CYDEV_CHIP_MEMBER_4K 9u
#define CYDEV_CHIP_MEMBER_4L 14u
#define CYDEV_CHIP_MEMBER_4M 13u
#define CYDEV_CHIP_MEMBER_4N 6u
#define CYDEV_CHIP_MEMBER_4O 5u
#define CYDEV_CHIP_MEMBER_4U 3u
#define CYDEV_CHIP_MEMBER_5A 18u
#define CYDEV_CHIP_MEMBER_5B 17u
#define CYDEV_CHIP_MEMBER_UNKNOWN 0u
#define CYDEV_CHIP_MEMBER_USED CYDEV_CHIP_MEMBER_5B
#define CYDEV_CHIP_DIE_EXPECT CYDEV_CHIP_MEMBER_USED
#define CYDEV_CHIP_DIE_ACTUAL CYDEV_CHIP_DIE_EXPECT
#define CYDEV_CHIP_REV_LEOPARD_ES1 0u
#define CYDEV_CHIP_REV_LEOPARD_ES2 1u
#define CYDEV_CHIP_REV_LEOPARD_ES3 3u
#define CYDEV_CHIP_REV_LEOPARD_PRODUCTION 3u
#define CYDEV_CHIP_REV_PANTHER_ES0 0u
#define CYDEV_CHIP_REV_PANTHER_ES1 1u
#define CYDEV_CHIP_REV_PANTHER_PRODUCTION 1u
#define CYDEV_CHIP_REV_PSOC4A_ES0 17u
#define CYDEV_CHIP_REV_PSOC4A_PRODUCTION 17u
#define CYDEV_CHIP_REV_PSOC5LP_ES0 0u
#define CYDEV_CHIP_REV_PSOC5LP_PRODUCTION 0u
#define CYDEV_CHIP_REV_TMA4_ES 17u
#define CYDEV_CHIP_REV_TMA4_ES2 33u
#define CYDEV_CHIP_REV_TMA4_PRODUCTION 17u
#define CYDEV_CHIP_REVISION_3A_ES1 0u
#define CYDEV_CHIP_REVISION_3A_ES2 1u
#define CYDEV_CHIP_REVISION_3A_ES3 3u
#define CYDEV_CHIP_REVISION_3A_PRODUCTION 3u
#define CYDEV_CHIP_REVISION_4A_ES0 17u
#define CYDEV_CHIP_REVISION_4A_PRODUCTION 17u
#define CYDEV_CHIP_REVISION_4C_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4D_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4E_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4F_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4F_PRODUCTION_256DMA 0u
#define CYDEV_CHIP_REVISION_4F_PRODUCTION_256K 0u
#define CYDEV_CHIP_REVISION_4G_ES 17u
#define CYDEV_CHIP_REVISION_4G_ES2 33u
#define CYDEV_CHIP_REVISION_4G_PRODUCTION 17u
#define CYDEV_CHIP_REVISION_4H_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4I_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4J_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4K_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4L_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4M_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4N_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4O_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4U_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_5A_ES0 0u
#define CYDEV_CHIP_REVISION_5A_ES1 1u
#define CYDEV_CHIP_REVISION_5A_PRODUCTION 1u
#define CYDEV_CHIP_REVISION_5B_ES0 0u
#define CYDEV_CHIP_REVISION_5B_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_USED CYDEV_CHIP_REVISION_5B_PRODUCTION
#define CYDEV_CHIP_REV_EXPECT CYDEV_CHIP_REVISION_USED
#define CYDEV_CONFIG_FASTBOOT_ENABLED 1
#define CYDEV_CONFIG_UNUSED_IO_AllowButWarn 0
#define CYDEV_CONFIG_UNUSED_IO CYDEV_CONFIG_UNUSED_IO_AllowButWarn
#define CYDEV_CONFIG_UNUSED_IO_AllowWithInfo 1
#define CYDEV_CONFIG_UNUSED_IO_Disallowed 2
#define CYDEV_CONFIGURATION_COMPRESSED 1
#define CYDEV_CONFIGURATION_DMA 0
#define CYDEV_CONFIGURATION_ECC 1
#define CYDEV_CONFIGURATION_IMOENABLED CYDEV_CONFIG_FASTBOOT_ENABLED
#define CYDEV_CONFIGURATION_MODE_COMPRESSED 0
#define CYDEV_CONFIGURATION_MODE CYDEV_CONFIGURATION_MODE_COMPRESSED
#define CYDEV_CONFIGURATION_MODE_DMA 2
#define CYDEV_CONFIGURATION_MODE_UNCOMPRESSED 1
#define CYDEV_DEBUG_ENABLE_MASK 0x20u
#define CYDEV_DEBUG_ENABLE_REGISTER CYREG_MLOGIC_DEBUG
#define CYDEV_DEBUGGING_DPS_Disable 3
#define CYDEV_DEBUGGING_DPS_JTAG_4 1
#define CYDEV_DEBUGGING_DPS_JTAG_5 0
#define CYDEV_DEBUGGING_DPS_SWD 2
#define CYDEV_DEBUGGING_DPS_SWD_SWV 6
#define CYDEV_DEBUGGING_DPS CYDEV_DEBUGGING_DPS_SWD_SWV
#define CYDEV_DEBUGGING_ENABLE 1
#define CYDEV_DEBUGGING_XRES 0
#define CYDEV_DMA_CHANNELS_AVAILABLE 24u
#define CYDEV_ECC_ENABLE 0
#define CYDEV_HEAP_SIZE 0x80
#define CYDEV_INSTRUCT_CACHE_ENABLED 1
#define CYDEV_INTR_RISING 0x00000006u
#define CYDEV_IS_EXPORTING_CODE 0
#define CYDEV_IS_IMPORTING_CODE 0
#define CYDEV_PROJ_TYPE 0
#define CYDEV_PROJ_TYPE_BOOTLOADER 1
#define CYDEV_PROJ_TYPE_LAUNCHER 5
#define CYDEV_PROJ_TYPE_LOADABLE 2
#define CYDEV_PROJ_TYPE_LOADABLEANDBOOTLOADER 4
#define CYDEV_PROJ_TYPE_MULTIAPPBOOTLOADER 3
#define CYDEV_PROJ_TYPE_STANDARD 0
#define CYDEV_PROTECTION_ENABLE 0
#define CYDEV_STACK_SIZE 0x0800
#define CYDEV_USB_CLK_OSC_LOCKING_ENABLED_AT_PWR_UP 
#define CYDEV_USE_BUNDLED_CMSIS 1
#define CYDEV_VARIABLE_VDDA 0
#define CYDEV_VDDA 5.0
#define CYDEV_VDDA_MV 5000
#define CYDEV_VDDD 5.0
#define CYDEV_VDDD_MV 5000
#define CYDEV_VDDIO0 5.0
#define CYDEV_VDDIO0_MV 5000
#define CYDEV_VDDIO1 5.0
#define CYDEV_VDDIO1_MV 5000
#define CYDEV_VDDIO2 5.0
#define CYDEV_VDDIO2_MV 5000
#define CYDEV_VDDIO3 5.0
#define CYDEV_VDDIO3_MV 5000
#define CYDEV_VIO0 5.0
#define CYDEV_VIO0_MV 5000
#define CYDEV_VIO1 5.0
#define CYDEV_VIO1_MV 5000
#define CYDEV_VIO2 5.0
#define CYDEV_VIO2_MV 5000
#define CYDEV_VIO3 5.0
#define CYDEV_VIO3_MV 5000
#define CYIPBLOCK_ARM_CM3_VERSION 0
#define CYIPBLOCK_P3_ANAIF_VERSION 0
#define CYIPBLOCK_P3_CAN_VERSION 0
#define CYIPBLOCK_P3_CAPSENSE_VERSION 0
#define CYIPBLOCK_P3_COMP_VERSION 0
#define CYIPBLOCK_P3_DECIMATOR_VERSION 0
#define CYIPBLOCK_P3_DFB_VERSION 0
#define CYIPBLOCK_P3_DMA_VERSION 0
#define CYIPBLOCK_P3_DRQ_VERSION 0
#define CYIPBLOCK_P3_DSM_VERSION 0
#define CYIPBLOCK_P3_EMIF_VERSION 0
#define CYIPBLOCK_P3_I2C_VERSION 0
#define CYIPBLOCK_P3_LCD_VERSION 0
#define CYIPBLOCK_P3_LPF_VERSION 0
#define CYIPBLOCK_P3_OPAMP_VERSION 0
#define CYIPBLOCK_P3_PM_VERSION 0
#define CYIPBLOCK_P3_SCCT_VERSION 0
#define CYIPBLOCK_P3_TIMER_VERSION 0
#define CYIPBLOCK_P3_USB_VERSION 0
#define CYIPBLOCK_P3_VIDAC_VERSION 0
#define CYIPBLOCK_P3_VREF_VERSION 0
#define CYIPBLOCK_S8_GPIO_VERSION 0
#define CYIPBLOCK_S8_IRQ_VERSION 0
#define CYIPBLOCK_S8_SAR_VERSION 0
#define CYIPBLOCK_S8_SIO_VERSION 0
#define CYIPBLOCK_S8_UDB_VERSION 0
#define DMA_CHANNELS_USED__MASK0 0x00000001u
#define CYDEV_BOOTLOADER_ENABLE 0

#endif /* INCLUDED_CYFITTER_H */
