#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1110-g18392a46)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "D:\iverilog\lib\ivl\system.vpi";
:vpi_module "D:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "D:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "D:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "D:\iverilog\lib\ivl\va_math.vpi";
S_0000017ce1a74720 .scope module, "button_counter_tb" "button_counter_tb" 2 2;
 .timescale 0 0;
v0000017ce1afe280_0 .var "NEXT", 0 0;
v0000017ce1afe460_0 .var "clk", 0 0;
v0000017ce1aff680_0 .net "producto", 15 0, L_0000017ce1b01780;  1 drivers
v0000017ce1afe5a0_0 .var "rst", 0 0;
S_0000017ce1a90a20 .scope module, "uut" "button_counter" 2 13, 3 115 0, S_0000017ce1a74720;
 .timescale 0 0;
    .port_info 0 /OUTPUT 16 "producto";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /INPUT 1 "rst";
    .port_info 3 /INPUT 1 "NEXT";
P_0000017ce1a90bb0 .param/l "hold" 0 3 119, C4<00>;
P_0000017ce1a90be8 .param/l "pressed_buttom" 0 3 119, C4<01>;
P_0000017ce1a90c20 .param/l "released_buttom" 0 3 119, C4<10>;
v0000017ce1afd670_0 .net "A", 15 0, v0000017ce1afc090_0;  1 drivers
v0000017ce1afc810_0 .net "B", 15 0, v0000017ce1afc130_0;  1 drivers
v0000017ce1afcd10_0 .net "NEXT", 0 0, v0000017ce1afe280_0;  1 drivers
v0000017ce1afc1d0_0 .net "clk", 0 0, v0000017ce1afe460_0;  1 drivers
v0000017ce1afc8b0_0 .var "counter", 31 0;
v0000017ce1afd530_0 .net "inf", 0 0, v0000017ce1afc6d0_0;  1 drivers
v0000017ce1afcdb0_0 .var "next_state", 2 0;
v0000017ce1afce50_0 .net "normal", 0 0, v0000017ce1afd210_0;  1 drivers
v0000017ce1afc3b0_0 .net "producto", 15 0, L_0000017ce1b01780;  alias, 1 drivers
v0000017ce1afd710_0 .net "qnan", 0 0, v0000017ce1afddf0_0;  1 drivers
v0000017ce1afcf90_0 .net "rst", 0 0, v0000017ce1afe5a0_0;  1 drivers
v0000017ce1afd030_0 .net "snan", 0 0, v0000017ce1afde90_0;  1 drivers
v0000017ce1afd0d0_0 .var "state", 2 0;
v0000017ce1afd170_0 .net "subnormal", 0 0, v0000017ce1afcc70_0;  1 drivers
v0000017ce1afd7b0_0 .net "zero", 0 0, v0000017ce1afc270_0;  1 drivers
E_0000017ce1a71040 .event posedge, v0000017ce1afc310_0, v0000017ce1afdf30_0;
E_0000017ce1a71940 .event anyedge, v0000017ce1afd0d0_0, v0000017ce1afcd10_0;
S_0000017ce1a90c60 .scope module, "MULTIPLICA" "FP_mul" 3 124, 3 47 0, S_0000017ce1a90a20;
 .timescale 0 0;
    .port_info 0 /OUTPUT 16 "producto";
    .port_info 1 /INPUT 16 "na";
    .port_info 2 /INPUT 16 "nb";
    .port_info 3 /OUTPUT 1 "snan";
    .port_info 4 /OUTPUT 1 "qnan";
    .port_info 5 /OUTPUT 1 "inf";
    .port_info 6 /OUTPUT 1 "zero";
    .port_info 7 /OUTPUT 1 "subnormal";
    .port_info 8 /OUTPUT 1 "normal";
P_0000017ce1a71280 .param/l "bias" 0 3 59, +C4<00000000000000000000000000001111>;
L_0000017ce1b01780 .functor BUFZ 16, v0000017ce1afdcb0_0, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
v0000017ce1afdd50_0 .net "Ainf", 0 0, L_0000017ce1a70510;  1 drivers
v0000017ce1afc4f0_0 .net "Anormal", 0 0, L_0000017ce1a709e0;  1 drivers
v0000017ce1afc450_0 .net "Aqnan", 0 0, L_0000017ce1a70190;  1 drivers
v0000017ce1afc950_0 .net "Asnan", 0 0, L_0000017ce1a70120;  1 drivers
v0000017ce1afd2b0_0 .net "Asubnormal", 0 0, L_0000017ce1a70970;  1 drivers
v0000017ce1afc630_0 .net "Azero", 0 0, L_0000017ce1a706d0;  1 drivers
v0000017ce1afda30_0 .net "Binf", 0 0, L_0000017ce1a70350;  1 drivers
v0000017ce1afc9f0_0 .net "Bnormal", 0 0, L_0000017ce1b01da0;  1 drivers
v0000017ce1afd3f0_0 .net "Bqnan", 0 0, L_0000017ce1a70740;  1 drivers
v0000017ce1afd350_0 .net "Bsnan", 0 0, L_0000017ce1a6fe10;  1 drivers
v0000017ce1afd5d0_0 .net "Bsubnormal", 0 0, L_0000017ce1a707b0;  1 drivers
v0000017ce1afd850_0 .net "Bzero", 0 0, L_0000017ce1a703c0;  1 drivers
v0000017ce1afd8f0_0 .var "Signo", 15 0;
v0000017ce1afcef0_0 .var "expa", 4 0;
v0000017ce1afdb70_0 .var "expb", 4 0;
v0000017ce1afd990_0 .var "exponent", 5 0;
v0000017ce1afc6d0_0 .var "inf", 0 0;
v0000017ce1afc770_0 .net "na", 15 0, v0000017ce1afc090_0;  alias, 1 drivers
v0000017ce1afca90_0 .net "nb", 15 0, v0000017ce1afc130_0;  alias, 1 drivers
v0000017ce1afd210_0 .var "normal", 0 0;
v0000017ce1afcb30_0 .var "partialResult", 21 0;
v0000017ce1afcbd0_0 .net "producto", 15 0, L_0000017ce1b01780;  alias, 1 drivers
v0000017ce1afdcb0_0 .var "productoTemp", 15 0;
v0000017ce1afddf0_0 .var "qnan", 0 0;
v0000017ce1afde90_0 .var "snan", 0 0;
v0000017ce1afcc70_0 .var "subnormal", 0 0;
v0000017ce1afc270_0 .var "zero", 0 0;
E_0000017ce1a71d00/0 .event anyedge, v0000017ce1a9ce40_0, v0000017ce1a9bf40_0, v0000017ce1a9c440_0, v0000017ce1a9c8a0_0;
E_0000017ce1a71d00/1 .event anyedge, v0000017ce1a9b7c0_0, v0000017ce1a9c4e0_0, v0000017ce1a9b860_0, v0000017ce1a9c760_0;
E_0000017ce1a71d00/2 .event anyedge, v0000017ce1a9c620_0, v0000017ce1afc590_0, v0000017ce1afd8f0_0, v0000017ce1a9cb20_0;
E_0000017ce1a71d00/3 .event anyedge, v0000017ce1afdc10_0, v0000017ce1afcef0_0, v0000017ce1afdb70_0, v0000017ce1afcb30_0;
E_0000017ce1a71d00/4 .event anyedge, v0000017ce1afd990_0;
E_0000017ce1a71d00 .event/or E_0000017ce1a71d00/0, E_0000017ce1a71d00/1, E_0000017ce1a71d00/2, E_0000017ce1a71d00/3, E_0000017ce1a71d00/4;
S_0000017ce1a8aef0 .scope module, "A" "Fp_clasifier" 3 53, 3 28 0, S_0000017ce1a90c60;
 .timescale 0 0;
    .port_info 0 /INPUT 16 "float";
    .port_info 1 /OUTPUT 1 "snan";
    .port_info 2 /OUTPUT 1 "qnan";
    .port_info 3 /OUTPUT 1 "inf";
    .port_info 4 /OUTPUT 1 "zero";
    .port_info 5 /OUTPUT 1 "subnormal";
    .port_info 6 /OUTPUT 1 "normal";
L_0000017ce1a70040 .functor NOT 1, L_0000017ce1afe780, C4<0>, C4<0>, C4<0>;
L_0000017ce1a70900 .functor AND 1, L_0000017ce1afea00, L_0000017ce1a70040, C4<1>, C4<1>;
L_0000017ce1a70c10 .functor NOT 1, L_0000017ce1aff5e0, C4<0>, C4<0>, C4<0>;
L_0000017ce1a70120 .functor AND 1, L_0000017ce1a70900, L_0000017ce1a70c10, C4<1>, C4<1>;
L_0000017ce1a70190 .functor AND 1, L_0000017ce1afea00, L_0000017ce1aff720, C4<1>, C4<1>;
L_0000017ce1a70510 .functor AND 1, L_0000017ce1afea00, L_0000017ce1afe780, C4<1>, C4<1>;
L_0000017ce1a706d0 .functor AND 1, L_0000017ce1afe500, L_0000017ce1afe780, C4<1>, C4<1>;
L_0000017ce1a70270 .functor NOT 1, L_0000017ce1afe780, C4<0>, C4<0>, C4<0>;
L_0000017ce1a70970 .functor AND 1, L_0000017ce1afe500, L_0000017ce1a70270, C4<1>, C4<1>;
L_0000017ce1a6fef0 .functor NOT 1, L_0000017ce1afea00, C4<0>, C4<0>, C4<0>;
L_0000017ce1a70200 .functor NOT 1, L_0000017ce1afe500, C4<0>, C4<0>, C4<0>;
L_0000017ce1a709e0 .functor AND 1, L_0000017ce1a6fef0, L_0000017ce1a70200, C4<1>, C4<1>;
v0000017ce1a9c940_0 .net *"_ivl_1", 4 0, L_0000017ce1afe640;  1 drivers
v0000017ce1a9b400_0 .net *"_ivl_12", 0 0, L_0000017ce1a70040;  1 drivers
v0000017ce1a9b2c0_0 .net *"_ivl_14", 0 0, L_0000017ce1a70900;  1 drivers
v0000017ce1a9b360_0 .net *"_ivl_17", 0 0, L_0000017ce1aff5e0;  1 drivers
v0000017ce1a9bea0_0 .net *"_ivl_18", 0 0, L_0000017ce1a70c10;  1 drivers
v0000017ce1a9c120_0 .net *"_ivl_23", 0 0, L_0000017ce1aff720;  1 drivers
v0000017ce1a9c1c0_0 .net *"_ivl_30", 0 0, L_0000017ce1a70270;  1 drivers
v0000017ce1a9b680_0 .net *"_ivl_34", 0 0, L_0000017ce1a6fef0;  1 drivers
v0000017ce1a9c3a0_0 .net *"_ivl_36", 0 0, L_0000017ce1a70200;  1 drivers
v0000017ce1a9cda0_0 .net *"_ivl_5", 4 0, L_0000017ce1affd60;  1 drivers
v0000017ce1a9b900_0 .net *"_ivl_9", 9 0, L_0000017ce1aff860;  1 drivers
v0000017ce1a9bcc0_0 .net "expOnes", 0 0, L_0000017ce1afea00;  1 drivers
v0000017ce1a9be00_0 .net "expZeroes", 0 0, L_0000017ce1afe500;  1 drivers
v0000017ce1a9ce40_0 .net "float", 15 0, v0000017ce1afc090_0;  alias, 1 drivers
v0000017ce1a9b860_0 .net "inf", 0 0, L_0000017ce1a70510;  alias, 1 drivers
v0000017ce1a9b0e0_0 .net "normal", 0 0, L_0000017ce1a709e0;  alias, 1 drivers
v0000017ce1a9b7c0_0 .net "qnan", 0 0, L_0000017ce1a70190;  alias, 1 drivers
v0000017ce1a9b220_0 .net "sigZeroes", 0 0, L_0000017ce1afe780;  1 drivers
v0000017ce1a9c440_0 .net "snan", 0 0, L_0000017ce1a70120;  alias, 1 drivers
v0000017ce1a9cb20_0 .net "subnormal", 0 0, L_0000017ce1a70970;  alias, 1 drivers
v0000017ce1a9c620_0 .net "zero", 0 0, L_0000017ce1a706d0;  alias, 1 drivers
L_0000017ce1afe640 .part v0000017ce1afc090_0, 10, 5;
L_0000017ce1afea00 .reduce/and L_0000017ce1afe640;
L_0000017ce1affd60 .part v0000017ce1afc090_0, 10, 5;
L_0000017ce1afe500 .reduce/nor L_0000017ce1affd60;
L_0000017ce1aff860 .part v0000017ce1afc090_0, 0, 10;
L_0000017ce1afe780 .reduce/nor L_0000017ce1aff860;
L_0000017ce1aff5e0 .part v0000017ce1afc090_0, 9, 1;
L_0000017ce1aff720 .part v0000017ce1afc090_0, 9, 1;
S_0000017ce1a8b190 .scope module, "B" "Fp_clasifier" 3 54, 3 28 0, S_0000017ce1a90c60;
 .timescale 0 0;
    .port_info 0 /INPUT 16 "float";
    .port_info 1 /OUTPUT 1 "snan";
    .port_info 2 /OUTPUT 1 "qnan";
    .port_info 3 /OUTPUT 1 "inf";
    .port_info 4 /OUTPUT 1 "zero";
    .port_info 5 /OUTPUT 1 "subnormal";
    .port_info 6 /OUTPUT 1 "normal";
L_0000017ce1a702e0 .functor NOT 1, L_0000017ce1aff7c0, C4<0>, C4<0>, C4<0>;
L_0000017ce1a70430 .functor AND 1, L_0000017ce1afe1e0, L_0000017ce1a702e0, C4<1>, C4<1>;
L_0000017ce1a70580 .functor NOT 1, L_0000017ce1afe8c0, C4<0>, C4<0>, C4<0>;
L_0000017ce1a6fe10 .functor AND 1, L_0000017ce1a70430, L_0000017ce1a70580, C4<1>, C4<1>;
L_0000017ce1a70740 .functor AND 1, L_0000017ce1afe1e0, L_0000017ce1afe320, C4<1>, C4<1>;
L_0000017ce1a70350 .functor AND 1, L_0000017ce1afe1e0, L_0000017ce1aff7c0, C4<1>, C4<1>;
L_0000017ce1a703c0 .functor AND 1, L_0000017ce1afe960, L_0000017ce1aff7c0, C4<1>, C4<1>;
L_0000017ce1a704a0 .functor NOT 1, L_0000017ce1aff7c0, C4<0>, C4<0>, C4<0>;
L_0000017ce1a707b0 .functor AND 1, L_0000017ce1afe960, L_0000017ce1a704a0, C4<1>, C4<1>;
L_0000017ce1a6fe80 .functor NOT 1, L_0000017ce1afe1e0, C4<0>, C4<0>, C4<0>;
L_0000017ce1b01a90 .functor NOT 1, L_0000017ce1afe960, C4<0>, C4<0>, C4<0>;
L_0000017ce1b01da0 .functor AND 1, L_0000017ce1a6fe80, L_0000017ce1b01a90, C4<1>, C4<1>;
v0000017ce1a9bd60_0 .net *"_ivl_1", 4 0, L_0000017ce1afef00;  1 drivers
v0000017ce1a9b9a0_0 .net *"_ivl_12", 0 0, L_0000017ce1a702e0;  1 drivers
v0000017ce1a9c9e0_0 .net *"_ivl_14", 0 0, L_0000017ce1a70430;  1 drivers
v0000017ce1a9cee0_0 .net *"_ivl_17", 0 0, L_0000017ce1afe8c0;  1 drivers
v0000017ce1a9cbc0_0 .net *"_ivl_18", 0 0, L_0000017ce1a70580;  1 drivers
v0000017ce1a9ba40_0 .net *"_ivl_23", 0 0, L_0000017ce1afe320;  1 drivers
v0000017ce1a9b4a0_0 .net *"_ivl_30", 0 0, L_0000017ce1a704a0;  1 drivers
v0000017ce1a9ca80_0 .net *"_ivl_34", 0 0, L_0000017ce1a6fe80;  1 drivers
v0000017ce1a9b180_0 .net *"_ivl_36", 0 0, L_0000017ce1b01a90;  1 drivers
v0000017ce1a9bae0_0 .net *"_ivl_5", 4 0, L_0000017ce1afed20;  1 drivers
v0000017ce1a9c6c0_0 .net *"_ivl_9", 9 0, L_0000017ce1afeaa0;  1 drivers
v0000017ce1a9bb80_0 .net "expOnes", 0 0, L_0000017ce1afe1e0;  1 drivers
v0000017ce1a9c260_0 .net "expZeroes", 0 0, L_0000017ce1afe960;  1 drivers
v0000017ce1a9bf40_0 .net "float", 15 0, v0000017ce1afc130_0;  alias, 1 drivers
v0000017ce1a9c760_0 .net "inf", 0 0, L_0000017ce1a70350;  alias, 1 drivers
v0000017ce1a9bc20_0 .net "normal", 0 0, L_0000017ce1b01da0;  alias, 1 drivers
v0000017ce1a9c4e0_0 .net "qnan", 0 0, L_0000017ce1a70740;  alias, 1 drivers
v0000017ce1a9c800_0 .net "sigZeroes", 0 0, L_0000017ce1aff7c0;  1 drivers
v0000017ce1a9c8a0_0 .net "snan", 0 0, L_0000017ce1a6fe10;  alias, 1 drivers
v0000017ce1afdc10_0 .net "subnormal", 0 0, L_0000017ce1a707b0;  alias, 1 drivers
v0000017ce1afc590_0 .net "zero", 0 0, L_0000017ce1a703c0;  alias, 1 drivers
L_0000017ce1afef00 .part v0000017ce1afc130_0, 10, 5;
L_0000017ce1afe1e0 .reduce/and L_0000017ce1afef00;
L_0000017ce1afed20 .part v0000017ce1afc130_0, 10, 5;
L_0000017ce1afe960 .reduce/nor L_0000017ce1afed20;
L_0000017ce1afeaa0 .part v0000017ce1afc130_0, 0, 10;
L_0000017ce1aff7c0 .reduce/nor L_0000017ce1afeaa0;
L_0000017ce1afe8c0 .part v0000017ce1afc130_0, 9, 1;
L_0000017ce1afe320 .part v0000017ce1afc130_0, 9, 1;
S_0000017ce1a797b0 .scope module, "OPERANDS_REGISTER" "memo" 3 123, 3 3 0, S_0000017ce1a90a20;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 32 "a";
    .port_info 3 /OUTPUT 16 "ra";
    .port_info 4 /OUTPUT 16 "rb";
v0000017ce1afdad0 .array "RAM", 0 20, 32 0;
v0000017ce1afd490_0 .net "a", 31 0, v0000017ce1afc8b0_0;  1 drivers
v0000017ce1afdf30_0 .net "clk", 0 0, v0000017ce1afe460_0;  alias, 1 drivers
v0000017ce1afc090_0 .var "ra", 15 0;
v0000017ce1afc130_0 .var "rb", 15 0;
v0000017ce1afc310_0 .net "rst", 0 0, v0000017ce1afe5a0_0;  alias, 1 drivers
v0000017ce1afdad0_0 .array/port v0000017ce1afdad0, 0;
v0000017ce1afdad0_1 .array/port v0000017ce1afdad0, 1;
v0000017ce1afdad0_2 .array/port v0000017ce1afdad0, 2;
E_0000017ce1a70e40/0 .event anyedge, v0000017ce1afd490_0, v0000017ce1afdad0_0, v0000017ce1afdad0_1, v0000017ce1afdad0_2;
v0000017ce1afdad0_3 .array/port v0000017ce1afdad0, 3;
v0000017ce1afdad0_4 .array/port v0000017ce1afdad0, 4;
v0000017ce1afdad0_5 .array/port v0000017ce1afdad0, 5;
v0000017ce1afdad0_6 .array/port v0000017ce1afdad0, 6;
E_0000017ce1a70e40/1 .event anyedge, v0000017ce1afdad0_3, v0000017ce1afdad0_4, v0000017ce1afdad0_5, v0000017ce1afdad0_6;
v0000017ce1afdad0_7 .array/port v0000017ce1afdad0, 7;
v0000017ce1afdad0_8 .array/port v0000017ce1afdad0, 8;
v0000017ce1afdad0_9 .array/port v0000017ce1afdad0, 9;
v0000017ce1afdad0_10 .array/port v0000017ce1afdad0, 10;
E_0000017ce1a70e40/2 .event anyedge, v0000017ce1afdad0_7, v0000017ce1afdad0_8, v0000017ce1afdad0_9, v0000017ce1afdad0_10;
v0000017ce1afdad0_11 .array/port v0000017ce1afdad0, 11;
v0000017ce1afdad0_12 .array/port v0000017ce1afdad0, 12;
v0000017ce1afdad0_13 .array/port v0000017ce1afdad0, 13;
v0000017ce1afdad0_14 .array/port v0000017ce1afdad0, 14;
E_0000017ce1a70e40/3 .event anyedge, v0000017ce1afdad0_11, v0000017ce1afdad0_12, v0000017ce1afdad0_13, v0000017ce1afdad0_14;
v0000017ce1afdad0_15 .array/port v0000017ce1afdad0, 15;
v0000017ce1afdad0_16 .array/port v0000017ce1afdad0, 16;
v0000017ce1afdad0_17 .array/port v0000017ce1afdad0, 17;
v0000017ce1afdad0_18 .array/port v0000017ce1afdad0, 18;
E_0000017ce1a70e40/4 .event anyedge, v0000017ce1afdad0_15, v0000017ce1afdad0_16, v0000017ce1afdad0_17, v0000017ce1afdad0_18;
v0000017ce1afdad0_19 .array/port v0000017ce1afdad0, 19;
v0000017ce1afdad0_20 .array/port v0000017ce1afdad0, 20;
E_0000017ce1a70e40/5 .event anyedge, v0000017ce1afdad0_19, v0000017ce1afdad0_20;
E_0000017ce1a70e40 .event/or E_0000017ce1a70e40/0, E_0000017ce1a70e40/1, E_0000017ce1a70e40/2, E_0000017ce1a70e40/3, E_0000017ce1a70e40/4, E_0000017ce1a70e40/5;
    .scope S_0000017ce1a797b0;
T_0 ;
    %vpi_call 3 13 "$readmemh", "calculations.dat", v0000017ce1afdad0 {0 0 0};
    %end;
    .thread T_0;
    .scope S_0000017ce1a797b0;
T_1 ;
    %wait E_0000017ce1a70e40;
    %ix/getv 4, v0000017ce1afd490_0;
    %load/vec4a v0000017ce1afdad0, 4;
    %parti/s 16, 16, 6;
    %store/vec4 v0000017ce1afc090_0, 0, 16;
    %ix/getv 4, v0000017ce1afd490_0;
    %load/vec4a v0000017ce1afdad0, 4;
    %parti/s 16, 0, 2;
    %store/vec4 v0000017ce1afc130_0, 0, 16;
    %jmp T_1;
    .thread T_1, $push;
    .scope S_0000017ce1a90c60;
T_2 ;
    %wait E_0000017ce1a71d00;
    %pushi/vec4 0, 0, 6;
    %split/vec4 1;
    %store/vec4 v0000017ce1afd210_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v0000017ce1afcc70_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v0000017ce1afc270_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v0000017ce1afc6d0_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v0000017ce1afddf0_0, 0, 1;
    %store/vec4 v0000017ce1afde90_0, 0, 1;
    %load/vec4 v0000017ce1afc770_0;
    %parti/s 1, 15, 5;
    %pad/u 16;
    %load/vec4 v0000017ce1afca90_0;
    %parti/s 1, 15, 5;
    %pad/u 16;
    %xor;
    %store/vec4 v0000017ce1afd8f0_0, 0, 16;
    %load/vec4 v0000017ce1afc950_0;
    %load/vec4 v0000017ce1afd350_0;
    %or;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %load/vec4 v0000017ce1afc950_0;
    %flag_set/vec4 8;
    %jmp/0 T_2.2, 8;
    %load/vec4 v0000017ce1afc770_0;
    %jmp/1 T_2.3, 8;
T_2.2 ; End of true expr.
    %load/vec4 v0000017ce1afca90_0;
    %jmp/0 T_2.3, 8;
 ; End of false expr.
    %blend;
T_2.3;
    %store/vec4 v0000017ce1afdcb0_0, 0, 16;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000017ce1afde90_0, 0, 1;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v0000017ce1afc450_0;
    %load/vec4 v0000017ce1afd3f0_0;
    %or;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.4, 8;
    %load/vec4 v0000017ce1afc450_0;
    %flag_set/vec4 8;
    %jmp/0 T_2.6, 8;
    %load/vec4 v0000017ce1afc770_0;
    %jmp/1 T_2.7, 8;
T_2.6 ; End of true expr.
    %load/vec4 v0000017ce1afca90_0;
    %jmp/0 T_2.7, 8;
 ; End of false expr.
    %blend;
T_2.7;
    %store/vec4 v0000017ce1afdcb0_0, 0, 16;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000017ce1afddf0_0, 0, 1;
    %jmp T_2.5;
T_2.4 ;
    %load/vec4 v0000017ce1afdd50_0;
    %load/vec4 v0000017ce1afda30_0;
    %or;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.8, 8;
    %load/vec4 v0000017ce1afc630_0;
    %load/vec4 v0000017ce1afd850_0;
    %or;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.10, 8;
    %load/vec4 v0000017ce1afd8f0_0;
    %concati/vec4 31, 0, 5;
    %concati/vec4 1, 0, 1;
    %concati/vec4 1, 0, 9;
    %pad/u 16;
    %store/vec4 v0000017ce1afdcb0_0, 0, 16;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000017ce1afddf0_0, 0, 1;
    %jmp T_2.11;
T_2.10 ;
    %load/vec4 v0000017ce1afd8f0_0;
    %concati/vec4 31, 0, 5;
    %concati/vec4 0, 0, 10;
    %pad/u 16;
    %store/vec4 v0000017ce1afdcb0_0, 0, 16;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000017ce1afc6d0_0, 0, 1;
T_2.11 ;
    %jmp T_2.9;
T_2.8 ;
    %load/vec4 v0000017ce1afc630_0;
    %load/vec4 v0000017ce1afd850_0;
    %or;
    %flag_set/vec4 8;
    %load/vec4 v0000017ce1afd2b0_0;
    %load/vec4 v0000017ce1afd5d0_0;
    %and;
    %flag_set/vec4 9;
    %flag_or 9, 8;
    %jmp/0xz  T_2.12, 9;
    %load/vec4 v0000017ce1afd8f0_0;
    %concati/vec4 0, 0, 15;
    %pad/u 16;
    %store/vec4 v0000017ce1afdcb0_0, 0, 16;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000017ce1afc270_0, 0, 1;
    %jmp T_2.13;
T_2.12 ;
    %load/vec4 v0000017ce1afc770_0;
    %parti/s 5, 10, 5;
    %pad/u 32;
    %subi 15, 0, 32;
    %pad/u 5;
    %store/vec4 v0000017ce1afcef0_0, 0, 5;
    %load/vec4 v0000017ce1afca90_0;
    %parti/s 5, 10, 5;
    %pad/u 32;
    %subi 15, 0, 32;
    %pad/u 5;
    %store/vec4 v0000017ce1afdb70_0, 0, 5;
    %load/vec4 v0000017ce1afcef0_0;
    %pad/u 32;
    %load/vec4 v0000017ce1afdb70_0;
    %pad/u 32;
    %add;
    %addi 15, 0, 32;
    %pad/u 6;
    %store/vec4 v0000017ce1afd990_0, 0, 6;
    %pushi/vec4 1, 0, 1;
    %load/vec4 v0000017ce1afc770_0;
    %parti/s 10, 0, 2;
    %concat/vec4; draw_concat_vec4
    %pad/u 22;
    %pushi/vec4 1, 0, 1;
    %load/vec4 v0000017ce1afca90_0;
    %parti/s 10, 0, 2;
    %concat/vec4; draw_concat_vec4
    %pad/u 22;
    %mul;
    %store/vec4 v0000017ce1afcb30_0, 0, 22;
    %load/vec4 v0000017ce1afcb30_0;
    %parti/s 1, 21, 6;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.14, 8;
    %load/vec4 v0000017ce1afcb30_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0000017ce1afcb30_0, 0, 22;
    %load/vec4 v0000017ce1afd990_0;
    %addi 1, 0, 6;
    %store/vec4 v0000017ce1afd990_0, 0, 6;
T_2.14 ;
    %load/vec4 v0000017ce1afd990_0;
    %pad/u 32;
    %cmpi/u 30, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz  T_2.16, 5;
    %load/vec4 v0000017ce1afd8f0_0;
    %concati/vec4 31, 0, 5;
    %concati/vec4 0, 0, 10;
    %pad/u 16;
    %store/vec4 v0000017ce1afdcb0_0, 0, 16;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000017ce1afc6d0_0, 0, 1;
    %jmp T_2.17;
T_2.16 ;
    %load/vec4 v0000017ce1afd990_0;
    %pad/u 32;
    %cmpi/u 1, 0, 32;
    %jmp/0xz  T_2.18, 5;
    %load/vec4 v0000017ce1afd8f0_0;
    %concati/vec4 0, 0, 15;
    %pad/u 16;
    %store/vec4 v0000017ce1afdcb0_0, 0, 16;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000017ce1afc270_0, 0, 1;
    %jmp T_2.19;
T_2.18 ;
    %load/vec4 v0000017ce1afd8f0_0;
    %load/vec4 v0000017ce1afd990_0;
    %parti/s 5, 0, 2;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0000017ce1afcb30_0;
    %parti/s 10, 10, 5;
    %concat/vec4; draw_concat_vec4
    %pad/u 16;
    %store/vec4 v0000017ce1afdcb0_0, 0, 16;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000017ce1afd210_0, 0, 1;
T_2.19 ;
T_2.17 ;
T_2.13 ;
T_2.9 ;
T_2.5 ;
T_2.1 ;
    %jmp T_2;
    .thread T_2, $push;
    .scope S_0000017ce1a90a20;
T_3 ;
    %wait E_0000017ce1a71940;
    %load/vec4 v0000017ce1afd0d0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_3.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_3.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_3.2, 6;
    %jmp T_3.3;
T_3.0 ;
    %load/vec4 v0000017ce1afcd10_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.4, 8;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0000017ce1afcdb0_0, 0, 3;
    %jmp T_3.5;
T_3.4 ;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0000017ce1afcdb0_0, 0, 3;
T_3.5 ;
    %jmp T_3.3;
T_3.1 ;
    %load/vec4 v0000017ce1afcd10_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.6, 8;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v0000017ce1afcdb0_0, 0, 3;
    %jmp T_3.7;
T_3.6 ;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0000017ce1afcdb0_0, 0, 3;
T_3.7 ;
    %jmp T_3.3;
T_3.2 ;
    %load/vec4 v0000017ce1afcd10_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.8, 8;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0000017ce1afcdb0_0, 0, 3;
    %jmp T_3.9;
T_3.8 ;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v0000017ce1afcdb0_0, 0, 3;
T_3.9 ;
    %jmp T_3.3;
T_3.3 ;
    %pop/vec4 1;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_0000017ce1a90a20;
T_4 ;
    %wait E_0000017ce1a71040;
    %load/vec4 v0000017ce1afcf90_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000017ce1afc8b0_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0000017ce1afd0d0_0, 0;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v0000017ce1afcdb0_0;
    %assign/vec4 v0000017ce1afd0d0_0, 0;
    %load/vec4 v0000017ce1afd0d0_0;
    %pushi/vec4 1, 0, 3;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0000017ce1afcdb0_0;
    %pushi/vec4 2, 0, 3;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.2, 8;
    %load/vec4 v0000017ce1afc8b0_0;
    %addi 1, 0, 32;
    %assign/vec4 v0000017ce1afc8b0_0, 0;
T_4.2 ;
T_4.1 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0000017ce1a74720;
T_5 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000017ce1afe460_0, 0, 1;
T_5.0 ;
    %delay 10, 0;
    %load/vec4 v0000017ce1afe460_0;
    %inv;
    %store/vec4 v0000017ce1afe460_0, 0, 1;
    %jmp T_5.0;
    %end;
    .thread T_5;
    .scope S_0000017ce1a74720;
T_6 ;
    %vpi_call 2 28 "$dumpfile", "counter.vcd" {0 0 0};
    %vpi_call 2 29 "$dumpvars", 32'sb00000000000000000000000000000000, S_0000017ce1a74720 {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000017ce1afe5a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000017ce1afe280_0, 0, 1;
    %delay 20, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000017ce1afe5a0_0, 0, 1;
    %delay 30, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000017ce1afe280_0, 0, 1;
    %delay 20, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000017ce1afe280_0, 0, 1;
    %delay 40, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000017ce1afe280_0, 0, 1;
    %delay 20, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000017ce1afe280_0, 0, 1;
    %delay 50, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000017ce1afe280_0, 0, 1;
    %delay 20, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000017ce1afe280_0, 0, 1;
    %delay 100, 0;
    %vpi_call 2 51 "$finish" {0 0 0};
    %end;
    .thread T_6;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "calculations_tb.v";
    "memory_calculations.v";
