// Seed: 903991136
module module_0;
  wire id_1;
  assign module_1.id_5 = 0;
endmodule
module module_1 (
    id_1,
    id_2
);
  input wire id_2;
  input wire id_1;
  assign id_3 = 'b0;
  module_0 modCall_1 ();
  id_4(
      .id_0(id_1), .id_1(id_1), .id_2(id_2), .id_3(1 - 1), .id_4(1), .id_5(1'b0 > 1)
  );
  wor id_5 = 1;
  id_6(
      .id_0(1), .id_1()
  );
endmodule
