Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (lin64) Build 2405991 Thu Dec  6 23:36:41 MST 2018
| Date         : Fri Apr 24 20:20:17 2020
| Host         : student08 running 64-bit Ubuntu 18.04.3 LTS
| Command      : report_timing_summary -max_paths 10 -file top_level_timing_summary_routed.rpt -pb top_level_timing_summary_routed.pb -rpx top_level_timing_summary_routed.rpx -warn_on_violation
| Design       : top_level
| Device       : 7a35t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 7 pins that are not constrained for maximum delay due to constant clock. (MEDIUM)


5. checking no_input_delay
--------------------------
 There are 5 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 7 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 1303 register/latch pins with multiple clocks. (HIGH)


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -0.304       -0.508                      2                11705        0.033        0.000                      0                11704        1.845        0.000                       0                  5020  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock             Waveform(ns)         Period(ns)      Frequency(MHz)
-----             ------------         ----------      --------------
clk_rx            {0.000 20.000}       40.000          25.000          
clk_tx_mac        {0.000 20.000}       40.000          25.000          
mii_rx_clk_i      {0.000 20.000}       40.000          25.000          
mii_tx_clk_i      {0.000 20.000}       40.000          25.000          
sys_clk_pin       {0.000 5.000}        10.000          100.000         
  I               {0.000 8.000}        16.000          62.500          
  clk_ipb_i       {0.000 16.000}       32.000          31.250          
  s_clk_200_in    {0.000 2.500}        5.000           200.000         
  s_fb_txclk_in   {0.000 10.000}       20.000          50.000          
  s_phy_clk_in    {0.000 20.000}       40.000          25.000          
  s_sysclk_x2_in  {0.000 4.000}        8.000           125.000         
  s_sysclk_x4_in  {0.000 2.000}        4.000           250.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                 WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                 -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_rx                 33.704        0.000                      0                 1321        0.069        0.000                      0                 1321       18.750        0.000                       0                   566  
clk_tx_mac             33.427        0.000                      0                 1537        0.119        0.000                      0                 1537       19.020        0.000                       0                   739  
mii_rx_clk_i           33.704        0.000                      0                 1321        0.069        0.000                      0                 1321       18.750        0.000                       0                   566  
mii_tx_clk_i           33.427        0.000                      0                 1537        0.119        0.000                      0                 1537       19.020        0.000                       0                   739  
sys_clk_pin             7.545        0.000                      0                   20        0.154        0.000                      0                   20        3.000        0.000                       0                    23  
  I                    13.538        0.000                      0                   25        0.252        0.000                      0                   25        7.500        0.000                       0                    27  
  clk_ipb_i            17.226        0.000                      0                 1525        0.033        0.000                      0                 1525       15.500        0.000                       0                   595  
  s_clk_200_in                                                                                                                                                      2.845        0.000                       0                     2  
  s_fb_txclk_in                                                                                                                                                    17.845        0.000                       0                     3  
  s_phy_clk_in                                                                                                                                                     37.845        0.000                       0                     2  
  s_sysclk_x2_in        1.025        0.000                      0                 7041        0.037        0.000                      0                 7041        3.020        0.000                       0                  3061  
  s_sysclk_x4_in                                                                                                                                                    1.845        0.000                       0                     2  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock      To Clock            WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------      --------            -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
mii_rx_clk_i    clk_rx               33.704        0.000                      0                 1321        0.034        0.000                      0                 1321  
mii_rx_clk_i    clk_tx_mac            4.898        0.000                      0                   18                                                                        
mii_tx_clk_i    clk_tx_mac           33.427        0.000                      0                 1537        0.084        0.000                      0                 1537  
clk_rx          mii_rx_clk_i         33.704        0.000                      0                 1321        0.034        0.000                      0                 1321  
s_sysclk_x2_in  mii_rx_clk_i          4.531        0.000                      0                    7        0.144        0.000                      0                    7  
clk_rx          mii_tx_clk_i          4.898        0.000                      0                   18                                                                        
clk_tx_mac      mii_tx_clk_i         33.427        0.000                      0                 1537        0.084        0.000                      0                 1537  
mii_rx_clk_i    mii_tx_clk_i          4.898        0.000                      0                   18                                                                        
s_sysclk_x2_in  mii_tx_clk_i          4.648        0.000                      0                    3        0.046        0.000                      0                    3  
sys_clk_pin     clk_ipb_i            -0.304       -0.304                      1                    1        0.171        0.000                      0                    1  
s_sysclk_x2_in  clk_ipb_i             2.294        0.000                      0                   43        0.130        0.000                      0                   43  
mii_rx_clk_i    s_sysclk_x2_in        4.878        0.000                      0                    1        0.305        0.000                      0                    1  
mii_tx_clk_i    s_sysclk_x2_in        5.065        0.000                      0                   14        0.143        0.000                      0                   14  
sys_clk_pin     s_sysclk_x2_in       -0.204       -0.204                      1                    1        0.171        0.000                      0                    1  
clk_ipb_i       s_sysclk_x2_in        2.283        0.000                      0                    5        0.213        0.000                      0                    5  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  clk_ipb_i          clk_ipb_i               23.037        0.000                      0                  164        1.327        0.000                      0                  164  
**async_default**  clk_rx             clk_rx                  38.029        0.000                      0                    6        0.427        0.000                      0                    6  
**async_default**  mii_rx_clk_i       clk_rx                  38.029        0.000                      0                    6        0.391        0.000                      0                    6  
**async_default**  clk_tx_mac         clk_tx_mac              38.534        0.000                      0                    5        0.428        0.000                      0                    5  
**async_default**  mii_tx_clk_i       clk_tx_mac              38.534        0.000                      0                    5        0.393        0.000                      0                    5  
**async_default**  clk_rx             mii_rx_clk_i            38.029        0.000                      0                    6        0.391        0.000                      0                    6  
**async_default**  mii_rx_clk_i       mii_rx_clk_i            38.029        0.000                      0                    6        0.427        0.000                      0                    6  
**async_default**  clk_tx_mac         mii_tx_clk_i            38.534        0.000                      0                    5        0.393        0.000                      0                    5  
**async_default**  mii_tx_clk_i       mii_tx_clk_i            38.534        0.000                      0                    5        0.428        0.000                      0                    5  
**async_default**  sys_clk_pin        sys_clk_pin              6.312        0.000                      0                   17        0.988        0.000                      0                   17  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_rx
  To Clock:  clk_rx

Setup :            0  Failing Endpoints,  Worst Slack       33.704ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.069ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       18.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             33.704ns  (required time - arrival time)
  Source:                 eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rxgen/DELAY_RX_DV2/CLK
                            (rising edge-triggered cell SRL16E clocked by clk_rx  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rxgen/RX_SM/END_EXT_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_rx  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_rx
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_rx rise@40.000ns - clk_rx rise@0.000ns)
  Data Path Delay:        6.168ns  (logic 2.344ns (38.003%)  route 3.824ns (61.997%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.062ns = ( 43.062 - 40.000 ) 
    Source Clock Delay      (SCD):    3.237ns
    Clock Pessimism Removal (CPR):    0.149ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_rx rise edge)     0.000     0.000 r  
    F15                                               0.000     0.000 r  mii_rx_clk_i (IN)
                         net (fo=0)                   0.000     0.000    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk
    F15                  IBUF (Prop_ibuf_I_O)         1.482     1.482 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk_ibuf_i/O
                         net (fo=1, routed)           0.500     1.982    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk_ibuf
    BUFR_X0Y4            BUFR (Prop_bufr_I_O)         0.511     2.493 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/bufr_mii_rx_clk/O
                         net (fo=565, routed)         0.744     3.237    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rxgen/rx_axi_clk
    SLICE_X2Y63          SRL16E                                       r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rxgen/DELAY_RX_DV2/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y63          SRL16E (Prop_srl16e_CLK_Q)
                                                      1.612     4.849 f  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rxgen/DELAY_RX_DV2/Q
                         net (fo=4, routed)           0.808     5.657    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rxgen/RX_SM/RX_DV_REG5
    SLICE_X2Y65          LUT2 (Prop_lut2_I0_O)        0.153     5.810 f  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rxgen/RX_SM/IFG_FLAG_i_3/O
                         net (fo=1, routed)           0.810     6.620    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rxgen/RX_SM/IFG_FLAG_i_3_n_0
    SLICE_X3Y63          LUT6 (Prop_lut6_I5_O)        0.331     6.951 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rxgen/RX_SM/IFG_FLAG_i_2/O
                         net (fo=3, routed)           0.599     7.551    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rxgen/RX_SM/RXD_REG5_reg[5]
    SLICE_X4Y63          LUT4 (Prop_lut4_I0_O)        0.124     7.675 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rxgen/RX_SM/FALSE_CARR_FLAG_i_1/O
                         net (fo=2, routed)           1.094     8.769    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rxgen/RX_SM/PRE_FALSE_CARR_FLAG
    SLICE_X2Y65          LUT5 (Prop_lut5_I0_O)        0.124     8.893 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rxgen/RX_SM/END_EXT_i_1/O
                         net (fo=1, routed)           0.512     9.405    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rxgen/RX_SM/END_EXT0
    SLICE_X1Y65          FDRE                                         r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rxgen/RX_SM/END_EXT_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_rx rise edge)    40.000    40.000 r  
    F15                                               0.000    40.000 r  mii_rx_clk_i (IN)
                         net (fo=0)                   0.000    40.000    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk
    F15                  IBUF (Prop_ibuf_I_O)         1.412    41.412 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk_ibuf_i/O
                         net (fo=1, routed)           0.459    41.871    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk_ibuf
    BUFR_X0Y4            BUFR (Prop_bufr_I_O)         0.486    42.356 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/bufr_mii_rx_clk/O
                         net (fo=565, routed)         0.706    43.062    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rxgen/RX_SM/rx_axi_clk
    SLICE_X1Y65          FDRE                                         r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rxgen/RX_SM/END_EXT_reg/C
                         clock pessimism              0.149    43.211    
                         clock uncertainty           -0.035    43.176    
    SLICE_X1Y65          FDRE (Setup_fdre_C_D)       -0.067    43.109    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rxgen/RX_SM/END_EXT_reg
  -------------------------------------------------------------------
                         required time                         43.109    
                         arrival time                          -9.405    
  -------------------------------------------------------------------
                         slack                                 33.704    

Slack (MET) :             34.656ns  (required time - arrival time)
  Source:                 eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rxgen/DELAY_RX_DV2/CLK
                            (rising edge-triggered cell SRL16E clocked by clk_rx  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rxgen/RX_SM/END_FRAME_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_rx  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_rx
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_rx rise@40.000ns - clk_rx rise@0.000ns)
  Data Path Delay:        5.243ns  (logic 2.344ns (44.710%)  route 2.899ns (55.290%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.062ns = ( 43.062 - 40.000 ) 
    Source Clock Delay      (SCD):    3.237ns
    Clock Pessimism Removal (CPR):    0.149ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_rx rise edge)     0.000     0.000 r  
    F15                                               0.000     0.000 r  mii_rx_clk_i (IN)
                         net (fo=0)                   0.000     0.000    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk
    F15                  IBUF (Prop_ibuf_I_O)         1.482     1.482 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk_ibuf_i/O
                         net (fo=1, routed)           0.500     1.982    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk_ibuf
    BUFR_X0Y4            BUFR (Prop_bufr_I_O)         0.511     2.493 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/bufr_mii_rx_clk/O
                         net (fo=565, routed)         0.744     3.237    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rxgen/rx_axi_clk
    SLICE_X2Y63          SRL16E                                       r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rxgen/DELAY_RX_DV2/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y63          SRL16E (Prop_srl16e_CLK_Q)
                                                      1.612     4.849 f  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rxgen/DELAY_RX_DV2/Q
                         net (fo=4, routed)           0.808     5.657    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rxgen/RX_SM/RX_DV_REG5
    SLICE_X2Y65          LUT2 (Prop_lut2_I0_O)        0.153     5.810 f  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rxgen/RX_SM/IFG_FLAG_i_3/O
                         net (fo=1, routed)           0.810     6.620    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rxgen/RX_SM/IFG_FLAG_i_3_n_0
    SLICE_X3Y63          LUT6 (Prop_lut6_I5_O)        0.331     6.951 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rxgen/RX_SM/IFG_FLAG_i_2/O
                         net (fo=3, routed)           0.328     7.279    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rxgen/RX_SM/RXD_REG5_reg[5]
    SLICE_X4Y63          LUT6 (Prop_lut6_I5_O)        0.124     7.403 f  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rxgen/RX_SM/END_FRAME_i_2/O
                         net (fo=1, routed)           0.570     7.974    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rxgen/RX_SM/END_FRAME_i_2_n_0
    SLICE_X4Y65          LUT4 (Prop_lut4_I0_O)        0.124     8.098 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rxgen/RX_SM/END_FRAME_i_1/O
                         net (fo=1, routed)           0.382     8.480    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rxgen/RX_SM/END_FRAME_i_1_n_0
    SLICE_X4Y65          FDRE                                         r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rxgen/RX_SM/END_FRAME_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_rx rise edge)    40.000    40.000 r  
    F15                                               0.000    40.000 r  mii_rx_clk_i (IN)
                         net (fo=0)                   0.000    40.000    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk
    F15                  IBUF (Prop_ibuf_I_O)         1.412    41.412 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk_ibuf_i/O
                         net (fo=1, routed)           0.459    41.871    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk_ibuf
    BUFR_X0Y4            BUFR (Prop_bufr_I_O)         0.486    42.356 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/bufr_mii_rx_clk/O
                         net (fo=565, routed)         0.706    43.062    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rxgen/RX_SM/rx_axi_clk
    SLICE_X4Y65          FDRE                                         r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rxgen/RX_SM/END_FRAME_reg/C
                         clock pessimism              0.149    43.211    
                         clock uncertainty           -0.035    43.176    
    SLICE_X4Y65          FDRE (Setup_fdre_C_D)       -0.040    43.136    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rxgen/RX_SM/END_FRAME_reg
  -------------------------------------------------------------------
                         required time                         43.136    
                         arrival time                          -8.480    
  -------------------------------------------------------------------
                         slack                                 34.656    

Slack (MET) :             34.677ns  (required time - arrival time)
  Source:                 eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/rx_enable_int_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_rx  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rxgen/FRAME_DECODER/LENGTH_TYPE_reg[0]/S
                            (rising edge-triggered cell FDSE clocked by clk_rx  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_rx
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_rx rise@40.000ns - clk_rx rise@0.000ns)
  Data Path Delay:        4.734ns  (logic 0.642ns (13.560%)  route 4.092ns (86.440%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.057ns = ( 43.057 - 40.000 ) 
    Source Clock Delay      (SCD):    3.235ns
    Clock Pessimism Removal (CPR):    0.149ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_rx rise edge)     0.000     0.000 r  
    F15                                               0.000     0.000 r  mii_rx_clk_i (IN)
                         net (fo=0)                   0.000     0.000    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk
    F15                  IBUF (Prop_ibuf_I_O)         1.482     1.482 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk_ibuf_i/O
                         net (fo=1, routed)           0.500     1.982    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk_ibuf
    BUFR_X0Y4            BUFR (Prop_bufr_I_O)         0.511     2.493 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/bufr_mii_rx_clk/O
                         net (fo=565, routed)         0.742     3.235    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/rx_mac_aclk
    SLICE_X2Y65          FDRE                                         r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/rx_enable_int_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y65          FDRE (Prop_fdre_C_Q)         0.518     3.753 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/rx_enable_int_reg/Q
                         net (fo=239, routed)         2.608     6.361    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rxgen/RX_SM/rx_enable
    SLICE_X2Y67          LUT4 (Prop_lut4_I1_O)        0.124     6.485 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rxgen/RX_SM/LENGTH_TYPE[7]_i_1/O
                         net (fo=26, routed)          1.485     7.970    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rxgen/FRAME_DECODER/FRAME_COUNTER_reg[14]_0
    SLICE_X6Y69          FDSE                                         r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rxgen/FRAME_DECODER/LENGTH_TYPE_reg[0]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_rx rise edge)    40.000    40.000 r  
    F15                                               0.000    40.000 r  mii_rx_clk_i (IN)
                         net (fo=0)                   0.000    40.000    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk
    F15                  IBUF (Prop_ibuf_I_O)         1.412    41.412 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk_ibuf_i/O
                         net (fo=1, routed)           0.459    41.871    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk_ibuf
    BUFR_X0Y4            BUFR (Prop_bufr_I_O)         0.486    42.356 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/bufr_mii_rx_clk/O
                         net (fo=565, routed)         0.701    43.057    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rxgen/FRAME_DECODER/rx_axi_clk
    SLICE_X6Y69          FDSE                                         r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rxgen/FRAME_DECODER/LENGTH_TYPE_reg[0]/C
                         clock pessimism              0.149    43.206    
                         clock uncertainty           -0.035    43.171    
    SLICE_X6Y69          FDSE (Setup_fdse_C_S)       -0.524    42.647    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rxgen/FRAME_DECODER/LENGTH_TYPE_reg[0]
  -------------------------------------------------------------------
                         required time                         42.647    
                         arrival time                          -7.970    
  -------------------------------------------------------------------
                         slack                                 34.677    

Slack (MET) :             34.677ns  (required time - arrival time)
  Source:                 eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/rx_enable_int_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_rx  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rxgen/FRAME_DECODER/LENGTH_TYPE_reg[1]/S
                            (rising edge-triggered cell FDSE clocked by clk_rx  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_rx
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_rx rise@40.000ns - clk_rx rise@0.000ns)
  Data Path Delay:        4.734ns  (logic 0.642ns (13.560%)  route 4.092ns (86.440%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.057ns = ( 43.057 - 40.000 ) 
    Source Clock Delay      (SCD):    3.235ns
    Clock Pessimism Removal (CPR):    0.149ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_rx rise edge)     0.000     0.000 r  
    F15                                               0.000     0.000 r  mii_rx_clk_i (IN)
                         net (fo=0)                   0.000     0.000    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk
    F15                  IBUF (Prop_ibuf_I_O)         1.482     1.482 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk_ibuf_i/O
                         net (fo=1, routed)           0.500     1.982    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk_ibuf
    BUFR_X0Y4            BUFR (Prop_bufr_I_O)         0.511     2.493 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/bufr_mii_rx_clk/O
                         net (fo=565, routed)         0.742     3.235    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/rx_mac_aclk
    SLICE_X2Y65          FDRE                                         r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/rx_enable_int_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y65          FDRE (Prop_fdre_C_Q)         0.518     3.753 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/rx_enable_int_reg/Q
                         net (fo=239, routed)         2.608     6.361    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rxgen/RX_SM/rx_enable
    SLICE_X2Y67          LUT4 (Prop_lut4_I1_O)        0.124     6.485 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rxgen/RX_SM/LENGTH_TYPE[7]_i_1/O
                         net (fo=26, routed)          1.485     7.970    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rxgen/FRAME_DECODER/FRAME_COUNTER_reg[14]_0
    SLICE_X6Y69          FDSE                                         r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rxgen/FRAME_DECODER/LENGTH_TYPE_reg[1]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_rx rise edge)    40.000    40.000 r  
    F15                                               0.000    40.000 r  mii_rx_clk_i (IN)
                         net (fo=0)                   0.000    40.000    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk
    F15                  IBUF (Prop_ibuf_I_O)         1.412    41.412 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk_ibuf_i/O
                         net (fo=1, routed)           0.459    41.871    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk_ibuf
    BUFR_X0Y4            BUFR (Prop_bufr_I_O)         0.486    42.356 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/bufr_mii_rx_clk/O
                         net (fo=565, routed)         0.701    43.057    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rxgen/FRAME_DECODER/rx_axi_clk
    SLICE_X6Y69          FDSE                                         r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rxgen/FRAME_DECODER/LENGTH_TYPE_reg[1]/C
                         clock pessimism              0.149    43.206    
                         clock uncertainty           -0.035    43.171    
    SLICE_X6Y69          FDSE (Setup_fdse_C_S)       -0.524    42.647    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rxgen/FRAME_DECODER/LENGTH_TYPE_reg[1]
  -------------------------------------------------------------------
                         required time                         42.647    
                         arrival time                          -7.970    
  -------------------------------------------------------------------
                         slack                                 34.677    

Slack (MET) :             34.677ns  (required time - arrival time)
  Source:                 eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/rx_enable_int_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_rx  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rxgen/FRAME_DECODER/LENGTH_TYPE_reg[2]/S
                            (rising edge-triggered cell FDSE clocked by clk_rx  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_rx
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_rx rise@40.000ns - clk_rx rise@0.000ns)
  Data Path Delay:        4.734ns  (logic 0.642ns (13.560%)  route 4.092ns (86.440%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.057ns = ( 43.057 - 40.000 ) 
    Source Clock Delay      (SCD):    3.235ns
    Clock Pessimism Removal (CPR):    0.149ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_rx rise edge)     0.000     0.000 r  
    F15                                               0.000     0.000 r  mii_rx_clk_i (IN)
                         net (fo=0)                   0.000     0.000    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk
    F15                  IBUF (Prop_ibuf_I_O)         1.482     1.482 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk_ibuf_i/O
                         net (fo=1, routed)           0.500     1.982    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk_ibuf
    BUFR_X0Y4            BUFR (Prop_bufr_I_O)         0.511     2.493 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/bufr_mii_rx_clk/O
                         net (fo=565, routed)         0.742     3.235    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/rx_mac_aclk
    SLICE_X2Y65          FDRE                                         r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/rx_enable_int_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y65          FDRE (Prop_fdre_C_Q)         0.518     3.753 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/rx_enable_int_reg/Q
                         net (fo=239, routed)         2.608     6.361    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rxgen/RX_SM/rx_enable
    SLICE_X2Y67          LUT4 (Prop_lut4_I1_O)        0.124     6.485 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rxgen/RX_SM/LENGTH_TYPE[7]_i_1/O
                         net (fo=26, routed)          1.485     7.970    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rxgen/FRAME_DECODER/FRAME_COUNTER_reg[14]_0
    SLICE_X6Y69          FDSE                                         r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rxgen/FRAME_DECODER/LENGTH_TYPE_reg[2]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_rx rise edge)    40.000    40.000 r  
    F15                                               0.000    40.000 r  mii_rx_clk_i (IN)
                         net (fo=0)                   0.000    40.000    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk
    F15                  IBUF (Prop_ibuf_I_O)         1.412    41.412 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk_ibuf_i/O
                         net (fo=1, routed)           0.459    41.871    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk_ibuf
    BUFR_X0Y4            BUFR (Prop_bufr_I_O)         0.486    42.356 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/bufr_mii_rx_clk/O
                         net (fo=565, routed)         0.701    43.057    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rxgen/FRAME_DECODER/rx_axi_clk
    SLICE_X6Y69          FDSE                                         r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rxgen/FRAME_DECODER/LENGTH_TYPE_reg[2]/C
                         clock pessimism              0.149    43.206    
                         clock uncertainty           -0.035    43.171    
    SLICE_X6Y69          FDSE (Setup_fdse_C_S)       -0.524    42.647    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rxgen/FRAME_DECODER/LENGTH_TYPE_reg[2]
  -------------------------------------------------------------------
                         required time                         42.647    
                         arrival time                          -7.970    
  -------------------------------------------------------------------
                         slack                                 34.677    

Slack (MET) :             34.677ns  (required time - arrival time)
  Source:                 eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/rx_enable_int_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_rx  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rxgen/FRAME_DECODER/LENGTH_TYPE_reg[3]/S
                            (rising edge-triggered cell FDSE clocked by clk_rx  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_rx
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_rx rise@40.000ns - clk_rx rise@0.000ns)
  Data Path Delay:        4.734ns  (logic 0.642ns (13.560%)  route 4.092ns (86.440%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.057ns = ( 43.057 - 40.000 ) 
    Source Clock Delay      (SCD):    3.235ns
    Clock Pessimism Removal (CPR):    0.149ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_rx rise edge)     0.000     0.000 r  
    F15                                               0.000     0.000 r  mii_rx_clk_i (IN)
                         net (fo=0)                   0.000     0.000    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk
    F15                  IBUF (Prop_ibuf_I_O)         1.482     1.482 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk_ibuf_i/O
                         net (fo=1, routed)           0.500     1.982    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk_ibuf
    BUFR_X0Y4            BUFR (Prop_bufr_I_O)         0.511     2.493 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/bufr_mii_rx_clk/O
                         net (fo=565, routed)         0.742     3.235    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/rx_mac_aclk
    SLICE_X2Y65          FDRE                                         r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/rx_enable_int_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y65          FDRE (Prop_fdre_C_Q)         0.518     3.753 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/rx_enable_int_reg/Q
                         net (fo=239, routed)         2.608     6.361    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rxgen/RX_SM/rx_enable
    SLICE_X2Y67          LUT4 (Prop_lut4_I1_O)        0.124     6.485 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rxgen/RX_SM/LENGTH_TYPE[7]_i_1/O
                         net (fo=26, routed)          1.485     7.970    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rxgen/FRAME_DECODER/FRAME_COUNTER_reg[14]_0
    SLICE_X6Y69          FDSE                                         r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rxgen/FRAME_DECODER/LENGTH_TYPE_reg[3]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_rx rise edge)    40.000    40.000 r  
    F15                                               0.000    40.000 r  mii_rx_clk_i (IN)
                         net (fo=0)                   0.000    40.000    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk
    F15                  IBUF (Prop_ibuf_I_O)         1.412    41.412 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk_ibuf_i/O
                         net (fo=1, routed)           0.459    41.871    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk_ibuf
    BUFR_X0Y4            BUFR (Prop_bufr_I_O)         0.486    42.356 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/bufr_mii_rx_clk/O
                         net (fo=565, routed)         0.701    43.057    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rxgen/FRAME_DECODER/rx_axi_clk
    SLICE_X6Y69          FDSE                                         r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rxgen/FRAME_DECODER/LENGTH_TYPE_reg[3]/C
                         clock pessimism              0.149    43.206    
                         clock uncertainty           -0.035    43.171    
    SLICE_X6Y69          FDSE (Setup_fdse_C_S)       -0.524    42.647    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rxgen/FRAME_DECODER/LENGTH_TYPE_reg[3]
  -------------------------------------------------------------------
                         required time                         42.647    
                         arrival time                          -7.970    
  -------------------------------------------------------------------
                         slack                                 34.677    

Slack (MET) :             34.677ns  (required time - arrival time)
  Source:                 eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/rx_enable_int_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_rx  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rxgen/FRAME_DECODER/LENGTH_TYPE_reg[4]/S
                            (rising edge-triggered cell FDSE clocked by clk_rx  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_rx
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_rx rise@40.000ns - clk_rx rise@0.000ns)
  Data Path Delay:        4.734ns  (logic 0.642ns (13.560%)  route 4.092ns (86.440%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.057ns = ( 43.057 - 40.000 ) 
    Source Clock Delay      (SCD):    3.235ns
    Clock Pessimism Removal (CPR):    0.149ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_rx rise edge)     0.000     0.000 r  
    F15                                               0.000     0.000 r  mii_rx_clk_i (IN)
                         net (fo=0)                   0.000     0.000    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk
    F15                  IBUF (Prop_ibuf_I_O)         1.482     1.482 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk_ibuf_i/O
                         net (fo=1, routed)           0.500     1.982    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk_ibuf
    BUFR_X0Y4            BUFR (Prop_bufr_I_O)         0.511     2.493 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/bufr_mii_rx_clk/O
                         net (fo=565, routed)         0.742     3.235    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/rx_mac_aclk
    SLICE_X2Y65          FDRE                                         r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/rx_enable_int_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y65          FDRE (Prop_fdre_C_Q)         0.518     3.753 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/rx_enable_int_reg/Q
                         net (fo=239, routed)         2.608     6.361    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rxgen/RX_SM/rx_enable
    SLICE_X2Y67          LUT4 (Prop_lut4_I1_O)        0.124     6.485 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rxgen/RX_SM/LENGTH_TYPE[7]_i_1/O
                         net (fo=26, routed)          1.485     7.970    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rxgen/FRAME_DECODER/FRAME_COUNTER_reg[14]_0
    SLICE_X6Y69          FDSE                                         r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rxgen/FRAME_DECODER/LENGTH_TYPE_reg[4]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_rx rise edge)    40.000    40.000 r  
    F15                                               0.000    40.000 r  mii_rx_clk_i (IN)
                         net (fo=0)                   0.000    40.000    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk
    F15                  IBUF (Prop_ibuf_I_O)         1.412    41.412 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk_ibuf_i/O
                         net (fo=1, routed)           0.459    41.871    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk_ibuf
    BUFR_X0Y4            BUFR (Prop_bufr_I_O)         0.486    42.356 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/bufr_mii_rx_clk/O
                         net (fo=565, routed)         0.701    43.057    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rxgen/FRAME_DECODER/rx_axi_clk
    SLICE_X6Y69          FDSE                                         r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rxgen/FRAME_DECODER/LENGTH_TYPE_reg[4]/C
                         clock pessimism              0.149    43.206    
                         clock uncertainty           -0.035    43.171    
    SLICE_X6Y69          FDSE (Setup_fdse_C_S)       -0.524    42.647    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rxgen/FRAME_DECODER/LENGTH_TYPE_reg[4]
  -------------------------------------------------------------------
                         required time                         42.647    
                         arrival time                          -7.970    
  -------------------------------------------------------------------
                         slack                                 34.677    

Slack (MET) :             34.677ns  (required time - arrival time)
  Source:                 eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/rx_enable_int_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_rx  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rxgen/FRAME_DECODER/LENGTH_TYPE_reg[5]/S
                            (rising edge-triggered cell FDSE clocked by clk_rx  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_rx
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_rx rise@40.000ns - clk_rx rise@0.000ns)
  Data Path Delay:        4.734ns  (logic 0.642ns (13.560%)  route 4.092ns (86.440%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.057ns = ( 43.057 - 40.000 ) 
    Source Clock Delay      (SCD):    3.235ns
    Clock Pessimism Removal (CPR):    0.149ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_rx rise edge)     0.000     0.000 r  
    F15                                               0.000     0.000 r  mii_rx_clk_i (IN)
                         net (fo=0)                   0.000     0.000    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk
    F15                  IBUF (Prop_ibuf_I_O)         1.482     1.482 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk_ibuf_i/O
                         net (fo=1, routed)           0.500     1.982    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk_ibuf
    BUFR_X0Y4            BUFR (Prop_bufr_I_O)         0.511     2.493 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/bufr_mii_rx_clk/O
                         net (fo=565, routed)         0.742     3.235    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/rx_mac_aclk
    SLICE_X2Y65          FDRE                                         r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/rx_enable_int_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y65          FDRE (Prop_fdre_C_Q)         0.518     3.753 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/rx_enable_int_reg/Q
                         net (fo=239, routed)         2.608     6.361    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rxgen/RX_SM/rx_enable
    SLICE_X2Y67          LUT4 (Prop_lut4_I1_O)        0.124     6.485 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rxgen/RX_SM/LENGTH_TYPE[7]_i_1/O
                         net (fo=26, routed)          1.485     7.970    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rxgen/FRAME_DECODER/FRAME_COUNTER_reg[14]_0
    SLICE_X6Y69          FDSE                                         r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rxgen/FRAME_DECODER/LENGTH_TYPE_reg[5]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_rx rise edge)    40.000    40.000 r  
    F15                                               0.000    40.000 r  mii_rx_clk_i (IN)
                         net (fo=0)                   0.000    40.000    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk
    F15                  IBUF (Prop_ibuf_I_O)         1.412    41.412 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk_ibuf_i/O
                         net (fo=1, routed)           0.459    41.871    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk_ibuf
    BUFR_X0Y4            BUFR (Prop_bufr_I_O)         0.486    42.356 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/bufr_mii_rx_clk/O
                         net (fo=565, routed)         0.701    43.057    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rxgen/FRAME_DECODER/rx_axi_clk
    SLICE_X6Y69          FDSE                                         r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rxgen/FRAME_DECODER/LENGTH_TYPE_reg[5]/C
                         clock pessimism              0.149    43.206    
                         clock uncertainty           -0.035    43.171    
    SLICE_X6Y69          FDSE (Setup_fdse_C_S)       -0.524    42.647    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rxgen/FRAME_DECODER/LENGTH_TYPE_reg[5]
  -------------------------------------------------------------------
                         required time                         42.647    
                         arrival time                          -7.970    
  -------------------------------------------------------------------
                         slack                                 34.677    

Slack (MET) :             34.677ns  (required time - arrival time)
  Source:                 eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/rx_enable_int_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_rx  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rxgen/FRAME_DECODER/LENGTH_TYPE_reg[6]/S
                            (rising edge-triggered cell FDSE clocked by clk_rx  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_rx
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_rx rise@40.000ns - clk_rx rise@0.000ns)
  Data Path Delay:        4.734ns  (logic 0.642ns (13.560%)  route 4.092ns (86.440%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.057ns = ( 43.057 - 40.000 ) 
    Source Clock Delay      (SCD):    3.235ns
    Clock Pessimism Removal (CPR):    0.149ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_rx rise edge)     0.000     0.000 r  
    F15                                               0.000     0.000 r  mii_rx_clk_i (IN)
                         net (fo=0)                   0.000     0.000    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk
    F15                  IBUF (Prop_ibuf_I_O)         1.482     1.482 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk_ibuf_i/O
                         net (fo=1, routed)           0.500     1.982    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk_ibuf
    BUFR_X0Y4            BUFR (Prop_bufr_I_O)         0.511     2.493 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/bufr_mii_rx_clk/O
                         net (fo=565, routed)         0.742     3.235    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/rx_mac_aclk
    SLICE_X2Y65          FDRE                                         r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/rx_enable_int_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y65          FDRE (Prop_fdre_C_Q)         0.518     3.753 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/rx_enable_int_reg/Q
                         net (fo=239, routed)         2.608     6.361    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rxgen/RX_SM/rx_enable
    SLICE_X2Y67          LUT4 (Prop_lut4_I1_O)        0.124     6.485 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rxgen/RX_SM/LENGTH_TYPE[7]_i_1/O
                         net (fo=26, routed)          1.485     7.970    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rxgen/FRAME_DECODER/FRAME_COUNTER_reg[14]_0
    SLICE_X6Y69          FDSE                                         r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rxgen/FRAME_DECODER/LENGTH_TYPE_reg[6]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_rx rise edge)    40.000    40.000 r  
    F15                                               0.000    40.000 r  mii_rx_clk_i (IN)
                         net (fo=0)                   0.000    40.000    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk
    F15                  IBUF (Prop_ibuf_I_O)         1.412    41.412 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk_ibuf_i/O
                         net (fo=1, routed)           0.459    41.871    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk_ibuf
    BUFR_X0Y4            BUFR (Prop_bufr_I_O)         0.486    42.356 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/bufr_mii_rx_clk/O
                         net (fo=565, routed)         0.701    43.057    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rxgen/FRAME_DECODER/rx_axi_clk
    SLICE_X6Y69          FDSE                                         r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rxgen/FRAME_DECODER/LENGTH_TYPE_reg[6]/C
                         clock pessimism              0.149    43.206    
                         clock uncertainty           -0.035    43.171    
    SLICE_X6Y69          FDSE (Setup_fdse_C_S)       -0.524    42.647    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rxgen/FRAME_DECODER/LENGTH_TYPE_reg[6]
  -------------------------------------------------------------------
                         required time                         42.647    
                         arrival time                          -7.970    
  -------------------------------------------------------------------
                         slack                                 34.677    

Slack (MET) :             34.677ns  (required time - arrival time)
  Source:                 eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/rx_enable_int_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_rx  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rxgen/FRAME_DECODER/LENGTH_TYPE_reg[7]/S
                            (rising edge-triggered cell FDSE clocked by clk_rx  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_rx
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_rx rise@40.000ns - clk_rx rise@0.000ns)
  Data Path Delay:        4.734ns  (logic 0.642ns (13.560%)  route 4.092ns (86.440%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.057ns = ( 43.057 - 40.000 ) 
    Source Clock Delay      (SCD):    3.235ns
    Clock Pessimism Removal (CPR):    0.149ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_rx rise edge)     0.000     0.000 r  
    F15                                               0.000     0.000 r  mii_rx_clk_i (IN)
                         net (fo=0)                   0.000     0.000    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk
    F15                  IBUF (Prop_ibuf_I_O)         1.482     1.482 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk_ibuf_i/O
                         net (fo=1, routed)           0.500     1.982    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk_ibuf
    BUFR_X0Y4            BUFR (Prop_bufr_I_O)         0.511     2.493 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/bufr_mii_rx_clk/O
                         net (fo=565, routed)         0.742     3.235    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/rx_mac_aclk
    SLICE_X2Y65          FDRE                                         r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/rx_enable_int_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y65          FDRE (Prop_fdre_C_Q)         0.518     3.753 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/rx_enable_int_reg/Q
                         net (fo=239, routed)         2.608     6.361    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rxgen/RX_SM/rx_enable
    SLICE_X2Y67          LUT4 (Prop_lut4_I1_O)        0.124     6.485 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rxgen/RX_SM/LENGTH_TYPE[7]_i_1/O
                         net (fo=26, routed)          1.485     7.970    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rxgen/FRAME_DECODER/FRAME_COUNTER_reg[14]_0
    SLICE_X6Y69          FDSE                                         r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rxgen/FRAME_DECODER/LENGTH_TYPE_reg[7]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_rx rise edge)    40.000    40.000 r  
    F15                                               0.000    40.000 r  mii_rx_clk_i (IN)
                         net (fo=0)                   0.000    40.000    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk
    F15                  IBUF (Prop_ibuf_I_O)         1.412    41.412 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk_ibuf_i/O
                         net (fo=1, routed)           0.459    41.871    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk_ibuf
    BUFR_X0Y4            BUFR (Prop_bufr_I_O)         0.486    42.356 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/bufr_mii_rx_clk/O
                         net (fo=565, routed)         0.701    43.057    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rxgen/FRAME_DECODER/rx_axi_clk
    SLICE_X6Y69          FDSE                                         r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rxgen/FRAME_DECODER/LENGTH_TYPE_reg[7]/C
                         clock pessimism              0.149    43.206    
                         clock uncertainty           -0.035    43.171    
    SLICE_X6Y69          FDSE (Setup_fdse_C_S)       -0.524    42.647    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rxgen/FRAME_DECODER/LENGTH_TYPE_reg[7]
  -------------------------------------------------------------------
                         required time                         42.647    
                         arrival time                          -7.970    
  -------------------------------------------------------------------
                         slack                                 34.677    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.069ns  (arrival time - required time)
  Source:                 eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/load_count_pipe_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_rx  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/byte_wide_ram[4].header_field_dist_ram/DP/WADR2
                            (rising edge-triggered cell RAMD64E clocked by clk_rx  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_rx
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_rx rise@0.000ns - clk_rx rise@0.000ns)
  Data Path Delay:        0.339ns  (logic 0.141ns (41.574%)  route 0.198ns (58.426%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.299ns
    Source Clock Delay      (SCD):    0.811ns
    Clock Pessimism Removal (CPR):    0.472ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_rx rise edge)     0.000     0.000 r  
    F15                                               0.000     0.000 r  mii_rx_clk_i (IN)
                         net (fo=0)                   0.000     0.000    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk
    F15                  IBUF (Prop_ibuf_I_O)         0.250     0.250 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk_ibuf_i/O
                         net (fo=1, routed)           0.206     0.456    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk_ibuf
    BUFR_X0Y4            BUFR (Prop_bufr_I_O)         0.092     0.548 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/bufr_mii_rx_clk/O
                         net (fo=565, routed)         0.263     0.811    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/rx_axi_clk
    SLICE_X4Y60          FDRE                                         r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/load_count_pipe_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y60          FDRE (Prop_fdre_C_Q)         0.141     0.952 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/load_count_pipe_reg[2]/Q
                         net (fo=25, routed)          0.198     1.150    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/byte_wide_ram[4].header_field_dist_ram/A2
    SLICE_X6Y60          RAMD64E                                      r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/byte_wide_ram[4].header_field_dist_ram/DP/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock clk_rx rise edge)     0.000     0.000 r  
    F15                                               0.000     0.000 r  mii_rx_clk_i (IN)
                         net (fo=0)                   0.000     0.000    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk
    F15                  IBUF (Prop_ibuf_I_O)         0.438     0.438 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk_ibuf_i/O
                         net (fo=1, routed)           0.311     0.749    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk_ibuf
    BUFR_X0Y4            BUFR (Prop_bufr_I_O)         0.254     1.003 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/bufr_mii_rx_clk/O
                         net (fo=565, routed)         0.296     1.299    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/byte_wide_ram[4].header_field_dist_ram/WCLK
    SLICE_X6Y60          RAMD64E                                      r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/byte_wide_ram[4].header_field_dist_ram/DP/CLK
                         clock pessimism             -0.472     0.827    
    SLICE_X6Y60          RAMD64E (Hold_ramd64e_CLK_WADR2)
                                                      0.254     1.081    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/byte_wide_ram[4].header_field_dist_ram/DP
  -------------------------------------------------------------------
                         required time                         -1.081    
                         arrival time                           1.150    
  -------------------------------------------------------------------
                         slack                                  0.069    

Slack (MET) :             0.069ns  (arrival time - required time)
  Source:                 eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/load_count_pipe_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_rx  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/byte_wide_ram[4].header_field_dist_ram/SP/WADR2
                            (rising edge-triggered cell RAMD64E clocked by clk_rx  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_rx
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_rx rise@0.000ns - clk_rx rise@0.000ns)
  Data Path Delay:        0.339ns  (logic 0.141ns (41.574%)  route 0.198ns (58.426%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.299ns
    Source Clock Delay      (SCD):    0.811ns
    Clock Pessimism Removal (CPR):    0.472ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_rx rise edge)     0.000     0.000 r  
    F15                                               0.000     0.000 r  mii_rx_clk_i (IN)
                         net (fo=0)                   0.000     0.000    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk
    F15                  IBUF (Prop_ibuf_I_O)         0.250     0.250 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk_ibuf_i/O
                         net (fo=1, routed)           0.206     0.456    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk_ibuf
    BUFR_X0Y4            BUFR (Prop_bufr_I_O)         0.092     0.548 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/bufr_mii_rx_clk/O
                         net (fo=565, routed)         0.263     0.811    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/rx_axi_clk
    SLICE_X4Y60          FDRE                                         r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/load_count_pipe_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y60          FDRE (Prop_fdre_C_Q)         0.141     0.952 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/load_count_pipe_reg[2]/Q
                         net (fo=25, routed)          0.198     1.150    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/byte_wide_ram[4].header_field_dist_ram/A2
    SLICE_X6Y60          RAMD64E                                      r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/byte_wide_ram[4].header_field_dist_ram/SP/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock clk_rx rise edge)     0.000     0.000 r  
    F15                                               0.000     0.000 r  mii_rx_clk_i (IN)
                         net (fo=0)                   0.000     0.000    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk
    F15                  IBUF (Prop_ibuf_I_O)         0.438     0.438 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk_ibuf_i/O
                         net (fo=1, routed)           0.311     0.749    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk_ibuf
    BUFR_X0Y4            BUFR (Prop_bufr_I_O)         0.254     1.003 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/bufr_mii_rx_clk/O
                         net (fo=565, routed)         0.296     1.299    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/byte_wide_ram[4].header_field_dist_ram/WCLK
    SLICE_X6Y60          RAMD64E                                      r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/byte_wide_ram[4].header_field_dist_ram/SP/CLK
                         clock pessimism             -0.472     0.827    
    SLICE_X6Y60          RAMD64E (Hold_ramd64e_CLK_WADR2)
                                                      0.254     1.081    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/byte_wide_ram[4].header_field_dist_ram/SP
  -------------------------------------------------------------------
                         required time                         -1.081    
                         arrival time                           1.150    
  -------------------------------------------------------------------
                         slack                                  0.069    

Slack (MET) :             0.069ns  (arrival time - required time)
  Source:                 eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/load_count_pipe_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_rx  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/byte_wide_ram[5].header_field_dist_ram/DP/WADR2
                            (rising edge-triggered cell RAMD64E clocked by clk_rx  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_rx
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_rx rise@0.000ns - clk_rx rise@0.000ns)
  Data Path Delay:        0.339ns  (logic 0.141ns (41.574%)  route 0.198ns (58.426%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.299ns
    Source Clock Delay      (SCD):    0.811ns
    Clock Pessimism Removal (CPR):    0.472ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_rx rise edge)     0.000     0.000 r  
    F15                                               0.000     0.000 r  mii_rx_clk_i (IN)
                         net (fo=0)                   0.000     0.000    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk
    F15                  IBUF (Prop_ibuf_I_O)         0.250     0.250 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk_ibuf_i/O
                         net (fo=1, routed)           0.206     0.456    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk_ibuf
    BUFR_X0Y4            BUFR (Prop_bufr_I_O)         0.092     0.548 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/bufr_mii_rx_clk/O
                         net (fo=565, routed)         0.263     0.811    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/rx_axi_clk
    SLICE_X4Y60          FDRE                                         r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/load_count_pipe_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y60          FDRE (Prop_fdre_C_Q)         0.141     0.952 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/load_count_pipe_reg[2]/Q
                         net (fo=25, routed)          0.198     1.150    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/byte_wide_ram[5].header_field_dist_ram/A2
    SLICE_X6Y60          RAMD64E                                      r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/byte_wide_ram[5].header_field_dist_ram/DP/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock clk_rx rise edge)     0.000     0.000 r  
    F15                                               0.000     0.000 r  mii_rx_clk_i (IN)
                         net (fo=0)                   0.000     0.000    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk
    F15                  IBUF (Prop_ibuf_I_O)         0.438     0.438 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk_ibuf_i/O
                         net (fo=1, routed)           0.311     0.749    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk_ibuf
    BUFR_X0Y4            BUFR (Prop_bufr_I_O)         0.254     1.003 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/bufr_mii_rx_clk/O
                         net (fo=565, routed)         0.296     1.299    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/byte_wide_ram[5].header_field_dist_ram/WCLK
    SLICE_X6Y60          RAMD64E                                      r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/byte_wide_ram[5].header_field_dist_ram/DP/CLK
                         clock pessimism             -0.472     0.827    
    SLICE_X6Y60          RAMD64E (Hold_ramd64e_CLK_WADR2)
                                                      0.254     1.081    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/byte_wide_ram[5].header_field_dist_ram/DP
  -------------------------------------------------------------------
                         required time                         -1.081    
                         arrival time                           1.150    
  -------------------------------------------------------------------
                         slack                                  0.069    

Slack (MET) :             0.069ns  (arrival time - required time)
  Source:                 eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/load_count_pipe_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_rx  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/byte_wide_ram[5].header_field_dist_ram/SP/WADR2
                            (rising edge-triggered cell RAMD64E clocked by clk_rx  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_rx
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_rx rise@0.000ns - clk_rx rise@0.000ns)
  Data Path Delay:        0.339ns  (logic 0.141ns (41.574%)  route 0.198ns (58.426%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.299ns
    Source Clock Delay      (SCD):    0.811ns
    Clock Pessimism Removal (CPR):    0.472ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_rx rise edge)     0.000     0.000 r  
    F15                                               0.000     0.000 r  mii_rx_clk_i (IN)
                         net (fo=0)                   0.000     0.000    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk
    F15                  IBUF (Prop_ibuf_I_O)         0.250     0.250 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk_ibuf_i/O
                         net (fo=1, routed)           0.206     0.456    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk_ibuf
    BUFR_X0Y4            BUFR (Prop_bufr_I_O)         0.092     0.548 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/bufr_mii_rx_clk/O
                         net (fo=565, routed)         0.263     0.811    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/rx_axi_clk
    SLICE_X4Y60          FDRE                                         r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/load_count_pipe_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y60          FDRE (Prop_fdre_C_Q)         0.141     0.952 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/load_count_pipe_reg[2]/Q
                         net (fo=25, routed)          0.198     1.150    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/byte_wide_ram[5].header_field_dist_ram/A2
    SLICE_X6Y60          RAMD64E                                      r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/byte_wide_ram[5].header_field_dist_ram/SP/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock clk_rx rise edge)     0.000     0.000 r  
    F15                                               0.000     0.000 r  mii_rx_clk_i (IN)
                         net (fo=0)                   0.000     0.000    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk
    F15                  IBUF (Prop_ibuf_I_O)         0.438     0.438 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk_ibuf_i/O
                         net (fo=1, routed)           0.311     0.749    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk_ibuf
    BUFR_X0Y4            BUFR (Prop_bufr_I_O)         0.254     1.003 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/bufr_mii_rx_clk/O
                         net (fo=565, routed)         0.296     1.299    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/byte_wide_ram[5].header_field_dist_ram/WCLK
    SLICE_X6Y60          RAMD64E                                      r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/byte_wide_ram[5].header_field_dist_ram/SP/CLK
                         clock pessimism             -0.472     0.827    
    SLICE_X6Y60          RAMD64E (Hold_ramd64e_CLK_WADR2)
                                                      0.254     1.081    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/byte_wide_ram[5].header_field_dist_ram/SP
  -------------------------------------------------------------------
                         required time                         -1.081    
                         arrival time                           1.150    
  -------------------------------------------------------------------
                         slack                                  0.069    

Slack (MET) :             0.080ns  (arrival time - required time)
  Source:                 eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/load_wr_data_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_rx  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/byte_wide_ram[3].header_field_dist_ram/SP/I
                            (rising edge-triggered cell RAMD64E clocked by clk_rx  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_rx
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_rx rise@0.000ns - clk_rx rise@0.000ns)
  Data Path Delay:        0.242ns  (logic 0.141ns (58.263%)  route 0.101ns (41.737%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.300ns
    Source Clock Delay      (SCD):    0.812ns
    Clock Pessimism Removal (CPR):    0.472ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_rx rise edge)     0.000     0.000 r  
    F15                                               0.000     0.000 r  mii_rx_clk_i (IN)
                         net (fo=0)                   0.000     0.000    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk
    F15                  IBUF (Prop_ibuf_I_O)         0.250     0.250 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk_ibuf_i/O
                         net (fo=1, routed)           0.206     0.456    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk_ibuf
    BUFR_X0Y4            BUFR (Prop_bufr_I_O)         0.092     0.548 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/bufr_mii_rx_clk/O
                         net (fo=565, routed)         0.264     0.812    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/rx_axi_clk
    SLICE_X5Y59          FDRE                                         r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/load_wr_data_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y59          FDRE (Prop_fdre_C_Q)         0.141     0.953 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/load_wr_data_reg[3]/Q
                         net (fo=2, routed)           0.101     1.054    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/byte_wide_ram[3].header_field_dist_ram/D
    SLICE_X6Y59          RAMD64E                                      r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/byte_wide_ram[3].header_field_dist_ram/SP/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_rx rise edge)     0.000     0.000 r  
    F15                                               0.000     0.000 r  mii_rx_clk_i (IN)
                         net (fo=0)                   0.000     0.000    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk
    F15                  IBUF (Prop_ibuf_I_O)         0.438     0.438 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk_ibuf_i/O
                         net (fo=1, routed)           0.311     0.749    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk_ibuf
    BUFR_X0Y4            BUFR (Prop_bufr_I_O)         0.254     1.003 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/bufr_mii_rx_clk/O
                         net (fo=565, routed)         0.297     1.300    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/byte_wide_ram[3].header_field_dist_ram/WCLK
    SLICE_X6Y59          RAMD64E                                      r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/byte_wide_ram[3].header_field_dist_ram/SP/CLK
                         clock pessimism             -0.472     0.828    
    SLICE_X6Y59          RAMD64E (Hold_ramd64e_CLK_I)
                                                      0.146     0.974    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/byte_wide_ram[3].header_field_dist_ram/SP
  -------------------------------------------------------------------
                         required time                         -0.974    
                         arrival time                           1.054    
  -------------------------------------------------------------------
                         slack                                  0.080    

Slack (MET) :             0.080ns  (arrival time - required time)
  Source:                 eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/load_wr_data_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_rx  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/byte_wide_ram[5].header_field_dist_ram/SP/I
                            (rising edge-triggered cell RAMD64E clocked by clk_rx  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_rx
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_rx rise@0.000ns - clk_rx rise@0.000ns)
  Data Path Delay:        0.242ns  (logic 0.141ns (58.263%)  route 0.101ns (41.737%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.299ns
    Source Clock Delay      (SCD):    0.811ns
    Clock Pessimism Removal (CPR):    0.472ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_rx rise edge)     0.000     0.000 r  
    F15                                               0.000     0.000 r  mii_rx_clk_i (IN)
                         net (fo=0)                   0.000     0.000    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk
    F15                  IBUF (Prop_ibuf_I_O)         0.250     0.250 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk_ibuf_i/O
                         net (fo=1, routed)           0.206     0.456    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk_ibuf
    BUFR_X0Y4            BUFR (Prop_bufr_I_O)         0.092     0.548 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/bufr_mii_rx_clk/O
                         net (fo=565, routed)         0.263     0.811    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/rx_axi_clk
    SLICE_X5Y60          FDRE                                         r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/load_wr_data_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y60          FDRE (Prop_fdre_C_Q)         0.141     0.952 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/load_wr_data_reg[5]/Q
                         net (fo=2, routed)           0.101     1.053    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/byte_wide_ram[5].header_field_dist_ram/D
    SLICE_X6Y60          RAMD64E                                      r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/byte_wide_ram[5].header_field_dist_ram/SP/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_rx rise edge)     0.000     0.000 r  
    F15                                               0.000     0.000 r  mii_rx_clk_i (IN)
                         net (fo=0)                   0.000     0.000    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk
    F15                  IBUF (Prop_ibuf_I_O)         0.438     0.438 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk_ibuf_i/O
                         net (fo=1, routed)           0.311     0.749    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk_ibuf
    BUFR_X0Y4            BUFR (Prop_bufr_I_O)         0.254     1.003 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/bufr_mii_rx_clk/O
                         net (fo=565, routed)         0.296     1.299    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/byte_wide_ram[5].header_field_dist_ram/WCLK
    SLICE_X6Y60          RAMD64E                                      r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/byte_wide_ram[5].header_field_dist_ram/SP/CLK
                         clock pessimism             -0.472     0.827    
    SLICE_X6Y60          RAMD64E (Hold_ramd64e_CLK_I)
                                                      0.146     0.973    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/byte_wide_ram[5].header_field_dist_ram/SP
  -------------------------------------------------------------------
                         required time                         -0.973    
                         arrival time                           1.053    
  -------------------------------------------------------------------
                         slack                                  0.080    

Slack (MET) :             0.080ns  (arrival time - required time)
  Source:                 eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/load_wr_data_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_rx  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/byte_wide_ram[7].header_field_dist_ram/SP/I
                            (rising edge-triggered cell RAMD64E clocked by clk_rx  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_rx
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_rx rise@0.000ns - clk_rx rise@0.000ns)
  Data Path Delay:        0.242ns  (logic 0.141ns (58.263%)  route 0.101ns (41.737%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.299ns
    Source Clock Delay      (SCD):    0.811ns
    Clock Pessimism Removal (CPR):    0.472ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_rx rise edge)     0.000     0.000 r  
    F15                                               0.000     0.000 r  mii_rx_clk_i (IN)
                         net (fo=0)                   0.000     0.000    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk
    F15                  IBUF (Prop_ibuf_I_O)         0.250     0.250 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk_ibuf_i/O
                         net (fo=1, routed)           0.206     0.456    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk_ibuf
    BUFR_X0Y4            BUFR (Prop_bufr_I_O)         0.092     0.548 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/bufr_mii_rx_clk/O
                         net (fo=565, routed)         0.263     0.811    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/rx_axi_clk
    SLICE_X1Y60          FDRE                                         r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/load_wr_data_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y60          FDRE (Prop_fdre_C_Q)         0.141     0.952 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/load_wr_data_reg[7]/Q
                         net (fo=2, routed)           0.101     1.053    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/byte_wide_ram[7].header_field_dist_ram/D
    SLICE_X2Y60          RAMD64E                                      r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/byte_wide_ram[7].header_field_dist_ram/SP/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_rx rise edge)     0.000     0.000 r  
    F15                                               0.000     0.000 r  mii_rx_clk_i (IN)
                         net (fo=0)                   0.000     0.000    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk
    F15                  IBUF (Prop_ibuf_I_O)         0.438     0.438 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk_ibuf_i/O
                         net (fo=1, routed)           0.311     0.749    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk_ibuf
    BUFR_X0Y4            BUFR (Prop_bufr_I_O)         0.254     1.003 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/bufr_mii_rx_clk/O
                         net (fo=565, routed)         0.296     1.299    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/byte_wide_ram[7].header_field_dist_ram/WCLK
    SLICE_X2Y60          RAMD64E                                      r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/byte_wide_ram[7].header_field_dist_ram/SP/CLK
                         clock pessimism             -0.472     0.827    
    SLICE_X2Y60          RAMD64E (Hold_ramd64e_CLK_I)
                                                      0.146     0.973    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/byte_wide_ram[7].header_field_dist_ram/SP
  -------------------------------------------------------------------
                         required time                         -0.973    
                         arrival time                           1.053    
  -------------------------------------------------------------------
                         slack                                  0.080    

Slack (MET) :             0.084ns  (arrival time - required time)
  Source:                 eth_mac_block_1/user_side_FIFO/rx_fifo_i/wr_data_bram_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_rx  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            eth_mac_block_1/user_side_FIFO/rx_fifo_i/rx_ramgen_i/mem_reg/DIADI[0]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_rx  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_rx
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_rx rise@0.000ns - clk_rx rise@0.000ns)
  Data Path Delay:        0.428ns  (logic 0.164ns (38.305%)  route 0.264ns (61.695%))
  Logic Levels:           0  
  Clock Path Skew:        0.048ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.353ns
    Source Clock Delay      (SCD):    0.830ns
    Clock Pessimism Removal (CPR):    0.474ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_rx rise edge)     0.000     0.000 r  
    F15                                               0.000     0.000 r  mii_rx_clk_i (IN)
                         net (fo=0)                   0.000     0.000    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk
    F15                  IBUF (Prop_ibuf_I_O)         0.250     0.250 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk_ibuf_i/O
                         net (fo=1, routed)           0.206     0.456    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk_ibuf
    BUFR_X0Y4            BUFR (Prop_bufr_I_O)         0.092     0.548 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/bufr_mii_rx_clk/O
                         net (fo=565, routed)         0.282     0.830    eth_mac_block_1/user_side_FIFO/rx_fifo_i/rx_mac_aclk
    SLICE_X8Y66          FDRE                                         r  eth_mac_block_1/user_side_FIFO/rx_fifo_i/wr_data_bram_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y66          FDRE (Prop_fdre_C_Q)         0.164     0.994 r  eth_mac_block_1/user_side_FIFO/rx_fifo_i/wr_data_bram_reg[0]/Q
                         net (fo=1, routed)           0.264     1.258    eth_mac_block_1/user_side_FIFO/rx_fifo_i/rx_ramgen_i/a_din[0]
    RAMB36_X0Y14         RAMB36E1                                     r  eth_mac_block_1/user_side_FIFO/rx_fifo_i/rx_ramgen_i/mem_reg/DIADI[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_rx rise edge)     0.000     0.000 r  
    F15                                               0.000     0.000 r  mii_rx_clk_i (IN)
                         net (fo=0)                   0.000     0.000    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk
    F15                  IBUF (Prop_ibuf_I_O)         0.438     0.438 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk_ibuf_i/O
                         net (fo=1, routed)           0.311     0.749    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk_ibuf
    BUFR_X0Y4            BUFR (Prop_bufr_I_O)         0.254     1.003 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/bufr_mii_rx_clk/O
                         net (fo=565, routed)         0.349     1.353    eth_mac_block_1/user_side_FIFO/rx_fifo_i/rx_ramgen_i/a_clk
    RAMB36_X0Y14         RAMB36E1                                     r  eth_mac_block_1/user_side_FIFO/rx_fifo_i/rx_ramgen_i/mem_reg/CLKARDCLK
                         clock pessimism             -0.474     0.879    
    RAMB36_X0Y14         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[0])
                                                      0.296     1.175    eth_mac_block_1/user_side_FIFO/rx_fifo_i/rx_ramgen_i/mem_reg
  -------------------------------------------------------------------
                         required time                         -1.175    
                         arrival time                           1.258    
  -------------------------------------------------------------------
                         slack                                  0.084    

Slack (MET) :             0.084ns  (arrival time - required time)
  Source:                 eth_mac_block_1/user_side_FIFO/rx_fifo_i/wr_data_bram_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_rx  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            eth_mac_block_1/user_side_FIFO/rx_fifo_i/rx_ramgen_i/mem_reg/DIADI[4]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_rx  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_rx
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_rx rise@0.000ns - clk_rx rise@0.000ns)
  Data Path Delay:        0.376ns  (logic 0.148ns (39.410%)  route 0.228ns (60.590%))
  Logic Levels:           0  
  Clock Path Skew:        0.048ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.353ns
    Source Clock Delay      (SCD):    0.830ns
    Clock Pessimism Removal (CPR):    0.474ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_rx rise edge)     0.000     0.000 r  
    F15                                               0.000     0.000 r  mii_rx_clk_i (IN)
                         net (fo=0)                   0.000     0.000    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk
    F15                  IBUF (Prop_ibuf_I_O)         0.250     0.250 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk_ibuf_i/O
                         net (fo=1, routed)           0.206     0.456    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk_ibuf
    BUFR_X0Y4            BUFR (Prop_bufr_I_O)         0.092     0.548 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/bufr_mii_rx_clk/O
                         net (fo=565, routed)         0.282     0.830    eth_mac_block_1/user_side_FIFO/rx_fifo_i/rx_mac_aclk
    SLICE_X8Y66          FDRE                                         r  eth_mac_block_1/user_side_FIFO/rx_fifo_i/wr_data_bram_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y66          FDRE (Prop_fdre_C_Q)         0.148     0.978 r  eth_mac_block_1/user_side_FIFO/rx_fifo_i/wr_data_bram_reg[4]/Q
                         net (fo=1, routed)           0.228     1.206    eth_mac_block_1/user_side_FIFO/rx_fifo_i/rx_ramgen_i/a_din[4]
    RAMB36_X0Y14         RAMB36E1                                     r  eth_mac_block_1/user_side_FIFO/rx_fifo_i/rx_ramgen_i/mem_reg/DIADI[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk_rx rise edge)     0.000     0.000 r  
    F15                                               0.000     0.000 r  mii_rx_clk_i (IN)
                         net (fo=0)                   0.000     0.000    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk
    F15                  IBUF (Prop_ibuf_I_O)         0.438     0.438 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk_ibuf_i/O
                         net (fo=1, routed)           0.311     0.749    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk_ibuf
    BUFR_X0Y4            BUFR (Prop_bufr_I_O)         0.254     1.003 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/bufr_mii_rx_clk/O
                         net (fo=565, routed)         0.349     1.353    eth_mac_block_1/user_side_FIFO/rx_fifo_i/rx_ramgen_i/a_clk
    RAMB36_X0Y14         RAMB36E1                                     r  eth_mac_block_1/user_side_FIFO/rx_fifo_i/rx_ramgen_i/mem_reg/CLKARDCLK
                         clock pessimism             -0.474     0.879    
    RAMB36_X0Y14         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[4])
                                                      0.243     1.122    eth_mac_block_1/user_side_FIFO/rx_fifo_i/rx_ramgen_i/mem_reg
  -------------------------------------------------------------------
                         required time                         -1.122    
                         arrival time                           1.206    
  -------------------------------------------------------------------
                         slack                                  0.084    

Slack (MET) :             0.109ns  (arrival time - required time)
  Source:                 eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/load_count_pipe_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_rx  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/byte_wide_ram[4].header_field_dist_ram/DP/WADR1
                            (rising edge-triggered cell RAMD64E clocked by clk_rx  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_rx
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_rx rise@0.000ns - clk_rx rise@0.000ns)
  Data Path Delay:        0.434ns  (logic 0.141ns (32.473%)  route 0.293ns (67.527%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.299ns
    Source Clock Delay      (SCD):    0.811ns
    Clock Pessimism Removal (CPR):    0.472ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_rx rise edge)     0.000     0.000 r  
    F15                                               0.000     0.000 r  mii_rx_clk_i (IN)
                         net (fo=0)                   0.000     0.000    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk
    F15                  IBUF (Prop_ibuf_I_O)         0.250     0.250 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk_ibuf_i/O
                         net (fo=1, routed)           0.206     0.456    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk_ibuf
    BUFR_X0Y4            BUFR (Prop_bufr_I_O)         0.092     0.548 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/bufr_mii_rx_clk/O
                         net (fo=565, routed)         0.263     0.811    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/rx_axi_clk
    SLICE_X4Y60          FDRE                                         r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/load_count_pipe_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y60          FDRE (Prop_fdre_C_Q)         0.141     0.952 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/load_count_pipe_reg[1]/Q
                         net (fo=25, routed)          0.293     1.245    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/byte_wide_ram[4].header_field_dist_ram/A1
    SLICE_X6Y60          RAMD64E                                      r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/byte_wide_ram[4].header_field_dist_ram/DP/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_rx rise edge)     0.000     0.000 r  
    F15                                               0.000     0.000 r  mii_rx_clk_i (IN)
                         net (fo=0)                   0.000     0.000    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk
    F15                  IBUF (Prop_ibuf_I_O)         0.438     0.438 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk_ibuf_i/O
                         net (fo=1, routed)           0.311     0.749    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk_ibuf
    BUFR_X0Y4            BUFR (Prop_bufr_I_O)         0.254     1.003 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/bufr_mii_rx_clk/O
                         net (fo=565, routed)         0.296     1.299    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/byte_wide_ram[4].header_field_dist_ram/WCLK
    SLICE_X6Y60          RAMD64E                                      r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/byte_wide_ram[4].header_field_dist_ram/DP/CLK
                         clock pessimism             -0.472     0.827    
    SLICE_X6Y60          RAMD64E (Hold_ramd64e_CLK_WADR1)
                                                      0.309     1.136    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/byte_wide_ram[4].header_field_dist_ram/DP
  -------------------------------------------------------------------
                         required time                         -1.136    
                         arrival time                           1.245    
  -------------------------------------------------------------------
                         slack                                  0.109    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_rx
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { mii_rx_clk_i }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     BUFR/I              n/a            3.174         40.000      36.826     BUFR_X0Y4     eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/bufr_mii_rx_clk/I
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         40.000      37.424     RAMB36_X0Y14  eth_mac_block_1/user_side_FIFO/rx_fifo_i/rx_ramgen_i/mem_reg/CLKARDCLK
Min Period        n/a     FDRE/C              n/a            1.474         40.000      38.526     ILOGIC_X0Y73  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/rx_dv_to_mac_reg/C
Min Period        n/a     FDRE/C              n/a            1.474         40.000      38.526     ILOGIC_X0Y57  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/rxd_to_mac_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.474         40.000      38.526     ILOGIC_X0Y68  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/rxd_to_mac_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.474         40.000      38.526     ILOGIC_X0Y58  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/rxd_to_mac_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.474         40.000      38.526     ILOGIC_X0Y63  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/rxd_to_mac_reg[3]/C
Min Period        n/a     FDPE/C              n/a            1.000         40.000      39.000     SLICE_X14Y68  eth_mac_block_1/rx_mac_reset_gen/reset_sync0/C
Min Period        n/a     FDPE/C              n/a            1.000         40.000      39.000     SLICE_X14Y68  eth_mac_block_1/rx_mac_reset_gen/reset_sync1/C
Min Period        n/a     FDPE/C              n/a            1.000         40.000      39.000     SLICE_X14Y68  eth_mac_block_1/rx_mac_reset_gen/reset_sync2/C
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         20.000      18.750     SLICE_X2Y59   eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/byte_wide_ram[0].header_field_dist_ram/DP/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            1.250         20.000      18.750     SLICE_X2Y59   eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/byte_wide_ram[0].header_field_dist_ram/DP/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         20.000      18.750     SLICE_X2Y59   eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/byte_wide_ram[0].header_field_dist_ram/SP/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            1.250         20.000      18.750     SLICE_X2Y59   eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/byte_wide_ram[0].header_field_dist_ram/SP/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         20.000      18.750     SLICE_X2Y59   eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/byte_wide_ram[1].header_field_dist_ram/DP/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            1.250         20.000      18.750     SLICE_X2Y59   eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/byte_wide_ram[1].header_field_dist_ram/DP/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         20.000      18.750     SLICE_X2Y59   eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/byte_wide_ram[1].header_field_dist_ram/SP/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            1.250         20.000      18.750     SLICE_X2Y59   eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/byte_wide_ram[1].header_field_dist_ram/SP/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         20.000      18.750     SLICE_X6Y59   eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/byte_wide_ram[2].header_field_dist_ram/DP/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            1.250         20.000      18.750     SLICE_X6Y59   eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/byte_wide_ram[2].header_field_dist_ram/DP/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            1.250         20.000      18.750     SLICE_X6Y60   eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/byte_wide_ram[4].header_field_dist_ram/DP/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            1.250         20.000      18.750     SLICE_X6Y60   eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/byte_wide_ram[4].header_field_dist_ram/SP/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            1.250         20.000      18.750     SLICE_X6Y60   eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/byte_wide_ram[5].header_field_dist_ram/DP/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            1.250         20.000      18.750     SLICE_X6Y60   eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/byte_wide_ram[5].header_field_dist_ram/SP/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            1.250         20.000      18.750     SLICE_X2Y60   eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/byte_wide_ram[6].header_field_dist_ram/DP/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            1.250         20.000      18.750     SLICE_X2Y60   eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/byte_wide_ram[6].header_field_dist_ram/SP/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            1.250         20.000      18.750     SLICE_X2Y60   eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/byte_wide_ram[7].header_field_dist_ram/DP/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            1.250         20.000      18.750     SLICE_X2Y60   eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/byte_wide_ram[7].header_field_dist_ram/SP/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         20.000      18.750     SLICE_X2Y59   eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/byte_wide_ram[0].header_field_dist_ram/DP/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            1.250         20.000      18.750     SLICE_X2Y59   eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/byte_wide_ram[0].header_field_dist_ram/DP/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clk_tx_mac
  To Clock:  clk_tx_mac

Setup :            0  Failing Endpoints,  Worst Slack       33.427ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.119ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       19.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             33.427ns  (required time - arrival time)
  Source:                 eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_mac_tready_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_tx_mac  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            eth_mac_block_1/user_side_FIFO/tx_fifo_i/tx_ramgen_i/mem_reg/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_tx_mac  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_tx_mac
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_tx_mac rise@40.000ns - clk_tx_mac rise@0.000ns)
  Data Path Delay:        6.097ns  (logic 1.061ns (17.401%)  route 5.036ns (82.599%))
  Logic Levels:           3  (LUT2=2 LUT5=1)
  Clock Path Skew:        0.002ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.146ns = ( 43.146 - 40.000 ) 
    Source Clock Delay      (SCD):    3.293ns
    Clock Pessimism Removal (CPR):    0.149ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_tx_mac rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  mii_tx_clk_i (IN)
                         net (fo=0)                   0.000     0.000    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk
    H16                  IBUF (Prop_ibuf_I_O)         1.479     1.479 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk_ibuf_i/O
                         net (fo=1, routed)           0.500     1.979    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk_ibuf
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.511     2.490 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/bufr_mii_tx_clk/O
                         net (fo=738, routed)         0.803     3.293    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_axi_clk
    SLICE_X13Y59         FDRE                                         r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_mac_tready_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y59         FDRE (Prop_fdre_C_Q)         0.456     3.749 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_mac_tready_reg_reg/Q
                         net (fo=5, routed)           0.968     4.716    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_mac_tready_reg
    SLICE_X13Y62         LUT2 (Prop_lut2_I0_O)        0.154     4.870 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_mac_tready_int_inferred__0_i_1/O
                         net (fo=39, routed)          1.679     6.549    eth_mac_block_1/user_side_FIFO/tx_fifo_i/tx_axis_mac_tready
    SLICE_X5Y74          LUT5 (Prop_lut5_I1_O)        0.327     6.876 r  eth_mac_block_1/user_side_FIFO/tx_fifo_i/tx_ramgen_i_i_3/O
                         net (fo=44, routed)          1.888     8.764    eth_mac_block_1/user_side_FIFO/tx_fifo_i/tx_ramgen_i/b_en
    SLICE_X10Y77         LUT2 (Prop_lut2_I1_O)        0.124     8.888 r  eth_mac_block_1/user_side_FIFO/tx_fifo_i/tx_ramgen_i/mem_reg_i_2/O
                         net (fo=1, routed)           0.502     9.390    eth_mac_block_1/user_side_FIFO/tx_fifo_i/tx_ramgen_i/mem_reg_i_2_n_0
    RAMB36_X0Y15         RAMB36E1                                     r  eth_mac_block_1/user_side_FIFO/tx_fifo_i/tx_ramgen_i/mem_reg/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clk_tx_mac rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  mii_tx_clk_i (IN)
                         net (fo=0)                   0.000    40.000    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk
    H16                  IBUF (Prop_ibuf_I_O)         1.408    41.408 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk_ibuf_i/O
                         net (fo=1, routed)           0.459    41.867    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk_ibuf
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.486    42.353 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/bufr_mii_tx_clk/O
                         net (fo=738, routed)         0.793    43.146    eth_mac_block_1/user_side_FIFO/tx_fifo_i/tx_ramgen_i/b_clk
    RAMB36_X0Y15         RAMB36E1                                     r  eth_mac_block_1/user_side_FIFO/tx_fifo_i/tx_ramgen_i/mem_reg/CLKBWRCLK
                         clock pessimism              0.149    43.295    
                         clock uncertainty           -0.035    43.260    
    RAMB36_X0Y15         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.443    42.817    eth_mac_block_1/user_side_FIFO/tx_fifo_i/tx_ramgen_i/mem_reg
  -------------------------------------------------------------------
                         required time                         42.817    
                         arrival time                          -9.390    
  -------------------------------------------------------------------
                         slack                                 33.427    

Slack (MET) :             33.909ns  (required time - arrival time)
  Source:                 eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_mac_tready_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_tx_mac  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            eth_mac_block_1/user_side_FIFO/tx_fifo_i/rd_data_pipe_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_tx_mac  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_tx_mac
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_tx_mac rise@40.000ns - clk_tx_mac rise@0.000ns)
  Data Path Delay:        5.849ns  (logic 0.937ns (16.019%)  route 4.912ns (83.981%))
  Logic Levels:           2  (LUT2=1 LUT5=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.107ns = ( 43.107 - 40.000 ) 
    Source Clock Delay      (SCD):    3.293ns
    Clock Pessimism Removal (CPR):    0.149ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_tx_mac rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  mii_tx_clk_i (IN)
                         net (fo=0)                   0.000     0.000    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk
    H16                  IBUF (Prop_ibuf_I_O)         1.479     1.479 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk_ibuf_i/O
                         net (fo=1, routed)           0.500     1.979    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk_ibuf
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.511     2.490 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/bufr_mii_tx_clk/O
                         net (fo=738, routed)         0.803     3.293    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_axi_clk
    SLICE_X13Y59         FDRE                                         r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_mac_tready_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y59         FDRE (Prop_fdre_C_Q)         0.456     3.749 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_mac_tready_reg_reg/Q
                         net (fo=5, routed)           0.968     4.716    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_mac_tready_reg
    SLICE_X13Y62         LUT2 (Prop_lut2_I0_O)        0.154     4.870 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_mac_tready_int_inferred__0_i_1/O
                         net (fo=39, routed)          1.679     6.549    eth_mac_block_1/user_side_FIFO/tx_fifo_i/tx_axis_mac_tready
    SLICE_X5Y74          LUT5 (Prop_lut5_I1_O)        0.327     6.876 r  eth_mac_block_1/user_side_FIFO/tx_fifo_i/tx_ramgen_i_i_3/O
                         net (fo=44, routed)          2.266     9.142    eth_mac_block_1/user_side_FIFO/tx_fifo_i/rd_en
    SLICE_X10Y71         FDRE                                         r  eth_mac_block_1/user_side_FIFO/tx_fifo_i/rd_data_pipe_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_tx_mac rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  mii_tx_clk_i (IN)
                         net (fo=0)                   0.000    40.000    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk
    H16                  IBUF (Prop_ibuf_I_O)         1.408    41.408 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk_ibuf_i/O
                         net (fo=1, routed)           0.459    41.867    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk_ibuf
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.486    42.353 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/bufr_mii_tx_clk/O
                         net (fo=738, routed)         0.754    43.107    eth_mac_block_1/user_side_FIFO/tx_fifo_i/tx_mac_aclk
    SLICE_X10Y71         FDRE                                         r  eth_mac_block_1/user_side_FIFO/tx_fifo_i/rd_data_pipe_reg[2]/C
                         clock pessimism              0.149    43.256    
                         clock uncertainty           -0.035    43.220    
    SLICE_X10Y71         FDRE (Setup_fdre_C_CE)      -0.169    43.051    eth_mac_block_1/user_side_FIFO/tx_fifo_i/rd_data_pipe_reg[2]
  -------------------------------------------------------------------
                         required time                         43.051    
                         arrival time                          -9.142    
  -------------------------------------------------------------------
                         slack                                 33.909    

Slack (MET) :             33.909ns  (required time - arrival time)
  Source:                 eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_mac_tready_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_tx_mac  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            eth_mac_block_1/user_side_FIFO/tx_fifo_i/rd_data_pipe_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_tx_mac  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_tx_mac
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_tx_mac rise@40.000ns - clk_tx_mac rise@0.000ns)
  Data Path Delay:        5.849ns  (logic 0.937ns (16.019%)  route 4.912ns (83.981%))
  Logic Levels:           2  (LUT2=1 LUT5=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.107ns = ( 43.107 - 40.000 ) 
    Source Clock Delay      (SCD):    3.293ns
    Clock Pessimism Removal (CPR):    0.149ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_tx_mac rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  mii_tx_clk_i (IN)
                         net (fo=0)                   0.000     0.000    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk
    H16                  IBUF (Prop_ibuf_I_O)         1.479     1.479 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk_ibuf_i/O
                         net (fo=1, routed)           0.500     1.979    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk_ibuf
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.511     2.490 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/bufr_mii_tx_clk/O
                         net (fo=738, routed)         0.803     3.293    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_axi_clk
    SLICE_X13Y59         FDRE                                         r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_mac_tready_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y59         FDRE (Prop_fdre_C_Q)         0.456     3.749 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_mac_tready_reg_reg/Q
                         net (fo=5, routed)           0.968     4.716    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_mac_tready_reg
    SLICE_X13Y62         LUT2 (Prop_lut2_I0_O)        0.154     4.870 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_mac_tready_int_inferred__0_i_1/O
                         net (fo=39, routed)          1.679     6.549    eth_mac_block_1/user_side_FIFO/tx_fifo_i/tx_axis_mac_tready
    SLICE_X5Y74          LUT5 (Prop_lut5_I1_O)        0.327     6.876 r  eth_mac_block_1/user_side_FIFO/tx_fifo_i/tx_ramgen_i_i_3/O
                         net (fo=44, routed)          2.266     9.142    eth_mac_block_1/user_side_FIFO/tx_fifo_i/rd_en
    SLICE_X10Y71         FDRE                                         r  eth_mac_block_1/user_side_FIFO/tx_fifo_i/rd_data_pipe_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_tx_mac rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  mii_tx_clk_i (IN)
                         net (fo=0)                   0.000    40.000    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk
    H16                  IBUF (Prop_ibuf_I_O)         1.408    41.408 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk_ibuf_i/O
                         net (fo=1, routed)           0.459    41.867    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk_ibuf
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.486    42.353 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/bufr_mii_tx_clk/O
                         net (fo=738, routed)         0.754    43.107    eth_mac_block_1/user_side_FIFO/tx_fifo_i/tx_mac_aclk
    SLICE_X10Y71         FDRE                                         r  eth_mac_block_1/user_side_FIFO/tx_fifo_i/rd_data_pipe_reg[3]/C
                         clock pessimism              0.149    43.256    
                         clock uncertainty           -0.035    43.220    
    SLICE_X10Y71         FDRE (Setup_fdre_C_CE)      -0.169    43.051    eth_mac_block_1/user_side_FIFO/tx_fifo_i/rd_data_pipe_reg[3]
  -------------------------------------------------------------------
                         required time                         43.051    
                         arrival time                          -9.142    
  -------------------------------------------------------------------
                         slack                                 33.909    

Slack (MET) :             33.909ns  (required time - arrival time)
  Source:                 eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_mac_tready_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_tx_mac  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            eth_mac_block_1/user_side_FIFO/tx_fifo_i/rd_data_pipe_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by clk_tx_mac  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_tx_mac
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_tx_mac rise@40.000ns - clk_tx_mac rise@0.000ns)
  Data Path Delay:        5.849ns  (logic 0.937ns (16.019%)  route 4.912ns (83.981%))
  Logic Levels:           2  (LUT2=1 LUT5=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.107ns = ( 43.107 - 40.000 ) 
    Source Clock Delay      (SCD):    3.293ns
    Clock Pessimism Removal (CPR):    0.149ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_tx_mac rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  mii_tx_clk_i (IN)
                         net (fo=0)                   0.000     0.000    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk
    H16                  IBUF (Prop_ibuf_I_O)         1.479     1.479 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk_ibuf_i/O
                         net (fo=1, routed)           0.500     1.979    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk_ibuf
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.511     2.490 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/bufr_mii_tx_clk/O
                         net (fo=738, routed)         0.803     3.293    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_axi_clk
    SLICE_X13Y59         FDRE                                         r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_mac_tready_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y59         FDRE (Prop_fdre_C_Q)         0.456     3.749 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_mac_tready_reg_reg/Q
                         net (fo=5, routed)           0.968     4.716    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_mac_tready_reg
    SLICE_X13Y62         LUT2 (Prop_lut2_I0_O)        0.154     4.870 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_mac_tready_int_inferred__0_i_1/O
                         net (fo=39, routed)          1.679     6.549    eth_mac_block_1/user_side_FIFO/tx_fifo_i/tx_axis_mac_tready
    SLICE_X5Y74          LUT5 (Prop_lut5_I1_O)        0.327     6.876 r  eth_mac_block_1/user_side_FIFO/tx_fifo_i/tx_ramgen_i_i_3/O
                         net (fo=44, routed)          2.266     9.142    eth_mac_block_1/user_side_FIFO/tx_fifo_i/rd_en
    SLICE_X10Y71         FDRE                                         r  eth_mac_block_1/user_side_FIFO/tx_fifo_i/rd_data_pipe_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_tx_mac rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  mii_tx_clk_i (IN)
                         net (fo=0)                   0.000    40.000    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk
    H16                  IBUF (Prop_ibuf_I_O)         1.408    41.408 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk_ibuf_i/O
                         net (fo=1, routed)           0.459    41.867    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk_ibuf
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.486    42.353 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/bufr_mii_tx_clk/O
                         net (fo=738, routed)         0.754    43.107    eth_mac_block_1/user_side_FIFO/tx_fifo_i/tx_mac_aclk
    SLICE_X10Y71         FDRE                                         r  eth_mac_block_1/user_side_FIFO/tx_fifo_i/rd_data_pipe_reg[4]/C
                         clock pessimism              0.149    43.256    
                         clock uncertainty           -0.035    43.220    
    SLICE_X10Y71         FDRE (Setup_fdre_C_CE)      -0.169    43.051    eth_mac_block_1/user_side_FIFO/tx_fifo_i/rd_data_pipe_reg[4]
  -------------------------------------------------------------------
                         required time                         43.051    
                         arrival time                          -9.142    
  -------------------------------------------------------------------
                         slack                                 33.909    

Slack (MET) :             33.909ns  (required time - arrival time)
  Source:                 eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_mac_tready_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_tx_mac  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            eth_mac_block_1/user_side_FIFO/tx_fifo_i/rd_data_pipe_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by clk_tx_mac  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_tx_mac
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_tx_mac rise@40.000ns - clk_tx_mac rise@0.000ns)
  Data Path Delay:        5.849ns  (logic 0.937ns (16.019%)  route 4.912ns (83.981%))
  Logic Levels:           2  (LUT2=1 LUT5=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.107ns = ( 43.107 - 40.000 ) 
    Source Clock Delay      (SCD):    3.293ns
    Clock Pessimism Removal (CPR):    0.149ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_tx_mac rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  mii_tx_clk_i (IN)
                         net (fo=0)                   0.000     0.000    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk
    H16                  IBUF (Prop_ibuf_I_O)         1.479     1.479 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk_ibuf_i/O
                         net (fo=1, routed)           0.500     1.979    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk_ibuf
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.511     2.490 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/bufr_mii_tx_clk/O
                         net (fo=738, routed)         0.803     3.293    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_axi_clk
    SLICE_X13Y59         FDRE                                         r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_mac_tready_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y59         FDRE (Prop_fdre_C_Q)         0.456     3.749 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_mac_tready_reg_reg/Q
                         net (fo=5, routed)           0.968     4.716    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_mac_tready_reg
    SLICE_X13Y62         LUT2 (Prop_lut2_I0_O)        0.154     4.870 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_mac_tready_int_inferred__0_i_1/O
                         net (fo=39, routed)          1.679     6.549    eth_mac_block_1/user_side_FIFO/tx_fifo_i/tx_axis_mac_tready
    SLICE_X5Y74          LUT5 (Prop_lut5_I1_O)        0.327     6.876 r  eth_mac_block_1/user_side_FIFO/tx_fifo_i/tx_ramgen_i_i_3/O
                         net (fo=44, routed)          2.266     9.142    eth_mac_block_1/user_side_FIFO/tx_fifo_i/rd_en
    SLICE_X10Y71         FDRE                                         r  eth_mac_block_1/user_side_FIFO/tx_fifo_i/rd_data_pipe_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_tx_mac rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  mii_tx_clk_i (IN)
                         net (fo=0)                   0.000    40.000    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk
    H16                  IBUF (Prop_ibuf_I_O)         1.408    41.408 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk_ibuf_i/O
                         net (fo=1, routed)           0.459    41.867    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk_ibuf
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.486    42.353 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/bufr_mii_tx_clk/O
                         net (fo=738, routed)         0.754    43.107    eth_mac_block_1/user_side_FIFO/tx_fifo_i/tx_mac_aclk
    SLICE_X10Y71         FDRE                                         r  eth_mac_block_1/user_side_FIFO/tx_fifo_i/rd_data_pipe_reg[5]/C
                         clock pessimism              0.149    43.256    
                         clock uncertainty           -0.035    43.220    
    SLICE_X10Y71         FDRE (Setup_fdre_C_CE)      -0.169    43.051    eth_mac_block_1/user_side_FIFO/tx_fifo_i/rd_data_pipe_reg[5]
  -------------------------------------------------------------------
                         required time                         43.051    
                         arrival time                          -9.142    
  -------------------------------------------------------------------
                         slack                                 33.909    

Slack (MET) :             34.001ns  (required time - arrival time)
  Source:                 eth_mac_block_1/user_side_FIFO/tx_fifo_i/tx_axis_mac_tvalid_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_tx_mac  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_mac_tready_reg_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_tx_mac  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_tx_mac
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_tx_mac rise@40.000ns - clk_tx_mac rise@0.000ns)
  Data Path Delay:        6.043ns  (logic 1.444ns (23.896%)  route 4.599ns (76.104%))
  Logic Levels:           5  (LUT3=1 LUT5=1 LUT6=3)
  Clock Path Skew:        0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.119ns = ( 43.119 - 40.000 ) 
    Source Clock Delay      (SCD):    3.221ns
    Clock Pessimism Removal (CPR):    0.149ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_tx_mac rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  mii_tx_clk_i (IN)
                         net (fo=0)                   0.000     0.000    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk
    H16                  IBUF (Prop_ibuf_I_O)         1.479     1.479 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk_ibuf_i/O
                         net (fo=1, routed)           0.500     1.979    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk_ibuf
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.511     2.490 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/bufr_mii_tx_clk/O
                         net (fo=738, routed)         0.731     3.221    eth_mac_block_1/user_side_FIFO/tx_fifo_i/tx_mac_aclk
    SLICE_X7Y73          FDRE                                         r  eth_mac_block_1/user_side_FIFO/tx_fifo_i/tx_axis_mac_tvalid_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y73          FDRE (Prop_fdre_C_Q)         0.419     3.640 f  eth_mac_block_1/user_side_FIFO/tx_fifo_i/tx_axis_mac_tvalid_reg/Q
                         net (fo=20, routed)          2.507     6.147    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_axis_mac_tvalid
    SLICE_X13Y57         LUT5 (Prop_lut5_I3_O)        0.299     6.446 f  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/gate_tready_i_9/O
                         net (fo=1, routed)           0.571     7.017    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/gate_tready_i_9_n_0
    SLICE_X13Y58         LUT6 (Prop_lut6_I1_O)        0.124     7.141 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/gate_tready_i_3/O
                         net (fo=4, routed)           0.816     7.957    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/next_tx_state[3]
    SLICE_X13Y59         LUT3 (Prop_lut3_I1_O)        0.152     8.109 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_mac_tready_reg_i_3/O
                         net (fo=1, routed)           0.418     8.527    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_mac_tready_reg_i_3_n_0
    SLICE_X14Y59         LUT6 (Prop_lut6_I5_O)        0.326     8.853 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_mac_tready_reg_i_2/O
                         net (fo=1, routed)           0.287     9.140    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_mac_tready_reg_i_2_n_0
    SLICE_X13Y59         LUT6 (Prop_lut6_I5_O)        0.124     9.264 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_mac_tready_reg_i_1/O
                         net (fo=1, routed)           0.000     9.264    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_mac_tready_reg0
    SLICE_X13Y59         FDRE                                         r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_mac_tready_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_tx_mac rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  mii_tx_clk_i (IN)
                         net (fo=0)                   0.000    40.000    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk
    H16                  IBUF (Prop_ibuf_I_O)         1.408    41.408 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk_ibuf_i/O
                         net (fo=1, routed)           0.459    41.867    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk_ibuf
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.486    42.353 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/bufr_mii_tx_clk/O
                         net (fo=738, routed)         0.766    43.119    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_axi_clk
    SLICE_X13Y59         FDRE                                         r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_mac_tready_reg_reg/C
                         clock pessimism              0.149    43.268    
                         clock uncertainty           -0.035    43.232    
    SLICE_X13Y59         FDRE (Setup_fdre_C_D)        0.032    43.264    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_mac_tready_reg_reg
  -------------------------------------------------------------------
                         required time                         43.264    
                         arrival time                          -9.264    
  -------------------------------------------------------------------
                         slack                                 34.001    

Slack (MET) :             34.151ns  (required time - arrival time)
  Source:                 eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/tx_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_tx_mac  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/txgen/TX_SM1/IFG_COUNT_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_tx_mac  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_tx_mac
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_tx_mac rise@40.000ns - clk_tx_mac rise@0.000ns)
  Data Path Delay:        5.885ns  (logic 0.766ns (13.016%)  route 5.119ns (86.984%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.008ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.120ns = ( 43.120 - 40.000 ) 
    Source Clock Delay      (SCD):    3.277ns
    Clock Pessimism Removal (CPR):    0.149ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_tx_mac rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  mii_tx_clk_i (IN)
                         net (fo=0)                   0.000     0.000    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk
    H16                  IBUF (Prop_ibuf_I_O)         1.479     1.479 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk_ibuf_i/O
                         net (fo=1, routed)           0.500     1.979    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk_ibuf
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.511     2.490 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/bufr_mii_tx_clk/O
                         net (fo=738, routed)         0.787     3.277    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/tx_axi_clk
    SLICE_X12Y73         FDRE                                         r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/tx_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y73         FDRE (Prop_fdre_C_Q)         0.518     3.795 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/tx_reset_reg/Q
                         net (fo=320, routed)         4.048     7.842    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/txgen/TX_SM1/BYTE_COUNT_reg[1][0]_0
    SLICE_X9Y52          LUT5 (Prop_lut5_I4_O)        0.124     7.966 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/txgen/TX_SM1/IFG_COUNT[6]_i_1/O
                         net (fo=8, routed)           1.071     9.038    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/txgen/TX_SM1/IFG_COUNT[6]_i_1_n_0
    SLICE_X8Y50          LUT6 (Prop_lut6_I4_O)        0.124     9.162 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/txgen/TX_SM1/IFG_COUNT[7]_i_1/O
                         net (fo=1, routed)           0.000     9.162    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/txgen/TX_SM1/IFG_COUNT[7]_i_1_n_0
    SLICE_X8Y50          FDRE                                         r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/txgen/TX_SM1/IFG_COUNT_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_tx_mac rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  mii_tx_clk_i (IN)
                         net (fo=0)                   0.000    40.000    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk
    H16                  IBUF (Prop_ibuf_I_O)         1.408    41.408 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk_ibuf_i/O
                         net (fo=1, routed)           0.459    41.867    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk_ibuf
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.486    42.353 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/bufr_mii_tx_clk/O
                         net (fo=738, routed)         0.767    43.120    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/txgen/TX_SM1/tx_axi_clk
    SLICE_X8Y50          FDRE                                         r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/txgen/TX_SM1/IFG_COUNT_reg[7]/C
                         clock pessimism              0.149    43.269    
                         clock uncertainty           -0.035    43.233    
    SLICE_X8Y50          FDRE (Setup_fdre_C_D)        0.079    43.312    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/txgen/TX_SM1/IFG_COUNT_reg[7]
  -------------------------------------------------------------------
                         required time                         43.312    
                         arrival time                          -9.162    
  -------------------------------------------------------------------
                         slack                                 34.151    

Slack (MET) :             34.151ns  (required time - arrival time)
  Source:                 eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/tx_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_tx_mac  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/txgen/TX_SM1/CRC_COUNT_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_tx_mac  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_tx_mac
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_tx_mac rise@40.000ns - clk_tx_mac rise@0.000ns)
  Data Path Delay:        5.490ns  (logic 0.668ns (12.167%)  route 4.822ns (87.833%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.065ns = ( 43.065 - 40.000 ) 
    Source Clock Delay      (SCD):    3.277ns
    Clock Pessimism Removal (CPR):    0.149ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_tx_mac rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  mii_tx_clk_i (IN)
                         net (fo=0)                   0.000     0.000    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk
    H16                  IBUF (Prop_ibuf_I_O)         1.479     1.479 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk_ibuf_i/O
                         net (fo=1, routed)           0.500     1.979    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk_ibuf
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.511     2.490 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/bufr_mii_tx_clk/O
                         net (fo=738, routed)         0.787     3.277    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/tx_axi_clk
    SLICE_X12Y73         FDRE                                         r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/tx_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y73         FDRE (Prop_fdre_C_Q)         0.518     3.795 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/tx_reset_reg/Q
                         net (fo=320, routed)         4.034     7.829    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/txgen/TX_SM1/BYTE_COUNT_reg[1][0]_0
    SLICE_X5Y53          LUT5 (Prop_lut5_I4_O)        0.150     7.979 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/txgen/TX_SM1/CRC_COUNT[1]_i_1/O
                         net (fo=1, routed)           0.788     8.767    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/txgen/TX_SM1/CRC_COUNT[1]_i_1_n_0
    SLICE_X4Y53          FDRE                                         r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/txgen/TX_SM1/CRC_COUNT_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_tx_mac rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  mii_tx_clk_i (IN)
                         net (fo=0)                   0.000    40.000    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk
    H16                  IBUF (Prop_ibuf_I_O)         1.408    41.408 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk_ibuf_i/O
                         net (fo=1, routed)           0.459    41.867    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk_ibuf
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.486    42.353 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/bufr_mii_tx_clk/O
                         net (fo=738, routed)         0.712    43.065    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/txgen/TX_SM1/tx_axi_clk
    SLICE_X4Y53          FDRE                                         r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/txgen/TX_SM1/CRC_COUNT_reg[1]/C
                         clock pessimism              0.149    43.214    
                         clock uncertainty           -0.035    43.178    
    SLICE_X4Y53          FDRE (Setup_fdre_C_D)       -0.260    42.918    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/txgen/TX_SM1/CRC_COUNT_reg[1]
  -------------------------------------------------------------------
                         required time                         42.918    
                         arrival time                          -8.767    
  -------------------------------------------------------------------
                         slack                                 34.151    

Slack (MET) :             34.330ns  (required time - arrival time)
  Source:                 eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/tx/ack_out_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_tx_mac  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_state_reg[0]_rep/D
                            (rising edge-triggered cell FDRE clocked by clk_tx_mac  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_tx_mac
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_tx_mac rise@40.000ns - clk_tx_mac rise@0.000ns)
  Data Path Delay:        5.354ns  (logic 1.037ns (19.370%)  route 4.317ns (80.630%))
  Logic Levels:           4  (LUT2=1 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.119ns = ( 43.119 - 40.000 ) 
    Source Clock Delay      (SCD):    3.295ns
    Clock Pessimism Removal (CPR):    0.149ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_tx_mac rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  mii_tx_clk_i (IN)
                         net (fo=0)                   0.000     0.000    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk
    H16                  IBUF (Prop_ibuf_I_O)         1.479     1.479 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk_ibuf_i/O
                         net (fo=1, routed)           0.500     1.979    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk_ibuf
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.511     2.490 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/bufr_mii_tx_clk/O
                         net (fo=738, routed)         0.805     3.295    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/tx/tx_axi_clk
    SLICE_X13Y55         FDRE                                         r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/tx/ack_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y55         FDRE (Prop_fdre_C_Q)         0.456     3.751 f  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/tx/ack_out_reg/Q
                         net (fo=14, routed)          1.462     5.213    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_ack_int
    SLICE_X12Y59         LUT2 (Prop_lut2_I1_O)        0.124     5.337 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_state[3]_i_2/O
                         net (fo=11, routed)          1.038     6.375    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_state[3]_i_2_n_0
    SLICE_X14Y56         LUT6 (Prop_lut6_I4_O)        0.124     6.499 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_state[0]_i_4/O
                         net (fo=1, routed)           0.666     7.165    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_state[0]_i_4_n_0
    SLICE_X14Y56         LUT6 (Prop_lut6_I5_O)        0.124     7.289 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_state[0]_i_2/O
                         net (fo=1, routed)           0.000     7.289    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_state[0]_i_2_n_0
    SLICE_X14Y56         MUXF7 (Prop_muxf7_I0_O)      0.209     7.498 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_state_reg[0]_i_1/O
                         net (fo=9, routed)           1.150     8.648    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/p_0_in__0[0]
    SLICE_X15Y59         FDRE                                         r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_state_reg[0]_rep/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_tx_mac rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  mii_tx_clk_i (IN)
                         net (fo=0)                   0.000    40.000    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk
    H16                  IBUF (Prop_ibuf_I_O)         1.408    41.408 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk_ibuf_i/O
                         net (fo=1, routed)           0.459    41.867    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk_ibuf
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.486    42.353 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/bufr_mii_tx_clk/O
                         net (fo=738, routed)         0.766    43.119    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_axi_clk
    SLICE_X15Y59         FDRE                                         r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_state_reg[0]_rep/C
                         clock pessimism              0.149    43.268    
                         clock uncertainty           -0.035    43.232    
    SLICE_X15Y59         FDRE (Setup_fdre_C_D)       -0.254    42.978    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_state_reg[0]_rep
  -------------------------------------------------------------------
                         required time                         42.978    
                         arrival time                          -8.648    
  -------------------------------------------------------------------
                         slack                                 34.330    

Slack (MET) :             34.359ns  (required time - arrival time)
  Source:                 eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_mac_tready_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_tx_mac  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            eth_mac_block_1/user_side_FIFO/tx_fifo_i/rd_data_pipe_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_tx_mac  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_tx_mac
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_tx_mac rise@40.000ns - clk_tx_mac rise@0.000ns)
  Data Path Delay:        5.364ns  (logic 0.937ns (17.469%)  route 4.427ns (82.531%))
  Logic Levels:           2  (LUT2=1 LUT5=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.107ns = ( 43.107 - 40.000 ) 
    Source Clock Delay      (SCD):    3.293ns
    Clock Pessimism Removal (CPR):    0.149ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_tx_mac rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  mii_tx_clk_i (IN)
                         net (fo=0)                   0.000     0.000    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk
    H16                  IBUF (Prop_ibuf_I_O)         1.479     1.479 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk_ibuf_i/O
                         net (fo=1, routed)           0.500     1.979    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk_ibuf
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.511     2.490 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/bufr_mii_tx_clk/O
                         net (fo=738, routed)         0.803     3.293    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_axi_clk
    SLICE_X13Y59         FDRE                                         r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_mac_tready_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y59         FDRE (Prop_fdre_C_Q)         0.456     3.749 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_mac_tready_reg_reg/Q
                         net (fo=5, routed)           0.968     4.716    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_mac_tready_reg
    SLICE_X13Y62         LUT2 (Prop_lut2_I0_O)        0.154     4.870 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_mac_tready_int_inferred__0_i_1/O
                         net (fo=39, routed)          1.679     6.549    eth_mac_block_1/user_side_FIFO/tx_fifo_i/tx_axis_mac_tready
    SLICE_X5Y74          LUT5 (Prop_lut5_I1_O)        0.327     6.876 r  eth_mac_block_1/user_side_FIFO/tx_fifo_i/tx_ramgen_i_i_3/O
                         net (fo=44, routed)          1.781     8.657    eth_mac_block_1/user_side_FIFO/tx_fifo_i/rd_en
    SLICE_X9Y71          FDRE                                         r  eth_mac_block_1/user_side_FIFO/tx_fifo_i/rd_data_pipe_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_tx_mac rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  mii_tx_clk_i (IN)
                         net (fo=0)                   0.000    40.000    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk
    H16                  IBUF (Prop_ibuf_I_O)         1.408    41.408 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk_ibuf_i/O
                         net (fo=1, routed)           0.459    41.867    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk_ibuf
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.486    42.353 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/bufr_mii_tx_clk/O
                         net (fo=738, routed)         0.754    43.107    eth_mac_block_1/user_side_FIFO/tx_fifo_i/tx_mac_aclk
    SLICE_X9Y71          FDRE                                         r  eth_mac_block_1/user_side_FIFO/tx_fifo_i/rd_data_pipe_reg[0]/C
                         clock pessimism              0.149    43.256    
                         clock uncertainty           -0.035    43.220    
    SLICE_X9Y71          FDRE (Setup_fdre_C_CE)      -0.205    43.015    eth_mac_block_1/user_side_FIFO/tx_fifo_i/rd_data_pipe_reg[0]
  -------------------------------------------------------------------
                         required time                         43.015    
                         arrival time                          -8.657    
  -------------------------------------------------------------------
                         slack                                 34.359    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.119ns  (arrival time - required time)
  Source:                 eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/gmii_mii_tx_gen/tx_er_reg1_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_tx_mac  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/gmii_mii_tx_gen/tx_er_reg2_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_tx_mac  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_tx_mac
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_tx_mac rise@0.000ns - clk_tx_mac rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.326ns
    Source Clock Delay      (SCD):    0.835ns
    Clock Pessimism Removal (CPR):    0.491ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_tx_mac rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  mii_tx_clk_i (IN)
                         net (fo=0)                   0.000     0.000    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk
    H16                  IBUF (Prop_ibuf_I_O)         0.247     0.247 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk_ibuf_i/O
                         net (fo=1, routed)           0.206     0.453    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk_ibuf
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.092     0.545 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/bufr_mii_tx_clk/O
                         net (fo=738, routed)         0.290     0.835    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/gmii_mii_tx_gen/tx_axi_clk
    SLICE_X13Y52         FDRE                                         r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/gmii_mii_tx_gen/tx_er_reg1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y52         FDRE (Prop_fdre_C_Q)         0.141     0.976 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/gmii_mii_tx_gen/tx_er_reg1_reg/Q
                         net (fo=1, routed)           0.056     1.032    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/gmii_mii_tx_gen/tx_er_reg1
    SLICE_X13Y52         FDRE                                         r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/gmii_mii_tx_gen/tx_er_reg2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_tx_mac rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  mii_tx_clk_i (IN)
                         net (fo=0)                   0.000     0.000    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk
    H16                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk_ibuf_i/O
                         net (fo=1, routed)           0.311     0.745    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk_ibuf
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.254     1.000 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/bufr_mii_tx_clk/O
                         net (fo=738, routed)         0.326     1.326    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/gmii_mii_tx_gen/tx_axi_clk
    SLICE_X13Y52         FDRE                                         r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/gmii_mii_tx_gen/tx_er_reg2_reg/C
                         clock pessimism             -0.491     0.835    
    SLICE_X13Y52         FDRE (Hold_fdre_C_D)         0.078     0.913    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/gmii_mii_tx_gen/tx_er_reg2_reg
  -------------------------------------------------------------------
                         required time                         -0.913    
                         arrival time                           1.032    
  -------------------------------------------------------------------
                         slack                                  0.119    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/gmii_mii_tx_gen/txd_reg1_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_tx_mac  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/gmii_mii_tx_gen/txd_reg2_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_tx_mac  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_tx_mac
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_tx_mac rise@0.000ns - clk_tx_mac rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.297ns
    Source Clock Delay      (SCD):    0.809ns
    Clock Pessimism Removal (CPR):    0.488ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_tx_mac rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  mii_tx_clk_i (IN)
                         net (fo=0)                   0.000     0.000    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk
    H16                  IBUF (Prop_ibuf_I_O)         0.247     0.247 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk_ibuf_i/O
                         net (fo=1, routed)           0.206     0.453    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk_ibuf
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.092     0.545 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/bufr_mii_tx_clk/O
                         net (fo=738, routed)         0.264     0.809    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/gmii_mii_tx_gen/tx_axi_clk
    SLICE_X3Y58          FDRE                                         r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/gmii_mii_tx_gen/txd_reg1_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y58          FDRE (Prop_fdre_C_Q)         0.141     0.950 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/gmii_mii_tx_gen/txd_reg1_reg[3]/Q
                         net (fo=1, routed)           0.056     1.006    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/gmii_mii_tx_gen/txd_reg1[3]
    SLICE_X3Y58          FDRE                                         r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/gmii_mii_tx_gen/txd_reg2_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_tx_mac rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  mii_tx_clk_i (IN)
                         net (fo=0)                   0.000     0.000    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk
    H16                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk_ibuf_i/O
                         net (fo=1, routed)           0.311     0.745    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk_ibuf
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.254     1.000 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/bufr_mii_tx_clk/O
                         net (fo=738, routed)         0.297     1.297    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/gmii_mii_tx_gen/tx_axi_clk
    SLICE_X3Y58          FDRE                                         r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/gmii_mii_tx_gen/txd_reg2_reg[3]/C
                         clock pessimism             -0.488     0.809    
    SLICE_X3Y58          FDRE (Hold_fdre_C_D)         0.076     0.885    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/gmii_mii_tx_gen/txd_reg2_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.885    
                         arrival time                           1.006    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/sync_tx_enable/data_sync_reg0/C
                            (rising edge-triggered cell FDRE clocked by clk_tx_mac  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/sync_tx_enable/data_sync_reg1/D
                            (rising edge-triggered cell FDRE clocked by clk_tx_mac  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_tx_mac
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_tx_mac rise@0.000ns - clk_tx_mac rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.323ns
    Source Clock Delay      (SCD):    0.834ns
    Clock Pessimism Removal (CPR):    0.489ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_tx_mac rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  mii_tx_clk_i (IN)
                         net (fo=0)                   0.000     0.000    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk
    H16                  IBUF (Prop_ibuf_I_O)         0.247     0.247 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk_ibuf_i/O
                         net (fo=1, routed)           0.206     0.453    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk_ibuf
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.092     0.545 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/bufr_mii_tx_clk/O
                         net (fo=738, routed)         0.289     0.834    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/sync_tx_enable/tx_axi_clk
    SLICE_X11Y53         FDRE                                         r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/sync_tx_enable/data_sync_reg0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y53         FDRE (Prop_fdre_C_Q)         0.141     0.975 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/sync_tx_enable/data_sync_reg0/Q
                         net (fo=1, routed)           0.056     1.031    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/sync_tx_enable/data_sync0
    SLICE_X11Y53         FDRE                                         r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/sync_tx_enable/data_sync_reg1/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_tx_mac rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  mii_tx_clk_i (IN)
                         net (fo=0)                   0.000     0.000    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk
    H16                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk_ibuf_i/O
                         net (fo=1, routed)           0.311     0.745    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk_ibuf
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.254     1.000 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/bufr_mii_tx_clk/O
                         net (fo=738, routed)         0.323     1.323    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/sync_tx_enable/tx_axi_clk
    SLICE_X11Y53         FDRE                                         r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/sync_tx_enable/data_sync_reg1/C
                         clock pessimism             -0.489     0.834    
    SLICE_X11Y53         FDRE (Hold_fdre_C_D)         0.075     0.909    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/sync_tx_enable/data_sync_reg1
  -------------------------------------------------------------------
                         required time                         -0.909    
                         arrival time                           1.031    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.132ns  (arrival time - required time)
  Source:                 eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/tx/data_count_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_tx_mac  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/tx/data_control_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_tx_mac  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_tx_mac
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_tx_mac rise@0.000ns - clk_tx_mac rise@0.000ns)
  Data Path Delay:        0.265ns  (logic 0.186ns (70.098%)  route 0.079ns (29.902%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.326ns
    Source Clock Delay      (SCD):    0.835ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_tx_mac rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  mii_tx_clk_i (IN)
                         net (fo=0)                   0.000     0.000    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk
    H16                  IBUF (Prop_ibuf_I_O)         0.247     0.247 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk_ibuf_i/O
                         net (fo=1, routed)           0.206     0.453    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk_ibuf
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.092     0.545 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/bufr_mii_tx_clk/O
                         net (fo=738, routed)         0.290     0.835    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/tx/tx_axi_clk
    SLICE_X13Y52         FDSE                                         r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/tx/data_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y52         FDSE (Prop_fdse_C_Q)         0.141     0.976 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/tx/data_count_reg[0]/Q
                         net (fo=29, routed)          0.079     1.055    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/tx/data_count_reg_n_0_[0]
    SLICE_X12Y52         LUT6 (Prop_lut6_I1_O)        0.045     1.100 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/tx/data_control[4]_i_1/O
                         net (fo=1, routed)           0.000     1.100    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/tx/data_control_1[4]
    SLICE_X12Y52         FDRE                                         r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/tx/data_control_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_tx_mac rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  mii_tx_clk_i (IN)
                         net (fo=0)                   0.000     0.000    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk
    H16                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk_ibuf_i/O
                         net (fo=1, routed)           0.311     0.745    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk_ibuf
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.254     1.000 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/bufr_mii_tx_clk/O
                         net (fo=738, routed)         0.326     1.326    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/tx/tx_axi_clk
    SLICE_X12Y52         FDRE                                         r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/tx/data_control_reg[4]/C
                         clock pessimism             -0.478     0.848    
    SLICE_X12Y52         FDRE (Hold_fdre_C_D)         0.120     0.968    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/tx/data_control_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.968    
                         arrival time                           1.100    
  -------------------------------------------------------------------
                         slack                                  0.132    

Slack (MET) :             0.143ns  (arrival time - required time)
  Source:                 eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/txgen/TX_SM1/CRCGEN/CALC_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by clk_tx_mac  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/txgen/TX_SM1/CRCGEN/CALC_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by clk_tx_mac  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_tx_mac
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_tx_mac rise@0.000ns - clk_tx_mac rise@0.000ns)
  Data Path Delay:        0.277ns  (logic 0.186ns (67.123%)  route 0.091ns (32.877%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.297ns
    Source Clock Delay      (SCD):    0.809ns
    Clock Pessimism Removal (CPR):    0.475ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_tx_mac rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  mii_tx_clk_i (IN)
                         net (fo=0)                   0.000     0.000    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk
    H16                  IBUF (Prop_ibuf_I_O)         0.247     0.247 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk_ibuf_i/O
                         net (fo=1, routed)           0.206     0.453    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk_ibuf
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.092     0.545 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/bufr_mii_tx_clk/O
                         net (fo=738, routed)         0.264     0.809    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/txgen/TX_SM1/CRCGEN/tx_axi_clk
    SLICE_X3Y57          FDRE                                         r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/txgen/TX_SM1/CRCGEN/CALC_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y57          FDRE (Prop_fdre_C_Q)         0.141     0.950 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/txgen/TX_SM1/CRCGEN/CALC_reg[21]/Q
                         net (fo=1, routed)           0.091     1.041    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/txgen/TX_SM1/CRCGEN/CALC_reg_n_0_[21]
    SLICE_X2Y57          LUT6 (Prop_lut6_I5_O)        0.045     1.086 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/txgen/TX_SM1/CRCGEN/CALC[29]_i_1/O
                         net (fo=1, routed)           0.000     1.086    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/txgen/TX_SM1/CRCGEN/p_1_in[29]
    SLICE_X2Y57          FDRE                                         r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/txgen/TX_SM1/CRCGEN/CALC_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_tx_mac rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  mii_tx_clk_i (IN)
                         net (fo=0)                   0.000     0.000    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk
    H16                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk_ibuf_i/O
                         net (fo=1, routed)           0.311     0.745    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk_ibuf
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.254     1.000 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/bufr_mii_tx_clk/O
                         net (fo=738, routed)         0.297     1.297    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/txgen/TX_SM1/CRCGEN/tx_axi_clk
    SLICE_X2Y57          FDRE                                         r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/txgen/TX_SM1/CRCGEN/CALC_reg[29]/C
                         clock pessimism             -0.475     0.822    
    SLICE_X2Y57          FDRE (Hold_fdre_C_D)         0.121     0.943    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/txgen/TX_SM1/CRCGEN/CALC_reg[29]
  -------------------------------------------------------------------
                         required time                         -0.943    
                         arrival time                           1.086    
  -------------------------------------------------------------------
                         slack                                  0.143    

Slack (MET) :             0.156ns  (arrival time - required time)
  Source:                 eth_mac_block_1/user_side_FIFO/tx_fifo_i/rd_data_pipe_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_tx_mac  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            eth_mac_block_1/user_side_FIFO/tx_fifo_i/tx_axis_mac_tdata_int_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_tx_mac  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_tx_mac
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_tx_mac rise@0.000ns - clk_tx_mac rise@0.000ns)
  Data Path Delay:        0.216ns  (logic 0.164ns (75.889%)  route 0.052ns (24.111%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.311ns
    Source Clock Delay      (SCD):    0.824ns
    Clock Pessimism Removal (CPR):    0.474ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_tx_mac rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  mii_tx_clk_i (IN)
                         net (fo=0)                   0.000     0.000    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk
    H16                  IBUF (Prop_ibuf_I_O)         0.247     0.247 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk_ibuf_i/O
                         net (fo=1, routed)           0.206     0.453    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk_ibuf
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.092     0.545 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/bufr_mii_tx_clk/O
                         net (fo=738, routed)         0.279     0.824    eth_mac_block_1/user_side_FIFO/tx_fifo_i/tx_mac_aclk
    SLICE_X10Y71         FDRE                                         r  eth_mac_block_1/user_side_FIFO/tx_fifo_i/rd_data_pipe_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y71         FDRE (Prop_fdre_C_Q)         0.164     0.988 r  eth_mac_block_1/user_side_FIFO/tx_fifo_i/rd_data_pipe_reg[3]/Q
                         net (fo=1, routed)           0.052     1.040    eth_mac_block_1/user_side_FIFO/tx_fifo_i/rd_data_pipe[3]
    SLICE_X11Y71         FDRE                                         r  eth_mac_block_1/user_side_FIFO/tx_fifo_i/tx_axis_mac_tdata_int_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_tx_mac rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  mii_tx_clk_i (IN)
                         net (fo=0)                   0.000     0.000    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk
    H16                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk_ibuf_i/O
                         net (fo=1, routed)           0.311     0.745    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk_ibuf
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.254     1.000 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/bufr_mii_tx_clk/O
                         net (fo=738, routed)         0.311     1.311    eth_mac_block_1/user_side_FIFO/tx_fifo_i/tx_mac_aclk
    SLICE_X11Y71         FDRE                                         r  eth_mac_block_1/user_side_FIFO/tx_fifo_i/tx_axis_mac_tdata_int_reg[3]/C
                         clock pessimism             -0.474     0.837    
    SLICE_X11Y71         FDRE (Hold_fdre_C_D)         0.047     0.884    eth_mac_block_1/user_side_FIFO/tx_fifo_i/tx_axis_mac_tdata_int_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.884    
                         arrival time                           1.040    
  -------------------------------------------------------------------
                         slack                                  0.156    

Slack (MET) :             0.156ns  (arrival time - required time)
  Source:                 eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/txgen/TX_SM1/CORE_DOES_NO_HD_IFG.INT_IFG_DEL_MASKED_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_tx_mac  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/txgen/TX_SM1/IFG_COUNT_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_tx_mac  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_tx_mac
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_tx_mac rise@0.000ns - clk_tx_mac rise@0.000ns)
  Data Path Delay:        0.297ns  (logic 0.186ns (62.551%)  route 0.111ns (37.449%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.020ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.323ns
    Source Clock Delay      (SCD):    0.835ns
    Clock Pessimism Removal (CPR):    0.468ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_tx_mac rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  mii_tx_clk_i (IN)
                         net (fo=0)                   0.000     0.000    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk
    H16                  IBUF (Prop_ibuf_I_O)         0.247     0.247 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk_ibuf_i/O
                         net (fo=1, routed)           0.206     0.453    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk_ibuf
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.092     0.545 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/bufr_mii_tx_clk/O
                         net (fo=738, routed)         0.290     0.835    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/txgen/TX_SM1/tx_axi_clk
    SLICE_X11Y51         FDRE                                         r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/txgen/TX_SM1/CORE_DOES_NO_HD_IFG.INT_IFG_DEL_MASKED_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y51         FDRE (Prop_fdre_C_Q)         0.141     0.976 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/txgen/TX_SM1/CORE_DOES_NO_HD_IFG.INT_IFG_DEL_MASKED_reg[7]/Q
                         net (fo=1, routed)           0.111     1.087    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/txgen/TX_SM1/INT_IFG_DEL_MASKED[7]
    SLICE_X8Y50          LUT6 (Prop_lut6_I1_O)        0.045     1.132 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/txgen/TX_SM1/IFG_COUNT[7]_i_1/O
                         net (fo=1, routed)           0.000     1.132    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/txgen/TX_SM1/IFG_COUNT[7]_i_1_n_0
    SLICE_X8Y50          FDRE                                         r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/txgen/TX_SM1/IFG_COUNT_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_tx_mac rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  mii_tx_clk_i (IN)
                         net (fo=0)                   0.000     0.000    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk
    H16                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk_ibuf_i/O
                         net (fo=1, routed)           0.311     0.745    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk_ibuf
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.254     1.000 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/bufr_mii_tx_clk/O
                         net (fo=738, routed)         0.323     1.323    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/txgen/TX_SM1/tx_axi_clk
    SLICE_X8Y50          FDRE                                         r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/txgen/TX_SM1/IFG_COUNT_reg[7]/C
                         clock pessimism             -0.468     0.855    
    SLICE_X8Y50          FDRE (Hold_fdre_C_D)         0.121     0.976    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/txgen/TX_SM1/IFG_COUNT_reg[7]
  -------------------------------------------------------------------
                         required time                         -0.976    
                         arrival time                           1.132    
  -------------------------------------------------------------------
                         slack                                  0.156    

Slack (MET) :             0.157ns  (arrival time - required time)
  Source:                 eth_mac_block_1/user_side_FIFO/tx_fifo_i/gen_fd_addr.rd_start_addr_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_tx_mac  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            eth_mac_block_1/user_side_FIFO/tx_fifo_i/rd_addr_txfer_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_tx_mac  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_tx_mac
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_tx_mac rise@0.000ns - clk_tx_mac rise@0.000ns)
  Data Path Delay:        0.242ns  (logic 0.141ns (58.206%)  route 0.101ns (41.794%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.286ns
    Source Clock Delay      (SCD):    0.800ns
    Clock Pessimism Removal (CPR):    0.472ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_tx_mac rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  mii_tx_clk_i (IN)
                         net (fo=0)                   0.000     0.000    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk
    H16                  IBUF (Prop_ibuf_I_O)         0.247     0.247 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk_ibuf_i/O
                         net (fo=1, routed)           0.206     0.453    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk_ibuf
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.092     0.545 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/bufr_mii_tx_clk/O
                         net (fo=738, routed)         0.255     0.800    eth_mac_block_1/user_side_FIFO/tx_fifo_i/tx_mac_aclk
    SLICE_X7Y77          FDRE                                         r  eth_mac_block_1/user_side_FIFO/tx_fifo_i/gen_fd_addr.rd_start_addr_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y77          FDRE (Prop_fdre_C_Q)         0.141     0.941 r  eth_mac_block_1/user_side_FIFO/tx_fifo_i/gen_fd_addr.rd_start_addr_reg[5]/Q
                         net (fo=1, routed)           0.101     1.042    eth_mac_block_1/user_side_FIFO/tx_fifo_i/rd_start_addr[5]
    SLICE_X5Y78          FDRE                                         r  eth_mac_block_1/user_side_FIFO/tx_fifo_i/rd_addr_txfer_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_tx_mac rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  mii_tx_clk_i (IN)
                         net (fo=0)                   0.000     0.000    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk
    H16                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk_ibuf_i/O
                         net (fo=1, routed)           0.311     0.745    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk_ibuf
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.254     1.000 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/bufr_mii_tx_clk/O
                         net (fo=738, routed)         0.286     1.286    eth_mac_block_1/user_side_FIFO/tx_fifo_i/tx_mac_aclk
    SLICE_X5Y78          FDRE                                         r  eth_mac_block_1/user_side_FIFO/tx_fifo_i/rd_addr_txfer_reg[5]/C
                         clock pessimism             -0.472     0.814    
    SLICE_X5Y78          FDRE (Hold_fdre_C_D)         0.071     0.885    eth_mac_block_1/user_side_FIFO/tx_fifo_i/rd_addr_txfer_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.885    
                         arrival time                           1.042    
  -------------------------------------------------------------------
                         slack                                  0.157    

Slack (MET) :             0.158ns  (arrival time - required time)
  Source:                 eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/txgen/TX_SM1/PREAMBLE_PIPE_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_tx_mac  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/txgen/TX_SM1/PREAMBLE_PIPE_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_tx_mac  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_tx_mac
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_tx_mac rise@0.000ns - clk_tx_mac rise@0.000ns)
  Data Path Delay:        0.244ns  (logic 0.141ns (57.830%)  route 0.103ns (42.170%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.298ns
    Source Clock Delay      (SCD):    0.810ns
    Clock Pessimism Removal (CPR):    0.472ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_tx_mac rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  mii_tx_clk_i (IN)
                         net (fo=0)                   0.000     0.000    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk
    H16                  IBUF (Prop_ibuf_I_O)         0.247     0.247 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk_ibuf_i/O
                         net (fo=1, routed)           0.206     0.453    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk_ibuf
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.092     0.545 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/bufr_mii_tx_clk/O
                         net (fo=738, routed)         0.265     0.810    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/txgen/TX_SM1/tx_axi_clk
    SLICE_X4Y56          FDRE                                         r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/txgen/TX_SM1/PREAMBLE_PIPE_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y56          FDRE (Prop_fdre_C_Q)         0.141     0.951 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/txgen/TX_SM1/PREAMBLE_PIPE_reg[10]/Q
                         net (fo=1, routed)           0.103     1.054    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/txgen/TX_SM1/PREAMBLE_PIPE_reg_n_0_[10]
    SLICE_X7Y55          FDRE                                         r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/txgen/TX_SM1/PREAMBLE_PIPE_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_tx_mac rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  mii_tx_clk_i (IN)
                         net (fo=0)                   0.000     0.000    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk
    H16                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk_ibuf_i/O
                         net (fo=1, routed)           0.311     0.745    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk_ibuf
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.254     1.000 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/bufr_mii_tx_clk/O
                         net (fo=738, routed)         0.298     1.298    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/txgen/TX_SM1/tx_axi_clk
    SLICE_X7Y55          FDRE                                         r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/txgen/TX_SM1/PREAMBLE_PIPE_reg[11]/C
                         clock pessimism             -0.472     0.826    
    SLICE_X7Y55          FDRE (Hold_fdre_C_D)         0.070     0.896    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/txgen/TX_SM1/PREAMBLE_PIPE_reg[11]
  -------------------------------------------------------------------
                         required time                         -0.896    
                         arrival time                           1.054    
  -------------------------------------------------------------------
                         slack                                  0.158    

Slack (MET) :             0.160ns  (arrival time - required time)
  Source:                 eth_mac_block_1/user_side_FIFO/tx_fifo_i/resync_wr_frame_in_fifo/data_sync_reg0/C
                            (rising edge-triggered cell FDRE clocked by clk_tx_mac  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            eth_mac_block_1/user_side_FIFO/tx_fifo_i/resync_wr_frame_in_fifo/data_sync_reg1/D
                            (rising edge-triggered cell FDRE clocked by clk_tx_mac  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_tx_mac
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_tx_mac rise@0.000ns - clk_tx_mac rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.164ns (74.580%)  route 0.056ns (25.420%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.308ns
    Source Clock Delay      (SCD):    0.822ns
    Clock Pessimism Removal (CPR):    0.486ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_tx_mac rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  mii_tx_clk_i (IN)
                         net (fo=0)                   0.000     0.000    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk
    H16                  IBUF (Prop_ibuf_I_O)         0.247     0.247 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk_ibuf_i/O
                         net (fo=1, routed)           0.206     0.453    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk_ibuf
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.092     0.545 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/bufr_mii_tx_clk/O
                         net (fo=738, routed)         0.277     0.822    eth_mac_block_1/user_side_FIFO/tx_fifo_i/resync_wr_frame_in_fifo/clk
    SLICE_X10Y76         FDRE                                         r  eth_mac_block_1/user_side_FIFO/tx_fifo_i/resync_wr_frame_in_fifo/data_sync_reg0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y76         FDRE (Prop_fdre_C_Q)         0.164     0.986 r  eth_mac_block_1/user_side_FIFO/tx_fifo_i/resync_wr_frame_in_fifo/data_sync_reg0/Q
                         net (fo=1, routed)           0.056     1.042    eth_mac_block_1/user_side_FIFO/tx_fifo_i/resync_wr_frame_in_fifo/data_sync0
    SLICE_X10Y76         FDRE                                         r  eth_mac_block_1/user_side_FIFO/tx_fifo_i/resync_wr_frame_in_fifo/data_sync_reg1/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_tx_mac rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  mii_tx_clk_i (IN)
                         net (fo=0)                   0.000     0.000    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk
    H16                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk_ibuf_i/O
                         net (fo=1, routed)           0.311     0.745    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk_ibuf
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.254     1.000 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/bufr_mii_tx_clk/O
                         net (fo=738, routed)         0.308     1.308    eth_mac_block_1/user_side_FIFO/tx_fifo_i/resync_wr_frame_in_fifo/clk
    SLICE_X10Y76         FDRE                                         r  eth_mac_block_1/user_side_FIFO/tx_fifo_i/resync_wr_frame_in_fifo/data_sync_reg1/C
                         clock pessimism             -0.486     0.822    
    SLICE_X10Y76         FDRE (Hold_fdre_C_D)         0.060     0.882    eth_mac_block_1/user_side_FIFO/tx_fifo_i/resync_wr_frame_in_fifo/data_sync_reg1
  -------------------------------------------------------------------
                         required time                         -0.882    
                         arrival time                           1.042    
  -------------------------------------------------------------------
                         slack                                  0.160    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_tx_mac
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { mii_tx_clk_i }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     BUFR/I              n/a            3.174         40.000      36.826     BUFR_X0Y5     eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/bufr_mii_tx_clk/I
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         40.000      37.424     RAMB36_X0Y15  eth_mac_block_1/user_side_FIFO/tx_fifo_i/tx_ramgen_i/mem_reg/CLKBWRCLK
Min Period        n/a     FDRE/C              n/a            1.474         40.000      38.526     OLOGIC_X0Y61  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_en_obuf_reg/C
Min Period        n/a     FDRE/C              n/a            1.474         40.000      38.526     OLOGIC_X0Y70  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_txd_obuf_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.474         40.000      38.526     OLOGIC_X0Y62  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_txd_obuf_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.474         40.000      38.526     OLOGIC_X0Y65  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_txd_obuf_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.474         40.000      38.526     OLOGIC_X0Y64  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_txd_obuf_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X15Y53  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_er_obuf_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X14Y55  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/pause_vector_tx_reg/C
Min Period        n/a     FDSE/C              n/a            1.000         40.000      39.000     SLICE_X13Y50  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/pfc_tx/FSM_onehot_legacy_state_reg[0]/C
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         20.000      19.020     SLICE_X10Y55  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/txgen/BYTECNTSRL/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         20.000      19.020     SLICE_X10Y55  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/txgen/BYTECNTSRL/CLK
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X28Y54  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/tx/pause_source_shift_reg[10]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X28Y53  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/tx/pause_source_shift_reg[15]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X28Y53  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/tx/pause_source_shift_reg[16]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X28Y53  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/tx/pause_source_shift_reg[17]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X28Y53  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/tx/pause_source_shift_reg[18]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X29Y53  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/tx/pause_source_shift_reg[23]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X29Y53  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/tx/pause_source_shift_reg[24]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X29Y53  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/tx/pause_source_shift_reg[25]/C
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         20.000      19.020     SLICE_X10Y55  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/txgen/BYTECNTSRL/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         20.000      19.020     SLICE_X10Y55  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/txgen/BYTECNTSRL/CLK
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X12Y73  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/sync_glbl_rstn_tx_clk/sync_rst0_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X14Y76  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/sync_int_tx_rst_mgmt_tx_clk/sync_rst0_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X15Y76  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/sync_tx_axi_rstn_tx_clk/sync_rst1_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X12Y73  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/tx_reset_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X9Y71   eth_mac_block_1/user_side_FIFO/tx_fifo_i/rd_data_pipe_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X9Y71   eth_mac_block_1/user_side_FIFO/tx_fifo_i/rd_data_pipe_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X9Y71   eth_mac_block_1/user_side_FIFO/tx_fifo_i/rd_data_pipe_reg[6]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X9Y71   eth_mac_block_1/user_side_FIFO/tx_fifo_i/rd_data_pipe_reg[7]/C



---------------------------------------------------------------------------------------------------
From Clock:  mii_rx_clk_i
  To Clock:  mii_rx_clk_i

Setup :            0  Failing Endpoints,  Worst Slack       33.704ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.069ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       18.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             33.704ns  (required time - arrival time)
  Source:                 eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rxgen/DELAY_RX_DV2/CLK
                            (rising edge-triggered cell SRL16E clocked by mii_rx_clk_i  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rxgen/RX_SM/END_EXT_reg/D
                            (rising edge-triggered cell FDRE clocked by mii_rx_clk_i  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             mii_rx_clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (mii_rx_clk_i rise@40.000ns - mii_rx_clk_i rise@0.000ns)
  Data Path Delay:        6.168ns  (logic 2.344ns (38.003%)  route 3.824ns (61.997%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.062ns = ( 43.062 - 40.000 ) 
    Source Clock Delay      (SCD):    3.237ns
    Clock Pessimism Removal (CPR):    0.149ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mii_rx_clk_i rise edge)
                                                      0.000     0.000 r  
    F15                                               0.000     0.000 r  mii_rx_clk_i (IN)
                         net (fo=0)                   0.000     0.000    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk
    F15                  IBUF (Prop_ibuf_I_O)         1.482     1.482 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk_ibuf_i/O
                         net (fo=1, routed)           0.500     1.982    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk_ibuf
    BUFR_X0Y4            BUFR (Prop_bufr_I_O)         0.511     2.493 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/bufr_mii_rx_clk/O
                         net (fo=565, routed)         0.744     3.237    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rxgen/rx_axi_clk
    SLICE_X2Y63          SRL16E                                       r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rxgen/DELAY_RX_DV2/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y63          SRL16E (Prop_srl16e_CLK_Q)
                                                      1.612     4.849 f  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rxgen/DELAY_RX_DV2/Q
                         net (fo=4, routed)           0.808     5.657    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rxgen/RX_SM/RX_DV_REG5
    SLICE_X2Y65          LUT2 (Prop_lut2_I0_O)        0.153     5.810 f  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rxgen/RX_SM/IFG_FLAG_i_3/O
                         net (fo=1, routed)           0.810     6.620    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rxgen/RX_SM/IFG_FLAG_i_3_n_0
    SLICE_X3Y63          LUT6 (Prop_lut6_I5_O)        0.331     6.951 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rxgen/RX_SM/IFG_FLAG_i_2/O
                         net (fo=3, routed)           0.599     7.551    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rxgen/RX_SM/RXD_REG5_reg[5]
    SLICE_X4Y63          LUT4 (Prop_lut4_I0_O)        0.124     7.675 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rxgen/RX_SM/FALSE_CARR_FLAG_i_1/O
                         net (fo=2, routed)           1.094     8.769    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rxgen/RX_SM/PRE_FALSE_CARR_FLAG
    SLICE_X2Y65          LUT5 (Prop_lut5_I0_O)        0.124     8.893 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rxgen/RX_SM/END_EXT_i_1/O
                         net (fo=1, routed)           0.512     9.405    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rxgen/RX_SM/END_EXT0
    SLICE_X1Y65          FDRE                                         r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rxgen/RX_SM/END_EXT_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock mii_rx_clk_i rise edge)
                                                     40.000    40.000 r  
    F15                                               0.000    40.000 r  mii_rx_clk_i (IN)
                         net (fo=0)                   0.000    40.000    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk
    F15                  IBUF (Prop_ibuf_I_O)         1.412    41.412 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk_ibuf_i/O
                         net (fo=1, routed)           0.459    41.871    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk_ibuf
    BUFR_X0Y4            BUFR (Prop_bufr_I_O)         0.486    42.356 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/bufr_mii_rx_clk/O
                         net (fo=565, routed)         0.706    43.062    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rxgen/RX_SM/rx_axi_clk
    SLICE_X1Y65          FDRE                                         r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rxgen/RX_SM/END_EXT_reg/C
                         clock pessimism              0.149    43.211    
                         clock uncertainty           -0.035    43.176    
    SLICE_X1Y65          FDRE (Setup_fdre_C_D)       -0.067    43.109    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rxgen/RX_SM/END_EXT_reg
  -------------------------------------------------------------------
                         required time                         43.109    
                         arrival time                          -9.405    
  -------------------------------------------------------------------
                         slack                                 33.704    

Slack (MET) :             34.656ns  (required time - arrival time)
  Source:                 eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rxgen/DELAY_RX_DV2/CLK
                            (rising edge-triggered cell SRL16E clocked by mii_rx_clk_i  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rxgen/RX_SM/END_FRAME_reg/D
                            (rising edge-triggered cell FDRE clocked by mii_rx_clk_i  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             mii_rx_clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (mii_rx_clk_i rise@40.000ns - mii_rx_clk_i rise@0.000ns)
  Data Path Delay:        5.243ns  (logic 2.344ns (44.710%)  route 2.899ns (55.290%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.062ns = ( 43.062 - 40.000 ) 
    Source Clock Delay      (SCD):    3.237ns
    Clock Pessimism Removal (CPR):    0.149ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mii_rx_clk_i rise edge)
                                                      0.000     0.000 r  
    F15                                               0.000     0.000 r  mii_rx_clk_i (IN)
                         net (fo=0)                   0.000     0.000    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk
    F15                  IBUF (Prop_ibuf_I_O)         1.482     1.482 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk_ibuf_i/O
                         net (fo=1, routed)           0.500     1.982    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk_ibuf
    BUFR_X0Y4            BUFR (Prop_bufr_I_O)         0.511     2.493 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/bufr_mii_rx_clk/O
                         net (fo=565, routed)         0.744     3.237    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rxgen/rx_axi_clk
    SLICE_X2Y63          SRL16E                                       r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rxgen/DELAY_RX_DV2/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y63          SRL16E (Prop_srl16e_CLK_Q)
                                                      1.612     4.849 f  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rxgen/DELAY_RX_DV2/Q
                         net (fo=4, routed)           0.808     5.657    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rxgen/RX_SM/RX_DV_REG5
    SLICE_X2Y65          LUT2 (Prop_lut2_I0_O)        0.153     5.810 f  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rxgen/RX_SM/IFG_FLAG_i_3/O
                         net (fo=1, routed)           0.810     6.620    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rxgen/RX_SM/IFG_FLAG_i_3_n_0
    SLICE_X3Y63          LUT6 (Prop_lut6_I5_O)        0.331     6.951 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rxgen/RX_SM/IFG_FLAG_i_2/O
                         net (fo=3, routed)           0.328     7.279    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rxgen/RX_SM/RXD_REG5_reg[5]
    SLICE_X4Y63          LUT6 (Prop_lut6_I5_O)        0.124     7.403 f  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rxgen/RX_SM/END_FRAME_i_2/O
                         net (fo=1, routed)           0.570     7.974    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rxgen/RX_SM/END_FRAME_i_2_n_0
    SLICE_X4Y65          LUT4 (Prop_lut4_I0_O)        0.124     8.098 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rxgen/RX_SM/END_FRAME_i_1/O
                         net (fo=1, routed)           0.382     8.480    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rxgen/RX_SM/END_FRAME_i_1_n_0
    SLICE_X4Y65          FDRE                                         r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rxgen/RX_SM/END_FRAME_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock mii_rx_clk_i rise edge)
                                                     40.000    40.000 r  
    F15                                               0.000    40.000 r  mii_rx_clk_i (IN)
                         net (fo=0)                   0.000    40.000    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk
    F15                  IBUF (Prop_ibuf_I_O)         1.412    41.412 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk_ibuf_i/O
                         net (fo=1, routed)           0.459    41.871    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk_ibuf
    BUFR_X0Y4            BUFR (Prop_bufr_I_O)         0.486    42.356 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/bufr_mii_rx_clk/O
                         net (fo=565, routed)         0.706    43.062    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rxgen/RX_SM/rx_axi_clk
    SLICE_X4Y65          FDRE                                         r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rxgen/RX_SM/END_FRAME_reg/C
                         clock pessimism              0.149    43.211    
                         clock uncertainty           -0.035    43.176    
    SLICE_X4Y65          FDRE (Setup_fdre_C_D)       -0.040    43.136    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rxgen/RX_SM/END_FRAME_reg
  -------------------------------------------------------------------
                         required time                         43.136    
                         arrival time                          -8.480    
  -------------------------------------------------------------------
                         slack                                 34.656    

Slack (MET) :             34.677ns  (required time - arrival time)
  Source:                 eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/rx_enable_int_reg/C
                            (rising edge-triggered cell FDRE clocked by mii_rx_clk_i  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rxgen/FRAME_DECODER/LENGTH_TYPE_reg[0]/S
                            (rising edge-triggered cell FDSE clocked by mii_rx_clk_i  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             mii_rx_clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (mii_rx_clk_i rise@40.000ns - mii_rx_clk_i rise@0.000ns)
  Data Path Delay:        4.734ns  (logic 0.642ns (13.560%)  route 4.092ns (86.440%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.057ns = ( 43.057 - 40.000 ) 
    Source Clock Delay      (SCD):    3.235ns
    Clock Pessimism Removal (CPR):    0.149ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mii_rx_clk_i rise edge)
                                                      0.000     0.000 r  
    F15                                               0.000     0.000 r  mii_rx_clk_i (IN)
                         net (fo=0)                   0.000     0.000    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk
    F15                  IBUF (Prop_ibuf_I_O)         1.482     1.482 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk_ibuf_i/O
                         net (fo=1, routed)           0.500     1.982    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk_ibuf
    BUFR_X0Y4            BUFR (Prop_bufr_I_O)         0.511     2.493 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/bufr_mii_rx_clk/O
                         net (fo=565, routed)         0.742     3.235    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/rx_mac_aclk
    SLICE_X2Y65          FDRE                                         r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/rx_enable_int_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y65          FDRE (Prop_fdre_C_Q)         0.518     3.753 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/rx_enable_int_reg/Q
                         net (fo=239, routed)         2.608     6.361    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rxgen/RX_SM/rx_enable
    SLICE_X2Y67          LUT4 (Prop_lut4_I1_O)        0.124     6.485 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rxgen/RX_SM/LENGTH_TYPE[7]_i_1/O
                         net (fo=26, routed)          1.485     7.970    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rxgen/FRAME_DECODER/FRAME_COUNTER_reg[14]_0
    SLICE_X6Y69          FDSE                                         r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rxgen/FRAME_DECODER/LENGTH_TYPE_reg[0]/S
  -------------------------------------------------------------------    -------------------

                         (clock mii_rx_clk_i rise edge)
                                                     40.000    40.000 r  
    F15                                               0.000    40.000 r  mii_rx_clk_i (IN)
                         net (fo=0)                   0.000    40.000    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk
    F15                  IBUF (Prop_ibuf_I_O)         1.412    41.412 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk_ibuf_i/O
                         net (fo=1, routed)           0.459    41.871    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk_ibuf
    BUFR_X0Y4            BUFR (Prop_bufr_I_O)         0.486    42.356 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/bufr_mii_rx_clk/O
                         net (fo=565, routed)         0.701    43.057    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rxgen/FRAME_DECODER/rx_axi_clk
    SLICE_X6Y69          FDSE                                         r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rxgen/FRAME_DECODER/LENGTH_TYPE_reg[0]/C
                         clock pessimism              0.149    43.206    
                         clock uncertainty           -0.035    43.171    
    SLICE_X6Y69          FDSE (Setup_fdse_C_S)       -0.524    42.647    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rxgen/FRAME_DECODER/LENGTH_TYPE_reg[0]
  -------------------------------------------------------------------
                         required time                         42.647    
                         arrival time                          -7.970    
  -------------------------------------------------------------------
                         slack                                 34.677    

Slack (MET) :             34.677ns  (required time - arrival time)
  Source:                 eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/rx_enable_int_reg/C
                            (rising edge-triggered cell FDRE clocked by mii_rx_clk_i  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rxgen/FRAME_DECODER/LENGTH_TYPE_reg[1]/S
                            (rising edge-triggered cell FDSE clocked by mii_rx_clk_i  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             mii_rx_clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (mii_rx_clk_i rise@40.000ns - mii_rx_clk_i rise@0.000ns)
  Data Path Delay:        4.734ns  (logic 0.642ns (13.560%)  route 4.092ns (86.440%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.057ns = ( 43.057 - 40.000 ) 
    Source Clock Delay      (SCD):    3.235ns
    Clock Pessimism Removal (CPR):    0.149ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mii_rx_clk_i rise edge)
                                                      0.000     0.000 r  
    F15                                               0.000     0.000 r  mii_rx_clk_i (IN)
                         net (fo=0)                   0.000     0.000    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk
    F15                  IBUF (Prop_ibuf_I_O)         1.482     1.482 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk_ibuf_i/O
                         net (fo=1, routed)           0.500     1.982    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk_ibuf
    BUFR_X0Y4            BUFR (Prop_bufr_I_O)         0.511     2.493 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/bufr_mii_rx_clk/O
                         net (fo=565, routed)         0.742     3.235    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/rx_mac_aclk
    SLICE_X2Y65          FDRE                                         r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/rx_enable_int_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y65          FDRE (Prop_fdre_C_Q)         0.518     3.753 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/rx_enable_int_reg/Q
                         net (fo=239, routed)         2.608     6.361    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rxgen/RX_SM/rx_enable
    SLICE_X2Y67          LUT4 (Prop_lut4_I1_O)        0.124     6.485 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rxgen/RX_SM/LENGTH_TYPE[7]_i_1/O
                         net (fo=26, routed)          1.485     7.970    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rxgen/FRAME_DECODER/FRAME_COUNTER_reg[14]_0
    SLICE_X6Y69          FDSE                                         r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rxgen/FRAME_DECODER/LENGTH_TYPE_reg[1]/S
  -------------------------------------------------------------------    -------------------

                         (clock mii_rx_clk_i rise edge)
                                                     40.000    40.000 r  
    F15                                               0.000    40.000 r  mii_rx_clk_i (IN)
                         net (fo=0)                   0.000    40.000    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk
    F15                  IBUF (Prop_ibuf_I_O)         1.412    41.412 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk_ibuf_i/O
                         net (fo=1, routed)           0.459    41.871    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk_ibuf
    BUFR_X0Y4            BUFR (Prop_bufr_I_O)         0.486    42.356 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/bufr_mii_rx_clk/O
                         net (fo=565, routed)         0.701    43.057    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rxgen/FRAME_DECODER/rx_axi_clk
    SLICE_X6Y69          FDSE                                         r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rxgen/FRAME_DECODER/LENGTH_TYPE_reg[1]/C
                         clock pessimism              0.149    43.206    
                         clock uncertainty           -0.035    43.171    
    SLICE_X6Y69          FDSE (Setup_fdse_C_S)       -0.524    42.647    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rxgen/FRAME_DECODER/LENGTH_TYPE_reg[1]
  -------------------------------------------------------------------
                         required time                         42.647    
                         arrival time                          -7.970    
  -------------------------------------------------------------------
                         slack                                 34.677    

Slack (MET) :             34.677ns  (required time - arrival time)
  Source:                 eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/rx_enable_int_reg/C
                            (rising edge-triggered cell FDRE clocked by mii_rx_clk_i  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rxgen/FRAME_DECODER/LENGTH_TYPE_reg[2]/S
                            (rising edge-triggered cell FDSE clocked by mii_rx_clk_i  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             mii_rx_clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (mii_rx_clk_i rise@40.000ns - mii_rx_clk_i rise@0.000ns)
  Data Path Delay:        4.734ns  (logic 0.642ns (13.560%)  route 4.092ns (86.440%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.057ns = ( 43.057 - 40.000 ) 
    Source Clock Delay      (SCD):    3.235ns
    Clock Pessimism Removal (CPR):    0.149ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mii_rx_clk_i rise edge)
                                                      0.000     0.000 r  
    F15                                               0.000     0.000 r  mii_rx_clk_i (IN)
                         net (fo=0)                   0.000     0.000    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk
    F15                  IBUF (Prop_ibuf_I_O)         1.482     1.482 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk_ibuf_i/O
                         net (fo=1, routed)           0.500     1.982    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk_ibuf
    BUFR_X0Y4            BUFR (Prop_bufr_I_O)         0.511     2.493 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/bufr_mii_rx_clk/O
                         net (fo=565, routed)         0.742     3.235    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/rx_mac_aclk
    SLICE_X2Y65          FDRE                                         r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/rx_enable_int_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y65          FDRE (Prop_fdre_C_Q)         0.518     3.753 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/rx_enable_int_reg/Q
                         net (fo=239, routed)         2.608     6.361    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rxgen/RX_SM/rx_enable
    SLICE_X2Y67          LUT4 (Prop_lut4_I1_O)        0.124     6.485 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rxgen/RX_SM/LENGTH_TYPE[7]_i_1/O
                         net (fo=26, routed)          1.485     7.970    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rxgen/FRAME_DECODER/FRAME_COUNTER_reg[14]_0
    SLICE_X6Y69          FDSE                                         r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rxgen/FRAME_DECODER/LENGTH_TYPE_reg[2]/S
  -------------------------------------------------------------------    -------------------

                         (clock mii_rx_clk_i rise edge)
                                                     40.000    40.000 r  
    F15                                               0.000    40.000 r  mii_rx_clk_i (IN)
                         net (fo=0)                   0.000    40.000    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk
    F15                  IBUF (Prop_ibuf_I_O)         1.412    41.412 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk_ibuf_i/O
                         net (fo=1, routed)           0.459    41.871    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk_ibuf
    BUFR_X0Y4            BUFR (Prop_bufr_I_O)         0.486    42.356 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/bufr_mii_rx_clk/O
                         net (fo=565, routed)         0.701    43.057    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rxgen/FRAME_DECODER/rx_axi_clk
    SLICE_X6Y69          FDSE                                         r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rxgen/FRAME_DECODER/LENGTH_TYPE_reg[2]/C
                         clock pessimism              0.149    43.206    
                         clock uncertainty           -0.035    43.171    
    SLICE_X6Y69          FDSE (Setup_fdse_C_S)       -0.524    42.647    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rxgen/FRAME_DECODER/LENGTH_TYPE_reg[2]
  -------------------------------------------------------------------
                         required time                         42.647    
                         arrival time                          -7.970    
  -------------------------------------------------------------------
                         slack                                 34.677    

Slack (MET) :             34.677ns  (required time - arrival time)
  Source:                 eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/rx_enable_int_reg/C
                            (rising edge-triggered cell FDRE clocked by mii_rx_clk_i  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rxgen/FRAME_DECODER/LENGTH_TYPE_reg[3]/S
                            (rising edge-triggered cell FDSE clocked by mii_rx_clk_i  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             mii_rx_clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (mii_rx_clk_i rise@40.000ns - mii_rx_clk_i rise@0.000ns)
  Data Path Delay:        4.734ns  (logic 0.642ns (13.560%)  route 4.092ns (86.440%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.057ns = ( 43.057 - 40.000 ) 
    Source Clock Delay      (SCD):    3.235ns
    Clock Pessimism Removal (CPR):    0.149ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mii_rx_clk_i rise edge)
                                                      0.000     0.000 r  
    F15                                               0.000     0.000 r  mii_rx_clk_i (IN)
                         net (fo=0)                   0.000     0.000    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk
    F15                  IBUF (Prop_ibuf_I_O)         1.482     1.482 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk_ibuf_i/O
                         net (fo=1, routed)           0.500     1.982    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk_ibuf
    BUFR_X0Y4            BUFR (Prop_bufr_I_O)         0.511     2.493 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/bufr_mii_rx_clk/O
                         net (fo=565, routed)         0.742     3.235    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/rx_mac_aclk
    SLICE_X2Y65          FDRE                                         r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/rx_enable_int_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y65          FDRE (Prop_fdre_C_Q)         0.518     3.753 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/rx_enable_int_reg/Q
                         net (fo=239, routed)         2.608     6.361    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rxgen/RX_SM/rx_enable
    SLICE_X2Y67          LUT4 (Prop_lut4_I1_O)        0.124     6.485 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rxgen/RX_SM/LENGTH_TYPE[7]_i_1/O
                         net (fo=26, routed)          1.485     7.970    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rxgen/FRAME_DECODER/FRAME_COUNTER_reg[14]_0
    SLICE_X6Y69          FDSE                                         r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rxgen/FRAME_DECODER/LENGTH_TYPE_reg[3]/S
  -------------------------------------------------------------------    -------------------

                         (clock mii_rx_clk_i rise edge)
                                                     40.000    40.000 r  
    F15                                               0.000    40.000 r  mii_rx_clk_i (IN)
                         net (fo=0)                   0.000    40.000    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk
    F15                  IBUF (Prop_ibuf_I_O)         1.412    41.412 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk_ibuf_i/O
                         net (fo=1, routed)           0.459    41.871    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk_ibuf
    BUFR_X0Y4            BUFR (Prop_bufr_I_O)         0.486    42.356 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/bufr_mii_rx_clk/O
                         net (fo=565, routed)         0.701    43.057    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rxgen/FRAME_DECODER/rx_axi_clk
    SLICE_X6Y69          FDSE                                         r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rxgen/FRAME_DECODER/LENGTH_TYPE_reg[3]/C
                         clock pessimism              0.149    43.206    
                         clock uncertainty           -0.035    43.171    
    SLICE_X6Y69          FDSE (Setup_fdse_C_S)       -0.524    42.647    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rxgen/FRAME_DECODER/LENGTH_TYPE_reg[3]
  -------------------------------------------------------------------
                         required time                         42.647    
                         arrival time                          -7.970    
  -------------------------------------------------------------------
                         slack                                 34.677    

Slack (MET) :             34.677ns  (required time - arrival time)
  Source:                 eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/rx_enable_int_reg/C
                            (rising edge-triggered cell FDRE clocked by mii_rx_clk_i  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rxgen/FRAME_DECODER/LENGTH_TYPE_reg[4]/S
                            (rising edge-triggered cell FDSE clocked by mii_rx_clk_i  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             mii_rx_clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (mii_rx_clk_i rise@40.000ns - mii_rx_clk_i rise@0.000ns)
  Data Path Delay:        4.734ns  (logic 0.642ns (13.560%)  route 4.092ns (86.440%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.057ns = ( 43.057 - 40.000 ) 
    Source Clock Delay      (SCD):    3.235ns
    Clock Pessimism Removal (CPR):    0.149ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mii_rx_clk_i rise edge)
                                                      0.000     0.000 r  
    F15                                               0.000     0.000 r  mii_rx_clk_i (IN)
                         net (fo=0)                   0.000     0.000    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk
    F15                  IBUF (Prop_ibuf_I_O)         1.482     1.482 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk_ibuf_i/O
                         net (fo=1, routed)           0.500     1.982    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk_ibuf
    BUFR_X0Y4            BUFR (Prop_bufr_I_O)         0.511     2.493 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/bufr_mii_rx_clk/O
                         net (fo=565, routed)         0.742     3.235    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/rx_mac_aclk
    SLICE_X2Y65          FDRE                                         r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/rx_enable_int_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y65          FDRE (Prop_fdre_C_Q)         0.518     3.753 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/rx_enable_int_reg/Q
                         net (fo=239, routed)         2.608     6.361    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rxgen/RX_SM/rx_enable
    SLICE_X2Y67          LUT4 (Prop_lut4_I1_O)        0.124     6.485 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rxgen/RX_SM/LENGTH_TYPE[7]_i_1/O
                         net (fo=26, routed)          1.485     7.970    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rxgen/FRAME_DECODER/FRAME_COUNTER_reg[14]_0
    SLICE_X6Y69          FDSE                                         r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rxgen/FRAME_DECODER/LENGTH_TYPE_reg[4]/S
  -------------------------------------------------------------------    -------------------

                         (clock mii_rx_clk_i rise edge)
                                                     40.000    40.000 r  
    F15                                               0.000    40.000 r  mii_rx_clk_i (IN)
                         net (fo=0)                   0.000    40.000    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk
    F15                  IBUF (Prop_ibuf_I_O)         1.412    41.412 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk_ibuf_i/O
                         net (fo=1, routed)           0.459    41.871    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk_ibuf
    BUFR_X0Y4            BUFR (Prop_bufr_I_O)         0.486    42.356 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/bufr_mii_rx_clk/O
                         net (fo=565, routed)         0.701    43.057    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rxgen/FRAME_DECODER/rx_axi_clk
    SLICE_X6Y69          FDSE                                         r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rxgen/FRAME_DECODER/LENGTH_TYPE_reg[4]/C
                         clock pessimism              0.149    43.206    
                         clock uncertainty           -0.035    43.171    
    SLICE_X6Y69          FDSE (Setup_fdse_C_S)       -0.524    42.647    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rxgen/FRAME_DECODER/LENGTH_TYPE_reg[4]
  -------------------------------------------------------------------
                         required time                         42.647    
                         arrival time                          -7.970    
  -------------------------------------------------------------------
                         slack                                 34.677    

Slack (MET) :             34.677ns  (required time - arrival time)
  Source:                 eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/rx_enable_int_reg/C
                            (rising edge-triggered cell FDRE clocked by mii_rx_clk_i  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rxgen/FRAME_DECODER/LENGTH_TYPE_reg[5]/S
                            (rising edge-triggered cell FDSE clocked by mii_rx_clk_i  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             mii_rx_clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (mii_rx_clk_i rise@40.000ns - mii_rx_clk_i rise@0.000ns)
  Data Path Delay:        4.734ns  (logic 0.642ns (13.560%)  route 4.092ns (86.440%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.057ns = ( 43.057 - 40.000 ) 
    Source Clock Delay      (SCD):    3.235ns
    Clock Pessimism Removal (CPR):    0.149ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mii_rx_clk_i rise edge)
                                                      0.000     0.000 r  
    F15                                               0.000     0.000 r  mii_rx_clk_i (IN)
                         net (fo=0)                   0.000     0.000    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk
    F15                  IBUF (Prop_ibuf_I_O)         1.482     1.482 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk_ibuf_i/O
                         net (fo=1, routed)           0.500     1.982    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk_ibuf
    BUFR_X0Y4            BUFR (Prop_bufr_I_O)         0.511     2.493 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/bufr_mii_rx_clk/O
                         net (fo=565, routed)         0.742     3.235    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/rx_mac_aclk
    SLICE_X2Y65          FDRE                                         r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/rx_enable_int_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y65          FDRE (Prop_fdre_C_Q)         0.518     3.753 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/rx_enable_int_reg/Q
                         net (fo=239, routed)         2.608     6.361    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rxgen/RX_SM/rx_enable
    SLICE_X2Y67          LUT4 (Prop_lut4_I1_O)        0.124     6.485 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rxgen/RX_SM/LENGTH_TYPE[7]_i_1/O
                         net (fo=26, routed)          1.485     7.970    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rxgen/FRAME_DECODER/FRAME_COUNTER_reg[14]_0
    SLICE_X6Y69          FDSE                                         r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rxgen/FRAME_DECODER/LENGTH_TYPE_reg[5]/S
  -------------------------------------------------------------------    -------------------

                         (clock mii_rx_clk_i rise edge)
                                                     40.000    40.000 r  
    F15                                               0.000    40.000 r  mii_rx_clk_i (IN)
                         net (fo=0)                   0.000    40.000    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk
    F15                  IBUF (Prop_ibuf_I_O)         1.412    41.412 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk_ibuf_i/O
                         net (fo=1, routed)           0.459    41.871    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk_ibuf
    BUFR_X0Y4            BUFR (Prop_bufr_I_O)         0.486    42.356 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/bufr_mii_rx_clk/O
                         net (fo=565, routed)         0.701    43.057    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rxgen/FRAME_DECODER/rx_axi_clk
    SLICE_X6Y69          FDSE                                         r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rxgen/FRAME_DECODER/LENGTH_TYPE_reg[5]/C
                         clock pessimism              0.149    43.206    
                         clock uncertainty           -0.035    43.171    
    SLICE_X6Y69          FDSE (Setup_fdse_C_S)       -0.524    42.647    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rxgen/FRAME_DECODER/LENGTH_TYPE_reg[5]
  -------------------------------------------------------------------
                         required time                         42.647    
                         arrival time                          -7.970    
  -------------------------------------------------------------------
                         slack                                 34.677    

Slack (MET) :             34.677ns  (required time - arrival time)
  Source:                 eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/rx_enable_int_reg/C
                            (rising edge-triggered cell FDRE clocked by mii_rx_clk_i  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rxgen/FRAME_DECODER/LENGTH_TYPE_reg[6]/S
                            (rising edge-triggered cell FDSE clocked by mii_rx_clk_i  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             mii_rx_clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (mii_rx_clk_i rise@40.000ns - mii_rx_clk_i rise@0.000ns)
  Data Path Delay:        4.734ns  (logic 0.642ns (13.560%)  route 4.092ns (86.440%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.057ns = ( 43.057 - 40.000 ) 
    Source Clock Delay      (SCD):    3.235ns
    Clock Pessimism Removal (CPR):    0.149ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mii_rx_clk_i rise edge)
                                                      0.000     0.000 r  
    F15                                               0.000     0.000 r  mii_rx_clk_i (IN)
                         net (fo=0)                   0.000     0.000    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk
    F15                  IBUF (Prop_ibuf_I_O)         1.482     1.482 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk_ibuf_i/O
                         net (fo=1, routed)           0.500     1.982    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk_ibuf
    BUFR_X0Y4            BUFR (Prop_bufr_I_O)         0.511     2.493 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/bufr_mii_rx_clk/O
                         net (fo=565, routed)         0.742     3.235    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/rx_mac_aclk
    SLICE_X2Y65          FDRE                                         r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/rx_enable_int_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y65          FDRE (Prop_fdre_C_Q)         0.518     3.753 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/rx_enable_int_reg/Q
                         net (fo=239, routed)         2.608     6.361    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rxgen/RX_SM/rx_enable
    SLICE_X2Y67          LUT4 (Prop_lut4_I1_O)        0.124     6.485 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rxgen/RX_SM/LENGTH_TYPE[7]_i_1/O
                         net (fo=26, routed)          1.485     7.970    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rxgen/FRAME_DECODER/FRAME_COUNTER_reg[14]_0
    SLICE_X6Y69          FDSE                                         r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rxgen/FRAME_DECODER/LENGTH_TYPE_reg[6]/S
  -------------------------------------------------------------------    -------------------

                         (clock mii_rx_clk_i rise edge)
                                                     40.000    40.000 r  
    F15                                               0.000    40.000 r  mii_rx_clk_i (IN)
                         net (fo=0)                   0.000    40.000    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk
    F15                  IBUF (Prop_ibuf_I_O)         1.412    41.412 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk_ibuf_i/O
                         net (fo=1, routed)           0.459    41.871    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk_ibuf
    BUFR_X0Y4            BUFR (Prop_bufr_I_O)         0.486    42.356 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/bufr_mii_rx_clk/O
                         net (fo=565, routed)         0.701    43.057    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rxgen/FRAME_DECODER/rx_axi_clk
    SLICE_X6Y69          FDSE                                         r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rxgen/FRAME_DECODER/LENGTH_TYPE_reg[6]/C
                         clock pessimism              0.149    43.206    
                         clock uncertainty           -0.035    43.171    
    SLICE_X6Y69          FDSE (Setup_fdse_C_S)       -0.524    42.647    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rxgen/FRAME_DECODER/LENGTH_TYPE_reg[6]
  -------------------------------------------------------------------
                         required time                         42.647    
                         arrival time                          -7.970    
  -------------------------------------------------------------------
                         slack                                 34.677    

Slack (MET) :             34.677ns  (required time - arrival time)
  Source:                 eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/rx_enable_int_reg/C
                            (rising edge-triggered cell FDRE clocked by mii_rx_clk_i  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rxgen/FRAME_DECODER/LENGTH_TYPE_reg[7]/S
                            (rising edge-triggered cell FDSE clocked by mii_rx_clk_i  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             mii_rx_clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (mii_rx_clk_i rise@40.000ns - mii_rx_clk_i rise@0.000ns)
  Data Path Delay:        4.734ns  (logic 0.642ns (13.560%)  route 4.092ns (86.440%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.057ns = ( 43.057 - 40.000 ) 
    Source Clock Delay      (SCD):    3.235ns
    Clock Pessimism Removal (CPR):    0.149ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mii_rx_clk_i rise edge)
                                                      0.000     0.000 r  
    F15                                               0.000     0.000 r  mii_rx_clk_i (IN)
                         net (fo=0)                   0.000     0.000    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk
    F15                  IBUF (Prop_ibuf_I_O)         1.482     1.482 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk_ibuf_i/O
                         net (fo=1, routed)           0.500     1.982    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk_ibuf
    BUFR_X0Y4            BUFR (Prop_bufr_I_O)         0.511     2.493 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/bufr_mii_rx_clk/O
                         net (fo=565, routed)         0.742     3.235    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/rx_mac_aclk
    SLICE_X2Y65          FDRE                                         r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/rx_enable_int_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y65          FDRE (Prop_fdre_C_Q)         0.518     3.753 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/rx_enable_int_reg/Q
                         net (fo=239, routed)         2.608     6.361    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rxgen/RX_SM/rx_enable
    SLICE_X2Y67          LUT4 (Prop_lut4_I1_O)        0.124     6.485 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rxgen/RX_SM/LENGTH_TYPE[7]_i_1/O
                         net (fo=26, routed)          1.485     7.970    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rxgen/FRAME_DECODER/FRAME_COUNTER_reg[14]_0
    SLICE_X6Y69          FDSE                                         r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rxgen/FRAME_DECODER/LENGTH_TYPE_reg[7]/S
  -------------------------------------------------------------------    -------------------

                         (clock mii_rx_clk_i rise edge)
                                                     40.000    40.000 r  
    F15                                               0.000    40.000 r  mii_rx_clk_i (IN)
                         net (fo=0)                   0.000    40.000    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk
    F15                  IBUF (Prop_ibuf_I_O)         1.412    41.412 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk_ibuf_i/O
                         net (fo=1, routed)           0.459    41.871    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk_ibuf
    BUFR_X0Y4            BUFR (Prop_bufr_I_O)         0.486    42.356 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/bufr_mii_rx_clk/O
                         net (fo=565, routed)         0.701    43.057    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rxgen/FRAME_DECODER/rx_axi_clk
    SLICE_X6Y69          FDSE                                         r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rxgen/FRAME_DECODER/LENGTH_TYPE_reg[7]/C
                         clock pessimism              0.149    43.206    
                         clock uncertainty           -0.035    43.171    
    SLICE_X6Y69          FDSE (Setup_fdse_C_S)       -0.524    42.647    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rxgen/FRAME_DECODER/LENGTH_TYPE_reg[7]
  -------------------------------------------------------------------
                         required time                         42.647    
                         arrival time                          -7.970    
  -------------------------------------------------------------------
                         slack                                 34.677    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.069ns  (arrival time - required time)
  Source:                 eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/load_count_pipe_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by mii_rx_clk_i  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/byte_wide_ram[4].header_field_dist_ram/DP/WADR2
                            (rising edge-triggered cell RAMD64E clocked by mii_rx_clk_i  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             mii_rx_clk_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mii_rx_clk_i rise@0.000ns - mii_rx_clk_i rise@0.000ns)
  Data Path Delay:        0.339ns  (logic 0.141ns (41.574%)  route 0.198ns (58.426%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.299ns
    Source Clock Delay      (SCD):    0.811ns
    Clock Pessimism Removal (CPR):    0.472ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mii_rx_clk_i rise edge)
                                                      0.000     0.000 r  
    F15                                               0.000     0.000 r  mii_rx_clk_i (IN)
                         net (fo=0)                   0.000     0.000    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk
    F15                  IBUF (Prop_ibuf_I_O)         0.250     0.250 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk_ibuf_i/O
                         net (fo=1, routed)           0.206     0.456    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk_ibuf
    BUFR_X0Y4            BUFR (Prop_bufr_I_O)         0.092     0.548 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/bufr_mii_rx_clk/O
                         net (fo=565, routed)         0.263     0.811    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/rx_axi_clk
    SLICE_X4Y60          FDRE                                         r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/load_count_pipe_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y60          FDRE (Prop_fdre_C_Q)         0.141     0.952 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/load_count_pipe_reg[2]/Q
                         net (fo=25, routed)          0.198     1.150    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/byte_wide_ram[4].header_field_dist_ram/A2
    SLICE_X6Y60          RAMD64E                                      r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/byte_wide_ram[4].header_field_dist_ram/DP/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock mii_rx_clk_i rise edge)
                                                      0.000     0.000 r  
    F15                                               0.000     0.000 r  mii_rx_clk_i (IN)
                         net (fo=0)                   0.000     0.000    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk
    F15                  IBUF (Prop_ibuf_I_O)         0.438     0.438 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk_ibuf_i/O
                         net (fo=1, routed)           0.311     0.749    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk_ibuf
    BUFR_X0Y4            BUFR (Prop_bufr_I_O)         0.254     1.003 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/bufr_mii_rx_clk/O
                         net (fo=565, routed)         0.296     1.299    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/byte_wide_ram[4].header_field_dist_ram/WCLK
    SLICE_X6Y60          RAMD64E                                      r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/byte_wide_ram[4].header_field_dist_ram/DP/CLK
                         clock pessimism             -0.472     0.827    
    SLICE_X6Y60          RAMD64E (Hold_ramd64e_CLK_WADR2)
                                                      0.254     1.081    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/byte_wide_ram[4].header_field_dist_ram/DP
  -------------------------------------------------------------------
                         required time                         -1.081    
                         arrival time                           1.150    
  -------------------------------------------------------------------
                         slack                                  0.069    

Slack (MET) :             0.069ns  (arrival time - required time)
  Source:                 eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/load_count_pipe_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by mii_rx_clk_i  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/byte_wide_ram[4].header_field_dist_ram/SP/WADR2
                            (rising edge-triggered cell RAMD64E clocked by mii_rx_clk_i  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             mii_rx_clk_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mii_rx_clk_i rise@0.000ns - mii_rx_clk_i rise@0.000ns)
  Data Path Delay:        0.339ns  (logic 0.141ns (41.574%)  route 0.198ns (58.426%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.299ns
    Source Clock Delay      (SCD):    0.811ns
    Clock Pessimism Removal (CPR):    0.472ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mii_rx_clk_i rise edge)
                                                      0.000     0.000 r  
    F15                                               0.000     0.000 r  mii_rx_clk_i (IN)
                         net (fo=0)                   0.000     0.000    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk
    F15                  IBUF (Prop_ibuf_I_O)         0.250     0.250 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk_ibuf_i/O
                         net (fo=1, routed)           0.206     0.456    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk_ibuf
    BUFR_X0Y4            BUFR (Prop_bufr_I_O)         0.092     0.548 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/bufr_mii_rx_clk/O
                         net (fo=565, routed)         0.263     0.811    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/rx_axi_clk
    SLICE_X4Y60          FDRE                                         r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/load_count_pipe_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y60          FDRE (Prop_fdre_C_Q)         0.141     0.952 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/load_count_pipe_reg[2]/Q
                         net (fo=25, routed)          0.198     1.150    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/byte_wide_ram[4].header_field_dist_ram/A2
    SLICE_X6Y60          RAMD64E                                      r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/byte_wide_ram[4].header_field_dist_ram/SP/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock mii_rx_clk_i rise edge)
                                                      0.000     0.000 r  
    F15                                               0.000     0.000 r  mii_rx_clk_i (IN)
                         net (fo=0)                   0.000     0.000    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk
    F15                  IBUF (Prop_ibuf_I_O)         0.438     0.438 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk_ibuf_i/O
                         net (fo=1, routed)           0.311     0.749    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk_ibuf
    BUFR_X0Y4            BUFR (Prop_bufr_I_O)         0.254     1.003 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/bufr_mii_rx_clk/O
                         net (fo=565, routed)         0.296     1.299    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/byte_wide_ram[4].header_field_dist_ram/WCLK
    SLICE_X6Y60          RAMD64E                                      r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/byte_wide_ram[4].header_field_dist_ram/SP/CLK
                         clock pessimism             -0.472     0.827    
    SLICE_X6Y60          RAMD64E (Hold_ramd64e_CLK_WADR2)
                                                      0.254     1.081    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/byte_wide_ram[4].header_field_dist_ram/SP
  -------------------------------------------------------------------
                         required time                         -1.081    
                         arrival time                           1.150    
  -------------------------------------------------------------------
                         slack                                  0.069    

Slack (MET) :             0.069ns  (arrival time - required time)
  Source:                 eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/load_count_pipe_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by mii_rx_clk_i  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/byte_wide_ram[5].header_field_dist_ram/DP/WADR2
                            (rising edge-triggered cell RAMD64E clocked by mii_rx_clk_i  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             mii_rx_clk_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mii_rx_clk_i rise@0.000ns - mii_rx_clk_i rise@0.000ns)
  Data Path Delay:        0.339ns  (logic 0.141ns (41.574%)  route 0.198ns (58.426%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.299ns
    Source Clock Delay      (SCD):    0.811ns
    Clock Pessimism Removal (CPR):    0.472ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mii_rx_clk_i rise edge)
                                                      0.000     0.000 r  
    F15                                               0.000     0.000 r  mii_rx_clk_i (IN)
                         net (fo=0)                   0.000     0.000    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk
    F15                  IBUF (Prop_ibuf_I_O)         0.250     0.250 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk_ibuf_i/O
                         net (fo=1, routed)           0.206     0.456    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk_ibuf
    BUFR_X0Y4            BUFR (Prop_bufr_I_O)         0.092     0.548 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/bufr_mii_rx_clk/O
                         net (fo=565, routed)         0.263     0.811    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/rx_axi_clk
    SLICE_X4Y60          FDRE                                         r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/load_count_pipe_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y60          FDRE (Prop_fdre_C_Q)         0.141     0.952 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/load_count_pipe_reg[2]/Q
                         net (fo=25, routed)          0.198     1.150    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/byte_wide_ram[5].header_field_dist_ram/A2
    SLICE_X6Y60          RAMD64E                                      r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/byte_wide_ram[5].header_field_dist_ram/DP/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock mii_rx_clk_i rise edge)
                                                      0.000     0.000 r  
    F15                                               0.000     0.000 r  mii_rx_clk_i (IN)
                         net (fo=0)                   0.000     0.000    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk
    F15                  IBUF (Prop_ibuf_I_O)         0.438     0.438 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk_ibuf_i/O
                         net (fo=1, routed)           0.311     0.749    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk_ibuf
    BUFR_X0Y4            BUFR (Prop_bufr_I_O)         0.254     1.003 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/bufr_mii_rx_clk/O
                         net (fo=565, routed)         0.296     1.299    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/byte_wide_ram[5].header_field_dist_ram/WCLK
    SLICE_X6Y60          RAMD64E                                      r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/byte_wide_ram[5].header_field_dist_ram/DP/CLK
                         clock pessimism             -0.472     0.827    
    SLICE_X6Y60          RAMD64E (Hold_ramd64e_CLK_WADR2)
                                                      0.254     1.081    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/byte_wide_ram[5].header_field_dist_ram/DP
  -------------------------------------------------------------------
                         required time                         -1.081    
                         arrival time                           1.150    
  -------------------------------------------------------------------
                         slack                                  0.069    

Slack (MET) :             0.069ns  (arrival time - required time)
  Source:                 eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/load_count_pipe_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by mii_rx_clk_i  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/byte_wide_ram[5].header_field_dist_ram/SP/WADR2
                            (rising edge-triggered cell RAMD64E clocked by mii_rx_clk_i  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             mii_rx_clk_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mii_rx_clk_i rise@0.000ns - mii_rx_clk_i rise@0.000ns)
  Data Path Delay:        0.339ns  (logic 0.141ns (41.574%)  route 0.198ns (58.426%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.299ns
    Source Clock Delay      (SCD):    0.811ns
    Clock Pessimism Removal (CPR):    0.472ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mii_rx_clk_i rise edge)
                                                      0.000     0.000 r  
    F15                                               0.000     0.000 r  mii_rx_clk_i (IN)
                         net (fo=0)                   0.000     0.000    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk
    F15                  IBUF (Prop_ibuf_I_O)         0.250     0.250 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk_ibuf_i/O
                         net (fo=1, routed)           0.206     0.456    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk_ibuf
    BUFR_X0Y4            BUFR (Prop_bufr_I_O)         0.092     0.548 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/bufr_mii_rx_clk/O
                         net (fo=565, routed)         0.263     0.811    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/rx_axi_clk
    SLICE_X4Y60          FDRE                                         r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/load_count_pipe_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y60          FDRE (Prop_fdre_C_Q)         0.141     0.952 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/load_count_pipe_reg[2]/Q
                         net (fo=25, routed)          0.198     1.150    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/byte_wide_ram[5].header_field_dist_ram/A2
    SLICE_X6Y60          RAMD64E                                      r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/byte_wide_ram[5].header_field_dist_ram/SP/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock mii_rx_clk_i rise edge)
                                                      0.000     0.000 r  
    F15                                               0.000     0.000 r  mii_rx_clk_i (IN)
                         net (fo=0)                   0.000     0.000    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk
    F15                  IBUF (Prop_ibuf_I_O)         0.438     0.438 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk_ibuf_i/O
                         net (fo=1, routed)           0.311     0.749    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk_ibuf
    BUFR_X0Y4            BUFR (Prop_bufr_I_O)         0.254     1.003 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/bufr_mii_rx_clk/O
                         net (fo=565, routed)         0.296     1.299    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/byte_wide_ram[5].header_field_dist_ram/WCLK
    SLICE_X6Y60          RAMD64E                                      r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/byte_wide_ram[5].header_field_dist_ram/SP/CLK
                         clock pessimism             -0.472     0.827    
    SLICE_X6Y60          RAMD64E (Hold_ramd64e_CLK_WADR2)
                                                      0.254     1.081    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/byte_wide_ram[5].header_field_dist_ram/SP
  -------------------------------------------------------------------
                         required time                         -1.081    
                         arrival time                           1.150    
  -------------------------------------------------------------------
                         slack                                  0.069    

Slack (MET) :             0.080ns  (arrival time - required time)
  Source:                 eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/load_wr_data_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by mii_rx_clk_i  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/byte_wide_ram[3].header_field_dist_ram/SP/I
                            (rising edge-triggered cell RAMD64E clocked by mii_rx_clk_i  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             mii_rx_clk_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mii_rx_clk_i rise@0.000ns - mii_rx_clk_i rise@0.000ns)
  Data Path Delay:        0.242ns  (logic 0.141ns (58.263%)  route 0.101ns (41.737%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.300ns
    Source Clock Delay      (SCD):    0.812ns
    Clock Pessimism Removal (CPR):    0.472ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mii_rx_clk_i rise edge)
                                                      0.000     0.000 r  
    F15                                               0.000     0.000 r  mii_rx_clk_i (IN)
                         net (fo=0)                   0.000     0.000    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk
    F15                  IBUF (Prop_ibuf_I_O)         0.250     0.250 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk_ibuf_i/O
                         net (fo=1, routed)           0.206     0.456    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk_ibuf
    BUFR_X0Y4            BUFR (Prop_bufr_I_O)         0.092     0.548 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/bufr_mii_rx_clk/O
                         net (fo=565, routed)         0.264     0.812    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/rx_axi_clk
    SLICE_X5Y59          FDRE                                         r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/load_wr_data_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y59          FDRE (Prop_fdre_C_Q)         0.141     0.953 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/load_wr_data_reg[3]/Q
                         net (fo=2, routed)           0.101     1.054    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/byte_wide_ram[3].header_field_dist_ram/D
    SLICE_X6Y59          RAMD64E                                      r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/byte_wide_ram[3].header_field_dist_ram/SP/I
  -------------------------------------------------------------------    -------------------

                         (clock mii_rx_clk_i rise edge)
                                                      0.000     0.000 r  
    F15                                               0.000     0.000 r  mii_rx_clk_i (IN)
                         net (fo=0)                   0.000     0.000    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk
    F15                  IBUF (Prop_ibuf_I_O)         0.438     0.438 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk_ibuf_i/O
                         net (fo=1, routed)           0.311     0.749    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk_ibuf
    BUFR_X0Y4            BUFR (Prop_bufr_I_O)         0.254     1.003 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/bufr_mii_rx_clk/O
                         net (fo=565, routed)         0.297     1.300    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/byte_wide_ram[3].header_field_dist_ram/WCLK
    SLICE_X6Y59          RAMD64E                                      r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/byte_wide_ram[3].header_field_dist_ram/SP/CLK
                         clock pessimism             -0.472     0.828    
    SLICE_X6Y59          RAMD64E (Hold_ramd64e_CLK_I)
                                                      0.146     0.974    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/byte_wide_ram[3].header_field_dist_ram/SP
  -------------------------------------------------------------------
                         required time                         -0.974    
                         arrival time                           1.054    
  -------------------------------------------------------------------
                         slack                                  0.080    

Slack (MET) :             0.080ns  (arrival time - required time)
  Source:                 eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/load_wr_data_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by mii_rx_clk_i  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/byte_wide_ram[5].header_field_dist_ram/SP/I
                            (rising edge-triggered cell RAMD64E clocked by mii_rx_clk_i  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             mii_rx_clk_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mii_rx_clk_i rise@0.000ns - mii_rx_clk_i rise@0.000ns)
  Data Path Delay:        0.242ns  (logic 0.141ns (58.263%)  route 0.101ns (41.737%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.299ns
    Source Clock Delay      (SCD):    0.811ns
    Clock Pessimism Removal (CPR):    0.472ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mii_rx_clk_i rise edge)
                                                      0.000     0.000 r  
    F15                                               0.000     0.000 r  mii_rx_clk_i (IN)
                         net (fo=0)                   0.000     0.000    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk
    F15                  IBUF (Prop_ibuf_I_O)         0.250     0.250 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk_ibuf_i/O
                         net (fo=1, routed)           0.206     0.456    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk_ibuf
    BUFR_X0Y4            BUFR (Prop_bufr_I_O)         0.092     0.548 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/bufr_mii_rx_clk/O
                         net (fo=565, routed)         0.263     0.811    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/rx_axi_clk
    SLICE_X5Y60          FDRE                                         r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/load_wr_data_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y60          FDRE (Prop_fdre_C_Q)         0.141     0.952 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/load_wr_data_reg[5]/Q
                         net (fo=2, routed)           0.101     1.053    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/byte_wide_ram[5].header_field_dist_ram/D
    SLICE_X6Y60          RAMD64E                                      r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/byte_wide_ram[5].header_field_dist_ram/SP/I
  -------------------------------------------------------------------    -------------------

                         (clock mii_rx_clk_i rise edge)
                                                      0.000     0.000 r  
    F15                                               0.000     0.000 r  mii_rx_clk_i (IN)
                         net (fo=0)                   0.000     0.000    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk
    F15                  IBUF (Prop_ibuf_I_O)         0.438     0.438 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk_ibuf_i/O
                         net (fo=1, routed)           0.311     0.749    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk_ibuf
    BUFR_X0Y4            BUFR (Prop_bufr_I_O)         0.254     1.003 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/bufr_mii_rx_clk/O
                         net (fo=565, routed)         0.296     1.299    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/byte_wide_ram[5].header_field_dist_ram/WCLK
    SLICE_X6Y60          RAMD64E                                      r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/byte_wide_ram[5].header_field_dist_ram/SP/CLK
                         clock pessimism             -0.472     0.827    
    SLICE_X6Y60          RAMD64E (Hold_ramd64e_CLK_I)
                                                      0.146     0.973    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/byte_wide_ram[5].header_field_dist_ram/SP
  -------------------------------------------------------------------
                         required time                         -0.973    
                         arrival time                           1.053    
  -------------------------------------------------------------------
                         slack                                  0.080    

Slack (MET) :             0.080ns  (arrival time - required time)
  Source:                 eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/load_wr_data_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by mii_rx_clk_i  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/byte_wide_ram[7].header_field_dist_ram/SP/I
                            (rising edge-triggered cell RAMD64E clocked by mii_rx_clk_i  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             mii_rx_clk_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mii_rx_clk_i rise@0.000ns - mii_rx_clk_i rise@0.000ns)
  Data Path Delay:        0.242ns  (logic 0.141ns (58.263%)  route 0.101ns (41.737%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.299ns
    Source Clock Delay      (SCD):    0.811ns
    Clock Pessimism Removal (CPR):    0.472ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mii_rx_clk_i rise edge)
                                                      0.000     0.000 r  
    F15                                               0.000     0.000 r  mii_rx_clk_i (IN)
                         net (fo=0)                   0.000     0.000    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk
    F15                  IBUF (Prop_ibuf_I_O)         0.250     0.250 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk_ibuf_i/O
                         net (fo=1, routed)           0.206     0.456    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk_ibuf
    BUFR_X0Y4            BUFR (Prop_bufr_I_O)         0.092     0.548 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/bufr_mii_rx_clk/O
                         net (fo=565, routed)         0.263     0.811    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/rx_axi_clk
    SLICE_X1Y60          FDRE                                         r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/load_wr_data_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y60          FDRE (Prop_fdre_C_Q)         0.141     0.952 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/load_wr_data_reg[7]/Q
                         net (fo=2, routed)           0.101     1.053    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/byte_wide_ram[7].header_field_dist_ram/D
    SLICE_X2Y60          RAMD64E                                      r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/byte_wide_ram[7].header_field_dist_ram/SP/I
  -------------------------------------------------------------------    -------------------

                         (clock mii_rx_clk_i rise edge)
                                                      0.000     0.000 r  
    F15                                               0.000     0.000 r  mii_rx_clk_i (IN)
                         net (fo=0)                   0.000     0.000    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk
    F15                  IBUF (Prop_ibuf_I_O)         0.438     0.438 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk_ibuf_i/O
                         net (fo=1, routed)           0.311     0.749    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk_ibuf
    BUFR_X0Y4            BUFR (Prop_bufr_I_O)         0.254     1.003 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/bufr_mii_rx_clk/O
                         net (fo=565, routed)         0.296     1.299    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/byte_wide_ram[7].header_field_dist_ram/WCLK
    SLICE_X2Y60          RAMD64E                                      r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/byte_wide_ram[7].header_field_dist_ram/SP/CLK
                         clock pessimism             -0.472     0.827    
    SLICE_X2Y60          RAMD64E (Hold_ramd64e_CLK_I)
                                                      0.146     0.973    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/byte_wide_ram[7].header_field_dist_ram/SP
  -------------------------------------------------------------------
                         required time                         -0.973    
                         arrival time                           1.053    
  -------------------------------------------------------------------
                         slack                                  0.080    

Slack (MET) :             0.084ns  (arrival time - required time)
  Source:                 eth_mac_block_1/user_side_FIFO/rx_fifo_i/wr_data_bram_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by mii_rx_clk_i  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            eth_mac_block_1/user_side_FIFO/rx_fifo_i/rx_ramgen_i/mem_reg/DIADI[0]
                            (rising edge-triggered cell RAMB36E1 clocked by mii_rx_clk_i  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             mii_rx_clk_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mii_rx_clk_i rise@0.000ns - mii_rx_clk_i rise@0.000ns)
  Data Path Delay:        0.428ns  (logic 0.164ns (38.305%)  route 0.264ns (61.695%))
  Logic Levels:           0  
  Clock Path Skew:        0.048ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.353ns
    Source Clock Delay      (SCD):    0.830ns
    Clock Pessimism Removal (CPR):    0.474ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mii_rx_clk_i rise edge)
                                                      0.000     0.000 r  
    F15                                               0.000     0.000 r  mii_rx_clk_i (IN)
                         net (fo=0)                   0.000     0.000    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk
    F15                  IBUF (Prop_ibuf_I_O)         0.250     0.250 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk_ibuf_i/O
                         net (fo=1, routed)           0.206     0.456    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk_ibuf
    BUFR_X0Y4            BUFR (Prop_bufr_I_O)         0.092     0.548 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/bufr_mii_rx_clk/O
                         net (fo=565, routed)         0.282     0.830    eth_mac_block_1/user_side_FIFO/rx_fifo_i/rx_mac_aclk
    SLICE_X8Y66          FDRE                                         r  eth_mac_block_1/user_side_FIFO/rx_fifo_i/wr_data_bram_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y66          FDRE (Prop_fdre_C_Q)         0.164     0.994 r  eth_mac_block_1/user_side_FIFO/rx_fifo_i/wr_data_bram_reg[0]/Q
                         net (fo=1, routed)           0.264     1.258    eth_mac_block_1/user_side_FIFO/rx_fifo_i/rx_ramgen_i/a_din[0]
    RAMB36_X0Y14         RAMB36E1                                     r  eth_mac_block_1/user_side_FIFO/rx_fifo_i/rx_ramgen_i/mem_reg/DIADI[0]
  -------------------------------------------------------------------    -------------------

                         (clock mii_rx_clk_i rise edge)
                                                      0.000     0.000 r  
    F15                                               0.000     0.000 r  mii_rx_clk_i (IN)
                         net (fo=0)                   0.000     0.000    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk
    F15                  IBUF (Prop_ibuf_I_O)         0.438     0.438 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk_ibuf_i/O
                         net (fo=1, routed)           0.311     0.749    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk_ibuf
    BUFR_X0Y4            BUFR (Prop_bufr_I_O)         0.254     1.003 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/bufr_mii_rx_clk/O
                         net (fo=565, routed)         0.349     1.353    eth_mac_block_1/user_side_FIFO/rx_fifo_i/rx_ramgen_i/a_clk
    RAMB36_X0Y14         RAMB36E1                                     r  eth_mac_block_1/user_side_FIFO/rx_fifo_i/rx_ramgen_i/mem_reg/CLKARDCLK
                         clock pessimism             -0.474     0.879    
    RAMB36_X0Y14         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[0])
                                                      0.296     1.175    eth_mac_block_1/user_side_FIFO/rx_fifo_i/rx_ramgen_i/mem_reg
  -------------------------------------------------------------------
                         required time                         -1.175    
                         arrival time                           1.258    
  -------------------------------------------------------------------
                         slack                                  0.084    

Slack (MET) :             0.084ns  (arrival time - required time)
  Source:                 eth_mac_block_1/user_side_FIFO/rx_fifo_i/wr_data_bram_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by mii_rx_clk_i  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            eth_mac_block_1/user_side_FIFO/rx_fifo_i/rx_ramgen_i/mem_reg/DIADI[4]
                            (rising edge-triggered cell RAMB36E1 clocked by mii_rx_clk_i  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             mii_rx_clk_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mii_rx_clk_i rise@0.000ns - mii_rx_clk_i rise@0.000ns)
  Data Path Delay:        0.376ns  (logic 0.148ns (39.410%)  route 0.228ns (60.590%))
  Logic Levels:           0  
  Clock Path Skew:        0.048ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.353ns
    Source Clock Delay      (SCD):    0.830ns
    Clock Pessimism Removal (CPR):    0.474ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mii_rx_clk_i rise edge)
                                                      0.000     0.000 r  
    F15                                               0.000     0.000 r  mii_rx_clk_i (IN)
                         net (fo=0)                   0.000     0.000    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk
    F15                  IBUF (Prop_ibuf_I_O)         0.250     0.250 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk_ibuf_i/O
                         net (fo=1, routed)           0.206     0.456    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk_ibuf
    BUFR_X0Y4            BUFR (Prop_bufr_I_O)         0.092     0.548 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/bufr_mii_rx_clk/O
                         net (fo=565, routed)         0.282     0.830    eth_mac_block_1/user_side_FIFO/rx_fifo_i/rx_mac_aclk
    SLICE_X8Y66          FDRE                                         r  eth_mac_block_1/user_side_FIFO/rx_fifo_i/wr_data_bram_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y66          FDRE (Prop_fdre_C_Q)         0.148     0.978 r  eth_mac_block_1/user_side_FIFO/rx_fifo_i/wr_data_bram_reg[4]/Q
                         net (fo=1, routed)           0.228     1.206    eth_mac_block_1/user_side_FIFO/rx_fifo_i/rx_ramgen_i/a_din[4]
    RAMB36_X0Y14         RAMB36E1                                     r  eth_mac_block_1/user_side_FIFO/rx_fifo_i/rx_ramgen_i/mem_reg/DIADI[4]
  -------------------------------------------------------------------    -------------------

                         (clock mii_rx_clk_i rise edge)
                                                      0.000     0.000 r  
    F15                                               0.000     0.000 r  mii_rx_clk_i (IN)
                         net (fo=0)                   0.000     0.000    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk
    F15                  IBUF (Prop_ibuf_I_O)         0.438     0.438 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk_ibuf_i/O
                         net (fo=1, routed)           0.311     0.749    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk_ibuf
    BUFR_X0Y4            BUFR (Prop_bufr_I_O)         0.254     1.003 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/bufr_mii_rx_clk/O
                         net (fo=565, routed)         0.349     1.353    eth_mac_block_1/user_side_FIFO/rx_fifo_i/rx_ramgen_i/a_clk
    RAMB36_X0Y14         RAMB36E1                                     r  eth_mac_block_1/user_side_FIFO/rx_fifo_i/rx_ramgen_i/mem_reg/CLKARDCLK
                         clock pessimism             -0.474     0.879    
    RAMB36_X0Y14         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[4])
                                                      0.243     1.122    eth_mac_block_1/user_side_FIFO/rx_fifo_i/rx_ramgen_i/mem_reg
  -------------------------------------------------------------------
                         required time                         -1.122    
                         arrival time                           1.206    
  -------------------------------------------------------------------
                         slack                                  0.084    

Slack (MET) :             0.109ns  (arrival time - required time)
  Source:                 eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/load_count_pipe_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by mii_rx_clk_i  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/byte_wide_ram[4].header_field_dist_ram/DP/WADR1
                            (rising edge-triggered cell RAMD64E clocked by mii_rx_clk_i  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             mii_rx_clk_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mii_rx_clk_i rise@0.000ns - mii_rx_clk_i rise@0.000ns)
  Data Path Delay:        0.434ns  (logic 0.141ns (32.473%)  route 0.293ns (67.527%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.299ns
    Source Clock Delay      (SCD):    0.811ns
    Clock Pessimism Removal (CPR):    0.472ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mii_rx_clk_i rise edge)
                                                      0.000     0.000 r  
    F15                                               0.000     0.000 r  mii_rx_clk_i (IN)
                         net (fo=0)                   0.000     0.000    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk
    F15                  IBUF (Prop_ibuf_I_O)         0.250     0.250 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk_ibuf_i/O
                         net (fo=1, routed)           0.206     0.456    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk_ibuf
    BUFR_X0Y4            BUFR (Prop_bufr_I_O)         0.092     0.548 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/bufr_mii_rx_clk/O
                         net (fo=565, routed)         0.263     0.811    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/rx_axi_clk
    SLICE_X4Y60          FDRE                                         r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/load_count_pipe_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y60          FDRE (Prop_fdre_C_Q)         0.141     0.952 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/load_count_pipe_reg[1]/Q
                         net (fo=25, routed)          0.293     1.245    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/byte_wide_ram[4].header_field_dist_ram/A1
    SLICE_X6Y60          RAMD64E                                      r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/byte_wide_ram[4].header_field_dist_ram/DP/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock mii_rx_clk_i rise edge)
                                                      0.000     0.000 r  
    F15                                               0.000     0.000 r  mii_rx_clk_i (IN)
                         net (fo=0)                   0.000     0.000    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk
    F15                  IBUF (Prop_ibuf_I_O)         0.438     0.438 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk_ibuf_i/O
                         net (fo=1, routed)           0.311     0.749    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk_ibuf
    BUFR_X0Y4            BUFR (Prop_bufr_I_O)         0.254     1.003 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/bufr_mii_rx_clk/O
                         net (fo=565, routed)         0.296     1.299    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/byte_wide_ram[4].header_field_dist_ram/WCLK
    SLICE_X6Y60          RAMD64E                                      r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/byte_wide_ram[4].header_field_dist_ram/DP/CLK
                         clock pessimism             -0.472     0.827    
    SLICE_X6Y60          RAMD64E (Hold_ramd64e_CLK_WADR1)
                                                      0.309     1.136    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/byte_wide_ram[4].header_field_dist_ram/DP
  -------------------------------------------------------------------
                         required time                         -1.136    
                         arrival time                           1.245    
  -------------------------------------------------------------------
                         slack                                  0.109    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         mii_rx_clk_i
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { mii_rx_clk_i }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     BUFR/I              n/a            3.174         40.000      36.826     BUFR_X0Y4     eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/bufr_mii_rx_clk/I
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         40.000      37.424     RAMB36_X0Y14  eth_mac_block_1/user_side_FIFO/rx_fifo_i/rx_ramgen_i/mem_reg/CLKARDCLK
Min Period        n/a     FDRE/C              n/a            1.474         40.000      38.526     ILOGIC_X0Y73  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/rx_dv_to_mac_reg/C
Min Period        n/a     FDRE/C              n/a            1.474         40.000      38.526     ILOGIC_X0Y57  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/rxd_to_mac_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.474         40.000      38.526     ILOGIC_X0Y68  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/rxd_to_mac_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.474         40.000      38.526     ILOGIC_X0Y58  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/rxd_to_mac_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.474         40.000      38.526     ILOGIC_X0Y63  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/rxd_to_mac_reg[3]/C
Min Period        n/a     FDPE/C              n/a            1.000         40.000      39.000     SLICE_X14Y68  eth_mac_block_1/rx_mac_reset_gen/reset_sync0/C
Min Period        n/a     FDPE/C              n/a            1.000         40.000      39.000     SLICE_X14Y68  eth_mac_block_1/rx_mac_reset_gen/reset_sync1/C
Min Period        n/a     FDPE/C              n/a            1.000         40.000      39.000     SLICE_X14Y68  eth_mac_block_1/rx_mac_reset_gen/reset_sync2/C
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         20.000      18.750     SLICE_X2Y59   eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/byte_wide_ram[0].header_field_dist_ram/DP/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            1.250         20.000      18.750     SLICE_X2Y59   eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/byte_wide_ram[0].header_field_dist_ram/DP/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         20.000      18.750     SLICE_X2Y59   eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/byte_wide_ram[0].header_field_dist_ram/SP/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            1.250         20.000      18.750     SLICE_X2Y59   eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/byte_wide_ram[0].header_field_dist_ram/SP/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         20.000      18.750     SLICE_X2Y59   eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/byte_wide_ram[1].header_field_dist_ram/DP/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            1.250         20.000      18.750     SLICE_X2Y59   eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/byte_wide_ram[1].header_field_dist_ram/DP/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         20.000      18.750     SLICE_X2Y59   eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/byte_wide_ram[1].header_field_dist_ram/SP/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            1.250         20.000      18.750     SLICE_X2Y59   eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/byte_wide_ram[1].header_field_dist_ram/SP/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         20.000      18.750     SLICE_X6Y59   eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/byte_wide_ram[2].header_field_dist_ram/DP/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            1.250         20.000      18.750     SLICE_X6Y59   eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/byte_wide_ram[2].header_field_dist_ram/DP/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            1.250         20.000      18.750     SLICE_X6Y60   eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/byte_wide_ram[4].header_field_dist_ram/DP/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            1.250         20.000      18.750     SLICE_X6Y60   eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/byte_wide_ram[4].header_field_dist_ram/SP/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            1.250         20.000      18.750     SLICE_X6Y60   eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/byte_wide_ram[5].header_field_dist_ram/DP/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            1.250         20.000      18.750     SLICE_X6Y60   eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/byte_wide_ram[5].header_field_dist_ram/SP/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            1.250         20.000      18.750     SLICE_X2Y60   eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/byte_wide_ram[6].header_field_dist_ram/DP/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            1.250         20.000      18.750     SLICE_X2Y60   eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/byte_wide_ram[6].header_field_dist_ram/SP/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            1.250         20.000      18.750     SLICE_X2Y60   eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/byte_wide_ram[7].header_field_dist_ram/DP/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            1.250         20.000      18.750     SLICE_X2Y60   eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/byte_wide_ram[7].header_field_dist_ram/SP/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         20.000      18.750     SLICE_X2Y59   eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/byte_wide_ram[0].header_field_dist_ram/DP/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            1.250         20.000      18.750     SLICE_X2Y59   eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/byte_wide_ram[0].header_field_dist_ram/DP/CLK



---------------------------------------------------------------------------------------------------
From Clock:  mii_tx_clk_i
  To Clock:  mii_tx_clk_i

Setup :            0  Failing Endpoints,  Worst Slack       33.427ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.119ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       19.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             33.427ns  (required time - arrival time)
  Source:                 eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_mac_tready_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by mii_tx_clk_i  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            eth_mac_block_1/user_side_FIFO/tx_fifo_i/tx_ramgen_i/mem_reg/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by mii_tx_clk_i  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             mii_tx_clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (mii_tx_clk_i rise@40.000ns - mii_tx_clk_i rise@0.000ns)
  Data Path Delay:        6.097ns  (logic 1.061ns (17.401%)  route 5.036ns (82.599%))
  Logic Levels:           3  (LUT2=2 LUT5=1)
  Clock Path Skew:        0.002ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.146ns = ( 43.146 - 40.000 ) 
    Source Clock Delay      (SCD):    3.293ns
    Clock Pessimism Removal (CPR):    0.149ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mii_tx_clk_i rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  mii_tx_clk_i (IN)
                         net (fo=0)                   0.000     0.000    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk
    H16                  IBUF (Prop_ibuf_I_O)         1.479     1.479 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk_ibuf_i/O
                         net (fo=1, routed)           0.500     1.979    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk_ibuf
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.511     2.490 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/bufr_mii_tx_clk/O
                         net (fo=738, routed)         0.803     3.293    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_axi_clk
    SLICE_X13Y59         FDRE                                         r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_mac_tready_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y59         FDRE (Prop_fdre_C_Q)         0.456     3.749 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_mac_tready_reg_reg/Q
                         net (fo=5, routed)           0.968     4.716    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_mac_tready_reg
    SLICE_X13Y62         LUT2 (Prop_lut2_I0_O)        0.154     4.870 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_mac_tready_int_inferred__0_i_1/O
                         net (fo=39, routed)          1.679     6.549    eth_mac_block_1/user_side_FIFO/tx_fifo_i/tx_axis_mac_tready
    SLICE_X5Y74          LUT5 (Prop_lut5_I1_O)        0.327     6.876 r  eth_mac_block_1/user_side_FIFO/tx_fifo_i/tx_ramgen_i_i_3/O
                         net (fo=44, routed)          1.888     8.764    eth_mac_block_1/user_side_FIFO/tx_fifo_i/tx_ramgen_i/b_en
    SLICE_X10Y77         LUT2 (Prop_lut2_I1_O)        0.124     8.888 r  eth_mac_block_1/user_side_FIFO/tx_fifo_i/tx_ramgen_i/mem_reg_i_2/O
                         net (fo=1, routed)           0.502     9.390    eth_mac_block_1/user_side_FIFO/tx_fifo_i/tx_ramgen_i/mem_reg_i_2_n_0
    RAMB36_X0Y15         RAMB36E1                                     r  eth_mac_block_1/user_side_FIFO/tx_fifo_i/tx_ramgen_i/mem_reg/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock mii_tx_clk_i rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  mii_tx_clk_i (IN)
                         net (fo=0)                   0.000    40.000    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk
    H16                  IBUF (Prop_ibuf_I_O)         1.408    41.408 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk_ibuf_i/O
                         net (fo=1, routed)           0.459    41.867    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk_ibuf
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.486    42.353 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/bufr_mii_tx_clk/O
                         net (fo=738, routed)         0.793    43.146    eth_mac_block_1/user_side_FIFO/tx_fifo_i/tx_ramgen_i/b_clk
    RAMB36_X0Y15         RAMB36E1                                     r  eth_mac_block_1/user_side_FIFO/tx_fifo_i/tx_ramgen_i/mem_reg/CLKBWRCLK
                         clock pessimism              0.149    43.295    
                         clock uncertainty           -0.035    43.260    
    RAMB36_X0Y15         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.443    42.817    eth_mac_block_1/user_side_FIFO/tx_fifo_i/tx_ramgen_i/mem_reg
  -------------------------------------------------------------------
                         required time                         42.817    
                         arrival time                          -9.390    
  -------------------------------------------------------------------
                         slack                                 33.427    

Slack (MET) :             33.909ns  (required time - arrival time)
  Source:                 eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_mac_tready_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by mii_tx_clk_i  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            eth_mac_block_1/user_side_FIFO/tx_fifo_i/rd_data_pipe_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by mii_tx_clk_i  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             mii_tx_clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (mii_tx_clk_i rise@40.000ns - mii_tx_clk_i rise@0.000ns)
  Data Path Delay:        5.849ns  (logic 0.937ns (16.019%)  route 4.912ns (83.981%))
  Logic Levels:           2  (LUT2=1 LUT5=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.107ns = ( 43.107 - 40.000 ) 
    Source Clock Delay      (SCD):    3.293ns
    Clock Pessimism Removal (CPR):    0.149ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mii_tx_clk_i rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  mii_tx_clk_i (IN)
                         net (fo=0)                   0.000     0.000    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk
    H16                  IBUF (Prop_ibuf_I_O)         1.479     1.479 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk_ibuf_i/O
                         net (fo=1, routed)           0.500     1.979    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk_ibuf
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.511     2.490 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/bufr_mii_tx_clk/O
                         net (fo=738, routed)         0.803     3.293    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_axi_clk
    SLICE_X13Y59         FDRE                                         r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_mac_tready_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y59         FDRE (Prop_fdre_C_Q)         0.456     3.749 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_mac_tready_reg_reg/Q
                         net (fo=5, routed)           0.968     4.716    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_mac_tready_reg
    SLICE_X13Y62         LUT2 (Prop_lut2_I0_O)        0.154     4.870 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_mac_tready_int_inferred__0_i_1/O
                         net (fo=39, routed)          1.679     6.549    eth_mac_block_1/user_side_FIFO/tx_fifo_i/tx_axis_mac_tready
    SLICE_X5Y74          LUT5 (Prop_lut5_I1_O)        0.327     6.876 r  eth_mac_block_1/user_side_FIFO/tx_fifo_i/tx_ramgen_i_i_3/O
                         net (fo=44, routed)          2.266     9.142    eth_mac_block_1/user_side_FIFO/tx_fifo_i/rd_en
    SLICE_X10Y71         FDRE                                         r  eth_mac_block_1/user_side_FIFO/tx_fifo_i/rd_data_pipe_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock mii_tx_clk_i rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  mii_tx_clk_i (IN)
                         net (fo=0)                   0.000    40.000    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk
    H16                  IBUF (Prop_ibuf_I_O)         1.408    41.408 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk_ibuf_i/O
                         net (fo=1, routed)           0.459    41.867    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk_ibuf
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.486    42.353 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/bufr_mii_tx_clk/O
                         net (fo=738, routed)         0.754    43.107    eth_mac_block_1/user_side_FIFO/tx_fifo_i/tx_mac_aclk
    SLICE_X10Y71         FDRE                                         r  eth_mac_block_1/user_side_FIFO/tx_fifo_i/rd_data_pipe_reg[2]/C
                         clock pessimism              0.149    43.256    
                         clock uncertainty           -0.035    43.220    
    SLICE_X10Y71         FDRE (Setup_fdre_C_CE)      -0.169    43.051    eth_mac_block_1/user_side_FIFO/tx_fifo_i/rd_data_pipe_reg[2]
  -------------------------------------------------------------------
                         required time                         43.051    
                         arrival time                          -9.142    
  -------------------------------------------------------------------
                         slack                                 33.909    

Slack (MET) :             33.909ns  (required time - arrival time)
  Source:                 eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_mac_tready_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by mii_tx_clk_i  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            eth_mac_block_1/user_side_FIFO/tx_fifo_i/rd_data_pipe_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by mii_tx_clk_i  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             mii_tx_clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (mii_tx_clk_i rise@40.000ns - mii_tx_clk_i rise@0.000ns)
  Data Path Delay:        5.849ns  (logic 0.937ns (16.019%)  route 4.912ns (83.981%))
  Logic Levels:           2  (LUT2=1 LUT5=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.107ns = ( 43.107 - 40.000 ) 
    Source Clock Delay      (SCD):    3.293ns
    Clock Pessimism Removal (CPR):    0.149ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mii_tx_clk_i rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  mii_tx_clk_i (IN)
                         net (fo=0)                   0.000     0.000    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk
    H16                  IBUF (Prop_ibuf_I_O)         1.479     1.479 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk_ibuf_i/O
                         net (fo=1, routed)           0.500     1.979    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk_ibuf
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.511     2.490 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/bufr_mii_tx_clk/O
                         net (fo=738, routed)         0.803     3.293    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_axi_clk
    SLICE_X13Y59         FDRE                                         r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_mac_tready_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y59         FDRE (Prop_fdre_C_Q)         0.456     3.749 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_mac_tready_reg_reg/Q
                         net (fo=5, routed)           0.968     4.716    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_mac_tready_reg
    SLICE_X13Y62         LUT2 (Prop_lut2_I0_O)        0.154     4.870 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_mac_tready_int_inferred__0_i_1/O
                         net (fo=39, routed)          1.679     6.549    eth_mac_block_1/user_side_FIFO/tx_fifo_i/tx_axis_mac_tready
    SLICE_X5Y74          LUT5 (Prop_lut5_I1_O)        0.327     6.876 r  eth_mac_block_1/user_side_FIFO/tx_fifo_i/tx_ramgen_i_i_3/O
                         net (fo=44, routed)          2.266     9.142    eth_mac_block_1/user_side_FIFO/tx_fifo_i/rd_en
    SLICE_X10Y71         FDRE                                         r  eth_mac_block_1/user_side_FIFO/tx_fifo_i/rd_data_pipe_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock mii_tx_clk_i rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  mii_tx_clk_i (IN)
                         net (fo=0)                   0.000    40.000    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk
    H16                  IBUF (Prop_ibuf_I_O)         1.408    41.408 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk_ibuf_i/O
                         net (fo=1, routed)           0.459    41.867    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk_ibuf
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.486    42.353 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/bufr_mii_tx_clk/O
                         net (fo=738, routed)         0.754    43.107    eth_mac_block_1/user_side_FIFO/tx_fifo_i/tx_mac_aclk
    SLICE_X10Y71         FDRE                                         r  eth_mac_block_1/user_side_FIFO/tx_fifo_i/rd_data_pipe_reg[3]/C
                         clock pessimism              0.149    43.256    
                         clock uncertainty           -0.035    43.220    
    SLICE_X10Y71         FDRE (Setup_fdre_C_CE)      -0.169    43.051    eth_mac_block_1/user_side_FIFO/tx_fifo_i/rd_data_pipe_reg[3]
  -------------------------------------------------------------------
                         required time                         43.051    
                         arrival time                          -9.142    
  -------------------------------------------------------------------
                         slack                                 33.909    

Slack (MET) :             33.909ns  (required time - arrival time)
  Source:                 eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_mac_tready_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by mii_tx_clk_i  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            eth_mac_block_1/user_side_FIFO/tx_fifo_i/rd_data_pipe_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by mii_tx_clk_i  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             mii_tx_clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (mii_tx_clk_i rise@40.000ns - mii_tx_clk_i rise@0.000ns)
  Data Path Delay:        5.849ns  (logic 0.937ns (16.019%)  route 4.912ns (83.981%))
  Logic Levels:           2  (LUT2=1 LUT5=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.107ns = ( 43.107 - 40.000 ) 
    Source Clock Delay      (SCD):    3.293ns
    Clock Pessimism Removal (CPR):    0.149ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mii_tx_clk_i rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  mii_tx_clk_i (IN)
                         net (fo=0)                   0.000     0.000    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk
    H16                  IBUF (Prop_ibuf_I_O)         1.479     1.479 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk_ibuf_i/O
                         net (fo=1, routed)           0.500     1.979    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk_ibuf
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.511     2.490 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/bufr_mii_tx_clk/O
                         net (fo=738, routed)         0.803     3.293    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_axi_clk
    SLICE_X13Y59         FDRE                                         r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_mac_tready_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y59         FDRE (Prop_fdre_C_Q)         0.456     3.749 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_mac_tready_reg_reg/Q
                         net (fo=5, routed)           0.968     4.716    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_mac_tready_reg
    SLICE_X13Y62         LUT2 (Prop_lut2_I0_O)        0.154     4.870 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_mac_tready_int_inferred__0_i_1/O
                         net (fo=39, routed)          1.679     6.549    eth_mac_block_1/user_side_FIFO/tx_fifo_i/tx_axis_mac_tready
    SLICE_X5Y74          LUT5 (Prop_lut5_I1_O)        0.327     6.876 r  eth_mac_block_1/user_side_FIFO/tx_fifo_i/tx_ramgen_i_i_3/O
                         net (fo=44, routed)          2.266     9.142    eth_mac_block_1/user_side_FIFO/tx_fifo_i/rd_en
    SLICE_X10Y71         FDRE                                         r  eth_mac_block_1/user_side_FIFO/tx_fifo_i/rd_data_pipe_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock mii_tx_clk_i rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  mii_tx_clk_i (IN)
                         net (fo=0)                   0.000    40.000    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk
    H16                  IBUF (Prop_ibuf_I_O)         1.408    41.408 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk_ibuf_i/O
                         net (fo=1, routed)           0.459    41.867    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk_ibuf
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.486    42.353 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/bufr_mii_tx_clk/O
                         net (fo=738, routed)         0.754    43.107    eth_mac_block_1/user_side_FIFO/tx_fifo_i/tx_mac_aclk
    SLICE_X10Y71         FDRE                                         r  eth_mac_block_1/user_side_FIFO/tx_fifo_i/rd_data_pipe_reg[4]/C
                         clock pessimism              0.149    43.256    
                         clock uncertainty           -0.035    43.220    
    SLICE_X10Y71         FDRE (Setup_fdre_C_CE)      -0.169    43.051    eth_mac_block_1/user_side_FIFO/tx_fifo_i/rd_data_pipe_reg[4]
  -------------------------------------------------------------------
                         required time                         43.051    
                         arrival time                          -9.142    
  -------------------------------------------------------------------
                         slack                                 33.909    

Slack (MET) :             33.909ns  (required time - arrival time)
  Source:                 eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_mac_tready_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by mii_tx_clk_i  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            eth_mac_block_1/user_side_FIFO/tx_fifo_i/rd_data_pipe_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by mii_tx_clk_i  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             mii_tx_clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (mii_tx_clk_i rise@40.000ns - mii_tx_clk_i rise@0.000ns)
  Data Path Delay:        5.849ns  (logic 0.937ns (16.019%)  route 4.912ns (83.981%))
  Logic Levels:           2  (LUT2=1 LUT5=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.107ns = ( 43.107 - 40.000 ) 
    Source Clock Delay      (SCD):    3.293ns
    Clock Pessimism Removal (CPR):    0.149ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mii_tx_clk_i rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  mii_tx_clk_i (IN)
                         net (fo=0)                   0.000     0.000    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk
    H16                  IBUF (Prop_ibuf_I_O)         1.479     1.479 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk_ibuf_i/O
                         net (fo=1, routed)           0.500     1.979    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk_ibuf
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.511     2.490 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/bufr_mii_tx_clk/O
                         net (fo=738, routed)         0.803     3.293    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_axi_clk
    SLICE_X13Y59         FDRE                                         r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_mac_tready_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y59         FDRE (Prop_fdre_C_Q)         0.456     3.749 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_mac_tready_reg_reg/Q
                         net (fo=5, routed)           0.968     4.716    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_mac_tready_reg
    SLICE_X13Y62         LUT2 (Prop_lut2_I0_O)        0.154     4.870 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_mac_tready_int_inferred__0_i_1/O
                         net (fo=39, routed)          1.679     6.549    eth_mac_block_1/user_side_FIFO/tx_fifo_i/tx_axis_mac_tready
    SLICE_X5Y74          LUT5 (Prop_lut5_I1_O)        0.327     6.876 r  eth_mac_block_1/user_side_FIFO/tx_fifo_i/tx_ramgen_i_i_3/O
                         net (fo=44, routed)          2.266     9.142    eth_mac_block_1/user_side_FIFO/tx_fifo_i/rd_en
    SLICE_X10Y71         FDRE                                         r  eth_mac_block_1/user_side_FIFO/tx_fifo_i/rd_data_pipe_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock mii_tx_clk_i rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  mii_tx_clk_i (IN)
                         net (fo=0)                   0.000    40.000    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk
    H16                  IBUF (Prop_ibuf_I_O)         1.408    41.408 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk_ibuf_i/O
                         net (fo=1, routed)           0.459    41.867    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk_ibuf
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.486    42.353 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/bufr_mii_tx_clk/O
                         net (fo=738, routed)         0.754    43.107    eth_mac_block_1/user_side_FIFO/tx_fifo_i/tx_mac_aclk
    SLICE_X10Y71         FDRE                                         r  eth_mac_block_1/user_side_FIFO/tx_fifo_i/rd_data_pipe_reg[5]/C
                         clock pessimism              0.149    43.256    
                         clock uncertainty           -0.035    43.220    
    SLICE_X10Y71         FDRE (Setup_fdre_C_CE)      -0.169    43.051    eth_mac_block_1/user_side_FIFO/tx_fifo_i/rd_data_pipe_reg[5]
  -------------------------------------------------------------------
                         required time                         43.051    
                         arrival time                          -9.142    
  -------------------------------------------------------------------
                         slack                                 33.909    

Slack (MET) :             34.001ns  (required time - arrival time)
  Source:                 eth_mac_block_1/user_side_FIFO/tx_fifo_i/tx_axis_mac_tvalid_reg/C
                            (rising edge-triggered cell FDRE clocked by mii_tx_clk_i  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_mac_tready_reg_reg/D
                            (rising edge-triggered cell FDRE clocked by mii_tx_clk_i  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             mii_tx_clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (mii_tx_clk_i rise@40.000ns - mii_tx_clk_i rise@0.000ns)
  Data Path Delay:        6.043ns  (logic 1.444ns (23.896%)  route 4.599ns (76.104%))
  Logic Levels:           5  (LUT3=1 LUT5=1 LUT6=3)
  Clock Path Skew:        0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.119ns = ( 43.119 - 40.000 ) 
    Source Clock Delay      (SCD):    3.221ns
    Clock Pessimism Removal (CPR):    0.149ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mii_tx_clk_i rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  mii_tx_clk_i (IN)
                         net (fo=0)                   0.000     0.000    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk
    H16                  IBUF (Prop_ibuf_I_O)         1.479     1.479 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk_ibuf_i/O
                         net (fo=1, routed)           0.500     1.979    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk_ibuf
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.511     2.490 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/bufr_mii_tx_clk/O
                         net (fo=738, routed)         0.731     3.221    eth_mac_block_1/user_side_FIFO/tx_fifo_i/tx_mac_aclk
    SLICE_X7Y73          FDRE                                         r  eth_mac_block_1/user_side_FIFO/tx_fifo_i/tx_axis_mac_tvalid_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y73          FDRE (Prop_fdre_C_Q)         0.419     3.640 f  eth_mac_block_1/user_side_FIFO/tx_fifo_i/tx_axis_mac_tvalid_reg/Q
                         net (fo=20, routed)          2.507     6.147    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_axis_mac_tvalid
    SLICE_X13Y57         LUT5 (Prop_lut5_I3_O)        0.299     6.446 f  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/gate_tready_i_9/O
                         net (fo=1, routed)           0.571     7.017    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/gate_tready_i_9_n_0
    SLICE_X13Y58         LUT6 (Prop_lut6_I1_O)        0.124     7.141 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/gate_tready_i_3/O
                         net (fo=4, routed)           0.816     7.957    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/next_tx_state[3]
    SLICE_X13Y59         LUT3 (Prop_lut3_I1_O)        0.152     8.109 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_mac_tready_reg_i_3/O
                         net (fo=1, routed)           0.418     8.527    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_mac_tready_reg_i_3_n_0
    SLICE_X14Y59         LUT6 (Prop_lut6_I5_O)        0.326     8.853 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_mac_tready_reg_i_2/O
                         net (fo=1, routed)           0.287     9.140    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_mac_tready_reg_i_2_n_0
    SLICE_X13Y59         LUT6 (Prop_lut6_I5_O)        0.124     9.264 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_mac_tready_reg_i_1/O
                         net (fo=1, routed)           0.000     9.264    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_mac_tready_reg0
    SLICE_X13Y59         FDRE                                         r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_mac_tready_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock mii_tx_clk_i rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  mii_tx_clk_i (IN)
                         net (fo=0)                   0.000    40.000    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk
    H16                  IBUF (Prop_ibuf_I_O)         1.408    41.408 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk_ibuf_i/O
                         net (fo=1, routed)           0.459    41.867    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk_ibuf
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.486    42.353 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/bufr_mii_tx_clk/O
                         net (fo=738, routed)         0.766    43.119    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_axi_clk
    SLICE_X13Y59         FDRE                                         r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_mac_tready_reg_reg/C
                         clock pessimism              0.149    43.268    
                         clock uncertainty           -0.035    43.232    
    SLICE_X13Y59         FDRE (Setup_fdre_C_D)        0.032    43.264    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_mac_tready_reg_reg
  -------------------------------------------------------------------
                         required time                         43.264    
                         arrival time                          -9.264    
  -------------------------------------------------------------------
                         slack                                 34.001    

Slack (MET) :             34.151ns  (required time - arrival time)
  Source:                 eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/tx_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by mii_tx_clk_i  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/txgen/TX_SM1/IFG_COUNT_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by mii_tx_clk_i  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             mii_tx_clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (mii_tx_clk_i rise@40.000ns - mii_tx_clk_i rise@0.000ns)
  Data Path Delay:        5.885ns  (logic 0.766ns (13.016%)  route 5.119ns (86.984%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.008ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.120ns = ( 43.120 - 40.000 ) 
    Source Clock Delay      (SCD):    3.277ns
    Clock Pessimism Removal (CPR):    0.149ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mii_tx_clk_i rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  mii_tx_clk_i (IN)
                         net (fo=0)                   0.000     0.000    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk
    H16                  IBUF (Prop_ibuf_I_O)         1.479     1.479 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk_ibuf_i/O
                         net (fo=1, routed)           0.500     1.979    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk_ibuf
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.511     2.490 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/bufr_mii_tx_clk/O
                         net (fo=738, routed)         0.787     3.277    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/tx_axi_clk
    SLICE_X12Y73         FDRE                                         r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/tx_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y73         FDRE (Prop_fdre_C_Q)         0.518     3.795 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/tx_reset_reg/Q
                         net (fo=320, routed)         4.048     7.842    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/txgen/TX_SM1/BYTE_COUNT_reg[1][0]_0
    SLICE_X9Y52          LUT5 (Prop_lut5_I4_O)        0.124     7.966 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/txgen/TX_SM1/IFG_COUNT[6]_i_1/O
                         net (fo=8, routed)           1.071     9.038    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/txgen/TX_SM1/IFG_COUNT[6]_i_1_n_0
    SLICE_X8Y50          LUT6 (Prop_lut6_I4_O)        0.124     9.162 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/txgen/TX_SM1/IFG_COUNT[7]_i_1/O
                         net (fo=1, routed)           0.000     9.162    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/txgen/TX_SM1/IFG_COUNT[7]_i_1_n_0
    SLICE_X8Y50          FDRE                                         r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/txgen/TX_SM1/IFG_COUNT_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock mii_tx_clk_i rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  mii_tx_clk_i (IN)
                         net (fo=0)                   0.000    40.000    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk
    H16                  IBUF (Prop_ibuf_I_O)         1.408    41.408 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk_ibuf_i/O
                         net (fo=1, routed)           0.459    41.867    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk_ibuf
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.486    42.353 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/bufr_mii_tx_clk/O
                         net (fo=738, routed)         0.767    43.120    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/txgen/TX_SM1/tx_axi_clk
    SLICE_X8Y50          FDRE                                         r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/txgen/TX_SM1/IFG_COUNT_reg[7]/C
                         clock pessimism              0.149    43.269    
                         clock uncertainty           -0.035    43.233    
    SLICE_X8Y50          FDRE (Setup_fdre_C_D)        0.079    43.312    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/txgen/TX_SM1/IFG_COUNT_reg[7]
  -------------------------------------------------------------------
                         required time                         43.312    
                         arrival time                          -9.162    
  -------------------------------------------------------------------
                         slack                                 34.151    

Slack (MET) :             34.151ns  (required time - arrival time)
  Source:                 eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/tx_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by mii_tx_clk_i  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/txgen/TX_SM1/CRC_COUNT_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by mii_tx_clk_i  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             mii_tx_clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (mii_tx_clk_i rise@40.000ns - mii_tx_clk_i rise@0.000ns)
  Data Path Delay:        5.490ns  (logic 0.668ns (12.167%)  route 4.822ns (87.833%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.065ns = ( 43.065 - 40.000 ) 
    Source Clock Delay      (SCD):    3.277ns
    Clock Pessimism Removal (CPR):    0.149ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mii_tx_clk_i rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  mii_tx_clk_i (IN)
                         net (fo=0)                   0.000     0.000    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk
    H16                  IBUF (Prop_ibuf_I_O)         1.479     1.479 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk_ibuf_i/O
                         net (fo=1, routed)           0.500     1.979    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk_ibuf
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.511     2.490 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/bufr_mii_tx_clk/O
                         net (fo=738, routed)         0.787     3.277    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/tx_axi_clk
    SLICE_X12Y73         FDRE                                         r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/tx_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y73         FDRE (Prop_fdre_C_Q)         0.518     3.795 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/tx_reset_reg/Q
                         net (fo=320, routed)         4.034     7.829    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/txgen/TX_SM1/BYTE_COUNT_reg[1][0]_0
    SLICE_X5Y53          LUT5 (Prop_lut5_I4_O)        0.150     7.979 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/txgen/TX_SM1/CRC_COUNT[1]_i_1/O
                         net (fo=1, routed)           0.788     8.767    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/txgen/TX_SM1/CRC_COUNT[1]_i_1_n_0
    SLICE_X4Y53          FDRE                                         r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/txgen/TX_SM1/CRC_COUNT_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock mii_tx_clk_i rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  mii_tx_clk_i (IN)
                         net (fo=0)                   0.000    40.000    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk
    H16                  IBUF (Prop_ibuf_I_O)         1.408    41.408 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk_ibuf_i/O
                         net (fo=1, routed)           0.459    41.867    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk_ibuf
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.486    42.353 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/bufr_mii_tx_clk/O
                         net (fo=738, routed)         0.712    43.065    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/txgen/TX_SM1/tx_axi_clk
    SLICE_X4Y53          FDRE                                         r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/txgen/TX_SM1/CRC_COUNT_reg[1]/C
                         clock pessimism              0.149    43.214    
                         clock uncertainty           -0.035    43.178    
    SLICE_X4Y53          FDRE (Setup_fdre_C_D)       -0.260    42.918    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/txgen/TX_SM1/CRC_COUNT_reg[1]
  -------------------------------------------------------------------
                         required time                         42.918    
                         arrival time                          -8.767    
  -------------------------------------------------------------------
                         slack                                 34.151    

Slack (MET) :             34.330ns  (required time - arrival time)
  Source:                 eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/tx/ack_out_reg/C
                            (rising edge-triggered cell FDRE clocked by mii_tx_clk_i  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_state_reg[0]_rep/D
                            (rising edge-triggered cell FDRE clocked by mii_tx_clk_i  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             mii_tx_clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (mii_tx_clk_i rise@40.000ns - mii_tx_clk_i rise@0.000ns)
  Data Path Delay:        5.354ns  (logic 1.037ns (19.370%)  route 4.317ns (80.630%))
  Logic Levels:           4  (LUT2=1 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.119ns = ( 43.119 - 40.000 ) 
    Source Clock Delay      (SCD):    3.295ns
    Clock Pessimism Removal (CPR):    0.149ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mii_tx_clk_i rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  mii_tx_clk_i (IN)
                         net (fo=0)                   0.000     0.000    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk
    H16                  IBUF (Prop_ibuf_I_O)         1.479     1.479 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk_ibuf_i/O
                         net (fo=1, routed)           0.500     1.979    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk_ibuf
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.511     2.490 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/bufr_mii_tx_clk/O
                         net (fo=738, routed)         0.805     3.295    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/tx/tx_axi_clk
    SLICE_X13Y55         FDRE                                         r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/tx/ack_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y55         FDRE (Prop_fdre_C_Q)         0.456     3.751 f  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/tx/ack_out_reg/Q
                         net (fo=14, routed)          1.462     5.213    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_ack_int
    SLICE_X12Y59         LUT2 (Prop_lut2_I1_O)        0.124     5.337 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_state[3]_i_2/O
                         net (fo=11, routed)          1.038     6.375    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_state[3]_i_2_n_0
    SLICE_X14Y56         LUT6 (Prop_lut6_I4_O)        0.124     6.499 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_state[0]_i_4/O
                         net (fo=1, routed)           0.666     7.165    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_state[0]_i_4_n_0
    SLICE_X14Y56         LUT6 (Prop_lut6_I5_O)        0.124     7.289 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_state[0]_i_2/O
                         net (fo=1, routed)           0.000     7.289    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_state[0]_i_2_n_0
    SLICE_X14Y56         MUXF7 (Prop_muxf7_I0_O)      0.209     7.498 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_state_reg[0]_i_1/O
                         net (fo=9, routed)           1.150     8.648    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/p_0_in__0[0]
    SLICE_X15Y59         FDRE                                         r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_state_reg[0]_rep/D
  -------------------------------------------------------------------    -------------------

                         (clock mii_tx_clk_i rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  mii_tx_clk_i (IN)
                         net (fo=0)                   0.000    40.000    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk
    H16                  IBUF (Prop_ibuf_I_O)         1.408    41.408 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk_ibuf_i/O
                         net (fo=1, routed)           0.459    41.867    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk_ibuf
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.486    42.353 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/bufr_mii_tx_clk/O
                         net (fo=738, routed)         0.766    43.119    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_axi_clk
    SLICE_X15Y59         FDRE                                         r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_state_reg[0]_rep/C
                         clock pessimism              0.149    43.268    
                         clock uncertainty           -0.035    43.232    
    SLICE_X15Y59         FDRE (Setup_fdre_C_D)       -0.254    42.978    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_state_reg[0]_rep
  -------------------------------------------------------------------
                         required time                         42.978    
                         arrival time                          -8.648    
  -------------------------------------------------------------------
                         slack                                 34.330    

Slack (MET) :             34.359ns  (required time - arrival time)
  Source:                 eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_mac_tready_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by mii_tx_clk_i  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            eth_mac_block_1/user_side_FIFO/tx_fifo_i/rd_data_pipe_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by mii_tx_clk_i  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             mii_tx_clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (mii_tx_clk_i rise@40.000ns - mii_tx_clk_i rise@0.000ns)
  Data Path Delay:        5.364ns  (logic 0.937ns (17.469%)  route 4.427ns (82.531%))
  Logic Levels:           2  (LUT2=1 LUT5=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.107ns = ( 43.107 - 40.000 ) 
    Source Clock Delay      (SCD):    3.293ns
    Clock Pessimism Removal (CPR):    0.149ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mii_tx_clk_i rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  mii_tx_clk_i (IN)
                         net (fo=0)                   0.000     0.000    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk
    H16                  IBUF (Prop_ibuf_I_O)         1.479     1.479 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk_ibuf_i/O
                         net (fo=1, routed)           0.500     1.979    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk_ibuf
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.511     2.490 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/bufr_mii_tx_clk/O
                         net (fo=738, routed)         0.803     3.293    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_axi_clk
    SLICE_X13Y59         FDRE                                         r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_mac_tready_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y59         FDRE (Prop_fdre_C_Q)         0.456     3.749 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_mac_tready_reg_reg/Q
                         net (fo=5, routed)           0.968     4.716    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_mac_tready_reg
    SLICE_X13Y62         LUT2 (Prop_lut2_I0_O)        0.154     4.870 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_mac_tready_int_inferred__0_i_1/O
                         net (fo=39, routed)          1.679     6.549    eth_mac_block_1/user_side_FIFO/tx_fifo_i/tx_axis_mac_tready
    SLICE_X5Y74          LUT5 (Prop_lut5_I1_O)        0.327     6.876 r  eth_mac_block_1/user_side_FIFO/tx_fifo_i/tx_ramgen_i_i_3/O
                         net (fo=44, routed)          1.781     8.657    eth_mac_block_1/user_side_FIFO/tx_fifo_i/rd_en
    SLICE_X9Y71          FDRE                                         r  eth_mac_block_1/user_side_FIFO/tx_fifo_i/rd_data_pipe_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock mii_tx_clk_i rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  mii_tx_clk_i (IN)
                         net (fo=0)                   0.000    40.000    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk
    H16                  IBUF (Prop_ibuf_I_O)         1.408    41.408 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk_ibuf_i/O
                         net (fo=1, routed)           0.459    41.867    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk_ibuf
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.486    42.353 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/bufr_mii_tx_clk/O
                         net (fo=738, routed)         0.754    43.107    eth_mac_block_1/user_side_FIFO/tx_fifo_i/tx_mac_aclk
    SLICE_X9Y71          FDRE                                         r  eth_mac_block_1/user_side_FIFO/tx_fifo_i/rd_data_pipe_reg[0]/C
                         clock pessimism              0.149    43.256    
                         clock uncertainty           -0.035    43.220    
    SLICE_X9Y71          FDRE (Setup_fdre_C_CE)      -0.205    43.015    eth_mac_block_1/user_side_FIFO/tx_fifo_i/rd_data_pipe_reg[0]
  -------------------------------------------------------------------
                         required time                         43.015    
                         arrival time                          -8.657    
  -------------------------------------------------------------------
                         slack                                 34.359    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.119ns  (arrival time - required time)
  Source:                 eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/gmii_mii_tx_gen/tx_er_reg1_reg/C
                            (rising edge-triggered cell FDRE clocked by mii_tx_clk_i  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/gmii_mii_tx_gen/tx_er_reg2_reg/D
                            (rising edge-triggered cell FDRE clocked by mii_tx_clk_i  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             mii_tx_clk_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mii_tx_clk_i rise@0.000ns - mii_tx_clk_i rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.326ns
    Source Clock Delay      (SCD):    0.835ns
    Clock Pessimism Removal (CPR):    0.491ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mii_tx_clk_i rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  mii_tx_clk_i (IN)
                         net (fo=0)                   0.000     0.000    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk
    H16                  IBUF (Prop_ibuf_I_O)         0.247     0.247 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk_ibuf_i/O
                         net (fo=1, routed)           0.206     0.453    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk_ibuf
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.092     0.545 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/bufr_mii_tx_clk/O
                         net (fo=738, routed)         0.290     0.835    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/gmii_mii_tx_gen/tx_axi_clk
    SLICE_X13Y52         FDRE                                         r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/gmii_mii_tx_gen/tx_er_reg1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y52         FDRE (Prop_fdre_C_Q)         0.141     0.976 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/gmii_mii_tx_gen/tx_er_reg1_reg/Q
                         net (fo=1, routed)           0.056     1.032    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/gmii_mii_tx_gen/tx_er_reg1
    SLICE_X13Y52         FDRE                                         r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/gmii_mii_tx_gen/tx_er_reg2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock mii_tx_clk_i rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  mii_tx_clk_i (IN)
                         net (fo=0)                   0.000     0.000    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk
    H16                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk_ibuf_i/O
                         net (fo=1, routed)           0.311     0.745    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk_ibuf
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.254     1.000 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/bufr_mii_tx_clk/O
                         net (fo=738, routed)         0.326     1.326    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/gmii_mii_tx_gen/tx_axi_clk
    SLICE_X13Y52         FDRE                                         r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/gmii_mii_tx_gen/tx_er_reg2_reg/C
                         clock pessimism             -0.491     0.835    
    SLICE_X13Y52         FDRE (Hold_fdre_C_D)         0.078     0.913    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/gmii_mii_tx_gen/tx_er_reg2_reg
  -------------------------------------------------------------------
                         required time                         -0.913    
                         arrival time                           1.032    
  -------------------------------------------------------------------
                         slack                                  0.119    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/gmii_mii_tx_gen/txd_reg1_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by mii_tx_clk_i  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/gmii_mii_tx_gen/txd_reg2_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by mii_tx_clk_i  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             mii_tx_clk_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mii_tx_clk_i rise@0.000ns - mii_tx_clk_i rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.297ns
    Source Clock Delay      (SCD):    0.809ns
    Clock Pessimism Removal (CPR):    0.488ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mii_tx_clk_i rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  mii_tx_clk_i (IN)
                         net (fo=0)                   0.000     0.000    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk
    H16                  IBUF (Prop_ibuf_I_O)         0.247     0.247 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk_ibuf_i/O
                         net (fo=1, routed)           0.206     0.453    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk_ibuf
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.092     0.545 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/bufr_mii_tx_clk/O
                         net (fo=738, routed)         0.264     0.809    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/gmii_mii_tx_gen/tx_axi_clk
    SLICE_X3Y58          FDRE                                         r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/gmii_mii_tx_gen/txd_reg1_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y58          FDRE (Prop_fdre_C_Q)         0.141     0.950 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/gmii_mii_tx_gen/txd_reg1_reg[3]/Q
                         net (fo=1, routed)           0.056     1.006    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/gmii_mii_tx_gen/txd_reg1[3]
    SLICE_X3Y58          FDRE                                         r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/gmii_mii_tx_gen/txd_reg2_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock mii_tx_clk_i rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  mii_tx_clk_i (IN)
                         net (fo=0)                   0.000     0.000    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk
    H16                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk_ibuf_i/O
                         net (fo=1, routed)           0.311     0.745    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk_ibuf
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.254     1.000 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/bufr_mii_tx_clk/O
                         net (fo=738, routed)         0.297     1.297    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/gmii_mii_tx_gen/tx_axi_clk
    SLICE_X3Y58          FDRE                                         r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/gmii_mii_tx_gen/txd_reg2_reg[3]/C
                         clock pessimism             -0.488     0.809    
    SLICE_X3Y58          FDRE (Hold_fdre_C_D)         0.076     0.885    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/gmii_mii_tx_gen/txd_reg2_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.885    
                         arrival time                           1.006    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/sync_tx_enable/data_sync_reg0/C
                            (rising edge-triggered cell FDRE clocked by mii_tx_clk_i  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/sync_tx_enable/data_sync_reg1/D
                            (rising edge-triggered cell FDRE clocked by mii_tx_clk_i  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             mii_tx_clk_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mii_tx_clk_i rise@0.000ns - mii_tx_clk_i rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.323ns
    Source Clock Delay      (SCD):    0.834ns
    Clock Pessimism Removal (CPR):    0.489ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mii_tx_clk_i rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  mii_tx_clk_i (IN)
                         net (fo=0)                   0.000     0.000    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk
    H16                  IBUF (Prop_ibuf_I_O)         0.247     0.247 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk_ibuf_i/O
                         net (fo=1, routed)           0.206     0.453    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk_ibuf
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.092     0.545 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/bufr_mii_tx_clk/O
                         net (fo=738, routed)         0.289     0.834    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/sync_tx_enable/tx_axi_clk
    SLICE_X11Y53         FDRE                                         r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/sync_tx_enable/data_sync_reg0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y53         FDRE (Prop_fdre_C_Q)         0.141     0.975 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/sync_tx_enable/data_sync_reg0/Q
                         net (fo=1, routed)           0.056     1.031    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/sync_tx_enable/data_sync0
    SLICE_X11Y53         FDRE                                         r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/sync_tx_enable/data_sync_reg1/D
  -------------------------------------------------------------------    -------------------

                         (clock mii_tx_clk_i rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  mii_tx_clk_i (IN)
                         net (fo=0)                   0.000     0.000    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk
    H16                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk_ibuf_i/O
                         net (fo=1, routed)           0.311     0.745    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk_ibuf
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.254     1.000 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/bufr_mii_tx_clk/O
                         net (fo=738, routed)         0.323     1.323    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/sync_tx_enable/tx_axi_clk
    SLICE_X11Y53         FDRE                                         r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/sync_tx_enable/data_sync_reg1/C
                         clock pessimism             -0.489     0.834    
    SLICE_X11Y53         FDRE (Hold_fdre_C_D)         0.075     0.909    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/sync_tx_enable/data_sync_reg1
  -------------------------------------------------------------------
                         required time                         -0.909    
                         arrival time                           1.031    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.132ns  (arrival time - required time)
  Source:                 eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/tx/data_count_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by mii_tx_clk_i  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/tx/data_control_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by mii_tx_clk_i  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             mii_tx_clk_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mii_tx_clk_i rise@0.000ns - mii_tx_clk_i rise@0.000ns)
  Data Path Delay:        0.265ns  (logic 0.186ns (70.098%)  route 0.079ns (29.902%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.326ns
    Source Clock Delay      (SCD):    0.835ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mii_tx_clk_i rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  mii_tx_clk_i (IN)
                         net (fo=0)                   0.000     0.000    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk
    H16                  IBUF (Prop_ibuf_I_O)         0.247     0.247 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk_ibuf_i/O
                         net (fo=1, routed)           0.206     0.453    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk_ibuf
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.092     0.545 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/bufr_mii_tx_clk/O
                         net (fo=738, routed)         0.290     0.835    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/tx/tx_axi_clk
    SLICE_X13Y52         FDSE                                         r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/tx/data_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y52         FDSE (Prop_fdse_C_Q)         0.141     0.976 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/tx/data_count_reg[0]/Q
                         net (fo=29, routed)          0.079     1.055    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/tx/data_count_reg_n_0_[0]
    SLICE_X12Y52         LUT6 (Prop_lut6_I1_O)        0.045     1.100 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/tx/data_control[4]_i_1/O
                         net (fo=1, routed)           0.000     1.100    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/tx/data_control_1[4]
    SLICE_X12Y52         FDRE                                         r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/tx/data_control_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock mii_tx_clk_i rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  mii_tx_clk_i (IN)
                         net (fo=0)                   0.000     0.000    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk
    H16                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk_ibuf_i/O
                         net (fo=1, routed)           0.311     0.745    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk_ibuf
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.254     1.000 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/bufr_mii_tx_clk/O
                         net (fo=738, routed)         0.326     1.326    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/tx/tx_axi_clk
    SLICE_X12Y52         FDRE                                         r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/tx/data_control_reg[4]/C
                         clock pessimism             -0.478     0.848    
    SLICE_X12Y52         FDRE (Hold_fdre_C_D)         0.120     0.968    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/tx/data_control_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.968    
                         arrival time                           1.100    
  -------------------------------------------------------------------
                         slack                                  0.132    

Slack (MET) :             0.143ns  (arrival time - required time)
  Source:                 eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/txgen/TX_SM1/CRCGEN/CALC_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by mii_tx_clk_i  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/txgen/TX_SM1/CRCGEN/CALC_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by mii_tx_clk_i  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             mii_tx_clk_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mii_tx_clk_i rise@0.000ns - mii_tx_clk_i rise@0.000ns)
  Data Path Delay:        0.277ns  (logic 0.186ns (67.123%)  route 0.091ns (32.877%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.297ns
    Source Clock Delay      (SCD):    0.809ns
    Clock Pessimism Removal (CPR):    0.475ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mii_tx_clk_i rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  mii_tx_clk_i (IN)
                         net (fo=0)                   0.000     0.000    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk
    H16                  IBUF (Prop_ibuf_I_O)         0.247     0.247 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk_ibuf_i/O
                         net (fo=1, routed)           0.206     0.453    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk_ibuf
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.092     0.545 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/bufr_mii_tx_clk/O
                         net (fo=738, routed)         0.264     0.809    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/txgen/TX_SM1/CRCGEN/tx_axi_clk
    SLICE_X3Y57          FDRE                                         r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/txgen/TX_SM1/CRCGEN/CALC_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y57          FDRE (Prop_fdre_C_Q)         0.141     0.950 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/txgen/TX_SM1/CRCGEN/CALC_reg[21]/Q
                         net (fo=1, routed)           0.091     1.041    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/txgen/TX_SM1/CRCGEN/CALC_reg_n_0_[21]
    SLICE_X2Y57          LUT6 (Prop_lut6_I5_O)        0.045     1.086 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/txgen/TX_SM1/CRCGEN/CALC[29]_i_1/O
                         net (fo=1, routed)           0.000     1.086    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/txgen/TX_SM1/CRCGEN/p_1_in[29]
    SLICE_X2Y57          FDRE                                         r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/txgen/TX_SM1/CRCGEN/CALC_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock mii_tx_clk_i rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  mii_tx_clk_i (IN)
                         net (fo=0)                   0.000     0.000    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk
    H16                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk_ibuf_i/O
                         net (fo=1, routed)           0.311     0.745    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk_ibuf
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.254     1.000 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/bufr_mii_tx_clk/O
                         net (fo=738, routed)         0.297     1.297    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/txgen/TX_SM1/CRCGEN/tx_axi_clk
    SLICE_X2Y57          FDRE                                         r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/txgen/TX_SM1/CRCGEN/CALC_reg[29]/C
                         clock pessimism             -0.475     0.822    
    SLICE_X2Y57          FDRE (Hold_fdre_C_D)         0.121     0.943    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/txgen/TX_SM1/CRCGEN/CALC_reg[29]
  -------------------------------------------------------------------
                         required time                         -0.943    
                         arrival time                           1.086    
  -------------------------------------------------------------------
                         slack                                  0.143    

Slack (MET) :             0.156ns  (arrival time - required time)
  Source:                 eth_mac_block_1/user_side_FIFO/tx_fifo_i/rd_data_pipe_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by mii_tx_clk_i  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            eth_mac_block_1/user_side_FIFO/tx_fifo_i/tx_axis_mac_tdata_int_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by mii_tx_clk_i  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             mii_tx_clk_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mii_tx_clk_i rise@0.000ns - mii_tx_clk_i rise@0.000ns)
  Data Path Delay:        0.216ns  (logic 0.164ns (75.889%)  route 0.052ns (24.111%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.311ns
    Source Clock Delay      (SCD):    0.824ns
    Clock Pessimism Removal (CPR):    0.474ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mii_tx_clk_i rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  mii_tx_clk_i (IN)
                         net (fo=0)                   0.000     0.000    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk
    H16                  IBUF (Prop_ibuf_I_O)         0.247     0.247 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk_ibuf_i/O
                         net (fo=1, routed)           0.206     0.453    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk_ibuf
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.092     0.545 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/bufr_mii_tx_clk/O
                         net (fo=738, routed)         0.279     0.824    eth_mac_block_1/user_side_FIFO/tx_fifo_i/tx_mac_aclk
    SLICE_X10Y71         FDRE                                         r  eth_mac_block_1/user_side_FIFO/tx_fifo_i/rd_data_pipe_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y71         FDRE (Prop_fdre_C_Q)         0.164     0.988 r  eth_mac_block_1/user_side_FIFO/tx_fifo_i/rd_data_pipe_reg[3]/Q
                         net (fo=1, routed)           0.052     1.040    eth_mac_block_1/user_side_FIFO/tx_fifo_i/rd_data_pipe[3]
    SLICE_X11Y71         FDRE                                         r  eth_mac_block_1/user_side_FIFO/tx_fifo_i/tx_axis_mac_tdata_int_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock mii_tx_clk_i rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  mii_tx_clk_i (IN)
                         net (fo=0)                   0.000     0.000    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk
    H16                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk_ibuf_i/O
                         net (fo=1, routed)           0.311     0.745    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk_ibuf
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.254     1.000 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/bufr_mii_tx_clk/O
                         net (fo=738, routed)         0.311     1.311    eth_mac_block_1/user_side_FIFO/tx_fifo_i/tx_mac_aclk
    SLICE_X11Y71         FDRE                                         r  eth_mac_block_1/user_side_FIFO/tx_fifo_i/tx_axis_mac_tdata_int_reg[3]/C
                         clock pessimism             -0.474     0.837    
    SLICE_X11Y71         FDRE (Hold_fdre_C_D)         0.047     0.884    eth_mac_block_1/user_side_FIFO/tx_fifo_i/tx_axis_mac_tdata_int_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.884    
                         arrival time                           1.040    
  -------------------------------------------------------------------
                         slack                                  0.156    

Slack (MET) :             0.156ns  (arrival time - required time)
  Source:                 eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/txgen/TX_SM1/CORE_DOES_NO_HD_IFG.INT_IFG_DEL_MASKED_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by mii_tx_clk_i  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/txgen/TX_SM1/IFG_COUNT_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by mii_tx_clk_i  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             mii_tx_clk_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mii_tx_clk_i rise@0.000ns - mii_tx_clk_i rise@0.000ns)
  Data Path Delay:        0.297ns  (logic 0.186ns (62.551%)  route 0.111ns (37.449%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.020ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.323ns
    Source Clock Delay      (SCD):    0.835ns
    Clock Pessimism Removal (CPR):    0.468ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mii_tx_clk_i rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  mii_tx_clk_i (IN)
                         net (fo=0)                   0.000     0.000    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk
    H16                  IBUF (Prop_ibuf_I_O)         0.247     0.247 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk_ibuf_i/O
                         net (fo=1, routed)           0.206     0.453    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk_ibuf
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.092     0.545 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/bufr_mii_tx_clk/O
                         net (fo=738, routed)         0.290     0.835    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/txgen/TX_SM1/tx_axi_clk
    SLICE_X11Y51         FDRE                                         r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/txgen/TX_SM1/CORE_DOES_NO_HD_IFG.INT_IFG_DEL_MASKED_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y51         FDRE (Prop_fdre_C_Q)         0.141     0.976 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/txgen/TX_SM1/CORE_DOES_NO_HD_IFG.INT_IFG_DEL_MASKED_reg[7]/Q
                         net (fo=1, routed)           0.111     1.087    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/txgen/TX_SM1/INT_IFG_DEL_MASKED[7]
    SLICE_X8Y50          LUT6 (Prop_lut6_I1_O)        0.045     1.132 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/txgen/TX_SM1/IFG_COUNT[7]_i_1/O
                         net (fo=1, routed)           0.000     1.132    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/txgen/TX_SM1/IFG_COUNT[7]_i_1_n_0
    SLICE_X8Y50          FDRE                                         r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/txgen/TX_SM1/IFG_COUNT_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock mii_tx_clk_i rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  mii_tx_clk_i (IN)
                         net (fo=0)                   0.000     0.000    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk
    H16                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk_ibuf_i/O
                         net (fo=1, routed)           0.311     0.745    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk_ibuf
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.254     1.000 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/bufr_mii_tx_clk/O
                         net (fo=738, routed)         0.323     1.323    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/txgen/TX_SM1/tx_axi_clk
    SLICE_X8Y50          FDRE                                         r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/txgen/TX_SM1/IFG_COUNT_reg[7]/C
                         clock pessimism             -0.468     0.855    
    SLICE_X8Y50          FDRE (Hold_fdre_C_D)         0.121     0.976    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/txgen/TX_SM1/IFG_COUNT_reg[7]
  -------------------------------------------------------------------
                         required time                         -0.976    
                         arrival time                           1.132    
  -------------------------------------------------------------------
                         slack                                  0.156    

Slack (MET) :             0.157ns  (arrival time - required time)
  Source:                 eth_mac_block_1/user_side_FIFO/tx_fifo_i/gen_fd_addr.rd_start_addr_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by mii_tx_clk_i  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            eth_mac_block_1/user_side_FIFO/tx_fifo_i/rd_addr_txfer_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by mii_tx_clk_i  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             mii_tx_clk_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mii_tx_clk_i rise@0.000ns - mii_tx_clk_i rise@0.000ns)
  Data Path Delay:        0.242ns  (logic 0.141ns (58.206%)  route 0.101ns (41.794%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.286ns
    Source Clock Delay      (SCD):    0.800ns
    Clock Pessimism Removal (CPR):    0.472ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mii_tx_clk_i rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  mii_tx_clk_i (IN)
                         net (fo=0)                   0.000     0.000    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk
    H16                  IBUF (Prop_ibuf_I_O)         0.247     0.247 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk_ibuf_i/O
                         net (fo=1, routed)           0.206     0.453    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk_ibuf
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.092     0.545 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/bufr_mii_tx_clk/O
                         net (fo=738, routed)         0.255     0.800    eth_mac_block_1/user_side_FIFO/tx_fifo_i/tx_mac_aclk
    SLICE_X7Y77          FDRE                                         r  eth_mac_block_1/user_side_FIFO/tx_fifo_i/gen_fd_addr.rd_start_addr_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y77          FDRE (Prop_fdre_C_Q)         0.141     0.941 r  eth_mac_block_1/user_side_FIFO/tx_fifo_i/gen_fd_addr.rd_start_addr_reg[5]/Q
                         net (fo=1, routed)           0.101     1.042    eth_mac_block_1/user_side_FIFO/tx_fifo_i/rd_start_addr[5]
    SLICE_X5Y78          FDRE                                         r  eth_mac_block_1/user_side_FIFO/tx_fifo_i/rd_addr_txfer_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock mii_tx_clk_i rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  mii_tx_clk_i (IN)
                         net (fo=0)                   0.000     0.000    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk
    H16                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk_ibuf_i/O
                         net (fo=1, routed)           0.311     0.745    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk_ibuf
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.254     1.000 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/bufr_mii_tx_clk/O
                         net (fo=738, routed)         0.286     1.286    eth_mac_block_1/user_side_FIFO/tx_fifo_i/tx_mac_aclk
    SLICE_X5Y78          FDRE                                         r  eth_mac_block_1/user_side_FIFO/tx_fifo_i/rd_addr_txfer_reg[5]/C
                         clock pessimism             -0.472     0.814    
    SLICE_X5Y78          FDRE (Hold_fdre_C_D)         0.071     0.885    eth_mac_block_1/user_side_FIFO/tx_fifo_i/rd_addr_txfer_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.885    
                         arrival time                           1.042    
  -------------------------------------------------------------------
                         slack                                  0.157    

Slack (MET) :             0.158ns  (arrival time - required time)
  Source:                 eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/txgen/TX_SM1/PREAMBLE_PIPE_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by mii_tx_clk_i  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/txgen/TX_SM1/PREAMBLE_PIPE_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by mii_tx_clk_i  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             mii_tx_clk_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mii_tx_clk_i rise@0.000ns - mii_tx_clk_i rise@0.000ns)
  Data Path Delay:        0.244ns  (logic 0.141ns (57.830%)  route 0.103ns (42.170%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.298ns
    Source Clock Delay      (SCD):    0.810ns
    Clock Pessimism Removal (CPR):    0.472ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mii_tx_clk_i rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  mii_tx_clk_i (IN)
                         net (fo=0)                   0.000     0.000    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk
    H16                  IBUF (Prop_ibuf_I_O)         0.247     0.247 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk_ibuf_i/O
                         net (fo=1, routed)           0.206     0.453    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk_ibuf
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.092     0.545 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/bufr_mii_tx_clk/O
                         net (fo=738, routed)         0.265     0.810    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/txgen/TX_SM1/tx_axi_clk
    SLICE_X4Y56          FDRE                                         r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/txgen/TX_SM1/PREAMBLE_PIPE_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y56          FDRE (Prop_fdre_C_Q)         0.141     0.951 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/txgen/TX_SM1/PREAMBLE_PIPE_reg[10]/Q
                         net (fo=1, routed)           0.103     1.054    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/txgen/TX_SM1/PREAMBLE_PIPE_reg_n_0_[10]
    SLICE_X7Y55          FDRE                                         r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/txgen/TX_SM1/PREAMBLE_PIPE_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock mii_tx_clk_i rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  mii_tx_clk_i (IN)
                         net (fo=0)                   0.000     0.000    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk
    H16                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk_ibuf_i/O
                         net (fo=1, routed)           0.311     0.745    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk_ibuf
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.254     1.000 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/bufr_mii_tx_clk/O
                         net (fo=738, routed)         0.298     1.298    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/txgen/TX_SM1/tx_axi_clk
    SLICE_X7Y55          FDRE                                         r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/txgen/TX_SM1/PREAMBLE_PIPE_reg[11]/C
                         clock pessimism             -0.472     0.826    
    SLICE_X7Y55          FDRE (Hold_fdre_C_D)         0.070     0.896    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/txgen/TX_SM1/PREAMBLE_PIPE_reg[11]
  -------------------------------------------------------------------
                         required time                         -0.896    
                         arrival time                           1.054    
  -------------------------------------------------------------------
                         slack                                  0.158    

Slack (MET) :             0.160ns  (arrival time - required time)
  Source:                 eth_mac_block_1/user_side_FIFO/tx_fifo_i/resync_wr_frame_in_fifo/data_sync_reg0/C
                            (rising edge-triggered cell FDRE clocked by mii_tx_clk_i  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            eth_mac_block_1/user_side_FIFO/tx_fifo_i/resync_wr_frame_in_fifo/data_sync_reg1/D
                            (rising edge-triggered cell FDRE clocked by mii_tx_clk_i  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             mii_tx_clk_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mii_tx_clk_i rise@0.000ns - mii_tx_clk_i rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.164ns (74.580%)  route 0.056ns (25.420%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.308ns
    Source Clock Delay      (SCD):    0.822ns
    Clock Pessimism Removal (CPR):    0.486ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mii_tx_clk_i rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  mii_tx_clk_i (IN)
                         net (fo=0)                   0.000     0.000    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk
    H16                  IBUF (Prop_ibuf_I_O)         0.247     0.247 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk_ibuf_i/O
                         net (fo=1, routed)           0.206     0.453    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk_ibuf
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.092     0.545 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/bufr_mii_tx_clk/O
                         net (fo=738, routed)         0.277     0.822    eth_mac_block_1/user_side_FIFO/tx_fifo_i/resync_wr_frame_in_fifo/clk
    SLICE_X10Y76         FDRE                                         r  eth_mac_block_1/user_side_FIFO/tx_fifo_i/resync_wr_frame_in_fifo/data_sync_reg0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y76         FDRE (Prop_fdre_C_Q)         0.164     0.986 r  eth_mac_block_1/user_side_FIFO/tx_fifo_i/resync_wr_frame_in_fifo/data_sync_reg0/Q
                         net (fo=1, routed)           0.056     1.042    eth_mac_block_1/user_side_FIFO/tx_fifo_i/resync_wr_frame_in_fifo/data_sync0
    SLICE_X10Y76         FDRE                                         r  eth_mac_block_1/user_side_FIFO/tx_fifo_i/resync_wr_frame_in_fifo/data_sync_reg1/D
  -------------------------------------------------------------------    -------------------

                         (clock mii_tx_clk_i rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  mii_tx_clk_i (IN)
                         net (fo=0)                   0.000     0.000    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk
    H16                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk_ibuf_i/O
                         net (fo=1, routed)           0.311     0.745    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk_ibuf
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.254     1.000 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/bufr_mii_tx_clk/O
                         net (fo=738, routed)         0.308     1.308    eth_mac_block_1/user_side_FIFO/tx_fifo_i/resync_wr_frame_in_fifo/clk
    SLICE_X10Y76         FDRE                                         r  eth_mac_block_1/user_side_FIFO/tx_fifo_i/resync_wr_frame_in_fifo/data_sync_reg1/C
                         clock pessimism             -0.486     0.822    
    SLICE_X10Y76         FDRE (Hold_fdre_C_D)         0.060     0.882    eth_mac_block_1/user_side_FIFO/tx_fifo_i/resync_wr_frame_in_fifo/data_sync_reg1
  -------------------------------------------------------------------
                         required time                         -0.882    
                         arrival time                           1.042    
  -------------------------------------------------------------------
                         slack                                  0.160    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         mii_tx_clk_i
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { mii_tx_clk_i }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     BUFR/I              n/a            3.174         40.000      36.826     BUFR_X0Y5     eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/bufr_mii_tx_clk/I
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         40.000      37.424     RAMB36_X0Y15  eth_mac_block_1/user_side_FIFO/tx_fifo_i/tx_ramgen_i/mem_reg/CLKBWRCLK
Min Period        n/a     FDRE/C              n/a            1.474         40.000      38.526     OLOGIC_X0Y61  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_en_obuf_reg/C
Min Period        n/a     FDRE/C              n/a            1.474         40.000      38.526     OLOGIC_X0Y70  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_txd_obuf_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.474         40.000      38.526     OLOGIC_X0Y62  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_txd_obuf_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.474         40.000      38.526     OLOGIC_X0Y65  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_txd_obuf_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.474         40.000      38.526     OLOGIC_X0Y64  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_txd_obuf_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X15Y53  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_er_obuf_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X14Y55  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/pause_vector_tx_reg/C
Min Period        n/a     FDSE/C              n/a            1.000         40.000      39.000     SLICE_X13Y50  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/pfc_tx/FSM_onehot_legacy_state_reg[0]/C
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         20.000      19.020     SLICE_X10Y55  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/txgen/BYTECNTSRL/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         20.000      19.020     SLICE_X10Y55  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/txgen/BYTECNTSRL/CLK
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X28Y54  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/tx/pause_source_shift_reg[10]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X28Y53  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/tx/pause_source_shift_reg[15]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X28Y53  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/tx/pause_source_shift_reg[16]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X28Y53  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/tx/pause_source_shift_reg[17]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X28Y53  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/tx/pause_source_shift_reg[18]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X29Y53  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/tx/pause_source_shift_reg[23]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X29Y53  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/tx/pause_source_shift_reg[24]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X29Y53  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/tx/pause_source_shift_reg[25]/C
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         20.000      19.020     SLICE_X10Y55  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/txgen/BYTECNTSRL/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         20.000      19.020     SLICE_X10Y55  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/txgen/BYTECNTSRL/CLK
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X12Y73  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/sync_glbl_rstn_tx_clk/sync_rst0_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X14Y76  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/sync_int_tx_rst_mgmt_tx_clk/sync_rst0_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X15Y76  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/sync_tx_axi_rstn_tx_clk/sync_rst1_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X12Y73  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/tx_reset_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X9Y71   eth_mac_block_1/user_side_FIFO/tx_fifo_i/rd_data_pipe_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X9Y71   eth_mac_block_1/user_side_FIFO/tx_fifo_i/rd_data_pipe_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X9Y71   eth_mac_block_1/user_side_FIFO/tx_fifo_i/rd_data_pipe_reg[6]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X9Y71   eth_mac_block_1/user_side_FIFO/tx_fifo_i/rd_data_pipe_reg[7]/C



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        7.545ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.154ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.545ns  (required time - arrival time)
  Source:                 Inst_system_clocks/clkdiv/reset_gen/CLK
                            (rising edge-triggered cell SRL16E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Inst_system_clocks/clkdiv/d17_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.411ns  (logic 1.752ns (72.659%)  route 0.659ns (27.341%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.804ns = ( 14.804 - 10.000 ) 
    Source Clock Delay      (SCD):    5.100ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000     0.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.549     5.100    Inst_system_clocks/clkdiv/clk
    SLICE_X46Y87         SRL16E                                       r  Inst_system_clocks/clkdiv/reset_gen/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y87         SRL16E (Prop_srl16e_CLK_Q)
                                                      1.628     6.728 r  Inst_system_clocks/clkdiv/reset_gen/Q
                         net (fo=2, routed)           0.659     7.388    Inst_system_clocks/clkdiv/rst_b
    SLICE_X48Y85         LUT3 (Prop_lut3_I1_O)        0.124     7.512 r  Inst_system_clocks/clkdiv/d17_i_1/O
                         net (fo=1, routed)           0.000     7.512    Inst_system_clocks/clkdiv/d17_i_1_n_0
    SLICE_X48Y85         FDRE                                         r  Inst_system_clocks/clkdiv/d17_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000    10.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.433    14.804    Inst_system_clocks/clkdiv/clk
    SLICE_X48Y85         FDRE                                         r  Inst_system_clocks/clkdiv/d17_reg/C
                         clock pessimism              0.259    15.063    
                         clock uncertainty           -0.035    15.028    
    SLICE_X48Y85         FDRE (Setup_fdre_C_D)        0.029    15.057    Inst_system_clocks/clkdiv/d17_reg
  -------------------------------------------------------------------
                         required time                         15.057    
                         arrival time                          -7.512    
  -------------------------------------------------------------------
                         slack                                  7.545    

Slack (MET) :             7.830ns  (required time - arrival time)
  Source:                 Inst_system_clocks/clkdiv/cnt_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Inst_system_clocks/clkdiv/cnt_reg[16]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.175ns  (logic 1.695ns (77.914%)  route 0.480ns (22.086%))
  Logic Levels:           5  (CARRY4=5)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.801ns = ( 14.801 - 10.000 ) 
    Source Clock Delay      (SCD):    5.095ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000     0.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.544     5.095    Inst_system_clocks/clkdiv/clk
    SLICE_X47Y82         FDCE                                         r  Inst_system_clocks/clkdiv/cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y82         FDCE (Prop_fdce_C_Q)         0.456     5.551 r  Inst_system_clocks/clkdiv/cnt_reg[1]/Q
                         net (fo=1, routed)           0.480     6.032    Inst_system_clocks/clkdiv/cnt_reg_n_0_[1]
    SLICE_X47Y82         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     6.706 r  Inst_system_clocks/clkdiv/cnt_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.706    Inst_system_clocks/clkdiv/cnt_reg[0]_i_1_n_0
    SLICE_X47Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.820 r  Inst_system_clocks/clkdiv/cnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.820    Inst_system_clocks/clkdiv/cnt_reg[4]_i_1_n_0
    SLICE_X47Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.934 r  Inst_system_clocks/clkdiv/cnt_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.934    Inst_system_clocks/clkdiv/cnt_reg[8]_i_1_n_0
    SLICE_X47Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.048 r  Inst_system_clocks/clkdiv/cnt_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.048    Inst_system_clocks/clkdiv/cnt_reg[12]_i_1_n_0
    SLICE_X47Y86         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     7.271 r  Inst_system_clocks/clkdiv/cnt_reg[16]_i_1/O[0]
                         net (fo=1, routed)           0.000     7.271    Inst_system_clocks/clkdiv/cnt_reg[16]_i_1_n_7
    SLICE_X47Y86         FDCE                                         r  Inst_system_clocks/clkdiv/cnt_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000    10.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.430    14.801    Inst_system_clocks/clkdiv/clk
    SLICE_X47Y86         FDCE                                         r  Inst_system_clocks/clkdiv/cnt_reg[16]/C
                         clock pessimism              0.273    15.074    
                         clock uncertainty           -0.035    15.039    
    SLICE_X47Y86         FDCE (Setup_fdce_C_D)        0.062    15.101    Inst_system_clocks/clkdiv/cnt_reg[16]
  -------------------------------------------------------------------
                         required time                         15.101    
                         arrival time                          -7.271    
  -------------------------------------------------------------------
                         slack                                  7.830    

Slack (MET) :             7.833ns  (required time - arrival time)
  Source:                 Inst_system_clocks/clkdiv/cnt_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Inst_system_clocks/clkdiv/cnt_reg[13]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.172ns  (logic 1.692ns (77.883%)  route 0.480ns (22.117%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.801ns = ( 14.801 - 10.000 ) 
    Source Clock Delay      (SCD):    5.095ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000     0.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.544     5.095    Inst_system_clocks/clkdiv/clk
    SLICE_X47Y82         FDCE                                         r  Inst_system_clocks/clkdiv/cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y82         FDCE (Prop_fdce_C_Q)         0.456     5.551 r  Inst_system_clocks/clkdiv/cnt_reg[1]/Q
                         net (fo=1, routed)           0.480     6.032    Inst_system_clocks/clkdiv/cnt_reg_n_0_[1]
    SLICE_X47Y82         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     6.706 r  Inst_system_clocks/clkdiv/cnt_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.706    Inst_system_clocks/clkdiv/cnt_reg[0]_i_1_n_0
    SLICE_X47Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.820 r  Inst_system_clocks/clkdiv/cnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.820    Inst_system_clocks/clkdiv/cnt_reg[4]_i_1_n_0
    SLICE_X47Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.934 r  Inst_system_clocks/clkdiv/cnt_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.934    Inst_system_clocks/clkdiv/cnt_reg[8]_i_1_n_0
    SLICE_X47Y85         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.268 r  Inst_system_clocks/clkdiv/cnt_reg[12]_i_1/O[1]
                         net (fo=1, routed)           0.000     7.268    Inst_system_clocks/clkdiv/cnt_reg[12]_i_1_n_6
    SLICE_X47Y85         FDCE                                         r  Inst_system_clocks/clkdiv/cnt_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000    10.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.430    14.801    Inst_system_clocks/clkdiv/clk
    SLICE_X47Y85         FDCE                                         r  Inst_system_clocks/clkdiv/cnt_reg[13]/C
                         clock pessimism              0.273    15.074    
                         clock uncertainty           -0.035    15.039    
    SLICE_X47Y85         FDCE (Setup_fdce_C_D)        0.062    15.101    Inst_system_clocks/clkdiv/cnt_reg[13]
  -------------------------------------------------------------------
                         required time                         15.101    
                         arrival time                          -7.268    
  -------------------------------------------------------------------
                         slack                                  7.833    

Slack (MET) :             7.854ns  (required time - arrival time)
  Source:                 Inst_system_clocks/clkdiv/cnt_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Inst_system_clocks/clkdiv/cnt_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.151ns  (logic 1.671ns (77.667%)  route 0.480ns (22.333%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.801ns = ( 14.801 - 10.000 ) 
    Source Clock Delay      (SCD):    5.095ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000     0.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.544     5.095    Inst_system_clocks/clkdiv/clk
    SLICE_X47Y82         FDCE                                         r  Inst_system_clocks/clkdiv/cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y82         FDCE (Prop_fdce_C_Q)         0.456     5.551 r  Inst_system_clocks/clkdiv/cnt_reg[1]/Q
                         net (fo=1, routed)           0.480     6.032    Inst_system_clocks/clkdiv/cnt_reg_n_0_[1]
    SLICE_X47Y82         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     6.706 r  Inst_system_clocks/clkdiv/cnt_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.706    Inst_system_clocks/clkdiv/cnt_reg[0]_i_1_n_0
    SLICE_X47Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.820 r  Inst_system_clocks/clkdiv/cnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.820    Inst_system_clocks/clkdiv/cnt_reg[4]_i_1_n_0
    SLICE_X47Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.934 r  Inst_system_clocks/clkdiv/cnt_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.934    Inst_system_clocks/clkdiv/cnt_reg[8]_i_1_n_0
    SLICE_X47Y85         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.247 r  Inst_system_clocks/clkdiv/cnt_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     7.247    Inst_system_clocks/clkdiv/cnt_reg[12]_i_1_n_4
    SLICE_X47Y85         FDCE                                         r  Inst_system_clocks/clkdiv/cnt_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000    10.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.430    14.801    Inst_system_clocks/clkdiv/clk
    SLICE_X47Y85         FDCE                                         r  Inst_system_clocks/clkdiv/cnt_reg[15]/C
                         clock pessimism              0.273    15.074    
                         clock uncertainty           -0.035    15.039    
    SLICE_X47Y85         FDCE (Setup_fdce_C_D)        0.062    15.101    Inst_system_clocks/clkdiv/cnt_reg[15]
  -------------------------------------------------------------------
                         required time                         15.101    
                         arrival time                          -7.247    
  -------------------------------------------------------------------
                         slack                                  7.854    

Slack (MET) :             7.928ns  (required time - arrival time)
  Source:                 Inst_system_clocks/clkdiv/cnt_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Inst_system_clocks/clkdiv/cnt_reg[14]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.077ns  (logic 1.597ns (76.872%)  route 0.480ns (23.128%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.801ns = ( 14.801 - 10.000 ) 
    Source Clock Delay      (SCD):    5.095ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000     0.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.544     5.095    Inst_system_clocks/clkdiv/clk
    SLICE_X47Y82         FDCE                                         r  Inst_system_clocks/clkdiv/cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y82         FDCE (Prop_fdce_C_Q)         0.456     5.551 r  Inst_system_clocks/clkdiv/cnt_reg[1]/Q
                         net (fo=1, routed)           0.480     6.032    Inst_system_clocks/clkdiv/cnt_reg_n_0_[1]
    SLICE_X47Y82         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     6.706 r  Inst_system_clocks/clkdiv/cnt_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.706    Inst_system_clocks/clkdiv/cnt_reg[0]_i_1_n_0
    SLICE_X47Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.820 r  Inst_system_clocks/clkdiv/cnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.820    Inst_system_clocks/clkdiv/cnt_reg[4]_i_1_n_0
    SLICE_X47Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.934 r  Inst_system_clocks/clkdiv/cnt_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.934    Inst_system_clocks/clkdiv/cnt_reg[8]_i_1_n_0
    SLICE_X47Y85         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.173 r  Inst_system_clocks/clkdiv/cnt_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000     7.173    Inst_system_clocks/clkdiv/cnt_reg[12]_i_1_n_5
    SLICE_X47Y85         FDCE                                         r  Inst_system_clocks/clkdiv/cnt_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000    10.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.430    14.801    Inst_system_clocks/clkdiv/clk
    SLICE_X47Y85         FDCE                                         r  Inst_system_clocks/clkdiv/cnt_reg[14]/C
                         clock pessimism              0.273    15.074    
                         clock uncertainty           -0.035    15.039    
    SLICE_X47Y85         FDCE (Setup_fdce_C_D)        0.062    15.101    Inst_system_clocks/clkdiv/cnt_reg[14]
  -------------------------------------------------------------------
                         required time                         15.101    
                         arrival time                          -7.173    
  -------------------------------------------------------------------
                         slack                                  7.928    

Slack (MET) :             7.944ns  (required time - arrival time)
  Source:                 Inst_system_clocks/clkdiv/cnt_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Inst_system_clocks/clkdiv/cnt_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.061ns  (logic 1.581ns (76.692%)  route 0.480ns (23.308%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.801ns = ( 14.801 - 10.000 ) 
    Source Clock Delay      (SCD):    5.095ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000     0.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.544     5.095    Inst_system_clocks/clkdiv/clk
    SLICE_X47Y82         FDCE                                         r  Inst_system_clocks/clkdiv/cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y82         FDCE (Prop_fdce_C_Q)         0.456     5.551 r  Inst_system_clocks/clkdiv/cnt_reg[1]/Q
                         net (fo=1, routed)           0.480     6.032    Inst_system_clocks/clkdiv/cnt_reg_n_0_[1]
    SLICE_X47Y82         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     6.706 r  Inst_system_clocks/clkdiv/cnt_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.706    Inst_system_clocks/clkdiv/cnt_reg[0]_i_1_n_0
    SLICE_X47Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.820 r  Inst_system_clocks/clkdiv/cnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.820    Inst_system_clocks/clkdiv/cnt_reg[4]_i_1_n_0
    SLICE_X47Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.934 r  Inst_system_clocks/clkdiv/cnt_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.934    Inst_system_clocks/clkdiv/cnt_reg[8]_i_1_n_0
    SLICE_X47Y85         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     7.157 r  Inst_system_clocks/clkdiv/cnt_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000     7.157    Inst_system_clocks/clkdiv/cnt_reg[12]_i_1_n_7
    SLICE_X47Y85         FDCE                                         r  Inst_system_clocks/clkdiv/cnt_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000    10.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.430    14.801    Inst_system_clocks/clkdiv/clk
    SLICE_X47Y85         FDCE                                         r  Inst_system_clocks/clkdiv/cnt_reg[12]/C
                         clock pessimism              0.273    15.074    
                         clock uncertainty           -0.035    15.039    
    SLICE_X47Y85         FDCE (Setup_fdce_C_D)        0.062    15.101    Inst_system_clocks/clkdiv/cnt_reg[12]
  -------------------------------------------------------------------
                         required time                         15.101    
                         arrival time                          -7.157    
  -------------------------------------------------------------------
                         slack                                  7.944    

Slack (MET) :             7.946ns  (required time - arrival time)
  Source:                 Inst_system_clocks/clkdiv/cnt_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Inst_system_clocks/clkdiv/cnt_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.058ns  (logic 1.578ns (76.658%)  route 0.480ns (23.342%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.800ns = ( 14.800 - 10.000 ) 
    Source Clock Delay      (SCD):    5.095ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000     0.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.544     5.095    Inst_system_clocks/clkdiv/clk
    SLICE_X47Y82         FDCE                                         r  Inst_system_clocks/clkdiv/cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y82         FDCE (Prop_fdce_C_Q)         0.456     5.551 r  Inst_system_clocks/clkdiv/cnt_reg[1]/Q
                         net (fo=1, routed)           0.480     6.032    Inst_system_clocks/clkdiv/cnt_reg_n_0_[1]
    SLICE_X47Y82         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     6.706 r  Inst_system_clocks/clkdiv/cnt_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.706    Inst_system_clocks/clkdiv/cnt_reg[0]_i_1_n_0
    SLICE_X47Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.820 r  Inst_system_clocks/clkdiv/cnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.820    Inst_system_clocks/clkdiv/cnt_reg[4]_i_1_n_0
    SLICE_X47Y84         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.154 r  Inst_system_clocks/clkdiv/cnt_reg[8]_i_1/O[1]
                         net (fo=1, routed)           0.000     7.154    Inst_system_clocks/clkdiv/cnt_reg[8]_i_1_n_6
    SLICE_X47Y84         FDCE                                         r  Inst_system_clocks/clkdiv/cnt_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000    10.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.429    14.800    Inst_system_clocks/clkdiv/clk
    SLICE_X47Y84         FDCE                                         r  Inst_system_clocks/clkdiv/cnt_reg[9]/C
                         clock pessimism              0.273    15.073    
                         clock uncertainty           -0.035    15.038    
    SLICE_X47Y84         FDCE (Setup_fdce_C_D)        0.062    15.100    Inst_system_clocks/clkdiv/cnt_reg[9]
  -------------------------------------------------------------------
                         required time                         15.100    
                         arrival time                          -7.154    
  -------------------------------------------------------------------
                         slack                                  7.946    

Slack (MET) :             7.967ns  (required time - arrival time)
  Source:                 Inst_system_clocks/clkdiv/cnt_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Inst_system_clocks/clkdiv/cnt_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.037ns  (logic 1.557ns (76.418%)  route 0.480ns (23.582%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.800ns = ( 14.800 - 10.000 ) 
    Source Clock Delay      (SCD):    5.095ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000     0.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.544     5.095    Inst_system_clocks/clkdiv/clk
    SLICE_X47Y82         FDCE                                         r  Inst_system_clocks/clkdiv/cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y82         FDCE (Prop_fdce_C_Q)         0.456     5.551 r  Inst_system_clocks/clkdiv/cnt_reg[1]/Q
                         net (fo=1, routed)           0.480     6.032    Inst_system_clocks/clkdiv/cnt_reg_n_0_[1]
    SLICE_X47Y82         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     6.706 r  Inst_system_clocks/clkdiv/cnt_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.706    Inst_system_clocks/clkdiv/cnt_reg[0]_i_1_n_0
    SLICE_X47Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.820 r  Inst_system_clocks/clkdiv/cnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.820    Inst_system_clocks/clkdiv/cnt_reg[4]_i_1_n_0
    SLICE_X47Y84         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.133 r  Inst_system_clocks/clkdiv/cnt_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     7.133    Inst_system_clocks/clkdiv/cnt_reg[8]_i_1_n_4
    SLICE_X47Y84         FDCE                                         r  Inst_system_clocks/clkdiv/cnt_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000    10.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.429    14.800    Inst_system_clocks/clkdiv/clk
    SLICE_X47Y84         FDCE                                         r  Inst_system_clocks/clkdiv/cnt_reg[11]/C
                         clock pessimism              0.273    15.073    
                         clock uncertainty           -0.035    15.038    
    SLICE_X47Y84         FDCE (Setup_fdce_C_D)        0.062    15.100    Inst_system_clocks/clkdiv/cnt_reg[11]
  -------------------------------------------------------------------
                         required time                         15.100    
                         arrival time                          -7.133    
  -------------------------------------------------------------------
                         slack                                  7.967    

Slack (MET) :             8.041ns  (required time - arrival time)
  Source:                 Inst_system_clocks/clkdiv/cnt_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Inst_system_clocks/clkdiv/cnt_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.963ns  (logic 1.483ns (75.529%)  route 0.480ns (24.471%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.800ns = ( 14.800 - 10.000 ) 
    Source Clock Delay      (SCD):    5.095ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000     0.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.544     5.095    Inst_system_clocks/clkdiv/clk
    SLICE_X47Y82         FDCE                                         r  Inst_system_clocks/clkdiv/cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y82         FDCE (Prop_fdce_C_Q)         0.456     5.551 r  Inst_system_clocks/clkdiv/cnt_reg[1]/Q
                         net (fo=1, routed)           0.480     6.032    Inst_system_clocks/clkdiv/cnt_reg_n_0_[1]
    SLICE_X47Y82         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     6.706 r  Inst_system_clocks/clkdiv/cnt_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.706    Inst_system_clocks/clkdiv/cnt_reg[0]_i_1_n_0
    SLICE_X47Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.820 r  Inst_system_clocks/clkdiv/cnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.820    Inst_system_clocks/clkdiv/cnt_reg[4]_i_1_n_0
    SLICE_X47Y84         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.059 r  Inst_system_clocks/clkdiv/cnt_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000     7.059    Inst_system_clocks/clkdiv/cnt_reg[8]_i_1_n_5
    SLICE_X47Y84         FDCE                                         r  Inst_system_clocks/clkdiv/cnt_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000    10.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.429    14.800    Inst_system_clocks/clkdiv/clk
    SLICE_X47Y84         FDCE                                         r  Inst_system_clocks/clkdiv/cnt_reg[10]/C
                         clock pessimism              0.273    15.073    
                         clock uncertainty           -0.035    15.038    
    SLICE_X47Y84         FDCE (Setup_fdce_C_D)        0.062    15.100    Inst_system_clocks/clkdiv/cnt_reg[10]
  -------------------------------------------------------------------
                         required time                         15.100    
                         arrival time                          -7.059    
  -------------------------------------------------------------------
                         slack                                  8.041    

Slack (MET) :             8.057ns  (required time - arrival time)
  Source:                 Inst_system_clocks/clkdiv/cnt_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Inst_system_clocks/clkdiv/cnt_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.947ns  (logic 1.467ns (75.328%)  route 0.480ns (24.672%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.800ns = ( 14.800 - 10.000 ) 
    Source Clock Delay      (SCD):    5.095ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000     0.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.544     5.095    Inst_system_clocks/clkdiv/clk
    SLICE_X47Y82         FDCE                                         r  Inst_system_clocks/clkdiv/cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y82         FDCE (Prop_fdce_C_Q)         0.456     5.551 r  Inst_system_clocks/clkdiv/cnt_reg[1]/Q
                         net (fo=1, routed)           0.480     6.032    Inst_system_clocks/clkdiv/cnt_reg_n_0_[1]
    SLICE_X47Y82         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     6.706 r  Inst_system_clocks/clkdiv/cnt_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.706    Inst_system_clocks/clkdiv/cnt_reg[0]_i_1_n_0
    SLICE_X47Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.820 r  Inst_system_clocks/clkdiv/cnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.820    Inst_system_clocks/clkdiv/cnt_reg[4]_i_1_n_0
    SLICE_X47Y84         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     7.043 r  Inst_system_clocks/clkdiv/cnt_reg[8]_i_1/O[0]
                         net (fo=1, routed)           0.000     7.043    Inst_system_clocks/clkdiv/cnt_reg[8]_i_1_n_7
    SLICE_X47Y84         FDCE                                         r  Inst_system_clocks/clkdiv/cnt_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000    10.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.429    14.800    Inst_system_clocks/clkdiv/clk
    SLICE_X47Y84         FDCE                                         r  Inst_system_clocks/clkdiv/cnt_reg[8]/C
                         clock pessimism              0.273    15.073    
                         clock uncertainty           -0.035    15.038    
    SLICE_X47Y84         FDCE (Setup_fdce_C_D)        0.062    15.100    Inst_system_clocks/clkdiv/cnt_reg[8]
  -------------------------------------------------------------------
                         required time                         15.100    
                         arrival time                          -7.043    
  -------------------------------------------------------------------
                         slack                                  8.057    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.154ns  (arrival time - required time)
  Source:                 Inst_system_clocks/clkdiv/d17_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Inst_system_clocks/d17_d_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.229ns  (logic 0.141ns (61.696%)  route 0.088ns (38.304%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.985ns
    Source Clock Delay      (SCD):    1.471ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000     0.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=22, routed)          0.558     1.471    Inst_system_clocks/clkdiv/clk
    SLICE_X48Y85         FDRE                                         r  Inst_system_clocks/clkdiv/d17_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y85         FDRE (Prop_fdre_C_Q)         0.141     1.612 r  Inst_system_clocks/clkdiv/d17_reg/Q
                         net (fo=3, routed)           0.088     1.700    Inst_system_clocks/d17
    SLICE_X48Y85         FDRE                                         r  Inst_system_clocks/d17_d_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000     0.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=22, routed)          0.826     1.985    Inst_system_clocks/sysclk_p
    SLICE_X48Y85         FDRE                                         r  Inst_system_clocks/d17_d_reg/C
                         clock pessimism             -0.513     1.471    
    SLICE_X48Y85         FDRE (Hold_fdre_C_D)         0.075     1.546    Inst_system_clocks/d17_d_reg
  -------------------------------------------------------------------
                         required time                         -1.546    
                         arrival time                           1.700    
  -------------------------------------------------------------------
                         slack                                  0.154    

Slack (MET) :             0.196ns  (arrival time - required time)
  Source:                 Inst_system_clocks/d17_d_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Inst_system_clocks/rst_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.288ns  (logic 0.227ns (78.877%)  route 0.061ns (21.123%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.985ns
    Source Clock Delay      (SCD):    1.471ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000     0.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=22, routed)          0.558     1.471    Inst_system_clocks/sysclk_p
    SLICE_X48Y85         FDRE                                         r  Inst_system_clocks/d17_d_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y85         FDRE (Prop_fdre_C_Q)         0.128     1.599 r  Inst_system_clocks/d17_d_reg/Q
                         net (fo=1, routed)           0.061     1.660    Inst_system_clocks/d17_d
    SLICE_X48Y85         LUT4 (Prop_lut4_I2_O)        0.099     1.759 r  Inst_system_clocks/rst_i_1/O
                         net (fo=1, routed)           0.000     1.759    Inst_system_clocks/rst_i_1_n_0
    SLICE_X48Y85         FDRE                                         r  Inst_system_clocks/rst_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000     0.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=22, routed)          0.826     1.985    Inst_system_clocks/sysclk_p
    SLICE_X48Y85         FDRE                                         r  Inst_system_clocks/rst_reg/C
                         clock pessimism             -0.513     1.471    
    SLICE_X48Y85         FDRE (Hold_fdre_C_D)         0.092     1.563    Inst_system_clocks/rst_reg
  -------------------------------------------------------------------
                         required time                         -1.563    
                         arrival time                           1.759    
  -------------------------------------------------------------------
                         slack                                  0.196    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 Inst_system_clocks/clkdiv/cnt_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Inst_system_clocks/clkdiv/cnt_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.983ns
    Source Clock Delay      (SCD):    1.469ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000     0.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=22, routed)          0.556     1.469    Inst_system_clocks/clkdiv/clk
    SLICE_X47Y85         FDCE                                         r  Inst_system_clocks/clkdiv/cnt_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y85         FDCE (Prop_fdce_C_Q)         0.141     1.610 r  Inst_system_clocks/clkdiv/cnt_reg[15]/Q
                         net (fo=1, routed)           0.108     1.719    Inst_system_clocks/clkdiv/cnt_reg_n_0_[15]
    SLICE_X47Y85         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.827 r  Inst_system_clocks/clkdiv/cnt_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.827    Inst_system_clocks/clkdiv/cnt_reg[12]_i_1_n_4
    SLICE_X47Y85         FDCE                                         r  Inst_system_clocks/clkdiv/cnt_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000     0.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=22, routed)          0.825     1.983    Inst_system_clocks/clkdiv/clk
    SLICE_X47Y85         FDCE                                         r  Inst_system_clocks/clkdiv/cnt_reg[15]/C
                         clock pessimism             -0.513     1.469    
    SLICE_X47Y85         FDCE (Hold_fdce_C_D)         0.105     1.574    Inst_system_clocks/clkdiv/cnt_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.574    
                         arrival time                           1.827    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 Inst_system_clocks/clkdiv/cnt_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Inst_system_clocks/clkdiv/cnt_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.981ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000     0.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=22, routed)          0.555     1.468    Inst_system_clocks/clkdiv/clk
    SLICE_X47Y83         FDCE                                         r  Inst_system_clocks/clkdiv/cnt_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y83         FDCE (Prop_fdce_C_Q)         0.141     1.609 r  Inst_system_clocks/clkdiv/cnt_reg[7]/Q
                         net (fo=1, routed)           0.108     1.718    Inst_system_clocks/clkdiv/cnt_reg_n_0_[7]
    SLICE_X47Y83         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.826 r  Inst_system_clocks/clkdiv/cnt_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.826    Inst_system_clocks/clkdiv/cnt_reg[4]_i_1_n_4
    SLICE_X47Y83         FDCE                                         r  Inst_system_clocks/clkdiv/cnt_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000     0.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=22, routed)          0.823     1.981    Inst_system_clocks/clkdiv/clk
    SLICE_X47Y83         FDCE                                         r  Inst_system_clocks/clkdiv/cnt_reg[7]/C
                         clock pessimism             -0.512     1.468    
    SLICE_X47Y83         FDCE (Hold_fdce_C_D)         0.105     1.573    Inst_system_clocks/clkdiv/cnt_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.573    
                         arrival time                           1.826    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 Inst_system_clocks/clkdiv/cnt_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Inst_system_clocks/clkdiv/cnt_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.982ns
    Source Clock Delay      (SCD):    1.469ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000     0.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=22, routed)          0.556     1.469    Inst_system_clocks/clkdiv/clk
    SLICE_X47Y84         FDCE                                         r  Inst_system_clocks/clkdiv/cnt_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y84         FDCE (Prop_fdce_C_Q)         0.141     1.610 r  Inst_system_clocks/clkdiv/cnt_reg[11]/Q
                         net (fo=1, routed)           0.108     1.719    Inst_system_clocks/clkdiv/cnt_reg_n_0_[11]
    SLICE_X47Y84         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.827 r  Inst_system_clocks/clkdiv/cnt_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.827    Inst_system_clocks/clkdiv/cnt_reg[8]_i_1_n_4
    SLICE_X47Y84         FDCE                                         r  Inst_system_clocks/clkdiv/cnt_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000     0.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=22, routed)          0.824     1.982    Inst_system_clocks/clkdiv/clk
    SLICE_X47Y84         FDCE                                         r  Inst_system_clocks/clkdiv/cnt_reg[11]/C
                         clock pessimism             -0.512     1.469    
    SLICE_X47Y84         FDCE (Hold_fdce_C_D)         0.105     1.574    Inst_system_clocks/clkdiv/cnt_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.574    
                         arrival time                           1.827    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 Inst_system_clocks/clkdiv/cnt_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Inst_system_clocks/clkdiv/cnt_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.980ns
    Source Clock Delay      (SCD):    1.467ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000     0.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=22, routed)          0.554     1.467    Inst_system_clocks/clkdiv/clk
    SLICE_X47Y82         FDCE                                         r  Inst_system_clocks/clkdiv/cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y82         FDCE (Prop_fdce_C_Q)         0.141     1.608 r  Inst_system_clocks/clkdiv/cnt_reg[3]/Q
                         net (fo=1, routed)           0.108     1.717    Inst_system_clocks/clkdiv/cnt_reg_n_0_[3]
    SLICE_X47Y82         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.825 r  Inst_system_clocks/clkdiv/cnt_reg[0]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.825    Inst_system_clocks/clkdiv/cnt_reg[0]_i_1_n_4
    SLICE_X47Y82         FDCE                                         r  Inst_system_clocks/clkdiv/cnt_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000     0.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=22, routed)          0.822     1.980    Inst_system_clocks/clkdiv/clk
    SLICE_X47Y82         FDCE                                         r  Inst_system_clocks/clkdiv/cnt_reg[3]/C
                         clock pessimism             -0.512     1.467    
    SLICE_X47Y82         FDCE (Hold_fdce_C_D)         0.105     1.572    Inst_system_clocks/clkdiv/cnt_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.572    
                         arrival time                           1.825    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 Inst_system_clocks/clkdiv/cnt_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Inst_system_clocks/clkdiv/cnt_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.256ns (70.880%)  route 0.105ns (29.120%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.983ns
    Source Clock Delay      (SCD):    1.469ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000     0.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=22, routed)          0.556     1.469    Inst_system_clocks/clkdiv/clk
    SLICE_X47Y85         FDCE                                         r  Inst_system_clocks/clkdiv/cnt_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y85         FDCE (Prop_fdce_C_Q)         0.141     1.610 r  Inst_system_clocks/clkdiv/cnt_reg[12]/Q
                         net (fo=1, routed)           0.105     1.716    Inst_system_clocks/clkdiv/cnt_reg_n_0_[12]
    SLICE_X47Y85         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.831 r  Inst_system_clocks/clkdiv/cnt_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.831    Inst_system_clocks/clkdiv/cnt_reg[12]_i_1_n_7
    SLICE_X47Y85         FDCE                                         r  Inst_system_clocks/clkdiv/cnt_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000     0.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=22, routed)          0.825     1.983    Inst_system_clocks/clkdiv/clk
    SLICE_X47Y85         FDCE                                         r  Inst_system_clocks/clkdiv/cnt_reg[12]/C
                         clock pessimism             -0.513     1.469    
    SLICE_X47Y85         FDCE (Hold_fdce_C_D)         0.105     1.574    Inst_system_clocks/clkdiv/cnt_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.574    
                         arrival time                           1.831    
  -------------------------------------------------------------------
                         slack                                  0.256    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 Inst_system_clocks/clkdiv/cnt_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Inst_system_clocks/clkdiv/cnt_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.256ns (70.880%)  route 0.105ns (29.120%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.981ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000     0.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=22, routed)          0.555     1.468    Inst_system_clocks/clkdiv/clk
    SLICE_X47Y83         FDCE                                         r  Inst_system_clocks/clkdiv/cnt_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y83         FDCE (Prop_fdce_C_Q)         0.141     1.609 r  Inst_system_clocks/clkdiv/cnt_reg[4]/Q
                         net (fo=1, routed)           0.105     1.715    Inst_system_clocks/clkdiv/cnt_reg_n_0_[4]
    SLICE_X47Y83         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.830 r  Inst_system_clocks/clkdiv/cnt_reg[4]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.830    Inst_system_clocks/clkdiv/cnt_reg[4]_i_1_n_7
    SLICE_X47Y83         FDCE                                         r  Inst_system_clocks/clkdiv/cnt_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000     0.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=22, routed)          0.823     1.981    Inst_system_clocks/clkdiv/clk
    SLICE_X47Y83         FDCE                                         r  Inst_system_clocks/clkdiv/cnt_reg[4]/C
                         clock pessimism             -0.512     1.468    
    SLICE_X47Y83         FDCE (Hold_fdce_C_D)         0.105     1.573    Inst_system_clocks/clkdiv/cnt_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.573    
                         arrival time                           1.830    
  -------------------------------------------------------------------
                         slack                                  0.256    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 Inst_system_clocks/clkdiv/cnt_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Inst_system_clocks/clkdiv/cnt_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.256ns (70.880%)  route 0.105ns (29.120%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.982ns
    Source Clock Delay      (SCD):    1.469ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000     0.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=22, routed)          0.556     1.469    Inst_system_clocks/clkdiv/clk
    SLICE_X47Y84         FDCE                                         r  Inst_system_clocks/clkdiv/cnt_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y84         FDCE (Prop_fdce_C_Q)         0.141     1.610 r  Inst_system_clocks/clkdiv/cnt_reg[8]/Q
                         net (fo=1, routed)           0.105     1.716    Inst_system_clocks/clkdiv/cnt_reg_n_0_[8]
    SLICE_X47Y84         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.831 r  Inst_system_clocks/clkdiv/cnt_reg[8]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.831    Inst_system_clocks/clkdiv/cnt_reg[8]_i_1_n_7
    SLICE_X47Y84         FDCE                                         r  Inst_system_clocks/clkdiv/cnt_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000     0.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=22, routed)          0.824     1.982    Inst_system_clocks/clkdiv/clk
    SLICE_X47Y84         FDCE                                         r  Inst_system_clocks/clkdiv/cnt_reg[8]/C
                         clock pessimism             -0.512     1.469    
    SLICE_X47Y84         FDCE (Hold_fdce_C_D)         0.105     1.574    Inst_system_clocks/clkdiv/cnt_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.574    
                         arrival time                           1.831    
  -------------------------------------------------------------------
                         slack                                  0.256    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 Inst_system_clocks/clkdiv/cnt_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Inst_system_clocks/clkdiv/cnt_reg[14]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.252ns (69.733%)  route 0.109ns (30.267%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.983ns
    Source Clock Delay      (SCD):    1.469ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000     0.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=22, routed)          0.556     1.469    Inst_system_clocks/clkdiv/clk
    SLICE_X47Y85         FDCE                                         r  Inst_system_clocks/clkdiv/cnt_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y85         FDCE (Prop_fdce_C_Q)         0.141     1.610 r  Inst_system_clocks/clkdiv/cnt_reg[14]/Q
                         net (fo=1, routed)           0.109     1.720    Inst_system_clocks/clkdiv/cnt_reg_n_0_[14]
    SLICE_X47Y85         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.831 r  Inst_system_clocks/clkdiv/cnt_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.831    Inst_system_clocks/clkdiv/cnt_reg[12]_i_1_n_5
    SLICE_X47Y85         FDCE                                         r  Inst_system_clocks/clkdiv/cnt_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000     0.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=22, routed)          0.825     1.983    Inst_system_clocks/clkdiv/clk
    SLICE_X47Y85         FDCE                                         r  Inst_system_clocks/clkdiv/cnt_reg[14]/C
                         clock pessimism             -0.513     1.469    
    SLICE_X47Y85         FDCE (Hold_fdce_C_D)         0.105     1.574    Inst_system_clocks/clkdiv/cnt_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.574    
                         arrival time                           1.831    
  -------------------------------------------------------------------
                         slack                                  0.256    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_base_xc7a_i }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I             n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16   clk_base_xc7a_i_IBUF_BUFG_inst/I
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  Inst_system_clocks/MMCME2_ADV_TX_PLL/CLKIN1
Min Period        n/a     FDCE/C             n/a            1.000         10.000      9.000      SLICE_X47Y82     Inst_system_clocks/clkdiv/cnt_reg[0]/C
Min Period        n/a     FDCE/C             n/a            1.000         10.000      9.000      SLICE_X47Y84     Inst_system_clocks/clkdiv/cnt_reg[10]/C
Min Period        n/a     FDCE/C             n/a            1.000         10.000      9.000      SLICE_X47Y84     Inst_system_clocks/clkdiv/cnt_reg[11]/C
Min Period        n/a     FDCE/C             n/a            1.000         10.000      9.000      SLICE_X47Y85     Inst_system_clocks/clkdiv/cnt_reg[12]/C
Min Period        n/a     FDCE/C             n/a            1.000         10.000      9.000      SLICE_X47Y85     Inst_system_clocks/clkdiv/cnt_reg[13]/C
Min Period        n/a     FDCE/C             n/a            1.000         10.000      9.000      SLICE_X47Y85     Inst_system_clocks/clkdiv/cnt_reg[14]/C
Min Period        n/a     FDCE/C             n/a            1.000         10.000      9.000      SLICE_X47Y85     Inst_system_clocks/clkdiv/cnt_reg[15]/C
Min Period        n/a     FDCE/C             n/a            1.000         10.000      9.000      SLICE_X47Y86     Inst_system_clocks/clkdiv/cnt_reg[16]/C
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  Inst_system_clocks/MMCME2_ADV_TX_PLL/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  Inst_system_clocks/MMCME2_ADV_TX_PLL/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  Inst_system_clocks/MMCME2_ADV_TX_PLL/CLKIN1
Low Pulse Width   Fast    SRL16E/CLK         n/a            0.980         5.000       4.020      SLICE_X46Y87     Inst_system_clocks/clkdiv/reset_gen/CLK
Low Pulse Width   Slow    SRL16E/CLK         n/a            0.980         5.000       4.020      SLICE_X46Y87     Inst_system_clocks/clkdiv/reset_gen/CLK
Low Pulse Width   Fast    FDCE/C             n/a            0.500         5.000       4.500      SLICE_X47Y84     Inst_system_clocks/clkdiv/cnt_reg[10]/C
Low Pulse Width   Fast    FDCE/C             n/a            0.500         5.000       4.500      SLICE_X47Y84     Inst_system_clocks/clkdiv/cnt_reg[11]/C
Low Pulse Width   Fast    FDCE/C             n/a            0.500         5.000       4.500      SLICE_X47Y85     Inst_system_clocks/clkdiv/cnt_reg[12]/C
Low Pulse Width   Fast    FDCE/C             n/a            0.500         5.000       4.500      SLICE_X47Y85     Inst_system_clocks/clkdiv/cnt_reg[13]/C
Low Pulse Width   Fast    FDCE/C             n/a            0.500         5.000       4.500      SLICE_X47Y85     Inst_system_clocks/clkdiv/cnt_reg[14]/C
Low Pulse Width   Fast    FDCE/C             n/a            0.500         5.000       4.500      SLICE_X47Y85     Inst_system_clocks/clkdiv/cnt_reg[15]/C
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  Inst_system_clocks/MMCME2_ADV_TX_PLL/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  Inst_system_clocks/MMCME2_ADV_TX_PLL/CLKIN1
High Pulse Width  Slow    SRL16E/CLK         n/a            0.980         5.000       4.020      SLICE_X46Y87     Inst_system_clocks/clkdiv/reset_gen/CLK
High Pulse Width  Fast    SRL16E/CLK         n/a            0.980         5.000       4.020      SLICE_X46Y87     Inst_system_clocks/clkdiv/reset_gen/CLK
High Pulse Width  Slow    FDCE/C             n/a            0.500         5.000       4.500      SLICE_X47Y82     Inst_system_clocks/clkdiv/cnt_reg[0]/C
High Pulse Width  Slow    FDCE/C             n/a            0.500         5.000       4.500      SLICE_X47Y84     Inst_system_clocks/clkdiv/cnt_reg[10]/C
High Pulse Width  Slow    FDCE/C             n/a            0.500         5.000       4.500      SLICE_X47Y84     Inst_system_clocks/clkdiv/cnt_reg[11]/C
High Pulse Width  Slow    FDCE/C             n/a            0.500         5.000       4.500      SLICE_X47Y82     Inst_system_clocks/clkdiv/cnt_reg[1]/C
High Pulse Width  Slow    FDCE/C             n/a            0.500         5.000       4.500      SLICE_X47Y82     Inst_system_clocks/clkdiv/cnt_reg[2]/C
High Pulse Width  Slow    FDCE/C             n/a            0.500         5.000       4.500      SLICE_X47Y82     Inst_system_clocks/clkdiv/cnt_reg[3]/C



---------------------------------------------------------------------------------------------------
From Clock:  I
  To Clock:  I

Setup :            0  Failing Endpoints,  Worst Slack       13.538ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.252ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        7.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             13.538ns  (required time - arrival time)
  Source:                 u_led_count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by I  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            u_led_count_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by I  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             I
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.000ns  (I rise@16.000ns - I rise@0.000ns)
  Data Path Delay:        2.403ns  (logic 1.923ns (80.009%)  route 0.480ns (19.991%))
  Logic Levels:           7  (CARRY4=7)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.878ns = ( 20.878 - 16.000 ) 
    Source Clock Delay      (SCD):    5.178ns
    Clock Pessimism Removal (CPR):    0.271ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock I rise edge)          0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000     0.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.577     5.129    Inst_system_clocks/sysclk_p
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333     1.796 r  Inst_system_clocks/MMCME2_ADV_TX_PLL/CLKOUT0
                         net (fo=1, routed)           1.661     3.457    Inst_system_clocks/I
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     3.553 r  Inst_system_clocks/BUFG_SYS_CLK/O
                         net (fo=25, routed)          1.625     5.178    s_sysclk
    SLICE_X65Y57         FDRE                                         r  u_led_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y57         FDRE (Prop_fdre_C_Q)         0.456     5.634 r  u_led_count_reg[1]/Q
                         net (fo=1, routed)           0.480     6.115    u_led_count_reg_n_0_[1]
    SLICE_X65Y57         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     6.789 r  u_led_count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.789    u_led_count_reg[0]_i_1_n_0
    SLICE_X65Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.903 r  u_led_count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.903    u_led_count_reg[4]_i_1_n_0
    SLICE_X65Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.017 r  u_led_count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.017    u_led_count_reg[8]_i_1_n_0
    SLICE_X65Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.131 r  u_led_count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.131    u_led_count_reg[12]_i_1_n_0
    SLICE_X65Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.245 r  u_led_count_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.245    u_led_count_reg[16]_i_1_n_0
    SLICE_X65Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.359 r  u_led_count_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.359    u_led_count_reg[20]_i_1_n_0
    SLICE_X65Y63         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     7.582 r  u_led_count_reg[24]_i_1/O[0]
                         net (fo=1, routed)           0.000     7.582    u_led_count_reg[24]_i_1_n_7
    SLICE_X65Y63         FDRE                                         r  u_led_count_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock I rise edge)         16.000    16.000 r  
    E3                                                0.000    16.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000    16.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         1.418    17.418 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           1.862    19.280    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    19.371 r  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.460    20.832    Inst_system_clocks/sysclk_p
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    17.702 r  Inst_system_clocks/MMCME2_ADV_TX_PLL/CLKOUT0
                         net (fo=1, routed)           1.581    19.283    Inst_system_clocks/I
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    19.374 r  Inst_system_clocks/BUFG_SYS_CLK/O
                         net (fo=25, routed)          1.504    20.878    s_sysclk
    SLICE_X65Y63         FDRE                                         r  u_led_count_reg[24]/C
                         clock pessimism              0.271    21.149    
                         clock uncertainty           -0.091    21.058    
    SLICE_X65Y63         FDRE (Setup_fdre_C_D)        0.062    21.120    u_led_count_reg[24]
  -------------------------------------------------------------------
                         required time                         21.120    
                         arrival time                          -7.582    
  -------------------------------------------------------------------
                         slack                                 13.538    

Slack (MET) :             13.542ns  (required time - arrival time)
  Source:                 u_led_count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by I  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            u_led_count_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by I  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             I
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.000ns  (I rise@16.000ns - I rise@0.000ns)
  Data Path Delay:        2.400ns  (logic 1.920ns (79.984%)  route 0.480ns (20.016%))
  Logic Levels:           6  (CARRY4=6)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.879ns = ( 20.879 - 16.000 ) 
    Source Clock Delay      (SCD):    5.178ns
    Clock Pessimism Removal (CPR):    0.271ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock I rise edge)          0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000     0.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.577     5.129    Inst_system_clocks/sysclk_p
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333     1.796 r  Inst_system_clocks/MMCME2_ADV_TX_PLL/CLKOUT0
                         net (fo=1, routed)           1.661     3.457    Inst_system_clocks/I
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     3.553 r  Inst_system_clocks/BUFG_SYS_CLK/O
                         net (fo=25, routed)          1.625     5.178    s_sysclk
    SLICE_X65Y57         FDRE                                         r  u_led_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y57         FDRE (Prop_fdre_C_Q)         0.456     5.634 r  u_led_count_reg[1]/Q
                         net (fo=1, routed)           0.480     6.115    u_led_count_reg_n_0_[1]
    SLICE_X65Y57         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     6.789 r  u_led_count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.789    u_led_count_reg[0]_i_1_n_0
    SLICE_X65Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.903 r  u_led_count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.903    u_led_count_reg[4]_i_1_n_0
    SLICE_X65Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.017 r  u_led_count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.017    u_led_count_reg[8]_i_1_n_0
    SLICE_X65Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.131 r  u_led_count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.131    u_led_count_reg[12]_i_1_n_0
    SLICE_X65Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.245 r  u_led_count_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.245    u_led_count_reg[16]_i_1_n_0
    SLICE_X65Y62         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.579 r  u_led_count_reg[20]_i_1/O[1]
                         net (fo=1, routed)           0.000     7.579    u_led_count_reg[20]_i_1_n_6
    SLICE_X65Y62         FDRE                                         r  u_led_count_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock I rise edge)         16.000    16.000 r  
    E3                                                0.000    16.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000    16.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         1.418    17.418 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           1.862    19.280    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    19.371 r  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.460    20.832    Inst_system_clocks/sysclk_p
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    17.702 r  Inst_system_clocks/MMCME2_ADV_TX_PLL/CLKOUT0
                         net (fo=1, routed)           1.581    19.283    Inst_system_clocks/I
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    19.374 r  Inst_system_clocks/BUFG_SYS_CLK/O
                         net (fo=25, routed)          1.505    20.879    s_sysclk
    SLICE_X65Y62         FDRE                                         r  u_led_count_reg[21]/C
                         clock pessimism              0.271    21.150    
                         clock uncertainty           -0.091    21.059    
    SLICE_X65Y62         FDRE (Setup_fdre_C_D)        0.062    21.121    u_led_count_reg[21]
  -------------------------------------------------------------------
                         required time                         21.121    
                         arrival time                          -7.579    
  -------------------------------------------------------------------
                         slack                                 13.542    

Slack (MET) :             13.563ns  (required time - arrival time)
  Source:                 u_led_count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by I  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            u_led_count_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by I  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             I
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.000ns  (I rise@16.000ns - I rise@0.000ns)
  Data Path Delay:        2.379ns  (logic 1.899ns (79.807%)  route 0.480ns (20.193%))
  Logic Levels:           6  (CARRY4=6)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.879ns = ( 20.879 - 16.000 ) 
    Source Clock Delay      (SCD):    5.178ns
    Clock Pessimism Removal (CPR):    0.271ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock I rise edge)          0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000     0.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.577     5.129    Inst_system_clocks/sysclk_p
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333     1.796 r  Inst_system_clocks/MMCME2_ADV_TX_PLL/CLKOUT0
                         net (fo=1, routed)           1.661     3.457    Inst_system_clocks/I
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     3.553 r  Inst_system_clocks/BUFG_SYS_CLK/O
                         net (fo=25, routed)          1.625     5.178    s_sysclk
    SLICE_X65Y57         FDRE                                         r  u_led_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y57         FDRE (Prop_fdre_C_Q)         0.456     5.634 r  u_led_count_reg[1]/Q
                         net (fo=1, routed)           0.480     6.115    u_led_count_reg_n_0_[1]
    SLICE_X65Y57         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     6.789 r  u_led_count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.789    u_led_count_reg[0]_i_1_n_0
    SLICE_X65Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.903 r  u_led_count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.903    u_led_count_reg[4]_i_1_n_0
    SLICE_X65Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.017 r  u_led_count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.017    u_led_count_reg[8]_i_1_n_0
    SLICE_X65Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.131 r  u_led_count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.131    u_led_count_reg[12]_i_1_n_0
    SLICE_X65Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.245 r  u_led_count_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.245    u_led_count_reg[16]_i_1_n_0
    SLICE_X65Y62         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.558 r  u_led_count_reg[20]_i_1/O[3]
                         net (fo=1, routed)           0.000     7.558    u_led_count_reg[20]_i_1_n_4
    SLICE_X65Y62         FDRE                                         r  u_led_count_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock I rise edge)         16.000    16.000 r  
    E3                                                0.000    16.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000    16.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         1.418    17.418 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           1.862    19.280    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    19.371 r  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.460    20.832    Inst_system_clocks/sysclk_p
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    17.702 r  Inst_system_clocks/MMCME2_ADV_TX_PLL/CLKOUT0
                         net (fo=1, routed)           1.581    19.283    Inst_system_clocks/I
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    19.374 r  Inst_system_clocks/BUFG_SYS_CLK/O
                         net (fo=25, routed)          1.505    20.879    s_sysclk
    SLICE_X65Y62         FDRE                                         r  u_led_count_reg[23]/C
                         clock pessimism              0.271    21.150    
                         clock uncertainty           -0.091    21.059    
    SLICE_X65Y62         FDRE (Setup_fdre_C_D)        0.062    21.121    u_led_count_reg[23]
  -------------------------------------------------------------------
                         required time                         21.121    
                         arrival time                          -7.558    
  -------------------------------------------------------------------
                         slack                                 13.563    

Slack (MET) :             13.637ns  (required time - arrival time)
  Source:                 u_led_count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by I  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            u_led_count_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by I  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             I
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.000ns  (I rise@16.000ns - I rise@0.000ns)
  Data Path Delay:        2.305ns  (logic 1.825ns (79.159%)  route 0.480ns (20.841%))
  Logic Levels:           6  (CARRY4=6)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.879ns = ( 20.879 - 16.000 ) 
    Source Clock Delay      (SCD):    5.178ns
    Clock Pessimism Removal (CPR):    0.271ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock I rise edge)          0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000     0.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.577     5.129    Inst_system_clocks/sysclk_p
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333     1.796 r  Inst_system_clocks/MMCME2_ADV_TX_PLL/CLKOUT0
                         net (fo=1, routed)           1.661     3.457    Inst_system_clocks/I
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     3.553 r  Inst_system_clocks/BUFG_SYS_CLK/O
                         net (fo=25, routed)          1.625     5.178    s_sysclk
    SLICE_X65Y57         FDRE                                         r  u_led_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y57         FDRE (Prop_fdre_C_Q)         0.456     5.634 r  u_led_count_reg[1]/Q
                         net (fo=1, routed)           0.480     6.115    u_led_count_reg_n_0_[1]
    SLICE_X65Y57         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     6.789 r  u_led_count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.789    u_led_count_reg[0]_i_1_n_0
    SLICE_X65Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.903 r  u_led_count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.903    u_led_count_reg[4]_i_1_n_0
    SLICE_X65Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.017 r  u_led_count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.017    u_led_count_reg[8]_i_1_n_0
    SLICE_X65Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.131 r  u_led_count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.131    u_led_count_reg[12]_i_1_n_0
    SLICE_X65Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.245 r  u_led_count_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.245    u_led_count_reg[16]_i_1_n_0
    SLICE_X65Y62         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.484 r  u_led_count_reg[20]_i_1/O[2]
                         net (fo=1, routed)           0.000     7.484    u_led_count_reg[20]_i_1_n_5
    SLICE_X65Y62         FDRE                                         r  u_led_count_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock I rise edge)         16.000    16.000 r  
    E3                                                0.000    16.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000    16.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         1.418    17.418 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           1.862    19.280    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    19.371 r  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.460    20.832    Inst_system_clocks/sysclk_p
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    17.702 r  Inst_system_clocks/MMCME2_ADV_TX_PLL/CLKOUT0
                         net (fo=1, routed)           1.581    19.283    Inst_system_clocks/I
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    19.374 r  Inst_system_clocks/BUFG_SYS_CLK/O
                         net (fo=25, routed)          1.505    20.879    s_sysclk
    SLICE_X65Y62         FDRE                                         r  u_led_count_reg[22]/C
                         clock pessimism              0.271    21.150    
                         clock uncertainty           -0.091    21.059    
    SLICE_X65Y62         FDRE (Setup_fdre_C_D)        0.062    21.121    u_led_count_reg[22]
  -------------------------------------------------------------------
                         required time                         21.121    
                         arrival time                          -7.484    
  -------------------------------------------------------------------
                         slack                                 13.637    

Slack (MET) :             13.653ns  (required time - arrival time)
  Source:                 u_led_count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by I  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            u_led_count_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by I  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             I
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.000ns  (I rise@16.000ns - I rise@0.000ns)
  Data Path Delay:        2.289ns  (logic 1.809ns (79.013%)  route 0.480ns (20.987%))
  Logic Levels:           6  (CARRY4=6)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.879ns = ( 20.879 - 16.000 ) 
    Source Clock Delay      (SCD):    5.178ns
    Clock Pessimism Removal (CPR):    0.271ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock I rise edge)          0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000     0.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.577     5.129    Inst_system_clocks/sysclk_p
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333     1.796 r  Inst_system_clocks/MMCME2_ADV_TX_PLL/CLKOUT0
                         net (fo=1, routed)           1.661     3.457    Inst_system_clocks/I
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     3.553 r  Inst_system_clocks/BUFG_SYS_CLK/O
                         net (fo=25, routed)          1.625     5.178    s_sysclk
    SLICE_X65Y57         FDRE                                         r  u_led_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y57         FDRE (Prop_fdre_C_Q)         0.456     5.634 r  u_led_count_reg[1]/Q
                         net (fo=1, routed)           0.480     6.115    u_led_count_reg_n_0_[1]
    SLICE_X65Y57         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     6.789 r  u_led_count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.789    u_led_count_reg[0]_i_1_n_0
    SLICE_X65Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.903 r  u_led_count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.903    u_led_count_reg[4]_i_1_n_0
    SLICE_X65Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.017 r  u_led_count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.017    u_led_count_reg[8]_i_1_n_0
    SLICE_X65Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.131 r  u_led_count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.131    u_led_count_reg[12]_i_1_n_0
    SLICE_X65Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.245 r  u_led_count_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.245    u_led_count_reg[16]_i_1_n_0
    SLICE_X65Y62         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     7.468 r  u_led_count_reg[20]_i_1/O[0]
                         net (fo=1, routed)           0.000     7.468    u_led_count_reg[20]_i_1_n_7
    SLICE_X65Y62         FDRE                                         r  u_led_count_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock I rise edge)         16.000    16.000 r  
    E3                                                0.000    16.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000    16.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         1.418    17.418 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           1.862    19.280    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    19.371 r  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.460    20.832    Inst_system_clocks/sysclk_p
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    17.702 r  Inst_system_clocks/MMCME2_ADV_TX_PLL/CLKOUT0
                         net (fo=1, routed)           1.581    19.283    Inst_system_clocks/I
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    19.374 r  Inst_system_clocks/BUFG_SYS_CLK/O
                         net (fo=25, routed)          1.505    20.879    s_sysclk
    SLICE_X65Y62         FDRE                                         r  u_led_count_reg[20]/C
                         clock pessimism              0.271    21.150    
                         clock uncertainty           -0.091    21.059    
    SLICE_X65Y62         FDRE (Setup_fdre_C_D)        0.062    21.121    u_led_count_reg[20]
  -------------------------------------------------------------------
                         required time                         21.121    
                         arrival time                          -7.468    
  -------------------------------------------------------------------
                         slack                                 13.653    

Slack (MET) :             13.657ns  (required time - arrival time)
  Source:                 u_led_count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by I  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            u_led_count_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by I  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             I
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.000ns  (I rise@16.000ns - I rise@0.000ns)
  Data Path Delay:        2.286ns  (logic 1.806ns (78.986%)  route 0.480ns (21.014%))
  Logic Levels:           5  (CARRY4=5)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.880ns = ( 20.880 - 16.000 ) 
    Source Clock Delay      (SCD):    5.178ns
    Clock Pessimism Removal (CPR):    0.271ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock I rise edge)          0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000     0.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.577     5.129    Inst_system_clocks/sysclk_p
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333     1.796 r  Inst_system_clocks/MMCME2_ADV_TX_PLL/CLKOUT0
                         net (fo=1, routed)           1.661     3.457    Inst_system_clocks/I
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     3.553 r  Inst_system_clocks/BUFG_SYS_CLK/O
                         net (fo=25, routed)          1.625     5.178    s_sysclk
    SLICE_X65Y57         FDRE                                         r  u_led_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y57         FDRE (Prop_fdre_C_Q)         0.456     5.634 r  u_led_count_reg[1]/Q
                         net (fo=1, routed)           0.480     6.115    u_led_count_reg_n_0_[1]
    SLICE_X65Y57         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     6.789 r  u_led_count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.789    u_led_count_reg[0]_i_1_n_0
    SLICE_X65Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.903 r  u_led_count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.903    u_led_count_reg[4]_i_1_n_0
    SLICE_X65Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.017 r  u_led_count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.017    u_led_count_reg[8]_i_1_n_0
    SLICE_X65Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.131 r  u_led_count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.131    u_led_count_reg[12]_i_1_n_0
    SLICE_X65Y61         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.465 r  u_led_count_reg[16]_i_1/O[1]
                         net (fo=1, routed)           0.000     7.465    u_led_count_reg[16]_i_1_n_6
    SLICE_X65Y61         FDRE                                         r  u_led_count_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock I rise edge)         16.000    16.000 r  
    E3                                                0.000    16.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000    16.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         1.418    17.418 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           1.862    19.280    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    19.371 r  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.460    20.832    Inst_system_clocks/sysclk_p
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    17.702 r  Inst_system_clocks/MMCME2_ADV_TX_PLL/CLKOUT0
                         net (fo=1, routed)           1.581    19.283    Inst_system_clocks/I
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    19.374 r  Inst_system_clocks/BUFG_SYS_CLK/O
                         net (fo=25, routed)          1.506    20.880    s_sysclk
    SLICE_X65Y61         FDRE                                         r  u_led_count_reg[17]/C
                         clock pessimism              0.271    21.151    
                         clock uncertainty           -0.091    21.060    
    SLICE_X65Y61         FDRE (Setup_fdre_C_D)        0.062    21.122    u_led_count_reg[17]
  -------------------------------------------------------------------
                         required time                         21.122    
                         arrival time                          -7.465    
  -------------------------------------------------------------------
                         slack                                 13.657    

Slack (MET) :             13.678ns  (required time - arrival time)
  Source:                 u_led_count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by I  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            u_led_count_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by I  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             I
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.000ns  (I rise@16.000ns - I rise@0.000ns)
  Data Path Delay:        2.265ns  (logic 1.785ns (78.791%)  route 0.480ns (21.209%))
  Logic Levels:           5  (CARRY4=5)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.880ns = ( 20.880 - 16.000 ) 
    Source Clock Delay      (SCD):    5.178ns
    Clock Pessimism Removal (CPR):    0.271ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock I rise edge)          0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000     0.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.577     5.129    Inst_system_clocks/sysclk_p
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333     1.796 r  Inst_system_clocks/MMCME2_ADV_TX_PLL/CLKOUT0
                         net (fo=1, routed)           1.661     3.457    Inst_system_clocks/I
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     3.553 r  Inst_system_clocks/BUFG_SYS_CLK/O
                         net (fo=25, routed)          1.625     5.178    s_sysclk
    SLICE_X65Y57         FDRE                                         r  u_led_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y57         FDRE (Prop_fdre_C_Q)         0.456     5.634 r  u_led_count_reg[1]/Q
                         net (fo=1, routed)           0.480     6.115    u_led_count_reg_n_0_[1]
    SLICE_X65Y57         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     6.789 r  u_led_count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.789    u_led_count_reg[0]_i_1_n_0
    SLICE_X65Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.903 r  u_led_count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.903    u_led_count_reg[4]_i_1_n_0
    SLICE_X65Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.017 r  u_led_count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.017    u_led_count_reg[8]_i_1_n_0
    SLICE_X65Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.131 r  u_led_count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.131    u_led_count_reg[12]_i_1_n_0
    SLICE_X65Y61         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.444 r  u_led_count_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000     7.444    u_led_count_reg[16]_i_1_n_4
    SLICE_X65Y61         FDRE                                         r  u_led_count_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock I rise edge)         16.000    16.000 r  
    E3                                                0.000    16.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000    16.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         1.418    17.418 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           1.862    19.280    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    19.371 r  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.460    20.832    Inst_system_clocks/sysclk_p
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    17.702 r  Inst_system_clocks/MMCME2_ADV_TX_PLL/CLKOUT0
                         net (fo=1, routed)           1.581    19.283    Inst_system_clocks/I
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    19.374 r  Inst_system_clocks/BUFG_SYS_CLK/O
                         net (fo=25, routed)          1.506    20.880    s_sysclk
    SLICE_X65Y61         FDRE                                         r  u_led_count_reg[19]/C
                         clock pessimism              0.271    21.151    
                         clock uncertainty           -0.091    21.060    
    SLICE_X65Y61         FDRE (Setup_fdre_C_D)        0.062    21.122    u_led_count_reg[19]
  -------------------------------------------------------------------
                         required time                         21.122    
                         arrival time                          -7.444    
  -------------------------------------------------------------------
                         slack                                 13.678    

Slack (MET) :             13.752ns  (required time - arrival time)
  Source:                 u_led_count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by I  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            u_led_count_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by I  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             I
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.000ns  (I rise@16.000ns - I rise@0.000ns)
  Data Path Delay:        2.191ns  (logic 1.711ns (78.075%)  route 0.480ns (21.925%))
  Logic Levels:           5  (CARRY4=5)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.880ns = ( 20.880 - 16.000 ) 
    Source Clock Delay      (SCD):    5.178ns
    Clock Pessimism Removal (CPR):    0.271ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock I rise edge)          0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000     0.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.577     5.129    Inst_system_clocks/sysclk_p
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333     1.796 r  Inst_system_clocks/MMCME2_ADV_TX_PLL/CLKOUT0
                         net (fo=1, routed)           1.661     3.457    Inst_system_clocks/I
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     3.553 r  Inst_system_clocks/BUFG_SYS_CLK/O
                         net (fo=25, routed)          1.625     5.178    s_sysclk
    SLICE_X65Y57         FDRE                                         r  u_led_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y57         FDRE (Prop_fdre_C_Q)         0.456     5.634 r  u_led_count_reg[1]/Q
                         net (fo=1, routed)           0.480     6.115    u_led_count_reg_n_0_[1]
    SLICE_X65Y57         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     6.789 r  u_led_count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.789    u_led_count_reg[0]_i_1_n_0
    SLICE_X65Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.903 r  u_led_count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.903    u_led_count_reg[4]_i_1_n_0
    SLICE_X65Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.017 r  u_led_count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.017    u_led_count_reg[8]_i_1_n_0
    SLICE_X65Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.131 r  u_led_count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.131    u_led_count_reg[12]_i_1_n_0
    SLICE_X65Y61         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.370 r  u_led_count_reg[16]_i_1/O[2]
                         net (fo=1, routed)           0.000     7.370    u_led_count_reg[16]_i_1_n_5
    SLICE_X65Y61         FDRE                                         r  u_led_count_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock I rise edge)         16.000    16.000 r  
    E3                                                0.000    16.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000    16.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         1.418    17.418 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           1.862    19.280    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    19.371 r  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.460    20.832    Inst_system_clocks/sysclk_p
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    17.702 r  Inst_system_clocks/MMCME2_ADV_TX_PLL/CLKOUT0
                         net (fo=1, routed)           1.581    19.283    Inst_system_clocks/I
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    19.374 r  Inst_system_clocks/BUFG_SYS_CLK/O
                         net (fo=25, routed)          1.506    20.880    s_sysclk
    SLICE_X65Y61         FDRE                                         r  u_led_count_reg[18]/C
                         clock pessimism              0.271    21.151    
                         clock uncertainty           -0.091    21.060    
    SLICE_X65Y61         FDRE (Setup_fdre_C_D)        0.062    21.122    u_led_count_reg[18]
  -------------------------------------------------------------------
                         required time                         21.122    
                         arrival time                          -7.370    
  -------------------------------------------------------------------
                         slack                                 13.752    

Slack (MET) :             13.768ns  (required time - arrival time)
  Source:                 u_led_count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by I  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            u_led_count_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by I  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             I
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.000ns  (I rise@16.000ns - I rise@0.000ns)
  Data Path Delay:        2.175ns  (logic 1.695ns (77.914%)  route 0.480ns (22.086%))
  Logic Levels:           5  (CARRY4=5)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.880ns = ( 20.880 - 16.000 ) 
    Source Clock Delay      (SCD):    5.178ns
    Clock Pessimism Removal (CPR):    0.271ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock I rise edge)          0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000     0.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.577     5.129    Inst_system_clocks/sysclk_p
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333     1.796 r  Inst_system_clocks/MMCME2_ADV_TX_PLL/CLKOUT0
                         net (fo=1, routed)           1.661     3.457    Inst_system_clocks/I
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     3.553 r  Inst_system_clocks/BUFG_SYS_CLK/O
                         net (fo=25, routed)          1.625     5.178    s_sysclk
    SLICE_X65Y57         FDRE                                         r  u_led_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y57         FDRE (Prop_fdre_C_Q)         0.456     5.634 r  u_led_count_reg[1]/Q
                         net (fo=1, routed)           0.480     6.115    u_led_count_reg_n_0_[1]
    SLICE_X65Y57         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     6.789 r  u_led_count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.789    u_led_count_reg[0]_i_1_n_0
    SLICE_X65Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.903 r  u_led_count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.903    u_led_count_reg[4]_i_1_n_0
    SLICE_X65Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.017 r  u_led_count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.017    u_led_count_reg[8]_i_1_n_0
    SLICE_X65Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.131 r  u_led_count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.131    u_led_count_reg[12]_i_1_n_0
    SLICE_X65Y61         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     7.354 r  u_led_count_reg[16]_i_1/O[0]
                         net (fo=1, routed)           0.000     7.354    u_led_count_reg[16]_i_1_n_7
    SLICE_X65Y61         FDRE                                         r  u_led_count_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock I rise edge)         16.000    16.000 r  
    E3                                                0.000    16.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000    16.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         1.418    17.418 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           1.862    19.280    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    19.371 r  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.460    20.832    Inst_system_clocks/sysclk_p
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    17.702 r  Inst_system_clocks/MMCME2_ADV_TX_PLL/CLKOUT0
                         net (fo=1, routed)           1.581    19.283    Inst_system_clocks/I
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    19.374 r  Inst_system_clocks/BUFG_SYS_CLK/O
                         net (fo=25, routed)          1.506    20.880    s_sysclk
    SLICE_X65Y61         FDRE                                         r  u_led_count_reg[16]/C
                         clock pessimism              0.271    21.151    
                         clock uncertainty           -0.091    21.060    
    SLICE_X65Y61         FDRE (Setup_fdre_C_D)        0.062    21.122    u_led_count_reg[16]
  -------------------------------------------------------------------
                         required time                         21.122    
                         arrival time                          -7.354    
  -------------------------------------------------------------------
                         slack                                 13.768    

Slack (MET) :             13.772ns  (required time - arrival time)
  Source:                 u_led_count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by I  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            u_led_count_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by I  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             I
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.000ns  (I rise@16.000ns - I rise@0.000ns)
  Data Path Delay:        2.172ns  (logic 1.692ns (77.883%)  route 0.480ns (22.117%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.881ns = ( 20.881 - 16.000 ) 
    Source Clock Delay      (SCD):    5.178ns
    Clock Pessimism Removal (CPR):    0.271ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock I rise edge)          0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000     0.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.577     5.129    Inst_system_clocks/sysclk_p
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333     1.796 r  Inst_system_clocks/MMCME2_ADV_TX_PLL/CLKOUT0
                         net (fo=1, routed)           1.661     3.457    Inst_system_clocks/I
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     3.553 r  Inst_system_clocks/BUFG_SYS_CLK/O
                         net (fo=25, routed)          1.625     5.178    s_sysclk
    SLICE_X65Y57         FDRE                                         r  u_led_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y57         FDRE (Prop_fdre_C_Q)         0.456     5.634 r  u_led_count_reg[1]/Q
                         net (fo=1, routed)           0.480     6.115    u_led_count_reg_n_0_[1]
    SLICE_X65Y57         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     6.789 r  u_led_count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.789    u_led_count_reg[0]_i_1_n_0
    SLICE_X65Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.903 r  u_led_count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.903    u_led_count_reg[4]_i_1_n_0
    SLICE_X65Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.017 r  u_led_count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.017    u_led_count_reg[8]_i_1_n_0
    SLICE_X65Y60         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.351 r  u_led_count_reg[12]_i_1/O[1]
                         net (fo=1, routed)           0.000     7.351    u_led_count_reg[12]_i_1_n_6
    SLICE_X65Y60         FDRE                                         r  u_led_count_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock I rise edge)         16.000    16.000 r  
    E3                                                0.000    16.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000    16.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         1.418    17.418 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           1.862    19.280    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    19.371 r  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.460    20.832    Inst_system_clocks/sysclk_p
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    17.702 r  Inst_system_clocks/MMCME2_ADV_TX_PLL/CLKOUT0
                         net (fo=1, routed)           1.581    19.283    Inst_system_clocks/I
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    19.374 r  Inst_system_clocks/BUFG_SYS_CLK/O
                         net (fo=25, routed)          1.507    20.881    s_sysclk
    SLICE_X65Y60         FDRE                                         r  u_led_count_reg[13]/C
                         clock pessimism              0.271    21.152    
                         clock uncertainty           -0.091    21.061    
    SLICE_X65Y60         FDRE (Setup_fdre_C_D)        0.062    21.123    u_led_count_reg[13]
  -------------------------------------------------------------------
                         required time                         21.123    
                         arrival time                          -7.351    
  -------------------------------------------------------------------
                         slack                                 13.772    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 u_led_count_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by I  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            u_led_count_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by I  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             I
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (I rise@0.000ns - I rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.023ns
    Source Clock Delay      (SCD):    1.507ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock I rise edge)          0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000     0.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=22, routed)          0.551     1.464    Inst_system_clocks/sysclk_p
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061     0.404 r  Inst_system_clocks/MMCME2_ADV_TX_PLL/CLKOUT0
                         net (fo=1, routed)           0.486     0.890    Inst_system_clocks/I
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.916 r  Inst_system_clocks/BUFG_SYS_CLK/O
                         net (fo=25, routed)          0.592     1.507    s_sysclk
    SLICE_X65Y59         FDRE                                         r  u_led_count_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y59         FDRE (Prop_fdre_C_Q)         0.141     1.648 r  u_led_count_reg[11]/Q
                         net (fo=1, routed)           0.108     1.757    u_led_count_reg_n_0_[11]
    SLICE_X65Y59         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.865 r  u_led_count_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.865    u_led_count_reg[8]_i_1_n_4
    SLICE_X65Y59         FDRE                                         r  u_led_count_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock I rise edge)          0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000     0.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=22, routed)          0.819     1.977    Inst_system_clocks/sysclk_p
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375     0.602 r  Inst_system_clocks/MMCME2_ADV_TX_PLL/CLKOUT0
                         net (fo=1, routed)           0.530     1.131    Inst_system_clocks/I
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.160 r  Inst_system_clocks/BUFG_SYS_CLK/O
                         net (fo=25, routed)          0.862     2.023    s_sysclk
    SLICE_X65Y59         FDRE                                         r  u_led_count_reg[11]/C
                         clock pessimism             -0.515     1.507    
    SLICE_X65Y59         FDRE (Hold_fdre_C_D)         0.105     1.612    u_led_count_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.612    
                         arrival time                           1.865    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 u_led_count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by I  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            u_led_count_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by I  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             I
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (I rise@0.000ns - I rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.023ns
    Source Clock Delay      (SCD):    1.507ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock I rise edge)          0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000     0.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=22, routed)          0.551     1.464    Inst_system_clocks/sysclk_p
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061     0.404 r  Inst_system_clocks/MMCME2_ADV_TX_PLL/CLKOUT0
                         net (fo=1, routed)           0.486     0.890    Inst_system_clocks/I
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.916 r  Inst_system_clocks/BUFG_SYS_CLK/O
                         net (fo=25, routed)          0.592     1.507    s_sysclk
    SLICE_X65Y57         FDRE                                         r  u_led_count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y57         FDRE (Prop_fdre_C_Q)         0.141     1.648 r  u_led_count_reg[3]/Q
                         net (fo=1, routed)           0.108     1.757    u_led_count_reg_n_0_[3]
    SLICE_X65Y57         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.865 r  u_led_count_reg[0]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.865    u_led_count_reg[0]_i_1_n_4
    SLICE_X65Y57         FDRE                                         r  u_led_count_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock I rise edge)          0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000     0.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=22, routed)          0.819     1.977    Inst_system_clocks/sysclk_p
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375     0.602 r  Inst_system_clocks/MMCME2_ADV_TX_PLL/CLKOUT0
                         net (fo=1, routed)           0.530     1.131    Inst_system_clocks/I
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.160 r  Inst_system_clocks/BUFG_SYS_CLK/O
                         net (fo=25, routed)          0.862     2.023    s_sysclk
    SLICE_X65Y57         FDRE                                         r  u_led_count_reg[3]/C
                         clock pessimism             -0.515     1.507    
    SLICE_X65Y57         FDRE (Hold_fdre_C_D)         0.105     1.612    u_led_count_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.612    
                         arrival time                           1.865    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 u_led_count_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by I  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            u_led_count_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by I  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             I
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (I rise@0.000ns - I rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.023ns
    Source Clock Delay      (SCD):    1.507ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock I rise edge)          0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000     0.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=22, routed)          0.551     1.464    Inst_system_clocks/sysclk_p
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061     0.404 r  Inst_system_clocks/MMCME2_ADV_TX_PLL/CLKOUT0
                         net (fo=1, routed)           0.486     0.890    Inst_system_clocks/I
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.916 r  Inst_system_clocks/BUFG_SYS_CLK/O
                         net (fo=25, routed)          0.592     1.507    s_sysclk
    SLICE_X65Y58         FDRE                                         r  u_led_count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y58         FDRE (Prop_fdre_C_Q)         0.141     1.648 r  u_led_count_reg[7]/Q
                         net (fo=1, routed)           0.108     1.757    u_led_count_reg_n_0_[7]
    SLICE_X65Y58         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.865 r  u_led_count_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.865    u_led_count_reg[4]_i_1_n_4
    SLICE_X65Y58         FDRE                                         r  u_led_count_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock I rise edge)          0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000     0.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=22, routed)          0.819     1.977    Inst_system_clocks/sysclk_p
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375     0.602 r  Inst_system_clocks/MMCME2_ADV_TX_PLL/CLKOUT0
                         net (fo=1, routed)           0.530     1.131    Inst_system_clocks/I
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.160 r  Inst_system_clocks/BUFG_SYS_CLK/O
                         net (fo=25, routed)          0.862     2.023    s_sysclk
    SLICE_X65Y58         FDRE                                         r  u_led_count_reg[7]/C
                         clock pessimism             -0.515     1.507    
    SLICE_X65Y58         FDRE (Hold_fdre_C_D)         0.105     1.612    u_led_count_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.612    
                         arrival time                           1.865    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 u_led_count_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by I  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            u_led_count_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by I  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             I
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (I rise@0.000ns - I rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.020ns
    Source Clock Delay      (SCD):    1.505ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock I rise edge)          0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000     0.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=22, routed)          0.551     1.464    Inst_system_clocks/sysclk_p
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061     0.404 r  Inst_system_clocks/MMCME2_ADV_TX_PLL/CLKOUT0
                         net (fo=1, routed)           0.486     0.890    Inst_system_clocks/I
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.916 r  Inst_system_clocks/BUFG_SYS_CLK/O
                         net (fo=25, routed)          0.590     1.505    s_sysclk
    SLICE_X65Y62         FDRE                                         r  u_led_count_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y62         FDRE (Prop_fdre_C_Q)         0.141     1.646 r  u_led_count_reg[23]/Q
                         net (fo=1, routed)           0.108     1.755    u_led_count_reg_n_0_[23]
    SLICE_X65Y62         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.863 r  u_led_count_reg[20]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.863    u_led_count_reg[20]_i_1_n_4
    SLICE_X65Y62         FDRE                                         r  u_led_count_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock I rise edge)          0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000     0.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=22, routed)          0.819     1.977    Inst_system_clocks/sysclk_p
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375     0.602 r  Inst_system_clocks/MMCME2_ADV_TX_PLL/CLKOUT0
                         net (fo=1, routed)           0.530     1.131    Inst_system_clocks/I
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.160 r  Inst_system_clocks/BUFG_SYS_CLK/O
                         net (fo=25, routed)          0.859     2.020    s_sysclk
    SLICE_X65Y62         FDRE                                         r  u_led_count_reg[23]/C
                         clock pessimism             -0.514     1.505    
    SLICE_X65Y62         FDRE (Hold_fdre_C_D)         0.105     1.610    u_led_count_reg[23]
  -------------------------------------------------------------------
                         required time                         -1.610    
                         arrival time                           1.863    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 u_led_count_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by I  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            u_led_count_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by I  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             I
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (I rise@0.000ns - I rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.022ns
    Source Clock Delay      (SCD):    1.506ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock I rise edge)          0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000     0.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=22, routed)          0.551     1.464    Inst_system_clocks/sysclk_p
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061     0.404 r  Inst_system_clocks/MMCME2_ADV_TX_PLL/CLKOUT0
                         net (fo=1, routed)           0.486     0.890    Inst_system_clocks/I
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.916 r  Inst_system_clocks/BUFG_SYS_CLK/O
                         net (fo=25, routed)          0.591     1.506    s_sysclk
    SLICE_X65Y60         FDRE                                         r  u_led_count_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y60         FDRE (Prop_fdre_C_Q)         0.141     1.647 r  u_led_count_reg[15]/Q
                         net (fo=1, routed)           0.108     1.756    u_led_count_reg_n_0_[15]
    SLICE_X65Y60         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.864 r  u_led_count_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.864    u_led_count_reg[12]_i_1_n_4
    SLICE_X65Y60         FDRE                                         r  u_led_count_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock I rise edge)          0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000     0.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=22, routed)          0.819     1.977    Inst_system_clocks/sysclk_p
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375     0.602 r  Inst_system_clocks/MMCME2_ADV_TX_PLL/CLKOUT0
                         net (fo=1, routed)           0.530     1.131    Inst_system_clocks/I
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.160 r  Inst_system_clocks/BUFG_SYS_CLK/O
                         net (fo=25, routed)          0.861     2.022    s_sysclk
    SLICE_X65Y60         FDRE                                         r  u_led_count_reg[15]/C
                         clock pessimism             -0.515     1.506    
    SLICE_X65Y60         FDRE (Hold_fdre_C_D)         0.105     1.611    u_led_count_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.611    
                         arrival time                           1.864    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 u_led_count_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by I  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            u_led_count_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by I  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             I
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (I rise@0.000ns - I rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.022ns
    Source Clock Delay      (SCD):    1.506ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock I rise edge)          0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000     0.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=22, routed)          0.551     1.464    Inst_system_clocks/sysclk_p
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061     0.404 r  Inst_system_clocks/MMCME2_ADV_TX_PLL/CLKOUT0
                         net (fo=1, routed)           0.486     0.890    Inst_system_clocks/I
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.916 r  Inst_system_clocks/BUFG_SYS_CLK/O
                         net (fo=25, routed)          0.591     1.506    s_sysclk
    SLICE_X65Y61         FDRE                                         r  u_led_count_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y61         FDRE (Prop_fdre_C_Q)         0.141     1.647 r  u_led_count_reg[19]/Q
                         net (fo=1, routed)           0.108     1.756    u_led_count_reg_n_0_[19]
    SLICE_X65Y61         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.864 r  u_led_count_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.864    u_led_count_reg[16]_i_1_n_4
    SLICE_X65Y61         FDRE                                         r  u_led_count_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock I rise edge)          0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000     0.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=22, routed)          0.819     1.977    Inst_system_clocks/sysclk_p
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375     0.602 r  Inst_system_clocks/MMCME2_ADV_TX_PLL/CLKOUT0
                         net (fo=1, routed)           0.530     1.131    Inst_system_clocks/I
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.160 r  Inst_system_clocks/BUFG_SYS_CLK/O
                         net (fo=25, routed)          0.861     2.022    s_sysclk
    SLICE_X65Y61         FDRE                                         r  u_led_count_reg[19]/C
                         clock pessimism             -0.515     1.506    
    SLICE_X65Y61         FDRE (Hold_fdre_C_D)         0.105     1.611    u_led_count_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.611    
                         arrival time                           1.864    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 u_led_count_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by I  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            u_led_count_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by I  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             I
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (I rise@0.000ns - I rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.256ns (70.880%)  route 0.105ns (29.120%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.020ns
    Source Clock Delay      (SCD):    1.505ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock I rise edge)          0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000     0.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=22, routed)          0.551     1.464    Inst_system_clocks/sysclk_p
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061     0.404 r  Inst_system_clocks/MMCME2_ADV_TX_PLL/CLKOUT0
                         net (fo=1, routed)           0.486     0.890    Inst_system_clocks/I
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.916 r  Inst_system_clocks/BUFG_SYS_CLK/O
                         net (fo=25, routed)          0.590     1.505    s_sysclk
    SLICE_X65Y62         FDRE                                         r  u_led_count_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y62         FDRE (Prop_fdre_C_Q)         0.141     1.646 r  u_led_count_reg[20]/Q
                         net (fo=1, routed)           0.105     1.752    u_led_count_reg_n_0_[20]
    SLICE_X65Y62         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.867 r  u_led_count_reg[20]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.867    u_led_count_reg[20]_i_1_n_7
    SLICE_X65Y62         FDRE                                         r  u_led_count_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock I rise edge)          0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000     0.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=22, routed)          0.819     1.977    Inst_system_clocks/sysclk_p
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375     0.602 r  Inst_system_clocks/MMCME2_ADV_TX_PLL/CLKOUT0
                         net (fo=1, routed)           0.530     1.131    Inst_system_clocks/I
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.160 r  Inst_system_clocks/BUFG_SYS_CLK/O
                         net (fo=25, routed)          0.859     2.020    s_sysclk
    SLICE_X65Y62         FDRE                                         r  u_led_count_reg[20]/C
                         clock pessimism             -0.514     1.505    
    SLICE_X65Y62         FDRE (Hold_fdre_C_D)         0.105     1.610    u_led_count_reg[20]
  -------------------------------------------------------------------
                         required time                         -1.610    
                         arrival time                           1.867    
  -------------------------------------------------------------------
                         slack                                  0.256    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 u_led_count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by I  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            u_led_count_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by I  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             I
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (I rise@0.000ns - I rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.256ns (70.880%)  route 0.105ns (29.120%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.023ns
    Source Clock Delay      (SCD):    1.507ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock I rise edge)          0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000     0.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=22, routed)          0.551     1.464    Inst_system_clocks/sysclk_p
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061     0.404 r  Inst_system_clocks/MMCME2_ADV_TX_PLL/CLKOUT0
                         net (fo=1, routed)           0.486     0.890    Inst_system_clocks/I
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.916 r  Inst_system_clocks/BUFG_SYS_CLK/O
                         net (fo=25, routed)          0.592     1.507    s_sysclk
    SLICE_X65Y58         FDRE                                         r  u_led_count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y58         FDRE (Prop_fdre_C_Q)         0.141     1.648 r  u_led_count_reg[4]/Q
                         net (fo=1, routed)           0.105     1.754    u_led_count_reg_n_0_[4]
    SLICE_X65Y58         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.869 r  u_led_count_reg[4]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.869    u_led_count_reg[4]_i_1_n_7
    SLICE_X65Y58         FDRE                                         r  u_led_count_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock I rise edge)          0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000     0.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=22, routed)          0.819     1.977    Inst_system_clocks/sysclk_p
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375     0.602 r  Inst_system_clocks/MMCME2_ADV_TX_PLL/CLKOUT0
                         net (fo=1, routed)           0.530     1.131    Inst_system_clocks/I
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.160 r  Inst_system_clocks/BUFG_SYS_CLK/O
                         net (fo=25, routed)          0.862     2.023    s_sysclk
    SLICE_X65Y58         FDRE                                         r  u_led_count_reg[4]/C
                         clock pessimism             -0.515     1.507    
    SLICE_X65Y58         FDRE (Hold_fdre_C_D)         0.105     1.612    u_led_count_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.612    
                         arrival time                           1.869    
  -------------------------------------------------------------------
                         slack                                  0.256    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 u_led_count_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by I  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            u_led_count_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by I  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             I
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (I rise@0.000ns - I rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.256ns (70.880%)  route 0.105ns (29.120%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.023ns
    Source Clock Delay      (SCD):    1.507ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock I rise edge)          0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000     0.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=22, routed)          0.551     1.464    Inst_system_clocks/sysclk_p
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061     0.404 r  Inst_system_clocks/MMCME2_ADV_TX_PLL/CLKOUT0
                         net (fo=1, routed)           0.486     0.890    Inst_system_clocks/I
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.916 r  Inst_system_clocks/BUFG_SYS_CLK/O
                         net (fo=25, routed)          0.592     1.507    s_sysclk
    SLICE_X65Y59         FDRE                                         r  u_led_count_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y59         FDRE (Prop_fdre_C_Q)         0.141     1.648 r  u_led_count_reg[8]/Q
                         net (fo=1, routed)           0.105     1.754    u_led_count_reg_n_0_[8]
    SLICE_X65Y59         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.869 r  u_led_count_reg[8]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.869    u_led_count_reg[8]_i_1_n_7
    SLICE_X65Y59         FDRE                                         r  u_led_count_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock I rise edge)          0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000     0.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=22, routed)          0.819     1.977    Inst_system_clocks/sysclk_p
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375     0.602 r  Inst_system_clocks/MMCME2_ADV_TX_PLL/CLKOUT0
                         net (fo=1, routed)           0.530     1.131    Inst_system_clocks/I
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.160 r  Inst_system_clocks/BUFG_SYS_CLK/O
                         net (fo=25, routed)          0.862     2.023    s_sysclk
    SLICE_X65Y59         FDRE                                         r  u_led_count_reg[8]/C
                         clock pessimism             -0.515     1.507    
    SLICE_X65Y59         FDRE (Hold_fdre_C_D)         0.105     1.612    u_led_count_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.612    
                         arrival time                           1.869    
  -------------------------------------------------------------------
                         slack                                  0.256    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 u_led_count_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by I  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            u_led_count_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by I  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             I
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (I rise@0.000ns - I rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.256ns (70.880%)  route 0.105ns (29.120%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.022ns
    Source Clock Delay      (SCD):    1.506ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock I rise edge)          0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000     0.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=22, routed)          0.551     1.464    Inst_system_clocks/sysclk_p
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061     0.404 r  Inst_system_clocks/MMCME2_ADV_TX_PLL/CLKOUT0
                         net (fo=1, routed)           0.486     0.890    Inst_system_clocks/I
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.916 r  Inst_system_clocks/BUFG_SYS_CLK/O
                         net (fo=25, routed)          0.591     1.506    s_sysclk
    SLICE_X65Y60         FDRE                                         r  u_led_count_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y60         FDRE (Prop_fdre_C_Q)         0.141     1.647 r  u_led_count_reg[12]/Q
                         net (fo=1, routed)           0.105     1.753    u_led_count_reg_n_0_[12]
    SLICE_X65Y60         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.868 r  u_led_count_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.868    u_led_count_reg[12]_i_1_n_7
    SLICE_X65Y60         FDRE                                         r  u_led_count_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock I rise edge)          0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000     0.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=22, routed)          0.819     1.977    Inst_system_clocks/sysclk_p
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375     0.602 r  Inst_system_clocks/MMCME2_ADV_TX_PLL/CLKOUT0
                         net (fo=1, routed)           0.530     1.131    Inst_system_clocks/I
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.160 r  Inst_system_clocks/BUFG_SYS_CLK/O
                         net (fo=25, routed)          0.861     2.022    s_sysclk
    SLICE_X65Y60         FDRE                                         r  u_led_count_reg[12]/C
                         clock pessimism             -0.515     1.506    
    SLICE_X65Y60         FDRE (Hold_fdre_C_D)         0.105     1.611    u_led_count_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.611    
                         arrival time                           1.868    
  -------------------------------------------------------------------
                         slack                                  0.256    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         I
Waveform(ns):       { 0.000 8.000 }
Period(ns):         16.000
Sources:            { Inst_system_clocks/MMCME2_ADV_TX_PLL/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         16.000      13.845     BUFGCTRL_X0Y3    Inst_system_clocks/BUFG_SYS_CLK/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         16.000      14.751     MMCME2_ADV_X1Y0  Inst_system_clocks/MMCME2_ADV_TX_PLL/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         16.000      15.000     SLICE_X65Y59     u_led_count_reg[9]/C
Min Period        n/a     FDRE/C              n/a            1.000         16.000      15.000     SLICE_X65Y57     u_led_count_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         16.000      15.000     SLICE_X65Y59     u_led_count_reg[10]/C
Min Period        n/a     FDRE/C              n/a            1.000         16.000      15.000     SLICE_X65Y59     u_led_count_reg[11]/C
Min Period        n/a     FDRE/C              n/a            1.000         16.000      15.000     SLICE_X65Y60     u_led_count_reg[12]/C
Min Period        n/a     FDRE/C              n/a            1.000         16.000      15.000     SLICE_X65Y60     u_led_count_reg[13]/C
Min Period        n/a     FDRE/C              n/a            1.000         16.000      15.000     SLICE_X65Y60     u_led_count_reg[14]/C
Min Period        n/a     FDRE/C              n/a            1.000         16.000      15.000     SLICE_X65Y60     u_led_count_reg[15]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       16.000      197.360    MMCME2_ADV_X1Y0  Inst_system_clocks/MMCME2_ADV_TX_PLL/CLKOUT0
Low Pulse Width   Fast    FDRE/C              n/a            0.500         8.000       7.500      SLICE_X65Y59     u_led_count_reg[9]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         8.000       7.500      SLICE_X65Y57     u_led_count_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         8.000       7.500      SLICE_X65Y59     u_led_count_reg[10]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         8.000       7.500      SLICE_X65Y59     u_led_count_reg[11]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         8.000       7.500      SLICE_X65Y60     u_led_count_reg[12]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         8.000       7.500      SLICE_X65Y60     u_led_count_reg[13]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         8.000       7.500      SLICE_X65Y60     u_led_count_reg[14]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         8.000       7.500      SLICE_X65Y60     u_led_count_reg[15]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         8.000       7.500      SLICE_X65Y61     u_led_count_reg[16]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         8.000       7.500      SLICE_X65Y61     u_led_count_reg[17]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         8.000       7.500      SLICE_X65Y57     u_led_count_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         8.000       7.500      SLICE_X65Y57     u_led_count_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         8.000       7.500      SLICE_X65Y57     u_led_count_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         8.000       7.500      SLICE_X65Y57     u_led_count_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         8.000       7.500      SLICE_X65Y58     u_led_count_reg[4]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         8.000       7.500      SLICE_X65Y58     u_led_count_reg[5]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         8.000       7.500      SLICE_X65Y58     u_led_count_reg[6]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         8.000       7.500      SLICE_X65Y58     u_led_count_reg[7]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         8.000       7.500      SLICE_X65Y59     u_led_count_reg[9]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         8.000       7.500      SLICE_X65Y59     u_led_count_reg[9]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_ipb_i
  To Clock:  clk_ipb_i

Setup :            0  Failing Endpoints,  Worst Slack       17.226ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.033ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       15.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             17.226ns  (required time - arrival time)
  Source:                 master_fir_i/p_data_reg[3][31]/C
                            (rising edge-triggered cell FDCE clocked by clk_ipb_i  {rise@0.000ns fall@16.000ns period=32.000ns})
  Destination:            master_fir_i/y_out_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by clk_ipb_i  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             clk_ipb_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            32.000ns  (clk_ipb_i rise@32.000ns - clk_ipb_i rise@0.000ns)
  Data Path Delay:        14.702ns  (logic 8.437ns (57.387%)  route 6.265ns (42.613%))
  Logic Levels:           13  (CARRY4=7 DSP48E1=2 LUT2=1 LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.981ns = ( 36.981 - 32.000 ) 
    Source Clock Delay      (SCD):    5.281ns
    Clock Pessimism Removal (CPR):    0.266ns
  Clock Uncertainty:      0.101ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.190ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_ipb_i rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000     0.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.577     5.129    Inst_system_clocks/sysclk_p
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.333     1.796 r  Inst_system_clocks/MMCME2_ADV_TX_PLL/CLKOUT3
                         net (fo=1, routed)           1.661     3.457    Inst_system_clocks/clk_ipb_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.553 r  Inst_system_clocks/bufgipb/O
                         net (fo=593, routed)         1.727     5.281    master_fir_i/clk
    SLICE_X11Y128        FDCE                                         r  master_fir_i/p_data_reg[3][31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y128        FDCE (Prop_fdce_C_Q)         0.456     5.737 r  master_fir_i/p_data_reg[3][31]/Q
                         net (fo=20, routed)          1.341     7.078    master_fir_i/p_data_reg[3]__0[31]
    DSP48_X0Y52          DSP48E1 (Prop_dsp48e1_B[17]_PCOUT[47])
                                                      3.851    10.929 r  master_fir_i/ARG0/PCOUT[47]
                         net (fo=1, routed)           0.002    10.931    master_fir_i/ARG0_n_106
    DSP48_X0Y53          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[7])
                                                      1.518    12.449 r  master_fir_i/ARG0__0/P[7]
                         net (fo=1, routed)           1.973    14.422    master_fir_i/ARG0__0_n_98
    SLICE_X13Y113        LUT2 (Prop_lut2_I1_O)        0.124    14.546 r  master_fir_i/y_out[31]_i_201/O
                         net (fo=1, routed)           0.000    14.546    master_fir_i/y_out[31]_i_201_n_0
    SLICE_X13Y113        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    15.096 r  master_fir_i/y_out_reg[31]_i_161/CO[3]
                         net (fo=1, routed)           0.000    15.096    master_fir_i/y_out_reg[31]_i_161_n_0
    SLICE_X13Y114        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.210 r  master_fir_i/y_out_reg[31]_i_128/CO[3]
                         net (fo=1, routed)           0.000    15.210    master_fir_i/y_out_reg[31]_i_128_n_0
    SLICE_X13Y115        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.324 r  master_fir_i/y_out_reg[31]_i_95/CO[3]
                         net (fo=1, routed)           0.000    15.324    master_fir_i/y_out_reg[31]_i_95_n_0
    SLICE_X13Y116        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    15.658 r  master_fir_i/y_out_reg[31]_i_46/O[1]
                         net (fo=3, routed)           0.893    16.551    master_fir_i/y_out_reg[31]_i_46_n_6
    SLICE_X8Y119         LUT3 (Prop_lut3_I0_O)        0.303    16.854 r  master_fir_i/y_out[31]_i_93/O
                         net (fo=2, routed)           0.892    17.746    master_fir_i/y_out[31]_i_93_n_0
    SLICE_X9Y119         LUT5 (Prop_lut5_I1_O)        0.124    17.870 r  master_fir_i/y_out[31]_i_36/O
                         net (fo=2, routed)           1.164    19.034    master_fir_i/y_out[31]_i_36_n_0
    SLICE_X9Y115         LUT6 (Prop_lut6_I0_O)        0.124    19.158 r  master_fir_i/y_out[31]_i_40/O
                         net (fo=1, routed)           0.000    19.158    master_fir_i/y_out[31]_i_40_n_0
    SLICE_X9Y115         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    19.556 r  master_fir_i/y_out_reg[31]_i_11/CO[3]
                         net (fo=1, routed)           0.000    19.556    master_fir_i/y_out_reg[31]_i_11_n_0
    SLICE_X9Y116         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.670 r  master_fir_i/y_out_reg[31]_i_3/CO[3]
                         net (fo=1, routed)           0.000    19.670    master_fir_i/y_out_reg[31]_i_3_n_0
    SLICE_X9Y117         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    19.983 r  master_fir_i/y_out_reg[31]_i_2/O[3]
                         net (fo=1, routed)           0.000    19.983    master_fir_i/ARG[63]
    SLICE_X9Y117         FDRE                                         r  master_fir_i/y_out_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_ipb_i rise edge)
                                                     32.000    32.000 r  
    E3                                                0.000    32.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000    32.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         1.418    33.418 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           1.862    35.280    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    35.371 r  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.460    36.832    Inst_system_clocks/sysclk_p
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.129    33.702 r  Inst_system_clocks/MMCME2_ADV_TX_PLL/CLKOUT3
                         net (fo=1, routed)           1.581    35.283    Inst_system_clocks/clk_ipb_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    35.374 r  Inst_system_clocks/bufgipb/O
                         net (fo=593, routed)         1.607    36.981    master_fir_i/clk
    SLICE_X9Y117         FDRE                                         r  master_fir_i/y_out_reg[31]/C
                         clock pessimism              0.266    37.248    
                         clock uncertainty           -0.101    37.146    
    SLICE_X9Y117         FDRE (Setup_fdre_C_D)        0.062    37.208    master_fir_i/y_out_reg[31]
  -------------------------------------------------------------------
                         required time                         37.208    
                         arrival time                         -19.983    
  -------------------------------------------------------------------
                         slack                                 17.226    

Slack (MET) :             18.485ns  (required time - arrival time)
  Source:                 master_fir_i/p_data_reg[0][15]/C
                            (rising edge-triggered cell FDCE clocked by clk_ipb_i  {rise@0.000ns fall@16.000ns period=32.000ns})
  Destination:            master_fir_i/y_out_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by clk_ipb_i  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             clk_ipb_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            32.000ns  (clk_ipb_i rise@32.000ns - clk_ipb_i rise@0.000ns)
  Data Path Delay:        13.436ns  (logic 8.368ns (62.282%)  route 5.068ns (37.718%))
  Logic Levels:           10  (CARRY4=5 DSP48E1=2 LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.987ns = ( 36.987 - 32.000 ) 
    Source Clock Delay      (SCD):    5.294ns
    Clock Pessimism Removal (CPR):    0.266ns
  Clock Uncertainty:      0.101ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.190ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_ipb_i rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000     0.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.577     5.129    Inst_system_clocks/sysclk_p
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.333     1.796 r  Inst_system_clocks/MMCME2_ADV_TX_PLL/CLKOUT3
                         net (fo=1, routed)           1.661     3.457    Inst_system_clocks/clk_ipb_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.553 r  Inst_system_clocks/bufgipb/O
                         net (fo=593, routed)         1.740     5.294    master_fir_i/clk
    SLICE_X12Y104        FDCE                                         r  master_fir_i/p_data_reg[0][15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y104        FDCE (Prop_fdce_C_Q)         0.518     5.812 r  master_fir_i/p_data_reg[0][15]/Q
                         net (fo=3, routed)           1.074     6.886    master_fir_i/p_data_reg[0]__0[15]
    DSP48_X0Y38          DSP48E1 (Prop_dsp48e1_A[15]_PCOUT[47])
                                                      4.036    10.922 r  master_fir_i/ARG2__5/PCOUT[47]
                         net (fo=1, routed)           0.002    10.924    master_fir_i/ARG2__5_n_106
    DSP48_X0Y39          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    12.442 r  master_fir_i/ARG2__6/P[0]
                         net (fo=2, routed)           1.548    13.990    master_fir_i/ARG2__6_n_105
    SLICE_X12Y105        LUT2 (Prop_lut2_I0_O)        0.124    14.114 r  master_fir_i/y_out[23]_i_29/O
                         net (fo=1, routed)           0.000    14.114    master_fir_i/y_out[23]_i_29_n_0
    SLICE_X12Y105        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    14.647 r  master_fir_i/y_out_reg[23]_i_16/CO[3]
                         net (fo=1, routed)           0.000    14.647    master_fir_i/y_out_reg[23]_i_16_n_0
    SLICE_X12Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.764 r  master_fir_i/y_out_reg[27]_i_16/CO[3]
                         net (fo=1, routed)           0.000    14.764    master_fir_i/y_out_reg[27]_i_16_n_0
    SLICE_X12Y107        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    14.983 r  master_fir_i/y_out_reg[30]_i_20/O[0]
                         net (fo=2, routed)           1.165    16.148    master_fir_i/y_out_reg[30]_i_20_n_7
    SLICE_X8Y105         LUT5 (Prop_lut5_I0_O)        0.295    16.443 r  master_fir_i/y_out[27]_i_4/O
                         net (fo=2, routed)           1.279    17.721    master_fir_i/y_out[27]_i_4_n_0
    SLICE_X9Y108         LUT6 (Prop_lut6_I0_O)        0.124    17.845 r  master_fir_i/y_out[27]_i_8/O
                         net (fo=1, routed)           0.000    17.845    master_fir_i/y_out[27]_i_8_n_0
    SLICE_X9Y108         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    18.395 r  master_fir_i/y_out_reg[27]_i_1/CO[3]
                         net (fo=1, routed)           0.000    18.395    master_fir_i/y_out_reg[27]_i_1_n_0
    SLICE_X9Y109         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    18.729 r  master_fir_i/y_out_reg[30]_i_1/O[1]
                         net (fo=1, routed)           0.000    18.729    master_fir_i/ARG[29]
    SLICE_X9Y109         FDRE                                         r  master_fir_i/y_out_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_ipb_i rise edge)
                                                     32.000    32.000 r  
    E3                                                0.000    32.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000    32.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         1.418    33.418 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           1.862    35.280    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    35.371 r  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.460    36.832    Inst_system_clocks/sysclk_p
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.129    33.702 r  Inst_system_clocks/MMCME2_ADV_TX_PLL/CLKOUT3
                         net (fo=1, routed)           1.581    35.283    Inst_system_clocks/clk_ipb_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    35.374 r  Inst_system_clocks/bufgipb/O
                         net (fo=593, routed)         1.613    36.987    master_fir_i/clk
    SLICE_X9Y109         FDRE                                         r  master_fir_i/y_out_reg[29]/C
                         clock pessimism              0.266    37.254    
                         clock uncertainty           -0.101    37.152    
    SLICE_X9Y109         FDRE (Setup_fdre_C_D)        0.062    37.214    master_fir_i/y_out_reg[29]
  -------------------------------------------------------------------
                         required time                         37.214    
                         arrival time                         -18.729    
  -------------------------------------------------------------------
                         slack                                 18.485    

Slack (MET) :             18.580ns  (required time - arrival time)
  Source:                 master_fir_i/p_data_reg[0][15]/C
                            (rising edge-triggered cell FDCE clocked by clk_ipb_i  {rise@0.000ns fall@16.000ns period=32.000ns})
  Destination:            master_fir_i/y_out_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by clk_ipb_i  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             clk_ipb_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            32.000ns  (clk_ipb_i rise@32.000ns - clk_ipb_i rise@0.000ns)
  Data Path Delay:        13.341ns  (logic 8.273ns (62.013%)  route 5.068ns (37.987%))
  Logic Levels:           10  (CARRY4=5 DSP48E1=2 LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.987ns = ( 36.987 - 32.000 ) 
    Source Clock Delay      (SCD):    5.294ns
    Clock Pessimism Removal (CPR):    0.266ns
  Clock Uncertainty:      0.101ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.190ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_ipb_i rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000     0.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.577     5.129    Inst_system_clocks/sysclk_p
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.333     1.796 r  Inst_system_clocks/MMCME2_ADV_TX_PLL/CLKOUT3
                         net (fo=1, routed)           1.661     3.457    Inst_system_clocks/clk_ipb_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.553 r  Inst_system_clocks/bufgipb/O
                         net (fo=593, routed)         1.740     5.294    master_fir_i/clk
    SLICE_X12Y104        FDCE                                         r  master_fir_i/p_data_reg[0][15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y104        FDCE (Prop_fdce_C_Q)         0.518     5.812 r  master_fir_i/p_data_reg[0][15]/Q
                         net (fo=3, routed)           1.074     6.886    master_fir_i/p_data_reg[0]__0[15]
    DSP48_X0Y38          DSP48E1 (Prop_dsp48e1_A[15]_PCOUT[47])
                                                      4.036    10.922 r  master_fir_i/ARG2__5/PCOUT[47]
                         net (fo=1, routed)           0.002    10.924    master_fir_i/ARG2__5_n_106
    DSP48_X0Y39          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    12.442 r  master_fir_i/ARG2__6/P[0]
                         net (fo=2, routed)           1.548    13.990    master_fir_i/ARG2__6_n_105
    SLICE_X12Y105        LUT2 (Prop_lut2_I0_O)        0.124    14.114 r  master_fir_i/y_out[23]_i_29/O
                         net (fo=1, routed)           0.000    14.114    master_fir_i/y_out[23]_i_29_n_0
    SLICE_X12Y105        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    14.647 r  master_fir_i/y_out_reg[23]_i_16/CO[3]
                         net (fo=1, routed)           0.000    14.647    master_fir_i/y_out_reg[23]_i_16_n_0
    SLICE_X12Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.764 r  master_fir_i/y_out_reg[27]_i_16/CO[3]
                         net (fo=1, routed)           0.000    14.764    master_fir_i/y_out_reg[27]_i_16_n_0
    SLICE_X12Y107        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    14.983 r  master_fir_i/y_out_reg[30]_i_20/O[0]
                         net (fo=2, routed)           1.165    16.148    master_fir_i/y_out_reg[30]_i_20_n_7
    SLICE_X8Y105         LUT5 (Prop_lut5_I0_O)        0.295    16.443 r  master_fir_i/y_out[27]_i_4/O
                         net (fo=2, routed)           1.279    17.721    master_fir_i/y_out[27]_i_4_n_0
    SLICE_X9Y108         LUT6 (Prop_lut6_I0_O)        0.124    17.845 r  master_fir_i/y_out[27]_i_8/O
                         net (fo=1, routed)           0.000    17.845    master_fir_i/y_out[27]_i_8_n_0
    SLICE_X9Y108         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    18.395 r  master_fir_i/y_out_reg[27]_i_1/CO[3]
                         net (fo=1, routed)           0.000    18.395    master_fir_i/y_out_reg[27]_i_1_n_0
    SLICE_X9Y109         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    18.634 r  master_fir_i/y_out_reg[30]_i_1/O[2]
                         net (fo=1, routed)           0.000    18.634    master_fir_i/ARG[30]
    SLICE_X9Y109         FDRE                                         r  master_fir_i/y_out_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_ipb_i rise edge)
                                                     32.000    32.000 r  
    E3                                                0.000    32.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000    32.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         1.418    33.418 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           1.862    35.280    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    35.371 r  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.460    36.832    Inst_system_clocks/sysclk_p
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.129    33.702 r  Inst_system_clocks/MMCME2_ADV_TX_PLL/CLKOUT3
                         net (fo=1, routed)           1.581    35.283    Inst_system_clocks/clk_ipb_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    35.374 r  Inst_system_clocks/bufgipb/O
                         net (fo=593, routed)         1.613    36.987    master_fir_i/clk
    SLICE_X9Y109         FDRE                                         r  master_fir_i/y_out_reg[30]/C
                         clock pessimism              0.266    37.254    
                         clock uncertainty           -0.101    37.152    
    SLICE_X9Y109         FDRE (Setup_fdre_C_D)        0.062    37.214    master_fir_i/y_out_reg[30]
  -------------------------------------------------------------------
                         required time                         37.214    
                         arrival time                         -18.634    
  -------------------------------------------------------------------
                         slack                                 18.580    

Slack (MET) :             18.596ns  (required time - arrival time)
  Source:                 master_fir_i/p_data_reg[0][15]/C
                            (rising edge-triggered cell FDCE clocked by clk_ipb_i  {rise@0.000ns fall@16.000ns period=32.000ns})
  Destination:            master_fir_i/y_out_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by clk_ipb_i  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             clk_ipb_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            32.000ns  (clk_ipb_i rise@32.000ns - clk_ipb_i rise@0.000ns)
  Data Path Delay:        13.325ns  (logic 8.257ns (61.968%)  route 5.068ns (38.032%))
  Logic Levels:           10  (CARRY4=5 DSP48E1=2 LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.987ns = ( 36.987 - 32.000 ) 
    Source Clock Delay      (SCD):    5.294ns
    Clock Pessimism Removal (CPR):    0.266ns
  Clock Uncertainty:      0.101ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.190ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_ipb_i rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000     0.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.577     5.129    Inst_system_clocks/sysclk_p
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.333     1.796 r  Inst_system_clocks/MMCME2_ADV_TX_PLL/CLKOUT3
                         net (fo=1, routed)           1.661     3.457    Inst_system_clocks/clk_ipb_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.553 r  Inst_system_clocks/bufgipb/O
                         net (fo=593, routed)         1.740     5.294    master_fir_i/clk
    SLICE_X12Y104        FDCE                                         r  master_fir_i/p_data_reg[0][15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y104        FDCE (Prop_fdce_C_Q)         0.518     5.812 r  master_fir_i/p_data_reg[0][15]/Q
                         net (fo=3, routed)           1.074     6.886    master_fir_i/p_data_reg[0]__0[15]
    DSP48_X0Y38          DSP48E1 (Prop_dsp48e1_A[15]_PCOUT[47])
                                                      4.036    10.922 r  master_fir_i/ARG2__5/PCOUT[47]
                         net (fo=1, routed)           0.002    10.924    master_fir_i/ARG2__5_n_106
    DSP48_X0Y39          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    12.442 r  master_fir_i/ARG2__6/P[0]
                         net (fo=2, routed)           1.548    13.990    master_fir_i/ARG2__6_n_105
    SLICE_X12Y105        LUT2 (Prop_lut2_I0_O)        0.124    14.114 r  master_fir_i/y_out[23]_i_29/O
                         net (fo=1, routed)           0.000    14.114    master_fir_i/y_out[23]_i_29_n_0
    SLICE_X12Y105        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    14.647 r  master_fir_i/y_out_reg[23]_i_16/CO[3]
                         net (fo=1, routed)           0.000    14.647    master_fir_i/y_out_reg[23]_i_16_n_0
    SLICE_X12Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.764 r  master_fir_i/y_out_reg[27]_i_16/CO[3]
                         net (fo=1, routed)           0.000    14.764    master_fir_i/y_out_reg[27]_i_16_n_0
    SLICE_X12Y107        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    14.983 r  master_fir_i/y_out_reg[30]_i_20/O[0]
                         net (fo=2, routed)           1.165    16.148    master_fir_i/y_out_reg[30]_i_20_n_7
    SLICE_X8Y105         LUT5 (Prop_lut5_I0_O)        0.295    16.443 r  master_fir_i/y_out[27]_i_4/O
                         net (fo=2, routed)           1.279    17.721    master_fir_i/y_out[27]_i_4_n_0
    SLICE_X9Y108         LUT6 (Prop_lut6_I0_O)        0.124    17.845 r  master_fir_i/y_out[27]_i_8/O
                         net (fo=1, routed)           0.000    17.845    master_fir_i/y_out[27]_i_8_n_0
    SLICE_X9Y108         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    18.395 r  master_fir_i/y_out_reg[27]_i_1/CO[3]
                         net (fo=1, routed)           0.000    18.395    master_fir_i/y_out_reg[27]_i_1_n_0
    SLICE_X9Y109         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    18.618 r  master_fir_i/y_out_reg[30]_i_1/O[0]
                         net (fo=1, routed)           0.000    18.618    master_fir_i/ARG[28]
    SLICE_X9Y109         FDRE                                         r  master_fir_i/y_out_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_ipb_i rise edge)
                                                     32.000    32.000 r  
    E3                                                0.000    32.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000    32.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         1.418    33.418 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           1.862    35.280    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    35.371 r  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.460    36.832    Inst_system_clocks/sysclk_p
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.129    33.702 r  Inst_system_clocks/MMCME2_ADV_TX_PLL/CLKOUT3
                         net (fo=1, routed)           1.581    35.283    Inst_system_clocks/clk_ipb_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    35.374 r  Inst_system_clocks/bufgipb/O
                         net (fo=593, routed)         1.613    36.987    master_fir_i/clk
    SLICE_X9Y109         FDRE                                         r  master_fir_i/y_out_reg[28]/C
                         clock pessimism              0.266    37.254    
                         clock uncertainty           -0.101    37.152    
    SLICE_X9Y109         FDRE (Setup_fdre_C_D)        0.062    37.214    master_fir_i/y_out_reg[28]
  -------------------------------------------------------------------
                         required time                         37.214    
                         arrival time                         -18.618    
  -------------------------------------------------------------------
                         slack                                 18.596    

Slack (MET) :             18.666ns  (required time - arrival time)
  Source:                 master_fir_i/p_data_reg[3][7]/C
                            (rising edge-triggered cell FDCE clocked by clk_ipb_i  {rise@0.000ns fall@16.000ns period=32.000ns})
  Destination:            master_fir_i/y_out_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by clk_ipb_i  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             clk_ipb_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            32.000ns  (clk_ipb_i rise@32.000ns - clk_ipb_i rise@0.000ns)
  Data Path Delay:        13.256ns  (logic 8.256ns (62.281%)  route 5.000ns (37.719%))
  Logic Levels:           9  (CARRY4=3 DSP48E1=2 LUT2=1 LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.988ns = ( 36.988 - 32.000 ) 
    Source Clock Delay      (SCD):    5.293ns
    Clock Pessimism Removal (CPR):    0.266ns
  Clock Uncertainty:      0.101ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.190ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_ipb_i rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000     0.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.577     5.129    Inst_system_clocks/sysclk_p
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.333     1.796 r  Inst_system_clocks/MMCME2_ADV_TX_PLL/CLKOUT3
                         net (fo=1, routed)           1.661     3.457    Inst_system_clocks/clk_ipb_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.553 r  Inst_system_clocks/bufgipb/O
                         net (fo=593, routed)         1.739     5.293    master_fir_i/clk
    SLICE_X12Y108        FDCE                                         r  master_fir_i/p_data_reg[3][7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y108        FDCE (Prop_fdce_C_Q)         0.518     5.811 r  master_fir_i/p_data_reg[3][7]/Q
                         net (fo=1, routed)           0.699     6.510    master_fir_i/p_data_reg[3]__0[7]
    DSP48_X0Y44          DSP48E1 (Prop_dsp48e1_A[7]_PCOUT[47])
                                                      4.036    10.546 r  master_fir_i/ARG0__1/PCOUT[47]
                         net (fo=1, routed)           0.002    10.548    master_fir_i/ARG0__1_n_106
    DSP48_X0Y45          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    12.066 r  master_fir_i/ARG0__2/P[0]
                         net (fo=2, routed)           1.348    13.414    master_fir_i/ARG0__2_n_105
    SLICE_X13Y107        LUT2 (Prop_lut2_I0_O)        0.124    13.538 r  master_fir_i/y_out[23]_i_20/O
                         net (fo=1, routed)           0.000    13.538    master_fir_i/y_out[23]_i_20_n_0
    SLICE_X13Y107        CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    14.178 r  master_fir_i/y_out_reg[23]_i_13/O[3]
                         net (fo=3, routed)           0.948    15.126    master_fir_i/y_out_reg[23]_i_13_n_4
    SLICE_X8Y106         LUT3 (Prop_lut3_I0_O)        0.306    15.432 r  master_fir_i/y_out[23]_i_17/O
                         net (fo=2, routed)           1.054    16.486    master_fir_i/y_out[23]_i_17_n_0
    SLICE_X8Y104         LUT5 (Prop_lut5_I1_O)        0.124    16.610 r  master_fir_i/y_out[23]_i_5/O
                         net (fo=2, routed)           0.949    17.559    master_fir_i/y_out[23]_i_5_n_0
    SLICE_X9Y107         LUT6 (Prop_lut6_I0_O)        0.124    17.683 r  master_fir_i/y_out[23]_i_9/O
                         net (fo=1, routed)           0.000    17.683    master_fir_i/y_out[23]_i_9_n_0
    SLICE_X9Y107         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    18.215 r  master_fir_i/y_out_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000    18.215    master_fir_i/y_out_reg[23]_i_1_n_0
    SLICE_X9Y108         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    18.549 r  master_fir_i/y_out_reg[27]_i_1/O[1]
                         net (fo=1, routed)           0.000    18.549    master_fir_i/ARG[25]
    SLICE_X9Y108         FDRE                                         r  master_fir_i/y_out_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_ipb_i rise edge)
                                                     32.000    32.000 r  
    E3                                                0.000    32.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000    32.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         1.418    33.418 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           1.862    35.280    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    35.371 r  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.460    36.832    Inst_system_clocks/sysclk_p
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.129    33.702 r  Inst_system_clocks/MMCME2_ADV_TX_PLL/CLKOUT3
                         net (fo=1, routed)           1.581    35.283    Inst_system_clocks/clk_ipb_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    35.374 r  Inst_system_clocks/bufgipb/O
                         net (fo=593, routed)         1.614    36.988    master_fir_i/clk
    SLICE_X9Y108         FDRE                                         r  master_fir_i/y_out_reg[25]/C
                         clock pessimism              0.266    37.255    
                         clock uncertainty           -0.101    37.153    
    SLICE_X9Y108         FDRE (Setup_fdre_C_D)        0.062    37.215    master_fir_i/y_out_reg[25]
  -------------------------------------------------------------------
                         required time                         37.215    
                         arrival time                         -18.549    
  -------------------------------------------------------------------
                         slack                                 18.666    

Slack (MET) :             18.687ns  (required time - arrival time)
  Source:                 master_fir_i/p_data_reg[3][7]/C
                            (rising edge-triggered cell FDCE clocked by clk_ipb_i  {rise@0.000ns fall@16.000ns period=32.000ns})
  Destination:            master_fir_i/y_out_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by clk_ipb_i  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             clk_ipb_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            32.000ns  (clk_ipb_i rise@32.000ns - clk_ipb_i rise@0.000ns)
  Data Path Delay:        13.235ns  (logic 8.235ns (62.221%)  route 5.000ns (37.779%))
  Logic Levels:           9  (CARRY4=3 DSP48E1=2 LUT2=1 LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.988ns = ( 36.988 - 32.000 ) 
    Source Clock Delay      (SCD):    5.293ns
    Clock Pessimism Removal (CPR):    0.266ns
  Clock Uncertainty:      0.101ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.190ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_ipb_i rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000     0.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.577     5.129    Inst_system_clocks/sysclk_p
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.333     1.796 r  Inst_system_clocks/MMCME2_ADV_TX_PLL/CLKOUT3
                         net (fo=1, routed)           1.661     3.457    Inst_system_clocks/clk_ipb_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.553 r  Inst_system_clocks/bufgipb/O
                         net (fo=593, routed)         1.739     5.293    master_fir_i/clk
    SLICE_X12Y108        FDCE                                         r  master_fir_i/p_data_reg[3][7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y108        FDCE (Prop_fdce_C_Q)         0.518     5.811 r  master_fir_i/p_data_reg[3][7]/Q
                         net (fo=1, routed)           0.699     6.510    master_fir_i/p_data_reg[3]__0[7]
    DSP48_X0Y44          DSP48E1 (Prop_dsp48e1_A[7]_PCOUT[47])
                                                      4.036    10.546 r  master_fir_i/ARG0__1/PCOUT[47]
                         net (fo=1, routed)           0.002    10.548    master_fir_i/ARG0__1_n_106
    DSP48_X0Y45          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    12.066 r  master_fir_i/ARG0__2/P[0]
                         net (fo=2, routed)           1.348    13.414    master_fir_i/ARG0__2_n_105
    SLICE_X13Y107        LUT2 (Prop_lut2_I0_O)        0.124    13.538 r  master_fir_i/y_out[23]_i_20/O
                         net (fo=1, routed)           0.000    13.538    master_fir_i/y_out[23]_i_20_n_0
    SLICE_X13Y107        CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    14.178 r  master_fir_i/y_out_reg[23]_i_13/O[3]
                         net (fo=3, routed)           0.948    15.126    master_fir_i/y_out_reg[23]_i_13_n_4
    SLICE_X8Y106         LUT3 (Prop_lut3_I0_O)        0.306    15.432 r  master_fir_i/y_out[23]_i_17/O
                         net (fo=2, routed)           1.054    16.486    master_fir_i/y_out[23]_i_17_n_0
    SLICE_X8Y104         LUT5 (Prop_lut5_I1_O)        0.124    16.610 r  master_fir_i/y_out[23]_i_5/O
                         net (fo=2, routed)           0.949    17.559    master_fir_i/y_out[23]_i_5_n_0
    SLICE_X9Y107         LUT6 (Prop_lut6_I0_O)        0.124    17.683 r  master_fir_i/y_out[23]_i_9/O
                         net (fo=1, routed)           0.000    17.683    master_fir_i/y_out[23]_i_9_n_0
    SLICE_X9Y107         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    18.215 r  master_fir_i/y_out_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000    18.215    master_fir_i/y_out_reg[23]_i_1_n_0
    SLICE_X9Y108         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    18.528 r  master_fir_i/y_out_reg[27]_i_1/O[3]
                         net (fo=1, routed)           0.000    18.528    master_fir_i/ARG[27]
    SLICE_X9Y108         FDRE                                         r  master_fir_i/y_out_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_ipb_i rise edge)
                                                     32.000    32.000 r  
    E3                                                0.000    32.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000    32.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         1.418    33.418 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           1.862    35.280    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    35.371 r  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.460    36.832    Inst_system_clocks/sysclk_p
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.129    33.702 r  Inst_system_clocks/MMCME2_ADV_TX_PLL/CLKOUT3
                         net (fo=1, routed)           1.581    35.283    Inst_system_clocks/clk_ipb_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    35.374 r  Inst_system_clocks/bufgipb/O
                         net (fo=593, routed)         1.614    36.988    master_fir_i/clk
    SLICE_X9Y108         FDRE                                         r  master_fir_i/y_out_reg[27]/C
                         clock pessimism              0.266    37.255    
                         clock uncertainty           -0.101    37.153    
    SLICE_X9Y108         FDRE (Setup_fdre_C_D)        0.062    37.215    master_fir_i/y_out_reg[27]
  -------------------------------------------------------------------
                         required time                         37.215    
                         arrival time                         -18.528    
  -------------------------------------------------------------------
                         slack                                 18.687    

Slack (MET) :             18.761ns  (required time - arrival time)
  Source:                 master_fir_i/p_data_reg[3][7]/C
                            (rising edge-triggered cell FDCE clocked by clk_ipb_i  {rise@0.000ns fall@16.000ns period=32.000ns})
  Destination:            master_fir_i/y_out_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by clk_ipb_i  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             clk_ipb_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            32.000ns  (clk_ipb_i rise@32.000ns - clk_ipb_i rise@0.000ns)
  Data Path Delay:        13.161ns  (logic 8.161ns (62.008%)  route 5.000ns (37.992%))
  Logic Levels:           9  (CARRY4=3 DSP48E1=2 LUT2=1 LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.988ns = ( 36.988 - 32.000 ) 
    Source Clock Delay      (SCD):    5.293ns
    Clock Pessimism Removal (CPR):    0.266ns
  Clock Uncertainty:      0.101ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.190ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_ipb_i rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000     0.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.577     5.129    Inst_system_clocks/sysclk_p
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.333     1.796 r  Inst_system_clocks/MMCME2_ADV_TX_PLL/CLKOUT3
                         net (fo=1, routed)           1.661     3.457    Inst_system_clocks/clk_ipb_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.553 r  Inst_system_clocks/bufgipb/O
                         net (fo=593, routed)         1.739     5.293    master_fir_i/clk
    SLICE_X12Y108        FDCE                                         r  master_fir_i/p_data_reg[3][7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y108        FDCE (Prop_fdce_C_Q)         0.518     5.811 r  master_fir_i/p_data_reg[3][7]/Q
                         net (fo=1, routed)           0.699     6.510    master_fir_i/p_data_reg[3]__0[7]
    DSP48_X0Y44          DSP48E1 (Prop_dsp48e1_A[7]_PCOUT[47])
                                                      4.036    10.546 r  master_fir_i/ARG0__1/PCOUT[47]
                         net (fo=1, routed)           0.002    10.548    master_fir_i/ARG0__1_n_106
    DSP48_X0Y45          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    12.066 r  master_fir_i/ARG0__2/P[0]
                         net (fo=2, routed)           1.348    13.414    master_fir_i/ARG0__2_n_105
    SLICE_X13Y107        LUT2 (Prop_lut2_I0_O)        0.124    13.538 r  master_fir_i/y_out[23]_i_20/O
                         net (fo=1, routed)           0.000    13.538    master_fir_i/y_out[23]_i_20_n_0
    SLICE_X13Y107        CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    14.178 r  master_fir_i/y_out_reg[23]_i_13/O[3]
                         net (fo=3, routed)           0.948    15.126    master_fir_i/y_out_reg[23]_i_13_n_4
    SLICE_X8Y106         LUT3 (Prop_lut3_I0_O)        0.306    15.432 r  master_fir_i/y_out[23]_i_17/O
                         net (fo=2, routed)           1.054    16.486    master_fir_i/y_out[23]_i_17_n_0
    SLICE_X8Y104         LUT5 (Prop_lut5_I1_O)        0.124    16.610 r  master_fir_i/y_out[23]_i_5/O
                         net (fo=2, routed)           0.949    17.559    master_fir_i/y_out[23]_i_5_n_0
    SLICE_X9Y107         LUT6 (Prop_lut6_I0_O)        0.124    17.683 r  master_fir_i/y_out[23]_i_9/O
                         net (fo=1, routed)           0.000    17.683    master_fir_i/y_out[23]_i_9_n_0
    SLICE_X9Y107         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    18.215 r  master_fir_i/y_out_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000    18.215    master_fir_i/y_out_reg[23]_i_1_n_0
    SLICE_X9Y108         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    18.454 r  master_fir_i/y_out_reg[27]_i_1/O[2]
                         net (fo=1, routed)           0.000    18.454    master_fir_i/ARG[26]
    SLICE_X9Y108         FDRE                                         r  master_fir_i/y_out_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_ipb_i rise edge)
                                                     32.000    32.000 r  
    E3                                                0.000    32.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000    32.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         1.418    33.418 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           1.862    35.280    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    35.371 r  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.460    36.832    Inst_system_clocks/sysclk_p
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.129    33.702 r  Inst_system_clocks/MMCME2_ADV_TX_PLL/CLKOUT3
                         net (fo=1, routed)           1.581    35.283    Inst_system_clocks/clk_ipb_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    35.374 r  Inst_system_clocks/bufgipb/O
                         net (fo=593, routed)         1.614    36.988    master_fir_i/clk
    SLICE_X9Y108         FDRE                                         r  master_fir_i/y_out_reg[26]/C
                         clock pessimism              0.266    37.255    
                         clock uncertainty           -0.101    37.153    
    SLICE_X9Y108         FDRE (Setup_fdre_C_D)        0.062    37.215    master_fir_i/y_out_reg[26]
  -------------------------------------------------------------------
                         required time                         37.215    
                         arrival time                         -18.454    
  -------------------------------------------------------------------
                         slack                                 18.761    

Slack (MET) :             18.777ns  (required time - arrival time)
  Source:                 master_fir_i/p_data_reg[3][7]/C
                            (rising edge-triggered cell FDCE clocked by clk_ipb_i  {rise@0.000ns fall@16.000ns period=32.000ns})
  Destination:            master_fir_i/y_out_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by clk_ipb_i  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             clk_ipb_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            32.000ns  (clk_ipb_i rise@32.000ns - clk_ipb_i rise@0.000ns)
  Data Path Delay:        13.145ns  (logic 8.145ns (61.962%)  route 5.000ns (38.038%))
  Logic Levels:           9  (CARRY4=3 DSP48E1=2 LUT2=1 LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.988ns = ( 36.988 - 32.000 ) 
    Source Clock Delay      (SCD):    5.293ns
    Clock Pessimism Removal (CPR):    0.266ns
  Clock Uncertainty:      0.101ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.190ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_ipb_i rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000     0.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.577     5.129    Inst_system_clocks/sysclk_p
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.333     1.796 r  Inst_system_clocks/MMCME2_ADV_TX_PLL/CLKOUT3
                         net (fo=1, routed)           1.661     3.457    Inst_system_clocks/clk_ipb_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.553 r  Inst_system_clocks/bufgipb/O
                         net (fo=593, routed)         1.739     5.293    master_fir_i/clk
    SLICE_X12Y108        FDCE                                         r  master_fir_i/p_data_reg[3][7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y108        FDCE (Prop_fdce_C_Q)         0.518     5.811 r  master_fir_i/p_data_reg[3][7]/Q
                         net (fo=1, routed)           0.699     6.510    master_fir_i/p_data_reg[3]__0[7]
    DSP48_X0Y44          DSP48E1 (Prop_dsp48e1_A[7]_PCOUT[47])
                                                      4.036    10.546 r  master_fir_i/ARG0__1/PCOUT[47]
                         net (fo=1, routed)           0.002    10.548    master_fir_i/ARG0__1_n_106
    DSP48_X0Y45          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    12.066 r  master_fir_i/ARG0__2/P[0]
                         net (fo=2, routed)           1.348    13.414    master_fir_i/ARG0__2_n_105
    SLICE_X13Y107        LUT2 (Prop_lut2_I0_O)        0.124    13.538 r  master_fir_i/y_out[23]_i_20/O
                         net (fo=1, routed)           0.000    13.538    master_fir_i/y_out[23]_i_20_n_0
    SLICE_X13Y107        CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    14.178 r  master_fir_i/y_out_reg[23]_i_13/O[3]
                         net (fo=3, routed)           0.948    15.126    master_fir_i/y_out_reg[23]_i_13_n_4
    SLICE_X8Y106         LUT3 (Prop_lut3_I0_O)        0.306    15.432 r  master_fir_i/y_out[23]_i_17/O
                         net (fo=2, routed)           1.054    16.486    master_fir_i/y_out[23]_i_17_n_0
    SLICE_X8Y104         LUT5 (Prop_lut5_I1_O)        0.124    16.610 r  master_fir_i/y_out[23]_i_5/O
                         net (fo=2, routed)           0.949    17.559    master_fir_i/y_out[23]_i_5_n_0
    SLICE_X9Y107         LUT6 (Prop_lut6_I0_O)        0.124    17.683 r  master_fir_i/y_out[23]_i_9/O
                         net (fo=1, routed)           0.000    17.683    master_fir_i/y_out[23]_i_9_n_0
    SLICE_X9Y107         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    18.215 r  master_fir_i/y_out_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000    18.215    master_fir_i/y_out_reg[23]_i_1_n_0
    SLICE_X9Y108         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    18.438 r  master_fir_i/y_out_reg[27]_i_1/O[0]
                         net (fo=1, routed)           0.000    18.438    master_fir_i/ARG[24]
    SLICE_X9Y108         FDRE                                         r  master_fir_i/y_out_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_ipb_i rise edge)
                                                     32.000    32.000 r  
    E3                                                0.000    32.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000    32.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         1.418    33.418 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           1.862    35.280    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    35.371 r  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.460    36.832    Inst_system_clocks/sysclk_p
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.129    33.702 r  Inst_system_clocks/MMCME2_ADV_TX_PLL/CLKOUT3
                         net (fo=1, routed)           1.581    35.283    Inst_system_clocks/clk_ipb_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    35.374 r  Inst_system_clocks/bufgipb/O
                         net (fo=593, routed)         1.614    36.988    master_fir_i/clk
    SLICE_X9Y108         FDRE                                         r  master_fir_i/y_out_reg[24]/C
                         clock pessimism              0.266    37.255    
                         clock uncertainty           -0.101    37.153    
    SLICE_X9Y108         FDRE (Setup_fdre_C_D)        0.062    37.215    master_fir_i/y_out_reg[24]
  -------------------------------------------------------------------
                         required time                         37.215    
                         arrival time                         -18.438    
  -------------------------------------------------------------------
                         slack                                 18.777    

Slack (MET) :             18.926ns  (required time - arrival time)
  Source:                 master_fir_i/p_data_reg[3][7]/C
                            (rising edge-triggered cell FDCE clocked by clk_ipb_i  {rise@0.000ns fall@16.000ns period=32.000ns})
  Destination:            master_fir_i/y_out_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by clk_ipb_i  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             clk_ipb_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            32.000ns  (clk_ipb_i rise@32.000ns - clk_ipb_i rise@0.000ns)
  Data Path Delay:        12.996ns  (logic 7.996ns (61.526%)  route 5.000ns (38.474%))
  Logic Levels:           8  (CARRY4=2 DSP48E1=2 LUT2=1 LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.988ns = ( 36.988 - 32.000 ) 
    Source Clock Delay      (SCD):    5.293ns
    Clock Pessimism Removal (CPR):    0.266ns
  Clock Uncertainty:      0.101ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.190ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_ipb_i rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000     0.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.577     5.129    Inst_system_clocks/sysclk_p
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.333     1.796 r  Inst_system_clocks/MMCME2_ADV_TX_PLL/CLKOUT3
                         net (fo=1, routed)           1.661     3.457    Inst_system_clocks/clk_ipb_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.553 r  Inst_system_clocks/bufgipb/O
                         net (fo=593, routed)         1.739     5.293    master_fir_i/clk
    SLICE_X12Y108        FDCE                                         r  master_fir_i/p_data_reg[3][7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y108        FDCE (Prop_fdce_C_Q)         0.518     5.811 r  master_fir_i/p_data_reg[3][7]/Q
                         net (fo=1, routed)           0.699     6.510    master_fir_i/p_data_reg[3]__0[7]
    DSP48_X0Y44          DSP48E1 (Prop_dsp48e1_A[7]_PCOUT[47])
                                                      4.036    10.546 r  master_fir_i/ARG0__1/PCOUT[47]
                         net (fo=1, routed)           0.002    10.548    master_fir_i/ARG0__1_n_106
    DSP48_X0Y45          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    12.066 r  master_fir_i/ARG0__2/P[0]
                         net (fo=2, routed)           1.348    13.414    master_fir_i/ARG0__2_n_105
    SLICE_X13Y107        LUT2 (Prop_lut2_I0_O)        0.124    13.538 r  master_fir_i/y_out[23]_i_20/O
                         net (fo=1, routed)           0.000    13.538    master_fir_i/y_out[23]_i_20_n_0
    SLICE_X13Y107        CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    14.178 r  master_fir_i/y_out_reg[23]_i_13/O[3]
                         net (fo=3, routed)           0.948    15.126    master_fir_i/y_out_reg[23]_i_13_n_4
    SLICE_X8Y106         LUT3 (Prop_lut3_I0_O)        0.306    15.432 r  master_fir_i/y_out[23]_i_17/O
                         net (fo=2, routed)           1.054    16.486    master_fir_i/y_out[23]_i_17_n_0
    SLICE_X8Y104         LUT5 (Prop_lut5_I1_O)        0.124    16.610 r  master_fir_i/y_out[23]_i_5/O
                         net (fo=2, routed)           0.949    17.559    master_fir_i/y_out[23]_i_5_n_0
    SLICE_X9Y107         LUT6 (Prop_lut6_I0_O)        0.124    17.683 r  master_fir_i/y_out[23]_i_9/O
                         net (fo=1, routed)           0.000    17.683    master_fir_i/y_out[23]_i_9_n_0
    SLICE_X9Y107         CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.606    18.289 r  master_fir_i/y_out_reg[23]_i_1/O[3]
                         net (fo=1, routed)           0.000    18.289    master_fir_i/ARG[23]
    SLICE_X9Y107         FDRE                                         r  master_fir_i/y_out_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_ipb_i rise edge)
                                                     32.000    32.000 r  
    E3                                                0.000    32.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000    32.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         1.418    33.418 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           1.862    35.280    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    35.371 r  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.460    36.832    Inst_system_clocks/sysclk_p
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.129    33.702 r  Inst_system_clocks/MMCME2_ADV_TX_PLL/CLKOUT3
                         net (fo=1, routed)           1.581    35.283    Inst_system_clocks/clk_ipb_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    35.374 r  Inst_system_clocks/bufgipb/O
                         net (fo=593, routed)         1.614    36.988    master_fir_i/clk
    SLICE_X9Y107         FDRE                                         r  master_fir_i/y_out_reg[23]/C
                         clock pessimism              0.266    37.255    
                         clock uncertainty           -0.101    37.153    
    SLICE_X9Y107         FDRE (Setup_fdre_C_D)        0.062    37.215    master_fir_i/y_out_reg[23]
  -------------------------------------------------------------------
                         required time                         37.215    
                         arrival time                         -18.289    
  -------------------------------------------------------------------
                         slack                                 18.926    

Slack (MET) :             18.985ns  (required time - arrival time)
  Source:                 master_fir_i/p_data_reg[3][7]/C
                            (rising edge-triggered cell FDCE clocked by clk_ipb_i  {rise@0.000ns fall@16.000ns period=32.000ns})
  Destination:            master_fir_i/y_out_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by clk_ipb_i  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             clk_ipb_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            32.000ns  (clk_ipb_i rise@32.000ns - clk_ipb_i rise@0.000ns)
  Data Path Delay:        12.937ns  (logic 7.937ns (61.351%)  route 5.000ns (38.649%))
  Logic Levels:           8  (CARRY4=2 DSP48E1=2 LUT2=1 LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.988ns = ( 36.988 - 32.000 ) 
    Source Clock Delay      (SCD):    5.293ns
    Clock Pessimism Removal (CPR):    0.266ns
  Clock Uncertainty:      0.101ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.190ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_ipb_i rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000     0.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.577     5.129    Inst_system_clocks/sysclk_p
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.333     1.796 r  Inst_system_clocks/MMCME2_ADV_TX_PLL/CLKOUT3
                         net (fo=1, routed)           1.661     3.457    Inst_system_clocks/clk_ipb_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.553 r  Inst_system_clocks/bufgipb/O
                         net (fo=593, routed)         1.739     5.293    master_fir_i/clk
    SLICE_X12Y108        FDCE                                         r  master_fir_i/p_data_reg[3][7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y108        FDCE (Prop_fdce_C_Q)         0.518     5.811 r  master_fir_i/p_data_reg[3][7]/Q
                         net (fo=1, routed)           0.699     6.510    master_fir_i/p_data_reg[3]__0[7]
    DSP48_X0Y44          DSP48E1 (Prop_dsp48e1_A[7]_PCOUT[47])
                                                      4.036    10.546 r  master_fir_i/ARG0__1/PCOUT[47]
                         net (fo=1, routed)           0.002    10.548    master_fir_i/ARG0__1_n_106
    DSP48_X0Y45          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    12.066 r  master_fir_i/ARG0__2/P[0]
                         net (fo=2, routed)           1.348    13.414    master_fir_i/ARG0__2_n_105
    SLICE_X13Y107        LUT2 (Prop_lut2_I0_O)        0.124    13.538 r  master_fir_i/y_out[23]_i_20/O
                         net (fo=1, routed)           0.000    13.538    master_fir_i/y_out[23]_i_20_n_0
    SLICE_X13Y107        CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    14.178 r  master_fir_i/y_out_reg[23]_i_13/O[3]
                         net (fo=3, routed)           0.948    15.126    master_fir_i/y_out_reg[23]_i_13_n_4
    SLICE_X8Y106         LUT3 (Prop_lut3_I0_O)        0.306    15.432 r  master_fir_i/y_out[23]_i_17/O
                         net (fo=2, routed)           1.054    16.486    master_fir_i/y_out[23]_i_17_n_0
    SLICE_X8Y104         LUT5 (Prop_lut5_I1_O)        0.124    16.610 r  master_fir_i/y_out[23]_i_5/O
                         net (fo=2, routed)           0.949    17.559    master_fir_i/y_out[23]_i_5_n_0
    SLICE_X9Y107         LUT6 (Prop_lut6_I0_O)        0.124    17.683 r  master_fir_i/y_out[23]_i_9/O
                         net (fo=1, routed)           0.000    17.683    master_fir_i/y_out[23]_i_9_n_0
    SLICE_X9Y107         CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.547    18.230 r  master_fir_i/y_out_reg[23]_i_1/O[2]
                         net (fo=1, routed)           0.000    18.230    master_fir_i/ARG[22]
    SLICE_X9Y107         FDRE                                         r  master_fir_i/y_out_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_ipb_i rise edge)
                                                     32.000    32.000 r  
    E3                                                0.000    32.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000    32.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         1.418    33.418 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           1.862    35.280    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    35.371 r  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.460    36.832    Inst_system_clocks/sysclk_p
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.129    33.702 r  Inst_system_clocks/MMCME2_ADV_TX_PLL/CLKOUT3
                         net (fo=1, routed)           1.581    35.283    Inst_system_clocks/clk_ipb_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    35.374 r  Inst_system_clocks/bufgipb/O
                         net (fo=593, routed)         1.614    36.988    master_fir_i/clk
    SLICE_X9Y107         FDRE                                         r  master_fir_i/y_out_reg[22]/C
                         clock pessimism              0.266    37.255    
                         clock uncertainty           -0.101    37.153    
    SLICE_X9Y107         FDRE (Setup_fdre_C_D)        0.062    37.215    master_fir_i/y_out_reg[22]
  -------------------------------------------------------------------
                         required time                         37.215    
                         arrival time                         -18.230    
  -------------------------------------------------------------------
                         slack                                 18.985    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.033ns  (arrival time - required time)
  Source:                 master_fir_i/y_out_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_ipb_i  {rise@0.000ns fall@16.000ns period=32.000ns})
  Destination:            dpram/ram_reg/DIBDI[13]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_ipb_i  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             clk_ipb_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_ipb_i rise@0.000ns - clk_ipb_i rise@0.000ns)
  Data Path Delay:        0.247ns  (logic 0.141ns (57.072%)  route 0.106ns (42.928%))
  Logic Levels:           0  
  Clock Path Skew:        0.059ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.125ns
    Source Clock Delay      (SCD):    1.562ns
    Clock Pessimism Removal (CPR):    0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_ipb_i rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000     0.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=22, routed)          0.551     1.464    Inst_system_clocks/sysclk_p
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.061     0.404 r  Inst_system_clocks/MMCME2_ADV_TX_PLL/CLKOUT3
                         net (fo=1, routed)           0.486     0.890    Inst_system_clocks/clk_ipb_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.916 r  Inst_system_clocks/bufgipb/O
                         net (fo=593, routed)         0.646     1.562    master_fir_i/clk
    SLICE_X9Y105         FDRE                                         r  master_fir_i/y_out_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y105         FDRE (Prop_fdre_C_Q)         0.141     1.703 r  master_fir_i/y_out_reg[13]/Q
                         net (fo=1, routed)           0.106     1.809    dpram/d[13]
    RAMB36_X0Y20         RAMB36E1                                     r  dpram/ram_reg/DIBDI[13]
  -------------------------------------------------------------------    -------------------

                         (clock clk_ipb_i rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000     0.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=22, routed)          0.819     1.977    Inst_system_clocks/sysclk_p
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.375     0.602 r  Inst_system_clocks/MMCME2_ADV_TX_PLL/CLKOUT3
                         net (fo=1, routed)           0.530     1.131    Inst_system_clocks/clk_ipb_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.160 r  Inst_system_clocks/bufgipb/O
                         net (fo=593, routed)         0.965     2.125    dpram/clk
    RAMB36_X0Y20         RAMB36E1                                     r  dpram/ram_reg/CLKBWRCLK
                         clock pessimism             -0.504     1.621    
    RAMB36_X0Y20         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_DIBDI[13])
                                                      0.155     1.776    dpram/ram_reg
  -------------------------------------------------------------------
                         required time                         -1.776    
                         arrival time                           1.809    
  -------------------------------------------------------------------
                         slack                                  0.033    

Slack (MET) :             0.033ns  (arrival time - required time)
  Source:                 master_fir_i/y_out_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_ipb_i  {rise@0.000ns fall@16.000ns period=32.000ns})
  Destination:            dpram/ram_reg/DIBDI[7]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_ipb_i  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             clk_ipb_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_ipb_i rise@0.000ns - clk_ipb_i rise@0.000ns)
  Data Path Delay:        0.248ns  (logic 0.141ns (56.898%)  route 0.107ns (43.102%))
  Logic Levels:           0  
  Clock Path Skew:        0.059ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.125ns
    Source Clock Delay      (SCD):    1.562ns
    Clock Pessimism Removal (CPR):    0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_ipb_i rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000     0.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=22, routed)          0.551     1.464    Inst_system_clocks/sysclk_p
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.061     0.404 r  Inst_system_clocks/MMCME2_ADV_TX_PLL/CLKOUT3
                         net (fo=1, routed)           0.486     0.890    Inst_system_clocks/clk_ipb_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.916 r  Inst_system_clocks/bufgipb/O
                         net (fo=593, routed)         0.646     1.562    master_fir_i/clk
    SLICE_X9Y103         FDRE                                         r  master_fir_i/y_out_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y103         FDRE (Prop_fdre_C_Q)         0.141     1.703 r  master_fir_i/y_out_reg[7]/Q
                         net (fo=1, routed)           0.107     1.810    dpram/d[7]
    RAMB36_X0Y20         RAMB36E1                                     r  dpram/ram_reg/DIBDI[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_ipb_i rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000     0.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=22, routed)          0.819     1.977    Inst_system_clocks/sysclk_p
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.375     0.602 r  Inst_system_clocks/MMCME2_ADV_TX_PLL/CLKOUT3
                         net (fo=1, routed)           0.530     1.131    Inst_system_clocks/clk_ipb_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.160 r  Inst_system_clocks/bufgipb/O
                         net (fo=593, routed)         0.965     2.125    dpram/clk
    RAMB36_X0Y20         RAMB36E1                                     r  dpram/ram_reg/CLKBWRCLK
                         clock pessimism             -0.504     1.621    
    RAMB36_X0Y20         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_DIBDI[7])
                                                      0.155     1.776    dpram/ram_reg
  -------------------------------------------------------------------
                         required time                         -1.776    
                         arrival time                           1.810    
  -------------------------------------------------------------------
                         slack                                  0.033    

Slack (MET) :             0.035ns  (arrival time - required time)
  Source:                 master_fir_i/y_out_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_ipb_i  {rise@0.000ns fall@16.000ns period=32.000ns})
  Destination:            dpram/ram_reg/DIBDI[3]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_ipb_i  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             clk_ipb_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_ipb_i rise@0.000ns - clk_ipb_i rise@0.000ns)
  Data Path Delay:        0.249ns  (logic 0.141ns (56.669%)  route 0.108ns (43.331%))
  Logic Levels:           0  
  Clock Path Skew:        0.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.125ns
    Source Clock Delay      (SCD):    1.563ns
    Clock Pessimism Removal (CPR):    0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_ipb_i rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000     0.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=22, routed)          0.551     1.464    Inst_system_clocks/sysclk_p
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.061     0.404 r  Inst_system_clocks/MMCME2_ADV_TX_PLL/CLKOUT3
                         net (fo=1, routed)           0.486     0.890    Inst_system_clocks/clk_ipb_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.916 r  Inst_system_clocks/bufgipb/O
                         net (fo=593, routed)         0.647     1.563    master_fir_i/clk
    SLICE_X9Y102         FDRE                                         r  master_fir_i/y_out_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y102         FDRE (Prop_fdre_C_Q)         0.141     1.704 r  master_fir_i/y_out_reg[3]/Q
                         net (fo=1, routed)           0.108     1.812    dpram/d[3]
    RAMB36_X0Y20         RAMB36E1                                     r  dpram/ram_reg/DIBDI[3]
  -------------------------------------------------------------------    -------------------

                         (clock clk_ipb_i rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000     0.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=22, routed)          0.819     1.977    Inst_system_clocks/sysclk_p
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.375     0.602 r  Inst_system_clocks/MMCME2_ADV_TX_PLL/CLKOUT3
                         net (fo=1, routed)           0.530     1.131    Inst_system_clocks/clk_ipb_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.160 r  Inst_system_clocks/bufgipb/O
                         net (fo=593, routed)         0.965     2.125    dpram/clk
    RAMB36_X0Y20         RAMB36E1                                     r  dpram/ram_reg/CLKBWRCLK
                         clock pessimism             -0.504     1.621    
    RAMB36_X0Y20         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_DIBDI[3])
                                                      0.155     1.776    dpram/ram_reg
  -------------------------------------------------------------------
                         required time                         -1.776    
                         arrival time                           1.812    
  -------------------------------------------------------------------
                         slack                                  0.035    

Slack (MET) :             0.072ns  (arrival time - required time)
  Source:                 ipbus/udp_if/clock_crossing_if/tx_write_buffer_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_ipb_i  {rise@0.000ns fall@16.000ns period=32.000ns})
  Destination:            ipbus/udp_if/ipbus_tx_ram/ram_reg_4/ADDRARDADDR[14]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_ipb_i  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             clk_ipb_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_ipb_i rise@0.000ns - clk_ipb_i rise@0.000ns)
  Data Path Delay:        0.312ns  (logic 0.141ns (45.180%)  route 0.171ns (54.820%))
  Logic Levels:           0  
  Clock Path Skew:        0.057ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.029ns
    Source Clock Delay      (SCD):    1.473ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_ipb_i rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000     0.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=22, routed)          0.551     1.464    Inst_system_clocks/sysclk_p
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.061     0.404 r  Inst_system_clocks/MMCME2_ADV_TX_PLL/CLKOUT3
                         net (fo=1, routed)           0.486     0.890    Inst_system_clocks/clk_ipb_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.916 r  Inst_system_clocks/bufgipb/O
                         net (fo=593, routed)         0.558     1.473    ipbus/udp_if/clock_crossing_if/ipb_clk
    SLICE_X48Y82         FDRE                                         r  ipbus/udp_if/clock_crossing_if/tx_write_buffer_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y82         FDRE (Prop_fdre_C_Q)         0.141     1.614 r  ipbus/udp_if/clock_crossing_if/tx_write_buffer_reg[3]/Q
                         net (fo=8, routed)           0.171     1.786    ipbus/udp_if/ipbus_tx_ram/tx_addra[12]
    RAMB36_X1Y16         RAMB36E1                                     r  ipbus/udp_if/ipbus_tx_ram/ram_reg_4/ADDRARDADDR[14]
  -------------------------------------------------------------------    -------------------

                         (clock clk_ipb_i rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000     0.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=22, routed)          0.819     1.977    Inst_system_clocks/sysclk_p
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.375     0.602 r  Inst_system_clocks/MMCME2_ADV_TX_PLL/CLKOUT3
                         net (fo=1, routed)           0.530     1.131    Inst_system_clocks/clk_ipb_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.160 r  Inst_system_clocks/bufgipb/O
                         net (fo=593, routed)         0.869     2.029    ipbus/udp_if/ipbus_tx_ram/clk
    RAMB36_X1Y16         RAMB36E1                                     r  ipbus/udp_if/ipbus_tx_ram/ram_reg_4/CLKARDCLK
                         clock pessimism             -0.498     1.531    
    RAMB36_X1Y16         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[14])
                                                      0.183     1.714    ipbus/udp_if/ipbus_tx_ram/ram_reg_4
  -------------------------------------------------------------------
                         required time                         -1.714    
                         arrival time                           1.786    
  -------------------------------------------------------------------
                         slack                                  0.072    

Slack (MET) :             0.074ns  (arrival time - required time)
  Source:                 master_fir_i/y_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_ipb_i  {rise@0.000ns fall@16.000ns period=32.000ns})
  Destination:            dpram/ram_reg/DIBDI[0]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_ipb_i  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             clk_ipb_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_ipb_i rise@0.000ns - clk_ipb_i rise@0.000ns)
  Data Path Delay:        0.287ns  (logic 0.141ns (49.073%)  route 0.146ns (50.927%))
  Logic Levels:           0  
  Clock Path Skew:        0.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.125ns
    Source Clock Delay      (SCD):    1.563ns
    Clock Pessimism Removal (CPR):    0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_ipb_i rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000     0.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=22, routed)          0.551     1.464    Inst_system_clocks/sysclk_p
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.061     0.404 r  Inst_system_clocks/MMCME2_ADV_TX_PLL/CLKOUT3
                         net (fo=1, routed)           0.486     0.890    Inst_system_clocks/clk_ipb_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.916 r  Inst_system_clocks/bufgipb/O
                         net (fo=593, routed)         0.647     1.563    master_fir_i/clk
    SLICE_X9Y102         FDRE                                         r  master_fir_i/y_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y102         FDRE (Prop_fdre_C_Q)         0.141     1.704 r  master_fir_i/y_out_reg[0]/Q
                         net (fo=1, routed)           0.146     1.850    dpram/d[0]
    RAMB36_X0Y20         RAMB36E1                                     r  dpram/ram_reg/DIBDI[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_ipb_i rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000     0.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=22, routed)          0.819     1.977    Inst_system_clocks/sysclk_p
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.375     0.602 r  Inst_system_clocks/MMCME2_ADV_TX_PLL/CLKOUT3
                         net (fo=1, routed)           0.530     1.131    Inst_system_clocks/clk_ipb_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.160 r  Inst_system_clocks/bufgipb/O
                         net (fo=593, routed)         0.965     2.125    dpram/clk
    RAMB36_X0Y20         RAMB36E1                                     r  dpram/ram_reg/CLKBWRCLK
                         clock pessimism             -0.504     1.621    
    RAMB36_X0Y20         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_DIBDI[0])
                                                      0.155     1.776    dpram/ram_reg
  -------------------------------------------------------------------
                         required time                         -1.776    
                         arrival time                           1.850    
  -------------------------------------------------------------------
                         slack                                  0.074    

Slack (MET) :             0.074ns  (arrival time - required time)
  Source:                 ipbus/udp_if/clock_crossing_if/tx_write_buffer_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_ipb_i  {rise@0.000ns fall@16.000ns period=32.000ns})
  Destination:            ipbus/udp_if/ipbus_tx_ram/ram_reg_4/ADDRARDADDR[11]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_ipb_i  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             clk_ipb_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_ipb_i rise@0.000ns - clk_ipb_i rise@0.000ns)
  Data Path Delay:        0.314ns  (logic 0.141ns (44.855%)  route 0.173ns (55.145%))
  Logic Levels:           0  
  Clock Path Skew:        0.057ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.029ns
    Source Clock Delay      (SCD):    1.473ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_ipb_i rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000     0.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=22, routed)          0.551     1.464    Inst_system_clocks/sysclk_p
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.061     0.404 r  Inst_system_clocks/MMCME2_ADV_TX_PLL/CLKOUT3
                         net (fo=1, routed)           0.486     0.890    Inst_system_clocks/clk_ipb_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.916 r  Inst_system_clocks/bufgipb/O
                         net (fo=593, routed)         0.558     1.473    ipbus/udp_if/clock_crossing_if/ipb_clk
    SLICE_X48Y82         FDRE                                         r  ipbus/udp_if/clock_crossing_if/tx_write_buffer_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y82         FDRE (Prop_fdre_C_Q)         0.141     1.614 r  ipbus/udp_if/clock_crossing_if/tx_write_buffer_reg[0]/Q
                         net (fo=8, routed)           0.173     1.788    ipbus/udp_if/ipbus_tx_ram/tx_addra[9]
    RAMB36_X1Y16         RAMB36E1                                     r  ipbus/udp_if/ipbus_tx_ram/ram_reg_4/ADDRARDADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk_ipb_i rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000     0.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=22, routed)          0.819     1.977    Inst_system_clocks/sysclk_p
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.375     0.602 r  Inst_system_clocks/MMCME2_ADV_TX_PLL/CLKOUT3
                         net (fo=1, routed)           0.530     1.131    Inst_system_clocks/clk_ipb_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.160 r  Inst_system_clocks/bufgipb/O
                         net (fo=593, routed)         0.869     2.029    ipbus/udp_if/ipbus_tx_ram/clk
    RAMB36_X1Y16         RAMB36E1                                     r  ipbus/udp_if/ipbus_tx_ram/ram_reg_4/CLKARDCLK
                         clock pessimism             -0.498     1.531    
    RAMB36_X1Y16         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[11])
                                                      0.183     1.714    ipbus/udp_if/ipbus_tx_ram/ram_reg_4
  -------------------------------------------------------------------
                         required time                         -1.714    
                         arrival time                           1.788    
  -------------------------------------------------------------------
                         slack                                  0.074    

Slack (MET) :             0.086ns  (arrival time - required time)
  Source:                 ipbus/trans/sm/rmw_input_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk_ipb_i  {rise@0.000ns fall@16.000ns period=32.000ns})
  Destination:            ipbus/trans/sm/rmw_result_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by clk_ipb_i  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             clk_ipb_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_ipb_i rise@0.000ns - clk_ipb_i rise@0.000ns)
  Data Path Delay:        0.360ns  (logic 0.186ns (51.608%)  route 0.174ns (48.392%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.182ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.023ns
    Source Clock Delay      (SCD):    1.591ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_ipb_i rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000     0.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=22, routed)          0.551     1.464    Inst_system_clocks/sysclk_p
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.061     0.404 r  Inst_system_clocks/MMCME2_ADV_TX_PLL/CLKOUT3
                         net (fo=1, routed)           0.486     0.890    Inst_system_clocks/clk_ipb_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.916 r  Inst_system_clocks/bufgipb/O
                         net (fo=593, routed)         0.675     1.591    ipbus/trans/sm/clk
    SLICE_X5Y100         FDRE                                         r  ipbus/trans/sm/rmw_input_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y100         FDRE (Prop_fdre_C_Q)         0.141     1.732 r  ipbus/trans/sm/rmw_input_reg[18]/Q
                         net (fo=3, routed)           0.174     1.906    ipbus/trans/sm/rmw_input[18]
    SLICE_X7Y98          LUT5 (Prop_lut5_I3_O)        0.045     1.951 r  ipbus/trans/sm/rmw_result[18]_i_1/O
                         net (fo=1, routed)           0.000     1.951    ipbus/trans/sm/rmw_result[18]
    SLICE_X7Y98          FDRE                                         r  ipbus/trans/sm/rmw_result_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_ipb_i rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000     0.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=22, routed)          0.819     1.977    Inst_system_clocks/sysclk_p
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.375     0.602 r  Inst_system_clocks/MMCME2_ADV_TX_PLL/CLKOUT3
                         net (fo=1, routed)           0.530     1.131    Inst_system_clocks/clk_ipb_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.160 r  Inst_system_clocks/bufgipb/O
                         net (fo=593, routed)         0.863     2.023    ipbus/trans/sm/clk
    SLICE_X7Y98          FDRE                                         r  ipbus/trans/sm/rmw_result_reg[18]/C
                         clock pessimism             -0.250     1.773    
    SLICE_X7Y98          FDRE (Hold_fdre_C_D)         0.092     1.865    ipbus/trans/sm/rmw_result_reg[18]
  -------------------------------------------------------------------
                         required time                         -1.865    
                         arrival time                           1.951    
  -------------------------------------------------------------------
                         slack                                  0.086    

Slack (MET) :             0.087ns  (arrival time - required time)
  Source:                 master_fir_i/y_out_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_ipb_i  {rise@0.000ns fall@16.000ns period=32.000ns})
  Destination:            dpram/ram_reg/DIBDI[15]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_ipb_i  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             clk_ipb_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_ipb_i rise@0.000ns - clk_ipb_i rise@0.000ns)
  Data Path Delay:        0.302ns  (logic 0.141ns (46.737%)  route 0.161ns (53.263%))
  Logic Levels:           0  
  Clock Path Skew:        0.059ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.125ns
    Source Clock Delay      (SCD):    1.562ns
    Clock Pessimism Removal (CPR):    0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_ipb_i rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000     0.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=22, routed)          0.551     1.464    Inst_system_clocks/sysclk_p
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.061     0.404 r  Inst_system_clocks/MMCME2_ADV_TX_PLL/CLKOUT3
                         net (fo=1, routed)           0.486     0.890    Inst_system_clocks/clk_ipb_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.916 r  Inst_system_clocks/bufgipb/O
                         net (fo=593, routed)         0.646     1.562    master_fir_i/clk
    SLICE_X9Y105         FDRE                                         r  master_fir_i/y_out_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y105         FDRE (Prop_fdre_C_Q)         0.141     1.703 r  master_fir_i/y_out_reg[15]/Q
                         net (fo=1, routed)           0.161     1.864    dpram/d[15]
    RAMB36_X0Y20         RAMB36E1                                     r  dpram/ram_reg/DIBDI[15]
  -------------------------------------------------------------------    -------------------

                         (clock clk_ipb_i rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000     0.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=22, routed)          0.819     1.977    Inst_system_clocks/sysclk_p
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.375     0.602 r  Inst_system_clocks/MMCME2_ADV_TX_PLL/CLKOUT3
                         net (fo=1, routed)           0.530     1.131    Inst_system_clocks/clk_ipb_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.160 r  Inst_system_clocks/bufgipb/O
                         net (fo=593, routed)         0.965     2.125    dpram/clk
    RAMB36_X0Y20         RAMB36E1                                     r  dpram/ram_reg/CLKBWRCLK
                         clock pessimism             -0.504     1.621    
    RAMB36_X0Y20         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_DIBDI[15])
                                                      0.155     1.776    dpram/ram_reg
  -------------------------------------------------------------------
                         required time                         -1.776    
                         arrival time                           1.864    
  -------------------------------------------------------------------
                         slack                                  0.087    

Slack (MET) :             0.088ns  (arrival time - required time)
  Source:                 master_fir_i/y_out_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_ipb_i  {rise@0.000ns fall@16.000ns period=32.000ns})
  Destination:            dpram/ram_reg/DIBDI[5]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_ipb_i  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             clk_ipb_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_ipb_i rise@0.000ns - clk_ipb_i rise@0.000ns)
  Data Path Delay:        0.303ns  (logic 0.141ns (46.543%)  route 0.162ns (53.457%))
  Logic Levels:           0  
  Clock Path Skew:        0.059ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.125ns
    Source Clock Delay      (SCD):    1.562ns
    Clock Pessimism Removal (CPR):    0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_ipb_i rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000     0.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=22, routed)          0.551     1.464    Inst_system_clocks/sysclk_p
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.061     0.404 r  Inst_system_clocks/MMCME2_ADV_TX_PLL/CLKOUT3
                         net (fo=1, routed)           0.486     0.890    Inst_system_clocks/clk_ipb_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.916 r  Inst_system_clocks/bufgipb/O
                         net (fo=593, routed)         0.646     1.562    master_fir_i/clk
    SLICE_X9Y103         FDRE                                         r  master_fir_i/y_out_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y103         FDRE (Prop_fdre_C_Q)         0.141     1.703 r  master_fir_i/y_out_reg[5]/Q
                         net (fo=1, routed)           0.162     1.865    dpram/d[5]
    RAMB36_X0Y20         RAMB36E1                                     r  dpram/ram_reg/DIBDI[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_ipb_i rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000     0.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=22, routed)          0.819     1.977    Inst_system_clocks/sysclk_p
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.375     0.602 r  Inst_system_clocks/MMCME2_ADV_TX_PLL/CLKOUT3
                         net (fo=1, routed)           0.530     1.131    Inst_system_clocks/clk_ipb_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.160 r  Inst_system_clocks/bufgipb/O
                         net (fo=593, routed)         0.965     2.125    dpram/clk
    RAMB36_X0Y20         RAMB36E1                                     r  dpram/ram_reg/CLKBWRCLK
                         clock pessimism             -0.504     1.621    
    RAMB36_X0Y20         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_DIBDI[5])
                                                      0.155     1.776    dpram/ram_reg
  -------------------------------------------------------------------
                         required time                         -1.776    
                         arrival time                           1.865    
  -------------------------------------------------------------------
                         slack                                  0.088    

Slack (MET) :             0.090ns  (arrival time - required time)
  Source:                 master_fir_i/y_out_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_ipb_i  {rise@0.000ns fall@16.000ns period=32.000ns})
  Destination:            dpram/ram_reg/DIBDI[11]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_ipb_i  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             clk_ipb_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_ipb_i rise@0.000ns - clk_ipb_i rise@0.000ns)
  Data Path Delay:        0.305ns  (logic 0.141ns (46.277%)  route 0.164ns (53.723%))
  Logic Levels:           0  
  Clock Path Skew:        0.059ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.125ns
    Source Clock Delay      (SCD):    1.562ns
    Clock Pessimism Removal (CPR):    0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_ipb_i rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000     0.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=22, routed)          0.551     1.464    Inst_system_clocks/sysclk_p
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.061     0.404 r  Inst_system_clocks/MMCME2_ADV_TX_PLL/CLKOUT3
                         net (fo=1, routed)           0.486     0.890    Inst_system_clocks/clk_ipb_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.916 r  Inst_system_clocks/bufgipb/O
                         net (fo=593, routed)         0.646     1.562    master_fir_i/clk
    SLICE_X9Y104         FDRE                                         r  master_fir_i/y_out_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y104         FDRE (Prop_fdre_C_Q)         0.141     1.703 r  master_fir_i/y_out_reg[11]/Q
                         net (fo=1, routed)           0.164     1.867    dpram/d[11]
    RAMB36_X0Y20         RAMB36E1                                     r  dpram/ram_reg/DIBDI[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk_ipb_i rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000     0.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=22, routed)          0.819     1.977    Inst_system_clocks/sysclk_p
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.375     0.602 r  Inst_system_clocks/MMCME2_ADV_TX_PLL/CLKOUT3
                         net (fo=1, routed)           0.530     1.131    Inst_system_clocks/clk_ipb_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.160 r  Inst_system_clocks/bufgipb/O
                         net (fo=593, routed)         0.965     2.125    dpram/clk
    RAMB36_X0Y20         RAMB36E1                                     r  dpram/ram_reg/CLKBWRCLK
                         clock pessimism             -0.504     1.621    
    RAMB36_X0Y20         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_DIBDI[11])
                                                      0.155     1.776    dpram/ram_reg
  -------------------------------------------------------------------
                         required time                         -1.776    
                         arrival time                           1.867    
  -------------------------------------------------------------------
                         slack                                  0.090    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_ipb_i
Waveform(ns):       { 0.000 16.000 }
Period(ns):         32.000
Sources:            { Inst_system_clocks/MMCME2_ADV_TX_PLL/CLKOUT3 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         32.000      29.056     RAMB36_X0Y20     dpram/ram_reg/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.944         32.000      29.056     RAMB36_X0Y20     dpram/ram_reg/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         32.000      29.424     RAMB36_X1Y15     ipbus/udp_if/ipbus_rx_ram/ram1_reg_0/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         32.000      29.424     RAMB36_X2Y14     ipbus/udp_if/ipbus_rx_ram/ram1_reg_1/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         32.000      29.424     RAMB36_X1Y12     ipbus/udp_if/ipbus_rx_ram/ram2_reg_0/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         32.000      29.424     RAMB36_X1Y13     ipbus/udp_if/ipbus_rx_ram/ram2_reg_1/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         32.000      29.424     RAMB36_X2Y12     ipbus/udp_if/ipbus_rx_ram/ram3_reg_0/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         32.000      29.424     RAMB36_X2Y13     ipbus/udp_if/ipbus_rx_ram/ram3_reg_1/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         32.000      29.424     RAMB36_X2Y15     ipbus/udp_if/ipbus_rx_ram/ram4_reg_0/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         32.000      29.424     RAMB36_X1Y14     ipbus/udp_if/ipbus_rx_ram/ram4_reg_1/CLKBWRCLK
Max Period        n/a     MMCME2_ADV/CLKOUT3  n/a            213.360       32.000      181.360    MMCME2_ADV_X1Y0  Inst_system_clocks/MMCME2_ADV_TX_PLL/CLKOUT3
Low Pulse Width   Slow    FDRE/C              n/a            0.500         16.000      15.500     SLICE_X50Y85     Inst_system_clocks/rst_ipb_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         16.000      15.500     SLICE_X50Y85     Inst_system_clocks/rst_ipb_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         16.000      15.500     SLICE_X12Y101    dpram/ack_reg/C
Low Pulse Width   Slow    FDPE/C              n/a            0.500         16.000      15.500     SLICE_X18Y102    master_fir_i/FSM_onehot_next_s_reg[0]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         16.000      15.500     SLICE_X18Y102    master_fir_i/FSM_onehot_next_s_reg[1]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         16.000      15.500     SLICE_X18Y102    master_fir_i/FSM_onehot_next_s_reg[2]/C
Low Pulse Width   Slow    FDSE/C              n/a            0.500         16.000      15.500     SLICE_X16Y102    master_fir_i/address_write_reg[0]/C
Low Pulse Width   Slow    FDSE/C              n/a            0.500         16.000      15.500     SLICE_X17Y102    master_fir_i/address_write_reg[1]/C
Low Pulse Width   Slow    FDSE/C              n/a            0.500         16.000      15.500     SLICE_X16Y102    master_fir_i/address_write_reg[2]/C
Low Pulse Width   Slow    FDSE/C              n/a            0.500         16.000      15.500     SLICE_X16Y102    master_fir_i/address_write_reg[3]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         16.000      15.500     SLICE_X54Y74     ipbus/trans/iface/raddr_reg[4]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         16.000      15.500     SLICE_X54Y74     ipbus/trans/iface/raddr_reg[5]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         16.000      15.500     SLICE_X54Y74     ipbus/trans/iface/raddr_reg[6]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         16.000      15.500     SLICE_X54Y74     ipbus/trans/iface/raddr_reg[7]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         16.000      15.500     SLICE_X54Y75     ipbus/trans/iface/raddr_reg[8]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         16.000      15.500     SLICE_X50Y85     Inst_system_clocks/rst_ipb_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         16.000      15.500     SLICE_X50Y85     Inst_system_clocks/rst_ipb_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         16.000      15.500     SLICE_X12Y101    dpram/ack_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         16.000      15.500     SLICE_X12Y101    dpram/ack_reg/C
High Pulse Width  Slow    FDPE/C              n/a            0.500         16.000      15.500     SLICE_X18Y102    master_fir_i/FSM_onehot_next_s_reg[0]/C



---------------------------------------------------------------------------------------------------
From Clock:  s_clk_200_in
  To Clock:  s_clk_200_in

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        2.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         s_clk_200_in
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { Inst_system_clocks/MMCME2_ADV_TX_PLL/CLKOUT5 }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I              n/a            2.155         5.000       2.845      BUFGCTRL_X0Y6    Inst_system_clocks/buf200/I
Min Period  n/a     MMCME2_ADV/CLKOUT5  n/a            1.249         5.000       3.751      MMCME2_ADV_X1Y0  Inst_system_clocks/MMCME2_ADV_TX_PLL/CLKOUT5
Max Period  n/a     MMCME2_ADV/CLKOUT5  n/a            213.360       5.000       208.360    MMCME2_ADV_X1Y0  Inst_system_clocks/MMCME2_ADV_TX_PLL/CLKOUT5



---------------------------------------------------------------------------------------------------
From Clock:  s_fb_txclk_in
  To Clock:  s_fb_txclk_in

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       17.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         s_fb_txclk_in
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { Inst_system_clocks/MMCME2_ADV_TX_PLL/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         20.000      17.845     BUFGCTRL_X0Y4    Inst_system_clocks/BUFG_SYS_CLK_FB/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         20.000      18.751     MMCME2_ADV_X1Y0  Inst_system_clocks/MMCME2_ADV_TX_PLL/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         20.000      18.751     MMCME2_ADV_X1Y0  Inst_system_clocks/MMCME2_ADV_TX_PLL/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       20.000      80.000     MMCME2_ADV_X1Y0  Inst_system_clocks/MMCME2_ADV_TX_PLL/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       20.000      193.360    MMCME2_ADV_X1Y0  Inst_system_clocks/MMCME2_ADV_TX_PLL/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  s_phy_clk_in
  To Clock:  s_phy_clk_in

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       37.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         s_phy_clk_in
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { Inst_system_clocks/MMCME2_ADV_TX_PLL/CLKOUT4 }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I              n/a            2.155         40.000      37.845     BUFGCTRL_X0Y0    Inst_system_clocks/BUFG_TDC_CLK/I
Min Period  n/a     MMCME2_ADV/CLKOUT4  n/a            1.249         40.000      38.751     MMCME2_ADV_X1Y0  Inst_system_clocks/MMCME2_ADV_TX_PLL/CLKOUT4
Max Period  n/a     MMCME2_ADV/CLKOUT4  n/a            213.360       40.000      173.360    MMCME2_ADV_X1Y0  Inst_system_clocks/MMCME2_ADV_TX_PLL/CLKOUT4



---------------------------------------------------------------------------------------------------
From Clock:  s_sysclk_x2_in
  To Clock:  s_sysclk_x2_in

Setup :            0  Failing Endpoints,  Worst Slack        1.025ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.037ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.025ns  (required time - arrival time)
  Source:                 Inst_system_clocks/rst_125_reg/C
                            (rising edge-triggered cell FDRE clocked by s_sysclk_x2_in  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ipbus/udp_if/rx_ram_selector/send_pending_i_reg[13]/R
                            (rising edge-triggered cell FDRE clocked by s_sysclk_x2_in  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             s_sysclk_x2_in
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (s_sysclk_x2_in rise@8.000ns - s_sysclk_x2_in rise@0.000ns)
  Data Path Delay:        6.247ns  (logic 0.419ns (6.707%)  route 5.828ns (93.293%))
  Logic Levels:           0  
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.808ns = ( 12.808 - 8.000 ) 
    Source Clock Delay      (SCD):    5.106ns
    Clock Pessimism Removal (CPR):    0.257ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.148ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_sysclk_x2_in rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000     0.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.577     5.129    Inst_system_clocks/sysclk_p
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.333     1.796 r  Inst_system_clocks/MMCME2_ADV_TX_PLL/CLKOUT1
                         net (fo=1, routed)           1.661     3.457    Inst_system_clocks/s_sysclk_x2_in
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.553 r  Inst_system_clocks/BUFG_SYS_CLK_x2/O
                         net (fo=3059, routed)        1.553     5.106    Inst_system_clocks/sysclk_x2_o
    SLICE_X49Y85         FDRE                                         r  Inst_system_clocks/rst_125_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y85         FDRE (Prop_fdre_C_Q)         0.419     5.525 r  Inst_system_clocks/rst_125_reg/Q
                         net (fo=1086, routed)        5.828    11.354    ipbus/udp_if/rx_ram_selector/rst_macclk
    SLICE_X43Y61         FDRE                                         r  ipbus/udp_if/rx_ram_selector/send_pending_i_reg[13]/R
  -------------------------------------------------------------------    -------------------

                         (clock s_sysclk_x2_in rise edge)
                                                      8.000     8.000 r  
    E3                                                0.000     8.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000     8.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         1.418     9.418 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           1.862    11.280    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.371 r  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.460    12.832    Inst_system_clocks/sysclk_p
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.129     9.702 r  Inst_system_clocks/MMCME2_ADV_TX_PLL/CLKOUT1
                         net (fo=1, routed)           1.581    11.283    Inst_system_clocks/s_sysclk_x2_in
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    11.374 r  Inst_system_clocks/BUFG_SYS_CLK_x2/O
                         net (fo=3059, routed)        1.434    12.808    ipbus/udp_if/rx_ram_selector/mac_clk
    SLICE_X43Y61         FDRE                                         r  ipbus/udp_if/rx_ram_selector/send_pending_i_reg[13]/C
                         clock pessimism              0.257    13.065    
                         clock uncertainty           -0.082    12.983    
    SLICE_X43Y61         FDRE (Setup_fdre_C_R)       -0.604    12.379    ipbus/udp_if/rx_ram_selector/send_pending_i_reg[13]
  -------------------------------------------------------------------
                         required time                         12.379    
                         arrival time                         -11.354    
  -------------------------------------------------------------------
                         slack                                  1.025    

Slack (MET) :             1.025ns  (required time - arrival time)
  Source:                 Inst_system_clocks/rst_125_reg/C
                            (rising edge-triggered cell FDRE clocked by s_sysclk_x2_in  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ipbus/udp_if/rx_ram_selector/send_pending_i_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by s_sysclk_x2_in  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             s_sysclk_x2_in
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (s_sysclk_x2_in rise@8.000ns - s_sysclk_x2_in rise@0.000ns)
  Data Path Delay:        6.247ns  (logic 0.419ns (6.707%)  route 5.828ns (93.293%))
  Logic Levels:           0  
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.808ns = ( 12.808 - 8.000 ) 
    Source Clock Delay      (SCD):    5.106ns
    Clock Pessimism Removal (CPR):    0.257ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.148ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_sysclk_x2_in rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000     0.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.577     5.129    Inst_system_clocks/sysclk_p
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.333     1.796 r  Inst_system_clocks/MMCME2_ADV_TX_PLL/CLKOUT1
                         net (fo=1, routed)           1.661     3.457    Inst_system_clocks/s_sysclk_x2_in
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.553 r  Inst_system_clocks/BUFG_SYS_CLK_x2/O
                         net (fo=3059, routed)        1.553     5.106    Inst_system_clocks/sysclk_x2_o
    SLICE_X49Y85         FDRE                                         r  Inst_system_clocks/rst_125_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y85         FDRE (Prop_fdre_C_Q)         0.419     5.525 r  Inst_system_clocks/rst_125_reg/Q
                         net (fo=1086, routed)        5.828    11.354    ipbus/udp_if/rx_ram_selector/rst_macclk
    SLICE_X43Y61         FDRE                                         r  ipbus/udp_if/rx_ram_selector/send_pending_i_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock s_sysclk_x2_in rise edge)
                                                      8.000     8.000 r  
    E3                                                0.000     8.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000     8.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         1.418     9.418 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           1.862    11.280    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.371 r  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.460    12.832    Inst_system_clocks/sysclk_p
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.129     9.702 r  Inst_system_clocks/MMCME2_ADV_TX_PLL/CLKOUT1
                         net (fo=1, routed)           1.581    11.283    Inst_system_clocks/s_sysclk_x2_in
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    11.374 r  Inst_system_clocks/BUFG_SYS_CLK_x2/O
                         net (fo=3059, routed)        1.434    12.808    ipbus/udp_if/rx_ram_selector/mac_clk
    SLICE_X43Y61         FDRE                                         r  ipbus/udp_if/rx_ram_selector/send_pending_i_reg[8]/C
                         clock pessimism              0.257    13.065    
                         clock uncertainty           -0.082    12.983    
    SLICE_X43Y61         FDRE (Setup_fdre_C_R)       -0.604    12.379    ipbus/udp_if/rx_ram_selector/send_pending_i_reg[8]
  -------------------------------------------------------------------
                         required time                         12.379    
                         arrival time                         -11.354    
  -------------------------------------------------------------------
                         slack                                  1.025    

Slack (MET) :             1.027ns  (required time - arrival time)
  Source:                 Inst_system_clocks/rst_125_reg/C
                            (rising edge-triggered cell FDRE clocked by s_sysclk_x2_in  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ipbus/udp_if/rx_ram_selector/free_i_reg[13]/S
                            (rising edge-triggered cell FDSE clocked by s_sysclk_x2_in  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             s_sysclk_x2_in
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (s_sysclk_x2_in rise@8.000ns - s_sysclk_x2_in rise@0.000ns)
  Data Path Delay:        6.247ns  (logic 0.419ns (6.707%)  route 5.828ns (93.293%))
  Logic Levels:           0  
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.809ns = ( 12.809 - 8.000 ) 
    Source Clock Delay      (SCD):    5.106ns
    Clock Pessimism Removal (CPR):    0.257ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.148ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_sysclk_x2_in rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000     0.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.577     5.129    Inst_system_clocks/sysclk_p
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.333     1.796 r  Inst_system_clocks/MMCME2_ADV_TX_PLL/CLKOUT1
                         net (fo=1, routed)           1.661     3.457    Inst_system_clocks/s_sysclk_x2_in
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.553 r  Inst_system_clocks/BUFG_SYS_CLK_x2/O
                         net (fo=3059, routed)        1.553     5.106    Inst_system_clocks/sysclk_x2_o
    SLICE_X49Y85         FDRE                                         r  Inst_system_clocks/rst_125_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y85         FDRE (Prop_fdre_C_Q)         0.419     5.525 r  Inst_system_clocks/rst_125_reg/Q
                         net (fo=1086, routed)        5.828    11.353    ipbus/udp_if/rx_ram_selector/rst_macclk
    SLICE_X44Y61         FDSE                                         r  ipbus/udp_if/rx_ram_selector/free_i_reg[13]/S
  -------------------------------------------------------------------    -------------------

                         (clock s_sysclk_x2_in rise edge)
                                                      8.000     8.000 r  
    E3                                                0.000     8.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000     8.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         1.418     9.418 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           1.862    11.280    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.371 r  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.460    12.832    Inst_system_clocks/sysclk_p
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.129     9.702 r  Inst_system_clocks/MMCME2_ADV_TX_PLL/CLKOUT1
                         net (fo=1, routed)           1.581    11.283    Inst_system_clocks/s_sysclk_x2_in
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    11.374 r  Inst_system_clocks/BUFG_SYS_CLK_x2/O
                         net (fo=3059, routed)        1.435    12.809    ipbus/udp_if/rx_ram_selector/mac_clk
    SLICE_X44Y61         FDSE                                         r  ipbus/udp_if/rx_ram_selector/free_i_reg[13]/C
                         clock pessimism              0.257    13.066    
                         clock uncertainty           -0.082    12.984    
    SLICE_X44Y61         FDSE (Setup_fdse_C_S)       -0.604    12.380    ipbus/udp_if/rx_ram_selector/free_i_reg[13]
  -------------------------------------------------------------------
                         required time                         12.380    
                         arrival time                         -11.353    
  -------------------------------------------------------------------
                         slack                                  1.027    

Slack (MET) :             1.027ns  (required time - arrival time)
  Source:                 Inst_system_clocks/rst_125_reg/C
                            (rising edge-triggered cell FDRE clocked by s_sysclk_x2_in  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ipbus/udp_if/rx_ram_selector/send_pending_i_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by s_sysclk_x2_in  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             s_sysclk_x2_in
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (s_sysclk_x2_in rise@8.000ns - s_sysclk_x2_in rise@0.000ns)
  Data Path Delay:        6.247ns  (logic 0.419ns (6.707%)  route 5.828ns (93.293%))
  Logic Levels:           0  
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.809ns = ( 12.809 - 8.000 ) 
    Source Clock Delay      (SCD):    5.106ns
    Clock Pessimism Removal (CPR):    0.257ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.148ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_sysclk_x2_in rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000     0.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.577     5.129    Inst_system_clocks/sysclk_p
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.333     1.796 r  Inst_system_clocks/MMCME2_ADV_TX_PLL/CLKOUT1
                         net (fo=1, routed)           1.661     3.457    Inst_system_clocks/s_sysclk_x2_in
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.553 r  Inst_system_clocks/BUFG_SYS_CLK_x2/O
                         net (fo=3059, routed)        1.553     5.106    Inst_system_clocks/sysclk_x2_o
    SLICE_X49Y85         FDRE                                         r  Inst_system_clocks/rst_125_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y85         FDRE (Prop_fdre_C_Q)         0.419     5.525 r  Inst_system_clocks/rst_125_reg/Q
                         net (fo=1086, routed)        5.828    11.353    ipbus/udp_if/rx_ram_selector/rst_macclk
    SLICE_X44Y61         FDRE                                         r  ipbus/udp_if/rx_ram_selector/send_pending_i_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock s_sysclk_x2_in rise edge)
                                                      8.000     8.000 r  
    E3                                                0.000     8.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000     8.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         1.418     9.418 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           1.862    11.280    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.371 r  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.460    12.832    Inst_system_clocks/sysclk_p
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.129     9.702 r  Inst_system_clocks/MMCME2_ADV_TX_PLL/CLKOUT1
                         net (fo=1, routed)           1.581    11.283    Inst_system_clocks/s_sysclk_x2_in
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    11.374 r  Inst_system_clocks/BUFG_SYS_CLK_x2/O
                         net (fo=3059, routed)        1.435    12.809    ipbus/udp_if/rx_ram_selector/mac_clk
    SLICE_X44Y61         FDRE                                         r  ipbus/udp_if/rx_ram_selector/send_pending_i_reg[10]/C
                         clock pessimism              0.257    13.066    
                         clock uncertainty           -0.082    12.984    
    SLICE_X44Y61         FDRE (Setup_fdre_C_R)       -0.604    12.380    ipbus/udp_if/rx_ram_selector/send_pending_i_reg[10]
  -------------------------------------------------------------------
                         required time                         12.380    
                         arrival time                         -11.353    
  -------------------------------------------------------------------
                         slack                                  1.027    

Slack (MET) :             1.027ns  (required time - arrival time)
  Source:                 Inst_system_clocks/rst_125_reg/C
                            (rising edge-triggered cell FDRE clocked by s_sysclk_x2_in  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ipbus/udp_if/rx_ram_selector/send_pending_i_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by s_sysclk_x2_in  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             s_sysclk_x2_in
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (s_sysclk_x2_in rise@8.000ns - s_sysclk_x2_in rise@0.000ns)
  Data Path Delay:        6.247ns  (logic 0.419ns (6.707%)  route 5.828ns (93.293%))
  Logic Levels:           0  
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.809ns = ( 12.809 - 8.000 ) 
    Source Clock Delay      (SCD):    5.106ns
    Clock Pessimism Removal (CPR):    0.257ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.148ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_sysclk_x2_in rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000     0.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.577     5.129    Inst_system_clocks/sysclk_p
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.333     1.796 r  Inst_system_clocks/MMCME2_ADV_TX_PLL/CLKOUT1
                         net (fo=1, routed)           1.661     3.457    Inst_system_clocks/s_sysclk_x2_in
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.553 r  Inst_system_clocks/BUFG_SYS_CLK_x2/O
                         net (fo=3059, routed)        1.553     5.106    Inst_system_clocks/sysclk_x2_o
    SLICE_X49Y85         FDRE                                         r  Inst_system_clocks/rst_125_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y85         FDRE (Prop_fdre_C_Q)         0.419     5.525 r  Inst_system_clocks/rst_125_reg/Q
                         net (fo=1086, routed)        5.828    11.353    ipbus/udp_if/rx_ram_selector/rst_macclk
    SLICE_X44Y61         FDRE                                         r  ipbus/udp_if/rx_ram_selector/send_pending_i_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock s_sysclk_x2_in rise edge)
                                                      8.000     8.000 r  
    E3                                                0.000     8.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000     8.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         1.418     9.418 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           1.862    11.280    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.371 r  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.460    12.832    Inst_system_clocks/sysclk_p
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.129     9.702 r  Inst_system_clocks/MMCME2_ADV_TX_PLL/CLKOUT1
                         net (fo=1, routed)           1.581    11.283    Inst_system_clocks/s_sysclk_x2_in
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    11.374 r  Inst_system_clocks/BUFG_SYS_CLK_x2/O
                         net (fo=3059, routed)        1.435    12.809    ipbus/udp_if/rx_ram_selector/mac_clk
    SLICE_X44Y61         FDRE                                         r  ipbus/udp_if/rx_ram_selector/send_pending_i_reg[11]/C
                         clock pessimism              0.257    13.066    
                         clock uncertainty           -0.082    12.984    
    SLICE_X44Y61         FDRE (Setup_fdre_C_R)       -0.604    12.380    ipbus/udp_if/rx_ram_selector/send_pending_i_reg[11]
  -------------------------------------------------------------------
                         required time                         12.380    
                         arrival time                         -11.353    
  -------------------------------------------------------------------
                         slack                                  1.027    

Slack (MET) :             1.031ns  (required time - arrival time)
  Source:                 Inst_system_clocks/rst_125_reg/C
                            (rising edge-triggered cell FDRE clocked by s_sysclk_x2_in  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ipbus/udp_if/rx_ram_selector/write_i_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by s_sysclk_x2_in  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             s_sysclk_x2_in
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (s_sysclk_x2_in rise@8.000ns - s_sysclk_x2_in rise@0.000ns)
  Data Path Delay:        6.242ns  (logic 0.419ns (6.712%)  route 5.823ns (93.288%))
  Logic Levels:           0  
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.809ns = ( 12.809 - 8.000 ) 
    Source Clock Delay      (SCD):    5.106ns
    Clock Pessimism Removal (CPR):    0.257ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.148ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_sysclk_x2_in rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000     0.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.577     5.129    Inst_system_clocks/sysclk_p
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.333     1.796 r  Inst_system_clocks/MMCME2_ADV_TX_PLL/CLKOUT1
                         net (fo=1, routed)           1.661     3.457    Inst_system_clocks/s_sysclk_x2_in
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.553 r  Inst_system_clocks/BUFG_SYS_CLK_x2/O
                         net (fo=3059, routed)        1.553     5.106    Inst_system_clocks/sysclk_x2_o
    SLICE_X49Y85         FDRE                                         r  Inst_system_clocks/rst_125_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y85         FDRE (Prop_fdre_C_Q)         0.419     5.525 r  Inst_system_clocks/rst_125_reg/Q
                         net (fo=1086, routed)        5.823    11.349    ipbus/udp_if/rx_ram_selector/rst_macclk
    SLICE_X45Y61         FDRE                                         r  ipbus/udp_if/rx_ram_selector/write_i_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock s_sysclk_x2_in rise edge)
                                                      8.000     8.000 r  
    E3                                                0.000     8.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000     8.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         1.418     9.418 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           1.862    11.280    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.371 r  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.460    12.832    Inst_system_clocks/sysclk_p
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.129     9.702 r  Inst_system_clocks/MMCME2_ADV_TX_PLL/CLKOUT1
                         net (fo=1, routed)           1.581    11.283    Inst_system_clocks/s_sysclk_x2_in
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    11.374 r  Inst_system_clocks/BUFG_SYS_CLK_x2/O
                         net (fo=3059, routed)        1.435    12.809    ipbus/udp_if/rx_ram_selector/mac_clk
    SLICE_X45Y61         FDRE                                         r  ipbus/udp_if/rx_ram_selector/write_i_reg[0]/C
                         clock pessimism              0.257    13.066    
                         clock uncertainty           -0.082    12.984    
    SLICE_X45Y61         FDRE (Setup_fdre_C_R)       -0.604    12.380    ipbus/udp_if/rx_ram_selector/write_i_reg[0]
  -------------------------------------------------------------------
                         required time                         12.380    
                         arrival time                         -11.349    
  -------------------------------------------------------------------
                         slack                                  1.031    

Slack (MET) :             1.031ns  (required time - arrival time)
  Source:                 Inst_system_clocks/rst_125_reg/C
                            (rising edge-triggered cell FDRE clocked by s_sysclk_x2_in  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ipbus/udp_if/rx_ram_selector/write_i_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by s_sysclk_x2_in  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             s_sysclk_x2_in
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (s_sysclk_x2_in rise@8.000ns - s_sysclk_x2_in rise@0.000ns)
  Data Path Delay:        6.242ns  (logic 0.419ns (6.712%)  route 5.823ns (93.288%))
  Logic Levels:           0  
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.809ns = ( 12.809 - 8.000 ) 
    Source Clock Delay      (SCD):    5.106ns
    Clock Pessimism Removal (CPR):    0.257ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.148ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_sysclk_x2_in rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000     0.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.577     5.129    Inst_system_clocks/sysclk_p
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.333     1.796 r  Inst_system_clocks/MMCME2_ADV_TX_PLL/CLKOUT1
                         net (fo=1, routed)           1.661     3.457    Inst_system_clocks/s_sysclk_x2_in
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.553 r  Inst_system_clocks/BUFG_SYS_CLK_x2/O
                         net (fo=3059, routed)        1.553     5.106    Inst_system_clocks/sysclk_x2_o
    SLICE_X49Y85         FDRE                                         r  Inst_system_clocks/rst_125_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y85         FDRE (Prop_fdre_C_Q)         0.419     5.525 r  Inst_system_clocks/rst_125_reg/Q
                         net (fo=1086, routed)        5.823    11.349    ipbus/udp_if/rx_ram_selector/rst_macclk
    SLICE_X45Y61         FDRE                                         r  ipbus/udp_if/rx_ram_selector/write_i_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock s_sysclk_x2_in rise edge)
                                                      8.000     8.000 r  
    E3                                                0.000     8.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000     8.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         1.418     9.418 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           1.862    11.280    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.371 r  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.460    12.832    Inst_system_clocks/sysclk_p
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.129     9.702 r  Inst_system_clocks/MMCME2_ADV_TX_PLL/CLKOUT1
                         net (fo=1, routed)           1.581    11.283    Inst_system_clocks/s_sysclk_x2_in
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    11.374 r  Inst_system_clocks/BUFG_SYS_CLK_x2/O
                         net (fo=3059, routed)        1.435    12.809    ipbus/udp_if/rx_ram_selector/mac_clk
    SLICE_X45Y61         FDRE                                         r  ipbus/udp_if/rx_ram_selector/write_i_reg[1]/C
                         clock pessimism              0.257    13.066    
                         clock uncertainty           -0.082    12.984    
    SLICE_X45Y61         FDRE (Setup_fdre_C_R)       -0.604    12.380    ipbus/udp_if/rx_ram_selector/write_i_reg[1]
  -------------------------------------------------------------------
                         required time                         12.380    
                         arrival time                         -11.349    
  -------------------------------------------------------------------
                         slack                                  1.031    

Slack (MET) :             1.031ns  (required time - arrival time)
  Source:                 Inst_system_clocks/rst_125_reg/C
                            (rising edge-triggered cell FDRE clocked by s_sysclk_x2_in  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ipbus/udp_if/rx_ram_selector/write_i_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by s_sysclk_x2_in  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             s_sysclk_x2_in
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (s_sysclk_x2_in rise@8.000ns - s_sysclk_x2_in rise@0.000ns)
  Data Path Delay:        6.242ns  (logic 0.419ns (6.712%)  route 5.823ns (93.288%))
  Logic Levels:           0  
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.809ns = ( 12.809 - 8.000 ) 
    Source Clock Delay      (SCD):    5.106ns
    Clock Pessimism Removal (CPR):    0.257ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.148ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_sysclk_x2_in rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000     0.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.577     5.129    Inst_system_clocks/sysclk_p
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.333     1.796 r  Inst_system_clocks/MMCME2_ADV_TX_PLL/CLKOUT1
                         net (fo=1, routed)           1.661     3.457    Inst_system_clocks/s_sysclk_x2_in
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.553 r  Inst_system_clocks/BUFG_SYS_CLK_x2/O
                         net (fo=3059, routed)        1.553     5.106    Inst_system_clocks/sysclk_x2_o
    SLICE_X49Y85         FDRE                                         r  Inst_system_clocks/rst_125_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y85         FDRE (Prop_fdre_C_Q)         0.419     5.525 r  Inst_system_clocks/rst_125_reg/Q
                         net (fo=1086, routed)        5.823    11.349    ipbus/udp_if/rx_ram_selector/rst_macclk
    SLICE_X45Y61         FDRE                                         r  ipbus/udp_if/rx_ram_selector/write_i_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock s_sysclk_x2_in rise edge)
                                                      8.000     8.000 r  
    E3                                                0.000     8.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000     8.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         1.418     9.418 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           1.862    11.280    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.371 r  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.460    12.832    Inst_system_clocks/sysclk_p
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.129     9.702 r  Inst_system_clocks/MMCME2_ADV_TX_PLL/CLKOUT1
                         net (fo=1, routed)           1.581    11.283    Inst_system_clocks/s_sysclk_x2_in
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    11.374 r  Inst_system_clocks/BUFG_SYS_CLK_x2/O
                         net (fo=3059, routed)        1.435    12.809    ipbus/udp_if/rx_ram_selector/mac_clk
    SLICE_X45Y61         FDRE                                         r  ipbus/udp_if/rx_ram_selector/write_i_reg[2]/C
                         clock pessimism              0.257    13.066    
                         clock uncertainty           -0.082    12.984    
    SLICE_X45Y61         FDRE (Setup_fdre_C_R)       -0.604    12.380    ipbus/udp_if/rx_ram_selector/write_i_reg[2]
  -------------------------------------------------------------------
                         required time                         12.380    
                         arrival time                         -11.349    
  -------------------------------------------------------------------
                         slack                                  1.031    

Slack (MET) :             1.031ns  (required time - arrival time)
  Source:                 Inst_system_clocks/rst_125_reg/C
                            (rising edge-triggered cell FDRE clocked by s_sysclk_x2_in  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ipbus/udp_if/rx_ram_selector/write_i_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by s_sysclk_x2_in  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             s_sysclk_x2_in
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (s_sysclk_x2_in rise@8.000ns - s_sysclk_x2_in rise@0.000ns)
  Data Path Delay:        6.242ns  (logic 0.419ns (6.712%)  route 5.823ns (93.288%))
  Logic Levels:           0  
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.809ns = ( 12.809 - 8.000 ) 
    Source Clock Delay      (SCD):    5.106ns
    Clock Pessimism Removal (CPR):    0.257ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.148ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_sysclk_x2_in rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000     0.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.577     5.129    Inst_system_clocks/sysclk_p
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.333     1.796 r  Inst_system_clocks/MMCME2_ADV_TX_PLL/CLKOUT1
                         net (fo=1, routed)           1.661     3.457    Inst_system_clocks/s_sysclk_x2_in
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.553 r  Inst_system_clocks/BUFG_SYS_CLK_x2/O
                         net (fo=3059, routed)        1.553     5.106    Inst_system_clocks/sysclk_x2_o
    SLICE_X49Y85         FDRE                                         r  Inst_system_clocks/rst_125_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y85         FDRE (Prop_fdre_C_Q)         0.419     5.525 r  Inst_system_clocks/rst_125_reg/Q
                         net (fo=1086, routed)        5.823    11.349    ipbus/udp_if/rx_ram_selector/rst_macclk
    SLICE_X45Y61         FDRE                                         r  ipbus/udp_if/rx_ram_selector/write_i_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock s_sysclk_x2_in rise edge)
                                                      8.000     8.000 r  
    E3                                                0.000     8.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000     8.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         1.418     9.418 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           1.862    11.280    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.371 r  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.460    12.832    Inst_system_clocks/sysclk_p
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.129     9.702 r  Inst_system_clocks/MMCME2_ADV_TX_PLL/CLKOUT1
                         net (fo=1, routed)           1.581    11.283    Inst_system_clocks/s_sysclk_x2_in
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    11.374 r  Inst_system_clocks/BUFG_SYS_CLK_x2/O
                         net (fo=3059, routed)        1.435    12.809    ipbus/udp_if/rx_ram_selector/mac_clk
    SLICE_X45Y61         FDRE                                         r  ipbus/udp_if/rx_ram_selector/write_i_reg[3]/C
                         clock pessimism              0.257    13.066    
                         clock uncertainty           -0.082    12.984    
    SLICE_X45Y61         FDRE (Setup_fdre_C_R)       -0.604    12.380    ipbus/udp_if/rx_ram_selector/write_i_reg[3]
  -------------------------------------------------------------------
                         required time                         12.380    
                         arrival time                         -11.349    
  -------------------------------------------------------------------
                         slack                                  1.031    

Slack (MET) :             1.061ns  (required time - arrival time)
  Source:                 Inst_system_clocks/rst_125_reg/C
                            (rising edge-triggered cell FDRE clocked by s_sysclk_x2_in  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ipbus/udp_if/rx_ram_selector/busy_i_reg/S
                            (rising edge-triggered cell FDSE clocked by s_sysclk_x2_in  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             s_sysclk_x2_in
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (s_sysclk_x2_in rise@8.000ns - s_sysclk_x2_in rise@0.000ns)
  Data Path Delay:        6.117ns  (logic 0.419ns (6.850%)  route 5.698ns (93.150%))
  Logic Levels:           0  
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.808ns = ( 12.808 - 8.000 ) 
    Source Clock Delay      (SCD):    5.106ns
    Clock Pessimism Removal (CPR):    0.257ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.148ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_sysclk_x2_in rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000     0.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.577     5.129    Inst_system_clocks/sysclk_p
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.333     1.796 r  Inst_system_clocks/MMCME2_ADV_TX_PLL/CLKOUT1
                         net (fo=1, routed)           1.661     3.457    Inst_system_clocks/s_sysclk_x2_in
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.553 r  Inst_system_clocks/BUFG_SYS_CLK_x2/O
                         net (fo=3059, routed)        1.553     5.106    Inst_system_clocks/sysclk_x2_o
    SLICE_X49Y85         FDRE                                         r  Inst_system_clocks/rst_125_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y85         FDRE (Prop_fdre_C_Q)         0.419     5.525 r  Inst_system_clocks/rst_125_reg/Q
                         net (fo=1086, routed)        5.698    11.223    ipbus/udp_if/rx_ram_selector/rst_macclk
    SLICE_X46Y62         FDSE                                         r  ipbus/udp_if/rx_ram_selector/busy_i_reg/S
  -------------------------------------------------------------------    -------------------

                         (clock s_sysclk_x2_in rise edge)
                                                      8.000     8.000 r  
    E3                                                0.000     8.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000     8.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         1.418     9.418 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           1.862    11.280    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.371 r  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.460    12.832    Inst_system_clocks/sysclk_p
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.129     9.702 r  Inst_system_clocks/MMCME2_ADV_TX_PLL/CLKOUT1
                         net (fo=1, routed)           1.581    11.283    Inst_system_clocks/s_sysclk_x2_in
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    11.374 r  Inst_system_clocks/BUFG_SYS_CLK_x2/O
                         net (fo=3059, routed)        1.434    12.808    ipbus/udp_if/rx_ram_selector/mac_clk
    SLICE_X46Y62         FDSE                                         r  ipbus/udp_if/rx_ram_selector/busy_i_reg/C
                         clock pessimism              0.257    13.065    
                         clock uncertainty           -0.082    12.983    
    SLICE_X46Y62         FDSE (Setup_fdse_C_S)       -0.699    12.284    ipbus/udp_if/rx_ram_selector/busy_i_reg
  -------------------------------------------------------------------
                         required time                         12.284    
                         arrival time                         -11.223    
  -------------------------------------------------------------------
                         slack                                  1.061    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.037ns  (arrival time - required time)
  Source:                 ipbus/udp_if/status_buffer/ipbus_in_reg[33]/C
                            (rising edge-triggered cell FDRE clocked by s_sysclk_x2_in  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ipbus/udp_if/status_buffer/ipbus_in_reg[65]/D
                            (rising edge-triggered cell FDRE clocked by s_sysclk_x2_in  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             s_sysclk_x2_in
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (s_sysclk_x2_in rise@0.000ns - s_sysclk_x2_in rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.141ns (39.019%)  route 0.220ns (60.981%))
  Logic Levels:           0  
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.980ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_sysclk_x2_in rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000     0.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=22, routed)          0.551     1.464    Inst_system_clocks/sysclk_p
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.061     0.404 r  Inst_system_clocks/MMCME2_ADV_TX_PLL/CLKOUT1
                         net (fo=1, routed)           0.486     0.890    Inst_system_clocks/s_sysclk_x2_in
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.916 r  Inst_system_clocks/BUFG_SYS_CLK_x2/O
                         net (fo=3059, routed)        0.553     1.468    ipbus/udp_if/status_buffer/mac_clk
    SLICE_X37Y80         FDRE                                         r  ipbus/udp_if/status_buffer/ipbus_in_reg[33]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y80         FDRE (Prop_fdre_C_Q)         0.141     1.609 r  ipbus/udp_if/status_buffer/ipbus_in_reg[33]/Q
                         net (fo=2, routed)           0.220     1.830    ipbus/udp_if/status_buffer/ipbus_in[33]
    SLICE_X34Y81         FDRE                                         r  ipbus/udp_if/status_buffer/ipbus_in_reg[65]/D
  -------------------------------------------------------------------    -------------------

                         (clock s_sysclk_x2_in rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000     0.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=22, routed)          0.819     1.977    Inst_system_clocks/sysclk_p
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.375     0.602 r  Inst_system_clocks/MMCME2_ADV_TX_PLL/CLKOUT1
                         net (fo=1, routed)           0.530     1.131    Inst_system_clocks/s_sysclk_x2_in
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.160 r  Inst_system_clocks/BUFG_SYS_CLK_x2/O
                         net (fo=3059, routed)        0.819     1.980    ipbus/udp_if/status_buffer/mac_clk
    SLICE_X34Y81         FDRE                                         r  ipbus/udp_if/status_buffer/ipbus_in_reg[65]/C
                         clock pessimism             -0.250     1.730    
    SLICE_X34Y81         FDRE (Hold_fdre_C_D)         0.063     1.793    ipbus/udp_if/status_buffer/ipbus_in_reg[65]
  -------------------------------------------------------------------
                         required time                         -1.793    
                         arrival time                           1.830    
  -------------------------------------------------------------------
                         slack                                  0.037    

Slack (MET) :             0.041ns  (arrival time - required time)
  Source:                 ipbus/udp_if/tx_main/int_data_int_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by s_sysclk_x2_in  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ipbus/udp_if/tx_byte_sum/lo_byte_int_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by s_sysclk_x2_in  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             s_sysclk_x2_in
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (s_sysclk_x2_in rise@0.000ns - s_sysclk_x2_in rise@0.000ns)
  Data Path Delay:        0.395ns  (logic 0.186ns (47.137%)  route 0.209ns (52.863%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.986ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_sysclk_x2_in rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000     0.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=22, routed)          0.551     1.464    Inst_system_clocks/sysclk_p
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.061     0.404 r  Inst_system_clocks/MMCME2_ADV_TX_PLL/CLKOUT1
                         net (fo=1, routed)           0.486     0.890    Inst_system_clocks/s_sysclk_x2_in
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.916 r  Inst_system_clocks/BUFG_SYS_CLK_x2/O
                         net (fo=3059, routed)        0.559     1.474    ipbus/udp_if/tx_main/mac_clk
    SLICE_X31Y88         FDRE                                         r  ipbus/udp_if/tx_main/int_data_int_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y88         FDRE (Prop_fdre_C_Q)         0.141     1.615 r  ipbus/udp_if/tx_main/int_data_int_reg[0]/Q
                         net (fo=1, routed)           0.209     1.824    ipbus/udp_if/tx_byte_sum/int_data[0]
    SLICE_X37Y87         LUT6 (Prop_lut6_I0_O)        0.045     1.869 r  ipbus/udp_if/tx_byte_sum/lo_byte_int[0]_i_1/O
                         net (fo=2, routed)           0.000     1.869    ipbus/udp_if/tx_byte_sum/lo_byte_int[0]
    SLICE_X37Y87         FDRE                                         r  ipbus/udp_if/tx_byte_sum/lo_byte_int_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock s_sysclk_x2_in rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000     0.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=22, routed)          0.819     1.977    Inst_system_clocks/sysclk_p
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.375     0.602 r  Inst_system_clocks/MMCME2_ADV_TX_PLL/CLKOUT1
                         net (fo=1, routed)           0.530     1.131    Inst_system_clocks/s_sysclk_x2_in
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.160 r  Inst_system_clocks/BUFG_SYS_CLK_x2/O
                         net (fo=3059, routed)        0.825     1.986    ipbus/udp_if/tx_byte_sum/mac_clk
    SLICE_X37Y87         FDRE                                         r  ipbus/udp_if/tx_byte_sum/lo_byte_int_reg[0]/C
                         clock pessimism             -0.250     1.736    
    SLICE_X37Y87         FDRE (Hold_fdre_C_D)         0.092     1.828    ipbus/udp_if/tx_byte_sum/lo_byte_int_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.828    
                         arrival time                           1.869    
  -------------------------------------------------------------------
                         slack                                  0.041    

Slack (MET) :             0.042ns  (arrival time - required time)
  Source:                 ipbus/udp_if/RARP_block/data_buffer_reg[241]/C
                            (rising edge-triggered cell FDRE clocked by s_sysclk_x2_in  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ipbus/udp_if/RARP_block/data_buffer_reg[249]/D
                            (rising edge-triggered cell FDRE clocked by s_sysclk_x2_in  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             s_sysclk_x2_in
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (s_sysclk_x2_in rise@0.000ns - s_sysclk_x2_in rise@0.000ns)
  Data Path Delay:        0.426ns  (logic 0.186ns (43.696%)  route 0.240ns (56.304%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.989ns
    Source Clock Delay      (SCD):    1.476ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_sysclk_x2_in rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000     0.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=22, routed)          0.551     1.464    Inst_system_clocks/sysclk_p
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.061     0.404 r  Inst_system_clocks/MMCME2_ADV_TX_PLL/CLKOUT1
                         net (fo=1, routed)           0.486     0.890    Inst_system_clocks/s_sysclk_x2_in
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.916 r  Inst_system_clocks/BUFG_SYS_CLK_x2/O
                         net (fo=3059, routed)        0.561     1.476    ipbus/udp_if/RARP_block/mac_clk
    SLICE_X36Y94         FDRE                                         r  ipbus/udp_if/RARP_block/data_buffer_reg[241]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y94         FDRE (Prop_fdre_C_Q)         0.141     1.617 r  ipbus/udp_if/RARP_block/data_buffer_reg[241]/Q
                         net (fo=1, routed)           0.240     1.857    ipbus/udp_if/RARP_block/data_buffer[241]
    SLICE_X34Y95         LUT3 (Prop_lut3_I1_O)        0.045     1.902 r  ipbus/udp_if/RARP_block/data_buffer[249]_i_1/O
                         net (fo=1, routed)           0.000     1.902    ipbus/udp_if/RARP_block/data_buffer0_out[241]
    SLICE_X34Y95         FDRE                                         r  ipbus/udp_if/RARP_block/data_buffer_reg[249]/D
  -------------------------------------------------------------------    -------------------

                         (clock s_sysclk_x2_in rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000     0.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=22, routed)          0.819     1.977    Inst_system_clocks/sysclk_p
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.375     0.602 r  Inst_system_clocks/MMCME2_ADV_TX_PLL/CLKOUT1
                         net (fo=1, routed)           0.530     1.131    Inst_system_clocks/s_sysclk_x2_in
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.160 r  Inst_system_clocks/BUFG_SYS_CLK_x2/O
                         net (fo=3059, routed)        0.828     1.989    ipbus/udp_if/RARP_block/mac_clk
    SLICE_X34Y95         FDRE                                         r  ipbus/udp_if/RARP_block/data_buffer_reg[249]/C
                         clock pessimism             -0.250     1.739    
    SLICE_X34Y95         FDRE (Hold_fdre_C_D)         0.121     1.860    ipbus/udp_if/RARP_block/data_buffer_reg[249]
  -------------------------------------------------------------------
                         required time                         -1.860    
                         arrival time                           1.902    
  -------------------------------------------------------------------
                         slack                                  0.042    

Slack (MET) :             0.047ns  (arrival time - required time)
  Source:                 eth_mac_block_1/user_side_FIFO/tx_fifo_i/wr_data_bram_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by s_sysclk_x2_in  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            eth_mac_block_1/user_side_FIFO/tx_fifo_i/tx_ramgen_i/mem_reg/DIADI[4]
                            (rising edge-triggered cell RAMB36E1 clocked by s_sysclk_x2_in  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             s_sysclk_x2_in
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (s_sysclk_x2_in rise@0.000ns - s_sysclk_x2_in rise@0.000ns)
  Data Path Delay:        0.419ns  (logic 0.164ns (39.157%)  route 0.255ns (60.843%))
  Logic Levels:           0  
  Clock Path Skew:        0.075ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.024ns
    Source Clock Delay      (SCD):    1.470ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_sysclk_x2_in rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000     0.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=22, routed)          0.551     1.464    Inst_system_clocks/sysclk_p
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.061     0.404 r  Inst_system_clocks/MMCME2_ADV_TX_PLL/CLKOUT1
                         net (fo=1, routed)           0.486     0.890    Inst_system_clocks/s_sysclk_x2_in
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.916 r  Inst_system_clocks/BUFG_SYS_CLK_x2/O
                         net (fo=3059, routed)        0.555     1.470    eth_mac_block_1/user_side_FIFO/tx_fifo_i/tx_fifo_aclk
    SLICE_X12Y79         FDRE                                         r  eth_mac_block_1/user_side_FIFO/tx_fifo_i/wr_data_bram_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y79         FDRE (Prop_fdre_C_Q)         0.164     1.634 r  eth_mac_block_1/user_side_FIFO/tx_fifo_i/wr_data_bram_reg[4]/Q
                         net (fo=1, routed)           0.255     1.889    eth_mac_block_1/user_side_FIFO/tx_fifo_i/tx_ramgen_i/a_din[4]
    RAMB36_X0Y15         RAMB36E1                                     r  eth_mac_block_1/user_side_FIFO/tx_fifo_i/tx_ramgen_i/mem_reg/DIADI[4]
  -------------------------------------------------------------------    -------------------

                         (clock s_sysclk_x2_in rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000     0.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=22, routed)          0.819     1.977    Inst_system_clocks/sysclk_p
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.375     0.602 r  Inst_system_clocks/MMCME2_ADV_TX_PLL/CLKOUT1
                         net (fo=1, routed)           0.530     1.131    Inst_system_clocks/s_sysclk_x2_in
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.160 r  Inst_system_clocks/BUFG_SYS_CLK_x2/O
                         net (fo=3059, routed)        0.864     2.024    eth_mac_block_1/user_side_FIFO/tx_fifo_i/tx_ramgen_i/a_clk
    RAMB36_X0Y15         RAMB36E1                                     r  eth_mac_block_1/user_side_FIFO/tx_fifo_i/tx_ramgen_i/mem_reg/CLKARDCLK
                         clock pessimism             -0.478     1.546    
    RAMB36_X0Y15         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[4])
                                                      0.296     1.842    eth_mac_block_1/user_side_FIFO/tx_fifo_i/tx_ramgen_i/mem_reg
  -------------------------------------------------------------------
                         required time                         -1.842    
                         arrival time                           1.889    
  -------------------------------------------------------------------
                         slack                                  0.047    

Slack (MET) :             0.048ns  (arrival time - required time)
  Source:                 ipbus/udp_if/rx_packet_parser/pkt_data_reg[74]__1/C
                            (rising edge-triggered cell FDSE clocked by s_sysclk_x2_in  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ipbus/udp_if/rx_packet_parser/pkt_data_reg[90]__1_srl2___pkt_data_reg_r_60/D
                            (rising edge-triggered cell SRL16E clocked by s_sysclk_x2_in  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             s_sysclk_x2_in
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (s_sysclk_x2_in rise@0.000ns - s_sysclk_x2_in rise@0.000ns)
  Data Path Delay:        0.244ns  (logic 0.141ns (57.770%)  route 0.103ns (42.230%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.015ns
    Source Clock Delay      (SCD):    1.502ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_sysclk_x2_in rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000     0.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=22, routed)          0.551     1.464    Inst_system_clocks/sysclk_p
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.061     0.404 r  Inst_system_clocks/MMCME2_ADV_TX_PLL/CLKOUT1
                         net (fo=1, routed)           0.486     0.890    Inst_system_clocks/s_sysclk_x2_in
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.916 r  Inst_system_clocks/BUFG_SYS_CLK_x2/O
                         net (fo=3059, routed)        0.587     1.502    ipbus/udp_if/rx_packet_parser/mac_clk
    SLICE_X0Y82          FDSE                                         r  ipbus/udp_if/rx_packet_parser/pkt_data_reg[74]__1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y82          FDSE (Prop_fdse_C_Q)         0.141     1.643 r  ipbus/udp_if/rx_packet_parser/pkt_data_reg[74]__1/Q
                         net (fo=1, routed)           0.103     1.747    ipbus/udp_if/rx_packet_parser/pkt_data_reg[74]__1_n_0
    SLICE_X2Y81          SRL16E                                       r  ipbus/udp_if/rx_packet_parser/pkt_data_reg[90]__1_srl2___pkt_data_reg_r_60/D
  -------------------------------------------------------------------    -------------------

                         (clock s_sysclk_x2_in rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000     0.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=22, routed)          0.819     1.977    Inst_system_clocks/sysclk_p
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.375     0.602 r  Inst_system_clocks/MMCME2_ADV_TX_PLL/CLKOUT1
                         net (fo=1, routed)           0.530     1.131    Inst_system_clocks/s_sysclk_x2_in
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.160 r  Inst_system_clocks/BUFG_SYS_CLK_x2/O
                         net (fo=3059, routed)        0.854     2.015    ipbus/udp_if/rx_packet_parser/mac_clk
    SLICE_X2Y81          SRL16E                                       r  ipbus/udp_if/rx_packet_parser/pkt_data_reg[90]__1_srl2___pkt_data_reg_r_60/CLK
                         clock pessimism             -0.499     1.515    
    SLICE_X2Y81          SRL16E (Hold_srl16e_CLK_D)
                                                      0.183     1.698    ipbus/udp_if/rx_packet_parser/pkt_data_reg[90]__1_srl2___pkt_data_reg_r_60
  -------------------------------------------------------------------
                         required time                         -1.698    
                         arrival time                           1.747    
  -------------------------------------------------------------------
                         slack                                  0.048    

Slack (MET) :             0.053ns  (arrival time - required time)
  Source:                 ipbus/udp_if/status_buffer/history_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by s_sysclk_x2_in  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ipbus/udp_if/status_buffer/history_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by s_sysclk_x2_in  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             s_sysclk_x2_in
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (s_sysclk_x2_in rise@0.000ns - s_sysclk_x2_in rise@0.000ns)
  Data Path Delay:        0.386ns  (logic 0.141ns (36.547%)  route 0.245ns (63.453%))
  Logic Levels:           0  
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.979ns
    Source Clock Delay      (SCD):    1.466ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_sysclk_x2_in rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000     0.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=22, routed)          0.551     1.464    Inst_system_clocks/sysclk_p
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.061     0.404 r  Inst_system_clocks/MMCME2_ADV_TX_PLL/CLKOUT1
                         net (fo=1, routed)           0.486     0.890    Inst_system_clocks/s_sysclk_x2_in
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.916 r  Inst_system_clocks/BUFG_SYS_CLK_x2/O
                         net (fo=3059, routed)        0.551     1.466    ipbus/udp_if/status_buffer/mac_clk
    SLICE_X36Y71         FDRE                                         r  ipbus/udp_if/status_buffer/history_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y71         FDRE (Prop_fdre_C_Q)         0.141     1.607 r  ipbus/udp_if/status_buffer/history_reg[14]/Q
                         net (fo=2, routed)           0.245     1.852    ipbus/udp_if/status_buffer/history[14]
    SLICE_X33Y70         FDRE                                         r  ipbus/udp_if/status_buffer/history_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock s_sysclk_x2_in rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000     0.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=22, routed)          0.819     1.977    Inst_system_clocks/sysclk_p
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.375     0.602 r  Inst_system_clocks/MMCME2_ADV_TX_PLL/CLKOUT1
                         net (fo=1, routed)           0.530     1.131    Inst_system_clocks/s_sysclk_x2_in
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.160 r  Inst_system_clocks/BUFG_SYS_CLK_x2/O
                         net (fo=3059, routed)        0.818     1.979    ipbus/udp_if/status_buffer/mac_clk
    SLICE_X33Y70         FDRE                                         r  ipbus/udp_if/status_buffer/history_reg[22]/C
                         clock pessimism             -0.250     1.729    
    SLICE_X33Y70         FDRE (Hold_fdre_C_D)         0.070     1.799    ipbus/udp_if/status_buffer/history_reg[22]
  -------------------------------------------------------------------
                         required time                         -1.799    
                         arrival time                           1.852    
  -------------------------------------------------------------------
                         slack                                  0.053    

Slack (MET) :             0.056ns  (arrival time - required time)
  Source:                 ipbus/udp_if/RARP_block/data_buffer_reg[328]/C
                            (rising edge-triggered cell FDRE clocked by s_sysclk_x2_in  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ipbus/udp_if/RARP_block/rarp_data_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by s_sysclk_x2_in  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             s_sysclk_x2_in
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (s_sysclk_x2_in rise@0.000ns - s_sysclk_x2_in rise@0.000ns)
  Data Path Delay:        0.428ns  (logic 0.230ns (53.720%)  route 0.198ns (46.280%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.990ns
    Source Clock Delay      (SCD):    1.475ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_sysclk_x2_in rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000     0.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=22, routed)          0.551     1.464    Inst_system_clocks/sysclk_p
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.061     0.404 r  Inst_system_clocks/MMCME2_ADV_TX_PLL/CLKOUT1
                         net (fo=1, routed)           0.486     0.890    Inst_system_clocks/s_sysclk_x2_in
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.916 r  Inst_system_clocks/BUFG_SYS_CLK_x2/O
                         net (fo=3059, routed)        0.560     1.475    ipbus/udp_if/RARP_block/mac_clk
    SLICE_X35Y95         FDRE                                         r  ipbus/udp_if/RARP_block/data_buffer_reg[328]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y95         FDRE (Prop_fdre_C_Q)         0.128     1.603 r  ipbus/udp_if/RARP_block/data_buffer_reg[328]/Q
                         net (fo=1, routed)           0.198     1.802    ipbus/udp_if/RARP_block/data_buffer[328]
    SLICE_X36Y94         LUT3 (Prop_lut3_I2_O)        0.102     1.904 r  ipbus/udp_if/RARP_block/rarp_data[0]_i_1/O
                         net (fo=1, routed)           0.000     1.904    ipbus/udp_if/RARP_block/data_buffer0_out[328]
    SLICE_X36Y94         FDRE                                         r  ipbus/udp_if/RARP_block/rarp_data_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock s_sysclk_x2_in rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000     0.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=22, routed)          0.819     1.977    Inst_system_clocks/sysclk_p
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.375     0.602 r  Inst_system_clocks/MMCME2_ADV_TX_PLL/CLKOUT1
                         net (fo=1, routed)           0.530     1.131    Inst_system_clocks/s_sysclk_x2_in
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.160 r  Inst_system_clocks/BUFG_SYS_CLK_x2/O
                         net (fo=3059, routed)        0.829     1.990    ipbus/udp_if/RARP_block/mac_clk
    SLICE_X36Y94         FDRE                                         r  ipbus/udp_if/RARP_block/rarp_data_reg[0]/C
                         clock pessimism             -0.250     1.740    
    SLICE_X36Y94         FDRE (Hold_fdre_C_D)         0.107     1.847    ipbus/udp_if/RARP_block/rarp_data_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.847    
                         arrival time                           1.904    
  -------------------------------------------------------------------
                         slack                                  0.056    

Slack (MET) :             0.057ns  (arrival time - required time)
  Source:                 ipbus/udp_if/tx_byte_sum/hi_byte_int_reg[4]__0/C
                            (rising edge-triggered cell FDRE clocked by s_sysclk_x2_in  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ipbus/udp_if/tx_main/ip_len_int_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by s_sysclk_x2_in  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             s_sysclk_x2_in
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (s_sysclk_x2_in rise@0.000ns - s_sysclk_x2_in rise@0.000ns)
  Data Path Delay:        0.397ns  (logic 0.141ns (35.489%)  route 0.256ns (64.511%))
  Logic Levels:           0  
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.988ns
    Source Clock Delay      (SCD):    1.473ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_sysclk_x2_in rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000     0.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=22, routed)          0.551     1.464    Inst_system_clocks/sysclk_p
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.061     0.404 r  Inst_system_clocks/MMCME2_ADV_TX_PLL/CLKOUT1
                         net (fo=1, routed)           0.486     0.890    Inst_system_clocks/s_sysclk_x2_in
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.916 r  Inst_system_clocks/BUFG_SYS_CLK_x2/O
                         net (fo=3059, routed)        0.558     1.473    ipbus/udp_if/tx_byte_sum/mac_clk
    SLICE_X36Y87         FDRE                                         r  ipbus/udp_if/tx_byte_sum/hi_byte_int_reg[4]__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y87         FDRE (Prop_fdre_C_Q)         0.141     1.614 r  ipbus/udp_if/tx_byte_sum/hi_byte_int_reg[4]__0/Q
                         net (fo=8, routed)           0.256     1.871    ipbus/udp_if/tx_main/outbyte[4]
    SLICE_X34Y90         FDRE                                         r  ipbus/udp_if/tx_main/ip_len_int_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock s_sysclk_x2_in rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000     0.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=22, routed)          0.819     1.977    Inst_system_clocks/sysclk_p
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.375     0.602 r  Inst_system_clocks/MMCME2_ADV_TX_PLL/CLKOUT1
                         net (fo=1, routed)           0.530     1.131    Inst_system_clocks/s_sysclk_x2_in
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.160 r  Inst_system_clocks/BUFG_SYS_CLK_x2/O
                         net (fo=3059, routed)        0.827     1.988    ipbus/udp_if/tx_main/mac_clk
    SLICE_X34Y90         FDRE                                         r  ipbus/udp_if/tx_main/ip_len_int_reg[12]/C
                         clock pessimism             -0.250     1.738    
    SLICE_X34Y90         FDRE (Hold_fdre_C_D)         0.076     1.814    ipbus/udp_if/tx_main/ip_len_int_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.814    
                         arrival time                           1.871    
  -------------------------------------------------------------------
                         slack                                  0.057    

Slack (MET) :             0.060ns  (arrival time - required time)
  Source:                 ipbus/udp_if/RARP_block/data_buffer_reg[302]/C
                            (rising edge-triggered cell FDRE clocked by s_sysclk_x2_in  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ipbus/udp_if/RARP_block/data_buffer_reg[310]/D
                            (rising edge-triggered cell FDRE clocked by s_sysclk_x2_in  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             s_sysclk_x2_in
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (s_sysclk_x2_in rise@0.000ns - s_sysclk_x2_in rise@0.000ns)
  Data Path Delay:        0.455ns  (logic 0.230ns (50.602%)  route 0.225ns (49.398%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.990ns
    Source Clock Delay      (SCD):    1.476ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_sysclk_x2_in rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000     0.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=22, routed)          0.551     1.464    Inst_system_clocks/sysclk_p
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.061     0.404 r  Inst_system_clocks/MMCME2_ADV_TX_PLL/CLKOUT1
                         net (fo=1, routed)           0.486     0.890    Inst_system_clocks/s_sysclk_x2_in
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.916 r  Inst_system_clocks/BUFG_SYS_CLK_x2/O
                         net (fo=3059, routed)        0.561     1.476    ipbus/udp_if/RARP_block/mac_clk
    SLICE_X37Y96         FDRE                                         r  ipbus/udp_if/RARP_block/data_buffer_reg[302]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y96         FDRE (Prop_fdre_C_Q)         0.128     1.604 r  ipbus/udp_if/RARP_block/data_buffer_reg[302]/Q
                         net (fo=1, routed)           0.225     1.829    ipbus/udp_if/RARP_block/data_buffer[302]
    SLICE_X34Y97         LUT3 (Prop_lut3_I2_O)        0.102     1.931 r  ipbus/udp_if/RARP_block/data_buffer[310]_i_1/O
                         net (fo=1, routed)           0.000     1.931    ipbus/udp_if/RARP_block/data_buffer0_out[302]
    SLICE_X34Y97         FDRE                                         r  ipbus/udp_if/RARP_block/data_buffer_reg[310]/D
  -------------------------------------------------------------------    -------------------

                         (clock s_sysclk_x2_in rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000     0.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=22, routed)          0.819     1.977    Inst_system_clocks/sysclk_p
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.375     0.602 r  Inst_system_clocks/MMCME2_ADV_TX_PLL/CLKOUT1
                         net (fo=1, routed)           0.530     1.131    Inst_system_clocks/s_sysclk_x2_in
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.160 r  Inst_system_clocks/BUFG_SYS_CLK_x2/O
                         net (fo=3059, routed)        0.829     1.990    ipbus/udp_if/RARP_block/mac_clk
    SLICE_X34Y97         FDRE                                         r  ipbus/udp_if/RARP_block/data_buffer_reg[310]/C
                         clock pessimism             -0.250     1.740    
    SLICE_X34Y97         FDRE (Hold_fdre_C_D)         0.131     1.871    ipbus/udp_if/RARP_block/data_buffer_reg[310]
  -------------------------------------------------------------------
                         required time                         -1.871    
                         arrival time                           1.931    
  -------------------------------------------------------------------
                         slack                                  0.060    

Slack (MET) :             0.062ns  (arrival time - required time)
  Source:                 ipbus/udp_if/status_buffer/ipbus_out_reg[93]/C
                            (rising edge-triggered cell FDRE clocked by s_sysclk_x2_in  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ipbus/udp_if/status_buffer/ipbus_out_reg[125]/D
                            (rising edge-triggered cell FDRE clocked by s_sysclk_x2_in  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             s_sysclk_x2_in
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (s_sysclk_x2_in rise@0.000ns - s_sysclk_x2_in rise@0.000ns)
  Data Path Delay:        0.324ns  (logic 0.148ns (45.693%)  route 0.176ns (54.307%))
  Logic Levels:           0  
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.978ns
    Source Clock Delay      (SCD):    1.465ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_sysclk_x2_in rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000     0.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=22, routed)          0.551     1.464    Inst_system_clocks/sysclk_p
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.061     0.404 r  Inst_system_clocks/MMCME2_ADV_TX_PLL/CLKOUT1
                         net (fo=1, routed)           0.486     0.890    Inst_system_clocks/s_sysclk_x2_in
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.916 r  Inst_system_clocks/BUFG_SYS_CLK_x2/O
                         net (fo=3059, routed)        0.550     1.465    ipbus/udp_if/status_buffer/mac_clk
    SLICE_X34Y78         FDRE                                         r  ipbus/udp_if/status_buffer/ipbus_out_reg[93]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y78         FDRE (Prop_fdre_C_Q)         0.148     1.613 r  ipbus/udp_if/status_buffer/ipbus_out_reg[93]/Q
                         net (fo=2, routed)           0.176     1.789    ipbus/udp_if/status_buffer/ipbus_out[93]
    SLICE_X38Y78         FDRE                                         r  ipbus/udp_if/status_buffer/ipbus_out_reg[125]/D
  -------------------------------------------------------------------    -------------------

                         (clock s_sysclk_x2_in rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000     0.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=22, routed)          0.819     1.977    Inst_system_clocks/sysclk_p
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.375     0.602 r  Inst_system_clocks/MMCME2_ADV_TX_PLL/CLKOUT1
                         net (fo=1, routed)           0.530     1.131    Inst_system_clocks/s_sysclk_x2_in
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.160 r  Inst_system_clocks/BUFG_SYS_CLK_x2/O
                         net (fo=3059, routed)        0.817     1.978    ipbus/udp_if/status_buffer/mac_clk
    SLICE_X38Y78         FDRE                                         r  ipbus/udp_if/status_buffer/ipbus_out_reg[125]/C
                         clock pessimism             -0.250     1.728    
    SLICE_X38Y78         FDRE (Hold_fdre_C_D)        -0.001     1.727    ipbus/udp_if/status_buffer/ipbus_out_reg[125]
  -------------------------------------------------------------------
                         required time                         -1.727    
                         arrival time                           1.789    
  -------------------------------------------------------------------
                         slack                                  0.062    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         s_sysclk_x2_in
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { Inst_system_clocks/MMCME2_ADV_TX_PLL/CLKOUT1 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         8.000       5.424      RAMB36_X0Y14     eth_mac_block_1/user_side_FIFO/rx_fifo_i/rx_ramgen_i/mem_reg/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         8.000       5.424      RAMB36_X0Y15     eth_mac_block_1/user_side_FIFO/tx_fifo_i/tx_ramgen_i/mem_reg/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         8.000       5.424      RAMB36_X1Y18     ipbus/udp_if/internal_ram/ram_reg/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         8.000       5.424      RAMB36_X1Y18     ipbus/udp_if/internal_ram/ram_reg/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         8.000       5.424      RAMB36_X1Y15     ipbus/udp_if/ipbus_rx_ram/ram1_reg_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         8.000       5.424      RAMB36_X2Y14     ipbus/udp_if/ipbus_rx_ram/ram1_reg_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         8.000       5.424      RAMB36_X1Y12     ipbus/udp_if/ipbus_rx_ram/ram2_reg_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         8.000       5.424      RAMB36_X1Y13     ipbus/udp_if/ipbus_rx_ram/ram2_reg_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         8.000       5.424      RAMB36_X2Y12     ipbus/udp_if/ipbus_rx_ram/ram3_reg_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         8.000       5.424      RAMB36_X2Y13     ipbus/udp_if/ipbus_rx_ram/ram3_reg_1/CLKARDCLK
Max Period        n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       8.000       205.360    MMCME2_ADV_X1Y0  Inst_system_clocks/MMCME2_ADV_TX_PLL/CLKOUT1
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         4.000       3.020      SLICE_X6Y79      ipbus/udp_if/rx_packet_parser/pkt_mask_reg[15]_srl2____pkt_mask_reg_s_8/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         4.000       3.020      SLICE_X6Y79      ipbus/udp_if/rx_packet_parser/pkt_mask_reg[17]__3_srl6____pkt_mask_reg_s_12/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         4.000       3.020      SLICE_X6Y79      ipbus/udp_if/rx_packet_parser/pkt_mask_reg[19]_srl2___pkt_mask_reg_r_0/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         4.000       3.020      SLICE_X6Y79      ipbus/udp_if/rx_packet_parser/pkt_mask_reg[25]_srl4____pkt_mask_reg_s_10/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         4.000       3.020      SLICE_X6Y81      ipbus/udp_if/rx_packet_parser/pkt_mask_reg[27]__3_srl8___pkt_mask_reg_r_6/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         4.000       3.020      SLICE_X6Y81      ipbus/udp_if/rx_packet_parser/pkt_mask_reg[31]_srl4___pkt_mask_reg_r_2/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         4.000       3.020      SLICE_X6Y81      ipbus/udp_if/rx_packet_parser/pkt_mask_reg[35]__3_srl10____pkt_mask_reg_s_16/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         4.000       3.020      SLICE_X6Y81      ipbus/udp_if/rx_packet_parser/pkt_mask_reg[39]__0_srl10____pkt_mask_reg_s_16/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         4.000       3.020      SLICE_X8Y88      ipbus/udp_if/rx_packet_parser/pkt_data_reg[51]__0_srl3___pkt_data_reg_r_52/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         4.000       3.020      SLICE_X8Y88      ipbus/udp_if/rx_packet_parser/pkt_data_reg[51]__0_srl3___pkt_data_reg_r_52/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         4.000       3.020      SLICE_X10Y83     ipbus/udp_if/rx_packet_parser/pkt_mask_reg[13]__4_srl8____pkt_mask_reg_s_14/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         4.000       3.020      SLICE_X6Y79      ipbus/udp_if/rx_packet_parser/pkt_mask_reg[15]_srl2____pkt_mask_reg_s_8/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         4.000       3.020      SLICE_X6Y79      ipbus/udp_if/rx_packet_parser/pkt_mask_reg[17]__3_srl6____pkt_mask_reg_s_12/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         4.000       3.020      SLICE_X6Y79      ipbus/udp_if/rx_packet_parser/pkt_mask_reg[19]_srl2___pkt_mask_reg_r_0/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         4.000       3.020      SLICE_X10Y83     ipbus/udp_if/rx_packet_parser/pkt_mask_reg[23]__4_srl8___pkt_mask_reg_r_6/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         4.000       3.020      SLICE_X6Y79      ipbus/udp_if/rx_packet_parser/pkt_mask_reg[25]_srl4____pkt_mask_reg_s_10/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         4.000       3.020      SLICE_X6Y81      ipbus/udp_if/rx_packet_parser/pkt_mask_reg[27]__3_srl8___pkt_mask_reg_r_6/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         4.000       3.020      SLICE_X6Y81      ipbus/udp_if/rx_packet_parser/pkt_mask_reg[31]_srl4___pkt_mask_reg_r_2/CLK
High Pulse Width  Fast    SRLC32E/CLK         n/a            0.980         4.000       3.020      SLICE_X10Y84     ipbus/udp_if/rx_packet_parser/pkt_mask_reg[33]__0_srl21____pkt_mask_reg_s_27/CLK
High Pulse Width  Fast    SRLC32E/CLK         n/a            0.980         4.000       3.020      SLICE_X10Y84     ipbus/udp_if/rx_packet_parser/pkt_mask_reg[35]__0_srl21____pkt_mask_reg_s_27/CLK



---------------------------------------------------------------------------------------------------
From Clock:  s_sysclk_x4_in
  To Clock:  s_sysclk_x4_in

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        1.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         s_sysclk_x4_in
Waveform(ns):       { 0.000 2.000 }
Period(ns):         4.000
Sources:            { Inst_system_clocks/MMCME2_ADV_TX_PLL/CLKOUT2 }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I              n/a            2.155         4.000       1.845      BUFGCTRL_X0Y5    Inst_system_clocks/BUFG_SYS_CLK_x4/I
Min Period  n/a     MMCME2_ADV/CLKOUT2  n/a            1.249         4.000       2.751      MMCME2_ADV_X1Y0  Inst_system_clocks/MMCME2_ADV_TX_PLL/CLKOUT2
Max Period  n/a     MMCME2_ADV/CLKOUT2  n/a            213.360       4.000       209.360    MMCME2_ADV_X1Y0  Inst_system_clocks/MMCME2_ADV_TX_PLL/CLKOUT2



---------------------------------------------------------------------------------------------------
From Clock:  mii_rx_clk_i
  To Clock:  clk_rx

Setup :            0  Failing Endpoints,  Worst Slack       33.704ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.034ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             33.704ns  (required time - arrival time)
  Source:                 eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rxgen/DELAY_RX_DV2/CLK
                            (rising edge-triggered cell SRL16E clocked by mii_rx_clk_i  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rxgen/RX_SM/END_EXT_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_rx  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_rx
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_rx rise@40.000ns - mii_rx_clk_i rise@0.000ns)
  Data Path Delay:        6.168ns  (logic 2.344ns (38.003%)  route 3.824ns (61.997%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.062ns = ( 43.062 - 40.000 ) 
    Source Clock Delay      (SCD):    3.237ns
    Clock Pessimism Removal (CPR):    0.149ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mii_rx_clk_i rise edge)
                                                      0.000     0.000 r  
    F15                                               0.000     0.000 r  mii_rx_clk_i (IN)
                         net (fo=0)                   0.000     0.000    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk
    F15                  IBUF (Prop_ibuf_I_O)         1.482     1.482 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk_ibuf_i/O
                         net (fo=1, routed)           0.500     1.982    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk_ibuf
    BUFR_X0Y4            BUFR (Prop_bufr_I_O)         0.511     2.493 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/bufr_mii_rx_clk/O
                         net (fo=565, routed)         0.744     3.237    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rxgen/rx_axi_clk
    SLICE_X2Y63          SRL16E                                       r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rxgen/DELAY_RX_DV2/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y63          SRL16E (Prop_srl16e_CLK_Q)
                                                      1.612     4.849 f  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rxgen/DELAY_RX_DV2/Q
                         net (fo=4, routed)           0.808     5.657    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rxgen/RX_SM/RX_DV_REG5
    SLICE_X2Y65          LUT2 (Prop_lut2_I0_O)        0.153     5.810 f  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rxgen/RX_SM/IFG_FLAG_i_3/O
                         net (fo=1, routed)           0.810     6.620    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rxgen/RX_SM/IFG_FLAG_i_3_n_0
    SLICE_X3Y63          LUT6 (Prop_lut6_I5_O)        0.331     6.951 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rxgen/RX_SM/IFG_FLAG_i_2/O
                         net (fo=3, routed)           0.599     7.551    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rxgen/RX_SM/RXD_REG5_reg[5]
    SLICE_X4Y63          LUT4 (Prop_lut4_I0_O)        0.124     7.675 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rxgen/RX_SM/FALSE_CARR_FLAG_i_1/O
                         net (fo=2, routed)           1.094     8.769    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rxgen/RX_SM/PRE_FALSE_CARR_FLAG
    SLICE_X2Y65          LUT5 (Prop_lut5_I0_O)        0.124     8.893 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rxgen/RX_SM/END_EXT_i_1/O
                         net (fo=1, routed)           0.512     9.405    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rxgen/RX_SM/END_EXT0
    SLICE_X1Y65          FDRE                                         r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rxgen/RX_SM/END_EXT_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_rx rise edge)    40.000    40.000 r  
    F15                                               0.000    40.000 r  mii_rx_clk_i (IN)
                         net (fo=0)                   0.000    40.000    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk
    F15                  IBUF (Prop_ibuf_I_O)         1.412    41.412 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk_ibuf_i/O
                         net (fo=1, routed)           0.459    41.871    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk_ibuf
    BUFR_X0Y4            BUFR (Prop_bufr_I_O)         0.486    42.356 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/bufr_mii_rx_clk/O
                         net (fo=565, routed)         0.706    43.062    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rxgen/RX_SM/rx_axi_clk
    SLICE_X1Y65          FDRE                                         r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rxgen/RX_SM/END_EXT_reg/C
                         clock pessimism              0.149    43.211    
                         clock uncertainty           -0.035    43.176    
    SLICE_X1Y65          FDRE (Setup_fdre_C_D)       -0.067    43.109    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rxgen/RX_SM/END_EXT_reg
  -------------------------------------------------------------------
                         required time                         43.109    
                         arrival time                          -9.405    
  -------------------------------------------------------------------
                         slack                                 33.704    

Slack (MET) :             34.656ns  (required time - arrival time)
  Source:                 eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rxgen/DELAY_RX_DV2/CLK
                            (rising edge-triggered cell SRL16E clocked by mii_rx_clk_i  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rxgen/RX_SM/END_FRAME_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_rx  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_rx
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_rx rise@40.000ns - mii_rx_clk_i rise@0.000ns)
  Data Path Delay:        5.243ns  (logic 2.344ns (44.710%)  route 2.899ns (55.290%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.062ns = ( 43.062 - 40.000 ) 
    Source Clock Delay      (SCD):    3.237ns
    Clock Pessimism Removal (CPR):    0.149ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mii_rx_clk_i rise edge)
                                                      0.000     0.000 r  
    F15                                               0.000     0.000 r  mii_rx_clk_i (IN)
                         net (fo=0)                   0.000     0.000    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk
    F15                  IBUF (Prop_ibuf_I_O)         1.482     1.482 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk_ibuf_i/O
                         net (fo=1, routed)           0.500     1.982    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk_ibuf
    BUFR_X0Y4            BUFR (Prop_bufr_I_O)         0.511     2.493 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/bufr_mii_rx_clk/O
                         net (fo=565, routed)         0.744     3.237    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rxgen/rx_axi_clk
    SLICE_X2Y63          SRL16E                                       r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rxgen/DELAY_RX_DV2/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y63          SRL16E (Prop_srl16e_CLK_Q)
                                                      1.612     4.849 f  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rxgen/DELAY_RX_DV2/Q
                         net (fo=4, routed)           0.808     5.657    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rxgen/RX_SM/RX_DV_REG5
    SLICE_X2Y65          LUT2 (Prop_lut2_I0_O)        0.153     5.810 f  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rxgen/RX_SM/IFG_FLAG_i_3/O
                         net (fo=1, routed)           0.810     6.620    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rxgen/RX_SM/IFG_FLAG_i_3_n_0
    SLICE_X3Y63          LUT6 (Prop_lut6_I5_O)        0.331     6.951 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rxgen/RX_SM/IFG_FLAG_i_2/O
                         net (fo=3, routed)           0.328     7.279    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rxgen/RX_SM/RXD_REG5_reg[5]
    SLICE_X4Y63          LUT6 (Prop_lut6_I5_O)        0.124     7.403 f  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rxgen/RX_SM/END_FRAME_i_2/O
                         net (fo=1, routed)           0.570     7.974    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rxgen/RX_SM/END_FRAME_i_2_n_0
    SLICE_X4Y65          LUT4 (Prop_lut4_I0_O)        0.124     8.098 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rxgen/RX_SM/END_FRAME_i_1/O
                         net (fo=1, routed)           0.382     8.480    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rxgen/RX_SM/END_FRAME_i_1_n_0
    SLICE_X4Y65          FDRE                                         r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rxgen/RX_SM/END_FRAME_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_rx rise edge)    40.000    40.000 r  
    F15                                               0.000    40.000 r  mii_rx_clk_i (IN)
                         net (fo=0)                   0.000    40.000    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk
    F15                  IBUF (Prop_ibuf_I_O)         1.412    41.412 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk_ibuf_i/O
                         net (fo=1, routed)           0.459    41.871    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk_ibuf
    BUFR_X0Y4            BUFR (Prop_bufr_I_O)         0.486    42.356 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/bufr_mii_rx_clk/O
                         net (fo=565, routed)         0.706    43.062    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rxgen/RX_SM/rx_axi_clk
    SLICE_X4Y65          FDRE                                         r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rxgen/RX_SM/END_FRAME_reg/C
                         clock pessimism              0.149    43.211    
                         clock uncertainty           -0.035    43.176    
    SLICE_X4Y65          FDRE (Setup_fdre_C_D)       -0.040    43.136    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rxgen/RX_SM/END_FRAME_reg
  -------------------------------------------------------------------
                         required time                         43.136    
                         arrival time                          -8.480    
  -------------------------------------------------------------------
                         slack                                 34.656    

Slack (MET) :             34.677ns  (required time - arrival time)
  Source:                 eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/rx_enable_int_reg/C
                            (rising edge-triggered cell FDRE clocked by mii_rx_clk_i  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rxgen/FRAME_DECODER/LENGTH_TYPE_reg[0]/S
                            (rising edge-triggered cell FDSE clocked by clk_rx  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_rx
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_rx rise@40.000ns - mii_rx_clk_i rise@0.000ns)
  Data Path Delay:        4.734ns  (logic 0.642ns (13.560%)  route 4.092ns (86.440%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.057ns = ( 43.057 - 40.000 ) 
    Source Clock Delay      (SCD):    3.235ns
    Clock Pessimism Removal (CPR):    0.149ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mii_rx_clk_i rise edge)
                                                      0.000     0.000 r  
    F15                                               0.000     0.000 r  mii_rx_clk_i (IN)
                         net (fo=0)                   0.000     0.000    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk
    F15                  IBUF (Prop_ibuf_I_O)         1.482     1.482 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk_ibuf_i/O
                         net (fo=1, routed)           0.500     1.982    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk_ibuf
    BUFR_X0Y4            BUFR (Prop_bufr_I_O)         0.511     2.493 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/bufr_mii_rx_clk/O
                         net (fo=565, routed)         0.742     3.235    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/rx_mac_aclk
    SLICE_X2Y65          FDRE                                         r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/rx_enable_int_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y65          FDRE (Prop_fdre_C_Q)         0.518     3.753 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/rx_enable_int_reg/Q
                         net (fo=239, routed)         2.608     6.361    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rxgen/RX_SM/rx_enable
    SLICE_X2Y67          LUT4 (Prop_lut4_I1_O)        0.124     6.485 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rxgen/RX_SM/LENGTH_TYPE[7]_i_1/O
                         net (fo=26, routed)          1.485     7.970    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rxgen/FRAME_DECODER/FRAME_COUNTER_reg[14]_0
    SLICE_X6Y69          FDSE                                         r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rxgen/FRAME_DECODER/LENGTH_TYPE_reg[0]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_rx rise edge)    40.000    40.000 r  
    F15                                               0.000    40.000 r  mii_rx_clk_i (IN)
                         net (fo=0)                   0.000    40.000    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk
    F15                  IBUF (Prop_ibuf_I_O)         1.412    41.412 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk_ibuf_i/O
                         net (fo=1, routed)           0.459    41.871    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk_ibuf
    BUFR_X0Y4            BUFR (Prop_bufr_I_O)         0.486    42.356 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/bufr_mii_rx_clk/O
                         net (fo=565, routed)         0.701    43.057    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rxgen/FRAME_DECODER/rx_axi_clk
    SLICE_X6Y69          FDSE                                         r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rxgen/FRAME_DECODER/LENGTH_TYPE_reg[0]/C
                         clock pessimism              0.149    43.206    
                         clock uncertainty           -0.035    43.171    
    SLICE_X6Y69          FDSE (Setup_fdse_C_S)       -0.524    42.647    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rxgen/FRAME_DECODER/LENGTH_TYPE_reg[0]
  -------------------------------------------------------------------
                         required time                         42.647    
                         arrival time                          -7.970    
  -------------------------------------------------------------------
                         slack                                 34.677    

Slack (MET) :             34.677ns  (required time - arrival time)
  Source:                 eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/rx_enable_int_reg/C
                            (rising edge-triggered cell FDRE clocked by mii_rx_clk_i  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rxgen/FRAME_DECODER/LENGTH_TYPE_reg[1]/S
                            (rising edge-triggered cell FDSE clocked by clk_rx  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_rx
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_rx rise@40.000ns - mii_rx_clk_i rise@0.000ns)
  Data Path Delay:        4.734ns  (logic 0.642ns (13.560%)  route 4.092ns (86.440%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.057ns = ( 43.057 - 40.000 ) 
    Source Clock Delay      (SCD):    3.235ns
    Clock Pessimism Removal (CPR):    0.149ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mii_rx_clk_i rise edge)
                                                      0.000     0.000 r  
    F15                                               0.000     0.000 r  mii_rx_clk_i (IN)
                         net (fo=0)                   0.000     0.000    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk
    F15                  IBUF (Prop_ibuf_I_O)         1.482     1.482 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk_ibuf_i/O
                         net (fo=1, routed)           0.500     1.982    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk_ibuf
    BUFR_X0Y4            BUFR (Prop_bufr_I_O)         0.511     2.493 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/bufr_mii_rx_clk/O
                         net (fo=565, routed)         0.742     3.235    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/rx_mac_aclk
    SLICE_X2Y65          FDRE                                         r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/rx_enable_int_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y65          FDRE (Prop_fdre_C_Q)         0.518     3.753 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/rx_enable_int_reg/Q
                         net (fo=239, routed)         2.608     6.361    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rxgen/RX_SM/rx_enable
    SLICE_X2Y67          LUT4 (Prop_lut4_I1_O)        0.124     6.485 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rxgen/RX_SM/LENGTH_TYPE[7]_i_1/O
                         net (fo=26, routed)          1.485     7.970    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rxgen/FRAME_DECODER/FRAME_COUNTER_reg[14]_0
    SLICE_X6Y69          FDSE                                         r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rxgen/FRAME_DECODER/LENGTH_TYPE_reg[1]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_rx rise edge)    40.000    40.000 r  
    F15                                               0.000    40.000 r  mii_rx_clk_i (IN)
                         net (fo=0)                   0.000    40.000    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk
    F15                  IBUF (Prop_ibuf_I_O)         1.412    41.412 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk_ibuf_i/O
                         net (fo=1, routed)           0.459    41.871    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk_ibuf
    BUFR_X0Y4            BUFR (Prop_bufr_I_O)         0.486    42.356 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/bufr_mii_rx_clk/O
                         net (fo=565, routed)         0.701    43.057    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rxgen/FRAME_DECODER/rx_axi_clk
    SLICE_X6Y69          FDSE                                         r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rxgen/FRAME_DECODER/LENGTH_TYPE_reg[1]/C
                         clock pessimism              0.149    43.206    
                         clock uncertainty           -0.035    43.171    
    SLICE_X6Y69          FDSE (Setup_fdse_C_S)       -0.524    42.647    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rxgen/FRAME_DECODER/LENGTH_TYPE_reg[1]
  -------------------------------------------------------------------
                         required time                         42.647    
                         arrival time                          -7.970    
  -------------------------------------------------------------------
                         slack                                 34.677    

Slack (MET) :             34.677ns  (required time - arrival time)
  Source:                 eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/rx_enable_int_reg/C
                            (rising edge-triggered cell FDRE clocked by mii_rx_clk_i  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rxgen/FRAME_DECODER/LENGTH_TYPE_reg[2]/S
                            (rising edge-triggered cell FDSE clocked by clk_rx  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_rx
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_rx rise@40.000ns - mii_rx_clk_i rise@0.000ns)
  Data Path Delay:        4.734ns  (logic 0.642ns (13.560%)  route 4.092ns (86.440%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.057ns = ( 43.057 - 40.000 ) 
    Source Clock Delay      (SCD):    3.235ns
    Clock Pessimism Removal (CPR):    0.149ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mii_rx_clk_i rise edge)
                                                      0.000     0.000 r  
    F15                                               0.000     0.000 r  mii_rx_clk_i (IN)
                         net (fo=0)                   0.000     0.000    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk
    F15                  IBUF (Prop_ibuf_I_O)         1.482     1.482 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk_ibuf_i/O
                         net (fo=1, routed)           0.500     1.982    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk_ibuf
    BUFR_X0Y4            BUFR (Prop_bufr_I_O)         0.511     2.493 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/bufr_mii_rx_clk/O
                         net (fo=565, routed)         0.742     3.235    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/rx_mac_aclk
    SLICE_X2Y65          FDRE                                         r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/rx_enable_int_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y65          FDRE (Prop_fdre_C_Q)         0.518     3.753 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/rx_enable_int_reg/Q
                         net (fo=239, routed)         2.608     6.361    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rxgen/RX_SM/rx_enable
    SLICE_X2Y67          LUT4 (Prop_lut4_I1_O)        0.124     6.485 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rxgen/RX_SM/LENGTH_TYPE[7]_i_1/O
                         net (fo=26, routed)          1.485     7.970    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rxgen/FRAME_DECODER/FRAME_COUNTER_reg[14]_0
    SLICE_X6Y69          FDSE                                         r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rxgen/FRAME_DECODER/LENGTH_TYPE_reg[2]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_rx rise edge)    40.000    40.000 r  
    F15                                               0.000    40.000 r  mii_rx_clk_i (IN)
                         net (fo=0)                   0.000    40.000    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk
    F15                  IBUF (Prop_ibuf_I_O)         1.412    41.412 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk_ibuf_i/O
                         net (fo=1, routed)           0.459    41.871    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk_ibuf
    BUFR_X0Y4            BUFR (Prop_bufr_I_O)         0.486    42.356 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/bufr_mii_rx_clk/O
                         net (fo=565, routed)         0.701    43.057    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rxgen/FRAME_DECODER/rx_axi_clk
    SLICE_X6Y69          FDSE                                         r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rxgen/FRAME_DECODER/LENGTH_TYPE_reg[2]/C
                         clock pessimism              0.149    43.206    
                         clock uncertainty           -0.035    43.171    
    SLICE_X6Y69          FDSE (Setup_fdse_C_S)       -0.524    42.647    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rxgen/FRAME_DECODER/LENGTH_TYPE_reg[2]
  -------------------------------------------------------------------
                         required time                         42.647    
                         arrival time                          -7.970    
  -------------------------------------------------------------------
                         slack                                 34.677    

Slack (MET) :             34.677ns  (required time - arrival time)
  Source:                 eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/rx_enable_int_reg/C
                            (rising edge-triggered cell FDRE clocked by mii_rx_clk_i  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rxgen/FRAME_DECODER/LENGTH_TYPE_reg[3]/S
                            (rising edge-triggered cell FDSE clocked by clk_rx  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_rx
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_rx rise@40.000ns - mii_rx_clk_i rise@0.000ns)
  Data Path Delay:        4.734ns  (logic 0.642ns (13.560%)  route 4.092ns (86.440%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.057ns = ( 43.057 - 40.000 ) 
    Source Clock Delay      (SCD):    3.235ns
    Clock Pessimism Removal (CPR):    0.149ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mii_rx_clk_i rise edge)
                                                      0.000     0.000 r  
    F15                                               0.000     0.000 r  mii_rx_clk_i (IN)
                         net (fo=0)                   0.000     0.000    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk
    F15                  IBUF (Prop_ibuf_I_O)         1.482     1.482 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk_ibuf_i/O
                         net (fo=1, routed)           0.500     1.982    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk_ibuf
    BUFR_X0Y4            BUFR (Prop_bufr_I_O)         0.511     2.493 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/bufr_mii_rx_clk/O
                         net (fo=565, routed)         0.742     3.235    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/rx_mac_aclk
    SLICE_X2Y65          FDRE                                         r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/rx_enable_int_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y65          FDRE (Prop_fdre_C_Q)         0.518     3.753 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/rx_enable_int_reg/Q
                         net (fo=239, routed)         2.608     6.361    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rxgen/RX_SM/rx_enable
    SLICE_X2Y67          LUT4 (Prop_lut4_I1_O)        0.124     6.485 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rxgen/RX_SM/LENGTH_TYPE[7]_i_1/O
                         net (fo=26, routed)          1.485     7.970    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rxgen/FRAME_DECODER/FRAME_COUNTER_reg[14]_0
    SLICE_X6Y69          FDSE                                         r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rxgen/FRAME_DECODER/LENGTH_TYPE_reg[3]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_rx rise edge)    40.000    40.000 r  
    F15                                               0.000    40.000 r  mii_rx_clk_i (IN)
                         net (fo=0)                   0.000    40.000    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk
    F15                  IBUF (Prop_ibuf_I_O)         1.412    41.412 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk_ibuf_i/O
                         net (fo=1, routed)           0.459    41.871    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk_ibuf
    BUFR_X0Y4            BUFR (Prop_bufr_I_O)         0.486    42.356 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/bufr_mii_rx_clk/O
                         net (fo=565, routed)         0.701    43.057    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rxgen/FRAME_DECODER/rx_axi_clk
    SLICE_X6Y69          FDSE                                         r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rxgen/FRAME_DECODER/LENGTH_TYPE_reg[3]/C
                         clock pessimism              0.149    43.206    
                         clock uncertainty           -0.035    43.171    
    SLICE_X6Y69          FDSE (Setup_fdse_C_S)       -0.524    42.647    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rxgen/FRAME_DECODER/LENGTH_TYPE_reg[3]
  -------------------------------------------------------------------
                         required time                         42.647    
                         arrival time                          -7.970    
  -------------------------------------------------------------------
                         slack                                 34.677    

Slack (MET) :             34.677ns  (required time - arrival time)
  Source:                 eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/rx_enable_int_reg/C
                            (rising edge-triggered cell FDRE clocked by mii_rx_clk_i  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rxgen/FRAME_DECODER/LENGTH_TYPE_reg[4]/S
                            (rising edge-triggered cell FDSE clocked by clk_rx  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_rx
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_rx rise@40.000ns - mii_rx_clk_i rise@0.000ns)
  Data Path Delay:        4.734ns  (logic 0.642ns (13.560%)  route 4.092ns (86.440%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.057ns = ( 43.057 - 40.000 ) 
    Source Clock Delay      (SCD):    3.235ns
    Clock Pessimism Removal (CPR):    0.149ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mii_rx_clk_i rise edge)
                                                      0.000     0.000 r  
    F15                                               0.000     0.000 r  mii_rx_clk_i (IN)
                         net (fo=0)                   0.000     0.000    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk
    F15                  IBUF (Prop_ibuf_I_O)         1.482     1.482 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk_ibuf_i/O
                         net (fo=1, routed)           0.500     1.982    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk_ibuf
    BUFR_X0Y4            BUFR (Prop_bufr_I_O)         0.511     2.493 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/bufr_mii_rx_clk/O
                         net (fo=565, routed)         0.742     3.235    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/rx_mac_aclk
    SLICE_X2Y65          FDRE                                         r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/rx_enable_int_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y65          FDRE (Prop_fdre_C_Q)         0.518     3.753 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/rx_enable_int_reg/Q
                         net (fo=239, routed)         2.608     6.361    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rxgen/RX_SM/rx_enable
    SLICE_X2Y67          LUT4 (Prop_lut4_I1_O)        0.124     6.485 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rxgen/RX_SM/LENGTH_TYPE[7]_i_1/O
                         net (fo=26, routed)          1.485     7.970    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rxgen/FRAME_DECODER/FRAME_COUNTER_reg[14]_0
    SLICE_X6Y69          FDSE                                         r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rxgen/FRAME_DECODER/LENGTH_TYPE_reg[4]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_rx rise edge)    40.000    40.000 r  
    F15                                               0.000    40.000 r  mii_rx_clk_i (IN)
                         net (fo=0)                   0.000    40.000    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk
    F15                  IBUF (Prop_ibuf_I_O)         1.412    41.412 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk_ibuf_i/O
                         net (fo=1, routed)           0.459    41.871    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk_ibuf
    BUFR_X0Y4            BUFR (Prop_bufr_I_O)         0.486    42.356 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/bufr_mii_rx_clk/O
                         net (fo=565, routed)         0.701    43.057    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rxgen/FRAME_DECODER/rx_axi_clk
    SLICE_X6Y69          FDSE                                         r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rxgen/FRAME_DECODER/LENGTH_TYPE_reg[4]/C
                         clock pessimism              0.149    43.206    
                         clock uncertainty           -0.035    43.171    
    SLICE_X6Y69          FDSE (Setup_fdse_C_S)       -0.524    42.647    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rxgen/FRAME_DECODER/LENGTH_TYPE_reg[4]
  -------------------------------------------------------------------
                         required time                         42.647    
                         arrival time                          -7.970    
  -------------------------------------------------------------------
                         slack                                 34.677    

Slack (MET) :             34.677ns  (required time - arrival time)
  Source:                 eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/rx_enable_int_reg/C
                            (rising edge-triggered cell FDRE clocked by mii_rx_clk_i  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rxgen/FRAME_DECODER/LENGTH_TYPE_reg[5]/S
                            (rising edge-triggered cell FDSE clocked by clk_rx  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_rx
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_rx rise@40.000ns - mii_rx_clk_i rise@0.000ns)
  Data Path Delay:        4.734ns  (logic 0.642ns (13.560%)  route 4.092ns (86.440%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.057ns = ( 43.057 - 40.000 ) 
    Source Clock Delay      (SCD):    3.235ns
    Clock Pessimism Removal (CPR):    0.149ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mii_rx_clk_i rise edge)
                                                      0.000     0.000 r  
    F15                                               0.000     0.000 r  mii_rx_clk_i (IN)
                         net (fo=0)                   0.000     0.000    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk
    F15                  IBUF (Prop_ibuf_I_O)         1.482     1.482 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk_ibuf_i/O
                         net (fo=1, routed)           0.500     1.982    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk_ibuf
    BUFR_X0Y4            BUFR (Prop_bufr_I_O)         0.511     2.493 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/bufr_mii_rx_clk/O
                         net (fo=565, routed)         0.742     3.235    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/rx_mac_aclk
    SLICE_X2Y65          FDRE                                         r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/rx_enable_int_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y65          FDRE (Prop_fdre_C_Q)         0.518     3.753 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/rx_enable_int_reg/Q
                         net (fo=239, routed)         2.608     6.361    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rxgen/RX_SM/rx_enable
    SLICE_X2Y67          LUT4 (Prop_lut4_I1_O)        0.124     6.485 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rxgen/RX_SM/LENGTH_TYPE[7]_i_1/O
                         net (fo=26, routed)          1.485     7.970    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rxgen/FRAME_DECODER/FRAME_COUNTER_reg[14]_0
    SLICE_X6Y69          FDSE                                         r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rxgen/FRAME_DECODER/LENGTH_TYPE_reg[5]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_rx rise edge)    40.000    40.000 r  
    F15                                               0.000    40.000 r  mii_rx_clk_i (IN)
                         net (fo=0)                   0.000    40.000    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk
    F15                  IBUF (Prop_ibuf_I_O)         1.412    41.412 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk_ibuf_i/O
                         net (fo=1, routed)           0.459    41.871    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk_ibuf
    BUFR_X0Y4            BUFR (Prop_bufr_I_O)         0.486    42.356 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/bufr_mii_rx_clk/O
                         net (fo=565, routed)         0.701    43.057    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rxgen/FRAME_DECODER/rx_axi_clk
    SLICE_X6Y69          FDSE                                         r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rxgen/FRAME_DECODER/LENGTH_TYPE_reg[5]/C
                         clock pessimism              0.149    43.206    
                         clock uncertainty           -0.035    43.171    
    SLICE_X6Y69          FDSE (Setup_fdse_C_S)       -0.524    42.647    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rxgen/FRAME_DECODER/LENGTH_TYPE_reg[5]
  -------------------------------------------------------------------
                         required time                         42.647    
                         arrival time                          -7.970    
  -------------------------------------------------------------------
                         slack                                 34.677    

Slack (MET) :             34.677ns  (required time - arrival time)
  Source:                 eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/rx_enable_int_reg/C
                            (rising edge-triggered cell FDRE clocked by mii_rx_clk_i  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rxgen/FRAME_DECODER/LENGTH_TYPE_reg[6]/S
                            (rising edge-triggered cell FDSE clocked by clk_rx  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_rx
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_rx rise@40.000ns - mii_rx_clk_i rise@0.000ns)
  Data Path Delay:        4.734ns  (logic 0.642ns (13.560%)  route 4.092ns (86.440%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.057ns = ( 43.057 - 40.000 ) 
    Source Clock Delay      (SCD):    3.235ns
    Clock Pessimism Removal (CPR):    0.149ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mii_rx_clk_i rise edge)
                                                      0.000     0.000 r  
    F15                                               0.000     0.000 r  mii_rx_clk_i (IN)
                         net (fo=0)                   0.000     0.000    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk
    F15                  IBUF (Prop_ibuf_I_O)         1.482     1.482 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk_ibuf_i/O
                         net (fo=1, routed)           0.500     1.982    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk_ibuf
    BUFR_X0Y4            BUFR (Prop_bufr_I_O)         0.511     2.493 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/bufr_mii_rx_clk/O
                         net (fo=565, routed)         0.742     3.235    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/rx_mac_aclk
    SLICE_X2Y65          FDRE                                         r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/rx_enable_int_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y65          FDRE (Prop_fdre_C_Q)         0.518     3.753 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/rx_enable_int_reg/Q
                         net (fo=239, routed)         2.608     6.361    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rxgen/RX_SM/rx_enable
    SLICE_X2Y67          LUT4 (Prop_lut4_I1_O)        0.124     6.485 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rxgen/RX_SM/LENGTH_TYPE[7]_i_1/O
                         net (fo=26, routed)          1.485     7.970    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rxgen/FRAME_DECODER/FRAME_COUNTER_reg[14]_0
    SLICE_X6Y69          FDSE                                         r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rxgen/FRAME_DECODER/LENGTH_TYPE_reg[6]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_rx rise edge)    40.000    40.000 r  
    F15                                               0.000    40.000 r  mii_rx_clk_i (IN)
                         net (fo=0)                   0.000    40.000    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk
    F15                  IBUF (Prop_ibuf_I_O)         1.412    41.412 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk_ibuf_i/O
                         net (fo=1, routed)           0.459    41.871    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk_ibuf
    BUFR_X0Y4            BUFR (Prop_bufr_I_O)         0.486    42.356 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/bufr_mii_rx_clk/O
                         net (fo=565, routed)         0.701    43.057    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rxgen/FRAME_DECODER/rx_axi_clk
    SLICE_X6Y69          FDSE                                         r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rxgen/FRAME_DECODER/LENGTH_TYPE_reg[6]/C
                         clock pessimism              0.149    43.206    
                         clock uncertainty           -0.035    43.171    
    SLICE_X6Y69          FDSE (Setup_fdse_C_S)       -0.524    42.647    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rxgen/FRAME_DECODER/LENGTH_TYPE_reg[6]
  -------------------------------------------------------------------
                         required time                         42.647    
                         arrival time                          -7.970    
  -------------------------------------------------------------------
                         slack                                 34.677    

Slack (MET) :             34.677ns  (required time - arrival time)
  Source:                 eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/rx_enable_int_reg/C
                            (rising edge-triggered cell FDRE clocked by mii_rx_clk_i  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rxgen/FRAME_DECODER/LENGTH_TYPE_reg[7]/S
                            (rising edge-triggered cell FDSE clocked by clk_rx  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_rx
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_rx rise@40.000ns - mii_rx_clk_i rise@0.000ns)
  Data Path Delay:        4.734ns  (logic 0.642ns (13.560%)  route 4.092ns (86.440%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.057ns = ( 43.057 - 40.000 ) 
    Source Clock Delay      (SCD):    3.235ns
    Clock Pessimism Removal (CPR):    0.149ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mii_rx_clk_i rise edge)
                                                      0.000     0.000 r  
    F15                                               0.000     0.000 r  mii_rx_clk_i (IN)
                         net (fo=0)                   0.000     0.000    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk
    F15                  IBUF (Prop_ibuf_I_O)         1.482     1.482 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk_ibuf_i/O
                         net (fo=1, routed)           0.500     1.982    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk_ibuf
    BUFR_X0Y4            BUFR (Prop_bufr_I_O)         0.511     2.493 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/bufr_mii_rx_clk/O
                         net (fo=565, routed)         0.742     3.235    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/rx_mac_aclk
    SLICE_X2Y65          FDRE                                         r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/rx_enable_int_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y65          FDRE (Prop_fdre_C_Q)         0.518     3.753 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/rx_enable_int_reg/Q
                         net (fo=239, routed)         2.608     6.361    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rxgen/RX_SM/rx_enable
    SLICE_X2Y67          LUT4 (Prop_lut4_I1_O)        0.124     6.485 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rxgen/RX_SM/LENGTH_TYPE[7]_i_1/O
                         net (fo=26, routed)          1.485     7.970    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rxgen/FRAME_DECODER/FRAME_COUNTER_reg[14]_0
    SLICE_X6Y69          FDSE                                         r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rxgen/FRAME_DECODER/LENGTH_TYPE_reg[7]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_rx rise edge)    40.000    40.000 r  
    F15                                               0.000    40.000 r  mii_rx_clk_i (IN)
                         net (fo=0)                   0.000    40.000    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk
    F15                  IBUF (Prop_ibuf_I_O)         1.412    41.412 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk_ibuf_i/O
                         net (fo=1, routed)           0.459    41.871    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk_ibuf
    BUFR_X0Y4            BUFR (Prop_bufr_I_O)         0.486    42.356 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/bufr_mii_rx_clk/O
                         net (fo=565, routed)         0.701    43.057    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rxgen/FRAME_DECODER/rx_axi_clk
    SLICE_X6Y69          FDSE                                         r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rxgen/FRAME_DECODER/LENGTH_TYPE_reg[7]/C
                         clock pessimism              0.149    43.206    
                         clock uncertainty           -0.035    43.171    
    SLICE_X6Y69          FDSE (Setup_fdse_C_S)       -0.524    42.647    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rxgen/FRAME_DECODER/LENGTH_TYPE_reg[7]
  -------------------------------------------------------------------
                         required time                         42.647    
                         arrival time                          -7.970    
  -------------------------------------------------------------------
                         slack                                 34.677    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.034ns  (arrival time - required time)
  Source:                 eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/load_count_pipe_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by mii_rx_clk_i  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/byte_wide_ram[4].header_field_dist_ram/DP/WADR2
                            (rising edge-triggered cell RAMD64E clocked by clk_rx  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_rx
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_rx rise@0.000ns - mii_rx_clk_i rise@0.000ns)
  Data Path Delay:        0.339ns  (logic 0.141ns (41.574%)  route 0.198ns (58.426%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.299ns
    Source Clock Delay      (SCD):    0.811ns
    Clock Pessimism Removal (CPR):    0.472ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mii_rx_clk_i rise edge)
                                                      0.000     0.000 r  
    F15                                               0.000     0.000 r  mii_rx_clk_i (IN)
                         net (fo=0)                   0.000     0.000    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk
    F15                  IBUF (Prop_ibuf_I_O)         0.250     0.250 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk_ibuf_i/O
                         net (fo=1, routed)           0.206     0.456    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk_ibuf
    BUFR_X0Y4            BUFR (Prop_bufr_I_O)         0.092     0.548 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/bufr_mii_rx_clk/O
                         net (fo=565, routed)         0.263     0.811    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/rx_axi_clk
    SLICE_X4Y60          FDRE                                         r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/load_count_pipe_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y60          FDRE (Prop_fdre_C_Q)         0.141     0.952 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/load_count_pipe_reg[2]/Q
                         net (fo=25, routed)          0.198     1.150    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/byte_wide_ram[4].header_field_dist_ram/A2
    SLICE_X6Y60          RAMD64E                                      r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/byte_wide_ram[4].header_field_dist_ram/DP/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock clk_rx rise edge)     0.000     0.000 r  
    F15                                               0.000     0.000 r  mii_rx_clk_i (IN)
                         net (fo=0)                   0.000     0.000    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk
    F15                  IBUF (Prop_ibuf_I_O)         0.438     0.438 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk_ibuf_i/O
                         net (fo=1, routed)           0.311     0.749    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk_ibuf
    BUFR_X0Y4            BUFR (Prop_bufr_I_O)         0.254     1.003 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/bufr_mii_rx_clk/O
                         net (fo=565, routed)         0.296     1.299    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/byte_wide_ram[4].header_field_dist_ram/WCLK
    SLICE_X6Y60          RAMD64E                                      r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/byte_wide_ram[4].header_field_dist_ram/DP/CLK
                         clock pessimism             -0.472     0.827    
                         clock uncertainty            0.035     0.863    
    SLICE_X6Y60          RAMD64E (Hold_ramd64e_CLK_WADR2)
                                                      0.254     1.117    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/byte_wide_ram[4].header_field_dist_ram/DP
  -------------------------------------------------------------------
                         required time                         -1.117    
                         arrival time                           1.150    
  -------------------------------------------------------------------
                         slack                                  0.034    

Slack (MET) :             0.034ns  (arrival time - required time)
  Source:                 eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/load_count_pipe_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by mii_rx_clk_i  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/byte_wide_ram[4].header_field_dist_ram/SP/WADR2
                            (rising edge-triggered cell RAMD64E clocked by clk_rx  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_rx
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_rx rise@0.000ns - mii_rx_clk_i rise@0.000ns)
  Data Path Delay:        0.339ns  (logic 0.141ns (41.574%)  route 0.198ns (58.426%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.299ns
    Source Clock Delay      (SCD):    0.811ns
    Clock Pessimism Removal (CPR):    0.472ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mii_rx_clk_i rise edge)
                                                      0.000     0.000 r  
    F15                                               0.000     0.000 r  mii_rx_clk_i (IN)
                         net (fo=0)                   0.000     0.000    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk
    F15                  IBUF (Prop_ibuf_I_O)         0.250     0.250 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk_ibuf_i/O
                         net (fo=1, routed)           0.206     0.456    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk_ibuf
    BUFR_X0Y4            BUFR (Prop_bufr_I_O)         0.092     0.548 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/bufr_mii_rx_clk/O
                         net (fo=565, routed)         0.263     0.811    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/rx_axi_clk
    SLICE_X4Y60          FDRE                                         r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/load_count_pipe_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y60          FDRE (Prop_fdre_C_Q)         0.141     0.952 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/load_count_pipe_reg[2]/Q
                         net (fo=25, routed)          0.198     1.150    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/byte_wide_ram[4].header_field_dist_ram/A2
    SLICE_X6Y60          RAMD64E                                      r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/byte_wide_ram[4].header_field_dist_ram/SP/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock clk_rx rise edge)     0.000     0.000 r  
    F15                                               0.000     0.000 r  mii_rx_clk_i (IN)
                         net (fo=0)                   0.000     0.000    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk
    F15                  IBUF (Prop_ibuf_I_O)         0.438     0.438 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk_ibuf_i/O
                         net (fo=1, routed)           0.311     0.749    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk_ibuf
    BUFR_X0Y4            BUFR (Prop_bufr_I_O)         0.254     1.003 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/bufr_mii_rx_clk/O
                         net (fo=565, routed)         0.296     1.299    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/byte_wide_ram[4].header_field_dist_ram/WCLK
    SLICE_X6Y60          RAMD64E                                      r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/byte_wide_ram[4].header_field_dist_ram/SP/CLK
                         clock pessimism             -0.472     0.827    
                         clock uncertainty            0.035     0.863    
    SLICE_X6Y60          RAMD64E (Hold_ramd64e_CLK_WADR2)
                                                      0.254     1.117    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/byte_wide_ram[4].header_field_dist_ram/SP
  -------------------------------------------------------------------
                         required time                         -1.117    
                         arrival time                           1.150    
  -------------------------------------------------------------------
                         slack                                  0.034    

Slack (MET) :             0.034ns  (arrival time - required time)
  Source:                 eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/load_count_pipe_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by mii_rx_clk_i  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/byte_wide_ram[5].header_field_dist_ram/DP/WADR2
                            (rising edge-triggered cell RAMD64E clocked by clk_rx  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_rx
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_rx rise@0.000ns - mii_rx_clk_i rise@0.000ns)
  Data Path Delay:        0.339ns  (logic 0.141ns (41.574%)  route 0.198ns (58.426%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.299ns
    Source Clock Delay      (SCD):    0.811ns
    Clock Pessimism Removal (CPR):    0.472ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mii_rx_clk_i rise edge)
                                                      0.000     0.000 r  
    F15                                               0.000     0.000 r  mii_rx_clk_i (IN)
                         net (fo=0)                   0.000     0.000    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk
    F15                  IBUF (Prop_ibuf_I_O)         0.250     0.250 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk_ibuf_i/O
                         net (fo=1, routed)           0.206     0.456    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk_ibuf
    BUFR_X0Y4            BUFR (Prop_bufr_I_O)         0.092     0.548 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/bufr_mii_rx_clk/O
                         net (fo=565, routed)         0.263     0.811    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/rx_axi_clk
    SLICE_X4Y60          FDRE                                         r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/load_count_pipe_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y60          FDRE (Prop_fdre_C_Q)         0.141     0.952 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/load_count_pipe_reg[2]/Q
                         net (fo=25, routed)          0.198     1.150    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/byte_wide_ram[5].header_field_dist_ram/A2
    SLICE_X6Y60          RAMD64E                                      r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/byte_wide_ram[5].header_field_dist_ram/DP/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock clk_rx rise edge)     0.000     0.000 r  
    F15                                               0.000     0.000 r  mii_rx_clk_i (IN)
                         net (fo=0)                   0.000     0.000    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk
    F15                  IBUF (Prop_ibuf_I_O)         0.438     0.438 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk_ibuf_i/O
                         net (fo=1, routed)           0.311     0.749    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk_ibuf
    BUFR_X0Y4            BUFR (Prop_bufr_I_O)         0.254     1.003 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/bufr_mii_rx_clk/O
                         net (fo=565, routed)         0.296     1.299    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/byte_wide_ram[5].header_field_dist_ram/WCLK
    SLICE_X6Y60          RAMD64E                                      r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/byte_wide_ram[5].header_field_dist_ram/DP/CLK
                         clock pessimism             -0.472     0.827    
                         clock uncertainty            0.035     0.863    
    SLICE_X6Y60          RAMD64E (Hold_ramd64e_CLK_WADR2)
                                                      0.254     1.117    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/byte_wide_ram[5].header_field_dist_ram/DP
  -------------------------------------------------------------------
                         required time                         -1.117    
                         arrival time                           1.150    
  -------------------------------------------------------------------
                         slack                                  0.034    

Slack (MET) :             0.034ns  (arrival time - required time)
  Source:                 eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/load_count_pipe_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by mii_rx_clk_i  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/byte_wide_ram[5].header_field_dist_ram/SP/WADR2
                            (rising edge-triggered cell RAMD64E clocked by clk_rx  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_rx
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_rx rise@0.000ns - mii_rx_clk_i rise@0.000ns)
  Data Path Delay:        0.339ns  (logic 0.141ns (41.574%)  route 0.198ns (58.426%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.299ns
    Source Clock Delay      (SCD):    0.811ns
    Clock Pessimism Removal (CPR):    0.472ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mii_rx_clk_i rise edge)
                                                      0.000     0.000 r  
    F15                                               0.000     0.000 r  mii_rx_clk_i (IN)
                         net (fo=0)                   0.000     0.000    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk
    F15                  IBUF (Prop_ibuf_I_O)         0.250     0.250 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk_ibuf_i/O
                         net (fo=1, routed)           0.206     0.456    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk_ibuf
    BUFR_X0Y4            BUFR (Prop_bufr_I_O)         0.092     0.548 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/bufr_mii_rx_clk/O
                         net (fo=565, routed)         0.263     0.811    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/rx_axi_clk
    SLICE_X4Y60          FDRE                                         r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/load_count_pipe_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y60          FDRE (Prop_fdre_C_Q)         0.141     0.952 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/load_count_pipe_reg[2]/Q
                         net (fo=25, routed)          0.198     1.150    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/byte_wide_ram[5].header_field_dist_ram/A2
    SLICE_X6Y60          RAMD64E                                      r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/byte_wide_ram[5].header_field_dist_ram/SP/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock clk_rx rise edge)     0.000     0.000 r  
    F15                                               0.000     0.000 r  mii_rx_clk_i (IN)
                         net (fo=0)                   0.000     0.000    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk
    F15                  IBUF (Prop_ibuf_I_O)         0.438     0.438 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk_ibuf_i/O
                         net (fo=1, routed)           0.311     0.749    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk_ibuf
    BUFR_X0Y4            BUFR (Prop_bufr_I_O)         0.254     1.003 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/bufr_mii_rx_clk/O
                         net (fo=565, routed)         0.296     1.299    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/byte_wide_ram[5].header_field_dist_ram/WCLK
    SLICE_X6Y60          RAMD64E                                      r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/byte_wide_ram[5].header_field_dist_ram/SP/CLK
                         clock pessimism             -0.472     0.827    
                         clock uncertainty            0.035     0.863    
    SLICE_X6Y60          RAMD64E (Hold_ramd64e_CLK_WADR2)
                                                      0.254     1.117    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/byte_wide_ram[5].header_field_dist_ram/SP
  -------------------------------------------------------------------
                         required time                         -1.117    
                         arrival time                           1.150    
  -------------------------------------------------------------------
                         slack                                  0.034    

Slack (MET) :             0.045ns  (arrival time - required time)
  Source:                 eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/load_wr_data_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by mii_rx_clk_i  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/byte_wide_ram[3].header_field_dist_ram/SP/I
                            (rising edge-triggered cell RAMD64E clocked by clk_rx  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_rx
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_rx rise@0.000ns - mii_rx_clk_i rise@0.000ns)
  Data Path Delay:        0.242ns  (logic 0.141ns (58.263%)  route 0.101ns (41.737%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.300ns
    Source Clock Delay      (SCD):    0.812ns
    Clock Pessimism Removal (CPR):    0.472ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mii_rx_clk_i rise edge)
                                                      0.000     0.000 r  
    F15                                               0.000     0.000 r  mii_rx_clk_i (IN)
                         net (fo=0)                   0.000     0.000    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk
    F15                  IBUF (Prop_ibuf_I_O)         0.250     0.250 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk_ibuf_i/O
                         net (fo=1, routed)           0.206     0.456    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk_ibuf
    BUFR_X0Y4            BUFR (Prop_bufr_I_O)         0.092     0.548 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/bufr_mii_rx_clk/O
                         net (fo=565, routed)         0.264     0.812    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/rx_axi_clk
    SLICE_X5Y59          FDRE                                         r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/load_wr_data_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y59          FDRE (Prop_fdre_C_Q)         0.141     0.953 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/load_wr_data_reg[3]/Q
                         net (fo=2, routed)           0.101     1.054    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/byte_wide_ram[3].header_field_dist_ram/D
    SLICE_X6Y59          RAMD64E                                      r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/byte_wide_ram[3].header_field_dist_ram/SP/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_rx rise edge)     0.000     0.000 r  
    F15                                               0.000     0.000 r  mii_rx_clk_i (IN)
                         net (fo=0)                   0.000     0.000    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk
    F15                  IBUF (Prop_ibuf_I_O)         0.438     0.438 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk_ibuf_i/O
                         net (fo=1, routed)           0.311     0.749    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk_ibuf
    BUFR_X0Y4            BUFR (Prop_bufr_I_O)         0.254     1.003 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/bufr_mii_rx_clk/O
                         net (fo=565, routed)         0.297     1.300    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/byte_wide_ram[3].header_field_dist_ram/WCLK
    SLICE_X6Y59          RAMD64E                                      r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/byte_wide_ram[3].header_field_dist_ram/SP/CLK
                         clock pessimism             -0.472     0.828    
                         clock uncertainty            0.035     0.864    
    SLICE_X6Y59          RAMD64E (Hold_ramd64e_CLK_I)
                                                      0.146     1.010    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/byte_wide_ram[3].header_field_dist_ram/SP
  -------------------------------------------------------------------
                         required time                         -1.010    
                         arrival time                           1.054    
  -------------------------------------------------------------------
                         slack                                  0.045    

Slack (MET) :             0.045ns  (arrival time - required time)
  Source:                 eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/load_wr_data_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by mii_rx_clk_i  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/byte_wide_ram[5].header_field_dist_ram/SP/I
                            (rising edge-triggered cell RAMD64E clocked by clk_rx  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_rx
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_rx rise@0.000ns - mii_rx_clk_i rise@0.000ns)
  Data Path Delay:        0.242ns  (logic 0.141ns (58.263%)  route 0.101ns (41.737%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.299ns
    Source Clock Delay      (SCD):    0.811ns
    Clock Pessimism Removal (CPR):    0.472ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mii_rx_clk_i rise edge)
                                                      0.000     0.000 r  
    F15                                               0.000     0.000 r  mii_rx_clk_i (IN)
                         net (fo=0)                   0.000     0.000    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk
    F15                  IBUF (Prop_ibuf_I_O)         0.250     0.250 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk_ibuf_i/O
                         net (fo=1, routed)           0.206     0.456    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk_ibuf
    BUFR_X0Y4            BUFR (Prop_bufr_I_O)         0.092     0.548 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/bufr_mii_rx_clk/O
                         net (fo=565, routed)         0.263     0.811    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/rx_axi_clk
    SLICE_X5Y60          FDRE                                         r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/load_wr_data_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y60          FDRE (Prop_fdre_C_Q)         0.141     0.952 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/load_wr_data_reg[5]/Q
                         net (fo=2, routed)           0.101     1.053    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/byte_wide_ram[5].header_field_dist_ram/D
    SLICE_X6Y60          RAMD64E                                      r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/byte_wide_ram[5].header_field_dist_ram/SP/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_rx rise edge)     0.000     0.000 r  
    F15                                               0.000     0.000 r  mii_rx_clk_i (IN)
                         net (fo=0)                   0.000     0.000    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk
    F15                  IBUF (Prop_ibuf_I_O)         0.438     0.438 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk_ibuf_i/O
                         net (fo=1, routed)           0.311     0.749    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk_ibuf
    BUFR_X0Y4            BUFR (Prop_bufr_I_O)         0.254     1.003 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/bufr_mii_rx_clk/O
                         net (fo=565, routed)         0.296     1.299    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/byte_wide_ram[5].header_field_dist_ram/WCLK
    SLICE_X6Y60          RAMD64E                                      r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/byte_wide_ram[5].header_field_dist_ram/SP/CLK
                         clock pessimism             -0.472     0.827    
                         clock uncertainty            0.035     0.863    
    SLICE_X6Y60          RAMD64E (Hold_ramd64e_CLK_I)
                                                      0.146     1.009    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/byte_wide_ram[5].header_field_dist_ram/SP
  -------------------------------------------------------------------
                         required time                         -1.009    
                         arrival time                           1.053    
  -------------------------------------------------------------------
                         slack                                  0.045    

Slack (MET) :             0.045ns  (arrival time - required time)
  Source:                 eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/load_wr_data_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by mii_rx_clk_i  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/byte_wide_ram[7].header_field_dist_ram/SP/I
                            (rising edge-triggered cell RAMD64E clocked by clk_rx  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_rx
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_rx rise@0.000ns - mii_rx_clk_i rise@0.000ns)
  Data Path Delay:        0.242ns  (logic 0.141ns (58.263%)  route 0.101ns (41.737%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.299ns
    Source Clock Delay      (SCD):    0.811ns
    Clock Pessimism Removal (CPR):    0.472ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mii_rx_clk_i rise edge)
                                                      0.000     0.000 r  
    F15                                               0.000     0.000 r  mii_rx_clk_i (IN)
                         net (fo=0)                   0.000     0.000    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk
    F15                  IBUF (Prop_ibuf_I_O)         0.250     0.250 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk_ibuf_i/O
                         net (fo=1, routed)           0.206     0.456    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk_ibuf
    BUFR_X0Y4            BUFR (Prop_bufr_I_O)         0.092     0.548 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/bufr_mii_rx_clk/O
                         net (fo=565, routed)         0.263     0.811    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/rx_axi_clk
    SLICE_X1Y60          FDRE                                         r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/load_wr_data_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y60          FDRE (Prop_fdre_C_Q)         0.141     0.952 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/load_wr_data_reg[7]/Q
                         net (fo=2, routed)           0.101     1.053    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/byte_wide_ram[7].header_field_dist_ram/D
    SLICE_X2Y60          RAMD64E                                      r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/byte_wide_ram[7].header_field_dist_ram/SP/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_rx rise edge)     0.000     0.000 r  
    F15                                               0.000     0.000 r  mii_rx_clk_i (IN)
                         net (fo=0)                   0.000     0.000    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk
    F15                  IBUF (Prop_ibuf_I_O)         0.438     0.438 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk_ibuf_i/O
                         net (fo=1, routed)           0.311     0.749    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk_ibuf
    BUFR_X0Y4            BUFR (Prop_bufr_I_O)         0.254     1.003 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/bufr_mii_rx_clk/O
                         net (fo=565, routed)         0.296     1.299    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/byte_wide_ram[7].header_field_dist_ram/WCLK
    SLICE_X2Y60          RAMD64E                                      r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/byte_wide_ram[7].header_field_dist_ram/SP/CLK
                         clock pessimism             -0.472     0.827    
                         clock uncertainty            0.035     0.863    
    SLICE_X2Y60          RAMD64E (Hold_ramd64e_CLK_I)
                                                      0.146     1.009    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/byte_wide_ram[7].header_field_dist_ram/SP
  -------------------------------------------------------------------
                         required time                         -1.009    
                         arrival time                           1.053    
  -------------------------------------------------------------------
                         slack                                  0.045    

Slack (MET) :             0.048ns  (arrival time - required time)
  Source:                 eth_mac_block_1/user_side_FIFO/rx_fifo_i/wr_data_bram_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by mii_rx_clk_i  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            eth_mac_block_1/user_side_FIFO/rx_fifo_i/rx_ramgen_i/mem_reg/DIADI[0]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_rx  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_rx
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_rx rise@0.000ns - mii_rx_clk_i rise@0.000ns)
  Data Path Delay:        0.428ns  (logic 0.164ns (38.305%)  route 0.264ns (61.695%))
  Logic Levels:           0  
  Clock Path Skew:        0.048ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.353ns
    Source Clock Delay      (SCD):    0.830ns
    Clock Pessimism Removal (CPR):    0.474ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mii_rx_clk_i rise edge)
                                                      0.000     0.000 r  
    F15                                               0.000     0.000 r  mii_rx_clk_i (IN)
                         net (fo=0)                   0.000     0.000    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk
    F15                  IBUF (Prop_ibuf_I_O)         0.250     0.250 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk_ibuf_i/O
                         net (fo=1, routed)           0.206     0.456    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk_ibuf
    BUFR_X0Y4            BUFR (Prop_bufr_I_O)         0.092     0.548 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/bufr_mii_rx_clk/O
                         net (fo=565, routed)         0.282     0.830    eth_mac_block_1/user_side_FIFO/rx_fifo_i/rx_mac_aclk
    SLICE_X8Y66          FDRE                                         r  eth_mac_block_1/user_side_FIFO/rx_fifo_i/wr_data_bram_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y66          FDRE (Prop_fdre_C_Q)         0.164     0.994 r  eth_mac_block_1/user_side_FIFO/rx_fifo_i/wr_data_bram_reg[0]/Q
                         net (fo=1, routed)           0.264     1.258    eth_mac_block_1/user_side_FIFO/rx_fifo_i/rx_ramgen_i/a_din[0]
    RAMB36_X0Y14         RAMB36E1                                     r  eth_mac_block_1/user_side_FIFO/rx_fifo_i/rx_ramgen_i/mem_reg/DIADI[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_rx rise edge)     0.000     0.000 r  
    F15                                               0.000     0.000 r  mii_rx_clk_i (IN)
                         net (fo=0)                   0.000     0.000    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk
    F15                  IBUF (Prop_ibuf_I_O)         0.438     0.438 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk_ibuf_i/O
                         net (fo=1, routed)           0.311     0.749    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk_ibuf
    BUFR_X0Y4            BUFR (Prop_bufr_I_O)         0.254     1.003 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/bufr_mii_rx_clk/O
                         net (fo=565, routed)         0.349     1.353    eth_mac_block_1/user_side_FIFO/rx_fifo_i/rx_ramgen_i/a_clk
    RAMB36_X0Y14         RAMB36E1                                     r  eth_mac_block_1/user_side_FIFO/rx_fifo_i/rx_ramgen_i/mem_reg/CLKARDCLK
                         clock pessimism             -0.474     0.879    
                         clock uncertainty            0.035     0.914    
    RAMB36_X0Y14         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[0])
                                                      0.296     1.210    eth_mac_block_1/user_side_FIFO/rx_fifo_i/rx_ramgen_i/mem_reg
  -------------------------------------------------------------------
                         required time                         -1.210    
                         arrival time                           1.258    
  -------------------------------------------------------------------
                         slack                                  0.048    

Slack (MET) :             0.049ns  (arrival time - required time)
  Source:                 eth_mac_block_1/user_side_FIFO/rx_fifo_i/wr_data_bram_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by mii_rx_clk_i  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            eth_mac_block_1/user_side_FIFO/rx_fifo_i/rx_ramgen_i/mem_reg/DIADI[4]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_rx  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_rx
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_rx rise@0.000ns - mii_rx_clk_i rise@0.000ns)
  Data Path Delay:        0.376ns  (logic 0.148ns (39.410%)  route 0.228ns (60.590%))
  Logic Levels:           0  
  Clock Path Skew:        0.048ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.353ns
    Source Clock Delay      (SCD):    0.830ns
    Clock Pessimism Removal (CPR):    0.474ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mii_rx_clk_i rise edge)
                                                      0.000     0.000 r  
    F15                                               0.000     0.000 r  mii_rx_clk_i (IN)
                         net (fo=0)                   0.000     0.000    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk
    F15                  IBUF (Prop_ibuf_I_O)         0.250     0.250 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk_ibuf_i/O
                         net (fo=1, routed)           0.206     0.456    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk_ibuf
    BUFR_X0Y4            BUFR (Prop_bufr_I_O)         0.092     0.548 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/bufr_mii_rx_clk/O
                         net (fo=565, routed)         0.282     0.830    eth_mac_block_1/user_side_FIFO/rx_fifo_i/rx_mac_aclk
    SLICE_X8Y66          FDRE                                         r  eth_mac_block_1/user_side_FIFO/rx_fifo_i/wr_data_bram_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y66          FDRE (Prop_fdre_C_Q)         0.148     0.978 r  eth_mac_block_1/user_side_FIFO/rx_fifo_i/wr_data_bram_reg[4]/Q
                         net (fo=1, routed)           0.228     1.206    eth_mac_block_1/user_side_FIFO/rx_fifo_i/rx_ramgen_i/a_din[4]
    RAMB36_X0Y14         RAMB36E1                                     r  eth_mac_block_1/user_side_FIFO/rx_fifo_i/rx_ramgen_i/mem_reg/DIADI[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk_rx rise edge)     0.000     0.000 r  
    F15                                               0.000     0.000 r  mii_rx_clk_i (IN)
                         net (fo=0)                   0.000     0.000    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk
    F15                  IBUF (Prop_ibuf_I_O)         0.438     0.438 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk_ibuf_i/O
                         net (fo=1, routed)           0.311     0.749    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk_ibuf
    BUFR_X0Y4            BUFR (Prop_bufr_I_O)         0.254     1.003 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/bufr_mii_rx_clk/O
                         net (fo=565, routed)         0.349     1.353    eth_mac_block_1/user_side_FIFO/rx_fifo_i/rx_ramgen_i/a_clk
    RAMB36_X0Y14         RAMB36E1                                     r  eth_mac_block_1/user_side_FIFO/rx_fifo_i/rx_ramgen_i/mem_reg/CLKARDCLK
                         clock pessimism             -0.474     0.879    
                         clock uncertainty            0.035     0.914    
    RAMB36_X0Y14         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[4])
                                                      0.243     1.157    eth_mac_block_1/user_side_FIFO/rx_fifo_i/rx_ramgen_i/mem_reg
  -------------------------------------------------------------------
                         required time                         -1.157    
                         arrival time                           1.206    
  -------------------------------------------------------------------
                         slack                                  0.049    

Slack (MET) :             0.074ns  (arrival time - required time)
  Source:                 eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/load_count_pipe_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by mii_rx_clk_i  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/byte_wide_ram[4].header_field_dist_ram/DP/WADR1
                            (rising edge-triggered cell RAMD64E clocked by clk_rx  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_rx
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_rx rise@0.000ns - mii_rx_clk_i rise@0.000ns)
  Data Path Delay:        0.434ns  (logic 0.141ns (32.473%)  route 0.293ns (67.527%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.299ns
    Source Clock Delay      (SCD):    0.811ns
    Clock Pessimism Removal (CPR):    0.472ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mii_rx_clk_i rise edge)
                                                      0.000     0.000 r  
    F15                                               0.000     0.000 r  mii_rx_clk_i (IN)
                         net (fo=0)                   0.000     0.000    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk
    F15                  IBUF (Prop_ibuf_I_O)         0.250     0.250 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk_ibuf_i/O
                         net (fo=1, routed)           0.206     0.456    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk_ibuf
    BUFR_X0Y4            BUFR (Prop_bufr_I_O)         0.092     0.548 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/bufr_mii_rx_clk/O
                         net (fo=565, routed)         0.263     0.811    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/rx_axi_clk
    SLICE_X4Y60          FDRE                                         r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/load_count_pipe_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y60          FDRE (Prop_fdre_C_Q)         0.141     0.952 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/load_count_pipe_reg[1]/Q
                         net (fo=25, routed)          0.293     1.245    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/byte_wide_ram[4].header_field_dist_ram/A1
    SLICE_X6Y60          RAMD64E                                      r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/byte_wide_ram[4].header_field_dist_ram/DP/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_rx rise edge)     0.000     0.000 r  
    F15                                               0.000     0.000 r  mii_rx_clk_i (IN)
                         net (fo=0)                   0.000     0.000    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk
    F15                  IBUF (Prop_ibuf_I_O)         0.438     0.438 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk_ibuf_i/O
                         net (fo=1, routed)           0.311     0.749    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk_ibuf
    BUFR_X0Y4            BUFR (Prop_bufr_I_O)         0.254     1.003 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/bufr_mii_rx_clk/O
                         net (fo=565, routed)         0.296     1.299    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/byte_wide_ram[4].header_field_dist_ram/WCLK
    SLICE_X6Y60          RAMD64E                                      r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/byte_wide_ram[4].header_field_dist_ram/DP/CLK
                         clock pessimism             -0.472     0.827    
                         clock uncertainty            0.035     0.863    
    SLICE_X6Y60          RAMD64E (Hold_ramd64e_CLK_WADR1)
                                                      0.309     1.172    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/byte_wide_ram[4].header_field_dist_ram/DP
  -------------------------------------------------------------------
                         required time                         -1.172    
                         arrival time                           1.245    
  -------------------------------------------------------------------
                         slack                                  0.074    





---------------------------------------------------------------------------------------------------
From Clock:  mii_rx_clk_i
  To Clock:  clk_tx_mac

Setup :            0  Failing Endpoints,  Worst Slack        4.898ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.898ns  (required time - arrival time)
  Source:                 eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/rx_pause/pause_req_to_tx_int_reg/C
                            (rising edge-triggered cell FDRE clocked by mii_rx_clk_i  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/tx_pause/sync_good_rx/data_sync_reg0/D
                            (rising edge-triggered cell FDRE clocked by clk_tx_mac  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_tx_mac
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.000ns  (MaxDelay Path 6.000ns)
  Data Path Delay:        1.055ns  (logic 0.456ns (43.242%)  route 0.599ns (56.758%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 6.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y66                                      0.000     0.000 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/rx_pause/pause_req_to_tx_int_reg/C
    SLICE_X13Y66         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/rx_pause/pause_req_to_tx_int_reg/Q
                         net (fo=2, routed)           0.599     1.055    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/tx_pause/sync_good_rx/data_in
    SLICE_X14Y62         FDRE                                         r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/tx_pause/sync_good_rx/data_sync_reg0/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.000     6.000    
    SLICE_X14Y62         FDRE (Setup_fdre_C_D)       -0.047     5.953    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/tx_pause/sync_good_rx/data_sync_reg0
  -------------------------------------------------------------------
                         required time                          5.953    
                         arrival time                          -1.055    
  -------------------------------------------------------------------
                         slack                                  4.898    

Slack (MET) :             28.465ns  (required time - arrival time)
  Source:                 eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/rx_pause/pause_value_to_tx_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by mii_rx_clk_i  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/tx_pause/count_set_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_tx_mac  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_tx_mac
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            32.000ns  (MaxDelay Path 32.000ns)
  Data Path Delay:        3.612ns  (logic 0.952ns (26.356%)  route 2.660ns (73.644%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Timing Exception:       MaxDelay Path 32.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y63                                      0.000     0.000 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/rx_pause/pause_value_to_tx_reg[2]/C
    SLICE_X13Y63         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/rx_pause/pause_value_to_tx_reg[2]/Q
                         net (fo=2, routed)           0.692     1.148    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/rx_pause/Q[2]
    SLICE_X12Y63         LUT4 (Prop_lut4_I0_O)        0.124     1.272 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/rx_pause/count_set_i_7/O
                         net (fo=1, routed)           0.797     2.070    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/rx_pause/count_set_i_7_n_0
    SLICE_X13Y62         LUT5 (Prop_lut5_I4_O)        0.124     2.194 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/rx_pause/count_set_i_6/O
                         net (fo=1, routed)           0.433     2.627    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/rx_pause/count_set_i_6_n_0
    SLICE_X13Y62         LUT6 (Prop_lut6_I5_O)        0.124     2.751 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/rx_pause/count_set_i_3/O
                         net (fo=1, routed)           0.737     3.488    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/tx_pause/sync_good_rx/count_set_reg_0
    SLICE_X12Y59         LUT6 (Prop_lut6_I3_O)        0.124     3.612 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/tx_pause/sync_good_rx/count_set_i_1/O
                         net (fo=1, routed)           0.000     3.612    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/tx_pause/sync_good_rx_n_0
    SLICE_X12Y59         FDRE                                         r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/tx_pause/count_set_reg/D
  -------------------------------------------------------------------    -------------------

                         max delay                   32.000    32.000    
    SLICE_X12Y59         FDRE (Setup_fdre_C_D)        0.077    32.077    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/tx_pause/count_set_reg
  -------------------------------------------------------------------
                         required time                         32.077    
                         arrival time                          -3.612    
  -------------------------------------------------------------------
                         slack                                 28.465    

Slack (MET) :             30.124ns  (required time - arrival time)
  Source:                 eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/rx_pause/pause_value_to_tx_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by mii_rx_clk_i  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/tx_pause/pause_count_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_tx_mac  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_tx_mac
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            32.000ns  (MaxDelay Path 32.000ns)
  Data Path Delay:        1.908ns  (logic 0.779ns (40.834%)  route 1.129ns (59.166%))
  Logic Levels:           1  (LUT4=1)
  Timing Exception:       MaxDelay Path 32.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y62                                      0.000     0.000 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/rx_pause/pause_value_to_tx_reg[5]/C
    SLICE_X12Y62         FDRE (Prop_fdre_C_Q)         0.478     0.478 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/rx_pause/pause_value_to_tx_reg[5]/Q
                         net (fo=2, routed)           1.129     1.607    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/tx_pause/sync_good_rx/Q[5]
    SLICE_X11Y61         LUT4 (Prop_lut4_I0_O)        0.301     1.908 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/tx_pause/sync_good_rx/pause_count[5]_i_1/O
                         net (fo=1, routed)           0.000     1.908    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/tx_pause/sync_good_rx_n_15
    SLICE_X11Y61         FDRE                                         r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/tx_pause/pause_count_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   32.000    32.000    
    SLICE_X11Y61         FDRE (Setup_fdre_C_D)        0.032    32.032    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/tx_pause/pause_count_reg[5]
  -------------------------------------------------------------------
                         required time                         32.032    
                         arrival time                          -1.908    
  -------------------------------------------------------------------
                         slack                                 30.124    

Slack (MET) :             30.176ns  (required time - arrival time)
  Source:                 eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/rx_pause/pause_value_to_tx_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by mii_rx_clk_i  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/tx_pause/pause_count_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_tx_mac  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_tx_mac
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            32.000ns  (MaxDelay Path 32.000ns)
  Data Path Delay:        1.855ns  (logic 0.718ns (38.702%)  route 1.137ns (61.298%))
  Logic Levels:           1  (LUT4=1)
  Timing Exception:       MaxDelay Path 32.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y63                                      0.000     0.000 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/rx_pause/pause_value_to_tx_reg[3]/C
    SLICE_X13Y63         FDRE (Prop_fdre_C_Q)         0.419     0.419 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/rx_pause/pause_value_to_tx_reg[3]/Q
                         net (fo=2, routed)           1.137     1.556    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/tx_pause/sync_good_rx/Q[3]
    SLICE_X11Y61         LUT4 (Prop_lut4_I0_O)        0.299     1.855 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/tx_pause/sync_good_rx/pause_count[3]_i_1/O
                         net (fo=1, routed)           0.000     1.855    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/tx_pause/sync_good_rx_n_17
    SLICE_X11Y61         FDRE                                         r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/tx_pause/pause_count_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   32.000    32.000    
    SLICE_X11Y61         FDRE (Setup_fdre_C_D)        0.031    32.031    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/tx_pause/pause_count_reg[3]
  -------------------------------------------------------------------
                         required time                         32.031    
                         arrival time                          -1.855    
  -------------------------------------------------------------------
                         slack                                 30.176    

Slack (MET) :             30.350ns  (required time - arrival time)
  Source:                 eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/rx_pause/pause_value_to_tx_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by mii_rx_clk_i  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/tx_pause/pause_count_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_tx_mac  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_tx_mac
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            32.000ns  (MaxDelay Path 32.000ns)
  Data Path Delay:        1.679ns  (logic 0.773ns (46.034%)  route 0.906ns (53.966%))
  Logic Levels:           1  (LUT4=1)
  Timing Exception:       MaxDelay Path 32.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y62                                      0.000     0.000 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/rx_pause/pause_value_to_tx_reg[1]/C
    SLICE_X12Y62         FDRE (Prop_fdre_C_Q)         0.478     0.478 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/rx_pause/pause_value_to_tx_reg[1]/Q
                         net (fo=2, routed)           0.906     1.384    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/tx_pause/sync_good_rx/Q[1]
    SLICE_X11Y61         LUT4 (Prop_lut4_I0_O)        0.295     1.679 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/tx_pause/sync_good_rx/pause_count[1]_i_1/O
                         net (fo=1, routed)           0.000     1.679    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/tx_pause/sync_good_rx_n_19
    SLICE_X11Y61         FDRE                                         r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/tx_pause/pause_count_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   32.000    32.000    
    SLICE_X11Y61         FDRE (Setup_fdre_C_D)        0.029    32.029    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/tx_pause/pause_count_reg[1]
  -------------------------------------------------------------------
                         required time                         32.029    
                         arrival time                          -1.679    
  -------------------------------------------------------------------
                         slack                                 30.350    

Slack (MET) :             30.361ns  (required time - arrival time)
  Source:                 eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/rx_pause/pause_value_to_tx_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by mii_rx_clk_i  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/tx_pause/pause_count_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_tx_mac  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_tx_mac
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            32.000ns  (MaxDelay Path 32.000ns)
  Data Path Delay:        1.716ns  (logic 0.716ns (41.736%)  route 1.000ns (58.264%))
  Logic Levels:           1  (LUT4=1)
  Timing Exception:       MaxDelay Path 32.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y63                                      0.000     0.000 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/rx_pause/pause_value_to_tx_reg[6]/C
    SLICE_X13Y63         FDRE (Prop_fdre_C_Q)         0.419     0.419 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/rx_pause/pause_value_to_tx_reg[6]/Q
                         net (fo=2, routed)           1.000     1.419    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/tx_pause/sync_good_rx/Q[6]
    SLICE_X10Y61         LUT4 (Prop_lut4_I0_O)        0.297     1.716 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/tx_pause/sync_good_rx/pause_count[6]_i_1/O
                         net (fo=1, routed)           0.000     1.716    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/tx_pause/sync_good_rx_n_14
    SLICE_X10Y61         FDRE                                         r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/tx_pause/pause_count_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   32.000    32.000    
    SLICE_X10Y61         FDRE (Setup_fdre_C_D)        0.077    32.077    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/tx_pause/pause_count_reg[6]
  -------------------------------------------------------------------
                         required time                         32.077    
                         arrival time                          -1.716    
  -------------------------------------------------------------------
                         slack                                 30.361    

Slack (MET) :             30.412ns  (required time - arrival time)
  Source:                 eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/rx_pause/pause_value_to_tx_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by mii_rx_clk_i  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/tx_pause/pause_count_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_tx_mac  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_tx_mac
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            32.000ns  (MaxDelay Path 32.000ns)
  Data Path Delay:        1.617ns  (logic 0.642ns (39.699%)  route 0.975ns (60.301%))
  Logic Levels:           1  (LUT4=1)
  Timing Exception:       MaxDelay Path 32.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y62                                      0.000     0.000 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/rx_pause/pause_value_to_tx_reg[12]/C
    SLICE_X12Y62         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/rx_pause/pause_value_to_tx_reg[12]/Q
                         net (fo=2, routed)           0.975     1.493    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/tx_pause/sync_good_rx/Q[12]
    SLICE_X11Y63         LUT4 (Prop_lut4_I0_O)        0.124     1.617 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/tx_pause/sync_good_rx/pause_count[12]_i_1/O
                         net (fo=1, routed)           0.000     1.617    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/tx_pause/sync_good_rx_n_8
    SLICE_X11Y63         FDRE                                         r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/tx_pause/pause_count_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   32.000    32.000    
    SLICE_X11Y63         FDRE (Setup_fdre_C_D)        0.029    32.029    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/tx_pause/pause_count_reg[12]
  -------------------------------------------------------------------
                         required time                         32.029    
                         arrival time                          -1.617    
  -------------------------------------------------------------------
                         slack                                 30.412    

Slack (MET) :             30.425ns  (required time - arrival time)
  Source:                 eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/rx_pause/pause_value_to_tx_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by mii_rx_clk_i  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/tx_pause/pause_count_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_tx_mac  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_tx_mac
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            32.000ns  (MaxDelay Path 32.000ns)
  Data Path Delay:        1.606ns  (logic 0.715ns (44.532%)  route 0.891ns (55.468%))
  Logic Levels:           1  (LUT4=1)
  Timing Exception:       MaxDelay Path 32.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y63                                      0.000     0.000 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/rx_pause/pause_value_to_tx_reg[4]/C
    SLICE_X13Y63         FDRE (Prop_fdre_C_Q)         0.419     0.419 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/rx_pause/pause_value_to_tx_reg[4]/Q
                         net (fo=2, routed)           0.891     1.310    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/tx_pause/sync_good_rx/Q[4]
    SLICE_X11Y61         LUT4 (Prop_lut4_I0_O)        0.296     1.606 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/tx_pause/sync_good_rx/pause_count[4]_i_1/O
                         net (fo=1, routed)           0.000     1.606    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/tx_pause/sync_good_rx_n_16
    SLICE_X11Y61         FDRE                                         r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/tx_pause/pause_count_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   32.000    32.000    
    SLICE_X11Y61         FDRE (Setup_fdre_C_D)        0.031    32.031    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/tx_pause/pause_count_reg[4]
  -------------------------------------------------------------------
                         required time                         32.031    
                         arrival time                          -1.606    
  -------------------------------------------------------------------
                         slack                                 30.425    

Slack (MET) :             30.468ns  (required time - arrival time)
  Source:                 eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/rx_pause/pause_value_to_tx_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by mii_rx_clk_i  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/tx_pause/pause_count_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_tx_mac  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_tx_mac
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            32.000ns  (MaxDelay Path 32.000ns)
  Data Path Delay:        1.611ns  (logic 0.776ns (48.162%)  route 0.835ns (51.838%))
  Logic Levels:           1  (LUT4=1)
  Timing Exception:       MaxDelay Path 32.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y62                                      0.000     0.000 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/rx_pause/pause_value_to_tx_reg[9]/C
    SLICE_X12Y62         FDRE (Prop_fdre_C_Q)         0.478     0.478 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/rx_pause/pause_value_to_tx_reg[9]/Q
                         net (fo=2, routed)           0.835     1.313    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/tx_pause/sync_good_rx/Q[9]
    SLICE_X10Y62         LUT4 (Prop_lut4_I0_O)        0.298     1.611 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/tx_pause/sync_good_rx/pause_count[9]_i_1/O
                         net (fo=1, routed)           0.000     1.611    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/tx_pause/sync_good_rx_n_11
    SLICE_X10Y62         FDRE                                         r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/tx_pause/pause_count_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   32.000    32.000    
    SLICE_X10Y62         FDRE (Setup_fdre_C_D)        0.079    32.079    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/tx_pause/pause_count_reg[9]
  -------------------------------------------------------------------
                         required time                         32.079    
                         arrival time                          -1.611    
  -------------------------------------------------------------------
                         slack                                 30.468    

Slack (MET) :             30.519ns  (required time - arrival time)
  Source:                 eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/rx_pause/pause_value_to_tx_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by mii_rx_clk_i  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/tx_pause/pause_count_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_tx_mac  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_tx_mac
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            32.000ns  (MaxDelay Path 32.000ns)
  Data Path Delay:        1.558ns  (logic 0.580ns (37.235%)  route 0.978ns (62.765%))
  Logic Levels:           1  (LUT4=1)
  Timing Exception:       MaxDelay Path 32.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y63                                      0.000     0.000 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/rx_pause/pause_value_to_tx_reg[0]/C
    SLICE_X13Y63         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/rx_pause/pause_value_to_tx_reg[0]/Q
                         net (fo=2, routed)           0.978     1.434    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/tx_pause/sync_good_rx/Q[0]
    SLICE_X10Y64         LUT4 (Prop_lut4_I0_O)        0.124     1.558 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/tx_pause/sync_good_rx/pause_count[0]_i_1/O
                         net (fo=1, routed)           0.000     1.558    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/tx_pause/sync_good_rx_n_20
    SLICE_X10Y64         FDRE                                         r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/tx_pause/pause_count_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   32.000    32.000    
    SLICE_X10Y64         FDRE (Setup_fdre_C_D)        0.077    32.077    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/tx_pause/pause_count_reg[0]
  -------------------------------------------------------------------
                         required time                         32.077    
                         arrival time                          -1.558    
  -------------------------------------------------------------------
                         slack                                 30.519    





---------------------------------------------------------------------------------------------------
From Clock:  mii_tx_clk_i
  To Clock:  clk_tx_mac

Setup :            0  Failing Endpoints,  Worst Slack       33.427ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.084ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             33.427ns  (required time - arrival time)
  Source:                 eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_mac_tready_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by mii_tx_clk_i  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            eth_mac_block_1/user_side_FIFO/tx_fifo_i/tx_ramgen_i/mem_reg/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_tx_mac  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_tx_mac
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_tx_mac rise@40.000ns - mii_tx_clk_i rise@0.000ns)
  Data Path Delay:        6.097ns  (logic 1.061ns (17.401%)  route 5.036ns (82.599%))
  Logic Levels:           3  (LUT2=2 LUT5=1)
  Clock Path Skew:        0.002ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.146ns = ( 43.146 - 40.000 ) 
    Source Clock Delay      (SCD):    3.293ns
    Clock Pessimism Removal (CPR):    0.149ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mii_tx_clk_i rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  mii_tx_clk_i (IN)
                         net (fo=0)                   0.000     0.000    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk
    H16                  IBUF (Prop_ibuf_I_O)         1.479     1.479 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk_ibuf_i/O
                         net (fo=1, routed)           0.500     1.979    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk_ibuf
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.511     2.490 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/bufr_mii_tx_clk/O
                         net (fo=738, routed)         0.803     3.293    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_axi_clk
    SLICE_X13Y59         FDRE                                         r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_mac_tready_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y59         FDRE (Prop_fdre_C_Q)         0.456     3.749 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_mac_tready_reg_reg/Q
                         net (fo=5, routed)           0.968     4.716    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_mac_tready_reg
    SLICE_X13Y62         LUT2 (Prop_lut2_I0_O)        0.154     4.870 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_mac_tready_int_inferred__0_i_1/O
                         net (fo=39, routed)          1.679     6.549    eth_mac_block_1/user_side_FIFO/tx_fifo_i/tx_axis_mac_tready
    SLICE_X5Y74          LUT5 (Prop_lut5_I1_O)        0.327     6.876 r  eth_mac_block_1/user_side_FIFO/tx_fifo_i/tx_ramgen_i_i_3/O
                         net (fo=44, routed)          1.888     8.764    eth_mac_block_1/user_side_FIFO/tx_fifo_i/tx_ramgen_i/b_en
    SLICE_X10Y77         LUT2 (Prop_lut2_I1_O)        0.124     8.888 r  eth_mac_block_1/user_side_FIFO/tx_fifo_i/tx_ramgen_i/mem_reg_i_2/O
                         net (fo=1, routed)           0.502     9.390    eth_mac_block_1/user_side_FIFO/tx_fifo_i/tx_ramgen_i/mem_reg_i_2_n_0
    RAMB36_X0Y15         RAMB36E1                                     r  eth_mac_block_1/user_side_FIFO/tx_fifo_i/tx_ramgen_i/mem_reg/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clk_tx_mac rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  mii_tx_clk_i (IN)
                         net (fo=0)                   0.000    40.000    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk
    H16                  IBUF (Prop_ibuf_I_O)         1.408    41.408 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk_ibuf_i/O
                         net (fo=1, routed)           0.459    41.867    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk_ibuf
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.486    42.353 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/bufr_mii_tx_clk/O
                         net (fo=738, routed)         0.793    43.146    eth_mac_block_1/user_side_FIFO/tx_fifo_i/tx_ramgen_i/b_clk
    RAMB36_X0Y15         RAMB36E1                                     r  eth_mac_block_1/user_side_FIFO/tx_fifo_i/tx_ramgen_i/mem_reg/CLKBWRCLK
                         clock pessimism              0.149    43.295    
                         clock uncertainty           -0.035    43.260    
    RAMB36_X0Y15         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.443    42.817    eth_mac_block_1/user_side_FIFO/tx_fifo_i/tx_ramgen_i/mem_reg
  -------------------------------------------------------------------
                         required time                         42.817    
                         arrival time                          -9.390    
  -------------------------------------------------------------------
                         slack                                 33.427    

Slack (MET) :             33.909ns  (required time - arrival time)
  Source:                 eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_mac_tready_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by mii_tx_clk_i  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            eth_mac_block_1/user_side_FIFO/tx_fifo_i/rd_data_pipe_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_tx_mac  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_tx_mac
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_tx_mac rise@40.000ns - mii_tx_clk_i rise@0.000ns)
  Data Path Delay:        5.849ns  (logic 0.937ns (16.019%)  route 4.912ns (83.981%))
  Logic Levels:           2  (LUT2=1 LUT5=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.107ns = ( 43.107 - 40.000 ) 
    Source Clock Delay      (SCD):    3.293ns
    Clock Pessimism Removal (CPR):    0.149ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mii_tx_clk_i rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  mii_tx_clk_i (IN)
                         net (fo=0)                   0.000     0.000    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk
    H16                  IBUF (Prop_ibuf_I_O)         1.479     1.479 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk_ibuf_i/O
                         net (fo=1, routed)           0.500     1.979    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk_ibuf
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.511     2.490 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/bufr_mii_tx_clk/O
                         net (fo=738, routed)         0.803     3.293    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_axi_clk
    SLICE_X13Y59         FDRE                                         r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_mac_tready_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y59         FDRE (Prop_fdre_C_Q)         0.456     3.749 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_mac_tready_reg_reg/Q
                         net (fo=5, routed)           0.968     4.716    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_mac_tready_reg
    SLICE_X13Y62         LUT2 (Prop_lut2_I0_O)        0.154     4.870 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_mac_tready_int_inferred__0_i_1/O
                         net (fo=39, routed)          1.679     6.549    eth_mac_block_1/user_side_FIFO/tx_fifo_i/tx_axis_mac_tready
    SLICE_X5Y74          LUT5 (Prop_lut5_I1_O)        0.327     6.876 r  eth_mac_block_1/user_side_FIFO/tx_fifo_i/tx_ramgen_i_i_3/O
                         net (fo=44, routed)          2.266     9.142    eth_mac_block_1/user_side_FIFO/tx_fifo_i/rd_en
    SLICE_X10Y71         FDRE                                         r  eth_mac_block_1/user_side_FIFO/tx_fifo_i/rd_data_pipe_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_tx_mac rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  mii_tx_clk_i (IN)
                         net (fo=0)                   0.000    40.000    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk
    H16                  IBUF (Prop_ibuf_I_O)         1.408    41.408 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk_ibuf_i/O
                         net (fo=1, routed)           0.459    41.867    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk_ibuf
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.486    42.353 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/bufr_mii_tx_clk/O
                         net (fo=738, routed)         0.754    43.107    eth_mac_block_1/user_side_FIFO/tx_fifo_i/tx_mac_aclk
    SLICE_X10Y71         FDRE                                         r  eth_mac_block_1/user_side_FIFO/tx_fifo_i/rd_data_pipe_reg[2]/C
                         clock pessimism              0.149    43.256    
                         clock uncertainty           -0.035    43.220    
    SLICE_X10Y71         FDRE (Setup_fdre_C_CE)      -0.169    43.051    eth_mac_block_1/user_side_FIFO/tx_fifo_i/rd_data_pipe_reg[2]
  -------------------------------------------------------------------
                         required time                         43.051    
                         arrival time                          -9.142    
  -------------------------------------------------------------------
                         slack                                 33.909    

Slack (MET) :             33.909ns  (required time - arrival time)
  Source:                 eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_mac_tready_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by mii_tx_clk_i  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            eth_mac_block_1/user_side_FIFO/tx_fifo_i/rd_data_pipe_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_tx_mac  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_tx_mac
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_tx_mac rise@40.000ns - mii_tx_clk_i rise@0.000ns)
  Data Path Delay:        5.849ns  (logic 0.937ns (16.019%)  route 4.912ns (83.981%))
  Logic Levels:           2  (LUT2=1 LUT5=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.107ns = ( 43.107 - 40.000 ) 
    Source Clock Delay      (SCD):    3.293ns
    Clock Pessimism Removal (CPR):    0.149ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mii_tx_clk_i rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  mii_tx_clk_i (IN)
                         net (fo=0)                   0.000     0.000    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk
    H16                  IBUF (Prop_ibuf_I_O)         1.479     1.479 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk_ibuf_i/O
                         net (fo=1, routed)           0.500     1.979    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk_ibuf
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.511     2.490 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/bufr_mii_tx_clk/O
                         net (fo=738, routed)         0.803     3.293    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_axi_clk
    SLICE_X13Y59         FDRE                                         r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_mac_tready_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y59         FDRE (Prop_fdre_C_Q)         0.456     3.749 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_mac_tready_reg_reg/Q
                         net (fo=5, routed)           0.968     4.716    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_mac_tready_reg
    SLICE_X13Y62         LUT2 (Prop_lut2_I0_O)        0.154     4.870 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_mac_tready_int_inferred__0_i_1/O
                         net (fo=39, routed)          1.679     6.549    eth_mac_block_1/user_side_FIFO/tx_fifo_i/tx_axis_mac_tready
    SLICE_X5Y74          LUT5 (Prop_lut5_I1_O)        0.327     6.876 r  eth_mac_block_1/user_side_FIFO/tx_fifo_i/tx_ramgen_i_i_3/O
                         net (fo=44, routed)          2.266     9.142    eth_mac_block_1/user_side_FIFO/tx_fifo_i/rd_en
    SLICE_X10Y71         FDRE                                         r  eth_mac_block_1/user_side_FIFO/tx_fifo_i/rd_data_pipe_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_tx_mac rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  mii_tx_clk_i (IN)
                         net (fo=0)                   0.000    40.000    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk
    H16                  IBUF (Prop_ibuf_I_O)         1.408    41.408 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk_ibuf_i/O
                         net (fo=1, routed)           0.459    41.867    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk_ibuf
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.486    42.353 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/bufr_mii_tx_clk/O
                         net (fo=738, routed)         0.754    43.107    eth_mac_block_1/user_side_FIFO/tx_fifo_i/tx_mac_aclk
    SLICE_X10Y71         FDRE                                         r  eth_mac_block_1/user_side_FIFO/tx_fifo_i/rd_data_pipe_reg[3]/C
                         clock pessimism              0.149    43.256    
                         clock uncertainty           -0.035    43.220    
    SLICE_X10Y71         FDRE (Setup_fdre_C_CE)      -0.169    43.051    eth_mac_block_1/user_side_FIFO/tx_fifo_i/rd_data_pipe_reg[3]
  -------------------------------------------------------------------
                         required time                         43.051    
                         arrival time                          -9.142    
  -------------------------------------------------------------------
                         slack                                 33.909    

Slack (MET) :             33.909ns  (required time - arrival time)
  Source:                 eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_mac_tready_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by mii_tx_clk_i  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            eth_mac_block_1/user_side_FIFO/tx_fifo_i/rd_data_pipe_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by clk_tx_mac  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_tx_mac
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_tx_mac rise@40.000ns - mii_tx_clk_i rise@0.000ns)
  Data Path Delay:        5.849ns  (logic 0.937ns (16.019%)  route 4.912ns (83.981%))
  Logic Levels:           2  (LUT2=1 LUT5=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.107ns = ( 43.107 - 40.000 ) 
    Source Clock Delay      (SCD):    3.293ns
    Clock Pessimism Removal (CPR):    0.149ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mii_tx_clk_i rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  mii_tx_clk_i (IN)
                         net (fo=0)                   0.000     0.000    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk
    H16                  IBUF (Prop_ibuf_I_O)         1.479     1.479 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk_ibuf_i/O
                         net (fo=1, routed)           0.500     1.979    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk_ibuf
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.511     2.490 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/bufr_mii_tx_clk/O
                         net (fo=738, routed)         0.803     3.293    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_axi_clk
    SLICE_X13Y59         FDRE                                         r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_mac_tready_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y59         FDRE (Prop_fdre_C_Q)         0.456     3.749 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_mac_tready_reg_reg/Q
                         net (fo=5, routed)           0.968     4.716    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_mac_tready_reg
    SLICE_X13Y62         LUT2 (Prop_lut2_I0_O)        0.154     4.870 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_mac_tready_int_inferred__0_i_1/O
                         net (fo=39, routed)          1.679     6.549    eth_mac_block_1/user_side_FIFO/tx_fifo_i/tx_axis_mac_tready
    SLICE_X5Y74          LUT5 (Prop_lut5_I1_O)        0.327     6.876 r  eth_mac_block_1/user_side_FIFO/tx_fifo_i/tx_ramgen_i_i_3/O
                         net (fo=44, routed)          2.266     9.142    eth_mac_block_1/user_side_FIFO/tx_fifo_i/rd_en
    SLICE_X10Y71         FDRE                                         r  eth_mac_block_1/user_side_FIFO/tx_fifo_i/rd_data_pipe_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_tx_mac rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  mii_tx_clk_i (IN)
                         net (fo=0)                   0.000    40.000    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk
    H16                  IBUF (Prop_ibuf_I_O)         1.408    41.408 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk_ibuf_i/O
                         net (fo=1, routed)           0.459    41.867    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk_ibuf
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.486    42.353 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/bufr_mii_tx_clk/O
                         net (fo=738, routed)         0.754    43.107    eth_mac_block_1/user_side_FIFO/tx_fifo_i/tx_mac_aclk
    SLICE_X10Y71         FDRE                                         r  eth_mac_block_1/user_side_FIFO/tx_fifo_i/rd_data_pipe_reg[4]/C
                         clock pessimism              0.149    43.256    
                         clock uncertainty           -0.035    43.220    
    SLICE_X10Y71         FDRE (Setup_fdre_C_CE)      -0.169    43.051    eth_mac_block_1/user_side_FIFO/tx_fifo_i/rd_data_pipe_reg[4]
  -------------------------------------------------------------------
                         required time                         43.051    
                         arrival time                          -9.142    
  -------------------------------------------------------------------
                         slack                                 33.909    

Slack (MET) :             33.909ns  (required time - arrival time)
  Source:                 eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_mac_tready_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by mii_tx_clk_i  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            eth_mac_block_1/user_side_FIFO/tx_fifo_i/rd_data_pipe_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by clk_tx_mac  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_tx_mac
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_tx_mac rise@40.000ns - mii_tx_clk_i rise@0.000ns)
  Data Path Delay:        5.849ns  (logic 0.937ns (16.019%)  route 4.912ns (83.981%))
  Logic Levels:           2  (LUT2=1 LUT5=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.107ns = ( 43.107 - 40.000 ) 
    Source Clock Delay      (SCD):    3.293ns
    Clock Pessimism Removal (CPR):    0.149ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mii_tx_clk_i rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  mii_tx_clk_i (IN)
                         net (fo=0)                   0.000     0.000    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk
    H16                  IBUF (Prop_ibuf_I_O)         1.479     1.479 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk_ibuf_i/O
                         net (fo=1, routed)           0.500     1.979    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk_ibuf
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.511     2.490 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/bufr_mii_tx_clk/O
                         net (fo=738, routed)         0.803     3.293    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_axi_clk
    SLICE_X13Y59         FDRE                                         r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_mac_tready_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y59         FDRE (Prop_fdre_C_Q)         0.456     3.749 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_mac_tready_reg_reg/Q
                         net (fo=5, routed)           0.968     4.716    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_mac_tready_reg
    SLICE_X13Y62         LUT2 (Prop_lut2_I0_O)        0.154     4.870 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_mac_tready_int_inferred__0_i_1/O
                         net (fo=39, routed)          1.679     6.549    eth_mac_block_1/user_side_FIFO/tx_fifo_i/tx_axis_mac_tready
    SLICE_X5Y74          LUT5 (Prop_lut5_I1_O)        0.327     6.876 r  eth_mac_block_1/user_side_FIFO/tx_fifo_i/tx_ramgen_i_i_3/O
                         net (fo=44, routed)          2.266     9.142    eth_mac_block_1/user_side_FIFO/tx_fifo_i/rd_en
    SLICE_X10Y71         FDRE                                         r  eth_mac_block_1/user_side_FIFO/tx_fifo_i/rd_data_pipe_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_tx_mac rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  mii_tx_clk_i (IN)
                         net (fo=0)                   0.000    40.000    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk
    H16                  IBUF (Prop_ibuf_I_O)         1.408    41.408 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk_ibuf_i/O
                         net (fo=1, routed)           0.459    41.867    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk_ibuf
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.486    42.353 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/bufr_mii_tx_clk/O
                         net (fo=738, routed)         0.754    43.107    eth_mac_block_1/user_side_FIFO/tx_fifo_i/tx_mac_aclk
    SLICE_X10Y71         FDRE                                         r  eth_mac_block_1/user_side_FIFO/tx_fifo_i/rd_data_pipe_reg[5]/C
                         clock pessimism              0.149    43.256    
                         clock uncertainty           -0.035    43.220    
    SLICE_X10Y71         FDRE (Setup_fdre_C_CE)      -0.169    43.051    eth_mac_block_1/user_side_FIFO/tx_fifo_i/rd_data_pipe_reg[5]
  -------------------------------------------------------------------
                         required time                         43.051    
                         arrival time                          -9.142    
  -------------------------------------------------------------------
                         slack                                 33.909    

Slack (MET) :             34.001ns  (required time - arrival time)
  Source:                 eth_mac_block_1/user_side_FIFO/tx_fifo_i/tx_axis_mac_tvalid_reg/C
                            (rising edge-triggered cell FDRE clocked by mii_tx_clk_i  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_mac_tready_reg_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_tx_mac  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_tx_mac
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_tx_mac rise@40.000ns - mii_tx_clk_i rise@0.000ns)
  Data Path Delay:        6.043ns  (logic 1.444ns (23.896%)  route 4.599ns (76.104%))
  Logic Levels:           5  (LUT3=1 LUT5=1 LUT6=3)
  Clock Path Skew:        0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.119ns = ( 43.119 - 40.000 ) 
    Source Clock Delay      (SCD):    3.221ns
    Clock Pessimism Removal (CPR):    0.149ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mii_tx_clk_i rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  mii_tx_clk_i (IN)
                         net (fo=0)                   0.000     0.000    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk
    H16                  IBUF (Prop_ibuf_I_O)         1.479     1.479 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk_ibuf_i/O
                         net (fo=1, routed)           0.500     1.979    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk_ibuf
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.511     2.490 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/bufr_mii_tx_clk/O
                         net (fo=738, routed)         0.731     3.221    eth_mac_block_1/user_side_FIFO/tx_fifo_i/tx_mac_aclk
    SLICE_X7Y73          FDRE                                         r  eth_mac_block_1/user_side_FIFO/tx_fifo_i/tx_axis_mac_tvalid_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y73          FDRE (Prop_fdre_C_Q)         0.419     3.640 f  eth_mac_block_1/user_side_FIFO/tx_fifo_i/tx_axis_mac_tvalid_reg/Q
                         net (fo=20, routed)          2.507     6.147    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_axis_mac_tvalid
    SLICE_X13Y57         LUT5 (Prop_lut5_I3_O)        0.299     6.446 f  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/gate_tready_i_9/O
                         net (fo=1, routed)           0.571     7.017    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/gate_tready_i_9_n_0
    SLICE_X13Y58         LUT6 (Prop_lut6_I1_O)        0.124     7.141 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/gate_tready_i_3/O
                         net (fo=4, routed)           0.816     7.957    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/next_tx_state[3]
    SLICE_X13Y59         LUT3 (Prop_lut3_I1_O)        0.152     8.109 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_mac_tready_reg_i_3/O
                         net (fo=1, routed)           0.418     8.527    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_mac_tready_reg_i_3_n_0
    SLICE_X14Y59         LUT6 (Prop_lut6_I5_O)        0.326     8.853 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_mac_tready_reg_i_2/O
                         net (fo=1, routed)           0.287     9.140    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_mac_tready_reg_i_2_n_0
    SLICE_X13Y59         LUT6 (Prop_lut6_I5_O)        0.124     9.264 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_mac_tready_reg_i_1/O
                         net (fo=1, routed)           0.000     9.264    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_mac_tready_reg0
    SLICE_X13Y59         FDRE                                         r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_mac_tready_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_tx_mac rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  mii_tx_clk_i (IN)
                         net (fo=0)                   0.000    40.000    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk
    H16                  IBUF (Prop_ibuf_I_O)         1.408    41.408 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk_ibuf_i/O
                         net (fo=1, routed)           0.459    41.867    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk_ibuf
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.486    42.353 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/bufr_mii_tx_clk/O
                         net (fo=738, routed)         0.766    43.119    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_axi_clk
    SLICE_X13Y59         FDRE                                         r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_mac_tready_reg_reg/C
                         clock pessimism              0.149    43.268    
                         clock uncertainty           -0.035    43.232    
    SLICE_X13Y59         FDRE (Setup_fdre_C_D)        0.032    43.264    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_mac_tready_reg_reg
  -------------------------------------------------------------------
                         required time                         43.264    
                         arrival time                          -9.264    
  -------------------------------------------------------------------
                         slack                                 34.001    

Slack (MET) :             34.151ns  (required time - arrival time)
  Source:                 eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/tx_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by mii_tx_clk_i  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/txgen/TX_SM1/IFG_COUNT_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_tx_mac  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_tx_mac
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_tx_mac rise@40.000ns - mii_tx_clk_i rise@0.000ns)
  Data Path Delay:        5.885ns  (logic 0.766ns (13.016%)  route 5.119ns (86.984%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.008ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.120ns = ( 43.120 - 40.000 ) 
    Source Clock Delay      (SCD):    3.277ns
    Clock Pessimism Removal (CPR):    0.149ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mii_tx_clk_i rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  mii_tx_clk_i (IN)
                         net (fo=0)                   0.000     0.000    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk
    H16                  IBUF (Prop_ibuf_I_O)         1.479     1.479 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk_ibuf_i/O
                         net (fo=1, routed)           0.500     1.979    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk_ibuf
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.511     2.490 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/bufr_mii_tx_clk/O
                         net (fo=738, routed)         0.787     3.277    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/tx_axi_clk
    SLICE_X12Y73         FDRE                                         r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/tx_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y73         FDRE (Prop_fdre_C_Q)         0.518     3.795 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/tx_reset_reg/Q
                         net (fo=320, routed)         4.048     7.842    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/txgen/TX_SM1/BYTE_COUNT_reg[1][0]_0
    SLICE_X9Y52          LUT5 (Prop_lut5_I4_O)        0.124     7.966 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/txgen/TX_SM1/IFG_COUNT[6]_i_1/O
                         net (fo=8, routed)           1.071     9.038    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/txgen/TX_SM1/IFG_COUNT[6]_i_1_n_0
    SLICE_X8Y50          LUT6 (Prop_lut6_I4_O)        0.124     9.162 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/txgen/TX_SM1/IFG_COUNT[7]_i_1/O
                         net (fo=1, routed)           0.000     9.162    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/txgen/TX_SM1/IFG_COUNT[7]_i_1_n_0
    SLICE_X8Y50          FDRE                                         r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/txgen/TX_SM1/IFG_COUNT_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_tx_mac rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  mii_tx_clk_i (IN)
                         net (fo=0)                   0.000    40.000    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk
    H16                  IBUF (Prop_ibuf_I_O)         1.408    41.408 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk_ibuf_i/O
                         net (fo=1, routed)           0.459    41.867    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk_ibuf
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.486    42.353 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/bufr_mii_tx_clk/O
                         net (fo=738, routed)         0.767    43.120    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/txgen/TX_SM1/tx_axi_clk
    SLICE_X8Y50          FDRE                                         r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/txgen/TX_SM1/IFG_COUNT_reg[7]/C
                         clock pessimism              0.149    43.269    
                         clock uncertainty           -0.035    43.233    
    SLICE_X8Y50          FDRE (Setup_fdre_C_D)        0.079    43.312    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/txgen/TX_SM1/IFG_COUNT_reg[7]
  -------------------------------------------------------------------
                         required time                         43.312    
                         arrival time                          -9.162    
  -------------------------------------------------------------------
                         slack                                 34.151    

Slack (MET) :             34.151ns  (required time - arrival time)
  Source:                 eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/tx_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by mii_tx_clk_i  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/txgen/TX_SM1/CRC_COUNT_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_tx_mac  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_tx_mac
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_tx_mac rise@40.000ns - mii_tx_clk_i rise@0.000ns)
  Data Path Delay:        5.490ns  (logic 0.668ns (12.167%)  route 4.822ns (87.833%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.065ns = ( 43.065 - 40.000 ) 
    Source Clock Delay      (SCD):    3.277ns
    Clock Pessimism Removal (CPR):    0.149ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mii_tx_clk_i rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  mii_tx_clk_i (IN)
                         net (fo=0)                   0.000     0.000    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk
    H16                  IBUF (Prop_ibuf_I_O)         1.479     1.479 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk_ibuf_i/O
                         net (fo=1, routed)           0.500     1.979    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk_ibuf
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.511     2.490 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/bufr_mii_tx_clk/O
                         net (fo=738, routed)         0.787     3.277    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/tx_axi_clk
    SLICE_X12Y73         FDRE                                         r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/tx_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y73         FDRE (Prop_fdre_C_Q)         0.518     3.795 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/tx_reset_reg/Q
                         net (fo=320, routed)         4.034     7.829    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/txgen/TX_SM1/BYTE_COUNT_reg[1][0]_0
    SLICE_X5Y53          LUT5 (Prop_lut5_I4_O)        0.150     7.979 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/txgen/TX_SM1/CRC_COUNT[1]_i_1/O
                         net (fo=1, routed)           0.788     8.767    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/txgen/TX_SM1/CRC_COUNT[1]_i_1_n_0
    SLICE_X4Y53          FDRE                                         r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/txgen/TX_SM1/CRC_COUNT_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_tx_mac rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  mii_tx_clk_i (IN)
                         net (fo=0)                   0.000    40.000    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk
    H16                  IBUF (Prop_ibuf_I_O)         1.408    41.408 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk_ibuf_i/O
                         net (fo=1, routed)           0.459    41.867    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk_ibuf
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.486    42.353 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/bufr_mii_tx_clk/O
                         net (fo=738, routed)         0.712    43.065    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/txgen/TX_SM1/tx_axi_clk
    SLICE_X4Y53          FDRE                                         r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/txgen/TX_SM1/CRC_COUNT_reg[1]/C
                         clock pessimism              0.149    43.214    
                         clock uncertainty           -0.035    43.178    
    SLICE_X4Y53          FDRE (Setup_fdre_C_D)       -0.260    42.918    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/txgen/TX_SM1/CRC_COUNT_reg[1]
  -------------------------------------------------------------------
                         required time                         42.918    
                         arrival time                          -8.767    
  -------------------------------------------------------------------
                         slack                                 34.151    

Slack (MET) :             34.330ns  (required time - arrival time)
  Source:                 eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/tx/ack_out_reg/C
                            (rising edge-triggered cell FDRE clocked by mii_tx_clk_i  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_state_reg[0]_rep/D
                            (rising edge-triggered cell FDRE clocked by clk_tx_mac  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_tx_mac
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_tx_mac rise@40.000ns - mii_tx_clk_i rise@0.000ns)
  Data Path Delay:        5.354ns  (logic 1.037ns (19.370%)  route 4.317ns (80.630%))
  Logic Levels:           4  (LUT2=1 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.119ns = ( 43.119 - 40.000 ) 
    Source Clock Delay      (SCD):    3.295ns
    Clock Pessimism Removal (CPR):    0.149ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mii_tx_clk_i rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  mii_tx_clk_i (IN)
                         net (fo=0)                   0.000     0.000    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk
    H16                  IBUF (Prop_ibuf_I_O)         1.479     1.479 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk_ibuf_i/O
                         net (fo=1, routed)           0.500     1.979    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk_ibuf
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.511     2.490 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/bufr_mii_tx_clk/O
                         net (fo=738, routed)         0.805     3.295    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/tx/tx_axi_clk
    SLICE_X13Y55         FDRE                                         r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/tx/ack_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y55         FDRE (Prop_fdre_C_Q)         0.456     3.751 f  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/tx/ack_out_reg/Q
                         net (fo=14, routed)          1.462     5.213    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_ack_int
    SLICE_X12Y59         LUT2 (Prop_lut2_I1_O)        0.124     5.337 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_state[3]_i_2/O
                         net (fo=11, routed)          1.038     6.375    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_state[3]_i_2_n_0
    SLICE_X14Y56         LUT6 (Prop_lut6_I4_O)        0.124     6.499 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_state[0]_i_4/O
                         net (fo=1, routed)           0.666     7.165    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_state[0]_i_4_n_0
    SLICE_X14Y56         LUT6 (Prop_lut6_I5_O)        0.124     7.289 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_state[0]_i_2/O
                         net (fo=1, routed)           0.000     7.289    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_state[0]_i_2_n_0
    SLICE_X14Y56         MUXF7 (Prop_muxf7_I0_O)      0.209     7.498 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_state_reg[0]_i_1/O
                         net (fo=9, routed)           1.150     8.648    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/p_0_in__0[0]
    SLICE_X15Y59         FDRE                                         r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_state_reg[0]_rep/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_tx_mac rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  mii_tx_clk_i (IN)
                         net (fo=0)                   0.000    40.000    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk
    H16                  IBUF (Prop_ibuf_I_O)         1.408    41.408 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk_ibuf_i/O
                         net (fo=1, routed)           0.459    41.867    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk_ibuf
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.486    42.353 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/bufr_mii_tx_clk/O
                         net (fo=738, routed)         0.766    43.119    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_axi_clk
    SLICE_X15Y59         FDRE                                         r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_state_reg[0]_rep/C
                         clock pessimism              0.149    43.268    
                         clock uncertainty           -0.035    43.232    
    SLICE_X15Y59         FDRE (Setup_fdre_C_D)       -0.254    42.978    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_state_reg[0]_rep
  -------------------------------------------------------------------
                         required time                         42.978    
                         arrival time                          -8.648    
  -------------------------------------------------------------------
                         slack                                 34.330    

Slack (MET) :             34.359ns  (required time - arrival time)
  Source:                 eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_mac_tready_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by mii_tx_clk_i  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            eth_mac_block_1/user_side_FIFO/tx_fifo_i/rd_data_pipe_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_tx_mac  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_tx_mac
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_tx_mac rise@40.000ns - mii_tx_clk_i rise@0.000ns)
  Data Path Delay:        5.364ns  (logic 0.937ns (17.469%)  route 4.427ns (82.531%))
  Logic Levels:           2  (LUT2=1 LUT5=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.107ns = ( 43.107 - 40.000 ) 
    Source Clock Delay      (SCD):    3.293ns
    Clock Pessimism Removal (CPR):    0.149ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mii_tx_clk_i rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  mii_tx_clk_i (IN)
                         net (fo=0)                   0.000     0.000    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk
    H16                  IBUF (Prop_ibuf_I_O)         1.479     1.479 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk_ibuf_i/O
                         net (fo=1, routed)           0.500     1.979    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk_ibuf
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.511     2.490 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/bufr_mii_tx_clk/O
                         net (fo=738, routed)         0.803     3.293    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_axi_clk
    SLICE_X13Y59         FDRE                                         r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_mac_tready_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y59         FDRE (Prop_fdre_C_Q)         0.456     3.749 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_mac_tready_reg_reg/Q
                         net (fo=5, routed)           0.968     4.716    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_mac_tready_reg
    SLICE_X13Y62         LUT2 (Prop_lut2_I0_O)        0.154     4.870 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_mac_tready_int_inferred__0_i_1/O
                         net (fo=39, routed)          1.679     6.549    eth_mac_block_1/user_side_FIFO/tx_fifo_i/tx_axis_mac_tready
    SLICE_X5Y74          LUT5 (Prop_lut5_I1_O)        0.327     6.876 r  eth_mac_block_1/user_side_FIFO/tx_fifo_i/tx_ramgen_i_i_3/O
                         net (fo=44, routed)          1.781     8.657    eth_mac_block_1/user_side_FIFO/tx_fifo_i/rd_en
    SLICE_X9Y71          FDRE                                         r  eth_mac_block_1/user_side_FIFO/tx_fifo_i/rd_data_pipe_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_tx_mac rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  mii_tx_clk_i (IN)
                         net (fo=0)                   0.000    40.000    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk
    H16                  IBUF (Prop_ibuf_I_O)         1.408    41.408 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk_ibuf_i/O
                         net (fo=1, routed)           0.459    41.867    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk_ibuf
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.486    42.353 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/bufr_mii_tx_clk/O
                         net (fo=738, routed)         0.754    43.107    eth_mac_block_1/user_side_FIFO/tx_fifo_i/tx_mac_aclk
    SLICE_X9Y71          FDRE                                         r  eth_mac_block_1/user_side_FIFO/tx_fifo_i/rd_data_pipe_reg[0]/C
                         clock pessimism              0.149    43.256    
                         clock uncertainty           -0.035    43.220    
    SLICE_X9Y71          FDRE (Setup_fdre_C_CE)      -0.205    43.015    eth_mac_block_1/user_side_FIFO/tx_fifo_i/rd_data_pipe_reg[0]
  -------------------------------------------------------------------
                         required time                         43.015    
                         arrival time                          -8.657    
  -------------------------------------------------------------------
                         slack                                 34.359    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.084ns  (arrival time - required time)
  Source:                 eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/gmii_mii_tx_gen/tx_er_reg1_reg/C
                            (rising edge-triggered cell FDRE clocked by mii_tx_clk_i  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/gmii_mii_tx_gen/tx_er_reg2_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_tx_mac  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_tx_mac
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_tx_mac rise@0.000ns - mii_tx_clk_i rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.326ns
    Source Clock Delay      (SCD):    0.835ns
    Clock Pessimism Removal (CPR):    0.491ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mii_tx_clk_i rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  mii_tx_clk_i (IN)
                         net (fo=0)                   0.000     0.000    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk
    H16                  IBUF (Prop_ibuf_I_O)         0.247     0.247 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk_ibuf_i/O
                         net (fo=1, routed)           0.206     0.453    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk_ibuf
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.092     0.545 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/bufr_mii_tx_clk/O
                         net (fo=738, routed)         0.290     0.835    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/gmii_mii_tx_gen/tx_axi_clk
    SLICE_X13Y52         FDRE                                         r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/gmii_mii_tx_gen/tx_er_reg1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y52         FDRE (Prop_fdre_C_Q)         0.141     0.976 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/gmii_mii_tx_gen/tx_er_reg1_reg/Q
                         net (fo=1, routed)           0.056     1.032    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/gmii_mii_tx_gen/tx_er_reg1
    SLICE_X13Y52         FDRE                                         r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/gmii_mii_tx_gen/tx_er_reg2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_tx_mac rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  mii_tx_clk_i (IN)
                         net (fo=0)                   0.000     0.000    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk
    H16                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk_ibuf_i/O
                         net (fo=1, routed)           0.311     0.745    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk_ibuf
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.254     1.000 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/bufr_mii_tx_clk/O
                         net (fo=738, routed)         0.326     1.326    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/gmii_mii_tx_gen/tx_axi_clk
    SLICE_X13Y52         FDRE                                         r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/gmii_mii_tx_gen/tx_er_reg2_reg/C
                         clock pessimism             -0.491     0.835    
                         clock uncertainty            0.035     0.870    
    SLICE_X13Y52         FDRE (Hold_fdre_C_D)         0.078     0.948    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/gmii_mii_tx_gen/tx_er_reg2_reg
  -------------------------------------------------------------------
                         required time                         -0.948    
                         arrival time                           1.032    
  -------------------------------------------------------------------
                         slack                                  0.084    

Slack (MET) :             0.086ns  (arrival time - required time)
  Source:                 eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/gmii_mii_tx_gen/txd_reg1_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by mii_tx_clk_i  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/gmii_mii_tx_gen/txd_reg2_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_tx_mac  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_tx_mac
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_tx_mac rise@0.000ns - mii_tx_clk_i rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.297ns
    Source Clock Delay      (SCD):    0.809ns
    Clock Pessimism Removal (CPR):    0.488ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mii_tx_clk_i rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  mii_tx_clk_i (IN)
                         net (fo=0)                   0.000     0.000    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk
    H16                  IBUF (Prop_ibuf_I_O)         0.247     0.247 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk_ibuf_i/O
                         net (fo=1, routed)           0.206     0.453    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk_ibuf
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.092     0.545 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/bufr_mii_tx_clk/O
                         net (fo=738, routed)         0.264     0.809    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/gmii_mii_tx_gen/tx_axi_clk
    SLICE_X3Y58          FDRE                                         r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/gmii_mii_tx_gen/txd_reg1_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y58          FDRE (Prop_fdre_C_Q)         0.141     0.950 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/gmii_mii_tx_gen/txd_reg1_reg[3]/Q
                         net (fo=1, routed)           0.056     1.006    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/gmii_mii_tx_gen/txd_reg1[3]
    SLICE_X3Y58          FDRE                                         r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/gmii_mii_tx_gen/txd_reg2_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_tx_mac rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  mii_tx_clk_i (IN)
                         net (fo=0)                   0.000     0.000    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk
    H16                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk_ibuf_i/O
                         net (fo=1, routed)           0.311     0.745    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk_ibuf
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.254     1.000 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/bufr_mii_tx_clk/O
                         net (fo=738, routed)         0.297     1.297    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/gmii_mii_tx_gen/tx_axi_clk
    SLICE_X3Y58          FDRE                                         r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/gmii_mii_tx_gen/txd_reg2_reg[3]/C
                         clock pessimism             -0.488     0.809    
                         clock uncertainty            0.035     0.844    
    SLICE_X3Y58          FDRE (Hold_fdre_C_D)         0.076     0.920    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/gmii_mii_tx_gen/txd_reg2_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.920    
                         arrival time                           1.006    
  -------------------------------------------------------------------
                         slack                                  0.086    

Slack (MET) :             0.087ns  (arrival time - required time)
  Source:                 eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/sync_tx_enable/data_sync_reg0/C
                            (rising edge-triggered cell FDRE clocked by mii_tx_clk_i  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/sync_tx_enable/data_sync_reg1/D
                            (rising edge-triggered cell FDRE clocked by clk_tx_mac  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_tx_mac
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_tx_mac rise@0.000ns - mii_tx_clk_i rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.323ns
    Source Clock Delay      (SCD):    0.834ns
    Clock Pessimism Removal (CPR):    0.489ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mii_tx_clk_i rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  mii_tx_clk_i (IN)
                         net (fo=0)                   0.000     0.000    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk
    H16                  IBUF (Prop_ibuf_I_O)         0.247     0.247 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk_ibuf_i/O
                         net (fo=1, routed)           0.206     0.453    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk_ibuf
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.092     0.545 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/bufr_mii_tx_clk/O
                         net (fo=738, routed)         0.289     0.834    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/sync_tx_enable/tx_axi_clk
    SLICE_X11Y53         FDRE                                         r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/sync_tx_enable/data_sync_reg0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y53         FDRE (Prop_fdre_C_Q)         0.141     0.975 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/sync_tx_enable/data_sync_reg0/Q
                         net (fo=1, routed)           0.056     1.031    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/sync_tx_enable/data_sync0
    SLICE_X11Y53         FDRE                                         r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/sync_tx_enable/data_sync_reg1/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_tx_mac rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  mii_tx_clk_i (IN)
                         net (fo=0)                   0.000     0.000    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk
    H16                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk_ibuf_i/O
                         net (fo=1, routed)           0.311     0.745    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk_ibuf
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.254     1.000 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/bufr_mii_tx_clk/O
                         net (fo=738, routed)         0.323     1.323    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/sync_tx_enable/tx_axi_clk
    SLICE_X11Y53         FDRE                                         r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/sync_tx_enable/data_sync_reg1/C
                         clock pessimism             -0.489     0.834    
                         clock uncertainty            0.035     0.869    
    SLICE_X11Y53         FDRE (Hold_fdre_C_D)         0.075     0.944    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/sync_tx_enable/data_sync_reg1
  -------------------------------------------------------------------
                         required time                         -0.944    
                         arrival time                           1.031    
  -------------------------------------------------------------------
                         slack                                  0.087    

Slack (MET) :             0.097ns  (arrival time - required time)
  Source:                 eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/tx/data_count_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by mii_tx_clk_i  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/tx/data_control_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_tx_mac  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_tx_mac
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_tx_mac rise@0.000ns - mii_tx_clk_i rise@0.000ns)
  Data Path Delay:        0.265ns  (logic 0.186ns (70.098%)  route 0.079ns (29.902%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.326ns
    Source Clock Delay      (SCD):    0.835ns
    Clock Pessimism Removal (CPR):    0.478ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mii_tx_clk_i rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  mii_tx_clk_i (IN)
                         net (fo=0)                   0.000     0.000    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk
    H16                  IBUF (Prop_ibuf_I_O)         0.247     0.247 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk_ibuf_i/O
                         net (fo=1, routed)           0.206     0.453    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk_ibuf
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.092     0.545 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/bufr_mii_tx_clk/O
                         net (fo=738, routed)         0.290     0.835    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/tx/tx_axi_clk
    SLICE_X13Y52         FDSE                                         r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/tx/data_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y52         FDSE (Prop_fdse_C_Q)         0.141     0.976 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/tx/data_count_reg[0]/Q
                         net (fo=29, routed)          0.079     1.055    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/tx/data_count_reg_n_0_[0]
    SLICE_X12Y52         LUT6 (Prop_lut6_I1_O)        0.045     1.100 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/tx/data_control[4]_i_1/O
                         net (fo=1, routed)           0.000     1.100    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/tx/data_control_1[4]
    SLICE_X12Y52         FDRE                                         r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/tx/data_control_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_tx_mac rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  mii_tx_clk_i (IN)
                         net (fo=0)                   0.000     0.000    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk
    H16                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk_ibuf_i/O
                         net (fo=1, routed)           0.311     0.745    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk_ibuf
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.254     1.000 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/bufr_mii_tx_clk/O
                         net (fo=738, routed)         0.326     1.326    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/tx/tx_axi_clk
    SLICE_X12Y52         FDRE                                         r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/tx/data_control_reg[4]/C
                         clock pessimism             -0.478     0.848    
                         clock uncertainty            0.035     0.883    
    SLICE_X12Y52         FDRE (Hold_fdre_C_D)         0.120     1.003    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/tx/data_control_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.003    
                         arrival time                           1.100    
  -------------------------------------------------------------------
                         slack                                  0.097    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/txgen/TX_SM1/CRCGEN/CALC_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by mii_tx_clk_i  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/txgen/TX_SM1/CRCGEN/CALC_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by clk_tx_mac  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_tx_mac
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_tx_mac rise@0.000ns - mii_tx_clk_i rise@0.000ns)
  Data Path Delay:        0.277ns  (logic 0.186ns (67.123%)  route 0.091ns (32.877%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.297ns
    Source Clock Delay      (SCD):    0.809ns
    Clock Pessimism Removal (CPR):    0.475ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mii_tx_clk_i rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  mii_tx_clk_i (IN)
                         net (fo=0)                   0.000     0.000    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk
    H16                  IBUF (Prop_ibuf_I_O)         0.247     0.247 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk_ibuf_i/O
                         net (fo=1, routed)           0.206     0.453    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk_ibuf
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.092     0.545 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/bufr_mii_tx_clk/O
                         net (fo=738, routed)         0.264     0.809    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/txgen/TX_SM1/CRCGEN/tx_axi_clk
    SLICE_X3Y57          FDRE                                         r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/txgen/TX_SM1/CRCGEN/CALC_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y57          FDRE (Prop_fdre_C_Q)         0.141     0.950 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/txgen/TX_SM1/CRCGEN/CALC_reg[21]/Q
                         net (fo=1, routed)           0.091     1.041    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/txgen/TX_SM1/CRCGEN/CALC_reg_n_0_[21]
    SLICE_X2Y57          LUT6 (Prop_lut6_I5_O)        0.045     1.086 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/txgen/TX_SM1/CRCGEN/CALC[29]_i_1/O
                         net (fo=1, routed)           0.000     1.086    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/txgen/TX_SM1/CRCGEN/p_1_in[29]
    SLICE_X2Y57          FDRE                                         r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/txgen/TX_SM1/CRCGEN/CALC_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_tx_mac rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  mii_tx_clk_i (IN)
                         net (fo=0)                   0.000     0.000    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk
    H16                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk_ibuf_i/O
                         net (fo=1, routed)           0.311     0.745    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk_ibuf
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.254     1.000 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/bufr_mii_tx_clk/O
                         net (fo=738, routed)         0.297     1.297    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/txgen/TX_SM1/CRCGEN/tx_axi_clk
    SLICE_X2Y57          FDRE                                         r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/txgen/TX_SM1/CRCGEN/CALC_reg[29]/C
                         clock pessimism             -0.475     0.822    
                         clock uncertainty            0.035     0.857    
    SLICE_X2Y57          FDRE (Hold_fdre_C_D)         0.121     0.978    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/txgen/TX_SM1/CRCGEN/CALC_reg[29]
  -------------------------------------------------------------------
                         required time                         -0.978    
                         arrival time                           1.086    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 eth_mac_block_1/user_side_FIFO/tx_fifo_i/rd_data_pipe_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by mii_tx_clk_i  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            eth_mac_block_1/user_side_FIFO/tx_fifo_i/tx_axis_mac_tdata_int_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_tx_mac  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_tx_mac
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_tx_mac rise@0.000ns - mii_tx_clk_i rise@0.000ns)
  Data Path Delay:        0.216ns  (logic 0.164ns (75.889%)  route 0.052ns (24.111%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.311ns
    Source Clock Delay      (SCD):    0.824ns
    Clock Pessimism Removal (CPR):    0.474ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mii_tx_clk_i rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  mii_tx_clk_i (IN)
                         net (fo=0)                   0.000     0.000    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk
    H16                  IBUF (Prop_ibuf_I_O)         0.247     0.247 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk_ibuf_i/O
                         net (fo=1, routed)           0.206     0.453    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk_ibuf
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.092     0.545 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/bufr_mii_tx_clk/O
                         net (fo=738, routed)         0.279     0.824    eth_mac_block_1/user_side_FIFO/tx_fifo_i/tx_mac_aclk
    SLICE_X10Y71         FDRE                                         r  eth_mac_block_1/user_side_FIFO/tx_fifo_i/rd_data_pipe_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y71         FDRE (Prop_fdre_C_Q)         0.164     0.988 r  eth_mac_block_1/user_side_FIFO/tx_fifo_i/rd_data_pipe_reg[3]/Q
                         net (fo=1, routed)           0.052     1.040    eth_mac_block_1/user_side_FIFO/tx_fifo_i/rd_data_pipe[3]
    SLICE_X11Y71         FDRE                                         r  eth_mac_block_1/user_side_FIFO/tx_fifo_i/tx_axis_mac_tdata_int_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_tx_mac rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  mii_tx_clk_i (IN)
                         net (fo=0)                   0.000     0.000    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk
    H16                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk_ibuf_i/O
                         net (fo=1, routed)           0.311     0.745    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk_ibuf
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.254     1.000 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/bufr_mii_tx_clk/O
                         net (fo=738, routed)         0.311     1.311    eth_mac_block_1/user_side_FIFO/tx_fifo_i/tx_mac_aclk
    SLICE_X11Y71         FDRE                                         r  eth_mac_block_1/user_side_FIFO/tx_fifo_i/tx_axis_mac_tdata_int_reg[3]/C
                         clock pessimism             -0.474     0.837    
                         clock uncertainty            0.035     0.872    
    SLICE_X11Y71         FDRE (Hold_fdre_C_D)         0.047     0.919    eth_mac_block_1/user_side_FIFO/tx_fifo_i/tx_axis_mac_tdata_int_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.919    
                         arrival time                           1.040    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/txgen/TX_SM1/CORE_DOES_NO_HD_IFG.INT_IFG_DEL_MASKED_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by mii_tx_clk_i  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/txgen/TX_SM1/IFG_COUNT_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_tx_mac  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_tx_mac
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_tx_mac rise@0.000ns - mii_tx_clk_i rise@0.000ns)
  Data Path Delay:        0.297ns  (logic 0.186ns (62.551%)  route 0.111ns (37.449%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.020ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.323ns
    Source Clock Delay      (SCD):    0.835ns
    Clock Pessimism Removal (CPR):    0.468ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mii_tx_clk_i rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  mii_tx_clk_i (IN)
                         net (fo=0)                   0.000     0.000    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk
    H16                  IBUF (Prop_ibuf_I_O)         0.247     0.247 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk_ibuf_i/O
                         net (fo=1, routed)           0.206     0.453    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk_ibuf
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.092     0.545 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/bufr_mii_tx_clk/O
                         net (fo=738, routed)         0.290     0.835    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/txgen/TX_SM1/tx_axi_clk
    SLICE_X11Y51         FDRE                                         r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/txgen/TX_SM1/CORE_DOES_NO_HD_IFG.INT_IFG_DEL_MASKED_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y51         FDRE (Prop_fdre_C_Q)         0.141     0.976 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/txgen/TX_SM1/CORE_DOES_NO_HD_IFG.INT_IFG_DEL_MASKED_reg[7]/Q
                         net (fo=1, routed)           0.111     1.087    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/txgen/TX_SM1/INT_IFG_DEL_MASKED[7]
    SLICE_X8Y50          LUT6 (Prop_lut6_I1_O)        0.045     1.132 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/txgen/TX_SM1/IFG_COUNT[7]_i_1/O
                         net (fo=1, routed)           0.000     1.132    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/txgen/TX_SM1/IFG_COUNT[7]_i_1_n_0
    SLICE_X8Y50          FDRE                                         r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/txgen/TX_SM1/IFG_COUNT_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_tx_mac rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  mii_tx_clk_i (IN)
                         net (fo=0)                   0.000     0.000    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk
    H16                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk_ibuf_i/O
                         net (fo=1, routed)           0.311     0.745    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk_ibuf
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.254     1.000 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/bufr_mii_tx_clk/O
                         net (fo=738, routed)         0.323     1.323    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/txgen/TX_SM1/tx_axi_clk
    SLICE_X8Y50          FDRE                                         r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/txgen/TX_SM1/IFG_COUNT_reg[7]/C
                         clock pessimism             -0.468     0.855    
                         clock uncertainty            0.035     0.890    
    SLICE_X8Y50          FDRE (Hold_fdre_C_D)         0.121     1.011    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/txgen/TX_SM1/IFG_COUNT_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.011    
                         arrival time                           1.132    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 eth_mac_block_1/user_side_FIFO/tx_fifo_i/gen_fd_addr.rd_start_addr_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by mii_tx_clk_i  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            eth_mac_block_1/user_side_FIFO/tx_fifo_i/rd_addr_txfer_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_tx_mac  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_tx_mac
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_tx_mac rise@0.000ns - mii_tx_clk_i rise@0.000ns)
  Data Path Delay:        0.242ns  (logic 0.141ns (58.206%)  route 0.101ns (41.794%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.286ns
    Source Clock Delay      (SCD):    0.800ns
    Clock Pessimism Removal (CPR):    0.472ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mii_tx_clk_i rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  mii_tx_clk_i (IN)
                         net (fo=0)                   0.000     0.000    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk
    H16                  IBUF (Prop_ibuf_I_O)         0.247     0.247 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk_ibuf_i/O
                         net (fo=1, routed)           0.206     0.453    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk_ibuf
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.092     0.545 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/bufr_mii_tx_clk/O
                         net (fo=738, routed)         0.255     0.800    eth_mac_block_1/user_side_FIFO/tx_fifo_i/tx_mac_aclk
    SLICE_X7Y77          FDRE                                         r  eth_mac_block_1/user_side_FIFO/tx_fifo_i/gen_fd_addr.rd_start_addr_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y77          FDRE (Prop_fdre_C_Q)         0.141     0.941 r  eth_mac_block_1/user_side_FIFO/tx_fifo_i/gen_fd_addr.rd_start_addr_reg[5]/Q
                         net (fo=1, routed)           0.101     1.042    eth_mac_block_1/user_side_FIFO/tx_fifo_i/rd_start_addr[5]
    SLICE_X5Y78          FDRE                                         r  eth_mac_block_1/user_side_FIFO/tx_fifo_i/rd_addr_txfer_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_tx_mac rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  mii_tx_clk_i (IN)
                         net (fo=0)                   0.000     0.000    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk
    H16                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk_ibuf_i/O
                         net (fo=1, routed)           0.311     0.745    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk_ibuf
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.254     1.000 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/bufr_mii_tx_clk/O
                         net (fo=738, routed)         0.286     1.286    eth_mac_block_1/user_side_FIFO/tx_fifo_i/tx_mac_aclk
    SLICE_X5Y78          FDRE                                         r  eth_mac_block_1/user_side_FIFO/tx_fifo_i/rd_addr_txfer_reg[5]/C
                         clock pessimism             -0.472     0.814    
                         clock uncertainty            0.035     0.849    
    SLICE_X5Y78          FDRE (Hold_fdre_C_D)         0.071     0.920    eth_mac_block_1/user_side_FIFO/tx_fifo_i/rd_addr_txfer_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.920    
                         arrival time                           1.042    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/txgen/TX_SM1/PREAMBLE_PIPE_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by mii_tx_clk_i  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/txgen/TX_SM1/PREAMBLE_PIPE_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_tx_mac  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_tx_mac
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_tx_mac rise@0.000ns - mii_tx_clk_i rise@0.000ns)
  Data Path Delay:        0.244ns  (logic 0.141ns (57.830%)  route 0.103ns (42.170%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.298ns
    Source Clock Delay      (SCD):    0.810ns
    Clock Pessimism Removal (CPR):    0.472ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mii_tx_clk_i rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  mii_tx_clk_i (IN)
                         net (fo=0)                   0.000     0.000    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk
    H16                  IBUF (Prop_ibuf_I_O)         0.247     0.247 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk_ibuf_i/O
                         net (fo=1, routed)           0.206     0.453    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk_ibuf
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.092     0.545 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/bufr_mii_tx_clk/O
                         net (fo=738, routed)         0.265     0.810    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/txgen/TX_SM1/tx_axi_clk
    SLICE_X4Y56          FDRE                                         r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/txgen/TX_SM1/PREAMBLE_PIPE_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y56          FDRE (Prop_fdre_C_Q)         0.141     0.951 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/txgen/TX_SM1/PREAMBLE_PIPE_reg[10]/Q
                         net (fo=1, routed)           0.103     1.054    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/txgen/TX_SM1/PREAMBLE_PIPE_reg_n_0_[10]
    SLICE_X7Y55          FDRE                                         r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/txgen/TX_SM1/PREAMBLE_PIPE_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_tx_mac rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  mii_tx_clk_i (IN)
                         net (fo=0)                   0.000     0.000    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk
    H16                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk_ibuf_i/O
                         net (fo=1, routed)           0.311     0.745    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk_ibuf
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.254     1.000 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/bufr_mii_tx_clk/O
                         net (fo=738, routed)         0.298     1.298    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/txgen/TX_SM1/tx_axi_clk
    SLICE_X7Y55          FDRE                                         r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/txgen/TX_SM1/PREAMBLE_PIPE_reg[11]/C
                         clock pessimism             -0.472     0.826    
                         clock uncertainty            0.035     0.861    
    SLICE_X7Y55          FDRE (Hold_fdre_C_D)         0.070     0.931    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/txgen/TX_SM1/PREAMBLE_PIPE_reg[11]
  -------------------------------------------------------------------
                         required time                         -0.931    
                         arrival time                           1.054    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.125ns  (arrival time - required time)
  Source:                 eth_mac_block_1/user_side_FIFO/tx_fifo_i/resync_wr_frame_in_fifo/data_sync_reg0/C
                            (rising edge-triggered cell FDRE clocked by mii_tx_clk_i  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            eth_mac_block_1/user_side_FIFO/tx_fifo_i/resync_wr_frame_in_fifo/data_sync_reg1/D
                            (rising edge-triggered cell FDRE clocked by clk_tx_mac  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_tx_mac
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_tx_mac rise@0.000ns - mii_tx_clk_i rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.164ns (74.580%)  route 0.056ns (25.420%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.308ns
    Source Clock Delay      (SCD):    0.822ns
    Clock Pessimism Removal (CPR):    0.486ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mii_tx_clk_i rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  mii_tx_clk_i (IN)
                         net (fo=0)                   0.000     0.000    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk
    H16                  IBUF (Prop_ibuf_I_O)         0.247     0.247 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk_ibuf_i/O
                         net (fo=1, routed)           0.206     0.453    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk_ibuf
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.092     0.545 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/bufr_mii_tx_clk/O
                         net (fo=738, routed)         0.277     0.822    eth_mac_block_1/user_side_FIFO/tx_fifo_i/resync_wr_frame_in_fifo/clk
    SLICE_X10Y76         FDRE                                         r  eth_mac_block_1/user_side_FIFO/tx_fifo_i/resync_wr_frame_in_fifo/data_sync_reg0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y76         FDRE (Prop_fdre_C_Q)         0.164     0.986 r  eth_mac_block_1/user_side_FIFO/tx_fifo_i/resync_wr_frame_in_fifo/data_sync_reg0/Q
                         net (fo=1, routed)           0.056     1.042    eth_mac_block_1/user_side_FIFO/tx_fifo_i/resync_wr_frame_in_fifo/data_sync0
    SLICE_X10Y76         FDRE                                         r  eth_mac_block_1/user_side_FIFO/tx_fifo_i/resync_wr_frame_in_fifo/data_sync_reg1/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_tx_mac rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  mii_tx_clk_i (IN)
                         net (fo=0)                   0.000     0.000    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk
    H16                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk_ibuf_i/O
                         net (fo=1, routed)           0.311     0.745    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk_ibuf
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.254     1.000 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/bufr_mii_tx_clk/O
                         net (fo=738, routed)         0.308     1.308    eth_mac_block_1/user_side_FIFO/tx_fifo_i/resync_wr_frame_in_fifo/clk
    SLICE_X10Y76         FDRE                                         r  eth_mac_block_1/user_side_FIFO/tx_fifo_i/resync_wr_frame_in_fifo/data_sync_reg1/C
                         clock pessimism             -0.486     0.822    
                         clock uncertainty            0.035     0.857    
    SLICE_X10Y76         FDRE (Hold_fdre_C_D)         0.060     0.917    eth_mac_block_1/user_side_FIFO/tx_fifo_i/resync_wr_frame_in_fifo/data_sync_reg1
  -------------------------------------------------------------------
                         required time                         -0.917    
                         arrival time                           1.042    
  -------------------------------------------------------------------
                         slack                                  0.125    





---------------------------------------------------------------------------------------------------
From Clock:  clk_rx
  To Clock:  mii_rx_clk_i

Setup :            0  Failing Endpoints,  Worst Slack       33.704ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.034ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             33.704ns  (required time - arrival time)
  Source:                 eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rxgen/DELAY_RX_DV2/CLK
                            (rising edge-triggered cell SRL16E clocked by clk_rx  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rxgen/RX_SM/END_EXT_reg/D
                            (rising edge-triggered cell FDRE clocked by mii_rx_clk_i  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             mii_rx_clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (mii_rx_clk_i rise@40.000ns - clk_rx rise@0.000ns)
  Data Path Delay:        6.168ns  (logic 2.344ns (38.003%)  route 3.824ns (61.997%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.062ns = ( 43.062 - 40.000 ) 
    Source Clock Delay      (SCD):    3.237ns
    Clock Pessimism Removal (CPR):    0.149ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_rx rise edge)     0.000     0.000 r  
    F15                                               0.000     0.000 r  mii_rx_clk_i (IN)
                         net (fo=0)                   0.000     0.000    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk
    F15                  IBUF (Prop_ibuf_I_O)         1.482     1.482 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk_ibuf_i/O
                         net (fo=1, routed)           0.500     1.982    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk_ibuf
    BUFR_X0Y4            BUFR (Prop_bufr_I_O)         0.511     2.493 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/bufr_mii_rx_clk/O
                         net (fo=565, routed)         0.744     3.237    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rxgen/rx_axi_clk
    SLICE_X2Y63          SRL16E                                       r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rxgen/DELAY_RX_DV2/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y63          SRL16E (Prop_srl16e_CLK_Q)
                                                      1.612     4.849 f  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rxgen/DELAY_RX_DV2/Q
                         net (fo=4, routed)           0.808     5.657    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rxgen/RX_SM/RX_DV_REG5
    SLICE_X2Y65          LUT2 (Prop_lut2_I0_O)        0.153     5.810 f  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rxgen/RX_SM/IFG_FLAG_i_3/O
                         net (fo=1, routed)           0.810     6.620    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rxgen/RX_SM/IFG_FLAG_i_3_n_0
    SLICE_X3Y63          LUT6 (Prop_lut6_I5_O)        0.331     6.951 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rxgen/RX_SM/IFG_FLAG_i_2/O
                         net (fo=3, routed)           0.599     7.551    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rxgen/RX_SM/RXD_REG5_reg[5]
    SLICE_X4Y63          LUT4 (Prop_lut4_I0_O)        0.124     7.675 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rxgen/RX_SM/FALSE_CARR_FLAG_i_1/O
                         net (fo=2, routed)           1.094     8.769    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rxgen/RX_SM/PRE_FALSE_CARR_FLAG
    SLICE_X2Y65          LUT5 (Prop_lut5_I0_O)        0.124     8.893 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rxgen/RX_SM/END_EXT_i_1/O
                         net (fo=1, routed)           0.512     9.405    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rxgen/RX_SM/END_EXT0
    SLICE_X1Y65          FDRE                                         r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rxgen/RX_SM/END_EXT_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock mii_rx_clk_i rise edge)
                                                     40.000    40.000 r  
    F15                                               0.000    40.000 r  mii_rx_clk_i (IN)
                         net (fo=0)                   0.000    40.000    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk
    F15                  IBUF (Prop_ibuf_I_O)         1.412    41.412 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk_ibuf_i/O
                         net (fo=1, routed)           0.459    41.871    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk_ibuf
    BUFR_X0Y4            BUFR (Prop_bufr_I_O)         0.486    42.356 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/bufr_mii_rx_clk/O
                         net (fo=565, routed)         0.706    43.062    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rxgen/RX_SM/rx_axi_clk
    SLICE_X1Y65          FDRE                                         r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rxgen/RX_SM/END_EXT_reg/C
                         clock pessimism              0.149    43.211    
                         clock uncertainty           -0.035    43.176    
    SLICE_X1Y65          FDRE (Setup_fdre_C_D)       -0.067    43.109    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rxgen/RX_SM/END_EXT_reg
  -------------------------------------------------------------------
                         required time                         43.109    
                         arrival time                          -9.405    
  -------------------------------------------------------------------
                         slack                                 33.704    

Slack (MET) :             34.656ns  (required time - arrival time)
  Source:                 eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rxgen/DELAY_RX_DV2/CLK
                            (rising edge-triggered cell SRL16E clocked by clk_rx  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rxgen/RX_SM/END_FRAME_reg/D
                            (rising edge-triggered cell FDRE clocked by mii_rx_clk_i  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             mii_rx_clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (mii_rx_clk_i rise@40.000ns - clk_rx rise@0.000ns)
  Data Path Delay:        5.243ns  (logic 2.344ns (44.710%)  route 2.899ns (55.290%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.062ns = ( 43.062 - 40.000 ) 
    Source Clock Delay      (SCD):    3.237ns
    Clock Pessimism Removal (CPR):    0.149ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_rx rise edge)     0.000     0.000 r  
    F15                                               0.000     0.000 r  mii_rx_clk_i (IN)
                         net (fo=0)                   0.000     0.000    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk
    F15                  IBUF (Prop_ibuf_I_O)         1.482     1.482 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk_ibuf_i/O
                         net (fo=1, routed)           0.500     1.982    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk_ibuf
    BUFR_X0Y4            BUFR (Prop_bufr_I_O)         0.511     2.493 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/bufr_mii_rx_clk/O
                         net (fo=565, routed)         0.744     3.237    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rxgen/rx_axi_clk
    SLICE_X2Y63          SRL16E                                       r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rxgen/DELAY_RX_DV2/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y63          SRL16E (Prop_srl16e_CLK_Q)
                                                      1.612     4.849 f  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rxgen/DELAY_RX_DV2/Q
                         net (fo=4, routed)           0.808     5.657    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rxgen/RX_SM/RX_DV_REG5
    SLICE_X2Y65          LUT2 (Prop_lut2_I0_O)        0.153     5.810 f  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rxgen/RX_SM/IFG_FLAG_i_3/O
                         net (fo=1, routed)           0.810     6.620    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rxgen/RX_SM/IFG_FLAG_i_3_n_0
    SLICE_X3Y63          LUT6 (Prop_lut6_I5_O)        0.331     6.951 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rxgen/RX_SM/IFG_FLAG_i_2/O
                         net (fo=3, routed)           0.328     7.279    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rxgen/RX_SM/RXD_REG5_reg[5]
    SLICE_X4Y63          LUT6 (Prop_lut6_I5_O)        0.124     7.403 f  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rxgen/RX_SM/END_FRAME_i_2/O
                         net (fo=1, routed)           0.570     7.974    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rxgen/RX_SM/END_FRAME_i_2_n_0
    SLICE_X4Y65          LUT4 (Prop_lut4_I0_O)        0.124     8.098 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rxgen/RX_SM/END_FRAME_i_1/O
                         net (fo=1, routed)           0.382     8.480    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rxgen/RX_SM/END_FRAME_i_1_n_0
    SLICE_X4Y65          FDRE                                         r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rxgen/RX_SM/END_FRAME_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock mii_rx_clk_i rise edge)
                                                     40.000    40.000 r  
    F15                                               0.000    40.000 r  mii_rx_clk_i (IN)
                         net (fo=0)                   0.000    40.000    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk
    F15                  IBUF (Prop_ibuf_I_O)         1.412    41.412 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk_ibuf_i/O
                         net (fo=1, routed)           0.459    41.871    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk_ibuf
    BUFR_X0Y4            BUFR (Prop_bufr_I_O)         0.486    42.356 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/bufr_mii_rx_clk/O
                         net (fo=565, routed)         0.706    43.062    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rxgen/RX_SM/rx_axi_clk
    SLICE_X4Y65          FDRE                                         r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rxgen/RX_SM/END_FRAME_reg/C
                         clock pessimism              0.149    43.211    
                         clock uncertainty           -0.035    43.176    
    SLICE_X4Y65          FDRE (Setup_fdre_C_D)       -0.040    43.136    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rxgen/RX_SM/END_FRAME_reg
  -------------------------------------------------------------------
                         required time                         43.136    
                         arrival time                          -8.480    
  -------------------------------------------------------------------
                         slack                                 34.656    

Slack (MET) :             34.677ns  (required time - arrival time)
  Source:                 eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/rx_enable_int_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_rx  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rxgen/FRAME_DECODER/LENGTH_TYPE_reg[0]/S
                            (rising edge-triggered cell FDSE clocked by mii_rx_clk_i  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             mii_rx_clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (mii_rx_clk_i rise@40.000ns - clk_rx rise@0.000ns)
  Data Path Delay:        4.734ns  (logic 0.642ns (13.560%)  route 4.092ns (86.440%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.057ns = ( 43.057 - 40.000 ) 
    Source Clock Delay      (SCD):    3.235ns
    Clock Pessimism Removal (CPR):    0.149ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_rx rise edge)     0.000     0.000 r  
    F15                                               0.000     0.000 r  mii_rx_clk_i (IN)
                         net (fo=0)                   0.000     0.000    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk
    F15                  IBUF (Prop_ibuf_I_O)         1.482     1.482 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk_ibuf_i/O
                         net (fo=1, routed)           0.500     1.982    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk_ibuf
    BUFR_X0Y4            BUFR (Prop_bufr_I_O)         0.511     2.493 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/bufr_mii_rx_clk/O
                         net (fo=565, routed)         0.742     3.235    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/rx_mac_aclk
    SLICE_X2Y65          FDRE                                         r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/rx_enable_int_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y65          FDRE (Prop_fdre_C_Q)         0.518     3.753 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/rx_enable_int_reg/Q
                         net (fo=239, routed)         2.608     6.361    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rxgen/RX_SM/rx_enable
    SLICE_X2Y67          LUT4 (Prop_lut4_I1_O)        0.124     6.485 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rxgen/RX_SM/LENGTH_TYPE[7]_i_1/O
                         net (fo=26, routed)          1.485     7.970    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rxgen/FRAME_DECODER/FRAME_COUNTER_reg[14]_0
    SLICE_X6Y69          FDSE                                         r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rxgen/FRAME_DECODER/LENGTH_TYPE_reg[0]/S
  -------------------------------------------------------------------    -------------------

                         (clock mii_rx_clk_i rise edge)
                                                     40.000    40.000 r  
    F15                                               0.000    40.000 r  mii_rx_clk_i (IN)
                         net (fo=0)                   0.000    40.000    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk
    F15                  IBUF (Prop_ibuf_I_O)         1.412    41.412 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk_ibuf_i/O
                         net (fo=1, routed)           0.459    41.871    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk_ibuf
    BUFR_X0Y4            BUFR (Prop_bufr_I_O)         0.486    42.356 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/bufr_mii_rx_clk/O
                         net (fo=565, routed)         0.701    43.057    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rxgen/FRAME_DECODER/rx_axi_clk
    SLICE_X6Y69          FDSE                                         r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rxgen/FRAME_DECODER/LENGTH_TYPE_reg[0]/C
                         clock pessimism              0.149    43.206    
                         clock uncertainty           -0.035    43.171    
    SLICE_X6Y69          FDSE (Setup_fdse_C_S)       -0.524    42.647    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rxgen/FRAME_DECODER/LENGTH_TYPE_reg[0]
  -------------------------------------------------------------------
                         required time                         42.647    
                         arrival time                          -7.970    
  -------------------------------------------------------------------
                         slack                                 34.677    

Slack (MET) :             34.677ns  (required time - arrival time)
  Source:                 eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/rx_enable_int_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_rx  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rxgen/FRAME_DECODER/LENGTH_TYPE_reg[1]/S
                            (rising edge-triggered cell FDSE clocked by mii_rx_clk_i  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             mii_rx_clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (mii_rx_clk_i rise@40.000ns - clk_rx rise@0.000ns)
  Data Path Delay:        4.734ns  (logic 0.642ns (13.560%)  route 4.092ns (86.440%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.057ns = ( 43.057 - 40.000 ) 
    Source Clock Delay      (SCD):    3.235ns
    Clock Pessimism Removal (CPR):    0.149ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_rx rise edge)     0.000     0.000 r  
    F15                                               0.000     0.000 r  mii_rx_clk_i (IN)
                         net (fo=0)                   0.000     0.000    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk
    F15                  IBUF (Prop_ibuf_I_O)         1.482     1.482 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk_ibuf_i/O
                         net (fo=1, routed)           0.500     1.982    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk_ibuf
    BUFR_X0Y4            BUFR (Prop_bufr_I_O)         0.511     2.493 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/bufr_mii_rx_clk/O
                         net (fo=565, routed)         0.742     3.235    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/rx_mac_aclk
    SLICE_X2Y65          FDRE                                         r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/rx_enable_int_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y65          FDRE (Prop_fdre_C_Q)         0.518     3.753 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/rx_enable_int_reg/Q
                         net (fo=239, routed)         2.608     6.361    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rxgen/RX_SM/rx_enable
    SLICE_X2Y67          LUT4 (Prop_lut4_I1_O)        0.124     6.485 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rxgen/RX_SM/LENGTH_TYPE[7]_i_1/O
                         net (fo=26, routed)          1.485     7.970    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rxgen/FRAME_DECODER/FRAME_COUNTER_reg[14]_0
    SLICE_X6Y69          FDSE                                         r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rxgen/FRAME_DECODER/LENGTH_TYPE_reg[1]/S
  -------------------------------------------------------------------    -------------------

                         (clock mii_rx_clk_i rise edge)
                                                     40.000    40.000 r  
    F15                                               0.000    40.000 r  mii_rx_clk_i (IN)
                         net (fo=0)                   0.000    40.000    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk
    F15                  IBUF (Prop_ibuf_I_O)         1.412    41.412 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk_ibuf_i/O
                         net (fo=1, routed)           0.459    41.871    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk_ibuf
    BUFR_X0Y4            BUFR (Prop_bufr_I_O)         0.486    42.356 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/bufr_mii_rx_clk/O
                         net (fo=565, routed)         0.701    43.057    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rxgen/FRAME_DECODER/rx_axi_clk
    SLICE_X6Y69          FDSE                                         r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rxgen/FRAME_DECODER/LENGTH_TYPE_reg[1]/C
                         clock pessimism              0.149    43.206    
                         clock uncertainty           -0.035    43.171    
    SLICE_X6Y69          FDSE (Setup_fdse_C_S)       -0.524    42.647    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rxgen/FRAME_DECODER/LENGTH_TYPE_reg[1]
  -------------------------------------------------------------------
                         required time                         42.647    
                         arrival time                          -7.970    
  -------------------------------------------------------------------
                         slack                                 34.677    

Slack (MET) :             34.677ns  (required time - arrival time)
  Source:                 eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/rx_enable_int_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_rx  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rxgen/FRAME_DECODER/LENGTH_TYPE_reg[2]/S
                            (rising edge-triggered cell FDSE clocked by mii_rx_clk_i  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             mii_rx_clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (mii_rx_clk_i rise@40.000ns - clk_rx rise@0.000ns)
  Data Path Delay:        4.734ns  (logic 0.642ns (13.560%)  route 4.092ns (86.440%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.057ns = ( 43.057 - 40.000 ) 
    Source Clock Delay      (SCD):    3.235ns
    Clock Pessimism Removal (CPR):    0.149ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_rx rise edge)     0.000     0.000 r  
    F15                                               0.000     0.000 r  mii_rx_clk_i (IN)
                         net (fo=0)                   0.000     0.000    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk
    F15                  IBUF (Prop_ibuf_I_O)         1.482     1.482 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk_ibuf_i/O
                         net (fo=1, routed)           0.500     1.982    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk_ibuf
    BUFR_X0Y4            BUFR (Prop_bufr_I_O)         0.511     2.493 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/bufr_mii_rx_clk/O
                         net (fo=565, routed)         0.742     3.235    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/rx_mac_aclk
    SLICE_X2Y65          FDRE                                         r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/rx_enable_int_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y65          FDRE (Prop_fdre_C_Q)         0.518     3.753 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/rx_enable_int_reg/Q
                         net (fo=239, routed)         2.608     6.361    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rxgen/RX_SM/rx_enable
    SLICE_X2Y67          LUT4 (Prop_lut4_I1_O)        0.124     6.485 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rxgen/RX_SM/LENGTH_TYPE[7]_i_1/O
                         net (fo=26, routed)          1.485     7.970    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rxgen/FRAME_DECODER/FRAME_COUNTER_reg[14]_0
    SLICE_X6Y69          FDSE                                         r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rxgen/FRAME_DECODER/LENGTH_TYPE_reg[2]/S
  -------------------------------------------------------------------    -------------------

                         (clock mii_rx_clk_i rise edge)
                                                     40.000    40.000 r  
    F15                                               0.000    40.000 r  mii_rx_clk_i (IN)
                         net (fo=0)                   0.000    40.000    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk
    F15                  IBUF (Prop_ibuf_I_O)         1.412    41.412 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk_ibuf_i/O
                         net (fo=1, routed)           0.459    41.871    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk_ibuf
    BUFR_X0Y4            BUFR (Prop_bufr_I_O)         0.486    42.356 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/bufr_mii_rx_clk/O
                         net (fo=565, routed)         0.701    43.057    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rxgen/FRAME_DECODER/rx_axi_clk
    SLICE_X6Y69          FDSE                                         r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rxgen/FRAME_DECODER/LENGTH_TYPE_reg[2]/C
                         clock pessimism              0.149    43.206    
                         clock uncertainty           -0.035    43.171    
    SLICE_X6Y69          FDSE (Setup_fdse_C_S)       -0.524    42.647    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rxgen/FRAME_DECODER/LENGTH_TYPE_reg[2]
  -------------------------------------------------------------------
                         required time                         42.647    
                         arrival time                          -7.970    
  -------------------------------------------------------------------
                         slack                                 34.677    

Slack (MET) :             34.677ns  (required time - arrival time)
  Source:                 eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/rx_enable_int_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_rx  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rxgen/FRAME_DECODER/LENGTH_TYPE_reg[3]/S
                            (rising edge-triggered cell FDSE clocked by mii_rx_clk_i  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             mii_rx_clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (mii_rx_clk_i rise@40.000ns - clk_rx rise@0.000ns)
  Data Path Delay:        4.734ns  (logic 0.642ns (13.560%)  route 4.092ns (86.440%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.057ns = ( 43.057 - 40.000 ) 
    Source Clock Delay      (SCD):    3.235ns
    Clock Pessimism Removal (CPR):    0.149ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_rx rise edge)     0.000     0.000 r  
    F15                                               0.000     0.000 r  mii_rx_clk_i (IN)
                         net (fo=0)                   0.000     0.000    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk
    F15                  IBUF (Prop_ibuf_I_O)         1.482     1.482 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk_ibuf_i/O
                         net (fo=1, routed)           0.500     1.982    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk_ibuf
    BUFR_X0Y4            BUFR (Prop_bufr_I_O)         0.511     2.493 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/bufr_mii_rx_clk/O
                         net (fo=565, routed)         0.742     3.235    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/rx_mac_aclk
    SLICE_X2Y65          FDRE                                         r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/rx_enable_int_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y65          FDRE (Prop_fdre_C_Q)         0.518     3.753 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/rx_enable_int_reg/Q
                         net (fo=239, routed)         2.608     6.361    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rxgen/RX_SM/rx_enable
    SLICE_X2Y67          LUT4 (Prop_lut4_I1_O)        0.124     6.485 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rxgen/RX_SM/LENGTH_TYPE[7]_i_1/O
                         net (fo=26, routed)          1.485     7.970    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rxgen/FRAME_DECODER/FRAME_COUNTER_reg[14]_0
    SLICE_X6Y69          FDSE                                         r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rxgen/FRAME_DECODER/LENGTH_TYPE_reg[3]/S
  -------------------------------------------------------------------    -------------------

                         (clock mii_rx_clk_i rise edge)
                                                     40.000    40.000 r  
    F15                                               0.000    40.000 r  mii_rx_clk_i (IN)
                         net (fo=0)                   0.000    40.000    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk
    F15                  IBUF (Prop_ibuf_I_O)         1.412    41.412 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk_ibuf_i/O
                         net (fo=1, routed)           0.459    41.871    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk_ibuf
    BUFR_X0Y4            BUFR (Prop_bufr_I_O)         0.486    42.356 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/bufr_mii_rx_clk/O
                         net (fo=565, routed)         0.701    43.057    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rxgen/FRAME_DECODER/rx_axi_clk
    SLICE_X6Y69          FDSE                                         r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rxgen/FRAME_DECODER/LENGTH_TYPE_reg[3]/C
                         clock pessimism              0.149    43.206    
                         clock uncertainty           -0.035    43.171    
    SLICE_X6Y69          FDSE (Setup_fdse_C_S)       -0.524    42.647    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rxgen/FRAME_DECODER/LENGTH_TYPE_reg[3]
  -------------------------------------------------------------------
                         required time                         42.647    
                         arrival time                          -7.970    
  -------------------------------------------------------------------
                         slack                                 34.677    

Slack (MET) :             34.677ns  (required time - arrival time)
  Source:                 eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/rx_enable_int_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_rx  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rxgen/FRAME_DECODER/LENGTH_TYPE_reg[4]/S
                            (rising edge-triggered cell FDSE clocked by mii_rx_clk_i  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             mii_rx_clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (mii_rx_clk_i rise@40.000ns - clk_rx rise@0.000ns)
  Data Path Delay:        4.734ns  (logic 0.642ns (13.560%)  route 4.092ns (86.440%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.057ns = ( 43.057 - 40.000 ) 
    Source Clock Delay      (SCD):    3.235ns
    Clock Pessimism Removal (CPR):    0.149ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_rx rise edge)     0.000     0.000 r  
    F15                                               0.000     0.000 r  mii_rx_clk_i (IN)
                         net (fo=0)                   0.000     0.000    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk
    F15                  IBUF (Prop_ibuf_I_O)         1.482     1.482 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk_ibuf_i/O
                         net (fo=1, routed)           0.500     1.982    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk_ibuf
    BUFR_X0Y4            BUFR (Prop_bufr_I_O)         0.511     2.493 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/bufr_mii_rx_clk/O
                         net (fo=565, routed)         0.742     3.235    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/rx_mac_aclk
    SLICE_X2Y65          FDRE                                         r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/rx_enable_int_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y65          FDRE (Prop_fdre_C_Q)         0.518     3.753 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/rx_enable_int_reg/Q
                         net (fo=239, routed)         2.608     6.361    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rxgen/RX_SM/rx_enable
    SLICE_X2Y67          LUT4 (Prop_lut4_I1_O)        0.124     6.485 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rxgen/RX_SM/LENGTH_TYPE[7]_i_1/O
                         net (fo=26, routed)          1.485     7.970    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rxgen/FRAME_DECODER/FRAME_COUNTER_reg[14]_0
    SLICE_X6Y69          FDSE                                         r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rxgen/FRAME_DECODER/LENGTH_TYPE_reg[4]/S
  -------------------------------------------------------------------    -------------------

                         (clock mii_rx_clk_i rise edge)
                                                     40.000    40.000 r  
    F15                                               0.000    40.000 r  mii_rx_clk_i (IN)
                         net (fo=0)                   0.000    40.000    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk
    F15                  IBUF (Prop_ibuf_I_O)         1.412    41.412 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk_ibuf_i/O
                         net (fo=1, routed)           0.459    41.871    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk_ibuf
    BUFR_X0Y4            BUFR (Prop_bufr_I_O)         0.486    42.356 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/bufr_mii_rx_clk/O
                         net (fo=565, routed)         0.701    43.057    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rxgen/FRAME_DECODER/rx_axi_clk
    SLICE_X6Y69          FDSE                                         r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rxgen/FRAME_DECODER/LENGTH_TYPE_reg[4]/C
                         clock pessimism              0.149    43.206    
                         clock uncertainty           -0.035    43.171    
    SLICE_X6Y69          FDSE (Setup_fdse_C_S)       -0.524    42.647    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rxgen/FRAME_DECODER/LENGTH_TYPE_reg[4]
  -------------------------------------------------------------------
                         required time                         42.647    
                         arrival time                          -7.970    
  -------------------------------------------------------------------
                         slack                                 34.677    

Slack (MET) :             34.677ns  (required time - arrival time)
  Source:                 eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/rx_enable_int_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_rx  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rxgen/FRAME_DECODER/LENGTH_TYPE_reg[5]/S
                            (rising edge-triggered cell FDSE clocked by mii_rx_clk_i  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             mii_rx_clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (mii_rx_clk_i rise@40.000ns - clk_rx rise@0.000ns)
  Data Path Delay:        4.734ns  (logic 0.642ns (13.560%)  route 4.092ns (86.440%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.057ns = ( 43.057 - 40.000 ) 
    Source Clock Delay      (SCD):    3.235ns
    Clock Pessimism Removal (CPR):    0.149ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_rx rise edge)     0.000     0.000 r  
    F15                                               0.000     0.000 r  mii_rx_clk_i (IN)
                         net (fo=0)                   0.000     0.000    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk
    F15                  IBUF (Prop_ibuf_I_O)         1.482     1.482 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk_ibuf_i/O
                         net (fo=1, routed)           0.500     1.982    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk_ibuf
    BUFR_X0Y4            BUFR (Prop_bufr_I_O)         0.511     2.493 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/bufr_mii_rx_clk/O
                         net (fo=565, routed)         0.742     3.235    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/rx_mac_aclk
    SLICE_X2Y65          FDRE                                         r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/rx_enable_int_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y65          FDRE (Prop_fdre_C_Q)         0.518     3.753 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/rx_enable_int_reg/Q
                         net (fo=239, routed)         2.608     6.361    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rxgen/RX_SM/rx_enable
    SLICE_X2Y67          LUT4 (Prop_lut4_I1_O)        0.124     6.485 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rxgen/RX_SM/LENGTH_TYPE[7]_i_1/O
                         net (fo=26, routed)          1.485     7.970    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rxgen/FRAME_DECODER/FRAME_COUNTER_reg[14]_0
    SLICE_X6Y69          FDSE                                         r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rxgen/FRAME_DECODER/LENGTH_TYPE_reg[5]/S
  -------------------------------------------------------------------    -------------------

                         (clock mii_rx_clk_i rise edge)
                                                     40.000    40.000 r  
    F15                                               0.000    40.000 r  mii_rx_clk_i (IN)
                         net (fo=0)                   0.000    40.000    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk
    F15                  IBUF (Prop_ibuf_I_O)         1.412    41.412 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk_ibuf_i/O
                         net (fo=1, routed)           0.459    41.871    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk_ibuf
    BUFR_X0Y4            BUFR (Prop_bufr_I_O)         0.486    42.356 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/bufr_mii_rx_clk/O
                         net (fo=565, routed)         0.701    43.057    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rxgen/FRAME_DECODER/rx_axi_clk
    SLICE_X6Y69          FDSE                                         r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rxgen/FRAME_DECODER/LENGTH_TYPE_reg[5]/C
                         clock pessimism              0.149    43.206    
                         clock uncertainty           -0.035    43.171    
    SLICE_X6Y69          FDSE (Setup_fdse_C_S)       -0.524    42.647    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rxgen/FRAME_DECODER/LENGTH_TYPE_reg[5]
  -------------------------------------------------------------------
                         required time                         42.647    
                         arrival time                          -7.970    
  -------------------------------------------------------------------
                         slack                                 34.677    

Slack (MET) :             34.677ns  (required time - arrival time)
  Source:                 eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/rx_enable_int_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_rx  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rxgen/FRAME_DECODER/LENGTH_TYPE_reg[6]/S
                            (rising edge-triggered cell FDSE clocked by mii_rx_clk_i  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             mii_rx_clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (mii_rx_clk_i rise@40.000ns - clk_rx rise@0.000ns)
  Data Path Delay:        4.734ns  (logic 0.642ns (13.560%)  route 4.092ns (86.440%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.057ns = ( 43.057 - 40.000 ) 
    Source Clock Delay      (SCD):    3.235ns
    Clock Pessimism Removal (CPR):    0.149ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_rx rise edge)     0.000     0.000 r  
    F15                                               0.000     0.000 r  mii_rx_clk_i (IN)
                         net (fo=0)                   0.000     0.000    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk
    F15                  IBUF (Prop_ibuf_I_O)         1.482     1.482 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk_ibuf_i/O
                         net (fo=1, routed)           0.500     1.982    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk_ibuf
    BUFR_X0Y4            BUFR (Prop_bufr_I_O)         0.511     2.493 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/bufr_mii_rx_clk/O
                         net (fo=565, routed)         0.742     3.235    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/rx_mac_aclk
    SLICE_X2Y65          FDRE                                         r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/rx_enable_int_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y65          FDRE (Prop_fdre_C_Q)         0.518     3.753 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/rx_enable_int_reg/Q
                         net (fo=239, routed)         2.608     6.361    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rxgen/RX_SM/rx_enable
    SLICE_X2Y67          LUT4 (Prop_lut4_I1_O)        0.124     6.485 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rxgen/RX_SM/LENGTH_TYPE[7]_i_1/O
                         net (fo=26, routed)          1.485     7.970    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rxgen/FRAME_DECODER/FRAME_COUNTER_reg[14]_0
    SLICE_X6Y69          FDSE                                         r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rxgen/FRAME_DECODER/LENGTH_TYPE_reg[6]/S
  -------------------------------------------------------------------    -------------------

                         (clock mii_rx_clk_i rise edge)
                                                     40.000    40.000 r  
    F15                                               0.000    40.000 r  mii_rx_clk_i (IN)
                         net (fo=0)                   0.000    40.000    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk
    F15                  IBUF (Prop_ibuf_I_O)         1.412    41.412 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk_ibuf_i/O
                         net (fo=1, routed)           0.459    41.871    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk_ibuf
    BUFR_X0Y4            BUFR (Prop_bufr_I_O)         0.486    42.356 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/bufr_mii_rx_clk/O
                         net (fo=565, routed)         0.701    43.057    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rxgen/FRAME_DECODER/rx_axi_clk
    SLICE_X6Y69          FDSE                                         r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rxgen/FRAME_DECODER/LENGTH_TYPE_reg[6]/C
                         clock pessimism              0.149    43.206    
                         clock uncertainty           -0.035    43.171    
    SLICE_X6Y69          FDSE (Setup_fdse_C_S)       -0.524    42.647    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rxgen/FRAME_DECODER/LENGTH_TYPE_reg[6]
  -------------------------------------------------------------------
                         required time                         42.647    
                         arrival time                          -7.970    
  -------------------------------------------------------------------
                         slack                                 34.677    

Slack (MET) :             34.677ns  (required time - arrival time)
  Source:                 eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/rx_enable_int_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_rx  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rxgen/FRAME_DECODER/LENGTH_TYPE_reg[7]/S
                            (rising edge-triggered cell FDSE clocked by mii_rx_clk_i  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             mii_rx_clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (mii_rx_clk_i rise@40.000ns - clk_rx rise@0.000ns)
  Data Path Delay:        4.734ns  (logic 0.642ns (13.560%)  route 4.092ns (86.440%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.057ns = ( 43.057 - 40.000 ) 
    Source Clock Delay      (SCD):    3.235ns
    Clock Pessimism Removal (CPR):    0.149ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_rx rise edge)     0.000     0.000 r  
    F15                                               0.000     0.000 r  mii_rx_clk_i (IN)
                         net (fo=0)                   0.000     0.000    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk
    F15                  IBUF (Prop_ibuf_I_O)         1.482     1.482 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk_ibuf_i/O
                         net (fo=1, routed)           0.500     1.982    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk_ibuf
    BUFR_X0Y4            BUFR (Prop_bufr_I_O)         0.511     2.493 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/bufr_mii_rx_clk/O
                         net (fo=565, routed)         0.742     3.235    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/rx_mac_aclk
    SLICE_X2Y65          FDRE                                         r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/rx_enable_int_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y65          FDRE (Prop_fdre_C_Q)         0.518     3.753 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/rx_enable_int_reg/Q
                         net (fo=239, routed)         2.608     6.361    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rxgen/RX_SM/rx_enable
    SLICE_X2Y67          LUT4 (Prop_lut4_I1_O)        0.124     6.485 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rxgen/RX_SM/LENGTH_TYPE[7]_i_1/O
                         net (fo=26, routed)          1.485     7.970    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rxgen/FRAME_DECODER/FRAME_COUNTER_reg[14]_0
    SLICE_X6Y69          FDSE                                         r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rxgen/FRAME_DECODER/LENGTH_TYPE_reg[7]/S
  -------------------------------------------------------------------    -------------------

                         (clock mii_rx_clk_i rise edge)
                                                     40.000    40.000 r  
    F15                                               0.000    40.000 r  mii_rx_clk_i (IN)
                         net (fo=0)                   0.000    40.000    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk
    F15                  IBUF (Prop_ibuf_I_O)         1.412    41.412 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk_ibuf_i/O
                         net (fo=1, routed)           0.459    41.871    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk_ibuf
    BUFR_X0Y4            BUFR (Prop_bufr_I_O)         0.486    42.356 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/bufr_mii_rx_clk/O
                         net (fo=565, routed)         0.701    43.057    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rxgen/FRAME_DECODER/rx_axi_clk
    SLICE_X6Y69          FDSE                                         r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rxgen/FRAME_DECODER/LENGTH_TYPE_reg[7]/C
                         clock pessimism              0.149    43.206    
                         clock uncertainty           -0.035    43.171    
    SLICE_X6Y69          FDSE (Setup_fdse_C_S)       -0.524    42.647    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rxgen/FRAME_DECODER/LENGTH_TYPE_reg[7]
  -------------------------------------------------------------------
                         required time                         42.647    
                         arrival time                          -7.970    
  -------------------------------------------------------------------
                         slack                                 34.677    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.034ns  (arrival time - required time)
  Source:                 eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/load_count_pipe_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_rx  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/byte_wide_ram[4].header_field_dist_ram/DP/WADR2
                            (rising edge-triggered cell RAMD64E clocked by mii_rx_clk_i  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             mii_rx_clk_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mii_rx_clk_i rise@0.000ns - clk_rx rise@0.000ns)
  Data Path Delay:        0.339ns  (logic 0.141ns (41.574%)  route 0.198ns (58.426%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.299ns
    Source Clock Delay      (SCD):    0.811ns
    Clock Pessimism Removal (CPR):    0.472ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_rx rise edge)     0.000     0.000 r  
    F15                                               0.000     0.000 r  mii_rx_clk_i (IN)
                         net (fo=0)                   0.000     0.000    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk
    F15                  IBUF (Prop_ibuf_I_O)         0.250     0.250 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk_ibuf_i/O
                         net (fo=1, routed)           0.206     0.456    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk_ibuf
    BUFR_X0Y4            BUFR (Prop_bufr_I_O)         0.092     0.548 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/bufr_mii_rx_clk/O
                         net (fo=565, routed)         0.263     0.811    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/rx_axi_clk
    SLICE_X4Y60          FDRE                                         r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/load_count_pipe_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y60          FDRE (Prop_fdre_C_Q)         0.141     0.952 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/load_count_pipe_reg[2]/Q
                         net (fo=25, routed)          0.198     1.150    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/byte_wide_ram[4].header_field_dist_ram/A2
    SLICE_X6Y60          RAMD64E                                      r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/byte_wide_ram[4].header_field_dist_ram/DP/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock mii_rx_clk_i rise edge)
                                                      0.000     0.000 r  
    F15                                               0.000     0.000 r  mii_rx_clk_i (IN)
                         net (fo=0)                   0.000     0.000    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk
    F15                  IBUF (Prop_ibuf_I_O)         0.438     0.438 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk_ibuf_i/O
                         net (fo=1, routed)           0.311     0.749    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk_ibuf
    BUFR_X0Y4            BUFR (Prop_bufr_I_O)         0.254     1.003 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/bufr_mii_rx_clk/O
                         net (fo=565, routed)         0.296     1.299    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/byte_wide_ram[4].header_field_dist_ram/WCLK
    SLICE_X6Y60          RAMD64E                                      r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/byte_wide_ram[4].header_field_dist_ram/DP/CLK
                         clock pessimism             -0.472     0.827    
                         clock uncertainty            0.035     0.863    
    SLICE_X6Y60          RAMD64E (Hold_ramd64e_CLK_WADR2)
                                                      0.254     1.117    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/byte_wide_ram[4].header_field_dist_ram/DP
  -------------------------------------------------------------------
                         required time                         -1.117    
                         arrival time                           1.150    
  -------------------------------------------------------------------
                         slack                                  0.034    

Slack (MET) :             0.034ns  (arrival time - required time)
  Source:                 eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/load_count_pipe_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_rx  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/byte_wide_ram[4].header_field_dist_ram/SP/WADR2
                            (rising edge-triggered cell RAMD64E clocked by mii_rx_clk_i  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             mii_rx_clk_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mii_rx_clk_i rise@0.000ns - clk_rx rise@0.000ns)
  Data Path Delay:        0.339ns  (logic 0.141ns (41.574%)  route 0.198ns (58.426%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.299ns
    Source Clock Delay      (SCD):    0.811ns
    Clock Pessimism Removal (CPR):    0.472ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_rx rise edge)     0.000     0.000 r  
    F15                                               0.000     0.000 r  mii_rx_clk_i (IN)
                         net (fo=0)                   0.000     0.000    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk
    F15                  IBUF (Prop_ibuf_I_O)         0.250     0.250 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk_ibuf_i/O
                         net (fo=1, routed)           0.206     0.456    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk_ibuf
    BUFR_X0Y4            BUFR (Prop_bufr_I_O)         0.092     0.548 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/bufr_mii_rx_clk/O
                         net (fo=565, routed)         0.263     0.811    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/rx_axi_clk
    SLICE_X4Y60          FDRE                                         r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/load_count_pipe_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y60          FDRE (Prop_fdre_C_Q)         0.141     0.952 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/load_count_pipe_reg[2]/Q
                         net (fo=25, routed)          0.198     1.150    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/byte_wide_ram[4].header_field_dist_ram/A2
    SLICE_X6Y60          RAMD64E                                      r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/byte_wide_ram[4].header_field_dist_ram/SP/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock mii_rx_clk_i rise edge)
                                                      0.000     0.000 r  
    F15                                               0.000     0.000 r  mii_rx_clk_i (IN)
                         net (fo=0)                   0.000     0.000    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk
    F15                  IBUF (Prop_ibuf_I_O)         0.438     0.438 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk_ibuf_i/O
                         net (fo=1, routed)           0.311     0.749    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk_ibuf
    BUFR_X0Y4            BUFR (Prop_bufr_I_O)         0.254     1.003 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/bufr_mii_rx_clk/O
                         net (fo=565, routed)         0.296     1.299    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/byte_wide_ram[4].header_field_dist_ram/WCLK
    SLICE_X6Y60          RAMD64E                                      r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/byte_wide_ram[4].header_field_dist_ram/SP/CLK
                         clock pessimism             -0.472     0.827    
                         clock uncertainty            0.035     0.863    
    SLICE_X6Y60          RAMD64E (Hold_ramd64e_CLK_WADR2)
                                                      0.254     1.117    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/byte_wide_ram[4].header_field_dist_ram/SP
  -------------------------------------------------------------------
                         required time                         -1.117    
                         arrival time                           1.150    
  -------------------------------------------------------------------
                         slack                                  0.034    

Slack (MET) :             0.034ns  (arrival time - required time)
  Source:                 eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/load_count_pipe_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_rx  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/byte_wide_ram[5].header_field_dist_ram/DP/WADR2
                            (rising edge-triggered cell RAMD64E clocked by mii_rx_clk_i  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             mii_rx_clk_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mii_rx_clk_i rise@0.000ns - clk_rx rise@0.000ns)
  Data Path Delay:        0.339ns  (logic 0.141ns (41.574%)  route 0.198ns (58.426%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.299ns
    Source Clock Delay      (SCD):    0.811ns
    Clock Pessimism Removal (CPR):    0.472ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_rx rise edge)     0.000     0.000 r  
    F15                                               0.000     0.000 r  mii_rx_clk_i (IN)
                         net (fo=0)                   0.000     0.000    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk
    F15                  IBUF (Prop_ibuf_I_O)         0.250     0.250 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk_ibuf_i/O
                         net (fo=1, routed)           0.206     0.456    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk_ibuf
    BUFR_X0Y4            BUFR (Prop_bufr_I_O)         0.092     0.548 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/bufr_mii_rx_clk/O
                         net (fo=565, routed)         0.263     0.811    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/rx_axi_clk
    SLICE_X4Y60          FDRE                                         r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/load_count_pipe_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y60          FDRE (Prop_fdre_C_Q)         0.141     0.952 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/load_count_pipe_reg[2]/Q
                         net (fo=25, routed)          0.198     1.150    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/byte_wide_ram[5].header_field_dist_ram/A2
    SLICE_X6Y60          RAMD64E                                      r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/byte_wide_ram[5].header_field_dist_ram/DP/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock mii_rx_clk_i rise edge)
                                                      0.000     0.000 r  
    F15                                               0.000     0.000 r  mii_rx_clk_i (IN)
                         net (fo=0)                   0.000     0.000    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk
    F15                  IBUF (Prop_ibuf_I_O)         0.438     0.438 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk_ibuf_i/O
                         net (fo=1, routed)           0.311     0.749    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk_ibuf
    BUFR_X0Y4            BUFR (Prop_bufr_I_O)         0.254     1.003 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/bufr_mii_rx_clk/O
                         net (fo=565, routed)         0.296     1.299    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/byte_wide_ram[5].header_field_dist_ram/WCLK
    SLICE_X6Y60          RAMD64E                                      r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/byte_wide_ram[5].header_field_dist_ram/DP/CLK
                         clock pessimism             -0.472     0.827    
                         clock uncertainty            0.035     0.863    
    SLICE_X6Y60          RAMD64E (Hold_ramd64e_CLK_WADR2)
                                                      0.254     1.117    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/byte_wide_ram[5].header_field_dist_ram/DP
  -------------------------------------------------------------------
                         required time                         -1.117    
                         arrival time                           1.150    
  -------------------------------------------------------------------
                         slack                                  0.034    

Slack (MET) :             0.034ns  (arrival time - required time)
  Source:                 eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/load_count_pipe_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_rx  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/byte_wide_ram[5].header_field_dist_ram/SP/WADR2
                            (rising edge-triggered cell RAMD64E clocked by mii_rx_clk_i  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             mii_rx_clk_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mii_rx_clk_i rise@0.000ns - clk_rx rise@0.000ns)
  Data Path Delay:        0.339ns  (logic 0.141ns (41.574%)  route 0.198ns (58.426%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.299ns
    Source Clock Delay      (SCD):    0.811ns
    Clock Pessimism Removal (CPR):    0.472ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_rx rise edge)     0.000     0.000 r  
    F15                                               0.000     0.000 r  mii_rx_clk_i (IN)
                         net (fo=0)                   0.000     0.000    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk
    F15                  IBUF (Prop_ibuf_I_O)         0.250     0.250 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk_ibuf_i/O
                         net (fo=1, routed)           0.206     0.456    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk_ibuf
    BUFR_X0Y4            BUFR (Prop_bufr_I_O)         0.092     0.548 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/bufr_mii_rx_clk/O
                         net (fo=565, routed)         0.263     0.811    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/rx_axi_clk
    SLICE_X4Y60          FDRE                                         r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/load_count_pipe_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y60          FDRE (Prop_fdre_C_Q)         0.141     0.952 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/load_count_pipe_reg[2]/Q
                         net (fo=25, routed)          0.198     1.150    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/byte_wide_ram[5].header_field_dist_ram/A2
    SLICE_X6Y60          RAMD64E                                      r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/byte_wide_ram[5].header_field_dist_ram/SP/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock mii_rx_clk_i rise edge)
                                                      0.000     0.000 r  
    F15                                               0.000     0.000 r  mii_rx_clk_i (IN)
                         net (fo=0)                   0.000     0.000    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk
    F15                  IBUF (Prop_ibuf_I_O)         0.438     0.438 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk_ibuf_i/O
                         net (fo=1, routed)           0.311     0.749    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk_ibuf
    BUFR_X0Y4            BUFR (Prop_bufr_I_O)         0.254     1.003 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/bufr_mii_rx_clk/O
                         net (fo=565, routed)         0.296     1.299    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/byte_wide_ram[5].header_field_dist_ram/WCLK
    SLICE_X6Y60          RAMD64E                                      r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/byte_wide_ram[5].header_field_dist_ram/SP/CLK
                         clock pessimism             -0.472     0.827    
                         clock uncertainty            0.035     0.863    
    SLICE_X6Y60          RAMD64E (Hold_ramd64e_CLK_WADR2)
                                                      0.254     1.117    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/byte_wide_ram[5].header_field_dist_ram/SP
  -------------------------------------------------------------------
                         required time                         -1.117    
                         arrival time                           1.150    
  -------------------------------------------------------------------
                         slack                                  0.034    

Slack (MET) :             0.045ns  (arrival time - required time)
  Source:                 eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/load_wr_data_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_rx  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/byte_wide_ram[3].header_field_dist_ram/SP/I
                            (rising edge-triggered cell RAMD64E clocked by mii_rx_clk_i  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             mii_rx_clk_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mii_rx_clk_i rise@0.000ns - clk_rx rise@0.000ns)
  Data Path Delay:        0.242ns  (logic 0.141ns (58.263%)  route 0.101ns (41.737%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.300ns
    Source Clock Delay      (SCD):    0.812ns
    Clock Pessimism Removal (CPR):    0.472ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_rx rise edge)     0.000     0.000 r  
    F15                                               0.000     0.000 r  mii_rx_clk_i (IN)
                         net (fo=0)                   0.000     0.000    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk
    F15                  IBUF (Prop_ibuf_I_O)         0.250     0.250 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk_ibuf_i/O
                         net (fo=1, routed)           0.206     0.456    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk_ibuf
    BUFR_X0Y4            BUFR (Prop_bufr_I_O)         0.092     0.548 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/bufr_mii_rx_clk/O
                         net (fo=565, routed)         0.264     0.812    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/rx_axi_clk
    SLICE_X5Y59          FDRE                                         r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/load_wr_data_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y59          FDRE (Prop_fdre_C_Q)         0.141     0.953 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/load_wr_data_reg[3]/Q
                         net (fo=2, routed)           0.101     1.054    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/byte_wide_ram[3].header_field_dist_ram/D
    SLICE_X6Y59          RAMD64E                                      r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/byte_wide_ram[3].header_field_dist_ram/SP/I
  -------------------------------------------------------------------    -------------------

                         (clock mii_rx_clk_i rise edge)
                                                      0.000     0.000 r  
    F15                                               0.000     0.000 r  mii_rx_clk_i (IN)
                         net (fo=0)                   0.000     0.000    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk
    F15                  IBUF (Prop_ibuf_I_O)         0.438     0.438 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk_ibuf_i/O
                         net (fo=1, routed)           0.311     0.749    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk_ibuf
    BUFR_X0Y4            BUFR (Prop_bufr_I_O)         0.254     1.003 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/bufr_mii_rx_clk/O
                         net (fo=565, routed)         0.297     1.300    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/byte_wide_ram[3].header_field_dist_ram/WCLK
    SLICE_X6Y59          RAMD64E                                      r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/byte_wide_ram[3].header_field_dist_ram/SP/CLK
                         clock pessimism             -0.472     0.828    
                         clock uncertainty            0.035     0.864    
    SLICE_X6Y59          RAMD64E (Hold_ramd64e_CLK_I)
                                                      0.146     1.010    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/byte_wide_ram[3].header_field_dist_ram/SP
  -------------------------------------------------------------------
                         required time                         -1.010    
                         arrival time                           1.054    
  -------------------------------------------------------------------
                         slack                                  0.045    

Slack (MET) :             0.045ns  (arrival time - required time)
  Source:                 eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/load_wr_data_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_rx  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/byte_wide_ram[5].header_field_dist_ram/SP/I
                            (rising edge-triggered cell RAMD64E clocked by mii_rx_clk_i  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             mii_rx_clk_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mii_rx_clk_i rise@0.000ns - clk_rx rise@0.000ns)
  Data Path Delay:        0.242ns  (logic 0.141ns (58.263%)  route 0.101ns (41.737%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.299ns
    Source Clock Delay      (SCD):    0.811ns
    Clock Pessimism Removal (CPR):    0.472ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_rx rise edge)     0.000     0.000 r  
    F15                                               0.000     0.000 r  mii_rx_clk_i (IN)
                         net (fo=0)                   0.000     0.000    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk
    F15                  IBUF (Prop_ibuf_I_O)         0.250     0.250 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk_ibuf_i/O
                         net (fo=1, routed)           0.206     0.456    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk_ibuf
    BUFR_X0Y4            BUFR (Prop_bufr_I_O)         0.092     0.548 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/bufr_mii_rx_clk/O
                         net (fo=565, routed)         0.263     0.811    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/rx_axi_clk
    SLICE_X5Y60          FDRE                                         r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/load_wr_data_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y60          FDRE (Prop_fdre_C_Q)         0.141     0.952 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/load_wr_data_reg[5]/Q
                         net (fo=2, routed)           0.101     1.053    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/byte_wide_ram[5].header_field_dist_ram/D
    SLICE_X6Y60          RAMD64E                                      r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/byte_wide_ram[5].header_field_dist_ram/SP/I
  -------------------------------------------------------------------    -------------------

                         (clock mii_rx_clk_i rise edge)
                                                      0.000     0.000 r  
    F15                                               0.000     0.000 r  mii_rx_clk_i (IN)
                         net (fo=0)                   0.000     0.000    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk
    F15                  IBUF (Prop_ibuf_I_O)         0.438     0.438 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk_ibuf_i/O
                         net (fo=1, routed)           0.311     0.749    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk_ibuf
    BUFR_X0Y4            BUFR (Prop_bufr_I_O)         0.254     1.003 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/bufr_mii_rx_clk/O
                         net (fo=565, routed)         0.296     1.299    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/byte_wide_ram[5].header_field_dist_ram/WCLK
    SLICE_X6Y60          RAMD64E                                      r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/byte_wide_ram[5].header_field_dist_ram/SP/CLK
                         clock pessimism             -0.472     0.827    
                         clock uncertainty            0.035     0.863    
    SLICE_X6Y60          RAMD64E (Hold_ramd64e_CLK_I)
                                                      0.146     1.009    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/byte_wide_ram[5].header_field_dist_ram/SP
  -------------------------------------------------------------------
                         required time                         -1.009    
                         arrival time                           1.053    
  -------------------------------------------------------------------
                         slack                                  0.045    

Slack (MET) :             0.045ns  (arrival time - required time)
  Source:                 eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/load_wr_data_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_rx  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/byte_wide_ram[7].header_field_dist_ram/SP/I
                            (rising edge-triggered cell RAMD64E clocked by mii_rx_clk_i  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             mii_rx_clk_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mii_rx_clk_i rise@0.000ns - clk_rx rise@0.000ns)
  Data Path Delay:        0.242ns  (logic 0.141ns (58.263%)  route 0.101ns (41.737%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.299ns
    Source Clock Delay      (SCD):    0.811ns
    Clock Pessimism Removal (CPR):    0.472ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_rx rise edge)     0.000     0.000 r  
    F15                                               0.000     0.000 r  mii_rx_clk_i (IN)
                         net (fo=0)                   0.000     0.000    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk
    F15                  IBUF (Prop_ibuf_I_O)         0.250     0.250 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk_ibuf_i/O
                         net (fo=1, routed)           0.206     0.456    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk_ibuf
    BUFR_X0Y4            BUFR (Prop_bufr_I_O)         0.092     0.548 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/bufr_mii_rx_clk/O
                         net (fo=565, routed)         0.263     0.811    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/rx_axi_clk
    SLICE_X1Y60          FDRE                                         r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/load_wr_data_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y60          FDRE (Prop_fdre_C_Q)         0.141     0.952 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/load_wr_data_reg[7]/Q
                         net (fo=2, routed)           0.101     1.053    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/byte_wide_ram[7].header_field_dist_ram/D
    SLICE_X2Y60          RAMD64E                                      r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/byte_wide_ram[7].header_field_dist_ram/SP/I
  -------------------------------------------------------------------    -------------------

                         (clock mii_rx_clk_i rise edge)
                                                      0.000     0.000 r  
    F15                                               0.000     0.000 r  mii_rx_clk_i (IN)
                         net (fo=0)                   0.000     0.000    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk
    F15                  IBUF (Prop_ibuf_I_O)         0.438     0.438 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk_ibuf_i/O
                         net (fo=1, routed)           0.311     0.749    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk_ibuf
    BUFR_X0Y4            BUFR (Prop_bufr_I_O)         0.254     1.003 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/bufr_mii_rx_clk/O
                         net (fo=565, routed)         0.296     1.299    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/byte_wide_ram[7].header_field_dist_ram/WCLK
    SLICE_X2Y60          RAMD64E                                      r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/byte_wide_ram[7].header_field_dist_ram/SP/CLK
                         clock pessimism             -0.472     0.827    
                         clock uncertainty            0.035     0.863    
    SLICE_X2Y60          RAMD64E (Hold_ramd64e_CLK_I)
                                                      0.146     1.009    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/byte_wide_ram[7].header_field_dist_ram/SP
  -------------------------------------------------------------------
                         required time                         -1.009    
                         arrival time                           1.053    
  -------------------------------------------------------------------
                         slack                                  0.045    

Slack (MET) :             0.048ns  (arrival time - required time)
  Source:                 eth_mac_block_1/user_side_FIFO/rx_fifo_i/wr_data_bram_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_rx  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            eth_mac_block_1/user_side_FIFO/rx_fifo_i/rx_ramgen_i/mem_reg/DIADI[0]
                            (rising edge-triggered cell RAMB36E1 clocked by mii_rx_clk_i  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             mii_rx_clk_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mii_rx_clk_i rise@0.000ns - clk_rx rise@0.000ns)
  Data Path Delay:        0.428ns  (logic 0.164ns (38.305%)  route 0.264ns (61.695%))
  Logic Levels:           0  
  Clock Path Skew:        0.048ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.353ns
    Source Clock Delay      (SCD):    0.830ns
    Clock Pessimism Removal (CPR):    0.474ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_rx rise edge)     0.000     0.000 r  
    F15                                               0.000     0.000 r  mii_rx_clk_i (IN)
                         net (fo=0)                   0.000     0.000    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk
    F15                  IBUF (Prop_ibuf_I_O)         0.250     0.250 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk_ibuf_i/O
                         net (fo=1, routed)           0.206     0.456    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk_ibuf
    BUFR_X0Y4            BUFR (Prop_bufr_I_O)         0.092     0.548 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/bufr_mii_rx_clk/O
                         net (fo=565, routed)         0.282     0.830    eth_mac_block_1/user_side_FIFO/rx_fifo_i/rx_mac_aclk
    SLICE_X8Y66          FDRE                                         r  eth_mac_block_1/user_side_FIFO/rx_fifo_i/wr_data_bram_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y66          FDRE (Prop_fdre_C_Q)         0.164     0.994 r  eth_mac_block_1/user_side_FIFO/rx_fifo_i/wr_data_bram_reg[0]/Q
                         net (fo=1, routed)           0.264     1.258    eth_mac_block_1/user_side_FIFO/rx_fifo_i/rx_ramgen_i/a_din[0]
    RAMB36_X0Y14         RAMB36E1                                     r  eth_mac_block_1/user_side_FIFO/rx_fifo_i/rx_ramgen_i/mem_reg/DIADI[0]
  -------------------------------------------------------------------    -------------------

                         (clock mii_rx_clk_i rise edge)
                                                      0.000     0.000 r  
    F15                                               0.000     0.000 r  mii_rx_clk_i (IN)
                         net (fo=0)                   0.000     0.000    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk
    F15                  IBUF (Prop_ibuf_I_O)         0.438     0.438 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk_ibuf_i/O
                         net (fo=1, routed)           0.311     0.749    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk_ibuf
    BUFR_X0Y4            BUFR (Prop_bufr_I_O)         0.254     1.003 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/bufr_mii_rx_clk/O
                         net (fo=565, routed)         0.349     1.353    eth_mac_block_1/user_side_FIFO/rx_fifo_i/rx_ramgen_i/a_clk
    RAMB36_X0Y14         RAMB36E1                                     r  eth_mac_block_1/user_side_FIFO/rx_fifo_i/rx_ramgen_i/mem_reg/CLKARDCLK
                         clock pessimism             -0.474     0.879    
                         clock uncertainty            0.035     0.914    
    RAMB36_X0Y14         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[0])
                                                      0.296     1.210    eth_mac_block_1/user_side_FIFO/rx_fifo_i/rx_ramgen_i/mem_reg
  -------------------------------------------------------------------
                         required time                         -1.210    
                         arrival time                           1.258    
  -------------------------------------------------------------------
                         slack                                  0.048    

Slack (MET) :             0.049ns  (arrival time - required time)
  Source:                 eth_mac_block_1/user_side_FIFO/rx_fifo_i/wr_data_bram_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_rx  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            eth_mac_block_1/user_side_FIFO/rx_fifo_i/rx_ramgen_i/mem_reg/DIADI[4]
                            (rising edge-triggered cell RAMB36E1 clocked by mii_rx_clk_i  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             mii_rx_clk_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mii_rx_clk_i rise@0.000ns - clk_rx rise@0.000ns)
  Data Path Delay:        0.376ns  (logic 0.148ns (39.410%)  route 0.228ns (60.590%))
  Logic Levels:           0  
  Clock Path Skew:        0.048ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.353ns
    Source Clock Delay      (SCD):    0.830ns
    Clock Pessimism Removal (CPR):    0.474ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_rx rise edge)     0.000     0.000 r  
    F15                                               0.000     0.000 r  mii_rx_clk_i (IN)
                         net (fo=0)                   0.000     0.000    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk
    F15                  IBUF (Prop_ibuf_I_O)         0.250     0.250 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk_ibuf_i/O
                         net (fo=1, routed)           0.206     0.456    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk_ibuf
    BUFR_X0Y4            BUFR (Prop_bufr_I_O)         0.092     0.548 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/bufr_mii_rx_clk/O
                         net (fo=565, routed)         0.282     0.830    eth_mac_block_1/user_side_FIFO/rx_fifo_i/rx_mac_aclk
    SLICE_X8Y66          FDRE                                         r  eth_mac_block_1/user_side_FIFO/rx_fifo_i/wr_data_bram_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y66          FDRE (Prop_fdre_C_Q)         0.148     0.978 r  eth_mac_block_1/user_side_FIFO/rx_fifo_i/wr_data_bram_reg[4]/Q
                         net (fo=1, routed)           0.228     1.206    eth_mac_block_1/user_side_FIFO/rx_fifo_i/rx_ramgen_i/a_din[4]
    RAMB36_X0Y14         RAMB36E1                                     r  eth_mac_block_1/user_side_FIFO/rx_fifo_i/rx_ramgen_i/mem_reg/DIADI[4]
  -------------------------------------------------------------------    -------------------

                         (clock mii_rx_clk_i rise edge)
                                                      0.000     0.000 r  
    F15                                               0.000     0.000 r  mii_rx_clk_i (IN)
                         net (fo=0)                   0.000     0.000    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk
    F15                  IBUF (Prop_ibuf_I_O)         0.438     0.438 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk_ibuf_i/O
                         net (fo=1, routed)           0.311     0.749    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk_ibuf
    BUFR_X0Y4            BUFR (Prop_bufr_I_O)         0.254     1.003 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/bufr_mii_rx_clk/O
                         net (fo=565, routed)         0.349     1.353    eth_mac_block_1/user_side_FIFO/rx_fifo_i/rx_ramgen_i/a_clk
    RAMB36_X0Y14         RAMB36E1                                     r  eth_mac_block_1/user_side_FIFO/rx_fifo_i/rx_ramgen_i/mem_reg/CLKARDCLK
                         clock pessimism             -0.474     0.879    
                         clock uncertainty            0.035     0.914    
    RAMB36_X0Y14         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[4])
                                                      0.243     1.157    eth_mac_block_1/user_side_FIFO/rx_fifo_i/rx_ramgen_i/mem_reg
  -------------------------------------------------------------------
                         required time                         -1.157    
                         arrival time                           1.206    
  -------------------------------------------------------------------
                         slack                                  0.049    

Slack (MET) :             0.074ns  (arrival time - required time)
  Source:                 eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/load_count_pipe_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_rx  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/byte_wide_ram[4].header_field_dist_ram/DP/WADR1
                            (rising edge-triggered cell RAMD64E clocked by mii_rx_clk_i  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             mii_rx_clk_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mii_rx_clk_i rise@0.000ns - clk_rx rise@0.000ns)
  Data Path Delay:        0.434ns  (logic 0.141ns (32.473%)  route 0.293ns (67.527%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.299ns
    Source Clock Delay      (SCD):    0.811ns
    Clock Pessimism Removal (CPR):    0.472ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_rx rise edge)     0.000     0.000 r  
    F15                                               0.000     0.000 r  mii_rx_clk_i (IN)
                         net (fo=0)                   0.000     0.000    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk
    F15                  IBUF (Prop_ibuf_I_O)         0.250     0.250 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk_ibuf_i/O
                         net (fo=1, routed)           0.206     0.456    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk_ibuf
    BUFR_X0Y4            BUFR (Prop_bufr_I_O)         0.092     0.548 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/bufr_mii_rx_clk/O
                         net (fo=565, routed)         0.263     0.811    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/rx_axi_clk
    SLICE_X4Y60          FDRE                                         r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/load_count_pipe_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y60          FDRE (Prop_fdre_C_Q)         0.141     0.952 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/load_count_pipe_reg[1]/Q
                         net (fo=25, routed)          0.293     1.245    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/byte_wide_ram[4].header_field_dist_ram/A1
    SLICE_X6Y60          RAMD64E                                      r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/byte_wide_ram[4].header_field_dist_ram/DP/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock mii_rx_clk_i rise edge)
                                                      0.000     0.000 r  
    F15                                               0.000     0.000 r  mii_rx_clk_i (IN)
                         net (fo=0)                   0.000     0.000    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk
    F15                  IBUF (Prop_ibuf_I_O)         0.438     0.438 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk_ibuf_i/O
                         net (fo=1, routed)           0.311     0.749    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk_ibuf
    BUFR_X0Y4            BUFR (Prop_bufr_I_O)         0.254     1.003 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/bufr_mii_rx_clk/O
                         net (fo=565, routed)         0.296     1.299    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/byte_wide_ram[4].header_field_dist_ram/WCLK
    SLICE_X6Y60          RAMD64E                                      r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/byte_wide_ram[4].header_field_dist_ram/DP/CLK
                         clock pessimism             -0.472     0.827    
                         clock uncertainty            0.035     0.863    
    SLICE_X6Y60          RAMD64E (Hold_ramd64e_CLK_WADR1)
                                                      0.309     1.172    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/byte_wide_ram[4].header_field_dist_ram/DP
  -------------------------------------------------------------------
                         required time                         -1.172    
                         arrival time                           1.245    
  -------------------------------------------------------------------
                         slack                                  0.074    





---------------------------------------------------------------------------------------------------
From Clock:  s_sysclk_x2_in
  To Clock:  mii_rx_clk_i

Setup :            0  Failing Endpoints,  Worst Slack        4.531ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.144ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.531ns  (required time - arrival time)
  Source:                 eth_mac_block_1/user_side_FIFO/rx_fifo_i/rd_addr_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by s_sysclk_x2_in  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            eth_mac_block_1/user_side_FIFO/rx_fifo_i/wr_rd_addr_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by mii_rx_clk_i  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             mii_rx_clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (mii_rx_clk_i rise@40.000ns - s_sysclk_x2_in rise@32.000ns)
  Data Path Delay:        1.175ns  (logic 0.518ns (44.076%)  route 0.657ns (55.924%))
  Logic Levels:           0  
  Clock Path Skew:        -1.988ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.111ns = ( 43.111 - 40.000 ) 
    Source Clock Delay      (SCD):    5.099ns = ( 37.099 - 32.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.247ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.148ns
    Phase Error              (PE):    0.165ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_sysclk_x2_in rise edge)
                                                     32.000    32.000 r  
    E3                                                0.000    32.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000    32.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         1.489    33.489 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           1.967    35.455    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    35.551 r  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.577    37.129    Inst_system_clocks/sysclk_p
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.333    33.796 r  Inst_system_clocks/MMCME2_ADV_TX_PLL/CLKOUT1
                         net (fo=1, routed)           1.661    35.457    Inst_system_clocks/s_sysclk_x2_in
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    35.553 r  Inst_system_clocks/BUFG_SYS_CLK_x2/O
                         net (fo=3059, routed)        1.546    37.099    eth_mac_block_1/user_side_FIFO/rx_fifo_i/rx_fifo_aclk
    SLICE_X8Y68          FDRE                                         r  eth_mac_block_1/user_side_FIFO/rx_fifo_i/rd_addr_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y68          FDRE (Prop_fdre_C_Q)         0.518    37.617 r  eth_mac_block_1/user_side_FIFO/rx_fifo_i/rd_addr_reg[7]/Q
                         net (fo=3, routed)           0.657    38.275    eth_mac_block_1/user_side_FIFO/rx_fifo_i/rd_addr_reg[7]
    SLICE_X11Y69         FDRE                                         r  eth_mac_block_1/user_side_FIFO/rx_fifo_i/wr_rd_addr_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock mii_rx_clk_i rise edge)
                                                     40.000    40.000 r  
    F15                                               0.000    40.000 r  mii_rx_clk_i (IN)
                         net (fo=0)                   0.000    40.000    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk
    F15                  IBUF (Prop_ibuf_I_O)         1.412    41.412 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk_ibuf_i/O
                         net (fo=1, routed)           0.459    41.871    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk_ibuf
    BUFR_X0Y4            BUFR (Prop_bufr_I_O)         0.486    42.356 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/bufr_mii_rx_clk/O
                         net (fo=565, routed)         0.755    43.111    eth_mac_block_1/user_side_FIFO/rx_fifo_i/rx_mac_aclk
    SLICE_X11Y69         FDRE                                         r  eth_mac_block_1/user_side_FIFO/rx_fifo_i/wr_rd_addr_reg[7]/C
                         clock pessimism              0.000    43.111    
                         clock uncertainty           -0.247    42.864    
    SLICE_X11Y69         FDRE (Setup_fdre_C_D)       -0.058    42.806    eth_mac_block_1/user_side_FIFO/rx_fifo_i/wr_rd_addr_reg[7]
  -------------------------------------------------------------------
                         required time                         42.806    
                         arrival time                         -38.275    
  -------------------------------------------------------------------
                         slack                                  4.531    

Slack (MET) :             4.564ns  (required time - arrival time)
  Source:                 eth_mac_block_1/user_side_FIFO/rx_fifo_i/update_addr_tog_reg/C
                            (rising edge-triggered cell FDRE clocked by s_sysclk_x2_in  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            eth_mac_block_1/user_side_FIFO/rx_fifo_i/sync_rd_addr_tog/data_sync_reg0/D
                            (rising edge-triggered cell FDRE clocked by mii_rx_clk_i  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             mii_rx_clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (mii_rx_clk_i rise@40.000ns - s_sysclk_x2_in rise@32.000ns)
  Data Path Delay:        1.107ns  (logic 0.518ns (46.782%)  route 0.589ns (53.218%))
  Logic Levels:           0  
  Clock Path Skew:        -1.986ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.113ns = ( 43.113 - 40.000 ) 
    Source Clock Delay      (SCD):    5.099ns = ( 37.099 - 32.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.247ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.148ns
    Phase Error              (PE):    0.165ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_sysclk_x2_in rise edge)
                                                     32.000    32.000 r  
    E3                                                0.000    32.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000    32.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         1.489    33.489 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           1.967    35.455    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    35.551 r  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.577    37.129    Inst_system_clocks/sysclk_p
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.333    33.796 r  Inst_system_clocks/MMCME2_ADV_TX_PLL/CLKOUT1
                         net (fo=1, routed)           1.661    35.457    Inst_system_clocks/s_sysclk_x2_in
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    35.553 r  Inst_system_clocks/BUFG_SYS_CLK_x2/O
                         net (fo=3059, routed)        1.546    37.099    eth_mac_block_1/user_side_FIFO/rx_fifo_i/rx_fifo_aclk
    SLICE_X12Y68         FDRE                                         r  eth_mac_block_1/user_side_FIFO/rx_fifo_i/update_addr_tog_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y68         FDRE (Prop_fdre_C_Q)         0.518    37.617 r  eth_mac_block_1/user_side_FIFO/rx_fifo_i/update_addr_tog_reg/Q
                         net (fo=2, routed)           0.589    38.207    eth_mac_block_1/user_side_FIFO/rx_fifo_i/sync_rd_addr_tog/data_in
    SLICE_X13Y69         FDRE                                         r  eth_mac_block_1/user_side_FIFO/rx_fifo_i/sync_rd_addr_tog/data_sync_reg0/D
  -------------------------------------------------------------------    -------------------

                         (clock mii_rx_clk_i rise edge)
                                                     40.000    40.000 r  
    F15                                               0.000    40.000 r  mii_rx_clk_i (IN)
                         net (fo=0)                   0.000    40.000    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk
    F15                  IBUF (Prop_ibuf_I_O)         1.412    41.412 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk_ibuf_i/O
                         net (fo=1, routed)           0.459    41.871    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk_ibuf
    BUFR_X0Y4            BUFR (Prop_bufr_I_O)         0.486    42.356 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/bufr_mii_rx_clk/O
                         net (fo=565, routed)         0.757    43.113    eth_mac_block_1/user_side_FIFO/rx_fifo_i/sync_rd_addr_tog/clk
    SLICE_X13Y69         FDRE                                         r  eth_mac_block_1/user_side_FIFO/rx_fifo_i/sync_rd_addr_tog/data_sync_reg0/C
                         clock pessimism              0.000    43.113    
                         clock uncertainty           -0.247    42.866    
    SLICE_X13Y69         FDRE (Setup_fdre_C_D)       -0.095    42.771    eth_mac_block_1/user_side_FIFO/rx_fifo_i/sync_rd_addr_tog/data_sync_reg0
  -------------------------------------------------------------------
                         required time                         42.771    
                         arrival time                         -38.207    
  -------------------------------------------------------------------
                         slack                                  4.564    

Slack (MET) :             4.671ns  (required time - arrival time)
  Source:                 eth_mac_block_1/user_side_FIFO/rx_fifo_i/rd_addr_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by s_sysclk_x2_in  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            eth_mac_block_1/user_side_FIFO/rx_fifo_i/wr_rd_addr_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by mii_rx_clk_i  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             mii_rx_clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (mii_rx_clk_i rise@40.000ns - s_sysclk_x2_in rise@32.000ns)
  Data Path Delay:        1.000ns  (logic 0.518ns (51.807%)  route 0.482ns (48.193%))
  Logic Levels:           0  
  Clock Path Skew:        -1.987ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.111ns = ( 43.111 - 40.000 ) 
    Source Clock Delay      (SCD):    5.098ns = ( 37.098 - 32.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.247ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.148ns
    Phase Error              (PE):    0.165ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_sysclk_x2_in rise edge)
                                                     32.000    32.000 r  
    E3                                                0.000    32.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000    32.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         1.489    33.489 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           1.967    35.455    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    35.551 r  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.577    37.129    Inst_system_clocks/sysclk_p
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.333    33.796 r  Inst_system_clocks/MMCME2_ADV_TX_PLL/CLKOUT1
                         net (fo=1, routed)           1.661    35.457    Inst_system_clocks/s_sysclk_x2_in
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    35.553 r  Inst_system_clocks/BUFG_SYS_CLK_x2/O
                         net (fo=3059, routed)        1.545    37.098    eth_mac_block_1/user_side_FIFO/rx_fifo_i/rx_fifo_aclk
    SLICE_X8Y69          FDRE                                         r  eth_mac_block_1/user_side_FIFO/rx_fifo_i/rd_addr_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y69          FDRE (Prop_fdre_C_Q)         0.518    37.616 r  eth_mac_block_1/user_side_FIFO/rx_fifo_i/rd_addr_reg[10]/Q
                         net (fo=3, routed)           0.482    38.098    eth_mac_block_1/user_side_FIFO/rx_fifo_i/rd_addr_reg[10]
    SLICE_X11Y69         FDRE                                         r  eth_mac_block_1/user_side_FIFO/rx_fifo_i/wr_rd_addr_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock mii_rx_clk_i rise edge)
                                                     40.000    40.000 r  
    F15                                               0.000    40.000 r  mii_rx_clk_i (IN)
                         net (fo=0)                   0.000    40.000    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk
    F15                  IBUF (Prop_ibuf_I_O)         1.412    41.412 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk_ibuf_i/O
                         net (fo=1, routed)           0.459    41.871    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk_ibuf
    BUFR_X0Y4            BUFR (Prop_bufr_I_O)         0.486    42.356 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/bufr_mii_rx_clk/O
                         net (fo=565, routed)         0.755    43.111    eth_mac_block_1/user_side_FIFO/rx_fifo_i/rx_mac_aclk
    SLICE_X11Y69         FDRE                                         r  eth_mac_block_1/user_side_FIFO/rx_fifo_i/wr_rd_addr_reg[10]/C
                         clock pessimism              0.000    43.111    
                         clock uncertainty           -0.247    42.864    
    SLICE_X11Y69         FDRE (Setup_fdre_C_D)       -0.095    42.769    eth_mac_block_1/user_side_FIFO/rx_fifo_i/wr_rd_addr_reg[10]
  -------------------------------------------------------------------
                         required time                         42.769    
                         arrival time                         -38.098    
  -------------------------------------------------------------------
                         slack                                  4.671    

Slack (MET) :             4.687ns  (required time - arrival time)
  Source:                 eth_mac_block_1/user_side_FIFO/rx_fifo_i/rd_addr_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by s_sysclk_x2_in  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            eth_mac_block_1/user_side_FIFO/rx_fifo_i/wr_rd_addr_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by mii_rx_clk_i  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             mii_rx_clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (mii_rx_clk_i rise@40.000ns - s_sysclk_x2_in rise@32.000ns)
  Data Path Delay:        1.032ns  (logic 0.518ns (50.217%)  route 0.514ns (49.783%))
  Logic Levels:           0  
  Clock Path Skew:        -1.987ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.111ns = ( 43.111 - 40.000 ) 
    Source Clock Delay      (SCD):    5.098ns = ( 37.098 - 32.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.247ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.148ns
    Phase Error              (PE):    0.165ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_sysclk_x2_in rise edge)
                                                     32.000    32.000 r  
    E3                                                0.000    32.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000    32.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         1.489    33.489 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           1.967    35.455    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    35.551 r  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.577    37.129    Inst_system_clocks/sysclk_p
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.333    33.796 r  Inst_system_clocks/MMCME2_ADV_TX_PLL/CLKOUT1
                         net (fo=1, routed)           1.661    35.457    Inst_system_clocks/s_sysclk_x2_in
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    35.553 r  Inst_system_clocks/BUFG_SYS_CLK_x2/O
                         net (fo=3059, routed)        1.545    37.098    eth_mac_block_1/user_side_FIFO/rx_fifo_i/rx_fifo_aclk
    SLICE_X8Y69          FDRE                                         r  eth_mac_block_1/user_side_FIFO/rx_fifo_i/rd_addr_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y69          FDRE (Prop_fdre_C_Q)         0.518    37.616 r  eth_mac_block_1/user_side_FIFO/rx_fifo_i/rd_addr_reg[8]/Q
                         net (fo=3, routed)           0.514    38.130    eth_mac_block_1/user_side_FIFO/rx_fifo_i/rd_addr_reg[8]
    SLICE_X11Y69         FDRE                                         r  eth_mac_block_1/user_side_FIFO/rx_fifo_i/wr_rd_addr_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock mii_rx_clk_i rise edge)
                                                     40.000    40.000 r  
    F15                                               0.000    40.000 r  mii_rx_clk_i (IN)
                         net (fo=0)                   0.000    40.000    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk
    F15                  IBUF (Prop_ibuf_I_O)         1.412    41.412 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk_ibuf_i/O
                         net (fo=1, routed)           0.459    41.871    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk_ibuf
    BUFR_X0Y4            BUFR (Prop_bufr_I_O)         0.486    42.356 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/bufr_mii_rx_clk/O
                         net (fo=565, routed)         0.755    43.111    eth_mac_block_1/user_side_FIFO/rx_fifo_i/rx_mac_aclk
    SLICE_X11Y69         FDRE                                         r  eth_mac_block_1/user_side_FIFO/rx_fifo_i/wr_rd_addr_reg[8]/C
                         clock pessimism              0.000    43.111    
                         clock uncertainty           -0.247    42.864    
    SLICE_X11Y69         FDRE (Setup_fdre_C_D)       -0.047    42.817    eth_mac_block_1/user_side_FIFO/rx_fifo_i/wr_rd_addr_reg[8]
  -------------------------------------------------------------------
                         required time                         42.817    
                         arrival time                         -38.130    
  -------------------------------------------------------------------
                         slack                                  4.687    

Slack (MET) :             4.688ns  (required time - arrival time)
  Source:                 eth_mac_block_1/user_side_FIFO/rx_fifo_i/rd_addr_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by s_sysclk_x2_in  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            eth_mac_block_1/user_side_FIFO/rx_fifo_i/wr_rd_addr_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by mii_rx_clk_i  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             mii_rx_clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (mii_rx_clk_i rise@40.000ns - s_sysclk_x2_in rise@32.000ns)
  Data Path Delay:        1.016ns  (logic 0.518ns (51.004%)  route 0.498ns (48.996%))
  Logic Levels:           0  
  Clock Path Skew:        -1.987ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.111ns = ( 43.111 - 40.000 ) 
    Source Clock Delay      (SCD):    5.098ns = ( 37.098 - 32.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.247ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.148ns
    Phase Error              (PE):    0.165ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_sysclk_x2_in rise edge)
                                                     32.000    32.000 r  
    E3                                                0.000    32.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000    32.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         1.489    33.489 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           1.967    35.455    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    35.551 r  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.577    37.129    Inst_system_clocks/sysclk_p
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.333    33.796 r  Inst_system_clocks/MMCME2_ADV_TX_PLL/CLKOUT1
                         net (fo=1, routed)           1.661    35.457    Inst_system_clocks/s_sysclk_x2_in
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    35.553 r  Inst_system_clocks/BUFG_SYS_CLK_x2/O
                         net (fo=3059, routed)        1.545    37.098    eth_mac_block_1/user_side_FIFO/rx_fifo_i/rx_fifo_aclk
    SLICE_X8Y69          FDRE                                         r  eth_mac_block_1/user_side_FIFO/rx_fifo_i/rd_addr_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y69          FDRE (Prop_fdre_C_Q)         0.518    37.616 r  eth_mac_block_1/user_side_FIFO/rx_fifo_i/rd_addr_reg[9]/Q
                         net (fo=3, routed)           0.498    38.114    eth_mac_block_1/user_side_FIFO/rx_fifo_i/rd_addr_reg[9]
    SLICE_X11Y69         FDRE                                         r  eth_mac_block_1/user_side_FIFO/rx_fifo_i/wr_rd_addr_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock mii_rx_clk_i rise edge)
                                                     40.000    40.000 r  
    F15                                               0.000    40.000 r  mii_rx_clk_i (IN)
                         net (fo=0)                   0.000    40.000    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk
    F15                  IBUF (Prop_ibuf_I_O)         1.412    41.412 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk_ibuf_i/O
                         net (fo=1, routed)           0.459    41.871    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk_ibuf
    BUFR_X0Y4            BUFR (Prop_bufr_I_O)         0.486    42.356 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/bufr_mii_rx_clk/O
                         net (fo=565, routed)         0.755    43.111    eth_mac_block_1/user_side_FIFO/rx_fifo_i/rx_mac_aclk
    SLICE_X11Y69         FDRE                                         r  eth_mac_block_1/user_side_FIFO/rx_fifo_i/wr_rd_addr_reg[9]/C
                         clock pessimism              0.000    43.111    
                         clock uncertainty           -0.247    42.864    
    SLICE_X11Y69         FDRE (Setup_fdre_C_D)       -0.062    42.802    eth_mac_block_1/user_side_FIFO/rx_fifo_i/wr_rd_addr_reg[9]
  -------------------------------------------------------------------
                         required time                         42.802    
                         arrival time                         -38.114    
  -------------------------------------------------------------------
                         slack                                  4.688    

Slack (MET) :             4.806ns  (required time - arrival time)
  Source:                 eth_mac_block_1/user_side_FIFO/rx_fifo_i/rd_addr_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by s_sysclk_x2_in  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            eth_mac_block_1/user_side_FIFO/rx_fifo_i/wr_rd_addr_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by mii_rx_clk_i  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             mii_rx_clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (mii_rx_clk_i rise@40.000ns - s_sysclk_x2_in rise@32.000ns)
  Data Path Delay:        0.898ns  (logic 0.518ns (57.700%)  route 0.380ns (42.300%))
  Logic Levels:           0  
  Clock Path Skew:        -1.988ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.111ns = ( 43.111 - 40.000 ) 
    Source Clock Delay      (SCD):    5.099ns = ( 37.099 - 32.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.247ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.148ns
    Phase Error              (PE):    0.165ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_sysclk_x2_in rise edge)
                                                     32.000    32.000 r  
    E3                                                0.000    32.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000    32.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         1.489    33.489 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           1.967    35.455    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    35.551 r  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.577    37.129    Inst_system_clocks/sysclk_p
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.333    33.796 r  Inst_system_clocks/MMCME2_ADV_TX_PLL/CLKOUT1
                         net (fo=1, routed)           1.661    35.457    Inst_system_clocks/s_sysclk_x2_in
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    35.553 r  Inst_system_clocks/BUFG_SYS_CLK_x2/O
                         net (fo=3059, routed)        1.546    37.099    eth_mac_block_1/user_side_FIFO/rx_fifo_i/rx_fifo_aclk
    SLICE_X8Y68          FDRE                                         r  eth_mac_block_1/user_side_FIFO/rx_fifo_i/rd_addr_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y68          FDRE (Prop_fdre_C_Q)         0.518    37.617 r  eth_mac_block_1/user_side_FIFO/rx_fifo_i/rd_addr_reg[6]/Q
                         net (fo=3, routed)           0.380    37.997    eth_mac_block_1/user_side_FIFO/rx_fifo_i/rd_addr_reg[6]
    SLICE_X11Y69         FDRE                                         r  eth_mac_block_1/user_side_FIFO/rx_fifo_i/wr_rd_addr_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock mii_rx_clk_i rise edge)
                                                     40.000    40.000 r  
    F15                                               0.000    40.000 r  mii_rx_clk_i (IN)
                         net (fo=0)                   0.000    40.000    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk
    F15                  IBUF (Prop_ibuf_I_O)         1.412    41.412 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk_ibuf_i/O
                         net (fo=1, routed)           0.459    41.871    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk_ibuf
    BUFR_X0Y4            BUFR (Prop_bufr_I_O)         0.486    42.356 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/bufr_mii_rx_clk/O
                         net (fo=565, routed)         0.755    43.111    eth_mac_block_1/user_side_FIFO/rx_fifo_i/rx_mac_aclk
    SLICE_X11Y69         FDRE                                         r  eth_mac_block_1/user_side_FIFO/rx_fifo_i/wr_rd_addr_reg[6]/C
                         clock pessimism              0.000    43.111    
                         clock uncertainty           -0.247    42.864    
    SLICE_X11Y69         FDRE (Setup_fdre_C_D)       -0.061    42.803    eth_mac_block_1/user_side_FIFO/rx_fifo_i/wr_rd_addr_reg[6]
  -------------------------------------------------------------------
                         required time                         42.803    
                         arrival time                         -37.997    
  -------------------------------------------------------------------
                         slack                                  4.806    

Slack (MET) :             4.835ns  (required time - arrival time)
  Source:                 eth_mac_block_1/user_side_FIFO/rx_fifo_i/rd_addr_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by s_sysclk_x2_in  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            eth_mac_block_1/user_side_FIFO/rx_fifo_i/wr_rd_addr_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by mii_rx_clk_i  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             mii_rx_clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (mii_rx_clk_i rise@40.000ns - s_sysclk_x2_in rise@32.000ns)
  Data Path Delay:        0.837ns  (logic 0.518ns (61.856%)  route 0.319ns (38.144%))
  Logic Levels:           0  
  Clock Path Skew:        -1.987ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.111ns = ( 43.111 - 40.000 ) 
    Source Clock Delay      (SCD):    5.098ns = ( 37.098 - 32.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.247ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.148ns
    Phase Error              (PE):    0.165ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_sysclk_x2_in rise edge)
                                                     32.000    32.000 r  
    E3                                                0.000    32.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000    32.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         1.489    33.489 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           1.967    35.455    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    35.551 r  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.577    37.129    Inst_system_clocks/sysclk_p
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.333    33.796 r  Inst_system_clocks/MMCME2_ADV_TX_PLL/CLKOUT1
                         net (fo=1, routed)           1.661    35.457    Inst_system_clocks/s_sysclk_x2_in
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    35.553 r  Inst_system_clocks/BUFG_SYS_CLK_x2/O
                         net (fo=3059, routed)        1.545    37.098    eth_mac_block_1/user_side_FIFO/rx_fifo_i/rx_fifo_aclk
    SLICE_X8Y69          FDRE                                         r  eth_mac_block_1/user_side_FIFO/rx_fifo_i/rd_addr_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y69          FDRE (Prop_fdre_C_Q)         0.518    37.616 r  eth_mac_block_1/user_side_FIFO/rx_fifo_i/rd_addr_reg[11]/Q
                         net (fo=3, routed)           0.319    37.936    eth_mac_block_1/user_side_FIFO/rx_fifo_i/rd_addr_reg[11]
    SLICE_X11Y69         FDRE                                         r  eth_mac_block_1/user_side_FIFO/rx_fifo_i/wr_rd_addr_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock mii_rx_clk_i rise edge)
                                                     40.000    40.000 r  
    F15                                               0.000    40.000 r  mii_rx_clk_i (IN)
                         net (fo=0)                   0.000    40.000    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk
    F15                  IBUF (Prop_ibuf_I_O)         1.412    41.412 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk_ibuf_i/O
                         net (fo=1, routed)           0.459    41.871    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk_ibuf
    BUFR_X0Y4            BUFR (Prop_bufr_I_O)         0.486    42.356 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/bufr_mii_rx_clk/O
                         net (fo=565, routed)         0.755    43.111    eth_mac_block_1/user_side_FIFO/rx_fifo_i/rx_mac_aclk
    SLICE_X11Y69         FDRE                                         r  eth_mac_block_1/user_side_FIFO/rx_fifo_i/wr_rd_addr_reg[11]/C
                         clock pessimism              0.000    43.111    
                         clock uncertainty           -0.247    42.864    
    SLICE_X11Y69         FDRE (Setup_fdre_C_D)       -0.093    42.771    eth_mac_block_1/user_side_FIFO/rx_fifo_i/wr_rd_addr_reg[11]
  -------------------------------------------------------------------
                         required time                         42.771    
                         arrival time                         -37.936    
  -------------------------------------------------------------------
                         slack                                  4.835    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.144ns  (arrival time - required time)
  Source:                 eth_mac_block_1/user_side_FIFO/rx_fifo_i/rd_addr_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by s_sysclk_x2_in  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            eth_mac_block_1/user_side_FIFO/rx_fifo_i/wr_rd_addr_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by mii_rx_clk_i  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             mii_rx_clk_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mii_rx_clk_i rise@0.000ns - s_sysclk_x2_in rise@0.000ns)
  Data Path Delay:        0.305ns  (logic 0.164ns (53.815%)  route 0.141ns (46.185%))
  Logic Levels:           0  
  Clock Path Skew:        -0.156ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.316ns
    Source Clock Delay      (SCD):    1.472ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.247ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.148ns
    Phase Error              (PE):    0.165ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_sysclk_x2_in rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000     0.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=22, routed)          0.551     1.464    Inst_system_clocks/sysclk_p
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.061     0.404 r  Inst_system_clocks/MMCME2_ADV_TX_PLL/CLKOUT1
                         net (fo=1, routed)           0.486     0.890    Inst_system_clocks/s_sysclk_x2_in
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.916 r  Inst_system_clocks/BUFG_SYS_CLK_x2/O
                         net (fo=3059, routed)        0.557     1.472    eth_mac_block_1/user_side_FIFO/rx_fifo_i/rx_fifo_aclk
    SLICE_X8Y68          FDRE                                         r  eth_mac_block_1/user_side_FIFO/rx_fifo_i/rd_addr_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y68          FDRE (Prop_fdre_C_Q)         0.164     1.636 r  eth_mac_block_1/user_side_FIFO/rx_fifo_i/rd_addr_reg[6]/Q
                         net (fo=3, routed)           0.141     1.777    eth_mac_block_1/user_side_FIFO/rx_fifo_i/rd_addr_reg[6]
    SLICE_X11Y69         FDRE                                         r  eth_mac_block_1/user_side_FIFO/rx_fifo_i/wr_rd_addr_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock mii_rx_clk_i rise edge)
                                                      0.000     0.000 r  
    F15                                               0.000     0.000 r  mii_rx_clk_i (IN)
                         net (fo=0)                   0.000     0.000    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk
    F15                  IBUF (Prop_ibuf_I_O)         0.438     0.438 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk_ibuf_i/O
                         net (fo=1, routed)           0.311     0.749    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk_ibuf
    BUFR_X0Y4            BUFR (Prop_bufr_I_O)         0.254     1.003 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/bufr_mii_rx_clk/O
                         net (fo=565, routed)         0.313     1.316    eth_mac_block_1/user_side_FIFO/rx_fifo_i/rx_mac_aclk
    SLICE_X11Y69         FDRE                                         r  eth_mac_block_1/user_side_FIFO/rx_fifo_i/wr_rd_addr_reg[6]/C
                         clock pessimism              0.000     1.316    
                         clock uncertainty            0.247     1.563    
    SLICE_X11Y69         FDRE (Hold_fdre_C_D)         0.070     1.633    eth_mac_block_1/user_side_FIFO/rx_fifo_i/wr_rd_addr_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.633    
                         arrival time                           1.777    
  -------------------------------------------------------------------
                         slack                                  0.144    

Slack (MET) :             0.155ns  (arrival time - required time)
  Source:                 eth_mac_block_1/user_side_FIFO/rx_fifo_i/rd_addr_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by s_sysclk_x2_in  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            eth_mac_block_1/user_side_FIFO/rx_fifo_i/wr_rd_addr_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by mii_rx_clk_i  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             mii_rx_clk_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mii_rx_clk_i rise@0.000ns - s_sysclk_x2_in rise@0.000ns)
  Data Path Delay:        0.294ns  (logic 0.164ns (55.700%)  route 0.130ns (44.300%))
  Logic Levels:           0  
  Clock Path Skew:        -0.155ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.316ns
    Source Clock Delay      (SCD):    1.471ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.247ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.148ns
    Phase Error              (PE):    0.165ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_sysclk_x2_in rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000     0.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=22, routed)          0.551     1.464    Inst_system_clocks/sysclk_p
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.061     0.404 r  Inst_system_clocks/MMCME2_ADV_TX_PLL/CLKOUT1
                         net (fo=1, routed)           0.486     0.890    Inst_system_clocks/s_sysclk_x2_in
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.916 r  Inst_system_clocks/BUFG_SYS_CLK_x2/O
                         net (fo=3059, routed)        0.556     1.471    eth_mac_block_1/user_side_FIFO/rx_fifo_i/rx_fifo_aclk
    SLICE_X8Y69          FDRE                                         r  eth_mac_block_1/user_side_FIFO/rx_fifo_i/rd_addr_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y69          FDRE (Prop_fdre_C_Q)         0.164     1.635 r  eth_mac_block_1/user_side_FIFO/rx_fifo_i/rd_addr_reg[11]/Q
                         net (fo=3, routed)           0.130     1.766    eth_mac_block_1/user_side_FIFO/rx_fifo_i/rd_addr_reg[11]
    SLICE_X11Y69         FDRE                                         r  eth_mac_block_1/user_side_FIFO/rx_fifo_i/wr_rd_addr_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock mii_rx_clk_i rise edge)
                                                      0.000     0.000 r  
    F15                                               0.000     0.000 r  mii_rx_clk_i (IN)
                         net (fo=0)                   0.000     0.000    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk
    F15                  IBUF (Prop_ibuf_I_O)         0.438     0.438 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk_ibuf_i/O
                         net (fo=1, routed)           0.311     0.749    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk_ibuf
    BUFR_X0Y4            BUFR (Prop_bufr_I_O)         0.254     1.003 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/bufr_mii_rx_clk/O
                         net (fo=565, routed)         0.313     1.316    eth_mac_block_1/user_side_FIFO/rx_fifo_i/rx_mac_aclk
    SLICE_X11Y69         FDRE                                         r  eth_mac_block_1/user_side_FIFO/rx_fifo_i/wr_rd_addr_reg[11]/C
                         clock pessimism              0.000     1.316    
                         clock uncertainty            0.247     1.563    
    SLICE_X11Y69         FDRE (Hold_fdre_C_D)         0.047     1.610    eth_mac_block_1/user_side_FIFO/rx_fifo_i/wr_rd_addr_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.610    
                         arrival time                           1.766    
  -------------------------------------------------------------------
                         slack                                  0.155    

Slack (MET) :             0.188ns  (arrival time - required time)
  Source:                 eth_mac_block_1/user_side_FIFO/rx_fifo_i/rd_addr_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by s_sysclk_x2_in  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            eth_mac_block_1/user_side_FIFO/rx_fifo_i/wr_rd_addr_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by mii_rx_clk_i  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             mii_rx_clk_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mii_rx_clk_i rise@0.000ns - s_sysclk_x2_in rise@0.000ns)
  Data Path Delay:        0.351ns  (logic 0.164ns (46.776%)  route 0.187ns (53.224%))
  Logic Levels:           0  
  Clock Path Skew:        -0.155ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.316ns
    Source Clock Delay      (SCD):    1.471ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.247ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.148ns
    Phase Error              (PE):    0.165ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_sysclk_x2_in rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000     0.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=22, routed)          0.551     1.464    Inst_system_clocks/sysclk_p
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.061     0.404 r  Inst_system_clocks/MMCME2_ADV_TX_PLL/CLKOUT1
                         net (fo=1, routed)           0.486     0.890    Inst_system_clocks/s_sysclk_x2_in
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.916 r  Inst_system_clocks/BUFG_SYS_CLK_x2/O
                         net (fo=3059, routed)        0.556     1.471    eth_mac_block_1/user_side_FIFO/rx_fifo_i/rx_fifo_aclk
    SLICE_X8Y69          FDRE                                         r  eth_mac_block_1/user_side_FIFO/rx_fifo_i/rd_addr_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y69          FDRE (Prop_fdre_C_Q)         0.164     1.635 r  eth_mac_block_1/user_side_FIFO/rx_fifo_i/rd_addr_reg[9]/Q
                         net (fo=3, routed)           0.187     1.822    eth_mac_block_1/user_side_FIFO/rx_fifo_i/rd_addr_reg[9]
    SLICE_X11Y69         FDRE                                         r  eth_mac_block_1/user_side_FIFO/rx_fifo_i/wr_rd_addr_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock mii_rx_clk_i rise edge)
                                                      0.000     0.000 r  
    F15                                               0.000     0.000 r  mii_rx_clk_i (IN)
                         net (fo=0)                   0.000     0.000    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk
    F15                  IBUF (Prop_ibuf_I_O)         0.438     0.438 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk_ibuf_i/O
                         net (fo=1, routed)           0.311     0.749    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk_ibuf
    BUFR_X0Y4            BUFR (Prop_bufr_I_O)         0.254     1.003 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/bufr_mii_rx_clk/O
                         net (fo=565, routed)         0.313     1.316    eth_mac_block_1/user_side_FIFO/rx_fifo_i/rx_mac_aclk
    SLICE_X11Y69         FDRE                                         r  eth_mac_block_1/user_side_FIFO/rx_fifo_i/wr_rd_addr_reg[9]/C
                         clock pessimism              0.000     1.316    
                         clock uncertainty            0.247     1.563    
    SLICE_X11Y69         FDRE (Hold_fdre_C_D)         0.071     1.634    eth_mac_block_1/user_side_FIFO/rx_fifo_i/wr_rd_addr_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.634    
                         arrival time                           1.822    
  -------------------------------------------------------------------
                         slack                                  0.188    

Slack (MET) :             0.189ns  (arrival time - required time)
  Source:                 eth_mac_block_1/user_side_FIFO/rx_fifo_i/rd_addr_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by s_sysclk_x2_in  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            eth_mac_block_1/user_side_FIFO/rx_fifo_i/wr_rd_addr_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by mii_rx_clk_i  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             mii_rx_clk_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mii_rx_clk_i rise@0.000ns - s_sysclk_x2_in rise@0.000ns)
  Data Path Delay:        0.356ns  (logic 0.164ns (46.128%)  route 0.192ns (53.872%))
  Logic Levels:           0  
  Clock Path Skew:        -0.155ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.316ns
    Source Clock Delay      (SCD):    1.471ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.247ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.148ns
    Phase Error              (PE):    0.165ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_sysclk_x2_in rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000     0.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=22, routed)          0.551     1.464    Inst_system_clocks/sysclk_p
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.061     0.404 r  Inst_system_clocks/MMCME2_ADV_TX_PLL/CLKOUT1
                         net (fo=1, routed)           0.486     0.890    Inst_system_clocks/s_sysclk_x2_in
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.916 r  Inst_system_clocks/BUFG_SYS_CLK_x2/O
                         net (fo=3059, routed)        0.556     1.471    eth_mac_block_1/user_side_FIFO/rx_fifo_i/rx_fifo_aclk
    SLICE_X8Y69          FDRE                                         r  eth_mac_block_1/user_side_FIFO/rx_fifo_i/rd_addr_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y69          FDRE (Prop_fdre_C_Q)         0.164     1.635 r  eth_mac_block_1/user_side_FIFO/rx_fifo_i/rd_addr_reg[8]/Q
                         net (fo=3, routed)           0.192     1.827    eth_mac_block_1/user_side_FIFO/rx_fifo_i/rd_addr_reg[8]
    SLICE_X11Y69         FDRE                                         r  eth_mac_block_1/user_side_FIFO/rx_fifo_i/wr_rd_addr_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock mii_rx_clk_i rise edge)
                                                      0.000     0.000 r  
    F15                                               0.000     0.000 r  mii_rx_clk_i (IN)
                         net (fo=0)                   0.000     0.000    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk
    F15                  IBUF (Prop_ibuf_I_O)         0.438     0.438 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk_ibuf_i/O
                         net (fo=1, routed)           0.311     0.749    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk_ibuf
    BUFR_X0Y4            BUFR (Prop_bufr_I_O)         0.254     1.003 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/bufr_mii_rx_clk/O
                         net (fo=565, routed)         0.313     1.316    eth_mac_block_1/user_side_FIFO/rx_fifo_i/rx_mac_aclk
    SLICE_X11Y69         FDRE                                         r  eth_mac_block_1/user_side_FIFO/rx_fifo_i/wr_rd_addr_reg[8]/C
                         clock pessimism              0.000     1.316    
                         clock uncertainty            0.247     1.563    
    SLICE_X11Y69         FDRE (Hold_fdre_C_D)         0.075     1.638    eth_mac_block_1/user_side_FIFO/rx_fifo_i/wr_rd_addr_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.638    
                         arrival time                           1.827    
  -------------------------------------------------------------------
                         slack                                  0.189    

Slack (MET) :             0.213ns  (arrival time - required time)
  Source:                 eth_mac_block_1/user_side_FIFO/rx_fifo_i/rd_addr_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by s_sysclk_x2_in  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            eth_mac_block_1/user_side_FIFO/rx_fifo_i/wr_rd_addr_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by mii_rx_clk_i  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             mii_rx_clk_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mii_rx_clk_i rise@0.000ns - s_sysclk_x2_in rise@0.000ns)
  Data Path Delay:        0.351ns  (logic 0.164ns (46.742%)  route 0.187ns (53.258%))
  Logic Levels:           0  
  Clock Path Skew:        -0.155ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.316ns
    Source Clock Delay      (SCD):    1.471ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.247ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.148ns
    Phase Error              (PE):    0.165ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_sysclk_x2_in rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000     0.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=22, routed)          0.551     1.464    Inst_system_clocks/sysclk_p
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.061     0.404 r  Inst_system_clocks/MMCME2_ADV_TX_PLL/CLKOUT1
                         net (fo=1, routed)           0.486     0.890    Inst_system_clocks/s_sysclk_x2_in
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.916 r  Inst_system_clocks/BUFG_SYS_CLK_x2/O
                         net (fo=3059, routed)        0.556     1.471    eth_mac_block_1/user_side_FIFO/rx_fifo_i/rx_fifo_aclk
    SLICE_X8Y69          FDRE                                         r  eth_mac_block_1/user_side_FIFO/rx_fifo_i/rd_addr_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y69          FDRE (Prop_fdre_C_Q)         0.164     1.635 r  eth_mac_block_1/user_side_FIFO/rx_fifo_i/rd_addr_reg[10]/Q
                         net (fo=3, routed)           0.187     1.822    eth_mac_block_1/user_side_FIFO/rx_fifo_i/rd_addr_reg[10]
    SLICE_X11Y69         FDRE                                         r  eth_mac_block_1/user_side_FIFO/rx_fifo_i/wr_rd_addr_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock mii_rx_clk_i rise edge)
                                                      0.000     0.000 r  
    F15                                               0.000     0.000 r  mii_rx_clk_i (IN)
                         net (fo=0)                   0.000     0.000    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk
    F15                  IBUF (Prop_ibuf_I_O)         0.438     0.438 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk_ibuf_i/O
                         net (fo=1, routed)           0.311     0.749    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk_ibuf
    BUFR_X0Y4            BUFR (Prop_bufr_I_O)         0.254     1.003 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/bufr_mii_rx_clk/O
                         net (fo=565, routed)         0.313     1.316    eth_mac_block_1/user_side_FIFO/rx_fifo_i/rx_mac_aclk
    SLICE_X11Y69         FDRE                                         r  eth_mac_block_1/user_side_FIFO/rx_fifo_i/wr_rd_addr_reg[10]/C
                         clock pessimism              0.000     1.316    
                         clock uncertainty            0.247     1.563    
    SLICE_X11Y69         FDRE (Hold_fdre_C_D)         0.046     1.609    eth_mac_block_1/user_side_FIFO/rx_fifo_i/wr_rd_addr_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.609    
                         arrival time                           1.822    
  -------------------------------------------------------------------
                         slack                                  0.213    

Slack (MET) :             0.233ns  (arrival time - required time)
  Source:                 eth_mac_block_1/user_side_FIFO/rx_fifo_i/update_addr_tog_reg/C
                            (rising edge-triggered cell FDRE clocked by s_sysclk_x2_in  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            eth_mac_block_1/user_side_FIFO/rx_fifo_i/sync_rd_addr_tog/data_sync_reg0/D
                            (rising edge-triggered cell FDRE clocked by mii_rx_clk_i  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             mii_rx_clk_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mii_rx_clk_i rise@0.000ns - s_sysclk_x2_in rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.164ns (44.055%)  route 0.208ns (55.945%))
  Logic Levels:           0  
  Clock Path Skew:        -0.154ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.318ns
    Source Clock Delay      (SCD):    1.472ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.247ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.148ns
    Phase Error              (PE):    0.165ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_sysclk_x2_in rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000     0.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=22, routed)          0.551     1.464    Inst_system_clocks/sysclk_p
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.061     0.404 r  Inst_system_clocks/MMCME2_ADV_TX_PLL/CLKOUT1
                         net (fo=1, routed)           0.486     0.890    Inst_system_clocks/s_sysclk_x2_in
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.916 r  Inst_system_clocks/BUFG_SYS_CLK_x2/O
                         net (fo=3059, routed)        0.557     1.472    eth_mac_block_1/user_side_FIFO/rx_fifo_i/rx_fifo_aclk
    SLICE_X12Y68         FDRE                                         r  eth_mac_block_1/user_side_FIFO/rx_fifo_i/update_addr_tog_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y68         FDRE (Prop_fdre_C_Q)         0.164     1.636 r  eth_mac_block_1/user_side_FIFO/rx_fifo_i/update_addr_tog_reg/Q
                         net (fo=2, routed)           0.208     1.845    eth_mac_block_1/user_side_FIFO/rx_fifo_i/sync_rd_addr_tog/data_in
    SLICE_X13Y69         FDRE                                         r  eth_mac_block_1/user_side_FIFO/rx_fifo_i/sync_rd_addr_tog/data_sync_reg0/D
  -------------------------------------------------------------------    -------------------

                         (clock mii_rx_clk_i rise edge)
                                                      0.000     0.000 r  
    F15                                               0.000     0.000 r  mii_rx_clk_i (IN)
                         net (fo=0)                   0.000     0.000    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk
    F15                  IBUF (Prop_ibuf_I_O)         0.438     0.438 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk_ibuf_i/O
                         net (fo=1, routed)           0.311     0.749    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk_ibuf
    BUFR_X0Y4            BUFR (Prop_bufr_I_O)         0.254     1.003 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/bufr_mii_rx_clk/O
                         net (fo=565, routed)         0.315     1.318    eth_mac_block_1/user_side_FIFO/rx_fifo_i/sync_rd_addr_tog/clk
    SLICE_X13Y69         FDRE                                         r  eth_mac_block_1/user_side_FIFO/rx_fifo_i/sync_rd_addr_tog/data_sync_reg0/C
                         clock pessimism              0.000     1.318    
                         clock uncertainty            0.247     1.565    
    SLICE_X13Y69         FDRE (Hold_fdre_C_D)         0.046     1.611    eth_mac_block_1/user_side_FIFO/rx_fifo_i/sync_rd_addr_tog/data_sync_reg0
  -------------------------------------------------------------------
                         required time                         -1.611    
                         arrival time                           1.845    
  -------------------------------------------------------------------
                         slack                                  0.233    

Slack (MET) :             0.250ns  (arrival time - required time)
  Source:                 eth_mac_block_1/user_side_FIFO/rx_fifo_i/rd_addr_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by s_sysclk_x2_in  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            eth_mac_block_1/user_side_FIFO/rx_fifo_i/wr_rd_addr_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by mii_rx_clk_i  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             mii_rx_clk_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mii_rx_clk_i rise@0.000ns - s_sysclk_x2_in rise@0.000ns)
  Data Path Delay:        0.413ns  (logic 0.164ns (39.686%)  route 0.249ns (60.314%))
  Logic Levels:           0  
  Clock Path Skew:        -0.156ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.316ns
    Source Clock Delay      (SCD):    1.472ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.247ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.148ns
    Phase Error              (PE):    0.165ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_sysclk_x2_in rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000     0.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=22, routed)          0.551     1.464    Inst_system_clocks/sysclk_p
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.061     0.404 r  Inst_system_clocks/MMCME2_ADV_TX_PLL/CLKOUT1
                         net (fo=1, routed)           0.486     0.890    Inst_system_clocks/s_sysclk_x2_in
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.916 r  Inst_system_clocks/BUFG_SYS_CLK_x2/O
                         net (fo=3059, routed)        0.557     1.472    eth_mac_block_1/user_side_FIFO/rx_fifo_i/rx_fifo_aclk
    SLICE_X8Y68          FDRE                                         r  eth_mac_block_1/user_side_FIFO/rx_fifo_i/rd_addr_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y68          FDRE (Prop_fdre_C_Q)         0.164     1.636 r  eth_mac_block_1/user_side_FIFO/rx_fifo_i/rd_addr_reg[7]/Q
                         net (fo=3, routed)           0.249     1.886    eth_mac_block_1/user_side_FIFO/rx_fifo_i/rd_addr_reg[7]
    SLICE_X11Y69         FDRE                                         r  eth_mac_block_1/user_side_FIFO/rx_fifo_i/wr_rd_addr_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock mii_rx_clk_i rise edge)
                                                      0.000     0.000 r  
    F15                                               0.000     0.000 r  mii_rx_clk_i (IN)
                         net (fo=0)                   0.000     0.000    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk
    F15                  IBUF (Prop_ibuf_I_O)         0.438     0.438 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk_ibuf_i/O
                         net (fo=1, routed)           0.311     0.749    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk_ibuf
    BUFR_X0Y4            BUFR (Prop_bufr_I_O)         0.254     1.003 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/bufr_mii_rx_clk/O
                         net (fo=565, routed)         0.313     1.316    eth_mac_block_1/user_side_FIFO/rx_fifo_i/rx_mac_aclk
    SLICE_X11Y69         FDRE                                         r  eth_mac_block_1/user_side_FIFO/rx_fifo_i/wr_rd_addr_reg[7]/C
                         clock pessimism              0.000     1.316    
                         clock uncertainty            0.247     1.563    
    SLICE_X11Y69         FDRE (Hold_fdre_C_D)         0.072     1.635    eth_mac_block_1/user_side_FIFO/rx_fifo_i/wr_rd_addr_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.635    
                         arrival time                           1.886    
  -------------------------------------------------------------------
                         slack                                  0.250    





---------------------------------------------------------------------------------------------------
From Clock:  clk_rx
  To Clock:  mii_tx_clk_i

Setup :            0  Failing Endpoints,  Worst Slack        4.898ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.898ns  (required time - arrival time)
  Source:                 eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/rx_pause/pause_req_to_tx_int_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_rx  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/tx_pause/sync_good_rx/data_sync_reg0/D
                            (rising edge-triggered cell FDRE clocked by mii_tx_clk_i  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             mii_tx_clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.000ns  (MaxDelay Path 6.000ns)
  Data Path Delay:        1.055ns  (logic 0.456ns (43.242%)  route 0.599ns (56.758%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 6.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y66                                      0.000     0.000 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/rx_pause/pause_req_to_tx_int_reg/C
    SLICE_X13Y66         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/rx_pause/pause_req_to_tx_int_reg/Q
                         net (fo=2, routed)           0.599     1.055    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/tx_pause/sync_good_rx/data_in
    SLICE_X14Y62         FDRE                                         r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/tx_pause/sync_good_rx/data_sync_reg0/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.000     6.000    
    SLICE_X14Y62         FDRE (Setup_fdre_C_D)       -0.047     5.953    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/tx_pause/sync_good_rx/data_sync_reg0
  -------------------------------------------------------------------
                         required time                          5.953    
                         arrival time                          -1.055    
  -------------------------------------------------------------------
                         slack                                  4.898    

Slack (MET) :             28.465ns  (required time - arrival time)
  Source:                 eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/rx_pause/pause_value_to_tx_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_rx  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/tx_pause/count_set_reg/D
                            (rising edge-triggered cell FDRE clocked by mii_tx_clk_i  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             mii_tx_clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            32.000ns  (MaxDelay Path 32.000ns)
  Data Path Delay:        3.612ns  (logic 0.952ns (26.356%)  route 2.660ns (73.644%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Timing Exception:       MaxDelay Path 32.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y63                                      0.000     0.000 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/rx_pause/pause_value_to_tx_reg[2]/C
    SLICE_X13Y63         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/rx_pause/pause_value_to_tx_reg[2]/Q
                         net (fo=2, routed)           0.692     1.148    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/rx_pause/Q[2]
    SLICE_X12Y63         LUT4 (Prop_lut4_I0_O)        0.124     1.272 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/rx_pause/count_set_i_7/O
                         net (fo=1, routed)           0.797     2.070    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/rx_pause/count_set_i_7_n_0
    SLICE_X13Y62         LUT5 (Prop_lut5_I4_O)        0.124     2.194 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/rx_pause/count_set_i_6/O
                         net (fo=1, routed)           0.433     2.627    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/rx_pause/count_set_i_6_n_0
    SLICE_X13Y62         LUT6 (Prop_lut6_I5_O)        0.124     2.751 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/rx_pause/count_set_i_3/O
                         net (fo=1, routed)           0.737     3.488    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/tx_pause/sync_good_rx/count_set_reg_0
    SLICE_X12Y59         LUT6 (Prop_lut6_I3_O)        0.124     3.612 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/tx_pause/sync_good_rx/count_set_i_1/O
                         net (fo=1, routed)           0.000     3.612    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/tx_pause/sync_good_rx_n_0
    SLICE_X12Y59         FDRE                                         r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/tx_pause/count_set_reg/D
  -------------------------------------------------------------------    -------------------

                         max delay                   32.000    32.000    
    SLICE_X12Y59         FDRE (Setup_fdre_C_D)        0.077    32.077    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/tx_pause/count_set_reg
  -------------------------------------------------------------------
                         required time                         32.077    
                         arrival time                          -3.612    
  -------------------------------------------------------------------
                         slack                                 28.465    

Slack (MET) :             30.124ns  (required time - arrival time)
  Source:                 eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/rx_pause/pause_value_to_tx_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_rx  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/tx_pause/pause_count_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by mii_tx_clk_i  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             mii_tx_clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            32.000ns  (MaxDelay Path 32.000ns)
  Data Path Delay:        1.908ns  (logic 0.779ns (40.834%)  route 1.129ns (59.166%))
  Logic Levels:           1  (LUT4=1)
  Timing Exception:       MaxDelay Path 32.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y62                                      0.000     0.000 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/rx_pause/pause_value_to_tx_reg[5]/C
    SLICE_X12Y62         FDRE (Prop_fdre_C_Q)         0.478     0.478 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/rx_pause/pause_value_to_tx_reg[5]/Q
                         net (fo=2, routed)           1.129     1.607    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/tx_pause/sync_good_rx/Q[5]
    SLICE_X11Y61         LUT4 (Prop_lut4_I0_O)        0.301     1.908 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/tx_pause/sync_good_rx/pause_count[5]_i_1/O
                         net (fo=1, routed)           0.000     1.908    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/tx_pause/sync_good_rx_n_15
    SLICE_X11Y61         FDRE                                         r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/tx_pause/pause_count_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   32.000    32.000    
    SLICE_X11Y61         FDRE (Setup_fdre_C_D)        0.032    32.032    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/tx_pause/pause_count_reg[5]
  -------------------------------------------------------------------
                         required time                         32.032    
                         arrival time                          -1.908    
  -------------------------------------------------------------------
                         slack                                 30.124    

Slack (MET) :             30.176ns  (required time - arrival time)
  Source:                 eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/rx_pause/pause_value_to_tx_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_rx  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/tx_pause/pause_count_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by mii_tx_clk_i  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             mii_tx_clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            32.000ns  (MaxDelay Path 32.000ns)
  Data Path Delay:        1.855ns  (logic 0.718ns (38.702%)  route 1.137ns (61.298%))
  Logic Levels:           1  (LUT4=1)
  Timing Exception:       MaxDelay Path 32.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y63                                      0.000     0.000 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/rx_pause/pause_value_to_tx_reg[3]/C
    SLICE_X13Y63         FDRE (Prop_fdre_C_Q)         0.419     0.419 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/rx_pause/pause_value_to_tx_reg[3]/Q
                         net (fo=2, routed)           1.137     1.556    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/tx_pause/sync_good_rx/Q[3]
    SLICE_X11Y61         LUT4 (Prop_lut4_I0_O)        0.299     1.855 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/tx_pause/sync_good_rx/pause_count[3]_i_1/O
                         net (fo=1, routed)           0.000     1.855    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/tx_pause/sync_good_rx_n_17
    SLICE_X11Y61         FDRE                                         r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/tx_pause/pause_count_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   32.000    32.000    
    SLICE_X11Y61         FDRE (Setup_fdre_C_D)        0.031    32.031    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/tx_pause/pause_count_reg[3]
  -------------------------------------------------------------------
                         required time                         32.031    
                         arrival time                          -1.855    
  -------------------------------------------------------------------
                         slack                                 30.176    

Slack (MET) :             30.350ns  (required time - arrival time)
  Source:                 eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/rx_pause/pause_value_to_tx_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_rx  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/tx_pause/pause_count_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by mii_tx_clk_i  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             mii_tx_clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            32.000ns  (MaxDelay Path 32.000ns)
  Data Path Delay:        1.679ns  (logic 0.773ns (46.034%)  route 0.906ns (53.966%))
  Logic Levels:           1  (LUT4=1)
  Timing Exception:       MaxDelay Path 32.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y62                                      0.000     0.000 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/rx_pause/pause_value_to_tx_reg[1]/C
    SLICE_X12Y62         FDRE (Prop_fdre_C_Q)         0.478     0.478 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/rx_pause/pause_value_to_tx_reg[1]/Q
                         net (fo=2, routed)           0.906     1.384    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/tx_pause/sync_good_rx/Q[1]
    SLICE_X11Y61         LUT4 (Prop_lut4_I0_O)        0.295     1.679 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/tx_pause/sync_good_rx/pause_count[1]_i_1/O
                         net (fo=1, routed)           0.000     1.679    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/tx_pause/sync_good_rx_n_19
    SLICE_X11Y61         FDRE                                         r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/tx_pause/pause_count_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   32.000    32.000    
    SLICE_X11Y61         FDRE (Setup_fdre_C_D)        0.029    32.029    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/tx_pause/pause_count_reg[1]
  -------------------------------------------------------------------
                         required time                         32.029    
                         arrival time                          -1.679    
  -------------------------------------------------------------------
                         slack                                 30.350    

Slack (MET) :             30.361ns  (required time - arrival time)
  Source:                 eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/rx_pause/pause_value_to_tx_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_rx  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/tx_pause/pause_count_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by mii_tx_clk_i  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             mii_tx_clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            32.000ns  (MaxDelay Path 32.000ns)
  Data Path Delay:        1.716ns  (logic 0.716ns (41.736%)  route 1.000ns (58.264%))
  Logic Levels:           1  (LUT4=1)
  Timing Exception:       MaxDelay Path 32.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y63                                      0.000     0.000 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/rx_pause/pause_value_to_tx_reg[6]/C
    SLICE_X13Y63         FDRE (Prop_fdre_C_Q)         0.419     0.419 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/rx_pause/pause_value_to_tx_reg[6]/Q
                         net (fo=2, routed)           1.000     1.419    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/tx_pause/sync_good_rx/Q[6]
    SLICE_X10Y61         LUT4 (Prop_lut4_I0_O)        0.297     1.716 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/tx_pause/sync_good_rx/pause_count[6]_i_1/O
                         net (fo=1, routed)           0.000     1.716    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/tx_pause/sync_good_rx_n_14
    SLICE_X10Y61         FDRE                                         r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/tx_pause/pause_count_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   32.000    32.000    
    SLICE_X10Y61         FDRE (Setup_fdre_C_D)        0.077    32.077    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/tx_pause/pause_count_reg[6]
  -------------------------------------------------------------------
                         required time                         32.077    
                         arrival time                          -1.716    
  -------------------------------------------------------------------
                         slack                                 30.361    

Slack (MET) :             30.412ns  (required time - arrival time)
  Source:                 eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/rx_pause/pause_value_to_tx_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_rx  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/tx_pause/pause_count_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by mii_tx_clk_i  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             mii_tx_clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            32.000ns  (MaxDelay Path 32.000ns)
  Data Path Delay:        1.617ns  (logic 0.642ns (39.699%)  route 0.975ns (60.301%))
  Logic Levels:           1  (LUT4=1)
  Timing Exception:       MaxDelay Path 32.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y62                                      0.000     0.000 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/rx_pause/pause_value_to_tx_reg[12]/C
    SLICE_X12Y62         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/rx_pause/pause_value_to_tx_reg[12]/Q
                         net (fo=2, routed)           0.975     1.493    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/tx_pause/sync_good_rx/Q[12]
    SLICE_X11Y63         LUT4 (Prop_lut4_I0_O)        0.124     1.617 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/tx_pause/sync_good_rx/pause_count[12]_i_1/O
                         net (fo=1, routed)           0.000     1.617    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/tx_pause/sync_good_rx_n_8
    SLICE_X11Y63         FDRE                                         r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/tx_pause/pause_count_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   32.000    32.000    
    SLICE_X11Y63         FDRE (Setup_fdre_C_D)        0.029    32.029    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/tx_pause/pause_count_reg[12]
  -------------------------------------------------------------------
                         required time                         32.029    
                         arrival time                          -1.617    
  -------------------------------------------------------------------
                         slack                                 30.412    

Slack (MET) :             30.425ns  (required time - arrival time)
  Source:                 eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/rx_pause/pause_value_to_tx_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_rx  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/tx_pause/pause_count_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by mii_tx_clk_i  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             mii_tx_clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            32.000ns  (MaxDelay Path 32.000ns)
  Data Path Delay:        1.606ns  (logic 0.715ns (44.532%)  route 0.891ns (55.468%))
  Logic Levels:           1  (LUT4=1)
  Timing Exception:       MaxDelay Path 32.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y63                                      0.000     0.000 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/rx_pause/pause_value_to_tx_reg[4]/C
    SLICE_X13Y63         FDRE (Prop_fdre_C_Q)         0.419     0.419 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/rx_pause/pause_value_to_tx_reg[4]/Q
                         net (fo=2, routed)           0.891     1.310    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/tx_pause/sync_good_rx/Q[4]
    SLICE_X11Y61         LUT4 (Prop_lut4_I0_O)        0.296     1.606 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/tx_pause/sync_good_rx/pause_count[4]_i_1/O
                         net (fo=1, routed)           0.000     1.606    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/tx_pause/sync_good_rx_n_16
    SLICE_X11Y61         FDRE                                         r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/tx_pause/pause_count_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   32.000    32.000    
    SLICE_X11Y61         FDRE (Setup_fdre_C_D)        0.031    32.031    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/tx_pause/pause_count_reg[4]
  -------------------------------------------------------------------
                         required time                         32.031    
                         arrival time                          -1.606    
  -------------------------------------------------------------------
                         slack                                 30.425    

Slack (MET) :             30.468ns  (required time - arrival time)
  Source:                 eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/rx_pause/pause_value_to_tx_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_rx  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/tx_pause/pause_count_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by mii_tx_clk_i  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             mii_tx_clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            32.000ns  (MaxDelay Path 32.000ns)
  Data Path Delay:        1.611ns  (logic 0.776ns (48.162%)  route 0.835ns (51.838%))
  Logic Levels:           1  (LUT4=1)
  Timing Exception:       MaxDelay Path 32.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y62                                      0.000     0.000 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/rx_pause/pause_value_to_tx_reg[9]/C
    SLICE_X12Y62         FDRE (Prop_fdre_C_Q)         0.478     0.478 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/rx_pause/pause_value_to_tx_reg[9]/Q
                         net (fo=2, routed)           0.835     1.313    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/tx_pause/sync_good_rx/Q[9]
    SLICE_X10Y62         LUT4 (Prop_lut4_I0_O)        0.298     1.611 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/tx_pause/sync_good_rx/pause_count[9]_i_1/O
                         net (fo=1, routed)           0.000     1.611    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/tx_pause/sync_good_rx_n_11
    SLICE_X10Y62         FDRE                                         r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/tx_pause/pause_count_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   32.000    32.000    
    SLICE_X10Y62         FDRE (Setup_fdre_C_D)        0.079    32.079    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/tx_pause/pause_count_reg[9]
  -------------------------------------------------------------------
                         required time                         32.079    
                         arrival time                          -1.611    
  -------------------------------------------------------------------
                         slack                                 30.468    

Slack (MET) :             30.519ns  (required time - arrival time)
  Source:                 eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/rx_pause/pause_value_to_tx_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_rx  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/tx_pause/pause_count_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by mii_tx_clk_i  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             mii_tx_clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            32.000ns  (MaxDelay Path 32.000ns)
  Data Path Delay:        1.558ns  (logic 0.580ns (37.235%)  route 0.978ns (62.765%))
  Logic Levels:           1  (LUT4=1)
  Timing Exception:       MaxDelay Path 32.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y63                                      0.000     0.000 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/rx_pause/pause_value_to_tx_reg[0]/C
    SLICE_X13Y63         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/rx_pause/pause_value_to_tx_reg[0]/Q
                         net (fo=2, routed)           0.978     1.434    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/tx_pause/sync_good_rx/Q[0]
    SLICE_X10Y64         LUT4 (Prop_lut4_I0_O)        0.124     1.558 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/tx_pause/sync_good_rx/pause_count[0]_i_1/O
                         net (fo=1, routed)           0.000     1.558    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/tx_pause/sync_good_rx_n_20
    SLICE_X10Y64         FDRE                                         r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/tx_pause/pause_count_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   32.000    32.000    
    SLICE_X10Y64         FDRE (Setup_fdre_C_D)        0.077    32.077    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/tx_pause/pause_count_reg[0]
  -------------------------------------------------------------------
                         required time                         32.077    
                         arrival time                          -1.558    
  -------------------------------------------------------------------
                         slack                                 30.519    





---------------------------------------------------------------------------------------------------
From Clock:  clk_tx_mac
  To Clock:  mii_tx_clk_i

Setup :            0  Failing Endpoints,  Worst Slack       33.427ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.084ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             33.427ns  (required time - arrival time)
  Source:                 eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_mac_tready_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_tx_mac  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            eth_mac_block_1/user_side_FIFO/tx_fifo_i/tx_ramgen_i/mem_reg/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by mii_tx_clk_i  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             mii_tx_clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (mii_tx_clk_i rise@40.000ns - clk_tx_mac rise@0.000ns)
  Data Path Delay:        6.097ns  (logic 1.061ns (17.401%)  route 5.036ns (82.599%))
  Logic Levels:           3  (LUT2=2 LUT5=1)
  Clock Path Skew:        0.002ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.146ns = ( 43.146 - 40.000 ) 
    Source Clock Delay      (SCD):    3.293ns
    Clock Pessimism Removal (CPR):    0.149ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_tx_mac rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  mii_tx_clk_i (IN)
                         net (fo=0)                   0.000     0.000    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk
    H16                  IBUF (Prop_ibuf_I_O)         1.479     1.479 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk_ibuf_i/O
                         net (fo=1, routed)           0.500     1.979    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk_ibuf
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.511     2.490 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/bufr_mii_tx_clk/O
                         net (fo=738, routed)         0.803     3.293    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_axi_clk
    SLICE_X13Y59         FDRE                                         r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_mac_tready_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y59         FDRE (Prop_fdre_C_Q)         0.456     3.749 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_mac_tready_reg_reg/Q
                         net (fo=5, routed)           0.968     4.716    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_mac_tready_reg
    SLICE_X13Y62         LUT2 (Prop_lut2_I0_O)        0.154     4.870 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_mac_tready_int_inferred__0_i_1/O
                         net (fo=39, routed)          1.679     6.549    eth_mac_block_1/user_side_FIFO/tx_fifo_i/tx_axis_mac_tready
    SLICE_X5Y74          LUT5 (Prop_lut5_I1_O)        0.327     6.876 r  eth_mac_block_1/user_side_FIFO/tx_fifo_i/tx_ramgen_i_i_3/O
                         net (fo=44, routed)          1.888     8.764    eth_mac_block_1/user_side_FIFO/tx_fifo_i/tx_ramgen_i/b_en
    SLICE_X10Y77         LUT2 (Prop_lut2_I1_O)        0.124     8.888 r  eth_mac_block_1/user_side_FIFO/tx_fifo_i/tx_ramgen_i/mem_reg_i_2/O
                         net (fo=1, routed)           0.502     9.390    eth_mac_block_1/user_side_FIFO/tx_fifo_i/tx_ramgen_i/mem_reg_i_2_n_0
    RAMB36_X0Y15         RAMB36E1                                     r  eth_mac_block_1/user_side_FIFO/tx_fifo_i/tx_ramgen_i/mem_reg/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock mii_tx_clk_i rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  mii_tx_clk_i (IN)
                         net (fo=0)                   0.000    40.000    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk
    H16                  IBUF (Prop_ibuf_I_O)         1.408    41.408 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk_ibuf_i/O
                         net (fo=1, routed)           0.459    41.867    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk_ibuf
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.486    42.353 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/bufr_mii_tx_clk/O
                         net (fo=738, routed)         0.793    43.146    eth_mac_block_1/user_side_FIFO/tx_fifo_i/tx_ramgen_i/b_clk
    RAMB36_X0Y15         RAMB36E1                                     r  eth_mac_block_1/user_side_FIFO/tx_fifo_i/tx_ramgen_i/mem_reg/CLKBWRCLK
                         clock pessimism              0.149    43.295    
                         clock uncertainty           -0.035    43.260    
    RAMB36_X0Y15         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.443    42.817    eth_mac_block_1/user_side_FIFO/tx_fifo_i/tx_ramgen_i/mem_reg
  -------------------------------------------------------------------
                         required time                         42.817    
                         arrival time                          -9.390    
  -------------------------------------------------------------------
                         slack                                 33.427    

Slack (MET) :             33.909ns  (required time - arrival time)
  Source:                 eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_mac_tready_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_tx_mac  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            eth_mac_block_1/user_side_FIFO/tx_fifo_i/rd_data_pipe_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by mii_tx_clk_i  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             mii_tx_clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (mii_tx_clk_i rise@40.000ns - clk_tx_mac rise@0.000ns)
  Data Path Delay:        5.849ns  (logic 0.937ns (16.019%)  route 4.912ns (83.981%))
  Logic Levels:           2  (LUT2=1 LUT5=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.107ns = ( 43.107 - 40.000 ) 
    Source Clock Delay      (SCD):    3.293ns
    Clock Pessimism Removal (CPR):    0.149ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_tx_mac rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  mii_tx_clk_i (IN)
                         net (fo=0)                   0.000     0.000    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk
    H16                  IBUF (Prop_ibuf_I_O)         1.479     1.479 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk_ibuf_i/O
                         net (fo=1, routed)           0.500     1.979    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk_ibuf
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.511     2.490 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/bufr_mii_tx_clk/O
                         net (fo=738, routed)         0.803     3.293    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_axi_clk
    SLICE_X13Y59         FDRE                                         r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_mac_tready_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y59         FDRE (Prop_fdre_C_Q)         0.456     3.749 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_mac_tready_reg_reg/Q
                         net (fo=5, routed)           0.968     4.716    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_mac_tready_reg
    SLICE_X13Y62         LUT2 (Prop_lut2_I0_O)        0.154     4.870 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_mac_tready_int_inferred__0_i_1/O
                         net (fo=39, routed)          1.679     6.549    eth_mac_block_1/user_side_FIFO/tx_fifo_i/tx_axis_mac_tready
    SLICE_X5Y74          LUT5 (Prop_lut5_I1_O)        0.327     6.876 r  eth_mac_block_1/user_side_FIFO/tx_fifo_i/tx_ramgen_i_i_3/O
                         net (fo=44, routed)          2.266     9.142    eth_mac_block_1/user_side_FIFO/tx_fifo_i/rd_en
    SLICE_X10Y71         FDRE                                         r  eth_mac_block_1/user_side_FIFO/tx_fifo_i/rd_data_pipe_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock mii_tx_clk_i rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  mii_tx_clk_i (IN)
                         net (fo=0)                   0.000    40.000    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk
    H16                  IBUF (Prop_ibuf_I_O)         1.408    41.408 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk_ibuf_i/O
                         net (fo=1, routed)           0.459    41.867    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk_ibuf
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.486    42.353 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/bufr_mii_tx_clk/O
                         net (fo=738, routed)         0.754    43.107    eth_mac_block_1/user_side_FIFO/tx_fifo_i/tx_mac_aclk
    SLICE_X10Y71         FDRE                                         r  eth_mac_block_1/user_side_FIFO/tx_fifo_i/rd_data_pipe_reg[2]/C
                         clock pessimism              0.149    43.256    
                         clock uncertainty           -0.035    43.220    
    SLICE_X10Y71         FDRE (Setup_fdre_C_CE)      -0.169    43.051    eth_mac_block_1/user_side_FIFO/tx_fifo_i/rd_data_pipe_reg[2]
  -------------------------------------------------------------------
                         required time                         43.051    
                         arrival time                          -9.142    
  -------------------------------------------------------------------
                         slack                                 33.909    

Slack (MET) :             33.909ns  (required time - arrival time)
  Source:                 eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_mac_tready_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_tx_mac  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            eth_mac_block_1/user_side_FIFO/tx_fifo_i/rd_data_pipe_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by mii_tx_clk_i  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             mii_tx_clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (mii_tx_clk_i rise@40.000ns - clk_tx_mac rise@0.000ns)
  Data Path Delay:        5.849ns  (logic 0.937ns (16.019%)  route 4.912ns (83.981%))
  Logic Levels:           2  (LUT2=1 LUT5=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.107ns = ( 43.107 - 40.000 ) 
    Source Clock Delay      (SCD):    3.293ns
    Clock Pessimism Removal (CPR):    0.149ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_tx_mac rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  mii_tx_clk_i (IN)
                         net (fo=0)                   0.000     0.000    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk
    H16                  IBUF (Prop_ibuf_I_O)         1.479     1.479 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk_ibuf_i/O
                         net (fo=1, routed)           0.500     1.979    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk_ibuf
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.511     2.490 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/bufr_mii_tx_clk/O
                         net (fo=738, routed)         0.803     3.293    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_axi_clk
    SLICE_X13Y59         FDRE                                         r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_mac_tready_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y59         FDRE (Prop_fdre_C_Q)         0.456     3.749 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_mac_tready_reg_reg/Q
                         net (fo=5, routed)           0.968     4.716    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_mac_tready_reg
    SLICE_X13Y62         LUT2 (Prop_lut2_I0_O)        0.154     4.870 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_mac_tready_int_inferred__0_i_1/O
                         net (fo=39, routed)          1.679     6.549    eth_mac_block_1/user_side_FIFO/tx_fifo_i/tx_axis_mac_tready
    SLICE_X5Y74          LUT5 (Prop_lut5_I1_O)        0.327     6.876 r  eth_mac_block_1/user_side_FIFO/tx_fifo_i/tx_ramgen_i_i_3/O
                         net (fo=44, routed)          2.266     9.142    eth_mac_block_1/user_side_FIFO/tx_fifo_i/rd_en
    SLICE_X10Y71         FDRE                                         r  eth_mac_block_1/user_side_FIFO/tx_fifo_i/rd_data_pipe_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock mii_tx_clk_i rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  mii_tx_clk_i (IN)
                         net (fo=0)                   0.000    40.000    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk
    H16                  IBUF (Prop_ibuf_I_O)         1.408    41.408 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk_ibuf_i/O
                         net (fo=1, routed)           0.459    41.867    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk_ibuf
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.486    42.353 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/bufr_mii_tx_clk/O
                         net (fo=738, routed)         0.754    43.107    eth_mac_block_1/user_side_FIFO/tx_fifo_i/tx_mac_aclk
    SLICE_X10Y71         FDRE                                         r  eth_mac_block_1/user_side_FIFO/tx_fifo_i/rd_data_pipe_reg[3]/C
                         clock pessimism              0.149    43.256    
                         clock uncertainty           -0.035    43.220    
    SLICE_X10Y71         FDRE (Setup_fdre_C_CE)      -0.169    43.051    eth_mac_block_1/user_side_FIFO/tx_fifo_i/rd_data_pipe_reg[3]
  -------------------------------------------------------------------
                         required time                         43.051    
                         arrival time                          -9.142    
  -------------------------------------------------------------------
                         slack                                 33.909    

Slack (MET) :             33.909ns  (required time - arrival time)
  Source:                 eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_mac_tready_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_tx_mac  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            eth_mac_block_1/user_side_FIFO/tx_fifo_i/rd_data_pipe_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by mii_tx_clk_i  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             mii_tx_clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (mii_tx_clk_i rise@40.000ns - clk_tx_mac rise@0.000ns)
  Data Path Delay:        5.849ns  (logic 0.937ns (16.019%)  route 4.912ns (83.981%))
  Logic Levels:           2  (LUT2=1 LUT5=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.107ns = ( 43.107 - 40.000 ) 
    Source Clock Delay      (SCD):    3.293ns
    Clock Pessimism Removal (CPR):    0.149ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_tx_mac rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  mii_tx_clk_i (IN)
                         net (fo=0)                   0.000     0.000    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk
    H16                  IBUF (Prop_ibuf_I_O)         1.479     1.479 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk_ibuf_i/O
                         net (fo=1, routed)           0.500     1.979    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk_ibuf
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.511     2.490 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/bufr_mii_tx_clk/O
                         net (fo=738, routed)         0.803     3.293    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_axi_clk
    SLICE_X13Y59         FDRE                                         r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_mac_tready_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y59         FDRE (Prop_fdre_C_Q)         0.456     3.749 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_mac_tready_reg_reg/Q
                         net (fo=5, routed)           0.968     4.716    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_mac_tready_reg
    SLICE_X13Y62         LUT2 (Prop_lut2_I0_O)        0.154     4.870 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_mac_tready_int_inferred__0_i_1/O
                         net (fo=39, routed)          1.679     6.549    eth_mac_block_1/user_side_FIFO/tx_fifo_i/tx_axis_mac_tready
    SLICE_X5Y74          LUT5 (Prop_lut5_I1_O)        0.327     6.876 r  eth_mac_block_1/user_side_FIFO/tx_fifo_i/tx_ramgen_i_i_3/O
                         net (fo=44, routed)          2.266     9.142    eth_mac_block_1/user_side_FIFO/tx_fifo_i/rd_en
    SLICE_X10Y71         FDRE                                         r  eth_mac_block_1/user_side_FIFO/tx_fifo_i/rd_data_pipe_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock mii_tx_clk_i rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  mii_tx_clk_i (IN)
                         net (fo=0)                   0.000    40.000    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk
    H16                  IBUF (Prop_ibuf_I_O)         1.408    41.408 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk_ibuf_i/O
                         net (fo=1, routed)           0.459    41.867    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk_ibuf
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.486    42.353 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/bufr_mii_tx_clk/O
                         net (fo=738, routed)         0.754    43.107    eth_mac_block_1/user_side_FIFO/tx_fifo_i/tx_mac_aclk
    SLICE_X10Y71         FDRE                                         r  eth_mac_block_1/user_side_FIFO/tx_fifo_i/rd_data_pipe_reg[4]/C
                         clock pessimism              0.149    43.256    
                         clock uncertainty           -0.035    43.220    
    SLICE_X10Y71         FDRE (Setup_fdre_C_CE)      -0.169    43.051    eth_mac_block_1/user_side_FIFO/tx_fifo_i/rd_data_pipe_reg[4]
  -------------------------------------------------------------------
                         required time                         43.051    
                         arrival time                          -9.142    
  -------------------------------------------------------------------
                         slack                                 33.909    

Slack (MET) :             33.909ns  (required time - arrival time)
  Source:                 eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_mac_tready_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_tx_mac  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            eth_mac_block_1/user_side_FIFO/tx_fifo_i/rd_data_pipe_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by mii_tx_clk_i  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             mii_tx_clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (mii_tx_clk_i rise@40.000ns - clk_tx_mac rise@0.000ns)
  Data Path Delay:        5.849ns  (logic 0.937ns (16.019%)  route 4.912ns (83.981%))
  Logic Levels:           2  (LUT2=1 LUT5=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.107ns = ( 43.107 - 40.000 ) 
    Source Clock Delay      (SCD):    3.293ns
    Clock Pessimism Removal (CPR):    0.149ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_tx_mac rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  mii_tx_clk_i (IN)
                         net (fo=0)                   0.000     0.000    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk
    H16                  IBUF (Prop_ibuf_I_O)         1.479     1.479 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk_ibuf_i/O
                         net (fo=1, routed)           0.500     1.979    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk_ibuf
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.511     2.490 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/bufr_mii_tx_clk/O
                         net (fo=738, routed)         0.803     3.293    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_axi_clk
    SLICE_X13Y59         FDRE                                         r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_mac_tready_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y59         FDRE (Prop_fdre_C_Q)         0.456     3.749 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_mac_tready_reg_reg/Q
                         net (fo=5, routed)           0.968     4.716    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_mac_tready_reg
    SLICE_X13Y62         LUT2 (Prop_lut2_I0_O)        0.154     4.870 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_mac_tready_int_inferred__0_i_1/O
                         net (fo=39, routed)          1.679     6.549    eth_mac_block_1/user_side_FIFO/tx_fifo_i/tx_axis_mac_tready
    SLICE_X5Y74          LUT5 (Prop_lut5_I1_O)        0.327     6.876 r  eth_mac_block_1/user_side_FIFO/tx_fifo_i/tx_ramgen_i_i_3/O
                         net (fo=44, routed)          2.266     9.142    eth_mac_block_1/user_side_FIFO/tx_fifo_i/rd_en
    SLICE_X10Y71         FDRE                                         r  eth_mac_block_1/user_side_FIFO/tx_fifo_i/rd_data_pipe_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock mii_tx_clk_i rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  mii_tx_clk_i (IN)
                         net (fo=0)                   0.000    40.000    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk
    H16                  IBUF (Prop_ibuf_I_O)         1.408    41.408 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk_ibuf_i/O
                         net (fo=1, routed)           0.459    41.867    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk_ibuf
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.486    42.353 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/bufr_mii_tx_clk/O
                         net (fo=738, routed)         0.754    43.107    eth_mac_block_1/user_side_FIFO/tx_fifo_i/tx_mac_aclk
    SLICE_X10Y71         FDRE                                         r  eth_mac_block_1/user_side_FIFO/tx_fifo_i/rd_data_pipe_reg[5]/C
                         clock pessimism              0.149    43.256    
                         clock uncertainty           -0.035    43.220    
    SLICE_X10Y71         FDRE (Setup_fdre_C_CE)      -0.169    43.051    eth_mac_block_1/user_side_FIFO/tx_fifo_i/rd_data_pipe_reg[5]
  -------------------------------------------------------------------
                         required time                         43.051    
                         arrival time                          -9.142    
  -------------------------------------------------------------------
                         slack                                 33.909    

Slack (MET) :             34.001ns  (required time - arrival time)
  Source:                 eth_mac_block_1/user_side_FIFO/tx_fifo_i/tx_axis_mac_tvalid_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_tx_mac  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_mac_tready_reg_reg/D
                            (rising edge-triggered cell FDRE clocked by mii_tx_clk_i  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             mii_tx_clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (mii_tx_clk_i rise@40.000ns - clk_tx_mac rise@0.000ns)
  Data Path Delay:        6.043ns  (logic 1.444ns (23.896%)  route 4.599ns (76.104%))
  Logic Levels:           5  (LUT3=1 LUT5=1 LUT6=3)
  Clock Path Skew:        0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.119ns = ( 43.119 - 40.000 ) 
    Source Clock Delay      (SCD):    3.221ns
    Clock Pessimism Removal (CPR):    0.149ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_tx_mac rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  mii_tx_clk_i (IN)
                         net (fo=0)                   0.000     0.000    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk
    H16                  IBUF (Prop_ibuf_I_O)         1.479     1.479 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk_ibuf_i/O
                         net (fo=1, routed)           0.500     1.979    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk_ibuf
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.511     2.490 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/bufr_mii_tx_clk/O
                         net (fo=738, routed)         0.731     3.221    eth_mac_block_1/user_side_FIFO/tx_fifo_i/tx_mac_aclk
    SLICE_X7Y73          FDRE                                         r  eth_mac_block_1/user_side_FIFO/tx_fifo_i/tx_axis_mac_tvalid_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y73          FDRE (Prop_fdre_C_Q)         0.419     3.640 f  eth_mac_block_1/user_side_FIFO/tx_fifo_i/tx_axis_mac_tvalid_reg/Q
                         net (fo=20, routed)          2.507     6.147    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_axis_mac_tvalid
    SLICE_X13Y57         LUT5 (Prop_lut5_I3_O)        0.299     6.446 f  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/gate_tready_i_9/O
                         net (fo=1, routed)           0.571     7.017    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/gate_tready_i_9_n_0
    SLICE_X13Y58         LUT6 (Prop_lut6_I1_O)        0.124     7.141 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/gate_tready_i_3/O
                         net (fo=4, routed)           0.816     7.957    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/next_tx_state[3]
    SLICE_X13Y59         LUT3 (Prop_lut3_I1_O)        0.152     8.109 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_mac_tready_reg_i_3/O
                         net (fo=1, routed)           0.418     8.527    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_mac_tready_reg_i_3_n_0
    SLICE_X14Y59         LUT6 (Prop_lut6_I5_O)        0.326     8.853 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_mac_tready_reg_i_2/O
                         net (fo=1, routed)           0.287     9.140    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_mac_tready_reg_i_2_n_0
    SLICE_X13Y59         LUT6 (Prop_lut6_I5_O)        0.124     9.264 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_mac_tready_reg_i_1/O
                         net (fo=1, routed)           0.000     9.264    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_mac_tready_reg0
    SLICE_X13Y59         FDRE                                         r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_mac_tready_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock mii_tx_clk_i rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  mii_tx_clk_i (IN)
                         net (fo=0)                   0.000    40.000    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk
    H16                  IBUF (Prop_ibuf_I_O)         1.408    41.408 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk_ibuf_i/O
                         net (fo=1, routed)           0.459    41.867    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk_ibuf
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.486    42.353 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/bufr_mii_tx_clk/O
                         net (fo=738, routed)         0.766    43.119    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_axi_clk
    SLICE_X13Y59         FDRE                                         r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_mac_tready_reg_reg/C
                         clock pessimism              0.149    43.268    
                         clock uncertainty           -0.035    43.232    
    SLICE_X13Y59         FDRE (Setup_fdre_C_D)        0.032    43.264    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_mac_tready_reg_reg
  -------------------------------------------------------------------
                         required time                         43.264    
                         arrival time                          -9.264    
  -------------------------------------------------------------------
                         slack                                 34.001    

Slack (MET) :             34.151ns  (required time - arrival time)
  Source:                 eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/tx_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_tx_mac  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/txgen/TX_SM1/IFG_COUNT_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by mii_tx_clk_i  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             mii_tx_clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (mii_tx_clk_i rise@40.000ns - clk_tx_mac rise@0.000ns)
  Data Path Delay:        5.885ns  (logic 0.766ns (13.016%)  route 5.119ns (86.984%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.008ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.120ns = ( 43.120 - 40.000 ) 
    Source Clock Delay      (SCD):    3.277ns
    Clock Pessimism Removal (CPR):    0.149ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_tx_mac rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  mii_tx_clk_i (IN)
                         net (fo=0)                   0.000     0.000    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk
    H16                  IBUF (Prop_ibuf_I_O)         1.479     1.479 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk_ibuf_i/O
                         net (fo=1, routed)           0.500     1.979    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk_ibuf
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.511     2.490 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/bufr_mii_tx_clk/O
                         net (fo=738, routed)         0.787     3.277    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/tx_axi_clk
    SLICE_X12Y73         FDRE                                         r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/tx_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y73         FDRE (Prop_fdre_C_Q)         0.518     3.795 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/tx_reset_reg/Q
                         net (fo=320, routed)         4.048     7.842    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/txgen/TX_SM1/BYTE_COUNT_reg[1][0]_0
    SLICE_X9Y52          LUT5 (Prop_lut5_I4_O)        0.124     7.966 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/txgen/TX_SM1/IFG_COUNT[6]_i_1/O
                         net (fo=8, routed)           1.071     9.038    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/txgen/TX_SM1/IFG_COUNT[6]_i_1_n_0
    SLICE_X8Y50          LUT6 (Prop_lut6_I4_O)        0.124     9.162 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/txgen/TX_SM1/IFG_COUNT[7]_i_1/O
                         net (fo=1, routed)           0.000     9.162    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/txgen/TX_SM1/IFG_COUNT[7]_i_1_n_0
    SLICE_X8Y50          FDRE                                         r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/txgen/TX_SM1/IFG_COUNT_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock mii_tx_clk_i rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  mii_tx_clk_i (IN)
                         net (fo=0)                   0.000    40.000    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk
    H16                  IBUF (Prop_ibuf_I_O)         1.408    41.408 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk_ibuf_i/O
                         net (fo=1, routed)           0.459    41.867    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk_ibuf
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.486    42.353 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/bufr_mii_tx_clk/O
                         net (fo=738, routed)         0.767    43.120    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/txgen/TX_SM1/tx_axi_clk
    SLICE_X8Y50          FDRE                                         r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/txgen/TX_SM1/IFG_COUNT_reg[7]/C
                         clock pessimism              0.149    43.269    
                         clock uncertainty           -0.035    43.233    
    SLICE_X8Y50          FDRE (Setup_fdre_C_D)        0.079    43.312    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/txgen/TX_SM1/IFG_COUNT_reg[7]
  -------------------------------------------------------------------
                         required time                         43.312    
                         arrival time                          -9.162    
  -------------------------------------------------------------------
                         slack                                 34.151    

Slack (MET) :             34.151ns  (required time - arrival time)
  Source:                 eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/tx_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_tx_mac  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/txgen/TX_SM1/CRC_COUNT_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by mii_tx_clk_i  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             mii_tx_clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (mii_tx_clk_i rise@40.000ns - clk_tx_mac rise@0.000ns)
  Data Path Delay:        5.490ns  (logic 0.668ns (12.167%)  route 4.822ns (87.833%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.065ns = ( 43.065 - 40.000 ) 
    Source Clock Delay      (SCD):    3.277ns
    Clock Pessimism Removal (CPR):    0.149ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_tx_mac rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  mii_tx_clk_i (IN)
                         net (fo=0)                   0.000     0.000    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk
    H16                  IBUF (Prop_ibuf_I_O)         1.479     1.479 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk_ibuf_i/O
                         net (fo=1, routed)           0.500     1.979    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk_ibuf
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.511     2.490 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/bufr_mii_tx_clk/O
                         net (fo=738, routed)         0.787     3.277    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/tx_axi_clk
    SLICE_X12Y73         FDRE                                         r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/tx_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y73         FDRE (Prop_fdre_C_Q)         0.518     3.795 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/tx_reset_reg/Q
                         net (fo=320, routed)         4.034     7.829    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/txgen/TX_SM1/BYTE_COUNT_reg[1][0]_0
    SLICE_X5Y53          LUT5 (Prop_lut5_I4_O)        0.150     7.979 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/txgen/TX_SM1/CRC_COUNT[1]_i_1/O
                         net (fo=1, routed)           0.788     8.767    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/txgen/TX_SM1/CRC_COUNT[1]_i_1_n_0
    SLICE_X4Y53          FDRE                                         r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/txgen/TX_SM1/CRC_COUNT_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock mii_tx_clk_i rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  mii_tx_clk_i (IN)
                         net (fo=0)                   0.000    40.000    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk
    H16                  IBUF (Prop_ibuf_I_O)         1.408    41.408 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk_ibuf_i/O
                         net (fo=1, routed)           0.459    41.867    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk_ibuf
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.486    42.353 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/bufr_mii_tx_clk/O
                         net (fo=738, routed)         0.712    43.065    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/txgen/TX_SM1/tx_axi_clk
    SLICE_X4Y53          FDRE                                         r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/txgen/TX_SM1/CRC_COUNT_reg[1]/C
                         clock pessimism              0.149    43.214    
                         clock uncertainty           -0.035    43.178    
    SLICE_X4Y53          FDRE (Setup_fdre_C_D)       -0.260    42.918    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/txgen/TX_SM1/CRC_COUNT_reg[1]
  -------------------------------------------------------------------
                         required time                         42.918    
                         arrival time                          -8.767    
  -------------------------------------------------------------------
                         slack                                 34.151    

Slack (MET) :             34.330ns  (required time - arrival time)
  Source:                 eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/tx/ack_out_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_tx_mac  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_state_reg[0]_rep/D
                            (rising edge-triggered cell FDRE clocked by mii_tx_clk_i  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             mii_tx_clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (mii_tx_clk_i rise@40.000ns - clk_tx_mac rise@0.000ns)
  Data Path Delay:        5.354ns  (logic 1.037ns (19.370%)  route 4.317ns (80.630%))
  Logic Levels:           4  (LUT2=1 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.119ns = ( 43.119 - 40.000 ) 
    Source Clock Delay      (SCD):    3.295ns
    Clock Pessimism Removal (CPR):    0.149ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_tx_mac rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  mii_tx_clk_i (IN)
                         net (fo=0)                   0.000     0.000    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk
    H16                  IBUF (Prop_ibuf_I_O)         1.479     1.479 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk_ibuf_i/O
                         net (fo=1, routed)           0.500     1.979    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk_ibuf
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.511     2.490 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/bufr_mii_tx_clk/O
                         net (fo=738, routed)         0.805     3.295    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/tx/tx_axi_clk
    SLICE_X13Y55         FDRE                                         r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/tx/ack_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y55         FDRE (Prop_fdre_C_Q)         0.456     3.751 f  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/tx/ack_out_reg/Q
                         net (fo=14, routed)          1.462     5.213    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_ack_int
    SLICE_X12Y59         LUT2 (Prop_lut2_I1_O)        0.124     5.337 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_state[3]_i_2/O
                         net (fo=11, routed)          1.038     6.375    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_state[3]_i_2_n_0
    SLICE_X14Y56         LUT6 (Prop_lut6_I4_O)        0.124     6.499 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_state[0]_i_4/O
                         net (fo=1, routed)           0.666     7.165    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_state[0]_i_4_n_0
    SLICE_X14Y56         LUT6 (Prop_lut6_I5_O)        0.124     7.289 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_state[0]_i_2/O
                         net (fo=1, routed)           0.000     7.289    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_state[0]_i_2_n_0
    SLICE_X14Y56         MUXF7 (Prop_muxf7_I0_O)      0.209     7.498 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_state_reg[0]_i_1/O
                         net (fo=9, routed)           1.150     8.648    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/p_0_in__0[0]
    SLICE_X15Y59         FDRE                                         r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_state_reg[0]_rep/D
  -------------------------------------------------------------------    -------------------

                         (clock mii_tx_clk_i rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  mii_tx_clk_i (IN)
                         net (fo=0)                   0.000    40.000    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk
    H16                  IBUF (Prop_ibuf_I_O)         1.408    41.408 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk_ibuf_i/O
                         net (fo=1, routed)           0.459    41.867    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk_ibuf
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.486    42.353 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/bufr_mii_tx_clk/O
                         net (fo=738, routed)         0.766    43.119    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_axi_clk
    SLICE_X15Y59         FDRE                                         r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_state_reg[0]_rep/C
                         clock pessimism              0.149    43.268    
                         clock uncertainty           -0.035    43.232    
    SLICE_X15Y59         FDRE (Setup_fdre_C_D)       -0.254    42.978    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_state_reg[0]_rep
  -------------------------------------------------------------------
                         required time                         42.978    
                         arrival time                          -8.648    
  -------------------------------------------------------------------
                         slack                                 34.330    

Slack (MET) :             34.359ns  (required time - arrival time)
  Source:                 eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_mac_tready_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_tx_mac  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            eth_mac_block_1/user_side_FIFO/tx_fifo_i/rd_data_pipe_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by mii_tx_clk_i  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             mii_tx_clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (mii_tx_clk_i rise@40.000ns - clk_tx_mac rise@0.000ns)
  Data Path Delay:        5.364ns  (logic 0.937ns (17.469%)  route 4.427ns (82.531%))
  Logic Levels:           2  (LUT2=1 LUT5=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.107ns = ( 43.107 - 40.000 ) 
    Source Clock Delay      (SCD):    3.293ns
    Clock Pessimism Removal (CPR):    0.149ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_tx_mac rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  mii_tx_clk_i (IN)
                         net (fo=0)                   0.000     0.000    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk
    H16                  IBUF (Prop_ibuf_I_O)         1.479     1.479 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk_ibuf_i/O
                         net (fo=1, routed)           0.500     1.979    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk_ibuf
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.511     2.490 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/bufr_mii_tx_clk/O
                         net (fo=738, routed)         0.803     3.293    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_axi_clk
    SLICE_X13Y59         FDRE                                         r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_mac_tready_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y59         FDRE (Prop_fdre_C_Q)         0.456     3.749 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_mac_tready_reg_reg/Q
                         net (fo=5, routed)           0.968     4.716    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_mac_tready_reg
    SLICE_X13Y62         LUT2 (Prop_lut2_I0_O)        0.154     4.870 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_mac_tready_int_inferred__0_i_1/O
                         net (fo=39, routed)          1.679     6.549    eth_mac_block_1/user_side_FIFO/tx_fifo_i/tx_axis_mac_tready
    SLICE_X5Y74          LUT5 (Prop_lut5_I1_O)        0.327     6.876 r  eth_mac_block_1/user_side_FIFO/tx_fifo_i/tx_ramgen_i_i_3/O
                         net (fo=44, routed)          1.781     8.657    eth_mac_block_1/user_side_FIFO/tx_fifo_i/rd_en
    SLICE_X9Y71          FDRE                                         r  eth_mac_block_1/user_side_FIFO/tx_fifo_i/rd_data_pipe_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock mii_tx_clk_i rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  mii_tx_clk_i (IN)
                         net (fo=0)                   0.000    40.000    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk
    H16                  IBUF (Prop_ibuf_I_O)         1.408    41.408 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk_ibuf_i/O
                         net (fo=1, routed)           0.459    41.867    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk_ibuf
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.486    42.353 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/bufr_mii_tx_clk/O
                         net (fo=738, routed)         0.754    43.107    eth_mac_block_1/user_side_FIFO/tx_fifo_i/tx_mac_aclk
    SLICE_X9Y71          FDRE                                         r  eth_mac_block_1/user_side_FIFO/tx_fifo_i/rd_data_pipe_reg[0]/C
                         clock pessimism              0.149    43.256    
                         clock uncertainty           -0.035    43.220    
    SLICE_X9Y71          FDRE (Setup_fdre_C_CE)      -0.205    43.015    eth_mac_block_1/user_side_FIFO/tx_fifo_i/rd_data_pipe_reg[0]
  -------------------------------------------------------------------
                         required time                         43.015    
                         arrival time                          -8.657    
  -------------------------------------------------------------------
                         slack                                 34.359    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.084ns  (arrival time - required time)
  Source:                 eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/gmii_mii_tx_gen/tx_er_reg1_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_tx_mac  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/gmii_mii_tx_gen/tx_er_reg2_reg/D
                            (rising edge-triggered cell FDRE clocked by mii_tx_clk_i  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             mii_tx_clk_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mii_tx_clk_i rise@0.000ns - clk_tx_mac rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.326ns
    Source Clock Delay      (SCD):    0.835ns
    Clock Pessimism Removal (CPR):    0.491ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_tx_mac rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  mii_tx_clk_i (IN)
                         net (fo=0)                   0.000     0.000    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk
    H16                  IBUF (Prop_ibuf_I_O)         0.247     0.247 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk_ibuf_i/O
                         net (fo=1, routed)           0.206     0.453    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk_ibuf
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.092     0.545 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/bufr_mii_tx_clk/O
                         net (fo=738, routed)         0.290     0.835    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/gmii_mii_tx_gen/tx_axi_clk
    SLICE_X13Y52         FDRE                                         r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/gmii_mii_tx_gen/tx_er_reg1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y52         FDRE (Prop_fdre_C_Q)         0.141     0.976 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/gmii_mii_tx_gen/tx_er_reg1_reg/Q
                         net (fo=1, routed)           0.056     1.032    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/gmii_mii_tx_gen/tx_er_reg1
    SLICE_X13Y52         FDRE                                         r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/gmii_mii_tx_gen/tx_er_reg2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock mii_tx_clk_i rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  mii_tx_clk_i (IN)
                         net (fo=0)                   0.000     0.000    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk
    H16                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk_ibuf_i/O
                         net (fo=1, routed)           0.311     0.745    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk_ibuf
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.254     1.000 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/bufr_mii_tx_clk/O
                         net (fo=738, routed)         0.326     1.326    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/gmii_mii_tx_gen/tx_axi_clk
    SLICE_X13Y52         FDRE                                         r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/gmii_mii_tx_gen/tx_er_reg2_reg/C
                         clock pessimism             -0.491     0.835    
                         clock uncertainty            0.035     0.870    
    SLICE_X13Y52         FDRE (Hold_fdre_C_D)         0.078     0.948    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/gmii_mii_tx_gen/tx_er_reg2_reg
  -------------------------------------------------------------------
                         required time                         -0.948    
                         arrival time                           1.032    
  -------------------------------------------------------------------
                         slack                                  0.084    

Slack (MET) :             0.086ns  (arrival time - required time)
  Source:                 eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/gmii_mii_tx_gen/txd_reg1_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_tx_mac  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/gmii_mii_tx_gen/txd_reg2_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by mii_tx_clk_i  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             mii_tx_clk_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mii_tx_clk_i rise@0.000ns - clk_tx_mac rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.297ns
    Source Clock Delay      (SCD):    0.809ns
    Clock Pessimism Removal (CPR):    0.488ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_tx_mac rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  mii_tx_clk_i (IN)
                         net (fo=0)                   0.000     0.000    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk
    H16                  IBUF (Prop_ibuf_I_O)         0.247     0.247 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk_ibuf_i/O
                         net (fo=1, routed)           0.206     0.453    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk_ibuf
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.092     0.545 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/bufr_mii_tx_clk/O
                         net (fo=738, routed)         0.264     0.809    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/gmii_mii_tx_gen/tx_axi_clk
    SLICE_X3Y58          FDRE                                         r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/gmii_mii_tx_gen/txd_reg1_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y58          FDRE (Prop_fdre_C_Q)         0.141     0.950 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/gmii_mii_tx_gen/txd_reg1_reg[3]/Q
                         net (fo=1, routed)           0.056     1.006    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/gmii_mii_tx_gen/txd_reg1[3]
    SLICE_X3Y58          FDRE                                         r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/gmii_mii_tx_gen/txd_reg2_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock mii_tx_clk_i rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  mii_tx_clk_i (IN)
                         net (fo=0)                   0.000     0.000    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk
    H16                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk_ibuf_i/O
                         net (fo=1, routed)           0.311     0.745    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk_ibuf
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.254     1.000 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/bufr_mii_tx_clk/O
                         net (fo=738, routed)         0.297     1.297    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/gmii_mii_tx_gen/tx_axi_clk
    SLICE_X3Y58          FDRE                                         r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/gmii_mii_tx_gen/txd_reg2_reg[3]/C
                         clock pessimism             -0.488     0.809    
                         clock uncertainty            0.035     0.844    
    SLICE_X3Y58          FDRE (Hold_fdre_C_D)         0.076     0.920    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/gmii_mii_tx_gen/txd_reg2_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.920    
                         arrival time                           1.006    
  -------------------------------------------------------------------
                         slack                                  0.086    

Slack (MET) :             0.087ns  (arrival time - required time)
  Source:                 eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/sync_tx_enable/data_sync_reg0/C
                            (rising edge-triggered cell FDRE clocked by clk_tx_mac  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/sync_tx_enable/data_sync_reg1/D
                            (rising edge-triggered cell FDRE clocked by mii_tx_clk_i  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             mii_tx_clk_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mii_tx_clk_i rise@0.000ns - clk_tx_mac rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.323ns
    Source Clock Delay      (SCD):    0.834ns
    Clock Pessimism Removal (CPR):    0.489ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_tx_mac rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  mii_tx_clk_i (IN)
                         net (fo=0)                   0.000     0.000    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk
    H16                  IBUF (Prop_ibuf_I_O)         0.247     0.247 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk_ibuf_i/O
                         net (fo=1, routed)           0.206     0.453    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk_ibuf
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.092     0.545 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/bufr_mii_tx_clk/O
                         net (fo=738, routed)         0.289     0.834    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/sync_tx_enable/tx_axi_clk
    SLICE_X11Y53         FDRE                                         r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/sync_tx_enable/data_sync_reg0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y53         FDRE (Prop_fdre_C_Q)         0.141     0.975 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/sync_tx_enable/data_sync_reg0/Q
                         net (fo=1, routed)           0.056     1.031    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/sync_tx_enable/data_sync0
    SLICE_X11Y53         FDRE                                         r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/sync_tx_enable/data_sync_reg1/D
  -------------------------------------------------------------------    -------------------

                         (clock mii_tx_clk_i rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  mii_tx_clk_i (IN)
                         net (fo=0)                   0.000     0.000    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk
    H16                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk_ibuf_i/O
                         net (fo=1, routed)           0.311     0.745    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk_ibuf
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.254     1.000 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/bufr_mii_tx_clk/O
                         net (fo=738, routed)         0.323     1.323    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/sync_tx_enable/tx_axi_clk
    SLICE_X11Y53         FDRE                                         r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/sync_tx_enable/data_sync_reg1/C
                         clock pessimism             -0.489     0.834    
                         clock uncertainty            0.035     0.869    
    SLICE_X11Y53         FDRE (Hold_fdre_C_D)         0.075     0.944    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/sync_tx_enable/data_sync_reg1
  -------------------------------------------------------------------
                         required time                         -0.944    
                         arrival time                           1.031    
  -------------------------------------------------------------------
                         slack                                  0.087    

Slack (MET) :             0.097ns  (arrival time - required time)
  Source:                 eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/tx/data_count_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_tx_mac  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/tx/data_control_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by mii_tx_clk_i  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             mii_tx_clk_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mii_tx_clk_i rise@0.000ns - clk_tx_mac rise@0.000ns)
  Data Path Delay:        0.265ns  (logic 0.186ns (70.098%)  route 0.079ns (29.902%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.326ns
    Source Clock Delay      (SCD):    0.835ns
    Clock Pessimism Removal (CPR):    0.478ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_tx_mac rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  mii_tx_clk_i (IN)
                         net (fo=0)                   0.000     0.000    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk
    H16                  IBUF (Prop_ibuf_I_O)         0.247     0.247 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk_ibuf_i/O
                         net (fo=1, routed)           0.206     0.453    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk_ibuf
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.092     0.545 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/bufr_mii_tx_clk/O
                         net (fo=738, routed)         0.290     0.835    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/tx/tx_axi_clk
    SLICE_X13Y52         FDSE                                         r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/tx/data_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y52         FDSE (Prop_fdse_C_Q)         0.141     0.976 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/tx/data_count_reg[0]/Q
                         net (fo=29, routed)          0.079     1.055    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/tx/data_count_reg_n_0_[0]
    SLICE_X12Y52         LUT6 (Prop_lut6_I1_O)        0.045     1.100 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/tx/data_control[4]_i_1/O
                         net (fo=1, routed)           0.000     1.100    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/tx/data_control_1[4]
    SLICE_X12Y52         FDRE                                         r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/tx/data_control_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock mii_tx_clk_i rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  mii_tx_clk_i (IN)
                         net (fo=0)                   0.000     0.000    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk
    H16                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk_ibuf_i/O
                         net (fo=1, routed)           0.311     0.745    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk_ibuf
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.254     1.000 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/bufr_mii_tx_clk/O
                         net (fo=738, routed)         0.326     1.326    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/tx/tx_axi_clk
    SLICE_X12Y52         FDRE                                         r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/tx/data_control_reg[4]/C
                         clock pessimism             -0.478     0.848    
                         clock uncertainty            0.035     0.883    
    SLICE_X12Y52         FDRE (Hold_fdre_C_D)         0.120     1.003    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/tx/data_control_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.003    
                         arrival time                           1.100    
  -------------------------------------------------------------------
                         slack                                  0.097    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/txgen/TX_SM1/CRCGEN/CALC_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by clk_tx_mac  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/txgen/TX_SM1/CRCGEN/CALC_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by mii_tx_clk_i  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             mii_tx_clk_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mii_tx_clk_i rise@0.000ns - clk_tx_mac rise@0.000ns)
  Data Path Delay:        0.277ns  (logic 0.186ns (67.123%)  route 0.091ns (32.877%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.297ns
    Source Clock Delay      (SCD):    0.809ns
    Clock Pessimism Removal (CPR):    0.475ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_tx_mac rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  mii_tx_clk_i (IN)
                         net (fo=0)                   0.000     0.000    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk
    H16                  IBUF (Prop_ibuf_I_O)         0.247     0.247 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk_ibuf_i/O
                         net (fo=1, routed)           0.206     0.453    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk_ibuf
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.092     0.545 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/bufr_mii_tx_clk/O
                         net (fo=738, routed)         0.264     0.809    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/txgen/TX_SM1/CRCGEN/tx_axi_clk
    SLICE_X3Y57          FDRE                                         r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/txgen/TX_SM1/CRCGEN/CALC_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y57          FDRE (Prop_fdre_C_Q)         0.141     0.950 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/txgen/TX_SM1/CRCGEN/CALC_reg[21]/Q
                         net (fo=1, routed)           0.091     1.041    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/txgen/TX_SM1/CRCGEN/CALC_reg_n_0_[21]
    SLICE_X2Y57          LUT6 (Prop_lut6_I5_O)        0.045     1.086 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/txgen/TX_SM1/CRCGEN/CALC[29]_i_1/O
                         net (fo=1, routed)           0.000     1.086    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/txgen/TX_SM1/CRCGEN/p_1_in[29]
    SLICE_X2Y57          FDRE                                         r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/txgen/TX_SM1/CRCGEN/CALC_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock mii_tx_clk_i rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  mii_tx_clk_i (IN)
                         net (fo=0)                   0.000     0.000    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk
    H16                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk_ibuf_i/O
                         net (fo=1, routed)           0.311     0.745    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk_ibuf
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.254     1.000 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/bufr_mii_tx_clk/O
                         net (fo=738, routed)         0.297     1.297    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/txgen/TX_SM1/CRCGEN/tx_axi_clk
    SLICE_X2Y57          FDRE                                         r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/txgen/TX_SM1/CRCGEN/CALC_reg[29]/C
                         clock pessimism             -0.475     0.822    
                         clock uncertainty            0.035     0.857    
    SLICE_X2Y57          FDRE (Hold_fdre_C_D)         0.121     0.978    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/txgen/TX_SM1/CRCGEN/CALC_reg[29]
  -------------------------------------------------------------------
                         required time                         -0.978    
                         arrival time                           1.086    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 eth_mac_block_1/user_side_FIFO/tx_fifo_i/rd_data_pipe_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_tx_mac  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            eth_mac_block_1/user_side_FIFO/tx_fifo_i/tx_axis_mac_tdata_int_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by mii_tx_clk_i  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             mii_tx_clk_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mii_tx_clk_i rise@0.000ns - clk_tx_mac rise@0.000ns)
  Data Path Delay:        0.216ns  (logic 0.164ns (75.889%)  route 0.052ns (24.111%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.311ns
    Source Clock Delay      (SCD):    0.824ns
    Clock Pessimism Removal (CPR):    0.474ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_tx_mac rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  mii_tx_clk_i (IN)
                         net (fo=0)                   0.000     0.000    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk
    H16                  IBUF (Prop_ibuf_I_O)         0.247     0.247 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk_ibuf_i/O
                         net (fo=1, routed)           0.206     0.453    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk_ibuf
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.092     0.545 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/bufr_mii_tx_clk/O
                         net (fo=738, routed)         0.279     0.824    eth_mac_block_1/user_side_FIFO/tx_fifo_i/tx_mac_aclk
    SLICE_X10Y71         FDRE                                         r  eth_mac_block_1/user_side_FIFO/tx_fifo_i/rd_data_pipe_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y71         FDRE (Prop_fdre_C_Q)         0.164     0.988 r  eth_mac_block_1/user_side_FIFO/tx_fifo_i/rd_data_pipe_reg[3]/Q
                         net (fo=1, routed)           0.052     1.040    eth_mac_block_1/user_side_FIFO/tx_fifo_i/rd_data_pipe[3]
    SLICE_X11Y71         FDRE                                         r  eth_mac_block_1/user_side_FIFO/tx_fifo_i/tx_axis_mac_tdata_int_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock mii_tx_clk_i rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  mii_tx_clk_i (IN)
                         net (fo=0)                   0.000     0.000    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk
    H16                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk_ibuf_i/O
                         net (fo=1, routed)           0.311     0.745    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk_ibuf
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.254     1.000 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/bufr_mii_tx_clk/O
                         net (fo=738, routed)         0.311     1.311    eth_mac_block_1/user_side_FIFO/tx_fifo_i/tx_mac_aclk
    SLICE_X11Y71         FDRE                                         r  eth_mac_block_1/user_side_FIFO/tx_fifo_i/tx_axis_mac_tdata_int_reg[3]/C
                         clock pessimism             -0.474     0.837    
                         clock uncertainty            0.035     0.872    
    SLICE_X11Y71         FDRE (Hold_fdre_C_D)         0.047     0.919    eth_mac_block_1/user_side_FIFO/tx_fifo_i/tx_axis_mac_tdata_int_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.919    
                         arrival time                           1.040    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/txgen/TX_SM1/CORE_DOES_NO_HD_IFG.INT_IFG_DEL_MASKED_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_tx_mac  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/txgen/TX_SM1/IFG_COUNT_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by mii_tx_clk_i  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             mii_tx_clk_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mii_tx_clk_i rise@0.000ns - clk_tx_mac rise@0.000ns)
  Data Path Delay:        0.297ns  (logic 0.186ns (62.551%)  route 0.111ns (37.449%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.020ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.323ns
    Source Clock Delay      (SCD):    0.835ns
    Clock Pessimism Removal (CPR):    0.468ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_tx_mac rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  mii_tx_clk_i (IN)
                         net (fo=0)                   0.000     0.000    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk
    H16                  IBUF (Prop_ibuf_I_O)         0.247     0.247 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk_ibuf_i/O
                         net (fo=1, routed)           0.206     0.453    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk_ibuf
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.092     0.545 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/bufr_mii_tx_clk/O
                         net (fo=738, routed)         0.290     0.835    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/txgen/TX_SM1/tx_axi_clk
    SLICE_X11Y51         FDRE                                         r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/txgen/TX_SM1/CORE_DOES_NO_HD_IFG.INT_IFG_DEL_MASKED_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y51         FDRE (Prop_fdre_C_Q)         0.141     0.976 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/txgen/TX_SM1/CORE_DOES_NO_HD_IFG.INT_IFG_DEL_MASKED_reg[7]/Q
                         net (fo=1, routed)           0.111     1.087    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/txgen/TX_SM1/INT_IFG_DEL_MASKED[7]
    SLICE_X8Y50          LUT6 (Prop_lut6_I1_O)        0.045     1.132 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/txgen/TX_SM1/IFG_COUNT[7]_i_1/O
                         net (fo=1, routed)           0.000     1.132    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/txgen/TX_SM1/IFG_COUNT[7]_i_1_n_0
    SLICE_X8Y50          FDRE                                         r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/txgen/TX_SM1/IFG_COUNT_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock mii_tx_clk_i rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  mii_tx_clk_i (IN)
                         net (fo=0)                   0.000     0.000    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk
    H16                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk_ibuf_i/O
                         net (fo=1, routed)           0.311     0.745    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk_ibuf
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.254     1.000 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/bufr_mii_tx_clk/O
                         net (fo=738, routed)         0.323     1.323    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/txgen/TX_SM1/tx_axi_clk
    SLICE_X8Y50          FDRE                                         r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/txgen/TX_SM1/IFG_COUNT_reg[7]/C
                         clock pessimism             -0.468     0.855    
                         clock uncertainty            0.035     0.890    
    SLICE_X8Y50          FDRE (Hold_fdre_C_D)         0.121     1.011    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/txgen/TX_SM1/IFG_COUNT_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.011    
                         arrival time                           1.132    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 eth_mac_block_1/user_side_FIFO/tx_fifo_i/gen_fd_addr.rd_start_addr_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_tx_mac  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            eth_mac_block_1/user_side_FIFO/tx_fifo_i/rd_addr_txfer_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by mii_tx_clk_i  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             mii_tx_clk_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mii_tx_clk_i rise@0.000ns - clk_tx_mac rise@0.000ns)
  Data Path Delay:        0.242ns  (logic 0.141ns (58.206%)  route 0.101ns (41.794%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.286ns
    Source Clock Delay      (SCD):    0.800ns
    Clock Pessimism Removal (CPR):    0.472ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_tx_mac rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  mii_tx_clk_i (IN)
                         net (fo=0)                   0.000     0.000    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk
    H16                  IBUF (Prop_ibuf_I_O)         0.247     0.247 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk_ibuf_i/O
                         net (fo=1, routed)           0.206     0.453    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk_ibuf
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.092     0.545 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/bufr_mii_tx_clk/O
                         net (fo=738, routed)         0.255     0.800    eth_mac_block_1/user_side_FIFO/tx_fifo_i/tx_mac_aclk
    SLICE_X7Y77          FDRE                                         r  eth_mac_block_1/user_side_FIFO/tx_fifo_i/gen_fd_addr.rd_start_addr_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y77          FDRE (Prop_fdre_C_Q)         0.141     0.941 r  eth_mac_block_1/user_side_FIFO/tx_fifo_i/gen_fd_addr.rd_start_addr_reg[5]/Q
                         net (fo=1, routed)           0.101     1.042    eth_mac_block_1/user_side_FIFO/tx_fifo_i/rd_start_addr[5]
    SLICE_X5Y78          FDRE                                         r  eth_mac_block_1/user_side_FIFO/tx_fifo_i/rd_addr_txfer_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock mii_tx_clk_i rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  mii_tx_clk_i (IN)
                         net (fo=0)                   0.000     0.000    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk
    H16                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk_ibuf_i/O
                         net (fo=1, routed)           0.311     0.745    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk_ibuf
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.254     1.000 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/bufr_mii_tx_clk/O
                         net (fo=738, routed)         0.286     1.286    eth_mac_block_1/user_side_FIFO/tx_fifo_i/tx_mac_aclk
    SLICE_X5Y78          FDRE                                         r  eth_mac_block_1/user_side_FIFO/tx_fifo_i/rd_addr_txfer_reg[5]/C
                         clock pessimism             -0.472     0.814    
                         clock uncertainty            0.035     0.849    
    SLICE_X5Y78          FDRE (Hold_fdre_C_D)         0.071     0.920    eth_mac_block_1/user_side_FIFO/tx_fifo_i/rd_addr_txfer_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.920    
                         arrival time                           1.042    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/txgen/TX_SM1/PREAMBLE_PIPE_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_tx_mac  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/txgen/TX_SM1/PREAMBLE_PIPE_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by mii_tx_clk_i  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             mii_tx_clk_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mii_tx_clk_i rise@0.000ns - clk_tx_mac rise@0.000ns)
  Data Path Delay:        0.244ns  (logic 0.141ns (57.830%)  route 0.103ns (42.170%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.298ns
    Source Clock Delay      (SCD):    0.810ns
    Clock Pessimism Removal (CPR):    0.472ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_tx_mac rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  mii_tx_clk_i (IN)
                         net (fo=0)                   0.000     0.000    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk
    H16                  IBUF (Prop_ibuf_I_O)         0.247     0.247 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk_ibuf_i/O
                         net (fo=1, routed)           0.206     0.453    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk_ibuf
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.092     0.545 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/bufr_mii_tx_clk/O
                         net (fo=738, routed)         0.265     0.810    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/txgen/TX_SM1/tx_axi_clk
    SLICE_X4Y56          FDRE                                         r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/txgen/TX_SM1/PREAMBLE_PIPE_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y56          FDRE (Prop_fdre_C_Q)         0.141     0.951 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/txgen/TX_SM1/PREAMBLE_PIPE_reg[10]/Q
                         net (fo=1, routed)           0.103     1.054    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/txgen/TX_SM1/PREAMBLE_PIPE_reg_n_0_[10]
    SLICE_X7Y55          FDRE                                         r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/txgen/TX_SM1/PREAMBLE_PIPE_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock mii_tx_clk_i rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  mii_tx_clk_i (IN)
                         net (fo=0)                   0.000     0.000    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk
    H16                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk_ibuf_i/O
                         net (fo=1, routed)           0.311     0.745    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk_ibuf
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.254     1.000 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/bufr_mii_tx_clk/O
                         net (fo=738, routed)         0.298     1.298    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/txgen/TX_SM1/tx_axi_clk
    SLICE_X7Y55          FDRE                                         r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/txgen/TX_SM1/PREAMBLE_PIPE_reg[11]/C
                         clock pessimism             -0.472     0.826    
                         clock uncertainty            0.035     0.861    
    SLICE_X7Y55          FDRE (Hold_fdre_C_D)         0.070     0.931    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/txgen/TX_SM1/PREAMBLE_PIPE_reg[11]
  -------------------------------------------------------------------
                         required time                         -0.931    
                         arrival time                           1.054    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.125ns  (arrival time - required time)
  Source:                 eth_mac_block_1/user_side_FIFO/tx_fifo_i/resync_wr_frame_in_fifo/data_sync_reg0/C
                            (rising edge-triggered cell FDRE clocked by clk_tx_mac  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            eth_mac_block_1/user_side_FIFO/tx_fifo_i/resync_wr_frame_in_fifo/data_sync_reg1/D
                            (rising edge-triggered cell FDRE clocked by mii_tx_clk_i  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             mii_tx_clk_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mii_tx_clk_i rise@0.000ns - clk_tx_mac rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.164ns (74.580%)  route 0.056ns (25.420%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.308ns
    Source Clock Delay      (SCD):    0.822ns
    Clock Pessimism Removal (CPR):    0.486ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_tx_mac rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  mii_tx_clk_i (IN)
                         net (fo=0)                   0.000     0.000    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk
    H16                  IBUF (Prop_ibuf_I_O)         0.247     0.247 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk_ibuf_i/O
                         net (fo=1, routed)           0.206     0.453    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk_ibuf
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.092     0.545 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/bufr_mii_tx_clk/O
                         net (fo=738, routed)         0.277     0.822    eth_mac_block_1/user_side_FIFO/tx_fifo_i/resync_wr_frame_in_fifo/clk
    SLICE_X10Y76         FDRE                                         r  eth_mac_block_1/user_side_FIFO/tx_fifo_i/resync_wr_frame_in_fifo/data_sync_reg0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y76         FDRE (Prop_fdre_C_Q)         0.164     0.986 r  eth_mac_block_1/user_side_FIFO/tx_fifo_i/resync_wr_frame_in_fifo/data_sync_reg0/Q
                         net (fo=1, routed)           0.056     1.042    eth_mac_block_1/user_side_FIFO/tx_fifo_i/resync_wr_frame_in_fifo/data_sync0
    SLICE_X10Y76         FDRE                                         r  eth_mac_block_1/user_side_FIFO/tx_fifo_i/resync_wr_frame_in_fifo/data_sync_reg1/D
  -------------------------------------------------------------------    -------------------

                         (clock mii_tx_clk_i rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  mii_tx_clk_i (IN)
                         net (fo=0)                   0.000     0.000    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk
    H16                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk_ibuf_i/O
                         net (fo=1, routed)           0.311     0.745    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk_ibuf
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.254     1.000 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/bufr_mii_tx_clk/O
                         net (fo=738, routed)         0.308     1.308    eth_mac_block_1/user_side_FIFO/tx_fifo_i/resync_wr_frame_in_fifo/clk
    SLICE_X10Y76         FDRE                                         r  eth_mac_block_1/user_side_FIFO/tx_fifo_i/resync_wr_frame_in_fifo/data_sync_reg1/C
                         clock pessimism             -0.486     0.822    
                         clock uncertainty            0.035     0.857    
    SLICE_X10Y76         FDRE (Hold_fdre_C_D)         0.060     0.917    eth_mac_block_1/user_side_FIFO/tx_fifo_i/resync_wr_frame_in_fifo/data_sync_reg1
  -------------------------------------------------------------------
                         required time                         -0.917    
                         arrival time                           1.042    
  -------------------------------------------------------------------
                         slack                                  0.125    





---------------------------------------------------------------------------------------------------
From Clock:  mii_rx_clk_i
  To Clock:  mii_tx_clk_i

Setup :            0  Failing Endpoints,  Worst Slack        4.898ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.898ns  (required time - arrival time)
  Source:                 eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/rx_pause/pause_req_to_tx_int_reg/C
                            (rising edge-triggered cell FDRE clocked by mii_rx_clk_i  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/tx_pause/sync_good_rx/data_sync_reg0/D
                            (rising edge-triggered cell FDRE clocked by mii_tx_clk_i  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             mii_tx_clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.000ns  (MaxDelay Path 6.000ns)
  Data Path Delay:        1.055ns  (logic 0.456ns (43.242%)  route 0.599ns (56.758%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 6.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y66                                      0.000     0.000 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/rx_pause/pause_req_to_tx_int_reg/C
    SLICE_X13Y66         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/rx_pause/pause_req_to_tx_int_reg/Q
                         net (fo=2, routed)           0.599     1.055    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/tx_pause/sync_good_rx/data_in
    SLICE_X14Y62         FDRE                                         r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/tx_pause/sync_good_rx/data_sync_reg0/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.000     6.000    
    SLICE_X14Y62         FDRE (Setup_fdre_C_D)       -0.047     5.953    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/tx_pause/sync_good_rx/data_sync_reg0
  -------------------------------------------------------------------
                         required time                          5.953    
                         arrival time                          -1.055    
  -------------------------------------------------------------------
                         slack                                  4.898    

Slack (MET) :             28.465ns  (required time - arrival time)
  Source:                 eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/rx_pause/pause_value_to_tx_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by mii_rx_clk_i  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/tx_pause/count_set_reg/D
                            (rising edge-triggered cell FDRE clocked by mii_tx_clk_i  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             mii_tx_clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            32.000ns  (MaxDelay Path 32.000ns)
  Data Path Delay:        3.612ns  (logic 0.952ns (26.356%)  route 2.660ns (73.644%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Timing Exception:       MaxDelay Path 32.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y63                                      0.000     0.000 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/rx_pause/pause_value_to_tx_reg[2]/C
    SLICE_X13Y63         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/rx_pause/pause_value_to_tx_reg[2]/Q
                         net (fo=2, routed)           0.692     1.148    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/rx_pause/Q[2]
    SLICE_X12Y63         LUT4 (Prop_lut4_I0_O)        0.124     1.272 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/rx_pause/count_set_i_7/O
                         net (fo=1, routed)           0.797     2.070    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/rx_pause/count_set_i_7_n_0
    SLICE_X13Y62         LUT5 (Prop_lut5_I4_O)        0.124     2.194 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/rx_pause/count_set_i_6/O
                         net (fo=1, routed)           0.433     2.627    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/rx_pause/count_set_i_6_n_0
    SLICE_X13Y62         LUT6 (Prop_lut6_I5_O)        0.124     2.751 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/rx_pause/count_set_i_3/O
                         net (fo=1, routed)           0.737     3.488    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/tx_pause/sync_good_rx/count_set_reg_0
    SLICE_X12Y59         LUT6 (Prop_lut6_I3_O)        0.124     3.612 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/tx_pause/sync_good_rx/count_set_i_1/O
                         net (fo=1, routed)           0.000     3.612    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/tx_pause/sync_good_rx_n_0
    SLICE_X12Y59         FDRE                                         r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/tx_pause/count_set_reg/D
  -------------------------------------------------------------------    -------------------

                         max delay                   32.000    32.000    
    SLICE_X12Y59         FDRE (Setup_fdre_C_D)        0.077    32.077    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/tx_pause/count_set_reg
  -------------------------------------------------------------------
                         required time                         32.077    
                         arrival time                          -3.612    
  -------------------------------------------------------------------
                         slack                                 28.465    

Slack (MET) :             30.124ns  (required time - arrival time)
  Source:                 eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/rx_pause/pause_value_to_tx_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by mii_rx_clk_i  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/tx_pause/pause_count_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by mii_tx_clk_i  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             mii_tx_clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            32.000ns  (MaxDelay Path 32.000ns)
  Data Path Delay:        1.908ns  (logic 0.779ns (40.834%)  route 1.129ns (59.166%))
  Logic Levels:           1  (LUT4=1)
  Timing Exception:       MaxDelay Path 32.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y62                                      0.000     0.000 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/rx_pause/pause_value_to_tx_reg[5]/C
    SLICE_X12Y62         FDRE (Prop_fdre_C_Q)         0.478     0.478 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/rx_pause/pause_value_to_tx_reg[5]/Q
                         net (fo=2, routed)           1.129     1.607    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/tx_pause/sync_good_rx/Q[5]
    SLICE_X11Y61         LUT4 (Prop_lut4_I0_O)        0.301     1.908 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/tx_pause/sync_good_rx/pause_count[5]_i_1/O
                         net (fo=1, routed)           0.000     1.908    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/tx_pause/sync_good_rx_n_15
    SLICE_X11Y61         FDRE                                         r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/tx_pause/pause_count_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   32.000    32.000    
    SLICE_X11Y61         FDRE (Setup_fdre_C_D)        0.032    32.032    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/tx_pause/pause_count_reg[5]
  -------------------------------------------------------------------
                         required time                         32.032    
                         arrival time                          -1.908    
  -------------------------------------------------------------------
                         slack                                 30.124    

Slack (MET) :             30.176ns  (required time - arrival time)
  Source:                 eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/rx_pause/pause_value_to_tx_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by mii_rx_clk_i  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/tx_pause/pause_count_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by mii_tx_clk_i  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             mii_tx_clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            32.000ns  (MaxDelay Path 32.000ns)
  Data Path Delay:        1.855ns  (logic 0.718ns (38.702%)  route 1.137ns (61.298%))
  Logic Levels:           1  (LUT4=1)
  Timing Exception:       MaxDelay Path 32.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y63                                      0.000     0.000 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/rx_pause/pause_value_to_tx_reg[3]/C
    SLICE_X13Y63         FDRE (Prop_fdre_C_Q)         0.419     0.419 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/rx_pause/pause_value_to_tx_reg[3]/Q
                         net (fo=2, routed)           1.137     1.556    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/tx_pause/sync_good_rx/Q[3]
    SLICE_X11Y61         LUT4 (Prop_lut4_I0_O)        0.299     1.855 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/tx_pause/sync_good_rx/pause_count[3]_i_1/O
                         net (fo=1, routed)           0.000     1.855    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/tx_pause/sync_good_rx_n_17
    SLICE_X11Y61         FDRE                                         r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/tx_pause/pause_count_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   32.000    32.000    
    SLICE_X11Y61         FDRE (Setup_fdre_C_D)        0.031    32.031    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/tx_pause/pause_count_reg[3]
  -------------------------------------------------------------------
                         required time                         32.031    
                         arrival time                          -1.855    
  -------------------------------------------------------------------
                         slack                                 30.176    

Slack (MET) :             30.350ns  (required time - arrival time)
  Source:                 eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/rx_pause/pause_value_to_tx_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by mii_rx_clk_i  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/tx_pause/pause_count_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by mii_tx_clk_i  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             mii_tx_clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            32.000ns  (MaxDelay Path 32.000ns)
  Data Path Delay:        1.679ns  (logic 0.773ns (46.034%)  route 0.906ns (53.966%))
  Logic Levels:           1  (LUT4=1)
  Timing Exception:       MaxDelay Path 32.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y62                                      0.000     0.000 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/rx_pause/pause_value_to_tx_reg[1]/C
    SLICE_X12Y62         FDRE (Prop_fdre_C_Q)         0.478     0.478 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/rx_pause/pause_value_to_tx_reg[1]/Q
                         net (fo=2, routed)           0.906     1.384    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/tx_pause/sync_good_rx/Q[1]
    SLICE_X11Y61         LUT4 (Prop_lut4_I0_O)        0.295     1.679 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/tx_pause/sync_good_rx/pause_count[1]_i_1/O
                         net (fo=1, routed)           0.000     1.679    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/tx_pause/sync_good_rx_n_19
    SLICE_X11Y61         FDRE                                         r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/tx_pause/pause_count_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   32.000    32.000    
    SLICE_X11Y61         FDRE (Setup_fdre_C_D)        0.029    32.029    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/tx_pause/pause_count_reg[1]
  -------------------------------------------------------------------
                         required time                         32.029    
                         arrival time                          -1.679    
  -------------------------------------------------------------------
                         slack                                 30.350    

Slack (MET) :             30.361ns  (required time - arrival time)
  Source:                 eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/rx_pause/pause_value_to_tx_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by mii_rx_clk_i  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/tx_pause/pause_count_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by mii_tx_clk_i  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             mii_tx_clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            32.000ns  (MaxDelay Path 32.000ns)
  Data Path Delay:        1.716ns  (logic 0.716ns (41.736%)  route 1.000ns (58.264%))
  Logic Levels:           1  (LUT4=1)
  Timing Exception:       MaxDelay Path 32.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y63                                      0.000     0.000 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/rx_pause/pause_value_to_tx_reg[6]/C
    SLICE_X13Y63         FDRE (Prop_fdre_C_Q)         0.419     0.419 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/rx_pause/pause_value_to_tx_reg[6]/Q
                         net (fo=2, routed)           1.000     1.419    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/tx_pause/sync_good_rx/Q[6]
    SLICE_X10Y61         LUT4 (Prop_lut4_I0_O)        0.297     1.716 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/tx_pause/sync_good_rx/pause_count[6]_i_1/O
                         net (fo=1, routed)           0.000     1.716    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/tx_pause/sync_good_rx_n_14
    SLICE_X10Y61         FDRE                                         r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/tx_pause/pause_count_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   32.000    32.000    
    SLICE_X10Y61         FDRE (Setup_fdre_C_D)        0.077    32.077    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/tx_pause/pause_count_reg[6]
  -------------------------------------------------------------------
                         required time                         32.077    
                         arrival time                          -1.716    
  -------------------------------------------------------------------
                         slack                                 30.361    

Slack (MET) :             30.412ns  (required time - arrival time)
  Source:                 eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/rx_pause/pause_value_to_tx_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by mii_rx_clk_i  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/tx_pause/pause_count_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by mii_tx_clk_i  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             mii_tx_clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            32.000ns  (MaxDelay Path 32.000ns)
  Data Path Delay:        1.617ns  (logic 0.642ns (39.699%)  route 0.975ns (60.301%))
  Logic Levels:           1  (LUT4=1)
  Timing Exception:       MaxDelay Path 32.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y62                                      0.000     0.000 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/rx_pause/pause_value_to_tx_reg[12]/C
    SLICE_X12Y62         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/rx_pause/pause_value_to_tx_reg[12]/Q
                         net (fo=2, routed)           0.975     1.493    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/tx_pause/sync_good_rx/Q[12]
    SLICE_X11Y63         LUT4 (Prop_lut4_I0_O)        0.124     1.617 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/tx_pause/sync_good_rx/pause_count[12]_i_1/O
                         net (fo=1, routed)           0.000     1.617    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/tx_pause/sync_good_rx_n_8
    SLICE_X11Y63         FDRE                                         r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/tx_pause/pause_count_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   32.000    32.000    
    SLICE_X11Y63         FDRE (Setup_fdre_C_D)        0.029    32.029    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/tx_pause/pause_count_reg[12]
  -------------------------------------------------------------------
                         required time                         32.029    
                         arrival time                          -1.617    
  -------------------------------------------------------------------
                         slack                                 30.412    

Slack (MET) :             30.425ns  (required time - arrival time)
  Source:                 eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/rx_pause/pause_value_to_tx_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by mii_rx_clk_i  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/tx_pause/pause_count_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by mii_tx_clk_i  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             mii_tx_clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            32.000ns  (MaxDelay Path 32.000ns)
  Data Path Delay:        1.606ns  (logic 0.715ns (44.532%)  route 0.891ns (55.468%))
  Logic Levels:           1  (LUT4=1)
  Timing Exception:       MaxDelay Path 32.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y63                                      0.000     0.000 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/rx_pause/pause_value_to_tx_reg[4]/C
    SLICE_X13Y63         FDRE (Prop_fdre_C_Q)         0.419     0.419 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/rx_pause/pause_value_to_tx_reg[4]/Q
                         net (fo=2, routed)           0.891     1.310    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/tx_pause/sync_good_rx/Q[4]
    SLICE_X11Y61         LUT4 (Prop_lut4_I0_O)        0.296     1.606 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/tx_pause/sync_good_rx/pause_count[4]_i_1/O
                         net (fo=1, routed)           0.000     1.606    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/tx_pause/sync_good_rx_n_16
    SLICE_X11Y61         FDRE                                         r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/tx_pause/pause_count_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   32.000    32.000    
    SLICE_X11Y61         FDRE (Setup_fdre_C_D)        0.031    32.031    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/tx_pause/pause_count_reg[4]
  -------------------------------------------------------------------
                         required time                         32.031    
                         arrival time                          -1.606    
  -------------------------------------------------------------------
                         slack                                 30.425    

Slack (MET) :             30.468ns  (required time - arrival time)
  Source:                 eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/rx_pause/pause_value_to_tx_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by mii_rx_clk_i  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/tx_pause/pause_count_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by mii_tx_clk_i  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             mii_tx_clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            32.000ns  (MaxDelay Path 32.000ns)
  Data Path Delay:        1.611ns  (logic 0.776ns (48.162%)  route 0.835ns (51.838%))
  Logic Levels:           1  (LUT4=1)
  Timing Exception:       MaxDelay Path 32.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y62                                      0.000     0.000 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/rx_pause/pause_value_to_tx_reg[9]/C
    SLICE_X12Y62         FDRE (Prop_fdre_C_Q)         0.478     0.478 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/rx_pause/pause_value_to_tx_reg[9]/Q
                         net (fo=2, routed)           0.835     1.313    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/tx_pause/sync_good_rx/Q[9]
    SLICE_X10Y62         LUT4 (Prop_lut4_I0_O)        0.298     1.611 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/tx_pause/sync_good_rx/pause_count[9]_i_1/O
                         net (fo=1, routed)           0.000     1.611    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/tx_pause/sync_good_rx_n_11
    SLICE_X10Y62         FDRE                                         r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/tx_pause/pause_count_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   32.000    32.000    
    SLICE_X10Y62         FDRE (Setup_fdre_C_D)        0.079    32.079    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/tx_pause/pause_count_reg[9]
  -------------------------------------------------------------------
                         required time                         32.079    
                         arrival time                          -1.611    
  -------------------------------------------------------------------
                         slack                                 30.468    

Slack (MET) :             30.519ns  (required time - arrival time)
  Source:                 eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/rx_pause/pause_value_to_tx_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by mii_rx_clk_i  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/tx_pause/pause_count_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by mii_tx_clk_i  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             mii_tx_clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            32.000ns  (MaxDelay Path 32.000ns)
  Data Path Delay:        1.558ns  (logic 0.580ns (37.235%)  route 0.978ns (62.765%))
  Logic Levels:           1  (LUT4=1)
  Timing Exception:       MaxDelay Path 32.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y63                                      0.000     0.000 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/rx_pause/pause_value_to_tx_reg[0]/C
    SLICE_X13Y63         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/rx_pause/pause_value_to_tx_reg[0]/Q
                         net (fo=2, routed)           0.978     1.434    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/tx_pause/sync_good_rx/Q[0]
    SLICE_X10Y64         LUT4 (Prop_lut4_I0_O)        0.124     1.558 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/tx_pause/sync_good_rx/pause_count[0]_i_1/O
                         net (fo=1, routed)           0.000     1.558    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/tx_pause/sync_good_rx_n_20
    SLICE_X10Y64         FDRE                                         r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/tx_pause/pause_count_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   32.000    32.000    
    SLICE_X10Y64         FDRE (Setup_fdre_C_D)        0.077    32.077    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/tx_pause/pause_count_reg[0]
  -------------------------------------------------------------------
                         required time                         32.077    
                         arrival time                          -1.558    
  -------------------------------------------------------------------
                         slack                                 30.519    





---------------------------------------------------------------------------------------------------
From Clock:  s_sysclk_x2_in
  To Clock:  mii_tx_clk_i

Setup :            0  Failing Endpoints,  Worst Slack        4.648ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.046ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.648ns  (required time - arrival time)
  Source:                 eth_mac_block_1/user_side_FIFO/tx_fifo_i/wr_frames_in_fifo_reg/C
                            (rising edge-triggered cell FDRE clocked by s_sysclk_x2_in  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            eth_mac_block_1/user_side_FIFO/tx_fifo_i/resync_wr_frames_in_fifo/data_sync_reg0/D
                            (rising edge-triggered cell FDRE clocked by mii_tx_clk_i  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             mii_tx_clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (mii_tx_clk_i rise@40.000ns - s_sysclk_x2_in rise@32.000ns)
  Data Path Delay:        1.067ns  (logic 0.456ns (42.754%)  route 0.611ns (57.246%))
  Logic Levels:           0  
  Clock Path Skew:        -1.992ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.102ns = ( 43.102 - 40.000 ) 
    Source Clock Delay      (SCD):    5.093ns = ( 37.093 - 32.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.247ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.148ns
    Phase Error              (PE):    0.165ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_sysclk_x2_in rise edge)
                                                     32.000    32.000 r  
    E3                                                0.000    32.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000    32.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         1.489    33.489 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           1.967    35.455    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    35.551 r  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.577    37.129    Inst_system_clocks/sysclk_p
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.333    33.796 r  Inst_system_clocks/MMCME2_ADV_TX_PLL/CLKOUT1
                         net (fo=1, routed)           1.661    35.457    Inst_system_clocks/s_sysclk_x2_in
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    35.553 r  Inst_system_clocks/BUFG_SYS_CLK_x2/O
                         net (fo=3059, routed)        1.540    37.093    eth_mac_block_1/user_side_FIFO/tx_fifo_i/tx_fifo_aclk
    SLICE_X13Y77         FDRE                                         r  eth_mac_block_1/user_side_FIFO/tx_fifo_i/wr_frames_in_fifo_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y77         FDRE (Prop_fdre_C_Q)         0.456    37.549 r  eth_mac_block_1/user_side_FIFO/tx_fifo_i/wr_frames_in_fifo_reg/Q
                         net (fo=1, routed)           0.611    38.160    eth_mac_block_1/user_side_FIFO/tx_fifo_i/resync_wr_frames_in_fifo/data_in
    SLICE_X10Y75         FDRE                                         r  eth_mac_block_1/user_side_FIFO/tx_fifo_i/resync_wr_frames_in_fifo/data_sync_reg0/D
  -------------------------------------------------------------------    -------------------

                         (clock mii_tx_clk_i rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  mii_tx_clk_i (IN)
                         net (fo=0)                   0.000    40.000    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk
    H16                  IBUF (Prop_ibuf_I_O)         1.408    41.408 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk_ibuf_i/O
                         net (fo=1, routed)           0.459    41.867    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk_ibuf
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.486    42.353 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/bufr_mii_tx_clk/O
                         net (fo=738, routed)         0.749    43.102    eth_mac_block_1/user_side_FIFO/tx_fifo_i/resync_wr_frames_in_fifo/clk
    SLICE_X10Y75         FDRE                                         r  eth_mac_block_1/user_side_FIFO/tx_fifo_i/resync_wr_frames_in_fifo/data_sync_reg0/C
                         clock pessimism              0.000    43.102    
                         clock uncertainty           -0.247    42.855    
    SLICE_X10Y75         FDRE (Setup_fdre_C_D)       -0.047    42.808    eth_mac_block_1/user_side_FIFO/tx_fifo_i/resync_wr_frames_in_fifo/data_sync_reg0
  -------------------------------------------------------------------
                         required time                         42.808    
                         arrival time                         -38.160    
  -------------------------------------------------------------------
                         slack                                  4.648    

Slack (MET) :             4.774ns  (required time - arrival time)
  Source:                 eth_mac_block_1/user_side_FIFO/tx_fifo_i/wr_frame_in_fifo_reg/C
                            (rising edge-triggered cell FDRE clocked by s_sysclk_x2_in  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            eth_mac_block_1/user_side_FIFO/tx_fifo_i/resync_wr_frame_in_fifo/data_sync_reg0/D
                            (rising edge-triggered cell FDRE clocked by mii_tx_clk_i  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             mii_tx_clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (mii_tx_clk_i rise@40.000ns - s_sysclk_x2_in rise@32.000ns)
  Data Path Delay:        0.942ns  (logic 0.456ns (48.412%)  route 0.486ns (51.588%))
  Logic Levels:           0  
  Clock Path Skew:        -1.990ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.104ns = ( 43.104 - 40.000 ) 
    Source Clock Delay      (SCD):    5.093ns = ( 37.093 - 32.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.247ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.148ns
    Phase Error              (PE):    0.165ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_sysclk_x2_in rise edge)
                                                     32.000    32.000 r  
    E3                                                0.000    32.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000    32.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         1.489    33.489 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           1.967    35.455    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    35.551 r  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.577    37.129    Inst_system_clocks/sysclk_p
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.333    33.796 r  Inst_system_clocks/MMCME2_ADV_TX_PLL/CLKOUT1
                         net (fo=1, routed)           1.661    35.457    Inst_system_clocks/s_sysclk_x2_in
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    35.553 r  Inst_system_clocks/BUFG_SYS_CLK_x2/O
                         net (fo=3059, routed)        1.540    37.093    eth_mac_block_1/user_side_FIFO/tx_fifo_i/tx_fifo_aclk
    SLICE_X13Y77         FDRE                                         r  eth_mac_block_1/user_side_FIFO/tx_fifo_i/wr_frame_in_fifo_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y77         FDRE (Prop_fdre_C_Q)         0.456    37.549 r  eth_mac_block_1/user_side_FIFO/tx_fifo_i/wr_frame_in_fifo_reg/Q
                         net (fo=3, routed)           0.486    38.035    eth_mac_block_1/user_side_FIFO/tx_fifo_i/resync_wr_frame_in_fifo/data_in
    SLICE_X10Y76         FDRE                                         r  eth_mac_block_1/user_side_FIFO/tx_fifo_i/resync_wr_frame_in_fifo/data_sync_reg0/D
  -------------------------------------------------------------------    -------------------

                         (clock mii_tx_clk_i rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  mii_tx_clk_i (IN)
                         net (fo=0)                   0.000    40.000    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk
    H16                  IBUF (Prop_ibuf_I_O)         1.408    41.408 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk_ibuf_i/O
                         net (fo=1, routed)           0.459    41.867    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk_ibuf
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.486    42.353 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/bufr_mii_tx_clk/O
                         net (fo=738, routed)         0.751    43.104    eth_mac_block_1/user_side_FIFO/tx_fifo_i/resync_wr_frame_in_fifo/clk
    SLICE_X10Y76         FDRE                                         r  eth_mac_block_1/user_side_FIFO/tx_fifo_i/resync_wr_frame_in_fifo/data_sync_reg0/C
                         clock pessimism              0.000    43.104    
                         clock uncertainty           -0.247    42.857    
    SLICE_X10Y76         FDRE (Setup_fdre_C_D)       -0.047    42.810    eth_mac_block_1/user_side_FIFO/tx_fifo_i/resync_wr_frame_in_fifo/data_sync_reg0
  -------------------------------------------------------------------
                         required time                         42.810    
                         arrival time                         -38.035    
  -------------------------------------------------------------------
                         slack                                  4.774    

Slack (MET) :             5.085ns  (required time - arrival time)
  Source:                 eth_mac_block_1/user_side_FIFO/tx_fifo_i/frame_in_fifo_valid_tog_reg/C
                            (rising edge-triggered cell FDRE clocked by s_sysclk_x2_in  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            eth_mac_block_1/user_side_FIFO/tx_fifo_i/resync_fif_valid_tog/data_sync_reg0/D
                            (rising edge-triggered cell FDRE clocked by mii_tx_clk_i  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             mii_tx_clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (mii_tx_clk_i rise@40.000ns - s_sysclk_x2_in rise@32.000ns)
  Data Path Delay:        0.632ns  (logic 0.456ns (72.128%)  route 0.176ns (27.872%))
  Logic Levels:           0  
  Clock Path Skew:        -1.989ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.102ns = ( 43.102 - 40.000 ) 
    Source Clock Delay      (SCD):    5.090ns = ( 37.090 - 32.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.247ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.148ns
    Phase Error              (PE):    0.165ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_sysclk_x2_in rise edge)
                                                     32.000    32.000 r  
    E3                                                0.000    32.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000    32.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         1.489    33.489 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           1.967    35.455    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    35.551 r  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.577    37.129    Inst_system_clocks/sysclk_p
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.333    33.796 r  Inst_system_clocks/MMCME2_ADV_TX_PLL/CLKOUT1
                         net (fo=1, routed)           1.661    35.457    Inst_system_clocks/s_sysclk_x2_in
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    35.553 r  Inst_system_clocks/BUFG_SYS_CLK_x2/O
                         net (fo=3059, routed)        1.537    37.090    eth_mac_block_1/user_side_FIFO/tx_fifo_i/tx_fifo_aclk
    SLICE_X11Y74         FDRE                                         r  eth_mac_block_1/user_side_FIFO/tx_fifo_i/frame_in_fifo_valid_tog_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y74         FDRE (Prop_fdre_C_Q)         0.456    37.546 r  eth_mac_block_1/user_side_FIFO/tx_fifo_i/frame_in_fifo_valid_tog_reg/Q
                         net (fo=2, routed)           0.176    37.723    eth_mac_block_1/user_side_FIFO/tx_fifo_i/resync_fif_valid_tog/data_in
    SLICE_X10Y74         FDRE                                         r  eth_mac_block_1/user_side_FIFO/tx_fifo_i/resync_fif_valid_tog/data_sync_reg0/D
  -------------------------------------------------------------------    -------------------

                         (clock mii_tx_clk_i rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  mii_tx_clk_i (IN)
                         net (fo=0)                   0.000    40.000    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk
    H16                  IBUF (Prop_ibuf_I_O)         1.408    41.408 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk_ibuf_i/O
                         net (fo=1, routed)           0.459    41.867    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk_ibuf
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.486    42.353 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/bufr_mii_tx_clk/O
                         net (fo=738, routed)         0.749    43.102    eth_mac_block_1/user_side_FIFO/tx_fifo_i/resync_fif_valid_tog/clk
    SLICE_X10Y74         FDRE                                         r  eth_mac_block_1/user_side_FIFO/tx_fifo_i/resync_fif_valid_tog/data_sync_reg0/C
                         clock pessimism              0.000    43.102    
                         clock uncertainty           -0.247    42.855    
    SLICE_X10Y74         FDRE (Setup_fdre_C_D)       -0.047    42.808    eth_mac_block_1/user_side_FIFO/tx_fifo_i/resync_fif_valid_tog/data_sync_reg0
  -------------------------------------------------------------------
                         required time                         42.808    
                         arrival time                         -37.723    
  -------------------------------------------------------------------
                         slack                                  5.085    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.046ns  (arrival time - required time)
  Source:                 eth_mac_block_1/user_side_FIFO/tx_fifo_i/frame_in_fifo_valid_tog_reg/C
                            (rising edge-triggered cell FDRE clocked by s_sysclk_x2_in  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            eth_mac_block_1/user_side_FIFO/tx_fifo_i/resync_fif_valid_tog/data_sync_reg0/D
                            (rising edge-triggered cell FDRE clocked by mii_tx_clk_i  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             mii_tx_clk_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mii_tx_clk_i rise@0.000ns - s_sysclk_x2_in rise@0.000ns)
  Data Path Delay:        0.208ns  (logic 0.141ns (67.721%)  route 0.067ns (32.279%))
  Logic Levels:           0  
  Clock Path Skew:        -0.160ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.307ns
    Source Clock Delay      (SCD):    1.466ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.247ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.148ns
    Phase Error              (PE):    0.165ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_sysclk_x2_in rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000     0.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=22, routed)          0.551     1.464    Inst_system_clocks/sysclk_p
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.061     0.404 r  Inst_system_clocks/MMCME2_ADV_TX_PLL/CLKOUT1
                         net (fo=1, routed)           0.486     0.890    Inst_system_clocks/s_sysclk_x2_in
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.916 r  Inst_system_clocks/BUFG_SYS_CLK_x2/O
                         net (fo=3059, routed)        0.551     1.466    eth_mac_block_1/user_side_FIFO/tx_fifo_i/tx_fifo_aclk
    SLICE_X11Y74         FDRE                                         r  eth_mac_block_1/user_side_FIFO/tx_fifo_i/frame_in_fifo_valid_tog_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y74         FDRE (Prop_fdre_C_Q)         0.141     1.607 r  eth_mac_block_1/user_side_FIFO/tx_fifo_i/frame_in_fifo_valid_tog_reg/Q
                         net (fo=2, routed)           0.067     1.675    eth_mac_block_1/user_side_FIFO/tx_fifo_i/resync_fif_valid_tog/data_in
    SLICE_X10Y74         FDRE                                         r  eth_mac_block_1/user_side_FIFO/tx_fifo_i/resync_fif_valid_tog/data_sync_reg0/D
  -------------------------------------------------------------------    -------------------

                         (clock mii_tx_clk_i rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  mii_tx_clk_i (IN)
                         net (fo=0)                   0.000     0.000    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk
    H16                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk_ibuf_i/O
                         net (fo=1, routed)           0.311     0.745    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk_ibuf
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.254     1.000 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/bufr_mii_tx_clk/O
                         net (fo=738, routed)         0.307     1.307    eth_mac_block_1/user_side_FIFO/tx_fifo_i/resync_fif_valid_tog/clk
    SLICE_X10Y74         FDRE                                         r  eth_mac_block_1/user_side_FIFO/tx_fifo_i/resync_fif_valid_tog/data_sync_reg0/C
                         clock pessimism              0.000     1.307    
                         clock uncertainty            0.247     1.554    
    SLICE_X10Y74         FDRE (Hold_fdre_C_D)         0.075     1.629    eth_mac_block_1/user_side_FIFO/tx_fifo_i/resync_fif_valid_tog/data_sync_reg0
  -------------------------------------------------------------------
                         required time                         -1.629    
                         arrival time                           1.675    
  -------------------------------------------------------------------
                         slack                                  0.046    

Slack (MET) :             0.179ns  (arrival time - required time)
  Source:                 eth_mac_block_1/user_side_FIFO/tx_fifo_i/wr_frame_in_fifo_reg/C
                            (rising edge-triggered cell FDRE clocked by s_sysclk_x2_in  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            eth_mac_block_1/user_side_FIFO/tx_fifo_i/resync_wr_frame_in_fifo/data_sync_reg0/D
                            (rising edge-triggered cell FDRE clocked by mii_tx_clk_i  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             mii_tx_clk_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mii_tx_clk_i rise@0.000ns - s_sysclk_x2_in rise@0.000ns)
  Data Path Delay:        0.340ns  (logic 0.141ns (41.482%)  route 0.199ns (58.518%))
  Logic Levels:           0  
  Clock Path Skew:        -0.162ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.308ns
    Source Clock Delay      (SCD):    1.469ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.247ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.148ns
    Phase Error              (PE):    0.165ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_sysclk_x2_in rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000     0.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=22, routed)          0.551     1.464    Inst_system_clocks/sysclk_p
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.061     0.404 r  Inst_system_clocks/MMCME2_ADV_TX_PLL/CLKOUT1
                         net (fo=1, routed)           0.486     0.890    Inst_system_clocks/s_sysclk_x2_in
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.916 r  Inst_system_clocks/BUFG_SYS_CLK_x2/O
                         net (fo=3059, routed)        0.554     1.469    eth_mac_block_1/user_side_FIFO/tx_fifo_i/tx_fifo_aclk
    SLICE_X13Y77         FDRE                                         r  eth_mac_block_1/user_side_FIFO/tx_fifo_i/wr_frame_in_fifo_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y77         FDRE (Prop_fdre_C_Q)         0.141     1.610 r  eth_mac_block_1/user_side_FIFO/tx_fifo_i/wr_frame_in_fifo_reg/Q
                         net (fo=3, routed)           0.199     1.809    eth_mac_block_1/user_side_FIFO/tx_fifo_i/resync_wr_frame_in_fifo/data_in
    SLICE_X10Y76         FDRE                                         r  eth_mac_block_1/user_side_FIFO/tx_fifo_i/resync_wr_frame_in_fifo/data_sync_reg0/D
  -------------------------------------------------------------------    -------------------

                         (clock mii_tx_clk_i rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  mii_tx_clk_i (IN)
                         net (fo=0)                   0.000     0.000    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk
    H16                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk_ibuf_i/O
                         net (fo=1, routed)           0.311     0.745    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk_ibuf
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.254     1.000 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/bufr_mii_tx_clk/O
                         net (fo=738, routed)         0.308     1.308    eth_mac_block_1/user_side_FIFO/tx_fifo_i/resync_wr_frame_in_fifo/clk
    SLICE_X10Y76         FDRE                                         r  eth_mac_block_1/user_side_FIFO/tx_fifo_i/resync_wr_frame_in_fifo/data_sync_reg0/C
                         clock pessimism              0.000     1.308    
                         clock uncertainty            0.247     1.555    
    SLICE_X10Y76         FDRE (Hold_fdre_C_D)         0.075     1.630    eth_mac_block_1/user_side_FIFO/tx_fifo_i/resync_wr_frame_in_fifo/data_sync_reg0
  -------------------------------------------------------------------
                         required time                         -1.630    
                         arrival time                           1.809    
  -------------------------------------------------------------------
                         slack                                  0.179    

Slack (MET) :             0.203ns  (arrival time - required time)
  Source:                 eth_mac_block_1/user_side_FIFO/tx_fifo_i/wr_frames_in_fifo_reg/C
                            (rising edge-triggered cell FDRE clocked by s_sysclk_x2_in  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            eth_mac_block_1/user_side_FIFO/tx_fifo_i/resync_wr_frames_in_fifo/data_sync_reg0/D
                            (rising edge-triggered cell FDRE clocked by mii_tx_clk_i  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             mii_tx_clk_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mii_tx_clk_i rise@0.000ns - s_sysclk_x2_in rise@0.000ns)
  Data Path Delay:        0.363ns  (logic 0.141ns (38.888%)  route 0.222ns (61.112%))
  Logic Levels:           0  
  Clock Path Skew:        -0.163ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.307ns
    Source Clock Delay      (SCD):    1.469ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.247ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.148ns
    Phase Error              (PE):    0.165ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_sysclk_x2_in rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000     0.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=22, routed)          0.551     1.464    Inst_system_clocks/sysclk_p
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.061     0.404 r  Inst_system_clocks/MMCME2_ADV_TX_PLL/CLKOUT1
                         net (fo=1, routed)           0.486     0.890    Inst_system_clocks/s_sysclk_x2_in
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.916 r  Inst_system_clocks/BUFG_SYS_CLK_x2/O
                         net (fo=3059, routed)        0.554     1.469    eth_mac_block_1/user_side_FIFO/tx_fifo_i/tx_fifo_aclk
    SLICE_X13Y77         FDRE                                         r  eth_mac_block_1/user_side_FIFO/tx_fifo_i/wr_frames_in_fifo_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y77         FDRE (Prop_fdre_C_Q)         0.141     1.610 r  eth_mac_block_1/user_side_FIFO/tx_fifo_i/wr_frames_in_fifo_reg/Q
                         net (fo=1, routed)           0.222     1.832    eth_mac_block_1/user_side_FIFO/tx_fifo_i/resync_wr_frames_in_fifo/data_in
    SLICE_X10Y75         FDRE                                         r  eth_mac_block_1/user_side_FIFO/tx_fifo_i/resync_wr_frames_in_fifo/data_sync_reg0/D
  -------------------------------------------------------------------    -------------------

                         (clock mii_tx_clk_i rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  mii_tx_clk_i (IN)
                         net (fo=0)                   0.000     0.000    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk
    H16                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk_ibuf_i/O
                         net (fo=1, routed)           0.311     0.745    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk_ibuf
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.254     1.000 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/bufr_mii_tx_clk/O
                         net (fo=738, routed)         0.307     1.307    eth_mac_block_1/user_side_FIFO/tx_fifo_i/resync_wr_frames_in_fifo/clk
    SLICE_X10Y75         FDRE                                         r  eth_mac_block_1/user_side_FIFO/tx_fifo_i/resync_wr_frames_in_fifo/data_sync_reg0/C
                         clock pessimism              0.000     1.307    
                         clock uncertainty            0.247     1.554    
    SLICE_X10Y75         FDRE (Hold_fdre_C_D)         0.075     1.629    eth_mac_block_1/user_side_FIFO/tx_fifo_i/resync_wr_frames_in_fifo/data_sync_reg0
  -------------------------------------------------------------------
                         required time                         -1.629    
                         arrival time                           1.832    
  -------------------------------------------------------------------
                         slack                                  0.203    





---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  clk_ipb_i

Setup :            1  Failing Endpoint ,  Worst Slack       -0.304ns,  Total Violation       -0.304ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.171ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.304ns  (required time - arrival time)
  Source:                 Inst_system_clocks/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Inst_system_clocks/rst_ipb_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_ipb_i  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             clk_ipb_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (clk_ipb_i rise@32.000ns - sys_clk_pin rise@30.000ns)
  Data Path Delay:        1.879ns  (logic 0.456ns (24.264%)  route 1.423ns (75.736%))
  Logic Levels:           0  
  Clock Path Skew:        -0.111ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.811ns = ( 36.811 - 32.000 ) 
    Source Clock Delay      (SCD):    5.102ns = ( 35.102 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.266ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.190ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                     30.000    30.000 r  
    E3                                                0.000    30.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000    30.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         1.489    31.489 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           1.967    33.455    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    33.551 r  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.551    35.102    Inst_system_clocks/sysclk_p
    SLICE_X48Y85         FDRE                                         r  Inst_system_clocks/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y85         FDRE (Prop_fdre_C_Q)         0.456    35.558 r  Inst_system_clocks/rst_reg/Q
                         net (fo=3, routed)           1.423    36.982    Inst_system_clocks/rst
    SLICE_X50Y85         FDRE                                         r  Inst_system_clocks/rst_ipb_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_ipb_i rise edge)
                                                     32.000    32.000 r  
    E3                                                0.000    32.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000    32.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         1.418    33.418 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           1.862    35.280    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    35.371 r  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.460    36.832    Inst_system_clocks/sysclk_p
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.129    33.702 r  Inst_system_clocks/MMCME2_ADV_TX_PLL/CLKOUT3
                         net (fo=1, routed)           1.581    35.283    Inst_system_clocks/clk_ipb_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    35.374 r  Inst_system_clocks/bufgipb/O
                         net (fo=593, routed)         1.437    36.811    Inst_system_clocks/clko_ipb
    SLICE_X50Y85         FDRE                                         r  Inst_system_clocks/rst_ipb_reg/C
                         clock pessimism              0.180    36.991    
                         clock uncertainty           -0.266    36.725    
    SLICE_X50Y85         FDRE (Setup_fdre_C_D)       -0.047    36.678    Inst_system_clocks/rst_ipb_reg
  -------------------------------------------------------------------
                         required time                         36.678    
                         arrival time                         -36.982    
  -------------------------------------------------------------------
                         slack                                 -0.304    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.171ns  (arrival time - required time)
  Source:                 Inst_system_clocks/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Inst_system_clocks/rst_ipb_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_ipb_i  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             clk_ipb_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_ipb_i rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.786ns  (logic 0.141ns (17.931%)  route 0.645ns (82.069%))
  Logic Levels:           0  
  Clock Path Skew:        0.274ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.990ns
    Source Clock Delay      (SCD):    1.471ns
    Clock Pessimism Removal (CPR):    0.245ns
  Clock Uncertainty:      0.266ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.190ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000     0.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=22, routed)          0.558     1.471    Inst_system_clocks/sysclk_p
    SLICE_X48Y85         FDRE                                         r  Inst_system_clocks/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y85         FDRE (Prop_fdre_C_Q)         0.141     1.612 r  Inst_system_clocks/rst_reg/Q
                         net (fo=3, routed)           0.645     2.258    Inst_system_clocks/rst
    SLICE_X50Y85         FDRE                                         r  Inst_system_clocks/rst_ipb_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_ipb_i rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000     0.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=22, routed)          0.819     1.977    Inst_system_clocks/sysclk_p
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.375     0.602 r  Inst_system_clocks/MMCME2_ADV_TX_PLL/CLKOUT3
                         net (fo=1, routed)           0.530     1.131    Inst_system_clocks/clk_ipb_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.160 r  Inst_system_clocks/bufgipb/O
                         net (fo=593, routed)         0.829     1.990    Inst_system_clocks/clko_ipb
    SLICE_X50Y85         FDRE                                         r  Inst_system_clocks/rst_ipb_reg/C
                         clock pessimism             -0.245     1.745    
                         clock uncertainty            0.266     2.012    
    SLICE_X50Y85         FDRE (Hold_fdre_C_D)         0.075     2.087    Inst_system_clocks/rst_ipb_reg
  -------------------------------------------------------------------
                         required time                         -2.087    
                         arrival time                           2.258    
  -------------------------------------------------------------------
                         slack                                  0.171    





---------------------------------------------------------------------------------------------------
From Clock:  s_sysclk_x2_in
  To Clock:  clk_ipb_i

Setup :            0  Failing Endpoints,  Worst Slack        2.294ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.130ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.294ns  (required time - arrival time)
  Source:                 ipbus/udp_if/IPADDR/My_IP_addr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by s_sysclk_x2_in  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ipbus/udp_if/ipbus_tx_ram/ram_reg_0/DIADI[1]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_ipb_i  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             clk_ipb_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_ipb_i rise@32.000ns - s_sysclk_x2_in rise@24.000ns)
  Data Path Delay:        4.520ns  (logic 1.058ns (23.405%)  route 3.462ns (76.595%))
  Logic Levels:           3  (LUT3=1 LUT5=2)
  Clock Path Skew:        -0.227ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.854ns = ( 36.854 - 32.000 ) 
    Source Clock Delay      (SCD):    5.175ns = ( 29.175 - 24.000 ) 
    Clock Pessimism Removal (CPR):    0.094ns
  Clock Uncertainty:      0.221ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.190ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_sysclk_x2_in rise edge)
                                                     24.000    24.000 r  
    E3                                                0.000    24.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000    24.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         1.489    25.489 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           1.967    27.455    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    27.551 r  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.577    29.129    Inst_system_clocks/sysclk_p
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.333    25.796 r  Inst_system_clocks/MMCME2_ADV_TX_PLL/CLKOUT1
                         net (fo=1, routed)           1.661    27.457    Inst_system_clocks/s_sysclk_x2_in
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    27.553 r  Inst_system_clocks/BUFG_SYS_CLK_x2/O
                         net (fo=3059, routed)        1.622    29.175    ipbus/udp_if/IPADDR/mac_clk
    SLICE_X7Y92          FDRE                                         r  ipbus/udp_if/IPADDR/My_IP_addr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y92          FDRE (Prop_fdre_C_Q)         0.456    29.631 r  ipbus/udp_if/IPADDR/My_IP_addr_reg[1]/Q
                         net (fo=4, routed)           1.029    30.660    ipbus/trans/cfg/vec_in[97]
    SLICE_X10Y95         LUT3 (Prop_lut3_I0_O)        0.150    30.810 r  ipbus/trans/cfg/dout[1]_INST_0/O
                         net (fo=1, routed)           0.469    31.279    ipbus/trans/sm/cfg_din[1]
    SLICE_X10Y95         LUT5 (Prop_lut5_I2_O)        0.328    31.607 r  ipbus/trans/sm/tx_data[1]_INST_0/O
                         net (fo=1, routed)           0.596    32.204    ipbus/trans/iface/tx_data[1]
    SLICE_X13Y92         LUT5 (Prop_lut5_I4_O)        0.124    32.328 r  ipbus/trans/iface/trans_out[wdata][1]_INST_0/O
                         net (fo=1, routed)           1.368    33.696    ipbus/udp_if/ipbus_tx_ram/tx_dia[1]
    RAMB36_X1Y17         RAMB36E1                                     r  ipbus/udp_if/ipbus_tx_ram/ram_reg_0/DIADI[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_ipb_i rise edge)
                                                     32.000    32.000 r  
    E3                                                0.000    32.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000    32.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         1.418    33.418 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           1.862    35.280    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    35.371 r  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.460    36.832    Inst_system_clocks/sysclk_p
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.129    33.702 r  Inst_system_clocks/MMCME2_ADV_TX_PLL/CLKOUT3
                         net (fo=1, routed)           1.581    35.283    Inst_system_clocks/clk_ipb_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    35.374 r  Inst_system_clocks/bufgipb/O
                         net (fo=593, routed)         1.480    36.854    ipbus/udp_if/ipbus_tx_ram/clk
    RAMB36_X1Y17         RAMB36E1                                     r  ipbus/udp_if/ipbus_tx_ram/ram_reg_0/CLKARDCLK
                         clock pessimism              0.094    36.948    
                         clock uncertainty           -0.221    36.727    
    RAMB36_X1Y17         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[1])
                                                     -0.737    35.990    ipbus/udp_if/ipbus_tx_ram/ram_reg_0
  -------------------------------------------------------------------
                         required time                         35.990    
                         arrival time                         -33.696    
  -------------------------------------------------------------------
                         slack                                  2.294    

Slack (MET) :             2.311ns  (required time - arrival time)
  Source:                 ipbus/udp_if/IPADDR/My_IP_addr_reg[9]/C
                            (rising edge-triggered cell FDSE clocked by s_sysclk_x2_in  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ipbus/udp_if/ipbus_tx_ram/ram_reg_2/DIADI[1]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_ipb_i  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             clk_ipb_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_ipb_i rise@32.000ns - s_sysclk_x2_in rise@24.000ns)
  Data Path Delay:        4.505ns  (logic 1.058ns (23.486%)  route 3.447ns (76.514%))
  Logic Levels:           3  (LUT3=1 LUT5=2)
  Clock Path Skew:        -0.226ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.858ns = ( 36.858 - 32.000 ) 
    Source Clock Delay      (SCD):    5.178ns = ( 29.178 - 24.000 ) 
    Clock Pessimism Removal (CPR):    0.094ns
  Clock Uncertainty:      0.221ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.190ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_sysclk_x2_in rise edge)
                                                     24.000    24.000 r  
    E3                                                0.000    24.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000    24.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         1.489    25.489 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           1.967    27.455    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    27.551 r  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.577    29.129    Inst_system_clocks/sysclk_p
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.333    25.796 r  Inst_system_clocks/MMCME2_ADV_TX_PLL/CLKOUT1
                         net (fo=1, routed)           1.661    27.457    Inst_system_clocks/s_sysclk_x2_in
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    27.553 r  Inst_system_clocks/BUFG_SYS_CLK_x2/O
                         net (fo=3059, routed)        1.625    29.178    ipbus/udp_if/IPADDR/mac_clk
    SLICE_X3Y91          FDSE                                         r  ipbus/udp_if/IPADDR/My_IP_addr_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y91          FDSE (Prop_fdse_C_Q)         0.456    29.634 r  ipbus/udp_if/IPADDR/My_IP_addr_reg[9]/Q
                         net (fo=4, routed)           1.107    30.741    ipbus/trans/cfg/vec_in[105]
    SLICE_X8Y93          LUT3 (Prop_lut3_I2_O)        0.150    30.891 r  ipbus/trans/cfg/dout[9]_INST_0/O
                         net (fo=1, routed)           0.469    31.360    ipbus/trans/sm/cfg_din[9]
    SLICE_X8Y93          LUT5 (Prop_lut5_I2_O)        0.328    31.688 r  ipbus/trans/sm/tx_data[9]_INST_0/O
                         net (fo=1, routed)           0.608    32.296    ipbus/trans/iface/tx_data[9]
    SLICE_X13Y93         LUT5 (Prop_lut5_I4_O)        0.124    32.420 r  ipbus/trans/iface/trans_out[wdata][9]_INST_0/O
                         net (fo=1, routed)           1.263    33.683    ipbus/udp_if/ipbus_tx_ram/tx_dia[9]
    RAMB36_X1Y19         RAMB36E1                                     r  ipbus/udp_if/ipbus_tx_ram/ram_reg_2/DIADI[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_ipb_i rise edge)
                                                     32.000    32.000 r  
    E3                                                0.000    32.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000    32.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         1.418    33.418 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           1.862    35.280    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    35.371 r  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.460    36.832    Inst_system_clocks/sysclk_p
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.129    33.702 r  Inst_system_clocks/MMCME2_ADV_TX_PLL/CLKOUT3
                         net (fo=1, routed)           1.581    35.283    Inst_system_clocks/clk_ipb_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    35.374 r  Inst_system_clocks/bufgipb/O
                         net (fo=593, routed)         1.484    36.858    ipbus/udp_if/ipbus_tx_ram/clk
    RAMB36_X1Y19         RAMB36E1                                     r  ipbus/udp_if/ipbus_tx_ram/ram_reg_2/CLKARDCLK
                         clock pessimism              0.094    36.952    
                         clock uncertainty           -0.221    36.731    
    RAMB36_X1Y19         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[1])
                                                     -0.737    35.994    ipbus/udp_if/ipbus_tx_ram/ram_reg_2
  -------------------------------------------------------------------
                         required time                         35.994    
                         arrival time                         -33.683    
  -------------------------------------------------------------------
                         slack                                  2.311    

Slack (MET) :             2.424ns  (required time - arrival time)
  Source:                 ipbus/udp_if/IPADDR/My_IP_addr_reg[17]/C
                            (rising edge-triggered cell FDSE clocked by s_sysclk_x2_in  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ipbus/udp_if/ipbus_tx_ram/ram_reg_4/DIADI[1]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_ipb_i  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             clk_ipb_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_ipb_i rise@32.000ns - s_sysclk_x2_in rise@24.000ns)
  Data Path Delay:        4.383ns  (logic 0.828ns (18.893%)  route 3.555ns (81.107%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.235ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.850ns = ( 36.850 - 32.000 ) 
    Source Clock Delay      (SCD):    5.179ns = ( 29.179 - 24.000 ) 
    Clock Pessimism Removal (CPR):    0.094ns
  Clock Uncertainty:      0.221ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.190ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_sysclk_x2_in rise edge)
                                                     24.000    24.000 r  
    E3                                                0.000    24.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000    24.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         1.489    25.489 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           1.967    27.455    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    27.551 r  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.577    29.129    Inst_system_clocks/sysclk_p
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.333    25.796 r  Inst_system_clocks/MMCME2_ADV_TX_PLL/CLKOUT1
                         net (fo=1, routed)           1.661    27.457    Inst_system_clocks/s_sysclk_x2_in
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    27.553 r  Inst_system_clocks/BUFG_SYS_CLK_x2/O
                         net (fo=3059, routed)        1.626    29.179    ipbus/udp_if/IPADDR/mac_clk
    SLICE_X3Y93          FDSE                                         r  ipbus/udp_if/IPADDR/My_IP_addr_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y93          FDSE (Prop_fdse_C_Q)         0.456    29.635 r  ipbus/udp_if/IPADDR/My_IP_addr_reg[17]/Q
                         net (fo=4, routed)           0.689    30.324    ipbus/trans/cfg/vec_in[113]
    SLICE_X8Y95          LUT4 (Prop_lut4_I3_O)        0.124    30.448 r  ipbus/trans/cfg/dout[17]_INST_0/O
                         net (fo=1, routed)           0.670    31.118    ipbus/trans/sm/cfg_din[17]
    SLICE_X8Y95          LUT5 (Prop_lut5_I2_O)        0.124    31.242 r  ipbus/trans/sm/tx_data[17]_INST_0/O
                         net (fo=1, routed)           0.657    31.899    ipbus/trans/iface/tx_data[17]
    SLICE_X10Y94         LUT5 (Prop_lut5_I4_O)        0.124    32.023 r  ipbus/trans/iface/trans_out[wdata][17]_INST_0/O
                         net (fo=1, routed)           1.539    33.562    ipbus/udp_if/ipbus_tx_ram/tx_dia[17]
    RAMB36_X1Y16         RAMB36E1                                     r  ipbus/udp_if/ipbus_tx_ram/ram_reg_4/DIADI[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_ipb_i rise edge)
                                                     32.000    32.000 r  
    E3                                                0.000    32.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000    32.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         1.418    33.418 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           1.862    35.280    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    35.371 r  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.460    36.832    Inst_system_clocks/sysclk_p
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.129    33.702 r  Inst_system_clocks/MMCME2_ADV_TX_PLL/CLKOUT3
                         net (fo=1, routed)           1.581    35.283    Inst_system_clocks/clk_ipb_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    35.374 r  Inst_system_clocks/bufgipb/O
                         net (fo=593, routed)         1.476    36.850    ipbus/udp_if/ipbus_tx_ram/clk
    RAMB36_X1Y16         RAMB36E1                                     r  ipbus/udp_if/ipbus_tx_ram/ram_reg_4/CLKARDCLK
                         clock pessimism              0.094    36.944    
                         clock uncertainty           -0.221    36.723    
    RAMB36_X1Y16         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[1])
                                                     -0.737    35.986    ipbus/udp_if/ipbus_tx_ram/ram_reg_4
  -------------------------------------------------------------------
                         required time                         35.986    
                         arrival time                         -33.562    
  -------------------------------------------------------------------
                         slack                                  2.424    

Slack (MET) :             2.511ns  (required time - arrival time)
  Source:                 ipbus/udp_if/IPADDR/My_IP_addr_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by s_sysclk_x2_in  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ipbus/udp_if/ipbus_tx_ram/ram_reg_4/DIADI[2]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_ipb_i  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             clk_ipb_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_ipb_i rise@32.000ns - s_sysclk_x2_in rise@24.000ns)
  Data Path Delay:        4.300ns  (logic 1.058ns (24.605%)  route 3.242ns (75.395%))
  Logic Levels:           3  (LUT3=1 LUT5=2)
  Clock Path Skew:        -0.231ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.850ns = ( 36.850 - 32.000 ) 
    Source Clock Delay      (SCD):    5.175ns = ( 29.175 - 24.000 ) 
    Clock Pessimism Removal (CPR):    0.094ns
  Clock Uncertainty:      0.221ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.190ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_sysclk_x2_in rise edge)
                                                     24.000    24.000 r  
    E3                                                0.000    24.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000    24.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         1.489    25.489 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           1.967    27.455    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    27.551 r  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.577    29.129    Inst_system_clocks/sysclk_p
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.333    25.796 r  Inst_system_clocks/MMCME2_ADV_TX_PLL/CLKOUT1
                         net (fo=1, routed)           1.661    27.457    Inst_system_clocks/s_sysclk_x2_in
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    27.553 r  Inst_system_clocks/BUFG_SYS_CLK_x2/O
                         net (fo=3059, routed)        1.622    29.175    ipbus/udp_if/IPADDR/mac_clk
    SLICE_X7Y92          FDRE                                         r  ipbus/udp_if/IPADDR/My_IP_addr_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y92          FDRE (Prop_fdre_C_Q)         0.456    29.631 r  ipbus/udp_if/IPADDR/My_IP_addr_reg[18]/Q
                         net (fo=4, routed)           0.856    30.487    ipbus/trans/cfg/vec_in[114]
    SLICE_X10Y93         LUT3 (Prop_lut3_I0_O)        0.150    30.637 r  ipbus/trans/cfg/dout[18]_INST_0/O
                         net (fo=1, routed)           0.452    31.090    ipbus/trans/sm/cfg_din[18]
    SLICE_X10Y93         LUT5 (Prop_lut5_I2_O)        0.328    31.418 r  ipbus/trans/sm/tx_data[18]_INST_0/O
                         net (fo=1, routed)           0.466    31.883    ipbus/trans/iface/tx_data[18]
    SLICE_X12Y92         LUT5 (Prop_lut5_I4_O)        0.124    32.007 r  ipbus/trans/iface/trans_out[wdata][18]_INST_0/O
                         net (fo=1, routed)           1.468    33.475    ipbus/udp_if/ipbus_tx_ram/tx_dia[18]
    RAMB36_X1Y16         RAMB36E1                                     r  ipbus/udp_if/ipbus_tx_ram/ram_reg_4/DIADI[2]
  -------------------------------------------------------------------    -------------------

                         (clock clk_ipb_i rise edge)
                                                     32.000    32.000 r  
    E3                                                0.000    32.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000    32.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         1.418    33.418 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           1.862    35.280    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    35.371 r  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.460    36.832    Inst_system_clocks/sysclk_p
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.129    33.702 r  Inst_system_clocks/MMCME2_ADV_TX_PLL/CLKOUT3
                         net (fo=1, routed)           1.581    35.283    Inst_system_clocks/clk_ipb_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    35.374 r  Inst_system_clocks/bufgipb/O
                         net (fo=593, routed)         1.476    36.850    ipbus/udp_if/ipbus_tx_ram/clk
    RAMB36_X1Y16         RAMB36E1                                     r  ipbus/udp_if/ipbus_tx_ram/ram_reg_4/CLKARDCLK
                         clock pessimism              0.094    36.944    
                         clock uncertainty           -0.221    36.723    
    RAMB36_X1Y16         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[2])
                                                     -0.737    35.986    ipbus/udp_if/ipbus_tx_ram/ram_reg_4
  -------------------------------------------------------------------
                         required time                         35.986    
                         arrival time                         -33.475    
  -------------------------------------------------------------------
                         slack                                  2.511    

Slack (MET) :             2.538ns  (required time - arrival time)
  Source:                 ipbus/udp_if/IPADDR/My_IP_addr_reg[11]/C
                            (rising edge-triggered cell FDSE clocked by s_sysclk_x2_in  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ipbus/udp_if/ipbus_tx_ram/ram_reg_2/DIADI[3]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_ipb_i  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             clk_ipb_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_ipb_i rise@32.000ns - s_sysclk_x2_in rise@24.000ns)
  Data Path Delay:        4.276ns  (logic 1.078ns (25.210%)  route 3.198ns (74.790%))
  Logic Levels:           3  (LUT3=1 LUT5=2)
  Clock Path Skew:        -0.227ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.858ns = ( 36.858 - 32.000 ) 
    Source Clock Delay      (SCD):    5.179ns = ( 29.179 - 24.000 ) 
    Clock Pessimism Removal (CPR):    0.094ns
  Clock Uncertainty:      0.221ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.190ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_sysclk_x2_in rise edge)
                                                     24.000    24.000 r  
    E3                                                0.000    24.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000    24.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         1.489    25.489 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           1.967    27.455    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    27.551 r  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.577    29.129    Inst_system_clocks/sysclk_p
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.333    25.796 r  Inst_system_clocks/MMCME2_ADV_TX_PLL/CLKOUT1
                         net (fo=1, routed)           1.661    27.457    Inst_system_clocks/s_sysclk_x2_in
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    27.553 r  Inst_system_clocks/BUFG_SYS_CLK_x2/O
                         net (fo=3059, routed)        1.626    29.179    ipbus/udp_if/IPADDR/mac_clk
    SLICE_X3Y93          FDSE                                         r  ipbus/udp_if/IPADDR/My_IP_addr_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y93          FDSE (Prop_fdse_C_Q)         0.456    29.635 r  ipbus/udp_if/IPADDR/My_IP_addr_reg[11]/Q
                         net (fo=4, routed)           1.025    30.661    ipbus/trans/cfg/vec_in[107]
    SLICE_X10Y95         LUT3 (Prop_lut3_I0_O)        0.150    30.811 r  ipbus/trans/cfg/dout[11]_INST_0/O
                         net (fo=1, routed)           0.286    31.097    ipbus/trans/sm/cfg_din[11]
    SLICE_X10Y95         LUT5 (Prop_lut5_I2_O)        0.348    31.445 r  ipbus/trans/sm/tx_data[11]_INST_0/O
                         net (fo=1, routed)           0.700    32.144    ipbus/trans/iface/tx_data[11]
    SLICE_X15Y96         LUT5 (Prop_lut5_I4_O)        0.124    32.268 r  ipbus/trans/iface/trans_out[wdata][11]_INST_0/O
                         net (fo=1, routed)           1.187    33.455    ipbus/udp_if/ipbus_tx_ram/tx_dia[11]
    RAMB36_X1Y19         RAMB36E1                                     r  ipbus/udp_if/ipbus_tx_ram/ram_reg_2/DIADI[3]
  -------------------------------------------------------------------    -------------------

                         (clock clk_ipb_i rise edge)
                                                     32.000    32.000 r  
    E3                                                0.000    32.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000    32.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         1.418    33.418 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           1.862    35.280    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    35.371 r  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.460    36.832    Inst_system_clocks/sysclk_p
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.129    33.702 r  Inst_system_clocks/MMCME2_ADV_TX_PLL/CLKOUT3
                         net (fo=1, routed)           1.581    35.283    Inst_system_clocks/clk_ipb_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    35.374 r  Inst_system_clocks/bufgipb/O
                         net (fo=593, routed)         1.484    36.858    ipbus/udp_if/ipbus_tx_ram/clk
    RAMB36_X1Y19         RAMB36E1                                     r  ipbus/udp_if/ipbus_tx_ram/ram_reg_2/CLKARDCLK
                         clock pessimism              0.094    36.952    
                         clock uncertainty           -0.221    36.731    
    RAMB36_X1Y19         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[3])
                                                     -0.737    35.994    ipbus/udp_if/ipbus_tx_ram/ram_reg_2
  -------------------------------------------------------------------
                         required time                         35.994    
                         arrival time                         -33.455    
  -------------------------------------------------------------------
                         slack                                  2.538    

Slack (MET) :             2.609ns  (required time - arrival time)
  Source:                 ipbus/udp_if/IPADDR/My_IP_addr_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by s_sysclk_x2_in  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ipbus/udp_if/ipbus_tx_ram/ram_reg_0/DIADI[3]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_ipb_i  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             clk_ipb_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_ipb_i rise@32.000ns - s_sysclk_x2_in rise@24.000ns)
  Data Path Delay:        4.205ns  (logic 1.024ns (24.350%)  route 3.181ns (75.650%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.227ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.854ns = ( 36.854 - 32.000 ) 
    Source Clock Delay      (SCD):    5.175ns = ( 29.175 - 24.000 ) 
    Clock Pessimism Removal (CPR):    0.094ns
  Clock Uncertainty:      0.221ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.190ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_sysclk_x2_in rise edge)
                                                     24.000    24.000 r  
    E3                                                0.000    24.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000    24.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         1.489    25.489 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           1.967    27.455    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    27.551 r  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.577    29.129    Inst_system_clocks/sysclk_p
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.333    25.796 r  Inst_system_clocks/MMCME2_ADV_TX_PLL/CLKOUT1
                         net (fo=1, routed)           1.661    27.457    Inst_system_clocks/s_sysclk_x2_in
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    27.553 r  Inst_system_clocks/BUFG_SYS_CLK_x2/O
                         net (fo=3059, routed)        1.622    29.175    ipbus/udp_if/IPADDR/mac_clk
    SLICE_X7Y91          FDRE                                         r  ipbus/udp_if/IPADDR/My_IP_addr_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y91          FDRE (Prop_fdre_C_Q)         0.456    29.631 r  ipbus/udp_if/IPADDR/My_IP_addr_reg[3]/Q
                         net (fo=4, routed)           0.645    30.277    ipbus/trans/cfg/vec_in[99]
    SLICE_X9Y92          LUT3 (Prop_lut3_I0_O)        0.118    30.395 r  ipbus/trans/cfg/dout[3]_INST_0/O
                         net (fo=1, routed)           0.506    30.901    ipbus/trans/sm/cfg_din[3]
    SLICE_X9Y97          LUT6 (Prop_lut6_I4_O)        0.326    31.227 r  ipbus/trans/sm/tx_data[3]_INST_0/O
                         net (fo=1, routed)           0.655    31.882    ipbus/trans/iface/tx_data[3]
    SLICE_X13Y93         LUT5 (Prop_lut5_I4_O)        0.124    32.006 r  ipbus/trans/iface/trans_out[wdata][3]_INST_0/O
                         net (fo=1, routed)           1.375    33.381    ipbus/udp_if/ipbus_tx_ram/tx_dia[3]
    RAMB36_X1Y17         RAMB36E1                                     r  ipbus/udp_if/ipbus_tx_ram/ram_reg_0/DIADI[3]
  -------------------------------------------------------------------    -------------------

                         (clock clk_ipb_i rise edge)
                                                     32.000    32.000 r  
    E3                                                0.000    32.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000    32.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         1.418    33.418 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           1.862    35.280    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    35.371 r  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.460    36.832    Inst_system_clocks/sysclk_p
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.129    33.702 r  Inst_system_clocks/MMCME2_ADV_TX_PLL/CLKOUT3
                         net (fo=1, routed)           1.581    35.283    Inst_system_clocks/clk_ipb_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    35.374 r  Inst_system_clocks/bufgipb/O
                         net (fo=593, routed)         1.480    36.854    ipbus/udp_if/ipbus_tx_ram/clk
    RAMB36_X1Y17         RAMB36E1                                     r  ipbus/udp_if/ipbus_tx_ram/ram_reg_0/CLKARDCLK
                         clock pessimism              0.094    36.948    
                         clock uncertainty           -0.221    36.727    
    RAMB36_X1Y17         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[3])
                                                     -0.737    35.990    ipbus/udp_if/ipbus_tx_ram/ram_reg_0
  -------------------------------------------------------------------
                         required time                         35.990    
                         arrival time                         -33.381    
  -------------------------------------------------------------------
                         slack                                  2.609    

Slack (MET) :             2.632ns  (required time - arrival time)
  Source:                 ipbus/udp_if/IPADDR/My_IP_addr_reg[19]/C
                            (rising edge-triggered cell FDSE clocked by s_sysclk_x2_in  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ipbus/udp_if/ipbus_tx_ram/ram_reg_4/DIADI[3]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_ipb_i  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             clk_ipb_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_ipb_i rise@32.000ns - s_sysclk_x2_in rise@24.000ns)
  Data Path Delay:        4.174ns  (logic 0.890ns (21.320%)  route 3.284ns (78.680%))
  Logic Levels:           3  (LUT3=1 LUT5=2)
  Clock Path Skew:        -0.235ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.850ns = ( 36.850 - 32.000 ) 
    Source Clock Delay      (SCD):    5.179ns = ( 29.179 - 24.000 ) 
    Clock Pessimism Removal (CPR):    0.094ns
  Clock Uncertainty:      0.221ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.190ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_sysclk_x2_in rise edge)
                                                     24.000    24.000 r  
    E3                                                0.000    24.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000    24.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         1.489    25.489 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           1.967    27.455    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    27.551 r  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.577    29.129    Inst_system_clocks/sysclk_p
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.333    25.796 r  Inst_system_clocks/MMCME2_ADV_TX_PLL/CLKOUT1
                         net (fo=1, routed)           1.661    27.457    Inst_system_clocks/s_sysclk_x2_in
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    27.553 r  Inst_system_clocks/BUFG_SYS_CLK_x2/O
                         net (fo=3059, routed)        1.626    29.179    ipbus/udp_if/IPADDR/mac_clk
    SLICE_X2Y93          FDSE                                         r  ipbus/udp_if/IPADDR/My_IP_addr_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y93          FDSE (Prop_fdse_C_Q)         0.518    29.697 r  ipbus/udp_if/IPADDR/My_IP_addr_reg[19]/Q
                         net (fo=4, routed)           0.838    30.536    ipbus/trans/cfg/vec_in[115]
    SLICE_X10Y94         LUT3 (Prop_lut3_I0_O)        0.124    30.660 r  ipbus/trans/cfg/dout[19]_INST_0/O
                         net (fo=1, routed)           0.704    31.364    ipbus/trans/sm/cfg_din[19]
    SLICE_X12Y97         LUT5 (Prop_lut5_I2_O)        0.124    31.488 r  ipbus/trans/sm/tx_data[19]_INST_0/O
                         net (fo=1, routed)           0.436    31.924    ipbus/trans/iface/tx_data[19]
    SLICE_X13Y93         LUT5 (Prop_lut5_I4_O)        0.124    32.048 r  ipbus/trans/iface/trans_out[wdata][19]_INST_0/O
                         net (fo=1, routed)           1.306    33.354    ipbus/udp_if/ipbus_tx_ram/tx_dia[19]
    RAMB36_X1Y16         RAMB36E1                                     r  ipbus/udp_if/ipbus_tx_ram/ram_reg_4/DIADI[3]
  -------------------------------------------------------------------    -------------------

                         (clock clk_ipb_i rise edge)
                                                     32.000    32.000 r  
    E3                                                0.000    32.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000    32.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         1.418    33.418 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           1.862    35.280    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    35.371 r  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.460    36.832    Inst_system_clocks/sysclk_p
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.129    33.702 r  Inst_system_clocks/MMCME2_ADV_TX_PLL/CLKOUT3
                         net (fo=1, routed)           1.581    35.283    Inst_system_clocks/clk_ipb_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    35.374 r  Inst_system_clocks/bufgipb/O
                         net (fo=593, routed)         1.476    36.850    ipbus/udp_if/ipbus_tx_ram/clk
    RAMB36_X1Y16         RAMB36E1                                     r  ipbus/udp_if/ipbus_tx_ram/ram_reg_4/CLKARDCLK
                         clock pessimism              0.094    36.944    
                         clock uncertainty           -0.221    36.723    
    RAMB36_X1Y16         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[3])
                                                     -0.737    35.986    ipbus/udp_if/ipbus_tx_ram/ram_reg_4
  -------------------------------------------------------------------
                         required time                         35.986    
                         arrival time                         -33.354    
  -------------------------------------------------------------------
                         slack                                  2.632    

Slack (MET) :             2.638ns  (required time - arrival time)
  Source:                 ipbus/udp_if/IPADDR/My_IP_addr_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by s_sysclk_x2_in  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ipbus/udp_if/ipbus_tx_ram/ram_reg_0/DIADI[0]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_ipb_i  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             clk_ipb_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_ipb_i rise@32.000ns - s_sysclk_x2_in rise@24.000ns)
  Data Path Delay:        4.176ns  (logic 0.828ns (19.827%)  route 3.348ns (80.173%))
  Logic Levels:           3  (LUT3=1 LUT5=2)
  Clock Path Skew:        -0.227ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.854ns = ( 36.854 - 32.000 ) 
    Source Clock Delay      (SCD):    5.175ns = ( 29.175 - 24.000 ) 
    Clock Pessimism Removal (CPR):    0.094ns
  Clock Uncertainty:      0.221ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.190ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_sysclk_x2_in rise edge)
                                                     24.000    24.000 r  
    E3                                                0.000    24.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000    24.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         1.489    25.489 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           1.967    27.455    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    27.551 r  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.577    29.129    Inst_system_clocks/sysclk_p
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.333    25.796 r  Inst_system_clocks/MMCME2_ADV_TX_PLL/CLKOUT1
                         net (fo=1, routed)           1.661    27.457    Inst_system_clocks/s_sysclk_x2_in
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    27.553 r  Inst_system_clocks/BUFG_SYS_CLK_x2/O
                         net (fo=3059, routed)        1.622    29.175    ipbus/udp_if/IPADDR/mac_clk
    SLICE_X7Y92          FDRE                                         r  ipbus/udp_if/IPADDR/My_IP_addr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y92          FDRE (Prop_fdre_C_Q)         0.456    29.631 r  ipbus/udp_if/IPADDR/My_IP_addr_reg[0]/Q
                         net (fo=4, routed)           0.987    30.618    ipbus/trans/cfg/vec_in[96]
    SLICE_X10Y95         LUT3 (Prop_lut3_I0_O)        0.124    30.742 r  ipbus/trans/cfg/dout[0]_INST_0/O
                         net (fo=1, routed)           0.594    31.336    ipbus/trans/sm/cfg_din[0]
    SLICE_X12Y97         LUT5 (Prop_lut5_I2_O)        0.124    31.460 r  ipbus/trans/sm/tx_data[0]_INST_0/O
                         net (fo=1, routed)           0.589    32.049    ipbus/trans/iface/tx_data[0]
    SLICE_X13Y92         LUT5 (Prop_lut5_I4_O)        0.124    32.173 r  ipbus/trans/iface/trans_out[wdata][0]_INST_0/O
                         net (fo=1, routed)           1.178    33.352    ipbus/udp_if/ipbus_tx_ram/tx_dia[0]
    RAMB36_X1Y17         RAMB36E1                                     r  ipbus/udp_if/ipbus_tx_ram/ram_reg_0/DIADI[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_ipb_i rise edge)
                                                     32.000    32.000 r  
    E3                                                0.000    32.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000    32.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         1.418    33.418 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           1.862    35.280    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    35.371 r  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.460    36.832    Inst_system_clocks/sysclk_p
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.129    33.702 r  Inst_system_clocks/MMCME2_ADV_TX_PLL/CLKOUT3
                         net (fo=1, routed)           1.581    35.283    Inst_system_clocks/clk_ipb_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    35.374 r  Inst_system_clocks/bufgipb/O
                         net (fo=593, routed)         1.480    36.854    ipbus/udp_if/ipbus_tx_ram/clk
    RAMB36_X1Y17         RAMB36E1                                     r  ipbus/udp_if/ipbus_tx_ram/ram_reg_0/CLKARDCLK
                         clock pessimism              0.094    36.948    
                         clock uncertainty           -0.221    36.727    
    RAMB36_X1Y17         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[0])
                                                     -0.737    35.990    ipbus/udp_if/ipbus_tx_ram/ram_reg_0
  -------------------------------------------------------------------
                         required time                         35.990    
                         arrival time                         -33.352    
  -------------------------------------------------------------------
                         slack                                  2.638    

Slack (MET) :             2.763ns  (required time - arrival time)
  Source:                 ipbus/udp_if/IPADDR/My_IP_addr_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by s_sysclk_x2_in  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ipbus/udp_if/ipbus_tx_ram/ram_reg_6/DIADI[2]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_ipb_i  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             clk_ipb_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_ipb_i rise@32.000ns - s_sysclk_x2_in rise@24.000ns)
  Data Path Delay:        4.044ns  (logic 1.118ns (27.647%)  route 2.926ns (72.353%))
  Logic Levels:           3  (LUT3=1 LUT5=2)
  Clock Path Skew:        -0.235ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns = ( 36.849 - 32.000 ) 
    Source Clock Delay      (SCD):    5.178ns = ( 29.178 - 24.000 ) 
    Clock Pessimism Removal (CPR):    0.094ns
  Clock Uncertainty:      0.221ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.190ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_sysclk_x2_in rise edge)
                                                     24.000    24.000 r  
    E3                                                0.000    24.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000    24.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         1.489    25.489 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           1.967    27.455    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    27.551 r  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.577    29.129    Inst_system_clocks/sysclk_p
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.333    25.796 r  Inst_system_clocks/MMCME2_ADV_TX_PLL/CLKOUT1
                         net (fo=1, routed)           1.661    27.457    Inst_system_clocks/s_sysclk_x2_in
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    27.553 r  Inst_system_clocks/BUFG_SYS_CLK_x2/O
                         net (fo=3059, routed)        1.625    29.178    ipbus/udp_if/IPADDR/mac_clk
    SLICE_X2Y92          FDRE                                         r  ipbus/udp_if/IPADDR/My_IP_addr_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y92          FDRE (Prop_fdre_C_Q)         0.518    29.696 r  ipbus/udp_if/IPADDR/My_IP_addr_reg[26]/Q
                         net (fo=4, routed)           1.062    30.758    ipbus/trans/cfg/vec_in[122]
    SLICE_X8Y92          LUT3 (Prop_lut3_I0_O)        0.148    30.906 r  ipbus/trans/cfg/dout[26]_INST_0/O
                         net (fo=1, routed)           0.469    31.375    ipbus/trans/sm/cfg_din[26]
    SLICE_X8Y92          LUT5 (Prop_lut5_I2_O)        0.328    31.703 r  ipbus/trans/sm/tx_data[26]_INST_0/O
                         net (fo=1, routed)           0.541    32.244    ipbus/trans/iface/tx_data[26]
    SLICE_X8Y92          LUT5 (Prop_lut5_I4_O)        0.124    32.368 r  ipbus/trans/iface/trans_out[wdata][26]_INST_0/O
                         net (fo=1, routed)           0.854    33.222    ipbus/udp_if/ipbus_tx_ram/tx_dia[26]
    RAMB36_X0Y16         RAMB36E1                                     r  ipbus/udp_if/ipbus_tx_ram/ram_reg_6/DIADI[2]
  -------------------------------------------------------------------    -------------------

                         (clock clk_ipb_i rise edge)
                                                     32.000    32.000 r  
    E3                                                0.000    32.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000    32.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         1.418    33.418 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           1.862    35.280    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    35.371 r  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.460    36.832    Inst_system_clocks/sysclk_p
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.129    33.702 r  Inst_system_clocks/MMCME2_ADV_TX_PLL/CLKOUT3
                         net (fo=1, routed)           1.581    35.283    Inst_system_clocks/clk_ipb_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    35.374 r  Inst_system_clocks/bufgipb/O
                         net (fo=593, routed)         1.475    36.849    ipbus/udp_if/ipbus_tx_ram/clk
    RAMB36_X0Y16         RAMB36E1                                     r  ipbus/udp_if/ipbus_tx_ram/ram_reg_6/CLKARDCLK
                         clock pessimism              0.094    36.943    
                         clock uncertainty           -0.221    36.722    
    RAMB36_X0Y16         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[2])
                                                     -0.737    35.985    ipbus/udp_if/ipbus_tx_ram/ram_reg_6
  -------------------------------------------------------------------
                         required time                         35.985    
                         arrival time                         -33.222    
  -------------------------------------------------------------------
                         slack                                  2.763    

Slack (MET) :             2.857ns  (required time - arrival time)
  Source:                 ipbus/udp_if/IPADDR/My_IP_addr_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by s_sysclk_x2_in  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ipbus/udp_if/ipbus_tx_ram/ram_reg_0/DIADI[2]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_ipb_i  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             clk_ipb_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_ipb_i rise@32.000ns - s_sysclk_x2_in rise@24.000ns)
  Data Path Delay:        3.954ns  (logic 0.828ns (20.941%)  route 3.126ns (79.059%))
  Logic Levels:           3  (LUT3=1 LUT5=2)
  Clock Path Skew:        -0.230ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.854ns = ( 36.854 - 32.000 ) 
    Source Clock Delay      (SCD):    5.178ns = ( 29.178 - 24.000 ) 
    Clock Pessimism Removal (CPR):    0.094ns
  Clock Uncertainty:      0.221ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.190ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_sysclk_x2_in rise edge)
                                                     24.000    24.000 r  
    E3                                                0.000    24.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000    24.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         1.489    25.489 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           1.967    27.455    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    27.551 r  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.577    29.129    Inst_system_clocks/sysclk_p
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.333    25.796 r  Inst_system_clocks/MMCME2_ADV_TX_PLL/CLKOUT1
                         net (fo=1, routed)           1.661    27.457    Inst_system_clocks/s_sysclk_x2_in
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    27.553 r  Inst_system_clocks/BUFG_SYS_CLK_x2/O
                         net (fo=3059, routed)        1.625    29.178    ipbus/udp_if/IPADDR/mac_clk
    SLICE_X3Y91          FDSE                                         r  ipbus/udp_if/IPADDR/My_IP_addr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y91          FDSE (Prop_fdse_C_Q)         0.456    29.634 r  ipbus/udp_if/IPADDR/My_IP_addr_reg[2]/Q
                         net (fo=4, routed)           0.844    30.479    ipbus/trans/cfg/vec_in[98]
    SLICE_X9Y92          LUT3 (Prop_lut3_I2_O)        0.124    30.603 r  ipbus/trans/cfg/dout[2]_INST_0/O
                         net (fo=1, routed)           0.461    31.064    ipbus/trans/sm/cfg_din[2]
    SLICE_X10Y93         LUT5 (Prop_lut5_I2_O)        0.124    31.188 r  ipbus/trans/sm/tx_data[2]_INST_0/O
                         net (fo=1, routed)           0.555    31.742    ipbus/trans/iface/tx_data[2]
    SLICE_X13Y93         LUT5 (Prop_lut5_I4_O)        0.124    31.866 r  ipbus/trans/iface/trans_out[wdata][2]_INST_0/O
                         net (fo=1, routed)           1.266    33.132    ipbus/udp_if/ipbus_tx_ram/tx_dia[2]
    RAMB36_X1Y17         RAMB36E1                                     r  ipbus/udp_if/ipbus_tx_ram/ram_reg_0/DIADI[2]
  -------------------------------------------------------------------    -------------------

                         (clock clk_ipb_i rise edge)
                                                     32.000    32.000 r  
    E3                                                0.000    32.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000    32.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         1.418    33.418 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           1.862    35.280    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    35.371 r  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.460    36.832    Inst_system_clocks/sysclk_p
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.129    33.702 r  Inst_system_clocks/MMCME2_ADV_TX_PLL/CLKOUT3
                         net (fo=1, routed)           1.581    35.283    Inst_system_clocks/clk_ipb_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    35.374 r  Inst_system_clocks/bufgipb/O
                         net (fo=593, routed)         1.480    36.854    ipbus/udp_if/ipbus_tx_ram/clk
    RAMB36_X1Y17         RAMB36E1                                     r  ipbus/udp_if/ipbus_tx_ram/ram_reg_0/CLKARDCLK
                         clock pessimism              0.094    36.948    
                         clock uncertainty           -0.221    36.727    
    RAMB36_X1Y17         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[2])
                                                     -0.737    35.990    ipbus/udp_if/ipbus_tx_ram/ram_reg_0
  -------------------------------------------------------------------
                         required time                         35.990    
                         arrival time                         -33.132    
  -------------------------------------------------------------------
                         slack                                  2.857    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.130ns  (arrival time - required time)
  Source:                 ipbus/udp_if/IPADDR/My_IP_addr_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by s_sysclk_x2_in  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ipbus/udp_if/ipbus_tx_ram/ram_reg_5/DIADI[3]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_ipb_i  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             clk_ipb_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_ipb_i rise@0.000ns - s_sysclk_x2_in rise@0.000ns)
  Data Path Delay:        0.978ns  (logic 0.276ns (28.225%)  route 0.702ns (71.775%))
  Logic Levels:           3  (LUT3=1 LUT5=2)
  Clock Path Skew:        0.330ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.034ns
    Source Clock Delay      (SCD):    1.506ns
    Clock Pessimism Removal (CPR):    0.198ns
  Clock Uncertainty:      0.221ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.190ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_sysclk_x2_in rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000     0.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=22, routed)          0.551     1.464    Inst_system_clocks/sysclk_p
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.061     0.404 r  Inst_system_clocks/MMCME2_ADV_TX_PLL/CLKOUT1
                         net (fo=1, routed)           0.486     0.890    Inst_system_clocks/s_sysclk_x2_in
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.916 r  Inst_system_clocks/BUFG_SYS_CLK_x2/O
                         net (fo=3059, routed)        0.591     1.506    ipbus/udp_if/IPADDR/mac_clk
    SLICE_X4Y94          FDRE                                         r  ipbus/udp_if/IPADDR/My_IP_addr_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y94          FDRE (Prop_fdre_C_Q)         0.141     1.647 r  ipbus/udp_if/IPADDR/My_IP_addr_reg[23]/Q
                         net (fo=4, routed)           0.152     1.800    ipbus/trans/cfg/vec_in[119]
    SLICE_X6Y94          LUT3 (Prop_lut3_I2_O)        0.045     1.845 r  ipbus/trans/cfg/dout[23]_INST_0/O
                         net (fo=1, routed)           0.110     1.955    ipbus/trans/sm/cfg_din[23]
    SLICE_X6Y95          LUT5 (Prop_lut5_I2_O)        0.045     2.000 r  ipbus/trans/sm/tx_data[23]_INST_0/O
                         net (fo=1, routed)           0.247     2.247    ipbus/trans/iface/tx_data[23]
    SLICE_X9Y94          LUT5 (Prop_lut5_I4_O)        0.045     2.292 r  ipbus/trans/iface/trans_out[wdata][23]_INST_0/O
                         net (fo=1, routed)           0.192     2.484    ipbus/udp_if/ipbus_tx_ram/tx_dia[23]
    RAMB36_X0Y17         RAMB36E1                                     r  ipbus/udp_if/ipbus_tx_ram/ram_reg_5/DIADI[3]
  -------------------------------------------------------------------    -------------------

                         (clock clk_ipb_i rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000     0.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=22, routed)          0.819     1.977    Inst_system_clocks/sysclk_p
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.375     0.602 r  Inst_system_clocks/MMCME2_ADV_TX_PLL/CLKOUT3
                         net (fo=1, routed)           0.530     1.131    Inst_system_clocks/clk_ipb_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.160 r  Inst_system_clocks/bufgipb/O
                         net (fo=593, routed)         0.874     2.034    ipbus/udp_if/ipbus_tx_ram/clk
    RAMB36_X0Y17         RAMB36E1                                     r  ipbus/udp_if/ipbus_tx_ram/ram_reg_5/CLKARDCLK
                         clock pessimism             -0.198     1.836    
                         clock uncertainty            0.221     2.058    
    RAMB36_X0Y17         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[3])
                                                      0.296     2.354    ipbus/udp_if/ipbus_tx_ram/ram_reg_5
  -------------------------------------------------------------------
                         required time                         -2.354    
                         arrival time                           2.484    
  -------------------------------------------------------------------
                         slack                                  0.130    

Slack (MET) :             0.187ns  (arrival time - required time)
  Source:                 ipbus/udp_if/clock_crossing_if/busy_down_tff_reg/C
                            (rising edge-triggered cell FDRE clocked by s_sysclk_x2_in  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ipbus/udp_if/clock_crossing_if/busy_down_buf_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_ipb_i  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             clk_ipb_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_ipb_i rise@0.000ns - s_sysclk_x2_in rise@0.000ns)
  Data Path Delay:        0.796ns  (logic 0.141ns (17.715%)  route 0.655ns (82.285%))
  Logic Levels:           0  
  Clock Path Skew:        0.318ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.990ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.198ns
  Clock Uncertainty:      0.221ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.190ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_sysclk_x2_in rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000     0.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=22, routed)          0.551     1.464    Inst_system_clocks/sysclk_p
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.061     0.404 r  Inst_system_clocks/MMCME2_ADV_TX_PLL/CLKOUT1
                         net (fo=1, routed)           0.486     0.890    Inst_system_clocks/s_sysclk_x2_in
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.916 r  Inst_system_clocks/BUFG_SYS_CLK_x2/O
                         net (fo=3059, routed)        0.559     1.474    ipbus/udp_if/clock_crossing_if/mac_clk
    SLICE_X51Y83         FDRE                                         r  ipbus/udp_if/clock_crossing_if/busy_down_tff_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y83         FDRE (Prop_fdre_C_Q)         0.141     1.615 r  ipbus/udp_if/clock_crossing_if/busy_down_tff_reg/Q
                         net (fo=2, routed)           0.655     2.270    ipbus/udp_if/clock_crossing_if/busy_down_tff
    SLICE_X55Y86         FDRE                                         r  ipbus/udp_if/clock_crossing_if/busy_down_buf_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_ipb_i rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000     0.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=22, routed)          0.819     1.977    Inst_system_clocks/sysclk_p
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.375     0.602 r  Inst_system_clocks/MMCME2_ADV_TX_PLL/CLKOUT3
                         net (fo=1, routed)           0.530     1.131    Inst_system_clocks/clk_ipb_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.160 r  Inst_system_clocks/bufgipb/O
                         net (fo=593, routed)         0.829     1.990    ipbus/udp_if/clock_crossing_if/ipb_clk
    SLICE_X55Y86         FDRE                                         r  ipbus/udp_if/clock_crossing_if/busy_down_buf_reg[0]/C
                         clock pessimism             -0.198     1.792    
                         clock uncertainty            0.221     2.013    
    SLICE_X55Y86         FDRE (Hold_fdre_C_D)         0.070     2.083    ipbus/udp_if/clock_crossing_if/busy_down_buf_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.083    
                         arrival time                           2.270    
  -------------------------------------------------------------------
                         slack                                  0.187    

Slack (MET) :             0.193ns  (arrival time - required time)
  Source:                 ipbus/udp_if/clock_crossing_if/req_send_tff_reg/C
                            (rising edge-triggered cell FDRE clocked by s_sysclk_x2_in  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ipbus/udp_if/clock_crossing_if/req_send_buf_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_ipb_i  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             clk_ipb_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_ipb_i rise@0.000ns - s_sysclk_x2_in rise@0.000ns)
  Data Path Delay:        0.794ns  (logic 0.164ns (20.661%)  route 0.630ns (79.339%))
  Logic Levels:           0  
  Clock Path Skew:        0.317ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.990ns
    Source Clock Delay      (SCD):    1.475ns
    Clock Pessimism Removal (CPR):    0.198ns
  Clock Uncertainty:      0.221ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.190ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_sysclk_x2_in rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000     0.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=22, routed)          0.551     1.464    Inst_system_clocks/sysclk_p
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.061     0.404 r  Inst_system_clocks/MMCME2_ADV_TX_PLL/CLKOUT1
                         net (fo=1, routed)           0.486     0.890    Inst_system_clocks/s_sysclk_x2_in
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.916 r  Inst_system_clocks/BUFG_SYS_CLK_x2/O
                         net (fo=3059, routed)        0.560     1.475    ipbus/udp_if/clock_crossing_if/mac_clk
    SLICE_X50Y84         FDRE                                         r  ipbus/udp_if/clock_crossing_if/req_send_tff_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y84         FDRE (Prop_fdre_C_Q)         0.164     1.639 r  ipbus/udp_if/clock_crossing_if/req_send_tff_reg/Q
                         net (fo=2, routed)           0.630     2.269    ipbus/udp_if/clock_crossing_if/req_send_tff
    SLICE_X50Y85         FDRE                                         r  ipbus/udp_if/clock_crossing_if/req_send_buf_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_ipb_i rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000     0.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=22, routed)          0.819     1.977    Inst_system_clocks/sysclk_p
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.375     0.602 r  Inst_system_clocks/MMCME2_ADV_TX_PLL/CLKOUT3
                         net (fo=1, routed)           0.530     1.131    Inst_system_clocks/clk_ipb_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.160 r  Inst_system_clocks/bufgipb/O
                         net (fo=593, routed)         0.829     1.990    ipbus/udp_if/clock_crossing_if/ipb_clk
    SLICE_X50Y85         FDRE                                         r  ipbus/udp_if/clock_crossing_if/req_send_buf_reg[0]/C
                         clock pessimism             -0.198     1.792    
                         clock uncertainty            0.221     2.013    
    SLICE_X50Y85         FDRE (Hold_fdre_C_D)         0.063     2.076    ipbus/udp_if/clock_crossing_if/req_send_buf_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.076    
                         arrival time                           2.269    
  -------------------------------------------------------------------
                         slack                                  0.193    

Slack (MET) :             0.245ns  (arrival time - required time)
  Source:                 ipbus/udp_if/clock_crossing_if/busy_up_tff_reg/C
                            (rising edge-triggered cell FDRE clocked by s_sysclk_x2_in  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ipbus/udp_if/clock_crossing_if/busy_up_buf_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_ipb_i  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             clk_ipb_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_ipb_i rise@0.000ns - s_sysclk_x2_in rise@0.000ns)
  Data Path Delay:        0.790ns  (logic 0.128ns (16.203%)  route 0.662ns (83.797%))
  Logic Levels:           0  
  Clock Path Skew:        0.318ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.990ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.198ns
  Clock Uncertainty:      0.221ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.190ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_sysclk_x2_in rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000     0.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=22, routed)          0.551     1.464    Inst_system_clocks/sysclk_p
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.061     0.404 r  Inst_system_clocks/MMCME2_ADV_TX_PLL/CLKOUT1
                         net (fo=1, routed)           0.486     0.890    Inst_system_clocks/s_sysclk_x2_in
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.916 r  Inst_system_clocks/BUFG_SYS_CLK_x2/O
                         net (fo=3059, routed)        0.559     1.474    ipbus/udp_if/clock_crossing_if/mac_clk
    SLICE_X51Y83         FDRE                                         r  ipbus/udp_if/clock_crossing_if/busy_up_tff_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y83         FDRE (Prop_fdre_C_Q)         0.128     1.602 r  ipbus/udp_if/clock_crossing_if/busy_up_tff_reg/Q
                         net (fo=2, routed)           0.662     2.264    ipbus/udp_if/clock_crossing_if/busy_up_tff
    SLICE_X54Y86         FDRE                                         r  ipbus/udp_if/clock_crossing_if/busy_up_buf_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_ipb_i rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000     0.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=22, routed)          0.819     1.977    Inst_system_clocks/sysclk_p
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.375     0.602 r  Inst_system_clocks/MMCME2_ADV_TX_PLL/CLKOUT3
                         net (fo=1, routed)           0.530     1.131    Inst_system_clocks/clk_ipb_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.160 r  Inst_system_clocks/bufgipb/O
                         net (fo=593, routed)         0.829     1.990    ipbus/udp_if/clock_crossing_if/ipb_clk
    SLICE_X54Y86         FDRE                                         r  ipbus/udp_if/clock_crossing_if/busy_up_buf_reg[0]/C
                         clock pessimism             -0.198     1.792    
                         clock uncertainty            0.221     2.013    
    SLICE_X54Y86         FDRE (Hold_fdre_C_D)         0.006     2.019    ipbus/udp_if/clock_crossing_if/busy_up_buf_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.019    
                         arrival time                           2.264    
  -------------------------------------------------------------------
                         slack                                  0.245    

Slack (MET) :             0.249ns  (arrival time - required time)
  Source:                 ipbus/udp_if/tx_ram_selector/write_i_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by s_sysclk_x2_in  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ipbus/udp_if/clock_crossing_if/tx_write_buf_buf_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_ipb_i  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             clk_ipb_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_ipb_i rise@0.000ns - s_sysclk_x2_in rise@0.000ns)
  Data Path Delay:        0.797ns  (logic 0.148ns (18.566%)  route 0.649ns (81.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.314ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.986ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.198ns
  Clock Uncertainty:      0.221ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.190ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_sysclk_x2_in rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000     0.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=22, routed)          0.551     1.464    Inst_system_clocks/sysclk_p
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.061     0.404 r  Inst_system_clocks/MMCME2_ADV_TX_PLL/CLKOUT1
                         net (fo=1, routed)           0.486     0.890    Inst_system_clocks/s_sysclk_x2_in
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.916 r  Inst_system_clocks/BUFG_SYS_CLK_x2/O
                         net (fo=3059, routed)        0.559     1.474    ipbus/udp_if/tx_ram_selector/mac_clk
    SLICE_X50Y83         FDRE                                         r  ipbus/udp_if/tx_ram_selector/write_i_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y83         FDRE (Prop_fdre_C_Q)         0.148     1.622 r  ipbus/udp_if/tx_ram_selector/write_i_reg[3]/Q
                         net (fo=27, routed)          0.649     2.272    ipbus/udp_if/clock_crossing_if/tx_write_buffer_125[3]
    SLICE_X48Y82         FDRE                                         r  ipbus/udp_if/clock_crossing_if/tx_write_buf_buf_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_ipb_i rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000     0.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=22, routed)          0.819     1.977    Inst_system_clocks/sysclk_p
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.375     0.602 r  Inst_system_clocks/MMCME2_ADV_TX_PLL/CLKOUT3
                         net (fo=1, routed)           0.530     1.131    Inst_system_clocks/clk_ipb_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.160 r  Inst_system_clocks/bufgipb/O
                         net (fo=593, routed)         0.825     1.986    ipbus/udp_if/clock_crossing_if/ipb_clk
    SLICE_X48Y82         FDRE                                         r  ipbus/udp_if/clock_crossing_if/tx_write_buf_buf_reg[3]/C
                         clock pessimism             -0.198     1.788    
                         clock uncertainty            0.221     2.009    
    SLICE_X48Y82         FDRE (Hold_fdre_C_D)         0.013     2.022    ipbus/udp_if/clock_crossing_if/tx_write_buf_buf_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.022    
                         arrival time                           2.272    
  -------------------------------------------------------------------
                         slack                                  0.249    

Slack (MET) :             0.283ns  (arrival time - required time)
  Source:                 ipbus/udp_if/tx_ram_selector/write_i_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by s_sysclk_x2_in  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ipbus/udp_if/clock_crossing_if/tx_write_buf_buf_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_ipb_i  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             clk_ipb_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_ipb_i rise@0.000ns - s_sysclk_x2_in rise@0.000ns)
  Data Path Delay:        0.881ns  (logic 0.164ns (18.618%)  route 0.717ns (81.382%))
  Logic Levels:           0  
  Clock Path Skew:        0.311ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.983ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.198ns
  Clock Uncertainty:      0.221ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.190ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_sysclk_x2_in rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000     0.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=22, routed)          0.551     1.464    Inst_system_clocks/sysclk_p
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.061     0.404 r  Inst_system_clocks/MMCME2_ADV_TX_PLL/CLKOUT1
                         net (fo=1, routed)           0.486     0.890    Inst_system_clocks/s_sysclk_x2_in
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.916 r  Inst_system_clocks/BUFG_SYS_CLK_x2/O
                         net (fo=3059, routed)        0.559     1.474    ipbus/udp_if/tx_ram_selector/mac_clk
    SLICE_X50Y83         FDRE                                         r  ipbus/udp_if/tx_ram_selector/write_i_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y83         FDRE (Prop_fdre_C_Q)         0.164     1.638 r  ipbus/udp_if/tx_ram_selector/write_i_reg[2]/Q
                         net (fo=28, routed)          0.717     2.355    ipbus/udp_if/clock_crossing_if/tx_write_buffer_125[2]
    SLICE_X47Y81         FDRE                                         r  ipbus/udp_if/clock_crossing_if/tx_write_buf_buf_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_ipb_i rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000     0.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=22, routed)          0.819     1.977    Inst_system_clocks/sysclk_p
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.375     0.602 r  Inst_system_clocks/MMCME2_ADV_TX_PLL/CLKOUT3
                         net (fo=1, routed)           0.530     1.131    Inst_system_clocks/clk_ipb_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.160 r  Inst_system_clocks/bufgipb/O
                         net (fo=593, routed)         0.822     1.983    ipbus/udp_if/clock_crossing_if/ipb_clk
    SLICE_X47Y81         FDRE                                         r  ipbus/udp_if/clock_crossing_if/tx_write_buf_buf_reg[2]/C
                         clock pessimism             -0.198     1.785    
                         clock uncertainty            0.221     2.006    
    SLICE_X47Y81         FDRE (Hold_fdre_C_D)         0.066     2.072    ipbus/udp_if/clock_crossing_if/tx_write_buf_buf_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.072    
                         arrival time                           2.355    
  -------------------------------------------------------------------
                         slack                                  0.283    

Slack (MET) :             0.328ns  (arrival time - required time)
  Source:                 ipbus/udp_if/IPADDR/My_IP_addr_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by s_sysclk_x2_in  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ipbus/udp_if/ipbus_tx_ram/ram_reg_7/DIADI[0]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_ipb_i  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             clk_ipb_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_ipb_i rise@0.000ns - s_sysclk_x2_in rise@0.000ns)
  Data Path Delay:        1.179ns  (logic 0.348ns (29.524%)  route 0.831ns (70.476%))
  Logic Levels:           3  (LUT3=1 LUT5=2)
  Clock Path Skew:        0.333ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    1.506ns
    Clock Pessimism Removal (CPR):    0.198ns
  Clock Uncertainty:      0.221ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.190ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_sysclk_x2_in rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000     0.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=22, routed)          0.551     1.464    Inst_system_clocks/sysclk_p
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.061     0.404 r  Inst_system_clocks/MMCME2_ADV_TX_PLL/CLKOUT1
                         net (fo=1, routed)           0.486     0.890    Inst_system_clocks/s_sysclk_x2_in
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.916 r  Inst_system_clocks/BUFG_SYS_CLK_x2/O
                         net (fo=3059, routed)        0.591     1.506    ipbus/udp_if/IPADDR/mac_clk
    SLICE_X4Y94          FDRE                                         r  ipbus/udp_if/IPADDR/My_IP_addr_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y94          FDRE (Prop_fdre_C_Q)         0.141     1.647 r  ipbus/udp_if/IPADDR/My_IP_addr_reg[28]/Q
                         net (fo=4, routed)           0.152     1.800    ipbus/trans/cfg/vec_in[124]
    SLICE_X6Y94          LUT3 (Prop_lut3_I2_O)        0.049     1.849 r  ipbus/trans/cfg/dout[28]_INST_0/O
                         net (fo=1, routed)           0.299     2.148    ipbus/trans/sm/cfg_din[28]
    SLICE_X8Y96          LUT5 (Prop_lut5_I2_O)        0.113     2.261 r  ipbus/trans/sm/tx_data[28]_INST_0/O
                         net (fo=1, routed)           0.175     2.435    ipbus/trans/iface/tx_data[28]
    SLICE_X8Y96          LUT5 (Prop_lut5_I4_O)        0.045     2.480 r  ipbus/trans/iface/trans_out[wdata][28]_INST_0/O
                         net (fo=1, routed)           0.205     2.685    ipbus/udp_if/ipbus_tx_ram/tx_dia[28]
    RAMB36_X0Y19         RAMB36E1                                     r  ipbus/udp_if/ipbus_tx_ram/ram_reg_7/DIADI[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_ipb_i rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000     0.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=22, routed)          0.819     1.977    Inst_system_clocks/sysclk_p
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.375     0.602 r  Inst_system_clocks/MMCME2_ADV_TX_PLL/CLKOUT3
                         net (fo=1, routed)           0.530     1.131    Inst_system_clocks/clk_ipb_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.160 r  Inst_system_clocks/bufgipb/O
                         net (fo=593, routed)         0.877     2.037    ipbus/udp_if/ipbus_tx_ram/clk
    RAMB36_X0Y19         RAMB36E1                                     r  ipbus/udp_if/ipbus_tx_ram/ram_reg_7/CLKARDCLK
                         clock pessimism             -0.198     1.839    
                         clock uncertainty            0.221     2.061    
    RAMB36_X0Y19         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[0])
                                                      0.296     2.357    ipbus/udp_if/ipbus_tx_ram/ram_reg_7
  -------------------------------------------------------------------
                         required time                         -2.357    
                         arrival time                           2.685    
  -------------------------------------------------------------------
                         slack                                  0.328    

Slack (MET) :             0.331ns  (arrival time - required time)
  Source:                 ipbus/udp_if/IPADDR/My_IP_addr_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by s_sysclk_x2_in  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ipbus/udp_if/ipbus_tx_ram/ram_reg_3/DIADI[1]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_ipb_i  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             clk_ipb_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_ipb_i rise@0.000ns - s_sysclk_x2_in rise@0.000ns)
  Data Path Delay:        1.180ns  (logic 0.339ns (28.729%)  route 0.841ns (71.271%))
  Logic Levels:           3  (LUT3=1 LUT5=2)
  Clock Path Skew:        0.332ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.036ns
    Source Clock Delay      (SCD):    1.506ns
    Clock Pessimism Removal (CPR):    0.198ns
  Clock Uncertainty:      0.221ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.190ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_sysclk_x2_in rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000     0.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=22, routed)          0.551     1.464    Inst_system_clocks/sysclk_p
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.061     0.404 r  Inst_system_clocks/MMCME2_ADV_TX_PLL/CLKOUT1
                         net (fo=1, routed)           0.486     0.890    Inst_system_clocks/s_sysclk_x2_in
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.916 r  Inst_system_clocks/BUFG_SYS_CLK_x2/O
                         net (fo=3059, routed)        0.591     1.506    ipbus/udp_if/IPADDR/mac_clk
    SLICE_X5Y93          FDRE                                         r  ipbus/udp_if/IPADDR/My_IP_addr_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y93          FDRE (Prop_fdre_C_Q)         0.141     1.647 r  ipbus/udp_if/IPADDR/My_IP_addr_reg[13]/Q
                         net (fo=4, routed)           0.204     1.852    ipbus/trans/cfg/vec_in[109]
    SLICE_X7Y93          LUT3 (Prop_lut3_I0_O)        0.046     1.898 r  ipbus/trans/cfg/dout[13]_INST_0/O
                         net (fo=1, routed)           0.140     2.038    ipbus/trans/sm/cfg_din[13]
    SLICE_X7Y93          LUT5 (Prop_lut5_I2_O)        0.107     2.145 r  ipbus/trans/sm/tx_data[13]_INST_0/O
                         net (fo=1, routed)           0.232     2.378    ipbus/trans/iface/tx_data[13]
    SLICE_X8Y93          LUT5 (Prop_lut5_I4_O)        0.045     2.423 r  ipbus/trans/iface/trans_out[wdata][13]_INST_0/O
                         net (fo=1, routed)           0.264     2.686    ipbus/udp_if/ipbus_tx_ram/tx_dia[13]
    RAMB36_X0Y18         RAMB36E1                                     r  ipbus/udp_if/ipbus_tx_ram/ram_reg_3/DIADI[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_ipb_i rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000     0.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=22, routed)          0.819     1.977    Inst_system_clocks/sysclk_p
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.375     0.602 r  Inst_system_clocks/MMCME2_ADV_TX_PLL/CLKOUT3
                         net (fo=1, routed)           0.530     1.131    Inst_system_clocks/clk_ipb_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.160 r  Inst_system_clocks/bufgipb/O
                         net (fo=593, routed)         0.876     2.036    ipbus/udp_if/ipbus_tx_ram/clk
    RAMB36_X0Y18         RAMB36E1                                     r  ipbus/udp_if/ipbus_tx_ram/ram_reg_3/CLKARDCLK
                         clock pessimism             -0.198     1.838    
                         clock uncertainty            0.221     2.060    
    RAMB36_X0Y18         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[1])
                                                      0.296     2.356    ipbus/udp_if/ipbus_tx_ram/ram_reg_3
  -------------------------------------------------------------------
                         required time                         -2.356    
                         arrival time                           2.686    
  -------------------------------------------------------------------
                         slack                                  0.331    

Slack (MET) :             0.335ns  (arrival time - required time)
  Source:                 ipbus/udp_if/IPADDR/My_IP_addr_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by s_sysclk_x2_in  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ipbus/udp_if/ipbus_tx_ram/ram_reg_1/DIADI[0]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_ipb_i  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             clk_ipb_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_ipb_i rise@0.000ns - s_sysclk_x2_in rise@0.000ns)
  Data Path Delay:        1.272ns  (logic 0.276ns (21.693%)  route 0.996ns (78.307%))
  Logic Levels:           3  (LUT3=1 LUT5=2)
  Clock Path Skew:        0.420ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.123ns
    Source Clock Delay      (SCD):    1.505ns
    Clock Pessimism Removal (CPR):    0.198ns
  Clock Uncertainty:      0.221ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.190ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_sysclk_x2_in rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000     0.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=22, routed)          0.551     1.464    Inst_system_clocks/sysclk_p
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.061     0.404 r  Inst_system_clocks/MMCME2_ADV_TX_PLL/CLKOUT1
                         net (fo=1, routed)           0.486     0.890    Inst_system_clocks/s_sysclk_x2_in
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.916 r  Inst_system_clocks/BUFG_SYS_CLK_x2/O
                         net (fo=3059, routed)        0.590     1.505    ipbus/udp_if/IPADDR/mac_clk
    SLICE_X5Y91          FDRE                                         r  ipbus/udp_if/IPADDR/My_IP_addr_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y91          FDRE (Prop_fdre_C_Q)         0.141     1.646 r  ipbus/udp_if/IPADDR/My_IP_addr_reg[4]/Q
                         net (fo=4, routed)           0.215     1.861    ipbus/trans/cfg/vec_in[100]
    SLICE_X5Y93          LUT3 (Prop_lut3_I2_O)        0.045     1.906 r  ipbus/trans/cfg/dout[4]_INST_0/O
                         net (fo=1, routed)           0.360     2.266    ipbus/trans/sm/cfg_din[4]
    SLICE_X9Y97          LUT5 (Prop_lut5_I2_O)        0.045     2.311 r  ipbus/trans/sm/tx_data[4]_INST_0/O
                         net (fo=1, routed)           0.082     2.393    ipbus/trans/iface/tx_data[4]
    SLICE_X9Y97          LUT5 (Prop_lut5_I4_O)        0.045     2.438 r  ipbus/trans/iface/trans_out[wdata][4]_INST_0/O
                         net (fo=1, routed)           0.340     2.778    ipbus/udp_if/ipbus_tx_ram/tx_dia[4]
    RAMB36_X0Y21         RAMB36E1                                     r  ipbus/udp_if/ipbus_tx_ram/ram_reg_1/DIADI[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_ipb_i rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000     0.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=22, routed)          0.819     1.977    Inst_system_clocks/sysclk_p
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.375     0.602 r  Inst_system_clocks/MMCME2_ADV_TX_PLL/CLKOUT3
                         net (fo=1, routed)           0.530     1.131    Inst_system_clocks/clk_ipb_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.160 r  Inst_system_clocks/bufgipb/O
                         net (fo=593, routed)         0.963     2.123    ipbus/udp_if/ipbus_tx_ram/clk
    RAMB36_X0Y21         RAMB36E1                                     r  ipbus/udp_if/ipbus_tx_ram/ram_reg_1/CLKARDCLK
                         clock pessimism             -0.198     1.925    
                         clock uncertainty            0.221     2.147    
    RAMB36_X0Y21         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[0])
                                                      0.296     2.443    ipbus/udp_if/ipbus_tx_ram/ram_reg_1
  -------------------------------------------------------------------
                         required time                         -2.443    
                         arrival time                           2.778    
  -------------------------------------------------------------------
                         slack                                  0.335    

Slack (MET) :             0.358ns  (arrival time - required time)
  Source:                 ipbus/udp_if/IPADDR/My_IP_addr_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by s_sysclk_x2_in  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ipbus/udp_if/ipbus_tx_ram/ram_reg_7/DIADI[2]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_ipb_i  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             clk_ipb_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_ipb_i rise@0.000ns - s_sysclk_x2_in rise@0.000ns)
  Data Path Delay:        1.208ns  (logic 0.339ns (28.061%)  route 0.869ns (71.939%))
  Logic Levels:           3  (LUT3=1 LUT5=2)
  Clock Path Skew:        0.333ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    1.506ns
    Clock Pessimism Removal (CPR):    0.198ns
  Clock Uncertainty:      0.221ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.190ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_sysclk_x2_in rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000     0.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=22, routed)          0.551     1.464    Inst_system_clocks/sysclk_p
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.061     0.404 r  Inst_system_clocks/MMCME2_ADV_TX_PLL/CLKOUT1
                         net (fo=1, routed)           0.486     0.890    Inst_system_clocks/s_sysclk_x2_in
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.916 r  Inst_system_clocks/BUFG_SYS_CLK_x2/O
                         net (fo=3059, routed)        0.591     1.506    ipbus/udp_if/IPADDR/mac_clk
    SLICE_X4Y94          FDRE                                         r  ipbus/udp_if/IPADDR/My_IP_addr_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y94          FDRE (Prop_fdre_C_Q)         0.141     1.647 r  ipbus/udp_if/IPADDR/My_IP_addr_reg[30]/Q
                         net (fo=4, routed)           0.342     1.989    ipbus/trans/cfg/vec_in[126]
    SLICE_X9Y95          LUT3 (Prop_lut3_I2_O)        0.046     2.035 r  ipbus/trans/cfg/dout[30]_INST_0/O
                         net (fo=1, routed)           0.144     2.179    ipbus/trans/sm/cfg_din[30]
    SLICE_X8Y95          LUT5 (Prop_lut5_I2_O)        0.107     2.286 r  ipbus/trans/sm/tx_data[30]_INST_0/O
                         net (fo=1, routed)           0.224     2.510    ipbus/trans/iface/tx_data[30]
    SLICE_X8Y95          LUT5 (Prop_lut5_I4_O)        0.045     2.555 r  ipbus/trans/iface/trans_out[wdata][30]_INST_0/O
                         net (fo=1, routed)           0.160     2.715    ipbus/udp_if/ipbus_tx_ram/tx_dia[30]
    RAMB36_X0Y19         RAMB36E1                                     r  ipbus/udp_if/ipbus_tx_ram/ram_reg_7/DIADI[2]
  -------------------------------------------------------------------    -------------------

                         (clock clk_ipb_i rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000     0.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=22, routed)          0.819     1.977    Inst_system_clocks/sysclk_p
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.375     0.602 r  Inst_system_clocks/MMCME2_ADV_TX_PLL/CLKOUT3
                         net (fo=1, routed)           0.530     1.131    Inst_system_clocks/clk_ipb_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.160 r  Inst_system_clocks/bufgipb/O
                         net (fo=593, routed)         0.877     2.037    ipbus/udp_if/ipbus_tx_ram/clk
    RAMB36_X0Y19         RAMB36E1                                     r  ipbus/udp_if/ipbus_tx_ram/ram_reg_7/CLKARDCLK
                         clock pessimism             -0.198     1.839    
                         clock uncertainty            0.221     2.061    
    RAMB36_X0Y19         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[2])
                                                      0.296     2.357    ipbus/udp_if/ipbus_tx_ram/ram_reg_7
  -------------------------------------------------------------------
                         required time                         -2.357    
                         arrival time                           2.715    
  -------------------------------------------------------------------
                         slack                                  0.358    





---------------------------------------------------------------------------------------------------
From Clock:  mii_rx_clk_i
  To Clock:  s_sysclk_x2_in

Setup :            0  Failing Endpoints,  Worst Slack        4.878ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.305ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.878ns  (required time - arrival time)
  Source:                 eth_mac_block_1/user_side_FIFO/rx_fifo_i/wr_store_frame_tog_reg/C
                            (rising edge-triggered cell FDRE clocked by mii_rx_clk_i  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            eth_mac_block_1/user_side_FIFO/rx_fifo_i/resync_wr_store_frame_tog/data_sync_reg0/D
                            (rising edge-triggered cell FDRE clocked by s_sysclk_x2_in  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             s_sysclk_x2_in
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (s_sysclk_x2_in rise@8.000ns - mii_rx_clk_i rise@0.000ns)
  Data Path Delay:        4.370ns  (logic 0.518ns (11.854%)  route 3.852ns (88.146%))
  Logic Levels:           0  
  Clock Path Skew:        1.590ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.869ns = ( 12.869 - 8.000 ) 
    Source Clock Delay      (SCD):    3.279ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.247ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.148ns
    Phase Error              (PE):    0.165ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mii_rx_clk_i rise edge)
                                                      0.000     0.000 r  
    F15                                               0.000     0.000 r  mii_rx_clk_i (IN)
                         net (fo=0)                   0.000     0.000    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk
    F15                  IBUF (Prop_ibuf_I_O)         1.482     1.482 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk_ibuf_i/O
                         net (fo=1, routed)           0.500     1.982    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk_ibuf
    BUFR_X0Y4            BUFR (Prop_bufr_I_O)         0.511     2.493 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/bufr_mii_rx_clk/O
                         net (fo=565, routed)         0.786     3.279    eth_mac_block_1/user_side_FIFO/rx_fifo_i/rx_mac_aclk
    SLICE_X8Y72          FDRE                                         r  eth_mac_block_1/user_side_FIFO/rx_fifo_i/wr_store_frame_tog_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y72          FDRE (Prop_fdre_C_Q)         0.518     3.797 r  eth_mac_block_1/user_side_FIFO/rx_fifo_i/wr_store_frame_tog_reg/Q
                         net (fo=2, routed)           3.852     7.649    eth_mac_block_1/user_side_FIFO/rx_fifo_i/resync_wr_store_frame_tog/data_in
    SLICE_X3Y72          FDRE                                         r  eth_mac_block_1/user_side_FIFO/rx_fifo_i/resync_wr_store_frame_tog/data_sync_reg0/D
  -------------------------------------------------------------------    -------------------

                         (clock s_sysclk_x2_in rise edge)
                                                      8.000     8.000 r  
    E3                                                0.000     8.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000     8.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         1.418     9.418 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           1.862    11.280    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.371 r  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.460    12.832    Inst_system_clocks/sysclk_p
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.129     9.702 r  Inst_system_clocks/MMCME2_ADV_TX_PLL/CLKOUT1
                         net (fo=1, routed)           1.581    11.283    Inst_system_clocks/s_sysclk_x2_in
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    11.374 r  Inst_system_clocks/BUFG_SYS_CLK_x2/O
                         net (fo=3059, routed)        1.495    12.869    eth_mac_block_1/user_side_FIFO/rx_fifo_i/resync_wr_store_frame_tog/clk
    SLICE_X3Y72          FDRE                                         r  eth_mac_block_1/user_side_FIFO/rx_fifo_i/resync_wr_store_frame_tog/data_sync_reg0/C
                         clock pessimism              0.000    12.869    
                         clock uncertainty           -0.247    12.622    
    SLICE_X3Y72          FDRE (Setup_fdre_C_D)       -0.095    12.527    eth_mac_block_1/user_side_FIFO/rx_fifo_i/resync_wr_store_frame_tog/data_sync_reg0
  -------------------------------------------------------------------
                         required time                         12.527    
                         arrival time                          -7.649    
  -------------------------------------------------------------------
                         slack                                  4.878    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.305ns  (arrival time - required time)
  Source:                 eth_mac_block_1/user_side_FIFO/rx_fifo_i/wr_store_frame_tog_reg/C
                            (rising edge-triggered cell FDRE clocked by mii_rx_clk_i  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            eth_mac_block_1/user_side_FIFO/rx_fifo_i/resync_wr_store_frame_tog/data_sync_reg0/D
                            (rising edge-triggered cell FDRE clocked by s_sysclk_x2_in  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             s_sysclk_x2_in
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (s_sysclk_x2_in rise@0.000ns - mii_rx_clk_i rise@0.000ns)
  Data Path Delay:        1.784ns  (logic 0.164ns (9.194%)  route 1.620ns (90.806%))
  Logic Levels:           0  
  Clock Path Skew:        1.186ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.011ns
    Source Clock Delay      (SCD):    0.825ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.247ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.148ns
    Phase Error              (PE):    0.165ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mii_rx_clk_i rise edge)
                                                      0.000     0.000 r  
    F15                                               0.000     0.000 r  mii_rx_clk_i (IN)
                         net (fo=0)                   0.000     0.000    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk
    F15                  IBUF (Prop_ibuf_I_O)         0.250     0.250 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk_ibuf_i/O
                         net (fo=1, routed)           0.206     0.456    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk_ibuf
    BUFR_X0Y4            BUFR (Prop_bufr_I_O)         0.092     0.548 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/bufr_mii_rx_clk/O
                         net (fo=565, routed)         0.277     0.825    eth_mac_block_1/user_side_FIFO/rx_fifo_i/rx_mac_aclk
    SLICE_X8Y72          FDRE                                         r  eth_mac_block_1/user_side_FIFO/rx_fifo_i/wr_store_frame_tog_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y72          FDRE (Prop_fdre_C_Q)         0.164     0.989 r  eth_mac_block_1/user_side_FIFO/rx_fifo_i/wr_store_frame_tog_reg/Q
                         net (fo=2, routed)           1.620     2.609    eth_mac_block_1/user_side_FIFO/rx_fifo_i/resync_wr_store_frame_tog/data_in
    SLICE_X3Y72          FDRE                                         r  eth_mac_block_1/user_side_FIFO/rx_fifo_i/resync_wr_store_frame_tog/data_sync_reg0/D
  -------------------------------------------------------------------    -------------------

                         (clock s_sysclk_x2_in rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000     0.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=22, routed)          0.819     1.977    Inst_system_clocks/sysclk_p
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.375     0.602 r  Inst_system_clocks/MMCME2_ADV_TX_PLL/CLKOUT1
                         net (fo=1, routed)           0.530     1.131    Inst_system_clocks/s_sysclk_x2_in
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.160 r  Inst_system_clocks/BUFG_SYS_CLK_x2/O
                         net (fo=3059, routed)        0.850     2.011    eth_mac_block_1/user_side_FIFO/rx_fifo_i/resync_wr_store_frame_tog/clk
    SLICE_X3Y72          FDRE                                         r  eth_mac_block_1/user_side_FIFO/rx_fifo_i/resync_wr_store_frame_tog/data_sync_reg0/C
                         clock pessimism              0.000     2.011    
                         clock uncertainty            0.247     2.258    
    SLICE_X3Y72          FDRE (Hold_fdre_C_D)         0.046     2.304    eth_mac_block_1/user_side_FIFO/rx_fifo_i/resync_wr_store_frame_tog/data_sync_reg0
  -------------------------------------------------------------------
                         required time                         -2.304    
                         arrival time                           2.609    
  -------------------------------------------------------------------
                         slack                                  0.305    





---------------------------------------------------------------------------------------------------
From Clock:  mii_tx_clk_i
  To Clock:  s_sysclk_x2_in

Setup :            0  Failing Endpoints,  Worst Slack        5.065ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.143ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.065ns  (required time - arrival time)
  Source:                 eth_mac_block_1/user_side_FIFO/tx_fifo_i/rd_txfer_tog_reg/C
                            (rising edge-triggered cell FDRE clocked by mii_tx_clk_i  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            eth_mac_block_1/user_side_FIFO/tx_fifo_i/resync_rd_txfer_tog/data_sync_reg0/D
                            (rising edge-triggered cell FDRE clocked by s_sysclk_x2_in  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             s_sysclk_x2_in
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (s_sysclk_x2_in rise@8.000ns - mii_tx_clk_i rise@0.000ns)
  Data Path Delay:        4.183ns  (logic 0.456ns (10.902%)  route 3.727ns (89.098%))
  Logic Levels:           0  
  Clock Path Skew:        1.590ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.870ns = ( 12.870 - 8.000 ) 
    Source Clock Delay      (SCD):    3.280ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.247ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.148ns
    Phase Error              (PE):    0.165ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mii_tx_clk_i rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  mii_tx_clk_i (IN)
                         net (fo=0)                   0.000     0.000    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk
    H16                  IBUF (Prop_ibuf_I_O)         1.479     1.479 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk_ibuf_i/O
                         net (fo=1, routed)           0.500     1.979    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk_ibuf
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.511     2.490 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/bufr_mii_tx_clk/O
                         net (fo=738, routed)         0.790     3.280    eth_mac_block_1/user_side_FIFO/tx_fifo_i/tx_mac_aclk
    SLICE_X9Y79          FDRE                                         r  eth_mac_block_1/user_side_FIFO/tx_fifo_i/rd_txfer_tog_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y79          FDRE (Prop_fdre_C_Q)         0.456     3.736 r  eth_mac_block_1/user_side_FIFO/tx_fifo_i/rd_txfer_tog_reg/Q
                         net (fo=2, routed)           3.727     7.462    eth_mac_block_1/user_side_FIFO/tx_fifo_i/resync_rd_txfer_tog/data_in
    SLICE_X7Y79          FDRE                                         r  eth_mac_block_1/user_side_FIFO/tx_fifo_i/resync_rd_txfer_tog/data_sync_reg0/D
  -------------------------------------------------------------------    -------------------

                         (clock s_sysclk_x2_in rise edge)
                                                      8.000     8.000 r  
    E3                                                0.000     8.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000     8.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         1.418     9.418 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           1.862    11.280    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.371 r  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.460    12.832    Inst_system_clocks/sysclk_p
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.129     9.702 r  Inst_system_clocks/MMCME2_ADV_TX_PLL/CLKOUT1
                         net (fo=1, routed)           1.581    11.283    Inst_system_clocks/s_sysclk_x2_in
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    11.374 r  Inst_system_clocks/BUFG_SYS_CLK_x2/O
                         net (fo=3059, routed)        1.496    12.870    eth_mac_block_1/user_side_FIFO/tx_fifo_i/resync_rd_txfer_tog/clk
    SLICE_X7Y79          FDRE                                         r  eth_mac_block_1/user_side_FIFO/tx_fifo_i/resync_rd_txfer_tog/data_sync_reg0/C
                         clock pessimism              0.000    12.870    
                         clock uncertainty           -0.247    12.623    
    SLICE_X7Y79          FDRE (Setup_fdre_C_D)       -0.095    12.528    eth_mac_block_1/user_side_FIFO/tx_fifo_i/resync_rd_txfer_tog/data_sync_reg0
  -------------------------------------------------------------------
                         required time                         12.528    
                         arrival time                          -7.462    
  -------------------------------------------------------------------
                         slack                                  5.065    

Slack (MET) :             5.236ns  (required time - arrival time)
  Source:                 eth_mac_block_1/user_side_FIFO/tx_fifo_i/rd_addr_txfer_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by mii_tx_clk_i  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            eth_mac_block_1/user_side_FIFO/tx_fifo_i/wr_rd_addr_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by s_sysclk_x2_in  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             s_sysclk_x2_in
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (s_sysclk_x2_in rise@8.000ns - mii_tx_clk_i rise@0.000ns)
  Data Path Delay:        3.926ns  (logic 0.419ns (10.672%)  route 3.507ns (89.328%))
  Logic Levels:           0  
  Clock Path Skew:        1.645ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.870ns = ( 12.870 - 8.000 ) 
    Source Clock Delay      (SCD):    3.225ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.247ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.148ns
    Phase Error              (PE):    0.165ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mii_tx_clk_i rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  mii_tx_clk_i (IN)
                         net (fo=0)                   0.000     0.000    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk
    H16                  IBUF (Prop_ibuf_I_O)         1.479     1.479 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk_ibuf_i/O
                         net (fo=1, routed)           0.500     1.979    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk_ibuf
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.511     2.490 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/bufr_mii_tx_clk/O
                         net (fo=738, routed)         0.735     3.225    eth_mac_block_1/user_side_FIFO/tx_fifo_i/tx_mac_aclk
    SLICE_X5Y78          FDRE                                         r  eth_mac_block_1/user_side_FIFO/tx_fifo_i/rd_addr_txfer_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y78          FDRE (Prop_fdre_C_Q)         0.419     3.644 r  eth_mac_block_1/user_side_FIFO/tx_fifo_i/rd_addr_txfer_reg[4]/Q
                         net (fo=1, routed)           3.507     7.151    eth_mac_block_1/user_side_FIFO/tx_fifo_i/rd_addr_txfer[4]
    SLICE_X5Y79          FDRE                                         r  eth_mac_block_1/user_side_FIFO/tx_fifo_i/wr_rd_addr_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock s_sysclk_x2_in rise edge)
                                                      8.000     8.000 r  
    E3                                                0.000     8.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000     8.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         1.418     9.418 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           1.862    11.280    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.371 r  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.460    12.832    Inst_system_clocks/sysclk_p
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.129     9.702 r  Inst_system_clocks/MMCME2_ADV_TX_PLL/CLKOUT1
                         net (fo=1, routed)           1.581    11.283    Inst_system_clocks/s_sysclk_x2_in
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    11.374 r  Inst_system_clocks/BUFG_SYS_CLK_x2/O
                         net (fo=3059, routed)        1.496    12.870    eth_mac_block_1/user_side_FIFO/tx_fifo_i/tx_fifo_aclk
    SLICE_X5Y79          FDRE                                         r  eth_mac_block_1/user_side_FIFO/tx_fifo_i/wr_rd_addr_reg[4]/C
                         clock pessimism              0.000    12.870    
                         clock uncertainty           -0.247    12.623    
    SLICE_X5Y79          FDRE (Setup_fdre_C_D)       -0.236    12.387    eth_mac_block_1/user_side_FIFO/tx_fifo_i/wr_rd_addr_reg[4]
  -------------------------------------------------------------------
                         required time                         12.387    
                         arrival time                          -7.151    
  -------------------------------------------------------------------
                         slack                                  5.236    

Slack (MET) :             5.274ns  (required time - arrival time)
  Source:                 eth_mac_block_1/user_side_FIFO/tx_fifo_i/rd_addr_txfer_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by mii_tx_clk_i  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            eth_mac_block_1/user_side_FIFO/tx_fifo_i/wr_rd_addr_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by s_sysclk_x2_in  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             s_sysclk_x2_in
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (s_sysclk_x2_in rise@8.000ns - mii_tx_clk_i rise@0.000ns)
  Data Path Delay:        4.029ns  (logic 0.456ns (11.317%)  route 3.573ns (88.683%))
  Logic Levels:           0  
  Clock Path Skew:        1.645ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.870ns = ( 12.870 - 8.000 ) 
    Source Clock Delay      (SCD):    3.225ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.247ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.148ns
    Phase Error              (PE):    0.165ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mii_tx_clk_i rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  mii_tx_clk_i (IN)
                         net (fo=0)                   0.000     0.000    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk
    H16                  IBUF (Prop_ibuf_I_O)         1.479     1.479 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk_ibuf_i/O
                         net (fo=1, routed)           0.500     1.979    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk_ibuf
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.511     2.490 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/bufr_mii_tx_clk/O
                         net (fo=738, routed)         0.735     3.225    eth_mac_block_1/user_side_FIFO/tx_fifo_i/tx_mac_aclk
    SLICE_X5Y78          FDRE                                         r  eth_mac_block_1/user_side_FIFO/tx_fifo_i/rd_addr_txfer_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y78          FDRE (Prop_fdre_C_Q)         0.456     3.681 r  eth_mac_block_1/user_side_FIFO/tx_fifo_i/rd_addr_txfer_reg[10]/Q
                         net (fo=1, routed)           3.573     7.254    eth_mac_block_1/user_side_FIFO/tx_fifo_i/rd_addr_txfer[10]
    SLICE_X5Y79          FDRE                                         r  eth_mac_block_1/user_side_FIFO/tx_fifo_i/wr_rd_addr_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock s_sysclk_x2_in rise edge)
                                                      8.000     8.000 r  
    E3                                                0.000     8.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000     8.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         1.418     9.418 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           1.862    11.280    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.371 r  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.460    12.832    Inst_system_clocks/sysclk_p
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.129     9.702 r  Inst_system_clocks/MMCME2_ADV_TX_PLL/CLKOUT1
                         net (fo=1, routed)           1.581    11.283    Inst_system_clocks/s_sysclk_x2_in
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    11.374 r  Inst_system_clocks/BUFG_SYS_CLK_x2/O
                         net (fo=3059, routed)        1.496    12.870    eth_mac_block_1/user_side_FIFO/tx_fifo_i/tx_fifo_aclk
    SLICE_X5Y79          FDRE                                         r  eth_mac_block_1/user_side_FIFO/tx_fifo_i/wr_rd_addr_reg[10]/C
                         clock pessimism              0.000    12.870    
                         clock uncertainty           -0.247    12.623    
    SLICE_X5Y79          FDRE (Setup_fdre_C_D)       -0.095    12.528    eth_mac_block_1/user_side_FIFO/tx_fifo_i/wr_rd_addr_reg[10]
  -------------------------------------------------------------------
                         required time                         12.528    
                         arrival time                          -7.254    
  -------------------------------------------------------------------
                         slack                                  5.274    

Slack (MET) :             5.296ns  (required time - arrival time)
  Source:                 eth_mac_block_1/user_side_FIFO/tx_fifo_i/rd_addr_txfer_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by mii_tx_clk_i  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            eth_mac_block_1/user_side_FIFO/tx_fifo_i/wr_rd_addr_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by s_sysclk_x2_in  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             s_sysclk_x2_in
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (s_sysclk_x2_in rise@8.000ns - mii_tx_clk_i rise@0.000ns)
  Data Path Delay:        3.994ns  (logic 0.456ns (11.418%)  route 3.538ns (88.582%))
  Logic Levels:           0  
  Clock Path Skew:        1.646ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.867ns = ( 12.867 - 8.000 ) 
    Source Clock Delay      (SCD):    3.221ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.247ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.148ns
    Phase Error              (PE):    0.165ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mii_tx_clk_i rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  mii_tx_clk_i (IN)
                         net (fo=0)                   0.000     0.000    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk
    H16                  IBUF (Prop_ibuf_I_O)         1.479     1.479 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk_ibuf_i/O
                         net (fo=1, routed)           0.500     1.979    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk_ibuf
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.511     2.490 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/bufr_mii_tx_clk/O
                         net (fo=738, routed)         0.731     3.221    eth_mac_block_1/user_side_FIFO/tx_fifo_i/tx_mac_aclk
    SLICE_X5Y76          FDRE                                         r  eth_mac_block_1/user_side_FIFO/tx_fifo_i/rd_addr_txfer_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y76          FDRE (Prop_fdre_C_Q)         0.456     3.677 r  eth_mac_block_1/user_side_FIFO/tx_fifo_i/rd_addr_txfer_reg[6]/Q
                         net (fo=1, routed)           3.538     7.214    eth_mac_block_1/user_side_FIFO/tx_fifo_i/rd_addr_txfer[6]
    SLICE_X5Y77          FDRE                                         r  eth_mac_block_1/user_side_FIFO/tx_fifo_i/wr_rd_addr_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock s_sysclk_x2_in rise edge)
                                                      8.000     8.000 r  
    E3                                                0.000     8.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000     8.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         1.418     9.418 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           1.862    11.280    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.371 r  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.460    12.832    Inst_system_clocks/sysclk_p
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.129     9.702 r  Inst_system_clocks/MMCME2_ADV_TX_PLL/CLKOUT1
                         net (fo=1, routed)           1.581    11.283    Inst_system_clocks/s_sysclk_x2_in
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    11.374 r  Inst_system_clocks/BUFG_SYS_CLK_x2/O
                         net (fo=3059, routed)        1.493    12.867    eth_mac_block_1/user_side_FIFO/tx_fifo_i/tx_fifo_aclk
    SLICE_X5Y77          FDRE                                         r  eth_mac_block_1/user_side_FIFO/tx_fifo_i/wr_rd_addr_reg[6]/C
                         clock pessimism              0.000    12.867    
                         clock uncertainty           -0.247    12.620    
    SLICE_X5Y77          FDRE (Setup_fdre_C_D)       -0.109    12.511    eth_mac_block_1/user_side_FIFO/tx_fifo_i/wr_rd_addr_reg[6]
  -------------------------------------------------------------------
                         required time                         12.511    
                         arrival time                          -7.214    
  -------------------------------------------------------------------
                         slack                                  5.296    

Slack (MET) :             5.391ns  (required time - arrival time)
  Source:                 eth_mac_block_1/user_side_FIFO/tx_fifo_i/rd_addr_txfer_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by mii_tx_clk_i  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            eth_mac_block_1/user_side_FIFO/tx_fifo_i/wr_rd_addr_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by s_sysclk_x2_in  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             s_sysclk_x2_in
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (s_sysclk_x2_in rise@8.000ns - mii_tx_clk_i rise@0.000ns)
  Data Path Delay:        3.939ns  (logic 0.456ns (11.575%)  route 3.483ns (88.425%))
  Logic Levels:           0  
  Clock Path Skew:        1.644ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.869ns = ( 12.869 - 8.000 ) 
    Source Clock Delay      (SCD):    3.225ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.247ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.148ns
    Phase Error              (PE):    0.165ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mii_tx_clk_i rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  mii_tx_clk_i (IN)
                         net (fo=0)                   0.000     0.000    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk
    H16                  IBUF (Prop_ibuf_I_O)         1.479     1.479 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk_ibuf_i/O
                         net (fo=1, routed)           0.500     1.979    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk_ibuf
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.511     2.490 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/bufr_mii_tx_clk/O
                         net (fo=738, routed)         0.735     3.225    eth_mac_block_1/user_side_FIFO/tx_fifo_i/tx_mac_aclk
    SLICE_X5Y78          FDRE                                         r  eth_mac_block_1/user_side_FIFO/tx_fifo_i/rd_addr_txfer_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y78          FDRE (Prop_fdre_C_Q)         0.456     3.681 r  eth_mac_block_1/user_side_FIFO/tx_fifo_i/rd_addr_txfer_reg[0]/Q
                         net (fo=1, routed)           3.483     7.164    eth_mac_block_1/user_side_FIFO/tx_fifo_i/rd_addr_txfer[0]
    SLICE_X7Y78          FDRE                                         r  eth_mac_block_1/user_side_FIFO/tx_fifo_i/wr_rd_addr_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock s_sysclk_x2_in rise edge)
                                                      8.000     8.000 r  
    E3                                                0.000     8.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000     8.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         1.418     9.418 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           1.862    11.280    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.371 r  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.460    12.832    Inst_system_clocks/sysclk_p
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.129     9.702 r  Inst_system_clocks/MMCME2_ADV_TX_PLL/CLKOUT1
                         net (fo=1, routed)           1.581    11.283    Inst_system_clocks/s_sysclk_x2_in
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    11.374 r  Inst_system_clocks/BUFG_SYS_CLK_x2/O
                         net (fo=3059, routed)        1.495    12.869    eth_mac_block_1/user_side_FIFO/tx_fifo_i/tx_fifo_aclk
    SLICE_X7Y78          FDRE                                         r  eth_mac_block_1/user_side_FIFO/tx_fifo_i/wr_rd_addr_reg[0]/C
                         clock pessimism              0.000    12.869    
                         clock uncertainty           -0.247    12.622    
    SLICE_X7Y78          FDRE (Setup_fdre_C_D)       -0.067    12.555    eth_mac_block_1/user_side_FIFO/tx_fifo_i/wr_rd_addr_reg[0]
  -------------------------------------------------------------------
                         required time                         12.555    
                         arrival time                          -7.164    
  -------------------------------------------------------------------
                         slack                                  5.391    

Slack (MET) :             5.399ns  (required time - arrival time)
  Source:                 eth_mac_block_1/user_side_FIFO/tx_fifo_i/rd_addr_txfer_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by mii_tx_clk_i  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            eth_mac_block_1/user_side_FIFO/tx_fifo_i/wr_rd_addr_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by s_sysclk_x2_in  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             s_sysclk_x2_in
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (s_sysclk_x2_in rise@8.000ns - mii_tx_clk_i rise@0.000ns)
  Data Path Delay:        3.906ns  (logic 0.456ns (11.675%)  route 3.450ns (88.325%))
  Logic Levels:           0  
  Clock Path Skew:        1.645ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.870ns = ( 12.870 - 8.000 ) 
    Source Clock Delay      (SCD):    3.225ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.247ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.148ns
    Phase Error              (PE):    0.165ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mii_tx_clk_i rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  mii_tx_clk_i (IN)
                         net (fo=0)                   0.000     0.000    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk
    H16                  IBUF (Prop_ibuf_I_O)         1.479     1.479 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk_ibuf_i/O
                         net (fo=1, routed)           0.500     1.979    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk_ibuf
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.511     2.490 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/bufr_mii_tx_clk/O
                         net (fo=738, routed)         0.735     3.225    eth_mac_block_1/user_side_FIFO/tx_fifo_i/tx_mac_aclk
    SLICE_X5Y78          FDRE                                         r  eth_mac_block_1/user_side_FIFO/tx_fifo_i/rd_addr_txfer_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y78          FDRE (Prop_fdre_C_Q)         0.456     3.681 r  eth_mac_block_1/user_side_FIFO/tx_fifo_i/rd_addr_txfer_reg[11]/Q
                         net (fo=1, routed)           3.450     7.130    eth_mac_block_1/user_side_FIFO/tx_fifo_i/rd_addr_txfer[11]
    SLICE_X5Y79          FDRE                                         r  eth_mac_block_1/user_side_FIFO/tx_fifo_i/wr_rd_addr_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock s_sysclk_x2_in rise edge)
                                                      8.000     8.000 r  
    E3                                                0.000     8.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000     8.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         1.418     9.418 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           1.862    11.280    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.371 r  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.460    12.832    Inst_system_clocks/sysclk_p
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.129     9.702 r  Inst_system_clocks/MMCME2_ADV_TX_PLL/CLKOUT1
                         net (fo=1, routed)           1.581    11.283    Inst_system_clocks/s_sysclk_x2_in
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    11.374 r  Inst_system_clocks/BUFG_SYS_CLK_x2/O
                         net (fo=3059, routed)        1.496    12.870    eth_mac_block_1/user_side_FIFO/tx_fifo_i/tx_fifo_aclk
    SLICE_X5Y79          FDRE                                         r  eth_mac_block_1/user_side_FIFO/tx_fifo_i/wr_rd_addr_reg[11]/C
                         clock pessimism              0.000    12.870    
                         clock uncertainty           -0.247    12.623    
    SLICE_X5Y79          FDRE (Setup_fdre_C_D)       -0.093    12.530    eth_mac_block_1/user_side_FIFO/tx_fifo_i/wr_rd_addr_reg[11]
  -------------------------------------------------------------------
                         required time                         12.530    
                         arrival time                          -7.130    
  -------------------------------------------------------------------
                         slack                                  5.399    

Slack (MET) :             5.472ns  (required time - arrival time)
  Source:                 eth_mac_block_1/user_side_FIFO/tx_fifo_i/rd_addr_txfer_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by mii_tx_clk_i  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            eth_mac_block_1/user_side_FIFO/tx_fifo_i/wr_rd_addr_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by s_sysclk_x2_in  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             s_sysclk_x2_in
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (s_sysclk_x2_in rise@8.000ns - mii_tx_clk_i rise@0.000ns)
  Data Path Delay:        3.690ns  (logic 0.419ns (11.356%)  route 3.271ns (88.644%))
  Logic Levels:           0  
  Clock Path Skew:        1.645ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.870ns = ( 12.870 - 8.000 ) 
    Source Clock Delay      (SCD):    3.225ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.247ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.148ns
    Phase Error              (PE):    0.165ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mii_tx_clk_i rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  mii_tx_clk_i (IN)
                         net (fo=0)                   0.000     0.000    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk
    H16                  IBUF (Prop_ibuf_I_O)         1.479     1.479 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk_ibuf_i/O
                         net (fo=1, routed)           0.500     1.979    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk_ibuf
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.511     2.490 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/bufr_mii_tx_clk/O
                         net (fo=738, routed)         0.735     3.225    eth_mac_block_1/user_side_FIFO/tx_fifo_i/tx_mac_aclk
    SLICE_X5Y78          FDRE                                         r  eth_mac_block_1/user_side_FIFO/tx_fifo_i/rd_addr_txfer_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y78          FDRE (Prop_fdre_C_Q)         0.419     3.644 r  eth_mac_block_1/user_side_FIFO/tx_fifo_i/rd_addr_txfer_reg[8]/Q
                         net (fo=1, routed)           3.271     6.914    eth_mac_block_1/user_side_FIFO/tx_fifo_i/rd_addr_txfer[8]
    SLICE_X5Y79          FDRE                                         r  eth_mac_block_1/user_side_FIFO/tx_fifo_i/wr_rd_addr_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock s_sysclk_x2_in rise edge)
                                                      8.000     8.000 r  
    E3                                                0.000     8.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000     8.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         1.418     9.418 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           1.862    11.280    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.371 r  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.460    12.832    Inst_system_clocks/sysclk_p
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.129     9.702 r  Inst_system_clocks/MMCME2_ADV_TX_PLL/CLKOUT1
                         net (fo=1, routed)           1.581    11.283    Inst_system_clocks/s_sysclk_x2_in
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    11.374 r  Inst_system_clocks/BUFG_SYS_CLK_x2/O
                         net (fo=3059, routed)        1.496    12.870    eth_mac_block_1/user_side_FIFO/tx_fifo_i/tx_fifo_aclk
    SLICE_X5Y79          FDRE                                         r  eth_mac_block_1/user_side_FIFO/tx_fifo_i/wr_rd_addr_reg[8]/C
                         clock pessimism              0.000    12.870    
                         clock uncertainty           -0.247    12.623    
    SLICE_X5Y79          FDRE (Setup_fdre_C_D)       -0.237    12.386    eth_mac_block_1/user_side_FIFO/tx_fifo_i/wr_rd_addr_reg[8]
  -------------------------------------------------------------------
                         required time                         12.386    
                         arrival time                          -6.914    
  -------------------------------------------------------------------
                         slack                                  5.472    

Slack (MET) :             5.495ns  (required time - arrival time)
  Source:                 eth_mac_block_1/user_side_FIFO/tx_fifo_i/rd_addr_txfer_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by mii_tx_clk_i  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            eth_mac_block_1/user_side_FIFO/tx_fifo_i/wr_rd_addr_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by s_sysclk_x2_in  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             s_sysclk_x2_in
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (s_sysclk_x2_in rise@8.000ns - mii_tx_clk_i rise@0.000ns)
  Data Path Delay:        3.683ns  (logic 0.419ns (11.376%)  route 3.264ns (88.624%))
  Logic Levels:           0  
  Clock Path Skew:        1.645ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.870ns = ( 12.870 - 8.000 ) 
    Source Clock Delay      (SCD):    3.225ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.247ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.148ns
    Phase Error              (PE):    0.165ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mii_tx_clk_i rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  mii_tx_clk_i (IN)
                         net (fo=0)                   0.000     0.000    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk
    H16                  IBUF (Prop_ibuf_I_O)         1.479     1.479 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk_ibuf_i/O
                         net (fo=1, routed)           0.500     1.979    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk_ibuf
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.511     2.490 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/bufr_mii_tx_clk/O
                         net (fo=738, routed)         0.735     3.225    eth_mac_block_1/user_side_FIFO/tx_fifo_i/tx_mac_aclk
    SLICE_X5Y78          FDRE                                         r  eth_mac_block_1/user_side_FIFO/tx_fifo_i/rd_addr_txfer_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y78          FDRE (Prop_fdre_C_Q)         0.419     3.644 r  eth_mac_block_1/user_side_FIFO/tx_fifo_i/rd_addr_txfer_reg[7]/Q
                         net (fo=1, routed)           3.264     6.908    eth_mac_block_1/user_side_FIFO/tx_fifo_i/rd_addr_txfer[7]
    SLICE_X5Y79          FDRE                                         r  eth_mac_block_1/user_side_FIFO/tx_fifo_i/wr_rd_addr_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock s_sysclk_x2_in rise edge)
                                                      8.000     8.000 r  
    E3                                                0.000     8.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000     8.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         1.418     9.418 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           1.862    11.280    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.371 r  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.460    12.832    Inst_system_clocks/sysclk_p
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.129     9.702 r  Inst_system_clocks/MMCME2_ADV_TX_PLL/CLKOUT1
                         net (fo=1, routed)           1.581    11.283    Inst_system_clocks/s_sysclk_x2_in
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    11.374 r  Inst_system_clocks/BUFG_SYS_CLK_x2/O
                         net (fo=3059, routed)        1.496    12.870    eth_mac_block_1/user_side_FIFO/tx_fifo_i/tx_fifo_aclk
    SLICE_X5Y79          FDRE                                         r  eth_mac_block_1/user_side_FIFO/tx_fifo_i/wr_rd_addr_reg[7]/C
                         clock pessimism              0.000    12.870    
                         clock uncertainty           -0.247    12.623    
    SLICE_X5Y79          FDRE (Setup_fdre_C_D)       -0.220    12.403    eth_mac_block_1/user_side_FIFO/tx_fifo_i/wr_rd_addr_reg[7]
  -------------------------------------------------------------------
                         required time                         12.403    
                         arrival time                          -6.908    
  -------------------------------------------------------------------
                         slack                                  5.495    

Slack (MET) :             5.501ns  (required time - arrival time)
  Source:                 eth_mac_block_1/user_side_FIFO/tx_fifo_i/rd_tran_frame_tog_reg/C
                            (rising edge-triggered cell FDRE clocked by mii_tx_clk_i  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            eth_mac_block_1/user_side_FIFO/tx_fifo_i/resync_rd_tran_frame_tog/data_sync_reg0/D
                            (rising edge-triggered cell FDRE clocked by s_sysclk_x2_in  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             s_sysclk_x2_in
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (s_sysclk_x2_in rise@8.000ns - mii_tx_clk_i rise@0.000ns)
  Data Path Delay:        3.736ns  (logic 0.456ns (12.206%)  route 3.280ns (87.794%))
  Logic Levels:           0  
  Clock Path Skew:        1.579ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.798ns = ( 12.798 - 8.000 ) 
    Source Clock Delay      (SCD):    3.219ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.247ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.148ns
    Phase Error              (PE):    0.165ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mii_tx_clk_i rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  mii_tx_clk_i (IN)
                         net (fo=0)                   0.000     0.000    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk
    H16                  IBUF (Prop_ibuf_I_O)         1.479     1.479 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk_ibuf_i/O
                         net (fo=1, routed)           0.500     1.979    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk_ibuf
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.511     2.490 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/bufr_mii_tx_clk/O
                         net (fo=738, routed)         0.729     3.219    eth_mac_block_1/user_side_FIFO/tx_fifo_i/tx_mac_aclk
    SLICE_X7Y74          FDRE                                         r  eth_mac_block_1/user_side_FIFO/tx_fifo_i/rd_tran_frame_tog_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y74          FDRE (Prop_fdre_C_Q)         0.456     3.675 r  eth_mac_block_1/user_side_FIFO/tx_fifo_i/rd_tran_frame_tog_reg/Q
                         net (fo=2, routed)           3.280     6.954    eth_mac_block_1/user_side_FIFO/tx_fifo_i/resync_rd_tran_frame_tog/data_in
    SLICE_X11Y74         FDRE                                         r  eth_mac_block_1/user_side_FIFO/tx_fifo_i/resync_rd_tran_frame_tog/data_sync_reg0/D
  -------------------------------------------------------------------    -------------------

                         (clock s_sysclk_x2_in rise edge)
                                                      8.000     8.000 r  
    E3                                                0.000     8.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000     8.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         1.418     9.418 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           1.862    11.280    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.371 r  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.460    12.832    Inst_system_clocks/sysclk_p
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.129     9.702 r  Inst_system_clocks/MMCME2_ADV_TX_PLL/CLKOUT1
                         net (fo=1, routed)           1.581    11.283    Inst_system_clocks/s_sysclk_x2_in
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    11.374 r  Inst_system_clocks/BUFG_SYS_CLK_x2/O
                         net (fo=3059, routed)        1.424    12.798    eth_mac_block_1/user_side_FIFO/tx_fifo_i/resync_rd_tran_frame_tog/clk
    SLICE_X11Y74         FDRE                                         r  eth_mac_block_1/user_side_FIFO/tx_fifo_i/resync_rd_tran_frame_tog/data_sync_reg0/C
                         clock pessimism              0.000    12.798    
                         clock uncertainty           -0.247    12.551    
    SLICE_X11Y74         FDRE (Setup_fdre_C_D)       -0.095    12.456    eth_mac_block_1/user_side_FIFO/tx_fifo_i/resync_rd_tran_frame_tog/data_sync_reg0
  -------------------------------------------------------------------
                         required time                         12.456    
                         arrival time                          -6.954    
  -------------------------------------------------------------------
                         slack                                  5.501    

Slack (MET) :             5.604ns  (required time - arrival time)
  Source:                 eth_mac_block_1/user_side_FIFO/tx_fifo_i/rd_addr_txfer_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by mii_tx_clk_i  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            eth_mac_block_1/user_side_FIFO/tx_fifo_i/wr_rd_addr_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by s_sysclk_x2_in  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             s_sysclk_x2_in
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (s_sysclk_x2_in rise@8.000ns - mii_tx_clk_i rise@0.000ns)
  Data Path Delay:        3.564ns  (logic 0.419ns (11.757%)  route 3.145ns (88.243%))
  Logic Levels:           0  
  Clock Path Skew:        1.645ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.870ns = ( 12.870 - 8.000 ) 
    Source Clock Delay      (SCD):    3.225ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.247ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.148ns
    Phase Error              (PE):    0.165ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mii_tx_clk_i rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  mii_tx_clk_i (IN)
                         net (fo=0)                   0.000     0.000    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk
    H16                  IBUF (Prop_ibuf_I_O)         1.479     1.479 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk_ibuf_i/O
                         net (fo=1, routed)           0.500     1.979    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk_ibuf
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.511     2.490 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/bufr_mii_tx_clk/O
                         net (fo=738, routed)         0.735     3.225    eth_mac_block_1/user_side_FIFO/tx_fifo_i/tx_mac_aclk
    SLICE_X5Y78          FDRE                                         r  eth_mac_block_1/user_side_FIFO/tx_fifo_i/rd_addr_txfer_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y78          FDRE (Prop_fdre_C_Q)         0.419     3.644 r  eth_mac_block_1/user_side_FIFO/tx_fifo_i/rd_addr_txfer_reg[5]/Q
                         net (fo=1, routed)           3.145     6.788    eth_mac_block_1/user_side_FIFO/tx_fifo_i/rd_addr_txfer[5]
    SLICE_X5Y79          FDRE                                         r  eth_mac_block_1/user_side_FIFO/tx_fifo_i/wr_rd_addr_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock s_sysclk_x2_in rise edge)
                                                      8.000     8.000 r  
    E3                                                0.000     8.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000     8.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         1.418     9.418 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           1.862    11.280    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.371 r  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.460    12.832    Inst_system_clocks/sysclk_p
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.129     9.702 r  Inst_system_clocks/MMCME2_ADV_TX_PLL/CLKOUT1
                         net (fo=1, routed)           1.581    11.283    Inst_system_clocks/s_sysclk_x2_in
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    11.374 r  Inst_system_clocks/BUFG_SYS_CLK_x2/O
                         net (fo=3059, routed)        1.496    12.870    eth_mac_block_1/user_side_FIFO/tx_fifo_i/tx_fifo_aclk
    SLICE_X5Y79          FDRE                                         r  eth_mac_block_1/user_side_FIFO/tx_fifo_i/wr_rd_addr_reg[5]/C
                         clock pessimism              0.000    12.870    
                         clock uncertainty           -0.247    12.623    
    SLICE_X5Y79          FDRE (Setup_fdre_C_D)       -0.230    12.393    eth_mac_block_1/user_side_FIFO/tx_fifo_i/wr_rd_addr_reg[5]
  -------------------------------------------------------------------
                         required time                         12.393    
                         arrival time                          -6.788    
  -------------------------------------------------------------------
                         slack                                  5.604    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.143ns  (arrival time - required time)
  Source:                 eth_mac_block_1/user_side_FIFO/tx_fifo_i/rd_addr_txfer_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by mii_tx_clk_i  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            eth_mac_block_1/user_side_FIFO/tx_fifo_i/wr_rd_addr_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by s_sysclk_x2_in  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             s_sysclk_x2_in
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (s_sysclk_x2_in rise@0.000ns - mii_tx_clk_i rise@0.000ns)
  Data Path Delay:        1.663ns  (logic 0.141ns (8.479%)  route 1.522ns (91.521%))
  Logic Levels:           0  
  Clock Path Skew:        1.211ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.009ns
    Source Clock Delay      (SCD):    0.798ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.247ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.148ns
    Phase Error              (PE):    0.165ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mii_tx_clk_i rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  mii_tx_clk_i (IN)
                         net (fo=0)                   0.000     0.000    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk
    H16                  IBUF (Prop_ibuf_I_O)         0.247     0.247 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk_ibuf_i/O
                         net (fo=1, routed)           0.206     0.453    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk_ibuf
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.092     0.545 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/bufr_mii_tx_clk/O
                         net (fo=738, routed)         0.253     0.798    eth_mac_block_1/user_side_FIFO/tx_fifo_i/tx_mac_aclk
    SLICE_X5Y76          FDRE                                         r  eth_mac_block_1/user_side_FIFO/tx_fifo_i/rd_addr_txfer_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y76          FDRE (Prop_fdre_C_Q)         0.141     0.939 r  eth_mac_block_1/user_side_FIFO/tx_fifo_i/rd_addr_txfer_reg[9]/Q
                         net (fo=1, routed)           1.522     2.461    eth_mac_block_1/user_side_FIFO/tx_fifo_i/rd_addr_txfer[9]
    SLICE_X5Y77          FDRE                                         r  eth_mac_block_1/user_side_FIFO/tx_fifo_i/wr_rd_addr_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock s_sysclk_x2_in rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000     0.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=22, routed)          0.819     1.977    Inst_system_clocks/sysclk_p
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.375     0.602 r  Inst_system_clocks/MMCME2_ADV_TX_PLL/CLKOUT1
                         net (fo=1, routed)           0.530     1.131    Inst_system_clocks/s_sysclk_x2_in
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.160 r  Inst_system_clocks/BUFG_SYS_CLK_x2/O
                         net (fo=3059, routed)        0.849     2.009    eth_mac_block_1/user_side_FIFO/tx_fifo_i/tx_fifo_aclk
    SLICE_X5Y77          FDRE                                         r  eth_mac_block_1/user_side_FIFO/tx_fifo_i/wr_rd_addr_reg[9]/C
                         clock pessimism              0.000     2.009    
                         clock uncertainty            0.247     2.256    
    SLICE_X5Y77          FDRE (Hold_fdre_C_D)         0.062     2.318    eth_mac_block_1/user_side_FIFO/tx_fifo_i/wr_rd_addr_reg[9]
  -------------------------------------------------------------------
                         required time                         -2.318    
                         arrival time                           2.461    
  -------------------------------------------------------------------
                         slack                                  0.143    

Slack (MET) :             0.167ns  (arrival time - required time)
  Source:                 eth_mac_block_1/user_side_FIFO/tx_fifo_i/rd_addr_txfer_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by mii_tx_clk_i  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            eth_mac_block_1/user_side_FIFO/tx_fifo_i/wr_rd_addr_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by s_sysclk_x2_in  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             s_sysclk_x2_in
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (s_sysclk_x2_in rise@0.000ns - mii_tx_clk_i rise@0.000ns)
  Data Path Delay:        1.671ns  (logic 0.141ns (8.436%)  route 1.530ns (91.564%))
  Logic Levels:           0  
  Clock Path Skew:        1.211ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.011ns
    Source Clock Delay      (SCD):    0.800ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.247ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.148ns
    Phase Error              (PE):    0.165ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mii_tx_clk_i rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  mii_tx_clk_i (IN)
                         net (fo=0)                   0.000     0.000    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk
    H16                  IBUF (Prop_ibuf_I_O)         0.247     0.247 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk_ibuf_i/O
                         net (fo=1, routed)           0.206     0.453    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk_ibuf
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.092     0.545 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/bufr_mii_tx_clk/O
                         net (fo=738, routed)         0.255     0.800    eth_mac_block_1/user_side_FIFO/tx_fifo_i/tx_mac_aclk
    SLICE_X5Y78          FDRE                                         r  eth_mac_block_1/user_side_FIFO/tx_fifo_i/rd_addr_txfer_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y78          FDRE (Prop_fdre_C_Q)         0.141     0.941 r  eth_mac_block_1/user_side_FIFO/tx_fifo_i/rd_addr_txfer_reg[10]/Q
                         net (fo=1, routed)           1.530     2.471    eth_mac_block_1/user_side_FIFO/tx_fifo_i/rd_addr_txfer[10]
    SLICE_X5Y79          FDRE                                         r  eth_mac_block_1/user_side_FIFO/tx_fifo_i/wr_rd_addr_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock s_sysclk_x2_in rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000     0.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=22, routed)          0.819     1.977    Inst_system_clocks/sysclk_p
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.375     0.602 r  Inst_system_clocks/MMCME2_ADV_TX_PLL/CLKOUT1
                         net (fo=1, routed)           0.530     1.131    Inst_system_clocks/s_sysclk_x2_in
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.160 r  Inst_system_clocks/BUFG_SYS_CLK_x2/O
                         net (fo=3059, routed)        0.850     2.011    eth_mac_block_1/user_side_FIFO/tx_fifo_i/tx_fifo_aclk
    SLICE_X5Y79          FDRE                                         r  eth_mac_block_1/user_side_FIFO/tx_fifo_i/wr_rd_addr_reg[10]/C
                         clock pessimism              0.000     2.011    
                         clock uncertainty            0.247     2.258    
    SLICE_X5Y79          FDRE (Hold_fdre_C_D)         0.046     2.304    eth_mac_block_1/user_side_FIFO/tx_fifo_i/wr_rd_addr_reg[10]
  -------------------------------------------------------------------
                         required time                         -2.304    
                         arrival time                           2.471    
  -------------------------------------------------------------------
                         slack                                  0.167    

Slack (MET) :             0.174ns  (arrival time - required time)
  Source:                 eth_mac_block_1/user_side_FIFO/tx_fifo_i/rd_addr_txfer_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by mii_tx_clk_i  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            eth_mac_block_1/user_side_FIFO/tx_fifo_i/wr_rd_addr_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by s_sysclk_x2_in  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             s_sysclk_x2_in
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (s_sysclk_x2_in rise@0.000ns - mii_tx_clk_i rise@0.000ns)
  Data Path Delay:        1.695ns  (logic 0.141ns (8.318%)  route 1.554ns (91.682%))
  Logic Levels:           0  
  Clock Path Skew:        1.211ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.009ns
    Source Clock Delay      (SCD):    0.798ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.247ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.148ns
    Phase Error              (PE):    0.165ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mii_tx_clk_i rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  mii_tx_clk_i (IN)
                         net (fo=0)                   0.000     0.000    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk
    H16                  IBUF (Prop_ibuf_I_O)         0.247     0.247 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk_ibuf_i/O
                         net (fo=1, routed)           0.206     0.453    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk_ibuf
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.092     0.545 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/bufr_mii_tx_clk/O
                         net (fo=738, routed)         0.253     0.798    eth_mac_block_1/user_side_FIFO/tx_fifo_i/tx_mac_aclk
    SLICE_X5Y76          FDRE                                         r  eth_mac_block_1/user_side_FIFO/tx_fifo_i/rd_addr_txfer_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y76          FDRE (Prop_fdre_C_Q)         0.141     0.939 r  eth_mac_block_1/user_side_FIFO/tx_fifo_i/rd_addr_txfer_reg[1]/Q
                         net (fo=1, routed)           1.554     2.493    eth_mac_block_1/user_side_FIFO/tx_fifo_i/rd_addr_txfer[1]
    SLICE_X5Y77          FDRE                                         r  eth_mac_block_1/user_side_FIFO/tx_fifo_i/wr_rd_addr_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock s_sysclk_x2_in rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000     0.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=22, routed)          0.819     1.977    Inst_system_clocks/sysclk_p
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.375     0.602 r  Inst_system_clocks/MMCME2_ADV_TX_PLL/CLKOUT1
                         net (fo=1, routed)           0.530     1.131    Inst_system_clocks/s_sysclk_x2_in
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.160 r  Inst_system_clocks/BUFG_SYS_CLK_x2/O
                         net (fo=3059, routed)        0.849     2.009    eth_mac_block_1/user_side_FIFO/tx_fifo_i/tx_fifo_aclk
    SLICE_X5Y77          FDRE                                         r  eth_mac_block_1/user_side_FIFO/tx_fifo_i/wr_rd_addr_reg[1]/C
                         clock pessimism              0.000     2.009    
                         clock uncertainty            0.247     2.256    
    SLICE_X5Y77          FDRE (Hold_fdre_C_D)         0.063     2.319    eth_mac_block_1/user_side_FIFO/tx_fifo_i/wr_rd_addr_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.319    
                         arrival time                           2.493    
  -------------------------------------------------------------------
                         slack                                  0.174    

Slack (MET) :             0.184ns  (arrival time - required time)
  Source:                 eth_mac_block_1/user_side_FIFO/tx_fifo_i/rd_addr_txfer_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by mii_tx_clk_i  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            eth_mac_block_1/user_side_FIFO/tx_fifo_i/wr_rd_addr_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by s_sysclk_x2_in  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             s_sysclk_x2_in
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (s_sysclk_x2_in rise@0.000ns - mii_tx_clk_i rise@0.000ns)
  Data Path Delay:        1.658ns  (logic 0.128ns (7.720%)  route 1.530ns (92.280%))
  Logic Levels:           0  
  Clock Path Skew:        1.211ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.011ns
    Source Clock Delay      (SCD):    0.800ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.247ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.148ns
    Phase Error              (PE):    0.165ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mii_tx_clk_i rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  mii_tx_clk_i (IN)
                         net (fo=0)                   0.000     0.000    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk
    H16                  IBUF (Prop_ibuf_I_O)         0.247     0.247 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk_ibuf_i/O
                         net (fo=1, routed)           0.206     0.453    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk_ibuf
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.092     0.545 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/bufr_mii_tx_clk/O
                         net (fo=738, routed)         0.255     0.800    eth_mac_block_1/user_side_FIFO/tx_fifo_i/tx_mac_aclk
    SLICE_X5Y78          FDRE                                         r  eth_mac_block_1/user_side_FIFO/tx_fifo_i/rd_addr_txfer_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y78          FDRE (Prop_fdre_C_Q)         0.128     0.928 r  eth_mac_block_1/user_side_FIFO/tx_fifo_i/rd_addr_txfer_reg[4]/Q
                         net (fo=1, routed)           1.530     2.458    eth_mac_block_1/user_side_FIFO/tx_fifo_i/rd_addr_txfer[4]
    SLICE_X5Y79          FDRE                                         r  eth_mac_block_1/user_side_FIFO/tx_fifo_i/wr_rd_addr_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock s_sysclk_x2_in rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000     0.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=22, routed)          0.819     1.977    Inst_system_clocks/sysclk_p
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.375     0.602 r  Inst_system_clocks/MMCME2_ADV_TX_PLL/CLKOUT1
                         net (fo=1, routed)           0.530     1.131    Inst_system_clocks/s_sysclk_x2_in
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.160 r  Inst_system_clocks/BUFG_SYS_CLK_x2/O
                         net (fo=3059, routed)        0.850     2.011    eth_mac_block_1/user_side_FIFO/tx_fifo_i/tx_fifo_aclk
    SLICE_X5Y79          FDRE                                         r  eth_mac_block_1/user_side_FIFO/tx_fifo_i/wr_rd_addr_reg[4]/C
                         clock pessimism              0.000     2.011    
                         clock uncertainty            0.247     2.258    
    SLICE_X5Y79          FDRE (Hold_fdre_C_D)         0.016     2.274    eth_mac_block_1/user_side_FIFO/tx_fifo_i/wr_rd_addr_reg[4]
  -------------------------------------------------------------------
                         required time                         -2.274    
                         arrival time                           2.458    
  -------------------------------------------------------------------
                         slack                                  0.184    

Slack (MET) :             0.189ns  (arrival time - required time)
  Source:                 eth_mac_block_1/user_side_FIFO/tx_fifo_i/rd_addr_txfer_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by mii_tx_clk_i  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            eth_mac_block_1/user_side_FIFO/tx_fifo_i/wr_rd_addr_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by s_sysclk_x2_in  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             s_sysclk_x2_in
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (s_sysclk_x2_in rise@0.000ns - mii_tx_clk_i rise@0.000ns)
  Data Path Delay:        1.707ns  (logic 0.141ns (8.262%)  route 1.566ns (91.738%))
  Logic Levels:           0  
  Clock Path Skew:        1.211ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.009ns
    Source Clock Delay      (SCD):    0.798ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.247ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.148ns
    Phase Error              (PE):    0.165ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mii_tx_clk_i rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  mii_tx_clk_i (IN)
                         net (fo=0)                   0.000     0.000    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk
    H16                  IBUF (Prop_ibuf_I_O)         0.247     0.247 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk_ibuf_i/O
                         net (fo=1, routed)           0.206     0.453    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk_ibuf
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.092     0.545 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/bufr_mii_tx_clk/O
                         net (fo=738, routed)         0.253     0.798    eth_mac_block_1/user_side_FIFO/tx_fifo_i/tx_mac_aclk
    SLICE_X5Y76          FDRE                                         r  eth_mac_block_1/user_side_FIFO/tx_fifo_i/rd_addr_txfer_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y76          FDRE (Prop_fdre_C_Q)         0.141     0.939 r  eth_mac_block_1/user_side_FIFO/tx_fifo_i/rd_addr_txfer_reg[3]/Q
                         net (fo=1, routed)           1.566     2.504    eth_mac_block_1/user_side_FIFO/tx_fifo_i/rd_addr_txfer[3]
    SLICE_X5Y77          FDRE                                         r  eth_mac_block_1/user_side_FIFO/tx_fifo_i/wr_rd_addr_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock s_sysclk_x2_in rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000     0.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=22, routed)          0.819     1.977    Inst_system_clocks/sysclk_p
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.375     0.602 r  Inst_system_clocks/MMCME2_ADV_TX_PLL/CLKOUT1
                         net (fo=1, routed)           0.530     1.131    Inst_system_clocks/s_sysclk_x2_in
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.160 r  Inst_system_clocks/BUFG_SYS_CLK_x2/O
                         net (fo=3059, routed)        0.849     2.009    eth_mac_block_1/user_side_FIFO/tx_fifo_i/tx_fifo_aclk
    SLICE_X5Y77          FDRE                                         r  eth_mac_block_1/user_side_FIFO/tx_fifo_i/wr_rd_addr_reg[3]/C
                         clock pessimism              0.000     2.009    
                         clock uncertainty            0.247     2.256    
    SLICE_X5Y77          FDRE (Hold_fdre_C_D)         0.059     2.315    eth_mac_block_1/user_side_FIFO/tx_fifo_i/wr_rd_addr_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.315    
                         arrival time                           2.504    
  -------------------------------------------------------------------
                         slack                                  0.189    

Slack (MET) :             0.214ns  (arrival time - required time)
  Source:                 eth_mac_block_1/user_side_FIFO/tx_fifo_i/rd_addr_txfer_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by mii_tx_clk_i  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            eth_mac_block_1/user_side_FIFO/tx_fifo_i/wr_rd_addr_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by s_sysclk_x2_in  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             s_sysclk_x2_in
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (s_sysclk_x2_in rise@0.000ns - mii_tx_clk_i rise@0.000ns)
  Data Path Delay:        1.691ns  (logic 0.128ns (7.571%)  route 1.563ns (92.429%))
  Logic Levels:           0  
  Clock Path Skew:        1.211ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.011ns
    Source Clock Delay      (SCD):    0.800ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.247ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.148ns
    Phase Error              (PE):    0.165ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mii_tx_clk_i rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  mii_tx_clk_i (IN)
                         net (fo=0)                   0.000     0.000    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk
    H16                  IBUF (Prop_ibuf_I_O)         0.247     0.247 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk_ibuf_i/O
                         net (fo=1, routed)           0.206     0.453    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk_ibuf
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.092     0.545 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/bufr_mii_tx_clk/O
                         net (fo=738, routed)         0.255     0.800    eth_mac_block_1/user_side_FIFO/tx_fifo_i/tx_mac_aclk
    SLICE_X5Y78          FDRE                                         r  eth_mac_block_1/user_side_FIFO/tx_fifo_i/rd_addr_txfer_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y78          FDRE (Prop_fdre_C_Q)         0.128     0.928 r  eth_mac_block_1/user_side_FIFO/tx_fifo_i/rd_addr_txfer_reg[8]/Q
                         net (fo=1, routed)           1.563     2.490    eth_mac_block_1/user_side_FIFO/tx_fifo_i/rd_addr_txfer[8]
    SLICE_X5Y79          FDRE                                         r  eth_mac_block_1/user_side_FIFO/tx_fifo_i/wr_rd_addr_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock s_sysclk_x2_in rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000     0.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=22, routed)          0.819     1.977    Inst_system_clocks/sysclk_p
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.375     0.602 r  Inst_system_clocks/MMCME2_ADV_TX_PLL/CLKOUT1
                         net (fo=1, routed)           0.530     1.131    Inst_system_clocks/s_sysclk_x2_in
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.160 r  Inst_system_clocks/BUFG_SYS_CLK_x2/O
                         net (fo=3059, routed)        0.850     2.011    eth_mac_block_1/user_side_FIFO/tx_fifo_i/tx_fifo_aclk
    SLICE_X5Y79          FDRE                                         r  eth_mac_block_1/user_side_FIFO/tx_fifo_i/wr_rd_addr_reg[8]/C
                         clock pessimism              0.000     2.011    
                         clock uncertainty            0.247     2.258    
    SLICE_X5Y79          FDRE (Hold_fdre_C_D)         0.018     2.276    eth_mac_block_1/user_side_FIFO/tx_fifo_i/wr_rd_addr_reg[8]
  -------------------------------------------------------------------
                         required time                         -2.276    
                         arrival time                           2.490    
  -------------------------------------------------------------------
                         slack                                  0.214    

Slack (MET) :             0.234ns  (arrival time - required time)
  Source:                 eth_mac_block_1/user_side_FIFO/tx_fifo_i/rd_addr_txfer_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by mii_tx_clk_i  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            eth_mac_block_1/user_side_FIFO/tx_fifo_i/wr_rd_addr_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by s_sysclk_x2_in  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             s_sysclk_x2_in
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (s_sysclk_x2_in rise@0.000ns - mii_tx_clk_i rise@0.000ns)
  Data Path Delay:        1.761ns  (logic 0.141ns (8.005%)  route 1.620ns (91.995%))
  Logic Levels:           0  
  Clock Path Skew:        1.210ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.010ns
    Source Clock Delay      (SCD):    0.800ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.247ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.148ns
    Phase Error              (PE):    0.165ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mii_tx_clk_i rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  mii_tx_clk_i (IN)
                         net (fo=0)                   0.000     0.000    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk
    H16                  IBUF (Prop_ibuf_I_O)         0.247     0.247 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk_ibuf_i/O
                         net (fo=1, routed)           0.206     0.453    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk_ibuf
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.092     0.545 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/bufr_mii_tx_clk/O
                         net (fo=738, routed)         0.255     0.800    eth_mac_block_1/user_side_FIFO/tx_fifo_i/tx_mac_aclk
    SLICE_X5Y78          FDRE                                         r  eth_mac_block_1/user_side_FIFO/tx_fifo_i/rd_addr_txfer_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y78          FDRE (Prop_fdre_C_Q)         0.141     0.941 r  eth_mac_block_1/user_side_FIFO/tx_fifo_i/rd_addr_txfer_reg[0]/Q
                         net (fo=1, routed)           1.620     2.561    eth_mac_block_1/user_side_FIFO/tx_fifo_i/rd_addr_txfer[0]
    SLICE_X7Y78          FDRE                                         r  eth_mac_block_1/user_side_FIFO/tx_fifo_i/wr_rd_addr_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock s_sysclk_x2_in rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000     0.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=22, routed)          0.819     1.977    Inst_system_clocks/sysclk_p
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.375     0.602 r  Inst_system_clocks/MMCME2_ADV_TX_PLL/CLKOUT1
                         net (fo=1, routed)           0.530     1.131    Inst_system_clocks/s_sysclk_x2_in
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.160 r  Inst_system_clocks/BUFG_SYS_CLK_x2/O
                         net (fo=3059, routed)        0.850     2.010    eth_mac_block_1/user_side_FIFO/tx_fifo_i/tx_fifo_aclk
    SLICE_X7Y78          FDRE                                         r  eth_mac_block_1/user_side_FIFO/tx_fifo_i/wr_rd_addr_reg[0]/C
                         clock pessimism              0.000     2.010    
                         clock uncertainty            0.247     2.257    
    SLICE_X7Y78          FDRE (Hold_fdre_C_D)         0.070     2.327    eth_mac_block_1/user_side_FIFO/tx_fifo_i/wr_rd_addr_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.327    
                         arrival time                           2.561    
  -------------------------------------------------------------------
                         slack                                  0.234    

Slack (MET) :             0.250ns  (arrival time - required time)
  Source:                 eth_mac_block_1/user_side_FIFO/tx_fifo_i/rd_tran_frame_tog_reg/C
                            (rising edge-triggered cell FDRE clocked by mii_tx_clk_i  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            eth_mac_block_1/user_side_FIFO/tx_fifo_i/resync_rd_tran_frame_tog/data_sync_reg0/D
                            (rising edge-triggered cell FDRE clocked by s_sysclk_x2_in  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             s_sysclk_x2_in
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (s_sysclk_x2_in rise@0.000ns - mii_tx_clk_i rise@0.000ns)
  Data Path Delay:        1.724ns  (logic 0.141ns (8.180%)  route 1.583ns (91.820%))
  Logic Levels:           0  
  Clock Path Skew:        1.181ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.978ns
    Source Clock Delay      (SCD):    0.797ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.247ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.148ns
    Phase Error              (PE):    0.165ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mii_tx_clk_i rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  mii_tx_clk_i (IN)
                         net (fo=0)                   0.000     0.000    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk
    H16                  IBUF (Prop_ibuf_I_O)         0.247     0.247 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk_ibuf_i/O
                         net (fo=1, routed)           0.206     0.453    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk_ibuf
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.092     0.545 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/bufr_mii_tx_clk/O
                         net (fo=738, routed)         0.252     0.797    eth_mac_block_1/user_side_FIFO/tx_fifo_i/tx_mac_aclk
    SLICE_X7Y74          FDRE                                         r  eth_mac_block_1/user_side_FIFO/tx_fifo_i/rd_tran_frame_tog_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y74          FDRE (Prop_fdre_C_Q)         0.141     0.938 r  eth_mac_block_1/user_side_FIFO/tx_fifo_i/rd_tran_frame_tog_reg/Q
                         net (fo=2, routed)           1.583     2.521    eth_mac_block_1/user_side_FIFO/tx_fifo_i/resync_rd_tran_frame_tog/data_in
    SLICE_X11Y74         FDRE                                         r  eth_mac_block_1/user_side_FIFO/tx_fifo_i/resync_rd_tran_frame_tog/data_sync_reg0/D
  -------------------------------------------------------------------    -------------------

                         (clock s_sysclk_x2_in rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000     0.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=22, routed)          0.819     1.977    Inst_system_clocks/sysclk_p
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.375     0.602 r  Inst_system_clocks/MMCME2_ADV_TX_PLL/CLKOUT1
                         net (fo=1, routed)           0.530     1.131    Inst_system_clocks/s_sysclk_x2_in
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.160 r  Inst_system_clocks/BUFG_SYS_CLK_x2/O
                         net (fo=3059, routed)        0.817     1.978    eth_mac_block_1/user_side_FIFO/tx_fifo_i/resync_rd_tran_frame_tog/clk
    SLICE_X11Y74         FDRE                                         r  eth_mac_block_1/user_side_FIFO/tx_fifo_i/resync_rd_tran_frame_tog/data_sync_reg0/C
                         clock pessimism              0.000     1.978    
                         clock uncertainty            0.247     2.225    
    SLICE_X11Y74         FDRE (Hold_fdre_C_D)         0.046     2.271    eth_mac_block_1/user_side_FIFO/tx_fifo_i/resync_rd_tran_frame_tog/data_sync_reg0
  -------------------------------------------------------------------
                         required time                         -2.271    
                         arrival time                           2.521    
  -------------------------------------------------------------------
                         slack                                  0.250    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 eth_mac_block_1/user_side_FIFO/tx_fifo_i/rd_addr_txfer_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by mii_tx_clk_i  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            eth_mac_block_1/user_side_FIFO/tx_fifo_i/wr_rd_addr_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by s_sysclk_x2_in  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             s_sysclk_x2_in
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (s_sysclk_x2_in rise@0.000ns - mii_tx_clk_i rise@0.000ns)
  Data Path Delay:        1.744ns  (logic 0.128ns (7.340%)  route 1.616ns (92.660%))
  Logic Levels:           0  
  Clock Path Skew:        1.211ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.011ns
    Source Clock Delay      (SCD):    0.800ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.247ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.148ns
    Phase Error              (PE):    0.165ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mii_tx_clk_i rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  mii_tx_clk_i (IN)
                         net (fo=0)                   0.000     0.000    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk
    H16                  IBUF (Prop_ibuf_I_O)         0.247     0.247 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk_ibuf_i/O
                         net (fo=1, routed)           0.206     0.453    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk_ibuf
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.092     0.545 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/bufr_mii_tx_clk/O
                         net (fo=738, routed)         0.255     0.800    eth_mac_block_1/user_side_FIFO/tx_fifo_i/tx_mac_aclk
    SLICE_X5Y78          FDRE                                         r  eth_mac_block_1/user_side_FIFO/tx_fifo_i/rd_addr_txfer_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y78          FDRE (Prop_fdre_C_Q)         0.128     0.928 r  eth_mac_block_1/user_side_FIFO/tx_fifo_i/rd_addr_txfer_reg[5]/Q
                         net (fo=1, routed)           1.616     2.544    eth_mac_block_1/user_side_FIFO/tx_fifo_i/rd_addr_txfer[5]
    SLICE_X5Y79          FDRE                                         r  eth_mac_block_1/user_side_FIFO/tx_fifo_i/wr_rd_addr_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock s_sysclk_x2_in rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000     0.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=22, routed)          0.819     1.977    Inst_system_clocks/sysclk_p
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.375     0.602 r  Inst_system_clocks/MMCME2_ADV_TX_PLL/CLKOUT1
                         net (fo=1, routed)           0.530     1.131    Inst_system_clocks/s_sysclk_x2_in
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.160 r  Inst_system_clocks/BUFG_SYS_CLK_x2/O
                         net (fo=3059, routed)        0.850     2.011    eth_mac_block_1/user_side_FIFO/tx_fifo_i/tx_fifo_aclk
    SLICE_X5Y79          FDRE                                         r  eth_mac_block_1/user_side_FIFO/tx_fifo_i/wr_rd_addr_reg[5]/C
                         clock pessimism              0.000     2.011    
                         clock uncertainty            0.247     2.258    
    SLICE_X5Y79          FDRE (Hold_fdre_C_D)         0.019     2.277    eth_mac_block_1/user_side_FIFO/tx_fifo_i/wr_rd_addr_reg[5]
  -------------------------------------------------------------------
                         required time                         -2.277    
                         arrival time                           2.544    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.288ns  (arrival time - required time)
  Source:                 eth_mac_block_1/user_side_FIFO/tx_fifo_i/rd_txfer_tog_reg/C
                            (rising edge-triggered cell FDRE clocked by mii_tx_clk_i  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            eth_mac_block_1/user_side_FIFO/tx_fifo_i/resync_rd_txfer_tog/data_sync_reg0/D
                            (rising edge-triggered cell FDRE clocked by s_sysclk_x2_in  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             s_sysclk_x2_in
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (s_sysclk_x2_in rise@0.000ns - mii_tx_clk_i rise@0.000ns)
  Data Path Delay:        1.769ns  (logic 0.141ns (7.972%)  route 1.628ns (92.028%))
  Logic Levels:           0  
  Clock Path Skew:        1.188ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.011ns
    Source Clock Delay      (SCD):    0.823ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.247ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.148ns
    Phase Error              (PE):    0.165ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mii_tx_clk_i rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  mii_tx_clk_i (IN)
                         net (fo=0)                   0.000     0.000    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk
    H16                  IBUF (Prop_ibuf_I_O)         0.247     0.247 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk_ibuf_i/O
                         net (fo=1, routed)           0.206     0.453    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk_ibuf
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.092     0.545 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/bufr_mii_tx_clk/O
                         net (fo=738, routed)         0.278     0.823    eth_mac_block_1/user_side_FIFO/tx_fifo_i/tx_mac_aclk
    SLICE_X9Y79          FDRE                                         r  eth_mac_block_1/user_side_FIFO/tx_fifo_i/rd_txfer_tog_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y79          FDRE (Prop_fdre_C_Q)         0.141     0.964 r  eth_mac_block_1/user_side_FIFO/tx_fifo_i/rd_txfer_tog_reg/Q
                         net (fo=2, routed)           1.628     2.592    eth_mac_block_1/user_side_FIFO/tx_fifo_i/resync_rd_txfer_tog/data_in
    SLICE_X7Y79          FDRE                                         r  eth_mac_block_1/user_side_FIFO/tx_fifo_i/resync_rd_txfer_tog/data_sync_reg0/D
  -------------------------------------------------------------------    -------------------

                         (clock s_sysclk_x2_in rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000     0.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=22, routed)          0.819     1.977    Inst_system_clocks/sysclk_p
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.375     0.602 r  Inst_system_clocks/MMCME2_ADV_TX_PLL/CLKOUT1
                         net (fo=1, routed)           0.530     1.131    Inst_system_clocks/s_sysclk_x2_in
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.160 r  Inst_system_clocks/BUFG_SYS_CLK_x2/O
                         net (fo=3059, routed)        0.850     2.011    eth_mac_block_1/user_side_FIFO/tx_fifo_i/resync_rd_txfer_tog/clk
    SLICE_X7Y79          FDRE                                         r  eth_mac_block_1/user_side_FIFO/tx_fifo_i/resync_rd_txfer_tog/data_sync_reg0/C
                         clock pessimism              0.000     2.011    
                         clock uncertainty            0.247     2.258    
    SLICE_X7Y79          FDRE (Hold_fdre_C_D)         0.046     2.304    eth_mac_block_1/user_side_FIFO/tx_fifo_i/resync_rd_txfer_tog/data_sync_reg0
  -------------------------------------------------------------------
                         required time                         -2.304    
                         arrival time                           2.592    
  -------------------------------------------------------------------
                         slack                                  0.288    





---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  s_sysclk_x2_in

Setup :            1  Failing Endpoint ,  Worst Slack       -0.204ns,  Total Violation       -0.204ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.171ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.204ns  (required time - arrival time)
  Source:                 Inst_system_clocks/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Inst_system_clocks/rst_125_reg/D
                            (rising edge-triggered cell FDRE clocked by s_sysclk_x2_in  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             s_sysclk_x2_in
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (s_sysclk_x2_in rise@32.000ns - sys_clk_pin rise@30.000ns)
  Data Path Delay:        1.797ns  (logic 0.456ns (25.375%)  route 1.341ns (74.625%))
  Logic Levels:           0  
  Clock Path Skew:        -0.112ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.810ns = ( 36.810 - 32.000 ) 
    Source Clock Delay      (SCD):    5.102ns = ( 35.102 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.247ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.148ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                     30.000    30.000 r  
    E3                                                0.000    30.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000    30.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         1.489    31.489 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           1.967    33.455    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    33.551 r  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.551    35.102    Inst_system_clocks/sysclk_p
    SLICE_X48Y85         FDRE                                         r  Inst_system_clocks/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y85         FDRE (Prop_fdre_C_Q)         0.456    35.558 r  Inst_system_clocks/rst_reg/Q
                         net (fo=3, routed)           1.341    36.899    Inst_system_clocks/rst
    SLICE_X49Y85         FDRE                                         r  Inst_system_clocks/rst_125_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock s_sysclk_x2_in rise edge)
                                                     32.000    32.000 r  
    E3                                                0.000    32.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000    32.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         1.418    33.418 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           1.862    35.280    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    35.371 r  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.460    36.832    Inst_system_clocks/sysclk_p
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.129    33.702 r  Inst_system_clocks/MMCME2_ADV_TX_PLL/CLKOUT1
                         net (fo=1, routed)           1.581    35.283    Inst_system_clocks/s_sysclk_x2_in
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    35.374 r  Inst_system_clocks/BUFG_SYS_CLK_x2/O
                         net (fo=3059, routed)        1.436    36.810    Inst_system_clocks/sysclk_x2_o
    SLICE_X49Y85         FDRE                                         r  Inst_system_clocks/rst_125_reg/C
                         clock pessimism              0.180    36.990    
                         clock uncertainty           -0.247    36.743    
    SLICE_X49Y85         FDRE (Setup_fdre_C_D)       -0.047    36.696    Inst_system_clocks/rst_125_reg
  -------------------------------------------------------------------
                         required time                         36.696    
                         arrival time                         -36.899    
  -------------------------------------------------------------------
                         slack                                 -0.204    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.171ns  (arrival time - required time)
  Source:                 Inst_system_clocks/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Inst_system_clocks/rst_125_reg/D
                            (rising edge-triggered cell FDRE clocked by s_sysclk_x2_in  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             s_sysclk_x2_in
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (s_sysclk_x2_in rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.766ns  (logic 0.141ns (18.406%)  route 0.625ns (81.594%))
  Logic Levels:           0  
  Clock Path Skew:        0.273ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.989ns
    Source Clock Delay      (SCD):    1.471ns
    Clock Pessimism Removal (CPR):    0.245ns
  Clock Uncertainty:      0.247ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.148ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000     0.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=22, routed)          0.558     1.471    Inst_system_clocks/sysclk_p
    SLICE_X48Y85         FDRE                                         r  Inst_system_clocks/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y85         FDRE (Prop_fdre_C_Q)         0.141     1.612 r  Inst_system_clocks/rst_reg/Q
                         net (fo=3, routed)           0.625     2.238    Inst_system_clocks/rst
    SLICE_X49Y85         FDRE                                         r  Inst_system_clocks/rst_125_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock s_sysclk_x2_in rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000     0.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=22, routed)          0.819     1.977    Inst_system_clocks/sysclk_p
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.375     0.602 r  Inst_system_clocks/MMCME2_ADV_TX_PLL/CLKOUT1
                         net (fo=1, routed)           0.530     1.131    Inst_system_clocks/s_sysclk_x2_in
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.160 r  Inst_system_clocks/BUFG_SYS_CLK_x2/O
                         net (fo=3059, routed)        0.828     1.989    Inst_system_clocks/sysclk_x2_o
    SLICE_X49Y85         FDRE                                         r  Inst_system_clocks/rst_125_reg/C
                         clock pessimism             -0.245     1.744    
                         clock uncertainty            0.247     1.991    
    SLICE_X49Y85         FDRE (Hold_fdre_C_D)         0.075     2.066    Inst_system_clocks/rst_125_reg
  -------------------------------------------------------------------
                         required time                         -2.066    
                         arrival time                           2.238    
  -------------------------------------------------------------------
                         slack                                  0.171    





---------------------------------------------------------------------------------------------------
From Clock:  clk_ipb_i
  To Clock:  s_sysclk_x2_in

Setup :            0  Failing Endpoints,  Worst Slack        2.283ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.213ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.283ns  (required time - arrival time)
  Source:                 ipbus/trans/sm/hdr_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_ipb_i  {rise@0.000ns fall@16.000ns period=32.000ns})
  Destination:            ipbus/udp_if/clock_crossing_if/we_buf_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by s_sysclk_x2_in  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             s_sysclk_x2_in
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (s_sysclk_x2_in rise@8.000ns - clk_ipb_i rise@0.000ns)
  Data Path Delay:        5.250ns  (logic 1.123ns (21.391%)  route 4.127ns (78.609%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.215ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.803ns = ( 12.803 - 8.000 ) 
    Source Clock Delay      (SCD):    5.111ns
    Clock Pessimism Removal (CPR):    0.094ns
  Clock Uncertainty:      0.221ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.190ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_ipb_i rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000     0.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.577     5.129    Inst_system_clocks/sysclk_p
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.333     1.796 r  Inst_system_clocks/MMCME2_ADV_TX_PLL/CLKOUT3
                         net (fo=1, routed)           1.661     3.457    Inst_system_clocks/clk_ipb_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.553 r  Inst_system_clocks/bufgipb/O
                         net (fo=593, routed)         1.558     5.111    ipbus/trans/sm/clk
    SLICE_X10Y99         FDRE                                         r  ipbus/trans/sm/hdr_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y99         FDRE (Prop_fdre_C_Q)         0.518     5.629 f  ipbus/trans/sm/hdr_reg[4]/Q
                         net (fo=6, routed)           1.472     7.102    ipbus/trans/sm/trans_type[0]
    SLICE_X11Y100        LUT5 (Prop_lut5_I2_O)        0.154     7.256 r  ipbus/trans/sm/rx_next_INST_0_i_3/O
                         net (fo=3, routed)           0.755     8.011    ipbus/trans/sm/rx_next_INST_0_i_3_n_0
    SLICE_X12Y97         LUT4 (Prop_lut4_I3_O)        0.327     8.338 r  ipbus/trans/sm/tx_we_INST_0/O
                         net (fo=5, routed)           0.323     8.661    ipbus/trans/iface/tx_we
    SLICE_X13Y97         LUT4 (Prop_lut4_I3_O)        0.124     8.785 r  ipbus/trans/iface/trans_out[we]_INST_0/O
                         net (fo=33, routed)          1.576    10.361    ipbus/udp_if/clock_crossing_if/we
    SLICE_X42Y82         FDRE                                         r  ipbus/udp_if/clock_crossing_if/we_buf_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock s_sysclk_x2_in rise edge)
                                                      8.000     8.000 r  
    E3                                                0.000     8.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000     8.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         1.418     9.418 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           1.862    11.280    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.371 r  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.460    12.832    Inst_system_clocks/sysclk_p
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.129     9.702 r  Inst_system_clocks/MMCME2_ADV_TX_PLL/CLKOUT1
                         net (fo=1, routed)           1.581    11.283    Inst_system_clocks/s_sysclk_x2_in
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    11.374 r  Inst_system_clocks/BUFG_SYS_CLK_x2/O
                         net (fo=3059, routed)        1.429    12.803    ipbus/udp_if/clock_crossing_if/mac_clk
    SLICE_X42Y82         FDRE                                         r  ipbus/udp_if/clock_crossing_if/we_buf_reg[0]/C
                         clock pessimism              0.094    12.897    
                         clock uncertainty           -0.221    12.675    
    SLICE_X42Y82         FDRE (Setup_fdre_C_D)       -0.031    12.644    ipbus/udp_if/clock_crossing_if/we_buf_reg[0]
  -------------------------------------------------------------------
                         required time                         12.644    
                         arrival time                         -10.361    
  -------------------------------------------------------------------
                         slack                                  2.283    

Slack (MET) :             5.273ns  (required time - arrival time)
  Source:                 Inst_system_clocks/rst_ipb_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_ipb_i  {rise@0.000ns fall@16.000ns period=32.000ns})
  Destination:            ipbus/udp_if/clock_crossing_if/rst_ipb_buf_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by s_sysclk_x2_in  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             s_sysclk_x2_in
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (s_sysclk_x2_in rise@8.000ns - clk_ipb_i rise@0.000ns)
  Data Path Delay:        2.226ns  (logic 0.518ns (23.271%)  route 1.708ns (76.729%))
  Logic Levels:           0  
  Clock Path Skew:        -0.213ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.801ns = ( 12.801 - 8.000 ) 
    Source Clock Delay      (SCD):    5.107ns
    Clock Pessimism Removal (CPR):    0.094ns
  Clock Uncertainty:      0.221ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.190ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_ipb_i rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000     0.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.577     5.129    Inst_system_clocks/sysclk_p
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.333     1.796 r  Inst_system_clocks/MMCME2_ADV_TX_PLL/CLKOUT3
                         net (fo=1, routed)           1.661     3.457    Inst_system_clocks/clk_ipb_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.553 r  Inst_system_clocks/bufgipb/O
                         net (fo=593, routed)         1.554     5.107    Inst_system_clocks/clko_ipb
    SLICE_X50Y85         FDRE                                         r  Inst_system_clocks/rst_ipb_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y85         FDRE (Prop_fdre_C_Q)         0.518     5.625 r  Inst_system_clocks/rst_ipb_reg/Q
                         net (fo=199, routed)         1.708     7.333    ipbus/udp_if/clock_crossing_if/rst_ipb
    SLICE_X36Y82         FDRE                                         r  ipbus/udp_if/clock_crossing_if/rst_ipb_buf_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock s_sysclk_x2_in rise edge)
                                                      8.000     8.000 r  
    E3                                                0.000     8.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000     8.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         1.418     9.418 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           1.862    11.280    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.371 r  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.460    12.832    Inst_system_clocks/sysclk_p
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.129     9.702 r  Inst_system_clocks/MMCME2_ADV_TX_PLL/CLKOUT1
                         net (fo=1, routed)           1.581    11.283    Inst_system_clocks/s_sysclk_x2_in
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    11.374 r  Inst_system_clocks/BUFG_SYS_CLK_x2/O
                         net (fo=3059, routed)        1.427    12.801    ipbus/udp_if/clock_crossing_if/mac_clk
    SLICE_X36Y82         FDRE                                         r  ipbus/udp_if/clock_crossing_if/rst_ipb_buf_reg[0]/C
                         clock pessimism              0.094    12.895    
                         clock uncertainty           -0.221    12.673    
    SLICE_X36Y82         FDRE (Setup_fdre_C_D)       -0.067    12.606    ipbus/udp_if/clock_crossing_if/rst_ipb_buf_reg[0]
  -------------------------------------------------------------------
                         required time                         12.606    
                         arrival time                          -7.333    
  -------------------------------------------------------------------
                         slack                                  5.273    

Slack (MET) :             5.430ns  (required time - arrival time)
  Source:                 ipbus/trans/cfg/vec_out_reg[81]/C
                            (rising edge-triggered cell FDRE clocked by clk_ipb_i  {rise@0.000ns fall@16.000ns period=32.000ns})
  Destination:            ipbus/udp_if/clock_crossing_if/rarp_buf_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by s_sysclk_x2_in  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             s_sysclk_x2_in
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (s_sysclk_x2_in rise@8.000ns - clk_ipb_i rise@0.000ns)
  Data Path Delay:        2.165ns  (logic 0.456ns (21.058%)  route 1.709ns (78.942%))
  Logic Levels:           0  
  Clock Path Skew:        -0.136ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.881ns = ( 12.881 - 8.000 ) 
    Source Clock Delay      (SCD):    5.110ns
    Clock Pessimism Removal (CPR):    0.094ns
  Clock Uncertainty:      0.221ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.190ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_ipb_i rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000     0.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.577     5.129    Inst_system_clocks/sysclk_p
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.333     1.796 r  Inst_system_clocks/MMCME2_ADV_TX_PLL/CLKOUT3
                         net (fo=1, routed)           1.661     3.457    Inst_system_clocks/clk_ipb_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.553 r  Inst_system_clocks/bufgipb/O
                         net (fo=593, routed)         1.557     5.110    ipbus/trans/cfg/clk
    SLICE_X9Y96          FDRE                                         r  ipbus/trans/cfg/vec_out_reg[81]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y96          FDRE (Prop_fdre_C_Q)         0.456     5.566 r  ipbus/trans/cfg/vec_out_reg[81]/Q
                         net (fo=3, routed)           1.709     7.276    ipbus/udp_if/clock_crossing_if/RARP
    SLICE_X5Y94          FDRE                                         r  ipbus/udp_if/clock_crossing_if/rarp_buf_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock s_sysclk_x2_in rise edge)
                                                      8.000     8.000 r  
    E3                                                0.000     8.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000     8.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         1.418     9.418 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           1.862    11.280    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.371 r  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.460    12.832    Inst_system_clocks/sysclk_p
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.129     9.702 r  Inst_system_clocks/MMCME2_ADV_TX_PLL/CLKOUT1
                         net (fo=1, routed)           1.581    11.283    Inst_system_clocks/s_sysclk_x2_in
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    11.374 r  Inst_system_clocks/BUFG_SYS_CLK_x2/O
                         net (fo=3059, routed)        1.507    12.881    ipbus/udp_if/clock_crossing_if/mac_clk
    SLICE_X5Y94          FDRE                                         r  ipbus/udp_if/clock_crossing_if/rarp_buf_reg[0]/C
                         clock pessimism              0.094    12.975    
                         clock uncertainty           -0.221    12.753    
    SLICE_X5Y94          FDRE (Setup_fdre_C_D)       -0.047    12.706    ipbus/udp_if/clock_crossing_if/rarp_buf_reg[0]
  -------------------------------------------------------------------
                         required time                         12.706    
                         arrival time                          -7.276    
  -------------------------------------------------------------------
                         slack                                  5.430    

Slack (MET) :             5.487ns  (required time - arrival time)
  Source:                 ipbus/udp_if/clock_crossing_if/pkt_done_r_tff_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_ipb_i  {rise@0.000ns fall@16.000ns period=32.000ns})
  Destination:            ipbus/udp_if/clock_crossing_if/pkt_done_read_buf_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by s_sysclk_x2_in  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             s_sysclk_x2_in
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (s_sysclk_x2_in rise@8.000ns - clk_ipb_i rise@0.000ns)
  Data Path Delay:        2.007ns  (logic 0.456ns (22.726%)  route 1.551ns (77.274%))
  Logic Levels:           0  
  Clock Path Skew:        -0.204ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.810ns = ( 12.810 - 8.000 ) 
    Source Clock Delay      (SCD):    5.107ns
    Clock Pessimism Removal (CPR):    0.094ns
  Clock Uncertainty:      0.221ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.190ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_ipb_i rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000     0.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.577     5.129    Inst_system_clocks/sysclk_p
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.333     1.796 r  Inst_system_clocks/MMCME2_ADV_TX_PLL/CLKOUT3
                         net (fo=1, routed)           1.661     3.457    Inst_system_clocks/clk_ipb_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.553 r  Inst_system_clocks/bufgipb/O
                         net (fo=593, routed)         1.554     5.107    ipbus/udp_if/clock_crossing_if/ipb_clk
    SLICE_X51Y85         FDRE                                         r  ipbus/udp_if/clock_crossing_if/pkt_done_r_tff_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y85         FDRE (Prop_fdre_C_Q)         0.456     5.563 r  ipbus/udp_if/clock_crossing_if/pkt_done_r_tff_reg[2]/Q
                         net (fo=1, routed)           1.551     7.114    ipbus/udp_if/clock_crossing_if/pkt_done_r_tff_reg_n_0_[2]
    SLICE_X49Y85         FDRE                                         r  ipbus/udp_if/clock_crossing_if/pkt_done_read_buf_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock s_sysclk_x2_in rise edge)
                                                      8.000     8.000 r  
    E3                                                0.000     8.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000     8.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         1.418     9.418 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           1.862    11.280    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.371 r  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.460    12.832    Inst_system_clocks/sysclk_p
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.129     9.702 r  Inst_system_clocks/MMCME2_ADV_TX_PLL/CLKOUT1
                         net (fo=1, routed)           1.581    11.283    Inst_system_clocks/s_sysclk_x2_in
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    11.374 r  Inst_system_clocks/BUFG_SYS_CLK_x2/O
                         net (fo=3059, routed)        1.436    12.810    ipbus/udp_if/clock_crossing_if/mac_clk
    SLICE_X49Y85         FDRE                                         r  ipbus/udp_if/clock_crossing_if/pkt_done_read_buf_reg[0]/C
                         clock pessimism              0.094    12.904    
                         clock uncertainty           -0.221    12.682    
    SLICE_X49Y85         FDRE (Setup_fdre_C_D)       -0.081    12.601    ipbus/udp_if/clock_crossing_if/pkt_done_read_buf_reg[0]
  -------------------------------------------------------------------
                         required time                         12.601    
                         arrival time                          -7.114    
  -------------------------------------------------------------------
                         slack                                  5.487    

Slack (MET) :             5.532ns  (required time - arrival time)
  Source:                 ipbus/udp_if/clock_crossing_if/pkt_done_w_tff_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_ipb_i  {rise@0.000ns fall@16.000ns period=32.000ns})
  Destination:            ipbus/udp_if/clock_crossing_if/pkt_done_write_buf_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by s_sysclk_x2_in  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             s_sysclk_x2_in
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (s_sysclk_x2_in rise@8.000ns - clk_ipb_i rise@0.000ns)
  Data Path Delay:        1.856ns  (logic 0.419ns (22.580%)  route 1.437ns (77.420%))
  Logic Levels:           0  
  Clock Path Skew:        -0.203ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.811ns = ( 12.811 - 8.000 ) 
    Source Clock Delay      (SCD):    5.107ns
    Clock Pessimism Removal (CPR):    0.094ns
  Clock Uncertainty:      0.221ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.190ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_ipb_i rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000     0.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.577     5.129    Inst_system_clocks/sysclk_p
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.333     1.796 r  Inst_system_clocks/MMCME2_ADV_TX_PLL/CLKOUT3
                         net (fo=1, routed)           1.661     3.457    Inst_system_clocks/clk_ipb_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.553 r  Inst_system_clocks/bufgipb/O
                         net (fo=593, routed)         1.554     5.107    ipbus/udp_if/clock_crossing_if/ipb_clk
    SLICE_X51Y85         FDRE                                         r  ipbus/udp_if/clock_crossing_if/pkt_done_w_tff_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y85         FDRE (Prop_fdre_C_Q)         0.419     5.526 r  ipbus/udp_if/clock_crossing_if/pkt_done_w_tff_reg[2]/Q
                         net (fo=1, routed)           1.437     6.963    ipbus/udp_if/clock_crossing_if/pkt_done_w_tff_reg_n_0_[2]
    SLICE_X52Y85         FDRE                                         r  ipbus/udp_if/clock_crossing_if/pkt_done_write_buf_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock s_sysclk_x2_in rise edge)
                                                      8.000     8.000 r  
    E3                                                0.000     8.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000     8.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         1.418     9.418 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           1.862    11.280    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.371 r  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.460    12.832    Inst_system_clocks/sysclk_p
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.129     9.702 r  Inst_system_clocks/MMCME2_ADV_TX_PLL/CLKOUT1
                         net (fo=1, routed)           1.581    11.283    Inst_system_clocks/s_sysclk_x2_in
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    11.374 r  Inst_system_clocks/BUFG_SYS_CLK_x2/O
                         net (fo=3059, routed)        1.437    12.811    ipbus/udp_if/clock_crossing_if/mac_clk
    SLICE_X52Y85         FDRE                                         r  ipbus/udp_if/clock_crossing_if/pkt_done_write_buf_reg[0]/C
                         clock pessimism              0.094    12.905    
                         clock uncertainty           -0.221    12.683    
    SLICE_X52Y85         FDRE (Setup_fdre_C_D)       -0.188    12.495    ipbus/udp_if/clock_crossing_if/pkt_done_write_buf_reg[0]
  -------------------------------------------------------------------
                         required time                         12.495    
                         arrival time                          -6.963    
  -------------------------------------------------------------------
                         slack                                  5.532    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.213ns  (arrival time - required time)
  Source:                 ipbus/udp_if/clock_crossing_if/pkt_done_w_tff_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_ipb_i  {rise@0.000ns fall@16.000ns period=32.000ns})
  Destination:            ipbus/udp_if/clock_crossing_if/pkt_done_write_buf_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by s_sysclk_x2_in  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             s_sysclk_x2_in
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (s_sysclk_x2_in rise@0.000ns - clk_ipb_i rise@0.000ns)
  Data Path Delay:        0.758ns  (logic 0.128ns (16.895%)  route 0.630ns (83.105%))
  Logic Levels:           0  
  Clock Path Skew:        0.317ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.990ns
    Source Clock Delay      (SCD):    1.475ns
    Clock Pessimism Removal (CPR):    0.198ns
  Clock Uncertainty:      0.221ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.190ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_ipb_i rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000     0.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=22, routed)          0.551     1.464    Inst_system_clocks/sysclk_p
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.061     0.404 r  Inst_system_clocks/MMCME2_ADV_TX_PLL/CLKOUT3
                         net (fo=1, routed)           0.486     0.890    Inst_system_clocks/clk_ipb_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.916 r  Inst_system_clocks/bufgipb/O
                         net (fo=593, routed)         0.560     1.475    ipbus/udp_if/clock_crossing_if/ipb_clk
    SLICE_X51Y85         FDRE                                         r  ipbus/udp_if/clock_crossing_if/pkt_done_w_tff_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y85         FDRE (Prop_fdre_C_Q)         0.128     1.603 r  ipbus/udp_if/clock_crossing_if/pkt_done_w_tff_reg[2]/Q
                         net (fo=1, routed)           0.630     2.233    ipbus/udp_if/clock_crossing_if/pkt_done_w_tff_reg_n_0_[2]
    SLICE_X52Y85         FDRE                                         r  ipbus/udp_if/clock_crossing_if/pkt_done_write_buf_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock s_sysclk_x2_in rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000     0.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=22, routed)          0.819     1.977    Inst_system_clocks/sysclk_p
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.375     0.602 r  Inst_system_clocks/MMCME2_ADV_TX_PLL/CLKOUT1
                         net (fo=1, routed)           0.530     1.131    Inst_system_clocks/s_sysclk_x2_in
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.160 r  Inst_system_clocks/BUFG_SYS_CLK_x2/O
                         net (fo=3059, routed)        0.829     1.990    ipbus/udp_if/clock_crossing_if/mac_clk
    SLICE_X52Y85         FDRE                                         r  ipbus/udp_if/clock_crossing_if/pkt_done_write_buf_reg[0]/C
                         clock pessimism             -0.198     1.792    
                         clock uncertainty            0.221     2.013    
    SLICE_X52Y85         FDRE (Hold_fdre_C_D)         0.007     2.020    ipbus/udp_if/clock_crossing_if/pkt_done_write_buf_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.020    
                         arrival time                           2.233    
  -------------------------------------------------------------------
                         slack                                  0.213    

Slack (MET) :             0.234ns  (arrival time - required time)
  Source:                 ipbus/trans/cfg/vec_out_reg[81]/C
                            (rising edge-triggered cell FDRE clocked by clk_ipb_i  {rise@0.000ns fall@16.000ns period=32.000ns})
  Destination:            ipbus/udp_if/clock_crossing_if/rarp_buf_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by s_sysclk_x2_in  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             s_sysclk_x2_in
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (s_sysclk_x2_in rise@0.000ns - clk_ipb_i rise@0.000ns)
  Data Path Delay:        0.874ns  (logic 0.141ns (16.124%)  route 0.733ns (83.876%))
  Logic Levels:           0  
  Clock Path Skew:        0.344ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.022ns
    Source Clock Delay      (SCD):    1.479ns
    Clock Pessimism Removal (CPR):    0.198ns
  Clock Uncertainty:      0.221ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.190ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_ipb_i rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000     0.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=22, routed)          0.551     1.464    Inst_system_clocks/sysclk_p
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.061     0.404 r  Inst_system_clocks/MMCME2_ADV_TX_PLL/CLKOUT3
                         net (fo=1, routed)           0.486     0.890    Inst_system_clocks/clk_ipb_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.916 r  Inst_system_clocks/bufgipb/O
                         net (fo=593, routed)         0.564     1.479    ipbus/trans/cfg/clk
    SLICE_X9Y96          FDRE                                         r  ipbus/trans/cfg/vec_out_reg[81]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y96          FDRE (Prop_fdre_C_Q)         0.141     1.620 r  ipbus/trans/cfg/vec_out_reg[81]/Q
                         net (fo=3, routed)           0.733     2.354    ipbus/udp_if/clock_crossing_if/RARP
    SLICE_X5Y94          FDRE                                         r  ipbus/udp_if/clock_crossing_if/rarp_buf_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock s_sysclk_x2_in rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000     0.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=22, routed)          0.819     1.977    Inst_system_clocks/sysclk_p
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.375     0.602 r  Inst_system_clocks/MMCME2_ADV_TX_PLL/CLKOUT1
                         net (fo=1, routed)           0.530     1.131    Inst_system_clocks/s_sysclk_x2_in
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.160 r  Inst_system_clocks/BUFG_SYS_CLK_x2/O
                         net (fo=3059, routed)        0.861     2.022    ipbus/udp_if/clock_crossing_if/mac_clk
    SLICE_X5Y94          FDRE                                         r  ipbus/udp_if/clock_crossing_if/rarp_buf_reg[0]/C
                         clock pessimism             -0.198     1.824    
                         clock uncertainty            0.221     2.045    
    SLICE_X5Y94          FDRE (Hold_fdre_C_D)         0.075     2.120    ipbus/udp_if/clock_crossing_if/rarp_buf_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.120    
                         arrival time                           2.354    
  -------------------------------------------------------------------
                         slack                                  0.234    

Slack (MET) :             0.234ns  (arrival time - required time)
  Source:                 ipbus/udp_if/clock_crossing_if/pkt_done_r_tff_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_ipb_i  {rise@0.000ns fall@16.000ns period=32.000ns})
  Destination:            ipbus/udp_if/clock_crossing_if/pkt_done_read_buf_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by s_sysclk_x2_in  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             s_sysclk_x2_in
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (s_sysclk_x2_in rise@0.000ns - clk_ipb_i rise@0.000ns)
  Data Path Delay:        0.837ns  (logic 0.141ns (16.855%)  route 0.696ns (83.145%))
  Logic Levels:           0  
  Clock Path Skew:        0.316ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.989ns
    Source Clock Delay      (SCD):    1.475ns
    Clock Pessimism Removal (CPR):    0.198ns
  Clock Uncertainty:      0.221ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.190ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_ipb_i rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000     0.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=22, routed)          0.551     1.464    Inst_system_clocks/sysclk_p
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.061     0.404 r  Inst_system_clocks/MMCME2_ADV_TX_PLL/CLKOUT3
                         net (fo=1, routed)           0.486     0.890    Inst_system_clocks/clk_ipb_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.916 r  Inst_system_clocks/bufgipb/O
                         net (fo=593, routed)         0.560     1.475    ipbus/udp_if/clock_crossing_if/ipb_clk
    SLICE_X51Y85         FDRE                                         r  ipbus/udp_if/clock_crossing_if/pkt_done_r_tff_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y85         FDRE (Prop_fdre_C_Q)         0.141     1.616 r  ipbus/udp_if/clock_crossing_if/pkt_done_r_tff_reg[2]/Q
                         net (fo=1, routed)           0.696     2.312    ipbus/udp_if/clock_crossing_if/pkt_done_r_tff_reg_n_0_[2]
    SLICE_X49Y85         FDRE                                         r  ipbus/udp_if/clock_crossing_if/pkt_done_read_buf_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock s_sysclk_x2_in rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000     0.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=22, routed)          0.819     1.977    Inst_system_clocks/sysclk_p
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.375     0.602 r  Inst_system_clocks/MMCME2_ADV_TX_PLL/CLKOUT1
                         net (fo=1, routed)           0.530     1.131    Inst_system_clocks/s_sysclk_x2_in
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.160 r  Inst_system_clocks/BUFG_SYS_CLK_x2/O
                         net (fo=3059, routed)        0.828     1.989    ipbus/udp_if/clock_crossing_if/mac_clk
    SLICE_X49Y85         FDRE                                         r  ipbus/udp_if/clock_crossing_if/pkt_done_read_buf_reg[0]/C
                         clock pessimism             -0.198     1.791    
                         clock uncertainty            0.221     2.012    
    SLICE_X49Y85         FDRE (Hold_fdre_C_D)         0.066     2.078    ipbus/udp_if/clock_crossing_if/pkt_done_read_buf_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.078    
                         arrival time                           2.312    
  -------------------------------------------------------------------
                         slack                                  0.234    

Slack (MET) :             0.286ns  (arrival time - required time)
  Source:                 Inst_system_clocks/rst_ipb_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_ipb_i  {rise@0.000ns fall@16.000ns period=32.000ns})
  Destination:            ipbus/udp_if/clock_crossing_if/rst_ipb_buf_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by s_sysclk_x2_in  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             s_sysclk_x2_in
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (s_sysclk_x2_in rise@0.000ns - clk_ipb_i rise@0.000ns)
  Data Path Delay:        0.886ns  (logic 0.164ns (18.511%)  route 0.722ns (81.489%))
  Logic Levels:           0  
  Clock Path Skew:        0.308ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.982ns
    Source Clock Delay      (SCD):    1.475ns
    Clock Pessimism Removal (CPR):    0.198ns
  Clock Uncertainty:      0.221ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.190ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_ipb_i rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000     0.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=22, routed)          0.551     1.464    Inst_system_clocks/sysclk_p
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.061     0.404 r  Inst_system_clocks/MMCME2_ADV_TX_PLL/CLKOUT3
                         net (fo=1, routed)           0.486     0.890    Inst_system_clocks/clk_ipb_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.916 r  Inst_system_clocks/bufgipb/O
                         net (fo=593, routed)         0.560     1.475    Inst_system_clocks/clko_ipb
    SLICE_X50Y85         FDRE                                         r  Inst_system_clocks/rst_ipb_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y85         FDRE (Prop_fdre_C_Q)         0.164     1.639 r  Inst_system_clocks/rst_ipb_reg/Q
                         net (fo=199, routed)         0.722     2.361    ipbus/udp_if/clock_crossing_if/rst_ipb
    SLICE_X36Y82         FDRE                                         r  ipbus/udp_if/clock_crossing_if/rst_ipb_buf_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock s_sysclk_x2_in rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000     0.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=22, routed)          0.819     1.977    Inst_system_clocks/sysclk_p
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.375     0.602 r  Inst_system_clocks/MMCME2_ADV_TX_PLL/CLKOUT1
                         net (fo=1, routed)           0.530     1.131    Inst_system_clocks/s_sysclk_x2_in
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.160 r  Inst_system_clocks/BUFG_SYS_CLK_x2/O
                         net (fo=3059, routed)        0.821     1.982    ipbus/udp_if/clock_crossing_if/mac_clk
    SLICE_X36Y82         FDRE                                         r  ipbus/udp_if/clock_crossing_if/rst_ipb_buf_reg[0]/C
                         clock pessimism             -0.198     1.784    
                         clock uncertainty            0.221     2.005    
    SLICE_X36Y82         FDRE (Hold_fdre_C_D)         0.070     2.075    ipbus/udp_if/clock_crossing_if/rst_ipb_buf_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.075    
                         arrival time                           2.361    
  -------------------------------------------------------------------
                         slack                                  0.286    

Slack (MET) :             0.466ns  (arrival time - required time)
  Source:                 ipbus/trans/iface/first_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_ipb_i  {rise@0.000ns fall@16.000ns period=32.000ns})
  Destination:            ipbus/udp_if/clock_crossing_if/we_buf_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by s_sysclk_x2_in  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             s_sysclk_x2_in
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (s_sysclk_x2_in rise@0.000ns - clk_ipb_i rise@0.000ns)
  Data Path Delay:        1.051ns  (logic 0.186ns (17.693%)  route 0.865ns (82.307%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.305ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.983ns
    Source Clock Delay      (SCD):    1.480ns
    Clock Pessimism Removal (CPR):    0.198ns
  Clock Uncertainty:      0.221ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.190ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_ipb_i rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000     0.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=22, routed)          0.551     1.464    Inst_system_clocks/sysclk_p
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.061     0.404 r  Inst_system_clocks/MMCME2_ADV_TX_PLL/CLKOUT3
                         net (fo=1, routed)           0.486     0.890    Inst_system_clocks/clk_ipb_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.916 r  Inst_system_clocks/bufgipb/O
                         net (fo=593, routed)         0.565     1.480    ipbus/trans/iface/clk
    SLICE_X13Y97         FDRE                                         r  ipbus/trans/iface/first_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y97         FDRE (Prop_fdre_C_Q)         0.141     1.621 f  ipbus/trans/iface/first_reg/Q
                         net (fo=3, routed)           0.219     1.840    ipbus/trans/iface/first
    SLICE_X13Y97         LUT4 (Prop_lut4_I2_O)        0.045     1.885 r  ipbus/trans/iface/trans_out[we]_INST_0/O
                         net (fo=33, routed)          0.646     2.532    ipbus/udp_if/clock_crossing_if/we
    SLICE_X42Y82         FDRE                                         r  ipbus/udp_if/clock_crossing_if/we_buf_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock s_sysclk_x2_in rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000     0.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=22, routed)          0.819     1.977    Inst_system_clocks/sysclk_p
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.375     0.602 r  Inst_system_clocks/MMCME2_ADV_TX_PLL/CLKOUT1
                         net (fo=1, routed)           0.530     1.131    Inst_system_clocks/s_sysclk_x2_in
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.160 r  Inst_system_clocks/BUFG_SYS_CLK_x2/O
                         net (fo=3059, routed)        0.822     1.983    ipbus/udp_if/clock_crossing_if/mac_clk
    SLICE_X42Y82         FDRE                                         r  ipbus/udp_if/clock_crossing_if/we_buf_reg[0]/C
                         clock pessimism             -0.198     1.785    
                         clock uncertainty            0.221     2.006    
    SLICE_X42Y82         FDRE (Hold_fdre_C_D)         0.059     2.065    ipbus/udp_if/clock_crossing_if/we_buf_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.065    
                         arrival time                           2.532    
  -------------------------------------------------------------------
                         slack                                  0.466    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_ipb_i
  To Clock:  clk_ipb_i

Setup :            0  Failing Endpoints,  Worst Slack       23.037ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.327ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             23.037ns  (required time - arrival time)
  Source:                 Inst_system_clocks/rst_ipb_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_ipb_i  {rise@0.000ns fall@16.000ns period=32.000ns})
  Destination:            master_fir_i/p_data_reg[3][29]/CLR
                            (recovery check against rising-edge clock clk_ipb_i  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            32.000ns  (clk_ipb_i rise@32.000ns - clk_ipb_i rise@0.000ns)
  Data Path Delay:        8.513ns  (logic 0.518ns (6.085%)  route 7.995ns (93.915%))
  Logic Levels:           0  
  Clock Path Skew:        0.056ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.977ns = ( 36.977 - 32.000 ) 
    Source Clock Delay      (SCD):    5.107ns
    Clock Pessimism Removal (CPR):    0.186ns
  Clock Uncertainty:      0.101ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.190ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_ipb_i rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000     0.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.577     5.129    Inst_system_clocks/sysclk_p
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.333     1.796 r  Inst_system_clocks/MMCME2_ADV_TX_PLL/CLKOUT3
                         net (fo=1, routed)           1.661     3.457    Inst_system_clocks/clk_ipb_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.553 r  Inst_system_clocks/bufgipb/O
                         net (fo=593, routed)         1.554     5.107    Inst_system_clocks/clko_ipb
    SLICE_X50Y85         FDRE                                         r  Inst_system_clocks/rst_ipb_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y85         FDRE (Prop_fdre_C_Q)         0.518     5.625 f  Inst_system_clocks/rst_ipb_reg/Q
                         net (fo=199, routed)         7.995    13.620    master_fir_i/rst
    SLICE_X11Y128        FDCE                                         f  master_fir_i/p_data_reg[3][29]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_ipb_i rise edge)
                                                     32.000    32.000 r  
    E3                                                0.000    32.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000    32.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         1.418    33.418 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           1.862    35.280    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    35.371 r  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.460    36.832    Inst_system_clocks/sysclk_p
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.129    33.702 r  Inst_system_clocks/MMCME2_ADV_TX_PLL/CLKOUT3
                         net (fo=1, routed)           1.581    35.283    Inst_system_clocks/clk_ipb_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    35.374 r  Inst_system_clocks/bufgipb/O
                         net (fo=593, routed)         1.603    36.977    master_fir_i/clk
    SLICE_X11Y128        FDCE                                         r  master_fir_i/p_data_reg[3][29]/C
                         clock pessimism              0.186    37.164    
                         clock uncertainty           -0.101    37.062    
    SLICE_X11Y128        FDCE (Recov_fdce_C_CLR)     -0.405    36.657    master_fir_i/p_data_reg[3][29]
  -------------------------------------------------------------------
                         required time                         36.657    
                         arrival time                         -13.620    
  -------------------------------------------------------------------
                         slack                                 23.037    

Slack (MET) :             23.037ns  (required time - arrival time)
  Source:                 Inst_system_clocks/rst_ipb_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_ipb_i  {rise@0.000ns fall@16.000ns period=32.000ns})
  Destination:            master_fir_i/p_data_reg[3][31]/CLR
                            (recovery check against rising-edge clock clk_ipb_i  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            32.000ns  (clk_ipb_i rise@32.000ns - clk_ipb_i rise@0.000ns)
  Data Path Delay:        8.513ns  (logic 0.518ns (6.085%)  route 7.995ns (93.915%))
  Logic Levels:           0  
  Clock Path Skew:        0.056ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.977ns = ( 36.977 - 32.000 ) 
    Source Clock Delay      (SCD):    5.107ns
    Clock Pessimism Removal (CPR):    0.186ns
  Clock Uncertainty:      0.101ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.190ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_ipb_i rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000     0.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.577     5.129    Inst_system_clocks/sysclk_p
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.333     1.796 r  Inst_system_clocks/MMCME2_ADV_TX_PLL/CLKOUT3
                         net (fo=1, routed)           1.661     3.457    Inst_system_clocks/clk_ipb_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.553 r  Inst_system_clocks/bufgipb/O
                         net (fo=593, routed)         1.554     5.107    Inst_system_clocks/clko_ipb
    SLICE_X50Y85         FDRE                                         r  Inst_system_clocks/rst_ipb_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y85         FDRE (Prop_fdre_C_Q)         0.518     5.625 f  Inst_system_clocks/rst_ipb_reg/Q
                         net (fo=199, routed)         7.995    13.620    master_fir_i/rst
    SLICE_X11Y128        FDCE                                         f  master_fir_i/p_data_reg[3][31]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_ipb_i rise edge)
                                                     32.000    32.000 r  
    E3                                                0.000    32.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000    32.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         1.418    33.418 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           1.862    35.280    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    35.371 r  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.460    36.832    Inst_system_clocks/sysclk_p
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.129    33.702 r  Inst_system_clocks/MMCME2_ADV_TX_PLL/CLKOUT3
                         net (fo=1, routed)           1.581    35.283    Inst_system_clocks/clk_ipb_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    35.374 r  Inst_system_clocks/bufgipb/O
                         net (fo=593, routed)         1.603    36.977    master_fir_i/clk
    SLICE_X11Y128        FDCE                                         r  master_fir_i/p_data_reg[3][31]/C
                         clock pessimism              0.186    37.164    
                         clock uncertainty           -0.101    37.062    
    SLICE_X11Y128        FDCE (Recov_fdce_C_CLR)     -0.405    36.657    master_fir_i/p_data_reg[3][31]
  -------------------------------------------------------------------
                         required time                         36.657    
                         arrival time                         -13.620    
  -------------------------------------------------------------------
                         slack                                 23.037    

Slack (MET) :             23.313ns  (required time - arrival time)
  Source:                 Inst_system_clocks/rst_ipb_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_ipb_i  {rise@0.000ns fall@16.000ns period=32.000ns})
  Destination:            master_fir_i/p_data_reg[2][29]/CLR
                            (recovery check against rising-edge clock clk_ipb_i  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            32.000ns  (clk_ipb_i rise@32.000ns - clk_ipb_i rise@0.000ns)
  Data Path Delay:        8.234ns  (logic 0.518ns (6.291%)  route 7.716ns (93.709%))
  Logic Levels:           0  
  Clock Path Skew:        0.053ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.974ns = ( 36.974 - 32.000 ) 
    Source Clock Delay      (SCD):    5.107ns
    Clock Pessimism Removal (CPR):    0.186ns
  Clock Uncertainty:      0.101ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.190ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_ipb_i rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000     0.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.577     5.129    Inst_system_clocks/sysclk_p
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.333     1.796 r  Inst_system_clocks/MMCME2_ADV_TX_PLL/CLKOUT3
                         net (fo=1, routed)           1.661     3.457    Inst_system_clocks/clk_ipb_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.553 r  Inst_system_clocks/bufgipb/O
                         net (fo=593, routed)         1.554     5.107    Inst_system_clocks/clko_ipb
    SLICE_X50Y85         FDRE                                         r  Inst_system_clocks/rst_ipb_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y85         FDRE (Prop_fdre_C_Q)         0.518     5.625 f  Inst_system_clocks/rst_ipb_reg/Q
                         net (fo=199, routed)         7.716    13.341    master_fir_i/rst
    SLICE_X11Y126        FDCE                                         f  master_fir_i/p_data_reg[2][29]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_ipb_i rise edge)
                                                     32.000    32.000 r  
    E3                                                0.000    32.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000    32.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         1.418    33.418 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           1.862    35.280    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    35.371 r  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.460    36.832    Inst_system_clocks/sysclk_p
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.129    33.702 r  Inst_system_clocks/MMCME2_ADV_TX_PLL/CLKOUT3
                         net (fo=1, routed)           1.581    35.283    Inst_system_clocks/clk_ipb_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    35.374 r  Inst_system_clocks/bufgipb/O
                         net (fo=593, routed)         1.600    36.974    master_fir_i/clk
    SLICE_X11Y126        FDCE                                         r  master_fir_i/p_data_reg[2][29]/C
                         clock pessimism              0.186    37.161    
                         clock uncertainty           -0.101    37.059    
    SLICE_X11Y126        FDCE (Recov_fdce_C_CLR)     -0.405    36.654    master_fir_i/p_data_reg[2][29]
  -------------------------------------------------------------------
                         required time                         36.654    
                         arrival time                         -13.341    
  -------------------------------------------------------------------
                         slack                                 23.313    

Slack (MET) :             23.396ns  (required time - arrival time)
  Source:                 Inst_system_clocks/rst_ipb_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_ipb_i  {rise@0.000ns fall@16.000ns period=32.000ns})
  Destination:            master_fir_i/p_data_reg[3][30]/CLR
                            (recovery check against rising-edge clock clk_ipb_i  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            32.000ns  (clk_ipb_i rise@32.000ns - clk_ipb_i rise@0.000ns)
  Data Path Delay:        8.239ns  (logic 0.518ns (6.287%)  route 7.721ns (93.713%))
  Logic Levels:           0  
  Clock Path Skew:        0.056ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.977ns = ( 36.977 - 32.000 ) 
    Source Clock Delay      (SCD):    5.107ns
    Clock Pessimism Removal (CPR):    0.186ns
  Clock Uncertainty:      0.101ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.190ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_ipb_i rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000     0.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.577     5.129    Inst_system_clocks/sysclk_p
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.333     1.796 r  Inst_system_clocks/MMCME2_ADV_TX_PLL/CLKOUT3
                         net (fo=1, routed)           1.661     3.457    Inst_system_clocks/clk_ipb_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.553 r  Inst_system_clocks/bufgipb/O
                         net (fo=593, routed)         1.554     5.107    Inst_system_clocks/clko_ipb
    SLICE_X50Y85         FDRE                                         r  Inst_system_clocks/rst_ipb_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y85         FDRE (Prop_fdre_C_Q)         0.518     5.625 f  Inst_system_clocks/rst_ipb_reg/Q
                         net (fo=199, routed)         7.721    13.347    master_fir_i/rst
    SLICE_X12Y128        FDCE                                         f  master_fir_i/p_data_reg[3][30]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_ipb_i rise edge)
                                                     32.000    32.000 r  
    E3                                                0.000    32.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000    32.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         1.418    33.418 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           1.862    35.280    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    35.371 r  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.460    36.832    Inst_system_clocks/sysclk_p
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.129    33.702 r  Inst_system_clocks/MMCME2_ADV_TX_PLL/CLKOUT3
                         net (fo=1, routed)           1.581    35.283    Inst_system_clocks/clk_ipb_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    35.374 r  Inst_system_clocks/bufgipb/O
                         net (fo=593, routed)         1.603    36.977    master_fir_i/clk
    SLICE_X12Y128        FDCE                                         r  master_fir_i/p_data_reg[3][30]/C
                         clock pessimism              0.186    37.164    
                         clock uncertainty           -0.101    37.062    
    SLICE_X12Y128        FDCE (Recov_fdce_C_CLR)     -0.319    36.743    master_fir_i/p_data_reg[3][30]
  -------------------------------------------------------------------
                         required time                         36.743    
                         arrival time                         -13.347    
  -------------------------------------------------------------------
                         slack                                 23.396    

Slack (MET) :             23.444ns  (required time - arrival time)
  Source:                 Inst_system_clocks/rst_ipb_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_ipb_i  {rise@0.000ns fall@16.000ns period=32.000ns})
  Destination:            master_fir_i/p_data_reg[2][22]/CLR
                            (recovery check against rising-edge clock clk_ipb_i  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            32.000ns  (clk_ipb_i rise@32.000ns - clk_ipb_i rise@0.000ns)
  Data Path Delay:        8.100ns  (logic 0.518ns (6.395%)  route 7.582ns (93.605%))
  Logic Levels:           0  
  Clock Path Skew:        0.051ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.972ns = ( 36.972 - 32.000 ) 
    Source Clock Delay      (SCD):    5.107ns
    Clock Pessimism Removal (CPR):    0.186ns
  Clock Uncertainty:      0.101ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.190ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_ipb_i rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000     0.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.577     5.129    Inst_system_clocks/sysclk_p
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.333     1.796 r  Inst_system_clocks/MMCME2_ADV_TX_PLL/CLKOUT3
                         net (fo=1, routed)           1.661     3.457    Inst_system_clocks/clk_ipb_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.553 r  Inst_system_clocks/bufgipb/O
                         net (fo=593, routed)         1.554     5.107    Inst_system_clocks/clko_ipb
    SLICE_X50Y85         FDRE                                         r  Inst_system_clocks/rst_ipb_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y85         FDRE (Prop_fdre_C_Q)         0.518     5.625 f  Inst_system_clocks/rst_ipb_reg/Q
                         net (fo=199, routed)         7.582    13.208    master_fir_i/rst
    SLICE_X13Y125        FDCE                                         f  master_fir_i/p_data_reg[2][22]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_ipb_i rise edge)
                                                     32.000    32.000 r  
    E3                                                0.000    32.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000    32.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         1.418    33.418 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           1.862    35.280    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    35.371 r  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.460    36.832    Inst_system_clocks/sysclk_p
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.129    33.702 r  Inst_system_clocks/MMCME2_ADV_TX_PLL/CLKOUT3
                         net (fo=1, routed)           1.581    35.283    Inst_system_clocks/clk_ipb_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    35.374 r  Inst_system_clocks/bufgipb/O
                         net (fo=593, routed)         1.598    36.972    master_fir_i/clk
    SLICE_X13Y125        FDCE                                         r  master_fir_i/p_data_reg[2][22]/C
                         clock pessimism              0.186    37.159    
                         clock uncertainty           -0.101    37.057    
    SLICE_X13Y125        FDCE (Recov_fdce_C_CLR)     -0.405    36.652    master_fir_i/p_data_reg[2][22]
  -------------------------------------------------------------------
                         required time                         36.652    
                         arrival time                         -13.208    
  -------------------------------------------------------------------
                         slack                                 23.444    

Slack (MET) :             23.444ns  (required time - arrival time)
  Source:                 Inst_system_clocks/rst_ipb_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_ipb_i  {rise@0.000ns fall@16.000ns period=32.000ns})
  Destination:            master_fir_i/p_data_reg[2][28]/CLR
                            (recovery check against rising-edge clock clk_ipb_i  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            32.000ns  (clk_ipb_i rise@32.000ns - clk_ipb_i rise@0.000ns)
  Data Path Delay:        8.100ns  (logic 0.518ns (6.395%)  route 7.582ns (93.605%))
  Logic Levels:           0  
  Clock Path Skew:        0.051ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.972ns = ( 36.972 - 32.000 ) 
    Source Clock Delay      (SCD):    5.107ns
    Clock Pessimism Removal (CPR):    0.186ns
  Clock Uncertainty:      0.101ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.190ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_ipb_i rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000     0.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.577     5.129    Inst_system_clocks/sysclk_p
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.333     1.796 r  Inst_system_clocks/MMCME2_ADV_TX_PLL/CLKOUT3
                         net (fo=1, routed)           1.661     3.457    Inst_system_clocks/clk_ipb_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.553 r  Inst_system_clocks/bufgipb/O
                         net (fo=593, routed)         1.554     5.107    Inst_system_clocks/clko_ipb
    SLICE_X50Y85         FDRE                                         r  Inst_system_clocks/rst_ipb_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y85         FDRE (Prop_fdre_C_Q)         0.518     5.625 f  Inst_system_clocks/rst_ipb_reg/Q
                         net (fo=199, routed)         7.582    13.208    master_fir_i/rst
    SLICE_X13Y125        FDCE                                         f  master_fir_i/p_data_reg[2][28]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_ipb_i rise edge)
                                                     32.000    32.000 r  
    E3                                                0.000    32.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000    32.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         1.418    33.418 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           1.862    35.280    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    35.371 r  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.460    36.832    Inst_system_clocks/sysclk_p
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.129    33.702 r  Inst_system_clocks/MMCME2_ADV_TX_PLL/CLKOUT3
                         net (fo=1, routed)           1.581    35.283    Inst_system_clocks/clk_ipb_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    35.374 r  Inst_system_clocks/bufgipb/O
                         net (fo=593, routed)         1.598    36.972    master_fir_i/clk
    SLICE_X13Y125        FDCE                                         r  master_fir_i/p_data_reg[2][28]/C
                         clock pessimism              0.186    37.159    
                         clock uncertainty           -0.101    37.057    
    SLICE_X13Y125        FDCE (Recov_fdce_C_CLR)     -0.405    36.652    master_fir_i/p_data_reg[2][28]
  -------------------------------------------------------------------
                         required time                         36.652    
                         arrival time                         -13.208    
  -------------------------------------------------------------------
                         slack                                 23.444    

Slack (MET) :             23.447ns  (required time - arrival time)
  Source:                 Inst_system_clocks/rst_ipb_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_ipb_i  {rise@0.000ns fall@16.000ns period=32.000ns})
  Destination:            master_fir_i/p_data_reg[2][25]/CLR
                            (recovery check against rising-edge clock clk_ipb_i  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            32.000ns  (clk_ipb_i rise@32.000ns - clk_ipb_i rise@0.000ns)
  Data Path Delay:        8.101ns  (logic 0.518ns (6.394%)  route 7.583ns (93.606%))
  Logic Levels:           0  
  Clock Path Skew:        0.054ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.975ns = ( 36.975 - 32.000 ) 
    Source Clock Delay      (SCD):    5.107ns
    Clock Pessimism Removal (CPR):    0.186ns
  Clock Uncertainty:      0.101ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.190ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_ipb_i rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000     0.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.577     5.129    Inst_system_clocks/sysclk_p
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.333     1.796 r  Inst_system_clocks/MMCME2_ADV_TX_PLL/CLKOUT3
                         net (fo=1, routed)           1.661     3.457    Inst_system_clocks/clk_ipb_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.553 r  Inst_system_clocks/bufgipb/O
                         net (fo=593, routed)         1.554     5.107    Inst_system_clocks/clko_ipb
    SLICE_X50Y85         FDRE                                         r  Inst_system_clocks/rst_ipb_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y85         FDRE (Prop_fdre_C_Q)         0.518     5.625 f  Inst_system_clocks/rst_ipb_reg/Q
                         net (fo=199, routed)         7.583    13.208    master_fir_i/rst
    SLICE_X13Y127        FDCE                                         f  master_fir_i/p_data_reg[2][25]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_ipb_i rise edge)
                                                     32.000    32.000 r  
    E3                                                0.000    32.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000    32.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         1.418    33.418 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           1.862    35.280    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    35.371 r  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.460    36.832    Inst_system_clocks/sysclk_p
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.129    33.702 r  Inst_system_clocks/MMCME2_ADV_TX_PLL/CLKOUT3
                         net (fo=1, routed)           1.581    35.283    Inst_system_clocks/clk_ipb_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    35.374 r  Inst_system_clocks/bufgipb/O
                         net (fo=593, routed)         1.601    36.975    master_fir_i/clk
    SLICE_X13Y127        FDCE                                         r  master_fir_i/p_data_reg[2][25]/C
                         clock pessimism              0.186    37.162    
                         clock uncertainty           -0.101    37.060    
    SLICE_X13Y127        FDCE (Recov_fdce_C_CLR)     -0.405    36.655    master_fir_i/p_data_reg[2][25]
  -------------------------------------------------------------------
                         required time                         36.655    
                         arrival time                         -13.208    
  -------------------------------------------------------------------
                         slack                                 23.447    

Slack (MET) :             23.447ns  (required time - arrival time)
  Source:                 Inst_system_clocks/rst_ipb_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_ipb_i  {rise@0.000ns fall@16.000ns period=32.000ns})
  Destination:            master_fir_i/p_data_reg[3][21]/CLR
                            (recovery check against rising-edge clock clk_ipb_i  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            32.000ns  (clk_ipb_i rise@32.000ns - clk_ipb_i rise@0.000ns)
  Data Path Delay:        8.101ns  (logic 0.518ns (6.394%)  route 7.583ns (93.606%))
  Logic Levels:           0  
  Clock Path Skew:        0.054ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.975ns = ( 36.975 - 32.000 ) 
    Source Clock Delay      (SCD):    5.107ns
    Clock Pessimism Removal (CPR):    0.186ns
  Clock Uncertainty:      0.101ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.190ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_ipb_i rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000     0.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.577     5.129    Inst_system_clocks/sysclk_p
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.333     1.796 r  Inst_system_clocks/MMCME2_ADV_TX_PLL/CLKOUT3
                         net (fo=1, routed)           1.661     3.457    Inst_system_clocks/clk_ipb_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.553 r  Inst_system_clocks/bufgipb/O
                         net (fo=593, routed)         1.554     5.107    Inst_system_clocks/clko_ipb
    SLICE_X50Y85         FDRE                                         r  Inst_system_clocks/rst_ipb_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y85         FDRE (Prop_fdre_C_Q)         0.518     5.625 f  Inst_system_clocks/rst_ipb_reg/Q
                         net (fo=199, routed)         7.583    13.208    master_fir_i/rst
    SLICE_X13Y127        FDCE                                         f  master_fir_i/p_data_reg[3][21]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_ipb_i rise edge)
                                                     32.000    32.000 r  
    E3                                                0.000    32.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000    32.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         1.418    33.418 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           1.862    35.280    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    35.371 r  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.460    36.832    Inst_system_clocks/sysclk_p
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.129    33.702 r  Inst_system_clocks/MMCME2_ADV_TX_PLL/CLKOUT3
                         net (fo=1, routed)           1.581    35.283    Inst_system_clocks/clk_ipb_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    35.374 r  Inst_system_clocks/bufgipb/O
                         net (fo=593, routed)         1.601    36.975    master_fir_i/clk
    SLICE_X13Y127        FDCE                                         r  master_fir_i/p_data_reg[3][21]/C
                         clock pessimism              0.186    37.162    
                         clock uncertainty           -0.101    37.060    
    SLICE_X13Y127        FDCE (Recov_fdce_C_CLR)     -0.405    36.655    master_fir_i/p_data_reg[3][21]
  -------------------------------------------------------------------
                         required time                         36.655    
                         arrival time                         -13.208    
  -------------------------------------------------------------------
                         slack                                 23.447    

Slack (MET) :             23.497ns  (required time - arrival time)
  Source:                 Inst_system_clocks/rst_ipb_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_ipb_i  {rise@0.000ns fall@16.000ns period=32.000ns})
  Destination:            master_fir_i/p_data_reg[2][27]/CLR
                            (recovery check against rising-edge clock clk_ipb_i  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            32.000ns  (clk_ipb_i rise@32.000ns - clk_ipb_i rise@0.000ns)
  Data Path Delay:        8.136ns  (logic 0.518ns (6.367%)  route 7.618ns (93.633%))
  Logic Levels:           0  
  Clock Path Skew:        0.053ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.974ns = ( 36.974 - 32.000 ) 
    Source Clock Delay      (SCD):    5.107ns
    Clock Pessimism Removal (CPR):    0.186ns
  Clock Uncertainty:      0.101ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.190ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_ipb_i rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000     0.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.577     5.129    Inst_system_clocks/sysclk_p
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.333     1.796 r  Inst_system_clocks/MMCME2_ADV_TX_PLL/CLKOUT3
                         net (fo=1, routed)           1.661     3.457    Inst_system_clocks/clk_ipb_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.553 r  Inst_system_clocks/bufgipb/O
                         net (fo=593, routed)         1.554     5.107    Inst_system_clocks/clko_ipb
    SLICE_X50Y85         FDRE                                         r  Inst_system_clocks/rst_ipb_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y85         FDRE (Prop_fdre_C_Q)         0.518     5.625 f  Inst_system_clocks/rst_ipb_reg/Q
                         net (fo=199, routed)         7.618    13.243    master_fir_i/rst
    SLICE_X12Y123        FDCE                                         f  master_fir_i/p_data_reg[2][27]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_ipb_i rise edge)
                                                     32.000    32.000 r  
    E3                                                0.000    32.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000    32.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         1.418    33.418 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           1.862    35.280    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    35.371 r  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.460    36.832    Inst_system_clocks/sysclk_p
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.129    33.702 r  Inst_system_clocks/MMCME2_ADV_TX_PLL/CLKOUT3
                         net (fo=1, routed)           1.581    35.283    Inst_system_clocks/clk_ipb_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    35.374 r  Inst_system_clocks/bufgipb/O
                         net (fo=593, routed)         1.600    36.974    master_fir_i/clk
    SLICE_X12Y123        FDCE                                         r  master_fir_i/p_data_reg[2][27]/C
                         clock pessimism              0.186    37.161    
                         clock uncertainty           -0.101    37.059    
    SLICE_X12Y123        FDCE (Recov_fdce_C_CLR)     -0.319    36.740    master_fir_i/p_data_reg[2][27]
  -------------------------------------------------------------------
                         required time                         36.740    
                         arrival time                         -13.243    
  -------------------------------------------------------------------
                         slack                                 23.497    

Slack (MET) :             23.497ns  (required time - arrival time)
  Source:                 Inst_system_clocks/rst_ipb_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_ipb_i  {rise@0.000ns fall@16.000ns period=32.000ns})
  Destination:            master_fir_i/p_data_reg[2][30]/CLR
                            (recovery check against rising-edge clock clk_ipb_i  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            32.000ns  (clk_ipb_i rise@32.000ns - clk_ipb_i rise@0.000ns)
  Data Path Delay:        8.136ns  (logic 0.518ns (6.367%)  route 7.618ns (93.633%))
  Logic Levels:           0  
  Clock Path Skew:        0.053ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.974ns = ( 36.974 - 32.000 ) 
    Source Clock Delay      (SCD):    5.107ns
    Clock Pessimism Removal (CPR):    0.186ns
  Clock Uncertainty:      0.101ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.190ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_ipb_i rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000     0.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.577     5.129    Inst_system_clocks/sysclk_p
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.333     1.796 r  Inst_system_clocks/MMCME2_ADV_TX_PLL/CLKOUT3
                         net (fo=1, routed)           1.661     3.457    Inst_system_clocks/clk_ipb_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.553 r  Inst_system_clocks/bufgipb/O
                         net (fo=593, routed)         1.554     5.107    Inst_system_clocks/clko_ipb
    SLICE_X50Y85         FDRE                                         r  Inst_system_clocks/rst_ipb_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y85         FDRE (Prop_fdre_C_Q)         0.518     5.625 f  Inst_system_clocks/rst_ipb_reg/Q
                         net (fo=199, routed)         7.618    13.243    master_fir_i/rst
    SLICE_X12Y123        FDCE                                         f  master_fir_i/p_data_reg[2][30]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_ipb_i rise edge)
                                                     32.000    32.000 r  
    E3                                                0.000    32.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000    32.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         1.418    33.418 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           1.862    35.280    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    35.371 r  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.460    36.832    Inst_system_clocks/sysclk_p
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.129    33.702 r  Inst_system_clocks/MMCME2_ADV_TX_PLL/CLKOUT3
                         net (fo=1, routed)           1.581    35.283    Inst_system_clocks/clk_ipb_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    35.374 r  Inst_system_clocks/bufgipb/O
                         net (fo=593, routed)         1.600    36.974    master_fir_i/clk
    SLICE_X12Y123        FDCE                                         r  master_fir_i/p_data_reg[2][30]/C
                         clock pessimism              0.186    37.161    
                         clock uncertainty           -0.101    37.059    
    SLICE_X12Y123        FDCE (Recov_fdce_C_CLR)     -0.319    36.740    master_fir_i/p_data_reg[2][30]
  -------------------------------------------------------------------
                         required time                         36.740    
                         arrival time                         -13.243    
  -------------------------------------------------------------------
                         slack                                 23.497    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.327ns  (arrival time - required time)
  Source:                 Inst_system_clocks/rst_ipb_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_ipb_i  {rise@0.000ns fall@16.000ns period=32.000ns})
  Destination:            master_fir_i/samples_reg[10]/CLR
                            (removal check against rising-edge clock clk_ipb_i  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_ipb_i rise@0.000ns - clk_ipb_i rise@0.000ns)
  Data Path Delay:        1.617ns  (logic 0.164ns (10.145%)  route 1.453ns (89.855%))
  Logic Levels:           0  
  Clock Path Skew:        0.356ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.081ns
    Source Clock Delay      (SCD):    1.475ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_ipb_i rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000     0.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=22, routed)          0.551     1.464    Inst_system_clocks/sysclk_p
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.061     0.404 r  Inst_system_clocks/MMCME2_ADV_TX_PLL/CLKOUT3
                         net (fo=1, routed)           0.486     0.890    Inst_system_clocks/clk_ipb_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.916 r  Inst_system_clocks/bufgipb/O
                         net (fo=593, routed)         0.560     1.475    Inst_system_clocks/clko_ipb
    SLICE_X50Y85         FDRE                                         r  Inst_system_clocks/rst_ipb_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y85         FDRE (Prop_fdre_C_Q)         0.164     1.639 f  Inst_system_clocks/rst_ipb_reg/Q
                         net (fo=199, routed)         1.453     3.092    master_fir_i/rst
    SLICE_X14Y100        FDCE                                         f  master_fir_i/samples_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_ipb_i rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000     0.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=22, routed)          0.819     1.977    Inst_system_clocks/sysclk_p
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.375     0.602 r  Inst_system_clocks/MMCME2_ADV_TX_PLL/CLKOUT3
                         net (fo=1, routed)           0.530     1.131    Inst_system_clocks/clk_ipb_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.160 r  Inst_system_clocks/bufgipb/O
                         net (fo=593, routed)         0.921     2.081    master_fir_i/clk
    SLICE_X14Y100        FDCE                                         r  master_fir_i/samples_reg[10]/C
                         clock pessimism             -0.250     1.832    
    SLICE_X14Y100        FDCE (Remov_fdce_C_CLR)     -0.067     1.765    master_fir_i/samples_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.765    
                         arrival time                           3.092    
  -------------------------------------------------------------------
                         slack                                  1.327    

Slack (MET) :             1.327ns  (arrival time - required time)
  Source:                 Inst_system_clocks/rst_ipb_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_ipb_i  {rise@0.000ns fall@16.000ns period=32.000ns})
  Destination:            master_fir_i/samples_reg[11]/CLR
                            (removal check against rising-edge clock clk_ipb_i  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_ipb_i rise@0.000ns - clk_ipb_i rise@0.000ns)
  Data Path Delay:        1.617ns  (logic 0.164ns (10.145%)  route 1.453ns (89.855%))
  Logic Levels:           0  
  Clock Path Skew:        0.356ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.081ns
    Source Clock Delay      (SCD):    1.475ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_ipb_i rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000     0.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=22, routed)          0.551     1.464    Inst_system_clocks/sysclk_p
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.061     0.404 r  Inst_system_clocks/MMCME2_ADV_TX_PLL/CLKOUT3
                         net (fo=1, routed)           0.486     0.890    Inst_system_clocks/clk_ipb_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.916 r  Inst_system_clocks/bufgipb/O
                         net (fo=593, routed)         0.560     1.475    Inst_system_clocks/clko_ipb
    SLICE_X50Y85         FDRE                                         r  Inst_system_clocks/rst_ipb_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y85         FDRE (Prop_fdre_C_Q)         0.164     1.639 f  Inst_system_clocks/rst_ipb_reg/Q
                         net (fo=199, routed)         1.453     3.092    master_fir_i/rst
    SLICE_X14Y100        FDCE                                         f  master_fir_i/samples_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_ipb_i rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000     0.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=22, routed)          0.819     1.977    Inst_system_clocks/sysclk_p
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.375     0.602 r  Inst_system_clocks/MMCME2_ADV_TX_PLL/CLKOUT3
                         net (fo=1, routed)           0.530     1.131    Inst_system_clocks/clk_ipb_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.160 r  Inst_system_clocks/bufgipb/O
                         net (fo=593, routed)         0.921     2.081    master_fir_i/clk
    SLICE_X14Y100        FDCE                                         r  master_fir_i/samples_reg[11]/C
                         clock pessimism             -0.250     1.832    
    SLICE_X14Y100        FDCE (Remov_fdce_C_CLR)     -0.067     1.765    master_fir_i/samples_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.765    
                         arrival time                           3.092    
  -------------------------------------------------------------------
                         slack                                  1.327    

Slack (MET) :             1.327ns  (arrival time - required time)
  Source:                 Inst_system_clocks/rst_ipb_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_ipb_i  {rise@0.000ns fall@16.000ns period=32.000ns})
  Destination:            master_fir_i/samples_reg[18]/CLR
                            (removal check against rising-edge clock clk_ipb_i  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_ipb_i rise@0.000ns - clk_ipb_i rise@0.000ns)
  Data Path Delay:        1.617ns  (logic 0.164ns (10.145%)  route 1.453ns (89.855%))
  Logic Levels:           0  
  Clock Path Skew:        0.356ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.081ns
    Source Clock Delay      (SCD):    1.475ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_ipb_i rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000     0.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=22, routed)          0.551     1.464    Inst_system_clocks/sysclk_p
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.061     0.404 r  Inst_system_clocks/MMCME2_ADV_TX_PLL/CLKOUT3
                         net (fo=1, routed)           0.486     0.890    Inst_system_clocks/clk_ipb_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.916 r  Inst_system_clocks/bufgipb/O
                         net (fo=593, routed)         0.560     1.475    Inst_system_clocks/clko_ipb
    SLICE_X50Y85         FDRE                                         r  Inst_system_clocks/rst_ipb_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y85         FDRE (Prop_fdre_C_Q)         0.164     1.639 f  Inst_system_clocks/rst_ipb_reg/Q
                         net (fo=199, routed)         1.453     3.092    master_fir_i/rst
    SLICE_X14Y100        FDCE                                         f  master_fir_i/samples_reg[18]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_ipb_i rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000     0.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=22, routed)          0.819     1.977    Inst_system_clocks/sysclk_p
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.375     0.602 r  Inst_system_clocks/MMCME2_ADV_TX_PLL/CLKOUT3
                         net (fo=1, routed)           0.530     1.131    Inst_system_clocks/clk_ipb_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.160 r  Inst_system_clocks/bufgipb/O
                         net (fo=593, routed)         0.921     2.081    master_fir_i/clk
    SLICE_X14Y100        FDCE                                         r  master_fir_i/samples_reg[18]/C
                         clock pessimism             -0.250     1.832    
    SLICE_X14Y100        FDCE (Remov_fdce_C_CLR)     -0.067     1.765    master_fir_i/samples_reg[18]
  -------------------------------------------------------------------
                         required time                         -1.765    
                         arrival time                           3.092    
  -------------------------------------------------------------------
                         slack                                  1.327    

Slack (MET) :             1.327ns  (arrival time - required time)
  Source:                 Inst_system_clocks/rst_ipb_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_ipb_i  {rise@0.000ns fall@16.000ns period=32.000ns})
  Destination:            master_fir_i/samples_reg[31]/CLR
                            (removal check against rising-edge clock clk_ipb_i  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_ipb_i rise@0.000ns - clk_ipb_i rise@0.000ns)
  Data Path Delay:        1.617ns  (logic 0.164ns (10.145%)  route 1.453ns (89.855%))
  Logic Levels:           0  
  Clock Path Skew:        0.356ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.081ns
    Source Clock Delay      (SCD):    1.475ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_ipb_i rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000     0.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=22, routed)          0.551     1.464    Inst_system_clocks/sysclk_p
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.061     0.404 r  Inst_system_clocks/MMCME2_ADV_TX_PLL/CLKOUT3
                         net (fo=1, routed)           0.486     0.890    Inst_system_clocks/clk_ipb_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.916 r  Inst_system_clocks/bufgipb/O
                         net (fo=593, routed)         0.560     1.475    Inst_system_clocks/clko_ipb
    SLICE_X50Y85         FDRE                                         r  Inst_system_clocks/rst_ipb_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y85         FDRE (Prop_fdre_C_Q)         0.164     1.639 f  Inst_system_clocks/rst_ipb_reg/Q
                         net (fo=199, routed)         1.453     3.092    master_fir_i/rst
    SLICE_X14Y100        FDCE                                         f  master_fir_i/samples_reg[31]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_ipb_i rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000     0.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=22, routed)          0.819     1.977    Inst_system_clocks/sysclk_p
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.375     0.602 r  Inst_system_clocks/MMCME2_ADV_TX_PLL/CLKOUT3
                         net (fo=1, routed)           0.530     1.131    Inst_system_clocks/clk_ipb_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.160 r  Inst_system_clocks/bufgipb/O
                         net (fo=593, routed)         0.921     2.081    master_fir_i/clk
    SLICE_X14Y100        FDCE                                         r  master_fir_i/samples_reg[31]/C
                         clock pessimism             -0.250     1.832    
    SLICE_X14Y100        FDCE (Remov_fdce_C_CLR)     -0.067     1.765    master_fir_i/samples_reg[31]
  -------------------------------------------------------------------
                         required time                         -1.765    
                         arrival time                           3.092    
  -------------------------------------------------------------------
                         slack                                  1.327    

Slack (MET) :             1.328ns  (arrival time - required time)
  Source:                 Inst_system_clocks/rst_ipb_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_ipb_i  {rise@0.000ns fall@16.000ns period=32.000ns})
  Destination:            master_fir_i/samples_reg[12]/CLR
                            (removal check against rising-edge clock clk_ipb_i  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_ipb_i rise@0.000ns - clk_ipb_i rise@0.000ns)
  Data Path Delay:        1.617ns  (logic 0.164ns (10.141%)  route 1.453ns (89.859%))
  Logic Levels:           0  
  Clock Path Skew:        0.356ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.081ns
    Source Clock Delay      (SCD):    1.475ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_ipb_i rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000     0.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=22, routed)          0.551     1.464    Inst_system_clocks/sysclk_p
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.061     0.404 r  Inst_system_clocks/MMCME2_ADV_TX_PLL/CLKOUT3
                         net (fo=1, routed)           0.486     0.890    Inst_system_clocks/clk_ipb_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.916 r  Inst_system_clocks/bufgipb/O
                         net (fo=593, routed)         0.560     1.475    Inst_system_clocks/clko_ipb
    SLICE_X50Y85         FDRE                                         r  Inst_system_clocks/rst_ipb_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y85         FDRE (Prop_fdre_C_Q)         0.164     1.639 f  Inst_system_clocks/rst_ipb_reg/Q
                         net (fo=199, routed)         1.453     3.093    master_fir_i/rst
    SLICE_X14Y101        FDCE                                         f  master_fir_i/samples_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_ipb_i rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000     0.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=22, routed)          0.819     1.977    Inst_system_clocks/sysclk_p
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.375     0.602 r  Inst_system_clocks/MMCME2_ADV_TX_PLL/CLKOUT3
                         net (fo=1, routed)           0.530     1.131    Inst_system_clocks/clk_ipb_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.160 r  Inst_system_clocks/bufgipb/O
                         net (fo=593, routed)         0.921     2.081    master_fir_i/clk
    SLICE_X14Y101        FDCE                                         r  master_fir_i/samples_reg[12]/C
                         clock pessimism             -0.250     1.832    
    SLICE_X14Y101        FDCE (Remov_fdce_C_CLR)     -0.067     1.765    master_fir_i/samples_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.765    
                         arrival time                           3.093    
  -------------------------------------------------------------------
                         slack                                  1.328    

Slack (MET) :             1.328ns  (arrival time - required time)
  Source:                 Inst_system_clocks/rst_ipb_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_ipb_i  {rise@0.000ns fall@16.000ns period=32.000ns})
  Destination:            master_fir_i/samples_reg[13]/CLR
                            (removal check against rising-edge clock clk_ipb_i  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_ipb_i rise@0.000ns - clk_ipb_i rise@0.000ns)
  Data Path Delay:        1.617ns  (logic 0.164ns (10.141%)  route 1.453ns (89.859%))
  Logic Levels:           0  
  Clock Path Skew:        0.356ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.081ns
    Source Clock Delay      (SCD):    1.475ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_ipb_i rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000     0.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=22, routed)          0.551     1.464    Inst_system_clocks/sysclk_p
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.061     0.404 r  Inst_system_clocks/MMCME2_ADV_TX_PLL/CLKOUT3
                         net (fo=1, routed)           0.486     0.890    Inst_system_clocks/clk_ipb_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.916 r  Inst_system_clocks/bufgipb/O
                         net (fo=593, routed)         0.560     1.475    Inst_system_clocks/clko_ipb
    SLICE_X50Y85         FDRE                                         r  Inst_system_clocks/rst_ipb_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y85         FDRE (Prop_fdre_C_Q)         0.164     1.639 f  Inst_system_clocks/rst_ipb_reg/Q
                         net (fo=199, routed)         1.453     3.093    master_fir_i/rst
    SLICE_X14Y101        FDCE                                         f  master_fir_i/samples_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_ipb_i rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000     0.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=22, routed)          0.819     1.977    Inst_system_clocks/sysclk_p
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.375     0.602 r  Inst_system_clocks/MMCME2_ADV_TX_PLL/CLKOUT3
                         net (fo=1, routed)           0.530     1.131    Inst_system_clocks/clk_ipb_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.160 r  Inst_system_clocks/bufgipb/O
                         net (fo=593, routed)         0.921     2.081    master_fir_i/clk
    SLICE_X14Y101        FDCE                                         r  master_fir_i/samples_reg[13]/C
                         clock pessimism             -0.250     1.832    
    SLICE_X14Y101        FDCE (Remov_fdce_C_CLR)     -0.067     1.765    master_fir_i/samples_reg[13]
  -------------------------------------------------------------------
                         required time                         -1.765    
                         arrival time                           3.093    
  -------------------------------------------------------------------
                         slack                                  1.328    

Slack (MET) :             1.328ns  (arrival time - required time)
  Source:                 Inst_system_clocks/rst_ipb_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_ipb_i  {rise@0.000ns fall@16.000ns period=32.000ns})
  Destination:            master_fir_i/samples_reg[15]/CLR
                            (removal check against rising-edge clock clk_ipb_i  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_ipb_i rise@0.000ns - clk_ipb_i rise@0.000ns)
  Data Path Delay:        1.617ns  (logic 0.164ns (10.141%)  route 1.453ns (89.859%))
  Logic Levels:           0  
  Clock Path Skew:        0.356ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.081ns
    Source Clock Delay      (SCD):    1.475ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_ipb_i rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000     0.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=22, routed)          0.551     1.464    Inst_system_clocks/sysclk_p
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.061     0.404 r  Inst_system_clocks/MMCME2_ADV_TX_PLL/CLKOUT3
                         net (fo=1, routed)           0.486     0.890    Inst_system_clocks/clk_ipb_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.916 r  Inst_system_clocks/bufgipb/O
                         net (fo=593, routed)         0.560     1.475    Inst_system_clocks/clko_ipb
    SLICE_X50Y85         FDRE                                         r  Inst_system_clocks/rst_ipb_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y85         FDRE (Prop_fdre_C_Q)         0.164     1.639 f  Inst_system_clocks/rst_ipb_reg/Q
                         net (fo=199, routed)         1.453     3.093    master_fir_i/rst
    SLICE_X14Y101        FDCE                                         f  master_fir_i/samples_reg[15]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_ipb_i rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000     0.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=22, routed)          0.819     1.977    Inst_system_clocks/sysclk_p
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.375     0.602 r  Inst_system_clocks/MMCME2_ADV_TX_PLL/CLKOUT3
                         net (fo=1, routed)           0.530     1.131    Inst_system_clocks/clk_ipb_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.160 r  Inst_system_clocks/bufgipb/O
                         net (fo=593, routed)         0.921     2.081    master_fir_i/clk
    SLICE_X14Y101        FDCE                                         r  master_fir_i/samples_reg[15]/C
                         clock pessimism             -0.250     1.832    
    SLICE_X14Y101        FDCE (Remov_fdce_C_CLR)     -0.067     1.765    master_fir_i/samples_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.765    
                         arrival time                           3.093    
  -------------------------------------------------------------------
                         slack                                  1.328    

Slack (MET) :             1.328ns  (arrival time - required time)
  Source:                 Inst_system_clocks/rst_ipb_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_ipb_i  {rise@0.000ns fall@16.000ns period=32.000ns})
  Destination:            master_fir_i/samples_reg[19]/CLR
                            (removal check against rising-edge clock clk_ipb_i  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_ipb_i rise@0.000ns - clk_ipb_i rise@0.000ns)
  Data Path Delay:        1.617ns  (logic 0.164ns (10.141%)  route 1.453ns (89.859%))
  Logic Levels:           0  
  Clock Path Skew:        0.356ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.081ns
    Source Clock Delay      (SCD):    1.475ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_ipb_i rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000     0.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=22, routed)          0.551     1.464    Inst_system_clocks/sysclk_p
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.061     0.404 r  Inst_system_clocks/MMCME2_ADV_TX_PLL/CLKOUT3
                         net (fo=1, routed)           0.486     0.890    Inst_system_clocks/clk_ipb_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.916 r  Inst_system_clocks/bufgipb/O
                         net (fo=593, routed)         0.560     1.475    Inst_system_clocks/clko_ipb
    SLICE_X50Y85         FDRE                                         r  Inst_system_clocks/rst_ipb_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y85         FDRE (Prop_fdre_C_Q)         0.164     1.639 f  Inst_system_clocks/rst_ipb_reg/Q
                         net (fo=199, routed)         1.453     3.093    master_fir_i/rst
    SLICE_X14Y101        FDCE                                         f  master_fir_i/samples_reg[19]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_ipb_i rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000     0.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=22, routed)          0.819     1.977    Inst_system_clocks/sysclk_p
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.375     0.602 r  Inst_system_clocks/MMCME2_ADV_TX_PLL/CLKOUT3
                         net (fo=1, routed)           0.530     1.131    Inst_system_clocks/clk_ipb_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.160 r  Inst_system_clocks/bufgipb/O
                         net (fo=593, routed)         0.921     2.081    master_fir_i/clk
    SLICE_X14Y101        FDCE                                         r  master_fir_i/samples_reg[19]/C
                         clock pessimism             -0.250     1.832    
    SLICE_X14Y101        FDCE (Remov_fdce_C_CLR)     -0.067     1.765    master_fir_i/samples_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.765    
                         arrival time                           3.093    
  -------------------------------------------------------------------
                         slack                                  1.328    

Slack (MET) :             1.328ns  (arrival time - required time)
  Source:                 Inst_system_clocks/rst_ipb_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_ipb_i  {rise@0.000ns fall@16.000ns period=32.000ns})
  Destination:            master_fir_i/samples_reg[20]/CLR
                            (removal check against rising-edge clock clk_ipb_i  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_ipb_i rise@0.000ns - clk_ipb_i rise@0.000ns)
  Data Path Delay:        1.617ns  (logic 0.164ns (10.141%)  route 1.453ns (89.859%))
  Logic Levels:           0  
  Clock Path Skew:        0.356ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.081ns
    Source Clock Delay      (SCD):    1.475ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_ipb_i rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000     0.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=22, routed)          0.551     1.464    Inst_system_clocks/sysclk_p
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.061     0.404 r  Inst_system_clocks/MMCME2_ADV_TX_PLL/CLKOUT3
                         net (fo=1, routed)           0.486     0.890    Inst_system_clocks/clk_ipb_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.916 r  Inst_system_clocks/bufgipb/O
                         net (fo=593, routed)         0.560     1.475    Inst_system_clocks/clko_ipb
    SLICE_X50Y85         FDRE                                         r  Inst_system_clocks/rst_ipb_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y85         FDRE (Prop_fdre_C_Q)         0.164     1.639 f  Inst_system_clocks/rst_ipb_reg/Q
                         net (fo=199, routed)         1.453     3.093    master_fir_i/rst
    SLICE_X14Y101        FDCE                                         f  master_fir_i/samples_reg[20]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_ipb_i rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000     0.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=22, routed)          0.819     1.977    Inst_system_clocks/sysclk_p
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.375     0.602 r  Inst_system_clocks/MMCME2_ADV_TX_PLL/CLKOUT3
                         net (fo=1, routed)           0.530     1.131    Inst_system_clocks/clk_ipb_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.160 r  Inst_system_clocks/bufgipb/O
                         net (fo=593, routed)         0.921     2.081    master_fir_i/clk
    SLICE_X14Y101        FDCE                                         r  master_fir_i/samples_reg[20]/C
                         clock pessimism             -0.250     1.832    
    SLICE_X14Y101        FDCE (Remov_fdce_C_CLR)     -0.067     1.765    master_fir_i/samples_reg[20]
  -------------------------------------------------------------------
                         required time                         -1.765    
                         arrival time                           3.093    
  -------------------------------------------------------------------
                         slack                                  1.328    

Slack (MET) :             1.328ns  (arrival time - required time)
  Source:                 Inst_system_clocks/rst_ipb_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_ipb_i  {rise@0.000ns fall@16.000ns period=32.000ns})
  Destination:            master_fir_i/samples_reg[30]/CLR
                            (removal check against rising-edge clock clk_ipb_i  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_ipb_i rise@0.000ns - clk_ipb_i rise@0.000ns)
  Data Path Delay:        1.617ns  (logic 0.164ns (10.141%)  route 1.453ns (89.859%))
  Logic Levels:           0  
  Clock Path Skew:        0.356ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.081ns
    Source Clock Delay      (SCD):    1.475ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_ipb_i rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000     0.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=22, routed)          0.551     1.464    Inst_system_clocks/sysclk_p
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.061     0.404 r  Inst_system_clocks/MMCME2_ADV_TX_PLL/CLKOUT3
                         net (fo=1, routed)           0.486     0.890    Inst_system_clocks/clk_ipb_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.916 r  Inst_system_clocks/bufgipb/O
                         net (fo=593, routed)         0.560     1.475    Inst_system_clocks/clko_ipb
    SLICE_X50Y85         FDRE                                         r  Inst_system_clocks/rst_ipb_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y85         FDRE (Prop_fdre_C_Q)         0.164     1.639 f  Inst_system_clocks/rst_ipb_reg/Q
                         net (fo=199, routed)         1.453     3.093    master_fir_i/rst
    SLICE_X14Y101        FDCE                                         f  master_fir_i/samples_reg[30]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_ipb_i rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000     0.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=22, routed)          0.819     1.977    Inst_system_clocks/sysclk_p
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.375     0.602 r  Inst_system_clocks/MMCME2_ADV_TX_PLL/CLKOUT3
                         net (fo=1, routed)           0.530     1.131    Inst_system_clocks/clk_ipb_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.160 r  Inst_system_clocks/bufgipb/O
                         net (fo=593, routed)         0.921     2.081    master_fir_i/clk
    SLICE_X14Y101        FDCE                                         r  master_fir_i/samples_reg[30]/C
                         clock pessimism             -0.250     1.832    
    SLICE_X14Y101        FDCE (Remov_fdce_C_CLR)     -0.067     1.765    master_fir_i/samples_reg[30]
  -------------------------------------------------------------------
                         required time                         -1.765    
                         arrival time                           3.093    
  -------------------------------------------------------------------
                         slack                                  1.328    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_rx
  To Clock:  clk_rx

Setup :            0  Failing Endpoints,  Worst Slack       38.029ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.427ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             38.029ns  (required time - arrival time)
  Source:                 eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rx_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_rx  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            eth_mac_block_1/rx_mac_reset_gen/reset_sync0/PRE
                            (recovery check against rising-edge clock clk_rx  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_rx rise@40.000ns - clk_rx rise@0.000ns)
  Data Path Delay:        1.557ns  (logic 0.456ns (29.287%)  route 1.101ns (70.713%))
  Logic Levels:           0  
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.114ns = ( 43.114 - 40.000 ) 
    Source Clock Delay      (SCD):    3.281ns
    Clock Pessimism Removal (CPR):    0.149ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_rx rise edge)     0.000     0.000 r  
    F15                                               0.000     0.000 r  mii_rx_clk_i (IN)
                         net (fo=0)                   0.000     0.000    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk
    F15                  IBUF (Prop_ibuf_I_O)         1.482     1.482 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk_ibuf_i/O
                         net (fo=1, routed)           0.500     1.982    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk_ibuf
    BUFR_X0Y4            BUFR (Prop_bufr_I_O)         0.511     2.493 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/bufr_mii_rx_clk/O
                         net (fo=565, routed)         0.788     3.281    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rx_axi_clk
    SLICE_X13Y72         FDRE                                         r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rx_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y72         FDRE (Prop_fdre_C_Q)         0.456     3.737 f  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rx_reset_reg/Q
                         net (fo=213, routed)         1.101     4.838    eth_mac_block_1/rx_mac_reset_gen/reset_in
    SLICE_X14Y68         FDPE                                         f  eth_mac_block_1/rx_mac_reset_gen/reset_sync0/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_rx rise edge)    40.000    40.000 r  
    F15                                               0.000    40.000 r  mii_rx_clk_i (IN)
                         net (fo=0)                   0.000    40.000    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk
    F15                  IBUF (Prop_ibuf_I_O)         1.412    41.412 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk_ibuf_i/O
                         net (fo=1, routed)           0.459    41.871    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk_ibuf
    BUFR_X0Y4            BUFR (Prop_bufr_I_O)         0.486    42.356 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/bufr_mii_rx_clk/O
                         net (fo=565, routed)         0.758    43.114    eth_mac_block_1/rx_mac_reset_gen/clk
    SLICE_X14Y68         FDPE                                         r  eth_mac_block_1/rx_mac_reset_gen/reset_sync0/C
                         clock pessimism              0.149    43.263    
                         clock uncertainty           -0.035    43.228    
    SLICE_X14Y68         FDPE (Recov_fdpe_C_PRE)     -0.361    42.867    eth_mac_block_1/rx_mac_reset_gen/reset_sync0
  -------------------------------------------------------------------
                         required time                         42.867    
                         arrival time                          -4.838    
  -------------------------------------------------------------------
                         slack                                 38.029    

Slack (MET) :             38.029ns  (required time - arrival time)
  Source:                 eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rx_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_rx  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            eth_mac_block_1/rx_mac_reset_gen/reset_sync3/PRE
                            (recovery check against rising-edge clock clk_rx  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_rx rise@40.000ns - clk_rx rise@0.000ns)
  Data Path Delay:        1.557ns  (logic 0.456ns (29.287%)  route 1.101ns (70.713%))
  Logic Levels:           0  
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.114ns = ( 43.114 - 40.000 ) 
    Source Clock Delay      (SCD):    3.281ns
    Clock Pessimism Removal (CPR):    0.149ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_rx rise edge)     0.000     0.000 r  
    F15                                               0.000     0.000 r  mii_rx_clk_i (IN)
                         net (fo=0)                   0.000     0.000    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk
    F15                  IBUF (Prop_ibuf_I_O)         1.482     1.482 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk_ibuf_i/O
                         net (fo=1, routed)           0.500     1.982    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk_ibuf
    BUFR_X0Y4            BUFR (Prop_bufr_I_O)         0.511     2.493 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/bufr_mii_rx_clk/O
                         net (fo=565, routed)         0.788     3.281    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rx_axi_clk
    SLICE_X13Y72         FDRE                                         r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rx_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y72         FDRE (Prop_fdre_C_Q)         0.456     3.737 f  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rx_reset_reg/Q
                         net (fo=213, routed)         1.101     4.838    eth_mac_block_1/rx_mac_reset_gen/reset_in
    SLICE_X14Y68         FDPE                                         f  eth_mac_block_1/rx_mac_reset_gen/reset_sync3/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_rx rise edge)    40.000    40.000 r  
    F15                                               0.000    40.000 r  mii_rx_clk_i (IN)
                         net (fo=0)                   0.000    40.000    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk
    F15                  IBUF (Prop_ibuf_I_O)         1.412    41.412 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk_ibuf_i/O
                         net (fo=1, routed)           0.459    41.871    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk_ibuf
    BUFR_X0Y4            BUFR (Prop_bufr_I_O)         0.486    42.356 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/bufr_mii_rx_clk/O
                         net (fo=565, routed)         0.758    43.114    eth_mac_block_1/rx_mac_reset_gen/clk
    SLICE_X14Y68         FDPE                                         r  eth_mac_block_1/rx_mac_reset_gen/reset_sync3/C
                         clock pessimism              0.149    43.263    
                         clock uncertainty           -0.035    43.228    
    SLICE_X14Y68         FDPE (Recov_fdpe_C_PRE)     -0.361    42.867    eth_mac_block_1/rx_mac_reset_gen/reset_sync3
  -------------------------------------------------------------------
                         required time                         42.867    
                         arrival time                          -4.838    
  -------------------------------------------------------------------
                         slack                                 38.029    

Slack (MET) :             38.071ns  (required time - arrival time)
  Source:                 eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rx_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_rx  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            eth_mac_block_1/rx_mac_reset_gen/reset_sync1/PRE
                            (recovery check against rising-edge clock clk_rx  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_rx rise@40.000ns - clk_rx rise@0.000ns)
  Data Path Delay:        1.557ns  (logic 0.456ns (29.287%)  route 1.101ns (70.713%))
  Logic Levels:           0  
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.114ns = ( 43.114 - 40.000 ) 
    Source Clock Delay      (SCD):    3.281ns
    Clock Pessimism Removal (CPR):    0.149ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_rx rise edge)     0.000     0.000 r  
    F15                                               0.000     0.000 r  mii_rx_clk_i (IN)
                         net (fo=0)                   0.000     0.000    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk
    F15                  IBUF (Prop_ibuf_I_O)         1.482     1.482 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk_ibuf_i/O
                         net (fo=1, routed)           0.500     1.982    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk_ibuf
    BUFR_X0Y4            BUFR (Prop_bufr_I_O)         0.511     2.493 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/bufr_mii_rx_clk/O
                         net (fo=565, routed)         0.788     3.281    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rx_axi_clk
    SLICE_X13Y72         FDRE                                         r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rx_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y72         FDRE (Prop_fdre_C_Q)         0.456     3.737 f  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rx_reset_reg/Q
                         net (fo=213, routed)         1.101     4.838    eth_mac_block_1/rx_mac_reset_gen/reset_in
    SLICE_X14Y68         FDPE                                         f  eth_mac_block_1/rx_mac_reset_gen/reset_sync1/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_rx rise edge)    40.000    40.000 r  
    F15                                               0.000    40.000 r  mii_rx_clk_i (IN)
                         net (fo=0)                   0.000    40.000    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk
    F15                  IBUF (Prop_ibuf_I_O)         1.412    41.412 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk_ibuf_i/O
                         net (fo=1, routed)           0.459    41.871    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk_ibuf
    BUFR_X0Y4            BUFR (Prop_bufr_I_O)         0.486    42.356 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/bufr_mii_rx_clk/O
                         net (fo=565, routed)         0.758    43.114    eth_mac_block_1/rx_mac_reset_gen/clk
    SLICE_X14Y68         FDPE                                         r  eth_mac_block_1/rx_mac_reset_gen/reset_sync1/C
                         clock pessimism              0.149    43.263    
                         clock uncertainty           -0.035    43.228    
    SLICE_X14Y68         FDPE (Recov_fdpe_C_PRE)     -0.319    42.909    eth_mac_block_1/rx_mac_reset_gen/reset_sync1
  -------------------------------------------------------------------
                         required time                         42.909    
                         arrival time                          -4.838    
  -------------------------------------------------------------------
                         slack                                 38.071    

Slack (MET) :             38.071ns  (required time - arrival time)
  Source:                 eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rx_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_rx  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            eth_mac_block_1/rx_mac_reset_gen/reset_sync2/PRE
                            (recovery check against rising-edge clock clk_rx  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_rx rise@40.000ns - clk_rx rise@0.000ns)
  Data Path Delay:        1.557ns  (logic 0.456ns (29.287%)  route 1.101ns (70.713%))
  Logic Levels:           0  
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.114ns = ( 43.114 - 40.000 ) 
    Source Clock Delay      (SCD):    3.281ns
    Clock Pessimism Removal (CPR):    0.149ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_rx rise edge)     0.000     0.000 r  
    F15                                               0.000     0.000 r  mii_rx_clk_i (IN)
                         net (fo=0)                   0.000     0.000    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk
    F15                  IBUF (Prop_ibuf_I_O)         1.482     1.482 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk_ibuf_i/O
                         net (fo=1, routed)           0.500     1.982    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk_ibuf
    BUFR_X0Y4            BUFR (Prop_bufr_I_O)         0.511     2.493 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/bufr_mii_rx_clk/O
                         net (fo=565, routed)         0.788     3.281    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rx_axi_clk
    SLICE_X13Y72         FDRE                                         r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rx_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y72         FDRE (Prop_fdre_C_Q)         0.456     3.737 f  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rx_reset_reg/Q
                         net (fo=213, routed)         1.101     4.838    eth_mac_block_1/rx_mac_reset_gen/reset_in
    SLICE_X14Y68         FDPE                                         f  eth_mac_block_1/rx_mac_reset_gen/reset_sync2/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_rx rise edge)    40.000    40.000 r  
    F15                                               0.000    40.000 r  mii_rx_clk_i (IN)
                         net (fo=0)                   0.000    40.000    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk
    F15                  IBUF (Prop_ibuf_I_O)         1.412    41.412 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk_ibuf_i/O
                         net (fo=1, routed)           0.459    41.871    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk_ibuf
    BUFR_X0Y4            BUFR (Prop_bufr_I_O)         0.486    42.356 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/bufr_mii_rx_clk/O
                         net (fo=565, routed)         0.758    43.114    eth_mac_block_1/rx_mac_reset_gen/clk
    SLICE_X14Y68         FDPE                                         r  eth_mac_block_1/rx_mac_reset_gen/reset_sync2/C
                         clock pessimism              0.149    43.263    
                         clock uncertainty           -0.035    43.228    
    SLICE_X14Y68         FDPE (Recov_fdpe_C_PRE)     -0.319    42.909    eth_mac_block_1/rx_mac_reset_gen/reset_sync2
  -------------------------------------------------------------------
                         required time                         42.909    
                         arrival time                          -4.838    
  -------------------------------------------------------------------
                         slack                                 38.071    

Slack (MET) :             38.071ns  (required time - arrival time)
  Source:                 eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rx_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_rx  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            eth_mac_block_1/rx_mac_reset_gen/reset_sync4/PRE
                            (recovery check against rising-edge clock clk_rx  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_rx rise@40.000ns - clk_rx rise@0.000ns)
  Data Path Delay:        1.557ns  (logic 0.456ns (29.287%)  route 1.101ns (70.713%))
  Logic Levels:           0  
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.114ns = ( 43.114 - 40.000 ) 
    Source Clock Delay      (SCD):    3.281ns
    Clock Pessimism Removal (CPR):    0.149ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_rx rise edge)     0.000     0.000 r  
    F15                                               0.000     0.000 r  mii_rx_clk_i (IN)
                         net (fo=0)                   0.000     0.000    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk
    F15                  IBUF (Prop_ibuf_I_O)         1.482     1.482 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk_ibuf_i/O
                         net (fo=1, routed)           0.500     1.982    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk_ibuf
    BUFR_X0Y4            BUFR (Prop_bufr_I_O)         0.511     2.493 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/bufr_mii_rx_clk/O
                         net (fo=565, routed)         0.788     3.281    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rx_axi_clk
    SLICE_X13Y72         FDRE                                         r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rx_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y72         FDRE (Prop_fdre_C_Q)         0.456     3.737 f  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rx_reset_reg/Q
                         net (fo=213, routed)         1.101     4.838    eth_mac_block_1/rx_mac_reset_gen/reset_in
    SLICE_X14Y68         FDPE                                         f  eth_mac_block_1/rx_mac_reset_gen/reset_sync4/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_rx rise edge)    40.000    40.000 r  
    F15                                               0.000    40.000 r  mii_rx_clk_i (IN)
                         net (fo=0)                   0.000    40.000    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk
    F15                  IBUF (Prop_ibuf_I_O)         1.412    41.412 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk_ibuf_i/O
                         net (fo=1, routed)           0.459    41.871    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk_ibuf
    BUFR_X0Y4            BUFR (Prop_bufr_I_O)         0.486    42.356 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/bufr_mii_rx_clk/O
                         net (fo=565, routed)         0.758    43.114    eth_mac_block_1/rx_mac_reset_gen/clk
    SLICE_X14Y68         FDPE                                         r  eth_mac_block_1/rx_mac_reset_gen/reset_sync4/C
                         clock pessimism              0.149    43.263    
                         clock uncertainty           -0.035    43.228    
    SLICE_X14Y68         FDPE (Recov_fdpe_C_PRE)     -0.319    42.909    eth_mac_block_1/rx_mac_reset_gen/reset_sync4
  -------------------------------------------------------------------
                         required time                         42.909    
                         arrival time                          -4.838    
  -------------------------------------------------------------------
                         slack                                 38.071    

Slack (MET) :             38.520ns  (required time - arrival time)
  Source:                 eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/gmii_mii_rx_gen/sfd_enable_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_rx  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/gmii_mii_rx_gen/nibble_toggle_reg/CLR
                            (recovery check against rising-edge clock clk_rx  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_rx rise@40.000ns - clk_rx rise@0.000ns)
  Data Path Delay:        1.015ns  (logic 0.518ns (51.059%)  route 0.497ns (48.941%))
  Logic Levels:           0  
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.061ns = ( 43.061 - 40.000 ) 
    Source Clock Delay      (SCD):    3.235ns
    Clock Pessimism Removal (CPR):    0.149ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_rx rise edge)     0.000     0.000 r  
    F15                                               0.000     0.000 r  mii_rx_clk_i (IN)
                         net (fo=0)                   0.000     0.000    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk
    F15                  IBUF (Prop_ibuf_I_O)         1.482     1.482 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk_ibuf_i/O
                         net (fo=1, routed)           0.500     1.982    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk_ibuf
    BUFR_X0Y4            BUFR (Prop_bufr_I_O)         0.511     2.493 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/bufr_mii_rx_clk/O
                         net (fo=565, routed)         0.742     3.235    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/gmii_mii_rx_gen/rx_axi_clk
    SLICE_X2Y65          FDRE                                         r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/gmii_mii_rx_gen/sfd_enable_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y65          FDRE (Prop_fdre_C_Q)         0.518     3.753 f  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/gmii_mii_rx_gen/sfd_enable_reg/Q
                         net (fo=3, routed)           0.497     4.250    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/gmii_mii_rx_gen/sfd_enable
    SLICE_X1Y66          FDCE                                         f  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/gmii_mii_rx_gen/nibble_toggle_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_rx rise edge)    40.000    40.000 r  
    F15                                               0.000    40.000 r  mii_rx_clk_i (IN)
                         net (fo=0)                   0.000    40.000    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk
    F15                  IBUF (Prop_ibuf_I_O)         1.412    41.412 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk_ibuf_i/O
                         net (fo=1, routed)           0.459    41.871    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk_ibuf
    BUFR_X0Y4            BUFR (Prop_bufr_I_O)         0.486    42.356 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/bufr_mii_rx_clk/O
                         net (fo=565, routed)         0.705    43.061    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/gmii_mii_rx_gen/rx_axi_clk
    SLICE_X1Y66          FDCE                                         r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/gmii_mii_rx_gen/nibble_toggle_reg/C
                         clock pessimism              0.149    43.210    
                         clock uncertainty           -0.035    43.175    
    SLICE_X1Y66          FDCE (Recov_fdce_C_CLR)     -0.405    42.770    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/gmii_mii_rx_gen/nibble_toggle_reg
  -------------------------------------------------------------------
                         required time                         42.770    
                         arrival time                          -4.250    
  -------------------------------------------------------------------
                         slack                                 38.520    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.427ns  (arrival time - required time)
  Source:                 eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/gmii_mii_rx_gen/sfd_enable_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_rx  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/gmii_mii_rx_gen/nibble_toggle_reg/CLR
                            (removal check against rising-edge clock clk_rx  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_rx rise@0.000ns - clk_rx rise@0.000ns)
  Data Path Delay:        0.348ns  (logic 0.164ns (47.192%)  route 0.184ns (52.808%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.294ns
    Source Clock Delay      (SCD):    0.809ns
    Clock Pessimism Removal (CPR):    0.472ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_rx rise edge)     0.000     0.000 r  
    F15                                               0.000     0.000 r  mii_rx_clk_i (IN)
                         net (fo=0)                   0.000     0.000    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk
    F15                  IBUF (Prop_ibuf_I_O)         0.250     0.250 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk_ibuf_i/O
                         net (fo=1, routed)           0.206     0.456    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk_ibuf
    BUFR_X0Y4            BUFR (Prop_bufr_I_O)         0.092     0.548 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/bufr_mii_rx_clk/O
                         net (fo=565, routed)         0.261     0.809    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/gmii_mii_rx_gen/rx_axi_clk
    SLICE_X2Y65          FDRE                                         r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/gmii_mii_rx_gen/sfd_enable_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y65          FDRE (Prop_fdre_C_Q)         0.164     0.973 f  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/gmii_mii_rx_gen/sfd_enable_reg/Q
                         net (fo=3, routed)           0.184     1.157    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/gmii_mii_rx_gen/sfd_enable
    SLICE_X1Y66          FDCE                                         f  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/gmii_mii_rx_gen/nibble_toggle_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_rx rise edge)     0.000     0.000 r  
    F15                                               0.000     0.000 r  mii_rx_clk_i (IN)
                         net (fo=0)                   0.000     0.000    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk
    F15                  IBUF (Prop_ibuf_I_O)         0.438     0.438 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk_ibuf_i/O
                         net (fo=1, routed)           0.311     0.749    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk_ibuf
    BUFR_X0Y4            BUFR (Prop_bufr_I_O)         0.254     1.003 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/bufr_mii_rx_clk/O
                         net (fo=565, routed)         0.291     1.294    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/gmii_mii_rx_gen/rx_axi_clk
    SLICE_X1Y66          FDCE                                         r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/gmii_mii_rx_gen/nibble_toggle_reg/C
                         clock pessimism             -0.472     0.822    
    SLICE_X1Y66          FDCE (Remov_fdce_C_CLR)     -0.092     0.730    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/gmii_mii_rx_gen/nibble_toggle_reg
  -------------------------------------------------------------------
                         required time                         -0.730    
                         arrival time                           1.157    
  -------------------------------------------------------------------
                         slack                                  0.427    

Slack (MET) :             0.642ns  (arrival time - required time)
  Source:                 eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rx_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_rx  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            eth_mac_block_1/rx_mac_reset_gen/reset_sync0/PRE
                            (removal check against rising-edge clock clk_rx  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_rx rise@0.000ns - clk_rx rise@0.000ns)
  Data Path Delay:        0.588ns  (logic 0.141ns (23.978%)  route 0.447ns (76.022%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.319ns
    Source Clock Delay      (SCD):    0.827ns
    Clock Pessimism Removal (CPR):    0.475ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_rx rise edge)     0.000     0.000 r  
    F15                                               0.000     0.000 r  mii_rx_clk_i (IN)
                         net (fo=0)                   0.000     0.000    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk
    F15                  IBUF (Prop_ibuf_I_O)         0.250     0.250 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk_ibuf_i/O
                         net (fo=1, routed)           0.206     0.456    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk_ibuf
    BUFR_X0Y4            BUFR (Prop_bufr_I_O)         0.092     0.548 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/bufr_mii_rx_clk/O
                         net (fo=565, routed)         0.279     0.827    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rx_axi_clk
    SLICE_X13Y72         FDRE                                         r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rx_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y72         FDRE (Prop_fdre_C_Q)         0.141     0.968 f  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rx_reset_reg/Q
                         net (fo=213, routed)         0.447     1.415    eth_mac_block_1/rx_mac_reset_gen/reset_in
    SLICE_X14Y68         FDPE                                         f  eth_mac_block_1/rx_mac_reset_gen/reset_sync0/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_rx rise edge)     0.000     0.000 r  
    F15                                               0.000     0.000 r  mii_rx_clk_i (IN)
                         net (fo=0)                   0.000     0.000    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk
    F15                  IBUF (Prop_ibuf_I_O)         0.438     0.438 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk_ibuf_i/O
                         net (fo=1, routed)           0.311     0.749    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk_ibuf
    BUFR_X0Y4            BUFR (Prop_bufr_I_O)         0.254     1.003 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/bufr_mii_rx_clk/O
                         net (fo=565, routed)         0.316     1.319    eth_mac_block_1/rx_mac_reset_gen/clk
    SLICE_X14Y68         FDPE                                         r  eth_mac_block_1/rx_mac_reset_gen/reset_sync0/C
                         clock pessimism             -0.475     0.844    
    SLICE_X14Y68         FDPE (Remov_fdpe_C_PRE)     -0.071     0.773    eth_mac_block_1/rx_mac_reset_gen/reset_sync0
  -------------------------------------------------------------------
                         required time                         -0.773    
                         arrival time                           1.415    
  -------------------------------------------------------------------
                         slack                                  0.642    

Slack (MET) :             0.642ns  (arrival time - required time)
  Source:                 eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rx_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_rx  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            eth_mac_block_1/rx_mac_reset_gen/reset_sync1/PRE
                            (removal check against rising-edge clock clk_rx  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_rx rise@0.000ns - clk_rx rise@0.000ns)
  Data Path Delay:        0.588ns  (logic 0.141ns (23.978%)  route 0.447ns (76.022%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.319ns
    Source Clock Delay      (SCD):    0.827ns
    Clock Pessimism Removal (CPR):    0.475ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_rx rise edge)     0.000     0.000 r  
    F15                                               0.000     0.000 r  mii_rx_clk_i (IN)
                         net (fo=0)                   0.000     0.000    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk
    F15                  IBUF (Prop_ibuf_I_O)         0.250     0.250 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk_ibuf_i/O
                         net (fo=1, routed)           0.206     0.456    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk_ibuf
    BUFR_X0Y4            BUFR (Prop_bufr_I_O)         0.092     0.548 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/bufr_mii_rx_clk/O
                         net (fo=565, routed)         0.279     0.827    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rx_axi_clk
    SLICE_X13Y72         FDRE                                         r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rx_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y72         FDRE (Prop_fdre_C_Q)         0.141     0.968 f  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rx_reset_reg/Q
                         net (fo=213, routed)         0.447     1.415    eth_mac_block_1/rx_mac_reset_gen/reset_in
    SLICE_X14Y68         FDPE                                         f  eth_mac_block_1/rx_mac_reset_gen/reset_sync1/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_rx rise edge)     0.000     0.000 r  
    F15                                               0.000     0.000 r  mii_rx_clk_i (IN)
                         net (fo=0)                   0.000     0.000    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk
    F15                  IBUF (Prop_ibuf_I_O)         0.438     0.438 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk_ibuf_i/O
                         net (fo=1, routed)           0.311     0.749    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk_ibuf
    BUFR_X0Y4            BUFR (Prop_bufr_I_O)         0.254     1.003 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/bufr_mii_rx_clk/O
                         net (fo=565, routed)         0.316     1.319    eth_mac_block_1/rx_mac_reset_gen/clk
    SLICE_X14Y68         FDPE                                         r  eth_mac_block_1/rx_mac_reset_gen/reset_sync1/C
                         clock pessimism             -0.475     0.844    
    SLICE_X14Y68         FDPE (Remov_fdpe_C_PRE)     -0.071     0.773    eth_mac_block_1/rx_mac_reset_gen/reset_sync1
  -------------------------------------------------------------------
                         required time                         -0.773    
                         arrival time                           1.415    
  -------------------------------------------------------------------
                         slack                                  0.642    

Slack (MET) :             0.642ns  (arrival time - required time)
  Source:                 eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rx_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_rx  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            eth_mac_block_1/rx_mac_reset_gen/reset_sync2/PRE
                            (removal check against rising-edge clock clk_rx  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_rx rise@0.000ns - clk_rx rise@0.000ns)
  Data Path Delay:        0.588ns  (logic 0.141ns (23.978%)  route 0.447ns (76.022%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.319ns
    Source Clock Delay      (SCD):    0.827ns
    Clock Pessimism Removal (CPR):    0.475ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_rx rise edge)     0.000     0.000 r  
    F15                                               0.000     0.000 r  mii_rx_clk_i (IN)
                         net (fo=0)                   0.000     0.000    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk
    F15                  IBUF (Prop_ibuf_I_O)         0.250     0.250 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk_ibuf_i/O
                         net (fo=1, routed)           0.206     0.456    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk_ibuf
    BUFR_X0Y4            BUFR (Prop_bufr_I_O)         0.092     0.548 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/bufr_mii_rx_clk/O
                         net (fo=565, routed)         0.279     0.827    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rx_axi_clk
    SLICE_X13Y72         FDRE                                         r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rx_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y72         FDRE (Prop_fdre_C_Q)         0.141     0.968 f  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rx_reset_reg/Q
                         net (fo=213, routed)         0.447     1.415    eth_mac_block_1/rx_mac_reset_gen/reset_in
    SLICE_X14Y68         FDPE                                         f  eth_mac_block_1/rx_mac_reset_gen/reset_sync2/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_rx rise edge)     0.000     0.000 r  
    F15                                               0.000     0.000 r  mii_rx_clk_i (IN)
                         net (fo=0)                   0.000     0.000    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk
    F15                  IBUF (Prop_ibuf_I_O)         0.438     0.438 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk_ibuf_i/O
                         net (fo=1, routed)           0.311     0.749    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk_ibuf
    BUFR_X0Y4            BUFR (Prop_bufr_I_O)         0.254     1.003 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/bufr_mii_rx_clk/O
                         net (fo=565, routed)         0.316     1.319    eth_mac_block_1/rx_mac_reset_gen/clk
    SLICE_X14Y68         FDPE                                         r  eth_mac_block_1/rx_mac_reset_gen/reset_sync2/C
                         clock pessimism             -0.475     0.844    
    SLICE_X14Y68         FDPE (Remov_fdpe_C_PRE)     -0.071     0.773    eth_mac_block_1/rx_mac_reset_gen/reset_sync2
  -------------------------------------------------------------------
                         required time                         -0.773    
                         arrival time                           1.415    
  -------------------------------------------------------------------
                         slack                                  0.642    

Slack (MET) :             0.642ns  (arrival time - required time)
  Source:                 eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rx_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_rx  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            eth_mac_block_1/rx_mac_reset_gen/reset_sync3/PRE
                            (removal check against rising-edge clock clk_rx  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_rx rise@0.000ns - clk_rx rise@0.000ns)
  Data Path Delay:        0.588ns  (logic 0.141ns (23.978%)  route 0.447ns (76.022%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.319ns
    Source Clock Delay      (SCD):    0.827ns
    Clock Pessimism Removal (CPR):    0.475ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_rx rise edge)     0.000     0.000 r  
    F15                                               0.000     0.000 r  mii_rx_clk_i (IN)
                         net (fo=0)                   0.000     0.000    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk
    F15                  IBUF (Prop_ibuf_I_O)         0.250     0.250 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk_ibuf_i/O
                         net (fo=1, routed)           0.206     0.456    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk_ibuf
    BUFR_X0Y4            BUFR (Prop_bufr_I_O)         0.092     0.548 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/bufr_mii_rx_clk/O
                         net (fo=565, routed)         0.279     0.827    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rx_axi_clk
    SLICE_X13Y72         FDRE                                         r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rx_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y72         FDRE (Prop_fdre_C_Q)         0.141     0.968 f  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rx_reset_reg/Q
                         net (fo=213, routed)         0.447     1.415    eth_mac_block_1/rx_mac_reset_gen/reset_in
    SLICE_X14Y68         FDPE                                         f  eth_mac_block_1/rx_mac_reset_gen/reset_sync3/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_rx rise edge)     0.000     0.000 r  
    F15                                               0.000     0.000 r  mii_rx_clk_i (IN)
                         net (fo=0)                   0.000     0.000    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk
    F15                  IBUF (Prop_ibuf_I_O)         0.438     0.438 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk_ibuf_i/O
                         net (fo=1, routed)           0.311     0.749    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk_ibuf
    BUFR_X0Y4            BUFR (Prop_bufr_I_O)         0.254     1.003 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/bufr_mii_rx_clk/O
                         net (fo=565, routed)         0.316     1.319    eth_mac_block_1/rx_mac_reset_gen/clk
    SLICE_X14Y68         FDPE                                         r  eth_mac_block_1/rx_mac_reset_gen/reset_sync3/C
                         clock pessimism             -0.475     0.844    
    SLICE_X14Y68         FDPE (Remov_fdpe_C_PRE)     -0.071     0.773    eth_mac_block_1/rx_mac_reset_gen/reset_sync3
  -------------------------------------------------------------------
                         required time                         -0.773    
                         arrival time                           1.415    
  -------------------------------------------------------------------
                         slack                                  0.642    

Slack (MET) :             0.642ns  (arrival time - required time)
  Source:                 eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rx_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_rx  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            eth_mac_block_1/rx_mac_reset_gen/reset_sync4/PRE
                            (removal check against rising-edge clock clk_rx  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_rx rise@0.000ns - clk_rx rise@0.000ns)
  Data Path Delay:        0.588ns  (logic 0.141ns (23.978%)  route 0.447ns (76.022%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.319ns
    Source Clock Delay      (SCD):    0.827ns
    Clock Pessimism Removal (CPR):    0.475ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_rx rise edge)     0.000     0.000 r  
    F15                                               0.000     0.000 r  mii_rx_clk_i (IN)
                         net (fo=0)                   0.000     0.000    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk
    F15                  IBUF (Prop_ibuf_I_O)         0.250     0.250 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk_ibuf_i/O
                         net (fo=1, routed)           0.206     0.456    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk_ibuf
    BUFR_X0Y4            BUFR (Prop_bufr_I_O)         0.092     0.548 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/bufr_mii_rx_clk/O
                         net (fo=565, routed)         0.279     0.827    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rx_axi_clk
    SLICE_X13Y72         FDRE                                         r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rx_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y72         FDRE (Prop_fdre_C_Q)         0.141     0.968 f  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rx_reset_reg/Q
                         net (fo=213, routed)         0.447     1.415    eth_mac_block_1/rx_mac_reset_gen/reset_in
    SLICE_X14Y68         FDPE                                         f  eth_mac_block_1/rx_mac_reset_gen/reset_sync4/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_rx rise edge)     0.000     0.000 r  
    F15                                               0.000     0.000 r  mii_rx_clk_i (IN)
                         net (fo=0)                   0.000     0.000    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk
    F15                  IBUF (Prop_ibuf_I_O)         0.438     0.438 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk_ibuf_i/O
                         net (fo=1, routed)           0.311     0.749    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk_ibuf
    BUFR_X0Y4            BUFR (Prop_bufr_I_O)         0.254     1.003 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/bufr_mii_rx_clk/O
                         net (fo=565, routed)         0.316     1.319    eth_mac_block_1/rx_mac_reset_gen/clk
    SLICE_X14Y68         FDPE                                         r  eth_mac_block_1/rx_mac_reset_gen/reset_sync4/C
                         clock pessimism             -0.475     0.844    
    SLICE_X14Y68         FDPE (Remov_fdpe_C_PRE)     -0.071     0.773    eth_mac_block_1/rx_mac_reset_gen/reset_sync4
  -------------------------------------------------------------------
                         required time                         -0.773    
                         arrival time                           1.415    
  -------------------------------------------------------------------
                         slack                                  0.642    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  mii_rx_clk_i
  To Clock:  clk_rx

Setup :            0  Failing Endpoints,  Worst Slack       38.029ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.391ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             38.029ns  (required time - arrival time)
  Source:                 eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rx_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by mii_rx_clk_i  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            eth_mac_block_1/rx_mac_reset_gen/reset_sync0/PRE
                            (recovery check against rising-edge clock clk_rx  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_rx rise@40.000ns - mii_rx_clk_i rise@0.000ns)
  Data Path Delay:        1.557ns  (logic 0.456ns (29.287%)  route 1.101ns (70.713%))
  Logic Levels:           0  
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.114ns = ( 43.114 - 40.000 ) 
    Source Clock Delay      (SCD):    3.281ns
    Clock Pessimism Removal (CPR):    0.149ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mii_rx_clk_i rise edge)
                                                      0.000     0.000 r  
    F15                                               0.000     0.000 r  mii_rx_clk_i (IN)
                         net (fo=0)                   0.000     0.000    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk
    F15                  IBUF (Prop_ibuf_I_O)         1.482     1.482 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk_ibuf_i/O
                         net (fo=1, routed)           0.500     1.982    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk_ibuf
    BUFR_X0Y4            BUFR (Prop_bufr_I_O)         0.511     2.493 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/bufr_mii_rx_clk/O
                         net (fo=565, routed)         0.788     3.281    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rx_axi_clk
    SLICE_X13Y72         FDRE                                         r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rx_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y72         FDRE (Prop_fdre_C_Q)         0.456     3.737 f  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rx_reset_reg/Q
                         net (fo=213, routed)         1.101     4.838    eth_mac_block_1/rx_mac_reset_gen/reset_in
    SLICE_X14Y68         FDPE                                         f  eth_mac_block_1/rx_mac_reset_gen/reset_sync0/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_rx rise edge)    40.000    40.000 r  
    F15                                               0.000    40.000 r  mii_rx_clk_i (IN)
                         net (fo=0)                   0.000    40.000    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk
    F15                  IBUF (Prop_ibuf_I_O)         1.412    41.412 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk_ibuf_i/O
                         net (fo=1, routed)           0.459    41.871    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk_ibuf
    BUFR_X0Y4            BUFR (Prop_bufr_I_O)         0.486    42.356 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/bufr_mii_rx_clk/O
                         net (fo=565, routed)         0.758    43.114    eth_mac_block_1/rx_mac_reset_gen/clk
    SLICE_X14Y68         FDPE                                         r  eth_mac_block_1/rx_mac_reset_gen/reset_sync0/C
                         clock pessimism              0.149    43.263    
                         clock uncertainty           -0.035    43.228    
    SLICE_X14Y68         FDPE (Recov_fdpe_C_PRE)     -0.361    42.867    eth_mac_block_1/rx_mac_reset_gen/reset_sync0
  -------------------------------------------------------------------
                         required time                         42.867    
                         arrival time                          -4.838    
  -------------------------------------------------------------------
                         slack                                 38.029    

Slack (MET) :             38.029ns  (required time - arrival time)
  Source:                 eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rx_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by mii_rx_clk_i  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            eth_mac_block_1/rx_mac_reset_gen/reset_sync3/PRE
                            (recovery check against rising-edge clock clk_rx  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_rx rise@40.000ns - mii_rx_clk_i rise@0.000ns)
  Data Path Delay:        1.557ns  (logic 0.456ns (29.287%)  route 1.101ns (70.713%))
  Logic Levels:           0  
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.114ns = ( 43.114 - 40.000 ) 
    Source Clock Delay      (SCD):    3.281ns
    Clock Pessimism Removal (CPR):    0.149ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mii_rx_clk_i rise edge)
                                                      0.000     0.000 r  
    F15                                               0.000     0.000 r  mii_rx_clk_i (IN)
                         net (fo=0)                   0.000     0.000    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk
    F15                  IBUF (Prop_ibuf_I_O)         1.482     1.482 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk_ibuf_i/O
                         net (fo=1, routed)           0.500     1.982    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk_ibuf
    BUFR_X0Y4            BUFR (Prop_bufr_I_O)         0.511     2.493 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/bufr_mii_rx_clk/O
                         net (fo=565, routed)         0.788     3.281    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rx_axi_clk
    SLICE_X13Y72         FDRE                                         r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rx_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y72         FDRE (Prop_fdre_C_Q)         0.456     3.737 f  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rx_reset_reg/Q
                         net (fo=213, routed)         1.101     4.838    eth_mac_block_1/rx_mac_reset_gen/reset_in
    SLICE_X14Y68         FDPE                                         f  eth_mac_block_1/rx_mac_reset_gen/reset_sync3/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_rx rise edge)    40.000    40.000 r  
    F15                                               0.000    40.000 r  mii_rx_clk_i (IN)
                         net (fo=0)                   0.000    40.000    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk
    F15                  IBUF (Prop_ibuf_I_O)         1.412    41.412 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk_ibuf_i/O
                         net (fo=1, routed)           0.459    41.871    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk_ibuf
    BUFR_X0Y4            BUFR (Prop_bufr_I_O)         0.486    42.356 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/bufr_mii_rx_clk/O
                         net (fo=565, routed)         0.758    43.114    eth_mac_block_1/rx_mac_reset_gen/clk
    SLICE_X14Y68         FDPE                                         r  eth_mac_block_1/rx_mac_reset_gen/reset_sync3/C
                         clock pessimism              0.149    43.263    
                         clock uncertainty           -0.035    43.228    
    SLICE_X14Y68         FDPE (Recov_fdpe_C_PRE)     -0.361    42.867    eth_mac_block_1/rx_mac_reset_gen/reset_sync3
  -------------------------------------------------------------------
                         required time                         42.867    
                         arrival time                          -4.838    
  -------------------------------------------------------------------
                         slack                                 38.029    

Slack (MET) :             38.071ns  (required time - arrival time)
  Source:                 eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rx_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by mii_rx_clk_i  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            eth_mac_block_1/rx_mac_reset_gen/reset_sync1/PRE
                            (recovery check against rising-edge clock clk_rx  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_rx rise@40.000ns - mii_rx_clk_i rise@0.000ns)
  Data Path Delay:        1.557ns  (logic 0.456ns (29.287%)  route 1.101ns (70.713%))
  Logic Levels:           0  
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.114ns = ( 43.114 - 40.000 ) 
    Source Clock Delay      (SCD):    3.281ns
    Clock Pessimism Removal (CPR):    0.149ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mii_rx_clk_i rise edge)
                                                      0.000     0.000 r  
    F15                                               0.000     0.000 r  mii_rx_clk_i (IN)
                         net (fo=0)                   0.000     0.000    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk
    F15                  IBUF (Prop_ibuf_I_O)         1.482     1.482 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk_ibuf_i/O
                         net (fo=1, routed)           0.500     1.982    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk_ibuf
    BUFR_X0Y4            BUFR (Prop_bufr_I_O)         0.511     2.493 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/bufr_mii_rx_clk/O
                         net (fo=565, routed)         0.788     3.281    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rx_axi_clk
    SLICE_X13Y72         FDRE                                         r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rx_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y72         FDRE (Prop_fdre_C_Q)         0.456     3.737 f  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rx_reset_reg/Q
                         net (fo=213, routed)         1.101     4.838    eth_mac_block_1/rx_mac_reset_gen/reset_in
    SLICE_X14Y68         FDPE                                         f  eth_mac_block_1/rx_mac_reset_gen/reset_sync1/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_rx rise edge)    40.000    40.000 r  
    F15                                               0.000    40.000 r  mii_rx_clk_i (IN)
                         net (fo=0)                   0.000    40.000    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk
    F15                  IBUF (Prop_ibuf_I_O)         1.412    41.412 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk_ibuf_i/O
                         net (fo=1, routed)           0.459    41.871    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk_ibuf
    BUFR_X0Y4            BUFR (Prop_bufr_I_O)         0.486    42.356 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/bufr_mii_rx_clk/O
                         net (fo=565, routed)         0.758    43.114    eth_mac_block_1/rx_mac_reset_gen/clk
    SLICE_X14Y68         FDPE                                         r  eth_mac_block_1/rx_mac_reset_gen/reset_sync1/C
                         clock pessimism              0.149    43.263    
                         clock uncertainty           -0.035    43.228    
    SLICE_X14Y68         FDPE (Recov_fdpe_C_PRE)     -0.319    42.909    eth_mac_block_1/rx_mac_reset_gen/reset_sync1
  -------------------------------------------------------------------
                         required time                         42.909    
                         arrival time                          -4.838    
  -------------------------------------------------------------------
                         slack                                 38.071    

Slack (MET) :             38.071ns  (required time - arrival time)
  Source:                 eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rx_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by mii_rx_clk_i  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            eth_mac_block_1/rx_mac_reset_gen/reset_sync2/PRE
                            (recovery check against rising-edge clock clk_rx  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_rx rise@40.000ns - mii_rx_clk_i rise@0.000ns)
  Data Path Delay:        1.557ns  (logic 0.456ns (29.287%)  route 1.101ns (70.713%))
  Logic Levels:           0  
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.114ns = ( 43.114 - 40.000 ) 
    Source Clock Delay      (SCD):    3.281ns
    Clock Pessimism Removal (CPR):    0.149ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mii_rx_clk_i rise edge)
                                                      0.000     0.000 r  
    F15                                               0.000     0.000 r  mii_rx_clk_i (IN)
                         net (fo=0)                   0.000     0.000    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk
    F15                  IBUF (Prop_ibuf_I_O)         1.482     1.482 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk_ibuf_i/O
                         net (fo=1, routed)           0.500     1.982    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk_ibuf
    BUFR_X0Y4            BUFR (Prop_bufr_I_O)         0.511     2.493 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/bufr_mii_rx_clk/O
                         net (fo=565, routed)         0.788     3.281    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rx_axi_clk
    SLICE_X13Y72         FDRE                                         r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rx_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y72         FDRE (Prop_fdre_C_Q)         0.456     3.737 f  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rx_reset_reg/Q
                         net (fo=213, routed)         1.101     4.838    eth_mac_block_1/rx_mac_reset_gen/reset_in
    SLICE_X14Y68         FDPE                                         f  eth_mac_block_1/rx_mac_reset_gen/reset_sync2/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_rx rise edge)    40.000    40.000 r  
    F15                                               0.000    40.000 r  mii_rx_clk_i (IN)
                         net (fo=0)                   0.000    40.000    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk
    F15                  IBUF (Prop_ibuf_I_O)         1.412    41.412 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk_ibuf_i/O
                         net (fo=1, routed)           0.459    41.871    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk_ibuf
    BUFR_X0Y4            BUFR (Prop_bufr_I_O)         0.486    42.356 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/bufr_mii_rx_clk/O
                         net (fo=565, routed)         0.758    43.114    eth_mac_block_1/rx_mac_reset_gen/clk
    SLICE_X14Y68         FDPE                                         r  eth_mac_block_1/rx_mac_reset_gen/reset_sync2/C
                         clock pessimism              0.149    43.263    
                         clock uncertainty           -0.035    43.228    
    SLICE_X14Y68         FDPE (Recov_fdpe_C_PRE)     -0.319    42.909    eth_mac_block_1/rx_mac_reset_gen/reset_sync2
  -------------------------------------------------------------------
                         required time                         42.909    
                         arrival time                          -4.838    
  -------------------------------------------------------------------
                         slack                                 38.071    

Slack (MET) :             38.071ns  (required time - arrival time)
  Source:                 eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rx_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by mii_rx_clk_i  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            eth_mac_block_1/rx_mac_reset_gen/reset_sync4/PRE
                            (recovery check against rising-edge clock clk_rx  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_rx rise@40.000ns - mii_rx_clk_i rise@0.000ns)
  Data Path Delay:        1.557ns  (logic 0.456ns (29.287%)  route 1.101ns (70.713%))
  Logic Levels:           0  
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.114ns = ( 43.114 - 40.000 ) 
    Source Clock Delay      (SCD):    3.281ns
    Clock Pessimism Removal (CPR):    0.149ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mii_rx_clk_i rise edge)
                                                      0.000     0.000 r  
    F15                                               0.000     0.000 r  mii_rx_clk_i (IN)
                         net (fo=0)                   0.000     0.000    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk
    F15                  IBUF (Prop_ibuf_I_O)         1.482     1.482 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk_ibuf_i/O
                         net (fo=1, routed)           0.500     1.982    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk_ibuf
    BUFR_X0Y4            BUFR (Prop_bufr_I_O)         0.511     2.493 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/bufr_mii_rx_clk/O
                         net (fo=565, routed)         0.788     3.281    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rx_axi_clk
    SLICE_X13Y72         FDRE                                         r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rx_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y72         FDRE (Prop_fdre_C_Q)         0.456     3.737 f  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rx_reset_reg/Q
                         net (fo=213, routed)         1.101     4.838    eth_mac_block_1/rx_mac_reset_gen/reset_in
    SLICE_X14Y68         FDPE                                         f  eth_mac_block_1/rx_mac_reset_gen/reset_sync4/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_rx rise edge)    40.000    40.000 r  
    F15                                               0.000    40.000 r  mii_rx_clk_i (IN)
                         net (fo=0)                   0.000    40.000    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk
    F15                  IBUF (Prop_ibuf_I_O)         1.412    41.412 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk_ibuf_i/O
                         net (fo=1, routed)           0.459    41.871    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk_ibuf
    BUFR_X0Y4            BUFR (Prop_bufr_I_O)         0.486    42.356 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/bufr_mii_rx_clk/O
                         net (fo=565, routed)         0.758    43.114    eth_mac_block_1/rx_mac_reset_gen/clk
    SLICE_X14Y68         FDPE                                         r  eth_mac_block_1/rx_mac_reset_gen/reset_sync4/C
                         clock pessimism              0.149    43.263    
                         clock uncertainty           -0.035    43.228    
    SLICE_X14Y68         FDPE (Recov_fdpe_C_PRE)     -0.319    42.909    eth_mac_block_1/rx_mac_reset_gen/reset_sync4
  -------------------------------------------------------------------
                         required time                         42.909    
                         arrival time                          -4.838    
  -------------------------------------------------------------------
                         slack                                 38.071    

Slack (MET) :             38.520ns  (required time - arrival time)
  Source:                 eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/gmii_mii_rx_gen/sfd_enable_reg/C
                            (rising edge-triggered cell FDRE clocked by mii_rx_clk_i  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/gmii_mii_rx_gen/nibble_toggle_reg/CLR
                            (recovery check against rising-edge clock clk_rx  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_rx rise@40.000ns - mii_rx_clk_i rise@0.000ns)
  Data Path Delay:        1.015ns  (logic 0.518ns (51.059%)  route 0.497ns (48.941%))
  Logic Levels:           0  
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.061ns = ( 43.061 - 40.000 ) 
    Source Clock Delay      (SCD):    3.235ns
    Clock Pessimism Removal (CPR):    0.149ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mii_rx_clk_i rise edge)
                                                      0.000     0.000 r  
    F15                                               0.000     0.000 r  mii_rx_clk_i (IN)
                         net (fo=0)                   0.000     0.000    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk
    F15                  IBUF (Prop_ibuf_I_O)         1.482     1.482 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk_ibuf_i/O
                         net (fo=1, routed)           0.500     1.982    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk_ibuf
    BUFR_X0Y4            BUFR (Prop_bufr_I_O)         0.511     2.493 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/bufr_mii_rx_clk/O
                         net (fo=565, routed)         0.742     3.235    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/gmii_mii_rx_gen/rx_axi_clk
    SLICE_X2Y65          FDRE                                         r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/gmii_mii_rx_gen/sfd_enable_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y65          FDRE (Prop_fdre_C_Q)         0.518     3.753 f  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/gmii_mii_rx_gen/sfd_enable_reg/Q
                         net (fo=3, routed)           0.497     4.250    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/gmii_mii_rx_gen/sfd_enable
    SLICE_X1Y66          FDCE                                         f  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/gmii_mii_rx_gen/nibble_toggle_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_rx rise edge)    40.000    40.000 r  
    F15                                               0.000    40.000 r  mii_rx_clk_i (IN)
                         net (fo=0)                   0.000    40.000    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk
    F15                  IBUF (Prop_ibuf_I_O)         1.412    41.412 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk_ibuf_i/O
                         net (fo=1, routed)           0.459    41.871    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk_ibuf
    BUFR_X0Y4            BUFR (Prop_bufr_I_O)         0.486    42.356 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/bufr_mii_rx_clk/O
                         net (fo=565, routed)         0.705    43.061    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/gmii_mii_rx_gen/rx_axi_clk
    SLICE_X1Y66          FDCE                                         r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/gmii_mii_rx_gen/nibble_toggle_reg/C
                         clock pessimism              0.149    43.210    
                         clock uncertainty           -0.035    43.175    
    SLICE_X1Y66          FDCE (Recov_fdce_C_CLR)     -0.405    42.770    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/gmii_mii_rx_gen/nibble_toggle_reg
  -------------------------------------------------------------------
                         required time                         42.770    
                         arrival time                          -4.250    
  -------------------------------------------------------------------
                         slack                                 38.520    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.391ns  (arrival time - required time)
  Source:                 eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/gmii_mii_rx_gen/sfd_enable_reg/C
                            (rising edge-triggered cell FDRE clocked by mii_rx_clk_i  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/gmii_mii_rx_gen/nibble_toggle_reg/CLR
                            (removal check against rising-edge clock clk_rx  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_rx rise@0.000ns - mii_rx_clk_i rise@0.000ns)
  Data Path Delay:        0.348ns  (logic 0.164ns (47.192%)  route 0.184ns (52.808%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.294ns
    Source Clock Delay      (SCD):    0.809ns
    Clock Pessimism Removal (CPR):    0.472ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mii_rx_clk_i rise edge)
                                                      0.000     0.000 r  
    F15                                               0.000     0.000 r  mii_rx_clk_i (IN)
                         net (fo=0)                   0.000     0.000    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk
    F15                  IBUF (Prop_ibuf_I_O)         0.250     0.250 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk_ibuf_i/O
                         net (fo=1, routed)           0.206     0.456    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk_ibuf
    BUFR_X0Y4            BUFR (Prop_bufr_I_O)         0.092     0.548 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/bufr_mii_rx_clk/O
                         net (fo=565, routed)         0.261     0.809    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/gmii_mii_rx_gen/rx_axi_clk
    SLICE_X2Y65          FDRE                                         r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/gmii_mii_rx_gen/sfd_enable_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y65          FDRE (Prop_fdre_C_Q)         0.164     0.973 f  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/gmii_mii_rx_gen/sfd_enable_reg/Q
                         net (fo=3, routed)           0.184     1.157    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/gmii_mii_rx_gen/sfd_enable
    SLICE_X1Y66          FDCE                                         f  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/gmii_mii_rx_gen/nibble_toggle_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_rx rise edge)     0.000     0.000 r  
    F15                                               0.000     0.000 r  mii_rx_clk_i (IN)
                         net (fo=0)                   0.000     0.000    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk
    F15                  IBUF (Prop_ibuf_I_O)         0.438     0.438 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk_ibuf_i/O
                         net (fo=1, routed)           0.311     0.749    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk_ibuf
    BUFR_X0Y4            BUFR (Prop_bufr_I_O)         0.254     1.003 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/bufr_mii_rx_clk/O
                         net (fo=565, routed)         0.291     1.294    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/gmii_mii_rx_gen/rx_axi_clk
    SLICE_X1Y66          FDCE                                         r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/gmii_mii_rx_gen/nibble_toggle_reg/C
                         clock pessimism             -0.472     0.822    
                         clock uncertainty            0.035     0.858    
    SLICE_X1Y66          FDCE (Remov_fdce_C_CLR)     -0.092     0.766    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/gmii_mii_rx_gen/nibble_toggle_reg
  -------------------------------------------------------------------
                         required time                         -0.766    
                         arrival time                           1.157    
  -------------------------------------------------------------------
                         slack                                  0.391    

Slack (MET) :             0.607ns  (arrival time - required time)
  Source:                 eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rx_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by mii_rx_clk_i  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            eth_mac_block_1/rx_mac_reset_gen/reset_sync0/PRE
                            (removal check against rising-edge clock clk_rx  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_rx rise@0.000ns - mii_rx_clk_i rise@0.000ns)
  Data Path Delay:        0.588ns  (logic 0.141ns (23.978%)  route 0.447ns (76.022%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.319ns
    Source Clock Delay      (SCD):    0.827ns
    Clock Pessimism Removal (CPR):    0.475ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mii_rx_clk_i rise edge)
                                                      0.000     0.000 r  
    F15                                               0.000     0.000 r  mii_rx_clk_i (IN)
                         net (fo=0)                   0.000     0.000    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk
    F15                  IBUF (Prop_ibuf_I_O)         0.250     0.250 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk_ibuf_i/O
                         net (fo=1, routed)           0.206     0.456    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk_ibuf
    BUFR_X0Y4            BUFR (Prop_bufr_I_O)         0.092     0.548 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/bufr_mii_rx_clk/O
                         net (fo=565, routed)         0.279     0.827    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rx_axi_clk
    SLICE_X13Y72         FDRE                                         r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rx_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y72         FDRE (Prop_fdre_C_Q)         0.141     0.968 f  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rx_reset_reg/Q
                         net (fo=213, routed)         0.447     1.415    eth_mac_block_1/rx_mac_reset_gen/reset_in
    SLICE_X14Y68         FDPE                                         f  eth_mac_block_1/rx_mac_reset_gen/reset_sync0/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_rx rise edge)     0.000     0.000 r  
    F15                                               0.000     0.000 r  mii_rx_clk_i (IN)
                         net (fo=0)                   0.000     0.000    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk
    F15                  IBUF (Prop_ibuf_I_O)         0.438     0.438 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk_ibuf_i/O
                         net (fo=1, routed)           0.311     0.749    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk_ibuf
    BUFR_X0Y4            BUFR (Prop_bufr_I_O)         0.254     1.003 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/bufr_mii_rx_clk/O
                         net (fo=565, routed)         0.316     1.319    eth_mac_block_1/rx_mac_reset_gen/clk
    SLICE_X14Y68         FDPE                                         r  eth_mac_block_1/rx_mac_reset_gen/reset_sync0/C
                         clock pessimism             -0.475     0.844    
                         clock uncertainty            0.035     0.880    
    SLICE_X14Y68         FDPE (Remov_fdpe_C_PRE)     -0.071     0.809    eth_mac_block_1/rx_mac_reset_gen/reset_sync0
  -------------------------------------------------------------------
                         required time                         -0.809    
                         arrival time                           1.415    
  -------------------------------------------------------------------
                         slack                                  0.607    

Slack (MET) :             0.607ns  (arrival time - required time)
  Source:                 eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rx_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by mii_rx_clk_i  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            eth_mac_block_1/rx_mac_reset_gen/reset_sync1/PRE
                            (removal check against rising-edge clock clk_rx  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_rx rise@0.000ns - mii_rx_clk_i rise@0.000ns)
  Data Path Delay:        0.588ns  (logic 0.141ns (23.978%)  route 0.447ns (76.022%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.319ns
    Source Clock Delay      (SCD):    0.827ns
    Clock Pessimism Removal (CPR):    0.475ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mii_rx_clk_i rise edge)
                                                      0.000     0.000 r  
    F15                                               0.000     0.000 r  mii_rx_clk_i (IN)
                         net (fo=0)                   0.000     0.000    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk
    F15                  IBUF (Prop_ibuf_I_O)         0.250     0.250 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk_ibuf_i/O
                         net (fo=1, routed)           0.206     0.456    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk_ibuf
    BUFR_X0Y4            BUFR (Prop_bufr_I_O)         0.092     0.548 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/bufr_mii_rx_clk/O
                         net (fo=565, routed)         0.279     0.827    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rx_axi_clk
    SLICE_X13Y72         FDRE                                         r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rx_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y72         FDRE (Prop_fdre_C_Q)         0.141     0.968 f  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rx_reset_reg/Q
                         net (fo=213, routed)         0.447     1.415    eth_mac_block_1/rx_mac_reset_gen/reset_in
    SLICE_X14Y68         FDPE                                         f  eth_mac_block_1/rx_mac_reset_gen/reset_sync1/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_rx rise edge)     0.000     0.000 r  
    F15                                               0.000     0.000 r  mii_rx_clk_i (IN)
                         net (fo=0)                   0.000     0.000    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk
    F15                  IBUF (Prop_ibuf_I_O)         0.438     0.438 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk_ibuf_i/O
                         net (fo=1, routed)           0.311     0.749    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk_ibuf
    BUFR_X0Y4            BUFR (Prop_bufr_I_O)         0.254     1.003 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/bufr_mii_rx_clk/O
                         net (fo=565, routed)         0.316     1.319    eth_mac_block_1/rx_mac_reset_gen/clk
    SLICE_X14Y68         FDPE                                         r  eth_mac_block_1/rx_mac_reset_gen/reset_sync1/C
                         clock pessimism             -0.475     0.844    
                         clock uncertainty            0.035     0.880    
    SLICE_X14Y68         FDPE (Remov_fdpe_C_PRE)     -0.071     0.809    eth_mac_block_1/rx_mac_reset_gen/reset_sync1
  -------------------------------------------------------------------
                         required time                         -0.809    
                         arrival time                           1.415    
  -------------------------------------------------------------------
                         slack                                  0.607    

Slack (MET) :             0.607ns  (arrival time - required time)
  Source:                 eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rx_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by mii_rx_clk_i  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            eth_mac_block_1/rx_mac_reset_gen/reset_sync2/PRE
                            (removal check against rising-edge clock clk_rx  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_rx rise@0.000ns - mii_rx_clk_i rise@0.000ns)
  Data Path Delay:        0.588ns  (logic 0.141ns (23.978%)  route 0.447ns (76.022%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.319ns
    Source Clock Delay      (SCD):    0.827ns
    Clock Pessimism Removal (CPR):    0.475ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mii_rx_clk_i rise edge)
                                                      0.000     0.000 r  
    F15                                               0.000     0.000 r  mii_rx_clk_i (IN)
                         net (fo=0)                   0.000     0.000    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk
    F15                  IBUF (Prop_ibuf_I_O)         0.250     0.250 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk_ibuf_i/O
                         net (fo=1, routed)           0.206     0.456    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk_ibuf
    BUFR_X0Y4            BUFR (Prop_bufr_I_O)         0.092     0.548 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/bufr_mii_rx_clk/O
                         net (fo=565, routed)         0.279     0.827    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rx_axi_clk
    SLICE_X13Y72         FDRE                                         r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rx_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y72         FDRE (Prop_fdre_C_Q)         0.141     0.968 f  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rx_reset_reg/Q
                         net (fo=213, routed)         0.447     1.415    eth_mac_block_1/rx_mac_reset_gen/reset_in
    SLICE_X14Y68         FDPE                                         f  eth_mac_block_1/rx_mac_reset_gen/reset_sync2/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_rx rise edge)     0.000     0.000 r  
    F15                                               0.000     0.000 r  mii_rx_clk_i (IN)
                         net (fo=0)                   0.000     0.000    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk
    F15                  IBUF (Prop_ibuf_I_O)         0.438     0.438 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk_ibuf_i/O
                         net (fo=1, routed)           0.311     0.749    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk_ibuf
    BUFR_X0Y4            BUFR (Prop_bufr_I_O)         0.254     1.003 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/bufr_mii_rx_clk/O
                         net (fo=565, routed)         0.316     1.319    eth_mac_block_1/rx_mac_reset_gen/clk
    SLICE_X14Y68         FDPE                                         r  eth_mac_block_1/rx_mac_reset_gen/reset_sync2/C
                         clock pessimism             -0.475     0.844    
                         clock uncertainty            0.035     0.880    
    SLICE_X14Y68         FDPE (Remov_fdpe_C_PRE)     -0.071     0.809    eth_mac_block_1/rx_mac_reset_gen/reset_sync2
  -------------------------------------------------------------------
                         required time                         -0.809    
                         arrival time                           1.415    
  -------------------------------------------------------------------
                         slack                                  0.607    

Slack (MET) :             0.607ns  (arrival time - required time)
  Source:                 eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rx_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by mii_rx_clk_i  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            eth_mac_block_1/rx_mac_reset_gen/reset_sync3/PRE
                            (removal check against rising-edge clock clk_rx  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_rx rise@0.000ns - mii_rx_clk_i rise@0.000ns)
  Data Path Delay:        0.588ns  (logic 0.141ns (23.978%)  route 0.447ns (76.022%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.319ns
    Source Clock Delay      (SCD):    0.827ns
    Clock Pessimism Removal (CPR):    0.475ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mii_rx_clk_i rise edge)
                                                      0.000     0.000 r  
    F15                                               0.000     0.000 r  mii_rx_clk_i (IN)
                         net (fo=0)                   0.000     0.000    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk
    F15                  IBUF (Prop_ibuf_I_O)         0.250     0.250 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk_ibuf_i/O
                         net (fo=1, routed)           0.206     0.456    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk_ibuf
    BUFR_X0Y4            BUFR (Prop_bufr_I_O)         0.092     0.548 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/bufr_mii_rx_clk/O
                         net (fo=565, routed)         0.279     0.827    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rx_axi_clk
    SLICE_X13Y72         FDRE                                         r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rx_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y72         FDRE (Prop_fdre_C_Q)         0.141     0.968 f  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rx_reset_reg/Q
                         net (fo=213, routed)         0.447     1.415    eth_mac_block_1/rx_mac_reset_gen/reset_in
    SLICE_X14Y68         FDPE                                         f  eth_mac_block_1/rx_mac_reset_gen/reset_sync3/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_rx rise edge)     0.000     0.000 r  
    F15                                               0.000     0.000 r  mii_rx_clk_i (IN)
                         net (fo=0)                   0.000     0.000    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk
    F15                  IBUF (Prop_ibuf_I_O)         0.438     0.438 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk_ibuf_i/O
                         net (fo=1, routed)           0.311     0.749    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk_ibuf
    BUFR_X0Y4            BUFR (Prop_bufr_I_O)         0.254     1.003 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/bufr_mii_rx_clk/O
                         net (fo=565, routed)         0.316     1.319    eth_mac_block_1/rx_mac_reset_gen/clk
    SLICE_X14Y68         FDPE                                         r  eth_mac_block_1/rx_mac_reset_gen/reset_sync3/C
                         clock pessimism             -0.475     0.844    
                         clock uncertainty            0.035     0.880    
    SLICE_X14Y68         FDPE (Remov_fdpe_C_PRE)     -0.071     0.809    eth_mac_block_1/rx_mac_reset_gen/reset_sync3
  -------------------------------------------------------------------
                         required time                         -0.809    
                         arrival time                           1.415    
  -------------------------------------------------------------------
                         slack                                  0.607    

Slack (MET) :             0.607ns  (arrival time - required time)
  Source:                 eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rx_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by mii_rx_clk_i  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            eth_mac_block_1/rx_mac_reset_gen/reset_sync4/PRE
                            (removal check against rising-edge clock clk_rx  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_rx rise@0.000ns - mii_rx_clk_i rise@0.000ns)
  Data Path Delay:        0.588ns  (logic 0.141ns (23.978%)  route 0.447ns (76.022%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.319ns
    Source Clock Delay      (SCD):    0.827ns
    Clock Pessimism Removal (CPR):    0.475ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mii_rx_clk_i rise edge)
                                                      0.000     0.000 r  
    F15                                               0.000     0.000 r  mii_rx_clk_i (IN)
                         net (fo=0)                   0.000     0.000    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk
    F15                  IBUF (Prop_ibuf_I_O)         0.250     0.250 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk_ibuf_i/O
                         net (fo=1, routed)           0.206     0.456    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk_ibuf
    BUFR_X0Y4            BUFR (Prop_bufr_I_O)         0.092     0.548 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/bufr_mii_rx_clk/O
                         net (fo=565, routed)         0.279     0.827    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rx_axi_clk
    SLICE_X13Y72         FDRE                                         r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rx_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y72         FDRE (Prop_fdre_C_Q)         0.141     0.968 f  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rx_reset_reg/Q
                         net (fo=213, routed)         0.447     1.415    eth_mac_block_1/rx_mac_reset_gen/reset_in
    SLICE_X14Y68         FDPE                                         f  eth_mac_block_1/rx_mac_reset_gen/reset_sync4/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_rx rise edge)     0.000     0.000 r  
    F15                                               0.000     0.000 r  mii_rx_clk_i (IN)
                         net (fo=0)                   0.000     0.000    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk
    F15                  IBUF (Prop_ibuf_I_O)         0.438     0.438 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk_ibuf_i/O
                         net (fo=1, routed)           0.311     0.749    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk_ibuf
    BUFR_X0Y4            BUFR (Prop_bufr_I_O)         0.254     1.003 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/bufr_mii_rx_clk/O
                         net (fo=565, routed)         0.316     1.319    eth_mac_block_1/rx_mac_reset_gen/clk
    SLICE_X14Y68         FDPE                                         r  eth_mac_block_1/rx_mac_reset_gen/reset_sync4/C
                         clock pessimism             -0.475     0.844    
                         clock uncertainty            0.035     0.880    
    SLICE_X14Y68         FDPE (Remov_fdpe_C_PRE)     -0.071     0.809    eth_mac_block_1/rx_mac_reset_gen/reset_sync4
  -------------------------------------------------------------------
                         required time                         -0.809    
                         arrival time                           1.415    
  -------------------------------------------------------------------
                         slack                                  0.607    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_tx_mac
  To Clock:  clk_tx_mac

Setup :            0  Failing Endpoints,  Worst Slack       38.534ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.428ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             38.534ns  (required time - arrival time)
  Source:                 eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/tx_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_tx_mac  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            eth_mac_block_1/tx_mac_reset_gen/reset_sync0/PRE
                            (recovery check against rising-edge clock clk_tx_mac  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_tx_mac rise@40.000ns - clk_tx_mac rise@0.000ns)
  Data Path Delay:        1.046ns  (logic 0.518ns (49.517%)  route 0.528ns (50.483%))
  Logic Levels:           0  
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.104ns = ( 43.104 - 40.000 ) 
    Source Clock Delay      (SCD):    3.277ns
    Clock Pessimism Removal (CPR):    0.149ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_tx_mac rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  mii_tx_clk_i (IN)
                         net (fo=0)                   0.000     0.000    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk
    H16                  IBUF (Prop_ibuf_I_O)         1.479     1.479 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk_ibuf_i/O
                         net (fo=1, routed)           0.500     1.979    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk_ibuf
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.511     2.490 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/bufr_mii_tx_clk/O
                         net (fo=738, routed)         0.787     3.277    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/tx_axi_clk
    SLICE_X12Y73         FDRE                                         r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/tx_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y73         FDRE (Prop_fdre_C_Q)         0.518     3.795 f  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/tx_reset_reg/Q
                         net (fo=320, routed)         0.528     4.323    eth_mac_block_1/tx_mac_reset_gen/reset_in
    SLICE_X8Y73          FDPE                                         f  eth_mac_block_1/tx_mac_reset_gen/reset_sync0/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_tx_mac rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  mii_tx_clk_i (IN)
                         net (fo=0)                   0.000    40.000    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk
    H16                  IBUF (Prop_ibuf_I_O)         1.408    41.408 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk_ibuf_i/O
                         net (fo=1, routed)           0.459    41.867    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk_ibuf
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.486    42.353 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/bufr_mii_tx_clk/O
                         net (fo=738, routed)         0.751    43.104    eth_mac_block_1/tx_mac_reset_gen/clk
    SLICE_X8Y73          FDPE                                         r  eth_mac_block_1/tx_mac_reset_gen/reset_sync0/C
                         clock pessimism              0.149    43.253    
                         clock uncertainty           -0.035    43.217    
    SLICE_X8Y73          FDPE (Recov_fdpe_C_PRE)     -0.361    42.856    eth_mac_block_1/tx_mac_reset_gen/reset_sync0
  -------------------------------------------------------------------
                         required time                         42.856    
                         arrival time                          -4.323    
  -------------------------------------------------------------------
                         slack                                 38.534    

Slack (MET) :             38.534ns  (required time - arrival time)
  Source:                 eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/tx_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_tx_mac  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            eth_mac_block_1/tx_mac_reset_gen/reset_sync3/PRE
                            (recovery check against rising-edge clock clk_tx_mac  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_tx_mac rise@40.000ns - clk_tx_mac rise@0.000ns)
  Data Path Delay:        1.046ns  (logic 0.518ns (49.517%)  route 0.528ns (50.483%))
  Logic Levels:           0  
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.104ns = ( 43.104 - 40.000 ) 
    Source Clock Delay      (SCD):    3.277ns
    Clock Pessimism Removal (CPR):    0.149ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_tx_mac rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  mii_tx_clk_i (IN)
                         net (fo=0)                   0.000     0.000    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk
    H16                  IBUF (Prop_ibuf_I_O)         1.479     1.479 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk_ibuf_i/O
                         net (fo=1, routed)           0.500     1.979    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk_ibuf
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.511     2.490 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/bufr_mii_tx_clk/O
                         net (fo=738, routed)         0.787     3.277    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/tx_axi_clk
    SLICE_X12Y73         FDRE                                         r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/tx_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y73         FDRE (Prop_fdre_C_Q)         0.518     3.795 f  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/tx_reset_reg/Q
                         net (fo=320, routed)         0.528     4.323    eth_mac_block_1/tx_mac_reset_gen/reset_in
    SLICE_X8Y73          FDPE                                         f  eth_mac_block_1/tx_mac_reset_gen/reset_sync3/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_tx_mac rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  mii_tx_clk_i (IN)
                         net (fo=0)                   0.000    40.000    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk
    H16                  IBUF (Prop_ibuf_I_O)         1.408    41.408 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk_ibuf_i/O
                         net (fo=1, routed)           0.459    41.867    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk_ibuf
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.486    42.353 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/bufr_mii_tx_clk/O
                         net (fo=738, routed)         0.751    43.104    eth_mac_block_1/tx_mac_reset_gen/clk
    SLICE_X8Y73          FDPE                                         r  eth_mac_block_1/tx_mac_reset_gen/reset_sync3/C
                         clock pessimism              0.149    43.253    
                         clock uncertainty           -0.035    43.217    
    SLICE_X8Y73          FDPE (Recov_fdpe_C_PRE)     -0.361    42.856    eth_mac_block_1/tx_mac_reset_gen/reset_sync3
  -------------------------------------------------------------------
                         required time                         42.856    
                         arrival time                          -4.323    
  -------------------------------------------------------------------
                         slack                                 38.534    

Slack (MET) :             38.576ns  (required time - arrival time)
  Source:                 eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/tx_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_tx_mac  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            eth_mac_block_1/tx_mac_reset_gen/reset_sync1/PRE
                            (recovery check against rising-edge clock clk_tx_mac  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_tx_mac rise@40.000ns - clk_tx_mac rise@0.000ns)
  Data Path Delay:        1.046ns  (logic 0.518ns (49.517%)  route 0.528ns (50.483%))
  Logic Levels:           0  
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.104ns = ( 43.104 - 40.000 ) 
    Source Clock Delay      (SCD):    3.277ns
    Clock Pessimism Removal (CPR):    0.149ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_tx_mac rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  mii_tx_clk_i (IN)
                         net (fo=0)                   0.000     0.000    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk
    H16                  IBUF (Prop_ibuf_I_O)         1.479     1.479 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk_ibuf_i/O
                         net (fo=1, routed)           0.500     1.979    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk_ibuf
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.511     2.490 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/bufr_mii_tx_clk/O
                         net (fo=738, routed)         0.787     3.277    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/tx_axi_clk
    SLICE_X12Y73         FDRE                                         r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/tx_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y73         FDRE (Prop_fdre_C_Q)         0.518     3.795 f  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/tx_reset_reg/Q
                         net (fo=320, routed)         0.528     4.323    eth_mac_block_1/tx_mac_reset_gen/reset_in
    SLICE_X8Y73          FDPE                                         f  eth_mac_block_1/tx_mac_reset_gen/reset_sync1/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_tx_mac rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  mii_tx_clk_i (IN)
                         net (fo=0)                   0.000    40.000    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk
    H16                  IBUF (Prop_ibuf_I_O)         1.408    41.408 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk_ibuf_i/O
                         net (fo=1, routed)           0.459    41.867    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk_ibuf
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.486    42.353 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/bufr_mii_tx_clk/O
                         net (fo=738, routed)         0.751    43.104    eth_mac_block_1/tx_mac_reset_gen/clk
    SLICE_X8Y73          FDPE                                         r  eth_mac_block_1/tx_mac_reset_gen/reset_sync1/C
                         clock pessimism              0.149    43.253    
                         clock uncertainty           -0.035    43.217    
    SLICE_X8Y73          FDPE (Recov_fdpe_C_PRE)     -0.319    42.898    eth_mac_block_1/tx_mac_reset_gen/reset_sync1
  -------------------------------------------------------------------
                         required time                         42.898    
                         arrival time                          -4.323    
  -------------------------------------------------------------------
                         slack                                 38.576    

Slack (MET) :             38.576ns  (required time - arrival time)
  Source:                 eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/tx_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_tx_mac  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            eth_mac_block_1/tx_mac_reset_gen/reset_sync2/PRE
                            (recovery check against rising-edge clock clk_tx_mac  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_tx_mac rise@40.000ns - clk_tx_mac rise@0.000ns)
  Data Path Delay:        1.046ns  (logic 0.518ns (49.517%)  route 0.528ns (50.483%))
  Logic Levels:           0  
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.104ns = ( 43.104 - 40.000 ) 
    Source Clock Delay      (SCD):    3.277ns
    Clock Pessimism Removal (CPR):    0.149ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_tx_mac rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  mii_tx_clk_i (IN)
                         net (fo=0)                   0.000     0.000    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk
    H16                  IBUF (Prop_ibuf_I_O)         1.479     1.479 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk_ibuf_i/O
                         net (fo=1, routed)           0.500     1.979    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk_ibuf
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.511     2.490 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/bufr_mii_tx_clk/O
                         net (fo=738, routed)         0.787     3.277    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/tx_axi_clk
    SLICE_X12Y73         FDRE                                         r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/tx_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y73         FDRE (Prop_fdre_C_Q)         0.518     3.795 f  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/tx_reset_reg/Q
                         net (fo=320, routed)         0.528     4.323    eth_mac_block_1/tx_mac_reset_gen/reset_in
    SLICE_X8Y73          FDPE                                         f  eth_mac_block_1/tx_mac_reset_gen/reset_sync2/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_tx_mac rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  mii_tx_clk_i (IN)
                         net (fo=0)                   0.000    40.000    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk
    H16                  IBUF (Prop_ibuf_I_O)         1.408    41.408 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk_ibuf_i/O
                         net (fo=1, routed)           0.459    41.867    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk_ibuf
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.486    42.353 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/bufr_mii_tx_clk/O
                         net (fo=738, routed)         0.751    43.104    eth_mac_block_1/tx_mac_reset_gen/clk
    SLICE_X8Y73          FDPE                                         r  eth_mac_block_1/tx_mac_reset_gen/reset_sync2/C
                         clock pessimism              0.149    43.253    
                         clock uncertainty           -0.035    43.217    
    SLICE_X8Y73          FDPE (Recov_fdpe_C_PRE)     -0.319    42.898    eth_mac_block_1/tx_mac_reset_gen/reset_sync2
  -------------------------------------------------------------------
                         required time                         42.898    
                         arrival time                          -4.323    
  -------------------------------------------------------------------
                         slack                                 38.576    

Slack (MET) :             38.576ns  (required time - arrival time)
  Source:                 eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/tx_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_tx_mac  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            eth_mac_block_1/tx_mac_reset_gen/reset_sync4/PRE
                            (recovery check against rising-edge clock clk_tx_mac  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_tx_mac rise@40.000ns - clk_tx_mac rise@0.000ns)
  Data Path Delay:        1.046ns  (logic 0.518ns (49.517%)  route 0.528ns (50.483%))
  Logic Levels:           0  
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.104ns = ( 43.104 - 40.000 ) 
    Source Clock Delay      (SCD):    3.277ns
    Clock Pessimism Removal (CPR):    0.149ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_tx_mac rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  mii_tx_clk_i (IN)
                         net (fo=0)                   0.000     0.000    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk
    H16                  IBUF (Prop_ibuf_I_O)         1.479     1.479 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk_ibuf_i/O
                         net (fo=1, routed)           0.500     1.979    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk_ibuf
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.511     2.490 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/bufr_mii_tx_clk/O
                         net (fo=738, routed)         0.787     3.277    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/tx_axi_clk
    SLICE_X12Y73         FDRE                                         r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/tx_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y73         FDRE (Prop_fdre_C_Q)         0.518     3.795 f  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/tx_reset_reg/Q
                         net (fo=320, routed)         0.528     4.323    eth_mac_block_1/tx_mac_reset_gen/reset_in
    SLICE_X8Y73          FDPE                                         f  eth_mac_block_1/tx_mac_reset_gen/reset_sync4/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_tx_mac rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  mii_tx_clk_i (IN)
                         net (fo=0)                   0.000    40.000    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk
    H16                  IBUF (Prop_ibuf_I_O)         1.408    41.408 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk_ibuf_i/O
                         net (fo=1, routed)           0.459    41.867    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk_ibuf
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.486    42.353 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/bufr_mii_tx_clk/O
                         net (fo=738, routed)         0.751    43.104    eth_mac_block_1/tx_mac_reset_gen/clk
    SLICE_X8Y73          FDPE                                         r  eth_mac_block_1/tx_mac_reset_gen/reset_sync4/C
                         clock pessimism              0.149    43.253    
                         clock uncertainty           -0.035    43.217    
    SLICE_X8Y73          FDPE (Recov_fdpe_C_PRE)     -0.319    42.898    eth_mac_block_1/tx_mac_reset_gen/reset_sync4
  -------------------------------------------------------------------
                         required time                         42.898    
                         arrival time                          -4.323    
  -------------------------------------------------------------------
                         slack                                 38.576    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.428ns  (arrival time - required time)
  Source:                 eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/tx_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_tx_mac  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            eth_mac_block_1/tx_mac_reset_gen/reset_sync0/PRE
                            (removal check against rising-edge clock clk_tx_mac  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_tx_mac rise@0.000ns - clk_tx_mac rise@0.000ns)
  Data Path Delay:        0.374ns  (logic 0.164ns (43.837%)  route 0.210ns (56.163%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.307ns
    Source Clock Delay      (SCD):    0.822ns
    Clock Pessimism Removal (CPR):    0.468ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_tx_mac rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  mii_tx_clk_i (IN)
                         net (fo=0)                   0.000     0.000    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk
    H16                  IBUF (Prop_ibuf_I_O)         0.247     0.247 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk_ibuf_i/O
                         net (fo=1, routed)           0.206     0.453    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk_ibuf
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.092     0.545 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/bufr_mii_tx_clk/O
                         net (fo=738, routed)         0.277     0.822    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/tx_axi_clk
    SLICE_X12Y73         FDRE                                         r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/tx_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y73         FDRE (Prop_fdre_C_Q)         0.164     0.986 f  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/tx_reset_reg/Q
                         net (fo=320, routed)         0.210     1.196    eth_mac_block_1/tx_mac_reset_gen/reset_in
    SLICE_X8Y73          FDPE                                         f  eth_mac_block_1/tx_mac_reset_gen/reset_sync0/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_tx_mac rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  mii_tx_clk_i (IN)
                         net (fo=0)                   0.000     0.000    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk
    H16                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk_ibuf_i/O
                         net (fo=1, routed)           0.311     0.745    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk_ibuf
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.254     1.000 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/bufr_mii_tx_clk/O
                         net (fo=738, routed)         0.307     1.307    eth_mac_block_1/tx_mac_reset_gen/clk
    SLICE_X8Y73          FDPE                                         r  eth_mac_block_1/tx_mac_reset_gen/reset_sync0/C
                         clock pessimism             -0.468     0.839    
    SLICE_X8Y73          FDPE (Remov_fdpe_C_PRE)     -0.071     0.768    eth_mac_block_1/tx_mac_reset_gen/reset_sync0
  -------------------------------------------------------------------
                         required time                         -0.768    
                         arrival time                           1.196    
  -------------------------------------------------------------------
                         slack                                  0.428    

Slack (MET) :             0.428ns  (arrival time - required time)
  Source:                 eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/tx_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_tx_mac  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            eth_mac_block_1/tx_mac_reset_gen/reset_sync1/PRE
                            (removal check against rising-edge clock clk_tx_mac  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_tx_mac rise@0.000ns - clk_tx_mac rise@0.000ns)
  Data Path Delay:        0.374ns  (logic 0.164ns (43.837%)  route 0.210ns (56.163%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.307ns
    Source Clock Delay      (SCD):    0.822ns
    Clock Pessimism Removal (CPR):    0.468ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_tx_mac rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  mii_tx_clk_i (IN)
                         net (fo=0)                   0.000     0.000    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk
    H16                  IBUF (Prop_ibuf_I_O)         0.247     0.247 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk_ibuf_i/O
                         net (fo=1, routed)           0.206     0.453    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk_ibuf
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.092     0.545 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/bufr_mii_tx_clk/O
                         net (fo=738, routed)         0.277     0.822    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/tx_axi_clk
    SLICE_X12Y73         FDRE                                         r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/tx_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y73         FDRE (Prop_fdre_C_Q)         0.164     0.986 f  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/tx_reset_reg/Q
                         net (fo=320, routed)         0.210     1.196    eth_mac_block_1/tx_mac_reset_gen/reset_in
    SLICE_X8Y73          FDPE                                         f  eth_mac_block_1/tx_mac_reset_gen/reset_sync1/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_tx_mac rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  mii_tx_clk_i (IN)
                         net (fo=0)                   0.000     0.000    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk
    H16                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk_ibuf_i/O
                         net (fo=1, routed)           0.311     0.745    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk_ibuf
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.254     1.000 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/bufr_mii_tx_clk/O
                         net (fo=738, routed)         0.307     1.307    eth_mac_block_1/tx_mac_reset_gen/clk
    SLICE_X8Y73          FDPE                                         r  eth_mac_block_1/tx_mac_reset_gen/reset_sync1/C
                         clock pessimism             -0.468     0.839    
    SLICE_X8Y73          FDPE (Remov_fdpe_C_PRE)     -0.071     0.768    eth_mac_block_1/tx_mac_reset_gen/reset_sync1
  -------------------------------------------------------------------
                         required time                         -0.768    
                         arrival time                           1.196    
  -------------------------------------------------------------------
                         slack                                  0.428    

Slack (MET) :             0.428ns  (arrival time - required time)
  Source:                 eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/tx_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_tx_mac  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            eth_mac_block_1/tx_mac_reset_gen/reset_sync2/PRE
                            (removal check against rising-edge clock clk_tx_mac  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_tx_mac rise@0.000ns - clk_tx_mac rise@0.000ns)
  Data Path Delay:        0.374ns  (logic 0.164ns (43.837%)  route 0.210ns (56.163%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.307ns
    Source Clock Delay      (SCD):    0.822ns
    Clock Pessimism Removal (CPR):    0.468ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_tx_mac rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  mii_tx_clk_i (IN)
                         net (fo=0)                   0.000     0.000    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk
    H16                  IBUF (Prop_ibuf_I_O)         0.247     0.247 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk_ibuf_i/O
                         net (fo=1, routed)           0.206     0.453    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk_ibuf
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.092     0.545 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/bufr_mii_tx_clk/O
                         net (fo=738, routed)         0.277     0.822    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/tx_axi_clk
    SLICE_X12Y73         FDRE                                         r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/tx_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y73         FDRE (Prop_fdre_C_Q)         0.164     0.986 f  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/tx_reset_reg/Q
                         net (fo=320, routed)         0.210     1.196    eth_mac_block_1/tx_mac_reset_gen/reset_in
    SLICE_X8Y73          FDPE                                         f  eth_mac_block_1/tx_mac_reset_gen/reset_sync2/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_tx_mac rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  mii_tx_clk_i (IN)
                         net (fo=0)                   0.000     0.000    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk
    H16                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk_ibuf_i/O
                         net (fo=1, routed)           0.311     0.745    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk_ibuf
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.254     1.000 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/bufr_mii_tx_clk/O
                         net (fo=738, routed)         0.307     1.307    eth_mac_block_1/tx_mac_reset_gen/clk
    SLICE_X8Y73          FDPE                                         r  eth_mac_block_1/tx_mac_reset_gen/reset_sync2/C
                         clock pessimism             -0.468     0.839    
    SLICE_X8Y73          FDPE (Remov_fdpe_C_PRE)     -0.071     0.768    eth_mac_block_1/tx_mac_reset_gen/reset_sync2
  -------------------------------------------------------------------
                         required time                         -0.768    
                         arrival time                           1.196    
  -------------------------------------------------------------------
                         slack                                  0.428    

Slack (MET) :             0.428ns  (arrival time - required time)
  Source:                 eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/tx_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_tx_mac  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            eth_mac_block_1/tx_mac_reset_gen/reset_sync3/PRE
                            (removal check against rising-edge clock clk_tx_mac  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_tx_mac rise@0.000ns - clk_tx_mac rise@0.000ns)
  Data Path Delay:        0.374ns  (logic 0.164ns (43.837%)  route 0.210ns (56.163%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.307ns
    Source Clock Delay      (SCD):    0.822ns
    Clock Pessimism Removal (CPR):    0.468ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_tx_mac rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  mii_tx_clk_i (IN)
                         net (fo=0)                   0.000     0.000    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk
    H16                  IBUF (Prop_ibuf_I_O)         0.247     0.247 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk_ibuf_i/O
                         net (fo=1, routed)           0.206     0.453    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk_ibuf
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.092     0.545 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/bufr_mii_tx_clk/O
                         net (fo=738, routed)         0.277     0.822    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/tx_axi_clk
    SLICE_X12Y73         FDRE                                         r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/tx_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y73         FDRE (Prop_fdre_C_Q)         0.164     0.986 f  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/tx_reset_reg/Q
                         net (fo=320, routed)         0.210     1.196    eth_mac_block_1/tx_mac_reset_gen/reset_in
    SLICE_X8Y73          FDPE                                         f  eth_mac_block_1/tx_mac_reset_gen/reset_sync3/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_tx_mac rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  mii_tx_clk_i (IN)
                         net (fo=0)                   0.000     0.000    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk
    H16                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk_ibuf_i/O
                         net (fo=1, routed)           0.311     0.745    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk_ibuf
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.254     1.000 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/bufr_mii_tx_clk/O
                         net (fo=738, routed)         0.307     1.307    eth_mac_block_1/tx_mac_reset_gen/clk
    SLICE_X8Y73          FDPE                                         r  eth_mac_block_1/tx_mac_reset_gen/reset_sync3/C
                         clock pessimism             -0.468     0.839    
    SLICE_X8Y73          FDPE (Remov_fdpe_C_PRE)     -0.071     0.768    eth_mac_block_1/tx_mac_reset_gen/reset_sync3
  -------------------------------------------------------------------
                         required time                         -0.768    
                         arrival time                           1.196    
  -------------------------------------------------------------------
                         slack                                  0.428    

Slack (MET) :             0.428ns  (arrival time - required time)
  Source:                 eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/tx_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_tx_mac  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            eth_mac_block_1/tx_mac_reset_gen/reset_sync4/PRE
                            (removal check against rising-edge clock clk_tx_mac  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_tx_mac rise@0.000ns - clk_tx_mac rise@0.000ns)
  Data Path Delay:        0.374ns  (logic 0.164ns (43.837%)  route 0.210ns (56.163%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.307ns
    Source Clock Delay      (SCD):    0.822ns
    Clock Pessimism Removal (CPR):    0.468ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_tx_mac rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  mii_tx_clk_i (IN)
                         net (fo=0)                   0.000     0.000    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk
    H16                  IBUF (Prop_ibuf_I_O)         0.247     0.247 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk_ibuf_i/O
                         net (fo=1, routed)           0.206     0.453    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk_ibuf
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.092     0.545 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/bufr_mii_tx_clk/O
                         net (fo=738, routed)         0.277     0.822    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/tx_axi_clk
    SLICE_X12Y73         FDRE                                         r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/tx_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y73         FDRE (Prop_fdre_C_Q)         0.164     0.986 f  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/tx_reset_reg/Q
                         net (fo=320, routed)         0.210     1.196    eth_mac_block_1/tx_mac_reset_gen/reset_in
    SLICE_X8Y73          FDPE                                         f  eth_mac_block_1/tx_mac_reset_gen/reset_sync4/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_tx_mac rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  mii_tx_clk_i (IN)
                         net (fo=0)                   0.000     0.000    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk
    H16                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk_ibuf_i/O
                         net (fo=1, routed)           0.311     0.745    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk_ibuf
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.254     1.000 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/bufr_mii_tx_clk/O
                         net (fo=738, routed)         0.307     1.307    eth_mac_block_1/tx_mac_reset_gen/clk
    SLICE_X8Y73          FDPE                                         r  eth_mac_block_1/tx_mac_reset_gen/reset_sync4/C
                         clock pessimism             -0.468     0.839    
    SLICE_X8Y73          FDPE (Remov_fdpe_C_PRE)     -0.071     0.768    eth_mac_block_1/tx_mac_reset_gen/reset_sync4
  -------------------------------------------------------------------
                         required time                         -0.768    
                         arrival time                           1.196    
  -------------------------------------------------------------------
                         slack                                  0.428    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  mii_tx_clk_i
  To Clock:  clk_tx_mac

Setup :            0  Failing Endpoints,  Worst Slack       38.534ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.393ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             38.534ns  (required time - arrival time)
  Source:                 eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/tx_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by mii_tx_clk_i  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            eth_mac_block_1/tx_mac_reset_gen/reset_sync0/PRE
                            (recovery check against rising-edge clock clk_tx_mac  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_tx_mac rise@40.000ns - mii_tx_clk_i rise@0.000ns)
  Data Path Delay:        1.046ns  (logic 0.518ns (49.517%)  route 0.528ns (50.483%))
  Logic Levels:           0  
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.104ns = ( 43.104 - 40.000 ) 
    Source Clock Delay      (SCD):    3.277ns
    Clock Pessimism Removal (CPR):    0.149ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mii_tx_clk_i rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  mii_tx_clk_i (IN)
                         net (fo=0)                   0.000     0.000    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk
    H16                  IBUF (Prop_ibuf_I_O)         1.479     1.479 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk_ibuf_i/O
                         net (fo=1, routed)           0.500     1.979    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk_ibuf
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.511     2.490 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/bufr_mii_tx_clk/O
                         net (fo=738, routed)         0.787     3.277    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/tx_axi_clk
    SLICE_X12Y73         FDRE                                         r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/tx_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y73         FDRE (Prop_fdre_C_Q)         0.518     3.795 f  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/tx_reset_reg/Q
                         net (fo=320, routed)         0.528     4.323    eth_mac_block_1/tx_mac_reset_gen/reset_in
    SLICE_X8Y73          FDPE                                         f  eth_mac_block_1/tx_mac_reset_gen/reset_sync0/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_tx_mac rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  mii_tx_clk_i (IN)
                         net (fo=0)                   0.000    40.000    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk
    H16                  IBUF (Prop_ibuf_I_O)         1.408    41.408 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk_ibuf_i/O
                         net (fo=1, routed)           0.459    41.867    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk_ibuf
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.486    42.353 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/bufr_mii_tx_clk/O
                         net (fo=738, routed)         0.751    43.104    eth_mac_block_1/tx_mac_reset_gen/clk
    SLICE_X8Y73          FDPE                                         r  eth_mac_block_1/tx_mac_reset_gen/reset_sync0/C
                         clock pessimism              0.149    43.253    
                         clock uncertainty           -0.035    43.217    
    SLICE_X8Y73          FDPE (Recov_fdpe_C_PRE)     -0.361    42.856    eth_mac_block_1/tx_mac_reset_gen/reset_sync0
  -------------------------------------------------------------------
                         required time                         42.856    
                         arrival time                          -4.323    
  -------------------------------------------------------------------
                         slack                                 38.534    

Slack (MET) :             38.534ns  (required time - arrival time)
  Source:                 eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/tx_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by mii_tx_clk_i  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            eth_mac_block_1/tx_mac_reset_gen/reset_sync3/PRE
                            (recovery check against rising-edge clock clk_tx_mac  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_tx_mac rise@40.000ns - mii_tx_clk_i rise@0.000ns)
  Data Path Delay:        1.046ns  (logic 0.518ns (49.517%)  route 0.528ns (50.483%))
  Logic Levels:           0  
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.104ns = ( 43.104 - 40.000 ) 
    Source Clock Delay      (SCD):    3.277ns
    Clock Pessimism Removal (CPR):    0.149ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mii_tx_clk_i rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  mii_tx_clk_i (IN)
                         net (fo=0)                   0.000     0.000    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk
    H16                  IBUF (Prop_ibuf_I_O)         1.479     1.479 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk_ibuf_i/O
                         net (fo=1, routed)           0.500     1.979    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk_ibuf
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.511     2.490 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/bufr_mii_tx_clk/O
                         net (fo=738, routed)         0.787     3.277    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/tx_axi_clk
    SLICE_X12Y73         FDRE                                         r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/tx_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y73         FDRE (Prop_fdre_C_Q)         0.518     3.795 f  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/tx_reset_reg/Q
                         net (fo=320, routed)         0.528     4.323    eth_mac_block_1/tx_mac_reset_gen/reset_in
    SLICE_X8Y73          FDPE                                         f  eth_mac_block_1/tx_mac_reset_gen/reset_sync3/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_tx_mac rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  mii_tx_clk_i (IN)
                         net (fo=0)                   0.000    40.000    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk
    H16                  IBUF (Prop_ibuf_I_O)         1.408    41.408 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk_ibuf_i/O
                         net (fo=1, routed)           0.459    41.867    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk_ibuf
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.486    42.353 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/bufr_mii_tx_clk/O
                         net (fo=738, routed)         0.751    43.104    eth_mac_block_1/tx_mac_reset_gen/clk
    SLICE_X8Y73          FDPE                                         r  eth_mac_block_1/tx_mac_reset_gen/reset_sync3/C
                         clock pessimism              0.149    43.253    
                         clock uncertainty           -0.035    43.217    
    SLICE_X8Y73          FDPE (Recov_fdpe_C_PRE)     -0.361    42.856    eth_mac_block_1/tx_mac_reset_gen/reset_sync3
  -------------------------------------------------------------------
                         required time                         42.856    
                         arrival time                          -4.323    
  -------------------------------------------------------------------
                         slack                                 38.534    

Slack (MET) :             38.576ns  (required time - arrival time)
  Source:                 eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/tx_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by mii_tx_clk_i  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            eth_mac_block_1/tx_mac_reset_gen/reset_sync1/PRE
                            (recovery check against rising-edge clock clk_tx_mac  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_tx_mac rise@40.000ns - mii_tx_clk_i rise@0.000ns)
  Data Path Delay:        1.046ns  (logic 0.518ns (49.517%)  route 0.528ns (50.483%))
  Logic Levels:           0  
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.104ns = ( 43.104 - 40.000 ) 
    Source Clock Delay      (SCD):    3.277ns
    Clock Pessimism Removal (CPR):    0.149ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mii_tx_clk_i rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  mii_tx_clk_i (IN)
                         net (fo=0)                   0.000     0.000    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk
    H16                  IBUF (Prop_ibuf_I_O)         1.479     1.479 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk_ibuf_i/O
                         net (fo=1, routed)           0.500     1.979    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk_ibuf
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.511     2.490 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/bufr_mii_tx_clk/O
                         net (fo=738, routed)         0.787     3.277    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/tx_axi_clk
    SLICE_X12Y73         FDRE                                         r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/tx_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y73         FDRE (Prop_fdre_C_Q)         0.518     3.795 f  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/tx_reset_reg/Q
                         net (fo=320, routed)         0.528     4.323    eth_mac_block_1/tx_mac_reset_gen/reset_in
    SLICE_X8Y73          FDPE                                         f  eth_mac_block_1/tx_mac_reset_gen/reset_sync1/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_tx_mac rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  mii_tx_clk_i (IN)
                         net (fo=0)                   0.000    40.000    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk
    H16                  IBUF (Prop_ibuf_I_O)         1.408    41.408 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk_ibuf_i/O
                         net (fo=1, routed)           0.459    41.867    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk_ibuf
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.486    42.353 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/bufr_mii_tx_clk/O
                         net (fo=738, routed)         0.751    43.104    eth_mac_block_1/tx_mac_reset_gen/clk
    SLICE_X8Y73          FDPE                                         r  eth_mac_block_1/tx_mac_reset_gen/reset_sync1/C
                         clock pessimism              0.149    43.253    
                         clock uncertainty           -0.035    43.217    
    SLICE_X8Y73          FDPE (Recov_fdpe_C_PRE)     -0.319    42.898    eth_mac_block_1/tx_mac_reset_gen/reset_sync1
  -------------------------------------------------------------------
                         required time                         42.898    
                         arrival time                          -4.323    
  -------------------------------------------------------------------
                         slack                                 38.576    

Slack (MET) :             38.576ns  (required time - arrival time)
  Source:                 eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/tx_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by mii_tx_clk_i  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            eth_mac_block_1/tx_mac_reset_gen/reset_sync2/PRE
                            (recovery check against rising-edge clock clk_tx_mac  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_tx_mac rise@40.000ns - mii_tx_clk_i rise@0.000ns)
  Data Path Delay:        1.046ns  (logic 0.518ns (49.517%)  route 0.528ns (50.483%))
  Logic Levels:           0  
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.104ns = ( 43.104 - 40.000 ) 
    Source Clock Delay      (SCD):    3.277ns
    Clock Pessimism Removal (CPR):    0.149ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mii_tx_clk_i rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  mii_tx_clk_i (IN)
                         net (fo=0)                   0.000     0.000    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk
    H16                  IBUF (Prop_ibuf_I_O)         1.479     1.479 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk_ibuf_i/O
                         net (fo=1, routed)           0.500     1.979    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk_ibuf
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.511     2.490 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/bufr_mii_tx_clk/O
                         net (fo=738, routed)         0.787     3.277    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/tx_axi_clk
    SLICE_X12Y73         FDRE                                         r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/tx_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y73         FDRE (Prop_fdre_C_Q)         0.518     3.795 f  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/tx_reset_reg/Q
                         net (fo=320, routed)         0.528     4.323    eth_mac_block_1/tx_mac_reset_gen/reset_in
    SLICE_X8Y73          FDPE                                         f  eth_mac_block_1/tx_mac_reset_gen/reset_sync2/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_tx_mac rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  mii_tx_clk_i (IN)
                         net (fo=0)                   0.000    40.000    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk
    H16                  IBUF (Prop_ibuf_I_O)         1.408    41.408 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk_ibuf_i/O
                         net (fo=1, routed)           0.459    41.867    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk_ibuf
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.486    42.353 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/bufr_mii_tx_clk/O
                         net (fo=738, routed)         0.751    43.104    eth_mac_block_1/tx_mac_reset_gen/clk
    SLICE_X8Y73          FDPE                                         r  eth_mac_block_1/tx_mac_reset_gen/reset_sync2/C
                         clock pessimism              0.149    43.253    
                         clock uncertainty           -0.035    43.217    
    SLICE_X8Y73          FDPE (Recov_fdpe_C_PRE)     -0.319    42.898    eth_mac_block_1/tx_mac_reset_gen/reset_sync2
  -------------------------------------------------------------------
                         required time                         42.898    
                         arrival time                          -4.323    
  -------------------------------------------------------------------
                         slack                                 38.576    

Slack (MET) :             38.576ns  (required time - arrival time)
  Source:                 eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/tx_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by mii_tx_clk_i  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            eth_mac_block_1/tx_mac_reset_gen/reset_sync4/PRE
                            (recovery check against rising-edge clock clk_tx_mac  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_tx_mac rise@40.000ns - mii_tx_clk_i rise@0.000ns)
  Data Path Delay:        1.046ns  (logic 0.518ns (49.517%)  route 0.528ns (50.483%))
  Logic Levels:           0  
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.104ns = ( 43.104 - 40.000 ) 
    Source Clock Delay      (SCD):    3.277ns
    Clock Pessimism Removal (CPR):    0.149ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mii_tx_clk_i rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  mii_tx_clk_i (IN)
                         net (fo=0)                   0.000     0.000    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk
    H16                  IBUF (Prop_ibuf_I_O)         1.479     1.479 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk_ibuf_i/O
                         net (fo=1, routed)           0.500     1.979    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk_ibuf
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.511     2.490 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/bufr_mii_tx_clk/O
                         net (fo=738, routed)         0.787     3.277    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/tx_axi_clk
    SLICE_X12Y73         FDRE                                         r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/tx_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y73         FDRE (Prop_fdre_C_Q)         0.518     3.795 f  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/tx_reset_reg/Q
                         net (fo=320, routed)         0.528     4.323    eth_mac_block_1/tx_mac_reset_gen/reset_in
    SLICE_X8Y73          FDPE                                         f  eth_mac_block_1/tx_mac_reset_gen/reset_sync4/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_tx_mac rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  mii_tx_clk_i (IN)
                         net (fo=0)                   0.000    40.000    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk
    H16                  IBUF (Prop_ibuf_I_O)         1.408    41.408 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk_ibuf_i/O
                         net (fo=1, routed)           0.459    41.867    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk_ibuf
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.486    42.353 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/bufr_mii_tx_clk/O
                         net (fo=738, routed)         0.751    43.104    eth_mac_block_1/tx_mac_reset_gen/clk
    SLICE_X8Y73          FDPE                                         r  eth_mac_block_1/tx_mac_reset_gen/reset_sync4/C
                         clock pessimism              0.149    43.253    
                         clock uncertainty           -0.035    43.217    
    SLICE_X8Y73          FDPE (Recov_fdpe_C_PRE)     -0.319    42.898    eth_mac_block_1/tx_mac_reset_gen/reset_sync4
  -------------------------------------------------------------------
                         required time                         42.898    
                         arrival time                          -4.323    
  -------------------------------------------------------------------
                         slack                                 38.576    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.393ns  (arrival time - required time)
  Source:                 eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/tx_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by mii_tx_clk_i  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            eth_mac_block_1/tx_mac_reset_gen/reset_sync0/PRE
                            (removal check against rising-edge clock clk_tx_mac  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_tx_mac rise@0.000ns - mii_tx_clk_i rise@0.000ns)
  Data Path Delay:        0.374ns  (logic 0.164ns (43.837%)  route 0.210ns (56.163%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.307ns
    Source Clock Delay      (SCD):    0.822ns
    Clock Pessimism Removal (CPR):    0.468ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mii_tx_clk_i rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  mii_tx_clk_i (IN)
                         net (fo=0)                   0.000     0.000    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk
    H16                  IBUF (Prop_ibuf_I_O)         0.247     0.247 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk_ibuf_i/O
                         net (fo=1, routed)           0.206     0.453    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk_ibuf
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.092     0.545 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/bufr_mii_tx_clk/O
                         net (fo=738, routed)         0.277     0.822    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/tx_axi_clk
    SLICE_X12Y73         FDRE                                         r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/tx_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y73         FDRE (Prop_fdre_C_Q)         0.164     0.986 f  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/tx_reset_reg/Q
                         net (fo=320, routed)         0.210     1.196    eth_mac_block_1/tx_mac_reset_gen/reset_in
    SLICE_X8Y73          FDPE                                         f  eth_mac_block_1/tx_mac_reset_gen/reset_sync0/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_tx_mac rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  mii_tx_clk_i (IN)
                         net (fo=0)                   0.000     0.000    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk
    H16                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk_ibuf_i/O
                         net (fo=1, routed)           0.311     0.745    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk_ibuf
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.254     1.000 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/bufr_mii_tx_clk/O
                         net (fo=738, routed)         0.307     1.307    eth_mac_block_1/tx_mac_reset_gen/clk
    SLICE_X8Y73          FDPE                                         r  eth_mac_block_1/tx_mac_reset_gen/reset_sync0/C
                         clock pessimism             -0.468     0.839    
                         clock uncertainty            0.035     0.874    
    SLICE_X8Y73          FDPE (Remov_fdpe_C_PRE)     -0.071     0.803    eth_mac_block_1/tx_mac_reset_gen/reset_sync0
  -------------------------------------------------------------------
                         required time                         -0.803    
                         arrival time                           1.196    
  -------------------------------------------------------------------
                         slack                                  0.393    

Slack (MET) :             0.393ns  (arrival time - required time)
  Source:                 eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/tx_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by mii_tx_clk_i  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            eth_mac_block_1/tx_mac_reset_gen/reset_sync1/PRE
                            (removal check against rising-edge clock clk_tx_mac  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_tx_mac rise@0.000ns - mii_tx_clk_i rise@0.000ns)
  Data Path Delay:        0.374ns  (logic 0.164ns (43.837%)  route 0.210ns (56.163%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.307ns
    Source Clock Delay      (SCD):    0.822ns
    Clock Pessimism Removal (CPR):    0.468ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mii_tx_clk_i rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  mii_tx_clk_i (IN)
                         net (fo=0)                   0.000     0.000    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk
    H16                  IBUF (Prop_ibuf_I_O)         0.247     0.247 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk_ibuf_i/O
                         net (fo=1, routed)           0.206     0.453    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk_ibuf
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.092     0.545 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/bufr_mii_tx_clk/O
                         net (fo=738, routed)         0.277     0.822    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/tx_axi_clk
    SLICE_X12Y73         FDRE                                         r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/tx_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y73         FDRE (Prop_fdre_C_Q)         0.164     0.986 f  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/tx_reset_reg/Q
                         net (fo=320, routed)         0.210     1.196    eth_mac_block_1/tx_mac_reset_gen/reset_in
    SLICE_X8Y73          FDPE                                         f  eth_mac_block_1/tx_mac_reset_gen/reset_sync1/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_tx_mac rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  mii_tx_clk_i (IN)
                         net (fo=0)                   0.000     0.000    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk
    H16                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk_ibuf_i/O
                         net (fo=1, routed)           0.311     0.745    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk_ibuf
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.254     1.000 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/bufr_mii_tx_clk/O
                         net (fo=738, routed)         0.307     1.307    eth_mac_block_1/tx_mac_reset_gen/clk
    SLICE_X8Y73          FDPE                                         r  eth_mac_block_1/tx_mac_reset_gen/reset_sync1/C
                         clock pessimism             -0.468     0.839    
                         clock uncertainty            0.035     0.874    
    SLICE_X8Y73          FDPE (Remov_fdpe_C_PRE)     -0.071     0.803    eth_mac_block_1/tx_mac_reset_gen/reset_sync1
  -------------------------------------------------------------------
                         required time                         -0.803    
                         arrival time                           1.196    
  -------------------------------------------------------------------
                         slack                                  0.393    

Slack (MET) :             0.393ns  (arrival time - required time)
  Source:                 eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/tx_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by mii_tx_clk_i  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            eth_mac_block_1/tx_mac_reset_gen/reset_sync2/PRE
                            (removal check against rising-edge clock clk_tx_mac  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_tx_mac rise@0.000ns - mii_tx_clk_i rise@0.000ns)
  Data Path Delay:        0.374ns  (logic 0.164ns (43.837%)  route 0.210ns (56.163%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.307ns
    Source Clock Delay      (SCD):    0.822ns
    Clock Pessimism Removal (CPR):    0.468ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mii_tx_clk_i rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  mii_tx_clk_i (IN)
                         net (fo=0)                   0.000     0.000    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk
    H16                  IBUF (Prop_ibuf_I_O)         0.247     0.247 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk_ibuf_i/O
                         net (fo=1, routed)           0.206     0.453    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk_ibuf
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.092     0.545 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/bufr_mii_tx_clk/O
                         net (fo=738, routed)         0.277     0.822    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/tx_axi_clk
    SLICE_X12Y73         FDRE                                         r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/tx_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y73         FDRE (Prop_fdre_C_Q)         0.164     0.986 f  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/tx_reset_reg/Q
                         net (fo=320, routed)         0.210     1.196    eth_mac_block_1/tx_mac_reset_gen/reset_in
    SLICE_X8Y73          FDPE                                         f  eth_mac_block_1/tx_mac_reset_gen/reset_sync2/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_tx_mac rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  mii_tx_clk_i (IN)
                         net (fo=0)                   0.000     0.000    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk
    H16                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk_ibuf_i/O
                         net (fo=1, routed)           0.311     0.745    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk_ibuf
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.254     1.000 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/bufr_mii_tx_clk/O
                         net (fo=738, routed)         0.307     1.307    eth_mac_block_1/tx_mac_reset_gen/clk
    SLICE_X8Y73          FDPE                                         r  eth_mac_block_1/tx_mac_reset_gen/reset_sync2/C
                         clock pessimism             -0.468     0.839    
                         clock uncertainty            0.035     0.874    
    SLICE_X8Y73          FDPE (Remov_fdpe_C_PRE)     -0.071     0.803    eth_mac_block_1/tx_mac_reset_gen/reset_sync2
  -------------------------------------------------------------------
                         required time                         -0.803    
                         arrival time                           1.196    
  -------------------------------------------------------------------
                         slack                                  0.393    

Slack (MET) :             0.393ns  (arrival time - required time)
  Source:                 eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/tx_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by mii_tx_clk_i  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            eth_mac_block_1/tx_mac_reset_gen/reset_sync3/PRE
                            (removal check against rising-edge clock clk_tx_mac  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_tx_mac rise@0.000ns - mii_tx_clk_i rise@0.000ns)
  Data Path Delay:        0.374ns  (logic 0.164ns (43.837%)  route 0.210ns (56.163%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.307ns
    Source Clock Delay      (SCD):    0.822ns
    Clock Pessimism Removal (CPR):    0.468ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mii_tx_clk_i rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  mii_tx_clk_i (IN)
                         net (fo=0)                   0.000     0.000    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk
    H16                  IBUF (Prop_ibuf_I_O)         0.247     0.247 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk_ibuf_i/O
                         net (fo=1, routed)           0.206     0.453    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk_ibuf
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.092     0.545 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/bufr_mii_tx_clk/O
                         net (fo=738, routed)         0.277     0.822    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/tx_axi_clk
    SLICE_X12Y73         FDRE                                         r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/tx_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y73         FDRE (Prop_fdre_C_Q)         0.164     0.986 f  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/tx_reset_reg/Q
                         net (fo=320, routed)         0.210     1.196    eth_mac_block_1/tx_mac_reset_gen/reset_in
    SLICE_X8Y73          FDPE                                         f  eth_mac_block_1/tx_mac_reset_gen/reset_sync3/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_tx_mac rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  mii_tx_clk_i (IN)
                         net (fo=0)                   0.000     0.000    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk
    H16                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk_ibuf_i/O
                         net (fo=1, routed)           0.311     0.745    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk_ibuf
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.254     1.000 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/bufr_mii_tx_clk/O
                         net (fo=738, routed)         0.307     1.307    eth_mac_block_1/tx_mac_reset_gen/clk
    SLICE_X8Y73          FDPE                                         r  eth_mac_block_1/tx_mac_reset_gen/reset_sync3/C
                         clock pessimism             -0.468     0.839    
                         clock uncertainty            0.035     0.874    
    SLICE_X8Y73          FDPE (Remov_fdpe_C_PRE)     -0.071     0.803    eth_mac_block_1/tx_mac_reset_gen/reset_sync3
  -------------------------------------------------------------------
                         required time                         -0.803    
                         arrival time                           1.196    
  -------------------------------------------------------------------
                         slack                                  0.393    

Slack (MET) :             0.393ns  (arrival time - required time)
  Source:                 eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/tx_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by mii_tx_clk_i  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            eth_mac_block_1/tx_mac_reset_gen/reset_sync4/PRE
                            (removal check against rising-edge clock clk_tx_mac  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_tx_mac rise@0.000ns - mii_tx_clk_i rise@0.000ns)
  Data Path Delay:        0.374ns  (logic 0.164ns (43.837%)  route 0.210ns (56.163%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.307ns
    Source Clock Delay      (SCD):    0.822ns
    Clock Pessimism Removal (CPR):    0.468ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mii_tx_clk_i rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  mii_tx_clk_i (IN)
                         net (fo=0)                   0.000     0.000    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk
    H16                  IBUF (Prop_ibuf_I_O)         0.247     0.247 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk_ibuf_i/O
                         net (fo=1, routed)           0.206     0.453    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk_ibuf
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.092     0.545 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/bufr_mii_tx_clk/O
                         net (fo=738, routed)         0.277     0.822    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/tx_axi_clk
    SLICE_X12Y73         FDRE                                         r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/tx_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y73         FDRE (Prop_fdre_C_Q)         0.164     0.986 f  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/tx_reset_reg/Q
                         net (fo=320, routed)         0.210     1.196    eth_mac_block_1/tx_mac_reset_gen/reset_in
    SLICE_X8Y73          FDPE                                         f  eth_mac_block_1/tx_mac_reset_gen/reset_sync4/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_tx_mac rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  mii_tx_clk_i (IN)
                         net (fo=0)                   0.000     0.000    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk
    H16                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk_ibuf_i/O
                         net (fo=1, routed)           0.311     0.745    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk_ibuf
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.254     1.000 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/bufr_mii_tx_clk/O
                         net (fo=738, routed)         0.307     1.307    eth_mac_block_1/tx_mac_reset_gen/clk
    SLICE_X8Y73          FDPE                                         r  eth_mac_block_1/tx_mac_reset_gen/reset_sync4/C
                         clock pessimism             -0.468     0.839    
                         clock uncertainty            0.035     0.874    
    SLICE_X8Y73          FDPE (Remov_fdpe_C_PRE)     -0.071     0.803    eth_mac_block_1/tx_mac_reset_gen/reset_sync4
  -------------------------------------------------------------------
                         required time                         -0.803    
                         arrival time                           1.196    
  -------------------------------------------------------------------
                         slack                                  0.393    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_rx
  To Clock:  mii_rx_clk_i

Setup :            0  Failing Endpoints,  Worst Slack       38.029ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.391ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             38.029ns  (required time - arrival time)
  Source:                 eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rx_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_rx  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            eth_mac_block_1/rx_mac_reset_gen/reset_sync0/PRE
                            (recovery check against rising-edge clock mii_rx_clk_i  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            40.000ns  (mii_rx_clk_i rise@40.000ns - clk_rx rise@0.000ns)
  Data Path Delay:        1.557ns  (logic 0.456ns (29.287%)  route 1.101ns (70.713%))
  Logic Levels:           0  
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.114ns = ( 43.114 - 40.000 ) 
    Source Clock Delay      (SCD):    3.281ns
    Clock Pessimism Removal (CPR):    0.149ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_rx rise edge)     0.000     0.000 r  
    F15                                               0.000     0.000 r  mii_rx_clk_i (IN)
                         net (fo=0)                   0.000     0.000    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk
    F15                  IBUF (Prop_ibuf_I_O)         1.482     1.482 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk_ibuf_i/O
                         net (fo=1, routed)           0.500     1.982    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk_ibuf
    BUFR_X0Y4            BUFR (Prop_bufr_I_O)         0.511     2.493 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/bufr_mii_rx_clk/O
                         net (fo=565, routed)         0.788     3.281    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rx_axi_clk
    SLICE_X13Y72         FDRE                                         r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rx_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y72         FDRE (Prop_fdre_C_Q)         0.456     3.737 f  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rx_reset_reg/Q
                         net (fo=213, routed)         1.101     4.838    eth_mac_block_1/rx_mac_reset_gen/reset_in
    SLICE_X14Y68         FDPE                                         f  eth_mac_block_1/rx_mac_reset_gen/reset_sync0/PRE
  -------------------------------------------------------------------    -------------------

                         (clock mii_rx_clk_i rise edge)
                                                     40.000    40.000 r  
    F15                                               0.000    40.000 r  mii_rx_clk_i (IN)
                         net (fo=0)                   0.000    40.000    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk
    F15                  IBUF (Prop_ibuf_I_O)         1.412    41.412 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk_ibuf_i/O
                         net (fo=1, routed)           0.459    41.871    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk_ibuf
    BUFR_X0Y4            BUFR (Prop_bufr_I_O)         0.486    42.356 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/bufr_mii_rx_clk/O
                         net (fo=565, routed)         0.758    43.114    eth_mac_block_1/rx_mac_reset_gen/clk
    SLICE_X14Y68         FDPE                                         r  eth_mac_block_1/rx_mac_reset_gen/reset_sync0/C
                         clock pessimism              0.149    43.263    
                         clock uncertainty           -0.035    43.228    
    SLICE_X14Y68         FDPE (Recov_fdpe_C_PRE)     -0.361    42.867    eth_mac_block_1/rx_mac_reset_gen/reset_sync0
  -------------------------------------------------------------------
                         required time                         42.867    
                         arrival time                          -4.838    
  -------------------------------------------------------------------
                         slack                                 38.029    

Slack (MET) :             38.029ns  (required time - arrival time)
  Source:                 eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rx_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_rx  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            eth_mac_block_1/rx_mac_reset_gen/reset_sync3/PRE
                            (recovery check against rising-edge clock mii_rx_clk_i  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            40.000ns  (mii_rx_clk_i rise@40.000ns - clk_rx rise@0.000ns)
  Data Path Delay:        1.557ns  (logic 0.456ns (29.287%)  route 1.101ns (70.713%))
  Logic Levels:           0  
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.114ns = ( 43.114 - 40.000 ) 
    Source Clock Delay      (SCD):    3.281ns
    Clock Pessimism Removal (CPR):    0.149ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_rx rise edge)     0.000     0.000 r  
    F15                                               0.000     0.000 r  mii_rx_clk_i (IN)
                         net (fo=0)                   0.000     0.000    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk
    F15                  IBUF (Prop_ibuf_I_O)         1.482     1.482 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk_ibuf_i/O
                         net (fo=1, routed)           0.500     1.982    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk_ibuf
    BUFR_X0Y4            BUFR (Prop_bufr_I_O)         0.511     2.493 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/bufr_mii_rx_clk/O
                         net (fo=565, routed)         0.788     3.281    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rx_axi_clk
    SLICE_X13Y72         FDRE                                         r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rx_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y72         FDRE (Prop_fdre_C_Q)         0.456     3.737 f  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rx_reset_reg/Q
                         net (fo=213, routed)         1.101     4.838    eth_mac_block_1/rx_mac_reset_gen/reset_in
    SLICE_X14Y68         FDPE                                         f  eth_mac_block_1/rx_mac_reset_gen/reset_sync3/PRE
  -------------------------------------------------------------------    -------------------

                         (clock mii_rx_clk_i rise edge)
                                                     40.000    40.000 r  
    F15                                               0.000    40.000 r  mii_rx_clk_i (IN)
                         net (fo=0)                   0.000    40.000    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk
    F15                  IBUF (Prop_ibuf_I_O)         1.412    41.412 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk_ibuf_i/O
                         net (fo=1, routed)           0.459    41.871    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk_ibuf
    BUFR_X0Y4            BUFR (Prop_bufr_I_O)         0.486    42.356 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/bufr_mii_rx_clk/O
                         net (fo=565, routed)         0.758    43.114    eth_mac_block_1/rx_mac_reset_gen/clk
    SLICE_X14Y68         FDPE                                         r  eth_mac_block_1/rx_mac_reset_gen/reset_sync3/C
                         clock pessimism              0.149    43.263    
                         clock uncertainty           -0.035    43.228    
    SLICE_X14Y68         FDPE (Recov_fdpe_C_PRE)     -0.361    42.867    eth_mac_block_1/rx_mac_reset_gen/reset_sync3
  -------------------------------------------------------------------
                         required time                         42.867    
                         arrival time                          -4.838    
  -------------------------------------------------------------------
                         slack                                 38.029    

Slack (MET) :             38.071ns  (required time - arrival time)
  Source:                 eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rx_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_rx  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            eth_mac_block_1/rx_mac_reset_gen/reset_sync1/PRE
                            (recovery check against rising-edge clock mii_rx_clk_i  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            40.000ns  (mii_rx_clk_i rise@40.000ns - clk_rx rise@0.000ns)
  Data Path Delay:        1.557ns  (logic 0.456ns (29.287%)  route 1.101ns (70.713%))
  Logic Levels:           0  
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.114ns = ( 43.114 - 40.000 ) 
    Source Clock Delay      (SCD):    3.281ns
    Clock Pessimism Removal (CPR):    0.149ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_rx rise edge)     0.000     0.000 r  
    F15                                               0.000     0.000 r  mii_rx_clk_i (IN)
                         net (fo=0)                   0.000     0.000    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk
    F15                  IBUF (Prop_ibuf_I_O)         1.482     1.482 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk_ibuf_i/O
                         net (fo=1, routed)           0.500     1.982    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk_ibuf
    BUFR_X0Y4            BUFR (Prop_bufr_I_O)         0.511     2.493 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/bufr_mii_rx_clk/O
                         net (fo=565, routed)         0.788     3.281    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rx_axi_clk
    SLICE_X13Y72         FDRE                                         r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rx_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y72         FDRE (Prop_fdre_C_Q)         0.456     3.737 f  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rx_reset_reg/Q
                         net (fo=213, routed)         1.101     4.838    eth_mac_block_1/rx_mac_reset_gen/reset_in
    SLICE_X14Y68         FDPE                                         f  eth_mac_block_1/rx_mac_reset_gen/reset_sync1/PRE
  -------------------------------------------------------------------    -------------------

                         (clock mii_rx_clk_i rise edge)
                                                     40.000    40.000 r  
    F15                                               0.000    40.000 r  mii_rx_clk_i (IN)
                         net (fo=0)                   0.000    40.000    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk
    F15                  IBUF (Prop_ibuf_I_O)         1.412    41.412 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk_ibuf_i/O
                         net (fo=1, routed)           0.459    41.871    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk_ibuf
    BUFR_X0Y4            BUFR (Prop_bufr_I_O)         0.486    42.356 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/bufr_mii_rx_clk/O
                         net (fo=565, routed)         0.758    43.114    eth_mac_block_1/rx_mac_reset_gen/clk
    SLICE_X14Y68         FDPE                                         r  eth_mac_block_1/rx_mac_reset_gen/reset_sync1/C
                         clock pessimism              0.149    43.263    
                         clock uncertainty           -0.035    43.228    
    SLICE_X14Y68         FDPE (Recov_fdpe_C_PRE)     -0.319    42.909    eth_mac_block_1/rx_mac_reset_gen/reset_sync1
  -------------------------------------------------------------------
                         required time                         42.909    
                         arrival time                          -4.838    
  -------------------------------------------------------------------
                         slack                                 38.071    

Slack (MET) :             38.071ns  (required time - arrival time)
  Source:                 eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rx_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_rx  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            eth_mac_block_1/rx_mac_reset_gen/reset_sync2/PRE
                            (recovery check against rising-edge clock mii_rx_clk_i  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            40.000ns  (mii_rx_clk_i rise@40.000ns - clk_rx rise@0.000ns)
  Data Path Delay:        1.557ns  (logic 0.456ns (29.287%)  route 1.101ns (70.713%))
  Logic Levels:           0  
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.114ns = ( 43.114 - 40.000 ) 
    Source Clock Delay      (SCD):    3.281ns
    Clock Pessimism Removal (CPR):    0.149ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_rx rise edge)     0.000     0.000 r  
    F15                                               0.000     0.000 r  mii_rx_clk_i (IN)
                         net (fo=0)                   0.000     0.000    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk
    F15                  IBUF (Prop_ibuf_I_O)         1.482     1.482 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk_ibuf_i/O
                         net (fo=1, routed)           0.500     1.982    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk_ibuf
    BUFR_X0Y4            BUFR (Prop_bufr_I_O)         0.511     2.493 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/bufr_mii_rx_clk/O
                         net (fo=565, routed)         0.788     3.281    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rx_axi_clk
    SLICE_X13Y72         FDRE                                         r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rx_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y72         FDRE (Prop_fdre_C_Q)         0.456     3.737 f  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rx_reset_reg/Q
                         net (fo=213, routed)         1.101     4.838    eth_mac_block_1/rx_mac_reset_gen/reset_in
    SLICE_X14Y68         FDPE                                         f  eth_mac_block_1/rx_mac_reset_gen/reset_sync2/PRE
  -------------------------------------------------------------------    -------------------

                         (clock mii_rx_clk_i rise edge)
                                                     40.000    40.000 r  
    F15                                               0.000    40.000 r  mii_rx_clk_i (IN)
                         net (fo=0)                   0.000    40.000    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk
    F15                  IBUF (Prop_ibuf_I_O)         1.412    41.412 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk_ibuf_i/O
                         net (fo=1, routed)           0.459    41.871    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk_ibuf
    BUFR_X0Y4            BUFR (Prop_bufr_I_O)         0.486    42.356 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/bufr_mii_rx_clk/O
                         net (fo=565, routed)         0.758    43.114    eth_mac_block_1/rx_mac_reset_gen/clk
    SLICE_X14Y68         FDPE                                         r  eth_mac_block_1/rx_mac_reset_gen/reset_sync2/C
                         clock pessimism              0.149    43.263    
                         clock uncertainty           -0.035    43.228    
    SLICE_X14Y68         FDPE (Recov_fdpe_C_PRE)     -0.319    42.909    eth_mac_block_1/rx_mac_reset_gen/reset_sync2
  -------------------------------------------------------------------
                         required time                         42.909    
                         arrival time                          -4.838    
  -------------------------------------------------------------------
                         slack                                 38.071    

Slack (MET) :             38.071ns  (required time - arrival time)
  Source:                 eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rx_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_rx  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            eth_mac_block_1/rx_mac_reset_gen/reset_sync4/PRE
                            (recovery check against rising-edge clock mii_rx_clk_i  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            40.000ns  (mii_rx_clk_i rise@40.000ns - clk_rx rise@0.000ns)
  Data Path Delay:        1.557ns  (logic 0.456ns (29.287%)  route 1.101ns (70.713%))
  Logic Levels:           0  
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.114ns = ( 43.114 - 40.000 ) 
    Source Clock Delay      (SCD):    3.281ns
    Clock Pessimism Removal (CPR):    0.149ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_rx rise edge)     0.000     0.000 r  
    F15                                               0.000     0.000 r  mii_rx_clk_i (IN)
                         net (fo=0)                   0.000     0.000    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk
    F15                  IBUF (Prop_ibuf_I_O)         1.482     1.482 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk_ibuf_i/O
                         net (fo=1, routed)           0.500     1.982    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk_ibuf
    BUFR_X0Y4            BUFR (Prop_bufr_I_O)         0.511     2.493 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/bufr_mii_rx_clk/O
                         net (fo=565, routed)         0.788     3.281    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rx_axi_clk
    SLICE_X13Y72         FDRE                                         r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rx_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y72         FDRE (Prop_fdre_C_Q)         0.456     3.737 f  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rx_reset_reg/Q
                         net (fo=213, routed)         1.101     4.838    eth_mac_block_1/rx_mac_reset_gen/reset_in
    SLICE_X14Y68         FDPE                                         f  eth_mac_block_1/rx_mac_reset_gen/reset_sync4/PRE
  -------------------------------------------------------------------    -------------------

                         (clock mii_rx_clk_i rise edge)
                                                     40.000    40.000 r  
    F15                                               0.000    40.000 r  mii_rx_clk_i (IN)
                         net (fo=0)                   0.000    40.000    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk
    F15                  IBUF (Prop_ibuf_I_O)         1.412    41.412 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk_ibuf_i/O
                         net (fo=1, routed)           0.459    41.871    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk_ibuf
    BUFR_X0Y4            BUFR (Prop_bufr_I_O)         0.486    42.356 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/bufr_mii_rx_clk/O
                         net (fo=565, routed)         0.758    43.114    eth_mac_block_1/rx_mac_reset_gen/clk
    SLICE_X14Y68         FDPE                                         r  eth_mac_block_1/rx_mac_reset_gen/reset_sync4/C
                         clock pessimism              0.149    43.263    
                         clock uncertainty           -0.035    43.228    
    SLICE_X14Y68         FDPE (Recov_fdpe_C_PRE)     -0.319    42.909    eth_mac_block_1/rx_mac_reset_gen/reset_sync4
  -------------------------------------------------------------------
                         required time                         42.909    
                         arrival time                          -4.838    
  -------------------------------------------------------------------
                         slack                                 38.071    

Slack (MET) :             38.520ns  (required time - arrival time)
  Source:                 eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/gmii_mii_rx_gen/sfd_enable_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_rx  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/gmii_mii_rx_gen/nibble_toggle_reg/CLR
                            (recovery check against rising-edge clock mii_rx_clk_i  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            40.000ns  (mii_rx_clk_i rise@40.000ns - clk_rx rise@0.000ns)
  Data Path Delay:        1.015ns  (logic 0.518ns (51.059%)  route 0.497ns (48.941%))
  Logic Levels:           0  
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.061ns = ( 43.061 - 40.000 ) 
    Source Clock Delay      (SCD):    3.235ns
    Clock Pessimism Removal (CPR):    0.149ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_rx rise edge)     0.000     0.000 r  
    F15                                               0.000     0.000 r  mii_rx_clk_i (IN)
                         net (fo=0)                   0.000     0.000    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk
    F15                  IBUF (Prop_ibuf_I_O)         1.482     1.482 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk_ibuf_i/O
                         net (fo=1, routed)           0.500     1.982    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk_ibuf
    BUFR_X0Y4            BUFR (Prop_bufr_I_O)         0.511     2.493 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/bufr_mii_rx_clk/O
                         net (fo=565, routed)         0.742     3.235    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/gmii_mii_rx_gen/rx_axi_clk
    SLICE_X2Y65          FDRE                                         r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/gmii_mii_rx_gen/sfd_enable_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y65          FDRE (Prop_fdre_C_Q)         0.518     3.753 f  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/gmii_mii_rx_gen/sfd_enable_reg/Q
                         net (fo=3, routed)           0.497     4.250    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/gmii_mii_rx_gen/sfd_enable
    SLICE_X1Y66          FDCE                                         f  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/gmii_mii_rx_gen/nibble_toggle_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock mii_rx_clk_i rise edge)
                                                     40.000    40.000 r  
    F15                                               0.000    40.000 r  mii_rx_clk_i (IN)
                         net (fo=0)                   0.000    40.000    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk
    F15                  IBUF (Prop_ibuf_I_O)         1.412    41.412 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk_ibuf_i/O
                         net (fo=1, routed)           0.459    41.871    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk_ibuf
    BUFR_X0Y4            BUFR (Prop_bufr_I_O)         0.486    42.356 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/bufr_mii_rx_clk/O
                         net (fo=565, routed)         0.705    43.061    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/gmii_mii_rx_gen/rx_axi_clk
    SLICE_X1Y66          FDCE                                         r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/gmii_mii_rx_gen/nibble_toggle_reg/C
                         clock pessimism              0.149    43.210    
                         clock uncertainty           -0.035    43.175    
    SLICE_X1Y66          FDCE (Recov_fdce_C_CLR)     -0.405    42.770    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/gmii_mii_rx_gen/nibble_toggle_reg
  -------------------------------------------------------------------
                         required time                         42.770    
                         arrival time                          -4.250    
  -------------------------------------------------------------------
                         slack                                 38.520    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.391ns  (arrival time - required time)
  Source:                 eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/gmii_mii_rx_gen/sfd_enable_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_rx  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/gmii_mii_rx_gen/nibble_toggle_reg/CLR
                            (removal check against rising-edge clock mii_rx_clk_i  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (mii_rx_clk_i rise@0.000ns - clk_rx rise@0.000ns)
  Data Path Delay:        0.348ns  (logic 0.164ns (47.192%)  route 0.184ns (52.808%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.294ns
    Source Clock Delay      (SCD):    0.809ns
    Clock Pessimism Removal (CPR):    0.472ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_rx rise edge)     0.000     0.000 r  
    F15                                               0.000     0.000 r  mii_rx_clk_i (IN)
                         net (fo=0)                   0.000     0.000    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk
    F15                  IBUF (Prop_ibuf_I_O)         0.250     0.250 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk_ibuf_i/O
                         net (fo=1, routed)           0.206     0.456    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk_ibuf
    BUFR_X0Y4            BUFR (Prop_bufr_I_O)         0.092     0.548 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/bufr_mii_rx_clk/O
                         net (fo=565, routed)         0.261     0.809    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/gmii_mii_rx_gen/rx_axi_clk
    SLICE_X2Y65          FDRE                                         r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/gmii_mii_rx_gen/sfd_enable_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y65          FDRE (Prop_fdre_C_Q)         0.164     0.973 f  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/gmii_mii_rx_gen/sfd_enable_reg/Q
                         net (fo=3, routed)           0.184     1.157    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/gmii_mii_rx_gen/sfd_enable
    SLICE_X1Y66          FDCE                                         f  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/gmii_mii_rx_gen/nibble_toggle_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock mii_rx_clk_i rise edge)
                                                      0.000     0.000 r  
    F15                                               0.000     0.000 r  mii_rx_clk_i (IN)
                         net (fo=0)                   0.000     0.000    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk
    F15                  IBUF (Prop_ibuf_I_O)         0.438     0.438 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk_ibuf_i/O
                         net (fo=1, routed)           0.311     0.749    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk_ibuf
    BUFR_X0Y4            BUFR (Prop_bufr_I_O)         0.254     1.003 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/bufr_mii_rx_clk/O
                         net (fo=565, routed)         0.291     1.294    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/gmii_mii_rx_gen/rx_axi_clk
    SLICE_X1Y66          FDCE                                         r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/gmii_mii_rx_gen/nibble_toggle_reg/C
                         clock pessimism             -0.472     0.822    
                         clock uncertainty            0.035     0.858    
    SLICE_X1Y66          FDCE (Remov_fdce_C_CLR)     -0.092     0.766    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/gmii_mii_rx_gen/nibble_toggle_reg
  -------------------------------------------------------------------
                         required time                         -0.766    
                         arrival time                           1.157    
  -------------------------------------------------------------------
                         slack                                  0.391    

Slack (MET) :             0.607ns  (arrival time - required time)
  Source:                 eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rx_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_rx  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            eth_mac_block_1/rx_mac_reset_gen/reset_sync0/PRE
                            (removal check against rising-edge clock mii_rx_clk_i  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (mii_rx_clk_i rise@0.000ns - clk_rx rise@0.000ns)
  Data Path Delay:        0.588ns  (logic 0.141ns (23.978%)  route 0.447ns (76.022%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.319ns
    Source Clock Delay      (SCD):    0.827ns
    Clock Pessimism Removal (CPR):    0.475ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_rx rise edge)     0.000     0.000 r  
    F15                                               0.000     0.000 r  mii_rx_clk_i (IN)
                         net (fo=0)                   0.000     0.000    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk
    F15                  IBUF (Prop_ibuf_I_O)         0.250     0.250 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk_ibuf_i/O
                         net (fo=1, routed)           0.206     0.456    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk_ibuf
    BUFR_X0Y4            BUFR (Prop_bufr_I_O)         0.092     0.548 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/bufr_mii_rx_clk/O
                         net (fo=565, routed)         0.279     0.827    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rx_axi_clk
    SLICE_X13Y72         FDRE                                         r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rx_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y72         FDRE (Prop_fdre_C_Q)         0.141     0.968 f  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rx_reset_reg/Q
                         net (fo=213, routed)         0.447     1.415    eth_mac_block_1/rx_mac_reset_gen/reset_in
    SLICE_X14Y68         FDPE                                         f  eth_mac_block_1/rx_mac_reset_gen/reset_sync0/PRE
  -------------------------------------------------------------------    -------------------

                         (clock mii_rx_clk_i rise edge)
                                                      0.000     0.000 r  
    F15                                               0.000     0.000 r  mii_rx_clk_i (IN)
                         net (fo=0)                   0.000     0.000    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk
    F15                  IBUF (Prop_ibuf_I_O)         0.438     0.438 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk_ibuf_i/O
                         net (fo=1, routed)           0.311     0.749    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk_ibuf
    BUFR_X0Y4            BUFR (Prop_bufr_I_O)         0.254     1.003 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/bufr_mii_rx_clk/O
                         net (fo=565, routed)         0.316     1.319    eth_mac_block_1/rx_mac_reset_gen/clk
    SLICE_X14Y68         FDPE                                         r  eth_mac_block_1/rx_mac_reset_gen/reset_sync0/C
                         clock pessimism             -0.475     0.844    
                         clock uncertainty            0.035     0.880    
    SLICE_X14Y68         FDPE (Remov_fdpe_C_PRE)     -0.071     0.809    eth_mac_block_1/rx_mac_reset_gen/reset_sync0
  -------------------------------------------------------------------
                         required time                         -0.809    
                         arrival time                           1.415    
  -------------------------------------------------------------------
                         slack                                  0.607    

Slack (MET) :             0.607ns  (arrival time - required time)
  Source:                 eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rx_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_rx  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            eth_mac_block_1/rx_mac_reset_gen/reset_sync1/PRE
                            (removal check against rising-edge clock mii_rx_clk_i  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (mii_rx_clk_i rise@0.000ns - clk_rx rise@0.000ns)
  Data Path Delay:        0.588ns  (logic 0.141ns (23.978%)  route 0.447ns (76.022%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.319ns
    Source Clock Delay      (SCD):    0.827ns
    Clock Pessimism Removal (CPR):    0.475ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_rx rise edge)     0.000     0.000 r  
    F15                                               0.000     0.000 r  mii_rx_clk_i (IN)
                         net (fo=0)                   0.000     0.000    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk
    F15                  IBUF (Prop_ibuf_I_O)         0.250     0.250 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk_ibuf_i/O
                         net (fo=1, routed)           0.206     0.456    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk_ibuf
    BUFR_X0Y4            BUFR (Prop_bufr_I_O)         0.092     0.548 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/bufr_mii_rx_clk/O
                         net (fo=565, routed)         0.279     0.827    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rx_axi_clk
    SLICE_X13Y72         FDRE                                         r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rx_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y72         FDRE (Prop_fdre_C_Q)         0.141     0.968 f  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rx_reset_reg/Q
                         net (fo=213, routed)         0.447     1.415    eth_mac_block_1/rx_mac_reset_gen/reset_in
    SLICE_X14Y68         FDPE                                         f  eth_mac_block_1/rx_mac_reset_gen/reset_sync1/PRE
  -------------------------------------------------------------------    -------------------

                         (clock mii_rx_clk_i rise edge)
                                                      0.000     0.000 r  
    F15                                               0.000     0.000 r  mii_rx_clk_i (IN)
                         net (fo=0)                   0.000     0.000    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk
    F15                  IBUF (Prop_ibuf_I_O)         0.438     0.438 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk_ibuf_i/O
                         net (fo=1, routed)           0.311     0.749    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk_ibuf
    BUFR_X0Y4            BUFR (Prop_bufr_I_O)         0.254     1.003 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/bufr_mii_rx_clk/O
                         net (fo=565, routed)         0.316     1.319    eth_mac_block_1/rx_mac_reset_gen/clk
    SLICE_X14Y68         FDPE                                         r  eth_mac_block_1/rx_mac_reset_gen/reset_sync1/C
                         clock pessimism             -0.475     0.844    
                         clock uncertainty            0.035     0.880    
    SLICE_X14Y68         FDPE (Remov_fdpe_C_PRE)     -0.071     0.809    eth_mac_block_1/rx_mac_reset_gen/reset_sync1
  -------------------------------------------------------------------
                         required time                         -0.809    
                         arrival time                           1.415    
  -------------------------------------------------------------------
                         slack                                  0.607    

Slack (MET) :             0.607ns  (arrival time - required time)
  Source:                 eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rx_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_rx  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            eth_mac_block_1/rx_mac_reset_gen/reset_sync2/PRE
                            (removal check against rising-edge clock mii_rx_clk_i  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (mii_rx_clk_i rise@0.000ns - clk_rx rise@0.000ns)
  Data Path Delay:        0.588ns  (logic 0.141ns (23.978%)  route 0.447ns (76.022%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.319ns
    Source Clock Delay      (SCD):    0.827ns
    Clock Pessimism Removal (CPR):    0.475ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_rx rise edge)     0.000     0.000 r  
    F15                                               0.000     0.000 r  mii_rx_clk_i (IN)
                         net (fo=0)                   0.000     0.000    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk
    F15                  IBUF (Prop_ibuf_I_O)         0.250     0.250 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk_ibuf_i/O
                         net (fo=1, routed)           0.206     0.456    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk_ibuf
    BUFR_X0Y4            BUFR (Prop_bufr_I_O)         0.092     0.548 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/bufr_mii_rx_clk/O
                         net (fo=565, routed)         0.279     0.827    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rx_axi_clk
    SLICE_X13Y72         FDRE                                         r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rx_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y72         FDRE (Prop_fdre_C_Q)         0.141     0.968 f  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rx_reset_reg/Q
                         net (fo=213, routed)         0.447     1.415    eth_mac_block_1/rx_mac_reset_gen/reset_in
    SLICE_X14Y68         FDPE                                         f  eth_mac_block_1/rx_mac_reset_gen/reset_sync2/PRE
  -------------------------------------------------------------------    -------------------

                         (clock mii_rx_clk_i rise edge)
                                                      0.000     0.000 r  
    F15                                               0.000     0.000 r  mii_rx_clk_i (IN)
                         net (fo=0)                   0.000     0.000    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk
    F15                  IBUF (Prop_ibuf_I_O)         0.438     0.438 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk_ibuf_i/O
                         net (fo=1, routed)           0.311     0.749    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk_ibuf
    BUFR_X0Y4            BUFR (Prop_bufr_I_O)         0.254     1.003 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/bufr_mii_rx_clk/O
                         net (fo=565, routed)         0.316     1.319    eth_mac_block_1/rx_mac_reset_gen/clk
    SLICE_X14Y68         FDPE                                         r  eth_mac_block_1/rx_mac_reset_gen/reset_sync2/C
                         clock pessimism             -0.475     0.844    
                         clock uncertainty            0.035     0.880    
    SLICE_X14Y68         FDPE (Remov_fdpe_C_PRE)     -0.071     0.809    eth_mac_block_1/rx_mac_reset_gen/reset_sync2
  -------------------------------------------------------------------
                         required time                         -0.809    
                         arrival time                           1.415    
  -------------------------------------------------------------------
                         slack                                  0.607    

Slack (MET) :             0.607ns  (arrival time - required time)
  Source:                 eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rx_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_rx  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            eth_mac_block_1/rx_mac_reset_gen/reset_sync3/PRE
                            (removal check against rising-edge clock mii_rx_clk_i  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (mii_rx_clk_i rise@0.000ns - clk_rx rise@0.000ns)
  Data Path Delay:        0.588ns  (logic 0.141ns (23.978%)  route 0.447ns (76.022%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.319ns
    Source Clock Delay      (SCD):    0.827ns
    Clock Pessimism Removal (CPR):    0.475ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_rx rise edge)     0.000     0.000 r  
    F15                                               0.000     0.000 r  mii_rx_clk_i (IN)
                         net (fo=0)                   0.000     0.000    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk
    F15                  IBUF (Prop_ibuf_I_O)         0.250     0.250 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk_ibuf_i/O
                         net (fo=1, routed)           0.206     0.456    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk_ibuf
    BUFR_X0Y4            BUFR (Prop_bufr_I_O)         0.092     0.548 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/bufr_mii_rx_clk/O
                         net (fo=565, routed)         0.279     0.827    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rx_axi_clk
    SLICE_X13Y72         FDRE                                         r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rx_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y72         FDRE (Prop_fdre_C_Q)         0.141     0.968 f  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rx_reset_reg/Q
                         net (fo=213, routed)         0.447     1.415    eth_mac_block_1/rx_mac_reset_gen/reset_in
    SLICE_X14Y68         FDPE                                         f  eth_mac_block_1/rx_mac_reset_gen/reset_sync3/PRE
  -------------------------------------------------------------------    -------------------

                         (clock mii_rx_clk_i rise edge)
                                                      0.000     0.000 r  
    F15                                               0.000     0.000 r  mii_rx_clk_i (IN)
                         net (fo=0)                   0.000     0.000    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk
    F15                  IBUF (Prop_ibuf_I_O)         0.438     0.438 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk_ibuf_i/O
                         net (fo=1, routed)           0.311     0.749    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk_ibuf
    BUFR_X0Y4            BUFR (Prop_bufr_I_O)         0.254     1.003 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/bufr_mii_rx_clk/O
                         net (fo=565, routed)         0.316     1.319    eth_mac_block_1/rx_mac_reset_gen/clk
    SLICE_X14Y68         FDPE                                         r  eth_mac_block_1/rx_mac_reset_gen/reset_sync3/C
                         clock pessimism             -0.475     0.844    
                         clock uncertainty            0.035     0.880    
    SLICE_X14Y68         FDPE (Remov_fdpe_C_PRE)     -0.071     0.809    eth_mac_block_1/rx_mac_reset_gen/reset_sync3
  -------------------------------------------------------------------
                         required time                         -0.809    
                         arrival time                           1.415    
  -------------------------------------------------------------------
                         slack                                  0.607    

Slack (MET) :             0.607ns  (arrival time - required time)
  Source:                 eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rx_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_rx  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            eth_mac_block_1/rx_mac_reset_gen/reset_sync4/PRE
                            (removal check against rising-edge clock mii_rx_clk_i  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (mii_rx_clk_i rise@0.000ns - clk_rx rise@0.000ns)
  Data Path Delay:        0.588ns  (logic 0.141ns (23.978%)  route 0.447ns (76.022%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.319ns
    Source Clock Delay      (SCD):    0.827ns
    Clock Pessimism Removal (CPR):    0.475ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_rx rise edge)     0.000     0.000 r  
    F15                                               0.000     0.000 r  mii_rx_clk_i (IN)
                         net (fo=0)                   0.000     0.000    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk
    F15                  IBUF (Prop_ibuf_I_O)         0.250     0.250 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk_ibuf_i/O
                         net (fo=1, routed)           0.206     0.456    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk_ibuf
    BUFR_X0Y4            BUFR (Prop_bufr_I_O)         0.092     0.548 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/bufr_mii_rx_clk/O
                         net (fo=565, routed)         0.279     0.827    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rx_axi_clk
    SLICE_X13Y72         FDRE                                         r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rx_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y72         FDRE (Prop_fdre_C_Q)         0.141     0.968 f  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rx_reset_reg/Q
                         net (fo=213, routed)         0.447     1.415    eth_mac_block_1/rx_mac_reset_gen/reset_in
    SLICE_X14Y68         FDPE                                         f  eth_mac_block_1/rx_mac_reset_gen/reset_sync4/PRE
  -------------------------------------------------------------------    -------------------

                         (clock mii_rx_clk_i rise edge)
                                                      0.000     0.000 r  
    F15                                               0.000     0.000 r  mii_rx_clk_i (IN)
                         net (fo=0)                   0.000     0.000    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk
    F15                  IBUF (Prop_ibuf_I_O)         0.438     0.438 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk_ibuf_i/O
                         net (fo=1, routed)           0.311     0.749    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk_ibuf
    BUFR_X0Y4            BUFR (Prop_bufr_I_O)         0.254     1.003 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/bufr_mii_rx_clk/O
                         net (fo=565, routed)         0.316     1.319    eth_mac_block_1/rx_mac_reset_gen/clk
    SLICE_X14Y68         FDPE                                         r  eth_mac_block_1/rx_mac_reset_gen/reset_sync4/C
                         clock pessimism             -0.475     0.844    
                         clock uncertainty            0.035     0.880    
    SLICE_X14Y68         FDPE (Remov_fdpe_C_PRE)     -0.071     0.809    eth_mac_block_1/rx_mac_reset_gen/reset_sync4
  -------------------------------------------------------------------
                         required time                         -0.809    
                         arrival time                           1.415    
  -------------------------------------------------------------------
                         slack                                  0.607    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  mii_rx_clk_i
  To Clock:  mii_rx_clk_i

Setup :            0  Failing Endpoints,  Worst Slack       38.029ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.427ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             38.029ns  (required time - arrival time)
  Source:                 eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rx_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by mii_rx_clk_i  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            eth_mac_block_1/rx_mac_reset_gen/reset_sync0/PRE
                            (recovery check against rising-edge clock mii_rx_clk_i  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            40.000ns  (mii_rx_clk_i rise@40.000ns - mii_rx_clk_i rise@0.000ns)
  Data Path Delay:        1.557ns  (logic 0.456ns (29.287%)  route 1.101ns (70.713%))
  Logic Levels:           0  
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.114ns = ( 43.114 - 40.000 ) 
    Source Clock Delay      (SCD):    3.281ns
    Clock Pessimism Removal (CPR):    0.149ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mii_rx_clk_i rise edge)
                                                      0.000     0.000 r  
    F15                                               0.000     0.000 r  mii_rx_clk_i (IN)
                         net (fo=0)                   0.000     0.000    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk
    F15                  IBUF (Prop_ibuf_I_O)         1.482     1.482 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk_ibuf_i/O
                         net (fo=1, routed)           0.500     1.982    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk_ibuf
    BUFR_X0Y4            BUFR (Prop_bufr_I_O)         0.511     2.493 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/bufr_mii_rx_clk/O
                         net (fo=565, routed)         0.788     3.281    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rx_axi_clk
    SLICE_X13Y72         FDRE                                         r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rx_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y72         FDRE (Prop_fdre_C_Q)         0.456     3.737 f  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rx_reset_reg/Q
                         net (fo=213, routed)         1.101     4.838    eth_mac_block_1/rx_mac_reset_gen/reset_in
    SLICE_X14Y68         FDPE                                         f  eth_mac_block_1/rx_mac_reset_gen/reset_sync0/PRE
  -------------------------------------------------------------------    -------------------

                         (clock mii_rx_clk_i rise edge)
                                                     40.000    40.000 r  
    F15                                               0.000    40.000 r  mii_rx_clk_i (IN)
                         net (fo=0)                   0.000    40.000    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk
    F15                  IBUF (Prop_ibuf_I_O)         1.412    41.412 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk_ibuf_i/O
                         net (fo=1, routed)           0.459    41.871    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk_ibuf
    BUFR_X0Y4            BUFR (Prop_bufr_I_O)         0.486    42.356 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/bufr_mii_rx_clk/O
                         net (fo=565, routed)         0.758    43.114    eth_mac_block_1/rx_mac_reset_gen/clk
    SLICE_X14Y68         FDPE                                         r  eth_mac_block_1/rx_mac_reset_gen/reset_sync0/C
                         clock pessimism              0.149    43.263    
                         clock uncertainty           -0.035    43.228    
    SLICE_X14Y68         FDPE (Recov_fdpe_C_PRE)     -0.361    42.867    eth_mac_block_1/rx_mac_reset_gen/reset_sync0
  -------------------------------------------------------------------
                         required time                         42.867    
                         arrival time                          -4.838    
  -------------------------------------------------------------------
                         slack                                 38.029    

Slack (MET) :             38.029ns  (required time - arrival time)
  Source:                 eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rx_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by mii_rx_clk_i  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            eth_mac_block_1/rx_mac_reset_gen/reset_sync3/PRE
                            (recovery check against rising-edge clock mii_rx_clk_i  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            40.000ns  (mii_rx_clk_i rise@40.000ns - mii_rx_clk_i rise@0.000ns)
  Data Path Delay:        1.557ns  (logic 0.456ns (29.287%)  route 1.101ns (70.713%))
  Logic Levels:           0  
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.114ns = ( 43.114 - 40.000 ) 
    Source Clock Delay      (SCD):    3.281ns
    Clock Pessimism Removal (CPR):    0.149ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mii_rx_clk_i rise edge)
                                                      0.000     0.000 r  
    F15                                               0.000     0.000 r  mii_rx_clk_i (IN)
                         net (fo=0)                   0.000     0.000    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk
    F15                  IBUF (Prop_ibuf_I_O)         1.482     1.482 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk_ibuf_i/O
                         net (fo=1, routed)           0.500     1.982    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk_ibuf
    BUFR_X0Y4            BUFR (Prop_bufr_I_O)         0.511     2.493 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/bufr_mii_rx_clk/O
                         net (fo=565, routed)         0.788     3.281    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rx_axi_clk
    SLICE_X13Y72         FDRE                                         r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rx_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y72         FDRE (Prop_fdre_C_Q)         0.456     3.737 f  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rx_reset_reg/Q
                         net (fo=213, routed)         1.101     4.838    eth_mac_block_1/rx_mac_reset_gen/reset_in
    SLICE_X14Y68         FDPE                                         f  eth_mac_block_1/rx_mac_reset_gen/reset_sync3/PRE
  -------------------------------------------------------------------    -------------------

                         (clock mii_rx_clk_i rise edge)
                                                     40.000    40.000 r  
    F15                                               0.000    40.000 r  mii_rx_clk_i (IN)
                         net (fo=0)                   0.000    40.000    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk
    F15                  IBUF (Prop_ibuf_I_O)         1.412    41.412 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk_ibuf_i/O
                         net (fo=1, routed)           0.459    41.871    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk_ibuf
    BUFR_X0Y4            BUFR (Prop_bufr_I_O)         0.486    42.356 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/bufr_mii_rx_clk/O
                         net (fo=565, routed)         0.758    43.114    eth_mac_block_1/rx_mac_reset_gen/clk
    SLICE_X14Y68         FDPE                                         r  eth_mac_block_1/rx_mac_reset_gen/reset_sync3/C
                         clock pessimism              0.149    43.263    
                         clock uncertainty           -0.035    43.228    
    SLICE_X14Y68         FDPE (Recov_fdpe_C_PRE)     -0.361    42.867    eth_mac_block_1/rx_mac_reset_gen/reset_sync3
  -------------------------------------------------------------------
                         required time                         42.867    
                         arrival time                          -4.838    
  -------------------------------------------------------------------
                         slack                                 38.029    

Slack (MET) :             38.071ns  (required time - arrival time)
  Source:                 eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rx_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by mii_rx_clk_i  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            eth_mac_block_1/rx_mac_reset_gen/reset_sync1/PRE
                            (recovery check against rising-edge clock mii_rx_clk_i  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            40.000ns  (mii_rx_clk_i rise@40.000ns - mii_rx_clk_i rise@0.000ns)
  Data Path Delay:        1.557ns  (logic 0.456ns (29.287%)  route 1.101ns (70.713%))
  Logic Levels:           0  
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.114ns = ( 43.114 - 40.000 ) 
    Source Clock Delay      (SCD):    3.281ns
    Clock Pessimism Removal (CPR):    0.149ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mii_rx_clk_i rise edge)
                                                      0.000     0.000 r  
    F15                                               0.000     0.000 r  mii_rx_clk_i (IN)
                         net (fo=0)                   0.000     0.000    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk
    F15                  IBUF (Prop_ibuf_I_O)         1.482     1.482 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk_ibuf_i/O
                         net (fo=1, routed)           0.500     1.982    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk_ibuf
    BUFR_X0Y4            BUFR (Prop_bufr_I_O)         0.511     2.493 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/bufr_mii_rx_clk/O
                         net (fo=565, routed)         0.788     3.281    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rx_axi_clk
    SLICE_X13Y72         FDRE                                         r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rx_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y72         FDRE (Prop_fdre_C_Q)         0.456     3.737 f  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rx_reset_reg/Q
                         net (fo=213, routed)         1.101     4.838    eth_mac_block_1/rx_mac_reset_gen/reset_in
    SLICE_X14Y68         FDPE                                         f  eth_mac_block_1/rx_mac_reset_gen/reset_sync1/PRE
  -------------------------------------------------------------------    -------------------

                         (clock mii_rx_clk_i rise edge)
                                                     40.000    40.000 r  
    F15                                               0.000    40.000 r  mii_rx_clk_i (IN)
                         net (fo=0)                   0.000    40.000    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk
    F15                  IBUF (Prop_ibuf_I_O)         1.412    41.412 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk_ibuf_i/O
                         net (fo=1, routed)           0.459    41.871    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk_ibuf
    BUFR_X0Y4            BUFR (Prop_bufr_I_O)         0.486    42.356 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/bufr_mii_rx_clk/O
                         net (fo=565, routed)         0.758    43.114    eth_mac_block_1/rx_mac_reset_gen/clk
    SLICE_X14Y68         FDPE                                         r  eth_mac_block_1/rx_mac_reset_gen/reset_sync1/C
                         clock pessimism              0.149    43.263    
                         clock uncertainty           -0.035    43.228    
    SLICE_X14Y68         FDPE (Recov_fdpe_C_PRE)     -0.319    42.909    eth_mac_block_1/rx_mac_reset_gen/reset_sync1
  -------------------------------------------------------------------
                         required time                         42.909    
                         arrival time                          -4.838    
  -------------------------------------------------------------------
                         slack                                 38.071    

Slack (MET) :             38.071ns  (required time - arrival time)
  Source:                 eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rx_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by mii_rx_clk_i  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            eth_mac_block_1/rx_mac_reset_gen/reset_sync2/PRE
                            (recovery check against rising-edge clock mii_rx_clk_i  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            40.000ns  (mii_rx_clk_i rise@40.000ns - mii_rx_clk_i rise@0.000ns)
  Data Path Delay:        1.557ns  (logic 0.456ns (29.287%)  route 1.101ns (70.713%))
  Logic Levels:           0  
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.114ns = ( 43.114 - 40.000 ) 
    Source Clock Delay      (SCD):    3.281ns
    Clock Pessimism Removal (CPR):    0.149ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mii_rx_clk_i rise edge)
                                                      0.000     0.000 r  
    F15                                               0.000     0.000 r  mii_rx_clk_i (IN)
                         net (fo=0)                   0.000     0.000    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk
    F15                  IBUF (Prop_ibuf_I_O)         1.482     1.482 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk_ibuf_i/O
                         net (fo=1, routed)           0.500     1.982    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk_ibuf
    BUFR_X0Y4            BUFR (Prop_bufr_I_O)         0.511     2.493 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/bufr_mii_rx_clk/O
                         net (fo=565, routed)         0.788     3.281    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rx_axi_clk
    SLICE_X13Y72         FDRE                                         r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rx_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y72         FDRE (Prop_fdre_C_Q)         0.456     3.737 f  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rx_reset_reg/Q
                         net (fo=213, routed)         1.101     4.838    eth_mac_block_1/rx_mac_reset_gen/reset_in
    SLICE_X14Y68         FDPE                                         f  eth_mac_block_1/rx_mac_reset_gen/reset_sync2/PRE
  -------------------------------------------------------------------    -------------------

                         (clock mii_rx_clk_i rise edge)
                                                     40.000    40.000 r  
    F15                                               0.000    40.000 r  mii_rx_clk_i (IN)
                         net (fo=0)                   0.000    40.000    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk
    F15                  IBUF (Prop_ibuf_I_O)         1.412    41.412 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk_ibuf_i/O
                         net (fo=1, routed)           0.459    41.871    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk_ibuf
    BUFR_X0Y4            BUFR (Prop_bufr_I_O)         0.486    42.356 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/bufr_mii_rx_clk/O
                         net (fo=565, routed)         0.758    43.114    eth_mac_block_1/rx_mac_reset_gen/clk
    SLICE_X14Y68         FDPE                                         r  eth_mac_block_1/rx_mac_reset_gen/reset_sync2/C
                         clock pessimism              0.149    43.263    
                         clock uncertainty           -0.035    43.228    
    SLICE_X14Y68         FDPE (Recov_fdpe_C_PRE)     -0.319    42.909    eth_mac_block_1/rx_mac_reset_gen/reset_sync2
  -------------------------------------------------------------------
                         required time                         42.909    
                         arrival time                          -4.838    
  -------------------------------------------------------------------
                         slack                                 38.071    

Slack (MET) :             38.071ns  (required time - arrival time)
  Source:                 eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rx_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by mii_rx_clk_i  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            eth_mac_block_1/rx_mac_reset_gen/reset_sync4/PRE
                            (recovery check against rising-edge clock mii_rx_clk_i  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            40.000ns  (mii_rx_clk_i rise@40.000ns - mii_rx_clk_i rise@0.000ns)
  Data Path Delay:        1.557ns  (logic 0.456ns (29.287%)  route 1.101ns (70.713%))
  Logic Levels:           0  
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.114ns = ( 43.114 - 40.000 ) 
    Source Clock Delay      (SCD):    3.281ns
    Clock Pessimism Removal (CPR):    0.149ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mii_rx_clk_i rise edge)
                                                      0.000     0.000 r  
    F15                                               0.000     0.000 r  mii_rx_clk_i (IN)
                         net (fo=0)                   0.000     0.000    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk
    F15                  IBUF (Prop_ibuf_I_O)         1.482     1.482 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk_ibuf_i/O
                         net (fo=1, routed)           0.500     1.982    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk_ibuf
    BUFR_X0Y4            BUFR (Prop_bufr_I_O)         0.511     2.493 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/bufr_mii_rx_clk/O
                         net (fo=565, routed)         0.788     3.281    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rx_axi_clk
    SLICE_X13Y72         FDRE                                         r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rx_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y72         FDRE (Prop_fdre_C_Q)         0.456     3.737 f  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rx_reset_reg/Q
                         net (fo=213, routed)         1.101     4.838    eth_mac_block_1/rx_mac_reset_gen/reset_in
    SLICE_X14Y68         FDPE                                         f  eth_mac_block_1/rx_mac_reset_gen/reset_sync4/PRE
  -------------------------------------------------------------------    -------------------

                         (clock mii_rx_clk_i rise edge)
                                                     40.000    40.000 r  
    F15                                               0.000    40.000 r  mii_rx_clk_i (IN)
                         net (fo=0)                   0.000    40.000    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk
    F15                  IBUF (Prop_ibuf_I_O)         1.412    41.412 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk_ibuf_i/O
                         net (fo=1, routed)           0.459    41.871    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk_ibuf
    BUFR_X0Y4            BUFR (Prop_bufr_I_O)         0.486    42.356 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/bufr_mii_rx_clk/O
                         net (fo=565, routed)         0.758    43.114    eth_mac_block_1/rx_mac_reset_gen/clk
    SLICE_X14Y68         FDPE                                         r  eth_mac_block_1/rx_mac_reset_gen/reset_sync4/C
                         clock pessimism              0.149    43.263    
                         clock uncertainty           -0.035    43.228    
    SLICE_X14Y68         FDPE (Recov_fdpe_C_PRE)     -0.319    42.909    eth_mac_block_1/rx_mac_reset_gen/reset_sync4
  -------------------------------------------------------------------
                         required time                         42.909    
                         arrival time                          -4.838    
  -------------------------------------------------------------------
                         slack                                 38.071    

Slack (MET) :             38.520ns  (required time - arrival time)
  Source:                 eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/gmii_mii_rx_gen/sfd_enable_reg/C
                            (rising edge-triggered cell FDRE clocked by mii_rx_clk_i  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/gmii_mii_rx_gen/nibble_toggle_reg/CLR
                            (recovery check against rising-edge clock mii_rx_clk_i  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            40.000ns  (mii_rx_clk_i rise@40.000ns - mii_rx_clk_i rise@0.000ns)
  Data Path Delay:        1.015ns  (logic 0.518ns (51.059%)  route 0.497ns (48.941%))
  Logic Levels:           0  
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.061ns = ( 43.061 - 40.000 ) 
    Source Clock Delay      (SCD):    3.235ns
    Clock Pessimism Removal (CPR):    0.149ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mii_rx_clk_i rise edge)
                                                      0.000     0.000 r  
    F15                                               0.000     0.000 r  mii_rx_clk_i (IN)
                         net (fo=0)                   0.000     0.000    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk
    F15                  IBUF (Prop_ibuf_I_O)         1.482     1.482 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk_ibuf_i/O
                         net (fo=1, routed)           0.500     1.982    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk_ibuf
    BUFR_X0Y4            BUFR (Prop_bufr_I_O)         0.511     2.493 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/bufr_mii_rx_clk/O
                         net (fo=565, routed)         0.742     3.235    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/gmii_mii_rx_gen/rx_axi_clk
    SLICE_X2Y65          FDRE                                         r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/gmii_mii_rx_gen/sfd_enable_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y65          FDRE (Prop_fdre_C_Q)         0.518     3.753 f  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/gmii_mii_rx_gen/sfd_enable_reg/Q
                         net (fo=3, routed)           0.497     4.250    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/gmii_mii_rx_gen/sfd_enable
    SLICE_X1Y66          FDCE                                         f  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/gmii_mii_rx_gen/nibble_toggle_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock mii_rx_clk_i rise edge)
                                                     40.000    40.000 r  
    F15                                               0.000    40.000 r  mii_rx_clk_i (IN)
                         net (fo=0)                   0.000    40.000    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk
    F15                  IBUF (Prop_ibuf_I_O)         1.412    41.412 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk_ibuf_i/O
                         net (fo=1, routed)           0.459    41.871    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk_ibuf
    BUFR_X0Y4            BUFR (Prop_bufr_I_O)         0.486    42.356 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/bufr_mii_rx_clk/O
                         net (fo=565, routed)         0.705    43.061    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/gmii_mii_rx_gen/rx_axi_clk
    SLICE_X1Y66          FDCE                                         r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/gmii_mii_rx_gen/nibble_toggle_reg/C
                         clock pessimism              0.149    43.210    
                         clock uncertainty           -0.035    43.175    
    SLICE_X1Y66          FDCE (Recov_fdce_C_CLR)     -0.405    42.770    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/gmii_mii_rx_gen/nibble_toggle_reg
  -------------------------------------------------------------------
                         required time                         42.770    
                         arrival time                          -4.250    
  -------------------------------------------------------------------
                         slack                                 38.520    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.427ns  (arrival time - required time)
  Source:                 eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/gmii_mii_rx_gen/sfd_enable_reg/C
                            (rising edge-triggered cell FDRE clocked by mii_rx_clk_i  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/gmii_mii_rx_gen/nibble_toggle_reg/CLR
                            (removal check against rising-edge clock mii_rx_clk_i  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (mii_rx_clk_i rise@0.000ns - mii_rx_clk_i rise@0.000ns)
  Data Path Delay:        0.348ns  (logic 0.164ns (47.192%)  route 0.184ns (52.808%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.294ns
    Source Clock Delay      (SCD):    0.809ns
    Clock Pessimism Removal (CPR):    0.472ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mii_rx_clk_i rise edge)
                                                      0.000     0.000 r  
    F15                                               0.000     0.000 r  mii_rx_clk_i (IN)
                         net (fo=0)                   0.000     0.000    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk
    F15                  IBUF (Prop_ibuf_I_O)         0.250     0.250 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk_ibuf_i/O
                         net (fo=1, routed)           0.206     0.456    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk_ibuf
    BUFR_X0Y4            BUFR (Prop_bufr_I_O)         0.092     0.548 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/bufr_mii_rx_clk/O
                         net (fo=565, routed)         0.261     0.809    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/gmii_mii_rx_gen/rx_axi_clk
    SLICE_X2Y65          FDRE                                         r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/gmii_mii_rx_gen/sfd_enable_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y65          FDRE (Prop_fdre_C_Q)         0.164     0.973 f  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/gmii_mii_rx_gen/sfd_enable_reg/Q
                         net (fo=3, routed)           0.184     1.157    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/gmii_mii_rx_gen/sfd_enable
    SLICE_X1Y66          FDCE                                         f  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/gmii_mii_rx_gen/nibble_toggle_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock mii_rx_clk_i rise edge)
                                                      0.000     0.000 r  
    F15                                               0.000     0.000 r  mii_rx_clk_i (IN)
                         net (fo=0)                   0.000     0.000    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk
    F15                  IBUF (Prop_ibuf_I_O)         0.438     0.438 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk_ibuf_i/O
                         net (fo=1, routed)           0.311     0.749    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk_ibuf
    BUFR_X0Y4            BUFR (Prop_bufr_I_O)         0.254     1.003 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/bufr_mii_rx_clk/O
                         net (fo=565, routed)         0.291     1.294    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/gmii_mii_rx_gen/rx_axi_clk
    SLICE_X1Y66          FDCE                                         r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/gmii_mii_rx_gen/nibble_toggle_reg/C
                         clock pessimism             -0.472     0.822    
    SLICE_X1Y66          FDCE (Remov_fdce_C_CLR)     -0.092     0.730    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/gmii_mii_rx_gen/nibble_toggle_reg
  -------------------------------------------------------------------
                         required time                         -0.730    
                         arrival time                           1.157    
  -------------------------------------------------------------------
                         slack                                  0.427    

Slack (MET) :             0.642ns  (arrival time - required time)
  Source:                 eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rx_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by mii_rx_clk_i  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            eth_mac_block_1/rx_mac_reset_gen/reset_sync0/PRE
                            (removal check against rising-edge clock mii_rx_clk_i  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (mii_rx_clk_i rise@0.000ns - mii_rx_clk_i rise@0.000ns)
  Data Path Delay:        0.588ns  (logic 0.141ns (23.978%)  route 0.447ns (76.022%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.319ns
    Source Clock Delay      (SCD):    0.827ns
    Clock Pessimism Removal (CPR):    0.475ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mii_rx_clk_i rise edge)
                                                      0.000     0.000 r  
    F15                                               0.000     0.000 r  mii_rx_clk_i (IN)
                         net (fo=0)                   0.000     0.000    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk
    F15                  IBUF (Prop_ibuf_I_O)         0.250     0.250 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk_ibuf_i/O
                         net (fo=1, routed)           0.206     0.456    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk_ibuf
    BUFR_X0Y4            BUFR (Prop_bufr_I_O)         0.092     0.548 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/bufr_mii_rx_clk/O
                         net (fo=565, routed)         0.279     0.827    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rx_axi_clk
    SLICE_X13Y72         FDRE                                         r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rx_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y72         FDRE (Prop_fdre_C_Q)         0.141     0.968 f  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rx_reset_reg/Q
                         net (fo=213, routed)         0.447     1.415    eth_mac_block_1/rx_mac_reset_gen/reset_in
    SLICE_X14Y68         FDPE                                         f  eth_mac_block_1/rx_mac_reset_gen/reset_sync0/PRE
  -------------------------------------------------------------------    -------------------

                         (clock mii_rx_clk_i rise edge)
                                                      0.000     0.000 r  
    F15                                               0.000     0.000 r  mii_rx_clk_i (IN)
                         net (fo=0)                   0.000     0.000    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk
    F15                  IBUF (Prop_ibuf_I_O)         0.438     0.438 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk_ibuf_i/O
                         net (fo=1, routed)           0.311     0.749    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk_ibuf
    BUFR_X0Y4            BUFR (Prop_bufr_I_O)         0.254     1.003 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/bufr_mii_rx_clk/O
                         net (fo=565, routed)         0.316     1.319    eth_mac_block_1/rx_mac_reset_gen/clk
    SLICE_X14Y68         FDPE                                         r  eth_mac_block_1/rx_mac_reset_gen/reset_sync0/C
                         clock pessimism             -0.475     0.844    
    SLICE_X14Y68         FDPE (Remov_fdpe_C_PRE)     -0.071     0.773    eth_mac_block_1/rx_mac_reset_gen/reset_sync0
  -------------------------------------------------------------------
                         required time                         -0.773    
                         arrival time                           1.415    
  -------------------------------------------------------------------
                         slack                                  0.642    

Slack (MET) :             0.642ns  (arrival time - required time)
  Source:                 eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rx_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by mii_rx_clk_i  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            eth_mac_block_1/rx_mac_reset_gen/reset_sync1/PRE
                            (removal check against rising-edge clock mii_rx_clk_i  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (mii_rx_clk_i rise@0.000ns - mii_rx_clk_i rise@0.000ns)
  Data Path Delay:        0.588ns  (logic 0.141ns (23.978%)  route 0.447ns (76.022%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.319ns
    Source Clock Delay      (SCD):    0.827ns
    Clock Pessimism Removal (CPR):    0.475ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mii_rx_clk_i rise edge)
                                                      0.000     0.000 r  
    F15                                               0.000     0.000 r  mii_rx_clk_i (IN)
                         net (fo=0)                   0.000     0.000    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk
    F15                  IBUF (Prop_ibuf_I_O)         0.250     0.250 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk_ibuf_i/O
                         net (fo=1, routed)           0.206     0.456    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk_ibuf
    BUFR_X0Y4            BUFR (Prop_bufr_I_O)         0.092     0.548 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/bufr_mii_rx_clk/O
                         net (fo=565, routed)         0.279     0.827    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rx_axi_clk
    SLICE_X13Y72         FDRE                                         r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rx_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y72         FDRE (Prop_fdre_C_Q)         0.141     0.968 f  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rx_reset_reg/Q
                         net (fo=213, routed)         0.447     1.415    eth_mac_block_1/rx_mac_reset_gen/reset_in
    SLICE_X14Y68         FDPE                                         f  eth_mac_block_1/rx_mac_reset_gen/reset_sync1/PRE
  -------------------------------------------------------------------    -------------------

                         (clock mii_rx_clk_i rise edge)
                                                      0.000     0.000 r  
    F15                                               0.000     0.000 r  mii_rx_clk_i (IN)
                         net (fo=0)                   0.000     0.000    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk
    F15                  IBUF (Prop_ibuf_I_O)         0.438     0.438 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk_ibuf_i/O
                         net (fo=1, routed)           0.311     0.749    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk_ibuf
    BUFR_X0Y4            BUFR (Prop_bufr_I_O)         0.254     1.003 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/bufr_mii_rx_clk/O
                         net (fo=565, routed)         0.316     1.319    eth_mac_block_1/rx_mac_reset_gen/clk
    SLICE_X14Y68         FDPE                                         r  eth_mac_block_1/rx_mac_reset_gen/reset_sync1/C
                         clock pessimism             -0.475     0.844    
    SLICE_X14Y68         FDPE (Remov_fdpe_C_PRE)     -0.071     0.773    eth_mac_block_1/rx_mac_reset_gen/reset_sync1
  -------------------------------------------------------------------
                         required time                         -0.773    
                         arrival time                           1.415    
  -------------------------------------------------------------------
                         slack                                  0.642    

Slack (MET) :             0.642ns  (arrival time - required time)
  Source:                 eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rx_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by mii_rx_clk_i  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            eth_mac_block_1/rx_mac_reset_gen/reset_sync2/PRE
                            (removal check against rising-edge clock mii_rx_clk_i  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (mii_rx_clk_i rise@0.000ns - mii_rx_clk_i rise@0.000ns)
  Data Path Delay:        0.588ns  (logic 0.141ns (23.978%)  route 0.447ns (76.022%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.319ns
    Source Clock Delay      (SCD):    0.827ns
    Clock Pessimism Removal (CPR):    0.475ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mii_rx_clk_i rise edge)
                                                      0.000     0.000 r  
    F15                                               0.000     0.000 r  mii_rx_clk_i (IN)
                         net (fo=0)                   0.000     0.000    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk
    F15                  IBUF (Prop_ibuf_I_O)         0.250     0.250 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk_ibuf_i/O
                         net (fo=1, routed)           0.206     0.456    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk_ibuf
    BUFR_X0Y4            BUFR (Prop_bufr_I_O)         0.092     0.548 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/bufr_mii_rx_clk/O
                         net (fo=565, routed)         0.279     0.827    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rx_axi_clk
    SLICE_X13Y72         FDRE                                         r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rx_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y72         FDRE (Prop_fdre_C_Q)         0.141     0.968 f  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rx_reset_reg/Q
                         net (fo=213, routed)         0.447     1.415    eth_mac_block_1/rx_mac_reset_gen/reset_in
    SLICE_X14Y68         FDPE                                         f  eth_mac_block_1/rx_mac_reset_gen/reset_sync2/PRE
  -------------------------------------------------------------------    -------------------

                         (clock mii_rx_clk_i rise edge)
                                                      0.000     0.000 r  
    F15                                               0.000     0.000 r  mii_rx_clk_i (IN)
                         net (fo=0)                   0.000     0.000    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk
    F15                  IBUF (Prop_ibuf_I_O)         0.438     0.438 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk_ibuf_i/O
                         net (fo=1, routed)           0.311     0.749    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk_ibuf
    BUFR_X0Y4            BUFR (Prop_bufr_I_O)         0.254     1.003 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/bufr_mii_rx_clk/O
                         net (fo=565, routed)         0.316     1.319    eth_mac_block_1/rx_mac_reset_gen/clk
    SLICE_X14Y68         FDPE                                         r  eth_mac_block_1/rx_mac_reset_gen/reset_sync2/C
                         clock pessimism             -0.475     0.844    
    SLICE_X14Y68         FDPE (Remov_fdpe_C_PRE)     -0.071     0.773    eth_mac_block_1/rx_mac_reset_gen/reset_sync2
  -------------------------------------------------------------------
                         required time                         -0.773    
                         arrival time                           1.415    
  -------------------------------------------------------------------
                         slack                                  0.642    

Slack (MET) :             0.642ns  (arrival time - required time)
  Source:                 eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rx_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by mii_rx_clk_i  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            eth_mac_block_1/rx_mac_reset_gen/reset_sync3/PRE
                            (removal check against rising-edge clock mii_rx_clk_i  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (mii_rx_clk_i rise@0.000ns - mii_rx_clk_i rise@0.000ns)
  Data Path Delay:        0.588ns  (logic 0.141ns (23.978%)  route 0.447ns (76.022%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.319ns
    Source Clock Delay      (SCD):    0.827ns
    Clock Pessimism Removal (CPR):    0.475ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mii_rx_clk_i rise edge)
                                                      0.000     0.000 r  
    F15                                               0.000     0.000 r  mii_rx_clk_i (IN)
                         net (fo=0)                   0.000     0.000    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk
    F15                  IBUF (Prop_ibuf_I_O)         0.250     0.250 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk_ibuf_i/O
                         net (fo=1, routed)           0.206     0.456    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk_ibuf
    BUFR_X0Y4            BUFR (Prop_bufr_I_O)         0.092     0.548 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/bufr_mii_rx_clk/O
                         net (fo=565, routed)         0.279     0.827    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rx_axi_clk
    SLICE_X13Y72         FDRE                                         r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rx_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y72         FDRE (Prop_fdre_C_Q)         0.141     0.968 f  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rx_reset_reg/Q
                         net (fo=213, routed)         0.447     1.415    eth_mac_block_1/rx_mac_reset_gen/reset_in
    SLICE_X14Y68         FDPE                                         f  eth_mac_block_1/rx_mac_reset_gen/reset_sync3/PRE
  -------------------------------------------------------------------    -------------------

                         (clock mii_rx_clk_i rise edge)
                                                      0.000     0.000 r  
    F15                                               0.000     0.000 r  mii_rx_clk_i (IN)
                         net (fo=0)                   0.000     0.000    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk
    F15                  IBUF (Prop_ibuf_I_O)         0.438     0.438 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk_ibuf_i/O
                         net (fo=1, routed)           0.311     0.749    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk_ibuf
    BUFR_X0Y4            BUFR (Prop_bufr_I_O)         0.254     1.003 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/bufr_mii_rx_clk/O
                         net (fo=565, routed)         0.316     1.319    eth_mac_block_1/rx_mac_reset_gen/clk
    SLICE_X14Y68         FDPE                                         r  eth_mac_block_1/rx_mac_reset_gen/reset_sync3/C
                         clock pessimism             -0.475     0.844    
    SLICE_X14Y68         FDPE (Remov_fdpe_C_PRE)     -0.071     0.773    eth_mac_block_1/rx_mac_reset_gen/reset_sync3
  -------------------------------------------------------------------
                         required time                         -0.773    
                         arrival time                           1.415    
  -------------------------------------------------------------------
                         slack                                  0.642    

Slack (MET) :             0.642ns  (arrival time - required time)
  Source:                 eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rx_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by mii_rx_clk_i  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            eth_mac_block_1/rx_mac_reset_gen/reset_sync4/PRE
                            (removal check against rising-edge clock mii_rx_clk_i  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (mii_rx_clk_i rise@0.000ns - mii_rx_clk_i rise@0.000ns)
  Data Path Delay:        0.588ns  (logic 0.141ns (23.978%)  route 0.447ns (76.022%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.319ns
    Source Clock Delay      (SCD):    0.827ns
    Clock Pessimism Removal (CPR):    0.475ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mii_rx_clk_i rise edge)
                                                      0.000     0.000 r  
    F15                                               0.000     0.000 r  mii_rx_clk_i (IN)
                         net (fo=0)                   0.000     0.000    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk
    F15                  IBUF (Prop_ibuf_I_O)         0.250     0.250 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk_ibuf_i/O
                         net (fo=1, routed)           0.206     0.456    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk_ibuf
    BUFR_X0Y4            BUFR (Prop_bufr_I_O)         0.092     0.548 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/bufr_mii_rx_clk/O
                         net (fo=565, routed)         0.279     0.827    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rx_axi_clk
    SLICE_X13Y72         FDRE                                         r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rx_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y72         FDRE (Prop_fdre_C_Q)         0.141     0.968 f  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rx_reset_reg/Q
                         net (fo=213, routed)         0.447     1.415    eth_mac_block_1/rx_mac_reset_gen/reset_in
    SLICE_X14Y68         FDPE                                         f  eth_mac_block_1/rx_mac_reset_gen/reset_sync4/PRE
  -------------------------------------------------------------------    -------------------

                         (clock mii_rx_clk_i rise edge)
                                                      0.000     0.000 r  
    F15                                               0.000     0.000 r  mii_rx_clk_i (IN)
                         net (fo=0)                   0.000     0.000    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk
    F15                  IBUF (Prop_ibuf_I_O)         0.438     0.438 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk_ibuf_i/O
                         net (fo=1, routed)           0.311     0.749    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk_ibuf
    BUFR_X0Y4            BUFR (Prop_bufr_I_O)         0.254     1.003 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/bufr_mii_rx_clk/O
                         net (fo=565, routed)         0.316     1.319    eth_mac_block_1/rx_mac_reset_gen/clk
    SLICE_X14Y68         FDPE                                         r  eth_mac_block_1/rx_mac_reset_gen/reset_sync4/C
                         clock pessimism             -0.475     0.844    
    SLICE_X14Y68         FDPE (Remov_fdpe_C_PRE)     -0.071     0.773    eth_mac_block_1/rx_mac_reset_gen/reset_sync4
  -------------------------------------------------------------------
                         required time                         -0.773    
                         arrival time                           1.415    
  -------------------------------------------------------------------
                         slack                                  0.642    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_tx_mac
  To Clock:  mii_tx_clk_i

Setup :            0  Failing Endpoints,  Worst Slack       38.534ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.393ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             38.534ns  (required time - arrival time)
  Source:                 eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/tx_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_tx_mac  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            eth_mac_block_1/tx_mac_reset_gen/reset_sync0/PRE
                            (recovery check against rising-edge clock mii_tx_clk_i  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            40.000ns  (mii_tx_clk_i rise@40.000ns - clk_tx_mac rise@0.000ns)
  Data Path Delay:        1.046ns  (logic 0.518ns (49.517%)  route 0.528ns (50.483%))
  Logic Levels:           0  
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.104ns = ( 43.104 - 40.000 ) 
    Source Clock Delay      (SCD):    3.277ns
    Clock Pessimism Removal (CPR):    0.149ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_tx_mac rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  mii_tx_clk_i (IN)
                         net (fo=0)                   0.000     0.000    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk
    H16                  IBUF (Prop_ibuf_I_O)         1.479     1.479 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk_ibuf_i/O
                         net (fo=1, routed)           0.500     1.979    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk_ibuf
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.511     2.490 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/bufr_mii_tx_clk/O
                         net (fo=738, routed)         0.787     3.277    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/tx_axi_clk
    SLICE_X12Y73         FDRE                                         r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/tx_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y73         FDRE (Prop_fdre_C_Q)         0.518     3.795 f  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/tx_reset_reg/Q
                         net (fo=320, routed)         0.528     4.323    eth_mac_block_1/tx_mac_reset_gen/reset_in
    SLICE_X8Y73          FDPE                                         f  eth_mac_block_1/tx_mac_reset_gen/reset_sync0/PRE
  -------------------------------------------------------------------    -------------------

                         (clock mii_tx_clk_i rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  mii_tx_clk_i (IN)
                         net (fo=0)                   0.000    40.000    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk
    H16                  IBUF (Prop_ibuf_I_O)         1.408    41.408 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk_ibuf_i/O
                         net (fo=1, routed)           0.459    41.867    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk_ibuf
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.486    42.353 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/bufr_mii_tx_clk/O
                         net (fo=738, routed)         0.751    43.104    eth_mac_block_1/tx_mac_reset_gen/clk
    SLICE_X8Y73          FDPE                                         r  eth_mac_block_1/tx_mac_reset_gen/reset_sync0/C
                         clock pessimism              0.149    43.253    
                         clock uncertainty           -0.035    43.217    
    SLICE_X8Y73          FDPE (Recov_fdpe_C_PRE)     -0.361    42.856    eth_mac_block_1/tx_mac_reset_gen/reset_sync0
  -------------------------------------------------------------------
                         required time                         42.856    
                         arrival time                          -4.323    
  -------------------------------------------------------------------
                         slack                                 38.534    

Slack (MET) :             38.534ns  (required time - arrival time)
  Source:                 eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/tx_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_tx_mac  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            eth_mac_block_1/tx_mac_reset_gen/reset_sync3/PRE
                            (recovery check against rising-edge clock mii_tx_clk_i  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            40.000ns  (mii_tx_clk_i rise@40.000ns - clk_tx_mac rise@0.000ns)
  Data Path Delay:        1.046ns  (logic 0.518ns (49.517%)  route 0.528ns (50.483%))
  Logic Levels:           0  
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.104ns = ( 43.104 - 40.000 ) 
    Source Clock Delay      (SCD):    3.277ns
    Clock Pessimism Removal (CPR):    0.149ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_tx_mac rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  mii_tx_clk_i (IN)
                         net (fo=0)                   0.000     0.000    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk
    H16                  IBUF (Prop_ibuf_I_O)         1.479     1.479 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk_ibuf_i/O
                         net (fo=1, routed)           0.500     1.979    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk_ibuf
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.511     2.490 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/bufr_mii_tx_clk/O
                         net (fo=738, routed)         0.787     3.277    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/tx_axi_clk
    SLICE_X12Y73         FDRE                                         r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/tx_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y73         FDRE (Prop_fdre_C_Q)         0.518     3.795 f  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/tx_reset_reg/Q
                         net (fo=320, routed)         0.528     4.323    eth_mac_block_1/tx_mac_reset_gen/reset_in
    SLICE_X8Y73          FDPE                                         f  eth_mac_block_1/tx_mac_reset_gen/reset_sync3/PRE
  -------------------------------------------------------------------    -------------------

                         (clock mii_tx_clk_i rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  mii_tx_clk_i (IN)
                         net (fo=0)                   0.000    40.000    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk
    H16                  IBUF (Prop_ibuf_I_O)         1.408    41.408 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk_ibuf_i/O
                         net (fo=1, routed)           0.459    41.867    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk_ibuf
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.486    42.353 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/bufr_mii_tx_clk/O
                         net (fo=738, routed)         0.751    43.104    eth_mac_block_1/tx_mac_reset_gen/clk
    SLICE_X8Y73          FDPE                                         r  eth_mac_block_1/tx_mac_reset_gen/reset_sync3/C
                         clock pessimism              0.149    43.253    
                         clock uncertainty           -0.035    43.217    
    SLICE_X8Y73          FDPE (Recov_fdpe_C_PRE)     -0.361    42.856    eth_mac_block_1/tx_mac_reset_gen/reset_sync3
  -------------------------------------------------------------------
                         required time                         42.856    
                         arrival time                          -4.323    
  -------------------------------------------------------------------
                         slack                                 38.534    

Slack (MET) :             38.576ns  (required time - arrival time)
  Source:                 eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/tx_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_tx_mac  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            eth_mac_block_1/tx_mac_reset_gen/reset_sync1/PRE
                            (recovery check against rising-edge clock mii_tx_clk_i  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            40.000ns  (mii_tx_clk_i rise@40.000ns - clk_tx_mac rise@0.000ns)
  Data Path Delay:        1.046ns  (logic 0.518ns (49.517%)  route 0.528ns (50.483%))
  Logic Levels:           0  
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.104ns = ( 43.104 - 40.000 ) 
    Source Clock Delay      (SCD):    3.277ns
    Clock Pessimism Removal (CPR):    0.149ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_tx_mac rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  mii_tx_clk_i (IN)
                         net (fo=0)                   0.000     0.000    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk
    H16                  IBUF (Prop_ibuf_I_O)         1.479     1.479 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk_ibuf_i/O
                         net (fo=1, routed)           0.500     1.979    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk_ibuf
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.511     2.490 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/bufr_mii_tx_clk/O
                         net (fo=738, routed)         0.787     3.277    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/tx_axi_clk
    SLICE_X12Y73         FDRE                                         r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/tx_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y73         FDRE (Prop_fdre_C_Q)         0.518     3.795 f  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/tx_reset_reg/Q
                         net (fo=320, routed)         0.528     4.323    eth_mac_block_1/tx_mac_reset_gen/reset_in
    SLICE_X8Y73          FDPE                                         f  eth_mac_block_1/tx_mac_reset_gen/reset_sync1/PRE
  -------------------------------------------------------------------    -------------------

                         (clock mii_tx_clk_i rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  mii_tx_clk_i (IN)
                         net (fo=0)                   0.000    40.000    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk
    H16                  IBUF (Prop_ibuf_I_O)         1.408    41.408 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk_ibuf_i/O
                         net (fo=1, routed)           0.459    41.867    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk_ibuf
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.486    42.353 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/bufr_mii_tx_clk/O
                         net (fo=738, routed)         0.751    43.104    eth_mac_block_1/tx_mac_reset_gen/clk
    SLICE_X8Y73          FDPE                                         r  eth_mac_block_1/tx_mac_reset_gen/reset_sync1/C
                         clock pessimism              0.149    43.253    
                         clock uncertainty           -0.035    43.217    
    SLICE_X8Y73          FDPE (Recov_fdpe_C_PRE)     -0.319    42.898    eth_mac_block_1/tx_mac_reset_gen/reset_sync1
  -------------------------------------------------------------------
                         required time                         42.898    
                         arrival time                          -4.323    
  -------------------------------------------------------------------
                         slack                                 38.576    

Slack (MET) :             38.576ns  (required time - arrival time)
  Source:                 eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/tx_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_tx_mac  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            eth_mac_block_1/tx_mac_reset_gen/reset_sync2/PRE
                            (recovery check against rising-edge clock mii_tx_clk_i  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            40.000ns  (mii_tx_clk_i rise@40.000ns - clk_tx_mac rise@0.000ns)
  Data Path Delay:        1.046ns  (logic 0.518ns (49.517%)  route 0.528ns (50.483%))
  Logic Levels:           0  
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.104ns = ( 43.104 - 40.000 ) 
    Source Clock Delay      (SCD):    3.277ns
    Clock Pessimism Removal (CPR):    0.149ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_tx_mac rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  mii_tx_clk_i (IN)
                         net (fo=0)                   0.000     0.000    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk
    H16                  IBUF (Prop_ibuf_I_O)         1.479     1.479 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk_ibuf_i/O
                         net (fo=1, routed)           0.500     1.979    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk_ibuf
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.511     2.490 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/bufr_mii_tx_clk/O
                         net (fo=738, routed)         0.787     3.277    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/tx_axi_clk
    SLICE_X12Y73         FDRE                                         r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/tx_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y73         FDRE (Prop_fdre_C_Q)         0.518     3.795 f  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/tx_reset_reg/Q
                         net (fo=320, routed)         0.528     4.323    eth_mac_block_1/tx_mac_reset_gen/reset_in
    SLICE_X8Y73          FDPE                                         f  eth_mac_block_1/tx_mac_reset_gen/reset_sync2/PRE
  -------------------------------------------------------------------    -------------------

                         (clock mii_tx_clk_i rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  mii_tx_clk_i (IN)
                         net (fo=0)                   0.000    40.000    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk
    H16                  IBUF (Prop_ibuf_I_O)         1.408    41.408 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk_ibuf_i/O
                         net (fo=1, routed)           0.459    41.867    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk_ibuf
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.486    42.353 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/bufr_mii_tx_clk/O
                         net (fo=738, routed)         0.751    43.104    eth_mac_block_1/tx_mac_reset_gen/clk
    SLICE_X8Y73          FDPE                                         r  eth_mac_block_1/tx_mac_reset_gen/reset_sync2/C
                         clock pessimism              0.149    43.253    
                         clock uncertainty           -0.035    43.217    
    SLICE_X8Y73          FDPE (Recov_fdpe_C_PRE)     -0.319    42.898    eth_mac_block_1/tx_mac_reset_gen/reset_sync2
  -------------------------------------------------------------------
                         required time                         42.898    
                         arrival time                          -4.323    
  -------------------------------------------------------------------
                         slack                                 38.576    

Slack (MET) :             38.576ns  (required time - arrival time)
  Source:                 eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/tx_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_tx_mac  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            eth_mac_block_1/tx_mac_reset_gen/reset_sync4/PRE
                            (recovery check against rising-edge clock mii_tx_clk_i  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            40.000ns  (mii_tx_clk_i rise@40.000ns - clk_tx_mac rise@0.000ns)
  Data Path Delay:        1.046ns  (logic 0.518ns (49.517%)  route 0.528ns (50.483%))
  Logic Levels:           0  
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.104ns = ( 43.104 - 40.000 ) 
    Source Clock Delay      (SCD):    3.277ns
    Clock Pessimism Removal (CPR):    0.149ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_tx_mac rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  mii_tx_clk_i (IN)
                         net (fo=0)                   0.000     0.000    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk
    H16                  IBUF (Prop_ibuf_I_O)         1.479     1.479 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk_ibuf_i/O
                         net (fo=1, routed)           0.500     1.979    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk_ibuf
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.511     2.490 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/bufr_mii_tx_clk/O
                         net (fo=738, routed)         0.787     3.277    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/tx_axi_clk
    SLICE_X12Y73         FDRE                                         r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/tx_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y73         FDRE (Prop_fdre_C_Q)         0.518     3.795 f  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/tx_reset_reg/Q
                         net (fo=320, routed)         0.528     4.323    eth_mac_block_1/tx_mac_reset_gen/reset_in
    SLICE_X8Y73          FDPE                                         f  eth_mac_block_1/tx_mac_reset_gen/reset_sync4/PRE
  -------------------------------------------------------------------    -------------------

                         (clock mii_tx_clk_i rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  mii_tx_clk_i (IN)
                         net (fo=0)                   0.000    40.000    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk
    H16                  IBUF (Prop_ibuf_I_O)         1.408    41.408 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk_ibuf_i/O
                         net (fo=1, routed)           0.459    41.867    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk_ibuf
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.486    42.353 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/bufr_mii_tx_clk/O
                         net (fo=738, routed)         0.751    43.104    eth_mac_block_1/tx_mac_reset_gen/clk
    SLICE_X8Y73          FDPE                                         r  eth_mac_block_1/tx_mac_reset_gen/reset_sync4/C
                         clock pessimism              0.149    43.253    
                         clock uncertainty           -0.035    43.217    
    SLICE_X8Y73          FDPE (Recov_fdpe_C_PRE)     -0.319    42.898    eth_mac_block_1/tx_mac_reset_gen/reset_sync4
  -------------------------------------------------------------------
                         required time                         42.898    
                         arrival time                          -4.323    
  -------------------------------------------------------------------
                         slack                                 38.576    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.393ns  (arrival time - required time)
  Source:                 eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/tx_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_tx_mac  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            eth_mac_block_1/tx_mac_reset_gen/reset_sync0/PRE
                            (removal check against rising-edge clock mii_tx_clk_i  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (mii_tx_clk_i rise@0.000ns - clk_tx_mac rise@0.000ns)
  Data Path Delay:        0.374ns  (logic 0.164ns (43.837%)  route 0.210ns (56.163%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.307ns
    Source Clock Delay      (SCD):    0.822ns
    Clock Pessimism Removal (CPR):    0.468ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_tx_mac rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  mii_tx_clk_i (IN)
                         net (fo=0)                   0.000     0.000    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk
    H16                  IBUF (Prop_ibuf_I_O)         0.247     0.247 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk_ibuf_i/O
                         net (fo=1, routed)           0.206     0.453    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk_ibuf
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.092     0.545 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/bufr_mii_tx_clk/O
                         net (fo=738, routed)         0.277     0.822    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/tx_axi_clk
    SLICE_X12Y73         FDRE                                         r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/tx_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y73         FDRE (Prop_fdre_C_Q)         0.164     0.986 f  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/tx_reset_reg/Q
                         net (fo=320, routed)         0.210     1.196    eth_mac_block_1/tx_mac_reset_gen/reset_in
    SLICE_X8Y73          FDPE                                         f  eth_mac_block_1/tx_mac_reset_gen/reset_sync0/PRE
  -------------------------------------------------------------------    -------------------

                         (clock mii_tx_clk_i rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  mii_tx_clk_i (IN)
                         net (fo=0)                   0.000     0.000    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk
    H16                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk_ibuf_i/O
                         net (fo=1, routed)           0.311     0.745    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk_ibuf
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.254     1.000 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/bufr_mii_tx_clk/O
                         net (fo=738, routed)         0.307     1.307    eth_mac_block_1/tx_mac_reset_gen/clk
    SLICE_X8Y73          FDPE                                         r  eth_mac_block_1/tx_mac_reset_gen/reset_sync0/C
                         clock pessimism             -0.468     0.839    
                         clock uncertainty            0.035     0.874    
    SLICE_X8Y73          FDPE (Remov_fdpe_C_PRE)     -0.071     0.803    eth_mac_block_1/tx_mac_reset_gen/reset_sync0
  -------------------------------------------------------------------
                         required time                         -0.803    
                         arrival time                           1.196    
  -------------------------------------------------------------------
                         slack                                  0.393    

Slack (MET) :             0.393ns  (arrival time - required time)
  Source:                 eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/tx_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_tx_mac  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            eth_mac_block_1/tx_mac_reset_gen/reset_sync1/PRE
                            (removal check against rising-edge clock mii_tx_clk_i  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (mii_tx_clk_i rise@0.000ns - clk_tx_mac rise@0.000ns)
  Data Path Delay:        0.374ns  (logic 0.164ns (43.837%)  route 0.210ns (56.163%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.307ns
    Source Clock Delay      (SCD):    0.822ns
    Clock Pessimism Removal (CPR):    0.468ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_tx_mac rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  mii_tx_clk_i (IN)
                         net (fo=0)                   0.000     0.000    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk
    H16                  IBUF (Prop_ibuf_I_O)         0.247     0.247 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk_ibuf_i/O
                         net (fo=1, routed)           0.206     0.453    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk_ibuf
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.092     0.545 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/bufr_mii_tx_clk/O
                         net (fo=738, routed)         0.277     0.822    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/tx_axi_clk
    SLICE_X12Y73         FDRE                                         r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/tx_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y73         FDRE (Prop_fdre_C_Q)         0.164     0.986 f  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/tx_reset_reg/Q
                         net (fo=320, routed)         0.210     1.196    eth_mac_block_1/tx_mac_reset_gen/reset_in
    SLICE_X8Y73          FDPE                                         f  eth_mac_block_1/tx_mac_reset_gen/reset_sync1/PRE
  -------------------------------------------------------------------    -------------------

                         (clock mii_tx_clk_i rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  mii_tx_clk_i (IN)
                         net (fo=0)                   0.000     0.000    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk
    H16                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk_ibuf_i/O
                         net (fo=1, routed)           0.311     0.745    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk_ibuf
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.254     1.000 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/bufr_mii_tx_clk/O
                         net (fo=738, routed)         0.307     1.307    eth_mac_block_1/tx_mac_reset_gen/clk
    SLICE_X8Y73          FDPE                                         r  eth_mac_block_1/tx_mac_reset_gen/reset_sync1/C
                         clock pessimism             -0.468     0.839    
                         clock uncertainty            0.035     0.874    
    SLICE_X8Y73          FDPE (Remov_fdpe_C_PRE)     -0.071     0.803    eth_mac_block_1/tx_mac_reset_gen/reset_sync1
  -------------------------------------------------------------------
                         required time                         -0.803    
                         arrival time                           1.196    
  -------------------------------------------------------------------
                         slack                                  0.393    

Slack (MET) :             0.393ns  (arrival time - required time)
  Source:                 eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/tx_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_tx_mac  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            eth_mac_block_1/tx_mac_reset_gen/reset_sync2/PRE
                            (removal check against rising-edge clock mii_tx_clk_i  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (mii_tx_clk_i rise@0.000ns - clk_tx_mac rise@0.000ns)
  Data Path Delay:        0.374ns  (logic 0.164ns (43.837%)  route 0.210ns (56.163%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.307ns
    Source Clock Delay      (SCD):    0.822ns
    Clock Pessimism Removal (CPR):    0.468ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_tx_mac rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  mii_tx_clk_i (IN)
                         net (fo=0)                   0.000     0.000    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk
    H16                  IBUF (Prop_ibuf_I_O)         0.247     0.247 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk_ibuf_i/O
                         net (fo=1, routed)           0.206     0.453    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk_ibuf
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.092     0.545 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/bufr_mii_tx_clk/O
                         net (fo=738, routed)         0.277     0.822    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/tx_axi_clk
    SLICE_X12Y73         FDRE                                         r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/tx_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y73         FDRE (Prop_fdre_C_Q)         0.164     0.986 f  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/tx_reset_reg/Q
                         net (fo=320, routed)         0.210     1.196    eth_mac_block_1/tx_mac_reset_gen/reset_in
    SLICE_X8Y73          FDPE                                         f  eth_mac_block_1/tx_mac_reset_gen/reset_sync2/PRE
  -------------------------------------------------------------------    -------------------

                         (clock mii_tx_clk_i rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  mii_tx_clk_i (IN)
                         net (fo=0)                   0.000     0.000    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk
    H16                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk_ibuf_i/O
                         net (fo=1, routed)           0.311     0.745    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk_ibuf
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.254     1.000 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/bufr_mii_tx_clk/O
                         net (fo=738, routed)         0.307     1.307    eth_mac_block_1/tx_mac_reset_gen/clk
    SLICE_X8Y73          FDPE                                         r  eth_mac_block_1/tx_mac_reset_gen/reset_sync2/C
                         clock pessimism             -0.468     0.839    
                         clock uncertainty            0.035     0.874    
    SLICE_X8Y73          FDPE (Remov_fdpe_C_PRE)     -0.071     0.803    eth_mac_block_1/tx_mac_reset_gen/reset_sync2
  -------------------------------------------------------------------
                         required time                         -0.803    
                         arrival time                           1.196    
  -------------------------------------------------------------------
                         slack                                  0.393    

Slack (MET) :             0.393ns  (arrival time - required time)
  Source:                 eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/tx_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_tx_mac  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            eth_mac_block_1/tx_mac_reset_gen/reset_sync3/PRE
                            (removal check against rising-edge clock mii_tx_clk_i  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (mii_tx_clk_i rise@0.000ns - clk_tx_mac rise@0.000ns)
  Data Path Delay:        0.374ns  (logic 0.164ns (43.837%)  route 0.210ns (56.163%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.307ns
    Source Clock Delay      (SCD):    0.822ns
    Clock Pessimism Removal (CPR):    0.468ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_tx_mac rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  mii_tx_clk_i (IN)
                         net (fo=0)                   0.000     0.000    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk
    H16                  IBUF (Prop_ibuf_I_O)         0.247     0.247 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk_ibuf_i/O
                         net (fo=1, routed)           0.206     0.453    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk_ibuf
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.092     0.545 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/bufr_mii_tx_clk/O
                         net (fo=738, routed)         0.277     0.822    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/tx_axi_clk
    SLICE_X12Y73         FDRE                                         r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/tx_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y73         FDRE (Prop_fdre_C_Q)         0.164     0.986 f  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/tx_reset_reg/Q
                         net (fo=320, routed)         0.210     1.196    eth_mac_block_1/tx_mac_reset_gen/reset_in
    SLICE_X8Y73          FDPE                                         f  eth_mac_block_1/tx_mac_reset_gen/reset_sync3/PRE
  -------------------------------------------------------------------    -------------------

                         (clock mii_tx_clk_i rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  mii_tx_clk_i (IN)
                         net (fo=0)                   0.000     0.000    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk
    H16                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk_ibuf_i/O
                         net (fo=1, routed)           0.311     0.745    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk_ibuf
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.254     1.000 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/bufr_mii_tx_clk/O
                         net (fo=738, routed)         0.307     1.307    eth_mac_block_1/tx_mac_reset_gen/clk
    SLICE_X8Y73          FDPE                                         r  eth_mac_block_1/tx_mac_reset_gen/reset_sync3/C
                         clock pessimism             -0.468     0.839    
                         clock uncertainty            0.035     0.874    
    SLICE_X8Y73          FDPE (Remov_fdpe_C_PRE)     -0.071     0.803    eth_mac_block_1/tx_mac_reset_gen/reset_sync3
  -------------------------------------------------------------------
                         required time                         -0.803    
                         arrival time                           1.196    
  -------------------------------------------------------------------
                         slack                                  0.393    

Slack (MET) :             0.393ns  (arrival time - required time)
  Source:                 eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/tx_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_tx_mac  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            eth_mac_block_1/tx_mac_reset_gen/reset_sync4/PRE
                            (removal check against rising-edge clock mii_tx_clk_i  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (mii_tx_clk_i rise@0.000ns - clk_tx_mac rise@0.000ns)
  Data Path Delay:        0.374ns  (logic 0.164ns (43.837%)  route 0.210ns (56.163%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.307ns
    Source Clock Delay      (SCD):    0.822ns
    Clock Pessimism Removal (CPR):    0.468ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_tx_mac rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  mii_tx_clk_i (IN)
                         net (fo=0)                   0.000     0.000    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk
    H16                  IBUF (Prop_ibuf_I_O)         0.247     0.247 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk_ibuf_i/O
                         net (fo=1, routed)           0.206     0.453    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk_ibuf
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.092     0.545 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/bufr_mii_tx_clk/O
                         net (fo=738, routed)         0.277     0.822    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/tx_axi_clk
    SLICE_X12Y73         FDRE                                         r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/tx_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y73         FDRE (Prop_fdre_C_Q)         0.164     0.986 f  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/tx_reset_reg/Q
                         net (fo=320, routed)         0.210     1.196    eth_mac_block_1/tx_mac_reset_gen/reset_in
    SLICE_X8Y73          FDPE                                         f  eth_mac_block_1/tx_mac_reset_gen/reset_sync4/PRE
  -------------------------------------------------------------------    -------------------

                         (clock mii_tx_clk_i rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  mii_tx_clk_i (IN)
                         net (fo=0)                   0.000     0.000    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk
    H16                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk_ibuf_i/O
                         net (fo=1, routed)           0.311     0.745    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk_ibuf
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.254     1.000 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/bufr_mii_tx_clk/O
                         net (fo=738, routed)         0.307     1.307    eth_mac_block_1/tx_mac_reset_gen/clk
    SLICE_X8Y73          FDPE                                         r  eth_mac_block_1/tx_mac_reset_gen/reset_sync4/C
                         clock pessimism             -0.468     0.839    
                         clock uncertainty            0.035     0.874    
    SLICE_X8Y73          FDPE (Remov_fdpe_C_PRE)     -0.071     0.803    eth_mac_block_1/tx_mac_reset_gen/reset_sync4
  -------------------------------------------------------------------
                         required time                         -0.803    
                         arrival time                           1.196    
  -------------------------------------------------------------------
                         slack                                  0.393    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  mii_tx_clk_i
  To Clock:  mii_tx_clk_i

Setup :            0  Failing Endpoints,  Worst Slack       38.534ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.428ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             38.534ns  (required time - arrival time)
  Source:                 eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/tx_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by mii_tx_clk_i  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            eth_mac_block_1/tx_mac_reset_gen/reset_sync0/PRE
                            (recovery check against rising-edge clock mii_tx_clk_i  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            40.000ns  (mii_tx_clk_i rise@40.000ns - mii_tx_clk_i rise@0.000ns)
  Data Path Delay:        1.046ns  (logic 0.518ns (49.517%)  route 0.528ns (50.483%))
  Logic Levels:           0  
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.104ns = ( 43.104 - 40.000 ) 
    Source Clock Delay      (SCD):    3.277ns
    Clock Pessimism Removal (CPR):    0.149ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mii_tx_clk_i rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  mii_tx_clk_i (IN)
                         net (fo=0)                   0.000     0.000    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk
    H16                  IBUF (Prop_ibuf_I_O)         1.479     1.479 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk_ibuf_i/O
                         net (fo=1, routed)           0.500     1.979    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk_ibuf
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.511     2.490 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/bufr_mii_tx_clk/O
                         net (fo=738, routed)         0.787     3.277    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/tx_axi_clk
    SLICE_X12Y73         FDRE                                         r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/tx_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y73         FDRE (Prop_fdre_C_Q)         0.518     3.795 f  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/tx_reset_reg/Q
                         net (fo=320, routed)         0.528     4.323    eth_mac_block_1/tx_mac_reset_gen/reset_in
    SLICE_X8Y73          FDPE                                         f  eth_mac_block_1/tx_mac_reset_gen/reset_sync0/PRE
  -------------------------------------------------------------------    -------------------

                         (clock mii_tx_clk_i rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  mii_tx_clk_i (IN)
                         net (fo=0)                   0.000    40.000    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk
    H16                  IBUF (Prop_ibuf_I_O)         1.408    41.408 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk_ibuf_i/O
                         net (fo=1, routed)           0.459    41.867    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk_ibuf
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.486    42.353 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/bufr_mii_tx_clk/O
                         net (fo=738, routed)         0.751    43.104    eth_mac_block_1/tx_mac_reset_gen/clk
    SLICE_X8Y73          FDPE                                         r  eth_mac_block_1/tx_mac_reset_gen/reset_sync0/C
                         clock pessimism              0.149    43.253    
                         clock uncertainty           -0.035    43.217    
    SLICE_X8Y73          FDPE (Recov_fdpe_C_PRE)     -0.361    42.856    eth_mac_block_1/tx_mac_reset_gen/reset_sync0
  -------------------------------------------------------------------
                         required time                         42.856    
                         arrival time                          -4.323    
  -------------------------------------------------------------------
                         slack                                 38.534    

Slack (MET) :             38.534ns  (required time - arrival time)
  Source:                 eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/tx_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by mii_tx_clk_i  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            eth_mac_block_1/tx_mac_reset_gen/reset_sync3/PRE
                            (recovery check against rising-edge clock mii_tx_clk_i  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            40.000ns  (mii_tx_clk_i rise@40.000ns - mii_tx_clk_i rise@0.000ns)
  Data Path Delay:        1.046ns  (logic 0.518ns (49.517%)  route 0.528ns (50.483%))
  Logic Levels:           0  
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.104ns = ( 43.104 - 40.000 ) 
    Source Clock Delay      (SCD):    3.277ns
    Clock Pessimism Removal (CPR):    0.149ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mii_tx_clk_i rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  mii_tx_clk_i (IN)
                         net (fo=0)                   0.000     0.000    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk
    H16                  IBUF (Prop_ibuf_I_O)         1.479     1.479 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk_ibuf_i/O
                         net (fo=1, routed)           0.500     1.979    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk_ibuf
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.511     2.490 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/bufr_mii_tx_clk/O
                         net (fo=738, routed)         0.787     3.277    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/tx_axi_clk
    SLICE_X12Y73         FDRE                                         r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/tx_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y73         FDRE (Prop_fdre_C_Q)         0.518     3.795 f  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/tx_reset_reg/Q
                         net (fo=320, routed)         0.528     4.323    eth_mac_block_1/tx_mac_reset_gen/reset_in
    SLICE_X8Y73          FDPE                                         f  eth_mac_block_1/tx_mac_reset_gen/reset_sync3/PRE
  -------------------------------------------------------------------    -------------------

                         (clock mii_tx_clk_i rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  mii_tx_clk_i (IN)
                         net (fo=0)                   0.000    40.000    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk
    H16                  IBUF (Prop_ibuf_I_O)         1.408    41.408 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk_ibuf_i/O
                         net (fo=1, routed)           0.459    41.867    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk_ibuf
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.486    42.353 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/bufr_mii_tx_clk/O
                         net (fo=738, routed)         0.751    43.104    eth_mac_block_1/tx_mac_reset_gen/clk
    SLICE_X8Y73          FDPE                                         r  eth_mac_block_1/tx_mac_reset_gen/reset_sync3/C
                         clock pessimism              0.149    43.253    
                         clock uncertainty           -0.035    43.217    
    SLICE_X8Y73          FDPE (Recov_fdpe_C_PRE)     -0.361    42.856    eth_mac_block_1/tx_mac_reset_gen/reset_sync3
  -------------------------------------------------------------------
                         required time                         42.856    
                         arrival time                          -4.323    
  -------------------------------------------------------------------
                         slack                                 38.534    

Slack (MET) :             38.576ns  (required time - arrival time)
  Source:                 eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/tx_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by mii_tx_clk_i  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            eth_mac_block_1/tx_mac_reset_gen/reset_sync1/PRE
                            (recovery check against rising-edge clock mii_tx_clk_i  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            40.000ns  (mii_tx_clk_i rise@40.000ns - mii_tx_clk_i rise@0.000ns)
  Data Path Delay:        1.046ns  (logic 0.518ns (49.517%)  route 0.528ns (50.483%))
  Logic Levels:           0  
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.104ns = ( 43.104 - 40.000 ) 
    Source Clock Delay      (SCD):    3.277ns
    Clock Pessimism Removal (CPR):    0.149ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mii_tx_clk_i rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  mii_tx_clk_i (IN)
                         net (fo=0)                   0.000     0.000    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk
    H16                  IBUF (Prop_ibuf_I_O)         1.479     1.479 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk_ibuf_i/O
                         net (fo=1, routed)           0.500     1.979    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk_ibuf
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.511     2.490 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/bufr_mii_tx_clk/O
                         net (fo=738, routed)         0.787     3.277    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/tx_axi_clk
    SLICE_X12Y73         FDRE                                         r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/tx_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y73         FDRE (Prop_fdre_C_Q)         0.518     3.795 f  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/tx_reset_reg/Q
                         net (fo=320, routed)         0.528     4.323    eth_mac_block_1/tx_mac_reset_gen/reset_in
    SLICE_X8Y73          FDPE                                         f  eth_mac_block_1/tx_mac_reset_gen/reset_sync1/PRE
  -------------------------------------------------------------------    -------------------

                         (clock mii_tx_clk_i rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  mii_tx_clk_i (IN)
                         net (fo=0)                   0.000    40.000    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk
    H16                  IBUF (Prop_ibuf_I_O)         1.408    41.408 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk_ibuf_i/O
                         net (fo=1, routed)           0.459    41.867    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk_ibuf
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.486    42.353 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/bufr_mii_tx_clk/O
                         net (fo=738, routed)         0.751    43.104    eth_mac_block_1/tx_mac_reset_gen/clk
    SLICE_X8Y73          FDPE                                         r  eth_mac_block_1/tx_mac_reset_gen/reset_sync1/C
                         clock pessimism              0.149    43.253    
                         clock uncertainty           -0.035    43.217    
    SLICE_X8Y73          FDPE (Recov_fdpe_C_PRE)     -0.319    42.898    eth_mac_block_1/tx_mac_reset_gen/reset_sync1
  -------------------------------------------------------------------
                         required time                         42.898    
                         arrival time                          -4.323    
  -------------------------------------------------------------------
                         slack                                 38.576    

Slack (MET) :             38.576ns  (required time - arrival time)
  Source:                 eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/tx_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by mii_tx_clk_i  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            eth_mac_block_1/tx_mac_reset_gen/reset_sync2/PRE
                            (recovery check against rising-edge clock mii_tx_clk_i  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            40.000ns  (mii_tx_clk_i rise@40.000ns - mii_tx_clk_i rise@0.000ns)
  Data Path Delay:        1.046ns  (logic 0.518ns (49.517%)  route 0.528ns (50.483%))
  Logic Levels:           0  
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.104ns = ( 43.104 - 40.000 ) 
    Source Clock Delay      (SCD):    3.277ns
    Clock Pessimism Removal (CPR):    0.149ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mii_tx_clk_i rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  mii_tx_clk_i (IN)
                         net (fo=0)                   0.000     0.000    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk
    H16                  IBUF (Prop_ibuf_I_O)         1.479     1.479 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk_ibuf_i/O
                         net (fo=1, routed)           0.500     1.979    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk_ibuf
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.511     2.490 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/bufr_mii_tx_clk/O
                         net (fo=738, routed)         0.787     3.277    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/tx_axi_clk
    SLICE_X12Y73         FDRE                                         r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/tx_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y73         FDRE (Prop_fdre_C_Q)         0.518     3.795 f  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/tx_reset_reg/Q
                         net (fo=320, routed)         0.528     4.323    eth_mac_block_1/tx_mac_reset_gen/reset_in
    SLICE_X8Y73          FDPE                                         f  eth_mac_block_1/tx_mac_reset_gen/reset_sync2/PRE
  -------------------------------------------------------------------    -------------------

                         (clock mii_tx_clk_i rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  mii_tx_clk_i (IN)
                         net (fo=0)                   0.000    40.000    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk
    H16                  IBUF (Prop_ibuf_I_O)         1.408    41.408 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk_ibuf_i/O
                         net (fo=1, routed)           0.459    41.867    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk_ibuf
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.486    42.353 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/bufr_mii_tx_clk/O
                         net (fo=738, routed)         0.751    43.104    eth_mac_block_1/tx_mac_reset_gen/clk
    SLICE_X8Y73          FDPE                                         r  eth_mac_block_1/tx_mac_reset_gen/reset_sync2/C
                         clock pessimism              0.149    43.253    
                         clock uncertainty           -0.035    43.217    
    SLICE_X8Y73          FDPE (Recov_fdpe_C_PRE)     -0.319    42.898    eth_mac_block_1/tx_mac_reset_gen/reset_sync2
  -------------------------------------------------------------------
                         required time                         42.898    
                         arrival time                          -4.323    
  -------------------------------------------------------------------
                         slack                                 38.576    

Slack (MET) :             38.576ns  (required time - arrival time)
  Source:                 eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/tx_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by mii_tx_clk_i  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            eth_mac_block_1/tx_mac_reset_gen/reset_sync4/PRE
                            (recovery check against rising-edge clock mii_tx_clk_i  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            40.000ns  (mii_tx_clk_i rise@40.000ns - mii_tx_clk_i rise@0.000ns)
  Data Path Delay:        1.046ns  (logic 0.518ns (49.517%)  route 0.528ns (50.483%))
  Logic Levels:           0  
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.104ns = ( 43.104 - 40.000 ) 
    Source Clock Delay      (SCD):    3.277ns
    Clock Pessimism Removal (CPR):    0.149ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mii_tx_clk_i rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  mii_tx_clk_i (IN)
                         net (fo=0)                   0.000     0.000    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk
    H16                  IBUF (Prop_ibuf_I_O)         1.479     1.479 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk_ibuf_i/O
                         net (fo=1, routed)           0.500     1.979    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk_ibuf
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.511     2.490 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/bufr_mii_tx_clk/O
                         net (fo=738, routed)         0.787     3.277    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/tx_axi_clk
    SLICE_X12Y73         FDRE                                         r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/tx_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y73         FDRE (Prop_fdre_C_Q)         0.518     3.795 f  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/tx_reset_reg/Q
                         net (fo=320, routed)         0.528     4.323    eth_mac_block_1/tx_mac_reset_gen/reset_in
    SLICE_X8Y73          FDPE                                         f  eth_mac_block_1/tx_mac_reset_gen/reset_sync4/PRE
  -------------------------------------------------------------------    -------------------

                         (clock mii_tx_clk_i rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  mii_tx_clk_i (IN)
                         net (fo=0)                   0.000    40.000    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk
    H16                  IBUF (Prop_ibuf_I_O)         1.408    41.408 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk_ibuf_i/O
                         net (fo=1, routed)           0.459    41.867    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk_ibuf
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.486    42.353 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/bufr_mii_tx_clk/O
                         net (fo=738, routed)         0.751    43.104    eth_mac_block_1/tx_mac_reset_gen/clk
    SLICE_X8Y73          FDPE                                         r  eth_mac_block_1/tx_mac_reset_gen/reset_sync4/C
                         clock pessimism              0.149    43.253    
                         clock uncertainty           -0.035    43.217    
    SLICE_X8Y73          FDPE (Recov_fdpe_C_PRE)     -0.319    42.898    eth_mac_block_1/tx_mac_reset_gen/reset_sync4
  -------------------------------------------------------------------
                         required time                         42.898    
                         arrival time                          -4.323    
  -------------------------------------------------------------------
                         slack                                 38.576    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.428ns  (arrival time - required time)
  Source:                 eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/tx_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by mii_tx_clk_i  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            eth_mac_block_1/tx_mac_reset_gen/reset_sync0/PRE
                            (removal check against rising-edge clock mii_tx_clk_i  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (mii_tx_clk_i rise@0.000ns - mii_tx_clk_i rise@0.000ns)
  Data Path Delay:        0.374ns  (logic 0.164ns (43.837%)  route 0.210ns (56.163%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.307ns
    Source Clock Delay      (SCD):    0.822ns
    Clock Pessimism Removal (CPR):    0.468ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mii_tx_clk_i rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  mii_tx_clk_i (IN)
                         net (fo=0)                   0.000     0.000    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk
    H16                  IBUF (Prop_ibuf_I_O)         0.247     0.247 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk_ibuf_i/O
                         net (fo=1, routed)           0.206     0.453    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk_ibuf
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.092     0.545 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/bufr_mii_tx_clk/O
                         net (fo=738, routed)         0.277     0.822    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/tx_axi_clk
    SLICE_X12Y73         FDRE                                         r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/tx_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y73         FDRE (Prop_fdre_C_Q)         0.164     0.986 f  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/tx_reset_reg/Q
                         net (fo=320, routed)         0.210     1.196    eth_mac_block_1/tx_mac_reset_gen/reset_in
    SLICE_X8Y73          FDPE                                         f  eth_mac_block_1/tx_mac_reset_gen/reset_sync0/PRE
  -------------------------------------------------------------------    -------------------

                         (clock mii_tx_clk_i rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  mii_tx_clk_i (IN)
                         net (fo=0)                   0.000     0.000    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk
    H16                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk_ibuf_i/O
                         net (fo=1, routed)           0.311     0.745    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk_ibuf
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.254     1.000 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/bufr_mii_tx_clk/O
                         net (fo=738, routed)         0.307     1.307    eth_mac_block_1/tx_mac_reset_gen/clk
    SLICE_X8Y73          FDPE                                         r  eth_mac_block_1/tx_mac_reset_gen/reset_sync0/C
                         clock pessimism             -0.468     0.839    
    SLICE_X8Y73          FDPE (Remov_fdpe_C_PRE)     -0.071     0.768    eth_mac_block_1/tx_mac_reset_gen/reset_sync0
  -------------------------------------------------------------------
                         required time                         -0.768    
                         arrival time                           1.196    
  -------------------------------------------------------------------
                         slack                                  0.428    

Slack (MET) :             0.428ns  (arrival time - required time)
  Source:                 eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/tx_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by mii_tx_clk_i  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            eth_mac_block_1/tx_mac_reset_gen/reset_sync1/PRE
                            (removal check against rising-edge clock mii_tx_clk_i  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (mii_tx_clk_i rise@0.000ns - mii_tx_clk_i rise@0.000ns)
  Data Path Delay:        0.374ns  (logic 0.164ns (43.837%)  route 0.210ns (56.163%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.307ns
    Source Clock Delay      (SCD):    0.822ns
    Clock Pessimism Removal (CPR):    0.468ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mii_tx_clk_i rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  mii_tx_clk_i (IN)
                         net (fo=0)                   0.000     0.000    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk
    H16                  IBUF (Prop_ibuf_I_O)         0.247     0.247 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk_ibuf_i/O
                         net (fo=1, routed)           0.206     0.453    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk_ibuf
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.092     0.545 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/bufr_mii_tx_clk/O
                         net (fo=738, routed)         0.277     0.822    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/tx_axi_clk
    SLICE_X12Y73         FDRE                                         r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/tx_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y73         FDRE (Prop_fdre_C_Q)         0.164     0.986 f  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/tx_reset_reg/Q
                         net (fo=320, routed)         0.210     1.196    eth_mac_block_1/tx_mac_reset_gen/reset_in
    SLICE_X8Y73          FDPE                                         f  eth_mac_block_1/tx_mac_reset_gen/reset_sync1/PRE
  -------------------------------------------------------------------    -------------------

                         (clock mii_tx_clk_i rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  mii_tx_clk_i (IN)
                         net (fo=0)                   0.000     0.000    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk
    H16                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk_ibuf_i/O
                         net (fo=1, routed)           0.311     0.745    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk_ibuf
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.254     1.000 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/bufr_mii_tx_clk/O
                         net (fo=738, routed)         0.307     1.307    eth_mac_block_1/tx_mac_reset_gen/clk
    SLICE_X8Y73          FDPE                                         r  eth_mac_block_1/tx_mac_reset_gen/reset_sync1/C
                         clock pessimism             -0.468     0.839    
    SLICE_X8Y73          FDPE (Remov_fdpe_C_PRE)     -0.071     0.768    eth_mac_block_1/tx_mac_reset_gen/reset_sync1
  -------------------------------------------------------------------
                         required time                         -0.768    
                         arrival time                           1.196    
  -------------------------------------------------------------------
                         slack                                  0.428    

Slack (MET) :             0.428ns  (arrival time - required time)
  Source:                 eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/tx_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by mii_tx_clk_i  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            eth_mac_block_1/tx_mac_reset_gen/reset_sync2/PRE
                            (removal check against rising-edge clock mii_tx_clk_i  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (mii_tx_clk_i rise@0.000ns - mii_tx_clk_i rise@0.000ns)
  Data Path Delay:        0.374ns  (logic 0.164ns (43.837%)  route 0.210ns (56.163%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.307ns
    Source Clock Delay      (SCD):    0.822ns
    Clock Pessimism Removal (CPR):    0.468ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mii_tx_clk_i rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  mii_tx_clk_i (IN)
                         net (fo=0)                   0.000     0.000    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk
    H16                  IBUF (Prop_ibuf_I_O)         0.247     0.247 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk_ibuf_i/O
                         net (fo=1, routed)           0.206     0.453    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk_ibuf
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.092     0.545 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/bufr_mii_tx_clk/O
                         net (fo=738, routed)         0.277     0.822    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/tx_axi_clk
    SLICE_X12Y73         FDRE                                         r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/tx_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y73         FDRE (Prop_fdre_C_Q)         0.164     0.986 f  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/tx_reset_reg/Q
                         net (fo=320, routed)         0.210     1.196    eth_mac_block_1/tx_mac_reset_gen/reset_in
    SLICE_X8Y73          FDPE                                         f  eth_mac_block_1/tx_mac_reset_gen/reset_sync2/PRE
  -------------------------------------------------------------------    -------------------

                         (clock mii_tx_clk_i rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  mii_tx_clk_i (IN)
                         net (fo=0)                   0.000     0.000    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk
    H16                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk_ibuf_i/O
                         net (fo=1, routed)           0.311     0.745    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk_ibuf
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.254     1.000 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/bufr_mii_tx_clk/O
                         net (fo=738, routed)         0.307     1.307    eth_mac_block_1/tx_mac_reset_gen/clk
    SLICE_X8Y73          FDPE                                         r  eth_mac_block_1/tx_mac_reset_gen/reset_sync2/C
                         clock pessimism             -0.468     0.839    
    SLICE_X8Y73          FDPE (Remov_fdpe_C_PRE)     -0.071     0.768    eth_mac_block_1/tx_mac_reset_gen/reset_sync2
  -------------------------------------------------------------------
                         required time                         -0.768    
                         arrival time                           1.196    
  -------------------------------------------------------------------
                         slack                                  0.428    

Slack (MET) :             0.428ns  (arrival time - required time)
  Source:                 eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/tx_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by mii_tx_clk_i  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            eth_mac_block_1/tx_mac_reset_gen/reset_sync3/PRE
                            (removal check against rising-edge clock mii_tx_clk_i  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (mii_tx_clk_i rise@0.000ns - mii_tx_clk_i rise@0.000ns)
  Data Path Delay:        0.374ns  (logic 0.164ns (43.837%)  route 0.210ns (56.163%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.307ns
    Source Clock Delay      (SCD):    0.822ns
    Clock Pessimism Removal (CPR):    0.468ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mii_tx_clk_i rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  mii_tx_clk_i (IN)
                         net (fo=0)                   0.000     0.000    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk
    H16                  IBUF (Prop_ibuf_I_O)         0.247     0.247 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk_ibuf_i/O
                         net (fo=1, routed)           0.206     0.453    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk_ibuf
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.092     0.545 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/bufr_mii_tx_clk/O
                         net (fo=738, routed)         0.277     0.822    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/tx_axi_clk
    SLICE_X12Y73         FDRE                                         r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/tx_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y73         FDRE (Prop_fdre_C_Q)         0.164     0.986 f  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/tx_reset_reg/Q
                         net (fo=320, routed)         0.210     1.196    eth_mac_block_1/tx_mac_reset_gen/reset_in
    SLICE_X8Y73          FDPE                                         f  eth_mac_block_1/tx_mac_reset_gen/reset_sync3/PRE
  -------------------------------------------------------------------    -------------------

                         (clock mii_tx_clk_i rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  mii_tx_clk_i (IN)
                         net (fo=0)                   0.000     0.000    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk
    H16                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk_ibuf_i/O
                         net (fo=1, routed)           0.311     0.745    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk_ibuf
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.254     1.000 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/bufr_mii_tx_clk/O
                         net (fo=738, routed)         0.307     1.307    eth_mac_block_1/tx_mac_reset_gen/clk
    SLICE_X8Y73          FDPE                                         r  eth_mac_block_1/tx_mac_reset_gen/reset_sync3/C
                         clock pessimism             -0.468     0.839    
    SLICE_X8Y73          FDPE (Remov_fdpe_C_PRE)     -0.071     0.768    eth_mac_block_1/tx_mac_reset_gen/reset_sync3
  -------------------------------------------------------------------
                         required time                         -0.768    
                         arrival time                           1.196    
  -------------------------------------------------------------------
                         slack                                  0.428    

Slack (MET) :             0.428ns  (arrival time - required time)
  Source:                 eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/tx_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by mii_tx_clk_i  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            eth_mac_block_1/tx_mac_reset_gen/reset_sync4/PRE
                            (removal check against rising-edge clock mii_tx_clk_i  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (mii_tx_clk_i rise@0.000ns - mii_tx_clk_i rise@0.000ns)
  Data Path Delay:        0.374ns  (logic 0.164ns (43.837%)  route 0.210ns (56.163%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.307ns
    Source Clock Delay      (SCD):    0.822ns
    Clock Pessimism Removal (CPR):    0.468ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mii_tx_clk_i rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  mii_tx_clk_i (IN)
                         net (fo=0)                   0.000     0.000    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk
    H16                  IBUF (Prop_ibuf_I_O)         0.247     0.247 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk_ibuf_i/O
                         net (fo=1, routed)           0.206     0.453    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk_ibuf
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.092     0.545 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/bufr_mii_tx_clk/O
                         net (fo=738, routed)         0.277     0.822    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/tx_axi_clk
    SLICE_X12Y73         FDRE                                         r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/tx_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y73         FDRE (Prop_fdre_C_Q)         0.164     0.986 f  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/tx_reset_reg/Q
                         net (fo=320, routed)         0.210     1.196    eth_mac_block_1/tx_mac_reset_gen/reset_in
    SLICE_X8Y73          FDPE                                         f  eth_mac_block_1/tx_mac_reset_gen/reset_sync4/PRE
  -------------------------------------------------------------------    -------------------

                         (clock mii_tx_clk_i rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  mii_tx_clk_i (IN)
                         net (fo=0)                   0.000     0.000    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk
    H16                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk_ibuf_i/O
                         net (fo=1, routed)           0.311     0.745    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk_ibuf
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.254     1.000 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/bufr_mii_tx_clk/O
                         net (fo=738, routed)         0.307     1.307    eth_mac_block_1/tx_mac_reset_gen/clk
    SLICE_X8Y73          FDPE                                         r  eth_mac_block_1/tx_mac_reset_gen/reset_sync4/C
                         clock pessimism             -0.468     0.839    
    SLICE_X8Y73          FDPE (Remov_fdpe_C_PRE)     -0.071     0.768    eth_mac_block_1/tx_mac_reset_gen/reset_sync4
  -------------------------------------------------------------------
                         required time                         -0.768    
                         arrival time                           1.196    
  -------------------------------------------------------------------
                         slack                                  0.428    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        6.312ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.988ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.312ns  (required time - arrival time)
  Source:                 Inst_system_clocks/clkdiv/reset_gen/CLK
                            (rising edge-triggered cell SRL16E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Inst_system_clocks/clkdiv/cnt_reg[16]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.222ns  (logic 1.752ns (54.383%)  route 1.470ns (45.617%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.801ns = ( 14.801 - 10.000 ) 
    Source Clock Delay      (SCD):    5.100ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000     0.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.549     5.100    Inst_system_clocks/clkdiv/clk
    SLICE_X46Y87         SRL16E                                       r  Inst_system_clocks/clkdiv/reset_gen/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y87         SRL16E (Prop_srl16e_CLK_Q)
                                                      1.628     6.728 r  Inst_system_clocks/clkdiv/reset_gen/Q
                         net (fo=2, routed)           0.674     7.402    Inst_system_clocks/clkdiv/rst_b
    SLICE_X46Y85         LUT1 (Prop_lut1_I0_O)        0.124     7.526 f  Inst_system_clocks/clkdiv/cnt[0]_i_2/O
                         net (fo=17, routed)          0.796     8.322    Inst_system_clocks/clkdiv/clear
    SLICE_X47Y86         FDCE                                         f  Inst_system_clocks/clkdiv/cnt_reg[16]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000    10.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.430    14.801    Inst_system_clocks/clkdiv/clk
    SLICE_X47Y86         FDCE                                         r  Inst_system_clocks/clkdiv/cnt_reg[16]/C
                         clock pessimism              0.273    15.074    
                         clock uncertainty           -0.035    15.039    
    SLICE_X47Y86         FDCE (Recov_fdce_C_CLR)     -0.405    14.634    Inst_system_clocks/clkdiv/cnt_reg[16]
  -------------------------------------------------------------------
                         required time                         14.634    
                         arrival time                          -8.322    
  -------------------------------------------------------------------
                         slack                                  6.312    

Slack (MET) :             6.450ns  (required time - arrival time)
  Source:                 Inst_system_clocks/clkdiv/reset_gen/CLK
                            (rising edge-triggered cell SRL16E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Inst_system_clocks/clkdiv/cnt_reg[12]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.083ns  (logic 1.752ns (56.825%)  route 1.331ns (43.175%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.801ns = ( 14.801 - 10.000 ) 
    Source Clock Delay      (SCD):    5.100ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000     0.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.549     5.100    Inst_system_clocks/clkdiv/clk
    SLICE_X46Y87         SRL16E                                       r  Inst_system_clocks/clkdiv/reset_gen/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y87         SRL16E (Prop_srl16e_CLK_Q)
                                                      1.628     6.728 r  Inst_system_clocks/clkdiv/reset_gen/Q
                         net (fo=2, routed)           0.674     7.402    Inst_system_clocks/clkdiv/rst_b
    SLICE_X46Y85         LUT1 (Prop_lut1_I0_O)        0.124     7.526 f  Inst_system_clocks/clkdiv/cnt[0]_i_2/O
                         net (fo=17, routed)          0.657     8.184    Inst_system_clocks/clkdiv/clear
    SLICE_X47Y85         FDCE                                         f  Inst_system_clocks/clkdiv/cnt_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000    10.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.430    14.801    Inst_system_clocks/clkdiv/clk
    SLICE_X47Y85         FDCE                                         r  Inst_system_clocks/clkdiv/cnt_reg[12]/C
                         clock pessimism              0.273    15.074    
                         clock uncertainty           -0.035    15.039    
    SLICE_X47Y85         FDCE (Recov_fdce_C_CLR)     -0.405    14.634    Inst_system_clocks/clkdiv/cnt_reg[12]
  -------------------------------------------------------------------
                         required time                         14.634    
                         arrival time                          -8.184    
  -------------------------------------------------------------------
                         slack                                  6.450    

Slack (MET) :             6.450ns  (required time - arrival time)
  Source:                 Inst_system_clocks/clkdiv/reset_gen/CLK
                            (rising edge-triggered cell SRL16E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Inst_system_clocks/clkdiv/cnt_reg[13]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.083ns  (logic 1.752ns (56.825%)  route 1.331ns (43.175%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.801ns = ( 14.801 - 10.000 ) 
    Source Clock Delay      (SCD):    5.100ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000     0.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.549     5.100    Inst_system_clocks/clkdiv/clk
    SLICE_X46Y87         SRL16E                                       r  Inst_system_clocks/clkdiv/reset_gen/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y87         SRL16E (Prop_srl16e_CLK_Q)
                                                      1.628     6.728 r  Inst_system_clocks/clkdiv/reset_gen/Q
                         net (fo=2, routed)           0.674     7.402    Inst_system_clocks/clkdiv/rst_b
    SLICE_X46Y85         LUT1 (Prop_lut1_I0_O)        0.124     7.526 f  Inst_system_clocks/clkdiv/cnt[0]_i_2/O
                         net (fo=17, routed)          0.657     8.184    Inst_system_clocks/clkdiv/clear
    SLICE_X47Y85         FDCE                                         f  Inst_system_clocks/clkdiv/cnt_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000    10.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.430    14.801    Inst_system_clocks/clkdiv/clk
    SLICE_X47Y85         FDCE                                         r  Inst_system_clocks/clkdiv/cnt_reg[13]/C
                         clock pessimism              0.273    15.074    
                         clock uncertainty           -0.035    15.039    
    SLICE_X47Y85         FDCE (Recov_fdce_C_CLR)     -0.405    14.634    Inst_system_clocks/clkdiv/cnt_reg[13]
  -------------------------------------------------------------------
                         required time                         14.634    
                         arrival time                          -8.184    
  -------------------------------------------------------------------
                         slack                                  6.450    

Slack (MET) :             6.450ns  (required time - arrival time)
  Source:                 Inst_system_clocks/clkdiv/reset_gen/CLK
                            (rising edge-triggered cell SRL16E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Inst_system_clocks/clkdiv/cnt_reg[14]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.083ns  (logic 1.752ns (56.825%)  route 1.331ns (43.175%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.801ns = ( 14.801 - 10.000 ) 
    Source Clock Delay      (SCD):    5.100ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000     0.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.549     5.100    Inst_system_clocks/clkdiv/clk
    SLICE_X46Y87         SRL16E                                       r  Inst_system_clocks/clkdiv/reset_gen/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y87         SRL16E (Prop_srl16e_CLK_Q)
                                                      1.628     6.728 r  Inst_system_clocks/clkdiv/reset_gen/Q
                         net (fo=2, routed)           0.674     7.402    Inst_system_clocks/clkdiv/rst_b
    SLICE_X46Y85         LUT1 (Prop_lut1_I0_O)        0.124     7.526 f  Inst_system_clocks/clkdiv/cnt[0]_i_2/O
                         net (fo=17, routed)          0.657     8.184    Inst_system_clocks/clkdiv/clear
    SLICE_X47Y85         FDCE                                         f  Inst_system_clocks/clkdiv/cnt_reg[14]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000    10.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.430    14.801    Inst_system_clocks/clkdiv/clk
    SLICE_X47Y85         FDCE                                         r  Inst_system_clocks/clkdiv/cnt_reg[14]/C
                         clock pessimism              0.273    15.074    
                         clock uncertainty           -0.035    15.039    
    SLICE_X47Y85         FDCE (Recov_fdce_C_CLR)     -0.405    14.634    Inst_system_clocks/clkdiv/cnt_reg[14]
  -------------------------------------------------------------------
                         required time                         14.634    
                         arrival time                          -8.184    
  -------------------------------------------------------------------
                         slack                                  6.450    

Slack (MET) :             6.450ns  (required time - arrival time)
  Source:                 Inst_system_clocks/clkdiv/reset_gen/CLK
                            (rising edge-triggered cell SRL16E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Inst_system_clocks/clkdiv/cnt_reg[15]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.083ns  (logic 1.752ns (56.825%)  route 1.331ns (43.175%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.801ns = ( 14.801 - 10.000 ) 
    Source Clock Delay      (SCD):    5.100ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000     0.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.549     5.100    Inst_system_clocks/clkdiv/clk
    SLICE_X46Y87         SRL16E                                       r  Inst_system_clocks/clkdiv/reset_gen/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y87         SRL16E (Prop_srl16e_CLK_Q)
                                                      1.628     6.728 r  Inst_system_clocks/clkdiv/reset_gen/Q
                         net (fo=2, routed)           0.674     7.402    Inst_system_clocks/clkdiv/rst_b
    SLICE_X46Y85         LUT1 (Prop_lut1_I0_O)        0.124     7.526 f  Inst_system_clocks/clkdiv/cnt[0]_i_2/O
                         net (fo=17, routed)          0.657     8.184    Inst_system_clocks/clkdiv/clear
    SLICE_X47Y85         FDCE                                         f  Inst_system_clocks/clkdiv/cnt_reg[15]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000    10.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.430    14.801    Inst_system_clocks/clkdiv/clk
    SLICE_X47Y85         FDCE                                         r  Inst_system_clocks/clkdiv/cnt_reg[15]/C
                         clock pessimism              0.273    15.074    
                         clock uncertainty           -0.035    15.039    
    SLICE_X47Y85         FDCE (Recov_fdce_C_CLR)     -0.405    14.634    Inst_system_clocks/clkdiv/cnt_reg[15]
  -------------------------------------------------------------------
                         required time                         14.634    
                         arrival time                          -8.184    
  -------------------------------------------------------------------
                         slack                                  6.450    

Slack (MET) :             6.454ns  (required time - arrival time)
  Source:                 Inst_system_clocks/clkdiv/reset_gen/CLK
                            (rising edge-triggered cell SRL16E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Inst_system_clocks/clkdiv/cnt_reg[0]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.076ns  (logic 1.752ns (56.948%)  route 1.324ns (43.052%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.798ns = ( 14.798 - 10.000 ) 
    Source Clock Delay      (SCD):    5.100ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000     0.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.549     5.100    Inst_system_clocks/clkdiv/clk
    SLICE_X46Y87         SRL16E                                       r  Inst_system_clocks/clkdiv/reset_gen/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y87         SRL16E (Prop_srl16e_CLK_Q)
                                                      1.628     6.728 r  Inst_system_clocks/clkdiv/reset_gen/Q
                         net (fo=2, routed)           0.674     7.402    Inst_system_clocks/clkdiv/rst_b
    SLICE_X46Y85         LUT1 (Prop_lut1_I0_O)        0.124     7.526 f  Inst_system_clocks/clkdiv/cnt[0]_i_2/O
                         net (fo=17, routed)          0.651     8.177    Inst_system_clocks/clkdiv/clear
    SLICE_X47Y82         FDCE                                         f  Inst_system_clocks/clkdiv/cnt_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000    10.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.427    14.798    Inst_system_clocks/clkdiv/clk
    SLICE_X47Y82         FDCE                                         r  Inst_system_clocks/clkdiv/cnt_reg[0]/C
                         clock pessimism              0.273    15.071    
                         clock uncertainty           -0.035    15.036    
    SLICE_X47Y82         FDCE (Recov_fdce_C_CLR)     -0.405    14.631    Inst_system_clocks/clkdiv/cnt_reg[0]
  -------------------------------------------------------------------
                         required time                         14.631    
                         arrival time                          -8.177    
  -------------------------------------------------------------------
                         slack                                  6.454    

Slack (MET) :             6.454ns  (required time - arrival time)
  Source:                 Inst_system_clocks/clkdiv/reset_gen/CLK
                            (rising edge-triggered cell SRL16E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Inst_system_clocks/clkdiv/cnt_reg[1]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.076ns  (logic 1.752ns (56.948%)  route 1.324ns (43.052%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.798ns = ( 14.798 - 10.000 ) 
    Source Clock Delay      (SCD):    5.100ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000     0.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.549     5.100    Inst_system_clocks/clkdiv/clk
    SLICE_X46Y87         SRL16E                                       r  Inst_system_clocks/clkdiv/reset_gen/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y87         SRL16E (Prop_srl16e_CLK_Q)
                                                      1.628     6.728 r  Inst_system_clocks/clkdiv/reset_gen/Q
                         net (fo=2, routed)           0.674     7.402    Inst_system_clocks/clkdiv/rst_b
    SLICE_X46Y85         LUT1 (Prop_lut1_I0_O)        0.124     7.526 f  Inst_system_clocks/clkdiv/cnt[0]_i_2/O
                         net (fo=17, routed)          0.651     8.177    Inst_system_clocks/clkdiv/clear
    SLICE_X47Y82         FDCE                                         f  Inst_system_clocks/clkdiv/cnt_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000    10.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.427    14.798    Inst_system_clocks/clkdiv/clk
    SLICE_X47Y82         FDCE                                         r  Inst_system_clocks/clkdiv/cnt_reg[1]/C
                         clock pessimism              0.273    15.071    
                         clock uncertainty           -0.035    15.036    
    SLICE_X47Y82         FDCE (Recov_fdce_C_CLR)     -0.405    14.631    Inst_system_clocks/clkdiv/cnt_reg[1]
  -------------------------------------------------------------------
                         required time                         14.631    
                         arrival time                          -8.177    
  -------------------------------------------------------------------
                         slack                                  6.454    

Slack (MET) :             6.454ns  (required time - arrival time)
  Source:                 Inst_system_clocks/clkdiv/reset_gen/CLK
                            (rising edge-triggered cell SRL16E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Inst_system_clocks/clkdiv/cnt_reg[2]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.076ns  (logic 1.752ns (56.948%)  route 1.324ns (43.052%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.798ns = ( 14.798 - 10.000 ) 
    Source Clock Delay      (SCD):    5.100ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000     0.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.549     5.100    Inst_system_clocks/clkdiv/clk
    SLICE_X46Y87         SRL16E                                       r  Inst_system_clocks/clkdiv/reset_gen/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y87         SRL16E (Prop_srl16e_CLK_Q)
                                                      1.628     6.728 r  Inst_system_clocks/clkdiv/reset_gen/Q
                         net (fo=2, routed)           0.674     7.402    Inst_system_clocks/clkdiv/rst_b
    SLICE_X46Y85         LUT1 (Prop_lut1_I0_O)        0.124     7.526 f  Inst_system_clocks/clkdiv/cnt[0]_i_2/O
                         net (fo=17, routed)          0.651     8.177    Inst_system_clocks/clkdiv/clear
    SLICE_X47Y82         FDCE                                         f  Inst_system_clocks/clkdiv/cnt_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000    10.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.427    14.798    Inst_system_clocks/clkdiv/clk
    SLICE_X47Y82         FDCE                                         r  Inst_system_clocks/clkdiv/cnt_reg[2]/C
                         clock pessimism              0.273    15.071    
                         clock uncertainty           -0.035    15.036    
    SLICE_X47Y82         FDCE (Recov_fdce_C_CLR)     -0.405    14.631    Inst_system_clocks/clkdiv/cnt_reg[2]
  -------------------------------------------------------------------
                         required time                         14.631    
                         arrival time                          -8.177    
  -------------------------------------------------------------------
                         slack                                  6.454    

Slack (MET) :             6.454ns  (required time - arrival time)
  Source:                 Inst_system_clocks/clkdiv/reset_gen/CLK
                            (rising edge-triggered cell SRL16E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Inst_system_clocks/clkdiv/cnt_reg[3]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.076ns  (logic 1.752ns (56.948%)  route 1.324ns (43.052%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.798ns = ( 14.798 - 10.000 ) 
    Source Clock Delay      (SCD):    5.100ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000     0.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.549     5.100    Inst_system_clocks/clkdiv/clk
    SLICE_X46Y87         SRL16E                                       r  Inst_system_clocks/clkdiv/reset_gen/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y87         SRL16E (Prop_srl16e_CLK_Q)
                                                      1.628     6.728 r  Inst_system_clocks/clkdiv/reset_gen/Q
                         net (fo=2, routed)           0.674     7.402    Inst_system_clocks/clkdiv/rst_b
    SLICE_X46Y85         LUT1 (Prop_lut1_I0_O)        0.124     7.526 f  Inst_system_clocks/clkdiv/cnt[0]_i_2/O
                         net (fo=17, routed)          0.651     8.177    Inst_system_clocks/clkdiv/clear
    SLICE_X47Y82         FDCE                                         f  Inst_system_clocks/clkdiv/cnt_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000    10.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.427    14.798    Inst_system_clocks/clkdiv/clk
    SLICE_X47Y82         FDCE                                         r  Inst_system_clocks/clkdiv/cnt_reg[3]/C
                         clock pessimism              0.273    15.071    
                         clock uncertainty           -0.035    15.036    
    SLICE_X47Y82         FDCE (Recov_fdce_C_CLR)     -0.405    14.631    Inst_system_clocks/clkdiv/cnt_reg[3]
  -------------------------------------------------------------------
                         required time                         14.631    
                         arrival time                          -8.177    
  -------------------------------------------------------------------
                         slack                                  6.454    

Slack (MET) :             6.593ns  (required time - arrival time)
  Source:                 Inst_system_clocks/clkdiv/reset_gen/CLK
                            (rising edge-triggered cell SRL16E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Inst_system_clocks/clkdiv/cnt_reg[4]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.939ns  (logic 1.752ns (59.610%)  route 1.187ns (40.390%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.799ns = ( 14.799 - 10.000 ) 
    Source Clock Delay      (SCD):    5.100ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000     0.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.549     5.100    Inst_system_clocks/clkdiv/clk
    SLICE_X46Y87         SRL16E                                       r  Inst_system_clocks/clkdiv/reset_gen/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y87         SRL16E (Prop_srl16e_CLK_Q)
                                                      1.628     6.728 r  Inst_system_clocks/clkdiv/reset_gen/Q
                         net (fo=2, routed)           0.674     7.402    Inst_system_clocks/clkdiv/rst_b
    SLICE_X46Y85         LUT1 (Prop_lut1_I0_O)        0.124     7.526 f  Inst_system_clocks/clkdiv/cnt[0]_i_2/O
                         net (fo=17, routed)          0.513     8.040    Inst_system_clocks/clkdiv/clear
    SLICE_X47Y83         FDCE                                         f  Inst_system_clocks/clkdiv/cnt_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000    10.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.428    14.799    Inst_system_clocks/clkdiv/clk
    SLICE_X47Y83         FDCE                                         r  Inst_system_clocks/clkdiv/cnt_reg[4]/C
                         clock pessimism              0.273    15.072    
                         clock uncertainty           -0.035    15.037    
    SLICE_X47Y83         FDCE (Recov_fdce_C_CLR)     -0.405    14.632    Inst_system_clocks/clkdiv/cnt_reg[4]
  -------------------------------------------------------------------
                         required time                         14.632    
                         arrival time                          -8.040    
  -------------------------------------------------------------------
                         slack                                  6.593    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.988ns  (arrival time - required time)
  Source:                 Inst_system_clocks/clkdiv/reset_gen/CLK
                            (rising edge-triggered cell SRL16E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Inst_system_clocks/clkdiv/cnt_reg[10]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.909ns  (logic 0.535ns (58.842%)  route 0.374ns (41.158%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.982ns
    Source Clock Delay      (SCD):    1.470ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000     0.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=22, routed)          0.557     1.470    Inst_system_clocks/clkdiv/clk
    SLICE_X46Y87         SRL16E                                       r  Inst_system_clocks/clkdiv/reset_gen/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y87         SRL16E (Prop_srl16e_CLK_Q)
                                                      0.490     1.960 r  Inst_system_clocks/clkdiv/reset_gen/Q
                         net (fo=2, routed)           0.234     2.194    Inst_system_clocks/clkdiv/rst_b
    SLICE_X46Y85         LUT1 (Prop_lut1_I0_O)        0.045     2.239 f  Inst_system_clocks/clkdiv/cnt[0]_i_2/O
                         net (fo=17, routed)          0.140     2.380    Inst_system_clocks/clkdiv/clear
    SLICE_X47Y84         FDCE                                         f  Inst_system_clocks/clkdiv/cnt_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000     0.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=22, routed)          0.824     1.982    Inst_system_clocks/clkdiv/clk
    SLICE_X47Y84         FDCE                                         r  Inst_system_clocks/clkdiv/cnt_reg[10]/C
                         clock pessimism             -0.498     1.483    
    SLICE_X47Y84         FDCE (Remov_fdce_C_CLR)     -0.092     1.391    Inst_system_clocks/clkdiv/cnt_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.391    
                         arrival time                           2.380    
  -------------------------------------------------------------------
                         slack                                  0.988    

Slack (MET) :             0.988ns  (arrival time - required time)
  Source:                 Inst_system_clocks/clkdiv/reset_gen/CLK
                            (rising edge-triggered cell SRL16E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Inst_system_clocks/clkdiv/cnt_reg[11]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.909ns  (logic 0.535ns (58.842%)  route 0.374ns (41.158%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.982ns
    Source Clock Delay      (SCD):    1.470ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000     0.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=22, routed)          0.557     1.470    Inst_system_clocks/clkdiv/clk
    SLICE_X46Y87         SRL16E                                       r  Inst_system_clocks/clkdiv/reset_gen/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y87         SRL16E (Prop_srl16e_CLK_Q)
                                                      0.490     1.960 r  Inst_system_clocks/clkdiv/reset_gen/Q
                         net (fo=2, routed)           0.234     2.194    Inst_system_clocks/clkdiv/rst_b
    SLICE_X46Y85         LUT1 (Prop_lut1_I0_O)        0.045     2.239 f  Inst_system_clocks/clkdiv/cnt[0]_i_2/O
                         net (fo=17, routed)          0.140     2.380    Inst_system_clocks/clkdiv/clear
    SLICE_X47Y84         FDCE                                         f  Inst_system_clocks/clkdiv/cnt_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000     0.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=22, routed)          0.824     1.982    Inst_system_clocks/clkdiv/clk
    SLICE_X47Y84         FDCE                                         r  Inst_system_clocks/clkdiv/cnt_reg[11]/C
                         clock pessimism             -0.498     1.483    
    SLICE_X47Y84         FDCE (Remov_fdce_C_CLR)     -0.092     1.391    Inst_system_clocks/clkdiv/cnt_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.391    
                         arrival time                           2.380    
  -------------------------------------------------------------------
                         slack                                  0.988    

Slack (MET) :             0.988ns  (arrival time - required time)
  Source:                 Inst_system_clocks/clkdiv/reset_gen/CLK
                            (rising edge-triggered cell SRL16E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Inst_system_clocks/clkdiv/cnt_reg[8]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.909ns  (logic 0.535ns (58.842%)  route 0.374ns (41.158%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.982ns
    Source Clock Delay      (SCD):    1.470ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000     0.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=22, routed)          0.557     1.470    Inst_system_clocks/clkdiv/clk
    SLICE_X46Y87         SRL16E                                       r  Inst_system_clocks/clkdiv/reset_gen/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y87         SRL16E (Prop_srl16e_CLK_Q)
                                                      0.490     1.960 r  Inst_system_clocks/clkdiv/reset_gen/Q
                         net (fo=2, routed)           0.234     2.194    Inst_system_clocks/clkdiv/rst_b
    SLICE_X46Y85         LUT1 (Prop_lut1_I0_O)        0.045     2.239 f  Inst_system_clocks/clkdiv/cnt[0]_i_2/O
                         net (fo=17, routed)          0.140     2.380    Inst_system_clocks/clkdiv/clear
    SLICE_X47Y84         FDCE                                         f  Inst_system_clocks/clkdiv/cnt_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000     0.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=22, routed)          0.824     1.982    Inst_system_clocks/clkdiv/clk
    SLICE_X47Y84         FDCE                                         r  Inst_system_clocks/clkdiv/cnt_reg[8]/C
                         clock pessimism             -0.498     1.483    
    SLICE_X47Y84         FDCE (Remov_fdce_C_CLR)     -0.092     1.391    Inst_system_clocks/clkdiv/cnt_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.391    
                         arrival time                           2.380    
  -------------------------------------------------------------------
                         slack                                  0.988    

Slack (MET) :             0.988ns  (arrival time - required time)
  Source:                 Inst_system_clocks/clkdiv/reset_gen/CLK
                            (rising edge-triggered cell SRL16E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Inst_system_clocks/clkdiv/cnt_reg[9]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.909ns  (logic 0.535ns (58.842%)  route 0.374ns (41.158%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.982ns
    Source Clock Delay      (SCD):    1.470ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000     0.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=22, routed)          0.557     1.470    Inst_system_clocks/clkdiv/clk
    SLICE_X46Y87         SRL16E                                       r  Inst_system_clocks/clkdiv/reset_gen/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y87         SRL16E (Prop_srl16e_CLK_Q)
                                                      0.490     1.960 r  Inst_system_clocks/clkdiv/reset_gen/Q
                         net (fo=2, routed)           0.234     2.194    Inst_system_clocks/clkdiv/rst_b
    SLICE_X46Y85         LUT1 (Prop_lut1_I0_O)        0.045     2.239 f  Inst_system_clocks/clkdiv/cnt[0]_i_2/O
                         net (fo=17, routed)          0.140     2.380    Inst_system_clocks/clkdiv/clear
    SLICE_X47Y84         FDCE                                         f  Inst_system_clocks/clkdiv/cnt_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000     0.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=22, routed)          0.824     1.982    Inst_system_clocks/clkdiv/clk
    SLICE_X47Y84         FDCE                                         r  Inst_system_clocks/clkdiv/cnt_reg[9]/C
                         clock pessimism             -0.498     1.483    
    SLICE_X47Y84         FDCE (Remov_fdce_C_CLR)     -0.092     1.391    Inst_system_clocks/clkdiv/cnt_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.391    
                         arrival time                           2.380    
  -------------------------------------------------------------------
                         slack                                  0.988    

Slack (MET) :             1.043ns  (arrival time - required time)
  Source:                 Inst_system_clocks/clkdiv/reset_gen/CLK
                            (rising edge-triggered cell SRL16E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Inst_system_clocks/clkdiv/cnt_reg[4]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.963ns  (logic 0.535ns (55.550%)  route 0.428ns (44.450%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.981ns
    Source Clock Delay      (SCD):    1.470ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000     0.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=22, routed)          0.557     1.470    Inst_system_clocks/clkdiv/clk
    SLICE_X46Y87         SRL16E                                       r  Inst_system_clocks/clkdiv/reset_gen/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y87         SRL16E (Prop_srl16e_CLK_Q)
                                                      0.490     1.960 r  Inst_system_clocks/clkdiv/reset_gen/Q
                         net (fo=2, routed)           0.234     2.194    Inst_system_clocks/clkdiv/rst_b
    SLICE_X46Y85         LUT1 (Prop_lut1_I0_O)        0.045     2.239 f  Inst_system_clocks/clkdiv/cnt[0]_i_2/O
                         net (fo=17, routed)          0.194     2.434    Inst_system_clocks/clkdiv/clear
    SLICE_X47Y83         FDCE                                         f  Inst_system_clocks/clkdiv/cnt_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000     0.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=22, routed)          0.823     1.981    Inst_system_clocks/clkdiv/clk
    SLICE_X47Y83         FDCE                                         r  Inst_system_clocks/clkdiv/cnt_reg[4]/C
                         clock pessimism             -0.498     1.482    
    SLICE_X47Y83         FDCE (Remov_fdce_C_CLR)     -0.092     1.390    Inst_system_clocks/clkdiv/cnt_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.390    
                         arrival time                           2.434    
  -------------------------------------------------------------------
                         slack                                  1.043    

Slack (MET) :             1.043ns  (arrival time - required time)
  Source:                 Inst_system_clocks/clkdiv/reset_gen/CLK
                            (rising edge-triggered cell SRL16E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Inst_system_clocks/clkdiv/cnt_reg[5]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.963ns  (logic 0.535ns (55.550%)  route 0.428ns (44.450%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.981ns
    Source Clock Delay      (SCD):    1.470ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000     0.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=22, routed)          0.557     1.470    Inst_system_clocks/clkdiv/clk
    SLICE_X46Y87         SRL16E                                       r  Inst_system_clocks/clkdiv/reset_gen/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y87         SRL16E (Prop_srl16e_CLK_Q)
                                                      0.490     1.960 r  Inst_system_clocks/clkdiv/reset_gen/Q
                         net (fo=2, routed)           0.234     2.194    Inst_system_clocks/clkdiv/rst_b
    SLICE_X46Y85         LUT1 (Prop_lut1_I0_O)        0.045     2.239 f  Inst_system_clocks/clkdiv/cnt[0]_i_2/O
                         net (fo=17, routed)          0.194     2.434    Inst_system_clocks/clkdiv/clear
    SLICE_X47Y83         FDCE                                         f  Inst_system_clocks/clkdiv/cnt_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000     0.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=22, routed)          0.823     1.981    Inst_system_clocks/clkdiv/clk
    SLICE_X47Y83         FDCE                                         r  Inst_system_clocks/clkdiv/cnt_reg[5]/C
                         clock pessimism             -0.498     1.482    
    SLICE_X47Y83         FDCE (Remov_fdce_C_CLR)     -0.092     1.390    Inst_system_clocks/clkdiv/cnt_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.390    
                         arrival time                           2.434    
  -------------------------------------------------------------------
                         slack                                  1.043    

Slack (MET) :             1.043ns  (arrival time - required time)
  Source:                 Inst_system_clocks/clkdiv/reset_gen/CLK
                            (rising edge-triggered cell SRL16E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Inst_system_clocks/clkdiv/cnt_reg[6]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.963ns  (logic 0.535ns (55.550%)  route 0.428ns (44.450%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.981ns
    Source Clock Delay      (SCD):    1.470ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000     0.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=22, routed)          0.557     1.470    Inst_system_clocks/clkdiv/clk
    SLICE_X46Y87         SRL16E                                       r  Inst_system_clocks/clkdiv/reset_gen/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y87         SRL16E (Prop_srl16e_CLK_Q)
                                                      0.490     1.960 r  Inst_system_clocks/clkdiv/reset_gen/Q
                         net (fo=2, routed)           0.234     2.194    Inst_system_clocks/clkdiv/rst_b
    SLICE_X46Y85         LUT1 (Prop_lut1_I0_O)        0.045     2.239 f  Inst_system_clocks/clkdiv/cnt[0]_i_2/O
                         net (fo=17, routed)          0.194     2.434    Inst_system_clocks/clkdiv/clear
    SLICE_X47Y83         FDCE                                         f  Inst_system_clocks/clkdiv/cnt_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000     0.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=22, routed)          0.823     1.981    Inst_system_clocks/clkdiv/clk
    SLICE_X47Y83         FDCE                                         r  Inst_system_clocks/clkdiv/cnt_reg[6]/C
                         clock pessimism             -0.498     1.482    
    SLICE_X47Y83         FDCE (Remov_fdce_C_CLR)     -0.092     1.390    Inst_system_clocks/clkdiv/cnt_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.390    
                         arrival time                           2.434    
  -------------------------------------------------------------------
                         slack                                  1.043    

Slack (MET) :             1.043ns  (arrival time - required time)
  Source:                 Inst_system_clocks/clkdiv/reset_gen/CLK
                            (rising edge-triggered cell SRL16E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Inst_system_clocks/clkdiv/cnt_reg[7]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.963ns  (logic 0.535ns (55.550%)  route 0.428ns (44.450%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.981ns
    Source Clock Delay      (SCD):    1.470ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000     0.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=22, routed)          0.557     1.470    Inst_system_clocks/clkdiv/clk
    SLICE_X46Y87         SRL16E                                       r  Inst_system_clocks/clkdiv/reset_gen/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y87         SRL16E (Prop_srl16e_CLK_Q)
                                                      0.490     1.960 r  Inst_system_clocks/clkdiv/reset_gen/Q
                         net (fo=2, routed)           0.234     2.194    Inst_system_clocks/clkdiv/rst_b
    SLICE_X46Y85         LUT1 (Prop_lut1_I0_O)        0.045     2.239 f  Inst_system_clocks/clkdiv/cnt[0]_i_2/O
                         net (fo=17, routed)          0.194     2.434    Inst_system_clocks/clkdiv/clear
    SLICE_X47Y83         FDCE                                         f  Inst_system_clocks/clkdiv/cnt_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000     0.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=22, routed)          0.823     1.981    Inst_system_clocks/clkdiv/clk
    SLICE_X47Y83         FDCE                                         r  Inst_system_clocks/clkdiv/cnt_reg[7]/C
                         clock pessimism             -0.498     1.482    
    SLICE_X47Y83         FDCE (Remov_fdce_C_CLR)     -0.092     1.390    Inst_system_clocks/clkdiv/cnt_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.390    
                         arrival time                           2.434    
  -------------------------------------------------------------------
                         slack                                  1.043    

Slack (MET) :             1.092ns  (arrival time - required time)
  Source:                 Inst_system_clocks/clkdiv/reset_gen/CLK
                            (rising edge-triggered cell SRL16E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Inst_system_clocks/clkdiv/cnt_reg[0]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.011ns  (logic 0.535ns (52.893%)  route 0.476ns (47.107%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.980ns
    Source Clock Delay      (SCD):    1.470ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000     0.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=22, routed)          0.557     1.470    Inst_system_clocks/clkdiv/clk
    SLICE_X46Y87         SRL16E                                       r  Inst_system_clocks/clkdiv/reset_gen/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y87         SRL16E (Prop_srl16e_CLK_Q)
                                                      0.490     1.960 r  Inst_system_clocks/clkdiv/reset_gen/Q
                         net (fo=2, routed)           0.234     2.194    Inst_system_clocks/clkdiv/rst_b
    SLICE_X46Y85         LUT1 (Prop_lut1_I0_O)        0.045     2.239 f  Inst_system_clocks/clkdiv/cnt[0]_i_2/O
                         net (fo=17, routed)          0.243     2.482    Inst_system_clocks/clkdiv/clear
    SLICE_X47Y82         FDCE                                         f  Inst_system_clocks/clkdiv/cnt_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000     0.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=22, routed)          0.822     1.980    Inst_system_clocks/clkdiv/clk
    SLICE_X47Y82         FDCE                                         r  Inst_system_clocks/clkdiv/cnt_reg[0]/C
                         clock pessimism             -0.498     1.481    
    SLICE_X47Y82         FDCE (Remov_fdce_C_CLR)     -0.092     1.389    Inst_system_clocks/clkdiv/cnt_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.389    
                         arrival time                           2.482    
  -------------------------------------------------------------------
                         slack                                  1.092    

Slack (MET) :             1.092ns  (arrival time - required time)
  Source:                 Inst_system_clocks/clkdiv/reset_gen/CLK
                            (rising edge-triggered cell SRL16E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Inst_system_clocks/clkdiv/cnt_reg[1]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.011ns  (logic 0.535ns (52.893%)  route 0.476ns (47.107%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.980ns
    Source Clock Delay      (SCD):    1.470ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000     0.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=22, routed)          0.557     1.470    Inst_system_clocks/clkdiv/clk
    SLICE_X46Y87         SRL16E                                       r  Inst_system_clocks/clkdiv/reset_gen/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y87         SRL16E (Prop_srl16e_CLK_Q)
                                                      0.490     1.960 r  Inst_system_clocks/clkdiv/reset_gen/Q
                         net (fo=2, routed)           0.234     2.194    Inst_system_clocks/clkdiv/rst_b
    SLICE_X46Y85         LUT1 (Prop_lut1_I0_O)        0.045     2.239 f  Inst_system_clocks/clkdiv/cnt[0]_i_2/O
                         net (fo=17, routed)          0.243     2.482    Inst_system_clocks/clkdiv/clear
    SLICE_X47Y82         FDCE                                         f  Inst_system_clocks/clkdiv/cnt_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000     0.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=22, routed)          0.822     1.980    Inst_system_clocks/clkdiv/clk
    SLICE_X47Y82         FDCE                                         r  Inst_system_clocks/clkdiv/cnt_reg[1]/C
                         clock pessimism             -0.498     1.481    
    SLICE_X47Y82         FDCE (Remov_fdce_C_CLR)     -0.092     1.389    Inst_system_clocks/clkdiv/cnt_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.389    
                         arrival time                           2.482    
  -------------------------------------------------------------------
                         slack                                  1.092    





