{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1617732870514 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1617732870533 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Apr 06 20:14:30 2021 " "Processing started: Tue Apr 06 20:14:30 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1617732870533 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1617732870533 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Crono -c Crono " "Command: quartus_map --read_settings_files=on --write_settings_files=off Crono -c Crono" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1617732870543 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1617732871455 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1617732871456 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bcdto7seg.vhd 3 1 " "Found 3 design units, including 1 entities, in source file bcdto7seg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 bcdto7seg-main " "Found design unit 1: bcdto7seg-main" {  } { { "bcdto7seg.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_MAX10/Tarea_5/bcdto7seg.vhd" 8 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1617732880886 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 bcdto7seg_package " "Found design unit 2: bcdto7seg_package" {  } { { "bcdto7seg.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_MAX10/Tarea_5/bcdto7seg.vhd" 29 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1617732880886 ""} { "Info" "ISGN_ENTITY_NAME" "1 bcdto7seg " "Found entity 1: bcdto7seg" {  } { { "bcdto7seg.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_MAX10/Tarea_5/bcdto7seg.vhd" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1617732880886 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1617732880886 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clk_div.vhd 3 1 " "Found 3 design units, including 1 entities, in source file clk_div.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 clk_div-behavioral " "Found design unit 1: clk_div-behavioral" {  } { { "clk_div.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_MAX10/Tarea_5/clk_div.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1617732880897 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 clk_div_package " "Found design unit 2: clk_div_package" {  } { { "clk_div.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_MAX10/Tarea_5/clk_div.vhd" 30 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1617732880897 ""} { "Info" "ISGN_ENTITY_NAME" "1 clk_div " "Found entity 1: clk_div" {  } { { "clk_div.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_MAX10/Tarea_5/clk_div.vhd" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1617732880897 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1617732880897 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "crono.vhd 2 1 " "Found 2 design units, including 1 entities, in source file crono.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 crono-behavioral " "Found design unit 1: crono-behavioral" {  } { { "crono.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_MAX10/Tarea_5/crono.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1617732880901 ""} { "Info" "ISGN_ENTITY_NAME" "1 crono " "Found entity 1: crono" {  } { { "crono.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_MAX10/Tarea_5/crono.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1617732880901 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1617732880901 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modxx.vhd 3 1 " "Found 3 design units, including 1 entities, in source file modxx.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 modxx-behavior " "Found design unit 1: modxx-behavior" {  } { { "modxx.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_MAX10/Tarea_5/modxx.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1617732880905 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 modxx_package " "Found design unit 2: modxx_package" {  } { { "modxx.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_MAX10/Tarea_5/modxx.vhd" 38 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1617732880905 ""} { "Info" "ISGN_ENTITY_NAME" "1 modxx " "Found entity 1: modxx" {  } { { "modxx.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_MAX10/Tarea_5/modxx.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1617732880905 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1617732880905 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "crono " "Elaborating entity \"crono\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1617732881007 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clk_div clk_div:DIV " "Elaborating entity \"clk_div\" for hierarchy \"clk_div:DIV\"" {  } { { "crono.vhd" "DIV" { Text "D:/Programas/intelFPGA_lite/Projects_MAX10/Tarea_5/crono.vhd" 18 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1617732881276 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "modxx modxx:MOD10_0 " "Elaborating entity \"modxx\" for hierarchy \"modxx:MOD10_0\"" {  } { { "crono.vhd" "MOD10_0" { Text "D:/Programas/intelFPGA_lite/Projects_MAX10/Tarea_5/crono.vhd" 20 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1617732881314 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "tc modxx.vhd(28) " "VHDL Process Statement warning at modxx.vhd(28): signal \"tc\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "modxx.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_MAX10/Tarea_5/modxx.vhd" 28 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1617732881315 "|crono|modxx:MOD10_0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bcdto7seg bcdto7seg:SEG7_0 " "Elaborating entity \"bcdto7seg\" for hierarchy \"bcdto7seg:SEG7_0\"" {  } { { "crono.vhd" "SEG7_0" { Text "D:/Programas/intelFPGA_lite/Projects_MAX10/Tarea_5/crono.vhd" 21 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1617732881348 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "modxx modxx:MOD10_3 " "Elaborating entity \"modxx\" for hierarchy \"modxx:MOD10_3\"" {  } { { "crono.vhd" "MOD10_3" { Text "D:/Programas/intelFPGA_lite/Projects_MAX10/Tarea_5/crono.vhd" 29 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1617732881390 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "tc modxx.vhd(28) " "VHDL Process Statement warning at modxx.vhd(28): signal \"tc\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "modxx.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_MAX10/Tarea_5/modxx.vhd" 28 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1617732881391 "|crono|modxx:MOD10_3"}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1617732882967 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1617732884387 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1617732884387 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "153 " "Implemented 153 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "3 " "Implemented 3 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1617732885169 ""} { "Info" "ICUT_CUT_TM_OPINS" "42 " "Implemented 42 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1617732885169 ""} { "Info" "ICUT_CUT_TM_LCELLS" "108 " "Implemented 108 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1617732885169 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1617732885169 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 3 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 3 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4802 " "Peak virtual memory: 4802 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1617732885212 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Apr 06 20:14:45 2021 " "Processing ended: Tue Apr 06 20:14:45 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1617732885212 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:15 " "Elapsed time: 00:00:15" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1617732885212 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:22 " "Total CPU time (on all processors): 00:00:22" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1617732885212 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1617732885212 ""}
