============================================================
  Generated by:           Genus(TM) Synthesis Solution 22.17-s071_1
  Generated on:           May 06 2025  04:19:14 pm
  Module:                 RISC_CPU
  Operating conditions:   slow 
  Interconnect mode:      global
  Area mode:              physical library
============================================================


Path 1: MET (1 ps) Setup Check with Pin ir_reg_out_reg[0]/CK->D
          Group: clk
     Startpoint: (R) ir_reg_out_reg[7]/CK
          Clock: (R) clk
       Endpoint: (R) ir_reg_out_reg[0]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    5000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    5000            0     
                                              
             Setup:-     144                  
     Required Time:=    4856                  
      Launch Clock:-       0                  
         Data Path:-    4854                  
             Slack:=       1                  

#----------------------------------------------------------------------------------------------
#    Timing Point      Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                            (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------
  ir_reg_out_reg[7]/CK -       -      R     (arrival)    289    -     0     0       0    (-,-) 
  ir_reg_out_reg[7]/Q  -       CK->Q  F     DFFQX2         8 25.1   222   338     338    (-,-) 
  alu/g4332/Y          -       A->Y   R     INVX3          3 12.3   104   113     451    (-,-) 
  alu/g3324__2346/Y    -       B->Y   R     OR2X4         10 29.9   129   155     606    (-,-) 
  alu/g4295/Y          -       AN->Y  R     NOR2BX4        7 23.5   207   248     855    (-,-) 
  alu/g3301__6783/Y    -       A0->Y  F     OAI21X2        1  8.6   187   183    1038    (-,-) 
  alu/g3295__2398/Y    -       A->Y   R     NAND2X6        2 14.8    90    93    1130    (-,-) 
  bus_g4__5477/Y       -       A->Y   R     TBUFX20        8 48.6    59   136    1267    (-,-) 
  alu/g3643__2346/Y    -       B->Y   F     NAND2BX2       2  9.7   186   120    1387    (-,-) 
  alu/g3635__7482/Y    -       A->Y   R     NAND2X4        3  9.3    79    93    1480    (-,-) 
  alu/g3621__1617/Y    -       A->Y   F     XNOR2X2        2  8.7   108   246    1726    (-,-) 
  alu/g3612__6260/Y    -       C->Y   R     NOR3X1         1  4.8   269   169    1895    (-,-) 
  alu/g3600__4733/Y    -       A0N->Y R     AOI2BB1X4      1  5.5    75   195    2090    (-,-) 
  alu/g3599__7482/Y    -       B->Y   F     NOR2X2         3  9.9   104    80    2170    (-,-) 
  alu/g3595__1881/Y    -       B->Y   F     OR2X2          5 14.4   148   201    2371    (-,-) 
  alu/g3590__5122/Y    -       AN->Y  F     NAND2BX1       1  4.5   176   185    2556    (-,-) 
  alu/g3588__2802/Y    -       B->Y   F     AND2X1         2  7.2   133   170    2726    (-,-) 
  alu/g3586__1617/Y    -       A->Y   R     XNOR2X1        1  4.5    95   247    2973    (-,-) 
  alu/g3585__3680/Y    -       A->Y   R     MX2X1          1  4.8    97   190    3163    (-,-) 
  alu/g3584__6783/Y    -       B->Y   F     MXI2X1         1  4.8   206   152    3315    (-,-) 
  alu/g3583__5526/Y    -       A2->Y  R     OAI31X1        1  4.5   271   207    3522    (-,-) 
  alu/g3582__8428/Y    -       C->Y   R     MX3X1          2  8.2   162   271    3793    (-,-) 
  bus_g10__2346/Y      -       A->Y   R     TBUFX3         8 28.6   156   208    4001    (-,-) 
  drc_bufs2966/Y       -       A->Y   F     INVX2          4 12.7   138   143    4144    (-,-) 
  drc_bufs2862/Y       -       A->Y   R     INVX1          8 22.0   333   215    4359    (-,-) 
  g2739__9315/Y        -       A->Y   F     MXI2XL         1  4.8   345   298    4657    (-,-) 
  g2697__6417/Y        -       B->Y   R     NOR2X1         1  4.6   193   197    4854    (-,-) 
  ir_reg_out_reg[0]/D  -       -      R     DFFHQX1        1    -     -     0    4854    (-,-) 
#----------------------------------------------------------------------------------------------



Path 2: MET (282 ps) Setup Check with Pin memory_mem_reg[22][0]/CK->SI
          Group: clk
     Startpoint: (R) ir_reg_out_reg[7]/CK
          Clock: (R) clk
       Endpoint: (R) memory_mem_reg[22][0]/SI
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    5000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    5000            0     
                                              
             Setup:-     340                  
     Required Time:=    4660                  
      Launch Clock:-       0                  
         Data Path:-    4378                  
             Slack:=     282                  

#--------------------------------------------------------------------------------------------------
#      Timing Point        Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------
  ir_reg_out_reg[7]/CK     -       -      R     (arrival)    289    -     0     0       0    (-,-) 
  ir_reg_out_reg[7]/Q      -       CK->Q  F     DFFQX2         8 25.1   222   338     338    (-,-) 
  alu/g4332/Y              -       A->Y   R     INVX3          3 12.3   104   113     451    (-,-) 
  alu/g3324__2346/Y        -       B->Y   R     OR2X4         10 29.9   129   155     606    (-,-) 
  alu/g4295/Y              -       AN->Y  R     NOR2BX4        7 23.5   207   248     855    (-,-) 
  alu/g3301__6783/Y        -       A0->Y  F     OAI21X2        1  8.6   187   183    1038    (-,-) 
  alu/g3295__2398/Y        -       A->Y   R     NAND2X6        2 14.8    90    93    1130    (-,-) 
  bus_g4__5477/Y           -       A->Y   R     TBUFX20        8 48.6    59   136    1267    (-,-) 
  alu/g3643__2346/Y        -       B->Y   F     NAND2BX2       2  9.7   186   120    1387    (-,-) 
  alu/g3635__7482/Y        -       A->Y   R     NAND2X4        3  9.3    79    93    1480    (-,-) 
  alu/g3621__1617/Y        -       A->Y   F     XNOR2X2        2  8.7   108   246    1726    (-,-) 
  alu/g3612__6260/Y        -       C->Y   R     NOR3X1         1  4.8   269   169    1895    (-,-) 
  alu/g3600__4733/Y        -       A0N->Y R     AOI2BB1X4      1  5.5    75   195    2090    (-,-) 
  alu/g3599__7482/Y        -       B->Y   F     NOR2X2         3  9.9   104    80    2170    (-,-) 
  alu/g3595__1881/Y        -       B->Y   F     OR2X2          5 14.4   148   201    2371    (-,-) 
  alu/g3590__5122/Y        -       AN->Y  F     NAND2BX1       1  4.5   176   185    2556    (-,-) 
  alu/g3588__2802/Y        -       B->Y   F     AND2X1         2  7.2   133   170    2726    (-,-) 
  alu/g3586__1617/Y        -       A->Y   R     XNOR2X1        1  4.5    95   247    2973    (-,-) 
  alu/g3585__3680/Y        -       A->Y   R     MX2X1          1  4.8    97   190    3163    (-,-) 
  alu/g3584__6783/Y        -       B->Y   F     MXI2X1         1  4.8   206   152    3315    (-,-) 
  alu/g3583__5526/Y        -       A2->Y  R     OAI31X1        1  4.5   271   207    3522    (-,-) 
  alu/g3582__8428/Y        -       C->Y   R     MX3X1          2  8.2   162   271    3793    (-,-) 
  bus_g10__2346/Y          -       A->Y   R     TBUFX3         8 28.6   156   208    4001    (-,-) 
  drc_bufs2966/Y           -       A->Y   F     INVX2          4 12.7   138   143    4144    (-,-) 
  drc_bufs2896/Y           -       A->Y   R     INVX1          9 24.6   371   234    4378    (-,-) 
  memory_mem_reg[22][0]/SI -       -      R     SDFFQX1        9    -     -     0    4378    (-,-) 
#--------------------------------------------------------------------------------------------------



Path 3: MET (282 ps) Setup Check with Pin memory_mem_reg[18][0]/CK->SI
          Group: clk
     Startpoint: (R) ir_reg_out_reg[7]/CK
          Clock: (R) clk
       Endpoint: (R) memory_mem_reg[18][0]/SI
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    5000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    5000            0     
                                              
             Setup:-     340                  
     Required Time:=    4660                  
      Launch Clock:-       0                  
         Data Path:-    4378                  
             Slack:=     282                  

#--------------------------------------------------------------------------------------------------
#      Timing Point        Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------
  ir_reg_out_reg[7]/CK     -       -      R     (arrival)    289    -     0     0       0    (-,-) 
  ir_reg_out_reg[7]/Q      -       CK->Q  F     DFFQX2         8 25.1   222   338     338    (-,-) 
  alu/g4332/Y              -       A->Y   R     INVX3          3 12.3   104   113     451    (-,-) 
  alu/g3324__2346/Y        -       B->Y   R     OR2X4         10 29.9   129   155     606    (-,-) 
  alu/g4295/Y              -       AN->Y  R     NOR2BX4        7 23.5   207   248     855    (-,-) 
  alu/g3301__6783/Y        -       A0->Y  F     OAI21X2        1  8.6   187   183    1038    (-,-) 
  alu/g3295__2398/Y        -       A->Y   R     NAND2X6        2 14.8    90    93    1130    (-,-) 
  bus_g4__5477/Y           -       A->Y   R     TBUFX20        8 48.6    59   136    1267    (-,-) 
  alu/g3643__2346/Y        -       B->Y   F     NAND2BX2       2  9.7   186   120    1387    (-,-) 
  alu/g3635__7482/Y        -       A->Y   R     NAND2X4        3  9.3    79    93    1480    (-,-) 
  alu/g3621__1617/Y        -       A->Y   F     XNOR2X2        2  8.7   108   246    1726    (-,-) 
  alu/g3612__6260/Y        -       C->Y   R     NOR3X1         1  4.8   269   169    1895    (-,-) 
  alu/g3600__4733/Y        -       A0N->Y R     AOI2BB1X4      1  5.5    75   195    2090    (-,-) 
  alu/g3599__7482/Y        -       B->Y   F     NOR2X2         3  9.9   104    80    2170    (-,-) 
  alu/g3595__1881/Y        -       B->Y   F     OR2X2          5 14.4   148   201    2371    (-,-) 
  alu/g3590__5122/Y        -       AN->Y  F     NAND2BX1       1  4.5   176   185    2556    (-,-) 
  alu/g3588__2802/Y        -       B->Y   F     AND2X1         2  7.2   133   170    2726    (-,-) 
  alu/g3586__1617/Y        -       A->Y   R     XNOR2X1        1  4.5    95   247    2973    (-,-) 
  alu/g3585__3680/Y        -       A->Y   R     MX2X1          1  4.8    97   190    3163    (-,-) 
  alu/g3584__6783/Y        -       B->Y   F     MXI2X1         1  4.8   206   152    3315    (-,-) 
  alu/g3583__5526/Y        -       A2->Y  R     OAI31X1        1  4.5   271   207    3522    (-,-) 
  alu/g3582__8428/Y        -       C->Y   R     MX3X1          2  8.2   162   271    3793    (-,-) 
  bus_g10__2346/Y          -       A->Y   R     TBUFX3         8 28.6   156   208    4001    (-,-) 
  drc_bufs2966/Y           -       A->Y   F     INVX2          4 12.7   138   143    4144    (-,-) 
  drc_bufs2896/Y           -       A->Y   R     INVX1          9 24.6   371   234    4378    (-,-) 
  memory_mem_reg[18][0]/SI -       -      R     SDFFQX1        9    -     -     0    4378    (-,-) 
#--------------------------------------------------------------------------------------------------



Path 4: MET (282 ps) Setup Check with Pin memory_mem_reg[7][0]/CK->SI
          Group: clk
     Startpoint: (R) ir_reg_out_reg[7]/CK
          Clock: (R) clk
       Endpoint: (R) memory_mem_reg[7][0]/SI
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    5000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    5000            0     
                                              
             Setup:-     340                  
     Required Time:=    4660                  
      Launch Clock:-       0                  
         Data Path:-    4378                  
             Slack:=     282                  

#-------------------------------------------------------------------------------------------------
#      Timing Point       Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                               (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------
  ir_reg_out_reg[7]/CK    -       -      R     (arrival)    289    -     0     0       0    (-,-) 
  ir_reg_out_reg[7]/Q     -       CK->Q  F     DFFQX2         8 25.1   222   338     338    (-,-) 
  alu/g4332/Y             -       A->Y   R     INVX3          3 12.3   104   113     451    (-,-) 
  alu/g3324__2346/Y       -       B->Y   R     OR2X4         10 29.9   129   155     606    (-,-) 
  alu/g4295/Y             -       AN->Y  R     NOR2BX4        7 23.5   207   248     855    (-,-) 
  alu/g3301__6783/Y       -       A0->Y  F     OAI21X2        1  8.6   187   183    1038    (-,-) 
  alu/g3295__2398/Y       -       A->Y   R     NAND2X6        2 14.8    90    93    1130    (-,-) 
  bus_g4__5477/Y          -       A->Y   R     TBUFX20        8 48.6    59   136    1267    (-,-) 
  alu/g3643__2346/Y       -       B->Y   F     NAND2BX2       2  9.7   186   120    1387    (-,-) 
  alu/g3635__7482/Y       -       A->Y   R     NAND2X4        3  9.3    79    93    1480    (-,-) 
  alu/g3621__1617/Y       -       A->Y   F     XNOR2X2        2  8.7   108   246    1726    (-,-) 
  alu/g3612__6260/Y       -       C->Y   R     NOR3X1         1  4.8   269   169    1895    (-,-) 
  alu/g3600__4733/Y       -       A0N->Y R     AOI2BB1X4      1  5.5    75   195    2090    (-,-) 
  alu/g3599__7482/Y       -       B->Y   F     NOR2X2         3  9.9   104    80    2170    (-,-) 
  alu/g3595__1881/Y       -       B->Y   F     OR2X2          5 14.4   148   201    2371    (-,-) 
  alu/g3590__5122/Y       -       AN->Y  F     NAND2BX1       1  4.5   176   185    2556    (-,-) 
  alu/g3588__2802/Y       -       B->Y   F     AND2X1         2  7.2   133   170    2726    (-,-) 
  alu/g3586__1617/Y       -       A->Y   R     XNOR2X1        1  4.5    95   247    2973    (-,-) 
  alu/g3585__3680/Y       -       A->Y   R     MX2X1          1  4.8    97   190    3163    (-,-) 
  alu/g3584__6783/Y       -       B->Y   F     MXI2X1         1  4.8   206   152    3315    (-,-) 
  alu/g3583__5526/Y       -       A2->Y  R     OAI31X1        1  4.5   271   207    3522    (-,-) 
  alu/g3582__8428/Y       -       C->Y   R     MX3X1          2  8.2   162   271    3793    (-,-) 
  bus_g10__2346/Y         -       A->Y   R     TBUFX3         8 28.6   156   208    4001    (-,-) 
  drc_bufs2966/Y          -       A->Y   F     INVX2          4 12.7   138   143    4144    (-,-) 
  drc_bufs2896/Y          -       A->Y   R     INVX1          9 24.6   371   234    4378    (-,-) 
  memory_mem_reg[7][0]/SI -       -      R     SDFFQX1        9    -     -     0    4378    (-,-) 
#-------------------------------------------------------------------------------------------------



Path 5: MET (286 ps) Setup Check with Pin memory_mem_reg[28][0]/CK->D
          Group: clk
     Startpoint: (R) ir_reg_out_reg[7]/CK
          Clock: (R) clk
       Endpoint: (R) memory_mem_reg[28][0]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    5000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    5000            0     
                                              
             Setup:-     336                  
     Required Time:=    4664                  
      Launch Clock:-       0                  
         Data Path:-    4378                  
             Slack:=     286                  

#-------------------------------------------------------------------------------------------------
#      Timing Point       Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                               (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------
  ir_reg_out_reg[7]/CK    -       -      R     (arrival)    289    -     0     0       0    (-,-) 
  ir_reg_out_reg[7]/Q     -       CK->Q  F     DFFQX2         8 25.1   222   338     338    (-,-) 
  alu/g4332/Y             -       A->Y   R     INVX3          3 12.3   104   113     451    (-,-) 
  alu/g3324__2346/Y       -       B->Y   R     OR2X4         10 29.9   129   155     606    (-,-) 
  alu/g4295/Y             -       AN->Y  R     NOR2BX4        7 23.5   207   248     855    (-,-) 
  alu/g3301__6783/Y       -       A0->Y  F     OAI21X2        1  8.6   187   183    1038    (-,-) 
  alu/g3295__2398/Y       -       A->Y   R     NAND2X6        2 14.8    90    93    1130    (-,-) 
  bus_g4__5477/Y          -       A->Y   R     TBUFX20        8 48.6    59   136    1267    (-,-) 
  alu/g3643__2346/Y       -       B->Y   F     NAND2BX2       2  9.7   186   120    1387    (-,-) 
  alu/g3635__7482/Y       -       A->Y   R     NAND2X4        3  9.3    79    93    1480    (-,-) 
  alu/g3621__1617/Y       -       A->Y   F     XNOR2X2        2  8.7   108   246    1726    (-,-) 
  alu/g3612__6260/Y       -       C->Y   R     NOR3X1         1  4.8   269   169    1895    (-,-) 
  alu/g3600__4733/Y       -       A0N->Y R     AOI2BB1X4      1  5.5    75   195    2090    (-,-) 
  alu/g3599__7482/Y       -       B->Y   F     NOR2X2         3  9.9   104    80    2170    (-,-) 
  alu/g3595__1881/Y       -       B->Y   F     OR2X2          5 14.4   148   201    2371    (-,-) 
  alu/g3590__5122/Y       -       AN->Y  F     NAND2BX1       1  4.5   176   185    2556    (-,-) 
  alu/g3588__2802/Y       -       B->Y   F     AND2X1         2  7.2   133   170    2726    (-,-) 
  alu/g3586__1617/Y       -       A->Y   R     XNOR2X1        1  4.5    95   247    2973    (-,-) 
  alu/g3585__3680/Y       -       A->Y   R     MX2X1          1  4.8    97   190    3163    (-,-) 
  alu/g3584__6783/Y       -       B->Y   F     MXI2X1         1  4.8   206   152    3315    (-,-) 
  alu/g3583__5526/Y       -       A2->Y  R     OAI31X1        1  4.5   271   207    3522    (-,-) 
  alu/g3582__8428/Y       -       C->Y   R     MX3X1          2  8.2   162   271    3793    (-,-) 
  bus_g10__2346/Y         -       A->Y   R     TBUFX3         8 28.6   156   208    4001    (-,-) 
  drc_bufs2966/Y          -       A->Y   F     INVX2          4 12.7   138   143    4144    (-,-) 
  drc_bufs2896/Y          -       A->Y   R     INVX1          9 24.6   371   234    4378    (-,-) 
  memory_mem_reg[28][0]/D -       -      R     SDFFQX1        9    -     -     0    4378    (-,-) 
#-------------------------------------------------------------------------------------------------



Path 6: MET (286 ps) Setup Check with Pin memory_mem_reg[24][0]/CK->D
          Group: clk
     Startpoint: (R) ir_reg_out_reg[7]/CK
          Clock: (R) clk
       Endpoint: (R) memory_mem_reg[24][0]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    5000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    5000            0     
                                              
             Setup:-     336                  
     Required Time:=    4664                  
      Launch Clock:-       0                  
         Data Path:-    4378                  
             Slack:=     286                  

#-------------------------------------------------------------------------------------------------
#      Timing Point       Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                               (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------
  ir_reg_out_reg[7]/CK    -       -      R     (arrival)    289    -     0     0       0    (-,-) 
  ir_reg_out_reg[7]/Q     -       CK->Q  F     DFFQX2         8 25.1   222   338     338    (-,-) 
  alu/g4332/Y             -       A->Y   R     INVX3          3 12.3   104   113     451    (-,-) 
  alu/g3324__2346/Y       -       B->Y   R     OR2X4         10 29.9   129   155     606    (-,-) 
  alu/g4295/Y             -       AN->Y  R     NOR2BX4        7 23.5   207   248     855    (-,-) 
  alu/g3301__6783/Y       -       A0->Y  F     OAI21X2        1  8.6   187   183    1038    (-,-) 
  alu/g3295__2398/Y       -       A->Y   R     NAND2X6        2 14.8    90    93    1130    (-,-) 
  bus_g4__5477/Y          -       A->Y   R     TBUFX20        8 48.6    59   136    1267    (-,-) 
  alu/g3643__2346/Y       -       B->Y   F     NAND2BX2       2  9.7   186   120    1387    (-,-) 
  alu/g3635__7482/Y       -       A->Y   R     NAND2X4        3  9.3    79    93    1480    (-,-) 
  alu/g3621__1617/Y       -       A->Y   F     XNOR2X2        2  8.7   108   246    1726    (-,-) 
  alu/g3612__6260/Y       -       C->Y   R     NOR3X1         1  4.8   269   169    1895    (-,-) 
  alu/g3600__4733/Y       -       A0N->Y R     AOI2BB1X4      1  5.5    75   195    2090    (-,-) 
  alu/g3599__7482/Y       -       B->Y   F     NOR2X2         3  9.9   104    80    2170    (-,-) 
  alu/g3595__1881/Y       -       B->Y   F     OR2X2          5 14.4   148   201    2371    (-,-) 
  alu/g3590__5122/Y       -       AN->Y  F     NAND2BX1       1  4.5   176   185    2556    (-,-) 
  alu/g3588__2802/Y       -       B->Y   F     AND2X1         2  7.2   133   170    2726    (-,-) 
  alu/g3586__1617/Y       -       A->Y   R     XNOR2X1        1  4.5    95   247    2973    (-,-) 
  alu/g3585__3680/Y       -       A->Y   R     MX2X1          1  4.8    97   190    3163    (-,-) 
  alu/g3584__6783/Y       -       B->Y   F     MXI2X1         1  4.8   206   152    3315    (-,-) 
  alu/g3583__5526/Y       -       A2->Y  R     OAI31X1        1  4.5   271   207    3522    (-,-) 
  alu/g3582__8428/Y       -       C->Y   R     MX3X1          2  8.2   162   271    3793    (-,-) 
  bus_g10__2346/Y         -       A->Y   R     TBUFX3         8 28.6   156   208    4001    (-,-) 
  drc_bufs2966/Y          -       A->Y   F     INVX2          4 12.7   138   143    4144    (-,-) 
  drc_bufs2896/Y          -       A->Y   R     INVX1          9 24.6   371   234    4378    (-,-) 
  memory_mem_reg[24][0]/D -       -      R     SDFFQX1        9    -     -     0    4378    (-,-) 
#-------------------------------------------------------------------------------------------------



Path 7: MET (286 ps) Setup Check with Pin memory_mem_reg[23][0]/CK->D
          Group: clk
     Startpoint: (R) ir_reg_out_reg[7]/CK
          Clock: (R) clk
       Endpoint: (R) memory_mem_reg[23][0]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    5000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    5000            0     
                                              
             Setup:-     336                  
     Required Time:=    4664                  
      Launch Clock:-       0                  
         Data Path:-    4378                  
             Slack:=     286                  

#-------------------------------------------------------------------------------------------------
#      Timing Point       Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                               (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------
  ir_reg_out_reg[7]/CK    -       -      R     (arrival)    289    -     0     0       0    (-,-) 
  ir_reg_out_reg[7]/Q     -       CK->Q  F     DFFQX2         8 25.1   222   338     338    (-,-) 
  alu/g4332/Y             -       A->Y   R     INVX3          3 12.3   104   113     451    (-,-) 
  alu/g3324__2346/Y       -       B->Y   R     OR2X4         10 29.9   129   155     606    (-,-) 
  alu/g4295/Y             -       AN->Y  R     NOR2BX4        7 23.5   207   248     855    (-,-) 
  alu/g3301__6783/Y       -       A0->Y  F     OAI21X2        1  8.6   187   183    1038    (-,-) 
  alu/g3295__2398/Y       -       A->Y   R     NAND2X6        2 14.8    90    93    1130    (-,-) 
  bus_g4__5477/Y          -       A->Y   R     TBUFX20        8 48.6    59   136    1267    (-,-) 
  alu/g3643__2346/Y       -       B->Y   F     NAND2BX2       2  9.7   186   120    1387    (-,-) 
  alu/g3635__7482/Y       -       A->Y   R     NAND2X4        3  9.3    79    93    1480    (-,-) 
  alu/g3621__1617/Y       -       A->Y   F     XNOR2X2        2  8.7   108   246    1726    (-,-) 
  alu/g3612__6260/Y       -       C->Y   R     NOR3X1         1  4.8   269   169    1895    (-,-) 
  alu/g3600__4733/Y       -       A0N->Y R     AOI2BB1X4      1  5.5    75   195    2090    (-,-) 
  alu/g3599__7482/Y       -       B->Y   F     NOR2X2         3  9.9   104    80    2170    (-,-) 
  alu/g3595__1881/Y       -       B->Y   F     OR2X2          5 14.4   148   201    2371    (-,-) 
  alu/g3590__5122/Y       -       AN->Y  F     NAND2BX1       1  4.5   176   185    2556    (-,-) 
  alu/g3588__2802/Y       -       B->Y   F     AND2X1         2  7.2   133   170    2726    (-,-) 
  alu/g3586__1617/Y       -       A->Y   R     XNOR2X1        1  4.5    95   247    2973    (-,-) 
  alu/g3585__3680/Y       -       A->Y   R     MX2X1          1  4.8    97   190    3163    (-,-) 
  alu/g3584__6783/Y       -       B->Y   F     MXI2X1         1  4.8   206   152    3315    (-,-) 
  alu/g3583__5526/Y       -       A2->Y  R     OAI31X1        1  4.5   271   207    3522    (-,-) 
  alu/g3582__8428/Y       -       C->Y   R     MX3X1          2  8.2   162   271    3793    (-,-) 
  bus_g10__2346/Y         -       A->Y   R     TBUFX3         8 28.6   156   208    4001    (-,-) 
  drc_bufs2966/Y          -       A->Y   F     INVX2          4 12.7   138   143    4144    (-,-) 
  drc_bufs2896/Y          -       A->Y   R     INVX1          9 24.6   371   234    4378    (-,-) 
  memory_mem_reg[23][0]/D -       -      R     SDFFQX1        9    -     -     0    4378    (-,-) 
#-------------------------------------------------------------------------------------------------



Path 8: MET (286 ps) Setup Check with Pin memory_mem_reg[17][0]/CK->D
          Group: clk
     Startpoint: (R) ir_reg_out_reg[7]/CK
          Clock: (R) clk
       Endpoint: (R) memory_mem_reg[17][0]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    5000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    5000            0     
                                              
             Setup:-     336                  
     Required Time:=    4664                  
      Launch Clock:-       0                  
         Data Path:-    4378                  
             Slack:=     286                  

#-------------------------------------------------------------------------------------------------
#      Timing Point       Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                               (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------
  ir_reg_out_reg[7]/CK    -       -      R     (arrival)    289    -     0     0       0    (-,-) 
  ir_reg_out_reg[7]/Q     -       CK->Q  F     DFFQX2         8 25.1   222   338     338    (-,-) 
  alu/g4332/Y             -       A->Y   R     INVX3          3 12.3   104   113     451    (-,-) 
  alu/g3324__2346/Y       -       B->Y   R     OR2X4         10 29.9   129   155     606    (-,-) 
  alu/g4295/Y             -       AN->Y  R     NOR2BX4        7 23.5   207   248     855    (-,-) 
  alu/g3301__6783/Y       -       A0->Y  F     OAI21X2        1  8.6   187   183    1038    (-,-) 
  alu/g3295__2398/Y       -       A->Y   R     NAND2X6        2 14.8    90    93    1130    (-,-) 
  bus_g4__5477/Y          -       A->Y   R     TBUFX20        8 48.6    59   136    1267    (-,-) 
  alu/g3643__2346/Y       -       B->Y   F     NAND2BX2       2  9.7   186   120    1387    (-,-) 
  alu/g3635__7482/Y       -       A->Y   R     NAND2X4        3  9.3    79    93    1480    (-,-) 
  alu/g3621__1617/Y       -       A->Y   F     XNOR2X2        2  8.7   108   246    1726    (-,-) 
  alu/g3612__6260/Y       -       C->Y   R     NOR3X1         1  4.8   269   169    1895    (-,-) 
  alu/g3600__4733/Y       -       A0N->Y R     AOI2BB1X4      1  5.5    75   195    2090    (-,-) 
  alu/g3599__7482/Y       -       B->Y   F     NOR2X2         3  9.9   104    80    2170    (-,-) 
  alu/g3595__1881/Y       -       B->Y   F     OR2X2          5 14.4   148   201    2371    (-,-) 
  alu/g3590__5122/Y       -       AN->Y  F     NAND2BX1       1  4.5   176   185    2556    (-,-) 
  alu/g3588__2802/Y       -       B->Y   F     AND2X1         2  7.2   133   170    2726    (-,-) 
  alu/g3586__1617/Y       -       A->Y   R     XNOR2X1        1  4.5    95   247    2973    (-,-) 
  alu/g3585__3680/Y       -       A->Y   R     MX2X1          1  4.8    97   190    3163    (-,-) 
  alu/g3584__6783/Y       -       B->Y   F     MXI2X1         1  4.8   206   152    3315    (-,-) 
  alu/g3583__5526/Y       -       A2->Y  R     OAI31X1        1  4.5   271   207    3522    (-,-) 
  alu/g3582__8428/Y       -       C->Y   R     MX3X1          2  8.2   162   271    3793    (-,-) 
  bus_g10__2346/Y         -       A->Y   R     TBUFX3         8 28.6   156   208    4001    (-,-) 
  drc_bufs2966/Y          -       A->Y   F     INVX2          4 12.7   138   143    4144    (-,-) 
  drc_bufs2896/Y          -       A->Y   R     INVX1          9 24.6   371   234    4378    (-,-) 
  memory_mem_reg[17][0]/D -       -      R     SDFFQX1        9    -     -     0    4378    (-,-) 
#-------------------------------------------------------------------------------------------------



Path 9: MET (286 ps) Setup Check with Pin memory_mem_reg[8][0]/CK->D
          Group: clk
     Startpoint: (R) ir_reg_out_reg[7]/CK
          Clock: (R) clk
       Endpoint: (R) memory_mem_reg[8][0]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    5000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    5000            0     
                                              
             Setup:-     336                  
     Required Time:=    4664                  
      Launch Clock:-       0                  
         Data Path:-    4378                  
             Slack:=     286                  

#------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  ir_reg_out_reg[7]/CK   -       -      R     (arrival)    289    -     0     0       0    (-,-) 
  ir_reg_out_reg[7]/Q    -       CK->Q  F     DFFQX2         8 25.1   222   338     338    (-,-) 
  alu/g4332/Y            -       A->Y   R     INVX3          3 12.3   104   113     451    (-,-) 
  alu/g3324__2346/Y      -       B->Y   R     OR2X4         10 29.9   129   155     606    (-,-) 
  alu/g4295/Y            -       AN->Y  R     NOR2BX4        7 23.5   207   248     855    (-,-) 
  alu/g3301__6783/Y      -       A0->Y  F     OAI21X2        1  8.6   187   183    1038    (-,-) 
  alu/g3295__2398/Y      -       A->Y   R     NAND2X6        2 14.8    90    93    1130    (-,-) 
  bus_g4__5477/Y         -       A->Y   R     TBUFX20        8 48.6    59   136    1267    (-,-) 
  alu/g3643__2346/Y      -       B->Y   F     NAND2BX2       2  9.7   186   120    1387    (-,-) 
  alu/g3635__7482/Y      -       A->Y   R     NAND2X4        3  9.3    79    93    1480    (-,-) 
  alu/g3621__1617/Y      -       A->Y   F     XNOR2X2        2  8.7   108   246    1726    (-,-) 
  alu/g3612__6260/Y      -       C->Y   R     NOR3X1         1  4.8   269   169    1895    (-,-) 
  alu/g3600__4733/Y      -       A0N->Y R     AOI2BB1X4      1  5.5    75   195    2090    (-,-) 
  alu/g3599__7482/Y      -       B->Y   F     NOR2X2         3  9.9   104    80    2170    (-,-) 
  alu/g3595__1881/Y      -       B->Y   F     OR2X2          5 14.4   148   201    2371    (-,-) 
  alu/g3590__5122/Y      -       AN->Y  F     NAND2BX1       1  4.5   176   185    2556    (-,-) 
  alu/g3588__2802/Y      -       B->Y   F     AND2X1         2  7.2   133   170    2726    (-,-) 
  alu/g3586__1617/Y      -       A->Y   R     XNOR2X1        1  4.5    95   247    2973    (-,-) 
  alu/g3585__3680/Y      -       A->Y   R     MX2X1          1  4.8    97   190    3163    (-,-) 
  alu/g3584__6783/Y      -       B->Y   F     MXI2X1         1  4.8   206   152    3315    (-,-) 
  alu/g3583__5526/Y      -       A2->Y  R     OAI31X1        1  4.5   271   207    3522    (-,-) 
  alu/g3582__8428/Y      -       C->Y   R     MX3X1          2  8.2   162   271    3793    (-,-) 
  bus_g10__2346/Y        -       A->Y   R     TBUFX3         8 28.6   156   208    4001    (-,-) 
  drc_bufs2966/Y         -       A->Y   F     INVX2          4 12.7   138   143    4144    (-,-) 
  drc_bufs2896/Y         -       A->Y   R     INVX1          9 24.6   371   234    4378    (-,-) 
  memory_mem_reg[8][0]/D -       -      R     SDFFQX1        9    -     -     0    4378    (-,-) 
#------------------------------------------------------------------------------------------------



Path 10: MET (286 ps) Setup Check with Pin memory_mem_reg[1][0]/CK->D
          Group: clk
     Startpoint: (R) ir_reg_out_reg[7]/CK
          Clock: (R) clk
       Endpoint: (R) memory_mem_reg[1][0]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    5000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    5000            0     
                                              
             Setup:-     336                  
     Required Time:=    4664                  
      Launch Clock:-       0                  
         Data Path:-    4378                  
             Slack:=     286                  

#------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  ir_reg_out_reg[7]/CK   -       -      R     (arrival)    289    -     0     0       0    (-,-) 
  ir_reg_out_reg[7]/Q    -       CK->Q  F     DFFQX2         8 25.1   222   338     338    (-,-) 
  alu/g4332/Y            -       A->Y   R     INVX3          3 12.3   104   113     451    (-,-) 
  alu/g3324__2346/Y      -       B->Y   R     OR2X4         10 29.9   129   155     606    (-,-) 
  alu/g4295/Y            -       AN->Y  R     NOR2BX4        7 23.5   207   248     855    (-,-) 
  alu/g3301__6783/Y      -       A0->Y  F     OAI21X2        1  8.6   187   183    1038    (-,-) 
  alu/g3295__2398/Y      -       A->Y   R     NAND2X6        2 14.8    90    93    1130    (-,-) 
  bus_g4__5477/Y         -       A->Y   R     TBUFX20        8 48.6    59   136    1267    (-,-) 
  alu/g3643__2346/Y      -       B->Y   F     NAND2BX2       2  9.7   186   120    1387    (-,-) 
  alu/g3635__7482/Y      -       A->Y   R     NAND2X4        3  9.3    79    93    1480    (-,-) 
  alu/g3621__1617/Y      -       A->Y   F     XNOR2X2        2  8.7   108   246    1726    (-,-) 
  alu/g3612__6260/Y      -       C->Y   R     NOR3X1         1  4.8   269   169    1895    (-,-) 
  alu/g3600__4733/Y      -       A0N->Y R     AOI2BB1X4      1  5.5    75   195    2090    (-,-) 
  alu/g3599__7482/Y      -       B->Y   F     NOR2X2         3  9.9   104    80    2170    (-,-) 
  alu/g3595__1881/Y      -       B->Y   F     OR2X2          5 14.4   148   201    2371    (-,-) 
  alu/g3590__5122/Y      -       AN->Y  F     NAND2BX1       1  4.5   176   185    2556    (-,-) 
  alu/g3588__2802/Y      -       B->Y   F     AND2X1         2  7.2   133   170    2726    (-,-) 
  alu/g3586__1617/Y      -       A->Y   R     XNOR2X1        1  4.5    95   247    2973    (-,-) 
  alu/g3585__3680/Y      -       A->Y   R     MX2X1          1  4.8    97   190    3163    (-,-) 
  alu/g3584__6783/Y      -       B->Y   F     MXI2X1         1  4.8   206   152    3315    (-,-) 
  alu/g3583__5526/Y      -       A2->Y  R     OAI31X1        1  4.5   271   207    3522    (-,-) 
  alu/g3582__8428/Y      -       C->Y   R     MX3X1          2  8.2   162   271    3793    (-,-) 
  bus_g10__2346/Y        -       A->Y   R     TBUFX3         8 28.6   156   208    4001    (-,-) 
  drc_bufs2966/Y         -       A->Y   F     INVX2          4 12.7   138   143    4144    (-,-) 
  drc_bufs2896/Y         -       A->Y   R     INVX1          9 24.6   371   234    4378    (-,-) 
  memory_mem_reg[1][0]/D -       -      R     SDFFQX1        9    -     -     0    4378    (-,-) 
#------------------------------------------------------------------------------------------------



Path 11: MET (313 ps) Setup Check with Pin memory_mem_reg[20][0]/CK->SI
          Group: clk
     Startpoint: (R) ir_reg_out_reg[7]/CK
          Clock: (R) clk
       Endpoint: (R) memory_mem_reg[20][0]/SI
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    5000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    5000            0     
                                              
             Setup:-     326                  
     Required Time:=    4674                  
      Launch Clock:-       0                  
         Data Path:-    4360                  
             Slack:=     313                  

#--------------------------------------------------------------------------------------------------
#      Timing Point        Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------
  ir_reg_out_reg[7]/CK     -       -      R     (arrival)    289    -     0     0       0    (-,-) 
  ir_reg_out_reg[7]/Q      -       CK->Q  F     DFFQX2         8 25.1   222   338     338    (-,-) 
  alu/g4332/Y              -       A->Y   R     INVX3          3 12.3   104   113     451    (-,-) 
  alu/g3324__2346/Y        -       B->Y   R     OR2X4         10 29.9   129   155     606    (-,-) 
  alu/g4295/Y              -       AN->Y  R     NOR2BX4        7 23.5   207   248     855    (-,-) 
  alu/g3301__6783/Y        -       A0->Y  F     OAI21X2        1  8.6   187   183    1038    (-,-) 
  alu/g3295__2398/Y        -       A->Y   R     NAND2X6        2 14.8    90    93    1130    (-,-) 
  bus_g4__5477/Y           -       A->Y   R     TBUFX20        8 48.6    59   136    1267    (-,-) 
  alu/g3643__2346/Y        -       B->Y   F     NAND2BX2       2  9.7   186   120    1387    (-,-) 
  alu/g3635__7482/Y        -       A->Y   R     NAND2X4        3  9.3    79    93    1480    (-,-) 
  alu/g3621__1617/Y        -       A->Y   F     XNOR2X2        2  8.7   108   246    1726    (-,-) 
  alu/g3612__6260/Y        -       C->Y   R     NOR3X1         1  4.8   269   169    1895    (-,-) 
  alu/g3600__4733/Y        -       A0N->Y R     AOI2BB1X4      1  5.5    75   195    2090    (-,-) 
  alu/g3599__7482/Y        -       B->Y   F     NOR2X2         3  9.9   104    80    2170    (-,-) 
  alu/g3595__1881/Y        -       B->Y   F     OR2X2          5 14.4   148   201    2371    (-,-) 
  alu/g3590__5122/Y        -       AN->Y  F     NAND2BX1       1  4.5   176   185    2556    (-,-) 
  alu/g3588__2802/Y        -       B->Y   F     AND2X1         2  7.2   133   170    2726    (-,-) 
  alu/g3586__1617/Y        -       A->Y   R     XNOR2X1        1  4.5    95   247    2973    (-,-) 
  alu/g3585__3680/Y        -       A->Y   R     MX2X1          1  4.8    97   190    3163    (-,-) 
  alu/g3584__6783/Y        -       B->Y   F     MXI2X1         1  4.8   206   152    3315    (-,-) 
  alu/g3583__5526/Y        -       A2->Y  R     OAI31X1        1  4.5   271   207    3522    (-,-) 
  alu/g3582__8428/Y        -       C->Y   R     MX3X1          2  8.2   162   271    3793    (-,-) 
  bus_g10__2346/Y          -       A->Y   R     TBUFX3         8 28.6   156   208    4001    (-,-) 
  drc_bufs2966/Y           -       A->Y   F     INVX2          4 12.7   138   143    4144    (-,-) 
  drc_bufs2880/Y           -       A->Y   R     INVX1          8 22.2   336   216    4360    (-,-) 
  memory_mem_reg[20][0]/SI -       -      R     SDFFQX1        8    -     -     0    4360    (-,-) 
#--------------------------------------------------------------------------------------------------



Path 12: MET (313 ps) Setup Check with Pin memory_mem_reg[14][0]/CK->SI
          Group: clk
     Startpoint: (R) ir_reg_out_reg[7]/CK
          Clock: (R) clk
       Endpoint: (R) memory_mem_reg[14][0]/SI
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    5000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    5000            0     
                                              
             Setup:-     326                  
     Required Time:=    4674                  
      Launch Clock:-       0                  
         Data Path:-    4360                  
             Slack:=     313                  

#--------------------------------------------------------------------------------------------------
#      Timing Point        Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------
  ir_reg_out_reg[7]/CK     -       -      R     (arrival)    289    -     0     0       0    (-,-) 
  ir_reg_out_reg[7]/Q      -       CK->Q  F     DFFQX2         8 25.1   222   338     338    (-,-) 
  alu/g4332/Y              -       A->Y   R     INVX3          3 12.3   104   113     451    (-,-) 
  alu/g3324__2346/Y        -       B->Y   R     OR2X4         10 29.9   129   155     606    (-,-) 
  alu/g4295/Y              -       AN->Y  R     NOR2BX4        7 23.5   207   248     855    (-,-) 
  alu/g3301__6783/Y        -       A0->Y  F     OAI21X2        1  8.6   187   183    1038    (-,-) 
  alu/g3295__2398/Y        -       A->Y   R     NAND2X6        2 14.8    90    93    1130    (-,-) 
  bus_g4__5477/Y           -       A->Y   R     TBUFX20        8 48.6    59   136    1267    (-,-) 
  alu/g3643__2346/Y        -       B->Y   F     NAND2BX2       2  9.7   186   120    1387    (-,-) 
  alu/g3635__7482/Y        -       A->Y   R     NAND2X4        3  9.3    79    93    1480    (-,-) 
  alu/g3621__1617/Y        -       A->Y   F     XNOR2X2        2  8.7   108   246    1726    (-,-) 
  alu/g3612__6260/Y        -       C->Y   R     NOR3X1         1  4.8   269   169    1895    (-,-) 
  alu/g3600__4733/Y        -       A0N->Y R     AOI2BB1X4      1  5.5    75   195    2090    (-,-) 
  alu/g3599__7482/Y        -       B->Y   F     NOR2X2         3  9.9   104    80    2170    (-,-) 
  alu/g3595__1881/Y        -       B->Y   F     OR2X2          5 14.4   148   201    2371    (-,-) 
  alu/g3590__5122/Y        -       AN->Y  F     NAND2BX1       1  4.5   176   185    2556    (-,-) 
  alu/g3588__2802/Y        -       B->Y   F     AND2X1         2  7.2   133   170    2726    (-,-) 
  alu/g3586__1617/Y        -       A->Y   R     XNOR2X1        1  4.5    95   247    2973    (-,-) 
  alu/g3585__3680/Y        -       A->Y   R     MX2X1          1  4.8    97   190    3163    (-,-) 
  alu/g3584__6783/Y        -       B->Y   F     MXI2X1         1  4.8   206   152    3315    (-,-) 
  alu/g3583__5526/Y        -       A2->Y  R     OAI31X1        1  4.5   271   207    3522    (-,-) 
  alu/g3582__8428/Y        -       C->Y   R     MX3X1          2  8.2   162   271    3793    (-,-) 
  bus_g10__2346/Y          -       A->Y   R     TBUFX3         8 28.6   156   208    4001    (-,-) 
  drc_bufs2966/Y           -       A->Y   F     INVX2          4 12.7   138   143    4144    (-,-) 
  drc_bufs2916/Y           -       A->Y   R     INVX1          8 22.2   336   216    4360    (-,-) 
  memory_mem_reg[14][0]/SI -       -      R     SDFFQX1        8    -     -     0    4360    (-,-) 
#--------------------------------------------------------------------------------------------------



Path 13: MET (313 ps) Setup Check with Pin memory_mem_reg[12][0]/CK->SI
          Group: clk
     Startpoint: (R) ir_reg_out_reg[7]/CK
          Clock: (R) clk
       Endpoint: (R) memory_mem_reg[12][0]/SI
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    5000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    5000            0     
                                              
             Setup:-     326                  
     Required Time:=    4674                  
      Launch Clock:-       0                  
         Data Path:-    4360                  
             Slack:=     313                  

#--------------------------------------------------------------------------------------------------
#      Timing Point        Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------
  ir_reg_out_reg[7]/CK     -       -      R     (arrival)    289    -     0     0       0    (-,-) 
  ir_reg_out_reg[7]/Q      -       CK->Q  F     DFFQX2         8 25.1   222   338     338    (-,-) 
  alu/g4332/Y              -       A->Y   R     INVX3          3 12.3   104   113     451    (-,-) 
  alu/g3324__2346/Y        -       B->Y   R     OR2X4         10 29.9   129   155     606    (-,-) 
  alu/g4295/Y              -       AN->Y  R     NOR2BX4        7 23.5   207   248     855    (-,-) 
  alu/g3301__6783/Y        -       A0->Y  F     OAI21X2        1  8.6   187   183    1038    (-,-) 
  alu/g3295__2398/Y        -       A->Y   R     NAND2X6        2 14.8    90    93    1130    (-,-) 
  bus_g4__5477/Y           -       A->Y   R     TBUFX20        8 48.6    59   136    1267    (-,-) 
  alu/g3643__2346/Y        -       B->Y   F     NAND2BX2       2  9.7   186   120    1387    (-,-) 
  alu/g3635__7482/Y        -       A->Y   R     NAND2X4        3  9.3    79    93    1480    (-,-) 
  alu/g3621__1617/Y        -       A->Y   F     XNOR2X2        2  8.7   108   246    1726    (-,-) 
  alu/g3612__6260/Y        -       C->Y   R     NOR3X1         1  4.8   269   169    1895    (-,-) 
  alu/g3600__4733/Y        -       A0N->Y R     AOI2BB1X4      1  5.5    75   195    2090    (-,-) 
  alu/g3599__7482/Y        -       B->Y   F     NOR2X2         3  9.9   104    80    2170    (-,-) 
  alu/g3595__1881/Y        -       B->Y   F     OR2X2          5 14.4   148   201    2371    (-,-) 
  alu/g3590__5122/Y        -       AN->Y  F     NAND2BX1       1  4.5   176   185    2556    (-,-) 
  alu/g3588__2802/Y        -       B->Y   F     AND2X1         2  7.2   133   170    2726    (-,-) 
  alu/g3586__1617/Y        -       A->Y   R     XNOR2X1        1  4.5    95   247    2973    (-,-) 
  alu/g3585__3680/Y        -       A->Y   R     MX2X1          1  4.8    97   190    3163    (-,-) 
  alu/g3584__6783/Y        -       B->Y   F     MXI2X1         1  4.8   206   152    3315    (-,-) 
  alu/g3583__5526/Y        -       A2->Y  R     OAI31X1        1  4.5   271   207    3522    (-,-) 
  alu/g3582__8428/Y        -       C->Y   R     MX3X1          2  8.2   162   271    3793    (-,-) 
  bus_g10__2346/Y          -       A->Y   R     TBUFX3         8 28.6   156   208    4001    (-,-) 
  drc_bufs2966/Y           -       A->Y   F     INVX2          4 12.7   138   143    4144    (-,-) 
  drc_bufs2880/Y           -       A->Y   R     INVX1          8 22.2   336   216    4360    (-,-) 
  memory_mem_reg[12][0]/SI -       -      R     SDFFQX1        8    -     -     0    4360    (-,-) 
#--------------------------------------------------------------------------------------------------



Path 14: MET (313 ps) Setup Check with Pin memory_mem_reg[10][0]/CK->SI
          Group: clk
     Startpoint: (R) ir_reg_out_reg[7]/CK
          Clock: (R) clk
       Endpoint: (R) memory_mem_reg[10][0]/SI
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    5000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    5000            0     
                                              
             Setup:-     326                  
     Required Time:=    4674                  
      Launch Clock:-       0                  
         Data Path:-    4360                  
             Slack:=     313                  

#--------------------------------------------------------------------------------------------------
#      Timing Point        Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------
  ir_reg_out_reg[7]/CK     -       -      R     (arrival)    289    -     0     0       0    (-,-) 
  ir_reg_out_reg[7]/Q      -       CK->Q  F     DFFQX2         8 25.1   222   338     338    (-,-) 
  alu/g4332/Y              -       A->Y   R     INVX3          3 12.3   104   113     451    (-,-) 
  alu/g3324__2346/Y        -       B->Y   R     OR2X4         10 29.9   129   155     606    (-,-) 
  alu/g4295/Y              -       AN->Y  R     NOR2BX4        7 23.5   207   248     855    (-,-) 
  alu/g3301__6783/Y        -       A0->Y  F     OAI21X2        1  8.6   187   183    1038    (-,-) 
  alu/g3295__2398/Y        -       A->Y   R     NAND2X6        2 14.8    90    93    1130    (-,-) 
  bus_g4__5477/Y           -       A->Y   R     TBUFX20        8 48.6    59   136    1267    (-,-) 
  alu/g3643__2346/Y        -       B->Y   F     NAND2BX2       2  9.7   186   120    1387    (-,-) 
  alu/g3635__7482/Y        -       A->Y   R     NAND2X4        3  9.3    79    93    1480    (-,-) 
  alu/g3621__1617/Y        -       A->Y   F     XNOR2X2        2  8.7   108   246    1726    (-,-) 
  alu/g3612__6260/Y        -       C->Y   R     NOR3X1         1  4.8   269   169    1895    (-,-) 
  alu/g3600__4733/Y        -       A0N->Y R     AOI2BB1X4      1  5.5    75   195    2090    (-,-) 
  alu/g3599__7482/Y        -       B->Y   F     NOR2X2         3  9.9   104    80    2170    (-,-) 
  alu/g3595__1881/Y        -       B->Y   F     OR2X2          5 14.4   148   201    2371    (-,-) 
  alu/g3590__5122/Y        -       AN->Y  F     NAND2BX1       1  4.5   176   185    2556    (-,-) 
  alu/g3588__2802/Y        -       B->Y   F     AND2X1         2  7.2   133   170    2726    (-,-) 
  alu/g3586__1617/Y        -       A->Y   R     XNOR2X1        1  4.5    95   247    2973    (-,-) 
  alu/g3585__3680/Y        -       A->Y   R     MX2X1          1  4.8    97   190    3163    (-,-) 
  alu/g3584__6783/Y        -       B->Y   F     MXI2X1         1  4.8   206   152    3315    (-,-) 
  alu/g3583__5526/Y        -       A2->Y  R     OAI31X1        1  4.5   271   207    3522    (-,-) 
  alu/g3582__8428/Y        -       C->Y   R     MX3X1          2  8.2   162   271    3793    (-,-) 
  bus_g10__2346/Y          -       A->Y   R     TBUFX3         8 28.6   156   208    4001    (-,-) 
  drc_bufs2966/Y           -       A->Y   F     INVX2          4 12.7   138   143    4144    (-,-) 
  drc_bufs2916/Y           -       A->Y   R     INVX1          8 22.2   336   216    4360    (-,-) 
  memory_mem_reg[10][0]/SI -       -      R     SDFFQX1        8    -     -     0    4360    (-,-) 
#--------------------------------------------------------------------------------------------------



Path 15: MET (313 ps) Setup Check with Pin memory_mem_reg[6][0]/CK->SI
          Group: clk
     Startpoint: (R) ir_reg_out_reg[7]/CK
          Clock: (R) clk
       Endpoint: (R) memory_mem_reg[6][0]/SI
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    5000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    5000            0     
                                              
             Setup:-     326                  
     Required Time:=    4674                  
      Launch Clock:-       0                  
         Data Path:-    4360                  
             Slack:=     313                  

#-------------------------------------------------------------------------------------------------
#      Timing Point       Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                               (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------
  ir_reg_out_reg[7]/CK    -       -      R     (arrival)    289    -     0     0       0    (-,-) 
  ir_reg_out_reg[7]/Q     -       CK->Q  F     DFFQX2         8 25.1   222   338     338    (-,-) 
  alu/g4332/Y             -       A->Y   R     INVX3          3 12.3   104   113     451    (-,-) 
  alu/g3324__2346/Y       -       B->Y   R     OR2X4         10 29.9   129   155     606    (-,-) 
  alu/g4295/Y             -       AN->Y  R     NOR2BX4        7 23.5   207   248     855    (-,-) 
  alu/g3301__6783/Y       -       A0->Y  F     OAI21X2        1  8.6   187   183    1038    (-,-) 
  alu/g3295__2398/Y       -       A->Y   R     NAND2X6        2 14.8    90    93    1130    (-,-) 
  bus_g4__5477/Y          -       A->Y   R     TBUFX20        8 48.6    59   136    1267    (-,-) 
  alu/g3643__2346/Y       -       B->Y   F     NAND2BX2       2  9.7   186   120    1387    (-,-) 
  alu/g3635__7482/Y       -       A->Y   R     NAND2X4        3  9.3    79    93    1480    (-,-) 
  alu/g3621__1617/Y       -       A->Y   F     XNOR2X2        2  8.7   108   246    1726    (-,-) 
  alu/g3612__6260/Y       -       C->Y   R     NOR3X1         1  4.8   269   169    1895    (-,-) 
  alu/g3600__4733/Y       -       A0N->Y R     AOI2BB1X4      1  5.5    75   195    2090    (-,-) 
  alu/g3599__7482/Y       -       B->Y   F     NOR2X2         3  9.9   104    80    2170    (-,-) 
  alu/g3595__1881/Y       -       B->Y   F     OR2X2          5 14.4   148   201    2371    (-,-) 
  alu/g3590__5122/Y       -       AN->Y  F     NAND2BX1       1  4.5   176   185    2556    (-,-) 
  alu/g3588__2802/Y       -       B->Y   F     AND2X1         2  7.2   133   170    2726    (-,-) 
  alu/g3586__1617/Y       -       A->Y   R     XNOR2X1        1  4.5    95   247    2973    (-,-) 
  alu/g3585__3680/Y       -       A->Y   R     MX2X1          1  4.8    97   190    3163    (-,-) 
  alu/g3584__6783/Y       -       B->Y   F     MXI2X1         1  4.8   206   152    3315    (-,-) 
  alu/g3583__5526/Y       -       A2->Y  R     OAI31X1        1  4.5   271   207    3522    (-,-) 
  alu/g3582__8428/Y       -       C->Y   R     MX3X1          2  8.2   162   271    3793    (-,-) 
  bus_g10__2346/Y         -       A->Y   R     TBUFX3         8 28.6   156   208    4001    (-,-) 
  drc_bufs2966/Y          -       A->Y   F     INVX2          4 12.7   138   143    4144    (-,-) 
  drc_bufs2880/Y          -       A->Y   R     INVX1          8 22.2   336   216    4360    (-,-) 
  memory_mem_reg[6][0]/SI -       -      R     SDFFQX1        8    -     -     0    4360    (-,-) 
#-------------------------------------------------------------------------------------------------



Path 16: MET (313 ps) Setup Check with Pin memory_mem_reg[5][0]/CK->SI
          Group: clk
     Startpoint: (R) ir_reg_out_reg[7]/CK
          Clock: (R) clk
       Endpoint: (R) memory_mem_reg[5][0]/SI
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    5000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    5000            0     
                                              
             Setup:-     326                  
     Required Time:=    4674                  
      Launch Clock:-       0                  
         Data Path:-    4360                  
             Slack:=     313                  

#-------------------------------------------------------------------------------------------------
#      Timing Point       Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                               (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------
  ir_reg_out_reg[7]/CK    -       -      R     (arrival)    289    -     0     0       0    (-,-) 
  ir_reg_out_reg[7]/Q     -       CK->Q  F     DFFQX2         8 25.1   222   338     338    (-,-) 
  alu/g4332/Y             -       A->Y   R     INVX3          3 12.3   104   113     451    (-,-) 
  alu/g3324__2346/Y       -       B->Y   R     OR2X4         10 29.9   129   155     606    (-,-) 
  alu/g4295/Y             -       AN->Y  R     NOR2BX4        7 23.5   207   248     855    (-,-) 
  alu/g3301__6783/Y       -       A0->Y  F     OAI21X2        1  8.6   187   183    1038    (-,-) 
  alu/g3295__2398/Y       -       A->Y   R     NAND2X6        2 14.8    90    93    1130    (-,-) 
  bus_g4__5477/Y          -       A->Y   R     TBUFX20        8 48.6    59   136    1267    (-,-) 
  alu/g3643__2346/Y       -       B->Y   F     NAND2BX2       2  9.7   186   120    1387    (-,-) 
  alu/g3635__7482/Y       -       A->Y   R     NAND2X4        3  9.3    79    93    1480    (-,-) 
  alu/g3621__1617/Y       -       A->Y   F     XNOR2X2        2  8.7   108   246    1726    (-,-) 
  alu/g3612__6260/Y       -       C->Y   R     NOR3X1         1  4.8   269   169    1895    (-,-) 
  alu/g3600__4733/Y       -       A0N->Y R     AOI2BB1X4      1  5.5    75   195    2090    (-,-) 
  alu/g3599__7482/Y       -       B->Y   F     NOR2X2         3  9.9   104    80    2170    (-,-) 
  alu/g3595__1881/Y       -       B->Y   F     OR2X2          5 14.4   148   201    2371    (-,-) 
  alu/g3590__5122/Y       -       AN->Y  F     NAND2BX1       1  4.5   176   185    2556    (-,-) 
  alu/g3588__2802/Y       -       B->Y   F     AND2X1         2  7.2   133   170    2726    (-,-) 
  alu/g3586__1617/Y       -       A->Y   R     XNOR2X1        1  4.5    95   247    2973    (-,-) 
  alu/g3585__3680/Y       -       A->Y   R     MX2X1          1  4.8    97   190    3163    (-,-) 
  alu/g3584__6783/Y       -       B->Y   F     MXI2X1         1  4.8   206   152    3315    (-,-) 
  alu/g3583__5526/Y       -       A2->Y  R     OAI31X1        1  4.5   271   207    3522    (-,-) 
  alu/g3582__8428/Y       -       C->Y   R     MX3X1          2  8.2   162   271    3793    (-,-) 
  bus_g10__2346/Y         -       A->Y   R     TBUFX3         8 28.6   156   208    4001    (-,-) 
  drc_bufs2966/Y          -       A->Y   F     INVX2          4 12.7   138   143    4144    (-,-) 
  drc_bufs2916/Y          -       A->Y   R     INVX1          8 22.2   336   216    4360    (-,-) 
  memory_mem_reg[5][0]/SI -       -      R     SDFFQX1        8    -     -     0    4360    (-,-) 
#-------------------------------------------------------------------------------------------------



Path 17: MET (313 ps) Setup Check with Pin memory_mem_reg[3][0]/CK->SI
          Group: clk
     Startpoint: (R) ir_reg_out_reg[7]/CK
          Clock: (R) clk
       Endpoint: (R) memory_mem_reg[3][0]/SI
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    5000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    5000            0     
                                              
             Setup:-     326                  
     Required Time:=    4674                  
      Launch Clock:-       0                  
         Data Path:-    4360                  
             Slack:=     313                  

#-------------------------------------------------------------------------------------------------
#      Timing Point       Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                               (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------
  ir_reg_out_reg[7]/CK    -       -      R     (arrival)    289    -     0     0       0    (-,-) 
  ir_reg_out_reg[7]/Q     -       CK->Q  F     DFFQX2         8 25.1   222   338     338    (-,-) 
  alu/g4332/Y             -       A->Y   R     INVX3          3 12.3   104   113     451    (-,-) 
  alu/g3324__2346/Y       -       B->Y   R     OR2X4         10 29.9   129   155     606    (-,-) 
  alu/g4295/Y             -       AN->Y  R     NOR2BX4        7 23.5   207   248     855    (-,-) 
  alu/g3301__6783/Y       -       A0->Y  F     OAI21X2        1  8.6   187   183    1038    (-,-) 
  alu/g3295__2398/Y       -       A->Y   R     NAND2X6        2 14.8    90    93    1130    (-,-) 
  bus_g4__5477/Y          -       A->Y   R     TBUFX20        8 48.6    59   136    1267    (-,-) 
  alu/g3643__2346/Y       -       B->Y   F     NAND2BX2       2  9.7   186   120    1387    (-,-) 
  alu/g3635__7482/Y       -       A->Y   R     NAND2X4        3  9.3    79    93    1480    (-,-) 
  alu/g3621__1617/Y       -       A->Y   F     XNOR2X2        2  8.7   108   246    1726    (-,-) 
  alu/g3612__6260/Y       -       C->Y   R     NOR3X1         1  4.8   269   169    1895    (-,-) 
  alu/g3600__4733/Y       -       A0N->Y R     AOI2BB1X4      1  5.5    75   195    2090    (-,-) 
  alu/g3599__7482/Y       -       B->Y   F     NOR2X2         3  9.9   104    80    2170    (-,-) 
  alu/g3595__1881/Y       -       B->Y   F     OR2X2          5 14.4   148   201    2371    (-,-) 
  alu/g3590__5122/Y       -       AN->Y  F     NAND2BX1       1  4.5   176   185    2556    (-,-) 
  alu/g3588__2802/Y       -       B->Y   F     AND2X1         2  7.2   133   170    2726    (-,-) 
  alu/g3586__1617/Y       -       A->Y   R     XNOR2X1        1  4.5    95   247    2973    (-,-) 
  alu/g3585__3680/Y       -       A->Y   R     MX2X1          1  4.8    97   190    3163    (-,-) 
  alu/g3584__6783/Y       -       B->Y   F     MXI2X1         1  4.8   206   152    3315    (-,-) 
  alu/g3583__5526/Y       -       A2->Y  R     OAI31X1        1  4.5   271   207    3522    (-,-) 
  alu/g3582__8428/Y       -       C->Y   R     MX3X1          2  8.2   162   271    3793    (-,-) 
  bus_g10__2346/Y         -       A->Y   R     TBUFX3         8 28.6   156   208    4001    (-,-) 
  drc_bufs2966/Y          -       A->Y   F     INVX2          4 12.7   138   143    4144    (-,-) 
  drc_bufs2916/Y          -       A->Y   R     INVX1          8 22.2   336   216    4360    (-,-) 
  memory_mem_reg[3][0]/SI -       -      R     SDFFQX1        8    -     -     0    4360    (-,-) 
#-------------------------------------------------------------------------------------------------



Path 18: MET (313 ps) Setup Check with Pin memory_mem_reg[0][0]/CK->SI
          Group: clk
     Startpoint: (R) ir_reg_out_reg[7]/CK
          Clock: (R) clk
       Endpoint: (R) memory_mem_reg[0][0]/SI
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    5000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    5000            0     
                                              
             Setup:-     326                  
     Required Time:=    4674                  
      Launch Clock:-       0                  
         Data Path:-    4360                  
             Slack:=     313                  

#-------------------------------------------------------------------------------------------------
#      Timing Point       Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                               (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------
  ir_reg_out_reg[7]/CK    -       -      R     (arrival)    289    -     0     0       0    (-,-) 
  ir_reg_out_reg[7]/Q     -       CK->Q  F     DFFQX2         8 25.1   222   338     338    (-,-) 
  alu/g4332/Y             -       A->Y   R     INVX3          3 12.3   104   113     451    (-,-) 
  alu/g3324__2346/Y       -       B->Y   R     OR2X4         10 29.9   129   155     606    (-,-) 
  alu/g4295/Y             -       AN->Y  R     NOR2BX4        7 23.5   207   248     855    (-,-) 
  alu/g3301__6783/Y       -       A0->Y  F     OAI21X2        1  8.6   187   183    1038    (-,-) 
  alu/g3295__2398/Y       -       A->Y   R     NAND2X6        2 14.8    90    93    1130    (-,-) 
  bus_g4__5477/Y          -       A->Y   R     TBUFX20        8 48.6    59   136    1267    (-,-) 
  alu/g3643__2346/Y       -       B->Y   F     NAND2BX2       2  9.7   186   120    1387    (-,-) 
  alu/g3635__7482/Y       -       A->Y   R     NAND2X4        3  9.3    79    93    1480    (-,-) 
  alu/g3621__1617/Y       -       A->Y   F     XNOR2X2        2  8.7   108   246    1726    (-,-) 
  alu/g3612__6260/Y       -       C->Y   R     NOR3X1         1  4.8   269   169    1895    (-,-) 
  alu/g3600__4733/Y       -       A0N->Y R     AOI2BB1X4      1  5.5    75   195    2090    (-,-) 
  alu/g3599__7482/Y       -       B->Y   F     NOR2X2         3  9.9   104    80    2170    (-,-) 
  alu/g3595__1881/Y       -       B->Y   F     OR2X2          5 14.4   148   201    2371    (-,-) 
  alu/g3590__5122/Y       -       AN->Y  F     NAND2BX1       1  4.5   176   185    2556    (-,-) 
  alu/g3588__2802/Y       -       B->Y   F     AND2X1         2  7.2   133   170    2726    (-,-) 
  alu/g3586__1617/Y       -       A->Y   R     XNOR2X1        1  4.5    95   247    2973    (-,-) 
  alu/g3585__3680/Y       -       A->Y   R     MX2X1          1  4.8    97   190    3163    (-,-) 
  alu/g3584__6783/Y       -       B->Y   F     MXI2X1         1  4.8   206   152    3315    (-,-) 
  alu/g3583__5526/Y       -       A2->Y  R     OAI31X1        1  4.5   271   207    3522    (-,-) 
  alu/g3582__8428/Y       -       C->Y   R     MX3X1          2  8.2   162   271    3793    (-,-) 
  bus_g10__2346/Y         -       A->Y   R     TBUFX3         8 28.6   156   208    4001    (-,-) 
  drc_bufs2966/Y          -       A->Y   F     INVX2          4 12.7   138   143    4144    (-,-) 
  drc_bufs2880/Y          -       A->Y   R     INVX1          8 22.2   336   216    4360    (-,-) 
  memory_mem_reg[0][0]/SI -       -      R     SDFFQX1        8    -     -     0    4360    (-,-) 
#-------------------------------------------------------------------------------------------------



Path 19: MET (316 ps) Setup Check with Pin memory_mem_reg[4][0]/CK->SI
          Group: clk
     Startpoint: (R) ir_reg_out_reg[7]/CK
          Clock: (R) clk
       Endpoint: (R) memory_mem_reg[4][0]/SI
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    5000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    5000            0     
                                              
             Setup:-     325                  
     Required Time:=    4675                  
      Launch Clock:-       0                  
         Data Path:-    4359                  
             Slack:=     316                  

#-------------------------------------------------------------------------------------------------
#      Timing Point       Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                               (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------
  ir_reg_out_reg[7]/CK    -       -      R     (arrival)    289    -     0     0       0    (-,-) 
  ir_reg_out_reg[7]/Q     -       CK->Q  F     DFFQX2         8 25.1   222   338     338    (-,-) 
  alu/g4332/Y             -       A->Y   R     INVX3          3 12.3   104   113     451    (-,-) 
  alu/g3324__2346/Y       -       B->Y   R     OR2X4         10 29.9   129   155     606    (-,-) 
  alu/g4295/Y             -       AN->Y  R     NOR2BX4        7 23.5   207   248     855    (-,-) 
  alu/g3301__6783/Y       -       A0->Y  F     OAI21X2        1  8.6   187   183    1038    (-,-) 
  alu/g3295__2398/Y       -       A->Y   R     NAND2X6        2 14.8    90    93    1130    (-,-) 
  bus_g4__5477/Y          -       A->Y   R     TBUFX20        8 48.6    59   136    1267    (-,-) 
  alu/g3643__2346/Y       -       B->Y   F     NAND2BX2       2  9.7   186   120    1387    (-,-) 
  alu/g3635__7482/Y       -       A->Y   R     NAND2X4        3  9.3    79    93    1480    (-,-) 
  alu/g3621__1617/Y       -       A->Y   F     XNOR2X2        2  8.7   108   246    1726    (-,-) 
  alu/g3612__6260/Y       -       C->Y   R     NOR3X1         1  4.8   269   169    1895    (-,-) 
  alu/g3600__4733/Y       -       A0N->Y R     AOI2BB1X4      1  5.5    75   195    2090    (-,-) 
  alu/g3599__7482/Y       -       B->Y   F     NOR2X2         3  9.9   104    80    2170    (-,-) 
  alu/g3595__1881/Y       -       B->Y   F     OR2X2          5 14.4   148   201    2371    (-,-) 
  alu/g3590__5122/Y       -       AN->Y  F     NAND2BX1       1  4.5   176   185    2556    (-,-) 
  alu/g3588__2802/Y       -       B->Y   F     AND2X1         2  7.2   133   170    2726    (-,-) 
  alu/g3586__1617/Y       -       A->Y   R     XNOR2X1        1  4.5    95   247    2973    (-,-) 
  alu/g3585__3680/Y       -       A->Y   R     MX2X1          1  4.8    97   190    3163    (-,-) 
  alu/g3584__6783/Y       -       B->Y   F     MXI2X1         1  4.8   206   152    3315    (-,-) 
  alu/g3583__5526/Y       -       A2->Y  R     OAI31X1        1  4.5   271   207    3522    (-,-) 
  alu/g3582__8428/Y       -       C->Y   R     MX3X1          2  8.2   162   271    3793    (-,-) 
  bus_g10__2346/Y         -       A->Y   R     TBUFX3         8 28.6   156   208    4001    (-,-) 
  drc_bufs2966/Y          -       A->Y   F     INVX2          4 12.7   138   143    4144    (-,-) 
  drc_bufs2862/Y          -       A->Y   R     INVX1          8 22.0   333   215    4359    (-,-) 
  memory_mem_reg[4][0]/SI -       -      R     SDFFQX1        8    -     -     0    4359    (-,-) 
#-------------------------------------------------------------------------------------------------



Path 20: MET (316 ps) Setup Check with Pin memory_mem_reg[2][0]/CK->SI
          Group: clk
     Startpoint: (R) ir_reg_out_reg[7]/CK
          Clock: (R) clk
       Endpoint: (R) memory_mem_reg[2][0]/SI
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    5000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    5000            0     
                                              
             Setup:-     325                  
     Required Time:=    4675                  
      Launch Clock:-       0                  
         Data Path:-    4359                  
             Slack:=     316                  

#-------------------------------------------------------------------------------------------------
#      Timing Point       Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                               (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------
  ir_reg_out_reg[7]/CK    -       -      R     (arrival)    289    -     0     0       0    (-,-) 
  ir_reg_out_reg[7]/Q     -       CK->Q  F     DFFQX2         8 25.1   222   338     338    (-,-) 
  alu/g4332/Y             -       A->Y   R     INVX3          3 12.3   104   113     451    (-,-) 
  alu/g3324__2346/Y       -       B->Y   R     OR2X4         10 29.9   129   155     606    (-,-) 
  alu/g4295/Y             -       AN->Y  R     NOR2BX4        7 23.5   207   248     855    (-,-) 
  alu/g3301__6783/Y       -       A0->Y  F     OAI21X2        1  8.6   187   183    1038    (-,-) 
  alu/g3295__2398/Y       -       A->Y   R     NAND2X6        2 14.8    90    93    1130    (-,-) 
  bus_g4__5477/Y          -       A->Y   R     TBUFX20        8 48.6    59   136    1267    (-,-) 
  alu/g3643__2346/Y       -       B->Y   F     NAND2BX2       2  9.7   186   120    1387    (-,-) 
  alu/g3635__7482/Y       -       A->Y   R     NAND2X4        3  9.3    79    93    1480    (-,-) 
  alu/g3621__1617/Y       -       A->Y   F     XNOR2X2        2  8.7   108   246    1726    (-,-) 
  alu/g3612__6260/Y       -       C->Y   R     NOR3X1         1  4.8   269   169    1895    (-,-) 
  alu/g3600__4733/Y       -       A0N->Y R     AOI2BB1X4      1  5.5    75   195    2090    (-,-) 
  alu/g3599__7482/Y       -       B->Y   F     NOR2X2         3  9.9   104    80    2170    (-,-) 
  alu/g3595__1881/Y       -       B->Y   F     OR2X2          5 14.4   148   201    2371    (-,-) 
  alu/g3590__5122/Y       -       AN->Y  F     NAND2BX1       1  4.5   176   185    2556    (-,-) 
  alu/g3588__2802/Y       -       B->Y   F     AND2X1         2  7.2   133   170    2726    (-,-) 
  alu/g3586__1617/Y       -       A->Y   R     XNOR2X1        1  4.5    95   247    2973    (-,-) 
  alu/g3585__3680/Y       -       A->Y   R     MX2X1          1  4.8    97   190    3163    (-,-) 
  alu/g3584__6783/Y       -       B->Y   F     MXI2X1         1  4.8   206   152    3315    (-,-) 
  alu/g3583__5526/Y       -       A2->Y  R     OAI31X1        1  4.5   271   207    3522    (-,-) 
  alu/g3582__8428/Y       -       C->Y   R     MX3X1          2  8.2   162   271    3793    (-,-) 
  bus_g10__2346/Y         -       A->Y   R     TBUFX3         8 28.6   156   208    4001    (-,-) 
  drc_bufs2966/Y          -       A->Y   F     INVX2          4 12.7   138   143    4144    (-,-) 
  drc_bufs2862/Y          -       A->Y   R     INVX1          8 22.0   333   215    4359    (-,-) 
  memory_mem_reg[2][0]/SI -       -      R     SDFFQX1        8    -     -     0    4359    (-,-) 
#-------------------------------------------------------------------------------------------------



Path 21: MET (316 ps) Setup Check with Pin memory_mem_reg[31][0]/CK->D
          Group: clk
     Startpoint: (R) ir_reg_out_reg[7]/CK
          Clock: (R) clk
       Endpoint: (R) memory_mem_reg[31][0]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    5000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    5000            0     
                                              
             Setup:-     323                  
     Required Time:=    4677                  
      Launch Clock:-       0                  
         Data Path:-    4360                  
             Slack:=     316                  

#-------------------------------------------------------------------------------------------------
#      Timing Point       Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                               (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------
  ir_reg_out_reg[7]/CK    -       -      R     (arrival)    289    -     0     0       0    (-,-) 
  ir_reg_out_reg[7]/Q     -       CK->Q  F     DFFQX2         8 25.1   222   338     338    (-,-) 
  alu/g4332/Y             -       A->Y   R     INVX3          3 12.3   104   113     451    (-,-) 
  alu/g3324__2346/Y       -       B->Y   R     OR2X4         10 29.9   129   155     606    (-,-) 
  alu/g4295/Y             -       AN->Y  R     NOR2BX4        7 23.5   207   248     855    (-,-) 
  alu/g3301__6783/Y       -       A0->Y  F     OAI21X2        1  8.6   187   183    1038    (-,-) 
  alu/g3295__2398/Y       -       A->Y   R     NAND2X6        2 14.8    90    93    1130    (-,-) 
  bus_g4__5477/Y          -       A->Y   R     TBUFX20        8 48.6    59   136    1267    (-,-) 
  alu/g3643__2346/Y       -       B->Y   F     NAND2BX2       2  9.7   186   120    1387    (-,-) 
  alu/g3635__7482/Y       -       A->Y   R     NAND2X4        3  9.3    79    93    1480    (-,-) 
  alu/g3621__1617/Y       -       A->Y   F     XNOR2X2        2  8.7   108   246    1726    (-,-) 
  alu/g3612__6260/Y       -       C->Y   R     NOR3X1         1  4.8   269   169    1895    (-,-) 
  alu/g3600__4733/Y       -       A0N->Y R     AOI2BB1X4      1  5.5    75   195    2090    (-,-) 
  alu/g3599__7482/Y       -       B->Y   F     NOR2X2         3  9.9   104    80    2170    (-,-) 
  alu/g3595__1881/Y       -       B->Y   F     OR2X2          5 14.4   148   201    2371    (-,-) 
  alu/g3590__5122/Y       -       AN->Y  F     NAND2BX1       1  4.5   176   185    2556    (-,-) 
  alu/g3588__2802/Y       -       B->Y   F     AND2X1         2  7.2   133   170    2726    (-,-) 
  alu/g3586__1617/Y       -       A->Y   R     XNOR2X1        1  4.5    95   247    2973    (-,-) 
  alu/g3585__3680/Y       -       A->Y   R     MX2X1          1  4.8    97   190    3163    (-,-) 
  alu/g3584__6783/Y       -       B->Y   F     MXI2X1         1  4.8   206   152    3315    (-,-) 
  alu/g3583__5526/Y       -       A2->Y  R     OAI31X1        1  4.5   271   207    3522    (-,-) 
  alu/g3582__8428/Y       -       C->Y   R     MX3X1          2  8.2   162   271    3793    (-,-) 
  bus_g10__2346/Y         -       A->Y   R     TBUFX3         8 28.6   156   208    4001    (-,-) 
  drc_bufs2966/Y          -       A->Y   F     INVX2          4 12.7   138   143    4144    (-,-) 
  drc_bufs2880/Y          -       A->Y   R     INVX1          8 22.2   336   216    4360    (-,-) 
  memory_mem_reg[31][0]/D -       -      R     SDFFQX1        8    -     -     0    4360    (-,-) 
#-------------------------------------------------------------------------------------------------



Path 22: MET (316 ps) Setup Check with Pin memory_mem_reg[30][0]/CK->D
          Group: clk
     Startpoint: (R) ir_reg_out_reg[7]/CK
          Clock: (R) clk
       Endpoint: (R) memory_mem_reg[30][0]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    5000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    5000            0     
                                              
             Setup:-     323                  
     Required Time:=    4677                  
      Launch Clock:-       0                  
         Data Path:-    4360                  
             Slack:=     316                  

#-------------------------------------------------------------------------------------------------
#      Timing Point       Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                               (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------
  ir_reg_out_reg[7]/CK    -       -      R     (arrival)    289    -     0     0       0    (-,-) 
  ir_reg_out_reg[7]/Q     -       CK->Q  F     DFFQX2         8 25.1   222   338     338    (-,-) 
  alu/g4332/Y             -       A->Y   R     INVX3          3 12.3   104   113     451    (-,-) 
  alu/g3324__2346/Y       -       B->Y   R     OR2X4         10 29.9   129   155     606    (-,-) 
  alu/g4295/Y             -       AN->Y  R     NOR2BX4        7 23.5   207   248     855    (-,-) 
  alu/g3301__6783/Y       -       A0->Y  F     OAI21X2        1  8.6   187   183    1038    (-,-) 
  alu/g3295__2398/Y       -       A->Y   R     NAND2X6        2 14.8    90    93    1130    (-,-) 
  bus_g4__5477/Y          -       A->Y   R     TBUFX20        8 48.6    59   136    1267    (-,-) 
  alu/g3643__2346/Y       -       B->Y   F     NAND2BX2       2  9.7   186   120    1387    (-,-) 
  alu/g3635__7482/Y       -       A->Y   R     NAND2X4        3  9.3    79    93    1480    (-,-) 
  alu/g3621__1617/Y       -       A->Y   F     XNOR2X2        2  8.7   108   246    1726    (-,-) 
  alu/g3612__6260/Y       -       C->Y   R     NOR3X1         1  4.8   269   169    1895    (-,-) 
  alu/g3600__4733/Y       -       A0N->Y R     AOI2BB1X4      1  5.5    75   195    2090    (-,-) 
  alu/g3599__7482/Y       -       B->Y   F     NOR2X2         3  9.9   104    80    2170    (-,-) 
  alu/g3595__1881/Y       -       B->Y   F     OR2X2          5 14.4   148   201    2371    (-,-) 
  alu/g3590__5122/Y       -       AN->Y  F     NAND2BX1       1  4.5   176   185    2556    (-,-) 
  alu/g3588__2802/Y       -       B->Y   F     AND2X1         2  7.2   133   170    2726    (-,-) 
  alu/g3586__1617/Y       -       A->Y   R     XNOR2X1        1  4.5    95   247    2973    (-,-) 
  alu/g3585__3680/Y       -       A->Y   R     MX2X1          1  4.8    97   190    3163    (-,-) 
  alu/g3584__6783/Y       -       B->Y   F     MXI2X1         1  4.8   206   152    3315    (-,-) 
  alu/g3583__5526/Y       -       A2->Y  R     OAI31X1        1  4.5   271   207    3522    (-,-) 
  alu/g3582__8428/Y       -       C->Y   R     MX3X1          2  8.2   162   271    3793    (-,-) 
  bus_g10__2346/Y         -       A->Y   R     TBUFX3         8 28.6   156   208    4001    (-,-) 
  drc_bufs2966/Y          -       A->Y   F     INVX2          4 12.7   138   143    4144    (-,-) 
  drc_bufs2916/Y          -       A->Y   R     INVX1          8 22.2   336   216    4360    (-,-) 
  memory_mem_reg[30][0]/D -       -      R     SDFFQX1        8    -     -     0    4360    (-,-) 
#-------------------------------------------------------------------------------------------------



Path 23: MET (316 ps) Setup Check with Pin memory_mem_reg[29][0]/CK->D
          Group: clk
     Startpoint: (R) ir_reg_out_reg[7]/CK
          Clock: (R) clk
       Endpoint: (R) memory_mem_reg[29][0]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    5000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    5000            0     
                                              
             Setup:-     323                  
     Required Time:=    4677                  
      Launch Clock:-       0                  
         Data Path:-    4360                  
             Slack:=     316                  

#-------------------------------------------------------------------------------------------------
#      Timing Point       Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                               (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------
  ir_reg_out_reg[7]/CK    -       -      R     (arrival)    289    -     0     0       0    (-,-) 
  ir_reg_out_reg[7]/Q     -       CK->Q  F     DFFQX2         8 25.1   222   338     338    (-,-) 
  alu/g4332/Y             -       A->Y   R     INVX3          3 12.3   104   113     451    (-,-) 
  alu/g3324__2346/Y       -       B->Y   R     OR2X4         10 29.9   129   155     606    (-,-) 
  alu/g4295/Y             -       AN->Y  R     NOR2BX4        7 23.5   207   248     855    (-,-) 
  alu/g3301__6783/Y       -       A0->Y  F     OAI21X2        1  8.6   187   183    1038    (-,-) 
  alu/g3295__2398/Y       -       A->Y   R     NAND2X6        2 14.8    90    93    1130    (-,-) 
  bus_g4__5477/Y          -       A->Y   R     TBUFX20        8 48.6    59   136    1267    (-,-) 
  alu/g3643__2346/Y       -       B->Y   F     NAND2BX2       2  9.7   186   120    1387    (-,-) 
  alu/g3635__7482/Y       -       A->Y   R     NAND2X4        3  9.3    79    93    1480    (-,-) 
  alu/g3621__1617/Y       -       A->Y   F     XNOR2X2        2  8.7   108   246    1726    (-,-) 
  alu/g3612__6260/Y       -       C->Y   R     NOR3X1         1  4.8   269   169    1895    (-,-) 
  alu/g3600__4733/Y       -       A0N->Y R     AOI2BB1X4      1  5.5    75   195    2090    (-,-) 
  alu/g3599__7482/Y       -       B->Y   F     NOR2X2         3  9.9   104    80    2170    (-,-) 
  alu/g3595__1881/Y       -       B->Y   F     OR2X2          5 14.4   148   201    2371    (-,-) 
  alu/g3590__5122/Y       -       AN->Y  F     NAND2BX1       1  4.5   176   185    2556    (-,-) 
  alu/g3588__2802/Y       -       B->Y   F     AND2X1         2  7.2   133   170    2726    (-,-) 
  alu/g3586__1617/Y       -       A->Y   R     XNOR2X1        1  4.5    95   247    2973    (-,-) 
  alu/g3585__3680/Y       -       A->Y   R     MX2X1          1  4.8    97   190    3163    (-,-) 
  alu/g3584__6783/Y       -       B->Y   F     MXI2X1         1  4.8   206   152    3315    (-,-) 
  alu/g3583__5526/Y       -       A2->Y  R     OAI31X1        1  4.5   271   207    3522    (-,-) 
  alu/g3582__8428/Y       -       C->Y   R     MX3X1          2  8.2   162   271    3793    (-,-) 
  bus_g10__2346/Y         -       A->Y   R     TBUFX3         8 28.6   156   208    4001    (-,-) 
  drc_bufs2966/Y          -       A->Y   F     INVX2          4 12.7   138   143    4144    (-,-) 
  drc_bufs2916/Y          -       A->Y   R     INVX1          8 22.2   336   216    4360    (-,-) 
  memory_mem_reg[29][0]/D -       -      R     SDFFQX1        8    -     -     0    4360    (-,-) 
#-------------------------------------------------------------------------------------------------



Path 24: MET (316 ps) Setup Check with Pin memory_mem_reg[26][0]/CK->D
          Group: clk
     Startpoint: (R) ir_reg_out_reg[7]/CK
          Clock: (R) clk
       Endpoint: (R) memory_mem_reg[26][0]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    5000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    5000            0     
                                              
             Setup:-     323                  
     Required Time:=    4677                  
      Launch Clock:-       0                  
         Data Path:-    4360                  
             Slack:=     316                  

#-------------------------------------------------------------------------------------------------
#      Timing Point       Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                               (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------
  ir_reg_out_reg[7]/CK    -       -      R     (arrival)    289    -     0     0       0    (-,-) 
  ir_reg_out_reg[7]/Q     -       CK->Q  F     DFFQX2         8 25.1   222   338     338    (-,-) 
  alu/g4332/Y             -       A->Y   R     INVX3          3 12.3   104   113     451    (-,-) 
  alu/g3324__2346/Y       -       B->Y   R     OR2X4         10 29.9   129   155     606    (-,-) 
  alu/g4295/Y             -       AN->Y  R     NOR2BX4        7 23.5   207   248     855    (-,-) 
  alu/g3301__6783/Y       -       A0->Y  F     OAI21X2        1  8.6   187   183    1038    (-,-) 
  alu/g3295__2398/Y       -       A->Y   R     NAND2X6        2 14.8    90    93    1130    (-,-) 
  bus_g4__5477/Y          -       A->Y   R     TBUFX20        8 48.6    59   136    1267    (-,-) 
  alu/g3643__2346/Y       -       B->Y   F     NAND2BX2       2  9.7   186   120    1387    (-,-) 
  alu/g3635__7482/Y       -       A->Y   R     NAND2X4        3  9.3    79    93    1480    (-,-) 
  alu/g3621__1617/Y       -       A->Y   F     XNOR2X2        2  8.7   108   246    1726    (-,-) 
  alu/g3612__6260/Y       -       C->Y   R     NOR3X1         1  4.8   269   169    1895    (-,-) 
  alu/g3600__4733/Y       -       A0N->Y R     AOI2BB1X4      1  5.5    75   195    2090    (-,-) 
  alu/g3599__7482/Y       -       B->Y   F     NOR2X2         3  9.9   104    80    2170    (-,-) 
  alu/g3595__1881/Y       -       B->Y   F     OR2X2          5 14.4   148   201    2371    (-,-) 
  alu/g3590__5122/Y       -       AN->Y  F     NAND2BX1       1  4.5   176   185    2556    (-,-) 
  alu/g3588__2802/Y       -       B->Y   F     AND2X1         2  7.2   133   170    2726    (-,-) 
  alu/g3586__1617/Y       -       A->Y   R     XNOR2X1        1  4.5    95   247    2973    (-,-) 
  alu/g3585__3680/Y       -       A->Y   R     MX2X1          1  4.8    97   190    3163    (-,-) 
  alu/g3584__6783/Y       -       B->Y   F     MXI2X1         1  4.8   206   152    3315    (-,-) 
  alu/g3583__5526/Y       -       A2->Y  R     OAI31X1        1  4.5   271   207    3522    (-,-) 
  alu/g3582__8428/Y       -       C->Y   R     MX3X1          2  8.2   162   271    3793    (-,-) 
  bus_g10__2346/Y         -       A->Y   R     TBUFX3         8 28.6   156   208    4001    (-,-) 
  drc_bufs2966/Y          -       A->Y   F     INVX2          4 12.7   138   143    4144    (-,-) 
  drc_bufs2880/Y          -       A->Y   R     INVX1          8 22.2   336   216    4360    (-,-) 
  memory_mem_reg[26][0]/D -       -      R     SDFFQX1        8    -     -     0    4360    (-,-) 
#-------------------------------------------------------------------------------------------------



Path 25: MET (316 ps) Setup Check with Pin memory_mem_reg[25][0]/CK->D
          Group: clk
     Startpoint: (R) ir_reg_out_reg[7]/CK
          Clock: (R) clk
       Endpoint: (R) memory_mem_reg[25][0]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    5000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    5000            0     
                                              
             Setup:-     323                  
     Required Time:=    4677                  
      Launch Clock:-       0                  
         Data Path:-    4360                  
             Slack:=     316                  

#-------------------------------------------------------------------------------------------------
#      Timing Point       Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                               (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------
  ir_reg_out_reg[7]/CK    -       -      R     (arrival)    289    -     0     0       0    (-,-) 
  ir_reg_out_reg[7]/Q     -       CK->Q  F     DFFQX2         8 25.1   222   338     338    (-,-) 
  alu/g4332/Y             -       A->Y   R     INVX3          3 12.3   104   113     451    (-,-) 
  alu/g3324__2346/Y       -       B->Y   R     OR2X4         10 29.9   129   155     606    (-,-) 
  alu/g4295/Y             -       AN->Y  R     NOR2BX4        7 23.5   207   248     855    (-,-) 
  alu/g3301__6783/Y       -       A0->Y  F     OAI21X2        1  8.6   187   183    1038    (-,-) 
  alu/g3295__2398/Y       -       A->Y   R     NAND2X6        2 14.8    90    93    1130    (-,-) 
  bus_g4__5477/Y          -       A->Y   R     TBUFX20        8 48.6    59   136    1267    (-,-) 
  alu/g3643__2346/Y       -       B->Y   F     NAND2BX2       2  9.7   186   120    1387    (-,-) 
  alu/g3635__7482/Y       -       A->Y   R     NAND2X4        3  9.3    79    93    1480    (-,-) 
  alu/g3621__1617/Y       -       A->Y   F     XNOR2X2        2  8.7   108   246    1726    (-,-) 
  alu/g3612__6260/Y       -       C->Y   R     NOR3X1         1  4.8   269   169    1895    (-,-) 
  alu/g3600__4733/Y       -       A0N->Y R     AOI2BB1X4      1  5.5    75   195    2090    (-,-) 
  alu/g3599__7482/Y       -       B->Y   F     NOR2X2         3  9.9   104    80    2170    (-,-) 
  alu/g3595__1881/Y       -       B->Y   F     OR2X2          5 14.4   148   201    2371    (-,-) 
  alu/g3590__5122/Y       -       AN->Y  F     NAND2BX1       1  4.5   176   185    2556    (-,-) 
  alu/g3588__2802/Y       -       B->Y   F     AND2X1         2  7.2   133   170    2726    (-,-) 
  alu/g3586__1617/Y       -       A->Y   R     XNOR2X1        1  4.5    95   247    2973    (-,-) 
  alu/g3585__3680/Y       -       A->Y   R     MX2X1          1  4.8    97   190    3163    (-,-) 
  alu/g3584__6783/Y       -       B->Y   F     MXI2X1         1  4.8   206   152    3315    (-,-) 
  alu/g3583__5526/Y       -       A2->Y  R     OAI31X1        1  4.5   271   207    3522    (-,-) 
  alu/g3582__8428/Y       -       C->Y   R     MX3X1          2  8.2   162   271    3793    (-,-) 
  bus_g10__2346/Y         -       A->Y   R     TBUFX3         8 28.6   156   208    4001    (-,-) 
  drc_bufs2966/Y          -       A->Y   F     INVX2          4 12.7   138   143    4144    (-,-) 
  drc_bufs2916/Y          -       A->Y   R     INVX1          8 22.2   336   216    4360    (-,-) 
  memory_mem_reg[25][0]/D -       -      R     SDFFQX1        8    -     -     0    4360    (-,-) 
#-------------------------------------------------------------------------------------------------



Path 26: MET (316 ps) Setup Check with Pin memory_mem_reg[19][0]/CK->D
          Group: clk
     Startpoint: (R) ir_reg_out_reg[7]/CK
          Clock: (R) clk
       Endpoint: (R) memory_mem_reg[19][0]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    5000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    5000            0     
                                              
             Setup:-     323                  
     Required Time:=    4677                  
      Launch Clock:-       0                  
         Data Path:-    4360                  
             Slack:=     316                  

#-------------------------------------------------------------------------------------------------
#      Timing Point       Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                               (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------
  ir_reg_out_reg[7]/CK    -       -      R     (arrival)    289    -     0     0       0    (-,-) 
  ir_reg_out_reg[7]/Q     -       CK->Q  F     DFFQX2         8 25.1   222   338     338    (-,-) 
  alu/g4332/Y             -       A->Y   R     INVX3          3 12.3   104   113     451    (-,-) 
  alu/g3324__2346/Y       -       B->Y   R     OR2X4         10 29.9   129   155     606    (-,-) 
  alu/g4295/Y             -       AN->Y  R     NOR2BX4        7 23.5   207   248     855    (-,-) 
  alu/g3301__6783/Y       -       A0->Y  F     OAI21X2        1  8.6   187   183    1038    (-,-) 
  alu/g3295__2398/Y       -       A->Y   R     NAND2X6        2 14.8    90    93    1130    (-,-) 
  bus_g4__5477/Y          -       A->Y   R     TBUFX20        8 48.6    59   136    1267    (-,-) 
  alu/g3643__2346/Y       -       B->Y   F     NAND2BX2       2  9.7   186   120    1387    (-,-) 
  alu/g3635__7482/Y       -       A->Y   R     NAND2X4        3  9.3    79    93    1480    (-,-) 
  alu/g3621__1617/Y       -       A->Y   F     XNOR2X2        2  8.7   108   246    1726    (-,-) 
  alu/g3612__6260/Y       -       C->Y   R     NOR3X1         1  4.8   269   169    1895    (-,-) 
  alu/g3600__4733/Y       -       A0N->Y R     AOI2BB1X4      1  5.5    75   195    2090    (-,-) 
  alu/g3599__7482/Y       -       B->Y   F     NOR2X2         3  9.9   104    80    2170    (-,-) 
  alu/g3595__1881/Y       -       B->Y   F     OR2X2          5 14.4   148   201    2371    (-,-) 
  alu/g3590__5122/Y       -       AN->Y  F     NAND2BX1       1  4.5   176   185    2556    (-,-) 
  alu/g3588__2802/Y       -       B->Y   F     AND2X1         2  7.2   133   170    2726    (-,-) 
  alu/g3586__1617/Y       -       A->Y   R     XNOR2X1        1  4.5    95   247    2973    (-,-) 
  alu/g3585__3680/Y       -       A->Y   R     MX2X1          1  4.8    97   190    3163    (-,-) 
  alu/g3584__6783/Y       -       B->Y   F     MXI2X1         1  4.8   206   152    3315    (-,-) 
  alu/g3583__5526/Y       -       A2->Y  R     OAI31X1        1  4.5   271   207    3522    (-,-) 
  alu/g3582__8428/Y       -       C->Y   R     MX3X1          2  8.2   162   271    3793    (-,-) 
  bus_g10__2346/Y         -       A->Y   R     TBUFX3         8 28.6   156   208    4001    (-,-) 
  drc_bufs2966/Y          -       A->Y   F     INVX2          4 12.7   138   143    4144    (-,-) 
  drc_bufs2880/Y          -       A->Y   R     INVX1          8 22.2   336   216    4360    (-,-) 
  memory_mem_reg[19][0]/D -       -      R     SDFFQX1        8    -     -     0    4360    (-,-) 
#-------------------------------------------------------------------------------------------------



Path 27: MET (316 ps) Setup Check with Pin memory_mem_reg[11][0]/CK->D
          Group: clk
     Startpoint: (R) ir_reg_out_reg[7]/CK
          Clock: (R) clk
       Endpoint: (R) memory_mem_reg[11][0]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    5000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    5000            0     
                                              
             Setup:-     323                  
     Required Time:=    4677                  
      Launch Clock:-       0                  
         Data Path:-    4360                  
             Slack:=     316                  

#-------------------------------------------------------------------------------------------------
#      Timing Point       Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                               (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------
  ir_reg_out_reg[7]/CK    -       -      R     (arrival)    289    -     0     0       0    (-,-) 
  ir_reg_out_reg[7]/Q     -       CK->Q  F     DFFQX2         8 25.1   222   338     338    (-,-) 
  alu/g4332/Y             -       A->Y   R     INVX3          3 12.3   104   113     451    (-,-) 
  alu/g3324__2346/Y       -       B->Y   R     OR2X4         10 29.9   129   155     606    (-,-) 
  alu/g4295/Y             -       AN->Y  R     NOR2BX4        7 23.5   207   248     855    (-,-) 
  alu/g3301__6783/Y       -       A0->Y  F     OAI21X2        1  8.6   187   183    1038    (-,-) 
  alu/g3295__2398/Y       -       A->Y   R     NAND2X6        2 14.8    90    93    1130    (-,-) 
  bus_g4__5477/Y          -       A->Y   R     TBUFX20        8 48.6    59   136    1267    (-,-) 
  alu/g3643__2346/Y       -       B->Y   F     NAND2BX2       2  9.7   186   120    1387    (-,-) 
  alu/g3635__7482/Y       -       A->Y   R     NAND2X4        3  9.3    79    93    1480    (-,-) 
  alu/g3621__1617/Y       -       A->Y   F     XNOR2X2        2  8.7   108   246    1726    (-,-) 
  alu/g3612__6260/Y       -       C->Y   R     NOR3X1         1  4.8   269   169    1895    (-,-) 
  alu/g3600__4733/Y       -       A0N->Y R     AOI2BB1X4      1  5.5    75   195    2090    (-,-) 
  alu/g3599__7482/Y       -       B->Y   F     NOR2X2         3  9.9   104    80    2170    (-,-) 
  alu/g3595__1881/Y       -       B->Y   F     OR2X2          5 14.4   148   201    2371    (-,-) 
  alu/g3590__5122/Y       -       AN->Y  F     NAND2BX1       1  4.5   176   185    2556    (-,-) 
  alu/g3588__2802/Y       -       B->Y   F     AND2X1         2  7.2   133   170    2726    (-,-) 
  alu/g3586__1617/Y       -       A->Y   R     XNOR2X1        1  4.5    95   247    2973    (-,-) 
  alu/g3585__3680/Y       -       A->Y   R     MX2X1          1  4.8    97   190    3163    (-,-) 
  alu/g3584__6783/Y       -       B->Y   F     MXI2X1         1  4.8   206   152    3315    (-,-) 
  alu/g3583__5526/Y       -       A2->Y  R     OAI31X1        1  4.5   271   207    3522    (-,-) 
  alu/g3582__8428/Y       -       C->Y   R     MX3X1          2  8.2   162   271    3793    (-,-) 
  bus_g10__2346/Y         -       A->Y   R     TBUFX3         8 28.6   156   208    4001    (-,-) 
  drc_bufs2966/Y          -       A->Y   F     INVX2          4 12.7   138   143    4144    (-,-) 
  drc_bufs2880/Y          -       A->Y   R     INVX1          8 22.2   336   216    4360    (-,-) 
  memory_mem_reg[11][0]/D -       -      R     SDFFQX1        8    -     -     0    4360    (-,-) 
#-------------------------------------------------------------------------------------------------



Path 28: MET (316 ps) Setup Check with Pin memory_mem_reg[9][0]/CK->D
          Group: clk
     Startpoint: (R) ir_reg_out_reg[7]/CK
          Clock: (R) clk
       Endpoint: (R) memory_mem_reg[9][0]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    5000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    5000            0     
                                              
             Setup:-     323                  
     Required Time:=    4677                  
      Launch Clock:-       0                  
         Data Path:-    4360                  
             Slack:=     316                  

#------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  ir_reg_out_reg[7]/CK   -       -      R     (arrival)    289    -     0     0       0    (-,-) 
  ir_reg_out_reg[7]/Q    -       CK->Q  F     DFFQX2         8 25.1   222   338     338    (-,-) 
  alu/g4332/Y            -       A->Y   R     INVX3          3 12.3   104   113     451    (-,-) 
  alu/g3324__2346/Y      -       B->Y   R     OR2X4         10 29.9   129   155     606    (-,-) 
  alu/g4295/Y            -       AN->Y  R     NOR2BX4        7 23.5   207   248     855    (-,-) 
  alu/g3301__6783/Y      -       A0->Y  F     OAI21X2        1  8.6   187   183    1038    (-,-) 
  alu/g3295__2398/Y      -       A->Y   R     NAND2X6        2 14.8    90    93    1130    (-,-) 
  bus_g4__5477/Y         -       A->Y   R     TBUFX20        8 48.6    59   136    1267    (-,-) 
  alu/g3643__2346/Y      -       B->Y   F     NAND2BX2       2  9.7   186   120    1387    (-,-) 
  alu/g3635__7482/Y      -       A->Y   R     NAND2X4        3  9.3    79    93    1480    (-,-) 
  alu/g3621__1617/Y      -       A->Y   F     XNOR2X2        2  8.7   108   246    1726    (-,-) 
  alu/g3612__6260/Y      -       C->Y   R     NOR3X1         1  4.8   269   169    1895    (-,-) 
  alu/g3600__4733/Y      -       A0N->Y R     AOI2BB1X4      1  5.5    75   195    2090    (-,-) 
  alu/g3599__7482/Y      -       B->Y   F     NOR2X2         3  9.9   104    80    2170    (-,-) 
  alu/g3595__1881/Y      -       B->Y   F     OR2X2          5 14.4   148   201    2371    (-,-) 
  alu/g3590__5122/Y      -       AN->Y  F     NAND2BX1       1  4.5   176   185    2556    (-,-) 
  alu/g3588__2802/Y      -       B->Y   F     AND2X1         2  7.2   133   170    2726    (-,-) 
  alu/g3586__1617/Y      -       A->Y   R     XNOR2X1        1  4.5    95   247    2973    (-,-) 
  alu/g3585__3680/Y      -       A->Y   R     MX2X1          1  4.8    97   190    3163    (-,-) 
  alu/g3584__6783/Y      -       B->Y   F     MXI2X1         1  4.8   206   152    3315    (-,-) 
  alu/g3583__5526/Y      -       A2->Y  R     OAI31X1        1  4.5   271   207    3522    (-,-) 
  alu/g3582__8428/Y      -       C->Y   R     MX3X1          2  8.2   162   271    3793    (-,-) 
  bus_g10__2346/Y        -       A->Y   R     TBUFX3         8 28.6   156   208    4001    (-,-) 
  drc_bufs2966/Y         -       A->Y   F     INVX2          4 12.7   138   143    4144    (-,-) 
  drc_bufs2916/Y         -       A->Y   R     INVX1          8 22.2   336   216    4360    (-,-) 
  memory_mem_reg[9][0]/D -       -      R     SDFFQX1        8    -     -     0    4360    (-,-) 
#------------------------------------------------------------------------------------------------



Path 29: MET (319 ps) Setup Check with Pin memory_mem_reg[27][0]/CK->D
          Group: clk
     Startpoint: (R) ir_reg_out_reg[7]/CK
          Clock: (R) clk
       Endpoint: (R) memory_mem_reg[27][0]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    5000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    5000            0     
                                              
             Setup:-     322                  
     Required Time:=    4678                  
      Launch Clock:-       0                  
         Data Path:-    4359                  
             Slack:=     319                  

#-------------------------------------------------------------------------------------------------
#      Timing Point       Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                               (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------
  ir_reg_out_reg[7]/CK    -       -      R     (arrival)    289    -     0     0       0    (-,-) 
  ir_reg_out_reg[7]/Q     -       CK->Q  F     DFFQX2         8 25.1   222   338     338    (-,-) 
  alu/g4332/Y             -       A->Y   R     INVX3          3 12.3   104   113     451    (-,-) 
  alu/g3324__2346/Y       -       B->Y   R     OR2X4         10 29.9   129   155     606    (-,-) 
  alu/g4295/Y             -       AN->Y  R     NOR2BX4        7 23.5   207   248     855    (-,-) 
  alu/g3301__6783/Y       -       A0->Y  F     OAI21X2        1  8.6   187   183    1038    (-,-) 
  alu/g3295__2398/Y       -       A->Y   R     NAND2X6        2 14.8    90    93    1130    (-,-) 
  bus_g4__5477/Y          -       A->Y   R     TBUFX20        8 48.6    59   136    1267    (-,-) 
  alu/g3643__2346/Y       -       B->Y   F     NAND2BX2       2  9.7   186   120    1387    (-,-) 
  alu/g3635__7482/Y       -       A->Y   R     NAND2X4        3  9.3    79    93    1480    (-,-) 
  alu/g3621__1617/Y       -       A->Y   F     XNOR2X2        2  8.7   108   246    1726    (-,-) 
  alu/g3612__6260/Y       -       C->Y   R     NOR3X1         1  4.8   269   169    1895    (-,-) 
  alu/g3600__4733/Y       -       A0N->Y R     AOI2BB1X4      1  5.5    75   195    2090    (-,-) 
  alu/g3599__7482/Y       -       B->Y   F     NOR2X2         3  9.9   104    80    2170    (-,-) 
  alu/g3595__1881/Y       -       B->Y   F     OR2X2          5 14.4   148   201    2371    (-,-) 
  alu/g3590__5122/Y       -       AN->Y  F     NAND2BX1       1  4.5   176   185    2556    (-,-) 
  alu/g3588__2802/Y       -       B->Y   F     AND2X1         2  7.2   133   170    2726    (-,-) 
  alu/g3586__1617/Y       -       A->Y   R     XNOR2X1        1  4.5    95   247    2973    (-,-) 
  alu/g3585__3680/Y       -       A->Y   R     MX2X1          1  4.8    97   190    3163    (-,-) 
  alu/g3584__6783/Y       -       B->Y   F     MXI2X1         1  4.8   206   152    3315    (-,-) 
  alu/g3583__5526/Y       -       A2->Y  R     OAI31X1        1  4.5   271   207    3522    (-,-) 
  alu/g3582__8428/Y       -       C->Y   R     MX3X1          2  8.2   162   271    3793    (-,-) 
  bus_g10__2346/Y         -       A->Y   R     TBUFX3         8 28.6   156   208    4001    (-,-) 
  drc_bufs2966/Y          -       A->Y   F     INVX2          4 12.7   138   143    4144    (-,-) 
  drc_bufs2862/Y          -       A->Y   R     INVX1          8 22.0   333   215    4359    (-,-) 
  memory_mem_reg[27][0]/D -       -      R     SDFFQX1        8    -     -     0    4359    (-,-) 
#-------------------------------------------------------------------------------------------------



Path 30: MET (319 ps) Setup Check with Pin memory_mem_reg[21][0]/CK->D
          Group: clk
     Startpoint: (R) ir_reg_out_reg[7]/CK
          Clock: (R) clk
       Endpoint: (R) memory_mem_reg[21][0]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    5000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    5000            0     
                                              
             Setup:-     322                  
     Required Time:=    4678                  
      Launch Clock:-       0                  
         Data Path:-    4359                  
             Slack:=     319                  

#-------------------------------------------------------------------------------------------------
#      Timing Point       Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                               (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------
  ir_reg_out_reg[7]/CK    -       -      R     (arrival)    289    -     0     0       0    (-,-) 
  ir_reg_out_reg[7]/Q     -       CK->Q  F     DFFQX2         8 25.1   222   338     338    (-,-) 
  alu/g4332/Y             -       A->Y   R     INVX3          3 12.3   104   113     451    (-,-) 
  alu/g3324__2346/Y       -       B->Y   R     OR2X4         10 29.9   129   155     606    (-,-) 
  alu/g4295/Y             -       AN->Y  R     NOR2BX4        7 23.5   207   248     855    (-,-) 
  alu/g3301__6783/Y       -       A0->Y  F     OAI21X2        1  8.6   187   183    1038    (-,-) 
  alu/g3295__2398/Y       -       A->Y   R     NAND2X6        2 14.8    90    93    1130    (-,-) 
  bus_g4__5477/Y          -       A->Y   R     TBUFX20        8 48.6    59   136    1267    (-,-) 
  alu/g3643__2346/Y       -       B->Y   F     NAND2BX2       2  9.7   186   120    1387    (-,-) 
  alu/g3635__7482/Y       -       A->Y   R     NAND2X4        3  9.3    79    93    1480    (-,-) 
  alu/g3621__1617/Y       -       A->Y   F     XNOR2X2        2  8.7   108   246    1726    (-,-) 
  alu/g3612__6260/Y       -       C->Y   R     NOR3X1         1  4.8   269   169    1895    (-,-) 
  alu/g3600__4733/Y       -       A0N->Y R     AOI2BB1X4      1  5.5    75   195    2090    (-,-) 
  alu/g3599__7482/Y       -       B->Y   F     NOR2X2         3  9.9   104    80    2170    (-,-) 
  alu/g3595__1881/Y       -       B->Y   F     OR2X2          5 14.4   148   201    2371    (-,-) 
  alu/g3590__5122/Y       -       AN->Y  F     NAND2BX1       1  4.5   176   185    2556    (-,-) 
  alu/g3588__2802/Y       -       B->Y   F     AND2X1         2  7.2   133   170    2726    (-,-) 
  alu/g3586__1617/Y       -       A->Y   R     XNOR2X1        1  4.5    95   247    2973    (-,-) 
  alu/g3585__3680/Y       -       A->Y   R     MX2X1          1  4.8    97   190    3163    (-,-) 
  alu/g3584__6783/Y       -       B->Y   F     MXI2X1         1  4.8   206   152    3315    (-,-) 
  alu/g3583__5526/Y       -       A2->Y  R     OAI31X1        1  4.5   271   207    3522    (-,-) 
  alu/g3582__8428/Y       -       C->Y   R     MX3X1          2  8.2   162   271    3793    (-,-) 
  bus_g10__2346/Y         -       A->Y   R     TBUFX3         8 28.6   156   208    4001    (-,-) 
  drc_bufs2966/Y          -       A->Y   F     INVX2          4 12.7   138   143    4144    (-,-) 
  drc_bufs2862/Y          -       A->Y   R     INVX1          8 22.0   333   215    4359    (-,-) 
  memory_mem_reg[21][0]/D -       -      R     SDFFQX1        8    -     -     0    4359    (-,-) 
#-------------------------------------------------------------------------------------------------



Path 31: MET (319 ps) Setup Check with Pin memory_mem_reg[16][0]/CK->D
          Group: clk
     Startpoint: (R) ir_reg_out_reg[7]/CK
          Clock: (R) clk
       Endpoint: (R) memory_mem_reg[16][0]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    5000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    5000            0     
                                              
             Setup:-     322                  
     Required Time:=    4678                  
      Launch Clock:-       0                  
         Data Path:-    4359                  
             Slack:=     319                  

#-------------------------------------------------------------------------------------------------
#      Timing Point       Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                               (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------
  ir_reg_out_reg[7]/CK    -       -      R     (arrival)    289    -     0     0       0    (-,-) 
  ir_reg_out_reg[7]/Q     -       CK->Q  F     DFFQX2         8 25.1   222   338     338    (-,-) 
  alu/g4332/Y             -       A->Y   R     INVX3          3 12.3   104   113     451    (-,-) 
  alu/g3324__2346/Y       -       B->Y   R     OR2X4         10 29.9   129   155     606    (-,-) 
  alu/g4295/Y             -       AN->Y  R     NOR2BX4        7 23.5   207   248     855    (-,-) 
  alu/g3301__6783/Y       -       A0->Y  F     OAI21X2        1  8.6   187   183    1038    (-,-) 
  alu/g3295__2398/Y       -       A->Y   R     NAND2X6        2 14.8    90    93    1130    (-,-) 
  bus_g4__5477/Y          -       A->Y   R     TBUFX20        8 48.6    59   136    1267    (-,-) 
  alu/g3643__2346/Y       -       B->Y   F     NAND2BX2       2  9.7   186   120    1387    (-,-) 
  alu/g3635__7482/Y       -       A->Y   R     NAND2X4        3  9.3    79    93    1480    (-,-) 
  alu/g3621__1617/Y       -       A->Y   F     XNOR2X2        2  8.7   108   246    1726    (-,-) 
  alu/g3612__6260/Y       -       C->Y   R     NOR3X1         1  4.8   269   169    1895    (-,-) 
  alu/g3600__4733/Y       -       A0N->Y R     AOI2BB1X4      1  5.5    75   195    2090    (-,-) 
  alu/g3599__7482/Y       -       B->Y   F     NOR2X2         3  9.9   104    80    2170    (-,-) 
  alu/g3595__1881/Y       -       B->Y   F     OR2X2          5 14.4   148   201    2371    (-,-) 
  alu/g3590__5122/Y       -       AN->Y  F     NAND2BX1       1  4.5   176   185    2556    (-,-) 
  alu/g3588__2802/Y       -       B->Y   F     AND2X1         2  7.2   133   170    2726    (-,-) 
  alu/g3586__1617/Y       -       A->Y   R     XNOR2X1        1  4.5    95   247    2973    (-,-) 
  alu/g3585__3680/Y       -       A->Y   R     MX2X1          1  4.8    97   190    3163    (-,-) 
  alu/g3584__6783/Y       -       B->Y   F     MXI2X1         1  4.8   206   152    3315    (-,-) 
  alu/g3583__5526/Y       -       A2->Y  R     OAI31X1        1  4.5   271   207    3522    (-,-) 
  alu/g3582__8428/Y       -       C->Y   R     MX3X1          2  8.2   162   271    3793    (-,-) 
  bus_g10__2346/Y         -       A->Y   R     TBUFX3         8 28.6   156   208    4001    (-,-) 
  drc_bufs2966/Y          -       A->Y   F     INVX2          4 12.7   138   143    4144    (-,-) 
  drc_bufs2862/Y          -       A->Y   R     INVX1          8 22.0   333   215    4359    (-,-) 
  memory_mem_reg[16][0]/D -       -      R     SDFFQX1        8    -     -     0    4359    (-,-) 
#-------------------------------------------------------------------------------------------------



Path 32: MET (319 ps) Setup Check with Pin memory_mem_reg[15][0]/CK->D
          Group: clk
     Startpoint: (R) ir_reg_out_reg[7]/CK
          Clock: (R) clk
       Endpoint: (R) memory_mem_reg[15][0]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    5000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    5000            0     
                                              
             Setup:-     322                  
     Required Time:=    4678                  
      Launch Clock:-       0                  
         Data Path:-    4359                  
             Slack:=     319                  

#-------------------------------------------------------------------------------------------------
#      Timing Point       Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                               (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------
  ir_reg_out_reg[7]/CK    -       -      R     (arrival)    289    -     0     0       0    (-,-) 
  ir_reg_out_reg[7]/Q     -       CK->Q  F     DFFQX2         8 25.1   222   338     338    (-,-) 
  alu/g4332/Y             -       A->Y   R     INVX3          3 12.3   104   113     451    (-,-) 
  alu/g3324__2346/Y       -       B->Y   R     OR2X4         10 29.9   129   155     606    (-,-) 
  alu/g4295/Y             -       AN->Y  R     NOR2BX4        7 23.5   207   248     855    (-,-) 
  alu/g3301__6783/Y       -       A0->Y  F     OAI21X2        1  8.6   187   183    1038    (-,-) 
  alu/g3295__2398/Y       -       A->Y   R     NAND2X6        2 14.8    90    93    1130    (-,-) 
  bus_g4__5477/Y          -       A->Y   R     TBUFX20        8 48.6    59   136    1267    (-,-) 
  alu/g3643__2346/Y       -       B->Y   F     NAND2BX2       2  9.7   186   120    1387    (-,-) 
  alu/g3635__7482/Y       -       A->Y   R     NAND2X4        3  9.3    79    93    1480    (-,-) 
  alu/g3621__1617/Y       -       A->Y   F     XNOR2X2        2  8.7   108   246    1726    (-,-) 
  alu/g3612__6260/Y       -       C->Y   R     NOR3X1         1  4.8   269   169    1895    (-,-) 
  alu/g3600__4733/Y       -       A0N->Y R     AOI2BB1X4      1  5.5    75   195    2090    (-,-) 
  alu/g3599__7482/Y       -       B->Y   F     NOR2X2         3  9.9   104    80    2170    (-,-) 
  alu/g3595__1881/Y       -       B->Y   F     OR2X2          5 14.4   148   201    2371    (-,-) 
  alu/g3590__5122/Y       -       AN->Y  F     NAND2BX1       1  4.5   176   185    2556    (-,-) 
  alu/g3588__2802/Y       -       B->Y   F     AND2X1         2  7.2   133   170    2726    (-,-) 
  alu/g3586__1617/Y       -       A->Y   R     XNOR2X1        1  4.5    95   247    2973    (-,-) 
  alu/g3585__3680/Y       -       A->Y   R     MX2X1          1  4.8    97   190    3163    (-,-) 
  alu/g3584__6783/Y       -       B->Y   F     MXI2X1         1  4.8   206   152    3315    (-,-) 
  alu/g3583__5526/Y       -       A2->Y  R     OAI31X1        1  4.5   271   207    3522    (-,-) 
  alu/g3582__8428/Y       -       C->Y   R     MX3X1          2  8.2   162   271    3793    (-,-) 
  bus_g10__2346/Y         -       A->Y   R     TBUFX3         8 28.6   156   208    4001    (-,-) 
  drc_bufs2966/Y          -       A->Y   F     INVX2          4 12.7   138   143    4144    (-,-) 
  drc_bufs2862/Y          -       A->Y   R     INVX1          8 22.0   333   215    4359    (-,-) 
  memory_mem_reg[15][0]/D -       -      R     SDFFQX1        8    -     -     0    4359    (-,-) 
#-------------------------------------------------------------------------------------------------



Path 33: MET (319 ps) Setup Check with Pin memory_mem_reg[13][0]/CK->D
          Group: clk
     Startpoint: (R) ir_reg_out_reg[7]/CK
          Clock: (R) clk
       Endpoint: (R) memory_mem_reg[13][0]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    5000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    5000            0     
                                              
             Setup:-     322                  
     Required Time:=    4678                  
      Launch Clock:-       0                  
         Data Path:-    4359                  
             Slack:=     319                  

#-------------------------------------------------------------------------------------------------
#      Timing Point       Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                               (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------
  ir_reg_out_reg[7]/CK    -       -      R     (arrival)    289    -     0     0       0    (-,-) 
  ir_reg_out_reg[7]/Q     -       CK->Q  F     DFFQX2         8 25.1   222   338     338    (-,-) 
  alu/g4332/Y             -       A->Y   R     INVX3          3 12.3   104   113     451    (-,-) 
  alu/g3324__2346/Y       -       B->Y   R     OR2X4         10 29.9   129   155     606    (-,-) 
  alu/g4295/Y             -       AN->Y  R     NOR2BX4        7 23.5   207   248     855    (-,-) 
  alu/g3301__6783/Y       -       A0->Y  F     OAI21X2        1  8.6   187   183    1038    (-,-) 
  alu/g3295__2398/Y       -       A->Y   R     NAND2X6        2 14.8    90    93    1130    (-,-) 
  bus_g4__5477/Y          -       A->Y   R     TBUFX20        8 48.6    59   136    1267    (-,-) 
  alu/g3643__2346/Y       -       B->Y   F     NAND2BX2       2  9.7   186   120    1387    (-,-) 
  alu/g3635__7482/Y       -       A->Y   R     NAND2X4        3  9.3    79    93    1480    (-,-) 
  alu/g3621__1617/Y       -       A->Y   F     XNOR2X2        2  8.7   108   246    1726    (-,-) 
  alu/g3612__6260/Y       -       C->Y   R     NOR3X1         1  4.8   269   169    1895    (-,-) 
  alu/g3600__4733/Y       -       A0N->Y R     AOI2BB1X4      1  5.5    75   195    2090    (-,-) 
  alu/g3599__7482/Y       -       B->Y   F     NOR2X2         3  9.9   104    80    2170    (-,-) 
  alu/g3595__1881/Y       -       B->Y   F     OR2X2          5 14.4   148   201    2371    (-,-) 
  alu/g3590__5122/Y       -       AN->Y  F     NAND2BX1       1  4.5   176   185    2556    (-,-) 
  alu/g3588__2802/Y       -       B->Y   F     AND2X1         2  7.2   133   170    2726    (-,-) 
  alu/g3586__1617/Y       -       A->Y   R     XNOR2X1        1  4.5    95   247    2973    (-,-) 
  alu/g3585__3680/Y       -       A->Y   R     MX2X1          1  4.8    97   190    3163    (-,-) 
  alu/g3584__6783/Y       -       B->Y   F     MXI2X1         1  4.8   206   152    3315    (-,-) 
  alu/g3583__5526/Y       -       A2->Y  R     OAI31X1        1  4.5   271   207    3522    (-,-) 
  alu/g3582__8428/Y       -       C->Y   R     MX3X1          2  8.2   162   271    3793    (-,-) 
  bus_g10__2346/Y         -       A->Y   R     TBUFX3         8 28.6   156   208    4001    (-,-) 
  drc_bufs2966/Y          -       A->Y   F     INVX2          4 12.7   138   143    4144    (-,-) 
  drc_bufs2862/Y          -       A->Y   R     INVX1          8 22.0   333   215    4359    (-,-) 
  memory_mem_reg[13][0]/D -       -      R     SDFFQX1        8    -     -     0    4359    (-,-) 
#-------------------------------------------------------------------------------------------------



Path 34: MET (620 ps) Setup Check with Pin ac_reg_out_reg[0]/CK->D
          Group: clk
     Startpoint: (R) ir_reg_out_reg[7]/CK
          Clock: (R) clk
       Endpoint: (R) ac_reg_out_reg[0]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    5000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    5000            0     
                                              
             Setup:-     144                  
     Required Time:=    4856                  
      Launch Clock:-       0                  
         Data Path:-    4236                  
             Slack:=     620                  

#----------------------------------------------------------------------------------------------
#    Timing Point      Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                            (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------
  ir_reg_out_reg[7]/CK -       -      R     (arrival)    289    -     0     0       0    (-,-) 
  ir_reg_out_reg[7]/Q  -       CK->Q  F     DFFQX2         8 25.1   222   338     338    (-,-) 
  alu/g4332/Y          -       A->Y   R     INVX3          3 12.3   104   113     451    (-,-) 
  alu/g3324__2346/Y    -       B->Y   R     OR2X4         10 29.9   129   155     606    (-,-) 
  alu/g4295/Y          -       AN->Y  R     NOR2BX4        7 23.5   207   248     855    (-,-) 
  alu/g3301__6783/Y    -       A0->Y  F     OAI21X2        1  8.6   187   183    1038    (-,-) 
  alu/g3295__2398/Y    -       A->Y   R     NAND2X6        2 14.8    90    93    1130    (-,-) 
  bus_g4__5477/Y       -       A->Y   R     TBUFX20        8 48.6    59   136    1267    (-,-) 
  alu/g3643__2346/Y    -       B->Y   F     NAND2BX2       2  9.7   186   120    1387    (-,-) 
  alu/g3635__7482/Y    -       A->Y   R     NAND2X4        3  9.3    79    93    1480    (-,-) 
  alu/g3621__1617/Y    -       A->Y   F     XNOR2X2        2  8.7   108   246    1726    (-,-) 
  alu/g3612__6260/Y    -       C->Y   R     NOR3X1         1  4.8   269   169    1895    (-,-) 
  alu/g3600__4733/Y    -       A0N->Y R     AOI2BB1X4      1  5.5    75   195    2090    (-,-) 
  alu/g3599__7482/Y    -       B->Y   F     NOR2X2         3  9.9   104    80    2170    (-,-) 
  alu/g3595__1881/Y    -       B->Y   F     OR2X2          5 14.4   148   201    2371    (-,-) 
  alu/g3590__5122/Y    -       AN->Y  F     NAND2BX1       1  4.5   176   185    2556    (-,-) 
  alu/g3588__2802/Y    -       B->Y   F     AND2X1         2  7.2   133   170    2726    (-,-) 
  alu/g3586__1617/Y    -       A->Y   R     XNOR2X1        1  4.5    95   247    2973    (-,-) 
  alu/g3585__3680/Y    -       A->Y   R     MX2X1          1  4.8    97   190    3163    (-,-) 
  alu/g3584__6783/Y    -       B->Y   F     MXI2X1         1  4.8   206   152    3315    (-,-) 
  alu/g3583__5526/Y    -       A2->Y  R     OAI31X1        1  4.5   271   207    3522    (-,-) 
  alu/g3582__8428/Y    -       C->Y   R     MX3X1          2  8.2   162   271    3793    (-,-) 
  g2711__4319/Y        -       A->Y   F     MXI2XL         1  4.8   343   247    4040    (-,-) 
  g2665__1666/Y        -       B->Y   R     NOR2X1         1  4.6   193   196    4236    (-,-) 
  ac_reg_out_reg[0]/D  -       -      R     DFFHQX1        1    -     -     0    4236    (-,-) 
#----------------------------------------------------------------------------------------------



Path 35: MET (1374 ps) Late External Delay Assertion at pin halt
          Group: clk
     Startpoint: (R) phases_phase_out_reg[2]/CK
          Clock: (R) clk
       Endpoint: (R) halt
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    5000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    5000            0     
                                              
      Output Delay:-    2500                  
     Required Time:=    2500                  
      Launch Clock:-       0                  
         Data Path:-    1126                  
             Slack:=    1374                  

Exceptions/Constraints:
  output_delay             2500            risc.sdc_line_7 

#---------------------------------------------------------------------------------------------------
#       Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                 (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------
  phases_phase_out_reg[2]/CK -       -     R     (arrival)    289    -     0     0       0    (-,-) 
  phases_phase_out_reg[2]/Q  -       CK->Q R     DFFRX1         8 27.7   436   503     503    (-,-) 
  g1739__7410/Y              -       B->Y  F     NAND2BX1       3 10.2   377   332     835    (-,-) 
  g1729__2802/Y              -       C->Y  R     NOR4X1         1  3.9   332   291    1126    (-,-) 
  halt                       -       -     R     (port)         -    -     -     0    1126    (-,-) 
#---------------------------------------------------------------------------------------------------



Path 36: MET (1856 ps) Setup Check with Pin memory_mem_out_reg[7]/CK->SI
          Group: clk
     Startpoint: (R) phases_phase_out_reg[2]/CK
          Clock: (R) clk
       Endpoint: (F) memory_mem_out_reg[7]/SI
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    5000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    5000            0     
                                              
             Setup:-     174                  
     Required Time:=    4826                  
      Launch Clock:-       0                  
         Data Path:-    2970                  
             Slack:=    1856                  

#---------------------------------------------------------------------------------------------------
#       Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                 (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------
  phases_phase_out_reg[2]/CK -       -     R     (arrival)    289    -     0     0       0    (-,-) 
  phases_phase_out_reg[2]/Q  -       CK->Q R     DFFRX1         8 27.7   436   503     503    (-,-) 
  g1731__5122/Y              -       S0->Y F     MX2X1          8 23.3   401   477     980    (-,-) 
  g530__1705/Y               -       B->Y  F     AND2XL         8 21.8   662   485    1466    (-,-) 
  g548__5115/Y               -       A->Y  F     AND2X1         8 21.8   371   442    1908    (-,-) 
  g996__6260/Y               -       A1->Y F     AO22X1         1  4.8   106   286    2193    (-,-) 
  g910__2398/Y               -       C0->Y R     AOI221X1       1  4.8   302   188    2381    (-,-) 
  g882__2398/Y               -       C->Y  F     NAND3X1        1  4.5   291   244    2625    (-,-) 
  g851__7410/Y               -       B->Y  F     OR4X1          1  4.6   131   345    2970    (-,-) 
  memory_mem_out_reg[7]/SI   -       -     F     SDFFQX1        1    -     -     0    2970    (-,-) 
#---------------------------------------------------------------------------------------------------



Path 37: MET (1856 ps) Setup Check with Pin memory_mem_out_reg[6]/CK->SI
          Group: clk
     Startpoint: (R) phases_phase_out_reg[2]/CK
          Clock: (R) clk
       Endpoint: (F) memory_mem_out_reg[6]/SI
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    5000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    5000            0     
                                              
             Setup:-     174                  
     Required Time:=    4826                  
      Launch Clock:-       0                  
         Data Path:-    2970                  
             Slack:=    1856                  

#---------------------------------------------------------------------------------------------------
#       Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                 (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------
  phases_phase_out_reg[2]/CK -       -     R     (arrival)    289    -     0     0       0    (-,-) 
  phases_phase_out_reg[2]/Q  -       CK->Q R     DFFRX1         8 27.7   436   503     503    (-,-) 
  g1731__5122/Y              -       S0->Y F     MX2X1          8 23.3   401   477     980    (-,-) 
  g530__1705/Y               -       B->Y  F     AND2XL         8 21.8   662   485    1466    (-,-) 
  g548__5115/Y               -       A->Y  F     AND2X1         8 21.8   371   442    1908    (-,-) 
  g993__5477/Y               -       A1->Y F     AO22X1         1  4.8   106   286    2193    (-,-) 
  g913__4319/Y               -       C0->Y R     AOI221X1       1  4.8   302   188    2381    (-,-) 
  g880__6417/Y               -       C->Y  F     NAND3X1        1  4.5   291   244    2625    (-,-) 
  g850__1666/Y               -       B->Y  F     OR4X1          1  4.6   131   345    2970    (-,-) 
  memory_mem_out_reg[6]/SI   -       -     F     SDFFQX1        1    -     -     0    2970    (-,-) 
#---------------------------------------------------------------------------------------------------



Path 38: MET (1856 ps) Setup Check with Pin memory_mem_out_reg[5]/CK->SI
          Group: clk
     Startpoint: (R) phases_phase_out_reg[2]/CK
          Clock: (R) clk
       Endpoint: (F) memory_mem_out_reg[5]/SI
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    5000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    5000            0     
                                              
             Setup:-     174                  
     Required Time:=    4826                  
      Launch Clock:-       0                  
         Data Path:-    2970                  
             Slack:=    1856                  

#---------------------------------------------------------------------------------------------------
#       Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                 (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------
  phases_phase_out_reg[2]/CK -       -     R     (arrival)    289    -     0     0       0    (-,-) 
  phases_phase_out_reg[2]/Q  -       CK->Q R     DFFRX1         8 27.7   436   503     503    (-,-) 
  g1731__5122/Y              -       S0->Y F     MX2X1          8 23.3   401   477     980    (-,-) 
  g530__1705/Y               -       B->Y  F     AND2XL         8 21.8   662   485    1466    (-,-) 
  g548__5115/Y               -       A->Y  F     AND2X1         8 21.8   371   442    1908    (-,-) 
  g943__5526/Y               -       A1->Y F     AO22X1         1  4.8   106   286    2193    (-,-) 
  g897__1881/Y               -       C0->Y R     AOI221X1       1  4.8   302   188    2381    (-,-) 
  g864__1705/Y               -       C->Y  F     NAND3X1        1  4.5   291   244    2625    (-,-) 
  g854__2398/Y               -       B->Y  F     OR4X1          1  4.6   131   345    2970    (-,-) 
  memory_mem_out_reg[5]/SI   -       -     F     SDFFQX1        1    -     -     0    2970    (-,-) 
#---------------------------------------------------------------------------------------------------



Path 39: MET (1856 ps) Setup Check with Pin memory_mem_out_reg[4]/CK->SI
          Group: clk
     Startpoint: (R) phases_phase_out_reg[2]/CK
          Clock: (R) clk
       Endpoint: (F) memory_mem_out_reg[4]/SI
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    5000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    5000            0     
                                              
             Setup:-     174                  
     Required Time:=    4826                  
      Launch Clock:-       0                  
         Data Path:-    2970                  
             Slack:=    1856                  

#---------------------------------------------------------------------------------------------------
#       Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                 (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------
  phases_phase_out_reg[2]/CK -       -     R     (arrival)    289    -     0     0       0    (-,-) 
  phases_phase_out_reg[2]/Q  -       CK->Q R     DFFRX1         8 27.7   436   503     503    (-,-) 
  g1731__5122/Y              -       S0->Y F     MX2X1          8 23.3   401   477     980    (-,-) 
  g530__1705/Y               -       B->Y  F     AND2XL         8 21.8   662   485    1466    (-,-) 
  g548__5115/Y               -       A->Y  F     AND2X1         8 21.8   371   442    1908    (-,-) 
  g989__2346/Y               -       A1->Y F     AO22X1         1  4.8   106   286    2193    (-,-) 
  g912__6260/Y               -       C0->Y R     AOI221X1       1  4.8   302   188    2381    (-,-) 
  g877__2346/Y               -       C->Y  F     NAND3X1        1  4.5   291   244    2625    (-,-) 
  g849__2346/Y               -       B->Y  F     OR4X1          1  4.6   131   345    2970    (-,-) 
  memory_mem_out_reg[4]/SI   -       -     F     SDFFQX1        1    -     -     0    2970    (-,-) 
#---------------------------------------------------------------------------------------------------



Path 40: MET (1856 ps) Setup Check with Pin memory_mem_out_reg[3]/CK->SI
          Group: clk
     Startpoint: (R) phases_phase_out_reg[2]/CK
          Clock: (R) clk
       Endpoint: (F) memory_mem_out_reg[3]/SI
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    5000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    5000            0     
                                              
             Setup:-     174                  
     Required Time:=    4826                  
      Launch Clock:-       0                  
         Data Path:-    2970                  
             Slack:=    1856                  

#---------------------------------------------------------------------------------------------------
#       Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                 (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------
  phases_phase_out_reg[2]/CK -       -     R     (arrival)    289    -     0     0       0    (-,-) 
  phases_phase_out_reg[2]/Q  -       CK->Q R     DFFRX1         8 27.7   436   503     503    (-,-) 
  g1731__5122/Y              -       S0->Y F     MX2X1          8 23.3   401   477     980    (-,-) 
  g530__1705/Y               -       B->Y  F     AND2XL         8 21.8   662   485    1466    (-,-) 
  g548__5115/Y               -       A->Y  F     AND2X1         8 21.8   371   442    1908    (-,-) 
  g1012__4733/Y              -       A1->Y F     AO22X1         1  4.8   106   286    2193    (-,-) 
  g918__1617/Y               -       C0->Y R     AOI221X1       1  4.8   302   188    2381    (-,-) 
  g886__8428/Y               -       C->Y  F     NAND3X1        1  4.5   291   244    2625    (-,-) 
  g853__5477/Y               -       B->Y  F     OR4X1          1  4.6   131   345    2970    (-,-) 
  memory_mem_out_reg[3]/SI   -       -     F     SDFFQX1        1    -     -     0    2970    (-,-) 
#---------------------------------------------------------------------------------------------------



Path 41: MET (1856 ps) Setup Check with Pin memory_mem_out_reg[2]/CK->SI
          Group: clk
     Startpoint: (R) phases_phase_out_reg[2]/CK
          Clock: (R) clk
       Endpoint: (F) memory_mem_out_reg[2]/SI
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    5000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    5000            0     
                                              
             Setup:-     174                  
     Required Time:=    4826                  
      Launch Clock:-       0                  
         Data Path:-    2970                  
             Slack:=    1856                  

#---------------------------------------------------------------------------------------------------
#       Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                 (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------
  phases_phase_out_reg[2]/CK -       -     R     (arrival)    289    -     0     0       0    (-,-) 
  phases_phase_out_reg[2]/Q  -       CK->Q R     DFFRX1         8 27.7   436   503     503    (-,-) 
  g1731__5122/Y              -       S0->Y F     MX2X1          8 23.3   401   477     980    (-,-) 
  g530__1705/Y               -       B->Y  F     AND2XL         8 21.8   662   485    1466    (-,-) 
  g548__5115/Y               -       A->Y  F     AND2X1         8 21.8   371   442    1908    (-,-) 
  g938__2398/Y               -       A1->Y F     AO22X1         1  4.8   106   286    2193    (-,-) 
  g896__6131/Y               -       C0->Y R     AOI221X1       1  4.8   302   188    2381    (-,-) 
  g863__2802/Y               -       C->Y  F     NAND3X1        1  4.5   291   244    2625    (-,-) 
  g856__6260/Y               -       B->Y  F     OR4X1          1  4.6   131   345    2970    (-,-) 
  memory_mem_out_reg[2]/SI   -       -     F     SDFFQX1        1    -     -     0    2970    (-,-) 
#---------------------------------------------------------------------------------------------------



Path 42: MET (1856 ps) Setup Check with Pin memory_mem_out_reg[1]/CK->SI
          Group: clk
     Startpoint: (R) phases_phase_out_reg[2]/CK
          Clock: (R) clk
       Endpoint: (F) memory_mem_out_reg[1]/SI
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    5000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    5000            0     
                                              
             Setup:-     174                  
     Required Time:=    4826                  
      Launch Clock:-       0                  
         Data Path:-    2970                  
             Slack:=    1856                  

#---------------------------------------------------------------------------------------------------
#       Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                 (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------
  phases_phase_out_reg[2]/CK -       -     R     (arrival)    289    -     0     0       0    (-,-) 
  phases_phase_out_reg[2]/Q  -       CK->Q R     DFFRX1         8 27.7   436   503     503    (-,-) 
  g1731__5122/Y              -       S0->Y F     MX2X1          8 23.3   401   477     980    (-,-) 
  g530__1705/Y               -       B->Y  F     AND2XL         8 21.8   662   485    1466    (-,-) 
  g548__5115/Y               -       A->Y  F     AND2X1         8 21.8   371   442    1908    (-,-) 
  g964__6417/Y               -       A1->Y F     AO22X1         1  4.8   106   286    2193    (-,-) 
  g903__9945/Y               -       C0->Y R     AOI221X1       1  4.8   302   188    2381    (-,-) 
  g870__5115/Y               -       C->Y  F     NAND3X1        1  4.5   291   244    2625    (-,-) 
  g852__6417/Y               -       B->Y  F     OR4X1          1  4.6   131   345    2970    (-,-) 
  memory_mem_out_reg[1]/SI   -       -     F     SDFFQX1        1    -     -     0    2970    (-,-) 
#---------------------------------------------------------------------------------------------------



Path 43: MET (1856 ps) Setup Check with Pin memory_mem_out_reg[0]/CK->SI
          Group: clk
     Startpoint: (R) phases_phase_out_reg[2]/CK
          Clock: (R) clk
       Endpoint: (F) memory_mem_out_reg[0]/SI
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    5000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    5000            0     
                                              
             Setup:-     174                  
     Required Time:=    4826                  
      Launch Clock:-       0                  
         Data Path:-    2970                  
             Slack:=    1856                  

#---------------------------------------------------------------------------------------------------
#       Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                 (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------
  phases_phase_out_reg[2]/CK -       -     R     (arrival)    289    -     0     0       0    (-,-) 
  phases_phase_out_reg[2]/Q  -       CK->Q R     DFFRX1         8 27.7   436   503     503    (-,-) 
  g1731__5122/Y              -       S0->Y F     MX2X1          8 23.3   401   477     980    (-,-) 
  g530__1705/Y               -       B->Y  F     AND2XL         8 21.8   662   485    1466    (-,-) 
  g548__5115/Y               -       A->Y  F     AND2X1         8 21.8   371   442    1908    (-,-) 
  g986__9315/Y               -       A1->Y F     AO22X1         1  4.8   106   286    2193    (-,-) 
  g911__5107/Y               -       C0->Y R     AOI221X1       1  4.8   302   188    2381    (-,-) 
  g878__1666/Y               -       C->Y  F     NAND3X1        1  4.5   291   244    2625    (-,-) 
  g855__5107/Y               -       B->Y  F     OR4X1          1  4.6   131   345    2970    (-,-) 
  memory_mem_out_reg[0]/SI   -       -     F     SDFFQX1        1    -     -     0    2970    (-,-) 
#---------------------------------------------------------------------------------------------------



Path 44: MET (1967 ps) Setup Check with Pin memory_mem_reg[20][0]/CK->SE
          Group: clk
     Startpoint: (R) phases_phase_out_reg[2]/CK
          Clock: (R) clk
       Endpoint: (R) memory_mem_reg[20][0]/SE
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    5000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    5000            0     
                                              
             Setup:-     270                  
     Required Time:=    4730                  
      Launch Clock:-       0                  
         Data Path:-    2763                  
             Slack:=    1967                  

#---------------------------------------------------------------------------------------------------
#       Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                 (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------
  phases_phase_out_reg[2]/CK -       -     R     (arrival)    289    -     0     0       0    (-,-) 
  phases_phase_out_reg[2]/Q  -       CK->Q R     DFFRX1         8 27.7   436   503     503    (-,-) 
  g1674__5526/Y              -       A->Y  F     NAND2X4        3 14.7   194   228     731    (-,-) 
  g2764__8428/Y              -       B->Y  F     OR2X1          2  7.2   139   204     935    (-,-) 
  g2745__2346/Y              -       B->Y  R     NOR2X1         2  7.4   244   171    1105    (-,-) 
  g2960__7482/Y              -       B->Y  F     NAND2BX1       4 12.8   438   311    1416    (-,-) 
  g2719__5122/Y              -       B->Y  R     NOR2X1         2  7.4   282   269    1685    (-,-) 
  g2944/Y                    -       A->Y  F     INVX1          3  9.7   193   193    1879    (-,-) 
  g2685__1881/Y              -       B->Y  F     OR2XL          8 26.9   809   534    2412    (-,-) 
  g3006/Y                    -       A->Y  R     INVX1          1  5.2   226   350    2763    (-,-) 
  memory_mem_reg[20][0]/SE   -       -     R     SDFFQX1        1    -     -     0    2763    (-,-) 
#---------------------------------------------------------------------------------------------------



Path 45: MET (1967 ps) Setup Check with Pin memory_mem_reg[18][0]/CK->SE
          Group: clk
     Startpoint: (R) phases_phase_out_reg[2]/CK
          Clock: (R) clk
       Endpoint: (R) memory_mem_reg[18][0]/SE
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    5000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    5000            0     
                                              
             Setup:-     270                  
     Required Time:=    4730                  
      Launch Clock:-       0                  
         Data Path:-    2763                  
             Slack:=    1967                  

#---------------------------------------------------------------------------------------------------
#       Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                 (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------
  phases_phase_out_reg[2]/CK -       -     R     (arrival)    289    -     0     0       0    (-,-) 
  phases_phase_out_reg[2]/Q  -       CK->Q R     DFFRX1         8 27.7   436   503     503    (-,-) 
  g1674__5526/Y              -       A->Y  F     NAND2X4        3 14.7   194   228     731    (-,-) 
  g2764__8428/Y              -       B->Y  F     OR2X1          2  7.2   139   204     935    (-,-) 
  g2745__2346/Y              -       B->Y  R     NOR2X1         2  7.4   244   171    1105    (-,-) 
  g2960__7482/Y              -       B->Y  F     NAND2BX1       4 12.8   438   311    1416    (-,-) 
  g2719__5122/Y              -       B->Y  R     NOR2X1         2  7.4   282   269    1685    (-,-) 
  g2944/Y                    -       A->Y  F     INVX1          3  9.7   193   193    1879    (-,-) 
  g2683__7098/Y              -       B->Y  F     OR2XL          8 26.9   809   534    2412    (-,-) 
  g3004/Y                    -       A->Y  R     INVX1          1  5.2   226   350    2763    (-,-) 
  memory_mem_reg[18][0]/SE   -       -     R     SDFFQX1        1    -     -     0    2763    (-,-) 
#---------------------------------------------------------------------------------------------------



Path 46: MET (1967 ps) Setup Check with Pin memory_mem_reg[12][0]/CK->SE
          Group: clk
     Startpoint: (R) phases_phase_out_reg[2]/CK
          Clock: (R) clk
       Endpoint: (R) memory_mem_reg[12][0]/SE
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    5000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    5000            0     
                                              
             Setup:-     270                  
     Required Time:=    4730                  
      Launch Clock:-       0                  
         Data Path:-    2763                  
             Slack:=    1967                  

#---------------------------------------------------------------------------------------------------
#       Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                 (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------
  phases_phase_out_reg[2]/CK -       -     R     (arrival)    289    -     0     0       0    (-,-) 
  phases_phase_out_reg[2]/Q  -       CK->Q R     DFFRX1         8 27.7   436   503     503    (-,-) 
  g1674__5526/Y              -       A->Y  F     NAND2X4        3 14.7   194   228     731    (-,-) 
  g2764__8428/Y              -       B->Y  F     OR2X1          2  7.2   139   204     935    (-,-) 
  g2745__2346/Y              -       B->Y  R     NOR2X1         2  7.4   244   171    1105    (-,-) 
  g2960__7482/Y              -       B->Y  F     NAND2BX1       4 12.8   438   311    1416    (-,-) 
  g2718__1705/Y              -       B->Y  R     NOR2X1         2  7.4   282   269    1685    (-,-) 
  g2942/Y                    -       A->Y  F     INVX1          3  9.7   193   193    1879    (-,-) 
  g2688__4733/Y              -       B->Y  F     OR2XL          8 26.9   809   534    2412    (-,-) 
  g3002/Y                    -       A->Y  R     INVX1          1  5.2   226   350    2763    (-,-) 
  memory_mem_reg[12][0]/SE   -       -     R     SDFFQX1        1    -     -     0    2763    (-,-) 
#---------------------------------------------------------------------------------------------------



Path 47: MET (1967 ps) Setup Check with Pin memory_mem_reg[10][0]/CK->SE
          Group: clk
     Startpoint: (R) phases_phase_out_reg[2]/CK
          Clock: (R) clk
       Endpoint: (R) memory_mem_reg[10][0]/SE
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    5000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    5000            0     
                                              
             Setup:-     270                  
     Required Time:=    4730                  
      Launch Clock:-       0                  
         Data Path:-    2763                  
             Slack:=    1967                  

#---------------------------------------------------------------------------------------------------
#       Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                 (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------
  phases_phase_out_reg[2]/CK -       -     R     (arrival)    289    -     0     0       0    (-,-) 
  phases_phase_out_reg[2]/Q  -       CK->Q R     DFFRX1         8 27.7   436   503     503    (-,-) 
  g1674__5526/Y              -       A->Y  F     NAND2X4        3 14.7   194   228     731    (-,-) 
  g2764__8428/Y              -       B->Y  F     OR2X1          2  7.2   139   204     935    (-,-) 
  g2745__2346/Y              -       B->Y  R     NOR2X1         2  7.4   244   171    1105    (-,-) 
  g2960__7482/Y              -       B->Y  F     NAND2BX1       4 12.8   438   311    1416    (-,-) 
  g2718__1705/Y              -       B->Y  R     NOR2X1         2  7.4   282   269    1685    (-,-) 
  g2942/Y                    -       A->Y  F     INVX1          3  9.7   193   193    1879    (-,-) 
  g2687__7482/Y              -       B->Y  F     OR2XL          8 26.9   809   534    2412    (-,-) 
  g3000/Y                    -       A->Y  R     INVX1          1  5.2   226   350    2763    (-,-) 
  memory_mem_reg[10][0]/SE   -       -     R     SDFFQX1        1    -     -     0    2763    (-,-) 
#---------------------------------------------------------------------------------------------------



Path 48: MET (1974 ps) Setup Check with Pin memory_mem_reg[5][0]/CK->SE
          Group: clk
     Startpoint: (R) phases_phase_out_reg[2]/CK
          Clock: (R) clk
       Endpoint: (R) memory_mem_reg[5][0]/SE
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    5000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    5000            0     
                                              
             Setup:-     270                  
     Required Time:=    4730                  
      Launch Clock:-       0                  
         Data Path:-    2756                  
             Slack:=    1974                  

#---------------------------------------------------------------------------------------------------
#       Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                 (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------
  phases_phase_out_reg[2]/CK -       -     R     (arrival)    289    -     0     0       0    (-,-) 
  phases_phase_out_reg[2]/Q  -       CK->Q R     DFFRX1         8 27.7   436   503     503    (-,-) 
  g1674__5526/Y              -       A->Y  F     NAND2X4        3 14.7   194   228     731    (-,-) 
  g2764__8428/Y              -       B->Y  F     OR2X1          2  7.2   139   204     935    (-,-) 
  g2745__2346/Y              -       B->Y  R     NOR2X1         2  7.4   244   171    1105    (-,-) 
  g2741__2883/Y              -       A->Y  F     NAND2X1        4 12.5   431   313    1418    (-,-) 
  g2950__8246/Y              -       AN->Y F     NAND2BX1       4 12.2   422   389    1807    (-,-) 
  g2686__5115/Y              -       B->Y  F     OR2XL          8 26.9   811   597    2405    (-,-) 
  g2996/Y                    -       A->Y  R     INVX1          1  5.2   227   351    2756    (-,-) 
  memory_mem_reg[5][0]/SE    -       -     R     SDFFQX1        1    -     -     0    2756    (-,-) 
#---------------------------------------------------------------------------------------------------



Path 49: MET (1974 ps) Setup Check with Pin memory_mem_reg[3][0]/CK->SE
          Group: clk
     Startpoint: (R) phases_phase_out_reg[2]/CK
          Clock: (R) clk
       Endpoint: (R) memory_mem_reg[3][0]/SE
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    5000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    5000            0     
                                              
             Setup:-     270                  
     Required Time:=    4730                  
      Launch Clock:-       0                  
         Data Path:-    2756                  
             Slack:=    1974                  

#---------------------------------------------------------------------------------------------------
#       Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                 (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------
  phases_phase_out_reg[2]/CK -       -     R     (arrival)    289    -     0     0       0    (-,-) 
  phases_phase_out_reg[2]/Q  -       CK->Q R     DFFRX1         8 27.7   436   503     503    (-,-) 
  g1674__5526/Y              -       A->Y  F     NAND2X4        3 14.7   194   228     731    (-,-) 
  g2764__8428/Y              -       B->Y  F     OR2X1          2  7.2   139   204     935    (-,-) 
  g2745__2346/Y              -       B->Y  R     NOR2X1         2  7.4   244   171    1105    (-,-) 
  g2741__2883/Y              -       A->Y  F     NAND2X1        4 12.5   431   313    1418    (-,-) 
  g2950__8246/Y              -       AN->Y F     NAND2BX1       4 12.2   422   389    1807    (-,-) 
  g2684__6131/Y              -       B->Y  F     OR2XL          8 26.9   811   597    2405    (-,-) 
  g2994/Y                    -       A->Y  R     INVX1          1  5.2   227   351    2756    (-,-) 
  memory_mem_reg[3][0]/SE    -       -     R     SDFFQX1        1    -     -     0    2756    (-,-) 
#---------------------------------------------------------------------------------------------------



Path 50: MET (2104 ps) Setup Check with Pin pc_pc_out_reg[2]/CK->D
          Group: clk
     Startpoint: (R) ac_reg_out_reg[3]/CK
          Clock: (R) clk
       Endpoint: (R) pc_pc_out_reg[2]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    5000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    5000            0     
                                              
             Setup:-     174                  
     Required Time:=    4826                  
      Launch Clock:-       0                  
         Data Path:-    2721                  
             Slack:=    2104                  

#----------------------------------------------------------------------------------------------
#    Timing Point      Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                            (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------
  ac_reg_out_reg[3]/CK -       -      R     (arrival)    289    -     0     0       0    (-,-) 
  ac_reg_out_reg[3]/Q  -       CK->Q  F     DFFHQX1        9 27.0   455   447     447    (-,-) 
  alu/g4225__1617/Y    -       A->Y   R     NOR4X1         1  4.5   369   342     789    (-,-) 
  alu/g4213__5477/Y    -       B->Y   R     AND2X1         1  4.5    90   252    1041    (-,-) 
  g2992__2883/Y        -       C->Y   F     NAND3BXL       1  4.8   517   289    1330    (-,-) 
  g2934__3680/Y        -       A1->Y  R     AOI21X1        5 15.3   494   423    1752    (-,-) 
  g2962/Y              -       A->Y   F     INVX1          3 10.2   234   278    2030    (-,-) 
  g2670__5107/Y        -       A->Y   R     NOR2X1         2  7.5   265   208    2238    (-,-) 
  g2631__1617/Y        -       B->Y   F     NOR2X1         2  7.1   172   168    2406    (-,-) 
  g2489__5107/Y        -       A1N->Y F     OAI2BB1X1      1  4.8   188   200    2606    (-,-) 
  g2355__6417/Y        -       C0->Y  R     OAI211X1       1  4.7   241   115    2721    (-,-) 
  pc_pc_out_reg[2]/D   -       -      R     DFFRHQX1       1    -     -     0    2721    (-,-) 
#----------------------------------------------------------------------------------------------

