{"version":"1.1.0","info":[["/home/cjy/OoO_CPU/dv/vsrc/First_One_Search_tb.sv",[[[[[["First_One_Search_tb",[[0,0],[0,29]],[[0,7],[0,26]],[],["module"]],[51,9]],[[["DATA_WIDTH",[[2,4],[2,31]],[[2,15],[2,25]],["First_One_Search_tb"],["localparam"]],["POS_WIDTH",[[3,4],[3,46]],[[3,15],[3,24]],["First_One_Search_tb"],["localparam"]],["CURRENT_POS",[[4,4],[4,40]],[[4,15],[4,26]],["First_One_Search_tb"],["localparam"]],["valid",[[7,0],[7,10]],[[7,5],[7,10]],["First_One_Search_tb"],["variable","wire"]],["position",[[8,0],[8,29]],[[8,21],[8,29]],["First_One_Search_tb"],["variable","wire"]],["data",[[9,0],[9,24]],[[9,20],[9,24]],["First_One_Search_tb"],["variable","reg"]],["u_First_One_Search",[[36,0],[44,1]],[[40,0],[40,18]],["First_One_Search_tb"],["instance","First_One_Search"]]]]]]],null,0]],["/home/cjy/OoO_CPU/dv/vsrc/mem.sv",[[[[[["axi4_if",["file:///home/cjy/OoO_CPU/npc/vsrc/CPU/define/interface.sv",[[3,0],[7,2]]],["file:///home/cjy/OoO_CPU/npc/vsrc/CPU/define/interface.sv",[[3,10],[3,17]]],[],["interface"]],["file:///home/cjy/OoO_CPU/npc/vsrc/CPU/define/interface.sv",[109,0]]],[[["ADDR_WIDTH",["file:///home/cjy/OoO_CPU/npc/vsrc/CPU/define/interface.sv",[[4,4],[4,29]]],["file:///home/cjy/OoO_CPU/npc/vsrc/CPU/define/interface.sv",[[4,14],[4,24]]],["axi4_if"],["parameter-port","parameter"]],["DATA_WIDTH",["file:///home/cjy/OoO_CPU/npc/vsrc/CPU/define/interface.sv",[[5,4],[5,29]]],["file:///home/cjy/OoO_CPU/npc/vsrc/CPU/define/interface.sv",[[5,14],[5,24]]],["axi4_if"],["parameter-port","parameter"]],["ID_WIDTH",["file:///home/cjy/OoO_CPU/npc/vsrc/CPU/define/interface.sv",[[6,4],[6,27]]],["file:///home/cjy/OoO_CPU/npc/vsrc/CPU/define/interface.sv",[[6,14],[6,22]]],["axi4_if"],["parameter-port","parameter"]],["awid",["file:///home/cjy/OoO_CPU/npc/vsrc/CPU/define/interface.sv",[[10,4],[10,33]]],["file:///home/cjy/OoO_CPU/npc/vsrc/CPU/define/interface.sv",[[10,29],[10,33]]],["axi4_if"],["variable","logic"]],["awaddr",["file:///home/cjy/OoO_CPU/npc/vsrc/CPU/define/interface.sv",[[11,4],[11,35]]],["file:///home/cjy/OoO_CPU/npc/vsrc/CPU/define/interface.sv",[[11,29],[11,35]]],["axi4_if"],["variable","logic"]],["awlen",["file:///home/cjy/OoO_CPU/npc/vsrc/CPU/define/interface.sv",[[12,4],[12,34]]],["file:///home/cjy/OoO_CPU/npc/vsrc/CPU/define/interface.sv",[[12,29],[12,34]]],["axi4_if"],["variable","logic"]],["awsize",["file:///home/cjy/OoO_CPU/npc/vsrc/CPU/define/interface.sv",[[13,4],[13,35]]],["file:///home/cjy/OoO_CPU/npc/vsrc/CPU/define/interface.sv",[[13,29],[13,35]]],["axi4_if"],["variable","logic"]],["awburst",["file:///home/cjy/OoO_CPU/npc/vsrc/CPU/define/interface.sv",[[14,4],[14,36]]],["file:///home/cjy/OoO_CPU/npc/vsrc/CPU/define/interface.sv",[[14,29],[14,36]]],["axi4_if"],["variable","logic"]],["awvalid",["file:///home/cjy/OoO_CPU/npc/vsrc/CPU/define/interface.sv",[[15,4],[15,36]]],["file:///home/cjy/OoO_CPU/npc/vsrc/CPU/define/interface.sv",[[15,29],[15,36]]],["axi4_if"],["variable","logic"]],["awready",["file:///home/cjy/OoO_CPU/npc/vsrc/CPU/define/interface.sv",[[16,4],[16,36]]],["file:///home/cjy/OoO_CPU/npc/vsrc/CPU/define/interface.sv",[[16,29],[16,36]]],["axi4_if"],["variable","logic"]],["wdata",["file:///home/cjy/OoO_CPU/npc/vsrc/CPU/define/interface.sv",[[19,4],[19,34]]],["file:///home/cjy/OoO_CPU/npc/vsrc/CPU/define/interface.sv",[[19,29],[19,34]]],["axi4_if"],["variable","logic"]],["wstrb",["file:///home/cjy/OoO_CPU/npc/vsrc/CPU/define/interface.sv",[[20,4],[20,36]]],["file:///home/cjy/OoO_CPU/npc/vsrc/CPU/define/interface.sv",[[20,31],[20,36]]],["axi4_if"],["variable","logic"]],["wlast",["file:///home/cjy/OoO_CPU/npc/vsrc/CPU/define/interface.sv",[[21,4],[21,34]]],["file:///home/cjy/OoO_CPU/npc/vsrc/CPU/define/interface.sv",[[21,29],[21,34]]],["axi4_if"],["variable","logic"]],["wvalid",["file:///home/cjy/OoO_CPU/npc/vsrc/CPU/define/interface.sv",[[22,4],[22,35]]],["file:///home/cjy/OoO_CPU/npc/vsrc/CPU/define/interface.sv",[[22,29],[22,35]]],["axi4_if"],["variable","logic"]],["wready",["file:///home/cjy/OoO_CPU/npc/vsrc/CPU/define/interface.sv",[[23,4],[23,35]]],["file:///home/cjy/OoO_CPU/npc/vsrc/CPU/define/interface.sv",[[23,29],[23,35]]],["axi4_if"],["variable","logic"]],["bid",["file:///home/cjy/OoO_CPU/npc/vsrc/CPU/define/interface.sv",[[26,4],[26,32]]],["file:///home/cjy/OoO_CPU/npc/vsrc/CPU/define/interface.sv",[[26,29],[26,32]]],["axi4_if"],["variable","logic"]],["bresp",["file:///home/cjy/OoO_CPU/npc/vsrc/CPU/define/interface.sv",[[27,4],[27,34]]],["file:///home/cjy/OoO_CPU/npc/vsrc/CPU/define/interface.sv",[[27,29],[27,34]]],["axi4_if"],["variable","logic"]],["bvalid",["file:///home/cjy/OoO_CPU/npc/vsrc/CPU/define/interface.sv",[[28,4],[28,35]]],["file:///home/cjy/OoO_CPU/npc/vsrc/CPU/define/interface.sv",[[28,29],[28,35]]],["axi4_if"],["variable","logic"]],["bready",["file:///home/cjy/OoO_CPU/npc/vsrc/CPU/define/interface.sv",[[29,4],[29,35]]],["file:///home/cjy/OoO_CPU/npc/vsrc/CPU/define/interface.sv",[[29,29],[29,35]]],["axi4_if"],["variable","logic"]],["arid",["file:///home/cjy/OoO_CPU/npc/vsrc/CPU/define/interface.sv",[[32,4],[32,33]]],["file:///home/cjy/OoO_CPU/npc/vsrc/CPU/define/interface.sv",[[32,29],[32,33]]],["axi4_if"],["variable","logic"]],["araddr",["file:///home/cjy/OoO_CPU/npc/vsrc/CPU/define/interface.sv",[[33,4],[33,35]]],["file:///home/cjy/OoO_CPU/npc/vsrc/CPU/define/interface.sv",[[33,29],[33,35]]],["axi4_if"],["variable","logic"]],["arlen",["file:///home/cjy/OoO_CPU/npc/vsrc/CPU/define/interface.sv",[[34,4],[34,34]]],["file:///home/cjy/OoO_CPU/npc/vsrc/CPU/define/interface.sv",[[34,29],[34,34]]],["axi4_if"],["variable","logic"]],["arsize",["file:///home/cjy/OoO_CPU/npc/vsrc/CPU/define/interface.sv",[[35,4],[35,35]]],["file:///home/cjy/OoO_CPU/npc/vsrc/CPU/define/interface.sv",[[35,29],[35,35]]],["axi4_if"],["variable","logic"]],["arburst",["file:///home/cjy/OoO_CPU/npc/vsrc/CPU/define/interface.sv",[[36,4],[36,36]]],["file:///home/cjy/OoO_CPU/npc/vsrc/CPU/define/interface.sv",[[36,29],[36,36]]],["axi4_if"],["variable","logic"]],["arvalid",["file:///home/cjy/OoO_CPU/npc/vsrc/CPU/define/interface.sv",[[37,4],[37,36]]],["file:///home/cjy/OoO_CPU/npc/vsrc/CPU/define/interface.sv",[[37,29],[37,36]]],["axi4_if"],["variable","logic"]],["arready",["file:///home/cjy/OoO_CPU/npc/vsrc/CPU/define/interface.sv",[[38,4],[38,36]]],["file:///home/cjy/OoO_CPU/npc/vsrc/CPU/define/interface.sv",[[38,29],[38,36]]],["axi4_if"],["variable","logic"]],["rid",["file:///home/cjy/OoO_CPU/npc/vsrc/CPU/define/interface.sv",[[41,4],[41,32]]],["file:///home/cjy/OoO_CPU/npc/vsrc/CPU/define/interface.sv",[[41,29],[41,32]]],["axi4_if"],["variable","logic"]],["rdata",["file:///home/cjy/OoO_CPU/npc/vsrc/CPU/define/interface.sv",[[42,4],[42,34]]],["file:///home/cjy/OoO_CPU/npc/vsrc/CPU/define/interface.sv",[[42,29],[42,34]]],["axi4_if"],["variable","logic"]],["rresp",["file:///home/cjy/OoO_CPU/npc/vsrc/CPU/define/interface.sv",[[43,4],[43,34]]],["file:///home/cjy/OoO_CPU/npc/vsrc/CPU/define/interface.sv",[[43,29],[43,34]]],["axi4_if"],["variable","logic"]],["rlast",["file:///home/cjy/OoO_CPU/npc/vsrc/CPU/define/interface.sv",[[44,4],[44,34]]],["file:///home/cjy/OoO_CPU/npc/vsrc/CPU/define/interface.sv",[[44,29],[44,34]]],["axi4_if"],["variable","logic"]],["rvalid",["file:///home/cjy/OoO_CPU/npc/vsrc/CPU/define/interface.sv",[[45,4],[45,35]]],["file:///home/cjy/OoO_CPU/npc/vsrc/CPU/define/interface.sv",[[45,29],[45,35]]],["axi4_if"],["variable","logic"]],["rready",["file:///home/cjy/OoO_CPU/npc/vsrc/CPU/define/interface.sv",[[46,4],[46,35]]],["file:///home/cjy/OoO_CPU/npc/vsrc/CPU/define/interface.sv",[[46,29],[46,35]]],["axi4_if"],["variable","logic"]]],[],[[[["master",["file:///home/cjy/OoO_CPU/npc/vsrc/CPU/define/interface.sv",[[49,12],[75,5]]],["file:///home/cjy/OoO_CPU/npc/vsrc/CPU/define/interface.sv",[[49,12],[49,18]]],["axi4_if"],["modport"]],["file:///home/cjy/OoO_CPU/npc/vsrc/CPU/define/interface.sv",[75,4]]],[[["awid",["file:///home/cjy/OoO_CPU/npc/vsrc/CPU/define/interface.sv",[[52,8],[52,19]]],["file:///home/cjy/OoO_CPU/npc/vsrc/CPU/define/interface.sv",[[52,15],[52,19]]],["axi4_if","master"],["port","output"]],["awaddr",["file:///home/cjy/OoO_CPU/npc/vsrc/CPU/define/interface.sv",[[52,21],[52,27]]],["file:///home/cjy/OoO_CPU/npc/vsrc/CPU/define/interface.sv",[[52,21],[52,27]]],["axi4_if","master"],["port","awid"]],["awlen",["file:///home/cjy/OoO_CPU/npc/vsrc/CPU/define/interface.sv",[[52,29],[52,34]]],["file:///home/cjy/OoO_CPU/npc/vsrc/CPU/define/interface.sv",[[52,29],[52,34]]],["axi4_if","master"],["port","awaddr"]],["awsize",["file:///home/cjy/OoO_CPU/npc/vsrc/CPU/define/interface.sv",[[52,36],[52,42]]],["file:///home/cjy/OoO_CPU/npc/vsrc/CPU/define/interface.sv",[[52,36],[52,42]]],["axi4_if","master"],["port","awlen"]],["awburst",["file:///home/cjy/OoO_CPU/npc/vsrc/CPU/define/interface.sv",[[52,44],[52,51]]],["file:///home/cjy/OoO_CPU/npc/vsrc/CPU/define/interface.sv",[[52,44],[52,51]]],["axi4_if","master"],["port","awsize"]],["awvalid",["file:///home/cjy/OoO_CPU/npc/vsrc/CPU/define/interface.sv",[[53,8],[53,22]]],["file:///home/cjy/OoO_CPU/npc/vsrc/CPU/define/interface.sv",[[53,15],[53,22]]],["axi4_if","master"],["port","output"]],["awready",["file:///home/cjy/OoO_CPU/npc/vsrc/CPU/define/interface.sv",[[54,8],[54,22]]],["file:///home/cjy/OoO_CPU/npc/vsrc/CPU/define/interface.sv",[[54,15],[54,22]]],["axi4_if","master"],["port","input"]],["wdata",["file:///home/cjy/OoO_CPU/npc/vsrc/CPU/define/interface.sv",[[57,8],[57,20]]],["file:///home/cjy/OoO_CPU/npc/vsrc/CPU/define/interface.sv",[[57,15],[57,20]]],["axi4_if","master"],["port","output"]],["wstrb",["file:///home/cjy/OoO_CPU/npc/vsrc/CPU/define/interface.sv",[[57,22],[57,27]]],["file:///home/cjy/OoO_CPU/npc/vsrc/CPU/define/interface.sv",[[57,22],[57,27]]],["axi4_if","master"],["port","wdata"]],["wlast",["file:///home/cjy/OoO_CPU/npc/vsrc/CPU/define/interface.sv",[[57,29],[57,34]]],["file:///home/cjy/OoO_CPU/npc/vsrc/CPU/define/interface.sv",[[57,29],[57,34]]],["axi4_if","master"],["port","wstrb"]],["wvalid",["file:///home/cjy/OoO_CPU/npc/vsrc/CPU/define/interface.sv",[[58,8],[58,21]]],["file:///home/cjy/OoO_CPU/npc/vsrc/CPU/define/interface.sv",[[58,15],[58,21]]],["axi4_if","master"],["port","output"]],["wready",["file:///home/cjy/OoO_CPU/npc/vsrc/CPU/define/interface.sv",[[59,8],[59,21]]],["file:///home/cjy/OoO_CPU/npc/vsrc/CPU/define/interface.sv",[[59,15],[59,21]]],["axi4_if","master"],["port","input"]],["bid",["file:///home/cjy/OoO_CPU/npc/vsrc/CPU/define/interface.sv",[[62,8],[62,18]]],["file:///home/cjy/OoO_CPU/npc/vsrc/CPU/define/interface.sv",[[62,15],[62,18]]],["axi4_if","master"],["port","input"]],["bresp",["file:///home/cjy/OoO_CPU/npc/vsrc/CPU/define/interface.sv",[[62,20],[62,25]]],["file:///home/cjy/OoO_CPU/npc/vsrc/CPU/define/interface.sv",[[62,20],[62,25]]],["axi4_if","master"],["port","bid"]],["bvalid",["file:///home/cjy/OoO_CPU/npc/vsrc/CPU/define/interface.sv",[[63,8],[63,21]]],["file:///home/cjy/OoO_CPU/npc/vsrc/CPU/define/interface.sv",[[63,15],[63,21]]],["axi4_if","master"],["port","input"]],["bready",["file:///home/cjy/OoO_CPU/npc/vsrc/CPU/define/interface.sv",[[64,8],[64,21]]],["file:///home/cjy/OoO_CPU/npc/vsrc/CPU/define/interface.sv",[[64,15],[64,21]]],["axi4_if","master"],["port","output"]],["arid",["file:///home/cjy/OoO_CPU/npc/vsrc/CPU/define/interface.sv",[[67,8],[67,19]]],["file:///home/cjy/OoO_CPU/npc/vsrc/CPU/define/interface.sv",[[67,15],[67,19]]],["axi4_if","master"],["port","output"]],["araddr",["file:///home/cjy/OoO_CPU/npc/vsrc/CPU/define/interface.sv",[[67,21],[67,27]]],["file:///home/cjy/OoO_CPU/npc/vsrc/CPU/define/interface.sv",[[67,21],[67,27]]],["axi4_if","master"],["port","arid"]],["arlen",["file:///home/cjy/OoO_CPU/npc/vsrc/CPU/define/interface.sv",[[67,29],[67,34]]],["file:///home/cjy/OoO_CPU/npc/vsrc/CPU/define/interface.sv",[[67,29],[67,34]]],["axi4_if","master"],["port","araddr"]],["arsize",["file:///home/cjy/OoO_CPU/npc/vsrc/CPU/define/interface.sv",[[67,36],[67,42]]],["file:///home/cjy/OoO_CPU/npc/vsrc/CPU/define/interface.sv",[[67,36],[67,42]]],["axi4_if","master"],["port","arlen"]],["arburst",["file:///home/cjy/OoO_CPU/npc/vsrc/CPU/define/interface.sv",[[67,44],[67,51]]],["file:///home/cjy/OoO_CPU/npc/vsrc/CPU/define/interface.sv",[[67,44],[67,51]]],["axi4_if","master"],["port","arsize"]],["arvalid",["file:///home/cjy/OoO_CPU/npc/vsrc/CPU/define/interface.sv",[[68,8],[68,22]]],["file:///home/cjy/OoO_CPU/npc/vsrc/CPU/define/interface.sv",[[68,15],[68,22]]],["axi4_if","master"],["port","output"]],["arready",["file:///home/cjy/OoO_CPU/npc/vsrc/CPU/define/interface.sv",[[69,8],[69,22]]],["file:///home/cjy/OoO_CPU/npc/vsrc/CPU/define/interface.sv",[[69,15],[69,22]]],["axi4_if","master"],["port","input"]],["rid",["file:///home/cjy/OoO_CPU/npc/vsrc/CPU/define/interface.sv",[[72,8],[72,18]]],["file:///home/cjy/OoO_CPU/npc/vsrc/CPU/define/interface.sv",[[72,15],[72,18]]],["axi4_if","master"],["port","input"]],["rdata",["file:///home/cjy/OoO_CPU/npc/vsrc/CPU/define/interface.sv",[[72,20],[72,25]]],["file:///home/cjy/OoO_CPU/npc/vsrc/CPU/define/interface.sv",[[72,20],[72,25]]],["axi4_if","master"],["port","rid"]],["rresp",["file:///home/cjy/OoO_CPU/npc/vsrc/CPU/define/interface.sv",[[72,27],[72,32]]],["file:///home/cjy/OoO_CPU/npc/vsrc/CPU/define/interface.sv",[[72,27],[72,32]]],["axi4_if","master"],["port","rdata"]],["rlast",["file:///home/cjy/OoO_CPU/npc/vsrc/CPU/define/interface.sv",[[72,34],[72,39]]],["file:///home/cjy/OoO_CPU/npc/vsrc/CPU/define/interface.sv",[[72,34],[72,39]]],["axi4_if","master"],["port","rresp"]],["rvalid",["file:///home/cjy/OoO_CPU/npc/vsrc/CPU/define/interface.sv",[[73,8],[73,21]]],["file:///home/cjy/OoO_CPU/npc/vsrc/CPU/define/interface.sv",[[73,15],[73,21]]],["axi4_if","master"],["port","input"]],["rready",["file:///home/cjy/OoO_CPU/npc/vsrc/CPU/define/interface.sv",[[74,8],[74,21]]],["file:///home/cjy/OoO_CPU/npc/vsrc/CPU/define/interface.sv",[[74,15],[74,21]]],["axi4_if","master"],["port","output"]]]]],[[["slave",["file:///home/cjy/OoO_CPU/npc/vsrc/CPU/define/interface.sv",[[78,12],[103,5]]],["file:///home/cjy/OoO_CPU/npc/vsrc/CPU/define/interface.sv",[[78,12],[78,17]]],["axi4_if"],["modport"]],["file:///home/cjy/OoO_CPU/npc/vsrc/CPU/define/interface.sv",[103,4]]],[[["awid",["file:///home/cjy/OoO_CPU/npc/vsrc/CPU/define/interface.sv",[[80,8],[80,19]]],["file:///home/cjy/OoO_CPU/npc/vsrc/CPU/define/interface.sv",[[80,15],[80,19]]],["axi4_if","slave"],["port","input"]],["awaddr",["file:///home/cjy/OoO_CPU/npc/vsrc/CPU/define/interface.sv",[[80,21],[80,27]]],["file:///home/cjy/OoO_CPU/npc/vsrc/CPU/define/interface.sv",[[80,21],[80,27]]],["axi4_if","slave"],["port","awid"]],["awlen",["file:///home/cjy/OoO_CPU/npc/vsrc/CPU/define/interface.sv",[[80,29],[80,34]]],["file:///home/cjy/OoO_CPU/npc/vsrc/CPU/define/interface.sv",[[80,29],[80,34]]],["axi4_if","slave"],["port","awaddr"]],["awsize",["file:///home/cjy/OoO_CPU/npc/vsrc/CPU/define/interface.sv",[[80,36],[80,42]]],["file:///home/cjy/OoO_CPU/npc/vsrc/CPU/define/interface.sv",[[80,36],[80,42]]],["axi4_if","slave"],["port","awlen"]],["awburst",["file:///home/cjy/OoO_CPU/npc/vsrc/CPU/define/interface.sv",[[80,44],[80,51]]],["file:///home/cjy/OoO_CPU/npc/vsrc/CPU/define/interface.sv",[[80,44],[80,51]]],["axi4_if","slave"],["port","awsize"]],["awvalid",["file:///home/cjy/OoO_CPU/npc/vsrc/CPU/define/interface.sv",[[81,8],[81,22]]],["file:///home/cjy/OoO_CPU/npc/vsrc/CPU/define/interface.sv",[[81,15],[81,22]]],["axi4_if","slave"],["port","input"]],["awready",["file:///home/cjy/OoO_CPU/npc/vsrc/CPU/define/interface.sv",[[82,8],[82,22]]],["file:///home/cjy/OoO_CPU/npc/vsrc/CPU/define/interface.sv",[[82,15],[82,22]]],["axi4_if","slave"],["port","output"]],["wdata",["file:///home/cjy/OoO_CPU/npc/vsrc/CPU/define/interface.sv",[[85,8],[85,20]]],["file:///home/cjy/OoO_CPU/npc/vsrc/CPU/define/interface.sv",[[85,15],[85,20]]],["axi4_if","slave"],["port","input"]],["wstrb",["file:///home/cjy/OoO_CPU/npc/vsrc/CPU/define/interface.sv",[[85,22],[85,27]]],["file:///home/cjy/OoO_CPU/npc/vsrc/CPU/define/interface.sv",[[85,22],[85,27]]],["axi4_if","slave"],["port","wdata"]],["wlast",["file:///home/cjy/OoO_CPU/npc/vsrc/CPU/define/interface.sv",[[85,29],[85,34]]],["file:///home/cjy/OoO_CPU/npc/vsrc/CPU/define/interface.sv",[[85,29],[85,34]]],["axi4_if","slave"],["port","wstrb"]],["wvalid",["file:///home/cjy/OoO_CPU/npc/vsrc/CPU/define/interface.sv",[[86,8],[86,21]]],["file:///home/cjy/OoO_CPU/npc/vsrc/CPU/define/interface.sv",[[86,15],[86,21]]],["axi4_if","slave"],["port","input"]],["wready",["file:///home/cjy/OoO_CPU/npc/vsrc/CPU/define/interface.sv",[[87,8],[87,21]]],["file:///home/cjy/OoO_CPU/npc/vsrc/CPU/define/interface.sv",[[87,15],[87,21]]],["axi4_if","slave"],["port","output"]],["bid",["file:///home/cjy/OoO_CPU/npc/vsrc/CPU/define/interface.sv",[[90,8],[90,18]]],["file:///home/cjy/OoO_CPU/npc/vsrc/CPU/define/interface.sv",[[90,15],[90,18]]],["axi4_if","slave"],["port","output"]],["bresp",["file:///home/cjy/OoO_CPU/npc/vsrc/CPU/define/interface.sv",[[90,20],[90,25]]],["file:///home/cjy/OoO_CPU/npc/vsrc/CPU/define/interface.sv",[[90,20],[90,25]]],["axi4_if","slave"],["port","bid"]],["bvalid",["file:///home/cjy/OoO_CPU/npc/vsrc/CPU/define/interface.sv",[[91,8],[91,21]]],["file:///home/cjy/OoO_CPU/npc/vsrc/CPU/define/interface.sv",[[91,15],[91,21]]],["axi4_if","slave"],["port","output"]],["bready",["file:///home/cjy/OoO_CPU/npc/vsrc/CPU/define/interface.sv",[[92,8],[92,21]]],["file:///home/cjy/OoO_CPU/npc/vsrc/CPU/define/interface.sv",[[92,15],[92,21]]],["axi4_if","slave"],["port","input"]],["arid",["file:///home/cjy/OoO_CPU/npc/vsrc/CPU/define/interface.sv",[[95,8],[95,19]]],["file:///home/cjy/OoO_CPU/npc/vsrc/CPU/define/interface.sv",[[95,15],[95,19]]],["axi4_if","slave"],["port","input"]],["araddr",["file:///home/cjy/OoO_CPU/npc/vsrc/CPU/define/interface.sv",[[95,21],[95,27]]],["file:///home/cjy/OoO_CPU/npc/vsrc/CPU/define/interface.sv",[[95,21],[95,27]]],["axi4_if","slave"],["port","arid"]],["arlen",["file:///home/cjy/OoO_CPU/npc/vsrc/CPU/define/interface.sv",[[95,29],[95,34]]],["file:///home/cjy/OoO_CPU/npc/vsrc/CPU/define/interface.sv",[[95,29],[95,34]]],["axi4_if","slave"],["port","araddr"]],["arsize",["file:///home/cjy/OoO_CPU/npc/vsrc/CPU/define/interface.sv",[[95,36],[95,42]]],["file:///home/cjy/OoO_CPU/npc/vsrc/CPU/define/interface.sv",[[95,36],[95,42]]],["axi4_if","slave"],["port","arlen"]],["arburst",["file:///home/cjy/OoO_CPU/npc/vsrc/CPU/define/interface.sv",[[95,44],[95,51]]],["file:///home/cjy/OoO_CPU/npc/vsrc/CPU/define/interface.sv",[[95,44],[95,51]]],["axi4_if","slave"],["port","arsize"]],["arvalid",["file:///home/cjy/OoO_CPU/npc/vsrc/CPU/define/interface.sv",[[96,8],[96,22]]],["file:///home/cjy/OoO_CPU/npc/vsrc/CPU/define/interface.sv",[[96,15],[96,22]]],["axi4_if","slave"],["port","input"]],["arready",["file:///home/cjy/OoO_CPU/npc/vsrc/CPU/define/interface.sv",[[97,8],[97,22]]],["file:///home/cjy/OoO_CPU/npc/vsrc/CPU/define/interface.sv",[[97,15],[97,22]]],["axi4_if","slave"],["port","output"]],["rid",["file:///home/cjy/OoO_CPU/npc/vsrc/CPU/define/interface.sv",[[100,8],[100,18]]],["file:///home/cjy/OoO_CPU/npc/vsrc/CPU/define/interface.sv",[[100,15],[100,18]]],["axi4_if","slave"],["port","output"]],["rdata",["file:///home/cjy/OoO_CPU/npc/vsrc/CPU/define/interface.sv",[[100,20],[100,25]]],["file:///home/cjy/OoO_CPU/npc/vsrc/CPU/define/interface.sv",[[100,20],[100,25]]],["axi4_if","slave"],["port","rid"]],["rresp",["file:///home/cjy/OoO_CPU/npc/vsrc/CPU/define/interface.sv",[[100,27],[100,32]]],["file:///home/cjy/OoO_CPU/npc/vsrc/CPU/define/interface.sv",[[100,27],[100,32]]],["axi4_if","slave"],["port","rdata"]],["rlast",["file:///home/cjy/OoO_CPU/npc/vsrc/CPU/define/interface.sv",[[100,34],[100,39]]],["file:///home/cjy/OoO_CPU/npc/vsrc/CPU/define/interface.sv",[[100,34],[100,39]]],["axi4_if","slave"],["port","rresp"]],["rvalid",["file:///home/cjy/OoO_CPU/npc/vsrc/CPU/define/interface.sv",[[101,8],[101,21]]],["file:///home/cjy/OoO_CPU/npc/vsrc/CPU/define/interface.sv",[[101,15],[101,21]]],["axi4_if","slave"],["port","output"]],["rready",["file:///home/cjy/OoO_CPU/npc/vsrc/CPU/define/interface.sv",[[102,8],[102,21]]],["file:///home/cjy/OoO_CPU/npc/vsrc/CPU/define/interface.sv",[[102,15],[102,21]]],["axi4_if","slave"],["port","input"]]]]]]]],[[["sRAT_if",["file:///home/cjy/OoO_CPU/npc/vsrc/CPU/define/interface.sv",[[110,0],[110,20]]],["file:///home/cjy/OoO_CPU/npc/vsrc/CPU/define/interface.sv",[[110,10],[110,17]]],[],["interface"]],["file:///home/cjy/OoO_CPU/npc/vsrc/CPU/define/interface.sv",[1,20]]],[[["w_en",["file:///home/cjy/OoO_CPU/npc/vsrc/CPU/define/interface.sv",[[111,4],[111,14]]],["file:///home/cjy/OoO_CPU/npc/vsrc/CPU/define/interface.sv",[[111,10],[111,14]]],["sRAT_if"],["variable","logic"]],["arch_reg",["file:///home/cjy/OoO_CPU/npc/vsrc/CPU/define/interface.sv",[[112,4],[112,23]]],["file:///home/cjy/OoO_CPU/npc/vsrc/CPU/define/interface.sv",[[112,15],[112,23]]],["sRAT_if"],["variable","logic"]],["phy_reg",["file:///home/cjy/OoO_CPU/npc/vsrc/CPU/define/interface.sv",[[113,4],[113,22]]],["file:///home/cjy/OoO_CPU/npc/vsrc/CPU/define/interface.sv",[[113,15],[113,22]]],["sRAT_if"],["variable","logic"]]],[],[[[["wr_ch",["file:///home/cjy/OoO_CPU/npc/vsrc/CPU/define/interface.sv",[[115,12],[119,5]]],["file:///home/cjy/OoO_CPU/npc/vsrc/CPU/define/interface.sv",[[115,12],[115,17]]],["sRAT_if"],["modport"]],["file:///home/cjy/OoO_CPU/npc/vsrc/CPU/define/interface.sv",[119,4]]],[[["w_en",["file:///home/cjy/OoO_CPU/npc/vsrc/CPU/define/interface.sv",[[116,8],[116,19]]],["file:///home/cjy/OoO_CPU/npc/vsrc/CPU/define/interface.sv",[[116,15],[116,19]]],["sRAT_if","wr_ch"],["port","input"]],["arch_reg",["file:///home/cjy/OoO_CPU/npc/vsrc/CPU/define/interface.sv",[[117,8],[117,23]]],["file:///home/cjy/OoO_CPU/npc/vsrc/CPU/define/interface.sv",[[117,15],[117,23]]],["sRAT_if","wr_ch"],["port","input"]],["phy_reg",["file:///home/cjy/OoO_CPU/npc/vsrc/CPU/define/interface.sv",[[118,8],[118,22]]],["file:///home/cjy/OoO_CPU/npc/vsrc/CPU/define/interface.sv",[[118,15],[118,22]]],["sRAT_if","wr_ch"],["port","input"]]]]],[[["re_ch",["file:///home/cjy/OoO_CPU/npc/vsrc/CPU/define/interface.sv",[[120,12],[123,5]]],["file:///home/cjy/OoO_CPU/npc/vsrc/CPU/define/interface.sv",[[120,12],[120,17]]],["sRAT_if"],["modport"]],["file:///home/cjy/OoO_CPU/npc/vsrc/CPU/define/interface.sv",[123,4]]],[[["arch_reg",["file:///home/cjy/OoO_CPU/npc/vsrc/CPU/define/interface.sv",[[121,8],[121,23]]],["file:///home/cjy/OoO_CPU/npc/vsrc/CPU/define/interface.sv",[[121,15],[121,23]]],["sRAT_if","re_ch"],["port","input"]],["phy_reg",["file:///home/cjy/OoO_CPU/npc/vsrc/CPU/define/interface.sv",[[122,8],[122,22]]],["file:///home/cjy/OoO_CPU/npc/vsrc/CPU/define/interface.sv",[[122,15],[122,22]]],["sRAT_if","re_ch"],["port","output"]]]]]]]],[[["mem",[[1,0],[10,2]],[[1,7],[1,10]],[],["module"]],[77,0]],[[["MEM_SIZE",[[2,4],[2,73]],[[2,40],[2,48]],["mem"],["port","parameter"]],["DATA_WIDTH",[[3,4],[3,71]],[[3,40],[3,50]],["mem"],["port","parameter"]],["INCR",[[12,4],[12,76]],[[12,40],[12,44]],["mem"],["localparam"]],["FIXED",[[13,4],[13,76]],[[13,40],[13,45]],["mem"],["localparam"]],["IDLE",[[15,4],[15,76]],[[15,40],[15,44]],["mem"],["localparam"]],["ADDR",[[16,4],[16,76]],[[16,40],[16,44]],["mem"],["localparam"]],["READ",[[17,4],[17,76]],[[17,40],[17,44]],["mem"],["localparam"]],["ROM_ADDR",[[19,4],[19,81]],[[19,40],[19,48]],["mem"],["localparam"]],["state",[[21,4],[21,47]],[[21,42],[21,47]],["mem"],["variable","logic"]],["rom",[[22,4],[22,69]],[[22,50],[22,53]],["mem"],["variable","logic"]],["len",[[23,4],[23,45]],[[23,42],[23,45]],["mem"],["variable","logic"]],["size",[[24,4],[24,46]],[[24,42],[24,46]],["mem"],["variable","logic"]],["addr",[[25,4],[25,46]],[[25,42],[25,46]],["mem"],["variable","logic"]],["burst",[[26,4],[26,47]],[[26,42],[26,47]],["mem"],["variable","logic"]]]]]],["/home/cjy/OoO_CPU/npc/vsrc/CPU/define/interface.sv"]],null,0]],["/home/cjy/OoO_CPU/dv/vsrc/ysyx_24100029_icache_tb.sv",[[[[[["axi4_if",["file:///home/cjy/OoO_CPU/npc/vsrc/CPU/define/interface.sv",[[3,0],[7,2]]],["file:///home/cjy/OoO_CPU/npc/vsrc/CPU/define/interface.sv",[[3,10],[3,17]]],[],["interface"]],["file:///home/cjy/OoO_CPU/npc/vsrc/CPU/define/interface.sv",[109,0]]],[[["ADDR_WIDTH",["file:///home/cjy/OoO_CPU/npc/vsrc/CPU/define/interface.sv",[[4,4],[4,29]]],["file:///home/cjy/OoO_CPU/npc/vsrc/CPU/define/interface.sv",[[4,14],[4,24]]],["axi4_if"],["parameter-port","parameter"]],["DATA_WIDTH",["file:///home/cjy/OoO_CPU/npc/vsrc/CPU/define/interface.sv",[[5,4],[5,29]]],["file:///home/cjy/OoO_CPU/npc/vsrc/CPU/define/interface.sv",[[5,14],[5,24]]],["axi4_if"],["parameter-port","parameter"]],["ID_WIDTH",["file:///home/cjy/OoO_CPU/npc/vsrc/CPU/define/interface.sv",[[6,4],[6,27]]],["file:///home/cjy/OoO_CPU/npc/vsrc/CPU/define/interface.sv",[[6,14],[6,22]]],["axi4_if"],["parameter-port","parameter"]],["awid",["file:///home/cjy/OoO_CPU/npc/vsrc/CPU/define/interface.sv",[[10,4],[10,33]]],["file:///home/cjy/OoO_CPU/npc/vsrc/CPU/define/interface.sv",[[10,29],[10,33]]],["axi4_if"],["variable","logic"]],["awaddr",["file:///home/cjy/OoO_CPU/npc/vsrc/CPU/define/interface.sv",[[11,4],[11,35]]],["file:///home/cjy/OoO_CPU/npc/vsrc/CPU/define/interface.sv",[[11,29],[11,35]]],["axi4_if"],["variable","logic"]],["awlen",["file:///home/cjy/OoO_CPU/npc/vsrc/CPU/define/interface.sv",[[12,4],[12,34]]],["file:///home/cjy/OoO_CPU/npc/vsrc/CPU/define/interface.sv",[[12,29],[12,34]]],["axi4_if"],["variable","logic"]],["awsize",["file:///home/cjy/OoO_CPU/npc/vsrc/CPU/define/interface.sv",[[13,4],[13,35]]],["file:///home/cjy/OoO_CPU/npc/vsrc/CPU/define/interface.sv",[[13,29],[13,35]]],["axi4_if"],["variable","logic"]],["awburst",["file:///home/cjy/OoO_CPU/npc/vsrc/CPU/define/interface.sv",[[14,4],[14,36]]],["file:///home/cjy/OoO_CPU/npc/vsrc/CPU/define/interface.sv",[[14,29],[14,36]]],["axi4_if"],["variable","logic"]],["awvalid",["file:///home/cjy/OoO_CPU/npc/vsrc/CPU/define/interface.sv",[[15,4],[15,36]]],["file:///home/cjy/OoO_CPU/npc/vsrc/CPU/define/interface.sv",[[15,29],[15,36]]],["axi4_if"],["variable","logic"]],["awready",["file:///home/cjy/OoO_CPU/npc/vsrc/CPU/define/interface.sv",[[16,4],[16,36]]],["file:///home/cjy/OoO_CPU/npc/vsrc/CPU/define/interface.sv",[[16,29],[16,36]]],["axi4_if"],["variable","logic"]],["wdata",["file:///home/cjy/OoO_CPU/npc/vsrc/CPU/define/interface.sv",[[19,4],[19,34]]],["file:///home/cjy/OoO_CPU/npc/vsrc/CPU/define/interface.sv",[[19,29],[19,34]]],["axi4_if"],["variable","logic"]],["wstrb",["file:///home/cjy/OoO_CPU/npc/vsrc/CPU/define/interface.sv",[[20,4],[20,36]]],["file:///home/cjy/OoO_CPU/npc/vsrc/CPU/define/interface.sv",[[20,31],[20,36]]],["axi4_if"],["variable","logic"]],["wlast",["file:///home/cjy/OoO_CPU/npc/vsrc/CPU/define/interface.sv",[[21,4],[21,34]]],["file:///home/cjy/OoO_CPU/npc/vsrc/CPU/define/interface.sv",[[21,29],[21,34]]],["axi4_if"],["variable","logic"]],["wvalid",["file:///home/cjy/OoO_CPU/npc/vsrc/CPU/define/interface.sv",[[22,4],[22,35]]],["file:///home/cjy/OoO_CPU/npc/vsrc/CPU/define/interface.sv",[[22,29],[22,35]]],["axi4_if"],["variable","logic"]],["wready",["file:///home/cjy/OoO_CPU/npc/vsrc/CPU/define/interface.sv",[[23,4],[23,35]]],["file:///home/cjy/OoO_CPU/npc/vsrc/CPU/define/interface.sv",[[23,29],[23,35]]],["axi4_if"],["variable","logic"]],["bid",["file:///home/cjy/OoO_CPU/npc/vsrc/CPU/define/interface.sv",[[26,4],[26,32]]],["file:///home/cjy/OoO_CPU/npc/vsrc/CPU/define/interface.sv",[[26,29],[26,32]]],["axi4_if"],["variable","logic"]],["bresp",["file:///home/cjy/OoO_CPU/npc/vsrc/CPU/define/interface.sv",[[27,4],[27,34]]],["file:///home/cjy/OoO_CPU/npc/vsrc/CPU/define/interface.sv",[[27,29],[27,34]]],["axi4_if"],["variable","logic"]],["bvalid",["file:///home/cjy/OoO_CPU/npc/vsrc/CPU/define/interface.sv",[[28,4],[28,35]]],["file:///home/cjy/OoO_CPU/npc/vsrc/CPU/define/interface.sv",[[28,29],[28,35]]],["axi4_if"],["variable","logic"]],["bready",["file:///home/cjy/OoO_CPU/npc/vsrc/CPU/define/interface.sv",[[29,4],[29,35]]],["file:///home/cjy/OoO_CPU/npc/vsrc/CPU/define/interface.sv",[[29,29],[29,35]]],["axi4_if"],["variable","logic"]],["arid",["file:///home/cjy/OoO_CPU/npc/vsrc/CPU/define/interface.sv",[[32,4],[32,33]]],["file:///home/cjy/OoO_CPU/npc/vsrc/CPU/define/interface.sv",[[32,29],[32,33]]],["axi4_if"],["variable","logic"]],["araddr",["file:///home/cjy/OoO_CPU/npc/vsrc/CPU/define/interface.sv",[[33,4],[33,35]]],["file:///home/cjy/OoO_CPU/npc/vsrc/CPU/define/interface.sv",[[33,29],[33,35]]],["axi4_if"],["variable","logic"]],["arlen",["file:///home/cjy/OoO_CPU/npc/vsrc/CPU/define/interface.sv",[[34,4],[34,34]]],["file:///home/cjy/OoO_CPU/npc/vsrc/CPU/define/interface.sv",[[34,29],[34,34]]],["axi4_if"],["variable","logic"]],["arsize",["file:///home/cjy/OoO_CPU/npc/vsrc/CPU/define/interface.sv",[[35,4],[35,35]]],["file:///home/cjy/OoO_CPU/npc/vsrc/CPU/define/interface.sv",[[35,29],[35,35]]],["axi4_if"],["variable","logic"]],["arburst",["file:///home/cjy/OoO_CPU/npc/vsrc/CPU/define/interface.sv",[[36,4],[36,36]]],["file:///home/cjy/OoO_CPU/npc/vsrc/CPU/define/interface.sv",[[36,29],[36,36]]],["axi4_if"],["variable","logic"]],["arvalid",["file:///home/cjy/OoO_CPU/npc/vsrc/CPU/define/interface.sv",[[37,4],[37,36]]],["file:///home/cjy/OoO_CPU/npc/vsrc/CPU/define/interface.sv",[[37,29],[37,36]]],["axi4_if"],["variable","logic"]],["arready",["file:///home/cjy/OoO_CPU/npc/vsrc/CPU/define/interface.sv",[[38,4],[38,36]]],["file:///home/cjy/OoO_CPU/npc/vsrc/CPU/define/interface.sv",[[38,29],[38,36]]],["axi4_if"],["variable","logic"]],["rid",["file:///home/cjy/OoO_CPU/npc/vsrc/CPU/define/interface.sv",[[41,4],[41,32]]],["file:///home/cjy/OoO_CPU/npc/vsrc/CPU/define/interface.sv",[[41,29],[41,32]]],["axi4_if"],["variable","logic"]],["rdata",["file:///home/cjy/OoO_CPU/npc/vsrc/CPU/define/interface.sv",[[42,4],[42,34]]],["file:///home/cjy/OoO_CPU/npc/vsrc/CPU/define/interface.sv",[[42,29],[42,34]]],["axi4_if"],["variable","logic"]],["rresp",["file:///home/cjy/OoO_CPU/npc/vsrc/CPU/define/interface.sv",[[43,4],[43,34]]],["file:///home/cjy/OoO_CPU/npc/vsrc/CPU/define/interface.sv",[[43,29],[43,34]]],["axi4_if"],["variable","logic"]],["rlast",["file:///home/cjy/OoO_CPU/npc/vsrc/CPU/define/interface.sv",[[44,4],[44,34]]],["file:///home/cjy/OoO_CPU/npc/vsrc/CPU/define/interface.sv",[[44,29],[44,34]]],["axi4_if"],["variable","logic"]],["rvalid",["file:///home/cjy/OoO_CPU/npc/vsrc/CPU/define/interface.sv",[[45,4],[45,35]]],["file:///home/cjy/OoO_CPU/npc/vsrc/CPU/define/interface.sv",[[45,29],[45,35]]],["axi4_if"],["variable","logic"]],["rready",["file:///home/cjy/OoO_CPU/npc/vsrc/CPU/define/interface.sv",[[46,4],[46,35]]],["file:///home/cjy/OoO_CPU/npc/vsrc/CPU/define/interface.sv",[[46,29],[46,35]]],["axi4_if"],["variable","logic"]]],[],[[[["master",["file:///home/cjy/OoO_CPU/npc/vsrc/CPU/define/interface.sv",[[49,12],[75,5]]],["file:///home/cjy/OoO_CPU/npc/vsrc/CPU/define/interface.sv",[[49,12],[49,18]]],["axi4_if"],["modport"]],["file:///home/cjy/OoO_CPU/npc/vsrc/CPU/define/interface.sv",[75,4]]],[[["awid",["file:///home/cjy/OoO_CPU/npc/vsrc/CPU/define/interface.sv",[[52,8],[52,19]]],["file:///home/cjy/OoO_CPU/npc/vsrc/CPU/define/interface.sv",[[52,15],[52,19]]],["axi4_if","master"],["port","output"]],["awaddr",["file:///home/cjy/OoO_CPU/npc/vsrc/CPU/define/interface.sv",[[52,21],[52,27]]],["file:///home/cjy/OoO_CPU/npc/vsrc/CPU/define/interface.sv",[[52,21],[52,27]]],["axi4_if","master"],["port","awid"]],["awlen",["file:///home/cjy/OoO_CPU/npc/vsrc/CPU/define/interface.sv",[[52,29],[52,34]]],["file:///home/cjy/OoO_CPU/npc/vsrc/CPU/define/interface.sv",[[52,29],[52,34]]],["axi4_if","master"],["port","awaddr"]],["awsize",["file:///home/cjy/OoO_CPU/npc/vsrc/CPU/define/interface.sv",[[52,36],[52,42]]],["file:///home/cjy/OoO_CPU/npc/vsrc/CPU/define/interface.sv",[[52,36],[52,42]]],["axi4_if","master"],["port","awlen"]],["awburst",["file:///home/cjy/OoO_CPU/npc/vsrc/CPU/define/interface.sv",[[52,44],[52,51]]],["file:///home/cjy/OoO_CPU/npc/vsrc/CPU/define/interface.sv",[[52,44],[52,51]]],["axi4_if","master"],["port","awsize"]],["awvalid",["file:///home/cjy/OoO_CPU/npc/vsrc/CPU/define/interface.sv",[[53,8],[53,22]]],["file:///home/cjy/OoO_CPU/npc/vsrc/CPU/define/interface.sv",[[53,15],[53,22]]],["axi4_if","master"],["port","output"]],["awready",["file:///home/cjy/OoO_CPU/npc/vsrc/CPU/define/interface.sv",[[54,8],[54,22]]],["file:///home/cjy/OoO_CPU/npc/vsrc/CPU/define/interface.sv",[[54,15],[54,22]]],["axi4_if","master"],["port","input"]],["wdata",["file:///home/cjy/OoO_CPU/npc/vsrc/CPU/define/interface.sv",[[57,8],[57,20]]],["file:///home/cjy/OoO_CPU/npc/vsrc/CPU/define/interface.sv",[[57,15],[57,20]]],["axi4_if","master"],["port","output"]],["wstrb",["file:///home/cjy/OoO_CPU/npc/vsrc/CPU/define/interface.sv",[[57,22],[57,27]]],["file:///home/cjy/OoO_CPU/npc/vsrc/CPU/define/interface.sv",[[57,22],[57,27]]],["axi4_if","master"],["port","wdata"]],["wlast",["file:///home/cjy/OoO_CPU/npc/vsrc/CPU/define/interface.sv",[[57,29],[57,34]]],["file:///home/cjy/OoO_CPU/npc/vsrc/CPU/define/interface.sv",[[57,29],[57,34]]],["axi4_if","master"],["port","wstrb"]],["wvalid",["file:///home/cjy/OoO_CPU/npc/vsrc/CPU/define/interface.sv",[[58,8],[58,21]]],["file:///home/cjy/OoO_CPU/npc/vsrc/CPU/define/interface.sv",[[58,15],[58,21]]],["axi4_if","master"],["port","output"]],["wready",["file:///home/cjy/OoO_CPU/npc/vsrc/CPU/define/interface.sv",[[59,8],[59,21]]],["file:///home/cjy/OoO_CPU/npc/vsrc/CPU/define/interface.sv",[[59,15],[59,21]]],["axi4_if","master"],["port","input"]],["bid",["file:///home/cjy/OoO_CPU/npc/vsrc/CPU/define/interface.sv",[[62,8],[62,18]]],["file:///home/cjy/OoO_CPU/npc/vsrc/CPU/define/interface.sv",[[62,15],[62,18]]],["axi4_if","master"],["port","input"]],["bresp",["file:///home/cjy/OoO_CPU/npc/vsrc/CPU/define/interface.sv",[[62,20],[62,25]]],["file:///home/cjy/OoO_CPU/npc/vsrc/CPU/define/interface.sv",[[62,20],[62,25]]],["axi4_if","master"],["port","bid"]],["bvalid",["file:///home/cjy/OoO_CPU/npc/vsrc/CPU/define/interface.sv",[[63,8],[63,21]]],["file:///home/cjy/OoO_CPU/npc/vsrc/CPU/define/interface.sv",[[63,15],[63,21]]],["axi4_if","master"],["port","input"]],["bready",["file:///home/cjy/OoO_CPU/npc/vsrc/CPU/define/interface.sv",[[64,8],[64,21]]],["file:///home/cjy/OoO_CPU/npc/vsrc/CPU/define/interface.sv",[[64,15],[64,21]]],["axi4_if","master"],["port","output"]],["arid",["file:///home/cjy/OoO_CPU/npc/vsrc/CPU/define/interface.sv",[[67,8],[67,19]]],["file:///home/cjy/OoO_CPU/npc/vsrc/CPU/define/interface.sv",[[67,15],[67,19]]],["axi4_if","master"],["port","output"]],["araddr",["file:///home/cjy/OoO_CPU/npc/vsrc/CPU/define/interface.sv",[[67,21],[67,27]]],["file:///home/cjy/OoO_CPU/npc/vsrc/CPU/define/interface.sv",[[67,21],[67,27]]],["axi4_if","master"],["port","arid"]],["arlen",["file:///home/cjy/OoO_CPU/npc/vsrc/CPU/define/interface.sv",[[67,29],[67,34]]],["file:///home/cjy/OoO_CPU/npc/vsrc/CPU/define/interface.sv",[[67,29],[67,34]]],["axi4_if","master"],["port","araddr"]],["arsize",["file:///home/cjy/OoO_CPU/npc/vsrc/CPU/define/interface.sv",[[67,36],[67,42]]],["file:///home/cjy/OoO_CPU/npc/vsrc/CPU/define/interface.sv",[[67,36],[67,42]]],["axi4_if","master"],["port","arlen"]],["arburst",["file:///home/cjy/OoO_CPU/npc/vsrc/CPU/define/interface.sv",[[67,44],[67,51]]],["file:///home/cjy/OoO_CPU/npc/vsrc/CPU/define/interface.sv",[[67,44],[67,51]]],["axi4_if","master"],["port","arsize"]],["arvalid",["file:///home/cjy/OoO_CPU/npc/vsrc/CPU/define/interface.sv",[[68,8],[68,22]]],["file:///home/cjy/OoO_CPU/npc/vsrc/CPU/define/interface.sv",[[68,15],[68,22]]],["axi4_if","master"],["port","output"]],["arready",["file:///home/cjy/OoO_CPU/npc/vsrc/CPU/define/interface.sv",[[69,8],[69,22]]],["file:///home/cjy/OoO_CPU/npc/vsrc/CPU/define/interface.sv",[[69,15],[69,22]]],["axi4_if","master"],["port","input"]],["rid",["file:///home/cjy/OoO_CPU/npc/vsrc/CPU/define/interface.sv",[[72,8],[72,18]]],["file:///home/cjy/OoO_CPU/npc/vsrc/CPU/define/interface.sv",[[72,15],[72,18]]],["axi4_if","master"],["port","input"]],["rdata",["file:///home/cjy/OoO_CPU/npc/vsrc/CPU/define/interface.sv",[[72,20],[72,25]]],["file:///home/cjy/OoO_CPU/npc/vsrc/CPU/define/interface.sv",[[72,20],[72,25]]],["axi4_if","master"],["port","rid"]],["rresp",["file:///home/cjy/OoO_CPU/npc/vsrc/CPU/define/interface.sv",[[72,27],[72,32]]],["file:///home/cjy/OoO_CPU/npc/vsrc/CPU/define/interface.sv",[[72,27],[72,32]]],["axi4_if","master"],["port","rdata"]],["rlast",["file:///home/cjy/OoO_CPU/npc/vsrc/CPU/define/interface.sv",[[72,34],[72,39]]],["file:///home/cjy/OoO_CPU/npc/vsrc/CPU/define/interface.sv",[[72,34],[72,39]]],["axi4_if","master"],["port","rresp"]],["rvalid",["file:///home/cjy/OoO_CPU/npc/vsrc/CPU/define/interface.sv",[[73,8],[73,21]]],["file:///home/cjy/OoO_CPU/npc/vsrc/CPU/define/interface.sv",[[73,15],[73,21]]],["axi4_if","master"],["port","input"]],["rready",["file:///home/cjy/OoO_CPU/npc/vsrc/CPU/define/interface.sv",[[74,8],[74,21]]],["file:///home/cjy/OoO_CPU/npc/vsrc/CPU/define/interface.sv",[[74,15],[74,21]]],["axi4_if","master"],["port","output"]]]]],[[["slave",["file:///home/cjy/OoO_CPU/npc/vsrc/CPU/define/interface.sv",[[78,12],[103,5]]],["file:///home/cjy/OoO_CPU/npc/vsrc/CPU/define/interface.sv",[[78,12],[78,17]]],["axi4_if"],["modport"]],["file:///home/cjy/OoO_CPU/npc/vsrc/CPU/define/interface.sv",[103,4]]],[[["awid",["file:///home/cjy/OoO_CPU/npc/vsrc/CPU/define/interface.sv",[[80,8],[80,19]]],["file:///home/cjy/OoO_CPU/npc/vsrc/CPU/define/interface.sv",[[80,15],[80,19]]],["axi4_if","slave"],["port","input"]],["awaddr",["file:///home/cjy/OoO_CPU/npc/vsrc/CPU/define/interface.sv",[[80,21],[80,27]]],["file:///home/cjy/OoO_CPU/npc/vsrc/CPU/define/interface.sv",[[80,21],[80,27]]],["axi4_if","slave"],["port","awid"]],["awlen",["file:///home/cjy/OoO_CPU/npc/vsrc/CPU/define/interface.sv",[[80,29],[80,34]]],["file:///home/cjy/OoO_CPU/npc/vsrc/CPU/define/interface.sv",[[80,29],[80,34]]],["axi4_if","slave"],["port","awaddr"]],["awsize",["file:///home/cjy/OoO_CPU/npc/vsrc/CPU/define/interface.sv",[[80,36],[80,42]]],["file:///home/cjy/OoO_CPU/npc/vsrc/CPU/define/interface.sv",[[80,36],[80,42]]],["axi4_if","slave"],["port","awlen"]],["awburst",["file:///home/cjy/OoO_CPU/npc/vsrc/CPU/define/interface.sv",[[80,44],[80,51]]],["file:///home/cjy/OoO_CPU/npc/vsrc/CPU/define/interface.sv",[[80,44],[80,51]]],["axi4_if","slave"],["port","awsize"]],["awvalid",["file:///home/cjy/OoO_CPU/npc/vsrc/CPU/define/interface.sv",[[81,8],[81,22]]],["file:///home/cjy/OoO_CPU/npc/vsrc/CPU/define/interface.sv",[[81,15],[81,22]]],["axi4_if","slave"],["port","input"]],["awready",["file:///home/cjy/OoO_CPU/npc/vsrc/CPU/define/interface.sv",[[82,8],[82,22]]],["file:///home/cjy/OoO_CPU/npc/vsrc/CPU/define/interface.sv",[[82,15],[82,22]]],["axi4_if","slave"],["port","output"]],["wdata",["file:///home/cjy/OoO_CPU/npc/vsrc/CPU/define/interface.sv",[[85,8],[85,20]]],["file:///home/cjy/OoO_CPU/npc/vsrc/CPU/define/interface.sv",[[85,15],[85,20]]],["axi4_if","slave"],["port","input"]],["wstrb",["file:///home/cjy/OoO_CPU/npc/vsrc/CPU/define/interface.sv",[[85,22],[85,27]]],["file:///home/cjy/OoO_CPU/npc/vsrc/CPU/define/interface.sv",[[85,22],[85,27]]],["axi4_if","slave"],["port","wdata"]],["wlast",["file:///home/cjy/OoO_CPU/npc/vsrc/CPU/define/interface.sv",[[85,29],[85,34]]],["file:///home/cjy/OoO_CPU/npc/vsrc/CPU/define/interface.sv",[[85,29],[85,34]]],["axi4_if","slave"],["port","wstrb"]],["wvalid",["file:///home/cjy/OoO_CPU/npc/vsrc/CPU/define/interface.sv",[[86,8],[86,21]]],["file:///home/cjy/OoO_CPU/npc/vsrc/CPU/define/interface.sv",[[86,15],[86,21]]],["axi4_if","slave"],["port","input"]],["wready",["file:///home/cjy/OoO_CPU/npc/vsrc/CPU/define/interface.sv",[[87,8],[87,21]]],["file:///home/cjy/OoO_CPU/npc/vsrc/CPU/define/interface.sv",[[87,15],[87,21]]],["axi4_if","slave"],["port","output"]],["bid",["file:///home/cjy/OoO_CPU/npc/vsrc/CPU/define/interface.sv",[[90,8],[90,18]]],["file:///home/cjy/OoO_CPU/npc/vsrc/CPU/define/interface.sv",[[90,15],[90,18]]],["axi4_if","slave"],["port","output"]],["bresp",["file:///home/cjy/OoO_CPU/npc/vsrc/CPU/define/interface.sv",[[90,20],[90,25]]],["file:///home/cjy/OoO_CPU/npc/vsrc/CPU/define/interface.sv",[[90,20],[90,25]]],["axi4_if","slave"],["port","bid"]],["bvalid",["file:///home/cjy/OoO_CPU/npc/vsrc/CPU/define/interface.sv",[[91,8],[91,21]]],["file:///home/cjy/OoO_CPU/npc/vsrc/CPU/define/interface.sv",[[91,15],[91,21]]],["axi4_if","slave"],["port","output"]],["bready",["file:///home/cjy/OoO_CPU/npc/vsrc/CPU/define/interface.sv",[[92,8],[92,21]]],["file:///home/cjy/OoO_CPU/npc/vsrc/CPU/define/interface.sv",[[92,15],[92,21]]],["axi4_if","slave"],["port","input"]],["arid",["file:///home/cjy/OoO_CPU/npc/vsrc/CPU/define/interface.sv",[[95,8],[95,19]]],["file:///home/cjy/OoO_CPU/npc/vsrc/CPU/define/interface.sv",[[95,15],[95,19]]],["axi4_if","slave"],["port","input"]],["araddr",["file:///home/cjy/OoO_CPU/npc/vsrc/CPU/define/interface.sv",[[95,21],[95,27]]],["file:///home/cjy/OoO_CPU/npc/vsrc/CPU/define/interface.sv",[[95,21],[95,27]]],["axi4_if","slave"],["port","arid"]],["arlen",["file:///home/cjy/OoO_CPU/npc/vsrc/CPU/define/interface.sv",[[95,29],[95,34]]],["file:///home/cjy/OoO_CPU/npc/vsrc/CPU/define/interface.sv",[[95,29],[95,34]]],["axi4_if","slave"],["port","araddr"]],["arsize",["file:///home/cjy/OoO_CPU/npc/vsrc/CPU/define/interface.sv",[[95,36],[95,42]]],["file:///home/cjy/OoO_CPU/npc/vsrc/CPU/define/interface.sv",[[95,36],[95,42]]],["axi4_if","slave"],["port","arlen"]],["arburst",["file:///home/cjy/OoO_CPU/npc/vsrc/CPU/define/interface.sv",[[95,44],[95,51]]],["file:///home/cjy/OoO_CPU/npc/vsrc/CPU/define/interface.sv",[[95,44],[95,51]]],["axi4_if","slave"],["port","arsize"]],["arvalid",["file:///home/cjy/OoO_CPU/npc/vsrc/CPU/define/interface.sv",[[96,8],[96,22]]],["file:///home/cjy/OoO_CPU/npc/vsrc/CPU/define/interface.sv",[[96,15],[96,22]]],["axi4_if","slave"],["port","input"]],["arready",["file:///home/cjy/OoO_CPU/npc/vsrc/CPU/define/interface.sv",[[97,8],[97,22]]],["file:///home/cjy/OoO_CPU/npc/vsrc/CPU/define/interface.sv",[[97,15],[97,22]]],["axi4_if","slave"],["port","output"]],["rid",["file:///home/cjy/OoO_CPU/npc/vsrc/CPU/define/interface.sv",[[100,8],[100,18]]],["file:///home/cjy/OoO_CPU/npc/vsrc/CPU/define/interface.sv",[[100,15],[100,18]]],["axi4_if","slave"],["port","output"]],["rdata",["file:///home/cjy/OoO_CPU/npc/vsrc/CPU/define/interface.sv",[[100,20],[100,25]]],["file:///home/cjy/OoO_CPU/npc/vsrc/CPU/define/interface.sv",[[100,20],[100,25]]],["axi4_if","slave"],["port","rid"]],["rresp",["file:///home/cjy/OoO_CPU/npc/vsrc/CPU/define/interface.sv",[[100,27],[100,32]]],["file:///home/cjy/OoO_CPU/npc/vsrc/CPU/define/interface.sv",[[100,27],[100,32]]],["axi4_if","slave"],["port","rdata"]],["rlast",["file:///home/cjy/OoO_CPU/npc/vsrc/CPU/define/interface.sv",[[100,34],[100,39]]],["file:///home/cjy/OoO_CPU/npc/vsrc/CPU/define/interface.sv",[[100,34],[100,39]]],["axi4_if","slave"],["port","rresp"]],["rvalid",["file:///home/cjy/OoO_CPU/npc/vsrc/CPU/define/interface.sv",[[101,8],[101,21]]],["file:///home/cjy/OoO_CPU/npc/vsrc/CPU/define/interface.sv",[[101,15],[101,21]]],["axi4_if","slave"],["port","output"]],["rready",["file:///home/cjy/OoO_CPU/npc/vsrc/CPU/define/interface.sv",[[102,8],[102,21]]],["file:///home/cjy/OoO_CPU/npc/vsrc/CPU/define/interface.sv",[[102,15],[102,21]]],["axi4_if","slave"],["port","input"]]]]]]]],[[["sRAT_if",["file:///home/cjy/OoO_CPU/npc/vsrc/CPU/define/interface.sv",[[110,0],[110,20]]],["file:///home/cjy/OoO_CPU/npc/vsrc/CPU/define/interface.sv",[[110,10],[110,17]]],[],["interface"]],["file:///home/cjy/OoO_CPU/npc/vsrc/CPU/define/interface.sv",[44,4]]],[[["w_en",["file:///home/cjy/OoO_CPU/npc/vsrc/CPU/define/interface.sv",[[111,4],[111,14]]],["file:///home/cjy/OoO_CPU/npc/vsrc/CPU/define/interface.sv",[[111,10],[111,14]]],["sRAT_if"],["variable","logic"]],["arch_reg",["file:///home/cjy/OoO_CPU/npc/vsrc/CPU/define/interface.sv",[[112,4],[112,23]]],["file:///home/cjy/OoO_CPU/npc/vsrc/CPU/define/interface.sv",[[112,15],[112,23]]],["sRAT_if"],["variable","logic"]],["phy_reg",["file:///home/cjy/OoO_CPU/npc/vsrc/CPU/define/interface.sv",[[113,4],[113,22]]],["file:///home/cjy/OoO_CPU/npc/vsrc/CPU/define/interface.sv",[[113,15],[113,22]]],["sRAT_if"],["variable","logic"]]],[],[[[["wr_ch",["file:///home/cjy/OoO_CPU/npc/vsrc/CPU/define/interface.sv",[[115,12],[119,5]]],["file:///home/cjy/OoO_CPU/npc/vsrc/CPU/define/interface.sv",[[115,12],[115,17]]],["sRAT_if"],["modport"]],["file:///home/cjy/OoO_CPU/npc/vsrc/CPU/define/interface.sv",[119,4]]],[[["w_en",["file:///home/cjy/OoO_CPU/npc/vsrc/CPU/define/interface.sv",[[116,8],[116,19]]],["file:///home/cjy/OoO_CPU/npc/vsrc/CPU/define/interface.sv",[[116,15],[116,19]]],["sRAT_if","wr_ch"],["port","input"]],["arch_reg",["file:///home/cjy/OoO_CPU/npc/vsrc/CPU/define/interface.sv",[[117,8],[117,23]]],["file:///home/cjy/OoO_CPU/npc/vsrc/CPU/define/interface.sv",[[117,15],[117,23]]],["sRAT_if","wr_ch"],["port","input"]],["phy_reg",["file:///home/cjy/OoO_CPU/npc/vsrc/CPU/define/interface.sv",[[118,8],[118,22]]],["file:///home/cjy/OoO_CPU/npc/vsrc/CPU/define/interface.sv",[[118,15],[118,22]]],["sRAT_if","wr_ch"],["port","input"]]]]],[[["re_ch",["file:///home/cjy/OoO_CPU/npc/vsrc/CPU/define/interface.sv",[[120,12],[123,5]]],["file:///home/cjy/OoO_CPU/npc/vsrc/CPU/define/interface.sv",[[120,12],[120,17]]],["sRAT_if"],["modport"]],["file:///home/cjy/OoO_CPU/npc/vsrc/CPU/define/interface.sv",[123,4]]],[[["arch_reg",["file:///home/cjy/OoO_CPU/npc/vsrc/CPU/define/interface.sv",[[121,8],[121,23]]],["file:///home/cjy/OoO_CPU/npc/vsrc/CPU/define/interface.sv",[[121,15],[121,23]]],["sRAT_if","re_ch"],["port","input"]],["phy_reg",["file:///home/cjy/OoO_CPU/npc/vsrc/CPU/define/interface.sv",[[122,8],[122,22]]],["file:///home/cjy/OoO_CPU/npc/vsrc/CPU/define/interface.sv",[[122,15],[122,22]]],["sRAT_if","re_ch"],["port","output"]]]]]]]],[[["ysyx_24100029_icache_tb",[[26,0],[26,34]],[[26,7],[26,30]],[],["module"]],[136,9]],[[["ADDR_WIDTH",[[28,2],[28,29]],[[28,13],[28,23]],["ysyx_24100029_icache_tb"],["localparam"]],["INST_WIDTH",[[29,2],[29,30]],[[29,13],[29,23]],["ysyx_24100029_icache_tb"],["localparam"]],["bus",[[31,2],[35,10]],[[35,4],[35,7]],["ysyx_24100029_icache_tb"],["instance","axi4_if"]],["clock",[[38,2],[38,31]],[[38,26],[38,31]],["ysyx_24100029_icache_tb"],["variable","logic"]],["reset",[[39,2],[39,31]],[[39,26],[39,31]],["ysyx_24100029_icache_tb"],["variable","logic"]],["addr",[[41,2],[41,30]],[[41,26],[41,30]],["ysyx_24100029_icache_tb"],["variable","logic"]],["arvalid",[[42,2],[42,33]],[[42,26],[42,33]],["ysyx_24100029_icache_tb"],["variable","logic"]],["arready",[[43,2],[43,32]],[[43,25],[43,32]],["ysyx_24100029_icache_tb"],["variable","logic"]],["rready",[[45,2],[45,32]],[[45,26],[45,32]],["ysyx_24100029_icache_tb"],["variable","logic"]],["inst",[[46,2],[46,29]],[[46,25],[46,29]],["ysyx_24100029_icache_tb"],["variable","logic"]],["rvalid",[[47,2],[47,31]],[[47,25],[47,31]],["ysyx_24100029_icache_tb"],["variable","logic"]],["clr",[[48,2],[48,29]],[[48,26],[48,29]],["ysyx_24100029_icache_tb"],["variable","logic"]],["u_mem",[[110,2],[117,3]],[[113,4],[113,9]],["ysyx_24100029_icache_tb"],["instance","mem"]],["u_ysyx_24100029_icache",[[120,2],[131,3]],[[120,23],[120,45]],["ysyx_24100029_icache_tb"],["instance","ysyx_24100029_icache"]]]]]],["/home/cjy/OoO_CPU/npc/vsrc/CPU/define/interface.sv"]],null,0]],["/home/cjy/OoO_CPU/dv/vsrc/ysyx_24100029_IFU_tb.sv",[[[[[["#AnonymousStructUnion0",["file:///home/cjy/OoO_CPU/npc/vsrc/CPU/define/struct.sv",[[17,8],[30,1]]],["file:///home/cjy/OoO_CPU/npc/vsrc/CPU/define/struct.sv",[[17,8],[17,14]]],[],["struct"]],["file:///home/cjy/OoO_CPU/npc/vsrc/CPU/define/struct.sv",[30,0]]],[[["imm",["file:///home/cjy/OoO_CPU/npc/vsrc/CPU/define/struct.sv",[[18,4],[18,20]]],["file:///home/cjy/OoO_CPU/npc/vsrc/CPU/define/struct.sv",[[18,17],[18,20]]],["#AnonymousStructUnion0"],["struct_union_member"]],["pc",["file:///home/cjy/OoO_CPU/npc/vsrc/CPU/define/struct.sv",[[19,4],[19,19]]],["file:///home/cjy/OoO_CPU/npc/vsrc/CPU/define/struct.sv",[[19,17],[19,19]]],["#AnonymousStructUnion0"],["struct_union_member"]],["rs1",["file:///home/cjy/OoO_CPU/npc/vsrc/CPU/define/struct.sv",[[20,4],[20,19]]],["file:///home/cjy/OoO_CPU/npc/vsrc/CPU/define/struct.sv",[[20,16],[20,19]]],["#AnonymousStructUnion0"],["struct_union_member"]],["rs2",["file:///home/cjy/OoO_CPU/npc/vsrc/CPU/define/struct.sv",[[21,4],[21,19]]],["file:///home/cjy/OoO_CPU/npc/vsrc/CPU/define/struct.sv",[[21,16],[21,19]]],["#AnonymousStructUnion0"],["struct_union_member"]],["rd",["file:///home/cjy/OoO_CPU/npc/vsrc/CPU/define/struct.sv",[[22,4],[22,18]]],["file:///home/cjy/OoO_CPU/npc/vsrc/CPU/define/struct.sv",[[22,16],[22,18]]],["#AnonymousStructUnion0"],["struct_union_member"]],["alu_op",["file:///home/cjy/OoO_CPU/npc/vsrc/CPU/define/struct.sv",[[23,4],[23,22]]],["file:///home/cjy/OoO_CPU/npc/vsrc/CPU/define/struct.sv",[[23,16],[23,22]]],["#AnonymousStructUnion0"],["struct_union_member"]],["inst_op",["file:///home/cjy/OoO_CPU/npc/vsrc/CPU/define/struct.sv",[[24,4],[24,19]]],["file:///home/cjy/OoO_CPU/npc/vsrc/CPU/define/struct.sv",[[24,12],[24,19]]],["#AnonymousStructUnion0"],["struct_union_member"]],["funct3",["file:///home/cjy/OoO_CPU/npc/vsrc/CPU/define/struct.sv",[[25,4],[25,22]]],["file:///home/cjy/OoO_CPU/npc/vsrc/CPU/define/struct.sv",[[25,16],[25,22]]],["#AnonymousStructUnion0"],["struct_union_member"]],["ecall_flag",["file:///home/cjy/OoO_CPU/npc/vsrc/CPU/define/struct.sv",[[26,4],[26,20]]],["file:///home/cjy/OoO_CPU/npc/vsrc/CPU/define/struct.sv",[[26,10],[26,20]]],["#AnonymousStructUnion0"],["struct_union_member"]],["mret_flag",["file:///home/cjy/OoO_CPU/npc/vsrc/CPU/define/struct.sv",[[27,4],[27,19]]],["file:///home/cjy/OoO_CPU/npc/vsrc/CPU/define/struct.sv",[[27,10],[27,19]]],["#AnonymousStructUnion0"],["struct_union_member"]],["fence_i_flag",["file:///home/cjy/OoO_CPU/npc/vsrc/CPU/define/struct.sv",[[28,4],[28,22]]],["file:///home/cjy/OoO_CPU/npc/vsrc/CPU/define/struct.sv",[[28,10],[28,22]]],["#AnonymousStructUnion0"],["struct_union_member"]],["pred_res",["file:///home/cjy/OoO_CPU/npc/vsrc/CPU/define/struct.sv",[[29,4],[29,18]]],["file:///home/cjy/OoO_CPU/npc/vsrc/CPU/define/struct.sv",[[29,10],[29,18]]],["#AnonymousStructUnion0"],["struct_union_member"]]]]],[[["axi4_if",["file:///home/cjy/OoO_CPU/npc/vsrc/CPU/define/interface.sv",[[3,0],[7,2]]],["file:///home/cjy/OoO_CPU/npc/vsrc/CPU/define/interface.sv",[[3,10],[3,17]]],[],["interface"]],["file:///home/cjy/OoO_CPU/npc/vsrc/CPU/define/interface.sv",[109,0]]],[[["ADDR_WIDTH",["file:///home/cjy/OoO_CPU/npc/vsrc/CPU/define/interface.sv",[[4,4],[4,29]]],["file:///home/cjy/OoO_CPU/npc/vsrc/CPU/define/interface.sv",[[4,14],[4,24]]],["axi4_if"],["parameter-port","parameter"]],["DATA_WIDTH",["file:///home/cjy/OoO_CPU/npc/vsrc/CPU/define/interface.sv",[[5,4],[5,29]]],["file:///home/cjy/OoO_CPU/npc/vsrc/CPU/define/interface.sv",[[5,14],[5,24]]],["axi4_if"],["parameter-port","parameter"]],["ID_WIDTH",["file:///home/cjy/OoO_CPU/npc/vsrc/CPU/define/interface.sv",[[6,4],[6,27]]],["file:///home/cjy/OoO_CPU/npc/vsrc/CPU/define/interface.sv",[[6,14],[6,22]]],["axi4_if"],["parameter-port","parameter"]],["awid",["file:///home/cjy/OoO_CPU/npc/vsrc/CPU/define/interface.sv",[[10,4],[10,33]]],["file:///home/cjy/OoO_CPU/npc/vsrc/CPU/define/interface.sv",[[10,29],[10,33]]],["axi4_if"],["variable","logic"]],["awaddr",["file:///home/cjy/OoO_CPU/npc/vsrc/CPU/define/interface.sv",[[11,4],[11,35]]],["file:///home/cjy/OoO_CPU/npc/vsrc/CPU/define/interface.sv",[[11,29],[11,35]]],["axi4_if"],["variable","logic"]],["awlen",["file:///home/cjy/OoO_CPU/npc/vsrc/CPU/define/interface.sv",[[12,4],[12,34]]],["file:///home/cjy/OoO_CPU/npc/vsrc/CPU/define/interface.sv",[[12,29],[12,34]]],["axi4_if"],["variable","logic"]],["awsize",["file:///home/cjy/OoO_CPU/npc/vsrc/CPU/define/interface.sv",[[13,4],[13,35]]],["file:///home/cjy/OoO_CPU/npc/vsrc/CPU/define/interface.sv",[[13,29],[13,35]]],["axi4_if"],["variable","logic"]],["awburst",["file:///home/cjy/OoO_CPU/npc/vsrc/CPU/define/interface.sv",[[14,4],[14,36]]],["file:///home/cjy/OoO_CPU/npc/vsrc/CPU/define/interface.sv",[[14,29],[14,36]]],["axi4_if"],["variable","logic"]],["awvalid",["file:///home/cjy/OoO_CPU/npc/vsrc/CPU/define/interface.sv",[[15,4],[15,36]]],["file:///home/cjy/OoO_CPU/npc/vsrc/CPU/define/interface.sv",[[15,29],[15,36]]],["axi4_if"],["variable","logic"]],["awready",["file:///home/cjy/OoO_CPU/npc/vsrc/CPU/define/interface.sv",[[16,4],[16,36]]],["file:///home/cjy/OoO_CPU/npc/vsrc/CPU/define/interface.sv",[[16,29],[16,36]]],["axi4_if"],["variable","logic"]],["wdata",["file:///home/cjy/OoO_CPU/npc/vsrc/CPU/define/interface.sv",[[19,4],[19,34]]],["file:///home/cjy/OoO_CPU/npc/vsrc/CPU/define/interface.sv",[[19,29],[19,34]]],["axi4_if"],["variable","logic"]],["wstrb",["file:///home/cjy/OoO_CPU/npc/vsrc/CPU/define/interface.sv",[[20,4],[20,36]]],["file:///home/cjy/OoO_CPU/npc/vsrc/CPU/define/interface.sv",[[20,31],[20,36]]],["axi4_if"],["variable","logic"]],["wlast",["file:///home/cjy/OoO_CPU/npc/vsrc/CPU/define/interface.sv",[[21,4],[21,34]]],["file:///home/cjy/OoO_CPU/npc/vsrc/CPU/define/interface.sv",[[21,29],[21,34]]],["axi4_if"],["variable","logic"]],["wvalid",["file:///home/cjy/OoO_CPU/npc/vsrc/CPU/define/interface.sv",[[22,4],[22,35]]],["file:///home/cjy/OoO_CPU/npc/vsrc/CPU/define/interface.sv",[[22,29],[22,35]]],["axi4_if"],["variable","logic"]],["wready",["file:///home/cjy/OoO_CPU/npc/vsrc/CPU/define/interface.sv",[[23,4],[23,35]]],["file:///home/cjy/OoO_CPU/npc/vsrc/CPU/define/interface.sv",[[23,29],[23,35]]],["axi4_if"],["variable","logic"]],["bid",["file:///home/cjy/OoO_CPU/npc/vsrc/CPU/define/interface.sv",[[26,4],[26,32]]],["file:///home/cjy/OoO_CPU/npc/vsrc/CPU/define/interface.sv",[[26,29],[26,32]]],["axi4_if"],["variable","logic"]],["bresp",["file:///home/cjy/OoO_CPU/npc/vsrc/CPU/define/interface.sv",[[27,4],[27,34]]],["file:///home/cjy/OoO_CPU/npc/vsrc/CPU/define/interface.sv",[[27,29],[27,34]]],["axi4_if"],["variable","logic"]],["bvalid",["file:///home/cjy/OoO_CPU/npc/vsrc/CPU/define/interface.sv",[[28,4],[28,35]]],["file:///home/cjy/OoO_CPU/npc/vsrc/CPU/define/interface.sv",[[28,29],[28,35]]],["axi4_if"],["variable","logic"]],["bready",["file:///home/cjy/OoO_CPU/npc/vsrc/CPU/define/interface.sv",[[29,4],[29,35]]],["file:///home/cjy/OoO_CPU/npc/vsrc/CPU/define/interface.sv",[[29,29],[29,35]]],["axi4_if"],["variable","logic"]],["arid",["file:///home/cjy/OoO_CPU/npc/vsrc/CPU/define/interface.sv",[[32,4],[32,33]]],["file:///home/cjy/OoO_CPU/npc/vsrc/CPU/define/interface.sv",[[32,29],[32,33]]],["axi4_if"],["variable","logic"]],["araddr",["file:///home/cjy/OoO_CPU/npc/vsrc/CPU/define/interface.sv",[[33,4],[33,35]]],["file:///home/cjy/OoO_CPU/npc/vsrc/CPU/define/interface.sv",[[33,29],[33,35]]],["axi4_if"],["variable","logic"]],["arlen",["file:///home/cjy/OoO_CPU/npc/vsrc/CPU/define/interface.sv",[[34,4],[34,34]]],["file:///home/cjy/OoO_CPU/npc/vsrc/CPU/define/interface.sv",[[34,29],[34,34]]],["axi4_if"],["variable","logic"]],["arsize",["file:///home/cjy/OoO_CPU/npc/vsrc/CPU/define/interface.sv",[[35,4],[35,35]]],["file:///home/cjy/OoO_CPU/npc/vsrc/CPU/define/interface.sv",[[35,29],[35,35]]],["axi4_if"],["variable","logic"]],["arburst",["file:///home/cjy/OoO_CPU/npc/vsrc/CPU/define/interface.sv",[[36,4],[36,36]]],["file:///home/cjy/OoO_CPU/npc/vsrc/CPU/define/interface.sv",[[36,29],[36,36]]],["axi4_if"],["variable","logic"]],["arvalid",["file:///home/cjy/OoO_CPU/npc/vsrc/CPU/define/interface.sv",[[37,4],[37,36]]],["file:///home/cjy/OoO_CPU/npc/vsrc/CPU/define/interface.sv",[[37,29],[37,36]]],["axi4_if"],["variable","logic"]],["arready",["file:///home/cjy/OoO_CPU/npc/vsrc/CPU/define/interface.sv",[[38,4],[38,36]]],["file:///home/cjy/OoO_CPU/npc/vsrc/CPU/define/interface.sv",[[38,29],[38,36]]],["axi4_if"],["variable","logic"]],["rid",["file:///home/cjy/OoO_CPU/npc/vsrc/CPU/define/interface.sv",[[41,4],[41,32]]],["file:///home/cjy/OoO_CPU/npc/vsrc/CPU/define/interface.sv",[[41,29],[41,32]]],["axi4_if"],["variable","logic"]],["rdata",["file:///home/cjy/OoO_CPU/npc/vsrc/CPU/define/interface.sv",[[42,4],[42,34]]],["file:///home/cjy/OoO_CPU/npc/vsrc/CPU/define/interface.sv",[[42,29],[42,34]]],["axi4_if"],["variable","logic"]],["rresp",["file:///home/cjy/OoO_CPU/npc/vsrc/CPU/define/interface.sv",[[43,4],[43,34]]],["file:///home/cjy/OoO_CPU/npc/vsrc/CPU/define/interface.sv",[[43,29],[43,34]]],["axi4_if"],["variable","logic"]],["rlast",["file:///home/cjy/OoO_CPU/npc/vsrc/CPU/define/interface.sv",[[44,4],[44,34]]],["file:///home/cjy/OoO_CPU/npc/vsrc/CPU/define/interface.sv",[[44,29],[44,34]]],["axi4_if"],["variable","logic"]],["rvalid",["file:///home/cjy/OoO_CPU/npc/vsrc/CPU/define/interface.sv",[[45,4],[45,35]]],["file:///home/cjy/OoO_CPU/npc/vsrc/CPU/define/interface.sv",[[45,29],[45,35]]],["axi4_if"],["variable","logic"]],["rready",["file:///home/cjy/OoO_CPU/npc/vsrc/CPU/define/interface.sv",[[46,4],[46,35]]],["file:///home/cjy/OoO_CPU/npc/vsrc/CPU/define/interface.sv",[[46,29],[46,35]]],["axi4_if"],["variable","logic"]]],[],[[[["master",["file:///home/cjy/OoO_CPU/npc/vsrc/CPU/define/interface.sv",[[49,12],[75,5]]],["file:///home/cjy/OoO_CPU/npc/vsrc/CPU/define/interface.sv",[[49,12],[49,18]]],["axi4_if"],["modport"]],["file:///home/cjy/OoO_CPU/npc/vsrc/CPU/define/interface.sv",[75,4]]],[[["awid",["file:///home/cjy/OoO_CPU/npc/vsrc/CPU/define/interface.sv",[[52,8],[52,19]]],["file:///home/cjy/OoO_CPU/npc/vsrc/CPU/define/interface.sv",[[52,15],[52,19]]],["axi4_if","master"],["port","output"]],["awaddr",["file:///home/cjy/OoO_CPU/npc/vsrc/CPU/define/interface.sv",[[52,21],[52,27]]],["file:///home/cjy/OoO_CPU/npc/vsrc/CPU/define/interface.sv",[[52,21],[52,27]]],["axi4_if","master"],["port","awid"]],["awlen",["file:///home/cjy/OoO_CPU/npc/vsrc/CPU/define/interface.sv",[[52,29],[52,34]]],["file:///home/cjy/OoO_CPU/npc/vsrc/CPU/define/interface.sv",[[52,29],[52,34]]],["axi4_if","master"],["port","awaddr"]],["awsize",["file:///home/cjy/OoO_CPU/npc/vsrc/CPU/define/interface.sv",[[52,36],[52,42]]],["file:///home/cjy/OoO_CPU/npc/vsrc/CPU/define/interface.sv",[[52,36],[52,42]]],["axi4_if","master"],["port","awlen"]],["awburst",["file:///home/cjy/OoO_CPU/npc/vsrc/CPU/define/interface.sv",[[52,44],[52,51]]],["file:///home/cjy/OoO_CPU/npc/vsrc/CPU/define/interface.sv",[[52,44],[52,51]]],["axi4_if","master"],["port","awsize"]],["awvalid",["file:///home/cjy/OoO_CPU/npc/vsrc/CPU/define/interface.sv",[[53,8],[53,22]]],["file:///home/cjy/OoO_CPU/npc/vsrc/CPU/define/interface.sv",[[53,15],[53,22]]],["axi4_if","master"],["port","output"]],["awready",["file:///home/cjy/OoO_CPU/npc/vsrc/CPU/define/interface.sv",[[54,8],[54,22]]],["file:///home/cjy/OoO_CPU/npc/vsrc/CPU/define/interface.sv",[[54,15],[54,22]]],["axi4_if","master"],["port","input"]],["wdata",["file:///home/cjy/OoO_CPU/npc/vsrc/CPU/define/interface.sv",[[57,8],[57,20]]],["file:///home/cjy/OoO_CPU/npc/vsrc/CPU/define/interface.sv",[[57,15],[57,20]]],["axi4_if","master"],["port","output"]],["wstrb",["file:///home/cjy/OoO_CPU/npc/vsrc/CPU/define/interface.sv",[[57,22],[57,27]]],["file:///home/cjy/OoO_CPU/npc/vsrc/CPU/define/interface.sv",[[57,22],[57,27]]],["axi4_if","master"],["port","wdata"]],["wlast",["file:///home/cjy/OoO_CPU/npc/vsrc/CPU/define/interface.sv",[[57,29],[57,34]]],["file:///home/cjy/OoO_CPU/npc/vsrc/CPU/define/interface.sv",[[57,29],[57,34]]],["axi4_if","master"],["port","wstrb"]],["wvalid",["file:///home/cjy/OoO_CPU/npc/vsrc/CPU/define/interface.sv",[[58,8],[58,21]]],["file:///home/cjy/OoO_CPU/npc/vsrc/CPU/define/interface.sv",[[58,15],[58,21]]],["axi4_if","master"],["port","output"]],["wready",["file:///home/cjy/OoO_CPU/npc/vsrc/CPU/define/interface.sv",[[59,8],[59,21]]],["file:///home/cjy/OoO_CPU/npc/vsrc/CPU/define/interface.sv",[[59,15],[59,21]]],["axi4_if","master"],["port","input"]],["bid",["file:///home/cjy/OoO_CPU/npc/vsrc/CPU/define/interface.sv",[[62,8],[62,18]]],["file:///home/cjy/OoO_CPU/npc/vsrc/CPU/define/interface.sv",[[62,15],[62,18]]],["axi4_if","master"],["port","input"]],["bresp",["file:///home/cjy/OoO_CPU/npc/vsrc/CPU/define/interface.sv",[[62,20],[62,25]]],["file:///home/cjy/OoO_CPU/npc/vsrc/CPU/define/interface.sv",[[62,20],[62,25]]],["axi4_if","master"],["port","bid"]],["bvalid",["file:///home/cjy/OoO_CPU/npc/vsrc/CPU/define/interface.sv",[[63,8],[63,21]]],["file:///home/cjy/OoO_CPU/npc/vsrc/CPU/define/interface.sv",[[63,15],[63,21]]],["axi4_if","master"],["port","input"]],["bready",["file:///home/cjy/OoO_CPU/npc/vsrc/CPU/define/interface.sv",[[64,8],[64,21]]],["file:///home/cjy/OoO_CPU/npc/vsrc/CPU/define/interface.sv",[[64,15],[64,21]]],["axi4_if","master"],["port","output"]],["arid",["file:///home/cjy/OoO_CPU/npc/vsrc/CPU/define/interface.sv",[[67,8],[67,19]]],["file:///home/cjy/OoO_CPU/npc/vsrc/CPU/define/interface.sv",[[67,15],[67,19]]],["axi4_if","master"],["port","output"]],["araddr",["file:///home/cjy/OoO_CPU/npc/vsrc/CPU/define/interface.sv",[[67,21],[67,27]]],["file:///home/cjy/OoO_CPU/npc/vsrc/CPU/define/interface.sv",[[67,21],[67,27]]],["axi4_if","master"],["port","arid"]],["arlen",["file:///home/cjy/OoO_CPU/npc/vsrc/CPU/define/interface.sv",[[67,29],[67,34]]],["file:///home/cjy/OoO_CPU/npc/vsrc/CPU/define/interface.sv",[[67,29],[67,34]]],["axi4_if","master"],["port","araddr"]],["arsize",["file:///home/cjy/OoO_CPU/npc/vsrc/CPU/define/interface.sv",[[67,36],[67,42]]],["file:///home/cjy/OoO_CPU/npc/vsrc/CPU/define/interface.sv",[[67,36],[67,42]]],["axi4_if","master"],["port","arlen"]],["arburst",["file:///home/cjy/OoO_CPU/npc/vsrc/CPU/define/interface.sv",[[67,44],[67,51]]],["file:///home/cjy/OoO_CPU/npc/vsrc/CPU/define/interface.sv",[[67,44],[67,51]]],["axi4_if","master"],["port","arsize"]],["arvalid",["file:///home/cjy/OoO_CPU/npc/vsrc/CPU/define/interface.sv",[[68,8],[68,22]]],["file:///home/cjy/OoO_CPU/npc/vsrc/CPU/define/interface.sv",[[68,15],[68,22]]],["axi4_if","master"],["port","output"]],["arready",["file:///home/cjy/OoO_CPU/npc/vsrc/CPU/define/interface.sv",[[69,8],[69,22]]],["file:///home/cjy/OoO_CPU/npc/vsrc/CPU/define/interface.sv",[[69,15],[69,22]]],["axi4_if","master"],["port","input"]],["rid",["file:///home/cjy/OoO_CPU/npc/vsrc/CPU/define/interface.sv",[[72,8],[72,18]]],["file:///home/cjy/OoO_CPU/npc/vsrc/CPU/define/interface.sv",[[72,15],[72,18]]],["axi4_if","master"],["port","input"]],["rdata",["file:///home/cjy/OoO_CPU/npc/vsrc/CPU/define/interface.sv",[[72,20],[72,25]]],["file:///home/cjy/OoO_CPU/npc/vsrc/CPU/define/interface.sv",[[72,20],[72,25]]],["axi4_if","master"],["port","rid"]],["rresp",["file:///home/cjy/OoO_CPU/npc/vsrc/CPU/define/interface.sv",[[72,27],[72,32]]],["file:///home/cjy/OoO_CPU/npc/vsrc/CPU/define/interface.sv",[[72,27],[72,32]]],["axi4_if","master"],["port","rdata"]],["rlast",["file:///home/cjy/OoO_CPU/npc/vsrc/CPU/define/interface.sv",[[72,34],[72,39]]],["file:///home/cjy/OoO_CPU/npc/vsrc/CPU/define/interface.sv",[[72,34],[72,39]]],["axi4_if","master"],["port","rresp"]],["rvalid",["file:///home/cjy/OoO_CPU/npc/vsrc/CPU/define/interface.sv",[[73,8],[73,21]]],["file:///home/cjy/OoO_CPU/npc/vsrc/CPU/define/interface.sv",[[73,15],[73,21]]],["axi4_if","master"],["port","input"]],["rready",["file:///home/cjy/OoO_CPU/npc/vsrc/CPU/define/interface.sv",[[74,8],[74,21]]],["file:///home/cjy/OoO_CPU/npc/vsrc/CPU/define/interface.sv",[[74,15],[74,21]]],["axi4_if","master"],["port","output"]]]]],[[["slave",["file:///home/cjy/OoO_CPU/npc/vsrc/CPU/define/interface.sv",[[78,12],[103,5]]],["file:///home/cjy/OoO_CPU/npc/vsrc/CPU/define/interface.sv",[[78,12],[78,17]]],["axi4_if"],["modport"]],["file:///home/cjy/OoO_CPU/npc/vsrc/CPU/define/interface.sv",[103,4]]],[[["awid",["file:///home/cjy/OoO_CPU/npc/vsrc/CPU/define/interface.sv",[[80,8],[80,19]]],["file:///home/cjy/OoO_CPU/npc/vsrc/CPU/define/interface.sv",[[80,15],[80,19]]],["axi4_if","slave"],["port","input"]],["awaddr",["file:///home/cjy/OoO_CPU/npc/vsrc/CPU/define/interface.sv",[[80,21],[80,27]]],["file:///home/cjy/OoO_CPU/npc/vsrc/CPU/define/interface.sv",[[80,21],[80,27]]],["axi4_if","slave"],["port","awid"]],["awlen",["file:///home/cjy/OoO_CPU/npc/vsrc/CPU/define/interface.sv",[[80,29],[80,34]]],["file:///home/cjy/OoO_CPU/npc/vsrc/CPU/define/interface.sv",[[80,29],[80,34]]],["axi4_if","slave"],["port","awaddr"]],["awsize",["file:///home/cjy/OoO_CPU/npc/vsrc/CPU/define/interface.sv",[[80,36],[80,42]]],["file:///home/cjy/OoO_CPU/npc/vsrc/CPU/define/interface.sv",[[80,36],[80,42]]],["axi4_if","slave"],["port","awlen"]],["awburst",["file:///home/cjy/OoO_CPU/npc/vsrc/CPU/define/interface.sv",[[80,44],[80,51]]],["file:///home/cjy/OoO_CPU/npc/vsrc/CPU/define/interface.sv",[[80,44],[80,51]]],["axi4_if","slave"],["port","awsize"]],["awvalid",["file:///home/cjy/OoO_CPU/npc/vsrc/CPU/define/interface.sv",[[81,8],[81,22]]],["file:///home/cjy/OoO_CPU/npc/vsrc/CPU/define/interface.sv",[[81,15],[81,22]]],["axi4_if","slave"],["port","input"]],["awready",["file:///home/cjy/OoO_CPU/npc/vsrc/CPU/define/interface.sv",[[82,8],[82,22]]],["file:///home/cjy/OoO_CPU/npc/vsrc/CPU/define/interface.sv",[[82,15],[82,22]]],["axi4_if","slave"],["port","output"]],["wdata",["file:///home/cjy/OoO_CPU/npc/vsrc/CPU/define/interface.sv",[[85,8],[85,20]]],["file:///home/cjy/OoO_CPU/npc/vsrc/CPU/define/interface.sv",[[85,15],[85,20]]],["axi4_if","slave"],["port","input"]],["wstrb",["file:///home/cjy/OoO_CPU/npc/vsrc/CPU/define/interface.sv",[[85,22],[85,27]]],["file:///home/cjy/OoO_CPU/npc/vsrc/CPU/define/interface.sv",[[85,22],[85,27]]],["axi4_if","slave"],["port","wdata"]],["wlast",["file:///home/cjy/OoO_CPU/npc/vsrc/CPU/define/interface.sv",[[85,29],[85,34]]],["file:///home/cjy/OoO_CPU/npc/vsrc/CPU/define/interface.sv",[[85,29],[85,34]]],["axi4_if","slave"],["port","wstrb"]],["wvalid",["file:///home/cjy/OoO_CPU/npc/vsrc/CPU/define/interface.sv",[[86,8],[86,21]]],["file:///home/cjy/OoO_CPU/npc/vsrc/CPU/define/interface.sv",[[86,15],[86,21]]],["axi4_if","slave"],["port","input"]],["wready",["file:///home/cjy/OoO_CPU/npc/vsrc/CPU/define/interface.sv",[[87,8],[87,21]]],["file:///home/cjy/OoO_CPU/npc/vsrc/CPU/define/interface.sv",[[87,15],[87,21]]],["axi4_if","slave"],["port","output"]],["bid",["file:///home/cjy/OoO_CPU/npc/vsrc/CPU/define/interface.sv",[[90,8],[90,18]]],["file:///home/cjy/OoO_CPU/npc/vsrc/CPU/define/interface.sv",[[90,15],[90,18]]],["axi4_if","slave"],["port","output"]],["bresp",["file:///home/cjy/OoO_CPU/npc/vsrc/CPU/define/interface.sv",[[90,20],[90,25]]],["file:///home/cjy/OoO_CPU/npc/vsrc/CPU/define/interface.sv",[[90,20],[90,25]]],["axi4_if","slave"],["port","bid"]],["bvalid",["file:///home/cjy/OoO_CPU/npc/vsrc/CPU/define/interface.sv",[[91,8],[91,21]]],["file:///home/cjy/OoO_CPU/npc/vsrc/CPU/define/interface.sv",[[91,15],[91,21]]],["axi4_if","slave"],["port","output"]],["bready",["file:///home/cjy/OoO_CPU/npc/vsrc/CPU/define/interface.sv",[[92,8],[92,21]]],["file:///home/cjy/OoO_CPU/npc/vsrc/CPU/define/interface.sv",[[92,15],[92,21]]],["axi4_if","slave"],["port","input"]],["arid",["file:///home/cjy/OoO_CPU/npc/vsrc/CPU/define/interface.sv",[[95,8],[95,19]]],["file:///home/cjy/OoO_CPU/npc/vsrc/CPU/define/interface.sv",[[95,15],[95,19]]],["axi4_if","slave"],["port","input"]],["araddr",["file:///home/cjy/OoO_CPU/npc/vsrc/CPU/define/interface.sv",[[95,21],[95,27]]],["file:///home/cjy/OoO_CPU/npc/vsrc/CPU/define/interface.sv",[[95,21],[95,27]]],["axi4_if","slave"],["port","arid"]],["arlen",["file:///home/cjy/OoO_CPU/npc/vsrc/CPU/define/interface.sv",[[95,29],[95,34]]],["file:///home/cjy/OoO_CPU/npc/vsrc/CPU/define/interface.sv",[[95,29],[95,34]]],["axi4_if","slave"],["port","araddr"]],["arsize",["file:///home/cjy/OoO_CPU/npc/vsrc/CPU/define/interface.sv",[[95,36],[95,42]]],["file:///home/cjy/OoO_CPU/npc/vsrc/CPU/define/interface.sv",[[95,36],[95,42]]],["axi4_if","slave"],["port","arlen"]],["arburst",["file:///home/cjy/OoO_CPU/npc/vsrc/CPU/define/interface.sv",[[95,44],[95,51]]],["file:///home/cjy/OoO_CPU/npc/vsrc/CPU/define/interface.sv",[[95,44],[95,51]]],["axi4_if","slave"],["port","arsize"]],["arvalid",["file:///home/cjy/OoO_CPU/npc/vsrc/CPU/define/interface.sv",[[96,8],[96,22]]],["file:///home/cjy/OoO_CPU/npc/vsrc/CPU/define/interface.sv",[[96,15],[96,22]]],["axi4_if","slave"],["port","input"]],["arready",["file:///home/cjy/OoO_CPU/npc/vsrc/CPU/define/interface.sv",[[97,8],[97,22]]],["file:///home/cjy/OoO_CPU/npc/vsrc/CPU/define/interface.sv",[[97,15],[97,22]]],["axi4_if","slave"],["port","output"]],["rid",["file:///home/cjy/OoO_CPU/npc/vsrc/CPU/define/interface.sv",[[100,8],[100,18]]],["file:///home/cjy/OoO_CPU/npc/vsrc/CPU/define/interface.sv",[[100,15],[100,18]]],["axi4_if","slave"],["port","output"]],["rdata",["file:///home/cjy/OoO_CPU/npc/vsrc/CPU/define/interface.sv",[[100,20],[100,25]]],["file:///home/cjy/OoO_CPU/npc/vsrc/CPU/define/interface.sv",[[100,20],[100,25]]],["axi4_if","slave"],["port","rid"]],["rresp",["file:///home/cjy/OoO_CPU/npc/vsrc/CPU/define/interface.sv",[[100,27],[100,32]]],["file:///home/cjy/OoO_CPU/npc/vsrc/CPU/define/interface.sv",[[100,27],[100,32]]],["axi4_if","slave"],["port","rdata"]],["rlast",["file:///home/cjy/OoO_CPU/npc/vsrc/CPU/define/interface.sv",[[100,34],[100,39]]],["file:///home/cjy/OoO_CPU/npc/vsrc/CPU/define/interface.sv",[[100,34],[100,39]]],["axi4_if","slave"],["port","rresp"]],["rvalid",["file:///home/cjy/OoO_CPU/npc/vsrc/CPU/define/interface.sv",[[101,8],[101,21]]],["file:///home/cjy/OoO_CPU/npc/vsrc/CPU/define/interface.sv",[[101,15],[101,21]]],["axi4_if","slave"],["port","output"]],["rready",["file:///home/cjy/OoO_CPU/npc/vsrc/CPU/define/interface.sv",[[102,8],[102,21]]],["file:///home/cjy/OoO_CPU/npc/vsrc/CPU/define/interface.sv",[[102,15],[102,21]]],["axi4_if","slave"],["port","input"]]]]]]]],[[["sRAT_if",["file:///home/cjy/OoO_CPU/npc/vsrc/CPU/define/interface.sv",[[110,0],[110,20]]],["file:///home/cjy/OoO_CPU/npc/vsrc/CPU/define/interface.sv",[[110,10],[110,17]]],[],["interface"]],["file:///home/cjy/OoO_CPU/npc/vsrc/CPU/define/interface.sv",[45,10]]],[[["w_en",["file:///home/cjy/OoO_CPU/npc/vsrc/CPU/define/interface.sv",[[111,4],[111,14]]],["file:///home/cjy/OoO_CPU/npc/vsrc/CPU/define/interface.sv",[[111,10],[111,14]]],["sRAT_if"],["variable","logic"]],["arch_reg",["file:///home/cjy/OoO_CPU/npc/vsrc/CPU/define/interface.sv",[[112,4],[112,23]]],["file:///home/cjy/OoO_CPU/npc/vsrc/CPU/define/interface.sv",[[112,15],[112,23]]],["sRAT_if"],["variable","logic"]],["phy_reg",["file:///home/cjy/OoO_CPU/npc/vsrc/CPU/define/interface.sv",[[113,4],[113,22]]],["file:///home/cjy/OoO_CPU/npc/vsrc/CPU/define/interface.sv",[[113,15],[113,22]]],["sRAT_if"],["variable","logic"]]],[],[[[["wr_ch",["file:///home/cjy/OoO_CPU/npc/vsrc/CPU/define/interface.sv",[[115,12],[119,5]]],["file:///home/cjy/OoO_CPU/npc/vsrc/CPU/define/interface.sv",[[115,12],[115,17]]],["sRAT_if"],["modport"]],["file:///home/cjy/OoO_CPU/npc/vsrc/CPU/define/interface.sv",[119,4]]],[[["w_en",["file:///home/cjy/OoO_CPU/npc/vsrc/CPU/define/interface.sv",[[116,8],[116,19]]],["file:///home/cjy/OoO_CPU/npc/vsrc/CPU/define/interface.sv",[[116,15],[116,19]]],["sRAT_if","wr_ch"],["port","input"]],["arch_reg",["file:///home/cjy/OoO_CPU/npc/vsrc/CPU/define/interface.sv",[[117,8],[117,23]]],["file:///home/cjy/OoO_CPU/npc/vsrc/CPU/define/interface.sv",[[117,15],[117,23]]],["sRAT_if","wr_ch"],["port","input"]],["phy_reg",["file:///home/cjy/OoO_CPU/npc/vsrc/CPU/define/interface.sv",[[118,8],[118,22]]],["file:///home/cjy/OoO_CPU/npc/vsrc/CPU/define/interface.sv",[[118,15],[118,22]]],["sRAT_if","wr_ch"],["port","input"]]]]],[[["re_ch",["file:///home/cjy/OoO_CPU/npc/vsrc/CPU/define/interface.sv",[[120,12],[123,5]]],["file:///home/cjy/OoO_CPU/npc/vsrc/CPU/define/interface.sv",[[120,12],[120,17]]],["sRAT_if"],["modport"]],["file:///home/cjy/OoO_CPU/npc/vsrc/CPU/define/interface.sv",[123,4]]],[[["arch_reg",["file:///home/cjy/OoO_CPU/npc/vsrc/CPU/define/interface.sv",[[121,8],[121,23]]],["file:///home/cjy/OoO_CPU/npc/vsrc/CPU/define/interface.sv",[[121,15],[121,23]]],["sRAT_if","re_ch"],["port","input"]],["phy_reg",["file:///home/cjy/OoO_CPU/npc/vsrc/CPU/define/interface.sv",[[122,8],[122,22]]],["file:///home/cjy/OoO_CPU/npc/vsrc/CPU/define/interface.sv",[[122,15],[122,22]]],["sRAT_if","re_ch"],["port","output"]]]]]]]],[[["ysyx_24100029_IFU_tb",[[28,0],[28,31]],[[28,7],[28,27]],[],["module"]],[206,9]],[[["ADDR_WIDTH",[[30,2],[30,29]],[[30,13],[30,23]],["ysyx_24100029_IFU_tb"],["localparam"]],["bus",[[32,2],[36,10]],[[36,4],[36,7]],["ysyx_24100029_IFU_tb"],["instance","axi4_if"]],["clock",[[38,2],[38,13]],[[38,8],[38,13]],["ysyx_24100029_IFU_tb"],["variable","logic"]],["reset",[[38,2],[38,20]],[[38,15],[38,20]],["ysyx_24100029_IFU_tb"],["variable","clock"]],["dnpc",[[40,2],[40,29]],[[40,25],[40,29]],["ysyx_24100029_IFU_tb"],["variable","logic"]],["dnpc_valid",[[41,2],[41,35]],[[41,25],[41,35]],["ysyx_24100029_IFU_tb"],["variable","logic"]],["inst_ren",[[42,2],[42,33]],[[42,25],[42,33]],["ysyx_24100029_IFU_tb"],["variable","logic"]],["clr",[[43,2],[43,28]],[[43,25],[43,28]],["ysyx_24100029_IFU_tb"],["variable","logic"]],["inst_count",[[45,2],[45,35]],[[45,25],[45,35]],["ysyx_24100029_IFU_tb"],["variable","logic"]],["inst1_o",[[46,2],[46,22]],[[46,15],[46,22]],["ysyx_24100029_IFU_tb"],["variable","logic"]],["pc1_o",[[46,2],[46,29]],[[46,24],[46,29]],["ysyx_24100029_IFU_tb"],["variable","inst1_o"]],["inst2_o",[[47,2],[47,22]],[[47,15],[47,22]],["ysyx_24100029_IFU_tb"],["variable","logic"]],["pc2_o",[[47,2],[47,29]],[[47,24],[47,29]],["ysyx_24100029_IFU_tb"],["variable","inst2_o"]],["inst3_o",[[48,2],[48,22]],[[48,15],[48,22]],["ysyx_24100029_IFU_tb"],["variable","logic"]],["pc3_o",[[48,2],[48,29]],[[48,24],[48,29]],["ysyx_24100029_IFU_tb"],["variable","inst3_o"]],["inst4_o",[[49,2],[49,22]],[[49,15],[49,22]],["ysyx_24100029_IFU_tb"],["variable","logic"]],["pc4_o",[[49,2],[49,29]],[[49,24],[49,29]],["ysyx_24100029_IFU_tb"],["variable","inst4_o"]],["pred_res1_o",[[50,2],[50,19]],[[50,8],[50,19]],["ysyx_24100029_IFU_tb"],["variable","logic"]],["pred_res2_o",[[50,2],[50,31]],[[50,20],[50,31]],["ysyx_24100029_IFU_tb"],["variable","pred_res1_o"]],["pred_res3_o",[[50,2],[50,43]],[[50,32],[50,43]],["ysyx_24100029_IFU_tb"],["variable","pred_res2_o"]],["pred_res4_o",[[50,2],[50,55]],[[50,44],[50,55]],["ysyx_24100029_IFU_tb"],["variable","pred_res3_o"]],["req",[[51,2],[51,18]],[[51,15],[51,18]],["ysyx_24100029_IFU_tb"],["variable","logic"]],["valid",[[52,2],[52,20]],[[52,15],[52,20]],["ysyx_24100029_IFU_tb"],["variable","logic"]],["ready",[[53,2],[53,20]],[[53,15],[53,20]],["ysyx_24100029_IFU_tb"],["variable","logic"]],["count",[[54,2],[54,20]],[[54,15],[54,20]],["ysyx_24100029_IFU_tb"],["variable","logic"]],["commit_ready",[[56,2],[56,27]],[[56,15],[56,27]],["ysyx_24100029_IFU_tb"],["variable","logic"]],["commit_valid",[[57,2],[57,27]],[[57,15],[57,27]],["ysyx_24100029_IFU_tb"],["variable","logic"]],["commit_is_taken",[[58,2],[58,30]],[[58,15],[58,30]],["ysyx_24100029_IFU_tb"],["variable","logic"]],["commit_pc",[[59,2],[59,24]],[[59,15],[59,24]],["ysyx_24100029_IFU_tb"],["variable","logic"]],["commit_pc_type",[[60,2],[60,27]],[[60,13],[60,27]],["ysyx_24100029_IFU_tb"],["variable","rv_br_type"]],["commit_npc",[[61,2],[61,25]],[[61,15],[61,25]],["ysyx_24100029_IFU_tb"],["variable","logic"]],["commit_error",[[62,2],[62,27]],[[62,15],[62,27]],["ysyx_24100029_IFU_tb"],["variable","logic"]],["u_mem",[[151,2],[158,3]],[[154,4],[154,9]],["ysyx_24100029_IFU_tb"],["instance","mem"]],["u_ysyx_24100029_IFU",[[163,2],[197,3]],[[167,4],[167,23]],["ysyx_24100029_IFU_tb"],["instance","ysyx_24100029_IFU"]]]]]],["/home/cjy/OoO_CPU/npc/vsrc/CPU/define/struct.sv","/home/cjy/OoO_CPU/npc/vsrc/CPU/define/interface.sv"],null,null,[["OP_NONE",["file:///home/cjy/OoO_CPU/npc/vsrc/CPU/define/struct.sv",[[4,4],[4,11]]],["file:///home/cjy/OoO_CPU/npc/vsrc/CPU/define/struct.sv",[[4,4],[4,11]]],[],["enum_member","#AnonymousEnum0"]],["OP_LOAD",["file:///home/cjy/OoO_CPU/npc/vsrc/CPU/define/struct.sv",[[5,4],[5,11]]],["file:///home/cjy/OoO_CPU/npc/vsrc/CPU/define/struct.sv",[[5,4],[5,11]]],[],["enum_member","#AnonymousEnum0"]],["OP_STORE",["file:///home/cjy/OoO_CPU/npc/vsrc/CPU/define/struct.sv",[[6,4],[6,12]]],["file:///home/cjy/OoO_CPU/npc/vsrc/CPU/define/struct.sv",[[6,4],[6,12]]],[],["enum_member","#AnonymousEnum0"]],["OP_BRANCH",["file:///home/cjy/OoO_CPU/npc/vsrc/CPU/define/struct.sv",[[7,4],[7,13]]],["file:///home/cjy/OoO_CPU/npc/vsrc/CPU/define/struct.sv",[[7,4],[7,13]]],[],["enum_member","#AnonymousEnum0"]],["OP_JALR",["file:///home/cjy/OoO_CPU/npc/vsrc/CPU/define/struct.sv",[[8,4],[8,11]]],["file:///home/cjy/OoO_CPU/npc/vsrc/CPU/define/struct.sv",[[8,4],[8,11]]],[],["enum_member","#AnonymousEnum0"]],["OP_REG",["file:///home/cjy/OoO_CPU/npc/vsrc/CPU/define/struct.sv",[[9,4],[9,10]]],["file:///home/cjy/OoO_CPU/npc/vsrc/CPU/define/struct.sv",[[9,4],[9,10]]],[],["enum_member","#AnonymousEnum0"]],["OP_JAL",["file:///home/cjy/OoO_CPU/npc/vsrc/CPU/define/struct.sv",[[10,4],[10,10]]],["file:///home/cjy/OoO_CPU/npc/vsrc/CPU/define/struct.sv",[[10,4],[10,10]]],[],["enum_member","#AnonymousEnum0"]],["OP_CSR",["file:///home/cjy/OoO_CPU/npc/vsrc/CPU/define/struct.sv",[[11,4],[11,10]]],["file:///home/cjy/OoO_CPU/npc/vsrc/CPU/define/struct.sv",[[11,4],[11,10]]],[],["enum_member","#AnonymousEnum0"]],["OP_IMM",["file:///home/cjy/OoO_CPU/npc/vsrc/CPU/define/struct.sv",[[12,4],[12,10]]],["file:///home/cjy/OoO_CPU/npc/vsrc/CPU/define/struct.sv",[[12,4],[12,10]]],[],["enum_member","#AnonymousEnum0"]],["OP_LUI",["file:///home/cjy/OoO_CPU/npc/vsrc/CPU/define/struct.sv",[[13,4],[13,10]]],["file:///home/cjy/OoO_CPU/npc/vsrc/CPU/define/struct.sv",[[13,4],[13,10]]],[],["enum_member","#AnonymousEnum0"]],["OP_AUIPC",["file:///home/cjy/OoO_CPU/npc/vsrc/CPU/define/struct.sv",[[14,4],[14,12]]],["file:///home/cjy/OoO_CPU/npc/vsrc/CPU/define/struct.sv",[[14,4],[14,12]]],[],["enum_member","#AnonymousEnum0"]],["rv_op_e",["file:///home/cjy/OoO_CPU/npc/vsrc/CPU/define/struct.sv",[[3,0],[15,10]]],["file:///home/cjy/OoO_CPU/npc/vsrc/CPU/define/struct.sv",[[15,2],[15,9]]],[],["typedef","#AnonymousEnum0"]],["rv_decode_pkt_t",["file:///home/cjy/OoO_CPU/npc/vsrc/CPU/define/struct.sv",[[17,0],[30,18]]],["file:///home/cjy/OoO_CPU/npc/vsrc/CPU/define/struct.sv",[[30,2],[30,17]]],[],["typedef","#AnonymousStructUnion0"]],["BR_TYPE_JAL",["file:///home/cjy/OoO_CPU/npc/vsrc/CPU/define/struct.sv",[[34,4],[34,15]]],["file:///home/cjy/OoO_CPU/npc/vsrc/CPU/define/struct.sv",[[34,4],[34,15]]],[],["enum_member","#AnonymousEnum1"]],["BR_TYPE_CALL",["file:///home/cjy/OoO_CPU/npc/vsrc/CPU/define/struct.sv",[[35,4],[35,16]]],["file:///home/cjy/OoO_CPU/npc/vsrc/CPU/define/struct.sv",[[35,4],[35,16]]],[],["enum_member","#AnonymousEnum1"]],["BR_TYPE_RET",["file:///home/cjy/OoO_CPU/npc/vsrc/CPU/define/struct.sv",[[36,4],[36,15]]],["file:///home/cjy/OoO_CPU/npc/vsrc/CPU/define/struct.sv",[[36,4],[36,15]]],[],["enum_member","#AnonymousEnum1"]],["rv_br_type",["file:///home/cjy/OoO_CPU/npc/vsrc/CPU/define/struct.sv",[[33,0],[37,13]]],["file:///home/cjy/OoO_CPU/npc/vsrc/CPU/define/struct.sv",[[37,2],[37,12]]],[],["typedef","#AnonymousEnum1"]]]],null,0]],["/home/cjy/OoO_CPU/npc/vsrc/CPU/define/interface.sv",[[null,[],null,null,[["/home/cjy/OoO_CPU/npc/vsrc/CPU/define/interface.sv",[[0,0],[0,0]],[[0,0],[0,0]],["source.systemverilog"],["includefile"]],["INTERFACE_SV",[[1,0],[3,0]],[[1,8],[1,20]],["source.systemverilog"],["macro"]]]],null,0]],["/home/cjy/OoO_CPU/npc/vsrc/CPU/define/struct.sv",[[null,[],null,null,[["/home/cjy/OoO_CPU/npc/vsrc/CPU/define/struct.sv",[[0,0],[0,0]],[[0,0],[0,0]],["source.systemverilog"],["includefile"]],["__STRUCT_SV__",[[1,0],[3,0]],[[1,8],[1,21]],["source.systemverilog"],["macro"]]]],null,0]],["/home/cjy/OoO_CPU/npc/vsrc/CPU/Main_Module/ysyx_24100029_ALU.sv",[[[[[["ysyx_24100029_ALU",[[28,0],[37,2]],[[28,7],[28,24]],[],["module"]],[136,0]],[[["BW",[[29,4],[29,71]],[[29,40],[29,42]],["ysyx_24100029_ALU"],["parameter-port","parameter"]],["clock",[[32,4],[32,45]],[[32,40],[32,45]],["ysyx_24100029_ALU"],["port","input"]],["d1",[[33,4],[33,42]],[[33,40],[33,42]],["ysyx_24100029_ALU"],["port","input"]],["d2",[[34,4],[34,42]],[[34,40],[34,42]],["ysyx_24100029_ALU"],["port","input"]],["choice",[[35,4],[35,46]],[[35,40],[35,46]],["ysyx_24100029_ALU"],["port","input"]],["res",[[36,4],[36,43]],[[36,40],[36,43]],["ysyx_24100029_ALU"],["port","reg"]],["choose_add_sub",[[39,4],[39,54]],[[39,40],[39,54]],["ysyx_24100029_ALU"],["variable","reg"]],["result",[[40,4],[40,46]],[[40,40],[40,46]],["ysyx_24100029_ALU"],["variable","wire"]],["d2_inv",[[41,4],[41,46]],[[41,40],[41,46]],["ysyx_24100029_ALU"],["variable","wire"]],["d1_inv",[[42,4],[42,46]],[[42,40],[42,46]],["ysyx_24100029_ALU"],["variable","wire"]],["add_inst0",[[122,0],[132,1]],[[125,1],[125,10]],["ysyx_24100029_ALU"],["instance","ysyx_24100029_add"]]]]]]],null,0]],["/home/cjy/OoO_CPU/npc/vsrc/CPU/Main_Module/ysyx_24100029_Aribiter.sv",[[[[[["ysyx_24100029_Aribiter",[[3,0],[119,2]],[[3,7],[3,29]],[],["module"]],[284,67]],[[["DATA_WIDTH",[[4,4],[4,71]],[[4,40],[4,50]],["ysyx_24100029_Aribiter"],["parameter-port","parameter"]],["ADDR_WIDTH",[[5,4],[5,71]],[[5,40],[5,50]],["ysyx_24100029_Aribiter"],["parameter-port","parameter"]],["clock",[[7,4],[7,45]],[[7,40],[7,45]],["ysyx_24100029_Aribiter"],["port","input"]],["reset",[[8,4],[8,45]],[[8,40],[8,45]],["ysyx_24100029_Aribiter"],["port","input"]],["IFU_req",[[10,4],[10,47]],[[10,40],[10,47]],["ysyx_24100029_Aribiter"],["port","input"]],["LSU_req",[[11,4],[11,47]],[[11,40],[11,47]],["ysyx_24100029_Aribiter"],["port","input"]],["IFU_araddr",[[13,4],[13,58]],[[13,48],[13,58]],["ysyx_24100029_Aribiter"],["port","input"]],["IFU_arvalid",[[14,4],[14,51]],[[14,40],[14,51]],["ysyx_24100029_Aribiter"],["port","input"]],["IFU_arready",[[15,4],[15,51]],[[15,40],[15,51]],["ysyx_24100029_Aribiter"],["port","reg"]],["IFU_arid",[[16,4],[16,48]],[[16,40],[16,48]],["ysyx_24100029_Aribiter"],["port","input"]],["IFU_arlen",[[17,4],[17,49]],[[17,40],[17,49]],["ysyx_24100029_Aribiter"],["port","input"]],["IFU_arsize",[[18,4],[18,50]],[[18,40],[18,50]],["ysyx_24100029_Aribiter"],["port","input"]],["IFU_arburst",[[19,4],[19,51]],[[19,40],[19,51]],["ysyx_24100029_Aribiter"],["port","input"]],["IFU_rready",[[21,4],[21,50]],[[21,40],[21,50]],["ysyx_24100029_Aribiter"],["port","input"]],["IFU_rdata",[[22,4],[22,57]],[[22,48],[22,57]],["ysyx_24100029_Aribiter"],["port","reg"]],["IFU_rresp",[[23,4],[23,49]],[[23,40],[23,49]],["ysyx_24100029_Aribiter"],["port","reg"]],["IFU_rvalid",[[24,4],[24,50]],[[24,40],[24,50]],["ysyx_24100029_Aribiter"],["port","reg"]],["IFU_rlast",[[25,4],[25,49]],[[25,40],[25,49]],["ysyx_24100029_Aribiter"],["port","reg"]],["IFU_rid",[[26,4],[26,47]],[[26,40],[26,47]],["ysyx_24100029_Aribiter"],["port","reg"]],["IFU_awaddr",[[29,4],[29,58]],[[29,48],[29,58]],["ysyx_24100029_Aribiter"],["port","input"]],["IFU_awvalid",[[30,4],[30,51]],[[30,40],[30,51]],["ysyx_24100029_Aribiter"],["port","input"]],["IFU_awready",[[31,4],[31,51]],[[31,40],[31,51]],["ysyx_24100029_Aribiter"],["port","output"]],["IFU_awid",[[32,4],[32,48]],[[32,40],[32,48]],["ysyx_24100029_Aribiter"],["port","input"]],["IFU_awlen",[[33,4],[33,49]],[[33,40],[33,49]],["ysyx_24100029_Aribiter"],["port","input"]],["IFU_awsize",[[34,4],[34,50]],[[34,40],[34,50]],["ysyx_24100029_Aribiter"],["port","input"]],["IFU_awburst",[[35,4],[35,51]],[[35,40],[35,51]],["ysyx_24100029_Aribiter"],["port","input"]],["IFU_wdata",[[37,4],[37,57]],[[37,48],[37,57]],["ysyx_24100029_Aribiter"],["port","input"]],["IFU_wstrb",[[38,4],[38,49]],[[38,40],[38,49]],["ysyx_24100029_Aribiter"],["port","input"]],["IFU_wvalid",[[39,4],[39,50]],[[39,40],[39,50]],["ysyx_24100029_Aribiter"],["port","input"]],["IFU_wready",[[40,4],[40,50]],[[40,40],[40,50]],["ysyx_24100029_Aribiter"],["port","output"]],["IFU_wlast",[[41,4],[41,49]],[[41,40],[41,49]],["ysyx_24100029_Aribiter"],["port","input"]],["IFU_bresp",[[43,4],[43,49]],[[43,40],[43,49]],["ysyx_24100029_Aribiter"],["port","output"]],["IFU_bvalid",[[44,4],[44,50]],[[44,40],[44,50]],["ysyx_24100029_Aribiter"],["port","output"]],["IFU_bready",[[45,4],[45,50]],[[45,40],[45,50]],["ysyx_24100029_Aribiter"],["port","input"]],["IFU_bid",[[46,4],[46,47]],[[46,40],[46,47]],["ysyx_24100029_Aribiter"],["port","output"]],["LSU_araddr",[[48,4],[48,58]],[[48,48],[48,58]],["ysyx_24100029_Aribiter"],["port","input"]],["LSU_arvalid",[[49,4],[49,51]],[[49,40],[49,51]],["ysyx_24100029_Aribiter"],["port","input"]],["LSU_arready",[[50,4],[50,51]],[[50,40],[50,51]],["ysyx_24100029_Aribiter"],["port","reg"]],["LSU_arid",[[51,4],[51,48]],[[51,40],[51,48]],["ysyx_24100029_Aribiter"],["port","input"]],["LSU_arlen",[[52,4],[52,49]],[[52,40],[52,49]],["ysyx_24100029_Aribiter"],["port","input"]],["LSU_arsize",[[53,4],[53,50]],[[53,40],[53,50]],["ysyx_24100029_Aribiter"],["port","input"]],["LSU_arburst",[[54,4],[54,51]],[[54,40],[54,51]],["ysyx_24100029_Aribiter"],["port","input"]],["LSU_rready",[[57,4],[57,50]],[[57,40],[57,50]],["ysyx_24100029_Aribiter"],["port","input"]],["LSU_rdata",[[58,4],[58,57]],[[58,48],[58,57]],["ysyx_24100029_Aribiter"],["port","reg"]],["LSU_rresp",[[59,4],[59,49]],[[59,40],[59,49]],["ysyx_24100029_Aribiter"],["port","reg"]],["LSU_rvalid",[[60,4],[60,50]],[[60,40],[60,50]],["ysyx_24100029_Aribiter"],["port","reg"]],["LSU_rlast",[[61,4],[61,49]],[[61,40],[61,49]],["ysyx_24100029_Aribiter"],["port","reg"]],["LSU_rid",[[62,4],[62,47]],[[62,40],[62,47]],["ysyx_24100029_Aribiter"],["port","reg"]],["LSU_awaddr",[[64,4],[64,58]],[[64,48],[64,58]],["ysyx_24100029_Aribiter"],["port","input"]],["LSU_awvalid",[[65,4],[65,51]],[[65,40],[65,51]],["ysyx_24100029_Aribiter"],["port","input"]],["LSU_awready",[[66,4],[66,51]],[[66,40],[66,51]],["ysyx_24100029_Aribiter"],["port","output"]],["LSU_awid",[[67,4],[67,48]],[[67,40],[67,48]],["ysyx_24100029_Aribiter"],["port","input"]],["LSU_awlen",[[68,4],[68,49]],[[68,40],[68,49]],["ysyx_24100029_Aribiter"],["port","input"]],["LSU_awsize",[[69,4],[69,50]],[[69,40],[69,50]],["ysyx_24100029_Aribiter"],["port","input"]],["LSU_awburst",[[70,4],[70,51]],[[70,40],[70,51]],["ysyx_24100029_Aribiter"],["port","input"]],["LSU_wdata",[[72,4],[72,57]],[[72,48],[72,57]],["ysyx_24100029_Aribiter"],["port","input"]],["LSU_wstrb",[[73,4],[73,49]],[[73,40],[73,49]],["ysyx_24100029_Aribiter"],["port","input"]],["LSU_wvalid",[[74,4],[74,50]],[[74,40],[74,50]],["ysyx_24100029_Aribiter"],["port","input"]],["LSU_wready",[[75,4],[75,50]],[[75,40],[75,50]],["ysyx_24100029_Aribiter"],["port","output"]],["LSU_wlast",[[76,4],[76,49]],[[76,40],[76,49]],["ysyx_24100029_Aribiter"],["port","input"]],["LSU_bresp",[[78,4],[78,49]],[[78,40],[78,49]],["ysyx_24100029_Aribiter"],["port","output"]],["LSU_bvalid",[[79,4],[79,50]],[[79,40],[79,50]],["ysyx_24100029_Aribiter"],["port","output"]],["LSU_bready",[[80,4],[80,50]],[[80,40],[80,50]],["ysyx_24100029_Aribiter"],["port","input"]],["LSU_bid",[[81,4],[81,47]],[[81,40],[81,47]],["ysyx_24100029_Aribiter"],["port","output"]],["awready",[[83,4],[83,47]],[[83,40],[83,47]],["ysyx_24100029_Aribiter"],["port","input"]],["awvalid",[[84,4],[84,47]],[[84,40],[84,47]],["ysyx_24100029_Aribiter"],["port","output"]],["awaddr",[[85,4],[85,46]],[[85,40],[85,46]],["ysyx_24100029_Aribiter"],["port","output"]],["awid",[[86,4],[86,44]],[[86,40],[86,44]],["ysyx_24100029_Aribiter"],["port","output"]],["awlen",[[87,4],[87,45]],[[87,40],[87,45]],["ysyx_24100029_Aribiter"],["port","output"]],["awsize",[[88,4],[88,46]],[[88,40],[88,46]],["ysyx_24100029_Aribiter"],["port","output"]],["awburst",[[89,4],[89,47]],[[89,40],[89,47]],["ysyx_24100029_Aribiter"],["port","output"]],["wready",[[91,4],[91,46]],[[91,40],[91,46]],["ysyx_24100029_Aribiter"],["port","input"]],["wvalid",[[92,4],[92,46]],[[92,40],[92,46]],["ysyx_24100029_Aribiter"],["port","output"]],["wdata",[[93,4],[93,45]],[[93,40],[93,45]],["ysyx_24100029_Aribiter"],["port","output"]],["wstrb",[[94,4],[94,45]],[[94,40],[94,45]],["ysyx_24100029_Aribiter"],["port","output"]],["wlast",[[95,4],[95,45]],[[95,40],[95,45]],["ysyx_24100029_Aribiter"],["port","output"]],["bready",[[97,4],[97,46]],[[97,40],[97,46]],["ysyx_24100029_Aribiter"],["port","output"]],["bvalid",[[98,4],[98,46]],[[98,40],[98,46]],["ysyx_24100029_Aribiter"],["port","input"]],["bresp",[[99,4],[99,45]],[[99,40],[99,45]],["ysyx_24100029_Aribiter"],["port","input"]],["bid",[[100,4],[100,43]],[[100,40],[100,43]],["ysyx_24100029_Aribiter"],["port","input"]],["arready",[[102,4],[102,47]],[[102,40],[102,47]],["ysyx_24100029_Aribiter"],["port","input"]],["arvalid",[[103,4],[103,47]],[[103,40],[103,47]],["ysyx_24100029_Aribiter"],["port","output"]],["araddr",[[104,4],[104,46]],[[104,40],[104,46]],["ysyx_24100029_Aribiter"],["port","output"]],["arid",[[105,4],[105,44]],[[105,40],[105,44]],["ysyx_24100029_Aribiter"],["port","output"]],["arlen",[[106,4],[106,45]],[[106,40],[106,45]],["ysyx_24100029_Aribiter"],["port","output"]],["arsize",[[107,4],[107,46]],[[107,40],[107,46]],["ysyx_24100029_Aribiter"],["port","output"]],["arburst",[[108,4],[108,47]],[[108,40],[108,47]],["ysyx_24100029_Aribiter"],["port","output"]],["rready",[[110,4],[110,46]],[[110,40],[110,46]],["ysyx_24100029_Aribiter"],["port","output"]],["rvalid",[[111,4],[111,46]],[[111,40],[111,46]],["ysyx_24100029_Aribiter"],["port","input"]],["rresp",[[112,4],[112,45]],[[112,40],[112,45]],["ysyx_24100029_Aribiter"],["port","input"]],["rdata",[[113,4],[113,45]],[[113,40],[113,45]],["ysyx_24100029_Aribiter"],["port","input"]],["rlast",[[114,4],[114,45]],[[114,40],[114,45]],["ysyx_24100029_Aribiter"],["port","input"]],["rid",[[115,4],[115,43]],[[115,40],[115,43]],["ysyx_24100029_Aribiter"],["port","input"]],["WORK",[[120,4],[120,76]],[[120,40],[120,44]],["ysyx_24100029_Aribiter"],["localparam"]],["IDLE",[[121,4],[121,76]],[[121,40],[121,44]],["ysyx_24100029_Aribiter"],["localparam"]],["ari_choice",[[123,4],[123,50]],[[123,40],[123,50]],["ysyx_24100029_Aribiter"],["variable","reg"]],["state",[[124,4],[124,45]],[[124,40],[124,45]],["ysyx_24100029_Aribiter"],["variable","reg"]]]]]]],null,0]],["/home/cjy/OoO_CPU/npc/vsrc/CPU/Main_Module/ysyx_24100029_Control.sv",[[[[[["ysyx_24100029_Control",[[0,0],[43,2]],[[0,7],[0,28]],[],["module"]],[92,67]],[[["clock",[[2,4],[2,45]],[[2,40],[2,45]],["ysyx_24100029_Control"],["port","input"]],["reset",[[3,4],[3,45]],[[3,40],[3,45]],["ysyx_24100029_Control"],["port","input"]],["mtvec_out",[[5,4],[5,49]],[[5,40],[5,49]],["ysyx_24100029_Control"],["port","input"]],["mepc_out",[[6,4],[6,48]],[[6,40],[6,48]],["ysyx_24100029_Control"],["port","input"]],["branch_pc",[[8,4],[8,49]],[[8,40],[8,49]],["ysyx_24100029_Control"],["port","input"]],["Ex_result",[[9,4],[9,49]],[[9,40],[9,49]],["ysyx_24100029_Control"],["port","input"]],["MEM_Ex_result",[[10,4],[10,53]],[[10,40],[10,53]],["ysyx_24100029_Control"],["port","input"]],["MEM_Rdata",[[12,4],[12,49]],[[12,40],[12,49]],["ysyx_24100029_Control"],["port","input"]],["IDU_rs1_value",[[13,4],[13,53]],[[13,40],[13,53]],["ysyx_24100029_Control"],["port","input"]],["IDU_rs2_value",[[14,4],[14,53]],[[14,40],[14,53]],["ysyx_24100029_Control"],["port","input"]],["branch_flag",[[16,4],[16,51]],[[16,40],[16,51]],["ysyx_24100029_Control"],["port","input"]],["jump_flag",[[17,4],[17,49]],[[17,40],[17,49]],["ysyx_24100029_Control"],["port","input"]],["mret_flag",[[18,4],[18,49]],[[18,40],[18,49]],["ysyx_24100029_Control"],["port","input"]],["ecall_flag",[[19,4],[19,50]],[[19,40],[19,50]],["ysyx_24100029_Control"],["port","input"]],["MEM_mem_ren",[[20,4],[20,51]],[[20,40],[20,51]],["ysyx_24100029_Control"],["port","input"]],["fence_i_flag",[[21,4],[21,52]],[[21,40],[21,52]],["ysyx_24100029_Control"],["port","input"]],["IDU_rs1",[[23,4],[23,47]],[[23,40],[23,47]],["ysyx_24100029_Control"],["port","input"]],["IDU_rs2",[[24,4],[24,47]],[[24,40],[24,47]],["ysyx_24100029_Control"],["port","input"]],["IDU_valid",[[26,4],[26,49]],[[26,40],[26,49]],["ysyx_24100029_Control"],["port","input"]],["EXU_valid",[[27,4],[27,49]],[[27,40],[27,49]],["ysyx_24100029_Control"],["port","input"]],["MEM_valid",[[28,4],[28,49]],[[28,40],[28,49]],["ysyx_24100029_Control"],["port","input"]],["EXU_rd",[[30,4],[30,46]],[[30,40],[30,46]],["ysyx_24100029_Control"],["port","input"]],["MEM_rd",[[31,4],[31,46]],[[31,40],[31,46]],["ysyx_24100029_Control"],["port","input"]],["EXU_R_Wen",[[33,4],[33,49]],[[33,40],[33,49]],["ysyx_24100029_Control"],["port","input"]],["MEM_R_Wen",[[34,4],[34,49]],[[34,40],[34,49]],["ysyx_24100029_Control"],["port","input"]],["EXU_rs1_in",[[36,4],[36,50]],[[36,40],[36,50]],["ysyx_24100029_Control"],["port","output"]],["EXU_rs2_in",[[37,4],[37,50]],[[37,40],[37,50]],["ysyx_24100029_Control"],["port","output"]],["icache_clr",[[39,4],[39,50]],[[39,40],[39,50]],["ysyx_24100029_Control"],["port","output"]],["EXU_inst_clear",[[40,4],[40,54]],[[40,40],[40,54]],["ysyx_24100029_Control"],["port","output"]],["dnpc",[[41,4],[41,44]],[[41,40],[41,44]],["ysyx_24100029_Control"],["port","output"]],["dnpc_flag",[[42,4],[42,49]],[[42,40],[42,49]],["ysyx_24100029_Control"],["port","output"]],["IDU_rs1_choice",[[46,4],[46,54]],[[46,40],[46,54]],["ysyx_24100029_Control"],["variable","wire"]],["IDU_rs2_choice",[[47,4],[47,54]],[[47,40],[47,54]],["ysyx_24100029_Control"],["variable","wire"]],["Data_hazard_inst",[[73,0],[90,1]],[[73,26],[73,42]],["ysyx_24100029_Control"],["instance","ysyx_24100029_Data_hazard"]]]]]]],null,0]],["/home/cjy/OoO_CPU/npc/vsrc/CPU/Main_Module/ysyx_24100029_EXU.sv",[[[[[["ysyx_24100029_EXU",[[3,0],[55,2]],[[3,7],[3,24]],[],["module"]],[202,0]],[[["clock",[[4,4],[4,45]],[[4,40],[4,45]],["ysyx_24100029_EXU"],["port","input"]],["reset",[[5,4],[5,45]],[[5,40],[5,45]],["ysyx_24100029_EXU"],["port","input"]],["EXU_inst_clr",[[7,4],[7,52]],[[7,40],[7,52]],["ysyx_24100029_EXU"],["port","input"]],["csr_wen",[[8,4],[8,47]],[[8,40],[8,47]],["ysyx_24100029_EXU"],["port","input"]],["R_wen",[[9,4],[9,45]],[[9,40],[9,45]],["ysyx_24100029_EXU"],["port","input"]],["mem_wen",[[10,4],[10,47]],[[10,40],[10,47]],["ysyx_24100029_EXU"],["port","input"]],["mem_ren",[[11,4],[11,47]],[[11,40],[11,47]],["ysyx_24100029_EXU"],["port","input"]],["rd",[[12,4],[12,42]],[[12,40],[12,42]],["ysyx_24100029_EXU"],["port","input"]],["funct3",[[13,4],[13,46]],[[13,40],[13,46]],["ysyx_24100029_EXU"],["port","input"]],["alu_opcode",[[16,4],[16,50]],[[16,40],[16,50]],["ysyx_24100029_EXU"],["port","input"]],["inv_flag",[[17,4],[17,48]],[[17,40],[17,48]],["ysyx_24100029_EXU"],["port","input"]],["jump_flag",[[18,4],[18,49]],[[18,40],[18,49]],["ysyx_24100029_EXU"],["port","input"]],["branch_flag",[[19,4],[19,51]],[[19,40],[19,51]],["ysyx_24100029_EXU"],["port","input"]],["fetch_i_flag",[[20,4],[20,52]],[[20,40],[20,52]],["ysyx_24100029_EXU"],["port","input"]],["branch_pc",[[22,4],[22,49]],[[22,40],[22,49]],["ysyx_24100029_EXU"],["port","input"]],["rs2_value",[[23,4],[23,49]],[[23,40],[23,49]],["ysyx_24100029_EXU"],["port","input"]],["add1",[[24,4],[24,44]],[[24,40],[24,44]],["ysyx_24100029_EXU"],["port","input"]],["add2",[[25,4],[25,44]],[[25,40],[25,44]],["ysyx_24100029_EXU"],["port","input"]],["rd_value",[[26,4],[26,48]],[[26,40],[26,48]],["ysyx_24100029_EXU"],["port","input"]],["branch_pc_next",[[28,4],[28,54]],[[28,40],[28,54]],["ysyx_24100029_EXU"],["port","output"]],["rd_value_next",[[29,4],[29,53]],[[29,40],[29,53]],["ysyx_24100029_EXU"],["port","output"]],["fetch_i_flag_next",[[30,4],[30,57]],[[30,40],[30,57]],["ysyx_24100029_EXU"],["port","output"]],["branch_flag_next",[[31,4],[31,56]],[[31,40],[31,56]],["ysyx_24100029_EXU"],["port","output"]],["jump_flag_next",[[32,4],[32,54]],[[32,40],[32,54]],["ysyx_24100029_EXU"],["port","output"]],["funct3_next",[[33,4],[33,51]],[[33,40],[33,51]],["ysyx_24100029_EXU"],["port","output"]],["rs2_value_next",[[34,4],[34,54]],[[34,40],[34,54]],["ysyx_24100029_EXU"],["port","output"]],["rd_next",[[35,4],[35,47]],[[35,40],[35,47]],["ysyx_24100029_EXU"],["port","output"]],["csr_wen_next",[[36,4],[36,52]],[[36,40],[36,52]],["ysyx_24100029_EXU"],["port","output"]],["R_wen_next",[[37,4],[37,50]],[[37,40],[37,50]],["ysyx_24100029_EXU"],["port","output"]],["mem_wen_next",[[38,4],[38,52]],[[38,40],[38,52]],["ysyx_24100029_EXU"],["port","output"]],["mem_ren_next",[[39,4],[39,52]],[[39,40],[39,52]],["ysyx_24100029_EXU"],["port","output"]],["EX_result",[[40,4],[40,49]],[[40,40],[40,49]],["ysyx_24100029_EXU"],["port","output"]],["valid_last",[[49,4],[49,50]],[[49,40],[49,50]],["ysyx_24100029_EXU"],["port","input"]],["ready_last",[[50,4],[50,50]],[[50,40],[50,50]],["ysyx_24100029_EXU"],["port","output"]],["ready_next",[[52,4],[52,50]],[[52,40],[52,50]],["ysyx_24100029_EXU"],["port","input"]],["valid_next",[[53,4],[53,50]],[[53,40],[53,50]],["ysyx_24100029_EXU"],["port","reg"]],["branch_pc_reg",[[79,4],[79,53]],[[79,40],[79,53]],["ysyx_24100029_EXU"],["variable","reg"]],["csr_wen_reg",[[80,4],[80,51]],[[80,40],[80,51]],["ysyx_24100029_EXU"],["variable","reg"]],["R_wen_reg",[[81,4],[81,49]],[[81,40],[81,49]],["ysyx_24100029_EXU"],["variable","reg"]],["mem_wen_reg",[[82,4],[82,51]],[[82,40],[82,51]],["ysyx_24100029_EXU"],["variable","reg"]],["mem_ren_reg",[[83,4],[83,51]],[[83,40],[83,51]],["ysyx_24100029_EXU"],["variable","reg"]],["rd_reg",[[84,4],[84,46]],[[84,40],[84,46]],["ysyx_24100029_EXU"],["variable","reg"]],["funct3_reg",[[85,4],[85,50]],[[85,40],[85,50]],["ysyx_24100029_EXU"],["variable","reg"]],["alu_opcode_reg",[[88,4],[88,54]],[[88,40],[88,54]],["ysyx_24100029_EXU"],["variable","reg"]],["inv_flag_reg",[[89,4],[89,52]],[[89,40],[89,52]],["ysyx_24100029_EXU"],["variable","reg"]],["jump_flag_reg",[[90,4],[90,53]],[[90,40],[90,53]],["ysyx_24100029_EXU"],["variable","reg"]],["branch_flag_reg",[[91,4],[91,55]],[[91,40],[91,55]],["ysyx_24100029_EXU"],["variable","reg"]],["rs2_value_reg",[[93,4],[93,53]],[[93,40],[93,53]],["ysyx_24100029_EXU"],["variable","reg"]],["add1_reg",[[95,4],[95,48]],[[95,40],[95,48]],["ysyx_24100029_EXU"],["variable","reg"]],["add2_reg",[[96,4],[96,48]],[[96,40],[96,48]],["ysyx_24100029_EXU"],["variable","reg"]],["rd_value_reg",[[98,4],[98,52]],[[98,40],[98,52]],["ysyx_24100029_EXU"],["variable","reg"]],["fetch_i_reg",[[99,4],[99,51]],[[99,40],[99,51]],["ysyx_24100029_EXU"],["variable","reg"]],["alu_res",[[170,4],[170,47]],[[170,40],[170,47]],["ysyx_24100029_EXU"],["variable","wire"]],["ALU_i0",[[190,0],[198,1]],[[192,2],[192,8]],["ysyx_24100029_EXU"],["instance","ysyx_24100029_ALU"]]]]]]],null,0]],["/home/cjy/OoO_CPU/npc/vsrc/CPU/Main_Module/ysyx_24100029_IDU.sv",[[[[[["axi4_if",["file:///home/cjy/OoO_CPU/npc/vsrc/CPU/define/interface.sv",[[3,0],[7,2]]],["file:///home/cjy/OoO_CPU/npc/vsrc/CPU/define/interface.sv",[[3,10],[3,17]]],[],["interface"]],["file:///home/cjy/OoO_CPU/npc/vsrc/CPU/define/interface.sv",[109,0]]],[[["ADDR_WIDTH",["file:///home/cjy/OoO_CPU/npc/vsrc/CPU/define/interface.sv",[[4,4],[4,29]]],["file:///home/cjy/OoO_CPU/npc/vsrc/CPU/define/interface.sv",[[4,14],[4,24]]],["axi4_if"],["parameter-port","parameter"]],["DATA_WIDTH",["file:///home/cjy/OoO_CPU/npc/vsrc/CPU/define/interface.sv",[[5,4],[5,29]]],["file:///home/cjy/OoO_CPU/npc/vsrc/CPU/define/interface.sv",[[5,14],[5,24]]],["axi4_if"],["parameter-port","parameter"]],["ID_WIDTH",["file:///home/cjy/OoO_CPU/npc/vsrc/CPU/define/interface.sv",[[6,4],[6,27]]],["file:///home/cjy/OoO_CPU/npc/vsrc/CPU/define/interface.sv",[[6,14],[6,22]]],["axi4_if"],["parameter-port","parameter"]],["awid",["file:///home/cjy/OoO_CPU/npc/vsrc/CPU/define/interface.sv",[[10,4],[10,33]]],["file:///home/cjy/OoO_CPU/npc/vsrc/CPU/define/interface.sv",[[10,29],[10,33]]],["axi4_if"],["variable","logic"]],["awaddr",["file:///home/cjy/OoO_CPU/npc/vsrc/CPU/define/interface.sv",[[11,4],[11,35]]],["file:///home/cjy/OoO_CPU/npc/vsrc/CPU/define/interface.sv",[[11,29],[11,35]]],["axi4_if"],["variable","logic"]],["awlen",["file:///home/cjy/OoO_CPU/npc/vsrc/CPU/define/interface.sv",[[12,4],[12,34]]],["file:///home/cjy/OoO_CPU/npc/vsrc/CPU/define/interface.sv",[[12,29],[12,34]]],["axi4_if"],["variable","logic"]],["awsize",["file:///home/cjy/OoO_CPU/npc/vsrc/CPU/define/interface.sv",[[13,4],[13,35]]],["file:///home/cjy/OoO_CPU/npc/vsrc/CPU/define/interface.sv",[[13,29],[13,35]]],["axi4_if"],["variable","logic"]],["awburst",["file:///home/cjy/OoO_CPU/npc/vsrc/CPU/define/interface.sv",[[14,4],[14,36]]],["file:///home/cjy/OoO_CPU/npc/vsrc/CPU/define/interface.sv",[[14,29],[14,36]]],["axi4_if"],["variable","logic"]],["awvalid",["file:///home/cjy/OoO_CPU/npc/vsrc/CPU/define/interface.sv",[[15,4],[15,36]]],["file:///home/cjy/OoO_CPU/npc/vsrc/CPU/define/interface.sv",[[15,29],[15,36]]],["axi4_if"],["variable","logic"]],["awready",["file:///home/cjy/OoO_CPU/npc/vsrc/CPU/define/interface.sv",[[16,4],[16,36]]],["file:///home/cjy/OoO_CPU/npc/vsrc/CPU/define/interface.sv",[[16,29],[16,36]]],["axi4_if"],["variable","logic"]],["wdata",["file:///home/cjy/OoO_CPU/npc/vsrc/CPU/define/interface.sv",[[19,4],[19,34]]],["file:///home/cjy/OoO_CPU/npc/vsrc/CPU/define/interface.sv",[[19,29],[19,34]]],["axi4_if"],["variable","logic"]],["wstrb",["file:///home/cjy/OoO_CPU/npc/vsrc/CPU/define/interface.sv",[[20,4],[20,36]]],["file:///home/cjy/OoO_CPU/npc/vsrc/CPU/define/interface.sv",[[20,31],[20,36]]],["axi4_if"],["variable","logic"]],["wlast",["file:///home/cjy/OoO_CPU/npc/vsrc/CPU/define/interface.sv",[[21,4],[21,34]]],["file:///home/cjy/OoO_CPU/npc/vsrc/CPU/define/interface.sv",[[21,29],[21,34]]],["axi4_if"],["variable","logic"]],["wvalid",["file:///home/cjy/OoO_CPU/npc/vsrc/CPU/define/interface.sv",[[22,4],[22,35]]],["file:///home/cjy/OoO_CPU/npc/vsrc/CPU/define/interface.sv",[[22,29],[22,35]]],["axi4_if"],["variable","logic"]],["wready",["file:///home/cjy/OoO_CPU/npc/vsrc/CPU/define/interface.sv",[[23,4],[23,35]]],["file:///home/cjy/OoO_CPU/npc/vsrc/CPU/define/interface.sv",[[23,29],[23,35]]],["axi4_if"],["variable","logic"]],["bid",["file:///home/cjy/OoO_CPU/npc/vsrc/CPU/define/interface.sv",[[26,4],[26,32]]],["file:///home/cjy/OoO_CPU/npc/vsrc/CPU/define/interface.sv",[[26,29],[26,32]]],["axi4_if"],["variable","logic"]],["bresp",["file:///home/cjy/OoO_CPU/npc/vsrc/CPU/define/interface.sv",[[27,4],[27,34]]],["file:///home/cjy/OoO_CPU/npc/vsrc/CPU/define/interface.sv",[[27,29],[27,34]]],["axi4_if"],["variable","logic"]],["bvalid",["file:///home/cjy/OoO_CPU/npc/vsrc/CPU/define/interface.sv",[[28,4],[28,35]]],["file:///home/cjy/OoO_CPU/npc/vsrc/CPU/define/interface.sv",[[28,29],[28,35]]],["axi4_if"],["variable","logic"]],["bready",["file:///home/cjy/OoO_CPU/npc/vsrc/CPU/define/interface.sv",[[29,4],[29,35]]],["file:///home/cjy/OoO_CPU/npc/vsrc/CPU/define/interface.sv",[[29,29],[29,35]]],["axi4_if"],["variable","logic"]],["arid",["file:///home/cjy/OoO_CPU/npc/vsrc/CPU/define/interface.sv",[[32,4],[32,33]]],["file:///home/cjy/OoO_CPU/npc/vsrc/CPU/define/interface.sv",[[32,29],[32,33]]],["axi4_if"],["variable","logic"]],["araddr",["file:///home/cjy/OoO_CPU/npc/vsrc/CPU/define/interface.sv",[[33,4],[33,35]]],["file:///home/cjy/OoO_CPU/npc/vsrc/CPU/define/interface.sv",[[33,29],[33,35]]],["axi4_if"],["variable","logic"]],["arlen",["file:///home/cjy/OoO_CPU/npc/vsrc/CPU/define/interface.sv",[[34,4],[34,34]]],["file:///home/cjy/OoO_CPU/npc/vsrc/CPU/define/interface.sv",[[34,29],[34,34]]],["axi4_if"],["variable","logic"]],["arsize",["file:///home/cjy/OoO_CPU/npc/vsrc/CPU/define/interface.sv",[[35,4],[35,35]]],["file:///home/cjy/OoO_CPU/npc/vsrc/CPU/define/interface.sv",[[35,29],[35,35]]],["axi4_if"],["variable","logic"]],["arburst",["file:///home/cjy/OoO_CPU/npc/vsrc/CPU/define/interface.sv",[[36,4],[36,36]]],["file:///home/cjy/OoO_CPU/npc/vsrc/CPU/define/interface.sv",[[36,29],[36,36]]],["axi4_if"],["variable","logic"]],["arvalid",["file:///home/cjy/OoO_CPU/npc/vsrc/CPU/define/interface.sv",[[37,4],[37,36]]],["file:///home/cjy/OoO_CPU/npc/vsrc/CPU/define/interface.sv",[[37,29],[37,36]]],["axi4_if"],["variable","logic"]],["arready",["file:///home/cjy/OoO_CPU/npc/vsrc/CPU/define/interface.sv",[[38,4],[38,36]]],["file:///home/cjy/OoO_CPU/npc/vsrc/CPU/define/interface.sv",[[38,29],[38,36]]],["axi4_if"],["variable","logic"]],["rid",["file:///home/cjy/OoO_CPU/npc/vsrc/CPU/define/interface.sv",[[41,4],[41,32]]],["file:///home/cjy/OoO_CPU/npc/vsrc/CPU/define/interface.sv",[[41,29],[41,32]]],["axi4_if"],["variable","logic"]],["rdata",["file:///home/cjy/OoO_CPU/npc/vsrc/CPU/define/interface.sv",[[42,4],[42,34]]],["file:///home/cjy/OoO_CPU/npc/vsrc/CPU/define/interface.sv",[[42,29],[42,34]]],["axi4_if"],["variable","logic"]],["rresp",["file:///home/cjy/OoO_CPU/npc/vsrc/CPU/define/interface.sv",[[43,4],[43,34]]],["file:///home/cjy/OoO_CPU/npc/vsrc/CPU/define/interface.sv",[[43,29],[43,34]]],["axi4_if"],["variable","logic"]],["rlast",["file:///home/cjy/OoO_CPU/npc/vsrc/CPU/define/interface.sv",[[44,4],[44,34]]],["file:///home/cjy/OoO_CPU/npc/vsrc/CPU/define/interface.sv",[[44,29],[44,34]]],["axi4_if"],["variable","logic"]],["rvalid",["file:///home/cjy/OoO_CPU/npc/vsrc/CPU/define/interface.sv",[[45,4],[45,35]]],["file:///home/cjy/OoO_CPU/npc/vsrc/CPU/define/interface.sv",[[45,29],[45,35]]],["axi4_if"],["variable","logic"]],["rready",["file:///home/cjy/OoO_CPU/npc/vsrc/CPU/define/interface.sv",[[46,4],[46,35]]],["file:///home/cjy/OoO_CPU/npc/vsrc/CPU/define/interface.sv",[[46,29],[46,35]]],["axi4_if"],["variable","logic"]]],[],[[[["master",["file:///home/cjy/OoO_CPU/npc/vsrc/CPU/define/interface.sv",[[49,12],[75,5]]],["file:///home/cjy/OoO_CPU/npc/vsrc/CPU/define/interface.sv",[[49,12],[49,18]]],["axi4_if"],["modport"]],["file:///home/cjy/OoO_CPU/npc/vsrc/CPU/define/interface.sv",[75,4]]],[[["awid",["file:///home/cjy/OoO_CPU/npc/vsrc/CPU/define/interface.sv",[[52,8],[52,19]]],["file:///home/cjy/OoO_CPU/npc/vsrc/CPU/define/interface.sv",[[52,15],[52,19]]],["axi4_if","master"],["port","output"]],["awaddr",["file:///home/cjy/OoO_CPU/npc/vsrc/CPU/define/interface.sv",[[52,21],[52,27]]],["file:///home/cjy/OoO_CPU/npc/vsrc/CPU/define/interface.sv",[[52,21],[52,27]]],["axi4_if","master"],["port","awid"]],["awlen",["file:///home/cjy/OoO_CPU/npc/vsrc/CPU/define/interface.sv",[[52,29],[52,34]]],["file:///home/cjy/OoO_CPU/npc/vsrc/CPU/define/interface.sv",[[52,29],[52,34]]],["axi4_if","master"],["port","awaddr"]],["awsize",["file:///home/cjy/OoO_CPU/npc/vsrc/CPU/define/interface.sv",[[52,36],[52,42]]],["file:///home/cjy/OoO_CPU/npc/vsrc/CPU/define/interface.sv",[[52,36],[52,42]]],["axi4_if","master"],["port","awlen"]],["awburst",["file:///home/cjy/OoO_CPU/npc/vsrc/CPU/define/interface.sv",[[52,44],[52,51]]],["file:///home/cjy/OoO_CPU/npc/vsrc/CPU/define/interface.sv",[[52,44],[52,51]]],["axi4_if","master"],["port","awsize"]],["awvalid",["file:///home/cjy/OoO_CPU/npc/vsrc/CPU/define/interface.sv",[[53,8],[53,22]]],["file:///home/cjy/OoO_CPU/npc/vsrc/CPU/define/interface.sv",[[53,15],[53,22]]],["axi4_if","master"],["port","output"]],["awready",["file:///home/cjy/OoO_CPU/npc/vsrc/CPU/define/interface.sv",[[54,8],[54,22]]],["file:///home/cjy/OoO_CPU/npc/vsrc/CPU/define/interface.sv",[[54,15],[54,22]]],["axi4_if","master"],["port","input"]],["wdata",["file:///home/cjy/OoO_CPU/npc/vsrc/CPU/define/interface.sv",[[57,8],[57,20]]],["file:///home/cjy/OoO_CPU/npc/vsrc/CPU/define/interface.sv",[[57,15],[57,20]]],["axi4_if","master"],["port","output"]],["wstrb",["file:///home/cjy/OoO_CPU/npc/vsrc/CPU/define/interface.sv",[[57,22],[57,27]]],["file:///home/cjy/OoO_CPU/npc/vsrc/CPU/define/interface.sv",[[57,22],[57,27]]],["axi4_if","master"],["port","wdata"]],["wlast",["file:///home/cjy/OoO_CPU/npc/vsrc/CPU/define/interface.sv",[[57,29],[57,34]]],["file:///home/cjy/OoO_CPU/npc/vsrc/CPU/define/interface.sv",[[57,29],[57,34]]],["axi4_if","master"],["port","wstrb"]],["wvalid",["file:///home/cjy/OoO_CPU/npc/vsrc/CPU/define/interface.sv",[[58,8],[58,21]]],["file:///home/cjy/OoO_CPU/npc/vsrc/CPU/define/interface.sv",[[58,15],[58,21]]],["axi4_if","master"],["port","output"]],["wready",["file:///home/cjy/OoO_CPU/npc/vsrc/CPU/define/interface.sv",[[59,8],[59,21]]],["file:///home/cjy/OoO_CPU/npc/vsrc/CPU/define/interface.sv",[[59,15],[59,21]]],["axi4_if","master"],["port","input"]],["bid",["file:///home/cjy/OoO_CPU/npc/vsrc/CPU/define/interface.sv",[[62,8],[62,18]]],["file:///home/cjy/OoO_CPU/npc/vsrc/CPU/define/interface.sv",[[62,15],[62,18]]],["axi4_if","master"],["port","input"]],["bresp",["file:///home/cjy/OoO_CPU/npc/vsrc/CPU/define/interface.sv",[[62,20],[62,25]]],["file:///home/cjy/OoO_CPU/npc/vsrc/CPU/define/interface.sv",[[62,20],[62,25]]],["axi4_if","master"],["port","bid"]],["bvalid",["file:///home/cjy/OoO_CPU/npc/vsrc/CPU/define/interface.sv",[[63,8],[63,21]]],["file:///home/cjy/OoO_CPU/npc/vsrc/CPU/define/interface.sv",[[63,15],[63,21]]],["axi4_if","master"],["port","input"]],["bready",["file:///home/cjy/OoO_CPU/npc/vsrc/CPU/define/interface.sv",[[64,8],[64,21]]],["file:///home/cjy/OoO_CPU/npc/vsrc/CPU/define/interface.sv",[[64,15],[64,21]]],["axi4_if","master"],["port","output"]],["arid",["file:///home/cjy/OoO_CPU/npc/vsrc/CPU/define/interface.sv",[[67,8],[67,19]]],["file:///home/cjy/OoO_CPU/npc/vsrc/CPU/define/interface.sv",[[67,15],[67,19]]],["axi4_if","master"],["port","output"]],["araddr",["file:///home/cjy/OoO_CPU/npc/vsrc/CPU/define/interface.sv",[[67,21],[67,27]]],["file:///home/cjy/OoO_CPU/npc/vsrc/CPU/define/interface.sv",[[67,21],[67,27]]],["axi4_if","master"],["port","arid"]],["arlen",["file:///home/cjy/OoO_CPU/npc/vsrc/CPU/define/interface.sv",[[67,29],[67,34]]],["file:///home/cjy/OoO_CPU/npc/vsrc/CPU/define/interface.sv",[[67,29],[67,34]]],["axi4_if","master"],["port","araddr"]],["arsize",["file:///home/cjy/OoO_CPU/npc/vsrc/CPU/define/interface.sv",[[67,36],[67,42]]],["file:///home/cjy/OoO_CPU/npc/vsrc/CPU/define/interface.sv",[[67,36],[67,42]]],["axi4_if","master"],["port","arlen"]],["arburst",["file:///home/cjy/OoO_CPU/npc/vsrc/CPU/define/interface.sv",[[67,44],[67,51]]],["file:///home/cjy/OoO_CPU/npc/vsrc/CPU/define/interface.sv",[[67,44],[67,51]]],["axi4_if","master"],["port","arsize"]],["arvalid",["file:///home/cjy/OoO_CPU/npc/vsrc/CPU/define/interface.sv",[[68,8],[68,22]]],["file:///home/cjy/OoO_CPU/npc/vsrc/CPU/define/interface.sv",[[68,15],[68,22]]],["axi4_if","master"],["port","output"]],["arready",["file:///home/cjy/OoO_CPU/npc/vsrc/CPU/define/interface.sv",[[69,8],[69,22]]],["file:///home/cjy/OoO_CPU/npc/vsrc/CPU/define/interface.sv",[[69,15],[69,22]]],["axi4_if","master"],["port","input"]],["rid",["file:///home/cjy/OoO_CPU/npc/vsrc/CPU/define/interface.sv",[[72,8],[72,18]]],["file:///home/cjy/OoO_CPU/npc/vsrc/CPU/define/interface.sv",[[72,15],[72,18]]],["axi4_if","master"],["port","input"]],["rdata",["file:///home/cjy/OoO_CPU/npc/vsrc/CPU/define/interface.sv",[[72,20],[72,25]]],["file:///home/cjy/OoO_CPU/npc/vsrc/CPU/define/interface.sv",[[72,20],[72,25]]],["axi4_if","master"],["port","rid"]],["rresp",["file:///home/cjy/OoO_CPU/npc/vsrc/CPU/define/interface.sv",[[72,27],[72,32]]],["file:///home/cjy/OoO_CPU/npc/vsrc/CPU/define/interface.sv",[[72,27],[72,32]]],["axi4_if","master"],["port","rdata"]],["rlast",["file:///home/cjy/OoO_CPU/npc/vsrc/CPU/define/interface.sv",[[72,34],[72,39]]],["file:///home/cjy/OoO_CPU/npc/vsrc/CPU/define/interface.sv",[[72,34],[72,39]]],["axi4_if","master"],["port","rresp"]],["rvalid",["file:///home/cjy/OoO_CPU/npc/vsrc/CPU/define/interface.sv",[[73,8],[73,21]]],["file:///home/cjy/OoO_CPU/npc/vsrc/CPU/define/interface.sv",[[73,15],[73,21]]],["axi4_if","master"],["port","input"]],["rready",["file:///home/cjy/OoO_CPU/npc/vsrc/CPU/define/interface.sv",[[74,8],[74,21]]],["file:///home/cjy/OoO_CPU/npc/vsrc/CPU/define/interface.sv",[[74,15],[74,21]]],["axi4_if","master"],["port","output"]]]]],[[["slave",["file:///home/cjy/OoO_CPU/npc/vsrc/CPU/define/interface.sv",[[78,12],[103,5]]],["file:///home/cjy/OoO_CPU/npc/vsrc/CPU/define/interface.sv",[[78,12],[78,17]]],["axi4_if"],["modport"]],["file:///home/cjy/OoO_CPU/npc/vsrc/CPU/define/interface.sv",[103,4]]],[[["awid",["file:///home/cjy/OoO_CPU/npc/vsrc/CPU/define/interface.sv",[[80,8],[80,19]]],["file:///home/cjy/OoO_CPU/npc/vsrc/CPU/define/interface.sv",[[80,15],[80,19]]],["axi4_if","slave"],["port","input"]],["awaddr",["file:///home/cjy/OoO_CPU/npc/vsrc/CPU/define/interface.sv",[[80,21],[80,27]]],["file:///home/cjy/OoO_CPU/npc/vsrc/CPU/define/interface.sv",[[80,21],[80,27]]],["axi4_if","slave"],["port","awid"]],["awlen",["file:///home/cjy/OoO_CPU/npc/vsrc/CPU/define/interface.sv",[[80,29],[80,34]]],["file:///home/cjy/OoO_CPU/npc/vsrc/CPU/define/interface.sv",[[80,29],[80,34]]],["axi4_if","slave"],["port","awaddr"]],["awsize",["file:///home/cjy/OoO_CPU/npc/vsrc/CPU/define/interface.sv",[[80,36],[80,42]]],["file:///home/cjy/OoO_CPU/npc/vsrc/CPU/define/interface.sv",[[80,36],[80,42]]],["axi4_if","slave"],["port","awlen"]],["awburst",["file:///home/cjy/OoO_CPU/npc/vsrc/CPU/define/interface.sv",[[80,44],[80,51]]],["file:///home/cjy/OoO_CPU/npc/vsrc/CPU/define/interface.sv",[[80,44],[80,51]]],["axi4_if","slave"],["port","awsize"]],["awvalid",["file:///home/cjy/OoO_CPU/npc/vsrc/CPU/define/interface.sv",[[81,8],[81,22]]],["file:///home/cjy/OoO_CPU/npc/vsrc/CPU/define/interface.sv",[[81,15],[81,22]]],["axi4_if","slave"],["port","input"]],["awready",["file:///home/cjy/OoO_CPU/npc/vsrc/CPU/define/interface.sv",[[82,8],[82,22]]],["file:///home/cjy/OoO_CPU/npc/vsrc/CPU/define/interface.sv",[[82,15],[82,22]]],["axi4_if","slave"],["port","output"]],["wdata",["file:///home/cjy/OoO_CPU/npc/vsrc/CPU/define/interface.sv",[[85,8],[85,20]]],["file:///home/cjy/OoO_CPU/npc/vsrc/CPU/define/interface.sv",[[85,15],[85,20]]],["axi4_if","slave"],["port","input"]],["wstrb",["file:///home/cjy/OoO_CPU/npc/vsrc/CPU/define/interface.sv",[[85,22],[85,27]]],["file:///home/cjy/OoO_CPU/npc/vsrc/CPU/define/interface.sv",[[85,22],[85,27]]],["axi4_if","slave"],["port","wdata"]],["wlast",["file:///home/cjy/OoO_CPU/npc/vsrc/CPU/define/interface.sv",[[85,29],[85,34]]],["file:///home/cjy/OoO_CPU/npc/vsrc/CPU/define/interface.sv",[[85,29],[85,34]]],["axi4_if","slave"],["port","wstrb"]],["wvalid",["file:///home/cjy/OoO_CPU/npc/vsrc/CPU/define/interface.sv",[[86,8],[86,21]]],["file:///home/cjy/OoO_CPU/npc/vsrc/CPU/define/interface.sv",[[86,15],[86,21]]],["axi4_if","slave"],["port","input"]],["wready",["file:///home/cjy/OoO_CPU/npc/vsrc/CPU/define/interface.sv",[[87,8],[87,21]]],["file:///home/cjy/OoO_CPU/npc/vsrc/CPU/define/interface.sv",[[87,15],[87,21]]],["axi4_if","slave"],["port","output"]],["bid",["file:///home/cjy/OoO_CPU/npc/vsrc/CPU/define/interface.sv",[[90,8],[90,18]]],["file:///home/cjy/OoO_CPU/npc/vsrc/CPU/define/interface.sv",[[90,15],[90,18]]],["axi4_if","slave"],["port","output"]],["bresp",["file:///home/cjy/OoO_CPU/npc/vsrc/CPU/define/interface.sv",[[90,20],[90,25]]],["file:///home/cjy/OoO_CPU/npc/vsrc/CPU/define/interface.sv",[[90,20],[90,25]]],["axi4_if","slave"],["port","bid"]],["bvalid",["file:///home/cjy/OoO_CPU/npc/vsrc/CPU/define/interface.sv",[[91,8],[91,21]]],["file:///home/cjy/OoO_CPU/npc/vsrc/CPU/define/interface.sv",[[91,15],[91,21]]],["axi4_if","slave"],["port","output"]],["bready",["file:///home/cjy/OoO_CPU/npc/vsrc/CPU/define/interface.sv",[[92,8],[92,21]]],["file:///home/cjy/OoO_CPU/npc/vsrc/CPU/define/interface.sv",[[92,15],[92,21]]],["axi4_if","slave"],["port","input"]],["arid",["file:///home/cjy/OoO_CPU/npc/vsrc/CPU/define/interface.sv",[[95,8],[95,19]]],["file:///home/cjy/OoO_CPU/npc/vsrc/CPU/define/interface.sv",[[95,15],[95,19]]],["axi4_if","slave"],["port","input"]],["araddr",["file:///home/cjy/OoO_CPU/npc/vsrc/CPU/define/interface.sv",[[95,21],[95,27]]],["file:///home/cjy/OoO_CPU/npc/vsrc/CPU/define/interface.sv",[[95,21],[95,27]]],["axi4_if","slave"],["port","arid"]],["arlen",["file:///home/cjy/OoO_CPU/npc/vsrc/CPU/define/interface.sv",[[95,29],[95,34]]],["file:///home/cjy/OoO_CPU/npc/vsrc/CPU/define/interface.sv",[[95,29],[95,34]]],["axi4_if","slave"],["port","araddr"]],["arsize",["file:///home/cjy/OoO_CPU/npc/vsrc/CPU/define/interface.sv",[[95,36],[95,42]]],["file:///home/cjy/OoO_CPU/npc/vsrc/CPU/define/interface.sv",[[95,36],[95,42]]],["axi4_if","slave"],["port","arlen"]],["arburst",["file:///home/cjy/OoO_CPU/npc/vsrc/CPU/define/interface.sv",[[95,44],[95,51]]],["file:///home/cjy/OoO_CPU/npc/vsrc/CPU/define/interface.sv",[[95,44],[95,51]]],["axi4_if","slave"],["port","arsize"]],["arvalid",["file:///home/cjy/OoO_CPU/npc/vsrc/CPU/define/interface.sv",[[96,8],[96,22]]],["file:///home/cjy/OoO_CPU/npc/vsrc/CPU/define/interface.sv",[[96,15],[96,22]]],["axi4_if","slave"],["port","input"]],["arready",["file:///home/cjy/OoO_CPU/npc/vsrc/CPU/define/interface.sv",[[97,8],[97,22]]],["file:///home/cjy/OoO_CPU/npc/vsrc/CPU/define/interface.sv",[[97,15],[97,22]]],["axi4_if","slave"],["port","output"]],["rid",["file:///home/cjy/OoO_CPU/npc/vsrc/CPU/define/interface.sv",[[100,8],[100,18]]],["file:///home/cjy/OoO_CPU/npc/vsrc/CPU/define/interface.sv",[[100,15],[100,18]]],["axi4_if","slave"],["port","output"]],["rdata",["file:///home/cjy/OoO_CPU/npc/vsrc/CPU/define/interface.sv",[[100,20],[100,25]]],["file:///home/cjy/OoO_CPU/npc/vsrc/CPU/define/interface.sv",[[100,20],[100,25]]],["axi4_if","slave"],["port","rid"]],["rresp",["file:///home/cjy/OoO_CPU/npc/vsrc/CPU/define/interface.sv",[[100,27],[100,32]]],["file:///home/cjy/OoO_CPU/npc/vsrc/CPU/define/interface.sv",[[100,27],[100,32]]],["axi4_if","slave"],["port","rdata"]],["rlast",["file:///home/cjy/OoO_CPU/npc/vsrc/CPU/define/interface.sv",[[100,34],[100,39]]],["file:///home/cjy/OoO_CPU/npc/vsrc/CPU/define/interface.sv",[[100,34],[100,39]]],["axi4_if","slave"],["port","rresp"]],["rvalid",["file:///home/cjy/OoO_CPU/npc/vsrc/CPU/define/interface.sv",[[101,8],[101,21]]],["file:///home/cjy/OoO_CPU/npc/vsrc/CPU/define/interface.sv",[[101,15],[101,21]]],["axi4_if","slave"],["port","output"]],["rready",["file:///home/cjy/OoO_CPU/npc/vsrc/CPU/define/interface.sv",[[102,8],[102,21]]],["file:///home/cjy/OoO_CPU/npc/vsrc/CPU/define/interface.sv",[[102,15],[102,21]]],["axi4_if","slave"],["port","input"]]]]]]]],[[["sRAT_if",["file:///home/cjy/OoO_CPU/npc/vsrc/CPU/define/interface.sv",[[110,0],[110,20]]],["file:///home/cjy/OoO_CPU/npc/vsrc/CPU/define/interface.sv",[[110,10],[110,17]]],[],["interface"]],["file:///home/cjy/OoO_CPU/npc/vsrc/CPU/define/interface.sv",[3,1]]],[[["w_en",["file:///home/cjy/OoO_CPU/npc/vsrc/CPU/define/interface.sv",[[111,4],[111,14]]],["file:///home/cjy/OoO_CPU/npc/vsrc/CPU/define/interface.sv",[[111,10],[111,14]]],["sRAT_if"],["variable","logic"]],["arch_reg",["file:///home/cjy/OoO_CPU/npc/vsrc/CPU/define/interface.sv",[[112,4],[112,23]]],["file:///home/cjy/OoO_CPU/npc/vsrc/CPU/define/interface.sv",[[112,15],[112,23]]],["sRAT_if"],["variable","logic"]],["phy_reg",["file:///home/cjy/OoO_CPU/npc/vsrc/CPU/define/interface.sv",[[113,4],[113,22]]],["file:///home/cjy/OoO_CPU/npc/vsrc/CPU/define/interface.sv",[[113,15],[113,22]]],["sRAT_if"],["variable","logic"]]],[],[[[["wr_ch",["file:///home/cjy/OoO_CPU/npc/vsrc/CPU/define/interface.sv",[[115,12],[119,5]]],["file:///home/cjy/OoO_CPU/npc/vsrc/CPU/define/interface.sv",[[115,12],[115,17]]],["sRAT_if"],["modport"]],["file:///home/cjy/OoO_CPU/npc/vsrc/CPU/define/interface.sv",[119,4]]],[[["w_en",["file:///home/cjy/OoO_CPU/npc/vsrc/CPU/define/interface.sv",[[116,8],[116,19]]],["file:///home/cjy/OoO_CPU/npc/vsrc/CPU/define/interface.sv",[[116,15],[116,19]]],["sRAT_if","wr_ch"],["port","input"]],["arch_reg",["file:///home/cjy/OoO_CPU/npc/vsrc/CPU/define/interface.sv",[[117,8],[117,23]]],["file:///home/cjy/OoO_CPU/npc/vsrc/CPU/define/interface.sv",[[117,15],[117,23]]],["sRAT_if","wr_ch"],["port","input"]],["phy_reg",["file:///home/cjy/OoO_CPU/npc/vsrc/CPU/define/interface.sv",[[118,8],[118,22]]],["file:///home/cjy/OoO_CPU/npc/vsrc/CPU/define/interface.sv",[[118,15],[118,22]]],["sRAT_if","wr_ch"],["port","input"]]]]],[[["re_ch",["file:///home/cjy/OoO_CPU/npc/vsrc/CPU/define/interface.sv",[[120,12],[123,5]]],["file:///home/cjy/OoO_CPU/npc/vsrc/CPU/define/interface.sv",[[120,12],[120,17]]],["sRAT_if"],["modport"]],["file:///home/cjy/OoO_CPU/npc/vsrc/CPU/define/interface.sv",[123,4]]],[[["arch_reg",["file:///home/cjy/OoO_CPU/npc/vsrc/CPU/define/interface.sv",[[121,8],[121,23]]],["file:///home/cjy/OoO_CPU/npc/vsrc/CPU/define/interface.sv",[[121,15],[121,23]]],["sRAT_if","re_ch"],["port","input"]],["phy_reg",["file:///home/cjy/OoO_CPU/npc/vsrc/CPU/define/interface.sv",[[122,8],[122,22]]],["file:///home/cjy/OoO_CPU/npc/vsrc/CPU/define/interface.sv",[[122,15],[122,22]]],["sRAT_if","re_ch"],["port","output"]]]]]]]],[[["#AnonymousStructUnion1",["file:///home/cjy/OoO_CPU/npc/vsrc/CPU/define/struct.sv",[[17,8],[30,1]]],["file:///home/cjy/OoO_CPU/npc/vsrc/CPU/define/struct.sv",[[17,8],[17,14]]],[],["struct"]],["file:///home/cjy/OoO_CPU/npc/vsrc/CPU/define/struct.sv",[30,0]]],[[["imm",["file:///home/cjy/OoO_CPU/npc/vsrc/CPU/define/struct.sv",[[18,4],[18,20]]],["file:///home/cjy/OoO_CPU/npc/vsrc/CPU/define/struct.sv",[[18,17],[18,20]]],["#AnonymousStructUnion1"],["struct_union_member"]],["pc",["file:///home/cjy/OoO_CPU/npc/vsrc/CPU/define/struct.sv",[[19,4],[19,19]]],["file:///home/cjy/OoO_CPU/npc/vsrc/CPU/define/struct.sv",[[19,17],[19,19]]],["#AnonymousStructUnion1"],["struct_union_member"]],["rs1",["file:///home/cjy/OoO_CPU/npc/vsrc/CPU/define/struct.sv",[[20,4],[20,19]]],["file:///home/cjy/OoO_CPU/npc/vsrc/CPU/define/struct.sv",[[20,16],[20,19]]],["#AnonymousStructUnion1"],["struct_union_member"]],["rs2",["file:///home/cjy/OoO_CPU/npc/vsrc/CPU/define/struct.sv",[[21,4],[21,19]]],["file:///home/cjy/OoO_CPU/npc/vsrc/CPU/define/struct.sv",[[21,16],[21,19]]],["#AnonymousStructUnion1"],["struct_union_member"]],["rd",["file:///home/cjy/OoO_CPU/npc/vsrc/CPU/define/struct.sv",[[22,4],[22,18]]],["file:///home/cjy/OoO_CPU/npc/vsrc/CPU/define/struct.sv",[[22,16],[22,18]]],["#AnonymousStructUnion1"],["struct_union_member"]],["alu_op",["file:///home/cjy/OoO_CPU/npc/vsrc/CPU/define/struct.sv",[[23,4],[23,22]]],["file:///home/cjy/OoO_CPU/npc/vsrc/CPU/define/struct.sv",[[23,16],[23,22]]],["#AnonymousStructUnion1"],["struct_union_member"]],["inst_op",["file:///home/cjy/OoO_CPU/npc/vsrc/CPU/define/struct.sv",[[24,4],[24,19]]],["file:///home/cjy/OoO_CPU/npc/vsrc/CPU/define/struct.sv",[[24,12],[24,19]]],["#AnonymousStructUnion1"],["struct_union_member"]],["funct3",["file:///home/cjy/OoO_CPU/npc/vsrc/CPU/define/struct.sv",[[25,4],[25,22]]],["file:///home/cjy/OoO_CPU/npc/vsrc/CPU/define/struct.sv",[[25,16],[25,22]]],["#AnonymousStructUnion1"],["struct_union_member"]],["ecall_flag",["file:///home/cjy/OoO_CPU/npc/vsrc/CPU/define/struct.sv",[[26,4],[26,20]]],["file:///home/cjy/OoO_CPU/npc/vsrc/CPU/define/struct.sv",[[26,10],[26,20]]],["#AnonymousStructUnion1"],["struct_union_member"]],["mret_flag",["file:///home/cjy/OoO_CPU/npc/vsrc/CPU/define/struct.sv",[[27,4],[27,19]]],["file:///home/cjy/OoO_CPU/npc/vsrc/CPU/define/struct.sv",[[27,10],[27,19]]],["#AnonymousStructUnion1"],["struct_union_member"]],["fence_i_flag",["file:///home/cjy/OoO_CPU/npc/vsrc/CPU/define/struct.sv",[[28,4],[28,22]]],["file:///home/cjy/OoO_CPU/npc/vsrc/CPU/define/struct.sv",[[28,10],[28,22]]],["#AnonymousStructUnion1"],["struct_union_member"]],["pred_res",["file:///home/cjy/OoO_CPU/npc/vsrc/CPU/define/struct.sv",[[29,4],[29,18]]],["file:///home/cjy/OoO_CPU/npc/vsrc/CPU/define/struct.sv",[[29,10],[29,18]]],["#AnonymousStructUnion1"],["struct_union_member"]]]]],[[["ysyx_24100029_IDU",[[3,0],[26,2]],[[3,7],[3,24]],[],["module"]],[163,0]],[[["clock",[[4,4],[4,15]],[[4,10],[4,15]],["ysyx_24100029_IDU"],["port","input"]],["reset",[[5,4],[5,15]],[[5,10],[5,15]],["ysyx_24100029_IDU"],["port","input"]],["slave_valid",[[7,4],[7,28]],[[7,17],[7,28]],["ysyx_24100029_IDU"],["port","logic"]],["slave_ready",[[8,4],[8,28]],[[8,17],[8,28]],["ysyx_24100029_IDU"],["port","logic"]],["inst",[[10,4],[10,27]],[[10,23],[10,27]],["ysyx_24100029_IDU"],["port","logic"]],["pc",[[11,4],[11,25]],[[11,23],[11,25]],["ysyx_24100029_IDU"],["port","logic"]],["pred_res",[[12,4],[12,31]],[[12,23],[12,31]],["ysyx_24100029_IDU"],["port","logic"]],["inst_kill",[[13,4],[13,32]],[[13,23],[13,32]],["ysyx_24100029_IDU"],["port","logic"]],["br_npc",[[15,4],[15,30]],[[15,24],[15,30]],["ysyx_24100029_IDU"],["port","logic"]],["br_pc",[[16,4],[16,29]],[[16,24],[16,29]],["ysyx_24100029_IDU"],["port","logic"]],["br_type",[[17,4],[17,30]],[[17,23],[17,30]],["ysyx_24100029_IDU"],["port","logic"]],["br_commit",[[18,4],[18,26]],[[18,17],[18,26]],["ysyx_24100029_IDU"],["port","logic"]],["br_error",[[19,4],[19,25]],[[19,17],[19,25]],["ysyx_24100029_IDU"],["port","logic"]],["master_valid",[[22,4],[22,29]],[[22,17],[22,29]],["ysyx_24100029_IDU"],["port","logic"]],["master_ready",[[23,4],[23,29]],[[23,17],[23,29]],["ysyx_24100029_IDU"],["port","logic"]],["dec_pkt",[[24,4],[24,34]],[[24,27],[24,34]],["ysyx_24100029_IDU"],["port","rv_decode_pkt_t"]],["rs1",[[28,2],[28,20]],[[28,17],[28,20]],["ysyx_24100029_IDU"],["variable","logic"]],["rs2",[[29,2],[29,20]],[[29,17],[29,20]],["ysyx_24100029_IDU"],["variable","logic"]],["rd",[[30,2],[30,19]],[[30,17],[30,19]],["ysyx_24100029_IDU"],["variable","logic"]],["alu_op",[[31,2],[31,23]],[[31,17],[31,23]],["ysyx_24100029_IDU"],["variable","logic"]],["inst_op",[[32,2],[32,24]],[[32,17],[32,24]],["ysyx_24100029_IDU"],["variable","rv_op_e"]],["funct3",[[33,2],[33,23]],[[33,17],[33,23]],["ysyx_24100029_IDU"],["variable","logic"]],["oprand",[[34,2],[34,23]],[[34,17],[34,23]],["ysyx_24100029_IDU"],["variable","logic"]],["opcode",[[36,2],[36,23]],[[36,17],[36,23]],["ysyx_24100029_IDU"],["variable","logic"]],["imm_I",[[38,2],[38,22]],[[38,17],[38,22]],["ysyx_24100029_IDU"],["variable","logic"]],["imm_U",[[39,2],[39,22]],[[39,17],[39,22]],["ysyx_24100029_IDU"],["variable","logic"]],["imm_R",[[40,2],[40,22]],[[40,17],[40,22]],["ysyx_24100029_IDU"],["variable","logic"]],["imm_S",[[41,2],[41,22]],[[41,17],[41,22]],["ysyx_24100029_IDU"],["variable","logic"]],["imm_B",[[42,2],[42,22]],[[42,17],[42,22]],["ysyx_24100029_IDU"],["variable","logic"]],["imm_J",[[43,2],[43,22]],[[43,17],[43,22]],["ysyx_24100029_IDU"],["variable","logic"]],["imm",[[44,2],[44,20]],[[44,17],[44,20]],["ysyx_24100029_IDU"],["variable","logic"]],["ecall_flag",[[46,2],[46,27]],[[46,17],[46,27]],["ysyx_24100029_IDU"],["variable","logic"]],["mret_flag",[[47,2],[47,26]],[[47,17],[47,26]],["ysyx_24100029_IDU"],["variable","logic"]],["fence_i_flag",[[48,2],[48,29]],[[48,17],[48,29]],["ysyx_24100029_IDU"],["variable","logic"]]]]]],["/home/cjy/OoO_CPU/npc/vsrc/CPU/define/interface.sv","/home/cjy/OoO_CPU/npc/vsrc/CPU/define/struct.sv"],null,null,[["OP_NONE",["file:///home/cjy/OoO_CPU/npc/vsrc/CPU/define/struct.sv",[[4,4],[4,11]]],["file:///home/cjy/OoO_CPU/npc/vsrc/CPU/define/struct.sv",[[4,4],[4,11]]],[],["enum_member","#AnonymousEnum2"]],["OP_LOAD",["file:///home/cjy/OoO_CPU/npc/vsrc/CPU/define/struct.sv",[[5,4],[5,11]]],["file:///home/cjy/OoO_CPU/npc/vsrc/CPU/define/struct.sv",[[5,4],[5,11]]],[],["enum_member","#AnonymousEnum2"]],["OP_STORE",["file:///home/cjy/OoO_CPU/npc/vsrc/CPU/define/struct.sv",[[6,4],[6,12]]],["file:///home/cjy/OoO_CPU/npc/vsrc/CPU/define/struct.sv",[[6,4],[6,12]]],[],["enum_member","#AnonymousEnum2"]],["OP_BRANCH",["file:///home/cjy/OoO_CPU/npc/vsrc/CPU/define/struct.sv",[[7,4],[7,13]]],["file:///home/cjy/OoO_CPU/npc/vsrc/CPU/define/struct.sv",[[7,4],[7,13]]],[],["enum_member","#AnonymousEnum2"]],["OP_JALR",["file:///home/cjy/OoO_CPU/npc/vsrc/CPU/define/struct.sv",[[8,4],[8,11]]],["file:///home/cjy/OoO_CPU/npc/vsrc/CPU/define/struct.sv",[[8,4],[8,11]]],[],["enum_member","#AnonymousEnum2"]],["OP_REG",["file:///home/cjy/OoO_CPU/npc/vsrc/CPU/define/struct.sv",[[9,4],[9,10]]],["file:///home/cjy/OoO_CPU/npc/vsrc/CPU/define/struct.sv",[[9,4],[9,10]]],[],["enum_member","#AnonymousEnum2"]],["OP_JAL",["file:///home/cjy/OoO_CPU/npc/vsrc/CPU/define/struct.sv",[[10,4],[10,10]]],["file:///home/cjy/OoO_CPU/npc/vsrc/CPU/define/struct.sv",[[10,4],[10,10]]],[],["enum_member","#AnonymousEnum2"]],["OP_CSR",["file:///home/cjy/OoO_CPU/npc/vsrc/CPU/define/struct.sv",[[11,4],[11,10]]],["file:///home/cjy/OoO_CPU/npc/vsrc/CPU/define/struct.sv",[[11,4],[11,10]]],[],["enum_member","#AnonymousEnum2"]],["OP_IMM",["file:///home/cjy/OoO_CPU/npc/vsrc/CPU/define/struct.sv",[[12,4],[12,10]]],["file:///home/cjy/OoO_CPU/npc/vsrc/CPU/define/struct.sv",[[12,4],[12,10]]],[],["enum_member","#AnonymousEnum2"]],["OP_LUI",["file:///home/cjy/OoO_CPU/npc/vsrc/CPU/define/struct.sv",[[13,4],[13,10]]],["file:///home/cjy/OoO_CPU/npc/vsrc/CPU/define/struct.sv",[[13,4],[13,10]]],[],["enum_member","#AnonymousEnum2"]],["OP_AUIPC",["file:///home/cjy/OoO_CPU/npc/vsrc/CPU/define/struct.sv",[[14,4],[14,12]]],["file:///home/cjy/OoO_CPU/npc/vsrc/CPU/define/struct.sv",[[14,4],[14,12]]],[],["enum_member","#AnonymousEnum2"]],["rv_op_e",["file:///home/cjy/OoO_CPU/npc/vsrc/CPU/define/struct.sv",[[3,0],[15,10]]],["file:///home/cjy/OoO_CPU/npc/vsrc/CPU/define/struct.sv",[[15,2],[15,9]]],[],["typedef","#AnonymousEnum2"]],["rv_decode_pkt_t",["file:///home/cjy/OoO_CPU/npc/vsrc/CPU/define/struct.sv",[[17,0],[30,18]]],["file:///home/cjy/OoO_CPU/npc/vsrc/CPU/define/struct.sv",[[30,2],[30,17]]],[],["typedef","#AnonymousStructUnion1"]],["BR_TYPE_JAL",["file:///home/cjy/OoO_CPU/npc/vsrc/CPU/define/struct.sv",[[34,4],[34,15]]],["file:///home/cjy/OoO_CPU/npc/vsrc/CPU/define/struct.sv",[[34,4],[34,15]]],[],["enum_member","#AnonymousEnum3"]],["BR_TYPE_CALL",["file:///home/cjy/OoO_CPU/npc/vsrc/CPU/define/struct.sv",[[35,4],[35,16]]],["file:///home/cjy/OoO_CPU/npc/vsrc/CPU/define/struct.sv",[[35,4],[35,16]]],[],["enum_member","#AnonymousEnum3"]],["BR_TYPE_RET",["file:///home/cjy/OoO_CPU/npc/vsrc/CPU/define/struct.sv",[[36,4],[36,15]]],["file:///home/cjy/OoO_CPU/npc/vsrc/CPU/define/struct.sv",[[36,4],[36,15]]],[],["enum_member","#AnonymousEnum3"]],["rv_br_type",["file:///home/cjy/OoO_CPU/npc/vsrc/CPU/define/struct.sv",[[33,0],[37,13]]],["file:///home/cjy/OoO_CPU/npc/vsrc/CPU/define/struct.sv",[[37,2],[37,12]]],[],["typedef","#AnonymousEnum3"]]]],null,0]],["/home/cjy/OoO_CPU/npc/vsrc/CPU/Main_Module/ysyx_24100029_IFU.sv",[[[[[["axi4_if",["file:///home/cjy/OoO_CPU/npc/vsrc/CPU/define/interface.sv",[[3,0],[7,2]]],["file:///home/cjy/OoO_CPU/npc/vsrc/CPU/define/interface.sv",[[3,10],[3,17]]],[],["interface"]],["file:///home/cjy/OoO_CPU/npc/vsrc/CPU/define/interface.sv",[109,0]]],[[["ADDR_WIDTH",["file:///home/cjy/OoO_CPU/npc/vsrc/CPU/define/interface.sv",[[4,4],[4,29]]],["file:///home/cjy/OoO_CPU/npc/vsrc/CPU/define/interface.sv",[[4,14],[4,24]]],["axi4_if"],["parameter-port","parameter"]],["DATA_WIDTH",["file:///home/cjy/OoO_CPU/npc/vsrc/CPU/define/interface.sv",[[5,4],[5,29]]],["file:///home/cjy/OoO_CPU/npc/vsrc/CPU/define/interface.sv",[[5,14],[5,24]]],["axi4_if"],["parameter-port","parameter"]],["ID_WIDTH",["file:///home/cjy/OoO_CPU/npc/vsrc/CPU/define/interface.sv",[[6,4],[6,27]]],["file:///home/cjy/OoO_CPU/npc/vsrc/CPU/define/interface.sv",[[6,14],[6,22]]],["axi4_if"],["parameter-port","parameter"]],["awid",["file:///home/cjy/OoO_CPU/npc/vsrc/CPU/define/interface.sv",[[10,4],[10,33]]],["file:///home/cjy/OoO_CPU/npc/vsrc/CPU/define/interface.sv",[[10,29],[10,33]]],["axi4_if"],["variable","logic"]],["awaddr",["file:///home/cjy/OoO_CPU/npc/vsrc/CPU/define/interface.sv",[[11,4],[11,35]]],["file:///home/cjy/OoO_CPU/npc/vsrc/CPU/define/interface.sv",[[11,29],[11,35]]],["axi4_if"],["variable","logic"]],["awlen",["file:///home/cjy/OoO_CPU/npc/vsrc/CPU/define/interface.sv",[[12,4],[12,34]]],["file:///home/cjy/OoO_CPU/npc/vsrc/CPU/define/interface.sv",[[12,29],[12,34]]],["axi4_if"],["variable","logic"]],["awsize",["file:///home/cjy/OoO_CPU/npc/vsrc/CPU/define/interface.sv",[[13,4],[13,35]]],["file:///home/cjy/OoO_CPU/npc/vsrc/CPU/define/interface.sv",[[13,29],[13,35]]],["axi4_if"],["variable","logic"]],["awburst",["file:///home/cjy/OoO_CPU/npc/vsrc/CPU/define/interface.sv",[[14,4],[14,36]]],["file:///home/cjy/OoO_CPU/npc/vsrc/CPU/define/interface.sv",[[14,29],[14,36]]],["axi4_if"],["variable","logic"]],["awvalid",["file:///home/cjy/OoO_CPU/npc/vsrc/CPU/define/interface.sv",[[15,4],[15,36]]],["file:///home/cjy/OoO_CPU/npc/vsrc/CPU/define/interface.sv",[[15,29],[15,36]]],["axi4_if"],["variable","logic"]],["awready",["file:///home/cjy/OoO_CPU/npc/vsrc/CPU/define/interface.sv",[[16,4],[16,36]]],["file:///home/cjy/OoO_CPU/npc/vsrc/CPU/define/interface.sv",[[16,29],[16,36]]],["axi4_if"],["variable","logic"]],["wdata",["file:///home/cjy/OoO_CPU/npc/vsrc/CPU/define/interface.sv",[[19,4],[19,34]]],["file:///home/cjy/OoO_CPU/npc/vsrc/CPU/define/interface.sv",[[19,29],[19,34]]],["axi4_if"],["variable","logic"]],["wstrb",["file:///home/cjy/OoO_CPU/npc/vsrc/CPU/define/interface.sv",[[20,4],[20,36]]],["file:///home/cjy/OoO_CPU/npc/vsrc/CPU/define/interface.sv",[[20,31],[20,36]]],["axi4_if"],["variable","logic"]],["wlast",["file:///home/cjy/OoO_CPU/npc/vsrc/CPU/define/interface.sv",[[21,4],[21,34]]],["file:///home/cjy/OoO_CPU/npc/vsrc/CPU/define/interface.sv",[[21,29],[21,34]]],["axi4_if"],["variable","logic"]],["wvalid",["file:///home/cjy/OoO_CPU/npc/vsrc/CPU/define/interface.sv",[[22,4],[22,35]]],["file:///home/cjy/OoO_CPU/npc/vsrc/CPU/define/interface.sv",[[22,29],[22,35]]],["axi4_if"],["variable","logic"]],["wready",["file:///home/cjy/OoO_CPU/npc/vsrc/CPU/define/interface.sv",[[23,4],[23,35]]],["file:///home/cjy/OoO_CPU/npc/vsrc/CPU/define/interface.sv",[[23,29],[23,35]]],["axi4_if"],["variable","logic"]],["bid",["file:///home/cjy/OoO_CPU/npc/vsrc/CPU/define/interface.sv",[[26,4],[26,32]]],["file:///home/cjy/OoO_CPU/npc/vsrc/CPU/define/interface.sv",[[26,29],[26,32]]],["axi4_if"],["variable","logic"]],["bresp",["file:///home/cjy/OoO_CPU/npc/vsrc/CPU/define/interface.sv",[[27,4],[27,34]]],["file:///home/cjy/OoO_CPU/npc/vsrc/CPU/define/interface.sv",[[27,29],[27,34]]],["axi4_if"],["variable","logic"]],["bvalid",["file:///home/cjy/OoO_CPU/npc/vsrc/CPU/define/interface.sv",[[28,4],[28,35]]],["file:///home/cjy/OoO_CPU/npc/vsrc/CPU/define/interface.sv",[[28,29],[28,35]]],["axi4_if"],["variable","logic"]],["bready",["file:///home/cjy/OoO_CPU/npc/vsrc/CPU/define/interface.sv",[[29,4],[29,35]]],["file:///home/cjy/OoO_CPU/npc/vsrc/CPU/define/interface.sv",[[29,29],[29,35]]],["axi4_if"],["variable","logic"]],["arid",["file:///home/cjy/OoO_CPU/npc/vsrc/CPU/define/interface.sv",[[32,4],[32,33]]],["file:///home/cjy/OoO_CPU/npc/vsrc/CPU/define/interface.sv",[[32,29],[32,33]]],["axi4_if"],["variable","logic"]],["araddr",["file:///home/cjy/OoO_CPU/npc/vsrc/CPU/define/interface.sv",[[33,4],[33,35]]],["file:///home/cjy/OoO_CPU/npc/vsrc/CPU/define/interface.sv",[[33,29],[33,35]]],["axi4_if"],["variable","logic"]],["arlen",["file:///home/cjy/OoO_CPU/npc/vsrc/CPU/define/interface.sv",[[34,4],[34,34]]],["file:///home/cjy/OoO_CPU/npc/vsrc/CPU/define/interface.sv",[[34,29],[34,34]]],["axi4_if"],["variable","logic"]],["arsize",["file:///home/cjy/OoO_CPU/npc/vsrc/CPU/define/interface.sv",[[35,4],[35,35]]],["file:///home/cjy/OoO_CPU/npc/vsrc/CPU/define/interface.sv",[[35,29],[35,35]]],["axi4_if"],["variable","logic"]],["arburst",["file:///home/cjy/OoO_CPU/npc/vsrc/CPU/define/interface.sv",[[36,4],[36,36]]],["file:///home/cjy/OoO_CPU/npc/vsrc/CPU/define/interface.sv",[[36,29],[36,36]]],["axi4_if"],["variable","logic"]],["arvalid",["file:///home/cjy/OoO_CPU/npc/vsrc/CPU/define/interface.sv",[[37,4],[37,36]]],["file:///home/cjy/OoO_CPU/npc/vsrc/CPU/define/interface.sv",[[37,29],[37,36]]],["axi4_if"],["variable","logic"]],["arready",["file:///home/cjy/OoO_CPU/npc/vsrc/CPU/define/interface.sv",[[38,4],[38,36]]],["file:///home/cjy/OoO_CPU/npc/vsrc/CPU/define/interface.sv",[[38,29],[38,36]]],["axi4_if"],["variable","logic"]],["rid",["file:///home/cjy/OoO_CPU/npc/vsrc/CPU/define/interface.sv",[[41,4],[41,32]]],["file:///home/cjy/OoO_CPU/npc/vsrc/CPU/define/interface.sv",[[41,29],[41,32]]],["axi4_if"],["variable","logic"]],["rdata",["file:///home/cjy/OoO_CPU/npc/vsrc/CPU/define/interface.sv",[[42,4],[42,34]]],["file:///home/cjy/OoO_CPU/npc/vsrc/CPU/define/interface.sv",[[42,29],[42,34]]],["axi4_if"],["variable","logic"]],["rresp",["file:///home/cjy/OoO_CPU/npc/vsrc/CPU/define/interface.sv",[[43,4],[43,34]]],["file:///home/cjy/OoO_CPU/npc/vsrc/CPU/define/interface.sv",[[43,29],[43,34]]],["axi4_if"],["variable","logic"]],["rlast",["file:///home/cjy/OoO_CPU/npc/vsrc/CPU/define/interface.sv",[[44,4],[44,34]]],["file:///home/cjy/OoO_CPU/npc/vsrc/CPU/define/interface.sv",[[44,29],[44,34]]],["axi4_if"],["variable","logic"]],["rvalid",["file:///home/cjy/OoO_CPU/npc/vsrc/CPU/define/interface.sv",[[45,4],[45,35]]],["file:///home/cjy/OoO_CPU/npc/vsrc/CPU/define/interface.sv",[[45,29],[45,35]]],["axi4_if"],["variable","logic"]],["rready",["file:///home/cjy/OoO_CPU/npc/vsrc/CPU/define/interface.sv",[[46,4],[46,35]]],["file:///home/cjy/OoO_CPU/npc/vsrc/CPU/define/interface.sv",[[46,29],[46,35]]],["axi4_if"],["variable","logic"]]],[],[[[["master",["file:///home/cjy/OoO_CPU/npc/vsrc/CPU/define/interface.sv",[[49,12],[75,5]]],["file:///home/cjy/OoO_CPU/npc/vsrc/CPU/define/interface.sv",[[49,12],[49,18]]],["axi4_if"],["modport"]],["file:///home/cjy/OoO_CPU/npc/vsrc/CPU/define/interface.sv",[75,4]]],[[["awid",["file:///home/cjy/OoO_CPU/npc/vsrc/CPU/define/interface.sv",[[52,8],[52,19]]],["file:///home/cjy/OoO_CPU/npc/vsrc/CPU/define/interface.sv",[[52,15],[52,19]]],["axi4_if","master"],["port","output"]],["awaddr",["file:///home/cjy/OoO_CPU/npc/vsrc/CPU/define/interface.sv",[[52,21],[52,27]]],["file:///home/cjy/OoO_CPU/npc/vsrc/CPU/define/interface.sv",[[52,21],[52,27]]],["axi4_if","master"],["port","awid"]],["awlen",["file:///home/cjy/OoO_CPU/npc/vsrc/CPU/define/interface.sv",[[52,29],[52,34]]],["file:///home/cjy/OoO_CPU/npc/vsrc/CPU/define/interface.sv",[[52,29],[52,34]]],["axi4_if","master"],["port","awaddr"]],["awsize",["file:///home/cjy/OoO_CPU/npc/vsrc/CPU/define/interface.sv",[[52,36],[52,42]]],["file:///home/cjy/OoO_CPU/npc/vsrc/CPU/define/interface.sv",[[52,36],[52,42]]],["axi4_if","master"],["port","awlen"]],["awburst",["file:///home/cjy/OoO_CPU/npc/vsrc/CPU/define/interface.sv",[[52,44],[52,51]]],["file:///home/cjy/OoO_CPU/npc/vsrc/CPU/define/interface.sv",[[52,44],[52,51]]],["axi4_if","master"],["port","awsize"]],["awvalid",["file:///home/cjy/OoO_CPU/npc/vsrc/CPU/define/interface.sv",[[53,8],[53,22]]],["file:///home/cjy/OoO_CPU/npc/vsrc/CPU/define/interface.sv",[[53,15],[53,22]]],["axi4_if","master"],["port","output"]],["awready",["file:///home/cjy/OoO_CPU/npc/vsrc/CPU/define/interface.sv",[[54,8],[54,22]]],["file:///home/cjy/OoO_CPU/npc/vsrc/CPU/define/interface.sv",[[54,15],[54,22]]],["axi4_if","master"],["port","input"]],["wdata",["file:///home/cjy/OoO_CPU/npc/vsrc/CPU/define/interface.sv",[[57,8],[57,20]]],["file:///home/cjy/OoO_CPU/npc/vsrc/CPU/define/interface.sv",[[57,15],[57,20]]],["axi4_if","master"],["port","output"]],["wstrb",["file:///home/cjy/OoO_CPU/npc/vsrc/CPU/define/interface.sv",[[57,22],[57,27]]],["file:///home/cjy/OoO_CPU/npc/vsrc/CPU/define/interface.sv",[[57,22],[57,27]]],["axi4_if","master"],["port","wdata"]],["wlast",["file:///home/cjy/OoO_CPU/npc/vsrc/CPU/define/interface.sv",[[57,29],[57,34]]],["file:///home/cjy/OoO_CPU/npc/vsrc/CPU/define/interface.sv",[[57,29],[57,34]]],["axi4_if","master"],["port","wstrb"]],["wvalid",["file:///home/cjy/OoO_CPU/npc/vsrc/CPU/define/interface.sv",[[58,8],[58,21]]],["file:///home/cjy/OoO_CPU/npc/vsrc/CPU/define/interface.sv",[[58,15],[58,21]]],["axi4_if","master"],["port","output"]],["wready",["file:///home/cjy/OoO_CPU/npc/vsrc/CPU/define/interface.sv",[[59,8],[59,21]]],["file:///home/cjy/OoO_CPU/npc/vsrc/CPU/define/interface.sv",[[59,15],[59,21]]],["axi4_if","master"],["port","input"]],["bid",["file:///home/cjy/OoO_CPU/npc/vsrc/CPU/define/interface.sv",[[62,8],[62,18]]],["file:///home/cjy/OoO_CPU/npc/vsrc/CPU/define/interface.sv",[[62,15],[62,18]]],["axi4_if","master"],["port","input"]],["bresp",["file:///home/cjy/OoO_CPU/npc/vsrc/CPU/define/interface.sv",[[62,20],[62,25]]],["file:///home/cjy/OoO_CPU/npc/vsrc/CPU/define/interface.sv",[[62,20],[62,25]]],["axi4_if","master"],["port","bid"]],["bvalid",["file:///home/cjy/OoO_CPU/npc/vsrc/CPU/define/interface.sv",[[63,8],[63,21]]],["file:///home/cjy/OoO_CPU/npc/vsrc/CPU/define/interface.sv",[[63,15],[63,21]]],["axi4_if","master"],["port","input"]],["bready",["file:///home/cjy/OoO_CPU/npc/vsrc/CPU/define/interface.sv",[[64,8],[64,21]]],["file:///home/cjy/OoO_CPU/npc/vsrc/CPU/define/interface.sv",[[64,15],[64,21]]],["axi4_if","master"],["port","output"]],["arid",["file:///home/cjy/OoO_CPU/npc/vsrc/CPU/define/interface.sv",[[67,8],[67,19]]],["file:///home/cjy/OoO_CPU/npc/vsrc/CPU/define/interface.sv",[[67,15],[67,19]]],["axi4_if","master"],["port","output"]],["araddr",["file:///home/cjy/OoO_CPU/npc/vsrc/CPU/define/interface.sv",[[67,21],[67,27]]],["file:///home/cjy/OoO_CPU/npc/vsrc/CPU/define/interface.sv",[[67,21],[67,27]]],["axi4_if","master"],["port","arid"]],["arlen",["file:///home/cjy/OoO_CPU/npc/vsrc/CPU/define/interface.sv",[[67,29],[67,34]]],["file:///home/cjy/OoO_CPU/npc/vsrc/CPU/define/interface.sv",[[67,29],[67,34]]],["axi4_if","master"],["port","araddr"]],["arsize",["file:///home/cjy/OoO_CPU/npc/vsrc/CPU/define/interface.sv",[[67,36],[67,42]]],["file:///home/cjy/OoO_CPU/npc/vsrc/CPU/define/interface.sv",[[67,36],[67,42]]],["axi4_if","master"],["port","arlen"]],["arburst",["file:///home/cjy/OoO_CPU/npc/vsrc/CPU/define/interface.sv",[[67,44],[67,51]]],["file:///home/cjy/OoO_CPU/npc/vsrc/CPU/define/interface.sv",[[67,44],[67,51]]],["axi4_if","master"],["port","arsize"]],["arvalid",["file:///home/cjy/OoO_CPU/npc/vsrc/CPU/define/interface.sv",[[68,8],[68,22]]],["file:///home/cjy/OoO_CPU/npc/vsrc/CPU/define/interface.sv",[[68,15],[68,22]]],["axi4_if","master"],["port","output"]],["arready",["file:///home/cjy/OoO_CPU/npc/vsrc/CPU/define/interface.sv",[[69,8],[69,22]]],["file:///home/cjy/OoO_CPU/npc/vsrc/CPU/define/interface.sv",[[69,15],[69,22]]],["axi4_if","master"],["port","input"]],["rid",["file:///home/cjy/OoO_CPU/npc/vsrc/CPU/define/interface.sv",[[72,8],[72,18]]],["file:///home/cjy/OoO_CPU/npc/vsrc/CPU/define/interface.sv",[[72,15],[72,18]]],["axi4_if","master"],["port","input"]],["rdata",["file:///home/cjy/OoO_CPU/npc/vsrc/CPU/define/interface.sv",[[72,20],[72,25]]],["file:///home/cjy/OoO_CPU/npc/vsrc/CPU/define/interface.sv",[[72,20],[72,25]]],["axi4_if","master"],["port","rid"]],["rresp",["file:///home/cjy/OoO_CPU/npc/vsrc/CPU/define/interface.sv",[[72,27],[72,32]]],["file:///home/cjy/OoO_CPU/npc/vsrc/CPU/define/interface.sv",[[72,27],[72,32]]],["axi4_if","master"],["port","rdata"]],["rlast",["file:///home/cjy/OoO_CPU/npc/vsrc/CPU/define/interface.sv",[[72,34],[72,39]]],["file:///home/cjy/OoO_CPU/npc/vsrc/CPU/define/interface.sv",[[72,34],[72,39]]],["axi4_if","master"],["port","rresp"]],["rvalid",["file:///home/cjy/OoO_CPU/npc/vsrc/CPU/define/interface.sv",[[73,8],[73,21]]],["file:///home/cjy/OoO_CPU/npc/vsrc/CPU/define/interface.sv",[[73,15],[73,21]]],["axi4_if","master"],["port","input"]],["rready",["file:///home/cjy/OoO_CPU/npc/vsrc/CPU/define/interface.sv",[[74,8],[74,21]]],["file:///home/cjy/OoO_CPU/npc/vsrc/CPU/define/interface.sv",[[74,15],[74,21]]],["axi4_if","master"],["port","output"]]]]],[[["slave",["file:///home/cjy/OoO_CPU/npc/vsrc/CPU/define/interface.sv",[[78,12],[103,5]]],["file:///home/cjy/OoO_CPU/npc/vsrc/CPU/define/interface.sv",[[78,12],[78,17]]],["axi4_if"],["modport"]],["file:///home/cjy/OoO_CPU/npc/vsrc/CPU/define/interface.sv",[103,4]]],[[["awid",["file:///home/cjy/OoO_CPU/npc/vsrc/CPU/define/interface.sv",[[80,8],[80,19]]],["file:///home/cjy/OoO_CPU/npc/vsrc/CPU/define/interface.sv",[[80,15],[80,19]]],["axi4_if","slave"],["port","input"]],["awaddr",["file:///home/cjy/OoO_CPU/npc/vsrc/CPU/define/interface.sv",[[80,21],[80,27]]],["file:///home/cjy/OoO_CPU/npc/vsrc/CPU/define/interface.sv",[[80,21],[80,27]]],["axi4_if","slave"],["port","awid"]],["awlen",["file:///home/cjy/OoO_CPU/npc/vsrc/CPU/define/interface.sv",[[80,29],[80,34]]],["file:///home/cjy/OoO_CPU/npc/vsrc/CPU/define/interface.sv",[[80,29],[80,34]]],["axi4_if","slave"],["port","awaddr"]],["awsize",["file:///home/cjy/OoO_CPU/npc/vsrc/CPU/define/interface.sv",[[80,36],[80,42]]],["file:///home/cjy/OoO_CPU/npc/vsrc/CPU/define/interface.sv",[[80,36],[80,42]]],["axi4_if","slave"],["port","awlen"]],["awburst",["file:///home/cjy/OoO_CPU/npc/vsrc/CPU/define/interface.sv",[[80,44],[80,51]]],["file:///home/cjy/OoO_CPU/npc/vsrc/CPU/define/interface.sv",[[80,44],[80,51]]],["axi4_if","slave"],["port","awsize"]],["awvalid",["file:///home/cjy/OoO_CPU/npc/vsrc/CPU/define/interface.sv",[[81,8],[81,22]]],["file:///home/cjy/OoO_CPU/npc/vsrc/CPU/define/interface.sv",[[81,15],[81,22]]],["axi4_if","slave"],["port","input"]],["awready",["file:///home/cjy/OoO_CPU/npc/vsrc/CPU/define/interface.sv",[[82,8],[82,22]]],["file:///home/cjy/OoO_CPU/npc/vsrc/CPU/define/interface.sv",[[82,15],[82,22]]],["axi4_if","slave"],["port","output"]],["wdata",["file:///home/cjy/OoO_CPU/npc/vsrc/CPU/define/interface.sv",[[85,8],[85,20]]],["file:///home/cjy/OoO_CPU/npc/vsrc/CPU/define/interface.sv",[[85,15],[85,20]]],["axi4_if","slave"],["port","input"]],["wstrb",["file:///home/cjy/OoO_CPU/npc/vsrc/CPU/define/interface.sv",[[85,22],[85,27]]],["file:///home/cjy/OoO_CPU/npc/vsrc/CPU/define/interface.sv",[[85,22],[85,27]]],["axi4_if","slave"],["port","wdata"]],["wlast",["file:///home/cjy/OoO_CPU/npc/vsrc/CPU/define/interface.sv",[[85,29],[85,34]]],["file:///home/cjy/OoO_CPU/npc/vsrc/CPU/define/interface.sv",[[85,29],[85,34]]],["axi4_if","slave"],["port","wstrb"]],["wvalid",["file:///home/cjy/OoO_CPU/npc/vsrc/CPU/define/interface.sv",[[86,8],[86,21]]],["file:///home/cjy/OoO_CPU/npc/vsrc/CPU/define/interface.sv",[[86,15],[86,21]]],["axi4_if","slave"],["port","input"]],["wready",["file:///home/cjy/OoO_CPU/npc/vsrc/CPU/define/interface.sv",[[87,8],[87,21]]],["file:///home/cjy/OoO_CPU/npc/vsrc/CPU/define/interface.sv",[[87,15],[87,21]]],["axi4_if","slave"],["port","output"]],["bid",["file:///home/cjy/OoO_CPU/npc/vsrc/CPU/define/interface.sv",[[90,8],[90,18]]],["file:///home/cjy/OoO_CPU/npc/vsrc/CPU/define/interface.sv",[[90,15],[90,18]]],["axi4_if","slave"],["port","output"]],["bresp",["file:///home/cjy/OoO_CPU/npc/vsrc/CPU/define/interface.sv",[[90,20],[90,25]]],["file:///home/cjy/OoO_CPU/npc/vsrc/CPU/define/interface.sv",[[90,20],[90,25]]],["axi4_if","slave"],["port","bid"]],["bvalid",["file:///home/cjy/OoO_CPU/npc/vsrc/CPU/define/interface.sv",[[91,8],[91,21]]],["file:///home/cjy/OoO_CPU/npc/vsrc/CPU/define/interface.sv",[[91,15],[91,21]]],["axi4_if","slave"],["port","output"]],["bready",["file:///home/cjy/OoO_CPU/npc/vsrc/CPU/define/interface.sv",[[92,8],[92,21]]],["file:///home/cjy/OoO_CPU/npc/vsrc/CPU/define/interface.sv",[[92,15],[92,21]]],["axi4_if","slave"],["port","input"]],["arid",["file:///home/cjy/OoO_CPU/npc/vsrc/CPU/define/interface.sv",[[95,8],[95,19]]],["file:///home/cjy/OoO_CPU/npc/vsrc/CPU/define/interface.sv",[[95,15],[95,19]]],["axi4_if","slave"],["port","input"]],["araddr",["file:///home/cjy/OoO_CPU/npc/vsrc/CPU/define/interface.sv",[[95,21],[95,27]]],["file:///home/cjy/OoO_CPU/npc/vsrc/CPU/define/interface.sv",[[95,21],[95,27]]],["axi4_if","slave"],["port","arid"]],["arlen",["file:///home/cjy/OoO_CPU/npc/vsrc/CPU/define/interface.sv",[[95,29],[95,34]]],["file:///home/cjy/OoO_CPU/npc/vsrc/CPU/define/interface.sv",[[95,29],[95,34]]],["axi4_if","slave"],["port","araddr"]],["arsize",["file:///home/cjy/OoO_CPU/npc/vsrc/CPU/define/interface.sv",[[95,36],[95,42]]],["file:///home/cjy/OoO_CPU/npc/vsrc/CPU/define/interface.sv",[[95,36],[95,42]]],["axi4_if","slave"],["port","arlen"]],["arburst",["file:///home/cjy/OoO_CPU/npc/vsrc/CPU/define/interface.sv",[[95,44],[95,51]]],["file:///home/cjy/OoO_CPU/npc/vsrc/CPU/define/interface.sv",[[95,44],[95,51]]],["axi4_if","slave"],["port","arsize"]],["arvalid",["file:///home/cjy/OoO_CPU/npc/vsrc/CPU/define/interface.sv",[[96,8],[96,22]]],["file:///home/cjy/OoO_CPU/npc/vsrc/CPU/define/interface.sv",[[96,15],[96,22]]],["axi4_if","slave"],["port","input"]],["arready",["file:///home/cjy/OoO_CPU/npc/vsrc/CPU/define/interface.sv",[[97,8],[97,22]]],["file:///home/cjy/OoO_CPU/npc/vsrc/CPU/define/interface.sv",[[97,15],[97,22]]],["axi4_if","slave"],["port","output"]],["rid",["file:///home/cjy/OoO_CPU/npc/vsrc/CPU/define/interface.sv",[[100,8],[100,18]]],["file:///home/cjy/OoO_CPU/npc/vsrc/CPU/define/interface.sv",[[100,15],[100,18]]],["axi4_if","slave"],["port","output"]],["rdata",["file:///home/cjy/OoO_CPU/npc/vsrc/CPU/define/interface.sv",[[100,20],[100,25]]],["file:///home/cjy/OoO_CPU/npc/vsrc/CPU/define/interface.sv",[[100,20],[100,25]]],["axi4_if","slave"],["port","rid"]],["rresp",["file:///home/cjy/OoO_CPU/npc/vsrc/CPU/define/interface.sv",[[100,27],[100,32]]],["file:///home/cjy/OoO_CPU/npc/vsrc/CPU/define/interface.sv",[[100,27],[100,32]]],["axi4_if","slave"],["port","rdata"]],["rlast",["file:///home/cjy/OoO_CPU/npc/vsrc/CPU/define/interface.sv",[[100,34],[100,39]]],["file:///home/cjy/OoO_CPU/npc/vsrc/CPU/define/interface.sv",[[100,34],[100,39]]],["axi4_if","slave"],["port","rresp"]],["rvalid",["file:///home/cjy/OoO_CPU/npc/vsrc/CPU/define/interface.sv",[[101,8],[101,21]]],["file:///home/cjy/OoO_CPU/npc/vsrc/CPU/define/interface.sv",[[101,15],[101,21]]],["axi4_if","slave"],["port","output"]],["rready",["file:///home/cjy/OoO_CPU/npc/vsrc/CPU/define/interface.sv",[[102,8],[102,21]]],["file:///home/cjy/OoO_CPU/npc/vsrc/CPU/define/interface.sv",[[102,15],[102,21]]],["axi4_if","slave"],["port","input"]]]]]]]],[[["sRAT_if",["file:///home/cjy/OoO_CPU/npc/vsrc/CPU/define/interface.sv",[[110,0],[110,20]]],["file:///home/cjy/OoO_CPU/npc/vsrc/CPU/define/interface.sv",[[110,10],[110,17]]],[],["interface"]],["file:///home/cjy/OoO_CPU/npc/vsrc/CPU/define/interface.sv",[4,18]]],[[["w_en",["file:///home/cjy/OoO_CPU/npc/vsrc/CPU/define/interface.sv",[[111,4],[111,14]]],["file:///home/cjy/OoO_CPU/npc/vsrc/CPU/define/interface.sv",[[111,10],[111,14]]],["sRAT_if"],["variable","logic"]],["arch_reg",["file:///home/cjy/OoO_CPU/npc/vsrc/CPU/define/interface.sv",[[112,4],[112,23]]],["file:///home/cjy/OoO_CPU/npc/vsrc/CPU/define/interface.sv",[[112,15],[112,23]]],["sRAT_if"],["variable","logic"]],["phy_reg",["file:///home/cjy/OoO_CPU/npc/vsrc/CPU/define/interface.sv",[[113,4],[113,22]]],["file:///home/cjy/OoO_CPU/npc/vsrc/CPU/define/interface.sv",[[113,15],[113,22]]],["sRAT_if"],["variable","logic"]]],[],[[[["wr_ch",["file:///home/cjy/OoO_CPU/npc/vsrc/CPU/define/interface.sv",[[115,12],[119,5]]],["file:///home/cjy/OoO_CPU/npc/vsrc/CPU/define/interface.sv",[[115,12],[115,17]]],["sRAT_if"],["modport"]],["file:///home/cjy/OoO_CPU/npc/vsrc/CPU/define/interface.sv",[119,4]]],[[["w_en",["file:///home/cjy/OoO_CPU/npc/vsrc/CPU/define/interface.sv",[[116,8],[116,19]]],["file:///home/cjy/OoO_CPU/npc/vsrc/CPU/define/interface.sv",[[116,15],[116,19]]],["sRAT_if","wr_ch"],["port","input"]],["arch_reg",["file:///home/cjy/OoO_CPU/npc/vsrc/CPU/define/interface.sv",[[117,8],[117,23]]],["file:///home/cjy/OoO_CPU/npc/vsrc/CPU/define/interface.sv",[[117,15],[117,23]]],["sRAT_if","wr_ch"],["port","input"]],["phy_reg",["file:///home/cjy/OoO_CPU/npc/vsrc/CPU/define/interface.sv",[[118,8],[118,22]]],["file:///home/cjy/OoO_CPU/npc/vsrc/CPU/define/interface.sv",[[118,15],[118,22]]],["sRAT_if","wr_ch"],["port","input"]]]]],[[["re_ch",["file:///home/cjy/OoO_CPU/npc/vsrc/CPU/define/interface.sv",[[120,12],[123,5]]],["file:///home/cjy/OoO_CPU/npc/vsrc/CPU/define/interface.sv",[[120,12],[120,17]]],["sRAT_if"],["modport"]],["file:///home/cjy/OoO_CPU/npc/vsrc/CPU/define/interface.sv",[123,4]]],[[["arch_reg",["file:///home/cjy/OoO_CPU/npc/vsrc/CPU/define/interface.sv",[[121,8],[121,23]]],["file:///home/cjy/OoO_CPU/npc/vsrc/CPU/define/interface.sv",[[121,15],[121,23]]],["sRAT_if","re_ch"],["port","input"]],["phy_reg",["file:///home/cjy/OoO_CPU/npc/vsrc/CPU/define/interface.sv",[[122,8],[122,22]]],["file:///home/cjy/OoO_CPU/npc/vsrc/CPU/define/interface.sv",[[122,15],[122,22]]],["sRAT_if","re_ch"],["port","output"]]]]]]]],[[["ysyx_24100029_IFU",[[27,0],[72,2]],[[27,7],[27,24]],[],["module"]],[272,0]],[[["ResetValue",[[28,4],[28,39]],[[28,14],[28,24]],["ysyx_24100029_IFU"],["parameter-port","parameter"]],["Issue_Num",[[29,4],[29,28]],[[29,14],[29,23]],["ysyx_24100029_IFU"],["parameter-port","parameter"]],["ADDR_WIDTH",[[30,4],[30,29]],[[30,14],[30,24]],["ysyx_24100029_IFU"],["parameter-port","parameter"]],["clock",[[32,4],[32,22]],[[32,17],[32,22]],["ysyx_24100029_IFU"],["port","input"]],["reset",[[33,4],[33,22]],[[33,17],[33,22]],["ysyx_24100029_IFU"],["port","input"]],["icache_clr",[[34,4],[34,27]],[[34,17],[34,27]],["ysyx_24100029_IFU"],["port","input"]],["inst1_o",[[36,4],[36,35]],[[36,28],[36,35]],["ysyx_24100029_IFU"],["port","output"]],["inst2_o",[[37,4],[37,35]],[[37,28],[37,35]],["ysyx_24100029_IFU"],["port","output"]],["inst3_o",[[38,4],[38,35]],[[38,28],[38,35]],["ysyx_24100029_IFU"],["port","output"]],["inst4_o",[[39,4],[39,35]],[[39,28],[39,35]],["ysyx_24100029_IFU"],["port","output"]],["pc1_o",[[40,4],[40,33]],[[40,28],[40,33]],["ysyx_24100029_IFU"],["port","output"]],["pc2_o",[[41,4],[41,33]],[[41,28],[41,33]],["ysyx_24100029_IFU"],["port","output"]],["pc3_o",[[42,4],[42,33]],[[42,28],[42,33]],["ysyx_24100029_IFU"],["port","output"]],["pc4_o",[[43,4],[43,33]],[[43,28],[43,33]],["ysyx_24100029_IFU"],["port","output"]],["pred_res1_o",[[44,4],[44,39]],[[44,28],[44,39]],["ysyx_24100029_IFU"],["port","output"]],["pred_res2_o",[[45,4],[45,39]],[[45,28],[45,39]],["ysyx_24100029_IFU"],["port","output"]],["pred_res3_o",[[46,4],[46,39]],[[46,28],[46,39]],["ysyx_24100029_IFU"],["port","output"]],["pred_res4_o",[[47,4],[47,39]],[[47,28],[47,39]],["ysyx_24100029_IFU"],["port","output"]],["valid",[[48,4],[48,33]],[[48,28],[48,33]],["ysyx_24100029_IFU"],["port","output"]],["ready",[[49,4],[49,33]],[[49,28],[49,33]],["ysyx_24100029_IFU"],["port","input"]],["ifu_axi",[[52,4],[52,26]],[[52,19],[52,26]],["ysyx_24100029_IFU"],["port","axi4_if.master"]],["req",[[62,4],[62,21]],[[62,18],[62,21]],["ysyx_24100029_IFU"],["port","output"]],["br_ready",[[64,4],[64,25]],[[64,17],[64,25]],["ysyx_24100029_IFU"],["port","output"]],["br_valid",[[65,4],[65,25]],[[65,17],[65,25]],["ysyx_24100029_IFU"],["port","input"]],["br_error",[[67,4],[67,25]],[[67,17],[67,25]],["ysyx_24100029_IFU"],["port","input"]],["br_is_taken",[[68,4],[68,28]],[[68,17],[68,28]],["ysyx_24100029_IFU"],["port","input"]],["br_pc",[[69,4],[69,22]],[[69,17],[69,22]],["ysyx_24100029_IFU"],["port","input"]],["br_pc_type",[[70,4],[70,27]],[[70,17],[70,27]],["ysyx_24100029_IFU"],["port","input"]],["br_npc",[[71,4],[71,23]],[[71,17],[71,23]],["ysyx_24100029_IFU"],["port","input"]],["FETCH_NUM",[[74,2],[74,35]],[[74,13],[74,22]],["ysyx_24100029_IFU"],["localparam"]],["IDLE",[[75,2],[75,25]],[[75,13],[75,17]],["ysyx_24100029_IFU"],["localparam"]],["WORK",[[76,2],[76,25]],[[76,13],[76,17]],["ysyx_24100029_IFU"],["localparam"]],["pc",[[78,2],[78,29]],[[78,27],[78,29]],["ysyx_24100029_IFU"],["variable","logic"]],["pc_i",[[79,2],[79,59]],[[79,27],[79,31]],["ysyx_24100029_IFU"],["variable","logic"]],["inst_i",[[80,2],[80,59]],[[80,27],[80,33]],["ysyx_24100029_IFU"],["variable","logic"]],["pred_res_i",[[81,2],[81,37]],[[81,27],[81,37]],["ysyx_24100029_IFU"],["variable","logic"]],["inst_wen",[[82,2],[82,35]],[[82,27],[82,35]],["ysyx_24100029_IFU"],["variable","logic"]],["inst_wen_count",[[83,2],[83,50]],[[83,36],[83,50]],["ysyx_24100029_IFU"],["variable","logic"]],["icache_addr",[[85,2],[85,38]],[[85,27],[85,38]],["ysyx_24100029_IFU"],["variable","logic"]],["icache_arvalid",[[86,2],[86,41]],[[86,27],[86,41]],["ysyx_24100029_IFU"],["variable","logic"]],["icache_arready",[[87,2],[87,41]],[[87,27],[87,41]],["ysyx_24100029_IFU"],["variable","logic"]],["icache_rready",[[88,2],[88,40]],[[88,27],[88,40]],["ysyx_24100029_IFU"],["variable","logic"]],["icache_inst",[[89,2],[89,38]],[[89,27],[89,38]],["ysyx_24100029_IFU"],["variable","logic"]],["icache_rvalid",[[90,2],[90,40]],[[90,27],[90,40]],["ysyx_24100029_IFU"],["variable","logic"]],["pc_update",[[92,2],[92,36]],[[92,27],[92,36]],["ysyx_24100029_IFU"],["variable","logic"]],["inst_fetch_count",[[93,2],[93,43]],[[93,27],[93,43]],["ysyx_24100029_IFU"],["variable","logic"]],["inst_buffer_clr",[[94,2],[94,42]],[[94,27],[94,42]],["ysyx_24100029_IFU"],["variable","logic"]],["inst_count",[[95,2],[95,37]],[[95,27],[95,37]],["ysyx_24100029_IFU"],["variable","logic"]],["inst_ren",[[96,2],[96,35]],[[96,27],[96,35]],["ysyx_24100029_IFU"],["variable","logic"]],["npc",[[100,2],[100,30]],[[100,27],[100,30]],["ysyx_24100029_IFU"],["variable","logic"]],["npc_valid",[[101,2],[101,36]],[[101,27],[101,36]],["ysyx_24100029_IFU"],["variable","logic"]],["inst_keilled",[[102,2],[102,39]],[[102,27],[102,39]],["ysyx_24100029_IFU"],["variable","logic"]],["pred_res",[[103,2],[103,35]],[[103,27],[103,35]],["ysyx_24100029_IFU"],["variable","logic"]],["i",[[127,2],[127,10]],[[127,9],[127,10]],["ysyx_24100029_IFU"],["variable","genvar"]],["u_Br_Pred",[[183,2],[202,3]],[[185,4],[185,13]],["ysyx_24100029_IFU"],["instance","Br_Pred"]],["u_Inst_Buffer",[[209,2],[239,3]],[[214,4],[214,17]],["ysyx_24100029_IFU"],["instance","Inst_Buffer"]],["u_ysyx_24100029_icache",[[246,2],[267,3]],[[248,4],[248,26]],["ysyx_24100029_IFU"],["instance","ysyx_24100029_icache"]]]]]],["/home/cjy/OoO_CPU/npc/vsrc/CPU/define/interface.sv"]],null,0]],["/home/cjy/OoO_CPU/npc/vsrc/CPU/Main_Module/ysyx_24100029_LSU.sv",[[[[[["ysyx_24100029_LSU",[[4,0],[80,2]],[[4,7],[4,24]],[],["module"]],[370,67]],[[["clock",[[5,4],[5,45]],[[5,40],[5,45]],["ysyx_24100029_LSU"],["port","input"]],["reset",[[6,4],[6,45]],[[6,40],[6,45]],["ysyx_24100029_LSU"],["port","input"]],["mem_ren",[[8,4],[8,47]],[[8,40],[8,47]],["ysyx_24100029_LSU"],["port","input"]],["mem_wen",[[9,4],[9,47]],[[9,40],[9,47]],["ysyx_24100029_LSU"],["port","input"]],["R_wen",[[10,4],[10,45]],[[10,40],[10,45]],["ysyx_24100029_LSU"],["port","input"]],["csr_wen",[[11,4],[11,47]],[[11,40],[11,47]],["ysyx_24100029_LSU"],["port","input"]],["Ex_result",[[12,4],[12,49]],[[12,40],[12,49]],["ysyx_24100029_LSU"],["port","input"]],["rd",[[13,4],[13,42]],[[13,40],[13,42]],["ysyx_24100029_LSU"],["port","input"]],["funct3",[[14,4],[14,46]],[[14,40],[14,46]],["ysyx_24100029_LSU"],["port","input"]],["rs2_value",[[15,4],[15,49]],[[15,40],[15,49]],["ysyx_24100029_LSU"],["port","input"]],["jump_flag",[[16,4],[16,49]],[[16,40],[16,49]],["ysyx_24100029_LSU"],["port","input"]],["rd_value",[[17,4],[17,48]],[[17,40],[17,48]],["ysyx_24100029_LSU"],["port","input"]],["rd_value_next",[[19,4],[19,53]],[[19,40],[19,53]],["ysyx_24100029_LSU"],["port","output"]],["R_wen_next",[[20,4],[20,50]],[[20,40],[20,50]],["ysyx_24100029_LSU"],["port","output"]],["LSU_Rdata",[[21,4],[21,49]],[[21,40],[21,49]],["ysyx_24100029_LSU"],["port","reg"]],["csr_wen_next",[[22,4],[22,52]],[[22,40],[22,52]],["ysyx_24100029_LSU"],["port","output"]],["Ex_result_next",[[23,4],[23,54]],[[23,40],[23,54]],["ysyx_24100029_LSU"],["port","output"]],["rd_next",[[24,4],[24,47]],[[24,40],[24,47]],["ysyx_24100029_LSU"],["port","output"]],["mem_ren_next",[[25,4],[25,52]],[[25,40],[25,52]],["ysyx_24100029_LSU"],["port","output"]],["jump_flag_next",[[26,4],[26,54]],[[26,40],[26,54]],["ysyx_24100029_LSU"],["port","output"]],["awready",[[28,4],[28,47]],[[28,40],[28,47]],["ysyx_24100029_LSU"],["port","input"]],["awvalid",[[29,4],[29,47]],[[29,40],[29,47]],["ysyx_24100029_LSU"],["port","output"]],["awaddr",[[30,4],[30,46]],[[30,40],[30,46]],["ysyx_24100029_LSU"],["port","output"]],["awid",[[31,4],[31,44]],[[31,40],[31,44]],["ysyx_24100029_LSU"],["port","output"]],["awlen",[[32,4],[32,45]],[[32,40],[32,45]],["ysyx_24100029_LSU"],["port","output"]],["awsize",[[33,4],[33,46]],[[33,40],[33,46]],["ysyx_24100029_LSU"],["port","output"]],["awburst",[[34,4],[34,47]],[[34,40],[34,47]],["ysyx_24100029_LSU"],["port","output"]],["wready",[[36,4],[36,46]],[[36,40],[36,46]],["ysyx_24100029_LSU"],["port","input"]],["wvalid",[[37,4],[37,46]],[[37,40],[37,46]],["ysyx_24100029_LSU"],["port","output"]],["wdata",[[38,4],[38,45]],[[38,40],[38,45]],["ysyx_24100029_LSU"],["port","output"]],["wstrb",[[39,4],[39,45]],[[39,40],[39,45]],["ysyx_24100029_LSU"],["port","output"]],["wlast",[[40,4],[40,45]],[[40,40],[40,45]],["ysyx_24100029_LSU"],["port","output"]],["bready",[[42,4],[42,46]],[[42,40],[42,46]],["ysyx_24100029_LSU"],["port","output"]],["bvalid",[[43,4],[43,46]],[[43,40],[43,46]],["ysyx_24100029_LSU"],["port","input"]],["bresp",[[44,4],[44,45]],[[44,40],[44,45]],["ysyx_24100029_LSU"],["port","input"]],["bid",[[45,4],[45,43]],[[45,40],[45,43]],["ysyx_24100029_LSU"],["port","input"]],["arready",[[47,4],[47,47]],[[47,40],[47,47]],["ysyx_24100029_LSU"],["port","input"]],["arvalid",[[48,4],[48,47]],[[48,40],[48,47]],["ysyx_24100029_LSU"],["port","output"]],["araddr",[[49,4],[49,46]],[[49,40],[49,46]],["ysyx_24100029_LSU"],["port","output"]],["arid",[[50,4],[50,44]],[[50,40],[50,44]],["ysyx_24100029_LSU"],["port","output"]],["arlen",[[51,4],[51,45]],[[51,40],[51,45]],["ysyx_24100029_LSU"],["port","output"]],["arsize",[[52,4],[52,46]],[[52,40],[52,46]],["ysyx_24100029_LSU"],["port","output"]],["arburst",[[53,4],[53,47]],[[53,40],[53,47]],["ysyx_24100029_LSU"],["port","output"]],["rready",[[55,4],[55,46]],[[55,40],[55,46]],["ysyx_24100029_LSU"],["port","output"]],["rvalid",[[56,4],[56,46]],[[56,40],[56,46]],["ysyx_24100029_LSU"],["port","input"]],["rresp",[[57,4],[57,45]],[[57,40],[57,45]],["ysyx_24100029_LSU"],["port","input"]],["rdata",[[58,4],[58,45]],[[58,40],[58,45]],["ysyx_24100029_LSU"],["port","input"]],["rlast",[[59,4],[59,45]],[[59,40],[59,45]],["ysyx_24100029_LSU"],["port","input"]],["rid",[[60,4],[60,43]],[[60,40],[60,43]],["ysyx_24100029_LSU"],["port","input"]],["req",[[62,4],[62,43]],[[62,40],[62,43]],["ysyx_24100029_LSU"],["port","reg"]],["valid_last",[[73,4],[73,50]],[[73,40],[73,50]],["ysyx_24100029_LSU"],["port","input"]],["ready_last",[[74,4],[74,50]],[[74,40],[74,50]],["ysyx_24100029_LSU"],["port","reg"]],["ready_next",[[76,4],[76,50]],[[76,40],[76,50]],["ysyx_24100029_LSU"],["port","input"]],["valid_next",[[77,4],[77,50]],[[77,40],[77,50]],["ysyx_24100029_LSU"],["port","reg"]],["rdata_8i",[[89,4],[89,48]],[[89,40],[89,48]],["ysyx_24100029_LSU"],["variable","wire"]],["rdata_16i",[[90,4],[90,49]],[[90,40],[90,49]],["ysyx_24100029_LSU"],["variable","wire"]],["rdata_8u",[[91,4],[91,48]],[[91,40],[91,48]],["ysyx_24100029_LSU"],["variable","wire"]],["rdata_16u",[[92,4],[92,49]],[[92,40],[92,49]],["ysyx_24100029_LSU"],["variable","wire"]],["rdata_b_choice",[[94,4],[94,54]],[[94,40],[94,54]],["ysyx_24100029_LSU"],["variable","wire"]],["rdata_ex",[[96,4],[96,48]],[[96,40],[96,48]],["ysyx_24100029_LSU"],["variable","reg"]],["mem_ren_reg",[[97,4],[97,51]],[[97,40],[97,51]],["ysyx_24100029_LSU"],["variable","reg"]],["mem_wen_reg",[[98,4],[98,51]],[[98,40],[98,51]],["ysyx_24100029_LSU"],["variable","reg"]],["R_wen_reg",[[99,4],[99,49]],[[99,40],[99,49]],["ysyx_24100029_LSU"],["variable","reg"]],["csr_wen_reg",[[100,4],[100,51]],[[100,40],[100,51]],["ysyx_24100029_LSU"],["variable","reg"]],["Ex_result_reg",[[101,4],[101,53]],[[101,40],[101,53]],["ysyx_24100029_LSU"],["variable","reg"]],["rd_value_reg",[[102,4],[102,52]],[[102,40],[102,52]],["ysyx_24100029_LSU"],["variable","reg"]],["rd_reg",[[103,4],[103,46]],[[103,40],[103,46]],["ysyx_24100029_LSU"],["variable","reg"]],["funct3_reg",[[104,4],[104,50]],[[104,40],[104,50]],["ysyx_24100029_LSU"],["variable","reg"]],["rs2_value_reg",[[105,4],[105,53]],[[105,40],[105,53]],["ysyx_24100029_LSU"],["variable","reg"]],["jump_flag_reg",[[106,4],[106,53]],[[106,40],[106,53]],["ysyx_24100029_LSU"],["variable","reg"]],["valid_last_reg",[[107,4],[107,54]],[[107,40],[107,54]],["ysyx_24100029_LSU"],["variable","reg"]],["sext_i8",[[350,0],[357,1]],[[353,2],[353,9]],["ysyx_24100029_LSU"],["instance","ysyx_24100029_sext"]],["sext_i16",[[359,0],[366,1]],[[362,2],[362,10]],["ysyx_24100029_LSU"],["instance","ysyx_24100029_sext"]]]]]]],null,0]],["/home/cjy/OoO_CPU/npc/vsrc/CPU/Main_Module/ysyx_24100029_WBU.sv",[[[[[["ysyx_24100029_WBU",[[3,0],[36,2]],[[3,7],[3,24]],[],["module"]],[57,67]],[[["clock",[[4,4],[4,45]],[[4,40],[4,45]],["ysyx_24100029_WBU"],["port","input"]],["reset",[[5,4],[5,45]],[[5,40],[5,45]],["ysyx_24100029_WBU"],["port","input"]],["MEM_Rdata",[[7,4],[7,49]],[[7,40],[7,49]],["ysyx_24100029_WBU"],["port","input"]],["Ex_result",[[8,4],[8,49]],[[8,40],[8,49]],["ysyx_24100029_WBU"],["port","input"]],["rd_value",[[9,4],[9,48]],[[9,40],[9,48]],["ysyx_24100029_WBU"],["port","input"]],["rd",[[10,4],[10,42]],[[10,40],[10,42]],["ysyx_24100029_WBU"],["port","input"]],["csr_wen",[[11,4],[11,47]],[[11,40],[11,47]],["ysyx_24100029_WBU"],["port","input"]],["R_wen",[[12,4],[12,45]],[[12,40],[12,45]],["ysyx_24100029_WBU"],["port","input"]],["mem_ren",[[13,4],[13,47]],[[13,40],[13,47]],["ysyx_24100029_WBU"],["port","input"]],["jump_flag",[[14,4],[14,49]],[[14,40],[14,49]],["ysyx_24100029_WBU"],["port","input"]],["valid",[[17,4],[17,45]],[[17,40],[17,45]],["ysyx_24100029_WBU"],["port","input"]],["ready",[[18,4],[18,45]],[[18,40],[18,45]],["ysyx_24100029_WBU"],["port","output"]],["valid_next",[[20,4],[20,50]],[[20,40],[20,50]],["ysyx_24100029_WBU"],["port","output"]],["R_wen_next",[[21,4],[21,50]],[[21,40],[21,50]],["ysyx_24100029_WBU"],["port","output"]],["csr_wen_next",[[22,4],[22,52]],[[22,40],[22,52]],["ysyx_24100029_WBU"],["port","output"]],["csrd",[[23,4],[23,44]],[[23,40],[23,44]],["ysyx_24100029_WBU"],["port","output"]],["rd_value_next",[[34,4],[34,53]],[[34,40],[34,53]],["ysyx_24100029_WBU"],["port","output"]],["rd_next",[[35,4],[35,47]],[[35,40],[35,47]],["ysyx_24100029_WBU"],["port","output"]]]]]]],null,0]],["/home/cjy/OoO_CPU/npc/vsrc/CPU/Main_Module/ysyx_24100029.sv",[[[[[["ysyx_24100029",[[5,0],[82,2]],[[5,7],[5,20]],[],["module"]],[1098,0]],[[["ResetValue",[[6,4],[6,81]],[[6,40],[6,50]],["ysyx_24100029"],["parameter-port","parameter"]],["clock",[[9,4],[9,45]],[[9,40],[9,45]],["ysyx_24100029"],["port","input"]],["reset",[[10,4],[10,45]],[[10,40],[10,45]],["ysyx_24100029"],["port","input"]],["io_interrupt",[[11,4],[11,52]],[[11,40],[11,52]],["ysyx_24100029"],["port","input"]],["io_master_awready",[[13,5],[13,61]],[[13,44],[13,61]],["ysyx_24100029"],["port","input"]],["io_master_awvalid",[[14,4],[14,57]],[[14,40],[14,57]],["ysyx_24100029"],["port","output"]],["io_master_awaddr",[[15,4],[15,56]],[[15,40],[15,56]],["ysyx_24100029"],["port","output"]],["io_master_awid",[[16,4],[16,54]],[[16,40],[16,54]],["ysyx_24100029"],["port","output"]],["io_master_awlen",[[17,4],[17,55]],[[17,40],[17,55]],["ysyx_24100029"],["port","output"]],["io_master_awsize",[[18,4],[18,56]],[[18,40],[18,56]],["ysyx_24100029"],["port","output"]],["io_master_awburst",[[19,4],[19,57]],[[19,40],[19,57]],["ysyx_24100029"],["port","output"]],["io_master_wready",[[21,4],[21,56]],[[21,40],[21,56]],["ysyx_24100029"],["port","input"]],["io_master_wvalid",[[22,4],[22,56]],[[22,40],[22,56]],["ysyx_24100029"],["port","output"]],["io_master_wdata",[[23,4],[23,55]],[[23,40],[23,55]],["ysyx_24100029"],["port","output"]],["io_master_wstrb",[[24,4],[24,55]],[[24,40],[24,55]],["ysyx_24100029"],["port","output"]],["io_master_wlast",[[25,4],[25,55]],[[25,40],[25,55]],["ysyx_24100029"],["port","output"]],["io_master_bready",[[27,4],[27,56]],[[27,40],[27,56]],["ysyx_24100029"],["port","output"]],["io_master_bvalid",[[28,4],[28,56]],[[28,40],[28,56]],["ysyx_24100029"],["port","input"]],["io_master_bresp",[[29,4],[29,55]],[[29,40],[29,55]],["ysyx_24100029"],["port","input"]],["io_master_bid",[[30,4],[30,53]],[[30,40],[30,53]],["ysyx_24100029"],["port","input"]],["io_master_arready",[[32,4],[32,57]],[[32,40],[32,57]],["ysyx_24100029"],["port","input"]],["io_master_arvalid",[[33,4],[33,57]],[[33,40],[33,57]],["ysyx_24100029"],["port","output"]],["io_master_araddr",[[34,4],[34,56]],[[34,40],[34,56]],["ysyx_24100029"],["port","output"]],["io_master_arid",[[35,4],[35,54]],[[35,40],[35,54]],["ysyx_24100029"],["port","output"]],["io_master_arlen",[[36,4],[36,55]],[[36,40],[36,55]],["ysyx_24100029"],["port","output"]],["io_master_arsize",[[37,4],[37,56]],[[37,40],[37,56]],["ysyx_24100029"],["port","output"]],["io_master_arburst",[[38,4],[38,57]],[[38,40],[38,57]],["ysyx_24100029"],["port","output"]],["io_master_rready",[[40,4],[40,56]],[[40,40],[40,56]],["ysyx_24100029"],["port","output"]],["io_master_rvalid",[[41,4],[41,56]],[[41,40],[41,56]],["ysyx_24100029"],["port","input"]],["io_master_rresp",[[42,4],[42,55]],[[42,40],[42,55]],["ysyx_24100029"],["port","input"]],["io_master_rdata",[[43,4],[43,55]],[[43,40],[43,55]],["ysyx_24100029"],["port","input"]],["io_master_rlast",[[44,4],[44,55]],[[44,40],[44,55]],["ysyx_24100029"],["port","input"]],["io_master_rid",[[45,4],[45,53]],[[45,40],[45,53]],["ysyx_24100029"],["port","input"]],["io_slave_awready",[[48,4],[48,56]],[[48,40],[48,56]],["ysyx_24100029"],["port","output"]],["io_slave_awvalid",[[49,4],[49,56]],[[49,40],[49,56]],["ysyx_24100029"],["port","input"]],["io_slave_awid",[[50,4],[50,53]],[[50,40],[50,53]],["ysyx_24100029"],["port","input"]],["io_slave_awaddr",[[51,4],[51,55]],[[51,40],[51,55]],["ysyx_24100029"],["port","input"]],["io_slave_awlen",[[52,4],[52,54]],[[52,40],[52,54]],["ysyx_24100029"],["port","input"]],["io_slave_awsize",[[53,4],[53,55]],[[53,40],[53,55]],["ysyx_24100029"],["port","input"]],["io_slave_awburst",[[54,4],[54,56]],[[54,40],[54,56]],["ysyx_24100029"],["port","input"]],["io_slave_wready",[[56,4],[56,55]],[[56,40],[56,55]],["ysyx_24100029"],["port","output"]],["io_slave_wvalid",[[57,4],[57,55]],[[57,40],[57,55]],["ysyx_24100029"],["port","input"]],["io_slave_wdata",[[58,4],[58,54]],[[58,40],[58,54]],["ysyx_24100029"],["port","input"]],["io_slave_wstrb",[[59,4],[59,54]],[[59,40],[59,54]],["ysyx_24100029"],["port","input"]],["io_slave_wlast",[[60,4],[60,54]],[[60,40],[60,54]],["ysyx_24100029"],["port","input"]],["io_slave_bready",[[62,4],[62,55]],[[62,40],[62,55]],["ysyx_24100029"],["port","input"]],["io_slave_bvalid",[[63,4],[63,55]],[[63,40],[63,55]],["ysyx_24100029"],["port","output"]],["io_slave_bid",[[64,4],[64,52]],[[64,40],[64,52]],["ysyx_24100029"],["port","output"]],["io_slave_bresp",[[65,4],[65,54]],[[65,40],[65,54]],["ysyx_24100029"],["port","output"]],["io_slave_arready",[[67,4],[67,56]],[[67,40],[67,56]],["ysyx_24100029"],["port","output"]],["io_slave_arvalid",[[68,4],[68,56]],[[68,40],[68,56]],["ysyx_24100029"],["port","input"]],["io_slave_arid",[[69,4],[69,53]],[[69,40],[69,53]],["ysyx_24100029"],["port","input"]],["io_slave_araddr",[[70,4],[70,55]],[[70,40],[70,55]],["ysyx_24100029"],["port","input"]],["io_slave_arlen",[[71,4],[71,54]],[[71,40],[71,54]],["ysyx_24100029"],["port","input"]],["io_slave_arsize",[[72,4],[72,55]],[[72,40],[72,55]],["ysyx_24100029"],["port","input"]],["io_slave_arburst",[[73,4],[73,56]],[[73,40],[73,56]],["ysyx_24100029"],["port","input"]],["io_slave_rready",[[75,4],[75,55]],[[75,40],[75,55]],["ysyx_24100029"],["port","input"]],["io_slave_rvalid",[[76,4],[76,55]],[[76,40],[76,55]],["ysyx_24100029"],["port","input"]],["io_slave_rid",[[77,4],[77,52]],[[77,40],[77,52]],["ysyx_24100029"],["port","input"]],["io_slave_rdata",[[78,4],[78,54]],[[78,40],[78,54]],["ysyx_24100029"],["port","input"]],["io_slave_rresp",[[79,4],[79,54]],[[79,40],[79,54]],["ysyx_24100029"],["port","input"]],["io_slave_rlast",[[80,4],[80,54]],[[80,40],[80,54]],["ysyx_24100029"],["port","input"]],["IFU_inst",[[84,4],[84,48]],[[84,40],[84,48]],["ysyx_24100029"],["variable","wire"]],["IFU_valid",[[85,4],[85,49]],[[85,40],[85,49]],["ysyx_24100029"],["variable","wire"]],["IFU_req",[[86,4],[86,47]],[[86,40],[86,47]],["ysyx_24100029"],["variable","wire"]],["IFU_pc",[[87,4],[87,46]],[[87,40],[87,46]],["ysyx_24100029"],["variable","wire"]],["IFU_snpc",[[88,4],[88,48]],[[88,40],[88,48]],["ysyx_24100029"],["variable","wire"]],["IFU_awready",[[90,4],[90,51]],[[90,40],[90,51]],["ysyx_24100029"],["variable","wire"]],["IFU_awvalid",[[91,4],[91,51]],[[91,40],[91,51]],["ysyx_24100029"],["variable","wire"]],["IFU_awaddr",[[92,4],[92,50]],[[92,40],[92,50]],["ysyx_24100029"],["variable","wire"]],["IFU_awid",[[93,4],[93,48]],[[93,40],[93,48]],["ysyx_24100029"],["variable","wire"]],["IFU_awlen",[[94,4],[94,49]],[[94,40],[94,49]],["ysyx_24100029"],["variable","wire"]],["IFU_awsize",[[95,4],[95,50]],[[95,40],[95,50]],["ysyx_24100029"],["variable","wire"]],["IFU_awburst",[[96,4],[96,51]],[[96,40],[96,51]],["ysyx_24100029"],["variable","wire"]],["IFU_wready",[[98,4],[98,50]],[[98,40],[98,50]],["ysyx_24100029"],["variable","wire"]],["IFU_wvalid",[[99,4],[99,50]],[[99,40],[99,50]],["ysyx_24100029"],["variable","wire"]],["IFU_wdata",[[100,4],[100,49]],[[100,40],[100,49]],["ysyx_24100029"],["variable","wire"]],["IFU_wstrb",[[101,4],[101,49]],[[101,40],[101,49]],["ysyx_24100029"],["variable","wire"]],["IFU_wlast",[[102,4],[102,49]],[[102,40],[102,49]],["ysyx_24100029"],["variable","wire"]],["IFU_bready",[[104,4],[104,50]],[[104,40],[104,50]],["ysyx_24100029"],["variable","wire"]],["IFU_bvalid",[[105,4],[105,50]],[[105,40],[105,50]],["ysyx_24100029"],["variable","wire"]],["IFU_bresp",[[106,4],[106,49]],[[106,40],[106,49]],["ysyx_24100029"],["variable","wire"]],["IFU_bid",[[107,4],[107,47]],[[107,40],[107,47]],["ysyx_24100029"],["variable","wire"]],["IFU_arready",[[109,4],[109,51]],[[109,40],[109,51]],["ysyx_24100029"],["variable","wire"]],["IFU_arvalid",[[110,4],[110,51]],[[110,40],[110,51]],["ysyx_24100029"],["variable","wire"]],["IFU_araddr",[[111,4],[111,50]],[[111,40],[111,50]],["ysyx_24100029"],["variable","wire"]],["IFU_arid",[[112,4],[112,48]],[[112,40],[112,48]],["ysyx_24100029"],["variable","wire"]],["IFU_arlen",[[113,4],[113,49]],[[113,40],[113,49]],["ysyx_24100029"],["variable","wire"]],["IFU_arsize",[[114,4],[114,50]],[[114,40],[114,50]],["ysyx_24100029"],["variable","wire"]],["IFU_arburst",[[115,4],[115,51]],[[115,40],[115,51]],["ysyx_24100029"],["variable","wire"]],["IFU_rready",[[117,4],[117,50]],[[117,40],[117,50]],["ysyx_24100029"],["variable","wire"]],["IFU_rvalid",[[118,4],[118,50]],[[118,40],[118,50]],["ysyx_24100029"],["variable","wire"]],["IFU_rresp",[[119,4],[119,49]],[[119,40],[119,49]],["ysyx_24100029"],["variable","wire"]],["IFU_rdata",[[120,4],[120,49]],[[120,40],[120,49]],["ysyx_24100029"],["variable","wire"]],["IFU_rlast",[[121,4],[121,49]],[[121,40],[121,49]],["ysyx_24100029"],["variable","wire"]],["IFU_rid",[[122,4],[122,47]],[[122,40],[122,47]],["ysyx_24100029"],["variable","wire"]],["IDU_pc",[[126,4],[126,46]],[[126,40],[126,46]],["ysyx_24100029"],["variable","wire"]],["IDU_rd",[[127,4],[127,46]],[[127,40],[127,46]],["ysyx_24100029"],["variable","wire"]],["IDU_funct3",[[128,4],[128,50]],[[128,40],[128,50]],["ysyx_24100029"],["variable","wire"]],["IDU_mret_flag",[[129,4],[129,53]],[[129,40],[129,53]],["ysyx_24100029"],["variable","wire"]],["IDU_ecall_flag",[[130,4],[130,54]],[[130,40],[130,54]],["ysyx_24100029"],["variable","wire"]],["IDU_rs2_value",[[131,4],[131,53]],[[131,40],[131,53]],["ysyx_24100029"],["variable","wire"]],["IDU_rs1_value",[[132,4],[132,53]],[[132,40],[132,53]],["ysyx_24100029"],["variable","wire"]],["IDU_csr_wen",[[133,4],[133,51]],[[133,40],[133,51]],["ysyx_24100029"],["variable","wire"]],["IDU_R_wen",[[134,4],[134,49]],[[134,40],[134,49]],["ysyx_24100029"],["variable","wire"]],["IDU_rd_value",[[135,4],[135,52]],[[135,40],[135,52]],["ysyx_24100029"],["variable","wire"]],["IDU_mem_wen",[[136,4],[136,51]],[[136,40],[136,51]],["ysyx_24100029"],["variable","wire"]],["IDU_mem_ren",[[137,4],[137,51]],[[137,40],[137,51]],["ysyx_24100029"],["variable","wire"]],["IDU_inv_flag",[[139,4],[139,52]],[[139,40],[139,52]],["ysyx_24100029"],["variable","wire"]],["IDU_branch_flag",[[140,4],[140,55]],[[140,40],[140,55]],["ysyx_24100029"],["variable","wire"]],["IDU_jump_flag",[[141,4],[141,53]],[[141,40],[141,53]],["ysyx_24100029"],["variable","wire"]],["IDU_add1_value",[[142,4],[142,54]],[[142,40],[142,54]],["ysyx_24100029"],["variable","wire"]],["IDU_add2_value",[[143,4],[143,54]],[[143,40],[143,54]],["ysyx_24100029"],["variable","wire"]],["IDU_alu_opcode",[[144,4],[144,54]],[[144,40],[144,54]],["ysyx_24100029"],["variable","wire"]],["IDU_rs1",[[145,4],[145,47]],[[145,40],[145,47]],["ysyx_24100029"],["variable","wire"]],["IDU_rs2",[[146,4],[146,47]],[[146,40],[146,47]],["ysyx_24100029"],["variable","wire"]],["IDU_a0_value",[[147,4],[147,52]],[[147,40],[147,52]],["ysyx_24100029"],["variable","wire"]],["IDU_mepc_out",[[148,4],[148,52]],[[148,40],[148,52]],["ysyx_24100029"],["variable","wire"]],["IDU_mtvec_out",[[149,4],[149,53]],[[149,40],[149,53]],["ysyx_24100029"],["variable","wire"]],["IDU_branch_pc",[[151,4],[151,53]],[[151,40],[151,53]],["ysyx_24100029"],["variable","wire"]],["IDU_valid",[[152,4],[152,49]],[[152,40],[152,49]],["ysyx_24100029"],["variable","wire"]],["IDU_ready",[[153,4],[153,49]],[[153,40],[153,49]],["ysyx_24100029"],["variable","wire"]],["IDU_inst",[[154,4],[154,48]],[[154,40],[154,48]],["ysyx_24100029"],["variable","wire"]],["IDU_fence_i_flag",[[155,4],[155,56]],[[155,40],[155,56]],["ysyx_24100029"],["variable","wire"]],["EXU_branch_pc",[[157,4],[157,53]],[[157,40],[157,53]],["ysyx_24100029"],["variable","wire"]],["EXU_jump_flag",[[158,4],[158,53]],[[158,40],[158,53]],["ysyx_24100029"],["variable","wire"]],["EXU_funct3",[[159,4],[159,50]],[[159,40],[159,50]],["ysyx_24100029"],["variable","wire"]],["EXU_rs2_value",[[160,4],[160,53]],[[160,40],[160,53]],["ysyx_24100029"],["variable","wire"]],["EXU_rd",[[161,4],[161,46]],[[161,40],[161,46]],["ysyx_24100029"],["variable","wire"]],["EXU_rd_value",[[162,4],[162,52]],[[162,40],[162,52]],["ysyx_24100029"],["variable","wire"]],["EXU_csr_wen",[[163,4],[163,51]],[[163,40],[163,51]],["ysyx_24100029"],["variable","wire"]],["EXU_R_wen",[[164,4],[164,49]],[[164,40],[164,49]],["ysyx_24100029"],["variable","wire"]],["EXU_mem_wen",[[165,4],[165,51]],[[165,40],[165,51]],["ysyx_24100029"],["variable","wire"]],["EXU_mem_ren",[[166,4],[166,51]],[[166,40],[166,51]],["ysyx_24100029"],["variable","wire"]],["EXU_pc",[[167,4],[167,46]],[[167,40],[167,46]],["ysyx_24100029"],["variable","wire"]],["EXU_Ex_result",[[168,4],[168,53]],[[168,40],[168,53]],["ysyx_24100029"],["variable","wire"]],["EXU_branch_flag",[[169,4],[169,55]],[[169,40],[169,55]],["ysyx_24100029"],["variable","wire"]],["EXU_rs1_in",[[170,4],[170,50]],[[170,40],[170,50]],["ysyx_24100029"],["variable","wire"]],["EXU_rs2_in",[[171,4],[171,50]],[[171,40],[171,50]],["ysyx_24100029"],["variable","wire"]],["EXU_fence_i_flag",[[172,4],[172,56]],[[172,40],[172,56]],["ysyx_24100029"],["variable","wire"]],["EXU_valid",[[174,4],[174,49]],[[174,40],[174,49]],["ysyx_24100029"],["variable","wire"]],["EXU_ready",[[175,4],[175,49]],[[175,40],[175,49]],["ysyx_24100029"],["variable","wire"]],["EXU_inst",[[176,4],[176,48]],[[176,40],[176,48]],["ysyx_24100029"],["variable","wire"]],["LSU_jump_flag",[[178,4],[178,53]],[[178,40],[178,53]],["ysyx_24100029"],["variable","wire"]],["LSU_R_wen",[[179,4],[179,49]],[[179,40],[179,49]],["ysyx_24100029"],["variable","wire"]],["LSU_Rdata",[[180,4],[180,49]],[[180,40],[180,49]],["ysyx_24100029"],["variable","wire"]],["LSU_csr_wen",[[181,4],[181,51]],[[181,40],[181,51]],["ysyx_24100029"],["variable","wire"]],["LSU_Ex_result",[[182,4],[182,53]],[[182,40],[182,53]],["ysyx_24100029"],["variable","wire"]],["LSU_rd_value",[[183,4],[183,52]],[[183,40],[183,52]],["ysyx_24100029"],["variable","wire"]],["LSU_pc",[[184,4],[184,46]],[[184,40],[184,46]],["ysyx_24100029"],["variable","wire"]],["LSU_rd",[[186,4],[186,46]],[[186,40],[186,46]],["ysyx_24100029"],["variable","wire"]],["LSU_mem_ren",[[187,4],[187,51]],[[187,40],[187,51]],["ysyx_24100029"],["variable","wire"]],["LSU_awready",[[189,4],[189,51]],[[189,40],[189,51]],["ysyx_24100029"],["variable","wire"]],["LSU_awvalid",[[190,4],[190,51]],[[190,40],[190,51]],["ysyx_24100029"],["variable","wire"]],["LSU_awaddr",[[191,4],[191,50]],[[191,40],[191,50]],["ysyx_24100029"],["variable","wire"]],["LSU_awid",[[192,4],[192,48]],[[192,40],[192,48]],["ysyx_24100029"],["variable","wire"]],["LSU_awlen",[[193,4],[193,49]],[[193,40],[193,49]],["ysyx_24100029"],["variable","wire"]],["LSU_awsize",[[194,4],[194,50]],[[194,40],[194,50]],["ysyx_24100029"],["variable","wire"]],["LSU_awburst",[[195,4],[195,51]],[[195,40],[195,51]],["ysyx_24100029"],["variable","wire"]],["LSU_wready",[[197,4],[197,50]],[[197,40],[197,50]],["ysyx_24100029"],["variable","wire"]],["LSU_wvalid",[[198,4],[198,50]],[[198,40],[198,50]],["ysyx_24100029"],["variable","wire"]],["LSU_wdata",[[199,4],[199,49]],[[199,40],[199,49]],["ysyx_24100029"],["variable","wire"]],["LSU_wstrb",[[200,4],[200,49]],[[200,40],[200,49]],["ysyx_24100029"],["variable","wire"]],["LSU_wlast",[[201,4],[201,49]],[[201,40],[201,49]],["ysyx_24100029"],["variable","wire"]],["LSU_bready",[[203,4],[203,50]],[[203,40],[203,50]],["ysyx_24100029"],["variable","wire"]],["LSU_bvalid",[[204,4],[204,50]],[[204,40],[204,50]],["ysyx_24100029"],["variable","wire"]],["LSU_bresp",[[205,4],[205,49]],[[205,40],[205,49]],["ysyx_24100029"],["variable","wire"]],["LSU_bid",[[206,4],[206,47]],[[206,40],[206,47]],["ysyx_24100029"],["variable","wire"]],["LSU_arready",[[208,4],[208,51]],[[208,40],[208,51]],["ysyx_24100029"],["variable","wire"]],["LSU_arvalid",[[209,4],[209,51]],[[209,40],[209,51]],["ysyx_24100029"],["variable","wire"]],["LSU_araddr",[[210,4],[210,50]],[[210,40],[210,50]],["ysyx_24100029"],["variable","wire"]],["LSU_arid",[[211,4],[211,48]],[[211,40],[211,48]],["ysyx_24100029"],["variable","wire"]],["LSU_arlen",[[212,4],[212,49]],[[212,40],[212,49]],["ysyx_24100029"],["variable","wire"]],["LSU_arsize",[[213,4],[213,50]],[[213,40],[213,50]],["ysyx_24100029"],["variable","wire"]],["LSU_arburst",[[214,4],[214,51]],[[214,40],[214,51]],["ysyx_24100029"],["variable","wire"]],["LSU_rready",[[216,4],[216,50]],[[216,40],[216,50]],["ysyx_24100029"],["variable","wire"]],["LSU_rvalid",[[217,4],[217,50]],[[217,40],[217,50]],["ysyx_24100029"],["variable","wire"]],["LSU_rresp",[[218,4],[218,49]],[[218,40],[218,49]],["ysyx_24100029"],["variable","wire"]],["LSU_rdata",[[219,4],[219,49]],[[219,40],[219,49]],["ysyx_24100029"],["variable","wire"]],["LSU_rlast",[[220,4],[220,49]],[[220,40],[220,49]],["ysyx_24100029"],["variable","wire"]],["LSU_rid",[[221,4],[221,47]],[[221,40],[221,47]],["ysyx_24100029"],["variable","wire"]],["LSU_valid",[[223,4],[223,49]],[[223,40],[223,49]],["ysyx_24100029"],["variable","wire"]],["LSU_ready",[[224,4],[224,49]],[[224,40],[224,49]],["ysyx_24100029"],["variable","wire"]],["LSU_inst",[[225,4],[225,48]],[[225,40],[225,48]],["ysyx_24100029"],["variable","wire"]],["LSU_req",[[227,4],[227,47]],[[227,40],[227,47]],["ysyx_24100029"],["variable","wire"]],["WBU_pc",[[229,4],[229,46]],[[229,40],[229,46]],["ysyx_24100029"],["variable","wire"]],["WBU_inst",[[230,4],[230,48]],[[230,40],[230,48]],["ysyx_24100029"],["variable","wire"]],["WBU_rd_value",[[231,4],[231,52]],[[231,40],[231,52]],["ysyx_24100029"],["variable","wire"]],["WBU_csrd",[[232,4],[232,48]],[[232,40],[232,48]],["ysyx_24100029"],["variable","wire"]],["WBU_rd",[[233,4],[233,46]],[[233,40],[233,46]],["ysyx_24100029"],["variable","wire"]],["WBU_R_wen",[[234,4],[234,49]],[[234,40],[234,49]],["ysyx_24100029"],["variable","wire"]],["WBU_csr_wen",[[235,4],[235,51]],[[235,40],[235,51]],["ysyx_24100029"],["variable","wire"]],["WBU_ready",[[236,4],[236,49]],[[236,40],[236,49]],["ysyx_24100029"],["variable","wire"]],["WBU_valid",[[237,4],[237,49]],[[237,40],[237,49]],["ysyx_24100029"],["variable","wire"]],["araddr",[[242,4],[242,46]],[[242,40],[242,46]],["ysyx_24100029"],["variable","wire"]],["arvalid",[[243,4],[243,47]],[[243,40],[243,47]],["ysyx_24100029"],["variable","wire"]],["arready",[[244,4],[244,47]],[[244,40],[244,47]],["ysyx_24100029"],["variable","wire"]],["rready",[[246,4],[246,46]],[[246,40],[246,46]],["ysyx_24100029"],["variable","wire"]],["rdata",[[247,4],[247,45]],[[247,40],[247,45]],["ysyx_24100029"],["variable","wire"]],["rresp",[[248,4],[248,45]],[[248,40],[248,45]],["ysyx_24100029"],["variable","wire"]],["rvalid",[[249,4],[249,46]],[[249,40],[249,46]],["ysyx_24100029"],["variable","wire"]],["awaddr",[[251,4],[251,46]],[[251,40],[251,46]],["ysyx_24100029"],["variable","wire"]],["awvalid",[[252,4],[252,47]],[[252,40],[252,47]],["ysyx_24100029"],["variable","wire"]],["awready",[[253,4],[253,47]],[[253,40],[253,47]],["ysyx_24100029"],["variable","wire"]],["wdata",[[255,4],[255,45]],[[255,40],[255,45]],["ysyx_24100029"],["variable","wire"]],["wstrb",[[256,4],[256,45]],[[256,40],[256,45]],["ysyx_24100029"],["variable","wire"]],["wvalid",[[257,4],[257,46]],[[257,40],[257,46]],["ysyx_24100029"],["variable","wire"]],["wready",[[258,4],[258,46]],[[258,40],[258,46]],["ysyx_24100029"],["variable","wire"]],["bresp",[[260,4],[260,45]],[[260,40],[260,45]],["ysyx_24100029"],["variable","wire"]],["bvalid",[[261,4],[261,46]],[[261,40],[261,46]],["ysyx_24100029"],["variable","wire"]],["bready",[[262,4],[262,46]],[[262,40],[262,46]],["ysyx_24100029"],["variable","wire"]],["dnpc_flag",[[267,4],[267,49]],[[267,40],[267,49]],["ysyx_24100029"],["variable","wire"]],["EXU_inst_clear",[[268,4],[268,54]],[[268,40],[268,54]],["ysyx_24100029"],["variable","wire"]],["dnpc",[[269,4],[269,44]],[[269,40],[269,44]],["ysyx_24100029"],["variable","wire"]],["icache_clr",[[270,4],[270,50]],[[270,40],[270,50]],["ysyx_24100029"],["variable","wire"]],["Aribiter_awready",[[273,4],[273,56]],[[273,40],[273,56]],["ysyx_24100029"],["variable","wire"]],["Aribiter_awvalid",[[274,4],[274,56]],[[274,40],[274,56]],["ysyx_24100029"],["variable","wire"]],["Aribiter_awaddr",[[275,4],[275,55]],[[275,40],[275,55]],["ysyx_24100029"],["variable","wire"]],["Aribiter_awid",[[276,4],[276,53]],[[276,40],[276,53]],["ysyx_24100029"],["variable","wire"]],["Aribiter_awlen",[[277,4],[277,54]],[[277,40],[277,54]],["ysyx_24100029"],["variable","wire"]],["Aribiter_awsize",[[278,4],[278,55]],[[278,40],[278,55]],["ysyx_24100029"],["variable","wire"]],["Aribiter_awburst",[[279,4],[279,56]],[[279,40],[279,56]],["ysyx_24100029"],["variable","wire"]],["Aribiter_wready",[[280,4],[280,55]],[[280,40],[280,55]],["ysyx_24100029"],["variable","wire"]],["Aribiter_wvalid",[[281,4],[281,55]],[[281,40],[281,55]],["ysyx_24100029"],["variable","wire"]],["Aribiter_wdata",[[282,4],[282,54]],[[282,40],[282,54]],["ysyx_24100029"],["variable","wire"]],["Aribiter_wstrb",[[283,4],[283,54]],[[283,40],[283,54]],["ysyx_24100029"],["variable","wire"]],["Aribiter_wlast",[[284,4],[284,54]],[[284,40],[284,54]],["ysyx_24100029"],["variable","wire"]],["Aribiter_bready",[[285,4],[285,55]],[[285,40],[285,55]],["ysyx_24100029"],["variable","wire"]],["Aribiter_bvalid",[[286,4],[286,55]],[[286,40],[286,55]],["ysyx_24100029"],["variable","wire"]],["Aribiter_bresp",[[287,4],[287,54]],[[287,40],[287,54]],["ysyx_24100029"],["variable","wire"]],["Aribiter_bid",[[288,4],[288,52]],[[288,40],[288,52]],["ysyx_24100029"],["variable","wire"]],["Aribiter_arready",[[289,4],[289,56]],[[289,40],[289,56]],["ysyx_24100029"],["variable","wire"]],["Aribiter_arvalid",[[290,4],[290,56]],[[290,40],[290,56]],["ysyx_24100029"],["variable","wire"]],["Aribiter_araddr",[[291,4],[291,55]],[[291,40],[291,55]],["ysyx_24100029"],["variable","wire"]],["Aribiter_arid",[[292,4],[292,53]],[[292,40],[292,53]],["ysyx_24100029"],["variable","wire"]],["Aribiter_arlen",[[293,4],[293,54]],[[293,40],[293,54]],["ysyx_24100029"],["variable","wire"]],["Aribiter_arsize",[[294,4],[294,55]],[[294,40],[294,55]],["ysyx_24100029"],["variable","wire"]],["Aribiter_arburst",[[295,4],[295,56]],[[295,40],[295,56]],["ysyx_24100029"],["variable","wire"]],["Aribiter_rready",[[296,4],[296,55]],[[296,40],[296,55]],["ysyx_24100029"],["variable","wire"]],["Aribiter_rvalid",[[297,4],[297,55]],[[297,40],[297,55]],["ysyx_24100029"],["variable","wire"]],["Aribiter_rresp",[[298,4],[298,54]],[[298,40],[298,54]],["ysyx_24100029"],["variable","wire"]],["Aribiter_rdata",[[299,4],[299,54]],[[299,40],[299,54]],["ysyx_24100029"],["variable","wire"]],["Aribiter_rlast",[[300,4],[300,54]],[[300,40],[300,54]],["ysyx_24100029"],["variable","wire"]],["Aribiter_rid",[[301,4],[301,52]],[[301,40],[301,52]],["ysyx_24100029"],["variable","wire"]],["CLNT_awready",[[307,4],[307,52]],[[307,40],[307,52]],["ysyx_24100029"],["variable","wire"]],["CLNT_awvalid",[[308,4],[308,52]],[[308,40],[308,52]],["ysyx_24100029"],["variable","wire"]],["CLNT_awaddr",[[309,4],[309,51]],[[309,40],[309,51]],["ysyx_24100029"],["variable","wire"]],["CLNT_awid",[[310,4],[310,49]],[[310,40],[310,49]],["ysyx_24100029"],["variable","wire"]],["CLNT_awlen",[[311,4],[311,50]],[[311,40],[311,50]],["ysyx_24100029"],["variable","wire"]],["CLNT_awsize",[[312,4],[312,51]],[[312,40],[312,51]],["ysyx_24100029"],["variable","wire"]],["CLNT_awburst",[[313,4],[313,52]],[[313,40],[313,52]],["ysyx_24100029"],["variable","wire"]],["CLNT_wready",[[314,4],[314,51]],[[314,40],[314,51]],["ysyx_24100029"],["variable","wire"]],["CLNT_wvalid",[[315,4],[315,51]],[[315,40],[315,51]],["ysyx_24100029"],["variable","wire"]],["CLNT_wdata",[[316,4],[316,50]],[[316,40],[316,50]],["ysyx_24100029"],["variable","wire"]],["CLNT_wstrb",[[317,4],[317,50]],[[317,40],[317,50]],["ysyx_24100029"],["variable","wire"]],["CLNT_wlast",[[318,4],[318,50]],[[318,40],[318,50]],["ysyx_24100029"],["variable","wire"]],["CLNT_bready",[[319,4],[319,51]],[[319,40],[319,51]],["ysyx_24100029"],["variable","wire"]],["CLNT_bvalid",[[320,4],[320,51]],[[320,40],[320,51]],["ysyx_24100029"],["variable","wire"]],["CLNT_bresp",[[321,4],[321,50]],[[321,40],[321,50]],["ysyx_24100029"],["variable","wire"]],["CLNT_bid",[[322,4],[322,48]],[[322,40],[322,48]],["ysyx_24100029"],["variable","wire"]],["CLNT_arready",[[323,4],[323,52]],[[323,40],[323,52]],["ysyx_24100029"],["variable","wire"]],["CLNT_arvalid",[[324,4],[324,52]],[[324,40],[324,52]],["ysyx_24100029"],["variable","wire"]],["CLNT_araddr",[[325,4],[325,51]],[[325,40],[325,51]],["ysyx_24100029"],["variable","wire"]],["CLNT_arid",[[326,4],[326,49]],[[326,40],[326,49]],["ysyx_24100029"],["variable","wire"]],["CLNT_arlen",[[327,4],[327,50]],[[327,40],[327,50]],["ysyx_24100029"],["variable","wire"]],["CLNT_arsize",[[328,4],[328,51]],[[328,40],[328,51]],["ysyx_24100029"],["variable","wire"]],["CLNT_arburst",[[329,4],[329,52]],[[329,40],[329,52]],["ysyx_24100029"],["variable","wire"]],["CLNT_rready",[[330,4],[330,51]],[[330,40],[330,51]],["ysyx_24100029"],["variable","wire"]],["CLNT_rvalid",[[331,4],[331,51]],[[331,40],[331,51]],["ysyx_24100029"],["variable","wire"]],["CLNT_rresp",[[332,4],[332,50]],[[332,40],[332,50]],["ysyx_24100029"],["variable","wire"]],["CLNT_rdata",[[333,4],[333,50]],[[333,40],[333,50]],["ysyx_24100029"],["variable","wire"]],["CLNT_rlast",[[334,4],[334,50]],[[334,40],[334,50]],["ysyx_24100029"],["variable","wire"]],["CLNT_rid",[[335,4],[335,48]],[[335,40],[335,48]],["ysyx_24100029"],["variable","wire"]],["Control_inst0",[[513,0],[554,1]],[[513,22],[513,35]],["ysyx_24100029"],["instance","ysyx_24100029_Control"]],["EXU_Inst0",[[682,0],[733,1]],[[682,18],[682,27]],["ysyx_24100029"],["instance","ysyx_24100029_EXU"]],["LSU_Inst0",[[735,0],[809,1]],[[735,18],[735,27]],["ysyx_24100029"],["instance","ysyx_24100029_LSU"]],["WBU_inst0",[[811,0],[844,1]],[[811,18],[811,27]],["ysyx_24100029"],["instance","ysyx_24100029_WBU"]],["Aribiter_inst",[[846,0],[954,1]],[[849,1],[849,14]],["ysyx_24100029"],["instance","ysyx_24100029_Aribiter"]],["CLNT",[[955,0],[988,1]],[[955,20],[955,24]],["ysyx_24100029"],["instance","ysyx_24100029_CLINT"]],["Xbar",[[989,0],[1095,1]],[[989,19],[989,23]],["ysyx_24100029"],["instance","ysyx_24100029_Xbar"]]]]]]],null,0]],["/home/cjy/OoO_CPU/npc/vsrc/CPU/Reg/ysyx_24100029_CSR.sv",[[[[[["ysyx_24100029_CSR",[[0,0],[18,2]],[[0,7],[0,24]],[],["module"]],[79,67]],[[["CSR_WIDTH",[[1,4],[1,71]],[[1,40],[1,49]],["ysyx_24100029_CSR"],["parameter-port","parameter"]],["RESET_VAL",[[2,4],[2,70]],[[2,40],[2,49]],["ysyx_24100029_CSR"],["parameter-port","parameter"]],["clock",[[5,4],[5,48]],[[5,43],[5,48]],["ysyx_24100029_CSR"],["port","input"]],["reset",[[6,4],[6,48]],[[6,43],[6,48]],["ysyx_24100029_CSR"],["port","input"]],["pc",[[7,4],[7,45]],[[7,43],[7,45]],["ysyx_24100029_CSR"],["port","input"]],["ecall_flag",[[8,4],[8,53]],[[8,43],[8,53]],["ysyx_24100029_CSR"],["port","input"]],["csrd",[[9,4],[9,47]],[[9,43],[9,47]],["ysyx_24100029_CSR"],["port","input"]],["csr_wen",[[10,4],[10,50]],[[10,43],[10,50]],["ysyx_24100029_CSR"],["port","input"]],["mvendorid_out",[[12,4],[12,56]],[[12,43],[12,56]],["ysyx_24100029_CSR"],["port","output"]],["marchid_out",[[13,4],[13,54]],[[13,43],[13,54]],["ysyx_24100029_CSR"],["port","output"]],["mepc_out",[[14,4],[14,51]],[[14,43],[14,51]],["ysyx_24100029_CSR"],["port","output"]],["mcause_out",[[15,4],[15,53]],[[15,43],[15,53]],["ysyx_24100029_CSR"],["port","output"]],["mstatus_out",[[16,4],[16,54]],[[16,43],[16,54]],["ysyx_24100029_CSR"],["port","output"]],["mtvec_out",[[17,4],[17,52]],[[17,43],[17,52]],["ysyx_24100029_CSR"],["port","output"]],["mepc_in",[[21,4],[21,47]],[[21,40],[21,47]],["ysyx_24100029_CSR"],["variable","wire"]],["mcause_in",[[22,4],[22,49]],[[22,40],[22,49]],["ysyx_24100029_CSR"],["variable","wire"]],["mstatus_in",[[23,4],[23,50]],[[23,40],[23,50]],["ysyx_24100029_CSR"],["variable","wire"]],["mtvec_in",[[24,4],[24,48]],[[24,40],[24,48]],["ysyx_24100029_CSR"],["variable","wire"]],["CSR_MEPC",[[33,0],[42,1]],[[36,2],[36,10]],["ysyx_24100029_CSR"],["instance","ysyx_24100029_Reg"]],["CSR_MCAUSE",[[44,0],[53,1]],[[47,2],[47,12]],["ysyx_24100029_CSR"],["instance","ysyx_24100029_Reg"]],["CSR_MSTATUS",[[55,0],[64,1]],[[58,2],[58,13]],["ysyx_24100029_CSR"],["instance","ysyx_24100029_Reg"]],["CSR_MTVEC",[[66,0],[75,1]],[[69,2],[69,11]],["ysyx_24100029_CSR"],["instance","ysyx_24100029_Reg"]]]]]]],null,0]],["/home/cjy/OoO_CPU/npc/vsrc/CPU/Reg/ysyx_24100029_icache.sv",[[[[[["axi4_if",["file:///home/cjy/OoO_CPU/npc/vsrc/CPU/define/interface.sv",[[3,0],[7,2]]],["file:///home/cjy/OoO_CPU/npc/vsrc/CPU/define/interface.sv",[[3,10],[3,17]]],[],["interface"]],["file:///home/cjy/OoO_CPU/npc/vsrc/CPU/define/interface.sv",[109,0]]],[[["ADDR_WIDTH",["file:///home/cjy/OoO_CPU/npc/vsrc/CPU/define/interface.sv",[[4,4],[4,29]]],["file:///home/cjy/OoO_CPU/npc/vsrc/CPU/define/interface.sv",[[4,14],[4,24]]],["axi4_if"],["parameter-port","parameter"]],["DATA_WIDTH",["file:///home/cjy/OoO_CPU/npc/vsrc/CPU/define/interface.sv",[[5,4],[5,29]]],["file:///home/cjy/OoO_CPU/npc/vsrc/CPU/define/interface.sv",[[5,14],[5,24]]],["axi4_if"],["parameter-port","parameter"]],["ID_WIDTH",["file:///home/cjy/OoO_CPU/npc/vsrc/CPU/define/interface.sv",[[6,4],[6,27]]],["file:///home/cjy/OoO_CPU/npc/vsrc/CPU/define/interface.sv",[[6,14],[6,22]]],["axi4_if"],["parameter-port","parameter"]],["awid",["file:///home/cjy/OoO_CPU/npc/vsrc/CPU/define/interface.sv",[[10,4],[10,33]]],["file:///home/cjy/OoO_CPU/npc/vsrc/CPU/define/interface.sv",[[10,29],[10,33]]],["axi4_if"],["variable","logic"]],["awaddr",["file:///home/cjy/OoO_CPU/npc/vsrc/CPU/define/interface.sv",[[11,4],[11,35]]],["file:///home/cjy/OoO_CPU/npc/vsrc/CPU/define/interface.sv",[[11,29],[11,35]]],["axi4_if"],["variable","logic"]],["awlen",["file:///home/cjy/OoO_CPU/npc/vsrc/CPU/define/interface.sv",[[12,4],[12,34]]],["file:///home/cjy/OoO_CPU/npc/vsrc/CPU/define/interface.sv",[[12,29],[12,34]]],["axi4_if"],["variable","logic"]],["awsize",["file:///home/cjy/OoO_CPU/npc/vsrc/CPU/define/interface.sv",[[13,4],[13,35]]],["file:///home/cjy/OoO_CPU/npc/vsrc/CPU/define/interface.sv",[[13,29],[13,35]]],["axi4_if"],["variable","logic"]],["awburst",["file:///home/cjy/OoO_CPU/npc/vsrc/CPU/define/interface.sv",[[14,4],[14,36]]],["file:///home/cjy/OoO_CPU/npc/vsrc/CPU/define/interface.sv",[[14,29],[14,36]]],["axi4_if"],["variable","logic"]],["awvalid",["file:///home/cjy/OoO_CPU/npc/vsrc/CPU/define/interface.sv",[[15,4],[15,36]]],["file:///home/cjy/OoO_CPU/npc/vsrc/CPU/define/interface.sv",[[15,29],[15,36]]],["axi4_if"],["variable","logic"]],["awready",["file:///home/cjy/OoO_CPU/npc/vsrc/CPU/define/interface.sv",[[16,4],[16,36]]],["file:///home/cjy/OoO_CPU/npc/vsrc/CPU/define/interface.sv",[[16,29],[16,36]]],["axi4_if"],["variable","logic"]],["wdata",["file:///home/cjy/OoO_CPU/npc/vsrc/CPU/define/interface.sv",[[19,4],[19,34]]],["file:///home/cjy/OoO_CPU/npc/vsrc/CPU/define/interface.sv",[[19,29],[19,34]]],["axi4_if"],["variable","logic"]],["wstrb",["file:///home/cjy/OoO_CPU/npc/vsrc/CPU/define/interface.sv",[[20,4],[20,36]]],["file:///home/cjy/OoO_CPU/npc/vsrc/CPU/define/interface.sv",[[20,31],[20,36]]],["axi4_if"],["variable","logic"]],["wlast",["file:///home/cjy/OoO_CPU/npc/vsrc/CPU/define/interface.sv",[[21,4],[21,34]]],["file:///home/cjy/OoO_CPU/npc/vsrc/CPU/define/interface.sv",[[21,29],[21,34]]],["axi4_if"],["variable","logic"]],["wvalid",["file:///home/cjy/OoO_CPU/npc/vsrc/CPU/define/interface.sv",[[22,4],[22,35]]],["file:///home/cjy/OoO_CPU/npc/vsrc/CPU/define/interface.sv",[[22,29],[22,35]]],["axi4_if"],["variable","logic"]],["wready",["file:///home/cjy/OoO_CPU/npc/vsrc/CPU/define/interface.sv",[[23,4],[23,35]]],["file:///home/cjy/OoO_CPU/npc/vsrc/CPU/define/interface.sv",[[23,29],[23,35]]],["axi4_if"],["variable","logic"]],["bid",["file:///home/cjy/OoO_CPU/npc/vsrc/CPU/define/interface.sv",[[26,4],[26,32]]],["file:///home/cjy/OoO_CPU/npc/vsrc/CPU/define/interface.sv",[[26,29],[26,32]]],["axi4_if"],["variable","logic"]],["bresp",["file:///home/cjy/OoO_CPU/npc/vsrc/CPU/define/interface.sv",[[27,4],[27,34]]],["file:///home/cjy/OoO_CPU/npc/vsrc/CPU/define/interface.sv",[[27,29],[27,34]]],["axi4_if"],["variable","logic"]],["bvalid",["file:///home/cjy/OoO_CPU/npc/vsrc/CPU/define/interface.sv",[[28,4],[28,35]]],["file:///home/cjy/OoO_CPU/npc/vsrc/CPU/define/interface.sv",[[28,29],[28,35]]],["axi4_if"],["variable","logic"]],["bready",["file:///home/cjy/OoO_CPU/npc/vsrc/CPU/define/interface.sv",[[29,4],[29,35]]],["file:///home/cjy/OoO_CPU/npc/vsrc/CPU/define/interface.sv",[[29,29],[29,35]]],["axi4_if"],["variable","logic"]],["arid",["file:///home/cjy/OoO_CPU/npc/vsrc/CPU/define/interface.sv",[[32,4],[32,33]]],["file:///home/cjy/OoO_CPU/npc/vsrc/CPU/define/interface.sv",[[32,29],[32,33]]],["axi4_if"],["variable","logic"]],["araddr",["file:///home/cjy/OoO_CPU/npc/vsrc/CPU/define/interface.sv",[[33,4],[33,35]]],["file:///home/cjy/OoO_CPU/npc/vsrc/CPU/define/interface.sv",[[33,29],[33,35]]],["axi4_if"],["variable","logic"]],["arlen",["file:///home/cjy/OoO_CPU/npc/vsrc/CPU/define/interface.sv",[[34,4],[34,34]]],["file:///home/cjy/OoO_CPU/npc/vsrc/CPU/define/interface.sv",[[34,29],[34,34]]],["axi4_if"],["variable","logic"]],["arsize",["file:///home/cjy/OoO_CPU/npc/vsrc/CPU/define/interface.sv",[[35,4],[35,35]]],["file:///home/cjy/OoO_CPU/npc/vsrc/CPU/define/interface.sv",[[35,29],[35,35]]],["axi4_if"],["variable","logic"]],["arburst",["file:///home/cjy/OoO_CPU/npc/vsrc/CPU/define/interface.sv",[[36,4],[36,36]]],["file:///home/cjy/OoO_CPU/npc/vsrc/CPU/define/interface.sv",[[36,29],[36,36]]],["axi4_if"],["variable","logic"]],["arvalid",["file:///home/cjy/OoO_CPU/npc/vsrc/CPU/define/interface.sv",[[37,4],[37,36]]],["file:///home/cjy/OoO_CPU/npc/vsrc/CPU/define/interface.sv",[[37,29],[37,36]]],["axi4_if"],["variable","logic"]],["arready",["file:///home/cjy/OoO_CPU/npc/vsrc/CPU/define/interface.sv",[[38,4],[38,36]]],["file:///home/cjy/OoO_CPU/npc/vsrc/CPU/define/interface.sv",[[38,29],[38,36]]],["axi4_if"],["variable","logic"]],["rid",["file:///home/cjy/OoO_CPU/npc/vsrc/CPU/define/interface.sv",[[41,4],[41,32]]],["file:///home/cjy/OoO_CPU/npc/vsrc/CPU/define/interface.sv",[[41,29],[41,32]]],["axi4_if"],["variable","logic"]],["rdata",["file:///home/cjy/OoO_CPU/npc/vsrc/CPU/define/interface.sv",[[42,4],[42,34]]],["file:///home/cjy/OoO_CPU/npc/vsrc/CPU/define/interface.sv",[[42,29],[42,34]]],["axi4_if"],["variable","logic"]],["rresp",["file:///home/cjy/OoO_CPU/npc/vsrc/CPU/define/interface.sv",[[43,4],[43,34]]],["file:///home/cjy/OoO_CPU/npc/vsrc/CPU/define/interface.sv",[[43,29],[43,34]]],["axi4_if"],["variable","logic"]],["rlast",["file:///home/cjy/OoO_CPU/npc/vsrc/CPU/define/interface.sv",[[44,4],[44,34]]],["file:///home/cjy/OoO_CPU/npc/vsrc/CPU/define/interface.sv",[[44,29],[44,34]]],["axi4_if"],["variable","logic"]],["rvalid",["file:///home/cjy/OoO_CPU/npc/vsrc/CPU/define/interface.sv",[[45,4],[45,35]]],["file:///home/cjy/OoO_CPU/npc/vsrc/CPU/define/interface.sv",[[45,29],[45,35]]],["axi4_if"],["variable","logic"]],["rready",["file:///home/cjy/OoO_CPU/npc/vsrc/CPU/define/interface.sv",[[46,4],[46,35]]],["file:///home/cjy/OoO_CPU/npc/vsrc/CPU/define/interface.sv",[[46,29],[46,35]]],["axi4_if"],["variable","logic"]]],[],[[[["master",["file:///home/cjy/OoO_CPU/npc/vsrc/CPU/define/interface.sv",[[49,12],[75,5]]],["file:///home/cjy/OoO_CPU/npc/vsrc/CPU/define/interface.sv",[[49,12],[49,18]]],["axi4_if"],["modport"]],["file:///home/cjy/OoO_CPU/npc/vsrc/CPU/define/interface.sv",[75,4]]],[[["awid",["file:///home/cjy/OoO_CPU/npc/vsrc/CPU/define/interface.sv",[[52,8],[52,19]]],["file:///home/cjy/OoO_CPU/npc/vsrc/CPU/define/interface.sv",[[52,15],[52,19]]],["axi4_if","master"],["port","output"]],["awaddr",["file:///home/cjy/OoO_CPU/npc/vsrc/CPU/define/interface.sv",[[52,21],[52,27]]],["file:///home/cjy/OoO_CPU/npc/vsrc/CPU/define/interface.sv",[[52,21],[52,27]]],["axi4_if","master"],["port","awid"]],["awlen",["file:///home/cjy/OoO_CPU/npc/vsrc/CPU/define/interface.sv",[[52,29],[52,34]]],["file:///home/cjy/OoO_CPU/npc/vsrc/CPU/define/interface.sv",[[52,29],[52,34]]],["axi4_if","master"],["port","awaddr"]],["awsize",["file:///home/cjy/OoO_CPU/npc/vsrc/CPU/define/interface.sv",[[52,36],[52,42]]],["file:///home/cjy/OoO_CPU/npc/vsrc/CPU/define/interface.sv",[[52,36],[52,42]]],["axi4_if","master"],["port","awlen"]],["awburst",["file:///home/cjy/OoO_CPU/npc/vsrc/CPU/define/interface.sv",[[52,44],[52,51]]],["file:///home/cjy/OoO_CPU/npc/vsrc/CPU/define/interface.sv",[[52,44],[52,51]]],["axi4_if","master"],["port","awsize"]],["awvalid",["file:///home/cjy/OoO_CPU/npc/vsrc/CPU/define/interface.sv",[[53,8],[53,22]]],["file:///home/cjy/OoO_CPU/npc/vsrc/CPU/define/interface.sv",[[53,15],[53,22]]],["axi4_if","master"],["port","output"]],["awready",["file:///home/cjy/OoO_CPU/npc/vsrc/CPU/define/interface.sv",[[54,8],[54,22]]],["file:///home/cjy/OoO_CPU/npc/vsrc/CPU/define/interface.sv",[[54,15],[54,22]]],["axi4_if","master"],["port","input"]],["wdata",["file:///home/cjy/OoO_CPU/npc/vsrc/CPU/define/interface.sv",[[57,8],[57,20]]],["file:///home/cjy/OoO_CPU/npc/vsrc/CPU/define/interface.sv",[[57,15],[57,20]]],["axi4_if","master"],["port","output"]],["wstrb",["file:///home/cjy/OoO_CPU/npc/vsrc/CPU/define/interface.sv",[[57,22],[57,27]]],["file:///home/cjy/OoO_CPU/npc/vsrc/CPU/define/interface.sv",[[57,22],[57,27]]],["axi4_if","master"],["port","wdata"]],["wlast",["file:///home/cjy/OoO_CPU/npc/vsrc/CPU/define/interface.sv",[[57,29],[57,34]]],["file:///home/cjy/OoO_CPU/npc/vsrc/CPU/define/interface.sv",[[57,29],[57,34]]],["axi4_if","master"],["port","wstrb"]],["wvalid",["file:///home/cjy/OoO_CPU/npc/vsrc/CPU/define/interface.sv",[[58,8],[58,21]]],["file:///home/cjy/OoO_CPU/npc/vsrc/CPU/define/interface.sv",[[58,15],[58,21]]],["axi4_if","master"],["port","output"]],["wready",["file:///home/cjy/OoO_CPU/npc/vsrc/CPU/define/interface.sv",[[59,8],[59,21]]],["file:///home/cjy/OoO_CPU/npc/vsrc/CPU/define/interface.sv",[[59,15],[59,21]]],["axi4_if","master"],["port","input"]],["bid",["file:///home/cjy/OoO_CPU/npc/vsrc/CPU/define/interface.sv",[[62,8],[62,18]]],["file:///home/cjy/OoO_CPU/npc/vsrc/CPU/define/interface.sv",[[62,15],[62,18]]],["axi4_if","master"],["port","input"]],["bresp",["file:///home/cjy/OoO_CPU/npc/vsrc/CPU/define/interface.sv",[[62,20],[62,25]]],["file:///home/cjy/OoO_CPU/npc/vsrc/CPU/define/interface.sv",[[62,20],[62,25]]],["axi4_if","master"],["port","bid"]],["bvalid",["file:///home/cjy/OoO_CPU/npc/vsrc/CPU/define/interface.sv",[[63,8],[63,21]]],["file:///home/cjy/OoO_CPU/npc/vsrc/CPU/define/interface.sv",[[63,15],[63,21]]],["axi4_if","master"],["port","input"]],["bready",["file:///home/cjy/OoO_CPU/npc/vsrc/CPU/define/interface.sv",[[64,8],[64,21]]],["file:///home/cjy/OoO_CPU/npc/vsrc/CPU/define/interface.sv",[[64,15],[64,21]]],["axi4_if","master"],["port","output"]],["arid",["file:///home/cjy/OoO_CPU/npc/vsrc/CPU/define/interface.sv",[[67,8],[67,19]]],["file:///home/cjy/OoO_CPU/npc/vsrc/CPU/define/interface.sv",[[67,15],[67,19]]],["axi4_if","master"],["port","output"]],["araddr",["file:///home/cjy/OoO_CPU/npc/vsrc/CPU/define/interface.sv",[[67,21],[67,27]]],["file:///home/cjy/OoO_CPU/npc/vsrc/CPU/define/interface.sv",[[67,21],[67,27]]],["axi4_if","master"],["port","arid"]],["arlen",["file:///home/cjy/OoO_CPU/npc/vsrc/CPU/define/interface.sv",[[67,29],[67,34]]],["file:///home/cjy/OoO_CPU/npc/vsrc/CPU/define/interface.sv",[[67,29],[67,34]]],["axi4_if","master"],["port","araddr"]],["arsize",["file:///home/cjy/OoO_CPU/npc/vsrc/CPU/define/interface.sv",[[67,36],[67,42]]],["file:///home/cjy/OoO_CPU/npc/vsrc/CPU/define/interface.sv",[[67,36],[67,42]]],["axi4_if","master"],["port","arlen"]],["arburst",["file:///home/cjy/OoO_CPU/npc/vsrc/CPU/define/interface.sv",[[67,44],[67,51]]],["file:///home/cjy/OoO_CPU/npc/vsrc/CPU/define/interface.sv",[[67,44],[67,51]]],["axi4_if","master"],["port","arsize"]],["arvalid",["file:///home/cjy/OoO_CPU/npc/vsrc/CPU/define/interface.sv",[[68,8],[68,22]]],["file:///home/cjy/OoO_CPU/npc/vsrc/CPU/define/interface.sv",[[68,15],[68,22]]],["axi4_if","master"],["port","output"]],["arready",["file:///home/cjy/OoO_CPU/npc/vsrc/CPU/define/interface.sv",[[69,8],[69,22]]],["file:///home/cjy/OoO_CPU/npc/vsrc/CPU/define/interface.sv",[[69,15],[69,22]]],["axi4_if","master"],["port","input"]],["rid",["file:///home/cjy/OoO_CPU/npc/vsrc/CPU/define/interface.sv",[[72,8],[72,18]]],["file:///home/cjy/OoO_CPU/npc/vsrc/CPU/define/interface.sv",[[72,15],[72,18]]],["axi4_if","master"],["port","input"]],["rdata",["file:///home/cjy/OoO_CPU/npc/vsrc/CPU/define/interface.sv",[[72,20],[72,25]]],["file:///home/cjy/OoO_CPU/npc/vsrc/CPU/define/interface.sv",[[72,20],[72,25]]],["axi4_if","master"],["port","rid"]],["rresp",["file:///home/cjy/OoO_CPU/npc/vsrc/CPU/define/interface.sv",[[72,27],[72,32]]],["file:///home/cjy/OoO_CPU/npc/vsrc/CPU/define/interface.sv",[[72,27],[72,32]]],["axi4_if","master"],["port","rdata"]],["rlast",["file:///home/cjy/OoO_CPU/npc/vsrc/CPU/define/interface.sv",[[72,34],[72,39]]],["file:///home/cjy/OoO_CPU/npc/vsrc/CPU/define/interface.sv",[[72,34],[72,39]]],["axi4_if","master"],["port","rresp"]],["rvalid",["file:///home/cjy/OoO_CPU/npc/vsrc/CPU/define/interface.sv",[[73,8],[73,21]]],["file:///home/cjy/OoO_CPU/npc/vsrc/CPU/define/interface.sv",[[73,15],[73,21]]],["axi4_if","master"],["port","input"]],["rready",["file:///home/cjy/OoO_CPU/npc/vsrc/CPU/define/interface.sv",[[74,8],[74,21]]],["file:///home/cjy/OoO_CPU/npc/vsrc/CPU/define/interface.sv",[[74,15],[74,21]]],["axi4_if","master"],["port","output"]]]]],[[["slave",["file:///home/cjy/OoO_CPU/npc/vsrc/CPU/define/interface.sv",[[78,12],[103,5]]],["file:///home/cjy/OoO_CPU/npc/vsrc/CPU/define/interface.sv",[[78,12],[78,17]]],["axi4_if"],["modport"]],["file:///home/cjy/OoO_CPU/npc/vsrc/CPU/define/interface.sv",[103,4]]],[[["awid",["file:///home/cjy/OoO_CPU/npc/vsrc/CPU/define/interface.sv",[[80,8],[80,19]]],["file:///home/cjy/OoO_CPU/npc/vsrc/CPU/define/interface.sv",[[80,15],[80,19]]],["axi4_if","slave"],["port","input"]],["awaddr",["file:///home/cjy/OoO_CPU/npc/vsrc/CPU/define/interface.sv",[[80,21],[80,27]]],["file:///home/cjy/OoO_CPU/npc/vsrc/CPU/define/interface.sv",[[80,21],[80,27]]],["axi4_if","slave"],["port","awid"]],["awlen",["file:///home/cjy/OoO_CPU/npc/vsrc/CPU/define/interface.sv",[[80,29],[80,34]]],["file:///home/cjy/OoO_CPU/npc/vsrc/CPU/define/interface.sv",[[80,29],[80,34]]],["axi4_if","slave"],["port","awaddr"]],["awsize",["file:///home/cjy/OoO_CPU/npc/vsrc/CPU/define/interface.sv",[[80,36],[80,42]]],["file:///home/cjy/OoO_CPU/npc/vsrc/CPU/define/interface.sv",[[80,36],[80,42]]],["axi4_if","slave"],["port","awlen"]],["awburst",["file:///home/cjy/OoO_CPU/npc/vsrc/CPU/define/interface.sv",[[80,44],[80,51]]],["file:///home/cjy/OoO_CPU/npc/vsrc/CPU/define/interface.sv",[[80,44],[80,51]]],["axi4_if","slave"],["port","awsize"]],["awvalid",["file:///home/cjy/OoO_CPU/npc/vsrc/CPU/define/interface.sv",[[81,8],[81,22]]],["file:///home/cjy/OoO_CPU/npc/vsrc/CPU/define/interface.sv",[[81,15],[81,22]]],["axi4_if","slave"],["port","input"]],["awready",["file:///home/cjy/OoO_CPU/npc/vsrc/CPU/define/interface.sv",[[82,8],[82,22]]],["file:///home/cjy/OoO_CPU/npc/vsrc/CPU/define/interface.sv",[[82,15],[82,22]]],["axi4_if","slave"],["port","output"]],["wdata",["file:///home/cjy/OoO_CPU/npc/vsrc/CPU/define/interface.sv",[[85,8],[85,20]]],["file:///home/cjy/OoO_CPU/npc/vsrc/CPU/define/interface.sv",[[85,15],[85,20]]],["axi4_if","slave"],["port","input"]],["wstrb",["file:///home/cjy/OoO_CPU/npc/vsrc/CPU/define/interface.sv",[[85,22],[85,27]]],["file:///home/cjy/OoO_CPU/npc/vsrc/CPU/define/interface.sv",[[85,22],[85,27]]],["axi4_if","slave"],["port","wdata"]],["wlast",["file:///home/cjy/OoO_CPU/npc/vsrc/CPU/define/interface.sv",[[85,29],[85,34]]],["file:///home/cjy/OoO_CPU/npc/vsrc/CPU/define/interface.sv",[[85,29],[85,34]]],["axi4_if","slave"],["port","wstrb"]],["wvalid",["file:///home/cjy/OoO_CPU/npc/vsrc/CPU/define/interface.sv",[[86,8],[86,21]]],["file:///home/cjy/OoO_CPU/npc/vsrc/CPU/define/interface.sv",[[86,15],[86,21]]],["axi4_if","slave"],["port","input"]],["wready",["file:///home/cjy/OoO_CPU/npc/vsrc/CPU/define/interface.sv",[[87,8],[87,21]]],["file:///home/cjy/OoO_CPU/npc/vsrc/CPU/define/interface.sv",[[87,15],[87,21]]],["axi4_if","slave"],["port","output"]],["bid",["file:///home/cjy/OoO_CPU/npc/vsrc/CPU/define/interface.sv",[[90,8],[90,18]]],["file:///home/cjy/OoO_CPU/npc/vsrc/CPU/define/interface.sv",[[90,15],[90,18]]],["axi4_if","slave"],["port","output"]],["bresp",["file:///home/cjy/OoO_CPU/npc/vsrc/CPU/define/interface.sv",[[90,20],[90,25]]],["file:///home/cjy/OoO_CPU/npc/vsrc/CPU/define/interface.sv",[[90,20],[90,25]]],["axi4_if","slave"],["port","bid"]],["bvalid",["file:///home/cjy/OoO_CPU/npc/vsrc/CPU/define/interface.sv",[[91,8],[91,21]]],["file:///home/cjy/OoO_CPU/npc/vsrc/CPU/define/interface.sv",[[91,15],[91,21]]],["axi4_if","slave"],["port","output"]],["bready",["file:///home/cjy/OoO_CPU/npc/vsrc/CPU/define/interface.sv",[[92,8],[92,21]]],["file:///home/cjy/OoO_CPU/npc/vsrc/CPU/define/interface.sv",[[92,15],[92,21]]],["axi4_if","slave"],["port","input"]],["arid",["file:///home/cjy/OoO_CPU/npc/vsrc/CPU/define/interface.sv",[[95,8],[95,19]]],["file:///home/cjy/OoO_CPU/npc/vsrc/CPU/define/interface.sv",[[95,15],[95,19]]],["axi4_if","slave"],["port","input"]],["araddr",["file:///home/cjy/OoO_CPU/npc/vsrc/CPU/define/interface.sv",[[95,21],[95,27]]],["file:///home/cjy/OoO_CPU/npc/vsrc/CPU/define/interface.sv",[[95,21],[95,27]]],["axi4_if","slave"],["port","arid"]],["arlen",["file:///home/cjy/OoO_CPU/npc/vsrc/CPU/define/interface.sv",[[95,29],[95,34]]],["file:///home/cjy/OoO_CPU/npc/vsrc/CPU/define/interface.sv",[[95,29],[95,34]]],["axi4_if","slave"],["port","araddr"]],["arsize",["file:///home/cjy/OoO_CPU/npc/vsrc/CPU/define/interface.sv",[[95,36],[95,42]]],["file:///home/cjy/OoO_CPU/npc/vsrc/CPU/define/interface.sv",[[95,36],[95,42]]],["axi4_if","slave"],["port","arlen"]],["arburst",["file:///home/cjy/OoO_CPU/npc/vsrc/CPU/define/interface.sv",[[95,44],[95,51]]],["file:///home/cjy/OoO_CPU/npc/vsrc/CPU/define/interface.sv",[[95,44],[95,51]]],["axi4_if","slave"],["port","arsize"]],["arvalid",["file:///home/cjy/OoO_CPU/npc/vsrc/CPU/define/interface.sv",[[96,8],[96,22]]],["file:///home/cjy/OoO_CPU/npc/vsrc/CPU/define/interface.sv",[[96,15],[96,22]]],["axi4_if","slave"],["port","input"]],["arready",["file:///home/cjy/OoO_CPU/npc/vsrc/CPU/define/interface.sv",[[97,8],[97,22]]],["file:///home/cjy/OoO_CPU/npc/vsrc/CPU/define/interface.sv",[[97,15],[97,22]]],["axi4_if","slave"],["port","output"]],["rid",["file:///home/cjy/OoO_CPU/npc/vsrc/CPU/define/interface.sv",[[100,8],[100,18]]],["file:///home/cjy/OoO_CPU/npc/vsrc/CPU/define/interface.sv",[[100,15],[100,18]]],["axi4_if","slave"],["port","output"]],["rdata",["file:///home/cjy/OoO_CPU/npc/vsrc/CPU/define/interface.sv",[[100,20],[100,25]]],["file:///home/cjy/OoO_CPU/npc/vsrc/CPU/define/interface.sv",[[100,20],[100,25]]],["axi4_if","slave"],["port","rid"]],["rresp",["file:///home/cjy/OoO_CPU/npc/vsrc/CPU/define/interface.sv",[[100,27],[100,32]]],["file:///home/cjy/OoO_CPU/npc/vsrc/CPU/define/interface.sv",[[100,27],[100,32]]],["axi4_if","slave"],["port","rdata"]],["rlast",["file:///home/cjy/OoO_CPU/npc/vsrc/CPU/define/interface.sv",[[100,34],[100,39]]],["file:///home/cjy/OoO_CPU/npc/vsrc/CPU/define/interface.sv",[[100,34],[100,39]]],["axi4_if","slave"],["port","rresp"]],["rvalid",["file:///home/cjy/OoO_CPU/npc/vsrc/CPU/define/interface.sv",[[101,8],[101,21]]],["file:///home/cjy/OoO_CPU/npc/vsrc/CPU/define/interface.sv",[[101,15],[101,21]]],["axi4_if","slave"],["port","output"]],["rready",["file:///home/cjy/OoO_CPU/npc/vsrc/CPU/define/interface.sv",[[102,8],[102,21]]],["file:///home/cjy/OoO_CPU/npc/vsrc/CPU/define/interface.sv",[[102,15],[102,21]]],["axi4_if","slave"],["port","input"]]]]]]]],[[["sRAT_if",["file:///home/cjy/OoO_CPU/npc/vsrc/CPU/define/interface.sv",[[110,0],[110,20]]],["file:///home/cjy/OoO_CPU/npc/vsrc/CPU/define/interface.sv",[[110,10],[110,17]]],[],["interface"]],["file:///home/cjy/OoO_CPU/npc/vsrc/CPU/define/interface.sv",[41,8]]],[[["w_en",["file:///home/cjy/OoO_CPU/npc/vsrc/CPU/define/interface.sv",[[111,4],[111,14]]],["file:///home/cjy/OoO_CPU/npc/vsrc/CPU/define/interface.sv",[[111,10],[111,14]]],["sRAT_if"],["variable","logic"]],["arch_reg",["file:///home/cjy/OoO_CPU/npc/vsrc/CPU/define/interface.sv",[[112,4],[112,23]]],["file:///home/cjy/OoO_CPU/npc/vsrc/CPU/define/interface.sv",[[112,15],[112,23]]],["sRAT_if"],["variable","logic"]],["phy_reg",["file:///home/cjy/OoO_CPU/npc/vsrc/CPU/define/interface.sv",[[113,4],[113,22]]],["file:///home/cjy/OoO_CPU/npc/vsrc/CPU/define/interface.sv",[[113,15],[113,22]]],["sRAT_if"],["variable","logic"]]],[],[[[["wr_ch",["file:///home/cjy/OoO_CPU/npc/vsrc/CPU/define/interface.sv",[[115,12],[119,5]]],["file:///home/cjy/OoO_CPU/npc/vsrc/CPU/define/interface.sv",[[115,12],[115,17]]],["sRAT_if"],["modport"]],["file:///home/cjy/OoO_CPU/npc/vsrc/CPU/define/interface.sv",[119,4]]],[[["w_en",["file:///home/cjy/OoO_CPU/npc/vsrc/CPU/define/interface.sv",[[116,8],[116,19]]],["file:///home/cjy/OoO_CPU/npc/vsrc/CPU/define/interface.sv",[[116,15],[116,19]]],["sRAT_if","wr_ch"],["port","input"]],["arch_reg",["file:///home/cjy/OoO_CPU/npc/vsrc/CPU/define/interface.sv",[[117,8],[117,23]]],["file:///home/cjy/OoO_CPU/npc/vsrc/CPU/define/interface.sv",[[117,15],[117,23]]],["sRAT_if","wr_ch"],["port","input"]],["phy_reg",["file:///home/cjy/OoO_CPU/npc/vsrc/CPU/define/interface.sv",[[118,8],[118,22]]],["file:///home/cjy/OoO_CPU/npc/vsrc/CPU/define/interface.sv",[[118,15],[118,22]]],["sRAT_if","wr_ch"],["port","input"]]]]],[[["re_ch",["file:///home/cjy/OoO_CPU/npc/vsrc/CPU/define/interface.sv",[[120,12],[123,5]]],["file:///home/cjy/OoO_CPU/npc/vsrc/CPU/define/interface.sv",[[120,12],[120,17]]],["sRAT_if"],["modport"]],["file:///home/cjy/OoO_CPU/npc/vsrc/CPU/define/interface.sv",[123,4]]],[[["arch_reg",["file:///home/cjy/OoO_CPU/npc/vsrc/CPU/define/interface.sv",[[121,8],[121,23]]],["file:///home/cjy/OoO_CPU/npc/vsrc/CPU/define/interface.sv",[[121,15],[121,23]]],["sRAT_if","re_ch"],["port","input"]],["phy_reg",["file:///home/cjy/OoO_CPU/npc/vsrc/CPU/define/interface.sv",[[122,8],[122,22]]],["file:///home/cjy/OoO_CPU/npc/vsrc/CPU/define/interface.sv",[[122,15],[122,22]]],["sRAT_if","re_ch"],["port","output"]]]]]]]],[[["ysyx_24100029_icache",[[26,0],[54,2]],[[26,7],[26,27]],[],["module"]],[212,9]],[[["CacheLine_Width",[[27,4],[27,23]],[[27,4],[27,19]],["ysyx_24100029_icache"],["parameter-port"]],["OFFSET_WIDTH",[[28,4],[28,20]],[[28,4],[28,16]],["ysyx_24100029_icache"],["parameter-port","CacheLine_Width"]],["INDEX_WIDTH",[[29,4],[29,19]],[[29,4],[29,15]],["ysyx_24100029_icache"],["parameter-port","OFFSET_WIDTH"]],["ADDR_WIDTH",[[30,4],[30,19]],[[30,4],[30,14]],["ysyx_24100029_icache"],["parameter-port","INDEX_WIDTH"]],["INST_WIDTH",[[31,4],[31,20]],[[31,4],[31,14]],["ysyx_24100029_icache"],["parameter-port","ADDR_WIDTH"]],["clock",[[33,4],[33,15]],[[33,10],[33,15]],["ysyx_24100029_icache"],["port","input"]],["reset",[[34,4],[34,15]],[[34,10],[34,15]],["ysyx_24100029_icache"],["port","input"]],["clr",[[35,4],[35,13]],[[35,10],[35,13]],["ysyx_24100029_icache"],["port","input"]],["addr",[[44,4],[44,32]],[[44,28],[44,32]],["ysyx_24100029_icache"],["port","input"]],["arvalid",[[45,4],[45,35]],[[45,28],[45,35]],["ysyx_24100029_icache"],["port","input"]],["arready",[[46,4],[46,35]],[[46,28],[46,35]],["ysyx_24100029_icache"],["port","output"]],["rready",[[48,4],[48,34]],[[48,28],[48,34]],["ysyx_24100029_icache"],["port","input"]],["inst",[[49,4],[49,32]],[[49,28],[49,32]],["ysyx_24100029_icache"],["port","output"]],["rvalid",[[50,4],[50,34]],[[50,28],[50,34]],["ysyx_24100029_icache"],["port","output"]],["icache_axi",[[52,4],[52,29]],[[52,19],[52,29]],["ysyx_24100029_icache"],["port","axi4_if.master"]],["IDLE",[[82,2],[82,26]],[[82,13],[82,17]],["ysyx_24100029_icache"],["localparam"]],["ADDR",[[83,2],[83,26]],[[83,13],[83,17]],["ysyx_24100029_icache"],["localparam"]],["MISS",[[84,2],[84,26]],[[84,13],[84,17]],["ysyx_24100029_icache"],["localparam"]],["HIT",[[85,2],[85,25]],[[85,13],[85,16]],["ysyx_24100029_icache"],["localparam"]],["TAG_WIDTH",[[87,2],[87,83]],[[87,13],[87,22]],["ysyx_24100029_icache"],["localparam"]],["VALID_WIDTH",[[88,2],[88,29]],[[88,13],[88,24]],["ysyx_24100029_icache"],["localparam"]],["CACHE_WIDTH",[[89,2],[89,89]],[[89,13],[89,24]],["ysyx_24100029_icache"],["localparam"]],["valid",[[91,2],[91,64]],[[91,59],[91,64]],["ysyx_24100029_icache"],["variable","logic"]],["tag",[[92,2],[92,62]],[[92,59],[92,62]],["ysyx_24100029_icache"],["variable","logic"]],["block_choice",[[93,2],[93,71]],[[93,59],[93,71]],["ysyx_24100029_icache"],["variable","logic"]],["block_data",[[94,2],[94,69]],[[94,59],[94,69]],["ysyx_24100029_icache"],["variable","logic"]],["hit",[[95,2],[95,62]],[[95,59],[95,62]],["ysyx_24100029_icache"],["variable","logic"]],["index",[[96,2],[96,64]],[[96,59],[96,64]],["ysyx_24100029_icache"],["variable","logic"]],["icache",[[98,2],[98,92]],[[98,59],[98,65]],["ysyx_24100029_icache"],["variable","logic"]],["state",[[99,2],[99,64]],[[99,59],[99,64]],["ysyx_24100029_icache"],["variable","logic"]],["count",[[100,2],[100,64]],[[100,59],[100,64]],["ysyx_24100029_icache"],["variable","logic"]],["hit_r",[[101,2],[101,64]],[[101,59],[101,64]],["ysyx_24100029_icache"],["variable","logic"]],["index_r",[[102,2],[102,66]],[[102,59],[102,66]],["ysyx_24100029_icache"],["variable","logic"]],["i",[[154,2],[154,11]],[[154,10],[154,11]],["ysyx_24100029_icache"],["variable","integer"]]]]]],["/home/cjy/OoO_CPU/npc/vsrc/CPU/define/interface.sv"],null,null,[["IS_CacheLine_Width_0",[[80,2],[82,2]],[[80,10],[80,30]],["source.systemverilog"],["macro"]]]],null,0]],["/home/cjy/OoO_CPU/npc/vsrc/CPU/Reg/ysyx_24100029_Reg_Stack.sv",[[[[[["ysyx_24100029_Reg_Stack",[[0,0],[23,2]],[[0,7],[0,30]],[],["module"]],[81,0]],[[["reset",[[1,4],[1,48]],[[1,43],[1,48]],["ysyx_24100029_Reg_Stack"],["port","input"]],["clock",[[2,4],[2,48]],[[2,43],[2,48]],["ysyx_24100029_Reg_Stack"],["port","input"]],["pc",[[3,4],[3,45]],[[3,43],[3,45]],["ysyx_24100029_Reg_Stack"],["port","input"]],["ecall_flag",[[4,4],[4,53]],[[4,43],[4,53]],["ysyx_24100029_Reg_Stack"],["port","input"]],["rs1",[[6,4],[6,46]],[[6,43],[6,46]],["ysyx_24100029_Reg_Stack"],["port","input"]],["rs2",[[7,4],[7,46]],[[7,43],[7,46]],["ysyx_24100029_Reg_Stack"],["port","input"]],["rd",[[8,4],[8,45]],[[8,43],[8,45]],["ysyx_24100029_Reg_Stack"],["port","input"]],["rd_value",[[9,4],[9,51]],[[9,43],[9,51]],["ysyx_24100029_Reg_Stack"],["port","input"]],["csr_addr",[[12,4],[12,51]],[[12,43],[12,51]],["ysyx_24100029_Reg_Stack"],["port","input"]],["R_wen",[[13,4],[13,48]],[[13,43],[13,48]],["ysyx_24100029_Reg_Stack"],["port","input"]],["csr_wen",[[14,4],[14,50]],[[14,43],[14,50]],["ysyx_24100029_Reg_Stack"],["port","input"]],["csrd",[[15,4],[15,47]],[[15,43],[15,47]],["ysyx_24100029_Reg_Stack"],["port","input"]],["rs1_value",[[17,4],[17,52]],[[17,43],[17,52]],["ysyx_24100029_Reg_Stack"],["port","output"]],["rs2_value",[[18,4],[18,52]],[[18,43],[18,52]],["ysyx_24100029_Reg_Stack"],["port","output"]],["a0_value",[[19,4],[19,51]],[[19,43],[19,51]],["ysyx_24100029_Reg_Stack"],["port","output"]],["csrs",[[20,4],[20,47]],[[20,43],[20,47]],["ysyx_24100029_Reg_Stack"],["port","output"]],["mepc_out",[[21,4],[21,51]],[[21,43],[21,51]],["ysyx_24100029_Reg_Stack"],["port","output"]],["mtvec_out",[[22,4],[22,52]],[[22,43],[22,52]],["ysyx_24100029_Reg_Stack"],["port","output"]],["wdata",[[25,4],[25,45]],[[25,40],[25,45]],["ysyx_24100029_Reg_Stack"],["variable","wire"]],["mcause_out",[[27,4],[27,50]],[[27,40],[27,50]],["ysyx_24100029_Reg_Stack"],["variable","wire"]],["mstatus_out",[[28,4],[28,51]],[[28,40],[28,51]],["ysyx_24100029_Reg_Stack"],["variable","wire"]],["mvendorid_out",[[29,4],[29,53]],[[29,40],[29,53]],["ysyx_24100029_Reg_Stack"],["variable","wire"]],["marchid_out",[[30,4],[30,51]],[[30,40],[30,51]],["ysyx_24100029_Reg_Stack"],["variable","wire"]],["CSR_inst",[[44,0],[63,1]],[[44,26],[44,34]],["ysyx_24100029_Reg_Stack"],["instance","ysyx_24100029_CSR"]],["Reg_inst",[[65,0],[77,1]],[[65,36],[65,44]],["ysyx_24100029_Reg_Stack"],["instance","ysyx_24100029_RegisterFile"]]]]]]],null,0]],["/home/cjy/OoO_CPU/npc/vsrc/CPU/Reg/ysyx_24100029_Reg.sv",[[[[[["ysyx_24100029_Reg",[[1,0],[7,2]],[[1,7],[1,24]],[],["module"]],[13,0]],[[["WIDTH",[[1,27],[1,36]],[[1,27],[1,32]],["ysyx_24100029_Reg"],["parameter-port"]],["RESET_VAL",[[1,38],[1,51]],[[1,38],[1,47]],["ysyx_24100029_Reg"],["parameter-port","WIDTH"]],["clock",[[2,4],[2,38]],[[2,33],[2,38]],["ysyx_24100029_Reg"],["port","input"]],["reset",[[3,4],[3,38]],[[3,33],[3,38]],["ysyx_24100029_Reg"],["port","input"]],["din",[[4,4],[4,38]],[[4,35],[4,38]],["ysyx_24100029_Reg"],["port","input"]],["dout",[[5,4],[5,39]],[[5,35],[5,39]],["ysyx_24100029_Reg"],["port","reg"]],["wen",[[6,4],[6,36]],[[6,33],[6,36]],["ysyx_24100029_Reg"],["port","input"]]]]]]],null,0]],["/home/cjy/OoO_CPU/npc/vsrc/CPU/Reg/ysyx_24100029_RegisterFile.sv",[[[[[["ysyx_24100029_RegisterFile",[[1,0],[14,2]],[[1,7],[1,33]],[],["module"]],[41,0]],[[["ADDR_WIDTH",[[1,36],[1,51]],[[1,36],[1,46]],["ysyx_24100029_RegisterFile"],["parameter-port"]],["DATA_WIDTH",[[1,53],[1,67]],[[1,53],[1,63]],["ysyx_24100029_RegisterFile"],["parameter-port","ADDR_WIDTH"]],["clock",[[2,4],[2,38]],[[2,33],[2,38]],["ysyx_24100029_RegisterFile"],["port","input"]],["wdata",[[3,4],[3,45]],[[3,40],[3,45]],["ysyx_24100029_RegisterFile"],["port","input"]],["waddr",[[4,4],[4,45]],[[4,40],[4,45]],["ysyx_24100029_RegisterFile"],["port","input"]],["wen",[[5,4],[5,36]],[[5,33],[5,36]],["ysyx_24100029_RegisterFile"],["port","input"]],["reset",[[6,4],[6,38]],[[6,33],[6,38]],["ysyx_24100029_RegisterFile"],["port","input"]],["rs1_addr",[[7,4],[7,48]],[[7,40],[7,48]],["ysyx_24100029_RegisterFile"],["port","input"]],["rs2_addr",[[8,4],[8,48]],[[8,40],[8,48]],["ysyx_24100029_RegisterFile"],["port","input"]],["rs1_value",[[10,4],[10,49]],[[10,40],[10,49]],["ysyx_24100029_RegisterFile"],["port","output"]],["rs2_value",[[11,4],[11,49]],[[11,40],[11,49]],["ysyx_24100029_RegisterFile"],["port","output"]],["a0_value",[[12,4],[12,48]],[[12,40],[12,48]],["ysyx_24100029_RegisterFile"],["port","output"]],["rf",[[15,4],[15,69]],[[15,40],[15,42]],["ysyx_24100029_RegisterFile"],["variable","reg"]]]]]]],null,0]],["/home/cjy/OoO_CPU/npc/vsrc/CPU/util/count_ones.sv",[[[[[["count_ones",[[26,0],[31,2]],[[26,7],[26,17]],[],["module"]],[63,9]],[[["DATA_WIDTH",[[27,4],[27,18]],[[27,4],[27,14]],["count_ones"],["parameter-port"]],["data_in",[[29,4],[29,45]],[[29,38],[29,45]],["count_ones"],["port","input"]],["count_out",[[30,4],[30,47]],[[30,38],[30,47]],["count_ones"],["port","output"]],["count_low",[[40,6],[40,49]],[[40,40],[40,49]],["count_ones"],["variable","wire"]],["count_high",[[41,6],[41,61]],[[41,51],[41,61]],["count_ones"],["variable","wire"]],["low",[[43,6],[48,7]],[[45,8],[45,11]],["count_ones"],["instance","count_ones"]],["high",[[50,6],[55,7]],[[52,8],[52,12]],["count_ones"],["instance","count_ones"]]]]]]],null,0]],["/home/cjy/OoO_CPU/npc/vsrc/CPU/util/Inst_Buffer.sv",[[[[[["Inst_Buffer",[[26,0],[60,2]],[[26,7],[26,18]],[],["module"]],[138,0]],[[["DATA_WIDTH",[[27,4],[27,29]],[[27,14],[27,24]],["Inst_Buffer"],["parameter-port","parameter"]],["ADDR_WIDTH",[[28,4],[28,29]],[[28,14],[28,24]],["Inst_Buffer"],["parameter-port","parameter"]],["Depth",[[29,4],[29,29]],[[29,14],[29,19]],["Inst_Buffer"],["parameter-port","parameter"]],["Fetch_NUM",[[30,4],[30,28]],[[30,14],[30,23]],["Inst_Buffer"],["parameter-port","parameter"]],["clk",[[32,4],[32,13]],[[32,10],[32,13]],["Inst_Buffer"],["port","input"]],["rst",[[33,4],[33,13]],[[33,10],[33,13]],["Inst_Buffer"],["port","input"]],["clr",[[34,4],[34,13]],[[34,10],[34,13]],["Inst_Buffer"],["port","input"]],["inst_i",[[36,4],[36,48]],[[36,27],[36,33]],["Inst_Buffer"],["port","input"]],["pc_i",[[37,4],[37,46]],[[37,27],[37,31]],["Inst_Buffer"],["port","input"]],["pred_res_i",[[38,4],[38,36]],[[38,26],[38,36]],["Inst_Buffer"],["port","input"]],["inst_wen",[[40,4],[40,34]],[[40,26],[40,34]],["Inst_Buffer"],["port","input"]],["inst_ren",[[43,4],[43,36]],[[43,28],[43,36]],["Inst_Buffer"],["port","input"]],["inst1_o",[[44,4],[44,35]],[[44,28],[44,35]],["Inst_Buffer"],["port","output"]],["inst2_o",[[45,4],[45,35]],[[45,28],[45,35]],["Inst_Buffer"],["port","output"]],["inst3_o",[[46,4],[46,35]],[[46,28],[46,35]],["Inst_Buffer"],["port","output"]],["inst4_o",[[47,4],[47,35]],[[47,28],[47,35]],["Inst_Buffer"],["port","output"]],["pc1_o",[[49,4],[49,33]],[[49,28],[49,33]],["Inst_Buffer"],["port","output"]],["pc2_o",[[50,4],[50,33]],[[50,28],[50,33]],["Inst_Buffer"],["port","output"]],["pc3_o",[[51,4],[51,33]],[[51,28],[51,33]],["Inst_Buffer"],["port","output"]],["pc4_o",[[52,4],[52,33]],[[52,28],[52,33]],["Inst_Buffer"],["port","output"]],["pred_res1_o",[[54,4],[54,22]],[[54,11],[54,22]],["Inst_Buffer"],["port","output"]],["pred_res2_o",[[55,4],[55,22]],[[55,11],[55,22]],["Inst_Buffer"],["port","output"]],["pred_res3_o",[[56,4],[56,22]],[[56,11],[56,22]],["Inst_Buffer"],["port","output"]],["pred_res4_o",[[57,4],[57,22]],[[57,11],[57,22]],["Inst_Buffer"],["port","output"]],["inst_count",[[59,4],[59,45]],[[59,35],[59,45]],["Inst_Buffer"],["port","reg"]],["w_ptr",[[62,2],[62,38]],[[62,33],[62,38]],["Inst_Buffer"],["variable","reg"]],["r_ptr",[[63,2],[63,38]],[[63,33],[63,38]],["Inst_Buffer"],["variable","reg"]],["fifo",[[64,2],[64,57]],[[64,33],[64,37]],["Inst_Buffer"],["variable","reg"]],["pc_fifo",[[65,2],[65,57]],[[65,33],[65,40]],["Inst_Buffer"],["variable","reg"]],["pred_fifo",[[66,2],[66,57]],[[66,33],[66,42]],["Inst_Buffer"],["variable","reg"]],["count_input",[[68,2],[68,44]],[[68,33],[68,44]],["Inst_Buffer"],["variable","wire"]],["count_output",[[69,2],[69,45]],[[69,33],[69,45]],["Inst_Buffer"],["variable","wire"]],["i",[[70,2],[70,10]],[[70,9],[70,10]],["Inst_Buffer"],["variable","genvar"]],["u_count_ones",[[119,2],[124,3]],[[121,4],[121,16]],["Inst_Buffer"],["instance","count_ones"]],["u1_count_ones",[[128,2],[133,3]],[[130,4],[130,17]],["Inst_Buffer"],["instance","count_ones"]]]]]]],null,0]],["/home/cjy/OoO_CPU/npc/vsrc/CPU/util/ysyx_24100029_add.sv",[[[[[["ysyx_24100029_add",[[0,0],[10,2]],[[0,7],[0,24]],[],["module"]],[30,0]],[[["BW",[[2,4],[2,18]],[[2,14],[2,16]],["ysyx_24100029_add"],["parameter-port","parameter"]],["choose_add_sub",[[5,3],[5,23]],[[5,9],[5,23]],["ysyx_24100029_add"],["port","input"]],["add_1",[[6,3],[6,22]],[[6,17],[6,22]],["ysyx_24100029_add"],["port","input"]],["add_2",[[7,3],[7,22]],[[7,17],[7,22]],["ysyx_24100029_add"],["port","input"]],["add_2_inv",[[8,3],[8,26]],[[8,17],[8,26]],["ysyx_24100029_add"],["port","input"]],["result",[[9,3],[9,24]],[[9,18],[9,24]],["ysyx_24100029_add"],["port","output"]],["add_3",[[13,0],[13,18]],[[13,13],[13,18]],["ysyx_24100029_add"],["variable","wire"]]]]]]],null,0]],["/home/cjy/OoO_CPU/npc/vsrc/CPU/util/ysyx_24100029_CLINT.sv",[[[[[["ysyx_24100029_CLINT",[[28,0],[66,2]],[[28,7],[28,26]],[],["module"]],[112,0]],[[["reset",[[30,4],[30,45]],[[30,40],[30,45]],["ysyx_24100029_CLINT"],["port","input"]],["clock",[[31,4],[31,45]],[[31,40],[31,45]],["ysyx_24100029_CLINT"],["port","input"]],["araddr",[[33,4],[33,46]],[[33,40],[33,46]],["ysyx_24100029_CLINT"],["port","input"]],["arvalid",[[34,4],[34,47]],[[34,40],[34,47]],["ysyx_24100029_CLINT"],["port","input"]],["arready",[[35,4],[35,47]],[[35,40],[35,47]],["ysyx_24100029_CLINT"],["port","reg"]],["arid",[[36,4],[36,44]],[[36,40],[36,44]],["ysyx_24100029_CLINT"],["port","input"]],["arlen",[[37,4],[37,45]],[[37,40],[37,45]],["ysyx_24100029_CLINT"],["port","input"]],["arsize",[[38,4],[38,46]],[[38,40],[38,46]],["ysyx_24100029_CLINT"],["port","input"]],["arburst",[[39,4],[39,47]],[[39,40],[39,47]],["ysyx_24100029_CLINT"],["port","input"]],["rready",[[41,4],[41,46]],[[41,40],[41,46]],["ysyx_24100029_CLINT"],["port","input"]],["rdata",[[42,4],[42,45]],[[42,40],[42,45]],["ysyx_24100029_CLINT"],["port","reg"]],["rresp",[[43,4],[43,45]],[[43,40],[43,45]],["ysyx_24100029_CLINT"],["port","reg"]],["rvalid",[[44,4],[44,46]],[[44,40],[44,46]],["ysyx_24100029_CLINT"],["port","reg"]],["rlast",[[45,4],[45,45]],[[45,40],[45,45]],["ysyx_24100029_CLINT"],["port","reg"]],["rid",[[46,4],[46,43]],[[46,40],[46,43]],["ysyx_24100029_CLINT"],["port","reg"]],["awaddr",[[48,4],[48,46]],[[48,40],[48,46]],["ysyx_24100029_CLINT"],["port","input"]],["awvalid",[[49,4],[49,47]],[[49,40],[49,47]],["ysyx_24100029_CLINT"],["port","input"]],["awready",[[50,4],[50,47]],[[50,40],[50,47]],["ysyx_24100029_CLINT"],["port","output"]],["awid",[[51,4],[51,44]],[[51,40],[51,44]],["ysyx_24100029_CLINT"],["port","input"]],["awlen",[[52,4],[52,45]],[[52,40],[52,45]],["ysyx_24100029_CLINT"],["port","input"]],["awsize",[[53,4],[53,46]],[[53,40],[53,46]],["ysyx_24100029_CLINT"],["port","input"]],["awburst",[[54,4],[54,47]],[[54,40],[54,47]],["ysyx_24100029_CLINT"],["port","input"]],["wdata",[[56,4],[56,45]],[[56,40],[56,45]],["ysyx_24100029_CLINT"],["port","input"]],["wstrb",[[57,4],[57,45]],[[57,40],[57,45]],["ysyx_24100029_CLINT"],["port","input"]],["wvalid",[[58,4],[58,46]],[[58,40],[58,46]],["ysyx_24100029_CLINT"],["port","input"]],["wready",[[59,4],[59,46]],[[59,40],[59,46]],["ysyx_24100029_CLINT"],["port","output"]],["wlast",[[60,4],[60,45]],[[60,40],[60,45]],["ysyx_24100029_CLINT"],["port","input"]],["bresp",[[62,4],[62,45]],[[62,40],[62,45]],["ysyx_24100029_CLINT"],["port","output"]],["bvalid",[[63,4],[63,46]],[[63,40],[63,46]],["ysyx_24100029_CLINT"],["port","output"]],["bready",[[64,4],[64,46]],[[64,40],[64,46]],["ysyx_24100029_CLINT"],["port","input"]],["bid",[[65,4],[65,43]],[[65,40],[65,43]],["ysyx_24100029_CLINT"],["port","output"]],["clk_count_low",[[67,4],[67,53]],[[67,40],[67,53]],["ysyx_24100029_CLINT"],["variable","reg"]],["clk_count_high",[[68,4],[68,54]],[[68,40],[68,54]],["ysyx_24100029_CLINT"],["variable","reg"]],["state",[[69,4],[69,45]],[[69,40],[69,45]],["ysyx_24100029_CLINT"],["variable","reg"]],["IDLE",[[70,4],[70,76]],[[70,40],[70,44]],["ysyx_24100029_CLINT"],["localparam"]],["ARRE",[[71,4],[71,76]],[[71,40],[71,44]],["ysyx_24100029_CLINT"],["localparam"]]]]]]],null,0]],["/home/cjy/OoO_CPU/npc/vsrc/CPU/util/ysyx_24100029_Data_hazard.sv",[[[[[["ysyx_24100029_Data_hazard",[[2,0],[19,2]],[[2,7],[2,32]],[],["module"]],[29,67]],[[["IDU_rs1",[[3,4],[3,40]],[[3,33],[3,40]],["ysyx_24100029_Data_hazard"],["port","input"]],["IDU_rs2",[[4,4],[4,40]],[[4,33],[4,40]],["ysyx_24100029_Data_hazard"],["port","input"]],["EXU_rd",[[6,4],[6,39]],[[6,33],[6,39]],["ysyx_24100029_Data_hazard"],["port","input"]],["MEM_rd",[[7,4],[7,39]],[[7,33],[7,39]],["ysyx_24100029_Data_hazard"],["port","input"]],["IDU_valid",[[9,4],[9,42]],[[9,33],[9,42]],["ysyx_24100029_Data_hazard"],["port","input"]],["EXU_valid",[[10,4],[10,42]],[[10,33],[10,42]],["ysyx_24100029_Data_hazard"],["port","input"]],["MEM_valid",[[11,4],[11,42]],[[11,33],[11,42]],["ysyx_24100029_Data_hazard"],["port","input"]],["MEM_mem_ren",[[13,4],[13,44]],[[13,33],[13,44]],["ysyx_24100029_Data_hazard"],["port","input"]],["EXU_R_Wen",[[14,4],[14,42]],[[14,33],[14,42]],["ysyx_24100029_Data_hazard"],["port","input"]],["MEM_R_Wen",[[15,4],[15,42]],[[15,33],[15,42]],["ysyx_24100029_Data_hazard"],["port","input"]],["IDU_rs1_choice",[[17,4],[17,47]],[[17,33],[17,47]],["ysyx_24100029_Data_hazard"],["port","output"]],["IDU_rs2_choice",[[18,4],[18,47]],[[18,33],[18,47]],["ysyx_24100029_Data_hazard"],["port","output"]]]]]]],null,0]],["/home/cjy/OoO_CPU/npc/vsrc/CPU/util/ysyx_24100029_MuxKeyInternal.sv",[[[[[["ysyx_24100029_MuxKeyInternal",[[1,0],[6,2]],[[1,7],[1,35]],[],["module"]],[36,0]],[[["NR_KEY",[[1,38],[1,48]],[[1,38],[1,44]],["ysyx_24100029_MuxKeyInternal"],["parameter-port"]],["KEY_LEN",[[1,50],[1,61]],[[1,50],[1,57]],["ysyx_24100029_MuxKeyInternal"],["parameter-port","NR_KEY"]],["DATA_LEN",[[1,63],[1,75]],[[1,63],[1,71]],["ysyx_24100029_MuxKeyInternal"],["parameter-port","KEY_LEN"]],["HAS_DEFAULT",[[1,77],[1,92]],[[1,77],[1,88]],["ysyx_24100029_MuxKeyInternal"],["parameter-port","DATA_LEN"]],["out",[[2,2],[2,31]],[[2,28],[2,31]],["ysyx_24100029_MuxKeyInternal"],["port","reg"]],["key",[[3,2],[3,25]],[[3,22],[3,25]],["ysyx_24100029_MuxKeyInternal"],["port","input"]],["default_out",[[4,2],[4,34]],[[4,23],[4,34]],["ysyx_24100029_MuxKeyInternal"],["port","input"]],["lut",[[5,2],[5,45]],[[5,42],[5,45]],["ysyx_24100029_MuxKeyInternal"],["port","input"]],["PAIR_LEN",[[8,2],[8,43]],[[8,13],[8,21]],["ysyx_24100029_MuxKeyInternal"],["localparam"]],["pair_list",[[9,2],[9,44]],[[9,22],[9,31]],["ysyx_24100029_MuxKeyInternal"],["variable","wire"]],["key_list",[[10,2],[10,42]],[[10,21],[10,29]],["ysyx_24100029_MuxKeyInternal"],["variable","wire"]],["data_list",[[11,2],[11,44]],[[11,22],[11,31]],["ysyx_24100029_MuxKeyInternal"],["variable","wire"]],["n",[[13,2],[13,10]],[[13,9],[13,10]],["ysyx_24100029_MuxKeyInternal"],["variable","genvar"]],["lut_out",[[22,2],[22,30]],[[22,23],[22,30]],["ysyx_24100029_MuxKeyInternal"],["variable","reg"]],["hit",[[23,2],[23,9]],[[23,6],[23,9]],["ysyx_24100029_MuxKeyInternal"],["variable","reg"]],["i",[[24,2],[24,11]],[[24,10],[24,11]],["ysyx_24100029_MuxKeyInternal"],["variable","integer"]]]]]]],null,0]],["/home/cjy/OoO_CPU/npc/vsrc/CPU/util/ysyx_24100029_sext.sv",[[[[[["ysyx_24100029_sext",[[0,0],[8,2]],[[0,7],[0,25]],[],["module"]],[15,0]],[[["DATA_WIDTH",[[2,4],[2,26]],[[2,14],[2,24]],["ysyx_24100029_sext"],["port","parameter"]],["OUT_WIDTH",[[3,4],[3,25]],[[3,14],[3,23]],["ysyx_24100029_sext"],["port","parameter"]]]]]]],null,0]],["/home/cjy/OoO_CPU/npc/vsrc/CPU/util/ysyx_24100029_Xbar.sv",[[[[[["ysyx_24100029_Xbar",[[26,0],[132,2]],[[26,7],[26,25]],[],["module"]],[262,9]],[[["reset",[[28,4],[28,48]],[[28,43],[28,48]],["ysyx_24100029_Xbar"],["port","input"]],["clock",[[29,4],[29,48]],[[29,43],[29,48]],["ysyx_24100029_Xbar"],["port","input"]],["araddr",[[31,4],[31,49]],[[31,43],[31,49]],["ysyx_24100029_Xbar"],["port","input"]],["arvalid",[[32,4],[32,50]],[[32,43],[32,50]],["ysyx_24100029_Xbar"],["port","input"]],["arready",[[33,4],[33,50]],[[33,43],[33,50]],["ysyx_24100029_Xbar"],["port","reg"]],["arid",[[34,4],[34,47]],[[34,43],[34,47]],["ysyx_24100029_Xbar"],["port","input"]],["arlen",[[35,4],[35,48]],[[35,43],[35,48]],["ysyx_24100029_Xbar"],["port","input"]],["arsize",[[36,4],[36,49]],[[36,43],[36,49]],["ysyx_24100029_Xbar"],["port","input"]],["arburst",[[37,4],[37,50]],[[37,43],[37,50]],["ysyx_24100029_Xbar"],["port","input"]],["rready",[[39,4],[39,49]],[[39,43],[39,49]],["ysyx_24100029_Xbar"],["port","input"]],["rdata",[[40,4],[40,48]],[[40,43],[40,48]],["ysyx_24100029_Xbar"],["port","reg"]],["rresp",[[41,4],[41,48]],[[41,43],[41,48]],["ysyx_24100029_Xbar"],["port","reg"]],["rvalid",[[42,4],[42,49]],[[42,43],[42,49]],["ysyx_24100029_Xbar"],["port","reg"]],["rlast",[[43,4],[43,48]],[[43,43],[43,48]],["ysyx_24100029_Xbar"],["port","reg"]],["rid",[[44,4],[44,46]],[[44,43],[44,46]],["ysyx_24100029_Xbar"],["port","reg"]],["awaddr",[[46,4],[46,49]],[[46,43],[46,49]],["ysyx_24100029_Xbar"],["port","input"]],["awvalid",[[47,4],[47,50]],[[47,43],[47,50]],["ysyx_24100029_Xbar"],["port","input"]],["awready",[[48,4],[48,50]],[[48,43],[48,50]],["ysyx_24100029_Xbar"],["port","reg"]],["awid",[[49,4],[49,47]],[[49,43],[49,47]],["ysyx_24100029_Xbar"],["port","input"]],["awlen",[[50,4],[50,48]],[[50,43],[50,48]],["ysyx_24100029_Xbar"],["port","input"]],["awsize",[[51,4],[51,49]],[[51,43],[51,49]],["ysyx_24100029_Xbar"],["port","input"]],["awburst",[[52,4],[52,50]],[[52,43],[52,50]],["ysyx_24100029_Xbar"],["port","input"]],["wdata",[[54,4],[54,48]],[[54,43],[54,48]],["ysyx_24100029_Xbar"],["port","input"]],["wstrb",[[55,4],[55,48]],[[55,43],[55,48]],["ysyx_24100029_Xbar"],["port","input"]],["wvalid",[[56,4],[56,49]],[[56,43],[56,49]],["ysyx_24100029_Xbar"],["port","input"]],["wready",[[57,4],[57,49]],[[57,43],[57,49]],["ysyx_24100029_Xbar"],["port","reg"]],["wlast",[[58,4],[58,48]],[[58,43],[58,48]],["ysyx_24100029_Xbar"],["port","input"]],["bresp",[[60,4],[60,48]],[[60,43],[60,48]],["ysyx_24100029_Xbar"],["port","reg"]],["bvalid",[[61,4],[61,49]],[[61,43],[61,49]],["ysyx_24100029_Xbar"],["port","reg"]],["bready",[[62,4],[62,49]],[[62,43],[62,49]],["ysyx_24100029_Xbar"],["port","input"]],["bid",[[63,4],[63,46]],[[63,43],[63,46]],["ysyx_24100029_Xbar"],["port","reg"]],["CLNT_awready",[[65,4],[65,55]],[[65,43],[65,55]],["ysyx_24100029_Xbar"],["port","input"]],["CLNT_awvalid",[[66,4],[66,55]],[[66,43],[66,55]],["ysyx_24100029_Xbar"],["port","reg"]],["CLNT_awaddr",[[67,4],[67,54]],[[67,43],[67,54]],["ysyx_24100029_Xbar"],["port","reg"]],["CLNT_awid",[[68,4],[68,52]],[[68,43],[68,52]],["ysyx_24100029_Xbar"],["port","reg"]],["CLNT_awlen",[[69,4],[69,53]],[[69,43],[69,53]],["ysyx_24100029_Xbar"],["port","reg"]],["CLNT_awsize",[[70,4],[70,54]],[[70,43],[70,54]],["ysyx_24100029_Xbar"],["port","reg"]],["CLNT_awburst",[[71,4],[71,55]],[[71,43],[71,55]],["ysyx_24100029_Xbar"],["port","reg"]],["CLNT_wready",[[73,4],[73,54]],[[73,43],[73,54]],["ysyx_24100029_Xbar"],["port","input"]],["CLNT_wvalid",[[74,4],[74,54]],[[74,43],[74,54]],["ysyx_24100029_Xbar"],["port","reg"]],["CLNT_wdata",[[75,4],[75,53]],[[75,43],[75,53]],["ysyx_24100029_Xbar"],["port","reg"]],["CLNT_wstrb",[[76,4],[76,53]],[[76,43],[76,53]],["ysyx_24100029_Xbar"],["port","reg"]],["CLNT_wlast",[[77,4],[77,53]],[[77,43],[77,53]],["ysyx_24100029_Xbar"],["port","reg"]],["CLNT_bready",[[79,4],[79,54]],[[79,43],[79,54]],["ysyx_24100029_Xbar"],["port","reg"]],["CLNT_bvalid",[[80,4],[80,54]],[[80,43],[80,54]],["ysyx_24100029_Xbar"],["port","input"]],["CLNT_bresp",[[81,4],[81,53]],[[81,43],[81,53]],["ysyx_24100029_Xbar"],["port","input"]],["CLNT_bid",[[82,4],[82,51]],[[82,43],[82,51]],["ysyx_24100029_Xbar"],["port","input"]],["CLNT_arready",[[84,4],[84,55]],[[84,43],[84,55]],["ysyx_24100029_Xbar"],["port","input"]],["CLNT_arvalid",[[85,4],[85,55]],[[85,43],[85,55]],["ysyx_24100029_Xbar"],["port","reg"]],["CLNT_araddr",[[86,4],[86,54]],[[86,43],[86,54]],["ysyx_24100029_Xbar"],["port","reg"]],["CLNT_arid",[[87,4],[87,52]],[[87,43],[87,52]],["ysyx_24100029_Xbar"],["port","reg"]],["CLNT_arlen",[[88,4],[88,53]],[[88,43],[88,53]],["ysyx_24100029_Xbar"],["port","reg"]],["CLNT_arsize",[[89,4],[89,54]],[[89,43],[89,54]],["ysyx_24100029_Xbar"],["port","reg"]],["CLNT_arburst",[[90,4],[90,55]],[[90,43],[90,55]],["ysyx_24100029_Xbar"],["port","reg"]],["CLNT_rready",[[92,4],[92,54]],[[92,43],[92,54]],["ysyx_24100029_Xbar"],["port","reg"]],["CLNT_rvalid",[[93,4],[93,54]],[[93,43],[93,54]],["ysyx_24100029_Xbar"],["port","input"]],["CLNT_rresp",[[94,4],[94,53]],[[94,43],[94,53]],["ysyx_24100029_Xbar"],["port","input"]],["CLNT_rdata",[[95,4],[95,53]],[[95,43],[95,53]],["ysyx_24100029_Xbar"],["port","input"]],["CLNT_rlast",[[96,4],[96,53]],[[96,43],[96,53]],["ysyx_24100029_Xbar"],["port","input"]],["CLNT_rid",[[97,4],[97,51]],[[97,43],[97,51]],["ysyx_24100029_Xbar"],["port","input"]],["SOC_awready",[[99,4],[99,54]],[[99,43],[99,54]],["ysyx_24100029_Xbar"],["port","input"]],["SOC_awvalid",[[100,4],[100,54]],[[100,43],[100,54]],["ysyx_24100029_Xbar"],["port","reg"]],["SOC_awaddr",[[101,4],[101,53]],[[101,43],[101,53]],["ysyx_24100029_Xbar"],["port","reg"]],["SOC_awid",[[102,4],[102,51]],[[102,43],[102,51]],["ysyx_24100029_Xbar"],["port","reg"]],["SOC_awlen",[[103,4],[103,52]],[[103,43],[103,52]],["ysyx_24100029_Xbar"],["port","reg"]],["SOC_awsize",[[104,4],[104,53]],[[104,43],[104,53]],["ysyx_24100029_Xbar"],["port","reg"]],["SOC_awburst",[[105,4],[105,54]],[[105,43],[105,54]],["ysyx_24100029_Xbar"],["port","reg"]],["SOC_wready",[[107,4],[107,53]],[[107,43],[107,53]],["ysyx_24100029_Xbar"],["port","input"]],["SOC_wvalid",[[108,4],[108,53]],[[108,43],[108,53]],["ysyx_24100029_Xbar"],["port","reg"]],["SOC_wdata",[[109,4],[109,52]],[[109,43],[109,52]],["ysyx_24100029_Xbar"],["port","reg"]],["SOC_wstrb",[[110,4],[110,52]],[[110,43],[110,52]],["ysyx_24100029_Xbar"],["port","reg"]],["SOC_wlast",[[111,4],[111,52]],[[111,43],[111,52]],["ysyx_24100029_Xbar"],["port","reg"]],["SOC_bready",[[113,4],[113,53]],[[113,43],[113,53]],["ysyx_24100029_Xbar"],["port","reg"]],["SOC_bvalid",[[114,4],[114,53]],[[114,43],[114,53]],["ysyx_24100029_Xbar"],["port","input"]],["SOC_bresp",[[115,4],[115,52]],[[115,43],[115,52]],["ysyx_24100029_Xbar"],["port","input"]],["SOC_bid",[[116,4],[116,50]],[[116,43],[116,50]],["ysyx_24100029_Xbar"],["port","input"]],["SOC_arready",[[118,4],[118,54]],[[118,43],[118,54]],["ysyx_24100029_Xbar"],["port","input"]],["SOC_arvalid",[[119,4],[119,54]],[[119,43],[119,54]],["ysyx_24100029_Xbar"],["port","reg"]],["SOC_araddr",[[120,4],[120,53]],[[120,43],[120,53]],["ysyx_24100029_Xbar"],["port","reg"]],["SOC_arid",[[121,4],[121,51]],[[121,43],[121,51]],["ysyx_24100029_Xbar"],["port","reg"]],["SOC_arlen",[[122,4],[122,52]],[[122,43],[122,52]],["ysyx_24100029_Xbar"],["port","reg"]],["SOC_arsize",[[123,4],[123,53]],[[123,43],[123,53]],["ysyx_24100029_Xbar"],["port","reg"]],["SOC_arburst",[[124,4],[124,54]],[[124,43],[124,54]],["ysyx_24100029_Xbar"],["port","reg"]],["SOC_rready",[[126,4],[126,53]],[[126,43],[126,53]],["ysyx_24100029_Xbar"],["port","reg"]],["SOC_rvalid",[[127,4],[127,53]],[[127,43],[127,53]],["ysyx_24100029_Xbar"],["port","input"]],["SOC_rresp",[[128,4],[128,52]],[[128,43],[128,52]],["ysyx_24100029_Xbar"],["port","input"]],["SOC_rdata",[[129,4],[129,52]],[[129,43],[129,52]],["ysyx_24100029_Xbar"],["port","input"]],["SOC_rlast",[[130,4],[130,52]],[[130,43],[130,52]],["ysyx_24100029_Xbar"],["port","input"]],["SOC_rid",[[131,4],[131,50]],[[131,43],[131,50]],["ysyx_24100029_Xbar"],["port","input"]]]]]]],null,0]],["/home/cjy/OoO_CPU/npc/vsrc/SRAM/sram.sv",[[[[[["sram",[[30,0],[68,2]],[[30,7],[30,11]],[],["module"]],[151,9]],[[["clock",[[31,4],[31,48]],[[31,43],[31,48]],["sram"],["port","input"]],["reset",[[32,4],[32,48]],[[32,43],[32,48]],["sram"],["port","input"]],["awready",[[34,4],[34,84]],[[34,77],[34,84]],["sram"],["port","logic"]],["awvalid",[[35,4],[35,84]],[[35,77],[35,84]],["sram"],["port","logic"]],["awaddr",[[36,4],[36,83]],[[36,77],[36,83]],["sram"],["port","logic"]],["awid",[[37,4],[37,81]],[[37,77],[37,81]],["sram"],["port","logic"]],["awlen",[[38,4],[38,82]],[[38,77],[38,82]],["sram"],["port","logic"]],["awsize",[[39,4],[39,83]],[[39,77],[39,83]],["sram"],["port","logic"]],["awburst",[[40,4],[40,84]],[[40,77],[40,84]],["sram"],["port","logic"]],["wready",[[42,4],[42,83]],[[42,77],[42,83]],["sram"],["port","logic"]],["wvalid",[[43,4],[43,83]],[[43,77],[43,83]],["sram"],["port","logic"]],["wdata",[[44,4],[44,82]],[[44,77],[44,82]],["sram"],["port","logic"]],["wstrb",[[45,4],[45,82]],[[45,77],[45,82]],["sram"],["port","logic"]],["wlast",[[46,4],[46,82]],[[46,77],[46,82]],["sram"],["port","logic"]],["bready",[[48,4],[48,82]],[[48,76],[48,82]],["sram"],["port","logic"]],["bvalid",[[49,4],[49,82]],[[49,76],[49,82]],["sram"],["port","logic"]],["bresp",[[50,4],[50,81]],[[50,76],[50,81]],["sram"],["port","logic"]],["bid",[[51,4],[51,79]],[[51,76],[51,79]],["sram"],["port","logic"]],["arready",[[53,4],[53,83]],[[53,76],[53,83]],["sram"],["port","logic"]],["arvalid",[[54,4],[54,83]],[[54,76],[54,83]],["sram"],["port","logic"]],["araddr",[[55,4],[55,82]],[[55,76],[55,82]],["sram"],["port","logic"]],["arid",[[56,4],[56,80]],[[56,76],[56,80]],["sram"],["port","logic"]],["arlen",[[57,4],[57,81]],[[57,76],[57,81]],["sram"],["port","logic"]],["arsize",[[58,4],[58,82]],[[58,76],[58,82]],["sram"],["port","logic"]],["arburst",[[59,4],[59,83]],[[59,76],[59,83]],["sram"],["port","logic"]],["rready",[[61,4],[61,82]],[[61,76],[61,82]],["sram"],["port","logic"]],["rvalid",[[62,4],[62,82]],[[62,76],[62,82]],["sram"],["port","logic"]],["rresp",[[63,4],[63,81]],[[63,76],[63,81]],["sram"],["port","logic"]],["rdata",[[64,4],[64,81]],[[64,76],[64,81]],["sram"],["port","logic"]],["rlast",[[65,4],[65,81]],[[65,76],[65,81]],["sram"],["port","logic"]],["rid",[[66,4],[66,79]],[[66,76],[66,79]],["sram"],["port","logic"]],["idle",[[69,4],[69,76]],[[69,40],[69,44]],["sram"],["localparam"]],["write",[[70,4],[70,76]],[[70,40],[70,45]],["sram"],["localparam"]],["addr",[[71,4],[71,76]],[[71,40],[71,44]],["sram"],["localparam"]],["state",[[73,4],[73,45]],[[73,40],[73,45]],["sram"],["variable","reg"]],["mem_wdata",[[74,4],[74,49]],[[74,40],[74,49]],["sram"],["variable","reg"]],["wmask",[[75,4],[75,45]],[[75,40],[75,45]],["sram"],["variable","wire"]]]]]]],null,0]]]}