{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1493598340046 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus Prime " "Running Quartus Prime TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.1.2 Build 203 01/18/2017 SJ Lite Edition " "Version 16.1.2 Build 203 01/18/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1493598340058 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Apr 30 21:25:36 2017 " "Processing started: Sun Apr 30 21:25:36 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1493598340058 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1493598340058 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta spw_ulight_nofifo -c spw_ulight_nofifo " "Command: quartus_sta spw_ulight_nofifo -c spw_ulight_nofifo" {  } {  } 0 0 "Command: %1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1493598340059 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "TimeQuest Timing Analyzer" 0 0 1493598340153 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "TimeQuest Timing Analyzer" 0 -1 1493598341825 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1493598341879 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1493598341879 ""}
{ "Info" "ISTA_SDC_FOUND" "sdc_spw/spw_ulight_nofifo.out.sdc " "Reading SDC File: 'sdc_spw/spw_ulight_nofifo.out.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "TimeQuest Timing Analyzer" 0 -1 1493598343292 ""}
{ "Info" "ISTA_SDC_FOUND" "spw_ulight_nofifo/synthesis/submodules/altera_reset_controller.sdc " "Reading SDC File: 'spw_ulight_nofifo/synthesis/submodules/altera_reset_controller.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "TimeQuest Timing Analyzer" 0 -1 1493598343434 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "From: AXI_INTERFACE\|hps_0\|fpga_interfaces\|hps2fpga\|clk  to: spw_ulight_nofifo:AXI_INTERFACE\|spw_ulight_nofifo_hps_0:hps_0\|spw_ulight_nofifo_hps_0_fpga_interfaces:fpga_interfaces\|hps2fpga~FF_3457 " "From: AXI_INTERFACE\|hps_0\|fpga_interfaces\|hps2fpga\|clk  to: spw_ulight_nofifo:AXI_INTERFACE\|spw_ulight_nofifo_hps_0:hps_0\|spw_ulight_nofifo_hps_0_fpga_interfaces:fpga_interfaces\|hps2fpga~FF_3457" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1493598343537 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: AXI_INTERFACE\|pll_tx\|altera_pll_i\|cyclonev_pll\|counter\[0\].output_counter  from: vco0ph\[0\]  to: divclk " "Cell: AXI_INTERFACE\|pll_tx\|altera_pll_i\|cyclonev_pll\|counter\[0\].output_counter  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1493598343537 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: AXI_INTERFACE\|pll_tx\|altera_pll_i\|cyclonev_pll\|counter\[1\].output_counter  from: vco0ph\[0\]  to: divclk " "Cell: AXI_INTERFACE\|pll_tx\|altera_pll_i\|cyclonev_pll\|counter\[1\].output_counter  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1493598343537 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: AXI_INTERFACE\|pll_tx\|altera_pll_i\|cyclonev_pll\|counter\[2\].output_counter  from: vco0ph\[0\]  to: divclk " "Cell: AXI_INTERFACE\|pll_tx\|altera_pll_i\|cyclonev_pll\|counter\[2\].output_counter  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1493598343537 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: AXI_INTERFACE\|pll_tx\|altera_pll_i\|cyclonev_pll\|counter\[3\].output_counter  from: vco0ph\[0\]  to: divclk " "Cell: AXI_INTERFACE\|pll_tx\|altera_pll_i\|cyclonev_pll\|counter\[3\].output_counter  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1493598343537 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: AXI_INTERFACE\|pll_tx\|altera_pll_i\|cyclonev_pll\|counter\[4\].output_counter  from: vco0ph\[0\]  to: divclk " "Cell: AXI_INTERFACE\|pll_tx\|altera_pll_i\|cyclonev_pll\|counter\[4\].output_counter  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1493598343537 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: AXI_INTERFACE\|pll_tx\|altera_pll_i\|cyclonev_pll\|fpll_0\|REFCLK_SELECT  from: clkin\[0\]  to: clkout " "Cell: AXI_INTERFACE\|pll_tx\|altera_pll_i\|cyclonev_pll\|fpll_0\|REFCLK_SELECT  from: clkin\[0\]  to: clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1493598343537 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: AXI_INTERFACE\|pll_tx\|altera_pll_i\|cyclonev_pll\|fpll_0\|fpll  from: refclkin  to: fbclk " "Cell: AXI_INTERFACE\|pll_tx\|altera_pll_i\|cyclonev_pll\|fpll_0\|fpll  from: refclkin  to: fbclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1493598343537 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: A\|info\[4\]  from: datac  to: combout " "Cell: A\|info\[4\]  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1493598343537 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: A\|info\[4\]  from: dataf  to: combout " "Cell: A\|info\[4\]  from: dataf  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1493598343537 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: B\|info\[4\]  from: datad  to: combout " "Cell: B\|info\[4\]  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1493598343537 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: B\|info\[4\]  from: dataf  to: combout " "Cell: B\|info\[4\]  from: dataf  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1493598343537 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Equal0~0  from: datad  to: combout " "Cell: Equal0~0  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1493598343537 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Equal0~0  from: dataf  to: combout " "Cell: Equal0~0  from: dataf  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1493598343537 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: RX_B\|rx_got_bit  from: datac  to: combout " "Cell: RX_B\|rx_got_bit  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1493598343537 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: RX_B\|rx_got_bit  from: dataf  to: combout " "Cell: RX_B\|rx_got_bit  from: dataf  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1493598343537 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: RX\|rx_got_bit  from: datac  to: combout " "Cell: RX\|rx_got_bit  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1493598343537 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: RX\|rx_got_bit  from: dataf  to: combout " "Cell: RX\|rx_got_bit  from: dataf  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1493598343537 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: TX_B\|always1~1  from: dataa  to: combout " "Cell: TX_B\|always1~1  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1493598343537 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: TX_B\|always1~1  from: datac  to: combout " "Cell: TX_B\|always1~1  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1493598343537 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: TX_B\|always1~1  from: datad  to: combout " "Cell: TX_B\|always1~1  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1493598343537 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: TX_B\|always1~1  from: dataf  to: combout " "Cell: TX_B\|always1~1  from: dataf  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1493598343537 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: TX_B\|tx_dout~43  from: datad  to: combout " "Cell: TX_B\|tx_dout~43  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1493598343537 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: TX_B\|tx_sout~0  from: dataf  to: combout " "Cell: TX_B\|tx_sout~0  from: dataf  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1493598343537 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: TX_B\|tx_sout~2  from: dataa  to: combout " "Cell: TX_B\|tx_sout~2  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1493598343537 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: TX_B\|tx_sout~2  from: datac  to: combout " "Cell: TX_B\|tx_sout~2  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1493598343537 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: TX_B\|tx_sout~2  from: datad  to: combout " "Cell: TX_B\|tx_sout~2  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1493598343537 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: TX_B\|tx_sout~2  from: dataf  to: combout " "Cell: TX_B\|tx_sout~2  from: dataf  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1493598343537 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: TX\|always1~1  from: dataa  to: combout " "Cell: TX\|always1~1  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1493598343537 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: TX\|always1~1  from: datab  to: combout " "Cell: TX\|always1~1  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1493598343537 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: TX\|always1~1  from: datae  to: combout " "Cell: TX\|always1~1  from: datae  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1493598343537 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: TX\|always1~1  from: dataf  to: combout " "Cell: TX\|always1~1  from: dataf  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1493598343537 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: TX\|tx_dout~43  from: dataf  to: combout " "Cell: TX\|tx_dout~43  from: dataf  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1493598343537 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: TX\|tx_sout~0  from: dataf  to: combout " "Cell: TX\|tx_sout~0  from: dataf  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1493598343537 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: TX\|tx_sout~2  from: dataa  to: combout " "Cell: TX\|tx_sout~2  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1493598343537 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: TX\|tx_sout~2  from: datad  to: combout " "Cell: TX\|tx_sout~2  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1493598343537 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: TX\|tx_sout~2  from: datae  to: combout " "Cell: TX\|tx_sout~2  from: datae  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1493598343537 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: TX\|tx_sout~2  from: dataf  to: combout " "Cell: TX\|tx_sout~2  from: dataf  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1493598343537 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ppllclk~4  from: datab  to: combout " "Cell: ppllclk~4  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1493598343537 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "TimeQuest Timing Analyzer" 0 -1 1493598343537 ""}
{ "Info" "ISTA_IGNORED_CLOCK_UNCERTAINTY" "" "The following assignments are ignored by the derive_clock_uncertainty command" {  } {  } 0 332152 "The following assignments are ignored by the derive_clock_uncertainty command" 0 0 "TimeQuest Timing Analyzer" 0 -1 1493598345097 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "TimeQuest Timing Analyzer" 0 0 1493598348030 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 85C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1493598348065 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Design Software" 0 -1 1493598348929 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "TimeQuest Timing Analyzer" 0 -1 1493598348929 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -20.210 " "Worst-case setup slack is -20.210" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1493598348931 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1493598348931 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -20.210            -184.365 FSM_SPW:FSM_B\|state_fsm.connecting  " "  -20.210            -184.365 FSM_SPW:FSM_B\|state_fsm.connecting " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1493598348931 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -19.832            -171.613 FSM_SPW:FSM\|state_fsm.connecting  " "  -19.832            -171.613 FSM_SPW:FSM\|state_fsm.connecting " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1493598348931 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -16.024            -102.908 FPGA_CLK1_50  " "  -16.024            -102.908 FPGA_CLK1_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1493598348931 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -15.645            -816.219 AXI_INTERFACE\|pll_tx\|altera_pll_i\|cyclonev_pll\|counter\[3\].output_counter\|divclk  " "  -15.645            -816.219 AXI_INTERFACE\|pll_tx\|altera_pll_i\|cyclonev_pll\|counter\[3\].output_counter\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1493598348931 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -13.451            -527.885 AXI_INTERFACE\|pll_tx\|altera_pll_i\|cyclonev_pll\|counter\[0\].output_counter\|divclk  " "  -13.451            -527.885 AXI_INTERFACE\|pll_tx\|altera_pll_i\|cyclonev_pll\|counter\[0\].output_counter\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1493598348931 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -12.140            -428.815 AXI_INTERFACE\|pll_tx\|altera_pll_i\|cyclonev_pll\|counter\[1\].output_counter\|divclk  " "  -12.140            -428.815 AXI_INTERFACE\|pll_tx\|altera_pll_i\|cyclonev_pll\|counter\[1\].output_counter\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1493598348931 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -11.854            -407.639 AXI_INTERFACE\|pll_tx\|altera_pll_i\|cyclonev_pll\|counter\[2\].output_counter\|divclk  " "  -11.854            -407.639 AXI_INTERFACE\|pll_tx\|altera_pll_i\|cyclonev_pll\|counter\[2\].output_counter\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1493598348931 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -11.308            -371.407 AXI_INTERFACE\|pll_tx\|altera_pll_i\|cyclonev_pll\|counter\[4\].output_counter\|divclk  " "  -11.308            -371.407 AXI_INTERFACE\|pll_tx\|altera_pll_i\|cyclonev_pll\|counter\[4\].output_counter\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1493598348931 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -10.007            -376.399 RX_SPW:RX\|counter_neg\[0\]  " "  -10.007            -376.399 RX_SPW:RX\|counter_neg\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1493598348931 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -9.820            -373.281 RX_SPW:RX_B\|counter_neg\[0\]  " "   -9.820            -373.281 RX_SPW:RX_B\|counter_neg\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1493598348931 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -9.498            -306.531 detector_tokens:A\|counter_neg\[0\]  " "   -9.498            -306.531 detector_tokens:A\|counter_neg\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1493598348931 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -9.080            -303.976 detector_tokens:B\|counter_neg\[0\]  " "   -9.080            -303.976 detector_tokens:B\|counter_neg\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1493598348931 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1493598348931 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -10.415 " "Worst-case hold slack is -10.415" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1493598349135 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1493598349135 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -10.415            -600.237 AXI_INTERFACE\|pll_tx\|altera_pll_i\|cyclonev_pll\|counter\[0\].output_counter\|divclk  " "  -10.415            -600.237 AXI_INTERFACE\|pll_tx\|altera_pll_i\|cyclonev_pll\|counter\[0\].output_counter\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1493598349135 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -10.289            -590.856 AXI_INTERFACE\|pll_tx\|altera_pll_i\|cyclonev_pll\|counter\[4\].output_counter\|divclk  " "  -10.289            -590.856 AXI_INTERFACE\|pll_tx\|altera_pll_i\|cyclonev_pll\|counter\[4\].output_counter\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1493598349135 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -9.477            -740.732 AXI_INTERFACE\|pll_tx\|altera_pll_i\|cyclonev_pll\|counter\[3\].output_counter\|divclk  " "   -9.477            -740.732 AXI_INTERFACE\|pll_tx\|altera_pll_i\|cyclonev_pll\|counter\[3\].output_counter\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1493598349135 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -8.774            -477.162 AXI_INTERFACE\|pll_tx\|altera_pll_i\|cyclonev_pll\|counter\[2\].output_counter\|divclk  " "   -8.774            -477.162 AXI_INTERFACE\|pll_tx\|altera_pll_i\|cyclonev_pll\|counter\[2\].output_counter\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1493598349135 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -8.126            -428.562 AXI_INTERFACE\|pll_tx\|altera_pll_i\|cyclonev_pll\|counter\[1\].output_counter\|divclk  " "   -8.126            -428.562 AXI_INTERFACE\|pll_tx\|altera_pll_i\|cyclonev_pll\|counter\[1\].output_counter\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1493598349135 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -6.153            -109.585 FSM_SPW:FSM_B\|state_fsm.connecting  " "   -6.153            -109.585 FSM_SPW:FSM_B\|state_fsm.connecting " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1493598349135 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -6.018             -98.567 FSM_SPW:FSM\|state_fsm.connecting  " "   -6.018             -98.567 FSM_SPW:FSM\|state_fsm.connecting " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1493598349135 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.820             -52.085 FPGA_CLK1_50  " "   -2.820             -52.085 FPGA_CLK1_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1493598349135 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.844             -18.527 detector_tokens:B\|counter_neg\[0\]  " "   -1.844             -18.527 detector_tokens:B\|counter_neg\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1493598349135 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.775             -23.243 detector_tokens:A\|counter_neg\[0\]  " "   -1.775             -23.243 detector_tokens:A\|counter_neg\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1493598349135 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.554             -16.780 RX_SPW:RX\|counter_neg\[0\]  " "   -1.554             -16.780 RX_SPW:RX\|counter_neg\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1493598349135 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.509             -23.294 RX_SPW:RX_B\|counter_neg\[0\]  " "   -1.509             -23.294 RX_SPW:RX_B\|counter_neg\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1493598349135 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1493598349135 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -6.317 " "Worst-case recovery slack is -6.317" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1493598349170 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1493598349170 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -6.317            -342.286 RX_SPW:RX_B\|counter_neg\[0\]  " "   -6.317            -342.286 RX_SPW:RX_B\|counter_neg\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1493598349170 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -6.128            -336.511 RX_SPW:RX\|counter_neg\[0\]  " "   -6.128            -336.511 RX_SPW:RX\|counter_neg\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1493598349170 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.615             -79.912 FSM_SPW:FSM_B\|state_fsm.connecting  " "   -4.615             -79.912 FSM_SPW:FSM_B\|state_fsm.connecting " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1493598349170 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.490             -89.038 FSM_SPW:FSM\|state_fsm.connecting  " "   -4.490             -89.038 FSM_SPW:FSM\|state_fsm.connecting " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1493598349170 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.195            -106.542 detector_tokens:B\|counter_neg\[0\]  " "   -3.195            -106.542 detector_tokens:B\|counter_neg\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1493598349170 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.175            -116.907 detector_tokens:A\|counter_neg\[0\]  " "   -3.175            -116.907 detector_tokens:A\|counter_neg\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1493598349170 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.986               0.000 FPGA_CLK1_50  " "    3.986               0.000 FPGA_CLK1_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1493598349170 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1493598349170 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal -2.453 " "Worst-case removal slack is -2.453" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1493598349212 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1493598349212 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.453             -20.993 FSM_SPW:FSM_B\|state_fsm.connecting  " "   -2.453             -20.993 FSM_SPW:FSM_B\|state_fsm.connecting " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1493598349212 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.515             -21.376 FSM_SPW:FSM\|state_fsm.connecting  " "   -1.515             -21.376 FSM_SPW:FSM\|state_fsm.connecting " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1493598349212 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.942               0.000 detector_tokens:A\|counter_neg\[0\]  " "    0.942               0.000 detector_tokens:A\|counter_neg\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1493598349212 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.273               0.000 FPGA_CLK1_50  " "    1.273               0.000 FPGA_CLK1_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1493598349212 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.393               0.000 detector_tokens:B\|counter_neg\[0\]  " "    1.393               0.000 detector_tokens:B\|counter_neg\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1493598349212 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.710               0.000 RX_SPW:RX_B\|counter_neg\[0\]  " "    3.710               0.000 RX_SPW:RX_B\|counter_neg\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1493598349212 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.964               0.000 RX_SPW:RX\|counter_neg\[0\]  " "    3.964               0.000 RX_SPW:RX\|counter_neg\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1493598349212 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1493598349212 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -2.297 " "Worst-case minimum pulse width slack is -2.297" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1493598349220 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1493598349220 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.297            -365.892 FSM_SPW:FSM_B\|state_fsm.connecting  " "   -2.297            -365.892 FSM_SPW:FSM_B\|state_fsm.connecting " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1493598349220 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.522            -209.975 FSM_SPW:FSM\|state_fsm.connecting  " "   -1.522            -209.975 FSM_SPW:FSM\|state_fsm.connecting " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1493598349220 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.464             -16.637 RX_SPW:RX_B\|counter_neg\[0\]  " "   -0.464             -16.637 RX_SPW:RX_B\|counter_neg\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1493598349220 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.328             -13.162 RX_SPW:RX\|counter_neg\[0\]  " "   -0.328             -13.162 RX_SPW:RX\|counter_neg\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1493598349220 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.289             -10.061 detector_tokens:A\|counter_neg\[0\]  " "   -0.289             -10.061 detector_tokens:A\|counter_neg\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1493598349220 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.210              -6.968 detector_tokens:B\|counter_neg\[0\]  " "   -0.210              -6.968 detector_tokens:B\|counter_neg\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1493598349220 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.076               0.000 AXI_INTERFACE\|pll_tx\|altera_pll_i\|cyclonev_pll\|counter\[4\].output_counter\|divclk  " "    1.076               0.000 AXI_INTERFACE\|pll_tx\|altera_pll_i\|cyclonev_pll\|counter\[4\].output_counter\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1493598349220 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.250               0.000 AXI_INTERFACE\|pll_tx\|altera_pll_i\|cyclonev_pll\|fpll_0\|fpll\|vcoph\[0\]  " "    1.250               0.000 AXI_INTERFACE\|pll_tx\|altera_pll_i\|cyclonev_pll\|fpll_0\|fpll\|vcoph\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1493598349220 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.199               0.000 FPGA_CLK1_50  " "    4.199               0.000 FPGA_CLK1_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1493598349220 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.227               0.000 AXI_INTERFACE\|pll_tx\|altera_pll_i\|cyclonev_pll\|counter\[3\].output_counter\|divclk  " "    4.227               0.000 AXI_INTERFACE\|pll_tx\|altera_pll_i\|cyclonev_pll\|counter\[3\].output_counter\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1493598349220 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.152               0.000 AXI_INTERFACE\|pll_tx\|altera_pll_i\|cyclonev_pll\|counter\[2\].output_counter\|divclk  " "    9.152               0.000 AXI_INTERFACE\|pll_tx\|altera_pll_i\|cyclonev_pll\|counter\[2\].output_counter\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1493598349220 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.286               0.000 AXI_INTERFACE\|pll_tx\|altera_pll_i\|cyclonev_pll\|counter\[1\].output_counter\|divclk  " "   49.286               0.000 AXI_INTERFACE\|pll_tx\|altera_pll_i\|cyclonev_pll\|counter\[1\].output_counter\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1493598349220 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   95.614               0.000 AXI_INTERFACE\|pll_tx\|altera_pll_i\|cyclonev_pll\|counter\[0\].output_counter\|divclk  " "   95.614               0.000 AXI_INTERFACE\|pll_tx\|altera_pll_i\|cyclonev_pll\|counter\[0\].output_counter\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1493598349220 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1493598349220 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 69 synchronizer chains. " "Report Metastability: Found 69 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "The design MTBF is not calculated because there are no specified synchronizers in the design. " "The design MTBF is not calculated because there are no specified synchronizers in the design." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1493598349397 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 69 " "Number of Synchronizer Chains Found: 69" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1493598349397 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1493598349397 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000 " "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1493598349397 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 9.942 ns " "Worst Case Available Settling Time: 9.942 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1493598349397 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1493598349397 ""}  } {  } 0 332114 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1493598349397 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 0C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1493598349409 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "TimeQuest Timing Analyzer" 0 -1 1493598349556 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "TimeQuest Timing Analyzer" 0 -1 1493598359733 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "From: AXI_INTERFACE\|hps_0\|fpga_interfaces\|hps2fpga\|clk  to: spw_ulight_nofifo:AXI_INTERFACE\|spw_ulight_nofifo_hps_0:hps_0\|spw_ulight_nofifo_hps_0_fpga_interfaces:fpga_interfaces\|hps2fpga~FF_3457 " "From: AXI_INTERFACE\|hps_0\|fpga_interfaces\|hps2fpga\|clk  to: spw_ulight_nofifo:AXI_INTERFACE\|spw_ulight_nofifo_hps_0:hps_0\|spw_ulight_nofifo_hps_0_fpga_interfaces:fpga_interfaces\|hps2fpga~FF_3457" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1493598360338 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: AXI_INTERFACE\|pll_tx\|altera_pll_i\|cyclonev_pll\|counter\[0\].output_counter  from: vco0ph\[0\]  to: divclk " "Cell: AXI_INTERFACE\|pll_tx\|altera_pll_i\|cyclonev_pll\|counter\[0\].output_counter  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1493598360338 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: AXI_INTERFACE\|pll_tx\|altera_pll_i\|cyclonev_pll\|counter\[1\].output_counter  from: vco0ph\[0\]  to: divclk " "Cell: AXI_INTERFACE\|pll_tx\|altera_pll_i\|cyclonev_pll\|counter\[1\].output_counter  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1493598360338 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: AXI_INTERFACE\|pll_tx\|altera_pll_i\|cyclonev_pll\|counter\[2\].output_counter  from: vco0ph\[0\]  to: divclk " "Cell: AXI_INTERFACE\|pll_tx\|altera_pll_i\|cyclonev_pll\|counter\[2\].output_counter  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1493598360338 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: AXI_INTERFACE\|pll_tx\|altera_pll_i\|cyclonev_pll\|counter\[3\].output_counter  from: vco0ph\[0\]  to: divclk " "Cell: AXI_INTERFACE\|pll_tx\|altera_pll_i\|cyclonev_pll\|counter\[3\].output_counter  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1493598360338 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: AXI_INTERFACE\|pll_tx\|altera_pll_i\|cyclonev_pll\|counter\[4\].output_counter  from: vco0ph\[0\]  to: divclk " "Cell: AXI_INTERFACE\|pll_tx\|altera_pll_i\|cyclonev_pll\|counter\[4\].output_counter  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1493598360338 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: AXI_INTERFACE\|pll_tx\|altera_pll_i\|cyclonev_pll\|fpll_0\|REFCLK_SELECT  from: clkin\[0\]  to: clkout " "Cell: AXI_INTERFACE\|pll_tx\|altera_pll_i\|cyclonev_pll\|fpll_0\|REFCLK_SELECT  from: clkin\[0\]  to: clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1493598360338 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: AXI_INTERFACE\|pll_tx\|altera_pll_i\|cyclonev_pll\|fpll_0\|fpll  from: refclkin  to: fbclk " "Cell: AXI_INTERFACE\|pll_tx\|altera_pll_i\|cyclonev_pll\|fpll_0\|fpll  from: refclkin  to: fbclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1493598360338 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: A\|info\[4\]  from: datac  to: combout " "Cell: A\|info\[4\]  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1493598360338 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: A\|info\[4\]  from: dataf  to: combout " "Cell: A\|info\[4\]  from: dataf  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1493598360338 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: B\|info\[4\]  from: datad  to: combout " "Cell: B\|info\[4\]  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1493598360338 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: B\|info\[4\]  from: dataf  to: combout " "Cell: B\|info\[4\]  from: dataf  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1493598360338 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Equal0~0  from: datad  to: combout " "Cell: Equal0~0  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1493598360338 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Equal0~0  from: dataf  to: combout " "Cell: Equal0~0  from: dataf  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1493598360338 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: RX_B\|rx_got_bit  from: datac  to: combout " "Cell: RX_B\|rx_got_bit  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1493598360338 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: RX_B\|rx_got_bit  from: dataf  to: combout " "Cell: RX_B\|rx_got_bit  from: dataf  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1493598360338 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: RX\|rx_got_bit  from: datac  to: combout " "Cell: RX\|rx_got_bit  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1493598360338 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: RX\|rx_got_bit  from: dataf  to: combout " "Cell: RX\|rx_got_bit  from: dataf  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1493598360338 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: TX_B\|always1~1  from: dataa  to: combout " "Cell: TX_B\|always1~1  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1493598360338 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: TX_B\|always1~1  from: datac  to: combout " "Cell: TX_B\|always1~1  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1493598360338 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: TX_B\|always1~1  from: datad  to: combout " "Cell: TX_B\|always1~1  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1493598360338 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: TX_B\|always1~1  from: dataf  to: combout " "Cell: TX_B\|always1~1  from: dataf  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1493598360338 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: TX_B\|tx_dout~43  from: datad  to: combout " "Cell: TX_B\|tx_dout~43  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1493598360338 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: TX_B\|tx_sout~0  from: dataf  to: combout " "Cell: TX_B\|tx_sout~0  from: dataf  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1493598360338 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: TX_B\|tx_sout~2  from: dataa  to: combout " "Cell: TX_B\|tx_sout~2  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1493598360338 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: TX_B\|tx_sout~2  from: datac  to: combout " "Cell: TX_B\|tx_sout~2  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1493598360338 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: TX_B\|tx_sout~2  from: datad  to: combout " "Cell: TX_B\|tx_sout~2  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1493598360338 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: TX_B\|tx_sout~2  from: dataf  to: combout " "Cell: TX_B\|tx_sout~2  from: dataf  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1493598360338 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: TX\|always1~1  from: dataa  to: combout " "Cell: TX\|always1~1  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1493598360338 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: TX\|always1~1  from: datab  to: combout " "Cell: TX\|always1~1  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1493598360338 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: TX\|always1~1  from: datae  to: combout " "Cell: TX\|always1~1  from: datae  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1493598360338 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: TX\|always1~1  from: dataf  to: combout " "Cell: TX\|always1~1  from: dataf  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1493598360338 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: TX\|tx_dout~43  from: dataf  to: combout " "Cell: TX\|tx_dout~43  from: dataf  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1493598360338 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: TX\|tx_sout~0  from: dataf  to: combout " "Cell: TX\|tx_sout~0  from: dataf  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1493598360338 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: TX\|tx_sout~2  from: dataa  to: combout " "Cell: TX\|tx_sout~2  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1493598360338 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: TX\|tx_sout~2  from: datad  to: combout " "Cell: TX\|tx_sout~2  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1493598360338 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: TX\|tx_sout~2  from: datae  to: combout " "Cell: TX\|tx_sout~2  from: datae  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1493598360338 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: TX\|tx_sout~2  from: dataf  to: combout " "Cell: TX\|tx_sout~2  from: dataf  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1493598360338 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ppllclk~4  from: datab  to: combout " "Cell: ppllclk~4  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1493598360338 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "TimeQuest Timing Analyzer" 0 -1 1493598360338 ""}
{ "Info" "ISTA_IGNORED_CLOCK_UNCERTAINTY" "" "The following assignments are ignored by the derive_clock_uncertainty command" {  } {  } 0 332152 "The following assignments are ignored by the derive_clock_uncertainty command" 0 0 "TimeQuest Timing Analyzer" 0 -1 1493598361843 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Design Software" 0 -1 1493598365204 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "TimeQuest Timing Analyzer" 0 -1 1493598365204 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -19.836 " "Worst-case setup slack is -19.836" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1493598365205 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1493598365205 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -19.836            -182.116 FSM_SPW:FSM_B\|state_fsm.connecting  " "  -19.836            -182.116 FSM_SPW:FSM_B\|state_fsm.connecting " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1493598365205 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -19.311            -165.313 FSM_SPW:FSM\|state_fsm.connecting  " "  -19.311            -165.313 FSM_SPW:FSM\|state_fsm.connecting " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1493598365205 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -15.463             -94.068 FPGA_CLK1_50  " "  -15.463             -94.068 FPGA_CLK1_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1493598365205 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -15.109            -774.150 AXI_INTERFACE\|pll_tx\|altera_pll_i\|cyclonev_pll\|counter\[3\].output_counter\|divclk  " "  -15.109            -774.150 AXI_INTERFACE\|pll_tx\|altera_pll_i\|cyclonev_pll\|counter\[3\].output_counter\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1493598365205 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -12.816            -509.762 AXI_INTERFACE\|pll_tx\|altera_pll_i\|cyclonev_pll\|counter\[0\].output_counter\|divclk  " "  -12.816            -509.762 AXI_INTERFACE\|pll_tx\|altera_pll_i\|cyclonev_pll\|counter\[0\].output_counter\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1493598365205 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -11.501            -410.436 AXI_INTERFACE\|pll_tx\|altera_pll_i\|cyclonev_pll\|counter\[1\].output_counter\|divclk  " "  -11.501            -410.436 AXI_INTERFACE\|pll_tx\|altera_pll_i\|cyclonev_pll\|counter\[1\].output_counter\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1493598365205 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -11.224            -389.910 AXI_INTERFACE\|pll_tx\|altera_pll_i\|cyclonev_pll\|counter\[2\].output_counter\|divclk  " "  -11.224            -389.910 AXI_INTERFACE\|pll_tx\|altera_pll_i\|cyclonev_pll\|counter\[2\].output_counter\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1493598365205 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -10.684            -353.226 AXI_INTERFACE\|pll_tx\|altera_pll_i\|cyclonev_pll\|counter\[4\].output_counter\|divclk  " "  -10.684            -353.226 AXI_INTERFACE\|pll_tx\|altera_pll_i\|cyclonev_pll\|counter\[4\].output_counter\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1493598365205 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -9.592            -364.810 RX_SPW:RX\|counter_neg\[0\]  " "   -9.592            -364.810 RX_SPW:RX\|counter_neg\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1493598365205 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -9.402            -357.568 RX_SPW:RX_B\|counter_neg\[0\]  " "   -9.402            -357.568 RX_SPW:RX_B\|counter_neg\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1493598365205 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -9.031            -292.101 detector_tokens:A\|counter_neg\[0\]  " "   -9.031            -292.101 detector_tokens:A\|counter_neg\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1493598365205 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -8.756            -293.796 detector_tokens:B\|counter_neg\[0\]  " "   -8.756            -293.796 detector_tokens:B\|counter_neg\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1493598365205 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1493598365205 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -10.326 " "Worst-case hold slack is -10.326" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1493598365396 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1493598365396 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -10.326            -599.063 AXI_INTERFACE\|pll_tx\|altera_pll_i\|cyclonev_pll\|counter\[0\].output_counter\|divclk  " "  -10.326            -599.063 AXI_INTERFACE\|pll_tx\|altera_pll_i\|cyclonev_pll\|counter\[0\].output_counter\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1493598365396 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -10.203            -590.146 AXI_INTERFACE\|pll_tx\|altera_pll_i\|cyclonev_pll\|counter\[4\].output_counter\|divclk  " "  -10.203            -590.146 AXI_INTERFACE\|pll_tx\|altera_pll_i\|cyclonev_pll\|counter\[4\].output_counter\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1493598365396 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -9.334            -739.299 AXI_INTERFACE\|pll_tx\|altera_pll_i\|cyclonev_pll\|counter\[3\].output_counter\|divclk  " "   -9.334            -739.299 AXI_INTERFACE\|pll_tx\|altera_pll_i\|cyclonev_pll\|counter\[3\].output_counter\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1493598365396 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -8.645            -472.988 AXI_INTERFACE\|pll_tx\|altera_pll_i\|cyclonev_pll\|counter\[2\].output_counter\|divclk  " "   -8.645            -472.988 AXI_INTERFACE\|pll_tx\|altera_pll_i\|cyclonev_pll\|counter\[2\].output_counter\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1493598365396 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -8.001            -424.688 AXI_INTERFACE\|pll_tx\|altera_pll_i\|cyclonev_pll\|counter\[1\].output_counter\|divclk  " "   -8.001            -424.688 AXI_INTERFACE\|pll_tx\|altera_pll_i\|cyclonev_pll\|counter\[1\].output_counter\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1493598365396 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.925            -106.634 FSM_SPW:FSM_B\|state_fsm.connecting  " "   -5.925            -106.634 FSM_SPW:FSM_B\|state_fsm.connecting " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1493598365396 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.686             -92.111 FSM_SPW:FSM\|state_fsm.connecting  " "   -5.686             -92.111 FSM_SPW:FSM\|state_fsm.connecting " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1493598365396 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.891             -60.198 FPGA_CLK1_50  " "   -2.891             -60.198 FPGA_CLK1_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1493598365396 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.795             -17.878 detector_tokens:B\|counter_neg\[0\]  " "   -1.795             -17.878 detector_tokens:B\|counter_neg\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1493598365396 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.767             -23.754 detector_tokens:A\|counter_neg\[0\]  " "   -1.767             -23.754 detector_tokens:A\|counter_neg\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1493598365396 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.459             -22.480 RX_SPW:RX_B\|counter_neg\[0\]  " "   -1.459             -22.480 RX_SPW:RX_B\|counter_neg\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1493598365396 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.442             -15.671 RX_SPW:RX\|counter_neg\[0\]  " "   -1.442             -15.671 RX_SPW:RX\|counter_neg\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1493598365396 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1493598365396 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -6.266 " "Worst-case recovery slack is -6.266" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1493598365429 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1493598365429 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -6.266            -341.439 RX_SPW:RX_B\|counter_neg\[0\]  " "   -6.266            -341.439 RX_SPW:RX_B\|counter_neg\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1493598365429 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -6.055            -334.056 RX_SPW:RX\|counter_neg\[0\]  " "   -6.055            -334.056 RX_SPW:RX\|counter_neg\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1493598365429 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.637             -81.886 FSM_SPW:FSM_B\|state_fsm.connecting  " "   -4.637             -81.886 FSM_SPW:FSM_B\|state_fsm.connecting " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1493598365429 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.438             -89.344 FSM_SPW:FSM\|state_fsm.connecting  " "   -4.438             -89.344 FSM_SPW:FSM\|state_fsm.connecting " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1493598365429 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.176            -106.524 detector_tokens:B\|counter_neg\[0\]  " "   -3.176            -106.524 detector_tokens:B\|counter_neg\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1493598365429 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.166            -116.934 detector_tokens:A\|counter_neg\[0\]  " "   -3.166            -116.934 detector_tokens:A\|counter_neg\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1493598365429 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.078               0.000 FPGA_CLK1_50  " "    4.078               0.000 FPGA_CLK1_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1493598365429 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1493598365429 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal -2.283 " "Worst-case removal slack is -2.283" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1493598365461 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1493598365461 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.283             -18.916 FSM_SPW:FSM_B\|state_fsm.connecting  " "   -2.283             -18.916 FSM_SPW:FSM_B\|state_fsm.connecting " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1493598365461 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.252             -19.063 FSM_SPW:FSM\|state_fsm.connecting  " "   -1.252             -19.063 FSM_SPW:FSM\|state_fsm.connecting " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1493598365461 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.974               0.000 detector_tokens:A\|counter_neg\[0\]  " "    0.974               0.000 detector_tokens:A\|counter_neg\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1493598365461 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.198               0.000 FPGA_CLK1_50  " "    1.198               0.000 FPGA_CLK1_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1493598365461 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.482               0.000 detector_tokens:B\|counter_neg\[0\]  " "    1.482               0.000 detector_tokens:B\|counter_neg\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1493598365461 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.788               0.000 RX_SPW:RX_B\|counter_neg\[0\]  " "    3.788               0.000 RX_SPW:RX_B\|counter_neg\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1493598365461 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.016               0.000 RX_SPW:RX\|counter_neg\[0\]  " "    4.016               0.000 RX_SPW:RX\|counter_neg\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1493598365461 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1493598365461 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -2.261 " "Worst-case minimum pulse width slack is -2.261" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1493598365468 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1493598365468 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.261            -358.628 FSM_SPW:FSM_B\|state_fsm.connecting  " "   -2.261            -358.628 FSM_SPW:FSM_B\|state_fsm.connecting " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1493598365468 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.324            -186.082 FSM_SPW:FSM\|state_fsm.connecting  " "   -1.324            -186.082 FSM_SPW:FSM\|state_fsm.connecting " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1493598365468 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.473             -17.529 RX_SPW:RX_B\|counter_neg\[0\]  " "   -0.473             -17.529 RX_SPW:RX_B\|counter_neg\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1493598365468 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.280             -12.757 RX_SPW:RX\|counter_neg\[0\]  " "   -0.280             -12.757 RX_SPW:RX\|counter_neg\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1493598365468 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.269              -9.432 detector_tokens:A\|counter_neg\[0\]  " "   -0.269              -9.432 detector_tokens:A\|counter_neg\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1493598365468 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.172              -5.480 detector_tokens:B\|counter_neg\[0\]  " "   -0.172              -5.480 detector_tokens:B\|counter_neg\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1493598365468 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.003               0.000 AXI_INTERFACE\|pll_tx\|altera_pll_i\|cyclonev_pll\|counter\[4\].output_counter\|divclk  " "    1.003               0.000 AXI_INTERFACE\|pll_tx\|altera_pll_i\|cyclonev_pll\|counter\[4\].output_counter\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1493598365468 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.250               0.000 AXI_INTERFACE\|pll_tx\|altera_pll_i\|cyclonev_pll\|fpll_0\|fpll\|vcoph\[0\]  " "    1.250               0.000 AXI_INTERFACE\|pll_tx\|altera_pll_i\|cyclonev_pll\|fpll_0\|fpll\|vcoph\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1493598365468 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.223               0.000 AXI_INTERFACE\|pll_tx\|altera_pll_i\|cyclonev_pll\|counter\[3\].output_counter\|divclk  " "    4.223               0.000 AXI_INTERFACE\|pll_tx\|altera_pll_i\|cyclonev_pll\|counter\[3\].output_counter\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1493598365468 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.272               0.000 FPGA_CLK1_50  " "    4.272               0.000 FPGA_CLK1_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1493598365468 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.227               0.000 AXI_INTERFACE\|pll_tx\|altera_pll_i\|cyclonev_pll\|counter\[2\].output_counter\|divclk  " "    9.227               0.000 AXI_INTERFACE\|pll_tx\|altera_pll_i\|cyclonev_pll\|counter\[2\].output_counter\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1493598365468 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.220               0.000 AXI_INTERFACE\|pll_tx\|altera_pll_i\|cyclonev_pll\|counter\[1\].output_counter\|divclk  " "   49.220               0.000 AXI_INTERFACE\|pll_tx\|altera_pll_i\|cyclonev_pll\|counter\[1\].output_counter\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1493598365468 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   95.547               0.000 AXI_INTERFACE\|pll_tx\|altera_pll_i\|cyclonev_pll\|counter\[0\].output_counter\|divclk  " "   95.547               0.000 AXI_INTERFACE\|pll_tx\|altera_pll_i\|cyclonev_pll\|counter\[0\].output_counter\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1493598365468 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1493598365468 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 69 synchronizer chains. " "Report Metastability: Found 69 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "The design MTBF is not calculated because there are no specified synchronizers in the design. " "The design MTBF is not calculated because there are no specified synchronizers in the design." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1493598365634 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 69 " "Number of Synchronizer Chains Found: 69" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1493598365634 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1493598365634 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000 " "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1493598365634 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 10.327 ns " "Worst Case Available Settling Time: 10.327 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1493598365634 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1493598365634 ""}  } {  } 0 332114 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1493598365634 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 85C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 85C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1493598365646 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "TimeQuest Timing Analyzer" 0 -1 1493598366033 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "TimeQuest Timing Analyzer" 0 -1 1493598376497 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "From: AXI_INTERFACE\|hps_0\|fpga_interfaces\|hps2fpga\|clk  to: spw_ulight_nofifo:AXI_INTERFACE\|spw_ulight_nofifo_hps_0:hps_0\|spw_ulight_nofifo_hps_0_fpga_interfaces:fpga_interfaces\|hps2fpga~FF_3457 " "From: AXI_INTERFACE\|hps_0\|fpga_interfaces\|hps2fpga\|clk  to: spw_ulight_nofifo:AXI_INTERFACE\|spw_ulight_nofifo_hps_0:hps_0\|spw_ulight_nofifo_hps_0_fpga_interfaces:fpga_interfaces\|hps2fpga~FF_3457" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1493598377116 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: AXI_INTERFACE\|pll_tx\|altera_pll_i\|cyclonev_pll\|counter\[0\].output_counter  from: vco0ph\[0\]  to: divclk " "Cell: AXI_INTERFACE\|pll_tx\|altera_pll_i\|cyclonev_pll\|counter\[0\].output_counter  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1493598377116 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: AXI_INTERFACE\|pll_tx\|altera_pll_i\|cyclonev_pll\|counter\[1\].output_counter  from: vco0ph\[0\]  to: divclk " "Cell: AXI_INTERFACE\|pll_tx\|altera_pll_i\|cyclonev_pll\|counter\[1\].output_counter  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1493598377116 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: AXI_INTERFACE\|pll_tx\|altera_pll_i\|cyclonev_pll\|counter\[2\].output_counter  from: vco0ph\[0\]  to: divclk " "Cell: AXI_INTERFACE\|pll_tx\|altera_pll_i\|cyclonev_pll\|counter\[2\].output_counter  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1493598377116 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: AXI_INTERFACE\|pll_tx\|altera_pll_i\|cyclonev_pll\|counter\[3\].output_counter  from: vco0ph\[0\]  to: divclk " "Cell: AXI_INTERFACE\|pll_tx\|altera_pll_i\|cyclonev_pll\|counter\[3\].output_counter  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1493598377116 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: AXI_INTERFACE\|pll_tx\|altera_pll_i\|cyclonev_pll\|counter\[4\].output_counter  from: vco0ph\[0\]  to: divclk " "Cell: AXI_INTERFACE\|pll_tx\|altera_pll_i\|cyclonev_pll\|counter\[4\].output_counter  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1493598377116 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: AXI_INTERFACE\|pll_tx\|altera_pll_i\|cyclonev_pll\|fpll_0\|REFCLK_SELECT  from: clkin\[0\]  to: clkout " "Cell: AXI_INTERFACE\|pll_tx\|altera_pll_i\|cyclonev_pll\|fpll_0\|REFCLK_SELECT  from: clkin\[0\]  to: clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1493598377116 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: AXI_INTERFACE\|pll_tx\|altera_pll_i\|cyclonev_pll\|fpll_0\|fpll  from: refclkin  to: fbclk " "Cell: AXI_INTERFACE\|pll_tx\|altera_pll_i\|cyclonev_pll\|fpll_0\|fpll  from: refclkin  to: fbclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1493598377116 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: A\|info\[4\]  from: datac  to: combout " "Cell: A\|info\[4\]  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1493598377116 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: A\|info\[4\]  from: dataf  to: combout " "Cell: A\|info\[4\]  from: dataf  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1493598377116 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: B\|info\[4\]  from: datad  to: combout " "Cell: B\|info\[4\]  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1493598377116 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: B\|info\[4\]  from: dataf  to: combout " "Cell: B\|info\[4\]  from: dataf  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1493598377116 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Equal0~0  from: datad  to: combout " "Cell: Equal0~0  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1493598377116 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Equal0~0  from: dataf  to: combout " "Cell: Equal0~0  from: dataf  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1493598377116 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: RX_B\|rx_got_bit  from: datac  to: combout " "Cell: RX_B\|rx_got_bit  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1493598377116 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: RX_B\|rx_got_bit  from: dataf  to: combout " "Cell: RX_B\|rx_got_bit  from: dataf  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1493598377116 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: RX\|rx_got_bit  from: datac  to: combout " "Cell: RX\|rx_got_bit  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1493598377116 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: RX\|rx_got_bit  from: dataf  to: combout " "Cell: RX\|rx_got_bit  from: dataf  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1493598377116 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: TX_B\|always1~1  from: dataa  to: combout " "Cell: TX_B\|always1~1  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1493598377116 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: TX_B\|always1~1  from: datac  to: combout " "Cell: TX_B\|always1~1  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1493598377116 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: TX_B\|always1~1  from: datad  to: combout " "Cell: TX_B\|always1~1  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1493598377116 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: TX_B\|always1~1  from: dataf  to: combout " "Cell: TX_B\|always1~1  from: dataf  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1493598377116 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: TX_B\|tx_dout~43  from: datad  to: combout " "Cell: TX_B\|tx_dout~43  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1493598377116 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: TX_B\|tx_sout~0  from: dataf  to: combout " "Cell: TX_B\|tx_sout~0  from: dataf  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1493598377116 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: TX_B\|tx_sout~2  from: dataa  to: combout " "Cell: TX_B\|tx_sout~2  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1493598377116 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: TX_B\|tx_sout~2  from: datac  to: combout " "Cell: TX_B\|tx_sout~2  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1493598377116 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: TX_B\|tx_sout~2  from: datad  to: combout " "Cell: TX_B\|tx_sout~2  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1493598377116 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: TX_B\|tx_sout~2  from: dataf  to: combout " "Cell: TX_B\|tx_sout~2  from: dataf  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1493598377116 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: TX\|always1~1  from: dataa  to: combout " "Cell: TX\|always1~1  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1493598377116 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: TX\|always1~1  from: datab  to: combout " "Cell: TX\|always1~1  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1493598377116 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: TX\|always1~1  from: datae  to: combout " "Cell: TX\|always1~1  from: datae  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1493598377116 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: TX\|always1~1  from: dataf  to: combout " "Cell: TX\|always1~1  from: dataf  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1493598377116 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: TX\|tx_dout~43  from: dataf  to: combout " "Cell: TX\|tx_dout~43  from: dataf  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1493598377116 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: TX\|tx_sout~0  from: dataf  to: combout " "Cell: TX\|tx_sout~0  from: dataf  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1493598377116 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: TX\|tx_sout~2  from: dataa  to: combout " "Cell: TX\|tx_sout~2  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1493598377116 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: TX\|tx_sout~2  from: datad  to: combout " "Cell: TX\|tx_sout~2  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1493598377116 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: TX\|tx_sout~2  from: datae  to: combout " "Cell: TX\|tx_sout~2  from: datae  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1493598377116 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: TX\|tx_sout~2  from: dataf  to: combout " "Cell: TX\|tx_sout~2  from: dataf  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1493598377116 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ppllclk~4  from: datab  to: combout " "Cell: ppllclk~4  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1493598377116 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "TimeQuest Timing Analyzer" 0 -1 1493598377116 ""}
{ "Info" "ISTA_IGNORED_CLOCK_UNCERTAINTY" "" "The following assignments are ignored by the derive_clock_uncertainty command" {  } {  } 0 332152 "The following assignments are ignored by the derive_clock_uncertainty command" 0 0 "TimeQuest Timing Analyzer" 0 -1 1493598378620 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Design Software" 0 -1 1493598381769 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "TimeQuest Timing Analyzer" 0 -1 1493598381769 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -11.143 " "Worst-case setup slack is -11.143" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1493598381771 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1493598381771 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -11.143             -97.320 FSM_SPW:FSM\|state_fsm.connecting  " "  -11.143             -97.320 FSM_SPW:FSM\|state_fsm.connecting " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1493598381771 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -11.059             -98.937 FSM_SPW:FSM_B\|state_fsm.connecting  " "  -11.059             -98.937 FSM_SPW:FSM_B\|state_fsm.connecting " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1493598381771 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -6.990             -42.378 FPGA_CLK1_50  " "   -6.990             -42.378 FPGA_CLK1_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1493598381771 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -6.900            -305.713 AXI_INTERFACE\|pll_tx\|altera_pll_i\|cyclonev_pll\|counter\[3\].output_counter\|divclk  " "   -6.900            -305.713 AXI_INTERFACE\|pll_tx\|altera_pll_i\|cyclonev_pll\|counter\[3\].output_counter\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1493598381771 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -6.710            -167.199 AXI_INTERFACE\|pll_tx\|altera_pll_i\|cyclonev_pll\|counter\[0\].output_counter\|divclk  " "   -6.710            -167.199 AXI_INTERFACE\|pll_tx\|altera_pll_i\|cyclonev_pll\|counter\[0\].output_counter\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1493598381771 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.956            -223.157 RX_SPW:RX\|counter_neg\[0\]  " "   -5.956            -223.157 RX_SPW:RX\|counter_neg\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1493598381771 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.954            -127.317 AXI_INTERFACE\|pll_tx\|altera_pll_i\|cyclonev_pll\|counter\[1\].output_counter\|divclk  " "   -5.954            -127.317 AXI_INTERFACE\|pll_tx\|altera_pll_i\|cyclonev_pll\|counter\[1\].output_counter\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1493598381771 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.913            -224.487 RX_SPW:RX_B\|counter_neg\[0\]  " "   -5.913            -224.487 RX_SPW:RX_B\|counter_neg\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1493598381771 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.872            -123.217 AXI_INTERFACE\|pll_tx\|altera_pll_i\|cyclonev_pll\|counter\[2\].output_counter\|divclk  " "   -5.872            -123.217 AXI_INTERFACE\|pll_tx\|altera_pll_i\|cyclonev_pll\|counter\[2\].output_counter\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1493598381771 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.573            -113.779 AXI_INTERFACE\|pll_tx\|altera_pll_i\|cyclonev_pll\|counter\[4\].output_counter\|divclk  " "   -5.573            -113.779 AXI_INTERFACE\|pll_tx\|altera_pll_i\|cyclonev_pll\|counter\[4\].output_counter\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1493598381771 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.507            -178.451 detector_tokens:A\|counter_neg\[0\]  " "   -5.507            -178.451 detector_tokens:A\|counter_neg\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1493598381771 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.308            -174.556 detector_tokens:B\|counter_neg\[0\]  " "   -5.308            -174.556 detector_tokens:B\|counter_neg\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1493598381771 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1493598381771 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -5.671 " "Worst-case hold slack is -5.671" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1493598381953 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1493598381953 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.671            -312.574 AXI_INTERFACE\|pll_tx\|altera_pll_i\|cyclonev_pll\|counter\[0\].output_counter\|divclk  " "   -5.671            -312.574 AXI_INTERFACE\|pll_tx\|altera_pll_i\|cyclonev_pll\|counter\[0\].output_counter\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1493598381953 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.610            -307.999 AXI_INTERFACE\|pll_tx\|altera_pll_i\|cyclonev_pll\|counter\[4\].output_counter\|divclk  " "   -5.610            -307.999 AXI_INTERFACE\|pll_tx\|altera_pll_i\|cyclonev_pll\|counter\[4\].output_counter\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1493598381953 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.289            -399.030 AXI_INTERFACE\|pll_tx\|altera_pll_i\|cyclonev_pll\|counter\[3\].output_counter\|divclk  " "   -5.289            -399.030 AXI_INTERFACE\|pll_tx\|altera_pll_i\|cyclonev_pll\|counter\[3\].output_counter\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1493598381953 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.853            -251.224 AXI_INTERFACE\|pll_tx\|altera_pll_i\|cyclonev_pll\|counter\[2\].output_counter\|divclk  " "   -4.853            -251.224 AXI_INTERFACE\|pll_tx\|altera_pll_i\|cyclonev_pll\|counter\[2\].output_counter\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1493598381953 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.591            -231.574 AXI_INTERFACE\|pll_tx\|altera_pll_i\|cyclonev_pll\|counter\[1\].output_counter\|divclk  " "   -4.591            -231.574 AXI_INTERFACE\|pll_tx\|altera_pll_i\|cyclonev_pll\|counter\[1\].output_counter\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1493598381953 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.830             -62.163 FSM_SPW:FSM\|state_fsm.connecting  " "   -3.830             -62.163 FSM_SPW:FSM\|state_fsm.connecting " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1493598381953 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.729             -61.537 FSM_SPW:FSM_B\|state_fsm.connecting  " "   -3.729             -61.537 FSM_SPW:FSM_B\|state_fsm.connecting " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1493598381953 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.525             -30.278 FPGA_CLK1_50  " "   -1.525             -30.278 FPGA_CLK1_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1493598381953 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.971              -9.614 detector_tokens:B\|counter_neg\[0\]  " "   -0.971              -9.614 detector_tokens:B\|counter_neg\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1493598381953 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.881             -10.863 detector_tokens:A\|counter_neg\[0\]  " "   -0.881             -10.863 detector_tokens:A\|counter_neg\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1493598381953 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.826              -8.831 RX_SPW:RX\|counter_neg\[0\]  " "   -0.826              -8.831 RX_SPW:RX\|counter_neg\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1493598381953 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.799             -11.531 RX_SPW:RX_B\|counter_neg\[0\]  " "   -0.799             -11.531 RX_SPW:RX_B\|counter_neg\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1493598381953 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1493598381953 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -3.437 " "Worst-case recovery slack is -3.437" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1493598381984 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1493598381984 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.437            -183.213 RX_SPW:RX_B\|counter_neg\[0\]  " "   -3.437            -183.213 RX_SPW:RX_B\|counter_neg\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1493598381984 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.359            -179.789 RX_SPW:RX\|counter_neg\[0\]  " "   -3.359            -179.789 RX_SPW:RX\|counter_neg\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1493598381984 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.422             -44.587 FSM_SPW:FSM\|state_fsm.connecting  " "   -2.422             -44.587 FSM_SPW:FSM\|state_fsm.connecting " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1493598381984 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.307             -37.982 FSM_SPW:FSM_B\|state_fsm.connecting  " "   -2.307             -37.982 FSM_SPW:FSM_B\|state_fsm.connecting " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1493598381984 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.805             -63.321 detector_tokens:A\|counter_neg\[0\]  " "   -1.805             -63.321 detector_tokens:A\|counter_neg\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1493598381984 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.800             -56.943 detector_tokens:B\|counter_neg\[0\]  " "   -1.800             -56.943 detector_tokens:B\|counter_neg\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1493598381984 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    6.433               0.000 FPGA_CLK1_50  " "    6.433               0.000 FPGA_CLK1_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1493598381984 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1493598381984 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal -1.535 " "Worst-case removal slack is -1.535" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1493598382025 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1493598382025 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.535             -16.404 FSM_SPW:FSM_B\|state_fsm.connecting  " "   -1.535             -16.404 FSM_SPW:FSM_B\|state_fsm.connecting " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1493598382025 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.082             -17.007 FSM_SPW:FSM\|state_fsm.connecting  " "   -1.082             -17.007 FSM_SPW:FSM\|state_fsm.connecting " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1493598382025 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.390               0.000 detector_tokens:A\|counter_neg\[0\]  " "    0.390               0.000 detector_tokens:A\|counter_neg\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1493598382025 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.496               0.000 detector_tokens:B\|counter_neg\[0\]  " "    0.496               0.000 detector_tokens:B\|counter_neg\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1493598382025 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.749               0.000 FPGA_CLK1_50  " "    0.749               0.000 FPGA_CLK1_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1493598382025 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.850               0.000 RX_SPW:RX_B\|counter_neg\[0\]  " "    1.850               0.000 RX_SPW:RX_B\|counter_neg\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1493598382025 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.017               0.000 RX_SPW:RX\|counter_neg\[0\]  " "    2.017               0.000 RX_SPW:RX\|counter_neg\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1493598382025 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1493598382025 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -1.042 " "Worst-case minimum pulse width slack is -1.042" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1493598382034 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1493598382034 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.042             -87.479 FSM_SPW:FSM_B\|state_fsm.connecting  " "   -1.042             -87.479 FSM_SPW:FSM_B\|state_fsm.connecting " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1493598382034 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.778             -74.905 FSM_SPW:FSM\|state_fsm.connecting  " "   -0.778             -74.905 FSM_SPW:FSM\|state_fsm.connecting " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1493598382034 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.187              -3.181 RX_SPW:RX_B\|counter_neg\[0\]  " "   -0.187              -3.181 RX_SPW:RX_B\|counter_neg\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1493598382034 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.035              -0.898 detector_tokens:A\|counter_neg\[0\]  " "   -0.035              -0.898 detector_tokens:A\|counter_neg\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1493598382034 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.025              -0.239 RX_SPW:RX\|counter_neg\[0\]  " "   -0.025              -0.239 RX_SPW:RX\|counter_neg\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1493598382034 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.015               0.000 detector_tokens:B\|counter_neg\[0\]  " "    0.015               0.000 detector_tokens:B\|counter_neg\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1493598382034 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.250               0.000 AXI_INTERFACE\|pll_tx\|altera_pll_i\|cyclonev_pll\|fpll_0\|fpll\|vcoph\[0\]  " "    1.250               0.000 AXI_INTERFACE\|pll_tx\|altera_pll_i\|cyclonev_pll\|fpll_0\|fpll\|vcoph\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1493598382034 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.489               0.000 AXI_INTERFACE\|pll_tx\|altera_pll_i\|cyclonev_pll\|counter\[4\].output_counter\|divclk  " "    1.489               0.000 AXI_INTERFACE\|pll_tx\|altera_pll_i\|cyclonev_pll\|counter\[4\].output_counter\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1493598382034 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.076               0.000 FPGA_CLK1_50  " "    4.076               0.000 FPGA_CLK1_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1493598382034 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.347               0.000 AXI_INTERFACE\|pll_tx\|altera_pll_i\|cyclonev_pll\|counter\[3\].output_counter\|divclk  " "    4.347               0.000 AXI_INTERFACE\|pll_tx\|altera_pll_i\|cyclonev_pll\|counter\[3\].output_counter\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1493598382034 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.318               0.000 AXI_INTERFACE\|pll_tx\|altera_pll_i\|cyclonev_pll\|counter\[2\].output_counter\|divclk  " "    9.318               0.000 AXI_INTERFACE\|pll_tx\|altera_pll_i\|cyclonev_pll\|counter\[2\].output_counter\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1493598382034 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.455               0.000 AXI_INTERFACE\|pll_tx\|altera_pll_i\|cyclonev_pll\|counter\[1\].output_counter\|divclk  " "   49.455               0.000 AXI_INTERFACE\|pll_tx\|altera_pll_i\|cyclonev_pll\|counter\[1\].output_counter\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1493598382034 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   97.493               0.000 AXI_INTERFACE\|pll_tx\|altera_pll_i\|cyclonev_pll\|counter\[0\].output_counter\|divclk  " "   97.493               0.000 AXI_INTERFACE\|pll_tx\|altera_pll_i\|cyclonev_pll\|counter\[0\].output_counter\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1493598382034 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1493598382034 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 69 synchronizer chains. " "Report Metastability: Found 69 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "The design MTBF is not calculated because there are no specified synchronizers in the design. " "The design MTBF is not calculated because there are no specified synchronizers in the design." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1493598382205 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 69 " "Number of Synchronizer Chains Found: 69" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1493598382205 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1493598382205 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000 " "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1493598382205 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 13.488 ns " "Worst Case Available Settling Time: 13.488 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1493598382205 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1493598382205 ""}  } {  } 0 332114 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1493598382205 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 0C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1493598382216 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "From: AXI_INTERFACE\|hps_0\|fpga_interfaces\|hps2fpga\|clk  to: spw_ulight_nofifo:AXI_INTERFACE\|spw_ulight_nofifo_hps_0:hps_0\|spw_ulight_nofifo_hps_0_fpga_interfaces:fpga_interfaces\|hps2fpga~FF_3457 " "From: AXI_INTERFACE\|hps_0\|fpga_interfaces\|hps2fpga\|clk  to: spw_ulight_nofifo:AXI_INTERFACE\|spw_ulight_nofifo_hps_0:hps_0\|spw_ulight_nofifo_hps_0_fpga_interfaces:fpga_interfaces\|hps2fpga~FF_3457" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1493598382786 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: AXI_INTERFACE\|pll_tx\|altera_pll_i\|cyclonev_pll\|counter\[0\].output_counter  from: vco0ph\[0\]  to: divclk " "Cell: AXI_INTERFACE\|pll_tx\|altera_pll_i\|cyclonev_pll\|counter\[0\].output_counter  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1493598382786 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: AXI_INTERFACE\|pll_tx\|altera_pll_i\|cyclonev_pll\|counter\[1\].output_counter  from: vco0ph\[0\]  to: divclk " "Cell: AXI_INTERFACE\|pll_tx\|altera_pll_i\|cyclonev_pll\|counter\[1\].output_counter  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1493598382786 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: AXI_INTERFACE\|pll_tx\|altera_pll_i\|cyclonev_pll\|counter\[2\].output_counter  from: vco0ph\[0\]  to: divclk " "Cell: AXI_INTERFACE\|pll_tx\|altera_pll_i\|cyclonev_pll\|counter\[2\].output_counter  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1493598382786 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: AXI_INTERFACE\|pll_tx\|altera_pll_i\|cyclonev_pll\|counter\[3\].output_counter  from: vco0ph\[0\]  to: divclk " "Cell: AXI_INTERFACE\|pll_tx\|altera_pll_i\|cyclonev_pll\|counter\[3\].output_counter  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1493598382786 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: AXI_INTERFACE\|pll_tx\|altera_pll_i\|cyclonev_pll\|counter\[4\].output_counter  from: vco0ph\[0\]  to: divclk " "Cell: AXI_INTERFACE\|pll_tx\|altera_pll_i\|cyclonev_pll\|counter\[4\].output_counter  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1493598382786 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: AXI_INTERFACE\|pll_tx\|altera_pll_i\|cyclonev_pll\|fpll_0\|REFCLK_SELECT  from: clkin\[0\]  to: clkout " "Cell: AXI_INTERFACE\|pll_tx\|altera_pll_i\|cyclonev_pll\|fpll_0\|REFCLK_SELECT  from: clkin\[0\]  to: clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1493598382786 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: AXI_INTERFACE\|pll_tx\|altera_pll_i\|cyclonev_pll\|fpll_0\|fpll  from: refclkin  to: fbclk " "Cell: AXI_INTERFACE\|pll_tx\|altera_pll_i\|cyclonev_pll\|fpll_0\|fpll  from: refclkin  to: fbclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1493598382786 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: A\|info\[4\]  from: datac  to: combout " "Cell: A\|info\[4\]  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1493598382786 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: A\|info\[4\]  from: dataf  to: combout " "Cell: A\|info\[4\]  from: dataf  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1493598382786 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: B\|info\[4\]  from: datad  to: combout " "Cell: B\|info\[4\]  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1493598382786 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: B\|info\[4\]  from: dataf  to: combout " "Cell: B\|info\[4\]  from: dataf  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1493598382786 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Equal0~0  from: datad  to: combout " "Cell: Equal0~0  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1493598382786 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Equal0~0  from: dataf  to: combout " "Cell: Equal0~0  from: dataf  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1493598382786 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: RX_B\|rx_got_bit  from: datac  to: combout " "Cell: RX_B\|rx_got_bit  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1493598382786 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: RX_B\|rx_got_bit  from: dataf  to: combout " "Cell: RX_B\|rx_got_bit  from: dataf  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1493598382786 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: RX\|rx_got_bit  from: datac  to: combout " "Cell: RX\|rx_got_bit  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1493598382786 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: RX\|rx_got_bit  from: dataf  to: combout " "Cell: RX\|rx_got_bit  from: dataf  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1493598382786 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: TX_B\|always1~1  from: dataa  to: combout " "Cell: TX_B\|always1~1  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1493598382786 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: TX_B\|always1~1  from: datac  to: combout " "Cell: TX_B\|always1~1  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1493598382786 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: TX_B\|always1~1  from: datad  to: combout " "Cell: TX_B\|always1~1  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1493598382786 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: TX_B\|always1~1  from: dataf  to: combout " "Cell: TX_B\|always1~1  from: dataf  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1493598382786 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: TX_B\|tx_dout~43  from: datad  to: combout " "Cell: TX_B\|tx_dout~43  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1493598382786 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: TX_B\|tx_sout~0  from: dataf  to: combout " "Cell: TX_B\|tx_sout~0  from: dataf  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1493598382786 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: TX_B\|tx_sout~2  from: dataa  to: combout " "Cell: TX_B\|tx_sout~2  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1493598382786 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: TX_B\|tx_sout~2  from: datac  to: combout " "Cell: TX_B\|tx_sout~2  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1493598382786 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: TX_B\|tx_sout~2  from: datad  to: combout " "Cell: TX_B\|tx_sout~2  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1493598382786 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: TX_B\|tx_sout~2  from: dataf  to: combout " "Cell: TX_B\|tx_sout~2  from: dataf  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1493598382786 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: TX\|always1~1  from: dataa  to: combout " "Cell: TX\|always1~1  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1493598382786 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: TX\|always1~1  from: datab  to: combout " "Cell: TX\|always1~1  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1493598382786 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: TX\|always1~1  from: datae  to: combout " "Cell: TX\|always1~1  from: datae  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1493598382786 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: TX\|always1~1  from: dataf  to: combout " "Cell: TX\|always1~1  from: dataf  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1493598382786 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: TX\|tx_dout~43  from: dataf  to: combout " "Cell: TX\|tx_dout~43  from: dataf  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1493598382786 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: TX\|tx_sout~0  from: dataf  to: combout " "Cell: TX\|tx_sout~0  from: dataf  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1493598382786 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: TX\|tx_sout~2  from: dataa  to: combout " "Cell: TX\|tx_sout~2  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1493598382786 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: TX\|tx_sout~2  from: datad  to: combout " "Cell: TX\|tx_sout~2  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1493598382786 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: TX\|tx_sout~2  from: datae  to: combout " "Cell: TX\|tx_sout~2  from: datae  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1493598382786 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: TX\|tx_sout~2  from: dataf  to: combout " "Cell: TX\|tx_sout~2  from: dataf  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1493598382786 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ppllclk~4  from: datab  to: combout " "Cell: ppllclk~4  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1493598382786 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "TimeQuest Timing Analyzer" 0 -1 1493598382786 ""}
{ "Info" "ISTA_IGNORED_CLOCK_UNCERTAINTY" "" "The following assignments are ignored by the derive_clock_uncertainty command" {  } {  } 0 332152 "The following assignments are ignored by the derive_clock_uncertainty command" 0 0 "TimeQuest Timing Analyzer" 0 -1 1493598384295 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Design Software" 0 -1 1493598387421 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "TimeQuest Timing Analyzer" 0 -1 1493598387421 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -10.304 " "Worst-case setup slack is -10.304" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1493598387422 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1493598387422 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -10.304             -87.457 FSM_SPW:FSM\|state_fsm.connecting  " "  -10.304             -87.457 FSM_SPW:FSM\|state_fsm.connecting " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1493598387422 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -10.284             -91.324 FSM_SPW:FSM_B\|state_fsm.connecting  " "  -10.284             -91.324 FSM_SPW:FSM_B\|state_fsm.connecting " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1493598387422 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -6.031             -33.061 FPGA_CLK1_50  " "   -6.031             -33.061 FPGA_CLK1_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1493598387422 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.820            -233.982 AXI_INTERFACE\|pll_tx\|altera_pll_i\|cyclonev_pll\|counter\[3\].output_counter\|divclk  " "   -5.820            -233.982 AXI_INTERFACE\|pll_tx\|altera_pll_i\|cyclonev_pll\|counter\[3\].output_counter\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1493598387422 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.453            -127.077 AXI_INTERFACE\|pll_tx\|altera_pll_i\|cyclonev_pll\|counter\[0\].output_counter\|divclk  " "   -5.453            -127.077 AXI_INTERFACE\|pll_tx\|altera_pll_i\|cyclonev_pll\|counter\[0\].output_counter\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1493598387422 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.279            -199.414 RX_SPW:RX\|counter_neg\[0\]  " "   -5.279            -199.414 RX_SPW:RX\|counter_neg\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1493598387422 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.237            -199.114 RX_SPW:RX_B\|counter_neg\[0\]  " "   -5.237            -199.114 RX_SPW:RX_B\|counter_neg\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1493598387422 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.870            -158.135 detector_tokens:A\|counter_neg\[0\]  " "   -4.870            -158.135 detector_tokens:A\|counter_neg\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1493598387422 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.735            -156.286 detector_tokens:B\|counter_neg\[0\]  " "   -4.735            -156.286 detector_tokens:B\|counter_neg\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1493598387422 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.724             -90.918 AXI_INTERFACE\|pll_tx\|altera_pll_i\|cyclonev_pll\|counter\[1\].output_counter\|divclk  " "   -4.724             -90.918 AXI_INTERFACE\|pll_tx\|altera_pll_i\|cyclonev_pll\|counter\[1\].output_counter\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1493598387422 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.674             -88.568 AXI_INTERFACE\|pll_tx\|altera_pll_i\|cyclonev_pll\|counter\[2\].output_counter\|divclk  " "   -4.674             -88.568 AXI_INTERFACE\|pll_tx\|altera_pll_i\|cyclonev_pll\|counter\[2\].output_counter\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1493598387422 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.388             -78.191 AXI_INTERFACE\|pll_tx\|altera_pll_i\|cyclonev_pll\|counter\[4\].output_counter\|divclk  " "   -4.388             -78.191 AXI_INTERFACE\|pll_tx\|altera_pll_i\|cyclonev_pll\|counter\[4\].output_counter\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1493598387422 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1493598387422 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -5.405 " "Worst-case hold slack is -5.405" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1493598387597 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1493598387597 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.405            -302.597 AXI_INTERFACE\|pll_tx\|altera_pll_i\|cyclonev_pll\|counter\[0\].output_counter\|divclk  " "   -5.405            -302.597 AXI_INTERFACE\|pll_tx\|altera_pll_i\|cyclonev_pll\|counter\[0\].output_counter\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1493598387597 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.352            -298.622 AXI_INTERFACE\|pll_tx\|altera_pll_i\|cyclonev_pll\|counter\[4\].output_counter\|divclk  " "   -5.352            -298.622 AXI_INTERFACE\|pll_tx\|altera_pll_i\|cyclonev_pll\|counter\[4\].output_counter\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1493598387597 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.049            -394.066 AXI_INTERFACE\|pll_tx\|altera_pll_i\|cyclonev_pll\|counter\[3\].output_counter\|divclk  " "   -5.049            -394.066 AXI_INTERFACE\|pll_tx\|altera_pll_i\|cyclonev_pll\|counter\[3\].output_counter\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1493598387597 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.624            -244.022 AXI_INTERFACE\|pll_tx\|altera_pll_i\|cyclonev_pll\|counter\[2\].output_counter\|divclk  " "   -4.624            -244.022 AXI_INTERFACE\|pll_tx\|altera_pll_i\|cyclonev_pll\|counter\[2\].output_counter\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1493598387597 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.404            -227.522 AXI_INTERFACE\|pll_tx\|altera_pll_i\|cyclonev_pll\|counter\[1\].output_counter\|divclk  " "   -4.404            -227.522 AXI_INTERFACE\|pll_tx\|altera_pll_i\|cyclonev_pll\|counter\[1\].output_counter\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1493598387597 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.414             -54.050 FSM_SPW:FSM\|state_fsm.connecting  " "   -3.414             -54.050 FSM_SPW:FSM\|state_fsm.connecting " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1493598387597 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.378             -55.784 FSM_SPW:FSM_B\|state_fsm.connecting  " "   -3.378             -55.784 FSM_SPW:FSM_B\|state_fsm.connecting " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1493598387597 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.507             -34.775 FPGA_CLK1_50  " "   -1.507             -34.775 FPGA_CLK1_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1493598387597 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.894              -8.701 detector_tokens:B\|counter_neg\[0\]  " "   -0.894              -8.701 detector_tokens:B\|counter_neg\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1493598387597 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.829             -10.207 detector_tokens:A\|counter_neg\[0\]  " "   -0.829             -10.207 detector_tokens:A\|counter_neg\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1493598387597 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.742              -7.914 RX_SPW:RX\|counter_neg\[0\]  " "   -0.742              -7.914 RX_SPW:RX\|counter_neg\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1493598387597 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.723             -10.414 RX_SPW:RX_B\|counter_neg\[0\]  " "   -0.723             -10.414 RX_SPW:RX_B\|counter_neg\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1493598387597 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1493598387597 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -3.305 " "Worst-case recovery slack is -3.305" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1493598387629 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1493598387629 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.305            -177.762 RX_SPW:RX_B\|counter_neg\[0\]  " "   -3.305            -177.762 RX_SPW:RX_B\|counter_neg\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1493598387629 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.225            -174.190 RX_SPW:RX\|counter_neg\[0\]  " "   -3.225            -174.190 RX_SPW:RX\|counter_neg\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1493598387629 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.357             -44.381 FSM_SPW:FSM\|state_fsm.connecting  " "   -2.357             -44.381 FSM_SPW:FSM\|state_fsm.connecting " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1493598387629 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.297             -38.783 FSM_SPW:FSM_B\|state_fsm.connecting  " "   -2.297             -38.783 FSM_SPW:FSM_B\|state_fsm.connecting " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1493598387629 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.644             -58.463 detector_tokens:A\|counter_neg\[0\]  " "   -1.644             -58.463 detector_tokens:A\|counter_neg\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1493598387629 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.643             -52.555 detector_tokens:B\|counter_neg\[0\]  " "   -1.643             -52.555 detector_tokens:B\|counter_neg\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1493598387629 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    6.619               0.000 FPGA_CLK1_50  " "    6.619               0.000 FPGA_CLK1_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1493598387629 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1493598387629 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal -1.343 " "Worst-case removal slack is -1.343" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1493598387661 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1493598387661 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.343             -12.358 FSM_SPW:FSM_B\|state_fsm.connecting  " "   -1.343             -12.358 FSM_SPW:FSM_B\|state_fsm.connecting " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1493598387661 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.907             -13.294 FSM_SPW:FSM\|state_fsm.connecting  " "   -0.907             -13.294 FSM_SPW:FSM\|state_fsm.connecting " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1493598387661 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.370               0.000 detector_tokens:A\|counter_neg\[0\]  " "    0.370               0.000 detector_tokens:A\|counter_neg\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1493598387661 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.492               0.000 detector_tokens:B\|counter_neg\[0\]  " "    0.492               0.000 detector_tokens:B\|counter_neg\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1493598387661 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.688               0.000 FPGA_CLK1_50  " "    0.688               0.000 FPGA_CLK1_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1493598387661 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.847               0.000 RX_SPW:RX_B\|counter_neg\[0\]  " "    1.847               0.000 RX_SPW:RX_B\|counter_neg\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1493598387661 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.994               0.000 RX_SPW:RX\|counter_neg\[0\]  " "    1.994               0.000 RX_SPW:RX\|counter_neg\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1493598387661 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1493598387661 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -0.931 " "Worst-case minimum pulse width slack is -0.931" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1493598387669 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1493598387669 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.931             -75.971 FSM_SPW:FSM_B\|state_fsm.connecting  " "   -0.931             -75.971 FSM_SPW:FSM_B\|state_fsm.connecting " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1493598387669 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.616             -53.503 FSM_SPW:FSM\|state_fsm.connecting  " "   -0.616             -53.503 FSM_SPW:FSM\|state_fsm.connecting " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1493598387669 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.130              -1.724 RX_SPW:RX_B\|counter_neg\[0\]  " "   -0.130              -1.724 RX_SPW:RX_B\|counter_neg\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1493598387669 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.006               0.000 detector_tokens:A\|counter_neg\[0\]  " "    0.006               0.000 detector_tokens:A\|counter_neg\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1493598387669 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.027               0.000 RX_SPW:RX\|counter_neg\[0\]  " "    0.027               0.000 RX_SPW:RX\|counter_neg\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1493598387669 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.068               0.000 detector_tokens:B\|counter_neg\[0\]  " "    0.068               0.000 detector_tokens:B\|counter_neg\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1493598387669 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.250               0.000 AXI_INTERFACE\|pll_tx\|altera_pll_i\|cyclonev_pll\|fpll_0\|fpll\|vcoph\[0\]  " "    1.250               0.000 AXI_INTERFACE\|pll_tx\|altera_pll_i\|cyclonev_pll\|fpll_0\|fpll\|vcoph\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1493598387669 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.600               0.000 AXI_INTERFACE\|pll_tx\|altera_pll_i\|cyclonev_pll\|counter\[4\].output_counter\|divclk  " "    1.600               0.000 AXI_INTERFACE\|pll_tx\|altera_pll_i\|cyclonev_pll\|counter\[4\].output_counter\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1493598387669 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.040               0.000 FPGA_CLK1_50  " "    4.040               0.000 FPGA_CLK1_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1493598387669 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.424               0.000 AXI_INTERFACE\|pll_tx\|altera_pll_i\|cyclonev_pll\|counter\[3\].output_counter\|divclk  " "    4.424               0.000 AXI_INTERFACE\|pll_tx\|altera_pll_i\|cyclonev_pll\|counter\[3\].output_counter\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1493598387669 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.407               0.000 AXI_INTERFACE\|pll_tx\|altera_pll_i\|cyclonev_pll\|counter\[2\].output_counter\|divclk  " "    9.407               0.000 AXI_INTERFACE\|pll_tx\|altera_pll_i\|cyclonev_pll\|counter\[2\].output_counter\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1493598387669 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.524               0.000 AXI_INTERFACE\|pll_tx\|altera_pll_i\|cyclonev_pll\|counter\[1\].output_counter\|divclk  " "   49.524               0.000 AXI_INTERFACE\|pll_tx\|altera_pll_i\|cyclonev_pll\|counter\[1\].output_counter\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1493598387669 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   97.701               0.000 AXI_INTERFACE\|pll_tx\|altera_pll_i\|cyclonev_pll\|counter\[0\].output_counter\|divclk  " "   97.701               0.000 AXI_INTERFACE\|pll_tx\|altera_pll_i\|cyclonev_pll\|counter\[0\].output_counter\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1493598387669 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1493598387669 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 69 synchronizer chains. " "Report Metastability: Found 69 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "The design MTBF is not calculated because there are no specified synchronizers in the design. " "The design MTBF is not calculated because there are no specified synchronizers in the design." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1493598387831 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 69 " "Number of Synchronizer Chains Found: 69" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1493598387831 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1493598387831 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000 " "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1493598387831 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 14.194 ns " "Worst Case Available Settling Time: 14.194 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1493598387831 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1493598387831 ""}  } {  } 0 332114 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1493598387831 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "TimeQuest Timing Analyzer" 0 -1 1493598389411 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "TimeQuest Timing Analyzer" 0 -1 1493598389411 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 4 s Quartus Prime " "Quartus Prime TimeQuest Timing Analyzer was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1357 " "Peak virtual memory: 1357 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1493598389560 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Apr 30 21:26:29 2017 " "Processing ended: Sun Apr 30 21:26:29 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1493598389560 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:53 " "Elapsed time: 00:00:53" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1493598389560 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:08 " "Total CPU time (on all processors): 00:01:08" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1493598389560 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1493598389560 ""}
