// Seed: 1333127689
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13
);
  input wire id_13;
  inout wire id_12;
  inout wire id_11;
  input wire id_10;
  input wire id_9;
  inout wire id_8;
  output wire id_7;
  output wire id_6;
  inout wire id_5;
  output wire id_4;
  inout wire id_3;
  input wire id_2;
  input wire id_1;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8
);
  input wire id_8;
  inout wire id_7;
  input wire id_6;
  inout wire id_5;
  output wire id_4;
  output wire id_3;
  input wire id_2;
  output wire id_1;
  wire id_9;
  always_latch begin : LABEL_0
    id_4[1] = id_2;
  end
  assign id_1 = 1;
  assign id_7 = id_5;
  module_0 modCall_1 (
      id_5,
      id_2,
      id_5,
      id_9,
      id_5,
      id_9,
      id_7,
      id_7,
      id_8,
      id_5,
      id_9,
      id_9,
      id_6
  );
  wire id_10;
  if ((1 && id_2)) begin : LABEL_0
    wire id_11;
  end else wire id_12;
  wand id_13;
  assign id_13 = 1;
endmodule
