Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (lin64) Build 2552052 Fri May 24 14:47:09 MDT 2019
| Date         : Tue Feb 18 18:15:18 2020
| Host         : hulk running 64-bit unknown
| Command      : report_timing_summary -max_paths 10 -file design_1_wrapper_timing_summary_routed.rpt -pb design_1_wrapper_timing_summary_routed.pb -rpx design_1_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : design_1_wrapper
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      9.510        0.000                      0                11871        0.046        0.000                      0                11871        7.000        0.000                       0                  4565  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                                    Waveform(ns)       Period(ns)      Frequency(MHz)
-----                                    ------------       ----------      --------------
clk_fpga_0                               {0.000 10.000}     20.000          50.000          
clk_fpga_1                               {0.000 10.000}     20.000          50.000          
design_1_i/subprocessorClk/inst/clk_in1  {0.000 10.000}     20.000          50.000          
  clk_out1_design_1_subprocessorClk_0    {0.000 10.000}     20.000          50.000          
  clkfbout_design_1_subprocessorClk_0    {0.000 10.000}     20.000          50.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                        WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                        -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_fpga_0                                     9.510        0.000                      0                 9303        0.046        0.000                      0                 9303        7.500        0.000                       0                  3781  
clk_fpga_1                                                                                                                                                                                17.845        0.000                       0                     1  
design_1_i/subprocessorClk/inst/clk_in1                                                                                                                                                    7.000        0.000                       0                     1  
  clk_out1_design_1_subprocessorClk_0         10.805        0.000                      0                 2568        0.064        0.000                      0                 2568        8.750        0.000                       0                   780  
  clkfbout_design_1_subprocessorClk_0                                                                                                                                                     18.751        0.000                       0                     2  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        9.510ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.046ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        7.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             9.510ns  (required time - arrival time)
  Source:                 design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/psAxiInterconnect/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.active_cnt_reg[40]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.946ns  (logic 3.030ns (30.465%)  route 6.916ns (69.535%))
  Logic Levels:           6  (CARRY4=1 LUT5=3 LUT6=2)
  Clock Path Skew:        -0.073ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.829ns = ( 22.829 - 20.000 ) 
    Source Clock Delay      (SCD):    3.031ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3782, routed)        1.737     3.031    design_1_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0AWID[3])
                                                      1.453     4.484 r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0AWID[3]
                         net (fo=17, routed)          2.421     6.904    design_1_i/psAxiInterconnect/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/s_axi_awid[3]
    SLICE_X34Y110        LUT6 (Prop_lut6_I0_O)        0.124     7.028 r  design_1_i/psAxiInterconnect/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.aid_match_50_carry_i_3__0/O
                         net (fo=1, routed)           0.000     7.028    design_1_i/psAxiInterconnect/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.aid_match_50_carry_i_3__0_n_0
    SLICE_X34Y110        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.561 f  design_1_i/psAxiInterconnect/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.aid_match_50_carry/CO[3]
                         net (fo=7, routed)           0.896     8.457    design_1_i/psAxiInterconnect/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.aid_match_50
    SLICE_X34Y112        LUT5 (Prop_lut5_I4_O)        0.116     8.573 f  design_1_i/psAxiInterconnect/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.active_cnt[41]_i_2/O
                         net (fo=4, routed)           0.757     9.330    design_1_i/psAxiInterconnect/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.aid_match_5__0
    SLICE_X33Y113        LUT5 (Prop_lut5_I1_O)        0.328     9.658 r  design_1_i/psAxiInterconnect/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.active_target[57]_i_13/O
                         net (fo=8, routed)           0.904    10.562    design_1_i/psAxiInterconnect/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.active_target[57]_i_13_n_0
    SLICE_X31Y114        LUT5 (Prop_lut5_I0_O)        0.150    10.712 r  design_1_i/psAxiInterconnect/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.active_target[57]_i_3/O
                         net (fo=33, routed)          1.358    12.070    design_1_i/psAxiInterconnect/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/gen_multi_thread.active_cnt_reg[58]_1
    SLICE_X34Y112        LUT6 (Prop_lut6_I4_O)        0.326    12.396 r  design_1_i/psAxiInterconnect/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/gen_multi_thread.active_cnt[43]_i_1/O
                         net (fo=4, routed)           0.580    12.977    design_1_i/psAxiInterconnect/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst_n_19
    SLICE_X34Y112        FDRE                                         r  design_1_i/psAxiInterconnect/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.active_cnt_reg[40]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3782, routed)        1.650    22.829    design_1_i/psAxiInterconnect/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/aclk
    SLICE_X34Y112        FDRE                                         r  design_1_i/psAxiInterconnect/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.active_cnt_reg[40]/C
                         clock pessimism              0.129    22.958    
                         clock uncertainty           -0.302    22.656    
    SLICE_X34Y112        FDRE (Setup_fdre_C_CE)      -0.169    22.487    design_1_i/psAxiInterconnect/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.active_cnt_reg[40]
  -------------------------------------------------------------------
                         required time                         22.487    
                         arrival time                         -12.977    
  -------------------------------------------------------------------
                         slack                                  9.510    

Slack (MET) :             9.547ns  (required time - arrival time)
  Source:                 design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/psAxiInterconnect/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.active_id_reg[88]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.876ns  (logic 3.030ns (30.679%)  route 6.846ns (69.321%))
  Logic Levels:           6  (CARRY4=1 LUT5=4 LUT6=1)
  Clock Path Skew:        -0.070ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.832ns = ( 22.832 - 20.000 ) 
    Source Clock Delay      (SCD):    3.031ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3782, routed)        1.737     3.031    design_1_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0AWID[3])
                                                      1.453     4.484 r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0AWID[3]
                         net (fo=17, routed)          2.421     6.904    design_1_i/psAxiInterconnect/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/s_axi_awid[3]
    SLICE_X34Y110        LUT6 (Prop_lut6_I0_O)        0.124     7.028 r  design_1_i/psAxiInterconnect/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.aid_match_50_carry_i_3__0/O
                         net (fo=1, routed)           0.000     7.028    design_1_i/psAxiInterconnect/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.aid_match_50_carry_i_3__0_n_0
    SLICE_X34Y110        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.561 f  design_1_i/psAxiInterconnect/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.aid_match_50_carry/CO[3]
                         net (fo=7, routed)           0.896     8.457    design_1_i/psAxiInterconnect/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.aid_match_50
    SLICE_X34Y112        LUT5 (Prop_lut5_I4_O)        0.116     8.573 f  design_1_i/psAxiInterconnect/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.active_cnt[41]_i_2/O
                         net (fo=4, routed)           0.757     9.330    design_1_i/psAxiInterconnect/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.aid_match_5__0
    SLICE_X33Y113        LUT5 (Prop_lut5_I1_O)        0.328     9.658 r  design_1_i/psAxiInterconnect/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.active_target[57]_i_13/O
                         net (fo=8, routed)           0.904    10.562    design_1_i/psAxiInterconnect/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.active_target[57]_i_13_n_0
    SLICE_X31Y114        LUT5 (Prop_lut5_I0_O)        0.150    10.712 r  design_1_i/psAxiInterconnect/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.active_target[57]_i_3/O
                         net (fo=33, routed)          0.975    11.687    design_1_i/psAxiInterconnect/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.active_target[57]_i_3_n_0
    SLICE_X33Y112        LUT5 (Prop_lut5_I0_O)        0.326    12.013 r  design_1_i/psAxiInterconnect/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.active_target[57]_i_1/O
                         net (fo=14, routed)          0.894    12.907    design_1_i/psAxiInterconnect/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.cmd_push_7
    SLICE_X33Y106        FDRE                                         r  design_1_i/psAxiInterconnect/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.active_id_reg[88]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3782, routed)        1.653    22.832    design_1_i/psAxiInterconnect/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/aclk
    SLICE_X33Y106        FDRE                                         r  design_1_i/psAxiInterconnect/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.active_id_reg[88]/C
                         clock pessimism              0.129    22.961    
                         clock uncertainty           -0.302    22.659    
    SLICE_X33Y106        FDRE (Setup_fdre_C_CE)      -0.205    22.454    design_1_i/psAxiInterconnect/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.active_id_reg[88]
  -------------------------------------------------------------------
                         required time                         22.454    
                         arrival time                         -12.907    
  -------------------------------------------------------------------
                         slack                                  9.547    

Slack (MET) :             9.547ns  (required time - arrival time)
  Source:                 design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/psAxiInterconnect/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.active_id_reg[90]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.876ns  (logic 3.030ns (30.679%)  route 6.846ns (69.321%))
  Logic Levels:           6  (CARRY4=1 LUT5=4 LUT6=1)
  Clock Path Skew:        -0.070ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.832ns = ( 22.832 - 20.000 ) 
    Source Clock Delay      (SCD):    3.031ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3782, routed)        1.737     3.031    design_1_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0AWID[3])
                                                      1.453     4.484 r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0AWID[3]
                         net (fo=17, routed)          2.421     6.904    design_1_i/psAxiInterconnect/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/s_axi_awid[3]
    SLICE_X34Y110        LUT6 (Prop_lut6_I0_O)        0.124     7.028 r  design_1_i/psAxiInterconnect/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.aid_match_50_carry_i_3__0/O
                         net (fo=1, routed)           0.000     7.028    design_1_i/psAxiInterconnect/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.aid_match_50_carry_i_3__0_n_0
    SLICE_X34Y110        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.561 f  design_1_i/psAxiInterconnect/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.aid_match_50_carry/CO[3]
                         net (fo=7, routed)           0.896     8.457    design_1_i/psAxiInterconnect/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.aid_match_50
    SLICE_X34Y112        LUT5 (Prop_lut5_I4_O)        0.116     8.573 f  design_1_i/psAxiInterconnect/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.active_cnt[41]_i_2/O
                         net (fo=4, routed)           0.757     9.330    design_1_i/psAxiInterconnect/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.aid_match_5__0
    SLICE_X33Y113        LUT5 (Prop_lut5_I1_O)        0.328     9.658 r  design_1_i/psAxiInterconnect/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.active_target[57]_i_13/O
                         net (fo=8, routed)           0.904    10.562    design_1_i/psAxiInterconnect/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.active_target[57]_i_13_n_0
    SLICE_X31Y114        LUT5 (Prop_lut5_I0_O)        0.150    10.712 r  design_1_i/psAxiInterconnect/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.active_target[57]_i_3/O
                         net (fo=33, routed)          0.975    11.687    design_1_i/psAxiInterconnect/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.active_target[57]_i_3_n_0
    SLICE_X33Y112        LUT5 (Prop_lut5_I0_O)        0.326    12.013 r  design_1_i/psAxiInterconnect/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.active_target[57]_i_1/O
                         net (fo=14, routed)          0.894    12.907    design_1_i/psAxiInterconnect/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.cmd_push_7
    SLICE_X33Y106        FDRE                                         r  design_1_i/psAxiInterconnect/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.active_id_reg[90]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3782, routed)        1.653    22.832    design_1_i/psAxiInterconnect/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/aclk
    SLICE_X33Y106        FDRE                                         r  design_1_i/psAxiInterconnect/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.active_id_reg[90]/C
                         clock pessimism              0.129    22.961    
                         clock uncertainty           -0.302    22.659    
    SLICE_X33Y106        FDRE (Setup_fdre_C_CE)      -0.205    22.454    design_1_i/psAxiInterconnect/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.active_id_reg[90]
  -------------------------------------------------------------------
                         required time                         22.454    
                         arrival time                         -12.907    
  -------------------------------------------------------------------
                         slack                                  9.547    

Slack (MET) :             9.547ns  (required time - arrival time)
  Source:                 design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/psAxiInterconnect/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.active_id_reg[91]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.876ns  (logic 3.030ns (30.679%)  route 6.846ns (69.321%))
  Logic Levels:           6  (CARRY4=1 LUT5=4 LUT6=1)
  Clock Path Skew:        -0.070ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.832ns = ( 22.832 - 20.000 ) 
    Source Clock Delay      (SCD):    3.031ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3782, routed)        1.737     3.031    design_1_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0AWID[3])
                                                      1.453     4.484 r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0AWID[3]
                         net (fo=17, routed)          2.421     6.904    design_1_i/psAxiInterconnect/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/s_axi_awid[3]
    SLICE_X34Y110        LUT6 (Prop_lut6_I0_O)        0.124     7.028 r  design_1_i/psAxiInterconnect/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.aid_match_50_carry_i_3__0/O
                         net (fo=1, routed)           0.000     7.028    design_1_i/psAxiInterconnect/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.aid_match_50_carry_i_3__0_n_0
    SLICE_X34Y110        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.561 f  design_1_i/psAxiInterconnect/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.aid_match_50_carry/CO[3]
                         net (fo=7, routed)           0.896     8.457    design_1_i/psAxiInterconnect/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.aid_match_50
    SLICE_X34Y112        LUT5 (Prop_lut5_I4_O)        0.116     8.573 f  design_1_i/psAxiInterconnect/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.active_cnt[41]_i_2/O
                         net (fo=4, routed)           0.757     9.330    design_1_i/psAxiInterconnect/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.aid_match_5__0
    SLICE_X33Y113        LUT5 (Prop_lut5_I1_O)        0.328     9.658 r  design_1_i/psAxiInterconnect/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.active_target[57]_i_13/O
                         net (fo=8, routed)           0.904    10.562    design_1_i/psAxiInterconnect/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.active_target[57]_i_13_n_0
    SLICE_X31Y114        LUT5 (Prop_lut5_I0_O)        0.150    10.712 r  design_1_i/psAxiInterconnect/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.active_target[57]_i_3/O
                         net (fo=33, routed)          0.975    11.687    design_1_i/psAxiInterconnect/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.active_target[57]_i_3_n_0
    SLICE_X33Y112        LUT5 (Prop_lut5_I0_O)        0.326    12.013 r  design_1_i/psAxiInterconnect/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.active_target[57]_i_1/O
                         net (fo=14, routed)          0.894    12.907    design_1_i/psAxiInterconnect/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.cmd_push_7
    SLICE_X33Y106        FDRE                                         r  design_1_i/psAxiInterconnect/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.active_id_reg[91]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3782, routed)        1.653    22.832    design_1_i/psAxiInterconnect/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/aclk
    SLICE_X33Y106        FDRE                                         r  design_1_i/psAxiInterconnect/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.active_id_reg[91]/C
                         clock pessimism              0.129    22.961    
                         clock uncertainty           -0.302    22.659    
    SLICE_X33Y106        FDRE (Setup_fdre_C_CE)      -0.205    22.454    design_1_i/psAxiInterconnect/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.active_id_reg[91]
  -------------------------------------------------------------------
                         required time                         22.454    
                         arrival time                         -12.907    
  -------------------------------------------------------------------
                         slack                                  9.547    

Slack (MET) :             9.547ns  (required time - arrival time)
  Source:                 design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/psAxiInterconnect/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.active_id_reg[92]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.876ns  (logic 3.030ns (30.679%)  route 6.846ns (69.321%))
  Logic Levels:           6  (CARRY4=1 LUT5=4 LUT6=1)
  Clock Path Skew:        -0.070ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.832ns = ( 22.832 - 20.000 ) 
    Source Clock Delay      (SCD):    3.031ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3782, routed)        1.737     3.031    design_1_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0AWID[3])
                                                      1.453     4.484 r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0AWID[3]
                         net (fo=17, routed)          2.421     6.904    design_1_i/psAxiInterconnect/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/s_axi_awid[3]
    SLICE_X34Y110        LUT6 (Prop_lut6_I0_O)        0.124     7.028 r  design_1_i/psAxiInterconnect/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.aid_match_50_carry_i_3__0/O
                         net (fo=1, routed)           0.000     7.028    design_1_i/psAxiInterconnect/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.aid_match_50_carry_i_3__0_n_0
    SLICE_X34Y110        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.561 f  design_1_i/psAxiInterconnect/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.aid_match_50_carry/CO[3]
                         net (fo=7, routed)           0.896     8.457    design_1_i/psAxiInterconnect/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.aid_match_50
    SLICE_X34Y112        LUT5 (Prop_lut5_I4_O)        0.116     8.573 f  design_1_i/psAxiInterconnect/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.active_cnt[41]_i_2/O
                         net (fo=4, routed)           0.757     9.330    design_1_i/psAxiInterconnect/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.aid_match_5__0
    SLICE_X33Y113        LUT5 (Prop_lut5_I1_O)        0.328     9.658 r  design_1_i/psAxiInterconnect/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.active_target[57]_i_13/O
                         net (fo=8, routed)           0.904    10.562    design_1_i/psAxiInterconnect/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.active_target[57]_i_13_n_0
    SLICE_X31Y114        LUT5 (Prop_lut5_I0_O)        0.150    10.712 r  design_1_i/psAxiInterconnect/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.active_target[57]_i_3/O
                         net (fo=33, routed)          0.975    11.687    design_1_i/psAxiInterconnect/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.active_target[57]_i_3_n_0
    SLICE_X33Y112        LUT5 (Prop_lut5_I0_O)        0.326    12.013 r  design_1_i/psAxiInterconnect/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.active_target[57]_i_1/O
                         net (fo=14, routed)          0.894    12.907    design_1_i/psAxiInterconnect/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.cmd_push_7
    SLICE_X33Y106        FDRE                                         r  design_1_i/psAxiInterconnect/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.active_id_reg[92]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3782, routed)        1.653    22.832    design_1_i/psAxiInterconnect/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/aclk
    SLICE_X33Y106        FDRE                                         r  design_1_i/psAxiInterconnect/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.active_id_reg[92]/C
                         clock pessimism              0.129    22.961    
                         clock uncertainty           -0.302    22.659    
    SLICE_X33Y106        FDRE (Setup_fdre_C_CE)      -0.205    22.454    design_1_i/psAxiInterconnect/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.active_id_reg[92]
  -------------------------------------------------------------------
                         required time                         22.454    
                         arrival time                         -12.907    
  -------------------------------------------------------------------
                         slack                                  9.547    

Slack (MET) :             9.547ns  (required time - arrival time)
  Source:                 design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/psAxiInterconnect/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.active_id_reg[93]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.876ns  (logic 3.030ns (30.679%)  route 6.846ns (69.321%))
  Logic Levels:           6  (CARRY4=1 LUT5=4 LUT6=1)
  Clock Path Skew:        -0.070ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.832ns = ( 22.832 - 20.000 ) 
    Source Clock Delay      (SCD):    3.031ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3782, routed)        1.737     3.031    design_1_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0AWID[3])
                                                      1.453     4.484 r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0AWID[3]
                         net (fo=17, routed)          2.421     6.904    design_1_i/psAxiInterconnect/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/s_axi_awid[3]
    SLICE_X34Y110        LUT6 (Prop_lut6_I0_O)        0.124     7.028 r  design_1_i/psAxiInterconnect/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.aid_match_50_carry_i_3__0/O
                         net (fo=1, routed)           0.000     7.028    design_1_i/psAxiInterconnect/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.aid_match_50_carry_i_3__0_n_0
    SLICE_X34Y110        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.561 f  design_1_i/psAxiInterconnect/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.aid_match_50_carry/CO[3]
                         net (fo=7, routed)           0.896     8.457    design_1_i/psAxiInterconnect/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.aid_match_50
    SLICE_X34Y112        LUT5 (Prop_lut5_I4_O)        0.116     8.573 f  design_1_i/psAxiInterconnect/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.active_cnt[41]_i_2/O
                         net (fo=4, routed)           0.757     9.330    design_1_i/psAxiInterconnect/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.aid_match_5__0
    SLICE_X33Y113        LUT5 (Prop_lut5_I1_O)        0.328     9.658 r  design_1_i/psAxiInterconnect/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.active_target[57]_i_13/O
                         net (fo=8, routed)           0.904    10.562    design_1_i/psAxiInterconnect/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.active_target[57]_i_13_n_0
    SLICE_X31Y114        LUT5 (Prop_lut5_I0_O)        0.150    10.712 r  design_1_i/psAxiInterconnect/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.active_target[57]_i_3/O
                         net (fo=33, routed)          0.975    11.687    design_1_i/psAxiInterconnect/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.active_target[57]_i_3_n_0
    SLICE_X33Y112        LUT5 (Prop_lut5_I0_O)        0.326    12.013 r  design_1_i/psAxiInterconnect/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.active_target[57]_i_1/O
                         net (fo=14, routed)          0.894    12.907    design_1_i/psAxiInterconnect/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.cmd_push_7
    SLICE_X33Y106        FDRE                                         r  design_1_i/psAxiInterconnect/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.active_id_reg[93]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3782, routed)        1.653    22.832    design_1_i/psAxiInterconnect/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/aclk
    SLICE_X33Y106        FDRE                                         r  design_1_i/psAxiInterconnect/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.active_id_reg[93]/C
                         clock pessimism              0.129    22.961    
                         clock uncertainty           -0.302    22.659    
    SLICE_X33Y106        FDRE (Setup_fdre_C_CE)      -0.205    22.454    design_1_i/psAxiInterconnect/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.active_id_reg[93]
  -------------------------------------------------------------------
                         required time                         22.454    
                         arrival time                         -12.907    
  -------------------------------------------------------------------
                         slack                                  9.547    

Slack (MET) :             9.558ns  (required time - arrival time)
  Source:                 design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/psAxiInterconnect/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.active_cnt_reg[41]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.898ns  (logic 3.030ns (30.614%)  route 6.868ns (69.386%))
  Logic Levels:           6  (CARRY4=1 LUT5=3 LUT6=2)
  Clock Path Skew:        -0.074ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.828ns = ( 22.828 - 20.000 ) 
    Source Clock Delay      (SCD):    3.031ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3782, routed)        1.737     3.031    design_1_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0AWID[3])
                                                      1.453     4.484 r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0AWID[3]
                         net (fo=17, routed)          2.421     6.904    design_1_i/psAxiInterconnect/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/s_axi_awid[3]
    SLICE_X34Y110        LUT6 (Prop_lut6_I0_O)        0.124     7.028 r  design_1_i/psAxiInterconnect/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.aid_match_50_carry_i_3__0/O
                         net (fo=1, routed)           0.000     7.028    design_1_i/psAxiInterconnect/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.aid_match_50_carry_i_3__0_n_0
    SLICE_X34Y110        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.561 f  design_1_i/psAxiInterconnect/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.aid_match_50_carry/CO[3]
                         net (fo=7, routed)           0.896     8.457    design_1_i/psAxiInterconnect/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.aid_match_50
    SLICE_X34Y112        LUT5 (Prop_lut5_I4_O)        0.116     8.573 f  design_1_i/psAxiInterconnect/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.active_cnt[41]_i_2/O
                         net (fo=4, routed)           0.757     9.330    design_1_i/psAxiInterconnect/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.aid_match_5__0
    SLICE_X33Y113        LUT5 (Prop_lut5_I1_O)        0.328     9.658 r  design_1_i/psAxiInterconnect/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.active_target[57]_i_13/O
                         net (fo=8, routed)           0.904    10.562    design_1_i/psAxiInterconnect/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.active_target[57]_i_13_n_0
    SLICE_X31Y114        LUT5 (Prop_lut5_I0_O)        0.150    10.712 r  design_1_i/psAxiInterconnect/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.active_target[57]_i_3/O
                         net (fo=33, routed)          1.358    12.070    design_1_i/psAxiInterconnect/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/gen_multi_thread.active_cnt_reg[58]_1
    SLICE_X34Y112        LUT6 (Prop_lut6_I4_O)        0.326    12.396 r  design_1_i/psAxiInterconnect/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/gen_multi_thread.active_cnt[43]_i_1/O
                         net (fo=4, routed)           0.532    12.928    design_1_i/psAxiInterconnect/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst_n_19
    SLICE_X34Y114        FDRE                                         r  design_1_i/psAxiInterconnect/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.active_cnt_reg[41]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3782, routed)        1.649    22.828    design_1_i/psAxiInterconnect/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/aclk
    SLICE_X34Y114        FDRE                                         r  design_1_i/psAxiInterconnect/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.active_cnt_reg[41]/C
                         clock pessimism              0.129    22.957    
                         clock uncertainty           -0.302    22.655    
    SLICE_X34Y114        FDRE (Setup_fdre_C_CE)      -0.169    22.486    design_1_i/psAxiInterconnect/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.active_cnt_reg[41]
  -------------------------------------------------------------------
                         required time                         22.486    
                         arrival time                         -12.928    
  -------------------------------------------------------------------
                         slack                                  9.558    

Slack (MET) :             9.558ns  (required time - arrival time)
  Source:                 design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/psAxiInterconnect/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.active_cnt_reg[42]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.898ns  (logic 3.030ns (30.614%)  route 6.868ns (69.386%))
  Logic Levels:           6  (CARRY4=1 LUT5=3 LUT6=2)
  Clock Path Skew:        -0.074ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.828ns = ( 22.828 - 20.000 ) 
    Source Clock Delay      (SCD):    3.031ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3782, routed)        1.737     3.031    design_1_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0AWID[3])
                                                      1.453     4.484 r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0AWID[3]
                         net (fo=17, routed)          2.421     6.904    design_1_i/psAxiInterconnect/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/s_axi_awid[3]
    SLICE_X34Y110        LUT6 (Prop_lut6_I0_O)        0.124     7.028 r  design_1_i/psAxiInterconnect/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.aid_match_50_carry_i_3__0/O
                         net (fo=1, routed)           0.000     7.028    design_1_i/psAxiInterconnect/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.aid_match_50_carry_i_3__0_n_0
    SLICE_X34Y110        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.561 f  design_1_i/psAxiInterconnect/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.aid_match_50_carry/CO[3]
                         net (fo=7, routed)           0.896     8.457    design_1_i/psAxiInterconnect/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.aid_match_50
    SLICE_X34Y112        LUT5 (Prop_lut5_I4_O)        0.116     8.573 f  design_1_i/psAxiInterconnect/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.active_cnt[41]_i_2/O
                         net (fo=4, routed)           0.757     9.330    design_1_i/psAxiInterconnect/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.aid_match_5__0
    SLICE_X33Y113        LUT5 (Prop_lut5_I1_O)        0.328     9.658 r  design_1_i/psAxiInterconnect/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.active_target[57]_i_13/O
                         net (fo=8, routed)           0.904    10.562    design_1_i/psAxiInterconnect/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.active_target[57]_i_13_n_0
    SLICE_X31Y114        LUT5 (Prop_lut5_I0_O)        0.150    10.712 r  design_1_i/psAxiInterconnect/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.active_target[57]_i_3/O
                         net (fo=33, routed)          1.358    12.070    design_1_i/psAxiInterconnect/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/gen_multi_thread.active_cnt_reg[58]_1
    SLICE_X34Y112        LUT6 (Prop_lut6_I4_O)        0.326    12.396 r  design_1_i/psAxiInterconnect/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/gen_multi_thread.active_cnt[43]_i_1/O
                         net (fo=4, routed)           0.532    12.928    design_1_i/psAxiInterconnect/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst_n_19
    SLICE_X34Y114        FDRE                                         r  design_1_i/psAxiInterconnect/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.active_cnt_reg[42]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3782, routed)        1.649    22.828    design_1_i/psAxiInterconnect/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/aclk
    SLICE_X34Y114        FDRE                                         r  design_1_i/psAxiInterconnect/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.active_cnt_reg[42]/C
                         clock pessimism              0.129    22.957    
                         clock uncertainty           -0.302    22.655    
    SLICE_X34Y114        FDRE (Setup_fdre_C_CE)      -0.169    22.486    design_1_i/psAxiInterconnect/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.active_cnt_reg[42]
  -------------------------------------------------------------------
                         required time                         22.486    
                         arrival time                         -12.928    
  -------------------------------------------------------------------
                         slack                                  9.558    

Slack (MET) :             9.558ns  (required time - arrival time)
  Source:                 design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/psAxiInterconnect/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.active_cnt_reg[43]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.898ns  (logic 3.030ns (30.614%)  route 6.868ns (69.386%))
  Logic Levels:           6  (CARRY4=1 LUT5=3 LUT6=2)
  Clock Path Skew:        -0.074ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.828ns = ( 22.828 - 20.000 ) 
    Source Clock Delay      (SCD):    3.031ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3782, routed)        1.737     3.031    design_1_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0AWID[3])
                                                      1.453     4.484 r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0AWID[3]
                         net (fo=17, routed)          2.421     6.904    design_1_i/psAxiInterconnect/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/s_axi_awid[3]
    SLICE_X34Y110        LUT6 (Prop_lut6_I0_O)        0.124     7.028 r  design_1_i/psAxiInterconnect/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.aid_match_50_carry_i_3__0/O
                         net (fo=1, routed)           0.000     7.028    design_1_i/psAxiInterconnect/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.aid_match_50_carry_i_3__0_n_0
    SLICE_X34Y110        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.561 f  design_1_i/psAxiInterconnect/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.aid_match_50_carry/CO[3]
                         net (fo=7, routed)           0.896     8.457    design_1_i/psAxiInterconnect/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.aid_match_50
    SLICE_X34Y112        LUT5 (Prop_lut5_I4_O)        0.116     8.573 f  design_1_i/psAxiInterconnect/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.active_cnt[41]_i_2/O
                         net (fo=4, routed)           0.757     9.330    design_1_i/psAxiInterconnect/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.aid_match_5__0
    SLICE_X33Y113        LUT5 (Prop_lut5_I1_O)        0.328     9.658 r  design_1_i/psAxiInterconnect/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.active_target[57]_i_13/O
                         net (fo=8, routed)           0.904    10.562    design_1_i/psAxiInterconnect/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.active_target[57]_i_13_n_0
    SLICE_X31Y114        LUT5 (Prop_lut5_I0_O)        0.150    10.712 r  design_1_i/psAxiInterconnect/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.active_target[57]_i_3/O
                         net (fo=33, routed)          1.358    12.070    design_1_i/psAxiInterconnect/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/gen_multi_thread.active_cnt_reg[58]_1
    SLICE_X34Y112        LUT6 (Prop_lut6_I4_O)        0.326    12.396 r  design_1_i/psAxiInterconnect/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/gen_multi_thread.active_cnt[43]_i_1/O
                         net (fo=4, routed)           0.532    12.928    design_1_i/psAxiInterconnect/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst_n_19
    SLICE_X34Y114        FDRE                                         r  design_1_i/psAxiInterconnect/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.active_cnt_reg[43]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3782, routed)        1.649    22.828    design_1_i/psAxiInterconnect/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/aclk
    SLICE_X34Y114        FDRE                                         r  design_1_i/psAxiInterconnect/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.active_cnt_reg[43]/C
                         clock pessimism              0.129    22.957    
                         clock uncertainty           -0.302    22.655    
    SLICE_X34Y114        FDRE (Setup_fdre_C_CE)      -0.169    22.486    design_1_i/psAxiInterconnect/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.active_cnt_reg[43]
  -------------------------------------------------------------------
                         required time                         22.486    
                         arrival time                         -12.928    
  -------------------------------------------------------------------
                         slack                                  9.558    

Slack (MET) :             9.725ns  (required time - arrival time)
  Source:                 design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/psAxiInterconnect/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.active_id_reg[14]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.744ns  (logic 3.030ns (31.095%)  route 6.714ns (68.905%))
  Logic Levels:           6  (CARRY4=1 LUT5=4 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.878ns = ( 22.878 - 20.000 ) 
    Source Clock Delay      (SCD):    3.031ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3782, routed)        1.737     3.031    design_1_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0AWID[3])
                                                      1.453     4.484 r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0AWID[3]
                         net (fo=17, routed)          2.421     6.904    design_1_i/psAxiInterconnect/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/s_axi_awid[3]
    SLICE_X34Y110        LUT6 (Prop_lut6_I0_O)        0.124     7.028 r  design_1_i/psAxiInterconnect/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.aid_match_50_carry_i_3__0/O
                         net (fo=1, routed)           0.000     7.028    design_1_i/psAxiInterconnect/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.aid_match_50_carry_i_3__0_n_0
    SLICE_X34Y110        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.561 f  design_1_i/psAxiInterconnect/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.aid_match_50_carry/CO[3]
                         net (fo=7, routed)           0.896     8.457    design_1_i/psAxiInterconnect/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.aid_match_50
    SLICE_X34Y112        LUT5 (Prop_lut5_I4_O)        0.116     8.573 f  design_1_i/psAxiInterconnect/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.active_cnt[41]_i_2/O
                         net (fo=4, routed)           0.757     9.330    design_1_i/psAxiInterconnect/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.aid_match_5__0
    SLICE_X33Y113        LUT5 (Prop_lut5_I1_O)        0.328     9.658 r  design_1_i/psAxiInterconnect/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.active_target[57]_i_13/O
                         net (fo=8, routed)           0.904    10.562    design_1_i/psAxiInterconnect/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.active_target[57]_i_13_n_0
    SLICE_X31Y114        LUT5 (Prop_lut5_I0_O)        0.150    10.712 r  design_1_i/psAxiInterconnect/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.active_target[57]_i_3/O
                         net (fo=33, routed)          0.858    11.570    design_1_i/psAxiInterconnect/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.active_target[57]_i_3_n_0
    SLICE_X29Y111        LUT5 (Prop_lut5_I0_O)        0.326    11.896 r  design_1_i/psAxiInterconnect/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.active_target[9]_i_1/O
                         net (fo=14, routed)          0.879    12.775    design_1_i/psAxiInterconnect/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.cmd_push_1
    SLICE_X31Y106        FDRE                                         r  design_1_i/psAxiInterconnect/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.active_id_reg[14]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3782, routed)        1.699    22.878    design_1_i/psAxiInterconnect/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/aclk
    SLICE_X31Y106        FDRE                                         r  design_1_i/psAxiInterconnect/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.active_id_reg[14]/C
                         clock pessimism              0.129    23.007    
                         clock uncertainty           -0.302    22.705    
    SLICE_X31Y106        FDRE (Setup_fdre_C_CE)      -0.205    22.500    design_1_i/psAxiInterconnect/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.active_id_reg[14]
  -------------------------------------------------------------------
                         required time                         22.500    
                         arrival time                         -12.775    
  -------------------------------------------------------------------
                         slack                                  9.725    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.046ns  (arrival time - required time)
  Source:                 design_1_i/subprocessorClk/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/psAxiInterconnect/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][31]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.261ns  (logic 0.141ns (54.015%)  route 0.120ns (45.985%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.182ns
    Source Clock Delay      (SCD):    0.886ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3782, routed)        0.550     0.886    design_1_i/subprocessorClk/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X48Y83         FDRE                                         r  design_1_i/subprocessorClk/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y83         FDRE (Prop_fdre_C_Q)         0.141     1.027 r  design_1_i/subprocessorClk/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[31]/Q
                         net (fo=1, routed)           0.120     1.147    design_1_i/psAxiInterconnect/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[31]
    SLICE_X46Y82         SRLC32E                                      r  design_1_i/psAxiInterconnect/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][31]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3782, routed)        0.816     1.182    design_1_i/psAxiInterconnect/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X46Y82         SRLC32E                                      r  design_1_i/psAxiInterconnect/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][31]_srl32/CLK
                         clock pessimism             -0.264     0.918    
    SLICE_X46Y82         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.183     1.101    design_1_i/psAxiInterconnect/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][31]_srl32
  -------------------------------------------------------------------
                         required time                         -1.101    
                         arrival time                           1.147    
  -------------------------------------------------------------------
                         slack                                  0.046    

Slack (MET) :             0.046ns  (arrival time - required time)
  Source:                 design_1_i/subprocessorClk/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/psAxiInterconnect/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][30]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.262ns  (logic 0.141ns (53.742%)  route 0.121ns (46.258%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.183ns
    Source Clock Delay      (SCD):    0.886ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3782, routed)        0.550     0.886    design_1_i/subprocessorClk/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X48Y83         FDRE                                         r  design_1_i/subprocessorClk/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y83         FDRE (Prop_fdre_C_Q)         0.141     1.027 r  design_1_i/subprocessorClk/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[30]/Q
                         net (fo=1, routed)           0.121     1.148    design_1_i/psAxiInterconnect/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[30]
    SLICE_X46Y83         SRLC32E                                      r  design_1_i/psAxiInterconnect/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][30]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3782, routed)        0.817     1.183    design_1_i/psAxiInterconnect/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X46Y83         SRLC32E                                      r  design_1_i/psAxiInterconnect/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][30]_srl32/CLK
                         clock pessimism             -0.264     0.919    
    SLICE_X46Y83         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.183     1.102    design_1_i/psAxiInterconnect/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][30]_srl32
  -------------------------------------------------------------------
                         required time                         -1.102    
                         arrival time                           1.148    
  -------------------------------------------------------------------
                         slack                                  0.046    

Slack (MET) :             0.050ns  (arrival time - required time)
  Source:                 design_1_i/psAxiInterconnect/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/psAxiInterconnect/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][9]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.246ns  (logic 0.141ns (57.351%)  route 0.105ns (42.649%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.195ns
    Source Clock Delay      (SCD):    0.900ns
    Clock Pessimism Removal (CPR):    0.282ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3782, routed)        0.564     0.900    design_1_i/psAxiInterconnect/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/aclk
    SLICE_X28Y73         FDRE                                         r  design_1_i/psAxiInterconnect/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y73         FDRE (Prop_fdre_C_Q)         0.141     1.041 r  design_1_i/psAxiInterconnect/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[8]/Q
                         net (fo=1, routed)           0.105     1.145    design_1_i/psAxiInterconnect/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/in[9]
    SLICE_X30Y73         SRLC32E                                      r  design_1_i/psAxiInterconnect/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][9]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3782, routed)        0.829     1.195    design_1_i/psAxiInterconnect/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/aclk
    SLICE_X30Y73         SRLC32E                                      r  design_1_i/psAxiInterconnect/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][9]_srl32/CLK
                         clock pessimism             -0.282     0.913    
    SLICE_X30Y73         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.183     1.096    design_1_i/psAxiInterconnect/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][9]_srl32
  -------------------------------------------------------------------
                         required time                         -1.096    
                         arrival time                           1.145    
  -------------------------------------------------------------------
                         slack                                  0.050    

Slack (MET) :             0.069ns  (arrival time - required time)
  Source:                 design_1_i/tutorialProcessor/psBramController/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/GEN_WRDATA[21].bram_wrdata_int_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/tutorialProcessor/riscvBram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/DIBDI[1]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.425ns  (logic 0.164ns (38.579%)  route 0.261ns (61.421%))
  Logic Levels:           0  
  Clock Path Skew:        0.060ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.231ns
    Source Clock Delay      (SCD):    0.890ns
    Clock Pessimism Removal (CPR):    0.281ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3782, routed)        0.554     0.890    design_1_i/tutorialProcessor/psBramController/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/s_axi_aclk
    SLICE_X32Y64         FDRE                                         r  design_1_i/tutorialProcessor/psBramController/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/GEN_WRDATA[21].bram_wrdata_int_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y64         FDRE (Prop_fdre_C_Q)         0.164     1.054 r  design_1_i/tutorialProcessor/psBramController/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/GEN_WRDATA[21].bram_wrdata_int_reg[21]/Q
                         net (fo=1, routed)           0.261     1.315    design_1_i/tutorialProcessor/riscvBram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/dinb[1]
    RAMB36_X2Y12         RAMB36E1                                     r  design_1_i/tutorialProcessor/riscvBram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/DIBDI[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3782, routed)        0.865     1.231    design_1_i/tutorialProcessor/riscvBram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/clkb
    RAMB36_X2Y12         RAMB36E1                                     r  design_1_i/tutorialProcessor/riscvBram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
                         clock pessimism             -0.281     0.950    
    RAMB36_X2Y12         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_DIBDI[1])
                                                      0.296     1.246    design_1_i/tutorialProcessor/riscvBram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram
  -------------------------------------------------------------------
                         required time                         -1.246    
                         arrival time                           1.315    
  -------------------------------------------------------------------
                         slack                                  0.069    

Slack (MET) :             0.078ns  (arrival time - required time)
  Source:                 design_1_i/subprocessorClk/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/psAxiInterconnect/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][28]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.276ns  (logic 0.164ns (59.419%)  route 0.112ns (40.581%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.179ns
    Source Clock Delay      (SCD):    0.882ns
    Clock Pessimism Removal (CPR):    0.282ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3782, routed)        0.546     0.882    design_1_i/subprocessorClk/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X50Y82         FDRE                                         r  design_1_i/subprocessorClk/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y82         FDRE (Prop_fdre_C_Q)         0.164     1.046 r  design_1_i/subprocessorClk/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[28]/Q
                         net (fo=1, routed)           0.112     1.158    design_1_i/psAxiInterconnect/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[28]
    SLICE_X50Y83         SRLC32E                                      r  design_1_i/psAxiInterconnect/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][28]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3782, routed)        0.813     1.179    design_1_i/psAxiInterconnect/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X50Y83         SRLC32E                                      r  design_1_i/psAxiInterconnect/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][28]_srl32/CLK
                         clock pessimism             -0.282     0.897    
    SLICE_X50Y83         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.183     1.080    design_1_i/psAxiInterconnect/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][28]_srl32
  -------------------------------------------------------------------
                         required time                         -1.080    
                         arrival time                           1.158    
  -------------------------------------------------------------------
                         slack                                  0.078    

Slack (MET) :             0.086ns  (arrival time - required time)
  Source:                 design_1_i/psAxiInterconnect/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/psAxiInterconnect/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][15]_srl4/D
                            (rising edge-triggered cell SRL16E clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.128ns (50.922%)  route 0.123ns (49.078%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.276ns
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.268ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3782, routed)        0.637     0.973    design_1_i/psAxiInterconnect/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aclk
    SLICE_X44Y107        FDRE                                         r  design_1_i/psAxiInterconnect/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y107        FDRE (Prop_fdre_C_Q)         0.128     1.101 r  design_1_i/psAxiInterconnect/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[7]/Q
                         net (fo=1, routed)           0.123     1.224    design_1_i/psAxiInterconnect/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/in[15]
    SLICE_X42Y106        SRL16E                                       r  design_1_i/psAxiInterconnect/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][15]_srl4/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3782, routed)        0.910     1.276    design_1_i/psAxiInterconnect/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/aclk
    SLICE_X42Y106        SRL16E                                       r  design_1_i/psAxiInterconnect/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][15]_srl4/CLK
                         clock pessimism             -0.268     1.008    
    SLICE_X42Y106        SRL16E (Hold_srl16e_CLK_D)
                                                      0.130     1.138    design_1_i/psAxiInterconnect/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][15]_srl4
  -------------------------------------------------------------------
                         required time                         -1.138    
                         arrival time                           1.224    
  -------------------------------------------------------------------
                         slack                                  0.086    

Slack (MET) :             0.097ns  (arrival time - required time)
  Source:                 design_1_i/tutorialProcessor/psBramController/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/GEN_WRDATA[18].bram_wrdata_int_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/tutorialProcessor/riscvBram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/DIBDI[0]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.450ns  (logic 0.164ns (36.453%)  route 0.286ns (63.547%))
  Logic Levels:           0  
  Clock Path Skew:        0.056ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.237ns
    Source Clock Delay      (SCD):    0.901ns
    Clock Pessimism Removal (CPR):    0.280ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3782, routed)        0.565     0.901    design_1_i/tutorialProcessor/psBramController/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/s_axi_aclk
    SLICE_X32Y49         FDRE                                         r  design_1_i/tutorialProcessor/psBramController/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/GEN_WRDATA[18].bram_wrdata_int_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y49         FDRE (Prop_fdre_C_Q)         0.164     1.065 r  design_1_i/tutorialProcessor/psBramController/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/GEN_WRDATA[18].bram_wrdata_int_reg[18]/Q
                         net (fo=1, routed)           0.286     1.350    design_1_i/tutorialProcessor/riscvBram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/dinb[0]
    RAMB36_X2Y8          RAMB36E1                                     r  design_1_i/tutorialProcessor/riscvBram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/DIBDI[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3782, routed)        0.871     1.237    design_1_i/tutorialProcessor/riscvBram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/clkb
    RAMB36_X2Y8          RAMB36E1                                     r  design_1_i/tutorialProcessor/riscvBram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
                         clock pessimism             -0.280     0.957    
    RAMB36_X2Y8          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_DIBDI[0])
                                                      0.296     1.253    design_1_i/tutorialProcessor/riscvBram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram
  -------------------------------------------------------------------
                         required time                         -1.253    
                         arrival time                           1.350    
  -------------------------------------------------------------------
                         slack                                  0.097    

Slack (MET) :             0.098ns  (arrival time - required time)
  Source:                 design_1_i/psAxiInterconnect/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/gen_no_arbiter.m_mesg_i_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/tutorialProcessor/psBramController/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/BID_FIFO/FIFO_RAM[7].SRL16E_I/D
                            (rising edge-triggered cell SRL16E clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.297ns  (logic 0.164ns (55.296%)  route 0.133ns (44.704%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.275ns
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.286ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3782, routed)        0.637     0.973    design_1_i/psAxiInterconnect/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/aclk
    SLICE_X36Y108        FDRE                                         r  design_1_i/psAxiInterconnect/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/gen_no_arbiter.m_mesg_i_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y108        FDRE (Prop_fdre_C_Q)         0.164     1.137 r  design_1_i/psAxiInterconnect/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/gen_no_arbiter.m_mesg_i_reg[4]/Q
                         net (fo=7, routed)           0.133     1.270    design_1_i/tutorialProcessor/psBramController/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/BID_FIFO/s_axi_awid[4]
    SLICE_X38Y107        SRL16E                                       r  design_1_i/tutorialProcessor/psBramController/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/BID_FIFO/FIFO_RAM[7].SRL16E_I/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3782, routed)        0.909     1.275    design_1_i/tutorialProcessor/psBramController/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/BID_FIFO/s_axi_aclk
    SLICE_X38Y107        SRL16E                                       r  design_1_i/tutorialProcessor/psBramController/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/BID_FIFO/FIFO_RAM[7].SRL16E_I/CLK
                         clock pessimism             -0.286     0.989    
    SLICE_X38Y107        SRL16E (Hold_srl16e_CLK_D)
                                                      0.183     1.172    design_1_i/tutorialProcessor/psBramController/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/BID_FIFO/FIFO_RAM[7].SRL16E_I
  -------------------------------------------------------------------
                         required time                         -1.172    
                         arrival time                           1.270    
  -------------------------------------------------------------------
                         slack                                  0.098    

Slack (MET) :             0.101ns  (arrival time - required time)
  Source:                 design_1_i/psAxiInterconnect/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/psAxiInterconnect/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][15]_srl4/D
                            (rising edge-triggered cell SRL16E clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.318ns  (logic 0.141ns (44.359%)  route 0.177ns (55.641%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.275ns
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.268ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3782, routed)        0.637     0.973    design_1_i/psAxiInterconnect/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aclk
    SLICE_X44Y109        FDRE                                         r  design_1_i/psAxiInterconnect/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y109        FDRE (Prop_fdre_C_Q)         0.141     1.114 r  design_1_i/psAxiInterconnect/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[7]/Q
                         net (fo=1, routed)           0.177     1.291    design_1_i/psAxiInterconnect/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/in[15]
    SLICE_X42Y109        SRL16E                                       r  design_1_i/psAxiInterconnect/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][15]_srl4/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3782, routed)        0.909     1.275    design_1_i/psAxiInterconnect/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/aclk
    SLICE_X42Y109        SRL16E                                       r  design_1_i/psAxiInterconnect/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][15]_srl4/CLK
                         clock pessimism             -0.268     1.007    
    SLICE_X42Y109        SRL16E (Hold_srl16e_CLK_D)
                                                      0.183     1.190    design_1_i/psAxiInterconnect/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][15]_srl4
  -------------------------------------------------------------------
                         required time                         -1.190    
                         arrival time                           1.291    
  -------------------------------------------------------------------
                         slack                                  0.101    

Slack (MET) :             0.104ns  (arrival time - required time)
  Source:                 design_1_i/subprocessorClk/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/psAxiInterconnect/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][25]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.320ns  (logic 0.141ns (44.092%)  route 0.179ns (55.907%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.184ns
    Source Clock Delay      (SCD):    0.887ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3782, routed)        0.551     0.887    design_1_i/subprocessorClk/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X49Y84         FDRE                                         r  design_1_i/subprocessorClk/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y84         FDRE (Prop_fdre_C_Q)         0.141     1.028 r  design_1_i/subprocessorClk/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[25]/Q
                         net (fo=1, routed)           0.179     1.206    design_1_i/psAxiInterconnect/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[25]
    SLICE_X46Y84         SRLC32E                                      r  design_1_i/psAxiInterconnect/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][25]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3782, routed)        0.818     1.184    design_1_i/psAxiInterconnect/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X46Y84         SRLC32E                                      r  design_1_i/psAxiInterconnect/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][25]_srl32/CLK
                         clock pessimism             -0.264     0.920    
    SLICE_X46Y84         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.183     1.103    design_1_i/psAxiInterconnect/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][25]_srl32
  -------------------------------------------------------------------
                         required time                         -1.103    
                         arrival time                           1.206    
  -------------------------------------------------------------------
                         slack                                  0.104    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0] }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/DCLK     n/a            4.999         20.000      15.001     MMCME2_ADV_X1Y2  design_1_i/subprocessorClk/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/DCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         20.000      17.424     RAMB36_X0Y6      design_1_i/tutorialProcessor/riscvBram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         20.000      17.424     RAMB36_X1Y8      design_1_i/tutorialProcessor/riscvBram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         20.000      17.424     RAMB36_X2Y7      design_1_i/tutorialProcessor/riscvBram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         20.000      17.424     RAMB36_X0Y7      design_1_i/tutorialProcessor/riscvBram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         20.000      17.424     RAMB36_X0Y8      design_1_i/tutorialProcessor/riscvBram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         20.000      17.424     RAMB36_X1Y7      design_1_i/tutorialProcessor/riscvBram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         20.000      17.424     RAMB36_X2Y9      design_1_i/tutorialProcessor/riscvBram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         20.000      17.424     RAMB36_X2Y8      design_1_i/tutorialProcessor/riscvBram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         20.000      17.424     RAMB36_X1Y6      design_1_i/tutorialProcessor/riscvBram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
Low Pulse Width   Slow    MMCME2_ADV/DCLK     n/a            2.500         10.000      7.500      MMCME2_ADV_X1Y2  design_1_i/subprocessorClk/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/DCLK
Low Pulse Width   Fast    MMCME2_ADV/DCLK     n/a            2.500         10.000      7.501      MMCME2_ADV_X1Y2  design_1_i/subprocessorClk/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/DCLK
Low Pulse Width   Slow    SRLC32E/CLK         n/a            0.980         10.000      9.020      SLICE_X38Y88     design_1_i/psAxiInterconnect/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK         n/a            0.980         10.000      9.020      SLICE_X38Y88     design_1_i/psAxiInterconnect/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][14]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK         n/a            0.980         10.000      9.020      SLICE_X38Y88     design_1_i/psAxiInterconnect/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][2]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK         n/a            0.980         10.000      9.020      SLICE_X38Y88     design_1_i/psAxiInterconnect/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][9]_srl32/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         10.000      9.020      SLICE_X26Y101    design_1_i/psAxiInterconnect/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/gen_srls[0].gen_rep[0].srl_nx1/gen_primitive_shifter.gen_srls[0].srl_inst/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         10.000      9.020      SLICE_X26Y101    design_1_i/psAxiInterconnect/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/gen_srls[0].gen_rep[1].srl_nx1/gen_primitive_shifter.gen_srls[0].srl_inst/CLK
Low Pulse Width   Fast    SRLC32E/CLK         n/a            0.980         10.000      9.020      SLICE_X38Y88     design_1_i/psAxiInterconnect/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK         n/a            0.980         10.000      9.020      SLICE_X38Y87     design_1_i/psAxiInterconnect/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][10]_srl32/CLK
High Pulse Width  Fast    MMCME2_ADV/DCLK     n/a            2.500         10.000      7.500      MMCME2_ADV_X1Y2  design_1_i/subprocessorClk/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/DCLK
High Pulse Width  Slow    MMCME2_ADV/DCLK     n/a            2.500         10.000      7.501      MMCME2_ADV_X1Y2  design_1_i/subprocessorClk/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/DCLK
High Pulse Width  Fast    SRLC32E/CLK         n/a            0.980         10.000      9.020      SLICE_X38Y80     design_1_i/psAxiInterconnect/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][15]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK         n/a            0.980         10.000      9.020      SLICE_X38Y80     design_1_i/psAxiInterconnect/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][16]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK         n/a            0.980         10.000      9.020      SLICE_X38Y81     design_1_i/psAxiInterconnect/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][17]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK         n/a            0.980         10.000      9.020      SLICE_X38Y81     design_1_i/psAxiInterconnect/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][18]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK         n/a            0.980         10.000      9.020      SLICE_X38Y82     design_1_i/psAxiInterconnect/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][19]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK         n/a            0.980         10.000      9.020      SLICE_X38Y82     design_1_i/psAxiInterconnect/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][20]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK         n/a            0.980         10.000      9.020      SLICE_X38Y81     design_1_i/psAxiInterconnect/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][21]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK         n/a            0.980         10.000      9.020      SLICE_X38Y82     design_1_i/psAxiInterconnect/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][22]_srl32/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_1
  To Clock:  clk_fpga_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       17.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_1
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1] }

Check Type  Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I   n/a            2.155         20.000      17.845     BUFGCTRL_X0Y17  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/I



---------------------------------------------------------------------------------------------------
From Clock:  design_1_i/subprocessorClk/inst/clk_in1
  To Clock:  design_1_i/subprocessorClk/inst/clk_in1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         design_1_i/subprocessorClk/inst/clk_in1
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { design_1_i/subprocessorClk/inst/clk_in1 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         20.000      18.751     MMCME2_ADV_X1Y2  design_1_i/subprocessorClk/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       20.000      80.000     MMCME2_ADV_X1Y2  design_1_i/subprocessorClk/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            3.000         10.000      7.000      MMCME2_ADV_X1Y2  design_1_i/subprocessorClk/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            3.000         10.000      7.000      MMCME2_ADV_X1Y2  design_1_i/subprocessorClk/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            3.000         10.000      7.000      MMCME2_ADV_X1Y2  design_1_i/subprocessorClk/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            3.000         10.000      7.000      MMCME2_ADV_X1Y2  design_1_i/subprocessorClk/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_design_1_subprocessorClk_0
  To Clock:  clk_out1_design_1_subprocessorClk_0

Setup :            0  Failing Endpoints,  Worst Slack       10.805ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.064ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        8.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             10.805ns  (required time - arrival time)
  Source:                 design_1_i/tutorialProcessor/riscvReset/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_subprocessorClk_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/tutorialProcessor/picorv32_tut_0/inst/picorv32_core/pcpi_mul/rd_reg__0/B[15]
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_design_1_subprocessorClk_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_design_1_subprocessorClk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_design_1_subprocessorClk_0 rise@20.000ns - clk_out1_design_1_subprocessorClk_0 rise@0.000ns)
  Data Path Delay:        8.590ns  (logic 0.890ns (10.361%)  route 7.700ns (89.639%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.053ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.543ns = ( 25.543 - 20.000 ) 
    Source Clock Delay      (SCD):    6.015ns
    Clock Pessimism Removal (CPR):    0.419ns
  Clock Uncertainty:      0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_subprocessorClk_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3782, routed)        1.980     1.980    design_1_i/subprocessorClk/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.068 r  design_1_i/subprocessorClk/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206     4.274    design_1_i/subprocessorClk/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_design_1_subprocessorClk_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101     4.375 r  design_1_i/subprocessorClk/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=779, routed)         1.640     6.015    design_1_i/tutorialProcessor/riscvReset/U0/slowest_sync_clk
    SLICE_X36Y69         FDRE                                         r  design_1_i/tutorialProcessor/riscvReset/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y69         FDRE (Prop_fdre_C_Q)         0.518     6.533 r  design_1_i/tutorialProcessor/riscvReset/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=56, routed)          4.086    10.619    design_1_i/tutorialProcessor/picorv32_tut_0/inst/resetn
    SLICE_X13Y40         LUT2 (Prop_lut2_I0_O)        0.124    10.743 f  design_1_i/tutorialProcessor/picorv32_tut_0/inst/pcpi_timeout_counter[3]_i_1/O
                         net (fo=5, routed)           0.643    11.386    design_1_i/tutorialProcessor/picorv32_tut_0/inst/picorv32_core/pcpi_mul/SS[0]
    SLICE_X15Y39         LUT6 (Prop_lut6_I0_O)        0.124    11.510 r  design_1_i/tutorialProcessor/picorv32_tut_0/inst/picorv32_core/pcpi_mul/active[0]_i_2/O
                         net (fo=4, routed)           1.685    13.195    design_1_i/tutorialProcessor/picorv32_tut_0/inst/picorv32_core/pcpi_mul/instr_mulh1
    SLICE_X33Y37         LUT5 (Prop_lut5_I0_O)        0.124    13.319 r  design_1_i/tutorialProcessor/picorv32_tut_0/inst/picorv32_core/pcpi_mul/rd_reg_i_1/O
                         net (fo=6, routed)           1.286    14.605    design_1_i/tutorialProcessor/picorv32_tut_0/inst/picorv32_core/pcpi_mul/rd_reg_i_1_n_0
    DSP48_X2Y19          DSP48E1                                      r  design_1_i/tutorialProcessor/picorv32_tut_0/inst/picorv32_core/pcpi_mul/rd_reg__0/B[15]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_subprocessorClk_0 rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    20.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3782, routed)        1.770    21.770    design_1_i/subprocessorClk/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    21.853 r  design_1_i/subprocessorClk/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    23.865    design_1_i/subprocessorClk/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_design_1_subprocessorClk_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    23.956 r  design_1_i/subprocessorClk/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=779, routed)         1.587    25.543    design_1_i/tutorialProcessor/picorv32_tut_0/inst/picorv32_core/pcpi_mul/clk
    DSP48_X2Y19          DSP48E1                                      r  design_1_i/tutorialProcessor/picorv32_tut_0/inst/picorv32_core/pcpi_mul/rd_reg__0/CLK
                         clock pessimism              0.419    25.962    
                         clock uncertainty           -0.102    25.860    
    DSP48_X2Y19          DSP48E1 (Setup_dsp48e1_CLK_B[15])
                                                     -0.450    25.410    design_1_i/tutorialProcessor/picorv32_tut_0/inst/picorv32_core/pcpi_mul/rd_reg__0
  -------------------------------------------------------------------
                         required time                         25.410    
                         arrival time                         -14.605    
  -------------------------------------------------------------------
                         slack                                 10.805    

Slack (MET) :             11.098ns  (required time - arrival time)
  Source:                 design_1_i/tutorialProcessor/riscvReset/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_subprocessorClk_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/tutorialProcessor/picorv32_tut_0/inst/picorv32_core/pcpi_mul/rd_reg/B[15]
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_design_1_subprocessorClk_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_design_1_subprocessorClk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_design_1_subprocessorClk_0 rise@20.000ns - clk_out1_design_1_subprocessorClk_0 rise@0.000ns)
  Data Path Delay:        8.296ns  (logic 0.890ns (10.728%)  route 7.406ns (89.272%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.054ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.542ns = ( 25.542 - 20.000 ) 
    Source Clock Delay      (SCD):    6.015ns
    Clock Pessimism Removal (CPR):    0.419ns
  Clock Uncertainty:      0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_subprocessorClk_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3782, routed)        1.980     1.980    design_1_i/subprocessorClk/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.068 r  design_1_i/subprocessorClk/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206     4.274    design_1_i/subprocessorClk/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_design_1_subprocessorClk_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101     4.375 r  design_1_i/subprocessorClk/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=779, routed)         1.640     6.015    design_1_i/tutorialProcessor/riscvReset/U0/slowest_sync_clk
    SLICE_X36Y69         FDRE                                         r  design_1_i/tutorialProcessor/riscvReset/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y69         FDRE (Prop_fdre_C_Q)         0.518     6.533 r  design_1_i/tutorialProcessor/riscvReset/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=56, routed)          4.086    10.619    design_1_i/tutorialProcessor/picorv32_tut_0/inst/resetn
    SLICE_X13Y40         LUT2 (Prop_lut2_I0_O)        0.124    10.743 f  design_1_i/tutorialProcessor/picorv32_tut_0/inst/pcpi_timeout_counter[3]_i_1/O
                         net (fo=5, routed)           0.643    11.386    design_1_i/tutorialProcessor/picorv32_tut_0/inst/picorv32_core/pcpi_mul/SS[0]
    SLICE_X15Y39         LUT6 (Prop_lut6_I0_O)        0.124    11.510 r  design_1_i/tutorialProcessor/picorv32_tut_0/inst/picorv32_core/pcpi_mul/active[0]_i_2/O
                         net (fo=4, routed)           1.685    13.195    design_1_i/tutorialProcessor/picorv32_tut_0/inst/picorv32_core/pcpi_mul/instr_mulh1
    SLICE_X33Y37         LUT5 (Prop_lut5_I0_O)        0.124    13.319 r  design_1_i/tutorialProcessor/picorv32_tut_0/inst/picorv32_core/pcpi_mul/rd_reg_i_1/O
                         net (fo=6, routed)           0.992    14.311    design_1_i/tutorialProcessor/picorv32_tut_0/inst/picorv32_core/pcpi_mul/rd_reg_i_1_n_0
    DSP48_X2Y17          DSP48E1                                      r  design_1_i/tutorialProcessor/picorv32_tut_0/inst/picorv32_core/pcpi_mul/rd_reg/B[15]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_subprocessorClk_0 rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    20.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3782, routed)        1.770    21.770    design_1_i/subprocessorClk/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    21.853 r  design_1_i/subprocessorClk/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    23.865    design_1_i/subprocessorClk/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_design_1_subprocessorClk_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    23.956 r  design_1_i/subprocessorClk/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=779, routed)         1.586    25.542    design_1_i/tutorialProcessor/picorv32_tut_0/inst/picorv32_core/pcpi_mul/clk
    DSP48_X2Y17          DSP48E1                                      r  design_1_i/tutorialProcessor/picorv32_tut_0/inst/picorv32_core/pcpi_mul/rd_reg/CLK
                         clock pessimism              0.419    25.961    
                         clock uncertainty           -0.102    25.859    
    DSP48_X2Y17          DSP48E1 (Setup_dsp48e1_CLK_B[15])
                                                     -0.450    25.409    design_1_i/tutorialProcessor/picorv32_tut_0/inst/picorv32_core/pcpi_mul/rd_reg
  -------------------------------------------------------------------
                         required time                         25.409    
                         arrival time                         -14.311    
  -------------------------------------------------------------------
                         slack                                 11.098    

Slack (MET) :             11.130ns  (required time - arrival time)
  Source:                 design_1_i/tutorialProcessor/riscvReset/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_subprocessorClk_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/tutorialProcessor/riscvBram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_design_1_subprocessorClk_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_design_1_subprocessorClk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_design_1_subprocessorClk_0 rise@20.000ns - clk_out1_design_1_subprocessorClk_0 rise@0.000ns)
  Data Path Delay:        8.079ns  (logic 0.674ns (8.343%)  route 7.405ns (91.657%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.015ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.467ns = ( 25.467 - 20.000 ) 
    Source Clock Delay      (SCD):    6.015ns
    Clock Pessimism Removal (CPR):    0.533ns
  Clock Uncertainty:      0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_subprocessorClk_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3782, routed)        1.980     1.980    design_1_i/subprocessorClk/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.068 r  design_1_i/subprocessorClk/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206     4.274    design_1_i/subprocessorClk/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_design_1_subprocessorClk_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101     4.375 r  design_1_i/subprocessorClk/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=779, routed)         1.640     6.015    design_1_i/tutorialProcessor/riscvReset/U0/slowest_sync_clk
    SLICE_X36Y69         FDRE                                         r  design_1_i/tutorialProcessor/riscvReset/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y69         FDRE (Prop_fdre_C_Q)         0.518     6.533 r  design_1_i/tutorialProcessor/riscvReset/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=56, routed)          5.307    11.840    design_1_i/tutorialProcessor/riscvBramController/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4LITE.I_AXI_LITE/s_axi_aresetn
    SLICE_X16Y45         LUT5 (Prop_lut5_I4_O)        0.156    11.996 r  design_1_i/tutorialProcessor/riscvBramController/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4LITE.I_AXI_LITE/bram_en_a_INST_0/O
                         net (fo=16, routed)          2.098    14.094    design_1_i/tutorialProcessor/riscvBram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/ena
    RAMB36_X2Y13         RAMB36E1                                     r  design_1_i/tutorialProcessor/riscvBram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_subprocessorClk_0 rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    20.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3782, routed)        1.770    21.770    design_1_i/subprocessorClk/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    21.853 r  design_1_i/subprocessorClk/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    23.865    design_1_i/subprocessorClk/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_design_1_subprocessorClk_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    23.956 r  design_1_i/subprocessorClk/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=779, routed)         1.511    25.467    design_1_i/tutorialProcessor/riscvBram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/clka
    RAMB36_X2Y13         RAMB36E1                                     r  design_1_i/tutorialProcessor/riscvBram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
                         clock pessimism              0.533    26.000    
                         clock uncertainty           -0.102    25.898    
    RAMB36_X2Y13         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.674    25.224    design_1_i/tutorialProcessor/riscvBram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram
  -------------------------------------------------------------------
                         required time                         25.224    
                         arrival time                         -14.094    
  -------------------------------------------------------------------
                         slack                                 11.130    

Slack (MET) :             11.134ns  (required time - arrival time)
  Source:                 design_1_i/tutorialProcessor/riscvReset/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_subprocessorClk_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/tutorialProcessor/picorv32_tut_0/inst/picorv32_core/pcpi_mul/rd_reg__0/B[16]
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_design_1_subprocessorClk_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_design_1_subprocessorClk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_design_1_subprocessorClk_0 rise@20.000ns - clk_out1_design_1_subprocessorClk_0 rise@0.000ns)
  Data Path Delay:        8.260ns  (logic 0.890ns (10.774%)  route 7.370ns (89.226%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.053ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.543ns = ( 25.543 - 20.000 ) 
    Source Clock Delay      (SCD):    6.015ns
    Clock Pessimism Removal (CPR):    0.419ns
  Clock Uncertainty:      0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_subprocessorClk_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3782, routed)        1.980     1.980    design_1_i/subprocessorClk/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.068 r  design_1_i/subprocessorClk/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206     4.274    design_1_i/subprocessorClk/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_design_1_subprocessorClk_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101     4.375 r  design_1_i/subprocessorClk/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=779, routed)         1.640     6.015    design_1_i/tutorialProcessor/riscvReset/U0/slowest_sync_clk
    SLICE_X36Y69         FDRE                                         r  design_1_i/tutorialProcessor/riscvReset/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y69         FDRE (Prop_fdre_C_Q)         0.518     6.533 r  design_1_i/tutorialProcessor/riscvReset/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=56, routed)          4.086    10.619    design_1_i/tutorialProcessor/picorv32_tut_0/inst/resetn
    SLICE_X13Y40         LUT2 (Prop_lut2_I0_O)        0.124    10.743 f  design_1_i/tutorialProcessor/picorv32_tut_0/inst/pcpi_timeout_counter[3]_i_1/O
                         net (fo=5, routed)           0.643    11.386    design_1_i/tutorialProcessor/picorv32_tut_0/inst/picorv32_core/pcpi_mul/SS[0]
    SLICE_X15Y39         LUT6 (Prop_lut6_I0_O)        0.124    11.510 r  design_1_i/tutorialProcessor/picorv32_tut_0/inst/picorv32_core/pcpi_mul/active[0]_i_2/O
                         net (fo=4, routed)           1.685    13.195    design_1_i/tutorialProcessor/picorv32_tut_0/inst/picorv32_core/pcpi_mul/instr_mulh1
    SLICE_X33Y37         LUT5 (Prop_lut5_I0_O)        0.124    13.319 r  design_1_i/tutorialProcessor/picorv32_tut_0/inst/picorv32_core/pcpi_mul/rd_reg_i_1/O
                         net (fo=6, routed)           0.956    14.275    design_1_i/tutorialProcessor/picorv32_tut_0/inst/picorv32_core/pcpi_mul/rd_reg_i_1_n_0
    DSP48_X2Y19          DSP48E1                                      r  design_1_i/tutorialProcessor/picorv32_tut_0/inst/picorv32_core/pcpi_mul/rd_reg__0/B[16]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_subprocessorClk_0 rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    20.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3782, routed)        1.770    21.770    design_1_i/subprocessorClk/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    21.853 r  design_1_i/subprocessorClk/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    23.865    design_1_i/subprocessorClk/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_design_1_subprocessorClk_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    23.956 r  design_1_i/subprocessorClk/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=779, routed)         1.587    25.543    design_1_i/tutorialProcessor/picorv32_tut_0/inst/picorv32_core/pcpi_mul/clk
    DSP48_X2Y19          DSP48E1                                      r  design_1_i/tutorialProcessor/picorv32_tut_0/inst/picorv32_core/pcpi_mul/rd_reg__0/CLK
                         clock pessimism              0.419    25.962    
                         clock uncertainty           -0.102    25.860    
    DSP48_X2Y19          DSP48E1 (Setup_dsp48e1_CLK_B[16])
                                                     -0.450    25.410    design_1_i/tutorialProcessor/picorv32_tut_0/inst/picorv32_core/pcpi_mul/rd_reg__0
  -------------------------------------------------------------------
                         required time                         25.410    
                         arrival time                         -14.275    
  -------------------------------------------------------------------
                         slack                                 11.134    

Slack (MET) :             11.134ns  (required time - arrival time)
  Source:                 design_1_i/tutorialProcessor/riscvReset/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_subprocessorClk_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/tutorialProcessor/picorv32_tut_0/inst/picorv32_core/pcpi_mul/rd_reg__0/B[17]
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_design_1_subprocessorClk_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_design_1_subprocessorClk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_design_1_subprocessorClk_0 rise@20.000ns - clk_out1_design_1_subprocessorClk_0 rise@0.000ns)
  Data Path Delay:        8.260ns  (logic 0.890ns (10.774%)  route 7.370ns (89.226%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.053ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.543ns = ( 25.543 - 20.000 ) 
    Source Clock Delay      (SCD):    6.015ns
    Clock Pessimism Removal (CPR):    0.419ns
  Clock Uncertainty:      0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_subprocessorClk_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3782, routed)        1.980     1.980    design_1_i/subprocessorClk/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.068 r  design_1_i/subprocessorClk/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206     4.274    design_1_i/subprocessorClk/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_design_1_subprocessorClk_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101     4.375 r  design_1_i/subprocessorClk/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=779, routed)         1.640     6.015    design_1_i/tutorialProcessor/riscvReset/U0/slowest_sync_clk
    SLICE_X36Y69         FDRE                                         r  design_1_i/tutorialProcessor/riscvReset/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y69         FDRE (Prop_fdre_C_Q)         0.518     6.533 r  design_1_i/tutorialProcessor/riscvReset/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=56, routed)          4.086    10.619    design_1_i/tutorialProcessor/picorv32_tut_0/inst/resetn
    SLICE_X13Y40         LUT2 (Prop_lut2_I0_O)        0.124    10.743 f  design_1_i/tutorialProcessor/picorv32_tut_0/inst/pcpi_timeout_counter[3]_i_1/O
                         net (fo=5, routed)           0.643    11.386    design_1_i/tutorialProcessor/picorv32_tut_0/inst/picorv32_core/pcpi_mul/SS[0]
    SLICE_X15Y39         LUT6 (Prop_lut6_I0_O)        0.124    11.510 r  design_1_i/tutorialProcessor/picorv32_tut_0/inst/picorv32_core/pcpi_mul/active[0]_i_2/O
                         net (fo=4, routed)           1.685    13.195    design_1_i/tutorialProcessor/picorv32_tut_0/inst/picorv32_core/pcpi_mul/instr_mulh1
    SLICE_X33Y37         LUT5 (Prop_lut5_I0_O)        0.124    13.319 r  design_1_i/tutorialProcessor/picorv32_tut_0/inst/picorv32_core/pcpi_mul/rd_reg_i_1/O
                         net (fo=6, routed)           0.956    14.275    design_1_i/tutorialProcessor/picorv32_tut_0/inst/picorv32_core/pcpi_mul/rd_reg_i_1_n_0
    DSP48_X2Y19          DSP48E1                                      r  design_1_i/tutorialProcessor/picorv32_tut_0/inst/picorv32_core/pcpi_mul/rd_reg__0/B[17]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_subprocessorClk_0 rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    20.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3782, routed)        1.770    21.770    design_1_i/subprocessorClk/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    21.853 r  design_1_i/subprocessorClk/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    23.865    design_1_i/subprocessorClk/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_design_1_subprocessorClk_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    23.956 r  design_1_i/subprocessorClk/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=779, routed)         1.587    25.543    design_1_i/tutorialProcessor/picorv32_tut_0/inst/picorv32_core/pcpi_mul/clk
    DSP48_X2Y19          DSP48E1                                      r  design_1_i/tutorialProcessor/picorv32_tut_0/inst/picorv32_core/pcpi_mul/rd_reg__0/CLK
                         clock pessimism              0.419    25.962    
                         clock uncertainty           -0.102    25.860    
    DSP48_X2Y19          DSP48E1 (Setup_dsp48e1_CLK_B[17])
                                                     -0.450    25.410    design_1_i/tutorialProcessor/picorv32_tut_0/inst/picorv32_core/pcpi_mul/rd_reg__0
  -------------------------------------------------------------------
                         required time                         25.410    
                         arrival time                         -14.275    
  -------------------------------------------------------------------
                         slack                                 11.134    

Slack (MET) :             11.187ns  (required time - arrival time)
  Source:                 design_1_i/tutorialProcessor/riscvReset/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_subprocessorClk_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/tutorialProcessor/riscvBram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_design_1_subprocessorClk_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_design_1_subprocessorClk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_design_1_subprocessorClk_0 rise@20.000ns - clk_out1_design_1_subprocessorClk_0 rise@0.000ns)
  Data Path Delay:        8.027ns  (logic 0.674ns (8.396%)  route 7.353ns (91.604%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.010ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.472ns = ( 25.472 - 20.000 ) 
    Source Clock Delay      (SCD):    6.015ns
    Clock Pessimism Removal (CPR):    0.533ns
  Clock Uncertainty:      0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_subprocessorClk_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3782, routed)        1.980     1.980    design_1_i/subprocessorClk/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.068 r  design_1_i/subprocessorClk/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206     4.274    design_1_i/subprocessorClk/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_design_1_subprocessorClk_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101     4.375 r  design_1_i/subprocessorClk/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=779, routed)         1.640     6.015    design_1_i/tutorialProcessor/riscvReset/U0/slowest_sync_clk
    SLICE_X36Y69         FDRE                                         r  design_1_i/tutorialProcessor/riscvReset/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y69         FDRE (Prop_fdre_C_Q)         0.518     6.533 r  design_1_i/tutorialProcessor/riscvReset/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=56, routed)          5.307    11.840    design_1_i/tutorialProcessor/riscvBramController/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4LITE.I_AXI_LITE/s_axi_aresetn
    SLICE_X16Y45         LUT5 (Prop_lut5_I4_O)        0.156    11.996 r  design_1_i/tutorialProcessor/riscvBramController/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4LITE.I_AXI_LITE/bram_en_a_INST_0/O
                         net (fo=16, routed)          2.046    14.042    design_1_i/tutorialProcessor/riscvBram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/ena
    RAMB36_X2Y12         RAMB36E1                                     r  design_1_i/tutorialProcessor/riscvBram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_subprocessorClk_0 rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    20.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3782, routed)        1.770    21.770    design_1_i/subprocessorClk/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    21.853 r  design_1_i/subprocessorClk/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    23.865    design_1_i/subprocessorClk/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_design_1_subprocessorClk_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    23.956 r  design_1_i/subprocessorClk/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=779, routed)         1.516    25.472    design_1_i/tutorialProcessor/riscvBram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/clka
    RAMB36_X2Y12         RAMB36E1                                     r  design_1_i/tutorialProcessor/riscvBram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
                         clock pessimism              0.533    26.005    
                         clock uncertainty           -0.102    25.903    
    RAMB36_X2Y12         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.674    25.229    design_1_i/tutorialProcessor/riscvBram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram
  -------------------------------------------------------------------
                         required time                         25.229    
                         arrival time                         -14.042    
  -------------------------------------------------------------------
                         slack                                 11.187    

Slack (MET) :             11.275ns  (required time - arrival time)
  Source:                 design_1_i/tutorialProcessor/riscvReset/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_subprocessorClk_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/tutorialProcessor/picorv32_tut_0/inst/picorv32_core/pcpi_mul/rd_reg/B[16]
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_design_1_subprocessorClk_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_design_1_subprocessorClk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_design_1_subprocessorClk_0 rise@20.000ns - clk_out1_design_1_subprocessorClk_0 rise@0.000ns)
  Data Path Delay:        8.118ns  (logic 0.890ns (10.963%)  route 7.228ns (89.037%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.054ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.542ns = ( 25.542 - 20.000 ) 
    Source Clock Delay      (SCD):    6.015ns
    Clock Pessimism Removal (CPR):    0.419ns
  Clock Uncertainty:      0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_subprocessorClk_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3782, routed)        1.980     1.980    design_1_i/subprocessorClk/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.068 r  design_1_i/subprocessorClk/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206     4.274    design_1_i/subprocessorClk/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_design_1_subprocessorClk_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101     4.375 r  design_1_i/subprocessorClk/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=779, routed)         1.640     6.015    design_1_i/tutorialProcessor/riscvReset/U0/slowest_sync_clk
    SLICE_X36Y69         FDRE                                         r  design_1_i/tutorialProcessor/riscvReset/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y69         FDRE (Prop_fdre_C_Q)         0.518     6.533 r  design_1_i/tutorialProcessor/riscvReset/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=56, routed)          4.086    10.619    design_1_i/tutorialProcessor/picorv32_tut_0/inst/resetn
    SLICE_X13Y40         LUT2 (Prop_lut2_I0_O)        0.124    10.743 f  design_1_i/tutorialProcessor/picorv32_tut_0/inst/pcpi_timeout_counter[3]_i_1/O
                         net (fo=5, routed)           0.643    11.386    design_1_i/tutorialProcessor/picorv32_tut_0/inst/picorv32_core/pcpi_mul/SS[0]
    SLICE_X15Y39         LUT6 (Prop_lut6_I0_O)        0.124    11.510 r  design_1_i/tutorialProcessor/picorv32_tut_0/inst/picorv32_core/pcpi_mul/active[0]_i_2/O
                         net (fo=4, routed)           1.685    13.195    design_1_i/tutorialProcessor/picorv32_tut_0/inst/picorv32_core/pcpi_mul/instr_mulh1
    SLICE_X33Y37         LUT5 (Prop_lut5_I0_O)        0.124    13.319 r  design_1_i/tutorialProcessor/picorv32_tut_0/inst/picorv32_core/pcpi_mul/rd_reg_i_1/O
                         net (fo=6, routed)           0.814    14.133    design_1_i/tutorialProcessor/picorv32_tut_0/inst/picorv32_core/pcpi_mul/rd_reg_i_1_n_0
    DSP48_X2Y17          DSP48E1                                      r  design_1_i/tutorialProcessor/picorv32_tut_0/inst/picorv32_core/pcpi_mul/rd_reg/B[16]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_subprocessorClk_0 rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    20.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3782, routed)        1.770    21.770    design_1_i/subprocessorClk/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    21.853 r  design_1_i/subprocessorClk/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    23.865    design_1_i/subprocessorClk/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_design_1_subprocessorClk_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    23.956 r  design_1_i/subprocessorClk/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=779, routed)         1.586    25.542    design_1_i/tutorialProcessor/picorv32_tut_0/inst/picorv32_core/pcpi_mul/clk
    DSP48_X2Y17          DSP48E1                                      r  design_1_i/tutorialProcessor/picorv32_tut_0/inst/picorv32_core/pcpi_mul/rd_reg/CLK
                         clock pessimism              0.419    25.961    
                         clock uncertainty           -0.102    25.859    
    DSP48_X2Y17          DSP48E1 (Setup_dsp48e1_CLK_B[16])
                                                     -0.450    25.409    design_1_i/tutorialProcessor/picorv32_tut_0/inst/picorv32_core/pcpi_mul/rd_reg
  -------------------------------------------------------------------
                         required time                         25.409    
                         arrival time                         -14.133    
  -------------------------------------------------------------------
                         slack                                 11.275    

Slack (MET) :             11.275ns  (required time - arrival time)
  Source:                 design_1_i/tutorialProcessor/riscvReset/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_subprocessorClk_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/tutorialProcessor/picorv32_tut_0/inst/picorv32_core/pcpi_mul/rd_reg/B[17]
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_design_1_subprocessorClk_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_design_1_subprocessorClk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_design_1_subprocessorClk_0 rise@20.000ns - clk_out1_design_1_subprocessorClk_0 rise@0.000ns)
  Data Path Delay:        8.118ns  (logic 0.890ns (10.963%)  route 7.228ns (89.037%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.054ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.542ns = ( 25.542 - 20.000 ) 
    Source Clock Delay      (SCD):    6.015ns
    Clock Pessimism Removal (CPR):    0.419ns
  Clock Uncertainty:      0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_subprocessorClk_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3782, routed)        1.980     1.980    design_1_i/subprocessorClk/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.068 r  design_1_i/subprocessorClk/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206     4.274    design_1_i/subprocessorClk/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_design_1_subprocessorClk_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101     4.375 r  design_1_i/subprocessorClk/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=779, routed)         1.640     6.015    design_1_i/tutorialProcessor/riscvReset/U0/slowest_sync_clk
    SLICE_X36Y69         FDRE                                         r  design_1_i/tutorialProcessor/riscvReset/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y69         FDRE (Prop_fdre_C_Q)         0.518     6.533 r  design_1_i/tutorialProcessor/riscvReset/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=56, routed)          4.086    10.619    design_1_i/tutorialProcessor/picorv32_tut_0/inst/resetn
    SLICE_X13Y40         LUT2 (Prop_lut2_I0_O)        0.124    10.743 f  design_1_i/tutorialProcessor/picorv32_tut_0/inst/pcpi_timeout_counter[3]_i_1/O
                         net (fo=5, routed)           0.643    11.386    design_1_i/tutorialProcessor/picorv32_tut_0/inst/picorv32_core/pcpi_mul/SS[0]
    SLICE_X15Y39         LUT6 (Prop_lut6_I0_O)        0.124    11.510 r  design_1_i/tutorialProcessor/picorv32_tut_0/inst/picorv32_core/pcpi_mul/active[0]_i_2/O
                         net (fo=4, routed)           1.685    13.195    design_1_i/tutorialProcessor/picorv32_tut_0/inst/picorv32_core/pcpi_mul/instr_mulh1
    SLICE_X33Y37         LUT5 (Prop_lut5_I0_O)        0.124    13.319 r  design_1_i/tutorialProcessor/picorv32_tut_0/inst/picorv32_core/pcpi_mul/rd_reg_i_1/O
                         net (fo=6, routed)           0.814    14.133    design_1_i/tutorialProcessor/picorv32_tut_0/inst/picorv32_core/pcpi_mul/rd_reg_i_1_n_0
    DSP48_X2Y17          DSP48E1                                      r  design_1_i/tutorialProcessor/picorv32_tut_0/inst/picorv32_core/pcpi_mul/rd_reg/B[17]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_subprocessorClk_0 rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    20.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3782, routed)        1.770    21.770    design_1_i/subprocessorClk/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    21.853 r  design_1_i/subprocessorClk/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    23.865    design_1_i/subprocessorClk/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_design_1_subprocessorClk_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    23.956 r  design_1_i/subprocessorClk/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=779, routed)         1.586    25.542    design_1_i/tutorialProcessor/picorv32_tut_0/inst/picorv32_core/pcpi_mul/clk
    DSP48_X2Y17          DSP48E1                                      r  design_1_i/tutorialProcessor/picorv32_tut_0/inst/picorv32_core/pcpi_mul/rd_reg/CLK
                         clock pessimism              0.419    25.961    
                         clock uncertainty           -0.102    25.859    
    DSP48_X2Y17          DSP48E1 (Setup_dsp48e1_CLK_B[17])
                                                     -0.450    25.409    design_1_i/tutorialProcessor/picorv32_tut_0/inst/picorv32_core/pcpi_mul/rd_reg
  -------------------------------------------------------------------
                         required time                         25.409    
                         arrival time                         -14.133    
  -------------------------------------------------------------------
                         slack                                 11.275    

Slack (MET) :             11.296ns  (required time - arrival time)
  Source:                 design_1_i/tutorialProcessor/riscvReset/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_subprocessorClk_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/tutorialProcessor/riscvBram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_design_1_subprocessorClk_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_design_1_subprocessorClk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_design_1_subprocessorClk_0 rise@20.000ns - clk_out1_design_1_subprocessorClk_0 rise@0.000ns)
  Data Path Delay:        7.826ns  (logic 0.674ns (8.612%)  route 7.152ns (91.388%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.102ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.494ns = ( 25.494 - 20.000 ) 
    Source Clock Delay      (SCD):    6.015ns
    Clock Pessimism Removal (CPR):    0.419ns
  Clock Uncertainty:      0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_subprocessorClk_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3782, routed)        1.980     1.980    design_1_i/subprocessorClk/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.068 r  design_1_i/subprocessorClk/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206     4.274    design_1_i/subprocessorClk/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_design_1_subprocessorClk_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101     4.375 r  design_1_i/subprocessorClk/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=779, routed)         1.640     6.015    design_1_i/tutorialProcessor/riscvReset/U0/slowest_sync_clk
    SLICE_X36Y69         FDRE                                         r  design_1_i/tutorialProcessor/riscvReset/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y69         FDRE (Prop_fdre_C_Q)         0.518     6.533 r  design_1_i/tutorialProcessor/riscvReset/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=56, routed)          5.307    11.840    design_1_i/tutorialProcessor/riscvBramController/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4LITE.I_AXI_LITE/s_axi_aresetn
    SLICE_X16Y45         LUT5 (Prop_lut5_I4_O)        0.156    11.996 r  design_1_i/tutorialProcessor/riscvBramController/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4LITE.I_AXI_LITE/bram_en_a_INST_0/O
                         net (fo=16, routed)          1.845    13.841    design_1_i/tutorialProcessor/riscvBram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/ena
    RAMB36_X2Y8          RAMB36E1                                     r  design_1_i/tutorialProcessor/riscvBram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_subprocessorClk_0 rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    20.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3782, routed)        1.770    21.770    design_1_i/subprocessorClk/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    21.853 r  design_1_i/subprocessorClk/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    23.865    design_1_i/subprocessorClk/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_design_1_subprocessorClk_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    23.956 r  design_1_i/subprocessorClk/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=779, routed)         1.538    25.494    design_1_i/tutorialProcessor/riscvBram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/clka
    RAMB36_X2Y8          RAMB36E1                                     r  design_1_i/tutorialProcessor/riscvBram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
                         clock pessimism              0.419    25.913    
                         clock uncertainty           -0.102    25.811    
    RAMB36_X2Y8          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.674    25.137    design_1_i/tutorialProcessor/riscvBram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram
  -------------------------------------------------------------------
                         required time                         25.137    
                         arrival time                         -13.841    
  -------------------------------------------------------------------
                         slack                                 11.296    

Slack (MET) :             11.296ns  (required time - arrival time)
  Source:                 design_1_i/tutorialProcessor/riscvReset/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_subprocessorClk_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/tutorialProcessor/picorv32_tut_0/inst/picorv32_core/pcpi_mul/rd0/B[16]
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_design_1_subprocessorClk_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_design_1_subprocessorClk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_design_1_subprocessorClk_0 rise@20.000ns - clk_out1_design_1_subprocessorClk_0 rise@0.000ns)
  Data Path Delay:        8.096ns  (logic 0.890ns (10.993%)  route 7.206ns (89.007%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.055ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.541ns = ( 25.541 - 20.000 ) 
    Source Clock Delay      (SCD):    6.015ns
    Clock Pessimism Removal (CPR):    0.419ns
  Clock Uncertainty:      0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_subprocessorClk_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3782, routed)        1.980     1.980    design_1_i/subprocessorClk/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.068 r  design_1_i/subprocessorClk/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206     4.274    design_1_i/subprocessorClk/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_design_1_subprocessorClk_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101     4.375 r  design_1_i/subprocessorClk/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=779, routed)         1.640     6.015    design_1_i/tutorialProcessor/riscvReset/U0/slowest_sync_clk
    SLICE_X36Y69         FDRE                                         r  design_1_i/tutorialProcessor/riscvReset/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y69         FDRE (Prop_fdre_C_Q)         0.518     6.533 r  design_1_i/tutorialProcessor/riscvReset/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=56, routed)          4.086    10.619    design_1_i/tutorialProcessor/picorv32_tut_0/inst/resetn
    SLICE_X13Y40         LUT2 (Prop_lut2_I0_O)        0.124    10.743 f  design_1_i/tutorialProcessor/picorv32_tut_0/inst/pcpi_timeout_counter[3]_i_1/O
                         net (fo=5, routed)           0.643    11.386    design_1_i/tutorialProcessor/picorv32_tut_0/inst/picorv32_core/pcpi_mul/SS[0]
    SLICE_X15Y39         LUT6 (Prop_lut6_I0_O)        0.124    11.510 r  design_1_i/tutorialProcessor/picorv32_tut_0/inst/picorv32_core/pcpi_mul/active[0]_i_2/O
                         net (fo=4, routed)           1.545    13.055    design_1_i/tutorialProcessor/picorv32_tut_0/inst/picorv32_core/pcpi_mul/instr_mulh1
    SLICE_X33Y36         LUT5 (Prop_lut5_I3_O)        0.124    13.179 r  design_1_i/tutorialProcessor/picorv32_tut_0/inst/picorv32_core/pcpi_mul/rd0_i_1/O
                         net (fo=18, routed)          0.933    14.111    design_1_i/tutorialProcessor/picorv32_tut_0/inst/picorv32_core/pcpi_mul/rd0_i_1_n_0
    DSP48_X2Y16          DSP48E1                                      r  design_1_i/tutorialProcessor/picorv32_tut_0/inst/picorv32_core/pcpi_mul/rd0/B[16]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_subprocessorClk_0 rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    20.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3782, routed)        1.770    21.770    design_1_i/subprocessorClk/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    21.853 r  design_1_i/subprocessorClk/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    23.865    design_1_i/subprocessorClk/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_design_1_subprocessorClk_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    23.956 r  design_1_i/subprocessorClk/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=779, routed)         1.585    25.541    design_1_i/tutorialProcessor/picorv32_tut_0/inst/picorv32_core/pcpi_mul/clk
    DSP48_X2Y16          DSP48E1                                      r  design_1_i/tutorialProcessor/picorv32_tut_0/inst/picorv32_core/pcpi_mul/rd0/CLK
                         clock pessimism              0.419    25.960    
                         clock uncertainty           -0.102    25.858    
    DSP48_X2Y16          DSP48E1 (Setup_dsp48e1_CLK_B[16])
                                                     -0.450    25.408    design_1_i/tutorialProcessor/picorv32_tut_0/inst/picorv32_core/pcpi_mul/rd0
  -------------------------------------------------------------------
                         required time                         25.408    
                         arrival time                         -14.111    
  -------------------------------------------------------------------
                         slack                                 11.296    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.064ns  (arrival time - required time)
  Source:                 design_1_i/tutorialProcessor/picorv32_tut_0/inst/picorv32_core/mem_wdata_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_subprocessorClk_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/tutorialProcessor/riscvBram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/DIADI[1]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_design_1_subprocessorClk_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_design_1_subprocessorClk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_subprocessorClk_0 rise@0.000ns - clk_out1_design_1_subprocessorClk_0 rise@0.000ns)
  Data Path Delay:        0.416ns  (logic 0.164ns (39.455%)  route 0.252ns (60.545%))
  Logic Levels:           0  
  Clock Path Skew:        0.055ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.644ns
    Source Clock Delay      (SCD):    2.004ns
    Clock Pessimism Removal (CPR):    0.585ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_subprocessorClk_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3782, routed)        0.672     0.672    design_1_i/subprocessorClk/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.722 r  design_1_i/subprocessorClk/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696     1.419    design_1_i/subprocessorClk/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_design_1_subprocessorClk_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.445 r  design_1_i/subprocessorClk/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=779, routed)         0.560     2.004    design_1_i/tutorialProcessor/picorv32_tut_0/inst/picorv32_core/clk
    SLICE_X32Y34         FDRE                                         r  design_1_i/tutorialProcessor/picorv32_tut_0/inst/picorv32_core/mem_wdata_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y34         FDRE (Prop_fdre_C_Q)         0.164     2.168 r  design_1_i/tutorialProcessor/picorv32_tut_0/inst/picorv32_core/mem_wdata_reg[3]/Q
                         net (fo=1, routed)           0.252     2.420    design_1_i/tutorialProcessor/riscvBram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/dina[1]
    RAMB36_X2Y6          RAMB36E1                                     r  design_1_i/tutorialProcessor/riscvBram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/DIADI[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_subprocessorClk_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3782, routed)        0.945     0.945    design_1_i/subprocessorClk/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.998 r  design_1_i/subprocessorClk/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752     1.750    design_1_i/subprocessorClk/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_design_1_subprocessorClk_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     1.779 r  design_1_i/subprocessorClk/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=779, routed)         0.865     2.644    design_1_i/tutorialProcessor/riscvBram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/clka
    RAMB36_X2Y6          RAMB36E1                                     r  design_1_i/tutorialProcessor/riscvBram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
                         clock pessimism             -0.585     2.060    
    RAMB36_X2Y6          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[1])
                                                      0.296     2.356    design_1_i/tutorialProcessor/riscvBram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram
  -------------------------------------------------------------------
                         required time                         -2.356    
                         arrival time                           2.420    
  -------------------------------------------------------------------
                         slack                                  0.064    

Slack (MET) :             0.070ns  (arrival time - required time)
  Source:                 design_1_i/tutorialProcessor/picorv32_tut_0/inst/picorv32_core/mem_wdata_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_subprocessorClk_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/tutorialProcessor/riscvBram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/DIADI[1]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_design_1_subprocessorClk_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_design_1_subprocessorClk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_subprocessorClk_0 rise@0.000ns - clk_out1_design_1_subprocessorClk_0 rise@0.000ns)
  Data Path Delay:        0.427ns  (logic 0.141ns (33.004%)  route 0.286ns (66.996%))
  Logic Levels:           0  
  Clock Path Skew:        0.061ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.652ns
    Source Clock Delay      (SCD):    2.006ns
    Clock Pessimism Removal (CPR):    0.585ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_subprocessorClk_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3782, routed)        0.672     0.672    design_1_i/subprocessorClk/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.722 r  design_1_i/subprocessorClk/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696     1.419    design_1_i/subprocessorClk/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_design_1_subprocessorClk_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.445 r  design_1_i/subprocessorClk/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=779, routed)         0.562     2.006    design_1_i/tutorialProcessor/picorv32_tut_0/inst/picorv32_core/clk
    SLICE_X33Y38         FDRE                                         r  design_1_i/tutorialProcessor/picorv32_tut_0/inst/picorv32_core/mem_wdata_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y38         FDRE (Prop_fdre_C_Q)         0.141     2.147 r  design_1_i/tutorialProcessor/picorv32_tut_0/inst/picorv32_core/mem_wdata_reg[17]/Q
                         net (fo=1, routed)           0.286     2.433    design_1_i/tutorialProcessor/riscvBram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/dina[1]
    RAMB36_X2Y9          RAMB36E1                                     r  design_1_i/tutorialProcessor/riscvBram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/DIADI[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_subprocessorClk_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3782, routed)        0.945     0.945    design_1_i/subprocessorClk/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.998 r  design_1_i/subprocessorClk/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752     1.750    design_1_i/subprocessorClk/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_design_1_subprocessorClk_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     1.779 r  design_1_i/subprocessorClk/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=779, routed)         0.873     2.652    design_1_i/tutorialProcessor/riscvBram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/clka
    RAMB36_X2Y9          RAMB36E1                                     r  design_1_i/tutorialProcessor/riscvBram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
                         clock pessimism             -0.585     2.068    
    RAMB36_X2Y9          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[1])
                                                      0.296     2.364    design_1_i/tutorialProcessor/riscvBram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram
  -------------------------------------------------------------------
                         required time                         -2.364    
                         arrival time                           2.433    
  -------------------------------------------------------------------
                         slack                                  0.070    

Slack (MET) :             0.106ns  (arrival time - required time)
  Source:                 design_1_i/tutorialProcessor/riscvReset/U0/EXT_LPF/lpf_exr_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_subprocessorClk_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/tutorialProcessor/riscvReset/U0/EXT_LPF/lpf_int_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_subprocessorClk_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_design_1_subprocessorClk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_subprocessorClk_0 rise@0.000ns - clk_out1_design_1_subprocessorClk_0 rise@0.000ns)
  Data Path Delay:        0.240ns  (logic 0.186ns (77.466%)  route 0.054ns (22.534%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.591ns
    Source Clock Delay      (SCD):    1.990ns
    Clock Pessimism Removal (CPR):    0.588ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_subprocessorClk_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3782, routed)        0.672     0.672    design_1_i/subprocessorClk/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.722 r  design_1_i/subprocessorClk/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696     1.419    design_1_i/subprocessorClk/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_design_1_subprocessorClk_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.445 r  design_1_i/subprocessorClk/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=779, routed)         0.546     1.990    design_1_i/tutorialProcessor/riscvReset/U0/EXT_LPF/slowest_sync_clk
    SLICE_X39Y71         FDRE                                         r  design_1_i/tutorialProcessor/riscvReset/U0/EXT_LPF/lpf_exr_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y71         FDRE (Prop_fdre_C_Q)         0.141     2.131 r  design_1_i/tutorialProcessor/riscvReset/U0/EXT_LPF/lpf_exr_reg/Q
                         net (fo=1, routed)           0.054     2.185    design_1_i/tutorialProcessor/riscvReset/U0/EXT_LPF/lpf_exr
    SLICE_X38Y71         LUT3 (Prop_lut3_I0_O)        0.045     2.230 r  design_1_i/tutorialProcessor/riscvReset/U0/EXT_LPF/lpf_int0/O
                         net (fo=1, routed)           0.000     2.230    design_1_i/tutorialProcessor/riscvReset/U0/EXT_LPF/lpf_int0__0
    SLICE_X38Y71         FDRE                                         r  design_1_i/tutorialProcessor/riscvReset/U0/EXT_LPF/lpf_int_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_subprocessorClk_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3782, routed)        0.945     0.945    design_1_i/subprocessorClk/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.998 r  design_1_i/subprocessorClk/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752     1.750    design_1_i/subprocessorClk/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_design_1_subprocessorClk_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     1.779 r  design_1_i/subprocessorClk/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=779, routed)         0.812     2.591    design_1_i/tutorialProcessor/riscvReset/U0/EXT_LPF/slowest_sync_clk
    SLICE_X38Y71         FDRE                                         r  design_1_i/tutorialProcessor/riscvReset/U0/EXT_LPF/lpf_int_reg/C
                         clock pessimism             -0.588     2.003    
    SLICE_X38Y71         FDRE (Hold_fdre_C_D)         0.121     2.124    design_1_i/tutorialProcessor/riscvReset/U0/EXT_LPF/lpf_int_reg
  -------------------------------------------------------------------
                         required time                         -2.124    
                         arrival time                           2.230    
  -------------------------------------------------------------------
                         slack                                  0.106    

Slack (MET) :             0.115ns  (arrival time - required time)
  Source:                 design_1_i/tutorialProcessor/picorv32_tut_0/inst/picorv32_core/count_instr_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_subprocessorClk_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/tutorialProcessor/picorv32_tut_0/inst/picorv32_core/count_instr_reg[32]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_subprocessorClk_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_design_1_subprocessorClk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_subprocessorClk_0 rise@0.000ns - clk_out1_design_1_subprocessorClk_0 rise@0.000ns)
  Data Path Delay:        0.473ns  (logic 0.355ns (75.095%)  route 0.118ns (24.905%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.252ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.623ns
    Source Clock Delay      (SCD):    2.036ns
    Clock Pessimism Removal (CPR):    0.334ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_subprocessorClk_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3782, routed)        0.672     0.672    design_1_i/subprocessorClk/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.722 r  design_1_i/subprocessorClk/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696     1.419    design_1_i/subprocessorClk/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_design_1_subprocessorClk_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.445 r  design_1_i/subprocessorClk/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=779, routed)         0.592     2.036    design_1_i/tutorialProcessor/picorv32_tut_0/inst/picorv32_core/clk
    SLICE_X27Y49         FDRE                                         r  design_1_i/tutorialProcessor/picorv32_tut_0/inst/picorv32_core/count_instr_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y49         FDRE (Prop_fdre_C_Q)         0.141     2.177 r  design_1_i/tutorialProcessor/picorv32_tut_0/inst/picorv32_core/count_instr_reg[31]/Q
                         net (fo=2, routed)           0.117     2.294    design_1_i/tutorialProcessor/picorv32_tut_0/inst/picorv32_core/count_instr_reg_n_0_[31]
    SLICE_X27Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     2.454 r  design_1_i/tutorialProcessor/picorv32_tut_0/inst/picorv32_core/count_instr_reg[28]_i_1/CO[3]
                         net (fo=1, routed)           0.001     2.455    design_1_i/tutorialProcessor/picorv32_tut_0/inst/picorv32_core/count_instr_reg[28]_i_1_n_0
    SLICE_X27Y50         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     2.509 r  design_1_i/tutorialProcessor/picorv32_tut_0/inst/picorv32_core/count_instr_reg[32]_i_1/O[0]
                         net (fo=1, routed)           0.000     2.509    design_1_i/tutorialProcessor/picorv32_tut_0/inst/picorv32_core/count_instr_reg[32]_i_1_n_7
    SLICE_X27Y50         FDRE                                         r  design_1_i/tutorialProcessor/picorv32_tut_0/inst/picorv32_core/count_instr_reg[32]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_subprocessorClk_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3782, routed)        0.945     0.945    design_1_i/subprocessorClk/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.998 r  design_1_i/subprocessorClk/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752     1.750    design_1_i/subprocessorClk/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_design_1_subprocessorClk_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     1.779 r  design_1_i/subprocessorClk/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=779, routed)         0.844     2.623    design_1_i/tutorialProcessor/picorv32_tut_0/inst/picorv32_core/clk
    SLICE_X27Y50         FDRE                                         r  design_1_i/tutorialProcessor/picorv32_tut_0/inst/picorv32_core/count_instr_reg[32]/C
                         clock pessimism             -0.334     2.289    
    SLICE_X27Y50         FDRE (Hold_fdre_C_D)         0.105     2.394    design_1_i/tutorialProcessor/picorv32_tut_0/inst/picorv32_core/count_instr_reg[32]
  -------------------------------------------------------------------
                         required time                         -2.394    
                         arrival time                           2.509    
  -------------------------------------------------------------------
                         slack                                  0.115    

Slack (MET) :             0.116ns  (arrival time - required time)
  Source:                 design_1_i/tutorialProcessor/picorv32_tut_0/inst/picorv32_core/count_cycle_reg[47]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_subprocessorClk_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/tutorialProcessor/picorv32_tut_0/inst/picorv32_core/count_cycle_reg[48]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_subprocessorClk_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_design_1_subprocessorClk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_subprocessorClk_0 rise@0.000ns - clk_out1_design_1_subprocessorClk_0 rise@0.000ns)
  Data Path Delay:        0.475ns  (logic 0.355ns (74.742%)  route 0.120ns (25.258%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.254ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.624ns
    Source Clock Delay      (SCD):    2.035ns
    Clock Pessimism Removal (CPR):    0.334ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_subprocessorClk_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3782, routed)        0.672     0.672    design_1_i/subprocessorClk/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.722 r  design_1_i/subprocessorClk/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696     1.419    design_1_i/subprocessorClk/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_design_1_subprocessorClk_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.445 r  design_1_i/subprocessorClk/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=779, routed)         0.591     2.035    design_1_i/tutorialProcessor/picorv32_tut_0/inst/picorv32_core/clk
    SLICE_X29Y49         FDRE                                         r  design_1_i/tutorialProcessor/picorv32_tut_0/inst/picorv32_core/count_cycle_reg[47]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y49         FDRE (Prop_fdre_C_Q)         0.141     2.176 r  design_1_i/tutorialProcessor/picorv32_tut_0/inst/picorv32_core/count_cycle_reg[47]/Q
                         net (fo=2, routed)           0.119     2.295    design_1_i/tutorialProcessor/picorv32_tut_0/inst/picorv32_core/count_cycle_reg[47]
    SLICE_X29Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     2.455 r  design_1_i/tutorialProcessor/picorv32_tut_0/inst/picorv32_core/count_cycle_reg[44]_i_1/CO[3]
                         net (fo=1, routed)           0.001     2.456    design_1_i/tutorialProcessor/picorv32_tut_0/inst/picorv32_core/count_cycle_reg[44]_i_1_n_0
    SLICE_X29Y50         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     2.510 r  design_1_i/tutorialProcessor/picorv32_tut_0/inst/picorv32_core/count_cycle_reg[48]_i_1/O[0]
                         net (fo=1, routed)           0.000     2.510    design_1_i/tutorialProcessor/picorv32_tut_0/inst/picorv32_core/count_cycle_reg[48]_i_1_n_7
    SLICE_X29Y50         FDRE                                         r  design_1_i/tutorialProcessor/picorv32_tut_0/inst/picorv32_core/count_cycle_reg[48]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_subprocessorClk_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3782, routed)        0.945     0.945    design_1_i/subprocessorClk/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.998 r  design_1_i/subprocessorClk/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752     1.750    design_1_i/subprocessorClk/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_design_1_subprocessorClk_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     1.779 r  design_1_i/subprocessorClk/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=779, routed)         0.845     2.624    design_1_i/tutorialProcessor/picorv32_tut_0/inst/picorv32_core/clk
    SLICE_X29Y50         FDRE                                         r  design_1_i/tutorialProcessor/picorv32_tut_0/inst/picorv32_core/count_cycle_reg[48]/C
                         clock pessimism             -0.334     2.290    
    SLICE_X29Y50         FDRE (Hold_fdre_C_D)         0.105     2.395    design_1_i/tutorialProcessor/picorv32_tut_0/inst/picorv32_core/count_cycle_reg[48]
  -------------------------------------------------------------------
                         required time                         -2.395    
                         arrival time                           2.510    
  -------------------------------------------------------------------
                         slack                                  0.116    

Slack (MET) :             0.126ns  (arrival time - required time)
  Source:                 design_1_i/tutorialProcessor/picorv32_tut_0/inst/picorv32_core/count_instr_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_subprocessorClk_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/tutorialProcessor/picorv32_tut_0/inst/picorv32_core/count_instr_reg[34]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_subprocessorClk_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_design_1_subprocessorClk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_subprocessorClk_0 rise@0.000ns - clk_out1_design_1_subprocessorClk_0 rise@0.000ns)
  Data Path Delay:        0.484ns  (logic 0.366ns (75.661%)  route 0.118ns (24.339%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.252ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.623ns
    Source Clock Delay      (SCD):    2.036ns
    Clock Pessimism Removal (CPR):    0.334ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_subprocessorClk_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3782, routed)        0.672     0.672    design_1_i/subprocessorClk/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.722 r  design_1_i/subprocessorClk/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696     1.419    design_1_i/subprocessorClk/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_design_1_subprocessorClk_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.445 r  design_1_i/subprocessorClk/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=779, routed)         0.592     2.036    design_1_i/tutorialProcessor/picorv32_tut_0/inst/picorv32_core/clk
    SLICE_X27Y49         FDRE                                         r  design_1_i/tutorialProcessor/picorv32_tut_0/inst/picorv32_core/count_instr_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y49         FDRE (Prop_fdre_C_Q)         0.141     2.177 r  design_1_i/tutorialProcessor/picorv32_tut_0/inst/picorv32_core/count_instr_reg[31]/Q
                         net (fo=2, routed)           0.117     2.294    design_1_i/tutorialProcessor/picorv32_tut_0/inst/picorv32_core/count_instr_reg_n_0_[31]
    SLICE_X27Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     2.454 r  design_1_i/tutorialProcessor/picorv32_tut_0/inst/picorv32_core/count_instr_reg[28]_i_1/CO[3]
                         net (fo=1, routed)           0.001     2.455    design_1_i/tutorialProcessor/picorv32_tut_0/inst/picorv32_core/count_instr_reg[28]_i_1_n_0
    SLICE_X27Y50         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     2.520 r  design_1_i/tutorialProcessor/picorv32_tut_0/inst/picorv32_core/count_instr_reg[32]_i_1/O[2]
                         net (fo=1, routed)           0.000     2.520    design_1_i/tutorialProcessor/picorv32_tut_0/inst/picorv32_core/count_instr_reg[32]_i_1_n_5
    SLICE_X27Y50         FDRE                                         r  design_1_i/tutorialProcessor/picorv32_tut_0/inst/picorv32_core/count_instr_reg[34]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_subprocessorClk_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3782, routed)        0.945     0.945    design_1_i/subprocessorClk/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.998 r  design_1_i/subprocessorClk/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752     1.750    design_1_i/subprocessorClk/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_design_1_subprocessorClk_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     1.779 r  design_1_i/subprocessorClk/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=779, routed)         0.844     2.623    design_1_i/tutorialProcessor/picorv32_tut_0/inst/picorv32_core/clk
    SLICE_X27Y50         FDRE                                         r  design_1_i/tutorialProcessor/picorv32_tut_0/inst/picorv32_core/count_instr_reg[34]/C
                         clock pessimism             -0.334     2.289    
    SLICE_X27Y50         FDRE (Hold_fdre_C_D)         0.105     2.394    design_1_i/tutorialProcessor/picorv32_tut_0/inst/picorv32_core/count_instr_reg[34]
  -------------------------------------------------------------------
                         required time                         -2.394    
                         arrival time                           2.520    
  -------------------------------------------------------------------
                         slack                                  0.126    

Slack (MET) :             0.127ns  (arrival time - required time)
  Source:                 design_1_i/tutorialProcessor/picorv32_tut_0/inst/picorv32_core/count_cycle_reg[47]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_subprocessorClk_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/tutorialProcessor/picorv32_tut_0/inst/picorv32_core/count_cycle_reg[50]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_subprocessorClk_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_design_1_subprocessorClk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_subprocessorClk_0 rise@0.000ns - clk_out1_design_1_subprocessorClk_0 rise@0.000ns)
  Data Path Delay:        0.486ns  (logic 0.366ns (75.313%)  route 0.120ns (24.687%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.254ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.624ns
    Source Clock Delay      (SCD):    2.035ns
    Clock Pessimism Removal (CPR):    0.334ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_subprocessorClk_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3782, routed)        0.672     0.672    design_1_i/subprocessorClk/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.722 r  design_1_i/subprocessorClk/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696     1.419    design_1_i/subprocessorClk/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_design_1_subprocessorClk_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.445 r  design_1_i/subprocessorClk/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=779, routed)         0.591     2.035    design_1_i/tutorialProcessor/picorv32_tut_0/inst/picorv32_core/clk
    SLICE_X29Y49         FDRE                                         r  design_1_i/tutorialProcessor/picorv32_tut_0/inst/picorv32_core/count_cycle_reg[47]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y49         FDRE (Prop_fdre_C_Q)         0.141     2.176 r  design_1_i/tutorialProcessor/picorv32_tut_0/inst/picorv32_core/count_cycle_reg[47]/Q
                         net (fo=2, routed)           0.119     2.295    design_1_i/tutorialProcessor/picorv32_tut_0/inst/picorv32_core/count_cycle_reg[47]
    SLICE_X29Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     2.455 r  design_1_i/tutorialProcessor/picorv32_tut_0/inst/picorv32_core/count_cycle_reg[44]_i_1/CO[3]
                         net (fo=1, routed)           0.001     2.456    design_1_i/tutorialProcessor/picorv32_tut_0/inst/picorv32_core/count_cycle_reg[44]_i_1_n_0
    SLICE_X29Y50         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     2.521 r  design_1_i/tutorialProcessor/picorv32_tut_0/inst/picorv32_core/count_cycle_reg[48]_i_1/O[2]
                         net (fo=1, routed)           0.000     2.521    design_1_i/tutorialProcessor/picorv32_tut_0/inst/picorv32_core/count_cycle_reg[48]_i_1_n_5
    SLICE_X29Y50         FDRE                                         r  design_1_i/tutorialProcessor/picorv32_tut_0/inst/picorv32_core/count_cycle_reg[50]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_subprocessorClk_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3782, routed)        0.945     0.945    design_1_i/subprocessorClk/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.998 r  design_1_i/subprocessorClk/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752     1.750    design_1_i/subprocessorClk/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_design_1_subprocessorClk_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     1.779 r  design_1_i/subprocessorClk/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=779, routed)         0.845     2.624    design_1_i/tutorialProcessor/picorv32_tut_0/inst/picorv32_core/clk
    SLICE_X29Y50         FDRE                                         r  design_1_i/tutorialProcessor/picorv32_tut_0/inst/picorv32_core/count_cycle_reg[50]/C
                         clock pessimism             -0.334     2.290    
    SLICE_X29Y50         FDRE (Hold_fdre_C_D)         0.105     2.395    design_1_i/tutorialProcessor/picorv32_tut_0/inst/picorv32_core/count_cycle_reg[50]
  -------------------------------------------------------------------
                         required time                         -2.395    
                         arrival time                           2.521    
  -------------------------------------------------------------------
                         slack                                  0.127    

Slack (MET) :             0.130ns  (arrival time - required time)
  Source:                 design_1_i/tutorialProcessor/picorv32_tut_0/inst/picorv32_core/mem_rdata_q_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_subprocessorClk_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/tutorialProcessor/picorv32_tut_0/inst/picorv32_core/decoded_rd_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_subprocessorClk_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_design_1_subprocessorClk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_subprocessorClk_0 rise@0.000ns - clk_out1_design_1_subprocessorClk_0 rise@0.000ns)
  Data Path Delay:        0.264ns  (logic 0.186ns (70.338%)  route 0.078ns (29.662%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.636ns
    Source Clock Delay      (SCD):    2.035ns
    Clock Pessimism Removal (CPR):    0.588ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_subprocessorClk_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3782, routed)        0.672     0.672    design_1_i/subprocessorClk/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.722 r  design_1_i/subprocessorClk/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696     1.419    design_1_i/subprocessorClk/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_design_1_subprocessorClk_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.445 r  design_1_i/subprocessorClk/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=779, routed)         0.591     2.035    design_1_i/tutorialProcessor/picorv32_tut_0/inst/picorv32_core/clk
    SLICE_X23Y34         FDRE                                         r  design_1_i/tutorialProcessor/picorv32_tut_0/inst/picorv32_core/mem_rdata_q_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y34         FDRE (Prop_fdre_C_Q)         0.141     2.176 r  design_1_i/tutorialProcessor/picorv32_tut_0/inst/picorv32_core/mem_rdata_q_reg[8]/Q
                         net (fo=3, routed)           0.078     2.255    design_1_i/tutorialProcessor/picorv32_tut_0/inst/picorv32_core/mem_rdata_q_reg_n_0_[8]
    SLICE_X22Y34         LUT5 (Prop_lut5_I0_O)        0.045     2.300 r  design_1_i/tutorialProcessor/picorv32_tut_0/inst/picorv32_core/decoded_rd[1]_i_1/O
                         net (fo=1, routed)           0.000     2.300    design_1_i/tutorialProcessor/picorv32_tut_0/inst/picorv32_core/decoded_rd[1]_i_1_n_0
    SLICE_X22Y34         FDRE                                         r  design_1_i/tutorialProcessor/picorv32_tut_0/inst/picorv32_core/decoded_rd_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_subprocessorClk_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3782, routed)        0.945     0.945    design_1_i/subprocessorClk/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.998 r  design_1_i/subprocessorClk/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752     1.750    design_1_i/subprocessorClk/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_design_1_subprocessorClk_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     1.779 r  design_1_i/subprocessorClk/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=779, routed)         0.857     2.636    design_1_i/tutorialProcessor/picorv32_tut_0/inst/picorv32_core/clk
    SLICE_X22Y34         FDRE                                         r  design_1_i/tutorialProcessor/picorv32_tut_0/inst/picorv32_core/decoded_rd_reg[1]/C
                         clock pessimism             -0.588     2.048    
    SLICE_X22Y34         FDRE (Hold_fdre_C_D)         0.121     2.169    design_1_i/tutorialProcessor/picorv32_tut_0/inst/picorv32_core/decoded_rd_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.169    
                         arrival time                           2.300    
  -------------------------------------------------------------------
                         slack                                  0.130    

Slack (MET) :             0.135ns  (arrival time - required time)
  Source:                 design_1_i/tutorialProcessor/picorv32_tut_0/inst/picorv32_core/mem_wdata_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_subprocessorClk_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/tutorialProcessor/riscvBram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/DIADI[0]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_design_1_subprocessorClk_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_design_1_subprocessorClk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_subprocessorClk_0 rise@0.000ns - clk_out1_design_1_subprocessorClk_0 rise@0.000ns)
  Data Path Delay:        0.512ns  (logic 0.141ns (27.530%)  route 0.371ns (72.470%))
  Logic Levels:           0  
  Clock Path Skew:        0.081ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.687ns
    Source Clock Delay      (SCD):    2.038ns
    Clock Pessimism Removal (CPR):    0.568ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_subprocessorClk_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3782, routed)        0.672     0.672    design_1_i/subprocessorClk/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.722 r  design_1_i/subprocessorClk/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696     1.419    design_1_i/subprocessorClk/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_design_1_subprocessorClk_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.445 r  design_1_i/subprocessorClk/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=779, routed)         0.594     2.038    design_1_i/tutorialProcessor/picorv32_tut_0/inst/picorv32_core/clk
    SLICE_X19Y42         FDRE                                         r  design_1_i/tutorialProcessor/picorv32_tut_0/inst/picorv32_core/mem_wdata_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y42         FDRE (Prop_fdre_C_Q)         0.141     2.179 r  design_1_i/tutorialProcessor/picorv32_tut_0/inst/picorv32_core/mem_wdata_reg[22]/Q
                         net (fo=1, routed)           0.371     2.550    design_1_i/tutorialProcessor/riscvBram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/dina[0]
    RAMB36_X0Y9          RAMB36E1                                     r  design_1_i/tutorialProcessor/riscvBram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/DIADI[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_subprocessorClk_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3782, routed)        0.945     0.945    design_1_i/subprocessorClk/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.998 r  design_1_i/subprocessorClk/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752     1.750    design_1_i/subprocessorClk/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_design_1_subprocessorClk_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     1.779 r  design_1_i/subprocessorClk/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=779, routed)         0.908     2.687    design_1_i/tutorialProcessor/riscvBram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y9          RAMB36E1                                     r  design_1_i/tutorialProcessor/riscvBram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
                         clock pessimism             -0.568     2.120    
    RAMB36_X0Y9          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[0])
                                                      0.296     2.416    design_1_i/tutorialProcessor/riscvBram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram
  -------------------------------------------------------------------
                         required time                         -2.416    
                         arrival time                           2.550    
  -------------------------------------------------------------------
                         slack                                  0.135    

Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 design_1_i/tutorialProcessor/riscvReset/U0/SEQ/pr_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_design_1_subprocessorClk_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/tutorialProcessor/riscvReset/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_subprocessorClk_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_design_1_subprocessorClk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_subprocessorClk_0 rise@0.000ns - clk_out1_design_1_subprocessorClk_0 rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.186ns (68.106%)  route 0.087ns (31.894%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.593ns
    Source Clock Delay      (SCD):    1.992ns
    Clock Pessimism Removal (CPR):    0.588ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_subprocessorClk_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3782, routed)        0.672     0.672    design_1_i/subprocessorClk/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.722 r  design_1_i/subprocessorClk/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696     1.419    design_1_i/subprocessorClk/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_design_1_subprocessorClk_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.445 r  design_1_i/subprocessorClk/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=779, routed)         0.548     1.992    design_1_i/tutorialProcessor/riscvReset/U0/SEQ/slowest_sync_clk
    SLICE_X37Y69         FDSE                                         r  design_1_i/tutorialProcessor/riscvReset/U0/SEQ/pr_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y69         FDSE (Prop_fdse_C_Q)         0.141     2.133 f  design_1_i/tutorialProcessor/riscvReset/U0/SEQ/pr_reg/Q
                         net (fo=2, routed)           0.087     2.220    design_1_i/tutorialProcessor/riscvReset/U0/SEQ/Pr_out
    SLICE_X36Y69         LUT1 (Prop_lut1_I0_O)        0.045     2.265 r  design_1_i/tutorialProcessor/riscvReset/U0/SEQ/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_i_1/O
                         net (fo=1, routed)           0.000     2.265    design_1_i/tutorialProcessor/riscvReset/U0/SEQ_n_4
    SLICE_X36Y69         FDRE                                         r  design_1_i/tutorialProcessor/riscvReset/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_subprocessorClk_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3782, routed)        0.945     0.945    design_1_i/subprocessorClk/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.998 r  design_1_i/subprocessorClk/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752     1.750    design_1_i/subprocessorClk/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_design_1_subprocessorClk_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     1.779 r  design_1_i/subprocessorClk/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=779, routed)         0.814     2.593    design_1_i/tutorialProcessor/riscvReset/U0/slowest_sync_clk
    SLICE_X36Y69         FDRE                                         r  design_1_i/tutorialProcessor/riscvReset/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                         clock pessimism             -0.588     2.005    
    SLICE_X36Y69         FDRE (Hold_fdre_C_D)         0.120     2.125    design_1_i/tutorialProcessor/riscvReset/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N
  -------------------------------------------------------------------
                         required time                         -2.125    
                         arrival time                           2.265    
  -------------------------------------------------------------------
                         slack                                  0.140    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_design_1_subprocessorClk_0
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { design_1_i/subprocessorClk/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     DSP48E1/CLK         n/a            3.884         20.000      16.116     DSP48_X2Y17      design_1_i/tutorialProcessor/picorv32_tut_0/inst/picorv32_core/pcpi_mul/rd_reg/CLK
Min Period        n/a     DSP48E1/CLK         n/a            3.884         20.000      16.116     DSP48_X2Y19      design_1_i/tutorialProcessor/picorv32_tut_0/inst/picorv32_core/pcpi_mul/rd_reg__0/CLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         20.000      17.424     RAMB36_X0Y6      design_1_i/tutorialProcessor/riscvBram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         20.000      17.424     RAMB36_X1Y8      design_1_i/tutorialProcessor/riscvBram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         20.000      17.424     RAMB36_X2Y7      design_1_i/tutorialProcessor/riscvBram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         20.000      17.424     RAMB36_X0Y7      design_1_i/tutorialProcessor/riscvBram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         20.000      17.424     RAMB36_X0Y8      design_1_i/tutorialProcessor/riscvBram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         20.000      17.424     RAMB36_X1Y7      design_1_i/tutorialProcessor/riscvBram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         20.000      17.424     RAMB36_X2Y9      design_1_i/tutorialProcessor/riscvBram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         20.000      17.424     RAMB36_X2Y8      design_1_i/tutorialProcessor/riscvBram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       20.000      193.360    MMCME2_ADV_X1Y2  design_1_i/subprocessorClk/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X30Y33     design_1_i/tutorialProcessor/picorv32_tut_0/inst/picorv32_core/cpuregs_reg_r1_0_31_0_5/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X30Y33     design_1_i/tutorialProcessor/picorv32_tut_0/inst/picorv32_core/cpuregs_reg_r1_0_31_0_5/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X30Y33     design_1_i/tutorialProcessor/picorv32_tut_0/inst/picorv32_core/cpuregs_reg_r1_0_31_0_5/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X30Y33     design_1_i/tutorialProcessor/picorv32_tut_0/inst/picorv32_core/cpuregs_reg_r1_0_31_0_5/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X30Y33     design_1_i/tutorialProcessor/picorv32_tut_0/inst/picorv32_core/cpuregs_reg_r1_0_31_0_5/RAMC/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X30Y33     design_1_i/tutorialProcessor/picorv32_tut_0/inst/picorv32_core/cpuregs_reg_r1_0_31_0_5/RAMC_D1/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250         10.000      8.750      SLICE_X30Y33     design_1_i/tutorialProcessor/picorv32_tut_0/inst/picorv32_core/cpuregs_reg_r1_0_31_0_5/RAMD/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250         10.000      8.750      SLICE_X30Y33     design_1_i/tutorialProcessor/picorv32_tut_0/inst/picorv32_core/cpuregs_reg_r1_0_31_0_5/RAMD_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X26Y40     design_1_i/tutorialProcessor/picorv32_tut_0/inst/picorv32_core/cpuregs_reg_r1_0_31_18_23/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X26Y40     design_1_i/tutorialProcessor/picorv32_tut_0/inst/picorv32_core/cpuregs_reg_r1_0_31_18_23/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X30Y39     design_1_i/tutorialProcessor/picorv32_tut_0/inst/picorv32_core/cpuregs_reg_r1_0_31_12_17/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X30Y39     design_1_i/tutorialProcessor/picorv32_tut_0/inst/picorv32_core/cpuregs_reg_r1_0_31_12_17/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X30Y39     design_1_i/tutorialProcessor/picorv32_tut_0/inst/picorv32_core/cpuregs_reg_r1_0_31_12_17/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X30Y39     design_1_i/tutorialProcessor/picorv32_tut_0/inst/picorv32_core/cpuregs_reg_r1_0_31_12_17/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X30Y39     design_1_i/tutorialProcessor/picorv32_tut_0/inst/picorv32_core/cpuregs_reg_r1_0_31_12_17/RAMC/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X30Y39     design_1_i/tutorialProcessor/picorv32_tut_0/inst/picorv32_core/cpuregs_reg_r1_0_31_12_17/RAMC_D1/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         10.000      8.750      SLICE_X30Y39     design_1_i/tutorialProcessor/picorv32_tut_0/inst/picorv32_core/cpuregs_reg_r1_0_31_12_17/RAMD/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         10.000      8.750      SLICE_X30Y39     design_1_i/tutorialProcessor/picorv32_tut_0/inst/picorv32_core/cpuregs_reg_r1_0_31_12_17/RAMD_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X30Y34     design_1_i/tutorialProcessor/picorv32_tut_0/inst/picorv32_core/cpuregs_reg_r1_0_31_6_11/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X30Y34     design_1_i/tutorialProcessor/picorv32_tut_0/inst/picorv32_core/cpuregs_reg_r1_0_31_6_11/RAMA_D1/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_design_1_subprocessorClk_0
  To Clock:  clkfbout_design_1_subprocessorClk_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       18.751ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_design_1_subprocessorClk_0
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { design_1_i/subprocessorClk/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         20.000      18.751     MMCME2_ADV_X1Y2  design_1_i/subprocessorClk/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         20.000      18.751     MMCME2_ADV_X1Y2  design_1_i/subprocessorClk/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       20.000      80.000     MMCME2_ADV_X1Y2  design_1_i/subprocessorClk/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       20.000      193.360    MMCME2_ADV_X1Y2  design_1_i/subprocessorClk/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKFBOUT



