{"vcs1":{"timestamp_begin":1730779221.715887194, "rt":1.72, "ut":0.77, "st":0.28}}
{"vcselab":{"timestamp_begin":1730779223.527133447, "rt":1.18, "ut":0.28, "st":0.21}}
{"link":{"timestamp_begin":1730779224.784040306, "rt":0.35, "ut":0.11, "st":0.21}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1730779220.998163680}
{"VCS_COMP_START_TIME": 1730779220.998163680}
{"VCS_COMP_END_TIME": 1730779243.407749926}
{"VCS_USER_OPTIONS": "-timescale=1ns/1fs -j4 -sverilog +v2k -full64 -Mupdate -R -debug_access+all -y /usr/cad/synopsys/synthesis/cur/dw/sim_ver/ +libext+.v -f filelist.f -o simv -l vcs.log -P /usr/cad/synopsys/verdi/2019.06//share/PLI/VCS/linux64/novas.tab /usr/cad/synopsys/verdi/2019.06//share/PLI/VCS/linux64/pli.a +define+RTL +define+SAMPLE +notimingchecks"}
{"vcs1": {"peak_mem": 334040}}
{"stitch_vcselab": {"peak_mem": 231576}}
