{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1489809785610 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition " "Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1489809785610 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Mar 17 21:03:05 2017 " "Processing started: Fri Mar 17 21:03:05 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1489809785610 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1489809785610 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off HRMMSSClock -c HRMMSSClock " "Command: quartus_map --read_settings_files=on --write_settings_files=off HRMMSSClock -c HRMMSSClock" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1489809785610 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1489809786330 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1489809786330 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bcdto7seg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file bcdto7seg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 BCDto7Seg-a " "Found design unit 1: BCDto7Seg-a" {  } { { "BCDto7seg.vhd" "" { Text "C:/Users/shams/Documents/CPEN312/Lab3_part2/BCDto7seg.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1489809798538 ""} { "Info" "ISGN_ENTITY_NAME" "1 BCDto7Seg " "Found entity 1: BCDto7Seg" {  } { { "BCDto7seg.vhd" "" { Text "C:/Users/shams/Documents/CPEN312/Lab3_part2/BCDto7seg.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1489809798538 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1489809798538 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hrmmssclock.vhd 2 1 " "Found 2 design units, including 1 entities, in source file hrmmssclock.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 HRMMSSClock-a " "Found design unit 1: HRMMSSClock-a" {  } { { "HRMMSSClock.vhd" "" { Text "C:/Users/shams/Documents/CPEN312/Lab3_part2/HRMMSSClock.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1489809798548 ""} { "Info" "ISGN_ENTITY_NAME" "1 HRMMSSClock " "Found entity 1: HRMMSSClock" {  } { { "HRMMSSClock.vhd" "" { Text "C:/Users/shams/Documents/CPEN312/Lab3_part2/HRMMSSClock.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1489809798548 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1489809798548 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "HRMMSSClock " "Elaborating entity \"HRMMSSClock\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1489809798589 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "startUp HRMMSSClock.vhd(69) " "VHDL Process Statement warning at HRMMSSClock.vhd(69): signal \"startUp\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "HRMMSSClock.vhd" "" { Text "C:/Users/shams/Documents/CPEN312/Lab3_part2/HRMMSSClock.vhd" 69 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1489809798592 "|HRMMSSClock"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BCDto7Seg BCDto7Seg:secondOnes " "Elaborating entity \"BCDto7Seg\" for hierarchy \"BCDto7Seg:secondOnes\"" {  } { { "HRMMSSClock.vhd" "secondOnes" { Text "C:/Users/shams/Documents/CPEN312/Lab3_part2/HRMMSSClock.vhd" 164 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1489809798592 ""}
{ "Warning" "WMLS_MLS_CREATED_ALOAD_CCT" "" "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." { { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "HighDigit_S\[0\] HighDigit_S\[0\]~_emulated HighDigit_S\[0\]~1 " "Register \"HighDigit_S\[0\]\" is converted into an equivalent circuit using register \"HighDigit_S\[0\]~_emulated\" and latch \"HighDigit_S\[0\]~1\"" {  } { { "HRMMSSClock.vhd" "" { Text "C:/Users/shams/Documents/CPEN312/Lab3_part2/HRMMSSClock.vhd" 103 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1489809799202 "|HRMMSSClock|HighDigit_S[0]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "HighDigit_S\[1\] HighDigit_S\[1\]~_emulated HighDigit_S\[1\]~5 " "Register \"HighDigit_S\[1\]\" is converted into an equivalent circuit using register \"HighDigit_S\[1\]~_emulated\" and latch \"HighDigit_S\[1\]~5\"" {  } { { "HRMMSSClock.vhd" "" { Text "C:/Users/shams/Documents/CPEN312/Lab3_part2/HRMMSSClock.vhd" 103 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1489809799202 "|HRMMSSClock|HighDigit_S[1]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "HighDigit_S\[2\] HighDigit_S\[2\]~_emulated HighDigit_S\[2\]~9 " "Register \"HighDigit_S\[2\]\" is converted into an equivalent circuit using register \"HighDigit_S\[2\]~_emulated\" and latch \"HighDigit_S\[2\]~9\"" {  } { { "HRMMSSClock.vhd" "" { Text "C:/Users/shams/Documents/CPEN312/Lab3_part2/HRMMSSClock.vhd" 103 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1489809799202 "|HRMMSSClock|HighDigit_S[2]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "HighDigit_S\[3\] HighDigit_S\[3\]~_emulated HighDigit_S\[3\]~13 " "Register \"HighDigit_S\[3\]\" is converted into an equivalent circuit using register \"HighDigit_S\[3\]~_emulated\" and latch \"HighDigit_S\[3\]~13\"" {  } { { "HRMMSSClock.vhd" "" { Text "C:/Users/shams/Documents/CPEN312/Lab3_part2/HRMMSSClock.vhd" 103 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1489809799202 "|HRMMSSClock|HighDigit_S[3]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "LowDigit_S\[0\] LowDigit_S\[0\]~_emulated LowDigit_S\[0\]~1 " "Register \"LowDigit_S\[0\]\" is converted into an equivalent circuit using register \"LowDigit_S\[0\]~_emulated\" and latch \"LowDigit_S\[0\]~1\"" {  } { { "HRMMSSClock.vhd" "" { Text "C:/Users/shams/Documents/CPEN312/Lab3_part2/HRMMSSClock.vhd" 103 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1489809799202 "|HRMMSSClock|LowDigit_S[0]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "LowDigit_S\[1\] LowDigit_S\[1\]~_emulated LowDigit_S\[1\]~5 " "Register \"LowDigit_S\[1\]\" is converted into an equivalent circuit using register \"LowDigit_S\[1\]~_emulated\" and latch \"LowDigit_S\[1\]~5\"" {  } { { "HRMMSSClock.vhd" "" { Text "C:/Users/shams/Documents/CPEN312/Lab3_part2/HRMMSSClock.vhd" 103 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1489809799202 "|HRMMSSClock|LowDigit_S[1]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "LowDigit_S\[2\] LowDigit_S\[2\]~_emulated LowDigit_S\[2\]~9 " "Register \"LowDigit_S\[2\]\" is converted into an equivalent circuit using register \"LowDigit_S\[2\]~_emulated\" and latch \"LowDigit_S\[2\]~9\"" {  } { { "HRMMSSClock.vhd" "" { Text "C:/Users/shams/Documents/CPEN312/Lab3_part2/HRMMSSClock.vhd" 103 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1489809799202 "|HRMMSSClock|LowDigit_S[2]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "LowDigit_S\[3\] LowDigit_S\[3\]~_emulated LowDigit_S\[3\]~13 " "Register \"LowDigit_S\[3\]\" is converted into an equivalent circuit using register \"LowDigit_S\[3\]~_emulated\" and latch \"LowDigit_S\[3\]~13\"" {  } { { "HRMMSSClock.vhd" "" { Text "C:/Users/shams/Documents/CPEN312/Lab3_part2/HRMMSSClock.vhd" 103 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1489809799202 "|HRMMSSClock|LowDigit_S[3]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "HighDigit_M\[0\] HighDigit_M\[0\]~_emulated HighDigit_M\[0\]~1 " "Register \"HighDigit_M\[0\]\" is converted into an equivalent circuit using register \"HighDigit_M\[0\]~_emulated\" and latch \"HighDigit_M\[0\]~1\"" {  } { { "HRMMSSClock.vhd" "" { Text "C:/Users/shams/Documents/CPEN312/Lab3_part2/HRMMSSClock.vhd" 103 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1489809799202 "|HRMMSSClock|HighDigit_M[0]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "HighDigit_M\[1\] HighDigit_M\[1\]~_emulated HighDigit_M\[1\]~5 " "Register \"HighDigit_M\[1\]\" is converted into an equivalent circuit using register \"HighDigit_M\[1\]~_emulated\" and latch \"HighDigit_M\[1\]~5\"" {  } { { "HRMMSSClock.vhd" "" { Text "C:/Users/shams/Documents/CPEN312/Lab3_part2/HRMMSSClock.vhd" 103 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1489809799202 "|HRMMSSClock|HighDigit_M[1]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "HighDigit_M\[2\] HighDigit_M\[2\]~_emulated HighDigit_M\[2\]~9 " "Register \"HighDigit_M\[2\]\" is converted into an equivalent circuit using register \"HighDigit_M\[2\]~_emulated\" and latch \"HighDigit_M\[2\]~9\"" {  } { { "HRMMSSClock.vhd" "" { Text "C:/Users/shams/Documents/CPEN312/Lab3_part2/HRMMSSClock.vhd" 103 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1489809799202 "|HRMMSSClock|HighDigit_M[2]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "HighDigit_M\[3\] HighDigit_M\[3\]~_emulated HighDigit_M\[3\]~13 " "Register \"HighDigit_M\[3\]\" is converted into an equivalent circuit using register \"HighDigit_M\[3\]~_emulated\" and latch \"HighDigit_M\[3\]~13\"" {  } { { "HRMMSSClock.vhd" "" { Text "C:/Users/shams/Documents/CPEN312/Lab3_part2/HRMMSSClock.vhd" 103 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1489809799202 "|HRMMSSClock|HighDigit_M[3]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "LowDigit_M\[0\] LowDigit_M\[0\]~_emulated LowDigit_M\[0\]~1 " "Register \"LowDigit_M\[0\]\" is converted into an equivalent circuit using register \"LowDigit_M\[0\]~_emulated\" and latch \"LowDigit_M\[0\]~1\"" {  } { { "HRMMSSClock.vhd" "" { Text "C:/Users/shams/Documents/CPEN312/Lab3_part2/HRMMSSClock.vhd" 103 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1489809799202 "|HRMMSSClock|LowDigit_M[0]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "LowDigit_M\[1\] LowDigit_M\[1\]~_emulated LowDigit_M\[1\]~5 " "Register \"LowDigit_M\[1\]\" is converted into an equivalent circuit using register \"LowDigit_M\[1\]~_emulated\" and latch \"LowDigit_M\[1\]~5\"" {  } { { "HRMMSSClock.vhd" "" { Text "C:/Users/shams/Documents/CPEN312/Lab3_part2/HRMMSSClock.vhd" 103 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1489809799202 "|HRMMSSClock|LowDigit_M[1]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "LowDigit_M\[2\] LowDigit_M\[2\]~_emulated LowDigit_M\[2\]~9 " "Register \"LowDigit_M\[2\]\" is converted into an equivalent circuit using register \"LowDigit_M\[2\]~_emulated\" and latch \"LowDigit_M\[2\]~9\"" {  } { { "HRMMSSClock.vhd" "" { Text "C:/Users/shams/Documents/CPEN312/Lab3_part2/HRMMSSClock.vhd" 103 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1489809799202 "|HRMMSSClock|LowDigit_M[2]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "LowDigit_M\[3\] LowDigit_M\[3\]~_emulated LowDigit_M\[3\]~13 " "Register \"LowDigit_M\[3\]\" is converted into an equivalent circuit using register \"LowDigit_M\[3\]~_emulated\" and latch \"LowDigit_M\[3\]~13\"" {  } { { "HRMMSSClock.vhd" "" { Text "C:/Users/shams/Documents/CPEN312/Lab3_part2/HRMMSSClock.vhd" 103 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1489809799202 "|HRMMSSClock|LowDigit_M[3]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "HighDigit_H\[0\] HighDigit_H\[0\]~_emulated HighDigit_H\[0\]~1 " "Register \"HighDigit_H\[0\]\" is converted into an equivalent circuit using register \"HighDigit_H\[0\]~_emulated\" and latch \"HighDigit_H\[0\]~1\"" {  } { { "HRMMSSClock.vhd" "" { Text "C:/Users/shams/Documents/CPEN312/Lab3_part2/HRMMSSClock.vhd" 103 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1489809799202 "|HRMMSSClock|HighDigit_H[0]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "HighDigit_H\[1\] HighDigit_H\[1\]~_emulated HighDigit_H\[1\]~5 " "Register \"HighDigit_H\[1\]\" is converted into an equivalent circuit using register \"HighDigit_H\[1\]~_emulated\" and latch \"HighDigit_H\[1\]~5\"" {  } { { "HRMMSSClock.vhd" "" { Text "C:/Users/shams/Documents/CPEN312/Lab3_part2/HRMMSSClock.vhd" 103 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1489809799202 "|HRMMSSClock|HighDigit_H[1]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "HighDigit_H\[2\] HighDigit_H\[2\]~_emulated HighDigit_H\[2\]~9 " "Register \"HighDigit_H\[2\]\" is converted into an equivalent circuit using register \"HighDigit_H\[2\]~_emulated\" and latch \"HighDigit_H\[2\]~9\"" {  } { { "HRMMSSClock.vhd" "" { Text "C:/Users/shams/Documents/CPEN312/Lab3_part2/HRMMSSClock.vhd" 103 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1489809799202 "|HRMMSSClock|HighDigit_H[2]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "HighDigit_H\[3\] HighDigit_H\[3\]~_emulated HighDigit_H\[3\]~13 " "Register \"HighDigit_H\[3\]\" is converted into an equivalent circuit using register \"HighDigit_H\[3\]~_emulated\" and latch \"HighDigit_H\[3\]~13\"" {  } { { "HRMMSSClock.vhd" "" { Text "C:/Users/shams/Documents/CPEN312/Lab3_part2/HRMMSSClock.vhd" 103 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1489809799202 "|HRMMSSClock|HighDigit_H[3]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "LowDigit_H\[0\] LowDigit_H\[0\]~_emulated LowDigit_H\[0\]~1 " "Register \"LowDigit_H\[0\]\" is converted into an equivalent circuit using register \"LowDigit_H\[0\]~_emulated\" and latch \"LowDigit_H\[0\]~1\"" {  } { { "HRMMSSClock.vhd" "" { Text "C:/Users/shams/Documents/CPEN312/Lab3_part2/HRMMSSClock.vhd" 103 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1489809799202 "|HRMMSSClock|LowDigit_H[0]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "LowDigit_H\[1\] LowDigit_H\[1\]~_emulated LowDigit_H\[1\]~5 " "Register \"LowDigit_H\[1\]\" is converted into an equivalent circuit using register \"LowDigit_H\[1\]~_emulated\" and latch \"LowDigit_H\[1\]~5\"" {  } { { "HRMMSSClock.vhd" "" { Text "C:/Users/shams/Documents/CPEN312/Lab3_part2/HRMMSSClock.vhd" 103 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1489809799202 "|HRMMSSClock|LowDigit_H[1]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "LowDigit_H\[2\] LowDigit_H\[2\]~_emulated LowDigit_H\[2\]~9 " "Register \"LowDigit_H\[2\]\" is converted into an equivalent circuit using register \"LowDigit_H\[2\]~_emulated\" and latch \"LowDigit_H\[2\]~9\"" {  } { { "HRMMSSClock.vhd" "" { Text "C:/Users/shams/Documents/CPEN312/Lab3_part2/HRMMSSClock.vhd" 103 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1489809799202 "|HRMMSSClock|LowDigit_H[2]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "LowDigit_H\[3\] LowDigit_H\[3\]~_emulated LowDigit_H\[3\]~13 " "Register \"LowDigit_H\[3\]\" is converted into an equivalent circuit using register \"LowDigit_H\[3\]~_emulated\" and latch \"LowDigit_H\[3\]~13\"" {  } { { "HRMMSSClock.vhd" "" { Text "C:/Users/shams/Documents/CPEN312/Lab3_part2/HRMMSSClock.vhd" 103 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1489809799202 "|HRMMSSClock|LowDigit_H[3]"}  } {  } 0 13004 "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." 0 0 "Analysis & Synthesis" 0 -1 1489809799202 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1489809799337 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1489809799875 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1489809799875 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "257 " "Implemented 257 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "14 " "Implemented 14 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1489809800005 ""} { "Info" "ICUT_CUT_TM_OPINS" "42 " "Implemented 42 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1489809800005 ""} { "Info" "ICUT_CUT_TM_LCELLS" "201 " "Implemented 201 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1489809800005 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1489809800005 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 27 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 27 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "736 " "Peak virtual memory: 736 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1489809800025 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Mar 17 21:03:20 2017 " "Processing ended: Fri Mar 17 21:03:20 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1489809800025 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:15 " "Elapsed time: 00:00:15" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1489809800025 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:30 " "Total CPU time (on all processors): 00:00:30" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1489809800025 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1489809800025 ""}
