// Seed: 4172266964
module module_0 (
    output tri0 id_0,
    input tri1 id_1,
    input wor id_2,
    input wire id_3,
    input tri0 id_4,
    input wire id_5,
    input wor id_6,
    output wire id_7,
    input tri0 id_8,
    input uwire id_9,
    output supply1 id_10,
    output tri id_11
    , id_23,
    input tri0 id_12,
    output tri id_13,
    output wor id_14,
    output tri0 id_15,
    input tri0 id_16,
    output tri0 id_17,
    input tri1 id_18,
    output supply0 id_19,
    input wand id_20,
    input wand id_21
);
  wire id_24;
  assign id_7 = id_9;
endmodule
module module_1 (
    input tri1 id_0,
    output uwire id_1,
    output tri1 id_2,
    input supply1 id_3,
    input wand id_4,
    input wand id_5#(.id_13(1)),
    input wor id_6,
    input uwire id_7,
    output supply1 id_8,
    input tri id_9,
    input wor id_10,
    input tri0 id_11
);
  wire id_14;
  wire id_15;
  wire id_16;
  module_0(
      id_8,
      id_10,
      id_10,
      id_5,
      id_5,
      id_3,
      id_11,
      id_2,
      id_0,
      id_11,
      id_2,
      id_8,
      id_6,
      id_1,
      id_1,
      id_1,
      id_0,
      id_1,
      id_0,
      id_1,
      id_3,
      id_7
  );
  assign id_15 = id_15;
  id_17(
      .id_0(id_4), .id_1(1), .id_2(1), .id_3(id_13), .id_4(1), .id_5(id_0), .id_6(id_15)
  );
endmodule
