`define pp_1 ( pp_2  )  0
`timescale 1 ps / 1 ps
module module_0 (
    output id_1,
    input id_2,
    input logic id_3,
    input logic [id_2 : id_2] id_4,
    output [id_3 : 1 'b0] id_5,
    input id_6,
    input logic id_7,
    output id_8
);
  id_9 id_10 (
      .id_2(id_4),
      .id_2(id_8)
  );
endmodule
