Running: D:\programming\14.7\ISE_DS\ISE\bin\nt64\unwrapped\fuse.exe -intstyle ise -incremental -lib secureip -o D:/programming/codes/Alu/ALUTest_isim_beh.exe -prj D:/programming/codes/Alu/ALUTest_beh.prj work.ALUTest 
ISim P.20131013 (signature 0x7708f090)
Number of CPUs detected in this system: 8
Turning on mult-threading, number of parallel sub-compilation jobs: 16 
Determining compilation order of HDL files
Parsing VHDL file "D:/programming/codes/Alu/Mux4x1.vhd" into library work
Parsing VHDL file "D:/programming/codes/Alu/Mux2x1.vhd" into library work
Parsing VHDL file "D:/programming/codes/Alu/FULLAdder.vhd" into library work
Parsing VHDL file "D:/programming/codes/Alu/one_bt_Alui.vhd" into library work
Parsing VHDL file "D:/programming/codes/Alu/Bit_32_Alu.vhd" into library work
Parsing VHDL file "D:/programming/codes/Alu/ALU.vhd" into library work
Parsing VHDL file "D:/programming/codes/Alu/ALUTest.vhd" into library work
Starting static elaboration
Completed static elaboration
Compiling package standard
Compiling package std_logic_1164
Compiling package std_logic_arith
Compiling package std_logic_unsigned
Compiling architecture behavioral of entity Mux2X1 [mux2x1_default]
Compiling architecture behavioral of entity FULLAdder [fulladder_default]
Compiling architecture behavioral of entity Mux4x1 [mux4x1_default]
Compiling architecture behavioral of entity one_bt_Alui [one_bt_alui_default]
Compiling architecture behavioral of entity Bit_32_Alu [bit_32_alu_default]
Compiling architecture behavioral of entity ALU [alu_default]
Compiling architecture behavior of entity alutest
Time Resolution for simulation is 1ps.
Waiting for 1 sub-compilation(s) to finish...
Compiled 17 VHDL Units
Built simulation executable D:/programming/codes/Alu/ALUTest_isim_beh.exe
Fuse Memory Usage: 33976 KB
Fuse CPU Usage: 484 ms
