

        *** GPGPU-Sim Simulator Version 4.0.0  [build gpgpu-sim_git-commit-90ec3399763d7c8512cfe7dc193473086c38ca38_modified_0.0] ***


GPGPU-Sim PTX: simulation mode 0 (can change with PTX_SIM_MODE_FUNC environment variable:
               1=functional simulation only, 0=detailed performance simulator)
GPGPU-Sim PTX: overriding embedded ptx with ptx file (PTX_SIM_USE_PTX_FILE is set)
GPGPU-Sim: Configuration options:

-save_embedded_ptx                      0 # saves ptx files embedded in binary as <n>.ptx
-keep                                   0 # keep intermediate files created by GPGPU-Sim when interfacing with external programs
-gpgpu_ptx_save_converted_ptxplus                    0 # Saved converted ptxplus to a file
-gpgpu_occupancy_sm_number                   75 # The SM number to pass to ptxas when getting register usage for computing GPU occupancy. This parameter is required in the config.
-ptx_opcode_latency_int      4,13,4,5,145,32 # Opcode latencies for integers <ADD,MAX,MUL,MAD,DIV,SHFL>Default 1,1,19,25,145,32
-ptx_opcode_latency_fp          4,13,4,5,39 # Opcode latencies for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,30
-ptx_opcode_latency_dp         8,19,8,8,330 # Opcode latencies for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,335
-ptx_opcode_latency_sfu                  100 # Opcode latencies for SFU instructionsDefault 8
-ptx_opcode_latency_tesnor                   64 # Opcode latencies for Tensor instructionsDefault 64
-ptx_opcode_initiation_int          2,2,2,2,8,4 # Opcode initiation intervals for integers <ADD,MAX,MUL,MAD,DIV,SHFL>Default 1,1,4,4,32,4
-ptx_opcode_initiation_fp            2,2,2,2,4 # Opcode initiation intervals for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,5
-ptx_opcode_initiation_dp          4,4,4,4,130 # Opcode initiation intervals for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,130
-ptx_opcode_initiation_sfu                    8 # Opcode initiation intervals for sfu instructionsDefault 8
-ptx_opcode_initiation_tensor                   64 # Opcode initiation intervals for tensor instructionsDefault 64
-cdp_latency         7200,8000,100,12000,1600 # CDP API latency <cudaStreamCreateWithFlags, cudaGetParameterBufferV2_init_perWarp, cudaGetParameterBufferV2_perKernel, cudaLaunchDeviceV2_init_perWarp, cudaLaunchDevicV2_perKernel>Default 7200,8000,100,12000,1600
-network_mode                           2 # Interconnection network mode
-inter_config_file                   mesh # Interconnection network config file
-icnt_in_buffer_limit                  512 # in_buffer_limit
-icnt_out_buffer_limit                  512 # out_buffer_limit
-icnt_subnets                           2 # subnets
-icnt_arbiter_algo                      1 # arbiter_algo
-icnt_verbose                           0 # inct_verbose
-icnt_grant_cycles                      1 # grant_cycles
-gpgpu_ptx_use_cuobjdump                    1 # Use cuobjdump to extract ptx and sass from binaries
-gpgpu_experimental_lib_support                    0 # Try to extract code from cuda libraries [Broken because of unknown cudaGetExportTable]
-checkpoint_option                      0 #  checkpointing flag (0 = no checkpoint)
-checkpoint_kernel                      1 #  checkpointing during execution of which kernel (1- 1st kernel)
-checkpoint_CTA                         0 #  checkpointing after # of CTA (< less than total CTA)
-resume_option                          0 #  resume flag (0 = no resume)
-resume_kernel                          0 #  Resume from which kernel (1= 1st kernel)
-resume_CTA                             0 #  resume from which CTA 
-checkpoint_CTA_t                       0 #  resume from which CTA 
-checkpoint_insn_Y                      0 #  resume from which CTA 
-gpgpu_ptx_convert_to_ptxplus                    0 # Convert SASS (native ISA) to ptxplus and run ptxplus
-gpgpu_ptx_force_max_capability                   75 # Force maximum compute capability
-gpgpu_ptx_inst_debug_to_file                    0 # Dump executed instructions' debug information to file
-gpgpu_ptx_inst_debug_file       inst_debug.txt # Executed instructions' debug output file
-gpgpu_ptx_inst_debug_thread_uid                    1 # Thread UID for executed instructions' debug output
-gpgpu_simd_model                       1 # 1 = post-dominator
-gpgpu_shader_core_pipeline              1024:32 # shader core pipeline config, i.e., {<nthread>:<warpsize>}
-gpgpu_tex_cache:l1  N:4:128:256,L:R:m:N:L,T:512:8,128:2 # per-shader L1 texture cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>:<rf>}
-gpgpu_const_cache:l1 N:128:64:8,L:R:f:N:L,S:2:64,4 # per-shader L1 constant memory cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:il1     N:64:128:16,L:R:f:N:L,S:2:48,4 # shader L1 instruction cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:dl1     S:1:128:512,L:L:s:N:L,A:256:8,16:0,32 # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_l1_banks                         4 # The number of L1 cache banks
-gpgpu_l1_banks_byte_interleaving                   32 # l1 banks byte interleaving granularity
-gpgpu_l1_banks_hashing_function                    0 # l1 banks hashing function
-gpgpu_l1_latency                      20 # L1 Hit Latency
-gpgpu_smem_latency                    20 # smem Latency
-gpgpu_cache:dl1PrefL1                 none # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_cache:dl1PrefShared                 none # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_gmem_skip_L1D                    0 # global memory access skip L1D cache (implements -Xptxas -dlcm=cg, default=no skip)
-gpgpu_perfect_mem                      0 # enable perfect memory mode (no cache miss)
-n_regfile_gating_group                    4 # group of lanes that should be read/written together)
-gpgpu_clock_gated_reg_file                    0 # enable clock gated reg file for power calculations
-gpgpu_clock_gated_lanes                    0 # enable clock gated lanes for power calculations
-gpgpu_shader_registers                65536 # Number of registers per shader core. Limits number of concurrent CTAs. (default 8192)
-gpgpu_registers_per_block                65536 # Maximum number of registers per CTA. (default 8192)
-gpgpu_ignore_resources_limitation                    0 # gpgpu_ignore_resources_limitation (default 0)
-gpgpu_shader_cta                      32 # Maximum number of concurrent CTAs in shader (default 8)
-gpgpu_num_cta_barriers                   16 # Maximum number of named barriers per CTA (default 16)
-gpgpu_n_clusters                      30 # number of processing clusters
-gpgpu_n_cores_per_cluster                    1 # number of simd cores per cluster
-gpgpu_n_cluster_ejection_buffer_size                   32 # number of packets in ejection buffer
-gpgpu_n_ldst_response_buffer_size                    2 # number of response packets in ld/st unit ejection buffer
-gpgpu_shmem_per_block                65536 # Size of shared memory per thread block or CTA (default 48kB)
-gpgpu_shmem_size                   65536 # Size of shared memory per shader core (default 16kB)
-gpgpu_adaptive_cache_config                    0 # adaptive_cache_config
-gpgpu_shmem_sizeDefault                65536 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefL1                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefShared                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_num_banks                   32 # Number of banks in the shared memory in each shader core (default 16)
-gpgpu_shmem_limited_broadcast                    0 # Limit shared memory to do one broadcast per cycle (default on)
-gpgpu_shmem_warp_parts                    1 # Number of portions a warp is divided into for shared memory bank conflict check 
-gpgpu_mem_unit_ports                    1 # The number of memory transactions allowed per core cycle
-gpgpu_shmem_warp_parts                    1 # Number of portions a warp is divided into for shared memory bank conflict check 
-gpgpu_warpdistro_shader                   -1 # Specify which shader core to collect the warp size distribution from
-gpgpu_warp_issue_shader                    0 # Specify which shader core to collect the warp issue distribution from
-gpgpu_local_mem_map                    1 # Mapping from local memory space address to simulated GPU physical address space (default = enabled)
-gpgpu_num_reg_banks                   16 # Number of register banks (default = 8)
-gpgpu_reg_bank_use_warp_id                    0 # Use warp ID in mapping registers to banks (default = off)
-gpgpu_sub_core_model                    1 # Sub Core Volta/Pascal model (default = off)
-gpgpu_enable_specialized_operand_collector                    0 # enable_specialized_operand_collector
-gpgpu_operand_collector_num_units_sp                    4 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_dp                    0 # number of collector units (default = 0)
-gpgpu_operand_collector_num_units_sfu                    4 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_int                    0 # number of collector units (default = 0)
-gpgpu_operand_collector_num_units_tensor_core                    4 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_mem                    2 # number of collector units (default = 2)
-gpgpu_operand_collector_num_units_gen                    8 # number of collector units (default = 0)
-gpgpu_operand_collector_num_in_ports_sp                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_dp                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_in_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_int                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_in_ports_tensor_core                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_gen                    8 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_sp                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_dp                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_int                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_tensor_core                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_gen                    8 # number of collector unit in ports (default = 0)
-gpgpu_coalesce_arch                   75 # Coalescing arch (GT200 = 13, Fermi = 20)
-gpgpu_num_sched_per_core                    4 # Number of warp schedulers per core
-gpgpu_max_insn_issue_per_warp                    1 # Max number of instructions that can be issued per warp in one cycle by scheduler (either 1 or 2)
-gpgpu_dual_issue_diff_exec_units                    1 # should dual issue use two different execution unit resources (Default = 1)
-gpgpu_simt_core_sim_order                    1 # Select the simulation order of cores in a cluster (0=Fix, 1=Round-Robin)
-gpgpu_pipeline_widths 4,0,4,4,4,4,0,4,4,4,8,4,4 # Pipeline widths ID_OC_SP,ID_OC_DP,ID_OC_INT,ID_OC_SFU,ID_OC_MEM,OC_EX_SP,OC_EX_DP,OC_EX_INT,OC_EX_SFU,OC_EX_MEM,EX_WB,ID_OC_TENSOR_CORE,OC_EX_TENSOR_CORE
-gpgpu_tensor_core_avail                    1 # Tensor Core Available (default=0)
-gpgpu_num_sp_units                     4 # Number of SP units (default=1)
-gpgpu_num_dp_units                     0 # Number of DP units (default=0)
-gpgpu_num_int_units                    4 # Number of INT units (default=0)
-gpgpu_num_sfu_units                    4 # Number of SF units (default=1)
-gpgpu_num_tensor_core_units                    4 # Number of tensor_core units (default=1)
-gpgpu_num_mem_units                    1 # Number if ldst units (default=1) WARNING: not hooked up to anything
-gpgpu_scheduler     two_level_active:6:0:1 # Scheduler configuration: < lrr | gto | two_level_active > If two_level_active:<num_active_warps>:<inner_prioritization>:<outer_prioritization>For complete list of prioritization values see shader.h enum scheduler_prioritization_typeDefault: gto
-gpgpu_concurrent_kernel_sm                    0 # Support concurrent kernels on a SM (default = disabled)
-gpgpu_perfect_inst_const_cache                    1 # perfect inst and const cache mode, so all inst and const hits in the cache(default = disabled)
-gpgpu_inst_fetch_throughput                    4 # the number of fetched intruction per warp each cycle
-gpgpu_reg_file_port_throughput                    2 # the number ports of the register file
-specialized_unit_1         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_2         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_3         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_4         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_5         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_6         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_7         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_8         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-gpgpu_perf_sim_memcpy                    1 # Fill the L2 cache on memcpy
-gpgpu_simple_dram_model                    0 # simple_dram_model with fixed latency and BW
-gpgpu_dram_scheduler                    1 # 0 = fifo, 1 = FR-FCFS (defaul)
-gpgpu_dram_partition_queues          64:64:64:64 # i2$:$2d:d2$:$2i
-l2_ideal                               0 # Use a ideal L2 cache that always hit
-gpgpu_cache:dl2     S:64:128:16,L:B:m:L:P,A:192:4,32:0,32 # unified banked L2 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>}
-gpgpu_cache:dl2_texture_only                    0 # L2 cache used for texture only
-gpgpu_n_mem                           12 # number of memory modules (e.g. memory controllers) in gpu
-gpgpu_n_sub_partition_per_mchannel                    2 # number of memory subpartition in each memory module
-gpgpu_n_mem_per_ctrlr                    1 # number of memory chips per memory controller
-gpgpu_memlatency_stat                   14 # track and display latency statistics 0x2 enables MC, 0x4 enables queue logs
-gpgpu_frfcfs_dram_sched_queue_size                   64 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_return_queue_size                  192 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_buswidth                    2 # default = 4 bytes (8 bytes per cycle at DDR)
-gpgpu_dram_burst_length                   16 # Burst length of each DRAM request (default = 4 data bus cycle)
-dram_data_command_freq_ratio                    4 # Frequency ratio between DRAM data bus and command bus (default = 2 times, i.e. DDR)
-gpgpu_dram_timing_opt nbk=16:CCD=4:RRD=10:RCD=20:RAS=50:RP=20:RC=62: CL=20:WL=8:CDLR=9:WR=20:nbkgrp=4:CCDL=4:RTPL=4 # DRAM timing parameters = {nbk:tCCD:tRRD:tRCD:tRAS:tRP:tRC:CL:WL:tCDLR:tWR:nbkgrp:tCCDL:tRTPL}
-gpgpu_l2_rop_latency                  160 # ROP queue latency (default 85)
-dram_latency                         100 # DRAM latency (default 30)
-dram_dual_bus_interface                    0 # dual_bus_interface (default = 0) 
-dram_bnk_indexing_policy                    0 # dram_bnk_indexing_policy (0 = normal indexing, 1 = Xoring with the higher bits) (Default = 0)
-dram_bnkgrp_indexing_policy                    1 # dram_bnkgrp_indexing_policy (0 = take higher bits, 1 = take lower bits) (Default = 0)
-dram_seperate_write_queue_enable                    0 # Seperate_Write_Queue_Enable
-dram_write_queue_size             32:28:16 # Write_Queue_Size
-dram_elimnate_rw_turnaround                    0 # elimnate_rw_turnaround i.e set tWTR and tRTW = 0
-icnt_flit_size                        40 # icnt_flit_size
-gpgpu_mem_addr_mapping dramid@8;00000000.00000000.00000000.00000000.0000RRRR.RRRRRRRR.RBBBCCCC.BCCSSSSS # mapping memory address to dram model {dramid@<start bit>;<memory address map>}
-gpgpu_mem_addr_test                    0 # run sweep test to check address mapping for aliased address
-gpgpu_mem_address_mask                    1 # 0 = old addressing mask, 1 = new addressing mask, 2 = new add. mask + flipped bank sel and chip sel bits
-gpgpu_memory_partition_indexing                    0 # 0 = no indexing, 1 = bitwise xoring, 2 = IPoly, 3 = custom indexing
-gpuwattch_xml_file         gpuwattch.xml # GPUWattch XML file
-power_simulation_enabled                    1 # Turn on power simulator (1=On, 0=Off)
-power_per_cycle_dump                    0 # Dump detailed power output each cycle
-power_trace_enabled                    0 # produce a file for the power trace (1=On, 0=Off)
-power_trace_zlevel                     6 # Compression level of the power trace output log (0=no comp, 9=highest)
-steady_power_levels_enabled                    0 # produce a file for the steady power levels (1=On, 0=Off)
-steady_state_definition                  8:4 # allowed deviation:number of samples
-gpgpu_max_cycle                        0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_insn                         0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_cta                          0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_completed_cta                    0 # terminates gpu simulation early (0 = no limit)
-gpgpu_runtime_stat                   500 # display runtime statistics such as dram utilization {<freq>:<flag>}
-liveness_message_freq                    1 # Minimum number of seconds between simulation liveness messages (0 = always print)
-gpgpu_compute_capability_major                    7 # Major compute capability version number
-gpgpu_compute_capability_minor                    5 # Minor compute capability version number
-gpgpu_flush_l1_cache                    1 # Flush L1 cache at the end of each kernel call
-gpgpu_flush_l2_cache                    0 # Flush L2 cache at the end of each kernel call
-gpgpu_deadlock_detect                    1 # Stop the simulation at deadlock (1=on (default), 0=off)
-gpgpu_ptx_instruction_classification                    0 # if enabled will classify ptx instruction types per kernel (Max 255 kernels now)
-gpgpu_ptx_sim_mode                     0 # Select between Performance (default) or Functional simulation (1)
-gpgpu_clock_domains 1365.0:1365.0:1365.0:3500.0 # Clock Domain Frequencies in MhZ {<Core Clock>:<ICNT Clock>:<L2 Clock>:<DRAM Clock>}
-gpgpu_max_concurrent_kernel                    8 # maximum kernels that can run concurrently on GPU
-gpgpu_cflog_interval                    0 # Interval between each snapshot in control flow logger
-visualizer_enabled                     0 # Turn on visualizer output (1=On, 0=Off)
-visualizer_outputfile                 NULL # Specifies the output log file for visualizer
-visualizer_zlevel                      6 # Compression level of the visualizer output log (0=no comp, 9=highest)
-gpgpu_stack_size_limit                 1024 # GPU thread stack size
-gpgpu_heap_size_limit              8388608 # GPU malloc heap s0efc3587cbf8ab07fcd0372acf22805c  /home/ishan/COA/Lab4/gpu-rodinia/cuda/pathfinder/a.out
Extracting PTX file and ptxas options    1: a.1.sm_52.ptx -arch=sm_52
ize 
-gpgpu_runtime_sync_depth_limit                    2 # GPU device runtime synchronize depth
-gpgpu_runtime_pending_launch_count_limit                 2048 # GPU device runtime pending launch count
-trace_enabled                          0 # Turn on traces
-trace_components                    none # comma seperated list of traces to enable. Complete list found in trace_streams.tup. Default none
-trace_sampling_core                    0 # The core which is printed using CORE_DPRINTF. Default 0
-trace_sampling_memory_partition                   -1 # The memory partition which is printed using MEMPART_DPRINTF. Default -1 (i.e. all)
-enable_ptx_file_line_stats                    1 # Turn on PTX source line statistic profiling. (1 = On)
-ptx_line_stats_filename gpgpu_inst_stats.txt # Output file for PTX source line statistics.
-gpgpu_kernel_launch_latency                 5000 # Kernel launch latency in cycles. Default: 0
-gpgpu_cdp_enabled                      0 # Turn on CDP
-gpgpu_TB_launch_latency                    0 # thread block launch latency in cycles. Default: 0
DRAM Timing Options:
nbk                                    16 # number of banks
CCD                                     4 # column to column delay
RRD                                    10 # minimal delay between activation of rows in different banks
RCD                                    20 # row to column delay
RAS                                    50 # time needed to activate row
RP                                     20 # time needed to precharge (deactivate) row
RC                                     62 # row cycle time
CDLR                                    9 # switching from write to read (changes tWTR)
WR                                     20 # last data-in to row precharge
CL                                     20 # CAS latency
WL                                      8 # Write latency
nbkgrp                                  4 # number of bank groups
CCDL                                    4 # column to column delay between accesses to different bank groups
RTPL                                    4 # read to precharge delay between accesses to different bank groups
Total number of memory sub partition = 24
addr_dec_mask[CHIP]  = 0000000000000000 	high:64 low:0
addr_dec_mask[BK]    = 0000000000007080 	high:15 low:7
addr_dec_mask[ROW]   = 000000000fff8000 	high:28 low:15
addr_dec_mask[COL]   = 0000000000000f7f 	high:12 low:0
addr_dec_mask[BURST] = 000000000000001f 	high:5 low:0
sub_partition_id_mask = 0000000000000080
GPGPU-Sim uArch: clock freqs: 1365000000.000000:1365000000.000000:1365000000.000000:3500000000.000000
GPGPU-Sim uArch: clock periods: 0.00000000073260073260:0.00000000073260073260:0.00000000073260073260:0.00000000028571428571
*** Initializing Memory Statistics ***
GPGPU-Sim uArch: performance model initialization complete.
self exe links to: /home/ishan/COA/Lab4/gpu-rodinia/cuda/pathfinder/a.out
self exe links to: /home/ishan/COA/Lab4/gpu-rodinia/cuda/pathfinder/a.out
11.0
GPGPU-Sim PTX: __cudaRegisterFatBinary, fat_cubin_handle = 1, filename=default
self exe links to: /home/ishan/COA/Lab4/gpu-rodinia/cuda/pathfinder/a.out
Running md5sum using "md5sum /home/ishan/COA/Lab4/gpu-rodinia/cuda/pathfinder/a.out "
self exe links to: /home/ishan/COA/Lab4/gpu-rodinia/cuda/pathfinder/a.out
Extracting specific PTX file named a.1.sm_52.ptx 
GPGPU-Sim PTX: __cudaRegisterFunction _Z14dynproc_kerneliPiS_S_iiii : hostFun 0x0x55f4cb810ba4, fat_cubin_handle = 1
GPGPU-Sim PTX: Parsing a.1.sm_52.ptx
GPGPU-Sim PTX: allocating shared region for "_ZZ14dynproc_kerneliPiS_S_iiiiE4prev" from 0x0 to 0x400 (shared memory space)
GPGPU-Sim PTX: allocating shared region for "_ZZ14dynproc_kerneliPiS_S_iiiiE6result" from 0x400 to 0x800 (shared memory space)
GPGPU-Sim PTX: instruction assembly for function '_Z14dynproc_kerneliPiS_S_iiii'...   done.
GPGPU-Sim PTX: finished parsing EMBEDDED .ptx file a.1.sm_52.ptx
GPGPU-Sim PTX: loading globals with explicit initializers... 
GPGPU-Sim PTX: finished loading globals (0 bytes total).
GPGPU-Sim PTX: loading constants with explicit initializers...  done.
GPGPU-Sim PTX: Loading PTXInfo from a.1.sm_52.ptx
GPGPU-Sim PTX: Kernel '_Z14dynproc_kerneliPiS_S_iiii' : regs=18, lmem=0, smem=2048, cmem=368
pyramidHeight: 20
gridSize: [10000]
border:[20]
blockSize: 256
blockGrid:[47]
targetBlock:[216]
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffebd7ce90c..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffebd7ce900..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffebd7ce8f8..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffebd7ce8f0..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffebd7ce908..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffebd7ce8ec..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffebd7ce9a0..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffebd7ce9a8..

GPGPU-Sim PTX: cudaLaunch for 0x0x55f4cb810ba4 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: finding reconvergence points for '_Z14dynproc_kerneliPiS_S_iiii'...
GPGPU-Sim PTX: Finding dominators for '_Z14dynproc_kerneliPiS_S_iiii'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z14dynproc_kerneliPiS_S_iiii'...
GPGPU-Sim PTX: Finding postdominators for '_Z14dynproc_kerneliPiS_S_iiii'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z14dynproc_kerneliPiS_S_iiii'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z14dynproc_kerneliPiS_S_iiii'...
GPGPU-Sim PTX: reconvergence points for _Z14dynproc_kerneliPiS_S_iiii...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x0c0 (a.1.sm_52.ptx:61) @!%p3 bra BB0_2;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x110 (a.1.sm_52.ptx:75) bar.sync 0;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x0c8 (a.1.sm_52.ptx:62) bra.uni BB0_1;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x0d0 (a.1.sm_52.ptx:65) cvta.to.global.u64 %rd4, %rd2;
GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0x120 (a.1.sm_52.ptx:77) @%p4 bra BB0_10;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x338 (a.1.sm_52.ptx:157) and.b16 %rs6, %rs8, 255;
GPGPU-Sim PTX:  4 (potential) branch divergence @  PC=0x208 (a.1.sm_52.ptx:109) @!%p12 bra BB0_6;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2b8 (a.1.sm_52.ptx:135) bar.sync 0;
GPGPU-Sim PTX:  5 (potential) branch divergence @  PC=0x210 (a.1.sm_52.ptx:110) bra.uni BB0_5;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x218 (a.1.sm_52.ptx:113) ld.shared.u32 %r70, [%r2];
GPGPU-Sim PTX:  6 (potential) branch divergence @  PC=0x2c8 (a.1.sm_52.ptx:137) @%p15 bra BB0_10;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x338 (a.1.sm_52.ptx:157) and.b16 %rs6, %rs8, 255;
GPGPU-Sim PTX:  7 (potential) branch divergence @  PC=0x2d8 (a.1.sm_52.ptx:140) @%p16 bra BB0_9;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x310 (a.1.sm_52.ptx:150) bar.sync 0;
GPGPU-Sim PTX:  8 (potential) branch divergence @  PC=0x330 (a.1.sm_52.ptx:154) @%p17 bra BB0_4;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x338 (a.1.sm_52.ptx:157) and.b16 %rs6, %rs8, 255;
GPGPU-Sim PTX:  9 (potential) branch divergence @  PC=0x348 (a.1.sm_52.ptx:159) @%p18 bra BB0_12;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x390 (a.1.sm_52.ptx:171) ret;
GPGPU-Sim PTX: ... end of reconvergence points for _Z14dynproc_kerneliPiS_S_iiii
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z14dynproc_kerneliPiS_S_iiii'.
GPGPU-Sim PTX: pushing kernel '_Z14dynproc_kerneliPiS_S_iiii' to stream 0, gridDim= (47,1,1) blockDim = (256,1,1) 
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: CTA/core = 4, limited by: threads
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 3 bind to kernel 1 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 4 bind to kernel 1 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 5 bind to kernel 1 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 6 bind to kernel 1 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 7 bind to kernel 1 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 8 bind to kernel 1 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 9 bind to kernel 1 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 10 bind to kernel 1 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 11 bind to kernel 1 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 12 bind to kernel 1 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 13 bind to kernel 1 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 14 bind to kernel 1 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 15 bind to kernel 1 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 16 bind to kernel 1 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 17 bind to kernel 1 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 18 bind to kernel 1 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 19 bind to kernel 1 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 20 bind to kernel 1 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 21 bind to kernel 1 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 22 bind to kernel 1 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 23 bind to kernel 1 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 24 bind to kernel 1 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 25 bind to kernel 1 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 26 bind to kernel 1 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 27 bind to kernel 1 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 28 bind to kernel 1 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 29 bind to kernel 1 '_Z14dynproc_kerneliPiS_S_iiii'
Destroy streams for kernel 1: size 0
kernel_name = _Z14dynproc_kerneliPiS_S_iiii 
kernel_launch_uid = 1 
gpu_sim_cycle = 19820
gpu_sim_insn = 12710760
gpu_ipc =     641.3098
gpu_tot_sim_cycle = 19820
gpu_tot_sim_insn = 12710760
gpu_tot_ipc =     641.3098
gpu_tot_issued_cta = 47
gpu_occupancy = 39.1598% 
gpu_tot_occupancy = 39.1598% 
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       1.5709
partiton_level_parallism_total  =       1.5709
partiton_level_parallism_util =       3.3343
partiton_level_parallism_util_total  =       3.3343
L2_BW  =      68.6186 GB/Sec
L2_BW_total  =      68.6186 GB/Sec
gpu_total_sim_rate=254215

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 1604, Miss = 1604, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 1640, Miss = 1640, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 1640, Miss = 1640, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 1640, Miss = 1640, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 1640, Miss = 1640, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 1640, Miss = 1640, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 1640, Miss = 1640, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 1640, Miss = 1640, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 1640, Miss = 1640, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 1640, Miss = 1640, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 1640, Miss = 1640, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 1640, Miss = 1640, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 1640, Miss = 1640, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 1640, Miss = 1640, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 1640, Miss = 1640, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 1640, Miss = 1640, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 1076, Miss = 1076, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 820, Miss = 820, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 820, Miss = 820, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 820, Miss = 820, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 820, Miss = 820, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 820, Miss = 820, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 820, Miss = 820, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 820, Miss = 820, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 820, Miss = 820, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 820, Miss = 820, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 820, Miss = 820, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 820, Miss = 820, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[28]: Access = 820, Miss = 820, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[29]: Access = 820, Miss = 820, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 37940
	L1D_total_cache_misses = 37940
	L1D_total_cache_miss_rate = 1.0000
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.069
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 19289
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 17077
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 1574
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 36366
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 1574

Total_core_cache_fail_stats:
ctas_completed 47, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 
distro:
1166, 1166, 1166, 1166, 1166, 1166, 1166, 1166, 1166, 1166, 1166, 1166, 1166, 1166, 1166, 1166, 
gpgpu_n_tot_thrd_icount = 13941152
gpgpu_n_tot_w_icount = 435661
gpgpu_n_stall_shd_mem = 29778
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 29562
gpgpu_n_mem_write_global = 1574
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 229320
gpgpu_n_store_insn = 10000
gpgpu_n_shmem_insn = 1306720
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 84224
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 29778
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 0
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:13065	W0_Idle:43254	W0_Scoreboard:1220092	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:3219	W13:2484	W14:2484	W15:2484	W16:2484	W17:2484	W18:2484	W19:2484	W20:3035	W21:2484	W22:2484	W23:2484	W24:2484	W25:2484	W26:2484	W27:2484	W28:2484	W29:2484	W30:2484	W31:2484	W32:384695
single_issue_nums: WS0:109053	WS1:109053	WS2:109053	WS3:108502	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 236496 {8:29562,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 62960 {40:1574,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 1182480 {40:29562,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 12592 {8:1574,}
maxmflatency = 392 
max_icnt2mem_latency = 77 
maxmrqlatency = 83 
max_icnt2sh_latency = 55 
averagemflatency = 298 
avg_icnt2mem_latency = 25 
avg_mrq_latency = 4 
avg_icnt2sh_latency = 3 
mrq_lat_table:18026 	1695 	1719 	2104 	1790 	885 	31 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	2689 	28447 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	0 	29445 	1672 	19 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	25266 	4780 	874 	174 	42 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	1 	28 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[1]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[2]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[3]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[4]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[5]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[6]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[7]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[8]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[9]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[10]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[11]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
maximum service time to same row:
dram[0]:     11184     11173     11915     11910     12559     12566     13232     13231     14498     14491     15154     15159     15878     15856     16535     16542 
dram[1]:     11171     11176     11901     11897     12575     12553     13251     13258     14490     14489     15174     15230     15855     15924     16533     16532 
dram[2]:     11187     10677     11920     11905     12550     12562     13237     13236     14483     14477     15235     15228     15923     15918     16617     16613 
dram[3]:     10669     10667     11902     11934     12569     12584     13245     13256     14473     14472     15218     15215     15914     15919     16610     16619 
dram[4]:     11119     11110     11942     11954     12592     12598     13254     13246     13897     13902     14575     14572     15933     15881     16579     16557 
dram[5]:     11105     11104     11956     11959     12607     12621     13290     13307     13900     14461     14569     15226     15886     15876     16522     16517 
dram[6]:     11129     11100     11947     11945     12623     12611     13293     13289     14446     14443     15225     15236     15873     15884     16515     16546 
dram[7]:     11171     11170     11957     11951     12620     12618     13300     13309     14448     14466     15229     15216     15889     15856     16530     16529 
dram[8]:     11173     11169     11927     11925     12598     12595     13286     13282     14471     14526     15225     15210     15854     15872     16529     16553 
dram[9]:     11163     11182     11931     11930     12599     12598     13279     13269     14497     14495     15206     15194     15881     15862     16542     16537 
dram[10]:     11161     11157     11930     11925     12593     12590     13268     13289     14509     14488     15191     15203     15859     15861     16532     16539 
dram[11]:     11173     11177     11924     11893     12577     12560     13274     13261     14486     14500     15201     15202     15861     15877     16535     16541 
average row accesses per activate:
dram[0]: 91.000000 90.000000 72.000000 72.000000 128.000000 128.000000 128.000000 128.000000 128.000000 128.000000 128.000000 128.000000 128.000000 128.000000 128.000000 128.000000 
dram[1]: 90.000000 90.000000 72.000000 72.000000 128.000000 128.000000 128.000000 128.000000 128.000000 128.000000 128.000000 128.000000 128.000000 128.000000 128.000000 128.000000 
dram[2]: 90.000000 90.000000 74.000000 74.000000 128.000000 128.000000 128.000000 128.000000 128.000000 128.000000 128.000000 128.000000 128.000000 128.000000 128.000000 128.000000 
dram[3]: 90.000000 90.000000 74.000000 74.000000 128.000000 128.000000 128.000000 128.000000 128.000000 128.000000 128.000000 128.000000 128.000000 128.000000 128.000000 128.000000 
dram[4]: 90.000000 90.000000 74.000000 74.000000 128.000000 128.000000 128.000000 128.000000 128.000000 128.000000 128.000000 128.000000 128.000000 128.000000 128.000000 128.000000 
dram[5]: 90.000000 90.000000 74.000000 74.000000 128.000000 128.000000 128.000000 128.000000 128.000000 128.000000 128.000000 128.000000 128.000000 128.000000 128.000000 128.000000 
dram[6]: 90.000000 90.000000 74.000000 74.000000 128.000000 128.000000 128.000000 128.000000 128.000000 128.000000 128.000000 128.000000 128.000000 128.000000 128.000000 128.000000 
dram[7]: 90.000000 90.000000 72.000000 72.000000 128.000000 128.000000 128.000000 128.000000 128.000000 128.000000 128.000000 128.000000 128.000000 128.000000 128.000000 128.000000 
dram[8]: 90.000000 90.000000 72.000000 72.000000 128.000000 128.000000 128.000000 128.000000 128.000000 128.000000 128.000000 128.000000 128.000000 128.000000 128.000000 128.000000 
dram[9]: 90.000000 90.000000 72.000000 72.000000 128.000000 128.000000 128.000000 128.000000 128.000000 128.000000 128.000000 128.000000 128.000000 128.000000 128.000000 128.000000 
dram[10]: 90.000000 90.000000 72.000000 72.000000 128.000000 128.000000 128.000000 128.000000 128.000000 128.000000 128.000000 128.000000 128.000000 128.000000 128.000000 128.000000 
dram[11]: 90.000000 90.000000 72.000000 72.000000 128.000000 128.000000 128.000000 128.000000 128.000000 128.000000 128.000000 128.000000 128.000000 128.000000 128.000000 128.000000 
average row locality = 26250/240 = 109.375000
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:       182       180       144       144       128       128       128       128       128       128       128       128       128       128       128       128 
dram[1]:       180       180       144       144       128       128       128       128       128       128       128       128       128       128       128       128 
dram[2]:       180       180       148       148       128       128       128       128       128       128       128       128       128       128       128       128 
dram[3]:       180       180       148       148       128       128       128       128       128       128       128       128       128       128       128       128 
dram[4]:       180       180       148       148       128       128       128       128       128       128       128       128       128       128       128       128 
dram[5]:       180       180       148       148       128       128       128       128       128       128       128       128       128       128       128       128 
dram[6]:       180       180       148       148       128       128       128       128       128       128       128       128       128       128       128       128 
dram[7]:       180       180       144       144       128       128       128       128       128       128       128       128       128       128       128       128 
dram[8]:       180       180       144       144       128       128       128       128       128       128       128       128       128       128       128       128 
dram[9]:       180       180       144       144       128       128       128       128       128       128       128       128       128       128       128       128 
dram[10]:       180       180       144       144       128       128       128       128       128       128       128       128       128       128       128       128 
dram[11]:       180       180       144       144       128       128       128       128       128       128       128       128       128       128       128       128 
total dram reads = 26250
bank skew: 182/128 = 1.42
chip skew: 2192/2184 = 1.00
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram writes = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:        350       357       408       407       361       369       348       358       332       343       320       336       330       329       325       323
dram[1]:        360       370       393       391       354       352       338       360       338       335       336       333       330       341       331       342
dram[2]:        351       365       397       401       350       356       350       342       329       335       338       340       330       333       332       332
dram[3]:        366       367       395       395       353       374       342       355       335       343       323       338       333       341       329       336
dram[4]:        352       377       391       402       357       361       339       340       341       338       335       337       337       336       328       337
dram[5]:        354       358       398       412       362       364       351       361       318       337       329       335       328       329       343       327
dram[6]:        359       373       396       395       351       367       338       349       339       337       336       340       328       339       320       334
dram[7]:        356       378       395       401       351       357       343       336       338       334       330       332       338       336       333       332
dram[8]:        365       366       396       406       354       365       343       365       322       326       325       329       325       328       337       335
dram[9]:        350       372       397       405       351       362       354       348       332       340       334       341       328       333       320       337
dram[10]:        360       377       393       399       358       364       340       344       334       340       327       329       337       346       336       333
dram[11]:        363       376       398       402       350       352       336       345       332       329       332       327       328       333       329       345
maximum mf latency per bank:
dram[0]:        325       363       336       333       336       349       345       365       325       346       318       322       328       318       323       325
dram[1]:        320       361       325       323       332       359       324       345       323       338       315       352       349       371       331       340
dram[2]:        321       355       331       343       364       383       347       353       316       339       329       368       338       367       326       359
dram[3]:        332       362       323       340       358       376       333       342       334       353       322       345       347       382       355       368
dram[4]:        319       367       354       346       364       387       325       333       337       352       320       337       328       326       341       345
dram[5]:        327       363       324       342       353       384       325       336       325       320       351       341       316       332       325       329
dram[6]:        323       373       324       344       349       375       329       351       318       330       328       342       318       333       343       342
dram[7]:        325       370       327       343       359       384       335       349       318       334       316       335       320       321       329       336
dram[8]:        323       375       327       337       361       388       348       372       334       341       321       340       316       328       323       324
dram[9]:        325       367       331       346       375       392       347       371       347       347       323       330       320       335       323       344
dram[10]:        332       354       332       344       342       382       327       347       326       341       329       333       334       358       335       343
dram[11]:        345       359       336       353       356       353       339       348       320       340       325       339       320       334       335       347
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=2 BL=16 CL=20, tRRD=10 tCCD=4, tRCD=20 tRAS=50 tRP=20 tRC=62
n_cmd=50818 n_nop=48576 n_act=36 n_pre=20 n_ref_event=94509894040224 n_req=2186 n_rd=2186 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.1721
n_activity=13104 dram_eff=0.6673
bk0: 182a 50232i bk1: 180a 49885i bk2: 144a 50378i bk3: 144a 50134i bk4: 128a 50289i bk5: 128a 49978i bk6: 128a 50281i bk7: 128a 50069i bk8: 128a 50398i bk9: 128a 50063i bk10: 128a 50485i bk11: 128a 50334i bk12: 128a 50484i bk13: 128a 50317i bk14: 128a 50463i bk15: 128a 50286i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.990851
Row_Buffer_Locality_read = 0.990851
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.462669
Bank_Level_Parallism_Col = 0.674341
Bank_Level_Parallism_Ready = 1.388838
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.172065 
total_CMD = 50818 
util_bw = 8744 
Wasted_Col = 297 
Wasted_Row = 146 
Idle = 41631 

BW Util Bottlenecks: 
RCDc_limit = 341 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 50818 
n_nop = 48576 
Read = 2186 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 36 
n_pre = 20 
n_ref = 94509894040224 
n_req = 2186 
total_req = 2186 

Dual Bus Interface Util: 
issued_total_row = 56 
issued_total_col = 2186 
Row_Bus_Util =  0.001102 
CoL_Bus_Util = 0.043016 
Either_Row_CoL_Bus_Util = 0.044118 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.414086 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=22 avg=0.414086
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=2 BL=16 CL=20, tRRD=10 tCCD=4, tRCD=20 tRAS=50 tRP=20 tRC=62
n_cmd=50818 n_nop=48578 n_act=36 n_pre=20 n_ref_event=4563352761069899021 n_req=2184 n_rd=2184 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.1719
n_activity=13167 dram_eff=0.6635
bk0: 180a 50213i bk1: 180a 49834i bk2: 144a 50381i bk3: 144a 50251i bk4: 128a 50354i bk5: 128a 50041i bk6: 128a 50385i bk7: 128a 50118i bk8: 128a 50412i bk9: 128a 50174i bk10: 128a 50485i bk11: 128a 50141i bk12: 128a 50297i bk13: 128a 50168i bk14: 128a 50342i bk15: 128a 50113i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.990842
Row_Buffer_Locality_read = 0.990842
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.493778
Bank_Level_Parallism_Col = 1.472000
Bank_Level_Parallism_Ready = 1.425172
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.467733 

BW Util details:
bwutil = 0.171908 
total_CMD = 50818 
util_bw = 8736 
Wasted_Col = 337 
Wasted_Row = 177 
Idle = 41568 

BW Util Bottlenecks: 
RCDc_limit = 408 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 50818 
n_nop = 48578 
Read = 2184 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 36 
n_pre = 20 
n_ref = 4563352761069899021 
n_req = 2184 
total_req = 2184 

Dual Bus Interface Util: 
issued_total_row = 56 
issued_total_col = 2184 
Row_Bus_Util =  0.001102 
CoL_Bus_Util = 0.042977 
Either_Row_CoL_Bus_Util = 0.044079 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.448011 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=26 avg=0.448011
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=2 BL=16 CL=20, tRRD=10 tCCD=4, tRCD=20 tRAS=50 tRP=20 tRC=62
n_cmd=50818 n_nop=48570 n_act=36 n_pre=20 n_ref_event=0 n_req=2192 n_rd=2192 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.1725
n_activity=12770 dram_eff=0.6866
bk0: 180a 50290i bk1: 180a 49845i bk2: 148a 50360i bk3: 148a 50185i bk4: 128a 50218i bk5: 128a 49941i bk6: 128a 50344i bk7: 128a 50087i bk8: 128a 50382i bk9: 128a 50144i bk10: 128a 50323i bk11: 128a 50156i bk12: 128a 50325i bk13: 128a 50171i bk14: 128a 50376i bk15: 128a 50174i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.990876
Row_Buffer_Locality_read = 0.990876
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.518670
Bank_Level_Parallism_Col = 1.507170
Bank_Level_Parallism_Ready = 1.467153
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.501118 

BW Util details:
bwutil = 0.172537 
total_CMD = 50818 
util_bw = 8768 
Wasted_Col = 313 
Wasted_Row = 195 
Idle = 41542 

BW Util Bottlenecks: 
RCDc_limit = 366 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 50818 
n_nop = 48570 
Read = 2192 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 36 
n_pre = 20 
n_ref = 0 
n_req = 2192 
total_req = 2192 

Dual Bus Interface Util: 
issued_total_row = 56 
issued_total_col = 2192 
Row_Bus_Util =  0.001102 
CoL_Bus_Util = 0.043134 
Either_Row_CoL_Bus_Util = 0.044236 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.490594 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=19 avg=0.490594
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=2 BL=16 CL=20, tRRD=10 tCCD=4, tRCD=20 tRAS=50 tRP=20 tRC=62
n_cmd=50818 n_nop=48570 n_act=36 n_pre=20 n_ref_event=4573064787938951897 n_req=2192 n_rd=2192 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.1725
n_activity=12601 dram_eff=0.6958
bk0: 180a 50265i bk1: 180a 49889i bk2: 148a 50321i bk3: 148a 50140i bk4: 128a 50213i bk5: 128a 50017i bk6: 128a 50376i bk7: 128a 50032i bk8: 128a 50347i bk9: 128a 50074i bk10: 128a 50420i bk11: 128a 50114i bk12: 128a 50372i bk13: 128a 50128i bk14: 128a 50292i bk15: 128a 50040i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.990876
Row_Buffer_Locality_read = 0.990876
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.558297
Bank_Level_Parallism_Col = 37.541840
Bank_Level_Parallism_Ready = 1.484268
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.469141 

BW Util details:
bwutil = 0.172537 
total_CMD = 50818 
util_bw = 8768 
Wasted_Col = 297 
Wasted_Row = 167 
Idle = 41586 

BW Util Bottlenecks: 
RCDc_limit = 361 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 50818 
n_nop = 48570 
Read = 2192 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 36 
n_pre = 20 
n_ref = 4573064787938951897 
n_req = 2192 
total_req = 2192 

Dual Bus Interface Util: 
issued_total_row = 56 
issued_total_col = 2192 
Row_Bus_Util =  0.001102 
CoL_Bus_Util = 0.043134 
Either_Row_CoL_Bus_Util = 0.044236 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.603743 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=23 avg=0.603743
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=2 BL=16 CL=20, tRRD=10 tCCD=4, tRCD=20 tRAS=50 tRP=20 tRC=62
n_cmd=50818 n_nop=48570 n_act=36 n_pre=20 n_ref_event=0 n_req=2192 n_rd=2192 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.1725
n_activity=13217 dram_eff=0.6634
bk0: 180a 50331i bk1: 180a 49939i bk2: 148a 50336i bk3: 148a 50117i bk4: 128a 50261i bk5: 128a 49970i bk6: 128a 50384i bk7: 128a 50175i bk8: 128a 50363i bk9: 128a 50024i bk10: 128a 50410i bk11: 128a 50198i bk12: 128a 50490i bk13: 128a 50280i bk14: 128a 50284i bk15: 128a 50115i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.990876
Row_Buffer_Locality_read = 0.990876
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.505143
Bank_Level_Parallism_Col = 1.487008
Bank_Level_Parallism_Ready = 1.433653
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.480980 

BW Util details:
bwutil = 0.172537 
total_CMD = 50818 
util_bw = 8768 
Wasted_Col = 306 
Wasted_Row = 177 
Idle = 41567 

BW Util Bottlenecks: 
RCDc_limit = 361 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 50818 
n_nop = 48570 
Read = 2192 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 36 
n_pre = 20 
n_ref = 0 
n_req = 2192 
total_req = 2192 

Dual Bus Interface Util: 
issued_total_row = 56 
issued_total_col = 2192 
Row_Bus_Util =  0.001102 
CoL_Bus_Util = 0.043134 
Either_Row_CoL_Bus_Util = 0.044236 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.525936 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=24 avg=0.525936
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=2 BL=16 CL=20, tRRD=10 tCCD=4, tRCD=20 tRAS=50 tRP=20 tRC=62
n_cmd=50818 n_nop=48570 n_act=36 n_pre=20 n_ref_event=0 n_req=2192 n_rd=2192 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.1725
n_activity=13750 dram_eff=0.6377
bk0: 180a 50320i bk1: 180a 50041i bk2: 148a 50386i bk3: 148a 50259i bk4: 128a 50235i bk5: 128a 50032i bk6: 128a 50491i bk7: 128a 50252i bk8: 128a 50389i bk9: 128a 50211i bk10: 128a 50331i bk11: 128a 50255i bk12: 128a 50446i bk13: 128a 50249i bk14: 128a 50417i bk15: 128a 50402i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.990876
Row_Buffer_Locality_read = 0.990876
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.386337
Bank_Level_Parallism_Col = 1.373943
Bank_Level_Parallism_Ready = 1.326800
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.373943 

BW Util details:
bwutil = 0.172537 
total_CMD = 50818 
util_bw = 8768 
Wasted_Col = 371 
Wasted_Row = 212 
Idle = 41467 

BW Util Bottlenecks: 
RCDc_limit = 434 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 50818 
n_nop = 48570 
Read = 2192 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 36 
n_pre = 20 
n_ref = 0 
n_req = 2192 
total_req = 2192 

Dual Bus Interface Util: 
issued_total_row = 56 
issued_total_col = 2192 
Row_Bus_Util =  0.001102 
CoL_Bus_Util = 0.043134 
Either_Row_CoL_Bus_Util = 0.044236 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.405014 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=20 avg=0.405014
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=2 BL=16 CL=20, tRRD=10 tCCD=4, tRCD=20 tRAS=50 tRP=20 tRC=62
n_cmd=50818 n_nop=48571 n_act=36 n_pre=20 n_ref_event=0 n_req=2192 n_rd=2192 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.1725
n_activity=13372 dram_eff=0.6557
bk0: 180a 50300i bk1: 180a 49995i bk2: 148a 50365i bk3: 148a 50113i bk4: 128a 50255i bk5: 128a 50047i bk6: 128a 50420i bk7: 128a 50190i bk8: 128a 50468i bk9: 128a 50233i bk10: 128a 50453i bk11: 128a 50250i bk12: 128a 50483i bk13: 128a 50301i bk14: 128a 50420i bk15: 128a 50272i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.990876
Row_Buffer_Locality_read = 0.990876
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.398926
Bank_Level_Parallism_Col = 1.374274
Bank_Level_Parallism_Ready = 1.321624
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.374274 

BW Util details:
bwutil = 0.172537 
total_CMD = 50818 
util_bw = 8768 
Wasted_Col = 318 
Wasted_Row = 185 
Idle = 41547 

BW Util Bottlenecks: 
RCDc_limit = 398 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 50818 
n_nop = 48571 
Read = 2192 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 36 
n_pre = 20 
n_ref = 0 
n_req = 2192 
total_req = 2192 

Dual Bus Interface Util: 
issued_total_row = 56 
issued_total_col = 2192 
Row_Bus_Util =  0.001102 
CoL_Bus_Util = 0.043134 
Either_Row_CoL_Bus_Util = 0.044217 
Issued_on_Two_Bus_Simul_Util = 0.000020 
issued_two_Eff = 0.000445 
queue_avg = 0.463163 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=30 avg=0.463163
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=2 BL=16 CL=20, tRRD=10 tCCD=4, tRCD=20 tRAS=50 tRP=20 tRC=62
n_cmd=50818 n_nop=48579 n_act=36 n_pre=20 n_ref_event=0 n_req=2184 n_rd=2184 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.1719
n_activity=13001 dram_eff=0.6719
bk0: 180a 50285i bk1: 180a 49887i bk2: 144a 50402i bk3: 144a 50192i bk4: 128a 50277i bk5: 128a 50079i bk6: 128a 50341i bk7: 128a 50129i bk8: 128a 50448i bk9: 128a 50109i bk10: 128a 50459i bk11: 128a 50223i bk12: 128a 50431i bk13: 128a 50297i bk14: 128a 50442i bk15: 128a 50213i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.990842
Row_Buffer_Locality_read = 0.990842
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.430148
Bank_Level_Parallism_Col = 1.409900
Bank_Level_Parallism_Ready = 1.365217
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.409900 

BW Util details:
bwutil = 0.171908 
total_CMD = 50818 
util_bw = 8736 
Wasted_Col = 321 
Wasted_Row = 182 
Idle = 41579 

BW Util Bottlenecks: 
RCDc_limit = 391 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 50818 
n_nop = 48579 
Read = 2184 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 36 
n_pre = 20 
n_ref = 0 
n_req = 2184 
total_req = 2184 

Dual Bus Interface Util: 
issued_total_row = 56 
issued_total_col = 2184 
Row_Bus_Util =  0.001102 
CoL_Bus_Util = 0.042977 
Either_Row_CoL_Bus_Util = 0.044059 
Issued_on_Two_Bus_Simul_Util = 0.000020 
issued_two_Eff = 0.000447 
queue_avg = 0.427486 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=23 avg=0.427486
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=2 BL=16 CL=20, tRRD=10 tCCD=4, tRCD=20 tRAS=50 tRP=20 tRC=62
n_cmd=50818 n_nop=48578 n_act=36 n_pre=20 n_ref_event=0 n_req=2184 n_rd=2184 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.1719
n_activity=12766 dram_eff=0.6843
bk0: 180a 50249i bk1: 180a 49815i bk2: 144a 50360i bk3: 144a 50164i bk4: 128a 50345i bk5: 128a 50091i bk6: 128a 50316i bk7: 128a 50073i bk8: 128a 50401i bk9: 128a 50323i bk10: 128a 50472i bk11: 128a 50309i bk12: 128a 50485i bk13: 128a 50240i bk14: 128a 50450i bk15: 128a 50234i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.990842
Row_Buffer_Locality_read = 0.990842
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.421307
Bank_Level_Parallism_Col = 1.401642
Bank_Level_Parallism_Ready = 1.358516
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.401642 

BW Util details:
bwutil = 0.171908 
total_CMD = 50818 
util_bw = 8736 
Wasted_Col = 290 
Wasted_Row = 176 
Idle = 41616 

BW Util Bottlenecks: 
RCDc_limit = 344 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 50818 
n_nop = 48578 
Read = 2184 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 36 
n_pre = 20 
n_ref = 0 
n_req = 2184 
total_req = 2184 

Dual Bus Interface Util: 
issued_total_row = 56 
issued_total_col = 2184 
Row_Bus_Util =  0.001102 
CoL_Bus_Util = 0.042977 
Either_Row_CoL_Bus_Util = 0.044079 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.454465 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=30 avg=0.454465
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=2 BL=16 CL=20, tRRD=10 tCCD=4, tRCD=20 tRAS=50 tRP=20 tRC=62
n_cmd=50818 n_nop=48578 n_act=36 n_pre=20 n_ref_event=0 n_req=2184 n_rd=2184 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.1719
n_activity=12636 dram_eff=0.6914
bk0: 180a 50248i bk1: 180a 49822i bk2: 144a 50361i bk3: 144a 50060i bk4: 128a 50292i bk5: 128a 50013i bk6: 128a 50301i bk7: 128a 50008i bk8: 128a 50355i bk9: 128a 50211i bk10: 128a 50478i bk11: 128a 50190i bk12: 128a 50435i bk13: 128a 50164i bk14: 128a 50463i bk15: 128a 50134i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.990842
Row_Buffer_Locality_read = 0.990842
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.499168
Bank_Level_Parallism_Col = 1.478599
Bank_Level_Parallism_Ready = 1.432296
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.476360 

BW Util details:
bwutil = 0.171908 
total_CMD = 50818 
util_bw = 8736 
Wasted_Col = 271 
Wasted_Row = 164 
Idle = 41647 

BW Util Bottlenecks: 
RCDc_limit = 327 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 50818 
n_nop = 48578 
Read = 2184 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 36 
n_pre = 20 
n_ref = 0 
n_req = 2184 
total_req = 2184 

Dual Bus Interface Util: 
issued_total_row = 56 
issued_total_col = 2184 
Row_Bus_Util =  0.001102 
CoL_Bus_Util = 0.042977 
Either_Row_CoL_Bus_Util = 0.044079 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.518438 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=20 avg=0.518438
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=2 BL=16 CL=20, tRRD=10 tCCD=4, tRCD=20 tRAS=50 tRP=20 tRC=62
n_cmd=50818 n_nop=48579 n_act=36 n_pre=20 n_ref_event=0 n_req=2184 n_rd=2184 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.1719
n_activity=12593 dram_eff=0.6937
bk0: 180a 50124i bk1: 180a 49669i bk2: 144a 50326i bk3: 144a 50034i bk4: 128a 50225i bk5: 128a 50020i bk6: 128a 50380i bk7: 128a 50228i bk8: 128a 50404i bk9: 128a 50156i bk10: 128a 50395i bk11: 128a 50311i bk12: 128a 50451i bk13: 128a 50164i bk14: 128a 50397i bk15: 128a 50151i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.990842
Row_Buffer_Locality_read = 0.990842
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.498474
Bank_Level_Parallism_Col = 1.480063
Bank_Level_Parallism_Ready = 1.436813
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.479932 

BW Util details:
bwutil = 0.171908 
total_CMD = 50818 
util_bw = 8736 
Wasted_Col = 272 
Wasted_Row = 176 
Idle = 41634 

BW Util Bottlenecks: 
RCDc_limit = 312 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 50818 
n_nop = 48579 
Read = 2184 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 36 
n_pre = 20 
n_ref = 0 
n_req = 2184 
total_req = 2184 

Dual Bus Interface Util: 
issued_total_row = 56 
issued_total_col = 2184 
Row_Bus_Util =  0.001102 
CoL_Bus_Util = 0.042977 
Either_Row_CoL_Bus_Util = 0.044059 
Issued_on_Two_Bus_Simul_Util = 0.000020 
issued_two_Eff = 0.000447 
queue_avg = 0.550514 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=18 avg=0.550514
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=2 BL=16 CL=20, tRRD=10 tCCD=4, tRCD=20 tRAS=50 tRP=20 tRC=62
n_cmd=50818 n_nop=48579 n_act=36 n_pre=20 n_ref_event=0 n_req=2184 n_rd=2184 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.1719
n_activity=12818 dram_eff=0.6815
bk0: 180a 50176i bk1: 180a 49793i bk2: 144a 50262i bk3: 144a 50070i bk4: 128a 50250i bk5: 128a 49992i bk6: 128a 50324i bk7: 128a 50022i bk8: 128a 50441i bk9: 128a 50202i bk10: 128a 50446i bk11: 128a 50260i bk12: 128a 50418i bk13: 128a 50218i bk14: 128a 50420i bk15: 128a 50200i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.990842
Row_Buffer_Locality_read = 0.990842
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.547170
Bank_Level_Parallism_Col = 1.514059
Bank_Level_Parallism_Ready = 1.450343
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.510696 

BW Util details:
bwutil = 0.171908 
total_CMD = 50818 
util_bw = 8736 
Wasted_Col = 263 
Wasted_Row = 111 
Idle = 41708 

BW Util Bottlenecks: 
RCDc_limit = 287 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 50818 
n_nop = 48579 
Read = 2184 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 36 
n_pre = 20 
n_ref = 0 
n_req = 2184 
total_req = 2184 

Dual Bus Interface Util: 
issued_total_row = 56 
issued_total_col = 2184 
Row_Bus_Util =  0.001102 
CoL_Bus_Util = 0.042977 
Either_Row_CoL_Bus_Util = 0.044059 
Issued_on_Two_Bus_Simul_Util = 0.000020 
issued_two_Eff = 0.000447 
queue_avg = 0.548565 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=24 avg=0.548565

========= L2 cache stats =========
L2_cache_bank[0]: Access = 1299, Miss = 1161, Miss_rate = 0.894, Pending_hits = 111, Reservation_fails = 0
L2_cache_bank[1]: Access = 1296, Miss = 1157, Miss_rate = 0.893, Pending_hits = 120, Reservation_fails = 0
L2_cache_bank[2]: Access = 1299, Miss = 1159, Miss_rate = 0.892, Pending_hits = 122, Reservation_fails = 0
L2_cache_bank[3]: Access = 1300, Miss = 1158, Miss_rate = 0.891, Pending_hits = 117, Reservation_fails = 0
L2_cache_bank[4]: Access = 1300, Miss = 1161, Miss_rate = 0.893, Pending_hits = 117, Reservation_fails = 0
L2_cache_bank[5]: Access = 1291, Miss = 1161, Miss_rate = 0.899, Pending_hits = 120, Reservation_fails = 0
L2_cache_bank[6]: Access = 1302, Miss = 1162, Miss_rate = 0.892, Pending_hits = 128, Reservation_fails = 0
L2_cache_bank[7]: Access = 1303, Miss = 1161, Miss_rate = 0.891, Pending_hits = 120, Reservation_fails = 0
L2_cache_bank[8]: Access = 1295, Miss = 1161, Miss_rate = 0.897, Pending_hits = 114, Reservation_fails = 0
L2_cache_bank[9]: Access = 1294, Miss = 1162, Miss_rate = 0.898, Pending_hits = 118, Reservation_fails = 0
L2_cache_bank[10]: Access = 1300, Miss = 1161, Miss_rate = 0.893, Pending_hits = 123, Reservation_fails = 0
L2_cache_bank[11]: Access = 1299, Miss = 1161, Miss_rate = 0.894, Pending_hits = 128, Reservation_fails = 0
L2_cache_bank[12]: Access = 1294, Miss = 1162, Miss_rate = 0.898, Pending_hits = 124, Reservation_fails = 0
L2_cache_bank[13]: Access = 1304, Miss = 1161, Miss_rate = 0.890, Pending_hits = 128, Reservation_fails = 0
L2_cache_bank[14]: Access = 1299, Miss = 1157, Miss_rate = 0.891, Pending_hits = 114, Reservation_fails = 0
L2_cache_bank[15]: Access = 1294, Miss = 1159, Miss_rate = 0.896, Pending_hits = 111, Reservation_fails = 0
L2_cache_bank[16]: Access = 1293, Miss = 1157, Miss_rate = 0.895, Pending_hits = 114, Reservation_fails = 0
L2_cache_bank[17]: Access = 1297, Miss = 1157, Miss_rate = 0.892, Pending_hits = 114, Reservation_fails = 0
L2_cache_bank[18]: Access = 1294, Miss = 1159, Miss_rate = 0.896, Pending_hits = 106, Reservation_fails = 0
L2_cache_bank[19]: Access = 1298, Miss = 1157, Miss_rate = 0.891, Pending_hits = 114, Reservation_fails = 0
L2_cache_bank[20]: Access = 1301, Miss = 1157, Miss_rate = 0.889, Pending_hits = 120, Reservation_fails = 0
L2_cache_bank[21]: Access = 1297, Miss = 1159, Miss_rate = 0.894, Pending_hits = 109, Reservation_fails = 0
L2_cache_bank[22]: Access = 1295, Miss = 1157, Miss_rate = 0.893, Pending_hits = 106, Reservation_fails = 0
L2_cache_bank[23]: Access = 1292, Miss = 1157, Miss_rate = 0.896, Pending_hits = 107, Reservation_fails = 0
L2_total_cache_accesses = 31136
L2_total_cache_misses = 27824
L2_total_cache_miss_rate = 0.8936
L2_total_cache_pending_hits = 2805
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 507
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 2805
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 6563
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 19687
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 313
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 1261
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 29562
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 1574
L2_total_cache_reservation_fail_breakdown:
L2_cache_data_port_util = 0.001
L2_cache_fill_port_util = 0.055

icnt_total_pkts_mem_to_simt=31136
icnt_total_pkts_simt_to_mem=31136
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 31136
Req_Network_cycles = 19820
Req_Network_injected_packets_per_cycle =       1.5709 
Req_Network_conflicts_per_cycle =       0.2985
Req_Network_conflicts_per_cycle_util =       0.6336
Req_Bank_Level_Parallism =       3.3343
Req_Network_in_buffer_full_per_cycle =       0.0000
Req_Network_in_buffer_avg_util =       0.0993
Req_Network_out_buffer_full_per_cycle =       0.0000
Req_Network_out_buffer_avg_util =       0.0655

Reply_Network_injected_packets_num = 31136
Reply_Network_cycles = 19820
Reply_Network_injected_packets_per_cycle =        1.5709
Reply_Network_conflicts_per_cycle =        0.6872
Reply_Network_conflicts_per_cycle_util =       1.4214
Reply_Bank_Level_Parallism =       3.2494
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       0.0657
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.0524
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 50 sec (50 sec)
gpgpu_simulation_rate = 254215 (inst/sec)
gpgpu_simulation_rate = 396 (cycle/sec)
gpgpu_silicon_slowdown = 3446969x
GPGPU-Sim: synchronize waiting for inactive GPU simulation
GPGPU-Sim API: Stream Manager State
GPGPU-Sim: detected inactive GPU simulation thread
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffebd7ce90c..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffebd7ce900..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffebd7ce8f8..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffebd7ce8f0..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffebd7ce908..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffebd7ce8ec..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffebd7ce9a0..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffebd7ce9a8..

GPGPU-Sim PTX: cudaLaunch for 0x0x55f4cb810ba4 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z14dynproc_kerneliPiS_S_iiii 
GPGPU-Sim PTX: pushing kernel '_Z14dynproc_kerneliPiS_S_iiii' to stream 0, gridDim= (47,1,1) blockDim = (256,1,1) 
GPGPU-Sim uArch: Shader 17 bind to kernel 2 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 18 bind to kernel 2 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 19 bind to kernel 2 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 20 bind to kernel 2 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 21 bind to kernel 2 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 22 bind to kernel 2 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 23 bind to kernel 2 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 24 bind to kernel 2 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 25 bind to kernel 2 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 26 bind to kernel 2 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 27 bind to kernel 2 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 28 bind to kernel 2 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 29 bind to kernel 2 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 0 bind to kernel 2 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 1 bind to kernel 2 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 2 bind to kernel 2 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 3 bind to kernel 2 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 4 bind to kernel 2 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 5 bind to kernel 2 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 6 bind to kernel 2 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 7 bind to kernel 2 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 8 bind to kernel 2 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 9 bind to kernel 2 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 10 bind to kernel 2 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 11 bind to kernel 2 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 12 bind to kernel 2 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 13 bind to kernel 2 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 14 bind to kernel 2 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 15 bind to kernel 2 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 16 bind to kernel 2 '_Z14dynproc_kerneliPiS_S_iiii'
Destroy streams for kernel 2: size 0
kernel_name = _Z14dynproc_kerneliPiS_S_iiii 
kernel_launch_uid = 2 
gpu_sim_cycle = 19722
gpu_sim_insn = 12710760
gpu_ipc =     644.4965
gpu_tot_sim_cycle = 39542
gpu_tot_sim_insn = 25421520
gpu_tot_ipc =     642.8992
gpu_tot_issued_cta = 94
gpu_occupancy = 39.1571% 
gpu_tot_occupancy = 39.1584% 
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       1.5787
partiton_level_parallism_total  =       1.5748
partiton_level_parallism_util =       3.4642
partiton_level_parallism_util_total  =       3.3980
L2_BW  =      68.9596 GB/Sec
L2_BW_total  =      68.7887 GB/Sec
gpu_total_sim_rate=244437

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 3244, Miss = 3244, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 3280, Miss = 3280, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 3280, Miss = 3280, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 2716, Miss = 2716, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 2460, Miss = 2460, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 2460, Miss = 2460, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 2460, Miss = 2460, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 2460, Miss = 2460, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 2460, Miss = 2460, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 2460, Miss = 2460, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 2460, Miss = 2460, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 2460, Miss = 2460, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 2460, Miss = 2460, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 2460, Miss = 2460, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 2460, Miss = 2460, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 2460, Miss = 2460, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 1896, Miss = 1896, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 2424, Miss = 2424, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 2460, Miss = 2460, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 2460, Miss = 2460, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 2460, Miss = 2460, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 2460, Miss = 2460, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 2460, Miss = 2460, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 2460, Miss = 2460, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 2460, Miss = 2460, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 2460, Miss = 2460, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 2460, Miss = 2460, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 2460, Miss = 2460, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[28]: Access = 2460, Miss = 2460, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[29]: Access = 2460, Miss = 2460, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 75880
	L1D_total_cache_misses = 75880
	L1D_total_cache_miss_rate = 1.0000
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.069
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 38718
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 34014
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 3148
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 72732
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 3148

Total_core_cache_fail_stats:
ctas_completed 94, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 
distro:
2332, 2332, 2332, 2332, 2332, 2332, 2332, 2332, 2332, 2332, 2332, 2332, 2332, 2332, 2332, 2332, 
gpgpu_n_tot_thrd_icount = 27882304
gpgpu_n_tot_w_icount = 871322
gpgpu_n_stall_shd_mem = 59556
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 59124
gpgpu_n_mem_write_global = 3148
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 458640
gpgpu_n_store_insn = 20000
gpgpu_n_shmem_insn = 2613440
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 168448
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 59556
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 0
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:26134	W0_Idle:85876	W0_Scoreboard:2435100	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:6438	W13:4968	W14:4968	W15:4968	W16:4968	W17:4968	W18:4968	W19:4968	W20:6070	W21:4968	W22:4968	W23:4968	W24:4968	W25:4968	W26:4968	W27:4968	W28:4968	W29:4968	W30:4968	W31:4968	W32:769390
single_issue_nums: WS0:218106	WS1:218106	WS2:218106	WS3:217004	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 472992 {8:59124,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 125920 {40:3148,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 2364960 {40:59124,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 25184 {8:3148,}
maxmflatency = 392 
max_icnt2mem_latency = 77 
maxmrqlatency = 83 
max_icnt2sh_latency = 56 
averagemflatency = 294 
avg_icnt2mem_latency = 24 
avg_mrq_latency = 4 
avg_icnt2sh_latency = 2 
mrq_lat_table:35915 	3337 	3155 	4032 	3632 	1472 	31 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	6595 	55677 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	0 	59071 	3182 	19 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	50619 	9587 	1659 	340 	67 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	4 	55 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[1]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[2]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[3]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[4]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[5]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[6]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[7]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[8]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[9]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[10]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[11]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
maximum service time to same row:
dram[0]:     11184     11173     11915     11910     12559     12566     13232     13231     14498     14491     15154     15159     15878     15856     16535     16542 
dram[1]:     11171     11176     11901     11897     12575     12553     13251     13258     14490     14489     15174     15230     15855     15924     16533     16532 
dram[2]:     11187     10677     11920     11905     12550     12562     13237     13236     14483     14477     15235     15228     15923     15918     16617     16613 
dram[3]:     10669     10667     11902     11934     12569     12584     13245     13256     14473     14472     15218     15215     15914     15919     16610     16619 
dram[4]:     11119     11110     11942     11954     12592     12598     13254     13246     13897     13902     14575     14572     15933     15881     16579     16557 
dram[5]:     11105     11104     11956     11959     12607     12621     13290     13307     13900     14461     14569     15226     15886     15876     16522     16517 
dram[6]:     11129     11100     11947     11945     12623     12611     13293     13289     14446     14443     15225     15236     15873     15884     16515     16546 
dram[7]:     11171     11170     11957     11951     12620     12618     13300     13309     14448     14466     15229     15216     15889     15856     16530     16529 
dram[8]:     11173     11169     11927     11925     12598     12595     13286     13282     14471     14526     15225     15210     15854     15872     16529     16553 
dram[9]:     11163     11182     11931     11930     12599     12598     13279     13269     14497     14495     15206     15194     15881     15862     16542     16537 
dram[10]:     11161     11157     11930     11925     12593     12590     13268     13289     14509     14488     15191     15203     15859     15861     16532     16539 
dram[11]:     11173     11177     11924     11893     12577     12560     13274     13261     14486     14500     15201     15202     15861     15877     16535     16541 
average row accesses per activate:
dram[0]: 62.400002 62.000000 48.166668 47.833332 67.000000 67.000000 85.333336 85.333336 85.333336 85.333336 85.333336 85.333336 85.333336 85.333336 85.333336 85.333336 
dram[1]: 62.200001 62.200001 47.666668 47.833332 67.000000 67.000000 85.333336 85.333336 85.333336 85.333336 85.333336 85.333336 85.333336 85.333336 85.333336 85.333336 
dram[2]: 62.200001 62.200001 48.333332 48.333332 67.000000 67.000000 85.333336 85.333336 85.333336 85.333336 85.333336 85.333336 85.333336 85.333336 85.333336 85.333336 
dram[3]: 62.200001 62.200001 48.500000 48.333332 67.000000 67.000000 85.333336 85.333336 85.333336 85.333336 85.333336 85.333336 85.333336 85.333336 85.333336 85.333336 
dram[4]: 62.200001 62.200001 48.333332 48.500000 67.000000 67.000000 85.333336 85.333336 85.333336 85.333336 85.333336 85.333336 85.333336 85.333336 85.333336 85.333336 
dram[5]: 62.200001 62.200001 48.333332 48.333332 67.000000 67.000000 85.333336 85.333336 85.333336 85.333336 85.333336 85.333336 85.333336 85.333336 85.333336 85.333336 
dram[6]: 62.200001 62.200001 48.500000 48.333332 67.000000 67.000000 85.333336 85.333336 85.333336 85.333336 85.333336 85.333336 85.333336 85.333336 85.333336 85.333336 
dram[7]: 62.200001 62.400002 48.333332 48.500000 67.000000 67.000000 85.333336 85.333336 85.333336 85.333336 85.333336 85.333336 85.333336 85.333336 85.333336 85.333336 
dram[8]: 62.200001 62.200001 48.333332 48.333332 67.000000 67.000000 85.333336 85.333336 85.333336 85.333336 85.333336 85.333336 85.333336 85.333336 85.333336 85.333336 
dram[9]: 62.400002 62.200001 48.500000 48.333332 67.000000 67.000000 85.333336 85.333336 85.333336 85.333336 85.333336 85.333336 85.333336 85.333336 85.333336 85.333336 
dram[10]: 62.200001 62.400002 48.333332 48.500000 67.000000 67.000000 85.333336 85.333336 85.333336 85.333336 85.333336 85.333336 85.333336 85.333336 85.333336 85.333336 
dram[11]: 62.200001 62.200001 48.333332 48.333332 67.000000 67.000000 85.333336 85.333336 85.333336 85.333336 85.333336 85.333336 85.333336 85.333336 85.333336 85.333336 
average row locality = 51574/720 = 71.630554
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:       312       310       289       287       268       268       256       256       256       256       256       256       256       256       256       256 
dram[1]:       311       311       286       287       268       268       256       256       256       256       256       256       256       256       256       256 
dram[2]:       311       311       290       290       268       268       256       256       256       256       256       256       256       256       256       256 
dram[3]:       311       311       291       290       268       268       256       256       256       256       256       256       256       256       256       256 
dram[4]:       311       311       290       291       268       268       256       256       256       256       256       256       256       256       256       256 
dram[5]:       311       311       290       290       268       268       256       256       256       256       256       256       256       256       256       256 
dram[6]:       311       311       291       290       268       268       256       256       256       256       256       256       256       256       256       256 
dram[7]:       311       312       290       291       268       268       256       256       256       256       256       256       256       256       256       256 
dram[8]:       311       311       290       290       268       268       256       256       256       256       256       256       256       256       256       256 
dram[9]:       312       311       291       290       268       268       256       256       256       256       256       256       256       256       256       256 
dram[10]:       311       312       290       291       268       268       256       256       256       256       256       256       256       256       256       256 
dram[11]:       311       311       290       290       268       268       256       256       256       256       256       256       256       256       256       256 
total dram reads = 51574
bank skew: 312/256 = 1.22
chip skew: 4300/4291 = 1.00
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram writes = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:        389       396       399       397       351       356       343       353       336       340       331       337       328       331       332       332
dram[1]:        394       402       386       391       351       358       343       355       330       339       330       330       331       333       332       338
dram[2]:        390       397       389       387       345       356       345       346       338       338       333       338       330       335       327       331
dram[3]:        395       402       386       391       355       363       344       350       334       344       326       337       334       335       331       335
dram[4]:        393       404       383       394       351       360       341       349       337       335       336       331       332       336       332       334
dram[5]:        390       395       393       396       363       363       348       360       328       346       329       340       326       331       333       326
dram[6]:        391       402       383       391       351       364       342       348       337       336       335       340       336       339       326       337
dram[7]:        395       408       388       388       349       354       343       346       336       334       333       331       332       334       331       338
dram[8]:        397       400       389       397       357       365       346       360       325       333       325       332       329       327       331       333
dram[9]:        389       401       385       390       347       356       347       344       341       337       332       335       328       341       325       335
dram[10]:        394       407       390       393       357       360       341       352       331       341       328       329       332       333       334       336
dram[11]:        396       404       384       392       349       352       344       351       335       333       332       334       328       336       329       338
maximum mf latency per bank:
dram[0]:        329       363       353       362       336       349       345       365       325       346       355       350       328       334       324       335
dram[1]:        327       361       335       342       332       366       324       358       323       341       328       352       349       371       331       362
dram[2]:        324       355       331       343       364       383       347       369       316       339       329       368       338       367       326       359
dram[3]:        332       362       331       340       358       376       333       349       334       357       328       345       347       382       355       368
dram[4]:        326       367       354       346       364       387       329       358       337       352       333       351       328       326       341       345
dram[5]:        327       363       326       342       353       384       331       363       340       341       351       358       321       332       325       333
dram[6]:        323       373       324       344       349       375       332       351       320       330       335       343       329       344       343       342
dram[7]:        328       370       335       349       359       384       346       351       351       350       319       335       340       342       344       363
dram[8]:        329       375       339       340       361       388       348       372       334       341       327       340       320       334       323       339
dram[9]:        335       367       331       346       375       392       347       371       347       347       325       330       320       335       326       347
dram[10]:        332       354       334       348       342       382       327       347       348       341       329       333       334       358       335       343
dram[11]:        345       359       354       355       356       353       340       348       333       347       327       339       322       343       335       347
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=2 BL=16 CL=20, tRRD=10 tCCD=4, tRCD=20 tRAS=50 tRP=20 tRC=62
n_cmd=101385 n_nop=96955 n_act=76 n_pre=60 n_ref_event=94509894040224 n_req=4294 n_rd=4294 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.1694
n_activity=26324 dram_eff=0.6525
bk0: 312a 100303i bk1: 310a 99724i bk2: 289a 100384i bk3: 287a 99939i bk4: 268a 100374i bk5: 268a 99675i bk6: 256a 100431i bk7: 256a 100023i bk8: 256a 100563i bk9: 256a 99892i bk10: 256a 100597i bk11: 256a 100182i bk12: 256a 100619i bk13: 256a 100303i bk14: 256a 100634i bk15: 256a 100327i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.986027
Row_Buffer_Locality_read = 0.986027
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.461312
Bank_Level_Parallism_Col = 0.674341
Bank_Level_Parallism_Ready = 1.388126
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.169414 
total_CMD = 101385 
util_bw = 17176 
Wasted_Col = 696 
Wasted_Row = 540 
Idle = 82973 

BW Util Bottlenecks: 
RCDc_limit = 819 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 101385 
n_nop = 96955 
Read = 4294 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 76 
n_pre = 60 
n_ref = 94509894040224 
n_req = 4294 
total_req = 4294 

Dual Bus Interface Util: 
issued_total_row = 136 
issued_total_col = 4294 
Row_Bus_Util =  0.001341 
CoL_Bus_Util = 0.042353 
Either_Row_CoL_Bus_Util = 0.043695 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.432441 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=22 avg=0.432441
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=2 BL=16 CL=20, tRRD=10 tCCD=4, tRCD=20 tRAS=50 tRP=20 tRC=62
n_cmd=101385 n_nop=96959 n_act=76 n_pre=60 n_ref_event=4563352761069899021 n_req=4291 n_rd=4291 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.1693
n_activity=26427 dram_eff=0.6495
bk0: 311a 100325i bk1: 311a 99745i bk2: 286a 100486i bk3: 287a 100112i bk4: 268a 100379i bk5: 268a 99858i bk6: 256a 100543i bk7: 256a 100017i bk8: 256a 100546i bk9: 256a 100036i bk10: 256a 100613i bk11: 256a 100103i bk12: 256a 100441i bk13: 256a 100112i bk14: 256a 100466i bk15: 256a 100060i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.986017
Row_Buffer_Locality_read = 0.986017
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.481808
Bank_Level_Parallism_Col = 1.449089
Bank_Level_Parallism_Ready = 1.396134
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.445251 

BW Util details:
bwutil = 0.169295 
total_CMD = 101385 
util_bw = 17164 
Wasted_Col = 702 
Wasted_Row = 498 
Idle = 83021 

BW Util Bottlenecks: 
RCDc_limit = 862 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 101385 
n_nop = 96959 
Read = 4291 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 76 
n_pre = 60 
n_ref = 4563352761069899021 
n_req = 4291 
total_req = 4291 

Dual Bus Interface Util: 
issued_total_row = 136 
issued_total_col = 4291 
Row_Bus_Util =  0.001341 
CoL_Bus_Util = 0.042324 
Either_Row_CoL_Bus_Util = 0.043655 
Issued_on_Two_Bus_Simul_Util = 0.000010 
issued_two_Eff = 0.000226 
queue_avg = 0.447088 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=26 avg=0.447088
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=2 BL=16 CL=20, tRRD=10 tCCD=4, tRCD=20 tRAS=50 tRP=20 tRC=62
n_cmd=101385 n_nop=96951 n_act=76 n_pre=60 n_ref_event=0 n_req=4298 n_rd=4298 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.1696
n_activity=25690 dram_eff=0.6692
bk0: 311a 100410i bk1: 311a 99805i bk2: 290a 100425i bk3: 290a 100068i bk4: 268a 100247i bk5: 268a 99751i bk6: 256a 100409i bk7: 256a 99904i bk8: 256a 100540i bk9: 256a 100107i bk10: 256a 100456i bk11: 256a 100124i bk12: 256a 100467i bk13: 256a 100160i bk14: 256a 100495i bk15: 256a 100139i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.986040
Row_Buffer_Locality_read = 0.986040
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.485568
Bank_Level_Parallism_Col = 1.462824
Bank_Level_Parallism_Ready = 1.414844
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.457931 

BW Util details:
bwutil = 0.169571 
total_CMD = 101385 
util_bw = 17192 
Wasted_Col = 658 
Wasted_Row = 544 
Idle = 82991 

BW Util Bottlenecks: 
RCDc_limit = 752 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 101385 
n_nop = 96951 
Read = 4298 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 76 
n_pre = 60 
n_ref = 0 
n_req = 4298 
total_req = 4298 

Dual Bus Interface Util: 
issued_total_row = 136 
issued_total_col = 4298 
Row_Bus_Util =  0.001341 
CoL_Bus_Util = 0.042393 
Either_Row_CoL_Bus_Util = 0.043734 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.426868 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=22 avg=0.426868
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=2 BL=16 CL=20, tRRD=10 tCCD=4, tRCD=20 tRAS=50 tRP=20 tRC=62
n_cmd=101385 n_nop=96950 n_act=76 n_pre=60 n_ref_event=4573064787938951897 n_req=4299 n_rd=4299 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.1696
n_activity=25653 dram_eff=0.6703
bk0: 311a 100368i bk1: 311a 99942i bk2: 291a 100359i bk3: 290a 100009i bk4: 268a 100246i bk5: 268a 99758i bk6: 256a 100407i bk7: 256a 99844i bk8: 256a 100466i bk9: 256a 99971i bk10: 256a 100499i bk11: 256a 100078i bk12: 256a 100584i bk13: 256a 100098i bk14: 256a 100443i bk15: 256a 100033i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.986043
Row_Buffer_Locality_read = 0.986043
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.513515
Bank_Level_Parallism_Col = 20.413897
Bank_Level_Parallism_Ready = 1.428605
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.447541 

BW Util details:
bwutil = 0.169611 
total_CMD = 101385 
util_bw = 17196 
Wasted_Col = 658 
Wasted_Row = 500 
Idle = 83031 

BW Util Bottlenecks: 
RCDc_limit = 799 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 101385 
n_nop = 96950 
Read = 4299 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 76 
n_pre = 60 
n_ref = 4573064787938951897 
n_req = 4299 
total_req = 4299 

Dual Bus Interface Util: 
issued_total_row = 136 
issued_total_col = 4299 
Row_Bus_Util =  0.001341 
CoL_Bus_Util = 0.042403 
Either_Row_CoL_Bus_Util = 0.043744 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.497934 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=23 avg=0.497934
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=2 BL=16 CL=20, tRRD=10 tCCD=4, tRCD=20 tRAS=50 tRP=20 tRC=62
n_cmd=101385 n_nop=96950 n_act=76 n_pre=60 n_ref_event=0 n_req=4299 n_rd=4299 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.1696
n_activity=26089 dram_eff=0.6591
bk0: 311a 100456i bk1: 311a 99921i bk2: 290a 100383i bk3: 291a 99858i bk4: 268a 100281i bk5: 268a 99747i bk6: 256a 100453i bk7: 256a 99946i bk8: 256a 100474i bk9: 256a 99871i bk10: 256a 100550i bk11: 256a 100094i bk12: 256a 100718i bk13: 256a 100342i bk14: 256a 100436i bk15: 256a 100092i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.986043
Row_Buffer_Locality_read = 0.986043
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.491545
Bank_Level_Parallism_Col = 1.466060
Bank_Level_Parallism_Ready = 1.410137
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.462981 

BW Util details:
bwutil = 0.169611 
total_CMD = 101385 
util_bw = 17196 
Wasted_Col = 634 
Wasted_Row = 540 
Idle = 83015 

BW Util Bottlenecks: 
RCDc_limit = 754 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 101385 
n_nop = 96950 
Read = 4299 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 76 
n_pre = 60 
n_ref = 0 
n_req = 4299 
total_req = 4299 

Dual Bus Interface Util: 
issued_total_row = 136 
issued_total_col = 4299 
Row_Bus_Util =  0.001341 
CoL_Bus_Util = 0.042403 
Either_Row_CoL_Bus_Util = 0.043744 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.465414 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=24 avg=0.465414
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=2 BL=16 CL=20, tRRD=10 tCCD=4, tRCD=20 tRAS=50 tRP=20 tRC=62
n_cmd=101385 n_nop=96951 n_act=76 n_pre=60 n_ref_event=0 n_req=4298 n_rd=4298 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.1696
n_activity=26207 dram_eff=0.656
bk0: 311a 100484i bk1: 311a 100076i bk2: 290a 100443i bk3: 290a 100256i bk4: 268a 100184i bk5: 268a 99703i bk6: 256a 100562i bk7: 256a 100023i bk8: 256a 100448i bk9: 256a 100035i bk10: 256a 100425i bk11: 256a 100141i bk12: 256a 100624i bk13: 256a 100233i bk14: 256a 100544i bk15: 256a 100339i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.986040
Row_Buffer_Locality_read = 0.986040
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.428487
Bank_Level_Parallism_Col = 1.402985
Bank_Level_Parallism_Ready = 1.352627
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.402985 

BW Util details:
bwutil = 0.169571 
total_CMD = 101385 
util_bw = 17192 
Wasted_Col = 699 
Wasted_Row = 547 
Idle = 82947 

BW Util Bottlenecks: 
RCDc_limit = 819 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 101385 
n_nop = 96951 
Read = 4298 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 76 
n_pre = 60 
n_ref = 0 
n_req = 4298 
total_req = 4298 

Dual Bus Interface Util: 
issued_total_row = 136 
issued_total_col = 4298 
Row_Bus_Util =  0.001341 
CoL_Bus_Util = 0.042393 
Either_Row_CoL_Bus_Util = 0.043734 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.430863 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=22 avg=0.430863
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=2 BL=16 CL=20, tRRD=10 tCCD=4, tRCD=20 tRAS=50 tRP=20 tRC=62
n_cmd=101385 n_nop=96952 n_act=76 n_pre=60 n_ref_event=0 n_req=4299 n_rd=4299 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.1696
n_activity=25735 dram_eff=0.6682
bk0: 311a 100383i bk1: 311a 99842i bk2: 291a 100378i bk3: 290a 99948i bk4: 268a 100245i bk5: 268a 99831i bk6: 256a 100475i bk7: 256a 99937i bk8: 256a 100649i bk9: 256a 100232i bk10: 256a 100567i bk11: 256a 100025i bk12: 256a 100632i bk13: 256a 100199i bk14: 256a 100560i bk15: 256a 100186i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.986043
Row_Buffer_Locality_read = 0.986043
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.448092
Bank_Level_Parallism_Col = 1.410907
Bank_Level_Parallism_Ready = 1.361712
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.410907 

BW Util details:
bwutil = 0.169611 
total_CMD = 101385 
util_bw = 17196 
Wasted_Col = 647 
Wasted_Row = 461 
Idle = 83081 

BW Util Bottlenecks: 
RCDc_limit = 833 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 101385 
n_nop = 96952 
Read = 4299 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 76 
n_pre = 60 
n_ref = 0 
n_req = 4299 
total_req = 4299 

Dual Bus Interface Util: 
issued_total_row = 136 
issued_total_col = 4299 
Row_Bus_Util =  0.001341 
CoL_Bus_Util = 0.042403 
Either_Row_CoL_Bus_Util = 0.043724 
Issued_on_Two_Bus_Simul_Util = 0.000020 
issued_two_Eff = 0.000451 
queue_avg = 0.465828 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=30 avg=0.465828
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=2 BL=16 CL=20, tRRD=10 tCCD=4, tRCD=20 tRAS=50 tRP=20 tRC=62
n_cmd=101385 n_nop=96950 n_act=76 n_pre=60 n_ref_event=0 n_req=4300 n_rd=4300 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.1697
n_activity=25318 dram_eff=0.6794
bk0: 311a 100345i bk1: 312a 99761i bk2: 290a 100423i bk3: 291a 99913i bk4: 268a 100270i bk5: 268a 99829i bk6: 256a 100343i bk7: 256a 99890i bk8: 256a 100474i bk9: 256a 99902i bk10: 256a 100609i bk11: 256a 100080i bk12: 256a 100545i bk13: 256a 100183i bk14: 256a 100573i bk15: 256a 100055i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.986046
Row_Buffer_Locality_read = 0.986046
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.496381
Bank_Level_Parallism_Col = 1.463996
Bank_Level_Parallism_Ready = 1.419475
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.463996 

BW Util details:
bwutil = 0.169650 
total_CMD = 101385 
util_bw = 17200 
Wasted_Col = 668 
Wasted_Row = 453 
Idle = 83064 

BW Util Bottlenecks: 
RCDc_limit = 803 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 101385 
n_nop = 96950 
Read = 4300 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 76 
n_pre = 60 
n_ref = 0 
n_req = 4300 
total_req = 4300 

Dual Bus Interface Util: 
issued_total_row = 136 
issued_total_col = 4300 
Row_Bus_Util =  0.001341 
CoL_Bus_Util = 0.042413 
Either_Row_CoL_Bus_Util = 0.043744 
Issued_on_Two_Bus_Simul_Util = 0.000010 
issued_two_Eff = 0.000225 
queue_avg = 0.440302 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=23 avg=0.440302
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=2 BL=16 CL=20, tRRD=10 tCCD=4, tRCD=20 tRAS=50 tRP=20 tRC=62
n_cmd=101385 n_nop=96951 n_act=76 n_pre=60 n_ref_event=0 n_req=4298 n_rd=4298 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.1696
n_activity=25391 dram_eff=0.6771
bk0: 311a 100360i bk1: 311a 99764i bk2: 290a 100315i bk3: 290a 100037i bk4: 268a 100260i bk5: 268a 99758i bk6: 256a 100363i bk7: 256a 99890i bk8: 256a 100503i bk9: 256a 100207i bk10: 256a 100579i bk11: 256a 100300i bk12: 256a 100635i bk13: 256a 100278i bk14: 256a 100596i bk15: 256a 100235i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.986040
Row_Buffer_Locality_read = 0.986040
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.471583
Bank_Level_Parallism_Col = 1.434592
Bank_Level_Parallism_Ready = 1.377850
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.434592 

BW Util details:
bwutil = 0.169571 
total_CMD = 101385 
util_bw = 17192 
Wasted_Col = 556 
Wasted_Row = 459 
Idle = 83178 

BW Util Bottlenecks: 
RCDc_limit = 689 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 101385 
n_nop = 96951 
Read = 4298 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 76 
n_pre = 60 
n_ref = 0 
n_req = 4298 
total_req = 4298 

Dual Bus Interface Util: 
issued_total_row = 136 
issued_total_col = 4298 
Row_Bus_Util =  0.001341 
CoL_Bus_Util = 0.042393 
Either_Row_CoL_Bus_Util = 0.043734 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.432500 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=30 avg=0.4325
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=2 BL=16 CL=20, tRRD=10 tCCD=4, tRCD=20 tRAS=50 tRP=20 tRC=62
n_cmd=101385 n_nop=96949 n_act=76 n_pre=60 n_ref_event=0 n_req=4300 n_rd=4300 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.1697
n_activity=25967 dram_eff=0.6624
bk0: 312a 100306i bk1: 311a 99792i bk2: 291a 100441i bk3: 290a 99886i bk4: 268a 100313i bk5: 268a 99906i bk6: 256a 100376i bk7: 256a 99917i bk8: 256a 100348i bk9: 256a 99992i bk10: 256a 100638i bk11: 256a 100204i bk12: 256a 100608i bk13: 256a 100218i bk14: 256a 100642i bk15: 256a 100113i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.986046
Row_Buffer_Locality_read = 0.986046
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.484226
Bank_Level_Parallism_Col = 1.453609
Bank_Level_Parallism_Ready = 1.401441
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.452449 

BW Util details:
bwutil = 0.169650 
total_CMD = 101385 
util_bw = 17200 
Wasted_Col = 617 
Wasted_Row = 524 
Idle = 83044 

BW Util Bottlenecks: 
RCDc_limit = 756 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 101385 
n_nop = 96949 
Read = 4300 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 76 
n_pre = 60 
n_ref = 0 
n_req = 4300 
total_req = 4300 

Dual Bus Interface Util: 
issued_total_row = 136 
issued_total_col = 4300 
Row_Bus_Util =  0.001341 
CoL_Bus_Util = 0.042413 
Either_Row_CoL_Bus_Util = 0.043754 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.421946 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=20 avg=0.421946
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=2 BL=16 CL=20, tRRD=10 tCCD=4, tRCD=20 tRAS=50 tRP=20 tRC=62
n_cmd=101385 n_nop=96950 n_act=76 n_pre=60 n_ref_event=0 n_req=4300 n_rd=4300 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.1697
n_activity=26025 dram_eff=0.6609
bk0: 311a 100220i bk1: 312a 99514i bk2: 290a 100338i bk3: 291a 99914i bk4: 268a 100221i bk5: 268a 99900i bk6: 256a 100498i bk7: 256a 100167i bk8: 256a 100492i bk9: 256a 100036i bk10: 256a 100582i bk11: 256a 100310i bk12: 256a 100627i bk13: 256a 100164i bk14: 256a 100561i bk15: 256a 100117i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.986046
Row_Buffer_Locality_read = 0.986046
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.477893
Bank_Level_Parallism_Col = 1.449155
Bank_Level_Parallism_Ready = 1.398652
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.449088 

BW Util details:
bwutil = 0.169650 
total_CMD = 101385 
util_bw = 17200 
Wasted_Col = 641 
Wasted_Row = 545 
Idle = 82999 

BW Util Bottlenecks: 
RCDc_limit = 738 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 101385 
n_nop = 96950 
Read = 4300 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 76 
n_pre = 60 
n_ref = 0 
n_req = 4300 
total_req = 4300 

Dual Bus Interface Util: 
issued_total_row = 136 
issued_total_col = 4300 
Row_Bus_Util =  0.001341 
CoL_Bus_Util = 0.042413 
Either_Row_CoL_Bus_Util = 0.043744 
Issued_on_Two_Bus_Simul_Util = 0.000010 
issued_two_Eff = 0.000225 
queue_avg = 0.451211 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=20 avg=0.451211
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=2 BL=16 CL=20, tRRD=10 tCCD=4, tRCD=20 tRAS=50 tRP=20 tRC=62
n_cmd=101385 n_nop=96952 n_act=76 n_pre=60 n_ref_event=0 n_req=4298 n_rd=4298 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.1696
n_activity=26148 dram_eff=0.6575
bk0: 311a 100255i bk1: 311a 99652i bk2: 290a 100179i bk3: 290a 99871i bk4: 268a 100300i bk5: 268a 99771i bk6: 256a 100387i bk7: 256a 99788i bk8: 256a 100559i bk9: 256a 100061i bk10: 256a 100596i bk11: 256a 100220i bk12: 256a 100527i bk13: 256a 100227i bk14: 256a 100558i bk15: 256a 100180i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.986040
Row_Buffer_Locality_read = 0.986040
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.538329
Bank_Level_Parallism_Col = 1.503991
Bank_Level_Parallism_Ready = 1.436744
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.501514 

BW Util details:
bwutil = 0.169571 
total_CMD = 101385 
util_bw = 17192 
Wasted_Col = 590 
Wasted_Row = 482 
Idle = 83121 

BW Util Bottlenecks: 
RCDc_limit = 697 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 101385 
n_nop = 96952 
Read = 4298 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 76 
n_pre = 60 
n_ref = 0 
n_req = 4298 
total_req = 4298 

Dual Bus Interface Util: 
issued_total_row = 136 
issued_total_col = 4298 
Row_Bus_Util =  0.001341 
CoL_Bus_Util = 0.042393 
Either_Row_CoL_Bus_Util = 0.043724 
Issued_on_Two_Bus_Simul_Util = 0.000010 
issued_two_Eff = 0.000226 
queue_avg = 0.474991 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=24 avg=0.474991

========= L2 cache stats =========
L2_cache_bank[0]: Access = 2605, Miss = 2216, Miss_rate = 0.851, Pending_hits = 227, Reservation_fails = 0
L2_cache_bank[1]: Access = 2589, Miss = 2210, Miss_rate = 0.854, Pending_hits = 222, Reservation_fails = 0
L2_cache_bank[2]: Access = 2588, Miss = 2212, Miss_rate = 0.855, Pending_hits = 220, Reservation_fails = 0
L2_cache_bank[3]: Access = 2598, Miss = 2212, Miss_rate = 0.851, Pending_hits = 226, Reservation_fails = 0
L2_cache_bank[4]: Access = 2599, Miss = 2214, Miss_rate = 0.852, Pending_hits = 212, Reservation_fails = 0
L2_cache_bank[5]: Access = 2586, Miss = 2214, Miss_rate = 0.856, Pending_hits = 222, Reservation_fails = 0
L2_cache_bank[6]: Access = 2598, Miss = 2216, Miss_rate = 0.853, Pending_hits = 240, Reservation_fails = 0
L2_cache_bank[7]: Access = 2601, Miss = 2214, Miss_rate = 0.851, Pending_hits = 229, Reservation_fails = 0
L2_cache_bank[8]: Access = 2591, Miss = 2214, Miss_rate = 0.854, Pending_hits = 215, Reservation_fails = 0
L2_cache_bank[9]: Access = 2583, Miss = 2216, Miss_rate = 0.858, Pending_hits = 221, Reservation_fails = 0
L2_cache_bank[10]: Access = 2599, Miss = 2214, Miss_rate = 0.852, Pending_hits = 232, Reservation_fails = 0
L2_cache_bank[11]: Access = 2600, Miss = 2214, Miss_rate = 0.852, Pending_hits = 240, Reservation_fails = 0
L2_cache_bank[12]: Access = 2586, Miss = 2216, Miss_rate = 0.857, Pending_hits = 239, Reservation_fails = 0
L2_cache_bank[13]: Access = 2602, Miss = 2214, Miss_rate = 0.851, Pending_hits = 240, Reservation_fails = 0
L2_cache_bank[14]: Access = 2604, Miss = 2214, Miss_rate = 0.850, Pending_hits = 218, Reservation_fails = 0
L2_cache_bank[15]: Access = 2588, Miss = 2218, Miss_rate = 0.857, Pending_hits = 216, Reservation_fails = 0
L2_cache_bank[16]: Access = 2590, Miss = 2214, Miss_rate = 0.855, Pending_hits = 225, Reservation_fails = 0
L2_cache_bank[17]: Access = 2603, Miss = 2214, Miss_rate = 0.851, Pending_hits = 230, Reservation_fails = 0
L2_cache_bank[18]: Access = 2592, Miss = 2218, Miss_rate = 0.856, Pending_hits = 215, Reservation_fails = 0
L2_cache_bank[19]: Access = 2587, Miss = 2214, Miss_rate = 0.856, Pending_hits = 216, Reservation_fails = 0
L2_cache_bank[20]: Access = 2600, Miss = 2214, Miss_rate = 0.852, Pending_hits = 232, Reservation_fails = 0
L2_cache_bank[21]: Access = 2602, Miss = 2218, Miss_rate = 0.852, Pending_hits = 223, Reservation_fails = 0
L2_cache_bank[22]: Access = 2590, Miss = 2214, Miss_rate = 0.855, Pending_hits = 211, Reservation_fails = 0
L2_cache_bank[23]: Access = 2591, Miss = 2214, Miss_rate = 0.854, Pending_hits = 221, Reservation_fails = 0
L2_total_cache_accesses = 62272
L2_total_cache_misses = 53148
L2_total_cache_miss_rate = 0.8535
L2_total_cache_pending_hits = 5392
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 2158
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 5392
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 12813
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 38761
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 1574
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 313
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 1261
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 59124
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 3148
L2_total_cache_reservation_fail_breakdown:
L2_cache_data_port_util = 0.004
L2_cache_fill_port_util = 0.054

icnt_total_pkts_mem_to_simt=62272
icnt_total_pkts_simt_to_mem=62272
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 62272
Req_Network_cycles = 39542
Req_Network_injected_packets_per_cycle =       1.5748 
Req_Network_conflicts_per_cycle =       0.2847
Req_Network_conflicts_per_cycle_util =       0.6143
Req_Bank_Level_Parallism =       3.3980
Req_Network_in_buffer_full_per_cycle =       0.0000
Req_Network_in_buffer_avg_util =       0.0930
Req_Network_out_buffer_full_per_cycle =       0.0000
Req_Network_out_buffer_avg_util =       0.0656

Reply_Network_injected_packets_num = 62272
Reply_Network_cycles = 39542
Reply_Network_injected_packets_per_cycle =        1.5748
Reply_Network_conflicts_per_cycle =        0.6892
Reply_Network_conflicts_per_cycle_util =       1.4470
Reply_Bank_Level_Parallism =       3.3065
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       0.0645
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.0525
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 1 min, 44 sec (104 sec)
gpgpu_simulation_rate = 244437 (inst/sec)
gpgpu_simulation_rate = 380 (cycle/sec)
gpgpu_silicon_slowdown = 3592105x
GPGPU-Sim: synchronize waiting for inactive GPU simulation
GPGPU-Sim API: Stream Manager State
GPGPU-Sim: detected inactive GPU simulation thread
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffebd7ce90c..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffebd7ce900..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffebd7ce8f8..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffebd7ce8f0..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffebd7ce908..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffebd7ce8ec..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffebd7ce9a0..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffebd7ce9a8..

GPGPU-Sim PTX: cudaLaunch for 0x0x55f4cb810ba4 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z14dynproc_kerneliPiS_S_iiii 
GPGPU-Sim PTX: pushing kernel '_Z14dynproc_kerneliPiS_S_iiii' to stream 0, gridDim= (47,1,1) blockDim = (256,1,1) 
GPGPU-Sim uArch: Shader 4 bind to kernel 3 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 5 bind to kernel 3 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 6 bind to kernel 3 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 7 bind to kernel 3 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 8 bind to kernel 3 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 9 bind to kernel 3 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 10 bind to kernel 3 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 11 bind to kernel 3 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 12 bind to kernel 3 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 13 bind to kernel 3 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 14 bind to kernel 3 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 15 bind to kernel 3 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 16 bind to kernel 3 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 17 bind to kernel 3 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 18 bind to kernel 3 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 19 bind to kernel 3 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 20 bind to kernel 3 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 21 bind to kernel 3 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 22 bind to kernel 3 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 23 bind to kernel 3 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 24 bind to kernel 3 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 25 bind to kernel 3 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 26 bind to kernel 3 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 27 bind to kernel 3 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 28 bind to kernel 3 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 29 bind to kernel 3 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 0 bind to kernel 3 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 1 bind to kernel 3 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 2 bind to kernel 3 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 3 bind to kernel 3 '_Z14dynproc_kerneliPiS_S_iiii'
Destroy streams for kernel 3: size 0
GPGPU-Sim: synchronize waiting for inactive GPU simulation
GPGPU-Sim API: Stream Manager State
kernel_name = _Z14dynproc_kerneliPiS_S_iiii 
kernel_launch_uid = 3 
gpu_sim_cycle = 19786
gpu_sim_insn = 12710760
gpu_ipc =     642.4118
gpu_tot_sim_cycle = 59328
gpu_tot_sim_insn = 38132280
gpu_tot_ipc =     642.7366
gpu_tot_issued_cta = 141
gpu_occupancy = 39.1567% 
gpu_tot_occupancy = 39.1578% 
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       1.5736
partiton_level_parallism_total  =       1.5744
partiton_level_parallism_util =       3.3194
partiton_level_parallism_util_total  =       3.3714
L2_BW  =      68.7365 GB/Sec
L2_BW_total  =      68.7713 GB/Sec
gpu_total_sim_rate=247612

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 4064, Miss = 4064, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 4100, Miss = 4100, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 4100, Miss = 4100, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 3536, Miss = 3536, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 4064, Miss = 4064, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 4100, Miss = 4100, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 4100, Miss = 4100, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 4100, Miss = 4100, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 4100, Miss = 4100, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 4100, Miss = 4100, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 4100, Miss = 4100, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 4100, Miss = 4100, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 4100, Miss = 4100, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 4100, Miss = 4100, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 4100, Miss = 4100, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 4100, Miss = 4100, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 3536, Miss = 3536, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 4064, Miss = 4064, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 4100, Miss = 4100, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 4100, Miss = 4100, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 3536, Miss = 3536, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 3280, Miss = 3280, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 3280, Miss = 3280, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 3280, Miss = 3280, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 3280, Miss = 3280, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 3280, Miss = 3280, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 3280, Miss = 3280, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 3280, Miss = 3280, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[28]: Access = 3280, Miss = 3280, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[29]: Access = 3280, Miss = 3280, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 113820
	L1D_total_cache_misses = 113820
	L1D_total_cache_miss_rate = 1.0000
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.069
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 58109
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 50989
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 4722
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 109098
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 4722

Total_core_cache_fail_stats:
ctas_completed 141, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 
distro:
3498, 3498, 3498, 3498, 3498, 3498, 3498, 3498, 2332, 2332, 2332, 2332, 2332, 2332, 2332, 2332, 
gpgpu_n_tot_thrd_icount = 41823456
gpgpu_n_tot_w_icount = 1306983
gpgpu_n_stall_shd_mem = 89334
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 88686
gpgpu_n_mem_write_global = 4722
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 687960
gpgpu_n_store_insn = 30000
gpgpu_n_shmem_insn = 3920160
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 252672
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 89334
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 0
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:38971	W0_Idle:129433	W0_Scoreboard:3641617	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:9657	W13:7452	W14:7452	W15:7452	W16:7452	W17:7452	W18:7452	W19:7452	W20:9105	W21:7452	W22:7452	W23:7452	W24:7452	W25:7452	W26:7452	W27:7452	W28:7452	W29:7452	W30:7452	W31:7452	W32:1154085
single_issue_nums: WS0:327159	WS1:327159	WS2:327159	WS3:325506	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 709488 {8:88686,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 188880 {40:4722,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 3547440 {40:88686,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 37776 {8:4722,}
maxmflatency = 392 
max_icnt2mem_latency = 77 
maxmrqlatency = 83 
max_icnt2sh_latency = 67 
averagemflatency = 293 
avg_icnt2mem_latency = 24 
avg_mrq_latency = 4 
avg_icnt2sh_latency = 3 
mrq_lat_table:53329 	4851 	4595 	5836 	5599 	2319 	45 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	11062 	82346 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	0 	88565 	4824 	19 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	75385 	14628 	2666 	556 	171 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	8 	81 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[1]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[2]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[3]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[4]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[5]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[6]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[7]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[8]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[9]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[10]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[11]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
maximum service time to same row:
dram[0]:     11184     11173     11915     11910     12559     12566     13232     13231     14498     14491     15154     15159     15878     15856     16535     16542 
dram[1]:     11171     11176     11901     11897     12575     12553     13251     13258     14490     14489     15174     15230     15855     15924     16533     16532 
dram[2]:     11187     10677     11920     11905     12550     12562     13237     13236     14483     14477     15235     15228     15923     15918     16617     16613 
dram[3]:     10669     10667     11902     11934     12569     12584     13245     13256     14473     14472     15218     15215     15914     15919     16610     16619 
dram[4]:     11119     11110     11942     11954     12592     12598     13254     13246     13897     13902     14575     14572     15933     15881     16579     16557 
dram[5]:     11105     11104     11956     11959     12607     12621     13290     13307     13900     14461     14569     15226     15886     15876     16522     16517 
dram[6]:     11129     11100     11947     11945     12623     12611     13293     13289     14446     14443     15225     15236     15873     15884     16515     16546 
dram[7]:     11171     11170     11957     11951     12620     12618     13300     13309     14448     14466     15229     15216     15889     15856     16530     16529 
dram[8]:     11173     11169     11927     11925     12598     12595     13286     13282     14471     14526     15225     15210     15854     15872     16529     16553 
dram[9]:     11163     11182     11931     11930     12599     12598     13279     13269     14497     14495     15206     15194     15881     15862     16542     16537 
dram[10]:     11161     11157     11930     11925     12593     12590     13268     13289     14509     14488     15191     15203     15859     15861     16532     16539 
dram[11]:     11173     11177     11924     11893     12577     12560     13274     13261     14486     14500     15201     15202     15861     15877     16535     16541 
average row accesses per activate:
dram[0]: 62.857143 62.571430 52.125000 51.875000 69.333336 69.333336 76.800003 76.800003 76.800003 76.800003 76.800003 76.800003 76.800003 76.800003 76.800003 76.800003 
dram[1]: 62.714287 62.714287 51.750000 51.875000 69.333336 69.333336 76.800003 76.800003 76.800003 76.800003 76.800003 76.800003 76.800003 76.800003 76.800003 76.800003 
dram[2]: 62.714287 62.714287 52.250000 52.250000 69.333336 69.333336 76.800003 76.800003 76.800003 76.800003 76.800003 76.800003 76.800003 76.800003 76.800003 76.800003 
dram[3]: 62.714287 62.714287 52.375000 52.250000 69.333336 69.333336 76.800003 76.800003 76.800003 76.800003 76.800003 76.800003 76.800003 76.800003 76.800003 76.800003 
dram[4]: 62.714287 62.714287 52.250000 52.375000 69.333336 69.333336 76.800003 76.800003 76.800003 76.800003 76.800003 76.800003 76.800003 76.800003 76.800003 76.800003 
dram[5]: 62.714287 62.714287 52.250000 52.250000 68.666664 68.666664 76.800003 76.800003 76.800003 76.800003 76.800003 76.800003 76.800003 76.800003 76.800003 76.800003 
dram[6]: 62.714287 62.714287 52.375000 52.250000 68.666664 68.666664 76.800003 76.800003 76.800003 76.800003 76.800003 76.800003 76.800003 76.800003 76.800003 76.800003 
dram[7]: 62.714287 62.857143 52.250000 52.375000 68.666664 68.666664 76.800003 76.800003 76.800003 76.800003 76.800003 76.800003 76.800003 76.800003 76.800003 76.800003 
dram[8]: 62.714287 62.714287 52.250000 52.250000 68.666664 68.666664 76.800003 76.800003 76.800003 76.800003 76.800003 76.800003 76.800003 76.800003 76.800003 76.800003 
dram[9]: 62.857143 62.714287 52.375000 52.250000 68.666664 68.666664 76.800003 76.800003 76.800003 76.800003 76.800003 76.800003 76.800003 76.800003 76.800003 76.800003 
dram[10]: 62.714287 62.857143 52.250000 52.375000 68.666664 68.666664 76.800003 76.800003 76.800003 76.800003 76.800003 76.800003 76.800003 76.800003 76.800003 76.800003 
dram[11]: 62.714287 62.714287 52.250000 52.250000 68.666664 68.666664 76.800003 76.800003 76.800003 76.800003 76.800003 76.800003 76.800003 76.800003 76.800003 76.800003 
average row locality = 76574/1104 = 69.360504
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:       440       438       417       415       416       416       384       384       384       384       384       384       384       384       384       384 
dram[1]:       439       439       414       415       416       416       384       384       384       384       384       384       384       384       384       384 
dram[2]:       439       439       418       418       416       416       384       384       384       384       384       384       384       384       384       384 
dram[3]:       439       439       419       418       416       416       384       384       384       384       384       384       384       384       384       384 
dram[4]:       439       439       418       419       416       416       384       384       384       384       384       384       384       384       384       384 
dram[5]:       439       439       418       418       412       412       384       384       384       384       384       384       384       384       384       384 
dram[6]:       439       439       419       418       412       412       384       384       384       384       384       384       384       384       384       384 
dram[7]:       439       440       418       419       412       412       384       384       384       384       384       384       384       384       384       384 
dram[8]:       439       439       418       418       412       412       384       384       384       384       384       384       384       384       384       384 
dram[9]:       440       439       419       418       412       412       384       384       384       384       384       384       384       384       384       384 
dram[10]:       439       440       418       419       412       412       384       384       384       384       384       384       384       384       384       384 
dram[11]:       439       439       418       418       412       412       384       384       384       384       384       384       384       384       384       384 
total dram reads = 76574
bank skew: 440/384 = 1.15
chip skew: 6387/6378 = 1.00
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram writes = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:        404       410       404       401       347       355       343       348       336       341       330       339       330       334       331       332
dram[1]:        413       417       393       396       349       354       340       355       335       344       328       333       330       332       330       334
dram[2]:        403       412       392       394       342       351       345       342       338       340       334       340       330       337       328       330
dram[3]:        414       415       393       398       353       359       344       356       333       344       327       338       331       335       330       331
dram[4]:        406       421       388       396       348       355       339       349       339       341       336       332       335       337       328       334
dram[5]:        408       409       396       402       354       356       346       354       332       343       330       339       328       333       335       329
dram[6]:        409       417       390       395       348       361       341       355       335       340       334       338       332       335       326       334
dram[7]:        407       423       391       392       348       357       345       347       338       338       333       333       333       338       328       332
dram[8]:        414       413       391       400       351       361       345       358       334       341       327       335       329       330       333       334
dram[9]:        405       417       392       396       345       359       343       347       340       337       335       338       330       335       325       335
dram[10]:        411       420       395       397       354       359       347       355       333       345       328       331       330       334       333       330
dram[11]:        412       418       388       395       346       352       341       351       337       340       332       332       329       333       327       338
maximum mf latency per bank:
dram[0]:        329       363       353       362       347       355       345       365       325       346       355       355       328       335       328       335
dram[1]:        327       361       338       342       344       366       324       358       329       350       328       352       349       371       331       362
dram[2]:        324       355       331       343       364       383       347       369       340       358       329       368       338       367       326       359
dram[3]:        332       362       360       364       359       376       333       349       334       357       332       352       352       382       355       368
dram[4]:        326       367       354       346       364       387       329       358       337       359       333       351       328       337       345       345
dram[5]:        327       363       328       345       353       384       331       363       340       357       351       358       328       350       335       340
dram[6]:        323       373       324       345       349       375       332       351       329       348       338       343       329       351       343       342
dram[7]:        328       370       335       349       359       384       346       351       351       356       335       342       340       354       344       363
dram[8]:        329       375       339       341       361       388       348       372       334       363       334       364       349       364       331       349
dram[9]:        335       367       331       346       375       392       347       371       354       377       331       353       330       335       328       347
dram[10]:        332       354       334       348       342       382       327       347       348       354       333       342       334       358       343       343
dram[11]:        345       359       354       355       356       353       340       348       333       348       327       339       322       344       335       347
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=2 BL=16 CL=20, tRRD=10 tCCD=4, tRCD=20 tRAS=50 tRP=20 tRC=62
n_cmd=152116 n_nop=145535 n_act=108 n_pre=92 n_ref_event=94509894040224 n_req=6382 n_rd=6382 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.1678
n_activity=38893 dram_eff=0.6564
bk0: 440a 150641i bk1: 438a 149908i bk2: 417a 150690i bk3: 415a 150081i bk4: 416a 150569i bk5: 416a 149702i bk6: 384a 150767i bk7: 384a 150081i bk8: 384a 150892i bk9: 384a 149976i bk10: 384a 150880i bk11: 384a 150150i bk12: 384a 150924i bk13: 384a 150399i bk14: 384a 150950i bk15: 384a 150523i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.985584
Row_Buffer_Locality_read = 0.985584
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.454333
Bank_Level_Parallism_Col = 0.674341
Bank_Level_Parallism_Ready = 1.379699
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.167819 
total_CMD = 152116 
util_bw = 25528 
Wasted_Col = 946 
Wasted_Row = 804 
Idle = 124838 

BW Util Bottlenecks: 
RCDc_limit = 1119 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 152116 
n_nop = 145535 
Read = 6382 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 108 
n_pre = 92 
n_ref = 94509894040224 
n_req = 6382 
total_req = 6382 

Dual Bus Interface Util: 
issued_total_row = 200 
issued_total_col = 6382 
Row_Bus_Util =  0.001315 
CoL_Bus_Util = 0.041955 
Either_Row_CoL_Bus_Util = 0.043263 
Issued_on_Two_Bus_Simul_Util = 0.000007 
issued_two_Eff = 0.000152 
queue_avg = 0.436956 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=22 avg=0.436956
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=2 BL=16 CL=20, tRRD=10 tCCD=4, tRCD=20 tRAS=50 tRP=20 tRC=62
n_cmd=152116 n_nop=145538 n_act=108 n_pre=92 n_ref_event=4563352761069899021 n_req=6379 n_rd=6379 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.1677
n_activity=39256 dram_eff=0.65
bk0: 439a 150680i bk1: 439a 149951i bk2: 414a 150825i bk3: 415a 150293i bk4: 416a 150630i bk5: 416a 149834i bk6: 384a 150866i bk7: 384a 150111i bk8: 384a 150854i bk9: 384a 150144i bk10: 384a 150920i bk11: 384a 150171i bk12: 384a 150768i bk13: 384a 150211i bk14: 384a 150786i bk15: 384a 150134i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.985578
Row_Buffer_Locality_read = 0.985578
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.454863
Bank_Level_Parallism_Col = 1.424640
Bank_Level_Parallism_Ready = 1.377154
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.421731 

BW Util details:
bwutil = 0.167740 
total_CMD = 152116 
util_bw = 25516 
Wasted_Col = 988 
Wasted_Row = 807 
Idle = 124805 

BW Util Bottlenecks: 
RCDc_limit = 1210 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 152116 
n_nop = 145538 
Read = 6379 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 108 
n_pre = 92 
n_ref = 4563352761069899021 
n_req = 6379 
total_req = 6379 

Dual Bus Interface Util: 
issued_total_row = 200 
issued_total_col = 6379 
Row_Bus_Util =  0.001315 
CoL_Bus_Util = 0.041935 
Either_Row_CoL_Bus_Util = 0.043243 
Issued_on_Two_Bus_Simul_Util = 0.000007 
issued_two_Eff = 0.000152 
queue_avg = 0.438928 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=26 avg=0.438928
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=2 BL=16 CL=20, tRRD=10 tCCD=4, tRCD=20 tRAS=50 tRP=20 tRC=62
n_cmd=152116 n_nop=145530 n_act=108 n_pre=92 n_ref_event=0 n_req=6386 n_rd=6386 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.1679
n_activity=38947 dram_eff=0.6559
bk0: 439a 150778i bk1: 439a 150036i bk2: 418a 150718i bk3: 418a 150171i bk4: 416a 150461i bk5: 416a 149520i bk6: 384a 150708i bk7: 384a 149909i bk8: 384a 150874i bk9: 384a 150250i bk10: 384a 150746i bk11: 384a 150119i bk12: 384a 150769i bk13: 384a 150288i bk14: 384a 150870i bk15: 384a 150421i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.985593
Row_Buffer_Locality_read = 0.985593
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.470774
Bank_Level_Parallism_Col = 1.448761
Bank_Level_Parallism_Ready = 1.400125
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.445443 

BW Util details:
bwutil = 0.167924 
total_CMD = 152116 
util_bw = 25544 
Wasted_Col = 964 
Wasted_Row = 884 
Idle = 124724 

BW Util Bottlenecks: 
RCDc_limit = 1104 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 152116 
n_nop = 145530 
Read = 6386 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 108 
n_pre = 92 
n_ref = 0 
n_req = 6386 
total_req = 6386 

Dual Bus Interface Util: 
issued_total_row = 200 
issued_total_col = 6386 
Row_Bus_Util =  0.001315 
CoL_Bus_Util = 0.041981 
Either_Row_CoL_Bus_Util = 0.043296 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.429974 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=26 avg=0.429974
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=2 BL=16 CL=20, tRRD=10 tCCD=4, tRCD=20 tRAS=50 tRP=20 tRC=62
n_cmd=152116 n_nop=145530 n_act=108 n_pre=92 n_ref_event=4573064787938951897 n_req=6387 n_rd=6387 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.168
n_activity=38547 dram_eff=0.6628
bk0: 439a 150703i bk1: 439a 150200i bk2: 419a 150655i bk3: 418a 150133i bk4: 416a 150450i bk5: 416a 149658i bk6: 384a 150740i bk7: 384a 149953i bk8: 384a 150796i bk9: 384a 150107i bk10: 384a 150801i bk11: 384a 150164i bk12: 384a 150880i bk13: 384a 150201i bk14: 384a 150808i bk15: 384a 150273i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.985596
Row_Buffer_Locality_read = 0.985596
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.487476
Bank_Level_Parallism_Col = 14.414531
Bank_Level_Parallism_Ready = 1.396681
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.428162 

BW Util details:
bwutil = 0.167951 
total_CMD = 152116 
util_bw = 25548 
Wasted_Col = 887 
Wasted_Row = 729 
Idle = 124952 

BW Util Bottlenecks: 
RCDc_limit = 1077 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 152116 
n_nop = 145530 
Read = 6387 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 108 
n_pre = 92 
n_ref = 4573064787938951897 
n_req = 6387 
total_req = 6387 

Dual Bus Interface Util: 
issued_total_row = 200 
issued_total_col = 6387 
Row_Bus_Util =  0.001315 
CoL_Bus_Util = 0.041988 
Either_Row_CoL_Bus_Util = 0.043296 
Issued_on_Two_Bus_Simul_Util = 0.000007 
issued_two_Eff = 0.000152 
queue_avg = 0.482619 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=26 avg=0.482619
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=2 BL=16 CL=20, tRRD=10 tCCD=4, tRCD=20 tRAS=50 tRP=20 tRC=62
n_cmd=152116 n_nop=145529 n_act=108 n_pre=92 n_ref_event=0 n_req=6387 n_rd=6387 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.168
n_activity=38938 dram_eff=0.6561
bk0: 439a 150845i bk1: 439a 150161i bk2: 418a 150712i bk3: 419a 150050i bk4: 416a 150522i bk5: 416a 149754i bk6: 384a 150791i bk7: 384a 150055i bk8: 384a 150763i bk9: 384a 149961i bk10: 384a 150867i bk11: 384a 150231i bk12: 384a 151076i bk13: 384a 150399i bk14: 384a 150689i bk15: 384a 150210i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.985596
Row_Buffer_Locality_read = 0.985596
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.465197
Bank_Level_Parallism_Col = 1.436732
Bank_Level_Parallism_Ready = 1.381280
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.434646 

BW Util details:
bwutil = 0.167951 
total_CMD = 152116 
util_bw = 25548 
Wasted_Col = 899 
Wasted_Row = 827 
Idle = 124842 

BW Util Bottlenecks: 
RCDc_limit = 1103 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 152116 
n_nop = 145529 
Read = 6387 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 108 
n_pre = 92 
n_ref = 0 
n_req = 6387 
total_req = 6387 

Dual Bus Interface Util: 
issued_total_row = 200 
issued_total_col = 6387 
Row_Bus_Util =  0.001315 
CoL_Bus_Util = 0.041988 
Either_Row_CoL_Bus_Util = 0.043302 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.465901 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=24 avg=0.465901
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=2 BL=16 CL=20, tRRD=10 tCCD=4, tRCD=20 tRAS=50 tRP=20 tRC=62
n_cmd=152116 n_nop=145538 n_act=108 n_pre=92 n_ref_event=0 n_req=6378 n_rd=6378 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.1677
n_activity=38790 dram_eff=0.6577
bk0: 439a 150806i bk1: 439a 150214i bk2: 418a 150814i bk3: 418a 150444i bk4: 412a 150429i bk5: 412a 149702i bk6: 384a 150900i bk7: 384a 150131i bk8: 384a 150768i bk9: 384a 150080i bk10: 384a 150757i bk11: 384a 150223i bk12: 384a 150818i bk13: 384a 150208i bk14: 384a 150867i bk15: 384a 150467i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.985575
Row_Buffer_Locality_read = 0.985575
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.429364
Bank_Level_Parallism_Col = 1.400663
Bank_Level_Parallism_Ready = 1.350987
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.400663 

BW Util details:
bwutil = 0.167714 
total_CMD = 152116 
util_bw = 25512 
Wasted_Col = 978 
Wasted_Row = 822 
Idle = 124804 

BW Util Bottlenecks: 
RCDc_limit = 1155 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 152116 
n_nop = 145538 
Read = 6378 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 108 
n_pre = 92 
n_ref = 0 
n_req = 6378 
total_req = 6378 

Dual Bus Interface Util: 
issued_total_row = 200 
issued_total_col = 6378 
Row_Bus_Util =  0.001315 
CoL_Bus_Util = 0.041929 
Either_Row_CoL_Bus_Util = 0.043243 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.434655 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=22 avg=0.434655
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=2 BL=16 CL=20, tRRD=10 tCCD=4, tRCD=20 tRAS=50 tRP=20 tRC=62
n_cmd=152116 n_nop=145539 n_act=108 n_pre=92 n_ref_event=0 n_req=6379 n_rd=6379 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.1677
n_activity=38083 dram_eff=0.67
bk0: 439a 150738i bk1: 439a 149960i bk2: 419a 150699i bk3: 418a 150095i bk4: 412a 150481i bk5: 412a 149851i bk6: 384a 150779i bk7: 384a 150001i bk8: 384a 150939i bk9: 384a 150242i bk10: 384a 150777i bk11: 384a 150047i bk12: 384a 150918i bk13: 384a 150162i bk14: 384a 150905i bk15: 384a 150308i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.985578
Row_Buffer_Locality_read = 0.985578
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.453968
Bank_Level_Parallism_Col = 1.416864
Bank_Level_Parallism_Ready = 1.370121
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.415498 

BW Util details:
bwutil = 0.167740 
total_CMD = 152116 
util_bw = 25516 
Wasted_Col = 889 
Wasted_Row = 721 
Idle = 124990 

BW Util Bottlenecks: 
RCDc_limit = 1129 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 152116 
n_nop = 145539 
Read = 6379 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 108 
n_pre = 92 
n_ref = 0 
n_req = 6379 
total_req = 6379 

Dual Bus Interface Util: 
issued_total_row = 200 
issued_total_col = 6379 
Row_Bus_Util =  0.001315 
CoL_Bus_Util = 0.041935 
Either_Row_CoL_Bus_Util = 0.043237 
Issued_on_Two_Bus_Simul_Util = 0.000013 
issued_two_Eff = 0.000304 
queue_avg = 0.458236 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=30 avg=0.458236
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=2 BL=16 CL=20, tRRD=10 tCCD=4, tRCD=20 tRAS=50 tRP=20 tRC=62
n_cmd=152116 n_nop=145537 n_act=108 n_pre=92 n_ref_event=0 n_req=6380 n_rd=6380 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.1678
n_activity=37807 dram_eff=0.675
bk0: 439a 150649i bk1: 440a 149898i bk2: 418a 150747i bk3: 419a 150043i bk4: 412a 150543i bk5: 412a 149755i bk6: 384a 150659i bk7: 384a 149943i bk8: 384a 150708i bk9: 384a 149909i bk10: 384a 150795i bk11: 384a 150043i bk12: 384a 150776i bk13: 384a 150162i bk14: 384a 150887i bk15: 384a 150236i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.985580
Row_Buffer_Locality_read = 0.985580
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.498058
Bank_Level_Parallism_Col = 1.463244
Bank_Level_Parallism_Ready = 1.418168
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.463244 

BW Util details:
bwutil = 0.167767 
total_CMD = 152116 
util_bw = 25520 
Wasted_Col = 947 
Wasted_Row = 710 
Idle = 124939 

BW Util Bottlenecks: 
RCDc_limit = 1159 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 152116 
n_nop = 145537 
Read = 6380 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 108 
n_pre = 92 
n_ref = 0 
n_req = 6380 
total_req = 6380 

Dual Bus Interface Util: 
issued_total_row = 200 
issued_total_col = 6380 
Row_Bus_Util =  0.001315 
CoL_Bus_Util = 0.041942 
Either_Row_CoL_Bus_Util = 0.043250 
Issued_on_Two_Bus_Simul_Util = 0.000007 
issued_two_Eff = 0.000152 
queue_avg = 0.481987 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=28 avg=0.481987
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=2 BL=16 CL=20, tRRD=10 tCCD=4, tRCD=20 tRAS=50 tRP=20 tRC=62
n_cmd=152116 n_nop=145538 n_act=108 n_pre=92 n_ref_event=0 n_req=6378 n_rd=6378 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.1677
n_activity=38133 dram_eff=0.669
bk0: 439a 150684i bk1: 439a 149947i bk2: 418a 150639i bk3: 418a 150230i bk4: 412a 150489i bk5: 412a 149705i bk6: 384a 150674i bk7: 384a 149860i bk8: 384a 150740i bk9: 384a 150190i bk10: 384a 150713i bk11: 384a 150230i bk12: 384a 150749i bk13: 384a 150248i bk14: 384a 150872i bk15: 384a 150339i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.985575
Row_Buffer_Locality_read = 0.985575
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.498181
Bank_Level_Parallism_Col = 1.464898
Bank_Level_Parallism_Ready = 1.408122
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.462911 

BW Util details:
bwutil = 0.167714 
total_CMD = 152116 
util_bw = 25512 
Wasted_Col = 866 
Wasted_Row = 753 
Idle = 124985 

BW Util Bottlenecks: 
RCDc_limit = 1070 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 152116 
n_nop = 145538 
Read = 6378 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 108 
n_pre = 92 
n_ref = 0 
n_req = 6378 
total_req = 6378 

Dual Bus Interface Util: 
issued_total_row = 200 
issued_total_col = 6378 
Row_Bus_Util =  0.001315 
CoL_Bus_Util = 0.041929 
Either_Row_CoL_Bus_Util = 0.043243 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.469720 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=30 avg=0.46972
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=2 BL=16 CL=20, tRRD=10 tCCD=4, tRCD=20 tRAS=50 tRP=20 tRC=62
n_cmd=152116 n_nop=145536 n_act=108 n_pre=92 n_ref_event=0 n_req=6380 n_rd=6380 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.1678
n_activity=38402 dram_eff=0.6645
bk0: 440a 150621i bk1: 439a 149980i bk2: 419a 150719i bk3: 418a 149900i bk4: 412a 150453i bk5: 412a 149664i bk6: 384a 150646i bk7: 384a 149838i bk8: 384a 150529i bk9: 384a 149942i bk10: 384a 150946i bk11: 384a 150156i bk12: 384a 150922i bk13: 384a 150510i bk14: 384a 150931i bk15: 384a 150286i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.985580
Row_Buffer_Locality_read = 0.985580
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.496420
Bank_Level_Parallism_Col = 1.465436
Bank_Level_Parallism_Ready = 1.417672
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.464107 

BW Util details:
bwutil = 0.167767 
total_CMD = 152116 
util_bw = 25520 
Wasted_Col = 931 
Wasted_Row = 807 
Idle = 124858 

BW Util Bottlenecks: 
RCDc_limit = 1141 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 152116 
n_nop = 145536 
Read = 6380 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 108 
n_pre = 92 
n_ref = 0 
n_req = 6380 
total_req = 6380 

Dual Bus Interface Util: 
issued_total_row = 200 
issued_total_col = 6380 
Row_Bus_Util =  0.001315 
CoL_Bus_Util = 0.041942 
Either_Row_CoL_Bus_Util = 0.043256 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.459150 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=33 avg=0.45915
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=2 BL=16 CL=20, tRRD=10 tCCD=4, tRCD=20 tRAS=50 tRP=20 tRC=62
n_cmd=152116 n_nop=145537 n_act=108 n_pre=92 n_ref_event=0 n_req=6380 n_rd=6380 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.1678
n_activity=37870 dram_eff=0.6739
bk0: 439a 150564i bk1: 440a 149666i bk2: 418a 150625i bk3: 419a 149968i bk4: 412a 150416i bk5: 412a 149842i bk6: 384a 150813i bk7: 384a 150085i bk8: 384a 150757i bk9: 384a 149897i bk10: 384a 150841i bk11: 384a 150120i bk12: 384a 150871i bk13: 384a 150194i bk14: 384a 150842i bk15: 384a 150253i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.985580
Row_Buffer_Locality_read = 0.985580
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.492242
Bank_Level_Parallism_Col = 1.463121
Bank_Level_Parallism_Ready = 1.420244
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.461263 

BW Util details:
bwutil = 0.167767 
total_CMD = 152116 
util_bw = 25520 
Wasted_Col = 940 
Wasted_Row = 812 
Idle = 124844 

BW Util Bottlenecks: 
RCDc_limit = 1135 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 152116 
n_nop = 145537 
Read = 6380 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 108 
n_pre = 92 
n_ref = 0 
n_req = 6380 
total_req = 6380 

Dual Bus Interface Util: 
issued_total_row = 200 
issued_total_col = 6380 
Row_Bus_Util =  0.001315 
CoL_Bus_Util = 0.041942 
Either_Row_CoL_Bus_Util = 0.043250 
Issued_on_Two_Bus_Simul_Util = 0.000007 
issued_two_Eff = 0.000152 
queue_avg = 0.462719 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=20 avg=0.462719
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=2 BL=16 CL=20, tRRD=10 tCCD=4, tRCD=20 tRAS=50 tRP=20 tRC=62
n_cmd=152116 n_nop=145539 n_act=108 n_pre=92 n_ref_event=0 n_req=6378 n_rd=6378 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.1677
n_activity=38238 dram_eff=0.6672
bk0: 439a 150539i bk1: 439a 149886i bk2: 418a 150480i bk3: 418a 149988i bk4: 412a 150491i bk5: 412a 149640i bk6: 384a 150661i bk7: 384a 149757i bk8: 384a 150819i bk9: 384a 150127i bk10: 384a 150837i bk11: 384a 150222i bk12: 384a 150848i bk13: 384a 150262i bk14: 384a 150838i bk15: 384a 150270i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.985575
Row_Buffer_Locality_read = 0.985575
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.519001
Bank_Level_Parallism_Col = 1.485268
Bank_Level_Parallism_Ready = 1.431124
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.482285 

BW Util details:
bwutil = 0.167714 
total_CMD = 152116 
util_bw = 25512 
Wasted_Col = 892 
Wasted_Row = 750 
Idle = 124962 

BW Util Bottlenecks: 
RCDc_limit = 1051 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 152116 
n_nop = 145539 
Read = 6378 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 108 
n_pre = 92 
n_ref = 0 
n_req = 6378 
total_req = 6378 

Dual Bus Interface Util: 
issued_total_row = 200 
issued_total_col = 6378 
Row_Bus_Util =  0.001315 
CoL_Bus_Util = 0.041929 
Either_Row_CoL_Bus_Util = 0.043237 
Issued_on_Two_Bus_Simul_Util = 0.000007 
issued_two_Eff = 0.000152 
queue_avg = 0.448763 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=24 avg=0.448763

========= L2 cache stats =========
L2_cache_bank[0]: Access = 3909, Miss = 3260, Miss_rate = 0.834, Pending_hits = 312, Reservation_fails = 0
L2_cache_bank[1]: Access = 3879, Miss = 3254, Miss_rate = 0.839, Pending_hits = 313, Reservation_fails = 0
L2_cache_bank[2]: Access = 3891, Miss = 3256, Miss_rate = 0.837, Pending_hits = 304, Reservation_fails = 0
L2_cache_bank[3]: Access = 3903, Miss = 3256, Miss_rate = 0.834, Pending_hits = 312, Reservation_fails = 0
L2_cache_bank[4]: Access = 3891, Miss = 3258, Miss_rate = 0.837, Pending_hits = 294, Reservation_fails = 0
L2_cache_bank[5]: Access = 3875, Miss = 3258, Miss_rate = 0.841, Pending_hits = 303, Reservation_fails = 0
L2_cache_bank[6]: Access = 3904, Miss = 3260, Miss_rate = 0.835, Pending_hits = 333, Reservation_fails = 0
L2_cache_bank[7]: Access = 3902, Miss = 3258, Miss_rate = 0.835, Pending_hits = 323, Reservation_fails = 0
L2_cache_bank[8]: Access = 3882, Miss = 3258, Miss_rate = 0.839, Pending_hits = 305, Reservation_fails = 0
L2_cache_bank[9]: Access = 3889, Miss = 3260, Miss_rate = 0.838, Pending_hits = 312, Reservation_fails = 0
L2_cache_bank[10]: Access = 3899, Miss = 3254, Miss_rate = 0.835, Pending_hits = 313, Reservation_fails = 0
L2_cache_bank[11]: Access = 3887, Miss = 3254, Miss_rate = 0.837, Pending_hits = 321, Reservation_fails = 0
L2_cache_bank[12]: Access = 3879, Miss = 3256, Miss_rate = 0.839, Pending_hits = 323, Reservation_fails = 0
L2_cache_bank[13]: Access = 3904, Miss = 3254, Miss_rate = 0.834, Pending_hits = 330, Reservation_fails = 0
L2_cache_bank[14]: Access = 3896, Miss = 3254, Miss_rate = 0.835, Pending_hits = 303, Reservation_fails = 0
L2_cache_bank[15]: Access = 3887, Miss = 3258, Miss_rate = 0.838, Pending_hits = 301, Reservation_fails = 0
L2_cache_bank[16]: Access = 3892, Miss = 3254, Miss_rate = 0.836, Pending_hits = 323, Reservation_fails = 0
L2_cache_bank[17]: Access = 3898, Miss = 3254, Miss_rate = 0.835, Pending_hits = 325, Reservation_fails = 0
L2_cache_bank[18]: Access = 3884, Miss = 3258, Miss_rate = 0.839, Pending_hits = 306, Reservation_fails = 0
L2_cache_bank[19]: Access = 3880, Miss = 3254, Miss_rate = 0.839, Pending_hits = 307, Reservation_fails = 0
L2_cache_bank[20]: Access = 3900, Miss = 3254, Miss_rate = 0.834, Pending_hits = 333, Reservation_fails = 0
L2_cache_bank[21]: Access = 3899, Miss = 3258, Miss_rate = 0.836, Pending_hits = 316, Reservation_fails = 0
L2_cache_bank[22]: Access = 3886, Miss = 3254, Miss_rate = 0.837, Pending_hits = 289, Reservation_fails = 0
L2_cache_bank[23]: Access = 3892, Miss = 3254, Miss_rate = 0.836, Pending_hits = 306, Reservation_fails = 0
L2_total_cache_accesses = 93408
L2_total_cache_misses = 78148
L2_total_cache_miss_rate = 0.8366
L2_total_cache_pending_hits = 7507
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 4605
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 7507
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 19063
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 57511
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 3148
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 313
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 1261
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 88686
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 4722
L2_total_cache_reservation_fail_breakdown:
L2_cache_data_port_util = 0.005
L2_cache_fill_port_util = 0.054

icnt_total_pkts_mem_to_simt=93408
icnt_total_pkts_simt_to_mem=93408
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 93408
Req_Network_cycles = 59328
Req_Network_injected_packets_per_cycle =       1.5744 
Req_Network_conflicts_per_cycle =       0.2840
Req_Network_conflicts_per_cycle_util =       0.6081
Req_Bank_Level_Parallism =       3.3714
Req_Network_in_buffer_full_per_cycle =       0.0000
Req_Network_in_buffer_avg_util =       0.0937
Req_Network_out_buffer_full_per_cycle =       0.0000
Req_Network_out_buffer_avg_util =       0.0656

Reply_Network_injected_packets_num = 93408
Reply_Network_cycles = 59328
Reply_Network_injected_packets_per_cycle =        1.5744
Reply_Network_conflicts_per_cycle =        0.7016
Reply_Network_conflicts_per_cycle_util =       1.4596
Reply_Bank_Level_Parallism =       3.2753
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       0.0688
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.0525
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 2 min, 34 sec (154 sec)
gpgpu_simulation_rate = 247612 (inst/sec)
gpgpu_simulation_rate = 385 (cycle/sec)
gpgpu_silicon_slowdown = 3545454x
GPGPU-Sim: detected inactive GPU simulation thread
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffebd7ce90c..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffebd7ce900..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffebd7ce8f8..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffebd7ce8f0..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffebd7ce908..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffebd7ce8ec..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffebd7ce9a0..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffebd7ce9a8..

GPGPU-Sim PTX: cudaLaunch for 0x0x55f4cb810ba4 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z14dynproc_kerneliPiS_S_iiii 
GPGPU-Sim PTX: pushing kernel '_Z14dynproc_kerneliPiS_S_iiii' to stream 0, gridDim= (47,1,1) blockDim = (256,1,1) 
GPGPU-Sim uArch: Shader 21 bind to kernel 4 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 22 bind to kernel 4 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 23 bind to kernel 4 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 24 bind to kernel 4 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 25 bind to kernel 4 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 26 bind to kernel 4 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 27 bind to kernel 4 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 28 bind to kernel 4 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 29 bind to kernel 4 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 0 bind to kernel 4 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 1 bind to kernel 4 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 2 bind to kernel 4 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 3 bind to kernel 4 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 4 bind to kernel 4 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 5 bind to kernel 4 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 6 bind to kernel 4 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 7 bind to kernel 4 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 8 bind to kernel 4 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 9 bind to kernel 4 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 10 bind to kernel 4 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 11 bind to kernel 4 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 12 bind to kernel 4 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 13 bind to kernel 4 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 14 bind to kernel 4 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 15 bind to kernel 4 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 16 bind to kernel 4 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 17 bind to kernel 4 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 18 bind to kernel 4 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 19 bind to kernel 4 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 20 bind to kernel 4 '_Z14dynproc_kerneliPiS_S_iiii'
Destroy streams for kernel 4: size 0
kernel_name = _Z14dynproc_kerneliPiS_S_iiii 
kernel_launch_uid = 4 
gpu_sim_cycle = 19715
gpu_sim_insn = 12710760
gpu_ipc =     644.7253
gpu_tot_sim_cycle = 79043
gpu_tot_sim_insn = 50843040
gpu_tot_ipc =     643.2327
gpu_tot_issued_cta = 188
gpu_occupancy = 39.1209% 
gpu_tot_occupancy = 39.1486% 
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       1.5793
partiton_level_parallism_total  =       1.5756
partiton_level_parallism_util =       3.5206
partiton_level_parallism_util_total  =       3.4075
L2_BW  =      68.9840 GB/Sec
L2_BW_total  =      68.8243 GB/Sec
gpu_total_sim_rate=254215

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 5704, Miss = 5704, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 5740, Miss = 5740, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 5740, Miss = 5740, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 5176, Miss = 5176, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 5704, Miss = 5704, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 5740, Miss = 5740, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 5740, Miss = 5740, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 5176, Miss = 5176, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 4920, Miss = 4920, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 4920, Miss = 4920, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 4920, Miss = 4920, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 4920, Miss = 4920, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 4920, Miss = 4920, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 4920, Miss = 4920, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 4920, Miss = 4920, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 4920, Miss = 4920, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 4356, Miss = 4356, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 4884, Miss = 4884, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 4920, Miss = 4920, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 4920, Miss = 4920, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 4356, Miss = 4356, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 4884, Miss = 4884, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 4920, Miss = 4920, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 4920, Miss = 4920, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 4920, Miss = 4920, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 4920, Miss = 4920, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 4920, Miss = 4920, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 4920, Miss = 4920, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[28]: Access = 4920, Miss = 4920, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[29]: Access = 4920, Miss = 4920, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 151760
	L1D_total_cache_misses = 151760
	L1D_total_cache_miss_rate = 1.0000
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.069
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 77606
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 67858
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 6296
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 145464
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 6296

Total_core_cache_fail_stats:
ctas_completed 188, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 
distro:
4664, 4664, 4664, 4664, 4664, 4664, 4664, 4664, 3498, 3498, 3498, 3498, 3498, 3498, 3498, 3498, 
gpgpu_n_tot_thrd_icount = 55764608
gpgpu_n_tot_w_icount = 1742644
gpgpu_n_stall_shd_mem = 119112
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 118248
gpgpu_n_mem_write_global = 6296
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 917280
gpgpu_n_store_insn = 40000
gpgpu_n_shmem_insn = 5226880
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 336896
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 119112
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 0
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:52291	W0_Idle:176202	W0_Scoreboard:4853107	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:12876	W13:9936	W14:9936	W15:9936	W16:9936	W17:9936	W18:9936	W19:9936	W20:12140	W21:9936	W22:9936	W23:9936	W24:9936	W25:9936	W26:9936	W27:9936	W28:9936	W29:9936	W30:9936	W31:9936	W32:1538780
single_issue_nums: WS0:436212	WS1:436212	WS2:436212	WS3:434008	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 945984 {8:118248,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 251840 {40:6296,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 4729920 {40:118248,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 50368 {8:6296,}
maxmflatency = 405 
max_icnt2mem_latency = 77 
maxmrqlatency = 106 
max_icnt2sh_latency = 67 
averagemflatency = 292 
avg_icnt2mem_latency = 24 
avg_mrq_latency = 4 
avg_icnt2sh_latency = 3 
mrq_lat_table:69949 	6724 	6287 	7893 	7523 	3100 	98 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	15320 	109224 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	0 	117904 	6621 	19 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	100887 	19149 	3461 	786 	259 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	11 	108 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[1]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[2]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[3]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[4]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[5]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[6]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[7]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[8]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[9]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[10]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[11]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
maximum service time to same row:
dram[0]:     11184     11173     11915     11910     12559     12566     13232     13231     14498     14491     15154     15159     15878     15856     16535     16542 
dram[1]:     11171     11176     11901     11897     12575     12553     13251     13258     14490     14489     15174     15230     15855     15924     16533     16532 
dram[2]:     11187     10677     11920     11905     12550     12562     13237     13236     14483     14477     15235     15228     15923     15918     16617     16613 
dram[3]:     10669     10667     11902     11934     12569     12584     13245     13256     14473     14472     15218     15215     15914     15919     16610     16619 
dram[4]:     11119     11110     11942     11954     12592     12598     13254     13246     13897     13902     14575     14572     15933     15881     16579     16557 
dram[5]:     11105     11104     11956     11959     12607     12621     13290     13307     13900     14461     14569     15226     15886     15876     16522     16517 
dram[6]:     11129     11100     11947     11945     12623     12611     13293     13289     14446     14443     15225     15236     15873     15884     16515     16546 
dram[7]:     11171     11170     11957     11951     12620     12618     13300     13309     14448     14466     15229     15216     15889     15856     16530     16529 
dram[8]:     11173     11169     11927     11925     12598     12595     13286     13282     14471     14526     15225     15210     15854     15872     16529     16553 
dram[9]:     11163     11182     11931     11930     12599     12598     13279     13269     14497     14495     15206     15194     15881     15862     16542     16537 
dram[10]:     11161     11157     11930     11925     12593     12590     13268     13289     14509     14488     15191     15203     15859     15861     16532     16539 
dram[11]:     11173     11177     11924     11893     12577     12560     13274     13261     14486     14500     15201     15202     15861     15877     16535     16541 
average row accesses per activate:
dram[0]: 63.111111 62.888889 54.500000 54.299999 70.000000 70.000000 73.142860 73.142860 73.142860 73.142860 73.142860 73.142860 73.142860 73.142860 73.142860 73.142860 
dram[1]: 63.000000 63.000000 54.200001 54.299999 70.000000 70.000000 73.142860 73.142860 73.142860 73.142860 73.142860 73.142860 73.142860 73.142860 73.142860 73.142860 
dram[2]: 63.000000 63.000000 54.599998 54.599998 70.000000 70.000000 73.142860 73.142860 73.142860 73.142860 73.142860 73.142860 73.142860 73.142860 73.142860 73.142860 
dram[3]: 63.000000 63.000000 54.700001 54.599998 70.000000 70.000000 73.142860 73.142860 73.142860 73.142860 73.142860 73.142860 73.142860 73.142860 73.142860 73.142860 
dram[4]: 63.000000 63.000000 54.599998 54.700001 70.000000 70.000000 73.142860 73.142860 73.142860 73.142860 73.142860 73.142860 73.142860 73.142860 73.142860 73.142860 
dram[5]: 63.000000 63.000000 54.599998 54.599998 70.000000 70.000000 73.142860 73.142860 73.142860 73.142860 73.142860 73.142860 73.142860 73.142860 73.142860 73.142860 
dram[6]: 63.000000 63.000000 54.700001 54.599998 70.000000 70.000000 73.142860 73.142860 73.142860 73.142860 73.142860 73.142860 73.142860 73.142860 73.142860 73.142860 
dram[7]: 63.000000 63.111111 54.599998 54.700001 70.000000 70.000000 73.142860 73.142860 73.142860 73.142860 73.142860 73.142860 73.142860 73.142860 73.142860 73.142860 
dram[8]: 63.000000 63.000000 54.599998 54.599998 70.000000 70.000000 73.142860 73.142860 73.142860 73.142860 73.142860 73.142860 73.142860 73.142860 73.142860 73.142860 
dram[9]: 63.111111 63.000000 54.700001 54.599998 70.000000 70.000000 73.142860 73.142860 73.142860 73.142860 73.142860 73.142860 73.142860 73.142860 73.142860 73.142860 
dram[10]: 63.000000 63.111111 54.599998 54.700001 69.500000 69.500000 73.142860 73.142860 73.142860 73.142860 73.142860 73.142860 73.142860 73.142860 73.142860 73.142860 
dram[11]: 63.000000 63.000000 54.599998 54.599998 69.500000 69.500000 73.142860 73.142860 73.142860 73.142860 73.142860 73.142860 73.142860 73.142860 73.142860 73.142860 
average row locality = 101574/1488 = 68.262100
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:       568       566       545       543       560       560       512       512       512       512       512       512       512       512       512       512 
dram[1]:       567       567       542       543       560       560       512       512       512       512       512       512       512       512       512       512 
dram[2]:       567       567       546       546       560       560       512       512       512       512       512       512       512       512       512       512 
dram[3]:       567       567       547       546       560       560       512       512       512       512       512       512       512       512       512       512 
dram[4]:       567       567       546       547       560       560       512       512       512       512       512       512       512       512       512       512 
dram[5]:       567       567       546       546       560       560       512       512       512       512       512       512       512       512       512       512 
dram[6]:       567       567       547       546       560       560       512       512       512       512       512       512       512       512       512       512 
dram[7]:       567       568       546       547       560       560       512       512       512       512       512       512       512       512       512       512 
dram[8]:       567       567       546       546       560       560       512       512       512       512       512       512       512       512       512       512 
dram[9]:       568       567       547       546       560       560       512       512       512       512       512       512       512       512       512       512 
dram[10]:       567       568       546       547       556       556       512       512       512       512       512       512       512       512       512       512 
dram[11]:       567       567       546       546       556       556       512       512       512       512       512       512       512       512       512       512 
total dram reads = 101574
bank skew: 568/512 = 1.11
chip skew: 8468/8458 = 1.00
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram writes = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:        412       420       407       402       344       349       344       351       339       343       331       339       330       334       329       332
dram[1]:        422       423       394       403       343       348       347       357       337       344       328       336       329       333       333       333
dram[2]:        415       424       395       395       341       348       345       346       338       340       334       338       332       336       328       332
dram[3]:        420       424       397       399       350       355       347       356       336       347       327       340       332       336       330       332
dram[4]:        418       428       389       400       344       348       343       355       340       344       336       334       335       336       330       338
dram[5]:        417       422       402       403       348       352       347       353       334       343       331       339       330       334       334       331
dram[6]:        418       424       393       398       345       356       343       357       337       343       332       339       331       337       327       332
dram[7]:        417       431       392       394       345       351       344       350       340       339       334       334       332       338       329       334
dram[8]:        423       421       393       403       347       356       350       360       335       345       327       340       330       331       333       332
dram[9]:        415       428       393       396       341       354       343       353       342       342       335       337       332       339       327       337
dram[10]:        420       430       397       400       350       354       347       354       336       347       330       333       332       334       332       332
dram[11]:        423       426       390       399       344       351       346       357       336       340       331       334       329       333       328       336
maximum mf latency per bank:
dram[0]:        329       363       353       362       347       355       345       365       345       346       355       355       328       335       328       335
dram[1]:        334       361       338       342       344       366       340       363       342       350       328       352       349       371       331       362
dram[2]:        328       355       331       348       364       383       347       383       343       358       329       373       343       367       326       359
dram[3]:        332       362       360       364       359       376       347       390       334       357       332       357       352       382       355       368
dram[4]:        326       367       354       346       364       387       354       383       348       359       345       377       328       337       345       345
dram[5]:        327       363       333       347       353       384       339       363       346       357       351       358       334       350       355       354
dram[6]:        323       373       325       345       349       375       332       351       329       348       342       405       329       351       343       342
dram[7]:        328       370       335       349       359       384       346       366       360       356       335       347       340       354       356       363
dram[8]:        329       375       339       341       361       388       348       372       334       363       366       379       349       364       339       354
dram[9]:        335       367       331       346       375       392       358       371       354       377       349       367       331       360       333       348
dram[10]:        332       354       334       351       342       382       342       386       348       354       333       364       361       366       351       362
dram[11]:        345       359       354       355       356       365       358       395       348       354       327       339       334       352       335       347
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=2 BL=16 CL=20, tRRD=10 tCCD=4, tRCD=20 tRAS=50 tRP=20 tRC=62
n_cmd=202665 n_nop=193941 n_act=140 n_pre=124 n_ref_event=94509894040224 n_req=8462 n_rd=8462 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.167
n_activity=51245 dram_eff=0.6605
bk0: 568a 200781i bk1: 566a 199901i bk2: 545a 200815i bk3: 543a 200009i bk4: 560a 200581i bk5: 560a 199523i bk6: 512a 200855i bk7: 512a 199742i bk8: 512a 200982i bk9: 512a 199879i bk10: 512a 201024i bk11: 512a 200044i bk12: 512a 201110i bk13: 512a 200423i bk14: 512a 201195i bk15: 512a 200566i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.985346
Row_Buffer_Locality_read = 0.985346
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.446831
Bank_Level_Parallism_Col = 0.674341
Bank_Level_Parallism_Ready = 1.372549
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.167015 
total_CMD = 202665 
util_bw = 33848 
Wasted_Col = 1230 
Wasted_Row = 1041 
Idle = 166546 

BW Util Bottlenecks: 
RCDc_limit = 1443 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 202665 
n_nop = 193941 
Read = 8462 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 140 
n_pre = 124 
n_ref = 94509894040224 
n_req = 8462 
total_req = 8462 

Dual Bus Interface Util: 
issued_total_row = 264 
issued_total_col = 8462 
Row_Bus_Util =  0.001303 
CoL_Bus_Util = 0.041754 
Either_Row_CoL_Bus_Util = 0.043046 
Issued_on_Two_Bus_Simul_Util = 0.000010 
issued_two_Eff = 0.000229 
queue_avg = 0.401095 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=22 avg=0.401095
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=2 BL=16 CL=20, tRRD=10 tCCD=4, tRCD=20 tRAS=50 tRP=20 tRC=62
n_cmd=202665 n_nop=193944 n_act=140 n_pre=124 n_ref_event=4563352761069899021 n_req=8459 n_rd=8459 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.167
n_activity=51357 dram_eff=0.6588
bk0: 567a 200774i bk1: 567a 199778i bk2: 542a 201003i bk3: 543a 200212i bk4: 560a 200604i bk5: 560a 199750i bk6: 512a 200977i bk7: 512a 199892i bk8: 512a 200961i bk9: 512a 200093i bk10: 512a 201047i bk11: 512a 200085i bk12: 512a 200960i bk13: 512a 200178i bk14: 512a 200917i bk15: 512a 199987i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.985341
Row_Buffer_Locality_read = 0.985341
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.453550
Bank_Level_Parallism_Col = 1.420068
Bank_Level_Parallism_Ready = 1.373981
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.417881 

BW Util details:
bwutil = 0.166955 
total_CMD = 202665 
util_bw = 33836 
Wasted_Col = 1234 
Wasted_Row = 1017 
Idle = 166578 

BW Util Bottlenecks: 
RCDc_limit = 1502 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 202665 
n_nop = 193944 
Read = 8459 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 140 
n_pre = 124 
n_ref = 4563352761069899021 
n_req = 8459 
total_req = 8459 

Dual Bus Interface Util: 
issued_total_row = 264 
issued_total_col = 8459 
Row_Bus_Util =  0.001303 
CoL_Bus_Util = 0.041739 
Either_Row_CoL_Bus_Util = 0.043032 
Issued_on_Two_Bus_Simul_Util = 0.000010 
issued_two_Eff = 0.000229 
queue_avg = 0.427198 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=26 avg=0.427198
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=2 BL=16 CL=20, tRRD=10 tCCD=4, tRCD=20 tRAS=50 tRP=20 tRC=62
n_cmd=202665 n_nop=193935 n_act=140 n_pre=124 n_ref_event=0 n_req=8466 n_rd=8466 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.1671
n_activity=51057 dram_eff=0.6633
bk0: 567a 200942i bk1: 567a 199950i bk2: 546a 200883i bk3: 546a 200096i bk4: 560a 200482i bk5: 560a 199312i bk6: 512a 200731i bk7: 512a 199604i bk8: 512a 200955i bk9: 512a 200050i bk10: 512a 200852i bk11: 512a 199994i bk12: 512a 200889i bk13: 512a 200350i bk14: 512a 201002i bk15: 512a 200353i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.985353
Row_Buffer_Locality_read = 0.985353
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.473749
Bank_Level_Parallism_Col = 1.447025
Bank_Level_Parallism_Ready = 1.402173
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.444425 

BW Util details:
bwutil = 0.167093 
total_CMD = 202665 
util_bw = 33864 
Wasted_Col = 1223 
Wasted_Row = 1079 
Idle = 166499 

BW Util Bottlenecks: 
RCDc_limit = 1408 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 202665 
n_nop = 193935 
Read = 8466 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 140 
n_pre = 124 
n_ref = 0 
n_req = 8466 
total_req = 8466 

Dual Bus Interface Util: 
issued_total_row = 264 
issued_total_col = 8466 
Row_Bus_Util =  0.001303 
CoL_Bus_Util = 0.041773 
Either_Row_CoL_Bus_Util = 0.043076 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.444433 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=26 avg=0.444433
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=2 BL=16 CL=20, tRRD=10 tCCD=4, tRCD=20 tRAS=50 tRP=20 tRC=62
n_cmd=202665 n_nop=193936 n_act=140 n_pre=124 n_ref_event=4573064787938951897 n_req=8467 n_rd=8467 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.1671
n_activity=50382 dram_eff=0.6722
bk0: 567a 200814i bk1: 567a 200113i bk2: 547a 200812i bk3: 546a 200093i bk4: 560a 200526i bk5: 560a 199446i bk6: 512a 200769i bk7: 512a 199683i bk8: 512a 200862i bk9: 512a 199806i bk10: 512a 200902i bk11: 512a 199921i bk12: 512a 200961i bk13: 512a 200068i bk14: 512a 200852i bk15: 512a 200127i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.985355
Row_Buffer_Locality_read = 0.985355
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.498025
Bank_Level_Parallism_Col = 11.202567
Bank_Level_Parallism_Ready = 1.411077
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.444501 

BW Util details:
bwutil = 0.167113 
total_CMD = 202665 
util_bw = 33868 
Wasted_Col = 1161 
Wasted_Row = 954 
Idle = 166682 

BW Util Bottlenecks: 
RCDc_limit = 1390 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 202665 
n_nop = 193936 
Read = 8467 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 140 
n_pre = 124 
n_ref = 4573064787938951897 
n_req = 8467 
total_req = 8467 

Dual Bus Interface Util: 
issued_total_row = 264 
issued_total_col = 8467 
Row_Bus_Util =  0.001303 
CoL_Bus_Util = 0.041778 
Either_Row_CoL_Bus_Util = 0.043071 
Issued_on_Two_Bus_Simul_Util = 0.000010 
issued_two_Eff = 0.000229 
queue_avg = 0.486019 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=26 avg=0.486019
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=2 BL=16 CL=20, tRRD=10 tCCD=4, tRCD=20 tRAS=50 tRP=20 tRC=62
n_cmd=202665 n_nop=193934 n_act=140 n_pre=124 n_ref_event=0 n_req=8467 n_rd=8467 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.1671
n_activity=50753 dram_eff=0.6673
bk0: 567a 200967i bk1: 567a 200055i bk2: 546a 200844i bk3: 547a 199912i bk4: 560a 200557i bk5: 560a 199549i bk6: 512a 200759i bk7: 512a 199631i bk8: 512a 200818i bk9: 512a 199707i bk10: 512a 200902i bk11: 512a 200026i bk12: 512a 201165i bk13: 512a 200320i bk14: 512a 200713i bk15: 512a 200030i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.985355
Row_Buffer_Locality_read = 0.985355
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.493026
Bank_Level_Parallism_Col = 1.462330
Bank_Level_Parallism_Ready = 1.409375
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.460771 

BW Util details:
bwutil = 0.167113 
total_CMD = 202665 
util_bw = 33868 
Wasted_Col = 1174 
Wasted_Row = 1026 
Idle = 166597 

BW Util Bottlenecks: 
RCDc_limit = 1428 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 202665 
n_nop = 193934 
Read = 8467 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 140 
n_pre = 124 
n_ref = 0 
n_req = 8467 
total_req = 8467 

Dual Bus Interface Util: 
issued_total_row = 264 
issued_total_col = 8467 
Row_Bus_Util =  0.001303 
CoL_Bus_Util = 0.041778 
Either_Row_CoL_Bus_Util = 0.043081 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.471014 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=24 avg=0.471014
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=2 BL=16 CL=20, tRRD=10 tCCD=4, tRCD=20 tRAS=50 tRP=20 tRC=62
n_cmd=202665 n_nop=193935 n_act=140 n_pre=124 n_ref_event=0 n_req=8466 n_rd=8466 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.1671
n_activity=50633 dram_eff=0.6688
bk0: 567a 200910i bk1: 567a 200079i bk2: 546a 200992i bk3: 546a 200417i bk4: 560a 200492i bk5: 560a 199511i bk6: 512a 200877i bk7: 512a 199854i bk8: 512a 200813i bk9: 512a 199836i bk10: 512a 200837i bk11: 512a 200136i bk12: 512a 200908i bk13: 512a 200103i bk14: 512a 200868i bk15: 512a 200200i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.985353
Row_Buffer_Locality_read = 0.985353
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.454987
Bank_Level_Parallism_Col = 1.425362
Bank_Level_Parallism_Ready = 1.374734
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.425086 

BW Util details:
bwutil = 0.167093 
total_CMD = 202665 
util_bw = 33864 
Wasted_Col = 1217 
Wasted_Row = 1088 
Idle = 166496 

BW Util Bottlenecks: 
RCDc_limit = 1454 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 202665 
n_nop = 193935 
Read = 8466 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 140 
n_pre = 124 
n_ref = 0 
n_req = 8466 
total_req = 8466 

Dual Bus Interface Util: 
issued_total_row = 264 
issued_total_col = 8466 
Row_Bus_Util =  0.001303 
CoL_Bus_Util = 0.041773 
Either_Row_CoL_Bus_Util = 0.043076 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.450152 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=22 avg=0.450152
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=2 BL=16 CL=20, tRRD=10 tCCD=4, tRCD=20 tRAS=50 tRP=20 tRC=62
n_cmd=202665 n_nop=193936 n_act=140 n_pre=124 n_ref_event=0 n_req=8467 n_rd=8467 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.1671
n_activity=49999 dram_eff=0.6774
bk0: 567a 200880i bk1: 567a 199822i bk2: 547a 200776i bk3: 546a 200023i bk4: 560a 200499i bk5: 560a 199614i bk6: 512a 200872i bk7: 512a 199638i bk8: 512a 201042i bk9: 512a 199997i bk10: 512a 200739i bk11: 512a 199757i bk12: 512a 201021i bk13: 512a 200066i bk14: 512a 201052i bk15: 512a 200265i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.985355
Row_Buffer_Locality_read = 0.985355
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.470611
Bank_Level_Parallism_Col = 1.436614
Bank_Level_Parallism_Ready = 1.392347
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.435215 

BW Util details:
bwutil = 0.167113 
total_CMD = 202665 
util_bw = 33868 
Wasted_Col = 1156 
Wasted_Row = 1010 
Idle = 166631 

BW Util Bottlenecks: 
RCDc_limit = 1450 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 202665 
n_nop = 193936 
Read = 8467 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 140 
n_pre = 124 
n_ref = 0 
n_req = 8467 
total_req = 8467 

Dual Bus Interface Util: 
issued_total_row = 264 
issued_total_col = 8467 
Row_Bus_Util =  0.001303 
CoL_Bus_Util = 0.041778 
Either_Row_CoL_Bus_Util = 0.043071 
Issued_on_Two_Bus_Simul_Util = 0.000010 
issued_two_Eff = 0.000229 
queue_avg = 0.458338 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=30 avg=0.458338
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=2 BL=16 CL=20, tRRD=10 tCCD=4, tRCD=20 tRAS=50 tRP=20 tRC=62
n_cmd=202665 n_nop=193934 n_act=140 n_pre=124 n_ref_event=0 n_req=8468 n_rd=8468 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.1671
n_activity=49859 dram_eff=0.6794
bk0: 567a 200816i bk1: 568a 199827i bk2: 546a 200937i bk3: 547a 200019i bk4: 560a 200562i bk5: 560a 199475i bk6: 512a 200582i bk7: 512a 199487i bk8: 512a 200693i bk9: 512a 199668i bk10: 512a 200880i bk11: 512a 199798i bk12: 512a 200921i bk13: 512a 200074i bk14: 512a 201006i bk15: 512a 200250i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.985357
Row_Buffer_Locality_read = 0.985357
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.506103
Bank_Level_Parallism_Col = 1.469550
Bank_Level_Parallism_Ready = 1.429364
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.469380 

BW Util details:
bwutil = 0.167133 
total_CMD = 202665 
util_bw = 33872 
Wasted_Col = 1252 
Wasted_Row = 909 
Idle = 166632 

BW Util Bottlenecks: 
RCDc_limit = 1528 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 202665 
n_nop = 193934 
Read = 8468 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 140 
n_pre = 124 
n_ref = 0 
n_req = 8468 
total_req = 8468 

Dual Bus Interface Util: 
issued_total_row = 264 
issued_total_col = 8468 
Row_Bus_Util =  0.001303 
CoL_Bus_Util = 0.041783 
Either_Row_CoL_Bus_Util = 0.043081 
Issued_on_Two_Bus_Simul_Util = 0.000005 
issued_two_Eff = 0.000115 
queue_avg = 0.483034 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=28 avg=0.483034
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=2 BL=16 CL=20, tRRD=10 tCCD=4, tRCD=20 tRAS=50 tRP=20 tRC=62
n_cmd=202665 n_nop=193935 n_act=140 n_pre=124 n_ref_event=0 n_req=8466 n_rd=8466 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.1671
n_activity=50081 dram_eff=0.6762
bk0: 567a 200810i bk1: 567a 199907i bk2: 546a 200800i bk3: 546a 200299i bk4: 560a 200574i bk5: 560a 199558i bk6: 512a 200673i bk7: 512a 199543i bk8: 512a 200773i bk9: 512a 199977i bk10: 512a 200739i bk11: 512a 200056i bk12: 512a 200782i bk13: 512a 200056i bk14: 512a 200952i bk15: 512a 200141i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.985353
Row_Buffer_Locality_read = 0.985353
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.505006
Bank_Level_Parallism_Col = 1.470878
Bank_Level_Parallism_Ready = 1.416371
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.469285 

BW Util details:
bwutil = 0.167093 
total_CMD = 202665 
util_bw = 33864 
Wasted_Col = 1126 
Wasted_Row = 987 
Idle = 166688 

BW Util Bottlenecks: 
RCDc_limit = 1389 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 202665 
n_nop = 193935 
Read = 8466 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 140 
n_pre = 124 
n_ref = 0 
n_req = 8466 
total_req = 8466 

Dual Bus Interface Util: 
issued_total_row = 264 
issued_total_col = 8466 
Row_Bus_Util =  0.001303 
CoL_Bus_Util = 0.041773 
Either_Row_CoL_Bus_Util = 0.043076 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.476367 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=30 avg=0.476367
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=2 BL=16 CL=20, tRRD=10 tCCD=4, tRCD=20 tRAS=50 tRP=20 tRC=62
n_cmd=202665 n_nop=193933 n_act=140 n_pre=124 n_ref_event=0 n_req=8468 n_rd=8468 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.1671
n_activity=50246 dram_eff=0.6741
bk0: 568a 200751i bk1: 567a 199814i bk2: 547a 200872i bk3: 546a 199922i bk4: 560a 200535i bk5: 560a 199497i bk6: 512a 200625i bk7: 512a 199463i bk8: 512a 200609i bk9: 512a 199690i bk10: 512a 200969i bk11: 512a 199913i bk12: 512a 201047i bk13: 512a 200363i bk14: 512a 201042i bk15: 512a 200204i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.985357
Row_Buffer_Locality_read = 0.985357
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.504867
Bank_Level_Parallism_Col = 1.471118
Bank_Level_Parallism_Ready = 1.423041
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.470121 

BW Util details:
bwutil = 0.167133 
total_CMD = 202665 
util_bw = 33872 
Wasted_Col = 1201 
Wasted_Row = 1033 
Idle = 166559 

BW Util Bottlenecks: 
RCDc_limit = 1427 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 202665 
n_nop = 193933 
Read = 8468 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 140 
n_pre = 124 
n_ref = 0 
n_req = 8468 
total_req = 8468 

Dual Bus Interface Util: 
issued_total_row = 264 
issued_total_col = 8468 
Row_Bus_Util =  0.001303 
CoL_Bus_Util = 0.041783 
Either_Row_CoL_Bus_Util = 0.043086 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.497234 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=33 avg=0.497234
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=2 BL=16 CL=20, tRRD=10 tCCD=4, tRCD=20 tRAS=50 tRP=20 tRC=62
n_cmd=202665 n_nop=193942 n_act=140 n_pre=124 n_ref_event=0 n_req=8460 n_rd=8460 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.167
n_activity=49717 dram_eff=0.6807
bk0: 567a 200736i bk1: 568a 199586i bk2: 546a 200754i bk3: 547a 199937i bk4: 556a 200408i bk5: 556a 199628i bk6: 512a 200822i bk7: 512a 199700i bk8: 512a 200851i bk9: 512a 199699i bk10: 512a 200925i bk11: 512a 199902i bk12: 512a 200877i bk13: 512a 200007i bk14: 512a 200905i bk15: 512a 200046i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.985343
Row_Buffer_Locality_read = 0.985343
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.500000
Bank_Level_Parallism_Col = 1.472685
Bank_Level_Parallism_Ready = 1.432353
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.471293 

BW Util details:
bwutil = 0.166975 
total_CMD = 202665 
util_bw = 33840 
Wasted_Col = 1232 
Wasted_Row = 1121 
Idle = 166472 

BW Util Bottlenecks: 
RCDc_limit = 1459 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 202665 
n_nop = 193942 
Read = 8460 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 140 
n_pre = 124 
n_ref = 0 
n_req = 8460 
total_req = 8460 

Dual Bus Interface Util: 
issued_total_row = 264 
issued_total_col = 8460 
Row_Bus_Util =  0.001303 
CoL_Bus_Util = 0.041744 
Either_Row_CoL_Bus_Util = 0.043041 
Issued_on_Two_Bus_Simul_Util = 0.000005 
issued_two_Eff = 0.000115 
queue_avg = 0.499203 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=24 avg=0.499203
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=2 BL=16 CL=20, tRRD=10 tCCD=4, tRCD=20 tRAS=50 tRP=20 tRC=62
n_cmd=202665 n_nop=193944 n_act=140 n_pre=124 n_ref_event=0 n_req=8458 n_rd=8458 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.1669
n_activity=50392 dram_eff=0.6714
bk0: 567a 200678i bk1: 567a 199765i bk2: 546a 200564i bk3: 546a 199855i bk4: 556a 200496i bk5: 556a 199335i bk6: 512a 200635i bk7: 512a 199348i bk8: 512a 200929i bk9: 512a 199953i bk10: 512a 200928i bk11: 512a 200087i bk12: 512a 200911i bk13: 512a 200064i bk14: 512a 200932i bk15: 512a 200127i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.985339
Row_Buffer_Locality_read = 0.985339
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.522380
Bank_Level_Parallism_Col = 1.491963
Bank_Level_Parallism_Ready = 1.441687
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.489736 

BW Util details:
bwutil = 0.166936 
total_CMD = 202665 
util_bw = 33832 
Wasted_Col = 1230 
Wasted_Row = 1066 
Idle = 166537 

BW Util Bottlenecks: 
RCDc_limit = 1438 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 202665 
n_nop = 193944 
Read = 8458 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 140 
n_pre = 124 
n_ref = 0 
n_req = 8458 
total_req = 8458 

Dual Bus Interface Util: 
issued_total_row = 264 
issued_total_col = 8458 
Row_Bus_Util =  0.001303 
CoL_Bus_Util = 0.041734 
Either_Row_CoL_Bus_Util = 0.043032 
Issued_on_Two_Bus_Simul_Util = 0.000005 
issued_two_Eff = 0.000115 
queue_avg = 0.474438 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=28 avg=0.474438

========= L2 cache stats =========
L2_cache_bank[0]: Access = 5208, Miss = 4300, Miss_rate = 0.826, Pending_hits = 408, Reservation_fails = 0
L2_cache_bank[1]: Access = 5177, Miss = 4294, Miss_rate = 0.829, Pending_hits = 406, Reservation_fails = 0
L2_cache_bank[2]: Access = 5189, Miss = 4296, Miss_rate = 0.828, Pending_hits = 407, Reservation_fails = 0
L2_cache_bank[3]: Access = 5199, Miss = 4296, Miss_rate = 0.826, Pending_hits = 417, Reservation_fails = 0
L2_cache_bank[4]: Access = 5188, Miss = 4298, Miss_rate = 0.828, Pending_hits = 398, Reservation_fails = 0
L2_cache_bank[5]: Access = 5165, Miss = 4298, Miss_rate = 0.832, Pending_hits = 408, Reservation_fails = 0
L2_cache_bank[6]: Access = 5199, Miss = 4300, Miss_rate = 0.827, Pending_hits = 447, Reservation_fails = 0
L2_cache_bank[7]: Access = 5200, Miss = 4298, Miss_rate = 0.827, Pending_hits = 434, Reservation_fails = 0
L2_cache_bank[8]: Access = 5179, Miss = 4298, Miss_rate = 0.830, Pending_hits = 416, Reservation_fails = 0
L2_cache_bank[9]: Access = 5187, Miss = 4300, Miss_rate = 0.829, Pending_hits = 423, Reservation_fails = 0
L2_cache_bank[10]: Access = 5203, Miss = 4298, Miss_rate = 0.826, Pending_hits = 415, Reservation_fails = 0
L2_cache_bank[11]: Access = 5182, Miss = 4298, Miss_rate = 0.829, Pending_hits = 418, Reservation_fails = 0
L2_cache_bank[12]: Access = 5175, Miss = 4300, Miss_rate = 0.831, Pending_hits = 420, Reservation_fails = 0
L2_cache_bank[13]: Access = 5207, Miss = 4298, Miss_rate = 0.825, Pending_hits = 426, Reservation_fails = 0
L2_cache_bank[14]: Access = 5193, Miss = 4298, Miss_rate = 0.828, Pending_hits = 395, Reservation_fails = 0
L2_cache_bank[15]: Access = 5179, Miss = 4302, Miss_rate = 0.831, Pending_hits = 396, Reservation_fails = 0
L2_cache_bank[16]: Access = 5193, Miss = 4298, Miss_rate = 0.828, Pending_hits = 430, Reservation_fails = 0
L2_cache_bank[17]: Access = 5202, Miss = 4298, Miss_rate = 0.826, Pending_hits = 430, Reservation_fails = 0
L2_cache_bank[18]: Access = 5178, Miss = 4302, Miss_rate = 0.831, Pending_hits = 410, Reservation_fails = 0
L2_cache_bank[19]: Access = 5181, Miss = 4298, Miss_rate = 0.830, Pending_hits = 427, Reservation_fails = 0
L2_cache_bank[20]: Access = 5199, Miss = 4294, Miss_rate = 0.826, Pending_hits = 444, Reservation_fails = 0
L2_cache_bank[21]: Access = 5192, Miss = 4298, Miss_rate = 0.828, Pending_hits = 412, Reservation_fails = 0
L2_cache_bank[22]: Access = 5180, Miss = 4294, Miss_rate = 0.829, Pending_hits = 388, Reservation_fails = 0
L2_cache_bank[23]: Access = 5189, Miss = 4294, Miss_rate = 0.828, Pending_hits = 410, Reservation_fails = 0
L2_total_cache_accesses = 124544
L2_total_cache_misses = 103148
L2_total_cache_miss_rate = 0.8282
L2_total_cache_pending_hits = 9985
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 6689
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 9985
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 25313
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 76261
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 4722
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 313
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 1261
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 118248
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 6296
L2_total_cache_reservation_fail_breakdown:
L2_cache_data_port_util = 0.006
L2_cache_fill_port_util = 0.054

icnt_total_pkts_mem_to_simt=124544
icnt_total_pkts_simt_to_mem=124544
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 124544
Req_Network_cycles = 79043
Req_Network_injected_packets_per_cycle =       1.5756 
Req_Network_conflicts_per_cycle =       0.2971
Req_Network_conflicts_per_cycle_util =       0.6426
Req_Bank_Level_Parallism =       3.4075
Req_Network_in_buffer_full_per_cycle =       0.0000
Req_Network_in_buffer_avg_util =       0.0968
Req_Network_out_buffer_full_per_cycle =       0.0000
Req_Network_out_buffer_avg_util =       0.0657

Reply_Network_injected_packets_num = 124544
Reply_Network_cycles = 79043
Reply_Network_injected_packets_per_cycle =        1.5756
Reply_Network_conflicts_per_cycle =        0.6996
Reply_Network_conflicts_per_cycle_util =       1.4669
Reply_Bank_Level_Parallism =       3.3038
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       0.0690
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.0525
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 3 min, 20 sec (200 sec)
gpgpu_simulation_rate = 254215 (inst/sec)
gpgpu_simulation_rate = 395 (cycle/sec)
gpgpu_silicon_slowdown = 3455696x
GPGPU-Sim: synchronize waiting for inactive GPU simulation
GPGPU-Sim API: Stream Manager State
GPGPU-Sim: detected inactive GPU simulation thread
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffebd7ce90c..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffebd7ce900..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffebd7ce8f8..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffebd7ce8f0..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffebd7ce908..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffebd7ce8ec..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffebd7ce9a0..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffebd7ce9a8..

GPGPU-Sim PTX: cudaLaunch for 0x0x55f4cb810ba4 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z14dynproc_kerneliPiS_S_iiii 
GPGPU-Sim PTX: pushing kernel '_Z14dynproc_kerneliPiS_S_iiii' to stream 0, gridDim= (47,1,1) blockDim = (256,1,1) 
GPGPU-Sim uArch: Shader 8 bind to kernel 5 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 9 bind to kernel 5 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 10 bind to kernel 5 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 11 bind to kernel 5 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 12 bind to kernel 5 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 13 bind to kernel 5 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 14 bind to kernel 5 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 15 bind to kernel 5 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 16 bind to kernel 5 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 17 bind to kernel 5 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 18 bind to kernel 5 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 19 bind to kernel 5 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 20 bind to kernel 5 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 21 bind to kernel 5 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 22 bind to kernel 5 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 23 bind to kernel 5 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 24 bind to kernel 5 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 25 bind to kernel 5 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 26 bind to kernel 5 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 27 bind to kernel 5 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 28 bind to kernel 5 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 29 bind to kernel 5 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 0 bind to kernel 5 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 1 bind to kernel 5 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 2 bind to kernel 5 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 3 bind to kernel 5 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 4 bind to kernel 5 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 5 bind to kernel 5 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 6 bind to kernel 5 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 7 bind to kernel 5 '_Z14dynproc_kerneliPiS_S_iiii'
Destroy streams for kernel 5: size 0
kernel_name = _Z14dynproc_kerneliPiS_S_iiii 
kernel_launch_uid = 5 
gpu_sim_cycle = 18922
gpu_sim_insn = 12070574
gpu_ipc =     637.9122
gpu_tot_sim_cycle = 97965
gpu_tot_sim_insn = 62913614
gpu_tot_ipc =     642.2050
gpu_tot_issued_cta = 235
gpu_occupancy = 38.5846% 
gpu_tot_occupancy = 39.0407% 
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       1.5572
partiton_level_parallism_total  =       1.5721
partiton_level_parallism_util =       3.2772
partiton_level_parallism_util_total  =       3.3818
L2_BW  =      68.0177 GB/Sec
L2_BW_total  =      68.6685 GB/Sec
gpu_total_sim_rate=247691

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 6340, Miss = 6340, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 6525, Miss = 6525, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 6528, Miss = 6528, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 5961, Miss = 5961, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 6340, Miss = 6340, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 6525, Miss = 6525, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 6528, Miss = 6528, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 5961, Miss = 5961, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 6307, Miss = 6307, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 6490, Miss = 6490, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 6344, Miss = 6344, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 6490, Miss = 6490, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 6344, Miss = 6344, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 6490, Miss = 6490, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 6344, Miss = 6344, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 6490, Miss = 6490, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 5780, Miss = 5780, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 6454, Miss = 6454, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 6344, Miss = 6344, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 6490, Miss = 6490, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 5780, Miss = 5780, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 6454, Miss = 6454, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 6344, Miss = 6344, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 6365, Miss = 6365, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 5708, Miss = 5708, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 5705, Miss = 5705, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 5556, Miss = 5556, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 5705, Miss = 5705, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[28]: Access = 5708, Miss = 5708, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[29]: Access = 5705, Miss = 5705, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 186105
	L1D_total_cache_misses = 186105
	L1D_total_cache_miss_rate = 1.0000
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.069
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 96118
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 82152
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 7835
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 178270
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 7835

Total_core_cache_fail_stats:
ctas_completed 235, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 
distro:
5774, 5774, 5774, 5774, 5774, 5774, 5774, 5774, 3498, 3498, 3498, 3498, 3498, 3498, 3498, 3498, 
gpgpu_n_tot_thrd_icount = 68969216
gpgpu_n_tot_w_icount = 2155288
gpgpu_n_stall_shd_mem = 145750
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 146174
gpgpu_n_mem_write_global = 7835
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 1134380
gpgpu_n_store_insn = 50000
gpgpu_n_shmem_insn = 6460930
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 421120
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 145750
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 0
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:65371	W0_Idle:220665	W0_Scoreboard:5996816	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:13400	W13:12546	W14:12366	W15:12366	W16:12366	W17:12366	W18:12890	W19:12366	W20:14570	W21:12366	W22:12366	W23:12366	W24:12366	W25:12366	W26:12366	W27:12366	W28:12366	W29:12366	W30:12366	W31:12366	W32:1904026
single_issue_nums: WS0:539504	WS1:539504	WS2:539504	WS3:536776	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 1169392 {8:146174,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 313400 {40:7835,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 5846960 {40:146174,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 62680 {8:7835,}
maxmflatency = 405 
max_icnt2mem_latency = 77 
maxmrqlatency = 106 
max_icnt2sh_latency = 67 
averagemflatency = 292 
avg_icnt2mem_latency = 24 
avg_mrq_latency = 4 
avg_icnt2sh_latency = 3 
mrq_lat_table:87264 	8188 	7561 	9459 	9217 	3526 	109 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	19589 	134420 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	0 	145729 	8261 	19 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	125088 	23690 	4059 	887 	283 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	14 	133 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[1]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[2]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[3]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[4]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[5]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[6]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[7]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[8]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[9]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[10]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[11]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
maximum service time to same row:
dram[0]:     11184     11173     11915     11910     12559     12566     13232     13231     14498     14491     15154     15159     15878     15856     16535     16542 
dram[1]:     11171     11176     11901     11897     12575     12553     13251     13258     14490     14489     15174     15230     15855     15924     16533     16532 
dram[2]:     11187     10677     11920     11905     12550     12562     13237     13236     14483     14477     15235     15228     15923     15918     16617     16613 
dram[3]:     10669     10667     11902     11934     12569     12584     13245     13256     14473     14472     15218     15215     15914     15919     16610     16619 
dram[4]:     11119     11110     11942     11954     12592     12598     13254     13246     13897     13902     14575     14572     15933     15881     16579     16557 
dram[5]:     11105     11104     11956     11959     12607     12621     13290     13307     13900     14461     14569     15226     15886     15876     16522     16517 
dram[6]:     11129     11100     11947     11945     12623     12611     13293     13289     14446     14443     15225     15236     15873     15884     16515     16546 
dram[7]:     11171     11170     11957     11951     12620     12618     13300     13309     14448     14466     15229     15216     15889     15856     16530     16529 
dram[8]:     11173     11169     11927     11925     12598     12595     13286     13282     14471     14526     15225     15210     15854     15872     16529     16553 
dram[9]:     11163     11182     11931     11930     12599     12598     13279     13269     14497     14495     15206     15194     15881     15862     16542     16537 
dram[10]:     11161     11157     11930     11925     12593     12590     13268     13289     14509     14488     15191     15203     15859     15861     16532     16539 
dram[11]:     11173     11177     11924     11893     12577     12560     13274     13261     14486     14500     15201     15202     15861     15877     16535     16541 
average row accesses per activate:
dram[0]: 63.272728 63.090908 56.083332 55.916668 65.599998 65.599998 71.111115 71.111115 71.111115 71.111115 71.111115 71.111115 71.111115 71.111115 71.111115 71.111115 
dram[1]: 63.181820 63.181820 55.833332 55.916668 65.599998 65.599998 71.111115 71.111115 71.111115 71.111115 71.111115 71.111115 71.111115 71.111115 71.111115 71.111115 
dram[2]: 63.181820 63.181820 56.166668 56.166668 65.599998 65.400002 71.111115 71.111115 71.111115 71.111115 71.111115 71.111115 71.111115 71.111115 71.111115 71.111115 
dram[3]: 63.181820 63.181820 56.250000 56.166668 65.199997 65.199997 71.111115 71.111115 71.111115 71.111115 71.111115 71.111115 71.111115 71.111115 71.111115 71.111115 
dram[4]: 63.181820 63.181820 56.166668 56.250000 65.199997 65.199997 71.111115 71.111115 71.111115 71.111115 71.111115 71.111115 71.111115 71.111115 71.111115 71.111115 
dram[5]: 63.181820 63.181820 56.166668 56.166668 65.199997 65.199997 71.111115 71.111115 71.111115 71.111115 71.111115 71.111115 71.111115 71.111115 71.111115 71.111115 
dram[6]: 63.181820 63.181820 56.250000 56.166668 65.199997 65.199997 71.111115 71.111115 71.111115 71.111115 71.111115 71.111115 71.111115 71.111115 71.111115 71.111115 
dram[7]: 63.181820 63.272728 56.166668 56.250000 65.199997 65.199997 71.111115 71.111115 71.111115 71.111115 71.111115 71.111115 71.111115 71.111115 71.111115 71.111115 
dram[8]: 63.181820 63.181820 56.166668 56.166668 65.199997 65.199997 71.111115 71.111115 71.111115 71.111115 71.111115 71.111115 71.111115 71.111115 71.111115 71.111115 
dram[9]: 63.272728 63.181820 56.250000 56.166668 65.199997 65.199997 71.111115 71.111115 71.111115 71.111115 71.111115 71.111115 71.111115 71.111115 71.111115 71.111115 
dram[10]: 63.181820 63.272728 56.166668 56.250000 65.199997 65.199997 71.111115 71.111115 71.111115 71.111115 71.111115 71.111115 71.111115 71.111115 71.111115 71.111115 
dram[11]: 63.181820 63.181820 56.166668 56.166668 65.199997 65.199997 71.111115 71.111115 71.111115 71.111115 71.111115 71.111115 71.111115 71.111115 71.111115 71.111115 
average row locality = 125324/1872 = 66.946579
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:       696       694       673       671       656       656       640       640       640       640       640       640       640       640       640       640 
dram[1]:       695       695       670       671       656       656       640       640       640       640       640       640       640       640       640       640 
dram[2]:       695       695       674       674       656       654       640       640       640       640       640       640       640       640       640       640 
dram[3]:       695       695       675       674       652       652       640       640       640       640       640       640       640       640       640       640 
dram[4]:       695       695       674       675       652       652       640       640       640       640       640       640       640       640       640       640 
dram[5]:       695       695       674       674       652       652       640       640       640       640       640       640       640       640       640       640 
dram[6]:       695       695       675       674       652       652       640       640       640       640       640       640       640       640       640       640 
dram[7]:       695       696       674       675       652       652       640       640       640       640       640       640       640       640       640       640 
dram[8]:       695       695       674       674       652       652       640       640       640       640       640       640       640       640       640       640 
dram[9]:       696       695       675       674       652       652       640       640       640       640       640       640       640       640       640       640 
dram[10]:       695       696       674       675       652       652       640       640       640       640       640       640       640       640       640       640 
dram[11]:       695       695       674       674       652       652       640       640       640       640       640       640       640       640       640       640 
total dram reads = 125324
bank skew: 696/640 = 1.09
chip skew: 10448/10442 = 1.00
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram writes = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:        414       424       405       405       339       344       342       352       338       343       333       338       332       335       330       334
dram[1]:        429       425       395       401       344       347       348       355       337       345       330       337       328       334       331       332
dram[2]:        420       430       395       395       337       348       345       348       337       343       333       336       334       334       327       333
dram[3]:        424       425       397       397       350       350       346       355       339       344       328       339       332       337       327       332
dram[4]:        423       433       391       400       340       350       345       355       339       342       334       335       334       335       331       334
dram[5]:        420       426       400       403       344       348       345       353       336       343       332       336       331       337       333       330
dram[6]:        426       427       393       397       345       354       343       356       339       344       333       340       329       336       327       331
dram[7]:        420       436       393       396       341       347       344       352       338       342       332       336       334       335       330       335
dram[8]:        426       424       394       400       348       351       351       355       336       345       330       340       331       333       330       332
dram[9]:        421       434       394       397       338       353       344       353       342       344       333       336       333       337       327       335
dram[10]:        422       431       397       400       346       348       344       353       338       343       333       333       332       336       331       335
dram[11]:        430       429       391       399       342       351       347       358       336       343       330       336       328       332       328       332
maximum mf latency per bank:
dram[0]:        340       363       353       362       347       355       345       365       345       346       355       355       328       348       338       355
dram[1]:        334       363       338       351       344       366       340       368       342       350       328       352       349       371       331       362
dram[2]:        328       355       331       348       364       383       347       383       343       358       329       373       343       367       337       359
dram[3]:        332       362       360       364       359       376       347       390       334       357       332       357       352       382       355       368
dram[4]:        326       367       354       346       364       387       354       383       348       359       347       377       328       344       345       345
dram[5]:        327       363       333       347       353       384       342       381       346       357       351       358       334       350       355       354
dram[6]:        332       373       333       345       349       375       340       367       329       348       342       405       329       351       343       342
dram[7]:        328       370       335       349       359       384       346       366       360       356       350       347       340       354       356       363
dram[8]:        329       375       347       341       361       388       348       372       334       363       366       379       349       364       339       354
dram[9]:        335       367       352       348       375       392       358       371       354       377       349       367       331       360       333       352
dram[10]:        335       354       335       351       342       382       342       386       348       354       333       364       361       366       351       362
dram[11]:        345       359       354       355       356       365       358       395       348       354       327       341       334       352       335       347
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=2 BL=16 CL=20, tRRD=10 tCCD=4, tRCD=20 tRAS=50 tRP=20 tRC=62
n_cmd=251181 n_nop=240409 n_act=172 n_pre=156 n_ref_event=94509894040224 n_req=10446 n_rd=10446 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.1664
n_activity=63430 dram_eff=0.6587
bk0: 696a 248853i bk1: 694a 247756i bk2: 673a 248900i bk3: 671a 247936i bk4: 656a 248786i bk5: 656a 247662i bk6: 640a 248985i bk7: 640a 247539i bk8: 640a 249089i bk9: 640a 247603i bk10: 640a 249101i bk11: 640a 247871i bk12: 640a 249231i bk13: 640a 248381i bk14: 640a 249295i bk15: 640a 248484i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.985066
Row_Buffer_Locality_read = 0.985066
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.442531
Bank_Level_Parallism_Col = 0.674341
Bank_Level_Parallism_Ready = 1.369665
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.166350 
total_CMD = 251181 
util_bw = 41784 
Wasted_Col = 1538 
Wasted_Row = 1346 
Idle = 206513 

BW Util Bottlenecks: 
RCDc_limit = 1761 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 251181 
n_nop = 240409 
Read = 10446 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 172 
n_pre = 156 
n_ref = 94509894040224 
n_req = 10446 
total_req = 10446 

Dual Bus Interface Util: 
issued_total_row = 328 
issued_total_col = 10446 
Row_Bus_Util =  0.001306 
CoL_Bus_Util = 0.041588 
Either_Row_CoL_Bus_Util = 0.042885 
Issued_on_Two_Bus_Simul_Util = 0.000008 
issued_two_Eff = 0.000186 
queue_avg = 0.413534 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=25 avg=0.413534
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=2 BL=16 CL=20, tRRD=10 tCCD=4, tRCD=20 tRAS=50 tRP=20 tRC=62
n_cmd=251181 n_nop=240412 n_act=172 n_pre=156 n_ref_event=4563352761069899021 n_req=10443 n_rd=10443 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.1663
n_activity=63267 dram_eff=0.6602
bk0: 695a 248817i bk1: 695a 247662i bk2: 670a 249139i bk3: 671a 248125i bk4: 656a 248775i bk5: 656a 247787i bk6: 640a 248970i bk7: 640a 247618i bk8: 640a 248951i bk9: 640a 247855i bk10: 640a 249120i bk11: 640a 247967i bk12: 640a 249049i bk13: 640a 247984i bk14: 640a 248989i bk15: 640a 247903i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.985062
Row_Buffer_Locality_read = 0.985062
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.462886
Bank_Level_Parallism_Col = 1.429426
Bank_Level_Parallism_Ready = 1.383136
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.427657 

BW Util details:
bwutil = 0.166302 
total_CMD = 251181 
util_bw = 41772 
Wasted_Col = 1543 
Wasted_Row = 1265 
Idle = 206601 

BW Util Bottlenecks: 
RCDc_limit = 1859 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 251181 
n_nop = 240412 
Read = 10443 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 172 
n_pre = 156 
n_ref = 4563352761069899021 
n_req = 10443 
total_req = 10443 

Dual Bus Interface Util: 
issued_total_row = 328 
issued_total_col = 10443 
Row_Bus_Util =  0.001306 
CoL_Bus_Util = 0.041576 
Either_Row_CoL_Bus_Util = 0.042873 
Issued_on_Two_Bus_Simul_Util = 0.000008 
issued_two_Eff = 0.000186 
queue_avg = 0.410302 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=26 avg=0.410302
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=2 BL=16 CL=20, tRRD=10 tCCD=4, tRCD=20 tRAS=50 tRP=20 tRC=62
n_cmd=251181 n_nop=240405 n_act=172 n_pre=156 n_ref_event=0 n_req=10448 n_rd=10448 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.1664
n_activity=63126 dram_eff=0.662
bk0: 695a 249024i bk1: 695a 247868i bk2: 674a 248950i bk3: 674a 247968i bk4: 656a 248700i bk5: 654a 247408i bk6: 640a 248784i bk7: 640a 247441i bk8: 640a 248999i bk9: 640a 247794i bk10: 640a 248890i bk11: 640a 247939i bk12: 640a 248906i bk13: 640a 248245i bk14: 640a 248995i bk15: 640a 248101i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.985069
Row_Buffer_Locality_read = 0.985069
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.481485
Bank_Level_Parallism_Col = 1.452156
Bank_Level_Parallism_Ready = 1.408247
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.449598 

BW Util details:
bwutil = 0.166382 
total_CMD = 251181 
util_bw = 41792 
Wasted_Col = 1537 
Wasted_Row = 1322 
Idle = 206530 

BW Util Bottlenecks: 
RCDc_limit = 1793 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 251181 
n_nop = 240405 
Read = 10448 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 172 
n_pre = 156 
n_ref = 0 
n_req = 10448 
total_req = 10448 

Dual Bus Interface Util: 
issued_total_row = 328 
issued_total_col = 10448 
Row_Bus_Util =  0.001306 
CoL_Bus_Util = 0.041596 
Either_Row_CoL_Bus_Util = 0.042901 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.415601 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=26 avg=0.415601
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=2 BL=16 CL=20, tRRD=10 tCCD=4, tRCD=20 tRAS=50 tRP=20 tRC=62
n_cmd=251181 n_nop=240412 n_act=172 n_pre=156 n_ref_event=4573064787938951897 n_req=10443 n_rd=10443 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.1663
n_activity=62873 dram_eff=0.6644
bk0: 695a 248925i bk1: 695a 248077i bk2: 675a 248918i bk3: 674a 248151i bk4: 652a 248730i bk5: 652a 247565i bk6: 640a 248802i bk7: 640a 247575i bk8: 640a 248928i bk9: 640a 247595i bk10: 640a 249026i bk11: 640a 247866i bk12: 640a 249045i bk13: 640a 247968i bk14: 640a 248889i bk15: 640a 248000i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.985062
Row_Buffer_Locality_read = 0.985062
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.488138
Bank_Level_Parallism_Col = 9.417579
Bank_Level_Parallism_Ready = 1.402432
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.437374 

BW Util details:
bwutil = 0.166302 
total_CMD = 251181 
util_bw = 41772 
Wasted_Col = 1462 
Wasted_Row = 1231 
Idle = 206716 

BW Util Bottlenecks: 
RCDc_limit = 1750 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 251181 
n_nop = 240412 
Read = 10443 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 172 
n_pre = 156 
n_ref = 4573064787938951897 
n_req = 10443 
total_req = 10443 

Dual Bus Interface Util: 
issued_total_row = 328 
issued_total_col = 10443 
Row_Bus_Util =  0.001306 
CoL_Bus_Util = 0.041576 
Either_Row_CoL_Bus_Util = 0.042873 
Issued_on_Two_Bus_Simul_Util = 0.000008 
issued_two_Eff = 0.000186 
queue_avg = 0.436868 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=26 avg=0.436868
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=2 BL=16 CL=20, tRRD=10 tCCD=4, tRCD=20 tRAS=50 tRP=20 tRC=62
n_cmd=251181 n_nop=240410 n_act=172 n_pre=156 n_ref_event=0 n_req=10443 n_rd=10443 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.1663
n_activity=62834 dram_eff=0.6648
bk0: 695a 249087i bk1: 695a 248026i bk2: 674a 249003i bk3: 675a 247866i bk4: 652a 248750i bk5: 652a 247651i bk6: 640a 248775i bk7: 640a 247341i bk8: 640a 248868i bk9: 640a 247517i bk10: 640a 248947i bk11: 640a 247931i bk12: 640a 249184i bk13: 640a 248149i bk14: 640a 248739i bk15: 640a 247916i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.985062
Row_Buffer_Locality_read = 0.985062
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.493388
Bank_Level_Parallism_Col = 1.462199
Bank_Level_Parallism_Ready = 1.408712
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.460537 

BW Util details:
bwutil = 0.166302 
total_CMD = 251181 
util_bw = 41772 
Wasted_Col = 1444 
Wasted_Row = 1300 
Idle = 206665 

BW Util Bottlenecks: 
RCDc_limit = 1741 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 251181 
n_nop = 240410 
Read = 10443 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 172 
n_pre = 156 
n_ref = 0 
n_req = 10443 
total_req = 10443 

Dual Bus Interface Util: 
issued_total_row = 328 
issued_total_col = 10443 
Row_Bus_Util =  0.001306 
CoL_Bus_Util = 0.041576 
Either_Row_CoL_Bus_Util = 0.042881 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.443732 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=24 avg=0.443732
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=2 BL=16 CL=20, tRRD=10 tCCD=4, tRCD=20 tRAS=50 tRP=20 tRC=62
n_cmd=251181 n_nop=240411 n_act=172 n_pre=156 n_ref_event=0 n_req=10442 n_rd=10442 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.1663
n_activity=62268 dram_eff=0.6708
bk0: 695a 248931i bk1: 695a 247920i bk2: 674a 249016i bk3: 674a 248258i bk4: 652a 248668i bk5: 652a 247560i bk6: 640a 248907i bk7: 640a 247655i bk8: 640a 248864i bk9: 640a 247646i bk10: 640a 248909i bk11: 640a 248019i bk12: 640a 248988i bk13: 640a 247946i bk14: 640a 248918i bk15: 640a 248058i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.985060
Row_Buffer_Locality_read = 0.985060
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.469063
Bank_Level_Parallism_Col = 1.437341
Bank_Level_Parallism_Ready = 1.387517
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.436193 

BW Util details:
bwutil = 0.166286 
total_CMD = 251181 
util_bw = 41768 
Wasted_Col = 1419 
Wasted_Row = 1315 
Idle = 206679 

BW Util Bottlenecks: 
RCDc_limit = 1686 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 251181 
n_nop = 240411 
Read = 10442 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 172 
n_pre = 156 
n_ref = 0 
n_req = 10442 
total_req = 10442 

Dual Bus Interface Util: 
issued_total_row = 328 
issued_total_col = 10442 
Row_Bus_Util =  0.001306 
CoL_Bus_Util = 0.041572 
Either_Row_CoL_Bus_Util = 0.042877 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.438927 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=22 avg=0.438927
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=2 BL=16 CL=20, tRRD=10 tCCD=4, tRCD=20 tRAS=50 tRP=20 tRC=62
n_cmd=251181 n_nop=240412 n_act=172 n_pre=156 n_ref_event=0 n_req=10443 n_rd=10443 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.1663
n_activity=61583 dram_eff=0.6783
bk0: 695a 248858i bk1: 695a 247700i bk2: 675a 248841i bk3: 674a 247950i bk4: 652a 248729i bk5: 652a 247748i bk6: 640a 248874i bk7: 640a 247327i bk8: 640a 249040i bk9: 640a 247717i bk10: 640a 248752i bk11: 640a 247469i bk12: 640a 249132i bk13: 640a 248044i bk14: 640a 249079i bk15: 640a 248208i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.985062
Row_Buffer_Locality_read = 0.985062
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.479407
Bank_Level_Parallism_Col = 1.445458
Bank_Level_Parallism_Ready = 1.401953
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.444321 

BW Util details:
bwutil = 0.166302 
total_CMD = 251181 
util_bw = 41772 
Wasted_Col = 1440 
Wasted_Row = 1240 
Idle = 206729 

BW Util Bottlenecks: 
RCDc_limit = 1782 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 251181 
n_nop = 240412 
Read = 10443 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 172 
n_pre = 156 
n_ref = 0 
n_req = 10443 
total_req = 10443 

Dual Bus Interface Util: 
issued_total_row = 328 
issued_total_col = 10443 
Row_Bus_Util =  0.001306 
CoL_Bus_Util = 0.041576 
Either_Row_CoL_Bus_Util = 0.042873 
Issued_on_Two_Bus_Simul_Util = 0.000008 
issued_two_Eff = 0.000186 
queue_avg = 0.444524 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=30 avg=0.444524
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=2 BL=16 CL=20, tRRD=10 tCCD=4, tRCD=20 tRAS=50 tRP=20 tRC=62
n_cmd=251181 n_nop=240410 n_act=172 n_pre=156 n_ref_event=0 n_req=10444 n_rd=10444 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.1663
n_activity=61842 dram_eff=0.6755
bk0: 695a 248958i bk1: 696a 247696i bk2: 674a 248975i bk3: 675a 247919i bk4: 652a 248785i bk5: 652a 247584i bk6: 640a 248621i bk7: 640a 247382i bk8: 640a 248767i bk9: 640a 247487i bk10: 640a 248890i bk11: 640a 247647i bk12: 640a 249071i bk13: 640a 248041i bk14: 640a 249097i bk15: 640a 248236i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.985063
Row_Buffer_Locality_read = 0.985063
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.496240
Bank_Level_Parallism_Col = 1.460269
Bank_Level_Parallism_Ready = 1.417839
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.460130 

BW Util details:
bwutil = 0.166318 
total_CMD = 251181 
util_bw = 41776 
Wasted_Col = 1480 
Wasted_Row = 1158 
Idle = 206767 

BW Util Bottlenecks: 
RCDc_limit = 1804 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 251181 
n_nop = 240410 
Read = 10444 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 172 
n_pre = 156 
n_ref = 0 
n_req = 10444 
total_req = 10444 

Dual Bus Interface Util: 
issued_total_row = 328 
issued_total_col = 10444 
Row_Bus_Util =  0.001306 
CoL_Bus_Util = 0.041580 
Either_Row_CoL_Bus_Util = 0.042881 
Issued_on_Two_Bus_Simul_Util = 0.000004 
issued_two_Eff = 0.000093 
queue_avg = 0.467511 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=28 avg=0.467511
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=2 BL=16 CL=20, tRRD=10 tCCD=4, tRCD=20 tRAS=50 tRP=20 tRC=62
n_cmd=251181 n_nop=240411 n_act=172 n_pre=156 n_ref_event=0 n_req=10442 n_rd=10442 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.1663
n_activity=62672 dram_eff=0.6665
bk0: 695a 248893i bk1: 695a 247877i bk2: 674a 248803i bk3: 674a 248260i bk4: 652a 248817i bk5: 652a 247683i bk6: 640a 248772i bk7: 640a 247444i bk8: 640a 248832i bk9: 640a 247803i bk10: 640a 248871i bk11: 640a 247944i bk12: 640a 248824i bk13: 640a 247993i bk14: 640a 249042i bk15: 640a 248079i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.985060
Row_Buffer_Locality_read = 0.985060
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.492810
Bank_Level_Parallism_Col = 1.460004
Bank_Level_Parallism_Ready = 1.405957
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.458535 

BW Util details:
bwutil = 0.166286 
total_CMD = 251181 
util_bw = 41768 
Wasted_Col = 1438 
Wasted_Row = 1263 
Idle = 206712 

BW Util Bottlenecks: 
RCDc_limit = 1735 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 251181 
n_nop = 240411 
Read = 10442 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 172 
n_pre = 156 
n_ref = 0 
n_req = 10442 
total_req = 10442 

Dual Bus Interface Util: 
issued_total_row = 328 
issued_total_col = 10442 
Row_Bus_Util =  0.001306 
CoL_Bus_Util = 0.041572 
Either_Row_CoL_Bus_Util = 0.042877 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.448752 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=30 avg=0.448752
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=2 BL=16 CL=20, tRRD=10 tCCD=4, tRCD=20 tRAS=50 tRP=20 tRC=62
n_cmd=251181 n_nop=240409 n_act=172 n_pre=156 n_ref_event=0 n_req=10444 n_rd=10444 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.1663
n_activity=62876 dram_eff=0.6644
bk0: 696a 248836i bk1: 695a 247660i bk2: 675a 248909i bk3: 674a 247893i bk4: 652a 248737i bk5: 652a 247696i bk6: 640a 248749i bk7: 640a 247344i bk8: 640a 248726i bk9: 640a 247555i bk10: 640a 249076i bk11: 640a 247852i bk12: 640a 249168i bk13: 640a 248313i bk14: 640a 249132i bk15: 640a 248078i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.985063
Row_Buffer_Locality_read = 0.985063
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.491689
Bank_Level_Parallism_Col = 1.456544
Bank_Level_Parallism_Ready = 1.407064
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.453063 

BW Util details:
bwutil = 0.166318 
total_CMD = 251181 
util_bw = 41776 
Wasted_Col = 1484 
Wasted_Row = 1280 
Idle = 206641 

BW Util Bottlenecks: 
RCDc_limit = 1744 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 251181 
n_nop = 240409 
Read = 10444 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 172 
n_pre = 156 
n_ref = 0 
n_req = 10444 
total_req = 10444 

Dual Bus Interface Util: 
issued_total_row = 328 
issued_total_col = 10444 
Row_Bus_Util =  0.001306 
CoL_Bus_Util = 0.041580 
Either_Row_CoL_Bus_Util = 0.042885 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.467918 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=33 avg=0.467918
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=2 BL=16 CL=20, tRRD=10 tCCD=4, tRCD=20 tRAS=50 tRP=20 tRC=62
n_cmd=251181 n_nop=240411 n_act=172 n_pre=156 n_ref_event=0 n_req=10444 n_rd=10444 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.1663
n_activity=61928 dram_eff=0.6746
bk0: 695a 248814i bk1: 696a 247467i bk2: 674a 248907i bk3: 675a 247917i bk4: 652a 248592i bk5: 652a 247719i bk6: 640a 248875i bk7: 640a 247444i bk8: 640a 248849i bk9: 640a 247422i bk10: 640a 249084i bk11: 640a 247711i bk12: 640a 248947i bk13: 640a 247877i bk14: 640a 248939i bk15: 640a 247934i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.985063
Row_Buffer_Locality_read = 0.985063
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.497869
Bank_Level_Parallism_Col = 1.469885
Bank_Level_Parallism_Ready = 1.427874
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.468171 

BW Util details:
bwutil = 0.166318 
total_CMD = 251181 
util_bw = 41776 
Wasted_Col = 1512 
Wasted_Row = 1403 
Idle = 206490 

BW Util Bottlenecks: 
RCDc_limit = 1820 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 251181 
n_nop = 240411 
Read = 10444 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 172 
n_pre = 156 
n_ref = 0 
n_req = 10444 
total_req = 10444 

Dual Bus Interface Util: 
issued_total_row = 328 
issued_total_col = 10444 
Row_Bus_Util =  0.001306 
CoL_Bus_Util = 0.041580 
Either_Row_CoL_Bus_Util = 0.042877 
Issued_on_Two_Bus_Simul_Util = 0.000008 
issued_two_Eff = 0.000186 
queue_avg = 0.484161 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=24 avg=0.484161
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=2 BL=16 CL=20, tRRD=10 tCCD=4, tRCD=20 tRAS=50 tRP=20 tRC=62
n_cmd=251181 n_nop=240412 n_act=172 n_pre=156 n_ref_event=0 n_req=10442 n_rd=10442 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.1663
n_activity=62400 dram_eff=0.6694
bk0: 695a 248668i bk1: 695a 247689i bk2: 674a 248700i bk3: 674a 247802i bk4: 652a 248640i bk5: 652a 247334i bk6: 640a 248559i bk7: 640a 246990i bk8: 640a 248942i bk9: 640a 247759i bk10: 640a 248996i bk11: 640a 247925i bk12: 640a 248949i bk13: 640a 247953i bk14: 640a 248978i bk15: 640a 248080i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.985060
Row_Buffer_Locality_read = 0.985060
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.519620
Bank_Level_Parallism_Col = 1.490474
Bank_Level_Parallism_Ready = 1.440318
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.487669 

BW Util details:
bwutil = 0.166286 
total_CMD = 251181 
util_bw = 41768 
Wasted_Col = 1531 
Wasted_Row = 1359 
Idle = 206523 

BW Util Bottlenecks: 
RCDc_limit = 1795 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 251181 
n_nop = 240412 
Read = 10442 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 172 
n_pre = 156 
n_ref = 0 
n_req = 10442 
total_req = 10442 

Dual Bus Interface Util: 
issued_total_row = 328 
issued_total_col = 10442 
Row_Bus_Util =  0.001306 
CoL_Bus_Util = 0.041572 
Either_Row_CoL_Bus_Util = 0.042873 
Issued_on_Two_Bus_Simul_Util = 0.000004 
issued_two_Eff = 0.000093 
queue_avg = 0.471043 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=28 avg=0.471043

========= L2 cache stats =========
L2_cache_bank[0]: Access = 6416, Miss = 5292, Miss_rate = 0.825, Pending_hits = 487, Reservation_fails = 0
L2_cache_bank[1]: Access = 6400, Miss = 5286, Miss_rate = 0.826, Pending_hits = 498, Reservation_fails = 0
L2_cache_bank[2]: Access = 6431, Miss = 5288, Miss_rate = 0.822, Pending_hits = 513, Reservation_fails = 0
L2_cache_bank[3]: Access = 6423, Miss = 5288, Miss_rate = 0.823, Pending_hits = 507, Reservation_fails = 0
L2_cache_bank[4]: Access = 6407, Miss = 5290, Miss_rate = 0.826, Pending_hits = 483, Reservation_fails = 0
L2_cache_bank[5]: Access = 6403, Miss = 5288, Miss_rate = 0.826, Pending_hits = 512, Reservation_fails = 0
L2_cache_bank[6]: Access = 6432, Miss = 5288, Miss_rate = 0.822, Pending_hits = 554, Reservation_fails = 0
L2_cache_bank[7]: Access = 6416, Miss = 5286, Miss_rate = 0.824, Pending_hits = 526, Reservation_fails = 0
L2_cache_bank[8]: Access = 6411, Miss = 5286, Miss_rate = 0.825, Pending_hits = 504, Reservation_fails = 0
L2_cache_bank[9]: Access = 6429, Miss = 5288, Miss_rate = 0.823, Pending_hits = 512, Reservation_fails = 0
L2_cache_bank[10]: Access = 6427, Miss = 5286, Miss_rate = 0.822, Pending_hits = 492, Reservation_fails = 0
L2_cache_bank[11]: Access = 6404, Miss = 5286, Miss_rate = 0.825, Pending_hits = 486, Reservation_fails = 0
L2_cache_bank[12]: Access = 6418, Miss = 5288, Miss_rate = 0.824, Pending_hits = 508, Reservation_fails = 0
L2_cache_bank[13]: Access = 6434, Miss = 5286, Miss_rate = 0.822, Pending_hits = 506, Reservation_fails = 0
L2_cache_bank[14]: Access = 6407, Miss = 5286, Miss_rate = 0.825, Pending_hits = 471, Reservation_fails = 0
L2_cache_bank[15]: Access = 6416, Miss = 5290, Miss_rate = 0.825, Pending_hits = 492, Reservation_fails = 0
L2_cache_bank[16]: Access = 6432, Miss = 5286, Miss_rate = 0.822, Pending_hits = 531, Reservation_fails = 0
L2_cache_bank[17]: Access = 6419, Miss = 5286, Miss_rate = 0.823, Pending_hits = 518, Reservation_fails = 0
L2_cache_bank[18]: Access = 6404, Miss = 5290, Miss_rate = 0.826, Pending_hits = 503, Reservation_fails = 0
L2_cache_bank[19]: Access = 6420, Miss = 5286, Miss_rate = 0.823, Pending_hits = 528, Reservation_fails = 0
L2_cache_bank[20]: Access = 6425, Miss = 5286, Miss_rate = 0.823, Pending_hits = 529, Reservation_fails = 0
L2_cache_bank[21]: Access = 6404, Miss = 5290, Miss_rate = 0.826, Pending_hits = 479, Reservation_fails = 0
L2_cache_bank[22]: Access = 6410, Miss = 5286, Miss_rate = 0.825, Pending_hits = 470, Reservation_fails = 0
L2_cache_bank[23]: Access = 6421, Miss = 5286, Miss_rate = 0.823, Pending_hits = 503, Reservation_fails = 0
L2_total_cache_accesses = 154009
L2_total_cache_misses = 126898
L2_total_cache_miss_rate = 0.8240
L2_total_cache_pending_hits = 12112
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 8738
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 12112
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 31251
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 94073
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 6261
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 313
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 1261
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 146174
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 7835
L2_total_cache_reservation_fail_breakdown:
L2_cache_data_port_util = 0.006
L2_cache_fill_port_util = 0.053

icnt_total_pkts_mem_to_simt=154009
icnt_total_pkts_simt_to_mem=154009
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 154009
Req_Network_cycles = 97965
Req_Network_injected_packets_per_cycle =       1.5721 
Req_Network_conflicts_per_cycle =       0.2927
Req_Network_conflicts_per_cycle_util =       0.6296
Req_Bank_Level_Parallism =       3.3818
Req_Network_in_buffer_full_per_cycle =       0.0000
Req_Network_in_buffer_avg_util =       0.0964
Req_Network_out_buffer_full_per_cycle =       0.0000
Req_Network_out_buffer_avg_util =       0.0655

Reply_Network_injected_packets_num = 154009
Reply_Network_cycles = 97965
Reply_Network_injected_packets_per_cycle =        1.5721
Reply_Network_conflicts_per_cycle =        0.6988
Reply_Network_conflicts_per_cycle_util =       1.4585
Reply_Bank_Level_Parallism =       3.2810
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       0.0667
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.0524
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 4 min, 14 sec (254 sec)
gpgpu_simulation_rate = 247691 (inst/sec)
gpgpu_simulation_rate = 385 (cycle/sec)
gpgpu_silicon_slowdown = 3545454x
GPGPU-Sim: synchronize waiting for inactive GPU simulation
GPGPU-Sim API: Stream Manager State
GPGPU-Sim: detected inactive GPU simulation thread
GPGPU-Sim: *** exit detected ***
