TimeQuest Timing Analyzer report for DE2_D5M
Sat Mar 16 19:46:12 2013
Quartus II 64-Bit Version 11.0 Build 208 07/03/2011 Service Pack 1 SJ Full Version


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. TimeQuest Timing Analyzer Summary
  3. Parallel Compilation
  4. SDC File List
  5. Clocks
  6. Slow Model Fmax Summary
  7. Slow Model Setup Summary
  8. Slow Model Hold Summary
  9. Slow Model Recovery Summary
 10. Slow Model Removal Summary
 11. Slow Model Minimum Pulse Width Summary
 12. Slow Model Setup: 'unew|altpll_component|pll|clk[2]'
 13. Slow Model Setup: 'unew|altpll_component|pll|clk[1]'
 14. Slow Model Hold: 'unew|altpll_component|pll|clk[1]'
 15. Slow Model Hold: 'unew|altpll_component|pll|clk[2]'
 16. Slow Model Recovery: 'unew|altpll_component|pll|clk[2]'
 17. Slow Model Recovery: 'unew|altpll_component|pll|clk[1]'
 18. Slow Model Removal: 'unew|altpll_component|pll|clk[1]'
 19. Slow Model Removal: 'unew|altpll_component|pll|clk[2]'
 20. Slow Model Minimum Pulse Width: 'unew|altpll_component|pll|clk[2]'
 21. Slow Model Minimum Pulse Width: 'unew|altpll_component|pll|clk[1]'
 22. Slow Model Minimum Pulse Width: 'CLOCK_50'
 23. Slow Model Minimum Pulse Width: 'altera_reserved_tck'
 24. Setup Times
 25. Hold Times
 26. Clock to Output Times
 27. Minimum Clock to Output Times
 28. Propagation Delay
 29. Minimum Propagation Delay
 30. Output Enable Times
 31. Minimum Output Enable Times
 32. Output Disable Times
 33. Minimum Output Disable Times
 34. Fast Model Setup Summary
 35. Fast Model Hold Summary
 36. Fast Model Recovery Summary
 37. Fast Model Removal Summary
 38. Fast Model Minimum Pulse Width Summary
 39. Fast Model Setup: 'unew|altpll_component|pll|clk[2]'
 40. Fast Model Setup: 'unew|altpll_component|pll|clk[1]'
 41. Fast Model Hold: 'unew|altpll_component|pll|clk[1]'
 42. Fast Model Hold: 'unew|altpll_component|pll|clk[2]'
 43. Fast Model Recovery: 'unew|altpll_component|pll|clk[2]'
 44. Fast Model Recovery: 'unew|altpll_component|pll|clk[1]'
 45. Fast Model Removal: 'unew|altpll_component|pll|clk[1]'
 46. Fast Model Removal: 'unew|altpll_component|pll|clk[2]'
 47. Fast Model Minimum Pulse Width: 'unew|altpll_component|pll|clk[2]'
 48. Fast Model Minimum Pulse Width: 'unew|altpll_component|pll|clk[1]'
 49. Fast Model Minimum Pulse Width: 'CLOCK_50'
 50. Fast Model Minimum Pulse Width: 'altera_reserved_tck'
 51. Setup Times
 52. Hold Times
 53. Clock to Output Times
 54. Minimum Clock to Output Times
 55. Propagation Delay
 56. Minimum Propagation Delay
 57. Output Enable Times
 58. Minimum Output Enable Times
 59. Output Disable Times
 60. Minimum Output Disable Times
 61. Multicorner Timing Analysis Summary
 62. Setup Times
 63. Hold Times
 64. Clock to Output Times
 65. Minimum Clock to Output Times
 66. Progagation Delay
 67. Minimum Progagation Delay
 68. Setup Transfers
 69. Hold Transfers
 70. Recovery Transfers
 71. Removal Transfers
 72. Report TCCS
 73. Report RSKM
 74. Unconstrained Paths
 75. TimeQuest Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2011 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+---------------------------------------------------------------------------------------+
; TimeQuest Timing Analyzer Summary                                                     ;
+--------------------+------------------------------------------------------------------+
; Quartus II Version ; Version 11.0 Build 208 07/03/2011 Service Pack 1 SJ Full Version ;
; Revision Name      ; DE2_D5M                                                          ;
; Device Family      ; Cyclone II                                                       ;
; Device Name        ; EP2C35F672C6                                                     ;
; Timing Models      ; Final                                                            ;
; Delay Model        ; Combined                                                         ;
; Rise/Fall Delays   ; Unavailable                                                      ;
+--------------------+------------------------------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 2           ;
; Maximum allowed            ; 2           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 2           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     1 processor            ; 100.0%      ;
;     2 processors           ; < 0.1%      ;
+----------------------------+-------------+


+---------------------------------------------------+
; SDC File List                                     ;
+---------------+--------+--------------------------+
; SDC File Path ; Status ; Read at                  ;
+---------------+--------+--------------------------+
; DE2_D5M.sdc   ; OK     ; Sat Mar 16 19:46:08 2013 ;
+---------------+--------+--------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                                                                                                   ;
+----------------------------------+-----------+---------+-----------+--------+--------+------------+-----------+-------------+--------+--------+-----------+------------+----------+----------+------------------------------------+--------------------------------------+
; Clock Name                       ; Type      ; Period  ; Frequency ; Rise   ; Fall   ; Duty Cycle ; Divide by ; Multiply by ; Phase  ; Offset ; Edge List ; Edge Shift ; Inverted ; Master   ; Source                             ; Targets                              ;
+----------------------------------+-----------+---------+-----------+--------+--------+------------+-----------+-------------+--------+--------+-----------+------------+----------+----------+------------------------------------+--------------------------------------+
; altera_reserved_tck              ; Base      ; 100.000 ; 10.0 MHz  ; 0.000  ; 50.000 ;            ;           ;             ;        ;        ;           ;            ;          ;          ;                                    ; { altera_reserved_tck }              ;
; CLOCK_50                         ; Base      ; 20.000  ; 50.0 MHz  ; 0.000  ; 10.000 ;            ;           ;             ;        ;        ;           ;            ;          ;          ;                                    ; { CLOCK_50 }                         ;
; unew|altpll_component|pll|clk[0] ; Generated ; 10.000  ; 100.0 MHz ; -3.000 ; 2.000  ; 50.00      ; 1         ; 2           ; -108.0 ;        ;           ;            ; false    ; CLOCK_50 ; unew|altpll_component|pll|inclk[0] ; { unew|altpll_component|pll|clk[0] } ;
; unew|altpll_component|pll|clk[1] ; Generated ; 20.000  ; 50.0 MHz  ; 0.000  ; 10.000 ; 50.00      ; 1         ; 1           ;        ;        ;           ;            ; false    ; CLOCK_50 ; unew|altpll_component|pll|inclk[0] ; { unew|altpll_component|pll|clk[1] } ;
; unew|altpll_component|pll|clk[2] ; Generated ; 10.000  ; 100.0 MHz ; 0.000  ; 5.000  ; 50.00      ; 1         ; 2           ;        ;        ;           ;            ; false    ; CLOCK_50 ; unew|altpll_component|pll|inclk[0] ; { unew|altpll_component|pll|clk[2] } ;
+----------------------------------+-----------+---------+-----------+--------+--------+------------+-----------+-------------+--------+--------+-----------+------------+----------+----------+------------------------------------+--------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------+
; Slow Model Fmax Summary                                                                                                 ;
+------------+-----------------+----------------------------------+-------------------------------------------------------+
; Fmax       ; Restricted Fmax ; Clock Name                       ; Note                                                  ;
+------------+-----------------+----------------------------------+-------------------------------------------------------+
; 125.49 MHz ; 125.49 MHz      ; unew|altpll_component|pll|clk[1] ;                                                       ;
; 218.72 MHz ; 210.08 MHz      ; unew|altpll_component|pll|clk[2] ; limit due to high minimum pulse width violation (tch) ;
+------------+-----------------+----------------------------------+-------------------------------------------------------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+-----------------------------------------------------------+
; Slow Model Setup Summary                                  ;
+----------------------------------+--------+---------------+
; Clock                            ; Slack  ; End Point TNS ;
+----------------------------------+--------+---------------+
; unew|altpll_component|pll|clk[2] ; 5.118  ; 0.000         ;
; unew|altpll_component|pll|clk[1] ; 12.031 ; 0.000         ;
+----------------------------------+--------+---------------+


+----------------------------------------------------------+
; Slow Model Hold Summary                                  ;
+----------------------------------+-------+---------------+
; Clock                            ; Slack ; End Point TNS ;
+----------------------------------+-------+---------------+
; unew|altpll_component|pll|clk[1] ; 0.391 ; 0.000         ;
; unew|altpll_component|pll|clk[2] ; 0.391 ; 0.000         ;
+----------------------------------+-------+---------------+


+-----------------------------------------------------------+
; Slow Model Recovery Summary                               ;
+----------------------------------+--------+---------------+
; Clock                            ; Slack  ; End Point TNS ;
+----------------------------------+--------+---------------+
; unew|altpll_component|pll|clk[2] ; 2.417  ; 0.000         ;
; unew|altpll_component|pll|clk[1] ; 15.180 ; 0.000         ;
+----------------------------------+--------+---------------+


+----------------------------------------------------------+
; Slow Model Removal Summary                               ;
+----------------------------------+-------+---------------+
; Clock                            ; Slack ; End Point TNS ;
+----------------------------------+-------+---------------+
; unew|altpll_component|pll|clk[1] ; 1.677 ; 0.000         ;
; unew|altpll_component|pll|clk[2] ; 2.351 ; 0.000         ;
+----------------------------------+-------+---------------+


+-----------------------------------------------------------+
; Slow Model Minimum Pulse Width Summary                    ;
+----------------------------------+--------+---------------+
; Clock                            ; Slack  ; End Point TNS ;
+----------------------------------+--------+---------------+
; unew|altpll_component|pll|clk[2] ; 2.620  ; 0.000         ;
; unew|altpll_component|pll|clk[1] ; 7.873  ; 0.000         ;
; CLOCK_50                         ; 10.000 ; 0.000         ;
; altera_reserved_tck              ; 97.778 ; 0.000         ;
+----------------------------------+--------+---------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Setup: 'unew|altpll_component|pll|clk[2]'                                                                                                                                                                                                                                                                                                                                                                                                 ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------+----------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                    ; To Node                                                                                                                                                        ; Launch Clock                     ; Latch Clock                      ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------+----------------------------------+--------------+------------+------------+
; 5.118 ; Reset_Delay:u2|oRST_0                                                                                                                                        ; Sdram_Control_4Port:u7|mADDR[14]_OTERM33                                                                                                                       ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[2] ; 10.000       ; 0.009      ; 4.927      ;
; 5.118 ; Reset_Delay:u2|oRST_0                                                                                                                                        ; Sdram_Control_4Port:u7|mADDR[16]_OTERM25                                                                                                                       ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[2] ; 10.000       ; 0.009      ; 4.927      ;
; 5.118 ; Reset_Delay:u2|oRST_0                                                                                                                                        ; Sdram_Control_4Port:u7|mADDR[19]_OTERM17                                                                                                                       ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[2] ; 10.000       ; 0.009      ; 4.927      ;
; 5.118 ; Reset_Delay:u2|oRST_0                                                                                                                                        ; Sdram_Control_4Port:u7|mADDR[22]_OTERM15                                                                                                                       ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[2] ; 10.000       ; 0.009      ; 4.927      ;
; 5.128 ; Reset_Delay:u2|oRST_0                                                                                                                                        ; Sdram_Control_4Port:u7|mADDR[8]_OTERM61                                                                                                                        ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[2] ; 10.000       ; 0.007      ; 4.915      ;
; 5.128 ; Reset_Delay:u2|oRST_0                                                                                                                                        ; Sdram_Control_4Port:u7|mADDR[17]                                                                                                                               ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[2] ; 10.000       ; 0.007      ; 4.915      ;
; 5.128 ; Reset_Delay:u2|oRST_0                                                                                                                                        ; Sdram_Control_4Port:u7|mADDR[18]_OTERM21                                                                                                                       ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[2] ; 10.000       ; 0.007      ; 4.915      ;
; 5.128 ; Reset_Delay:u2|oRST_0                                                                                                                                        ; Sdram_Control_4Port:u7|mADDR[20]_OTERM9                                                                                                                        ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[2] ; 10.000       ; 0.007      ; 4.915      ;
; 5.128 ; Reset_Delay:u2|oRST_0                                                                                                                                        ; Sdram_Control_4Port:u7|mADDR[20]_OTERM11                                                                                                                       ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[2] ; 10.000       ; 0.007      ; 4.915      ;
; 5.128 ; Reset_Delay:u2|oRST_0                                                                                                                                        ; Sdram_Control_4Port:u7|mADDR[21]_OTERM7                                                                                                                        ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[2] ; 10.000       ; 0.007      ; 4.915      ;
; 5.128 ; Reset_Delay:u2|oRST_0                                                                                                                                        ; Sdram_Control_4Port:u7|mADDR[21]_OTERM3                                                                                                                        ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[2] ; 10.000       ; 0.007      ; 4.915      ;
; 5.428 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|rdptr_g[6]                                                  ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|op_1~16_OTERM69                                               ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 10.000       ; 0.000      ; 4.608      ;
; 5.458 ; Reset_Delay:u2|oRST_0                                                                                                                                        ; Sdram_Control_4Port:u7|mADDR[8]_OTERM59                                                                                                                        ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[2] ; 10.000       ; 0.005      ; 4.583      ;
; 5.458 ; Reset_Delay:u2|oRST_0                                                                                                                                        ; Sdram_Control_4Port:u7|mADDR[8]_OTERM57                                                                                                                        ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[2] ; 10.000       ; 0.005      ; 4.583      ;
; 5.458 ; Reset_Delay:u2|oRST_0                                                                                                                                        ; Sdram_Control_4Port:u7|mADDR[9]_OTERM55                                                                                                                        ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[2] ; 10.000       ; 0.005      ; 4.583      ;
; 5.458 ; Reset_Delay:u2|oRST_0                                                                                                                                        ; Sdram_Control_4Port:u7|mADDR[10]_OTERM51                                                                                                                       ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[2] ; 10.000       ; 0.005      ; 4.583      ;
; 5.458 ; Reset_Delay:u2|oRST_0                                                                                                                                        ; Sdram_Control_4Port:u7|mADDR[10]_OTERM49                                                                                                                       ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[2] ; 10.000       ; 0.005      ; 4.583      ;
; 5.458 ; Reset_Delay:u2|oRST_0                                                                                                                                        ; Sdram_Control_4Port:u7|mADDR[11]_OTERM47                                                                                                                       ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[2] ; 10.000       ; 0.005      ; 4.583      ;
; 5.458 ; Reset_Delay:u2|oRST_0                                                                                                                                        ; Sdram_Control_4Port:u7|mADDR[11]_OTERM45                                                                                                                       ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[2] ; 10.000       ; 0.005      ; 4.583      ;
; 5.458 ; Reset_Delay:u2|oRST_0                                                                                                                                        ; Sdram_Control_4Port:u7|mADDR[12]_OTERM43                                                                                                                       ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[2] ; 10.000       ; 0.005      ; 4.583      ;
; 5.458 ; Reset_Delay:u2|oRST_0                                                                                                                                        ; Sdram_Control_4Port:u7|mADDR[13]_OTERM39                                                                                                                       ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[2] ; 10.000       ; 0.005      ; 4.583      ;
; 5.458 ; Reset_Delay:u2|oRST_0                                                                                                                                        ; Sdram_Control_4Port:u7|mADDR[14]_OTERM35                                                                                                                       ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[2] ; 10.000       ; 0.005      ; 4.583      ;
; 5.458 ; Reset_Delay:u2|oRST_0                                                                                                                                        ; Sdram_Control_4Port:u7|mADDR[15]_OTERM29                                                                                                                       ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[2] ; 10.000       ; 0.005      ; 4.583      ;
; 5.458 ; Reset_Delay:u2|oRST_0                                                                                                                                        ; Sdram_Control_4Port:u7|mADDR[15]_OTERM31                                                                                                                       ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[2] ; 10.000       ; 0.005      ; 4.583      ;
; 5.458 ; Reset_Delay:u2|oRST_0                                                                                                                                        ; Sdram_Control_4Port:u7|mADDR[16]_OTERM27                                                                                                                       ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[2] ; 10.000       ; 0.005      ; 4.583      ;
; 5.458 ; Reset_Delay:u2|oRST_0                                                                                                                                        ; Sdram_Control_4Port:u7|mADDR[18]_OTERM23                                                                                                                       ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[2] ; 10.000       ; 0.005      ; 4.583      ;
; 5.458 ; Reset_Delay:u2|oRST_0                                                                                                                                        ; Sdram_Control_4Port:u7|mADDR[19]_OTERM19                                                                                                                       ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[2] ; 10.000       ; 0.005      ; 4.583      ;
; 5.458 ; Reset_Delay:u2|oRST_0                                                                                                                                        ; Sdram_Control_4Port:u7|mADDR[22]_OTERM13                                                                                                                       ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[2] ; 10.000       ; 0.005      ; 4.583      ;
; 5.530 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe20a[9] ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[9]                      ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 10.000       ; -0.003     ; 4.503      ;
; 5.530 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe20a[9] ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[8]                      ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 10.000       ; -0.003     ; 4.503      ;
; 5.532 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe20a[9] ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[5]                      ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 10.000       ; -0.003     ; 4.501      ;
; 5.533 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe20a[9] ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[6]                      ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 10.000       ; -0.003     ; 4.500      ;
; 5.547 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe20a[8] ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[9]                      ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 10.000       ; -0.003     ; 4.486      ;
; 5.547 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe20a[8] ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[8]                      ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 10.000       ; -0.003     ; 4.486      ;
; 5.549 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe20a[8] ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[5]                      ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 10.000       ; -0.003     ; 4.484      ;
; 5.550 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe20a[8] ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[6]                      ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 10.000       ; -0.003     ; 4.483      ;
; 5.616 ; Reset_Delay:u2|oRST_0                                                                                                                                        ; Sdram_Control_4Port:u7|mADDR[21]_OTERM1                                                                                                                        ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[2] ; 10.000       ; 0.005      ; 4.425      ;
; 5.616 ; Reset_Delay:u2|oRST_0                                                                                                                                        ; Sdram_Control_4Port:u7|mADDR[9]_OTERM53                                                                                                                        ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[2] ; 10.000       ; 0.005      ; 4.425      ;
; 5.616 ; Reset_Delay:u2|oRST_0                                                                                                                                        ; Sdram_Control_4Port:u7|mADDR[21]_OTERM5                                                                                                                        ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[2] ; 10.000       ; 0.005      ; 4.425      ;
; 5.616 ; Reset_Delay:u2|oRST_0                                                                                                                                        ; Sdram_Control_4Port:u7|mADDR[12]_OTERM41                                                                                                                       ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[2] ; 10.000       ; 0.005      ; 4.425      ;
; 5.616 ; Reset_Delay:u2|oRST_0                                                                                                                                        ; Sdram_Control_4Port:u7|mADDR[13]_OTERM37                                                                                                                       ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[2] ; 10.000       ; 0.005      ; 4.425      ;
; 5.621 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe20a[8] ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[9]  ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 10.000       ; 0.029      ; 4.373      ;
; 5.621 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe20a[8] ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[10] ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 10.000       ; 0.029      ; 4.373      ;
; 5.621 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe20a[8] ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[11] ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 10.000       ; 0.029      ; 4.373      ;
; 5.621 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe20a[8] ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[12] ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 10.000       ; 0.029      ; 4.373      ;
; 5.621 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe20a[8] ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[13] ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 10.000       ; 0.029      ; 4.373      ;
; 5.621 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe20a[8] ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[14] ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 10.000       ; 0.029      ; 4.373      ;
; 5.621 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe20a[8] ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[15] ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 10.000       ; 0.029      ; 4.373      ;
; 5.622 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe20a[4] ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[9]  ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 10.000       ; 0.029      ; 4.372      ;
; 5.622 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe20a[4] ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[10] ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 10.000       ; 0.029      ; 4.372      ;
; 5.622 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe20a[4] ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[11] ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 10.000       ; 0.029      ; 4.372      ;
; 5.622 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe20a[4] ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[12] ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 10.000       ; 0.029      ; 4.372      ;
; 5.622 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe20a[4] ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[13] ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 10.000       ; 0.029      ; 4.372      ;
; 5.622 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe20a[4] ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[14] ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 10.000       ; 0.029      ; 4.372      ;
; 5.622 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe20a[4] ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[15] ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 10.000       ; 0.029      ; 4.372      ;
; 5.637 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|rdptr_g[9]                                                  ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|op_1~16_OTERM69                                               ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 10.000       ; 0.000      ; 4.399      ;
; 5.661 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|rdptr_g[4]                                                  ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[9]  ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 10.000       ; 0.029      ; 4.333      ;
; 5.661 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|rdptr_g[4]                                                  ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[10] ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 10.000       ; 0.029      ; 4.333      ;
; 5.661 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|rdptr_g[4]                                                  ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[11] ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 10.000       ; 0.029      ; 4.333      ;
; 5.661 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|rdptr_g[4]                                                  ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[12] ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 10.000       ; 0.029      ; 4.333      ;
; 5.661 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|rdptr_g[4]                                                  ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[13] ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 10.000       ; 0.029      ; 4.333      ;
; 5.661 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|rdptr_g[4]                                                  ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[14] ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 10.000       ; 0.029      ; 4.333      ;
; 5.661 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|rdptr_g[4]                                                  ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[15] ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 10.000       ; 0.029      ; 4.333      ;
; 5.710 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|rdptr_g[7]                                                  ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|op_1~16_OTERM69                                               ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 10.000       ; 0.001      ; 4.327      ;
; 5.714 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe20a[9] ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[0]                      ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 10.000       ; -0.002     ; 4.320      ;
; 5.714 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe20a[9] ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|parity5                           ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 10.000       ; -0.002     ; 4.320      ;
; 5.714 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe20a[9] ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|sub_parity6a0                     ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 10.000       ; -0.002     ; 4.320      ;
; 5.714 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe20a[9] ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|sub_parity6a2                     ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 10.000       ; -0.002     ; 4.320      ;
; 5.714 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe20a[9] ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|sub_parity6a1                     ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 10.000       ; -0.002     ; 4.320      ;
; 5.731 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe20a[8] ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[0]                      ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 10.000       ; -0.002     ; 4.303      ;
; 5.731 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe20a[8] ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|parity5                           ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 10.000       ; -0.002     ; 4.303      ;
; 5.731 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe20a[8] ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|sub_parity6a0                     ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 10.000       ; -0.002     ; 4.303      ;
; 5.731 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe20a[8] ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|sub_parity6a2                     ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 10.000       ; -0.002     ; 4.303      ;
; 5.731 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe20a[8] ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|sub_parity6a1                     ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 10.000       ; -0.002     ; 4.303      ;
; 5.745 ; Sdram_Control_4Port:u7|ST[7]                                                                                                                                 ; Sdram_Control_4Port:u7|SA[1]                                                                                                                                   ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 10.000       ; -0.002     ; 4.289      ;
; 5.746 ; Sdram_Control_4Port:u7|ST[7]                                                                                                                                 ; Sdram_Control_4Port:u7|SA[0]                                                                                                                                   ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 10.000       ; -0.002     ; 4.288      ;
; 5.746 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe20a[4] ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[9]                      ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 10.000       ; -0.003     ; 4.287      ;
; 5.746 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe20a[4] ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[8]                      ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 10.000       ; -0.003     ; 4.287      ;
; 5.748 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe20a[4] ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[5]                      ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 10.000       ; -0.003     ; 4.285      ;
; 5.749 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe20a[4] ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[6]                      ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 10.000       ; -0.003     ; 4.284      ;
; 5.759 ; Reset_Delay:u2|oRST_0                                                                                                                                        ; Sdram_Control_4Port:u7|rRD2_ADDR[21]                                                                                                                           ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[2] ; 10.000       ; -0.022     ; 4.255      ;
; 5.759 ; Reset_Delay:u2|oRST_0                                                                                                                                        ; Sdram_Control_4Port:u7|rRD2_ADDR[22]                                                                                                                           ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[2] ; 10.000       ; -0.022     ; 4.255      ;
; 5.759 ; Reset_Delay:u2|oRST_0                                                                                                                                        ; Sdram_Control_4Port:u7|rRD2_ADDR[19]                                                                                                                           ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[2] ; 10.000       ; -0.022     ; 4.255      ;
; 5.765 ; Reset_Delay:u2|oRST_0                                                                                                                                        ; Sdram_Control_4Port:u7|RD_MASK[1]                                                                                                                              ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[2] ; 10.000       ; 0.002      ; 4.273      ;
; 5.765 ; Reset_Delay:u2|oRST_0                                                                                                                                        ; Sdram_Control_4Port:u7|mRD                                                                                                                                     ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[2] ; 10.000       ; 0.002      ; 4.273      ;
; 5.777 ; Sdram_Control_4Port:u7|RD_MASK[1]                                                                                                                            ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_gray2bin_kdb:wrptr_g_gray2bin|xor6_OTERM81                   ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 10.000       ; -0.017     ; 4.242      ;
; 5.785 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|rdptr_g[4]                                                  ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[9]                      ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 10.000       ; -0.003     ; 4.248      ;
; 5.785 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|rdptr_g[4]                                                  ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[8]                      ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 10.000       ; -0.003     ; 4.248      ;
; 5.787 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|rdptr_g[4]                                                  ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[5]                      ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 10.000       ; -0.003     ; 4.246      ;
; 5.788 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|rdptr_g[4]                                                  ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[6]                      ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 10.000       ; -0.003     ; 4.245      ;
; 5.795 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[6]                     ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|op_2~16_OTERM63                                                ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 10.000       ; 0.001      ; 4.242      ;
; 5.799 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|op_1~16_OTERM69                                             ; Sdram_Control_4Port:u7|mADDR[14]_OTERM33                                                                                                                       ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 10.000       ; 0.001      ; 4.238      ;
; 5.799 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|op_1~16_OTERM69                                             ; Sdram_Control_4Port:u7|mADDR[16]_OTERM25                                                                                                                       ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 10.000       ; 0.001      ; 4.238      ;
; 5.799 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|op_1~16_OTERM69                                             ; Sdram_Control_4Port:u7|mADDR[19]_OTERM17                                                                                                                       ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 10.000       ; 0.001      ; 4.238      ;
; 5.799 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|op_1~16_OTERM69                                             ; Sdram_Control_4Port:u7|mADDR[22]_OTERM15                                                                                                                       ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 10.000       ; 0.001      ; 4.238      ;
; 5.809 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|op_1~16_OTERM69                                             ; Sdram_Control_4Port:u7|mADDR[8]_OTERM61                                                                                                                        ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 10.000       ; -0.001     ; 4.226      ;
; 5.809 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|op_1~16_OTERM69                                             ; Sdram_Control_4Port:u7|mADDR[17]                                                                                                                               ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 10.000       ; -0.001     ; 4.226      ;
; 5.809 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|op_1~16_OTERM69                                             ; Sdram_Control_4Port:u7|mADDR[18]_OTERM21                                                                                                                       ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 10.000       ; -0.001     ; 4.226      ;
; 5.809 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|op_1~16_OTERM69                                             ; Sdram_Control_4Port:u7|mADDR[20]_OTERM9                                                                                                                        ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 10.000       ; -0.001     ; 4.226      ;
; 5.809 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|op_1~16_OTERM69                                             ; Sdram_Control_4Port:u7|mADDR[20]_OTERM11                                                                                                                       ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 10.000       ; -0.001     ; 4.226      ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------+----------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Setup: 'unew|altpll_component|pll|clk[1]'                                                                                                                                                                                                                                                                                                                                                                                                                                    ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------+----------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                      ; To Node                                                                                                                                                                        ; Launch Clock                     ; Latch Clock                      ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------+----------------------------------+--------------+------------+------------+
; 12.031 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|F_pc[21]                                                                                                        ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|D_iw[14]                                                                                                        ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 20.000       ; -0.011     ; 7.994      ;
; 12.064 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|F_pc[20]                                                                                                        ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|D_iw[14]                                                                                                        ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 20.000       ; -0.011     ; 7.961      ;
; 12.162 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|F_pc[22]                                                                                                        ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|D_iw[14]                                                                                                        ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 20.000       ; -0.011     ; 7.863      ;
; 12.194 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|W_alu_result[22]                                                                                                ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|D_iw[3]                                                                                                         ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 20.000       ; -0.026     ; 7.816      ;
; 12.203 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|cpu_0_test_bench:the_cpu_0_test_bench|d_write                                                                   ; niosSystemCamControl:niosSystemCamControl_inst|onchip_memory2_0:the_onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_94c1:auto_generated|ram_block1a12~porta_address_reg0 ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 20.000       ; 0.050      ; 7.812      ;
; 12.205 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|cpu_0_test_bench:the_cpu_0_test_bench|d_write                                                                   ; niosSystemCamControl:niosSystemCamControl_inst|onchip_memory2_0:the_onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_94c1:auto_generated|ram_block1a11~porta_address_reg0 ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 20.000       ; 0.070      ; 7.830      ;
; 12.209 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|cpu_0_test_bench:the_cpu_0_test_bench|d_write                                                                   ; niosSystemCamControl:niosSystemCamControl_inst|onchip_memory2_0:the_onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_94c1:auto_generated|ram_block1a9~porta_address_reg0  ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 20.000       ; 0.061      ; 7.817      ;
; 12.225 ; niosSystemCamControl:niosSystemCamControl_inst|onchip_memory2_0:the_onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_94c1:auto_generated|ram_block1a8~porta_we_reg        ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|av_ld_byte1_data[0]                                                                                             ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 20.000       ; -0.059     ; 7.752      ;
; 12.225 ; niosSystemCamControl:niosSystemCamControl_inst|onchip_memory2_0:the_onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_94c1:auto_generated|ram_block1a8~porta_address_reg0  ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|av_ld_byte1_data[0]                                                                                             ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 20.000       ; -0.059     ; 7.752      ;
; 12.225 ; niosSystemCamControl:niosSystemCamControl_inst|onchip_memory2_0:the_onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_94c1:auto_generated|ram_block1a8~porta_address_reg1  ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|av_ld_byte1_data[0]                                                                                             ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 20.000       ; -0.059     ; 7.752      ;
; 12.225 ; niosSystemCamControl:niosSystemCamControl_inst|onchip_memory2_0:the_onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_94c1:auto_generated|ram_block1a8~porta_address_reg2  ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|av_ld_byte1_data[0]                                                                                             ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 20.000       ; -0.059     ; 7.752      ;
; 12.225 ; niosSystemCamControl:niosSystemCamControl_inst|onchip_memory2_0:the_onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_94c1:auto_generated|ram_block1a8~porta_address_reg3  ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|av_ld_byte1_data[0]                                                                                             ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 20.000       ; -0.059     ; 7.752      ;
; 12.225 ; niosSystemCamControl:niosSystemCamControl_inst|onchip_memory2_0:the_onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_94c1:auto_generated|ram_block1a8~porta_address_reg4  ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|av_ld_byte1_data[0]                                                                                             ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 20.000       ; -0.059     ; 7.752      ;
; 12.225 ; niosSystemCamControl:niosSystemCamControl_inst|onchip_memory2_0:the_onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_94c1:auto_generated|ram_block1a8~porta_address_reg5  ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|av_ld_byte1_data[0]                                                                                             ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 20.000       ; -0.059     ; 7.752      ;
; 12.225 ; niosSystemCamControl:niosSystemCamControl_inst|onchip_memory2_0:the_onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_94c1:auto_generated|ram_block1a8~porta_address_reg6  ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|av_ld_byte1_data[0]                                                                                             ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 20.000       ; -0.059     ; 7.752      ;
; 12.225 ; niosSystemCamControl:niosSystemCamControl_inst|onchip_memory2_0:the_onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_94c1:auto_generated|ram_block1a8~porta_address_reg7  ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|av_ld_byte1_data[0]                                                                                             ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 20.000       ; -0.059     ; 7.752      ;
; 12.225 ; niosSystemCamControl:niosSystemCamControl_inst|onchip_memory2_0:the_onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_94c1:auto_generated|ram_block1a8~porta_address_reg8  ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|av_ld_byte1_data[0]                                                                                             ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 20.000       ; -0.059     ; 7.752      ;
; 12.225 ; niosSystemCamControl:niosSystemCamControl_inst|onchip_memory2_0:the_onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_94c1:auto_generated|ram_block1a8~porta_address_reg9  ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|av_ld_byte1_data[0]                                                                                             ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 20.000       ; -0.059     ; 7.752      ;
; 12.225 ; niosSystemCamControl:niosSystemCamControl_inst|onchip_memory2_0:the_onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_94c1:auto_generated|ram_block1a8~porta_address_reg10 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|av_ld_byte1_data[0]                                                                                             ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 20.000       ; -0.059     ; 7.752      ;
; 12.225 ; niosSystemCamControl:niosSystemCamControl_inst|onchip_memory2_0:the_onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_94c1:auto_generated|ram_block1a8~porta_address_reg11 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|av_ld_byte1_data[0]                                                                                             ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 20.000       ; -0.059     ; 7.752      ;
; 12.242 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|W_alu_result[21]                                                                                                ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|D_iw[3]                                                                                                         ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 20.000       ; -0.026     ; 7.768      ;
; 12.245 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|W_alu_result[22]                                                                                                ; niosSystemCamControl:niosSystemCamControl_inst|onchip_memory2_0:the_onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_94c1:auto_generated|ram_block1a12~porta_address_reg0 ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 20.000       ; 0.027      ; 7.747      ;
; 12.246 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|cpu_0_test_bench:the_cpu_0_test_bench|d_write                                                                   ; niosSystemCamControl:niosSystemCamControl_inst|onchip_memory2_0:the_onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_94c1:auto_generated|ram_block1a8~porta_address_reg2  ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 20.000       ; 0.059      ; 7.778      ;
; 12.247 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|W_alu_result[22]                                                                                                ; niosSystemCamControl:niosSystemCamControl_inst|onchip_memory2_0:the_onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_94c1:auto_generated|ram_block1a11~porta_address_reg0 ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 20.000       ; 0.047      ; 7.765      ;
; 12.248 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_data_master_arbitrator:the_cpu_0_data_master|cpu_0_data_master_dbs_address[1]                                             ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0:the_sdram_0|sdram_0_input_efifo_module:the_sdram_0_input_efifo_module|entry_0[22]                                       ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 20.000       ; 0.020      ; 7.808      ;
; 12.248 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_data_master_arbitrator:the_cpu_0_data_master|cpu_0_data_master_dbs_address[1]                                             ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0:the_sdram_0|sdram_0_input_efifo_module:the_sdram_0_input_efifo_module|entry_0[23]                                       ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 20.000       ; 0.020      ; 7.808      ;
; 12.251 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|W_alu_result[22]                                                                                                ; niosSystemCamControl:niosSystemCamControl_inst|onchip_memory2_0:the_onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_94c1:auto_generated|ram_block1a9~porta_address_reg0  ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 20.000       ; 0.038      ; 7.752      ;
; 12.259 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|F_pc[21]                                                                                                        ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|D_iw[0]                                                                                                         ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 20.000       ; -0.024     ; 7.753      ;
; 12.262 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|F_pc[21]                                                                                                        ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|D_iw[16]                                                                                                        ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 20.000       ; -0.022     ; 7.752      ;
; 12.269 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|cpu_0_test_bench:the_cpu_0_test_bench|d_write                                                                   ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|D_iw[3]                                                                                                         ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 20.000       ; -0.003     ; 7.764      ;
; 12.276 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|cpu_0_test_bench:the_cpu_0_test_bench|d_write                                                                   ; niosSystemCamControl:niosSystemCamControl_inst|onchip_memory2_0:the_onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_94c1:auto_generated|ram_block1a8~porta_address_reg0  ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 20.000       ; 0.059      ; 7.748      ;
; 12.285 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|cpu_0_test_bench:the_cpu_0_test_bench|d_write                                                                   ; niosSystemCamControl:niosSystemCamControl_inst|onchip_memory2_0:the_onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_94c1:auto_generated|ram_block1a9~porta_address_reg2  ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 20.000       ; 0.061      ; 7.741      ;
; 12.285 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_data_master_arbitrator:the_cpu_0_data_master|cpu_0_data_master_dbs_address[1]                                             ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0:the_sdram_0|sdram_0_input_efifo_module:the_sdram_0_input_efifo_module|entry_0[0]                                        ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 20.000       ; 0.025      ; 7.776      ;
; 12.285 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_data_master_arbitrator:the_cpu_0_data_master|cpu_0_data_master_dbs_address[1]                                             ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0:the_sdram_0|sdram_0_input_efifo_module:the_sdram_0_input_efifo_module|entry_0[33]                                       ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 20.000       ; 0.025      ; 7.776      ;
; 12.285 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_data_master_arbitrator:the_cpu_0_data_master|cpu_0_data_master_dbs_address[1]                                             ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0:the_sdram_0|sdram_0_input_efifo_module:the_sdram_0_input_efifo_module|entry_0[1]                                        ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 20.000       ; 0.025      ; 7.776      ;
; 12.288 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|W_alu_result[22]                                                                                                ; niosSystemCamControl:niosSystemCamControl_inst|onchip_memory2_0:the_onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_94c1:auto_generated|ram_block1a8~porta_address_reg2  ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 20.000       ; 0.036      ; 7.713      ;
; 12.292 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|F_pc[20]                                                                                                        ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|D_iw[0]                                                                                                         ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 20.000       ; -0.024     ; 7.720      ;
; 12.293 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|F_pc[19]                                                                                                        ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|D_iw[14]                                                                                                        ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 20.000       ; -0.011     ; 7.732      ;
; 12.293 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|W_alu_result[21]                                                                                                ; niosSystemCamControl:niosSystemCamControl_inst|onchip_memory2_0:the_onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_94c1:auto_generated|ram_block1a12~porta_address_reg0 ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 20.000       ; 0.027      ; 7.699      ;
; 12.295 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|W_alu_result[21]                                                                                                ; niosSystemCamControl:niosSystemCamControl_inst|onchip_memory2_0:the_onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_94c1:auto_generated|ram_block1a11~porta_address_reg0 ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 20.000       ; 0.047      ; 7.717      ;
; 12.295 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|F_pc[20]                                                                                                        ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|D_iw[16]                                                                                                        ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 20.000       ; -0.022     ; 7.719      ;
; 12.296 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_data_master_arbitrator:the_cpu_0_data_master|cpu_0_data_master_dbs_address[1]                                             ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0:the_sdram_0|sdram_0_input_efifo_module:the_sdram_0_input_efifo_module|entry_0[38]                                       ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 20.000       ; 0.031      ; 7.771      ;
; 12.297 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|F_pc[21]                                                                                                        ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|D_iw[2]                                                                                                         ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 20.000       ; -0.037     ; 7.702      ;
; 12.297 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|F_pc[21]                                                                                                        ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|D_iw[1]                                                                                                         ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 20.000       ; -0.037     ; 7.702      ;
; 12.297 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|F_pc[21]                                                                                                        ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|D_iw[17]                                                                                                        ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 20.000       ; -0.037     ; 7.702      ;
; 12.297 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|F_pc[21]                                                                                                        ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|D_iw[18]                                                                                                        ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 20.000       ; -0.037     ; 7.702      ;
; 12.299 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|W_alu_result[21]                                                                                                ; niosSystemCamControl:niosSystemCamControl_inst|onchip_memory2_0:the_onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_94c1:auto_generated|ram_block1a9~porta_address_reg0  ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 20.000       ; 0.038      ; 7.704      ;
; 12.302 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_data_master_arbitrator:the_cpu_0_data_master|cpu_0_data_master_dbs_address[1]                                             ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0:the_sdram_0|sdram_0_input_efifo_module:the_sdram_0_input_efifo_module|entry_0[36]                                       ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 20.000       ; 0.028      ; 7.762      ;
; 12.302 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_data_master_arbitrator:the_cpu_0_data_master|cpu_0_data_master_dbs_address[1]                                             ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0:the_sdram_0|sdram_0_input_efifo_module:the_sdram_0_input_efifo_module|entry_0[37]                                       ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 20.000       ; 0.028      ; 7.762      ;
; 12.302 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_data_master_arbitrator:the_cpu_0_data_master|cpu_0_data_master_dbs_address[1]                                             ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0:the_sdram_0|sdram_0_input_efifo_module:the_sdram_0_input_efifo_module|entry_0[32]                                       ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 20.000       ; 0.028      ; 7.762      ;
; 12.302 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_data_master_arbitrator:the_cpu_0_data_master|cpu_0_data_master_dbs_address[1]                                             ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0:the_sdram_0|sdram_0_input_efifo_module:the_sdram_0_input_efifo_module|entry_0[13]                                       ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 20.000       ; 0.028      ; 7.762      ;
; 12.305 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|F_pc[21]                                                                                                        ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|D_iw[28]                                                                                                        ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 20.000       ; -0.038     ; 7.693      ;
; 12.305 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|F_pc[21]                                                                                                        ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|D_iw[27]                                                                                                        ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 20.000       ; -0.038     ; 7.693      ;
; 12.305 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|F_pc[21]                                                                                                        ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|D_iw[29]                                                                                                        ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 20.000       ; -0.038     ; 7.693      ;
; 12.305 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|F_pc[21]                                                                                                        ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|D_iw[26]                                                                                                        ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 20.000       ; -0.038     ; 7.693      ;
; 12.306 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|cpu_0_test_bench:the_cpu_0_test_bench|d_write                                                                   ; niosSystemCamControl:niosSystemCamControl_inst|onchip_memory2_0:the_onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_94c1:auto_generated|ram_block1a11~porta_we_reg       ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 20.000       ; 0.070      ; 7.729      ;
; 12.308 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|W_alu_result[15]                                                                                                ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|D_iw[3]                                                                                                         ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 20.000       ; -0.025     ; 7.703      ;
; 12.311 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|W_alu_result[22]                                                                                                ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|av_ld_byte1_data[1]                                                                                             ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 20.000       ; -0.009     ; 7.716      ;
; 12.318 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_data_master_arbitrator:the_cpu_0_data_master|cpu_0_data_master_dbs_address[1]                                             ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0:the_sdram_0|sdram_0_input_efifo_module:the_sdram_0_input_efifo_module|entry_0[28]                                       ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 20.000       ; 0.026      ; 7.744      ;
; 12.318 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_data_master_arbitrator:the_cpu_0_data_master|cpu_0_data_master_dbs_address[1]                                             ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0:the_sdram_0|sdram_0_input_efifo_module:the_sdram_0_input_efifo_module|entry_0[29]                                       ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 20.000       ; 0.026      ; 7.744      ;
; 12.318 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|W_alu_result[22]                                                                                                ; niosSystemCamControl:niosSystemCamControl_inst|onchip_memory2_0:the_onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_94c1:auto_generated|ram_block1a8~porta_address_reg0  ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 20.000       ; 0.036      ; 7.683      ;
; 12.320 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|W_alu_result[22]                                                                                                ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|D_iw[14]                                                                                                        ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 20.000       ; -0.006     ; 7.710      ;
; 12.321 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_data_master_arbitrator:the_cpu_0_data_master|cpu_0_data_master_dbs_address[1]                                             ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0:the_sdram_0|sdram_0_input_efifo_module:the_sdram_0_input_efifo_module|entry_0[7]                                        ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 20.000       ; 0.022      ; 7.737      ;
; 12.321 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_data_master_arbitrator:the_cpu_0_data_master|cpu_0_data_master_dbs_address[1]                                             ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0:the_sdram_0|sdram_0_input_efifo_module:the_sdram_0_input_efifo_module|entry_0[19]                                       ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 20.000       ; 0.022      ; 7.737      ;
; 12.324 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_data_master_arbitrator:the_cpu_0_data_master|cpu_0_data_master_dbs_address[1]                                             ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0:the_sdram_0|sdram_0_input_efifo_module:the_sdram_0_input_efifo_module|entry_1[8]                                        ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 20.000       ; 0.033      ; 7.745      ;
; 12.327 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|W_alu_result[22]                                                                                                ; niosSystemCamControl:niosSystemCamControl_inst|onchip_memory2_0:the_onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_94c1:auto_generated|ram_block1a9~porta_address_reg2  ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 20.000       ; 0.038      ; 7.676      ;
; 12.329 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|W_alu_result[24]                                                                                                ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|D_iw[3]                                                                                                         ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 20.000       ; -0.026     ; 7.681      ;
; 12.330 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|F_pc[20]                                                                                                        ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|D_iw[2]                                                                                                         ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 20.000       ; -0.037     ; 7.669      ;
; 12.330 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|F_pc[20]                                                                                                        ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|D_iw[1]                                                                                                         ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 20.000       ; -0.037     ; 7.669      ;
; 12.330 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|F_pc[20]                                                                                                        ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|D_iw[17]                                                                                                        ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 20.000       ; -0.037     ; 7.669      ;
; 12.330 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|F_pc[20]                                                                                                        ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|D_iw[18]                                                                                                        ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 20.000       ; -0.037     ; 7.669      ;
; 12.332 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|W_alu_result[22]                                                                                                ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|av_ld_byte0_data[3]                                                                                             ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 20.000       ; 0.001      ; 7.705      ;
; 12.336 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|W_alu_result[21]                                                                                                ; niosSystemCamControl:niosSystemCamControl_inst|onchip_memory2_0:the_onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_94c1:auto_generated|ram_block1a8~porta_address_reg2  ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 20.000       ; 0.036      ; 7.665      ;
; 12.338 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|F_pc[20]                                                                                                        ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|D_iw[28]                                                                                                        ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 20.000       ; -0.038     ; 7.660      ;
; 12.338 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|F_pc[20]                                                                                                        ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|D_iw[27]                                                                                                        ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 20.000       ; -0.038     ; 7.660      ;
; 12.338 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|F_pc[20]                                                                                                        ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|D_iw[29]                                                                                                        ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 20.000       ; -0.038     ; 7.660      ;
; 12.338 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|F_pc[20]                                                                                                        ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|D_iw[26]                                                                                                        ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 20.000       ; -0.038     ; 7.660      ;
; 12.348 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|W_alu_result[22]                                                                                                ; niosSystemCamControl:niosSystemCamControl_inst|onchip_memory2_0:the_onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_94c1:auto_generated|ram_block1a11~porta_we_reg       ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 20.000       ; 0.047      ; 7.664      ;
; 12.350 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_data_master_arbitrator:the_cpu_0_data_master|cpu_0_data_master_dbs_address[1]                                             ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0:the_sdram_0|sdram_0_input_efifo_module:the_sdram_0_input_efifo_module|entry_0[5]                                        ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 20.000       ; 0.035      ; 7.721      ;
; 12.350 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_data_master_arbitrator:the_cpu_0_data_master|cpu_0_data_master_dbs_address[1]                                             ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0:the_sdram_0|sdram_0_input_efifo_module:the_sdram_0_input_efifo_module|entry_0[6]                                        ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 20.000       ; 0.035      ; 7.721      ;
; 12.350 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_data_master_arbitrator:the_cpu_0_data_master|cpu_0_data_master_dbs_address[1]                                             ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0:the_sdram_0|sdram_0_input_efifo_module:the_sdram_0_input_efifo_module|entry_0[4]                                        ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 20.000       ; 0.035      ; 7.721      ;
; 12.359 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|W_alu_result[21]                                                                                                ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|av_ld_byte1_data[1]                                                                                             ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 20.000       ; -0.009     ; 7.668      ;
; 12.360 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|d_read                                                                                                          ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|D_iw[14]                                                                                                        ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 20.000       ; 0.017      ; 7.693      ;
; 12.361 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_data_master_arbitrator:the_cpu_0_data_master|cpu_0_data_master_dbs_address[1]                                             ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_data_master_arbitrator:the_cpu_0_data_master|dbs_16_reg_segment_0[7]                                                      ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 20.000       ; 0.012      ; 7.687      ;
; 12.366 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|W_alu_result[21]                                                                                                ; niosSystemCamControl:niosSystemCamControl_inst|onchip_memory2_0:the_onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_94c1:auto_generated|ram_block1a8~porta_address_reg0  ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 20.000       ; 0.036      ; 7.635      ;
; 12.368 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|W_alu_result[21]                                                                                                ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|D_iw[14]                                                                                                        ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 20.000       ; -0.006     ; 7.662      ;
; 12.375 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_data_master_arbitrator:the_cpu_0_data_master|cpu_0_data_master_dbs_address[1]                                             ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0:the_sdram_0|sdram_0_input_efifo_module:the_sdram_0_input_efifo_module|entry_0[20]                                       ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 20.000       ; 0.027      ; 7.688      ;
; 12.375 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_data_master_arbitrator:the_cpu_0_data_master|cpu_0_data_master_dbs_address[1]                                             ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0:the_sdram_0|sdram_0_input_efifo_module:the_sdram_0_input_efifo_module|entry_0[21]                                       ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 20.000       ; 0.027      ; 7.688      ;
; 12.375 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|W_alu_result[21]                                                                                                ; niosSystemCamControl:niosSystemCamControl_inst|onchip_memory2_0:the_onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_94c1:auto_generated|ram_block1a9~porta_address_reg2  ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 20.000       ; 0.038      ; 7.628      ;
; 12.380 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|W_alu_result[24]                                                                                                ; niosSystemCamControl:niosSystemCamControl_inst|onchip_memory2_0:the_onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_94c1:auto_generated|ram_block1a12~porta_address_reg0 ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 20.000       ; 0.027      ; 7.612      ;
; 12.380 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|W_alu_result[21]                                                                                                ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|av_ld_byte0_data[3]                                                                                             ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 20.000       ; 0.001      ; 7.657      ;
; 12.382 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|W_alu_result[24]                                                                                                ; niosSystemCamControl:niosSystemCamControl_inst|onchip_memory2_0:the_onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_94c1:auto_generated|ram_block1a11~porta_address_reg0 ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 20.000       ; 0.047      ; 7.630      ;
; 12.386 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|W_alu_result[24]                                                                                                ; niosSystemCamControl:niosSystemCamControl_inst|onchip_memory2_0:the_onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_94c1:auto_generated|ram_block1a9~porta_address_reg0  ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 20.000       ; 0.038      ; 7.617      ;
; 12.387 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|W_alu_result[22]                                                                                                ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|av_ld_byte0_data[6]                                                                                             ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 20.000       ; -0.008     ; 7.641      ;
; 12.390 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|d_read                                                                                                          ; niosSystemCamControl:niosSystemCamControl_inst|onchip_memory2_0:the_onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_94c1:auto_generated|ram_block1a12~porta_address_reg0 ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 20.000       ; 0.050      ; 7.625      ;
; 12.390 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|F_pc[22]                                                                                                        ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|D_iw[0]                                                                                                         ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 20.000       ; -0.024     ; 7.622      ;
; 12.392 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|d_read                                                                                                          ; niosSystemCamControl:niosSystemCamControl_inst|onchip_memory2_0:the_onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_94c1:auto_generated|ram_block1a11~porta_address_reg0 ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 20.000       ; 0.070      ; 7.643      ;
; 12.393 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|F_pc[22]                                                                                                        ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|D_iw[16]                                                                                                        ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 20.000       ; -0.022     ; 7.621      ;
; 12.396 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|W_alu_result[22]                                                                                                ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|av_ld_byte0_data[1]                                                                                             ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 20.000       ; -0.022     ; 7.618      ;
; 12.396 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|d_read                                                                                                          ; niosSystemCamControl:niosSystemCamControl_inst|onchip_memory2_0:the_onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_94c1:auto_generated|ram_block1a9~porta_address_reg0  ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 20.000       ; 0.061      ; 7.630      ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------+----------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Hold: 'unew|altpll_component|pll|clk[1]'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------+----------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                 ; To Node                                                                                                                                                                                                                   ; Launch Clock                     ; Latch Clock                      ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------+----------------------------------+--------------+------------+------------+
; 0.391 ; niosSystemCamControl:niosSystemCamControl_inst|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|t_ena~reg0                                                                                     ; niosSystemCamControl:niosSystemCamControl_inst|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|t_ena~reg0                                                                                     ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; Reset_Delay:u2|oRST_2                                                                                                                                                                                                     ; Reset_Delay:u2|oRST_2                                                                                                                                                                                                     ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; Reset_Delay:u2|Cont[0]                                                                                                                                                                                                    ; Reset_Delay:u2|Cont[0]                                                                                                                                                                                                    ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|i_read                                                                                                                                                     ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|i_read                                                                                                                                                     ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|av_ld_byte0_data[0]                                                                                                                                        ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|av_ld_byte0_data[0]                                                                                                                                        ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|av_ld_byte0_data[1]                                                                                                                                        ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|av_ld_byte0_data[1]                                                                                                                                        ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|av_ld_byte0_data[2]                                                                                                                                        ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|av_ld_byte0_data[2]                                                                                                                                        ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|av_ld_byte0_data[3]                                                                                                                                        ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|av_ld_byte0_data[3]                                                                                                                                        ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|av_ld_byte0_data[4]                                                                                                                                        ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|av_ld_byte0_data[4]                                                                                                                                        ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|av_ld_byte0_data[5]                                                                                                                                        ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|av_ld_byte0_data[5]                                                                                                                                        ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|av_ld_byte0_data[6]                                                                                                                                        ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|av_ld_byte0_data[6]                                                                                                                                        ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|av_ld_byte0_data[7]                                                                                                                                        ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|av_ld_byte0_data[7]                                                                                                                                        ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|wait_for_one_post_bret_inst                                                                                                                                ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|wait_for_one_post_bret_inst                                                                                                                                ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|hbreak_enabled                                                                                                                                             ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|hbreak_enabled                                                                                                                                             ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|F_pc[0]                                                                                                                                                    ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|F_pc[0]                                                                                                                                                    ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_ocimem:the_cpu_0_nios2_ocimem|MonWr                                                                        ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_ocimem:the_cpu_0_nios2_ocimem|MonWr                                                                        ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_ocimem:the_cpu_0_nios2_ocimem|MonAReg[2]                                                                   ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_ocimem:the_cpu_0_nios2_ocimem|MonAReg[2]                                                                   ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|cpu_0_test_bench:the_cpu_0_test_bench|d_write                                                                                                              ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|cpu_0_test_bench:the_cpu_0_test_bench|d_write                                                                                                              ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; niosSystemCamControl:niosSystemCamControl_inst|sram_16bit_512k_0_avalon_slave_0_arbitrator:the_sram_16bit_512k_0_avalon_slave_0|last_cycle_cpu_0_data_master_granted_slave_sram_16bit_512k_0_avalon_slave_0               ; niosSystemCamControl:niosSystemCamControl_inst|sram_16bit_512k_0_avalon_slave_0_arbitrator:the_sram_16bit_512k_0_avalon_slave_0|last_cycle_cpu_0_data_master_granted_slave_sram_16bit_512k_0_avalon_slave_0               ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; niosSystemCamControl:niosSystemCamControl_inst|sram_16bit_512k_0_avalon_slave_0_arbitrator:the_sram_16bit_512k_0_avalon_slave_0|sram_16bit_512k_0_avalon_slave_0_slavearbiterlockenable                                   ; niosSystemCamControl:niosSystemCamControl_inst|sram_16bit_512k_0_avalon_slave_0_arbitrator:the_sram_16bit_512k_0_avalon_slave_0|sram_16bit_512k_0_avalon_slave_0_slavearbiterlockenable                                   ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; niosSystemCamControl:niosSystemCamControl_inst|sram_16bit_512k_0_avalon_slave_0_arbitrator:the_sram_16bit_512k_0_avalon_slave_0|sram_16bit_512k_0_avalon_slave_0_arb_addend[0]                                            ; niosSystemCamControl:niosSystemCamControl_inst|sram_16bit_512k_0_avalon_slave_0_arbitrator:the_sram_16bit_512k_0_avalon_slave_0|sram_16bit_512k_0_avalon_slave_0_arb_addend[0]                                            ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; niosSystemCamControl:niosSystemCamControl_inst|sram_16bit_512k_0_avalon_slave_0_arbitrator:the_sram_16bit_512k_0_avalon_slave_0|sram_16bit_512k_0_avalon_slave_0_arb_addend[1]                                            ; niosSystemCamControl:niosSystemCamControl_inst|sram_16bit_512k_0_avalon_slave_0_arbitrator:the_sram_16bit_512k_0_avalon_slave_0|sram_16bit_512k_0_avalon_slave_0_arb_addend[1]                                            ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|hbreak_pending                                                                                                                                             ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|hbreak_pending                                                                                                                                             ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|av_ld_align_cycle[1]                                                                                                                                       ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|av_ld_align_cycle[1]                                                                                                                                       ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_debug:the_cpu_0_nios2_oci_debug|monitor_error                                                          ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_debug:the_cpu_0_nios2_oci_debug|monitor_error                                                          ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_debug:the_cpu_0_nios2_oci_debug|monitor_go                                                             ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_debug:the_cpu_0_nios2_oci_debug|monitor_go                                                             ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_instruction_master_arbitrator:the_cpu_0_instruction_master|cpu_0_instruction_master_dbs_address[1]                                                                   ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_instruction_master_arbitrator:the_cpu_0_instruction_master|cpu_0_instruction_master_dbs_address[1]                                                                   ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|d_read                                                                                                                                                     ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|d_read                                                                                                                                                     ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; niosSystemCamControl:niosSystemCamControl_inst|onchip_memory2_0_s1_arbitrator:the_onchip_memory2_0_s1|onchip_memory2_0_s1_arb_addend[1]                                                                                   ; niosSystemCamControl:niosSystemCamControl_inst|onchip_memory2_0_s1_arbitrator:the_onchip_memory2_0_s1|onchip_memory2_0_s1_arb_addend[1]                                                                                   ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; niosSystemCamControl:niosSystemCamControl_inst|timer_0:the_timer_0|timeout_occurred                                                                                                                                       ; niosSystemCamControl:niosSystemCamControl_inst|timer_0:the_timer_0|timeout_occurred                                                                                                                                       ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_avalon_reg:the_cpu_0_nios2_avalon_reg|oci_single_step_mode                                                 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_avalon_reg:the_cpu_0_nios2_avalon_reg|oci_single_step_mode                                                 ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|av_ld_align_cycle[0]                                                                                                                                       ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|av_ld_align_cycle[0]                                                                                                                                       ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|av_ld_waiting_for_data                                                                                                                                     ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|av_ld_waiting_for_data                                                                                                                                     ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_debug:the_cpu_0_nios2_oci_debug|monitor_ready                                                          ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_debug:the_cpu_0_nios2_oci_debug|monitor_ready                                                          ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_jtag_debug_module_arbitrator:the_cpu_0_jtag_debug_module|cpu_0_jtag_debug_module_saved_chosen_master_vector[0]                                                       ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_jtag_debug_module_arbitrator:the_cpu_0_jtag_debug_module|cpu_0_jtag_debug_module_saved_chosen_master_vector[0]                                                       ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; niosSystemCamControl:niosSystemCamControl_inst|sram_16bit_512k_0_avalon_slave_0_arbitrator:the_sram_16bit_512k_0_avalon_slave_0|last_cycle_cpu_0_instruction_master_granted_slave_sram_16bit_512k_0_avalon_slave_0        ; niosSystemCamControl:niosSystemCamControl_inst|sram_16bit_512k_0_avalon_slave_0_arbitrator:the_sram_16bit_512k_0_avalon_slave_0|last_cycle_cpu_0_instruction_master_granted_slave_sram_16bit_512k_0_avalon_slave_0        ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; niosSystemCamControl:niosSystemCamControl_inst|jtag_uart_0:the_jtag_uart_0|pause_irq                                                                                                                                      ; niosSystemCamControl:niosSystemCamControl_inst|jtag_uart_0:the_jtag_uart_0|pause_irq                                                                                                                                      ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_debug:the_cpu_0_nios2_oci_debug|probepresent                                                           ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_debug:the_cpu_0_nios2_oci_debug|probepresent                                                           ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_data_master_arbitrator:the_cpu_0_data_master|cpu_0_data_master_dbs_address[1]                                                                                        ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_data_master_arbitrator:the_cpu_0_data_master|cpu_0_data_master_dbs_address[1]                                                                                        ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_ocimem:the_cpu_0_nios2_ocimem|MonRd                                                                        ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_ocimem:the_cpu_0_nios2_ocimem|MonRd                                                                        ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; niosSystemCamControl:niosSystemCamControl_inst|jtag_uart_0:the_jtag_uart_0|av_waitrequest                                                                                                                                 ; niosSystemCamControl:niosSystemCamControl_inst|jtag_uart_0:the_jtag_uart_0|av_waitrequest                                                                                                                                 ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; niosSystemCamControl:niosSystemCamControl_inst|sram_16bit_512k_0_avalon_slave_0_arbitrator:the_sram_16bit_512k_0_avalon_slave_0|sram_16bit_512k_0_avalon_slave_0_reg_firsttransfer                                        ; niosSystemCamControl:niosSystemCamControl_inst|sram_16bit_512k_0_avalon_slave_0_arbitrator:the_sram_16bit_512k_0_avalon_slave_0|sram_16bit_512k_0_avalon_slave_0_reg_firsttransfer                                        ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0_s1_arbitrator:the_sdram_0_s1|sdram_0_s1_slavearbiterlockenable                                                                                                     ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0_s1_arbitrator:the_sdram_0_s1|sdram_0_s1_slavearbiterlockenable                                                                                                     ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0_s1_arbitrator:the_sdram_0_s1|last_cycle_cpu_0_data_master_granted_slave_sdram_0_s1                                                                                 ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0_s1_arbitrator:the_sdram_0_s1|last_cycle_cpu_0_data_master_granted_slave_sdram_0_s1                                                                                 ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0:the_sdram_0|active_data[12]                                                                                                                                        ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0:the_sdram_0|active_data[12]                                                                                                                                        ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0_s1_arbitrator:the_sdram_0_s1|sdram_0_s1_arb_addend[0]                                                                                                              ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0_s1_arbitrator:the_sdram_0_s1|sdram_0_s1_arb_addend[0]                                                                                                              ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0_s1_arbitrator:the_sdram_0_s1|sdram_0_s1_arb_addend[1]                                                                                                              ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0_s1_arbitrator:the_sdram_0_s1|sdram_0_s1_arb_addend[1]                                                                                                              ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0:the_sdram_0|sdram_0_input_efifo_module:the_sdram_0_input_efifo_module|entries[1]                                                                                   ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0:the_sdram_0|sdram_0_input_efifo_module:the_sdram_0_input_efifo_module|entries[1]                                                                                   ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0:the_sdram_0|sdram_0_input_efifo_module:the_sdram_0_input_efifo_module|entries[0]                                                                                   ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0:the_sdram_0|sdram_0_input_efifo_module:the_sdram_0_input_efifo_module|entries[0]                                                                                   ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; niosSystemCamControl:niosSystemCamControl_inst|jtag_uart_0:the_jtag_uart_0|jtag_uart_0_scfifo_w:the_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|a_fefifo_7cf:fifo_state|b_full      ; niosSystemCamControl:niosSystemCamControl_inst|jtag_uart_0:the_jtag_uart_0|jtag_uart_0_scfifo_w:the_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|a_fefifo_7cf:fifo_state|b_full      ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; niosSystemCamControl:niosSystemCamControl_inst|jtag_uart_0:the_jtag_uart_0|jtag_uart_0_scfifo_r:the_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|a_fefifo_7cf:fifo_state|b_non_empty ; niosSystemCamControl:niosSystemCamControl_inst|jtag_uart_0:the_jtag_uart_0|jtag_uart_0_scfifo_r:the_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|a_fefifo_7cf:fifo_state|b_non_empty ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_break:the_cpu_0_nios2_oci_break|break_readreg[21]                                                      ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_break:the_cpu_0_nios2_oci_break|break_readreg[21]                                                      ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0:the_sdram_0|active_data[0]                                                                                                                                         ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0:the_sdram_0|active_data[0]                                                                                                                                         ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0:the_sdram_0|active_data[5]                                                                                                                                         ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0:the_sdram_0|active_data[5]                                                                                                                                         ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; Reset_Delay:u2|oRST_0                                                                                                                                                                                                     ; Reset_Delay:u2|oRST_0                                                                                                                                                                                                     ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; niosSystemCamControl:niosSystemCamControl_inst|procHasControl:the_procHasControl|data_out                                                                                                                                 ; niosSystemCamControl:niosSystemCamControl_inst|procHasControl:the_procHasControl|data_out                                                                                                                                 ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0:the_sdram_0|active_data[11]                                                                                                                                        ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0:the_sdram_0|active_data[11]                                                                                                                                        ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0:the_sdram_0|active_data[13]                                                                                                                                        ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0:the_sdram_0|active_data[13]                                                                                                                                        ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0:the_sdram_0|active_data[14]                                                                                                                                        ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0:the_sdram_0|active_data[14]                                                                                                                                        ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0:the_sdram_0|active_data[15]                                                                                                                                        ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0:the_sdram_0|active_data[15]                                                                                                                                        ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; niosSystemCamControl:niosSystemCamControl_inst|jtag_uart_0:the_jtag_uart_0|ac                                                                                                                                             ; niosSystemCamControl:niosSystemCamControl_inst|jtag_uart_0:the_jtag_uart_0|ac                                                                                                                                             ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; niosSystemCamControl:niosSystemCamControl_inst|jtag_uart_0:the_jtag_uart_0|woverflow                                                                                                                                      ; niosSystemCamControl:niosSystemCamControl_inst|jtag_uart_0:the_jtag_uart_0|woverflow                                                                                                                                      ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0_s1_arbitrator:the_sdram_0_s1|rdv_fifo_for_cpu_0_instruction_master_to_sdram_0_s1_module:rdv_fifo_for_cpu_0_instruction_master_to_sdram_0_s1|how_many_ones[0]       ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0_s1_arbitrator:the_sdram_0_s1|rdv_fifo_for_cpu_0_instruction_master_to_sdram_0_s1_module:rdv_fifo_for_cpu_0_instruction_master_to_sdram_0_s1|how_many_ones[0]       ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0_s1_arbitrator:the_sdram_0_s1|rdv_fifo_for_cpu_0_instruction_master_to_sdram_0_s1_module:rdv_fifo_for_cpu_0_instruction_master_to_sdram_0_s1|how_many_ones[2]       ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0_s1_arbitrator:the_sdram_0_s1|rdv_fifo_for_cpu_0_instruction_master_to_sdram_0_s1_module:rdv_fifo_for_cpu_0_instruction_master_to_sdram_0_s1|how_many_ones[2]       ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0_s1_arbitrator:the_sdram_0_s1|rdv_fifo_for_cpu_0_instruction_master_to_sdram_0_s1_module:rdv_fifo_for_cpu_0_instruction_master_to_sdram_0_s1|how_many_ones[3]       ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0_s1_arbitrator:the_sdram_0_s1|rdv_fifo_for_cpu_0_instruction_master_to_sdram_0_s1_module:rdv_fifo_for_cpu_0_instruction_master_to_sdram_0_s1|how_many_ones[3]       ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0_s1_arbitrator:the_sdram_0_s1|rdv_fifo_for_cpu_0_instruction_master_to_sdram_0_s1_module:rdv_fifo_for_cpu_0_instruction_master_to_sdram_0_s1|how_many_ones[1]       ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0_s1_arbitrator:the_sdram_0_s1|rdv_fifo_for_cpu_0_instruction_master_to_sdram_0_s1_module:rdv_fifo_for_cpu_0_instruction_master_to_sdram_0_s1|how_many_ones[1]       ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0_s1_arbitrator:the_sdram_0_s1|last_cycle_cpu_0_instruction_master_granted_slave_sdram_0_s1                                                                          ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0_s1_arbitrator:the_sdram_0_s1|last_cycle_cpu_0_instruction_master_granted_slave_sdram_0_s1                                                                          ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; niosSystemCamControl:niosSystemCamControl_inst|jtag_uart_0:the_jtag_uart_0|jtag_uart_0_scfifo_r:the_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|a_fefifo_7cf:fifo_state|b_full      ; niosSystemCamControl:niosSystemCamControl_inst|jtag_uart_0:the_jtag_uart_0|jtag_uart_0_scfifo_r:the_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|a_fefifo_7cf:fifo_state|b_full      ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_break:the_cpu_0_nios2_oci_break|break_readreg[22]                                                      ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_break:the_cpu_0_nios2_oci_break|break_readreg[22]                                                      ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0:the_sdram_0|active_data[6]                                                                                                                                         ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0:the_sdram_0|active_data[6]                                                                                                                                         ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0:the_sdram_0|active_data[7]                                                                                                                                         ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0:the_sdram_0|active_data[7]                                                                                                                                         ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0:the_sdram_0|active_data[8]                                                                                                                                         ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0:the_sdram_0|active_data[8]                                                                                                                                         ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0:the_sdram_0|active_data[9]                                                                                                                                         ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0:the_sdram_0|active_data[9]                                                                                                                                         ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0:the_sdram_0|active_data[10]                                                                                                                                        ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0:the_sdram_0|active_data[10]                                                                                                                                        ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0:the_sdram_0|active_addr[19]                                                                                                                                        ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0:the_sdram_0|active_addr[19]                                                                                                                                        ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0:the_sdram_0|active_addr[18]                                                                                                                                        ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0:the_sdram_0|active_addr[18]                                                                                                                                        ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0:the_sdram_0|active_addr[20]                                                                                                                                        ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0:the_sdram_0|active_addr[20]                                                                                                                                        ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0:the_sdram_0|active_cs_n                                                                                                                                            ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0:the_sdram_0|active_cs_n                                                                                                                                            ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0:the_sdram_0|active_addr[17]                                                                                                                                        ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0:the_sdram_0|active_addr[17]                                                                                                                                        ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0:the_sdram_0|active_addr[15]                                                                                                                                        ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0:the_sdram_0|active_addr[15]                                                                                                                                        ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0:the_sdram_0|active_addr[14]                                                                                                                                        ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0:the_sdram_0|active_addr[14]                                                                                                                                        ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0:the_sdram_0|sdram_0_input_efifo_module:the_sdram_0_input_efifo_module|rd_address                                                                                   ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0:the_sdram_0|sdram_0_input_efifo_module:the_sdram_0_input_efifo_module|rd_address                                                                                   ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0:the_sdram_0|active_addr[21]                                                                                                                                        ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0:the_sdram_0|active_addr[21]                                                                                                                                        ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0:the_sdram_0|active_addr[10]                                                                                                                                        ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0:the_sdram_0|active_addr[10]                                                                                                                                        ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0:the_sdram_0|active_addr[11]                                                                                                                                        ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0:the_sdram_0|active_addr[11]                                                                                                                                        ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0:the_sdram_0|active_addr[8]                                                                                                                                         ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0:the_sdram_0|active_addr[8]                                                                                                                                         ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0:the_sdram_0|active_rnw                                                                                                                                             ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0:the_sdram_0|active_rnw                                                                                                                                             ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0:the_sdram_0|m_next.000010000                                                                                                                                       ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0:the_sdram_0|m_next.000010000                                                                                                                                       ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0:the_sdram_0|m_count[1]                                                                                                                                             ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0:the_sdram_0|m_count[1]                                                                                                                                             ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0:the_sdram_0|refresh_request                                                                                                                                        ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0:the_sdram_0|refresh_request                                                                                                                                        ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; niosSystemCamControl:niosSystemCamControl_inst|jtag_uart_0:the_jtag_uart_0|rvalid                                                                                                                                         ; niosSystemCamControl:niosSystemCamControl_inst|jtag_uart_0:the_jtag_uart_0|rvalid                                                                                                                                         ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0:the_sdram_0|active_data[2]                                                                                                                                         ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0:the_sdram_0|active_data[2]                                                                                                                                         ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_break:the_cpu_0_nios2_oci_break|break_readreg[3]                                                       ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_break:the_cpu_0_nios2_oci_break|break_readreg[3]                                                       ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_break:the_cpu_0_nios2_oci_break|break_readreg[5]                                                       ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_break:the_cpu_0_nios2_oci_break|break_readreg[5]                                                       ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_break:the_cpu_0_nios2_oci_break|break_readreg[6]                                                       ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_break:the_cpu_0_nios2_oci_break|break_readreg[6]                                                       ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_break:the_cpu_0_nios2_oci_break|break_readreg[7]                                                       ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_break:the_cpu_0_nios2_oci_break|break_readreg[7]                                                       ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_break:the_cpu_0_nios2_oci_break|break_readreg[9]                                                       ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_break:the_cpu_0_nios2_oci_break|break_readreg[9]                                                       ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_break:the_cpu_0_nios2_oci_break|break_readreg[10]                                                      ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_break:the_cpu_0_nios2_oci_break|break_readreg[10]                                                      ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_break:the_cpu_0_nios2_oci_break|break_readreg[13]                                                      ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_break:the_cpu_0_nios2_oci_break|break_readreg[13]                                                      ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_break:the_cpu_0_nios2_oci_break|break_readreg[14]                                                      ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_break:the_cpu_0_nios2_oci_break|break_readreg[14]                                                      ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.657      ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------+----------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Hold: 'unew|altpll_component|pll|clk[2]'                                                                                                                                                                                                                                                                                                                                                                                                ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------+----------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                    ; To Node                                                                                                                                                      ; Launch Clock                     ; Latch Clock                      ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------+----------------------------------+--------------+------------+------------+
; 0.391 ; Sdram_Control_4Port:u7|command:command1|oe4                                                                                                                  ; Sdram_Control_4Port:u7|command:command1|oe4                                                                                                                  ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; Sdram_Control_4Port:u7|WR_MASK[0]                                                                                                                            ; Sdram_Control_4Port:u7|WR_MASK[0]                                                                                                                            ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[0]                    ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[0]                    ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[1]                    ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[1]                    ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[2]                    ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[2]                    ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[3]                    ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[3]                    ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[4]                    ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[4]                    ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[5]                    ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[5]                    ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[6]                    ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[6]                    ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[7]                    ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[7]                    ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[0]                    ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[0]                    ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[1]                    ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[1]                    ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[2]                    ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[2]                    ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[3]                    ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[3]                    ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[4]                    ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[4]                    ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[5]                    ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[5]                    ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[6]                    ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[6]                    ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[7]                    ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[7]                    ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; Sdram_Control_4Port:u7|command:command1|do_precharge                                                                                                         ; Sdram_Control_4Port:u7|command:command1|do_precharge                                                                                                         ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; Sdram_Control_4Port:u7|command:command1|do_writea                                                                                                            ; Sdram_Control_4Port:u7|command:command1|do_writea                                                                                                            ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[9]                    ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[9]                    ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[8]                    ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[8]                    ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; Sdram_Control_4Port:u7|IN_REQ                                                                                                                                ; Sdram_Control_4Port:u7|IN_REQ                                                                                                                                ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[9]                    ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[9]                    ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[8]                    ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[8]                    ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; Sdram_Control_4Port:u7|command:command1|do_reada                                                                                                             ; Sdram_Control_4Port:u7|command:command1|do_reada                                                                                                             ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; Sdram_Control_4Port:u7|command:command1|do_refresh                                                                                                           ; Sdram_Control_4Port:u7|command:command1|do_refresh                                                                                                           ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; Sdram_Control_4Port:u7|mWR_DONE                                                                                                                              ; Sdram_Control_4Port:u7|mWR_DONE                                                                                                                              ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; Sdram_Control_4Port:u7|WR_MASK[1]                                                                                                                            ; Sdram_Control_4Port:u7|WR_MASK[1]                                                                                                                            ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; Sdram_Control_4Port:u7|ST[0]                                                                                                                                 ; Sdram_Control_4Port:u7|ST[0]                                                                                                                                 ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; Sdram_Control_4Port:u7|Write                                                                                                                                 ; Sdram_Control_4Port:u7|Write                                                                                                                                 ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; Sdram_Control_4Port:u7|control_interface:control1|REF_REQ                                                                                                    ; Sdram_Control_4Port:u7|control_interface:control1|REF_REQ                                                                                                    ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; Sdram_Control_4Port:u7|ST[8]                                                                                                                                 ; Sdram_Control_4Port:u7|ST[8]                                                                                                                                 ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; Sdram_Control_4Port:u7|RD_MASK[0]                                                                                                                            ; Sdram_Control_4Port:u7|RD_MASK[0]                                                                                                                            ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; Sdram_Control_4Port:u7|mWR                                                                                                                                   ; Sdram_Control_4Port:u7|mWR                                                                                                                                   ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; Sdram_Control_4Port:u7|CMD[1]                                                                                                                                ; Sdram_Control_4Port:u7|CMD[1]                                                                                                                                ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; Sdram_Control_4Port:u7|CMD[0]                                                                                                                                ; Sdram_Control_4Port:u7|CMD[0]                                                                                                                                ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; Sdram_Control_4Port:u7|control_interface:control1|CMD_ACK                                                                                                    ; Sdram_Control_4Port:u7|control_interface:control1|CMD_ACK                                                                                                    ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; Sdram_Control_4Port:u7|mRD_DONE                                                                                                                              ; Sdram_Control_4Port:u7|mRD_DONE                                                                                                                              ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; Sdram_Control_4Port:u7|command:command1|REF_ACK                                                                                                              ; Sdram_Control_4Port:u7|command:command1|REF_ACK                                                                                                              ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; Sdram_Control_4Port:u7|command:command1|rp_shift[0]                                                                                                          ; Sdram_Control_4Port:u7|command:command1|rp_shift[0]                                                                                                          ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[7]                     ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[7]                     ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[9]                     ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[9]                     ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; Sdram_Control_4Port:u7|command:command1|do_load_mode                                                                                                         ; Sdram_Control_4Port:u7|command:command1|do_load_mode                                                                                                         ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; Sdram_Control_4Port:u7|control_interface:control1|init_timer[0]                                                                                              ; Sdram_Control_4Port:u7|control_interface:control1|init_timer[0]                                                                                              ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; Sdram_Control_4Port:u7|command:command1|ex_write                                                                                                             ; Sdram_Control_4Port:u7|command:command1|ex_write                                                                                                             ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; Sdram_Control_4Port:u7|command:command1|ex_read                                                                                                              ; Sdram_Control_4Port:u7|command:command1|ex_read                                                                                                              ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[6]                     ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[6]                     ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; Sdram_Control_4Port:u7|command:command1|CM_ACK                                                                                                               ; Sdram_Control_4Port:u7|command:command1|CM_ACK                                                                                                               ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; Sdram_Control_4Port:u7|Read                                                                                                                                  ; Sdram_Control_4Port:u7|Read                                                                                                                                  ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; Sdram_Control_4Port:u7|control_interface:control1|timer[0]                                                                                                   ; Sdram_Control_4Port:u7|control_interface:control1|timer[0]                                                                                                   ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; Sdram_Control_4Port:u7|command:command1|rp_shift[1]                                                                                                          ; Sdram_Control_4Port:u7|command:command1|rp_shift[1]                                                                                                          ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[5]                     ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[5]                     ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[4]                     ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[4]                     ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[3]                     ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[3]                     ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[6]                     ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[6]                     ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[0]                     ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[0]                     ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[1]                     ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[1]                     ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[2]                     ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[2]                     ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; Sdram_Control_4Port:u7|OUT_VALID                                                                                                                             ; Sdram_Control_4Port:u7|OUT_VALID                                                                                                                             ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; Sdram_Control_4Port:u7|command:command1|rp_shift[2]                                                                                                          ; Sdram_Control_4Port:u7|command:command1|rp_shift[2]                                                                                                          ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[2]                     ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[2]                     ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[0]                     ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[0]                     ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[1]                     ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[1]                     ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; Sdram_Control_4Port:u7|command:command1|rp_shift[3]                                                                                                          ; Sdram_Control_4Port:u7|command:command1|rp_shift[3]                                                                                                          ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; Sdram_Control_4Port:u7|rWR2_ADDR[8]                                                                                                                          ; Sdram_Control_4Port:u7|rWR2_ADDR[8]                                                                                                                          ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; Sdram_Control_4Port:u7|rRD1_ADDR[8]                                                                                                                          ; Sdram_Control_4Port:u7|rRD1_ADDR[8]                                                                                                                          ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; Sdram_Control_4Port:u7|rWR1_ADDR[8]                                                                                                                          ; Sdram_Control_4Port:u7|rWR1_ADDR[8]                                                                                                                          ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; Sdram_Control_4Port:u7|rRD2_ADDR[8]                                                                                                                          ; Sdram_Control_4Port:u7|rRD2_ADDR[8]                                                                                                                          ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; Sdram_Control_4Port:u7|rRD1_ADDR[18]                                                                                                                         ; Sdram_Control_4Port:u7|rRD1_ADDR[18]                                                                                                                         ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; Sdram_Control_4Port:u7|rWR1_ADDR[18]                                                                                                                         ; Sdram_Control_4Port:u7|rWR1_ADDR[18]                                                                                                                         ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; Sdram_Control_4Port:u7|command:command1|do_rw                                                                                                                ; Sdram_Control_4Port:u7|command:command1|do_rw                                                                                                                ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; Sdram_Control_4Port:u7|command:command1|rw_flag                                                                                                              ; Sdram_Control_4Port:u7|command:command1|rw_flag                                                                                                              ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.657      ;
; 0.517 ; Sdram_Control_4Port:u7|control_interface:control1|SADDR[11]                                                                                                  ; Sdram_Control_4Port:u7|command:command1|SA[3]                                                                                                                ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.783      ;
; 0.517 ; Sdram_Control_4Port:u7|control_interface:control1|SADDR[14]                                                                                                  ; Sdram_Control_4Port:u7|command:command1|SA[6]                                                                                                                ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.783      ;
; 0.519 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|sub_parity6a1                   ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|parity5                         ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.785      ;
; 0.520 ; Sdram_Control_4Port:u7|control_interface:control1|SADDR[19]                                                                                                  ; Sdram_Control_4Port:u7|command:command1|SA[11]                                                                                                               ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.786      ;
; 0.521 ; Sdram_Control_4Port:u7|control_interface:control1|SADDR[16]                                                                                                  ; Sdram_Control_4Port:u7|command:command1|SA[8]                                                                                                                ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.787      ;
; 0.524 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|parity5                         ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[0]                    ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.790      ;
; 0.527 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe24a[8]  ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|op_2~16_OTERM63                                              ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.793      ;
; 0.527 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe19a[4] ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe20a[4] ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.793      ;
; 0.530 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe23a[5]  ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe24a[5]  ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.796      ;
; 0.530 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|sub_parity12a0                    ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|parity11                          ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.796      ;
; 0.530 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|parity5                         ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[0]                    ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.796      ;
; 0.535 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe23a[1]  ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_gray2bin_kdb:ws_dgrp_gray2bin|xor0_OTERM91                 ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.801      ;
; 0.536 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe23a[1]  ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe24a[1]  ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.802      ;
; 0.537 ; Sdram_Control_4Port:u7|control_interface:control1|init_timer[15]                                                                                             ; Sdram_Control_4Port:u7|control_interface:control1|init_timer[15]                                                                                             ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.803      ;
; 0.537 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[4]                    ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|sub_parity6a1                   ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.803      ;
; 0.540 ; Sdram_Control_4Port:u7|command:command1|do_reada                                                                                                             ; Sdram_Control_4Port:u7|command:command1|ex_read                                                                                                              ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.806      ;
; 0.542 ; Sdram_Control_4Port:u7|CMD[0]                                                                                                                                ; Sdram_Control_4Port:u7|control_interface:control1|WRITEA                                                                                                     ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.808      ;
; 0.542 ; Sdram_Control_4Port:u7|CMD[0]                                                                                                                                ; Sdram_Control_4Port:u7|control_interface:control1|READA                                                                                                      ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.808      ;
; 0.542 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|sub_parity12a0                    ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|parity11                          ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.808      ;
; 0.544 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[2]                    ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[3]                    ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.810      ;
; 0.551 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|rdptr_g[8]                                                  ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_kec:rs_brp|dffe17a[8]                               ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.817      ;
; 0.554 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[1]                     ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|sub_parity12a0                    ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.820      ;
; 0.558 ; Sdram_Control_4Port:u7|rRD1_ADDR[18]                                                                                                                         ; Sdram_Control_4Port:u7|rRD1_ADDR[21]                                                                                                                         ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.824      ;
; 0.564 ; Sdram_Control_4Port:u7|rRD1_ADDR[18]                                                                                                                         ; Sdram_Control_4Port:u7|rRD1_ADDR[16]                                                                                                                         ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.830      ;
; 0.570 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[4]                     ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|sub_parity12a1                    ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.836      ;
; 0.571 ; Sdram_Control_4Port:u7|command:command1|command_done                                                                                                         ; Sdram_Control_4Port:u7|command:command1|rp_done                                                                                                              ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.837      ;
; 0.606 ; Sdram_Control_4Port:u7|rRD2_ADDR[20]                                                                                                                         ; Sdram_Control_4Port:u7|rRD2_ADDR[14]                                                                                                                         ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.872      ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------+----------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Recovery: 'unew|altpll_component|pll|clk[2]'                                                                                                                                                                                                                                                                                                                                                                ;
+-------+--------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------+----------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                      ; To Node                                                                                                                                                        ; Launch Clock                     ; Latch Clock                      ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------+----------------------------------+--------------+------------+------------+
; 2.417 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0]                                 ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[2] ; 5.000        ; 0.005      ; 2.624      ;
; 2.417 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0]                                 ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[2] ; 5.000        ; 0.001      ; 2.620      ;
; 3.547 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[0]                      ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 5.000        ; 0.001      ; 1.490      ;
; 3.547 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[4]                      ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 5.000        ; 0.001      ; 1.490      ;
; 3.547 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[7]                      ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 5.000        ; 0.001      ; 1.490      ;
; 3.547 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|p0addr                                                        ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 5.000        ; 0.001      ; 1.490      ;
; 3.547 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|parity5                           ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 5.000        ; 0.001      ; 1.490      ;
; 3.547 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|sub_parity6a0                     ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 5.000        ; 0.001      ; 1.490      ;
; 3.547 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|sub_parity6a2                     ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 5.000        ; 0.001      ; 1.490      ;
; 3.547 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|sub_parity6a1                     ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 5.000        ; 0.001      ; 1.490      ;
; 3.566 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[0]                      ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 5.000        ; 0.000      ; 1.470      ;
; 3.566 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|parity5                           ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 5.000        ; 0.000      ; 1.470      ;
; 3.566 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|sub_parity6a2                     ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 5.000        ; 0.000      ; 1.470      ;
; 3.566 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|sub_parity6a0                     ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 5.000        ; 0.000      ; 1.470      ;
; 3.566 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|sub_parity6a1                     ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 5.000        ; 0.000      ; 1.470      ;
; 3.595 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[2]                      ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 5.000        ; 0.001      ; 1.442      ;
; 3.595 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|p0addr                                                        ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 5.000        ; 0.001      ; 1.442      ;
; 3.720 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[1]                      ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 5.000        ; 0.000      ; 1.316      ;
; 3.720 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[3]                      ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 5.000        ; 0.000      ; 1.316      ;
; 3.720 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[4]                      ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 5.000        ; 0.000      ; 1.316      ;
; 3.720 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[5]                      ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 5.000        ; 0.000      ; 1.316      ;
; 3.720 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[6]                      ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 5.000        ; 0.000      ; 1.316      ;
; 3.720 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[7]                      ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 5.000        ; 0.000      ; 1.316      ;
; 3.720 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[9]                      ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 5.000        ; 0.000      ; 1.316      ;
; 3.720 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[8]                      ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 5.000        ; 0.000      ; 1.316      ;
; 3.732 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[1]                      ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 5.000        ; 0.000      ; 1.304      ;
; 3.732 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[2]                      ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 5.000        ; 0.000      ; 1.304      ;
; 3.732 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[3]                      ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 5.000        ; 0.000      ; 1.304      ;
; 3.732 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[5]                      ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 5.000        ; 0.000      ; 1.304      ;
; 3.732 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[6]                      ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 5.000        ; 0.000      ; 1.304      ;
; 3.732 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[9]                      ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 5.000        ; 0.000      ; 1.304      ;
; 3.732 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[8]                      ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 5.000        ; 0.000      ; 1.304      ;
; 7.012 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[0]  ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[2] ; 10.000       ; 0.031      ; 2.984      ;
; 7.012 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[1]  ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[2] ; 10.000       ; 0.031      ; 2.984      ;
; 7.012 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[2]  ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[2] ; 10.000       ; 0.031      ; 2.984      ;
; 7.012 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[3]  ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[2] ; 10.000       ; 0.031      ; 2.984      ;
; 7.012 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[4]  ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[2] ; 10.000       ; 0.031      ; 2.984      ;
; 7.012 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[5]  ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[2] ; 10.000       ; 0.031      ; 2.984      ;
; 7.012 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[6]  ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[2] ; 10.000       ; 0.031      ; 2.984      ;
; 7.012 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[7]  ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[2] ; 10.000       ; 0.031      ; 2.984      ;
; 7.012 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[8]  ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[2] ; 10.000       ; 0.031      ; 2.984      ;
; 7.012 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[0]  ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[2] ; 10.000       ; 0.038      ; 2.991      ;
; 7.012 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[1]  ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[2] ; 10.000       ; 0.038      ; 2.991      ;
; 7.012 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[2]  ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[2] ; 10.000       ; 0.038      ; 2.991      ;
; 7.012 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[3]  ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[2] ; 10.000       ; 0.038      ; 2.991      ;
; 7.012 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[4]  ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[2] ; 10.000       ; 0.038      ; 2.991      ;
; 7.012 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[5]  ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[2] ; 10.000       ; 0.038      ; 2.991      ;
; 7.012 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[6]  ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[2] ; 10.000       ; 0.038      ; 2.991      ;
; 7.012 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[7]  ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[2] ; 10.000       ; 0.038      ; 2.991      ;
; 7.012 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[8]  ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[2] ; 10.000       ; 0.038      ; 2.991      ;
; 7.013 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[9]  ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[2] ; 10.000       ; 0.037      ; 2.989      ;
; 7.013 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[10] ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[2] ; 10.000       ; 0.037      ; 2.989      ;
; 7.013 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[11] ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[2] ; 10.000       ; 0.037      ; 2.989      ;
; 7.013 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[12] ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[2] ; 10.000       ; 0.037      ; 2.989      ;
; 7.013 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[13] ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[2] ; 10.000       ; 0.037      ; 2.989      ;
; 7.013 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[14] ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[2] ; 10.000       ; 0.037      ; 2.989      ;
; 7.013 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[15] ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[2] ; 10.000       ; 0.037      ; 2.989      ;
; 7.013 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[9]  ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[2] ; 10.000       ; 0.035      ; 2.987      ;
; 7.013 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[10] ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[2] ; 10.000       ; 0.035      ; 2.987      ;
; 7.013 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[11] ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[2] ; 10.000       ; 0.035      ; 2.987      ;
; 7.013 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[12] ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[2] ; 10.000       ; 0.035      ; 2.987      ;
; 7.013 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[13] ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[2] ; 10.000       ; 0.035      ; 2.987      ;
; 7.013 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[14] ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[2] ; 10.000       ; 0.035      ; 2.987      ;
; 7.013 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[15] ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[2] ; 10.000       ; 0.035      ; 2.987      ;
; 7.397 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe23a[7]    ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[2] ; 10.000       ; -0.033     ; 2.606      ;
; 7.397 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe23a[6]    ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[2] ; 10.000       ; -0.033     ; 2.606      ;
; 7.397 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe23a[2]    ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[2] ; 10.000       ; -0.033     ; 2.606      ;
; 7.397 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|delayed_wrptr_g[7]                                             ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[2] ; 10.000       ; -0.033     ; 2.606      ;
; 7.397 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|delayed_wrptr_g[3]                                             ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[2] ; 10.000       ; -0.033     ; 2.606      ;
; 7.397 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|delayed_wrptr_g[6]                                             ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[2] ; 10.000       ; -0.033     ; 2.606      ;
; 7.397 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|delayed_wrptr_g[2]                                             ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[2] ; 10.000       ; -0.033     ; 2.606      ;
; 7.398 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|op_2~16_OTERM63                                                ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[2] ; 10.000       ; -0.031     ; 2.607      ;
; 7.398 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe24a[9]    ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[2] ; 10.000       ; -0.031     ; 2.607      ;
; 7.398 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe24a[8]    ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[2] ; 10.000       ; -0.031     ; 2.607      ;
; 7.398 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[8]                       ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[2] ; 10.000       ; -0.032     ; 2.606      ;
; 7.398 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[9]                       ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[2] ; 10.000       ; -0.032     ; 2.606      ;
; 7.398 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe23a[9]    ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[2] ; 10.000       ; -0.032     ; 2.606      ;
; 7.398 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe23a[8]    ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[2] ; 10.000       ; -0.022     ; 2.616      ;
; 7.398 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[7]                       ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[2] ; 10.000       ; -0.032     ; 2.606      ;
; 7.398 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe24a[7]    ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[2] ; 10.000       ; -0.031     ; 2.607      ;
; 7.398 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[6]                       ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[2] ; 10.000       ; -0.032     ; 2.606      ;
; 7.398 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe24a[6]    ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[2] ; 10.000       ; -0.031     ; 2.607      ;
; 7.398 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[5]                       ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[2] ; 10.000       ; -0.031     ; 2.607      ;
; 7.398 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[4]                       ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[2] ; 10.000       ; -0.031     ; 2.607      ;
; 7.398 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[3]                       ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[2] ; 10.000       ; -0.032     ; 2.606      ;
; 7.398 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe24a[5]    ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[2] ; 10.000       ; -0.032     ; 2.606      ;
; 7.398 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[0]                       ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[2] ; 10.000       ; -0.032     ; 2.606      ;
; 7.398 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe24a[0]    ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[2] ; 10.000       ; -0.031     ; 2.607      ;
; 7.398 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe24a[1]    ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[2] ; 10.000       ; -0.032     ; 2.606      ;
; 7.398 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[1]                       ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[2] ; 10.000       ; -0.032     ; 2.606      ;
; 7.398 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|parity11                            ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[2] ; 10.000       ; -0.032     ; 2.606      ;
; 7.398 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[2]                       ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[2] ; 10.000       ; -0.032     ; 2.606      ;
; 7.398 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|cmpr_536:wrfull_eq_comp|aneb_result_wire[0]~1_OTERM71          ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[2] ; 10.000       ; -0.032     ; 2.606      ;
; 7.398 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe23a[5]    ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[2] ; 10.000       ; -0.022     ; 2.616      ;
; 7.398 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe24a[4]    ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[2] ; 10.000       ; -0.031     ; 2.607      ;
; 7.398 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe23a[0]    ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[2] ; 10.000       ; -0.031     ; 2.607      ;
; 7.398 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe23a[1]    ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[2] ; 10.000       ; -0.032     ; 2.606      ;
; 7.398 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe24a[2]    ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[2] ; 10.000       ; -0.032     ; 2.606      ;
; 7.398 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe24a[3]    ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[2] ; 10.000       ; -0.032     ; 2.606      ;
; 7.398 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe23a[4]    ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[2] ; 10.000       ; -0.031     ; 2.607      ;
+-------+--------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------+----------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Recovery: 'unew|altpll_component|pll|clk[1]'                                                                                                                                      ;
+--------+---------------------------------+------------------------------------+----------------------------------+----------------------------------+--------------+------------+------------+
; Slack  ; From Node                       ; To Node                            ; Launch Clock                     ; Latch Clock                      ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------+------------------------------------+----------------------------------+----------------------------------+--------------+------------+------------+
; 15.180 ; I2C_CCD_Config:u8|combo_cnt[15] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[11] ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 20.000       ; -0.002     ; 4.854      ;
; 15.180 ; I2C_CCD_Config:u8|combo_cnt[15] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[12] ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 20.000       ; -0.002     ; 4.854      ;
; 15.180 ; I2C_CCD_Config:u8|combo_cnt[15] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[14] ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 20.000       ; -0.002     ; 4.854      ;
; 15.180 ; I2C_CCD_Config:u8|combo_cnt[15] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[13] ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 20.000       ; -0.002     ; 4.854      ;
; 15.180 ; I2C_CCD_Config:u8|combo_cnt[15] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[15] ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 20.000       ; -0.002     ; 4.854      ;
; 15.180 ; I2C_CCD_Config:u8|combo_cnt[15] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[10] ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 20.000       ; -0.002     ; 4.854      ;
; 15.180 ; I2C_CCD_Config:u8|combo_cnt[15] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[9]  ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 20.000       ; -0.002     ; 4.854      ;
; 15.180 ; I2C_CCD_Config:u8|combo_cnt[15] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[8]  ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 20.000       ; -0.002     ; 4.854      ;
; 15.180 ; I2C_CCD_Config:u8|combo_cnt[15] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[6]  ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 20.000       ; -0.002     ; 4.854      ;
; 15.180 ; I2C_CCD_Config:u8|combo_cnt[15] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[7]  ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 20.000       ; -0.002     ; 4.854      ;
; 15.180 ; I2C_CCD_Config:u8|combo_cnt[15] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[3]  ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 20.000       ; -0.002     ; 4.854      ;
; 15.180 ; I2C_CCD_Config:u8|combo_cnt[15] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[4]  ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 20.000       ; -0.002     ; 4.854      ;
; 15.180 ; I2C_CCD_Config:u8|combo_cnt[15] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[5]  ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 20.000       ; -0.002     ; 4.854      ;
; 15.180 ; I2C_CCD_Config:u8|combo_cnt[15] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[2]  ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 20.000       ; -0.002     ; 4.854      ;
; 15.180 ; I2C_CCD_Config:u8|combo_cnt[15] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[1]  ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 20.000       ; -0.002     ; 4.854      ;
; 15.180 ; I2C_CCD_Config:u8|combo_cnt[15] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[0]  ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 20.000       ; -0.002     ; 4.854      ;
; 15.181 ; I2C_CCD_Config:u8|combo_cnt[15] ; I2C_CCD_Config:u8|mI2C_CTRL_CLK    ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 20.000       ; -0.002     ; 4.853      ;
; 15.210 ; I2C_CCD_Config:u8|combo_cnt[13] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[11] ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 20.000       ; -0.002     ; 4.824      ;
; 15.210 ; I2C_CCD_Config:u8|combo_cnt[13] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[12] ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 20.000       ; -0.002     ; 4.824      ;
; 15.210 ; I2C_CCD_Config:u8|combo_cnt[13] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[14] ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 20.000       ; -0.002     ; 4.824      ;
; 15.210 ; I2C_CCD_Config:u8|combo_cnt[13] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[13] ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 20.000       ; -0.002     ; 4.824      ;
; 15.210 ; I2C_CCD_Config:u8|combo_cnt[13] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[15] ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 20.000       ; -0.002     ; 4.824      ;
; 15.210 ; I2C_CCD_Config:u8|combo_cnt[13] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[10] ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 20.000       ; -0.002     ; 4.824      ;
; 15.210 ; I2C_CCD_Config:u8|combo_cnt[13] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[9]  ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 20.000       ; -0.002     ; 4.824      ;
; 15.210 ; I2C_CCD_Config:u8|combo_cnt[13] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[8]  ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 20.000       ; -0.002     ; 4.824      ;
; 15.210 ; I2C_CCD_Config:u8|combo_cnt[13] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[6]  ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 20.000       ; -0.002     ; 4.824      ;
; 15.210 ; I2C_CCD_Config:u8|combo_cnt[13] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[7]  ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 20.000       ; -0.002     ; 4.824      ;
; 15.210 ; I2C_CCD_Config:u8|combo_cnt[13] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[3]  ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 20.000       ; -0.002     ; 4.824      ;
; 15.210 ; I2C_CCD_Config:u8|combo_cnt[13] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[4]  ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 20.000       ; -0.002     ; 4.824      ;
; 15.210 ; I2C_CCD_Config:u8|combo_cnt[13] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[5]  ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 20.000       ; -0.002     ; 4.824      ;
; 15.210 ; I2C_CCD_Config:u8|combo_cnt[13] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[2]  ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 20.000       ; -0.002     ; 4.824      ;
; 15.210 ; I2C_CCD_Config:u8|combo_cnt[13] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[1]  ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 20.000       ; -0.002     ; 4.824      ;
; 15.210 ; I2C_CCD_Config:u8|combo_cnt[13] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[0]  ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 20.000       ; -0.002     ; 4.824      ;
; 15.211 ; I2C_CCD_Config:u8|combo_cnt[13] ; I2C_CCD_Config:u8|mI2C_CTRL_CLK    ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 20.000       ; -0.002     ; 4.823      ;
; 15.327 ; I2C_CCD_Config:u8|combo_cnt[14] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[11] ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 20.000       ; -0.002     ; 4.707      ;
; 15.327 ; I2C_CCD_Config:u8|combo_cnt[14] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[12] ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 20.000       ; -0.002     ; 4.707      ;
; 15.327 ; I2C_CCD_Config:u8|combo_cnt[14] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[14] ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 20.000       ; -0.002     ; 4.707      ;
; 15.327 ; I2C_CCD_Config:u8|combo_cnt[14] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[13] ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 20.000       ; -0.002     ; 4.707      ;
; 15.327 ; I2C_CCD_Config:u8|combo_cnt[14] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[15] ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 20.000       ; -0.002     ; 4.707      ;
; 15.327 ; I2C_CCD_Config:u8|combo_cnt[14] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[10] ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 20.000       ; -0.002     ; 4.707      ;
; 15.327 ; I2C_CCD_Config:u8|combo_cnt[14] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[9]  ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 20.000       ; -0.002     ; 4.707      ;
; 15.327 ; I2C_CCD_Config:u8|combo_cnt[14] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[8]  ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 20.000       ; -0.002     ; 4.707      ;
; 15.327 ; I2C_CCD_Config:u8|combo_cnt[14] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[6]  ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 20.000       ; -0.002     ; 4.707      ;
; 15.327 ; I2C_CCD_Config:u8|combo_cnt[14] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[7]  ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 20.000       ; -0.002     ; 4.707      ;
; 15.327 ; I2C_CCD_Config:u8|combo_cnt[14] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[3]  ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 20.000       ; -0.002     ; 4.707      ;
; 15.327 ; I2C_CCD_Config:u8|combo_cnt[14] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[4]  ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 20.000       ; -0.002     ; 4.707      ;
; 15.327 ; I2C_CCD_Config:u8|combo_cnt[14] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[5]  ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 20.000       ; -0.002     ; 4.707      ;
; 15.327 ; I2C_CCD_Config:u8|combo_cnt[14] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[2]  ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 20.000       ; -0.002     ; 4.707      ;
; 15.327 ; I2C_CCD_Config:u8|combo_cnt[14] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[1]  ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 20.000       ; -0.002     ; 4.707      ;
; 15.327 ; I2C_CCD_Config:u8|combo_cnt[14] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[0]  ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 20.000       ; -0.002     ; 4.707      ;
; 15.328 ; I2C_CCD_Config:u8|combo_cnt[14] ; I2C_CCD_Config:u8|mI2C_CTRL_CLK    ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 20.000       ; -0.002     ; 4.706      ;
; 15.360 ; Reset_Delay:u2|oRST_2           ; I2C_CCD_Config:u8|mI2C_CLK_DIV[11] ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 20.000       ; -0.012     ; 4.664      ;
; 15.360 ; Reset_Delay:u2|oRST_2           ; I2C_CCD_Config:u8|mI2C_CLK_DIV[12] ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 20.000       ; -0.012     ; 4.664      ;
; 15.360 ; Reset_Delay:u2|oRST_2           ; I2C_CCD_Config:u8|mI2C_CLK_DIV[14] ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 20.000       ; -0.012     ; 4.664      ;
; 15.360 ; Reset_Delay:u2|oRST_2           ; I2C_CCD_Config:u8|mI2C_CLK_DIV[13] ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 20.000       ; -0.012     ; 4.664      ;
; 15.360 ; Reset_Delay:u2|oRST_2           ; I2C_CCD_Config:u8|mI2C_CLK_DIV[15] ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 20.000       ; -0.012     ; 4.664      ;
; 15.360 ; Reset_Delay:u2|oRST_2           ; I2C_CCD_Config:u8|mI2C_CLK_DIV[10] ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 20.000       ; -0.012     ; 4.664      ;
; 15.360 ; Reset_Delay:u2|oRST_2           ; I2C_CCD_Config:u8|mI2C_CLK_DIV[9]  ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 20.000       ; -0.012     ; 4.664      ;
; 15.360 ; Reset_Delay:u2|oRST_2           ; I2C_CCD_Config:u8|mI2C_CLK_DIV[8]  ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 20.000       ; -0.012     ; 4.664      ;
; 15.360 ; Reset_Delay:u2|oRST_2           ; I2C_CCD_Config:u8|mI2C_CLK_DIV[6]  ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 20.000       ; -0.012     ; 4.664      ;
; 15.360 ; Reset_Delay:u2|oRST_2           ; I2C_CCD_Config:u8|mI2C_CLK_DIV[7]  ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 20.000       ; -0.012     ; 4.664      ;
; 15.360 ; Reset_Delay:u2|oRST_2           ; I2C_CCD_Config:u8|mI2C_CLK_DIV[3]  ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 20.000       ; -0.012     ; 4.664      ;
; 15.360 ; Reset_Delay:u2|oRST_2           ; I2C_CCD_Config:u8|mI2C_CLK_DIV[4]  ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 20.000       ; -0.012     ; 4.664      ;
; 15.360 ; Reset_Delay:u2|oRST_2           ; I2C_CCD_Config:u8|mI2C_CLK_DIV[5]  ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 20.000       ; -0.012     ; 4.664      ;
; 15.360 ; Reset_Delay:u2|oRST_2           ; I2C_CCD_Config:u8|mI2C_CLK_DIV[2]  ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 20.000       ; -0.012     ; 4.664      ;
; 15.360 ; Reset_Delay:u2|oRST_2           ; I2C_CCD_Config:u8|mI2C_CLK_DIV[1]  ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 20.000       ; -0.012     ; 4.664      ;
; 15.360 ; Reset_Delay:u2|oRST_2           ; I2C_CCD_Config:u8|mI2C_CLK_DIV[0]  ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 20.000       ; -0.012     ; 4.664      ;
; 15.361 ; Reset_Delay:u2|oRST_2           ; I2C_CCD_Config:u8|mI2C_CTRL_CLK    ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 20.000       ; -0.012     ; 4.663      ;
; 15.369 ; I2C_CCD_Config:u8|combo_cnt[11] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[11] ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 20.000       ; 0.000      ; 4.667      ;
; 15.369 ; I2C_CCD_Config:u8|combo_cnt[11] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[12] ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 20.000       ; 0.000      ; 4.667      ;
; 15.369 ; I2C_CCD_Config:u8|combo_cnt[11] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[14] ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 20.000       ; 0.000      ; 4.667      ;
; 15.369 ; I2C_CCD_Config:u8|combo_cnt[11] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[13] ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 20.000       ; 0.000      ; 4.667      ;
; 15.369 ; I2C_CCD_Config:u8|combo_cnt[11] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[15] ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 20.000       ; 0.000      ; 4.667      ;
; 15.369 ; I2C_CCD_Config:u8|combo_cnt[11] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[10] ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 20.000       ; 0.000      ; 4.667      ;
; 15.369 ; I2C_CCD_Config:u8|combo_cnt[11] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[9]  ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 20.000       ; 0.000      ; 4.667      ;
; 15.369 ; I2C_CCD_Config:u8|combo_cnt[11] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[8]  ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 20.000       ; 0.000      ; 4.667      ;
; 15.369 ; I2C_CCD_Config:u8|combo_cnt[11] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[6]  ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 20.000       ; 0.000      ; 4.667      ;
; 15.369 ; I2C_CCD_Config:u8|combo_cnt[11] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[7]  ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 20.000       ; 0.000      ; 4.667      ;
; 15.369 ; I2C_CCD_Config:u8|combo_cnt[11] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[3]  ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 20.000       ; 0.000      ; 4.667      ;
; 15.369 ; I2C_CCD_Config:u8|combo_cnt[11] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[4]  ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 20.000       ; 0.000      ; 4.667      ;
; 15.369 ; I2C_CCD_Config:u8|combo_cnt[11] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[5]  ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 20.000       ; 0.000      ; 4.667      ;
; 15.369 ; I2C_CCD_Config:u8|combo_cnt[11] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[2]  ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 20.000       ; 0.000      ; 4.667      ;
; 15.369 ; I2C_CCD_Config:u8|combo_cnt[11] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[1]  ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 20.000       ; 0.000      ; 4.667      ;
; 15.369 ; I2C_CCD_Config:u8|combo_cnt[11] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[0]  ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 20.000       ; 0.000      ; 4.667      ;
; 15.370 ; I2C_CCD_Config:u8|combo_cnt[11] ; I2C_CCD_Config:u8|mI2C_CTRL_CLK    ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 20.000       ; 0.000      ; 4.666      ;
; 15.476 ; I2C_CCD_Config:u8|combo_cnt[12] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[11] ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 20.000       ; -0.002     ; 4.558      ;
; 15.476 ; I2C_CCD_Config:u8|combo_cnt[12] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[12] ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 20.000       ; -0.002     ; 4.558      ;
; 15.476 ; I2C_CCD_Config:u8|combo_cnt[12] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[14] ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 20.000       ; -0.002     ; 4.558      ;
; 15.476 ; I2C_CCD_Config:u8|combo_cnt[12] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[13] ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 20.000       ; -0.002     ; 4.558      ;
; 15.476 ; I2C_CCD_Config:u8|combo_cnt[12] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[15] ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 20.000       ; -0.002     ; 4.558      ;
; 15.476 ; I2C_CCD_Config:u8|combo_cnt[12] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[10] ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 20.000       ; -0.002     ; 4.558      ;
; 15.476 ; I2C_CCD_Config:u8|combo_cnt[12] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[9]  ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 20.000       ; -0.002     ; 4.558      ;
; 15.476 ; I2C_CCD_Config:u8|combo_cnt[12] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[8]  ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 20.000       ; -0.002     ; 4.558      ;
; 15.476 ; I2C_CCD_Config:u8|combo_cnt[12] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[6]  ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 20.000       ; -0.002     ; 4.558      ;
; 15.476 ; I2C_CCD_Config:u8|combo_cnt[12] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[7]  ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 20.000       ; -0.002     ; 4.558      ;
; 15.476 ; I2C_CCD_Config:u8|combo_cnt[12] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[3]  ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 20.000       ; -0.002     ; 4.558      ;
; 15.476 ; I2C_CCD_Config:u8|combo_cnt[12] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[4]  ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 20.000       ; -0.002     ; 4.558      ;
; 15.476 ; I2C_CCD_Config:u8|combo_cnt[12] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[5]  ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 20.000       ; -0.002     ; 4.558      ;
; 15.476 ; I2C_CCD_Config:u8|combo_cnt[12] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[2]  ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 20.000       ; -0.002     ; 4.558      ;
; 15.476 ; I2C_CCD_Config:u8|combo_cnt[12] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[1]  ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 20.000       ; -0.002     ; 4.558      ;
+--------+---------------------------------+------------------------------------+----------------------------------+----------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Removal: 'unew|altpll_component|pll|clk[1]'                                                                                                                                                                                                                                                                                                                                                                                                ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------+----------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                       ; To Node                                                                                                                                                      ; Launch Clock                     ; Latch Clock                      ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------+----------------------------------+--------------+------------+------------+
; 1.677 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_debug:the_cpu_0_nios2_oci_debug|resetrequest ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out   ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.014      ; 1.957      ;
; 1.677 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_debug:the_cpu_0_nios2_oci_debug|resetrequest ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_in_d1 ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.014      ; 1.957      ;
; 2.135 ; I2C_CCD_Config:u8|iexposure_adj_delay[2]                                                                                                                        ; I2C_CCD_Config:u8|mI2C_CTRL_CLK                                                                                                                              ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; -0.001     ; 2.400      ;
; 2.136 ; I2C_CCD_Config:u8|iexposure_adj_delay[2]                                                                                                                        ; I2C_CCD_Config:u8|mI2C_CLK_DIV[11]                                                                                                                           ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; -0.001     ; 2.401      ;
; 2.136 ; I2C_CCD_Config:u8|iexposure_adj_delay[2]                                                                                                                        ; I2C_CCD_Config:u8|mI2C_CLK_DIV[12]                                                                                                                           ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; -0.001     ; 2.401      ;
; 2.136 ; I2C_CCD_Config:u8|iexposure_adj_delay[2]                                                                                                                        ; I2C_CCD_Config:u8|mI2C_CLK_DIV[14]                                                                                                                           ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; -0.001     ; 2.401      ;
; 2.136 ; I2C_CCD_Config:u8|iexposure_adj_delay[2]                                                                                                                        ; I2C_CCD_Config:u8|mI2C_CLK_DIV[13]                                                                                                                           ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; -0.001     ; 2.401      ;
; 2.136 ; I2C_CCD_Config:u8|iexposure_adj_delay[2]                                                                                                                        ; I2C_CCD_Config:u8|mI2C_CLK_DIV[15]                                                                                                                           ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; -0.001     ; 2.401      ;
; 2.136 ; I2C_CCD_Config:u8|iexposure_adj_delay[2]                                                                                                                        ; I2C_CCD_Config:u8|mI2C_CLK_DIV[10]                                                                                                                           ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; -0.001     ; 2.401      ;
; 2.136 ; I2C_CCD_Config:u8|iexposure_adj_delay[2]                                                                                                                        ; I2C_CCD_Config:u8|mI2C_CLK_DIV[9]                                                                                                                            ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; -0.001     ; 2.401      ;
; 2.136 ; I2C_CCD_Config:u8|iexposure_adj_delay[2]                                                                                                                        ; I2C_CCD_Config:u8|mI2C_CLK_DIV[8]                                                                                                                            ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; -0.001     ; 2.401      ;
; 2.136 ; I2C_CCD_Config:u8|iexposure_adj_delay[2]                                                                                                                        ; I2C_CCD_Config:u8|mI2C_CLK_DIV[6]                                                                                                                            ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; -0.001     ; 2.401      ;
; 2.136 ; I2C_CCD_Config:u8|iexposure_adj_delay[2]                                                                                                                        ; I2C_CCD_Config:u8|mI2C_CLK_DIV[7]                                                                                                                            ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; -0.001     ; 2.401      ;
; 2.136 ; I2C_CCD_Config:u8|iexposure_adj_delay[2]                                                                                                                        ; I2C_CCD_Config:u8|mI2C_CLK_DIV[3]                                                                                                                            ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; -0.001     ; 2.401      ;
; 2.136 ; I2C_CCD_Config:u8|iexposure_adj_delay[2]                                                                                                                        ; I2C_CCD_Config:u8|mI2C_CLK_DIV[4]                                                                                                                            ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; -0.001     ; 2.401      ;
; 2.136 ; I2C_CCD_Config:u8|iexposure_adj_delay[2]                                                                                                                        ; I2C_CCD_Config:u8|mI2C_CLK_DIV[5]                                                                                                                            ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; -0.001     ; 2.401      ;
; 2.136 ; I2C_CCD_Config:u8|iexposure_adj_delay[2]                                                                                                                        ; I2C_CCD_Config:u8|mI2C_CLK_DIV[2]                                                                                                                            ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; -0.001     ; 2.401      ;
; 2.136 ; I2C_CCD_Config:u8|iexposure_adj_delay[2]                                                                                                                        ; I2C_CCD_Config:u8|mI2C_CLK_DIV[1]                                                                                                                            ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; -0.001     ; 2.401      ;
; 2.136 ; I2C_CCD_Config:u8|iexposure_adj_delay[2]                                                                                                                        ; I2C_CCD_Config:u8|mI2C_CLK_DIV[0]                                                                                                                            ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; -0.001     ; 2.401      ;
; 2.348 ; I2C_CCD_Config:u8|iexposure_adj_delay[3]                                                                                                                        ; I2C_CCD_Config:u8|mI2C_CTRL_CLK                                                                                                                              ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; -0.001     ; 2.613      ;
; 2.349 ; I2C_CCD_Config:u8|iexposure_adj_delay[3]                                                                                                                        ; I2C_CCD_Config:u8|mI2C_CLK_DIV[11]                                                                                                                           ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; -0.001     ; 2.614      ;
; 2.349 ; I2C_CCD_Config:u8|iexposure_adj_delay[3]                                                                                                                        ; I2C_CCD_Config:u8|mI2C_CLK_DIV[12]                                                                                                                           ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; -0.001     ; 2.614      ;
; 2.349 ; I2C_CCD_Config:u8|iexposure_adj_delay[3]                                                                                                                        ; I2C_CCD_Config:u8|mI2C_CLK_DIV[14]                                                                                                                           ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; -0.001     ; 2.614      ;
; 2.349 ; I2C_CCD_Config:u8|iexposure_adj_delay[3]                                                                                                                        ; I2C_CCD_Config:u8|mI2C_CLK_DIV[13]                                                                                                                           ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; -0.001     ; 2.614      ;
; 2.349 ; I2C_CCD_Config:u8|iexposure_adj_delay[3]                                                                                                                        ; I2C_CCD_Config:u8|mI2C_CLK_DIV[15]                                                                                                                           ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; -0.001     ; 2.614      ;
; 2.349 ; I2C_CCD_Config:u8|iexposure_adj_delay[3]                                                                                                                        ; I2C_CCD_Config:u8|mI2C_CLK_DIV[10]                                                                                                                           ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; -0.001     ; 2.614      ;
; 2.349 ; I2C_CCD_Config:u8|iexposure_adj_delay[3]                                                                                                                        ; I2C_CCD_Config:u8|mI2C_CLK_DIV[9]                                                                                                                            ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; -0.001     ; 2.614      ;
; 2.349 ; I2C_CCD_Config:u8|iexposure_adj_delay[3]                                                                                                                        ; I2C_CCD_Config:u8|mI2C_CLK_DIV[8]                                                                                                                            ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; -0.001     ; 2.614      ;
; 2.349 ; I2C_CCD_Config:u8|iexposure_adj_delay[3]                                                                                                                        ; I2C_CCD_Config:u8|mI2C_CLK_DIV[6]                                                                                                                            ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; -0.001     ; 2.614      ;
; 2.349 ; I2C_CCD_Config:u8|iexposure_adj_delay[3]                                                                                                                        ; I2C_CCD_Config:u8|mI2C_CLK_DIV[7]                                                                                                                            ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; -0.001     ; 2.614      ;
; 2.349 ; I2C_CCD_Config:u8|iexposure_adj_delay[3]                                                                                                                        ; I2C_CCD_Config:u8|mI2C_CLK_DIV[3]                                                                                                                            ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; -0.001     ; 2.614      ;
; 2.349 ; I2C_CCD_Config:u8|iexposure_adj_delay[3]                                                                                                                        ; I2C_CCD_Config:u8|mI2C_CLK_DIV[4]                                                                                                                            ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; -0.001     ; 2.614      ;
; 2.349 ; I2C_CCD_Config:u8|iexposure_adj_delay[3]                                                                                                                        ; I2C_CCD_Config:u8|mI2C_CLK_DIV[5]                                                                                                                            ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; -0.001     ; 2.614      ;
; 2.349 ; I2C_CCD_Config:u8|iexposure_adj_delay[3]                                                                                                                        ; I2C_CCD_Config:u8|mI2C_CLK_DIV[2]                                                                                                                            ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; -0.001     ; 2.614      ;
; 2.349 ; I2C_CCD_Config:u8|iexposure_adj_delay[3]                                                                                                                        ; I2C_CCD_Config:u8|mI2C_CLK_DIV[1]                                                                                                                            ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; -0.001     ; 2.614      ;
; 2.349 ; I2C_CCD_Config:u8|iexposure_adj_delay[3]                                                                                                                        ; I2C_CCD_Config:u8|mI2C_CLK_DIV[0]                                                                                                                            ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; -0.001     ; 2.614      ;
; 2.393 ; Reset_Delay:u2|oRST_2                                                                                                                                           ; I2C_CCD_Config:u8|combo_cnt[11]                                                                                                                              ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; -0.012     ; 2.647      ;
; 2.393 ; Reset_Delay:u2|oRST_2                                                                                                                                           ; I2C_CCD_Config:u8|combo_cnt[10]                                                                                                                              ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; -0.012     ; 2.647      ;
; 2.393 ; Reset_Delay:u2|oRST_2                                                                                                                                           ; I2C_CCD_Config:u8|combo_cnt[8]                                                                                                                               ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; -0.012     ; 2.647      ;
; 2.393 ; Reset_Delay:u2|oRST_2                                                                                                                                           ; I2C_CCD_Config:u8|combo_cnt[9]                                                                                                                               ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; -0.012     ; 2.647      ;
; 2.393 ; Reset_Delay:u2|oRST_2                                                                                                                                           ; I2C_CCD_Config:u8|combo_cnt[6]                                                                                                                               ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; -0.012     ; 2.647      ;
; 2.393 ; Reset_Delay:u2|oRST_2                                                                                                                                           ; I2C_CCD_Config:u8|combo_cnt[7]                                                                                                                               ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; -0.012     ; 2.647      ;
; 2.393 ; Reset_Delay:u2|oRST_2                                                                                                                                           ; I2C_CCD_Config:u8|combo_cnt[4]                                                                                                                               ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; -0.012     ; 2.647      ;
; 2.393 ; Reset_Delay:u2|oRST_2                                                                                                                                           ; I2C_CCD_Config:u8|combo_cnt[5]                                                                                                                               ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; -0.012     ; 2.647      ;
; 2.393 ; Reset_Delay:u2|oRST_2                                                                                                                                           ; I2C_CCD_Config:u8|combo_cnt[2]                                                                                                                               ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; -0.012     ; 2.647      ;
; 2.393 ; Reset_Delay:u2|oRST_2                                                                                                                                           ; I2C_CCD_Config:u8|combo_cnt[3]                                                                                                                               ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; -0.012     ; 2.647      ;
; 2.393 ; Reset_Delay:u2|oRST_2                                                                                                                                           ; I2C_CCD_Config:u8|combo_cnt[0]                                                                                                                               ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; -0.012     ; 2.647      ;
; 2.393 ; Reset_Delay:u2|oRST_2                                                                                                                                           ; I2C_CCD_Config:u8|combo_cnt[1]                                                                                                                               ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; -0.012     ; 2.647      ;
; 2.394 ; Reset_Delay:u2|oRST_2                                                                                                                                           ; I2C_CCD_Config:u8|iexposure_adj_delay[3]                                                                                                                     ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; -0.011     ; 2.649      ;
; 2.394 ; Reset_Delay:u2|oRST_2                                                                                                                                           ; I2C_CCD_Config:u8|iexposure_adj_delay[2]                                                                                                                     ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; -0.011     ; 2.649      ;
; 2.394 ; Reset_Delay:u2|oRST_2                                                                                                                                           ; I2C_CCD_Config:u8|combo_cnt[24]                                                                                                                              ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; -0.010     ; 2.650      ;
; 2.394 ; Reset_Delay:u2|oRST_2                                                                                                                                           ; I2C_CCD_Config:u8|iexposure_adj_delay[1]                                                                                                                     ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; -0.011     ; 2.649      ;
; 2.394 ; Reset_Delay:u2|oRST_2                                                                                                                                           ; I2C_CCD_Config:u8|combo_cnt[22]                                                                                                                              ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; -0.010     ; 2.650      ;
; 2.394 ; Reset_Delay:u2|oRST_2                                                                                                                                           ; I2C_CCD_Config:u8|combo_cnt[23]                                                                                                                              ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; -0.010     ; 2.650      ;
; 2.394 ; Reset_Delay:u2|oRST_2                                                                                                                                           ; I2C_CCD_Config:u8|combo_cnt[20]                                                                                                                              ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; -0.010     ; 2.650      ;
; 2.394 ; Reset_Delay:u2|oRST_2                                                                                                                                           ; I2C_CCD_Config:u8|combo_cnt[21]                                                                                                                              ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; -0.010     ; 2.650      ;
; 2.394 ; Reset_Delay:u2|oRST_2                                                                                                                                           ; I2C_CCD_Config:u8|combo_cnt[18]                                                                                                                              ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; -0.010     ; 2.650      ;
; 2.394 ; Reset_Delay:u2|oRST_2                                                                                                                                           ; I2C_CCD_Config:u8|combo_cnt[19]                                                                                                                              ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; -0.010     ; 2.650      ;
; 2.394 ; Reset_Delay:u2|oRST_2                                                                                                                                           ; I2C_CCD_Config:u8|combo_cnt[16]                                                                                                                              ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; -0.010     ; 2.650      ;
; 2.394 ; Reset_Delay:u2|oRST_2                                                                                                                                           ; I2C_CCD_Config:u8|combo_cnt[17]                                                                                                                              ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; -0.010     ; 2.650      ;
; 2.394 ; Reset_Delay:u2|oRST_2                                                                                                                                           ; I2C_CCD_Config:u8|combo_cnt[15]                                                                                                                              ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; -0.010     ; 2.650      ;
; 2.394 ; Reset_Delay:u2|oRST_2                                                                                                                                           ; I2C_CCD_Config:u8|combo_cnt[13]                                                                                                                              ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; -0.010     ; 2.650      ;
; 2.394 ; Reset_Delay:u2|oRST_2                                                                                                                                           ; I2C_CCD_Config:u8|combo_cnt[14]                                                                                                                              ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; -0.010     ; 2.650      ;
; 2.394 ; Reset_Delay:u2|oRST_2                                                                                                                                           ; I2C_CCD_Config:u8|combo_cnt[12]                                                                                                                              ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; -0.010     ; 2.650      ;
; 2.394 ; Reset_Delay:u2|oRST_2                                                                                                                                           ; I2C_CCD_Config:u8|iexposure_adj_delay[0]                                                                                                                     ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; -0.011     ; 2.649      ;
; 2.394 ; Reset_Delay:u2|oRST_2                                                                                                                                           ; I2C_CCD_Config:u8|senosr_exposure[7]                                                                                                                         ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; -0.012     ; 2.648      ;
; 2.394 ; Reset_Delay:u2|oRST_2                                                                                                                                           ; I2C_CCD_Config:u8|senosr_exposure[8]                                                                                                                         ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; -0.012     ; 2.648      ;
; 2.394 ; Reset_Delay:u2|oRST_2                                                                                                                                           ; I2C_CCD_Config:u8|senosr_exposure[15]                                                                                                                        ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; -0.012     ; 2.648      ;
; 2.394 ; Reset_Delay:u2|oRST_2                                                                                                                                           ; I2C_CCD_Config:u8|senosr_exposure[9]                                                                                                                         ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; -0.012     ; 2.648      ;
; 2.394 ; Reset_Delay:u2|oRST_2                                                                                                                                           ; I2C_CCD_Config:u8|senosr_exposure[12]                                                                                                                        ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; -0.012     ; 2.648      ;
; 2.394 ; Reset_Delay:u2|oRST_2                                                                                                                                           ; I2C_CCD_Config:u8|senosr_exposure[11]                                                                                                                        ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; -0.012     ; 2.648      ;
; 2.394 ; Reset_Delay:u2|oRST_2                                                                                                                                           ; I2C_CCD_Config:u8|senosr_exposure[6]                                                                                                                         ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; -0.012     ; 2.648      ;
; 2.394 ; Reset_Delay:u2|oRST_2                                                                                                                                           ; I2C_CCD_Config:u8|senosr_exposure[13]                                                                                                                        ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; -0.012     ; 2.648      ;
; 2.394 ; Reset_Delay:u2|oRST_2                                                                                                                                           ; I2C_CCD_Config:u8|senosr_exposure[14]                                                                                                                        ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; -0.012     ; 2.648      ;
; 2.394 ; Reset_Delay:u2|oRST_2                                                                                                                                           ; I2C_CCD_Config:u8|senosr_exposure[2]                                                                                                                         ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; -0.012     ; 2.648      ;
; 2.394 ; Reset_Delay:u2|oRST_2                                                                                                                                           ; I2C_CCD_Config:u8|senosr_exposure[10]                                                                                                                        ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; -0.012     ; 2.648      ;
; 2.394 ; Reset_Delay:u2|oRST_2                                                                                                                                           ; I2C_CCD_Config:u8|senosr_exposure[5]                                                                                                                         ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; -0.012     ; 2.648      ;
; 2.394 ; Reset_Delay:u2|oRST_2                                                                                                                                           ; I2C_CCD_Config:u8|senosr_exposure[3]                                                                                                                         ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; -0.012     ; 2.648      ;
; 2.394 ; Reset_Delay:u2|oRST_2                                                                                                                                           ; I2C_CCD_Config:u8|senosr_exposure[4]                                                                                                                         ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; -0.012     ; 2.648      ;
; 2.851 ; I2C_CCD_Config:u8|combo_cnt[24]                                                                                                                                 ; I2C_CCD_Config:u8|mI2C_CTRL_CLK                                                                                                                              ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; -0.002     ; 3.115      ;
; 2.852 ; I2C_CCD_Config:u8|combo_cnt[24]                                                                                                                                 ; I2C_CCD_Config:u8|mI2C_CLK_DIV[11]                                                                                                                           ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; -0.002     ; 3.116      ;
; 2.852 ; I2C_CCD_Config:u8|combo_cnt[24]                                                                                                                                 ; I2C_CCD_Config:u8|mI2C_CLK_DIV[12]                                                                                                                           ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; -0.002     ; 3.116      ;
; 2.852 ; I2C_CCD_Config:u8|combo_cnt[24]                                                                                                                                 ; I2C_CCD_Config:u8|mI2C_CLK_DIV[14]                                                                                                                           ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; -0.002     ; 3.116      ;
; 2.852 ; I2C_CCD_Config:u8|combo_cnt[24]                                                                                                                                 ; I2C_CCD_Config:u8|mI2C_CLK_DIV[13]                                                                                                                           ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; -0.002     ; 3.116      ;
; 2.852 ; I2C_CCD_Config:u8|combo_cnt[24]                                                                                                                                 ; I2C_CCD_Config:u8|mI2C_CLK_DIV[15]                                                                                                                           ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; -0.002     ; 3.116      ;
; 2.852 ; I2C_CCD_Config:u8|combo_cnt[24]                                                                                                                                 ; I2C_CCD_Config:u8|mI2C_CLK_DIV[10]                                                                                                                           ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; -0.002     ; 3.116      ;
; 2.852 ; I2C_CCD_Config:u8|combo_cnt[24]                                                                                                                                 ; I2C_CCD_Config:u8|mI2C_CLK_DIV[9]                                                                                                                            ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; -0.002     ; 3.116      ;
; 2.852 ; I2C_CCD_Config:u8|combo_cnt[24]                                                                                                                                 ; I2C_CCD_Config:u8|mI2C_CLK_DIV[8]                                                                                                                            ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; -0.002     ; 3.116      ;
; 2.852 ; I2C_CCD_Config:u8|combo_cnt[24]                                                                                                                                 ; I2C_CCD_Config:u8|mI2C_CLK_DIV[6]                                                                                                                            ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; -0.002     ; 3.116      ;
; 2.852 ; I2C_CCD_Config:u8|combo_cnt[24]                                                                                                                                 ; I2C_CCD_Config:u8|mI2C_CLK_DIV[7]                                                                                                                            ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; -0.002     ; 3.116      ;
; 2.852 ; I2C_CCD_Config:u8|combo_cnt[24]                                                                                                                                 ; I2C_CCD_Config:u8|mI2C_CLK_DIV[3]                                                                                                                            ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; -0.002     ; 3.116      ;
; 2.852 ; I2C_CCD_Config:u8|combo_cnt[24]                                                                                                                                 ; I2C_CCD_Config:u8|mI2C_CLK_DIV[4]                                                                                                                            ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; -0.002     ; 3.116      ;
; 2.852 ; I2C_CCD_Config:u8|combo_cnt[24]                                                                                                                                 ; I2C_CCD_Config:u8|mI2C_CLK_DIV[5]                                                                                                                            ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; -0.002     ; 3.116      ;
; 2.852 ; I2C_CCD_Config:u8|combo_cnt[24]                                                                                                                                 ; I2C_CCD_Config:u8|mI2C_CLK_DIV[2]                                                                                                                            ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; -0.002     ; 3.116      ;
; 2.852 ; I2C_CCD_Config:u8|combo_cnt[24]                                                                                                                                 ; I2C_CCD_Config:u8|mI2C_CLK_DIV[1]                                                                                                                            ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; -0.002     ; 3.116      ;
; 2.852 ; I2C_CCD_Config:u8|combo_cnt[24]                                                                                                                                 ; I2C_CCD_Config:u8|mI2C_CLK_DIV[0]                                                                                                                            ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; -0.002     ; 3.116      ;
; 3.036 ; I2C_CCD_Config:u8|combo_cnt[17]                                                                                                                                 ; I2C_CCD_Config:u8|mI2C_CTRL_CLK                                                                                                                              ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; -0.002     ; 3.300      ;
; 3.037 ; I2C_CCD_Config:u8|combo_cnt[17]                                                                                                                                 ; I2C_CCD_Config:u8|mI2C_CLK_DIV[11]                                                                                                                           ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; -0.002     ; 3.301      ;
; 3.037 ; I2C_CCD_Config:u8|combo_cnt[17]                                                                                                                                 ; I2C_CCD_Config:u8|mI2C_CLK_DIV[12]                                                                                                                           ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; -0.002     ; 3.301      ;
; 3.037 ; I2C_CCD_Config:u8|combo_cnt[17]                                                                                                                                 ; I2C_CCD_Config:u8|mI2C_CLK_DIV[14]                                                                                                                           ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; -0.002     ; 3.301      ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------+----------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Removal: 'unew|altpll_component|pll|clk[2]'                                                                                                                                                                                                                                                      ;
+-------+-----------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------+----------------------------------+--------------+------------+------------+
; Slack ; From Node             ; To Node                                                                                                                                                      ; Launch Clock                     ; Latch Clock                      ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------+----------------------------------+--------------+------------+------------+
; 2.351 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|cmpr_536:wrfull_eq_comp|aneb_result_wire[0]~4_OTERM87        ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[2] ; 0.000        ; -0.014     ; 2.603      ;
; 2.351 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|cmpr_536:wrfull_eq_comp|aneb_result_wire[0]~3_OTERM83        ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[2] ; 0.000        ; -0.014     ; 2.603      ;
; 2.351 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[2]                     ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[2] ; 0.000        ; -0.014     ; 2.603      ;
; 2.351 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[0]                     ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[2] ; 0.000        ; -0.014     ; 2.603      ;
; 2.351 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|parity11                          ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[2] ; 0.000        ; -0.014     ; 2.603      ;
; 2.351 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[1]                     ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[2] ; 0.000        ; -0.014     ; 2.603      ;
; 2.351 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|sub_parity12a2                    ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[2] ; 0.000        ; -0.014     ; 2.603      ;
; 2.351 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|sub_parity12a0                    ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[2] ; 0.000        ; -0.014     ; 2.603      ;
; 2.352 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_kec:rs_brp|dffe17a[8]                               ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.004      ; 2.622      ;
; 2.352 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_kec:rs_bwp|dffe17a[8]                               ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.004      ; 2.622      ;
; 2.352 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|op_2~16_OTERM65                                              ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[2] ; 0.000        ; -0.008     ; 2.610      ;
; 2.352 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|rdptr_g[0]                                                  ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.008      ; 2.626      ;
; 2.352 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|rdptr_g[1]                                                  ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.008      ; 2.626      ;
; 2.352 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|rdptr_g[9]                                                  ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.008      ; 2.626      ;
; 2.352 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe20a[2] ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.008      ; 2.626      ;
; 2.352 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|rdptr_g[2]                                                  ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.008      ; 2.626      ;
; 2.352 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe20a[1] ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.004      ; 2.622      ;
; 2.352 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_kec:rs_brp|dffe17a[7]                               ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.005      ; 2.623      ;
; 2.352 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_kec:rs_bwp|dffe17a[7]                               ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.005      ; 2.623      ;
; 2.352 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe19a[9] ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.009      ; 2.627      ;
; 2.352 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|rdptr_g[5]                                                  ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.008      ; 2.626      ;
; 2.352 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe20a[5] ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.008      ; 2.626      ;
; 2.352 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|rdptr_g[4]                                                  ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.008      ; 2.626      ;
; 2.352 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe20a[3] ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.008      ; 2.626      ;
; 2.352 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|rdptr_g[3]                                                  ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.008      ; 2.626      ;
; 2.352 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|rdptr_g[8]                                                  ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.008      ; 2.626      ;
; 2.352 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|rdptr_g[6]                                                  ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.008      ; 2.626      ;
; 2.352 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|rdptr_g[7]                                                  ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.004      ; 2.622      ;
; 2.352 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|rdptr_g[6]                                                  ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.004      ; 2.622      ;
; 2.352 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe20a[7] ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.004      ; 2.622      ;
; 2.352 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe20a[6] ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.004      ; 2.622      ;
; 2.352 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe20a[8] ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.004      ; 2.622      ;
; 2.352 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|rdptr_g[8]                                                  ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.004      ; 2.622      ;
; 2.352 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe20a[9] ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.004      ; 2.622      ;
; 2.352 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|rdptr_g[9]                                                  ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.004      ; 2.622      ;
; 2.352 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_kec:rs_bwp|dffe17a[6]                               ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.005      ; 2.623      ;
; 2.352 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_kec:rs_brp|dffe17a[6]                               ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.005      ; 2.623      ;
; 2.352 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe19a[4] ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.009      ; 2.627      ;
; 2.352 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe19a[8] ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.009      ; 2.627      ;
; 2.352 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe19a[7] ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.009      ; 2.627      ;
; 2.352 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe19a[6] ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.009      ; 2.627      ;
; 2.352 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe19a[3] ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.004      ; 2.622      ;
; 2.352 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe19a[0] ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.004      ; 2.622      ;
; 2.352 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_kec:rs_brp|dffe17a[5]                               ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.005      ; 2.623      ;
; 2.352 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_kec:rs_bwp|dffe17a[5]                               ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.005      ; 2.623      ;
; 2.352 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe24a[8]  ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[2] ; 0.000        ; -0.008     ; 2.610      ;
; 2.352 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe24a[9]  ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[2] ; 0.000        ; -0.008     ; 2.610      ;
; 2.352 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe19a[2] ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.004      ; 2.622      ;
; 2.352 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_kec:rs_bwp|dffe17a[4]                               ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.005      ; 2.623      ;
; 2.352 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_kec:rs_brp|dffe17a[4]                               ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.005      ; 2.623      ;
; 2.352 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[9]                     ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[2] ; 0.000        ; -0.015     ; 2.603      ;
; 2.352 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[8]                     ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[2] ; 0.000        ; -0.015     ; 2.603      ;
; 2.352 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe23a[8]  ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[2] ; 0.000        ; -0.008     ; 2.610      ;
; 2.352 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_kec:rs_brp|dffe17a[3]                               ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.005      ; 2.623      ;
; 2.352 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_kec:rs_bwp|dffe17a[3]                               ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.005      ; 2.623      ;
; 2.352 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe23a[9]  ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[2] ; 0.000        ; -0.008     ; 2.610      ;
; 2.352 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe24a[7]  ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[2] ; 0.000        ; -0.008     ; 2.610      ;
; 2.352 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[7]                     ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[2] ; 0.000        ; -0.015     ; 2.603      ;
; 2.352 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_gray2bin_kdb:ws_dgrp_gray2bin|xor6_OTERM79                 ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[2] ; 0.000        ; -0.008     ; 2.610      ;
; 2.352 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_gray2bin_kdb:wrptr_g_gray2bin|xor6_OTERM81                 ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[2] ; 0.000        ; -0.015     ; 2.603      ;
; 2.352 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_kec:rs_bwp|dffe17a[2]                               ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.005      ; 2.623      ;
; 2.352 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_kec:rs_brp|dffe17a[2]                               ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.005      ; 2.623      ;
; 2.352 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[6]                     ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[2] ; 0.000        ; -0.015     ; 2.603      ;
; 2.352 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe23a[7]  ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[2] ; 0.000        ; -0.008     ; 2.610      ;
; 2.352 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_kec:rs_bwp|dffe17a[1]                               ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.005      ; 2.623      ;
; 2.352 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_kec:rs_brp|dffe17a[1]                               ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.005      ; 2.623      ;
; 2.352 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[5]                     ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[2] ; 0.000        ; -0.015     ; 2.603      ;
; 2.352 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[4]                     ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[2] ; 0.000        ; -0.015     ; 2.603      ;
; 2.352 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[3]                     ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[2] ; 0.000        ; -0.015     ; 2.603      ;
; 2.352 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe24a[5]  ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[2] ; 0.000        ; -0.008     ; 2.610      ;
; 2.352 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_kec:rs_bwp|dffe17a[0]                               ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.005      ; 2.623      ;
; 2.352 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_kec:rs_brp|dffe17a[0]                               ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.005      ; 2.623      ;
; 2.352 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|cmpr_536:wrfull_eq_comp|aneb_result_wire[0]~2_OTERM95        ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[2] ; 0.000        ; -0.015     ; 2.603      ;
; 2.352 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|cmpr_536:wrfull_eq_comp|aneb_result_wire[0]~1_OTERM75        ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[2] ; 0.000        ; -0.015     ; 2.603      ;
; 2.352 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe24a[1]  ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[2] ; 0.000        ; -0.014     ; 2.604      ;
; 2.352 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe24a[0]  ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[2] ; 0.000        ; -0.014     ; 2.604      ;
; 2.352 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe23a[6]  ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[2] ; 0.000        ; -0.008     ; 2.610      ;
; 2.352 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe24a[4]  ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[2] ; 0.000        ; -0.008     ; 2.610      ;
; 2.352 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_gray2bin_kdb:wrptr_g_gray2bin|xor3_OTERM93                 ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[2] ; 0.000        ; -0.015     ; 2.603      ;
; 2.352 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_gray2bin_kdb:ws_dgrp_gray2bin|xor3_OTERM89                 ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[2] ; 0.000        ; -0.014     ; 2.604      ;
; 2.352 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe23a[0]  ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[2] ; 0.000        ; -0.008     ; 2.610      ;
; 2.352 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe23a[5]  ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[2] ; 0.000        ; -0.008     ; 2.610      ;
; 2.352 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe23a[4]  ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[2] ; 0.000        ; -0.008     ; 2.610      ;
; 2.352 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe23a[2]  ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[2] ; 0.000        ; -0.014     ; 2.604      ;
; 2.352 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe23a[3]  ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[2] ; 0.000        ; -0.014     ; 2.604      ;
; 2.352 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|sub_parity12a1                    ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[2] ; 0.000        ; -0.015     ; 2.603      ;
; 2.352 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe23a[1]  ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[2] ; 0.000        ; -0.014     ; 2.604      ;
; 2.352 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe24a[2]  ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[2] ; 0.000        ; -0.014     ; 2.604      ;
; 2.352 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_gray2bin_kdb:ws_dgrp_gray2bin|xor0_OTERM91                 ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[2] ; 0.000        ; -0.014     ; 2.604      ;
; 2.352 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|delayed_wrptr_g[6]                                           ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[2] ; 0.000        ; -0.009     ; 2.609      ;
; 2.352 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|delayed_wrptr_g[5]                                           ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[2] ; 0.000        ; -0.008     ; 2.610      ;
; 2.352 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|delayed_wrptr_g[2]                                           ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[2] ; 0.000        ; -0.014     ; 2.604      ;
; 2.352 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|delayed_wrptr_g[0]                                           ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[2] ; 0.000        ; -0.008     ; 2.610      ;
; 2.352 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|delayed_wrptr_g[1]                                           ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[2] ; 0.000        ; -0.008     ; 2.610      ;
; 2.352 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|delayed_wrptr_g[8]                                           ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[2] ; 0.000        ; -0.008     ; 2.610      ;
; 2.352 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|delayed_wrptr_g[7]                                           ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[2] ; 0.000        ; -0.008     ; 2.610      ;
; 2.352 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|delayed_wrptr_g[3]                                           ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[2] ; 0.000        ; -0.014     ; 2.604      ;
; 2.352 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|delayed_wrptr_g[9]                                           ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[2] ; 0.000        ; -0.008     ; 2.610      ;
; 2.352 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|delayed_wrptr_g[4]                                           ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[2] ; 0.000        ; -0.009     ; 2.609      ;
; 2.353 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|op_1~16_OTERM69                                             ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.008      ; 2.627      ;
+-------+-----------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------+----------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'unew|altpll_component|pll|clk[2]'                                                                                                                                                                                                                                 ;
+-------+--------------+----------------+------------------+----------------------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock                            ; Clock Edge ; Target                                                                                                                                                                                  ;
+-------+--------------+----------------+------------------+----------------------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 2.620 ; 5.000        ; 2.380          ; High Pulse Width ; unew|altpll_component|pll|clk[2] ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[0]                           ;
; 2.620 ; 5.000        ; 2.380          ; Low Pulse Width  ; unew|altpll_component|pll|clk[2] ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[0]                           ;
; 2.620 ; 5.000        ; 2.380          ; High Pulse Width ; unew|altpll_component|pll|clk[2] ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[1]                           ;
; 2.620 ; 5.000        ; 2.380          ; Low Pulse Width  ; unew|altpll_component|pll|clk[2] ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[1]                           ;
; 2.620 ; 5.000        ; 2.380          ; High Pulse Width ; unew|altpll_component|pll|clk[2] ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[2]                           ;
; 2.620 ; 5.000        ; 2.380          ; Low Pulse Width  ; unew|altpll_component|pll|clk[2] ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[2]                           ;
; 2.620 ; 5.000        ; 2.380          ; High Pulse Width ; unew|altpll_component|pll|clk[2] ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[3]                           ;
; 2.620 ; 5.000        ; 2.380          ; Low Pulse Width  ; unew|altpll_component|pll|clk[2] ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[3]                           ;
; 2.620 ; 5.000        ; 2.380          ; High Pulse Width ; unew|altpll_component|pll|clk[2] ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[4]                           ;
; 2.620 ; 5.000        ; 2.380          ; Low Pulse Width  ; unew|altpll_component|pll|clk[2] ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[4]                           ;
; 2.620 ; 5.000        ; 2.380          ; High Pulse Width ; unew|altpll_component|pll|clk[2] ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[5]                           ;
; 2.620 ; 5.000        ; 2.380          ; Low Pulse Width  ; unew|altpll_component|pll|clk[2] ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[5]                           ;
; 2.620 ; 5.000        ; 2.380          ; High Pulse Width ; unew|altpll_component|pll|clk[2] ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[6]                           ;
; 2.620 ; 5.000        ; 2.380          ; Low Pulse Width  ; unew|altpll_component|pll|clk[2] ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[6]                           ;
; 2.620 ; 5.000        ; 2.380          ; High Pulse Width ; unew|altpll_component|pll|clk[2] ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[7]                           ;
; 2.620 ; 5.000        ; 2.380          ; Low Pulse Width  ; unew|altpll_component|pll|clk[2] ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[7]                           ;
; 2.620 ; 5.000        ; 2.380          ; High Pulse Width ; unew|altpll_component|pll|clk[2] ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[8]                           ;
; 2.620 ; 5.000        ; 2.380          ; Low Pulse Width  ; unew|altpll_component|pll|clk[2] ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[8]                           ;
; 2.620 ; 5.000        ; 2.380          ; High Pulse Width ; unew|altpll_component|pll|clk[2] ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~porta_address_reg0 ;
; 2.620 ; 5.000        ; 2.380          ; Low Pulse Width  ; unew|altpll_component|pll|clk[2] ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~porta_address_reg0 ;
; 2.620 ; 5.000        ; 2.380          ; High Pulse Width ; unew|altpll_component|pll|clk[2] ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~porta_address_reg1 ;
; 2.620 ; 5.000        ; 2.380          ; Low Pulse Width  ; unew|altpll_component|pll|clk[2] ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~porta_address_reg1 ;
; 2.620 ; 5.000        ; 2.380          ; High Pulse Width ; unew|altpll_component|pll|clk[2] ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~porta_address_reg2 ;
; 2.620 ; 5.000        ; 2.380          ; Low Pulse Width  ; unew|altpll_component|pll|clk[2] ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~porta_address_reg2 ;
; 2.620 ; 5.000        ; 2.380          ; High Pulse Width ; unew|altpll_component|pll|clk[2] ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~porta_address_reg3 ;
; 2.620 ; 5.000        ; 2.380          ; Low Pulse Width  ; unew|altpll_component|pll|clk[2] ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~porta_address_reg3 ;
; 2.620 ; 5.000        ; 2.380          ; High Pulse Width ; unew|altpll_component|pll|clk[2] ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~porta_address_reg4 ;
; 2.620 ; 5.000        ; 2.380          ; Low Pulse Width  ; unew|altpll_component|pll|clk[2] ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~porta_address_reg4 ;
; 2.620 ; 5.000        ; 2.380          ; High Pulse Width ; unew|altpll_component|pll|clk[2] ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~porta_address_reg5 ;
; 2.620 ; 5.000        ; 2.380          ; Low Pulse Width  ; unew|altpll_component|pll|clk[2] ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~porta_address_reg5 ;
; 2.620 ; 5.000        ; 2.380          ; High Pulse Width ; unew|altpll_component|pll|clk[2] ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~porta_address_reg6 ;
; 2.620 ; 5.000        ; 2.380          ; Low Pulse Width  ; unew|altpll_component|pll|clk[2] ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~porta_address_reg6 ;
; 2.620 ; 5.000        ; 2.380          ; High Pulse Width ; unew|altpll_component|pll|clk[2] ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~porta_address_reg7 ;
; 2.620 ; 5.000        ; 2.380          ; Low Pulse Width  ; unew|altpll_component|pll|clk[2] ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~porta_address_reg7 ;
; 2.620 ; 5.000        ; 2.380          ; High Pulse Width ; unew|altpll_component|pll|clk[2] ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~porta_address_reg8 ;
; 2.620 ; 5.000        ; 2.380          ; Low Pulse Width  ; unew|altpll_component|pll|clk[2] ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~porta_address_reg8 ;
; 2.620 ; 5.000        ; 2.380          ; High Pulse Width ; unew|altpll_component|pll|clk[2] ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[0]                           ;
; 2.620 ; 5.000        ; 2.380          ; Low Pulse Width  ; unew|altpll_component|pll|clk[2] ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[0]                           ;
; 2.620 ; 5.000        ; 2.380          ; High Pulse Width ; unew|altpll_component|pll|clk[2] ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[1]                           ;
; 2.620 ; 5.000        ; 2.380          ; Low Pulse Width  ; unew|altpll_component|pll|clk[2] ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[1]                           ;
; 2.620 ; 5.000        ; 2.380          ; High Pulse Width ; unew|altpll_component|pll|clk[2] ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[2]                           ;
; 2.620 ; 5.000        ; 2.380          ; Low Pulse Width  ; unew|altpll_component|pll|clk[2] ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[2]                           ;
; 2.620 ; 5.000        ; 2.380          ; High Pulse Width ; unew|altpll_component|pll|clk[2] ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[3]                           ;
; 2.620 ; 5.000        ; 2.380          ; Low Pulse Width  ; unew|altpll_component|pll|clk[2] ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[3]                           ;
; 2.620 ; 5.000        ; 2.380          ; High Pulse Width ; unew|altpll_component|pll|clk[2] ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[4]                           ;
; 2.620 ; 5.000        ; 2.380          ; Low Pulse Width  ; unew|altpll_component|pll|clk[2] ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[4]                           ;
; 2.620 ; 5.000        ; 2.380          ; High Pulse Width ; unew|altpll_component|pll|clk[2] ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[5]                           ;
; 2.620 ; 5.000        ; 2.380          ; Low Pulse Width  ; unew|altpll_component|pll|clk[2] ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[5]                           ;
; 2.620 ; 5.000        ; 2.380          ; High Pulse Width ; unew|altpll_component|pll|clk[2] ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[6]                           ;
; 2.620 ; 5.000        ; 2.380          ; Low Pulse Width  ; unew|altpll_component|pll|clk[2] ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[6]                           ;
; 2.620 ; 5.000        ; 2.380          ; High Pulse Width ; unew|altpll_component|pll|clk[2] ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[7]                           ;
; 2.620 ; 5.000        ; 2.380          ; Low Pulse Width  ; unew|altpll_component|pll|clk[2] ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[7]                           ;
; 2.620 ; 5.000        ; 2.380          ; High Pulse Width ; unew|altpll_component|pll|clk[2] ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[8]                           ;
; 2.620 ; 5.000        ; 2.380          ; Low Pulse Width  ; unew|altpll_component|pll|clk[2] ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[8]                           ;
; 2.620 ; 5.000        ; 2.380          ; High Pulse Width ; unew|altpll_component|pll|clk[2] ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~porta_address_reg0 ;
; 2.620 ; 5.000        ; 2.380          ; Low Pulse Width  ; unew|altpll_component|pll|clk[2] ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~porta_address_reg0 ;
; 2.620 ; 5.000        ; 2.380          ; High Pulse Width ; unew|altpll_component|pll|clk[2] ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~porta_address_reg1 ;
; 2.620 ; 5.000        ; 2.380          ; Low Pulse Width  ; unew|altpll_component|pll|clk[2] ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~porta_address_reg1 ;
; 2.620 ; 5.000        ; 2.380          ; High Pulse Width ; unew|altpll_component|pll|clk[2] ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~porta_address_reg2 ;
; 2.620 ; 5.000        ; 2.380          ; Low Pulse Width  ; unew|altpll_component|pll|clk[2] ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~porta_address_reg2 ;
; 2.620 ; 5.000        ; 2.380          ; High Pulse Width ; unew|altpll_component|pll|clk[2] ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~porta_address_reg3 ;
; 2.620 ; 5.000        ; 2.380          ; Low Pulse Width  ; unew|altpll_component|pll|clk[2] ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~porta_address_reg3 ;
; 2.620 ; 5.000        ; 2.380          ; High Pulse Width ; unew|altpll_component|pll|clk[2] ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~porta_address_reg4 ;
; 2.620 ; 5.000        ; 2.380          ; Low Pulse Width  ; unew|altpll_component|pll|clk[2] ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~porta_address_reg4 ;
; 2.620 ; 5.000        ; 2.380          ; High Pulse Width ; unew|altpll_component|pll|clk[2] ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~porta_address_reg5 ;
; 2.620 ; 5.000        ; 2.380          ; Low Pulse Width  ; unew|altpll_component|pll|clk[2] ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~porta_address_reg5 ;
; 2.620 ; 5.000        ; 2.380          ; High Pulse Width ; unew|altpll_component|pll|clk[2] ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~porta_address_reg6 ;
; 2.620 ; 5.000        ; 2.380          ; Low Pulse Width  ; unew|altpll_component|pll|clk[2] ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~porta_address_reg6 ;
; 2.620 ; 5.000        ; 2.380          ; High Pulse Width ; unew|altpll_component|pll|clk[2] ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~porta_address_reg7 ;
; 2.620 ; 5.000        ; 2.380          ; Low Pulse Width  ; unew|altpll_component|pll|clk[2] ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~porta_address_reg7 ;
; 2.620 ; 5.000        ; 2.380          ; High Pulse Width ; unew|altpll_component|pll|clk[2] ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~porta_address_reg8 ;
; 2.620 ; 5.000        ; 2.380          ; Low Pulse Width  ; unew|altpll_component|pll|clk[2] ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~porta_address_reg8 ;
; 2.873 ; 5.000        ; 2.127          ; High Pulse Width ; unew|altpll_component|pll|clk[2] ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_address_reg0  ;
; 2.873 ; 5.000        ; 2.127          ; Low Pulse Width  ; unew|altpll_component|pll|clk[2] ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_address_reg0  ;
; 2.873 ; 5.000        ; 2.127          ; High Pulse Width ; unew|altpll_component|pll|clk[2] ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_address_reg1  ;
; 2.873 ; 5.000        ; 2.127          ; Low Pulse Width  ; unew|altpll_component|pll|clk[2] ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_address_reg1  ;
; 2.873 ; 5.000        ; 2.127          ; High Pulse Width ; unew|altpll_component|pll|clk[2] ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_address_reg2  ;
; 2.873 ; 5.000        ; 2.127          ; Low Pulse Width  ; unew|altpll_component|pll|clk[2] ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_address_reg2  ;
; 2.873 ; 5.000        ; 2.127          ; High Pulse Width ; unew|altpll_component|pll|clk[2] ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_address_reg3  ;
; 2.873 ; 5.000        ; 2.127          ; Low Pulse Width  ; unew|altpll_component|pll|clk[2] ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_address_reg3  ;
; 2.873 ; 5.000        ; 2.127          ; High Pulse Width ; unew|altpll_component|pll|clk[2] ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_address_reg4  ;
; 2.873 ; 5.000        ; 2.127          ; Low Pulse Width  ; unew|altpll_component|pll|clk[2] ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_address_reg4  ;
; 2.873 ; 5.000        ; 2.127          ; High Pulse Width ; unew|altpll_component|pll|clk[2] ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_address_reg5  ;
; 2.873 ; 5.000        ; 2.127          ; Low Pulse Width  ; unew|altpll_component|pll|clk[2] ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_address_reg5  ;
; 2.873 ; 5.000        ; 2.127          ; High Pulse Width ; unew|altpll_component|pll|clk[2] ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_address_reg6  ;
; 2.873 ; 5.000        ; 2.127          ; Low Pulse Width  ; unew|altpll_component|pll|clk[2] ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_address_reg6  ;
; 2.873 ; 5.000        ; 2.127          ; High Pulse Width ; unew|altpll_component|pll|clk[2] ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_address_reg7  ;
; 2.873 ; 5.000        ; 2.127          ; Low Pulse Width  ; unew|altpll_component|pll|clk[2] ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_address_reg7  ;
; 2.873 ; 5.000        ; 2.127          ; High Pulse Width ; unew|altpll_component|pll|clk[2] ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_address_reg8  ;
; 2.873 ; 5.000        ; 2.127          ; Low Pulse Width  ; unew|altpll_component|pll|clk[2] ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_address_reg8  ;
; 2.873 ; 5.000        ; 2.127          ; High Pulse Width ; unew|altpll_component|pll|clk[2] ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_datain_reg0   ;
; 2.873 ; 5.000        ; 2.127          ; Low Pulse Width  ; unew|altpll_component|pll|clk[2] ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_datain_reg0   ;
; 2.873 ; 5.000        ; 2.127          ; High Pulse Width ; unew|altpll_component|pll|clk[2] ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_datain_reg1   ;
; 2.873 ; 5.000        ; 2.127          ; Low Pulse Width  ; unew|altpll_component|pll|clk[2] ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_datain_reg1   ;
; 2.873 ; 5.000        ; 2.127          ; High Pulse Width ; unew|altpll_component|pll|clk[2] ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_datain_reg2   ;
; 2.873 ; 5.000        ; 2.127          ; Low Pulse Width  ; unew|altpll_component|pll|clk[2] ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_datain_reg2   ;
; 2.873 ; 5.000        ; 2.127          ; High Pulse Width ; unew|altpll_component|pll|clk[2] ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_datain_reg3   ;
; 2.873 ; 5.000        ; 2.127          ; Low Pulse Width  ; unew|altpll_component|pll|clk[2] ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_datain_reg3   ;
; 2.873 ; 5.000        ; 2.127          ; High Pulse Width ; unew|altpll_component|pll|clk[2] ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_datain_reg4   ;
; 2.873 ; 5.000        ; 2.127          ; Low Pulse Width  ; unew|altpll_component|pll|clk[2] ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_datain_reg4   ;
+-------+--------------+----------------+------------------+----------------------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'unew|altpll_component|pll|clk[1]'                                                                                                                                                                                                                                                                                                                                                              ;
+-------+--------------+----------------+------------------+----------------------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock                            ; Clock Edge ; Target                                                                                                                                                                                                                                                                                                               ;
+-------+--------------+----------------+------------------+----------------------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; unew|altpll_component|pll|clk[1] ; Rise       ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_ocimem:the_cpu_0_nios2_ocimem|cpu_0_ociram_lpm_dram_bdp_component_module:cpu_0_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_c572:auto_generated|ram_block1a0~porta_address_reg0 ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; unew|altpll_component|pll|clk[1] ; Rise       ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_ocimem:the_cpu_0_nios2_ocimem|cpu_0_ociram_lpm_dram_bdp_component_module:cpu_0_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_c572:auto_generated|ram_block1a0~porta_address_reg0 ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; unew|altpll_component|pll|clk[1] ; Rise       ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_ocimem:the_cpu_0_nios2_ocimem|cpu_0_ociram_lpm_dram_bdp_component_module:cpu_0_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_c572:auto_generated|ram_block1a0~porta_address_reg1 ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; unew|altpll_component|pll|clk[1] ; Rise       ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_ocimem:the_cpu_0_nios2_ocimem|cpu_0_ociram_lpm_dram_bdp_component_module:cpu_0_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_c572:auto_generated|ram_block1a0~porta_address_reg1 ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; unew|altpll_component|pll|clk[1] ; Rise       ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_ocimem:the_cpu_0_nios2_ocimem|cpu_0_ociram_lpm_dram_bdp_component_module:cpu_0_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_c572:auto_generated|ram_block1a0~porta_address_reg2 ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; unew|altpll_component|pll|clk[1] ; Rise       ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_ocimem:the_cpu_0_nios2_ocimem|cpu_0_ociram_lpm_dram_bdp_component_module:cpu_0_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_c572:auto_generated|ram_block1a0~porta_address_reg2 ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; unew|altpll_component|pll|clk[1] ; Rise       ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_ocimem:the_cpu_0_nios2_ocimem|cpu_0_ociram_lpm_dram_bdp_component_module:cpu_0_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_c572:auto_generated|ram_block1a0~porta_address_reg3 ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; unew|altpll_component|pll|clk[1] ; Rise       ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_ocimem:the_cpu_0_nios2_ocimem|cpu_0_ociram_lpm_dram_bdp_component_module:cpu_0_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_c572:auto_generated|ram_block1a0~porta_address_reg3 ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; unew|altpll_component|pll|clk[1] ; Rise       ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_ocimem:the_cpu_0_nios2_ocimem|cpu_0_ociram_lpm_dram_bdp_component_module:cpu_0_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_c572:auto_generated|ram_block1a0~porta_address_reg4 ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; unew|altpll_component|pll|clk[1] ; Rise       ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_ocimem:the_cpu_0_nios2_ocimem|cpu_0_ociram_lpm_dram_bdp_component_module:cpu_0_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_c572:auto_generated|ram_block1a0~porta_address_reg4 ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; unew|altpll_component|pll|clk[1] ; Rise       ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_ocimem:the_cpu_0_nios2_ocimem|cpu_0_ociram_lpm_dram_bdp_component_module:cpu_0_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_c572:auto_generated|ram_block1a0~porta_address_reg5 ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; unew|altpll_component|pll|clk[1] ; Rise       ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_ocimem:the_cpu_0_nios2_ocimem|cpu_0_ociram_lpm_dram_bdp_component_module:cpu_0_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_c572:auto_generated|ram_block1a0~porta_address_reg5 ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; unew|altpll_component|pll|clk[1] ; Rise       ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_ocimem:the_cpu_0_nios2_ocimem|cpu_0_ociram_lpm_dram_bdp_component_module:cpu_0_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_c572:auto_generated|ram_block1a0~porta_address_reg6 ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; unew|altpll_component|pll|clk[1] ; Rise       ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_ocimem:the_cpu_0_nios2_ocimem|cpu_0_ociram_lpm_dram_bdp_component_module:cpu_0_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_c572:auto_generated|ram_block1a0~porta_address_reg6 ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; unew|altpll_component|pll|clk[1] ; Rise       ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_ocimem:the_cpu_0_nios2_ocimem|cpu_0_ociram_lpm_dram_bdp_component_module:cpu_0_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_c572:auto_generated|ram_block1a0~porta_address_reg7 ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; unew|altpll_component|pll|clk[1] ; Rise       ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_ocimem:the_cpu_0_nios2_ocimem|cpu_0_ociram_lpm_dram_bdp_component_module:cpu_0_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_c572:auto_generated|ram_block1a0~porta_address_reg7 ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; unew|altpll_component|pll|clk[1] ; Rise       ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_ocimem:the_cpu_0_nios2_ocimem|cpu_0_ociram_lpm_dram_bdp_component_module:cpu_0_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_c572:auto_generated|ram_block1a0~porta_bytena_reg0  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; unew|altpll_component|pll|clk[1] ; Rise       ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_ocimem:the_cpu_0_nios2_ocimem|cpu_0_ociram_lpm_dram_bdp_component_module:cpu_0_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_c572:auto_generated|ram_block1a0~porta_bytena_reg0  ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; unew|altpll_component|pll|clk[1] ; Rise       ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_ocimem:the_cpu_0_nios2_ocimem|cpu_0_ociram_lpm_dram_bdp_component_module:cpu_0_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_c572:auto_generated|ram_block1a0~porta_bytena_reg1  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; unew|altpll_component|pll|clk[1] ; Rise       ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_ocimem:the_cpu_0_nios2_ocimem|cpu_0_ociram_lpm_dram_bdp_component_module:cpu_0_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_c572:auto_generated|ram_block1a0~porta_bytena_reg1  ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; unew|altpll_component|pll|clk[1] ; Rise       ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_ocimem:the_cpu_0_nios2_ocimem|cpu_0_ociram_lpm_dram_bdp_component_module:cpu_0_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_c572:auto_generated|ram_block1a0~porta_datain_reg0  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; unew|altpll_component|pll|clk[1] ; Rise       ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_ocimem:the_cpu_0_nios2_ocimem|cpu_0_ociram_lpm_dram_bdp_component_module:cpu_0_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_c572:auto_generated|ram_block1a0~porta_datain_reg0  ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; unew|altpll_component|pll|clk[1] ; Rise       ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_ocimem:the_cpu_0_nios2_ocimem|cpu_0_ociram_lpm_dram_bdp_component_module:cpu_0_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_c572:auto_generated|ram_block1a0~porta_datain_reg1  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; unew|altpll_component|pll|clk[1] ; Rise       ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_ocimem:the_cpu_0_nios2_ocimem|cpu_0_ociram_lpm_dram_bdp_component_module:cpu_0_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_c572:auto_generated|ram_block1a0~porta_datain_reg1  ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; unew|altpll_component|pll|clk[1] ; Rise       ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_ocimem:the_cpu_0_nios2_ocimem|cpu_0_ociram_lpm_dram_bdp_component_module:cpu_0_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_c572:auto_generated|ram_block1a0~porta_datain_reg10 ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; unew|altpll_component|pll|clk[1] ; Rise       ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_ocimem:the_cpu_0_nios2_ocimem|cpu_0_ociram_lpm_dram_bdp_component_module:cpu_0_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_c572:auto_generated|ram_block1a0~porta_datain_reg10 ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; unew|altpll_component|pll|clk[1] ; Rise       ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_ocimem:the_cpu_0_nios2_ocimem|cpu_0_ociram_lpm_dram_bdp_component_module:cpu_0_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_c572:auto_generated|ram_block1a0~porta_datain_reg11 ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; unew|altpll_component|pll|clk[1] ; Rise       ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_ocimem:the_cpu_0_nios2_ocimem|cpu_0_ociram_lpm_dram_bdp_component_module:cpu_0_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_c572:auto_generated|ram_block1a0~porta_datain_reg11 ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; unew|altpll_component|pll|clk[1] ; Rise       ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_ocimem:the_cpu_0_nios2_ocimem|cpu_0_ociram_lpm_dram_bdp_component_module:cpu_0_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_c572:auto_generated|ram_block1a0~porta_datain_reg12 ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; unew|altpll_component|pll|clk[1] ; Rise       ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_ocimem:the_cpu_0_nios2_ocimem|cpu_0_ociram_lpm_dram_bdp_component_module:cpu_0_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_c572:auto_generated|ram_block1a0~porta_datain_reg12 ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; unew|altpll_component|pll|clk[1] ; Rise       ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_ocimem:the_cpu_0_nios2_ocimem|cpu_0_ociram_lpm_dram_bdp_component_module:cpu_0_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_c572:auto_generated|ram_block1a0~porta_datain_reg13 ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; unew|altpll_component|pll|clk[1] ; Rise       ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_ocimem:the_cpu_0_nios2_ocimem|cpu_0_ociram_lpm_dram_bdp_component_module:cpu_0_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_c572:auto_generated|ram_block1a0~porta_datain_reg13 ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; unew|altpll_component|pll|clk[1] ; Rise       ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_ocimem:the_cpu_0_nios2_ocimem|cpu_0_ociram_lpm_dram_bdp_component_module:cpu_0_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_c572:auto_generated|ram_block1a0~porta_datain_reg14 ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; unew|altpll_component|pll|clk[1] ; Rise       ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_ocimem:the_cpu_0_nios2_ocimem|cpu_0_ociram_lpm_dram_bdp_component_module:cpu_0_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_c572:auto_generated|ram_block1a0~porta_datain_reg14 ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; unew|altpll_component|pll|clk[1] ; Rise       ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_ocimem:the_cpu_0_nios2_ocimem|cpu_0_ociram_lpm_dram_bdp_component_module:cpu_0_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_c572:auto_generated|ram_block1a0~porta_datain_reg15 ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; unew|altpll_component|pll|clk[1] ; Rise       ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_ocimem:the_cpu_0_nios2_ocimem|cpu_0_ociram_lpm_dram_bdp_component_module:cpu_0_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_c572:auto_generated|ram_block1a0~porta_datain_reg15 ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; unew|altpll_component|pll|clk[1] ; Rise       ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_ocimem:the_cpu_0_nios2_ocimem|cpu_0_ociram_lpm_dram_bdp_component_module:cpu_0_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_c572:auto_generated|ram_block1a0~porta_datain_reg2  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; unew|altpll_component|pll|clk[1] ; Rise       ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_ocimem:the_cpu_0_nios2_ocimem|cpu_0_ociram_lpm_dram_bdp_component_module:cpu_0_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_c572:auto_generated|ram_block1a0~porta_datain_reg2  ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; unew|altpll_component|pll|clk[1] ; Rise       ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_ocimem:the_cpu_0_nios2_ocimem|cpu_0_ociram_lpm_dram_bdp_component_module:cpu_0_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_c572:auto_generated|ram_block1a0~porta_datain_reg3  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; unew|altpll_component|pll|clk[1] ; Rise       ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_ocimem:the_cpu_0_nios2_ocimem|cpu_0_ociram_lpm_dram_bdp_component_module:cpu_0_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_c572:auto_generated|ram_block1a0~porta_datain_reg3  ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; unew|altpll_component|pll|clk[1] ; Rise       ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_ocimem:the_cpu_0_nios2_ocimem|cpu_0_ociram_lpm_dram_bdp_component_module:cpu_0_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_c572:auto_generated|ram_block1a0~porta_datain_reg4  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; unew|altpll_component|pll|clk[1] ; Rise       ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_ocimem:the_cpu_0_nios2_ocimem|cpu_0_ociram_lpm_dram_bdp_component_module:cpu_0_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_c572:auto_generated|ram_block1a0~porta_datain_reg4  ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; unew|altpll_component|pll|clk[1] ; Rise       ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_ocimem:the_cpu_0_nios2_ocimem|cpu_0_ociram_lpm_dram_bdp_component_module:cpu_0_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_c572:auto_generated|ram_block1a0~porta_datain_reg5  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; unew|altpll_component|pll|clk[1] ; Rise       ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_ocimem:the_cpu_0_nios2_ocimem|cpu_0_ociram_lpm_dram_bdp_component_module:cpu_0_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_c572:auto_generated|ram_block1a0~porta_datain_reg5  ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; unew|altpll_component|pll|clk[1] ; Rise       ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_ocimem:the_cpu_0_nios2_ocimem|cpu_0_ociram_lpm_dram_bdp_component_module:cpu_0_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_c572:auto_generated|ram_block1a0~porta_datain_reg6  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; unew|altpll_component|pll|clk[1] ; Rise       ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_ocimem:the_cpu_0_nios2_ocimem|cpu_0_ociram_lpm_dram_bdp_component_module:cpu_0_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_c572:auto_generated|ram_block1a0~porta_datain_reg6  ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; unew|altpll_component|pll|clk[1] ; Rise       ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_ocimem:the_cpu_0_nios2_ocimem|cpu_0_ociram_lpm_dram_bdp_component_module:cpu_0_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_c572:auto_generated|ram_block1a0~porta_datain_reg7  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; unew|altpll_component|pll|clk[1] ; Rise       ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_ocimem:the_cpu_0_nios2_ocimem|cpu_0_ociram_lpm_dram_bdp_component_module:cpu_0_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_c572:auto_generated|ram_block1a0~porta_datain_reg7  ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; unew|altpll_component|pll|clk[1] ; Rise       ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_ocimem:the_cpu_0_nios2_ocimem|cpu_0_ociram_lpm_dram_bdp_component_module:cpu_0_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_c572:auto_generated|ram_block1a0~porta_datain_reg8  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; unew|altpll_component|pll|clk[1] ; Rise       ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_ocimem:the_cpu_0_nios2_ocimem|cpu_0_ociram_lpm_dram_bdp_component_module:cpu_0_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_c572:auto_generated|ram_block1a0~porta_datain_reg8  ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; unew|altpll_component|pll|clk[1] ; Rise       ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_ocimem:the_cpu_0_nios2_ocimem|cpu_0_ociram_lpm_dram_bdp_component_module:cpu_0_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_c572:auto_generated|ram_block1a0~porta_datain_reg9  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; unew|altpll_component|pll|clk[1] ; Rise       ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_ocimem:the_cpu_0_nios2_ocimem|cpu_0_ociram_lpm_dram_bdp_component_module:cpu_0_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_c572:auto_generated|ram_block1a0~porta_datain_reg9  ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; unew|altpll_component|pll|clk[1] ; Rise       ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_ocimem:the_cpu_0_nios2_ocimem|cpu_0_ociram_lpm_dram_bdp_component_module:cpu_0_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_c572:auto_generated|ram_block1a0~porta_memory_reg0  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; unew|altpll_component|pll|clk[1] ; Rise       ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_ocimem:the_cpu_0_nios2_ocimem|cpu_0_ociram_lpm_dram_bdp_component_module:cpu_0_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_c572:auto_generated|ram_block1a0~porta_memory_reg0  ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; unew|altpll_component|pll|clk[1] ; Rise       ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_ocimem:the_cpu_0_nios2_ocimem|cpu_0_ociram_lpm_dram_bdp_component_module:cpu_0_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_c572:auto_generated|ram_block1a0~porta_we_reg       ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; unew|altpll_component|pll|clk[1] ; Rise       ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_ocimem:the_cpu_0_nios2_ocimem|cpu_0_ociram_lpm_dram_bdp_component_module:cpu_0_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_c572:auto_generated|ram_block1a0~porta_we_reg       ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; unew|altpll_component|pll|clk[1] ; Rise       ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_ocimem:the_cpu_0_nios2_ocimem|cpu_0_ociram_lpm_dram_bdp_component_module:cpu_0_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_c572:auto_generated|ram_block1a0~portb_address_reg0 ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; unew|altpll_component|pll|clk[1] ; Rise       ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_ocimem:the_cpu_0_nios2_ocimem|cpu_0_ociram_lpm_dram_bdp_component_module:cpu_0_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_c572:auto_generated|ram_block1a0~portb_address_reg0 ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; unew|altpll_component|pll|clk[1] ; Rise       ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_ocimem:the_cpu_0_nios2_ocimem|cpu_0_ociram_lpm_dram_bdp_component_module:cpu_0_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_c572:auto_generated|ram_block1a0~portb_address_reg1 ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; unew|altpll_component|pll|clk[1] ; Rise       ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_ocimem:the_cpu_0_nios2_ocimem|cpu_0_ociram_lpm_dram_bdp_component_module:cpu_0_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_c572:auto_generated|ram_block1a0~portb_address_reg1 ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; unew|altpll_component|pll|clk[1] ; Rise       ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_ocimem:the_cpu_0_nios2_ocimem|cpu_0_ociram_lpm_dram_bdp_component_module:cpu_0_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_c572:auto_generated|ram_block1a0~portb_address_reg2 ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; unew|altpll_component|pll|clk[1] ; Rise       ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_ocimem:the_cpu_0_nios2_ocimem|cpu_0_ociram_lpm_dram_bdp_component_module:cpu_0_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_c572:auto_generated|ram_block1a0~portb_address_reg2 ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; unew|altpll_component|pll|clk[1] ; Rise       ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_ocimem:the_cpu_0_nios2_ocimem|cpu_0_ociram_lpm_dram_bdp_component_module:cpu_0_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_c572:auto_generated|ram_block1a0~portb_address_reg3 ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; unew|altpll_component|pll|clk[1] ; Rise       ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_ocimem:the_cpu_0_nios2_ocimem|cpu_0_ociram_lpm_dram_bdp_component_module:cpu_0_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_c572:auto_generated|ram_block1a0~portb_address_reg3 ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; unew|altpll_component|pll|clk[1] ; Rise       ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_ocimem:the_cpu_0_nios2_ocimem|cpu_0_ociram_lpm_dram_bdp_component_module:cpu_0_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_c572:auto_generated|ram_block1a0~portb_address_reg4 ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; unew|altpll_component|pll|clk[1] ; Rise       ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_ocimem:the_cpu_0_nios2_ocimem|cpu_0_ociram_lpm_dram_bdp_component_module:cpu_0_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_c572:auto_generated|ram_block1a0~portb_address_reg4 ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; unew|altpll_component|pll|clk[1] ; Rise       ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_ocimem:the_cpu_0_nios2_ocimem|cpu_0_ociram_lpm_dram_bdp_component_module:cpu_0_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_c572:auto_generated|ram_block1a0~portb_address_reg5 ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; unew|altpll_component|pll|clk[1] ; Rise       ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_ocimem:the_cpu_0_nios2_ocimem|cpu_0_ociram_lpm_dram_bdp_component_module:cpu_0_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_c572:auto_generated|ram_block1a0~portb_address_reg5 ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; unew|altpll_component|pll|clk[1] ; Rise       ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_ocimem:the_cpu_0_nios2_ocimem|cpu_0_ociram_lpm_dram_bdp_component_module:cpu_0_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_c572:auto_generated|ram_block1a0~portb_address_reg6 ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; unew|altpll_component|pll|clk[1] ; Rise       ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_ocimem:the_cpu_0_nios2_ocimem|cpu_0_ociram_lpm_dram_bdp_component_module:cpu_0_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_c572:auto_generated|ram_block1a0~portb_address_reg6 ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; unew|altpll_component|pll|clk[1] ; Rise       ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_ocimem:the_cpu_0_nios2_ocimem|cpu_0_ociram_lpm_dram_bdp_component_module:cpu_0_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_c572:auto_generated|ram_block1a0~portb_address_reg7 ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; unew|altpll_component|pll|clk[1] ; Rise       ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_ocimem:the_cpu_0_nios2_ocimem|cpu_0_ociram_lpm_dram_bdp_component_module:cpu_0_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_c572:auto_generated|ram_block1a0~portb_address_reg7 ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; unew|altpll_component|pll|clk[1] ; Rise       ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_ocimem:the_cpu_0_nios2_ocimem|cpu_0_ociram_lpm_dram_bdp_component_module:cpu_0_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_c572:auto_generated|ram_block1a0~portb_datain_reg0  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; unew|altpll_component|pll|clk[1] ; Rise       ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_ocimem:the_cpu_0_nios2_ocimem|cpu_0_ociram_lpm_dram_bdp_component_module:cpu_0_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_c572:auto_generated|ram_block1a0~portb_datain_reg0  ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; unew|altpll_component|pll|clk[1] ; Rise       ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_ocimem:the_cpu_0_nios2_ocimem|cpu_0_ociram_lpm_dram_bdp_component_module:cpu_0_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_c572:auto_generated|ram_block1a0~portb_datain_reg1  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; unew|altpll_component|pll|clk[1] ; Rise       ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_ocimem:the_cpu_0_nios2_ocimem|cpu_0_ociram_lpm_dram_bdp_component_module:cpu_0_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_c572:auto_generated|ram_block1a0~portb_datain_reg1  ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; unew|altpll_component|pll|clk[1] ; Rise       ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_ocimem:the_cpu_0_nios2_ocimem|cpu_0_ociram_lpm_dram_bdp_component_module:cpu_0_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_c572:auto_generated|ram_block1a0~portb_datain_reg10 ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; unew|altpll_component|pll|clk[1] ; Rise       ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_ocimem:the_cpu_0_nios2_ocimem|cpu_0_ociram_lpm_dram_bdp_component_module:cpu_0_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_c572:auto_generated|ram_block1a0~portb_datain_reg10 ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; unew|altpll_component|pll|clk[1] ; Rise       ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_ocimem:the_cpu_0_nios2_ocimem|cpu_0_ociram_lpm_dram_bdp_component_module:cpu_0_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_c572:auto_generated|ram_block1a0~portb_datain_reg11 ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; unew|altpll_component|pll|clk[1] ; Rise       ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_ocimem:the_cpu_0_nios2_ocimem|cpu_0_ociram_lpm_dram_bdp_component_module:cpu_0_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_c572:auto_generated|ram_block1a0~portb_datain_reg11 ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; unew|altpll_component|pll|clk[1] ; Rise       ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_ocimem:the_cpu_0_nios2_ocimem|cpu_0_ociram_lpm_dram_bdp_component_module:cpu_0_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_c572:auto_generated|ram_block1a0~portb_datain_reg12 ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; unew|altpll_component|pll|clk[1] ; Rise       ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_ocimem:the_cpu_0_nios2_ocimem|cpu_0_ociram_lpm_dram_bdp_component_module:cpu_0_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_c572:auto_generated|ram_block1a0~portb_datain_reg12 ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; unew|altpll_component|pll|clk[1] ; Rise       ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_ocimem:the_cpu_0_nios2_ocimem|cpu_0_ociram_lpm_dram_bdp_component_module:cpu_0_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_c572:auto_generated|ram_block1a0~portb_datain_reg13 ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; unew|altpll_component|pll|clk[1] ; Rise       ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_ocimem:the_cpu_0_nios2_ocimem|cpu_0_ociram_lpm_dram_bdp_component_module:cpu_0_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_c572:auto_generated|ram_block1a0~portb_datain_reg13 ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; unew|altpll_component|pll|clk[1] ; Rise       ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_ocimem:the_cpu_0_nios2_ocimem|cpu_0_ociram_lpm_dram_bdp_component_module:cpu_0_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_c572:auto_generated|ram_block1a0~portb_datain_reg14 ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; unew|altpll_component|pll|clk[1] ; Rise       ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_ocimem:the_cpu_0_nios2_ocimem|cpu_0_ociram_lpm_dram_bdp_component_module:cpu_0_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_c572:auto_generated|ram_block1a0~portb_datain_reg14 ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; unew|altpll_component|pll|clk[1] ; Rise       ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_ocimem:the_cpu_0_nios2_ocimem|cpu_0_ociram_lpm_dram_bdp_component_module:cpu_0_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_c572:auto_generated|ram_block1a0~portb_datain_reg15 ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; unew|altpll_component|pll|clk[1] ; Rise       ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_ocimem:the_cpu_0_nios2_ocimem|cpu_0_ociram_lpm_dram_bdp_component_module:cpu_0_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_c572:auto_generated|ram_block1a0~portb_datain_reg15 ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; unew|altpll_component|pll|clk[1] ; Rise       ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_ocimem:the_cpu_0_nios2_ocimem|cpu_0_ociram_lpm_dram_bdp_component_module:cpu_0_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_c572:auto_generated|ram_block1a0~portb_datain_reg2  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; unew|altpll_component|pll|clk[1] ; Rise       ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_ocimem:the_cpu_0_nios2_ocimem|cpu_0_ociram_lpm_dram_bdp_component_module:cpu_0_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_c572:auto_generated|ram_block1a0~portb_datain_reg2  ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; unew|altpll_component|pll|clk[1] ; Rise       ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_ocimem:the_cpu_0_nios2_ocimem|cpu_0_ociram_lpm_dram_bdp_component_module:cpu_0_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_c572:auto_generated|ram_block1a0~portb_datain_reg3  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; unew|altpll_component|pll|clk[1] ; Rise       ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_ocimem:the_cpu_0_nios2_ocimem|cpu_0_ociram_lpm_dram_bdp_component_module:cpu_0_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_c572:auto_generated|ram_block1a0~portb_datain_reg3  ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; unew|altpll_component|pll|clk[1] ; Rise       ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_ocimem:the_cpu_0_nios2_ocimem|cpu_0_ociram_lpm_dram_bdp_component_module:cpu_0_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_c572:auto_generated|ram_block1a0~portb_datain_reg4  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; unew|altpll_component|pll|clk[1] ; Rise       ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_ocimem:the_cpu_0_nios2_ocimem|cpu_0_ociram_lpm_dram_bdp_component_module:cpu_0_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_c572:auto_generated|ram_block1a0~portb_datain_reg4  ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; unew|altpll_component|pll|clk[1] ; Rise       ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_ocimem:the_cpu_0_nios2_ocimem|cpu_0_ociram_lpm_dram_bdp_component_module:cpu_0_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_c572:auto_generated|ram_block1a0~portb_datain_reg5  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; unew|altpll_component|pll|clk[1] ; Rise       ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_ocimem:the_cpu_0_nios2_ocimem|cpu_0_ociram_lpm_dram_bdp_component_module:cpu_0_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_c572:auto_generated|ram_block1a0~portb_datain_reg5  ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; unew|altpll_component|pll|clk[1] ; Rise       ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_ocimem:the_cpu_0_nios2_ocimem|cpu_0_ociram_lpm_dram_bdp_component_module:cpu_0_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_c572:auto_generated|ram_block1a0~portb_datain_reg6  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; unew|altpll_component|pll|clk[1] ; Rise       ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_ocimem:the_cpu_0_nios2_ocimem|cpu_0_ociram_lpm_dram_bdp_component_module:cpu_0_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_c572:auto_generated|ram_block1a0~portb_datain_reg6  ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; unew|altpll_component|pll|clk[1] ; Rise       ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_ocimem:the_cpu_0_nios2_ocimem|cpu_0_ociram_lpm_dram_bdp_component_module:cpu_0_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_c572:auto_generated|ram_block1a0~portb_datain_reg7  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; unew|altpll_component|pll|clk[1] ; Rise       ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_ocimem:the_cpu_0_nios2_ocimem|cpu_0_ociram_lpm_dram_bdp_component_module:cpu_0_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_c572:auto_generated|ram_block1a0~portb_datain_reg7  ;
+-------+--------------+----------------+------------------+----------------------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'CLOCK_50'                                                                             ;
+--------+--------------+----------------+------------------+----------+------------+------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock    ; Clock Edge ; Target                             ;
+--------+--------------+----------------+------------------+----------+------------+------------------------------------+
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CLOCK_50|combout                   ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CLOCK_50|combout                   ;
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; unew|altpll_component|pll|clk[0]   ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; unew|altpll_component|pll|clk[0]   ;
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; unew|altpll_component|pll|clk[1]   ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; unew|altpll_component|pll|clk[1]   ;
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; unew|altpll_component|pll|clk[2]   ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; unew|altpll_component|pll|clk[2]   ;
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; unew|altpll_component|pll|inclk[0] ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; unew|altpll_component|pll|inclk[0] ;
; 17.620 ; 20.000       ; 2.380          ; Port Rate        ; CLOCK_50 ; Rise       ; CLOCK_50                           ;
+--------+--------------+----------------+------------------+----------+------------+------------------------------------+


+-------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'altera_reserved_tck'                                                       ;
+--------+--------------+----------------+-----------+---------------------+------------+---------------------+
; Slack  ; Actual Width ; Required Width ; Type      ; Clock               ; Clock Edge ; Target              ;
+--------+--------------+----------------+-----------+---------------------+------------+---------------------+
; 97.778 ; 100.000      ; 2.222          ; Port Rate ; altera_reserved_tck ; Rise       ; altera_reserved_tck ;
+--------+--------------+----------------+-----------+---------------------+------------+---------------------+


+-------------------------------------------------------------------------------------------+
; Setup Times                                                                               ;
+--------------+------------+-------+-------+------------+----------------------------------+
; Data Port    ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                  ;
+--------------+------------+-------+-------+------------+----------------------------------+
; DRAM_DQ[*]   ; CLOCK_50   ; 1.192 ; 1.192 ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  DRAM_DQ[0]  ; CLOCK_50   ; 1.162 ; 1.162 ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  DRAM_DQ[1]  ; CLOCK_50   ; 1.192 ; 1.192 ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  DRAM_DQ[2]  ; CLOCK_50   ; 1.192 ; 1.192 ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  DRAM_DQ[3]  ; CLOCK_50   ; 1.164 ; 1.164 ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  DRAM_DQ[4]  ; CLOCK_50   ; 1.164 ; 1.164 ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  DRAM_DQ[5]  ; CLOCK_50   ; 1.164 ; 1.164 ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  DRAM_DQ[6]  ; CLOCK_50   ; 1.164 ; 1.164 ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  DRAM_DQ[7]  ; CLOCK_50   ; 1.188 ; 1.188 ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  DRAM_DQ[8]  ; CLOCK_50   ; 1.158 ; 1.158 ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  DRAM_DQ[9]  ; CLOCK_50   ; 1.188 ; 1.188 ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  DRAM_DQ[10] ; CLOCK_50   ; 1.188 ; 1.188 ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  DRAM_DQ[11] ; CLOCK_50   ; 1.173 ; 1.173 ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  DRAM_DQ[12] ; CLOCK_50   ; 1.173 ; 1.173 ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  DRAM_DQ[13] ; CLOCK_50   ; 1.183 ; 1.183 ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  DRAM_DQ[14] ; CLOCK_50   ; 1.183 ; 1.183 ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  DRAM_DQ[15] ; CLOCK_50   ; 1.149 ; 1.149 ; Rise       ; unew|altpll_component|pll|clk[1] ;
; KEY[*]       ; CLOCK_50   ; 9.071 ; 9.071 ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  KEY[1]      ; CLOCK_50   ; 9.071 ; 9.071 ; Rise       ; unew|altpll_component|pll|clk[1] ;
; SRAM_DQ[*]   ; CLOCK_50   ; 9.704 ; 9.704 ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[0]  ; CLOCK_50   ; 8.970 ; 8.970 ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[1]  ; CLOCK_50   ; 8.948 ; 8.948 ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[2]  ; CLOCK_50   ; 9.704 ; 9.704 ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[3]  ; CLOCK_50   ; 9.007 ; 9.007 ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[4]  ; CLOCK_50   ; 8.408 ; 8.408 ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[5]  ; CLOCK_50   ; 8.116 ; 8.116 ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[6]  ; CLOCK_50   ; 8.126 ; 8.126 ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[7]  ; CLOCK_50   ; 7.961 ; 7.961 ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[8]  ; CLOCK_50   ; 7.845 ; 7.845 ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[9]  ; CLOCK_50   ; 8.095 ; 8.095 ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[10] ; CLOCK_50   ; 8.066 ; 8.066 ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[11] ; CLOCK_50   ; 7.958 ; 7.958 ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[12] ; CLOCK_50   ; 7.270 ; 7.270 ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[13] ; CLOCK_50   ; 7.470 ; 7.470 ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[14] ; CLOCK_50   ; 7.889 ; 7.889 ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[15] ; CLOCK_50   ; 8.680 ; 8.680 ; Rise       ; unew|altpll_component|pll|clk[1] ;
; SW[*]        ; CLOCK_50   ; 3.692 ; 3.692 ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SW[0]       ; CLOCK_50   ; 3.692 ; 3.692 ; Rise       ; unew|altpll_component|pll|clk[1] ;
; DRAM_DQ[*]   ; CLOCK_50   ; 3.518 ; 3.518 ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[0]  ; CLOCK_50   ; 3.210 ; 3.210 ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[1]  ; CLOCK_50   ; 3.206 ; 3.206 ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[2]  ; CLOCK_50   ; 3.005 ; 3.005 ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[3]  ; CLOCK_50   ; 3.209 ; 3.209 ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[4]  ; CLOCK_50   ; 3.012 ; 3.012 ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[5]  ; CLOCK_50   ; 3.030 ; 3.030 ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[6]  ; CLOCK_50   ; 2.807 ; 2.807 ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[7]  ; CLOCK_50   ; 3.405 ; 3.405 ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[8]  ; CLOCK_50   ; 3.301 ; 3.301 ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[9]  ; CLOCK_50   ; 3.518 ; 3.518 ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[10] ; CLOCK_50   ; 3.177 ; 3.177 ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[11] ; CLOCK_50   ; 3.090 ; 3.090 ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[12] ; CLOCK_50   ; 3.222 ; 3.222 ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[13] ; CLOCK_50   ; 3.370 ; 3.370 ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[14] ; CLOCK_50   ; 3.108 ; 3.108 ; Rise       ; unew|altpll_component|pll|clk[2] ;
+--------------+------------+-------+-------+------------+----------------------------------+


+---------------------------------------------------------------------------------------------+
; Hold Times                                                                                  ;
+--------------+------------+--------+--------+------------+----------------------------------+
; Data Port    ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                  ;
+--------------+------------+--------+--------+------------+----------------------------------+
; DRAM_DQ[*]   ; CLOCK_50   ; -0.985 ; -0.985 ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  DRAM_DQ[0]  ; CLOCK_50   ; -0.998 ; -0.998 ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  DRAM_DQ[1]  ; CLOCK_50   ; -1.028 ; -1.028 ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  DRAM_DQ[2]  ; CLOCK_50   ; -1.028 ; -1.028 ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  DRAM_DQ[3]  ; CLOCK_50   ; -1.000 ; -1.000 ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  DRAM_DQ[4]  ; CLOCK_50   ; -1.000 ; -1.000 ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  DRAM_DQ[5]  ; CLOCK_50   ; -1.000 ; -1.000 ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  DRAM_DQ[6]  ; CLOCK_50   ; -1.000 ; -1.000 ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  DRAM_DQ[7]  ; CLOCK_50   ; -1.024 ; -1.024 ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  DRAM_DQ[8]  ; CLOCK_50   ; -0.994 ; -0.994 ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  DRAM_DQ[9]  ; CLOCK_50   ; -1.024 ; -1.024 ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  DRAM_DQ[10] ; CLOCK_50   ; -1.024 ; -1.024 ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  DRAM_DQ[11] ; CLOCK_50   ; -1.009 ; -1.009 ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  DRAM_DQ[12] ; CLOCK_50   ; -1.009 ; -1.009 ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  DRAM_DQ[13] ; CLOCK_50   ; -1.019 ; -1.019 ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  DRAM_DQ[14] ; CLOCK_50   ; -1.019 ; -1.019 ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  DRAM_DQ[15] ; CLOCK_50   ; -0.985 ; -0.985 ; Rise       ; unew|altpll_component|pll|clk[1] ;
; KEY[*]       ; CLOCK_50   ; -6.587 ; -6.587 ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  KEY[1]      ; CLOCK_50   ; -6.587 ; -6.587 ; Rise       ; unew|altpll_component|pll|clk[1] ;
; SRAM_DQ[*]   ; CLOCK_50   ; -5.941 ; -5.941 ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[0]  ; CLOCK_50   ; -6.261 ; -6.261 ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[1]  ; CLOCK_50   ; -6.329 ; -6.329 ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[2]  ; CLOCK_50   ; -6.270 ; -6.270 ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[3]  ; CLOCK_50   ; -6.447 ; -6.447 ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[4]  ; CLOCK_50   ; -6.350 ; -6.350 ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[5]  ; CLOCK_50   ; -6.326 ; -6.326 ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[6]  ; CLOCK_50   ; -5.941 ; -5.941 ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[7]  ; CLOCK_50   ; -6.066 ; -6.066 ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[8]  ; CLOCK_50   ; -6.055 ; -6.055 ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[9]  ; CLOCK_50   ; -6.173 ; -6.173 ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[10] ; CLOCK_50   ; -6.213 ; -6.213 ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[11] ; CLOCK_50   ; -6.025 ; -6.025 ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[12] ; CLOCK_50   ; -6.044 ; -6.044 ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[13] ; CLOCK_50   ; -6.060 ; -6.060 ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[14] ; CLOCK_50   ; -6.024 ; -6.024 ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[15] ; CLOCK_50   ; -6.084 ; -6.084 ; Rise       ; unew|altpll_component|pll|clk[1] ;
; SW[*]        ; CLOCK_50   ; -2.637 ; -2.637 ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SW[0]       ; CLOCK_50   ; -2.637 ; -2.637 ; Rise       ; unew|altpll_component|pll|clk[1] ;
; DRAM_DQ[*]   ; CLOCK_50   ; -2.577 ; -2.577 ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[0]  ; CLOCK_50   ; -2.980 ; -2.980 ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[1]  ; CLOCK_50   ; -2.976 ; -2.976 ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[2]  ; CLOCK_50   ; -2.775 ; -2.775 ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[3]  ; CLOCK_50   ; -2.979 ; -2.979 ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[4]  ; CLOCK_50   ; -2.782 ; -2.782 ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[5]  ; CLOCK_50   ; -2.800 ; -2.800 ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[6]  ; CLOCK_50   ; -2.577 ; -2.577 ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[7]  ; CLOCK_50   ; -3.175 ; -3.175 ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[8]  ; CLOCK_50   ; -3.071 ; -3.071 ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[9]  ; CLOCK_50   ; -3.288 ; -3.288 ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[10] ; CLOCK_50   ; -2.947 ; -2.947 ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[11] ; CLOCK_50   ; -2.860 ; -2.860 ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[12] ; CLOCK_50   ; -2.992 ; -2.992 ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[13] ; CLOCK_50   ; -3.140 ; -3.140 ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[14] ; CLOCK_50   ; -2.878 ; -2.878 ; Rise       ; unew|altpll_component|pll|clk[2] ;
+--------------+------------+--------+--------+------------+----------------------------------+


+-----------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                         ;
+----------------+------------+--------+--------+------------+----------------------------------+
; Data Port      ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                  ;
+----------------+------------+--------+--------+------------+----------------------------------+
; DRAM_CLK       ; CLOCK_50   ; -2.132 ;        ; Rise       ; unew|altpll_component|pll|clk[0] ;
; DRAM_CLK       ; CLOCK_50   ;        ; -2.132 ; Fall       ; unew|altpll_component|pll|clk[0] ;
; DRAM_ADDR[*]   ; CLOCK_50   ; 7.624  ; 7.624  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  DRAM_ADDR[0]  ; CLOCK_50   ; 7.131  ; 7.131  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  DRAM_ADDR[1]  ; CLOCK_50   ; 7.050  ; 7.050  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  DRAM_ADDR[2]  ; CLOCK_50   ; 7.273  ; 7.273  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  DRAM_ADDR[3]  ; CLOCK_50   ; 6.841  ; 6.841  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  DRAM_ADDR[4]  ; CLOCK_50   ; 7.624  ; 7.624  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  DRAM_ADDR[5]  ; CLOCK_50   ; 7.322  ; 7.322  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  DRAM_ADDR[6]  ; CLOCK_50   ; 6.716  ; 6.716  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  DRAM_ADDR[7]  ; CLOCK_50   ; 7.212  ; 7.212  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  DRAM_ADDR[8]  ; CLOCK_50   ; 7.285  ; 7.285  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  DRAM_ADDR[9]  ; CLOCK_50   ; 7.396  ; 7.396  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  DRAM_ADDR[10] ; CLOCK_50   ; 6.751  ; 6.751  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  DRAM_ADDR[11] ; CLOCK_50   ; 7.412  ; 7.412  ; Rise       ; unew|altpll_component|pll|clk[1] ;
; DRAM_BA_0      ; CLOCK_50   ; 8.180  ; 8.180  ; Rise       ; unew|altpll_component|pll|clk[1] ;
; DRAM_BA_1      ; CLOCK_50   ; 7.567  ; 7.567  ; Rise       ; unew|altpll_component|pll|clk[1] ;
; DRAM_CAS_N     ; CLOCK_50   ; 7.649  ; 7.649  ; Rise       ; unew|altpll_component|pll|clk[1] ;
; DRAM_CS_N      ; CLOCK_50   ; 8.314  ; 8.314  ; Rise       ; unew|altpll_component|pll|clk[1] ;
; DRAM_DQ[*]     ; CLOCK_50   ; 7.927  ; 7.927  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  DRAM_DQ[0]    ; CLOCK_50   ; 6.469  ; 6.469  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  DRAM_DQ[1]    ; CLOCK_50   ; 6.711  ; 6.711  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  DRAM_DQ[2]    ; CLOCK_50   ; 7.430  ; 7.430  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  DRAM_DQ[3]    ; CLOCK_50   ; 7.738  ; 7.738  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  DRAM_DQ[4]    ; CLOCK_50   ; 6.688  ; 6.688  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  DRAM_DQ[5]    ; CLOCK_50   ; 7.408  ; 7.408  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  DRAM_DQ[6]    ; CLOCK_50   ; 7.694  ; 7.694  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  DRAM_DQ[7]    ; CLOCK_50   ; 7.927  ; 7.927  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  DRAM_DQ[8]    ; CLOCK_50   ; 7.879  ; 7.879  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  DRAM_DQ[9]    ; CLOCK_50   ; 6.842  ; 6.842  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  DRAM_DQ[10]   ; CLOCK_50   ; 7.575  ; 7.575  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  DRAM_DQ[11]   ; CLOCK_50   ; 6.601  ; 6.601  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  DRAM_DQ[12]   ; CLOCK_50   ; 7.193  ; 7.193  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  DRAM_DQ[13]   ; CLOCK_50   ; 7.660  ; 7.660  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  DRAM_DQ[14]   ; CLOCK_50   ; 7.017  ; 7.017  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  DRAM_DQ[15]   ; CLOCK_50   ; 7.669  ; 7.669  ; Rise       ; unew|altpll_component|pll|clk[1] ;
; DRAM_LDQM      ; CLOCK_50   ; 6.622  ; 6.622  ; Rise       ; unew|altpll_component|pll|clk[1] ;
; DRAM_RAS_N     ; CLOCK_50   ; 7.400  ; 7.400  ; Rise       ; unew|altpll_component|pll|clk[1] ;
; DRAM_UDQM      ; CLOCK_50   ; 6.722  ; 6.722  ; Rise       ; unew|altpll_component|pll|clk[1] ;
; DRAM_WE_N      ; CLOCK_50   ; 6.755  ; 6.755  ; Rise       ; unew|altpll_component|pll|clk[1] ;
; GPIO_1[*]      ; CLOCK_50   ; 7.075  ; 7.075  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  GPIO_1[16]    ; CLOCK_50   ; 7.075  ; 7.075  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  GPIO_1[17]    ; CLOCK_50   ; 4.003  ; 4.003  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  GPIO_1[24]    ; CLOCK_50   ; 6.582  ; 6.582  ; Rise       ; unew|altpll_component|pll|clk[1] ;
; SRAM_ADDR[*]   ; CLOCK_50   ; 11.927 ; 11.927 ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_ADDR[0]  ; CLOCK_50   ; 9.231  ; 9.231  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_ADDR[1]  ; CLOCK_50   ; 11.126 ; 11.126 ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_ADDR[2]  ; CLOCK_50   ; 11.240 ; 11.240 ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_ADDR[3]  ; CLOCK_50   ; 11.927 ; 11.927 ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_ADDR[4]  ; CLOCK_50   ; 11.054 ; 11.054 ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_ADDR[5]  ; CLOCK_50   ; 10.915 ; 10.915 ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_ADDR[6]  ; CLOCK_50   ; 11.499 ; 11.499 ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_ADDR[7]  ; CLOCK_50   ; 11.702 ; 11.702 ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_ADDR[8]  ; CLOCK_50   ; 10.936 ; 10.936 ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_ADDR[9]  ; CLOCK_50   ; 10.996 ; 10.996 ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_ADDR[10] ; CLOCK_50   ; 11.451 ; 11.451 ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_ADDR[11] ; CLOCK_50   ; 11.310 ; 11.310 ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_ADDR[12] ; CLOCK_50   ; 10.628 ; 10.628 ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_ADDR[13] ; CLOCK_50   ; 10.607 ; 10.607 ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_ADDR[14] ; CLOCK_50   ; 10.361 ; 10.361 ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_ADDR[15] ; CLOCK_50   ; 11.257 ; 11.257 ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_ADDR[16] ; CLOCK_50   ; 10.982 ; 10.982 ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_ADDR[17] ; CLOCK_50   ; 10.905 ; 10.905 ; Rise       ; unew|altpll_component|pll|clk[1] ;
; SRAM_CE_N      ; CLOCK_50   ; 8.840  ; 8.840  ; Rise       ; unew|altpll_component|pll|clk[1] ;
; SRAM_DQ[*]     ; CLOCK_50   ; 8.552  ; 8.552  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[0]    ; CLOCK_50   ; 7.429  ; 7.429  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[1]    ; CLOCK_50   ; 7.740  ; 7.740  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[2]    ; CLOCK_50   ; 7.078  ; 7.078  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[3]    ; CLOCK_50   ; 8.552  ; 8.552  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[4]    ; CLOCK_50   ; 7.467  ; 7.467  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[5]    ; CLOCK_50   ; 7.025  ; 7.025  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[6]    ; CLOCK_50   ; 6.807  ; 6.807  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[7]    ; CLOCK_50   ; 7.578  ; 7.578  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[8]    ; CLOCK_50   ; 7.393  ; 7.393  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[9]    ; CLOCK_50   ; 7.037  ; 7.037  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[10]   ; CLOCK_50   ; 6.855  ; 6.855  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[11]   ; CLOCK_50   ; 7.880  ; 7.880  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[12]   ; CLOCK_50   ; 6.786  ; 6.786  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[13]   ; CLOCK_50   ; 7.214  ; 7.214  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[14]   ; CLOCK_50   ; 6.778  ; 6.778  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[15]   ; CLOCK_50   ; 6.866  ; 6.866  ; Rise       ; unew|altpll_component|pll|clk[1] ;
; SRAM_LB_N      ; CLOCK_50   ; 10.668 ; 10.668 ; Rise       ; unew|altpll_component|pll|clk[1] ;
; SRAM_OE_N      ; CLOCK_50   ; 9.287  ; 9.287  ; Rise       ; unew|altpll_component|pll|clk[1] ;
; SRAM_UB_N      ; CLOCK_50   ; 10.646 ; 10.646 ; Rise       ; unew|altpll_component|pll|clk[1] ;
; SRAM_WE_N      ; CLOCK_50   ; 10.271 ; 10.271 ; Rise       ; unew|altpll_component|pll|clk[1] ;
; VGA_CLK        ; CLOCK_50   ; 4.694  ; 4.694  ; Rise       ; unew|altpll_component|pll|clk[1] ;
; DRAM_ADDR[*]   ; CLOCK_50   ; 7.407  ; 7.407  ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_ADDR[0]  ; CLOCK_50   ; 6.231  ; 6.231  ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_ADDR[1]  ; CLOCK_50   ; 6.115  ; 6.115  ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_ADDR[2]  ; CLOCK_50   ; 6.167  ; 6.167  ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_ADDR[3]  ; CLOCK_50   ; 6.780  ; 6.780  ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_ADDR[4]  ; CLOCK_50   ; 6.420  ; 6.420  ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_ADDR[5]  ; CLOCK_50   ; 6.370  ; 6.370  ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_ADDR[6]  ; CLOCK_50   ; 6.514  ; 6.514  ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_ADDR[7]  ; CLOCK_50   ; 7.407  ; 7.407  ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_ADDR[8]  ; CLOCK_50   ; 7.236  ; 7.236  ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_ADDR[9]  ; CLOCK_50   ; 6.762  ; 6.762  ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_ADDR[10] ; CLOCK_50   ; 6.398  ; 6.398  ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_ADDR[11] ; CLOCK_50   ; 7.294  ; 7.294  ; Rise       ; unew|altpll_component|pll|clk[2] ;
; DRAM_BA_0      ; CLOCK_50   ; 6.736  ; 6.736  ; Rise       ; unew|altpll_component|pll|clk[2] ;
; DRAM_BA_1      ; CLOCK_50   ; 6.127  ; 6.127  ; Rise       ; unew|altpll_component|pll|clk[2] ;
; DRAM_CAS_N     ; CLOCK_50   ; 7.211  ; 7.211  ; Rise       ; unew|altpll_component|pll|clk[2] ;
; DRAM_CS_N      ; CLOCK_50   ; 6.855  ; 6.855  ; Rise       ; unew|altpll_component|pll|clk[2] ;
; DRAM_DQ[*]     ; CLOCK_50   ; 9.373  ; 9.373  ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[0]    ; CLOCK_50   ; 7.634  ; 7.634  ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[1]    ; CLOCK_50   ; 8.009  ; 8.009  ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[2]    ; CLOCK_50   ; 8.378  ; 8.378  ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[3]    ; CLOCK_50   ; 8.619  ; 8.619  ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[4]    ; CLOCK_50   ; 7.609  ; 7.609  ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[5]    ; CLOCK_50   ; 8.532  ; 8.532  ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[6]    ; CLOCK_50   ; 8.678  ; 8.678  ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[7]    ; CLOCK_50   ; 8.574  ; 8.574  ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[8]    ; CLOCK_50   ; 8.756  ; 8.756  ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[9]    ; CLOCK_50   ; 7.769  ; 7.769  ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[10]   ; CLOCK_50   ; 8.672  ; 8.672  ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[11]   ; CLOCK_50   ; 7.709  ; 7.709  ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[12]   ; CLOCK_50   ; 8.197  ; 8.197  ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[13]   ; CLOCK_50   ; 9.373  ; 9.373  ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[14]   ; CLOCK_50   ; 8.480  ; 8.480  ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[15]   ; CLOCK_50   ; 8.726  ; 8.726  ; Rise       ; unew|altpll_component|pll|clk[2] ;
; DRAM_LDQM      ; CLOCK_50   ; 7.072  ; 7.072  ; Rise       ; unew|altpll_component|pll|clk[2] ;
; DRAM_RAS_N     ; CLOCK_50   ; 7.011  ; 7.011  ; Rise       ; unew|altpll_component|pll|clk[2] ;
; DRAM_UDQM      ; CLOCK_50   ; 7.157  ; 7.157  ; Rise       ; unew|altpll_component|pll|clk[2] ;
; DRAM_WE_N      ; CLOCK_50   ; 6.184  ; 6.184  ; Rise       ; unew|altpll_component|pll|clk[2] ;
+----------------+------------+--------+--------+------------+----------------------------------+


+-----------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                 ;
+----------------+------------+--------+--------+------------+----------------------------------+
; Data Port      ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                  ;
+----------------+------------+--------+--------+------------+----------------------------------+
; DRAM_CLK       ; CLOCK_50   ; -2.132 ;        ; Rise       ; unew|altpll_component|pll|clk[0] ;
; DRAM_CLK       ; CLOCK_50   ;        ; -2.132 ; Fall       ; unew|altpll_component|pll|clk[0] ;
; DRAM_ADDR[*]   ; CLOCK_50   ; 5.928  ; 5.928  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  DRAM_ADDR[0]  ; CLOCK_50   ; 6.165  ; 6.165  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  DRAM_ADDR[1]  ; CLOCK_50   ; 6.053  ; 6.053  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  DRAM_ADDR[2]  ; CLOCK_50   ; 6.171  ; 6.171  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  DRAM_ADDR[3]  ; CLOCK_50   ; 6.022  ; 6.022  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  DRAM_ADDR[4]  ; CLOCK_50   ; 6.499  ; 6.499  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  DRAM_ADDR[5]  ; CLOCK_50   ; 6.750  ; 6.750  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  DRAM_ADDR[6]  ; CLOCK_50   ; 5.928  ; 5.928  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  DRAM_ADDR[7]  ; CLOCK_50   ; 6.571  ; 6.571  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  DRAM_ADDR[8]  ; CLOCK_50   ; 6.392  ; 6.392  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  DRAM_ADDR[9]  ; CLOCK_50   ; 6.414  ; 6.414  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  DRAM_ADDR[10] ; CLOCK_50   ; 6.417  ; 6.417  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  DRAM_ADDR[11] ; CLOCK_50   ; 6.683  ; 6.683  ; Rise       ; unew|altpll_component|pll|clk[1] ;
; DRAM_BA_0      ; CLOCK_50   ; 7.368  ; 7.368  ; Rise       ; unew|altpll_component|pll|clk[1] ;
; DRAM_BA_1      ; CLOCK_50   ; 6.749  ; 6.749  ; Rise       ; unew|altpll_component|pll|clk[1] ;
; DRAM_CAS_N     ; CLOCK_50   ; 7.503  ; 7.503  ; Rise       ; unew|altpll_component|pll|clk[1] ;
; DRAM_CS_N      ; CLOCK_50   ; 6.982  ; 6.982  ; Rise       ; unew|altpll_component|pll|clk[1] ;
; DRAM_DQ[*]     ; CLOCK_50   ; 5.456  ; 5.456  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  DRAM_DQ[0]    ; CLOCK_50   ; 6.174  ; 6.174  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  DRAM_DQ[1]    ; CLOCK_50   ; 5.887  ; 5.887  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  DRAM_DQ[2]    ; CLOCK_50   ; 6.102  ; 6.102  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  DRAM_DQ[3]    ; CLOCK_50   ; 6.414  ; 6.414  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  DRAM_DQ[4]    ; CLOCK_50   ; 5.456  ; 5.456  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  DRAM_DQ[5]    ; CLOCK_50   ; 6.167  ; 6.167  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  DRAM_DQ[6]    ; CLOCK_50   ; 6.736  ; 6.736  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  DRAM_DQ[7]    ; CLOCK_50   ; 6.590  ; 6.590  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  DRAM_DQ[8]    ; CLOCK_50   ; 6.697  ; 6.697  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  DRAM_DQ[9]    ; CLOCK_50   ; 5.602  ; 5.602  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  DRAM_DQ[10]   ; CLOCK_50   ; 6.426  ; 6.426  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  DRAM_DQ[11]   ; CLOCK_50   ; 5.498  ; 5.498  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  DRAM_DQ[12]   ; CLOCK_50   ; 6.770  ; 6.770  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  DRAM_DQ[13]   ; CLOCK_50   ; 7.076  ; 7.076  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  DRAM_DQ[14]   ; CLOCK_50   ; 6.430  ; 6.430  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  DRAM_DQ[15]   ; CLOCK_50   ; 7.257  ; 7.257  ; Rise       ; unew|altpll_component|pll|clk[1] ;
; DRAM_LDQM      ; CLOCK_50   ; 6.078  ; 6.078  ; Rise       ; unew|altpll_component|pll|clk[1] ;
; DRAM_RAS_N     ; CLOCK_50   ; 6.613  ; 6.613  ; Rise       ; unew|altpll_component|pll|clk[1] ;
; DRAM_UDQM      ; CLOCK_50   ; 6.025  ; 6.025  ; Rise       ; unew|altpll_component|pll|clk[1] ;
; DRAM_WE_N      ; CLOCK_50   ; 6.534  ; 6.534  ; Rise       ; unew|altpll_component|pll|clk[1] ;
; GPIO_1[*]      ; CLOCK_50   ; 4.003  ; 4.003  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  GPIO_1[16]    ; CLOCK_50   ; 7.075  ; 7.075  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  GPIO_1[17]    ; CLOCK_50   ; 4.003  ; 4.003  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  GPIO_1[24]    ; CLOCK_50   ; 6.582  ; 6.582  ; Rise       ; unew|altpll_component|pll|clk[1] ;
; SRAM_ADDR[*]   ; CLOCK_50   ; 5.783  ; 5.783  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_ADDR[0]  ; CLOCK_50   ; 5.813  ; 5.813  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_ADDR[1]  ; CLOCK_50   ; 7.022  ; 7.022  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_ADDR[2]  ; CLOCK_50   ; 7.144  ; 7.144  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_ADDR[3]  ; CLOCK_50   ; 7.544  ; 7.544  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_ADDR[4]  ; CLOCK_50   ; 6.681  ; 6.681  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_ADDR[5]  ; CLOCK_50   ; 6.772  ; 6.772  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_ADDR[6]  ; CLOCK_50   ; 6.753  ; 6.753  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_ADDR[7]  ; CLOCK_50   ; 6.781  ; 6.781  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_ADDR[8]  ; CLOCK_50   ; 5.783  ; 5.783  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_ADDR[9]  ; CLOCK_50   ; 7.178  ; 7.178  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_ADDR[10] ; CLOCK_50   ; 6.585  ; 6.585  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_ADDR[11] ; CLOCK_50   ; 7.247  ; 7.247  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_ADDR[12] ; CLOCK_50   ; 6.285  ; 6.285  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_ADDR[13] ; CLOCK_50   ; 6.537  ; 6.537  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_ADDR[14] ; CLOCK_50   ; 6.272  ; 6.272  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_ADDR[15] ; CLOCK_50   ; 6.786  ; 6.786  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_ADDR[16] ; CLOCK_50   ; 6.621  ; 6.621  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_ADDR[17] ; CLOCK_50   ; 6.649  ; 6.649  ; Rise       ; unew|altpll_component|pll|clk[1] ;
; SRAM_CE_N      ; CLOCK_50   ; 5.253  ; 5.253  ; Rise       ; unew|altpll_component|pll|clk[1] ;
; SRAM_DQ[*]     ; CLOCK_50   ; 5.298  ; 5.298  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[0]    ; CLOCK_50   ; 6.523  ; 6.523  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[1]    ; CLOCK_50   ; 6.764  ; 6.764  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[2]    ; CLOCK_50   ; 6.111  ; 6.111  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[3]    ; CLOCK_50   ; 6.562  ; 6.562  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[4]    ; CLOCK_50   ; 5.973  ; 5.973  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[5]    ; CLOCK_50   ; 5.542  ; 5.542  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[6]    ; CLOCK_50   ; 5.853  ; 5.853  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[7]    ; CLOCK_50   ; 7.054  ; 7.054  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[8]    ; CLOCK_50   ; 5.639  ; 5.639  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[9]    ; CLOCK_50   ; 5.554  ; 5.554  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[10]   ; CLOCK_50   ; 5.559  ; 5.559  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[11]   ; CLOCK_50   ; 5.889  ; 5.889  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[12]   ; CLOCK_50   ; 5.874  ; 5.874  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[13]   ; CLOCK_50   ; 6.749  ; 6.749  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[14]   ; CLOCK_50   ; 5.298  ; 5.298  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[15]   ; CLOCK_50   ; 6.177  ; 6.177  ; Rise       ; unew|altpll_component|pll|clk[1] ;
; SRAM_LB_N      ; CLOCK_50   ; 5.552  ; 5.552  ; Rise       ; unew|altpll_component|pll|clk[1] ;
; SRAM_OE_N      ; CLOCK_50   ; 5.745  ; 5.745  ; Rise       ; unew|altpll_component|pll|clk[1] ;
; SRAM_UB_N      ; CLOCK_50   ; 5.684  ; 5.684  ; Rise       ; unew|altpll_component|pll|clk[1] ;
; SRAM_WE_N      ; CLOCK_50   ; 6.091  ; 6.091  ; Rise       ; unew|altpll_component|pll|clk[1] ;
; VGA_CLK        ; CLOCK_50   ; 4.694  ; 4.694  ; Rise       ; unew|altpll_component|pll|clk[1] ;
; DRAM_ADDR[*]   ; CLOCK_50   ; 6.115  ; 6.115  ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_ADDR[0]  ; CLOCK_50   ; 6.231  ; 6.231  ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_ADDR[1]  ; CLOCK_50   ; 6.115  ; 6.115  ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_ADDR[2]  ; CLOCK_50   ; 6.167  ; 6.167  ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_ADDR[3]  ; CLOCK_50   ; 6.780  ; 6.780  ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_ADDR[4]  ; CLOCK_50   ; 6.420  ; 6.420  ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_ADDR[5]  ; CLOCK_50   ; 6.370  ; 6.370  ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_ADDR[6]  ; CLOCK_50   ; 6.514  ; 6.514  ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_ADDR[7]  ; CLOCK_50   ; 7.407  ; 7.407  ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_ADDR[8]  ; CLOCK_50   ; 7.236  ; 7.236  ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_ADDR[9]  ; CLOCK_50   ; 6.762  ; 6.762  ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_ADDR[10] ; CLOCK_50   ; 6.398  ; 6.398  ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_ADDR[11] ; CLOCK_50   ; 7.294  ; 7.294  ; Rise       ; unew|altpll_component|pll|clk[2] ;
; DRAM_BA_0      ; CLOCK_50   ; 6.736  ; 6.736  ; Rise       ; unew|altpll_component|pll|clk[2] ;
; DRAM_BA_1      ; CLOCK_50   ; 6.127  ; 6.127  ; Rise       ; unew|altpll_component|pll|clk[2] ;
; DRAM_CAS_N     ; CLOCK_50   ; 7.211  ; 7.211  ; Rise       ; unew|altpll_component|pll|clk[2] ;
; DRAM_CS_N      ; CLOCK_50   ; 6.855  ; 6.855  ; Rise       ; unew|altpll_component|pll|clk[2] ;
; DRAM_DQ[*]     ; CLOCK_50   ; 6.780  ; 6.780  ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[0]    ; CLOCK_50   ; 7.224  ; 7.224  ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[1]    ; CLOCK_50   ; 6.820  ; 6.820  ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[2]    ; CLOCK_50   ; 7.682  ; 7.682  ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[3]    ; CLOCK_50   ; 7.830  ; 7.830  ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[4]    ; CLOCK_50   ; 6.780  ; 6.780  ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[5]    ; CLOCK_50   ; 7.750  ; 7.750  ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[6]    ; CLOCK_50   ; 7.973  ; 7.973  ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[7]    ; CLOCK_50   ; 8.342  ; 8.342  ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[8]    ; CLOCK_50   ; 7.992  ; 7.992  ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[9]    ; CLOCK_50   ; 6.940  ; 6.940  ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[10]   ; CLOCK_50   ; 7.686  ; 7.686  ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[11]   ; CLOCK_50   ; 6.956  ; 6.956  ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[12]   ; CLOCK_50   ; 6.993  ; 6.993  ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[13]   ; CLOCK_50   ; 8.473  ; 8.473  ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[14]   ; CLOCK_50   ; 7.913  ; 7.913  ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[15]   ; CLOCK_50   ; 8.001  ; 8.001  ; Rise       ; unew|altpll_component|pll|clk[2] ;
; DRAM_LDQM      ; CLOCK_50   ; 7.072  ; 7.072  ; Rise       ; unew|altpll_component|pll|clk[2] ;
; DRAM_RAS_N     ; CLOCK_50   ; 7.011  ; 7.011  ; Rise       ; unew|altpll_component|pll|clk[2] ;
; DRAM_UDQM      ; CLOCK_50   ; 7.157  ; 7.157  ; Rise       ; unew|altpll_component|pll|clk[2] ;
; DRAM_WE_N      ; CLOCK_50   ; 6.184  ; 6.184  ; Rise       ; unew|altpll_component|pll|clk[2] ;
+----------------+------------+--------+--------+------------+----------------------------------+


+----------------------------------------------------+
; Propagation Delay                                  ;
+------------+-------------+-------+----+----+-------+
; Input Port ; Output Port ; RR    ; RF ; FR ; FF    ;
+------------+-------------+-------+----+----+-------+
; SW[0]      ; LEDR[0]     ; 6.411 ;    ;    ; 6.411 ;
; SW[1]      ; LEDR[1]     ; 5.673 ;    ;    ; 5.673 ;
; SW[2]      ; LEDR[2]     ; 5.135 ;    ;    ; 5.135 ;
; SW[3]      ; LEDR[3]     ; 5.425 ;    ;    ; 5.425 ;
; SW[4]      ; LEDR[4]     ; 5.280 ;    ;    ; 5.280 ;
; SW[5]      ; LEDR[5]     ; 5.703 ;    ;    ; 5.703 ;
; SW[6]      ; LEDR[6]     ; 5.338 ;    ;    ; 5.338 ;
; SW[7]      ; LEDR[7]     ; 6.319 ;    ;    ; 6.319 ;
; SW[8]      ; LEDR[8]     ; 5.869 ;    ;    ; 5.869 ;
; SW[9]      ; LEDR[9]     ; 6.210 ;    ;    ; 6.210 ;
; SW[10]     ; LEDR[10]    ; 5.680 ;    ;    ; 5.680 ;
; SW[11]     ; LEDR[11]    ; 5.773 ;    ;    ; 5.773 ;
; SW[12]     ; LEDR[12]    ; 5.771 ;    ;    ; 5.771 ;
; SW[13]     ; LEDR[13]    ; 9.737 ;    ;    ; 9.737 ;
; SW[14]     ; LEDR[14]    ; 9.670 ;    ;    ; 9.670 ;
; SW[15]     ; LEDR[15]    ; 9.406 ;    ;    ; 9.406 ;
; SW[16]     ; LEDR[16]    ; 9.895 ;    ;    ; 9.895 ;
; SW[17]     ; LEDR[17]    ; 9.594 ;    ;    ; 9.594 ;
; UART_RXD   ; UART_TXD    ; 8.016 ;    ;    ; 8.016 ;
+------------+-------------+-------+----+----+-------+


+----------------------------------------------------+
; Minimum Propagation Delay                          ;
+------------+-------------+-------+----+----+-------+
; Input Port ; Output Port ; RR    ; RF ; FR ; FF    ;
+------------+-------------+-------+----+----+-------+
; SW[0]      ; LEDR[0]     ; 6.411 ;    ;    ; 6.411 ;
; SW[1]      ; LEDR[1]     ; 5.673 ;    ;    ; 5.673 ;
; SW[2]      ; LEDR[2]     ; 5.135 ;    ;    ; 5.135 ;
; SW[3]      ; LEDR[3]     ; 5.425 ;    ;    ; 5.425 ;
; SW[4]      ; LEDR[4]     ; 5.280 ;    ;    ; 5.280 ;
; SW[5]      ; LEDR[5]     ; 5.703 ;    ;    ; 5.703 ;
; SW[6]      ; LEDR[6]     ; 5.338 ;    ;    ; 5.338 ;
; SW[7]      ; LEDR[7]     ; 6.319 ;    ;    ; 6.319 ;
; SW[8]      ; LEDR[8]     ; 5.869 ;    ;    ; 5.869 ;
; SW[9]      ; LEDR[9]     ; 6.210 ;    ;    ; 6.210 ;
; SW[10]     ; LEDR[10]    ; 5.680 ;    ;    ; 5.680 ;
; SW[11]     ; LEDR[11]    ; 5.773 ;    ;    ; 5.773 ;
; SW[12]     ; LEDR[12]    ; 5.771 ;    ;    ; 5.771 ;
; SW[13]     ; LEDR[13]    ; 9.737 ;    ;    ; 9.737 ;
; SW[14]     ; LEDR[14]    ; 9.670 ;    ;    ; 9.670 ;
; SW[15]     ; LEDR[15]    ; 9.406 ;    ;    ; 9.406 ;
; SW[16]     ; LEDR[16]    ; 9.895 ;    ;    ; 9.895 ;
; SW[17]     ; LEDR[17]    ; 9.594 ;    ;    ; 9.594 ;
; UART_RXD   ; UART_TXD    ; 8.016 ;    ;    ; 8.016 ;
+------------+-------------+-------+----+----+-------+


+-------------------------------------------------------------------------------------------+
; Output Enable Times                                                                       ;
+--------------+------------+--------+------+------------+----------------------------------+
; Data Port    ; Clock Port ; Rise   ; Fall ; Clock Edge ; Clock Reference                  ;
+--------------+------------+--------+------+------------+----------------------------------+
; DRAM_DQ[*]   ; CLOCK_50   ; 6.332  ;      ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  DRAM_DQ[0]  ; CLOCK_50   ; 6.332  ;      ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  DRAM_DQ[1]  ; CLOCK_50   ; 6.362  ;      ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  DRAM_DQ[2]  ; CLOCK_50   ; 6.362  ;      ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  DRAM_DQ[3]  ; CLOCK_50   ; 6.650  ;      ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  DRAM_DQ[4]  ; CLOCK_50   ; 6.650  ;      ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  DRAM_DQ[5]  ; CLOCK_50   ; 6.650  ;      ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  DRAM_DQ[6]  ; CLOCK_50   ; 6.650  ;      ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  DRAM_DQ[7]  ; CLOCK_50   ; 6.691  ;      ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  DRAM_DQ[8]  ; CLOCK_50   ; 6.661  ;      ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  DRAM_DQ[9]  ; CLOCK_50   ; 6.691  ;      ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  DRAM_DQ[10] ; CLOCK_50   ; 6.691  ;      ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  DRAM_DQ[11] ; CLOCK_50   ; 6.687  ;      ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  DRAM_DQ[12] ; CLOCK_50   ; 6.687  ;      ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  DRAM_DQ[13] ; CLOCK_50   ; 6.697  ;      ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  DRAM_DQ[14] ; CLOCK_50   ; 6.697  ;      ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  DRAM_DQ[15] ; CLOCK_50   ; 6.949  ;      ; Rise       ; unew|altpll_component|pll|clk[1] ;
; SRAM_DQ[*]   ; CLOCK_50   ; 9.722  ;      ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[0]  ; CLOCK_50   ; 10.286 ;      ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[1]  ; CLOCK_50   ; 10.296 ;      ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[2]  ; CLOCK_50   ; 10.068 ;      ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[3]  ; CLOCK_50   ; 10.048 ;      ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[4]  ; CLOCK_50   ; 10.013 ;      ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[5]  ; CLOCK_50   ; 10.063 ;      ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[6]  ; CLOCK_50   ; 10.063 ;      ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[7]  ; CLOCK_50   ; 9.722  ;      ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[8]  ; CLOCK_50   ; 9.772  ;      ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[9]  ; CLOCK_50   ; 9.772  ;      ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[10] ; CLOCK_50   ; 10.020 ;      ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[11] ; CLOCK_50   ; 10.020 ;      ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[12] ; CLOCK_50   ; 10.012 ;      ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[13] ; CLOCK_50   ; 10.012 ;      ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[14] ; CLOCK_50   ; 10.232 ;      ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[15] ; CLOCK_50   ; 10.232 ;      ; Rise       ; unew|altpll_component|pll|clk[1] ;
; DRAM_DQ[*]   ; CLOCK_50   ; 6.530  ;      ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[0]  ; CLOCK_50   ; 6.530  ;      ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[1]  ; CLOCK_50   ; 6.560  ;      ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[2]  ; CLOCK_50   ; 6.560  ;      ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[3]  ; CLOCK_50   ; 6.848  ;      ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[4]  ; CLOCK_50   ; 6.848  ;      ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[5]  ; CLOCK_50   ; 6.848  ;      ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[6]  ; CLOCK_50   ; 6.848  ;      ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[7]  ; CLOCK_50   ; 6.889  ;      ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[8]  ; CLOCK_50   ; 6.859  ;      ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[9]  ; CLOCK_50   ; 6.889  ;      ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[10] ; CLOCK_50   ; 6.889  ;      ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[11] ; CLOCK_50   ; 6.885  ;      ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[12] ; CLOCK_50   ; 6.885  ;      ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[13] ; CLOCK_50   ; 6.895  ;      ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[14] ; CLOCK_50   ; 6.895  ;      ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[15] ; CLOCK_50   ; 7.147  ;      ; Rise       ; unew|altpll_component|pll|clk[2] ;
+--------------+------------+--------+------+------------+----------------------------------+


+------------------------------------------------------------------------------------------+
; Minimum Output Enable Times                                                              ;
+--------------+------------+-------+------+------------+----------------------------------+
; Data Port    ; Clock Port ; Rise  ; Fall ; Clock Edge ; Clock Reference                  ;
+--------------+------------+-------+------+------------+----------------------------------+
; DRAM_DQ[*]   ; CLOCK_50   ; 6.332 ;      ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  DRAM_DQ[0]  ; CLOCK_50   ; 6.332 ;      ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  DRAM_DQ[1]  ; CLOCK_50   ; 6.362 ;      ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  DRAM_DQ[2]  ; CLOCK_50   ; 6.362 ;      ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  DRAM_DQ[3]  ; CLOCK_50   ; 6.650 ;      ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  DRAM_DQ[4]  ; CLOCK_50   ; 6.650 ;      ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  DRAM_DQ[5]  ; CLOCK_50   ; 6.650 ;      ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  DRAM_DQ[6]  ; CLOCK_50   ; 6.650 ;      ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  DRAM_DQ[7]  ; CLOCK_50   ; 6.691 ;      ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  DRAM_DQ[8]  ; CLOCK_50   ; 6.661 ;      ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  DRAM_DQ[9]  ; CLOCK_50   ; 6.691 ;      ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  DRAM_DQ[10] ; CLOCK_50   ; 6.691 ;      ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  DRAM_DQ[11] ; CLOCK_50   ; 6.687 ;      ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  DRAM_DQ[12] ; CLOCK_50   ; 6.687 ;      ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  DRAM_DQ[13] ; CLOCK_50   ; 6.697 ;      ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  DRAM_DQ[14] ; CLOCK_50   ; 6.697 ;      ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  DRAM_DQ[15] ; CLOCK_50   ; 6.949 ;      ; Rise       ; unew|altpll_component|pll|clk[1] ;
; SRAM_DQ[*]   ; CLOCK_50   ; 5.542 ;      ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[0]  ; CLOCK_50   ; 6.106 ;      ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[1]  ; CLOCK_50   ; 6.116 ;      ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[2]  ; CLOCK_50   ; 5.888 ;      ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[3]  ; CLOCK_50   ; 5.868 ;      ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[4]  ; CLOCK_50   ; 5.833 ;      ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[5]  ; CLOCK_50   ; 5.883 ;      ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[6]  ; CLOCK_50   ; 5.883 ;      ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[7]  ; CLOCK_50   ; 5.542 ;      ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[8]  ; CLOCK_50   ; 5.592 ;      ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[9]  ; CLOCK_50   ; 5.592 ;      ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[10] ; CLOCK_50   ; 5.840 ;      ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[11] ; CLOCK_50   ; 5.840 ;      ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[12] ; CLOCK_50   ; 5.832 ;      ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[13] ; CLOCK_50   ; 5.832 ;      ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[14] ; CLOCK_50   ; 6.052 ;      ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[15] ; CLOCK_50   ; 6.052 ;      ; Rise       ; unew|altpll_component|pll|clk[1] ;
; DRAM_DQ[*]   ; CLOCK_50   ; 6.530 ;      ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[0]  ; CLOCK_50   ; 6.530 ;      ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[1]  ; CLOCK_50   ; 6.560 ;      ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[2]  ; CLOCK_50   ; 6.560 ;      ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[3]  ; CLOCK_50   ; 6.848 ;      ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[4]  ; CLOCK_50   ; 6.848 ;      ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[5]  ; CLOCK_50   ; 6.848 ;      ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[6]  ; CLOCK_50   ; 6.848 ;      ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[7]  ; CLOCK_50   ; 6.889 ;      ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[8]  ; CLOCK_50   ; 6.859 ;      ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[9]  ; CLOCK_50   ; 6.889 ;      ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[10] ; CLOCK_50   ; 6.889 ;      ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[11] ; CLOCK_50   ; 6.885 ;      ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[12] ; CLOCK_50   ; 6.885 ;      ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[13] ; CLOCK_50   ; 6.895 ;      ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[14] ; CLOCK_50   ; 6.895 ;      ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[15] ; CLOCK_50   ; 7.147 ;      ; Rise       ; unew|altpll_component|pll|clk[2] ;
+--------------+------------+-------+------+------------+----------------------------------+


+---------------------------------------------------------------------------------------------------+
; Output Disable Times                                                                              ;
+--------------+------------+-----------+-----------+------------+----------------------------------+
; Data Port    ; Clock Port ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference                  ;
+--------------+------------+-----------+-----------+------------+----------------------------------+
; DRAM_DQ[*]   ; CLOCK_50   ; 6.332     ;           ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  DRAM_DQ[0]  ; CLOCK_50   ; 6.332     ;           ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  DRAM_DQ[1]  ; CLOCK_50   ; 6.362     ;           ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  DRAM_DQ[2]  ; CLOCK_50   ; 6.362     ;           ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  DRAM_DQ[3]  ; CLOCK_50   ; 6.650     ;           ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  DRAM_DQ[4]  ; CLOCK_50   ; 6.650     ;           ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  DRAM_DQ[5]  ; CLOCK_50   ; 6.650     ;           ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  DRAM_DQ[6]  ; CLOCK_50   ; 6.650     ;           ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  DRAM_DQ[7]  ; CLOCK_50   ; 6.691     ;           ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  DRAM_DQ[8]  ; CLOCK_50   ; 6.661     ;           ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  DRAM_DQ[9]  ; CLOCK_50   ; 6.691     ;           ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  DRAM_DQ[10] ; CLOCK_50   ; 6.691     ;           ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  DRAM_DQ[11] ; CLOCK_50   ; 6.687     ;           ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  DRAM_DQ[12] ; CLOCK_50   ; 6.687     ;           ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  DRAM_DQ[13] ; CLOCK_50   ; 6.697     ;           ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  DRAM_DQ[14] ; CLOCK_50   ; 6.697     ;           ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  DRAM_DQ[15] ; CLOCK_50   ; 6.949     ;           ; Rise       ; unew|altpll_component|pll|clk[1] ;
; SRAM_DQ[*]   ; CLOCK_50   ; 9.722     ;           ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[0]  ; CLOCK_50   ; 10.286    ;           ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[1]  ; CLOCK_50   ; 10.296    ;           ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[2]  ; CLOCK_50   ; 10.068    ;           ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[3]  ; CLOCK_50   ; 10.048    ;           ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[4]  ; CLOCK_50   ; 10.013    ;           ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[5]  ; CLOCK_50   ; 10.063    ;           ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[6]  ; CLOCK_50   ; 10.063    ;           ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[7]  ; CLOCK_50   ; 9.722     ;           ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[8]  ; CLOCK_50   ; 9.772     ;           ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[9]  ; CLOCK_50   ; 9.772     ;           ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[10] ; CLOCK_50   ; 10.020    ;           ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[11] ; CLOCK_50   ; 10.020    ;           ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[12] ; CLOCK_50   ; 10.012    ;           ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[13] ; CLOCK_50   ; 10.012    ;           ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[14] ; CLOCK_50   ; 10.232    ;           ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[15] ; CLOCK_50   ; 10.232    ;           ; Rise       ; unew|altpll_component|pll|clk[1] ;
; DRAM_DQ[*]   ; CLOCK_50   ; 6.530     ;           ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[0]  ; CLOCK_50   ; 6.530     ;           ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[1]  ; CLOCK_50   ; 6.560     ;           ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[2]  ; CLOCK_50   ; 6.560     ;           ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[3]  ; CLOCK_50   ; 6.848     ;           ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[4]  ; CLOCK_50   ; 6.848     ;           ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[5]  ; CLOCK_50   ; 6.848     ;           ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[6]  ; CLOCK_50   ; 6.848     ;           ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[7]  ; CLOCK_50   ; 6.889     ;           ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[8]  ; CLOCK_50   ; 6.859     ;           ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[9]  ; CLOCK_50   ; 6.889     ;           ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[10] ; CLOCK_50   ; 6.889     ;           ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[11] ; CLOCK_50   ; 6.885     ;           ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[12] ; CLOCK_50   ; 6.885     ;           ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[13] ; CLOCK_50   ; 6.895     ;           ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[14] ; CLOCK_50   ; 6.895     ;           ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[15] ; CLOCK_50   ; 7.147     ;           ; Rise       ; unew|altpll_component|pll|clk[2] ;
+--------------+------------+-----------+-----------+------------+----------------------------------+


+---------------------------------------------------------------------------------------------------+
; Minimum Output Disable Times                                                                      ;
+--------------+------------+-----------+-----------+------------+----------------------------------+
; Data Port    ; Clock Port ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference                  ;
+--------------+------------+-----------+-----------+------------+----------------------------------+
; DRAM_DQ[*]   ; CLOCK_50   ; 6.332     ;           ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  DRAM_DQ[0]  ; CLOCK_50   ; 6.332     ;           ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  DRAM_DQ[1]  ; CLOCK_50   ; 6.362     ;           ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  DRAM_DQ[2]  ; CLOCK_50   ; 6.362     ;           ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  DRAM_DQ[3]  ; CLOCK_50   ; 6.650     ;           ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  DRAM_DQ[4]  ; CLOCK_50   ; 6.650     ;           ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  DRAM_DQ[5]  ; CLOCK_50   ; 6.650     ;           ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  DRAM_DQ[6]  ; CLOCK_50   ; 6.650     ;           ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  DRAM_DQ[7]  ; CLOCK_50   ; 6.691     ;           ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  DRAM_DQ[8]  ; CLOCK_50   ; 6.661     ;           ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  DRAM_DQ[9]  ; CLOCK_50   ; 6.691     ;           ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  DRAM_DQ[10] ; CLOCK_50   ; 6.691     ;           ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  DRAM_DQ[11] ; CLOCK_50   ; 6.687     ;           ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  DRAM_DQ[12] ; CLOCK_50   ; 6.687     ;           ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  DRAM_DQ[13] ; CLOCK_50   ; 6.697     ;           ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  DRAM_DQ[14] ; CLOCK_50   ; 6.697     ;           ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  DRAM_DQ[15] ; CLOCK_50   ; 6.949     ;           ; Rise       ; unew|altpll_component|pll|clk[1] ;
; SRAM_DQ[*]   ; CLOCK_50   ; 5.542     ;           ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[0]  ; CLOCK_50   ; 6.106     ;           ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[1]  ; CLOCK_50   ; 6.116     ;           ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[2]  ; CLOCK_50   ; 5.888     ;           ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[3]  ; CLOCK_50   ; 5.868     ;           ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[4]  ; CLOCK_50   ; 5.833     ;           ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[5]  ; CLOCK_50   ; 5.883     ;           ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[6]  ; CLOCK_50   ; 5.883     ;           ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[7]  ; CLOCK_50   ; 5.542     ;           ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[8]  ; CLOCK_50   ; 5.592     ;           ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[9]  ; CLOCK_50   ; 5.592     ;           ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[10] ; CLOCK_50   ; 5.840     ;           ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[11] ; CLOCK_50   ; 5.840     ;           ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[12] ; CLOCK_50   ; 5.832     ;           ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[13] ; CLOCK_50   ; 5.832     ;           ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[14] ; CLOCK_50   ; 6.052     ;           ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[15] ; CLOCK_50   ; 6.052     ;           ; Rise       ; unew|altpll_component|pll|clk[1] ;
; DRAM_DQ[*]   ; CLOCK_50   ; 6.530     ;           ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[0]  ; CLOCK_50   ; 6.530     ;           ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[1]  ; CLOCK_50   ; 6.560     ;           ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[2]  ; CLOCK_50   ; 6.560     ;           ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[3]  ; CLOCK_50   ; 6.848     ;           ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[4]  ; CLOCK_50   ; 6.848     ;           ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[5]  ; CLOCK_50   ; 6.848     ;           ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[6]  ; CLOCK_50   ; 6.848     ;           ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[7]  ; CLOCK_50   ; 6.889     ;           ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[8]  ; CLOCK_50   ; 6.859     ;           ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[9]  ; CLOCK_50   ; 6.889     ;           ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[10] ; CLOCK_50   ; 6.889     ;           ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[11] ; CLOCK_50   ; 6.885     ;           ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[12] ; CLOCK_50   ; 6.885     ;           ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[13] ; CLOCK_50   ; 6.895     ;           ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[14] ; CLOCK_50   ; 6.895     ;           ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[15] ; CLOCK_50   ; 7.147     ;           ; Rise       ; unew|altpll_component|pll|clk[2] ;
+--------------+------------+-----------+-----------+------------+----------------------------------+


+-----------------------------------------------------------+
; Fast Model Setup Summary                                  ;
+----------------------------------+--------+---------------+
; Clock                            ; Slack  ; End Point TNS ;
+----------------------------------+--------+---------------+
; unew|altpll_component|pll|clk[2] ; 7.543  ; 0.000         ;
; unew|altpll_component|pll|clk[1] ; 15.912 ; 0.000         ;
+----------------------------------+--------+---------------+


+----------------------------------------------------------+
; Fast Model Hold Summary                                  ;
+----------------------------------+-------+---------------+
; Clock                            ; Slack ; End Point TNS ;
+----------------------------------+-------+---------------+
; unew|altpll_component|pll|clk[1] ; 0.215 ; 0.000         ;
; unew|altpll_component|pll|clk[2] ; 0.215 ; 0.000         ;
+----------------------------------+-------+---------------+


+-----------------------------------------------------------+
; Fast Model Recovery Summary                               ;
+----------------------------------+--------+---------------+
; Clock                            ; Slack  ; End Point TNS ;
+----------------------------------+--------+---------------+
; unew|altpll_component|pll|clk[2] ; 3.432  ; 0.000         ;
; unew|altpll_component|pll|clk[1] ; 17.476 ; 0.000         ;
+----------------------------------+--------+---------------+


+----------------------------------------------------------+
; Fast Model Removal Summary                               ;
+----------------------------------+-------+---------------+
; Clock                            ; Slack ; End Point TNS ;
+----------------------------------+-------+---------------+
; unew|altpll_component|pll|clk[1] ; 0.866 ; 0.000         ;
; unew|altpll_component|pll|clk[2] ; 1.446 ; 0.000         ;
+----------------------------------+-------+---------------+


+-----------------------------------------------------------+
; Fast Model Minimum Pulse Width Summary                    ;
+----------------------------------+--------+---------------+
; Clock                            ; Slack  ; End Point TNS ;
+----------------------------------+--------+---------------+
; unew|altpll_component|pll|clk[2] ; 2.620  ; 0.000         ;
; unew|altpll_component|pll|clk[1] ; 7.873  ; 0.000         ;
; CLOCK_50                         ; 10.000 ; 0.000         ;
; altera_reserved_tck              ; 97.778 ; 0.000         ;
+----------------------------------+--------+---------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Setup: 'unew|altpll_component|pll|clk[2]'                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------+----------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                             ; To Node                                                                                                                                                                                ; Launch Clock                     ; Latch Clock                      ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------+----------------------------------+--------------+------------+------------+
; 7.543 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_datain_reg0 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_memory_reg0  ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 10.000       ; -0.018     ; 2.438      ;
; 7.543 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_datain_reg1 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a1~portb_memory_reg0  ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 10.000       ; -0.018     ; 2.438      ;
; 7.543 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_datain_reg2 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a2~portb_memory_reg0  ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 10.000       ; -0.018     ; 2.438      ;
; 7.543 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_datain_reg3 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a3~portb_memory_reg0  ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 10.000       ; -0.018     ; 2.438      ;
; 7.543 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_datain_reg4 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a4~portb_memory_reg0  ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 10.000       ; -0.018     ; 2.438      ;
; 7.543 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_datain_reg5 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a5~portb_memory_reg0  ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 10.000       ; -0.018     ; 2.438      ;
; 7.543 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_datain_reg6 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a6~portb_memory_reg0  ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 10.000       ; -0.018     ; 2.438      ;
; 7.543 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_datain_reg7 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a7~portb_memory_reg0  ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 10.000       ; -0.018     ; 2.438      ;
; 7.543 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_datain_reg8 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a8~portb_memory_reg0  ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 10.000       ; -0.018     ; 2.438      ;
; 7.543 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a9~portb_datain_reg0 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a9~portb_memory_reg0  ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 10.000       ; -0.018     ; 2.438      ;
; 7.543 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a9~portb_datain_reg1 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a10~portb_memory_reg0 ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 10.000       ; -0.018     ; 2.438      ;
; 7.543 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a9~portb_datain_reg2 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a11~portb_memory_reg0 ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 10.000       ; -0.018     ; 2.438      ;
; 7.543 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a9~portb_datain_reg3 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a12~portb_memory_reg0 ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 10.000       ; -0.018     ; 2.438      ;
; 7.543 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a9~portb_datain_reg4 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a13~portb_memory_reg0 ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 10.000       ; -0.018     ; 2.438      ;
; 7.543 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a9~portb_datain_reg5 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a14~portb_memory_reg0 ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 10.000       ; -0.018     ; 2.438      ;
; 7.543 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_datain_reg0 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_memory_reg0  ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 10.000       ; -0.018     ; 2.438      ;
; 7.543 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_datain_reg1 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a1~portb_memory_reg0  ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 10.000       ; -0.018     ; 2.438      ;
; 7.543 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_datain_reg2 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a2~portb_memory_reg0  ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 10.000       ; -0.018     ; 2.438      ;
; 7.543 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_datain_reg3 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a3~portb_memory_reg0  ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 10.000       ; -0.018     ; 2.438      ;
; 7.543 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_datain_reg4 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a10~portb_memory_reg0 ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 10.000       ; -0.018     ; 2.438      ;
; 7.543 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_datain_reg5 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a11~portb_memory_reg0 ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 10.000       ; -0.018     ; 2.438      ;
; 7.543 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_datain_reg6 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a12~portb_memory_reg0 ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 10.000       ; -0.018     ; 2.438      ;
; 7.543 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_datain_reg7 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a13~portb_memory_reg0 ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 10.000       ; -0.018     ; 2.438      ;
; 7.543 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_datain_reg8 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a14~portb_memory_reg0 ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 10.000       ; -0.018     ; 2.438      ;
; 7.543 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a4~portb_datain_reg0 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a4~portb_memory_reg0  ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 10.000       ; -0.018     ; 2.438      ;
; 7.543 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a4~portb_datain_reg1 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a5~portb_memory_reg0  ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 10.000       ; -0.018     ; 2.438      ;
; 7.543 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a4~portb_datain_reg2 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a6~portb_memory_reg0  ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 10.000       ; -0.018     ; 2.438      ;
; 7.543 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a4~portb_datain_reg3 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a7~portb_memory_reg0  ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 10.000       ; -0.018     ; 2.438      ;
; 7.543 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a4~portb_datain_reg4 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a8~portb_memory_reg0  ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 10.000       ; -0.018     ; 2.438      ;
; 7.543 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a4~portb_datain_reg5 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a9~portb_memory_reg0  ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 10.000       ; -0.018     ; 2.438      ;
; 7.662 ; Reset_Delay:u2|oRST_0                                                                                                                                                                 ; Sdram_Control_4Port:u7|mADDR[14]_OTERM33                                                                                                                                               ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[2] ; 10.000       ; 0.006      ; 2.376      ;
; 7.662 ; Reset_Delay:u2|oRST_0                                                                                                                                                                 ; Sdram_Control_4Port:u7|mADDR[16]_OTERM25                                                                                                                                               ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[2] ; 10.000       ; 0.006      ; 2.376      ;
; 7.662 ; Reset_Delay:u2|oRST_0                                                                                                                                                                 ; Sdram_Control_4Port:u7|mADDR[19]_OTERM17                                                                                                                                               ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[2] ; 10.000       ; 0.006      ; 2.376      ;
; 7.662 ; Reset_Delay:u2|oRST_0                                                                                                                                                                 ; Sdram_Control_4Port:u7|mADDR[22]_OTERM15                                                                                                                                               ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[2] ; 10.000       ; 0.006      ; 2.376      ;
; 7.673 ; Reset_Delay:u2|oRST_0                                                                                                                                                                 ; Sdram_Control_4Port:u7|mADDR[8]_OTERM61                                                                                                                                                ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[2] ; 10.000       ; 0.004      ; 2.363      ;
; 7.673 ; Reset_Delay:u2|oRST_0                                                                                                                                                                 ; Sdram_Control_4Port:u7|mADDR[17]                                                                                                                                                       ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[2] ; 10.000       ; 0.004      ; 2.363      ;
; 7.673 ; Reset_Delay:u2|oRST_0                                                                                                                                                                 ; Sdram_Control_4Port:u7|mADDR[18]_OTERM21                                                                                                                                               ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[2] ; 10.000       ; 0.004      ; 2.363      ;
; 7.673 ; Reset_Delay:u2|oRST_0                                                                                                                                                                 ; Sdram_Control_4Port:u7|mADDR[20]_OTERM9                                                                                                                                                ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[2] ; 10.000       ; 0.004      ; 2.363      ;
; 7.673 ; Reset_Delay:u2|oRST_0                                                                                                                                                                 ; Sdram_Control_4Port:u7|mADDR[20]_OTERM11                                                                                                                                               ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[2] ; 10.000       ; 0.004      ; 2.363      ;
; 7.673 ; Reset_Delay:u2|oRST_0                                                                                                                                                                 ; Sdram_Control_4Port:u7|mADDR[21]_OTERM7                                                                                                                                                ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[2] ; 10.000       ; 0.004      ; 2.363      ;
; 7.673 ; Reset_Delay:u2|oRST_0                                                                                                                                                                 ; Sdram_Control_4Port:u7|mADDR[21]_OTERM3                                                                                                                                                ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[2] ; 10.000       ; 0.004      ; 2.363      ;
; 7.816 ; Reset_Delay:u2|oRST_0                                                                                                                                                                 ; Sdram_Control_4Port:u7|mADDR[8]_OTERM59                                                                                                                                                ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[2] ; 10.000       ; 0.003      ; 2.219      ;
; 7.816 ; Reset_Delay:u2|oRST_0                                                                                                                                                                 ; Sdram_Control_4Port:u7|mADDR[8]_OTERM57                                                                                                                                                ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[2] ; 10.000       ; 0.003      ; 2.219      ;
; 7.816 ; Reset_Delay:u2|oRST_0                                                                                                                                                                 ; Sdram_Control_4Port:u7|mADDR[9]_OTERM55                                                                                                                                                ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[2] ; 10.000       ; 0.003      ; 2.219      ;
; 7.816 ; Reset_Delay:u2|oRST_0                                                                                                                                                                 ; Sdram_Control_4Port:u7|mADDR[10]_OTERM51                                                                                                                                               ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[2] ; 10.000       ; 0.003      ; 2.219      ;
; 7.816 ; Reset_Delay:u2|oRST_0                                                                                                                                                                 ; Sdram_Control_4Port:u7|mADDR[10]_OTERM49                                                                                                                                               ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[2] ; 10.000       ; 0.003      ; 2.219      ;
; 7.816 ; Reset_Delay:u2|oRST_0                                                                                                                                                                 ; Sdram_Control_4Port:u7|mADDR[11]_OTERM47                                                                                                                                               ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[2] ; 10.000       ; 0.003      ; 2.219      ;
; 7.816 ; Reset_Delay:u2|oRST_0                                                                                                                                                                 ; Sdram_Control_4Port:u7|mADDR[11]_OTERM45                                                                                                                                               ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[2] ; 10.000       ; 0.003      ; 2.219      ;
; 7.816 ; Reset_Delay:u2|oRST_0                                                                                                                                                                 ; Sdram_Control_4Port:u7|mADDR[12]_OTERM43                                                                                                                                               ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[2] ; 10.000       ; 0.003      ; 2.219      ;
; 7.816 ; Reset_Delay:u2|oRST_0                                                                                                                                                                 ; Sdram_Control_4Port:u7|mADDR[13]_OTERM39                                                                                                                                               ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[2] ; 10.000       ; 0.003      ; 2.219      ;
; 7.816 ; Reset_Delay:u2|oRST_0                                                                                                                                                                 ; Sdram_Control_4Port:u7|mADDR[14]_OTERM35                                                                                                                                               ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[2] ; 10.000       ; 0.003      ; 2.219      ;
; 7.816 ; Reset_Delay:u2|oRST_0                                                                                                                                                                 ; Sdram_Control_4Port:u7|mADDR[15]_OTERM29                                                                                                                                               ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[2] ; 10.000       ; 0.003      ; 2.219      ;
; 7.816 ; Reset_Delay:u2|oRST_0                                                                                                                                                                 ; Sdram_Control_4Port:u7|mADDR[15]_OTERM31                                                                                                                                               ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[2] ; 10.000       ; 0.003      ; 2.219      ;
; 7.816 ; Reset_Delay:u2|oRST_0                                                                                                                                                                 ; Sdram_Control_4Port:u7|mADDR[16]_OTERM27                                                                                                                                               ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[2] ; 10.000       ; 0.003      ; 2.219      ;
; 7.816 ; Reset_Delay:u2|oRST_0                                                                                                                                                                 ; Sdram_Control_4Port:u7|mADDR[18]_OTERM23                                                                                                                                               ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[2] ; 10.000       ; 0.003      ; 2.219      ;
; 7.816 ; Reset_Delay:u2|oRST_0                                                                                                                                                                 ; Sdram_Control_4Port:u7|mADDR[19]_OTERM19                                                                                                                                               ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[2] ; 10.000       ; 0.003      ; 2.219      ;
; 7.816 ; Reset_Delay:u2|oRST_0                                                                                                                                                                 ; Sdram_Control_4Port:u7|mADDR[22]_OTERM13                                                                                                                                               ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[2] ; 10.000       ; 0.003      ; 2.219      ;
; 7.892 ; Reset_Delay:u2|oRST_0                                                                                                                                                                 ; Sdram_Control_4Port:u7|mADDR[21]_OTERM1                                                                                                                                                ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[2] ; 10.000       ; 0.003      ; 2.143      ;
; 7.892 ; Reset_Delay:u2|oRST_0                                                                                                                                                                 ; Sdram_Control_4Port:u7|mADDR[9]_OTERM53                                                                                                                                                ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[2] ; 10.000       ; 0.003      ; 2.143      ;
; 7.892 ; Reset_Delay:u2|oRST_0                                                                                                                                                                 ; Sdram_Control_4Port:u7|mADDR[21]_OTERM5                                                                                                                                                ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[2] ; 10.000       ; 0.003      ; 2.143      ;
; 7.892 ; Reset_Delay:u2|oRST_0                                                                                                                                                                 ; Sdram_Control_4Port:u7|mADDR[12]_OTERM41                                                                                                                                               ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[2] ; 10.000       ; 0.003      ; 2.143      ;
; 7.892 ; Reset_Delay:u2|oRST_0                                                                                                                                                                 ; Sdram_Control_4Port:u7|mADDR[13]_OTERM37                                                                                                                                               ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[2] ; 10.000       ; 0.003      ; 2.143      ;
; 7.917 ; Reset_Delay:u2|oRST_0                                                                                                                                                                 ; Sdram_Control_4Port:u7|rRD2_ADDR[21]                                                                                                                                                   ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[2] ; 10.000       ; -0.020     ; 2.095      ;
; 7.917 ; Reset_Delay:u2|oRST_0                                                                                                                                                                 ; Sdram_Control_4Port:u7|rRD2_ADDR[22]                                                                                                                                                   ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[2] ; 10.000       ; -0.020     ; 2.095      ;
; 7.917 ; Reset_Delay:u2|oRST_0                                                                                                                                                                 ; Sdram_Control_4Port:u7|rRD2_ADDR[19]                                                                                                                                                   ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[2] ; 10.000       ; -0.020     ; 2.095      ;
; 7.963 ; Reset_Delay:u2|oRST_0                                                                                                                                                                 ; Sdram_Control_4Port:u7|rWR1_ADDR[8]                                                                                                                                                    ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[2] ; 10.000       ; 0.007      ; 2.076      ;
; 7.963 ; Reset_Delay:u2|oRST_0                                                                                                                                                                 ; Sdram_Control_4Port:u7|rWR1_ADDR[20]                                                                                                                                                   ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[2] ; 10.000       ; 0.007      ; 2.076      ;
; 7.963 ; Reset_Delay:u2|oRST_0                                                                                                                                                                 ; Sdram_Control_4Port:u7|rWR1_ADDR[21]                                                                                                                                                   ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[2] ; 10.000       ; 0.007      ; 2.076      ;
; 7.963 ; Reset_Delay:u2|oRST_0                                                                                                                                                                 ; Sdram_Control_4Port:u7|rWR1_ADDR[22]                                                                                                                                                   ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[2] ; 10.000       ; 0.007      ; 2.076      ;
; 7.963 ; Reset_Delay:u2|oRST_0                                                                                                                                                                 ; Sdram_Control_4Port:u7|rWR1_ADDR[19]                                                                                                                                                   ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[2] ; 10.000       ; 0.007      ; 2.076      ;
; 7.963 ; Reset_Delay:u2|oRST_0                                                                                                                                                                 ; Sdram_Control_4Port:u7|rWR1_ADDR[15]                                                                                                                                                   ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[2] ; 10.000       ; 0.007      ; 2.076      ;
; 7.963 ; Reset_Delay:u2|oRST_0                                                                                                                                                                 ; Sdram_Control_4Port:u7|rWR1_ADDR[16]                                                                                                                                                   ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[2] ; 10.000       ; 0.007      ; 2.076      ;
; 7.963 ; Reset_Delay:u2|oRST_0                                                                                                                                                                 ; Sdram_Control_4Port:u7|rWR1_ADDR[17]                                                                                                                                                   ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[2] ; 10.000       ; 0.007      ; 2.076      ;
; 7.963 ; Reset_Delay:u2|oRST_0                                                                                                                                                                 ; Sdram_Control_4Port:u7|rWR1_ADDR[13]                                                                                                                                                   ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[2] ; 10.000       ; 0.007      ; 2.076      ;
; 7.963 ; Reset_Delay:u2|oRST_0                                                                                                                                                                 ; Sdram_Control_4Port:u7|rWR1_ADDR[12]                                                                                                                                                   ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[2] ; 10.000       ; 0.007      ; 2.076      ;
; 7.963 ; Reset_Delay:u2|oRST_0                                                                                                                                                                 ; Sdram_Control_4Port:u7|rWR1_ADDR[11]                                                                                                                                                   ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[2] ; 10.000       ; 0.007      ; 2.076      ;
; 7.963 ; Reset_Delay:u2|oRST_0                                                                                                                                                                 ; Sdram_Control_4Port:u7|rWR1_ADDR[10]                                                                                                                                                   ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[2] ; 10.000       ; 0.007      ; 2.076      ;
; 7.963 ; Reset_Delay:u2|oRST_0                                                                                                                                                                 ; Sdram_Control_4Port:u7|rWR1_ADDR[9]                                                                                                                                                    ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[2] ; 10.000       ; 0.007      ; 2.076      ;
; 7.972 ; Reset_Delay:u2|oRST_0                                                                                                                                                                 ; Sdram_Control_4Port:u7|RD_MASK[1]                                                                                                                                                      ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[2] ; 10.000       ; 0.000      ; 2.060      ;
; 7.972 ; Reset_Delay:u2|oRST_0                                                                                                                                                                 ; Sdram_Control_4Port:u7|mRD                                                                                                                                                             ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[2] ; 10.000       ; 0.000      ; 2.060      ;
; 7.983 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe20a[8]                          ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[9]                          ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 10.000       ; 0.041      ; 2.057      ;
; 7.983 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe20a[8]                          ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[10]                         ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 10.000       ; 0.041      ; 2.057      ;
; 7.983 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe20a[8]                          ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[11]                         ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 10.000       ; 0.041      ; 2.057      ;
; 7.983 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe20a[8]                          ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[12]                         ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 10.000       ; 0.041      ; 2.057      ;
; 7.983 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe20a[8]                          ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[13]                         ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 10.000       ; 0.041      ; 2.057      ;
; 7.983 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe20a[8]                          ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[14]                         ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 10.000       ; 0.041      ; 2.057      ;
; 7.983 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe20a[8]                          ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[15]                         ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 10.000       ; 0.041      ; 2.057      ;
; 7.997 ; Reset_Delay:u2|oRST_0                                                                                                                                                                 ; Sdram_Control_4Port:u7|rWR2_ADDR[8]                                                                                                                                                    ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[2] ; 10.000       ; -0.021     ; 2.014      ;
; 7.997 ; Reset_Delay:u2|oRST_0                                                                                                                                                                 ; Sdram_Control_4Port:u7|rWR2_ADDR[13]                                                                                                                                                   ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[2] ; 10.000       ; -0.021     ; 2.014      ;
; 7.997 ; Reset_Delay:u2|oRST_0                                                                                                                                                                 ; Sdram_Control_4Port:u7|rWR2_ADDR[14]                                                                                                                                                   ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[2] ; 10.000       ; -0.021     ; 2.014      ;
; 7.997 ; Reset_Delay:u2|oRST_0                                                                                                                                                                 ; Sdram_Control_4Port:u7|rWR2_ADDR[10]                                                                                                                                                   ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[2] ; 10.000       ; -0.021     ; 2.014      ;
; 7.997 ; Reset_Delay:u2|oRST_0                                                                                                                                                                 ; Sdram_Control_4Port:u7|rWR2_ADDR[9]                                                                                                                                                    ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[2] ; 10.000       ; -0.021     ; 2.014      ;
; 7.997 ; Reset_Delay:u2|oRST_0                                                                                                                                                                 ; Sdram_Control_4Port:u7|rWR2_ADDR[11]                                                                                                                                                   ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[2] ; 10.000       ; -0.021     ; 2.014      ;
; 8.000 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|rdptr_g[6]                                                                           ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|op_1~16_OTERM69                                                                       ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 10.000       ; 0.001      ; 2.033      ;
; 8.000 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe20a[4]                          ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[9]                          ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 10.000       ; 0.041      ; 2.040      ;
; 8.000 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe20a[4]                          ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[10]                         ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 10.000       ; 0.041      ; 2.040      ;
; 8.000 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe20a[4]                          ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[11]                         ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 10.000       ; 0.041      ; 2.040      ;
; 8.000 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe20a[4]                          ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[12]                         ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 10.000       ; 0.041      ; 2.040      ;
; 8.000 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe20a[4]                          ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[13]                         ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 10.000       ; 0.041      ; 2.040      ;
; 8.000 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe20a[4]                          ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[14]                         ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 10.000       ; 0.041      ; 2.040      ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------+----------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Setup: 'unew|altpll_component|pll|clk[1]'                                                                                                                                                                                                                                                                                                                                         ;
+--------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------+----------------------------------+----------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                       ; To Node                                                                            ; Launch Clock                     ; Latch Clock                      ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------+----------------------------------+----------------------------------+--------------+------------+------------+
; 15.912 ; niosSystemCamControl:niosSystemCamControl_inst|onchip_memory2_0:the_onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_94c1:auto_generated|ram_block1a8~porta_we_reg         ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|av_ld_byte1_data[0] ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 20.000       ; -0.067     ; 4.053      ;
; 15.912 ; niosSystemCamControl:niosSystemCamControl_inst|onchip_memory2_0:the_onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_94c1:auto_generated|ram_block1a8~porta_address_reg0   ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|av_ld_byte1_data[0] ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 20.000       ; -0.067     ; 4.053      ;
; 15.912 ; niosSystemCamControl:niosSystemCamControl_inst|onchip_memory2_0:the_onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_94c1:auto_generated|ram_block1a8~porta_address_reg1   ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|av_ld_byte1_data[0] ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 20.000       ; -0.067     ; 4.053      ;
; 15.912 ; niosSystemCamControl:niosSystemCamControl_inst|onchip_memory2_0:the_onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_94c1:auto_generated|ram_block1a8~porta_address_reg2   ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|av_ld_byte1_data[0] ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 20.000       ; -0.067     ; 4.053      ;
; 15.912 ; niosSystemCamControl:niosSystemCamControl_inst|onchip_memory2_0:the_onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_94c1:auto_generated|ram_block1a8~porta_address_reg3   ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|av_ld_byte1_data[0] ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 20.000       ; -0.067     ; 4.053      ;
; 15.912 ; niosSystemCamControl:niosSystemCamControl_inst|onchip_memory2_0:the_onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_94c1:auto_generated|ram_block1a8~porta_address_reg4   ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|av_ld_byte1_data[0] ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 20.000       ; -0.067     ; 4.053      ;
; 15.912 ; niosSystemCamControl:niosSystemCamControl_inst|onchip_memory2_0:the_onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_94c1:auto_generated|ram_block1a8~porta_address_reg5   ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|av_ld_byte1_data[0] ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 20.000       ; -0.067     ; 4.053      ;
; 15.912 ; niosSystemCamControl:niosSystemCamControl_inst|onchip_memory2_0:the_onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_94c1:auto_generated|ram_block1a8~porta_address_reg6   ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|av_ld_byte1_data[0] ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 20.000       ; -0.067     ; 4.053      ;
; 15.912 ; niosSystemCamControl:niosSystemCamControl_inst|onchip_memory2_0:the_onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_94c1:auto_generated|ram_block1a8~porta_address_reg7   ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|av_ld_byte1_data[0] ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 20.000       ; -0.067     ; 4.053      ;
; 15.912 ; niosSystemCamControl:niosSystemCamControl_inst|onchip_memory2_0:the_onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_94c1:auto_generated|ram_block1a8~porta_address_reg8   ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|av_ld_byte1_data[0] ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 20.000       ; -0.067     ; 4.053      ;
; 15.912 ; niosSystemCamControl:niosSystemCamControl_inst|onchip_memory2_0:the_onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_94c1:auto_generated|ram_block1a8~porta_address_reg9   ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|av_ld_byte1_data[0] ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 20.000       ; -0.067     ; 4.053      ;
; 15.912 ; niosSystemCamControl:niosSystemCamControl_inst|onchip_memory2_0:the_onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_94c1:auto_generated|ram_block1a8~porta_address_reg10  ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|av_ld_byte1_data[0] ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 20.000       ; -0.067     ; 4.053      ;
; 15.912 ; niosSystemCamControl:niosSystemCamControl_inst|onchip_memory2_0:the_onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_94c1:auto_generated|ram_block1a8~porta_address_reg11  ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|av_ld_byte1_data[0] ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 20.000       ; -0.067     ; 4.053      ;
; 15.990 ; niosSystemCamControl:niosSystemCamControl_inst|onchip_memory2_0:the_onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_94c1:auto_generated|ram_block1a9~porta_we_reg         ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|av_ld_byte1_data[1] ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 20.000       ; -0.056     ; 3.986      ;
; 15.990 ; niosSystemCamControl:niosSystemCamControl_inst|onchip_memory2_0:the_onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_94c1:auto_generated|ram_block1a9~porta_address_reg0   ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|av_ld_byte1_data[1] ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 20.000       ; -0.056     ; 3.986      ;
; 15.990 ; niosSystemCamControl:niosSystemCamControl_inst|onchip_memory2_0:the_onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_94c1:auto_generated|ram_block1a9~porta_address_reg1   ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|av_ld_byte1_data[1] ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 20.000       ; -0.056     ; 3.986      ;
; 15.990 ; niosSystemCamControl:niosSystemCamControl_inst|onchip_memory2_0:the_onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_94c1:auto_generated|ram_block1a9~porta_address_reg2   ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|av_ld_byte1_data[1] ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 20.000       ; -0.056     ; 3.986      ;
; 15.990 ; niosSystemCamControl:niosSystemCamControl_inst|onchip_memory2_0:the_onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_94c1:auto_generated|ram_block1a9~porta_address_reg3   ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|av_ld_byte1_data[1] ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 20.000       ; -0.056     ; 3.986      ;
; 15.990 ; niosSystemCamControl:niosSystemCamControl_inst|onchip_memory2_0:the_onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_94c1:auto_generated|ram_block1a9~porta_address_reg4   ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|av_ld_byte1_data[1] ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 20.000       ; -0.056     ; 3.986      ;
; 15.990 ; niosSystemCamControl:niosSystemCamControl_inst|onchip_memory2_0:the_onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_94c1:auto_generated|ram_block1a9~porta_address_reg5   ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|av_ld_byte1_data[1] ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 20.000       ; -0.056     ; 3.986      ;
; 15.990 ; niosSystemCamControl:niosSystemCamControl_inst|onchip_memory2_0:the_onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_94c1:auto_generated|ram_block1a9~porta_address_reg6   ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|av_ld_byte1_data[1] ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 20.000       ; -0.056     ; 3.986      ;
; 15.990 ; niosSystemCamControl:niosSystemCamControl_inst|onchip_memory2_0:the_onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_94c1:auto_generated|ram_block1a9~porta_address_reg7   ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|av_ld_byte1_data[1] ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 20.000       ; -0.056     ; 3.986      ;
; 15.990 ; niosSystemCamControl:niosSystemCamControl_inst|onchip_memory2_0:the_onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_94c1:auto_generated|ram_block1a9~porta_address_reg8   ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|av_ld_byte1_data[1] ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 20.000       ; -0.056     ; 3.986      ;
; 15.990 ; niosSystemCamControl:niosSystemCamControl_inst|onchip_memory2_0:the_onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_94c1:auto_generated|ram_block1a9~porta_address_reg9   ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|av_ld_byte1_data[1] ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 20.000       ; -0.056     ; 3.986      ;
; 15.990 ; niosSystemCamControl:niosSystemCamControl_inst|onchip_memory2_0:the_onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_94c1:auto_generated|ram_block1a9~porta_address_reg10  ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|av_ld_byte1_data[1] ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 20.000       ; -0.056     ; 3.986      ;
; 15.990 ; niosSystemCamControl:niosSystemCamControl_inst|onchip_memory2_0:the_onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_94c1:auto_generated|ram_block1a9~porta_address_reg11  ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|av_ld_byte1_data[1] ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 20.000       ; -0.056     ; 3.986      ;
; 15.999 ; niosSystemCamControl:niosSystemCamControl_inst|onchip_memory2_0:the_onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_94c1:auto_generated|ram_block1a17~porta_we_reg        ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|av_ld_byte2_data[1] ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 20.000       ; -0.092     ; 3.941      ;
; 15.999 ; niosSystemCamControl:niosSystemCamControl_inst|onchip_memory2_0:the_onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_94c1:auto_generated|ram_block1a17~porta_address_reg0  ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|av_ld_byte2_data[1] ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 20.000       ; -0.092     ; 3.941      ;
; 15.999 ; niosSystemCamControl:niosSystemCamControl_inst|onchip_memory2_0:the_onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_94c1:auto_generated|ram_block1a17~porta_address_reg1  ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|av_ld_byte2_data[1] ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 20.000       ; -0.092     ; 3.941      ;
; 15.999 ; niosSystemCamControl:niosSystemCamControl_inst|onchip_memory2_0:the_onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_94c1:auto_generated|ram_block1a17~porta_address_reg2  ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|av_ld_byte2_data[1] ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 20.000       ; -0.092     ; 3.941      ;
; 15.999 ; niosSystemCamControl:niosSystemCamControl_inst|onchip_memory2_0:the_onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_94c1:auto_generated|ram_block1a17~porta_address_reg3  ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|av_ld_byte2_data[1] ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 20.000       ; -0.092     ; 3.941      ;
; 15.999 ; niosSystemCamControl:niosSystemCamControl_inst|onchip_memory2_0:the_onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_94c1:auto_generated|ram_block1a17~porta_address_reg4  ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|av_ld_byte2_data[1] ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 20.000       ; -0.092     ; 3.941      ;
; 15.999 ; niosSystemCamControl:niosSystemCamControl_inst|onchip_memory2_0:the_onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_94c1:auto_generated|ram_block1a17~porta_address_reg5  ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|av_ld_byte2_data[1] ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 20.000       ; -0.092     ; 3.941      ;
; 15.999 ; niosSystemCamControl:niosSystemCamControl_inst|onchip_memory2_0:the_onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_94c1:auto_generated|ram_block1a17~porta_address_reg6  ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|av_ld_byte2_data[1] ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 20.000       ; -0.092     ; 3.941      ;
; 15.999 ; niosSystemCamControl:niosSystemCamControl_inst|onchip_memory2_0:the_onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_94c1:auto_generated|ram_block1a17~porta_address_reg7  ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|av_ld_byte2_data[1] ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 20.000       ; -0.092     ; 3.941      ;
; 15.999 ; niosSystemCamControl:niosSystemCamControl_inst|onchip_memory2_0:the_onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_94c1:auto_generated|ram_block1a17~porta_address_reg8  ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|av_ld_byte2_data[1] ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 20.000       ; -0.092     ; 3.941      ;
; 15.999 ; niosSystemCamControl:niosSystemCamControl_inst|onchip_memory2_0:the_onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_94c1:auto_generated|ram_block1a17~porta_address_reg9  ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|av_ld_byte2_data[1] ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 20.000       ; -0.092     ; 3.941      ;
; 15.999 ; niosSystemCamControl:niosSystemCamControl_inst|onchip_memory2_0:the_onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_94c1:auto_generated|ram_block1a17~porta_address_reg10 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|av_ld_byte2_data[1] ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 20.000       ; -0.092     ; 3.941      ;
; 15.999 ; niosSystemCamControl:niosSystemCamControl_inst|onchip_memory2_0:the_onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_94c1:auto_generated|ram_block1a17~porta_address_reg11 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|av_ld_byte2_data[1] ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 20.000       ; -0.092     ; 3.941      ;
; 16.074 ; niosSystemCamControl:niosSystemCamControl_inst|onchip_memory2_0:the_onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_94c1:auto_generated|ram_block1a16~porta_we_reg        ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|av_ld_byte2_data[0] ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 20.000       ; -0.105     ; 3.853      ;
; 16.074 ; niosSystemCamControl:niosSystemCamControl_inst|onchip_memory2_0:the_onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_94c1:auto_generated|ram_block1a16~porta_address_reg0  ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|av_ld_byte2_data[0] ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 20.000       ; -0.105     ; 3.853      ;
; 16.074 ; niosSystemCamControl:niosSystemCamControl_inst|onchip_memory2_0:the_onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_94c1:auto_generated|ram_block1a16~porta_address_reg1  ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|av_ld_byte2_data[0] ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 20.000       ; -0.105     ; 3.853      ;
; 16.074 ; niosSystemCamControl:niosSystemCamControl_inst|onchip_memory2_0:the_onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_94c1:auto_generated|ram_block1a16~porta_address_reg2  ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|av_ld_byte2_data[0] ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 20.000       ; -0.105     ; 3.853      ;
; 16.074 ; niosSystemCamControl:niosSystemCamControl_inst|onchip_memory2_0:the_onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_94c1:auto_generated|ram_block1a16~porta_address_reg3  ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|av_ld_byte2_data[0] ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 20.000       ; -0.105     ; 3.853      ;
; 16.074 ; niosSystemCamControl:niosSystemCamControl_inst|onchip_memory2_0:the_onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_94c1:auto_generated|ram_block1a16~porta_address_reg4  ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|av_ld_byte2_data[0] ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 20.000       ; -0.105     ; 3.853      ;
; 16.074 ; niosSystemCamControl:niosSystemCamControl_inst|onchip_memory2_0:the_onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_94c1:auto_generated|ram_block1a16~porta_address_reg5  ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|av_ld_byte2_data[0] ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 20.000       ; -0.105     ; 3.853      ;
; 16.074 ; niosSystemCamControl:niosSystemCamControl_inst|onchip_memory2_0:the_onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_94c1:auto_generated|ram_block1a16~porta_address_reg6  ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|av_ld_byte2_data[0] ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 20.000       ; -0.105     ; 3.853      ;
; 16.074 ; niosSystemCamControl:niosSystemCamControl_inst|onchip_memory2_0:the_onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_94c1:auto_generated|ram_block1a16~porta_address_reg7  ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|av_ld_byte2_data[0] ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 20.000       ; -0.105     ; 3.853      ;
; 16.074 ; niosSystemCamControl:niosSystemCamControl_inst|onchip_memory2_0:the_onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_94c1:auto_generated|ram_block1a16~porta_address_reg8  ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|av_ld_byte2_data[0] ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 20.000       ; -0.105     ; 3.853      ;
; 16.074 ; niosSystemCamControl:niosSystemCamControl_inst|onchip_memory2_0:the_onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_94c1:auto_generated|ram_block1a16~porta_address_reg9  ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|av_ld_byte2_data[0] ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 20.000       ; -0.105     ; 3.853      ;
; 16.074 ; niosSystemCamControl:niosSystemCamControl_inst|onchip_memory2_0:the_onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_94c1:auto_generated|ram_block1a16~porta_address_reg10 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|av_ld_byte2_data[0] ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 20.000       ; -0.105     ; 3.853      ;
; 16.074 ; niosSystemCamControl:niosSystemCamControl_inst|onchip_memory2_0:the_onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_94c1:auto_generated|ram_block1a16~porta_address_reg11 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|av_ld_byte2_data[0] ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 20.000       ; -0.105     ; 3.853      ;
; 16.103 ; niosSystemCamControl:niosSystemCamControl_inst|onchip_memory2_0:the_onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_94c1:auto_generated|ram_block1a13~porta_we_reg        ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|av_ld_byte1_data[5] ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 20.000       ; -0.094     ; 3.835      ;
; 16.103 ; niosSystemCamControl:niosSystemCamControl_inst|onchip_memory2_0:the_onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_94c1:auto_generated|ram_block1a13~porta_address_reg0  ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|av_ld_byte1_data[5] ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 20.000       ; -0.094     ; 3.835      ;
; 16.103 ; niosSystemCamControl:niosSystemCamControl_inst|onchip_memory2_0:the_onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_94c1:auto_generated|ram_block1a13~porta_address_reg1  ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|av_ld_byte1_data[5] ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 20.000       ; -0.094     ; 3.835      ;
; 16.103 ; niosSystemCamControl:niosSystemCamControl_inst|onchip_memory2_0:the_onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_94c1:auto_generated|ram_block1a13~porta_address_reg2  ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|av_ld_byte1_data[5] ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 20.000       ; -0.094     ; 3.835      ;
; 16.103 ; niosSystemCamControl:niosSystemCamControl_inst|onchip_memory2_0:the_onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_94c1:auto_generated|ram_block1a13~porta_address_reg3  ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|av_ld_byte1_data[5] ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 20.000       ; -0.094     ; 3.835      ;
; 16.103 ; niosSystemCamControl:niosSystemCamControl_inst|onchip_memory2_0:the_onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_94c1:auto_generated|ram_block1a13~porta_address_reg4  ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|av_ld_byte1_data[5] ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 20.000       ; -0.094     ; 3.835      ;
; 16.103 ; niosSystemCamControl:niosSystemCamControl_inst|onchip_memory2_0:the_onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_94c1:auto_generated|ram_block1a13~porta_address_reg5  ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|av_ld_byte1_data[5] ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 20.000       ; -0.094     ; 3.835      ;
; 16.103 ; niosSystemCamControl:niosSystemCamControl_inst|onchip_memory2_0:the_onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_94c1:auto_generated|ram_block1a13~porta_address_reg6  ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|av_ld_byte1_data[5] ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 20.000       ; -0.094     ; 3.835      ;
; 16.103 ; niosSystemCamControl:niosSystemCamControl_inst|onchip_memory2_0:the_onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_94c1:auto_generated|ram_block1a13~porta_address_reg7  ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|av_ld_byte1_data[5] ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 20.000       ; -0.094     ; 3.835      ;
; 16.103 ; niosSystemCamControl:niosSystemCamControl_inst|onchip_memory2_0:the_onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_94c1:auto_generated|ram_block1a13~porta_address_reg8  ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|av_ld_byte1_data[5] ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 20.000       ; -0.094     ; 3.835      ;
; 16.103 ; niosSystemCamControl:niosSystemCamControl_inst|onchip_memory2_0:the_onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_94c1:auto_generated|ram_block1a13~porta_address_reg9  ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|av_ld_byte1_data[5] ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 20.000       ; -0.094     ; 3.835      ;
; 16.103 ; niosSystemCamControl:niosSystemCamControl_inst|onchip_memory2_0:the_onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_94c1:auto_generated|ram_block1a13~porta_address_reg10 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|av_ld_byte1_data[5] ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 20.000       ; -0.094     ; 3.835      ;
; 16.103 ; niosSystemCamControl:niosSystemCamControl_inst|onchip_memory2_0:the_onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_94c1:auto_generated|ram_block1a13~porta_address_reg11 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|av_ld_byte1_data[5] ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 20.000       ; -0.094     ; 3.835      ;
; 16.117 ; niosSystemCamControl:niosSystemCamControl_inst|onchip_memory2_0:the_onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_94c1:auto_generated|ram_block1a10~porta_we_reg        ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|av_ld_byte1_data[2] ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 20.000       ; -0.076     ; 3.839      ;
; 16.117 ; niosSystemCamControl:niosSystemCamControl_inst|onchip_memory2_0:the_onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_94c1:auto_generated|ram_block1a10~porta_address_reg0  ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|av_ld_byte1_data[2] ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 20.000       ; -0.076     ; 3.839      ;
; 16.117 ; niosSystemCamControl:niosSystemCamControl_inst|onchip_memory2_0:the_onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_94c1:auto_generated|ram_block1a10~porta_address_reg1  ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|av_ld_byte1_data[2] ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 20.000       ; -0.076     ; 3.839      ;
; 16.117 ; niosSystemCamControl:niosSystemCamControl_inst|onchip_memory2_0:the_onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_94c1:auto_generated|ram_block1a10~porta_address_reg2  ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|av_ld_byte1_data[2] ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 20.000       ; -0.076     ; 3.839      ;
; 16.117 ; niosSystemCamControl:niosSystemCamControl_inst|onchip_memory2_0:the_onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_94c1:auto_generated|ram_block1a10~porta_address_reg3  ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|av_ld_byte1_data[2] ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 20.000       ; -0.076     ; 3.839      ;
; 16.117 ; niosSystemCamControl:niosSystemCamControl_inst|onchip_memory2_0:the_onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_94c1:auto_generated|ram_block1a10~porta_address_reg4  ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|av_ld_byte1_data[2] ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 20.000       ; -0.076     ; 3.839      ;
; 16.117 ; niosSystemCamControl:niosSystemCamControl_inst|onchip_memory2_0:the_onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_94c1:auto_generated|ram_block1a10~porta_address_reg5  ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|av_ld_byte1_data[2] ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 20.000       ; -0.076     ; 3.839      ;
; 16.117 ; niosSystemCamControl:niosSystemCamControl_inst|onchip_memory2_0:the_onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_94c1:auto_generated|ram_block1a10~porta_address_reg6  ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|av_ld_byte1_data[2] ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 20.000       ; -0.076     ; 3.839      ;
; 16.117 ; niosSystemCamControl:niosSystemCamControl_inst|onchip_memory2_0:the_onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_94c1:auto_generated|ram_block1a10~porta_address_reg7  ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|av_ld_byte1_data[2] ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 20.000       ; -0.076     ; 3.839      ;
; 16.117 ; niosSystemCamControl:niosSystemCamControl_inst|onchip_memory2_0:the_onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_94c1:auto_generated|ram_block1a10~porta_address_reg8  ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|av_ld_byte1_data[2] ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 20.000       ; -0.076     ; 3.839      ;
; 16.117 ; niosSystemCamControl:niosSystemCamControl_inst|onchip_memory2_0:the_onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_94c1:auto_generated|ram_block1a10~porta_address_reg9  ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|av_ld_byte1_data[2] ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 20.000       ; -0.076     ; 3.839      ;
; 16.117 ; niosSystemCamControl:niosSystemCamControl_inst|onchip_memory2_0:the_onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_94c1:auto_generated|ram_block1a10~porta_address_reg10 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|av_ld_byte1_data[2] ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 20.000       ; -0.076     ; 3.839      ;
; 16.117 ; niosSystemCamControl:niosSystemCamControl_inst|onchip_memory2_0:the_onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_94c1:auto_generated|ram_block1a10~porta_address_reg11 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|av_ld_byte1_data[2] ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 20.000       ; -0.076     ; 3.839      ;
; 16.134 ; niosSystemCamControl:niosSystemCamControl_inst|onchip_memory2_0:the_onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_94c1:auto_generated|ram_block1a25~porta_we_reg        ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|av_ld_byte3_data[1] ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 20.000       ; -0.077     ; 3.821      ;
; 16.134 ; niosSystemCamControl:niosSystemCamControl_inst|onchip_memory2_0:the_onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_94c1:auto_generated|ram_block1a25~porta_address_reg0  ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|av_ld_byte3_data[1] ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 20.000       ; -0.077     ; 3.821      ;
; 16.134 ; niosSystemCamControl:niosSystemCamControl_inst|onchip_memory2_0:the_onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_94c1:auto_generated|ram_block1a25~porta_address_reg1  ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|av_ld_byte3_data[1] ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 20.000       ; -0.077     ; 3.821      ;
; 16.134 ; niosSystemCamControl:niosSystemCamControl_inst|onchip_memory2_0:the_onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_94c1:auto_generated|ram_block1a25~porta_address_reg2  ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|av_ld_byte3_data[1] ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 20.000       ; -0.077     ; 3.821      ;
; 16.134 ; niosSystemCamControl:niosSystemCamControl_inst|onchip_memory2_0:the_onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_94c1:auto_generated|ram_block1a25~porta_address_reg3  ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|av_ld_byte3_data[1] ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 20.000       ; -0.077     ; 3.821      ;
; 16.134 ; niosSystemCamControl:niosSystemCamControl_inst|onchip_memory2_0:the_onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_94c1:auto_generated|ram_block1a25~porta_address_reg4  ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|av_ld_byte3_data[1] ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 20.000       ; -0.077     ; 3.821      ;
; 16.134 ; niosSystemCamControl:niosSystemCamControl_inst|onchip_memory2_0:the_onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_94c1:auto_generated|ram_block1a25~porta_address_reg5  ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|av_ld_byte3_data[1] ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 20.000       ; -0.077     ; 3.821      ;
; 16.134 ; niosSystemCamControl:niosSystemCamControl_inst|onchip_memory2_0:the_onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_94c1:auto_generated|ram_block1a25~porta_address_reg6  ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|av_ld_byte3_data[1] ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 20.000       ; -0.077     ; 3.821      ;
; 16.134 ; niosSystemCamControl:niosSystemCamControl_inst|onchip_memory2_0:the_onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_94c1:auto_generated|ram_block1a25~porta_address_reg7  ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|av_ld_byte3_data[1] ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 20.000       ; -0.077     ; 3.821      ;
; 16.134 ; niosSystemCamControl:niosSystemCamControl_inst|onchip_memory2_0:the_onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_94c1:auto_generated|ram_block1a25~porta_address_reg8  ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|av_ld_byte3_data[1] ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 20.000       ; -0.077     ; 3.821      ;
; 16.134 ; niosSystemCamControl:niosSystemCamControl_inst|onchip_memory2_0:the_onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_94c1:auto_generated|ram_block1a25~porta_address_reg9  ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|av_ld_byte3_data[1] ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 20.000       ; -0.077     ; 3.821      ;
; 16.134 ; niosSystemCamControl:niosSystemCamControl_inst|onchip_memory2_0:the_onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_94c1:auto_generated|ram_block1a25~porta_address_reg10 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|av_ld_byte3_data[1] ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 20.000       ; -0.077     ; 3.821      ;
; 16.134 ; niosSystemCamControl:niosSystemCamControl_inst|onchip_memory2_0:the_onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_94c1:auto_generated|ram_block1a25~porta_address_reg11 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|av_ld_byte3_data[1] ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 20.000       ; -0.077     ; 3.821      ;
; 16.158 ; niosSystemCamControl:niosSystemCamControl_inst|onchip_memory2_0:the_onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_94c1:auto_generated|ram_block1a11~porta_we_reg        ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|av_ld_byte1_data[3] ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 20.000       ; -0.065     ; 3.809      ;
; 16.158 ; niosSystemCamControl:niosSystemCamControl_inst|onchip_memory2_0:the_onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_94c1:auto_generated|ram_block1a11~porta_address_reg0  ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|av_ld_byte1_data[3] ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 20.000       ; -0.065     ; 3.809      ;
; 16.158 ; niosSystemCamControl:niosSystemCamControl_inst|onchip_memory2_0:the_onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_94c1:auto_generated|ram_block1a11~porta_address_reg1  ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|av_ld_byte1_data[3] ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 20.000       ; -0.065     ; 3.809      ;
; 16.158 ; niosSystemCamControl:niosSystemCamControl_inst|onchip_memory2_0:the_onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_94c1:auto_generated|ram_block1a11~porta_address_reg2  ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|av_ld_byte1_data[3] ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 20.000       ; -0.065     ; 3.809      ;
; 16.158 ; niosSystemCamControl:niosSystemCamControl_inst|onchip_memory2_0:the_onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_94c1:auto_generated|ram_block1a11~porta_address_reg3  ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|av_ld_byte1_data[3] ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 20.000       ; -0.065     ; 3.809      ;
; 16.158 ; niosSystemCamControl:niosSystemCamControl_inst|onchip_memory2_0:the_onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_94c1:auto_generated|ram_block1a11~porta_address_reg4  ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|av_ld_byte1_data[3] ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 20.000       ; -0.065     ; 3.809      ;
; 16.158 ; niosSystemCamControl:niosSystemCamControl_inst|onchip_memory2_0:the_onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_94c1:auto_generated|ram_block1a11~porta_address_reg5  ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|av_ld_byte1_data[3] ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 20.000       ; -0.065     ; 3.809      ;
; 16.158 ; niosSystemCamControl:niosSystemCamControl_inst|onchip_memory2_0:the_onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_94c1:auto_generated|ram_block1a11~porta_address_reg6  ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|av_ld_byte1_data[3] ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 20.000       ; -0.065     ; 3.809      ;
; 16.158 ; niosSystemCamControl:niosSystemCamControl_inst|onchip_memory2_0:the_onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_94c1:auto_generated|ram_block1a11~porta_address_reg7  ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|av_ld_byte1_data[3] ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 20.000       ; -0.065     ; 3.809      ;
+--------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------+----------------------------------+----------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Hold: 'unew|altpll_component|pll|clk[1]'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------+----------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                 ; To Node                                                                                                                                                                                                                   ; Launch Clock                     ; Latch Clock                      ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------+----------------------------------+--------------+------------+------------+
; 0.215 ; niosSystemCamControl:niosSystemCamControl_inst|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|t_ena~reg0                                                                                     ; niosSystemCamControl:niosSystemCamControl_inst|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|t_ena~reg0                                                                                     ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Reset_Delay:u2|oRST_2                                                                                                                                                                                                     ; Reset_Delay:u2|oRST_2                                                                                                                                                                                                     ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Reset_Delay:u2|Cont[0]                                                                                                                                                                                                    ; Reset_Delay:u2|Cont[0]                                                                                                                                                                                                    ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|i_read                                                                                                                                                     ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|i_read                                                                                                                                                     ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|av_ld_byte0_data[0]                                                                                                                                        ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|av_ld_byte0_data[0]                                                                                                                                        ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|av_ld_byte0_data[1]                                                                                                                                        ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|av_ld_byte0_data[1]                                                                                                                                        ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|av_ld_byte0_data[2]                                                                                                                                        ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|av_ld_byte0_data[2]                                                                                                                                        ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|av_ld_byte0_data[3]                                                                                                                                        ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|av_ld_byte0_data[3]                                                                                                                                        ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|av_ld_byte0_data[4]                                                                                                                                        ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|av_ld_byte0_data[4]                                                                                                                                        ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|av_ld_byte0_data[5]                                                                                                                                        ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|av_ld_byte0_data[5]                                                                                                                                        ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|av_ld_byte0_data[6]                                                                                                                                        ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|av_ld_byte0_data[6]                                                                                                                                        ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|av_ld_byte0_data[7]                                                                                                                                        ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|av_ld_byte0_data[7]                                                                                                                                        ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|wait_for_one_post_bret_inst                                                                                                                                ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|wait_for_one_post_bret_inst                                                                                                                                ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|hbreak_enabled                                                                                                                                             ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|hbreak_enabled                                                                                                                                             ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|F_pc[0]                                                                                                                                                    ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|F_pc[0]                                                                                                                                                    ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_ocimem:the_cpu_0_nios2_ocimem|MonWr                                                                        ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_ocimem:the_cpu_0_nios2_ocimem|MonWr                                                                        ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_ocimem:the_cpu_0_nios2_ocimem|MonAReg[2]                                                                   ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_ocimem:the_cpu_0_nios2_ocimem|MonAReg[2]                                                                   ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|cpu_0_test_bench:the_cpu_0_test_bench|d_write                                                                                                              ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|cpu_0_test_bench:the_cpu_0_test_bench|d_write                                                                                                              ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; niosSystemCamControl:niosSystemCamControl_inst|sram_16bit_512k_0_avalon_slave_0_arbitrator:the_sram_16bit_512k_0_avalon_slave_0|last_cycle_cpu_0_data_master_granted_slave_sram_16bit_512k_0_avalon_slave_0               ; niosSystemCamControl:niosSystemCamControl_inst|sram_16bit_512k_0_avalon_slave_0_arbitrator:the_sram_16bit_512k_0_avalon_slave_0|last_cycle_cpu_0_data_master_granted_slave_sram_16bit_512k_0_avalon_slave_0               ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; niosSystemCamControl:niosSystemCamControl_inst|sram_16bit_512k_0_avalon_slave_0_arbitrator:the_sram_16bit_512k_0_avalon_slave_0|sram_16bit_512k_0_avalon_slave_0_slavearbiterlockenable                                   ; niosSystemCamControl:niosSystemCamControl_inst|sram_16bit_512k_0_avalon_slave_0_arbitrator:the_sram_16bit_512k_0_avalon_slave_0|sram_16bit_512k_0_avalon_slave_0_slavearbiterlockenable                                   ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; niosSystemCamControl:niosSystemCamControl_inst|sram_16bit_512k_0_avalon_slave_0_arbitrator:the_sram_16bit_512k_0_avalon_slave_0|sram_16bit_512k_0_avalon_slave_0_arb_addend[0]                                            ; niosSystemCamControl:niosSystemCamControl_inst|sram_16bit_512k_0_avalon_slave_0_arbitrator:the_sram_16bit_512k_0_avalon_slave_0|sram_16bit_512k_0_avalon_slave_0_arb_addend[0]                                            ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; niosSystemCamControl:niosSystemCamControl_inst|sram_16bit_512k_0_avalon_slave_0_arbitrator:the_sram_16bit_512k_0_avalon_slave_0|sram_16bit_512k_0_avalon_slave_0_arb_addend[1]                                            ; niosSystemCamControl:niosSystemCamControl_inst|sram_16bit_512k_0_avalon_slave_0_arbitrator:the_sram_16bit_512k_0_avalon_slave_0|sram_16bit_512k_0_avalon_slave_0_arb_addend[1]                                            ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|hbreak_pending                                                                                                                                             ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|hbreak_pending                                                                                                                                             ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|av_ld_align_cycle[1]                                                                                                                                       ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|av_ld_align_cycle[1]                                                                                                                                       ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_debug:the_cpu_0_nios2_oci_debug|monitor_error                                                          ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_debug:the_cpu_0_nios2_oci_debug|monitor_error                                                          ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_debug:the_cpu_0_nios2_oci_debug|monitor_go                                                             ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_debug:the_cpu_0_nios2_oci_debug|monitor_go                                                             ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_instruction_master_arbitrator:the_cpu_0_instruction_master|cpu_0_instruction_master_dbs_address[1]                                                                   ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_instruction_master_arbitrator:the_cpu_0_instruction_master|cpu_0_instruction_master_dbs_address[1]                                                                   ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|d_read                                                                                                                                                     ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|d_read                                                                                                                                                     ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; niosSystemCamControl:niosSystemCamControl_inst|onchip_memory2_0_s1_arbitrator:the_onchip_memory2_0_s1|onchip_memory2_0_s1_arb_addend[1]                                                                                   ; niosSystemCamControl:niosSystemCamControl_inst|onchip_memory2_0_s1_arbitrator:the_onchip_memory2_0_s1|onchip_memory2_0_s1_arb_addend[1]                                                                                   ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; niosSystemCamControl:niosSystemCamControl_inst|timer_0:the_timer_0|timeout_occurred                                                                                                                                       ; niosSystemCamControl:niosSystemCamControl_inst|timer_0:the_timer_0|timeout_occurred                                                                                                                                       ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_avalon_reg:the_cpu_0_nios2_avalon_reg|oci_single_step_mode                                                 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_avalon_reg:the_cpu_0_nios2_avalon_reg|oci_single_step_mode                                                 ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|av_ld_align_cycle[0]                                                                                                                                       ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|av_ld_align_cycle[0]                                                                                                                                       ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|av_ld_waiting_for_data                                                                                                                                     ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|av_ld_waiting_for_data                                                                                                                                     ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_debug:the_cpu_0_nios2_oci_debug|monitor_ready                                                          ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_debug:the_cpu_0_nios2_oci_debug|monitor_ready                                                          ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_jtag_debug_module_arbitrator:the_cpu_0_jtag_debug_module|cpu_0_jtag_debug_module_saved_chosen_master_vector[0]                                                       ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_jtag_debug_module_arbitrator:the_cpu_0_jtag_debug_module|cpu_0_jtag_debug_module_saved_chosen_master_vector[0]                                                       ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; niosSystemCamControl:niosSystemCamControl_inst|sram_16bit_512k_0_avalon_slave_0_arbitrator:the_sram_16bit_512k_0_avalon_slave_0|last_cycle_cpu_0_instruction_master_granted_slave_sram_16bit_512k_0_avalon_slave_0        ; niosSystemCamControl:niosSystemCamControl_inst|sram_16bit_512k_0_avalon_slave_0_arbitrator:the_sram_16bit_512k_0_avalon_slave_0|last_cycle_cpu_0_instruction_master_granted_slave_sram_16bit_512k_0_avalon_slave_0        ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; niosSystemCamControl:niosSystemCamControl_inst|jtag_uart_0:the_jtag_uart_0|pause_irq                                                                                                                                      ; niosSystemCamControl:niosSystemCamControl_inst|jtag_uart_0:the_jtag_uart_0|pause_irq                                                                                                                                      ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_debug:the_cpu_0_nios2_oci_debug|probepresent                                                           ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_debug:the_cpu_0_nios2_oci_debug|probepresent                                                           ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_data_master_arbitrator:the_cpu_0_data_master|cpu_0_data_master_dbs_address[1]                                                                                        ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_data_master_arbitrator:the_cpu_0_data_master|cpu_0_data_master_dbs_address[1]                                                                                        ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_ocimem:the_cpu_0_nios2_ocimem|MonRd                                                                        ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_ocimem:the_cpu_0_nios2_ocimem|MonRd                                                                        ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; niosSystemCamControl:niosSystemCamControl_inst|jtag_uart_0:the_jtag_uart_0|av_waitrequest                                                                                                                                 ; niosSystemCamControl:niosSystemCamControl_inst|jtag_uart_0:the_jtag_uart_0|av_waitrequest                                                                                                                                 ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; niosSystemCamControl:niosSystemCamControl_inst|sram_16bit_512k_0_avalon_slave_0_arbitrator:the_sram_16bit_512k_0_avalon_slave_0|sram_16bit_512k_0_avalon_slave_0_reg_firsttransfer                                        ; niosSystemCamControl:niosSystemCamControl_inst|sram_16bit_512k_0_avalon_slave_0_arbitrator:the_sram_16bit_512k_0_avalon_slave_0|sram_16bit_512k_0_avalon_slave_0_reg_firsttransfer                                        ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0_s1_arbitrator:the_sdram_0_s1|sdram_0_s1_slavearbiterlockenable                                                                                                     ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0_s1_arbitrator:the_sdram_0_s1|sdram_0_s1_slavearbiterlockenable                                                                                                     ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0_s1_arbitrator:the_sdram_0_s1|last_cycle_cpu_0_data_master_granted_slave_sdram_0_s1                                                                                 ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0_s1_arbitrator:the_sdram_0_s1|last_cycle_cpu_0_data_master_granted_slave_sdram_0_s1                                                                                 ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0:the_sdram_0|active_data[12]                                                                                                                                        ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0:the_sdram_0|active_data[12]                                                                                                                                        ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0_s1_arbitrator:the_sdram_0_s1|sdram_0_s1_arb_addend[0]                                                                                                              ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0_s1_arbitrator:the_sdram_0_s1|sdram_0_s1_arb_addend[0]                                                                                                              ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0_s1_arbitrator:the_sdram_0_s1|sdram_0_s1_arb_addend[1]                                                                                                              ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0_s1_arbitrator:the_sdram_0_s1|sdram_0_s1_arb_addend[1]                                                                                                              ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0:the_sdram_0|sdram_0_input_efifo_module:the_sdram_0_input_efifo_module|entries[1]                                                                                   ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0:the_sdram_0|sdram_0_input_efifo_module:the_sdram_0_input_efifo_module|entries[1]                                                                                   ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0:the_sdram_0|sdram_0_input_efifo_module:the_sdram_0_input_efifo_module|entries[0]                                                                                   ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0:the_sdram_0|sdram_0_input_efifo_module:the_sdram_0_input_efifo_module|entries[0]                                                                                   ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; niosSystemCamControl:niosSystemCamControl_inst|jtag_uart_0:the_jtag_uart_0|jtag_uart_0_scfifo_w:the_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|a_fefifo_7cf:fifo_state|b_full      ; niosSystemCamControl:niosSystemCamControl_inst|jtag_uart_0:the_jtag_uart_0|jtag_uart_0_scfifo_w:the_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|a_fefifo_7cf:fifo_state|b_full      ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; niosSystemCamControl:niosSystemCamControl_inst|jtag_uart_0:the_jtag_uart_0|jtag_uart_0_scfifo_r:the_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|a_fefifo_7cf:fifo_state|b_non_empty ; niosSystemCamControl:niosSystemCamControl_inst|jtag_uart_0:the_jtag_uart_0|jtag_uart_0_scfifo_r:the_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|a_fefifo_7cf:fifo_state|b_non_empty ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_break:the_cpu_0_nios2_oci_break|break_readreg[21]                                                      ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_break:the_cpu_0_nios2_oci_break|break_readreg[21]                                                      ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0:the_sdram_0|active_data[0]                                                                                                                                         ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0:the_sdram_0|active_data[0]                                                                                                                                         ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0:the_sdram_0|active_data[5]                                                                                                                                         ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0:the_sdram_0|active_data[5]                                                                                                                                         ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Reset_Delay:u2|oRST_0                                                                                                                                                                                                     ; Reset_Delay:u2|oRST_0                                                                                                                                                                                                     ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; niosSystemCamControl:niosSystemCamControl_inst|procHasControl:the_procHasControl|data_out                                                                                                                                 ; niosSystemCamControl:niosSystemCamControl_inst|procHasControl:the_procHasControl|data_out                                                                                                                                 ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0:the_sdram_0|active_data[11]                                                                                                                                        ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0:the_sdram_0|active_data[11]                                                                                                                                        ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0:the_sdram_0|active_data[13]                                                                                                                                        ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0:the_sdram_0|active_data[13]                                                                                                                                        ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0:the_sdram_0|active_data[14]                                                                                                                                        ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0:the_sdram_0|active_data[14]                                                                                                                                        ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0:the_sdram_0|active_data[15]                                                                                                                                        ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0:the_sdram_0|active_data[15]                                                                                                                                        ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; niosSystemCamControl:niosSystemCamControl_inst|jtag_uart_0:the_jtag_uart_0|ac                                                                                                                                             ; niosSystemCamControl:niosSystemCamControl_inst|jtag_uart_0:the_jtag_uart_0|ac                                                                                                                                             ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; niosSystemCamControl:niosSystemCamControl_inst|jtag_uart_0:the_jtag_uart_0|woverflow                                                                                                                                      ; niosSystemCamControl:niosSystemCamControl_inst|jtag_uart_0:the_jtag_uart_0|woverflow                                                                                                                                      ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0_s1_arbitrator:the_sdram_0_s1|rdv_fifo_for_cpu_0_instruction_master_to_sdram_0_s1_module:rdv_fifo_for_cpu_0_instruction_master_to_sdram_0_s1|how_many_ones[0]       ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0_s1_arbitrator:the_sdram_0_s1|rdv_fifo_for_cpu_0_instruction_master_to_sdram_0_s1_module:rdv_fifo_for_cpu_0_instruction_master_to_sdram_0_s1|how_many_ones[0]       ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0_s1_arbitrator:the_sdram_0_s1|rdv_fifo_for_cpu_0_instruction_master_to_sdram_0_s1_module:rdv_fifo_for_cpu_0_instruction_master_to_sdram_0_s1|how_many_ones[2]       ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0_s1_arbitrator:the_sdram_0_s1|rdv_fifo_for_cpu_0_instruction_master_to_sdram_0_s1_module:rdv_fifo_for_cpu_0_instruction_master_to_sdram_0_s1|how_many_ones[2]       ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0_s1_arbitrator:the_sdram_0_s1|rdv_fifo_for_cpu_0_instruction_master_to_sdram_0_s1_module:rdv_fifo_for_cpu_0_instruction_master_to_sdram_0_s1|how_many_ones[3]       ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0_s1_arbitrator:the_sdram_0_s1|rdv_fifo_for_cpu_0_instruction_master_to_sdram_0_s1_module:rdv_fifo_for_cpu_0_instruction_master_to_sdram_0_s1|how_many_ones[3]       ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0_s1_arbitrator:the_sdram_0_s1|rdv_fifo_for_cpu_0_instruction_master_to_sdram_0_s1_module:rdv_fifo_for_cpu_0_instruction_master_to_sdram_0_s1|how_many_ones[1]       ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0_s1_arbitrator:the_sdram_0_s1|rdv_fifo_for_cpu_0_instruction_master_to_sdram_0_s1_module:rdv_fifo_for_cpu_0_instruction_master_to_sdram_0_s1|how_many_ones[1]       ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0_s1_arbitrator:the_sdram_0_s1|last_cycle_cpu_0_instruction_master_granted_slave_sdram_0_s1                                                                          ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0_s1_arbitrator:the_sdram_0_s1|last_cycle_cpu_0_instruction_master_granted_slave_sdram_0_s1                                                                          ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; niosSystemCamControl:niosSystemCamControl_inst|jtag_uart_0:the_jtag_uart_0|jtag_uart_0_scfifo_r:the_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|a_fefifo_7cf:fifo_state|b_full      ; niosSystemCamControl:niosSystemCamControl_inst|jtag_uart_0:the_jtag_uart_0|jtag_uart_0_scfifo_r:the_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|a_fefifo_7cf:fifo_state|b_full      ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_break:the_cpu_0_nios2_oci_break|break_readreg[22]                                                      ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_break:the_cpu_0_nios2_oci_break|break_readreg[22]                                                      ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0:the_sdram_0|active_data[6]                                                                                                                                         ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0:the_sdram_0|active_data[6]                                                                                                                                         ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0:the_sdram_0|active_data[7]                                                                                                                                         ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0:the_sdram_0|active_data[7]                                                                                                                                         ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0:the_sdram_0|active_data[8]                                                                                                                                         ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0:the_sdram_0|active_data[8]                                                                                                                                         ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0:the_sdram_0|active_data[9]                                                                                                                                         ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0:the_sdram_0|active_data[9]                                                                                                                                         ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0:the_sdram_0|active_data[10]                                                                                                                                        ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0:the_sdram_0|active_data[10]                                                                                                                                        ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0:the_sdram_0|active_addr[19]                                                                                                                                        ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0:the_sdram_0|active_addr[19]                                                                                                                                        ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0:the_sdram_0|active_addr[18]                                                                                                                                        ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0:the_sdram_0|active_addr[18]                                                                                                                                        ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0:the_sdram_0|active_addr[20]                                                                                                                                        ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0:the_sdram_0|active_addr[20]                                                                                                                                        ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0:the_sdram_0|active_cs_n                                                                                                                                            ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0:the_sdram_0|active_cs_n                                                                                                                                            ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0:the_sdram_0|active_addr[17]                                                                                                                                        ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0:the_sdram_0|active_addr[17]                                                                                                                                        ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0:the_sdram_0|active_addr[15]                                                                                                                                        ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0:the_sdram_0|active_addr[15]                                                                                                                                        ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0:the_sdram_0|active_addr[14]                                                                                                                                        ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0:the_sdram_0|active_addr[14]                                                                                                                                        ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0:the_sdram_0|sdram_0_input_efifo_module:the_sdram_0_input_efifo_module|rd_address                                                                                   ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0:the_sdram_0|sdram_0_input_efifo_module:the_sdram_0_input_efifo_module|rd_address                                                                                   ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0:the_sdram_0|active_addr[21]                                                                                                                                        ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0:the_sdram_0|active_addr[21]                                                                                                                                        ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0:the_sdram_0|active_addr[10]                                                                                                                                        ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0:the_sdram_0|active_addr[10]                                                                                                                                        ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0:the_sdram_0|active_addr[11]                                                                                                                                        ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0:the_sdram_0|active_addr[11]                                                                                                                                        ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0:the_sdram_0|active_addr[8]                                                                                                                                         ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0:the_sdram_0|active_addr[8]                                                                                                                                         ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0:the_sdram_0|active_rnw                                                                                                                                             ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0:the_sdram_0|active_rnw                                                                                                                                             ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0:the_sdram_0|m_next.000010000                                                                                                                                       ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0:the_sdram_0|m_next.000010000                                                                                                                                       ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0:the_sdram_0|m_count[1]                                                                                                                                             ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0:the_sdram_0|m_count[1]                                                                                                                                             ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0:the_sdram_0|refresh_request                                                                                                                                        ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0:the_sdram_0|refresh_request                                                                                                                                        ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; niosSystemCamControl:niosSystemCamControl_inst|jtag_uart_0:the_jtag_uart_0|rvalid                                                                                                                                         ; niosSystemCamControl:niosSystemCamControl_inst|jtag_uart_0:the_jtag_uart_0|rvalid                                                                                                                                         ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0:the_sdram_0|active_data[2]                                                                                                                                         ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0:the_sdram_0|active_data[2]                                                                                                                                         ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_break:the_cpu_0_nios2_oci_break|break_readreg[3]                                                       ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_break:the_cpu_0_nios2_oci_break|break_readreg[3]                                                       ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_break:the_cpu_0_nios2_oci_break|break_readreg[5]                                                       ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_break:the_cpu_0_nios2_oci_break|break_readreg[5]                                                       ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_break:the_cpu_0_nios2_oci_break|break_readreg[6]                                                       ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_break:the_cpu_0_nios2_oci_break|break_readreg[6]                                                       ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_break:the_cpu_0_nios2_oci_break|break_readreg[7]                                                       ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_break:the_cpu_0_nios2_oci_break|break_readreg[7]                                                       ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_break:the_cpu_0_nios2_oci_break|break_readreg[9]                                                       ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_break:the_cpu_0_nios2_oci_break|break_readreg[9]                                                       ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_break:the_cpu_0_nios2_oci_break|break_readreg[10]                                                      ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_break:the_cpu_0_nios2_oci_break|break_readreg[10]                                                      ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_break:the_cpu_0_nios2_oci_break|break_readreg[13]                                                      ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_break:the_cpu_0_nios2_oci_break|break_readreg[13]                                                      ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_break:the_cpu_0_nios2_oci_break|break_readreg[14]                                                      ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_break:the_cpu_0_nios2_oci_break|break_readreg[14]                                                      ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------+----------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Hold: 'unew|altpll_component|pll|clk[2]'                                                                                                                                                                                                                                                                                                                                                                                                                         ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------+----------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                    ; To Node                                                                                                                                                                               ; Launch Clock                     ; Latch Clock                      ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------+----------------------------------+--------------+------------+------------+
; 0.215 ; Sdram_Control_4Port:u7|command:command1|oe4                                                                                                                  ; Sdram_Control_4Port:u7|command:command1|oe4                                                                                                                                           ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Sdram_Control_4Port:u7|WR_MASK[0]                                                                                                                            ; Sdram_Control_4Port:u7|WR_MASK[0]                                                                                                                                                     ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[0]                    ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[0]                                             ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[1]                    ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[1]                                             ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[2]                    ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[2]                                             ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[3]                    ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[3]                                             ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[4]                    ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[4]                                             ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[5]                    ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[5]                                             ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[6]                    ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[6]                                             ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[7]                    ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[7]                                             ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[0]                    ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[0]                                             ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[1]                    ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[1]                                             ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[2]                    ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[2]                                             ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[3]                    ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[3]                                             ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[4]                    ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[4]                                             ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[5]                    ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[5]                                             ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[6]                    ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[6]                                             ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[7]                    ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[7]                                             ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Sdram_Control_4Port:u7|command:command1|do_precharge                                                                                                         ; Sdram_Control_4Port:u7|command:command1|do_precharge                                                                                                                                  ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Sdram_Control_4Port:u7|command:command1|do_writea                                                                                                            ; Sdram_Control_4Port:u7|command:command1|do_writea                                                                                                                                     ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[9]                    ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[9]                                             ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[8]                    ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[8]                                             ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Sdram_Control_4Port:u7|IN_REQ                                                                                                                                ; Sdram_Control_4Port:u7|IN_REQ                                                                                                                                                         ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[9]                    ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[9]                                             ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[8]                    ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[8]                                             ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Sdram_Control_4Port:u7|command:command1|do_reada                                                                                                             ; Sdram_Control_4Port:u7|command:command1|do_reada                                                                                                                                      ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Sdram_Control_4Port:u7|command:command1|do_refresh                                                                                                           ; Sdram_Control_4Port:u7|command:command1|do_refresh                                                                                                                                    ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Sdram_Control_4Port:u7|mWR_DONE                                                                                                                              ; Sdram_Control_4Port:u7|mWR_DONE                                                                                                                                                       ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Sdram_Control_4Port:u7|WR_MASK[1]                                                                                                                            ; Sdram_Control_4Port:u7|WR_MASK[1]                                                                                                                                                     ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Sdram_Control_4Port:u7|ST[0]                                                                                                                                 ; Sdram_Control_4Port:u7|ST[0]                                                                                                                                                          ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Sdram_Control_4Port:u7|Write                                                                                                                                 ; Sdram_Control_4Port:u7|Write                                                                                                                                                          ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Sdram_Control_4Port:u7|control_interface:control1|REF_REQ                                                                                                    ; Sdram_Control_4Port:u7|control_interface:control1|REF_REQ                                                                                                                             ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Sdram_Control_4Port:u7|ST[8]                                                                                                                                 ; Sdram_Control_4Port:u7|ST[8]                                                                                                                                                          ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Sdram_Control_4Port:u7|RD_MASK[0]                                                                                                                            ; Sdram_Control_4Port:u7|RD_MASK[0]                                                                                                                                                     ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Sdram_Control_4Port:u7|mWR                                                                                                                                   ; Sdram_Control_4Port:u7|mWR                                                                                                                                                            ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Sdram_Control_4Port:u7|CMD[1]                                                                                                                                ; Sdram_Control_4Port:u7|CMD[1]                                                                                                                                                         ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Sdram_Control_4Port:u7|CMD[0]                                                                                                                                ; Sdram_Control_4Port:u7|CMD[0]                                                                                                                                                         ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Sdram_Control_4Port:u7|control_interface:control1|CMD_ACK                                                                                                    ; Sdram_Control_4Port:u7|control_interface:control1|CMD_ACK                                                                                                                             ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Sdram_Control_4Port:u7|mRD_DONE                                                                                                                              ; Sdram_Control_4Port:u7|mRD_DONE                                                                                                                                                       ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Sdram_Control_4Port:u7|command:command1|REF_ACK                                                                                                              ; Sdram_Control_4Port:u7|command:command1|REF_ACK                                                                                                                                       ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Sdram_Control_4Port:u7|command:command1|rp_shift[0]                                                                                                          ; Sdram_Control_4Port:u7|command:command1|rp_shift[0]                                                                                                                                   ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[7]                     ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[7]                                              ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[9]                     ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[9]                                              ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Sdram_Control_4Port:u7|command:command1|do_load_mode                                                                                                         ; Sdram_Control_4Port:u7|command:command1|do_load_mode                                                                                                                                  ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Sdram_Control_4Port:u7|control_interface:control1|init_timer[0]                                                                                              ; Sdram_Control_4Port:u7|control_interface:control1|init_timer[0]                                                                                                                       ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Sdram_Control_4Port:u7|command:command1|ex_write                                                                                                             ; Sdram_Control_4Port:u7|command:command1|ex_write                                                                                                                                      ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Sdram_Control_4Port:u7|command:command1|ex_read                                                                                                              ; Sdram_Control_4Port:u7|command:command1|ex_read                                                                                                                                       ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[6]                     ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[6]                                              ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Sdram_Control_4Port:u7|command:command1|CM_ACK                                                                                                               ; Sdram_Control_4Port:u7|command:command1|CM_ACK                                                                                                                                        ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Sdram_Control_4Port:u7|Read                                                                                                                                  ; Sdram_Control_4Port:u7|Read                                                                                                                                                           ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Sdram_Control_4Port:u7|control_interface:control1|timer[0]                                                                                                   ; Sdram_Control_4Port:u7|control_interface:control1|timer[0]                                                                                                                            ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Sdram_Control_4Port:u7|command:command1|rp_shift[1]                                                                                                          ; Sdram_Control_4Port:u7|command:command1|rp_shift[1]                                                                                                                                   ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[5]                     ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[5]                                              ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[4]                     ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[4]                                              ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[3]                     ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[3]                                              ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[6]                     ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[6]                                              ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[0]                     ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[0]                                              ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[1]                     ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[1]                                              ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[2]                     ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[2]                                              ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Sdram_Control_4Port:u7|OUT_VALID                                                                                                                             ; Sdram_Control_4Port:u7|OUT_VALID                                                                                                                                                      ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Sdram_Control_4Port:u7|command:command1|rp_shift[2]                                                                                                          ; Sdram_Control_4Port:u7|command:command1|rp_shift[2]                                                                                                                                   ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[2]                     ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[2]                                              ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[0]                     ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[0]                                              ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[1]                     ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[1]                                              ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Sdram_Control_4Port:u7|command:command1|rp_shift[3]                                                                                                          ; Sdram_Control_4Port:u7|command:command1|rp_shift[3]                                                                                                                                   ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Sdram_Control_4Port:u7|rWR2_ADDR[8]                                                                                                                          ; Sdram_Control_4Port:u7|rWR2_ADDR[8]                                                                                                                                                   ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Sdram_Control_4Port:u7|rRD1_ADDR[8]                                                                                                                          ; Sdram_Control_4Port:u7|rRD1_ADDR[8]                                                                                                                                                   ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Sdram_Control_4Port:u7|rWR1_ADDR[8]                                                                                                                          ; Sdram_Control_4Port:u7|rWR1_ADDR[8]                                                                                                                                                   ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Sdram_Control_4Port:u7|rRD2_ADDR[8]                                                                                                                          ; Sdram_Control_4Port:u7|rRD2_ADDR[8]                                                                                                                                                   ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Sdram_Control_4Port:u7|rRD1_ADDR[18]                                                                                                                         ; Sdram_Control_4Port:u7|rRD1_ADDR[18]                                                                                                                                                  ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Sdram_Control_4Port:u7|rWR1_ADDR[18]                                                                                                                         ; Sdram_Control_4Port:u7|rWR1_ADDR[18]                                                                                                                                                  ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Sdram_Control_4Port:u7|command:command1|do_rw                                                                                                                ; Sdram_Control_4Port:u7|command:command1|do_rw                                                                                                                                         ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Sdram_Control_4Port:u7|command:command1|rw_flag                                                                                                              ; Sdram_Control_4Port:u7|command:command1|rw_flag                                                                                                                                       ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.367      ;
; 0.237 ; Sdram_Control_4Port:u7|control_interface:control1|SADDR[11]                                                                                                  ; Sdram_Control_4Port:u7|command:command1|SA[3]                                                                                                                                         ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.389      ;
; 0.238 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|sub_parity6a1                   ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|parity5                                                  ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.390      ;
; 0.238 ; Sdram_Control_4Port:u7|control_interface:control1|SADDR[14]                                                                                                  ; Sdram_Control_4Port:u7|command:command1|SA[6]                                                                                                                                         ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.390      ;
; 0.239 ; Sdram_Control_4Port:u7|control_interface:control1|SADDR[19]                                                                                                  ; Sdram_Control_4Port:u7|command:command1|SA[11]                                                                                                                                        ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.391      ;
; 0.239 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|parity5                         ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[0]                                             ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.391      ;
; 0.241 ; Sdram_Control_4Port:u7|control_interface:control1|SADDR[16]                                                                                                  ; Sdram_Control_4Port:u7|command:command1|SA[8]                                                                                                                                         ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.393      ;
; 0.243 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe24a[8]  ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|op_2~16_OTERM63                                                                       ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.395      ;
; 0.243 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe23a[5]  ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe24a[5]                           ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.395      ;
; 0.243 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|parity5                         ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[0]                                             ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.395      ;
; 0.245 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe19a[4] ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe20a[4]                          ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.397      ;
; 0.246 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|sub_parity12a0                    ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|parity11                                                   ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.398      ;
; 0.247 ; Sdram_Control_4Port:u7|control_interface:control1|init_timer[15]                                                                                             ; Sdram_Control_4Port:u7|control_interface:control1|init_timer[15]                                                                                                                      ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.399      ;
; 0.247 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[4]                    ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|sub_parity6a1                                            ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.399      ;
; 0.249 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe23a[1]  ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_gray2bin_kdb:ws_dgrp_gray2bin|xor0_OTERM91                                          ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.401      ;
; 0.250 ; Sdram_Control_4Port:u7|mDATAOUT[2]                                                                                                                           ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_datain_reg2 ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.068      ; 0.456      ;
; 0.250 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[2]                    ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[3]                                             ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.402      ;
; 0.250 ; Sdram_Control_4Port:u7|command:command1|do_reada                                                                                                             ; Sdram_Control_4Port:u7|command:command1|ex_read                                                                                                                                       ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.402      ;
; 0.251 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe23a[1]  ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe24a[1]                           ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.403      ;
; 0.251 ; Sdram_Control_4Port:u7|mDATAOUT[0]                                                                                                                           ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_datain_reg0 ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.068      ; 0.457      ;
; 0.251 ; Sdram_Control_4Port:u7|mDATAOUT[1]                                                                                                                           ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_datain_reg1 ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.068      ; 0.457      ;
; 0.251 ; Sdram_Control_4Port:u7|mDATAOUT[8]                                                                                                                           ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_datain_reg8 ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.068      ; 0.457      ;
; 0.251 ; Sdram_Control_4Port:u7|mDATAOUT[11]                                                                                                                          ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a9~portb_datain_reg2 ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.068      ; 0.457      ;
; 0.251 ; Sdram_Control_4Port:u7|mDATAOUT[12]                                                                                                                          ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a9~portb_datain_reg3 ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.068      ; 0.457      ;
; 0.251 ; Sdram_Control_4Port:u7|mDATAOUT[13]                                                                                                                          ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a9~portb_datain_reg4 ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.068      ; 0.457      ;
; 0.252 ; Sdram_Control_4Port:u7|mDATAOUT[14]                                                                                                                          ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a9~portb_datain_reg5 ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.068      ; 0.458      ;
; 0.253 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|sub_parity12a0                    ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|parity11                                                   ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.405      ;
; 0.254 ; Sdram_Control_4Port:u7|CMD[0]                                                                                                                                ; Sdram_Control_4Port:u7|control_interface:control1|WRITEA                                                                                                                              ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.406      ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------+----------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Recovery: 'unew|altpll_component|pll|clk[2]'                                                                                                                                                                                                                                                                                                                                                                ;
+-------+--------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------+----------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                      ; To Node                                                                                                                                                        ; Launch Clock                     ; Latch Clock                      ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------+----------------------------------+--------------+------------+------------+
; 3.432 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0]                                 ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[2] ; 5.000        ; 0.003      ; 1.603      ;
; 3.432 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0]                                 ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[2] ; 5.000        ; -0.001     ; 1.599      ;
; 4.212 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[0]                      ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 5.000        ; 0.001      ; 0.821      ;
; 4.212 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[4]                      ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 5.000        ; 0.001      ; 0.821      ;
; 4.212 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[7]                      ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 5.000        ; 0.001      ; 0.821      ;
; 4.212 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|p0addr                                                        ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 5.000        ; 0.001      ; 0.821      ;
; 4.212 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|parity5                           ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 5.000        ; 0.001      ; 0.821      ;
; 4.212 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|sub_parity6a0                     ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 5.000        ; 0.001      ; 0.821      ;
; 4.212 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|sub_parity6a2                     ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 5.000        ; 0.001      ; 0.821      ;
; 4.212 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|sub_parity6a1                     ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 5.000        ; 0.001      ; 0.821      ;
; 4.214 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[0]                      ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 5.000        ; 0.000      ; 0.818      ;
; 4.214 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|parity5                           ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 5.000        ; 0.000      ; 0.818      ;
; 4.214 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|sub_parity6a2                     ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 5.000        ; 0.000      ; 0.818      ;
; 4.214 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|sub_parity6a0                     ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 5.000        ; 0.000      ; 0.818      ;
; 4.214 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|sub_parity6a1                     ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 5.000        ; 0.000      ; 0.818      ;
; 4.229 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[2]                      ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 5.000        ; 0.001      ; 0.804      ;
; 4.229 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|p0addr                                                        ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 5.000        ; 0.001      ; 0.804      ;
; 4.289 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[1]                      ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 5.000        ; 0.000      ; 0.743      ;
; 4.289 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[3]                      ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 5.000        ; 0.000      ; 0.743      ;
; 4.289 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[4]                      ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 5.000        ; 0.000      ; 0.743      ;
; 4.289 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[5]                      ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 5.000        ; 0.000      ; 0.743      ;
; 4.289 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[6]                      ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 5.000        ; 0.000      ; 0.743      ;
; 4.289 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[7]                      ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 5.000        ; 0.000      ; 0.743      ;
; 4.289 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[9]                      ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 5.000        ; 0.000      ; 0.743      ;
; 4.289 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[8]                      ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 5.000        ; 0.000      ; 0.743      ;
; 4.295 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[1]                      ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 5.000        ; 0.000      ; 0.737      ;
; 4.295 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[2]                      ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 5.000        ; 0.000      ; 0.737      ;
; 4.295 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[3]                      ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 5.000        ; 0.000      ; 0.737      ;
; 4.295 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[5]                      ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 5.000        ; 0.000      ; 0.737      ;
; 4.295 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[6]                      ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 5.000        ; 0.000      ; 0.737      ;
; 4.295 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[9]                      ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 5.000        ; 0.000      ; 0.737      ;
; 4.295 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[8]                      ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 5.000        ; 0.000      ; 0.737      ;
; 8.150 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[9]  ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[2] ; 10.000       ; 0.047      ; 1.896      ;
; 8.150 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[10] ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[2] ; 10.000       ; 0.047      ; 1.896      ;
; 8.150 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[11] ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[2] ; 10.000       ; 0.047      ; 1.896      ;
; 8.150 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[12] ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[2] ; 10.000       ; 0.047      ; 1.896      ;
; 8.150 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[13] ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[2] ; 10.000       ; 0.047      ; 1.896      ;
; 8.150 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[14] ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[2] ; 10.000       ; 0.047      ; 1.896      ;
; 8.150 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[15] ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[2] ; 10.000       ; 0.047      ; 1.896      ;
; 8.150 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[9]  ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[2] ; 10.000       ; 0.045      ; 1.894      ;
; 8.150 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[10] ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[2] ; 10.000       ; 0.045      ; 1.894      ;
; 8.150 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[11] ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[2] ; 10.000       ; 0.045      ; 1.894      ;
; 8.150 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[12] ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[2] ; 10.000       ; 0.045      ; 1.894      ;
; 8.150 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[13] ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[2] ; 10.000       ; 0.045      ; 1.894      ;
; 8.150 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[14] ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[2] ; 10.000       ; 0.045      ; 1.894      ;
; 8.150 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[15] ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[2] ; 10.000       ; 0.045      ; 1.894      ;
; 8.150 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[0]  ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[2] ; 10.000       ; 0.043      ; 1.892      ;
; 8.150 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[1]  ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[2] ; 10.000       ; 0.043      ; 1.892      ;
; 8.150 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[2]  ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[2] ; 10.000       ; 0.043      ; 1.892      ;
; 8.150 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[3]  ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[2] ; 10.000       ; 0.043      ; 1.892      ;
; 8.150 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[4]  ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[2] ; 10.000       ; 0.043      ; 1.892      ;
; 8.150 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[5]  ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[2] ; 10.000       ; 0.043      ; 1.892      ;
; 8.150 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[6]  ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[2] ; 10.000       ; 0.043      ; 1.892      ;
; 8.150 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[7]  ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[2] ; 10.000       ; 0.043      ; 1.892      ;
; 8.150 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[8]  ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[2] ; 10.000       ; 0.043      ; 1.892      ;
; 8.150 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[0]  ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[2] ; 10.000       ; 0.049      ; 1.898      ;
; 8.150 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[1]  ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[2] ; 10.000       ; 0.049      ; 1.898      ;
; 8.150 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[2]  ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[2] ; 10.000       ; 0.049      ; 1.898      ;
; 8.150 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[3]  ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[2] ; 10.000       ; 0.049      ; 1.898      ;
; 8.150 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[4]  ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[2] ; 10.000       ; 0.049      ; 1.898      ;
; 8.150 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[5]  ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[2] ; 10.000       ; 0.049      ; 1.898      ;
; 8.150 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[6]  ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[2] ; 10.000       ; 0.049      ; 1.898      ;
; 8.150 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[7]  ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[2] ; 10.000       ; 0.049      ; 1.898      ;
; 8.150 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[8]  ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[2] ; 10.000       ; 0.049      ; 1.898      ;
; 8.414 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[5]                       ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[2] ; 10.000       ; -0.031     ; 1.587      ;
; 8.414 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[4]                       ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[2] ; 10.000       ; -0.031     ; 1.587      ;
; 8.414 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe23a[0]    ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[2] ; 10.000       ; -0.031     ; 1.587      ;
; 8.414 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe23a[4]    ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[2] ; 10.000       ; -0.031     ; 1.587      ;
; 8.414 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe23a[3]    ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[2] ; 10.000       ; -0.036     ; 1.582      ;
; 8.414 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|delayed_wrptr_g[1]                                             ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[2] ; 10.000       ; -0.031     ; 1.587      ;
; 8.414 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|delayed_wrptr_g[0]                                             ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[2] ; 10.000       ; -0.031     ; 1.587      ;
; 8.415 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|op_2~16_OTERM63                                                ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[2] ; 10.000       ; -0.031     ; 1.586      ;
; 8.415 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe24a[9]    ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[2] ; 10.000       ; -0.031     ; 1.586      ;
; 8.415 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe24a[8]    ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[2] ; 10.000       ; -0.031     ; 1.586      ;
; 8.415 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[8]                       ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[2] ; 10.000       ; -0.031     ; 1.586      ;
; 8.415 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[9]                       ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[2] ; 10.000       ; -0.031     ; 1.586      ;
; 8.415 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe23a[9]    ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[2] ; 10.000       ; -0.031     ; 1.586      ;
; 8.415 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe23a[8]    ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[2] ; 10.000       ; -0.022     ; 1.595      ;
; 8.415 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[7]                       ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[2] ; 10.000       ; -0.031     ; 1.586      ;
; 8.415 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe24a[7]    ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[2] ; 10.000       ; -0.031     ; 1.586      ;
; 8.415 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[6]                       ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[2] ; 10.000       ; -0.031     ; 1.586      ;
; 8.415 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe23a[7]    ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[2] ; 10.000       ; -0.032     ; 1.585      ;
; 8.415 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe24a[6]    ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[2] ; 10.000       ; -0.031     ; 1.586      ;
; 8.415 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[3]                       ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[2] ; 10.000       ; -0.031     ; 1.586      ;
; 8.415 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe23a[6]    ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[2] ; 10.000       ; -0.032     ; 1.585      ;
; 8.415 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe24a[5]    ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[2] ; 10.000       ; -0.031     ; 1.586      ;
; 8.415 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[0]                       ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[2] ; 10.000       ; -0.031     ; 1.586      ;
; 8.415 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe24a[0]    ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[2] ; 10.000       ; -0.031     ; 1.586      ;
; 8.415 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe24a[1]    ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[2] ; 10.000       ; -0.031     ; 1.586      ;
; 8.415 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[1]                       ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[2] ; 10.000       ; -0.031     ; 1.586      ;
; 8.415 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|parity11                            ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[2] ; 10.000       ; -0.031     ; 1.586      ;
; 8.415 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[2]                       ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[2] ; 10.000       ; -0.031     ; 1.586      ;
; 8.415 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|cmpr_536:wrfull_eq_comp|aneb_result_wire[0]~1_OTERM71          ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[2] ; 10.000       ; -0.031     ; 1.586      ;
; 8.415 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe23a[5]    ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[2] ; 10.000       ; -0.022     ; 1.595      ;
; 8.415 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe24a[4]    ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[2] ; 10.000       ; -0.031     ; 1.586      ;
; 8.415 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe23a[1]    ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[2] ; 10.000       ; -0.031     ; 1.586      ;
; 8.415 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe24a[2]    ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[2] ; 10.000       ; -0.031     ; 1.586      ;
; 8.415 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe24a[3]    ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[2] ; 10.000       ; -0.031     ; 1.586      ;
; 8.415 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|sub_parity12a1                      ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[2] ; 10.000       ; -0.031     ; 1.586      ;
; 8.415 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|sub_parity12a2                      ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[2] ; 10.000       ; -0.031     ; 1.586      ;
+-------+--------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------+----------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Recovery: 'unew|altpll_component|pll|clk[1]'                                                                                                                                                                                                                                                                                                                    ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------+----------------------------------+----------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                  ; To Node                                                                               ; Launch Clock                     ; Latch Clock                      ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------+----------------------------------+----------------------------------+--------------+------------+------------+
; 17.476 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0:the_sdram_0|za_data[12]        ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 20.000       ; -0.154     ; 2.335      ;
; 17.476 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0:the_sdram_0|za_data[11]        ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 20.000       ; -0.154     ; 2.335      ;
; 17.476 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0:the_sdram_0|za_data[13]        ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 20.000       ; -0.154     ; 2.335      ;
; 17.476 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0:the_sdram_0|za_data[14]        ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 20.000       ; -0.154     ; 2.335      ;
; 17.476 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0:the_sdram_0|za_data[7]         ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 20.000       ; -0.159     ; 2.330      ;
; 17.476 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0:the_sdram_0|za_data[8]         ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 20.000       ; -0.159     ; 2.330      ;
; 17.476 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0:the_sdram_0|za_data[9]         ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 20.000       ; -0.159     ; 2.330      ;
; 17.476 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0:the_sdram_0|za_data[10]        ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 20.000       ; -0.159     ; 2.330      ;
; 17.477 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0:the_sdram_0|za_data[0]         ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 20.000       ; -0.172     ; 2.316      ;
; 17.477 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0:the_sdram_0|za_data[5]         ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 20.000       ; -0.165     ; 2.323      ;
; 17.477 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0:the_sdram_0|za_data[15]        ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 20.000       ; -0.150     ; 2.338      ;
; 17.477 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0:the_sdram_0|za_data[6]         ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 20.000       ; -0.165     ; 2.323      ;
; 17.477 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0:the_sdram_0|za_data[2]         ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 20.000       ; -0.172     ; 2.316      ;
; 17.477 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0:the_sdram_0|za_data[3]         ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 20.000       ; -0.165     ; 2.323      ;
; 17.477 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0:the_sdram_0|za_data[4]         ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 20.000       ; -0.165     ; 2.323      ;
; 17.477 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0:the_sdram_0|za_data[1]         ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 20.000       ; -0.172     ; 2.316      ;
; 17.687 ; Reset_Delay:u2|oRST_2                                                                                                                                      ; I2C_CCD_Config:u8|mI2C_CLK_DIV[11]                                                    ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 20.000       ; -0.011     ; 2.334      ;
; 17.687 ; Reset_Delay:u2|oRST_2                                                                                                                                      ; I2C_CCD_Config:u8|mI2C_CLK_DIV[12]                                                    ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 20.000       ; -0.011     ; 2.334      ;
; 17.687 ; Reset_Delay:u2|oRST_2                                                                                                                                      ; I2C_CCD_Config:u8|mI2C_CLK_DIV[14]                                                    ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 20.000       ; -0.011     ; 2.334      ;
; 17.687 ; Reset_Delay:u2|oRST_2                                                                                                                                      ; I2C_CCD_Config:u8|mI2C_CLK_DIV[13]                                                    ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 20.000       ; -0.011     ; 2.334      ;
; 17.687 ; Reset_Delay:u2|oRST_2                                                                                                                                      ; I2C_CCD_Config:u8|mI2C_CLK_DIV[15]                                                    ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 20.000       ; -0.011     ; 2.334      ;
; 17.687 ; Reset_Delay:u2|oRST_2                                                                                                                                      ; I2C_CCD_Config:u8|mI2C_CLK_DIV[10]                                                    ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 20.000       ; -0.011     ; 2.334      ;
; 17.687 ; Reset_Delay:u2|oRST_2                                                                                                                                      ; I2C_CCD_Config:u8|mI2C_CLK_DIV[9]                                                     ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 20.000       ; -0.011     ; 2.334      ;
; 17.687 ; Reset_Delay:u2|oRST_2                                                                                                                                      ; I2C_CCD_Config:u8|mI2C_CLK_DIV[8]                                                     ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 20.000       ; -0.011     ; 2.334      ;
; 17.687 ; Reset_Delay:u2|oRST_2                                                                                                                                      ; I2C_CCD_Config:u8|mI2C_CLK_DIV[6]                                                     ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 20.000       ; -0.011     ; 2.334      ;
; 17.687 ; Reset_Delay:u2|oRST_2                                                                                                                                      ; I2C_CCD_Config:u8|mI2C_CLK_DIV[7]                                                     ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 20.000       ; -0.011     ; 2.334      ;
; 17.687 ; Reset_Delay:u2|oRST_2                                                                                                                                      ; I2C_CCD_Config:u8|mI2C_CLK_DIV[3]                                                     ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 20.000       ; -0.011     ; 2.334      ;
; 17.687 ; Reset_Delay:u2|oRST_2                                                                                                                                      ; I2C_CCD_Config:u8|mI2C_CLK_DIV[4]                                                     ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 20.000       ; -0.011     ; 2.334      ;
; 17.687 ; Reset_Delay:u2|oRST_2                                                                                                                                      ; I2C_CCD_Config:u8|mI2C_CLK_DIV[5]                                                     ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 20.000       ; -0.011     ; 2.334      ;
; 17.687 ; Reset_Delay:u2|oRST_2                                                                                                                                      ; I2C_CCD_Config:u8|mI2C_CLK_DIV[2]                                                     ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 20.000       ; -0.011     ; 2.334      ;
; 17.687 ; Reset_Delay:u2|oRST_2                                                                                                                                      ; I2C_CCD_Config:u8|mI2C_CLK_DIV[1]                                                     ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 20.000       ; -0.011     ; 2.334      ;
; 17.687 ; Reset_Delay:u2|oRST_2                                                                                                                                      ; I2C_CCD_Config:u8|mI2C_CLK_DIV[0]                                                     ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 20.000       ; -0.011     ; 2.334      ;
; 17.690 ; Reset_Delay:u2|oRST_2                                                                                                                                      ; I2C_CCD_Config:u8|mI2C_CTRL_CLK                                                       ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 20.000       ; -0.011     ; 2.331      ;
; 17.718 ; I2C_CCD_Config:u8|combo_cnt[15]                                                                                                                            ; I2C_CCD_Config:u8|mI2C_CLK_DIV[11]                                                    ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 20.000       ; -0.003     ; 2.311      ;
; 17.718 ; I2C_CCD_Config:u8|combo_cnt[15]                                                                                                                            ; I2C_CCD_Config:u8|mI2C_CLK_DIV[12]                                                    ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 20.000       ; -0.003     ; 2.311      ;
; 17.718 ; I2C_CCD_Config:u8|combo_cnt[15]                                                                                                                            ; I2C_CCD_Config:u8|mI2C_CLK_DIV[14]                                                    ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 20.000       ; -0.003     ; 2.311      ;
; 17.718 ; I2C_CCD_Config:u8|combo_cnt[15]                                                                                                                            ; I2C_CCD_Config:u8|mI2C_CLK_DIV[13]                                                    ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 20.000       ; -0.003     ; 2.311      ;
; 17.718 ; I2C_CCD_Config:u8|combo_cnt[15]                                                                                                                            ; I2C_CCD_Config:u8|mI2C_CLK_DIV[15]                                                    ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 20.000       ; -0.003     ; 2.311      ;
; 17.718 ; I2C_CCD_Config:u8|combo_cnt[15]                                                                                                                            ; I2C_CCD_Config:u8|mI2C_CLK_DIV[10]                                                    ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 20.000       ; -0.003     ; 2.311      ;
; 17.718 ; I2C_CCD_Config:u8|combo_cnt[15]                                                                                                                            ; I2C_CCD_Config:u8|mI2C_CLK_DIV[9]                                                     ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 20.000       ; -0.003     ; 2.311      ;
; 17.718 ; I2C_CCD_Config:u8|combo_cnt[15]                                                                                                                            ; I2C_CCD_Config:u8|mI2C_CLK_DIV[8]                                                     ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 20.000       ; -0.003     ; 2.311      ;
; 17.718 ; I2C_CCD_Config:u8|combo_cnt[15]                                                                                                                            ; I2C_CCD_Config:u8|mI2C_CLK_DIV[6]                                                     ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 20.000       ; -0.003     ; 2.311      ;
; 17.718 ; I2C_CCD_Config:u8|combo_cnt[15]                                                                                                                            ; I2C_CCD_Config:u8|mI2C_CLK_DIV[7]                                                     ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 20.000       ; -0.003     ; 2.311      ;
; 17.718 ; I2C_CCD_Config:u8|combo_cnt[15]                                                                                                                            ; I2C_CCD_Config:u8|mI2C_CLK_DIV[3]                                                     ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 20.000       ; -0.003     ; 2.311      ;
; 17.718 ; I2C_CCD_Config:u8|combo_cnt[15]                                                                                                                            ; I2C_CCD_Config:u8|mI2C_CLK_DIV[4]                                                     ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 20.000       ; -0.003     ; 2.311      ;
; 17.718 ; I2C_CCD_Config:u8|combo_cnt[15]                                                                                                                            ; I2C_CCD_Config:u8|mI2C_CLK_DIV[5]                                                     ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 20.000       ; -0.003     ; 2.311      ;
; 17.718 ; I2C_CCD_Config:u8|combo_cnt[15]                                                                                                                            ; I2C_CCD_Config:u8|mI2C_CLK_DIV[2]                                                     ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 20.000       ; -0.003     ; 2.311      ;
; 17.718 ; I2C_CCD_Config:u8|combo_cnt[15]                                                                                                                            ; I2C_CCD_Config:u8|mI2C_CLK_DIV[1]                                                     ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 20.000       ; -0.003     ; 2.311      ;
; 17.718 ; I2C_CCD_Config:u8|combo_cnt[15]                                                                                                                            ; I2C_CCD_Config:u8|mI2C_CLK_DIV[0]                                                     ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 20.000       ; -0.003     ; 2.311      ;
; 17.721 ; I2C_CCD_Config:u8|combo_cnt[15]                                                                                                                            ; I2C_CCD_Config:u8|mI2C_CTRL_CLK                                                       ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 20.000       ; -0.003     ; 2.308      ;
; 17.730 ; I2C_CCD_Config:u8|combo_cnt[13]                                                                                                                            ; I2C_CCD_Config:u8|mI2C_CLK_DIV[11]                                                    ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 20.000       ; -0.003     ; 2.299      ;
; 17.730 ; I2C_CCD_Config:u8|combo_cnt[13]                                                                                                                            ; I2C_CCD_Config:u8|mI2C_CLK_DIV[12]                                                    ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 20.000       ; -0.003     ; 2.299      ;
; 17.730 ; I2C_CCD_Config:u8|combo_cnt[13]                                                                                                                            ; I2C_CCD_Config:u8|mI2C_CLK_DIV[14]                                                    ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 20.000       ; -0.003     ; 2.299      ;
; 17.730 ; I2C_CCD_Config:u8|combo_cnt[13]                                                                                                                            ; I2C_CCD_Config:u8|mI2C_CLK_DIV[13]                                                    ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 20.000       ; -0.003     ; 2.299      ;
; 17.730 ; I2C_CCD_Config:u8|combo_cnt[13]                                                                                                                            ; I2C_CCD_Config:u8|mI2C_CLK_DIV[15]                                                    ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 20.000       ; -0.003     ; 2.299      ;
; 17.730 ; I2C_CCD_Config:u8|combo_cnt[13]                                                                                                                            ; I2C_CCD_Config:u8|mI2C_CLK_DIV[10]                                                    ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 20.000       ; -0.003     ; 2.299      ;
; 17.730 ; I2C_CCD_Config:u8|combo_cnt[13]                                                                                                                            ; I2C_CCD_Config:u8|mI2C_CLK_DIV[9]                                                     ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 20.000       ; -0.003     ; 2.299      ;
; 17.730 ; I2C_CCD_Config:u8|combo_cnt[13]                                                                                                                            ; I2C_CCD_Config:u8|mI2C_CLK_DIV[8]                                                     ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 20.000       ; -0.003     ; 2.299      ;
; 17.730 ; I2C_CCD_Config:u8|combo_cnt[13]                                                                                                                            ; I2C_CCD_Config:u8|mI2C_CLK_DIV[6]                                                     ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 20.000       ; -0.003     ; 2.299      ;
; 17.730 ; I2C_CCD_Config:u8|combo_cnt[13]                                                                                                                            ; I2C_CCD_Config:u8|mI2C_CLK_DIV[7]                                                     ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 20.000       ; -0.003     ; 2.299      ;
; 17.730 ; I2C_CCD_Config:u8|combo_cnt[13]                                                                                                                            ; I2C_CCD_Config:u8|mI2C_CLK_DIV[3]                                                     ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 20.000       ; -0.003     ; 2.299      ;
; 17.730 ; I2C_CCD_Config:u8|combo_cnt[13]                                                                                                                            ; I2C_CCD_Config:u8|mI2C_CLK_DIV[4]                                                     ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 20.000       ; -0.003     ; 2.299      ;
; 17.730 ; I2C_CCD_Config:u8|combo_cnt[13]                                                                                                                            ; I2C_CCD_Config:u8|mI2C_CLK_DIV[5]                                                     ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 20.000       ; -0.003     ; 2.299      ;
; 17.730 ; I2C_CCD_Config:u8|combo_cnt[13]                                                                                                                            ; I2C_CCD_Config:u8|mI2C_CLK_DIV[2]                                                     ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 20.000       ; -0.003     ; 2.299      ;
; 17.730 ; I2C_CCD_Config:u8|combo_cnt[13]                                                                                                                            ; I2C_CCD_Config:u8|mI2C_CLK_DIV[1]                                                     ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 20.000       ; -0.003     ; 2.299      ;
; 17.730 ; I2C_CCD_Config:u8|combo_cnt[13]                                                                                                                            ; I2C_CCD_Config:u8|mI2C_CLK_DIV[0]                                                     ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 20.000       ; -0.003     ; 2.299      ;
; 17.733 ; I2C_CCD_Config:u8|combo_cnt[13]                                                                                                                            ; I2C_CCD_Config:u8|mI2C_CTRL_CLK                                                       ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 20.000       ; -0.003     ; 2.296      ;
; 17.777 ; I2C_CCD_Config:u8|combo_cnt[14]                                                                                                                            ; I2C_CCD_Config:u8|mI2C_CLK_DIV[11]                                                    ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 20.000       ; -0.003     ; 2.252      ;
; 17.777 ; I2C_CCD_Config:u8|combo_cnt[14]                                                                                                                            ; I2C_CCD_Config:u8|mI2C_CLK_DIV[12]                                                    ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 20.000       ; -0.003     ; 2.252      ;
; 17.777 ; I2C_CCD_Config:u8|combo_cnt[14]                                                                                                                            ; I2C_CCD_Config:u8|mI2C_CLK_DIV[14]                                                    ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 20.000       ; -0.003     ; 2.252      ;
; 17.777 ; I2C_CCD_Config:u8|combo_cnt[14]                                                                                                                            ; I2C_CCD_Config:u8|mI2C_CLK_DIV[13]                                                    ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 20.000       ; -0.003     ; 2.252      ;
; 17.777 ; I2C_CCD_Config:u8|combo_cnt[14]                                                                                                                            ; I2C_CCD_Config:u8|mI2C_CLK_DIV[15]                                                    ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 20.000       ; -0.003     ; 2.252      ;
; 17.777 ; I2C_CCD_Config:u8|combo_cnt[14]                                                                                                                            ; I2C_CCD_Config:u8|mI2C_CLK_DIV[10]                                                    ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 20.000       ; -0.003     ; 2.252      ;
; 17.777 ; I2C_CCD_Config:u8|combo_cnt[14]                                                                                                                            ; I2C_CCD_Config:u8|mI2C_CLK_DIV[9]                                                     ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 20.000       ; -0.003     ; 2.252      ;
; 17.777 ; I2C_CCD_Config:u8|combo_cnt[14]                                                                                                                            ; I2C_CCD_Config:u8|mI2C_CLK_DIV[8]                                                     ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 20.000       ; -0.003     ; 2.252      ;
; 17.777 ; I2C_CCD_Config:u8|combo_cnt[14]                                                                                                                            ; I2C_CCD_Config:u8|mI2C_CLK_DIV[6]                                                     ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 20.000       ; -0.003     ; 2.252      ;
; 17.777 ; I2C_CCD_Config:u8|combo_cnt[14]                                                                                                                            ; I2C_CCD_Config:u8|mI2C_CLK_DIV[7]                                                     ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 20.000       ; -0.003     ; 2.252      ;
; 17.777 ; I2C_CCD_Config:u8|combo_cnt[14]                                                                                                                            ; I2C_CCD_Config:u8|mI2C_CLK_DIV[3]                                                     ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 20.000       ; -0.003     ; 2.252      ;
; 17.777 ; I2C_CCD_Config:u8|combo_cnt[14]                                                                                                                            ; I2C_CCD_Config:u8|mI2C_CLK_DIV[4]                                                     ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 20.000       ; -0.003     ; 2.252      ;
; 17.777 ; I2C_CCD_Config:u8|combo_cnt[14]                                                                                                                            ; I2C_CCD_Config:u8|mI2C_CLK_DIV[5]                                                     ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 20.000       ; -0.003     ; 2.252      ;
; 17.777 ; I2C_CCD_Config:u8|combo_cnt[14]                                                                                                                            ; I2C_CCD_Config:u8|mI2C_CLK_DIV[2]                                                     ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 20.000       ; -0.003     ; 2.252      ;
; 17.777 ; I2C_CCD_Config:u8|combo_cnt[14]                                                                                                                            ; I2C_CCD_Config:u8|mI2C_CLK_DIV[1]                                                     ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 20.000       ; -0.003     ; 2.252      ;
; 17.777 ; I2C_CCD_Config:u8|combo_cnt[14]                                                                                                                            ; I2C_CCD_Config:u8|mI2C_CLK_DIV[0]                                                     ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 20.000       ; -0.003     ; 2.252      ;
; 17.780 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|W_alu_result[24]       ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 20.000       ; -0.014     ; 2.238      ;
; 17.780 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|E_shift_rot_result[24] ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 20.000       ; -0.007     ; 2.245      ;
; 17.780 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|R_ctrl_shift_rot       ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 20.000       ; -0.007     ; 2.245      ;
; 17.780 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|R_ctrl_logic           ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 20.000       ; -0.006     ; 2.246      ;
; 17.780 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|E_src1[24]             ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 20.000       ; -0.020     ; 2.232      ;
; 17.780 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|E_new_inst             ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 20.000       ; -0.020     ; 2.232      ;
; 17.780 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|R_ctrl_rdctl_inst      ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 20.000       ; -0.006     ; 2.246      ;
; 17.780 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|R_ctrl_br_cmp          ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 20.000       ; -0.019     ; 2.233      ;
; 17.780 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|R_logic_op[0]          ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 20.000       ; -0.013     ; 2.239      ;
; 17.780 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|R_logic_op[1]          ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 20.000       ; -0.013     ; 2.239      ;
; 17.780 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|E_src2[24]             ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 20.000       ; -0.020     ; 2.232      ;
; 17.780 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|E_shift_rot_result[23] ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 20.000       ; -0.007     ; 2.245      ;
; 17.780 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|E_shift_rot_result[25] ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 20.000       ; -0.007     ; 2.245      ;
; 17.780 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|R_ctrl_shift_rot_right ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 20.000       ; -0.006     ; 2.246      ;
; 17.780 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|D_iw[12]               ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 20.000       ; -0.039     ; 2.213      ;
; 17.780 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|D_iw[13]               ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 20.000       ; -0.020     ; 2.232      ;
; 17.780 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|E_alu_sub              ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 20.000       ; -0.020     ; 2.232      ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------+----------------------------------+----------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Removal: 'unew|altpll_component|pll|clk[1]'                                                                                                                                                                                                                                                                                                                                                                                                ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------+----------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                       ; To Node                                                                                                                                                      ; Launch Clock                     ; Latch Clock                      ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------+----------------------------------+--------------+------------+------------+
; 0.866 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_debug:the_cpu_0_nios2_oci_debug|resetrequest ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out   ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.015      ; 1.033      ;
; 0.866 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_debug:the_cpu_0_nios2_oci_debug|resetrequest ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_in_d1 ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.015      ; 1.033      ;
; 1.061 ; I2C_CCD_Config:u8|iexposure_adj_delay[2]                                                                                                                        ; I2C_CCD_Config:u8|mI2C_CTRL_CLK                                                                                                                              ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; -0.002     ; 1.211      ;
; 1.064 ; I2C_CCD_Config:u8|iexposure_adj_delay[2]                                                                                                                        ; I2C_CCD_Config:u8|mI2C_CLK_DIV[11]                                                                                                                           ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; -0.002     ; 1.214      ;
; 1.064 ; I2C_CCD_Config:u8|iexposure_adj_delay[2]                                                                                                                        ; I2C_CCD_Config:u8|mI2C_CLK_DIV[12]                                                                                                                           ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; -0.002     ; 1.214      ;
; 1.064 ; I2C_CCD_Config:u8|iexposure_adj_delay[2]                                                                                                                        ; I2C_CCD_Config:u8|mI2C_CLK_DIV[14]                                                                                                                           ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; -0.002     ; 1.214      ;
; 1.064 ; I2C_CCD_Config:u8|iexposure_adj_delay[2]                                                                                                                        ; I2C_CCD_Config:u8|mI2C_CLK_DIV[13]                                                                                                                           ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; -0.002     ; 1.214      ;
; 1.064 ; I2C_CCD_Config:u8|iexposure_adj_delay[2]                                                                                                                        ; I2C_CCD_Config:u8|mI2C_CLK_DIV[15]                                                                                                                           ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; -0.002     ; 1.214      ;
; 1.064 ; I2C_CCD_Config:u8|iexposure_adj_delay[2]                                                                                                                        ; I2C_CCD_Config:u8|mI2C_CLK_DIV[10]                                                                                                                           ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; -0.002     ; 1.214      ;
; 1.064 ; I2C_CCD_Config:u8|iexposure_adj_delay[2]                                                                                                                        ; I2C_CCD_Config:u8|mI2C_CLK_DIV[9]                                                                                                                            ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; -0.002     ; 1.214      ;
; 1.064 ; I2C_CCD_Config:u8|iexposure_adj_delay[2]                                                                                                                        ; I2C_CCD_Config:u8|mI2C_CLK_DIV[8]                                                                                                                            ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; -0.002     ; 1.214      ;
; 1.064 ; I2C_CCD_Config:u8|iexposure_adj_delay[2]                                                                                                                        ; I2C_CCD_Config:u8|mI2C_CLK_DIV[6]                                                                                                                            ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; -0.002     ; 1.214      ;
; 1.064 ; I2C_CCD_Config:u8|iexposure_adj_delay[2]                                                                                                                        ; I2C_CCD_Config:u8|mI2C_CLK_DIV[7]                                                                                                                            ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; -0.002     ; 1.214      ;
; 1.064 ; I2C_CCD_Config:u8|iexposure_adj_delay[2]                                                                                                                        ; I2C_CCD_Config:u8|mI2C_CLK_DIV[3]                                                                                                                            ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; -0.002     ; 1.214      ;
; 1.064 ; I2C_CCD_Config:u8|iexposure_adj_delay[2]                                                                                                                        ; I2C_CCD_Config:u8|mI2C_CLK_DIV[4]                                                                                                                            ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; -0.002     ; 1.214      ;
; 1.064 ; I2C_CCD_Config:u8|iexposure_adj_delay[2]                                                                                                                        ; I2C_CCD_Config:u8|mI2C_CLK_DIV[5]                                                                                                                            ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; -0.002     ; 1.214      ;
; 1.064 ; I2C_CCD_Config:u8|iexposure_adj_delay[2]                                                                                                                        ; I2C_CCD_Config:u8|mI2C_CLK_DIV[2]                                                                                                                            ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; -0.002     ; 1.214      ;
; 1.064 ; I2C_CCD_Config:u8|iexposure_adj_delay[2]                                                                                                                        ; I2C_CCD_Config:u8|mI2C_CLK_DIV[1]                                                                                                                            ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; -0.002     ; 1.214      ;
; 1.064 ; I2C_CCD_Config:u8|iexposure_adj_delay[2]                                                                                                                        ; I2C_CCD_Config:u8|mI2C_CLK_DIV[0]                                                                                                                            ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; -0.002     ; 1.214      ;
; 1.151 ; I2C_CCD_Config:u8|iexposure_adj_delay[3]                                                                                                                        ; I2C_CCD_Config:u8|mI2C_CTRL_CLK                                                                                                                              ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; -0.002     ; 1.301      ;
; 1.154 ; I2C_CCD_Config:u8|iexposure_adj_delay[3]                                                                                                                        ; I2C_CCD_Config:u8|mI2C_CLK_DIV[11]                                                                                                                           ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; -0.002     ; 1.304      ;
; 1.154 ; I2C_CCD_Config:u8|iexposure_adj_delay[3]                                                                                                                        ; I2C_CCD_Config:u8|mI2C_CLK_DIV[12]                                                                                                                           ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; -0.002     ; 1.304      ;
; 1.154 ; I2C_CCD_Config:u8|iexposure_adj_delay[3]                                                                                                                        ; I2C_CCD_Config:u8|mI2C_CLK_DIV[14]                                                                                                                           ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; -0.002     ; 1.304      ;
; 1.154 ; I2C_CCD_Config:u8|iexposure_adj_delay[3]                                                                                                                        ; I2C_CCD_Config:u8|mI2C_CLK_DIV[13]                                                                                                                           ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; -0.002     ; 1.304      ;
; 1.154 ; I2C_CCD_Config:u8|iexposure_adj_delay[3]                                                                                                                        ; I2C_CCD_Config:u8|mI2C_CLK_DIV[15]                                                                                                                           ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; -0.002     ; 1.304      ;
; 1.154 ; I2C_CCD_Config:u8|iexposure_adj_delay[3]                                                                                                                        ; I2C_CCD_Config:u8|mI2C_CLK_DIV[10]                                                                                                                           ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; -0.002     ; 1.304      ;
; 1.154 ; I2C_CCD_Config:u8|iexposure_adj_delay[3]                                                                                                                        ; I2C_CCD_Config:u8|mI2C_CLK_DIV[9]                                                                                                                            ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; -0.002     ; 1.304      ;
; 1.154 ; I2C_CCD_Config:u8|iexposure_adj_delay[3]                                                                                                                        ; I2C_CCD_Config:u8|mI2C_CLK_DIV[8]                                                                                                                            ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; -0.002     ; 1.304      ;
; 1.154 ; I2C_CCD_Config:u8|iexposure_adj_delay[3]                                                                                                                        ; I2C_CCD_Config:u8|mI2C_CLK_DIV[6]                                                                                                                            ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; -0.002     ; 1.304      ;
; 1.154 ; I2C_CCD_Config:u8|iexposure_adj_delay[3]                                                                                                                        ; I2C_CCD_Config:u8|mI2C_CLK_DIV[7]                                                                                                                            ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; -0.002     ; 1.304      ;
; 1.154 ; I2C_CCD_Config:u8|iexposure_adj_delay[3]                                                                                                                        ; I2C_CCD_Config:u8|mI2C_CLK_DIV[3]                                                                                                                            ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; -0.002     ; 1.304      ;
; 1.154 ; I2C_CCD_Config:u8|iexposure_adj_delay[3]                                                                                                                        ; I2C_CCD_Config:u8|mI2C_CLK_DIV[4]                                                                                                                            ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; -0.002     ; 1.304      ;
; 1.154 ; I2C_CCD_Config:u8|iexposure_adj_delay[3]                                                                                                                        ; I2C_CCD_Config:u8|mI2C_CLK_DIV[5]                                                                                                                            ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; -0.002     ; 1.304      ;
; 1.154 ; I2C_CCD_Config:u8|iexposure_adj_delay[3]                                                                                                                        ; I2C_CCD_Config:u8|mI2C_CLK_DIV[2]                                                                                                                            ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; -0.002     ; 1.304      ;
; 1.154 ; I2C_CCD_Config:u8|iexposure_adj_delay[3]                                                                                                                        ; I2C_CCD_Config:u8|mI2C_CLK_DIV[1]                                                                                                                            ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; -0.002     ; 1.304      ;
; 1.154 ; I2C_CCD_Config:u8|iexposure_adj_delay[3]                                                                                                                        ; I2C_CCD_Config:u8|mI2C_CLK_DIV[0]                                                                                                                            ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; -0.002     ; 1.304      ;
; 1.389 ; I2C_CCD_Config:u8|combo_cnt[24]                                                                                                                                 ; I2C_CCD_Config:u8|mI2C_CTRL_CLK                                                                                                                              ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; -0.003     ; 1.538      ;
; 1.392 ; I2C_CCD_Config:u8|combo_cnt[24]                                                                                                                                 ; I2C_CCD_Config:u8|mI2C_CLK_DIV[11]                                                                                                                           ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; -0.003     ; 1.541      ;
; 1.392 ; I2C_CCD_Config:u8|combo_cnt[24]                                                                                                                                 ; I2C_CCD_Config:u8|mI2C_CLK_DIV[12]                                                                                                                           ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; -0.003     ; 1.541      ;
; 1.392 ; I2C_CCD_Config:u8|combo_cnt[24]                                                                                                                                 ; I2C_CCD_Config:u8|mI2C_CLK_DIV[14]                                                                                                                           ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; -0.003     ; 1.541      ;
; 1.392 ; I2C_CCD_Config:u8|combo_cnt[24]                                                                                                                                 ; I2C_CCD_Config:u8|mI2C_CLK_DIV[13]                                                                                                                           ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; -0.003     ; 1.541      ;
; 1.392 ; I2C_CCD_Config:u8|combo_cnt[24]                                                                                                                                 ; I2C_CCD_Config:u8|mI2C_CLK_DIV[15]                                                                                                                           ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; -0.003     ; 1.541      ;
; 1.392 ; I2C_CCD_Config:u8|combo_cnt[24]                                                                                                                                 ; I2C_CCD_Config:u8|mI2C_CLK_DIV[10]                                                                                                                           ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; -0.003     ; 1.541      ;
; 1.392 ; I2C_CCD_Config:u8|combo_cnt[24]                                                                                                                                 ; I2C_CCD_Config:u8|mI2C_CLK_DIV[9]                                                                                                                            ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; -0.003     ; 1.541      ;
; 1.392 ; I2C_CCD_Config:u8|combo_cnt[24]                                                                                                                                 ; I2C_CCD_Config:u8|mI2C_CLK_DIV[8]                                                                                                                            ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; -0.003     ; 1.541      ;
; 1.392 ; I2C_CCD_Config:u8|combo_cnt[24]                                                                                                                                 ; I2C_CCD_Config:u8|mI2C_CLK_DIV[6]                                                                                                                            ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; -0.003     ; 1.541      ;
; 1.392 ; I2C_CCD_Config:u8|combo_cnt[24]                                                                                                                                 ; I2C_CCD_Config:u8|mI2C_CLK_DIV[7]                                                                                                                            ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; -0.003     ; 1.541      ;
; 1.392 ; I2C_CCD_Config:u8|combo_cnt[24]                                                                                                                                 ; I2C_CCD_Config:u8|mI2C_CLK_DIV[3]                                                                                                                            ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; -0.003     ; 1.541      ;
; 1.392 ; I2C_CCD_Config:u8|combo_cnt[24]                                                                                                                                 ; I2C_CCD_Config:u8|mI2C_CLK_DIV[4]                                                                                                                            ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; -0.003     ; 1.541      ;
; 1.392 ; I2C_CCD_Config:u8|combo_cnt[24]                                                                                                                                 ; I2C_CCD_Config:u8|mI2C_CLK_DIV[5]                                                                                                                            ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; -0.003     ; 1.541      ;
; 1.392 ; I2C_CCD_Config:u8|combo_cnt[24]                                                                                                                                 ; I2C_CCD_Config:u8|mI2C_CLK_DIV[2]                                                                                                                            ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; -0.003     ; 1.541      ;
; 1.392 ; I2C_CCD_Config:u8|combo_cnt[24]                                                                                                                                 ; I2C_CCD_Config:u8|mI2C_CLK_DIV[1]                                                                                                                            ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; -0.003     ; 1.541      ;
; 1.392 ; I2C_CCD_Config:u8|combo_cnt[24]                                                                                                                                 ; I2C_CCD_Config:u8|mI2C_CLK_DIV[0]                                                                                                                            ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; -0.003     ; 1.541      ;
; 1.443 ; I2C_CCD_Config:u8|combo_cnt[17]                                                                                                                                 ; I2C_CCD_Config:u8|mI2C_CTRL_CLK                                                                                                                              ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; -0.003     ; 1.592      ;
; 1.446 ; I2C_CCD_Config:u8|combo_cnt[17]                                                                                                                                 ; I2C_CCD_Config:u8|mI2C_CLK_DIV[11]                                                                                                                           ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; -0.003     ; 1.595      ;
; 1.446 ; I2C_CCD_Config:u8|combo_cnt[17]                                                                                                                                 ; I2C_CCD_Config:u8|mI2C_CLK_DIV[12]                                                                                                                           ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; -0.003     ; 1.595      ;
; 1.446 ; I2C_CCD_Config:u8|combo_cnt[17]                                                                                                                                 ; I2C_CCD_Config:u8|mI2C_CLK_DIV[14]                                                                                                                           ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; -0.003     ; 1.595      ;
; 1.446 ; I2C_CCD_Config:u8|combo_cnt[17]                                                                                                                                 ; I2C_CCD_Config:u8|mI2C_CLK_DIV[13]                                                                                                                           ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; -0.003     ; 1.595      ;
; 1.446 ; I2C_CCD_Config:u8|combo_cnt[17]                                                                                                                                 ; I2C_CCD_Config:u8|mI2C_CLK_DIV[15]                                                                                                                           ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; -0.003     ; 1.595      ;
; 1.446 ; I2C_CCD_Config:u8|combo_cnt[17]                                                                                                                                 ; I2C_CCD_Config:u8|mI2C_CLK_DIV[10]                                                                                                                           ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; -0.003     ; 1.595      ;
; 1.446 ; I2C_CCD_Config:u8|combo_cnt[17]                                                                                                                                 ; I2C_CCD_Config:u8|mI2C_CLK_DIV[9]                                                                                                                            ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; -0.003     ; 1.595      ;
; 1.446 ; I2C_CCD_Config:u8|combo_cnt[17]                                                                                                                                 ; I2C_CCD_Config:u8|mI2C_CLK_DIV[8]                                                                                                                            ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; -0.003     ; 1.595      ;
; 1.446 ; I2C_CCD_Config:u8|combo_cnt[17]                                                                                                                                 ; I2C_CCD_Config:u8|mI2C_CLK_DIV[6]                                                                                                                            ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; -0.003     ; 1.595      ;
; 1.446 ; I2C_CCD_Config:u8|combo_cnt[17]                                                                                                                                 ; I2C_CCD_Config:u8|mI2C_CLK_DIV[7]                                                                                                                            ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; -0.003     ; 1.595      ;
; 1.446 ; I2C_CCD_Config:u8|combo_cnt[17]                                                                                                                                 ; I2C_CCD_Config:u8|mI2C_CLK_DIV[3]                                                                                                                            ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; -0.003     ; 1.595      ;
; 1.446 ; I2C_CCD_Config:u8|combo_cnt[17]                                                                                                                                 ; I2C_CCD_Config:u8|mI2C_CLK_DIV[4]                                                                                                                            ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; -0.003     ; 1.595      ;
; 1.446 ; I2C_CCD_Config:u8|combo_cnt[17]                                                                                                                                 ; I2C_CCD_Config:u8|mI2C_CLK_DIV[5]                                                                                                                            ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; -0.003     ; 1.595      ;
; 1.446 ; I2C_CCD_Config:u8|combo_cnt[17]                                                                                                                                 ; I2C_CCD_Config:u8|mI2C_CLK_DIV[2]                                                                                                                            ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; -0.003     ; 1.595      ;
; 1.446 ; I2C_CCD_Config:u8|combo_cnt[17]                                                                                                                                 ; I2C_CCD_Config:u8|mI2C_CLK_DIV[1]                                                                                                                            ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; -0.003     ; 1.595      ;
; 1.446 ; I2C_CCD_Config:u8|combo_cnt[17]                                                                                                                                 ; I2C_CCD_Config:u8|mI2C_CLK_DIV[0]                                                                                                                            ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; -0.003     ; 1.595      ;
; 1.474 ; Reset_Delay:u2|oRST_2                                                                                                                                           ; I2C_CCD_Config:u8|combo_cnt[24]                                                                                                                              ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; -0.008     ; 1.618      ;
; 1.474 ; Reset_Delay:u2|oRST_2                                                                                                                                           ; I2C_CCD_Config:u8|combo_cnt[22]                                                                                                                              ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; -0.008     ; 1.618      ;
; 1.474 ; Reset_Delay:u2|oRST_2                                                                                                                                           ; I2C_CCD_Config:u8|combo_cnt[23]                                                                                                                              ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; -0.008     ; 1.618      ;
; 1.474 ; Reset_Delay:u2|oRST_2                                                                                                                                           ; I2C_CCD_Config:u8|combo_cnt[20]                                                                                                                              ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; -0.008     ; 1.618      ;
; 1.474 ; Reset_Delay:u2|oRST_2                                                                                                                                           ; I2C_CCD_Config:u8|combo_cnt[21]                                                                                                                              ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; -0.008     ; 1.618      ;
; 1.474 ; Reset_Delay:u2|oRST_2                                                                                                                                           ; I2C_CCD_Config:u8|combo_cnt[18]                                                                                                                              ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; -0.008     ; 1.618      ;
; 1.474 ; Reset_Delay:u2|oRST_2                                                                                                                                           ; I2C_CCD_Config:u8|combo_cnt[19]                                                                                                                              ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; -0.008     ; 1.618      ;
; 1.474 ; Reset_Delay:u2|oRST_2                                                                                                                                           ; I2C_CCD_Config:u8|combo_cnt[16]                                                                                                                              ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; -0.008     ; 1.618      ;
; 1.474 ; Reset_Delay:u2|oRST_2                                                                                                                                           ; I2C_CCD_Config:u8|combo_cnt[17]                                                                                                                              ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; -0.008     ; 1.618      ;
; 1.474 ; Reset_Delay:u2|oRST_2                                                                                                                                           ; I2C_CCD_Config:u8|combo_cnt[15]                                                                                                                              ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; -0.008     ; 1.618      ;
; 1.474 ; Reset_Delay:u2|oRST_2                                                                                                                                           ; I2C_CCD_Config:u8|combo_cnt[13]                                                                                                                              ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; -0.008     ; 1.618      ;
; 1.474 ; Reset_Delay:u2|oRST_2                                                                                                                                           ; I2C_CCD_Config:u8|combo_cnt[14]                                                                                                                              ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; -0.008     ; 1.618      ;
; 1.474 ; Reset_Delay:u2|oRST_2                                                                                                                                           ; I2C_CCD_Config:u8|combo_cnt[12]                                                                                                                              ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; -0.008     ; 1.618      ;
; 1.475 ; Reset_Delay:u2|oRST_2                                                                                                                                           ; I2C_CCD_Config:u8|iexposure_adj_delay[3]                                                                                                                     ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; -0.009     ; 1.618      ;
; 1.475 ; Reset_Delay:u2|oRST_2                                                                                                                                           ; I2C_CCD_Config:u8|iexposure_adj_delay[2]                                                                                                                     ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; -0.009     ; 1.618      ;
; 1.475 ; Reset_Delay:u2|oRST_2                                                                                                                                           ; I2C_CCD_Config:u8|iexposure_adj_delay[1]                                                                                                                     ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; -0.009     ; 1.618      ;
; 1.475 ; Reset_Delay:u2|oRST_2                                                                                                                                           ; I2C_CCD_Config:u8|combo_cnt[11]                                                                                                                              ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; -0.011     ; 1.616      ;
; 1.475 ; Reset_Delay:u2|oRST_2                                                                                                                                           ; I2C_CCD_Config:u8|combo_cnt[10]                                                                                                                              ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; -0.011     ; 1.616      ;
; 1.475 ; Reset_Delay:u2|oRST_2                                                                                                                                           ; I2C_CCD_Config:u8|combo_cnt[8]                                                                                                                               ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; -0.011     ; 1.616      ;
; 1.475 ; Reset_Delay:u2|oRST_2                                                                                                                                           ; I2C_CCD_Config:u8|combo_cnt[9]                                                                                                                               ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; -0.011     ; 1.616      ;
; 1.475 ; Reset_Delay:u2|oRST_2                                                                                                                                           ; I2C_CCD_Config:u8|combo_cnt[6]                                                                                                                               ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; -0.011     ; 1.616      ;
; 1.475 ; Reset_Delay:u2|oRST_2                                                                                                                                           ; I2C_CCD_Config:u8|combo_cnt[7]                                                                                                                               ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; -0.011     ; 1.616      ;
; 1.475 ; Reset_Delay:u2|oRST_2                                                                                                                                           ; I2C_CCD_Config:u8|combo_cnt[4]                                                                                                                               ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; -0.011     ; 1.616      ;
; 1.475 ; Reset_Delay:u2|oRST_2                                                                                                                                           ; I2C_CCD_Config:u8|combo_cnt[5]                                                                                                                               ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; -0.011     ; 1.616      ;
; 1.475 ; Reset_Delay:u2|oRST_2                                                                                                                                           ; I2C_CCD_Config:u8|combo_cnt[2]                                                                                                                               ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; -0.011     ; 1.616      ;
; 1.475 ; Reset_Delay:u2|oRST_2                                                                                                                                           ; I2C_CCD_Config:u8|combo_cnt[3]                                                                                                                               ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; -0.011     ; 1.616      ;
; 1.475 ; Reset_Delay:u2|oRST_2                                                                                                                                           ; I2C_CCD_Config:u8|combo_cnt[0]                                                                                                                               ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; -0.011     ; 1.616      ;
; 1.475 ; Reset_Delay:u2|oRST_2                                                                                                                                           ; I2C_CCD_Config:u8|combo_cnt[1]                                                                                                                               ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; -0.011     ; 1.616      ;
; 1.475 ; Reset_Delay:u2|oRST_2                                                                                                                                           ; I2C_CCD_Config:u8|iexposure_adj_delay[0]                                                                                                                     ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; -0.009     ; 1.618      ;
; 1.475 ; Reset_Delay:u2|oRST_2                                                                                                                                           ; I2C_CCD_Config:u8|senosr_exposure[7]                                                                                                                         ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; -0.011     ; 1.616      ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------+----------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Removal: 'unew|altpll_component|pll|clk[2]'                                                                                                                                                                                                                                                      ;
+-------+-----------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------+----------------------------------+--------------+------------+------------+
; Slack ; From Node             ; To Node                                                                                                                                                      ; Launch Clock                     ; Latch Clock                      ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------+----------------------------------+--------------+------------+------------+
; 1.446 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[9]                     ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[2] ; 0.000        ; -0.015     ; 1.583      ;
; 1.446 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[8]                     ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[2] ; 0.000        ; -0.015     ; 1.583      ;
; 1.446 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe23a[8]  ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[2] ; 0.000        ; -0.009     ; 1.589      ;
; 1.446 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe23a[9]  ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[2] ; 0.000        ; -0.009     ; 1.589      ;
; 1.446 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[7]                     ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[2] ; 0.000        ; -0.015     ; 1.583      ;
; 1.446 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_gray2bin_kdb:wrptr_g_gray2bin|xor6_OTERM81                 ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[2] ; 0.000        ; -0.015     ; 1.583      ;
; 1.446 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[6]                     ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[2] ; 0.000        ; -0.015     ; 1.583      ;
; 1.446 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe23a[7]  ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[2] ; 0.000        ; -0.009     ; 1.589      ;
; 1.446 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[5]                     ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[2] ; 0.000        ; -0.015     ; 1.583      ;
; 1.446 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[4]                     ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[2] ; 0.000        ; -0.015     ; 1.583      ;
; 1.446 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[3]                     ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[2] ; 0.000        ; -0.015     ; 1.583      ;
; 1.446 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|cmpr_536:wrfull_eq_comp|aneb_result_wire[0]~4_OTERM87        ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[2] ; 0.000        ; -0.015     ; 1.583      ;
; 1.446 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|cmpr_536:wrfull_eq_comp|aneb_result_wire[0]~2_OTERM95        ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[2] ; 0.000        ; -0.015     ; 1.583      ;
; 1.446 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|cmpr_536:wrfull_eq_comp|aneb_result_wire[0]~1_OTERM75        ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[2] ; 0.000        ; -0.015     ; 1.583      ;
; 1.446 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|cmpr_536:wrfull_eq_comp|aneb_result_wire[0]~3_OTERM83        ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[2] ; 0.000        ; -0.015     ; 1.583      ;
; 1.446 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[2]                     ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[2] ; 0.000        ; -0.015     ; 1.583      ;
; 1.446 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[0]                     ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[2] ; 0.000        ; -0.015     ; 1.583      ;
; 1.446 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|parity11                          ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[2] ; 0.000        ; -0.015     ; 1.583      ;
; 1.446 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[1]                     ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[2] ; 0.000        ; -0.015     ; 1.583      ;
; 1.446 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe23a[6]  ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[2] ; 0.000        ; -0.009     ; 1.589      ;
; 1.446 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_gray2bin_kdb:wrptr_g_gray2bin|xor3_OTERM93                 ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[2] ; 0.000        ; -0.015     ; 1.583      ;
; 1.446 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|sub_parity12a2                    ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[2] ; 0.000        ; -0.015     ; 1.583      ;
; 1.446 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|sub_parity12a1                    ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[2] ; 0.000        ; -0.015     ; 1.583      ;
; 1.446 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|sub_parity12a0                    ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[2] ; 0.000        ; -0.015     ; 1.583      ;
; 1.446 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|delayed_wrptr_g[8]                                           ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[2] ; 0.000        ; -0.009     ; 1.589      ;
; 1.446 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|delayed_wrptr_g[7]                                           ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[2] ; 0.000        ; -0.009     ; 1.589      ;
; 1.446 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|delayed_wrptr_g[9]                                           ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[2] ; 0.000        ; -0.009     ; 1.589      ;
; 1.447 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_kec:rs_brp|dffe17a[8]                               ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.002      ; 1.601      ;
; 1.447 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_kec:rs_bwp|dffe17a[8]                               ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.002      ; 1.601      ;
; 1.447 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|op_2~16_OTERM65                                              ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[2] ; 0.000        ; -0.009     ; 1.590      ;
; 1.447 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|op_1~16_OTERM69                                             ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.006      ; 1.605      ;
; 1.447 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe20a[1] ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.006      ; 1.605      ;
; 1.447 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe20a[0] ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.006      ; 1.605      ;
; 1.447 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe20a[9] ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.006      ; 1.605      ;
; 1.447 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe20a[0] ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.002      ; 1.601      ;
; 1.447 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe20a[1] ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.002      ; 1.601      ;
; 1.447 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|rdptr_g[0]                                                  ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.002      ; 1.601      ;
; 1.447 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|rdptr_g[1]                                                  ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.002      ; 1.601      ;
; 1.447 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_kec:rs_brp|dffe17a[7]                               ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.003      ; 1.602      ;
; 1.447 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_kec:rs_bwp|dffe17a[7]                               ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.003      ; 1.602      ;
; 1.447 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe19a[9] ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.006      ; 1.605      ;
; 1.447 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe19a[2] ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 1.599      ;
; 1.447 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe20a[4] ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.006      ; 1.605      ;
; 1.447 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe20a[8] ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.006      ; 1.605      ;
; 1.447 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe20a[7] ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.006      ; 1.605      ;
; 1.447 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|rdptr_g[7]                                                  ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.005      ; 1.604      ;
; 1.447 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe20a[6] ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.006      ; 1.605      ;
; 1.447 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe20a[2] ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.002      ; 1.601      ;
; 1.447 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|rdptr_g[2]                                                  ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.002      ; 1.601      ;
; 1.447 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe20a[3] ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.002      ; 1.601      ;
; 1.447 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|rdptr_g[3]                                                  ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.002      ; 1.601      ;
; 1.447 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe20a[4] ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.002      ; 1.601      ;
; 1.447 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|rdptr_g[5]                                                  ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.002      ; 1.601      ;
; 1.447 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe20a[5] ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.002      ; 1.601      ;
; 1.447 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|rdptr_g[4]                                                  ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.002      ; 1.601      ;
; 1.447 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|rdptr_g[7]                                                  ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.002      ; 1.601      ;
; 1.447 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|rdptr_g[6]                                                  ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.002      ; 1.601      ;
; 1.447 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe20a[7] ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.002      ; 1.601      ;
; 1.447 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe20a[6] ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.002      ; 1.601      ;
; 1.447 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe20a[8] ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.002      ; 1.601      ;
; 1.447 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|rdptr_g[8]                                                  ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.002      ; 1.601      ;
; 1.447 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe20a[9] ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.002      ; 1.601      ;
; 1.447 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|rdptr_g[9]                                                  ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.002      ; 1.601      ;
; 1.447 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_kec:rs_bwp|dffe17a[6]                               ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.003      ; 1.602      ;
; 1.447 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_kec:rs_brp|dffe17a[6]                               ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.003      ; 1.602      ;
; 1.447 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe19a[4] ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.006      ; 1.605      ;
; 1.447 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe19a[8] ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.006      ; 1.605      ;
; 1.447 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe19a[7] ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.006      ; 1.605      ;
; 1.447 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe19a[6] ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.006      ; 1.605      ;
; 1.447 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe19a[3] ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.002      ; 1.601      ;
; 1.447 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe19a[7] ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.002      ; 1.601      ;
; 1.447 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe19a[6] ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.002      ; 1.601      ;
; 1.447 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe19a[9] ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.002      ; 1.601      ;
; 1.447 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe19a[0] ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.002      ; 1.601      ;
; 1.447 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe19a[1] ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.002      ; 1.601      ;
; 1.447 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_kec:rs_brp|dffe17a[5]                               ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.003      ; 1.602      ;
; 1.447 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_kec:rs_bwp|dffe17a[5]                               ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.003      ; 1.602      ;
; 1.447 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe24a[8]  ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[2] ; 0.000        ; -0.009     ; 1.590      ;
; 1.447 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe24a[9]  ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[2] ; 0.000        ; -0.009     ; 1.590      ;
; 1.447 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe19a[2] ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.002      ; 1.601      ;
; 1.447 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe19a[4] ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.002      ; 1.601      ;
; 1.447 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe19a[8] ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.002      ; 1.601      ;
; 1.447 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_kec:rs_bwp|dffe17a[4]                               ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.003      ; 1.602      ;
; 1.447 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_kec:rs_brp|dffe17a[4]                               ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.003      ; 1.602      ;
; 1.447 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_kec:rs_brp|dffe17a[3]                               ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.003      ; 1.602      ;
; 1.447 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_kec:rs_bwp|dffe17a[3]                               ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.003      ; 1.602      ;
; 1.447 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe24a[7]  ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[2] ; 0.000        ; -0.009     ; 1.590      ;
; 1.447 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_gray2bin_kdb:ws_dgrp_gray2bin|xor6_OTERM79                 ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[2] ; 0.000        ; -0.009     ; 1.590      ;
; 1.447 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_kec:rs_bwp|dffe17a[2]                               ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.003      ; 1.602      ;
; 1.447 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_kec:rs_brp|dffe17a[2]                               ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.003      ; 1.602      ;
; 1.447 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_kec:rs_bwp|dffe17a[1]                               ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.003      ; 1.602      ;
; 1.447 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_kec:rs_brp|dffe17a[1]                               ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.003      ; 1.602      ;
; 1.447 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe24a[5]  ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[2] ; 0.000        ; -0.009     ; 1.590      ;
; 1.447 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_kec:rs_bwp|dffe17a[0]                               ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.003      ; 1.602      ;
; 1.447 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_kec:rs_brp|dffe17a[0]                               ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.003      ; 1.602      ;
; 1.447 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe24a[1]  ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[2] ; 0.000        ; -0.015     ; 1.584      ;
; 1.447 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe24a[0]  ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[2] ; 0.000        ; -0.015     ; 1.584      ;
; 1.447 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe24a[4]  ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[2] ; 0.000        ; -0.009     ; 1.590      ;
; 1.447 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_gray2bin_kdb:ws_dgrp_gray2bin|xor3_OTERM89                 ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[2] ; 0.000        ; -0.015     ; 1.584      ;
; 1.447 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe23a[0]  ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[2] ; 0.000        ; -0.009     ; 1.590      ;
+-------+-----------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------+----------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'unew|altpll_component|pll|clk[2]'                                                                                                                                                                                                                                 ;
+-------+--------------+----------------+------------------+----------------------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock                            ; Clock Edge ; Target                                                                                                                                                                                  ;
+-------+--------------+----------------+------------------+----------------------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 2.620 ; 5.000        ; 2.380          ; High Pulse Width ; unew|altpll_component|pll|clk[2] ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[0]                           ;
; 2.620 ; 5.000        ; 2.380          ; Low Pulse Width  ; unew|altpll_component|pll|clk[2] ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[0]                           ;
; 2.620 ; 5.000        ; 2.380          ; High Pulse Width ; unew|altpll_component|pll|clk[2] ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[1]                           ;
; 2.620 ; 5.000        ; 2.380          ; Low Pulse Width  ; unew|altpll_component|pll|clk[2] ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[1]                           ;
; 2.620 ; 5.000        ; 2.380          ; High Pulse Width ; unew|altpll_component|pll|clk[2] ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[2]                           ;
; 2.620 ; 5.000        ; 2.380          ; Low Pulse Width  ; unew|altpll_component|pll|clk[2] ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[2]                           ;
; 2.620 ; 5.000        ; 2.380          ; High Pulse Width ; unew|altpll_component|pll|clk[2] ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[3]                           ;
; 2.620 ; 5.000        ; 2.380          ; Low Pulse Width  ; unew|altpll_component|pll|clk[2] ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[3]                           ;
; 2.620 ; 5.000        ; 2.380          ; High Pulse Width ; unew|altpll_component|pll|clk[2] ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[4]                           ;
; 2.620 ; 5.000        ; 2.380          ; Low Pulse Width  ; unew|altpll_component|pll|clk[2] ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[4]                           ;
; 2.620 ; 5.000        ; 2.380          ; High Pulse Width ; unew|altpll_component|pll|clk[2] ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[5]                           ;
; 2.620 ; 5.000        ; 2.380          ; Low Pulse Width  ; unew|altpll_component|pll|clk[2] ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[5]                           ;
; 2.620 ; 5.000        ; 2.380          ; High Pulse Width ; unew|altpll_component|pll|clk[2] ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[6]                           ;
; 2.620 ; 5.000        ; 2.380          ; Low Pulse Width  ; unew|altpll_component|pll|clk[2] ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[6]                           ;
; 2.620 ; 5.000        ; 2.380          ; High Pulse Width ; unew|altpll_component|pll|clk[2] ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[7]                           ;
; 2.620 ; 5.000        ; 2.380          ; Low Pulse Width  ; unew|altpll_component|pll|clk[2] ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[7]                           ;
; 2.620 ; 5.000        ; 2.380          ; High Pulse Width ; unew|altpll_component|pll|clk[2] ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[8]                           ;
; 2.620 ; 5.000        ; 2.380          ; Low Pulse Width  ; unew|altpll_component|pll|clk[2] ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[8]                           ;
; 2.620 ; 5.000        ; 2.380          ; High Pulse Width ; unew|altpll_component|pll|clk[2] ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~porta_address_reg0 ;
; 2.620 ; 5.000        ; 2.380          ; Low Pulse Width  ; unew|altpll_component|pll|clk[2] ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~porta_address_reg0 ;
; 2.620 ; 5.000        ; 2.380          ; High Pulse Width ; unew|altpll_component|pll|clk[2] ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~porta_address_reg1 ;
; 2.620 ; 5.000        ; 2.380          ; Low Pulse Width  ; unew|altpll_component|pll|clk[2] ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~porta_address_reg1 ;
; 2.620 ; 5.000        ; 2.380          ; High Pulse Width ; unew|altpll_component|pll|clk[2] ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~porta_address_reg2 ;
; 2.620 ; 5.000        ; 2.380          ; Low Pulse Width  ; unew|altpll_component|pll|clk[2] ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~porta_address_reg2 ;
; 2.620 ; 5.000        ; 2.380          ; High Pulse Width ; unew|altpll_component|pll|clk[2] ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~porta_address_reg3 ;
; 2.620 ; 5.000        ; 2.380          ; Low Pulse Width  ; unew|altpll_component|pll|clk[2] ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~porta_address_reg3 ;
; 2.620 ; 5.000        ; 2.380          ; High Pulse Width ; unew|altpll_component|pll|clk[2] ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~porta_address_reg4 ;
; 2.620 ; 5.000        ; 2.380          ; Low Pulse Width  ; unew|altpll_component|pll|clk[2] ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~porta_address_reg4 ;
; 2.620 ; 5.000        ; 2.380          ; High Pulse Width ; unew|altpll_component|pll|clk[2] ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~porta_address_reg5 ;
; 2.620 ; 5.000        ; 2.380          ; Low Pulse Width  ; unew|altpll_component|pll|clk[2] ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~porta_address_reg5 ;
; 2.620 ; 5.000        ; 2.380          ; High Pulse Width ; unew|altpll_component|pll|clk[2] ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~porta_address_reg6 ;
; 2.620 ; 5.000        ; 2.380          ; Low Pulse Width  ; unew|altpll_component|pll|clk[2] ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~porta_address_reg6 ;
; 2.620 ; 5.000        ; 2.380          ; High Pulse Width ; unew|altpll_component|pll|clk[2] ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~porta_address_reg7 ;
; 2.620 ; 5.000        ; 2.380          ; Low Pulse Width  ; unew|altpll_component|pll|clk[2] ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~porta_address_reg7 ;
; 2.620 ; 5.000        ; 2.380          ; High Pulse Width ; unew|altpll_component|pll|clk[2] ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~porta_address_reg8 ;
; 2.620 ; 5.000        ; 2.380          ; Low Pulse Width  ; unew|altpll_component|pll|clk[2] ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~porta_address_reg8 ;
; 2.620 ; 5.000        ; 2.380          ; High Pulse Width ; unew|altpll_component|pll|clk[2] ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[0]                           ;
; 2.620 ; 5.000        ; 2.380          ; Low Pulse Width  ; unew|altpll_component|pll|clk[2] ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[0]                           ;
; 2.620 ; 5.000        ; 2.380          ; High Pulse Width ; unew|altpll_component|pll|clk[2] ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[1]                           ;
; 2.620 ; 5.000        ; 2.380          ; Low Pulse Width  ; unew|altpll_component|pll|clk[2] ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[1]                           ;
; 2.620 ; 5.000        ; 2.380          ; High Pulse Width ; unew|altpll_component|pll|clk[2] ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[2]                           ;
; 2.620 ; 5.000        ; 2.380          ; Low Pulse Width  ; unew|altpll_component|pll|clk[2] ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[2]                           ;
; 2.620 ; 5.000        ; 2.380          ; High Pulse Width ; unew|altpll_component|pll|clk[2] ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[3]                           ;
; 2.620 ; 5.000        ; 2.380          ; Low Pulse Width  ; unew|altpll_component|pll|clk[2] ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[3]                           ;
; 2.620 ; 5.000        ; 2.380          ; High Pulse Width ; unew|altpll_component|pll|clk[2] ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[4]                           ;
; 2.620 ; 5.000        ; 2.380          ; Low Pulse Width  ; unew|altpll_component|pll|clk[2] ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[4]                           ;
; 2.620 ; 5.000        ; 2.380          ; High Pulse Width ; unew|altpll_component|pll|clk[2] ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[5]                           ;
; 2.620 ; 5.000        ; 2.380          ; Low Pulse Width  ; unew|altpll_component|pll|clk[2] ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[5]                           ;
; 2.620 ; 5.000        ; 2.380          ; High Pulse Width ; unew|altpll_component|pll|clk[2] ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[6]                           ;
; 2.620 ; 5.000        ; 2.380          ; Low Pulse Width  ; unew|altpll_component|pll|clk[2] ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[6]                           ;
; 2.620 ; 5.000        ; 2.380          ; High Pulse Width ; unew|altpll_component|pll|clk[2] ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[7]                           ;
; 2.620 ; 5.000        ; 2.380          ; Low Pulse Width  ; unew|altpll_component|pll|clk[2] ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[7]                           ;
; 2.620 ; 5.000        ; 2.380          ; High Pulse Width ; unew|altpll_component|pll|clk[2] ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[8]                           ;
; 2.620 ; 5.000        ; 2.380          ; Low Pulse Width  ; unew|altpll_component|pll|clk[2] ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[8]                           ;
; 2.620 ; 5.000        ; 2.380          ; High Pulse Width ; unew|altpll_component|pll|clk[2] ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~porta_address_reg0 ;
; 2.620 ; 5.000        ; 2.380          ; Low Pulse Width  ; unew|altpll_component|pll|clk[2] ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~porta_address_reg0 ;
; 2.620 ; 5.000        ; 2.380          ; High Pulse Width ; unew|altpll_component|pll|clk[2] ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~porta_address_reg1 ;
; 2.620 ; 5.000        ; 2.380          ; Low Pulse Width  ; unew|altpll_component|pll|clk[2] ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~porta_address_reg1 ;
; 2.620 ; 5.000        ; 2.380          ; High Pulse Width ; unew|altpll_component|pll|clk[2] ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~porta_address_reg2 ;
; 2.620 ; 5.000        ; 2.380          ; Low Pulse Width  ; unew|altpll_component|pll|clk[2] ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~porta_address_reg2 ;
; 2.620 ; 5.000        ; 2.380          ; High Pulse Width ; unew|altpll_component|pll|clk[2] ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~porta_address_reg3 ;
; 2.620 ; 5.000        ; 2.380          ; Low Pulse Width  ; unew|altpll_component|pll|clk[2] ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~porta_address_reg3 ;
; 2.620 ; 5.000        ; 2.380          ; High Pulse Width ; unew|altpll_component|pll|clk[2] ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~porta_address_reg4 ;
; 2.620 ; 5.000        ; 2.380          ; Low Pulse Width  ; unew|altpll_component|pll|clk[2] ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~porta_address_reg4 ;
; 2.620 ; 5.000        ; 2.380          ; High Pulse Width ; unew|altpll_component|pll|clk[2] ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~porta_address_reg5 ;
; 2.620 ; 5.000        ; 2.380          ; Low Pulse Width  ; unew|altpll_component|pll|clk[2] ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~porta_address_reg5 ;
; 2.620 ; 5.000        ; 2.380          ; High Pulse Width ; unew|altpll_component|pll|clk[2] ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~porta_address_reg6 ;
; 2.620 ; 5.000        ; 2.380          ; Low Pulse Width  ; unew|altpll_component|pll|clk[2] ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~porta_address_reg6 ;
; 2.620 ; 5.000        ; 2.380          ; High Pulse Width ; unew|altpll_component|pll|clk[2] ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~porta_address_reg7 ;
; 2.620 ; 5.000        ; 2.380          ; Low Pulse Width  ; unew|altpll_component|pll|clk[2] ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~porta_address_reg7 ;
; 2.620 ; 5.000        ; 2.380          ; High Pulse Width ; unew|altpll_component|pll|clk[2] ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~porta_address_reg8 ;
; 2.620 ; 5.000        ; 2.380          ; Low Pulse Width  ; unew|altpll_component|pll|clk[2] ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~porta_address_reg8 ;
; 2.873 ; 5.000        ; 2.127          ; High Pulse Width ; unew|altpll_component|pll|clk[2] ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_address_reg0  ;
; 2.873 ; 5.000        ; 2.127          ; Low Pulse Width  ; unew|altpll_component|pll|clk[2] ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_address_reg0  ;
; 2.873 ; 5.000        ; 2.127          ; High Pulse Width ; unew|altpll_component|pll|clk[2] ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_address_reg1  ;
; 2.873 ; 5.000        ; 2.127          ; Low Pulse Width  ; unew|altpll_component|pll|clk[2] ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_address_reg1  ;
; 2.873 ; 5.000        ; 2.127          ; High Pulse Width ; unew|altpll_component|pll|clk[2] ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_address_reg2  ;
; 2.873 ; 5.000        ; 2.127          ; Low Pulse Width  ; unew|altpll_component|pll|clk[2] ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_address_reg2  ;
; 2.873 ; 5.000        ; 2.127          ; High Pulse Width ; unew|altpll_component|pll|clk[2] ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_address_reg3  ;
; 2.873 ; 5.000        ; 2.127          ; Low Pulse Width  ; unew|altpll_component|pll|clk[2] ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_address_reg3  ;
; 2.873 ; 5.000        ; 2.127          ; High Pulse Width ; unew|altpll_component|pll|clk[2] ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_address_reg4  ;
; 2.873 ; 5.000        ; 2.127          ; Low Pulse Width  ; unew|altpll_component|pll|clk[2] ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_address_reg4  ;
; 2.873 ; 5.000        ; 2.127          ; High Pulse Width ; unew|altpll_component|pll|clk[2] ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_address_reg5  ;
; 2.873 ; 5.000        ; 2.127          ; Low Pulse Width  ; unew|altpll_component|pll|clk[2] ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_address_reg5  ;
; 2.873 ; 5.000        ; 2.127          ; High Pulse Width ; unew|altpll_component|pll|clk[2] ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_address_reg6  ;
; 2.873 ; 5.000        ; 2.127          ; Low Pulse Width  ; unew|altpll_component|pll|clk[2] ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_address_reg6  ;
; 2.873 ; 5.000        ; 2.127          ; High Pulse Width ; unew|altpll_component|pll|clk[2] ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_address_reg7  ;
; 2.873 ; 5.000        ; 2.127          ; Low Pulse Width  ; unew|altpll_component|pll|clk[2] ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_address_reg7  ;
; 2.873 ; 5.000        ; 2.127          ; High Pulse Width ; unew|altpll_component|pll|clk[2] ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_address_reg8  ;
; 2.873 ; 5.000        ; 2.127          ; Low Pulse Width  ; unew|altpll_component|pll|clk[2] ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_address_reg8  ;
; 2.873 ; 5.000        ; 2.127          ; High Pulse Width ; unew|altpll_component|pll|clk[2] ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_datain_reg0   ;
; 2.873 ; 5.000        ; 2.127          ; Low Pulse Width  ; unew|altpll_component|pll|clk[2] ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_datain_reg0   ;
; 2.873 ; 5.000        ; 2.127          ; High Pulse Width ; unew|altpll_component|pll|clk[2] ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_datain_reg1   ;
; 2.873 ; 5.000        ; 2.127          ; Low Pulse Width  ; unew|altpll_component|pll|clk[2] ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_datain_reg1   ;
; 2.873 ; 5.000        ; 2.127          ; High Pulse Width ; unew|altpll_component|pll|clk[2] ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_datain_reg2   ;
; 2.873 ; 5.000        ; 2.127          ; Low Pulse Width  ; unew|altpll_component|pll|clk[2] ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_datain_reg2   ;
; 2.873 ; 5.000        ; 2.127          ; High Pulse Width ; unew|altpll_component|pll|clk[2] ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_datain_reg3   ;
; 2.873 ; 5.000        ; 2.127          ; Low Pulse Width  ; unew|altpll_component|pll|clk[2] ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_datain_reg3   ;
; 2.873 ; 5.000        ; 2.127          ; High Pulse Width ; unew|altpll_component|pll|clk[2] ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_datain_reg4   ;
; 2.873 ; 5.000        ; 2.127          ; Low Pulse Width  ; unew|altpll_component|pll|clk[2] ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_datain_reg4   ;
+-------+--------------+----------------+------------------+----------------------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'unew|altpll_component|pll|clk[1]'                                                                                                                                                                                                                                                                                                                                                              ;
+-------+--------------+----------------+------------------+----------------------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock                            ; Clock Edge ; Target                                                                                                                                                                                                                                                                                                               ;
+-------+--------------+----------------+------------------+----------------------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; unew|altpll_component|pll|clk[1] ; Rise       ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_ocimem:the_cpu_0_nios2_ocimem|cpu_0_ociram_lpm_dram_bdp_component_module:cpu_0_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_c572:auto_generated|ram_block1a0~porta_address_reg0 ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; unew|altpll_component|pll|clk[1] ; Rise       ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_ocimem:the_cpu_0_nios2_ocimem|cpu_0_ociram_lpm_dram_bdp_component_module:cpu_0_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_c572:auto_generated|ram_block1a0~porta_address_reg0 ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; unew|altpll_component|pll|clk[1] ; Rise       ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_ocimem:the_cpu_0_nios2_ocimem|cpu_0_ociram_lpm_dram_bdp_component_module:cpu_0_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_c572:auto_generated|ram_block1a0~porta_address_reg1 ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; unew|altpll_component|pll|clk[1] ; Rise       ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_ocimem:the_cpu_0_nios2_ocimem|cpu_0_ociram_lpm_dram_bdp_component_module:cpu_0_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_c572:auto_generated|ram_block1a0~porta_address_reg1 ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; unew|altpll_component|pll|clk[1] ; Rise       ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_ocimem:the_cpu_0_nios2_ocimem|cpu_0_ociram_lpm_dram_bdp_component_module:cpu_0_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_c572:auto_generated|ram_block1a0~porta_address_reg2 ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; unew|altpll_component|pll|clk[1] ; Rise       ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_ocimem:the_cpu_0_nios2_ocimem|cpu_0_ociram_lpm_dram_bdp_component_module:cpu_0_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_c572:auto_generated|ram_block1a0~porta_address_reg2 ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; unew|altpll_component|pll|clk[1] ; Rise       ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_ocimem:the_cpu_0_nios2_ocimem|cpu_0_ociram_lpm_dram_bdp_component_module:cpu_0_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_c572:auto_generated|ram_block1a0~porta_address_reg3 ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; unew|altpll_component|pll|clk[1] ; Rise       ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_ocimem:the_cpu_0_nios2_ocimem|cpu_0_ociram_lpm_dram_bdp_component_module:cpu_0_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_c572:auto_generated|ram_block1a0~porta_address_reg3 ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; unew|altpll_component|pll|clk[1] ; Rise       ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_ocimem:the_cpu_0_nios2_ocimem|cpu_0_ociram_lpm_dram_bdp_component_module:cpu_0_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_c572:auto_generated|ram_block1a0~porta_address_reg4 ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; unew|altpll_component|pll|clk[1] ; Rise       ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_ocimem:the_cpu_0_nios2_ocimem|cpu_0_ociram_lpm_dram_bdp_component_module:cpu_0_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_c572:auto_generated|ram_block1a0~porta_address_reg4 ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; unew|altpll_component|pll|clk[1] ; Rise       ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_ocimem:the_cpu_0_nios2_ocimem|cpu_0_ociram_lpm_dram_bdp_component_module:cpu_0_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_c572:auto_generated|ram_block1a0~porta_address_reg5 ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; unew|altpll_component|pll|clk[1] ; Rise       ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_ocimem:the_cpu_0_nios2_ocimem|cpu_0_ociram_lpm_dram_bdp_component_module:cpu_0_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_c572:auto_generated|ram_block1a0~porta_address_reg5 ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; unew|altpll_component|pll|clk[1] ; Rise       ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_ocimem:the_cpu_0_nios2_ocimem|cpu_0_ociram_lpm_dram_bdp_component_module:cpu_0_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_c572:auto_generated|ram_block1a0~porta_address_reg6 ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; unew|altpll_component|pll|clk[1] ; Rise       ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_ocimem:the_cpu_0_nios2_ocimem|cpu_0_ociram_lpm_dram_bdp_component_module:cpu_0_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_c572:auto_generated|ram_block1a0~porta_address_reg6 ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; unew|altpll_component|pll|clk[1] ; Rise       ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_ocimem:the_cpu_0_nios2_ocimem|cpu_0_ociram_lpm_dram_bdp_component_module:cpu_0_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_c572:auto_generated|ram_block1a0~porta_address_reg7 ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; unew|altpll_component|pll|clk[1] ; Rise       ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_ocimem:the_cpu_0_nios2_ocimem|cpu_0_ociram_lpm_dram_bdp_component_module:cpu_0_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_c572:auto_generated|ram_block1a0~porta_address_reg7 ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; unew|altpll_component|pll|clk[1] ; Rise       ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_ocimem:the_cpu_0_nios2_ocimem|cpu_0_ociram_lpm_dram_bdp_component_module:cpu_0_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_c572:auto_generated|ram_block1a0~porta_bytena_reg0  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; unew|altpll_component|pll|clk[1] ; Rise       ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_ocimem:the_cpu_0_nios2_ocimem|cpu_0_ociram_lpm_dram_bdp_component_module:cpu_0_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_c572:auto_generated|ram_block1a0~porta_bytena_reg0  ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; unew|altpll_component|pll|clk[1] ; Rise       ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_ocimem:the_cpu_0_nios2_ocimem|cpu_0_ociram_lpm_dram_bdp_component_module:cpu_0_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_c572:auto_generated|ram_block1a0~porta_bytena_reg1  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; unew|altpll_component|pll|clk[1] ; Rise       ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_ocimem:the_cpu_0_nios2_ocimem|cpu_0_ociram_lpm_dram_bdp_component_module:cpu_0_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_c572:auto_generated|ram_block1a0~porta_bytena_reg1  ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; unew|altpll_component|pll|clk[1] ; Rise       ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_ocimem:the_cpu_0_nios2_ocimem|cpu_0_ociram_lpm_dram_bdp_component_module:cpu_0_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_c572:auto_generated|ram_block1a0~porta_datain_reg0  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; unew|altpll_component|pll|clk[1] ; Rise       ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_ocimem:the_cpu_0_nios2_ocimem|cpu_0_ociram_lpm_dram_bdp_component_module:cpu_0_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_c572:auto_generated|ram_block1a0~porta_datain_reg0  ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; unew|altpll_component|pll|clk[1] ; Rise       ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_ocimem:the_cpu_0_nios2_ocimem|cpu_0_ociram_lpm_dram_bdp_component_module:cpu_0_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_c572:auto_generated|ram_block1a0~porta_datain_reg1  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; unew|altpll_component|pll|clk[1] ; Rise       ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_ocimem:the_cpu_0_nios2_ocimem|cpu_0_ociram_lpm_dram_bdp_component_module:cpu_0_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_c572:auto_generated|ram_block1a0~porta_datain_reg1  ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; unew|altpll_component|pll|clk[1] ; Rise       ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_ocimem:the_cpu_0_nios2_ocimem|cpu_0_ociram_lpm_dram_bdp_component_module:cpu_0_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_c572:auto_generated|ram_block1a0~porta_datain_reg10 ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; unew|altpll_component|pll|clk[1] ; Rise       ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_ocimem:the_cpu_0_nios2_ocimem|cpu_0_ociram_lpm_dram_bdp_component_module:cpu_0_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_c572:auto_generated|ram_block1a0~porta_datain_reg10 ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; unew|altpll_component|pll|clk[1] ; Rise       ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_ocimem:the_cpu_0_nios2_ocimem|cpu_0_ociram_lpm_dram_bdp_component_module:cpu_0_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_c572:auto_generated|ram_block1a0~porta_datain_reg11 ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; unew|altpll_component|pll|clk[1] ; Rise       ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_ocimem:the_cpu_0_nios2_ocimem|cpu_0_ociram_lpm_dram_bdp_component_module:cpu_0_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_c572:auto_generated|ram_block1a0~porta_datain_reg11 ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; unew|altpll_component|pll|clk[1] ; Rise       ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_ocimem:the_cpu_0_nios2_ocimem|cpu_0_ociram_lpm_dram_bdp_component_module:cpu_0_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_c572:auto_generated|ram_block1a0~porta_datain_reg12 ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; unew|altpll_component|pll|clk[1] ; Rise       ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_ocimem:the_cpu_0_nios2_ocimem|cpu_0_ociram_lpm_dram_bdp_component_module:cpu_0_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_c572:auto_generated|ram_block1a0~porta_datain_reg12 ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; unew|altpll_component|pll|clk[1] ; Rise       ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_ocimem:the_cpu_0_nios2_ocimem|cpu_0_ociram_lpm_dram_bdp_component_module:cpu_0_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_c572:auto_generated|ram_block1a0~porta_datain_reg13 ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; unew|altpll_component|pll|clk[1] ; Rise       ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_ocimem:the_cpu_0_nios2_ocimem|cpu_0_ociram_lpm_dram_bdp_component_module:cpu_0_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_c572:auto_generated|ram_block1a0~porta_datain_reg13 ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; unew|altpll_component|pll|clk[1] ; Rise       ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_ocimem:the_cpu_0_nios2_ocimem|cpu_0_ociram_lpm_dram_bdp_component_module:cpu_0_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_c572:auto_generated|ram_block1a0~porta_datain_reg14 ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; unew|altpll_component|pll|clk[1] ; Rise       ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_ocimem:the_cpu_0_nios2_ocimem|cpu_0_ociram_lpm_dram_bdp_component_module:cpu_0_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_c572:auto_generated|ram_block1a0~porta_datain_reg14 ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; unew|altpll_component|pll|clk[1] ; Rise       ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_ocimem:the_cpu_0_nios2_ocimem|cpu_0_ociram_lpm_dram_bdp_component_module:cpu_0_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_c572:auto_generated|ram_block1a0~porta_datain_reg15 ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; unew|altpll_component|pll|clk[1] ; Rise       ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_ocimem:the_cpu_0_nios2_ocimem|cpu_0_ociram_lpm_dram_bdp_component_module:cpu_0_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_c572:auto_generated|ram_block1a0~porta_datain_reg15 ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; unew|altpll_component|pll|clk[1] ; Rise       ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_ocimem:the_cpu_0_nios2_ocimem|cpu_0_ociram_lpm_dram_bdp_component_module:cpu_0_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_c572:auto_generated|ram_block1a0~porta_datain_reg2  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; unew|altpll_component|pll|clk[1] ; Rise       ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_ocimem:the_cpu_0_nios2_ocimem|cpu_0_ociram_lpm_dram_bdp_component_module:cpu_0_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_c572:auto_generated|ram_block1a0~porta_datain_reg2  ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; unew|altpll_component|pll|clk[1] ; Rise       ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_ocimem:the_cpu_0_nios2_ocimem|cpu_0_ociram_lpm_dram_bdp_component_module:cpu_0_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_c572:auto_generated|ram_block1a0~porta_datain_reg3  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; unew|altpll_component|pll|clk[1] ; Rise       ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_ocimem:the_cpu_0_nios2_ocimem|cpu_0_ociram_lpm_dram_bdp_component_module:cpu_0_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_c572:auto_generated|ram_block1a0~porta_datain_reg3  ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; unew|altpll_component|pll|clk[1] ; Rise       ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_ocimem:the_cpu_0_nios2_ocimem|cpu_0_ociram_lpm_dram_bdp_component_module:cpu_0_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_c572:auto_generated|ram_block1a0~porta_datain_reg4  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; unew|altpll_component|pll|clk[1] ; Rise       ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_ocimem:the_cpu_0_nios2_ocimem|cpu_0_ociram_lpm_dram_bdp_component_module:cpu_0_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_c572:auto_generated|ram_block1a0~porta_datain_reg4  ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; unew|altpll_component|pll|clk[1] ; Rise       ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_ocimem:the_cpu_0_nios2_ocimem|cpu_0_ociram_lpm_dram_bdp_component_module:cpu_0_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_c572:auto_generated|ram_block1a0~porta_datain_reg5  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; unew|altpll_component|pll|clk[1] ; Rise       ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_ocimem:the_cpu_0_nios2_ocimem|cpu_0_ociram_lpm_dram_bdp_component_module:cpu_0_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_c572:auto_generated|ram_block1a0~porta_datain_reg5  ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; unew|altpll_component|pll|clk[1] ; Rise       ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_ocimem:the_cpu_0_nios2_ocimem|cpu_0_ociram_lpm_dram_bdp_component_module:cpu_0_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_c572:auto_generated|ram_block1a0~porta_datain_reg6  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; unew|altpll_component|pll|clk[1] ; Rise       ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_ocimem:the_cpu_0_nios2_ocimem|cpu_0_ociram_lpm_dram_bdp_component_module:cpu_0_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_c572:auto_generated|ram_block1a0~porta_datain_reg6  ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; unew|altpll_component|pll|clk[1] ; Rise       ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_ocimem:the_cpu_0_nios2_ocimem|cpu_0_ociram_lpm_dram_bdp_component_module:cpu_0_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_c572:auto_generated|ram_block1a0~porta_datain_reg7  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; unew|altpll_component|pll|clk[1] ; Rise       ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_ocimem:the_cpu_0_nios2_ocimem|cpu_0_ociram_lpm_dram_bdp_component_module:cpu_0_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_c572:auto_generated|ram_block1a0~porta_datain_reg7  ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; unew|altpll_component|pll|clk[1] ; Rise       ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_ocimem:the_cpu_0_nios2_ocimem|cpu_0_ociram_lpm_dram_bdp_component_module:cpu_0_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_c572:auto_generated|ram_block1a0~porta_datain_reg8  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; unew|altpll_component|pll|clk[1] ; Rise       ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_ocimem:the_cpu_0_nios2_ocimem|cpu_0_ociram_lpm_dram_bdp_component_module:cpu_0_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_c572:auto_generated|ram_block1a0~porta_datain_reg8  ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; unew|altpll_component|pll|clk[1] ; Rise       ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_ocimem:the_cpu_0_nios2_ocimem|cpu_0_ociram_lpm_dram_bdp_component_module:cpu_0_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_c572:auto_generated|ram_block1a0~porta_datain_reg9  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; unew|altpll_component|pll|clk[1] ; Rise       ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_ocimem:the_cpu_0_nios2_ocimem|cpu_0_ociram_lpm_dram_bdp_component_module:cpu_0_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_c572:auto_generated|ram_block1a0~porta_datain_reg9  ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; unew|altpll_component|pll|clk[1] ; Rise       ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_ocimem:the_cpu_0_nios2_ocimem|cpu_0_ociram_lpm_dram_bdp_component_module:cpu_0_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_c572:auto_generated|ram_block1a0~porta_memory_reg0  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; unew|altpll_component|pll|clk[1] ; Rise       ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_ocimem:the_cpu_0_nios2_ocimem|cpu_0_ociram_lpm_dram_bdp_component_module:cpu_0_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_c572:auto_generated|ram_block1a0~porta_memory_reg0  ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; unew|altpll_component|pll|clk[1] ; Rise       ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_ocimem:the_cpu_0_nios2_ocimem|cpu_0_ociram_lpm_dram_bdp_component_module:cpu_0_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_c572:auto_generated|ram_block1a0~porta_we_reg       ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; unew|altpll_component|pll|clk[1] ; Rise       ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_ocimem:the_cpu_0_nios2_ocimem|cpu_0_ociram_lpm_dram_bdp_component_module:cpu_0_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_c572:auto_generated|ram_block1a0~porta_we_reg       ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; unew|altpll_component|pll|clk[1] ; Rise       ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_ocimem:the_cpu_0_nios2_ocimem|cpu_0_ociram_lpm_dram_bdp_component_module:cpu_0_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_c572:auto_generated|ram_block1a0~portb_address_reg0 ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; unew|altpll_component|pll|clk[1] ; Rise       ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_ocimem:the_cpu_0_nios2_ocimem|cpu_0_ociram_lpm_dram_bdp_component_module:cpu_0_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_c572:auto_generated|ram_block1a0~portb_address_reg0 ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; unew|altpll_component|pll|clk[1] ; Rise       ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_ocimem:the_cpu_0_nios2_ocimem|cpu_0_ociram_lpm_dram_bdp_component_module:cpu_0_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_c572:auto_generated|ram_block1a0~portb_address_reg1 ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; unew|altpll_component|pll|clk[1] ; Rise       ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_ocimem:the_cpu_0_nios2_ocimem|cpu_0_ociram_lpm_dram_bdp_component_module:cpu_0_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_c572:auto_generated|ram_block1a0~portb_address_reg1 ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; unew|altpll_component|pll|clk[1] ; Rise       ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_ocimem:the_cpu_0_nios2_ocimem|cpu_0_ociram_lpm_dram_bdp_component_module:cpu_0_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_c572:auto_generated|ram_block1a0~portb_address_reg2 ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; unew|altpll_component|pll|clk[1] ; Rise       ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_ocimem:the_cpu_0_nios2_ocimem|cpu_0_ociram_lpm_dram_bdp_component_module:cpu_0_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_c572:auto_generated|ram_block1a0~portb_address_reg2 ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; unew|altpll_component|pll|clk[1] ; Rise       ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_ocimem:the_cpu_0_nios2_ocimem|cpu_0_ociram_lpm_dram_bdp_component_module:cpu_0_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_c572:auto_generated|ram_block1a0~portb_address_reg3 ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; unew|altpll_component|pll|clk[1] ; Rise       ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_ocimem:the_cpu_0_nios2_ocimem|cpu_0_ociram_lpm_dram_bdp_component_module:cpu_0_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_c572:auto_generated|ram_block1a0~portb_address_reg3 ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; unew|altpll_component|pll|clk[1] ; Rise       ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_ocimem:the_cpu_0_nios2_ocimem|cpu_0_ociram_lpm_dram_bdp_component_module:cpu_0_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_c572:auto_generated|ram_block1a0~portb_address_reg4 ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; unew|altpll_component|pll|clk[1] ; Rise       ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_ocimem:the_cpu_0_nios2_ocimem|cpu_0_ociram_lpm_dram_bdp_component_module:cpu_0_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_c572:auto_generated|ram_block1a0~portb_address_reg4 ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; unew|altpll_component|pll|clk[1] ; Rise       ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_ocimem:the_cpu_0_nios2_ocimem|cpu_0_ociram_lpm_dram_bdp_component_module:cpu_0_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_c572:auto_generated|ram_block1a0~portb_address_reg5 ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; unew|altpll_component|pll|clk[1] ; Rise       ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_ocimem:the_cpu_0_nios2_ocimem|cpu_0_ociram_lpm_dram_bdp_component_module:cpu_0_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_c572:auto_generated|ram_block1a0~portb_address_reg5 ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; unew|altpll_component|pll|clk[1] ; Rise       ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_ocimem:the_cpu_0_nios2_ocimem|cpu_0_ociram_lpm_dram_bdp_component_module:cpu_0_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_c572:auto_generated|ram_block1a0~portb_address_reg6 ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; unew|altpll_component|pll|clk[1] ; Rise       ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_ocimem:the_cpu_0_nios2_ocimem|cpu_0_ociram_lpm_dram_bdp_component_module:cpu_0_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_c572:auto_generated|ram_block1a0~portb_address_reg6 ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; unew|altpll_component|pll|clk[1] ; Rise       ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_ocimem:the_cpu_0_nios2_ocimem|cpu_0_ociram_lpm_dram_bdp_component_module:cpu_0_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_c572:auto_generated|ram_block1a0~portb_address_reg7 ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; unew|altpll_component|pll|clk[1] ; Rise       ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_ocimem:the_cpu_0_nios2_ocimem|cpu_0_ociram_lpm_dram_bdp_component_module:cpu_0_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_c572:auto_generated|ram_block1a0~portb_address_reg7 ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; unew|altpll_component|pll|clk[1] ; Rise       ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_ocimem:the_cpu_0_nios2_ocimem|cpu_0_ociram_lpm_dram_bdp_component_module:cpu_0_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_c572:auto_generated|ram_block1a0~portb_datain_reg0  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; unew|altpll_component|pll|clk[1] ; Rise       ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_ocimem:the_cpu_0_nios2_ocimem|cpu_0_ociram_lpm_dram_bdp_component_module:cpu_0_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_c572:auto_generated|ram_block1a0~portb_datain_reg0  ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; unew|altpll_component|pll|clk[1] ; Rise       ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_ocimem:the_cpu_0_nios2_ocimem|cpu_0_ociram_lpm_dram_bdp_component_module:cpu_0_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_c572:auto_generated|ram_block1a0~portb_datain_reg1  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; unew|altpll_component|pll|clk[1] ; Rise       ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_ocimem:the_cpu_0_nios2_ocimem|cpu_0_ociram_lpm_dram_bdp_component_module:cpu_0_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_c572:auto_generated|ram_block1a0~portb_datain_reg1  ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; unew|altpll_component|pll|clk[1] ; Rise       ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_ocimem:the_cpu_0_nios2_ocimem|cpu_0_ociram_lpm_dram_bdp_component_module:cpu_0_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_c572:auto_generated|ram_block1a0~portb_datain_reg10 ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; unew|altpll_component|pll|clk[1] ; Rise       ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_ocimem:the_cpu_0_nios2_ocimem|cpu_0_ociram_lpm_dram_bdp_component_module:cpu_0_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_c572:auto_generated|ram_block1a0~portb_datain_reg10 ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; unew|altpll_component|pll|clk[1] ; Rise       ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_ocimem:the_cpu_0_nios2_ocimem|cpu_0_ociram_lpm_dram_bdp_component_module:cpu_0_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_c572:auto_generated|ram_block1a0~portb_datain_reg11 ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; unew|altpll_component|pll|clk[1] ; Rise       ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_ocimem:the_cpu_0_nios2_ocimem|cpu_0_ociram_lpm_dram_bdp_component_module:cpu_0_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_c572:auto_generated|ram_block1a0~portb_datain_reg11 ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; unew|altpll_component|pll|clk[1] ; Rise       ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_ocimem:the_cpu_0_nios2_ocimem|cpu_0_ociram_lpm_dram_bdp_component_module:cpu_0_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_c572:auto_generated|ram_block1a0~portb_datain_reg12 ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; unew|altpll_component|pll|clk[1] ; Rise       ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_ocimem:the_cpu_0_nios2_ocimem|cpu_0_ociram_lpm_dram_bdp_component_module:cpu_0_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_c572:auto_generated|ram_block1a0~portb_datain_reg12 ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; unew|altpll_component|pll|clk[1] ; Rise       ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_ocimem:the_cpu_0_nios2_ocimem|cpu_0_ociram_lpm_dram_bdp_component_module:cpu_0_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_c572:auto_generated|ram_block1a0~portb_datain_reg13 ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; unew|altpll_component|pll|clk[1] ; Rise       ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_ocimem:the_cpu_0_nios2_ocimem|cpu_0_ociram_lpm_dram_bdp_component_module:cpu_0_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_c572:auto_generated|ram_block1a0~portb_datain_reg13 ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; unew|altpll_component|pll|clk[1] ; Rise       ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_ocimem:the_cpu_0_nios2_ocimem|cpu_0_ociram_lpm_dram_bdp_component_module:cpu_0_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_c572:auto_generated|ram_block1a0~portb_datain_reg14 ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; unew|altpll_component|pll|clk[1] ; Rise       ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_ocimem:the_cpu_0_nios2_ocimem|cpu_0_ociram_lpm_dram_bdp_component_module:cpu_0_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_c572:auto_generated|ram_block1a0~portb_datain_reg14 ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; unew|altpll_component|pll|clk[1] ; Rise       ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_ocimem:the_cpu_0_nios2_ocimem|cpu_0_ociram_lpm_dram_bdp_component_module:cpu_0_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_c572:auto_generated|ram_block1a0~portb_datain_reg15 ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; unew|altpll_component|pll|clk[1] ; Rise       ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_ocimem:the_cpu_0_nios2_ocimem|cpu_0_ociram_lpm_dram_bdp_component_module:cpu_0_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_c572:auto_generated|ram_block1a0~portb_datain_reg15 ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; unew|altpll_component|pll|clk[1] ; Rise       ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_ocimem:the_cpu_0_nios2_ocimem|cpu_0_ociram_lpm_dram_bdp_component_module:cpu_0_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_c572:auto_generated|ram_block1a0~portb_datain_reg2  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; unew|altpll_component|pll|clk[1] ; Rise       ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_ocimem:the_cpu_0_nios2_ocimem|cpu_0_ociram_lpm_dram_bdp_component_module:cpu_0_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_c572:auto_generated|ram_block1a0~portb_datain_reg2  ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; unew|altpll_component|pll|clk[1] ; Rise       ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_ocimem:the_cpu_0_nios2_ocimem|cpu_0_ociram_lpm_dram_bdp_component_module:cpu_0_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_c572:auto_generated|ram_block1a0~portb_datain_reg3  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; unew|altpll_component|pll|clk[1] ; Rise       ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_ocimem:the_cpu_0_nios2_ocimem|cpu_0_ociram_lpm_dram_bdp_component_module:cpu_0_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_c572:auto_generated|ram_block1a0~portb_datain_reg3  ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; unew|altpll_component|pll|clk[1] ; Rise       ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_ocimem:the_cpu_0_nios2_ocimem|cpu_0_ociram_lpm_dram_bdp_component_module:cpu_0_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_c572:auto_generated|ram_block1a0~portb_datain_reg4  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; unew|altpll_component|pll|clk[1] ; Rise       ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_ocimem:the_cpu_0_nios2_ocimem|cpu_0_ociram_lpm_dram_bdp_component_module:cpu_0_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_c572:auto_generated|ram_block1a0~portb_datain_reg4  ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; unew|altpll_component|pll|clk[1] ; Rise       ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_ocimem:the_cpu_0_nios2_ocimem|cpu_0_ociram_lpm_dram_bdp_component_module:cpu_0_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_c572:auto_generated|ram_block1a0~portb_datain_reg5  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; unew|altpll_component|pll|clk[1] ; Rise       ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_ocimem:the_cpu_0_nios2_ocimem|cpu_0_ociram_lpm_dram_bdp_component_module:cpu_0_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_c572:auto_generated|ram_block1a0~portb_datain_reg5  ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; unew|altpll_component|pll|clk[1] ; Rise       ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_ocimem:the_cpu_0_nios2_ocimem|cpu_0_ociram_lpm_dram_bdp_component_module:cpu_0_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_c572:auto_generated|ram_block1a0~portb_datain_reg6  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; unew|altpll_component|pll|clk[1] ; Rise       ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_ocimem:the_cpu_0_nios2_ocimem|cpu_0_ociram_lpm_dram_bdp_component_module:cpu_0_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_c572:auto_generated|ram_block1a0~portb_datain_reg6  ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; unew|altpll_component|pll|clk[1] ; Rise       ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_ocimem:the_cpu_0_nios2_ocimem|cpu_0_ociram_lpm_dram_bdp_component_module:cpu_0_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_c572:auto_generated|ram_block1a0~portb_datain_reg7  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; unew|altpll_component|pll|clk[1] ; Rise       ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_ocimem:the_cpu_0_nios2_ocimem|cpu_0_ociram_lpm_dram_bdp_component_module:cpu_0_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_c572:auto_generated|ram_block1a0~portb_datain_reg7  ;
+-------+--------------+----------------+------------------+----------------------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'CLOCK_50'                                                                             ;
+--------+--------------+----------------+------------------+----------+------------+------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock    ; Clock Edge ; Target                             ;
+--------+--------------+----------------+------------------+----------+------------+------------------------------------+
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CLOCK_50|combout                   ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CLOCK_50|combout                   ;
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; unew|altpll_component|pll|clk[0]   ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; unew|altpll_component|pll|clk[0]   ;
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; unew|altpll_component|pll|clk[1]   ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; unew|altpll_component|pll|clk[1]   ;
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; unew|altpll_component|pll|clk[2]   ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; unew|altpll_component|pll|clk[2]   ;
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; unew|altpll_component|pll|inclk[0] ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; unew|altpll_component|pll|inclk[0] ;
; 17.620 ; 20.000       ; 2.380          ; Port Rate        ; CLOCK_50 ; Rise       ; CLOCK_50                           ;
+--------+--------------+----------------+------------------+----------+------------+------------------------------------+


+-------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'altera_reserved_tck'                                                       ;
+--------+--------------+----------------+-----------+---------------------+------------+---------------------+
; Slack  ; Actual Width ; Required Width ; Type      ; Clock               ; Clock Edge ; Target              ;
+--------+--------------+----------------+-----------+---------------------+------------+---------------------+
; 97.778 ; 100.000      ; 2.222          ; Port Rate ; altera_reserved_tck ; Rise       ; altera_reserved_tck ;
+--------+--------------+----------------+-----------+---------------------+------------+---------------------+


+-------------------------------------------------------------------------------------------+
; Setup Times                                                                               ;
+--------------+------------+-------+-------+------------+----------------------------------+
; Data Port    ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                  ;
+--------------+------------+-------+-------+------------+----------------------------------+
; DRAM_DQ[*]   ; CLOCK_50   ; 0.860 ; 0.860 ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  DRAM_DQ[0]  ; CLOCK_50   ; 0.830 ; 0.830 ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  DRAM_DQ[1]  ; CLOCK_50   ; 0.860 ; 0.860 ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  DRAM_DQ[2]  ; CLOCK_50   ; 0.860 ; 0.860 ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  DRAM_DQ[3]  ; CLOCK_50   ; 0.833 ; 0.833 ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  DRAM_DQ[4]  ; CLOCK_50   ; 0.833 ; 0.833 ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  DRAM_DQ[5]  ; CLOCK_50   ; 0.833 ; 0.833 ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  DRAM_DQ[6]  ; CLOCK_50   ; 0.833 ; 0.833 ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  DRAM_DQ[7]  ; CLOCK_50   ; 0.857 ; 0.857 ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  DRAM_DQ[8]  ; CLOCK_50   ; 0.827 ; 0.827 ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  DRAM_DQ[9]  ; CLOCK_50   ; 0.857 ; 0.857 ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  DRAM_DQ[10] ; CLOCK_50   ; 0.857 ; 0.857 ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  DRAM_DQ[11] ; CLOCK_50   ; 0.842 ; 0.842 ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  DRAM_DQ[12] ; CLOCK_50   ; 0.842 ; 0.842 ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  DRAM_DQ[13] ; CLOCK_50   ; 0.852 ; 0.852 ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  DRAM_DQ[14] ; CLOCK_50   ; 0.852 ; 0.852 ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  DRAM_DQ[15] ; CLOCK_50   ; 0.818 ; 0.818 ; Rise       ; unew|altpll_component|pll|clk[1] ;
; KEY[*]       ; CLOCK_50   ; 5.011 ; 5.011 ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  KEY[1]      ; CLOCK_50   ; 5.011 ; 5.011 ; Rise       ; unew|altpll_component|pll|clk[1] ;
; SRAM_DQ[*]   ; CLOCK_50   ; 5.233 ; 5.233 ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[0]  ; CLOCK_50   ; 4.886 ; 4.886 ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[1]  ; CLOCK_50   ; 4.897 ; 4.897 ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[2]  ; CLOCK_50   ; 5.233 ; 5.233 ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[3]  ; CLOCK_50   ; 4.886 ; 4.886 ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[4]  ; CLOCK_50   ; 4.629 ; 4.629 ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[5]  ; CLOCK_50   ; 4.477 ; 4.477 ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[6]  ; CLOCK_50   ; 4.491 ; 4.491 ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[7]  ; CLOCK_50   ; 4.409 ; 4.409 ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[8]  ; CLOCK_50   ; 4.393 ; 4.393 ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[9]  ; CLOCK_50   ; 4.492 ; 4.492 ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[10] ; CLOCK_50   ; 4.484 ; 4.484 ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[11] ; CLOCK_50   ; 4.443 ; 4.443 ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[12] ; CLOCK_50   ; 4.111 ; 4.111 ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[13] ; CLOCK_50   ; 4.237 ; 4.237 ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[14] ; CLOCK_50   ; 4.403 ; 4.403 ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[15] ; CLOCK_50   ; 4.781 ; 4.781 ; Rise       ; unew|altpll_component|pll|clk[1] ;
; SW[*]        ; CLOCK_50   ; 1.939 ; 1.939 ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SW[0]       ; CLOCK_50   ; 1.939 ; 1.939 ; Rise       ; unew|altpll_component|pll|clk[1] ;
; DRAM_DQ[*]   ; CLOCK_50   ; 1.940 ; 1.940 ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[0]  ; CLOCK_50   ; 1.736 ; 1.736 ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[1]  ; CLOCK_50   ; 1.795 ; 1.795 ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[2]  ; CLOCK_50   ; 1.665 ; 1.665 ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[3]  ; CLOCK_50   ; 1.772 ; 1.772 ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[4]  ; CLOCK_50   ; 1.663 ; 1.663 ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[5]  ; CLOCK_50   ; 1.680 ; 1.680 ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[6]  ; CLOCK_50   ; 1.541 ; 1.541 ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[7]  ; CLOCK_50   ; 1.872 ; 1.872 ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[8]  ; CLOCK_50   ; 1.821 ; 1.821 ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[9]  ; CLOCK_50   ; 1.940 ; 1.940 ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[10] ; CLOCK_50   ; 1.767 ; 1.767 ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[11] ; CLOCK_50   ; 1.740 ; 1.740 ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[12] ; CLOCK_50   ; 1.769 ; 1.769 ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[13] ; CLOCK_50   ; 1.851 ; 1.851 ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[14] ; CLOCK_50   ; 1.736 ; 1.736 ; Rise       ; unew|altpll_component|pll|clk[2] ;
+--------------+------------+-------+-------+------------+----------------------------------+


+---------------------------------------------------------------------------------------------+
; Hold Times                                                                                  ;
+--------------+------------+--------+--------+------------+----------------------------------+
; Data Port    ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                  ;
+--------------+------------+--------+--------+------------+----------------------------------+
; DRAM_DQ[*]   ; CLOCK_50   ; -0.732 ; -0.732 ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  DRAM_DQ[0]  ; CLOCK_50   ; -0.744 ; -0.744 ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  DRAM_DQ[1]  ; CLOCK_50   ; -0.774 ; -0.774 ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  DRAM_DQ[2]  ; CLOCK_50   ; -0.774 ; -0.774 ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  DRAM_DQ[3]  ; CLOCK_50   ; -0.747 ; -0.747 ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  DRAM_DQ[4]  ; CLOCK_50   ; -0.747 ; -0.747 ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  DRAM_DQ[5]  ; CLOCK_50   ; -0.747 ; -0.747 ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  DRAM_DQ[6]  ; CLOCK_50   ; -0.747 ; -0.747 ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  DRAM_DQ[7]  ; CLOCK_50   ; -0.771 ; -0.771 ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  DRAM_DQ[8]  ; CLOCK_50   ; -0.741 ; -0.741 ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  DRAM_DQ[9]  ; CLOCK_50   ; -0.771 ; -0.771 ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  DRAM_DQ[10] ; CLOCK_50   ; -0.771 ; -0.771 ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  DRAM_DQ[11] ; CLOCK_50   ; -0.756 ; -0.756 ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  DRAM_DQ[12] ; CLOCK_50   ; -0.756 ; -0.756 ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  DRAM_DQ[13] ; CLOCK_50   ; -0.766 ; -0.766 ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  DRAM_DQ[14] ; CLOCK_50   ; -0.766 ; -0.766 ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  DRAM_DQ[15] ; CLOCK_50   ; -0.732 ; -0.732 ; Rise       ; unew|altpll_component|pll|clk[1] ;
; KEY[*]       ; CLOCK_50   ; -3.902 ; -3.902 ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  KEY[1]      ; CLOCK_50   ; -3.902 ; -3.902 ; Rise       ; unew|altpll_component|pll|clk[1] ;
; SRAM_DQ[*]   ; CLOCK_50   ; -3.535 ; -3.535 ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[0]  ; CLOCK_50   ; -3.687 ; -3.687 ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[1]  ; CLOCK_50   ; -3.715 ; -3.715 ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[2]  ; CLOCK_50   ; -3.684 ; -3.684 ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[3]  ; CLOCK_50   ; -3.747 ; -3.747 ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[4]  ; CLOCK_50   ; -3.705 ; -3.705 ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[5]  ; CLOCK_50   ; -3.701 ; -3.701 ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[6]  ; CLOCK_50   ; -3.535 ; -3.535 ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[7]  ; CLOCK_50   ; -3.577 ; -3.577 ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[8]  ; CLOCK_50   ; -3.594 ; -3.594 ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[9]  ; CLOCK_50   ; -3.633 ; -3.633 ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[10] ; CLOCK_50   ; -3.650 ; -3.650 ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[11] ; CLOCK_50   ; -3.558 ; -3.558 ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[12] ; CLOCK_50   ; -3.586 ; -3.586 ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[13] ; CLOCK_50   ; -3.582 ; -3.582 ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[14] ; CLOCK_50   ; -3.584 ; -3.584 ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[15] ; CLOCK_50   ; -3.587 ; -3.587 ; Rise       ; unew|altpll_component|pll|clk[1] ;
; SW[*]        ; CLOCK_50   ; -1.464 ; -1.464 ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SW[0]       ; CLOCK_50   ; -1.464 ; -1.464 ; Rise       ; unew|altpll_component|pll|clk[1] ;
; DRAM_DQ[*]   ; CLOCK_50   ; -1.421 ; -1.421 ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[0]  ; CLOCK_50   ; -1.616 ; -1.616 ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[1]  ; CLOCK_50   ; -1.675 ; -1.675 ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[2]  ; CLOCK_50   ; -1.545 ; -1.545 ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[3]  ; CLOCK_50   ; -1.652 ; -1.652 ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[4]  ; CLOCK_50   ; -1.543 ; -1.543 ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[5]  ; CLOCK_50   ; -1.560 ; -1.560 ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[6]  ; CLOCK_50   ; -1.421 ; -1.421 ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[7]  ; CLOCK_50   ; -1.752 ; -1.752 ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[8]  ; CLOCK_50   ; -1.701 ; -1.701 ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[9]  ; CLOCK_50   ; -1.820 ; -1.820 ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[10] ; CLOCK_50   ; -1.647 ; -1.647 ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[11] ; CLOCK_50   ; -1.620 ; -1.620 ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[12] ; CLOCK_50   ; -1.649 ; -1.649 ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[13] ; CLOCK_50   ; -1.731 ; -1.731 ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[14] ; CLOCK_50   ; -1.616 ; -1.616 ; Rise       ; unew|altpll_component|pll|clk[2] ;
+--------------+------------+--------+--------+------------+----------------------------------+


+-----------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                         ;
+----------------+------------+--------+--------+------------+----------------------------------+
; Data Port      ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                  ;
+----------------+------------+--------+--------+------------+----------------------------------+
; DRAM_CLK       ; CLOCK_50   ; -2.846 ;        ; Rise       ; unew|altpll_component|pll|clk[0] ;
; DRAM_CLK       ; CLOCK_50   ;        ; -2.846 ; Fall       ; unew|altpll_component|pll|clk[0] ;
; DRAM_ADDR[*]   ; CLOCK_50   ; 3.687  ; 3.687  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  DRAM_ADDR[0]  ; CLOCK_50   ; 3.466  ; 3.466  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  DRAM_ADDR[1]  ; CLOCK_50   ; 3.425  ; 3.425  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  DRAM_ADDR[2]  ; CLOCK_50   ; 3.506  ; 3.506  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  DRAM_ADDR[3]  ; CLOCK_50   ; 3.382  ; 3.382  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  DRAM_ADDR[4]  ; CLOCK_50   ; 3.687  ; 3.687  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  DRAM_ADDR[5]  ; CLOCK_50   ; 3.577  ; 3.577  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  DRAM_ADDR[6]  ; CLOCK_50   ; 3.309  ; 3.309  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  DRAM_ADDR[7]  ; CLOCK_50   ; 3.517  ; 3.517  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  DRAM_ADDR[8]  ; CLOCK_50   ; 3.537  ; 3.537  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  DRAM_ADDR[9]  ; CLOCK_50   ; 3.590  ; 3.590  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  DRAM_ADDR[10] ; CLOCK_50   ; 3.288  ; 3.288  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  DRAM_ADDR[11] ; CLOCK_50   ; 3.582  ; 3.582  ; Rise       ; unew|altpll_component|pll|clk[1] ;
; DRAM_BA_0      ; CLOCK_50   ; 3.975  ; 3.975  ; Rise       ; unew|altpll_component|pll|clk[1] ;
; DRAM_BA_1      ; CLOCK_50   ; 3.731  ; 3.731  ; Rise       ; unew|altpll_component|pll|clk[1] ;
; DRAM_CAS_N     ; CLOCK_50   ; 3.771  ; 3.771  ; Rise       ; unew|altpll_component|pll|clk[1] ;
; DRAM_CS_N      ; CLOCK_50   ; 4.002  ; 4.002  ; Rise       ; unew|altpll_component|pll|clk[1] ;
; DRAM_DQ[*]     ; CLOCK_50   ; 3.819  ; 3.819  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  DRAM_DQ[0]    ; CLOCK_50   ; 3.147  ; 3.147  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  DRAM_DQ[1]    ; CLOCK_50   ; 3.290  ; 3.290  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  DRAM_DQ[2]    ; CLOCK_50   ; 3.618  ; 3.618  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  DRAM_DQ[3]    ; CLOCK_50   ; 3.749  ; 3.749  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  DRAM_DQ[4]    ; CLOCK_50   ; 3.267  ; 3.267  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  DRAM_DQ[5]    ; CLOCK_50   ; 3.586  ; 3.586  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  DRAM_DQ[6]    ; CLOCK_50   ; 3.731  ; 3.731  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  DRAM_DQ[7]    ; CLOCK_50   ; 3.819  ; 3.819  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  DRAM_DQ[8]    ; CLOCK_50   ; 3.777  ; 3.777  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  DRAM_DQ[9]    ; CLOCK_50   ; 3.376  ; 3.376  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  DRAM_DQ[10]   ; CLOCK_50   ; 3.691  ; 3.691  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  DRAM_DQ[11]   ; CLOCK_50   ; 3.252  ; 3.252  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  DRAM_DQ[12]   ; CLOCK_50   ; 3.537  ; 3.537  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  DRAM_DQ[13]   ; CLOCK_50   ; 3.737  ; 3.737  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  DRAM_DQ[14]   ; CLOCK_50   ; 3.399  ; 3.399  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  DRAM_DQ[15]   ; CLOCK_50   ; 3.702  ; 3.702  ; Rise       ; unew|altpll_component|pll|clk[1] ;
; DRAM_LDQM      ; CLOCK_50   ; 3.267  ; 3.267  ; Rise       ; unew|altpll_component|pll|clk[1] ;
; DRAM_RAS_N     ; CLOCK_50   ; 3.623  ; 3.623  ; Rise       ; unew|altpll_component|pll|clk[1] ;
; DRAM_UDQM      ; CLOCK_50   ; 3.287  ; 3.287  ; Rise       ; unew|altpll_component|pll|clk[1] ;
; DRAM_WE_N      ; CLOCK_50   ; 3.356  ; 3.356  ; Rise       ; unew|altpll_component|pll|clk[1] ;
; GPIO_1[*]      ; CLOCK_50   ; 3.473  ; 3.473  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  GPIO_1[16]    ; CLOCK_50   ; 3.473  ; 3.473  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  GPIO_1[17]    ; CLOCK_50   ; 2.013  ; 2.013  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  GPIO_1[24]    ; CLOCK_50   ; 3.206  ; 3.206  ; Rise       ; unew|altpll_component|pll|clk[1] ;
; SRAM_ADDR[*]   ; CLOCK_50   ; 5.654  ; 5.654  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_ADDR[0]  ; CLOCK_50   ; 4.419  ; 4.419  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_ADDR[1]  ; CLOCK_50   ; 5.300  ; 5.300  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_ADDR[2]  ; CLOCK_50   ; 5.363  ; 5.363  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_ADDR[3]  ; CLOCK_50   ; 5.654  ; 5.654  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_ADDR[4]  ; CLOCK_50   ; 5.254  ; 5.254  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_ADDR[5]  ; CLOCK_50   ; 5.216  ; 5.216  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_ADDR[6]  ; CLOCK_50   ; 5.438  ; 5.438  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_ADDR[7]  ; CLOCK_50   ; 5.550  ; 5.550  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_ADDR[8]  ; CLOCK_50   ; 5.201  ; 5.201  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_ADDR[9]  ; CLOCK_50   ; 5.200  ; 5.200  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_ADDR[10] ; CLOCK_50   ; 5.441  ; 5.441  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_ADDR[11] ; CLOCK_50   ; 5.383  ; 5.383  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_ADDR[12] ; CLOCK_50   ; 5.054  ; 5.054  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_ADDR[13] ; CLOCK_50   ; 5.031  ; 5.031  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_ADDR[14] ; CLOCK_50   ; 4.921  ; 4.921  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_ADDR[15] ; CLOCK_50   ; 5.311  ; 5.311  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_ADDR[16] ; CLOCK_50   ; 5.223  ; 5.223  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_ADDR[17] ; CLOCK_50   ; 5.173  ; 5.173  ; Rise       ; unew|altpll_component|pll|clk[1] ;
; SRAM_CE_N      ; CLOCK_50   ; 4.189  ; 4.189  ; Rise       ; unew|altpll_component|pll|clk[1] ;
; SRAM_DQ[*]     ; CLOCK_50   ; 4.211  ; 4.211  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[0]    ; CLOCK_50   ; 3.644  ; 3.644  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[1]    ; CLOCK_50   ; 3.799  ; 3.799  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[2]    ; CLOCK_50   ; 3.480  ; 3.480  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[3]    ; CLOCK_50   ; 4.211  ; 4.211  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[4]    ; CLOCK_50   ; 3.615  ; 3.615  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[5]    ; CLOCK_50   ; 3.435  ; 3.435  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[6]    ; CLOCK_50   ; 3.347  ; 3.347  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[7]    ; CLOCK_50   ; 3.673  ; 3.673  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[8]    ; CLOCK_50   ; 3.625  ; 3.625  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[9]    ; CLOCK_50   ; 3.450  ; 3.450  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[10]   ; CLOCK_50   ; 3.352  ; 3.352  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[11]   ; CLOCK_50   ; 3.849  ; 3.849  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[12]   ; CLOCK_50   ; 3.335  ; 3.335  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[13]   ; CLOCK_50   ; 3.534  ; 3.534  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[14]   ; CLOCK_50   ; 3.321  ; 3.321  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[15]   ; CLOCK_50   ; 3.349  ; 3.349  ; Rise       ; unew|altpll_component|pll|clk[1] ;
; SRAM_LB_N      ; CLOCK_50   ; 5.043  ; 5.043  ; Rise       ; unew|altpll_component|pll|clk[1] ;
; SRAM_OE_N      ; CLOCK_50   ; 4.414  ; 4.414  ; Rise       ; unew|altpll_component|pll|clk[1] ;
; SRAM_UB_N      ; CLOCK_50   ; 5.034  ; 5.034  ; Rise       ; unew|altpll_component|pll|clk[1] ;
; SRAM_WE_N      ; CLOCK_50   ; 4.858  ; 4.858  ; Rise       ; unew|altpll_component|pll|clk[1] ;
; VGA_CLK        ; CLOCK_50   ; 2.372  ; 2.372  ; Rise       ; unew|altpll_component|pll|clk[1] ;
; DRAM_ADDR[*]   ; CLOCK_50   ; 3.598  ; 3.598  ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_ADDR[0]  ; CLOCK_50   ; 3.030  ; 3.030  ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_ADDR[1]  ; CLOCK_50   ; 2.988  ; 2.988  ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_ADDR[2]  ; CLOCK_50   ; 2.996  ; 2.996  ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_ADDR[3]  ; CLOCK_50   ; 3.331  ; 3.331  ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_ADDR[4]  ; CLOCK_50   ; 3.131  ; 3.131  ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_ADDR[5]  ; CLOCK_50   ; 3.117  ; 3.117  ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_ADDR[6]  ; CLOCK_50   ; 3.214  ; 3.214  ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_ADDR[7]  ; CLOCK_50   ; 3.598  ; 3.598  ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_ADDR[8]  ; CLOCK_50   ; 3.492  ; 3.492  ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_ADDR[9]  ; CLOCK_50   ; 3.268  ; 3.268  ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_ADDR[10] ; CLOCK_50   ; 3.146  ; 3.146  ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_ADDR[11] ; CLOCK_50   ; 3.554  ; 3.554  ; Rise       ; unew|altpll_component|pll|clk[2] ;
; DRAM_BA_0      ; CLOCK_50   ; 3.332  ; 3.332  ; Rise       ; unew|altpll_component|pll|clk[2] ;
; DRAM_BA_1      ; CLOCK_50   ; 3.091  ; 3.091  ; Rise       ; unew|altpll_component|pll|clk[2] ;
; DRAM_CAS_N     ; CLOCK_50   ; 3.593  ; 3.593  ; Rise       ; unew|altpll_component|pll|clk[2] ;
; DRAM_CS_N      ; CLOCK_50   ; 3.365  ; 3.365  ; Rise       ; unew|altpll_component|pll|clk[2] ;
; DRAM_DQ[*]     ; CLOCK_50   ; 4.517  ; 4.517  ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[0]    ; CLOCK_50   ; 3.689  ; 3.689  ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[1]    ; CLOCK_50   ; 3.888  ; 3.888  ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[2]    ; CLOCK_50   ; 4.037  ; 4.037  ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[3]    ; CLOCK_50   ; 4.152  ; 4.152  ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[4]    ; CLOCK_50   ; 3.709  ; 3.709  ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[5]    ; CLOCK_50   ; 4.116  ; 4.116  ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[6]    ; CLOCK_50   ; 4.177  ; 4.177  ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[7]    ; CLOCK_50   ; 4.105  ; 4.105  ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[8]    ; CLOCK_50   ; 4.178  ; 4.178  ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[9]    ; CLOCK_50   ; 3.822  ; 3.822  ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[10]   ; CLOCK_50   ; 4.203  ; 4.203  ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[11]   ; CLOCK_50   ; 3.770  ; 3.770  ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[12]   ; CLOCK_50   ; 4.014  ; 4.014  ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[13]   ; CLOCK_50   ; 4.517  ; 4.517  ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[14]   ; CLOCK_50   ; 4.067  ; 4.067  ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[15]   ; CLOCK_50   ; 4.177  ; 4.177  ; Rise       ; unew|altpll_component|pll|clk[2] ;
; DRAM_LDQM      ; CLOCK_50   ; 3.506  ; 3.506  ; Rise       ; unew|altpll_component|pll|clk[2] ;
; DRAM_RAS_N     ; CLOCK_50   ; 3.445  ; 3.445  ; Rise       ; unew|altpll_component|pll|clk[2] ;
; DRAM_UDQM      ; CLOCK_50   ; 3.505  ; 3.505  ; Rise       ; unew|altpll_component|pll|clk[2] ;
; DRAM_WE_N      ; CLOCK_50   ; 3.080  ; 3.080  ; Rise       ; unew|altpll_component|pll|clk[2] ;
+----------------+------------+--------+--------+------------+----------------------------------+


+-----------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                 ;
+----------------+------------+--------+--------+------------+----------------------------------+
; Data Port      ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                  ;
+----------------+------------+--------+--------+------------+----------------------------------+
; DRAM_CLK       ; CLOCK_50   ; -2.846 ;        ; Rise       ; unew|altpll_component|pll|clk[0] ;
; DRAM_CLK       ; CLOCK_50   ;        ; -2.846 ; Fall       ; unew|altpll_component|pll|clk[0] ;
; DRAM_ADDR[*]   ; CLOCK_50   ; 2.931  ; 2.931  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  DRAM_ADDR[0]  ; CLOCK_50   ; 3.003  ; 3.003  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  DRAM_ADDR[1]  ; CLOCK_50   ; 2.951  ; 2.951  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  DRAM_ADDR[2]  ; CLOCK_50   ; 2.996  ; 2.996  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  DRAM_ADDR[3]  ; CLOCK_50   ; 2.989  ; 2.989  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  DRAM_ADDR[4]  ; CLOCK_50   ; 3.159  ; 3.159  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  DRAM_ADDR[5]  ; CLOCK_50   ; 3.300  ; 3.300  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  DRAM_ADDR[6]  ; CLOCK_50   ; 2.931  ; 2.931  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  DRAM_ADDR[7]  ; CLOCK_50   ; 3.201  ; 3.201  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  DRAM_ADDR[8]  ; CLOCK_50   ; 3.121  ; 3.121  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  DRAM_ADDR[9]  ; CLOCK_50   ; 3.116  ; 3.116  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  DRAM_ADDR[10] ; CLOCK_50   ; 3.139  ; 3.139  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  DRAM_ADDR[11] ; CLOCK_50   ; 3.222  ; 3.222  ; Rise       ; unew|altpll_component|pll|clk[1] ;
; DRAM_BA_0      ; CLOCK_50   ; 3.592  ; 3.592  ; Rise       ; unew|altpll_component|pll|clk[1] ;
; DRAM_BA_1      ; CLOCK_50   ; 3.344  ; 3.344  ; Rise       ; unew|altpll_component|pll|clk[1] ;
; DRAM_CAS_N     ; CLOCK_50   ; 3.741  ; 3.741  ; Rise       ; unew|altpll_component|pll|clk[1] ;
; DRAM_CS_N      ; CLOCK_50   ; 3.387  ; 3.387  ; Rise       ; unew|altpll_component|pll|clk[1] ;
; DRAM_DQ[*]     ; CLOCK_50   ; 2.711  ; 2.711  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  DRAM_DQ[0]    ; CLOCK_50   ; 3.023  ; 3.023  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  DRAM_DQ[1]    ; CLOCK_50   ; 2.928  ; 2.928  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  DRAM_DQ[2]    ; CLOCK_50   ; 3.011  ; 3.011  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  DRAM_DQ[3]    ; CLOCK_50   ; 3.146  ; 3.146  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  DRAM_DQ[4]    ; CLOCK_50   ; 2.711  ; 2.711  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  DRAM_DQ[5]    ; CLOCK_50   ; 3.022  ; 3.022  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  DRAM_DQ[6]    ; CLOCK_50   ; 3.293  ; 3.293  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  DRAM_DQ[7]    ; CLOCK_50   ; 3.207  ; 3.207  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  DRAM_DQ[8]    ; CLOCK_50   ; 3.245  ; 3.245  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  DRAM_DQ[9]    ; CLOCK_50   ; 2.813  ; 2.813  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  DRAM_DQ[10]   ; CLOCK_50   ; 3.173  ; 3.173  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  DRAM_DQ[11]   ; CLOCK_50   ; 2.766  ; 2.766  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  DRAM_DQ[12]   ; CLOCK_50   ; 3.365  ; 3.365  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  DRAM_DQ[13]   ; CLOCK_50   ; 3.480  ; 3.480  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  DRAM_DQ[14]   ; CLOCK_50   ; 3.138  ; 3.138  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  DRAM_DQ[15]   ; CLOCK_50   ; 3.506  ; 3.506  ; Rise       ; unew|altpll_component|pll|clk[1] ;
; DRAM_LDQM      ; CLOCK_50   ; 3.022  ; 3.022  ; Rise       ; unew|altpll_component|pll|clk[1] ;
; DRAM_RAS_N     ; CLOCK_50   ; 3.265  ; 3.265  ; Rise       ; unew|altpll_component|pll|clk[1] ;
; DRAM_UDQM      ; CLOCK_50   ; 2.964  ; 2.964  ; Rise       ; unew|altpll_component|pll|clk[1] ;
; DRAM_WE_N      ; CLOCK_50   ; 3.279  ; 3.279  ; Rise       ; unew|altpll_component|pll|clk[1] ;
; GPIO_1[*]      ; CLOCK_50   ; 2.013  ; 2.013  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  GPIO_1[16]    ; CLOCK_50   ; 3.473  ; 3.473  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  GPIO_1[17]    ; CLOCK_50   ; 2.013  ; 2.013  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  GPIO_1[24]    ; CLOCK_50   ; 3.206  ; 3.206  ; Rise       ; unew|altpll_component|pll|clk[1] ;
; SRAM_ADDR[*]   ; CLOCK_50   ; 2.899  ; 2.899  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_ADDR[0]  ; CLOCK_50   ; 2.899  ; 2.899  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_ADDR[1]  ; CLOCK_50   ; 3.470  ; 3.470  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_ADDR[2]  ; CLOCK_50   ; 3.528  ; 3.528  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_ADDR[3]  ; CLOCK_50   ; 3.705  ; 3.705  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_ADDR[4]  ; CLOCK_50   ; 3.306  ; 3.306  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_ADDR[5]  ; CLOCK_50   ; 3.356  ; 3.356  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_ADDR[6]  ; CLOCK_50   ; 3.329  ; 3.329  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_ADDR[7]  ; CLOCK_50   ; 3.344  ; 3.344  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_ADDR[8]  ; CLOCK_50   ; 2.912  ; 2.912  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_ADDR[9]  ; CLOCK_50   ; 3.540  ; 3.540  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_ADDR[10] ; CLOCK_50   ; 3.262  ; 3.262  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_ADDR[11] ; CLOCK_50   ; 3.571  ; 3.571  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_ADDR[12] ; CLOCK_50   ; 3.118  ; 3.118  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_ADDR[13] ; CLOCK_50   ; 3.240  ; 3.240  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_ADDR[14] ; CLOCK_50   ; 3.121  ; 3.121  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_ADDR[15] ; CLOCK_50   ; 3.319  ; 3.319  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_ADDR[16] ; CLOCK_50   ; 3.285  ; 3.285  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_ADDR[17] ; CLOCK_50   ; 3.271  ; 3.271  ; Rise       ; unew|altpll_component|pll|clk[1] ;
; SRAM_CE_N      ; CLOCK_50   ; 2.597  ; 2.597  ; Rise       ; unew|altpll_component|pll|clk[1] ;
; SRAM_DQ[*]     ; CLOCK_50   ; 2.642  ; 2.642  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[0]    ; CLOCK_50   ; 3.217  ; 3.217  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[1]    ; CLOCK_50   ; 3.334  ; 3.334  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[2]    ; CLOCK_50   ; 3.036  ; 3.036  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[3]    ; CLOCK_50   ; 3.300  ; 3.300  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[4]    ; CLOCK_50   ; 2.943  ; 2.943  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[5]    ; CLOCK_50   ; 2.756  ; 2.756  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[6]    ; CLOCK_50   ; 2.908  ; 2.908  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[7]    ; CLOCK_50   ; 3.438  ; 3.438  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[8]    ; CLOCK_50   ; 2.841  ; 2.841  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[9]    ; CLOCK_50   ; 2.770  ; 2.770  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[10]   ; CLOCK_50   ; 2.774  ; 2.774  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[11]   ; CLOCK_50   ; 2.937  ; 2.937  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[12]   ; CLOCK_50   ; 2.918  ; 2.918  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[13]   ; CLOCK_50   ; 3.314  ; 3.314  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[14]   ; CLOCK_50   ; 2.642  ; 2.642  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[15]   ; CLOCK_50   ; 3.030  ; 3.030  ; Rise       ; unew|altpll_component|pll|clk[1] ;
; SRAM_LB_N      ; CLOCK_50   ; 2.772  ; 2.772  ; Rise       ; unew|altpll_component|pll|clk[1] ;
; SRAM_OE_N      ; CLOCK_50   ; 2.816  ; 2.816  ; Rise       ; unew|altpll_component|pll|clk[1] ;
; SRAM_UB_N      ; CLOCK_50   ; 2.829  ; 2.829  ; Rise       ; unew|altpll_component|pll|clk[1] ;
; SRAM_WE_N      ; CLOCK_50   ; 3.018  ; 3.018  ; Rise       ; unew|altpll_component|pll|clk[1] ;
; VGA_CLK        ; CLOCK_50   ; 2.372  ; 2.372  ; Rise       ; unew|altpll_component|pll|clk[1] ;
; DRAM_ADDR[*]   ; CLOCK_50   ; 2.988  ; 2.988  ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_ADDR[0]  ; CLOCK_50   ; 3.030  ; 3.030  ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_ADDR[1]  ; CLOCK_50   ; 2.988  ; 2.988  ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_ADDR[2]  ; CLOCK_50   ; 2.996  ; 2.996  ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_ADDR[3]  ; CLOCK_50   ; 3.331  ; 3.331  ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_ADDR[4]  ; CLOCK_50   ; 3.131  ; 3.131  ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_ADDR[5]  ; CLOCK_50   ; 3.117  ; 3.117  ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_ADDR[6]  ; CLOCK_50   ; 3.214  ; 3.214  ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_ADDR[7]  ; CLOCK_50   ; 3.598  ; 3.598  ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_ADDR[8]  ; CLOCK_50   ; 3.492  ; 3.492  ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_ADDR[9]  ; CLOCK_50   ; 3.268  ; 3.268  ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_ADDR[10] ; CLOCK_50   ; 3.146  ; 3.146  ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_ADDR[11] ; CLOCK_50   ; 3.554  ; 3.554  ; Rise       ; unew|altpll_component|pll|clk[2] ;
; DRAM_BA_0      ; CLOCK_50   ; 3.332  ; 3.332  ; Rise       ; unew|altpll_component|pll|clk[2] ;
; DRAM_BA_1      ; CLOCK_50   ; 3.091  ; 3.091  ; Rise       ; unew|altpll_component|pll|clk[2] ;
; DRAM_CAS_N     ; CLOCK_50   ; 3.593  ; 3.593  ; Rise       ; unew|altpll_component|pll|clk[2] ;
; DRAM_CS_N      ; CLOCK_50   ; 3.365  ; 3.365  ; Rise       ; unew|altpll_component|pll|clk[2] ;
; DRAM_DQ[*]     ; CLOCK_50   ; 3.348  ; 3.348  ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[0]    ; CLOCK_50   ; 3.490  ; 3.490  ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[1]    ; CLOCK_50   ; 3.382  ; 3.382  ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[2]    ; CLOCK_50   ; 3.747  ; 3.747  ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[3]    ; CLOCK_50   ; 3.821  ; 3.821  ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[4]    ; CLOCK_50   ; 3.348  ; 3.348  ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[5]    ; CLOCK_50   ; 3.777  ; 3.777  ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[6]    ; CLOCK_50   ; 3.898  ; 3.898  ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[7]    ; CLOCK_50   ; 4.035  ; 4.035  ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[8]    ; CLOCK_50   ; 3.882  ; 3.882  ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[9]    ; CLOCK_50   ; 3.460  ; 3.460  ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[10]   ; CLOCK_50   ; 3.778  ; 3.778  ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[11]   ; CLOCK_50   ; 3.450  ; 3.450  ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[12]   ; CLOCK_50   ; 3.495  ; 3.495  ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[13]   ; CLOCK_50   ; 4.138  ; 4.138  ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[14]   ; CLOCK_50   ; 3.831  ; 3.831  ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[15]   ; CLOCK_50   ; 3.882  ; 3.882  ; Rise       ; unew|altpll_component|pll|clk[2] ;
; DRAM_LDQM      ; CLOCK_50   ; 3.506  ; 3.506  ; Rise       ; unew|altpll_component|pll|clk[2] ;
; DRAM_RAS_N     ; CLOCK_50   ; 3.445  ; 3.445  ; Rise       ; unew|altpll_component|pll|clk[2] ;
; DRAM_UDQM      ; CLOCK_50   ; 3.505  ; 3.505  ; Rise       ; unew|altpll_component|pll|clk[2] ;
; DRAM_WE_N      ; CLOCK_50   ; 3.080  ; 3.080  ; Rise       ; unew|altpll_component|pll|clk[2] ;
+----------------+------------+--------+--------+------------+----------------------------------+


+----------------------------------------------------+
; Propagation Delay                                  ;
+------------+-------------+-------+----+----+-------+
; Input Port ; Output Port ; RR    ; RF ; FR ; FF    ;
+------------+-------------+-------+----+----+-------+
; SW[0]      ; LEDR[0]     ; 3.462 ;    ;    ; 3.462 ;
; SW[1]      ; LEDR[1]     ; 3.023 ;    ;    ; 3.023 ;
; SW[2]      ; LEDR[2]     ; 2.794 ;    ;    ; 2.794 ;
; SW[3]      ; LEDR[3]     ; 2.915 ;    ;    ; 2.915 ;
; SW[4]      ; LEDR[4]     ; 2.842 ;    ;    ; 2.842 ;
; SW[5]      ; LEDR[5]     ; 3.061 ;    ;    ; 3.061 ;
; SW[6]      ; LEDR[6]     ; 2.870 ;    ;    ; 2.870 ;
; SW[7]      ; LEDR[7]     ; 3.467 ;    ;    ; 3.467 ;
; SW[8]      ; LEDR[8]     ; 3.208 ;    ;    ; 3.208 ;
; SW[9]      ; LEDR[9]     ; 3.381 ;    ;    ; 3.381 ;
; SW[10]     ; LEDR[10]    ; 3.097 ;    ;    ; 3.097 ;
; SW[11]     ; LEDR[11]    ; 3.151 ;    ;    ; 3.151 ;
; SW[12]     ; LEDR[12]    ; 3.151 ;    ;    ; 3.151 ;
; SW[13]     ; LEDR[13]    ; 5.538 ;    ;    ; 5.538 ;
; SW[14]     ; LEDR[14]    ; 5.546 ;    ;    ; 5.546 ;
; SW[15]     ; LEDR[15]    ; 5.445 ;    ;    ; 5.445 ;
; SW[16]     ; LEDR[16]    ; 5.635 ;    ;    ; 5.635 ;
; SW[17]     ; LEDR[17]    ; 5.506 ;    ;    ; 5.506 ;
; UART_RXD   ; UART_TXD    ; 4.670 ;    ;    ; 4.670 ;
+------------+-------------+-------+----+----+-------+


+----------------------------------------------------+
; Minimum Propagation Delay                          ;
+------------+-------------+-------+----+----+-------+
; Input Port ; Output Port ; RR    ; RF ; FR ; FF    ;
+------------+-------------+-------+----+----+-------+
; SW[0]      ; LEDR[0]     ; 3.462 ;    ;    ; 3.462 ;
; SW[1]      ; LEDR[1]     ; 3.023 ;    ;    ; 3.023 ;
; SW[2]      ; LEDR[2]     ; 2.794 ;    ;    ; 2.794 ;
; SW[3]      ; LEDR[3]     ; 2.915 ;    ;    ; 2.915 ;
; SW[4]      ; LEDR[4]     ; 2.842 ;    ;    ; 2.842 ;
; SW[5]      ; LEDR[5]     ; 3.061 ;    ;    ; 3.061 ;
; SW[6]      ; LEDR[6]     ; 2.870 ;    ;    ; 2.870 ;
; SW[7]      ; LEDR[7]     ; 3.467 ;    ;    ; 3.467 ;
; SW[8]      ; LEDR[8]     ; 3.208 ;    ;    ; 3.208 ;
; SW[9]      ; LEDR[9]     ; 3.381 ;    ;    ; 3.381 ;
; SW[10]     ; LEDR[10]    ; 3.097 ;    ;    ; 3.097 ;
; SW[11]     ; LEDR[11]    ; 3.151 ;    ;    ; 3.151 ;
; SW[12]     ; LEDR[12]    ; 3.151 ;    ;    ; 3.151 ;
; SW[13]     ; LEDR[13]    ; 5.538 ;    ;    ; 5.538 ;
; SW[14]     ; LEDR[14]    ; 5.546 ;    ;    ; 5.546 ;
; SW[15]     ; LEDR[15]    ; 5.445 ;    ;    ; 5.445 ;
; SW[16]     ; LEDR[16]    ; 5.635 ;    ;    ; 5.635 ;
; SW[17]     ; LEDR[17]    ; 5.506 ;    ;    ; 5.506 ;
; UART_RXD   ; UART_TXD    ; 4.670 ;    ;    ; 4.670 ;
+------------+-------------+-------+----+----+-------+


+------------------------------------------------------------------------------------------+
; Output Enable Times                                                                      ;
+--------------+------------+-------+------+------------+----------------------------------+
; Data Port    ; Clock Port ; Rise  ; Fall ; Clock Edge ; Clock Reference                  ;
+--------------+------------+-------+------+------------+----------------------------------+
; DRAM_DQ[*]   ; CLOCK_50   ; 3.022 ;      ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  DRAM_DQ[0]  ; CLOCK_50   ; 3.022 ;      ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  DRAM_DQ[1]  ; CLOCK_50   ; 3.052 ;      ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  DRAM_DQ[2]  ; CLOCK_50   ; 3.052 ;      ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  DRAM_DQ[3]  ; CLOCK_50   ; 3.178 ;      ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  DRAM_DQ[4]  ; CLOCK_50   ; 3.178 ;      ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  DRAM_DQ[5]  ; CLOCK_50   ; 3.178 ;      ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  DRAM_DQ[6]  ; CLOCK_50   ; 3.178 ;      ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  DRAM_DQ[7]  ; CLOCK_50   ; 3.218 ;      ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  DRAM_DQ[8]  ; CLOCK_50   ; 3.188 ;      ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  DRAM_DQ[9]  ; CLOCK_50   ; 3.218 ;      ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  DRAM_DQ[10] ; CLOCK_50   ; 3.218 ;      ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  DRAM_DQ[11] ; CLOCK_50   ; 3.213 ;      ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  DRAM_DQ[12] ; CLOCK_50   ; 3.213 ;      ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  DRAM_DQ[13] ; CLOCK_50   ; 3.223 ;      ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  DRAM_DQ[14] ; CLOCK_50   ; 3.223 ;      ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  DRAM_DQ[15] ; CLOCK_50   ; 3.322 ;      ; Rise       ; unew|altpll_component|pll|clk[1] ;
; SRAM_DQ[*]   ; CLOCK_50   ; 4.569 ;      ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[0]  ; CLOCK_50   ; 4.861 ;      ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[1]  ; CLOCK_50   ; 4.871 ;      ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[2]  ; CLOCK_50   ; 4.768 ;      ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[3]  ; CLOCK_50   ; 4.748 ;      ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[4]  ; CLOCK_50   ; 4.715 ;      ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[5]  ; CLOCK_50   ; 4.744 ;      ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[6]  ; CLOCK_50   ; 4.744 ;      ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[7]  ; CLOCK_50   ; 4.569 ;      ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[8]  ; CLOCK_50   ; 4.619 ;      ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[9]  ; CLOCK_50   ; 4.619 ;      ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[10] ; CLOCK_50   ; 4.734 ;      ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[11] ; CLOCK_50   ; 4.734 ;      ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[12] ; CLOCK_50   ; 4.726 ;      ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[13] ; CLOCK_50   ; 4.726 ;      ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[14] ; CLOCK_50   ; 4.818 ;      ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[15] ; CLOCK_50   ; 4.818 ;      ; Rise       ; unew|altpll_component|pll|clk[1] ;
; DRAM_DQ[*]   ; CLOCK_50   ; 3.120 ;      ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[0]  ; CLOCK_50   ; 3.120 ;      ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[1]  ; CLOCK_50   ; 3.150 ;      ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[2]  ; CLOCK_50   ; 3.150 ;      ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[3]  ; CLOCK_50   ; 3.276 ;      ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[4]  ; CLOCK_50   ; 3.276 ;      ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[5]  ; CLOCK_50   ; 3.276 ;      ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[6]  ; CLOCK_50   ; 3.276 ;      ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[7]  ; CLOCK_50   ; 3.316 ;      ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[8]  ; CLOCK_50   ; 3.286 ;      ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[9]  ; CLOCK_50   ; 3.316 ;      ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[10] ; CLOCK_50   ; 3.316 ;      ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[11] ; CLOCK_50   ; 3.311 ;      ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[12] ; CLOCK_50   ; 3.311 ;      ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[13] ; CLOCK_50   ; 3.321 ;      ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[14] ; CLOCK_50   ; 3.321 ;      ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[15] ; CLOCK_50   ; 3.420 ;      ; Rise       ; unew|altpll_component|pll|clk[2] ;
+--------------+------------+-------+------+------------+----------------------------------+


+------------------------------------------------------------------------------------------+
; Minimum Output Enable Times                                                              ;
+--------------+------------+-------+------+------------+----------------------------------+
; Data Port    ; Clock Port ; Rise  ; Fall ; Clock Edge ; Clock Reference                  ;
+--------------+------------+-------+------+------------+----------------------------------+
; DRAM_DQ[*]   ; CLOCK_50   ; 3.022 ;      ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  DRAM_DQ[0]  ; CLOCK_50   ; 3.022 ;      ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  DRAM_DQ[1]  ; CLOCK_50   ; 3.052 ;      ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  DRAM_DQ[2]  ; CLOCK_50   ; 3.052 ;      ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  DRAM_DQ[3]  ; CLOCK_50   ; 3.178 ;      ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  DRAM_DQ[4]  ; CLOCK_50   ; 3.178 ;      ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  DRAM_DQ[5]  ; CLOCK_50   ; 3.178 ;      ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  DRAM_DQ[6]  ; CLOCK_50   ; 3.178 ;      ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  DRAM_DQ[7]  ; CLOCK_50   ; 3.218 ;      ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  DRAM_DQ[8]  ; CLOCK_50   ; 3.188 ;      ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  DRAM_DQ[9]  ; CLOCK_50   ; 3.218 ;      ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  DRAM_DQ[10] ; CLOCK_50   ; 3.218 ;      ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  DRAM_DQ[11] ; CLOCK_50   ; 3.213 ;      ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  DRAM_DQ[12] ; CLOCK_50   ; 3.213 ;      ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  DRAM_DQ[13] ; CLOCK_50   ; 3.223 ;      ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  DRAM_DQ[14] ; CLOCK_50   ; 3.223 ;      ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  DRAM_DQ[15] ; CLOCK_50   ; 3.322 ;      ; Rise       ; unew|altpll_component|pll|clk[1] ;
; SRAM_DQ[*]   ; CLOCK_50   ; 2.729 ;      ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[0]  ; CLOCK_50   ; 3.021 ;      ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[1]  ; CLOCK_50   ; 3.031 ;      ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[2]  ; CLOCK_50   ; 2.928 ;      ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[3]  ; CLOCK_50   ; 2.908 ;      ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[4]  ; CLOCK_50   ; 2.875 ;      ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[5]  ; CLOCK_50   ; 2.904 ;      ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[6]  ; CLOCK_50   ; 2.904 ;      ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[7]  ; CLOCK_50   ; 2.729 ;      ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[8]  ; CLOCK_50   ; 2.779 ;      ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[9]  ; CLOCK_50   ; 2.779 ;      ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[10] ; CLOCK_50   ; 2.894 ;      ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[11] ; CLOCK_50   ; 2.894 ;      ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[12] ; CLOCK_50   ; 2.886 ;      ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[13] ; CLOCK_50   ; 2.886 ;      ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[14] ; CLOCK_50   ; 2.978 ;      ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[15] ; CLOCK_50   ; 2.978 ;      ; Rise       ; unew|altpll_component|pll|clk[1] ;
; DRAM_DQ[*]   ; CLOCK_50   ; 3.120 ;      ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[0]  ; CLOCK_50   ; 3.120 ;      ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[1]  ; CLOCK_50   ; 3.150 ;      ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[2]  ; CLOCK_50   ; 3.150 ;      ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[3]  ; CLOCK_50   ; 3.276 ;      ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[4]  ; CLOCK_50   ; 3.276 ;      ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[5]  ; CLOCK_50   ; 3.276 ;      ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[6]  ; CLOCK_50   ; 3.276 ;      ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[7]  ; CLOCK_50   ; 3.316 ;      ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[8]  ; CLOCK_50   ; 3.286 ;      ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[9]  ; CLOCK_50   ; 3.316 ;      ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[10] ; CLOCK_50   ; 3.316 ;      ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[11] ; CLOCK_50   ; 3.311 ;      ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[12] ; CLOCK_50   ; 3.311 ;      ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[13] ; CLOCK_50   ; 3.321 ;      ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[14] ; CLOCK_50   ; 3.321 ;      ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[15] ; CLOCK_50   ; 3.420 ;      ; Rise       ; unew|altpll_component|pll|clk[2] ;
+--------------+------------+-------+------+------------+----------------------------------+


+---------------------------------------------------------------------------------------------------+
; Output Disable Times                                                                              ;
+--------------+------------+-----------+-----------+------------+----------------------------------+
; Data Port    ; Clock Port ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference                  ;
+--------------+------------+-----------+-----------+------------+----------------------------------+
; DRAM_DQ[*]   ; CLOCK_50   ; 3.022     ;           ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  DRAM_DQ[0]  ; CLOCK_50   ; 3.022     ;           ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  DRAM_DQ[1]  ; CLOCK_50   ; 3.052     ;           ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  DRAM_DQ[2]  ; CLOCK_50   ; 3.052     ;           ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  DRAM_DQ[3]  ; CLOCK_50   ; 3.178     ;           ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  DRAM_DQ[4]  ; CLOCK_50   ; 3.178     ;           ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  DRAM_DQ[5]  ; CLOCK_50   ; 3.178     ;           ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  DRAM_DQ[6]  ; CLOCK_50   ; 3.178     ;           ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  DRAM_DQ[7]  ; CLOCK_50   ; 3.218     ;           ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  DRAM_DQ[8]  ; CLOCK_50   ; 3.188     ;           ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  DRAM_DQ[9]  ; CLOCK_50   ; 3.218     ;           ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  DRAM_DQ[10] ; CLOCK_50   ; 3.218     ;           ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  DRAM_DQ[11] ; CLOCK_50   ; 3.213     ;           ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  DRAM_DQ[12] ; CLOCK_50   ; 3.213     ;           ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  DRAM_DQ[13] ; CLOCK_50   ; 3.223     ;           ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  DRAM_DQ[14] ; CLOCK_50   ; 3.223     ;           ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  DRAM_DQ[15] ; CLOCK_50   ; 3.322     ;           ; Rise       ; unew|altpll_component|pll|clk[1] ;
; SRAM_DQ[*]   ; CLOCK_50   ; 4.569     ;           ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[0]  ; CLOCK_50   ; 4.861     ;           ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[1]  ; CLOCK_50   ; 4.871     ;           ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[2]  ; CLOCK_50   ; 4.768     ;           ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[3]  ; CLOCK_50   ; 4.748     ;           ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[4]  ; CLOCK_50   ; 4.715     ;           ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[5]  ; CLOCK_50   ; 4.744     ;           ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[6]  ; CLOCK_50   ; 4.744     ;           ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[7]  ; CLOCK_50   ; 4.569     ;           ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[8]  ; CLOCK_50   ; 4.619     ;           ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[9]  ; CLOCK_50   ; 4.619     ;           ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[10] ; CLOCK_50   ; 4.734     ;           ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[11] ; CLOCK_50   ; 4.734     ;           ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[12] ; CLOCK_50   ; 4.726     ;           ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[13] ; CLOCK_50   ; 4.726     ;           ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[14] ; CLOCK_50   ; 4.818     ;           ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[15] ; CLOCK_50   ; 4.818     ;           ; Rise       ; unew|altpll_component|pll|clk[1] ;
; DRAM_DQ[*]   ; CLOCK_50   ; 3.120     ;           ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[0]  ; CLOCK_50   ; 3.120     ;           ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[1]  ; CLOCK_50   ; 3.150     ;           ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[2]  ; CLOCK_50   ; 3.150     ;           ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[3]  ; CLOCK_50   ; 3.276     ;           ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[4]  ; CLOCK_50   ; 3.276     ;           ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[5]  ; CLOCK_50   ; 3.276     ;           ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[6]  ; CLOCK_50   ; 3.276     ;           ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[7]  ; CLOCK_50   ; 3.316     ;           ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[8]  ; CLOCK_50   ; 3.286     ;           ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[9]  ; CLOCK_50   ; 3.316     ;           ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[10] ; CLOCK_50   ; 3.316     ;           ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[11] ; CLOCK_50   ; 3.311     ;           ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[12] ; CLOCK_50   ; 3.311     ;           ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[13] ; CLOCK_50   ; 3.321     ;           ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[14] ; CLOCK_50   ; 3.321     ;           ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[15] ; CLOCK_50   ; 3.420     ;           ; Rise       ; unew|altpll_component|pll|clk[2] ;
+--------------+------------+-----------+-----------+------------+----------------------------------+


+---------------------------------------------------------------------------------------------------+
; Minimum Output Disable Times                                                                      ;
+--------------+------------+-----------+-----------+------------+----------------------------------+
; Data Port    ; Clock Port ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference                  ;
+--------------+------------+-----------+-----------+------------+----------------------------------+
; DRAM_DQ[*]   ; CLOCK_50   ; 3.022     ;           ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  DRAM_DQ[0]  ; CLOCK_50   ; 3.022     ;           ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  DRAM_DQ[1]  ; CLOCK_50   ; 3.052     ;           ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  DRAM_DQ[2]  ; CLOCK_50   ; 3.052     ;           ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  DRAM_DQ[3]  ; CLOCK_50   ; 3.178     ;           ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  DRAM_DQ[4]  ; CLOCK_50   ; 3.178     ;           ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  DRAM_DQ[5]  ; CLOCK_50   ; 3.178     ;           ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  DRAM_DQ[6]  ; CLOCK_50   ; 3.178     ;           ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  DRAM_DQ[7]  ; CLOCK_50   ; 3.218     ;           ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  DRAM_DQ[8]  ; CLOCK_50   ; 3.188     ;           ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  DRAM_DQ[9]  ; CLOCK_50   ; 3.218     ;           ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  DRAM_DQ[10] ; CLOCK_50   ; 3.218     ;           ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  DRAM_DQ[11] ; CLOCK_50   ; 3.213     ;           ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  DRAM_DQ[12] ; CLOCK_50   ; 3.213     ;           ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  DRAM_DQ[13] ; CLOCK_50   ; 3.223     ;           ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  DRAM_DQ[14] ; CLOCK_50   ; 3.223     ;           ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  DRAM_DQ[15] ; CLOCK_50   ; 3.322     ;           ; Rise       ; unew|altpll_component|pll|clk[1] ;
; SRAM_DQ[*]   ; CLOCK_50   ; 2.729     ;           ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[0]  ; CLOCK_50   ; 3.021     ;           ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[1]  ; CLOCK_50   ; 3.031     ;           ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[2]  ; CLOCK_50   ; 2.928     ;           ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[3]  ; CLOCK_50   ; 2.908     ;           ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[4]  ; CLOCK_50   ; 2.875     ;           ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[5]  ; CLOCK_50   ; 2.904     ;           ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[6]  ; CLOCK_50   ; 2.904     ;           ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[7]  ; CLOCK_50   ; 2.729     ;           ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[8]  ; CLOCK_50   ; 2.779     ;           ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[9]  ; CLOCK_50   ; 2.779     ;           ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[10] ; CLOCK_50   ; 2.894     ;           ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[11] ; CLOCK_50   ; 2.894     ;           ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[12] ; CLOCK_50   ; 2.886     ;           ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[13] ; CLOCK_50   ; 2.886     ;           ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[14] ; CLOCK_50   ; 2.978     ;           ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[15] ; CLOCK_50   ; 2.978     ;           ; Rise       ; unew|altpll_component|pll|clk[1] ;
; DRAM_DQ[*]   ; CLOCK_50   ; 3.120     ;           ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[0]  ; CLOCK_50   ; 3.120     ;           ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[1]  ; CLOCK_50   ; 3.150     ;           ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[2]  ; CLOCK_50   ; 3.150     ;           ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[3]  ; CLOCK_50   ; 3.276     ;           ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[4]  ; CLOCK_50   ; 3.276     ;           ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[5]  ; CLOCK_50   ; 3.276     ;           ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[6]  ; CLOCK_50   ; 3.276     ;           ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[7]  ; CLOCK_50   ; 3.316     ;           ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[8]  ; CLOCK_50   ; 3.286     ;           ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[9]  ; CLOCK_50   ; 3.316     ;           ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[10] ; CLOCK_50   ; 3.316     ;           ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[11] ; CLOCK_50   ; 3.311     ;           ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[12] ; CLOCK_50   ; 3.311     ;           ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[13] ; CLOCK_50   ; 3.321     ;           ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[14] ; CLOCK_50   ; 3.321     ;           ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[15] ; CLOCK_50   ; 3.420     ;           ; Rise       ; unew|altpll_component|pll|clk[2] ;
+--------------+------------+-----------+-----------+------------+----------------------------------+


+-----------------------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                                           ;
+-----------------------------------+--------+-------+----------+---------+---------------------+
; Clock                             ; Setup  ; Hold  ; Recovery ; Removal ; Minimum Pulse Width ;
+-----------------------------------+--------+-------+----------+---------+---------------------+
; Worst-case Slack                  ; 5.118  ; 0.215 ; 2.417    ; 0.866   ; 2.620               ;
;  CLOCK_50                         ; N/A    ; N/A   ; N/A      ; N/A     ; 10.000              ;
;  altera_reserved_tck              ; N/A    ; N/A   ; N/A      ; N/A     ; 97.778              ;
;  unew|altpll_component|pll|clk[1] ; 12.031 ; 0.215 ; 15.180   ; 0.866   ; 7.873               ;
;  unew|altpll_component|pll|clk[2] ; 5.118  ; 0.215 ; 2.417    ; 1.446   ; 2.620               ;
; Design-wide TNS                   ; 0.0    ; 0.0   ; 0.0      ; 0.0     ; 0.0                 ;
;  CLOCK_50                         ; N/A    ; N/A   ; N/A      ; N/A     ; 0.000               ;
;  altera_reserved_tck              ; N/A    ; N/A   ; N/A      ; N/A     ; 0.000               ;
;  unew|altpll_component|pll|clk[1] ; 0.000  ; 0.000 ; 0.000    ; 0.000   ; 0.000               ;
;  unew|altpll_component|pll|clk[2] ; 0.000  ; 0.000 ; 0.000    ; 0.000   ; 0.000               ;
+-----------------------------------+--------+-------+----------+---------+---------------------+


+-------------------------------------------------------------------------------------------+
; Setup Times                                                                               ;
+--------------+------------+-------+-------+------------+----------------------------------+
; Data Port    ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                  ;
+--------------+------------+-------+-------+------------+----------------------------------+
; DRAM_DQ[*]   ; CLOCK_50   ; 1.192 ; 1.192 ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  DRAM_DQ[0]  ; CLOCK_50   ; 1.162 ; 1.162 ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  DRAM_DQ[1]  ; CLOCK_50   ; 1.192 ; 1.192 ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  DRAM_DQ[2]  ; CLOCK_50   ; 1.192 ; 1.192 ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  DRAM_DQ[3]  ; CLOCK_50   ; 1.164 ; 1.164 ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  DRAM_DQ[4]  ; CLOCK_50   ; 1.164 ; 1.164 ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  DRAM_DQ[5]  ; CLOCK_50   ; 1.164 ; 1.164 ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  DRAM_DQ[6]  ; CLOCK_50   ; 1.164 ; 1.164 ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  DRAM_DQ[7]  ; CLOCK_50   ; 1.188 ; 1.188 ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  DRAM_DQ[8]  ; CLOCK_50   ; 1.158 ; 1.158 ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  DRAM_DQ[9]  ; CLOCK_50   ; 1.188 ; 1.188 ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  DRAM_DQ[10] ; CLOCK_50   ; 1.188 ; 1.188 ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  DRAM_DQ[11] ; CLOCK_50   ; 1.173 ; 1.173 ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  DRAM_DQ[12] ; CLOCK_50   ; 1.173 ; 1.173 ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  DRAM_DQ[13] ; CLOCK_50   ; 1.183 ; 1.183 ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  DRAM_DQ[14] ; CLOCK_50   ; 1.183 ; 1.183 ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  DRAM_DQ[15] ; CLOCK_50   ; 1.149 ; 1.149 ; Rise       ; unew|altpll_component|pll|clk[1] ;
; KEY[*]       ; CLOCK_50   ; 9.071 ; 9.071 ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  KEY[1]      ; CLOCK_50   ; 9.071 ; 9.071 ; Rise       ; unew|altpll_component|pll|clk[1] ;
; SRAM_DQ[*]   ; CLOCK_50   ; 9.704 ; 9.704 ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[0]  ; CLOCK_50   ; 8.970 ; 8.970 ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[1]  ; CLOCK_50   ; 8.948 ; 8.948 ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[2]  ; CLOCK_50   ; 9.704 ; 9.704 ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[3]  ; CLOCK_50   ; 9.007 ; 9.007 ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[4]  ; CLOCK_50   ; 8.408 ; 8.408 ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[5]  ; CLOCK_50   ; 8.116 ; 8.116 ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[6]  ; CLOCK_50   ; 8.126 ; 8.126 ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[7]  ; CLOCK_50   ; 7.961 ; 7.961 ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[8]  ; CLOCK_50   ; 7.845 ; 7.845 ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[9]  ; CLOCK_50   ; 8.095 ; 8.095 ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[10] ; CLOCK_50   ; 8.066 ; 8.066 ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[11] ; CLOCK_50   ; 7.958 ; 7.958 ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[12] ; CLOCK_50   ; 7.270 ; 7.270 ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[13] ; CLOCK_50   ; 7.470 ; 7.470 ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[14] ; CLOCK_50   ; 7.889 ; 7.889 ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[15] ; CLOCK_50   ; 8.680 ; 8.680 ; Rise       ; unew|altpll_component|pll|clk[1] ;
; SW[*]        ; CLOCK_50   ; 3.692 ; 3.692 ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SW[0]       ; CLOCK_50   ; 3.692 ; 3.692 ; Rise       ; unew|altpll_component|pll|clk[1] ;
; DRAM_DQ[*]   ; CLOCK_50   ; 3.518 ; 3.518 ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[0]  ; CLOCK_50   ; 3.210 ; 3.210 ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[1]  ; CLOCK_50   ; 3.206 ; 3.206 ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[2]  ; CLOCK_50   ; 3.005 ; 3.005 ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[3]  ; CLOCK_50   ; 3.209 ; 3.209 ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[4]  ; CLOCK_50   ; 3.012 ; 3.012 ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[5]  ; CLOCK_50   ; 3.030 ; 3.030 ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[6]  ; CLOCK_50   ; 2.807 ; 2.807 ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[7]  ; CLOCK_50   ; 3.405 ; 3.405 ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[8]  ; CLOCK_50   ; 3.301 ; 3.301 ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[9]  ; CLOCK_50   ; 3.518 ; 3.518 ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[10] ; CLOCK_50   ; 3.177 ; 3.177 ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[11] ; CLOCK_50   ; 3.090 ; 3.090 ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[12] ; CLOCK_50   ; 3.222 ; 3.222 ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[13] ; CLOCK_50   ; 3.370 ; 3.370 ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[14] ; CLOCK_50   ; 3.108 ; 3.108 ; Rise       ; unew|altpll_component|pll|clk[2] ;
+--------------+------------+-------+-------+------------+----------------------------------+


+---------------------------------------------------------------------------------------------+
; Hold Times                                                                                  ;
+--------------+------------+--------+--------+------------+----------------------------------+
; Data Port    ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                  ;
+--------------+------------+--------+--------+------------+----------------------------------+
; DRAM_DQ[*]   ; CLOCK_50   ; -0.732 ; -0.732 ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  DRAM_DQ[0]  ; CLOCK_50   ; -0.744 ; -0.744 ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  DRAM_DQ[1]  ; CLOCK_50   ; -0.774 ; -0.774 ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  DRAM_DQ[2]  ; CLOCK_50   ; -0.774 ; -0.774 ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  DRAM_DQ[3]  ; CLOCK_50   ; -0.747 ; -0.747 ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  DRAM_DQ[4]  ; CLOCK_50   ; -0.747 ; -0.747 ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  DRAM_DQ[5]  ; CLOCK_50   ; -0.747 ; -0.747 ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  DRAM_DQ[6]  ; CLOCK_50   ; -0.747 ; -0.747 ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  DRAM_DQ[7]  ; CLOCK_50   ; -0.771 ; -0.771 ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  DRAM_DQ[8]  ; CLOCK_50   ; -0.741 ; -0.741 ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  DRAM_DQ[9]  ; CLOCK_50   ; -0.771 ; -0.771 ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  DRAM_DQ[10] ; CLOCK_50   ; -0.771 ; -0.771 ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  DRAM_DQ[11] ; CLOCK_50   ; -0.756 ; -0.756 ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  DRAM_DQ[12] ; CLOCK_50   ; -0.756 ; -0.756 ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  DRAM_DQ[13] ; CLOCK_50   ; -0.766 ; -0.766 ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  DRAM_DQ[14] ; CLOCK_50   ; -0.766 ; -0.766 ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  DRAM_DQ[15] ; CLOCK_50   ; -0.732 ; -0.732 ; Rise       ; unew|altpll_component|pll|clk[1] ;
; KEY[*]       ; CLOCK_50   ; -3.902 ; -3.902 ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  KEY[1]      ; CLOCK_50   ; -3.902 ; -3.902 ; Rise       ; unew|altpll_component|pll|clk[1] ;
; SRAM_DQ[*]   ; CLOCK_50   ; -3.535 ; -3.535 ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[0]  ; CLOCK_50   ; -3.687 ; -3.687 ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[1]  ; CLOCK_50   ; -3.715 ; -3.715 ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[2]  ; CLOCK_50   ; -3.684 ; -3.684 ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[3]  ; CLOCK_50   ; -3.747 ; -3.747 ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[4]  ; CLOCK_50   ; -3.705 ; -3.705 ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[5]  ; CLOCK_50   ; -3.701 ; -3.701 ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[6]  ; CLOCK_50   ; -3.535 ; -3.535 ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[7]  ; CLOCK_50   ; -3.577 ; -3.577 ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[8]  ; CLOCK_50   ; -3.594 ; -3.594 ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[9]  ; CLOCK_50   ; -3.633 ; -3.633 ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[10] ; CLOCK_50   ; -3.650 ; -3.650 ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[11] ; CLOCK_50   ; -3.558 ; -3.558 ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[12] ; CLOCK_50   ; -3.586 ; -3.586 ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[13] ; CLOCK_50   ; -3.582 ; -3.582 ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[14] ; CLOCK_50   ; -3.584 ; -3.584 ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[15] ; CLOCK_50   ; -3.587 ; -3.587 ; Rise       ; unew|altpll_component|pll|clk[1] ;
; SW[*]        ; CLOCK_50   ; -1.464 ; -1.464 ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SW[0]       ; CLOCK_50   ; -1.464 ; -1.464 ; Rise       ; unew|altpll_component|pll|clk[1] ;
; DRAM_DQ[*]   ; CLOCK_50   ; -1.421 ; -1.421 ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[0]  ; CLOCK_50   ; -1.616 ; -1.616 ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[1]  ; CLOCK_50   ; -1.675 ; -1.675 ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[2]  ; CLOCK_50   ; -1.545 ; -1.545 ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[3]  ; CLOCK_50   ; -1.652 ; -1.652 ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[4]  ; CLOCK_50   ; -1.543 ; -1.543 ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[5]  ; CLOCK_50   ; -1.560 ; -1.560 ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[6]  ; CLOCK_50   ; -1.421 ; -1.421 ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[7]  ; CLOCK_50   ; -1.752 ; -1.752 ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[8]  ; CLOCK_50   ; -1.701 ; -1.701 ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[9]  ; CLOCK_50   ; -1.820 ; -1.820 ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[10] ; CLOCK_50   ; -1.647 ; -1.647 ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[11] ; CLOCK_50   ; -1.620 ; -1.620 ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[12] ; CLOCK_50   ; -1.649 ; -1.649 ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[13] ; CLOCK_50   ; -1.731 ; -1.731 ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[14] ; CLOCK_50   ; -1.616 ; -1.616 ; Rise       ; unew|altpll_component|pll|clk[2] ;
+--------------+------------+--------+--------+------------+----------------------------------+


+-----------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                         ;
+----------------+------------+--------+--------+------------+----------------------------------+
; Data Port      ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                  ;
+----------------+------------+--------+--------+------------+----------------------------------+
; DRAM_CLK       ; CLOCK_50   ; -2.132 ;        ; Rise       ; unew|altpll_component|pll|clk[0] ;
; DRAM_CLK       ; CLOCK_50   ;        ; -2.132 ; Fall       ; unew|altpll_component|pll|clk[0] ;
; DRAM_ADDR[*]   ; CLOCK_50   ; 7.624  ; 7.624  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  DRAM_ADDR[0]  ; CLOCK_50   ; 7.131  ; 7.131  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  DRAM_ADDR[1]  ; CLOCK_50   ; 7.050  ; 7.050  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  DRAM_ADDR[2]  ; CLOCK_50   ; 7.273  ; 7.273  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  DRAM_ADDR[3]  ; CLOCK_50   ; 6.841  ; 6.841  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  DRAM_ADDR[4]  ; CLOCK_50   ; 7.624  ; 7.624  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  DRAM_ADDR[5]  ; CLOCK_50   ; 7.322  ; 7.322  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  DRAM_ADDR[6]  ; CLOCK_50   ; 6.716  ; 6.716  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  DRAM_ADDR[7]  ; CLOCK_50   ; 7.212  ; 7.212  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  DRAM_ADDR[8]  ; CLOCK_50   ; 7.285  ; 7.285  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  DRAM_ADDR[9]  ; CLOCK_50   ; 7.396  ; 7.396  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  DRAM_ADDR[10] ; CLOCK_50   ; 6.751  ; 6.751  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  DRAM_ADDR[11] ; CLOCK_50   ; 7.412  ; 7.412  ; Rise       ; unew|altpll_component|pll|clk[1] ;
; DRAM_BA_0      ; CLOCK_50   ; 8.180  ; 8.180  ; Rise       ; unew|altpll_component|pll|clk[1] ;
; DRAM_BA_1      ; CLOCK_50   ; 7.567  ; 7.567  ; Rise       ; unew|altpll_component|pll|clk[1] ;
; DRAM_CAS_N     ; CLOCK_50   ; 7.649  ; 7.649  ; Rise       ; unew|altpll_component|pll|clk[1] ;
; DRAM_CS_N      ; CLOCK_50   ; 8.314  ; 8.314  ; Rise       ; unew|altpll_component|pll|clk[1] ;
; DRAM_DQ[*]     ; CLOCK_50   ; 7.927  ; 7.927  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  DRAM_DQ[0]    ; CLOCK_50   ; 6.469  ; 6.469  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  DRAM_DQ[1]    ; CLOCK_50   ; 6.711  ; 6.711  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  DRAM_DQ[2]    ; CLOCK_50   ; 7.430  ; 7.430  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  DRAM_DQ[3]    ; CLOCK_50   ; 7.738  ; 7.738  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  DRAM_DQ[4]    ; CLOCK_50   ; 6.688  ; 6.688  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  DRAM_DQ[5]    ; CLOCK_50   ; 7.408  ; 7.408  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  DRAM_DQ[6]    ; CLOCK_50   ; 7.694  ; 7.694  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  DRAM_DQ[7]    ; CLOCK_50   ; 7.927  ; 7.927  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  DRAM_DQ[8]    ; CLOCK_50   ; 7.879  ; 7.879  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  DRAM_DQ[9]    ; CLOCK_50   ; 6.842  ; 6.842  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  DRAM_DQ[10]   ; CLOCK_50   ; 7.575  ; 7.575  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  DRAM_DQ[11]   ; CLOCK_50   ; 6.601  ; 6.601  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  DRAM_DQ[12]   ; CLOCK_50   ; 7.193  ; 7.193  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  DRAM_DQ[13]   ; CLOCK_50   ; 7.660  ; 7.660  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  DRAM_DQ[14]   ; CLOCK_50   ; 7.017  ; 7.017  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  DRAM_DQ[15]   ; CLOCK_50   ; 7.669  ; 7.669  ; Rise       ; unew|altpll_component|pll|clk[1] ;
; DRAM_LDQM      ; CLOCK_50   ; 6.622  ; 6.622  ; Rise       ; unew|altpll_component|pll|clk[1] ;
; DRAM_RAS_N     ; CLOCK_50   ; 7.400  ; 7.400  ; Rise       ; unew|altpll_component|pll|clk[1] ;
; DRAM_UDQM      ; CLOCK_50   ; 6.722  ; 6.722  ; Rise       ; unew|altpll_component|pll|clk[1] ;
; DRAM_WE_N      ; CLOCK_50   ; 6.755  ; 6.755  ; Rise       ; unew|altpll_component|pll|clk[1] ;
; GPIO_1[*]      ; CLOCK_50   ; 7.075  ; 7.075  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  GPIO_1[16]    ; CLOCK_50   ; 7.075  ; 7.075  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  GPIO_1[17]    ; CLOCK_50   ; 4.003  ; 4.003  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  GPIO_1[24]    ; CLOCK_50   ; 6.582  ; 6.582  ; Rise       ; unew|altpll_component|pll|clk[1] ;
; SRAM_ADDR[*]   ; CLOCK_50   ; 11.927 ; 11.927 ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_ADDR[0]  ; CLOCK_50   ; 9.231  ; 9.231  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_ADDR[1]  ; CLOCK_50   ; 11.126 ; 11.126 ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_ADDR[2]  ; CLOCK_50   ; 11.240 ; 11.240 ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_ADDR[3]  ; CLOCK_50   ; 11.927 ; 11.927 ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_ADDR[4]  ; CLOCK_50   ; 11.054 ; 11.054 ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_ADDR[5]  ; CLOCK_50   ; 10.915 ; 10.915 ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_ADDR[6]  ; CLOCK_50   ; 11.499 ; 11.499 ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_ADDR[7]  ; CLOCK_50   ; 11.702 ; 11.702 ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_ADDR[8]  ; CLOCK_50   ; 10.936 ; 10.936 ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_ADDR[9]  ; CLOCK_50   ; 10.996 ; 10.996 ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_ADDR[10] ; CLOCK_50   ; 11.451 ; 11.451 ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_ADDR[11] ; CLOCK_50   ; 11.310 ; 11.310 ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_ADDR[12] ; CLOCK_50   ; 10.628 ; 10.628 ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_ADDR[13] ; CLOCK_50   ; 10.607 ; 10.607 ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_ADDR[14] ; CLOCK_50   ; 10.361 ; 10.361 ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_ADDR[15] ; CLOCK_50   ; 11.257 ; 11.257 ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_ADDR[16] ; CLOCK_50   ; 10.982 ; 10.982 ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_ADDR[17] ; CLOCK_50   ; 10.905 ; 10.905 ; Rise       ; unew|altpll_component|pll|clk[1] ;
; SRAM_CE_N      ; CLOCK_50   ; 8.840  ; 8.840  ; Rise       ; unew|altpll_component|pll|clk[1] ;
; SRAM_DQ[*]     ; CLOCK_50   ; 8.552  ; 8.552  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[0]    ; CLOCK_50   ; 7.429  ; 7.429  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[1]    ; CLOCK_50   ; 7.740  ; 7.740  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[2]    ; CLOCK_50   ; 7.078  ; 7.078  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[3]    ; CLOCK_50   ; 8.552  ; 8.552  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[4]    ; CLOCK_50   ; 7.467  ; 7.467  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[5]    ; CLOCK_50   ; 7.025  ; 7.025  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[6]    ; CLOCK_50   ; 6.807  ; 6.807  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[7]    ; CLOCK_50   ; 7.578  ; 7.578  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[8]    ; CLOCK_50   ; 7.393  ; 7.393  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[9]    ; CLOCK_50   ; 7.037  ; 7.037  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[10]   ; CLOCK_50   ; 6.855  ; 6.855  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[11]   ; CLOCK_50   ; 7.880  ; 7.880  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[12]   ; CLOCK_50   ; 6.786  ; 6.786  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[13]   ; CLOCK_50   ; 7.214  ; 7.214  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[14]   ; CLOCK_50   ; 6.778  ; 6.778  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[15]   ; CLOCK_50   ; 6.866  ; 6.866  ; Rise       ; unew|altpll_component|pll|clk[1] ;
; SRAM_LB_N      ; CLOCK_50   ; 10.668 ; 10.668 ; Rise       ; unew|altpll_component|pll|clk[1] ;
; SRAM_OE_N      ; CLOCK_50   ; 9.287  ; 9.287  ; Rise       ; unew|altpll_component|pll|clk[1] ;
; SRAM_UB_N      ; CLOCK_50   ; 10.646 ; 10.646 ; Rise       ; unew|altpll_component|pll|clk[1] ;
; SRAM_WE_N      ; CLOCK_50   ; 10.271 ; 10.271 ; Rise       ; unew|altpll_component|pll|clk[1] ;
; VGA_CLK        ; CLOCK_50   ; 4.694  ; 4.694  ; Rise       ; unew|altpll_component|pll|clk[1] ;
; DRAM_ADDR[*]   ; CLOCK_50   ; 7.407  ; 7.407  ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_ADDR[0]  ; CLOCK_50   ; 6.231  ; 6.231  ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_ADDR[1]  ; CLOCK_50   ; 6.115  ; 6.115  ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_ADDR[2]  ; CLOCK_50   ; 6.167  ; 6.167  ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_ADDR[3]  ; CLOCK_50   ; 6.780  ; 6.780  ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_ADDR[4]  ; CLOCK_50   ; 6.420  ; 6.420  ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_ADDR[5]  ; CLOCK_50   ; 6.370  ; 6.370  ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_ADDR[6]  ; CLOCK_50   ; 6.514  ; 6.514  ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_ADDR[7]  ; CLOCK_50   ; 7.407  ; 7.407  ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_ADDR[8]  ; CLOCK_50   ; 7.236  ; 7.236  ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_ADDR[9]  ; CLOCK_50   ; 6.762  ; 6.762  ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_ADDR[10] ; CLOCK_50   ; 6.398  ; 6.398  ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_ADDR[11] ; CLOCK_50   ; 7.294  ; 7.294  ; Rise       ; unew|altpll_component|pll|clk[2] ;
; DRAM_BA_0      ; CLOCK_50   ; 6.736  ; 6.736  ; Rise       ; unew|altpll_component|pll|clk[2] ;
; DRAM_BA_1      ; CLOCK_50   ; 6.127  ; 6.127  ; Rise       ; unew|altpll_component|pll|clk[2] ;
; DRAM_CAS_N     ; CLOCK_50   ; 7.211  ; 7.211  ; Rise       ; unew|altpll_component|pll|clk[2] ;
; DRAM_CS_N      ; CLOCK_50   ; 6.855  ; 6.855  ; Rise       ; unew|altpll_component|pll|clk[2] ;
; DRAM_DQ[*]     ; CLOCK_50   ; 9.373  ; 9.373  ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[0]    ; CLOCK_50   ; 7.634  ; 7.634  ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[1]    ; CLOCK_50   ; 8.009  ; 8.009  ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[2]    ; CLOCK_50   ; 8.378  ; 8.378  ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[3]    ; CLOCK_50   ; 8.619  ; 8.619  ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[4]    ; CLOCK_50   ; 7.609  ; 7.609  ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[5]    ; CLOCK_50   ; 8.532  ; 8.532  ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[6]    ; CLOCK_50   ; 8.678  ; 8.678  ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[7]    ; CLOCK_50   ; 8.574  ; 8.574  ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[8]    ; CLOCK_50   ; 8.756  ; 8.756  ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[9]    ; CLOCK_50   ; 7.769  ; 7.769  ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[10]   ; CLOCK_50   ; 8.672  ; 8.672  ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[11]   ; CLOCK_50   ; 7.709  ; 7.709  ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[12]   ; CLOCK_50   ; 8.197  ; 8.197  ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[13]   ; CLOCK_50   ; 9.373  ; 9.373  ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[14]   ; CLOCK_50   ; 8.480  ; 8.480  ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[15]   ; CLOCK_50   ; 8.726  ; 8.726  ; Rise       ; unew|altpll_component|pll|clk[2] ;
; DRAM_LDQM      ; CLOCK_50   ; 7.072  ; 7.072  ; Rise       ; unew|altpll_component|pll|clk[2] ;
; DRAM_RAS_N     ; CLOCK_50   ; 7.011  ; 7.011  ; Rise       ; unew|altpll_component|pll|clk[2] ;
; DRAM_UDQM      ; CLOCK_50   ; 7.157  ; 7.157  ; Rise       ; unew|altpll_component|pll|clk[2] ;
; DRAM_WE_N      ; CLOCK_50   ; 6.184  ; 6.184  ; Rise       ; unew|altpll_component|pll|clk[2] ;
+----------------+------------+--------+--------+------------+----------------------------------+


+-----------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                 ;
+----------------+------------+--------+--------+------------+----------------------------------+
; Data Port      ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                  ;
+----------------+------------+--------+--------+------------+----------------------------------+
; DRAM_CLK       ; CLOCK_50   ; -2.846 ;        ; Rise       ; unew|altpll_component|pll|clk[0] ;
; DRAM_CLK       ; CLOCK_50   ;        ; -2.846 ; Fall       ; unew|altpll_component|pll|clk[0] ;
; DRAM_ADDR[*]   ; CLOCK_50   ; 2.931  ; 2.931  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  DRAM_ADDR[0]  ; CLOCK_50   ; 3.003  ; 3.003  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  DRAM_ADDR[1]  ; CLOCK_50   ; 2.951  ; 2.951  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  DRAM_ADDR[2]  ; CLOCK_50   ; 2.996  ; 2.996  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  DRAM_ADDR[3]  ; CLOCK_50   ; 2.989  ; 2.989  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  DRAM_ADDR[4]  ; CLOCK_50   ; 3.159  ; 3.159  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  DRAM_ADDR[5]  ; CLOCK_50   ; 3.300  ; 3.300  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  DRAM_ADDR[6]  ; CLOCK_50   ; 2.931  ; 2.931  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  DRAM_ADDR[7]  ; CLOCK_50   ; 3.201  ; 3.201  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  DRAM_ADDR[8]  ; CLOCK_50   ; 3.121  ; 3.121  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  DRAM_ADDR[9]  ; CLOCK_50   ; 3.116  ; 3.116  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  DRAM_ADDR[10] ; CLOCK_50   ; 3.139  ; 3.139  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  DRAM_ADDR[11] ; CLOCK_50   ; 3.222  ; 3.222  ; Rise       ; unew|altpll_component|pll|clk[1] ;
; DRAM_BA_0      ; CLOCK_50   ; 3.592  ; 3.592  ; Rise       ; unew|altpll_component|pll|clk[1] ;
; DRAM_BA_1      ; CLOCK_50   ; 3.344  ; 3.344  ; Rise       ; unew|altpll_component|pll|clk[1] ;
; DRAM_CAS_N     ; CLOCK_50   ; 3.741  ; 3.741  ; Rise       ; unew|altpll_component|pll|clk[1] ;
; DRAM_CS_N      ; CLOCK_50   ; 3.387  ; 3.387  ; Rise       ; unew|altpll_component|pll|clk[1] ;
; DRAM_DQ[*]     ; CLOCK_50   ; 2.711  ; 2.711  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  DRAM_DQ[0]    ; CLOCK_50   ; 3.023  ; 3.023  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  DRAM_DQ[1]    ; CLOCK_50   ; 2.928  ; 2.928  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  DRAM_DQ[2]    ; CLOCK_50   ; 3.011  ; 3.011  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  DRAM_DQ[3]    ; CLOCK_50   ; 3.146  ; 3.146  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  DRAM_DQ[4]    ; CLOCK_50   ; 2.711  ; 2.711  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  DRAM_DQ[5]    ; CLOCK_50   ; 3.022  ; 3.022  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  DRAM_DQ[6]    ; CLOCK_50   ; 3.293  ; 3.293  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  DRAM_DQ[7]    ; CLOCK_50   ; 3.207  ; 3.207  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  DRAM_DQ[8]    ; CLOCK_50   ; 3.245  ; 3.245  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  DRAM_DQ[9]    ; CLOCK_50   ; 2.813  ; 2.813  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  DRAM_DQ[10]   ; CLOCK_50   ; 3.173  ; 3.173  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  DRAM_DQ[11]   ; CLOCK_50   ; 2.766  ; 2.766  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  DRAM_DQ[12]   ; CLOCK_50   ; 3.365  ; 3.365  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  DRAM_DQ[13]   ; CLOCK_50   ; 3.480  ; 3.480  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  DRAM_DQ[14]   ; CLOCK_50   ; 3.138  ; 3.138  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  DRAM_DQ[15]   ; CLOCK_50   ; 3.506  ; 3.506  ; Rise       ; unew|altpll_component|pll|clk[1] ;
; DRAM_LDQM      ; CLOCK_50   ; 3.022  ; 3.022  ; Rise       ; unew|altpll_component|pll|clk[1] ;
; DRAM_RAS_N     ; CLOCK_50   ; 3.265  ; 3.265  ; Rise       ; unew|altpll_component|pll|clk[1] ;
; DRAM_UDQM      ; CLOCK_50   ; 2.964  ; 2.964  ; Rise       ; unew|altpll_component|pll|clk[1] ;
; DRAM_WE_N      ; CLOCK_50   ; 3.279  ; 3.279  ; Rise       ; unew|altpll_component|pll|clk[1] ;
; GPIO_1[*]      ; CLOCK_50   ; 2.013  ; 2.013  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  GPIO_1[16]    ; CLOCK_50   ; 3.473  ; 3.473  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  GPIO_1[17]    ; CLOCK_50   ; 2.013  ; 2.013  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  GPIO_1[24]    ; CLOCK_50   ; 3.206  ; 3.206  ; Rise       ; unew|altpll_component|pll|clk[1] ;
; SRAM_ADDR[*]   ; CLOCK_50   ; 2.899  ; 2.899  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_ADDR[0]  ; CLOCK_50   ; 2.899  ; 2.899  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_ADDR[1]  ; CLOCK_50   ; 3.470  ; 3.470  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_ADDR[2]  ; CLOCK_50   ; 3.528  ; 3.528  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_ADDR[3]  ; CLOCK_50   ; 3.705  ; 3.705  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_ADDR[4]  ; CLOCK_50   ; 3.306  ; 3.306  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_ADDR[5]  ; CLOCK_50   ; 3.356  ; 3.356  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_ADDR[6]  ; CLOCK_50   ; 3.329  ; 3.329  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_ADDR[7]  ; CLOCK_50   ; 3.344  ; 3.344  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_ADDR[8]  ; CLOCK_50   ; 2.912  ; 2.912  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_ADDR[9]  ; CLOCK_50   ; 3.540  ; 3.540  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_ADDR[10] ; CLOCK_50   ; 3.262  ; 3.262  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_ADDR[11] ; CLOCK_50   ; 3.571  ; 3.571  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_ADDR[12] ; CLOCK_50   ; 3.118  ; 3.118  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_ADDR[13] ; CLOCK_50   ; 3.240  ; 3.240  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_ADDR[14] ; CLOCK_50   ; 3.121  ; 3.121  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_ADDR[15] ; CLOCK_50   ; 3.319  ; 3.319  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_ADDR[16] ; CLOCK_50   ; 3.285  ; 3.285  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_ADDR[17] ; CLOCK_50   ; 3.271  ; 3.271  ; Rise       ; unew|altpll_component|pll|clk[1] ;
; SRAM_CE_N      ; CLOCK_50   ; 2.597  ; 2.597  ; Rise       ; unew|altpll_component|pll|clk[1] ;
; SRAM_DQ[*]     ; CLOCK_50   ; 2.642  ; 2.642  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[0]    ; CLOCK_50   ; 3.217  ; 3.217  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[1]    ; CLOCK_50   ; 3.334  ; 3.334  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[2]    ; CLOCK_50   ; 3.036  ; 3.036  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[3]    ; CLOCK_50   ; 3.300  ; 3.300  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[4]    ; CLOCK_50   ; 2.943  ; 2.943  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[5]    ; CLOCK_50   ; 2.756  ; 2.756  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[6]    ; CLOCK_50   ; 2.908  ; 2.908  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[7]    ; CLOCK_50   ; 3.438  ; 3.438  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[8]    ; CLOCK_50   ; 2.841  ; 2.841  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[9]    ; CLOCK_50   ; 2.770  ; 2.770  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[10]   ; CLOCK_50   ; 2.774  ; 2.774  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[11]   ; CLOCK_50   ; 2.937  ; 2.937  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[12]   ; CLOCK_50   ; 2.918  ; 2.918  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[13]   ; CLOCK_50   ; 3.314  ; 3.314  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[14]   ; CLOCK_50   ; 2.642  ; 2.642  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[15]   ; CLOCK_50   ; 3.030  ; 3.030  ; Rise       ; unew|altpll_component|pll|clk[1] ;
; SRAM_LB_N      ; CLOCK_50   ; 2.772  ; 2.772  ; Rise       ; unew|altpll_component|pll|clk[1] ;
; SRAM_OE_N      ; CLOCK_50   ; 2.816  ; 2.816  ; Rise       ; unew|altpll_component|pll|clk[1] ;
; SRAM_UB_N      ; CLOCK_50   ; 2.829  ; 2.829  ; Rise       ; unew|altpll_component|pll|clk[1] ;
; SRAM_WE_N      ; CLOCK_50   ; 3.018  ; 3.018  ; Rise       ; unew|altpll_component|pll|clk[1] ;
; VGA_CLK        ; CLOCK_50   ; 2.372  ; 2.372  ; Rise       ; unew|altpll_component|pll|clk[1] ;
; DRAM_ADDR[*]   ; CLOCK_50   ; 2.988  ; 2.988  ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_ADDR[0]  ; CLOCK_50   ; 3.030  ; 3.030  ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_ADDR[1]  ; CLOCK_50   ; 2.988  ; 2.988  ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_ADDR[2]  ; CLOCK_50   ; 2.996  ; 2.996  ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_ADDR[3]  ; CLOCK_50   ; 3.331  ; 3.331  ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_ADDR[4]  ; CLOCK_50   ; 3.131  ; 3.131  ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_ADDR[5]  ; CLOCK_50   ; 3.117  ; 3.117  ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_ADDR[6]  ; CLOCK_50   ; 3.214  ; 3.214  ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_ADDR[7]  ; CLOCK_50   ; 3.598  ; 3.598  ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_ADDR[8]  ; CLOCK_50   ; 3.492  ; 3.492  ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_ADDR[9]  ; CLOCK_50   ; 3.268  ; 3.268  ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_ADDR[10] ; CLOCK_50   ; 3.146  ; 3.146  ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_ADDR[11] ; CLOCK_50   ; 3.554  ; 3.554  ; Rise       ; unew|altpll_component|pll|clk[2] ;
; DRAM_BA_0      ; CLOCK_50   ; 3.332  ; 3.332  ; Rise       ; unew|altpll_component|pll|clk[2] ;
; DRAM_BA_1      ; CLOCK_50   ; 3.091  ; 3.091  ; Rise       ; unew|altpll_component|pll|clk[2] ;
; DRAM_CAS_N     ; CLOCK_50   ; 3.593  ; 3.593  ; Rise       ; unew|altpll_component|pll|clk[2] ;
; DRAM_CS_N      ; CLOCK_50   ; 3.365  ; 3.365  ; Rise       ; unew|altpll_component|pll|clk[2] ;
; DRAM_DQ[*]     ; CLOCK_50   ; 3.348  ; 3.348  ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[0]    ; CLOCK_50   ; 3.490  ; 3.490  ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[1]    ; CLOCK_50   ; 3.382  ; 3.382  ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[2]    ; CLOCK_50   ; 3.747  ; 3.747  ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[3]    ; CLOCK_50   ; 3.821  ; 3.821  ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[4]    ; CLOCK_50   ; 3.348  ; 3.348  ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[5]    ; CLOCK_50   ; 3.777  ; 3.777  ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[6]    ; CLOCK_50   ; 3.898  ; 3.898  ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[7]    ; CLOCK_50   ; 4.035  ; 4.035  ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[8]    ; CLOCK_50   ; 3.882  ; 3.882  ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[9]    ; CLOCK_50   ; 3.460  ; 3.460  ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[10]   ; CLOCK_50   ; 3.778  ; 3.778  ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[11]   ; CLOCK_50   ; 3.450  ; 3.450  ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[12]   ; CLOCK_50   ; 3.495  ; 3.495  ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[13]   ; CLOCK_50   ; 4.138  ; 4.138  ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[14]   ; CLOCK_50   ; 3.831  ; 3.831  ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[15]   ; CLOCK_50   ; 3.882  ; 3.882  ; Rise       ; unew|altpll_component|pll|clk[2] ;
; DRAM_LDQM      ; CLOCK_50   ; 3.506  ; 3.506  ; Rise       ; unew|altpll_component|pll|clk[2] ;
; DRAM_RAS_N     ; CLOCK_50   ; 3.445  ; 3.445  ; Rise       ; unew|altpll_component|pll|clk[2] ;
; DRAM_UDQM      ; CLOCK_50   ; 3.505  ; 3.505  ; Rise       ; unew|altpll_component|pll|clk[2] ;
; DRAM_WE_N      ; CLOCK_50   ; 3.080  ; 3.080  ; Rise       ; unew|altpll_component|pll|clk[2] ;
+----------------+------------+--------+--------+------------+----------------------------------+


+----------------------------------------------------+
; Progagation Delay                                  ;
+------------+-------------+-------+----+----+-------+
; Input Port ; Output Port ; RR    ; RF ; FR ; FF    ;
+------------+-------------+-------+----+----+-------+
; SW[0]      ; LEDR[0]     ; 6.411 ;    ;    ; 6.411 ;
; SW[1]      ; LEDR[1]     ; 5.673 ;    ;    ; 5.673 ;
; SW[2]      ; LEDR[2]     ; 5.135 ;    ;    ; 5.135 ;
; SW[3]      ; LEDR[3]     ; 5.425 ;    ;    ; 5.425 ;
; SW[4]      ; LEDR[4]     ; 5.280 ;    ;    ; 5.280 ;
; SW[5]      ; LEDR[5]     ; 5.703 ;    ;    ; 5.703 ;
; SW[6]      ; LEDR[6]     ; 5.338 ;    ;    ; 5.338 ;
; SW[7]      ; LEDR[7]     ; 6.319 ;    ;    ; 6.319 ;
; SW[8]      ; LEDR[8]     ; 5.869 ;    ;    ; 5.869 ;
; SW[9]      ; LEDR[9]     ; 6.210 ;    ;    ; 6.210 ;
; SW[10]     ; LEDR[10]    ; 5.680 ;    ;    ; 5.680 ;
; SW[11]     ; LEDR[11]    ; 5.773 ;    ;    ; 5.773 ;
; SW[12]     ; LEDR[12]    ; 5.771 ;    ;    ; 5.771 ;
; SW[13]     ; LEDR[13]    ; 9.737 ;    ;    ; 9.737 ;
; SW[14]     ; LEDR[14]    ; 9.670 ;    ;    ; 9.670 ;
; SW[15]     ; LEDR[15]    ; 9.406 ;    ;    ; 9.406 ;
; SW[16]     ; LEDR[16]    ; 9.895 ;    ;    ; 9.895 ;
; SW[17]     ; LEDR[17]    ; 9.594 ;    ;    ; 9.594 ;
; UART_RXD   ; UART_TXD    ; 8.016 ;    ;    ; 8.016 ;
+------------+-------------+-------+----+----+-------+


+----------------------------------------------------+
; Minimum Progagation Delay                          ;
+------------+-------------+-------+----+----+-------+
; Input Port ; Output Port ; RR    ; RF ; FR ; FF    ;
+------------+-------------+-------+----+----+-------+
; SW[0]      ; LEDR[0]     ; 3.462 ;    ;    ; 3.462 ;
; SW[1]      ; LEDR[1]     ; 3.023 ;    ;    ; 3.023 ;
; SW[2]      ; LEDR[2]     ; 2.794 ;    ;    ; 2.794 ;
; SW[3]      ; LEDR[3]     ; 2.915 ;    ;    ; 2.915 ;
; SW[4]      ; LEDR[4]     ; 2.842 ;    ;    ; 2.842 ;
; SW[5]      ; LEDR[5]     ; 3.061 ;    ;    ; 3.061 ;
; SW[6]      ; LEDR[6]     ; 2.870 ;    ;    ; 2.870 ;
; SW[7]      ; LEDR[7]     ; 3.467 ;    ;    ; 3.467 ;
; SW[8]      ; LEDR[8]     ; 3.208 ;    ;    ; 3.208 ;
; SW[9]      ; LEDR[9]     ; 3.381 ;    ;    ; 3.381 ;
; SW[10]     ; LEDR[10]    ; 3.097 ;    ;    ; 3.097 ;
; SW[11]     ; LEDR[11]    ; 3.151 ;    ;    ; 3.151 ;
; SW[12]     ; LEDR[12]    ; 3.151 ;    ;    ; 3.151 ;
; SW[13]     ; LEDR[13]    ; 5.538 ;    ;    ; 5.538 ;
; SW[14]     ; LEDR[14]    ; 5.546 ;    ;    ; 5.546 ;
; SW[15]     ; LEDR[15]    ; 5.445 ;    ;    ; 5.445 ;
; SW[16]     ; LEDR[16]    ; 5.635 ;    ;    ; 5.635 ;
; SW[17]     ; LEDR[17]    ; 5.506 ;    ;    ; 5.506 ;
; UART_RXD   ; UART_TXD    ; 4.670 ;    ;    ; 4.670 ;
+------------+-------------+-------+----+----+-------+


+-----------------------------------------------------------------------------------------------------------------+
; Setup Transfers                                                                                                 ;
+----------------------------------+----------------------------------+----------+----------+----------+----------+
; From Clock                       ; To Clock                         ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+----------------------------------+----------------------------------+----------+----------+----------+----------+
; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 96708    ; 0        ; 0        ; 0        ;
; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[2] ; 160      ; 0        ; 0        ; 0        ;
; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 10508    ; 0        ; 0        ; 0        ;
+----------------------------------+----------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-----------------------------------------------------------------------------------------------------------------+
; Hold Transfers                                                                                                  ;
+----------------------------------+----------------------------------+----------+----------+----------+----------+
; From Clock                       ; To Clock                         ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+----------------------------------+----------------------------------+----------+----------+----------+----------+
; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 96708    ; 0        ; 0        ; 0        ;
; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[2] ; 160      ; 0        ; 0        ; 0        ;
; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 10508    ; 0        ; 0        ; 0        ;
+----------------------------------+----------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-----------------------------------------------------------------------------------------------------------------+
; Recovery Transfers                                                                                              ;
+----------------------------------+----------------------------------+----------+----------+----------+----------+
; From Clock                       ; To Clock                         ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+----------------------------------+----------------------------------+----------+----------+----------+----------+
; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 1269     ; 0        ; 0        ; 0        ;
; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[2] ; 209      ; 0        ; 2        ; 0        ;
; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0        ; 30       ; 0        ; 0        ;
+----------------------------------+----------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-----------------------------------------------------------------------------------------------------------------+
; Removal Transfers                                                                                               ;
+----------------------------------+----------------------------------+----------+----------+----------+----------+
; From Clock                       ; To Clock                         ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+----------------------------------+----------------------------------+----------+----------+----------+----------+
; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 1269     ; 0        ; 0        ; 0        ;
; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[2] ; 209      ; 0        ; 2        ; 0        ;
; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0        ; 30       ; 0        ; 0        ;
+----------------------------------+----------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths                            ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 3     ; 3    ;
; Unconstrained Input Ports       ; 70    ; 70   ;
; Unconstrained Input Port Paths  ; 210   ; 210  ;
; Unconstrained Output Ports      ; 198   ; 198  ;
; Unconstrained Output Port Paths ; 1569  ; 1569 ;
+---------------------------------+-------+------+


+------------------------------------+
; TimeQuest Timing Analyzer Messages ;
+------------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit TimeQuest Timing Analyzer
    Info: Version 11.0 Build 208 07/03/2011 Service Pack 1 SJ Full Version
    Info: Processing started: Sat Mar 16 19:45:52 2013
Info: Command: quartus_sta niosControl3CamOnly -c DE2_D5M
Info: qsta_default_script.tcl version: #1
Info: Parallel compilation is enabled and will use 2 of the 2 processors detected
Info: Low junction temperature is 0 degrees C
Info: High junction temperature is 85 degrees C
Info: Evaluating HDL-embedded SDC commands
    Info: Entity alt_jtag_atlantic
        Info: set_false_path -from [get_registers {*|alt_jtag_atlantic:*|jupdate}] -to [get_registers {*|alt_jtag_atlantic:*|jupdate1*}] 
        Info: set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info: set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info: set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info: set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info: set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info: set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info: set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info: set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info: set_false_path -from [get_registers {*|alt_jtag_atlantic:*|read_req}]
        Info: set_false_path -from [get_registers {*|alt_jtag_atlantic:*|read_write}] -to [get_registers {*|alt_jtag_atlantic:*|read_write1*}] 
        Info: set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rvalid}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info: set_false_path -from [get_registers {*|t_dav}] -to [get_registers {*|alt_jtag_atlantic:*|td_shift[0]*}]
        Info: set_false_path -from [get_registers {*|t_dav}] -to [get_registers {*|alt_jtag_atlantic:*|write_stalled*}]
        Info: set_false_path -from [get_registers {*|t_dav}] -to [get_registers {*|alt_jtag_atlantic:*|td_shift[0]*}]
        Info: set_false_path -from [get_registers {*|t_dav}] -to [get_registers {*|alt_jtag_atlantic:*|write_stalled*}]
        Info: set_false_path -from [get_registers {*|t_dav}] -to [get_registers {*|alt_jtag_atlantic:*|td_shift[0]*}]
        Info: set_false_path -from [get_registers {*|t_dav}] -to [get_registers {*|alt_jtag_atlantic:*|write_stalled*}]
        Info: set_false_path -from [get_registers {*|t_dav}] -to [get_registers {*|alt_jtag_atlantic:*|td_shift[0]*}]
        Info: set_false_path -from [get_registers {*|t_dav}] -to [get_registers {*|alt_jtag_atlantic:*|write_stalled*}]
        Info: set_false_path -from [get_registers {*|t_dav}] -to [get_registers {*|alt_jtag_atlantic:*|td_shift[0]*}]
        Info: set_false_path -from [get_registers {*|t_dav}] -to [get_registers {*|alt_jtag_atlantic:*|write_stalled*}]
        Info: set_false_path -from [get_registers {*|t_dav}] -to [get_registers {*|alt_jtag_atlantic:*|td_shift[0]*}]
        Info: set_false_path -from [get_registers {*|t_dav}] -to [get_registers {*|alt_jtag_atlantic:*|write_stalled*}]
        Info: set_false_path -from [get_registers {*|t_dav}] -to [get_registers {*|alt_jtag_atlantic:*|td_shift[0]*}]
        Info: set_false_path -from [get_registers {*|t_dav}] -to [get_registers {*|alt_jtag_atlantic:*|write_stalled*}]
        Info: set_false_path -from [get_registers {*|t_dav}] -to [get_registers {*|alt_jtag_atlantic:*|td_shift[0]*}]
        Info: set_false_path -from [get_registers {*|t_dav}] -to [get_registers {*|alt_jtag_atlantic:*|write_stalled*}]
        Info: set_false_path -from [get_registers {*|t_dav}] -to [get_registers {*|alt_jtag_atlantic:*|td_shift[0]*}]
        Info: set_false_path -from [get_registers {*|t_dav}] -to [get_registers {*|alt_jtag_atlantic:*|write_stalled*}]
        Info: set_false_path -from [get_registers {*|t_dav}] -to [get_registers {*|alt_jtag_atlantic:*|td_shift[0]*}]
        Info: set_false_path -from [get_registers {*|t_dav}] -to [get_registers {*|alt_jtag_atlantic:*|write_stalled*}]
        Info: set_false_path -from [get_registers {*|t_dav}] -to [get_registers {*|alt_jtag_atlantic:*|td_shift[0]*}]
        Info: set_false_path -from [get_registers {*|t_dav}] -to [get_registers {*|alt_jtag_atlantic:*|write_stalled*}]
        Info: set_false_path -from [get_registers {*|alt_jtag_atlantic:*|user_saw_rvalid}] -to [get_registers {*|alt_jtag_atlantic:*|rvalid0*}]
        Info: set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info: set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info: set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info: set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info: set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info: set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info: set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info: set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info: set_false_path -from [get_registers {*|alt_jtag_atlantic:*|write_stalled}] -to [get_registers {*|alt_jtag_atlantic:*|t_ena*}]
        Info: set_false_path -from [get_registers {*|alt_jtag_atlantic:*|write_stalled}] -to [get_registers {*|alt_jtag_atlantic:*|t_pause*}]
        Info: set_false_path -from [get_registers {*|alt_jtag_atlantic:*|write_valid}]
    Info: Entity altera_std_synchronizer
        Info: set_false_path -to [get_keepers {*altera_std_synchronizer:*|din_s1}]
    Info: Entity dcfifo_m2o1
        Info: set_false_path -from *rdptr_g* -to *ws_dgrp|dffpipe_qe9:dffpipe22|dffe23a* 
        Info: set_false_path -from *delayed_wrptr_g* -to *rs_dgwp|dffpipe_pe9:dffpipe18|dffe19a* 
    Info: Entity sld_hub
        Info: create_clock -period 10MHz -name altera_reserved_tck [get_ports {altera_reserved_tck}]
        Info: set_clock_groups -asynchronous -group {altera_reserved_tck}
Info: Reading SDC File: 'DE2_D5M.sdc'
Info: Deriving PLL Clocks
    Info: create_generated_clock -source {unew|altpll_component|pll|inclk[0]} -multiply_by 2 -phase -108.00 -duty_cycle 50.00 -name {unew|altpll_component|pll|clk[0]} {unew|altpll_component|pll|clk[0]}
    Info: create_generated_clock -source {unew|altpll_component|pll|inclk[0]} -duty_cycle 50.00 -name {unew|altpll_component|pll|clk[1]} {unew|altpll_component|pll|clk[1]}
    Info: create_generated_clock -source {unew|altpll_component|pll|inclk[0]} -multiply_by 2 -duty_cycle 50.00 -name {unew|altpll_component|pll|clk[2]} {unew|altpll_component|pll|clk[2]}
Warning: Node: GPIO_1[0] was determined to be a clock but was found without an associated clock assignment.
Warning: Node: rClk[0] was determined to be a clock but was found without an associated clock assignment.
Warning: Node: I2C_CCD_Config:u8|mI2C_CTRL_CLK was determined to be a clock but was found without an associated clock assignment.
Info: Analyzing Slow Model
Info: Worst-case setup slack is 5.118
    Info:     Slack End Point TNS Clock 
    Info: ========= ============= =====================
    Info:     5.118         0.000 unew|altpll_component|pll|clk[2] 
    Info:    12.031         0.000 unew|altpll_component|pll|clk[1] 
Info: Worst-case hold slack is 0.391
    Info:     Slack End Point TNS Clock 
    Info: ========= ============= =====================
    Info:     0.391         0.000 unew|altpll_component|pll|clk[1] 
    Info:     0.391         0.000 unew|altpll_component|pll|clk[2] 
Info: Worst-case recovery slack is 2.417
    Info:     Slack End Point TNS Clock 
    Info: ========= ============= =====================
    Info:     2.417         0.000 unew|altpll_component|pll|clk[2] 
    Info:    15.180         0.000 unew|altpll_component|pll|clk[1] 
Info: Worst-case removal slack is 1.677
    Info:     Slack End Point TNS Clock 
    Info: ========= ============= =====================
    Info:     1.677         0.000 unew|altpll_component|pll|clk[1] 
    Info:     2.351         0.000 unew|altpll_component|pll|clk[2] 
Info: Worst-case minimum pulse width slack is 2.620
    Info:     Slack End Point TNS Clock 
    Info: ========= ============= =====================
    Info:     2.620         0.000 unew|altpll_component|pll|clk[2] 
    Info:     7.873         0.000 unew|altpll_component|pll|clk[1] 
    Info:    10.000         0.000 CLOCK_50 
    Info:    97.778         0.000 altera_reserved_tck 
Info: The selected device family is not supported by the report_metastability command.
Info: Analyzing Fast Model
Warning: Node: GPIO_1[0] was determined to be a clock but was found without an associated clock assignment.
Warning: Node: rClk[0] was determined to be a clock but was found without an associated clock assignment.
Warning: Node: I2C_CCD_Config:u8|mI2C_CTRL_CLK was determined to be a clock but was found without an associated clock assignment.
Info: Worst-case setup slack is 7.543
    Info:     Slack End Point TNS Clock 
    Info: ========= ============= =====================
    Info:     7.543         0.000 unew|altpll_component|pll|clk[2] 
    Info:    15.912         0.000 unew|altpll_component|pll|clk[1] 
Info: Worst-case hold slack is 0.215
    Info:     Slack End Point TNS Clock 
    Info: ========= ============= =====================
    Info:     0.215         0.000 unew|altpll_component|pll|clk[1] 
    Info:     0.215         0.000 unew|altpll_component|pll|clk[2] 
Info: Worst-case recovery slack is 3.432
    Info:     Slack End Point TNS Clock 
    Info: ========= ============= =====================
    Info:     3.432         0.000 unew|altpll_component|pll|clk[2] 
    Info:    17.476         0.000 unew|altpll_component|pll|clk[1] 
Info: Worst-case removal slack is 0.866
    Info:     Slack End Point TNS Clock 
    Info: ========= ============= =====================
    Info:     0.866         0.000 unew|altpll_component|pll|clk[1] 
    Info:     1.446         0.000 unew|altpll_component|pll|clk[2] 
Info: Worst-case minimum pulse width slack is 2.620
    Info:     Slack End Point TNS Clock 
    Info: ========= ============= =====================
    Info:     2.620         0.000 unew|altpll_component|pll|clk[2] 
    Info:     7.873         0.000 unew|altpll_component|pll|clk[1] 
    Info:    10.000         0.000 CLOCK_50 
    Info:    97.778         0.000 altera_reserved_tck 
Info: The selected device family is not supported by the report_metastability command.
Info: Design is not fully constrained for setup requirements
Info: Design is not fully constrained for hold requirements
Info: Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 6 warnings
    Info: Peak virtual memory: 390 megabytes
    Info: Processing ended: Sat Mar 16 19:46:12 2013
    Info: Elapsed time: 00:00:20
    Info: Total CPU time (on all processors): 00:00:06


