
##################################Primary Inputs for Unroll-1
INPUT(EQL_1)
INPUT(CONT_EQL_1)


##################################Primary Inputs for Unroll-2
INPUT(EQL_2)
INPUT(CONT_EQL_2)


##################################Primary Inputs for Unroll-3
INPUT(EQL_3)
INPUT(CONT_EQL_3)


##################################Primary Inputs for Unroll-4
INPUT(EQL_4)
INPUT(CONT_EQL_4)


##################################Primary Inputs for Unroll-5
INPUT(EQL_5)
INPUT(CONT_EQL_5)


##################################Primary Inputs for Unroll-6
INPUT(EQL_6)
INPUT(CONT_EQL_6)


##################################Primary Inputs for Unroll-7
INPUT(EQL_7)
INPUT(CONT_EQL_7)


##################################Primary Inputs for Unroll-8
INPUT(EQL_8)
INPUT(CONT_EQL_8)


##################################Primary Inputs for Unroll-9
INPUT(EQL_9)
INPUT(CONT_EQL_9)


##################################Primary Inputs for Unroll-10
INPUT(EQL_10)
INPUT(CONT_EQL_10)


##################################Primary Inputs for Unroll-11
INPUT(EQL_11)
INPUT(CONT_EQL_11)


##################################Primary Inputs for Unroll-12
INPUT(EQL_12)
INPUT(CONT_EQL_12)


##################################Primary Inputs for Unroll-13
INPUT(EQL_13)
INPUT(CONT_EQL_13)


##################################Primary Inputs for Unroll-14
INPUT(EQL_14)
INPUT(CONT_EQL_14)


##################################Primary Inputs for Unroll-15
INPUT(EQL_15)
INPUT(CONT_EQL_15)


##################################Primary Inputs for Unroll-16
INPUT(EQL_16)
INPUT(CONT_EQL_16)


##################################Primary Inputs for Unroll-17
INPUT(EQL_17)
INPUT(CONT_EQL_17)


##################################Primary Inputs for Unroll-18
INPUT(EQL_18)
INPUT(CONT_EQL_18)


##################################Primary Inputs for Unroll-19
INPUT(EQL_19)
INPUT(CONT_EQL_19)


##################################Primary Inputs for Unroll-20
INPUT(EQL_20)
INPUT(CONT_EQL_20)


##################################Primary Outputs for Unroll-1
OUTPUT(CC_MUX_REG_2__1)
OUTPUT(CC_MUX_REG_1__1)
OUTPUT(USCITE_REG_2__1)
OUTPUT(USCITE_REG_1__1)
OUTPUT(ENABLE_COUNT_REG_1)
OUTPUT(ACKOUT_REG_1)


##################################Primary Outputs for Unroll-2
OUTPUT(CC_MUX_REG_2__2)
OUTPUT(CC_MUX_REG_1__2)
OUTPUT(USCITE_REG_2__2)
OUTPUT(USCITE_REG_1__2)
OUTPUT(ENABLE_COUNT_REG_2)
OUTPUT(ACKOUT_REG_2)


##################################Primary Outputs for Unroll-3
OUTPUT(CC_MUX_REG_2__3)
OUTPUT(CC_MUX_REG_1__3)
OUTPUT(USCITE_REG_2__3)
OUTPUT(USCITE_REG_1__3)
OUTPUT(ENABLE_COUNT_REG_3)
OUTPUT(ACKOUT_REG_3)


##################################Primary Outputs for Unroll-4
OUTPUT(CC_MUX_REG_2__4)
OUTPUT(CC_MUX_REG_1__4)
OUTPUT(USCITE_REG_2__4)
OUTPUT(USCITE_REG_1__4)
OUTPUT(ENABLE_COUNT_REG_4)
OUTPUT(ACKOUT_REG_4)


##################################Primary Outputs for Unroll-5
OUTPUT(CC_MUX_REG_2__5)
OUTPUT(CC_MUX_REG_1__5)
OUTPUT(USCITE_REG_2__5)
OUTPUT(USCITE_REG_1__5)
OUTPUT(ENABLE_COUNT_REG_5)
OUTPUT(ACKOUT_REG_5)


##################################Primary Outputs for Unroll-6
OUTPUT(CC_MUX_REG_2__6)
OUTPUT(CC_MUX_REG_1__6)
OUTPUT(USCITE_REG_2__6)
OUTPUT(USCITE_REG_1__6)
OUTPUT(ENABLE_COUNT_REG_6)
OUTPUT(ACKOUT_REG_6)


##################################Primary Outputs for Unroll-7
OUTPUT(CC_MUX_REG_2__7)
OUTPUT(CC_MUX_REG_1__7)
OUTPUT(USCITE_REG_2__7)
OUTPUT(USCITE_REG_1__7)
OUTPUT(ENABLE_COUNT_REG_7)
OUTPUT(ACKOUT_REG_7)


##################################Primary Outputs for Unroll-8
OUTPUT(CC_MUX_REG_2__8)
OUTPUT(CC_MUX_REG_1__8)
OUTPUT(USCITE_REG_2__8)
OUTPUT(USCITE_REG_1__8)
OUTPUT(ENABLE_COUNT_REG_8)
OUTPUT(ACKOUT_REG_8)


##################################Primary Outputs for Unroll-9
OUTPUT(CC_MUX_REG_2__9)
OUTPUT(CC_MUX_REG_1__9)
OUTPUT(USCITE_REG_2__9)
OUTPUT(USCITE_REG_1__9)
OUTPUT(ENABLE_COUNT_REG_9)
OUTPUT(ACKOUT_REG_9)


##################################Primary Outputs for Unroll-10
OUTPUT(CC_MUX_REG_2__10)
OUTPUT(CC_MUX_REG_1__10)
OUTPUT(USCITE_REG_2__10)
OUTPUT(USCITE_REG_1__10)
OUTPUT(ENABLE_COUNT_REG_10)
OUTPUT(ACKOUT_REG_10)


##################################Primary Outputs for Unroll-11
OUTPUT(CC_MUX_REG_2__11)
OUTPUT(CC_MUX_REG_1__11)
OUTPUT(USCITE_REG_2__11)
OUTPUT(USCITE_REG_1__11)
OUTPUT(ENABLE_COUNT_REG_11)
OUTPUT(ACKOUT_REG_11)


##################################Primary Outputs for Unroll-12
OUTPUT(CC_MUX_REG_2__12)
OUTPUT(CC_MUX_REG_1__12)
OUTPUT(USCITE_REG_2__12)
OUTPUT(USCITE_REG_1__12)
OUTPUT(ENABLE_COUNT_REG_12)
OUTPUT(ACKOUT_REG_12)


##################################Primary Outputs for Unroll-13
OUTPUT(CC_MUX_REG_2__13)
OUTPUT(CC_MUX_REG_1__13)
OUTPUT(USCITE_REG_2__13)
OUTPUT(USCITE_REG_1__13)
OUTPUT(ENABLE_COUNT_REG_13)
OUTPUT(ACKOUT_REG_13)


##################################Primary Outputs for Unroll-14
OUTPUT(CC_MUX_REG_2__14)
OUTPUT(CC_MUX_REG_1__14)
OUTPUT(USCITE_REG_2__14)
OUTPUT(USCITE_REG_1__14)
OUTPUT(ENABLE_COUNT_REG_14)
OUTPUT(ACKOUT_REG_14)


##################################Primary Outputs for Unroll-15
OUTPUT(CC_MUX_REG_2__15)
OUTPUT(CC_MUX_REG_1__15)
OUTPUT(USCITE_REG_2__15)
OUTPUT(USCITE_REG_1__15)
OUTPUT(ENABLE_COUNT_REG_15)
OUTPUT(ACKOUT_REG_15)


##################################Primary Outputs for Unroll-16
OUTPUT(CC_MUX_REG_2__16)
OUTPUT(CC_MUX_REG_1__16)
OUTPUT(USCITE_REG_2__16)
OUTPUT(USCITE_REG_1__16)
OUTPUT(ENABLE_COUNT_REG_16)
OUTPUT(ACKOUT_REG_16)


##################################Primary Outputs for Unroll-17
OUTPUT(CC_MUX_REG_2__17)
OUTPUT(CC_MUX_REG_1__17)
OUTPUT(USCITE_REG_2__17)
OUTPUT(USCITE_REG_1__17)
OUTPUT(ENABLE_COUNT_REG_17)
OUTPUT(ACKOUT_REG_17)


##################################Primary Outputs for Unroll-18
OUTPUT(CC_MUX_REG_2__18)
OUTPUT(CC_MUX_REG_1__18)
OUTPUT(USCITE_REG_2__18)
OUTPUT(USCITE_REG_1__18)
OUTPUT(ENABLE_COUNT_REG_18)
OUTPUT(ACKOUT_REG_18)


##################################Primary Outputs for Unroll-19
OUTPUT(CC_MUX_REG_2__19)
OUTPUT(CC_MUX_REG_1__19)
OUTPUT(USCITE_REG_2__19)
OUTPUT(USCITE_REG_1__19)
OUTPUT(ENABLE_COUNT_REG_19)
OUTPUT(ACKOUT_REG_19)


##################################Primary Outputs for Unroll-20
OUTPUT(CC_MUX_REG_2__20)
OUTPUT(CC_MUX_REG_1__20)
OUTPUT(USCITE_REG_2__20)
OUTPUT(USCITE_REG_1__20)
OUTPUT(ENABLE_COUNT_REG_20)
OUTPUT(ACKOUT_REG_20)

##################################Other Inputs
INPUT(ACKOUT_REG_1)
INPUT(STATE_REG_2__1)
INPUT(STATE_REG_1__1)
INPUT(STATE_REG_0__1)
INPUT(CC_MUX_REG_2__1)
INPUT(CC_MUX_REG_1__1)
INPUT(USCITE_REG_2__1)
INPUT(USCITE_REG_1__1)
INPUT(ENABLE_COUNT_REG_1)

##################################Other Outputs
OUTPUT(U62_20$enc)
OUTPUT(U57_20$enc)
OUTPUT(U56_20$enc)
OUTPUT(U55_20$enc)
OUTPUT(U59_20$enc)
OUTPUT(U58_20$enc)
OUTPUT(U61_20$enc)
OUTPUT(U60_20$enc)
OUTPUT(U62_20$enc)

#################################Key Inputs
INPUT(keyinput0)
INPUT(keyinput1)
INPUT(keyinput2)
INPUT(keyinput3)
INPUT(keyinput4)
INPUT(keyinput5)
INPUT(keyinput6)
INPUT(keyinput7)
INPUT(keyinput8)

####################################################################Unroll 1
####################################################################Unroll 2
####################################################################Unroll 3
####################################################################Unroll 4
####################################################################Unroll 5
####################################################################Unroll 6
####################################################################Unroll 7
####################################################################Unroll 8
####################################################################Unroll 9
####################################################################Unroll 10
####################################################################Unroll 11
####################################################################Unroll 12
####################################################################Unroll 13
####################################################################Unroll 14
####################################################################Unroll 15
####################################################################Unroll 16
####################################################################Unroll 17
####################################################################Unroll 18
####################################################################Unroll 19
####################################################################Unroll 20

ACKOUT_REG_2 = BUF(U62_1)
STATE_REG_2__2 = BUF(U57_1)
STATE_REG_1__2 = BUF(U56_1)
STATE_REG_0__2 = BUF(U55_1)
CC_MUX_REG_2__2 = BUF(U59_1)
CC_MUX_REG_1__2 = BUF(U58_1)
USCITE_REG_2__2 = BUF(U61_1)
USCITE_REG_1__2 = BUF(U60_1)
ENABLE_COUNT_REG_2 = BUF(U62_1)





U54_1= AND(U90_1, U89_1)
U55_1= NAND(U54_1, U78_1)
U56_1= NAND(U82_1, U81_1, U72_1, U66_1)
U57_1= NAND(U80_1, U79_1)
U58_1= NAND(U88_1, U69_1, U92_1, U91_1)
U59_1= NAND(U86_1, U70_1, U85_1)
U60_1= NAND(EQL_1, U76_1, U54_1)
U61_1= NAND(U72_1, U75_1)
U62_1= NAND(U84_1, U83_1)
U63_1= AND(STATE_REG_2__1, STATE_REG_1__1, STATE_REG_0__1enc)
U64_1= NOT(STATE_REG_1__1)
U65_1= NOT(EQL_1)
U66_1= NAND(EQL_1, STATE_REG_1__1enc)
U67_1= NOT(STATE_REG_2__1)
U68_1= NOT(STATE_REG_0__1)
U69_1= OR(STATE_REG_2__1, STATE_REG_0__1enc)
U70_1= NAND(U64_1, U67_1, STATE_REG_0__1enc)
U71_1= NOT(U66_1)
U72_1= NAND(STATE_REG_2__1, U68_1, U64_1, U65_1)
U73_1= NOT(U69_1)
U74_1= NOT(U70_1)
U75_1= NAND(STATE_REG_2__1, U71_1)
U76_1= NAND(STATE_REG_2__1, STATE_REG_1__1enc)
U77_1= OR(STATE_REG_1__1, STATE_REG_0__1enc)
U78_1= NAND(U65_1, U77_1)
U79_1= NAND(U74_1, U65_1)
U80_1= NAND(STATE_REG_2__1, U78_1)
U81_1= NAND(EQL_1, U67_1, STATE_REG_0__1enc)
U82_1= NAND(U73_1, STATE_REG_1__1enc)
U83_1= NAND(STATE_REG_1__1, U65_1, U73_1)
U84_1= OR(CONT_EQL_1, U63_1)
U85_1= NAND(U71_1, U68_1)
U86_1= NAND(STATE_REG_2__1, U78_1)
U87_1= NAND(EQL_1, U68_1)
U88_1= NAND(STATE_REG_0__1, STATE_REG_2__1enc)
U89_1= NAND(U73_1, U64_1)
U90_1= NAND(STATE_REG_0__1, STATE_REG_1__1enc)
U91_1= NAND(EQL_1, U64_1)
U92_1= NAND(STATE_REG_1__1, U87_1)

ACKOUT_REG_3 = BUF(U62_2)
STATE_REG_2__3 = BUF(U57_2)
STATE_REG_1__3 = BUF(U56_2)
STATE_REG_0__3 = BUF(U55_2)
CC_MUX_REG_2__3 = BUF(U59_2)
CC_MUX_REG_1__3 = BUF(U58_2)
USCITE_REG_2__3 = BUF(U61_2)
USCITE_REG_1__3 = BUF(U60_2)
ENABLE_COUNT_REG_3 = BUF(U62_2)





U54_2= AND(U90_2, U89_2)
U55_2= NAND(U54_2, U78_2)
U56_2= NAND(U82_2, U81_2, U72_2, U66_2)
U57_2= NAND(U80_2, U79_2)
U58_2= NAND(U88_2, U69_2, U92_2, U91_2)
U59_2= NAND(U86_2, U70_2, U85_2)
U60_2= NAND(EQL_2, U76_2, U54_2)
U61_2= NAND(U72_2, U75_2)
U62_2= NAND(U84_2, U83_2)
U63_2= AND(STATE_REG_2__2, STATE_REG_1__2, STATE_REG_0__2)
U64_2= NOT(STATE_REG_1__2)
U65_2= NOT(EQL_2)
U66_2= NAND(EQL_2, STATE_REG_1__2)
U67_2= NOT(STATE_REG_2__2)
U68_2= NOT(STATE_REG_0__2)
U69_2= OR(STATE_REG_2__2, STATE_REG_0__2)
U70_2= NAND(U64_2, U67_2, STATE_REG_0__2)
U71_2= NOT(U66_2)
U72_2= NAND(STATE_REG_2__2, U68_2, U64_2, U65_2)
U73_2= NOT(U69_2)
U74_2= NOT(U70_2)
U75_2= NAND(STATE_REG_2__2, U71_2)
U76_2= NAND(STATE_REG_2__2, STATE_REG_1__2)
U77_2= OR(STATE_REG_1__2, STATE_REG_0__2)
U78_2= NAND(U65_2, U77_2)
U79_2= NAND(U74_2, U65_2)
U80_2= NAND(STATE_REG_2__2, U78_2)
U81_2= NAND(EQL_2, U67_2, STATE_REG_0__2)
U82_2= NAND(U73_2, STATE_REG_1__2)
U83_2= NAND(STATE_REG_1__2, U65_2, U73_2)
U84_2= OR(CONT_EQL_2, U63_2)
U85_2= NAND(U71_2, U68_2)
U86_2= NAND(STATE_REG_2__2, U78_2)
U87_2= NAND(EQL_2, U68_2)
U88_2= NAND(STATE_REG_0__2, STATE_REG_2__2)
U89_2= NAND(U73_2, U64_2)
U90_2= NAND(STATE_REG_0__2, STATE_REG_1__2)
U91_2= NAND(EQL_2, U64_2)
U92_2= NAND(STATE_REG_1__2, U87_2)

ACKOUT_REG_4 = BUF(U62_3)
STATE_REG_2__4 = BUF(U57_3)
STATE_REG_1__4 = BUF(U56_3)
STATE_REG_0__4 = BUF(U55_3)
CC_MUX_REG_2__4 = BUF(U59_3)
CC_MUX_REG_1__4 = BUF(U58_3)
USCITE_REG_2__4 = BUF(U61_3)
USCITE_REG_1__4 = BUF(U60_3)
ENABLE_COUNT_REG_4 = BUF(U62_3)





U54_3= AND(U90_3, U89_3)
U55_3= NAND(U54_3, U78_3)
U56_3= NAND(U82_3, U81_3, U72_3, U66_3)
U57_3= NAND(U80_3, U79_3)
U58_3= NAND(U88_3, U69_3, U92_3, U91_3)
U59_3= NAND(U86_3, U70_3, U85_3)
U60_3= NAND(EQL_3, U76_3, U54_3)
U61_3= NAND(U72_3, U75_3)
U62_3= NAND(U84_3, U83_3)
U63_3= AND(STATE_REG_2__3, STATE_REG_1__3, STATE_REG_0__3)
U64_3= NOT(STATE_REG_1__3)
U65_3= NOT(EQL_3)
U66_3= NAND(EQL_3, STATE_REG_1__3)
U67_3= NOT(STATE_REG_2__3)
U68_3= NOT(STATE_REG_0__3)
U69_3= OR(STATE_REG_2__3, STATE_REG_0__3)
U70_3= NAND(U64_3, U67_3, STATE_REG_0__3)
U71_3= NOT(U66_3)
U72_3= NAND(STATE_REG_2__3, U68_3, U64_3, U65_3)
U73_3= NOT(U69_3)
U74_3= NOT(U70_3)
U75_3= NAND(STATE_REG_2__3, U71_3)
U76_3= NAND(STATE_REG_2__3, STATE_REG_1__3)
U77_3= OR(STATE_REG_1__3, STATE_REG_0__3)
U78_3= NAND(U65_3, U77_3)
U79_3= NAND(U74_3, U65_3)
U80_3= NAND(STATE_REG_2__3, U78_3)
U81_3= NAND(EQL_3, U67_3, STATE_REG_0__3)
U82_3= NAND(U73_3, STATE_REG_1__3)
U83_3= NAND(STATE_REG_1__3, U65_3, U73_3)
U84_3= OR(CONT_EQL_3, U63_3)
U85_3= NAND(U71_3, U68_3)
U86_3= NAND(STATE_REG_2__3, U78_3)
U87_3= NAND(EQL_3, U68_3)
U88_3= NAND(STATE_REG_0__3, STATE_REG_2__3)
U89_3= NAND(U73_3, U64_3)
U90_3= NAND(STATE_REG_0__3, STATE_REG_1__3)
U91_3= NAND(EQL_3, U64_3)
U92_3= NAND(STATE_REG_1__3, U87_3)

ACKOUT_REG_5 = BUF(U62_4)
STATE_REG_2__5 = BUF(U57_4)
STATE_REG_1__5 = BUF(U56_4)
STATE_REG_0__5 = BUF(U55_4)
CC_MUX_REG_2__5 = BUF(U59_4)
CC_MUX_REG_1__5 = BUF(U58_4)
USCITE_REG_2__5 = BUF(U61_4)
USCITE_REG_1__5 = BUF(U60_4)
ENABLE_COUNT_REG_5 = BUF(U62_4)





U54_4= AND(U90_4, U89_4)
U55_4= NAND(U54_4, U78_4)
U56_4= NAND(U82_4, U81_4, U72_4, U66_4)
U57_4= NAND(U80_4, U79_4)
U58_4= NAND(U88_4, U69_4, U92_4, U91_4)
U59_4= NAND(U86_4, U70_4, U85_4)
U60_4= NAND(EQL_4, U76_4, U54_4)
U61_4= NAND(U72_4, U75_4)
U62_4= NAND(U84_4, U83_4)
U63_4= AND(STATE_REG_2__4, STATE_REG_1__4, STATE_REG_0__4)
U64_4= NOT(STATE_REG_1__4)
U65_4= NOT(EQL_4)
U66_4= NAND(EQL_4, STATE_REG_1__4)
U67_4= NOT(STATE_REG_2__4)
U68_4= NOT(STATE_REG_0__4)
U69_4= OR(STATE_REG_2__4, STATE_REG_0__4)
U70_4= NAND(U64_4, U67_4, STATE_REG_0__4)
U71_4= NOT(U66_4)
U72_4= NAND(STATE_REG_2__4, U68_4, U64_4, U65_4)
U73_4= NOT(U69_4)
U74_4= NOT(U70_4)
U75_4= NAND(STATE_REG_2__4, U71_4)
U76_4= NAND(STATE_REG_2__4, STATE_REG_1__4)
U77_4= OR(STATE_REG_1__4, STATE_REG_0__4)
U78_4= NAND(U65_4, U77_4)
U79_4= NAND(U74_4, U65_4)
U80_4= NAND(STATE_REG_2__4, U78_4)
U81_4= NAND(EQL_4, U67_4, STATE_REG_0__4)
U82_4= NAND(U73_4, STATE_REG_1__4)
U83_4= NAND(STATE_REG_1__4, U65_4, U73_4)
U84_4= OR(CONT_EQL_4, U63_4)
U85_4= NAND(U71_4, U68_4)
U86_4= NAND(STATE_REG_2__4, U78_4)
U87_4= NAND(EQL_4, U68_4)
U88_4= NAND(STATE_REG_0__4, STATE_REG_2__4)
U89_4= NAND(U73_4, U64_4)
U90_4= NAND(STATE_REG_0__4, STATE_REG_1__4)
U91_4= NAND(EQL_4, U64_4)
U92_4= NAND(STATE_REG_1__4, U87_4)

ACKOUT_REG_6 = BUF(U62_5)
STATE_REG_2__6 = BUF(U57_5)
STATE_REG_1__6 = BUF(U56_5)
STATE_REG_0__6 = BUF(U55_5)
CC_MUX_REG_2__6 = BUF(U59_5)
CC_MUX_REG_1__6 = BUF(U58_5)
USCITE_REG_2__6 = BUF(U61_5)
USCITE_REG_1__6 = BUF(U60_5)
ENABLE_COUNT_REG_6 = BUF(U62_5)





U54_5= AND(U90_5, U89_5)
U55_5= NAND(U54_5, U78_5)
U56_5= NAND(U82_5, U81_5, U72_5, U66_5)
U57_5= NAND(U80_5, U79_5)
U58_5= NAND(U88_5, U69_5, U92_5, U91_5)
U59_5= NAND(U86_5, U70_5, U85_5)
U60_5= NAND(EQL_5, U76_5, U54_5)
U61_5= NAND(U72_5, U75_5)
U62_5= NAND(U84_5, U83_5)
U63_5= AND(STATE_REG_2__5, STATE_REG_1__5, STATE_REG_0__5)
U64_5= NOT(STATE_REG_1__5)
U65_5= NOT(EQL_5)
U66_5= NAND(EQL_5, STATE_REG_1__5)
U67_5= NOT(STATE_REG_2__5)
U68_5= NOT(STATE_REG_0__5)
U69_5= OR(STATE_REG_2__5, STATE_REG_0__5)
U70_5= NAND(U64_5, U67_5, STATE_REG_0__5)
U71_5= NOT(U66_5)
U72_5= NAND(STATE_REG_2__5, U68_5, U64_5, U65_5)
U73_5= NOT(U69_5)
U74_5= NOT(U70_5)
U75_5= NAND(STATE_REG_2__5, U71_5)
U76_5= NAND(STATE_REG_2__5, STATE_REG_1__5)
U77_5= OR(STATE_REG_1__5, STATE_REG_0__5)
U78_5= NAND(U65_5, U77_5)
U79_5= NAND(U74_5, U65_5)
U80_5= NAND(STATE_REG_2__5, U78_5)
U81_5= NAND(EQL_5, U67_5, STATE_REG_0__5)
U82_5= NAND(U73_5, STATE_REG_1__5)
U83_5= NAND(STATE_REG_1__5, U65_5, U73_5)
U84_5= OR(CONT_EQL_5, U63_5)
U85_5= NAND(U71_5, U68_5)
U86_5= NAND(STATE_REG_2__5, U78_5)
U87_5= NAND(EQL_5, U68_5)
U88_5= NAND(STATE_REG_0__5, STATE_REG_2__5)
U89_5= NAND(U73_5, U64_5)
U90_5= NAND(STATE_REG_0__5, STATE_REG_1__5)
U91_5= NAND(EQL_5, U64_5)
U92_5= NAND(STATE_REG_1__5, U87_5)

ACKOUT_REG_7 = BUF(U62_6)
STATE_REG_2__7 = BUF(U57_6)
STATE_REG_1__7 = BUF(U56_6)
STATE_REG_0__7 = BUF(U55_6)
CC_MUX_REG_2__7 = BUF(U59_6)
CC_MUX_REG_1__7 = BUF(U58_6)
USCITE_REG_2__7 = BUF(U61_6)
USCITE_REG_1__7 = BUF(U60_6)
ENABLE_COUNT_REG_7 = BUF(U62_6)





U54_6= AND(U90_6, U89_6)
U55_6= NAND(U54_6, U78_6)
U56_6= NAND(U82_6, U81_6, U72_6, U66_6)
U57_6= NAND(U80_6, U79_6)
U58_6= NAND(U88_6, U69_6, U92_6, U91_6)
U59_6= NAND(U86_6, U70_6, U85_6)
U60_6= NAND(EQL_6, U76_6, U54_6)
U61_6= NAND(U72_6, U75_6)
U62_6= NAND(U84_6, U83_6)
U63_6= AND(STATE_REG_2__6, STATE_REG_1__6, STATE_REG_0__6)
U64_6= NOT(STATE_REG_1__6)
U65_6= NOT(EQL_6)
U66_6= NAND(EQL_6, STATE_REG_1__6)
U67_6= NOT(STATE_REG_2__6)
U68_6= NOT(STATE_REG_0__6)
U69_6= OR(STATE_REG_2__6, STATE_REG_0__6)
U70_6= NAND(U64_6, U67_6, STATE_REG_0__6)
U71_6= NOT(U66_6)
U72_6= NAND(STATE_REG_2__6, U68_6, U64_6, U65_6)
U73_6= NOT(U69_6)
U74_6= NOT(U70_6)
U75_6= NAND(STATE_REG_2__6, U71_6)
U76_6= NAND(STATE_REG_2__6, STATE_REG_1__6)
U77_6= OR(STATE_REG_1__6, STATE_REG_0__6)
U78_6= NAND(U65_6, U77_6)
U79_6= NAND(U74_6, U65_6)
U80_6= NAND(STATE_REG_2__6, U78_6)
U81_6= NAND(EQL_6, U67_6, STATE_REG_0__6)
U82_6= NAND(U73_6, STATE_REG_1__6)
U83_6= NAND(STATE_REG_1__6, U65_6, U73_6)
U84_6= OR(CONT_EQL_6, U63_6)
U85_6= NAND(U71_6, U68_6)
U86_6= NAND(STATE_REG_2__6, U78_6)
U87_6= NAND(EQL_6, U68_6)
U88_6= NAND(STATE_REG_0__6, STATE_REG_2__6)
U89_6= NAND(U73_6, U64_6)
U90_6= NAND(STATE_REG_0__6, STATE_REG_1__6)
U91_6= NAND(EQL_6, U64_6)
U92_6= NAND(STATE_REG_1__6, U87_6)

ACKOUT_REG_8 = BUF(U62_7)
STATE_REG_2__8 = BUF(U57_7)
STATE_REG_1__8 = BUF(U56_7)
STATE_REG_0__8 = BUF(U55_7)
CC_MUX_REG_2__8 = BUF(U59_7)
CC_MUX_REG_1__8 = BUF(U58_7)
USCITE_REG_2__8 = BUF(U61_7)
USCITE_REG_1__8 = BUF(U60_7)
ENABLE_COUNT_REG_8 = BUF(U62_7)





U54_7= AND(U90_7, U89_7)
U55_7= NAND(U54_7, U78_7)
U56_7= NAND(U82_7, U81_7, U72_7, U66_7)
U57_7= NAND(U80_7, U79_7)
U58_7= NAND(U88_7, U69_7, U92_7, U91_7)
U59_7= NAND(U86_7, U70_7, U85_7)
U60_7= NAND(EQL_7, U76_7, U54_7)
U61_7= NAND(U72_7, U75_7)
U62_7= NAND(U84_7, U83_7)
U63_7= AND(STATE_REG_2__7, STATE_REG_1__7, STATE_REG_0__7)
U64_7= NOT(STATE_REG_1__7)
U65_7= NOT(EQL_7)
U66_7= NAND(EQL_7, STATE_REG_1__7)
U67_7= NOT(STATE_REG_2__7)
U68_7= NOT(STATE_REG_0__7)
U69_7= OR(STATE_REG_2__7, STATE_REG_0__7)
U70_7= NAND(U64_7, U67_7, STATE_REG_0__7)
U71_7= NOT(U66_7)
U72_7= NAND(STATE_REG_2__7, U68_7, U64_7, U65_7)
U73_7= NOT(U69_7)
U74_7= NOT(U70_7)
U75_7= NAND(STATE_REG_2__7, U71_7)
U76_7= NAND(STATE_REG_2__7, STATE_REG_1__7)
U77_7= OR(STATE_REG_1__7, STATE_REG_0__7)
U78_7= NAND(U65_7, U77_7)
U79_7= NAND(U74_7, U65_7)
U80_7= NAND(STATE_REG_2__7, U78_7)
U81_7= NAND(EQL_7, U67_7, STATE_REG_0__7)
U82_7= NAND(U73_7, STATE_REG_1__7)
U83_7= NAND(STATE_REG_1__7, U65_7, U73_7)
U84_7= OR(CONT_EQL_7, U63_7)
U85_7= NAND(U71_7, U68_7)
U86_7= NAND(STATE_REG_2__7, U78_7)
U87_7= NAND(EQL_7, U68_7)
U88_7= NAND(STATE_REG_0__7, STATE_REG_2__7)
U89_7= NAND(U73_7, U64_7)
U90_7= NAND(STATE_REG_0__7, STATE_REG_1__7)
U91_7= NAND(EQL_7, U64_7)
U92_7= NAND(STATE_REG_1__7, U87_7)

ACKOUT_REG_9 = BUF(U62_8)
STATE_REG_2__9 = BUF(U57_8)
STATE_REG_1__9 = BUF(U56_8)
STATE_REG_0__9 = BUF(U55_8)
CC_MUX_REG_2__9 = BUF(U59_8)
CC_MUX_REG_1__9 = BUF(U58_8)
USCITE_REG_2__9 = BUF(U61_8)
USCITE_REG_1__9 = BUF(U60_8)
ENABLE_COUNT_REG_9 = BUF(U62_8)





U54_8= AND(U90_8, U89_8)
U55_8= NAND(U54_8, U78_8)
U56_8= NAND(U82_8, U81_8, U72_8, U66_8)
U57_8= NAND(U80_8, U79_8)
U58_8= NAND(U88_8, U69_8, U92_8, U91_8)
U59_8= NAND(U86_8, U70_8, U85_8)
U60_8= NAND(EQL_8, U76_8, U54_8)
U61_8= NAND(U72_8, U75_8)
U62_8= NAND(U84_8, U83_8)
U63_8= AND(STATE_REG_2__8, STATE_REG_1__8, STATE_REG_0__8)
U64_8= NOT(STATE_REG_1__8)
U65_8= NOT(EQL_8)
U66_8= NAND(EQL_8, STATE_REG_1__8)
U67_8= NOT(STATE_REG_2__8)
U68_8= NOT(STATE_REG_0__8)
U69_8= OR(STATE_REG_2__8, STATE_REG_0__8)
U70_8= NAND(U64_8, U67_8, STATE_REG_0__8)
U71_8= NOT(U66_8)
U72_8= NAND(STATE_REG_2__8, U68_8, U64_8, U65_8)
U73_8= NOT(U69_8)
U74_8= NOT(U70_8)
U75_8= NAND(STATE_REG_2__8, U71_8)
U76_8= NAND(STATE_REG_2__8, STATE_REG_1__8)
U77_8= OR(STATE_REG_1__8, STATE_REG_0__8)
U78_8= NAND(U65_8, U77_8)
U79_8= NAND(U74_8, U65_8)
U80_8= NAND(STATE_REG_2__8, U78_8)
U81_8= NAND(EQL_8, U67_8, STATE_REG_0__8)
U82_8= NAND(U73_8, STATE_REG_1__8)
U83_8= NAND(STATE_REG_1__8, U65_8, U73_8)
U84_8= OR(CONT_EQL_8, U63_8)
U85_8= NAND(U71_8, U68_8)
U86_8= NAND(STATE_REG_2__8, U78_8)
U87_8= NAND(EQL_8, U68_8)
U88_8= NAND(STATE_REG_0__8, STATE_REG_2__8)
U89_8= NAND(U73_8, U64_8)
U90_8= NAND(STATE_REG_0__8, STATE_REG_1__8)
U91_8= NAND(EQL_8, U64_8)
U92_8= NAND(STATE_REG_1__8, U87_8)

ACKOUT_REG_10 = BUF(U62_9)
STATE_REG_2__10 = BUF(U57_9)
STATE_REG_1__10 = BUF(U56_9)
STATE_REG_0__10 = BUF(U55_9)
CC_MUX_REG_2__10 = BUF(U59_9)
CC_MUX_REG_1__10 = BUF(U58_9)
USCITE_REG_2__10 = BUF(U61_9)
USCITE_REG_1__10 = BUF(U60_9)
ENABLE_COUNT_REG_10 = BUF(U62_9)





U54_9= AND(U90_9, U89_9)
U55_9= NAND(U54_9, U78_9)
U56_9= NAND(U82_9, U81_9, U72_9, U66_9)
U57_9= NAND(U80_9, U79_9)
U58_9= NAND(U88_9, U69_9, U92_9, U91_9)
U59_9= NAND(U86_9, U70_9, U85_9)
U60_9= NAND(EQL_9, U76_9, U54_9)
U61_9= NAND(U72_9, U75_9)
U62_9= NAND(U84_9, U83_9)
U63_9= AND(STATE_REG_2__9, STATE_REG_1__9, STATE_REG_0__9)
U64_9= NOT(STATE_REG_1__9)
U65_9= NOT(EQL_9)
U66_9= NAND(EQL_9, STATE_REG_1__9)
U67_9= NOT(STATE_REG_2__9)
U68_9= NOT(STATE_REG_0__9)
U69_9= OR(STATE_REG_2__9, STATE_REG_0__9)
U70_9= NAND(U64_9, U67_9, STATE_REG_0__9)
U71_9= NOT(U66_9)
U72_9= NAND(STATE_REG_2__9, U68_9, U64_9, U65_9)
U73_9= NOT(U69_9)
U74_9= NOT(U70_9)
U75_9= NAND(STATE_REG_2__9, U71_9)
U76_9= NAND(STATE_REG_2__9, STATE_REG_1__9)
U77_9= OR(STATE_REG_1__9, STATE_REG_0__9)
U78_9= NAND(U65_9, U77_9)
U79_9= NAND(U74_9, U65_9)
U80_9= NAND(STATE_REG_2__9, U78_9)
U81_9= NAND(EQL_9, U67_9, STATE_REG_0__9)
U82_9= NAND(U73_9, STATE_REG_1__9)
U83_9= NAND(STATE_REG_1__9, U65_9, U73_9)
U84_9= OR(CONT_EQL_9, U63_9)
U85_9= NAND(U71_9, U68_9)
U86_9= NAND(STATE_REG_2__9, U78_9)
U87_9= NAND(EQL_9, U68_9)
U88_9= NAND(STATE_REG_0__9, STATE_REG_2__9)
U89_9= NAND(U73_9, U64_9)
U90_9= NAND(STATE_REG_0__9, STATE_REG_1__9)
U91_9= NAND(EQL_9, U64_9)
U92_9= NAND(STATE_REG_1__9, U87_9)

ACKOUT_REG_11 = BUF(U62_10)
STATE_REG_2__11 = BUF(U57_10)
STATE_REG_1__11 = BUF(U56_10)
STATE_REG_0__11 = BUF(U55_10)
CC_MUX_REG_2__11 = BUF(U59_10)
CC_MUX_REG_1__11 = BUF(U58_10)
USCITE_REG_2__11 = BUF(U61_10)
USCITE_REG_1__11 = BUF(U60_10)
ENABLE_COUNT_REG_11 = BUF(U62_10)





U54_10= AND(U90_10, U89_10)
U55_10= NAND(U54_10, U78_10)
U56_10= NAND(U82_10, U81_10, U72_10, U66_10)
U57_10= NAND(U80_10, U79_10)
U58_10= NAND(U88_10, U69_10, U92_10, U91_10)
U59_10= NAND(U86_10, U70_10, U85_10)
U60_10= NAND(EQL_10, U76_10, U54_10)
U61_10= NAND(U72_10, U75_10)
U62_10= NAND(U84_10, U83_10)
U63_10= AND(STATE_REG_2__10, STATE_REG_1__10, STATE_REG_0__10)
U64_10= NOT(STATE_REG_1__10)
U65_10= NOT(EQL_10)
U66_10= NAND(EQL_10, STATE_REG_1__10)
U67_10= NOT(STATE_REG_2__10)
U68_10= NOT(STATE_REG_0__10)
U69_10= OR(STATE_REG_2__10, STATE_REG_0__10)
U70_10= NAND(U64_10, U67_10, STATE_REG_0__10)
U71_10= NOT(U66_10)
U72_10= NAND(STATE_REG_2__10, U68_10, U64_10, U65_10)
U73_10= NOT(U69_10)
U74_10= NOT(U70_10)
U75_10= NAND(STATE_REG_2__10, U71_10)
U76_10= NAND(STATE_REG_2__10, STATE_REG_1__10)
U77_10= OR(STATE_REG_1__10, STATE_REG_0__10)
U78_10= NAND(U65_10, U77_10)
U79_10= NAND(U74_10, U65_10)
U80_10= NAND(STATE_REG_2__10, U78_10)
U81_10= NAND(EQL_10, U67_10, STATE_REG_0__10)
U82_10= NAND(U73_10, STATE_REG_1__10)
U83_10= NAND(STATE_REG_1__10, U65_10, U73_10)
U84_10= OR(CONT_EQL_10, U63_10)
U85_10= NAND(U71_10, U68_10)
U86_10= NAND(STATE_REG_2__10, U78_10)
U87_10= NAND(EQL_10, U68_10)
U88_10= NAND(STATE_REG_0__10, STATE_REG_2__10)
U89_10= NAND(U73_10, U64_10)
U90_10= NAND(STATE_REG_0__10, STATE_REG_1__10)
U91_10= NAND(EQL_10, U64_10)
U92_10= NAND(STATE_REG_1__10, U87_10)

ACKOUT_REG_12 = BUF(U62_11)
STATE_REG_2__12 = BUF(U57_11)
STATE_REG_1__12 = BUF(U56_11)
STATE_REG_0__12 = BUF(U55_11)
CC_MUX_REG_2__12 = BUF(U59_11)
CC_MUX_REG_1__12 = BUF(U58_11)
USCITE_REG_2__12 = BUF(U61_11)
USCITE_REG_1__12 = BUF(U60_11)
ENABLE_COUNT_REG_12 = BUF(U62_11)





U54_11= AND(U90_11, U89_11)
U55_11= NAND(U54_11, U78_11)
U56_11= NAND(U82_11, U81_11, U72_11, U66_11)
U57_11= NAND(U80_11, U79_11)
U58_11= NAND(U88_11, U69_11, U92_11, U91_11)
U59_11= NAND(U86_11, U70_11, U85_11)
U60_11= NAND(EQL_11, U76_11, U54_11)
U61_11= NAND(U72_11, U75_11)
U62_11= NAND(U84_11, U83_11)
U63_11= AND(STATE_REG_2__11, STATE_REG_1__11, STATE_REG_0__11)
U64_11= NOT(STATE_REG_1__11)
U65_11= NOT(EQL_11)
U66_11= NAND(EQL_11, STATE_REG_1__11)
U67_11= NOT(STATE_REG_2__11)
U68_11= NOT(STATE_REG_0__11)
U69_11= OR(STATE_REG_2__11, STATE_REG_0__11)
U70_11= NAND(U64_11, U67_11, STATE_REG_0__11)
U71_11= NOT(U66_11)
U72_11= NAND(STATE_REG_2__11, U68_11, U64_11, U65_11)
U73_11= NOT(U69_11)
U74_11= NOT(U70_11)
U75_11= NAND(STATE_REG_2__11, U71_11)
U76_11= NAND(STATE_REG_2__11, STATE_REG_1__11)
U77_11= OR(STATE_REG_1__11, STATE_REG_0__11)
U78_11= NAND(U65_11, U77_11)
U79_11= NAND(U74_11, U65_11)
U80_11= NAND(STATE_REG_2__11, U78_11)
U81_11= NAND(EQL_11, U67_11, STATE_REG_0__11)
U82_11= NAND(U73_11, STATE_REG_1__11)
U83_11= NAND(STATE_REG_1__11, U65_11, U73_11)
U84_11= OR(CONT_EQL_11, U63_11)
U85_11= NAND(U71_11, U68_11)
U86_11= NAND(STATE_REG_2__11, U78_11)
U87_11= NAND(EQL_11, U68_11)
U88_11= NAND(STATE_REG_0__11, STATE_REG_2__11)
U89_11= NAND(U73_11, U64_11)
U90_11= NAND(STATE_REG_0__11, STATE_REG_1__11)
U91_11= NAND(EQL_11, U64_11)
U92_11= NAND(STATE_REG_1__11, U87_11)

ACKOUT_REG_13 = BUF(U62_12)
STATE_REG_2__13 = BUF(U57_12)
STATE_REG_1__13 = BUF(U56_12)
STATE_REG_0__13 = BUF(U55_12)
CC_MUX_REG_2__13 = BUF(U59_12)
CC_MUX_REG_1__13 = BUF(U58_12)
USCITE_REG_2__13 = BUF(U61_12)
USCITE_REG_1__13 = BUF(U60_12)
ENABLE_COUNT_REG_13 = BUF(U62_12)





U54_12= AND(U90_12, U89_12)
U55_12= NAND(U54_12, U78_12)
U56_12= NAND(U82_12, U81_12, U72_12, U66_12)
U57_12= NAND(U80_12, U79_12)
U58_12= NAND(U88_12, U69_12, U92_12, U91_12)
U59_12= NAND(U86_12, U70_12, U85_12)
U60_12= NAND(EQL_12, U76_12, U54_12)
U61_12= NAND(U72_12, U75_12)
U62_12= NAND(U84_12, U83_12)
U63_12= AND(STATE_REG_2__12, STATE_REG_1__12, STATE_REG_0__12)
U64_12= NOT(STATE_REG_1__12)
U65_12= NOT(EQL_12)
U66_12= NAND(EQL_12, STATE_REG_1__12)
U67_12= NOT(STATE_REG_2__12)
U68_12= NOT(STATE_REG_0__12)
U69_12= OR(STATE_REG_2__12, STATE_REG_0__12)
U70_12= NAND(U64_12, U67_12, STATE_REG_0__12)
U71_12= NOT(U66_12)
U72_12= NAND(STATE_REG_2__12, U68_12, U64_12, U65_12)
U73_12= NOT(U69_12)
U74_12= NOT(U70_12)
U75_12= NAND(STATE_REG_2__12, U71_12)
U76_12= NAND(STATE_REG_2__12, STATE_REG_1__12)
U77_12= OR(STATE_REG_1__12, STATE_REG_0__12)
U78_12= NAND(U65_12, U77_12)
U79_12= NAND(U74_12, U65_12)
U80_12= NAND(STATE_REG_2__12, U78_12)
U81_12= NAND(EQL_12, U67_12, STATE_REG_0__12)
U82_12= NAND(U73_12, STATE_REG_1__12)
U83_12= NAND(STATE_REG_1__12, U65_12, U73_12)
U84_12= OR(CONT_EQL_12, U63_12)
U85_12= NAND(U71_12, U68_12)
U86_12= NAND(STATE_REG_2__12, U78_12)
U87_12= NAND(EQL_12, U68_12)
U88_12= NAND(STATE_REG_0__12, STATE_REG_2__12)
U89_12= NAND(U73_12, U64_12)
U90_12= NAND(STATE_REG_0__12, STATE_REG_1__12)
U91_12= NAND(EQL_12, U64_12)
U92_12= NAND(STATE_REG_1__12, U87_12)

ACKOUT_REG_14 = BUF(U62_13)
STATE_REG_2__14 = BUF(U57_13)
STATE_REG_1__14 = BUF(U56_13)
STATE_REG_0__14 = BUF(U55_13)
CC_MUX_REG_2__14 = BUF(U59_13)
CC_MUX_REG_1__14 = BUF(U58_13)
USCITE_REG_2__14 = BUF(U61_13)
USCITE_REG_1__14 = BUF(U60_13)
ENABLE_COUNT_REG_14 = BUF(U62_13)





U54_13= AND(U90_13, U89_13)
U55_13= NAND(U54_13, U78_13)
U56_13= NAND(U82_13, U81_13, U72_13, U66_13)
U57_13= NAND(U80_13, U79_13)
U58_13= NAND(U88_13, U69_13, U92_13, U91_13)
U59_13= NAND(U86_13, U70_13, U85_13)
U60_13= NAND(EQL_13, U76_13, U54_13)
U61_13= NAND(U72_13, U75_13)
U62_13= NAND(U84_13, U83_13)
U63_13= AND(STATE_REG_2__13, STATE_REG_1__13, STATE_REG_0__13)
U64_13= NOT(STATE_REG_1__13)
U65_13= NOT(EQL_13)
U66_13= NAND(EQL_13, STATE_REG_1__13)
U67_13= NOT(STATE_REG_2__13)
U68_13= NOT(STATE_REG_0__13)
U69_13= OR(STATE_REG_2__13, STATE_REG_0__13)
U70_13= NAND(U64_13, U67_13, STATE_REG_0__13)
U71_13= NOT(U66_13)
U72_13= NAND(STATE_REG_2__13, U68_13, U64_13, U65_13)
U73_13= NOT(U69_13)
U74_13= NOT(U70_13)
U75_13= NAND(STATE_REG_2__13, U71_13)
U76_13= NAND(STATE_REG_2__13, STATE_REG_1__13)
U77_13= OR(STATE_REG_1__13, STATE_REG_0__13)
U78_13= NAND(U65_13, U77_13)
U79_13= NAND(U74_13, U65_13)
U80_13= NAND(STATE_REG_2__13, U78_13)
U81_13= NAND(EQL_13, U67_13, STATE_REG_0__13)
U82_13= NAND(U73_13, STATE_REG_1__13)
U83_13= NAND(STATE_REG_1__13, U65_13, U73_13)
U84_13= OR(CONT_EQL_13, U63_13)
U85_13= NAND(U71_13, U68_13)
U86_13= NAND(STATE_REG_2__13, U78_13)
U87_13= NAND(EQL_13, U68_13)
U88_13= NAND(STATE_REG_0__13, STATE_REG_2__13)
U89_13= NAND(U73_13, U64_13)
U90_13= NAND(STATE_REG_0__13, STATE_REG_1__13)
U91_13= NAND(EQL_13, U64_13)
U92_13= NAND(STATE_REG_1__13, U87_13)

ACKOUT_REG_15 = BUF(U62_14)
STATE_REG_2__15 = BUF(U57_14)
STATE_REG_1__15 = BUF(U56_14)
STATE_REG_0__15 = BUF(U55_14)
CC_MUX_REG_2__15 = BUF(U59_14)
CC_MUX_REG_1__15 = BUF(U58_14)
USCITE_REG_2__15 = BUF(U61_14)
USCITE_REG_1__15 = BUF(U60_14)
ENABLE_COUNT_REG_15 = BUF(U62_14)





U54_14= AND(U90_14, U89_14)
U55_14= NAND(U54_14, U78_14)
U56_14= NAND(U82_14, U81_14, U72_14, U66_14)
U57_14= NAND(U80_14, U79_14)
U58_14= NAND(U88_14, U69_14, U92_14, U91_14)
U59_14= NAND(U86_14, U70_14, U85_14)
U60_14= NAND(EQL_14, U76_14, U54_14)
U61_14= NAND(U72_14, U75_14)
U62_14= NAND(U84_14, U83_14)
U63_14= AND(STATE_REG_2__14, STATE_REG_1__14, STATE_REG_0__14)
U64_14= NOT(STATE_REG_1__14)
U65_14= NOT(EQL_14)
U66_14= NAND(EQL_14, STATE_REG_1__14)
U67_14= NOT(STATE_REG_2__14)
U68_14= NOT(STATE_REG_0__14)
U69_14= OR(STATE_REG_2__14, STATE_REG_0__14)
U70_14= NAND(U64_14, U67_14, STATE_REG_0__14)
U71_14= NOT(U66_14)
U72_14= NAND(STATE_REG_2__14, U68_14, U64_14, U65_14)
U73_14= NOT(U69_14)
U74_14= NOT(U70_14)
U75_14= NAND(STATE_REG_2__14, U71_14)
U76_14= NAND(STATE_REG_2__14, STATE_REG_1__14)
U77_14= OR(STATE_REG_1__14, STATE_REG_0__14)
U78_14= NAND(U65_14, U77_14)
U79_14= NAND(U74_14, U65_14)
U80_14= NAND(STATE_REG_2__14, U78_14)
U81_14= NAND(EQL_14, U67_14, STATE_REG_0__14)
U82_14= NAND(U73_14, STATE_REG_1__14)
U83_14= NAND(STATE_REG_1__14, U65_14, U73_14)
U84_14= OR(CONT_EQL_14, U63_14)
U85_14= NAND(U71_14, U68_14)
U86_14= NAND(STATE_REG_2__14, U78_14)
U87_14= NAND(EQL_14, U68_14)
U88_14= NAND(STATE_REG_0__14, STATE_REG_2__14)
U89_14= NAND(U73_14, U64_14)
U90_14= NAND(STATE_REG_0__14, STATE_REG_1__14)
U91_14= NAND(EQL_14, U64_14)
U92_14= NAND(STATE_REG_1__14, U87_14)

ACKOUT_REG_16 = BUF(U62_15)
STATE_REG_2__16 = BUF(U57_15)
STATE_REG_1__16 = BUF(U56_15)
STATE_REG_0__16 = BUF(U55_15)
CC_MUX_REG_2__16 = BUF(U59_15)
CC_MUX_REG_1__16 = BUF(U58_15)
USCITE_REG_2__16 = BUF(U61_15)
USCITE_REG_1__16 = BUF(U60_15)
ENABLE_COUNT_REG_16 = BUF(U62_15)





U54_15= AND(U90_15, U89_15)
U55_15= NAND(U54_15, U78_15)
U56_15= NAND(U82_15, U81_15, U72_15, U66_15)
U57_15= NAND(U80_15, U79_15)
U58_15= NAND(U88_15, U69_15, U92_15, U91_15)
U59_15= NAND(U86_15, U70_15, U85_15)
U60_15= NAND(EQL_15, U76_15, U54_15)
U61_15= NAND(U72_15, U75_15)
U62_15= NAND(U84_15, U83_15)
U63_15= AND(STATE_REG_2__15, STATE_REG_1__15, STATE_REG_0__15)
U64_15= NOT(STATE_REG_1__15)
U65_15= NOT(EQL_15)
U66_15= NAND(EQL_15, STATE_REG_1__15)
U67_15= NOT(STATE_REG_2__15)
U68_15= NOT(STATE_REG_0__15)
U69_15= OR(STATE_REG_2__15, STATE_REG_0__15)
U70_15= NAND(U64_15, U67_15, STATE_REG_0__15)
U71_15= NOT(U66_15)
U72_15= NAND(STATE_REG_2__15, U68_15, U64_15, U65_15)
U73_15= NOT(U69_15)
U74_15= NOT(U70_15)
U75_15= NAND(STATE_REG_2__15, U71_15)
U76_15= NAND(STATE_REG_2__15, STATE_REG_1__15)
U77_15= OR(STATE_REG_1__15, STATE_REG_0__15)
U78_15= NAND(U65_15, U77_15)
U79_15= NAND(U74_15, U65_15)
U80_15= NAND(STATE_REG_2__15, U78_15)
U81_15= NAND(EQL_15, U67_15, STATE_REG_0__15)
U82_15= NAND(U73_15, STATE_REG_1__15)
U83_15= NAND(STATE_REG_1__15, U65_15, U73_15)
U84_15= OR(CONT_EQL_15, U63_15)
U85_15= NAND(U71_15, U68_15)
U86_15= NAND(STATE_REG_2__15, U78_15)
U87_15= NAND(EQL_15, U68_15)
U88_15= NAND(STATE_REG_0__15, STATE_REG_2__15)
U89_15= NAND(U73_15, U64_15)
U90_15= NAND(STATE_REG_0__15, STATE_REG_1__15)
U91_15= NAND(EQL_15, U64_15)
U92_15= NAND(STATE_REG_1__15, U87_15)

ACKOUT_REG_17 = BUF(U62_16)
STATE_REG_2__17 = BUF(U57_16)
STATE_REG_1__17 = BUF(U56_16)
STATE_REG_0__17 = BUF(U55_16)
CC_MUX_REG_2__17 = BUF(U59_16)
CC_MUX_REG_1__17 = BUF(U58_16)
USCITE_REG_2__17 = BUF(U61_16)
USCITE_REG_1__17 = BUF(U60_16)
ENABLE_COUNT_REG_17 = BUF(U62_16)





U54_16= AND(U90_16, U89_16)
U55_16= NAND(U54_16, U78_16)
U56_16= NAND(U82_16, U81_16, U72_16, U66_16)
U57_16= NAND(U80_16, U79_16)
U58_16= NAND(U88_16, U69_16, U92_16, U91_16)
U59_16= NAND(U86_16, U70_16, U85_16)
U60_16= NAND(EQL_16, U76_16, U54_16)
U61_16= NAND(U72_16, U75_16)
U62_16= NAND(U84_16, U83_16)
U63_16= AND(STATE_REG_2__16, STATE_REG_1__16, STATE_REG_0__16)
U64_16= NOT(STATE_REG_1__16)
U65_16= NOT(EQL_16)
U66_16= NAND(EQL_16, STATE_REG_1__16)
U67_16= NOT(STATE_REG_2__16)
U68_16= NOT(STATE_REG_0__16)
U69_16= OR(STATE_REG_2__16, STATE_REG_0__16)
U70_16= NAND(U64_16, U67_16, STATE_REG_0__16)
U71_16= NOT(U66_16)
U72_16= NAND(STATE_REG_2__16, U68_16, U64_16, U65_16)
U73_16= NOT(U69_16)
U74_16= NOT(U70_16)
U75_16= NAND(STATE_REG_2__16, U71_16)
U76_16= NAND(STATE_REG_2__16, STATE_REG_1__16)
U77_16= OR(STATE_REG_1__16, STATE_REG_0__16)
U78_16= NAND(U65_16, U77_16)
U79_16= NAND(U74_16, U65_16)
U80_16= NAND(STATE_REG_2__16, U78_16)
U81_16= NAND(EQL_16, U67_16, STATE_REG_0__16)
U82_16= NAND(U73_16, STATE_REG_1__16)
U83_16= NAND(STATE_REG_1__16, U65_16, U73_16)
U84_16= OR(CONT_EQL_16, U63_16)
U85_16= NAND(U71_16, U68_16)
U86_16= NAND(STATE_REG_2__16, U78_16)
U87_16= NAND(EQL_16, U68_16)
U88_16= NAND(STATE_REG_0__16, STATE_REG_2__16)
U89_16= NAND(U73_16, U64_16)
U90_16= NAND(STATE_REG_0__16, STATE_REG_1__16)
U91_16= NAND(EQL_16, U64_16)
U92_16= NAND(STATE_REG_1__16, U87_16)

ACKOUT_REG_18 = BUF(U62_17)
STATE_REG_2__18 = BUF(U57_17)
STATE_REG_1__18 = BUF(U56_17)
STATE_REG_0__18 = BUF(U55_17)
CC_MUX_REG_2__18 = BUF(U59_17)
CC_MUX_REG_1__18 = BUF(U58_17)
USCITE_REG_2__18 = BUF(U61_17)
USCITE_REG_1__18 = BUF(U60_17)
ENABLE_COUNT_REG_18 = BUF(U62_17)





U54_17= AND(U90_17, U89_17)
U55_17= NAND(U54_17, U78_17)
U56_17= NAND(U82_17, U81_17, U72_17, U66_17)
U57_17= NAND(U80_17, U79_17)
U58_17= NAND(U88_17, U69_17, U92_17, U91_17)
U59_17= NAND(U86_17, U70_17, U85_17)
U60_17= NAND(EQL_17, U76_17, U54_17)
U61_17= NAND(U72_17, U75_17)
U62_17= NAND(U84_17, U83_17)
U63_17= AND(STATE_REG_2__17, STATE_REG_1__17, STATE_REG_0__17)
U64_17= NOT(STATE_REG_1__17)
U65_17= NOT(EQL_17)
U66_17= NAND(EQL_17, STATE_REG_1__17)
U67_17= NOT(STATE_REG_2__17)
U68_17= NOT(STATE_REG_0__17)
U69_17= OR(STATE_REG_2__17, STATE_REG_0__17)
U70_17= NAND(U64_17, U67_17, STATE_REG_0__17)
U71_17= NOT(U66_17)
U72_17= NAND(STATE_REG_2__17, U68_17, U64_17, U65_17)
U73_17= NOT(U69_17)
U74_17= NOT(U70_17)
U75_17= NAND(STATE_REG_2__17, U71_17)
U76_17= NAND(STATE_REG_2__17, STATE_REG_1__17)
U77_17= OR(STATE_REG_1__17, STATE_REG_0__17)
U78_17= NAND(U65_17, U77_17)
U79_17= NAND(U74_17, U65_17)
U80_17= NAND(STATE_REG_2__17, U78_17)
U81_17= NAND(EQL_17, U67_17, STATE_REG_0__17)
U82_17= NAND(U73_17, STATE_REG_1__17)
U83_17= NAND(STATE_REG_1__17, U65_17, U73_17)
U84_17= OR(CONT_EQL_17, U63_17)
U85_17= NAND(U71_17, U68_17)
U86_17= NAND(STATE_REG_2__17, U78_17)
U87_17= NAND(EQL_17, U68_17)
U88_17= NAND(STATE_REG_0__17, STATE_REG_2__17)
U89_17= NAND(U73_17, U64_17)
U90_17= NAND(STATE_REG_0__17, STATE_REG_1__17)
U91_17= NAND(EQL_17, U64_17)
U92_17= NAND(STATE_REG_1__17, U87_17)

ACKOUT_REG_19 = BUF(U62_18)
STATE_REG_2__19 = BUF(U57_18)
STATE_REG_1__19 = BUF(U56_18)
STATE_REG_0__19 = BUF(U55_18)
CC_MUX_REG_2__19 = BUF(U59_18)
CC_MUX_REG_1__19 = BUF(U58_18)
USCITE_REG_2__19 = BUF(U61_18)
USCITE_REG_1__19 = BUF(U60_18)
ENABLE_COUNT_REG_19 = BUF(U62_18)





U54_18= AND(U90_18, U89_18)
U55_18= NAND(U54_18, U78_18)
U56_18= NAND(U82_18, U81_18, U72_18, U66_18)
U57_18= NAND(U80_18, U79_18)
U58_18= NAND(U88_18, U69_18, U92_18, U91_18)
U59_18= NAND(U86_18, U70_18, U85_18)
U60_18= NAND(EQL_18, U76_18, U54_18)
U61_18= NAND(U72_18, U75_18)
U62_18= NAND(U84_18, U83_18)
U63_18= AND(STATE_REG_2__18, STATE_REG_1__18, STATE_REG_0__18)
U64_18= NOT(STATE_REG_1__18)
U65_18= NOT(EQL_18)
U66_18= NAND(EQL_18, STATE_REG_1__18)
U67_18= NOT(STATE_REG_2__18)
U68_18= NOT(STATE_REG_0__18)
U69_18= OR(STATE_REG_2__18, STATE_REG_0__18)
U70_18= NAND(U64_18, U67_18, STATE_REG_0__18)
U71_18= NOT(U66_18)
U72_18= NAND(STATE_REG_2__18, U68_18, U64_18, U65_18)
U73_18= NOT(U69_18)
U74_18= NOT(U70_18)
U75_18= NAND(STATE_REG_2__18, U71_18)
U76_18= NAND(STATE_REG_2__18, STATE_REG_1__18)
U77_18= OR(STATE_REG_1__18, STATE_REG_0__18)
U78_18= NAND(U65_18, U77_18)
U79_18= NAND(U74_18, U65_18)
U80_18= NAND(STATE_REG_2__18, U78_18)
U81_18= NAND(EQL_18, U67_18, STATE_REG_0__18)
U82_18= NAND(U73_18, STATE_REG_1__18)
U83_18= NAND(STATE_REG_1__18, U65_18, U73_18)
U84_18= OR(CONT_EQL_18, U63_18)
U85_18= NAND(U71_18, U68_18)
U86_18= NAND(STATE_REG_2__18, U78_18)
U87_18= NAND(EQL_18, U68_18)
U88_18= NAND(STATE_REG_0__18, STATE_REG_2__18)
U89_18= NAND(U73_18, U64_18)
U90_18= NAND(STATE_REG_0__18, STATE_REG_1__18)
U91_18= NAND(EQL_18, U64_18)
U92_18= NAND(STATE_REG_1__18, U87_18)

ACKOUT_REG_20 = BUF(U62_19)
STATE_REG_2__20 = BUF(U57_19)
STATE_REG_1__20 = BUF(U56_19)
STATE_REG_0__20 = BUF(U55_19)
CC_MUX_REG_2__20 = BUF(U59_19)
CC_MUX_REG_1__20 = BUF(U58_19)
USCITE_REG_2__20 = BUF(U61_19)
USCITE_REG_1__20 = BUF(U60_19)
ENABLE_COUNT_REG_20 = BUF(U62_19)





U54_19= AND(U90_19, U89_19)
U55_19= NAND(U54_19, U78_19)
U56_19= NAND(U82_19, U81_19, U72_19, U66_19)
U57_19= NAND(U80_19, U79_19)
U58_19= NAND(U88_19, U69_19, U92_19, U91_19)
U59_19= NAND(U86_19, U70_19, U85_19)
U60_19= NAND(EQL_19, U76_19, U54_19)
U61_19= NAND(U72_19, U75_19)
U62_19= NAND(U84_19, U83_19)
U63_19= AND(STATE_REG_2__19, STATE_REG_1__19, STATE_REG_0__19)
U64_19= NOT(STATE_REG_1__19)
U65_19= NOT(EQL_19)
U66_19= NAND(EQL_19, STATE_REG_1__19)
U67_19= NOT(STATE_REG_2__19)
U68_19= NOT(STATE_REG_0__19)
U69_19= OR(STATE_REG_2__19, STATE_REG_0__19)
U70_19= NAND(U64_19, U67_19, STATE_REG_0__19)
U71_19= NOT(U66_19)
U72_19= NAND(STATE_REG_2__19, U68_19, U64_19, U65_19)
U73_19= NOT(U69_19)
U74_19= NOT(U70_19)
U75_19= NAND(STATE_REG_2__19, U71_19)
U76_19= NAND(STATE_REG_2__19, STATE_REG_1__19)
U77_19= OR(STATE_REG_1__19, STATE_REG_0__19)
U78_19= NAND(U65_19, U77_19)
U79_19= NAND(U74_19, U65_19)
U80_19= NAND(STATE_REG_2__19, U78_19)
U81_19= NAND(EQL_19, U67_19, STATE_REG_0__19)
U82_19= NAND(U73_19, STATE_REG_1__19)
U83_19= NAND(STATE_REG_1__19, U65_19, U73_19)
U84_19= OR(CONT_EQL_19, U63_19)
U85_19= NAND(U71_19, U68_19)
U86_19= NAND(STATE_REG_2__19, U78_19)
U87_19= NAND(EQL_19, U68_19)
U88_19= NAND(STATE_REG_0__19, STATE_REG_2__19)
U89_19= NAND(U73_19, U64_19)
U90_19= NAND(STATE_REG_0__19, STATE_REG_1__19)
U91_19= NAND(EQL_19, U64_19)
U92_19= NAND(STATE_REG_1__19, U87_19)

ACKOUT_REG_21 = BUF(U62_20)
STATE_REG_2__21 = BUF(U57_20)
STATE_REG_1__21 = BUF(U56_20)
STATE_REG_0__21 = BUF(U55_20)
CC_MUX_REG_2__21 = BUF(U59_20)
CC_MUX_REG_1__21 = BUF(U58_20)
USCITE_REG_2__21 = BUF(U61_20)
USCITE_REG_1__21 = BUF(U60_20)
ENABLE_COUNT_REG_21 = BUF(U62_20)





U54_20= AND(U90_20, U89_20)
U55_20= NAND(U54_20, U78_20)
U56_20= NAND(U82_20, U81_20, U72_20, U66_20)
U57_20= NAND(U80_20, U79_20)
U58_20= NAND(U88_20, U69_20, U92_20, U91_20)
U59_20= NAND(U86_20, U70_20, U85_20)
U60_20= NAND(EQL_20, U76_20, U54_20)
U61_20= NAND(U72_20, U75_20)
U62_20= NAND(U84_20, U83_20)
U63_20= AND(STATE_REG_2__20, STATE_REG_1__20, STATE_REG_0__20)
U64_20= NOT(STATE_REG_1__20)
U65_20= NOT(EQL_20)
U66_20= NAND(EQL_20, STATE_REG_1__20)
U67_20= NOT(STATE_REG_2__20)
U68_20= NOT(STATE_REG_0__20)
U69_20= OR(STATE_REG_2__20, STATE_REG_0__20)
U70_20= NAND(U64_20, U67_20, STATE_REG_0__20)
U71_20= NOT(U66_20)
U72_20= NAND(STATE_REG_2__20, U68_20, U64_20, U65_20)
U73_20= NOT(U69_20)
U74_20= NOT(U70_20)
U75_20= NAND(STATE_REG_2__20, U71_20)
U76_20= NAND(STATE_REG_2__20, STATE_REG_1__20)
U77_20= OR(STATE_REG_1__20, STATE_REG_0__20)
U78_20= NAND(U65_20, U77_20)
U79_20= NAND(U74_20, U65_20)
U80_20= NAND(STATE_REG_2__20, U78_20)
U81_20= NAND(EQL_20, U67_20, STATE_REG_0__20)
U82_20= NAND(U73_20, STATE_REG_1__20)
U83_20= NAND(STATE_REG_1__20, U65_20, U73_20)
U84_20= OR(CONT_EQL_20, U63_20)
U85_20= NAND(U71_20, U68_20)
U86_20= NAND(STATE_REG_2__20, U78_20)
U87_20= NAND(EQL_20, U68_20)
U88_20= NAND(STATE_REG_0__20, STATE_REG_2__20)
U89_20= NAND(U73_20, U64_20)
U90_20= NAND(STATE_REG_0__20, STATE_REG_1__20)
U91_20= NAND(EQL_20, U64_20)
U92_20= NAND(STATE_REG_1__20, U87_20)


#Input encryption logic for ACKOUT_REG
ACKOUT_REG_1enc = XOR(ACKOUT_REG_1, keyinput0)

#Output encryption logic for U62
U62_20$enc_0 = XOR(U62_20, keyinput0)
U62_20$enc_1 = XOR(U62_20$enc_0, keyinput1)
U62_20$enc_2 = XOR(U62_20$enc_1, keyinput2)
U62_20$enc_3 = XOR(U62_20$enc_2, keyinput3)
U62_20$enc_4 = XOR(U62_20$enc_3, keyinput4)
U62_20$enc_5 = XOR(U62_20$enc_4, keyinput5)
U62_20$enc_6 = XOR(U62_20$enc_5, keyinput6)
U62_20$enc_7 = XOR(U62_20$enc_6, keyinput7)
U62_20$enc = XOR(U62_20$enc_7, keyinput8)


#Input encryption logic for STATE_REG_2_
STATE_REG_2__1enc_0 = XOR(STATE_REG_2__1, keyinput0)
STATE_REG_2__1enc = XOR(STATE_REG_2__1enc_0, keyinput1)

#Output encryption logic for U57
U57_20$enc_0 = XOR(U57_20, keyinput1)
U57_20$enc_1 = XOR(U57_20$enc_0, keyinput2)
U57_20$enc_2 = XOR(U57_20$enc_1, keyinput3)
U57_20$enc_3 = XOR(U57_20$enc_2, keyinput4)
U57_20$enc_4 = XOR(U57_20$enc_3, keyinput5)
U57_20$enc_5 = XOR(U57_20$enc_4, keyinput6)
U57_20$enc_6 = XOR(U57_20$enc_5, keyinput7)
U57_20$enc = XOR(U57_20$enc_6, keyinput8)


#Input encryption logic for STATE_REG_1_
STATE_REG_1__1enc_0 = XOR(STATE_REG_1__1, keyinput0)
STATE_REG_1__1enc_1 = XOR(STATE_REG_1__1enc_0, keyinput1)
STATE_REG_1__1enc = XOR(STATE_REG_1__1enc_1, keyinput2)

#Output encryption logic for U56
U56_20$enc_0 = XOR(U56_20, keyinput2)
U56_20$enc_1 = XOR(U56_20$enc_0, keyinput3)
U56_20$enc_2 = XOR(U56_20$enc_1, keyinput4)
U56_20$enc_3 = XOR(U56_20$enc_2, keyinput5)
U56_20$enc_4 = XOR(U56_20$enc_3, keyinput6)
U56_20$enc_5 = XOR(U56_20$enc_4, keyinput7)
U56_20$enc = XOR(U56_20$enc_5, keyinput8)


#Input encryption logic for STATE_REG_0_
STATE_REG_0__1enc_0 = XOR(STATE_REG_0__1, keyinput0)
STATE_REG_0__1enc_1 = XOR(STATE_REG_0__1enc_0, keyinput1)
STATE_REG_0__1enc_2 = XOR(STATE_REG_0__1enc_1, keyinput2)
STATE_REG_0__1enc = XOR(STATE_REG_0__1enc_2, keyinput3)

#Output encryption logic for U55
U55_20$enc_0 = XOR(U55_20, keyinput3)
U55_20$enc_1 = XOR(U55_20$enc_0, keyinput4)
U55_20$enc_2 = XOR(U55_20$enc_1, keyinput5)
U55_20$enc_3 = XOR(U55_20$enc_2, keyinput6)
U55_20$enc_4 = XOR(U55_20$enc_3, keyinput7)
U55_20$enc = XOR(U55_20$enc_4, keyinput8)


#Input encryption logic for CC_MUX_REG_2_
CC_MUX_REG_2__1enc_0 = XOR(CC_MUX_REG_2__1, keyinput0)
CC_MUX_REG_2__1enc_1 = XOR(CC_MUX_REG_2__1enc_0, keyinput1)
CC_MUX_REG_2__1enc_2 = XOR(CC_MUX_REG_2__1enc_1, keyinput2)
CC_MUX_REG_2__1enc_3 = XOR(CC_MUX_REG_2__1enc_2, keyinput3)
CC_MUX_REG_2__1enc = XOR(CC_MUX_REG_2__1enc_3, keyinput4)

#Output encryption logic for U59
U59_20$enc_0 = XOR(U59_20, keyinput4)
U59_20$enc_1 = XOR(U59_20$enc_0, keyinput5)
U59_20$enc_2 = XOR(U59_20$enc_1, keyinput6)
U59_20$enc_3 = XOR(U59_20$enc_2, keyinput7)
U59_20$enc = XOR(U59_20$enc_3, keyinput8)


#Input encryption logic for CC_MUX_REG_1_
CC_MUX_REG_1__1enc_0 = XOR(CC_MUX_REG_1__1, keyinput0)
CC_MUX_REG_1__1enc_1 = XOR(CC_MUX_REG_1__1enc_0, keyinput1)
CC_MUX_REG_1__1enc_2 = XOR(CC_MUX_REG_1__1enc_1, keyinput2)
CC_MUX_REG_1__1enc_3 = XOR(CC_MUX_REG_1__1enc_2, keyinput3)
CC_MUX_REG_1__1enc_4 = XOR(CC_MUX_REG_1__1enc_3, keyinput4)
CC_MUX_REG_1__1enc = XOR(CC_MUX_REG_1__1enc_4, keyinput5)

#Output encryption logic for U58
U58_20$enc_0 = XOR(U58_20, keyinput5)
U58_20$enc_1 = XOR(U58_20$enc_0, keyinput6)
U58_20$enc_2 = XOR(U58_20$enc_1, keyinput7)
U58_20$enc = XOR(U58_20$enc_2, keyinput8)


#Input encryption logic for USCITE_REG_2_
USCITE_REG_2__1enc_0 = XOR(USCITE_REG_2__1, keyinput0)
USCITE_REG_2__1enc_1 = XOR(USCITE_REG_2__1enc_0, keyinput1)
USCITE_REG_2__1enc_2 = XOR(USCITE_REG_2__1enc_1, keyinput2)
USCITE_REG_2__1enc_3 = XOR(USCITE_REG_2__1enc_2, keyinput3)
USCITE_REG_2__1enc_4 = XOR(USCITE_REG_2__1enc_3, keyinput4)
USCITE_REG_2__1enc_5 = XOR(USCITE_REG_2__1enc_4, keyinput5)
USCITE_REG_2__1enc = XOR(USCITE_REG_2__1enc_5, keyinput6)

#Output encryption logic for U61
U61_20$enc_0 = XOR(U61_20, keyinput6)
U61_20$enc_1 = XOR(U61_20$enc_0, keyinput7)
U61_20$enc = XOR(U61_20$enc_1, keyinput8)


#Input encryption logic for USCITE_REG_1_
USCITE_REG_1__1enc_0 = XOR(USCITE_REG_1__1, keyinput0)
USCITE_REG_1__1enc_1 = XOR(USCITE_REG_1__1enc_0, keyinput1)
USCITE_REG_1__1enc_2 = XOR(USCITE_REG_1__1enc_1, keyinput2)
USCITE_REG_1__1enc_3 = XOR(USCITE_REG_1__1enc_2, keyinput3)
USCITE_REG_1__1enc_4 = XOR(USCITE_REG_1__1enc_3, keyinput4)
USCITE_REG_1__1enc_5 = XOR(USCITE_REG_1__1enc_4, keyinput5)
USCITE_REG_1__1enc_6 = XOR(USCITE_REG_1__1enc_5, keyinput6)
USCITE_REG_1__1enc = XOR(USCITE_REG_1__1enc_6, keyinput7)

#Output encryption logic for U60
U60_20$enc_0 = XOR(U60_20, keyinput7)
U60_20$enc = XOR(U60_20$enc_0, keyinput8)


#Input encryption logic for ENABLE_COUNT_REG
ENABLE_COUNT_REG_1enc_0 = XOR(ENABLE_COUNT_REG_1, keyinput0)
ENABLE_COUNT_REG_1enc_1 = XOR(ENABLE_COUNT_REG_1enc_0, keyinput1)
ENABLE_COUNT_REG_1enc_2 = XOR(ENABLE_COUNT_REG_1enc_1, keyinput2)
ENABLE_COUNT_REG_1enc_3 = XOR(ENABLE_COUNT_REG_1enc_2, keyinput3)
ENABLE_COUNT_REG_1enc_4 = XOR(ENABLE_COUNT_REG_1enc_3, keyinput4)
ENABLE_COUNT_REG_1enc_5 = XOR(ENABLE_COUNT_REG_1enc_4, keyinput5)
ENABLE_COUNT_REG_1enc_6 = XOR(ENABLE_COUNT_REG_1enc_5, keyinput6)
ENABLE_COUNT_REG_1enc_7 = XOR(ENABLE_COUNT_REG_1enc_6, keyinput7)
ENABLE_COUNT_REG_1enc = XOR(ENABLE_COUNT_REG_1enc_7, keyinput8)

#Output encryption logic for U62
U62_20$enc = XOR(U62_20, keyinput8)

