Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Thu Mar 28 11:08:01 2019
| Host         : DESKTOP-6BCDJM7 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file Top_timing_summary_routed.rpt -pb Top_timing_summary_routed.pb -rpx Top_timing_summary_routed.rpx -warn_on_violation
| Design       : Top
| Device       : 7z010-clg400
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 30 register/latch pins with no clock driven by root clock pin: Synchronisation/q_s5MHzInt_reg/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 72 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 22 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 22 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      3.471        0.000                      0                 5217        0.018        0.000                      0                 5217        3.500        0.000                       0                  2352  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)         Period(ns)      Frequency(MHz)
-----        ------------         ----------      --------------
clk_fpga_0   {0.000 10.000}       20.000          50.000          
sys_clk_pin  {0.000 4.000}        8.000           125.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_fpga_0         12.257        0.000                      0                 5118        0.018        0.000                      0                 5118        8.750        0.000                       0                  2315  
sys_clk_pin         3.471        0.000                      0                   99        0.106        0.000                      0                   99        3.500        0.000                       0                    37  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack       12.257ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.018ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        8.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             12.257ns  (required time - arrival time)
  Source:                 Design/design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Design/design_1_i/PmodGPIO_0/inst/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_OE_reg[5]/D
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.921ns  (logic 1.602ns (23.147%)  route 5.319ns (76.853%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.255ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.688ns = ( 22.688 - 20.000 ) 
    Source Clock Delay      (SCD):    3.073ns
    Clock Pessimism Removal (CPR):    0.130ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Design/design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    Design/design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  Design/design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2315, routed)        1.765     3.073    Design/design_1_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  Design/design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WDATA[2])
                                                      1.450     4.523 r  Design/design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0WDATA[2]
                         net (fo=22, routed)          4.595     9.118    Design/design_1_i/PmodGPIO_0/inst/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/s_axi_wdata[2]
    SLICE_X25Y39         LUT4 (Prop_lut4_I3_O)        0.152     9.270 r  Design/design_1_i/PmodGPIO_0/inst/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Not_Dual.gpio_Data_Out[5]_i_1/O
                         net (fo=2, routed)           0.724     9.994    Design/design_1_i/PmodGPIO_0/inst/axi_gpio_0/U0/gpio_core_1/D[2]
    SLICE_X26Y37         FDSE                                         r  Design/design_1_i/PmodGPIO_0/inst/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_OE_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  Design/design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    21.101    Design/design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.192 r  Design/design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2315, routed)        1.495    22.688    Design/design_1_i/PmodGPIO_0/inst/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X26Y37         FDSE                                         r  Design/design_1_i/PmodGPIO_0/inst/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_OE_reg[5]/C
                         clock pessimism              0.130    22.817    
                         clock uncertainty           -0.302    22.515    
    SLICE_X26Y37         FDSE (Setup_fdse_C_D)       -0.264    22.251    Design/design_1_i/PmodGPIO_0/inst/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_OE_reg[5]
  -------------------------------------------------------------------
                         required time                         22.251    
                         arrival time                          -9.994    
  -------------------------------------------------------------------
                         slack                                 12.257    

Slack (MET) :             12.399ns  (required time - arrival time)
  Source:                 Design/design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Design/design_1_i/PmodGPIO_0/inst/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.780ns  (logic 1.602ns (23.628%)  route 5.178ns (76.372%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.254ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.688ns = ( 22.688 - 20.000 ) 
    Source Clock Delay      (SCD):    3.073ns
    Clock Pessimism Removal (CPR):    0.130ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Design/design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    Design/design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  Design/design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2315, routed)        1.765     3.073    Design/design_1_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  Design/design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WDATA[2])
                                                      1.450     4.523 r  Design/design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0WDATA[2]
                         net (fo=22, routed)          4.595     9.118    Design/design_1_i/PmodGPIO_0/inst/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/s_axi_wdata[2]
    SLICE_X25Y39         LUT4 (Prop_lut4_I3_O)        0.152     9.270 r  Design/design_1_i/PmodGPIO_0/inst/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Not_Dual.gpio_Data_Out[5]_i_1/O
                         net (fo=2, routed)           0.583     9.853    Design/design_1_i/PmodGPIO_0/inst/axi_gpio_0/U0/gpio_core_1/D[2]
    SLICE_X26Y38         FDRE                                         r  Design/design_1_i/PmodGPIO_0/inst/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  Design/design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    21.101    Design/design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.192 r  Design/design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2315, routed)        1.496    22.688    Design/design_1_i/PmodGPIO_0/inst/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X26Y38         FDRE                                         r  Design/design_1_i/PmodGPIO_0/inst/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[5]/C
                         clock pessimism              0.130    22.818    
                         clock uncertainty           -0.302    22.516    
    SLICE_X26Y38         FDRE (Setup_fdre_C_D)       -0.264    22.252    Design/design_1_i/PmodGPIO_0/inst/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[5]
  -------------------------------------------------------------------
                         required time                         22.252    
                         arrival time                          -9.853    
  -------------------------------------------------------------------
                         slack                                 12.399    

Slack (MET) :             12.419ns  (required time - arrival time)
  Source:                 Design/design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Design/design_1_i/myIO_IP_2/U0/myIO_IP_v1_0_S00_AXI_inst/slv_reg1_reg[10]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.805ns  (logic 1.934ns (28.419%)  route 4.871ns (71.581%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.268ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.689ns = ( 22.689 - 20.000 ) 
    Source Clock Delay      (SCD):    3.073ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Design/design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    Design/design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  Design/design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2315, routed)        1.765     3.073    Design/design_1_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  Design/design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WVALID)
                                                      1.334     4.407 r  Design/design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0WVALID
                         net (fo=11, routed)          1.841     6.248    Design/design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wvalid[0]
    SLICE_X18Y44         LUT5 (Prop_lut5_I4_O)        0.124     6.372 r  Design/design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_axi_wvalid[8]_INST_0/O
                         net (fo=6, routed)           0.675     7.047    Design/design_1_i/myIO_IP_2/U0/myIO_IP_v1_0_S00_AXI_inst/s00_axi_wvalid
    SLICE_X18Y44         LUT4 (Prop_lut4_I3_O)        0.150     7.197 r  Design/design_1_i/myIO_IP_2/U0/myIO_IP_v1_0_S00_AXI_inst/slv_reg1[31]_i_3/O
                         net (fo=12, routed)          1.737     8.934    Design/design_1_i/myIO_IP_2/U0/myIO_IP_v1_0_S00_AXI_inst/slv_reg_wren__2
    SLICE_X11Y53         LUT4 (Prop_lut4_I0_O)        0.326     9.260 r  Design/design_1_i/myIO_IP_2/U0/myIO_IP_v1_0_S00_AXI_inst/slv_reg1[15]_i_1/O
                         net (fo=8, routed)           0.618     9.878    Design/design_1_i/myIO_IP_2/U0/myIO_IP_v1_0_S00_AXI_inst/p_1_in[15]
    SLICE_X11Y53         FDRE                                         r  Design/design_1_i/myIO_IP_2/U0/myIO_IP_v1_0_S00_AXI_inst/slv_reg1_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  Design/design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    21.101    Design/design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.192 r  Design/design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2315, routed)        1.497    22.689    Design/design_1_i/myIO_IP_2/U0/myIO_IP_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X11Y53         FDRE                                         r  Design/design_1_i/myIO_IP_2/U0/myIO_IP_v1_0_S00_AXI_inst/slv_reg1_reg[10]/C
                         clock pessimism              0.116    22.805    
                         clock uncertainty           -0.302    22.503    
    SLICE_X11Y53         FDRE (Setup_fdre_C_CE)      -0.205    22.298    Design/design_1_i/myIO_IP_2/U0/myIO_IP_v1_0_S00_AXI_inst/slv_reg1_reg[10]
  -------------------------------------------------------------------
                         required time                         22.298    
                         arrival time                          -9.878    
  -------------------------------------------------------------------
                         slack                                 12.419    

Slack (MET) :             12.419ns  (required time - arrival time)
  Source:                 Design/design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Design/design_1_i/myIO_IP_2/U0/myIO_IP_v1_0_S00_AXI_inst/slv_reg1_reg[11]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.805ns  (logic 1.934ns (28.419%)  route 4.871ns (71.581%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.268ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.689ns = ( 22.689 - 20.000 ) 
    Source Clock Delay      (SCD):    3.073ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Design/design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    Design/design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  Design/design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2315, routed)        1.765     3.073    Design/design_1_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  Design/design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WVALID)
                                                      1.334     4.407 r  Design/design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0WVALID
                         net (fo=11, routed)          1.841     6.248    Design/design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wvalid[0]
    SLICE_X18Y44         LUT5 (Prop_lut5_I4_O)        0.124     6.372 r  Design/design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_axi_wvalid[8]_INST_0/O
                         net (fo=6, routed)           0.675     7.047    Design/design_1_i/myIO_IP_2/U0/myIO_IP_v1_0_S00_AXI_inst/s00_axi_wvalid
    SLICE_X18Y44         LUT4 (Prop_lut4_I3_O)        0.150     7.197 r  Design/design_1_i/myIO_IP_2/U0/myIO_IP_v1_0_S00_AXI_inst/slv_reg1[31]_i_3/O
                         net (fo=12, routed)          1.737     8.934    Design/design_1_i/myIO_IP_2/U0/myIO_IP_v1_0_S00_AXI_inst/slv_reg_wren__2
    SLICE_X11Y53         LUT4 (Prop_lut4_I0_O)        0.326     9.260 r  Design/design_1_i/myIO_IP_2/U0/myIO_IP_v1_0_S00_AXI_inst/slv_reg1[15]_i_1/O
                         net (fo=8, routed)           0.618     9.878    Design/design_1_i/myIO_IP_2/U0/myIO_IP_v1_0_S00_AXI_inst/p_1_in[15]
    SLICE_X11Y53         FDRE                                         r  Design/design_1_i/myIO_IP_2/U0/myIO_IP_v1_0_S00_AXI_inst/slv_reg1_reg[11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  Design/design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    21.101    Design/design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.192 r  Design/design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2315, routed)        1.497    22.689    Design/design_1_i/myIO_IP_2/U0/myIO_IP_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X11Y53         FDRE                                         r  Design/design_1_i/myIO_IP_2/U0/myIO_IP_v1_0_S00_AXI_inst/slv_reg1_reg[11]/C
                         clock pessimism              0.116    22.805    
                         clock uncertainty           -0.302    22.503    
    SLICE_X11Y53         FDRE (Setup_fdre_C_CE)      -0.205    22.298    Design/design_1_i/myIO_IP_2/U0/myIO_IP_v1_0_S00_AXI_inst/slv_reg1_reg[11]
  -------------------------------------------------------------------
                         required time                         22.298    
                         arrival time                          -9.878    
  -------------------------------------------------------------------
                         slack                                 12.419    

Slack (MET) :             12.419ns  (required time - arrival time)
  Source:                 Design/design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Design/design_1_i/myIO_IP_2/U0/myIO_IP_v1_0_S00_AXI_inst/slv_reg1_reg[12]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.805ns  (logic 1.934ns (28.419%)  route 4.871ns (71.581%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.268ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.689ns = ( 22.689 - 20.000 ) 
    Source Clock Delay      (SCD):    3.073ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Design/design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    Design/design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  Design/design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2315, routed)        1.765     3.073    Design/design_1_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  Design/design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WVALID)
                                                      1.334     4.407 r  Design/design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0WVALID
                         net (fo=11, routed)          1.841     6.248    Design/design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wvalid[0]
    SLICE_X18Y44         LUT5 (Prop_lut5_I4_O)        0.124     6.372 r  Design/design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_axi_wvalid[8]_INST_0/O
                         net (fo=6, routed)           0.675     7.047    Design/design_1_i/myIO_IP_2/U0/myIO_IP_v1_0_S00_AXI_inst/s00_axi_wvalid
    SLICE_X18Y44         LUT4 (Prop_lut4_I3_O)        0.150     7.197 r  Design/design_1_i/myIO_IP_2/U0/myIO_IP_v1_0_S00_AXI_inst/slv_reg1[31]_i_3/O
                         net (fo=12, routed)          1.737     8.934    Design/design_1_i/myIO_IP_2/U0/myIO_IP_v1_0_S00_AXI_inst/slv_reg_wren__2
    SLICE_X11Y53         LUT4 (Prop_lut4_I0_O)        0.326     9.260 r  Design/design_1_i/myIO_IP_2/U0/myIO_IP_v1_0_S00_AXI_inst/slv_reg1[15]_i_1/O
                         net (fo=8, routed)           0.618     9.878    Design/design_1_i/myIO_IP_2/U0/myIO_IP_v1_0_S00_AXI_inst/p_1_in[15]
    SLICE_X11Y53         FDRE                                         r  Design/design_1_i/myIO_IP_2/U0/myIO_IP_v1_0_S00_AXI_inst/slv_reg1_reg[12]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  Design/design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    21.101    Design/design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.192 r  Design/design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2315, routed)        1.497    22.689    Design/design_1_i/myIO_IP_2/U0/myIO_IP_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X11Y53         FDRE                                         r  Design/design_1_i/myIO_IP_2/U0/myIO_IP_v1_0_S00_AXI_inst/slv_reg1_reg[12]/C
                         clock pessimism              0.116    22.805    
                         clock uncertainty           -0.302    22.503    
    SLICE_X11Y53         FDRE (Setup_fdre_C_CE)      -0.205    22.298    Design/design_1_i/myIO_IP_2/U0/myIO_IP_v1_0_S00_AXI_inst/slv_reg1_reg[12]
  -------------------------------------------------------------------
                         required time                         22.298    
                         arrival time                          -9.878    
  -------------------------------------------------------------------
                         slack                                 12.419    

Slack (MET) :             12.419ns  (required time - arrival time)
  Source:                 Design/design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Design/design_1_i/myIO_IP_2/U0/myIO_IP_v1_0_S00_AXI_inst/slv_reg1_reg[13]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.805ns  (logic 1.934ns (28.419%)  route 4.871ns (71.581%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.268ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.689ns = ( 22.689 - 20.000 ) 
    Source Clock Delay      (SCD):    3.073ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Design/design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    Design/design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  Design/design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2315, routed)        1.765     3.073    Design/design_1_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  Design/design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WVALID)
                                                      1.334     4.407 r  Design/design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0WVALID
                         net (fo=11, routed)          1.841     6.248    Design/design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wvalid[0]
    SLICE_X18Y44         LUT5 (Prop_lut5_I4_O)        0.124     6.372 r  Design/design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_axi_wvalid[8]_INST_0/O
                         net (fo=6, routed)           0.675     7.047    Design/design_1_i/myIO_IP_2/U0/myIO_IP_v1_0_S00_AXI_inst/s00_axi_wvalid
    SLICE_X18Y44         LUT4 (Prop_lut4_I3_O)        0.150     7.197 r  Design/design_1_i/myIO_IP_2/U0/myIO_IP_v1_0_S00_AXI_inst/slv_reg1[31]_i_3/O
                         net (fo=12, routed)          1.737     8.934    Design/design_1_i/myIO_IP_2/U0/myIO_IP_v1_0_S00_AXI_inst/slv_reg_wren__2
    SLICE_X11Y53         LUT4 (Prop_lut4_I0_O)        0.326     9.260 r  Design/design_1_i/myIO_IP_2/U0/myIO_IP_v1_0_S00_AXI_inst/slv_reg1[15]_i_1/O
                         net (fo=8, routed)           0.618     9.878    Design/design_1_i/myIO_IP_2/U0/myIO_IP_v1_0_S00_AXI_inst/p_1_in[15]
    SLICE_X11Y53         FDRE                                         r  Design/design_1_i/myIO_IP_2/U0/myIO_IP_v1_0_S00_AXI_inst/slv_reg1_reg[13]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  Design/design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    21.101    Design/design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.192 r  Design/design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2315, routed)        1.497    22.689    Design/design_1_i/myIO_IP_2/U0/myIO_IP_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X11Y53         FDRE                                         r  Design/design_1_i/myIO_IP_2/U0/myIO_IP_v1_0_S00_AXI_inst/slv_reg1_reg[13]/C
                         clock pessimism              0.116    22.805    
                         clock uncertainty           -0.302    22.503    
    SLICE_X11Y53         FDRE (Setup_fdre_C_CE)      -0.205    22.298    Design/design_1_i/myIO_IP_2/U0/myIO_IP_v1_0_S00_AXI_inst/slv_reg1_reg[13]
  -------------------------------------------------------------------
                         required time                         22.298    
                         arrival time                          -9.878    
  -------------------------------------------------------------------
                         slack                                 12.419    

Slack (MET) :             12.419ns  (required time - arrival time)
  Source:                 Design/design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Design/design_1_i/myIO_IP_2/U0/myIO_IP_v1_0_S00_AXI_inst/slv_reg1_reg[14]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.805ns  (logic 1.934ns (28.419%)  route 4.871ns (71.581%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.268ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.689ns = ( 22.689 - 20.000 ) 
    Source Clock Delay      (SCD):    3.073ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Design/design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    Design/design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  Design/design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2315, routed)        1.765     3.073    Design/design_1_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  Design/design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WVALID)
                                                      1.334     4.407 r  Design/design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0WVALID
                         net (fo=11, routed)          1.841     6.248    Design/design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wvalid[0]
    SLICE_X18Y44         LUT5 (Prop_lut5_I4_O)        0.124     6.372 r  Design/design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_axi_wvalid[8]_INST_0/O
                         net (fo=6, routed)           0.675     7.047    Design/design_1_i/myIO_IP_2/U0/myIO_IP_v1_0_S00_AXI_inst/s00_axi_wvalid
    SLICE_X18Y44         LUT4 (Prop_lut4_I3_O)        0.150     7.197 r  Design/design_1_i/myIO_IP_2/U0/myIO_IP_v1_0_S00_AXI_inst/slv_reg1[31]_i_3/O
                         net (fo=12, routed)          1.737     8.934    Design/design_1_i/myIO_IP_2/U0/myIO_IP_v1_0_S00_AXI_inst/slv_reg_wren__2
    SLICE_X11Y53         LUT4 (Prop_lut4_I0_O)        0.326     9.260 r  Design/design_1_i/myIO_IP_2/U0/myIO_IP_v1_0_S00_AXI_inst/slv_reg1[15]_i_1/O
                         net (fo=8, routed)           0.618     9.878    Design/design_1_i/myIO_IP_2/U0/myIO_IP_v1_0_S00_AXI_inst/p_1_in[15]
    SLICE_X11Y53         FDRE                                         r  Design/design_1_i/myIO_IP_2/U0/myIO_IP_v1_0_S00_AXI_inst/slv_reg1_reg[14]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  Design/design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    21.101    Design/design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.192 r  Design/design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2315, routed)        1.497    22.689    Design/design_1_i/myIO_IP_2/U0/myIO_IP_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X11Y53         FDRE                                         r  Design/design_1_i/myIO_IP_2/U0/myIO_IP_v1_0_S00_AXI_inst/slv_reg1_reg[14]/C
                         clock pessimism              0.116    22.805    
                         clock uncertainty           -0.302    22.503    
    SLICE_X11Y53         FDRE (Setup_fdre_C_CE)      -0.205    22.298    Design/design_1_i/myIO_IP_2/U0/myIO_IP_v1_0_S00_AXI_inst/slv_reg1_reg[14]
  -------------------------------------------------------------------
                         required time                         22.298    
                         arrival time                          -9.878    
  -------------------------------------------------------------------
                         slack                                 12.419    

Slack (MET) :             12.419ns  (required time - arrival time)
  Source:                 Design/design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Design/design_1_i/myIO_IP_2/U0/myIO_IP_v1_0_S00_AXI_inst/slv_reg1_reg[15]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.805ns  (logic 1.934ns (28.419%)  route 4.871ns (71.581%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.268ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.689ns = ( 22.689 - 20.000 ) 
    Source Clock Delay      (SCD):    3.073ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Design/design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    Design/design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  Design/design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2315, routed)        1.765     3.073    Design/design_1_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  Design/design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WVALID)
                                                      1.334     4.407 r  Design/design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0WVALID
                         net (fo=11, routed)          1.841     6.248    Design/design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wvalid[0]
    SLICE_X18Y44         LUT5 (Prop_lut5_I4_O)        0.124     6.372 r  Design/design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_axi_wvalid[8]_INST_0/O
                         net (fo=6, routed)           0.675     7.047    Design/design_1_i/myIO_IP_2/U0/myIO_IP_v1_0_S00_AXI_inst/s00_axi_wvalid
    SLICE_X18Y44         LUT4 (Prop_lut4_I3_O)        0.150     7.197 r  Design/design_1_i/myIO_IP_2/U0/myIO_IP_v1_0_S00_AXI_inst/slv_reg1[31]_i_3/O
                         net (fo=12, routed)          1.737     8.934    Design/design_1_i/myIO_IP_2/U0/myIO_IP_v1_0_S00_AXI_inst/slv_reg_wren__2
    SLICE_X11Y53         LUT4 (Prop_lut4_I0_O)        0.326     9.260 r  Design/design_1_i/myIO_IP_2/U0/myIO_IP_v1_0_S00_AXI_inst/slv_reg1[15]_i_1/O
                         net (fo=8, routed)           0.618     9.878    Design/design_1_i/myIO_IP_2/U0/myIO_IP_v1_0_S00_AXI_inst/p_1_in[15]
    SLICE_X11Y53         FDRE                                         r  Design/design_1_i/myIO_IP_2/U0/myIO_IP_v1_0_S00_AXI_inst/slv_reg1_reg[15]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  Design/design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    21.101    Design/design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.192 r  Design/design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2315, routed)        1.497    22.689    Design/design_1_i/myIO_IP_2/U0/myIO_IP_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X11Y53         FDRE                                         r  Design/design_1_i/myIO_IP_2/U0/myIO_IP_v1_0_S00_AXI_inst/slv_reg1_reg[15]/C
                         clock pessimism              0.116    22.805    
                         clock uncertainty           -0.302    22.503    
    SLICE_X11Y53         FDRE (Setup_fdre_C_CE)      -0.205    22.298    Design/design_1_i/myIO_IP_2/U0/myIO_IP_v1_0_S00_AXI_inst/slv_reg1_reg[15]
  -------------------------------------------------------------------
                         required time                         22.298    
                         arrival time                          -9.878    
  -------------------------------------------------------------------
                         slack                                 12.419    

Slack (MET) :             12.419ns  (required time - arrival time)
  Source:                 Design/design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Design/design_1_i/myIO_IP_2/U0/myIO_IP_v1_0_S00_AXI_inst/slv_reg1_reg[8]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.805ns  (logic 1.934ns (28.419%)  route 4.871ns (71.581%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.268ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.689ns = ( 22.689 - 20.000 ) 
    Source Clock Delay      (SCD):    3.073ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Design/design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    Design/design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  Design/design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2315, routed)        1.765     3.073    Design/design_1_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  Design/design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WVALID)
                                                      1.334     4.407 r  Design/design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0WVALID
                         net (fo=11, routed)          1.841     6.248    Design/design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wvalid[0]
    SLICE_X18Y44         LUT5 (Prop_lut5_I4_O)        0.124     6.372 r  Design/design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_axi_wvalid[8]_INST_0/O
                         net (fo=6, routed)           0.675     7.047    Design/design_1_i/myIO_IP_2/U0/myIO_IP_v1_0_S00_AXI_inst/s00_axi_wvalid
    SLICE_X18Y44         LUT4 (Prop_lut4_I3_O)        0.150     7.197 r  Design/design_1_i/myIO_IP_2/U0/myIO_IP_v1_0_S00_AXI_inst/slv_reg1[31]_i_3/O
                         net (fo=12, routed)          1.737     8.934    Design/design_1_i/myIO_IP_2/U0/myIO_IP_v1_0_S00_AXI_inst/slv_reg_wren__2
    SLICE_X11Y53         LUT4 (Prop_lut4_I0_O)        0.326     9.260 r  Design/design_1_i/myIO_IP_2/U0/myIO_IP_v1_0_S00_AXI_inst/slv_reg1[15]_i_1/O
                         net (fo=8, routed)           0.618     9.878    Design/design_1_i/myIO_IP_2/U0/myIO_IP_v1_0_S00_AXI_inst/p_1_in[15]
    SLICE_X11Y53         FDRE                                         r  Design/design_1_i/myIO_IP_2/U0/myIO_IP_v1_0_S00_AXI_inst/slv_reg1_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  Design/design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    21.101    Design/design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.192 r  Design/design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2315, routed)        1.497    22.689    Design/design_1_i/myIO_IP_2/U0/myIO_IP_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X11Y53         FDRE                                         r  Design/design_1_i/myIO_IP_2/U0/myIO_IP_v1_0_S00_AXI_inst/slv_reg1_reg[8]/C
                         clock pessimism              0.116    22.805    
                         clock uncertainty           -0.302    22.503    
    SLICE_X11Y53         FDRE (Setup_fdre_C_CE)      -0.205    22.298    Design/design_1_i/myIO_IP_2/U0/myIO_IP_v1_0_S00_AXI_inst/slv_reg1_reg[8]
  -------------------------------------------------------------------
                         required time                         22.298    
                         arrival time                          -9.878    
  -------------------------------------------------------------------
                         slack                                 12.419    

Slack (MET) :             12.419ns  (required time - arrival time)
  Source:                 Design/design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Design/design_1_i/myIO_IP_2/U0/myIO_IP_v1_0_S00_AXI_inst/slv_reg1_reg[9]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.805ns  (logic 1.934ns (28.419%)  route 4.871ns (71.581%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.268ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.689ns = ( 22.689 - 20.000 ) 
    Source Clock Delay      (SCD):    3.073ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Design/design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    Design/design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  Design/design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2315, routed)        1.765     3.073    Design/design_1_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  Design/design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WVALID)
                                                      1.334     4.407 r  Design/design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0WVALID
                         net (fo=11, routed)          1.841     6.248    Design/design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wvalid[0]
    SLICE_X18Y44         LUT5 (Prop_lut5_I4_O)        0.124     6.372 r  Design/design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_axi_wvalid[8]_INST_0/O
                         net (fo=6, routed)           0.675     7.047    Design/design_1_i/myIO_IP_2/U0/myIO_IP_v1_0_S00_AXI_inst/s00_axi_wvalid
    SLICE_X18Y44         LUT4 (Prop_lut4_I3_O)        0.150     7.197 r  Design/design_1_i/myIO_IP_2/U0/myIO_IP_v1_0_S00_AXI_inst/slv_reg1[31]_i_3/O
                         net (fo=12, routed)          1.737     8.934    Design/design_1_i/myIO_IP_2/U0/myIO_IP_v1_0_S00_AXI_inst/slv_reg_wren__2
    SLICE_X11Y53         LUT4 (Prop_lut4_I0_O)        0.326     9.260 r  Design/design_1_i/myIO_IP_2/U0/myIO_IP_v1_0_S00_AXI_inst/slv_reg1[15]_i_1/O
                         net (fo=8, routed)           0.618     9.878    Design/design_1_i/myIO_IP_2/U0/myIO_IP_v1_0_S00_AXI_inst/p_1_in[15]
    SLICE_X11Y53         FDRE                                         r  Design/design_1_i/myIO_IP_2/U0/myIO_IP_v1_0_S00_AXI_inst/slv_reg1_reg[9]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  Design/design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    21.101    Design/design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.192 r  Design/design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2315, routed)        1.497    22.689    Design/design_1_i/myIO_IP_2/U0/myIO_IP_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X11Y53         FDRE                                         r  Design/design_1_i/myIO_IP_2/U0/myIO_IP_v1_0_S00_AXI_inst/slv_reg1_reg[9]/C
                         clock pessimism              0.116    22.805    
                         clock uncertainty           -0.302    22.503    
    SLICE_X11Y53         FDRE (Setup_fdre_C_CE)      -0.205    22.298    Design/design_1_i/myIO_IP_2/U0/myIO_IP_v1_0_S00_AXI_inst/slv_reg1_reg[9]
  -------------------------------------------------------------------
                         required time                         22.298    
                         arrival time                          -9.878    
  -------------------------------------------------------------------
                         slack                                 12.419    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.018ns  (arrival time - required time)
  Source:                 Design/design_1_i/myip_0/U0/myip_v1_0_S00_AXI_inst/slv_reg2_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Design/design_1_i/myip_0/U0/myip_v1_0_S00_AXI_inst/axi_rdata_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.404ns  (logic 0.209ns (51.790%)  route 0.195ns (48.210%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.200ns
    Source Clock Delay      (SCD):    0.901ns
    Clock Pessimism Removal (CPR):    0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Design/design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    Design/design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  Design/design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2315, routed)        0.560     0.901    Design/design_1_i/myip_0/U0/myip_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X24Y45         FDRE                                         r  Design/design_1_i/myip_0/U0/myip_v1_0_S00_AXI_inst/slv_reg2_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y45         FDRE (Prop_fdre_C_Q)         0.164     1.065 r  Design/design_1_i/myip_0/U0/myip_v1_0_S00_AXI_inst/slv_reg2_reg[3]/Q
                         net (fo=1, routed)           0.195     1.259    Design/design_1_i/myip_0/U0/myip_v1_0_S00_AXI_inst/slv_reg2[3]
    SLICE_X20Y45         LUT6 (Prop_lut6_I3_O)        0.045     1.304 r  Design/design_1_i/myip_0/U0/myip_v1_0_S00_AXI_inst/axi_rdata[3]_i_1/O
                         net (fo=1, routed)           0.000     1.304    Design/design_1_i/myip_0/U0/myip_v1_0_S00_AXI_inst/reg_data_out[3]
    SLICE_X20Y45         FDRE                                         r  Design/design_1_i/myip_0/U0/myip_v1_0_S00_AXI_inst/axi_rdata_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Design/design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    Design/design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  Design/design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2315, routed)        0.830     1.200    Design/design_1_i/myip_0/U0/myip_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X20Y45         FDRE                                         r  Design/design_1_i/myip_0/U0/myip_v1_0_S00_AXI_inst/axi_rdata_reg[3]/C
                         clock pessimism             -0.034     1.166    
    SLICE_X20Y45         FDRE (Hold_fdre_C_D)         0.120     1.286    Design/design_1_i/myip_0/U0/myip_v1_0_S00_AXI_inst/axi_rdata_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.286    
                         arrival time                           1.304    
  -------------------------------------------------------------------
                         slack                                  0.018    

Slack (MET) :             0.020ns  (arrival time - required time)
  Source:                 Design/design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[51]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Design/design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.299ns  (logic 0.148ns (49.434%)  route 0.151ns (50.566%))
  Logic Levels:           0  
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.223ns
    Source Clock Delay      (SCD):    0.927ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Design/design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    Design/design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  Design/design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2315, routed)        0.586     0.927    Design/design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aclk
    SLICE_X4Y49          FDRE                                         r  Design/design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[51]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y49          FDRE (Prop_fdre_C_Q)         0.148     1.075 r  Design/design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[51]/Q
                         net (fo=1, routed)           0.151     1.226    Design/design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/m_payload_i_reg[61][21]
    SLICE_X5Y50          FDRE                                         r  Design/design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Design/design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    Design/design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  Design/design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2315, routed)        0.853     1.223    Design/design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aclk
    SLICE_X5Y50          FDRE                                         r  Design/design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[1]/C
                         clock pessimism             -0.029     1.194    
    SLICE_X5Y50          FDRE (Hold_fdre_C_D)         0.012     1.206    Design/design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.206    
                         arrival time                           1.226    
  -------------------------------------------------------------------
                         slack                                  0.020    

Slack (MET) :             0.029ns  (arrival time - required time)
  Source:                 Design/design_1_i/PmodOLED_0/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/SOFT_RESET_I/RESET_FLOPS[10].RST_FLOPS/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Design/design_1_i/PmodOLED_0/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/SOFT_RESET_I/RESET_FLOPS[11].RST_FLOPS/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.186ns (48.397%)  route 0.198ns (51.603%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.197ns
    Source Clock Delay      (SCD):    0.899ns
    Clock Pessimism Removal (CPR):    0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Design/design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    Design/design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  Design/design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2315, routed)        0.558     0.899    Design/design_1_i/PmodOLED_0/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/SOFT_RESET_I/s_axi_aclk
    SLICE_X21Y54         FDRE                                         r  Design/design_1_i/PmodOLED_0/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/SOFT_RESET_I/RESET_FLOPS[10].RST_FLOPS/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y54         FDRE (Prop_fdre_C_Q)         0.141     1.040 r  Design/design_1_i/PmodOLED_0/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/SOFT_RESET_I/RESET_FLOPS[10].RST_FLOPS/Q
                         net (fo=1, routed)           0.198     1.238    Design/design_1_i/PmodOLED_0/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/SOFT_RESET_I/flop_q_chain[11]
    SLICE_X23Y53         LUT2 (Prop_lut2_I1_O)        0.045     1.283 r  Design/design_1_i/PmodOLED_0/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/SOFT_RESET_I/RESET_FLOPS[11].RST_FLOPS_i_1/O
                         net (fo=1, routed)           0.000     1.283    Design/design_1_i/PmodOLED_0/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/SOFT_RESET_I/RESET_FLOPS[11].RST_FLOPS_i_1_n_0
    SLICE_X23Y53         FDRE                                         r  Design/design_1_i/PmodOLED_0/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/SOFT_RESET_I/RESET_FLOPS[11].RST_FLOPS/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Design/design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    Design/design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  Design/design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2315, routed)        0.827     1.197    Design/design_1_i/PmodOLED_0/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/SOFT_RESET_I/s_axi_aclk
    SLICE_X23Y53         FDRE                                         r  Design/design_1_i/PmodOLED_0/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/SOFT_RESET_I/RESET_FLOPS[11].RST_FLOPS/C
                         clock pessimism             -0.034     1.163    
    SLICE_X23Y53         FDRE (Hold_fdre_C_D)         0.091     1.254    Design/design_1_i/PmodOLED_0/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/SOFT_RESET_I/RESET_FLOPS[11].RST_FLOPS
  -------------------------------------------------------------------
                         required time                         -1.254    
                         arrival time                           1.283    
  -------------------------------------------------------------------
                         slack                                  0.029    

Slack (MET) :             0.031ns  (arrival time - required time)
  Source:                 Design/design_1_i/myip_0/U0/myip_v1_0_S00_AXI_inst/slv_reg1_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Design/design_1_i/myip_0/U0/myip_v1_0_S00_AXI_inst/axi_rdata_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.417ns  (logic 0.226ns (54.158%)  route 0.191ns (45.842%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.200ns
    Source Clock Delay      (SCD):    0.901ns
    Clock Pessimism Removal (CPR):    0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Design/design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    Design/design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  Design/design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2315, routed)        0.560     0.901    Design/design_1_i/myip_0/U0/myip_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X22Y44         FDRE                                         r  Design/design_1_i/myip_0/U0/myip_v1_0_S00_AXI_inst/slv_reg1_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y44         FDRE (Prop_fdre_C_Q)         0.128     1.029 r  Design/design_1_i/myip_0/U0/myip_v1_0_S00_AXI_inst/slv_reg1_reg[6]/Q
                         net (fo=1, routed)           0.191     1.220    Design/design_1_i/myip_0/U0/myip_v1_0_S00_AXI_inst/o_data_out[6]
    SLICE_X20Y45         LUT6 (Prop_lut6_I1_O)        0.098     1.318 r  Design/design_1_i/myip_0/U0/myip_v1_0_S00_AXI_inst/axi_rdata[6]_i_1/O
                         net (fo=1, routed)           0.000     1.318    Design/design_1_i/myip_0/U0/myip_v1_0_S00_AXI_inst/reg_data_out[6]
    SLICE_X20Y45         FDRE                                         r  Design/design_1_i/myip_0/U0/myip_v1_0_S00_AXI_inst/axi_rdata_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Design/design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    Design/design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  Design/design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2315, routed)        0.830     1.200    Design/design_1_i/myip_0/U0/myip_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X20Y45         FDRE                                         r  Design/design_1_i/myip_0/U0/myip_v1_0_S00_AXI_inst/axi_rdata_reg[6]/C
                         clock pessimism             -0.034     1.166    
    SLICE_X20Y45         FDRE (Hold_fdre_C_D)         0.121     1.287    Design/design_1_i/myip_0/U0/myip_v1_0_S00_AXI_inst/axi_rdata_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.287    
                         arrival time                           1.318    
  -------------------------------------------------------------------
                         slack                                  0.031    

Slack (MET) :             0.052ns  (arrival time - required time)
  Source:                 Design/design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Design/design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][24]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.141ns (56.174%)  route 0.110ns (43.826%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.201ns
    Source Clock Delay      (SCD):    0.904ns
    Clock Pessimism Removal (CPR):    0.281ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Design/design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    Design/design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  Design/design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2315, routed)        0.563     0.904    Design/design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aclk
    SLICE_X17Y46         FDRE                                         r  Design/design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y46         FDRE (Prop_fdre_C_Q)         0.141     1.044 r  Design/design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[27]/Q
                         net (fo=1, routed)           0.110     1.155    Design/design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[24]
    SLICE_X16Y45         SRLC32E                                      r  Design/design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][24]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Design/design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    Design/design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  Design/design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2315, routed)        0.831     1.201    Design/design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X16Y45         SRLC32E                                      r  Design/design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][24]_srl32/CLK
                         clock pessimism             -0.281     0.920    
    SLICE_X16Y45         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.183     1.103    Design/design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][24]_srl32
  -------------------------------------------------------------------
                         required time                         -1.103    
                         arrival time                           1.155    
  -------------------------------------------------------------------
                         slack                                  0.052    

Slack (MET) :             0.059ns  (arrival time - required time)
  Source:                 Design/design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Design/design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][20]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.128ns (33.298%)  route 0.256ns (66.702%))
  Logic Levels:           0  
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.201ns
    Source Clock Delay      (SCD):    0.903ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Design/design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    Design/design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  Design/design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2315, routed)        0.562     0.903    Design/design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aclk
    SLICE_X14Y50         FDRE                                         r  Design/design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y50         FDRE (Prop_fdre_C_Q)         0.128     1.031 r  Design/design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[23]/Q
                         net (fo=1, routed)           0.256     1.287    Design/design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[20]
    SLICE_X16Y44         SRLC32E                                      r  Design/design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][20]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Design/design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    Design/design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  Design/design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2315, routed)        0.831     1.201    Design/design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X16Y44         SRLC32E                                      r  Design/design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][20]_srl32/CLK
                         clock pessimism             -0.029     1.172    
    SLICE_X16Y44         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.056     1.228    Design/design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][20]_srl32
  -------------------------------------------------------------------
                         required time                         -1.228    
                         arrival time                           1.287    
  -------------------------------------------------------------------
                         slack                                  0.059    

Slack (MET) :             0.064ns  (arrival time - required time)
  Source:                 Design/design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Design/design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0BID[8]
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.164ns (43.980%)  route 0.209ns (56.020%))
  Logic Levels:           0  
  Clock Path Skew:        0.309ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.263ns
    Source Clock Delay      (SCD):    0.925ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Design/design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    Design/design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  Design/design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2315, routed)        0.584     0.925    Design/design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/aclk
    SLICE_X4Y52          FDRE                                         r  Design/design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y52          FDRE (Prop_fdre_C_Q)         0.164     1.089 r  Design/design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[10]/Q
                         net (fo=1, routed)           0.209     1.297    Design/design_1_i/processing_system7_0/inst/M_AXI_GP0_BID[8]
    PS7_X0Y0             PS7                                          r  Design/design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0BID[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Design/design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    Design/design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  Design/design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2315, routed)        0.893     1.263    Design/design_1_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  Design/design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                         clock pessimism             -0.029     1.234    
    PS7_X0Y0             PS7 (Hold_ps7_MAXIGP0ACLK_MAXIGP0BID[8])
                                                      0.000     1.234    Design/design_1_i/processing_system7_0/inst/PS7_i
  -------------------------------------------------------------------
                         required time                         -1.234    
                         arrival time                           1.297    
  -------------------------------------------------------------------
                         slack                                  0.064    

Slack (MET) :             0.065ns  (arrival time - required time)
  Source:                 Design/design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Design/design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0BID[0]
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.374ns  (logic 0.164ns (43.891%)  route 0.210ns (56.109%))
  Logic Levels:           0  
  Clock Path Skew:        0.309ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.263ns
    Source Clock Delay      (SCD):    0.925ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Design/design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    Design/design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  Design/design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2315, routed)        0.584     0.925    Design/design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/aclk
    SLICE_X4Y51          FDRE                                         r  Design/design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y51          FDRE (Prop_fdre_C_Q)         0.164     1.089 r  Design/design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[2]/Q
                         net (fo=1, routed)           0.210     1.298    Design/design_1_i/processing_system7_0/inst/M_AXI_GP0_BID[0]
    PS7_X0Y0             PS7                                          r  Design/design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0BID[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Design/design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    Design/design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  Design/design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2315, routed)        0.893     1.263    Design/design_1_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  Design/design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                         clock pessimism             -0.029     1.234    
    PS7_X0Y0             PS7 (Hold_ps7_MAXIGP0ACLK_MAXIGP0BID[0])
                                                      0.000     1.234    Design/design_1_i/processing_system7_0/inst/PS7_i
  -------------------------------------------------------------------
                         required time                         -1.234    
                         arrival time                           1.298    
  -------------------------------------------------------------------
                         slack                                  0.065    

Slack (MET) :             0.066ns  (arrival time - required time)
  Source:                 Design/design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Design/design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0BID[9]
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.375ns  (logic 0.164ns (43.745%)  route 0.211ns (56.255%))
  Logic Levels:           0  
  Clock Path Skew:        0.309ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.263ns
    Source Clock Delay      (SCD):    0.925ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Design/design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    Design/design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  Design/design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2315, routed)        0.584     0.925    Design/design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/aclk
    SLICE_X4Y52          FDRE                                         r  Design/design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y52          FDRE (Prop_fdre_C_Q)         0.164     1.089 r  Design/design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[11]/Q
                         net (fo=1, routed)           0.211     1.299    Design/design_1_i/processing_system7_0/inst/M_AXI_GP0_BID[9]
    PS7_X0Y0             PS7                                          r  Design/design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0BID[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Design/design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    Design/design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  Design/design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2315, routed)        0.893     1.263    Design/design_1_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  Design/design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                         clock pessimism             -0.029     1.234    
    PS7_X0Y0             PS7 (Hold_ps7_MAXIGP0ACLK_MAXIGP0BID[9])
                                                      0.000     1.234    Design/design_1_i/processing_system7_0/inst/PS7_i
  -------------------------------------------------------------------
                         required time                         -1.234    
                         arrival time                           1.299    
  -------------------------------------------------------------------
                         slack                                  0.066    

Slack (MET) :             0.077ns  (arrival time - required time)
  Source:                 Design/design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[45]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Design/design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awlen_r_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.128ns (35.731%)  route 0.230ns (64.269%))
  Logic Levels:           0  
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.204ns
    Source Clock Delay      (SCD):    0.907ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Design/design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    Design/design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  Design/design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2315, routed)        0.566     0.907    Design/design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aclk
    SLICE_X7Y45          FDRE                                         r  Design/design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[45]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y45          FDRE (Prop_fdre_C_Q)         0.128     1.035 r  Design/design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[45]/Q
                         net (fo=9, routed)           0.230     1.265    Design/design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/m_payload_i_reg[61][17]
    SLICE_X9Y51          FDRE                                         r  Design/design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awlen_r_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Design/design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    Design/design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  Design/design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2315, routed)        0.834     1.204    Design/design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aclk
    SLICE_X9Y51          FDRE                                         r  Design/design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awlen_r_reg[1]/C
                         clock pessimism             -0.029     1.175    
    SLICE_X9Y51          FDRE (Hold_fdre_C_D)         0.013     1.188    Design/design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awlen_r_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.188    
                         arrival time                           1.265    
  -------------------------------------------------------------------
                         slack                                  0.077    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { Design/design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0] }

Check Type        Corner  Lib Pin     Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I      n/a            2.155         20.000      17.845     BUFGCTRL_X0Y0  Design/design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
Min Period        n/a     FDRE/C      n/a            1.474         20.000      18.526     ILOGIC_X0Y13   Design/design_1_i/PmodOLED_0/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/IO0_I_REG/C
Min Period        n/a     FDRE/C      n/a            1.474         20.000      18.526     ILOGIC_X0Y50   Design/design_1_i/PmodOLED_0/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/IO1_I_REG/C
Min Period        n/a     FDRE/C      n/a            1.474         20.000      18.526     OLOGIC_X0Y62   Design/design_1_i/PmodOLED_0/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/RATIO_NOT_EQUAL_4_GENERATE.SCK_O_NQ_4_NO_STARTUP_USED.SCK_O_NE_4_FDRE_INST/C
Min Period        n/a     FDRE/C      n/a            1.000         20.000      19.000     SLICE_X33Y41   Design/design_1_i/PmodOLED_0/inst/axi_gpio_0/U0/gpio_core_1/Not_Dual.ALLOUT0_ND.READ_REG_GEN[2].reg2_reg[30]/C
Min Period        n/a     FDRE/C      n/a            1.000         20.000      19.000     SLICE_X33Y41   Design/design_1_i/PmodOLED_0/inst/axi_gpio_0/U0/gpio_core_1/Not_Dual.ALLOUT0_ND.READ_REG_GEN[3].reg1_reg[31]/C
Min Period        n/a     FDRE/C      n/a            1.000         20.000      19.000     SLICE_X33Y41   Design/design_1_i/PmodOLED_0/inst/axi_gpio_0/U0/gpio_core_1/Not_Dual.ALLOUT0_ND.READ_REG_GEN[3].reg2_reg[31]/C
Min Period        n/a     FDRE/C      n/a            1.000         20.000      19.000     SLICE_X34Y43   Design/design_1_i/PmodOLED_0/inst/axi_gpio_0/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[0].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2/C
Min Period        n/a     FDRE/C      n/a            1.000         20.000      19.000     SLICE_X33Y36   Design/design_1_i/PmodOLED_0/inst/axi_gpio_0/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[1].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2/C
Min Period        n/a     FDRE/C      n/a            1.000         20.000      19.000     SLICE_X34Y37   Design/design_1_i/PmodOLED_0/inst/axi_gpio_0/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[2].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2/C
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.250         10.000      8.750      SLICE_X34Y57   Design/design_1_i/PmodOLED_0/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.250         10.000      8.750      SLICE_X34Y57   Design/design_1_i/PmodOLED_0/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.250         10.000      8.750      SLICE_X34Y57   Design/design_1_i/PmodOLED_0/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.250         10.000      8.750      SLICE_X34Y57   Design/design_1_i/PmodOLED_0/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.250         10.000      8.750      SLICE_X34Y57   Design/design_1_i/PmodOLED_0/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMC/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.250         10.000      8.750      SLICE_X34Y57   Design/design_1_i/PmodOLED_0/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMC_D1/CLK
Low Pulse Width   Slow    RAMS32/CLK  n/a            1.250         10.000      8.750      SLICE_X34Y57   Design/design_1_i/PmodOLED_0/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMD/CLK
Low Pulse Width   Slow    RAMS32/CLK  n/a            1.250         10.000      8.750      SLICE_X34Y57   Design/design_1_i/PmodOLED_0/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMD_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.250         10.000      8.750      SLICE_X34Y56   Design/design_1_i/PmodOLED_0/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_6_7/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.250         10.000      8.750      SLICE_X34Y56   Design/design_1_i/PmodOLED_0/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_6_7/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         10.000      8.750      SLICE_X24Y62   Design/design_1_i/PmodOLED_0/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_6_7/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         10.000      8.750      SLICE_X24Y62   Design/design_1_i/PmodOLED_0/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_6_7/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         10.000      8.750      SLICE_X24Y62   Design/design_1_i/PmodOLED_0/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_6_7/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         10.000      8.750      SLICE_X24Y62   Design/design_1_i/PmodOLED_0/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_6_7/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         10.000      8.750      SLICE_X24Y62   Design/design_1_i/PmodOLED_0/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_6_7/RAMC/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         10.000      8.750      SLICE_X24Y62   Design/design_1_i/PmodOLED_0/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_6_7/RAMC_D1/CLK
High Pulse Width  Slow    RAMS32/CLK  n/a            1.250         10.000      8.750      SLICE_X24Y62   Design/design_1_i/PmodOLED_0/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_6_7/RAMD/CLK
High Pulse Width  Slow    RAMS32/CLK  n/a            1.250         10.000      8.750      SLICE_X24Y62   Design/design_1_i/PmodOLED_0/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_6_7/RAMD_D1/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         10.000      8.750      SLICE_X34Y57   Design/design_1_i/PmodOLED_0/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            1.250         10.000      8.750      SLICE_X34Y57   Design/design_1_i/PmodOLED_0/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMA/CLK



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        3.471ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.106ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.471ns  (required time - arrival time)
  Source:                 Synchronisation/ValueCounter200kHz_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Synchronisation/q_s1HzInt_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.322ns  (logic 0.890ns (20.594%)  route 3.432ns (79.406%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.201ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.947ns = ( 12.947 - 8.000 ) 
    Source Clock Delay      (SCD):    5.425ns
    Clock Pessimism Removal (CPR):    0.277ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  sys_clock_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    sys_clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  sys_clock_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.756     5.425    Synchronisation/sys_clock
    SLICE_X38Y47         FDRE                                         r  Synchronisation/ValueCounter200kHz_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y47         FDRE (Prop_fdre_C_Q)         0.518     5.943 r  Synchronisation/ValueCounter200kHz_reg[4]/Q
                         net (fo=3, routed)           0.956     6.899    Synchronisation/ValueCounter200kHz_reg__0[4]
    SLICE_X39Y47         LUT5 (Prop_lut5_I0_O)        0.124     7.023 r  Synchronisation/ValueCounter1Hz[7]_i_4/O
                         net (fo=1, routed)           0.828     7.851    Synchronisation/ValueCounter1Hz[7]_i_4_n_0
    SLICE_X40Y48         LUT6 (Prop_lut6_I3_O)        0.124     7.975 r  Synchronisation/ValueCounter1Hz[7]_i_1/O
                         net (fo=9, routed)           1.647     9.623    Synchronisation/q_s1HzInt
    SLICE_X43Y82         LUT2 (Prop_lut2_I0_O)        0.124     9.747 r  Synchronisation/q_s1HzInt_i_1/O
                         net (fo=1, routed)           0.000     9.747    Synchronisation/q_s1HzInt_i_1_n_0
    SLICE_X43Y82         FDRE                                         r  Synchronisation/q_s1HzInt_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    K17                                               0.000     8.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     8.000    sys_clock
    K17                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  sys_clock_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    sys_clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  sys_clock_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.555    12.947    Synchronisation/sys_clock
    SLICE_X43Y82         FDRE                                         r  Synchronisation/q_s1HzInt_reg/C
                         clock pessimism              0.277    13.223    
                         clock uncertainty           -0.035    13.188    
    SLICE_X43Y82         FDRE (Setup_fdre_C_D)        0.029    13.217    Synchronisation/q_s1HzInt_reg
  -------------------------------------------------------------------
                         required time                         13.217    
                         arrival time                          -9.747    
  -------------------------------------------------------------------
                         slack                                  3.471    

Slack (MET) :             4.083ns  (required time - arrival time)
  Source:                 Synchronisation/ValueCounter5MHz_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Synchronisation/ValueCounter100Hz_reg[12]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.260ns  (logic 0.828ns (25.400%)  route 2.432ns (74.600%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.193ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.956ns = ( 12.956 - 8.000 ) 
    Source Clock Delay      (SCD):    5.426ns
    Clock Pessimism Removal (CPR):    0.277ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  sys_clock_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    sys_clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  sys_clock_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.757     5.426    Synchronisation/sys_clock
    SLICE_X40Y46         FDRE                                         r  Synchronisation/ValueCounter5MHz_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y46         FDRE (Prop_fdre_C_Q)         0.456     5.882 f  Synchronisation/ValueCounter5MHz_reg[1]/Q
                         net (fo=6, routed)           0.829     6.711    Synchronisation/ValueCounter5MHz_reg__0[1]
    SLICE_X40Y46         LUT5 (Prop_lut5_I0_O)        0.124     6.835 r  Synchronisation/ValueCounter5MHz[4]_i_1/O
                         net (fo=12, routed)          0.464     7.299    Synchronisation/eqOp2_in
    SLICE_X39Y47         LUT6 (Prop_lut6_I5_O)        0.124     7.423 r  Synchronisation/ValueCounter200kHz[4]_i_1/O
                         net (fo=22, routed)          0.463     7.886    Synchronisation/ValueCounter200kHz[4]_i_1_n_0
    SLICE_X40Y48         LUT6 (Prop_lut6_I0_O)        0.124     8.010 r  Synchronisation/ValueCounter100Hz[0]_i_1/O
                         net (fo=24, routed)          0.676     8.686    Synchronisation/ValueCounter100Hz
    SLICE_X41Y51         FDRE                                         r  Synchronisation/ValueCounter100Hz_reg[12]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    K17                                               0.000     8.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     8.000    sys_clock
    K17                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  sys_clock_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    sys_clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  sys_clock_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.564    12.956    Synchronisation/sys_clock
    SLICE_X41Y51         FDRE                                         r  Synchronisation/ValueCounter100Hz_reg[12]/C
                         clock pessimism              0.277    13.232    
                         clock uncertainty           -0.035    13.197    
    SLICE_X41Y51         FDRE (Setup_fdre_C_R)       -0.429    12.768    Synchronisation/ValueCounter100Hz_reg[12]
  -------------------------------------------------------------------
                         required time                         12.768    
                         arrival time                          -8.686    
  -------------------------------------------------------------------
                         slack                                  4.083    

Slack (MET) :             4.083ns  (required time - arrival time)
  Source:                 Synchronisation/ValueCounter5MHz_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Synchronisation/ValueCounter100Hz_reg[13]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.260ns  (logic 0.828ns (25.400%)  route 2.432ns (74.600%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.193ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.956ns = ( 12.956 - 8.000 ) 
    Source Clock Delay      (SCD):    5.426ns
    Clock Pessimism Removal (CPR):    0.277ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  sys_clock_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    sys_clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  sys_clock_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.757     5.426    Synchronisation/sys_clock
    SLICE_X40Y46         FDRE                                         r  Synchronisation/ValueCounter5MHz_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y46         FDRE (Prop_fdre_C_Q)         0.456     5.882 f  Synchronisation/ValueCounter5MHz_reg[1]/Q
                         net (fo=6, routed)           0.829     6.711    Synchronisation/ValueCounter5MHz_reg__0[1]
    SLICE_X40Y46         LUT5 (Prop_lut5_I0_O)        0.124     6.835 r  Synchronisation/ValueCounter5MHz[4]_i_1/O
                         net (fo=12, routed)          0.464     7.299    Synchronisation/eqOp2_in
    SLICE_X39Y47         LUT6 (Prop_lut6_I5_O)        0.124     7.423 r  Synchronisation/ValueCounter200kHz[4]_i_1/O
                         net (fo=22, routed)          0.463     7.886    Synchronisation/ValueCounter200kHz[4]_i_1_n_0
    SLICE_X40Y48         LUT6 (Prop_lut6_I0_O)        0.124     8.010 r  Synchronisation/ValueCounter100Hz[0]_i_1/O
                         net (fo=24, routed)          0.676     8.686    Synchronisation/ValueCounter100Hz
    SLICE_X41Y51         FDRE                                         r  Synchronisation/ValueCounter100Hz_reg[13]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    K17                                               0.000     8.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     8.000    sys_clock
    K17                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  sys_clock_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    sys_clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  sys_clock_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.564    12.956    Synchronisation/sys_clock
    SLICE_X41Y51         FDRE                                         r  Synchronisation/ValueCounter100Hz_reg[13]/C
                         clock pessimism              0.277    13.232    
                         clock uncertainty           -0.035    13.197    
    SLICE_X41Y51         FDRE (Setup_fdre_C_R)       -0.429    12.768    Synchronisation/ValueCounter100Hz_reg[13]
  -------------------------------------------------------------------
                         required time                         12.768    
                         arrival time                          -8.686    
  -------------------------------------------------------------------
                         slack                                  4.083    

Slack (MET) :             4.083ns  (required time - arrival time)
  Source:                 Synchronisation/ValueCounter5MHz_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Synchronisation/ValueCounter100Hz_reg[14]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.260ns  (logic 0.828ns (25.400%)  route 2.432ns (74.600%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.193ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.956ns = ( 12.956 - 8.000 ) 
    Source Clock Delay      (SCD):    5.426ns
    Clock Pessimism Removal (CPR):    0.277ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  sys_clock_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    sys_clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  sys_clock_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.757     5.426    Synchronisation/sys_clock
    SLICE_X40Y46         FDRE                                         r  Synchronisation/ValueCounter5MHz_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y46         FDRE (Prop_fdre_C_Q)         0.456     5.882 f  Synchronisation/ValueCounter5MHz_reg[1]/Q
                         net (fo=6, routed)           0.829     6.711    Synchronisation/ValueCounter5MHz_reg__0[1]
    SLICE_X40Y46         LUT5 (Prop_lut5_I0_O)        0.124     6.835 r  Synchronisation/ValueCounter5MHz[4]_i_1/O
                         net (fo=12, routed)          0.464     7.299    Synchronisation/eqOp2_in
    SLICE_X39Y47         LUT6 (Prop_lut6_I5_O)        0.124     7.423 r  Synchronisation/ValueCounter200kHz[4]_i_1/O
                         net (fo=22, routed)          0.463     7.886    Synchronisation/ValueCounter200kHz[4]_i_1_n_0
    SLICE_X40Y48         LUT6 (Prop_lut6_I0_O)        0.124     8.010 r  Synchronisation/ValueCounter100Hz[0]_i_1/O
                         net (fo=24, routed)          0.676     8.686    Synchronisation/ValueCounter100Hz
    SLICE_X41Y51         FDRE                                         r  Synchronisation/ValueCounter100Hz_reg[14]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    K17                                               0.000     8.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     8.000    sys_clock
    K17                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  sys_clock_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    sys_clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  sys_clock_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.564    12.956    Synchronisation/sys_clock
    SLICE_X41Y51         FDRE                                         r  Synchronisation/ValueCounter100Hz_reg[14]/C
                         clock pessimism              0.277    13.232    
                         clock uncertainty           -0.035    13.197    
    SLICE_X41Y51         FDRE (Setup_fdre_C_R)       -0.429    12.768    Synchronisation/ValueCounter100Hz_reg[14]
  -------------------------------------------------------------------
                         required time                         12.768    
                         arrival time                          -8.686    
  -------------------------------------------------------------------
                         slack                                  4.083    

Slack (MET) :             4.083ns  (required time - arrival time)
  Source:                 Synchronisation/ValueCounter5MHz_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Synchronisation/ValueCounter100Hz_reg[15]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.260ns  (logic 0.828ns (25.400%)  route 2.432ns (74.600%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.193ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.956ns = ( 12.956 - 8.000 ) 
    Source Clock Delay      (SCD):    5.426ns
    Clock Pessimism Removal (CPR):    0.277ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  sys_clock_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    sys_clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  sys_clock_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.757     5.426    Synchronisation/sys_clock
    SLICE_X40Y46         FDRE                                         r  Synchronisation/ValueCounter5MHz_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y46         FDRE (Prop_fdre_C_Q)         0.456     5.882 f  Synchronisation/ValueCounter5MHz_reg[1]/Q
                         net (fo=6, routed)           0.829     6.711    Synchronisation/ValueCounter5MHz_reg__0[1]
    SLICE_X40Y46         LUT5 (Prop_lut5_I0_O)        0.124     6.835 r  Synchronisation/ValueCounter5MHz[4]_i_1/O
                         net (fo=12, routed)          0.464     7.299    Synchronisation/eqOp2_in
    SLICE_X39Y47         LUT6 (Prop_lut6_I5_O)        0.124     7.423 r  Synchronisation/ValueCounter200kHz[4]_i_1/O
                         net (fo=22, routed)          0.463     7.886    Synchronisation/ValueCounter200kHz[4]_i_1_n_0
    SLICE_X40Y48         LUT6 (Prop_lut6_I0_O)        0.124     8.010 r  Synchronisation/ValueCounter100Hz[0]_i_1/O
                         net (fo=24, routed)          0.676     8.686    Synchronisation/ValueCounter100Hz
    SLICE_X41Y51         FDRE                                         r  Synchronisation/ValueCounter100Hz_reg[15]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    K17                                               0.000     8.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     8.000    sys_clock
    K17                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  sys_clock_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    sys_clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  sys_clock_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.564    12.956    Synchronisation/sys_clock
    SLICE_X41Y51         FDRE                                         r  Synchronisation/ValueCounter100Hz_reg[15]/C
                         clock pessimism              0.277    13.232    
                         clock uncertainty           -0.035    13.197    
    SLICE_X41Y51         FDRE (Setup_fdre_C_R)       -0.429    12.768    Synchronisation/ValueCounter100Hz_reg[15]
  -------------------------------------------------------------------
                         required time                         12.768    
                         arrival time                          -8.686    
  -------------------------------------------------------------------
                         slack                                  4.083    

Slack (MET) :             4.170ns  (required time - arrival time)
  Source:                 Synchronisation/ValueCounter5MHz_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Synchronisation/ValueCounter100Hz_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.173ns  (logic 0.828ns (26.097%)  route 2.345ns (73.903%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.193ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.956ns = ( 12.956 - 8.000 ) 
    Source Clock Delay      (SCD):    5.426ns
    Clock Pessimism Removal (CPR):    0.277ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  sys_clock_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    sys_clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  sys_clock_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.757     5.426    Synchronisation/sys_clock
    SLICE_X40Y46         FDRE                                         r  Synchronisation/ValueCounter5MHz_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y46         FDRE (Prop_fdre_C_Q)         0.456     5.882 f  Synchronisation/ValueCounter5MHz_reg[1]/Q
                         net (fo=6, routed)           0.829     6.711    Synchronisation/ValueCounter5MHz_reg__0[1]
    SLICE_X40Y46         LUT5 (Prop_lut5_I0_O)        0.124     6.835 r  Synchronisation/ValueCounter5MHz[4]_i_1/O
                         net (fo=12, routed)          0.464     7.299    Synchronisation/eqOp2_in
    SLICE_X39Y47         LUT6 (Prop_lut6_I5_O)        0.124     7.423 r  Synchronisation/ValueCounter200kHz[4]_i_1/O
                         net (fo=22, routed)          0.463     7.886    Synchronisation/ValueCounter200kHz[4]_i_1_n_0
    SLICE_X40Y48         LUT6 (Prop_lut6_I0_O)        0.124     8.010 r  Synchronisation/ValueCounter100Hz[0]_i_1/O
                         net (fo=24, routed)          0.589     8.599    Synchronisation/ValueCounter100Hz
    SLICE_X41Y50         FDRE                                         r  Synchronisation/ValueCounter100Hz_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    K17                                               0.000     8.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     8.000    sys_clock
    K17                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  sys_clock_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    sys_clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  sys_clock_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.564    12.956    Synchronisation/sys_clock
    SLICE_X41Y50         FDRE                                         r  Synchronisation/ValueCounter100Hz_reg[10]/C
                         clock pessimism              0.277    13.232    
                         clock uncertainty           -0.035    13.197    
    SLICE_X41Y50         FDRE (Setup_fdre_C_R)       -0.429    12.768    Synchronisation/ValueCounter100Hz_reg[10]
  -------------------------------------------------------------------
                         required time                         12.768    
                         arrival time                          -8.599    
  -------------------------------------------------------------------
                         slack                                  4.170    

Slack (MET) :             4.170ns  (required time - arrival time)
  Source:                 Synchronisation/ValueCounter5MHz_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Synchronisation/ValueCounter100Hz_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.173ns  (logic 0.828ns (26.097%)  route 2.345ns (73.903%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.193ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.956ns = ( 12.956 - 8.000 ) 
    Source Clock Delay      (SCD):    5.426ns
    Clock Pessimism Removal (CPR):    0.277ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  sys_clock_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    sys_clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  sys_clock_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.757     5.426    Synchronisation/sys_clock
    SLICE_X40Y46         FDRE                                         r  Synchronisation/ValueCounter5MHz_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y46         FDRE (Prop_fdre_C_Q)         0.456     5.882 f  Synchronisation/ValueCounter5MHz_reg[1]/Q
                         net (fo=6, routed)           0.829     6.711    Synchronisation/ValueCounter5MHz_reg__0[1]
    SLICE_X40Y46         LUT5 (Prop_lut5_I0_O)        0.124     6.835 r  Synchronisation/ValueCounter5MHz[4]_i_1/O
                         net (fo=12, routed)          0.464     7.299    Synchronisation/eqOp2_in
    SLICE_X39Y47         LUT6 (Prop_lut6_I5_O)        0.124     7.423 r  Synchronisation/ValueCounter200kHz[4]_i_1/O
                         net (fo=22, routed)          0.463     7.886    Synchronisation/ValueCounter200kHz[4]_i_1_n_0
    SLICE_X40Y48         LUT6 (Prop_lut6_I0_O)        0.124     8.010 r  Synchronisation/ValueCounter100Hz[0]_i_1/O
                         net (fo=24, routed)          0.589     8.599    Synchronisation/ValueCounter100Hz
    SLICE_X41Y50         FDRE                                         r  Synchronisation/ValueCounter100Hz_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    K17                                               0.000     8.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     8.000    sys_clock
    K17                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  sys_clock_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    sys_clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  sys_clock_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.564    12.956    Synchronisation/sys_clock
    SLICE_X41Y50         FDRE                                         r  Synchronisation/ValueCounter100Hz_reg[11]/C
                         clock pessimism              0.277    13.232    
                         clock uncertainty           -0.035    13.197    
    SLICE_X41Y50         FDRE (Setup_fdre_C_R)       -0.429    12.768    Synchronisation/ValueCounter100Hz_reg[11]
  -------------------------------------------------------------------
                         required time                         12.768    
                         arrival time                          -8.599    
  -------------------------------------------------------------------
                         slack                                  4.170    

Slack (MET) :             4.170ns  (required time - arrival time)
  Source:                 Synchronisation/ValueCounter5MHz_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Synchronisation/ValueCounter100Hz_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.173ns  (logic 0.828ns (26.097%)  route 2.345ns (73.903%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.193ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.956ns = ( 12.956 - 8.000 ) 
    Source Clock Delay      (SCD):    5.426ns
    Clock Pessimism Removal (CPR):    0.277ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  sys_clock_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    sys_clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  sys_clock_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.757     5.426    Synchronisation/sys_clock
    SLICE_X40Y46         FDRE                                         r  Synchronisation/ValueCounter5MHz_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y46         FDRE (Prop_fdre_C_Q)         0.456     5.882 f  Synchronisation/ValueCounter5MHz_reg[1]/Q
                         net (fo=6, routed)           0.829     6.711    Synchronisation/ValueCounter5MHz_reg__0[1]
    SLICE_X40Y46         LUT5 (Prop_lut5_I0_O)        0.124     6.835 r  Synchronisation/ValueCounter5MHz[4]_i_1/O
                         net (fo=12, routed)          0.464     7.299    Synchronisation/eqOp2_in
    SLICE_X39Y47         LUT6 (Prop_lut6_I5_O)        0.124     7.423 r  Synchronisation/ValueCounter200kHz[4]_i_1/O
                         net (fo=22, routed)          0.463     7.886    Synchronisation/ValueCounter200kHz[4]_i_1_n_0
    SLICE_X40Y48         LUT6 (Prop_lut6_I0_O)        0.124     8.010 r  Synchronisation/ValueCounter100Hz[0]_i_1/O
                         net (fo=24, routed)          0.589     8.599    Synchronisation/ValueCounter100Hz
    SLICE_X41Y50         FDRE                                         r  Synchronisation/ValueCounter100Hz_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    K17                                               0.000     8.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     8.000    sys_clock
    K17                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  sys_clock_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    sys_clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  sys_clock_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.564    12.956    Synchronisation/sys_clock
    SLICE_X41Y50         FDRE                                         r  Synchronisation/ValueCounter100Hz_reg[8]/C
                         clock pessimism              0.277    13.232    
                         clock uncertainty           -0.035    13.197    
    SLICE_X41Y50         FDRE (Setup_fdre_C_R)       -0.429    12.768    Synchronisation/ValueCounter100Hz_reg[8]
  -------------------------------------------------------------------
                         required time                         12.768    
                         arrival time                          -8.599    
  -------------------------------------------------------------------
                         slack                                  4.170    

Slack (MET) :             4.170ns  (required time - arrival time)
  Source:                 Synchronisation/ValueCounter5MHz_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Synchronisation/ValueCounter100Hz_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.173ns  (logic 0.828ns (26.097%)  route 2.345ns (73.903%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.193ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.956ns = ( 12.956 - 8.000 ) 
    Source Clock Delay      (SCD):    5.426ns
    Clock Pessimism Removal (CPR):    0.277ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  sys_clock_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    sys_clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  sys_clock_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.757     5.426    Synchronisation/sys_clock
    SLICE_X40Y46         FDRE                                         r  Synchronisation/ValueCounter5MHz_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y46         FDRE (Prop_fdre_C_Q)         0.456     5.882 f  Synchronisation/ValueCounter5MHz_reg[1]/Q
                         net (fo=6, routed)           0.829     6.711    Synchronisation/ValueCounter5MHz_reg__0[1]
    SLICE_X40Y46         LUT5 (Prop_lut5_I0_O)        0.124     6.835 r  Synchronisation/ValueCounter5MHz[4]_i_1/O
                         net (fo=12, routed)          0.464     7.299    Synchronisation/eqOp2_in
    SLICE_X39Y47         LUT6 (Prop_lut6_I5_O)        0.124     7.423 r  Synchronisation/ValueCounter200kHz[4]_i_1/O
                         net (fo=22, routed)          0.463     7.886    Synchronisation/ValueCounter200kHz[4]_i_1_n_0
    SLICE_X40Y48         LUT6 (Prop_lut6_I0_O)        0.124     8.010 r  Synchronisation/ValueCounter100Hz[0]_i_1/O
                         net (fo=24, routed)          0.589     8.599    Synchronisation/ValueCounter100Hz
    SLICE_X41Y50         FDRE                                         r  Synchronisation/ValueCounter100Hz_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    K17                                               0.000     8.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     8.000    sys_clock
    K17                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  sys_clock_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    sys_clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  sys_clock_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.564    12.956    Synchronisation/sys_clock
    SLICE_X41Y50         FDRE                                         r  Synchronisation/ValueCounter100Hz_reg[9]/C
                         clock pessimism              0.277    13.232    
                         clock uncertainty           -0.035    13.197    
    SLICE_X41Y50         FDRE (Setup_fdre_C_R)       -0.429    12.768    Synchronisation/ValueCounter100Hz_reg[9]
  -------------------------------------------------------------------
                         required time                         12.768    
                         arrival time                          -8.599    
  -------------------------------------------------------------------
                         slack                                  4.170    

Slack (MET) :             4.173ns  (required time - arrival time)
  Source:                 Synchronisation/ValueCounter200kHz_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Synchronisation/ValueCounter1Hz_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.206ns  (logic 0.766ns (23.890%)  route 2.440ns (76.110%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.973ns = ( 12.972 - 8.000 ) 
    Source Clock Delay      (SCD):    5.425ns
    Clock Pessimism Removal (CPR):    0.391ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  sys_clock_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    sys_clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  sys_clock_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.756     5.425    Synchronisation/sys_clock
    SLICE_X38Y47         FDRE                                         r  Synchronisation/ValueCounter200kHz_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y47         FDRE (Prop_fdre_C_Q)         0.518     5.943 r  Synchronisation/ValueCounter200kHz_reg[4]/Q
                         net (fo=3, routed)           0.956     6.899    Synchronisation/ValueCounter200kHz_reg__0[4]
    SLICE_X39Y47         LUT5 (Prop_lut5_I0_O)        0.124     7.023 r  Synchronisation/ValueCounter1Hz[7]_i_4/O
                         net (fo=1, routed)           0.828     7.851    Synchronisation/ValueCounter1Hz[7]_i_4_n_0
    SLICE_X40Y48         LUT6 (Prop_lut6_I3_O)        0.124     7.975 r  Synchronisation/ValueCounter1Hz[7]_i_1/O
                         net (fo=9, routed)           0.656     8.631    Synchronisation/q_s1HzInt
    SLICE_X42Y47         FDRE                                         r  Synchronisation/ValueCounter1Hz_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    K17                                               0.000     8.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     8.000    sys_clock
    K17                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  sys_clock_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    sys_clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  sys_clock_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.580    12.972    Synchronisation/sys_clock
    SLICE_X42Y47         FDRE                                         r  Synchronisation/ValueCounter1Hz_reg[3]/C
                         clock pessimism              0.391    13.364    
                         clock uncertainty           -0.035    13.328    
    SLICE_X42Y47         FDRE (Setup_fdre_C_R)       -0.524    12.804    Synchronisation/ValueCounter1Hz_reg[3]
  -------------------------------------------------------------------
                         required time                         12.804    
                         arrival time                          -8.631    
  -------------------------------------------------------------------
                         slack                                  4.173    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.106ns  (arrival time - required time)
  Source:                 Synchronisation/ValueCounter100Hz_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Synchronisation/ValueCounter100Hz_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.475ns  (logic 0.355ns (74.742%)  route 0.120ns (25.258%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.018ns
    Source Clock Delay      (SCD):    1.507ns
    Clock Pessimism Removal (CPR):    0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  sys_clock_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    sys_clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  sys_clock_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.595     1.507    Synchronisation/sys_clock
    SLICE_X41Y49         FDRE                                         r  Synchronisation/ValueCounter100Hz_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y49         FDRE (Prop_fdre_C_Q)         0.141     1.648 r  Synchronisation/ValueCounter100Hz_reg[7]/Q
                         net (fo=2, routed)           0.119     1.767    Synchronisation/ValueCounter100Hz_reg[7]
    SLICE_X41Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.927 r  Synchronisation/ValueCounter100Hz_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.928    Synchronisation/ValueCounter100Hz_reg[4]_i_1_n_0
    SLICE_X41Y50         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     1.982 r  Synchronisation/ValueCounter100Hz_reg[8]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.982    Synchronisation/ValueCounter100Hz_reg[8]_i_1_n_7
    SLICE_X41Y50         FDRE                                         r  Synchronisation/ValueCounter100Hz_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  sys_clock_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    sys_clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  sys_clock_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.859     2.018    Synchronisation/sys_clock
    SLICE_X41Y50         FDRE                                         r  Synchronisation/ValueCounter100Hz_reg[8]/C
                         clock pessimism             -0.247     1.772    
    SLICE_X41Y50         FDRE (Hold_fdre_C_D)         0.105     1.877    Synchronisation/ValueCounter100Hz_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.877    
                         arrival time                           1.982    
  -------------------------------------------------------------------
                         slack                                  0.106    

Slack (MET) :             0.117ns  (arrival time - required time)
  Source:                 Synchronisation/ValueCounter100Hz_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Synchronisation/ValueCounter100Hz_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.486ns  (logic 0.366ns (75.313%)  route 0.120ns (24.687%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.018ns
    Source Clock Delay      (SCD):    1.507ns
    Clock Pessimism Removal (CPR):    0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  sys_clock_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    sys_clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  sys_clock_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.595     1.507    Synchronisation/sys_clock
    SLICE_X41Y49         FDRE                                         r  Synchronisation/ValueCounter100Hz_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y49         FDRE (Prop_fdre_C_Q)         0.141     1.648 r  Synchronisation/ValueCounter100Hz_reg[7]/Q
                         net (fo=2, routed)           0.119     1.767    Synchronisation/ValueCounter100Hz_reg[7]
    SLICE_X41Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.927 r  Synchronisation/ValueCounter100Hz_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.928    Synchronisation/ValueCounter100Hz_reg[4]_i_1_n_0
    SLICE_X41Y50         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     1.993 r  Synchronisation/ValueCounter100Hz_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.993    Synchronisation/ValueCounter100Hz_reg[8]_i_1_n_5
    SLICE_X41Y50         FDRE                                         r  Synchronisation/ValueCounter100Hz_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  sys_clock_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    sys_clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  sys_clock_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.859     2.018    Synchronisation/sys_clock
    SLICE_X41Y50         FDRE                                         r  Synchronisation/ValueCounter100Hz_reg[10]/C
                         clock pessimism             -0.247     1.772    
    SLICE_X41Y50         FDRE (Hold_fdre_C_D)         0.105     1.877    Synchronisation/ValueCounter100Hz_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.877    
                         arrival time                           1.993    
  -------------------------------------------------------------------
                         slack                                  0.117    

Slack (MET) :             0.142ns  (arrival time - required time)
  Source:                 Synchronisation/ValueCounter100Hz_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Synchronisation/ValueCounter100Hz_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.511ns  (logic 0.391ns (76.521%)  route 0.120ns (23.479%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.018ns
    Source Clock Delay      (SCD):    1.507ns
    Clock Pessimism Removal (CPR):    0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  sys_clock_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    sys_clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  sys_clock_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.595     1.507    Synchronisation/sys_clock
    SLICE_X41Y49         FDRE                                         r  Synchronisation/ValueCounter100Hz_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y49         FDRE (Prop_fdre_C_Q)         0.141     1.648 r  Synchronisation/ValueCounter100Hz_reg[7]/Q
                         net (fo=2, routed)           0.119     1.767    Synchronisation/ValueCounter100Hz_reg[7]
    SLICE_X41Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.927 r  Synchronisation/ValueCounter100Hz_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.928    Synchronisation/ValueCounter100Hz_reg[4]_i_1_n_0
    SLICE_X41Y50         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.090     2.018 r  Synchronisation/ValueCounter100Hz_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     2.018    Synchronisation/ValueCounter100Hz_reg[8]_i_1_n_4
    SLICE_X41Y50         FDRE                                         r  Synchronisation/ValueCounter100Hz_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  sys_clock_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    sys_clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  sys_clock_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.859     2.018    Synchronisation/sys_clock
    SLICE_X41Y50         FDRE                                         r  Synchronisation/ValueCounter100Hz_reg[11]/C
                         clock pessimism             -0.247     1.772    
    SLICE_X41Y50         FDRE (Hold_fdre_C_D)         0.105     1.877    Synchronisation/ValueCounter100Hz_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.877    
                         arrival time                           2.018    
  -------------------------------------------------------------------
                         slack                                  0.142    

Slack (MET) :             0.142ns  (arrival time - required time)
  Source:                 Synchronisation/ValueCounter100Hz_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Synchronisation/ValueCounter100Hz_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.511ns  (logic 0.391ns (76.521%)  route 0.120ns (23.479%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.018ns
    Source Clock Delay      (SCD):    1.507ns
    Clock Pessimism Removal (CPR):    0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  sys_clock_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    sys_clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  sys_clock_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.595     1.507    Synchronisation/sys_clock
    SLICE_X41Y49         FDRE                                         r  Synchronisation/ValueCounter100Hz_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y49         FDRE (Prop_fdre_C_Q)         0.141     1.648 r  Synchronisation/ValueCounter100Hz_reg[7]/Q
                         net (fo=2, routed)           0.119     1.767    Synchronisation/ValueCounter100Hz_reg[7]
    SLICE_X41Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.927 r  Synchronisation/ValueCounter100Hz_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.928    Synchronisation/ValueCounter100Hz_reg[4]_i_1_n_0
    SLICE_X41Y50         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.090     2.018 r  Synchronisation/ValueCounter100Hz_reg[8]_i_1/O[1]
                         net (fo=1, routed)           0.000     2.018    Synchronisation/ValueCounter100Hz_reg[8]_i_1_n_6
    SLICE_X41Y50         FDRE                                         r  Synchronisation/ValueCounter100Hz_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  sys_clock_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    sys_clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  sys_clock_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.859     2.018    Synchronisation/sys_clock
    SLICE_X41Y50         FDRE                                         r  Synchronisation/ValueCounter100Hz_reg[9]/C
                         clock pessimism             -0.247     1.772    
    SLICE_X41Y50         FDRE (Hold_fdre_C_D)         0.105     1.877    Synchronisation/ValueCounter100Hz_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.877    
                         arrival time                           2.018    
  -------------------------------------------------------------------
                         slack                                  0.142    

Slack (MET) :             0.145ns  (arrival time - required time)
  Source:                 Synchronisation/ValueCounter100Hz_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Synchronisation/ValueCounter100Hz_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.514ns  (logic 0.394ns (76.658%)  route 0.120ns (23.342%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.018ns
    Source Clock Delay      (SCD):    1.507ns
    Clock Pessimism Removal (CPR):    0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  sys_clock_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    sys_clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  sys_clock_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.595     1.507    Synchronisation/sys_clock
    SLICE_X41Y49         FDRE                                         r  Synchronisation/ValueCounter100Hz_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y49         FDRE (Prop_fdre_C_Q)         0.141     1.648 r  Synchronisation/ValueCounter100Hz_reg[7]/Q
                         net (fo=2, routed)           0.119     1.767    Synchronisation/ValueCounter100Hz_reg[7]
    SLICE_X41Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.927 r  Synchronisation/ValueCounter100Hz_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.928    Synchronisation/ValueCounter100Hz_reg[4]_i_1_n_0
    SLICE_X41Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.967 r  Synchronisation/ValueCounter100Hz_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.967    Synchronisation/ValueCounter100Hz_reg[8]_i_1_n_0
    SLICE_X41Y51         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     2.021 r  Synchronisation/ValueCounter100Hz_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000     2.021    Synchronisation/ValueCounter100Hz_reg[12]_i_1_n_7
    SLICE_X41Y51         FDRE                                         r  Synchronisation/ValueCounter100Hz_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  sys_clock_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    sys_clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  sys_clock_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.859     2.018    Synchronisation/sys_clock
    SLICE_X41Y51         FDRE                                         r  Synchronisation/ValueCounter100Hz_reg[12]/C
                         clock pessimism             -0.247     1.772    
    SLICE_X41Y51         FDRE (Hold_fdre_C_D)         0.105     1.877    Synchronisation/ValueCounter100Hz_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.877    
                         arrival time                           2.021    
  -------------------------------------------------------------------
                         slack                                  0.145    

Slack (MET) :             0.156ns  (arrival time - required time)
  Source:                 Synchronisation/ValueCounter100Hz_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Synchronisation/ValueCounter100Hz_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.525ns  (logic 0.405ns (77.147%)  route 0.120ns (22.853%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.018ns
    Source Clock Delay      (SCD):    1.507ns
    Clock Pessimism Removal (CPR):    0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  sys_clock_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    sys_clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  sys_clock_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.595     1.507    Synchronisation/sys_clock
    SLICE_X41Y49         FDRE                                         r  Synchronisation/ValueCounter100Hz_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y49         FDRE (Prop_fdre_C_Q)         0.141     1.648 r  Synchronisation/ValueCounter100Hz_reg[7]/Q
                         net (fo=2, routed)           0.119     1.767    Synchronisation/ValueCounter100Hz_reg[7]
    SLICE_X41Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.927 r  Synchronisation/ValueCounter100Hz_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.928    Synchronisation/ValueCounter100Hz_reg[4]_i_1_n_0
    SLICE_X41Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.967 r  Synchronisation/ValueCounter100Hz_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.967    Synchronisation/ValueCounter100Hz_reg[8]_i_1_n_0
    SLICE_X41Y51         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     2.032 r  Synchronisation/ValueCounter100Hz_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000     2.032    Synchronisation/ValueCounter100Hz_reg[12]_i_1_n_5
    SLICE_X41Y51         FDRE                                         r  Synchronisation/ValueCounter100Hz_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  sys_clock_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    sys_clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  sys_clock_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.859     2.018    Synchronisation/sys_clock
    SLICE_X41Y51         FDRE                                         r  Synchronisation/ValueCounter100Hz_reg[14]/C
                         clock pessimism             -0.247     1.772    
    SLICE_X41Y51         FDRE (Hold_fdre_C_D)         0.105     1.877    Synchronisation/ValueCounter100Hz_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.877    
                         arrival time                           2.032    
  -------------------------------------------------------------------
                         slack                                  0.156    

Slack (MET) :             0.169ns  (arrival time - required time)
  Source:                 Synchronisation/ValueCounter5MHz_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Synchronisation/q_s5MHzInt_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.186ns (68.117%)  route 0.087ns (31.883%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.022ns
    Source Clock Delay      (SCD):    1.506ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  sys_clock_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    sys_clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  sys_clock_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.594     1.506    Synchronisation/sys_clock
    SLICE_X40Y46         FDRE                                         r  Synchronisation/ValueCounter5MHz_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y46         FDRE (Prop_fdre_C_Q)         0.141     1.647 r  Synchronisation/ValueCounter5MHz_reg[0]/Q
                         net (fo=7, routed)           0.087     1.734    Synchronisation/ValueCounter5MHz_reg__0[0]
    SLICE_X41Y46         LUT6 (Prop_lut6_I3_O)        0.045     1.779 r  Synchronisation/q_s5MHzInt_i_1/O
                         net (fo=1, routed)           0.000     1.779    Synchronisation/q_s5MHzInt_i_1_n_0
    SLICE_X41Y46         FDRE                                         r  Synchronisation/q_s5MHzInt_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  sys_clock_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    sys_clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  sys_clock_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.863     2.022    Synchronisation/sys_clock
    SLICE_X41Y46         FDRE                                         r  Synchronisation/q_s5MHzInt_reg/C
                         clock pessimism             -0.503     1.519    
    SLICE_X41Y46         FDRE (Hold_fdre_C_D)         0.091     1.610    Synchronisation/q_s5MHzInt_reg
  -------------------------------------------------------------------
                         required time                         -1.610    
                         arrival time                           1.779    
  -------------------------------------------------------------------
                         slack                                  0.169    

Slack (MET) :             0.181ns  (arrival time - required time)
  Source:                 Synchronisation/ValueCounter100Hz_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Synchronisation/ValueCounter100Hz_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.550ns  (logic 0.430ns (78.186%)  route 0.120ns (21.814%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.018ns
    Source Clock Delay      (SCD):    1.507ns
    Clock Pessimism Removal (CPR):    0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  sys_clock_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    sys_clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  sys_clock_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.595     1.507    Synchronisation/sys_clock
    SLICE_X41Y49         FDRE                                         r  Synchronisation/ValueCounter100Hz_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y49         FDRE (Prop_fdre_C_Q)         0.141     1.648 r  Synchronisation/ValueCounter100Hz_reg[7]/Q
                         net (fo=2, routed)           0.119     1.767    Synchronisation/ValueCounter100Hz_reg[7]
    SLICE_X41Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.927 r  Synchronisation/ValueCounter100Hz_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.928    Synchronisation/ValueCounter100Hz_reg[4]_i_1_n_0
    SLICE_X41Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.967 r  Synchronisation/ValueCounter100Hz_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.967    Synchronisation/ValueCounter100Hz_reg[8]_i_1_n_0
    SLICE_X41Y51         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.090     2.057 r  Synchronisation/ValueCounter100Hz_reg[12]_i_1/O[1]
                         net (fo=1, routed)           0.000     2.057    Synchronisation/ValueCounter100Hz_reg[12]_i_1_n_6
    SLICE_X41Y51         FDRE                                         r  Synchronisation/ValueCounter100Hz_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  sys_clock_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    sys_clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  sys_clock_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.859     2.018    Synchronisation/sys_clock
    SLICE_X41Y51         FDRE                                         r  Synchronisation/ValueCounter100Hz_reg[13]/C
                         clock pessimism             -0.247     1.772    
    SLICE_X41Y51         FDRE (Hold_fdre_C_D)         0.105     1.877    Synchronisation/ValueCounter100Hz_reg[13]
  -------------------------------------------------------------------
                         required time                         -1.877    
                         arrival time                           2.057    
  -------------------------------------------------------------------
                         slack                                  0.181    

Slack (MET) :             0.181ns  (arrival time - required time)
  Source:                 Synchronisation/ValueCounter100Hz_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Synchronisation/ValueCounter100Hz_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.550ns  (logic 0.430ns (78.186%)  route 0.120ns (21.814%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.018ns
    Source Clock Delay      (SCD):    1.507ns
    Clock Pessimism Removal (CPR):    0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  sys_clock_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    sys_clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  sys_clock_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.595     1.507    Synchronisation/sys_clock
    SLICE_X41Y49         FDRE                                         r  Synchronisation/ValueCounter100Hz_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y49         FDRE (Prop_fdre_C_Q)         0.141     1.648 r  Synchronisation/ValueCounter100Hz_reg[7]/Q
                         net (fo=2, routed)           0.119     1.767    Synchronisation/ValueCounter100Hz_reg[7]
    SLICE_X41Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.927 r  Synchronisation/ValueCounter100Hz_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.928    Synchronisation/ValueCounter100Hz_reg[4]_i_1_n_0
    SLICE_X41Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.967 r  Synchronisation/ValueCounter100Hz_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.967    Synchronisation/ValueCounter100Hz_reg[8]_i_1_n_0
    SLICE_X41Y51         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.090     2.057 r  Synchronisation/ValueCounter100Hz_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     2.057    Synchronisation/ValueCounter100Hz_reg[12]_i_1_n_4
    SLICE_X41Y51         FDRE                                         r  Synchronisation/ValueCounter100Hz_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  sys_clock_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    sys_clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  sys_clock_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.859     2.018    Synchronisation/sys_clock
    SLICE_X41Y51         FDRE                                         r  Synchronisation/ValueCounter100Hz_reg[15]/C
                         clock pessimism             -0.247     1.772    
    SLICE_X41Y51         FDRE (Hold_fdre_C_D)         0.105     1.877    Synchronisation/ValueCounter100Hz_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.877    
                         arrival time                           2.057    
  -------------------------------------------------------------------
                         slack                                  0.181    

Slack (MET) :             0.219ns  (arrival time - required time)
  Source:                 Synchronisation/ValueCounter1Hz_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Synchronisation/ValueCounter1Hz_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.189ns (51.606%)  route 0.177ns (48.394%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.023ns
    Source Clock Delay      (SCD):    1.507ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  sys_clock_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    sys_clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  sys_clock_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.595     1.507    Synchronisation/sys_clock
    SLICE_X40Y47         FDRE                                         r  Synchronisation/ValueCounter1Hz_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y47         FDRE (Prop_fdre_C_Q)         0.141     1.648 r  Synchronisation/ValueCounter1Hz_reg[2]/Q
                         net (fo=7, routed)           0.177     1.825    Synchronisation/ValueCounter1Hz_reg__0[2]
    SLICE_X42Y47         LUT5 (Prop_lut5_I3_O)        0.048     1.873 r  Synchronisation/ValueCounter1Hz[4]_i_1/O
                         net (fo=1, routed)           0.000     1.873    Synchronisation/plusOp__1[4]
    SLICE_X42Y47         FDRE                                         r  Synchronisation/ValueCounter1Hz_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  sys_clock_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    sys_clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  sys_clock_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.864     2.023    Synchronisation/sys_clock
    SLICE_X42Y47         FDRE                                         r  Synchronisation/ValueCounter1Hz_reg[4]/C
                         clock pessimism             -0.500     1.523    
    SLICE_X42Y47         FDRE (Hold_fdre_C_D)         0.131     1.654    Synchronisation/ValueCounter1Hz_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.654    
                         arrival time                           1.873    
  -------------------------------------------------------------------
                         slack                                  0.219    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { sys_clock }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         8.000       5.845      BUFGCTRL_X0Y16  sys_clock_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X41Y48    Synchronisation/ValueCounter100Hz_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X41Y50    Synchronisation/ValueCounter100Hz_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X41Y50    Synchronisation/ValueCounter100Hz_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X41Y51    Synchronisation/ValueCounter100Hz_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X41Y51    Synchronisation/ValueCounter100Hz_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X41Y51    Synchronisation/ValueCounter100Hz_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X41Y51    Synchronisation/ValueCounter100Hz_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X41Y48    Synchronisation/ValueCounter100Hz_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X41Y48    Synchronisation/ValueCounter100Hz_reg[2]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X41Y50    Synchronisation/ValueCounter100Hz_reg[10]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X41Y50    Synchronisation/ValueCounter100Hz_reg[11]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X41Y51    Synchronisation/ValueCounter100Hz_reg[12]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X41Y51    Synchronisation/ValueCounter100Hz_reg[13]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X41Y51    Synchronisation/ValueCounter100Hz_reg[14]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X41Y51    Synchronisation/ValueCounter100Hz_reg[15]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X41Y50    Synchronisation/ValueCounter100Hz_reg[8]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X41Y50    Synchronisation/ValueCounter100Hz_reg[9]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X43Y82    Synchronisation/q_s1HzInt_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X41Y48    Synchronisation/ValueCounter100Hz_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X41Y48    Synchronisation/ValueCounter100Hz_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X41Y48    Synchronisation/ValueCounter100Hz_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X41Y50    Synchronisation/ValueCounter100Hz_reg[10]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X41Y50    Synchronisation/ValueCounter100Hz_reg[11]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X41Y51    Synchronisation/ValueCounter100Hz_reg[12]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X41Y51    Synchronisation/ValueCounter100Hz_reg[13]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X41Y51    Synchronisation/ValueCounter100Hz_reg[14]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X41Y51    Synchronisation/ValueCounter100Hz_reg[15]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X41Y48    Synchronisation/ValueCounter100Hz_reg[1]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X41Y48    Synchronisation/ValueCounter100Hz_reg[1]/C



