{
  "module_name": "pci-imx6.c",
  "hash_id": "ecc3c8f0bb8ea97488050d3003118fc73f34b10a318e76cbc0230546046cf56e",
  "original_prompt": "Ingested from linux-6.6.14/drivers/pci/controller/dwc/pci-imx6.c",
  "human_readable_source": "\n \n\n#include <linux/bitfield.h>\n#include <linux/clk.h>\n#include <linux/delay.h>\n#include <linux/gpio.h>\n#include <linux/kernel.h>\n#include <linux/mfd/syscon.h>\n#include <linux/mfd/syscon/imx6q-iomuxc-gpr.h>\n#include <linux/mfd/syscon/imx7-iomuxc-gpr.h>\n#include <linux/module.h>\n#include <linux/of.h>\n#include <linux/of_gpio.h>\n#include <linux/of_address.h>\n#include <linux/pci.h>\n#include <linux/platform_device.h>\n#include <linux/regmap.h>\n#include <linux/regulator/consumer.h>\n#include <linux/resource.h>\n#include <linux/signal.h>\n#include <linux/types.h>\n#include <linux/interrupt.h>\n#include <linux/reset.h>\n#include <linux/phy/phy.h>\n#include <linux/pm_domain.h>\n#include <linux/pm_runtime.h>\n\n#include \"pcie-designware.h\"\n\n#define IMX8MQ_GPR_PCIE_REF_USE_PAD\t\tBIT(9)\n#define IMX8MQ_GPR_PCIE_CLK_REQ_OVERRIDE_EN\tBIT(10)\n#define IMX8MQ_GPR_PCIE_CLK_REQ_OVERRIDE\tBIT(11)\n#define IMX8MQ_GPR_PCIE_VREG_BYPASS\t\tBIT(12)\n#define IMX8MQ_GPR12_PCIE2_CTRL_DEVICE_TYPE\tGENMASK(11, 8)\n#define IMX8MQ_PCIE2_BASE_ADDR\t\t\t0x33c00000\n\n#define to_imx6_pcie(x)\tdev_get_drvdata((x)->dev)\n\nenum imx6_pcie_variants {\n\tIMX6Q,\n\tIMX6SX,\n\tIMX6QP,\n\tIMX7D,\n\tIMX8MQ,\n\tIMX8MM,\n\tIMX8MP,\n\tIMX8MQ_EP,\n\tIMX8MM_EP,\n\tIMX8MP_EP,\n};\n\n#define IMX6_PCIE_FLAG_IMX6_PHY\t\t\tBIT(0)\n#define IMX6_PCIE_FLAG_IMX6_SPEED_CHANGE\tBIT(1)\n#define IMX6_PCIE_FLAG_SUPPORTS_SUSPEND\t\tBIT(2)\n\nstruct imx6_pcie_drvdata {\n\tenum imx6_pcie_variants variant;\n\tenum dw_pcie_device_mode mode;\n\tu32 flags;\n\tint dbi_length;\n\tconst char *gpr;\n};\n\nstruct imx6_pcie {\n\tstruct dw_pcie\t\t*pci;\n\tint\t\t\treset_gpio;\n\tbool\t\t\tgpio_active_high;\n\tbool\t\t\tlink_is_up;\n\tstruct clk\t\t*pcie_bus;\n\tstruct clk\t\t*pcie_phy;\n\tstruct clk\t\t*pcie_inbound_axi;\n\tstruct clk\t\t*pcie;\n\tstruct clk\t\t*pcie_aux;\n\tstruct regmap\t\t*iomuxc_gpr;\n\tu16\t\t\tmsi_ctrl;\n\tu32\t\t\tcontroller_id;\n\tstruct reset_control\t*pciephy_reset;\n\tstruct reset_control\t*apps_reset;\n\tstruct reset_control\t*turnoff_reset;\n\tu32\t\t\ttx_deemph_gen1;\n\tu32\t\t\ttx_deemph_gen2_3p5db;\n\tu32\t\t\ttx_deemph_gen2_6db;\n\tu32\t\t\ttx_swing_full;\n\tu32\t\t\ttx_swing_low;\n\tstruct regulator\t*vpcie;\n\tstruct regulator\t*vph;\n\tvoid __iomem\t\t*phy_base;\n\n\t \n\tstruct device\t\t*pd_pcie;\n\t \n\tstruct device\t\t*pd_pcie_phy;\n\tstruct phy\t\t*phy;\n\tconst struct imx6_pcie_drvdata *drvdata;\n};\n\n \n#define PHY_PLL_LOCK_WAIT_USLEEP_MAX\t200\n#define PHY_PLL_LOCK_WAIT_TIMEOUT\t(2000 * PHY_PLL_LOCK_WAIT_USLEEP_MAX)\n\n \n#define PL_OFFSET 0x700\n\n#define PCIE_PHY_CTRL (PL_OFFSET + 0x114)\n#define PCIE_PHY_CTRL_DATA(x)\t\tFIELD_PREP(GENMASK(15, 0), (x))\n#define PCIE_PHY_CTRL_CAP_ADR\t\tBIT(16)\n#define PCIE_PHY_CTRL_CAP_DAT\t\tBIT(17)\n#define PCIE_PHY_CTRL_WR\t\tBIT(18)\n#define PCIE_PHY_CTRL_RD\t\tBIT(19)\n\n#define PCIE_PHY_STAT (PL_OFFSET + 0x110)\n#define PCIE_PHY_STAT_ACK\t\tBIT(16)\n\n \n#define PCIE_PHY_ATEOVRD\t\t\t0x10\n#define  PCIE_PHY_ATEOVRD_EN\t\t\tBIT(2)\n#define  PCIE_PHY_ATEOVRD_REF_CLKDIV_SHIFT\t0\n#define  PCIE_PHY_ATEOVRD_REF_CLKDIV_MASK\t0x1\n\n#define PCIE_PHY_MPLL_OVRD_IN_LO\t\t0x11\n#define  PCIE_PHY_MPLL_MULTIPLIER_SHIFT\t\t2\n#define  PCIE_PHY_MPLL_MULTIPLIER_MASK\t\t0x7f\n#define  PCIE_PHY_MPLL_MULTIPLIER_OVRD\t\tBIT(9)\n\n#define PCIE_PHY_RX_ASIC_OUT 0x100D\n#define PCIE_PHY_RX_ASIC_OUT_VALID\t(1 << 0)\n\n \n#define PCIE_PHY_CMN_REG4\t\t0x14\n \n#define PCIE_PHY_CMN_REG4_DCC_FB_EN\t0x29\n\n#define PCIE_PHY_CMN_REG15\t        0x54\n#define PCIE_PHY_CMN_REG15_DLY_4\tBIT(2)\n#define PCIE_PHY_CMN_REG15_PLL_PD\tBIT(5)\n#define PCIE_PHY_CMN_REG15_OVRD_PLL_PD\tBIT(7)\n\n#define PCIE_PHY_CMN_REG24\t\t0x90\n#define PCIE_PHY_CMN_REG24_RX_EQ\tBIT(6)\n#define PCIE_PHY_CMN_REG24_RX_EQ_SEL\tBIT(3)\n\n#define PCIE_PHY_CMN_REG26\t\t0x98\n#define PCIE_PHY_CMN_REG26_ATT_MODE\t0xBC\n\n#define PHY_RX_OVRD_IN_LO 0x1005\n#define PHY_RX_OVRD_IN_LO_RX_DATA_EN\t\tBIT(5)\n#define PHY_RX_OVRD_IN_LO_RX_PLL_EN\t\tBIT(3)\n\nstatic unsigned int imx6_pcie_grp_offset(const struct imx6_pcie *imx6_pcie)\n{\n\tWARN_ON(imx6_pcie->drvdata->variant != IMX8MQ &&\n\t\timx6_pcie->drvdata->variant != IMX8MQ_EP &&\n\t\timx6_pcie->drvdata->variant != IMX8MM &&\n\t\timx6_pcie->drvdata->variant != IMX8MM_EP &&\n\t\timx6_pcie->drvdata->variant != IMX8MP &&\n\t\timx6_pcie->drvdata->variant != IMX8MP_EP);\n\treturn imx6_pcie->controller_id == 1 ? IOMUXC_GPR16 : IOMUXC_GPR14;\n}\n\nstatic void imx6_pcie_configure_type(struct imx6_pcie *imx6_pcie)\n{\n\tunsigned int mask, val, mode;\n\n\tif (imx6_pcie->drvdata->mode == DW_PCIE_EP_TYPE)\n\t\tmode = PCI_EXP_TYPE_ENDPOINT;\n\telse\n\t\tmode = PCI_EXP_TYPE_ROOT_PORT;\n\n\tswitch (imx6_pcie->drvdata->variant) {\n\tcase IMX8MQ:\n\tcase IMX8MQ_EP:\n\t\tif (imx6_pcie->controller_id == 1) {\n\t\t\tmask = IMX8MQ_GPR12_PCIE2_CTRL_DEVICE_TYPE;\n\t\t\tval  = FIELD_PREP(IMX8MQ_GPR12_PCIE2_CTRL_DEVICE_TYPE,\n\t\t\t\t\t  mode);\n\t\t} else {\n\t\t\tmask = IMX6Q_GPR12_DEVICE_TYPE;\n\t\t\tval  = FIELD_PREP(IMX6Q_GPR12_DEVICE_TYPE, mode);\n\t\t}\n\t\tbreak;\n\tdefault:\n\t\tmask = IMX6Q_GPR12_DEVICE_TYPE;\n\t\tval  = FIELD_PREP(IMX6Q_GPR12_DEVICE_TYPE, mode);\n\t\tbreak;\n\t}\n\n\tregmap_update_bits(imx6_pcie->iomuxc_gpr, IOMUXC_GPR12, mask, val);\n}\n\nstatic int pcie_phy_poll_ack(struct imx6_pcie *imx6_pcie, bool exp_val)\n{\n\tstruct dw_pcie *pci = imx6_pcie->pci;\n\tbool val;\n\tu32 max_iterations = 10;\n\tu32 wait_counter = 0;\n\n\tdo {\n\t\tval = dw_pcie_readl_dbi(pci, PCIE_PHY_STAT) &\n\t\t\tPCIE_PHY_STAT_ACK;\n\t\twait_counter++;\n\n\t\tif (val == exp_val)\n\t\t\treturn 0;\n\n\t\tudelay(1);\n\t} while (wait_counter < max_iterations);\n\n\treturn -ETIMEDOUT;\n}\n\nstatic int pcie_phy_wait_ack(struct imx6_pcie *imx6_pcie, int addr)\n{\n\tstruct dw_pcie *pci = imx6_pcie->pci;\n\tu32 val;\n\tint ret;\n\n\tval = PCIE_PHY_CTRL_DATA(addr);\n\tdw_pcie_writel_dbi(pci, PCIE_PHY_CTRL, val);\n\n\tval |= PCIE_PHY_CTRL_CAP_ADR;\n\tdw_pcie_writel_dbi(pci, PCIE_PHY_CTRL, val);\n\n\tret = pcie_phy_poll_ack(imx6_pcie, true);\n\tif (ret)\n\t\treturn ret;\n\n\tval = PCIE_PHY_CTRL_DATA(addr);\n\tdw_pcie_writel_dbi(pci, PCIE_PHY_CTRL, val);\n\n\treturn pcie_phy_poll_ack(imx6_pcie, false);\n}\n\n \nstatic int pcie_phy_read(struct imx6_pcie *imx6_pcie, int addr, u16 *data)\n{\n\tstruct dw_pcie *pci = imx6_pcie->pci;\n\tu32 phy_ctl;\n\tint ret;\n\n\tret = pcie_phy_wait_ack(imx6_pcie, addr);\n\tif (ret)\n\t\treturn ret;\n\n\t \n\tphy_ctl = PCIE_PHY_CTRL_RD;\n\tdw_pcie_writel_dbi(pci, PCIE_PHY_CTRL, phy_ctl);\n\n\tret = pcie_phy_poll_ack(imx6_pcie, true);\n\tif (ret)\n\t\treturn ret;\n\n\t*data = dw_pcie_readl_dbi(pci, PCIE_PHY_STAT);\n\n\t \n\tdw_pcie_writel_dbi(pci, PCIE_PHY_CTRL, 0x00);\n\n\treturn pcie_phy_poll_ack(imx6_pcie, false);\n}\n\nstatic int pcie_phy_write(struct imx6_pcie *imx6_pcie, int addr, u16 data)\n{\n\tstruct dw_pcie *pci = imx6_pcie->pci;\n\tu32 var;\n\tint ret;\n\n\t \n\t \n\tret = pcie_phy_wait_ack(imx6_pcie, addr);\n\tif (ret)\n\t\treturn ret;\n\n\tvar = PCIE_PHY_CTRL_DATA(data);\n\tdw_pcie_writel_dbi(pci, PCIE_PHY_CTRL, var);\n\n\t \n\tvar |= PCIE_PHY_CTRL_CAP_DAT;\n\tdw_pcie_writel_dbi(pci, PCIE_PHY_CTRL, var);\n\n\tret = pcie_phy_poll_ack(imx6_pcie, true);\n\tif (ret)\n\t\treturn ret;\n\n\t \n\tvar = PCIE_PHY_CTRL_DATA(data);\n\tdw_pcie_writel_dbi(pci, PCIE_PHY_CTRL, var);\n\n\t \n\tret = pcie_phy_poll_ack(imx6_pcie, false);\n\tif (ret)\n\t\treturn ret;\n\n\t \n\tvar = PCIE_PHY_CTRL_WR;\n\tdw_pcie_writel_dbi(pci, PCIE_PHY_CTRL, var);\n\n\t \n\tret = pcie_phy_poll_ack(imx6_pcie, true);\n\tif (ret)\n\t\treturn ret;\n\n\t \n\tvar = PCIE_PHY_CTRL_DATA(data);\n\tdw_pcie_writel_dbi(pci, PCIE_PHY_CTRL, var);\n\n\t \n\tret = pcie_phy_poll_ack(imx6_pcie, false);\n\tif (ret)\n\t\treturn ret;\n\n\tdw_pcie_writel_dbi(pci, PCIE_PHY_CTRL, 0x0);\n\n\treturn 0;\n}\n\nstatic void imx6_pcie_init_phy(struct imx6_pcie *imx6_pcie)\n{\n\tswitch (imx6_pcie->drvdata->variant) {\n\tcase IMX8MM:\n\tcase IMX8MM_EP:\n\tcase IMX8MP:\n\tcase IMX8MP_EP:\n\t\t \n\t\tbreak;\n\tcase IMX8MQ:\n\tcase IMX8MQ_EP:\n\t\t \n\t\tregmap_update_bits(imx6_pcie->iomuxc_gpr,\n\t\t\t\t   imx6_pcie_grp_offset(imx6_pcie),\n\t\t\t\t   IMX8MQ_GPR_PCIE_REF_USE_PAD,\n\t\t\t\t   IMX8MQ_GPR_PCIE_REF_USE_PAD);\n\t\t \n\t\tif (imx6_pcie->vph &&\n\t\t    regulator_get_voltage(imx6_pcie->vph) > 3000000)\n\t\t\tregmap_update_bits(imx6_pcie->iomuxc_gpr,\n\t\t\t\t\t   imx6_pcie_grp_offset(imx6_pcie),\n\t\t\t\t\t   IMX8MQ_GPR_PCIE_VREG_BYPASS,\n\t\t\t\t\t   0);\n\t\tbreak;\n\tcase IMX7D:\n\t\tregmap_update_bits(imx6_pcie->iomuxc_gpr, IOMUXC_GPR12,\n\t\t\t\t   IMX7D_GPR12_PCIE_PHY_REFCLK_SEL, 0);\n\t\tbreak;\n\tcase IMX6SX:\n\t\tregmap_update_bits(imx6_pcie->iomuxc_gpr, IOMUXC_GPR12,\n\t\t\t\t   IMX6SX_GPR12_PCIE_RX_EQ_MASK,\n\t\t\t\t   IMX6SX_GPR12_PCIE_RX_EQ_2);\n\t\tfallthrough;\n\tdefault:\n\t\tregmap_update_bits(imx6_pcie->iomuxc_gpr, IOMUXC_GPR12,\n\t\t\t\t   IMX6Q_GPR12_PCIE_CTL_2, 0 << 10);\n\n\t\t \n\t\tregmap_update_bits(imx6_pcie->iomuxc_gpr, IOMUXC_GPR12,\n\t\t\t\t   IMX6Q_GPR12_LOS_LEVEL, 9 << 4);\n\n\t\tregmap_update_bits(imx6_pcie->iomuxc_gpr, IOMUXC_GPR8,\n\t\t\t\t   IMX6Q_GPR8_TX_DEEMPH_GEN1,\n\t\t\t\t   imx6_pcie->tx_deemph_gen1 << 0);\n\t\tregmap_update_bits(imx6_pcie->iomuxc_gpr, IOMUXC_GPR8,\n\t\t\t\t   IMX6Q_GPR8_TX_DEEMPH_GEN2_3P5DB,\n\t\t\t\t   imx6_pcie->tx_deemph_gen2_3p5db << 6);\n\t\tregmap_update_bits(imx6_pcie->iomuxc_gpr, IOMUXC_GPR8,\n\t\t\t\t   IMX6Q_GPR8_TX_DEEMPH_GEN2_6DB,\n\t\t\t\t   imx6_pcie->tx_deemph_gen2_6db << 12);\n\t\tregmap_update_bits(imx6_pcie->iomuxc_gpr, IOMUXC_GPR8,\n\t\t\t\t   IMX6Q_GPR8_TX_SWING_FULL,\n\t\t\t\t   imx6_pcie->tx_swing_full << 18);\n\t\tregmap_update_bits(imx6_pcie->iomuxc_gpr, IOMUXC_GPR8,\n\t\t\t\t   IMX6Q_GPR8_TX_SWING_LOW,\n\t\t\t\t   imx6_pcie->tx_swing_low << 25);\n\t\tbreak;\n\t}\n\n\timx6_pcie_configure_type(imx6_pcie);\n}\n\nstatic void imx7d_pcie_wait_for_phy_pll_lock(struct imx6_pcie *imx6_pcie)\n{\n\tu32 val;\n\tstruct device *dev = imx6_pcie->pci->dev;\n\n\tif (regmap_read_poll_timeout(imx6_pcie->iomuxc_gpr,\n\t\t\t\t     IOMUXC_GPR22, val,\n\t\t\t\t     val & IMX7D_GPR22_PCIE_PHY_PLL_LOCKED,\n\t\t\t\t     PHY_PLL_LOCK_WAIT_USLEEP_MAX,\n\t\t\t\t     PHY_PLL_LOCK_WAIT_TIMEOUT))\n\t\tdev_err(dev, \"PCIe PLL lock timeout\\n\");\n}\n\nstatic int imx6_setup_phy_mpll(struct imx6_pcie *imx6_pcie)\n{\n\tunsigned long phy_rate = clk_get_rate(imx6_pcie->pcie_phy);\n\tint mult, div;\n\tu16 val;\n\n\tif (!(imx6_pcie->drvdata->flags & IMX6_PCIE_FLAG_IMX6_PHY))\n\t\treturn 0;\n\n\tswitch (phy_rate) {\n\tcase 125000000:\n\t\t \n\t\treturn 0;\n\tcase 100000000:\n\t\tmult = 25;\n\t\tdiv = 0;\n\t\tbreak;\n\tcase 200000000:\n\t\tmult = 25;\n\t\tdiv = 1;\n\t\tbreak;\n\tdefault:\n\t\tdev_err(imx6_pcie->pci->dev,\n\t\t\t\"Unsupported PHY reference clock rate %lu\\n\", phy_rate);\n\t\treturn -EINVAL;\n\t}\n\n\tpcie_phy_read(imx6_pcie, PCIE_PHY_MPLL_OVRD_IN_LO, &val);\n\tval &= ~(PCIE_PHY_MPLL_MULTIPLIER_MASK <<\n\t\t PCIE_PHY_MPLL_MULTIPLIER_SHIFT);\n\tval |= mult << PCIE_PHY_MPLL_MULTIPLIER_SHIFT;\n\tval |= PCIE_PHY_MPLL_MULTIPLIER_OVRD;\n\tpcie_phy_write(imx6_pcie, PCIE_PHY_MPLL_OVRD_IN_LO, val);\n\n\tpcie_phy_read(imx6_pcie, PCIE_PHY_ATEOVRD, &val);\n\tval &= ~(PCIE_PHY_ATEOVRD_REF_CLKDIV_MASK <<\n\t\t PCIE_PHY_ATEOVRD_REF_CLKDIV_SHIFT);\n\tval |= div << PCIE_PHY_ATEOVRD_REF_CLKDIV_SHIFT;\n\tval |= PCIE_PHY_ATEOVRD_EN;\n\tpcie_phy_write(imx6_pcie, PCIE_PHY_ATEOVRD, val);\n\n\treturn 0;\n}\n\nstatic void imx6_pcie_reset_phy(struct imx6_pcie *imx6_pcie)\n{\n\tu16 tmp;\n\n\tif (!(imx6_pcie->drvdata->flags & IMX6_PCIE_FLAG_IMX6_PHY))\n\t\treturn;\n\n\tpcie_phy_read(imx6_pcie, PHY_RX_OVRD_IN_LO, &tmp);\n\ttmp |= (PHY_RX_OVRD_IN_LO_RX_DATA_EN |\n\t\tPHY_RX_OVRD_IN_LO_RX_PLL_EN);\n\tpcie_phy_write(imx6_pcie, PHY_RX_OVRD_IN_LO, tmp);\n\n\tusleep_range(2000, 3000);\n\n\tpcie_phy_read(imx6_pcie, PHY_RX_OVRD_IN_LO, &tmp);\n\ttmp &= ~(PHY_RX_OVRD_IN_LO_RX_DATA_EN |\n\t\t  PHY_RX_OVRD_IN_LO_RX_PLL_EN);\n\tpcie_phy_write(imx6_pcie, PHY_RX_OVRD_IN_LO, tmp);\n}\n\n#ifdef CONFIG_ARM\n \nstatic int imx6q_pcie_abort_handler(unsigned long addr,\n\t\tunsigned int fsr, struct pt_regs *regs)\n{\n\tunsigned long pc = instruction_pointer(regs);\n\tunsigned long instr = *(unsigned long *)pc;\n\tint reg = (instr >> 12) & 15;\n\n\t \n\tif ((instr & 0x0c100000) == 0x04100000) {\n\t\tunsigned long val;\n\n\t\tif (instr & 0x00400000)\n\t\t\tval = 255;\n\t\telse\n\t\t\tval = -1;\n\n\t\tregs->uregs[reg] = val;\n\t\tregs->ARM_pc += 4;\n\t\treturn 0;\n\t}\n\n\tif ((instr & 0x0e100090) == 0x00100090) {\n\t\tregs->uregs[reg] = -1;\n\t\tregs->ARM_pc += 4;\n\t\treturn 0;\n\t}\n\n\treturn 1;\n}\n#endif\n\nstatic int imx6_pcie_attach_pd(struct device *dev)\n{\n\tstruct imx6_pcie *imx6_pcie = dev_get_drvdata(dev);\n\tstruct device_link *link;\n\n\t \n\tif (dev->pm_domain)\n\t\treturn 0;\n\n\timx6_pcie->pd_pcie = dev_pm_domain_attach_by_name(dev, \"pcie\");\n\tif (IS_ERR(imx6_pcie->pd_pcie))\n\t\treturn PTR_ERR(imx6_pcie->pd_pcie);\n\t \n\tif (!imx6_pcie->pd_pcie)\n\t\treturn 0;\n\tlink = device_link_add(dev, imx6_pcie->pd_pcie,\n\t\t\tDL_FLAG_STATELESS |\n\t\t\tDL_FLAG_PM_RUNTIME |\n\t\t\tDL_FLAG_RPM_ACTIVE);\n\tif (!link) {\n\t\tdev_err(dev, \"Failed to add device_link to pcie pd.\\n\");\n\t\treturn -EINVAL;\n\t}\n\n\timx6_pcie->pd_pcie_phy = dev_pm_domain_attach_by_name(dev, \"pcie_phy\");\n\tif (IS_ERR(imx6_pcie->pd_pcie_phy))\n\t\treturn PTR_ERR(imx6_pcie->pd_pcie_phy);\n\n\tlink = device_link_add(dev, imx6_pcie->pd_pcie_phy,\n\t\t\tDL_FLAG_STATELESS |\n\t\t\tDL_FLAG_PM_RUNTIME |\n\t\t\tDL_FLAG_RPM_ACTIVE);\n\tif (!link) {\n\t\tdev_err(dev, \"Failed to add device_link to pcie_phy pd.\\n\");\n\t\treturn -EINVAL;\n\t}\n\n\treturn 0;\n}\n\nstatic int imx6_pcie_enable_ref_clk(struct imx6_pcie *imx6_pcie)\n{\n\tstruct dw_pcie *pci = imx6_pcie->pci;\n\tstruct device *dev = pci->dev;\n\tunsigned int offset;\n\tint ret = 0;\n\n\tswitch (imx6_pcie->drvdata->variant) {\n\tcase IMX6SX:\n\t\tret = clk_prepare_enable(imx6_pcie->pcie_inbound_axi);\n\t\tif (ret) {\n\t\t\tdev_err(dev, \"unable to enable pcie_axi clock\\n\");\n\t\t\tbreak;\n\t\t}\n\n\t\tregmap_update_bits(imx6_pcie->iomuxc_gpr, IOMUXC_GPR12,\n\t\t\t\t   IMX6SX_GPR12_PCIE_TEST_POWERDOWN, 0);\n\t\tbreak;\n\tcase IMX6QP:\n\tcase IMX6Q:\n\t\t \n\t\tregmap_update_bits(imx6_pcie->iomuxc_gpr, IOMUXC_GPR1,\n\t\t\t\t   IMX6Q_GPR1_PCIE_TEST_PD, 0 << 18);\n\t\t \n\t\tusleep_range(10, 100);\n\t\tregmap_update_bits(imx6_pcie->iomuxc_gpr, IOMUXC_GPR1,\n\t\t\t\t   IMX6Q_GPR1_PCIE_REF_CLK_EN, 1 << 16);\n\t\tbreak;\n\tcase IMX7D:\n\t\tbreak;\n\tcase IMX8MM:\n\tcase IMX8MM_EP:\n\tcase IMX8MQ:\n\tcase IMX8MQ_EP:\n\tcase IMX8MP:\n\tcase IMX8MP_EP:\n\t\tret = clk_prepare_enable(imx6_pcie->pcie_aux);\n\t\tif (ret) {\n\t\t\tdev_err(dev, \"unable to enable pcie_aux clock\\n\");\n\t\t\tbreak;\n\t\t}\n\n\t\toffset = imx6_pcie_grp_offset(imx6_pcie);\n\t\t \n\t\tregmap_update_bits(imx6_pcie->iomuxc_gpr, offset,\n\t\t\t\t   IMX8MQ_GPR_PCIE_CLK_REQ_OVERRIDE,\n\t\t\t\t   0);\n\t\tregmap_update_bits(imx6_pcie->iomuxc_gpr, offset,\n\t\t\t\t   IMX8MQ_GPR_PCIE_CLK_REQ_OVERRIDE_EN,\n\t\t\t\t   IMX8MQ_GPR_PCIE_CLK_REQ_OVERRIDE_EN);\n\t\tbreak;\n\t}\n\n\treturn ret;\n}\n\nstatic void imx6_pcie_disable_ref_clk(struct imx6_pcie *imx6_pcie)\n{\n\tswitch (imx6_pcie->drvdata->variant) {\n\tcase IMX6SX:\n\t\tclk_disable_unprepare(imx6_pcie->pcie_inbound_axi);\n\t\tbreak;\n\tcase IMX6QP:\n\tcase IMX6Q:\n\t\tregmap_update_bits(imx6_pcie->iomuxc_gpr, IOMUXC_GPR1,\n\t\t\t\tIMX6Q_GPR1_PCIE_REF_CLK_EN, 0);\n\t\tregmap_update_bits(imx6_pcie->iomuxc_gpr, IOMUXC_GPR1,\n\t\t\t\tIMX6Q_GPR1_PCIE_TEST_PD,\n\t\t\t\tIMX6Q_GPR1_PCIE_TEST_PD);\n\t\tbreak;\n\tcase IMX7D:\n\t\tregmap_update_bits(imx6_pcie->iomuxc_gpr, IOMUXC_GPR12,\n\t\t\t\t   IMX7D_GPR12_PCIE_PHY_REFCLK_SEL,\n\t\t\t\t   IMX7D_GPR12_PCIE_PHY_REFCLK_SEL);\n\t\tbreak;\n\tcase IMX8MM:\n\tcase IMX8MM_EP:\n\tcase IMX8MQ:\n\tcase IMX8MQ_EP:\n\tcase IMX8MP:\n\tcase IMX8MP_EP:\n\t\tclk_disable_unprepare(imx6_pcie->pcie_aux);\n\t\tbreak;\n\tdefault:\n\t\tbreak;\n\t}\n}\n\nstatic int imx6_pcie_clk_enable(struct imx6_pcie *imx6_pcie)\n{\n\tstruct dw_pcie *pci = imx6_pcie->pci;\n\tstruct device *dev = pci->dev;\n\tint ret;\n\n\tret = clk_prepare_enable(imx6_pcie->pcie_phy);\n\tif (ret) {\n\t\tdev_err(dev, \"unable to enable pcie_phy clock\\n\");\n\t\treturn ret;\n\t}\n\n\tret = clk_prepare_enable(imx6_pcie->pcie_bus);\n\tif (ret) {\n\t\tdev_err(dev, \"unable to enable pcie_bus clock\\n\");\n\t\tgoto err_pcie_bus;\n\t}\n\n\tret = clk_prepare_enable(imx6_pcie->pcie);\n\tif (ret) {\n\t\tdev_err(dev, \"unable to enable pcie clock\\n\");\n\t\tgoto err_pcie;\n\t}\n\n\tret = imx6_pcie_enable_ref_clk(imx6_pcie);\n\tif (ret) {\n\t\tdev_err(dev, \"unable to enable pcie ref clock\\n\");\n\t\tgoto err_ref_clk;\n\t}\n\n\t \n\tusleep_range(200, 500);\n\treturn 0;\n\nerr_ref_clk:\n\tclk_disable_unprepare(imx6_pcie->pcie);\nerr_pcie:\n\tclk_disable_unprepare(imx6_pcie->pcie_bus);\nerr_pcie_bus:\n\tclk_disable_unprepare(imx6_pcie->pcie_phy);\n\n\treturn ret;\n}\n\nstatic void imx6_pcie_clk_disable(struct imx6_pcie *imx6_pcie)\n{\n\timx6_pcie_disable_ref_clk(imx6_pcie);\n\tclk_disable_unprepare(imx6_pcie->pcie);\n\tclk_disable_unprepare(imx6_pcie->pcie_bus);\n\tclk_disable_unprepare(imx6_pcie->pcie_phy);\n}\n\nstatic void imx6_pcie_assert_core_reset(struct imx6_pcie *imx6_pcie)\n{\n\tswitch (imx6_pcie->drvdata->variant) {\n\tcase IMX7D:\n\tcase IMX8MQ:\n\tcase IMX8MQ_EP:\n\t\treset_control_assert(imx6_pcie->pciephy_reset);\n\t\tfallthrough;\n\tcase IMX8MM:\n\tcase IMX8MM_EP:\n\tcase IMX8MP:\n\tcase IMX8MP_EP:\n\t\treset_control_assert(imx6_pcie->apps_reset);\n\t\tbreak;\n\tcase IMX6SX:\n\t\tregmap_update_bits(imx6_pcie->iomuxc_gpr, IOMUXC_GPR12,\n\t\t\t\t   IMX6SX_GPR12_PCIE_TEST_POWERDOWN,\n\t\t\t\t   IMX6SX_GPR12_PCIE_TEST_POWERDOWN);\n\t\t \n\t\tregmap_update_bits(imx6_pcie->iomuxc_gpr, IOMUXC_GPR5,\n\t\t\t\t   IMX6SX_GPR5_PCIE_BTNRST_RESET,\n\t\t\t\t   IMX6SX_GPR5_PCIE_BTNRST_RESET);\n\t\tbreak;\n\tcase IMX6QP:\n\t\tregmap_update_bits(imx6_pcie->iomuxc_gpr, IOMUXC_GPR1,\n\t\t\t\t   IMX6Q_GPR1_PCIE_SW_RST,\n\t\t\t\t   IMX6Q_GPR1_PCIE_SW_RST);\n\t\tbreak;\n\tcase IMX6Q:\n\t\tregmap_update_bits(imx6_pcie->iomuxc_gpr, IOMUXC_GPR1,\n\t\t\t\t   IMX6Q_GPR1_PCIE_TEST_PD, 1 << 18);\n\t\tregmap_update_bits(imx6_pcie->iomuxc_gpr, IOMUXC_GPR1,\n\t\t\t\t   IMX6Q_GPR1_PCIE_REF_CLK_EN, 0 << 16);\n\t\tbreak;\n\t}\n\n\t \n\tif (gpio_is_valid(imx6_pcie->reset_gpio))\n\t\tgpio_set_value_cansleep(imx6_pcie->reset_gpio,\n\t\t\t\t\timx6_pcie->gpio_active_high);\n}\n\nstatic int imx6_pcie_deassert_core_reset(struct imx6_pcie *imx6_pcie)\n{\n\tstruct dw_pcie *pci = imx6_pcie->pci;\n\tstruct device *dev = pci->dev;\n\n\tswitch (imx6_pcie->drvdata->variant) {\n\tcase IMX8MQ:\n\tcase IMX8MQ_EP:\n\t\treset_control_deassert(imx6_pcie->pciephy_reset);\n\t\tbreak;\n\tcase IMX7D:\n\t\treset_control_deassert(imx6_pcie->pciephy_reset);\n\n\t\t \n\t\tif (likely(imx6_pcie->phy_base)) {\n\t\t\t \n\t\t\twritel(PCIE_PHY_CMN_REG4_DCC_FB_EN,\n\t\t\t       imx6_pcie->phy_base + PCIE_PHY_CMN_REG4);\n\t\t\t \n\t\t\twritel(PCIE_PHY_CMN_REG24_RX_EQ_SEL\n\t\t\t\t| PCIE_PHY_CMN_REG24_RX_EQ,\n\t\t\t       imx6_pcie->phy_base + PCIE_PHY_CMN_REG24);\n\t\t\t \n\t\t\twritel(PCIE_PHY_CMN_REG26_ATT_MODE,\n\t\t\t       imx6_pcie->phy_base + PCIE_PHY_CMN_REG26);\n\t\t} else {\n\t\t\tdev_warn(dev, \"Unable to apply ERR010728 workaround. DT missing fsl,imx7d-pcie-phy phandle ?\\n\");\n\t\t}\n\n\t\timx7d_pcie_wait_for_phy_pll_lock(imx6_pcie);\n\t\tbreak;\n\tcase IMX6SX:\n\t\tregmap_update_bits(imx6_pcie->iomuxc_gpr, IOMUXC_GPR5,\n\t\t\t\t   IMX6SX_GPR5_PCIE_BTNRST_RESET, 0);\n\t\tbreak;\n\tcase IMX6QP:\n\t\tregmap_update_bits(imx6_pcie->iomuxc_gpr, IOMUXC_GPR1,\n\t\t\t\t   IMX6Q_GPR1_PCIE_SW_RST, 0);\n\n\t\tusleep_range(200, 500);\n\t\tbreak;\n\tcase IMX6Q:\t\t \n\tcase IMX8MM:\n\tcase IMX8MM_EP:\n\tcase IMX8MP:\n\tcase IMX8MP_EP:\n\t\tbreak;\n\t}\n\n\t \n\tif (gpio_is_valid(imx6_pcie->reset_gpio)) {\n\t\tmsleep(100);\n\t\tgpio_set_value_cansleep(imx6_pcie->reset_gpio,\n\t\t\t\t\t!imx6_pcie->gpio_active_high);\n\t\t \n\t\tmsleep(100);\n\t}\n\n\treturn 0;\n}\n\nstatic int imx6_pcie_wait_for_speed_change(struct imx6_pcie *imx6_pcie)\n{\n\tstruct dw_pcie *pci = imx6_pcie->pci;\n\tstruct device *dev = pci->dev;\n\tu32 tmp;\n\tunsigned int retries;\n\n\tfor (retries = 0; retries < 200; retries++) {\n\t\ttmp = dw_pcie_readl_dbi(pci, PCIE_LINK_WIDTH_SPEED_CONTROL);\n\t\t \n\t\tif (!(tmp & PORT_LOGIC_SPEED_CHANGE))\n\t\t\treturn 0;\n\t\tusleep_range(100, 1000);\n\t}\n\n\tdev_err(dev, \"Speed change timeout\\n\");\n\treturn -ETIMEDOUT;\n}\n\nstatic void imx6_pcie_ltssm_enable(struct device *dev)\n{\n\tstruct imx6_pcie *imx6_pcie = dev_get_drvdata(dev);\n\n\tswitch (imx6_pcie->drvdata->variant) {\n\tcase IMX6Q:\n\tcase IMX6SX:\n\tcase IMX6QP:\n\t\tregmap_update_bits(imx6_pcie->iomuxc_gpr, IOMUXC_GPR12,\n\t\t\t\t   IMX6Q_GPR12_PCIE_CTL_2,\n\t\t\t\t   IMX6Q_GPR12_PCIE_CTL_2);\n\t\tbreak;\n\tcase IMX7D:\n\tcase IMX8MQ:\n\tcase IMX8MQ_EP:\n\tcase IMX8MM:\n\tcase IMX8MM_EP:\n\tcase IMX8MP:\n\tcase IMX8MP_EP:\n\t\treset_control_deassert(imx6_pcie->apps_reset);\n\t\tbreak;\n\t}\n}\n\nstatic void imx6_pcie_ltssm_disable(struct device *dev)\n{\n\tstruct imx6_pcie *imx6_pcie = dev_get_drvdata(dev);\n\n\tswitch (imx6_pcie->drvdata->variant) {\n\tcase IMX6Q:\n\tcase IMX6SX:\n\tcase IMX6QP:\n\t\tregmap_update_bits(imx6_pcie->iomuxc_gpr, IOMUXC_GPR12,\n\t\t\t\t   IMX6Q_GPR12_PCIE_CTL_2, 0);\n\t\tbreak;\n\tcase IMX7D:\n\tcase IMX8MQ:\n\tcase IMX8MQ_EP:\n\tcase IMX8MM:\n\tcase IMX8MM_EP:\n\tcase IMX8MP:\n\tcase IMX8MP_EP:\n\t\treset_control_assert(imx6_pcie->apps_reset);\n\t\tbreak;\n\t}\n}\n\nstatic int imx6_pcie_start_link(struct dw_pcie *pci)\n{\n\tstruct imx6_pcie *imx6_pcie = to_imx6_pcie(pci);\n\tstruct device *dev = pci->dev;\n\tu8 offset = dw_pcie_find_capability(pci, PCI_CAP_ID_EXP);\n\tu32 tmp;\n\tint ret;\n\n\t \n\tdw_pcie_dbi_ro_wr_en(pci);\n\ttmp = dw_pcie_readl_dbi(pci, offset + PCI_EXP_LNKCAP);\n\ttmp &= ~PCI_EXP_LNKCAP_SLS;\n\ttmp |= PCI_EXP_LNKCAP_SLS_2_5GB;\n\tdw_pcie_writel_dbi(pci, offset + PCI_EXP_LNKCAP, tmp);\n\tdw_pcie_dbi_ro_wr_dis(pci);\n\n\t \n\timx6_pcie_ltssm_enable(dev);\n\n\tret = dw_pcie_wait_for_link(pci);\n\tif (ret)\n\t\tgoto err_reset_phy;\n\n\tif (pci->link_gen > 1) {\n\t\t \n\t\tdw_pcie_dbi_ro_wr_en(pci);\n\t\ttmp = dw_pcie_readl_dbi(pci, offset + PCI_EXP_LNKCAP);\n\t\ttmp &= ~PCI_EXP_LNKCAP_SLS;\n\t\ttmp |= pci->link_gen;\n\t\tdw_pcie_writel_dbi(pci, offset + PCI_EXP_LNKCAP, tmp);\n\n\t\t \n\t\ttmp = dw_pcie_readl_dbi(pci, PCIE_LINK_WIDTH_SPEED_CONTROL);\n\t\ttmp |= PORT_LOGIC_SPEED_CHANGE;\n\t\tdw_pcie_writel_dbi(pci, PCIE_LINK_WIDTH_SPEED_CONTROL, tmp);\n\t\tdw_pcie_dbi_ro_wr_dis(pci);\n\n\t\tif (imx6_pcie->drvdata->flags &\n\t\t    IMX6_PCIE_FLAG_IMX6_SPEED_CHANGE) {\n\t\t\t \n\n\t\t\tret = imx6_pcie_wait_for_speed_change(imx6_pcie);\n\t\t\tif (ret) {\n\t\t\t\tdev_err(dev, \"Failed to bring link up!\\n\");\n\t\t\t\tgoto err_reset_phy;\n\t\t\t}\n\t\t}\n\n\t\t \n\t\tret = dw_pcie_wait_for_link(pci);\n\t\tif (ret)\n\t\t\tgoto err_reset_phy;\n\t} else {\n\t\tdev_info(dev, \"Link: Only Gen1 is enabled\\n\");\n\t}\n\n\timx6_pcie->link_is_up = true;\n\ttmp = dw_pcie_readw_dbi(pci, offset + PCI_EXP_LNKSTA);\n\tdev_info(dev, \"Link up, Gen%i\\n\", tmp & PCI_EXP_LNKSTA_CLS);\n\treturn 0;\n\nerr_reset_phy:\n\timx6_pcie->link_is_up = false;\n\tdev_dbg(dev, \"PHY DEBUG_R0=0x%08x DEBUG_R1=0x%08x\\n\",\n\t\tdw_pcie_readl_dbi(pci, PCIE_PORT_DEBUG0),\n\t\tdw_pcie_readl_dbi(pci, PCIE_PORT_DEBUG1));\n\timx6_pcie_reset_phy(imx6_pcie);\n\treturn 0;\n}\n\nstatic void imx6_pcie_stop_link(struct dw_pcie *pci)\n{\n\tstruct device *dev = pci->dev;\n\n\t \n\timx6_pcie_ltssm_disable(dev);\n}\n\nstatic int imx6_pcie_host_init(struct dw_pcie_rp *pp)\n{\n\tstruct dw_pcie *pci = to_dw_pcie_from_pp(pp);\n\tstruct device *dev = pci->dev;\n\tstruct imx6_pcie *imx6_pcie = to_imx6_pcie(pci);\n\tint ret;\n\n\tif (imx6_pcie->vpcie) {\n\t\tret = regulator_enable(imx6_pcie->vpcie);\n\t\tif (ret) {\n\t\t\tdev_err(dev, \"failed to enable vpcie regulator: %d\\n\",\n\t\t\t\tret);\n\t\t\treturn ret;\n\t\t}\n\t}\n\n\timx6_pcie_assert_core_reset(imx6_pcie);\n\timx6_pcie_init_phy(imx6_pcie);\n\n\tret = imx6_pcie_clk_enable(imx6_pcie);\n\tif (ret) {\n\t\tdev_err(dev, \"unable to enable pcie clocks: %d\\n\", ret);\n\t\tgoto err_reg_disable;\n\t}\n\n\tif (imx6_pcie->phy) {\n\t\tret = phy_init(imx6_pcie->phy);\n\t\tif (ret) {\n\t\t\tdev_err(dev, \"pcie PHY power up failed\\n\");\n\t\t\tgoto err_clk_disable;\n\t\t}\n\t}\n\n\tif (imx6_pcie->phy) {\n\t\tret = phy_power_on(imx6_pcie->phy);\n\t\tif (ret) {\n\t\t\tdev_err(dev, \"waiting for PHY ready timeout!\\n\");\n\t\t\tgoto err_phy_off;\n\t\t}\n\t}\n\n\tret = imx6_pcie_deassert_core_reset(imx6_pcie);\n\tif (ret < 0) {\n\t\tdev_err(dev, \"pcie deassert core reset failed: %d\\n\", ret);\n\t\tgoto err_phy_off;\n\t}\n\n\timx6_setup_phy_mpll(imx6_pcie);\n\n\treturn 0;\n\nerr_phy_off:\n\tif (imx6_pcie->phy)\n\t\tphy_exit(imx6_pcie->phy);\nerr_clk_disable:\n\timx6_pcie_clk_disable(imx6_pcie);\nerr_reg_disable:\n\tif (imx6_pcie->vpcie)\n\t\tregulator_disable(imx6_pcie->vpcie);\n\treturn ret;\n}\n\nstatic void imx6_pcie_host_exit(struct dw_pcie_rp *pp)\n{\n\tstruct dw_pcie *pci = to_dw_pcie_from_pp(pp);\n\tstruct imx6_pcie *imx6_pcie = to_imx6_pcie(pci);\n\n\tif (imx6_pcie->phy) {\n\t\tif (phy_power_off(imx6_pcie->phy))\n\t\t\tdev_err(pci->dev, \"unable to power off PHY\\n\");\n\t\tphy_exit(imx6_pcie->phy);\n\t}\n\timx6_pcie_clk_disable(imx6_pcie);\n\n\tif (imx6_pcie->vpcie)\n\t\tregulator_disable(imx6_pcie->vpcie);\n}\n\nstatic const struct dw_pcie_host_ops imx6_pcie_host_ops = {\n\t.host_init = imx6_pcie_host_init,\n\t.host_deinit = imx6_pcie_host_exit,\n};\n\nstatic const struct dw_pcie_ops dw_pcie_ops = {\n\t.start_link = imx6_pcie_start_link,\n\t.stop_link = imx6_pcie_stop_link,\n};\n\nstatic void imx6_pcie_ep_init(struct dw_pcie_ep *ep)\n{\n\tenum pci_barno bar;\n\tstruct dw_pcie *pci = to_dw_pcie_from_ep(ep);\n\n\tfor (bar = BAR_0; bar <= BAR_5; bar++)\n\t\tdw_pcie_ep_reset_bar(pci, bar);\n}\n\nstatic int imx6_pcie_ep_raise_irq(struct dw_pcie_ep *ep, u8 func_no,\n\t\t\t\t  enum pci_epc_irq_type type,\n\t\t\t\t  u16 interrupt_num)\n{\n\tstruct dw_pcie *pci = to_dw_pcie_from_ep(ep);\n\n\tswitch (type) {\n\tcase PCI_EPC_IRQ_LEGACY:\n\t\treturn dw_pcie_ep_raise_legacy_irq(ep, func_no);\n\tcase PCI_EPC_IRQ_MSI:\n\t\treturn dw_pcie_ep_raise_msi_irq(ep, func_no, interrupt_num);\n\tcase PCI_EPC_IRQ_MSIX:\n\t\treturn dw_pcie_ep_raise_msix_irq(ep, func_no, interrupt_num);\n\tdefault:\n\t\tdev_err(pci->dev, \"UNKNOWN IRQ type\\n\");\n\t\treturn -EINVAL;\n\t}\n\n\treturn 0;\n}\n\nstatic const struct pci_epc_features imx8m_pcie_epc_features = {\n\t.linkup_notifier = false,\n\t.msi_capable = true,\n\t.msix_capable = false,\n\t.reserved_bar = 1 << BAR_1 | 1 << BAR_3,\n\t.align = SZ_64K,\n};\n\nstatic const struct pci_epc_features*\nimx6_pcie_ep_get_features(struct dw_pcie_ep *ep)\n{\n\treturn &imx8m_pcie_epc_features;\n}\n\nstatic const struct dw_pcie_ep_ops pcie_ep_ops = {\n\t.ep_init = imx6_pcie_ep_init,\n\t.raise_irq = imx6_pcie_ep_raise_irq,\n\t.get_features = imx6_pcie_ep_get_features,\n};\n\nstatic int imx6_add_pcie_ep(struct imx6_pcie *imx6_pcie,\n\t\t\t   struct platform_device *pdev)\n{\n\tint ret;\n\tunsigned int pcie_dbi2_offset;\n\tstruct dw_pcie_ep *ep;\n\tstruct resource *res;\n\tstruct dw_pcie *pci = imx6_pcie->pci;\n\tstruct dw_pcie_rp *pp = &pci->pp;\n\tstruct device *dev = pci->dev;\n\n\timx6_pcie_host_init(pp);\n\tep = &pci->ep;\n\tep->ops = &pcie_ep_ops;\n\n\tswitch (imx6_pcie->drvdata->variant) {\n\tcase IMX8MQ_EP:\n\tcase IMX8MM_EP:\n\tcase IMX8MP_EP:\n\t\tpcie_dbi2_offset = SZ_1M;\n\t\tbreak;\n\tdefault:\n\t\tpcie_dbi2_offset = SZ_4K;\n\t\tbreak;\n\t}\n\tpci->dbi_base2 = pci->dbi_base + pcie_dbi2_offset;\n\tres = platform_get_resource_byname(pdev, IORESOURCE_MEM, \"addr_space\");\n\tif (!res)\n\t\treturn -EINVAL;\n\n\tep->phys_base = res->start;\n\tep->addr_size = resource_size(res);\n\tep->page_size = SZ_64K;\n\n\tret = dw_pcie_ep_init(ep);\n\tif (ret) {\n\t\tdev_err(dev, \"failed to initialize endpoint\\n\");\n\t\treturn ret;\n\t}\n\t \n\timx6_pcie_ltssm_enable(dev);\n\n\treturn 0;\n}\n\nstatic void imx6_pcie_pm_turnoff(struct imx6_pcie *imx6_pcie)\n{\n\tstruct device *dev = imx6_pcie->pci->dev;\n\n\t \n\tif (imx6_pcie->turnoff_reset) {\n\t\treset_control_assert(imx6_pcie->turnoff_reset);\n\t\treset_control_deassert(imx6_pcie->turnoff_reset);\n\t\tgoto pm_turnoff_sleep;\n\t}\n\n\t \n\tswitch (imx6_pcie->drvdata->variant) {\n\tcase IMX6SX:\n\tcase IMX6QP:\n\t\tregmap_update_bits(imx6_pcie->iomuxc_gpr, IOMUXC_GPR12,\n\t\t\t\tIMX6SX_GPR12_PCIE_PM_TURN_OFF,\n\t\t\t\tIMX6SX_GPR12_PCIE_PM_TURN_OFF);\n\t\tregmap_update_bits(imx6_pcie->iomuxc_gpr, IOMUXC_GPR12,\n\t\t\t\tIMX6SX_GPR12_PCIE_PM_TURN_OFF, 0);\n\t\tbreak;\n\tdefault:\n\t\tdev_err(dev, \"PME_Turn_Off not implemented\\n\");\n\t\treturn;\n\t}\n\n\t \npm_turnoff_sleep:\n\tusleep_range(1000, 10000);\n}\n\nstatic void imx6_pcie_msi_save_restore(struct imx6_pcie *imx6_pcie, bool save)\n{\n\tu8 offset;\n\tu16 val;\n\tstruct dw_pcie *pci = imx6_pcie->pci;\n\n\tif (pci_msi_enabled()) {\n\t\toffset = dw_pcie_find_capability(pci, PCI_CAP_ID_MSI);\n\t\tif (save) {\n\t\t\tval = dw_pcie_readw_dbi(pci, offset + PCI_MSI_FLAGS);\n\t\t\timx6_pcie->msi_ctrl = val;\n\t\t} else {\n\t\t\tdw_pcie_dbi_ro_wr_en(pci);\n\t\t\tval = imx6_pcie->msi_ctrl;\n\t\t\tdw_pcie_writew_dbi(pci, offset + PCI_MSI_FLAGS, val);\n\t\t\tdw_pcie_dbi_ro_wr_dis(pci);\n\t\t}\n\t}\n}\n\nstatic int imx6_pcie_suspend_noirq(struct device *dev)\n{\n\tstruct imx6_pcie *imx6_pcie = dev_get_drvdata(dev);\n\tstruct dw_pcie_rp *pp = &imx6_pcie->pci->pp;\n\n\tif (!(imx6_pcie->drvdata->flags & IMX6_PCIE_FLAG_SUPPORTS_SUSPEND))\n\t\treturn 0;\n\n\timx6_pcie_msi_save_restore(imx6_pcie, true);\n\timx6_pcie_pm_turnoff(imx6_pcie);\n\timx6_pcie_stop_link(imx6_pcie->pci);\n\timx6_pcie_host_exit(pp);\n\n\treturn 0;\n}\n\nstatic int imx6_pcie_resume_noirq(struct device *dev)\n{\n\tint ret;\n\tstruct imx6_pcie *imx6_pcie = dev_get_drvdata(dev);\n\tstruct dw_pcie_rp *pp = &imx6_pcie->pci->pp;\n\n\tif (!(imx6_pcie->drvdata->flags & IMX6_PCIE_FLAG_SUPPORTS_SUSPEND))\n\t\treturn 0;\n\n\tret = imx6_pcie_host_init(pp);\n\tif (ret)\n\t\treturn ret;\n\timx6_pcie_msi_save_restore(imx6_pcie, false);\n\tdw_pcie_setup_rc(pp);\n\n\tif (imx6_pcie->link_is_up)\n\t\timx6_pcie_start_link(imx6_pcie->pci);\n\n\treturn 0;\n}\n\nstatic const struct dev_pm_ops imx6_pcie_pm_ops = {\n\tNOIRQ_SYSTEM_SLEEP_PM_OPS(imx6_pcie_suspend_noirq,\n\t\t\t\t  imx6_pcie_resume_noirq)\n};\n\nstatic int imx6_pcie_probe(struct platform_device *pdev)\n{\n\tstruct device *dev = &pdev->dev;\n\tstruct dw_pcie *pci;\n\tstruct imx6_pcie *imx6_pcie;\n\tstruct device_node *np;\n\tstruct resource *dbi_base;\n\tstruct device_node *node = dev->of_node;\n\tint ret;\n\tu16 val;\n\n\timx6_pcie = devm_kzalloc(dev, sizeof(*imx6_pcie), GFP_KERNEL);\n\tif (!imx6_pcie)\n\t\treturn -ENOMEM;\n\n\tpci = devm_kzalloc(dev, sizeof(*pci), GFP_KERNEL);\n\tif (!pci)\n\t\treturn -ENOMEM;\n\n\tpci->dev = dev;\n\tpci->ops = &dw_pcie_ops;\n\tpci->pp.ops = &imx6_pcie_host_ops;\n\n\timx6_pcie->pci = pci;\n\timx6_pcie->drvdata = of_device_get_match_data(dev);\n\n\t \n\tnp = of_parse_phandle(node, \"fsl,imx7d-pcie-phy\", 0);\n\tif (np) {\n\t\tstruct resource res;\n\n\t\tret = of_address_to_resource(np, 0, &res);\n\t\tif (ret) {\n\t\t\tdev_err(dev, \"Unable to map PCIe PHY\\n\");\n\t\t\treturn ret;\n\t\t}\n\t\timx6_pcie->phy_base = devm_ioremap_resource(dev, &res);\n\t\tif (IS_ERR(imx6_pcie->phy_base))\n\t\t\treturn PTR_ERR(imx6_pcie->phy_base);\n\t}\n\n\tpci->dbi_base = devm_platform_get_and_ioremap_resource(pdev, 0, &dbi_base);\n\tif (IS_ERR(pci->dbi_base))\n\t\treturn PTR_ERR(pci->dbi_base);\n\n\t \n\timx6_pcie->reset_gpio = of_get_named_gpio(node, \"reset-gpio\", 0);\n\timx6_pcie->gpio_active_high = of_property_read_bool(node,\n\t\t\t\t\t\t\"reset-gpio-active-high\");\n\tif (gpio_is_valid(imx6_pcie->reset_gpio)) {\n\t\tret = devm_gpio_request_one(dev, imx6_pcie->reset_gpio,\n\t\t\t\timx6_pcie->gpio_active_high ?\n\t\t\t\t\tGPIOF_OUT_INIT_HIGH :\n\t\t\t\t\tGPIOF_OUT_INIT_LOW,\n\t\t\t\t\"PCIe reset\");\n\t\tif (ret) {\n\t\t\tdev_err(dev, \"unable to get reset gpio\\n\");\n\t\t\treturn ret;\n\t\t}\n\t} else if (imx6_pcie->reset_gpio == -EPROBE_DEFER) {\n\t\treturn imx6_pcie->reset_gpio;\n\t}\n\n\t \n\timx6_pcie->pcie_bus = devm_clk_get(dev, \"pcie_bus\");\n\tif (IS_ERR(imx6_pcie->pcie_bus))\n\t\treturn dev_err_probe(dev, PTR_ERR(imx6_pcie->pcie_bus),\n\t\t\t\t     \"pcie_bus clock source missing or invalid\\n\");\n\n\timx6_pcie->pcie = devm_clk_get(dev, \"pcie\");\n\tif (IS_ERR(imx6_pcie->pcie))\n\t\treturn dev_err_probe(dev, PTR_ERR(imx6_pcie->pcie),\n\t\t\t\t     \"pcie clock source missing or invalid\\n\");\n\n\tswitch (imx6_pcie->drvdata->variant) {\n\tcase IMX6SX:\n\t\timx6_pcie->pcie_inbound_axi = devm_clk_get(dev,\n\t\t\t\t\t\t\t   \"pcie_inbound_axi\");\n\t\tif (IS_ERR(imx6_pcie->pcie_inbound_axi))\n\t\t\treturn dev_err_probe(dev, PTR_ERR(imx6_pcie->pcie_inbound_axi),\n\t\t\t\t\t     \"pcie_inbound_axi clock missing or invalid\\n\");\n\t\tbreak;\n\tcase IMX8MQ:\n\tcase IMX8MQ_EP:\n\t\timx6_pcie->pcie_aux = devm_clk_get(dev, \"pcie_aux\");\n\t\tif (IS_ERR(imx6_pcie->pcie_aux))\n\t\t\treturn dev_err_probe(dev, PTR_ERR(imx6_pcie->pcie_aux),\n\t\t\t\t\t     \"pcie_aux clock source missing or invalid\\n\");\n\t\tfallthrough;\n\tcase IMX7D:\n\t\tif (dbi_base->start == IMX8MQ_PCIE2_BASE_ADDR)\n\t\t\timx6_pcie->controller_id = 1;\n\n\t\timx6_pcie->pciephy_reset = devm_reset_control_get_exclusive(dev,\n\t\t\t\t\t\t\t\t\t    \"pciephy\");\n\t\tif (IS_ERR(imx6_pcie->pciephy_reset)) {\n\t\t\tdev_err(dev, \"Failed to get PCIEPHY reset control\\n\");\n\t\t\treturn PTR_ERR(imx6_pcie->pciephy_reset);\n\t\t}\n\n\t\timx6_pcie->apps_reset = devm_reset_control_get_exclusive(dev,\n\t\t\t\t\t\t\t\t\t \"apps\");\n\t\tif (IS_ERR(imx6_pcie->apps_reset)) {\n\t\t\tdev_err(dev, \"Failed to get PCIE APPS reset control\\n\");\n\t\t\treturn PTR_ERR(imx6_pcie->apps_reset);\n\t\t}\n\t\tbreak;\n\tcase IMX8MM:\n\tcase IMX8MM_EP:\n\tcase IMX8MP:\n\tcase IMX8MP_EP:\n\t\timx6_pcie->pcie_aux = devm_clk_get(dev, \"pcie_aux\");\n\t\tif (IS_ERR(imx6_pcie->pcie_aux))\n\t\t\treturn dev_err_probe(dev, PTR_ERR(imx6_pcie->pcie_aux),\n\t\t\t\t\t     \"pcie_aux clock source missing or invalid\\n\");\n\t\timx6_pcie->apps_reset = devm_reset_control_get_exclusive(dev,\n\t\t\t\t\t\t\t\t\t \"apps\");\n\t\tif (IS_ERR(imx6_pcie->apps_reset))\n\t\t\treturn dev_err_probe(dev, PTR_ERR(imx6_pcie->apps_reset),\n\t\t\t\t\t     \"failed to get pcie apps reset control\\n\");\n\n\t\timx6_pcie->phy = devm_phy_get(dev, \"pcie-phy\");\n\t\tif (IS_ERR(imx6_pcie->phy))\n\t\t\treturn dev_err_probe(dev, PTR_ERR(imx6_pcie->phy),\n\t\t\t\t\t     \"failed to get pcie phy\\n\");\n\n\t\tbreak;\n\tdefault:\n\t\tbreak;\n\t}\n\t \n\tif (imx6_pcie->phy == NULL) {\n\t\timx6_pcie->pcie_phy = devm_clk_get(dev, \"pcie_phy\");\n\t\tif (IS_ERR(imx6_pcie->pcie_phy))\n\t\t\treturn dev_err_probe(dev, PTR_ERR(imx6_pcie->pcie_phy),\n\t\t\t\t\t     \"pcie_phy clock source missing or invalid\\n\");\n\t}\n\n\n\t \n\timx6_pcie->turnoff_reset = devm_reset_control_get_optional_exclusive(dev, \"turnoff\");\n\tif (IS_ERR(imx6_pcie->turnoff_reset)) {\n\t\tdev_err(dev, \"Failed to get TURNOFF reset control\\n\");\n\t\treturn PTR_ERR(imx6_pcie->turnoff_reset);\n\t}\n\n\t \n\timx6_pcie->iomuxc_gpr =\n\t\t syscon_regmap_lookup_by_compatible(imx6_pcie->drvdata->gpr);\n\tif (IS_ERR(imx6_pcie->iomuxc_gpr)) {\n\t\tdev_err(dev, \"unable to find iomuxc registers\\n\");\n\t\treturn PTR_ERR(imx6_pcie->iomuxc_gpr);\n\t}\n\n\t \n\tif (of_property_read_u32(node, \"fsl,tx-deemph-gen1\",\n\t\t\t\t &imx6_pcie->tx_deemph_gen1))\n\t\timx6_pcie->tx_deemph_gen1 = 0;\n\n\tif (of_property_read_u32(node, \"fsl,tx-deemph-gen2-3p5db\",\n\t\t\t\t &imx6_pcie->tx_deemph_gen2_3p5db))\n\t\timx6_pcie->tx_deemph_gen2_3p5db = 0;\n\n\tif (of_property_read_u32(node, \"fsl,tx-deemph-gen2-6db\",\n\t\t\t\t &imx6_pcie->tx_deemph_gen2_6db))\n\t\timx6_pcie->tx_deemph_gen2_6db = 20;\n\n\tif (of_property_read_u32(node, \"fsl,tx-swing-full\",\n\t\t\t\t &imx6_pcie->tx_swing_full))\n\t\timx6_pcie->tx_swing_full = 127;\n\n\tif (of_property_read_u32(node, \"fsl,tx-swing-low\",\n\t\t\t\t &imx6_pcie->tx_swing_low))\n\t\timx6_pcie->tx_swing_low = 127;\n\n\t \n\tpci->link_gen = 1;\n\tof_property_read_u32(node, \"fsl,max-link-speed\", &pci->link_gen);\n\n\timx6_pcie->vpcie = devm_regulator_get_optional(&pdev->dev, \"vpcie\");\n\tif (IS_ERR(imx6_pcie->vpcie)) {\n\t\tif (PTR_ERR(imx6_pcie->vpcie) != -ENODEV)\n\t\t\treturn PTR_ERR(imx6_pcie->vpcie);\n\t\timx6_pcie->vpcie = NULL;\n\t}\n\n\timx6_pcie->vph = devm_regulator_get_optional(&pdev->dev, \"vph\");\n\tif (IS_ERR(imx6_pcie->vph)) {\n\t\tif (PTR_ERR(imx6_pcie->vph) != -ENODEV)\n\t\t\treturn PTR_ERR(imx6_pcie->vph);\n\t\timx6_pcie->vph = NULL;\n\t}\n\n\tplatform_set_drvdata(pdev, imx6_pcie);\n\n\tret = imx6_pcie_attach_pd(dev);\n\tif (ret)\n\t\treturn ret;\n\n\tif (imx6_pcie->drvdata->mode == DW_PCIE_EP_TYPE) {\n\t\tret = imx6_add_pcie_ep(imx6_pcie, pdev);\n\t\tif (ret < 0)\n\t\t\treturn ret;\n\t} else {\n\t\tret = dw_pcie_host_init(&pci->pp);\n\t\tif (ret < 0)\n\t\t\treturn ret;\n\n\t\tif (pci_msi_enabled()) {\n\t\t\tu8 offset = dw_pcie_find_capability(pci, PCI_CAP_ID_MSI);\n\n\t\t\tval = dw_pcie_readw_dbi(pci, offset + PCI_MSI_FLAGS);\n\t\t\tval |= PCI_MSI_FLAGS_ENABLE;\n\t\t\tdw_pcie_writew_dbi(pci, offset + PCI_MSI_FLAGS, val);\n\t\t}\n\t}\n\n\treturn 0;\n}\n\nstatic void imx6_pcie_shutdown(struct platform_device *pdev)\n{\n\tstruct imx6_pcie *imx6_pcie = platform_get_drvdata(pdev);\n\n\t \n\timx6_pcie_assert_core_reset(imx6_pcie);\n}\n\nstatic const struct imx6_pcie_drvdata drvdata[] = {\n\t[IMX6Q] = {\n\t\t.variant = IMX6Q,\n\t\t.flags = IMX6_PCIE_FLAG_IMX6_PHY |\n\t\t\t IMX6_PCIE_FLAG_IMX6_SPEED_CHANGE,\n\t\t.dbi_length = 0x200,\n\t\t.gpr = \"fsl,imx6q-iomuxc-gpr\",\n\t},\n\t[IMX6SX] = {\n\t\t.variant = IMX6SX,\n\t\t.flags = IMX6_PCIE_FLAG_IMX6_PHY |\n\t\t\t IMX6_PCIE_FLAG_IMX6_SPEED_CHANGE |\n\t\t\t IMX6_PCIE_FLAG_SUPPORTS_SUSPEND,\n\t\t.gpr = \"fsl,imx6q-iomuxc-gpr\",\n\t},\n\t[IMX6QP] = {\n\t\t.variant = IMX6QP,\n\t\t.flags = IMX6_PCIE_FLAG_IMX6_PHY |\n\t\t\t IMX6_PCIE_FLAG_IMX6_SPEED_CHANGE |\n\t\t\t IMX6_PCIE_FLAG_SUPPORTS_SUSPEND,\n\t\t.dbi_length = 0x200,\n\t\t.gpr = \"fsl,imx6q-iomuxc-gpr\",\n\t},\n\t[IMX7D] = {\n\t\t.variant = IMX7D,\n\t\t.flags = IMX6_PCIE_FLAG_SUPPORTS_SUSPEND,\n\t\t.gpr = \"fsl,imx7d-iomuxc-gpr\",\n\t},\n\t[IMX8MQ] = {\n\t\t.variant = IMX8MQ,\n\t\t.gpr = \"fsl,imx8mq-iomuxc-gpr\",\n\t},\n\t[IMX8MM] = {\n\t\t.variant = IMX8MM,\n\t\t.flags = IMX6_PCIE_FLAG_SUPPORTS_SUSPEND,\n\t\t.gpr = \"fsl,imx8mm-iomuxc-gpr\",\n\t},\n\t[IMX8MP] = {\n\t\t.variant = IMX8MP,\n\t\t.flags = IMX6_PCIE_FLAG_SUPPORTS_SUSPEND,\n\t\t.gpr = \"fsl,imx8mp-iomuxc-gpr\",\n\t},\n\t[IMX8MQ_EP] = {\n\t\t.variant = IMX8MQ_EP,\n\t\t.mode = DW_PCIE_EP_TYPE,\n\t\t.gpr = \"fsl,imx8mq-iomuxc-gpr\",\n\t},\n\t[IMX8MM_EP] = {\n\t\t.variant = IMX8MM_EP,\n\t\t.mode = DW_PCIE_EP_TYPE,\n\t\t.gpr = \"fsl,imx8mm-iomuxc-gpr\",\n\t},\n\t[IMX8MP_EP] = {\n\t\t.variant = IMX8MP_EP,\n\t\t.mode = DW_PCIE_EP_TYPE,\n\t\t.gpr = \"fsl,imx8mp-iomuxc-gpr\",\n\t},\n};\n\nstatic const struct of_device_id imx6_pcie_of_match[] = {\n\t{ .compatible = \"fsl,imx6q-pcie\",  .data = &drvdata[IMX6Q],  },\n\t{ .compatible = \"fsl,imx6sx-pcie\", .data = &drvdata[IMX6SX], },\n\t{ .compatible = \"fsl,imx6qp-pcie\", .data = &drvdata[IMX6QP], },\n\t{ .compatible = \"fsl,imx7d-pcie\",  .data = &drvdata[IMX7D],  },\n\t{ .compatible = \"fsl,imx8mq-pcie\", .data = &drvdata[IMX8MQ], },\n\t{ .compatible = \"fsl,imx8mm-pcie\", .data = &drvdata[IMX8MM], },\n\t{ .compatible = \"fsl,imx8mp-pcie\", .data = &drvdata[IMX8MP], },\n\t{ .compatible = \"fsl,imx8mq-pcie-ep\", .data = &drvdata[IMX8MQ_EP], },\n\t{ .compatible = \"fsl,imx8mm-pcie-ep\", .data = &drvdata[IMX8MM_EP], },\n\t{ .compatible = \"fsl,imx8mp-pcie-ep\", .data = &drvdata[IMX8MP_EP], },\n\t{},\n};\n\nstatic struct platform_driver imx6_pcie_driver = {\n\t.driver = {\n\t\t.name\t= \"imx6q-pcie\",\n\t\t.of_match_table = imx6_pcie_of_match,\n\t\t.suppress_bind_attrs = true,\n\t\t.pm = &imx6_pcie_pm_ops,\n\t\t.probe_type = PROBE_PREFER_ASYNCHRONOUS,\n\t},\n\t.probe    = imx6_pcie_probe,\n\t.shutdown = imx6_pcie_shutdown,\n};\n\nstatic void imx6_pcie_quirk(struct pci_dev *dev)\n{\n\tstruct pci_bus *bus = dev->bus;\n\tstruct dw_pcie_rp *pp = bus->sysdata;\n\n\t \n\tif (!bus->dev.parent || !bus->dev.parent->parent)\n\t\treturn;\n\n\t \n\tif (bus->dev.parent->parent->driver != &imx6_pcie_driver.driver)\n\t\treturn;\n\n\tif (pci_is_root_bus(bus)) {\n\t\tstruct dw_pcie *pci = to_dw_pcie_from_pp(pp);\n\t\tstruct imx6_pcie *imx6_pcie = to_imx6_pcie(pci);\n\n\t\t \n\t\tif (imx6_pcie->drvdata->dbi_length) {\n\t\t\tdev->cfg_size = imx6_pcie->drvdata->dbi_length;\n\t\t\tdev_info(&dev->dev, \"Limiting cfg_size to %d\\n\",\n\t\t\t\t\tdev->cfg_size);\n\t\t}\n\t}\n}\nDECLARE_PCI_FIXUP_CLASS_HEADER(PCI_VENDOR_ID_SYNOPSYS, 0xabcd,\n\t\t\tPCI_CLASS_BRIDGE_PCI, 8, imx6_pcie_quirk);\n\nstatic int __init imx6_pcie_init(void)\n{\n#ifdef CONFIG_ARM\n\tstruct device_node *np;\n\n\tnp = of_find_matching_node(NULL, imx6_pcie_of_match);\n\tif (!np)\n\t\treturn -ENODEV;\n\tof_node_put(np);\n\n\t \n\thook_fault_code(8, imx6q_pcie_abort_handler, SIGBUS, 0,\n\t\t\t\"external abort on non-linefetch\");\n#endif\n\n\treturn platform_driver_register(&imx6_pcie_driver);\n}\ndevice_initcall(imx6_pcie_init);\n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}