# Stopwatch
Design a stopwatch with Verilog HDL

## Stopwatch FSM
![image](https://github.com/parkjjoe/stopwatch/assets/105961163/643a3993-194e-4602-a26f-c9dc92513443)   
When the Start button is pressed, the stopwatch starts or pauses.
Pressing the Soft Reset button resets the display to 00.00.00.
Pressing the Hard Reset button first displays 0 on the rightmost segment and then resets the display to 00.00.00.

## Stopwatch Block Diagram
![image](https://github.com/parkjjoe/stopwatch/assets/105961163/06455290-dcf0-459d-8c0c-0eff3e4c78c4)   

## Segment Display Controller FSM
![image](https://github.com/parkjjoe/stopwatch/assets/105961163/07660036-e92b-40cb-b8c4-639f6caeacce)   
seg_controller FSM
