; ./utils.src generated from: ../../include/utils/utils.c
; COMPILER INVOKED BY:
;        c:\Keil\C51\BIN\C51.exe ../../include/utils/utils.c BROWSE DEBUG CODE LISTINCLUDE SYMBOLS PREPRINT INCDIR(../../Include) PRINT(./utils.lst) PREPRINT(./utils.i) SRC(./utils.src)

$NOMOD51

NAME	______INCLUDE_UTILS_UTILS

PWR_UP	BIT	0A0H.7
P0	DATA	080H
P1	DATA	090H
AC	BIT	0D0H.6
T0	BIT	080H.5
SPI_CTRL	DATA	0B3H
T1	BIT	080H.6
EA	BIT	0A8H.7
T2	BIT	090H.0
CE	BIT	0A0H.6
DEV_OFFSET	DATA	0BEH
CLK1	BIT	0A0H.1
DIN0	BIT	090H.2
CLK2	BIT	0A0H.5
DIO0	BIT	090H.0
DPH0	DATA	083H
DIO1	BIT	090H.1
IE	DATA	0A8H
DPH1	DATA	085H
DIO2	BIT	080H.0
DIO3	BIT	080H.1
P0_0	BIT	080H.0
P1_0	BIT	090H.0
DIO4	BIT	080H.2
P0_1	BIT	080H.1
DPL0	DATA	082H
P1_1	BIT	090H.1
DIO5	BIT	080H.3
P0_2	BIT	080H.2
DPL1	DATA	084H
P1_2	BIT	090H.2
DIO6	BIT	080H.4
P0_3	BIT	080H.3
DIO7	BIT	080H.5
P0_4	BIT	080H.4
ADCSTATIC	DATA	0A4H
DIO8	BIT	080H.6
P0_5	BIT	080H.5
EXF2	BIT	0C8H.6
CS	BIT	0A0H.3
DIO9	BIT	080H.7
P0_6	BIT	080H.6
P0_7	BIT	080H.7
ES	BIT	0A8H.4
IP	DATA	0B8H
DATA?	BIT	0A0H.0
RI	BIT	098H.0
CY	BIT	0D0H.7
TI	BIT	098H.1
T1_1V2	DATA	0BCH
SPC_FNC	DATA	08FH
T2_1V2	DATA	0BDH
RCAP2H	DATA	0CBH
PS	BIT	0B8H.4
SP	DATA	081H
OV	BIT	0D0H.2
CK_CTRL	DATA	0B6H
RCAP2L	DATA	0CAH
TICK_DV	DATA	0B5H
RSTREAS	DATA	0B1H
C_T2	BIT	0C8H.1
EWDI	BIT	0E8H.4
ADCCON	DATA	0A1H
RCLK	BIT	0C8H.5
ADCDATAH	DATA	0A2H
EXIF	DATA	091H
TCLK	BIT	0C8H.4
DR2_CE	BIT	0A0H.6
ADCDATAL	DATA	0A3H
SBUF	DATA	099H
PCON	DATA	087H
SCON	DATA	098H
PWDI	BIT	0F8H.4
TMOD	DATA	089H
TCON	DATA	088H
WDTI	BIT	0D8H.3
PWMDUTY	DATA	0AAH
IE0	BIT	088H.1
IE1	BIT	088H.3
P0_DIR	DATA	094H
B	DATA	0F0H
P1_DIR	DATA	096H
P0_ALT	DATA	095H
P1_ALT	DATA	097H
CP_RL2	BIT	0C8H.0
DR1	BIT	0A0H.2
ACC	DATA	0E0H
DR2	BIT	0A0H.6
TEST_MODE	DATA	0B7H
SPICLK	DATA	0B4H
CT2	BIT	0C8H.1
ET0	BIT	0A8H.1
ET1	BIT	0A8H.3
TF0	BIT	088H.5
INT0_N	BIT	080H.3
ET2	BIT	0A8H.5
TF1	BIT	088H.7
INT1_N	BIT	080H.4
TF2	BIT	0C8H.7
RB8	BIT	098H.2
TH0	DATA	08CH
EX0	BIT	0A8H.0
IT0	BIT	088H.0
TH1	DATA	08DH
EX1	BIT	0A8H.2
TB8	BIT	098H.3
IT1	BIT	088H.2
TH2	DATA	0CDH
REGX_CTRL	DATA	0ADH
EX2	BIT	0E8H.0
P	BIT	0D0H.0
EX3	BIT	0E8H.1
SM0	BIT	098H.7
TL0	DATA	08AH
EX4	BIT	0E8H.2
SM1	BIT	098H.6
TL1	DATA	08BH
EX5	BIT	0E8H.3
SM2	BIT	098H.5
TL2	DATA	0CCH
EIE	DATA	0E8H
PT0	BIT	0B8H.1
RS0	BIT	0D0H.3
PT1	BIT	0B8H.3
RS1	BIT	0D0H.4
PT2	BIT	0B8H.5
TR0	BIT	088H.4
PWMCON	DATA	0A9H
TR1	BIT	088H.6
TR2	BIT	0C8H.2
PX0	BIT	0B8H.0
PX1	BIT	0B8H.2
PX2	BIT	0F8H.0
PX3	BIT	0F8H.1
PX4	BIT	0F8H.2
DPH	DATA	083H
PX5	BIT	0F8H.3
EIP	DATA	0F8H
DPL	DATA	082H
EXEN2	BIT	0C8H.3
CPRL2	BIT	0C8H.0
REN	BIT	098H.4
T2CON	DATA	0C8H
DPS	DATA	086H
SPI_DATA	DATA	0B2H
MPAGE	DATA	092H
RXD	BIT	080H.1
DOUT2	BIT	0A0H.4
EICON	DATA	0D8H
CKCON	DATA	08EH
TXD	BIT	080H.2
RADIO	DATA	0A0H
PWM	BIT	080H.7
F0	BIT	0D0H.5
F1	BIT	0D0H.1
REGX_LSB	DATA	0ACH
PSW	DATA	0D0H
REGX_MSB	DATA	0ABH
?PR?_store_cpu_rate?______INCLUDE_UTILS_UTILS SEGMENT CODE 
?PR?_mdelay?______INCLUDE_UTILS_UTILS    SEGMENT CODE 
?DT?_mdelay?______INCLUDE_UTILS_UTILS    SEGMENT DATA OVERLAYABLE 
?PR?_wdt_load?______INCLUDE_UTILS_UTILS  SEGMENT CODE 
?PR?_strncpy?______INCLUDE_UTILS_UTILS   SEGMENT CODE 
?DT?_strncpy?______INCLUDE_UTILS_UTILS   SEGMENT DATA OVERLAYABLE 
?DT?______INCLUDE_UTILS_UTILS            SEGMENT DATA 
	EXTRN	CODE (?C?LMUL)
	EXTRN	CODE (?C?ULDIV)
	EXTRN	CODE (?C?CLDPTR)
	EXTRN	CODE (?C?CSTPTR)
	PUBLIC	MHZ
	PUBLIC	?_strncpy?BYTE
	PUBLIC	_strncpy
	PUBLIC	_wdt_load
	PUBLIC	_mdelay
	PUBLIC	_store_cpu_rate

	RSEG  ?DT?_mdelay?______INCLUDE_UTILS_UTILS
?_mdelay?BYTE:
       msec?141:   DS   2

	RSEG  ?DT?_strncpy?______INCLUDE_UTILS_UTILS
?_strncpy?BYTE:
        src?346:   DS   3
	ORG  3
        dst?347:   DS   3
	ORG  6
          n?348:   DS   2

	RSEG  ?DT?______INCLUDE_UTILS_UTILS
            MHZ:   DS   4
; /* 
;  * Author(s): Min-Hua Chen (Embedded Platform Lab, NTHU)
;  * Copyright (c) 2008 National Tsing Hua University (NTHU) 
;  * Permission to copy, modify, and distribute this program is granted 
;  * for noncommercial purposes, provided the author(s) and copyright
;  * notice are retained. All other uses require explicit written
;  * permission from NTHU. 
;  *
;  * utils.c
;  *
;  * small utils, architecture dependent
;  * the udelay is stolen from Linux kernel
;  * Min-Hua Chen <orca.chen@gmail.com> 
;  * 2007/10/22
;  */
; #include "Eco/reg24e1.h"
; unsigned long MHZ;	/* system clock rate */
; 
; /* 
;  * store_cpu_rate - store the cpu rate to the global variable MHZ
;  * @mhz: default cpu rate (in MHz)
;  */
; void store_cpu_rate(int mhz)

	RSEG  ?PR?_store_cpu_rate?______INCLUDE_UTILS_UTILS
_store_cpu_rate:
			; SOURCE LINE # 23
;---- Variable 'mhz?040' assigned to Register 'R6/R7' ----
; {
			; SOURCE LINE # 24
; 	MHZ = mhz;	/* store clock rate */
			; SOURCE LINE # 25
	MOV  	A,R6
	RLC  	A
	SUBB 	A,ACC
	MOV  	MHZ+03H,R7
	MOV  	MHZ+02H,R6
	MOV  	MHZ+01H,A
	MOV  	MHZ,A
; }
			; SOURCE LINE # 26
	RET  	
; END OF _store_cpu_rate

; 
; /* 
;  * mdelay - delay 1 msec
;  * @msec: number of msec to delay
;  * (HZ >> 20) instructions takes 1 usec
;  * This function is not verified by oscilloscope
;  */
; void mdelay(unsigned int msec)

	RSEG  ?PR?_mdelay?______INCLUDE_UTILS_UTILS
_mdelay:
	USING	0
			; SOURCE LINE # 34
	MOV  	msec?141,R6
	MOV  	msec?141+01H,R7
; {
			; SOURCE LINE # 35
; 	int i, j, instr_per_msec;
; 	instr_per_msec = 43 * MHZ / 4;
			; SOURCE LINE # 37
	CLR  	A
	MOV  	R7,#02BH
	MOV  	R6,A
	MOV  	R5,A
	MOV  	R4,A
	MOV  	R3,MHZ+03H
	MOV  	R2,MHZ+02H
	MOV  	R1,MHZ+01H
	MOV  	R0,MHZ
	LCALL	?C?LMUL
	CLR  	A
	MOV  	R3,#04H
	MOV  	R2,A
	MOV  	R1,A
	MOV  	R0,A
	LCALL	?C?ULDIV
;---- Variable 'instr_per_msec?144' assigned to Register 'R6/R7' ----
; 	for (i = 0; i < msec; i++)	/* delay */
			; SOURCE LINE # 38
;---- Variable 'i?142' assigned to Register 'R4/R5' ----
	CLR  	A
	MOV  	R5,A
	MOV  	R4,A
?C0002:
	CLR  	C
	MOV  	A,R5
	SUBB 	A,msec?141+01H
	MOV  	A,R4
	SUBB 	A,msec?141
	JNC  	?C0008
; 		for (j = 0; j < instr_per_msec; j++)
			; SOURCE LINE # 39
;---- Variable 'j?143' assigned to Register 'R2/R3' ----
	CLR  	A
	MOV  	R3,A
	MOV  	R2,A
?C0005:
	CLR  	C
	MOV  	A,R3
	SUBB 	A,R7
	MOV  	A,R6
	XRL  	A,#080H
	MOV  	R0,A
	MOV  	A,R2
	XRL  	A,#080H
	SUBB 	A,R0
	JNC  	?C0004
	INC  	R3
	CJNE 	R3,#00H,?C0016
	INC  	R2
?C0016:
	SJMP 	?C0005
?C0004:
	INC  	R5
	CJNE 	R5,#00H,?C0017
	INC  	R4
?C0017:
	SJMP 	?C0002
; 			;
; }
			; SOURCE LINE # 41
?C0008:
	RET  	
; END OF _mdelay

; 
; /* 
;  * wdt_load - load the watchdog timer (WDT), the WDT expires when
;  * the number of ticks is 0. The counter decreases every 10 ms.
;  * @cnt: number of cycles for the watchdog timer (max: 16-bits)
;  */
; void wdt_load(unsigned int cnt)

	RSEG  ?PR?_wdt_load?______INCLUDE_UTILS_UTILS
_wdt_load:
	USING	0
			; SOURCE LINE # 48
;---- Variable 'cnt?245' assigned to Register 'R4/R5' ----
	MOV  	R5,AR7
	MOV  	R4,AR6
; {
			; SOURCE LINE # 49
?C0009:
; 	while ((REGX_CTRL & 0x10))	/* wait until not busy */
			; SOURCE LINE # 50
	MOV  	A,REGX_CTRL
	JB   	ACC.4,?C0009
?C0010:
; 		;
; 	REGX_MSB = cnt >> 8;
			; SOURCE LINE # 52
	MOV  	REGX_MSB,R4
; 	REGX_LSB = cnt & 0xff;
			; SOURCE LINE # 53
	MOV  	A,R5
	MOV  	REGX_LSB,A
; 	REGX_CTRL = 0x08;	/* op-code for write WTD */
			; SOURCE LINE # 54
	MOV  	REGX_CTRL,#08H
; }
			; SOURCE LINE # 55
	RET  	
; END OF _wdt_load

; 
; /*
;  * strncpy - copy n bytes of data from src to dst
;  * @src: char pointer to source
;  * @dst: char pointer to destination
;  * @n: number of bytes of data
;  */
; void strncpy(char *src, char *dst, int n)

	RSEG  ?PR?_strncpy?______INCLUDE_UTILS_UTILS
_strncpy:
	USING	0
			; SOURCE LINE # 63
	MOV  	src?346,R3
	MOV  	src?346+01H,R2
	MOV  	src?346+02H,R1
; {
			; SOURCE LINE # 64
; 	int i;
; 	for (i = 0; i < n; i++) {
			; SOURCE LINE # 66
;---- Variable 'i?349' assigned to Register 'R6/R7' ----
	CLR  	A
	MOV  	R7,A
	MOV  	R6,A
?C0012:
	CLR  	C
	MOV  	A,R7
	SUBB 	A,n?348+01H
	MOV  	A,n?348
	XRL  	A,#080H
	MOV  	R0,A
	MOV  	A,R6
	XRL  	A,#080H
	SUBB 	A,R0
	JNC  	?C0015
; 		*dst++ = *src++;
			; SOURCE LINE # 67
	MOV  	R3,src?346
	INC  	src?346+02H
	MOV  	A,src?346+02H
	MOV  	R2,src?346+01H
	JNZ  	?C0018
	INC  	src?346+01H
?C0018:
	DEC  	A
	MOV  	R1,A
	LCALL	?C?CLDPTR
	MOV  	R5,A
	MOV  	R3,dst?347
	INC  	dst?347+02H
	MOV  	A,dst?347+02H
	MOV  	R2,dst?347+01H
	JNZ  	?C0019
	INC  	dst?347+01H
?C0019:
	DEC  	A
	MOV  	R1,A
	MOV  	A,R5
	LCALL	?C?CSTPTR
; 	}
			; SOURCE LINE # 68
	INC  	R7
	CJNE 	R7,#00H,?C0020
	INC  	R6
?C0020:
	SJMP 	?C0012
; }
			; SOURCE LINE # 69
?C0015:
	RET  	
; END OF _strncpy

	END
