Analysis & Elaboration report for SPI_LCD_12864
Fri Nov 18 19:34:49 2016
Quartus II 64-Bit Version 12.1 Build 177 11/07/2012 SJ Full Version


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Elaboration Summary
  3. Parallel Compilation
  4. Analysis & Elaboration IP Cores Summary
  5. Partition Status Summary
  6. Source assignments for DRAW_MODULE:U6|ROM:U2|altsyncram:altsyncram_component|altsyncram_31b1:auto_generated
  7. Parameter Settings for User Entity Instance: INITIAL_MODULE:U5|SPI_WRITE_MODULE:U2
  8. Parameter Settings for User Entity Instance: DRAW_MODULE:U6|ROM:U2|altsyncram:altsyncram_component
  9. Parameter Settings for User Entity Instance: DRAW_MODULE:U6|SPI_WRITE_MODULE:U3
 10. Partition Dependent Files
 11. Analysis & Elaboration Settings
 12. Parameter Settings for Inferred Entity Instance: sld_signaltap:auto_signaltap_0
 13. SignalTap II Logic Analyzer Settings
 14. Analysis & Elaboration Messages
 15. Analysis & Elaboration Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2012 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+--------------------------------------------------------------------------------+
; Analysis & Elaboration Summary                                                 ;
+------------------------------------+-------------------------------------------+
; Analysis & Elaboration Status      ; Successful - Fri Nov 18 19:34:49 2016     ;
; Quartus II 64-Bit Version          ; 12.1 Build 177 11/07/2012 SJ Full Version ;
; Revision Name                      ; SPI_LCD_12864                             ;
; Top-level Entity Name              ; top_module                                ;
; Family                             ; Cyclone IV E                              ;
; Total logic elements               ; N/A until Partition Merge                 ;
;     Total combinational functions  ; N/A until Partition Merge                 ;
;     Dedicated logic registers      ; N/A until Partition Merge                 ;
; Total registers                    ; N/A until Partition Merge                 ;
; Total pins                         ; N/A until Partition Merge                 ;
; Total virtual pins                 ; N/A until Partition Merge                 ;
; Total memory bits                  ; N/A until Partition Merge                 ;
; Embedded Multiplier 9-bit elements ; N/A until Partition Merge                 ;
; Total PLLs                         ; N/A until Partition Merge                 ;
+------------------------------------+-------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 1           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     1 processor            ; 100.0%      ;
;     2-4 processors         ;   0.0%      ;
+----------------------------+-------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Elaboration IP Cores Summary                                                                                                                 ;
+--------+--------------+---------+--------------+--------------+-----------------------------------+-----------------------------------------------------+
; Vendor ; IP Core Name ; Version ; Release Date ; License Type ; Entity Instance                   ; IP Include File                                     ;
+--------+--------------+---------+--------------+--------------+-----------------------------------+-----------------------------------------------------+
; Altera ; ROM: 1-PORT  ; 12.1    ; N/A          ; N/A          ; |top_module|DRAW_MODULE:U6|ROM:U2 ; D:/FPGA_PROC/ALTERA_MODULE_PROC/SPI_LCD_12864/ROM.v ;
+--------+--------------+---------+--------------+--------------+-----------------------------------+-----------------------------------------------------+


+--------------------------------------------------------------------------------------+
; Partition Status Summary                                                             ;
+--------------------------------+-------------------------------+---------------------+
; Partition Name                 ; Requires Analysis & Synthesis ; Reason              ;
+--------------------------------+-------------------------------+---------------------+
; Top                            ; no                            ; No relevant changes ;
; sld_signaltap:auto_signaltap_0 ; no                            ; No relevant changes ;
; sld_hub:auto_hub               ; no                            ; No relevant changes ;
+--------------------------------+-------------------------------+---------------------+


+-------------------------------------------------------------------------------------------------------------+
; Source assignments for DRAW_MODULE:U6|ROM:U2|altsyncram:altsyncram_component|altsyncram_31b1:auto_generated ;
+---------------------------------+--------------------+------+-----------------------------------------------+
; Assignment                      ; Value              ; From ; To                                            ;
+---------------------------------+--------------------+------+-----------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                             ;
+---------------------------------+--------------------+------+-----------------------------------------------+


+------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: INITIAL_MODULE:U5|SPI_WRITE_MODULE:U2 ;
+----------------+-------+-----------------------------------------------------------+
; Parameter Name ; Value ; Type                                                      ;
+----------------+-------+-----------------------------------------------------------+
; TOP5US         ; 11000 ; Unsigned Binary                                           ;
+----------------+-------+-----------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DRAW_MODULE:U6|ROM:U2|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+----------------------------------------+
; Parameter Name                     ; Value                ; Type                                   ;
+------------------------------------+----------------------+----------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                             ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                           ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                           ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                         ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                ;
; OPERATION_MODE                     ; ROM                  ; Untyped                                ;
; WIDTH_A                            ; 8                    ; Signed Integer                         ;
; WIDTHAD_A                          ; 10                   ; Signed Integer                         ;
; NUMWORDS_A                         ; 1024                 ; Signed Integer                         ;
; OUTDATA_REG_A                      ; CLOCK0               ; Untyped                                ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                ;
; WIDTH_B                            ; 1                    ; Untyped                                ;
; WIDTHAD_B                          ; 1                    ; Untyped                                ;
; NUMWORDS_B                         ; 1                    ; Untyped                                ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                         ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                ;
; RAM_BLOCK_TYPE                     ; M9K                  ; Untyped                                ;
; BYTE_SIZE                          ; 8                    ; Untyped                                ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                ;
; INIT_FILE                          ; ../MRI.mif           ; Untyped                                ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped                                ;
; CBXI_PARAMETER                     ; altsyncram_31b1      ; Untyped                                ;
+------------------------------------+----------------------+----------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DRAW_MODULE:U6|SPI_WRITE_MODULE:U3 ;
+----------------+-------+--------------------------------------------------------+
; Parameter Name ; Value ; Type                                                   ;
+----------------+-------+--------------------------------------------------------+
; TOP5US         ; 11000 ; Unsigned Binary                                        ;
+----------------+-------+--------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------+
; Partition Dependent Files                                                                                       ;
+-----------------------------------------------+--------------------+---------+----------------------------------+
; File                                          ; Location           ; Library ; Checksum                         ;
+-----------------------------------------------+--------------------+---------+----------------------------------+
; libraries/megafunctions/a_rdenreg.inc         ; Quartus II Install ; work    ; 3fcdce7559590d5a8afbe64788d201fb ;
; libraries/megafunctions/aglobal121.inc        ; Quartus II Install ; work    ; 03a33fe5f4abd06a527786bf9d30b1e0 ;
; libraries/megafunctions/altdpram.inc          ; Quartus II Install ; work    ; 2f9e6727b678ffd76e72bc5a95a26300 ;
; libraries/megafunctions/altram.inc            ; Quartus II Install ; work    ; ad5518b39ffd3cf1df377e6360d1c9b6 ;
; libraries/megafunctions/altrom.inc            ; Quartus II Install ; work    ; 192b74eafa8debf2248ea73881e77f91 ;
; libraries/megafunctions/altsyncram.tdf        ; Quartus II Install ; work    ; 1685776e11cdc07f06d5f2252a4118ce ;
; libraries/megafunctions/lpm_decode.inc        ; Quartus II Install ; work    ; 10da69a8bbd590d66779e7a142f73790 ;
; libraries/megafunctions/lpm_mux.inc           ; Quartus II Install ; work    ; dd87bed90959d6126db09970164b7ba6 ;
; libraries/megafunctions/stratix_ram_block.inc ; Quartus II Install ; work    ; e3a03868917f0b3dd57b6ed1dd195f22 ;
; db/altsyncram_31b1.tdf                        ; Project Directory  ; work    ; 19043b59326089ed432122c2783d8e70 ;
; DRAW_CTL_MODULE.v                             ; Project Directory  ; work    ; 5c81b1d1c2d66e85e4dc311a61dfb37f ;
; DRAW_MODULE.v                                 ; Project Directory  ; work    ; a275b3327847207e7a412bda96b05f89 ;
; INITIAL_CTL_MODULE.v                          ; Project Directory  ; work    ; 2f071e0c08db2a5ab947694584b79fef ;
; INITIAL_MODULE.v                              ; Project Directory  ; work    ; ee44a7c56c7725cba3b216b071ec66cb ;
; LCD_CTL_MODULE.v                              ; Project Directory  ; work    ; b29328bc42bf34a929416869494d3291 ;
; mri.mif                                       ; Project Directory  ; work    ; 20211a31230a1070c6ac940e18f911d0 ;
; ROM.v                                         ; Project Directory  ; work    ; 59d7f29488494646676aaf1ea1a8f1de ;
; SPI_WRITE_MODULE.v                            ; Project Directory  ; work    ; 0606acb90771cb1f31ac627ee3f9e252 ;
; top_module.v                                  ; Project Directory  ; work    ; 355b61d56bfa827b7dc529776b781dfd ;
+-----------------------------------------------+--------------------+---------+----------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Analysis & Elaboration Settings                                                                                      ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                     ; Setting            ; Default Value      ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                     ; EP4CE15F17C8       ;                    ;
; Top-level entity name                                                      ; top_module         ; SPI_LCD_12864      ;
; Family name                                                                ; Cyclone IV E       ; Cyclone IV GX      ;
; Use smart compilation                                                      ; Off                ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                                ; Off                ; Off                ;
; Restructure Multiplexers                                                   ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                                        ; Off                ; Off                ;
; Preserve fewer node names                                                  ; On                 ; On                 ;
; Disable OpenCore Plus hardware evaluation                                  ; Off                ; Off                ;
; Verilog Version                                                            ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                               ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                   ; Auto               ; Auto               ;
; Safe State Machine                                                         ; Off                ; Off                ;
; Extract Verilog State Machines                                             ; On                 ; On                 ;
; Extract VHDL State Machines                                                ; On                 ; On                 ;
; Ignore Verilog initial constructs                                          ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                 ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                             ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                    ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                  ; On                 ; On                 ;
; Parallel Synthesis                                                         ; On                 ; On                 ;
; DSP Block Balancing                                                        ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                         ; On                 ; On                 ;
; Power-Up Don't Care                                                        ; On                 ; On                 ;
; Remove Redundant Logic Cells                                               ; Off                ; Off                ;
; Remove Duplicate Registers                                                 ; On                 ; On                 ;
; Ignore CARRY Buffers                                                       ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                     ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                      ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                  ; Off                ; Off                ;
; Ignore LCELL Buffers                                                       ; Off                ; Off                ;
; Ignore SOFT Buffers                                                        ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                             ; Off                ; Off                ;
; Optimization Technique                                                     ; Balanced           ; Balanced           ;
; Carry Chain Length                                                         ; 70                 ; 70                 ;
; Auto Carry Chains                                                          ; On                 ; On                 ;
; Auto Open-Drain Pins                                                       ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                      ; Off                ; Off                ;
; Auto ROM Replacement                                                       ; On                 ; On                 ;
; Auto RAM Replacement                                                       ; On                 ; On                 ;
; Auto DSP Block Replacement                                                 ; On                 ; On                 ;
; Auto Shift Register Replacement                                            ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                            ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                              ; On                 ; On                 ;
; Strict RAM Replacement                                                     ; Off                ; Off                ;
; Allow Synchronous Control Signals                                          ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                     ; Off                ; Off                ;
; Auto RAM Block Balancing                                                   ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                      ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                              ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                        ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                          ; Off                ; Off                ;
; Timing-Driven Synthesis                                                    ; On                 ; On                 ;
; Report Parameter Settings                                                  ; On                 ; On                 ;
; Report Source Assignments                                                  ; On                 ; On                 ;
; Report Connectivity Checks                                                 ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                         ; Off                ; Off                ;
; Synchronization Register Chain Length                                      ; 2                  ; 2                  ;
; PowerPlay Power Optimization                                               ; Normal compilation ; Normal compilation ;
; HDL message level                                                          ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                            ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                   ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                         ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                  ; 100                ; 100                ;
; Clock MUX Protection                                                       ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                ; Off                ; Off                ;
; Block Design Naming                                                        ; Auto               ; Auto               ;
; SDC constraint protection                                                  ; Off                ; Off                ;
; Synthesis Effort                                                           ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal               ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                       ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                         ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                     ; On                 ; On                 ;
; Synthesis Seed                                                             ; 1                  ; 1                  ;
+----------------------------------------------------------------------------+--------------------+--------------------+


+---------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: sld_signaltap:auto_signaltap_0                         ;
+-------------------------------------------------+--------------------------------------+----------------+
; Parameter Name                                  ; Value                                ; Type           ;
+-------------------------------------------------+--------------------------------------+----------------+
; lpm_type                                        ; sld_signaltap                        ; String         ;
; sld_node_info                                   ; 805334528                            ; Untyped        ;
; SLD_IP_VERSION                                  ; 6                                    ; Signed Integer ;
; SLD_IP_MINOR_VERSION                            ; 0                                    ; Signed Integer ;
; SLD_COMMON_IP_VERSION                           ; 0                                    ; Signed Integer ;
; sld_data_bits                                   ; 4                                    ; Untyped        ;
; sld_trigger_bits                                ; 4                                    ; Untyped        ;
; SLD_NODE_CRC_BITS                               ; 32                                   ; Signed Integer ;
; sld_node_crc_hiword                             ; 35129                                ; Untyped        ;
; sld_node_crc_loword                             ; 55635                                ; Untyped        ;
; SLD_INCREMENTAL_ROUTING                         ; 0                                    ; Signed Integer ;
; sld_sample_depth                                ; 1024                                 ; Untyped        ;
; sld_segment_size                                ; 1024                                 ; Untyped        ;
; SLD_RAM_BLOCK_TYPE                              ; AUTO                                 ; String         ;
; sld_state_bits                                  ; 11                                   ; Untyped        ;
; sld_buffer_full_stop                            ; 1                                    ; Untyped        ;
; SLD_MEM_ADDRESS_BITS                            ; 7                                    ; Signed Integer ;
; SLD_DATA_BIT_CNTR_BITS                          ; 4                                    ; Signed Integer ;
; sld_trigger_level                               ; 1                                    ; Untyped        ;
; sld_trigger_in_enabled                          ; 0                                    ; Untyped        ;
; sld_advanced_trigger_entity                     ; basic,1,                             ; Untyped        ;
; sld_trigger_level_pipeline                      ; 1                                    ; Untyped        ;
; sld_enable_advanced_trigger                     ; 0                                    ; Untyped        ;
; SLD_ADVANCED_TRIGGER_1                          ; NONE                                 ; String         ;
; SLD_ADVANCED_TRIGGER_2                          ; NONE                                 ; String         ;
; SLD_ADVANCED_TRIGGER_3                          ; NONE                                 ; String         ;
; SLD_ADVANCED_TRIGGER_4                          ; NONE                                 ; String         ;
; SLD_ADVANCED_TRIGGER_5                          ; NONE                                 ; String         ;
; SLD_ADVANCED_TRIGGER_6                          ; NONE                                 ; String         ;
; SLD_ADVANCED_TRIGGER_7                          ; NONE                                 ; String         ;
; SLD_ADVANCED_TRIGGER_8                          ; NONE                                 ; String         ;
; SLD_ADVANCED_TRIGGER_9                          ; NONE                                 ; String         ;
; SLD_ADVANCED_TRIGGER_10                         ; NONE                                 ; String         ;
; sld_inversion_mask_length                       ; 36                                   ; Untyped        ;
; sld_inversion_mask                              ; 000000000000000000000000000000000000 ; Untyped        ;
; sld_power_up_trigger                            ; 0                                    ; Untyped        ;
; SLD_STATE_FLOW_MGR_ENTITY                       ; state_flow_mgr_entity.vhd            ; String         ;
; sld_state_flow_use_generated                    ; 0                                    ; Untyped        ;
; sld_current_resource_width                      ; 1                                    ; Untyped        ;
; sld_attribute_mem_mode                          ; OFF                                  ; Untyped        ;
; SLD_STORAGE_QUALIFIER_BITS                      ; 1                                    ; Signed Integer ;
; SLD_STORAGE_QUALIFIER_GAP_RECORD                ; 0                                    ; Signed Integer ;
; SLD_STORAGE_QUALIFIER_MODE                      ; OFF                                  ; String         ;
; SLD_STORAGE_QUALIFIER_ENABLE_ADVANCED_CONDITION ; 0                                    ; Signed Integer ;
; sld_storage_qualifier_inversion_mask_length     ; 0                                    ; Untyped        ;
; SLD_STORAGE_QUALIFIER_ADVANCED_CONDITION_ENTITY ; basic                                ; String         ;
; SLD_STORAGE_QUALIFIER_PIPELINE                  ; 0                                    ; Signed Integer ;
+-------------------------------------------------+--------------------------------------+----------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SignalTap II Logic Analyzer Settings                                                                                                                                                                                                                                    ;
+----------------+------------------+---------------------+------------------+--------------+----------+------------------------+----------------------+--------------------+-----------------------------+-----------------+------------------+--------------------------+
; Instance Index ; Instance Name    ; Trigger Input Width ; Data Input Width ; Sample Depth ; Segments ; Storage Qualifier Type ; Trigger Flow Control ; Trigger Conditions ; Advanced Trigger Conditions ; Trigger In Used ; Trigger Out Used ; Power-Up Trigger Enabled ;
+----------------+------------------+---------------------+------------------+--------------+----------+------------------------+----------------------+--------------------+-----------------------------+-----------------+------------------+--------------------------+
; 0              ; auto_signaltap_0 ; 4                   ; 4                ; 1024         ; 1        ; continuous             ; sequential           ; 1                  ; 0                           ; no              ; no               ; no                       ;
+----------------+------------------+---------------------+------------------+--------------+----------+------------------------+----------------------+--------------------+-----------------------------+-----------------+------------------+--------------------------+


+---------------------------------+
; Analysis & Elaboration Messages ;
+---------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit Analysis & Elaboration
    Info: Version 12.1 Build 177 11/07/2012 SJ Full Version
    Info: Processing started: Fri Nov 18 19:34:45 2016
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off SPI_LCD_12864 -c SPI_LCD_12864 --analysis_and_elaboration
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (12021): Found 1 design units, including 1 entities, in source file top_module.v
    Info (12023): Found entity 1: top_module
Info (12021): Found 1 design units, including 1 entities, in source file lcd_ctl_module.v
    Info (12023): Found entity 1: LCD_CTL_MODULE
Info (12021): Found 1 design units, including 1 entities, in source file initial_module.v
    Info (12023): Found entity 1: INITIAL_MODULE
Info (12021): Found 1 design units, including 1 entities, in source file initial_ctl_module.v
    Info (12023): Found entity 1: INITIAL_CTL_MODULE
Info (12021): Found 1 design units, including 1 entities, in source file draw_module.v
    Info (12023): Found entity 1: DRAW_MODULE
Info (12021): Found 1 design units, including 1 entities, in source file draw_ctl_module.v
    Info (12023): Found entity 1: DRAW_CTL_MODULE
Info (12021): Found 1 design units, including 1 entities, in source file spi_write_module.v
    Info (12023): Found entity 1: SPI_WRITE_MODULE
Info (12021): Found 1 design units, including 1 entities, in source file rom.v
    Info (12023): Found entity 1: ROM
Info (12127): Elaborating entity "top_module" for the top level hierarchy
Info (12128): Elaborating entity "LCD_CTL_MODULE" for hierarchy "LCD_CTL_MODULE:U4"
Info (12128): Elaborating entity "INITIAL_MODULE" for hierarchy "INITIAL_MODULE:U5"
Info (12128): Elaborating entity "INITIAL_CTL_MODULE" for hierarchy "INITIAL_MODULE:U5|INITIAL_CTL_MODULE:U1"
Info (12128): Elaborating entity "SPI_WRITE_MODULE" for hierarchy "INITIAL_MODULE:U5|SPI_WRITE_MODULE:U2"
Info (12128): Elaborating entity "DRAW_MODULE" for hierarchy "DRAW_MODULE:U6"
Info (12128): Elaborating entity "DRAW_CTL_MODULE" for hierarchy "DRAW_MODULE:U6|DRAW_CTL_MODULE:U10"
Info (12128): Elaborating entity "ROM" for hierarchy "DRAW_MODULE:U6|ROM:U2"
Info (12128): Elaborating entity "altsyncram" for hierarchy "DRAW_MODULE:U6|ROM:U2|altsyncram:altsyncram_component"
Info (12130): Elaborated megafunction instantiation "DRAW_MODULE:U6|ROM:U2|altsyncram:altsyncram_component"
Info (12133): Instantiated megafunction "DRAW_MODULE:U6|ROM:U2|altsyncram:altsyncram_component" with the following parameter:
    Info (12134): Parameter "address_aclr_a" = "NONE"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = "../MRI.mif"
    Info (12134): Parameter "intended_device_family" = "Cyclone IV E"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "1024"
    Info (12134): Parameter "operation_mode" = "ROM"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "CLOCK0"
    Info (12134): Parameter "ram_block_type" = "M9K"
    Info (12134): Parameter "widthad_a" = "10"
    Info (12134): Parameter "width_a" = "8"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_31b1.tdf
    Info (12023): Found entity 1: altsyncram_31b1
Info (12128): Elaborating entity "altsyncram_31b1" for hierarchy "DRAW_MODULE:U6|ROM:U2|altsyncram:altsyncram_component|altsyncram_31b1:auto_generated"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_st14.tdf
    Info (12023): Found entity 1: altsyncram_st14
Info (12021): Found 1 design units, including 1 entities, in source file db/mux_psc.tdf
    Info (12023): Found entity 1: mux_psc
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_dvf.tdf
    Info (12023): Found entity 1: decode_dvf
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_qei.tdf
    Info (12023): Found entity 1: cntr_qei
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_89j.tdf
    Info (12023): Found entity 1: cntr_89j
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_cgi.tdf
    Info (12023): Found entity 1: cntr_cgi
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_rgc.tdf
    Info (12023): Found entity 1: cmpr_rgc
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_23j.tdf
    Info (12023): Found entity 1: cntr_23j
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_ngc.tdf
    Info (12023): Found entity 1: cmpr_ngc
Info (12033): Analysis and Synthesis generated SignalTap II or debug node instance "auto_signaltap_0"
Info (12206): 0 design partitions require synthesis
Info (12208): 3 design partitions do not require synthesis
    Info (12229): Partition "Top" does not require synthesis because there were no relevant design changes
    Info (12229): Partition "sld_signaltap:auto_signaltap_0" does not require synthesis because there were no relevant design changes
    Info (12229): Partition "sld_hub:auto_hub" does not require synthesis because there were no relevant design changes
Info (144001): Generated suppressed messages file D:/FPGA_PROC/ALTERA_MODULE_PROC/SPI_LCD_12864/output_files/SPI_LCD_12864.map.smsg
Info: Quartus II 64-Bit Analysis & Elaboration was successful. 0 errors, 0 warnings
    Info: Peak virtual memory: 505 megabytes
    Info: Processing ended: Fri Nov 18 19:34:49 2016
    Info: Elapsed time: 00:00:04
    Info: Total CPU time (on all processors): 00:00:04


+--------------------------------------------+
; Analysis & Elaboration Suppressed Messages ;
+--------------------------------------------+
The suppressed messages can be found in D:/FPGA_PROC/ALTERA_MODULE_PROC/SPI_LCD_12864/output_files/SPI_LCD_12864.map.smsg.


