// Seed: 3816904112
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  input wire id_5;
  inout wire id_4;
  input wire id_3;
  input wire id_2;
  inout tri0 id_1;
  wire id_6;
  parameter id_7 = -1;
  wire  id_8;
  logic id_9;
  logic id_10;
  assign id_1 = 1;
  integer id_11;
  parameter id_12 = id_7;
  wire id_13, id_14;
endmodule
module module_1 (
    output tri0 id_0,
    input  tri0 id_1
);
  int id_3;
  ;
  module_0 modCall_1 (
      id_3,
      id_3,
      id_3,
      id_3,
      id_3
  );
endmodule
