/*
    This file was generated automatically by Alchitry Labs 2.0.24-BETA.
    Do not edit this file directly. Instead edit the original Lucid source.
    This is a temporary file and any changes made to it will be destroyed.
*/

module game_cu (
        input wire clk,
        input wire rst,
        input wire counter_clk,
        input wire [31:0] regfile_rd2,
        input wire p0b0,
        input wire p0b1,
        input wire p1b0,
        input wire p1b1,
        input wire p0wall,
        input wire p1wall,
        output reg [5:0] alufn,
        output reg [2:0] asel,
        output reg [2:0] bsel,
        output reg [1:0] alu_out_sel,
        output reg [2:0] regfile_wa,
        output reg [2:0] regfile_ra1,
        output reg [2:0] regfile_ra2,
        output reg regfile_we,
        output reg [3:0] debug
    );
    always @* begin
        alufn = 1'h0;
        asel = 1'h0;
        bsel = 1'h0;
        alu_out_sel = 1'h0;
        regfile_wa = 1'h0;
        regfile_wa = 1'h0;
        regfile_ra1 = 1'h0;
        regfile_ra2 = 1'h0;
        regfile_we = 1'h0;
        debug = 1'h0;
    end
    
    
endmodule