#-----------------------------------------------------------
# Vivado v2018.2 (64-bit)
# SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
# IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
# Start of session at: Sat Mar  9 23:26:05 2019
# Process ID: 3780
# Current directory: C:/Users/jinyee/FYP/RubikCube/190309Kociemba/kociemba/solution1/impl/verilog
# Command line: vivado.exe -notrace -mode batch -source run_vivado.tcl
# Log file: C:/Users/jinyee/FYP/RubikCube/190309Kociemba/kociemba/solution1/impl/verilog/vivado.log
# Journal file: C:/Users/jinyee/FYP/RubikCube/190309Kociemba/kociemba/solution1/impl/verilog\vivado.jou
#-----------------------------------------------------------
source run_vivado.tcl -notrace
[Sat Mar  9 23:26:16 2019] Launched synth_1...
Run output will be captured here: C:/Users/jinyee/FYP/RubikCube/190309Kociemba/kociemba/solution1/impl/verilog/project.runs/synth_1/runme.log
[Sat Mar  9 23:26:16 2019] Waiting for synth_1 to finish...

*** Running vivado
    with args -log solution.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source solution.tcl


****** Vivado v2018.2 (64-bit)
  **** SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
  **** IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source solution.tcl -notrace
Command: synth_design -top solution -part xc7z020clg400-1 -directive sdx_optimization_effort_high -no_iobuf -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 11804 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 350.102 ; gain = 109.336
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'solution' [C:/Users/jinyee/FYP/RubikCube/190309Kociemba/kociemba/solution1/impl/verilog/solution.v:12]
	Parameter ap_ST_fsm_state1 bound to: 58'b0000000000000000000000000000000000000000000000000000000001 
	Parameter ap_ST_fsm_state2 bound to: 58'b0000000000000000000000000000000000000000000000000000000010 
	Parameter ap_ST_fsm_state3 bound to: 58'b0000000000000000000000000000000000000000000000000000000100 
	Parameter ap_ST_fsm_state4 bound to: 58'b0000000000000000000000000000000000000000000000000000001000 
	Parameter ap_ST_fsm_state5 bound to: 58'b0000000000000000000000000000000000000000000000000000010000 
	Parameter ap_ST_fsm_state6 bound to: 58'b0000000000000000000000000000000000000000000000000000100000 
	Parameter ap_ST_fsm_state7 bound to: 58'b0000000000000000000000000000000000000000000000000001000000 
	Parameter ap_ST_fsm_state8 bound to: 58'b0000000000000000000000000000000000000000000000000010000000 
	Parameter ap_ST_fsm_state9 bound to: 58'b0000000000000000000000000000000000000000000000000100000000 
	Parameter ap_ST_fsm_state10 bound to: 58'b0000000000000000000000000000000000000000000000001000000000 
	Parameter ap_ST_fsm_state11 bound to: 58'b0000000000000000000000000000000000000000000000010000000000 
	Parameter ap_ST_fsm_state12 bound to: 58'b0000000000000000000000000000000000000000000000100000000000 
	Parameter ap_ST_fsm_state13 bound to: 58'b0000000000000000000000000000000000000000000001000000000000 
	Parameter ap_ST_fsm_state14 bound to: 58'b0000000000000000000000000000000000000000000010000000000000 
	Parameter ap_ST_fsm_state15 bound to: 58'b0000000000000000000000000000000000000000000100000000000000 
	Parameter ap_ST_fsm_state16 bound to: 58'b0000000000000000000000000000000000000000001000000000000000 
	Parameter ap_ST_fsm_state17 bound to: 58'b0000000000000000000000000000000000000000010000000000000000 
	Parameter ap_ST_fsm_state18 bound to: 58'b0000000000000000000000000000000000000000100000000000000000 
	Parameter ap_ST_fsm_state19 bound to: 58'b0000000000000000000000000000000000000001000000000000000000 
	Parameter ap_ST_fsm_state20 bound to: 58'b0000000000000000000000000000000000000010000000000000000000 
	Parameter ap_ST_fsm_state21 bound to: 58'b0000000000000000000000000000000000000100000000000000000000 
	Parameter ap_ST_fsm_state22 bound to: 58'b0000000000000000000000000000000000001000000000000000000000 
	Parameter ap_ST_fsm_state23 bound to: 58'b0000000000000000000000000000000000010000000000000000000000 
	Parameter ap_ST_fsm_state24 bound to: 58'b0000000000000000000000000000000000100000000000000000000000 
	Parameter ap_ST_fsm_state25 bound to: 58'b0000000000000000000000000000000001000000000000000000000000 
	Parameter ap_ST_fsm_state26 bound to: 58'b0000000000000000000000000000000010000000000000000000000000 
	Parameter ap_ST_fsm_state27 bound to: 58'b0000000000000000000000000000000100000000000000000000000000 
	Parameter ap_ST_fsm_state28 bound to: 58'b0000000000000000000000000000001000000000000000000000000000 
	Parameter ap_ST_fsm_state29 bound to: 58'b0000000000000000000000000000010000000000000000000000000000 
	Parameter ap_ST_fsm_state30 bound to: 58'b0000000000000000000000000000100000000000000000000000000000 
	Parameter ap_ST_fsm_state31 bound to: 58'b0000000000000000000000000001000000000000000000000000000000 
	Parameter ap_ST_fsm_state32 bound to: 58'b0000000000000000000000000010000000000000000000000000000000 
	Parameter ap_ST_fsm_state33 bound to: 58'b0000000000000000000000000100000000000000000000000000000000 
	Parameter ap_ST_fsm_state34 bound to: 58'b0000000000000000000000001000000000000000000000000000000000 
	Parameter ap_ST_fsm_state35 bound to: 58'b0000000000000000000000010000000000000000000000000000000000 
	Parameter ap_ST_fsm_state36 bound to: 58'b0000000000000000000000100000000000000000000000000000000000 
	Parameter ap_ST_fsm_state37 bound to: 58'b0000000000000000000001000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state38 bound to: 58'b0000000000000000000010000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state39 bound to: 58'b0000000000000000000100000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state40 bound to: 58'b0000000000000000001000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state41 bound to: 58'b0000000000000000010000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state42 bound to: 58'b0000000000000000100000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state43 bound to: 58'b0000000000000001000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state44 bound to: 58'b0000000000000010000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state45 bound to: 58'b0000000000000100000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state46 bound to: 58'b0000000000001000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state47 bound to: 58'b0000000000010000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state48 bound to: 58'b0000000000100000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state49 bound to: 58'b0000000001000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state50 bound to: 58'b0000000010000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state51 bound to: 58'b0000000100000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state52 bound to: 58'b0000001000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state53 bound to: 58'b0000010000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state54 bound to: 58'b0000100000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state55 bound to: 58'b0001000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state56 bound to: 58'b0010000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state57 bound to: 58'b0100000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state58 bound to: 58'b1000000000000000000000000000000000000000000000000000000000 
	Parameter C_S_AXI_CTRL_BUS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_CTRL_BUS_ADDR_WIDTH bound to: 8 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_CTRL_BUS_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_CTRL_BUS_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_CTRL_BUS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_CTRL_BUS_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_CTRL_BUS_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_CTRL_BUS_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_CTRL_BUS_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_CTRL_BUS_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_CTRL_BUS_USER_VALUE bound to: 0 - type: integer 
	Parameter C_M_AXI_CTRL_BUS_PROT_VALUE bound to: 0 - type: integer 
	Parameter C_M_AXI_CTRL_BUS_CACHE_VALUE bound to: 3 - type: integer 
	Parameter C_M_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_CTRL_BUS_WSTRB_WIDTH bound to: 4 - type: integer 
	Parameter C_S_AXI_WSTRB_WIDTH bound to: 4 - type: integer 
	Parameter C_M_AXI_CTRL_BUS_WSTRB_WIDTH bound to: 4 - type: integer 
	Parameter C_M_AXI_WSTRB_WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [C:/Users/jinyee/FYP/RubikCube/190309Kociemba/kociemba/solution1/impl/verilog/solution.v:229]
INFO: [Synth 8-5534] Detected attribute (* use_dsp48 = "no" *) [C:/Users/jinyee/FYP/RubikCube/190309Kociemba/kociemba/solution1/impl/verilog/solution.v:483]
WARNING: [Synth 8-5974] attribute "use_dsp48" has been deprecated, please use "use_dsp" instead 
INFO: [Synth 8-6157] synthesizing module 'solution_res_f_0' [C:/Users/jinyee/FYP/RubikCube/190309Kociemba/kociemba/solution1/impl/verilog/solution_res_f_0.v:61]
	Parameter DataWidth bound to: 3 - type: integer 
	Parameter AddressRange bound to: 54 - type: integer 
	Parameter AddressWidth bound to: 6 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'solution_res_f_0_ram' [C:/Users/jinyee/FYP/RubikCube/190309Kociemba/kociemba/solution1/impl/verilog/solution_res_f_0.v:9]
	Parameter DWIDTH bound to: 3 - type: integer 
	Parameter AWIDTH bound to: 6 - type: integer 
	Parameter MEM_SIZE bound to: 54 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "distributed" *) [C:/Users/jinyee/FYP/RubikCube/190309Kociemba/kociemba/solution1/impl/verilog/solution_res_f_0.v:25]
INFO: [Synth 8-3876] $readmem data file './solution_res_f_0_ram.dat' is read successfully [C:/Users/jinyee/FYP/RubikCube/190309Kociemba/kociemba/solution1/impl/verilog/solution_res_f_0.v:28]
INFO: [Synth 8-6155] done synthesizing module 'solution_res_f_0_ram' (1#1) [C:/Users/jinyee/FYP/RubikCube/190309Kociemba/kociemba/solution1/impl/verilog/solution_res_f_0.v:9]
INFO: [Synth 8-6155] done synthesizing module 'solution_res_f_0' (2#1) [C:/Users/jinyee/FYP/RubikCube/190309Kociemba/kociemba/solution1/impl/verilog/solution_res_f_0.v:61]
INFO: [Synth 8-6157] synthesizing module 'solution_ccRet_cp_0' [C:/Users/jinyee/FYP/RubikCube/190309Kociemba/kociemba/solution1/impl/verilog/solution_ccRet_cp_0.v:49]
	Parameter DataWidth bound to: 3 - type: integer 
	Parameter AddressRange bound to: 8 - type: integer 
	Parameter AddressWidth bound to: 3 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'solution_ccRet_cp_0_ram' [C:/Users/jinyee/FYP/RubikCube/190309Kociemba/kociemba/solution1/impl/verilog/solution_ccRet_cp_0.v:9]
	Parameter DWIDTH bound to: 3 - type: integer 
	Parameter AWIDTH bound to: 3 - type: integer 
	Parameter MEM_SIZE bound to: 8 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "distributed" *) [C:/Users/jinyee/FYP/RubikCube/190309Kociemba/kociemba/solution1/impl/verilog/solution_ccRet_cp_0.v:22]
INFO: [Synth 8-3876] $readmem data file './solution_ccRet_cp_0_ram.dat' is read successfully [C:/Users/jinyee/FYP/RubikCube/190309Kociemba/kociemba/solution1/impl/verilog/solution_ccRet_cp_0.v:25]
INFO: [Synth 8-6155] done synthesizing module 'solution_ccRet_cp_0_ram' (3#1) [C:/Users/jinyee/FYP/RubikCube/190309Kociemba/kociemba/solution1/impl/verilog/solution_ccRet_cp_0.v:9]
INFO: [Synth 8-6155] done synthesizing module 'solution_ccRet_cp_0' (4#1) [C:/Users/jinyee/FYP/RubikCube/190309Kociemba/kociemba/solution1/impl/verilog/solution_ccRet_cp_0.v:49]
INFO: [Synth 8-6157] synthesizing module 'solution_ccRet_ep_0' [C:/Users/jinyee/FYP/RubikCube/190309Kociemba/kociemba/solution1/impl/verilog/solution_ccRet_ep_0.v:49]
	Parameter DataWidth bound to: 4 - type: integer 
	Parameter AddressRange bound to: 12 - type: integer 
	Parameter AddressWidth bound to: 4 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'solution_ccRet_ep_0_ram' [C:/Users/jinyee/FYP/RubikCube/190309Kociemba/kociemba/solution1/impl/verilog/solution_ccRet_ep_0.v:9]
	Parameter DWIDTH bound to: 4 - type: integer 
	Parameter AWIDTH bound to: 4 - type: integer 
	Parameter MEM_SIZE bound to: 12 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "distributed" *) [C:/Users/jinyee/FYP/RubikCube/190309Kociemba/kociemba/solution1/impl/verilog/solution_ccRet_ep_0.v:22]
INFO: [Synth 8-3876] $readmem data file './solution_ccRet_ep_0_ram.dat' is read successfully [C:/Users/jinyee/FYP/RubikCube/190309Kociemba/kociemba/solution1/impl/verilog/solution_ccRet_ep_0.v:25]
INFO: [Synth 8-6155] done synthesizing module 'solution_ccRet_ep_0_ram' (5#1) [C:/Users/jinyee/FYP/RubikCube/190309Kociemba/kociemba/solution1/impl/verilog/solution_ccRet_ep_0.v:9]
INFO: [Synth 8-6155] done synthesizing module 'solution_ccRet_ep_0' (6#1) [C:/Users/jinyee/FYP/RubikCube/190309Kociemba/kociemba/solution1/impl/verilog/solution_ccRet_ep_0.v:49]
INFO: [Synth 8-6157] synthesizing module 'solution_ccRet_co_0' [C:/Users/jinyee/FYP/RubikCube/190309Kociemba/kociemba/solution1/impl/verilog/solution_ccRet_co_0.v:49]
	Parameter DataWidth bound to: 2 - type: integer 
	Parameter AddressRange bound to: 8 - type: integer 
	Parameter AddressWidth bound to: 3 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'solution_ccRet_co_0_ram' [C:/Users/jinyee/FYP/RubikCube/190309Kociemba/kociemba/solution1/impl/verilog/solution_ccRet_co_0.v:9]
	Parameter DWIDTH bound to: 2 - type: integer 
	Parameter AWIDTH bound to: 3 - type: integer 
	Parameter MEM_SIZE bound to: 8 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "distributed" *) [C:/Users/jinyee/FYP/RubikCube/190309Kociemba/kociemba/solution1/impl/verilog/solution_ccRet_co_0.v:22]
INFO: [Synth 8-3876] $readmem data file './solution_ccRet_co_0_ram.dat' is read successfully [C:/Users/jinyee/FYP/RubikCube/190309Kociemba/kociemba/solution1/impl/verilog/solution_ccRet_co_0.v:25]
INFO: [Synth 8-6155] done synthesizing module 'solution_ccRet_co_0_ram' (7#1) [C:/Users/jinyee/FYP/RubikCube/190309Kociemba/kociemba/solution1/impl/verilog/solution_ccRet_co_0.v:9]
INFO: [Synth 8-6155] done synthesizing module 'solution_ccRet_co_0' (8#1) [C:/Users/jinyee/FYP/RubikCube/190309Kociemba/kociemba/solution1/impl/verilog/solution_ccRet_co_0.v:49]
INFO: [Synth 8-6157] synthesizing module 'solution_ccRet_eo_0' [C:/Users/jinyee/FYP/RubikCube/190309Kociemba/kociemba/solution1/impl/verilog/solution_ccRet_eo_0.v:49]
	Parameter DataWidth bound to: 1 - type: integer 
	Parameter AddressRange bound to: 12 - type: integer 
	Parameter AddressWidth bound to: 4 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'solution_ccRet_eo_0_ram' [C:/Users/jinyee/FYP/RubikCube/190309Kociemba/kociemba/solution1/impl/verilog/solution_ccRet_eo_0.v:9]
	Parameter DWIDTH bound to: 1 - type: integer 
	Parameter AWIDTH bound to: 4 - type: integer 
	Parameter MEM_SIZE bound to: 12 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "distributed" *) [C:/Users/jinyee/FYP/RubikCube/190309Kociemba/kociemba/solution1/impl/verilog/solution_ccRet_eo_0.v:22]
INFO: [Synth 8-3876] $readmem data file './solution_ccRet_eo_0_ram.dat' is read successfully [C:/Users/jinyee/FYP/RubikCube/190309Kociemba/kociemba/solution1/impl/verilog/solution_ccRet_eo_0.v:25]
INFO: [Synth 8-6155] done synthesizing module 'solution_ccRet_eo_0_ram' (9#1) [C:/Users/jinyee/FYP/RubikCube/190309Kociemba/kociemba/solution1/impl/verilog/solution_ccRet_eo_0.v:9]
INFO: [Synth 8-6155] done synthesizing module 'solution_ccRet_eo_0' (10#1) [C:/Users/jinyee/FYP/RubikCube/190309Kociemba/kociemba/solution1/impl/verilog/solution_ccRet_eo_0.v:49]
INFO: [Synth 8-6157] synthesizing module 'solution_search_mpcA' [C:/Users/jinyee/FYP/RubikCube/190309Kociemba/kociemba/solution1/impl/verilog/solution_search_mpcA.v:49]
	Parameter DataWidth bound to: 6 - type: integer 
	Parameter AddressRange bound to: 31 - type: integer 
	Parameter AddressWidth bound to: 5 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'solution_search_mpcA_ram' [C:/Users/jinyee/FYP/RubikCube/190309Kociemba/kociemba/solution1/impl/verilog/solution_search_mpcA.v:9]
	Parameter DWIDTH bound to: 6 - type: integer 
	Parameter AWIDTH bound to: 5 - type: integer 
	Parameter MEM_SIZE bound to: 31 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "distributed" *) [C:/Users/jinyee/FYP/RubikCube/190309Kociemba/kociemba/solution1/impl/verilog/solution_search_mpcA.v:22]
INFO: [Synth 8-3876] $readmem data file './solution_search_mpcA_ram.dat' is read successfully [C:/Users/jinyee/FYP/RubikCube/190309Kociemba/kociemba/solution1/impl/verilog/solution_search_mpcA.v:25]
INFO: [Synth 8-6155] done synthesizing module 'solution_search_mpcA_ram' (11#1) [C:/Users/jinyee/FYP/RubikCube/190309Kociemba/kociemba/solution1/impl/verilog/solution_search_mpcA.v:9]
INFO: [Synth 8-6155] done synthesizing module 'solution_search_mpcA' (12#1) [C:/Users/jinyee/FYP/RubikCube/190309Kociemba/kociemba/solution1/impl/verilog/solution_search_mpcA.v:49]
INFO: [Synth 8-6157] synthesizing module 'solution_search_aqcK' [C:/Users/jinyee/FYP/RubikCube/190309Kociemba/kociemba/solution1/impl/verilog/solution_search_aqcK.v:69]
	Parameter DataWidth bound to: 32 - type: integer 
	Parameter AddressRange bound to: 31 - type: integer 
	Parameter AddressWidth bound to: 5 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'solution_search_aqcK_ram' [C:/Users/jinyee/FYP/RubikCube/190309Kociemba/kociemba/solution1/impl/verilog/solution_search_aqcK.v:9]
	Parameter DWIDTH bound to: 32 - type: integer 
	Parameter AWIDTH bound to: 5 - type: integer 
	Parameter MEM_SIZE bound to: 31 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "block" *) [C:/Users/jinyee/FYP/RubikCube/190309Kociemba/kociemba/solution1/impl/verilog/solution_search_aqcK.v:27]
INFO: [Synth 8-3876] $readmem data file './solution_search_aqcK_ram.dat' is read successfully [C:/Users/jinyee/FYP/RubikCube/190309Kociemba/kociemba/solution1/impl/verilog/solution_search_aqcK.v:30]
INFO: [Synth 8-6155] done synthesizing module 'solution_search_aqcK_ram' (13#1) [C:/Users/jinyee/FYP/RubikCube/190309Kociemba/kociemba/solution1/impl/verilog/solution_search_aqcK.v:9]
INFO: [Synth 8-6155] done synthesizing module 'solution_search_aqcK' (14#1) [C:/Users/jinyee/FYP/RubikCube/190309Kociemba/kociemba/solution1/impl/verilog/solution_search_aqcK.v:69]
INFO: [Synth 8-6157] synthesizing module 'solution_search_prcU' [C:/Users/jinyee/FYP/RubikCube/190309Kociemba/kociemba/solution1/impl/verilog/solution_search_prcU.v:49]
	Parameter DataWidth bound to: 32 - type: integer 
	Parameter AddressRange bound to: 31 - type: integer 
	Parameter AddressWidth bound to: 5 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'solution_search_prcU_ram' [C:/Users/jinyee/FYP/RubikCube/190309Kociemba/kociemba/solution1/impl/verilog/solution_search_prcU.v:9]
	Parameter DWIDTH bound to: 32 - type: integer 
	Parameter AWIDTH bound to: 5 - type: integer 
	Parameter MEM_SIZE bound to: 31 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "distributed" *) [C:/Users/jinyee/FYP/RubikCube/190309Kociemba/kociemba/solution1/impl/verilog/solution_search_prcU.v:22]
INFO: [Synth 8-3876] $readmem data file './solution_search_prcU_ram.dat' is read successfully [C:/Users/jinyee/FYP/RubikCube/190309Kociemba/kociemba/solution1/impl/verilog/solution_search_prcU.v:25]
INFO: [Synth 8-6155] done synthesizing module 'solution_search_prcU_ram' (15#1) [C:/Users/jinyee/FYP/RubikCube/190309Kociemba/kociemba/solution1/impl/verilog/solution_search_prcU.v:9]
INFO: [Synth 8-6155] done synthesizing module 'solution_search_prcU' (16#1) [C:/Users/jinyee/FYP/RubikCube/190309Kociemba/kociemba/solution1/impl/verilog/solution_search_prcU.v:49]
INFO: [Synth 8-6157] synthesizing module 'totalDepth_searchncg' [C:/Users/jinyee/FYP/RubikCube/190309Kociemba/kociemba/solution1/impl/verilog/totalDepth_searchncg.v:49]
	Parameter DataWidth bound to: 16 - type: integer 
	Parameter AddressRange bound to: 31 - type: integer 
	Parameter AddressWidth bound to: 5 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'totalDepth_searchncg_ram' [C:/Users/jinyee/FYP/RubikCube/190309Kociemba/kociemba/solution1/impl/verilog/totalDepth_searchncg.v:9]
	Parameter DWIDTH bound to: 16 - type: integer 
	Parameter AWIDTH bound to: 5 - type: integer 
	Parameter MEM_SIZE bound to: 31 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "distributed" *) [C:/Users/jinyee/FYP/RubikCube/190309Kociemba/kociemba/solution1/impl/verilog/totalDepth_searchncg.v:22]
INFO: [Synth 8-3876] $readmem data file './totalDepth_searchncg_ram.dat' is read successfully [C:/Users/jinyee/FYP/RubikCube/190309Kociemba/kociemba/solution1/impl/verilog/totalDepth_searchncg.v:25]
INFO: [Synth 8-6155] done synthesizing module 'totalDepth_searchncg_ram' (17#1) [C:/Users/jinyee/FYP/RubikCube/190309Kociemba/kociemba/solution1/impl/verilog/totalDepth_searchncg.v:9]
INFO: [Synth 8-6155] done synthesizing module 'totalDepth_searchncg' (18#1) [C:/Users/jinyee/FYP/RubikCube/190309Kociemba/kociemba/solution1/impl/verilog/totalDepth_searchncg.v:49]
INFO: [Synth 8-6157] synthesizing module 'solution_CTRL_BUS_s_axi' [C:/Users/jinyee/FYP/RubikCube/190309Kociemba/kociemba/solution1/impl/verilog/solution_CTRL_BUS_s_axi.v:9]
	Parameter C_S_AXI_ADDR_WIDTH bound to: 8 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter ADDR_AP_CTRL bound to: 8'b00000000 
	Parameter ADDR_GIE bound to: 8'b00000100 
	Parameter ADDR_IER bound to: 8'b00001000 
	Parameter ADDR_ISR bound to: 8'b00001100 
	Parameter ADDR_MAXDEPTH_DATA_0 bound to: 8'b10000000 
	Parameter ADDR_MAXDEPTH_CTRL bound to: 8'b10000100 
	Parameter ADDR_UNSOLVABLE_DATA_0 bound to: 8'b10001000 
	Parameter ADDR_UNSOLVABLE_CTRL bound to: 8'b10001100 
	Parameter ADDR_ENCODE_LENGTH_DATA_0 bound to: 8'b10010000 
	Parameter ADDR_ENCODE_LENGTH_CTRL bound to: 8'b10010100 
	Parameter ADDR_TWISTMOVE2_DATA_0 bound to: 8'b00010000 
	Parameter ADDR_TWISTMOVE2_CTRL bound to: 8'b00010100 
	Parameter ADDR_FLIPMOVE2_DATA_0 bound to: 8'b00011000 
	Parameter ADDR_FLIPMOVE2_CTRL bound to: 8'b00011100 
	Parameter ADDR_FRTOBR_MOVE2_DATA_0 bound to: 8'b00100000 
	Parameter ADDR_FRTOBR_MOVE2_CTRL bound to: 8'b00100100 
	Parameter ADDR_URFTODLF_MOVE2_DATA_0 bound to: 8'b00101000 
	Parameter ADDR_URFTODLF_MOVE2_CTRL bound to: 8'b00101100 
	Parameter ADDR_URTODF_MOVE2_DATA_0 bound to: 8'b00110000 
	Parameter ADDR_URTODF_MOVE2_CTRL bound to: 8'b00110100 
	Parameter ADDR_URTOUL_MOVE2_DATA_0 bound to: 8'b00111000 
	Parameter ADDR_URTOUL_MOVE2_CTRL bound to: 8'b00111100 
	Parameter ADDR_UBTODF_MOVE2_DATA_0 bound to: 8'b10011000 
	Parameter ADDR_UBTODF_MOVE2_CTRL bound to: 8'b10011100 
	Parameter ADDR_MERGEURTOULANDUBTODF2_DATA_0 bound to: 8'b11000000 
	Parameter ADDR_MERGEURTOULANDUBTODF2_CTRL bound to: 8'b11000100 
	Parameter ADDR_SLICE_URFTODLF_PARITY_PRUN2_DATA_0 bound to: 8'b11001000 
	Parameter ADDR_SLICE_URFTODLF_PARITY_PRUN2_CTRL bound to: 8'b11001100 
	Parameter ADDR_SLICE_URTODF_PARITY_PRUN2_DATA_0 bound to: 8'b11010000 
	Parameter ADDR_SLICE_URTODF_PARITY_PRUN2_CTRL bound to: 8'b11010100 
	Parameter ADDR_SLICE_TWIST_PRUN2_DATA_0 bound to: 8'b11011000 
	Parameter ADDR_SLICE_TWIST_PRUN2_CTRL bound to: 8'b11011100 
	Parameter ADDR_SLICE_FLIP_PRUN2_DATA_0 bound to: 8'b11100000 
	Parameter ADDR_SLICE_FLIP_PRUN2_CTRL bound to: 8'b11100100 
	Parameter ADDR_FACELETS_BASE bound to: 8'b01000000 
	Parameter ADDR_FACELETS_HIGH bound to: 8'b01111111 
	Parameter ADDR_ENCODE_ARRAY_BASE bound to: 8'b10100000 
	Parameter ADDR_ENCODE_ARRAY_HIGH bound to: 8'b10111111 
	Parameter WRIDLE bound to: 2'b00 
	Parameter WRDATA bound to: 2'b01 
	Parameter WRRESP bound to: 2'b10 
	Parameter WRRESET bound to: 2'b11 
	Parameter RDIDLE bound to: 2'b00 
	Parameter RDDATA bound to: 2'b01 
	Parameter RDRESET bound to: 2'b10 
	Parameter ADDR_BITS bound to: 8 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'solution_CTRL_BUS_s_axi_ram' [C:/Users/jinyee/FYP/RubikCube/190309Kociemba/kociemba/solution1/impl/verilog/solution_CTRL_BUS_s_axi.v:860]
	Parameter BYTES bound to: 4 - type: integer 
	Parameter DEPTH bound to: 14 - type: integer 
	Parameter AWIDTH bound to: 4 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'solution_CTRL_BUS_s_axi_ram' (19#1) [C:/Users/jinyee/FYP/RubikCube/190309Kociemba/kociemba/solution1/impl/verilog/solution_CTRL_BUS_s_axi.v:860]
INFO: [Synth 8-6157] synthesizing module 'solution_CTRL_BUS_s_axi_ram__parameterized0' [C:/Users/jinyee/FYP/RubikCube/190309Kociemba/kociemba/solution1/impl/verilog/solution_CTRL_BUS_s_axi.v:860]
	Parameter BYTES bound to: 4 - type: integer 
	Parameter DEPTH bound to: 8 - type: integer 
	Parameter AWIDTH bound to: 3 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'solution_CTRL_BUS_s_axi_ram__parameterized0' (19#1) [C:/Users/jinyee/FYP/RubikCube/190309Kociemba/kociemba/solution1/impl/verilog/solution_CTRL_BUS_s_axi.v:860]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/jinyee/FYP/RubikCube/190309Kociemba/kociemba/solution1/impl/verilog/solution_CTRL_BUS_s_axi.v:399]
WARNING: [Synth 8-6014] Unused sequential element int_encode_array_shift_reg was removed.  [C:/Users/jinyee/FYP/RubikCube/190309Kociemba/kociemba/solution1/impl/verilog/solution_CTRL_BUS_s_axi.v:850]
INFO: [Synth 8-6155] done synthesizing module 'solution_CTRL_BUS_s_axi' (20#1) [C:/Users/jinyee/FYP/RubikCube/190309Kociemba/kociemba/solution1/impl/verilog/solution_CTRL_BUS_s_axi.v:9]
INFO: [Synth 8-6157] synthesizing module 'solution_CTRL_BUS_m_axi' [C:/Users/jinyee/FYP/RubikCube/190309Kociemba/kociemba/solution1/impl/verilog/solution_CTRL_BUS_m_axi.v:10]
	Parameter CONSERVATIVE bound to: 0 - type: integer 
	Parameter NUM_READ_OUTSTANDING bound to: 16 - type: integer 
	Parameter NUM_WRITE_OUTSTANDING bound to: 16 - type: integer 
	Parameter MAX_READ_BURST_LENGTH bound to: 16 - type: integer 
	Parameter MAX_WRITE_BURST_LENGTH bound to: 16 - type: integer 
	Parameter C_M_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_TARGET_ADDR bound to: 0 - type: integer 
	Parameter C_M_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_USER_VALUE bound to: 0 - type: integer 
	Parameter C_PROT_VALUE bound to: 0 - type: integer 
	Parameter C_CACHE_VALUE bound to: 3 - type: integer 
	Parameter USER_DW bound to: 16 - type: integer 
	Parameter USER_AW bound to: 32 - type: integer 
	Parameter USER_MAXREQS bound to: 5 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'solution_CTRL_BUS_m_axi_throttl' [C:/Users/jinyee/FYP/RubikCube/190309Kociemba/kociemba/solution1/impl/verilog/solution_CTRL_BUS_m_axi.v:708]
	Parameter USED_FIX bound to: 0 - type: integer 
	Parameter FIX_VALUE bound to: 4 - type: integer 
	Parameter ADDR_WIDTH bound to: 32 - type: integer 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter DEPTH bound to: 16 - type: integer 
	Parameter USER_MAXREQS bound to: 16 - type: integer 
	Parameter CONSERVATIVE bound to: 0 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'solution_CTRL_BUS_m_axi_throttl' (21#1) [C:/Users/jinyee/FYP/RubikCube/190309Kociemba/kociemba/solution1/impl/verilog/solution_CTRL_BUS_m_axi.v:708]
INFO: [Synth 8-6157] synthesizing module 'solution_CTRL_BUS_m_axi_write' [C:/Users/jinyee/FYP/RubikCube/190309Kociemba/kociemba/solution1/impl/verilog/solution_CTRL_BUS_m_axi.v:1697]
	Parameter NUM_WRITE_OUTSTANDING bound to: 16 - type: integer 
	Parameter MAX_WRITE_BURST_LENGTH bound to: 16 - type: integer 
	Parameter C_M_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_TARGET_ADDR bound to: 0 - type: integer 
	Parameter C_M_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_USER_VALUE bound to: 0 - type: integer 
	Parameter C_PROT_VALUE bound to: 0 - type: integer 
	Parameter C_CACHE_VALUE bound to: 3 - type: integer 
	Parameter USER_DW bound to: 16 - type: integer 
	Parameter USER_AW bound to: 32 - type: integer 
	Parameter USER_MAXREQS bound to: 5 - type: integer 
	Parameter USER_DATA_WIDTH bound to: 16 - type: integer 
	Parameter USER_DATA_BYTES bound to: 2 - type: integer 
	Parameter USER_ADDR_ALIGN bound to: 1 - type: integer 
	Parameter BUS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter BUS_DATA_BYTES bound to: 4 - type: integer 
	Parameter BUS_ADDR_ALIGN bound to: 2 - type: integer 
	Parameter NUM_WRITE_WIDTH bound to: 4 - type: integer 
	Parameter TARGET_ADDR bound to: 0 - type: integer 
	Parameter BOUNDARY_BEATS bound to: 10'b1111111111 
INFO: [Synth 8-6157] synthesizing module 'solution_CTRL_BUS_m_axi_fifo' [C:/Users/jinyee/FYP/RubikCube/190309Kociemba/kociemba/solution1/impl/verilog/solution_CTRL_BUS_m_axi.v:418]
	Parameter DATA_BITS bound to: 10 - type: integer 
	Parameter DEPTH bound to: 5 - type: integer 
	Parameter DEPTH_BITS bound to: 3 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'solution_CTRL_BUS_m_axi_fifo' (22#1) [C:/Users/jinyee/FYP/RubikCube/190309Kociemba/kociemba/solution1/impl/verilog/solution_CTRL_BUS_m_axi.v:418]
INFO: [Synth 8-6157] synthesizing module 'solution_CTRL_BUS_m_axi_decoder' [C:/Users/jinyee/FYP/RubikCube/190309Kociemba/kociemba/solution1/impl/verilog/solution_CTRL_BUS_m_axi.v:692]
	Parameter DIN_WIDTH bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'solution_CTRL_BUS_m_axi_decoder' (23#1) [C:/Users/jinyee/FYP/RubikCube/190309Kociemba/kociemba/solution1/impl/verilog/solution_CTRL_BUS_m_axi.v:692]
INFO: [Synth 8-6157] synthesizing module 'solution_CTRL_BUS_m_axi_reg_slice' [C:/Users/jinyee/FYP/RubikCube/190309Kociemba/kociemba/solution1/impl/verilog/solution_CTRL_BUS_m_axi.v:314]
	Parameter N bound to: 64 - type: integer 
	Parameter ZERO bound to: 2'b10 
	Parameter ONE bound to: 2'b11 
	Parameter TWO bound to: 2'b01 
INFO: [Synth 8-6155] done synthesizing module 'solution_CTRL_BUS_m_axi_reg_slice' (24#1) [C:/Users/jinyee/FYP/RubikCube/190309Kociemba/kociemba/solution1/impl/verilog/solution_CTRL_BUS_m_axi.v:314]
INFO: [Synth 8-6157] synthesizing module 'solution_CTRL_BUS_m_axi_fifo__parameterized0' [C:/Users/jinyee/FYP/RubikCube/190309Kociemba/kociemba/solution1/impl/verilog/solution_CTRL_BUS_m_axi.v:418]
	Parameter DATA_BITS bound to: 64 - type: integer 
	Parameter DEPTH bound to: 5 - type: integer 
	Parameter DEPTH_BITS bound to: 3 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'solution_CTRL_BUS_m_axi_fifo__parameterized0' (24#1) [C:/Users/jinyee/FYP/RubikCube/190309Kociemba/kociemba/solution1/impl/verilog/solution_CTRL_BUS_m_axi.v:418]
INFO: [Synth 8-6157] synthesizing module 'solution_CTRL_BUS_m_axi_buffer' [C:/Users/jinyee/FYP/RubikCube/190309Kociemba/kociemba/solution1/impl/verilog/solution_CTRL_BUS_m_axi.v:527]
	Parameter MEM_STYLE bound to: block - type: string 
	Parameter DATA_WIDTH bound to: 18 - type: integer 
	Parameter ADDR_WIDTH bound to: 8 - type: integer 
	Parameter DEPTH bound to: 256 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'solution_CTRL_BUS_m_axi_buffer' (25#1) [C:/Users/jinyee/FYP/RubikCube/190309Kociemba/kociemba/solution1/impl/verilog/solution_CTRL_BUS_m_axi.v:527]
INFO: [Synth 8-6157] synthesizing module 'solution_CTRL_BUS_m_axi_fifo__parameterized1' [C:/Users/jinyee/FYP/RubikCube/190309Kociemba/kociemba/solution1/impl/verilog/solution_CTRL_BUS_m_axi.v:418]
	Parameter DATA_BITS bound to: 2 - type: integer 
	Parameter DEPTH bound to: 15 - type: integer 
	Parameter DEPTH_BITS bound to: 4 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'solution_CTRL_BUS_m_axi_fifo__parameterized1' (25#1) [C:/Users/jinyee/FYP/RubikCube/190309Kociemba/kociemba/solution1/impl/verilog/solution_CTRL_BUS_m_axi.v:418]
INFO: [Synth 8-6157] synthesizing module 'solution_CTRL_BUS_m_axi_fifo__parameterized2' [C:/Users/jinyee/FYP/RubikCube/190309Kociemba/kociemba/solution1/impl/verilog/solution_CTRL_BUS_m_axi.v:418]
	Parameter DATA_BITS bound to: 2 - type: integer 
	Parameter DEPTH bound to: 5 - type: integer 
	Parameter DEPTH_BITS bound to: 3 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'solution_CTRL_BUS_m_axi_fifo__parameterized2' (25#1) [C:/Users/jinyee/FYP/RubikCube/190309Kociemba/kociemba/solution1/impl/verilog/solution_CTRL_BUS_m_axi.v:418]
INFO: [Synth 8-6155] done synthesizing module 'solution_CTRL_BUS_m_axi_write' (26#1) [C:/Users/jinyee/FYP/RubikCube/190309Kociemba/kociemba/solution1/impl/verilog/solution_CTRL_BUS_m_axi.v:1697]
INFO: [Synth 8-6157] synthesizing module 'solution_CTRL_BUS_m_axi_read' [C:/Users/jinyee/FYP/RubikCube/190309Kociemba/kociemba/solution1/impl/verilog/solution_CTRL_BUS_m_axi.v:900]
	Parameter NUM_READ_OUTSTANDING bound to: 16 - type: integer 
	Parameter MAX_READ_BURST_LENGTH bound to: 16 - type: integer 
	Parameter C_M_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_TARGET_ADDR bound to: 0 - type: integer 
	Parameter C_M_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_USER_VALUE bound to: 0 - type: integer 
	Parameter C_PROT_VALUE bound to: 0 - type: integer 
	Parameter C_CACHE_VALUE bound to: 3 - type: integer 
	Parameter USER_DW bound to: 16 - type: integer 
	Parameter USER_AW bound to: 32 - type: integer 
	Parameter USER_MAXREQS bound to: 5 - type: integer 
	Parameter USER_DATA_WIDTH bound to: 16 - type: integer 
	Parameter USER_DATA_BYTES bound to: 2 - type: integer 
	Parameter USER_ADDR_ALIGN bound to: 1 - type: integer 
	Parameter BUS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter BUS_DATA_BYTES bound to: 4 - type: integer 
	Parameter BUS_ADDR_ALIGN bound to: 2 - type: integer 
	Parameter NUM_READ_WIDTH bound to: 4 - type: integer 
	Parameter TARGET_ADDR bound to: 0 - type: integer 
	Parameter BOUNDARY_BEATS bound to: 10'b1111111111 
INFO: [Synth 8-6157] synthesizing module 'solution_CTRL_BUS_m_axi_buffer__parameterized0' [C:/Users/jinyee/FYP/RubikCube/190309Kociemba/kociemba/solution1/impl/verilog/solution_CTRL_BUS_m_axi.v:527]
	Parameter MEM_STYLE bound to: block - type: string 
	Parameter DATA_WIDTH bound to: 35 - type: integer 
	Parameter ADDR_WIDTH bound to: 8 - type: integer 
	Parameter DEPTH bound to: 256 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'solution_CTRL_BUS_m_axi_buffer__parameterized0' (26#1) [C:/Users/jinyee/FYP/RubikCube/190309Kociemba/kociemba/solution1/impl/verilog/solution_CTRL_BUS_m_axi.v:527]
INFO: [Synth 8-6157] synthesizing module 'solution_CTRL_BUS_m_axi_reg_slice__parameterized0' [C:/Users/jinyee/FYP/RubikCube/190309Kociemba/kociemba/solution1/impl/verilog/solution_CTRL_BUS_m_axi.v:314]
	Parameter N bound to: 18 - type: integer 
	Parameter ZERO bound to: 2'b10 
	Parameter ONE bound to: 2'b11 
	Parameter TWO bound to: 2'b01 
INFO: [Synth 8-6155] done synthesizing module 'solution_CTRL_BUS_m_axi_reg_slice__parameterized0' (26#1) [C:/Users/jinyee/FYP/RubikCube/190309Kociemba/kociemba/solution1/impl/verilog/solution_CTRL_BUS_m_axi.v:314]
INFO: [Synth 8-6155] done synthesizing module 'solution_CTRL_BUS_m_axi_read' (27#1) [C:/Users/jinyee/FYP/RubikCube/190309Kociemba/kociemba/solution1/impl/verilog/solution_CTRL_BUS_m_axi.v:900]
INFO: [Synth 8-6155] done synthesizing module 'solution_CTRL_BUS_m_axi' (28#1) [C:/Users/jinyee/FYP/RubikCube/190309Kociemba/kociemba/solution1/impl/verilog/solution_CTRL_BUS_m_axi.v:10]
INFO: [Synth 8-6157] synthesizing module 'solution_count' [C:/Users/jinyee/FYP/RubikCube/190309Kociemba/kociemba/solution1/impl/verilog/solution_count.v:46]
	Parameter DataWidth bound to: 32 - type: integer 
	Parameter AddressRange bound to: 6 - type: integer 
	Parameter AddressWidth bound to: 3 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'solution_count_ram' [C:/Users/jinyee/FYP/RubikCube/190309Kociemba/kociemba/solution1/impl/verilog/solution_count.v:9]
	Parameter DWIDTH bound to: 32 - type: integer 
	Parameter AWIDTH bound to: 3 - type: integer 
	Parameter MEM_SIZE bound to: 6 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "distributed" *) [C:/Users/jinyee/FYP/RubikCube/190309Kociemba/kociemba/solution1/impl/verilog/solution_count.v:22]
INFO: [Synth 8-6155] done synthesizing module 'solution_count_ram' (29#1) [C:/Users/jinyee/FYP/RubikCube/190309Kociemba/kociemba/solution1/impl/verilog/solution_count.v:9]
INFO: [Synth 8-6155] done synthesizing module 'solution_count' (30#1) [C:/Users/jinyee/FYP/RubikCube/190309Kociemba/kociemba/solution1/impl/verilog/solution_count.v:46]
INFO: [Synth 8-6157] synthesizing module 'get_coordcube' [C:/Users/jinyee/FYP/RubikCube/190309Kociemba/kociemba/solution1/impl/verilog/get_coordcube.v:10]
	Parameter ap_ST_fsm_state1 bound to: 16'b0000000000000001 
	Parameter ap_ST_fsm_state2 bound to: 16'b0000000000000010 
	Parameter ap_ST_fsm_state3 bound to: 16'b0000000000000100 
	Parameter ap_ST_fsm_state4 bound to: 16'b0000000000001000 
	Parameter ap_ST_fsm_state5 bound to: 16'b0000000000010000 
	Parameter ap_ST_fsm_state6 bound to: 16'b0000000000100000 
	Parameter ap_ST_fsm_state7 bound to: 16'b0000000001000000 
	Parameter ap_ST_fsm_state8 bound to: 16'b0000000010000000 
	Parameter ap_ST_fsm_state9 bound to: 16'b0000000100000000 
	Parameter ap_ST_fsm_state10 bound to: 16'b0000001000000000 
	Parameter ap_ST_fsm_state11 bound to: 16'b0000010000000000 
	Parameter ap_ST_fsm_state12 bound to: 16'b0000100000000000 
	Parameter ap_ST_fsm_state13 bound to: 16'b0001000000000000 
	Parameter ap_ST_fsm_state14 bound to: 16'b0010000000000000 
	Parameter ap_ST_fsm_state15 bound to: 16'b0100000000000000 
	Parameter ap_ST_fsm_state16 bound to: 16'b1000000000000000 
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [C:/Users/jinyee/FYP/RubikCube/190309Kociemba/kociemba/solution1/impl/verilog/get_coordcube.v:112]
INFO: [Synth 8-6157] synthesizing module 'getFRtoBR' [C:/Users/jinyee/FYP/RubikCube/190309Kociemba/kociemba/solution1/impl/verilog/getFRtoBR.v:10]
	Parameter ap_ST_fsm_state1 bound to: 47'b00000000000000000000000000000000000000000000001 
	Parameter ap_ST_fsm_state2 bound to: 47'b00000000000000000000000000000000000000000000010 
	Parameter ap_ST_fsm_state3 bound to: 47'b00000000000000000000000000000000000000000000100 
	Parameter ap_ST_fsm_state4 bound to: 47'b00000000000000000000000000000000000000000001000 
	Parameter ap_ST_fsm_state5 bound to: 47'b00000000000000000000000000000000000000000010000 
	Parameter ap_ST_fsm_state6 bound to: 47'b00000000000000000000000000000000000000000100000 
	Parameter ap_ST_fsm_state7 bound to: 47'b00000000000000000000000000000000000000001000000 
	Parameter ap_ST_fsm_state8 bound to: 47'b00000000000000000000000000000000000000010000000 
	Parameter ap_ST_fsm_state9 bound to: 47'b00000000000000000000000000000000000000100000000 
	Parameter ap_ST_fsm_state10 bound to: 47'b00000000000000000000000000000000000001000000000 
	Parameter ap_ST_fsm_state11 bound to: 47'b00000000000000000000000000000000000010000000000 
	Parameter ap_ST_fsm_state12 bound to: 47'b00000000000000000000000000000000000100000000000 
	Parameter ap_ST_fsm_state13 bound to: 47'b00000000000000000000000000000000001000000000000 
	Parameter ap_ST_fsm_state14 bound to: 47'b00000000000000000000000000000000010000000000000 
	Parameter ap_ST_fsm_state15 bound to: 47'b00000000000000000000000000000000100000000000000 
	Parameter ap_ST_fsm_state16 bound to: 47'b00000000000000000000000000000001000000000000000 
	Parameter ap_ST_fsm_state17 bound to: 47'b00000000000000000000000000000010000000000000000 
	Parameter ap_ST_fsm_state18 bound to: 47'b00000000000000000000000000000100000000000000000 
	Parameter ap_ST_fsm_state19 bound to: 47'b00000000000000000000000000001000000000000000000 
	Parameter ap_ST_fsm_state20 bound to: 47'b00000000000000000000000000010000000000000000000 
	Parameter ap_ST_fsm_state21 bound to: 47'b00000000000000000000000000100000000000000000000 
	Parameter ap_ST_fsm_state22 bound to: 47'b00000000000000000000000001000000000000000000000 
	Parameter ap_ST_fsm_state23 bound to: 47'b00000000000000000000000010000000000000000000000 
	Parameter ap_ST_fsm_state24 bound to: 47'b00000000000000000000000100000000000000000000000 
	Parameter ap_ST_fsm_state25 bound to: 47'b00000000000000000000001000000000000000000000000 
	Parameter ap_ST_fsm_state26 bound to: 47'b00000000000000000000010000000000000000000000000 
	Parameter ap_ST_fsm_state27 bound to: 47'b00000000000000000000100000000000000000000000000 
	Parameter ap_ST_fsm_state28 bound to: 47'b00000000000000000001000000000000000000000000000 
	Parameter ap_ST_fsm_state29 bound to: 47'b00000000000000000010000000000000000000000000000 
	Parameter ap_ST_fsm_state30 bound to: 47'b00000000000000000100000000000000000000000000000 
	Parameter ap_ST_fsm_state31 bound to: 47'b00000000000000001000000000000000000000000000000 
	Parameter ap_ST_fsm_state32 bound to: 47'b00000000000000010000000000000000000000000000000 
	Parameter ap_ST_fsm_state33 bound to: 47'b00000000000000100000000000000000000000000000000 
	Parameter ap_ST_fsm_state34 bound to: 47'b00000000000001000000000000000000000000000000000 
	Parameter ap_ST_fsm_state35 bound to: 47'b00000000000010000000000000000000000000000000000 
	Parameter ap_ST_fsm_state36 bound to: 47'b00000000000100000000000000000000000000000000000 
	Parameter ap_ST_fsm_state37 bound to: 47'b00000000001000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state38 bound to: 47'b00000000010000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state39 bound to: 47'b00000000100000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state40 bound to: 47'b00000001000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state41 bound to: 47'b00000010000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state42 bound to: 47'b00000100000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state43 bound to: 47'b00001000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state44 bound to: 47'b00010000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state45 bound to: 47'b00100000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state46 bound to: 47'b01000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state47 bound to: 47'b10000000000000000000000000000000000000000000000 
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [C:/Users/jinyee/FYP/RubikCube/190309Kociemba/kociemba/solution1/impl/verilog/getFRtoBR.v:88]
INFO: [Synth 8-6157] synthesizing module 'solution_mux_42_4jbC' [C:/Users/jinyee/FYP/RubikCube/190309Kociemba/kociemba/solution1/impl/verilog/solution_mux_42_4jbC.v:11]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 4 - type: integer 
	Parameter din1_WIDTH bound to: 4 - type: integer 
	Parameter din2_WIDTH bound to: 4 - type: integer 
	Parameter din3_WIDTH bound to: 4 - type: integer 
	Parameter din4_WIDTH bound to: 2 - type: integer 
	Parameter dout_WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'solution_mux_42_4jbC' (31#1) [C:/Users/jinyee/FYP/RubikCube/190309Kociemba/kociemba/solution1/impl/verilog/solution_mux_42_4jbC.v:11]
INFO: [Synth 8-6157] synthesizing module 'solution_sdiv_32nkbM' [C:/Users/jinyee/FYP/RubikCube/190309Kociemba/kociemba/solution1/impl/verilog/solution_sdiv_32nkbM.v:182]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 36 - type: integer 
	Parameter din0_WIDTH bound to: 32 - type: integer 
	Parameter din1_WIDTH bound to: 32 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'solution_sdiv_32nkbM_div' [C:/Users/jinyee/FYP/RubikCube/190309Kociemba/kociemba/solution1/impl/verilog/solution_sdiv_32nkbM.v:90]
	Parameter in0_WIDTH bound to: 32 - type: integer 
	Parameter in1_WIDTH bound to: 32 - type: integer 
	Parameter out_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'solution_sdiv_32nkbM_div_u' [C:/Users/jinyee/FYP/RubikCube/190309Kociemba/kociemba/solution1/impl/verilog/solution_sdiv_32nkbM.v:10]
	Parameter in0_WIDTH bound to: 32 - type: integer 
	Parameter in1_WIDTH bound to: 32 - type: integer 
	Parameter out_WIDTH bound to: 32 - type: integer 
	Parameter cal_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'solution_sdiv_32nkbM_div_u' (32#1) [C:/Users/jinyee/FYP/RubikCube/190309Kociemba/kociemba/solution1/impl/verilog/solution_sdiv_32nkbM.v:10]
INFO: [Synth 8-6155] done synthesizing module 'solution_sdiv_32nkbM_div' (33#1) [C:/Users/jinyee/FYP/RubikCube/190309Kociemba/kociemba/solution1/impl/verilog/solution_sdiv_32nkbM.v:90]
INFO: [Synth 8-6155] done synthesizing module 'solution_sdiv_32nkbM' (34#1) [C:/Users/jinyee/FYP/RubikCube/190309Kociemba/kociemba/solution1/impl/verilog/solution_sdiv_32nkbM.v:182]
INFO: [Synth 8-6157] synthesizing module 'solution_mux_42_1lbW' [C:/Users/jinyee/FYP/RubikCube/190309Kociemba/kociemba/solution1/impl/verilog/solution_mux_42_1lbW.v:11]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 1 - type: integer 
	Parameter din1_WIDTH bound to: 1 - type: integer 
	Parameter din2_WIDTH bound to: 1 - type: integer 
	Parameter din3_WIDTH bound to: 1 - type: integer 
	Parameter din4_WIDTH bound to: 2 - type: integer 
	Parameter dout_WIDTH bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'solution_mux_42_1lbW' (35#1) [C:/Users/jinyee/FYP/RubikCube/190309Kociemba/kociemba/solution1/impl/verilog/solution_mux_42_1lbW.v:11]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [C:/Users/jinyee/FYP/RubikCube/190309Kociemba/kociemba/solution1/impl/verilog/getFRtoBR.v:993]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [C:/Users/jinyee/FYP/RubikCube/190309Kociemba/kociemba/solution1/impl/verilog/getFRtoBR.v:995]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [C:/Users/jinyee/FYP/RubikCube/190309Kociemba/kociemba/solution1/impl/verilog/getFRtoBR.v:997]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [C:/Users/jinyee/FYP/RubikCube/190309Kociemba/kociemba/solution1/impl/verilog/getFRtoBR.v:999]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [C:/Users/jinyee/FYP/RubikCube/190309Kociemba/kociemba/solution1/impl/verilog/getFRtoBR.v:1029]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [C:/Users/jinyee/FYP/RubikCube/190309Kociemba/kociemba/solution1/impl/verilog/getFRtoBR.v:1031]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [C:/Users/jinyee/FYP/RubikCube/190309Kociemba/kociemba/solution1/impl/verilog/getFRtoBR.v:1033]
INFO: [Synth 8-6155] done synthesizing module 'getFRtoBR' (36#1) [C:/Users/jinyee/FYP/RubikCube/190309Kociemba/kociemba/solution1/impl/verilog/getFRtoBR.v:10]
INFO: [Synth 8-6157] synthesizing module 'getUBtoDF' [C:/Users/jinyee/FYP/RubikCube/190309Kociemba/kociemba/solution1/impl/verilog/getUBtoDF.v:10]
	Parameter ap_ST_fsm_state1 bound to: 47'b00000000000000000000000000000000000000000000001 
	Parameter ap_ST_fsm_state2 bound to: 47'b00000000000000000000000000000000000000000000010 
	Parameter ap_ST_fsm_state3 bound to: 47'b00000000000000000000000000000000000000000000100 
	Parameter ap_ST_fsm_state4 bound to: 47'b00000000000000000000000000000000000000000001000 
	Parameter ap_ST_fsm_state5 bound to: 47'b00000000000000000000000000000000000000000010000 
	Parameter ap_ST_fsm_state6 bound to: 47'b00000000000000000000000000000000000000000100000 
	Parameter ap_ST_fsm_state7 bound to: 47'b00000000000000000000000000000000000000001000000 
	Parameter ap_ST_fsm_state8 bound to: 47'b00000000000000000000000000000000000000010000000 
	Parameter ap_ST_fsm_state9 bound to: 47'b00000000000000000000000000000000000000100000000 
	Parameter ap_ST_fsm_state10 bound to: 47'b00000000000000000000000000000000000001000000000 
	Parameter ap_ST_fsm_state11 bound to: 47'b00000000000000000000000000000000000010000000000 
	Parameter ap_ST_fsm_state12 bound to: 47'b00000000000000000000000000000000000100000000000 
	Parameter ap_ST_fsm_state13 bound to: 47'b00000000000000000000000000000000001000000000000 
	Parameter ap_ST_fsm_state14 bound to: 47'b00000000000000000000000000000000010000000000000 
	Parameter ap_ST_fsm_state15 bound to: 47'b00000000000000000000000000000000100000000000000 
	Parameter ap_ST_fsm_state16 bound to: 47'b00000000000000000000000000000001000000000000000 
	Parameter ap_ST_fsm_state17 bound to: 47'b00000000000000000000000000000010000000000000000 
	Parameter ap_ST_fsm_state18 bound to: 47'b00000000000000000000000000000100000000000000000 
	Parameter ap_ST_fsm_state19 bound to: 47'b00000000000000000000000000001000000000000000000 
	Parameter ap_ST_fsm_state20 bound to: 47'b00000000000000000000000000010000000000000000000 
	Parameter ap_ST_fsm_state21 bound to: 47'b00000000000000000000000000100000000000000000000 
	Parameter ap_ST_fsm_state22 bound to: 47'b00000000000000000000000001000000000000000000000 
	Parameter ap_ST_fsm_state23 bound to: 47'b00000000000000000000000010000000000000000000000 
	Parameter ap_ST_fsm_state24 bound to: 47'b00000000000000000000000100000000000000000000000 
	Parameter ap_ST_fsm_state25 bound to: 47'b00000000000000000000001000000000000000000000000 
	Parameter ap_ST_fsm_state26 bound to: 47'b00000000000000000000010000000000000000000000000 
	Parameter ap_ST_fsm_state27 bound to: 47'b00000000000000000000100000000000000000000000000 
	Parameter ap_ST_fsm_state28 bound to: 47'b00000000000000000001000000000000000000000000000 
	Parameter ap_ST_fsm_state29 bound to: 47'b00000000000000000010000000000000000000000000000 
	Parameter ap_ST_fsm_state30 bound to: 47'b00000000000000000100000000000000000000000000000 
	Parameter ap_ST_fsm_state31 bound to: 47'b00000000000000001000000000000000000000000000000 
	Parameter ap_ST_fsm_state32 bound to: 47'b00000000000000010000000000000000000000000000000 
	Parameter ap_ST_fsm_state33 bound to: 47'b00000000000000100000000000000000000000000000000 
	Parameter ap_ST_fsm_state34 bound to: 47'b00000000000001000000000000000000000000000000000 
	Parameter ap_ST_fsm_state35 bound to: 47'b00000000000010000000000000000000000000000000000 
	Parameter ap_ST_fsm_state36 bound to: 47'b00000000000100000000000000000000000000000000000 
	Parameter ap_ST_fsm_state37 bound to: 47'b00000000001000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state38 bound to: 47'b00000000010000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state39 bound to: 47'b00000000100000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state40 bound to: 47'b00000001000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state41 bound to: 47'b00000010000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state42 bound to: 47'b00000100000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state43 bound to: 47'b00001000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state44 bound to: 47'b00010000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state45 bound to: 47'b00100000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state46 bound to: 47'b01000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state47 bound to: 47'b10000000000000000000000000000000000000000000000 
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [C:/Users/jinyee/FYP/RubikCube/190309Kociemba/kociemba/solution1/impl/verilog/getUBtoDF.v:88]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [C:/Users/jinyee/FYP/RubikCube/190309Kociemba/kociemba/solution1/impl/verilog/getUBtoDF.v:850]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [C:/Users/jinyee/FYP/RubikCube/190309Kociemba/kociemba/solution1/impl/verilog/getUBtoDF.v:860]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [C:/Users/jinyee/FYP/RubikCube/190309Kociemba/kociemba/solution1/impl/verilog/getUBtoDF.v:862]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [C:/Users/jinyee/FYP/RubikCube/190309Kociemba/kociemba/solution1/impl/verilog/getUBtoDF.v:864]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [C:/Users/jinyee/FYP/RubikCube/190309Kociemba/kociemba/solution1/impl/verilog/getUBtoDF.v:866]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [C:/Users/jinyee/FYP/RubikCube/190309Kociemba/kociemba/solution1/impl/verilog/getUBtoDF.v:898]
INFO: [Synth 8-6155] done synthesizing module 'getUBtoDF' (37#1) [C:/Users/jinyee/FYP/RubikCube/190309Kociemba/kociemba/solution1/impl/verilog/getUBtoDF.v:10]
INFO: [Synth 8-6157] synthesizing module 'getURtoUL' [C:/Users/jinyee/FYP/RubikCube/190309Kociemba/kociemba/solution1/impl/verilog/getURtoUL.v:10]
	Parameter ap_ST_fsm_state1 bound to: 47'b00000000000000000000000000000000000000000000001 
	Parameter ap_ST_fsm_state2 bound to: 47'b00000000000000000000000000000000000000000000010 
	Parameter ap_ST_fsm_state3 bound to: 47'b00000000000000000000000000000000000000000000100 
	Parameter ap_ST_fsm_state4 bound to: 47'b00000000000000000000000000000000000000000001000 
	Parameter ap_ST_fsm_state5 bound to: 47'b00000000000000000000000000000000000000000010000 
	Parameter ap_ST_fsm_state6 bound to: 47'b00000000000000000000000000000000000000000100000 
	Parameter ap_ST_fsm_state7 bound to: 47'b00000000000000000000000000000000000000001000000 
	Parameter ap_ST_fsm_state8 bound to: 47'b00000000000000000000000000000000000000010000000 
	Parameter ap_ST_fsm_state9 bound to: 47'b00000000000000000000000000000000000000100000000 
	Parameter ap_ST_fsm_state10 bound to: 47'b00000000000000000000000000000000000001000000000 
	Parameter ap_ST_fsm_state11 bound to: 47'b00000000000000000000000000000000000010000000000 
	Parameter ap_ST_fsm_state12 bound to: 47'b00000000000000000000000000000000000100000000000 
	Parameter ap_ST_fsm_state13 bound to: 47'b00000000000000000000000000000000001000000000000 
	Parameter ap_ST_fsm_state14 bound to: 47'b00000000000000000000000000000000010000000000000 
	Parameter ap_ST_fsm_state15 bound to: 47'b00000000000000000000000000000000100000000000000 
	Parameter ap_ST_fsm_state16 bound to: 47'b00000000000000000000000000000001000000000000000 
	Parameter ap_ST_fsm_state17 bound to: 47'b00000000000000000000000000000010000000000000000 
	Parameter ap_ST_fsm_state18 bound to: 47'b00000000000000000000000000000100000000000000000 
	Parameter ap_ST_fsm_state19 bound to: 47'b00000000000000000000000000001000000000000000000 
	Parameter ap_ST_fsm_state20 bound to: 47'b00000000000000000000000000010000000000000000000 
	Parameter ap_ST_fsm_state21 bound to: 47'b00000000000000000000000000100000000000000000000 
	Parameter ap_ST_fsm_state22 bound to: 47'b00000000000000000000000001000000000000000000000 
	Parameter ap_ST_fsm_state23 bound to: 47'b00000000000000000000000010000000000000000000000 
	Parameter ap_ST_fsm_state24 bound to: 47'b00000000000000000000000100000000000000000000000 
	Parameter ap_ST_fsm_state25 bound to: 47'b00000000000000000000001000000000000000000000000 
	Parameter ap_ST_fsm_state26 bound to: 47'b00000000000000000000010000000000000000000000000 
	Parameter ap_ST_fsm_state27 bound to: 47'b00000000000000000000100000000000000000000000000 
	Parameter ap_ST_fsm_state28 bound to: 47'b00000000000000000001000000000000000000000000000 
	Parameter ap_ST_fsm_state29 bound to: 47'b00000000000000000010000000000000000000000000000 
	Parameter ap_ST_fsm_state30 bound to: 47'b00000000000000000100000000000000000000000000000 
	Parameter ap_ST_fsm_state31 bound to: 47'b00000000000000001000000000000000000000000000000 
	Parameter ap_ST_fsm_state32 bound to: 47'b00000000000000010000000000000000000000000000000 
	Parameter ap_ST_fsm_state33 bound to: 47'b00000000000000100000000000000000000000000000000 
	Parameter ap_ST_fsm_state34 bound to: 47'b00000000000001000000000000000000000000000000000 
	Parameter ap_ST_fsm_state35 bound to: 47'b00000000000010000000000000000000000000000000000 
	Parameter ap_ST_fsm_state36 bound to: 47'b00000000000100000000000000000000000000000000000 
	Parameter ap_ST_fsm_state37 bound to: 47'b00000000001000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state38 bound to: 47'b00000000010000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state39 bound to: 47'b00000000100000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state40 bound to: 47'b00000001000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state41 bound to: 47'b00000010000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state42 bound to: 47'b00000100000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state43 bound to: 47'b00001000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state44 bound to: 47'b00010000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state45 bound to: 47'b00100000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state46 bound to: 47'b01000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state47 bound to: 47'b10000000000000000000000000000000000000000000000 
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [C:/Users/jinyee/FYP/RubikCube/190309Kociemba/kociemba/solution1/impl/verilog/getURtoUL.v:88]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [C:/Users/jinyee/FYP/RubikCube/190309Kociemba/kociemba/solution1/impl/verilog/getURtoUL.v:851]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [C:/Users/jinyee/FYP/RubikCube/190309Kociemba/kociemba/solution1/impl/verilog/getURtoUL.v:861]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [C:/Users/jinyee/FYP/RubikCube/190309Kociemba/kociemba/solution1/impl/verilog/getURtoUL.v:863]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [C:/Users/jinyee/FYP/RubikCube/190309Kociemba/kociemba/solution1/impl/verilog/getURtoUL.v:865]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [C:/Users/jinyee/FYP/RubikCube/190309Kociemba/kociemba/solution1/impl/verilog/getURtoUL.v:867]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [C:/Users/jinyee/FYP/RubikCube/190309Kociemba/kociemba/solution1/impl/verilog/getURtoUL.v:897]
INFO: [Synth 8-6155] done synthesizing module 'getURtoUL' (38#1) [C:/Users/jinyee/FYP/RubikCube/190309Kociemba/kociemba/solution1/impl/verilog/getURtoUL.v:10]
INFO: [Synth 8-6157] synthesizing module 'getURFtoDLF' [C:/Users/jinyee/FYP/RubikCube/190309Kociemba/kociemba/solution1/impl/verilog/getURFtoDLF.v:10]
	Parameter ap_ST_fsm_state1 bound to: 50'b00000000000000000000000000000000000000000000000001 
	Parameter ap_ST_fsm_state2 bound to: 50'b00000000000000000000000000000000000000000000000010 
	Parameter ap_ST_fsm_state3 bound to: 50'b00000000000000000000000000000000000000000000000100 
	Parameter ap_ST_fsm_state4 bound to: 50'b00000000000000000000000000000000000000000000001000 
	Parameter ap_ST_fsm_state5 bound to: 50'b00000000000000000000000000000000000000000000010000 
	Parameter ap_ST_fsm_state6 bound to: 50'b00000000000000000000000000000000000000000000100000 
	Parameter ap_ST_fsm_state7 bound to: 50'b00000000000000000000000000000000000000000001000000 
	Parameter ap_ST_fsm_state8 bound to: 50'b00000000000000000000000000000000000000000010000000 
	Parameter ap_ST_fsm_state9 bound to: 50'b00000000000000000000000000000000000000000100000000 
	Parameter ap_ST_fsm_state10 bound to: 50'b00000000000000000000000000000000000000001000000000 
	Parameter ap_ST_fsm_state11 bound to: 50'b00000000000000000000000000000000000000010000000000 
	Parameter ap_ST_fsm_state12 bound to: 50'b00000000000000000000000000000000000000100000000000 
	Parameter ap_ST_fsm_state13 bound to: 50'b00000000000000000000000000000000000001000000000000 
	Parameter ap_ST_fsm_state14 bound to: 50'b00000000000000000000000000000000000010000000000000 
	Parameter ap_ST_fsm_state15 bound to: 50'b00000000000000000000000000000000000100000000000000 
	Parameter ap_ST_fsm_state16 bound to: 50'b00000000000000000000000000000000001000000000000000 
	Parameter ap_ST_fsm_state17 bound to: 50'b00000000000000000000000000000000010000000000000000 
	Parameter ap_ST_fsm_state18 bound to: 50'b00000000000000000000000000000000100000000000000000 
	Parameter ap_ST_fsm_state19 bound to: 50'b00000000000000000000000000000001000000000000000000 
	Parameter ap_ST_fsm_state20 bound to: 50'b00000000000000000000000000000010000000000000000000 
	Parameter ap_ST_fsm_state21 bound to: 50'b00000000000000000000000000000100000000000000000000 
	Parameter ap_ST_fsm_state22 bound to: 50'b00000000000000000000000000001000000000000000000000 
	Parameter ap_ST_fsm_state23 bound to: 50'b00000000000000000000000000010000000000000000000000 
	Parameter ap_ST_fsm_state24 bound to: 50'b00000000000000000000000000100000000000000000000000 
	Parameter ap_ST_fsm_state25 bound to: 50'b00000000000000000000000001000000000000000000000000 
	Parameter ap_ST_fsm_state26 bound to: 50'b00000000000000000000000010000000000000000000000000 
	Parameter ap_ST_fsm_state27 bound to: 50'b00000000000000000000000100000000000000000000000000 
	Parameter ap_ST_fsm_state28 bound to: 50'b00000000000000000000001000000000000000000000000000 
	Parameter ap_ST_fsm_state29 bound to: 50'b00000000000000000000010000000000000000000000000000 
	Parameter ap_ST_fsm_state30 bound to: 50'b00000000000000000000100000000000000000000000000000 
	Parameter ap_ST_fsm_state31 bound to: 50'b00000000000000000001000000000000000000000000000000 
	Parameter ap_ST_fsm_state32 bound to: 50'b00000000000000000010000000000000000000000000000000 
	Parameter ap_ST_fsm_state33 bound to: 50'b00000000000000000100000000000000000000000000000000 
	Parameter ap_ST_fsm_state34 bound to: 50'b00000000000000001000000000000000000000000000000000 
	Parameter ap_ST_fsm_state35 bound to: 50'b00000000000000010000000000000000000000000000000000 
	Parameter ap_ST_fsm_state36 bound to: 50'b00000000000000100000000000000000000000000000000000 
	Parameter ap_ST_fsm_state37 bound to: 50'b00000000000001000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state38 bound to: 50'b00000000000010000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state39 bound to: 50'b00000000000100000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state40 bound to: 50'b00000000001000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state41 bound to: 50'b00000000010000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state42 bound to: 50'b00000000100000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state43 bound to: 50'b00000001000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state44 bound to: 50'b00000010000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state45 bound to: 50'b00000100000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state46 bound to: 50'b00001000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state47 bound to: 50'b00010000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state48 bound to: 50'b00100000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state49 bound to: 50'b01000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state50 bound to: 50'b10000000000000000000000000000000000000000000000000 
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [C:/Users/jinyee/FYP/RubikCube/190309Kociemba/kociemba/solution1/impl/verilog/getURFtoDLF.v:90]
INFO: [Synth 8-6157] synthesizing module 'getURFtoDLF_corner6' [C:/Users/jinyee/FYP/RubikCube/190309Kociemba/kociemba/solution1/impl/verilog/getURFtoDLF_corner6.v:46]
	Parameter DataWidth bound to: 3 - type: integer 
	Parameter AddressRange bound to: 6 - type: integer 
	Parameter AddressWidth bound to: 3 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'getURFtoDLF_corner6_ram' [C:/Users/jinyee/FYP/RubikCube/190309Kociemba/kociemba/solution1/impl/verilog/getURFtoDLF_corner6.v:9]
	Parameter DWIDTH bound to: 3 - type: integer 
	Parameter AWIDTH bound to: 3 - type: integer 
	Parameter MEM_SIZE bound to: 6 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "distributed" *) [C:/Users/jinyee/FYP/RubikCube/190309Kociemba/kociemba/solution1/impl/verilog/getURFtoDLF_corner6.v:22]
INFO: [Synth 8-6155] done synthesizing module 'getURFtoDLF_corner6_ram' (39#1) [C:/Users/jinyee/FYP/RubikCube/190309Kociemba/kociemba/solution1/impl/verilog/getURFtoDLF_corner6.v:9]
INFO: [Synth 8-6155] done synthesizing module 'getURFtoDLF_corner6' (40#1) [C:/Users/jinyee/FYP/RubikCube/190309Kociemba/kociemba/solution1/impl/verilog/getURFtoDLF_corner6.v:46]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [C:/Users/jinyee/FYP/RubikCube/190309Kociemba/kociemba/solution1/impl/verilog/getURFtoDLF.v:743]
INFO: [Synth 8-6155] done synthesizing module 'getURFtoDLF' (41#1) [C:/Users/jinyee/FYP/RubikCube/190309Kociemba/kociemba/solution1/impl/verilog/getURFtoDLF.v:10]
INFO: [Synth 8-6157] synthesizing module 'getURtoDF' [C:/Users/jinyee/FYP/RubikCube/190309Kociemba/kociemba/solution1/impl/verilog/getURtoDF.v:10]
	Parameter ap_ST_fsm_state1 bound to: 10'b0000000001 
	Parameter ap_ST_fsm_state2 bound to: 10'b0000000010 
	Parameter ap_ST_fsm_state3 bound to: 10'b0000000100 
	Parameter ap_ST_fsm_state4 bound to: 10'b0000001000 
	Parameter ap_ST_fsm_state5 bound to: 10'b0000010000 
	Parameter ap_ST_fsm_state6 bound to: 10'b0000100000 
	Parameter ap_ST_fsm_state7 bound to: 10'b0001000000 
	Parameter ap_ST_fsm_state8 bound to: 10'b0010000000 
	Parameter ap_ST_fsm_state9 bound to: 10'b0100000000 
	Parameter ap_ST_fsm_state10 bound to: 10'b1000000000 
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [C:/Users/jinyee/FYP/RubikCube/190309Kociemba/kociemba/solution1/impl/verilog/getURtoDF.v:48]
INFO: [Synth 8-6157] synthesizing module 'getURtoDF_edge6' [C:/Users/jinyee/FYP/RubikCube/190309Kociemba/kociemba/solution1/impl/verilog/getURtoDF_edge6.v:46]
	Parameter DataWidth bound to: 4 - type: integer 
	Parameter AddressRange bound to: 6 - type: integer 
	Parameter AddressWidth bound to: 3 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'getURtoDF_edge6_ram' [C:/Users/jinyee/FYP/RubikCube/190309Kociemba/kociemba/solution1/impl/verilog/getURtoDF_edge6.v:9]
	Parameter DWIDTH bound to: 4 - type: integer 
	Parameter AWIDTH bound to: 3 - type: integer 
	Parameter MEM_SIZE bound to: 6 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "distributed" *) [C:/Users/jinyee/FYP/RubikCube/190309Kociemba/kociemba/solution1/impl/verilog/getURtoDF_edge6.v:22]
INFO: [Synth 8-6155] done synthesizing module 'getURtoDF_edge6_ram' (42#1) [C:/Users/jinyee/FYP/RubikCube/190309Kociemba/kociemba/solution1/impl/verilog/getURtoDF_edge6.v:9]
INFO: [Synth 8-6155] done synthesizing module 'getURtoDF_edge6' (43#1) [C:/Users/jinyee/FYP/RubikCube/190309Kociemba/kociemba/solution1/impl/verilog/getURtoDF_edge6.v:46]
INFO: [Synth 8-6155] done synthesizing module 'getURtoDF' (44#1) [C:/Users/jinyee/FYP/RubikCube/190309Kociemba/kociemba/solution1/impl/verilog/getURtoDF.v:10]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [C:/Users/jinyee/FYP/RubikCube/190309Kociemba/kociemba/solution1/impl/verilog/get_coordcube.v:751]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [C:/Users/jinyee/FYP/RubikCube/190309Kociemba/kociemba/solution1/impl/verilog/get_coordcube.v:763]
INFO: [Synth 8-6155] done synthesizing module 'get_coordcube' (45#1) [C:/Users/jinyee/FYP/RubikCube/190309Kociemba/kociemba/solution1/impl/verilog/get_coordcube.v:10]
INFO: [Synth 8-6157] synthesizing module 'totalDepth' [C:/Users/jinyee/FYP/RubikCube/190309Kociemba/kociemba/solution1/impl/verilog/totalDepth.v:10]
	Parameter ap_ST_fsm_state1 bound to: 69'b000000000000000000000000000000000000000000000000000000000000000000001 
	Parameter ap_ST_fsm_state2 bound to: 69'b000000000000000000000000000000000000000000000000000000000000000000010 
	Parameter ap_ST_fsm_state3 bound to: 69'b000000000000000000000000000000000000000000000000000000000000000000100 
	Parameter ap_ST_fsm_state4 bound to: 69'b000000000000000000000000000000000000000000000000000000000000000001000 
	Parameter ap_ST_fsm_state5 bound to: 69'b000000000000000000000000000000000000000000000000000000000000000010000 
	Parameter ap_ST_fsm_state6 bound to: 69'b000000000000000000000000000000000000000000000000000000000000000100000 
	Parameter ap_ST_fsm_state7 bound to: 69'b000000000000000000000000000000000000000000000000000000000000001000000 
	Parameter ap_ST_fsm_state8 bound to: 69'b000000000000000000000000000000000000000000000000000000000000010000000 
	Parameter ap_ST_fsm_state9 bound to: 69'b000000000000000000000000000000000000000000000000000000000000100000000 
	Parameter ap_ST_fsm_state10 bound to: 69'b000000000000000000000000000000000000000000000000000000000001000000000 
	Parameter ap_ST_fsm_state11 bound to: 69'b000000000000000000000000000000000000000000000000000000000010000000000 
	Parameter ap_ST_fsm_state12 bound to: 69'b000000000000000000000000000000000000000000000000000000000100000000000 
	Parameter ap_ST_fsm_state13 bound to: 69'b000000000000000000000000000000000000000000000000000000001000000000000 
	Parameter ap_ST_fsm_state14 bound to: 69'b000000000000000000000000000000000000000000000000000000010000000000000 
	Parameter ap_ST_fsm_state15 bound to: 69'b000000000000000000000000000000000000000000000000000000100000000000000 
	Parameter ap_ST_fsm_state16 bound to: 69'b000000000000000000000000000000000000000000000000000001000000000000000 
	Parameter ap_ST_fsm_state17 bound to: 69'b000000000000000000000000000000000000000000000000000010000000000000000 
	Parameter ap_ST_fsm_state18 bound to: 69'b000000000000000000000000000000000000000000000000000100000000000000000 
	Parameter ap_ST_fsm_state19 bound to: 69'b000000000000000000000000000000000000000000000000001000000000000000000 
	Parameter ap_ST_fsm_state20 bound to: 69'b000000000000000000000000000000000000000000000000010000000000000000000 
	Parameter ap_ST_fsm_state21 bound to: 69'b000000000000000000000000000000000000000000000000100000000000000000000 
	Parameter ap_ST_fsm_state22 bound to: 69'b000000000000000000000000000000000000000000000001000000000000000000000 
	Parameter ap_ST_fsm_state23 bound to: 69'b000000000000000000000000000000000000000000000010000000000000000000000 
	Parameter ap_ST_fsm_state24 bound to: 69'b000000000000000000000000000000000000000000000100000000000000000000000 
	Parameter ap_ST_fsm_state25 bound to: 69'b000000000000000000000000000000000000000000001000000000000000000000000 
	Parameter ap_ST_fsm_state26 bound to: 69'b000000000000000000000000000000000000000000010000000000000000000000000 
	Parameter ap_ST_fsm_state27 bound to: 69'b000000000000000000000000000000000000000000100000000000000000000000000 
	Parameter ap_ST_fsm_state28 bound to: 69'b000000000000000000000000000000000000000001000000000000000000000000000 
	Parameter ap_ST_fsm_state29 bound to: 69'b000000000000000000000000000000000000000010000000000000000000000000000 
	Parameter ap_ST_fsm_state30 bound to: 69'b000000000000000000000000000000000000000100000000000000000000000000000 
	Parameter ap_ST_fsm_state31 bound to: 69'b000000000000000000000000000000000000001000000000000000000000000000000 
	Parameter ap_ST_fsm_state32 bound to: 69'b000000000000000000000000000000000000010000000000000000000000000000000 
	Parameter ap_ST_fsm_state33 bound to: 69'b000000000000000000000000000000000000100000000000000000000000000000000 
	Parameter ap_ST_fsm_state34 bound to: 69'b000000000000000000000000000000000001000000000000000000000000000000000 
	Parameter ap_ST_fsm_state35 bound to: 69'b000000000000000000000000000000000010000000000000000000000000000000000 
	Parameter ap_ST_fsm_state36 bound to: 69'b000000000000000000000000000000000100000000000000000000000000000000000 
	Parameter ap_ST_fsm_state37 bound to: 69'b000000000000000000000000000000001000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state38 bound to: 69'b000000000000000000000000000000010000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state39 bound to: 69'b000000000000000000000000000000100000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state40 bound to: 69'b000000000000000000000000000001000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state41 bound to: 69'b000000000000000000000000000010000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state42 bound to: 69'b000000000000000000000000000100000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state43 bound to: 69'b000000000000000000000000001000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state44 bound to: 69'b000000000000000000000000010000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state45 bound to: 69'b000000000000000000000000100000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state46 bound to: 69'b000000000000000000000001000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state47 bound to: 69'b000000000000000000000010000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state48 bound to: 69'b000000000000000000000100000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state49 bound to: 69'b000000000000000000001000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state50 bound to: 69'b000000000000000000010000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state51 bound to: 69'b000000000000000000100000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state52 bound to: 69'b000000000000000001000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state53 bound to: 69'b000000000000000010000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state54 bound to: 69'b000000000000000100000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state55 bound to: 69'b000000000000001000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state56 bound to: 69'b000000000000010000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state57 bound to: 69'b000000000000100000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state58 bound to: 69'b000000000001000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state59 bound to: 69'b000000000010000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state60 bound to: 69'b000000000100000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state61 bound to: 69'b000000001000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state62 bound to: 69'b000000010000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state63 bound to: 69'b000000100000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state64 bound to: 69'b000001000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state65 bound to: 69'b000010000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state66 bound to: 69'b000100000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state67 bound to: 69'b001000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state68 bound to: 69'b010000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state69 bound to: 69'b100000000000000000000000000000000000000000000000000000000000000000000 
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [C:/Users/jinyee/FYP/RubikCube/190309Kociemba/kociemba/solution1/impl/verilog/totalDepth.v:322]
INFO: [Synth 8-6157] synthesizing module 'totalDepth_paritymb6' [C:/Users/jinyee/FYP/RubikCube/190309Kociemba/kociemba/solution1/impl/verilog/totalDepth_paritymb6.v:43]
	Parameter DataWidth bound to: 1 - type: integer 
	Parameter AddressRange bound to: 36 - type: integer 
	Parameter AddressWidth bound to: 6 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'totalDepth_paritymb6_rom' [C:/Users/jinyee/FYP/RubikCube/190309Kociemba/kociemba/solution1/impl/verilog/totalDepth_paritymb6.v:9]
	Parameter DWIDTH bound to: 1 - type: integer 
	Parameter AWIDTH bound to: 6 - type: integer 
	Parameter MEM_SIZE bound to: 36 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "distributed" *) [C:/Users/jinyee/FYP/RubikCube/190309Kociemba/kociemba/solution1/impl/verilog/totalDepth_paritymb6.v:21]
INFO: [Synth 8-3876] $readmem data file './totalDepth_paritymb6_rom.dat' is read successfully [C:/Users/jinyee/FYP/RubikCube/190309Kociemba/kociemba/solution1/impl/verilog/totalDepth_paritymb6.v:24]
INFO: [Synth 8-6155] done synthesizing module 'totalDepth_paritymb6_rom' (46#1) [C:/Users/jinyee/FYP/RubikCube/190309Kociemba/kociemba/solution1/impl/verilog/totalDepth_paritymb6.v:9]
INFO: [Synth 8-6155] done synthesizing module 'totalDepth_paritymb6' (47#1) [C:/Users/jinyee/FYP/RubikCube/190309Kociemba/kociemba/solution1/impl/verilog/totalDepth_paritymb6.v:43]
INFO: [Synth 8-6157] synthesizing module 'totalDepth_searchocq' [C:/Users/jinyee/FYP/RubikCube/190309Kociemba/kociemba/solution1/impl/verilog/totalDepth_searchocq.v:65]
	Parameter DataWidth bound to: 4 - type: integer 
	Parameter AddressRange bound to: 31 - type: integer 
	Parameter AddressWidth bound to: 5 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'totalDepth_searchocq_ram' [C:/Users/jinyee/FYP/RubikCube/190309Kociemba/kociemba/solution1/impl/verilog/totalDepth_searchocq.v:9]
	Parameter DWIDTH bound to: 4 - type: integer 
	Parameter AWIDTH bound to: 5 - type: integer 
	Parameter MEM_SIZE bound to: 31 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "block" *) [C:/Users/jinyee/FYP/RubikCube/190309Kociemba/kociemba/solution1/impl/verilog/totalDepth_searchocq.v:26]
INFO: [Synth 8-3876] $readmem data file './totalDepth_searchocq_ram.dat' is read successfully [C:/Users/jinyee/FYP/RubikCube/190309Kociemba/kociemba/solution1/impl/verilog/totalDepth_searchocq.v:29]
INFO: [Synth 8-6155] done synthesizing module 'totalDepth_searchocq_ram' (48#1) [C:/Users/jinyee/FYP/RubikCube/190309Kociemba/kociemba/solution1/impl/verilog/totalDepth_searchocq.v:9]
INFO: [Synth 8-6155] done synthesizing module 'totalDepth_searchocq' (49#1) [C:/Users/jinyee/FYP/RubikCube/190309Kociemba/kociemba/solution1/impl/verilog/totalDepth_searchocq.v:65]
INFO: [Synth 8-6157] synthesizing module 'getPruning' [C:/Users/jinyee/FYP/RubikCube/190309Kociemba/kociemba/solution1/impl/verilog/getPruning.v:10]
	Parameter ap_ST_fsm_state1 bound to: 10'b0000000001 
	Parameter ap_ST_fsm_state2 bound to: 10'b0000000010 
	Parameter ap_ST_fsm_state3 bound to: 10'b0000000100 
	Parameter ap_ST_fsm_state4 bound to: 10'b0000001000 
	Parameter ap_ST_fsm_state5 bound to: 10'b0000010000 
	Parameter ap_ST_fsm_state6 bound to: 10'b0000100000 
	Parameter ap_ST_fsm_state7 bound to: 10'b0001000000 
	Parameter ap_ST_fsm_state8 bound to: 10'b0010000000 
	Parameter ap_ST_fsm_state9 bound to: 10'b0100000000 
	Parameter ap_ST_fsm_state10 bound to: 10'b1000000000 
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [C:/Users/jinyee/FYP/RubikCube/190309Kociemba/kociemba/solution1/impl/verilog/getPruning.v:139]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [C:/Users/jinyee/FYP/RubikCube/190309Kociemba/kociemba/solution1/impl/verilog/getPruning.v:338]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [C:/Users/jinyee/FYP/RubikCube/190309Kociemba/kociemba/solution1/impl/verilog/getPruning.v:438]
INFO: [Synth 8-6155] done synthesizing module 'getPruning' (50#1) [C:/Users/jinyee/FYP/RubikCube/190309Kociemba/kociemba/solution1/impl/verilog/getPruning.v:10]
INFO: [Synth 8-6157] synthesizing module 'getPruning131416' [C:/Users/jinyee/FYP/RubikCube/190309Kociemba/kociemba/solution1/impl/verilog/getPruning131416.v:10]
	Parameter ap_ST_fsm_state1 bound to: 10'b0000000001 
	Parameter ap_ST_fsm_state2 bound to: 10'b0000000010 
	Parameter ap_ST_fsm_state3 bound to: 10'b0000000100 
	Parameter ap_ST_fsm_state4 bound to: 10'b0000001000 
	Parameter ap_ST_fsm_state5 bound to: 10'b0000010000 
	Parameter ap_ST_fsm_state6 bound to: 10'b0000100000 
	Parameter ap_ST_fsm_state7 bound to: 10'b0001000000 
	Parameter ap_ST_fsm_state8 bound to: 10'b0010000000 
	Parameter ap_ST_fsm_state9 bound to: 10'b0100000000 
	Parameter ap_ST_fsm_state10 bound to: 10'b1000000000 
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [C:/Users/jinyee/FYP/RubikCube/190309Kociemba/kociemba/solution1/impl/verilog/getPruning131416.v:139]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [C:/Users/jinyee/FYP/RubikCube/190309Kociemba/kociemba/solution1/impl/verilog/getPruning131416.v:338]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [C:/Users/jinyee/FYP/RubikCube/190309Kociemba/kociemba/solution1/impl/verilog/getPruning131416.v:438]
INFO: [Synth 8-6155] done synthesizing module 'getPruning131416' (51#1) [C:/Users/jinyee/FYP/RubikCube/190309Kociemba/kociemba/solution1/impl/verilog/getPruning131416.v:10]
INFO: [Synth 8-6157] synthesizing module 'getPruning1314' [C:/Users/jinyee/FYP/RubikCube/190309Kociemba/kociemba/solution1/impl/verilog/getPruning1314.v:10]
	Parameter ap_ST_fsm_state1 bound to: 10'b0000000001 
	Parameter ap_ST_fsm_state2 bound to: 10'b0000000010 
	Parameter ap_ST_fsm_state3 bound to: 10'b0000000100 
	Parameter ap_ST_fsm_state4 bound to: 10'b0000001000 
	Parameter ap_ST_fsm_state5 bound to: 10'b0000010000 
	Parameter ap_ST_fsm_state6 bound to: 10'b0000100000 
	Parameter ap_ST_fsm_state7 bound to: 10'b0001000000 
	Parameter ap_ST_fsm_state8 bound to: 10'b0010000000 
	Parameter ap_ST_fsm_state9 bound to: 10'b0100000000 
	Parameter ap_ST_fsm_state10 bound to: 10'b1000000000 
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [C:/Users/jinyee/FYP/RubikCube/190309Kociemba/kociemba/solution1/impl/verilog/getPruning1314.v:139]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [C:/Users/jinyee/FYP/RubikCube/190309Kociemba/kociemba/solution1/impl/verilog/getPruning1314.v:340]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [C:/Users/jinyee/FYP/RubikCube/190309Kociemba/kociemba/solution1/impl/verilog/getPruning1314.v:444]
INFO: [Synth 8-6155] done synthesizing module 'getPruning1314' (52#1) [C:/Users/jinyee/FYP/RubikCube/190309Kociemba/kociemba/solution1/impl/verilog/getPruning1314.v:10]
INFO: [Synth 8-6157] synthesizing module 'getPruning13' [C:/Users/jinyee/FYP/RubikCube/190309Kociemba/kociemba/solution1/impl/verilog/getPruning13.v:10]
	Parameter ap_ST_fsm_state1 bound to: 10'b0000000001 
	Parameter ap_ST_fsm_state2 bound to: 10'b0000000010 
	Parameter ap_ST_fsm_state3 bound to: 10'b0000000100 
	Parameter ap_ST_fsm_state4 bound to: 10'b0000001000 
	Parameter ap_ST_fsm_state5 bound to: 10'b0000010000 
	Parameter ap_ST_fsm_state6 bound to: 10'b0000100000 
	Parameter ap_ST_fsm_state7 bound to: 10'b0001000000 
	Parameter ap_ST_fsm_state8 bound to: 10'b0010000000 
	Parameter ap_ST_fsm_state9 bound to: 10'b0100000000 
	Parameter ap_ST_fsm_state10 bound to: 10'b1000000000 
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [C:/Users/jinyee/FYP/RubikCube/190309Kociemba/kociemba/solution1/impl/verilog/getPruning13.v:139]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [C:/Users/jinyee/FYP/RubikCube/190309Kociemba/kociemba/solution1/impl/verilog/getPruning13.v:340]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [C:/Users/jinyee/FYP/RubikCube/190309Kociemba/kociemba/solution1/impl/verilog/getPruning13.v:444]
INFO: [Synth 8-6155] done synthesizing module 'getPruning13' (53#1) [C:/Users/jinyee/FYP/RubikCube/190309Kociemba/kociemba/solution1/impl/verilog/getPruning13.v:10]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [C:/Users/jinyee/FYP/RubikCube/190309Kociemba/kociemba/solution1/impl/verilog/totalDepth.v:2677]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [C:/Users/jinyee/FYP/RubikCube/190309Kociemba/kociemba/solution1/impl/verilog/totalDepth.v:2751]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [C:/Users/jinyee/FYP/RubikCube/190309Kociemba/kociemba/solution1/impl/verilog/totalDepth.v:2771]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [C:/Users/jinyee/FYP/RubikCube/190309Kociemba/kociemba/solution1/impl/verilog/totalDepth.v:2831]
INFO: [Synth 8-6155] done synthesizing module 'totalDepth' (54#1) [C:/Users/jinyee/FYP/RubikCube/190309Kociemba/kociemba/solution1/impl/verilog/totalDepth.v:10]
INFO: [Synth 8-6157] synthesizing module 'verify' [C:/Users/jinyee/FYP/RubikCube/190309Kociemba/kociemba/solution1/impl/verilog/verify.v:10]
	Parameter ap_ST_fsm_state1 bound to: 34'b0000000000000000000000000000000001 
	Parameter ap_ST_fsm_state2 bound to: 34'b0000000000000000000000000000000010 
	Parameter ap_ST_fsm_state3 bound to: 34'b0000000000000000000000000000000100 
	Parameter ap_ST_fsm_state4 bound to: 34'b0000000000000000000000000000001000 
	Parameter ap_ST_fsm_state5 bound to: 34'b0000000000000000000000000000010000 
	Parameter ap_ST_fsm_state6 bound to: 34'b0000000000000000000000000000100000 
	Parameter ap_ST_fsm_state7 bound to: 34'b0000000000000000000000000001000000 
	Parameter ap_ST_fsm_state8 bound to: 34'b0000000000000000000000000010000000 
	Parameter ap_ST_fsm_state9 bound to: 34'b0000000000000000000000000100000000 
	Parameter ap_ST_fsm_state10 bound to: 34'b0000000000000000000000001000000000 
	Parameter ap_ST_fsm_state11 bound to: 34'b0000000000000000000000010000000000 
	Parameter ap_ST_fsm_state12 bound to: 34'b0000000000000000000000100000000000 
	Parameter ap_ST_fsm_state13 bound to: 34'b0000000000000000000001000000000000 
	Parameter ap_ST_fsm_state14 bound to: 34'b0000000000000000000010000000000000 
	Parameter ap_ST_fsm_state15 bound to: 34'b0000000000000000000100000000000000 
	Parameter ap_ST_fsm_state16 bound to: 34'b0000000000000000001000000000000000 
	Parameter ap_ST_fsm_state17 bound to: 34'b0000000000000000010000000000000000 
	Parameter ap_ST_fsm_state18 bound to: 34'b0000000000000000100000000000000000 
	Parameter ap_ST_fsm_state19 bound to: 34'b0000000000000001000000000000000000 
	Parameter ap_ST_fsm_state20 bound to: 34'b0000000000000010000000000000000000 
	Parameter ap_ST_fsm_state21 bound to: 34'b0000000000000100000000000000000000 
	Parameter ap_ST_fsm_state22 bound to: 34'b0000000000001000000000000000000000 
	Parameter ap_ST_fsm_state23 bound to: 34'b0000000000010000000000000000000000 
	Parameter ap_ST_fsm_state24 bound to: 34'b0000000000100000000000000000000000 
	Parameter ap_ST_fsm_state25 bound to: 34'b0000000001000000000000000000000000 
	Parameter ap_ST_fsm_state26 bound to: 34'b0000000010000000000000000000000000 
	Parameter ap_ST_fsm_state27 bound to: 34'b0000000100000000000000000000000000 
	Parameter ap_ST_fsm_state28 bound to: 34'b0000001000000000000000000000000000 
	Parameter ap_ST_fsm_state29 bound to: 34'b0000010000000000000000000000000000 
	Parameter ap_ST_fsm_state30 bound to: 34'b0000100000000000000000000000000000 
	Parameter ap_ST_fsm_state31 bound to: 34'b0001000000000000000000000000000000 
	Parameter ap_ST_fsm_state32 bound to: 34'b0010000000000000000000000000000000 
	Parameter ap_ST_fsm_state33 bound to: 34'b0100000000000000000000000000000000 
	Parameter ap_ST_fsm_state34 bound to: 34'b1000000000000000000000000000000000 
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [C:/Users/jinyee/FYP/RubikCube/190309Kociemba/kociemba/solution1/impl/verilog/verify.v:98]
INFO: [Synth 8-6157] synthesizing module 'verify_edgeCount' [C:/Users/jinyee/FYP/RubikCube/190309Kociemba/kociemba/solution1/impl/verilog/verify_edgeCount.v:46]
	Parameter DataWidth bound to: 32 - type: integer 
	Parameter AddressRange bound to: 12 - type: integer 
	Parameter AddressWidth bound to: 4 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'verify_edgeCount_ram' [C:/Users/jinyee/FYP/RubikCube/190309Kociemba/kociemba/solution1/impl/verilog/verify_edgeCount.v:9]
	Parameter DWIDTH bound to: 32 - type: integer 
	Parameter AWIDTH bound to: 4 - type: integer 
	Parameter MEM_SIZE bound to: 12 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "distributed" *) [C:/Users/jinyee/FYP/RubikCube/190309Kociemba/kociemba/solution1/impl/verilog/verify_edgeCount.v:22]
INFO: [Synth 8-6155] done synthesizing module 'verify_edgeCount_ram' (55#1) [C:/Users/jinyee/FYP/RubikCube/190309Kociemba/kociemba/solution1/impl/verilog/verify_edgeCount.v:9]
INFO: [Synth 8-6155] done synthesizing module 'verify_edgeCount' (56#1) [C:/Users/jinyee/FYP/RubikCube/190309Kociemba/kociemba/solution1/impl/verilog/verify_edgeCount.v:46]
INFO: [Synth 8-6157] synthesizing module 'verify_cornerCount' [C:/Users/jinyee/FYP/RubikCube/190309Kociemba/kociemba/solution1/impl/verilog/verify_cornerCount.v:46]
	Parameter DataWidth bound to: 32 - type: integer 
	Parameter AddressRange bound to: 8 - type: integer 
	Parameter AddressWidth bound to: 3 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'verify_cornerCount_ram' [C:/Users/jinyee/FYP/RubikCube/190309Kociemba/kociemba/solution1/impl/verilog/verify_cornerCount.v:9]
	Parameter DWIDTH bound to: 32 - type: integer 
	Parameter AWIDTH bound to: 3 - type: integer 
	Parameter MEM_SIZE bound to: 8 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "distributed" *) [C:/Users/jinyee/FYP/RubikCube/190309Kociemba/kociemba/solution1/impl/verilog/verify_cornerCount.v:22]
INFO: [Synth 8-6155] done synthesizing module 'verify_cornerCount_ram' (57#1) [C:/Users/jinyee/FYP/RubikCube/190309Kociemba/kociemba/solution1/impl/verilog/verify_cornerCount.v:9]
INFO: [Synth 8-6155] done synthesizing module 'verify_cornerCount' (58#1) [C:/Users/jinyee/FYP/RubikCube/190309Kociemba/kociemba/solution1/impl/verilog/verify_cornerCount.v:46]
INFO: [Synth 8-6157] synthesizing module 'solution_urem_5nsibs' [C:/Users/jinyee/FYP/RubikCube/190309Kociemba/kociemba/solution1/impl/verilog/solution_urem_5nsibs.v:158]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 9 - type: integer 
	Parameter din0_WIDTH bound to: 5 - type: integer 
	Parameter din1_WIDTH bound to: 3 - type: integer 
	Parameter dout_WIDTH bound to: 3 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'solution_urem_5nsibs_div' [C:/Users/jinyee/FYP/RubikCube/190309Kociemba/kociemba/solution1/impl/verilog/solution_urem_5nsibs.v:85]
	Parameter in0_WIDTH bound to: 5 - type: integer 
	Parameter in1_WIDTH bound to: 3 - type: integer 
	Parameter out_WIDTH bound to: 3 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'solution_urem_5nsibs_div_u' [C:/Users/jinyee/FYP/RubikCube/190309Kociemba/kociemba/solution1/impl/verilog/solution_urem_5nsibs.v:10]
	Parameter in0_WIDTH bound to: 5 - type: integer 
	Parameter in1_WIDTH bound to: 3 - type: integer 
	Parameter out_WIDTH bound to: 3 - type: integer 
	Parameter cal_WIDTH bound to: 5 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'solution_urem_5nsibs_div_u' (59#1) [C:/Users/jinyee/FYP/RubikCube/190309Kociemba/kociemba/solution1/impl/verilog/solution_urem_5nsibs.v:10]
INFO: [Synth 8-6155] done synthesizing module 'solution_urem_5nsibs_div' (60#1) [C:/Users/jinyee/FYP/RubikCube/190309Kociemba/kociemba/solution1/impl/verilog/solution_urem_5nsibs.v:85]
INFO: [Synth 8-6155] done synthesizing module 'solution_urem_5nsibs' (61#1) [C:/Users/jinyee/FYP/RubikCube/190309Kociemba/kociemba/solution1/impl/verilog/solution_urem_5nsibs.v:158]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [C:/Users/jinyee/FYP/RubikCube/190309Kociemba/kociemba/solution1/impl/verilog/verify.v:1003]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [C:/Users/jinyee/FYP/RubikCube/190309Kociemba/kociemba/solution1/impl/verilog/verify.v:1005]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [C:/Users/jinyee/FYP/RubikCube/190309Kociemba/kociemba/solution1/impl/verilog/verify.v:1007]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [C:/Users/jinyee/FYP/RubikCube/190309Kociemba/kociemba/solution1/impl/verilog/verify.v:1049]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [C:/Users/jinyee/FYP/RubikCube/190309Kociemba/kociemba/solution1/impl/verilog/verify.v:1059]
INFO: [Synth 8-6155] done synthesizing module 'verify' (62#1) [C:/Users/jinyee/FYP/RubikCube/190309Kociemba/kociemba/solution1/impl/verilog/verify.v:10]
INFO: [Synth 8-6157] synthesizing module 'toCubieCube' [C:/Users/jinyee/FYP/RubikCube/190309Kociemba/kociemba/solution1/impl/verilog/toCubieCube.v:10]
	Parameter ap_ST_fsm_state1 bound to: 19'b0000000000000000001 
	Parameter ap_ST_fsm_state2 bound to: 19'b0000000000000000010 
	Parameter ap_ST_fsm_state3 bound to: 19'b0000000000000000100 
	Parameter ap_ST_fsm_state4 bound to: 19'b0000000000000001000 
	Parameter ap_ST_fsm_state5 bound to: 19'b0000000000000010000 
	Parameter ap_ST_fsm_state6 bound to: 19'b0000000000000100000 
	Parameter ap_ST_fsm_state7 bound to: 19'b0000000000001000000 
	Parameter ap_ST_fsm_state8 bound to: 19'b0000000000010000000 
	Parameter ap_ST_fsm_state9 bound to: 19'b0000000000100000000 
	Parameter ap_ST_fsm_state10 bound to: 19'b0000000001000000000 
	Parameter ap_ST_fsm_state11 bound to: 19'b0000000010000000000 
	Parameter ap_ST_fsm_state12 bound to: 19'b0000000100000000000 
	Parameter ap_ST_fsm_state13 bound to: 19'b0000001000000000000 
	Parameter ap_ST_fsm_state14 bound to: 19'b0000010000000000000 
	Parameter ap_ST_fsm_state15 bound to: 19'b0000100000000000000 
	Parameter ap_ST_fsm_state16 bound to: 19'b0001000000000000000 
	Parameter ap_ST_fsm_state17 bound to: 19'b0010000000000000000 
	Parameter ap_ST_fsm_state18 bound to: 19'b0100000000000000000 
	Parameter ap_ST_fsm_state19 bound to: 19'b1000000000000000000 
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [C:/Users/jinyee/FYP/RubikCube/190309Kociemba/kociemba/solution1/impl/verilog/toCubieCube.v:112]
INFO: [Synth 8-6157] synthesizing module 'toCubieCube_cornebkb' [C:/Users/jinyee/FYP/RubikCube/190309Kociemba/kociemba/solution1/impl/verilog/toCubieCube_cornebkb.v:56]
	Parameter DataWidth bound to: 6 - type: integer 
	Parameter AddressRange bound to: 24 - type: integer 
	Parameter AddressWidth bound to: 5 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'toCubieCube_cornebkb_rom' [C:/Users/jinyee/FYP/RubikCube/190309Kociemba/kociemba/solution1/impl/verilog/toCubieCube_cornebkb.v:9]
	Parameter DWIDTH bound to: 6 - type: integer 
	Parameter AWIDTH bound to: 5 - type: integer 
	Parameter MEM_SIZE bound to: 24 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "distributed" *) [C:/Users/jinyee/FYP/RubikCube/190309Kociemba/kociemba/solution1/impl/verilog/toCubieCube_cornebkb.v:24]
INFO: [Synth 8-3876] $readmem data file './toCubieCube_cornebkb_rom.dat' is read successfully [C:/Users/jinyee/FYP/RubikCube/190309Kociemba/kociemba/solution1/impl/verilog/toCubieCube_cornebkb.v:27]
INFO: [Synth 8-6155] done synthesizing module 'toCubieCube_cornebkb_rom' (63#1) [C:/Users/jinyee/FYP/RubikCube/190309Kociemba/kociemba/solution1/impl/verilog/toCubieCube_cornebkb.v:9]
INFO: [Synth 8-6155] done synthesizing module 'toCubieCube_cornebkb' (64#1) [C:/Users/jinyee/FYP/RubikCube/190309Kociemba/kociemba/solution1/impl/verilog/toCubieCube_cornebkb.v:56]
INFO: [Synth 8-6157] synthesizing module 'toCubieCube_cornecud' [C:/Users/jinyee/FYP/RubikCube/190309Kociemba/kociemba/solution1/impl/verilog/toCubieCube_cornecud.v:43]
	Parameter DataWidth bound to: 3 - type: integer 
	Parameter AddressRange bound to: 8 - type: integer 
	Parameter AddressWidth bound to: 3 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'toCubieCube_cornecud_rom' [C:/Users/jinyee/FYP/RubikCube/190309Kociemba/kociemba/solution1/impl/verilog/toCubieCube_cornecud.v:9]
	Parameter DWIDTH bound to: 3 - type: integer 
	Parameter AWIDTH bound to: 3 - type: integer 
	Parameter MEM_SIZE bound to: 8 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "distributed" *) [C:/Users/jinyee/FYP/RubikCube/190309Kociemba/kociemba/solution1/impl/verilog/toCubieCube_cornecud.v:21]
INFO: [Synth 8-3876] $readmem data file './toCubieCube_cornecud_rom.dat' is read successfully [C:/Users/jinyee/FYP/RubikCube/190309Kociemba/kociemba/solution1/impl/verilog/toCubieCube_cornecud.v:24]
INFO: [Synth 8-6155] done synthesizing module 'toCubieCube_cornecud_rom' (65#1) [C:/Users/jinyee/FYP/RubikCube/190309Kociemba/kociemba/solution1/impl/verilog/toCubieCube_cornecud.v:9]
INFO: [Synth 8-6155] done synthesizing module 'toCubieCube_cornecud' (66#1) [C:/Users/jinyee/FYP/RubikCube/190309Kociemba/kociemba/solution1/impl/verilog/toCubieCube_cornecud.v:43]
INFO: [Synth 8-6157] synthesizing module 'toCubieCube_cornedEe' [C:/Users/jinyee/FYP/RubikCube/190309Kociemba/kociemba/solution1/impl/verilog/toCubieCube_cornedEe.v:43]
	Parameter DataWidth bound to: 3 - type: integer 
	Parameter AddressRange bound to: 8 - type: integer 
	Parameter AddressWidth bound to: 3 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'toCubieCube_cornedEe_rom' [C:/Users/jinyee/FYP/RubikCube/190309Kociemba/kociemba/solution1/impl/verilog/toCubieCube_cornedEe.v:9]
	Parameter DWIDTH bound to: 3 - type: integer 
	Parameter AWIDTH bound to: 3 - type: integer 
	Parameter MEM_SIZE bound to: 8 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "distributed" *) [C:/Users/jinyee/FYP/RubikCube/190309Kociemba/kociemba/solution1/impl/verilog/toCubieCube_cornedEe.v:21]
INFO: [Synth 8-3876] $readmem data file './toCubieCube_cornedEe_rom.dat' is read successfully [C:/Users/jinyee/FYP/RubikCube/190309Kociemba/kociemba/solution1/impl/verilog/toCubieCube_cornedEe.v:24]
INFO: [Synth 8-6155] done synthesizing module 'toCubieCube_cornedEe_rom' (67#1) [C:/Users/jinyee/FYP/RubikCube/190309Kociemba/kociemba/solution1/impl/verilog/toCubieCube_cornedEe.v:9]
INFO: [Synth 8-6155] done synthesizing module 'toCubieCube_cornedEe' (68#1) [C:/Users/jinyee/FYP/RubikCube/190309Kociemba/kociemba/solution1/impl/verilog/toCubieCube_cornedEe.v:43]
INFO: [Synth 8-6157] synthesizing module 'toCubieCube_edgeFeOg' [C:/Users/jinyee/FYP/RubikCube/190309Kociemba/kociemba/solution1/impl/verilog/toCubieCube_edgeFeOg.v:43]
	Parameter DataWidth bound to: 6 - type: integer 
	Parameter AddressRange bound to: 12 - type: integer 
	Parameter AddressWidth bound to: 4 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'toCubieCube_edgeFeOg_rom' [C:/Users/jinyee/FYP/RubikCube/190309Kociemba/kociemba/solution1/impl/verilog/toCubieCube_edgeFeOg.v:9]
	Parameter DWIDTH bound to: 6 - type: integer 
	Parameter AWIDTH bound to: 4 - type: integer 
	Parameter MEM_SIZE bound to: 12 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "distributed" *) [C:/Users/jinyee/FYP/RubikCube/190309Kociemba/kociemba/solution1/impl/verilog/toCubieCube_edgeFeOg.v:21]
INFO: [Synth 8-3876] $readmem data file './toCubieCube_edgeFeOg_rom.dat' is read successfully [C:/Users/jinyee/FYP/RubikCube/190309Kociemba/kociemba/solution1/impl/verilog/toCubieCube_edgeFeOg.v:24]
INFO: [Synth 8-6155] done synthesizing module 'toCubieCube_edgeFeOg_rom' (69#1) [C:/Users/jinyee/FYP/RubikCube/190309Kociemba/kociemba/solution1/impl/verilog/toCubieCube_edgeFeOg.v:9]
INFO: [Synth 8-6155] done synthesizing module 'toCubieCube_edgeFeOg' (70#1) [C:/Users/jinyee/FYP/RubikCube/190309Kociemba/kociemba/solution1/impl/verilog/toCubieCube_edgeFeOg.v:43]
INFO: [Synth 8-6157] synthesizing module 'toCubieCube_edgeFfYi' [C:/Users/jinyee/FYP/RubikCube/190309Kociemba/kociemba/solution1/impl/verilog/toCubieCube_edgeFfYi.v:43]
	Parameter DataWidth bound to: 6 - type: integer 
	Parameter AddressRange bound to: 12 - type: integer 
	Parameter AddressWidth bound to: 4 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'toCubieCube_edgeFfYi_rom' [C:/Users/jinyee/FYP/RubikCube/190309Kociemba/kociemba/solution1/impl/verilog/toCubieCube_edgeFfYi.v:9]
	Parameter DWIDTH bound to: 6 - type: integer 
	Parameter AWIDTH bound to: 4 - type: integer 
	Parameter MEM_SIZE bound to: 12 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "distributed" *) [C:/Users/jinyee/FYP/RubikCube/190309Kociemba/kociemba/solution1/impl/verilog/toCubieCube_edgeFfYi.v:21]
INFO: [Synth 8-3876] $readmem data file './toCubieCube_edgeFfYi_rom.dat' is read successfully [C:/Users/jinyee/FYP/RubikCube/190309Kociemba/kociemba/solution1/impl/verilog/toCubieCube_edgeFfYi.v:24]
INFO: [Synth 8-6155] done synthesizing module 'toCubieCube_edgeFfYi_rom' (71#1) [C:/Users/jinyee/FYP/RubikCube/190309Kociemba/kociemba/solution1/impl/verilog/toCubieCube_edgeFfYi.v:9]
INFO: [Synth 8-6155] done synthesizing module 'toCubieCube_edgeFfYi' (72#1) [C:/Users/jinyee/FYP/RubikCube/190309Kociemba/kociemba/solution1/impl/verilog/toCubieCube_edgeFfYi.v:43]
INFO: [Synth 8-6157] synthesizing module 'toCubieCube_edgeCg8j' [C:/Users/jinyee/FYP/RubikCube/190309Kociemba/kociemba/solution1/impl/verilog/toCubieCube_edgeCg8j.v:43]
	Parameter DataWidth bound to: 3 - type: integer 
	Parameter AddressRange bound to: 12 - type: integer 
	Parameter AddressWidth bound to: 4 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'toCubieCube_edgeCg8j_rom' [C:/Users/jinyee/FYP/RubikCube/190309Kociemba/kociemba/solution1/impl/verilog/toCubieCube_edgeCg8j.v:9]
	Parameter DWIDTH bound to: 3 - type: integer 
	Parameter AWIDTH bound to: 4 - type: integer 
	Parameter MEM_SIZE bound to: 12 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "distributed" *) [C:/Users/jinyee/FYP/RubikCube/190309Kociemba/kociemba/solution1/impl/verilog/toCubieCube_edgeCg8j.v:21]
INFO: [Synth 8-3876] $readmem data file './toCubieCube_edgeCg8j_rom.dat' is read successfully [C:/Users/jinyee/FYP/RubikCube/190309Kociemba/kociemba/solution1/impl/verilog/toCubieCube_edgeCg8j.v:24]
INFO: [Synth 8-6155] done synthesizing module 'toCubieCube_edgeCg8j_rom' (73#1) [C:/Users/jinyee/FYP/RubikCube/190309Kociemba/kociemba/solution1/impl/verilog/toCubieCube_edgeCg8j.v:9]
INFO: [Synth 8-6155] done synthesizing module 'toCubieCube_edgeCg8j' (74#1) [C:/Users/jinyee/FYP/RubikCube/190309Kociemba/kociemba/solution1/impl/verilog/toCubieCube_edgeCg8j.v:43]
INFO: [Synth 8-6157] synthesizing module 'toCubieCube_edgeChbi' [C:/Users/jinyee/FYP/RubikCube/190309Kociemba/kociemba/solution1/impl/verilog/toCubieCube_edgeChbi.v:43]
	Parameter DataWidth bound to: 3 - type: integer 
	Parameter AddressRange bound to: 12 - type: integer 
	Parameter AddressWidth bound to: 4 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'toCubieCube_edgeChbi_rom' [C:/Users/jinyee/FYP/RubikCube/190309Kociemba/kociemba/solution1/impl/verilog/toCubieCube_edgeChbi.v:9]
	Parameter DWIDTH bound to: 3 - type: integer 
	Parameter AWIDTH bound to: 4 - type: integer 
	Parameter MEM_SIZE bound to: 12 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "distributed" *) [C:/Users/jinyee/FYP/RubikCube/190309Kociemba/kociemba/solution1/impl/verilog/toCubieCube_edgeChbi.v:21]
INFO: [Synth 8-3876] $readmem data file './toCubieCube_edgeChbi_rom.dat' is read successfully [C:/Users/jinyee/FYP/RubikCube/190309Kociemba/kociemba/solution1/impl/verilog/toCubieCube_edgeChbi.v:24]
INFO: [Synth 8-6155] done synthesizing module 'toCubieCube_edgeChbi_rom' (75#1) [C:/Users/jinyee/FYP/RubikCube/190309Kociemba/kociemba/solution1/impl/verilog/toCubieCube_edgeChbi.v:9]
INFO: [Synth 8-6155] done synthesizing module 'toCubieCube_edgeChbi' (76#1) [C:/Users/jinyee/FYP/RubikCube/190309Kociemba/kociemba/solution1/impl/verilog/toCubieCube_edgeChbi.v:43]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [C:/Users/jinyee/FYP/RubikCube/190309Kociemba/kociemba/solution1/impl/verilog/toCubieCube.v:923]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [C:/Users/jinyee/FYP/RubikCube/190309Kociemba/kociemba/solution1/impl/verilog/toCubieCube.v:1035]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [C:/Users/jinyee/FYP/RubikCube/190309Kociemba/kociemba/solution1/impl/verilog/toCubieCube.v:1051]
INFO: [Synth 8-6155] done synthesizing module 'toCubieCube' (77#1) [C:/Users/jinyee/FYP/RubikCube/190309Kociemba/kociemba/solution1/impl/verilog/toCubieCube.v:10]
INFO: [Synth 8-6157] synthesizing module 'solutionToString' [C:/Users/jinyee/FYP/RubikCube/190309Kociemba/kociemba/solution1/impl/verilog/solutionToString.v:10]
	Parameter ap_ST_fsm_state1 bound to: 4'b0001 
	Parameter ap_ST_fsm_state2 bound to: 4'b0010 
	Parameter ap_ST_fsm_state3 bound to: 4'b0100 
	Parameter ap_ST_fsm_state4 bound to: 4'b1000 
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [C:/Users/jinyee/FYP/RubikCube/190309Kociemba/kociemba/solution1/impl/verilog/solutionToString.v:61]
INFO: [Synth 8-6155] done synthesizing module 'solutionToString' (78#1) [C:/Users/jinyee/FYP/RubikCube/190309Kociemba/kociemba/solution1/impl/verilog/solutionToString.v:10]
INFO: [Synth 8-6157] synthesizing module 'getPruning_2' [C:/Users/jinyee/FYP/RubikCube/190309Kociemba/kociemba/solution1/impl/verilog/getPruning_2.v:10]
	Parameter ap_ST_fsm_state1 bound to: 10'b0000000001 
	Parameter ap_ST_fsm_state2 bound to: 10'b0000000010 
	Parameter ap_ST_fsm_state3 bound to: 10'b0000000100 
	Parameter ap_ST_fsm_state4 bound to: 10'b0000001000 
	Parameter ap_ST_fsm_state5 bound to: 10'b0000010000 
	Parameter ap_ST_fsm_state6 bound to: 10'b0000100000 
	Parameter ap_ST_fsm_state7 bound to: 10'b0001000000 
	Parameter ap_ST_fsm_state8 bound to: 10'b0010000000 
	Parameter ap_ST_fsm_state9 bound to: 10'b0100000000 
	Parameter ap_ST_fsm_state10 bound to: 10'b1000000000 
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [C:/Users/jinyee/FYP/RubikCube/190309Kociemba/kociemba/solution1/impl/verilog/getPruning_2.v:139]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [C:/Users/jinyee/FYP/RubikCube/190309Kociemba/kociemba/solution1/impl/verilog/getPruning_2.v:340]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [C:/Users/jinyee/FYP/RubikCube/190309Kociemba/kociemba/solution1/impl/verilog/getPruning_2.v:444]
INFO: [Synth 8-6155] done synthesizing module 'getPruning_2' (79#1) [C:/Users/jinyee/FYP/RubikCube/190309Kociemba/kociemba/solution1/impl/verilog/getPruning_2.v:10]
INFO: [Synth 8-6157] synthesizing module 'getPruning_1' [C:/Users/jinyee/FYP/RubikCube/190309Kociemba/kociemba/solution1/impl/verilog/getPruning_1.v:10]
	Parameter ap_ST_fsm_state1 bound to: 10'b0000000001 
	Parameter ap_ST_fsm_state2 bound to: 10'b0000000010 
	Parameter ap_ST_fsm_state3 bound to: 10'b0000000100 
	Parameter ap_ST_fsm_state4 bound to: 10'b0000001000 
	Parameter ap_ST_fsm_state5 bound to: 10'b0000010000 
	Parameter ap_ST_fsm_state6 bound to: 10'b0000100000 
	Parameter ap_ST_fsm_state7 bound to: 10'b0001000000 
	Parameter ap_ST_fsm_state8 bound to: 10'b0010000000 
	Parameter ap_ST_fsm_state9 bound to: 10'b0100000000 
	Parameter ap_ST_fsm_state10 bound to: 10'b1000000000 
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [C:/Users/jinyee/FYP/RubikCube/190309Kociemba/kociemba/solution1/impl/verilog/getPruning_1.v:139]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [C:/Users/jinyee/FYP/RubikCube/190309Kociemba/kociemba/solution1/impl/verilog/getPruning_1.v:340]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [C:/Users/jinyee/FYP/RubikCube/190309Kociemba/kociemba/solution1/impl/verilog/getPruning_1.v:444]
INFO: [Synth 8-6155] done synthesizing module 'getPruning_1' (80#1) [C:/Users/jinyee/FYP/RubikCube/190309Kociemba/kociemba/solution1/impl/verilog/getPruning_1.v:10]
INFO: [Synth 8-6157] synthesizing module 'get_facecube_fromstr' [C:/Users/jinyee/FYP/RubikCube/190309Kociemba/kociemba/solution1/impl/verilog/get_facecube_fromstr.v:10]
	Parameter ap_ST_fsm_state1 bound to: 3'b001 
	Parameter ap_ST_fsm_state2 bound to: 3'b010 
	Parameter ap_ST_fsm_state3 bound to: 3'b100 
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [C:/Users/jinyee/FYP/RubikCube/190309Kociemba/kociemba/solution1/impl/verilog/get_facecube_fromstr.v:53]
INFO: [Synth 8-6155] done synthesizing module 'get_facecube_fromstr' (81#1) [C:/Users/jinyee/FYP/RubikCube/190309Kociemba/kociemba/solution1/impl/verilog/get_facecube_fromstr.v:10]
INFO: [Synth 8-6157] synthesizing module 'solution_mul_mul_Aem' [C:/Users/jinyee/FYP/RubikCube/190309Kociemba/kociemba/solution1/impl/verilog/solution_mul_mul_Aem.v:14]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 18 - type: integer 
	Parameter din1_WIDTH bound to: 16 - type: integer 
	Parameter dout_WIDTH bound to: 34 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'solution_mul_mul_Aem_DSP48_0' [C:/Users/jinyee/FYP/RubikCube/190309Kociemba/kociemba/solution1/impl/verilog/solution_mul_mul_Aem.v:4]
INFO: [Synth 8-6155] done synthesizing module 'solution_mul_mul_Aem_DSP48_0' (82#1) [C:/Users/jinyee/FYP/RubikCube/190309Kociemba/kociemba/solution1/impl/verilog/solution_mul_mul_Aem.v:4]
INFO: [Synth 8-6155] done synthesizing module 'solution_mul_mul_Aem' (83#1) [C:/Users/jinyee/FYP/RubikCube/190309Kociemba/kociemba/solution1/impl/verilog/solution_mul_mul_Aem.v:14]
INFO: [Synth 8-6157] synthesizing module 'solution_mac_mulaBew' [C:/Users/jinyee/FYP/RubikCube/190309Kociemba/kociemba/solution1/impl/verilog/solution_mac_mulaBew.v:34]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 26 - type: integer 
	Parameter din1_WIDTH bound to: 16 - type: integer 
	Parameter din2_WIDTH bound to: 32 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'solution_mac_mulaBew_DSP48_1' [C:/Users/jinyee/FYP/RubikCube/190309Kociemba/kociemba/solution1/impl/verilog/solution_mac_mulaBew.v:10]
INFO: [Synth 8-6155] done synthesizing module 'solution_mac_mulaBew_DSP48_1' (84#1) [C:/Users/jinyee/FYP/RubikCube/190309Kociemba/kociemba/solution1/impl/verilog/solution_mac_mulaBew.v:10]
INFO: [Synth 8-6155] done synthesizing module 'solution_mac_mulaBew' (85#1) [C:/Users/jinyee/FYP/RubikCube/190309Kociemba/kociemba/solution1/impl/verilog/solution_mac_mulaBew.v:34]
INFO: [Synth 8-6157] synthesizing module 'solution_mac_mulaCeG' [C:/Users/jinyee/FYP/RubikCube/190309Kociemba/kociemba/solution1/impl/verilog/solution_mac_mulaCeG.v:34]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 10 - type: integer 
	Parameter din1_WIDTH bound to: 16 - type: integer 
	Parameter din2_WIDTH bound to: 15 - type: integer 
	Parameter dout_WIDTH bound to: 25 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'solution_mac_mulaCeG_DSP48_2' [C:/Users/jinyee/FYP/RubikCube/190309Kociemba/kociemba/solution1/impl/verilog/solution_mac_mulaCeG.v:10]
INFO: [Synth 8-6155] done synthesizing module 'solution_mac_mulaCeG_DSP48_2' (86#1) [C:/Users/jinyee/FYP/RubikCube/190309Kociemba/kociemba/solution1/impl/verilog/solution_mac_mulaCeG.v:10]
INFO: [Synth 8-6155] done synthesizing module 'solution_mac_mulaCeG' (87#1) [C:/Users/jinyee/FYP/RubikCube/190309Kociemba/kociemba/solution1/impl/verilog/solution_mac_mulaCeG.v:34]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [C:/Users/jinyee/FYP/RubikCube/190309Kociemba/kociemba/solution1/impl/verilog/solution.v:3773]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [C:/Users/jinyee/FYP/RubikCube/190309Kociemba/kociemba/solution1/impl/verilog/solution.v:3865]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [C:/Users/jinyee/FYP/RubikCube/190309Kociemba/kociemba/solution1/impl/verilog/solution.v:3929]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [C:/Users/jinyee/FYP/RubikCube/190309Kociemba/kociemba/solution1/impl/verilog/solution.v:3963]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [C:/Users/jinyee/FYP/RubikCube/190309Kociemba/kociemba/solution1/impl/verilog/solution.v:3991]
INFO: [Synth 8-6155] done synthesizing module 'solution' (88#1) [C:/Users/jinyee/FYP/RubikCube/190309Kociemba/kociemba/solution1/impl/verilog/solution.v:12]
WARNING: [Synth 8-3331] design solution_mac_mulaBew_DSP48_1 has unconnected port in0[25]
WARNING: [Synth 8-3331] design getPruning_1 has unconnected port m_axi_table_r_AWREADY
WARNING: [Synth 8-3331] design getPruning_1 has unconnected port m_axi_table_r_WREADY
WARNING: [Synth 8-3331] design getPruning_1 has unconnected port m_axi_table_r_RLAST
WARNING: [Synth 8-3331] design getPruning_1 has unconnected port m_axi_table_r_RID[0]
WARNING: [Synth 8-3331] design getPruning_1 has unconnected port m_axi_table_r_RUSER[0]
WARNING: [Synth 8-3331] design getPruning_1 has unconnected port m_axi_table_r_RRESP[1]
WARNING: [Synth 8-3331] design getPruning_1 has unconnected port m_axi_table_r_RRESP[0]
WARNING: [Synth 8-3331] design getPruning_1 has unconnected port m_axi_table_r_BVALID
WARNING: [Synth 8-3331] design getPruning_1 has unconnected port m_axi_table_r_BRESP[1]
WARNING: [Synth 8-3331] design getPruning_1 has unconnected port m_axi_table_r_BRESP[0]
WARNING: [Synth 8-3331] design getPruning_1 has unconnected port m_axi_table_r_BID[0]
WARNING: [Synth 8-3331] design getPruning_1 has unconnected port m_axi_table_r_BUSER[0]
WARNING: [Synth 8-3331] design getPruning_2 has unconnected port m_axi_table_r_AWREADY
WARNING: [Synth 8-3331] design getPruning_2 has unconnected port m_axi_table_r_WREADY
WARNING: [Synth 8-3331] design getPruning_2 has unconnected port m_axi_table_r_RLAST
WARNING: [Synth 8-3331] design getPruning_2 has unconnected port m_axi_table_r_RID[0]
WARNING: [Synth 8-3331] design getPruning_2 has unconnected port m_axi_table_r_RUSER[0]
WARNING: [Synth 8-3331] design getPruning_2 has unconnected port m_axi_table_r_RRESP[1]
WARNING: [Synth 8-3331] design getPruning_2 has unconnected port m_axi_table_r_RRESP[0]
WARNING: [Synth 8-3331] design getPruning_2 has unconnected port m_axi_table_r_BVALID
WARNING: [Synth 8-3331] design getPruning_2 has unconnected port m_axi_table_r_BRESP[1]
WARNING: [Synth 8-3331] design getPruning_2 has unconnected port m_axi_table_r_BRESP[0]
WARNING: [Synth 8-3331] design getPruning_2 has unconnected port m_axi_table_r_BID[0]
WARNING: [Synth 8-3331] design getPruning_2 has unconnected port m_axi_table_r_BUSER[0]
WARNING: [Synth 8-3331] design toCubieCube_edgeChbi has unconnected port reset
WARNING: [Synth 8-3331] design toCubieCube_edgeCg8j has unconnected port reset
WARNING: [Synth 8-3331] design toCubieCube_edgeFfYi has unconnected port reset
WARNING: [Synth 8-3331] design toCubieCube_edgeFeOg has unconnected port reset
WARNING: [Synth 8-3331] design toCubieCube_cornedEe has unconnected port reset
WARNING: [Synth 8-3331] design toCubieCube_cornecud has unconnected port reset
WARNING: [Synth 8-3331] design toCubieCube_cornebkb has unconnected port reset
WARNING: [Synth 8-3331] design verify_cornerCount has unconnected port reset
WARNING: [Synth 8-3331] design verify_edgeCount has unconnected port reset
WARNING: [Synth 8-3331] design getPruning13 has unconnected port m_axi_table_r_AWREADY
WARNING: [Synth 8-3331] design getPruning13 has unconnected port m_axi_table_r_WREADY
WARNING: [Synth 8-3331] design getPruning13 has unconnected port m_axi_table_r_RLAST
WARNING: [Synth 8-3331] design getPruning13 has unconnected port m_axi_table_r_RID[0]
WARNING: [Synth 8-3331] design getPruning13 has unconnected port m_axi_table_r_RUSER[0]
WARNING: [Synth 8-3331] design getPruning13 has unconnected port m_axi_table_r_RRESP[1]
WARNING: [Synth 8-3331] design getPruning13 has unconnected port m_axi_table_r_RRESP[0]
WARNING: [Synth 8-3331] design getPruning13 has unconnected port m_axi_table_r_BVALID
WARNING: [Synth 8-3331] design getPruning13 has unconnected port m_axi_table_r_BRESP[1]
WARNING: [Synth 8-3331] design getPruning13 has unconnected port m_axi_table_r_BRESP[0]
WARNING: [Synth 8-3331] design getPruning13 has unconnected port m_axi_table_r_BID[0]
WARNING: [Synth 8-3331] design getPruning13 has unconnected port m_axi_table_r_BUSER[0]
WARNING: [Synth 8-3331] design getPruning1314 has unconnected port m_axi_table_r_AWREADY
WARNING: [Synth 8-3331] design getPruning1314 has unconnected port m_axi_table_r_WREADY
WARNING: [Synth 8-3331] design getPruning1314 has unconnected port m_axi_table_r_RLAST
WARNING: [Synth 8-3331] design getPruning1314 has unconnected port m_axi_table_r_RID[0]
WARNING: [Synth 8-3331] design getPruning1314 has unconnected port m_axi_table_r_RUSER[0]
WARNING: [Synth 8-3331] design getPruning1314 has unconnected port m_axi_table_r_RRESP[1]
WARNING: [Synth 8-3331] design getPruning1314 has unconnected port m_axi_table_r_RRESP[0]
WARNING: [Synth 8-3331] design getPruning1314 has unconnected port m_axi_table_r_BVALID
WARNING: [Synth 8-3331] design getPruning1314 has unconnected port m_axi_table_r_BRESP[1]
WARNING: [Synth 8-3331] design getPruning1314 has unconnected port m_axi_table_r_BRESP[0]
WARNING: [Synth 8-3331] design getPruning1314 has unconnected port m_axi_table_r_BID[0]
WARNING: [Synth 8-3331] design getPruning1314 has unconnected port m_axi_table_r_BUSER[0]
WARNING: [Synth 8-3331] design getPruning131416 has unconnected port m_axi_table_r_AWREADY
WARNING: [Synth 8-3331] design getPruning131416 has unconnected port m_axi_table_r_WREADY
WARNING: [Synth 8-3331] design getPruning131416 has unconnected port m_axi_table_r_RLAST
WARNING: [Synth 8-3331] design getPruning131416 has unconnected port m_axi_table_r_RID[0]
WARNING: [Synth 8-3331] design getPruning131416 has unconnected port m_axi_table_r_RUSER[0]
WARNING: [Synth 8-3331] design getPruning131416 has unconnected port m_axi_table_r_RRESP[1]
WARNING: [Synth 8-3331] design getPruning131416 has unconnected port m_axi_table_r_RRESP[0]
WARNING: [Synth 8-3331] design getPruning131416 has unconnected port m_axi_table_r_BVALID
WARNING: [Synth 8-3331] design getPruning131416 has unconnected port m_axi_table_r_BRESP[1]
WARNING: [Synth 8-3331] design getPruning131416 has unconnected port m_axi_table_r_BRESP[0]
WARNING: [Synth 8-3331] design getPruning131416 has unconnected port m_axi_table_r_BID[0]
WARNING: [Synth 8-3331] design getPruning131416 has unconnected port m_axi_table_r_BUSER[0]
WARNING: [Synth 8-3331] design getPruning has unconnected port m_axi_table_r_AWREADY
WARNING: [Synth 8-3331] design getPruning has unconnected port m_axi_table_r_WREADY
WARNING: [Synth 8-3331] design getPruning has unconnected port m_axi_table_r_RLAST
WARNING: [Synth 8-3331] design getPruning has unconnected port m_axi_table_r_RID[0]
WARNING: [Synth 8-3331] design getPruning has unconnected port m_axi_table_r_RUSER[0]
WARNING: [Synth 8-3331] design getPruning has unconnected port m_axi_table_r_RRESP[1]
WARNING: [Synth 8-3331] design getPruning has unconnected port m_axi_table_r_RRESP[0]
WARNING: [Synth 8-3331] design getPruning has unconnected port m_axi_table_r_BVALID
WARNING: [Synth 8-3331] design getPruning has unconnected port m_axi_table_r_BRESP[1]
WARNING: [Synth 8-3331] design getPruning has unconnected port m_axi_table_r_BRESP[0]
WARNING: [Synth 8-3331] design getPruning has unconnected port m_axi_table_r_BID[0]
WARNING: [Synth 8-3331] design getPruning has unconnected port m_axi_table_r_BUSER[0]
WARNING: [Synth 8-3331] design totalDepth_searchocq has unconnected port reset
WARNING: [Synth 8-3331] design totalDepth_searchncg has unconnected port reset
WARNING: [Synth 8-3331] design totalDepth_paritymb6 has unconnected port reset
WARNING: [Synth 8-3331] design totalDepth has unconnected port m_axi_FRtoBR_Move2_AWREADY
WARNING: [Synth 8-3331] design totalDepth has unconnected port m_axi_FRtoBR_Move2_WREADY
WARNING: [Synth 8-3331] design totalDepth has unconnected port m_axi_FRtoBR_Move2_BVALID
WARNING: [Synth 8-3331] design totalDepth has unconnected port m_axi_FRtoBR_Move2_BRESP[1]
WARNING: [Synth 8-3331] design totalDepth has unconnected port m_axi_FRtoBR_Move2_BRESP[0]
WARNING: [Synth 8-3331] design totalDepth has unconnected port m_axi_FRtoBR_Move2_BID[0]
WARNING: [Synth 8-3331] design totalDepth has unconnected port m_axi_FRtoBR_Move2_BUSER[0]
WARNING: [Synth 8-3331] design getURtoDF_edge6 has unconnected port reset
WARNING: [Synth 8-3331] design getURFtoDLF_corner6 has unconnected port reset
WARNING: [Synth 8-3331] design solution_count has unconnected port reset
WARNING: [Synth 8-3331] design solution_CTRL_BUS_m_axi_read has unconnected port RID[0]
WARNING: [Synth 8-3331] design solution_CTRL_BUS_m_axi_read has unconnected port RUSER[0]
WARNING: [Synth 8-3331] design solution_CTRL_BUS_m_axi_read has unconnected port rreq_cache[3]
WARNING: [Synth 8-3331] design solution_CTRL_BUS_m_axi_read has unconnected port rreq_cache[2]
WARNING: [Synth 8-3331] design solution_CTRL_BUS_m_axi_read has unconnected port rreq_cache[1]
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:11 ; elapsed = 00:00:16 . Memory (MB): peak = 472.781 ; gain = 232.016
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:12 ; elapsed = 00:00:17 . Memory (MB): peak = 472.781 ; gain = 232.016
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:12 ; elapsed = 00:00:17 . Memory (MB): peak = 472.781 ; gain = 232.016
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7z020clg400-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/jinyee/FYP/RubikCube/190309Kociemba/kociemba/solution1/impl/verilog/solution.xdc]
Finished Parsing XDC File [C:/Users/jinyee/FYP/RubikCube/190309Kociemba/kociemba/solution1/impl/verilog/solution.xdc]
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.469 . Memory (MB): peak = 885.789 ; gain = 5.133
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:36 ; elapsed = 00:00:50 . Memory (MB): peak = 885.789 ; gain = 645.023
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:36 ; elapsed = 00:00:50 . Memory (MB): peak = 885.789 ; gain = 645.023
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:36 ; elapsed = 00:00:50 . Memory (MB): peak = 885.789 ; gain = 645.023
---------------------------------------------------------------------------------
WARNING: [Synth 8-6014] Unused sequential element int_facelets_shift_reg was removed.  [C:/Users/jinyee/FYP/RubikCube/190309Kociemba/kociemba/solution1/impl/verilog/solution_CTRL_BUS_s_axi.v:773]
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'solution_CTRL_BUS_m_axi_reg_slice'
INFO: [Synth 8-5544] ROM "next" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [C:/Users/jinyee/FYP/RubikCube/190309Kociemba/kociemba/solution1/impl/verilog/solution_CTRL_BUS_m_axi.v:610]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [C:/Users/jinyee/FYP/RubikCube/190309Kociemba/kociemba/solution1/impl/verilog/solution_CTRL_BUS_m_axi.v:506]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [C:/Users/jinyee/FYP/RubikCube/190309Kociemba/kociemba/solution1/impl/verilog/solution_CTRL_BUS_m_axi.v:610]
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'solution_CTRL_BUS_m_axi_reg_slice__parameterized0'
INFO: [Synth 8-5544] ROM "next" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-5544] ROM "tmp_284_fu_778_p2" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "tmp_s_fu_406_p2" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "arr_load_phi_i_reg_300" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "sel_tmp2_i_fu_798_p2" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "sel_tmp_i_fu_792_p2" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "tmp_328_fu_511_p2" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "tmp_329_fu_517_p2" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "tmp_331_fu_529_p2" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "tmp_333_fu_541_p2" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "tmp_335_fu_553_p2" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "tmp_337_fu_565_p2" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "tmp_339_fu_577_p2" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "tmp_341_fu_589_p2" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "tmp_343_fu_601_p2" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "tmp_345_fu_613_p2" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "tmp_347_fu_625_p2" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "tmp_349_fu_637_p2" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-5544] ROM "tmp_270_fu_629_p2" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "tmp_s_fu_415_p2" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "exitcond_fu_474_p2" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "cond_i_fu_745_p2" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "cond_fu_645_p2" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-5544] ROM "tmp_244_fu_613_p2" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "tmp_s_fu_411_p2" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "exitcond_fu_470_p2" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "cond_i_fu_719_p2" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "cond_fu_619_p2" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_260_reg_581_reg' and it is trimmed from '32' to '16' bits. [C:/Users/jinyee/FYP/RubikCube/190309Kociemba/kociemba/solution1/impl/verilog/getURFtoDLF.v:378]
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-5544] ROM "tmp_s_fu_252_p2" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "exitcond_fu_272_p2" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "tmp_259_fu_393_p2" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
WARNING: [Synth 8-6014] Unused sequential element tmp_260_reg_581_reg was removed.  [C:/Users/jinyee/FYP/RubikCube/190309Kociemba/kociemba/solution1/impl/verilog/getURFtoDLF.v:378]
INFO: [Synth 8-5544] ROM "tmp_s_fu_252_p2" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "exitcond_fu_272_p2" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "tmp_259_fu_393_p2" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-5544] ROM "tmp_253_fu_222_p2" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "tmp_s_fu_165_p2" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "exitcond_fu_176_p2" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "tmp_253_fu_222_p2" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "tmp_s_fu_165_p2" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "exitcond_fu_176_p2" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-5544] ROM "tmp_i7_fu_310_p2" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "exitcond_i_fu_222_p2" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "exitcond_i3_fu_267_p2" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "ram". This will be implemented in logic
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4471] merging register 'search_0_po_addr_2_reg_2334_reg[4:0]' into 'search_0_ax_addr_2_reg_2339_reg[4:0]' [C:/Users/jinyee/FYP/RubikCube/190309Kociemba/kociemba/solution1/impl/verilog/totalDepth.v:1443]
INFO: [Synth 8-4471] merging register 'sext_cast_reg_2063_reg[32:31]' into 'sext4_cast_reg_2057_reg[32:31]' [C:/Users/jinyee/FYP/RubikCube/190309Kociemba/kociemba/solution1/impl/verilog/totalDepth.v:2835]
INFO: [Synth 8-4471] merging register 'sext2_cast_reg_2202_reg[32:31]' into 'sext4_cast_reg_2057_reg[32:31]' [C:/Users/jinyee/FYP/RubikCube/190309Kociemba/kociemba/solution1/impl/verilog/totalDepth.v:2839]
INFO: [Synth 8-4471] merging register 'sext3_cast_reg_2207_reg[32:31]' into 'sext4_cast_reg_2057_reg[32:31]' [C:/Users/jinyee/FYP/RubikCube/190309Kociemba/kociemba/solution1/impl/verilog/totalDepth.v:2847]
INFO: [Synth 8-4471] merging register 'sext9_cast_reg_2344_reg[32:31]' into 'sext4_cast_reg_2057_reg[32:31]' [C:/Users/jinyee/FYP/RubikCube/190309Kociemba/kociemba/solution1/impl/verilog/totalDepth.v:2859]
WARNING: [Synth 8-6014] Unused sequential element search_0_po_addr_2_reg_2334_reg was removed.  [C:/Users/jinyee/FYP/RubikCube/190309Kociemba/kociemba/solution1/impl/verilog/totalDepth.v:1443]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [C:/Users/jinyee/FYP/RubikCube/190309Kociemba/kociemba/solution1/impl/verilog/totalDepth.v:852]
WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_45_reg_2221_reg' and it is trimmed from '31' to '5' bits. [C:/Users/jinyee/FYP/RubikCube/190309Kociemba/kociemba/solution1/impl/verilog/totalDepth.v:1516]
WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_22_reg_2078_reg' and it is trimmed from '31' to '5' bits. [C:/Users/jinyee/FYP/RubikCube/190309Kociemba/kociemba/solution1/impl/verilog/totalDepth.v:1498]
WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_130_reg_2493_reg' and it is trimmed from '7' to '6' bits. [C:/Users/jinyee/FYP/RubikCube/190309Kociemba/kociemba/solution1/impl/verilog/totalDepth.v:1388]
WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_56_reg_2136_reg' and it is trimmed from '7' to '6' bits. [C:/Users/jinyee/FYP/RubikCube/190309Kociemba/kociemba/solution1/impl/verilog/totalDepth.v:1395]
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-5544] ROM "tmp_66_fu_1414_p2" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "tmp_118_fu_1994_p2" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5545] ROM "grp_fu_855_p2" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "grp_fu_861_p2" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-4471] merging register 'tmp_71_reg_2354_reg[31:0]' into 'n_reg_2349_reg[31:0]' [C:/Users/jinyee/FYP/RubikCube/190309Kociemba/kociemba/solution1/impl/verilog/totalDepth.v:1411]
WARNING: [Synth 8-6014] Unused sequential element tmp_71_reg_2354_reg was removed.  [C:/Users/jinyee/FYP/RubikCube/190309Kociemba/kociemba/solution1/impl/verilog/totalDepth.v:1411]
INFO: [Synth 8-5544] ROM "tmp_66_fu_1414_p2" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "tmp_118_fu_1994_p2" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5545] ROM "grp_fu_855_p2" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "grp_fu_861_p2" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5544] ROM "search_0_ax_d0" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "storemerge_cast_cast_fu_1590_p3" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "search_0_po_d0" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
WARNING: [Synth 8-3936] Found unconnected internal register 'remd_tmp_reg' and it is trimmed from '5' to '4' bits. [C:/Users/jinyee/FYP/RubikCube/190309Kociemba/kociemba/solution1/impl/verilog/solution_urem_5nsibs.v:42]
INFO: [Synth 8-4471] merging register 'i_i7_cast_reg_1059_reg[3:3]' into 'i_i_cast_reg_1011_reg[4:4]' [C:/Users/jinyee/FYP/RubikCube/190309Kociemba/kociemba/solution1/impl/verilog/verify.v:1115]
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-5544] ROM "tmp_1_fu_428_p2" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "tmp_3_fu_445_p2" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "exitcond3_fu_451_p2" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5545] ROM "tmp_s_fu_497_p2" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5544] ROM "exitcond2_fu_503_p2" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Common 17-14] Message 'Synth 8-5544' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-5545] ROM "tmp_15_fu_582_p2" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "tmp_s_fu_497_p2" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "tmp_15_fu_582_p2" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "ram". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "ram". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "ram". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "ram". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "ram". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "ram". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "ram". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "ram". This will be implemented in logic
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [C:/Users/jinyee/FYP/RubikCube/190309Kociemba/kociemba/solution1/impl/verilog/toCubieCube.v:259]
WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_120_reg_787_reg' and it is trimmed from '4' to '3' bits. [C:/Users/jinyee/FYP/RubikCube/190309Kociemba/kociemba/solution1/impl/verilog/toCubieCube.v:461]
WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_147_reg_793_reg' and it is trimmed from '6' to '5' bits. [C:/Users/jinyee/FYP/RubikCube/190309Kociemba/kociemba/solution1/impl/verilog/toCubieCube.v:462]
WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_142_reg_852_reg' and it is trimmed from '4' to '3' bits. [C:/Users/jinyee/FYP/RubikCube/190309Kociemba/kociemba/solution1/impl/verilog/toCubieCube.v:492]
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_s_reg_194_reg' and it is trimmed from '31' to '5' bits. [C:/Users/jinyee/FYP/RubikCube/190309Kociemba/kociemba/solution1/impl/verilog/solutionToString.v:125]
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-5546] ROM "exitcond_fu_131_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-4471] merging register 'tmp_248_cast_reg_2229_reg[32:31]' into 'tmp_247_cast_reg_2224_reg[32:31]' [C:/Users/jinyee/FYP/RubikCube/190309Kociemba/kociemba/solution1/impl/verilog/solution.v:3707]
INFO: [Synth 8-4471] merging register 'tmp_249_cast1_reg_2234_reg[32:31]' into 'tmp_247_cast_reg_2224_reg[32:31]' [C:/Users/jinyee/FYP/RubikCube/190309Kociemba/kociemba/solution1/impl/verilog/solution.v:4009]
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-5545] ROM "tmp_184_fu_1486_p2" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5546] ROM "exitcond_fu_1452_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5545] ROM "tmp_199_fu_1693_p2" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "tmp_241_fu_1771_p2" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "tmp_240_fu_1765_p2" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-4471] merging register 'tmp_193_reg_2457_reg[31:0]' into 'n_3_reg_2452_reg[31:0]' [C:/Users/jinyee/FYP/RubikCube/190309Kociemba/kociemba/solution1/impl/verilog/solution.v:2030]
WARNING: [Synth 8-6014] Unused sequential element tmp_193_reg_2457_reg was removed.  [C:/Users/jinyee/FYP/RubikCube/190309Kociemba/kociemba/solution1/impl/verilog/solution.v:2030]
INFO: [Synth 8-5545] ROM "tmp_184_fu_1486_p2" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5546] ROM "exitcond_fu_1452_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5545] ROM "tmp_199_fu_1693_p2" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "tmp_241_fu_1771_p2" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "tmp_240_fu_1765_p2" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-3971] The signal ram_reg was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal gen_write[1].mem_reg was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal gen_write[1].mem_reg was recognized as a true dual port RAM template.
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    ZERO |                               00 |                               10
                     ONE |                               10 |                               11
                     TWO |                               01 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'solution_CTRL_BUS_m_axi_reg_slice'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    ZERO |                               00 |                               10
                     ONE |                               10 |                               11
                     TWO |                               01 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'solution_CTRL_BUS_m_axi_reg_slice__parameterized0'
INFO: [Synth 8-3971] The signal ram_reg was recognized as a true dual port RAM template.
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:44 ; elapsed = 00:00:59 . Memory (MB): peak = 885.789 ; gain = 645.023
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+--------------+------------+----------+
|      |RTL Partition |Replication |Instances |
+------+--------------+------------+----------+
|1     |solution__GB0 |           1|     26453|
|2     |solution__GB1 |           1|      6514|
|3     |solution__GB2 |           1|     20169|
+------+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     33 Bit       Adders := 5     
	   2 Input     32 Bit       Adders := 84    
	   3 Input     32 Bit       Adders := 8     
	   4 Input     32 Bit       Adders := 11    
	   2 Input     31 Bit       Adders := 4     
	   4 Input     31 Bit       Adders := 1     
	   2 Input     24 Bit       Adders := 2     
	   3 Input     22 Bit       Adders := 1     
	   4 Input     22 Bit       Adders := 2     
	   2 Input     20 Bit       Adders := 2     
	   2 Input     16 Bit       Adders := 3     
	   4 Input     16 Bit       Adders := 4     
	   2 Input     12 Bit       Adders := 2     
	   2 Input      9 Bit       Adders := 2     
	   2 Input      8 Bit       Adders := 9     
	   3 Input      6 Bit       Adders := 2     
	   2 Input      6 Bit       Adders := 12    
	   2 Input      5 Bit       Adders := 8     
	   3 Input      5 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 24    
	   2 Input      3 Bit       Adders := 29    
	   2 Input      2 Bit       Adders := 16    
	   2 Input      1 Bit       Adders := 1     
+---XORs : 
	   2 Input      2 Bit         XORs := 2     
	   2 Input      1 Bit         XORs := 8     
+---Registers : 
	               69 Bit    Registers := 1     
	               64 Bit    Registers := 7     
	               58 Bit    Registers := 1     
	               50 Bit    Registers := 1     
	               47 Bit    Registers := 3     
	               35 Bit    Registers := 3     
	               34 Bit    Registers := 1     
	               33 Bit    Registers := 6     
	               32 Bit    Registers := 185   
	               31 Bit    Registers := 25    
	               28 Bit    Registers := 3     
	               25 Bit    Registers := 2     
	               24 Bit    Registers := 2     
	               20 Bit    Registers := 2     
	               19 Bit    Registers := 1     
	               18 Bit    Registers := 5     
	               16 Bit    Registers := 39    
	               15 Bit    Registers := 1     
	               13 Bit    Registers := 2     
	               10 Bit    Registers := 14    
	                8 Bit    Registers := 14    
	                6 Bit    Registers := 16    
	                5 Bit    Registers := 19    
	                4 Bit    Registers := 111   
	                3 Bit    Registers := 53    
	                2 Bit    Registers := 47    
	                1 Bit    Registers := 174   
+---Multipliers : 
	                10x32  Multipliers := 1     
	                 4x32  Multipliers := 2     
	                32x32  Multipliers := 4     
	                 3x32  Multipliers := 2     
+---RAMs : 
	               8K Bit         RAMs := 1     
	               4K Bit         RAMs := 1     
	              992 Bit         RAMs := 1     
	              448 Bit         RAMs := 1     
	              256 Bit         RAMs := 1     
	              124 Bit         RAMs := 1     
+---Muxes : 
	   3 Input     69 Bit        Muxes := 3     
	   2 Input     69 Bit        Muxes := 1     
	  70 Input     69 Bit        Muxes := 1     
	   2 Input     68 Bit        Muxes := 1     
	   2 Input     67 Bit        Muxes := 1     
	   2 Input     64 Bit        Muxes := 3     
	   2 Input     63 Bit        Muxes := 1     
	   2 Input     62 Bit        Muxes := 1     
	   2 Input     58 Bit        Muxes := 4     
	  59 Input     58 Bit        Muxes := 1     
	   3 Input     58 Bit        Muxes := 1     
	   2 Input     57 Bit        Muxes := 3     
	   2 Input     56 Bit        Muxes := 3     
	   3 Input     56 Bit        Muxes := 2     
	   2 Input     55 Bit        Muxes := 1     
	   2 Input     51 Bit        Muxes := 1     
	   2 Input     50 Bit        Muxes := 4     
	  51 Input     50 Bit        Muxes := 1     
	   2 Input     49 Bit        Muxes := 1     
	   2 Input     48 Bit        Muxes := 1     
	   2 Input     47 Bit        Muxes := 4     
	  48 Input     47 Bit        Muxes := 3     
	   2 Input     46 Bit        Muxes := 4     
	   2 Input     45 Bit        Muxes := 1     
	   2 Input     44 Bit        Muxes := 3     
	   2 Input     43 Bit        Muxes := 4     
	   2 Input     42 Bit        Muxes := 9     
	   2 Input     40 Bit        Muxes := 1     
	   2 Input     39 Bit        Muxes := 1     
	   2 Input     38 Bit        Muxes := 1     
	   2 Input     35 Bit        Muxes := 2     
	   2 Input     34 Bit        Muxes := 4     
	   3 Input     34 Bit        Muxes := 1     
	  35 Input     34 Bit        Muxes := 1     
	   2 Input     33 Bit        Muxes := 2     
	   2 Input     32 Bit        Muxes := 135   
	  22 Input     32 Bit        Muxes := 1     
	   2 Input     31 Bit        Muxes := 5     
	   2 Input     30 Bit        Muxes := 2     
	   2 Input     29 Bit        Muxes := 2     
	   2 Input     25 Bit        Muxes := 1     
	   2 Input     23 Bit        Muxes := 2     
	   2 Input     22 Bit        Muxes := 1     
	   2 Input     21 Bit        Muxes := 1     
	   2 Input     20 Bit        Muxes := 2     
	   2 Input     19 Bit        Muxes := 2     
	   2 Input     18 Bit        Muxes := 4     
	   2 Input     16 Bit        Muxes := 24    
	   2 Input     15 Bit        Muxes := 2     
	   2 Input     14 Bit        Muxes := 3     
	   2 Input     13 Bit        Muxes := 3     
	   2 Input     12 Bit        Muxes := 1     
	   4 Input     12 Bit        Muxes := 2     
	   2 Input     11 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 13    
	  11 Input     10 Bit        Muxes := 6     
	   2 Input      9 Bit        Muxes := 2     
	   2 Input      8 Bit        Muxes := 17    
	   4 Input      8 Bit        Muxes := 2     
	   2 Input      7 Bit        Muxes := 4     
	   2 Input      6 Bit        Muxes := 9     
	   2 Input      5 Bit        Muxes := 26    
	   2 Input      4 Bit        Muxes := 150   
	   5 Input      4 Bit        Muxes := 3     
	   3 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 52    
	   5 Input      3 Bit        Muxes := 1     
	   6 Input      3 Bit        Muxes := 1     
	   6 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 73    
	   3 Input      2 Bit        Muxes := 11    
	   5 Input      2 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 286   
	   4 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module solution 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     33 Bit       Adders := 1     
	   4 Input     32 Bit       Adders := 3     
	   2 Input     32 Bit       Adders := 11    
	   3 Input     32 Bit       Adders := 1     
	   2 Input     16 Bit       Adders := 2     
	   2 Input      6 Bit       Adders := 9     
	   2 Input      5 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 3     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	               58 Bit    Registers := 1     
	               33 Bit    Registers := 2     
	               32 Bit    Registers := 15    
	               31 Bit    Registers := 13    
	               25 Bit    Registers := 2     
	               16 Bit    Registers := 13    
	               13 Bit    Registers := 2     
	               10 Bit    Registers := 1     
	                8 Bit    Registers := 2     
	                6 Bit    Registers := 3     
	                5 Bit    Registers := 4     
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 5     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 32    
+---Muxes : 
	   2 Input     58 Bit        Muxes := 4     
	  59 Input     58 Bit        Muxes := 1     
	   3 Input     58 Bit        Muxes := 1     
	   2 Input     57 Bit        Muxes := 2     
	   2 Input     56 Bit        Muxes := 2     
	   3 Input     56 Bit        Muxes := 2     
	   2 Input     51 Bit        Muxes := 1     
	   2 Input     47 Bit        Muxes := 1     
	   2 Input     46 Bit        Muxes := 1     
	   2 Input     45 Bit        Muxes := 1     
	   2 Input     40 Bit        Muxes := 1     
	   2 Input     39 Bit        Muxes := 1     
	   2 Input     38 Bit        Muxes := 1     
	   2 Input     33 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 19    
	   2 Input     25 Bit        Muxes := 1     
	   2 Input     23 Bit        Muxes := 1     
	   2 Input     21 Bit        Muxes := 1     
	   2 Input     19 Bit        Muxes := 1     
	   2 Input     18 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 8     
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 12    
	   2 Input      4 Bit        Muxes := 16    
	   2 Input      3 Bit        Muxes := 11    
	   2 Input      2 Bit        Muxes := 7     
	   2 Input      1 Bit        Muxes := 57    
Module solution_search_aqcK_ram 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
+---RAMs : 
	              992 Bit         RAMs := 1     
Module solution_search_prcU_ram__1 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module solution_search_prcU_ram__2 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module solution_search_prcU_ram__3 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module solution_search_prcU_ram__4 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module solution_search_prcU_ram__5 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module solution_search_prcU_ram 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module solution_CTRL_BUS_s_axi_ram 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
+---RAMs : 
	              448 Bit         RAMs := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 12    
	   2 Input      8 Bit        Muxes := 2     
Module solution_CTRL_BUS_s_axi_ram__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
+---RAMs : 
	              256 Bit         RAMs := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 12    
	   2 Input      8 Bit        Muxes := 2     
Module solution_CTRL_BUS_s_axi 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	               32 Bit    Registers := 13    
	                8 Bit    Registers := 3     
	                2 Bit    Registers := 3     
	                1 Bit    Registers := 15    
+---Muxes : 
	   2 Input     32 Bit        Muxes := 14    
	  22 Input     32 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   6 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 9     
Module totalDepth_paritymb6_rom 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module totalDepth_searchncg_ram__1 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module totalDepth_searchocq_ram 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
+---RAMs : 
	              124 Bit         RAMs := 1     
Module getPruning 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
+---Registers : 
	               32 Bit    Registers := 1     
	               16 Bit    Registers := 1     
	               10 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 1     
	  11 Input     10 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module getPruning131416 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
+---Registers : 
	               32 Bit    Registers := 1     
	               16 Bit    Registers := 1     
	               10 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 1     
	  11 Input     10 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module getPruning1314 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
+---Registers : 
	               32 Bit    Registers := 1     
	               16 Bit    Registers := 1     
	               10 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 1     
	  11 Input     10 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module getPruning13 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
+---Registers : 
	               32 Bit    Registers := 1     
	               16 Bit    Registers := 1     
	               10 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 1     
	  11 Input     10 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module totalDepth 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     32 Bit       Adders := 3     
	   2 Input     32 Bit       Adders := 11    
	   4 Input     32 Bit       Adders := 8     
	   2 Input     31 Bit       Adders := 3     
	   4 Input     31 Bit       Adders := 1     
	   2 Input     24 Bit       Adders := 2     
	   3 Input     22 Bit       Adders := 1     
	   4 Input     22 Bit       Adders := 2     
	   3 Input      6 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	               69 Bit    Registers := 1     
	               64 Bit    Registers := 1     
	               32 Bit    Registers := 32    
	               31 Bit    Registers := 10    
	               24 Bit    Registers := 2     
	               16 Bit    Registers := 8     
	                6 Bit    Registers := 2     
	                5 Bit    Registers := 6     
	                4 Bit    Registers := 3     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 15    
+---Multipliers : 
	                10x32  Multipliers := 1     
+---Muxes : 
	   3 Input     69 Bit        Muxes := 3     
	   2 Input     69 Bit        Muxes := 1     
	  70 Input     69 Bit        Muxes := 1     
	   2 Input     68 Bit        Muxes := 1     
	   2 Input     67 Bit        Muxes := 1     
	   2 Input     64 Bit        Muxes := 1     
	   2 Input     63 Bit        Muxes := 1     
	   2 Input     62 Bit        Muxes := 1     
	   2 Input     57 Bit        Muxes := 1     
	   2 Input     56 Bit        Muxes := 1     
	   2 Input     55 Bit        Muxes := 1     
	   2 Input     50 Bit        Muxes := 3     
	   2 Input     42 Bit        Muxes := 1     
	   2 Input     35 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 14    
	   2 Input     31 Bit        Muxes := 1     
	   2 Input     30 Bit        Muxes := 1     
	   2 Input     29 Bit        Muxes := 1     
	   2 Input     23 Bit        Muxes := 1     
	   2 Input     22 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 1     
	   2 Input     15 Bit        Muxes := 1     
	   2 Input     14 Bit        Muxes := 1     
	   2 Input     13 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 2     
	   2 Input      5 Bit        Muxes := 10    
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      2 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 24    
Module solutionToString 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   2 Input     31 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 2     
	               31 Bit    Registers := 2     
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   5 Input      4 Bit        Muxes := 1     
	   3 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module getPruning_2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
+---Registers : 
	               32 Bit    Registers := 1     
	               16 Bit    Registers := 1     
	               10 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 1     
	  11 Input     10 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module getPruning_1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
+---Registers : 
	               32 Bit    Registers := 1     
	               16 Bit    Registers := 1     
	               10 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 1     
	  11 Input     10 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module get_facecube_fromstr 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---Registers : 
	                6 Bit    Registers := 3     
	                3 Bit    Registers := 1     
+---Muxes : 
	   5 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   6 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module toCubieCube_cornebkb_rom 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 2     
Module toCubieCube_cornecud_rom 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module toCubieCube_cornedEe_rom 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module toCubieCube_edgeFeOg_rom 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
Module toCubieCube_edgeFfYi_rom 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
Module toCubieCube_edgeCg8j_rom 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module toCubieCube_edgeChbi_rom 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module toCubieCube 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      5 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 2     
	   2 Input      4 Bit       Adders := 6     
	   2 Input      3 Bit       Adders := 3     
	   2 Input      2 Bit       Adders := 1     
+---XORs : 
	   2 Input      2 Bit         XORs := 1     
+---Registers : 
	               19 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 12    
	                3 Bit    Registers := 5     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 7     
+---Muxes : 
	   2 Input     19 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 1     
	   2 Input     14 Bit        Muxes := 1     
	   2 Input     13 Bit        Muxes := 1     
	   2 Input     12 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 4     
	   2 Input      3 Bit        Muxes := 8     
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 8     
Module verify_edgeCount_ram 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module verify_cornerCount_ram 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module solution_urem_5nsibs_div_u 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      6 Bit       Adders := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                5 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 1     
+---Muxes : 
	   2 Input      5 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 1     
Module solution_urem_5nsibs_div 
Detailed RTL Component Info : 
+---Registers : 
	                5 Bit    Registers := 1     
	                3 Bit    Registers := 3     
	                1 Bit    Registers := 2     
Module verify 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
	   2 Input      5 Bit       Adders := 2     
	   2 Input      4 Bit       Adders := 10    
	   2 Input      3 Bit       Adders := 2     
	   2 Input      2 Bit       Adders := 2     
+---Registers : 
	               34 Bit    Registers := 1     
	                5 Bit    Registers := 3     
	                4 Bit    Registers := 22    
	                3 Bit    Registers := 5     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     34 Bit        Muxes := 4     
	   3 Input     34 Bit        Muxes := 1     
	  35 Input     34 Bit        Muxes := 1     
	   2 Input     33 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 2     
	   2 Input     30 Bit        Muxes := 1     
	   2 Input     29 Bit        Muxes := 1     
	   2 Input     18 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 1     
	   2 Input     14 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 12    
	   5 Input      4 Bit        Muxes := 2     
	   2 Input      3 Bit        Muxes := 6     
	   2 Input      2 Bit        Muxes := 3     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 13    
Module solution_count_ram 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module totalDepth_searchncg_ram__2 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module totalDepth_searchncg_ram__3 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module totalDepth_searchncg_ram 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module solution_search_mpcA_ram 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
Module solution_ccRet_eo_0_ram 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module solution_ccRet_co_0_ram 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
Module solution_ccRet_ep_0_ram 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
Module solution_ccRet_cp_0_ram 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
Module solution_res_f_0_ram 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 2     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
Module solution_mux_42_4jbC__7 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      4 Bit        Muxes := 3     
Module solution_mux_42_4jbC__8 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      4 Bit        Muxes := 3     
Module solution_mux_42_4jbC__9 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      4 Bit        Muxes := 3     
Module solution_mux_42_4jbC__10 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      4 Bit        Muxes := 3     
Module solution_sdiv_32nkbM_div_u 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     33 Bit       Adders := 1     
+---Registers : 
	               33 Bit    Registers := 1     
	               32 Bit    Registers := 4     
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   2 Input     31 Bit        Muxes := 1     
Module solution_sdiv_32nkbM_div 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 4     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	               32 Bit    Registers := 4     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 4     
Module solution_mux_42_4jbC__11 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      4 Bit        Muxes := 3     
Module solution_mux_42_1lbW 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module solution_mux_42_4jbC__12 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      4 Bit        Muxes := 3     
Module solution_mux_42_4jbC__13 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      4 Bit        Muxes := 3     
Module solution_mux_42_4jbC__14 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      4 Bit        Muxes := 3     
Module solution_mux_42_4jbC 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      4 Bit        Muxes := 3     
Module getFRtoBR 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 6     
	   3 Input     32 Bit       Adders := 1     
	   4 Input     16 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 2     
	   2 Input      3 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 3     
+---XORs : 
	   2 Input      2 Bit         XORs := 1     
+---Registers : 
	               47 Bit    Registers := 1     
	               32 Bit    Registers := 14    
	               16 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 18    
	                2 Bit    Registers := 6     
	                1 Bit    Registers := 5     
+---Multipliers : 
	                 4x32  Multipliers := 1     
	                32x32  Multipliers := 1     
+---Muxes : 
	   2 Input     47 Bit        Muxes := 1     
	  48 Input     47 Bit        Muxes := 1     
	   2 Input     46 Bit        Muxes := 1     
	   2 Input     44 Bit        Muxes := 1     
	   2 Input     43 Bit        Muxes := 1     
	   2 Input     42 Bit        Muxes := 2     
	   2 Input     32 Bit        Muxes := 3     
	   2 Input     16 Bit        Muxes := 2     
	   2 Input      7 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 14    
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 28    
	   4 Input      1 Bit        Muxes := 1     
Module solution_mux_42_4jbC__4 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      4 Bit        Muxes := 3     
Module solution_mux_42_4jbC__5 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      4 Bit        Muxes := 3     
Module solution_mux_42_4jbC__6 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      4 Bit        Muxes := 3     
Module solution_sdiv_32nkbM_div_u__3 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     33 Bit       Adders := 1     
+---Registers : 
	               33 Bit    Registers := 1     
	               32 Bit    Registers := 4     
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   2 Input     31 Bit        Muxes := 1     
Module solution_sdiv_32nkbM_div__3 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 4     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	               32 Bit    Registers := 4     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 4     
Module getUBtoDF 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 6     
	   3 Input     32 Bit       Adders := 1     
	   4 Input     16 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 5     
+---Registers : 
	               47 Bit    Registers := 1     
	               32 Bit    Registers := 14    
	               28 Bit    Registers := 1     
	               16 Bit    Registers := 1     
	                4 Bit    Registers := 19    
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 7     
	                1 Bit    Registers := 4     
+---Multipliers : 
	                 3x32  Multipliers := 1     
	                32x32  Multipliers := 1     
+---Muxes : 
	   2 Input     47 Bit        Muxes := 1     
	  48 Input     47 Bit        Muxes := 1     
	   2 Input     46 Bit        Muxes := 1     
	   2 Input     44 Bit        Muxes := 1     
	   2 Input     43 Bit        Muxes := 1     
	   2 Input     42 Bit        Muxes := 2     
	   2 Input     32 Bit        Muxes := 3     
	   2 Input     16 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 17    
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 15    
Module solution_mux_42_4jbC__1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      4 Bit        Muxes := 3     
Module solution_mux_42_4jbC__2 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      4 Bit        Muxes := 3     
Module solution_mux_42_4jbC__3 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      4 Bit        Muxes := 3     
Module solution_sdiv_32nkbM_div_u__2 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     33 Bit       Adders := 1     
+---Registers : 
	               33 Bit    Registers := 1     
	               32 Bit    Registers := 4     
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   2 Input     31 Bit        Muxes := 1     
Module solution_sdiv_32nkbM_div__2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 4     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	               32 Bit    Registers := 4     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 4     
Module getURtoUL 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 6     
	   3 Input     32 Bit       Adders := 1     
	   4 Input     16 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 5     
+---Registers : 
	               47 Bit    Registers := 1     
	               32 Bit    Registers := 14    
	               28 Bit    Registers := 1     
	               16 Bit    Registers := 1     
	                4 Bit    Registers := 19    
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 7     
	                1 Bit    Registers := 4     
+---Multipliers : 
	                 3x32  Multipliers := 1     
	                32x32  Multipliers := 1     
+---Muxes : 
	   2 Input     47 Bit        Muxes := 1     
	  48 Input     47 Bit        Muxes := 1     
	   2 Input     46 Bit        Muxes := 1     
	   2 Input     44 Bit        Muxes := 1     
	   2 Input     43 Bit        Muxes := 1     
	   2 Input     42 Bit        Muxes := 2     
	   2 Input     32 Bit        Muxes := 3     
	   2 Input     16 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 17    
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 15    
Module getURFtoDLF_corner6_ram 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
Module solution_sdiv_32nkbM_div_u__1 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     33 Bit       Adders := 1     
+---Registers : 
	               33 Bit    Registers := 1     
	               32 Bit    Registers := 4     
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   2 Input     31 Bit        Muxes := 1     
Module solution_sdiv_32nkbM_div__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 4     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	               32 Bit    Registers := 4     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 4     
Module getURFtoDLF 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 7     
	   3 Input     32 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 4     
+---Registers : 
	               50 Bit    Registers := 1     
	               32 Bit    Registers := 15    
	               28 Bit    Registers := 1     
	                4 Bit    Registers := 3     
	                3 Bit    Registers := 7     
	                1 Bit    Registers := 2     
+---Multipliers : 
	                 4x32  Multipliers := 1     
	                32x32  Multipliers := 1     
+---Muxes : 
	   2 Input     50 Bit        Muxes := 1     
	  51 Input     50 Bit        Muxes := 1     
	   2 Input     49 Bit        Muxes := 1     
	   2 Input     48 Bit        Muxes := 1     
	   2 Input     43 Bit        Muxes := 1     
	   2 Input     42 Bit        Muxes := 2     
	   2 Input     32 Bit        Muxes := 3     
	   2 Input      3 Bit        Muxes := 4     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module getURtoDF_edge6_ram 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
Module getURtoDF 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 3     
+---Registers : 
	               10 Bit    Registers := 1     
	                4 Bit    Registers := 3     
	                3 Bit    Registers := 6     
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module get_coordcube 
Detailed RTL Component Info : 
+---Adders : 
	   4 Input     16 Bit       Adders := 1     
	   2 Input     16 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 2     
	   2 Input      3 Bit       Adders := 2     
+---Registers : 
	               16 Bit    Registers := 3     
	               15 Bit    Registers := 1     
	                4 Bit    Registers := 4     
	                3 Bit    Registers := 5     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 3     
	   2 Input     15 Bit        Muxes := 1     
	   2 Input     13 Bit        Muxes := 1     
	   2 Input     11 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 5     
	   2 Input      3 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 14    
Module solution_CTRL_BUS_m_axi_throttl 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module solution_CTRL_BUS_m_axi_fifo 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 2     
+---Registers : 
	               10 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module solution_CTRL_BUS_m_axi_reg_slice 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 10    
	   3 Input      2 Bit        Muxes := 3     
	   5 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module solution_CTRL_BUS_m_axi_fifo__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 2     
+---Registers : 
	               64 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module solution_CTRL_BUS_m_axi_buffer 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 3     
+---Registers : 
	               18 Bit    Registers := 3     
	                8 Bit    Registers := 2     
	                1 Bit    Registers := 4     
+---RAMs : 
	               4K Bit         RAMs := 1     
+---Muxes : 
	   2 Input     18 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 4     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module solution_CTRL_BUS_m_axi_fifo__parameterized1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module solution_CTRL_BUS_m_axi_fifo__parameterized2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 2     
+---Registers : 
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module solution_CTRL_BUS_m_axi_write 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 3     
	   2 Input     20 Bit       Adders := 1     
	   2 Input     12 Bit       Adders := 1     
	   2 Input      9 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 6     
	               20 Bit    Registers := 1     
	               16 Bit    Registers := 2     
	               10 Bit    Registers := 2     
	                8 Bit    Registers := 2     
	                6 Bit    Registers := 1     
	                2 Bit    Registers := 5     
	                1 Bit    Registers := 12    
+---Muxes : 
	   2 Input     32 Bit        Muxes := 4     
	   2 Input     20 Bit        Muxes := 1     
	   4 Input     12 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 2     
	   4 Input      8 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 6     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 19    
Module solution_CTRL_BUS_m_axi_fifo__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 2     
+---Registers : 
	               10 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module solution_CTRL_BUS_m_axi_reg_slice__1 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 10    
	   3 Input      2 Bit        Muxes := 3     
	   5 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module solution_CTRL_BUS_m_axi_fifo__parameterized0__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 2     
+---Registers : 
	               64 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module solution_CTRL_BUS_m_axi_buffer__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 3     
+---Registers : 
	               35 Bit    Registers := 3     
	                8 Bit    Registers := 2     
	                1 Bit    Registers := 4     
+---RAMs : 
	               8K Bit         RAMs := 1     
+---Muxes : 
	   2 Input     35 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 4     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module solution_CTRL_BUS_m_axi_reg_slice__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     18 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 10    
	   3 Input      2 Bit        Muxes := 3     
	   5 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module solution_CTRL_BUS_m_axi_fifo__parameterized1__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module solution_CTRL_BUS_m_axi_read 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 3     
	   2 Input     20 Bit       Adders := 1     
	   2 Input     12 Bit       Adders := 1     
	   2 Input      9 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 1     
	   2 Input      1 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 7     
	               20 Bit    Registers := 1     
	               10 Bit    Registers := 2     
	                8 Bit    Registers := 2     
	                6 Bit    Registers := 1     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 9     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 6     
	   2 Input     20 Bit        Muxes := 1     
	   4 Input     12 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 2     
	   4 Input      8 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 15    
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [C:/Users/jinyee/FYP/RubikCube/190309Kociemba/kociemba/solution1/impl/verilog/getUBtoDF.v:930]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [C:/Users/jinyee/FYP/RubikCube/190309Kociemba/kociemba/solution1/impl/verilog/getUBtoDF.v:902]
WARNING: [Synth 8-6014] Unused sequential element tmp_278_reg_995_reg was removed.  [C:/Users/jinyee/FYP/RubikCube/190309Kociemba/kociemba/solution1/impl/verilog/getUBtoDF.v:569]
WARNING: [Synth 8-6014] Unused sequential element s_reg_939_reg was removed.  [C:/Users/jinyee/FYP/RubikCube/190309Kociemba/kociemba/solution1/impl/verilog/getUBtoDF.v:280]
WARNING: [Synth 8-6014] Unused sequential element  was removed.  [C:/Users/jinyee/FYP/RubikCube/190309Kociemba/kociemba/solution1/impl/verilog/getUBtoDF.v:902]
WARNING: [Synth 8-6014] Unused sequential element  was removed. 
WARNING: [Synth 8-6014] Unused sequential element  was removed. 
WARNING: [Synth 8-6014] Unused sequential element  was removed. 
WARNING: [Synth 8-6014] Unused sequential element  was removed.  [C:/Users/jinyee/FYP/RubikCube/190309Kociemba/kociemba/solution1/impl/verilog/getUBtoDF.v:902]
WARNING: [Synth 8-6014] Unused sequential element  was removed.  [C:/Users/jinyee/FYP/RubikCube/190309Kociemba/kociemba/solution1/impl/verilog/getUBtoDF.v:902]
WARNING: [Synth 8-6014] Unused sequential element  was removed.  [C:/Users/jinyee/FYP/RubikCube/190309Kociemba/kociemba/solution1/impl/verilog/getUBtoDF.v:280]
WARNING: [Synth 8-6014] Unused sequential element  was removed. 
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [C:/Users/jinyee/FYP/RubikCube/190309Kociemba/kociemba/solution1/impl/verilog/getURtoUL.v:921]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [C:/Users/jinyee/FYP/RubikCube/190309Kociemba/kociemba/solution1/impl/verilog/getURtoUL.v:901]
WARNING: [Synth 8-6014] Unused sequential element tmp_250_reg_969_reg was removed.  [C:/Users/jinyee/FYP/RubikCube/190309Kociemba/kociemba/solution1/impl/verilog/getURtoUL.v:570]
WARNING: [Synth 8-6014] Unused sequential element s_reg_913_reg was removed.  [C:/Users/jinyee/FYP/RubikCube/190309Kociemba/kociemba/solution1/impl/verilog/getURtoUL.v:276]
WARNING: [Synth 8-6014] Unused sequential element  was removed.  [C:/Users/jinyee/FYP/RubikCube/190309Kociemba/kociemba/solution1/impl/verilog/getURtoUL.v:901]
WARNING: [Synth 8-6014] Unused sequential element  was removed. 
WARNING: [Synth 8-6014] Unused sequential element  was removed. 
WARNING: [Synth 8-6014] Unused sequential element  was removed. 
WARNING: [Synth 8-6014] Unused sequential element  was removed.  [C:/Users/jinyee/FYP/RubikCube/190309Kociemba/kociemba/solution1/impl/verilog/getURtoUL.v:901]
WARNING: [Synth 8-6014] Unused sequential element  was removed.  [C:/Users/jinyee/FYP/RubikCube/190309Kociemba/kociemba/solution1/impl/verilog/getURtoUL.v:901]
WARNING: [Synth 8-6014] Unused sequential element  was removed.  [C:/Users/jinyee/FYP/RubikCube/190309Kociemba/kociemba/solution1/impl/verilog/getURtoUL.v:276]
WARNING: [Synth 8-6014] Unused sequential element  was removed. 
WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_90_reg_2458_reg' and it is trimmed from '32' to '5' bits. [C:/Users/jinyee/FYP/RubikCube/190309Kociemba/kociemba/solution1/impl/verilog/totalDepth.v:1540]
WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_74_reg_2366_reg' and it is trimmed from '32' to '5' bits. [C:/Users/jinyee/FYP/RubikCube/190309Kociemba/kociemba/solution1/impl/verilog/totalDepth.v:1412]
INFO: [Synth 8-5545] ROM "grp_fu_861_p2" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "grp_fu_855_p2" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
WARNING: [Synth 8-115] binding instance 'i_27_84' in module 'partition' to reference 'logic__3033' which has no pins
WARNING: [Synth 8-115] binding instance 'i_27_85' in module 'partition' to reference 'logic__3034' which has no pins
WARNING: [Synth 8-115] binding instance 'i_27_86' in module 'partition' to reference 'logic__3035' which has no pins
INFO: [Synth 8-5545] ROM "tmp_241_fu_1771_p2" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "tmp_240_fu_1765_p2" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
WARNING: [Synth 8-6014] Unused sequential element search_slice_0_load_reg_2588_reg was removed.  [C:/Users/jinyee/FYP/RubikCube/190309Kociemba/kociemba/solution1/impl/verilog/solution.v:1703]
DSP Report: Generating DSP solution_mac_mulaBew_U108/solution_mac_mulaBew_DSP48_1_U/p, operation Mode is: C'+A2*(B:0x1b0).
DSP Report: register search_slice_0_load_reg_2588_reg is absorbed into DSP solution_mac_mulaBew_U108/solution_mac_mulaBew_DSP48_1_U/p.
DSP Report: register mv_reg_2569_reg is absorbed into DSP solution_mac_mulaBew_U108/solution_mac_mulaBew_DSP48_1_U/p.
DSP Report: operator solution_mac_mulaBew_U108/solution_mac_mulaBew_DSP48_1_U/p is absorbed into DSP solution_mac_mulaBew_U108/solution_mac_mulaBew_DSP48_1_U/p.
DSP Report: operator solution_mac_mulaBew_U108/solution_mac_mulaBew_DSP48_1_U/m is absorbed into DSP solution_mac_mulaBew_U108/solution_mac_mulaBew_DSP48_1_U/p.
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "p_0_out". This will be implemented in logic
INFO: [Synth 8-5587] ROM size for "p_0_out" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "p_0_out". This will be implemented in logic
INFO: [Synth 8-5587] ROM size for "p_0_out" is below threshold of ROM address width. It will be mapped to LUTs
WARNING: [Synth 8-6014] Unused sequential element solution_urem_5nsibs_U15/solution_urem_5nsibs_div_U/done_reg was removed.  [C:/Users/jinyee/FYP/RubikCube/190309Kociemba/kociemba/solution1/impl/verilog/solution_urem_5nsibs.v:142]
WARNING: [Synth 8-6014] Unused sequential element solution_urem_5nsibs_U15/solution_urem_5nsibs_div_U/quot_reg was removed.  [C:/Users/jinyee/FYP/RubikCube/190309Kociemba/kociemba/solution1/impl/verilog/solution_urem_5nsibs.v:148]
INFO: [Synth 8-5545] ROM "tmp_s_fu_497_p2" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "tmp_15_fu_582_p2" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "tmp_199_fu_1693_p2" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "tmp_184_fu_1486_p2" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
WARNING: [Synth 8-6014] Unused sequential element CTRL_BUS_addr_2_read_reg_2623_reg was removed.  [C:/Users/jinyee/FYP/RubikCube/190309Kociemba/kociemba/solution1/impl/verilog/solution.v:1716]
DSP Report: Generating DSP solution_mul_mul_Aem_U109/solution_mul_mul_Aem_DSP48_0_U/p, operation Mode is: (A:0x15556)*B2.
DSP Report: register CTRL_BUS_addr_2_read_reg_2623_reg is absorbed into DSP solution_mul_mul_Aem_U109/solution_mul_mul_Aem_DSP48_0_U/p.
DSP Report: operator solution_mul_mul_Aem_U109/solution_mul_mul_Aem_DSP48_0_U/p is absorbed into DSP solution_mul_mul_Aem_U109/solution_mul_mul_Aem_DSP48_0_U/p.
DSP Report: Generating DSP tmp_224_reg_2649_reg, operation Mode is: C+A2*(B:0x1ef).
DSP Report: register CTRL_BUS_addr_1_read_reg_2617_reg is absorbed into DSP tmp_224_reg_2649_reg.
DSP Report: register tmp_224_reg_2649_reg is absorbed into DSP tmp_224_reg_2649_reg.
DSP Report: operator solution_mac_mulaCeG_U111/solution_mac_mulaCeG_DSP48_2_U/p is absorbed into DSP tmp_224_reg_2649_reg.
DSP Report: operator solution_mac_mulaCeG_U111/solution_mac_mulaCeG_DSP48_2_U/m is absorbed into DSP tmp_224_reg_2649_reg.
DSP Report: Generating DSP tmp_221_reg_2644_reg, operation Mode is: C+A2*(B:0x1ef).
DSP Report: register CTRL_BUS_addr_read_reg_2611_reg is absorbed into DSP tmp_221_reg_2644_reg.
DSP Report: register tmp_221_reg_2644_reg is absorbed into DSP tmp_221_reg_2644_reg.
DSP Report: operator solution_mac_mulaCeG_U110/solution_mac_mulaCeG_DSP48_2_U/p is absorbed into DSP tmp_221_reg_2644_reg.
DSP Report: operator solution_mac_mulaCeG_U110/solution_mac_mulaCeG_DSP48_2_U/m is absorbed into DSP tmp_221_reg_2644_reg.
DSP Report: Generating DSP solution_mul_mul_Aem_U107/solution_mul_mul_Aem_DSP48_0_U/p, operation Mode is: (A:0x15556)*B.
DSP Report: operator solution_mul_mul_Aem_U107/solution_mul_mul_Aem_DSP48_0_U/p is absorbed into DSP solution_mul_mul_Aem_U107/solution_mul_mul_Aem_DSP48_0_U/p.
WARNING: [Synth 8-6014] Unused sequential element solution_sdiv_32nkbM_U27/solution_sdiv_32nkbM_div_U/done_reg was removed.  [C:/Users/jinyee/FYP/RubikCube/190309Kociemba/kociemba/solution1/impl/verilog/solution_sdiv_32nkbM.v:154]
WARNING: [Synth 8-6014] Unused sequential element solution_sdiv_32nkbM_U27/solution_sdiv_32nkbM_div_U/remd_reg was removed.  [C:/Users/jinyee/FYP/RubikCube/190309Kociemba/kociemba/solution1/impl/verilog/solution_sdiv_32nkbM.v:171]
WARNING: [Synth 8-3936] Found unconnected internal register 'solution_sdiv_32nkbM_U27/solution_sdiv_32nkbM_div_U/solution_sdiv_32nkbM_div_u_0/remd_tmp_reg' and it is trimmed from '32' to '31' bits. [C:/Users/jinyee/FYP/RubikCube/190309Kociemba/kociemba/solution1/impl/verilog/solution_sdiv_32nkbM.v:45]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [C:/Users/jinyee/FYP/RubikCube/190309Kociemba/kociemba/solution1/impl/verilog/getFRtoBR.v:1037]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [C:/Users/jinyee/FYP/RubikCube/190309Kociemba/kociemba/solution1/impl/verilog/getFRtoBR.v:1061]
WARNING: [Synth 8-6014] Unused sequential element tmp_292_reg_1254_reg was removed.  [C:/Users/jinyee/FYP/RubikCube/190309Kociemba/kociemba/solution1/impl/verilog/getFRtoBR.v:708]
WARNING: [Synth 8-6014] Unused sequential element s_reg_1192_reg was removed.  [C:/Users/jinyee/FYP/RubikCube/190309Kociemba/kociemba/solution1/impl/verilog/getFRtoBR.v:325]
WARNING: [Synth 8-6014] Unused sequential element  was removed. 
WARNING: [Synth 8-6014] Unused sequential element  was removed. 
WARNING: [Synth 8-6014] Unused sequential element  was removed.  [C:/Users/jinyee/FYP/RubikCube/190309Kociemba/kociemba/solution1/impl/verilog/getFRtoBR.v:1037]
WARNING: [Synth 8-6014] Unused sequential element  was removed.  [C:/Users/jinyee/FYP/RubikCube/190309Kociemba/kociemba/solution1/impl/verilog/getFRtoBR.v:325]
DSP Report: Generating DSP s_fu_716_p2, operation Mode is: A*B2.
DSP Report: register B is absorbed into DSP s_fu_716_p2.
DSP Report: operator s_fu_716_p2 is absorbed into DSP s_fu_716_p2.
DSP Report: operator s_fu_716_p2 is absorbed into DSP s_fu_716_p2.
DSP Report: Generating DSP s_reg_1192_reg, operation Mode is: (PCIN>>17)+A2*B.
DSP Report: register A is absorbed into DSP s_reg_1192_reg.
DSP Report: register s_reg_1192_reg is absorbed into DSP s_reg_1192_reg.
DSP Report: operator s_fu_716_p2 is absorbed into DSP s_reg_1192_reg.
DSP Report: operator s_fu_716_p2 is absorbed into DSP s_reg_1192_reg.
DSP Report: Generating DSP s_fu_716_p2, operation Mode is: A2*B.
DSP Report: register A is absorbed into DSP s_fu_716_p2.
DSP Report: operator s_fu_716_p2 is absorbed into DSP s_fu_716_p2.
DSP Report: operator s_fu_716_p2 is absorbed into DSP s_fu_716_p2.
DSP Report: Generating DSP s_reg_1192_reg, operation Mode is: (PCIN>>17)+A2*B.
DSP Report: register A is absorbed into DSP s_reg_1192_reg.
DSP Report: register s_reg_1192_reg is absorbed into DSP s_reg_1192_reg.
DSP Report: operator s_fu_716_p2 is absorbed into DSP s_reg_1192_reg.
DSP Report: operator s_fu_716_p2 is absorbed into DSP s_reg_1192_reg.
WARNING: [Synth 8-6014] Unused sequential element solution_sdiv_32nkbM_U49/solution_sdiv_32nkbM_div_U/done_reg was removed.  [C:/Users/jinyee/FYP/RubikCube/190309Kociemba/kociemba/solution1/impl/verilog/solution_sdiv_32nkbM.v:154]
WARNING: [Synth 8-6014] Unused sequential element solution_sdiv_32nkbM_U49/solution_sdiv_32nkbM_div_U/remd_reg was removed.  [C:/Users/jinyee/FYP/RubikCube/190309Kociemba/kociemba/solution1/impl/verilog/solution_sdiv_32nkbM.v:171]
WARNING: [Synth 8-6014] Unused sequential element A was removed. 
WARNING: [Synth 8-6014] Unused sequential element B was removed.  [C:/Users/jinyee/FYP/RubikCube/190309Kociemba/kociemba/solution1/impl/verilog/getUBtoDF.v:902]
WARNING: [Synth 8-6014] Unused sequential element B was removed. 
WARNING: [Synth 8-6014] Unused sequential element A was removed.  [C:/Users/jinyee/FYP/RubikCube/190309Kociemba/kociemba/solution1/impl/verilog/getUBtoDF.v:280]
WARNING: [Synth 8-3936] Found unconnected internal register 'solution_sdiv_32nkbM_U49/solution_sdiv_32nkbM_div_U/solution_sdiv_32nkbM_div_u_0/remd_tmp_reg' and it is trimmed from '32' to '31' bits. [C:/Users/jinyee/FYP/RubikCube/190309Kociemba/kociemba/solution1/impl/verilog/solution_sdiv_32nkbM.v:45]
WARNING: [Synth 8-6014] Unused sequential element s_reg_939_reg was removed.  [C:/Users/jinyee/FYP/RubikCube/190309Kociemba/kociemba/solution1/impl/verilog/getUBtoDF.v:280]
WARNING: [Synth 8-6014] Unused sequential element B was removed. 
WARNING: [Synth 8-6014] Unused sequential element A was removed.  [C:/Users/jinyee/FYP/RubikCube/190309Kociemba/kociemba/solution1/impl/verilog/getUBtoDF.v:902]
WARNING: [Synth 8-6014] Unused sequential element B was removed. 
WARNING: [Synth 8-6014] Unused sequential element A was removed.  [C:/Users/jinyee/FYP/RubikCube/190309Kociemba/kociemba/solution1/impl/verilog/getUBtoDF.v:280]
WARNING: [Synth 8-6014] Unused sequential element  was removed.  [C:/Users/jinyee/FYP/RubikCube/190309Kociemba/kociemba/solution1/impl/verilog/getUBtoDF.v:280]
WARNING: [Synth 8-6014] Unused sequential element  was removed.  [C:/Users/jinyee/FYP/RubikCube/190309Kociemba/kociemba/solution1/impl/verilog/getUBtoDF.v:902]
WARNING: [Synth 8-6014] Unused sequential element  was removed.  [C:/Users/jinyee/FYP/RubikCube/190309Kociemba/kociemba/solution1/impl/verilog/getUBtoDF.v:902]
WARNING: [Synth 8-6014] Unused sequential element  was removed.  [C:/Users/jinyee/FYP/RubikCube/190309Kociemba/kociemba/solution1/impl/verilog/getUBtoDF.v:280]
DSP Report: Generating DSP s_reg_939_reg, operation Mode is: (A2*B2)'.
DSP Report: register B is absorbed into DSP s_reg_939_reg.
DSP Report: register A is absorbed into DSP s_reg_939_reg.
DSP Report: register s_reg_939_reg is absorbed into DSP s_reg_939_reg.
DSP Report: operator s_fu_579_p2 is absorbed into DSP s_reg_939_reg.
DSP Report: operator s_fu_579_p2 is absorbed into DSP s_reg_939_reg.
DSP Report: Generating DSP s_fu_579_p2, operation Mode is: A2*B2.
DSP Report: register B is absorbed into DSP s_fu_579_p2.
DSP Report: register A is absorbed into DSP s_fu_579_p2.
DSP Report: operator s_fu_579_p2 is absorbed into DSP s_fu_579_p2.
DSP Report: operator s_fu_579_p2 is absorbed into DSP s_fu_579_p2.
DSP Report: Generating DSP s_reg_939_reg, operation Mode is: (PCIN>>17)+A2*B2.
DSP Report: register B is absorbed into DSP s_reg_939_reg.
DSP Report: register A is absorbed into DSP s_reg_939_reg.
DSP Report: register s_reg_939_reg is absorbed into DSP s_reg_939_reg.
DSP Report: operator s_fu_579_p2 is absorbed into DSP s_reg_939_reg.
DSP Report: operator s_fu_579_p2 is absorbed into DSP s_reg_939_reg.
WARNING: [Synth 8-6014] Unused sequential element solution_sdiv_32nkbM_U44/solution_sdiv_32nkbM_div_U/done_reg was removed.  [C:/Users/jinyee/FYP/RubikCube/190309Kociemba/kociemba/solution1/impl/verilog/solution_sdiv_32nkbM.v:154]
WARNING: [Synth 8-6014] Unused sequential element solution_sdiv_32nkbM_U44/solution_sdiv_32nkbM_div_U/remd_reg was removed.  [C:/Users/jinyee/FYP/RubikCube/190309Kociemba/kociemba/solution1/impl/verilog/solution_sdiv_32nkbM.v:171]
WARNING: [Synth 8-6014] Unused sequential element A was removed. 
WARNING: [Synth 8-6014] Unused sequential element B was removed.  [C:/Users/jinyee/FYP/RubikCube/190309Kociemba/kociemba/solution1/impl/verilog/getURtoUL.v:901]
WARNING: [Synth 8-6014] Unused sequential element B was removed. 
WARNING: [Synth 8-6014] Unused sequential element A was removed.  [C:/Users/jinyee/FYP/RubikCube/190309Kociemba/kociemba/solution1/impl/verilog/getURtoUL.v:276]
WARNING: [Synth 8-3936] Found unconnected internal register 'solution_sdiv_32nkbM_U44/solution_sdiv_32nkbM_div_U/solution_sdiv_32nkbM_div_u_0/remd_tmp_reg' and it is trimmed from '32' to '31' bits. [C:/Users/jinyee/FYP/RubikCube/190309Kociemba/kociemba/solution1/impl/verilog/solution_sdiv_32nkbM.v:45]
WARNING: [Synth 8-6014] Unused sequential element s_reg_913_reg was removed.  [C:/Users/jinyee/FYP/RubikCube/190309Kociemba/kociemba/solution1/impl/verilog/getURtoUL.v:276]
WARNING: [Synth 8-6014] Unused sequential element B was removed. 
WARNING: [Synth 8-6014] Unused sequential element A was removed.  [C:/Users/jinyee/FYP/RubikCube/190309Kociemba/kociemba/solution1/impl/verilog/getURtoUL.v:901]
WARNING: [Synth 8-6014] Unused sequential element B was removed. 
WARNING: [Synth 8-6014] Unused sequential element A was removed.  [C:/Users/jinyee/FYP/RubikCube/190309Kociemba/kociemba/solution1/impl/verilog/getURtoUL.v:276]
WARNING: [Synth 8-6014] Unused sequential element  was removed.  [C:/Users/jinyee/FYP/RubikCube/190309Kociemba/kociemba/solution1/impl/verilog/getURtoUL.v:276]
WARNING: [Synth 8-6014] Unused sequential element  was removed.  [C:/Users/jinyee/FYP/RubikCube/190309Kociemba/kociemba/solution1/impl/verilog/getURtoUL.v:901]
WARNING: [Synth 8-6014] Unused sequential element  was removed.  [C:/Users/jinyee/FYP/RubikCube/190309Kociemba/kociemba/solution1/impl/verilog/getURtoUL.v:901]
WARNING: [Synth 8-6014] Unused sequential element  was removed.  [C:/Users/jinyee/FYP/RubikCube/190309Kociemba/kociemba/solution1/impl/verilog/getURtoUL.v:276]
DSP Report: Generating DSP s_reg_913_reg, operation Mode is: (A2*B2)'.
DSP Report: register B is absorbed into DSP s_reg_913_reg.
DSP Report: register A is absorbed into DSP s_reg_913_reg.
DSP Report: register s_reg_913_reg is absorbed into DSP s_reg_913_reg.
DSP Report: operator s_fu_563_p2 is absorbed into DSP s_reg_913_reg.
DSP Report: operator s_fu_563_p2 is absorbed into DSP s_reg_913_reg.
DSP Report: Generating DSP s_fu_563_p2, operation Mode is: A2*B2.
DSP Report: register B is absorbed into DSP s_fu_563_p2.
DSP Report: register A is absorbed into DSP s_fu_563_p2.
DSP Report: operator s_fu_563_p2 is absorbed into DSP s_fu_563_p2.
DSP Report: operator s_fu_563_p2 is absorbed into DSP s_fu_563_p2.
DSP Report: Generating DSP s_reg_913_reg, operation Mode is: (PCIN>>17)+A2*B2.
DSP Report: register B is absorbed into DSP s_reg_913_reg.
DSP Report: register A is absorbed into DSP s_reg_913_reg.
DSP Report: register s_reg_913_reg is absorbed into DSP s_reg_913_reg.
DSP Report: operator s_fu_563_p2 is absorbed into DSP s_reg_913_reg.
DSP Report: operator s_fu_563_p2 is absorbed into DSP s_reg_913_reg.
INFO: [Synth 8-4471] merging register 'a_fu_50_reg[31:0]' into 'a_fu_50_reg[31:0]' [C:/Users/jinyee/FYP/RubikCube/190309Kociemba/kociemba/solution1/impl/verilog/getURFtoDLF.v:231]
INFO: [Synth 8-4471] merging register 'b_reg_199_reg[31:0]' into 'b_reg_199_reg[31:0]' [C:/Users/jinyee/FYP/RubikCube/190309Kociemba/kociemba/solution1/impl/verilog/getURFtoDLF.v:239]
WARNING: [Synth 8-6014] Unused sequential element solution_sdiv_32nkbM_U38/solution_sdiv_32nkbM_div_U/done_reg was removed.  [C:/Users/jinyee/FYP/RubikCube/190309Kociemba/kociemba/solution1/impl/verilog/solution_sdiv_32nkbM.v:154]
WARNING: [Synth 8-6014] Unused sequential element solution_sdiv_32nkbM_U38/solution_sdiv_32nkbM_div_U/remd_reg was removed.  [C:/Users/jinyee/FYP/RubikCube/190309Kociemba/kociemba/solution1/impl/verilog/solution_sdiv_32nkbM.v:171]
WARNING: [Synth 8-6014] Unused sequential element a_fu_50_reg was removed.  [C:/Users/jinyee/FYP/RubikCube/190309Kociemba/kociemba/solution1/impl/verilog/getURFtoDLF.v:231]
WARNING: [Synth 8-6014] Unused sequential element b_reg_199_reg was removed.  [C:/Users/jinyee/FYP/RubikCube/190309Kociemba/kociemba/solution1/impl/verilog/getURFtoDLF.v:239]
WARNING: [Synth 8-3936] Found unconnected internal register 'solution_sdiv_32nkbM_U38/solution_sdiv_32nkbM_div_U/solution_sdiv_32nkbM_div_u_0/remd_tmp_reg' and it is trimmed from '32' to '31' bits. [C:/Users/jinyee/FYP/RubikCube/190309Kociemba/kociemba/solution1/impl/verilog/solution_sdiv_32nkbM.v:45]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [C:/Users/jinyee/FYP/RubikCube/190309Kociemba/kociemba/solution1/impl/verilog/getURFtoDLF.v:747]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [C:/Users/jinyee/FYP/RubikCube/190309Kociemba/kociemba/solution1/impl/verilog/getURFtoDLF.v:771]
WARNING: [Synth 8-6014] Unused sequential element tmp_265_reg_594_reg was removed.  [C:/Users/jinyee/FYP/RubikCube/190309Kociemba/kociemba/solution1/impl/verilog/getURFtoDLF.v:384]
WARNING: [Synth 8-6014] Unused sequential element s_reg_553_reg was removed.  [C:/Users/jinyee/FYP/RubikCube/190309Kociemba/kociemba/solution1/impl/verilog/getURFtoDLF.v:215]
WARNING: [Synth 8-6014] Unused sequential element tmp_260_reg_581_reg was removed.  [C:/Users/jinyee/FYP/RubikCube/190309Kociemba/kociemba/solution1/impl/verilog/getURFtoDLF.v:378]
WARNING: [Synth 8-6014] Unused sequential element  was removed.  [C:/Users/jinyee/FYP/RubikCube/190309Kociemba/kociemba/solution1/impl/verilog/getURFtoDLF.v:747]
WARNING: [Synth 8-6014] Unused sequential element  was removed. 
WARNING: [Synth 8-6014] Unused sequential element  was removed. 
WARNING: [Synth 8-6014] Unused sequential element  was removed. 
WARNING: [Synth 8-6014] Unused sequential element  was removed.  [C:/Users/jinyee/FYP/RubikCube/190309Kociemba/kociemba/solution1/impl/verilog/getURFtoDLF.v:747]
WARNING: [Synth 8-6014] Unused sequential element  was removed.  [C:/Users/jinyee/FYP/RubikCube/190309Kociemba/kociemba/solution1/impl/verilog/getURFtoDLF.v:747]
WARNING: [Synth 8-6014] Unused sequential element  was removed.  [C:/Users/jinyee/FYP/RubikCube/190309Kociemba/kociemba/solution1/impl/verilog/getURFtoDLF.v:215]
WARNING: [Synth 8-6014] Unused sequential element  was removed. 
DSP Report: Generating DSP s_fu_350_p2, operation Mode is: A2*B2.
DSP Report: register B is absorbed into DSP s_fu_350_p2.
DSP Report: register A is absorbed into DSP s_fu_350_p2.
DSP Report: operator s_fu_350_p2 is absorbed into DSP s_fu_350_p2.
DSP Report: operator s_fu_350_p2 is absorbed into DSP s_fu_350_p2.
DSP Report: Generating DSP s_reg_553_reg, operation Mode is: (PCIN>>17)+A2*B2.
DSP Report: register B is absorbed into DSP s_reg_553_reg.
DSP Report: register A is absorbed into DSP s_reg_553_reg.
DSP Report: register s_reg_553_reg is absorbed into DSP s_reg_553_reg.
DSP Report: operator s_fu_350_p2 is absorbed into DSP s_reg_553_reg.
DSP Report: operator s_fu_350_p2 is absorbed into DSP s_reg_553_reg.
DSP Report: Generating DSP s_fu_350_p2, operation Mode is: A2*B2.
DSP Report: register B is absorbed into DSP s_fu_350_p2.
DSP Report: register A is absorbed into DSP s_fu_350_p2.
DSP Report: operator s_fu_350_p2 is absorbed into DSP s_fu_350_p2.
DSP Report: operator s_fu_350_p2 is absorbed into DSP s_fu_350_p2.
DSP Report: Generating DSP s_reg_553_reg, operation Mode is: (PCIN>>17)+A2*B2.
DSP Report: register B is absorbed into DSP s_reg_553_reg.
DSP Report: register A is absorbed into DSP s_reg_553_reg.
DSP Report: register s_reg_553_reg is absorbed into DSP s_reg_553_reg.
DSP Report: operator s_fu_350_p2 is absorbed into DSP s_reg_553_reg.
DSP Report: operator s_fu_350_p2 is absorbed into DSP s_reg_553_reg.
DSP Report: Generating DSP tmp_261_fu_471_p2, operation Mode is: C'+(A2*(B:0x2d0))'.
DSP Report: register a_fu_50_reg is absorbed into DSP tmp_261_fu_471_p2.
DSP Report: register b_reg_199_reg is absorbed into DSP tmp_261_fu_471_p2.
DSP Report: register tmp_260_reg_581_reg is absorbed into DSP tmp_261_fu_471_p2.
DSP Report: operator tmp_261_fu_471_p2 is absorbed into DSP tmp_261_fu_471_p2.
DSP Report: operator tmp_260_fu_404_p2 is absorbed into DSP tmp_261_fu_471_p2.
WARNING: [Synth 8-6014] Unused sequential element fifo_rctl/q_reg was removed.  [C:/Users/jinyee/FYP/RubikCube/190309Kociemba/kociemba/solution1/impl/verilog/solution_CTRL_BUS_m_axi.v:456]
WARNING: [Synth 8-3917] design solution has port m_axi_CTRL_BUS_AWQOS[3] driven by constant 0
WARNING: [Synth 8-3917] design solution has port m_axi_CTRL_BUS_AWQOS[2] driven by constant 0
WARNING: [Synth 8-3917] design solution has port m_axi_CTRL_BUS_AWQOS[1] driven by constant 0
WARNING: [Synth 8-3917] design solution has port m_axi_CTRL_BUS_AWQOS[0] driven by constant 0
WARNING: [Synth 8-3917] design solution has port m_axi_CTRL_BUS_AWREGION[3] driven by constant 0
WARNING: [Synth 8-3917] design solution has port m_axi_CTRL_BUS_AWREGION[2] driven by constant 0
WARNING: [Synth 8-3917] design solution has port m_axi_CTRL_BUS_AWREGION[1] driven by constant 0
WARNING: [Synth 8-3917] design solution has port m_axi_CTRL_BUS_AWREGION[0] driven by constant 0
INFO: [Synth 8-3971] The signal search_ax_0_U/solution_search_aqcK_ram_U/ram_reg was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal int_facelets/gen_write[1].mem_reg was recognized as a true dual port RAM template.
WARNING: [Synth 8-6014] Unused sequential element int_encode_array/q0_reg was removed.  [C:/Users/jinyee/FYP/RubikCube/190309Kociemba/kociemba/solution1/impl/verilog/solution_CTRL_BUS_s_axi.v:900]
INFO: [Synth 8-3971] The signal int_encode_array/gen_write[1].mem_reg was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal search_minDistPhase2_U/totalDepth_searchocq_ram_U/ram_reg was recognized as a true dual port RAM template.
warning: Removed RAM solution_CTRL_BUS_m_axi_U/bus_write/buff_wdata/mem_reg due to inactive write enable
WARNING: [Synth 8-6014] Unused sequential element solution_CTRL_BUS_m_axi_U/bus_write/buff_wdata/mem_reg was removed. 
INFO: [Synth 8-3886] merging instance 'i_27_0/grp_totalDepth_fu_1004/tmp_130_reg_2493_reg[5]' (FDE) to 'i_27_0/grp_totalDepth_fu_1004/mv_2_reg_2476_reg[5]'
INFO: [Synth 8-3886] merging instance 'i_27_0/grp_totalDepth_fu_1004/tmp_56_reg_2136_reg[5]' (FDE) to 'i_27_0/grp_totalDepth_fu_1004/mv_reg_2120_reg[5]'
INFO: [Synth 8-3886] merging instance 'i_27_0/grp_totalDepth_fu_1004/tmp_130_reg_2493_reg[4]' (FDE) to 'i_27_0/grp_totalDepth_fu_1004/mv_2_reg_2476_reg[4]'
INFO: [Synth 8-3886] merging instance 'i_27_0/grp_totalDepth_fu_1004/tmp_56_reg_2136_reg[4]' (FDE) to 'i_27_0/grp_totalDepth_fu_1004/mv_reg_2120_reg[4]'
INFO: [Synth 8-3886] merging instance 'i_27_0/grp_totalDepth_fu_1004/tmp_130_reg_2493_reg[3]' (FDE) to 'i_27_0/grp_totalDepth_fu_1004/mv_2_reg_2476_reg[3]'
INFO: [Synth 8-3886] merging instance 'i_27_0/grp_totalDepth_fu_1004/tmp_56_reg_2136_reg[3]' (FDE) to 'i_27_0/grp_totalDepth_fu_1004/mv_reg_2120_reg[3]'
INFO: [Synth 8-3886] merging instance 'i_27_0/grp_totalDepth_fu_1004/tmp_130_reg_2493_reg[2]' (FDE) to 'i_27_0/grp_totalDepth_fu_1004/mv_2_reg_2476_reg[2]'
INFO: [Synth 8-3886] merging instance 'i_27_0/grp_totalDepth_fu_1004/tmp_56_reg_2136_reg[2]' (FDE) to 'i_27_0/grp_totalDepth_fu_1004/mv_reg_2120_reg[2]'
INFO: [Synth 8-3886] merging instance 'i_27_0/grp_totalDepth_fu_1004/tmp_130_reg_2493_reg[1]' (FDE) to 'i_27_0/grp_totalDepth_fu_1004/mv_2_reg_2476_reg[1]'
INFO: [Synth 8-3886] merging instance 'i_27_0/grp_totalDepth_fu_1004/tmp_56_reg_2136_reg[1]' (FDE) to 'i_27_0/grp_totalDepth_fu_1004/mv_reg_2120_reg[1]'
INFO: [Synth 8-3886] merging instance 'i_27_0/grp_totalDepth_fu_1004/tmp_130_reg_2493_reg[0]' (FDE) to 'i_27_0/grp_totalDepth_fu_1004/mv_2_reg_2476_reg[0]'
INFO: [Synth 8-3886] merging instance 'i_27_0/grp_totalDepth_fu_1004/tmp_56_reg_2136_reg[0]' (FDE) to 'i_27_0/grp_totalDepth_fu_1004/mv_reg_2120_reg[0]'
INFO: [Synth 8-3886] merging instance 'i_27_0/grp_totalDepth_fu_1004/tmp_109_reg_2562_reg[0]' (FDE) to 'i_27_0/grp_totalDepth_fu_1004/tmp_115_reg_2567_reg[0]'
INFO: [Synth 8-3886] merging instance 'i_27_0/FRtoBR_Move_reg_2219_reg[0]' (FDE) to 'i_27_0/tmp_247_cast_reg_2224_reg[0]'
INFO: [Synth 8-3886] merging instance 'i_27_0/FRtoBR_Move_reg_2219_reg[1]' (FDE) to 'i_27_0/tmp_247_cast_reg_2224_reg[1]'
INFO: [Synth 8-3886] merging instance 'i_27_0/FRtoBR_Move_reg_2219_reg[2]' (FDE) to 'i_27_0/tmp_247_cast_reg_2224_reg[2]'
INFO: [Synth 8-3886] merging instance 'i_27_0/FRtoBR_Move_reg_2219_reg[3]' (FDE) to 'i_27_0/tmp_247_cast_reg_2224_reg[3]'
INFO: [Synth 8-3886] merging instance 'i_27_0/FRtoBR_Move_reg_2219_reg[4]' (FDE) to 'i_27_0/tmp_247_cast_reg_2224_reg[4]'
INFO: [Synth 8-3886] merging instance 'i_27_0/FRtoBR_Move_reg_2219_reg[5]' (FDE) to 'i_27_0/tmp_247_cast_reg_2224_reg[5]'
INFO: [Synth 8-3886] merging instance 'i_27_0/FRtoBR_Move_reg_2219_reg[6]' (FDE) to 'i_27_0/tmp_247_cast_reg_2224_reg[6]'
INFO: [Synth 8-3886] merging instance 'i_27_0/FRtoBR_Move_reg_2219_reg[7]' (FDE) to 'i_27_0/tmp_247_cast_reg_2224_reg[7]'
INFO: [Synth 8-3886] merging instance 'i_27_0/FRtoBR_Move_reg_2219_reg[8]' (FDE) to 'i_27_0/tmp_247_cast_reg_2224_reg[8]'
INFO: [Synth 8-3886] merging instance 'i_27_0/FRtoBR_Move_reg_2219_reg[9]' (FDE) to 'i_27_0/tmp_247_cast_reg_2224_reg[9]'
INFO: [Synth 8-3886] merging instance 'i_27_0/FRtoBR_Move_reg_2219_reg[10]' (FDE) to 'i_27_0/tmp_247_cast_reg_2224_reg[10]'
INFO: [Synth 8-3886] merging instance 'i_27_0/FRtoBR_Move_reg_2219_reg[11]' (FDE) to 'i_27_0/tmp_247_cast_reg_2224_reg[11]'
INFO: [Synth 8-3886] merging instance 'i_27_0/FRtoBR_Move_reg_2219_reg[12]' (FDE) to 'i_27_0/tmp_247_cast_reg_2224_reg[12]'
INFO: [Synth 8-3886] merging instance 'i_27_0/FRtoBR_Move_reg_2219_reg[13]' (FDE) to 'i_27_0/tmp_247_cast_reg_2224_reg[13]'
INFO: [Synth 8-3886] merging instance 'i_27_0/FRtoBR_Move_reg_2219_reg[14]' (FDE) to 'i_27_0/tmp_247_cast_reg_2224_reg[14]'
INFO: [Synth 8-3886] merging instance 'i_27_0/FRtoBR_Move_reg_2219_reg[15]' (FDE) to 'i_27_0/tmp_247_cast_reg_2224_reg[15]'
INFO: [Synth 8-3886] merging instance 'i_27_0/FRtoBR_Move_reg_2219_reg[16]' (FDE) to 'i_27_0/tmp_247_cast_reg_2224_reg[16]'
INFO: [Synth 8-3886] merging instance 'i_27_0/FRtoBR_Move_reg_2219_reg[17]' (FDE) to 'i_27_0/tmp_247_cast_reg_2224_reg[17]'
INFO: [Synth 8-3886] merging instance 'i_27_0/FRtoBR_Move_reg_2219_reg[18]' (FDE) to 'i_27_0/tmp_247_cast_reg_2224_reg[18]'
INFO: [Synth 8-3886] merging instance 'i_27_0/FRtoBR_Move_reg_2219_reg[19]' (FDE) to 'i_27_0/tmp_247_cast_reg_2224_reg[19]'
INFO: [Synth 8-3886] merging instance 'i_27_0/FRtoBR_Move_reg_2219_reg[20]' (FDE) to 'i_27_0/tmp_247_cast_reg_2224_reg[20]'
INFO: [Synth 8-3886] merging instance 'i_27_0/FRtoBR_Move_reg_2219_reg[21]' (FDE) to 'i_27_0/tmp_247_cast_reg_2224_reg[21]'
INFO: [Synth 8-3886] merging instance 'i_27_0/FRtoBR_Move_reg_2219_reg[22]' (FDE) to 'i_27_0/tmp_247_cast_reg_2224_reg[22]'
INFO: [Synth 8-3886] merging instance 'i_27_0/FRtoBR_Move_reg_2219_reg[23]' (FDE) to 'i_27_0/tmp_247_cast_reg_2224_reg[23]'
INFO: [Synth 8-3886] merging instance 'i_27_0/FRtoBR_Move_reg_2219_reg[24]' (FDE) to 'i_27_0/tmp_247_cast_reg_2224_reg[24]'
INFO: [Synth 8-3886] merging instance 'i_27_0/FRtoBR_Move_reg_2219_reg[25]' (FDE) to 'i_27_0/tmp_247_cast_reg_2224_reg[25]'
INFO: [Synth 8-3886] merging instance 'i_27_0/FRtoBR_Move_reg_2219_reg[26]' (FDE) to 'i_27_0/tmp_247_cast_reg_2224_reg[26]'
INFO: [Synth 8-3886] merging instance 'i_27_0/FRtoBR_Move_reg_2219_reg[27]' (FDE) to 'i_27_0/tmp_247_cast_reg_2224_reg[27]'
INFO: [Synth 8-3886] merging instance 'i_27_0/FRtoBR_Move_reg_2219_reg[28]' (FDE) to 'i_27_0/tmp_247_cast_reg_2224_reg[28]'
INFO: [Synth 8-3886] merging instance 'i_27_0/FRtoBR_Move_reg_2219_reg[29]' (FDE) to 'i_27_0/tmp_247_cast_reg_2224_reg[29]'
INFO: [Synth 8-3886] merging instance 'i_27_0/FRtoBR_Move_reg_2219_reg[30]' (FDE) to 'i_27_0/tmp_247_cast_reg_2224_reg[30]'
INFO: [Synth 8-3886] merging instance 'i_27_0/grp_totalDepth_fu_1004/tmp_109_reg_2562_reg[1]' (FDE) to 'i_27_0/grp_totalDepth_fu_1004/tmp_115_reg_2567_reg[1]'
INFO: [Synth 8-3886] merging instance 'i_27_0/grp_totalDepth_fu_1004/tmp_109_reg_2562_reg[2]' (FDE) to 'i_27_0/grp_totalDepth_fu_1004/tmp_115_reg_2567_reg[2]'
INFO: [Synth 8-3886] merging instance 'i_27_0/grp_totalDepth_fu_1004/tmp_109_reg_2562_reg[3]' (FDE) to 'i_27_0/grp_totalDepth_fu_1004/tmp_115_reg_2567_reg[3]'
INFO: [Synth 8-3886] merging instance 'i_27_0/grp_totalDepth_fu_1004/tmp_109_reg_2562_reg[22]' (FDE) to 'i_27_0/grp_totalDepth_fu_1004/tmp_109_reg_2562_reg[23]'
INFO: [Synth 8-3886] merging instance 'i_27_0/grp_totalDepth_fu_1004/tmp_115_reg_2567_reg[22]' (FDE) to 'i_27_0/grp_totalDepth_fu_1004/tmp_115_reg_2567_reg[23]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_27_0/grp_totalDepth_fu_1004/\tmp_54_reg_2285_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_27_0/grp_totalDepth_fu_1004/\tmp_54_reg_2285_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_27_0/grp_totalDepth_fu_1004/\tmp_54_reg_2285_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_27_0/grp_totalDepth_fu_1004/\tmp_54_reg_2285_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_27_0/grp_totalDepth_fu_1004/\sext4_cast_reg_2057_reg[31] )
INFO: [Synth 8-3886] merging instance 'i_27_0/tmp_247_cast_reg_2224_reg[32]' (FD) to 'i_27_0/tmp_247_cast_reg_2224_reg[31]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_27_0/\tmp_247_cast_reg_2224_reg[31] )
INFO: [Synth 8-3886] merging instance 'i_27_0/grp_totalDepth_fu_1004/tmp_74_reg_2366_reg[0]' (FDE) to 'i_27_0/grp_totalDepth_fu_1004/search_0_ax_addr_3_reg_2372_reg[0]'
INFO: [Synth 8-3886] merging instance 'i_27_0/grp_totalDepth_fu_1004/tmp_74_reg_2366_reg[1]' (FDE) to 'i_27_0/grp_totalDepth_fu_1004/search_0_ax_addr_3_reg_2372_reg[1]'
INFO: [Synth 8-3886] merging instance 'i_27_0/grp_totalDepth_fu_1004/tmp_74_reg_2366_reg[2]' (FDE) to 'i_27_0/grp_totalDepth_fu_1004/search_0_ax_addr_3_reg_2372_reg[2]'
INFO: [Synth 8-3886] merging instance 'i_27_0/grp_totalDepth_fu_1004/tmp_74_reg_2366_reg[3]' (FDE) to 'i_27_0/grp_totalDepth_fu_1004/search_0_ax_addr_3_reg_2372_reg[3]'
INFO: [Synth 8-3886] merging instance 'i_27_0/grp_totalDepth_fu_1004/tmp_74_reg_2366_reg[4]' (FDE) to 'i_27_0/grp_totalDepth_fu_1004/search_0_ax_addr_3_reg_2372_reg[4]'
WARNING: [Synth 8-3332] Sequential element (solution_search_prcU_ram_U/q0_reg[31]) is unused and will be removed from module solution_search_prcU__3.
WARNING: [Synth 8-3332] Sequential element (solution_search_prcU_ram_U/q0_reg[31]) is unused and will be removed from module solution_search_prcU__4.
WARNING: [Synth 8-3332] Sequential element (solution_search_prcU_ram_U/q0_reg[31]) is unused and will be removed from module solution_search_prcU__5.
WARNING: [Synth 8-3332] Sequential element (i_27_0) is unused and will be removed from module solution_CTRL_BUS_s_axi.
WARNING: [Synth 8-3332] Sequential element (i_27_2) is unused and will be removed from module solution_CTRL_BUS_s_axi.
WARNING: [Synth 8-3332] Sequential element (i_27_4) is unused and will be removed from module solution_CTRL_BUS_s_axi.
WARNING: [Synth 8-3332] Sequential element (i_27_6) is unused and will be removed from module solution_CTRL_BUS_s_axi.
WARNING: [Synth 8-3332] Sequential element (i_27_8) is unused and will be removed from module solution_CTRL_BUS_s_axi.
WARNING: [Synth 8-3332] Sequential element (i_27_10) is unused and will be removed from module solution_CTRL_BUS_s_axi.
WARNING: [Synth 8-3332] Sequential element (i_27_12) is unused and will be removed from module solution_CTRL_BUS_s_axi.
WARNING: [Synth 8-3332] Sequential element (i_27_14) is unused and will be removed from module solution_CTRL_BUS_s_axi.
WARNING: [Synth 8-3332] Sequential element (i_27_16) is unused and will be removed from module solution_CTRL_BUS_s_axi.
WARNING: [Synth 8-3332] Sequential element (i_27_18) is unused and will be removed from module solution_CTRL_BUS_s_axi.
WARNING: [Synth 8-3332] Sequential element (i_27_20) is unused and will be removed from module solution_CTRL_BUS_s_axi.
WARNING: [Synth 8-3332] Sequential element (i_27_22) is unused and will be removed from module solution_CTRL_BUS_s_axi.
WARNING: [Synth 8-3332] Sequential element (i_27_24) is unused and will be removed from module solution_CTRL_BUS_s_axi.
WARNING: [Synth 8-3332] Sequential element (i_27_26) is unused and will be removed from module solution_CTRL_BUS_s_axi.
WARNING: [Synth 8-3332] Sequential element (i_27_28) is unused and will be removed from module solution_CTRL_BUS_s_axi.
WARNING: [Synth 8-3332] Sequential element (i_27_30) is unused and will be removed from module solution_CTRL_BUS_s_axi.
WARNING: [Synth 8-3332] Sequential element (i_27_32) is unused and will be removed from module solution_CTRL_BUS_s_axi.
WARNING: [Synth 8-3332] Sequential element (i_27_34) is unused and will be removed from module solution_CTRL_BUS_s_axi.
WARNING: [Synth 8-3332] Sequential element (i_27_36) is unused and will be removed from module solution_CTRL_BUS_s_axi.
WARNING: [Synth 8-3332] Sequential element (i_27_38) is unused and will be removed from module solution_CTRL_BUS_s_axi.
WARNING: [Synth 8-3332] Sequential element (i_27_40) is unused and will be removed from module solution_CTRL_BUS_s_axi.
WARNING: [Synth 8-3332] Sequential element (i_27_42) is unused and will be removed from module solution_CTRL_BUS_s_axi.
WARNING: [Synth 8-3332] Sequential element (i_27_44) is unused and will be removed from module solution_CTRL_BUS_s_axi.
WARNING: [Synth 8-3332] Sequential element (i_27_46) is unused and will be removed from module solution_CTRL_BUS_s_axi.
WARNING: [Synth 8-3332] Sequential element (i_27_48) is unused and will be removed from module solution_CTRL_BUS_s_axi.
WARNING: [Synth 8-3332] Sequential element (i_27_50) is unused and will be removed from module solution_CTRL_BUS_s_axi.
WARNING: [Synth 8-3332] Sequential element (i_27_52) is unused and will be removed from module solution_CTRL_BUS_s_axi.
WARNING: [Synth 8-3332] Sequential element (i_27_54) is unused and will be removed from module solution_CTRL_BUS_s_axi.
WARNING: [Synth 8-3332] Sequential element (i_27_56) is unused and will be removed from module solution_CTRL_BUS_s_axi.
WARNING: [Synth 8-3332] Sequential element (i_27_58) is unused and will be removed from module solution_CTRL_BUS_s_axi.
WARNING: [Synth 8-3332] Sequential element (i_27_60) is unused and will be removed from module solution_CTRL_BUS_s_axi.
WARNING: [Synth 8-3332] Sequential element (i_27_62) is unused and will be removed from module solution_CTRL_BUS_s_axi.
WARNING: [Synth 8-3332] Sequential element (i_27_64) is unused and will be removed from module solution_CTRL_BUS_s_axi.
WARNING: [Synth 8-3332] Sequential element (ap_reg_ioackin_m_axi_table_r_ARREADY_reg) is unused and will be removed from module getPruning.
WARNING: [Synth 8-3332] Sequential element (ap_reg_ioackin_m_axi_table_r_ARREADY_reg) is unused and will be removed from module getPruning131416.
WARNING: [Synth 8-3332] Sequential element (ap_reg_ioackin_m_axi_table_r_ARREADY_reg) is unused and will be removed from module getPruning1314.
WARNING: [Synth 8-3332] Sequential element (ap_reg_ioackin_m_axi_table_r_ARREADY_reg) is unused and will be removed from module getPruning13.
WARNING: [Synth 8-3332] Sequential element (tmp_34_reg_2095_reg[63]) is unused and will be removed from module totalDepth.
WARNING: [Synth 8-3332] Sequential element (tmp_34_reg_2095_reg[62]) is unused and will be removed from module totalDepth.
WARNING: [Synth 8-3332] Sequential element (tmp_34_reg_2095_reg[61]) is unused and will be removed from module totalDepth.
WARNING: [Synth 8-3332] Sequential element (tmp_34_reg_2095_reg[60]) is unused and will be removed from module totalDepth.
WARNING: [Synth 8-3332] Sequential element (tmp_34_reg_2095_reg[59]) is unused and will be removed from module totalDepth.
WARNING: [Synth 8-3332] Sequential element (tmp_34_reg_2095_reg[58]) is unused and will be removed from module totalDepth.
WARNING: [Synth 8-3332] Sequential element (tmp_34_reg_2095_reg[57]) is unused and will be removed from module totalDepth.
WARNING: [Synth 8-3332] Sequential element (tmp_34_reg_2095_reg[56]) is unused and will be removed from module totalDepth.
WARNING: [Synth 8-3332] Sequential element (tmp_34_reg_2095_reg[55]) is unused and will be removed from module totalDepth.
WARNING: [Synth 8-3332] Sequential element (tmp_34_reg_2095_reg[54]) is unused and will be removed from module totalDepth.
WARNING: [Synth 8-3332] Sequential element (tmp_34_reg_2095_reg[53]) is unused and will be removed from module totalDepth.
WARNING: [Synth 8-3332] Sequential element (tmp_34_reg_2095_reg[52]) is unused and will be removed from module totalDepth.
WARNING: [Synth 8-3332] Sequential element (tmp_34_reg_2095_reg[51]) is unused and will be removed from module totalDepth.
WARNING: [Synth 8-3332] Sequential element (tmp_34_reg_2095_reg[50]) is unused and will be removed from module totalDepth.
WARNING: [Synth 8-3332] Sequential element (tmp_34_reg_2095_reg[49]) is unused and will be removed from module totalDepth.
WARNING: [Synth 8-3332] Sequential element (tmp_34_reg_2095_reg[48]) is unused and will be removed from module totalDepth.
WARNING: [Synth 8-3332] Sequential element (tmp_34_reg_2095_reg[47]) is unused and will be removed from module totalDepth.
WARNING: [Synth 8-3332] Sequential element (tmp_34_reg_2095_reg[46]) is unused and will be removed from module totalDepth.
WARNING: [Synth 8-3332] Sequential element (tmp_34_reg_2095_reg[45]) is unused and will be removed from module totalDepth.
WARNING: [Synth 8-3332] Sequential element (tmp_34_reg_2095_reg[44]) is unused and will be removed from module totalDepth.
WARNING: [Synth 8-3332] Sequential element (tmp_34_reg_2095_reg[43]) is unused and will be removed from module totalDepth.
WARNING: [Synth 8-3332] Sequential element (tmp_34_reg_2095_reg[42]) is unused and will be removed from module totalDepth.
WARNING: [Synth 8-3332] Sequential element (tmp_34_reg_2095_reg[41]) is unused and will be removed from module totalDepth.
WARNING: [Synth 8-3332] Sequential element (tmp_34_reg_2095_reg[40]) is unused and will be removed from module totalDepth.
WARNING: [Synth 8-3332] Sequential element (tmp_34_reg_2095_reg[39]) is unused and will be removed from module totalDepth.
WARNING: [Synth 8-3332] Sequential element (tmp_34_reg_2095_reg[38]) is unused and will be removed from module totalDepth.
WARNING: [Synth 8-3332] Sequential element (tmp_34_reg_2095_reg[37]) is unused and will be removed from module totalDepth.
WARNING: [Synth 8-3332] Sequential element (tmp_34_reg_2095_reg[36]) is unused and will be removed from module totalDepth.
WARNING: [Synth 8-3332] Sequential element (tmp_34_reg_2095_reg[35]) is unused and will be removed from module totalDepth.
WARNING: [Synth 8-3332] Sequential element (tmp_34_reg_2095_reg[34]) is unused and will be removed from module totalDepth.
WARNING: [Synth 8-3332] Sequential element (tmp_34_reg_2095_reg[33]) is unused and will be removed from module totalDepth.
WARNING: [Synth 8-3332] Sequential element (tmp_34_reg_2095_reg[32]) is unused and will be removed from module totalDepth.
WARNING: [Synth 8-3332] Sequential element (tmp_34_reg_2095_reg[31]) is unused and will be removed from module totalDepth.
WARNING: [Synth 8-3332] Sequential element (tmp_34_reg_2095_reg[30]) is unused and will be removed from module totalDepth.
WARNING: [Synth 8-3332] Sequential element (tmp_34_reg_2095_reg[29]) is unused and will be removed from module totalDepth.
WARNING: [Synth 8-3332] Sequential element (tmp_34_reg_2095_reg[28]) is unused and will be removed from module totalDepth.
WARNING: [Synth 8-3332] Sequential element (tmp_34_reg_2095_reg[27]) is unused and will be removed from module totalDepth.
WARNING: [Synth 8-3332] Sequential element (tmp_34_reg_2095_reg[26]) is unused and will be removed from module totalDepth.
WARNING: [Synth 8-3332] Sequential element (tmp_34_reg_2095_reg[25]) is unused and will be removed from module totalDepth.
WARNING: [Synth 8-3332] Sequential element (tmp_34_reg_2095_reg[24]) is unused and will be removed from module totalDepth.
WARNING: [Synth 8-3332] Sequential element (tmp_34_reg_2095_reg[23]) is unused and will be removed from module totalDepth.
WARNING: [Synth 8-3332] Sequential element (tmp_34_reg_2095_reg[22]) is unused and will be removed from module totalDepth.
WARNING: [Synth 8-3332] Sequential element (tmp_34_reg_2095_reg[21]) is unused and will be removed from module totalDepth.
WARNING: [Synth 8-3332] Sequential element (tmp_34_reg_2095_reg[20]) is unused and will be removed from module totalDepth.
WARNING: [Synth 8-3332] Sequential element (tmp_34_reg_2095_reg[19]) is unused and will be removed from module totalDepth.
WARNING: [Synth 8-3332] Sequential element (tmp_34_reg_2095_reg[18]) is unused and will be removed from module totalDepth.
WARNING: [Synth 8-3332] Sequential element (tmp_34_reg_2095_reg[17]) is unused and will be removed from module totalDepth.
WARNING: [Synth 8-3332] Sequential element (tmp_34_reg_2095_reg[16]) is unused and will be removed from module totalDepth.
WARNING: [Synth 8-3332] Sequential element (tmp_34_reg_2095_reg[15]) is unused and will be removed from module totalDepth.
WARNING: [Synth 8-3332] Sequential element (tmp_34_reg_2095_reg[14]) is unused and will be removed from module totalDepth.
WARNING: [Synth 8-3332] Sequential element (tmp_34_reg_2095_reg[13]) is unused and will be removed from module totalDepth.
WARNING: [Synth 8-3332] Sequential element (tmp_34_reg_2095_reg[12]) is unused and will be removed from module totalDepth.
WARNING: [Synth 8-3332] Sequential element (tmp_34_reg_2095_reg[11]) is unused and will be removed from module totalDepth.
WARNING: [Synth 8-3332] Sequential element (tmp_34_reg_2095_reg[10]) is unused and will be removed from module totalDepth.
WARNING: [Synth 8-3332] Sequential element (tmp_34_reg_2095_reg[9]) is unused and will be removed from module totalDepth.
WARNING: [Synth 8-3332] Sequential element (tmp_34_reg_2095_reg[8]) is unused and will be removed from module totalDepth.
WARNING: [Synth 8-3332] Sequential element (tmp_34_reg_2095_reg[7]) is unused and will be removed from module totalDepth.
WARNING: [Synth 8-3332] Sequential element (tmp_34_reg_2095_reg[6]) is unused and will be removed from module totalDepth.
WARNING: [Synth 8-3332] Sequential element (tmp_34_reg_2095_reg[5]) is unused and will be removed from module totalDepth.
WARNING: [Synth 8-3332] Sequential element (search_0_URtoUL_loa_1_reg_2280_reg[31]) is unused and will be removed from module totalDepth.
INFO: [Common 17-14] Message 'Synth 8-3332' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3886] merging instance 'i_27_1/grp_toCubieCube_fu_1052/tmp_147_reg_793_reg[0]' (FDE) to 'i_27_1/grp_toCubieCube_fu_1052/tmp_120_reg_787_reg[0]'
INFO: [Synth 8-3333] propagating constant 1 across sequential element (i_27_1/\grp_verify_fu_1040/solution_urem_5nsibs_U15/solution_urem_5nsibs_div_U/divisor0_reg[0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (i_27_1/\grp_verify_fu_1040/solution_urem_5nsibs_U15/solution_urem_5nsibs_div_U/divisor0_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_27_1/\grp_verify_fu_1040/solution_urem_5nsibs_U15/solution_urem_5nsibs_div_U/divisor0_reg[2] )
INFO: [Synth 8-3886] merging instance 'i_27_1/grp_verify_fu_1040/solution_urem_5nsibs_U15/solution_urem_5nsibs_div_U/solution_urem_5nsibs_div_u_0/divisor0_reg[0]' (FDE) to 'i_27_1/grp_verify_fu_1040/solution_urem_5nsibs_U15/solution_urem_5nsibs_div_U/solution_urem_5nsibs_div_u_0/divisor0_reg[1]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_27_1/\grp_verify_fu_1040/i_i_cast_reg_1011_reg[4] )
INFO: [Synth 8-3886] merging instance 'i_27_1/tmp_232_reg_2447_reg[0]' (FDE) to 'i_27_1/tmp_215_reg_2436_reg[21]'
INFO: [Synth 8-3886] merging instance 'i_27_1/tmp_232_reg_2447_reg[1]' (FDE) to 'i_27_1/tmp_215_reg_2436_reg[22]'
INFO: [Synth 8-3886] merging instance 'i_27_1/tmp_232_reg_2447_reg[2]' (FDE) to 'i_27_1/tmp_215_reg_2436_reg[23]'
INFO: [Synth 8-3886] merging instance 'i_27_1/tmp_232_reg_2447_reg[3]' (FDE) to 'i_27_1/tmp_215_reg_2436_reg[24]'
INFO: [Synth 8-3886] merging instance 'i_27_1/tmp_232_reg_2447_reg[4]' (FDE) to 'i_27_1/tmp_215_reg_2436_reg[25]'
INFO: [Synth 8-3886] merging instance 'i_27_1/tmp_232_reg_2447_reg[5]' (FDE) to 'i_27_1/tmp_215_reg_2436_reg[26]'
INFO: [Synth 8-3886] merging instance 'i_27_1/tmp_232_reg_2447_reg[6]' (FDE) to 'i_27_1/tmp_215_reg_2436_reg[27]'
INFO: [Synth 8-3886] merging instance 'i_27_1/tmp_232_reg_2447_reg[7]' (FDE) to 'i_27_1/tmp_215_reg_2436_reg[28]'
INFO: [Synth 8-3886] merging instance 'i_27_1/tmp_232_reg_2447_reg[8]' (FDE) to 'i_27_1/tmp_215_reg_2436_reg[29]'
INFO: [Synth 8-3886] merging instance 'i_27_1/tmp_232_reg_2447_reg[9]' (FDE) to 'i_27_1/tmp_215_reg_2436_reg[30]'
INFO: [Synth 8-3886] merging instance 'i_27_1/tmp_232_reg_2447_reg[10]' (FDE) to 'i_27_1/tmp_215_reg_2436_reg[31]'
INFO: [Synth 8-3886] merging instance 'i_27_1/tmp_232_reg_2447_reg[11]' (FDE) to 'i_27_1/tmp_215_reg_2436_reg[32]'
INFO: [Synth 8-3886] merging instance 'i_27_1/tmp_reg_2239_reg[7]' (FDE) to 'i_27_1/tmp_reg_2239_reg[9]'
INFO: [Synth 8-3886] merging instance 'i_27_1/tmp_reg_2239_reg[8]' (FDE) to 'i_27_1/tmp_reg_2239_reg[9]'
INFO: [Synth 8-3886] merging instance 'i_27_1/tmp_149_reg_2260_reg[0]' (FDE) to 'i_27_1/tmp_149_reg_2260_reg[3]'
INFO: [Synth 8-3886] merging instance 'i_27_1/tmp_149_reg_2260_reg[1]' (FDE) to 'i_27_1/tmp_149_reg_2260_reg[4]'
INFO: [Synth 8-3886] merging instance 'i_27_1/tmp_149_reg_2260_reg[2]' (FDE) to 'i_27_1/tmp_149_reg_2260_reg[5]'
INFO: [Synth 8-3333] propagating constant 1 across sequential element (i_27_1/\grp_verify_fu_1040/solution_urem_5nsibs_U15/solution_urem_5nsibs_div_U/solution_urem_5nsibs_div_u_0/divisor0_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_27_1/\grp_verify_fu_1040/solution_urem_5nsibs_U15/solution_urem_5nsibs_div_U/solution_urem_5nsibs_div_u_0/divisor0_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_27_2/\solution_CTRL_BUS_m_axi_U/bus_write/rs_wreq/data_p2_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_27_2/\solution_CTRL_BUS_m_axi_U/bus_write/rs_wreq/data_p2_reg[62] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_27_2/\solution_CTRL_BUS_m_axi_U/bus_write/rs_wreq/data_p2_reg[61] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_27_2/\solution_CTRL_BUS_m_axi_U/bus_write/rs_wreq/data_p2_reg[60] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_27_2/\solution_CTRL_BUS_m_axi_U/bus_write/rs_wreq/data_p2_reg[59] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_27_2/\solution_CTRL_BUS_m_axi_U/bus_write/rs_wreq/data_p2_reg[58] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_27_2/\solution_CTRL_BUS_m_axi_U/bus_write/rs_wreq/data_p2_reg[57] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_27_2/\solution_CTRL_BUS_m_axi_U/bus_write/rs_wreq/data_p2_reg[56] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_27_2/\solution_CTRL_BUS_m_axi_U/bus_write/rs_wreq/data_p2_reg[55] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_27_2/\solution_CTRL_BUS_m_axi_U/bus_write/rs_wreq/data_p2_reg[54] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_27_2/\solution_CTRL_BUS_m_axi_U/bus_write/rs_wreq/data_p2_reg[53] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_27_2/\solution_CTRL_BUS_m_axi_U/bus_write/rs_wreq/data_p2_reg[52] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_27_2/\solution_CTRL_BUS_m_axi_U/bus_write/rs_wreq/data_p2_reg[51] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_27_2/\solution_CTRL_BUS_m_axi_U/bus_write/rs_wreq/data_p2_reg[50] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_27_2/\solution_CTRL_BUS_m_axi_U/bus_write/rs_wreq/data_p2_reg[49] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_27_2/\solution_CTRL_BUS_m_axi_U/bus_write/rs_wreq/data_p2_reg[48] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_27_2/\solution_CTRL_BUS_m_axi_U/bus_write/rs_wreq/data_p2_reg[47] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_27_2/\solution_CTRL_BUS_m_axi_U/bus_write/rs_wreq/data_p2_reg[46] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_27_2/\solution_CTRL_BUS_m_axi_U/bus_write/rs_wreq/data_p2_reg[45] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_27_2/\solution_CTRL_BUS_m_axi_U/bus_write/rs_wreq/data_p2_reg[44] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_27_2/\solution_CTRL_BUS_m_axi_U/bus_write/rs_wreq/data_p2_reg[43] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_27_2/\solution_CTRL_BUS_m_axi_U/bus_write/rs_wreq/data_p2_reg[42] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_27_2/\solution_CTRL_BUS_m_axi_U/bus_write/rs_wreq/data_p2_reg[41] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_27_2/\solution_CTRL_BUS_m_axi_U/bus_write/rs_wreq/data_p2_reg[40] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_27_2/\solution_CTRL_BUS_m_axi_U/bus_write/rs_wreq/data_p2_reg[39] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_27_2/\solution_CTRL_BUS_m_axi_U/bus_write/rs_wreq/data_p2_reg[38] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_27_2/\solution_CTRL_BUS_m_axi_U/bus_write/rs_wreq/data_p2_reg[37] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_27_2/\solution_CTRL_BUS_m_axi_U/bus_write/rs_wreq/data_p2_reg[36] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_27_2/\solution_CTRL_BUS_m_axi_U/bus_write/rs_wreq/data_p2_reg[35] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_27_2/\solution_CTRL_BUS_m_axi_U/bus_write/rs_wreq/data_p2_reg[34] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_27_2/\solution_CTRL_BUS_m_axi_U/bus_write/rs_wreq/data_p2_reg[33] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_27_2/\solution_CTRL_BUS_m_axi_U/bus_write/rs_wreq/data_p2_reg[32] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_27_2/\solution_CTRL_BUS_m_axi_U/bus_write/rs_wreq/data_p2_reg[63] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_27_2/\solution_CTRL_BUS_m_axi_U/bus_write/rs_wreq/data_p2_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_27_2/\solution_CTRL_BUS_m_axi_U/bus_write/rs_wreq/data_p2_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_27_2/\solution_CTRL_BUS_m_axi_U/bus_write/rs_wreq/data_p2_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_27_2/\solution_CTRL_BUS_m_axi_U/bus_write/rs_wreq/data_p2_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_27_2/\solution_CTRL_BUS_m_axi_U/bus_write/rs_wreq/data_p2_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_27_2/\solution_CTRL_BUS_m_axi_U/bus_write/rs_wreq/data_p2_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_27_2/\solution_CTRL_BUS_m_axi_U/bus_write/rs_wreq/data_p2_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_27_2/\solution_CTRL_BUS_m_axi_U/bus_write/rs_wreq/data_p2_reg[8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_27_2/\solution_CTRL_BUS_m_axi_U/bus_write/rs_wreq/data_p2_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_27_2/\solution_CTRL_BUS_m_axi_U/bus_write/rs_wreq/data_p2_reg[10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_27_2/\solution_CTRL_BUS_m_axi_U/bus_write/rs_wreq/data_p2_reg[11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_27_2/\solution_CTRL_BUS_m_axi_U/bus_write/rs_wreq/data_p2_reg[12] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_27_2/\solution_CTRL_BUS_m_axi_U/bus_write/rs_wreq/data_p2_reg[13] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_27_2/\solution_CTRL_BUS_m_axi_U/bus_write/rs_wreq/data_p2_reg[14] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_27_2/\solution_CTRL_BUS_m_axi_U/bus_write/rs_wreq/data_p2_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_27_2/\solution_CTRL_BUS_m_axi_U/bus_write/rs_wreq/data_p2_reg[16] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_27_2/\solution_CTRL_BUS_m_axi_U/bus_write/rs_wreq/data_p2_reg[17] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_27_2/\solution_CTRL_BUS_m_axi_U/bus_write/rs_wreq/data_p2_reg[18] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_27_2/\solution_CTRL_BUS_m_axi_U/bus_write/rs_wreq/data_p2_reg[19] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_27_2/\solution_CTRL_BUS_m_axi_U/bus_write/rs_wreq/data_p2_reg[20] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_27_2/\solution_CTRL_BUS_m_axi_U/bus_write/rs_wreq/data_p2_reg[21] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_27_2/\solution_CTRL_BUS_m_axi_U/bus_write/rs_wreq/data_p2_reg[22] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_27_2/\solution_CTRL_BUS_m_axi_U/bus_write/rs_wreq/data_p2_reg[23] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_27_2/\solution_CTRL_BUS_m_axi_U/bus_write/rs_wreq/data_p2_reg[24] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_27_2/\solution_CTRL_BUS_m_axi_U/bus_write/rs_wreq/data_p2_reg[25] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_27_2/\solution_CTRL_BUS_m_axi_U/bus_write/rs_wreq/data_p2_reg[26] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_27_2/\solution_CTRL_BUS_m_axi_U/bus_write/rs_wreq/data_p2_reg[27] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_27_2/\solution_CTRL_BUS_m_axi_U/bus_write/rs_wreq/data_p2_reg[28] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_27_2/\solution_CTRL_BUS_m_axi_U/bus_write/rs_wreq/data_p2_reg[29] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_27_2/\solution_CTRL_BUS_m_axi_U/bus_write/rs_wreq/data_p2_reg[30] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_27_2/\solution_CTRL_BUS_m_axi_U/bus_read/start_addr_reg[0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (i_27_2/\solution_CTRL_BUS_m_axi_U/bus_write/buff_wdata/full_n_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_27_2/\solution_CTRL_BUS_m_axi_U/bus_write/start_addr_reg[0] )
INFO: [Synth 8-3886] merging instance 'i_27_2/grp_get_coordcube_fu_978/grp_getUBtoDF_fu_195/tmp_311_cast_reg_965_reg[3]' (FD) to 'i_27_2/grp_get_coordcube_fu_978/grp_getUBtoDF_fu_195/n_assign_cast5_reg_871_reg[31]'
INFO: [Synth 8-3886] merging instance 'i_27_2/grp_get_coordcube_fu_978/grp_getUBtoDF_fu_195/tmp_311_cast_reg_965_reg[4]' (FD) to 'i_27_2/grp_get_coordcube_fu_978/grp_getUBtoDF_fu_195/n_assign_cast5_reg_871_reg[31]'
INFO: [Synth 8-3886] merging instance 'i_27_2/grp_get_coordcube_fu_978/grp_getURtoUL_fu_201/j_1_cast5_reg_936_reg[3]' (FD) to 'i_27_2/grp_get_coordcube_fu_978/grp_getURtoUL_fu_201/n_assign_cast6_reg_845_reg[31]'
INFO: [Synth 8-3886] merging instance 'i_27_2/grp_get_coordcube_fu_978/grp_getURtoUL_fu_201/j_1_cast5_reg_936_reg[4]' (FD) to 'i_27_2/grp_get_coordcube_fu_978/grp_getURtoUL_fu_201/n_assign_cast6_reg_845_reg[31]'
INFO: [Synth 8-3886] merging instance 'i_27_2/grp_get_coordcube_fu_978/grp_getURtoUL_fu_201/j_1_cast5_reg_936_reg[2]' (FD) to 'i_27_2/grp_get_coordcube_fu_978/grp_getURtoUL_fu_201/n_assign_cast6_reg_845_reg[31]'
INFO: [Synth 8-3886] merging instance 'i_27_2/grp_get_coordcube_fu_978/grp_getURFtoDLF_fu_207/n_assign_cast3_reg_502_reg[4]' (FD) to 'i_27_2/grp_get_coordcube_fu_978/grp_getURFtoDLF_fu_207/n_assign_cast3_reg_502_reg[31]'
INFO: [Synth 8-3886] merging instance 'i_27_2/grp_get_coordcube_fu_978/grp_getURFtoDLF_fu_207/n_assign_cast3_reg_502_reg[5]' (FD) to 'i_27_2/grp_get_coordcube_fu_978/grp_getURFtoDLF_fu_207/n_assign_cast3_reg_502_reg[31]'
INFO: [Synth 8-3886] merging instance 'i_27_2/grp_get_coordcube_fu_978/grp_getURFtoDLF_fu_207/n_assign_cast3_reg_502_reg[6]' (FD) to 'i_27_2/grp_get_coordcube_fu_978/grp_getURFtoDLF_fu_207/n_assign_cast3_reg_502_reg[31]'
INFO: [Synth 8-3886] merging instance 'i_27_2/grp_get_coordcube_fu_978/grp_getURFtoDLF_fu_207/n_assign_cast3_reg_502_reg[7]' (FD) to 'i_27_2/grp_get_coordcube_fu_978/grp_getURFtoDLF_fu_207/n_assign_cast3_reg_502_reg[31]'
INFO: [Synth 8-3886] merging instance 'i_27_2/grp_get_coordcube_fu_978/grp_getURFtoDLF_fu_207/n_assign_cast3_reg_502_reg[8]' (FD) to 'i_27_2/grp_get_coordcube_fu_978/grp_getURFtoDLF_fu_207/n_assign_cast3_reg_502_reg[31]'
INFO: [Synth 8-3886] merging instance 'i_27_2/grp_get_coordcube_fu_978/grp_getURFtoDLF_fu_207/n_assign_cast3_reg_502_reg[9]' (FD) to 'i_27_2/grp_get_coordcube_fu_978/grp_getURFtoDLF_fu_207/n_assign_cast3_reg_502_reg[31]'
INFO: [Synth 8-3886] merging instance 'i_27_2/grp_get_coordcube_fu_978/grp_getURFtoDLF_fu_207/n_assign_cast3_reg_502_reg[10]' (FD) to 'i_27_2/grp_get_coordcube_fu_978/grp_getURFtoDLF_fu_207/n_assign_cast3_reg_502_reg[31]'
INFO: [Synth 8-3886] merging instance 'i_27_2/grp_get_coordcube_fu_978/grp_getURFtoDLF_fu_207/n_assign_cast3_reg_502_reg[11]' (FD) to 'i_27_2/grp_get_coordcube_fu_978/grp_getURFtoDLF_fu_207/n_assign_cast3_reg_502_reg[31]'
INFO: [Synth 8-3886] merging instance 'i_27_2/grp_get_coordcube_fu_978/grp_getURFtoDLF_fu_207/n_assign_cast3_reg_502_reg[12]' (FD) to 'i_27_2/grp_get_coordcube_fu_978/grp_getURFtoDLF_fu_207/n_assign_cast3_reg_502_reg[31]'
INFO: [Synth 8-3886] merging instance 'i_27_2/grp_get_coordcube_fu_978/grp_getURFtoDLF_fu_207/n_assign_cast3_reg_502_reg[13]' (FD) to 'i_27_2/grp_get_coordcube_fu_978/grp_getURFtoDLF_fu_207/n_assign_cast3_reg_502_reg[31]'
INFO: [Synth 8-3886] merging instance 'i_27_2/grp_get_coordcube_fu_978/grp_getURFtoDLF_fu_207/n_assign_cast3_reg_502_reg[14]' (FD) to 'i_27_2/grp_get_coordcube_fu_978/grp_getURFtoDLF_fu_207/n_assign_cast3_reg_502_reg[31]'
INFO: [Synth 8-3886] merging instance 'i_27_2/grp_get_coordcube_fu_978/grp_getURFtoDLF_fu_207/n_assign_cast3_reg_502_reg[15]' (FD) to 'i_27_2/grp_get_coordcube_fu_978/grp_getURFtoDLF_fu_207/n_assign_cast3_reg_502_reg[31]'
INFO: [Synth 8-3886] merging instance 'i_27_2/grp_get_coordcube_fu_978/grp_getURFtoDLF_fu_207/n_assign_cast3_reg_502_reg[16]' (FD) to 'i_27_2/grp_get_coordcube_fu_978/grp_getURFtoDLF_fu_207/n_assign_cast3_reg_502_reg[31]'
INFO: [Synth 8-3886] merging instance 'i_27_2/grp_get_coordcube_fu_978/grp_getURFtoDLF_fu_207/n_assign_cast3_reg_502_reg[17]' (FD) to 'i_27_2/grp_get_coordcube_fu_978/grp_getURFtoDLF_fu_207/n_assign_cast3_reg_502_reg[31]'
INFO: [Synth 8-3886] merging instance 'i_27_2/grp_get_coordcube_fu_978/grp_getURFtoDLF_fu_207/n_assign_cast3_reg_502_reg[18]' (FD) to 'i_27_2/grp_get_coordcube_fu_978/grp_getURFtoDLF_fu_207/n_assign_cast3_reg_502_reg[31]'
INFO: [Synth 8-3886] merging instance 'i_27_2/grp_get_coordcube_fu_978/grp_getURFtoDLF_fu_207/n_assign_cast3_reg_502_reg[19]' (FD) to 'i_27_2/grp_get_coordcube_fu_978/grp_getURFtoDLF_fu_207/n_assign_cast3_reg_502_reg[31]'
INFO: [Synth 8-3886] merging instance 'i_27_2/grp_get_coordcube_fu_978/grp_getURFtoDLF_fu_207/n_assign_cast3_reg_502_reg[20]' (FD) to 'i_27_2/grp_get_coordcube_fu_978/grp_getURFtoDLF_fu_207/n_assign_cast3_reg_502_reg[31]'
INFO: [Synth 8-3886] merging instance 'i_27_2/grp_get_coordcube_fu_978/grp_getURFtoDLF_fu_207/n_assign_cast3_reg_502_reg[21]' (FD) to 'i_27_2/grp_get_coordcube_fu_978/grp_getURFtoDLF_fu_207/n_assign_cast3_reg_502_reg[31]'
INFO: [Synth 8-3886] merging instance 'i_27_2/grp_get_coordcube_fu_978/grp_getURFtoDLF_fu_207/n_assign_cast3_reg_502_reg[22]' (FD) to 'i_27_2/grp_get_coordcube_fu_978/grp_getURFtoDLF_fu_207/n_assign_cast3_reg_502_reg[31]'
INFO: [Synth 8-3886] merging instance 'i_27_2/grp_get_coordcube_fu_978/grp_getURFtoDLF_fu_207/n_assign_cast3_reg_502_reg[23]' (FD) to 'i_27_2/grp_get_coordcube_fu_978/grp_getURFtoDLF_fu_207/n_assign_cast3_reg_502_reg[31]'
INFO: [Synth 8-3886] merging instance 'i_27_2/grp_get_coordcube_fu_978/grp_getURFtoDLF_fu_207/n_assign_cast3_reg_502_reg[24]' (FD) to 'i_27_2/grp_get_coordcube_fu_978/grp_getURFtoDLF_fu_207/n_assign_cast3_reg_502_reg[31]'
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_27_2/grp_get_coordcube_fu_978/grp_getURFtoDLF_fu_207/\n_assign_cast3_reg_502_reg[31] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (i_27_2/grp_get_coordcube_fu_978/grp_getFRtoBR_fu_189/\tmp_288_reg_1223_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_27_2/grp_get_coordcube_fu_978/grp_getFRtoBR_fu_189/\tmp_288_reg_1223_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_27_2/\solution_CTRL_BUS_m_axi_U/bus_write/buff_wdata/q_tmp_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_27_2/\solution_CTRL_BUS_m_axi_U/bus_write/buff_wdata/show_ahead_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_27_2/bus_writei_27_2/\solution_CTRL_BUS_m_axi_U/bus_write/buff_wdata/q_buf_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_27_2/grp_get_coordcube_fu_978/\i_i6_cast_reg_496_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_27_2/grp_get_coordcube_fu_978/grp_getURtoUL_fu_201/\n_assign_cast6_reg_845_reg[31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_27_2/grp_get_coordcube_fu_978/grp_getUBtoDF_fu_195/\n_assign_cast5_reg_871_reg[31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_27_2/\solution_CTRL_BUS_m_axi_U/bus_write/bus_wide_gen.pad_oh_reg_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_27_2/grp_get_coordcube_fu_978/grp_getURtoDF_fu_213/\r_assign_cast3_reg_306_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_27_2/\solution_CTRL_BUS_m_axi_U/bus_read/could_multi_bursts.arlen_buf_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_27_2/\solution_CTRL_BUS_m_axi_U/bus_read/could_multi_bursts.arlen_buf_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_27_2/\solution_CTRL_BUS_m_axi_U/bus_read/could_multi_bursts.araddr_buf_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_27_2/\solution_CTRL_BUS_m_axi_U/bus_write/could_multi_bursts.awlen_buf_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_27_2/\solution_CTRL_BUS_m_axi_U/bus_write/could_multi_bursts.awlen_buf_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_27_2/\solution_CTRL_BUS_m_axi_U/bus_write/could_multi_bursts.awaddr_buf_reg[1] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (i_27_2/\solution_CTRL_BUS_m_axi_U/bus_write/fifo_wreq/full_n_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_27_2/\solution_CTRL_BUS_m_axi_U/bus_write/fifo_wreq/pout_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_27_2/\solution_CTRL_BUS_m_axi_U/bus_write/fifo_wreq/pout_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_27_2/\solution_CTRL_BUS_m_axi_U/bus_write/fifo_wreq/pout_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_27_2/\solution_CTRL_BUS_m_axi_U/bus_write/rs_wreq/data_p1_reg[30] )
INFO: [Common 17-14] Message 'Synth 8-3333' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:01:46 ; elapsed = 00:02:04 . Memory (MB): peak = 885.789 ; gain = 645.023
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

ROM:
+-------------------------+------------+---------------+----------------+
|Module Name              | RTL Object | Depth x Width | Implemented As | 
+-------------------------+------------+---------------+----------------+
|totalDepth_paritymb6_rom | p_0_out    | 64x1          | LUT            | 
|toCubieCube_cornebkb_rom | p_0_out    | 32x6          | LUT            | 
|toCubieCube_cornebkb_rom | p_0_out    | 32x6          | LUT            | 
|toCubieCube_cornecud_rom | p_0_out    | 8x3           | LUT            | 
|toCubieCube_cornedEe_rom | p_0_out    | 8x3           | LUT            | 
|toCubieCube_edgeFeOg_rom | p_0_out    | 16x6          | LUT            | 
|toCubieCube_edgeFfYi_rom | p_0_out    | 16x6          | LUT            | 
|toCubieCube_edgeCg8j_rom | p_0_out    | 16x3          | LUT            | 
|toCubieCube_edgeChbi_rom | p_0_out    | 16x3          | LUT            | 
|totalDepth               | p_0_out    | 64x1          | LUT            | 
|toCubieCube              | p_0_out    | 16x3          | LUT            | 
|toCubieCube              | p_0_out    | 16x3          | LUT            | 
|toCubieCube              | p_0_out    | 32x6          | LUT            | 
|toCubieCube              | p_0_out    | 32x6          | LUT            | 
|toCubieCube              | p_0_out    | 16x6          | LUT            | 
|toCubieCube              | p_0_out    | 16x6          | LUT            | 
+-------------------------+------------+---------------+----------------+


Block RAM: Preliminary Mapping  Report (see note below)
+------------------------------------------------+----------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name                                     | RTL Object           | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+------------------------------------------------+----------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|solution_search_aqcK_ram:                       | ram_reg              | 32 x 32(WRITE_FIRST)   | W | R | 32 x 32(WRITE_FIRST)   | W | R | Port A and B     | 0      | 1      | 
|solution_CTRL_BUS_s_axi_ram:                    | gen_write[1].mem_reg | 16 x 32(READ_FIRST)    | W | R | 16 x 32(READ_FIRST)    | W | R | Port A and B     | 0      | 1      | 
|solution_CTRL_BUS_s_axi_ram__parameterized0:    | gen_write[1].mem_reg | 8 x 32(READ_FIRST)     | W | R | 8 x 32(READ_FIRST)     | W | R | Port A and B     | 0      | 1      | 
|totalDepth_searchocq_ram:                       | ram_reg              | 32 x 4(WRITE_FIRST)    | W | R | 32 x 4(READ_FIRST)     | W |   | Port A and B     | 1      | 0      | 
|solution_CTRL_BUS_m_axi_buffer__parameterized0: | mem_reg              | 256 x 35(READ_FIRST)   | W |   | 256 x 35(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
+------------------------------------------------+----------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+

Note: The tale above is a preliminary report that shows the Block RAMs at the current stage of the synthesis flow. Some Block RAMs may be reimplemented as non Block RAM primitives later in the synthesis flow. Multiple instantiated Block RAMs are reported only once. 

Distributed RAM: Preliminary Mapping  Report (see note below)
+-------------------------------------------------------+-------------------------------------------------------------------+----------------+----------------------+------------------------------+
|Module Name                                            | RTL Object                                                        | Inference      | Size (Depth x Width) | Primitives                   | 
+-------------------------------------------------------+-------------------------------------------------------------------+----------------+----------------------+------------------------------+
|i_27_0/search_po_0_U                                   | solution_search_prcU_ram_U/ram_reg                                | User Attribute | 32 x 32              | RAM16X1S x 64                | 
|i_27_0/search_parity_0_U                               | solution_search_prcU_ram_U/ram_reg                                | User Attribute | 32 x 32              | RAM16X1S x 64                | 
|i_27_0/search_URFtoDLF_0_U                             | solution_search_prcU_ram_U/ram_reg                                | User Attribute | 32 x 32              | RAM16X1S x 64                | 
|i_27_0/search_FRtoBR_0_U                               | solution_search_prcU_ram_U/ram_reg                                | User Attribute | 32 x 32              | RAM16X1S x 64                | 
|i_27_0/search_URtoUL_0_U                               | solution_search_prcU_ram_U/ram_reg                                | User Attribute | 32 x 32              | RAM16X1S x 64                | 
|i_27_0/search_UBtoDF_0_U                               | solution_search_prcU_ram_U/ram_reg                                | User Attribute | 32 x 32              | RAM16X1S x 64                | 
|i_27_0/grp_totalDepth_fu_1004                          | search_URtoDF_0_U/totalDepth_searchncg_ram_U/ram_reg              | User Attribute | 32 x 16              | RAM16X1S x 32                | 
|solution                                               | grp_verify_fu_1040/edgeCount_U/verify_edgeCount_ram_U/ram_reg     | User Attribute | 16 x 32              | RAM16X1S x 32                | 
|solution                                               | grp_verify_fu_1040/cornerCount_U/verify_cornerCount_ram_U/ram_reg | User Attribute | 8 x 32               | RAM16X1S x 32                | 
|solution                                               | count_U/solution_count_ram_U/ram_reg                              | User Attribute | 8 x 32               | RAM16X1S x 32                | 
|solution                                               | search_twist_0_U/totalDepth_searchncg_ram_U/ram_reg               | User Attribute | 32 x 16              | RAM16X1S x 32                | 
|solution                                               | search_flip_0_U/totalDepth_searchncg_ram_U/ram_reg                | User Attribute | 32 x 16              | RAM16X1S x 32                | 
|solution                                               | search_slice_0_U/totalDepth_searchncg_ram_U/ram_reg               | User Attribute | 32 x 16              | RAM16X1S x 32                | 
|solution                                               | search_minDistPhase1_U/solution_search_mpcA_ram_U/ram_reg         | User Attribute | 32 x 4               | RAM16X1S x 12                | 
|solution                                               | ccRet_eo_0_U/solution_ccRet_eo_0_ram_U/ram_reg                    | User Attribute | 16 x 1               | RAM16X1S x 1                 | 
|solution                                               | ccRet_co_0_U/solution_ccRet_co_0_ram_U/ram_reg                    | User Attribute | 8 x 2                | RAM16X1S x 2                 | 
|solution                                               | ccRet_ep_0_U/solution_ccRet_ep_0_ram_U/ram_reg                    | User Attribute | 16 x 4               | RAM16X1S x 4                 | 
|solution                                               | ccRet_cp_0_U/solution_ccRet_cp_0_ram_U/ram_reg                    | User Attribute | 8 x 3                | RAM16X1S x 3                 | 
|solution                                               | res_f_0_U/solution_res_f_0_ram_U/ram_reg                          | User Attribute | 64 x 3               | RAM16X1D x 6  RAM32X1D x 3   | 
|i_27_2/grp_get_coordcube_fu_978/grp_getURFtoDLF_fu_207 | corner6_U/getURFtoDLF_corner6_ram_U/ram_reg                       | User Attribute | 8 x 3                | RAM16X1S x 3                 | 
|i_27_2/grp_get_coordcube_fu_978/grp_getURtoDF_fu_213   | edge6_U/getURtoDF_edge6_ram_U/ram_reg                             | User Attribute | 8 x 4                | RAM16X1S x 4                 | 
+-------------------------------------------------------+-------------------------------------------------------------------+----------------+----------------------+------------------------------+

Note: The table above is a preliminary report that shows the Distributed RAMs at the current stage of the synthesis flow. Some Distributed RAMs may be reimplemented as non Distributed RAM primitives later in the synthesis flow. Multiple instantiated RAMs are reported only once.

DSP: Preliminary Mapping  Report (see note below)
+-----------------------------+--------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name                  | DSP Mapping        | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+-----------------------------+--------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|solution                     | C'+A2*(B:0x1b0)    | 16     | 10     | 32     | -      | 32     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|solution                     | (A:0x15556)*B2     | 18     | 16     | -      | -      | 34     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|solution                     | C+A2*(B:0x1ef)     | 16     | 10     | 15     | -      | 25     | 1    | 0    | 0    | -    | -     | 0    | 1    | 
|solution                     | C+A2*(B:0x1ef)     | 16     | 10     | 15     | -      | 25     | 1    | 0    | 0    | -    | -     | 0    | 1    | 
|solution_mul_mul_Aem_DSP48_0 | (A:0x15556)*B      | 18     | 16     | -      | -      | 34     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|getFRtoBR                    | A*B2               | 18     | 15     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|getFRtoBR                    | (PCIN>>17)+A2*B    | 15     | 15     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 1    | 
|getFRtoBR                    | A2*B               | 18     | 18     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|getFRtoBR                    | (PCIN>>17)+A2*B    | 18     | 15     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 1    | 
|getUBtoDF                    | (A2*B2)'           | 18     | 15     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|getUBtoDF                    | A2*B2              | 18     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|getUBtoDF                    | (PCIN>>17)+A2*B2   | 18     | 15     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 1    | 
|getURtoUL                    | (A2*B2)'           | 18     | 15     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|getURtoUL                    | A2*B2              | 18     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|getURtoUL                    | (PCIN>>17)+A2*B2   | 18     | 15     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 1    | 
|getURFtoDLF                  | A2*B2              | 18     | 15     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|getURFtoDLF                  | (PCIN>>17)+A2*B2   | 15     | 15     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 1    | 
|getURFtoDLF                  | A2*B2              | 18     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|getURFtoDLF                  | (PCIN>>17)+A2*B2   | 18     | 15     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 1    | 
|getURFtoDLF                  | C'+(A2*(B:0x2d0))' | 16     | 11     | 16     | -      | 16     | 1    | 0    | 1    | -    | -     | 1    | 0    | 
+-----------------------------+--------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
INFO: [Synth 8-4480] The timing for the instance i_27_0/i_27_0/search_ax_0_U/solution_search_aqcK_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_27_0/i_27_0/search_ax_0_U/solution_search_aqcK_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_27_0/solution_CTRL_BUS_s_axi_U/i_27_1/int_facelets/gen_write[1].mem_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_27_0/solution_CTRL_BUS_s_axi_U/i_27_1/int_facelets/gen_write[1].mem_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_27_0/solution_CTRL_BUS_s_axi_U/i_27_2/int_encode_array/gen_write[1].mem_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_27_0/grp_totalDepth_fu_1004/i_27_1/search_minDistPhase2_U/totalDepth_searchocq_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_27_2/i_27_66/solution_CTRL_BUS_m_axi_U/bus_read/buff_rdata/mem_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.

Report RTL Partitions: 
+------+--------------+------------+----------+
|      |RTL Partition |Replication |Instances |
+------+--------------+------------+----------+
|1     |solution__GB0 |           1|     19214|
|2     |solution__GB1 |           1|      4551|
|3     |solution__GB2 |           1|     10414|
+------+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:02:09 ; elapsed = 00:02:31 . Memory (MB): peak = 916.383 ; gain = 675.617
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:02:52 ; elapsed = 00:03:14 . Memory (MB): peak = 1106.324 ; gain = 865.559
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Block RAM: Final Mapping  Report
+------------------------------------------------+----------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name                                     | RTL Object           | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+------------------------------------------------+----------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|solution_CTRL_BUS_m_axi_buffer__parameterized0: | mem_reg              | 256 x 35(READ_FIRST)   | W |   | 256 x 35(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|solution_search_aqcK_ram:                       | ram_reg              | 32 x 32(WRITE_FIRST)   | W | R | 32 x 32(WRITE_FIRST)   | W | R | Port A and B     | 0      | 1      | 
|totalDepth_searchocq_ram:                       | ram_reg              | 32 x 4(WRITE_FIRST)    | W | R | 32 x 4(READ_FIRST)     | W |   | Port A and B     | 1      | 0      | 
|solution_CTRL_BUS_s_axi_ram:                    | gen_write[1].mem_reg | 16 x 32(READ_FIRST)    | W | R | 16 x 32(READ_FIRST)    | W | R | Port A and B     | 0      | 1      | 
|solution_CTRL_BUS_s_axi_ram__parameterized0:    | gen_write[1].mem_reg | 8 x 32(READ_FIRST)     | W | R | 8 x 32(READ_FIRST)     | W | R | Port A and B     | 0      | 1      | 
+------------------------------------------------+----------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+


Distributed RAM: Final Mapping  Report
+-------------------------------------------------------+-------------------------------------------------------------------+----------------+----------------------+------------------------------+
|Module Name                                            | RTL Object                                                        | Inference      | Size (Depth x Width) | Primitives                   | 
+-------------------------------------------------------+-------------------------------------------------------------------+----------------+----------------------+------------------------------+
|i_27_2/grp_get_coordcube_fu_978/grp_getURFtoDLF_fu_207 | corner6_U/getURFtoDLF_corner6_ram_U/ram_reg                       | User Attribute | 8 x 3                | RAM16X1S x 3                 | 
|i_27_2/grp_get_coordcube_fu_978/grp_getURtoDF_fu_213   | edge6_U/getURtoDF_edge6_ram_U/ram_reg                             | User Attribute | 8 x 4                | RAM16X1S x 4                 | 
|i_27_0/search_po_0_U                                   | solution_search_prcU_ram_U/ram_reg                                | User Attribute | 32 x 32              | RAM16X1S x 64                | 
|i_27_0/grp_totalDepth_fu_1004                          | search_URtoDF_0_U/totalDepth_searchncg_ram_U/ram_reg              | User Attribute | 32 x 16              | RAM16X1S x 32                | 
|i_27_0/search_UBtoDF_0_U                               | solution_search_prcU_ram_U/ram_reg                                | User Attribute | 32 x 32              | RAM16X1S x 64                | 
|i_27_0/search_URtoUL_0_U                               | solution_search_prcU_ram_U/ram_reg                                | User Attribute | 32 x 32              | RAM16X1S x 64                | 
|i_27_0/search_parity_0_U                               | solution_search_prcU_ram_U/ram_reg                                | User Attribute | 32 x 32              | RAM16X1S x 64                | 
|i_27_0/search_URFtoDLF_0_U                             | solution_search_prcU_ram_U/ram_reg                                | User Attribute | 32 x 32              | RAM16X1S x 64                | 
|i_27_0/search_FRtoBR_0_U                               | solution_search_prcU_ram_U/ram_reg                                | User Attribute | 32 x 32              | RAM16X1S x 64                | 
|solution                                               | ccRet_eo_0_U/solution_ccRet_eo_0_ram_U/ram_reg                    | User Attribute | 16 x 1               | RAM16X1S x 1                 | 
|solution                                               | grp_verify_fu_1040/edgeCount_U/verify_edgeCount_ram_U/ram_reg     | User Attribute | 16 x 32              | RAM16X1S x 32                | 
|solution                                               | grp_verify_fu_1040/cornerCount_U/verify_cornerCount_ram_U/ram_reg | User Attribute | 8 x 32               | RAM16X1S x 32                | 
|solution                                               | count_U/solution_count_ram_U/ram_reg                              | User Attribute | 8 x 32               | RAM16X1S x 32                | 
|solution                                               | search_twist_0_U/totalDepth_searchncg_ram_U/ram_reg               | User Attribute | 32 x 16              | RAM16X1S x 32                | 
|solution                                               | search_flip_0_U/totalDepth_searchncg_ram_U/ram_reg                | User Attribute | 32 x 16              | RAM16X1S x 32                | 
|solution                                               | search_slice_0_U/totalDepth_searchncg_ram_U/ram_reg               | User Attribute | 32 x 16              | RAM16X1S x 32                | 
|solution                                               | search_minDistPhase1_U/solution_search_mpcA_ram_U/ram_reg         | User Attribute | 32 x 4               | RAM16X1S x 12                | 
|solution                                               | ccRet_co_0_U/solution_ccRet_co_0_ram_U/ram_reg                    | User Attribute | 8 x 2                | RAM16X1S x 2                 | 
|solution                                               | ccRet_ep_0_U/solution_ccRet_ep_0_ram_U/ram_reg                    | User Attribute | 16 x 4               | RAM16X1S x 4                 | 
|solution                                               | ccRet_cp_0_U/solution_ccRet_cp_0_ram_U/ram_reg                    | User Attribute | 8 x 3                | RAM16X1S x 3                 | 
|solution                                               | res_f_0_U/solution_res_f_0_ram_U/ram_reg                          | User Attribute | 64 x 3               | RAM16X1D x 6  RAM32X1D x 3   | 
+-------------------------------------------------------+-------------------------------------------------------------------+----------------+----------------------+------------------------------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+--------------+------------+----------+
|      |RTL Partition |Replication |Instances |
+------+--------------+------------+----------+
|1     |solution__GB2 |           1|     10414|
|2     |solution_GT0  |           1|     23756|
+------+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-4480] The timing for the instance solution_CTRL_BUS_m_axi_U/bus_read/buff_rdata/mem_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance search_ax_0_U/solution_search_aqcK_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance search_ax_0_U/solution_search_aqcK_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance grp_totalDepth_fu_1004/search_minDistPhase2_U/totalDepth_searchocq_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance solution_CTRL_BUS_s_axi_U/int_facelets/gen_write[1].mem_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance solution_CTRL_BUS_s_axi_U/int_facelets/gen_write[1].mem_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance solution_CTRL_BUS_s_axi_U/int_encode_array/gen_write[1].mem_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:03:09 ; elapsed = 00:03:32 . Memory (MB): peak = 1139.988 ; gain = 899.223
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:03:13 ; elapsed = 00:03:37 . Memory (MB): peak = 1139.988 ; gain = 899.223
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:03:13 ; elapsed = 00:03:37 . Memory (MB): peak = 1139.988 ; gain = 899.223
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:03:16 ; elapsed = 00:03:40 . Memory (MB): peak = 1139.988 ; gain = 899.223
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:03:16 ; elapsed = 00:03:40 . Memory (MB): peak = 1139.988 ; gain = 899.223
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:03:17 ; elapsed = 00:03:41 . Memory (MB): peak = 1139.988 ; gain = 899.223
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:03:17 ; elapsed = 00:03:41 . Memory (MB): peak = 1139.988 ; gain = 899.223
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Static Shift Register Report:
+------------+--------------------------------------------------------------------------------------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|Module Name | RTL Name                                                                                                                                         | Length | Width | Reset Signal | Pull out first Reg | Pull out last Reg | SRL16E | SRLC32E | 
+------------+--------------------------------------------------------------------------------------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|solution    | grp_get_coordcube_fu_978/grp_getFRtoBR_fu_189/solution_sdiv_32nkbM_U27/solution_sdiv_32nkbM_div_U/solution_sdiv_32nkbM_div_u_0/r_stage_reg[32]   | 32     | 1     | YES          | NO                 | YES               | 0      | 1       | 
|solution    | grp_get_coordcube_fu_978/grp_getUBtoDF_fu_195/solution_sdiv_32nkbM_U49/solution_sdiv_32nkbM_div_U/solution_sdiv_32nkbM_div_u_0/r_stage_reg[32]   | 32     | 1     | YES          | NO                 | YES               | 0      | 1       | 
|solution    | grp_get_coordcube_fu_978/grp_getURtoUL_fu_201/solution_sdiv_32nkbM_U44/solution_sdiv_32nkbM_div_U/solution_sdiv_32nkbM_div_u_0/r_stage_reg[32]   | 32     | 1     | YES          | NO                 | YES               | 0      | 1       | 
|solution    | grp_get_coordcube_fu_978/grp_getURFtoDLF_fu_207/solution_sdiv_32nkbM_U38/solution_sdiv_32nkbM_div_U/solution_sdiv_32nkbM_div_u_0/r_stage_reg[32] | 32     | 1     | YES          | NO                 | YES               | 0      | 1       | 
|solution    | grp_totalDepth_fu_1004/ap_CS_fsm_reg[59]                                                                                                         | 4      | 1     | YES          | NO                 | YES               | 1      | 0       | 
|solution    | grp_totalDepth_fu_1004/ap_CS_fsm_reg[39]                                                                                                         | 6      | 1     | YES          | NO                 | YES               | 1      | 0       | 
|solution    | grp_totalDepth_fu_1004/ap_CS_fsm_reg[26]                                                                                                         | 5      | 2     | YES          | NO                 | YES               | 2      | 0       | 
|solution    | grp_verify_fu_1040/solution_urem_5nsibs_U15/solution_urem_5nsibs_div_U/solution_urem_5nsibs_div_u_0/r_stage_reg[5]                               | 5      | 1     | YES          | NO                 | YES               | 1      | 0       | 
+------------+--------------------------------------------------------------------------------------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+


Dynamic Shift Register Report:
+------------+-------------+--------+------------+--------+---------+--------+--------+--------+
|Module Name | RTL Name    | Length | Data Width | SRL16E | SRLC32E | Mux F7 | Mux F8 | Mux F9 | 
+------------+-------------+--------+------------+--------+---------+--------+--------+--------+
|dsrl        | mem_reg[4]  | 10     | 10         | 10     | 0       | 0      | 0      | 0      | 
|dsrl__1     | mem_reg[4]  | 64     | 64         | 64     | 0       | 0      | 0      | 0      | 
|dsrl__2     | mem_reg[14] | 2      | 2          | 2      | 0       | 0      | 0      | 0      | 
|dsrl__3     | mem_reg[4]  | 2      | 2          | 2      | 0       | 0      | 0      | 0      | 
+------------+-------------+--------+------------+--------+---------+--------+--------+--------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----------+------+
|      |Cell       |Count |
+------+-----------+------+
|1     |CARRY4     |  1121|
|2     |DSP48E1    |     2|
|3     |DSP48E1_1  |     1|
|4     |DSP48E1_10 |     2|
|5     |DSP48E1_11 |     1|
|6     |DSP48E1_2  |     2|
|7     |DSP48E1_4  |     2|
|8     |DSP48E1_5  |     2|
|9     |DSP48E1_7  |     3|
|10    |DSP48E1_9  |     3|
|11    |LUT1       |  1265|
|12    |LUT2       |  1927|
|13    |LUT3       |  2441|
|14    |LUT4       |  1381|
|15    |LUT5       |  1047|
|16    |LUT6       |  1532|
|17    |MUXF7      |    35|
|18    |RAM16X1D   |     6|
|19    |RAM16X1S   |   625|
|20    |RAM32X1D   |     3|
|21    |RAMB18E1   |     1|
|22    |RAMB18E1_1 |     1|
|23    |RAMB36E1   |     1|
|24    |RAMB36E1_1 |     2|
|25    |SRL16E     |    43|
|26    |SRLC32E    |     4|
|27    |FDRE       |  7892|
|28    |FDSE       |   139|
+------+-----------+------+

Report Instance Areas: 
+------+---------------------------------------+--------------------------------------------------+------+
|      |Instance                               |Module                                            |Cells |
+------+---------------------------------------+--------------------------------------------------+------+
|1     |top                                    |                                                  | 19484|
|2     |  ccRet_co_0_U                         |solution_ccRet_co_0                               |     9|
|3     |    solution_ccRet_co_0_ram_U          |solution_ccRet_co_0_ram                           |     9|
|4     |  ccRet_cp_0_U                         |solution_ccRet_cp_0                               |    14|
|5     |    solution_ccRet_cp_0_ram_U          |solution_ccRet_cp_0_ram                           |    14|
|6     |  ccRet_eo_0_U                         |solution_ccRet_eo_0                               |     2|
|7     |    solution_ccRet_eo_0_ram_U          |solution_ccRet_eo_0_ram                           |     2|
|8     |  ccRet_ep_0_U                         |solution_ccRet_ep_0                               |    21|
|9     |    solution_ccRet_ep_0_ram_U          |solution_ccRet_ep_0_ram                           |    21|
|10    |  count_U                              |solution_count                                    |   161|
|11    |    solution_count_ram_U               |solution_count_ram                                |   161|
|12    |  grp_getPruning_1_fu_1099             |getPruning_1                                      |   225|
|13    |  grp_getPruning_2_fu_1091             |getPruning_2                                      |   174|
|14    |  grp_get_coordcube_fu_978             |get_coordcube                                     |  6834|
|15    |    grp_getFRtoBR_fu_189               |getFRtoBR                                         |  1688|
|16    |      solution_sdiv_32nkbM_U27         |solution_sdiv_32nkbM_25                           |   643|
|17    |        solution_sdiv_32nkbM_div_U     |solution_sdiv_32nkbM_div_26                       |   643|
|18    |          solution_sdiv_32nkbM_div_u_0 |solution_sdiv_32nkbM_div_u_27                     |   308|
|19    |    grp_getUBtoDF_fu_195               |getUBtoDF                                         |  1630|
|20    |      solution_sdiv_32nkbM_U49         |solution_sdiv_32nkbM_22                           |   612|
|21    |        solution_sdiv_32nkbM_div_U     |solution_sdiv_32nkbM_div_23                       |   612|
|22    |          solution_sdiv_32nkbM_div_u_0 |solution_sdiv_32nkbM_div_u_24                     |   277|
|23    |    grp_getURFtoDLF_fu_207             |getURFtoDLF                                       |  1540|
|24    |      corner6_U                        |getURFtoDLF_corner6                               |    48|
|25    |        getURFtoDLF_corner6_ram_U      |getURFtoDLF_corner6_ram                           |    48|
|26    |      solution_sdiv_32nkbM_U38         |solution_sdiv_32nkbM_19                           |   612|
|27    |        solution_sdiv_32nkbM_div_U     |solution_sdiv_32nkbM_div_20                       |   612|
|28    |          solution_sdiv_32nkbM_div_u_0 |solution_sdiv_32nkbM_div_u_21                     |   277|
|29    |    grp_getURtoDF_fu_213               |getURtoDF                                         |   126|
|30    |      edge6_U                          |getURtoDF_edge6                                   |    38|
|31    |        getURtoDF_edge6_ram_U          |getURtoDF_edge6_ram                               |    38|
|32    |    grp_getURtoUL_fu_201               |getURtoUL                                         |  1649|
|33    |      solution_sdiv_32nkbM_U44         |solution_sdiv_32nkbM                              |   612|
|34    |        solution_sdiv_32nkbM_div_U     |solution_sdiv_32nkbM_div                          |   612|
|35    |          solution_sdiv_32nkbM_div_u_0 |solution_sdiv_32nkbM_div_u                        |   277|
|36    |  grp_get_facecube_fromstr_fu_1107     |get_facecube_fromstr                              |    54|
|37    |  grp_solutionToString_fu_1080         |solutionToString                                  |   169|
|38    |  grp_toCubieCube_fu_1052              |toCubieCube                                       |   320|
|39    |    cornerColor_1_U                    |toCubieCube_cornecud                              |     7|
|40    |      toCubieCube_cornecud_rom_U       |toCubieCube_cornecud_rom                          |     7|
|41    |    cornerColor_2_U                    |toCubieCube_cornedEe                              |    12|
|42    |      toCubieCube_cornedEe_rom_U       |toCubieCube_cornedEe_rom                          |    12|
|43    |    cornerFacelet_U                    |toCubieCube_cornebkb                              |    36|
|44    |      toCubieCube_cornebkb_rom_U       |toCubieCube_cornebkb_rom                          |    36|
|45    |    edgeColor_0_U                      |toCubieCube_edgeCg8j                              |     7|
|46    |      toCubieCube_edgeCg8j_rom_U       |toCubieCube_edgeCg8j_rom                          |     7|
|47    |    edgeColor_1_U                      |toCubieCube_edgeChbi                              |    26|
|48    |      toCubieCube_edgeChbi_rom_U       |toCubieCube_edgeChbi_rom                          |    26|
|49    |    edgeFacelet_0_U                    |toCubieCube_edgeFeOg                              |    18|
|50    |      toCubieCube_edgeFeOg_rom_U       |toCubieCube_edgeFeOg_rom                          |    18|
|51    |    edgeFacelet_1_U                    |toCubieCube_edgeFfYi                              |    20|
|52    |      toCubieCube_edgeFfYi_rom_U       |toCubieCube_edgeFfYi_rom                          |    20|
|53    |  grp_totalDepth_fu_1004               |totalDepth                                        |  4337|
|54    |    grp_getPruning131416_fu_821        |getPruning131416                                  |   184|
|55    |    grp_getPruning1314_fu_829          |getPruning1314                                    |   149|
|56    |    grp_getPruning13_fu_837            |getPruning13                                      |   219|
|57    |    grp_getPruning_fu_813              |getPruning                                        |   132|
|58    |    parityMove1_U                      |totalDepth_paritymb6                              |    16|
|59    |      totalDepth_paritymb6_rom_U       |totalDepth_paritymb6_rom                          |    16|
|60    |    search_URtoDF_0_U                  |totalDepth_searchncg_17                           |   155|
|61    |      totalDepth_searchncg_ram_U       |totalDepth_searchncg_ram_18                       |   155|
|62    |    search_minDistPhase2_U             |totalDepth_searchocq                              |   121|
|63    |      totalDepth_searchocq_ram_U       |totalDepth_searchocq_ram                          |   121|
|64    |  grp_verify_fu_1040                   |verify                                            |   746|
|65    |    cornerCount_U                      |verify_cornerCount                                |   155|
|66    |      verify_cornerCount_ram_U         |verify_cornerCount_ram                            |   155|
|67    |    edgeCount_U                        |verify_edgeCount                                  |   161|
|68    |      verify_edgeCount_ram_U           |verify_edgeCount_ram                              |   161|
|69    |    solution_urem_5nsibs_U15           |solution_urem_5nsibs                              |    51|
|70    |      solution_urem_5nsibs_div_U       |solution_urem_5nsibs_div                          |    51|
|71    |        solution_urem_5nsibs_div_u_0   |solution_urem_5nsibs_div_u                        |    28|
|72    |  res_f_0_U                            |solution_res_f_0                                  |    34|
|73    |    solution_res_f_0_ram_U             |solution_res_f_0_ram                              |    34|
|74    |  search_FRtoBR_0_U                    |solution_search_prcU                              |   121|
|75    |    solution_search_prcU_ram_U         |solution_search_prcU_ram_16                       |   121|
|76    |  search_UBtoDF_0_U                    |solution_search_prcU_0                            |   250|
|77    |    solution_search_prcU_ram_U         |solution_search_prcU_ram_15                       |   250|
|78    |  search_URFtoDLF_0_U                  |solution_search_prcU_1                            |   170|
|79    |    solution_search_prcU_ram_U         |solution_search_prcU_ram_14                       |   170|
|80    |  search_URtoUL_0_U                    |solution_search_prcU_2                            |   188|
|81    |    solution_search_prcU_ram_U         |solution_search_prcU_ram_13                       |   188|
|82    |  search_ax_0_U                        |solution_search_aqcK                              |   385|
|83    |    solution_search_aqcK_ram_U         |solution_search_aqcK_ram                          |   385|
|84    |  search_flip_0_U                      |totalDepth_searchncg                              |    84|
|85    |    totalDepth_searchncg_ram_U         |totalDepth_searchncg_ram_12                       |    84|
|86    |  search_minDistPhase1_U               |solution_search_mpcA                              |    69|
|87    |    solution_search_mpcA_ram_U         |solution_search_mpcA_ram                          |    69|
|88    |  search_parity_0_U                    |solution_search_prcU_3                            |   163|
|89    |    solution_search_prcU_ram_U         |solution_search_prcU_ram_11                       |   163|
|90    |  search_po_0_U                        |solution_search_prcU_4                            |   277|
|91    |    solution_search_prcU_ram_U         |solution_search_prcU_ram                          |   277|
|92    |  search_slice_0_U                     |totalDepth_searchncg_5                            |    85|
|93    |    totalDepth_searchncg_ram_U         |totalDepth_searchncg_ram_10                       |    85|
|94    |  search_twist_0_U                     |totalDepth_searchncg_6                            |    80|
|95    |    totalDepth_searchncg_ram_U         |totalDepth_searchncg_ram                          |    80|
|96    |  solution_CTRL_BUS_m_axi_U            |solution_CTRL_BUS_m_axi                           |  1031|
|97    |    bus_read                           |solution_CTRL_BUS_m_axi_read                      |  1028|
|98    |      buff_rdata                       |solution_CTRL_BUS_m_axi_buffer__parameterized0    |   184|
|99    |      \bus_wide_gen.fifo_burst         |solution_CTRL_BUS_m_axi_fifo                      |    98|
|100   |      fifo_rctl                        |solution_CTRL_BUS_m_axi_fifo__parameterized1      |    16|
|101   |      fifo_rreq                        |solution_CTRL_BUS_m_axi_fifo__parameterized0      |    87|
|102   |      rs_rdata                         |solution_CTRL_BUS_m_axi_reg_slice__parameterized0 |    81|
|103   |      rs_rreq                          |solution_CTRL_BUS_m_axi_reg_slice_9               |   154|
|104   |    bus_write                          |solution_CTRL_BUS_m_axi_write                     |     3|
|105   |      rs_wreq                          |solution_CTRL_BUS_m_axi_reg_slice                 |     3|
|106   |  solution_CTRL_BUS_s_axi_U            |solution_CTRL_BUS_s_axi                           |  1369|
|107   |    int_encode_array                   |solution_CTRL_BUS_s_axi_ram__parameterized0       |    40|
|108   |    int_facelets                       |solution_CTRL_BUS_s_axi_ram                       |   124|
|109   |  solution_mac_mulaBew_U108            |solution_mac_mulaBew                              |    40|
|110   |    solution_mac_mulaBew_DSP48_1_U     |solution_mac_mulaBew_DSP48_1                      |    40|
|111   |  solution_mul_mul_Aem_U107            |solution_mul_mul_Aem                              |    79|
|112   |    solution_mul_mul_Aem_DSP48_0_U     |solution_mul_mul_Aem_DSP48_0_8                    |    79|
|113   |  solution_mul_mul_Aem_U109            |solution_mul_mul_Aem_7                            |     1|
|114   |    solution_mul_mul_Aem_DSP48_0_U     |solution_mul_mul_Aem_DSP48_0                      |     1|
+------+---------------------------------------+--------------------------------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:03:17 ; elapsed = 00:03:41 . Memory (MB): peak = 1139.988 ; gain = 899.223
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 1175 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:02:45 ; elapsed = 00:03:13 . Memory (MB): peak = 1139.988 ; gain = 486.215
Synthesis Optimization Complete : Time (s): cpu = 00:03:17 ; elapsed = 00:03:41 . Memory (MB): peak = 1139.988 ; gain = 899.223
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 1813 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 1 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 634 instances were transformed.
  RAM16X1D => RAM32X1D (RAMD32, RAMD32): 6 instances
  RAM16X1S => RAM32X1S (RAMS32): 625 instances
  RAM32X1D => RAM32X1D (RAMD32, RAMD32): 3 instances

INFO: [Common 17-83] Releasing license: Synthesis
679 Infos, 365 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:03:27 ; elapsed = 00:03:56 . Memory (MB): peak = 1139.988 ; gain = 912.363
WARNING: [Constraints 18-5210] No constraint will be written out.
INFO: [Common 17-1381] The checkpoint 'C:/Users/jinyee/FYP/RubikCube/190309Kociemba/kociemba/solution1/impl/verilog/project.runs/synth_1/solution.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1139.988 ; gain = 0.000
INFO: [runtcl-4] Executing : report_utilization -file solution_utilization_synth.rpt -pb solution_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.986 . Memory (MB): peak = 1139.988 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Sat Mar  9 23:30:28 2019...
[Sat Mar  9 23:30:39 2019] synth_1 finished
wait_on_run: Time (s): cpu = 00:00:00 ; elapsed = 00:04:23 . Memory (MB): peak = 241.918 ; gain = 0.809
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xc7z020clg400-1
INFO: [Netlist 29-17] Analyzing 1813 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.2
INFO: [Device 21-403] Loading part xc7z020clg400-1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [C:/Users/jinyee/FYP/RubikCube/190309Kociemba/kociemba/solution1/impl/verilog/solution.xdc]
Finished Parsing XDC File [C:/Users/jinyee/FYP/RubikCube/190309Kociemba/kociemba/solution1/impl/verilog/solution.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 634 instances were transformed.
  RAM16X1D => RAM32X1D (RAMD32, RAMD32): 6 instances
  RAM16X1S => RAM32X1S (RAMS32): 625 instances
  RAM32X1D => RAM32X1D (RAMD32, RAMD32): 3 instances

open_run: Time (s): cpu = 00:00:16 ; elapsed = 00:00:21 . Memory (MB): peak = 632.902 ; gain = 390.984
report_utilization: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.314 . Memory (MB): peak = 632.902 ; gain = 0.000
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
INFO: [Timing 38-35] Done setting XDC timing constraints.
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "ap_clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
INFO: [Timing 38-78] ReportTimingParams: -max_paths 1 -nworst 1 -delay_type max -sort_by slack.
report_timing: Time (s): cpu = 00:00:29 ; elapsed = 00:00:32 . Memory (MB): peak = 1186.855 ; gain = 553.953
INFO: [Timing 38-480] Writing timing data to binary archive.
[Sat Mar  9 23:31:38 2019] Launched impl_1...
Run output will be captured here: C:/Users/jinyee/FYP/RubikCube/190309Kociemba/kociemba/solution1/impl/verilog/project.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:07 ; elapsed = 00:00:06 . Memory (MB): peak = 1222.918 ; gain = 36.063
[Sat Mar  9 23:31:38 2019] Waiting for impl_1 to finish...

*** Running vivado
    with args -log solution.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source solution.tcl -notrace


****** Vivado v2018.2 (64-bit)
  **** SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
  **** IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source solution.tcl -notrace
Command: open_checkpoint C:/Users/jinyee/FYP/RubikCube/190309Kociemba/kociemba/solution1/impl/verilog/project.runs/impl_1/solution.dcp

Starting open_checkpoint Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.089 . Memory (MB): peak = 226.242 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 1813 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.2
INFO: [Device 21-403] Loading part xc7z020clg400-1
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 634 instances were transformed.
  RAM16X1D => RAM32X1D (RAMD32, RAMD32): 6 instances
  RAM16X1S => RAM32X1S (RAMS32): 625 instances
  RAM32X1D => RAM32X1D (RAMD32, RAMD32): 3 instances

INFO: [Project 1-604] Checkpoint was created with Vivado v2018.2 (64-bit) build 2258646
open_checkpoint: Time (s): cpu = 00:00:34 ; elapsed = 00:00:56 . Memory (MB): peak = 1192.305 ; gain = 974.559
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1192.305 ; gain = 0.000

Starting Cache Timing Information Task
Ending Cache Timing Information Task | Checksum: 1958a560d

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.359 . Memory (MB): peak = 1192.305 ; gain = 0.000

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 106309612

Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 1192.305 ; gain = 0.000
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 0 cells

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: 16e56915a

Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 1192.305 ; gain = 0.000
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 3 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: daee9cdf

Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 1192.305 ; gain = 0.000
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 0 cells

Phase 4 BUFG optimization
Phase 4 BUFG optimization | Checksum: daee9cdf

Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 1192.305 ; gain = 0.000
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
Phase 5 Shift Register Optimization | Checksum: 16ea5c69f

Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 1192.305 ; gain = 0.000
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: 16ea5c69f

Time (s): cpu = 00:00:06 ; elapsed = 00:00:08 . Memory (MB): peak = 1192.305 ; gain = 0.000
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells

Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.062 . Memory (MB): peak = 1192.305 ; gain = 0.000
Ending Logic Optimization Task | Checksum: 16ea5c69f

Time (s): cpu = 00:00:06 ; elapsed = 00:00:08 . Memory (MB): peak = 1192.305 ; gain = 0.000

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...
INFO: [Timing 38-35] Done setting XDC timing constraints.
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "ap_clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=0.189 | TNS=0.000 |
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 0 BRAM(s) out of a total of 5 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 0 WE to EN ports
Number of BRAM Ports augmented: 1 newly gated: 1 Total Ports: 10
Ending PowerOpt Patch Enables Task | Checksum: 147f4d9ba

Time (s): cpu = 00:00:00 ; elapsed = 00:00:03 . Memory (MB): peak = 1451.227 ; gain = 0.000
Ending Power Optimization Task | Checksum: 147f4d9ba

Time (s): cpu = 00:00:22 ; elapsed = 00:00:29 . Memory (MB): peak = 1451.227 ; gain = 258.922

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 147f4d9ba

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1451.227 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
32 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:32 ; elapsed = 00:00:42 . Memory (MB): peak = 1451.227 ; gain = 258.922
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-480] Writing timing data to binary archive.
INFO: [Common 17-1381] The checkpoint 'C:/Users/jinyee/FYP/RubikCube/190309Kociemba/kociemba/solution1/impl/verilog/project.runs/impl_1/solution_opt.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 1451.227 ; gain = 0.000
INFO: [runtcl-4] Executing : report_drc -file solution_drc_opted.rpt -pb solution_drc_opted.pb -rpx solution_drc_opted.rpx
Command: report_drc -file solution_drc_opted.rpt -pb solution_drc_opted.pb -rpx solution_drc_opted.rpx
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2018.2/data/ip'.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Coretcl 2-168] The results of DRC are in file C:/Users/jinyee/FYP/RubikCube/190309Kociemba/kociemba/solution1/impl/verilog/project.runs/impl_1/solution_drc_opted.rpt.
report_drc completed successfully
report_drc: Time (s): cpu = 00:00:13 ; elapsed = 00:00:41 . Memory (MB): peak = 1451.227 ; gain = 0.000
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 2 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.074 . Memory (MB): peak = 1451.227 ; gain = 0.000
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: fb707a03

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.791 . Memory (MB): peak = 1451.227 ; gain = 0.000
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.032 . Memory (MB): peak = 1451.227 ; gain = 0.000

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: f201e0d3

Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 1451.227 ; gain = 0.000

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 1a1cac758

Time (s): cpu = 00:00:22 ; elapsed = 00:00:21 . Memory (MB): peak = 1451.227 ; gain = 0.000

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 1a1cac758

Time (s): cpu = 00:00:22 ; elapsed = 00:00:21 . Memory (MB): peak = 1451.227 ; gain = 0.000
Phase 1 Placer Initialization | Checksum: 1a1cac758

Time (s): cpu = 00:00:22 ; elapsed = 00:00:21 . Memory (MB): peak = 1451.227 ; gain = 0.000

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 1397ee7ce

Time (s): cpu = 00:00:24 ; elapsed = 00:00:23 . Memory (MB): peak = 1451.227 ; gain = 0.000

Phase 2.2 Physical Synthesis In Placer
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.033 . Memory (MB): peak = 1451.227 ; gain = 0.000

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------
|  Optimization       |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------
|  Very High Fanout   |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total              |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
-----------------------------------------------------------------------------------------------------------------------------


Phase 2.2 Physical Synthesis In Placer | Checksum: 29cd3966a

Time (s): cpu = 00:00:59 ; elapsed = 00:00:51 . Memory (MB): peak = 1451.227 ; gain = 0.000
Phase 2 Global Placement | Checksum: 25b91552c

Time (s): cpu = 00:01:00 ; elapsed = 00:00:52 . Memory (MB): peak = 1451.227 ; gain = 0.000

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 25b91552c

Time (s): cpu = 00:01:00 ; elapsed = 00:00:52 . Memory (MB): peak = 1451.227 ; gain = 0.000

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 237098409

Time (s): cpu = 00:01:07 ; elapsed = 00:00:57 . Memory (MB): peak = 1451.227 ; gain = 0.000

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 2a14e8ac0

Time (s): cpu = 00:01:08 ; elapsed = 00:00:57 . Memory (MB): peak = 1451.227 ; gain = 0.000

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 21eafc640

Time (s): cpu = 00:01:08 ; elapsed = 00:00:57 . Memory (MB): peak = 1451.227 ; gain = 0.000

Phase 3.5 Timing Path Optimizer
Phase 3.5 Timing Path Optimizer | Checksum: 21eafc640

Time (s): cpu = 00:01:08 ; elapsed = 00:00:57 . Memory (MB): peak = 1451.227 ; gain = 0.000

Phase 3.6 Fast Optimization
Phase 3.6 Fast Optimization | Checksum: 266c9d165

Time (s): cpu = 00:01:10 ; elapsed = 00:01:00 . Memory (MB): peak = 1451.227 ; gain = 0.000

Phase 3.7 Small Shape Detail Placement
Phase 3.7 Small Shape Detail Placement | Checksum: 246807ba7

Time (s): cpu = 00:01:16 ; elapsed = 00:01:06 . Memory (MB): peak = 1451.227 ; gain = 0.000

Phase 3.8 Re-assign LUT pins
Phase 3.8 Re-assign LUT pins | Checksum: 2939fe6b7

Time (s): cpu = 00:01:17 ; elapsed = 00:01:07 . Memory (MB): peak = 1451.227 ; gain = 0.000

Phase 3.9 Pipeline Register Optimization
Phase 3.9 Pipeline Register Optimization | Checksum: 2939fe6b7

Time (s): cpu = 00:01:17 ; elapsed = 00:01:08 . Memory (MB): peak = 1451.227 ; gain = 0.000
Phase 3 Detail Placement | Checksum: 2939fe6b7

Time (s): cpu = 00:01:17 ; elapsed = 00:01:08 . Memory (MB): peak = 1451.227 ; gain = 0.000

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 214482bb6

Phase 4.1.1.1 BUFG Insertion
INFO: [Place 46-33] Processed net solution_CTRL_BUS_s_axi_U/ap_rst_n_inv, BUFG insertion was skipped due to placement/routing conflicts.
INFO: [Place 46-31] BUFG insertion identified 1 candidate nets, 0 success, 1 skipped for placement/routing, 0 skipped for timing, 0 skipped for netlist change reason.
Phase 4.1.1.1 BUFG Insertion | Checksum: 214482bb6

Time (s): cpu = 00:01:26 ; elapsed = 00:01:17 . Memory (MB): peak = 1451.227 ; gain = 0.000
INFO: [Place 30-746] Post Placement Timing Summary WNS=0.608. For the most accurate timing information please run report_timing.
Phase 4.1.1 Post Placement Optimization | Checksum: 194953ea2

Time (s): cpu = 00:01:26 ; elapsed = 00:01:17 . Memory (MB): peak = 1451.227 ; gain = 0.000
Phase 4.1 Post Commit Optimization | Checksum: 194953ea2

Time (s): cpu = 00:01:27 ; elapsed = 00:01:17 . Memory (MB): peak = 1451.227 ; gain = 0.000

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 194953ea2

Time (s): cpu = 00:01:27 ; elapsed = 00:01:17 . Memory (MB): peak = 1451.227 ; gain = 0.000

Phase 4.3 Placer Reporting
Phase 4.3 Placer Reporting | Checksum: 194953ea2

Time (s): cpu = 00:01:27 ; elapsed = 00:01:18 . Memory (MB): peak = 1451.227 ; gain = 0.000

Phase 4.4 Final Placement Cleanup
Phase 4.4 Final Placement Cleanup | Checksum: 1c723527d

Time (s): cpu = 00:01:27 ; elapsed = 00:01:18 . Memory (MB): peak = 1451.227 ; gain = 0.000
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 1c723527d

Time (s): cpu = 00:01:27 ; elapsed = 00:01:18 . Memory (MB): peak = 1451.227 ; gain = 0.000
Ending Placer Task | Checksum: 18a5b3624

Time (s): cpu = 00:01:27 ; elapsed = 00:01:19 . Memory (MB): peak = 1451.227 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
59 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:01:36 ; elapsed = 00:01:24 . Memory (MB): peak = 1451.227 ; gain = 0.000
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:10 ; elapsed = 00:00:07 . Memory (MB): peak = 1451.227 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/jinyee/FYP/RubikCube/190309Kociemba/kociemba/solution1/impl/verilog/project.runs/impl_1/solution_placed.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:12 ; elapsed = 00:00:10 . Memory (MB): peak = 1451.227 ; gain = 0.000
INFO: [runtcl-4] Executing : report_io -file solution_io_placed.rpt
report_io: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.485 . Memory (MB): peak = 1451.227 ; gain = 0.000
INFO: [runtcl-4] Executing : report_utilization -file solution_utilization_placed.rpt -pb solution_utilization_placed.pb
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.643 . Memory (MB): peak = 1451.227 ; gain = 0.000
INFO: [runtcl-4] Executing : report_control_sets -verbose -file solution_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.185 . Memory (MB): peak = 1451.227 ; gain = 0.000
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Vivado_Tcl 4-383] Design worst setup slack (WNS) is greater than or equal to 0.250 ns. Skipping all physical synthesis optimizations.
INFO: [Vivado_Tcl 4-232] No setup violation found. The netlist was not modified.
INFO: [Common 17-83] Releasing license: Implementation
68 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:09 ; elapsed = 00:00:04 . Memory (MB): peak = 1451.227 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/jinyee/FYP/RubikCube/190309Kociemba/kociemba/solution1/impl/verilog/project.runs/impl_1/solution_physopt.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:11 ; elapsed = 00:00:06 . Memory (MB): peak = 1451.227 ; gain = 0.000
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 2 CPUs
Checksum: PlaceDB: b1448250 ConstDB: 0 ShapeSum: d916b3d4 RouteDB: 0

Phase 1 Build RT Design
WARNING: [Route 35-197] Clock port "ap_clk" does not have an associated HD.CLK_SRC. Without this constraint, timing analysis may not be accurate and upstream checks cannot be done to ensure correct clock placement.
WARNING: [Route 35-198] Port "m_axi_CTRL_BUS_RDATA[15]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_CTRL_BUS_RDATA[15]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_CTRL_BUS_RDATA[14]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_CTRL_BUS_RDATA[14]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_CTRL_BUS_RDATA[13]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_CTRL_BUS_RDATA[13]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_CTRL_BUS_RDATA[12]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_CTRL_BUS_RDATA[12]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_CTRL_BUS_RDATA[11]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_CTRL_BUS_RDATA[11]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_CTRL_BUS_RDATA[10]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_CTRL_BUS_RDATA[10]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_CTRL_BUS_RDATA[9]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_CTRL_BUS_RDATA[9]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_CTRL_BUS_RDATA[8]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_CTRL_BUS_RDATA[8]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_CTRL_BUS_RDATA[7]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_CTRL_BUS_RDATA[7]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_CTRL_BUS_RDATA[6]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_CTRL_BUS_RDATA[6]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_CTRL_BUS_RDATA[5]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_CTRL_BUS_RDATA[5]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_CTRL_BUS_RDATA[4]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_CTRL_BUS_RDATA[4]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_CTRL_BUS_RDATA[3]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_CTRL_BUS_RDATA[3]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_CTRL_BUS_RDATA[2]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_CTRL_BUS_RDATA[2]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_CTRL_BUS_RDATA[1]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_CTRL_BUS_RDATA[1]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_CTRL_BUS_RDATA[0]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_CTRL_BUS_RDATA[0]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_CTRL_BUS_RDATA[31]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_CTRL_BUS_RDATA[31]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_CTRL_BUS_RDATA[30]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_CTRL_BUS_RDATA[30]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_CTRL_BUS_RDATA[29]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_CTRL_BUS_RDATA[29]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_CTRL_BUS_RDATA[28]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_CTRL_BUS_RDATA[28]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_CTRL_BUS_RDATA[27]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_CTRL_BUS_RDATA[27]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_CTRL_BUS_RDATA[26]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_CTRL_BUS_RDATA[26]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_CTRL_BUS_RDATA[25]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_CTRL_BUS_RDATA[25]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_CTRL_BUS_RDATA[24]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_CTRL_BUS_RDATA[24]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_CTRL_BUS_RDATA[23]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_CTRL_BUS_RDATA[23]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_CTRL_BUS_RDATA[22]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_CTRL_BUS_RDATA[22]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_CTRL_BUS_RDATA[21]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_CTRL_BUS_RDATA[21]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_CTRL_BUS_RDATA[20]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_CTRL_BUS_RDATA[20]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_CTRL_BUS_RDATA[19]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_CTRL_BUS_RDATA[19]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_CTRL_BUS_RDATA[18]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_CTRL_BUS_RDATA[18]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_CTRL_BUS_RDATA[17]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_CTRL_BUS_RDATA[17]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_CTRL_BUS_RDATA[16]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_CTRL_BUS_RDATA[16]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_CTRL_BUS_RRESP[1]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_CTRL_BUS_RRESP[1]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_CTRL_BUS_RRESP[0]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_CTRL_BUS_RRESP[0]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_CTRL_BUS_RLAST" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_CTRL_BUS_RLAST". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_CTRL_BUS_RVALID" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_CTRL_BUS_RVALID". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_CTRL_BUS_WDATA[31]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_CTRL_BUS_WDATA[31]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_CTRL_BUS_WDATA[30]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_CTRL_BUS_WDATA[30]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_CTRL_BUS_WDATA[29]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_CTRL_BUS_WDATA[29]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_CTRL_BUS_WDATA[28]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_CTRL_BUS_WDATA[28]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_CTRL_BUS_WDATA[27]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_CTRL_BUS_WDATA[27]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_CTRL_BUS_WDATA[26]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_CTRL_BUS_WDATA[26]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_CTRL_BUS_WDATA[25]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_CTRL_BUS_WDATA[25]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_CTRL_BUS_WDATA[24]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_CTRL_BUS_WDATA[24]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_CTRL_BUS_WDATA[23]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_CTRL_BUS_WDATA[23]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_CTRL_BUS_WDATA[22]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_CTRL_BUS_WDATA[22]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_CTRL_BUS_WDATA[21]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_CTRL_BUS_WDATA[21]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_CTRL_BUS_WDATA[20]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_CTRL_BUS_WDATA[20]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_CTRL_BUS_WDATA[19]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_CTRL_BUS_WDATA[19]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_CTRL_BUS_WDATA[18]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_CTRL_BUS_WDATA[18]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_CTRL_BUS_WDATA[17]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_CTRL_BUS_WDATA[17]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_CTRL_BUS_WDATA[16]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_CTRL_BUS_WDATA[16]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_CTRL_BUS_WDATA[15]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_CTRL_BUS_WDATA[15]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_CTRL_BUS_WDATA[14]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_CTRL_BUS_WDATA[14]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_CTRL_BUS_WDATA[13]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_CTRL_BUS_WDATA[13]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_CTRL_BUS_WDATA[12]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_CTRL_BUS_WDATA[12]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_CTRL_BUS_WDATA[11]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_CTRL_BUS_WDATA[11]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_CTRL_BUS_WDATA[10]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_CTRL_BUS_WDATA[10]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_CTRL_BUS_WDATA[9]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_CTRL_BUS_WDATA[9]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_CTRL_BUS_WDATA[8]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_CTRL_BUS_WDATA[8]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_CTRL_BUS_WDATA[7]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_CTRL_BUS_WDATA[7]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_CTRL_BUS_WDATA[6]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_CTRL_BUS_WDATA[6]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_CTRL_BUS_WDATA[5]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_CTRL_BUS_WDATA[5]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_CTRL_BUS_WDATA[4]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_CTRL_BUS_WDATA[4]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_CTRL_BUS_WDATA[3]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_CTRL_BUS_WDATA[3]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_CTRL_BUS_WDATA[2]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_CTRL_BUS_WDATA[2]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_CTRL_BUS_WDATA[1]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_CTRL_BUS_WDATA[1]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_CTRL_BUS_WDATA[0]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_CTRL_BUS_WDATA[0]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "ap_rst_n" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "ap_rst_n". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_CTRL_BUS_ARREADY" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_CTRL_BUS_ARREADY". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_CTRL_BUS_WSTRB[1]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_CTRL_BUS_WSTRB[1]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_CTRL_BUS_ARADDR[6]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_CTRL_BUS_ARADDR[6]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_CTRL_BUS_ARADDR[7]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_CTRL_BUS_ARADDR[7]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_CTRL_BUS_WSTRB[2]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_CTRL_BUS_WSTRB[2]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_CTRL_BUS_WSTRB[3]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_CTRL_BUS_WSTRB[3]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_CTRL_BUS_ARADDR[5]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_CTRL_BUS_ARADDR[5]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_CTRL_BUS_ARADDR[4]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_CTRL_BUS_ARADDR[4]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_CTRL_BUS_ARADDR[3]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_CTRL_BUS_ARADDR[3]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_CTRL_BUS_WSTRB[0]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_CTRL_BUS_WSTRB[0]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_CTRL_BUS_ARVALID" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_CTRL_BUS_ARVALID". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_CTRL_BUS_WVALID" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_CTRL_BUS_WVALID". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_CTRL_BUS_RREADY" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_CTRL_BUS_RREADY". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_CTRL_BUS_ARADDR[2]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_CTRL_BUS_ARADDR[2]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_CTRL_BUS_AWADDR[2]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_CTRL_BUS_AWADDR[2]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_CTRL_BUS_AWADDR[5]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_CTRL_BUS_AWADDR[5]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_CTRL_BUS_AWADDR[7]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_CTRL_BUS_AWADDR[7]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_CTRL_BUS_AWADDR[6]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_CTRL_BUS_AWADDR[6]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_CTRL_BUS_AWADDR[3]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_CTRL_BUS_AWADDR[3]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_CTRL_BUS_AWADDR[4]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_CTRL_BUS_AWADDR[4]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_CTRL_BUS_ARADDR[1]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_CTRL_BUS_ARADDR[1]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_CTRL_BUS_ARADDR[0]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_CTRL_BUS_ARADDR[0]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_CTRL_BUS_AWVALID" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_CTRL_BUS_AWVALID". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_CTRL_BUS_BREADY" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_CTRL_BUS_BREADY". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_CTRL_BUS_AWADDR[0]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_CTRL_BUS_AWADDR[0]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_CTRL_BUS_AWADDR[1]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_CTRL_BUS_AWADDR[1]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
Phase 1 Build RT Design | Checksum: 13650449c

Time (s): cpu = 00:00:54 ; elapsed = 00:00:55 . Memory (MB): peak = 1451.227 ; gain = 0.000
Post Restoration Checksum: NetGraph: 4d1b4623 NumContArr: e934fe79 Constraints: 0 Timing: 0

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: 13650449c

Time (s): cpu = 00:00:55 ; elapsed = 00:00:57 . Memory (MB): peak = 1451.227 ; gain = 0.000

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: 13650449c

Time (s): cpu = 00:00:55 ; elapsed = 00:00:58 . Memory (MB): peak = 1451.227 ; gain = 0.000

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: 13650449c

Time (s): cpu = 00:00:55 ; elapsed = 00:00:58 . Memory (MB): peak = 1451.227 ; gain = 0.000
 Number of Nodes with overlaps = 0

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: 1e612fc59

Time (s): cpu = 00:01:04 ; elapsed = 00:01:04 . Memory (MB): peak = 1451.227 ; gain = 0.000
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.860  | TNS=0.000  | WHS=0.094  | THS=0.000  |

Phase 2 Router Initialization | Checksum: 13f75540e

Time (s): cpu = 00:01:10 ; elapsed = 00:01:08 . Memory (MB): peak = 1504.199 ; gain = 52.973

Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: 101fa580e

Time (s): cpu = 00:01:15 ; elapsed = 00:01:11 . Memory (MB): peak = 1504.199 ; gain = 52.973

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 1231
 Number of Nodes with overlaps = 138
 Number of Nodes with overlaps = 51
 Number of Nodes with overlaps = 24
 Number of Nodes with overlaps = 6
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.540  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 22190dd40

Time (s): cpu = 00:01:37 ; elapsed = 00:01:25 . Memory (MB): peak = 1504.199 ; gain = 52.973
Phase 4 Rip-up And Reroute | Checksum: 22190dd40

Time (s): cpu = 00:01:37 ; elapsed = 00:01:26 . Memory (MB): peak = 1504.199 ; gain = 52.973

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp
Phase 5.1 Delay CleanUp | Checksum: 22190dd40

Time (s): cpu = 00:01:37 ; elapsed = 00:01:26 . Memory (MB): peak = 1504.199 ; gain = 52.973

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 22190dd40

Time (s): cpu = 00:01:37 ; elapsed = 00:01:26 . Memory (MB): peak = 1504.199 ; gain = 52.973
Phase 5 Delay and Skew Optimization | Checksum: 22190dd40

Time (s): cpu = 00:01:38 ; elapsed = 00:01:26 . Memory (MB): peak = 1504.199 ; gain = 52.973

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 17d200231

Time (s): cpu = 00:01:39 ; elapsed = 00:01:27 . Memory (MB): peak = 1504.199 ; gain = 52.973
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.540  | TNS=0.000  | WHS=0.097  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 17d200231

Time (s): cpu = 00:01:39 ; elapsed = 00:01:27 . Memory (MB): peak = 1504.199 ; gain = 52.973
Phase 6 Post Hold Fix | Checksum: 17d200231

Time (s): cpu = 00:01:39 ; elapsed = 00:01:27 . Memory (MB): peak = 1504.199 ; gain = 52.973

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 2.63234 %
  Global Horizontal Routing Utilization  = 3.64816 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: 24ea99e78

Time (s): cpu = 00:01:40 ; elapsed = 00:01:27 . Memory (MB): peak = 1504.199 ; gain = 52.973

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 24ea99e78

Time (s): cpu = 00:01:40 ; elapsed = 00:01:27 . Memory (MB): peak = 1504.199 ; gain = 52.973

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 27d9b8871

Time (s): cpu = 00:01:42 ; elapsed = 00:01:30 . Memory (MB): peak = 1504.199 ; gain = 52.973

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=0.540  | TNS=0.000  | WHS=0.097  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 10 Post Router Timing | Checksum: 27d9b8871

Time (s): cpu = 00:01:42 ; elapsed = 00:01:30 . Memory (MB): peak = 1504.199 ; gain = 52.973
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:01:42 ; elapsed = 00:01:30 . Memory (MB): peak = 1504.199 ; gain = 52.973

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
82 Infos, 97 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:01:51 ; elapsed = 00:01:36 . Memory (MB): peak = 1504.199 ; gain = 52.973
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:11 ; elapsed = 00:00:06 . Memory (MB): peak = 1504.199 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/jinyee/FYP/RubikCube/190309Kociemba/kociemba/solution1/impl/verilog/project.runs/impl_1/solution_routed.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:13 ; elapsed = 00:00:09 . Memory (MB): peak = 1504.199 ; gain = 0.000
INFO: [runtcl-4] Executing : report_drc -file solution_drc_routed.rpt -pb solution_drc_routed.pb -rpx solution_drc_routed.rpx
Command: report_drc -file solution_drc_routed.rpt -pb solution_drc_routed.pb -rpx solution_drc_routed.rpx
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Coretcl 2-168] The results of DRC are in file C:/Users/jinyee/FYP/RubikCube/190309Kociemba/kociemba/solution1/impl/verilog/project.runs/impl_1/solution_drc_routed.rpt.
report_drc completed successfully
report_drc: Time (s): cpu = 00:00:15 ; elapsed = 00:00:09 . Memory (MB): peak = 1504.199 ; gain = 0.000
INFO: [runtcl-4] Executing : report_methodology -file solution_methodology_drc_routed.rpt -pb solution_methodology_drc_routed.pb -rpx solution_methodology_drc_routed.rpx
Command: report_methodology -file solution_methodology_drc_routed.rpt -pb solution_methodology_drc_routed.pb -rpx solution_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-35] Done setting XDC timing constraints.
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "ap_clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
INFO: [DRC 23-133] Running Methodology with 2 threads
INFO: [Coretcl 2-1520] The results of Report Methodology are in file C:/Users/jinyee/FYP/RubikCube/190309Kociemba/kociemba/solution1/impl/verilog/project.runs/impl_1/solution_methodology_drc_routed.rpt.
report_methodology completed successfully
report_methodology: Time (s): cpu = 00:00:20 ; elapsed = 00:00:13 . Memory (MB): peak = 1536.293 ; gain = 32.094
INFO: [runtcl-4] Executing : report_power -file solution_power_routed.rpt -pb solution_power_summary_routed.pb -rpx solution_power_routed.rpx
Command: report_power -file solution_power_routed.rpt -pb solution_power_summary_routed.pb -rpx solution_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
94 Infos, 98 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
report_power: Time (s): cpu = 00:00:13 ; elapsed = 00:00:09 . Memory (MB): peak = 1567.750 ; gain = 31.457
INFO: [runtcl-4] Executing : report_route_status -file solution_route_status.rpt -pb solution_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -file solution_timing_summary_routed.rpt -pb solution_timing_summary_routed.pb -rpx solution_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max, Timing Stage: Requireds.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
INFO: [runtcl-4] Executing : report_incremental_reuse -file solution_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-545] No incremental reuse to report, no incremental placement and routing data was found.
INFO: [runtcl-4] Executing : report_clock_utilization -file solution_clock_utilization_routed.rpt
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file solution_bus_skew_routed.rpt -pb solution_bus_skew_routed.pb -rpx solution_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max, Timing Stage: Requireds.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
INFO: [Common 17-206] Exiting Vivado at Sat Mar  9 23:38:44 2019...
[Sat Mar  9 23:39:23 2019] impl_1 finished
wait_on_run: Time (s): cpu = 00:00:01 ; elapsed = 00:07:46 . Memory (MB): peak = 1222.918 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 1813 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.2
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 1418.016 ; gain = 1.152
Restored from archive | CPU: 4.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 1418.016 ; gain = 1.152
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 634 instances were transformed.
  RAM16X1D => RAM32X1D (RAMD32, RAMD32): 6 instances
  RAM16X1S => RAM32X1S (RAMS32): 625 instances
  RAM32X1D => RAM32X1D (RAMD32, RAMD32): 3 instances

open_run: Time (s): cpu = 00:00:09 ; elapsed = 00:00:25 . Memory (MB): peak = 1418.016 ; gain = 195.098
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "ap_clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
report_timing_summary: Time (s): cpu = 00:00:10 ; elapsed = 00:00:08 . Memory (MB): peak = 1445.941 ; gain = 27.926
report_utilization: Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 1457.035 ; gain = 11.094


Implementation tool: Xilinx Vivado v.2018.2
Project:             kociemba
Solution:            solution1
Device target:       xc7z020clg400-1
Report date:         Sat Mar 09 23:40:02 +0000 2019

#=== Post-Implementation Resource usage ===
SLICE:         3217
LUT:           8469
FF:            8029
DSP:             18
BRAM:             8
SRL:             32
#=== Final timing ===
CP required:    12.000
CP achieved post-synthesis:    11.811
CP achieved post-implementation:    11.456
Timing met
INFO: [Common 17-206] Exiting Vivado at Sat Mar  9 23:40:03 2019...
