[Project]
Current Flow=Generic
VCS=0
version=4
Current Config=compile
[Configurations]
compile=TP7
[Library]
TP7=.\TP7\TP7.lib
[$LibMap$]
TP7=.
Active_lib=
[Settings]
FLOW_TYPE=HDL
LANGUAGE=VHDL
REFRESH_FLOW=1
FLOWTOOLS=NONE
FAMILY=
[Files]
/Controller.vhd=-1
/Test_Controller.vhd=-1
[Files.Data]
.\src\Controller.vhd=VHDL Source Code
.\src\Test_Controller.vhd=VHDL Source Code
[HierarchyViewer]
HierarchyInformation=test_controller|driver|0
ShowHide=ShowTopLevel
Selected=
