<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html>
<head>
<title>Timing Analysis Report</title>
<style type="text/css">
@import url(../temp/style.css);
body { font-family: Verdana, Arial, sans-serif; font-size: 12px; }
div#content { width: 100%; margin: }
hr { margin-top: 30px; margin-bottom: 30px; }
h1, h3 { text-align: center; }
h1 {margin-top: 50px; }
table, th, td {white-space:pre; border: 1px solid #aaa; }
table { border-collapse:collapse; margin-top: 10px; margin-bottom: 20px; width: 100%; }
th, td { padding: 5px 5px 5px 5px; }
th { color: #fff; font-weight: bold; background-color: #0084ff; }
table.summary_table td.label { width: 24%; min-width: 200px; background-color: #dee8f4; }
table.detail_table th.label {  min-width: 8%; width: 8%; }
</style>
</head>
<body>
<div id="content">
<h1><a name="Message">Timing Messages</a></h1>
<table class="summary_table">
<tr>
<td class="label">Report Title</td>
<td>Timing Analysis Report</td>
</tr>
<tr>
<td class="label">Design File</td>
<td>F:\Project\Sipeed\FPGA\Tang_Primer\CPU\CPU_PPL_INT\impl\gwsynthesis\top.vg</td>
</tr>
<tr>
<td class="label">Physical Constraints File</td>
<td>F:\Project\Sipeed\FPGA\Tang_Primer\CPU\CPU_PPL_INT\src\top.cst</td>
</tr>
<tr>
<td class="label">Timing Constraint File</td>
<td>F:\Project\Sipeed\FPGA\Tang_Primer\CPU\CPU_PPL_INT\src\top.sdc</td>
</tr>
<tr>
<td class="label">Tool Version</td>
<td>V1.9.10.02</td>
</tr>
<tr>
<td class="label">Part Number</td>
<td>GW2A-LV18PG256C8/I7</td>
</tr>
<tr>
<td class="label">Device</td>
<td>GW2A-18</td>
</tr>
<tr>
<td class="label">Device Version</td>
<td>C</td>
</tr>
<tr>
<td class="label">Created Time</td>
<td>Wed Sep 11 22:15:31 2024
</td>
</tr>
<tr>
<td class="label">Legal Announcement</td>
<td>Copyright (C)2014-2024 Gowin Semiconductor Corporation. All rights reserved.</td>
</tr>
</table>
<h1><a name="Summary">Timing Summaries</a></h1>
<h2><a name="STA_Tool_Run_Summary">STA Tool Run Summary:</a></h2>
<table class="summary_table">
<tr>
<td class="label">Setup Delay Model</td>
<td>Slow 0.95V 85C C8/I7</td>
</tr>
<tr>
<td class="label">Hold Delay Model</td>
<td>Fast 1.05V 0C C8/I7</td>
</tr>
<tr>
<td class="label">Numbers of Paths Analyzed</td>
<td>541</td>
</tr>
<tr>
<td class="label">Numbers of Endpoints Analyzed</td>
<td>507</td>
</tr>
<tr>
<td class="label">Numbers of Falling Endpoints</td>
<td>0</td>
</tr>
<tr>
<td class="label">Numbers of Setup Violated Endpoints</td>
<td>0</td>
</tr>
<tr>
<td class="label">Numbers of Hold Violated Endpoints</td>
<td>0</td>
</tr>
</table>
<h2><a name="Clock_Report">Clock Summary:</a></h2>
<table class="detail_table">
<tr>
<th class="label">NO.</th>
<th class="label">Clock Name</th>
<th class="label">Type</th>
<th class="label">Period</th>
<th class="label">Frequency(MHz)</th>
<th class="label">Rise</th>
<th class="label">Fall</th>
<th class="label">Source</th>
<th class="label">Master</th>
<th class="label">Objects</th>
</tr>
<tr>
<td>1</td>
<td>clk</td>
<td>Base</td>
<td>37.037</td>
<td>27.000
<td>0.000</td>
<td>18.518</td>
<td></td>
<td></td>
<td>clk </td>
</tr>
</table>
<h2><a name="Max_Frequency_Report">Max Frequency Summary:</a></h2>
<table>
<tr>
<th>NO.</th>
<th>Clock Name</th>
<th>Constraint</th>
<th>Actual Fmax</th>
<th>Logic Level</th>
<th>Entity</th>
</tr>
<tr>
<td>1</td>
<td>clk</td>
<td>27.000(MHz)</td>
<td>58.906(MHz)</td>
<td>12</td>
<td>TOP</td>
</tr>
</table>
<h2><a name="Total_Negative_Slack_Report">Total Negative Slack Summary:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Clock Name</th>
<th class="label">Analysis Type</th>
<th class="label">Endpoints TNS</th>
<th class="label">Number of Endpoints</th>
</tr>
<tr>
<td>clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
</table>
<h1><a name="Detail">Timing Details</a></h1>
<h2><a name="All_Path_Slack_Table">Path Slacks Table:</a></h2>
<h3><a name="Setup_Slack_Table">Setup Paths Table</a></h3>
<h4>Report Command:report_timing -setup -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr>
<td>1</td>
<td>20.061</td>
<td>CPU/IF/pc_3_s1/Q</td>
<td>CPU/IF/pc_5_s1/CE</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>37.037</td>
<td>0.000</td>
<td>16.941</td>
</tr>
<tr>
<td>2</td>
<td>20.061</td>
<td>CPU/IF/pc_3_s1/Q</td>
<td>CPU/IF/pc_6_s1/CE</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>37.037</td>
<td>0.000</td>
<td>16.941</td>
</tr>
<tr>
<td>3</td>
<td>20.082</td>
<td>CPU/IF/pc_3_s1/Q</td>
<td>CPU/IF/pc_9_s1/CE</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>37.037</td>
<td>0.000</td>
<td>16.920</td>
</tr>
<tr>
<td>4</td>
<td>20.178</td>
<td>CPU/IF/pc_3_s1/Q</td>
<td>CPU/IF/pc_8_s1/CE</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>37.037</td>
<td>0.000</td>
<td>16.824</td>
</tr>
<tr>
<td>5</td>
<td>20.247</td>
<td>CPU/IF/pc_3_s1/Q</td>
<td>CPU/IF/pc_0_s1/CE</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>37.037</td>
<td>0.000</td>
<td>16.755</td>
</tr>
<tr>
<td>6</td>
<td>20.247</td>
<td>CPU/IF/pc_3_s1/Q</td>
<td>CPU/IF/pc_1_s1/CE</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>37.037</td>
<td>0.000</td>
<td>16.755</td>
</tr>
<tr>
<td>7</td>
<td>20.247</td>
<td>CPU/IF/pc_3_s1/Q</td>
<td>CPU/IF/pc_4_s1/CE</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>37.037</td>
<td>0.000</td>
<td>16.755</td>
</tr>
<tr>
<td>8</td>
<td>20.280</td>
<td>CPU/IF/pc_3_s1/Q</td>
<td>CPU/IF/pc_2_s1/CE</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>37.037</td>
<td>0.000</td>
<td>16.723</td>
</tr>
<tr>
<td>9</td>
<td>20.280</td>
<td>CPU/IF/pc_3_s1/Q</td>
<td>CPU/IF/pc_3_s1/CE</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>37.037</td>
<td>0.000</td>
<td>16.723</td>
</tr>
<tr>
<td>10</td>
<td>20.280</td>
<td>CPU/IF/pc_3_s1/Q</td>
<td>CPU/IF/pc_7_s1/CE</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>37.037</td>
<td>0.000</td>
<td>16.723</td>
</tr>
<tr>
<td>11</td>
<td>21.071</td>
<td>CPU/ID_EX/EX_IMMop_s0/Q</td>
<td>CPU/ID_EX/EX_RS_4_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>37.037</td>
<td>0.000</td>
<td>15.931</td>
</tr>
<tr>
<td>12</td>
<td>21.106</td>
<td>CPU/ID_EX/EX_IMMop_s0/Q</td>
<td>CPU/ID_EX/EX_RS_2_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>37.037</td>
<td>0.000</td>
<td>15.896</td>
</tr>
<tr>
<td>13</td>
<td>21.106</td>
<td>CPU/ID_EX/EX_IMMop_s0/Q</td>
<td>CPU/ID_EX/EX_RD_2_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>37.037</td>
<td>0.000</td>
<td>15.896</td>
</tr>
<tr>
<td>14</td>
<td>21.223</td>
<td>CPU/ID_EX/EX_IMMop_s0/Q</td>
<td>CPU/ID_EX/EX_RS_5_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>37.037</td>
<td>0.000</td>
<td>15.779</td>
</tr>
<tr>
<td>15</td>
<td>21.233</td>
<td>CPU/ID_EX/EX_IMMop_s0/Q</td>
<td>CPU/ID_EX/EX_RS_1_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>37.037</td>
<td>0.000</td>
<td>15.769</td>
</tr>
<tr>
<td>16</td>
<td>21.250</td>
<td>CPU/ID_EX/EX_IMMop_s0/Q</td>
<td>CPU/ID_EX/EX_RD_4_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>37.037</td>
<td>0.000</td>
<td>15.752</td>
</tr>
<tr>
<td>17</td>
<td>21.298</td>
<td>CPU/ID_EX/EX_IMMop_s0/Q</td>
<td>CPU/ID_EX/EX_RS_13_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>37.037</td>
<td>0.000</td>
<td>15.704</td>
</tr>
<tr>
<td>18</td>
<td>21.298</td>
<td>CPU/ID_EX/EX_IMMop_s0/Q</td>
<td>CPU/ID_EX/EX_RD_13_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>37.037</td>
<td>0.000</td>
<td>15.704</td>
</tr>
<tr>
<td>19</td>
<td>21.329</td>
<td>CPU/ID_EX/EX_IMMop_s0/Q</td>
<td>CPU/ID_EX/EX_RS_7_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>37.037</td>
<td>0.000</td>
<td>15.673</td>
</tr>
<tr>
<td>20</td>
<td>21.331</td>
<td>CPU/ID_EX/EX_IMMop_s0/Q</td>
<td>CPU/ID_EX/EX_RS_10_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>37.037</td>
<td>0.000</td>
<td>15.671</td>
</tr>
<tr>
<td>21</td>
<td>21.331</td>
<td>CPU/ID_EX/EX_IMMop_s0/Q</td>
<td>CPU/ID_EX/EX_RD_10_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>37.037</td>
<td>0.000</td>
<td>15.671</td>
</tr>
<tr>
<td>22</td>
<td>21.356</td>
<td>CPU/ID_EX/EX_IMMop_s0/Q</td>
<td>CPU/ID_EX/EX_RS_0_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>37.037</td>
<td>0.000</td>
<td>15.646</td>
</tr>
<tr>
<td>23</td>
<td>21.356</td>
<td>CPU/ID_EX/EX_IMMop_s0/Q</td>
<td>CPU/ID_EX/EX_RD_0_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>37.037</td>
<td>0.000</td>
<td>15.646</td>
</tr>
<tr>
<td>24</td>
<td>21.368</td>
<td>CPU/ID_EX/EX_IMMop_s0/Q</td>
<td>CPU/ID_EX/EX_RS_9_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>37.037</td>
<td>0.000</td>
<td>15.634</td>
</tr>
<tr>
<td>25</td>
<td>21.395</td>
<td>CPU/ID_EX/EX_IMMop_s0/Q</td>
<td>CPU/ID_EX/EX_RS_6_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>37.037</td>
<td>0.000</td>
<td>15.607</td>
</tr>
</table>
<h3><a name="Hold_Slack_Table">Hold Paths Table</a></h3>
<h4>Report Command:report_timing -hold -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr>
<td>1</td>
<td>0.425</td>
<td>BUS/UART/u_uart_recv/clk_cnt_6_s0/Q</td>
<td>BUS/UART/u_uart_recv/clk_cnt_6_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.436</td>
</tr>
<tr>
<td>2</td>
<td>0.427</td>
<td>BUS/UART/u_uart_recv/clk_cnt_4_s0/Q</td>
<td>BUS/UART/u_uart_recv/clk_cnt_4_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.438</td>
</tr>
<tr>
<td>3</td>
<td>0.427</td>
<td>BUS/UART/u_uart_send/tx_cnt_2_s1/Q</td>
<td>BUS/UART/u_uart_send/tx_cnt_2_s1/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.438</td>
</tr>
<tr>
<td>4</td>
<td>0.427</td>
<td>BUS/UART/u_uart_send/clk_cnt_0_s0/Q</td>
<td>BUS/UART/u_uart_send/clk_cnt_0_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.438</td>
</tr>
<tr>
<td>5</td>
<td>0.427</td>
<td>BUS/UART/u_uart_send/clk_cnt_2_s0/Q</td>
<td>BUS/UART/u_uart_send/clk_cnt_2_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.438</td>
</tr>
<tr>
<td>6</td>
<td>0.427</td>
<td>CPU/IF/pc_1_s1/Q</td>
<td>CPU/IF/pc_1_s1/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.438</td>
</tr>
<tr>
<td>7</td>
<td>0.427</td>
<td>CPU/IF/pc_2_s1/Q</td>
<td>CPU/IF/pc_2_s1/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.438</td>
</tr>
<tr>
<td>8</td>
<td>0.427</td>
<td>CPU/IF/pc_4_s1/Q</td>
<td>CPU/IF/pc_4_s1/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.438</td>
</tr>
<tr>
<td>9</td>
<td>0.427</td>
<td>CPU/IF/pc_6_s1/Q</td>
<td>CPU/IF/pc_6_s1/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.438</td>
</tr>
<tr>
<td>10</td>
<td>0.428</td>
<td>BUS/UART/u_uart_recv/clk_cnt_5_s0/Q</td>
<td>BUS/UART/u_uart_recv/clk_cnt_5_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.439</td>
</tr>
<tr>
<td>11</td>
<td>0.428</td>
<td>BUS/UART/u_uart_send/clk_cnt_5_s0/Q</td>
<td>BUS/UART/u_uart_send/clk_cnt_5_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.439</td>
</tr>
<tr>
<td>12</td>
<td>0.428</td>
<td>CPU/IF/pc_9_s1/Q</td>
<td>CPU/IF/pc_9_s1/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.439</td>
</tr>
<tr>
<td>13</td>
<td>0.429</td>
<td>BUS/UART/u_uart_send/tx_cnt_0_s3/Q</td>
<td>BUS/UART/u_uart_send/tx_cnt_0_s3/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.440</td>
</tr>
<tr>
<td>14</td>
<td>0.429</td>
<td>CPU/IF/pc_8_s1/Q</td>
<td>CPU/IF/pc_8_s1/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.440</td>
</tr>
<tr>
<td>15</td>
<td>0.430</td>
<td>BUS/UART/u_uart_recv/rx_cnt_0_s1/Q</td>
<td>BUS/UART/u_uart_recv/rx_cnt_0_s1/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.441</td>
</tr>
<tr>
<td>16</td>
<td>0.430</td>
<td>BUS/UART/u_uart_recv/rx_cnt_3_s1/Q</td>
<td>BUS/UART/u_uart_recv/rx_cnt_3_s1/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.441</td>
</tr>
<tr>
<td>17</td>
<td>0.451</td>
<td>CPU/Reg/last_rd_2_s0/Q</td>
<td>CPU/Reg/rf[0]_rf[0]_0_0_s/WAD[2]</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.461</td>
</tr>
<tr>
<td>18</td>
<td>0.453</td>
<td>CPU/Reg/last_rd_0_s0/Q</td>
<td>CPU/Reg/rf[0]_rf[0]_0_1_s/WAD[0]</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.463</td>
</tr>
<tr>
<td>19</td>
<td>0.463</td>
<td>CPU/Reg/last_rd_2_s0/Q</td>
<td>CPU/Reg/rf[0]_rf[0]_0_1_s/WAD[2]</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.473</td>
</tr>
<tr>
<td>20</td>
<td>0.465</td>
<td>CPU/Reg/last_rd_0_s0/Q</td>
<td>CPU/Reg/rf[0]_rf[0]_0_3_s/WAD[0]</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.475</td>
</tr>
<tr>
<td>21</td>
<td>0.465</td>
<td>CPU/Reg/last_rd_2_s0/Q</td>
<td>CPU/Reg/rf[0]_rf[0]_0_2_s/WAD[2]</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.475</td>
</tr>
<tr>
<td>22</td>
<td>0.466</td>
<td>CPU/Reg/last_rd_0_s0/Q</td>
<td>CPU/Reg/rf[0]_rf[0]_0_0_s/WAD[0]</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.476</td>
</tr>
<tr>
<td>23</td>
<td>0.483</td>
<td>BUS/UART/u_uart_recv/clk_cnt_0_s0/Q</td>
<td>BUS/UART/u_uart_recv/clk_cnt_0_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.494</td>
</tr>
<tr>
<td>24</td>
<td>0.483</td>
<td>BUS/UART/u_uart_send/clk_cnt_1_s0/Q</td>
<td>BUS/UART/u_uart_send/clk_cnt_1_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.494</td>
</tr>
<tr>
<td>25</td>
<td>0.486</td>
<td>BUS/UART/u_uart_recv/clk_cnt_3_s0/Q</td>
<td>BUS/UART/u_uart_recv/clk_cnt_3_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.497</td>
</tr>
</table>
<h3><a name="Recovery_Slack_Table">Recovery Paths Table</a></h3>
<h4>Report Command:report_timing -recovery -max_paths 25 -max_common_paths 1</h4>
<h4>Nothing to report!</h4>
<h3><a name="Removal_Slack_Table">Removal Paths Table</a></h3>
<h4>Report Command:report_timing -removal -max_paths 25 -max_common_paths 1</h4>
<h4>Nothing to report!</h4>
<h2><a name="MIN_PULSE_WIDTH_TABLE">Minimum Pulse Width Table:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Number</th>
<th class="label">Slack</th>
<th class="label">Actual Width</th>
<th class="label">Required Width</th>
<th class="label">Type</th>
<th class="label">Clock</th>
<th class="label">Objects</th>
</tr>
<h4>Report Command:report_min_pulse_width -nworst 10 -detail</h4>
<tr>
<td>1</td>
<td>15.833</td>
<td>16.833</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>clk</td>
<td>CPU/IF/pc_9_s1</td>
</tr>
<tr>
<td>2</td>
<td>15.833</td>
<td>16.833</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>clk</td>
<td>CPU/IF/pc_7_s1</td>
</tr>
<tr>
<td>3</td>
<td>15.833</td>
<td>16.833</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>clk</td>
<td>CPU/IF/pc_3_s1</td>
</tr>
<tr>
<td>4</td>
<td>15.833</td>
<td>16.833</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>clk</td>
<td>CPU/IF_ID/ID_inst_data_10_s0</td>
</tr>
<tr>
<td>5</td>
<td>15.833</td>
<td>16.833</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>clk</td>
<td>CPU/Reg/rf[0]_ER_CL_s29</td>
</tr>
<tr>
<td>6</td>
<td>15.833</td>
<td>16.833</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>clk</td>
<td>CPU/ID_EX/EX_RS_8_s0</td>
</tr>
<tr>
<td>7</td>
<td>15.833</td>
<td>16.833</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>clk</td>
<td>BUS/UART/u_uart_send/tx_data_2_s1</td>
</tr>
<tr>
<td>8</td>
<td>15.833</td>
<td>16.833</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>clk</td>
<td>BUS/UART/u_uart_send/tx_data_3_s1</td>
</tr>
<tr>
<td>9</td>
<td>15.833</td>
<td>16.833</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>clk</td>
<td>CPU/ID_EX/EX_RS_9_s0</td>
</tr>
<tr>
<td>10</td>
<td>15.833</td>
<td>16.833</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>clk</td>
<td>BUS/UART/u_uart_send/tx_data_4_s1</td>
</tr>
</table>
<h2><a name="Timing_Report_by_Analysis_Type">Timing Report By Analysis Type:</a></h2>
<h3><a name="Setup_Analysis">Setup Analysis Report</a></h3>
<h4>Report Command:report_timing -setup -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>20.061</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>21.300</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>41.361</td>
</tr>
<tr>
<td class="label">From</td>
<td>CPU/IF/pc_3_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>CPU/IF/pc_5_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>181</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>4.359</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C47[0][B]</td>
<td>CPU/IF/pc_3_s1/CLK</td>
</tr>
<tr>
<td>4.591</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>1026</td>
<td>R4C47[0][B]</td>
<td style=" font-weight:bold;">CPU/IF/pc_3_s1/Q</td>
</tr>
<tr>
<td>9.709</td>
<td>5.118</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C25[1][B]</td>
<td>BUS/inst_mem/rom16_inst_540/AD[3]</td>
</tr>
<tr>
<td>10.226</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R29C25[1][B]</td>
<td style=" background: #97FFFF;">BUS/inst_mem/rom16_inst_540/DO</td>
</tr>
<tr>
<td>12.070</td>
<td>1.844</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R45C49[0][B]</td>
<td>BUS/inst_mem/mux_inst_772/I1</td>
</tr>
<tr>
<td>12.625</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R45C49[0][B]</td>
<td style=" background: #97FFFF;">BUS/inst_mem/mux_inst_772/O</td>
</tr>
<tr>
<td>13.281</td>
<td>0.656</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R50C49[0][B]</td>
<td>BUS/inst_mem/mux_inst_796/I0</td>
</tr>
<tr>
<td>13.836</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R50C49[0][B]</td>
<td style=" background: #97FFFF;">BUS/inst_mem/mux_inst_796/O</td>
</tr>
<tr>
<td>14.007</td>
<td>0.170</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R50C50[1][B]</td>
<td>BUS/inst_mem/mux_inst_808/I0</td>
</tr>
<tr>
<td>14.524</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R50C50[1][B]</td>
<td style=" background: #97FFFF;">BUS/inst_mem/mux_inst_808/O</td>
</tr>
<tr>
<td>14.694</td>
<td>0.170</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R49C50[2][A]</td>
<td>BUS/inst_mem/mux_inst_814/I0</td>
</tr>
<tr>
<td>15.065</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R49C50[2][A]</td>
<td style=" background: #97FFFF;">BUS/inst_mem/mux_inst_814/O</td>
</tr>
<tr>
<td>15.236</td>
<td>0.170</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R48C50[3][A]</td>
<td>BUS/inst_mem/mux_inst_817/I0</td>
</tr>
<tr>
<td>15.791</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R48C50[3][A]</td>
<td style=" background: #97FFFF;">BUS/inst_mem/mux_inst_817/O</td>
</tr>
<tr>
<td>15.795</td>
<td>0.004</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R48C50[3][B]</td>
<td>BUS/inst_mem/mux_inst_818/I1</td>
</tr>
<tr>
<td>16.248</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R48C50[3][B]</td>
<td style=" background: #97FFFF;">BUS/inst_mem/mux_inst_818/O</td>
</tr>
<tr>
<td>17.826</td>
<td>1.578</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C48[3][B]</td>
<td>CPU/IF/pc_14_s6/I1</td>
</tr>
<tr>
<td>18.288</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R14C48[3][B]</td>
<td style=" background: #97FFFF;">CPU/IF/pc_14_s6/F</td>
</tr>
<tr>
<td>18.289</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C48[0][A]</td>
<td>CPU/IF/pc_14_s5/I1</td>
</tr>
<tr>
<td>18.838</td>
<td>0.549</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R14C48[0][A]</td>
<td style=" background: #97FFFF;">CPU/IF/pc_14_s5/F</td>
</tr>
<tr>
<td>19.011</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C47[0][A]</td>
<td>CPU/IF/pc_14_s4/I2</td>
</tr>
<tr>
<td>19.566</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R14C47[0][A]</td>
<td style=" background: #97FFFF;">CPU/IF/pc_14_s4/F</td>
</tr>
<tr>
<td>20.233</td>
<td>0.668</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C47[2][A]</td>
<td>CPU/IF/pc_14_s3/I2</td>
</tr>
<tr>
<td>20.560</td>
<td>0.327</td>
<td>tINS</td>
<td>FR</td>
<td>10</td>
<td>R8C47[2][A]</td>
<td style=" background: #97FFFF;">CPU/IF/pc_14_s3/F</td>
</tr>
<tr>
<td>21.300</td>
<td>0.740</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C51[2][A]</td>
<td style=" font-weight:bold;">CPU/IF/pc_5_s1/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>39.125</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>181</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>41.396</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C51[2][A]</td>
<td>CPU/IF/pc_5_s1/CLK</td>
</tr>
<tr>
<td>41.361</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R4C51[2][A]</td>
<td>CPU/IF/pc_5_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>12</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 47.897%; route: 2.271, 52.103%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 5.416, 31.970%; route: 11.293, 66.661%; tC2Q: 0.232, 1.369%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 47.897%; route: 2.271, 52.103%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>20.061</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>21.300</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>41.361</td>
</tr>
<tr>
<td class="label">From</td>
<td>CPU/IF/pc_3_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>CPU/IF/pc_6_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>181</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>4.359</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C47[0][B]</td>
<td>CPU/IF/pc_3_s1/CLK</td>
</tr>
<tr>
<td>4.591</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>1026</td>
<td>R4C47[0][B]</td>
<td style=" font-weight:bold;">CPU/IF/pc_3_s1/Q</td>
</tr>
<tr>
<td>9.709</td>
<td>5.118</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C25[1][B]</td>
<td>BUS/inst_mem/rom16_inst_540/AD[3]</td>
</tr>
<tr>
<td>10.226</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R29C25[1][B]</td>
<td style=" background: #97FFFF;">BUS/inst_mem/rom16_inst_540/DO</td>
</tr>
<tr>
<td>12.070</td>
<td>1.844</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R45C49[0][B]</td>
<td>BUS/inst_mem/mux_inst_772/I1</td>
</tr>
<tr>
<td>12.625</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R45C49[0][B]</td>
<td style=" background: #97FFFF;">BUS/inst_mem/mux_inst_772/O</td>
</tr>
<tr>
<td>13.281</td>
<td>0.656</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R50C49[0][B]</td>
<td>BUS/inst_mem/mux_inst_796/I0</td>
</tr>
<tr>
<td>13.836</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R50C49[0][B]</td>
<td style=" background: #97FFFF;">BUS/inst_mem/mux_inst_796/O</td>
</tr>
<tr>
<td>14.007</td>
<td>0.170</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R50C50[1][B]</td>
<td>BUS/inst_mem/mux_inst_808/I0</td>
</tr>
<tr>
<td>14.524</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R50C50[1][B]</td>
<td style=" background: #97FFFF;">BUS/inst_mem/mux_inst_808/O</td>
</tr>
<tr>
<td>14.694</td>
<td>0.170</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R49C50[2][A]</td>
<td>BUS/inst_mem/mux_inst_814/I0</td>
</tr>
<tr>
<td>15.065</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R49C50[2][A]</td>
<td style=" background: #97FFFF;">BUS/inst_mem/mux_inst_814/O</td>
</tr>
<tr>
<td>15.236</td>
<td>0.170</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R48C50[3][A]</td>
<td>BUS/inst_mem/mux_inst_817/I0</td>
</tr>
<tr>
<td>15.791</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R48C50[3][A]</td>
<td style=" background: #97FFFF;">BUS/inst_mem/mux_inst_817/O</td>
</tr>
<tr>
<td>15.795</td>
<td>0.004</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R48C50[3][B]</td>
<td>BUS/inst_mem/mux_inst_818/I1</td>
</tr>
<tr>
<td>16.248</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R48C50[3][B]</td>
<td style=" background: #97FFFF;">BUS/inst_mem/mux_inst_818/O</td>
</tr>
<tr>
<td>17.826</td>
<td>1.578</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C48[3][B]</td>
<td>CPU/IF/pc_14_s6/I1</td>
</tr>
<tr>
<td>18.288</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R14C48[3][B]</td>
<td style=" background: #97FFFF;">CPU/IF/pc_14_s6/F</td>
</tr>
<tr>
<td>18.289</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C48[0][A]</td>
<td>CPU/IF/pc_14_s5/I1</td>
</tr>
<tr>
<td>18.838</td>
<td>0.549</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R14C48[0][A]</td>
<td style=" background: #97FFFF;">CPU/IF/pc_14_s5/F</td>
</tr>
<tr>
<td>19.011</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C47[0][A]</td>
<td>CPU/IF/pc_14_s4/I2</td>
</tr>
<tr>
<td>19.566</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R14C47[0][A]</td>
<td style=" background: #97FFFF;">CPU/IF/pc_14_s4/F</td>
</tr>
<tr>
<td>20.233</td>
<td>0.668</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C47[2][A]</td>
<td>CPU/IF/pc_14_s3/I2</td>
</tr>
<tr>
<td>20.560</td>
<td>0.327</td>
<td>tINS</td>
<td>FR</td>
<td>10</td>
<td>R8C47[2][A]</td>
<td style=" background: #97FFFF;">CPU/IF/pc_14_s3/F</td>
</tr>
<tr>
<td>21.300</td>
<td>0.740</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C51[1][A]</td>
<td style=" font-weight:bold;">CPU/IF/pc_6_s1/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>39.125</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>181</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>41.396</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C51[1][A]</td>
<td>CPU/IF/pc_6_s1/CLK</td>
</tr>
<tr>
<td>41.361</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R4C51[1][A]</td>
<td>CPU/IF/pc_6_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>12</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 47.897%; route: 2.271, 52.103%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 5.416, 31.970%; route: 11.293, 66.661%; tC2Q: 0.232, 1.369%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 47.897%; route: 2.271, 52.103%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>20.082</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>21.279</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>41.361</td>
</tr>
<tr>
<td class="label">From</td>
<td>CPU/IF/pc_3_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>CPU/IF/pc_9_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>181</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>4.359</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C47[0][B]</td>
<td>CPU/IF/pc_3_s1/CLK</td>
</tr>
<tr>
<td>4.591</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>1026</td>
<td>R4C47[0][B]</td>
<td style=" font-weight:bold;">CPU/IF/pc_3_s1/Q</td>
</tr>
<tr>
<td>9.709</td>
<td>5.118</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C25[1][B]</td>
<td>BUS/inst_mem/rom16_inst_540/AD[3]</td>
</tr>
<tr>
<td>10.226</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R29C25[1][B]</td>
<td style=" background: #97FFFF;">BUS/inst_mem/rom16_inst_540/DO</td>
</tr>
<tr>
<td>12.070</td>
<td>1.844</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R45C49[0][B]</td>
<td>BUS/inst_mem/mux_inst_772/I1</td>
</tr>
<tr>
<td>12.625</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R45C49[0][B]</td>
<td style=" background: #97FFFF;">BUS/inst_mem/mux_inst_772/O</td>
</tr>
<tr>
<td>13.281</td>
<td>0.656</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R50C49[0][B]</td>
<td>BUS/inst_mem/mux_inst_796/I0</td>
</tr>
<tr>
<td>13.836</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R50C49[0][B]</td>
<td style=" background: #97FFFF;">BUS/inst_mem/mux_inst_796/O</td>
</tr>
<tr>
<td>14.007</td>
<td>0.170</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R50C50[1][B]</td>
<td>BUS/inst_mem/mux_inst_808/I0</td>
</tr>
<tr>
<td>14.524</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R50C50[1][B]</td>
<td style=" background: #97FFFF;">BUS/inst_mem/mux_inst_808/O</td>
</tr>
<tr>
<td>14.694</td>
<td>0.170</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R49C50[2][A]</td>
<td>BUS/inst_mem/mux_inst_814/I0</td>
</tr>
<tr>
<td>15.065</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R49C50[2][A]</td>
<td style=" background: #97FFFF;">BUS/inst_mem/mux_inst_814/O</td>
</tr>
<tr>
<td>15.236</td>
<td>0.170</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R48C50[3][A]</td>
<td>BUS/inst_mem/mux_inst_817/I0</td>
</tr>
<tr>
<td>15.791</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R48C50[3][A]</td>
<td style=" background: #97FFFF;">BUS/inst_mem/mux_inst_817/O</td>
</tr>
<tr>
<td>15.795</td>
<td>0.004</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R48C50[3][B]</td>
<td>BUS/inst_mem/mux_inst_818/I1</td>
</tr>
<tr>
<td>16.248</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R48C50[3][B]</td>
<td style=" background: #97FFFF;">BUS/inst_mem/mux_inst_818/O</td>
</tr>
<tr>
<td>17.826</td>
<td>1.578</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C48[3][B]</td>
<td>CPU/IF/pc_14_s6/I1</td>
</tr>
<tr>
<td>18.288</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R14C48[3][B]</td>
<td style=" background: #97FFFF;">CPU/IF/pc_14_s6/F</td>
</tr>
<tr>
<td>18.289</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C48[0][A]</td>
<td>CPU/IF/pc_14_s5/I1</td>
</tr>
<tr>
<td>18.838</td>
<td>0.549</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R14C48[0][A]</td>
<td style=" background: #97FFFF;">CPU/IF/pc_14_s5/F</td>
</tr>
<tr>
<td>19.011</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C47[0][A]</td>
<td>CPU/IF/pc_14_s4/I2</td>
</tr>
<tr>
<td>19.566</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R14C47[0][A]</td>
<td style=" background: #97FFFF;">CPU/IF/pc_14_s4/F</td>
</tr>
<tr>
<td>20.233</td>
<td>0.668</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C47[2][A]</td>
<td>CPU/IF/pc_14_s3/I2</td>
</tr>
<tr>
<td>20.560</td>
<td>0.327</td>
<td>tINS</td>
<td>FR</td>
<td>10</td>
<td>R8C47[2][A]</td>
<td style=" background: #97FFFF;">CPU/IF/pc_14_s3/F</td>
</tr>
<tr>
<td>21.279</td>
<td>0.719</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C52[0][A]</td>
<td style=" font-weight:bold;">CPU/IF/pc_9_s1/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>39.125</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>181</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>41.396</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C52[0][A]</td>
<td>CPU/IF/pc_9_s1/CLK</td>
</tr>
<tr>
<td>41.361</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R8C52[0][A]</td>
<td>CPU/IF/pc_9_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>12</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 47.897%; route: 2.271, 52.103%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 5.416, 32.010%; route: 11.272, 66.619%; tC2Q: 0.232, 1.371%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 47.897%; route: 2.271, 52.103%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>20.178</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>21.184</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>41.361</td>
</tr>
<tr>
<td class="label">From</td>
<td>CPU/IF/pc_3_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>CPU/IF/pc_8_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>181</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>4.359</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C47[0][B]</td>
<td>CPU/IF/pc_3_s1/CLK</td>
</tr>
<tr>
<td>4.591</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>1026</td>
<td>R4C47[0][B]</td>
<td style=" font-weight:bold;">CPU/IF/pc_3_s1/Q</td>
</tr>
<tr>
<td>9.709</td>
<td>5.118</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C25[1][B]</td>
<td>BUS/inst_mem/rom16_inst_540/AD[3]</td>
</tr>
<tr>
<td>10.226</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R29C25[1][B]</td>
<td style=" background: #97FFFF;">BUS/inst_mem/rom16_inst_540/DO</td>
</tr>
<tr>
<td>12.070</td>
<td>1.844</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R45C49[0][B]</td>
<td>BUS/inst_mem/mux_inst_772/I1</td>
</tr>
<tr>
<td>12.625</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R45C49[0][B]</td>
<td style=" background: #97FFFF;">BUS/inst_mem/mux_inst_772/O</td>
</tr>
<tr>
<td>13.281</td>
<td>0.656</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R50C49[0][B]</td>
<td>BUS/inst_mem/mux_inst_796/I0</td>
</tr>
<tr>
<td>13.836</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R50C49[0][B]</td>
<td style=" background: #97FFFF;">BUS/inst_mem/mux_inst_796/O</td>
</tr>
<tr>
<td>14.007</td>
<td>0.170</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R50C50[1][B]</td>
<td>BUS/inst_mem/mux_inst_808/I0</td>
</tr>
<tr>
<td>14.524</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R50C50[1][B]</td>
<td style=" background: #97FFFF;">BUS/inst_mem/mux_inst_808/O</td>
</tr>
<tr>
<td>14.694</td>
<td>0.170</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R49C50[2][A]</td>
<td>BUS/inst_mem/mux_inst_814/I0</td>
</tr>
<tr>
<td>15.065</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R49C50[2][A]</td>
<td style=" background: #97FFFF;">BUS/inst_mem/mux_inst_814/O</td>
</tr>
<tr>
<td>15.236</td>
<td>0.170</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R48C50[3][A]</td>
<td>BUS/inst_mem/mux_inst_817/I0</td>
</tr>
<tr>
<td>15.791</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R48C50[3][A]</td>
<td style=" background: #97FFFF;">BUS/inst_mem/mux_inst_817/O</td>
</tr>
<tr>
<td>15.795</td>
<td>0.004</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R48C50[3][B]</td>
<td>BUS/inst_mem/mux_inst_818/I1</td>
</tr>
<tr>
<td>16.248</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R48C50[3][B]</td>
<td style=" background: #97FFFF;">BUS/inst_mem/mux_inst_818/O</td>
</tr>
<tr>
<td>17.826</td>
<td>1.578</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C48[3][B]</td>
<td>CPU/IF/pc_14_s6/I1</td>
</tr>
<tr>
<td>18.288</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R14C48[3][B]</td>
<td style=" background: #97FFFF;">CPU/IF/pc_14_s6/F</td>
</tr>
<tr>
<td>18.289</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C48[0][A]</td>
<td>CPU/IF/pc_14_s5/I1</td>
</tr>
<tr>
<td>18.838</td>
<td>0.549</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R14C48[0][A]</td>
<td style=" background: #97FFFF;">CPU/IF/pc_14_s5/F</td>
</tr>
<tr>
<td>19.011</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C47[0][A]</td>
<td>CPU/IF/pc_14_s4/I2</td>
</tr>
<tr>
<td>19.566</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R14C47[0][A]</td>
<td style=" background: #97FFFF;">CPU/IF/pc_14_s4/F</td>
</tr>
<tr>
<td>20.233</td>
<td>0.668</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C47[2][A]</td>
<td>CPU/IF/pc_14_s3/I2</td>
</tr>
<tr>
<td>20.560</td>
<td>0.327</td>
<td>tINS</td>
<td>FR</td>
<td>10</td>
<td>R8C47[2][A]</td>
<td style=" background: #97FFFF;">CPU/IF/pc_14_s3/F</td>
</tr>
<tr>
<td>21.184</td>
<td>0.623</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C52[0][A]</td>
<td style=" font-weight:bold;">CPU/IF/pc_8_s1/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>39.125</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>181</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>41.396</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C52[0][A]</td>
<td>CPU/IF/pc_8_s1/CLK</td>
</tr>
<tr>
<td>41.361</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R4C52[0][A]</td>
<td>CPU/IF/pc_8_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>12</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 47.897%; route: 2.271, 52.103%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 5.416, 32.192%; route: 11.176, 66.429%; tC2Q: 0.232, 1.379%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 47.897%; route: 2.271, 52.103%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>20.247</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>21.114</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>41.361</td>
</tr>
<tr>
<td class="label">From</td>
<td>CPU/IF/pc_3_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>CPU/IF/pc_0_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>181</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>4.359</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C47[0][B]</td>
<td>CPU/IF/pc_3_s1/CLK</td>
</tr>
<tr>
<td>4.591</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>1026</td>
<td>R4C47[0][B]</td>
<td style=" font-weight:bold;">CPU/IF/pc_3_s1/Q</td>
</tr>
<tr>
<td>9.709</td>
<td>5.118</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C25[1][B]</td>
<td>BUS/inst_mem/rom16_inst_540/AD[3]</td>
</tr>
<tr>
<td>10.226</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R29C25[1][B]</td>
<td style=" background: #97FFFF;">BUS/inst_mem/rom16_inst_540/DO</td>
</tr>
<tr>
<td>12.070</td>
<td>1.844</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R45C49[0][B]</td>
<td>BUS/inst_mem/mux_inst_772/I1</td>
</tr>
<tr>
<td>12.625</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R45C49[0][B]</td>
<td style=" background: #97FFFF;">BUS/inst_mem/mux_inst_772/O</td>
</tr>
<tr>
<td>13.281</td>
<td>0.656</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R50C49[0][B]</td>
<td>BUS/inst_mem/mux_inst_796/I0</td>
</tr>
<tr>
<td>13.836</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R50C49[0][B]</td>
<td style=" background: #97FFFF;">BUS/inst_mem/mux_inst_796/O</td>
</tr>
<tr>
<td>14.007</td>
<td>0.170</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R50C50[1][B]</td>
<td>BUS/inst_mem/mux_inst_808/I0</td>
</tr>
<tr>
<td>14.524</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R50C50[1][B]</td>
<td style=" background: #97FFFF;">BUS/inst_mem/mux_inst_808/O</td>
</tr>
<tr>
<td>14.694</td>
<td>0.170</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R49C50[2][A]</td>
<td>BUS/inst_mem/mux_inst_814/I0</td>
</tr>
<tr>
<td>15.065</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R49C50[2][A]</td>
<td style=" background: #97FFFF;">BUS/inst_mem/mux_inst_814/O</td>
</tr>
<tr>
<td>15.236</td>
<td>0.170</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R48C50[3][A]</td>
<td>BUS/inst_mem/mux_inst_817/I0</td>
</tr>
<tr>
<td>15.791</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R48C50[3][A]</td>
<td style=" background: #97FFFF;">BUS/inst_mem/mux_inst_817/O</td>
</tr>
<tr>
<td>15.795</td>
<td>0.004</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R48C50[3][B]</td>
<td>BUS/inst_mem/mux_inst_818/I1</td>
</tr>
<tr>
<td>16.248</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R48C50[3][B]</td>
<td style=" background: #97FFFF;">BUS/inst_mem/mux_inst_818/O</td>
</tr>
<tr>
<td>17.826</td>
<td>1.578</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C48[3][B]</td>
<td>CPU/IF/pc_14_s6/I1</td>
</tr>
<tr>
<td>18.288</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R14C48[3][B]</td>
<td style=" background: #97FFFF;">CPU/IF/pc_14_s6/F</td>
</tr>
<tr>
<td>18.289</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C48[0][A]</td>
<td>CPU/IF/pc_14_s5/I1</td>
</tr>
<tr>
<td>18.838</td>
<td>0.549</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R14C48[0][A]</td>
<td style=" background: #97FFFF;">CPU/IF/pc_14_s5/F</td>
</tr>
<tr>
<td>19.011</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C47[0][A]</td>
<td>CPU/IF/pc_14_s4/I2</td>
</tr>
<tr>
<td>19.566</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R14C47[0][A]</td>
<td style=" background: #97FFFF;">CPU/IF/pc_14_s4/F</td>
</tr>
<tr>
<td>20.233</td>
<td>0.668</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C47[2][A]</td>
<td>CPU/IF/pc_14_s3/I2</td>
</tr>
<tr>
<td>20.560</td>
<td>0.327</td>
<td>tINS</td>
<td>FR</td>
<td>10</td>
<td>R8C47[2][A]</td>
<td style=" background: #97FFFF;">CPU/IF/pc_14_s3/F</td>
</tr>
<tr>
<td>21.114</td>
<td>0.553</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C48[0][B]</td>
<td style=" font-weight:bold;">CPU/IF/pc_0_s1/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>39.125</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>181</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>41.396</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C48[0][B]</td>
<td>CPU/IF/pc_0_s1/CLK</td>
</tr>
<tr>
<td>41.361</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R4C48[0][B]</td>
<td>CPU/IF/pc_0_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>12</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 47.897%; route: 2.271, 52.103%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 5.416, 32.326%; route: 11.107, 66.290%; tC2Q: 0.232, 1.385%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 47.897%; route: 2.271, 52.103%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>20.247</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>21.114</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>41.361</td>
</tr>
<tr>
<td class="label">From</td>
<td>CPU/IF/pc_3_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>CPU/IF/pc_1_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>181</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>4.359</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C47[0][B]</td>
<td>CPU/IF/pc_3_s1/CLK</td>
</tr>
<tr>
<td>4.591</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>1026</td>
<td>R4C47[0][B]</td>
<td style=" font-weight:bold;">CPU/IF/pc_3_s1/Q</td>
</tr>
<tr>
<td>9.709</td>
<td>5.118</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C25[1][B]</td>
<td>BUS/inst_mem/rom16_inst_540/AD[3]</td>
</tr>
<tr>
<td>10.226</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R29C25[1][B]</td>
<td style=" background: #97FFFF;">BUS/inst_mem/rom16_inst_540/DO</td>
</tr>
<tr>
<td>12.070</td>
<td>1.844</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R45C49[0][B]</td>
<td>BUS/inst_mem/mux_inst_772/I1</td>
</tr>
<tr>
<td>12.625</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R45C49[0][B]</td>
<td style=" background: #97FFFF;">BUS/inst_mem/mux_inst_772/O</td>
</tr>
<tr>
<td>13.281</td>
<td>0.656</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R50C49[0][B]</td>
<td>BUS/inst_mem/mux_inst_796/I0</td>
</tr>
<tr>
<td>13.836</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R50C49[0][B]</td>
<td style=" background: #97FFFF;">BUS/inst_mem/mux_inst_796/O</td>
</tr>
<tr>
<td>14.007</td>
<td>0.170</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R50C50[1][B]</td>
<td>BUS/inst_mem/mux_inst_808/I0</td>
</tr>
<tr>
<td>14.524</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R50C50[1][B]</td>
<td style=" background: #97FFFF;">BUS/inst_mem/mux_inst_808/O</td>
</tr>
<tr>
<td>14.694</td>
<td>0.170</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R49C50[2][A]</td>
<td>BUS/inst_mem/mux_inst_814/I0</td>
</tr>
<tr>
<td>15.065</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R49C50[2][A]</td>
<td style=" background: #97FFFF;">BUS/inst_mem/mux_inst_814/O</td>
</tr>
<tr>
<td>15.236</td>
<td>0.170</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R48C50[3][A]</td>
<td>BUS/inst_mem/mux_inst_817/I0</td>
</tr>
<tr>
<td>15.791</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R48C50[3][A]</td>
<td style=" background: #97FFFF;">BUS/inst_mem/mux_inst_817/O</td>
</tr>
<tr>
<td>15.795</td>
<td>0.004</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R48C50[3][B]</td>
<td>BUS/inst_mem/mux_inst_818/I1</td>
</tr>
<tr>
<td>16.248</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R48C50[3][B]</td>
<td style=" background: #97FFFF;">BUS/inst_mem/mux_inst_818/O</td>
</tr>
<tr>
<td>17.826</td>
<td>1.578</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C48[3][B]</td>
<td>CPU/IF/pc_14_s6/I1</td>
</tr>
<tr>
<td>18.288</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R14C48[3][B]</td>
<td style=" background: #97FFFF;">CPU/IF/pc_14_s6/F</td>
</tr>
<tr>
<td>18.289</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C48[0][A]</td>
<td>CPU/IF/pc_14_s5/I1</td>
</tr>
<tr>
<td>18.838</td>
<td>0.549</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R14C48[0][A]</td>
<td style=" background: #97FFFF;">CPU/IF/pc_14_s5/F</td>
</tr>
<tr>
<td>19.011</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C47[0][A]</td>
<td>CPU/IF/pc_14_s4/I2</td>
</tr>
<tr>
<td>19.566</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R14C47[0][A]</td>
<td style=" background: #97FFFF;">CPU/IF/pc_14_s4/F</td>
</tr>
<tr>
<td>20.233</td>
<td>0.668</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C47[2][A]</td>
<td>CPU/IF/pc_14_s3/I2</td>
</tr>
<tr>
<td>20.560</td>
<td>0.327</td>
<td>tINS</td>
<td>FR</td>
<td>10</td>
<td>R8C47[2][A]</td>
<td style=" background: #97FFFF;">CPU/IF/pc_14_s3/F</td>
</tr>
<tr>
<td>21.114</td>
<td>0.553</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C48[1][A]</td>
<td style=" font-weight:bold;">CPU/IF/pc_1_s1/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>39.125</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>181</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>41.396</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C48[1][A]</td>
<td>CPU/IF/pc_1_s1/CLK</td>
</tr>
<tr>
<td>41.361</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R4C48[1][A]</td>
<td>CPU/IF/pc_1_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>12</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 47.897%; route: 2.271, 52.103%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 5.416, 32.326%; route: 11.107, 66.290%; tC2Q: 0.232, 1.385%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 47.897%; route: 2.271, 52.103%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>20.247</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>21.114</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>41.361</td>
</tr>
<tr>
<td class="label">From</td>
<td>CPU/IF/pc_3_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>CPU/IF/pc_4_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>181</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>4.359</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C47[0][B]</td>
<td>CPU/IF/pc_3_s1/CLK</td>
</tr>
<tr>
<td>4.591</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>1026</td>
<td>R4C47[0][B]</td>
<td style=" font-weight:bold;">CPU/IF/pc_3_s1/Q</td>
</tr>
<tr>
<td>9.709</td>
<td>5.118</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C25[1][B]</td>
<td>BUS/inst_mem/rom16_inst_540/AD[3]</td>
</tr>
<tr>
<td>10.226</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R29C25[1][B]</td>
<td style=" background: #97FFFF;">BUS/inst_mem/rom16_inst_540/DO</td>
</tr>
<tr>
<td>12.070</td>
<td>1.844</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R45C49[0][B]</td>
<td>BUS/inst_mem/mux_inst_772/I1</td>
</tr>
<tr>
<td>12.625</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R45C49[0][B]</td>
<td style=" background: #97FFFF;">BUS/inst_mem/mux_inst_772/O</td>
</tr>
<tr>
<td>13.281</td>
<td>0.656</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R50C49[0][B]</td>
<td>BUS/inst_mem/mux_inst_796/I0</td>
</tr>
<tr>
<td>13.836</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R50C49[0][B]</td>
<td style=" background: #97FFFF;">BUS/inst_mem/mux_inst_796/O</td>
</tr>
<tr>
<td>14.007</td>
<td>0.170</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R50C50[1][B]</td>
<td>BUS/inst_mem/mux_inst_808/I0</td>
</tr>
<tr>
<td>14.524</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R50C50[1][B]</td>
<td style=" background: #97FFFF;">BUS/inst_mem/mux_inst_808/O</td>
</tr>
<tr>
<td>14.694</td>
<td>0.170</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R49C50[2][A]</td>
<td>BUS/inst_mem/mux_inst_814/I0</td>
</tr>
<tr>
<td>15.065</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R49C50[2][A]</td>
<td style=" background: #97FFFF;">BUS/inst_mem/mux_inst_814/O</td>
</tr>
<tr>
<td>15.236</td>
<td>0.170</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R48C50[3][A]</td>
<td>BUS/inst_mem/mux_inst_817/I0</td>
</tr>
<tr>
<td>15.791</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R48C50[3][A]</td>
<td style=" background: #97FFFF;">BUS/inst_mem/mux_inst_817/O</td>
</tr>
<tr>
<td>15.795</td>
<td>0.004</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R48C50[3][B]</td>
<td>BUS/inst_mem/mux_inst_818/I1</td>
</tr>
<tr>
<td>16.248</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R48C50[3][B]</td>
<td style=" background: #97FFFF;">BUS/inst_mem/mux_inst_818/O</td>
</tr>
<tr>
<td>17.826</td>
<td>1.578</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C48[3][B]</td>
<td>CPU/IF/pc_14_s6/I1</td>
</tr>
<tr>
<td>18.288</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R14C48[3][B]</td>
<td style=" background: #97FFFF;">CPU/IF/pc_14_s6/F</td>
</tr>
<tr>
<td>18.289</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C48[0][A]</td>
<td>CPU/IF/pc_14_s5/I1</td>
</tr>
<tr>
<td>18.838</td>
<td>0.549</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R14C48[0][A]</td>
<td style=" background: #97FFFF;">CPU/IF/pc_14_s5/F</td>
</tr>
<tr>
<td>19.011</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C47[0][A]</td>
<td>CPU/IF/pc_14_s4/I2</td>
</tr>
<tr>
<td>19.566</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R14C47[0][A]</td>
<td style=" background: #97FFFF;">CPU/IF/pc_14_s4/F</td>
</tr>
<tr>
<td>20.233</td>
<td>0.668</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C47[2][A]</td>
<td>CPU/IF/pc_14_s3/I2</td>
</tr>
<tr>
<td>20.560</td>
<td>0.327</td>
<td>tINS</td>
<td>FR</td>
<td>10</td>
<td>R8C47[2][A]</td>
<td style=" background: #97FFFF;">CPU/IF/pc_14_s3/F</td>
</tr>
<tr>
<td>21.114</td>
<td>0.553</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C48[0][A]</td>
<td style=" font-weight:bold;">CPU/IF/pc_4_s1/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>39.125</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>181</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>41.396</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C48[0][A]</td>
<td>CPU/IF/pc_4_s1/CLK</td>
</tr>
<tr>
<td>41.361</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R4C48[0][A]</td>
<td>CPU/IF/pc_4_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>12</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 47.897%; route: 2.271, 52.103%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 5.416, 32.326%; route: 11.107, 66.290%; tC2Q: 0.232, 1.385%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 47.897%; route: 2.271, 52.103%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>20.280</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>21.082</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>41.361</td>
</tr>
<tr>
<td class="label">From</td>
<td>CPU/IF/pc_3_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>CPU/IF/pc_2_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>181</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>4.359</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C47[0][B]</td>
<td>CPU/IF/pc_3_s1/CLK</td>
</tr>
<tr>
<td>4.591</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>1026</td>
<td>R4C47[0][B]</td>
<td style=" font-weight:bold;">CPU/IF/pc_3_s1/Q</td>
</tr>
<tr>
<td>9.709</td>
<td>5.118</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C25[1][B]</td>
<td>BUS/inst_mem/rom16_inst_540/AD[3]</td>
</tr>
<tr>
<td>10.226</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R29C25[1][B]</td>
<td style=" background: #97FFFF;">BUS/inst_mem/rom16_inst_540/DO</td>
</tr>
<tr>
<td>12.070</td>
<td>1.844</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R45C49[0][B]</td>
<td>BUS/inst_mem/mux_inst_772/I1</td>
</tr>
<tr>
<td>12.625</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R45C49[0][B]</td>
<td style=" background: #97FFFF;">BUS/inst_mem/mux_inst_772/O</td>
</tr>
<tr>
<td>13.281</td>
<td>0.656</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R50C49[0][B]</td>
<td>BUS/inst_mem/mux_inst_796/I0</td>
</tr>
<tr>
<td>13.836</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R50C49[0][B]</td>
<td style=" background: #97FFFF;">BUS/inst_mem/mux_inst_796/O</td>
</tr>
<tr>
<td>14.007</td>
<td>0.170</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R50C50[1][B]</td>
<td>BUS/inst_mem/mux_inst_808/I0</td>
</tr>
<tr>
<td>14.524</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R50C50[1][B]</td>
<td style=" background: #97FFFF;">BUS/inst_mem/mux_inst_808/O</td>
</tr>
<tr>
<td>14.694</td>
<td>0.170</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R49C50[2][A]</td>
<td>BUS/inst_mem/mux_inst_814/I0</td>
</tr>
<tr>
<td>15.065</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R49C50[2][A]</td>
<td style=" background: #97FFFF;">BUS/inst_mem/mux_inst_814/O</td>
</tr>
<tr>
<td>15.236</td>
<td>0.170</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R48C50[3][A]</td>
<td>BUS/inst_mem/mux_inst_817/I0</td>
</tr>
<tr>
<td>15.791</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R48C50[3][A]</td>
<td style=" background: #97FFFF;">BUS/inst_mem/mux_inst_817/O</td>
</tr>
<tr>
<td>15.795</td>
<td>0.004</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R48C50[3][B]</td>
<td>BUS/inst_mem/mux_inst_818/I1</td>
</tr>
<tr>
<td>16.248</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R48C50[3][B]</td>
<td style=" background: #97FFFF;">BUS/inst_mem/mux_inst_818/O</td>
</tr>
<tr>
<td>17.826</td>
<td>1.578</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C48[3][B]</td>
<td>CPU/IF/pc_14_s6/I1</td>
</tr>
<tr>
<td>18.288</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R14C48[3][B]</td>
<td style=" background: #97FFFF;">CPU/IF/pc_14_s6/F</td>
</tr>
<tr>
<td>18.289</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C48[0][A]</td>
<td>CPU/IF/pc_14_s5/I1</td>
</tr>
<tr>
<td>18.838</td>
<td>0.549</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R14C48[0][A]</td>
<td style=" background: #97FFFF;">CPU/IF/pc_14_s5/F</td>
</tr>
<tr>
<td>19.011</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C47[0][A]</td>
<td>CPU/IF/pc_14_s4/I2</td>
</tr>
<tr>
<td>19.566</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R14C47[0][A]</td>
<td style=" background: #97FFFF;">CPU/IF/pc_14_s4/F</td>
</tr>
<tr>
<td>20.233</td>
<td>0.668</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C47[2][A]</td>
<td>CPU/IF/pc_14_s3/I2</td>
</tr>
<tr>
<td>20.560</td>
<td>0.327</td>
<td>tINS</td>
<td>FR</td>
<td>10</td>
<td>R8C47[2][A]</td>
<td style=" background: #97FFFF;">CPU/IF/pc_14_s3/F</td>
</tr>
<tr>
<td>21.082</td>
<td>0.521</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C47[0][A]</td>
<td style=" font-weight:bold;">CPU/IF/pc_2_s1/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>39.125</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>181</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>41.396</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C47[0][A]</td>
<td>CPU/IF/pc_2_s1/CLK</td>
</tr>
<tr>
<td>41.361</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R4C47[0][A]</td>
<td>CPU/IF/pc_2_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>12</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 47.897%; route: 2.271, 52.103%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 5.416, 32.388%; route: 11.075, 66.225%; tC2Q: 0.232, 1.387%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 47.897%; route: 2.271, 52.103%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>20.280</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>21.082</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>41.361</td>
</tr>
<tr>
<td class="label">From</td>
<td>CPU/IF/pc_3_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>CPU/IF/pc_3_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>181</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>4.359</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C47[0][B]</td>
<td>CPU/IF/pc_3_s1/CLK</td>
</tr>
<tr>
<td>4.591</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>1026</td>
<td>R4C47[0][B]</td>
<td style=" font-weight:bold;">CPU/IF/pc_3_s1/Q</td>
</tr>
<tr>
<td>9.709</td>
<td>5.118</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C25[1][B]</td>
<td>BUS/inst_mem/rom16_inst_540/AD[3]</td>
</tr>
<tr>
<td>10.226</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R29C25[1][B]</td>
<td style=" background: #97FFFF;">BUS/inst_mem/rom16_inst_540/DO</td>
</tr>
<tr>
<td>12.070</td>
<td>1.844</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R45C49[0][B]</td>
<td>BUS/inst_mem/mux_inst_772/I1</td>
</tr>
<tr>
<td>12.625</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R45C49[0][B]</td>
<td style=" background: #97FFFF;">BUS/inst_mem/mux_inst_772/O</td>
</tr>
<tr>
<td>13.281</td>
<td>0.656</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R50C49[0][B]</td>
<td>BUS/inst_mem/mux_inst_796/I0</td>
</tr>
<tr>
<td>13.836</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R50C49[0][B]</td>
<td style=" background: #97FFFF;">BUS/inst_mem/mux_inst_796/O</td>
</tr>
<tr>
<td>14.007</td>
<td>0.170</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R50C50[1][B]</td>
<td>BUS/inst_mem/mux_inst_808/I0</td>
</tr>
<tr>
<td>14.524</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R50C50[1][B]</td>
<td style=" background: #97FFFF;">BUS/inst_mem/mux_inst_808/O</td>
</tr>
<tr>
<td>14.694</td>
<td>0.170</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R49C50[2][A]</td>
<td>BUS/inst_mem/mux_inst_814/I0</td>
</tr>
<tr>
<td>15.065</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R49C50[2][A]</td>
<td style=" background: #97FFFF;">BUS/inst_mem/mux_inst_814/O</td>
</tr>
<tr>
<td>15.236</td>
<td>0.170</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R48C50[3][A]</td>
<td>BUS/inst_mem/mux_inst_817/I0</td>
</tr>
<tr>
<td>15.791</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R48C50[3][A]</td>
<td style=" background: #97FFFF;">BUS/inst_mem/mux_inst_817/O</td>
</tr>
<tr>
<td>15.795</td>
<td>0.004</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R48C50[3][B]</td>
<td>BUS/inst_mem/mux_inst_818/I1</td>
</tr>
<tr>
<td>16.248</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R48C50[3][B]</td>
<td style=" background: #97FFFF;">BUS/inst_mem/mux_inst_818/O</td>
</tr>
<tr>
<td>17.826</td>
<td>1.578</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C48[3][B]</td>
<td>CPU/IF/pc_14_s6/I1</td>
</tr>
<tr>
<td>18.288</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R14C48[3][B]</td>
<td style=" background: #97FFFF;">CPU/IF/pc_14_s6/F</td>
</tr>
<tr>
<td>18.289</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C48[0][A]</td>
<td>CPU/IF/pc_14_s5/I1</td>
</tr>
<tr>
<td>18.838</td>
<td>0.549</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R14C48[0][A]</td>
<td style=" background: #97FFFF;">CPU/IF/pc_14_s5/F</td>
</tr>
<tr>
<td>19.011</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C47[0][A]</td>
<td>CPU/IF/pc_14_s4/I2</td>
</tr>
<tr>
<td>19.566</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R14C47[0][A]</td>
<td style=" background: #97FFFF;">CPU/IF/pc_14_s4/F</td>
</tr>
<tr>
<td>20.233</td>
<td>0.668</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C47[2][A]</td>
<td>CPU/IF/pc_14_s3/I2</td>
</tr>
<tr>
<td>20.560</td>
<td>0.327</td>
<td>tINS</td>
<td>FR</td>
<td>10</td>
<td>R8C47[2][A]</td>
<td style=" background: #97FFFF;">CPU/IF/pc_14_s3/F</td>
</tr>
<tr>
<td>21.082</td>
<td>0.521</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C47[0][B]</td>
<td style=" font-weight:bold;">CPU/IF/pc_3_s1/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>39.125</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>181</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>41.396</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C47[0][B]</td>
<td>CPU/IF/pc_3_s1/CLK</td>
</tr>
<tr>
<td>41.361</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R4C47[0][B]</td>
<td>CPU/IF/pc_3_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>12</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 47.897%; route: 2.271, 52.103%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 5.416, 32.388%; route: 11.075, 66.225%; tC2Q: 0.232, 1.387%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 47.897%; route: 2.271, 52.103%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>20.280</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>21.082</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>41.361</td>
</tr>
<tr>
<td class="label">From</td>
<td>CPU/IF/pc_3_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>CPU/IF/pc_7_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>181</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>4.359</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C47[0][B]</td>
<td>CPU/IF/pc_3_s1/CLK</td>
</tr>
<tr>
<td>4.591</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>1026</td>
<td>R4C47[0][B]</td>
<td style=" font-weight:bold;">CPU/IF/pc_3_s1/Q</td>
</tr>
<tr>
<td>9.709</td>
<td>5.118</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C25[1][B]</td>
<td>BUS/inst_mem/rom16_inst_540/AD[3]</td>
</tr>
<tr>
<td>10.226</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R29C25[1][B]</td>
<td style=" background: #97FFFF;">BUS/inst_mem/rom16_inst_540/DO</td>
</tr>
<tr>
<td>12.070</td>
<td>1.844</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R45C49[0][B]</td>
<td>BUS/inst_mem/mux_inst_772/I1</td>
</tr>
<tr>
<td>12.625</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R45C49[0][B]</td>
<td style=" background: #97FFFF;">BUS/inst_mem/mux_inst_772/O</td>
</tr>
<tr>
<td>13.281</td>
<td>0.656</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R50C49[0][B]</td>
<td>BUS/inst_mem/mux_inst_796/I0</td>
</tr>
<tr>
<td>13.836</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R50C49[0][B]</td>
<td style=" background: #97FFFF;">BUS/inst_mem/mux_inst_796/O</td>
</tr>
<tr>
<td>14.007</td>
<td>0.170</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R50C50[1][B]</td>
<td>BUS/inst_mem/mux_inst_808/I0</td>
</tr>
<tr>
<td>14.524</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R50C50[1][B]</td>
<td style=" background: #97FFFF;">BUS/inst_mem/mux_inst_808/O</td>
</tr>
<tr>
<td>14.694</td>
<td>0.170</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R49C50[2][A]</td>
<td>BUS/inst_mem/mux_inst_814/I0</td>
</tr>
<tr>
<td>15.065</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R49C50[2][A]</td>
<td style=" background: #97FFFF;">BUS/inst_mem/mux_inst_814/O</td>
</tr>
<tr>
<td>15.236</td>
<td>0.170</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R48C50[3][A]</td>
<td>BUS/inst_mem/mux_inst_817/I0</td>
</tr>
<tr>
<td>15.791</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R48C50[3][A]</td>
<td style=" background: #97FFFF;">BUS/inst_mem/mux_inst_817/O</td>
</tr>
<tr>
<td>15.795</td>
<td>0.004</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R48C50[3][B]</td>
<td>BUS/inst_mem/mux_inst_818/I1</td>
</tr>
<tr>
<td>16.248</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R48C50[3][B]</td>
<td style=" background: #97FFFF;">BUS/inst_mem/mux_inst_818/O</td>
</tr>
<tr>
<td>17.826</td>
<td>1.578</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C48[3][B]</td>
<td>CPU/IF/pc_14_s6/I1</td>
</tr>
<tr>
<td>18.288</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R14C48[3][B]</td>
<td style=" background: #97FFFF;">CPU/IF/pc_14_s6/F</td>
</tr>
<tr>
<td>18.289</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C48[0][A]</td>
<td>CPU/IF/pc_14_s5/I1</td>
</tr>
<tr>
<td>18.838</td>
<td>0.549</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R14C48[0][A]</td>
<td style=" background: #97FFFF;">CPU/IF/pc_14_s5/F</td>
</tr>
<tr>
<td>19.011</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C47[0][A]</td>
<td>CPU/IF/pc_14_s4/I2</td>
</tr>
<tr>
<td>19.566</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R14C47[0][A]</td>
<td style=" background: #97FFFF;">CPU/IF/pc_14_s4/F</td>
</tr>
<tr>
<td>20.233</td>
<td>0.668</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C47[2][A]</td>
<td>CPU/IF/pc_14_s3/I2</td>
</tr>
<tr>
<td>20.560</td>
<td>0.327</td>
<td>tINS</td>
<td>FR</td>
<td>10</td>
<td>R8C47[2][A]</td>
<td style=" background: #97FFFF;">CPU/IF/pc_14_s3/F</td>
</tr>
<tr>
<td>21.082</td>
<td>0.521</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C47[2][B]</td>
<td style=" font-weight:bold;">CPU/IF/pc_7_s1/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>39.125</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>181</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>41.396</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C47[2][B]</td>
<td>CPU/IF/pc_7_s1/CLK</td>
</tr>
<tr>
<td>41.361</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R4C47[2][B]</td>
<td>CPU/IF/pc_7_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>12</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 47.897%; route: 2.271, 52.103%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 5.416, 32.388%; route: 11.075, 66.225%; tC2Q: 0.232, 1.387%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 47.897%; route: 2.271, 52.103%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>21.071</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>20.291</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>41.361</td>
</tr>
<tr>
<td class="label">From</td>
<td>CPU/ID_EX/EX_IMMop_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>CPU/ID_EX/EX_RS_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>181</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>4.359</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C46[2][A]</td>
<td>CPU/ID_EX/EX_IMMop_s0/CLK</td>
</tr>
<tr>
<td>4.591</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>38</td>
<td>R12C46[2][A]</td>
<td style=" font-weight:bold;">CPU/ID_EX/EX_IMMop_s0/Q</td>
</tr>
<tr>
<td>5.287</td>
<td>0.696</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C49[2][A]</td>
<td>CPU/EX/ALU_Bin_0_s0/I2</td>
</tr>
<tr>
<td>5.842</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>41</td>
<td>R11C49[2][A]</td>
<td style=" background: #97FFFF;">CPU/EX/ALU_Bin_0_s0/F</td>
</tr>
<tr>
<td>6.813</td>
<td>0.971</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C46[2][B]</td>
<td>CPU/EX/ALU/Bin_3_s2/I3</td>
</tr>
<tr>
<td>7.383</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>3</td>
<td>R8C46[2][B]</td>
<td style=" background: #97FFFF;">CPU/EX/ALU/Bin_3_s2/F</td>
</tr>
<tr>
<td>7.559</td>
<td>0.175</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C46[1][B]</td>
<td>CPU/EX/ALU/Bin_5_s1/I2</td>
</tr>
<tr>
<td>8.129</td>
<td>0.570</td>
<td>tINS</td>
<td>RR</td>
<td>5</td>
<td>R9C46[1][B]</td>
<td style=" background: #97FFFF;">CPU/EX/ALU/Bin_5_s1/F</td>
</tr>
<tr>
<td>8.304</td>
<td>0.175</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C45[0][B]</td>
<td>CPU/EX/ALU/Bin_8_s1/I2</td>
</tr>
<tr>
<td>8.853</td>
<td>0.549</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R9C45[0][B]</td>
<td style=" background: #97FFFF;">CPU/EX/ALU/Bin_8_s1/F</td>
</tr>
<tr>
<td>8.857</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C45[0][A]</td>
<td>CPU/EX/ALU/Bin_15_s2/I2</td>
</tr>
<tr>
<td>9.412</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R9C45[0][A]</td>
<td style=" background: #97FFFF;">CPU/EX/ALU/Bin_15_s2/F</td>
</tr>
<tr>
<td>10.073</td>
<td>0.662</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C50[3][A]</td>
<td>CPU/EX/ALU/Bin_14_s3/I0</td>
</tr>
<tr>
<td>10.622</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>3</td>
<td>R9C50[3][A]</td>
<td style=" background: #97FFFF;">CPU/EX/ALU/Bin_14_s3/F</td>
</tr>
<tr>
<td>10.798</td>
<td>0.175</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C51[3][A]</td>
<td>CPU/EX/ALU/Bin_12_s1/I2</td>
</tr>
<tr>
<td>11.353</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R9C51[3][A]</td>
<td style=" background: #97FFFF;">CPU/EX/ALU/Bin_12_s1/F</td>
</tr>
<tr>
<td>11.749</td>
<td>0.397</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C49[0][A]</td>
<td>CPU/EX/ALU/addOut_12_s/I1</td>
</tr>
<tr>
<td>12.120</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C49[0][A]</td>
<td style=" background: #97FFFF;">CPU/EX/ALU/addOut_12_s/COUT</td>
</tr>
<tr>
<td>12.120</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C49[0][B]</td>
<td>CPU/EX/ALU/addOut_13_s/CIN</td>
</tr>
<tr>
<td>12.590</td>
<td>0.470</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C49[0][B]</td>
<td style=" background: #97FFFF;">CPU/EX/ALU/addOut_13_s/SUM</td>
</tr>
<tr>
<td>12.987</td>
<td>0.397</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C49[0][A]</td>
<td>CPU/WB/EX_WB_data_13_s6/I0</td>
</tr>
<tr>
<td>13.449</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R11C49[0][A]</td>
<td style=" background: #97FFFF;">CPU/WB/EX_WB_data_13_s6/F</td>
</tr>
<tr>
<td>13.451</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C49[3][B]</td>
<td>CPU/WB/EX_WB_data_13_s4/I3</td>
</tr>
<tr>
<td>13.822</td>
<td>0.371</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R11C49[3][B]</td>
<td style=" background: #97FFFF;">CPU/WB/EX_WB_data_13_s4/F</td>
</tr>
<tr>
<td>14.239</td>
<td>0.418</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C48[3][B]</td>
<td>CPU/WB/EX_WB_data_15_s13/I3</td>
</tr>
<tr>
<td>14.692</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C48[3][B]</td>
<td style=" background: #97FFFF;">CPU/WB/EX_WB_data_15_s13/F</td>
</tr>
<tr>
<td>14.939</td>
<td>0.247</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C46[3][B]</td>
<td>CPU/WB/EX_WB_data_15_s9/I3</td>
</tr>
<tr>
<td>15.456</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C46[3][B]</td>
<td style=" background: #97FFFF;">CPU/WB/EX_WB_data_15_s9/F</td>
</tr>
<tr>
<td>16.141</td>
<td>0.684</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C47[0][A]</td>
<td>CPU/WB/EX_WB_data_15_s4/I0</td>
</tr>
<tr>
<td>16.512</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>34</td>
<td>R18C47[0][A]</td>
<td style=" background: #97FFFF;">CPU/WB/EX_WB_data_15_s4/F</td>
</tr>
<tr>
<td>17.288</td>
<td>0.777</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R31C52[0][A]</td>
<td>CPU/WB/EX_WB_data_4_s1/I2</td>
</tr>
<tr>
<td>17.741</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R31C52[0][A]</td>
<td style=" background: #97FFFF;">CPU/WB/EX_WB_data_4_s1/F</td>
</tr>
<tr>
<td>18.160</td>
<td>0.419</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R31C49[0][A]</td>
<td>CPU/WB/EX_WB_data_4_s0/I0</td>
</tr>
<tr>
<td>18.531</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R31C49[0][A]</td>
<td style=" background: #97FFFF;">CPU/WB/EX_WB_data_4_s0/F</td>
</tr>
<tr>
<td>19.742</td>
<td>1.211</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C52[0][A]</td>
<td>CPU/Reg/ID_RS_4_s/I2</td>
</tr>
<tr>
<td>20.291</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R17C52[0][A]</td>
<td style=" background: #97FFFF;">CPU/Reg/ID_RS_4_s/F</td>
</tr>
<tr>
<td>20.291</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C52[0][A]</td>
<td style=" font-weight:bold;">CPU/ID_EX/EX_RS_4_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>39.125</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>181</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>41.396</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C52[0][A]</td>
<td>CPU/ID_EX/EX_RS_4_s0/CLK</td>
</tr>
<tr>
<td>41.361</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R17C52[0][A]</td>
<td>CPU/ID_EX/EX_RS_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>18</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 47.897%; route: 2.271, 52.103%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 8.291, 52.042%; route: 7.408, 46.502%; tC2Q: 0.232, 1.456%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 47.897%; route: 2.271, 52.103%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>21.106</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>20.255</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>41.361</td>
</tr>
<tr>
<td class="label">From</td>
<td>CPU/ID_EX/EX_IMMop_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>CPU/ID_EX/EX_RS_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>181</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>4.359</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C46[2][A]</td>
<td>CPU/ID_EX/EX_IMMop_s0/CLK</td>
</tr>
<tr>
<td>4.591</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>38</td>
<td>R12C46[2][A]</td>
<td style=" font-weight:bold;">CPU/ID_EX/EX_IMMop_s0/Q</td>
</tr>
<tr>
<td>5.287</td>
<td>0.696</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C49[2][A]</td>
<td>CPU/EX/ALU_Bin_0_s0/I2</td>
</tr>
<tr>
<td>5.842</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>41</td>
<td>R11C49[2][A]</td>
<td style=" background: #97FFFF;">CPU/EX/ALU_Bin_0_s0/F</td>
</tr>
<tr>
<td>6.813</td>
<td>0.971</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C46[2][B]</td>
<td>CPU/EX/ALU/Bin_3_s2/I3</td>
</tr>
<tr>
<td>7.383</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>3</td>
<td>R8C46[2][B]</td>
<td style=" background: #97FFFF;">CPU/EX/ALU/Bin_3_s2/F</td>
</tr>
<tr>
<td>7.559</td>
<td>0.175</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C46[1][B]</td>
<td>CPU/EX/ALU/Bin_5_s1/I2</td>
</tr>
<tr>
<td>8.129</td>
<td>0.570</td>
<td>tINS</td>
<td>RR</td>
<td>5</td>
<td>R9C46[1][B]</td>
<td style=" background: #97FFFF;">CPU/EX/ALU/Bin_5_s1/F</td>
</tr>
<tr>
<td>8.304</td>
<td>0.175</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C45[0][B]</td>
<td>CPU/EX/ALU/Bin_8_s1/I2</td>
</tr>
<tr>
<td>8.853</td>
<td>0.549</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R9C45[0][B]</td>
<td style=" background: #97FFFF;">CPU/EX/ALU/Bin_8_s1/F</td>
</tr>
<tr>
<td>8.857</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C45[0][A]</td>
<td>CPU/EX/ALU/Bin_15_s2/I2</td>
</tr>
<tr>
<td>9.412</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R9C45[0][A]</td>
<td style=" background: #97FFFF;">CPU/EX/ALU/Bin_15_s2/F</td>
</tr>
<tr>
<td>10.073</td>
<td>0.662</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C50[3][A]</td>
<td>CPU/EX/ALU/Bin_14_s3/I0</td>
</tr>
<tr>
<td>10.622</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>3</td>
<td>R9C50[3][A]</td>
<td style=" background: #97FFFF;">CPU/EX/ALU/Bin_14_s3/F</td>
</tr>
<tr>
<td>10.798</td>
<td>0.175</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C51[3][A]</td>
<td>CPU/EX/ALU/Bin_12_s1/I2</td>
</tr>
<tr>
<td>11.353</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R9C51[3][A]</td>
<td style=" background: #97FFFF;">CPU/EX/ALU/Bin_12_s1/F</td>
</tr>
<tr>
<td>11.749</td>
<td>0.397</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C49[0][A]</td>
<td>CPU/EX/ALU/addOut_12_s/I1</td>
</tr>
<tr>
<td>12.120</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C49[0][A]</td>
<td style=" background: #97FFFF;">CPU/EX/ALU/addOut_12_s/COUT</td>
</tr>
<tr>
<td>12.120</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C49[0][B]</td>
<td>CPU/EX/ALU/addOut_13_s/CIN</td>
</tr>
<tr>
<td>12.590</td>
<td>0.470</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C49[0][B]</td>
<td style=" background: #97FFFF;">CPU/EX/ALU/addOut_13_s/SUM</td>
</tr>
<tr>
<td>12.987</td>
<td>0.397</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C49[0][A]</td>
<td>CPU/WB/EX_WB_data_13_s6/I0</td>
</tr>
<tr>
<td>13.449</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R11C49[0][A]</td>
<td style=" background: #97FFFF;">CPU/WB/EX_WB_data_13_s6/F</td>
</tr>
<tr>
<td>13.451</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C49[3][B]</td>
<td>CPU/WB/EX_WB_data_13_s4/I3</td>
</tr>
<tr>
<td>13.822</td>
<td>0.371</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R11C49[3][B]</td>
<td style=" background: #97FFFF;">CPU/WB/EX_WB_data_13_s4/F</td>
</tr>
<tr>
<td>14.239</td>
<td>0.418</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C48[3][B]</td>
<td>CPU/WB/EX_WB_data_15_s13/I3</td>
</tr>
<tr>
<td>14.692</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C48[3][B]</td>
<td style=" background: #97FFFF;">CPU/WB/EX_WB_data_15_s13/F</td>
</tr>
<tr>
<td>14.939</td>
<td>0.247</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C46[3][B]</td>
<td>CPU/WB/EX_WB_data_15_s9/I3</td>
</tr>
<tr>
<td>15.456</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C46[3][B]</td>
<td style=" background: #97FFFF;">CPU/WB/EX_WB_data_15_s9/F</td>
</tr>
<tr>
<td>16.141</td>
<td>0.684</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C47[0][A]</td>
<td>CPU/WB/EX_WB_data_15_s4/I0</td>
</tr>
<tr>
<td>16.512</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>34</td>
<td>R18C47[0][A]</td>
<td style=" background: #97FFFF;">CPU/WB/EX_WB_data_15_s4/F</td>
</tr>
<tr>
<td>17.294</td>
<td>0.782</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C51[2][A]</td>
<td>CPU/WB/EX_WB_data_2_s2/I2</td>
</tr>
<tr>
<td>17.747</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R29C51[2][A]</td>
<td style=" background: #97FFFF;">CPU/WB/EX_WB_data_2_s2/F</td>
</tr>
<tr>
<td>18.412</td>
<td>0.665</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C48[3][B]</td>
<td>CPU/WB/EX_WB_data_2_s0/I1</td>
</tr>
<tr>
<td>18.929</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R30C48[3][B]</td>
<td style=" background: #97FFFF;">CPU/WB/EX_WB_data_2_s0/F</td>
</tr>
<tr>
<td>19.793</td>
<td>0.865</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C48[1][B]</td>
<td>CPU/Reg/ID_RS_2_s/I2</td>
</tr>
<tr>
<td>20.255</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R18C48[1][B]</td>
<td style=" background: #97FFFF;">CPU/Reg/ID_RS_2_s/F</td>
</tr>
<tr>
<td>20.255</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C48[1][B]</td>
<td style=" font-weight:bold;">CPU/ID_EX/EX_RS_2_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>39.125</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>181</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>41.396</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C48[1][B]</td>
<td>CPU/ID_EX/EX_RS_2_s0/CLK</td>
</tr>
<tr>
<td>41.361</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R18C48[1][B]</td>
<td>CPU/ID_EX/EX_RS_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>18</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 47.897%; route: 2.271, 52.103%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 8.350, 52.529%; route: 7.314, 46.012%; tC2Q: 0.232, 1.459%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 47.897%; route: 2.271, 52.103%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>21.106</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>20.255</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>41.361</td>
</tr>
<tr>
<td class="label">From</td>
<td>CPU/ID_EX/EX_IMMop_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>CPU/ID_EX/EX_RD_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>181</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>4.359</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C46[2][A]</td>
<td>CPU/ID_EX/EX_IMMop_s0/CLK</td>
</tr>
<tr>
<td>4.591</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>38</td>
<td>R12C46[2][A]</td>
<td style=" font-weight:bold;">CPU/ID_EX/EX_IMMop_s0/Q</td>
</tr>
<tr>
<td>5.287</td>
<td>0.696</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C49[2][A]</td>
<td>CPU/EX/ALU_Bin_0_s0/I2</td>
</tr>
<tr>
<td>5.842</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>41</td>
<td>R11C49[2][A]</td>
<td style=" background: #97FFFF;">CPU/EX/ALU_Bin_0_s0/F</td>
</tr>
<tr>
<td>6.813</td>
<td>0.971</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C46[2][B]</td>
<td>CPU/EX/ALU/Bin_3_s2/I3</td>
</tr>
<tr>
<td>7.383</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>3</td>
<td>R8C46[2][B]</td>
<td style=" background: #97FFFF;">CPU/EX/ALU/Bin_3_s2/F</td>
</tr>
<tr>
<td>7.559</td>
<td>0.175</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C46[1][B]</td>
<td>CPU/EX/ALU/Bin_5_s1/I2</td>
</tr>
<tr>
<td>8.129</td>
<td>0.570</td>
<td>tINS</td>
<td>RR</td>
<td>5</td>
<td>R9C46[1][B]</td>
<td style=" background: #97FFFF;">CPU/EX/ALU/Bin_5_s1/F</td>
</tr>
<tr>
<td>8.304</td>
<td>0.175</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C45[0][B]</td>
<td>CPU/EX/ALU/Bin_8_s1/I2</td>
</tr>
<tr>
<td>8.853</td>
<td>0.549</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R9C45[0][B]</td>
<td style=" background: #97FFFF;">CPU/EX/ALU/Bin_8_s1/F</td>
</tr>
<tr>
<td>8.857</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C45[0][A]</td>
<td>CPU/EX/ALU/Bin_15_s2/I2</td>
</tr>
<tr>
<td>9.412</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R9C45[0][A]</td>
<td style=" background: #97FFFF;">CPU/EX/ALU/Bin_15_s2/F</td>
</tr>
<tr>
<td>10.073</td>
<td>0.662</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C50[3][A]</td>
<td>CPU/EX/ALU/Bin_14_s3/I0</td>
</tr>
<tr>
<td>10.622</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>3</td>
<td>R9C50[3][A]</td>
<td style=" background: #97FFFF;">CPU/EX/ALU/Bin_14_s3/F</td>
</tr>
<tr>
<td>10.798</td>
<td>0.175</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C51[3][A]</td>
<td>CPU/EX/ALU/Bin_12_s1/I2</td>
</tr>
<tr>
<td>11.353</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R9C51[3][A]</td>
<td style=" background: #97FFFF;">CPU/EX/ALU/Bin_12_s1/F</td>
</tr>
<tr>
<td>11.749</td>
<td>0.397</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C49[0][A]</td>
<td>CPU/EX/ALU/addOut_12_s/I1</td>
</tr>
<tr>
<td>12.120</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C49[0][A]</td>
<td style=" background: #97FFFF;">CPU/EX/ALU/addOut_12_s/COUT</td>
</tr>
<tr>
<td>12.120</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C49[0][B]</td>
<td>CPU/EX/ALU/addOut_13_s/CIN</td>
</tr>
<tr>
<td>12.590</td>
<td>0.470</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C49[0][B]</td>
<td style=" background: #97FFFF;">CPU/EX/ALU/addOut_13_s/SUM</td>
</tr>
<tr>
<td>12.987</td>
<td>0.397</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C49[0][A]</td>
<td>CPU/WB/EX_WB_data_13_s6/I0</td>
</tr>
<tr>
<td>13.449</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R11C49[0][A]</td>
<td style=" background: #97FFFF;">CPU/WB/EX_WB_data_13_s6/F</td>
</tr>
<tr>
<td>13.451</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C49[3][B]</td>
<td>CPU/WB/EX_WB_data_13_s4/I3</td>
</tr>
<tr>
<td>13.822</td>
<td>0.371</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R11C49[3][B]</td>
<td style=" background: #97FFFF;">CPU/WB/EX_WB_data_13_s4/F</td>
</tr>
<tr>
<td>14.239</td>
<td>0.418</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C48[3][B]</td>
<td>CPU/WB/EX_WB_data_15_s13/I3</td>
</tr>
<tr>
<td>14.692</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C48[3][B]</td>
<td style=" background: #97FFFF;">CPU/WB/EX_WB_data_15_s13/F</td>
</tr>
<tr>
<td>14.939</td>
<td>0.247</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C46[3][B]</td>
<td>CPU/WB/EX_WB_data_15_s9/I3</td>
</tr>
<tr>
<td>15.456</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C46[3][B]</td>
<td style=" background: #97FFFF;">CPU/WB/EX_WB_data_15_s9/F</td>
</tr>
<tr>
<td>16.141</td>
<td>0.684</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C47[0][A]</td>
<td>CPU/WB/EX_WB_data_15_s4/I0</td>
</tr>
<tr>
<td>16.512</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>34</td>
<td>R18C47[0][A]</td>
<td style=" background: #97FFFF;">CPU/WB/EX_WB_data_15_s4/F</td>
</tr>
<tr>
<td>17.294</td>
<td>0.782</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C51[2][A]</td>
<td>CPU/WB/EX_WB_data_2_s2/I2</td>
</tr>
<tr>
<td>17.747</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R29C51[2][A]</td>
<td style=" background: #97FFFF;">CPU/WB/EX_WB_data_2_s2/F</td>
</tr>
<tr>
<td>18.412</td>
<td>0.665</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C48[3][B]</td>
<td>CPU/WB/EX_WB_data_2_s0/I1</td>
</tr>
<tr>
<td>18.929</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R30C48[3][B]</td>
<td style=" background: #97FFFF;">CPU/WB/EX_WB_data_2_s0/F</td>
</tr>
<tr>
<td>19.793</td>
<td>0.865</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C48[0][A]</td>
<td>CPU/Reg/ID_RD_2_s/I2</td>
</tr>
<tr>
<td>20.255</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R18C48[0][A]</td>
<td style=" background: #97FFFF;">CPU/Reg/ID_RD_2_s/F</td>
</tr>
<tr>
<td>20.255</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C48[0][A]</td>
<td style=" font-weight:bold;">CPU/ID_EX/EX_RD_2_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>39.125</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>181</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>41.396</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C48[0][A]</td>
<td>CPU/ID_EX/EX_RD_2_s0/CLK</td>
</tr>
<tr>
<td>41.361</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R18C48[0][A]</td>
<td>CPU/ID_EX/EX_RD_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>18</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 47.897%; route: 2.271, 52.103%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 8.350, 52.529%; route: 7.314, 46.012%; tC2Q: 0.232, 1.459%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 47.897%; route: 2.271, 52.103%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>21.223</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>20.138</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>41.361</td>
</tr>
<tr>
<td class="label">From</td>
<td>CPU/ID_EX/EX_IMMop_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>CPU/ID_EX/EX_RS_5_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>181</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>4.359</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C46[2][A]</td>
<td>CPU/ID_EX/EX_IMMop_s0/CLK</td>
</tr>
<tr>
<td>4.591</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>38</td>
<td>R12C46[2][A]</td>
<td style=" font-weight:bold;">CPU/ID_EX/EX_IMMop_s0/Q</td>
</tr>
<tr>
<td>5.287</td>
<td>0.696</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C49[2][A]</td>
<td>CPU/EX/ALU_Bin_0_s0/I2</td>
</tr>
<tr>
<td>5.842</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>41</td>
<td>R11C49[2][A]</td>
<td style=" background: #97FFFF;">CPU/EX/ALU_Bin_0_s0/F</td>
</tr>
<tr>
<td>6.813</td>
<td>0.971</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C46[2][B]</td>
<td>CPU/EX/ALU/Bin_3_s2/I3</td>
</tr>
<tr>
<td>7.383</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>3</td>
<td>R8C46[2][B]</td>
<td style=" background: #97FFFF;">CPU/EX/ALU/Bin_3_s2/F</td>
</tr>
<tr>
<td>7.559</td>
<td>0.175</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C46[1][B]</td>
<td>CPU/EX/ALU/Bin_5_s1/I2</td>
</tr>
<tr>
<td>8.129</td>
<td>0.570</td>
<td>tINS</td>
<td>RR</td>
<td>5</td>
<td>R9C46[1][B]</td>
<td style=" background: #97FFFF;">CPU/EX/ALU/Bin_5_s1/F</td>
</tr>
<tr>
<td>8.304</td>
<td>0.175</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C45[0][B]</td>
<td>CPU/EX/ALU/Bin_8_s1/I2</td>
</tr>
<tr>
<td>8.853</td>
<td>0.549</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R9C45[0][B]</td>
<td style=" background: #97FFFF;">CPU/EX/ALU/Bin_8_s1/F</td>
</tr>
<tr>
<td>8.857</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C45[0][A]</td>
<td>CPU/EX/ALU/Bin_15_s2/I2</td>
</tr>
<tr>
<td>9.412</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R9C45[0][A]</td>
<td style=" background: #97FFFF;">CPU/EX/ALU/Bin_15_s2/F</td>
</tr>
<tr>
<td>10.073</td>
<td>0.662</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C50[3][A]</td>
<td>CPU/EX/ALU/Bin_14_s3/I0</td>
</tr>
<tr>
<td>10.622</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>3</td>
<td>R9C50[3][A]</td>
<td style=" background: #97FFFF;">CPU/EX/ALU/Bin_14_s3/F</td>
</tr>
<tr>
<td>10.798</td>
<td>0.175</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C51[3][A]</td>
<td>CPU/EX/ALU/Bin_12_s1/I2</td>
</tr>
<tr>
<td>11.353</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R9C51[3][A]</td>
<td style=" background: #97FFFF;">CPU/EX/ALU/Bin_12_s1/F</td>
</tr>
<tr>
<td>11.749</td>
<td>0.397</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C49[0][A]</td>
<td>CPU/EX/ALU/addOut_12_s/I1</td>
</tr>
<tr>
<td>12.120</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C49[0][A]</td>
<td style=" background: #97FFFF;">CPU/EX/ALU/addOut_12_s/COUT</td>
</tr>
<tr>
<td>12.120</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C49[0][B]</td>
<td>CPU/EX/ALU/addOut_13_s/CIN</td>
</tr>
<tr>
<td>12.590</td>
<td>0.470</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C49[0][B]</td>
<td style=" background: #97FFFF;">CPU/EX/ALU/addOut_13_s/SUM</td>
</tr>
<tr>
<td>12.987</td>
<td>0.397</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C49[0][A]</td>
<td>CPU/WB/EX_WB_data_13_s6/I0</td>
</tr>
<tr>
<td>13.449</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R11C49[0][A]</td>
<td style=" background: #97FFFF;">CPU/WB/EX_WB_data_13_s6/F</td>
</tr>
<tr>
<td>13.451</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C49[3][B]</td>
<td>CPU/WB/EX_WB_data_13_s4/I3</td>
</tr>
<tr>
<td>13.822</td>
<td>0.371</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R11C49[3][B]</td>
<td style=" background: #97FFFF;">CPU/WB/EX_WB_data_13_s4/F</td>
</tr>
<tr>
<td>14.239</td>
<td>0.418</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C48[3][B]</td>
<td>CPU/WB/EX_WB_data_15_s13/I3</td>
</tr>
<tr>
<td>14.692</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C48[3][B]</td>
<td style=" background: #97FFFF;">CPU/WB/EX_WB_data_15_s13/F</td>
</tr>
<tr>
<td>14.939</td>
<td>0.247</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C46[3][B]</td>
<td>CPU/WB/EX_WB_data_15_s9/I3</td>
</tr>
<tr>
<td>15.456</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C46[3][B]</td>
<td style=" background: #97FFFF;">CPU/WB/EX_WB_data_15_s9/F</td>
</tr>
<tr>
<td>16.141</td>
<td>0.684</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C47[0][A]</td>
<td>CPU/WB/EX_WB_data_15_s4/I0</td>
</tr>
<tr>
<td>16.512</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>34</td>
<td>R18C47[0][A]</td>
<td style=" background: #97FFFF;">CPU/WB/EX_WB_data_15_s4/F</td>
</tr>
<tr>
<td>17.288</td>
<td>0.777</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R31C51[3][B]</td>
<td>CPU/WB/EX_WB_data_5_s1/I2</td>
</tr>
<tr>
<td>17.741</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R31C51[3][B]</td>
<td style=" background: #97FFFF;">CPU/WB/EX_WB_data_5_s1/F</td>
</tr>
<tr>
<td>18.237</td>
<td>0.496</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C49[2][B]</td>
<td>CPU/WB/EX_WB_data_5_s0/I0</td>
</tr>
<tr>
<td>18.792</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R29C49[2][B]</td>
<td style=" background: #97FFFF;">CPU/WB/EX_WB_data_5_s0/F</td>
</tr>
<tr>
<td>19.589</td>
<td>0.798</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C51[1][A]</td>
<td>CPU/Reg/ID_RS_5_s/I2</td>
</tr>
<tr>
<td>20.138</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R17C51[1][A]</td>
<td style=" background: #97FFFF;">CPU/Reg/ID_RS_5_s/F</td>
</tr>
<tr>
<td>20.138</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C51[1][A]</td>
<td style=" font-weight:bold;">CPU/ID_EX/EX_RS_5_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>39.125</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>181</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>41.396</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C51[1][A]</td>
<td>CPU/ID_EX/EX_RS_5_s0/CLK</td>
</tr>
<tr>
<td>41.361</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R17C51[1][A]</td>
<td>CPU/ID_EX/EX_RS_5_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>18</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 47.897%; route: 2.271, 52.103%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 8.475, 53.711%; route: 7.072, 44.819%; tC2Q: 0.232, 1.470%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 47.897%; route: 2.271, 52.103%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>21.233</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>20.129</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>41.361</td>
</tr>
<tr>
<td class="label">From</td>
<td>CPU/ID_EX/EX_IMMop_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>CPU/ID_EX/EX_RS_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>181</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>4.359</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C46[2][A]</td>
<td>CPU/ID_EX/EX_IMMop_s0/CLK</td>
</tr>
<tr>
<td>4.591</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>38</td>
<td>R12C46[2][A]</td>
<td style=" font-weight:bold;">CPU/ID_EX/EX_IMMop_s0/Q</td>
</tr>
<tr>
<td>5.287</td>
<td>0.696</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C49[2][A]</td>
<td>CPU/EX/ALU_Bin_0_s0/I2</td>
</tr>
<tr>
<td>5.842</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>41</td>
<td>R11C49[2][A]</td>
<td style=" background: #97FFFF;">CPU/EX/ALU_Bin_0_s0/F</td>
</tr>
<tr>
<td>6.813</td>
<td>0.971</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C46[2][B]</td>
<td>CPU/EX/ALU/Bin_3_s2/I3</td>
</tr>
<tr>
<td>7.383</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>3</td>
<td>R8C46[2][B]</td>
<td style=" background: #97FFFF;">CPU/EX/ALU/Bin_3_s2/F</td>
</tr>
<tr>
<td>7.559</td>
<td>0.175</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C46[1][B]</td>
<td>CPU/EX/ALU/Bin_5_s1/I2</td>
</tr>
<tr>
<td>8.129</td>
<td>0.570</td>
<td>tINS</td>
<td>RR</td>
<td>5</td>
<td>R9C46[1][B]</td>
<td style=" background: #97FFFF;">CPU/EX/ALU/Bin_5_s1/F</td>
</tr>
<tr>
<td>8.304</td>
<td>0.175</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C45[0][B]</td>
<td>CPU/EX/ALU/Bin_8_s1/I2</td>
</tr>
<tr>
<td>8.853</td>
<td>0.549</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R9C45[0][B]</td>
<td style=" background: #97FFFF;">CPU/EX/ALU/Bin_8_s1/F</td>
</tr>
<tr>
<td>8.857</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C45[0][A]</td>
<td>CPU/EX/ALU/Bin_15_s2/I2</td>
</tr>
<tr>
<td>9.412</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R9C45[0][A]</td>
<td style=" background: #97FFFF;">CPU/EX/ALU/Bin_15_s2/F</td>
</tr>
<tr>
<td>10.073</td>
<td>0.662</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C50[3][A]</td>
<td>CPU/EX/ALU/Bin_14_s3/I0</td>
</tr>
<tr>
<td>10.622</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>3</td>
<td>R9C50[3][A]</td>
<td style=" background: #97FFFF;">CPU/EX/ALU/Bin_14_s3/F</td>
</tr>
<tr>
<td>10.798</td>
<td>0.175</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C51[3][A]</td>
<td>CPU/EX/ALU/Bin_12_s1/I2</td>
</tr>
<tr>
<td>11.353</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R9C51[3][A]</td>
<td style=" background: #97FFFF;">CPU/EX/ALU/Bin_12_s1/F</td>
</tr>
<tr>
<td>11.749</td>
<td>0.397</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C49[0][A]</td>
<td>CPU/EX/ALU/addOut_12_s/I1</td>
</tr>
<tr>
<td>12.120</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C49[0][A]</td>
<td style=" background: #97FFFF;">CPU/EX/ALU/addOut_12_s/COUT</td>
</tr>
<tr>
<td>12.120</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C49[0][B]</td>
<td>CPU/EX/ALU/addOut_13_s/CIN</td>
</tr>
<tr>
<td>12.590</td>
<td>0.470</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C49[0][B]</td>
<td style=" background: #97FFFF;">CPU/EX/ALU/addOut_13_s/SUM</td>
</tr>
<tr>
<td>12.987</td>
<td>0.397</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C49[0][A]</td>
<td>CPU/WB/EX_WB_data_13_s6/I0</td>
</tr>
<tr>
<td>13.449</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R11C49[0][A]</td>
<td style=" background: #97FFFF;">CPU/WB/EX_WB_data_13_s6/F</td>
</tr>
<tr>
<td>13.451</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C49[3][B]</td>
<td>CPU/WB/EX_WB_data_13_s4/I3</td>
</tr>
<tr>
<td>13.822</td>
<td>0.371</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R11C49[3][B]</td>
<td style=" background: #97FFFF;">CPU/WB/EX_WB_data_13_s4/F</td>
</tr>
<tr>
<td>14.239</td>
<td>0.418</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C48[3][B]</td>
<td>CPU/WB/EX_WB_data_15_s13/I3</td>
</tr>
<tr>
<td>14.692</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C48[3][B]</td>
<td style=" background: #97FFFF;">CPU/WB/EX_WB_data_15_s13/F</td>
</tr>
<tr>
<td>14.939</td>
<td>0.247</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C46[3][B]</td>
<td>CPU/WB/EX_WB_data_15_s9/I3</td>
</tr>
<tr>
<td>15.456</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C46[3][B]</td>
<td style=" background: #97FFFF;">CPU/WB/EX_WB_data_15_s9/F</td>
</tr>
<tr>
<td>16.141</td>
<td>0.684</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C47[0][A]</td>
<td>CPU/WB/EX_WB_data_15_s4/I0</td>
</tr>
<tr>
<td>16.512</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>34</td>
<td>R18C47[0][A]</td>
<td style=" background: #97FFFF;">CPU/WB/EX_WB_data_15_s4/F</td>
</tr>
<tr>
<td>17.227</td>
<td>0.715</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R31C50[1][A]</td>
<td>CPU/WB/EX_WB_data_1_s1/I2</td>
</tr>
<tr>
<td>17.782</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R31C50[1][A]</td>
<td style=" background: #97FFFF;">CPU/WB/EX_WB_data_1_s1/F</td>
</tr>
<tr>
<td>18.199</td>
<td>0.418</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C49[3][A]</td>
<td>CPU/WB/EX_WB_data_1_s0/I0</td>
</tr>
<tr>
<td>18.716</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R29C49[3][A]</td>
<td style=" background: #97FFFF;">CPU/WB/EX_WB_data_1_s0/F</td>
</tr>
<tr>
<td>19.559</td>
<td>0.843</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C49[0][A]</td>
<td>CPU/Reg/ID_RS_1_s/I2</td>
</tr>
<tr>
<td>20.129</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R18C49[0][A]</td>
<td style=" background: #97FFFF;">CPU/Reg/ID_RS_1_s/F</td>
</tr>
<tr>
<td>20.129</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C49[0][A]</td>
<td style=" font-weight:bold;">CPU/ID_EX/EX_RS_1_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>39.125</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>181</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>41.396</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C49[0][A]</td>
<td>CPU/ID_EX/EX_RS_1_s0/CLK</td>
</tr>
<tr>
<td>41.361</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R18C49[0][A]</td>
<td>CPU/ID_EX/EX_RS_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>18</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 47.897%; route: 2.271, 52.103%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 8.560, 54.282%; route: 6.977, 44.247%; tC2Q: 0.232, 1.471%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 47.897%; route: 2.271, 52.103%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>21.250</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>20.111</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>41.361</td>
</tr>
<tr>
<td class="label">From</td>
<td>CPU/ID_EX/EX_IMMop_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>CPU/ID_EX/EX_RD_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>181</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>4.359</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C46[2][A]</td>
<td>CPU/ID_EX/EX_IMMop_s0/CLK</td>
</tr>
<tr>
<td>4.591</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>38</td>
<td>R12C46[2][A]</td>
<td style=" font-weight:bold;">CPU/ID_EX/EX_IMMop_s0/Q</td>
</tr>
<tr>
<td>5.287</td>
<td>0.696</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C49[2][A]</td>
<td>CPU/EX/ALU_Bin_0_s0/I2</td>
</tr>
<tr>
<td>5.842</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>41</td>
<td>R11C49[2][A]</td>
<td style=" background: #97FFFF;">CPU/EX/ALU_Bin_0_s0/F</td>
</tr>
<tr>
<td>6.813</td>
<td>0.971</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C46[2][B]</td>
<td>CPU/EX/ALU/Bin_3_s2/I3</td>
</tr>
<tr>
<td>7.383</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>3</td>
<td>R8C46[2][B]</td>
<td style=" background: #97FFFF;">CPU/EX/ALU/Bin_3_s2/F</td>
</tr>
<tr>
<td>7.559</td>
<td>0.175</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C46[1][B]</td>
<td>CPU/EX/ALU/Bin_5_s1/I2</td>
</tr>
<tr>
<td>8.129</td>
<td>0.570</td>
<td>tINS</td>
<td>RR</td>
<td>5</td>
<td>R9C46[1][B]</td>
<td style=" background: #97FFFF;">CPU/EX/ALU/Bin_5_s1/F</td>
</tr>
<tr>
<td>8.304</td>
<td>0.175</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C45[0][B]</td>
<td>CPU/EX/ALU/Bin_8_s1/I2</td>
</tr>
<tr>
<td>8.853</td>
<td>0.549</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R9C45[0][B]</td>
<td style=" background: #97FFFF;">CPU/EX/ALU/Bin_8_s1/F</td>
</tr>
<tr>
<td>8.857</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C45[0][A]</td>
<td>CPU/EX/ALU/Bin_15_s2/I2</td>
</tr>
<tr>
<td>9.412</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R9C45[0][A]</td>
<td style=" background: #97FFFF;">CPU/EX/ALU/Bin_15_s2/F</td>
</tr>
<tr>
<td>10.073</td>
<td>0.662</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C50[3][A]</td>
<td>CPU/EX/ALU/Bin_14_s3/I0</td>
</tr>
<tr>
<td>10.622</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>3</td>
<td>R9C50[3][A]</td>
<td style=" background: #97FFFF;">CPU/EX/ALU/Bin_14_s3/F</td>
</tr>
<tr>
<td>10.798</td>
<td>0.175</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C51[3][A]</td>
<td>CPU/EX/ALU/Bin_12_s1/I2</td>
</tr>
<tr>
<td>11.353</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R9C51[3][A]</td>
<td style=" background: #97FFFF;">CPU/EX/ALU/Bin_12_s1/F</td>
</tr>
<tr>
<td>11.749</td>
<td>0.397</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C49[0][A]</td>
<td>CPU/EX/ALU/addOut_12_s/I1</td>
</tr>
<tr>
<td>12.120</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C49[0][A]</td>
<td style=" background: #97FFFF;">CPU/EX/ALU/addOut_12_s/COUT</td>
</tr>
<tr>
<td>12.120</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C49[0][B]</td>
<td>CPU/EX/ALU/addOut_13_s/CIN</td>
</tr>
<tr>
<td>12.590</td>
<td>0.470</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C49[0][B]</td>
<td style=" background: #97FFFF;">CPU/EX/ALU/addOut_13_s/SUM</td>
</tr>
<tr>
<td>12.987</td>
<td>0.397</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C49[0][A]</td>
<td>CPU/WB/EX_WB_data_13_s6/I0</td>
</tr>
<tr>
<td>13.449</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R11C49[0][A]</td>
<td style=" background: #97FFFF;">CPU/WB/EX_WB_data_13_s6/F</td>
</tr>
<tr>
<td>13.451</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C49[3][B]</td>
<td>CPU/WB/EX_WB_data_13_s4/I3</td>
</tr>
<tr>
<td>13.822</td>
<td>0.371</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R11C49[3][B]</td>
<td style=" background: #97FFFF;">CPU/WB/EX_WB_data_13_s4/F</td>
</tr>
<tr>
<td>14.239</td>
<td>0.418</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C48[3][B]</td>
<td>CPU/WB/EX_WB_data_15_s13/I3</td>
</tr>
<tr>
<td>14.692</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C48[3][B]</td>
<td style=" background: #97FFFF;">CPU/WB/EX_WB_data_15_s13/F</td>
</tr>
<tr>
<td>14.939</td>
<td>0.247</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C46[3][B]</td>
<td>CPU/WB/EX_WB_data_15_s9/I3</td>
</tr>
<tr>
<td>15.456</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C46[3][B]</td>
<td style=" background: #97FFFF;">CPU/WB/EX_WB_data_15_s9/F</td>
</tr>
<tr>
<td>16.141</td>
<td>0.684</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C47[0][A]</td>
<td>CPU/WB/EX_WB_data_15_s4/I0</td>
</tr>
<tr>
<td>16.512</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>34</td>
<td>R18C47[0][A]</td>
<td style=" background: #97FFFF;">CPU/WB/EX_WB_data_15_s4/F</td>
</tr>
<tr>
<td>17.288</td>
<td>0.777</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R31C52[0][A]</td>
<td>CPU/WB/EX_WB_data_4_s1/I2</td>
</tr>
<tr>
<td>17.741</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R31C52[0][A]</td>
<td style=" background: #97FFFF;">CPU/WB/EX_WB_data_4_s1/F</td>
</tr>
<tr>
<td>18.160</td>
<td>0.419</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R31C49[0][A]</td>
<td>CPU/WB/EX_WB_data_4_s0/I0</td>
</tr>
<tr>
<td>18.531</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R31C49[0][A]</td>
<td style=" background: #97FFFF;">CPU/WB/EX_WB_data_4_s0/F</td>
</tr>
<tr>
<td>19.649</td>
<td>1.118</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C48[0][B]</td>
<td>CPU/Reg/ID_RD_4_s/I2</td>
</tr>
<tr>
<td>20.111</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R18C48[0][B]</td>
<td style=" background: #97FFFF;">CPU/Reg/ID_RD_4_s/F</td>
</tr>
<tr>
<td>20.111</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C48[0][B]</td>
<td style=" font-weight:bold;">CPU/ID_EX/EX_RD_4_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>39.125</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>181</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>41.396</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C48[0][B]</td>
<td>CPU/ID_EX/EX_RD_4_s0/CLK</td>
</tr>
<tr>
<td>41.361</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R18C48[0][B]</td>
<td>CPU/ID_EX/EX_RD_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>18</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 47.897%; route: 2.271, 52.103%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 8.204, 52.084%; route: 7.316, 46.443%; tC2Q: 0.232, 1.473%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 47.897%; route: 2.271, 52.103%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>21.298</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>20.063</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>41.361</td>
</tr>
<tr>
<td class="label">From</td>
<td>CPU/ID_EX/EX_IMMop_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>CPU/ID_EX/EX_RS_13_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>181</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>4.359</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C46[2][A]</td>
<td>CPU/ID_EX/EX_IMMop_s0/CLK</td>
</tr>
<tr>
<td>4.591</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>38</td>
<td>R12C46[2][A]</td>
<td style=" font-weight:bold;">CPU/ID_EX/EX_IMMop_s0/Q</td>
</tr>
<tr>
<td>5.287</td>
<td>0.696</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C49[2][A]</td>
<td>CPU/EX/ALU_Bin_0_s0/I2</td>
</tr>
<tr>
<td>5.842</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>41</td>
<td>R11C49[2][A]</td>
<td style=" background: #97FFFF;">CPU/EX/ALU_Bin_0_s0/F</td>
</tr>
<tr>
<td>6.813</td>
<td>0.971</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C46[2][B]</td>
<td>CPU/EX/ALU/Bin_3_s2/I3</td>
</tr>
<tr>
<td>7.383</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>3</td>
<td>R8C46[2][B]</td>
<td style=" background: #97FFFF;">CPU/EX/ALU/Bin_3_s2/F</td>
</tr>
<tr>
<td>7.559</td>
<td>0.175</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C46[1][B]</td>
<td>CPU/EX/ALU/Bin_5_s1/I2</td>
</tr>
<tr>
<td>8.129</td>
<td>0.570</td>
<td>tINS</td>
<td>RR</td>
<td>5</td>
<td>R9C46[1][B]</td>
<td style=" background: #97FFFF;">CPU/EX/ALU/Bin_5_s1/F</td>
</tr>
<tr>
<td>8.304</td>
<td>0.175</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C45[0][B]</td>
<td>CPU/EX/ALU/Bin_8_s1/I2</td>
</tr>
<tr>
<td>8.853</td>
<td>0.549</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R9C45[0][B]</td>
<td style=" background: #97FFFF;">CPU/EX/ALU/Bin_8_s1/F</td>
</tr>
<tr>
<td>8.857</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C45[0][A]</td>
<td>CPU/EX/ALU/Bin_15_s2/I2</td>
</tr>
<tr>
<td>9.412</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R9C45[0][A]</td>
<td style=" background: #97FFFF;">CPU/EX/ALU/Bin_15_s2/F</td>
</tr>
<tr>
<td>10.073</td>
<td>0.662</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C50[3][A]</td>
<td>CPU/EX/ALU/Bin_14_s3/I0</td>
</tr>
<tr>
<td>10.622</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>3</td>
<td>R9C50[3][A]</td>
<td style=" background: #97FFFF;">CPU/EX/ALU/Bin_14_s3/F</td>
</tr>
<tr>
<td>10.798</td>
<td>0.175</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C51[3][A]</td>
<td>CPU/EX/ALU/Bin_12_s1/I2</td>
</tr>
<tr>
<td>11.353</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R9C51[3][A]</td>
<td style=" background: #97FFFF;">CPU/EX/ALU/Bin_12_s1/F</td>
</tr>
<tr>
<td>11.749</td>
<td>0.397</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C49[0][A]</td>
<td>CPU/EX/ALU/addOut_12_s/I1</td>
</tr>
<tr>
<td>12.120</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C49[0][A]</td>
<td style=" background: #97FFFF;">CPU/EX/ALU/addOut_12_s/COUT</td>
</tr>
<tr>
<td>12.120</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C49[0][B]</td>
<td>CPU/EX/ALU/addOut_13_s/CIN</td>
</tr>
<tr>
<td>12.590</td>
<td>0.470</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C49[0][B]</td>
<td style=" background: #97FFFF;">CPU/EX/ALU/addOut_13_s/SUM</td>
</tr>
<tr>
<td>12.987</td>
<td>0.397</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C49[0][A]</td>
<td>CPU/WB/EX_WB_data_13_s6/I0</td>
</tr>
<tr>
<td>13.449</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R11C49[0][A]</td>
<td style=" background: #97FFFF;">CPU/WB/EX_WB_data_13_s6/F</td>
</tr>
<tr>
<td>13.451</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C49[3][B]</td>
<td>CPU/WB/EX_WB_data_13_s4/I3</td>
</tr>
<tr>
<td>13.822</td>
<td>0.371</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R11C49[3][B]</td>
<td style=" background: #97FFFF;">CPU/WB/EX_WB_data_13_s4/F</td>
</tr>
<tr>
<td>14.239</td>
<td>0.418</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C48[3][B]</td>
<td>CPU/WB/EX_WB_data_15_s13/I3</td>
</tr>
<tr>
<td>14.692</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C48[3][B]</td>
<td style=" background: #97FFFF;">CPU/WB/EX_WB_data_15_s13/F</td>
</tr>
<tr>
<td>14.939</td>
<td>0.247</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C46[3][B]</td>
<td>CPU/WB/EX_WB_data_15_s9/I3</td>
</tr>
<tr>
<td>15.456</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C46[3][B]</td>
<td style=" background: #97FFFF;">CPU/WB/EX_WB_data_15_s9/F</td>
</tr>
<tr>
<td>16.141</td>
<td>0.684</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C47[0][A]</td>
<td>CPU/WB/EX_WB_data_15_s4/I0</td>
</tr>
<tr>
<td>16.512</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>34</td>
<td>R18C47[0][A]</td>
<td style=" background: #97FFFF;">CPU/WB/EX_WB_data_15_s4/F</td>
</tr>
<tr>
<td>17.195</td>
<td>0.684</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C47[1][A]</td>
<td>CPU/WB/EX_WB_data_13_s1/I0</td>
</tr>
<tr>
<td>17.657</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R26C47[1][A]</td>
<td style=" background: #97FFFF;">CPU/WB/EX_WB_data_13_s1/F</td>
</tr>
<tr>
<td>17.831</td>
<td>0.174</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C47[0][B]</td>
<td>CPU/WB/EX_WB_data_13_s0/I0</td>
</tr>
<tr>
<td>18.386</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>4</td>
<td>R25C47[0][B]</td>
<td style=" background: #97FFFF;">CPU/WB/EX_WB_data_13_s0/F</td>
</tr>
<tr>
<td>19.493</td>
<td>1.107</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C50[1][A]</td>
<td>CPU/Reg/ID_RS_13_s/I2</td>
</tr>
<tr>
<td>20.063</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R14C50[1][A]</td>
<td style=" background: #97FFFF;">CPU/Reg/ID_RS_13_s/F</td>
</tr>
<tr>
<td>20.063</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C50[1][A]</td>
<td style=" font-weight:bold;">CPU/ID_EX/EX_RS_13_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>39.125</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>181</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>41.396</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C50[1][A]</td>
<td>CPU/ID_EX/EX_RS_13_s0/CLK</td>
</tr>
<tr>
<td>41.361</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R14C50[1][A]</td>
<td>CPU/ID_EX/EX_RS_13_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>18</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 47.897%; route: 2.271, 52.103%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 8.505, 54.158%; route: 6.967, 44.365%; tC2Q: 0.232, 1.477%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 47.897%; route: 2.271, 52.103%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>21.298</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>20.063</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>41.361</td>
</tr>
<tr>
<td class="label">From</td>
<td>CPU/ID_EX/EX_IMMop_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>CPU/ID_EX/EX_RD_13_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>181</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>4.359</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C46[2][A]</td>
<td>CPU/ID_EX/EX_IMMop_s0/CLK</td>
</tr>
<tr>
<td>4.591</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>38</td>
<td>R12C46[2][A]</td>
<td style=" font-weight:bold;">CPU/ID_EX/EX_IMMop_s0/Q</td>
</tr>
<tr>
<td>5.287</td>
<td>0.696</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C49[2][A]</td>
<td>CPU/EX/ALU_Bin_0_s0/I2</td>
</tr>
<tr>
<td>5.842</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>41</td>
<td>R11C49[2][A]</td>
<td style=" background: #97FFFF;">CPU/EX/ALU_Bin_0_s0/F</td>
</tr>
<tr>
<td>6.813</td>
<td>0.971</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C46[2][B]</td>
<td>CPU/EX/ALU/Bin_3_s2/I3</td>
</tr>
<tr>
<td>7.383</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>3</td>
<td>R8C46[2][B]</td>
<td style=" background: #97FFFF;">CPU/EX/ALU/Bin_3_s2/F</td>
</tr>
<tr>
<td>7.559</td>
<td>0.175</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C46[1][B]</td>
<td>CPU/EX/ALU/Bin_5_s1/I2</td>
</tr>
<tr>
<td>8.129</td>
<td>0.570</td>
<td>tINS</td>
<td>RR</td>
<td>5</td>
<td>R9C46[1][B]</td>
<td style=" background: #97FFFF;">CPU/EX/ALU/Bin_5_s1/F</td>
</tr>
<tr>
<td>8.304</td>
<td>0.175</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C45[0][B]</td>
<td>CPU/EX/ALU/Bin_8_s1/I2</td>
</tr>
<tr>
<td>8.853</td>
<td>0.549</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R9C45[0][B]</td>
<td style=" background: #97FFFF;">CPU/EX/ALU/Bin_8_s1/F</td>
</tr>
<tr>
<td>8.857</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C45[0][A]</td>
<td>CPU/EX/ALU/Bin_15_s2/I2</td>
</tr>
<tr>
<td>9.412</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R9C45[0][A]</td>
<td style=" background: #97FFFF;">CPU/EX/ALU/Bin_15_s2/F</td>
</tr>
<tr>
<td>10.073</td>
<td>0.662</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C50[3][A]</td>
<td>CPU/EX/ALU/Bin_14_s3/I0</td>
</tr>
<tr>
<td>10.622</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>3</td>
<td>R9C50[3][A]</td>
<td style=" background: #97FFFF;">CPU/EX/ALU/Bin_14_s3/F</td>
</tr>
<tr>
<td>10.798</td>
<td>0.175</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C51[3][A]</td>
<td>CPU/EX/ALU/Bin_12_s1/I2</td>
</tr>
<tr>
<td>11.353</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R9C51[3][A]</td>
<td style=" background: #97FFFF;">CPU/EX/ALU/Bin_12_s1/F</td>
</tr>
<tr>
<td>11.749</td>
<td>0.397</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C49[0][A]</td>
<td>CPU/EX/ALU/addOut_12_s/I1</td>
</tr>
<tr>
<td>12.120</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C49[0][A]</td>
<td style=" background: #97FFFF;">CPU/EX/ALU/addOut_12_s/COUT</td>
</tr>
<tr>
<td>12.120</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C49[0][B]</td>
<td>CPU/EX/ALU/addOut_13_s/CIN</td>
</tr>
<tr>
<td>12.590</td>
<td>0.470</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C49[0][B]</td>
<td style=" background: #97FFFF;">CPU/EX/ALU/addOut_13_s/SUM</td>
</tr>
<tr>
<td>12.987</td>
<td>0.397</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C49[0][A]</td>
<td>CPU/WB/EX_WB_data_13_s6/I0</td>
</tr>
<tr>
<td>13.449</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R11C49[0][A]</td>
<td style=" background: #97FFFF;">CPU/WB/EX_WB_data_13_s6/F</td>
</tr>
<tr>
<td>13.451</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C49[3][B]</td>
<td>CPU/WB/EX_WB_data_13_s4/I3</td>
</tr>
<tr>
<td>13.822</td>
<td>0.371</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R11C49[3][B]</td>
<td style=" background: #97FFFF;">CPU/WB/EX_WB_data_13_s4/F</td>
</tr>
<tr>
<td>14.239</td>
<td>0.418</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C48[3][B]</td>
<td>CPU/WB/EX_WB_data_15_s13/I3</td>
</tr>
<tr>
<td>14.692</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C48[3][B]</td>
<td style=" background: #97FFFF;">CPU/WB/EX_WB_data_15_s13/F</td>
</tr>
<tr>
<td>14.939</td>
<td>0.247</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C46[3][B]</td>
<td>CPU/WB/EX_WB_data_15_s9/I3</td>
</tr>
<tr>
<td>15.456</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C46[3][B]</td>
<td style=" background: #97FFFF;">CPU/WB/EX_WB_data_15_s9/F</td>
</tr>
<tr>
<td>16.141</td>
<td>0.684</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C47[0][A]</td>
<td>CPU/WB/EX_WB_data_15_s4/I0</td>
</tr>
<tr>
<td>16.512</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>34</td>
<td>R18C47[0][A]</td>
<td style=" background: #97FFFF;">CPU/WB/EX_WB_data_15_s4/F</td>
</tr>
<tr>
<td>17.195</td>
<td>0.684</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C47[1][A]</td>
<td>CPU/WB/EX_WB_data_13_s1/I0</td>
</tr>
<tr>
<td>17.657</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R26C47[1][A]</td>
<td style=" background: #97FFFF;">CPU/WB/EX_WB_data_13_s1/F</td>
</tr>
<tr>
<td>17.831</td>
<td>0.174</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C47[0][B]</td>
<td>CPU/WB/EX_WB_data_13_s0/I0</td>
</tr>
<tr>
<td>18.386</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>4</td>
<td>R25C47[0][B]</td>
<td style=" background: #97FFFF;">CPU/WB/EX_WB_data_13_s0/F</td>
</tr>
<tr>
<td>19.493</td>
<td>1.107</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C50[1][B]</td>
<td>CPU/Reg/ID_RD_13_s/I2</td>
</tr>
<tr>
<td>20.063</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R14C50[1][B]</td>
<td style=" background: #97FFFF;">CPU/Reg/ID_RD_13_s/F</td>
</tr>
<tr>
<td>20.063</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C50[1][B]</td>
<td style=" font-weight:bold;">CPU/ID_EX/EX_RD_13_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>39.125</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>181</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>41.396</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C50[1][B]</td>
<td>CPU/ID_EX/EX_RD_13_s0/CLK</td>
</tr>
<tr>
<td>41.361</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R14C50[1][B]</td>
<td>CPU/ID_EX/EX_RD_13_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>18</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 47.897%; route: 2.271, 52.103%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 8.505, 54.158%; route: 6.967, 44.365%; tC2Q: 0.232, 1.477%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 47.897%; route: 2.271, 52.103%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>21.329</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>20.032</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>41.361</td>
</tr>
<tr>
<td class="label">From</td>
<td>CPU/ID_EX/EX_IMMop_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>CPU/ID_EX/EX_RS_7_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>181</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>4.359</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C46[2][A]</td>
<td>CPU/ID_EX/EX_IMMop_s0/CLK</td>
</tr>
<tr>
<td>4.591</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>38</td>
<td>R12C46[2][A]</td>
<td style=" font-weight:bold;">CPU/ID_EX/EX_IMMop_s0/Q</td>
</tr>
<tr>
<td>5.287</td>
<td>0.696</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C49[2][A]</td>
<td>CPU/EX/ALU_Bin_0_s0/I2</td>
</tr>
<tr>
<td>5.842</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>41</td>
<td>R11C49[2][A]</td>
<td style=" background: #97FFFF;">CPU/EX/ALU_Bin_0_s0/F</td>
</tr>
<tr>
<td>6.813</td>
<td>0.971</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C46[2][B]</td>
<td>CPU/EX/ALU/Bin_3_s2/I3</td>
</tr>
<tr>
<td>7.383</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>3</td>
<td>R8C46[2][B]</td>
<td style=" background: #97FFFF;">CPU/EX/ALU/Bin_3_s2/F</td>
</tr>
<tr>
<td>7.559</td>
<td>0.175</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C46[1][B]</td>
<td>CPU/EX/ALU/Bin_5_s1/I2</td>
</tr>
<tr>
<td>8.129</td>
<td>0.570</td>
<td>tINS</td>
<td>RR</td>
<td>5</td>
<td>R9C46[1][B]</td>
<td style=" background: #97FFFF;">CPU/EX/ALU/Bin_5_s1/F</td>
</tr>
<tr>
<td>8.304</td>
<td>0.175</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C45[0][B]</td>
<td>CPU/EX/ALU/Bin_8_s1/I2</td>
</tr>
<tr>
<td>8.853</td>
<td>0.549</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R9C45[0][B]</td>
<td style=" background: #97FFFF;">CPU/EX/ALU/Bin_8_s1/F</td>
</tr>
<tr>
<td>8.857</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C45[0][A]</td>
<td>CPU/EX/ALU/Bin_15_s2/I2</td>
</tr>
<tr>
<td>9.412</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R9C45[0][A]</td>
<td style=" background: #97FFFF;">CPU/EX/ALU/Bin_15_s2/F</td>
</tr>
<tr>
<td>10.073</td>
<td>0.662</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C50[3][A]</td>
<td>CPU/EX/ALU/Bin_14_s3/I0</td>
</tr>
<tr>
<td>10.622</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>3</td>
<td>R9C50[3][A]</td>
<td style=" background: #97FFFF;">CPU/EX/ALU/Bin_14_s3/F</td>
</tr>
<tr>
<td>10.798</td>
<td>0.175</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C51[3][A]</td>
<td>CPU/EX/ALU/Bin_12_s1/I2</td>
</tr>
<tr>
<td>11.353</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R9C51[3][A]</td>
<td style=" background: #97FFFF;">CPU/EX/ALU/Bin_12_s1/F</td>
</tr>
<tr>
<td>11.749</td>
<td>0.397</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C49[0][A]</td>
<td>CPU/EX/ALU/addOut_12_s/I1</td>
</tr>
<tr>
<td>12.120</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C49[0][A]</td>
<td style=" background: #97FFFF;">CPU/EX/ALU/addOut_12_s/COUT</td>
</tr>
<tr>
<td>12.120</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C49[0][B]</td>
<td>CPU/EX/ALU/addOut_13_s/CIN</td>
</tr>
<tr>
<td>12.590</td>
<td>0.470</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C49[0][B]</td>
<td style=" background: #97FFFF;">CPU/EX/ALU/addOut_13_s/SUM</td>
</tr>
<tr>
<td>12.987</td>
<td>0.397</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C49[0][A]</td>
<td>CPU/WB/EX_WB_data_13_s6/I0</td>
</tr>
<tr>
<td>13.449</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R11C49[0][A]</td>
<td style=" background: #97FFFF;">CPU/WB/EX_WB_data_13_s6/F</td>
</tr>
<tr>
<td>13.451</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C49[3][B]</td>
<td>CPU/WB/EX_WB_data_13_s4/I3</td>
</tr>
<tr>
<td>13.822</td>
<td>0.371</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R11C49[3][B]</td>
<td style=" background: #97FFFF;">CPU/WB/EX_WB_data_13_s4/F</td>
</tr>
<tr>
<td>14.239</td>
<td>0.418</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C48[3][B]</td>
<td>CPU/WB/EX_WB_data_15_s13/I3</td>
</tr>
<tr>
<td>14.692</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C48[3][B]</td>
<td style=" background: #97FFFF;">CPU/WB/EX_WB_data_15_s13/F</td>
</tr>
<tr>
<td>14.939</td>
<td>0.247</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C46[3][B]</td>
<td>CPU/WB/EX_WB_data_15_s9/I3</td>
</tr>
<tr>
<td>15.456</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C46[3][B]</td>
<td style=" background: #97FFFF;">CPU/WB/EX_WB_data_15_s9/F</td>
</tr>
<tr>
<td>16.141</td>
<td>0.684</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C47[0][A]</td>
<td>CPU/WB/EX_WB_data_15_s4/I0</td>
</tr>
<tr>
<td>16.512</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>34</td>
<td>R18C47[0][A]</td>
<td style=" background: #97FFFF;">CPU/WB/EX_WB_data_15_s4/F</td>
</tr>
<tr>
<td>17.195</td>
<td>0.684</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C47[3][B]</td>
<td>CPU/WB/EX_WB_data_7_s1/I2</td>
</tr>
<tr>
<td>17.744</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R29C47[3][B]</td>
<td style=" background: #97FFFF;">CPU/WB/EX_WB_data_7_s1/F</td>
</tr>
<tr>
<td>17.920</td>
<td>0.176</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C48[3][B]</td>
<td>CPU/WB/EX_WB_data_7_s0/I0</td>
</tr>
<tr>
<td>18.475</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>4</td>
<td>R29C48[3][B]</td>
<td style=" background: #97FFFF;">CPU/WB/EX_WB_data_7_s0/F</td>
</tr>
<tr>
<td>19.462</td>
<td>0.987</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C52[0][B]</td>
<td>CPU/Reg/ID_RS_7_s/I2</td>
</tr>
<tr>
<td>20.032</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R17C52[0][B]</td>
<td style=" background: #97FFFF;">CPU/Reg/ID_RS_7_s/F</td>
</tr>
<tr>
<td>20.032</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C52[0][B]</td>
<td style=" font-weight:bold;">CPU/ID_EX/EX_RS_7_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>39.125</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>181</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>41.396</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C52[0][B]</td>
<td>CPU/ID_EX/EX_RS_7_s0/CLK</td>
</tr>
<tr>
<td>41.361</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R17C52[0][B]</td>
<td>CPU/ID_EX/EX_RS_7_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>18</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 47.897%; route: 2.271, 52.103%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 8.592, 54.820%; route: 6.849, 43.699%; tC2Q: 0.232, 1.480%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 47.897%; route: 2.271, 52.103%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>21.331</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>20.030</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>41.361</td>
</tr>
<tr>
<td class="label">From</td>
<td>CPU/ID_EX/EX_IMMop_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>CPU/ID_EX/EX_RS_10_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>181</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>4.359</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C46[2][A]</td>
<td>CPU/ID_EX/EX_IMMop_s0/CLK</td>
</tr>
<tr>
<td>4.591</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>38</td>
<td>R12C46[2][A]</td>
<td style=" font-weight:bold;">CPU/ID_EX/EX_IMMop_s0/Q</td>
</tr>
<tr>
<td>5.287</td>
<td>0.696</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C49[2][A]</td>
<td>CPU/EX/ALU_Bin_0_s0/I2</td>
</tr>
<tr>
<td>5.842</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>41</td>
<td>R11C49[2][A]</td>
<td style=" background: #97FFFF;">CPU/EX/ALU_Bin_0_s0/F</td>
</tr>
<tr>
<td>6.813</td>
<td>0.971</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C46[2][B]</td>
<td>CPU/EX/ALU/Bin_3_s2/I3</td>
</tr>
<tr>
<td>7.383</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>3</td>
<td>R8C46[2][B]</td>
<td style=" background: #97FFFF;">CPU/EX/ALU/Bin_3_s2/F</td>
</tr>
<tr>
<td>7.559</td>
<td>0.175</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C46[1][B]</td>
<td>CPU/EX/ALU/Bin_5_s1/I2</td>
</tr>
<tr>
<td>8.129</td>
<td>0.570</td>
<td>tINS</td>
<td>RR</td>
<td>5</td>
<td>R9C46[1][B]</td>
<td style=" background: #97FFFF;">CPU/EX/ALU/Bin_5_s1/F</td>
</tr>
<tr>
<td>8.304</td>
<td>0.175</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C45[0][B]</td>
<td>CPU/EX/ALU/Bin_8_s1/I2</td>
</tr>
<tr>
<td>8.853</td>
<td>0.549</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R9C45[0][B]</td>
<td style=" background: #97FFFF;">CPU/EX/ALU/Bin_8_s1/F</td>
</tr>
<tr>
<td>8.857</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C45[0][A]</td>
<td>CPU/EX/ALU/Bin_15_s2/I2</td>
</tr>
<tr>
<td>9.412</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R9C45[0][A]</td>
<td style=" background: #97FFFF;">CPU/EX/ALU/Bin_15_s2/F</td>
</tr>
<tr>
<td>10.073</td>
<td>0.662</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C50[3][A]</td>
<td>CPU/EX/ALU/Bin_14_s3/I0</td>
</tr>
<tr>
<td>10.622</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>3</td>
<td>R9C50[3][A]</td>
<td style=" background: #97FFFF;">CPU/EX/ALU/Bin_14_s3/F</td>
</tr>
<tr>
<td>10.798</td>
<td>0.175</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C51[3][A]</td>
<td>CPU/EX/ALU/Bin_12_s1/I2</td>
</tr>
<tr>
<td>11.353</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R9C51[3][A]</td>
<td style=" background: #97FFFF;">CPU/EX/ALU/Bin_12_s1/F</td>
</tr>
<tr>
<td>11.749</td>
<td>0.397</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C49[0][A]</td>
<td>CPU/EX/ALU/addOut_12_s/I1</td>
</tr>
<tr>
<td>12.120</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C49[0][A]</td>
<td style=" background: #97FFFF;">CPU/EX/ALU/addOut_12_s/COUT</td>
</tr>
<tr>
<td>12.120</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C49[0][B]</td>
<td>CPU/EX/ALU/addOut_13_s/CIN</td>
</tr>
<tr>
<td>12.590</td>
<td>0.470</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C49[0][B]</td>
<td style=" background: #97FFFF;">CPU/EX/ALU/addOut_13_s/SUM</td>
</tr>
<tr>
<td>12.987</td>
<td>0.397</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C49[0][A]</td>
<td>CPU/WB/EX_WB_data_13_s6/I0</td>
</tr>
<tr>
<td>13.449</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R11C49[0][A]</td>
<td style=" background: #97FFFF;">CPU/WB/EX_WB_data_13_s6/F</td>
</tr>
<tr>
<td>13.451</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C49[3][B]</td>
<td>CPU/WB/EX_WB_data_13_s4/I3</td>
</tr>
<tr>
<td>13.822</td>
<td>0.371</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R11C49[3][B]</td>
<td style=" background: #97FFFF;">CPU/WB/EX_WB_data_13_s4/F</td>
</tr>
<tr>
<td>14.239</td>
<td>0.418</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C48[3][B]</td>
<td>CPU/WB/EX_WB_data_15_s13/I3</td>
</tr>
<tr>
<td>14.692</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C48[3][B]</td>
<td style=" background: #97FFFF;">CPU/WB/EX_WB_data_15_s13/F</td>
</tr>
<tr>
<td>14.939</td>
<td>0.247</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C46[3][B]</td>
<td>CPU/WB/EX_WB_data_15_s9/I3</td>
</tr>
<tr>
<td>15.456</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C46[3][B]</td>
<td style=" background: #97FFFF;">CPU/WB/EX_WB_data_15_s9/F</td>
</tr>
<tr>
<td>16.141</td>
<td>0.684</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C47[0][A]</td>
<td>CPU/WB/EX_WB_data_15_s4/I0</td>
</tr>
<tr>
<td>16.512</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>34</td>
<td>R18C47[0][A]</td>
<td style=" background: #97FFFF;">CPU/WB/EX_WB_data_15_s4/F</td>
</tr>
<tr>
<td>17.195</td>
<td>0.684</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C48[1][A]</td>
<td>CPU/WB/EX_WB_data_10_s1/I0</td>
</tr>
<tr>
<td>17.648</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R27C48[1][A]</td>
<td style=" background: #97FFFF;">CPU/WB/EX_WB_data_10_s1/F</td>
</tr>
<tr>
<td>18.216</td>
<td>0.567</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C49[1][A]</td>
<td>CPU/WB/EX_WB_data_10_s0/I0</td>
</tr>
<tr>
<td>18.771</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R26C49[1][A]</td>
<td style=" background: #97FFFF;">CPU/WB/EX_WB_data_10_s0/F</td>
</tr>
<tr>
<td>19.568</td>
<td>0.798</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C51[0][A]</td>
<td>CPU/Reg/ID_RS_10_s/I2</td>
</tr>
<tr>
<td>20.030</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R14C51[0][A]</td>
<td style=" background: #97FFFF;">CPU/Reg/ID_RS_10_s/F</td>
</tr>
<tr>
<td>20.030</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C51[0][A]</td>
<td style=" font-weight:bold;">CPU/ID_EX/EX_RS_10_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>39.125</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>181</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>41.396</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C51[0][A]</td>
<td>CPU/ID_EX/EX_RS_10_s0/CLK</td>
</tr>
<tr>
<td>41.361</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R14C51[0][A]</td>
<td>CPU/ID_EX/EX_RS_10_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>18</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 47.897%; route: 2.271, 52.103%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 8.388, 53.526%; route: 7.051, 44.994%; tC2Q: 0.232, 1.480%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 47.897%; route: 2.271, 52.103%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>21.331</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>20.030</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>41.361</td>
</tr>
<tr>
<td class="label">From</td>
<td>CPU/ID_EX/EX_IMMop_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>CPU/ID_EX/EX_RD_10_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>181</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>4.359</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C46[2][A]</td>
<td>CPU/ID_EX/EX_IMMop_s0/CLK</td>
</tr>
<tr>
<td>4.591</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>38</td>
<td>R12C46[2][A]</td>
<td style=" font-weight:bold;">CPU/ID_EX/EX_IMMop_s0/Q</td>
</tr>
<tr>
<td>5.287</td>
<td>0.696</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C49[2][A]</td>
<td>CPU/EX/ALU_Bin_0_s0/I2</td>
</tr>
<tr>
<td>5.842</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>41</td>
<td>R11C49[2][A]</td>
<td style=" background: #97FFFF;">CPU/EX/ALU_Bin_0_s0/F</td>
</tr>
<tr>
<td>6.813</td>
<td>0.971</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C46[2][B]</td>
<td>CPU/EX/ALU/Bin_3_s2/I3</td>
</tr>
<tr>
<td>7.383</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>3</td>
<td>R8C46[2][B]</td>
<td style=" background: #97FFFF;">CPU/EX/ALU/Bin_3_s2/F</td>
</tr>
<tr>
<td>7.559</td>
<td>0.175</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C46[1][B]</td>
<td>CPU/EX/ALU/Bin_5_s1/I2</td>
</tr>
<tr>
<td>8.129</td>
<td>0.570</td>
<td>tINS</td>
<td>RR</td>
<td>5</td>
<td>R9C46[1][B]</td>
<td style=" background: #97FFFF;">CPU/EX/ALU/Bin_5_s1/F</td>
</tr>
<tr>
<td>8.304</td>
<td>0.175</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C45[0][B]</td>
<td>CPU/EX/ALU/Bin_8_s1/I2</td>
</tr>
<tr>
<td>8.853</td>
<td>0.549</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R9C45[0][B]</td>
<td style=" background: #97FFFF;">CPU/EX/ALU/Bin_8_s1/F</td>
</tr>
<tr>
<td>8.857</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C45[0][A]</td>
<td>CPU/EX/ALU/Bin_15_s2/I2</td>
</tr>
<tr>
<td>9.412</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R9C45[0][A]</td>
<td style=" background: #97FFFF;">CPU/EX/ALU/Bin_15_s2/F</td>
</tr>
<tr>
<td>10.073</td>
<td>0.662</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C50[3][A]</td>
<td>CPU/EX/ALU/Bin_14_s3/I0</td>
</tr>
<tr>
<td>10.622</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>3</td>
<td>R9C50[3][A]</td>
<td style=" background: #97FFFF;">CPU/EX/ALU/Bin_14_s3/F</td>
</tr>
<tr>
<td>10.798</td>
<td>0.175</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C51[3][A]</td>
<td>CPU/EX/ALU/Bin_12_s1/I2</td>
</tr>
<tr>
<td>11.353</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R9C51[3][A]</td>
<td style=" background: #97FFFF;">CPU/EX/ALU/Bin_12_s1/F</td>
</tr>
<tr>
<td>11.749</td>
<td>0.397</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C49[0][A]</td>
<td>CPU/EX/ALU/addOut_12_s/I1</td>
</tr>
<tr>
<td>12.120</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C49[0][A]</td>
<td style=" background: #97FFFF;">CPU/EX/ALU/addOut_12_s/COUT</td>
</tr>
<tr>
<td>12.120</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C49[0][B]</td>
<td>CPU/EX/ALU/addOut_13_s/CIN</td>
</tr>
<tr>
<td>12.590</td>
<td>0.470</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C49[0][B]</td>
<td style=" background: #97FFFF;">CPU/EX/ALU/addOut_13_s/SUM</td>
</tr>
<tr>
<td>12.987</td>
<td>0.397</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C49[0][A]</td>
<td>CPU/WB/EX_WB_data_13_s6/I0</td>
</tr>
<tr>
<td>13.449</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R11C49[0][A]</td>
<td style=" background: #97FFFF;">CPU/WB/EX_WB_data_13_s6/F</td>
</tr>
<tr>
<td>13.451</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C49[3][B]</td>
<td>CPU/WB/EX_WB_data_13_s4/I3</td>
</tr>
<tr>
<td>13.822</td>
<td>0.371</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R11C49[3][B]</td>
<td style=" background: #97FFFF;">CPU/WB/EX_WB_data_13_s4/F</td>
</tr>
<tr>
<td>14.239</td>
<td>0.418</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C48[3][B]</td>
<td>CPU/WB/EX_WB_data_15_s13/I3</td>
</tr>
<tr>
<td>14.692</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C48[3][B]</td>
<td style=" background: #97FFFF;">CPU/WB/EX_WB_data_15_s13/F</td>
</tr>
<tr>
<td>14.939</td>
<td>0.247</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C46[3][B]</td>
<td>CPU/WB/EX_WB_data_15_s9/I3</td>
</tr>
<tr>
<td>15.456</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C46[3][B]</td>
<td style=" background: #97FFFF;">CPU/WB/EX_WB_data_15_s9/F</td>
</tr>
<tr>
<td>16.141</td>
<td>0.684</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C47[0][A]</td>
<td>CPU/WB/EX_WB_data_15_s4/I0</td>
</tr>
<tr>
<td>16.512</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>34</td>
<td>R18C47[0][A]</td>
<td style=" background: #97FFFF;">CPU/WB/EX_WB_data_15_s4/F</td>
</tr>
<tr>
<td>17.195</td>
<td>0.684</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C48[1][A]</td>
<td>CPU/WB/EX_WB_data_10_s1/I0</td>
</tr>
<tr>
<td>17.648</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R27C48[1][A]</td>
<td style=" background: #97FFFF;">CPU/WB/EX_WB_data_10_s1/F</td>
</tr>
<tr>
<td>18.216</td>
<td>0.567</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C49[1][A]</td>
<td>CPU/WB/EX_WB_data_10_s0/I0</td>
</tr>
<tr>
<td>18.771</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R26C49[1][A]</td>
<td style=" background: #97FFFF;">CPU/WB/EX_WB_data_10_s0/F</td>
</tr>
<tr>
<td>19.568</td>
<td>0.798</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C50[0][A]</td>
<td>CPU/Reg/ID_RD_10_s/I2</td>
</tr>
<tr>
<td>20.030</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R14C50[0][A]</td>
<td style=" background: #97FFFF;">CPU/Reg/ID_RD_10_s/F</td>
</tr>
<tr>
<td>20.030</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C50[0][A]</td>
<td style=" font-weight:bold;">CPU/ID_EX/EX_RD_10_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>39.125</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>181</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>41.396</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C50[0][A]</td>
<td>CPU/ID_EX/EX_RD_10_s0/CLK</td>
</tr>
<tr>
<td>41.361</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R14C50[0][A]</td>
<td>CPU/ID_EX/EX_RD_10_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>18</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 47.897%; route: 2.271, 52.103%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 8.388, 53.526%; route: 7.051, 44.994%; tC2Q: 0.232, 1.480%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 47.897%; route: 2.271, 52.103%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>21.356</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>20.005</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>41.361</td>
</tr>
<tr>
<td class="label">From</td>
<td>CPU/ID_EX/EX_IMMop_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>CPU/ID_EX/EX_RS_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>181</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>4.359</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C46[2][A]</td>
<td>CPU/ID_EX/EX_IMMop_s0/CLK</td>
</tr>
<tr>
<td>4.591</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>38</td>
<td>R12C46[2][A]</td>
<td style=" font-weight:bold;">CPU/ID_EX/EX_IMMop_s0/Q</td>
</tr>
<tr>
<td>5.287</td>
<td>0.696</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C49[2][A]</td>
<td>CPU/EX/ALU_Bin_0_s0/I2</td>
</tr>
<tr>
<td>5.842</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>41</td>
<td>R11C49[2][A]</td>
<td style=" background: #97FFFF;">CPU/EX/ALU_Bin_0_s0/F</td>
</tr>
<tr>
<td>6.813</td>
<td>0.971</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C46[2][B]</td>
<td>CPU/EX/ALU/Bin_3_s2/I3</td>
</tr>
<tr>
<td>7.383</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>3</td>
<td>R8C46[2][B]</td>
<td style=" background: #97FFFF;">CPU/EX/ALU/Bin_3_s2/F</td>
</tr>
<tr>
<td>7.559</td>
<td>0.175</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C46[1][B]</td>
<td>CPU/EX/ALU/Bin_5_s1/I2</td>
</tr>
<tr>
<td>8.129</td>
<td>0.570</td>
<td>tINS</td>
<td>RR</td>
<td>5</td>
<td>R9C46[1][B]</td>
<td style=" background: #97FFFF;">CPU/EX/ALU/Bin_5_s1/F</td>
</tr>
<tr>
<td>8.304</td>
<td>0.175</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C45[0][B]</td>
<td>CPU/EX/ALU/Bin_8_s1/I2</td>
</tr>
<tr>
<td>8.853</td>
<td>0.549</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R9C45[0][B]</td>
<td style=" background: #97FFFF;">CPU/EX/ALU/Bin_8_s1/F</td>
</tr>
<tr>
<td>8.857</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C45[0][A]</td>
<td>CPU/EX/ALU/Bin_15_s2/I2</td>
</tr>
<tr>
<td>9.412</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R9C45[0][A]</td>
<td style=" background: #97FFFF;">CPU/EX/ALU/Bin_15_s2/F</td>
</tr>
<tr>
<td>10.073</td>
<td>0.662</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C50[3][A]</td>
<td>CPU/EX/ALU/Bin_14_s3/I0</td>
</tr>
<tr>
<td>10.622</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>3</td>
<td>R9C50[3][A]</td>
<td style=" background: #97FFFF;">CPU/EX/ALU/Bin_14_s3/F</td>
</tr>
<tr>
<td>10.798</td>
<td>0.175</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C51[3][A]</td>
<td>CPU/EX/ALU/Bin_12_s1/I2</td>
</tr>
<tr>
<td>11.353</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R9C51[3][A]</td>
<td style=" background: #97FFFF;">CPU/EX/ALU/Bin_12_s1/F</td>
</tr>
<tr>
<td>11.749</td>
<td>0.397</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C49[0][A]</td>
<td>CPU/EX/ALU/addOut_12_s/I1</td>
</tr>
<tr>
<td>12.120</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C49[0][A]</td>
<td style=" background: #97FFFF;">CPU/EX/ALU/addOut_12_s/COUT</td>
</tr>
<tr>
<td>12.120</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C49[0][B]</td>
<td>CPU/EX/ALU/addOut_13_s/CIN</td>
</tr>
<tr>
<td>12.590</td>
<td>0.470</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C49[0][B]</td>
<td style=" background: #97FFFF;">CPU/EX/ALU/addOut_13_s/SUM</td>
</tr>
<tr>
<td>12.987</td>
<td>0.397</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C49[0][A]</td>
<td>CPU/WB/EX_WB_data_13_s6/I0</td>
</tr>
<tr>
<td>13.449</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R11C49[0][A]</td>
<td style=" background: #97FFFF;">CPU/WB/EX_WB_data_13_s6/F</td>
</tr>
<tr>
<td>13.451</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C49[3][B]</td>
<td>CPU/WB/EX_WB_data_13_s4/I3</td>
</tr>
<tr>
<td>13.822</td>
<td>0.371</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R11C49[3][B]</td>
<td style=" background: #97FFFF;">CPU/WB/EX_WB_data_13_s4/F</td>
</tr>
<tr>
<td>14.239</td>
<td>0.418</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C48[3][B]</td>
<td>CPU/WB/EX_WB_data_15_s13/I3</td>
</tr>
<tr>
<td>14.692</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C48[3][B]</td>
<td style=" background: #97FFFF;">CPU/WB/EX_WB_data_15_s13/F</td>
</tr>
<tr>
<td>14.939</td>
<td>0.247</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C46[3][B]</td>
<td>CPU/WB/EX_WB_data_15_s9/I3</td>
</tr>
<tr>
<td>15.456</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C46[3][B]</td>
<td style=" background: #97FFFF;">CPU/WB/EX_WB_data_15_s9/F</td>
</tr>
<tr>
<td>16.141</td>
<td>0.684</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C47[0][A]</td>
<td>CPU/WB/EX_WB_data_15_s4/I0</td>
</tr>
<tr>
<td>16.512</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>34</td>
<td>R18C47[0][A]</td>
<td style=" background: #97FFFF;">CPU/WB/EX_WB_data_15_s4/F</td>
</tr>
<tr>
<td>17.288</td>
<td>0.777</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C52[0][A]</td>
<td>CPU/WB/EX_WB_data_0_s2/I2</td>
</tr>
<tr>
<td>17.741</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R29C52[0][A]</td>
<td style=" background: #97FFFF;">CPU/WB/EX_WB_data_0_s2/F</td>
</tr>
<tr>
<td>18.385</td>
<td>0.644</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C50[0][B]</td>
<td>CPU/WB/EX_WB_data_0_s0/I1</td>
</tr>
<tr>
<td>18.940</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R27C50[0][B]</td>
<td style=" background: #97FFFF;">CPU/WB/EX_WB_data_0_s0/F</td>
</tr>
<tr>
<td>19.634</td>
<td>0.694</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C48[2][A]</td>
<td>CPU/Reg/ID_RS_0_s/I2</td>
</tr>
<tr>
<td>20.005</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R18C48[2][A]</td>
<td style=" background: #97FFFF;">CPU/Reg/ID_RS_0_s/F</td>
</tr>
<tr>
<td>20.005</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C48[2][A]</td>
<td style=" font-weight:bold;">CPU/ID_EX/EX_RS_0_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>39.125</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>181</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>41.396</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C48[2][A]</td>
<td>CPU/ID_EX/EX_RS_0_s0/CLK</td>
</tr>
<tr>
<td>41.361</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R18C48[2][A]</td>
<td>CPU/ID_EX/EX_RS_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>18</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 47.897%; route: 2.271, 52.103%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 8.297, 53.030%; route: 7.117, 45.488%; tC2Q: 0.232, 1.483%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 47.897%; route: 2.271, 52.103%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>21.356</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>20.005</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>41.361</td>
</tr>
<tr>
<td class="label">From</td>
<td>CPU/ID_EX/EX_IMMop_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>CPU/ID_EX/EX_RD_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>181</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>4.359</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C46[2][A]</td>
<td>CPU/ID_EX/EX_IMMop_s0/CLK</td>
</tr>
<tr>
<td>4.591</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>38</td>
<td>R12C46[2][A]</td>
<td style=" font-weight:bold;">CPU/ID_EX/EX_IMMop_s0/Q</td>
</tr>
<tr>
<td>5.287</td>
<td>0.696</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C49[2][A]</td>
<td>CPU/EX/ALU_Bin_0_s0/I2</td>
</tr>
<tr>
<td>5.842</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>41</td>
<td>R11C49[2][A]</td>
<td style=" background: #97FFFF;">CPU/EX/ALU_Bin_0_s0/F</td>
</tr>
<tr>
<td>6.813</td>
<td>0.971</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C46[2][B]</td>
<td>CPU/EX/ALU/Bin_3_s2/I3</td>
</tr>
<tr>
<td>7.383</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>3</td>
<td>R8C46[2][B]</td>
<td style=" background: #97FFFF;">CPU/EX/ALU/Bin_3_s2/F</td>
</tr>
<tr>
<td>7.559</td>
<td>0.175</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C46[1][B]</td>
<td>CPU/EX/ALU/Bin_5_s1/I2</td>
</tr>
<tr>
<td>8.129</td>
<td>0.570</td>
<td>tINS</td>
<td>RR</td>
<td>5</td>
<td>R9C46[1][B]</td>
<td style=" background: #97FFFF;">CPU/EX/ALU/Bin_5_s1/F</td>
</tr>
<tr>
<td>8.304</td>
<td>0.175</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C45[0][B]</td>
<td>CPU/EX/ALU/Bin_8_s1/I2</td>
</tr>
<tr>
<td>8.853</td>
<td>0.549</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R9C45[0][B]</td>
<td style=" background: #97FFFF;">CPU/EX/ALU/Bin_8_s1/F</td>
</tr>
<tr>
<td>8.857</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C45[0][A]</td>
<td>CPU/EX/ALU/Bin_15_s2/I2</td>
</tr>
<tr>
<td>9.412</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R9C45[0][A]</td>
<td style=" background: #97FFFF;">CPU/EX/ALU/Bin_15_s2/F</td>
</tr>
<tr>
<td>10.073</td>
<td>0.662</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C50[3][A]</td>
<td>CPU/EX/ALU/Bin_14_s3/I0</td>
</tr>
<tr>
<td>10.622</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>3</td>
<td>R9C50[3][A]</td>
<td style=" background: #97FFFF;">CPU/EX/ALU/Bin_14_s3/F</td>
</tr>
<tr>
<td>10.798</td>
<td>0.175</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C51[3][A]</td>
<td>CPU/EX/ALU/Bin_12_s1/I2</td>
</tr>
<tr>
<td>11.353</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R9C51[3][A]</td>
<td style=" background: #97FFFF;">CPU/EX/ALU/Bin_12_s1/F</td>
</tr>
<tr>
<td>11.749</td>
<td>0.397</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C49[0][A]</td>
<td>CPU/EX/ALU/addOut_12_s/I1</td>
</tr>
<tr>
<td>12.120</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C49[0][A]</td>
<td style=" background: #97FFFF;">CPU/EX/ALU/addOut_12_s/COUT</td>
</tr>
<tr>
<td>12.120</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C49[0][B]</td>
<td>CPU/EX/ALU/addOut_13_s/CIN</td>
</tr>
<tr>
<td>12.590</td>
<td>0.470</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C49[0][B]</td>
<td style=" background: #97FFFF;">CPU/EX/ALU/addOut_13_s/SUM</td>
</tr>
<tr>
<td>12.987</td>
<td>0.397</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C49[0][A]</td>
<td>CPU/WB/EX_WB_data_13_s6/I0</td>
</tr>
<tr>
<td>13.449</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R11C49[0][A]</td>
<td style=" background: #97FFFF;">CPU/WB/EX_WB_data_13_s6/F</td>
</tr>
<tr>
<td>13.451</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C49[3][B]</td>
<td>CPU/WB/EX_WB_data_13_s4/I3</td>
</tr>
<tr>
<td>13.822</td>
<td>0.371</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R11C49[3][B]</td>
<td style=" background: #97FFFF;">CPU/WB/EX_WB_data_13_s4/F</td>
</tr>
<tr>
<td>14.239</td>
<td>0.418</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C48[3][B]</td>
<td>CPU/WB/EX_WB_data_15_s13/I3</td>
</tr>
<tr>
<td>14.692</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C48[3][B]</td>
<td style=" background: #97FFFF;">CPU/WB/EX_WB_data_15_s13/F</td>
</tr>
<tr>
<td>14.939</td>
<td>0.247</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C46[3][B]</td>
<td>CPU/WB/EX_WB_data_15_s9/I3</td>
</tr>
<tr>
<td>15.456</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C46[3][B]</td>
<td style=" background: #97FFFF;">CPU/WB/EX_WB_data_15_s9/F</td>
</tr>
<tr>
<td>16.141</td>
<td>0.684</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C47[0][A]</td>
<td>CPU/WB/EX_WB_data_15_s4/I0</td>
</tr>
<tr>
<td>16.512</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>34</td>
<td>R18C47[0][A]</td>
<td style=" background: #97FFFF;">CPU/WB/EX_WB_data_15_s4/F</td>
</tr>
<tr>
<td>17.288</td>
<td>0.777</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C52[0][A]</td>
<td>CPU/WB/EX_WB_data_0_s2/I2</td>
</tr>
<tr>
<td>17.741</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R29C52[0][A]</td>
<td style=" background: #97FFFF;">CPU/WB/EX_WB_data_0_s2/F</td>
</tr>
<tr>
<td>18.385</td>
<td>0.644</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C50[0][B]</td>
<td>CPU/WB/EX_WB_data_0_s0/I1</td>
</tr>
<tr>
<td>18.940</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R27C50[0][B]</td>
<td style=" background: #97FFFF;">CPU/WB/EX_WB_data_0_s0/F</td>
</tr>
<tr>
<td>19.634</td>
<td>0.694</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C48[2][B]</td>
<td>CPU/Reg/ID_RD_0_s/I2</td>
</tr>
<tr>
<td>20.005</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R18C48[2][B]</td>
<td style=" background: #97FFFF;">CPU/Reg/ID_RD_0_s/F</td>
</tr>
<tr>
<td>20.005</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C48[2][B]</td>
<td style=" font-weight:bold;">CPU/ID_EX/EX_RD_0_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>39.125</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>181</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>41.396</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C48[2][B]</td>
<td>CPU/ID_EX/EX_RD_0_s0/CLK</td>
</tr>
<tr>
<td>41.361</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R18C48[2][B]</td>
<td>CPU/ID_EX/EX_RD_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>18</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 47.897%; route: 2.271, 52.103%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 8.297, 53.030%; route: 7.117, 45.488%; tC2Q: 0.232, 1.483%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 47.897%; route: 2.271, 52.103%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>21.368</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>19.994</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>41.361</td>
</tr>
<tr>
<td class="label">From</td>
<td>CPU/ID_EX/EX_IMMop_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>CPU/ID_EX/EX_RS_9_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>181</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>4.359</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C46[2][A]</td>
<td>CPU/ID_EX/EX_IMMop_s0/CLK</td>
</tr>
<tr>
<td>4.591</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>38</td>
<td>R12C46[2][A]</td>
<td style=" font-weight:bold;">CPU/ID_EX/EX_IMMop_s0/Q</td>
</tr>
<tr>
<td>5.287</td>
<td>0.696</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C49[2][A]</td>
<td>CPU/EX/ALU_Bin_0_s0/I2</td>
</tr>
<tr>
<td>5.842</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>41</td>
<td>R11C49[2][A]</td>
<td style=" background: #97FFFF;">CPU/EX/ALU_Bin_0_s0/F</td>
</tr>
<tr>
<td>6.813</td>
<td>0.971</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C46[2][B]</td>
<td>CPU/EX/ALU/Bin_3_s2/I3</td>
</tr>
<tr>
<td>7.383</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>3</td>
<td>R8C46[2][B]</td>
<td style=" background: #97FFFF;">CPU/EX/ALU/Bin_3_s2/F</td>
</tr>
<tr>
<td>7.559</td>
<td>0.175</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C46[1][B]</td>
<td>CPU/EX/ALU/Bin_5_s1/I2</td>
</tr>
<tr>
<td>8.129</td>
<td>0.570</td>
<td>tINS</td>
<td>RR</td>
<td>5</td>
<td>R9C46[1][B]</td>
<td style=" background: #97FFFF;">CPU/EX/ALU/Bin_5_s1/F</td>
</tr>
<tr>
<td>8.304</td>
<td>0.175</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C45[0][B]</td>
<td>CPU/EX/ALU/Bin_8_s1/I2</td>
</tr>
<tr>
<td>8.853</td>
<td>0.549</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R9C45[0][B]</td>
<td style=" background: #97FFFF;">CPU/EX/ALU/Bin_8_s1/F</td>
</tr>
<tr>
<td>8.857</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C45[0][A]</td>
<td>CPU/EX/ALU/Bin_15_s2/I2</td>
</tr>
<tr>
<td>9.412</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R9C45[0][A]</td>
<td style=" background: #97FFFF;">CPU/EX/ALU/Bin_15_s2/F</td>
</tr>
<tr>
<td>10.073</td>
<td>0.662</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C50[3][A]</td>
<td>CPU/EX/ALU/Bin_14_s3/I0</td>
</tr>
<tr>
<td>10.622</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>3</td>
<td>R9C50[3][A]</td>
<td style=" background: #97FFFF;">CPU/EX/ALU/Bin_14_s3/F</td>
</tr>
<tr>
<td>10.798</td>
<td>0.175</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C51[3][A]</td>
<td>CPU/EX/ALU/Bin_12_s1/I2</td>
</tr>
<tr>
<td>11.353</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R9C51[3][A]</td>
<td style=" background: #97FFFF;">CPU/EX/ALU/Bin_12_s1/F</td>
</tr>
<tr>
<td>11.749</td>
<td>0.397</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C49[0][A]</td>
<td>CPU/EX/ALU/addOut_12_s/I1</td>
</tr>
<tr>
<td>12.120</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C49[0][A]</td>
<td style=" background: #97FFFF;">CPU/EX/ALU/addOut_12_s/COUT</td>
</tr>
<tr>
<td>12.120</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C49[0][B]</td>
<td>CPU/EX/ALU/addOut_13_s/CIN</td>
</tr>
<tr>
<td>12.590</td>
<td>0.470</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C49[0][B]</td>
<td style=" background: #97FFFF;">CPU/EX/ALU/addOut_13_s/SUM</td>
</tr>
<tr>
<td>12.987</td>
<td>0.397</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C49[0][A]</td>
<td>CPU/WB/EX_WB_data_13_s6/I0</td>
</tr>
<tr>
<td>13.449</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R11C49[0][A]</td>
<td style=" background: #97FFFF;">CPU/WB/EX_WB_data_13_s6/F</td>
</tr>
<tr>
<td>13.451</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C49[3][B]</td>
<td>CPU/WB/EX_WB_data_13_s4/I3</td>
</tr>
<tr>
<td>13.822</td>
<td>0.371</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R11C49[3][B]</td>
<td style=" background: #97FFFF;">CPU/WB/EX_WB_data_13_s4/F</td>
</tr>
<tr>
<td>14.239</td>
<td>0.418</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C48[3][B]</td>
<td>CPU/WB/EX_WB_data_15_s13/I3</td>
</tr>
<tr>
<td>14.692</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C48[3][B]</td>
<td style=" background: #97FFFF;">CPU/WB/EX_WB_data_15_s13/F</td>
</tr>
<tr>
<td>14.939</td>
<td>0.247</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C46[3][B]</td>
<td>CPU/WB/EX_WB_data_15_s9/I3</td>
</tr>
<tr>
<td>15.456</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C46[3][B]</td>
<td style=" background: #97FFFF;">CPU/WB/EX_WB_data_15_s9/F</td>
</tr>
<tr>
<td>16.141</td>
<td>0.684</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C47[0][A]</td>
<td>CPU/WB/EX_WB_data_15_s4/I0</td>
</tr>
<tr>
<td>16.512</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>34</td>
<td>R18C47[0][A]</td>
<td style=" background: #97FFFF;">CPU/WB/EX_WB_data_15_s4/F</td>
</tr>
<tr>
<td>17.211</td>
<td>0.699</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C47[0][B]</td>
<td>CPU/WB/EX_WB_data_9_s2/I0</td>
</tr>
<tr>
<td>17.728</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R27C47[0][B]</td>
<td style=" background: #97FFFF;">CPU/WB/EX_WB_data_9_s2/F</td>
</tr>
<tr>
<td>18.145</td>
<td>0.418</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C48[3][A]</td>
<td>CPU/WB/EX_WB_data_9_s0/I1</td>
</tr>
<tr>
<td>18.662</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R25C48[3][A]</td>
<td style=" background: #97FFFF;">CPU/WB/EX_WB_data_9_s0/F</td>
</tr>
<tr>
<td>19.532</td>
<td>0.869</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C49[0][A]</td>
<td>CPU/Reg/ID_RS_9_s/I2</td>
</tr>
<tr>
<td>19.994</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R14C49[0][A]</td>
<td style=" background: #97FFFF;">CPU/Reg/ID_RS_9_s/F</td>
</tr>
<tr>
<td>19.994</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C49[0][A]</td>
<td style=" font-weight:bold;">CPU/ID_EX/EX_RS_9_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>39.125</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>181</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>41.396</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C49[0][A]</td>
<td>CPU/ID_EX/EX_RS_9_s0/CLK</td>
</tr>
<tr>
<td>41.361</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R14C49[0][A]</td>
<td>CPU/ID_EX/EX_RS_9_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>18</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 47.897%; route: 2.271, 52.103%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 8.414, 53.817%; route: 6.988, 44.699%; tC2Q: 0.232, 1.484%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 47.897%; route: 2.271, 52.103%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>21.395</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>19.967</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>41.361</td>
</tr>
<tr>
<td class="label">From</td>
<td>CPU/ID_EX/EX_IMMop_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>CPU/ID_EX/EX_RS_6_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>181</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>4.359</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C46[2][A]</td>
<td>CPU/ID_EX/EX_IMMop_s0/CLK</td>
</tr>
<tr>
<td>4.591</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>38</td>
<td>R12C46[2][A]</td>
<td style=" font-weight:bold;">CPU/ID_EX/EX_IMMop_s0/Q</td>
</tr>
<tr>
<td>5.287</td>
<td>0.696</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C49[2][A]</td>
<td>CPU/EX/ALU_Bin_0_s0/I2</td>
</tr>
<tr>
<td>5.842</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>41</td>
<td>R11C49[2][A]</td>
<td style=" background: #97FFFF;">CPU/EX/ALU_Bin_0_s0/F</td>
</tr>
<tr>
<td>6.813</td>
<td>0.971</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C46[2][B]</td>
<td>CPU/EX/ALU/Bin_3_s2/I3</td>
</tr>
<tr>
<td>7.383</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>3</td>
<td>R8C46[2][B]</td>
<td style=" background: #97FFFF;">CPU/EX/ALU/Bin_3_s2/F</td>
</tr>
<tr>
<td>7.559</td>
<td>0.175</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C46[1][B]</td>
<td>CPU/EX/ALU/Bin_5_s1/I2</td>
</tr>
<tr>
<td>8.129</td>
<td>0.570</td>
<td>tINS</td>
<td>RR</td>
<td>5</td>
<td>R9C46[1][B]</td>
<td style=" background: #97FFFF;">CPU/EX/ALU/Bin_5_s1/F</td>
</tr>
<tr>
<td>8.304</td>
<td>0.175</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C45[0][B]</td>
<td>CPU/EX/ALU/Bin_8_s1/I2</td>
</tr>
<tr>
<td>8.853</td>
<td>0.549</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R9C45[0][B]</td>
<td style=" background: #97FFFF;">CPU/EX/ALU/Bin_8_s1/F</td>
</tr>
<tr>
<td>8.857</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C45[0][A]</td>
<td>CPU/EX/ALU/Bin_15_s2/I2</td>
</tr>
<tr>
<td>9.412</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R9C45[0][A]</td>
<td style=" background: #97FFFF;">CPU/EX/ALU/Bin_15_s2/F</td>
</tr>
<tr>
<td>10.073</td>
<td>0.662</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C50[3][A]</td>
<td>CPU/EX/ALU/Bin_14_s3/I0</td>
</tr>
<tr>
<td>10.622</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>3</td>
<td>R9C50[3][A]</td>
<td style=" background: #97FFFF;">CPU/EX/ALU/Bin_14_s3/F</td>
</tr>
<tr>
<td>10.798</td>
<td>0.175</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C51[3][A]</td>
<td>CPU/EX/ALU/Bin_12_s1/I2</td>
</tr>
<tr>
<td>11.353</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R9C51[3][A]</td>
<td style=" background: #97FFFF;">CPU/EX/ALU/Bin_12_s1/F</td>
</tr>
<tr>
<td>11.749</td>
<td>0.397</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C49[0][A]</td>
<td>CPU/EX/ALU/addOut_12_s/I1</td>
</tr>
<tr>
<td>12.120</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C49[0][A]</td>
<td style=" background: #97FFFF;">CPU/EX/ALU/addOut_12_s/COUT</td>
</tr>
<tr>
<td>12.120</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C49[0][B]</td>
<td>CPU/EX/ALU/addOut_13_s/CIN</td>
</tr>
<tr>
<td>12.590</td>
<td>0.470</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C49[0][B]</td>
<td style=" background: #97FFFF;">CPU/EX/ALU/addOut_13_s/SUM</td>
</tr>
<tr>
<td>12.987</td>
<td>0.397</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C49[0][A]</td>
<td>CPU/WB/EX_WB_data_13_s6/I0</td>
</tr>
<tr>
<td>13.449</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R11C49[0][A]</td>
<td style=" background: #97FFFF;">CPU/WB/EX_WB_data_13_s6/F</td>
</tr>
<tr>
<td>13.451</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C49[3][B]</td>
<td>CPU/WB/EX_WB_data_13_s4/I3</td>
</tr>
<tr>
<td>13.822</td>
<td>0.371</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R11C49[3][B]</td>
<td style=" background: #97FFFF;">CPU/WB/EX_WB_data_13_s4/F</td>
</tr>
<tr>
<td>14.239</td>
<td>0.418</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C48[3][B]</td>
<td>CPU/WB/EX_WB_data_15_s13/I3</td>
</tr>
<tr>
<td>14.692</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C48[3][B]</td>
<td style=" background: #97FFFF;">CPU/WB/EX_WB_data_15_s13/F</td>
</tr>
<tr>
<td>14.939</td>
<td>0.247</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C46[3][B]</td>
<td>CPU/WB/EX_WB_data_15_s9/I3</td>
</tr>
<tr>
<td>15.456</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C46[3][B]</td>
<td style=" background: #97FFFF;">CPU/WB/EX_WB_data_15_s9/F</td>
</tr>
<tr>
<td>16.141</td>
<td>0.684</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C47[0][A]</td>
<td>CPU/WB/EX_WB_data_15_s4/I0</td>
</tr>
<tr>
<td>16.512</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>34</td>
<td>R18C47[0][A]</td>
<td style=" background: #97FFFF;">CPU/WB/EX_WB_data_15_s4/F</td>
</tr>
<tr>
<td>17.294</td>
<td>0.782</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C51[3][A]</td>
<td>CPU/WB/EX_WB_data_6_s1/I2</td>
</tr>
<tr>
<td>17.747</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R29C51[3][A]</td>
<td style=" background: #97FFFF;">CPU/WB/EX_WB_data_6_s1/F</td>
</tr>
<tr>
<td>18.166</td>
<td>0.419</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C48[2][B]</td>
<td>CPU/WB/EX_WB_data_6_s0/I0</td>
</tr>
<tr>
<td>18.537</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R29C48[2][B]</td>
<td style=" background: #97FFFF;">CPU/WB/EX_WB_data_6_s0/F</td>
</tr>
<tr>
<td>19.505</td>
<td>0.968</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C51[0][B]</td>
<td>CPU/Reg/ID_RS_6_s/I2</td>
</tr>
<tr>
<td>19.967</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R17C51[0][B]</td>
<td style=" background: #97FFFF;">CPU/Reg/ID_RS_6_s/F</td>
</tr>
<tr>
<td>19.967</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C51[0][B]</td>
<td style=" font-weight:bold;">CPU/ID_EX/EX_RS_6_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>39.125</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>181</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>41.396</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C51[0][B]</td>
<td>CPU/ID_EX/EX_RS_6_s0/CLK</td>
</tr>
<tr>
<td>41.361</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R17C51[0][B]</td>
<td>CPU/ID_EX/EX_RS_6_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>18</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 47.897%; route: 2.271, 52.103%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 8.204, 52.565%; route: 7.171, 45.949%; tC2Q: 0.232, 1.486%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 47.897%; route: 2.271, 52.103%</td>
</tr>
</table>
<h3><a name="Hold_Analysis">Hold Analysis Report</a></h3>
<h4>Report Command:report_timing -hold -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.425</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.340</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.914</td>
</tr>
<tr>
<td class="label">From</td>
<td>BUS/UART/u_uart_recv/clk_cnt_6_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>BUS/UART/u_uart_recv/clk_cnt_6_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>181</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.903</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C52[1][A]</td>
<td>BUS/UART/u_uart_recv/clk_cnt_6_s0/CLK</td>
</tr>
<tr>
<td>3.105</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R34C52[1][A]</td>
<td style=" font-weight:bold;">BUS/UART/u_uart_recv/clk_cnt_6_s0/Q</td>
</tr>
<tr>
<td>3.108</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C52[1][A]</td>
<td>BUS/UART/u_uart_recv/n77_s1/I2</td>
</tr>
<tr>
<td>3.340</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R34C52[1][A]</td>
<td style=" background: #97FFFF;">BUS/UART/u_uart_recv/n77_s1/F</td>
</tr>
<tr>
<td>3.340</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R34C52[1][A]</td>
<td style=" font-weight:bold;">BUS/UART/u_uart_recv/clk_cnt_6_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>181</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.903</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C52[1][A]</td>
<td>BUS/UART/u_uart_recv/clk_cnt_6_s0/CLK</td>
</tr>
<tr>
<td>2.914</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R34C52[1][A]</td>
<td>BUS/UART/u_uart_recv/clk_cnt_6_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 47.946%; route: 1.511, 52.054%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 53.157%; route: 0.002, 0.560%; tC2Q: 0.202, 46.283%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 47.946%; route: 1.511, 52.054%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.427</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.341</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.914</td>
</tr>
<tr>
<td class="label">From</td>
<td>BUS/UART/u_uart_recv/clk_cnt_4_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>BUS/UART/u_uart_recv/clk_cnt_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>181</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.903</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C52[1][A]</td>
<td>BUS/UART/u_uart_recv/clk_cnt_4_s0/CLK</td>
</tr>
<tr>
<td>3.105</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>5</td>
<td>R33C52[1][A]</td>
<td style=" font-weight:bold;">BUS/UART/u_uart_recv/clk_cnt_4_s0/Q</td>
</tr>
<tr>
<td>3.109</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C52[1][A]</td>
<td>BUS/UART/u_uart_recv/n79_s1/I2</td>
</tr>
<tr>
<td>3.341</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R33C52[1][A]</td>
<td style=" background: #97FFFF;">BUS/UART/u_uart_recv/n79_s1/F</td>
</tr>
<tr>
<td>3.341</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R33C52[1][A]</td>
<td style=" font-weight:bold;">BUS/UART/u_uart_recv/clk_cnt_4_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>181</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.903</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C52[1][A]</td>
<td>BUS/UART/u_uart_recv/clk_cnt_4_s0/CLK</td>
</tr>
<tr>
<td>2.914</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R33C52[1][A]</td>
<td>BUS/UART/u_uart_recv/clk_cnt_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 47.946%; route: 1.511, 52.054%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 53.008%; route: 0.004, 0.838%; tC2Q: 0.202, 46.154%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 47.946%; route: 1.511, 52.054%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.427</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.341</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.914</td>
</tr>
<tr>
<td class="label">From</td>
<td>BUS/UART/u_uart_send/tx_cnt_2_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>BUS/UART/u_uart_send/tx_cnt_2_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>181</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.903</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C48[0][A]</td>
<td>BUS/UART/u_uart_send/tx_cnt_2_s1/CLK</td>
</tr>
<tr>
<td>3.105</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>5</td>
<td>R35C48[0][A]</td>
<td style=" font-weight:bold;">BUS/UART/u_uart_send/tx_cnt_2_s1/Q</td>
</tr>
<tr>
<td>3.109</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C48[0][A]</td>
<td>BUS/UART/u_uart_send/n136_s1/I2</td>
</tr>
<tr>
<td>3.341</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R35C48[0][A]</td>
<td style=" background: #97FFFF;">BUS/UART/u_uart_send/n136_s1/F</td>
</tr>
<tr>
<td>3.341</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R35C48[0][A]</td>
<td style=" font-weight:bold;">BUS/UART/u_uart_send/tx_cnt_2_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>181</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.903</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C48[0][A]</td>
<td>BUS/UART/u_uart_send/tx_cnt_2_s1/CLK</td>
</tr>
<tr>
<td>2.914</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R35C48[0][A]</td>
<td>BUS/UART/u_uart_send/tx_cnt_2_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 47.946%; route: 1.511, 52.054%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 53.008%; route: 0.004, 0.838%; tC2Q: 0.202, 46.154%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 47.946%; route: 1.511, 52.054%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.427</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.341</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.914</td>
</tr>
<tr>
<td class="label">From</td>
<td>BUS/UART/u_uart_send/clk_cnt_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>BUS/UART/u_uart_send/clk_cnt_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>181</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.903</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C48[1][A]</td>
<td>BUS/UART/u_uart_send/clk_cnt_0_s0/CLK</td>
</tr>
<tr>
<td>3.105</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>7</td>
<td>R33C48[1][A]</td>
<td style=" font-weight:bold;">BUS/UART/u_uart_send/clk_cnt_0_s0/Q</td>
</tr>
<tr>
<td>3.109</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C48[1][A]</td>
<td>BUS/UART/u_uart_send/n104_s7/I0</td>
</tr>
<tr>
<td>3.341</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R33C48[1][A]</td>
<td style=" background: #97FFFF;">BUS/UART/u_uart_send/n104_s7/F</td>
</tr>
<tr>
<td>3.341</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R33C48[1][A]</td>
<td style=" font-weight:bold;">BUS/UART/u_uart_send/clk_cnt_0_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>181</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.903</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C48[1][A]</td>
<td>BUS/UART/u_uart_send/clk_cnt_0_s0/CLK</td>
</tr>
<tr>
<td>2.914</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R33C48[1][A]</td>
<td>BUS/UART/u_uart_send/clk_cnt_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 47.946%; route: 1.511, 52.054%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 53.008%; route: 0.004, 0.838%; tC2Q: 0.202, 46.154%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 47.946%; route: 1.511, 52.054%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.427</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.341</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.914</td>
</tr>
<tr>
<td class="label">From</td>
<td>BUS/UART/u_uart_send/clk_cnt_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>BUS/UART/u_uart_send/clk_cnt_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>181</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.903</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C49[0][A]</td>
<td>BUS/UART/u_uart_send/clk_cnt_2_s0/CLK</td>
</tr>
<tr>
<td>3.105</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>R33C49[0][A]</td>
<td style=" font-weight:bold;">BUS/UART/u_uart_send/clk_cnt_2_s0/Q</td>
</tr>
<tr>
<td>3.109</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C49[0][A]</td>
<td>BUS/UART/u_uart_send/n102_s1/I2</td>
</tr>
<tr>
<td>3.341</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R33C49[0][A]</td>
<td style=" background: #97FFFF;">BUS/UART/u_uart_send/n102_s1/F</td>
</tr>
<tr>
<td>3.341</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R33C49[0][A]</td>
<td style=" font-weight:bold;">BUS/UART/u_uart_send/clk_cnt_2_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>181</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.903</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C49[0][A]</td>
<td>BUS/UART/u_uart_send/clk_cnt_2_s0/CLK</td>
</tr>
<tr>
<td>2.914</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R33C49[0][A]</td>
<td>BUS/UART/u_uart_send/clk_cnt_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 47.946%; route: 1.511, 52.054%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 53.008%; route: 0.004, 0.838%; tC2Q: 0.202, 46.154%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 47.946%; route: 1.511, 52.054%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.427</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.341</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.914</td>
</tr>
<tr>
<td class="label">From</td>
<td>CPU/IF/pc_1_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>CPU/IF/pc_1_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>181</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.903</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C48[1][A]</td>
<td>CPU/IF/pc_1_s1/CLK</td>
</tr>
<tr>
<td>3.105</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>1028</td>
<td>R4C48[1][A]</td>
<td style=" font-weight:bold;">CPU/IF/pc_1_s1/Q</td>
</tr>
<tr>
<td>3.109</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C48[1][A]</td>
<td>CPU/IF/n41_s0/I2</td>
</tr>
<tr>
<td>3.341</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R4C48[1][A]</td>
<td style=" background: #97FFFF;">CPU/IF/n41_s0/F</td>
</tr>
<tr>
<td>3.341</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C48[1][A]</td>
<td style=" font-weight:bold;">CPU/IF/pc_1_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>181</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.903</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C48[1][A]</td>
<td>CPU/IF/pc_1_s1/CLK</td>
</tr>
<tr>
<td>2.914</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R4C48[1][A]</td>
<td>CPU/IF/pc_1_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 47.946%; route: 1.511, 52.054%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 53.008%; route: 0.004, 0.838%; tC2Q: 0.202, 46.154%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 47.946%; route: 1.511, 52.054%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.427</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.341</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.914</td>
</tr>
<tr>
<td class="label">From</td>
<td>CPU/IF/pc_2_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>CPU/IF/pc_2_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>181</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.903</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C47[0][A]</td>
<td>CPU/IF/pc_2_s1/CLK</td>
</tr>
<tr>
<td>3.105</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>1027</td>
<td>R4C47[0][A]</td>
<td style=" font-weight:bold;">CPU/IF/pc_2_s1/Q</td>
</tr>
<tr>
<td>3.109</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C47[0][A]</td>
<td>CPU/IF/n40_s0/I2</td>
</tr>
<tr>
<td>3.341</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R4C47[0][A]</td>
<td style=" background: #97FFFF;">CPU/IF/n40_s0/F</td>
</tr>
<tr>
<td>3.341</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C47[0][A]</td>
<td style=" font-weight:bold;">CPU/IF/pc_2_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>181</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.903</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C47[0][A]</td>
<td>CPU/IF/pc_2_s1/CLK</td>
</tr>
<tr>
<td>2.914</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R4C47[0][A]</td>
<td>CPU/IF/pc_2_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 47.946%; route: 1.511, 52.054%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 53.008%; route: 0.004, 0.838%; tC2Q: 0.202, 46.154%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 47.946%; route: 1.511, 52.054%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.427</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.341</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.914</td>
</tr>
<tr>
<td class="label">From</td>
<td>CPU/IF/pc_4_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>CPU/IF/pc_4_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>181</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.903</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C48[0][A]</td>
<td>CPU/IF/pc_4_s1/CLK</td>
</tr>
<tr>
<td>3.105</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>516</td>
<td>R4C48[0][A]</td>
<td style=" font-weight:bold;">CPU/IF/pc_4_s1/Q</td>
</tr>
<tr>
<td>3.109</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C48[0][A]</td>
<td>CPU/IF/n38_s0/I1</td>
</tr>
<tr>
<td>3.341</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R4C48[0][A]</td>
<td style=" background: #97FFFF;">CPU/IF/n38_s0/F</td>
</tr>
<tr>
<td>3.341</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C48[0][A]</td>
<td style=" font-weight:bold;">CPU/IF/pc_4_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>181</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.903</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C48[0][A]</td>
<td>CPU/IF/pc_4_s1/CLK</td>
</tr>
<tr>
<td>2.914</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R4C48[0][A]</td>
<td>CPU/IF/pc_4_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 47.946%; route: 1.511, 52.054%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 53.008%; route: 0.004, 0.838%; tC2Q: 0.202, 46.154%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 47.946%; route: 1.511, 52.054%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.427</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.341</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.914</td>
</tr>
<tr>
<td class="label">From</td>
<td>CPU/IF/pc_6_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>CPU/IF/pc_6_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>181</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.903</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C51[1][A]</td>
<td>CPU/IF/pc_6_s1/CLK</td>
</tr>
<tr>
<td>3.105</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>130</td>
<td>R4C51[1][A]</td>
<td style=" font-weight:bold;">CPU/IF/pc_6_s1/Q</td>
</tr>
<tr>
<td>3.109</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C51[1][A]</td>
<td>CPU/IF/n36_s0/I2</td>
</tr>
<tr>
<td>3.341</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R4C51[1][A]</td>
<td style=" background: #97FFFF;">CPU/IF/n36_s0/F</td>
</tr>
<tr>
<td>3.341</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C51[1][A]</td>
<td style=" font-weight:bold;">CPU/IF/pc_6_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>181</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.903</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C51[1][A]</td>
<td>CPU/IF/pc_6_s1/CLK</td>
</tr>
<tr>
<td>2.914</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R4C51[1][A]</td>
<td>CPU/IF/pc_6_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 47.946%; route: 1.511, 52.054%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 53.008%; route: 0.004, 0.838%; tC2Q: 0.202, 46.154%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 47.946%; route: 1.511, 52.054%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.428</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.342</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.914</td>
</tr>
<tr>
<td class="label">From</td>
<td>BUS/UART/u_uart_recv/clk_cnt_5_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>BUS/UART/u_uart_recv/clk_cnt_5_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>181</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.903</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C52[0][A]</td>
<td>BUS/UART/u_uart_recv/clk_cnt_5_s0/CLK</td>
</tr>
<tr>
<td>3.105</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>R34C52[0][A]</td>
<td style=" font-weight:bold;">BUS/UART/u_uart_recv/clk_cnt_5_s0/Q</td>
</tr>
<tr>
<td>3.110</td>
<td>0.005</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C52[0][A]</td>
<td>BUS/UART/u_uart_recv/n78_s3/I0</td>
</tr>
<tr>
<td>3.342</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R34C52[0][A]</td>
<td style=" background: #97FFFF;">BUS/UART/u_uart_recv/n78_s3/F</td>
</tr>
<tr>
<td>3.342</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R34C52[0][A]</td>
<td style=" font-weight:bold;">BUS/UART/u_uart_recv/clk_cnt_5_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>181</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.903</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C52[0][A]</td>
<td>BUS/UART/u_uart_recv/clk_cnt_5_s0/CLK</td>
</tr>
<tr>
<td>2.914</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R34C52[0][A]</td>
<td>BUS/UART/u_uart_recv/clk_cnt_5_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 47.946%; route: 1.511, 52.054%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 52.861%; route: 0.005, 1.114%; tC2Q: 0.202, 46.025%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 47.946%; route: 1.511, 52.054%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.428</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.342</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.914</td>
</tr>
<tr>
<td class="label">From</td>
<td>BUS/UART/u_uart_send/clk_cnt_5_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>BUS/UART/u_uart_send/clk_cnt_5_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>181</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.903</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C48[0][A]</td>
<td>BUS/UART/u_uart_send/clk_cnt_5_s0/CLK</td>
</tr>
<tr>
<td>3.105</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>5</td>
<td>R33C48[0][A]</td>
<td style=" font-weight:bold;">BUS/UART/u_uart_send/clk_cnt_5_s0/Q</td>
</tr>
<tr>
<td>3.110</td>
<td>0.005</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C48[0][A]</td>
<td>BUS/UART/u_uart_send/n99_s1/I1</td>
</tr>
<tr>
<td>3.342</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R33C48[0][A]</td>
<td style=" background: #97FFFF;">BUS/UART/u_uart_send/n99_s1/F</td>
</tr>
<tr>
<td>3.342</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R33C48[0][A]</td>
<td style=" font-weight:bold;">BUS/UART/u_uart_send/clk_cnt_5_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>181</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.903</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C48[0][A]</td>
<td>BUS/UART/u_uart_send/clk_cnt_5_s0/CLK</td>
</tr>
<tr>
<td>2.914</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R33C48[0][A]</td>
<td>BUS/UART/u_uart_send/clk_cnt_5_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 47.946%; route: 1.511, 52.054%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 52.861%; route: 0.005, 1.114%; tC2Q: 0.202, 46.025%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 47.946%; route: 1.511, 52.054%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.428</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.342</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.914</td>
</tr>
<tr>
<td class="label">From</td>
<td>CPU/IF/pc_9_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>CPU/IF/pc_9_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>181</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.903</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C52[0][A]</td>
<td>CPU/IF/pc_9_s1/CLK</td>
</tr>
<tr>
<td>3.105</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>17</td>
<td>R8C52[0][A]</td>
<td style=" font-weight:bold;">CPU/IF/pc_9_s1/Q</td>
</tr>
<tr>
<td>3.110</td>
<td>0.005</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C52[0][A]</td>
<td>CPU/IF/n33_s2/I1</td>
</tr>
<tr>
<td>3.342</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R8C52[0][A]</td>
<td style=" background: #97FFFF;">CPU/IF/n33_s2/F</td>
</tr>
<tr>
<td>3.342</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C52[0][A]</td>
<td style=" font-weight:bold;">CPU/IF/pc_9_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>181</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.903</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C52[0][A]</td>
<td>CPU/IF/pc_9_s1/CLK</td>
</tr>
<tr>
<td>2.914</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R8C52[0][A]</td>
<td>CPU/IF/pc_9_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 47.946%; route: 1.511, 52.054%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 52.861%; route: 0.005, 1.114%; tC2Q: 0.202, 46.025%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 47.946%; route: 1.511, 52.054%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.429</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.343</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.914</td>
</tr>
<tr>
<td class="label">From</td>
<td>BUS/UART/u_uart_send/tx_cnt_0_s3</td>
</tr>
<tr>
<td class="label">To</td>
<td>BUS/UART/u_uart_send/tx_cnt_0_s3</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>181</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.903</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C48[1][A]</td>
<td>BUS/UART/u_uart_send/tx_cnt_0_s3/CLK</td>
</tr>
<tr>
<td>3.105</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>10</td>
<td>R35C48[1][A]</td>
<td style=" font-weight:bold;">BUS/UART/u_uart_send/tx_cnt_0_s3/Q</td>
</tr>
<tr>
<td>3.111</td>
<td>0.006</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C48[1][A]</td>
<td>BUS/UART/u_uart_send/n138_s4/I2</td>
</tr>
<tr>
<td>3.343</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R35C48[1][A]</td>
<td style=" background: #97FFFF;">BUS/UART/u_uart_send/n138_s4/F</td>
</tr>
<tr>
<td>3.343</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R35C48[1][A]</td>
<td style=" font-weight:bold;">BUS/UART/u_uart_send/tx_cnt_0_s3/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>181</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.903</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C48[1][A]</td>
<td>BUS/UART/u_uart_send/tx_cnt_0_s3/CLK</td>
</tr>
<tr>
<td>2.914</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R35C48[1][A]</td>
<td>BUS/UART/u_uart_send/tx_cnt_0_s3</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 47.946%; route: 1.511, 52.054%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 52.714%; route: 0.006, 1.389%; tC2Q: 0.202, 45.898%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 47.946%; route: 1.511, 52.054%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.429</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.343</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.914</td>
</tr>
<tr>
<td class="label">From</td>
<td>CPU/IF/pc_8_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>CPU/IF/pc_8_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>181</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.903</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C52[0][A]</td>
<td>CPU/IF/pc_8_s1/CLK</td>
</tr>
<tr>
<td>3.105</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>34</td>
<td>R4C52[0][A]</td>
<td style=" font-weight:bold;">CPU/IF/pc_8_s1/Q</td>
</tr>
<tr>
<td>3.111</td>
<td>0.006</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C52[0][A]</td>
<td>CPU/IF/n34_s2/I2</td>
</tr>
<tr>
<td>3.343</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R4C52[0][A]</td>
<td style=" background: #97FFFF;">CPU/IF/n34_s2/F</td>
</tr>
<tr>
<td>3.343</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C52[0][A]</td>
<td style=" font-weight:bold;">CPU/IF/pc_8_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>181</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.903</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C52[0][A]</td>
<td>CPU/IF/pc_8_s1/CLK</td>
</tr>
<tr>
<td>2.914</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R4C52[0][A]</td>
<td>CPU/IF/pc_8_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 47.946%; route: 1.511, 52.054%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 52.714%; route: 0.006, 1.389%; tC2Q: 0.202, 45.898%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 47.946%; route: 1.511, 52.054%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.430</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.345</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.914</td>
</tr>
<tr>
<td class="label">From</td>
<td>BUS/UART/u_uart_recv/rx_cnt_0_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>BUS/UART/u_uart_recv/rx_cnt_0_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>181</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.903</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C50[0][A]</td>
<td>BUS/UART/u_uart_recv/rx_cnt_0_s1/CLK</td>
</tr>
<tr>
<td>3.105</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>13</td>
<td>R34C50[0][A]</td>
<td style=" font-weight:bold;">BUS/UART/u_uart_recv/rx_cnt_0_s1/Q</td>
</tr>
<tr>
<td>3.113</td>
<td>0.007</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C50[0][A]</td>
<td>BUS/UART/u_uart_recv/n117_s2/I0</td>
</tr>
<tr>
<td>3.345</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R34C50[0][A]</td>
<td style=" background: #97FFFF;">BUS/UART/u_uart_recv/n117_s2/F</td>
</tr>
<tr>
<td>3.345</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R34C50[0][A]</td>
<td style=" font-weight:bold;">BUS/UART/u_uart_recv/rx_cnt_0_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>181</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.903</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C50[0][A]</td>
<td>BUS/UART/u_uart_recv/rx_cnt_0_s1/CLK</td>
</tr>
<tr>
<td>2.914</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R34C50[0][A]</td>
<td>BUS/UART/u_uart_recv/rx_cnt_0_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 47.946%; route: 1.511, 52.054%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 52.568%; route: 0.007, 1.662%; tC2Q: 0.202, 45.770%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 47.946%; route: 1.511, 52.054%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.430</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.345</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.914</td>
</tr>
<tr>
<td class="label">From</td>
<td>BUS/UART/u_uart_recv/rx_cnt_3_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>BUS/UART/u_uart_recv/rx_cnt_3_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>181</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.903</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C51[0][A]</td>
<td>BUS/UART/u_uart_recv/rx_cnt_3_s1/CLK</td>
</tr>
<tr>
<td>3.105</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>7</td>
<td>R33C51[0][A]</td>
<td style=" font-weight:bold;">BUS/UART/u_uart_recv/rx_cnt_3_s1/Q</td>
</tr>
<tr>
<td>3.113</td>
<td>0.007</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C51[0][A]</td>
<td>BUS/UART/u_uart_recv/n114_s1/I1</td>
</tr>
<tr>
<td>3.345</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R33C51[0][A]</td>
<td style=" background: #97FFFF;">BUS/UART/u_uart_recv/n114_s1/F</td>
</tr>
<tr>
<td>3.345</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R33C51[0][A]</td>
<td style=" font-weight:bold;">BUS/UART/u_uart_recv/rx_cnt_3_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>181</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.903</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C51[0][A]</td>
<td>BUS/UART/u_uart_recv/rx_cnt_3_s1/CLK</td>
</tr>
<tr>
<td>2.914</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R33C51[0][A]</td>
<td>BUS/UART/u_uart_recv/rx_cnt_3_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 47.946%; route: 1.511, 52.054%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 52.568%; route: 0.007, 1.662%; tC2Q: 0.202, 45.770%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 47.946%; route: 1.511, 52.054%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.451</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.364</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.913</td>
</tr>
<tr>
<td class="label">From</td>
<td>CPU/Reg/last_rd_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>CPU/Reg/rf[0]_rf[0]_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>181</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.903</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C46[1][B]</td>
<td>CPU/Reg/last_rd_2_s0/CLK</td>
</tr>
<tr>
<td>3.105</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>18</td>
<td>R23C46[1][B]</td>
<td style=" font-weight:bold;">CPU/Reg/last_rd_2_s0/Q</td>
</tr>
<tr>
<td>3.364</td>
<td>0.259</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C48</td>
<td style=" font-weight:bold;">CPU/Reg/rf[0]_rf[0]_0_0_s/WAD[2]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>181</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.903</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C48</td>
<td>CPU/Reg/rf[0]_rf[0]_0_0_s/CLK</td>
</tr>
<tr>
<td>2.913</td>
<td>0.010</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R23C48</td>
<td>CPU/Reg/rf[0]_rf[0]_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 47.946%; route: 1.511, 52.054%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.259, 56.179%; tC2Q: 0.202, 43.821%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 47.946%; route: 1.511, 52.054%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.453</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.367</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.913</td>
</tr>
<tr>
<td class="label">From</td>
<td>CPU/Reg/last_rd_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>CPU/Reg/rf[0]_rf[0]_0_1_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>181</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.903</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C46[0][A]</td>
<td>CPU/Reg/last_rd_0_s0/CLK</td>
</tr>
<tr>
<td>3.105</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>18</td>
<td>R24C46[0][A]</td>
<td style=" font-weight:bold;">CPU/Reg/last_rd_0_s0/Q</td>
</tr>
<tr>
<td>3.367</td>
<td>0.261</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C48</td>
<td style=" font-weight:bold;">CPU/Reg/rf[0]_rf[0]_0_1_s/WAD[0]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>181</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.903</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C48</td>
<td>CPU/Reg/rf[0]_rf[0]_0_1_s/CLK</td>
</tr>
<tr>
<td>2.913</td>
<td>0.010</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R24C48</td>
<td>CPU/Reg/rf[0]_rf[0]_0_1_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 47.946%; route: 1.511, 52.054%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.261, 56.410%; tC2Q: 0.202, 43.590%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 47.946%; route: 1.511, 52.054%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.463</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.377</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.913</td>
</tr>
<tr>
<td class="label">From</td>
<td>CPU/Reg/last_rd_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>CPU/Reg/rf[0]_rf[0]_0_1_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>181</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.903</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C46[1][B]</td>
<td>CPU/Reg/last_rd_2_s0/CLK</td>
</tr>
<tr>
<td>3.105</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>18</td>
<td>R23C46[1][B]</td>
<td style=" font-weight:bold;">CPU/Reg/last_rd_2_s0/Q</td>
</tr>
<tr>
<td>3.377</td>
<td>0.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C48</td>
<td style=" font-weight:bold;">CPU/Reg/rf[0]_rf[0]_0_1_s/WAD[2]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>181</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.903</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C48</td>
<td>CPU/Reg/rf[0]_rf[0]_0_1_s/CLK</td>
</tr>
<tr>
<td>2.913</td>
<td>0.010</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R24C48</td>
<td>CPU/Reg/rf[0]_rf[0]_0_1_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 47.946%; route: 1.511, 52.054%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.271, 57.324%; tC2Q: 0.202, 42.676%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 47.946%; route: 1.511, 52.054%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.465</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.378</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.913</td>
</tr>
<tr>
<td class="label">From</td>
<td>CPU/Reg/last_rd_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>CPU/Reg/rf[0]_rf[0]_0_3_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>181</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.903</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C46[0][A]</td>
<td>CPU/Reg/last_rd_0_s0/CLK</td>
</tr>
<tr>
<td>3.105</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>18</td>
<td>R24C46[0][A]</td>
<td style=" font-weight:bold;">CPU/Reg/last_rd_0_s0/Q</td>
</tr>
<tr>
<td>3.378</td>
<td>0.273</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C49</td>
<td style=" font-weight:bold;">CPU/Reg/rf[0]_rf[0]_0_3_s/WAD[0]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>181</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.903</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C49</td>
<td>CPU/Reg/rf[0]_rf[0]_0_3_s/CLK</td>
</tr>
<tr>
<td>2.913</td>
<td>0.010</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R24C49</td>
<td>CPU/Reg/rf[0]_rf[0]_0_3_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 47.946%; route: 1.511, 52.054%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.273, 57.439%; tC2Q: 0.202, 42.561%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 47.946%; route: 1.511, 52.054%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.465</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.378</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.913</td>
</tr>
<tr>
<td class="label">From</td>
<td>CPU/Reg/last_rd_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>CPU/Reg/rf[0]_rf[0]_0_2_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>181</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.903</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C46[1][B]</td>
<td>CPU/Reg/last_rd_2_s0/CLK</td>
</tr>
<tr>
<td>3.105</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>18</td>
<td>R23C46[1][B]</td>
<td style=" font-weight:bold;">CPU/Reg/last_rd_2_s0/Q</td>
</tr>
<tr>
<td>3.378</td>
<td>0.273</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C49</td>
<td style=" font-weight:bold;">CPU/Reg/rf[0]_rf[0]_0_2_s/WAD[2]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>181</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.903</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C49</td>
<td>CPU/Reg/rf[0]_rf[0]_0_2_s/CLK</td>
</tr>
<tr>
<td>2.913</td>
<td>0.010</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R23C49</td>
<td>CPU/Reg/rf[0]_rf[0]_0_2_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 47.946%; route: 1.511, 52.054%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.273, 57.489%; tC2Q: 0.202, 42.511%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 47.946%; route: 1.511, 52.054%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.466</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.379</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.913</td>
</tr>
<tr>
<td class="label">From</td>
<td>CPU/Reg/last_rd_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>CPU/Reg/rf[0]_rf[0]_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>181</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.903</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C46[0][A]</td>
<td>CPU/Reg/last_rd_0_s0/CLK</td>
</tr>
<tr>
<td>3.105</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>18</td>
<td>R24C46[0][A]</td>
<td style=" font-weight:bold;">CPU/Reg/last_rd_0_s0/Q</td>
</tr>
<tr>
<td>3.379</td>
<td>0.274</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C48</td>
<td style=" font-weight:bold;">CPU/Reg/rf[0]_rf[0]_0_0_s/WAD[0]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>181</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.903</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C48</td>
<td>CPU/Reg/rf[0]_rf[0]_0_0_s/CLK</td>
</tr>
<tr>
<td>2.913</td>
<td>0.010</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R23C48</td>
<td>CPU/Reg/rf[0]_rf[0]_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 47.946%; route: 1.511, 52.054%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.274, 57.543%; tC2Q: 0.202, 42.457%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 47.946%; route: 1.511, 52.054%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.483</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.398</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.914</td>
</tr>
<tr>
<td class="label">From</td>
<td>BUS/UART/u_uart_recv/clk_cnt_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>BUS/UART/u_uart_recv/clk_cnt_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>181</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.903</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C50[2][A]</td>
<td>BUS/UART/u_uart_recv/clk_cnt_0_s0/CLK</td>
</tr>
<tr>
<td>3.105</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>6</td>
<td>R34C50[2][A]</td>
<td style=" font-weight:bold;">BUS/UART/u_uart_recv/clk_cnt_0_s0/Q</td>
</tr>
<tr>
<td>3.108</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C50[2][A]</td>
<td>BUS/UART/u_uart_recv/n83_s8/I0</td>
</tr>
<tr>
<td>3.398</td>
<td>0.290</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R34C50[2][A]</td>
<td style=" background: #97FFFF;">BUS/UART/u_uart_recv/n83_s8/F</td>
</tr>
<tr>
<td>3.398</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R34C50[2][A]</td>
<td style=" font-weight:bold;">BUS/UART/u_uart_recv/clk_cnt_0_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>181</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.903</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C50[2][A]</td>
<td>BUS/UART/u_uart_recv/clk_cnt_0_s0/CLK</td>
</tr>
<tr>
<td>2.914</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R34C50[2][A]</td>
<td>BUS/UART/u_uart_recv/clk_cnt_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 47.946%; route: 1.511, 52.054%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.290, 58.652%; route: 0.002, 0.494%; tC2Q: 0.202, 40.854%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 47.946%; route: 1.511, 52.054%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.483</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.398</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.914</td>
</tr>
<tr>
<td class="label">From</td>
<td>BUS/UART/u_uart_send/clk_cnt_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>BUS/UART/u_uart_send/clk_cnt_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>181</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.903</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C48[2][A]</td>
<td>BUS/UART/u_uart_send/clk_cnt_1_s0/CLK</td>
</tr>
<tr>
<td>3.105</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>5</td>
<td>R34C48[2][A]</td>
<td style=" font-weight:bold;">BUS/UART/u_uart_send/clk_cnt_1_s0/Q</td>
</tr>
<tr>
<td>3.108</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C48[2][A]</td>
<td>BUS/UART/u_uart_send/n103_s1/I1</td>
</tr>
<tr>
<td>3.398</td>
<td>0.290</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R34C48[2][A]</td>
<td style=" background: #97FFFF;">BUS/UART/u_uart_send/n103_s1/F</td>
</tr>
<tr>
<td>3.398</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R34C48[2][A]</td>
<td style=" font-weight:bold;">BUS/UART/u_uart_send/clk_cnt_1_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>181</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.903</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C48[2][A]</td>
<td>BUS/UART/u_uart_send/clk_cnt_1_s0/CLK</td>
</tr>
<tr>
<td>2.914</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R34C48[2][A]</td>
<td>BUS/UART/u_uart_send/clk_cnt_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 47.946%; route: 1.511, 52.054%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.290, 58.652%; route: 0.002, 0.494%; tC2Q: 0.202, 40.854%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 47.946%; route: 1.511, 52.054%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.486</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.400</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.914</td>
</tr>
<tr>
<td class="label">From</td>
<td>BUS/UART/u_uart_recv/clk_cnt_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>BUS/UART/u_uart_recv/clk_cnt_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>181</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.903</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R32C52[2][A]</td>
<td>BUS/UART/u_uart_recv/clk_cnt_3_s0/CLK</td>
</tr>
<tr>
<td>3.105</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>6</td>
<td>R32C52[2][A]</td>
<td style=" font-weight:bold;">BUS/UART/u_uart_recv/clk_cnt_3_s0/Q</td>
</tr>
<tr>
<td>3.110</td>
<td>0.005</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R32C52[2][A]</td>
<td>BUS/UART/u_uart_recv/n80_s3/I0</td>
</tr>
<tr>
<td>3.400</td>
<td>0.290</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R32C52[2][A]</td>
<td style=" background: #97FFFF;">BUS/UART/u_uart_recv/n80_s3/F</td>
</tr>
<tr>
<td>3.400</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R32C52[2][A]</td>
<td style=" font-weight:bold;">BUS/UART/u_uart_recv/clk_cnt_3_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>181</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.903</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R32C52[2][A]</td>
<td>BUS/UART/u_uart_recv/clk_cnt_3_s0/CLK</td>
</tr>
<tr>
<td>2.914</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R32C52[2][A]</td>
<td>BUS/UART/u_uart_recv/clk_cnt_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 47.946%; route: 1.511, 52.054%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.290, 58.363%; route: 0.005, 0.984%; tC2Q: 0.202, 40.653%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 47.946%; route: 1.511, 52.054%</td>
</tr>
</table>
<h3><a name="Recovery_Analysis">Recovery Analysis Report</a></h3>
<h4>Report Command:report_timing -recovery -max_paths 25 -max_common_paths 1</h4>
<h4>No recovery paths to report!</h4>
<h3><a name="Removal_Analysis">Removal Analysis Report</a></h3>
<h4>Report Command:report_timing -removal -max_paths 25 -max_common_paths 1</h4>
<h4>No removal paths to report!</h4>
<h2><a name="Minimum_Pulse_Width_Report">Minimum Pulse Width Report:</a></h2>
<h4>Report Command:report_min_pulse_width -nworst 10 -detail</h4>
<h3>MPW1</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>15.833</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>16.833</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>CPU/IF/pc_9_s1</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>20.832</td>
<td>2.314</td>
<td>tINS</td>
<td>FF</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>23.107</td>
<td>2.274</td>
<td>tNET</td>
<td>FF</td>
<td>CPU/IF/pc_9_s1/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>38.429</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>39.940</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>CPU/IF/pc_9_s1/CLK</td>
</tr>
</table>
<h3>MPW2</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>15.833</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>16.833</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>CPU/IF/pc_7_s1</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>20.832</td>
<td>2.314</td>
<td>tINS</td>
<td>FF</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>23.107</td>
<td>2.274</td>
<td>tNET</td>
<td>FF</td>
<td>CPU/IF/pc_7_s1/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>38.429</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>39.940</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>CPU/IF/pc_7_s1/CLK</td>
</tr>
</table>
<h3>MPW3</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>15.833</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>16.833</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>CPU/IF/pc_3_s1</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>20.832</td>
<td>2.314</td>
<td>tINS</td>
<td>FF</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>23.107</td>
<td>2.274</td>
<td>tNET</td>
<td>FF</td>
<td>CPU/IF/pc_3_s1/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>38.429</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>39.940</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>CPU/IF/pc_3_s1/CLK</td>
</tr>
</table>
<h3>MPW4</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>15.833</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>16.833</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>CPU/IF_ID/ID_inst_data_10_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>20.832</td>
<td>2.314</td>
<td>tINS</td>
<td>FF</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>23.107</td>
<td>2.274</td>
<td>tNET</td>
<td>FF</td>
<td>CPU/IF_ID/ID_inst_data_10_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>38.429</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>39.940</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>CPU/IF_ID/ID_inst_data_10_s0/CLK</td>
</tr>
</table>
<h3>MPW5</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>15.833</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>16.833</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>CPU/Reg/rf[0]_ER_CL_s29</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>20.832</td>
<td>2.314</td>
<td>tINS</td>
<td>FF</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>23.107</td>
<td>2.274</td>
<td>tNET</td>
<td>FF</td>
<td>CPU/Reg/rf[0]_ER_CL_s29/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>38.429</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>39.940</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>CPU/Reg/rf[0]_ER_CL_s29/CLK</td>
</tr>
</table>
<h3>MPW6</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>15.833</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>16.833</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>CPU/ID_EX/EX_RS_8_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>20.832</td>
<td>2.314</td>
<td>tINS</td>
<td>FF</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>23.107</td>
<td>2.274</td>
<td>tNET</td>
<td>FF</td>
<td>CPU/ID_EX/EX_RS_8_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>38.429</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>39.940</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>CPU/ID_EX/EX_RS_8_s0/CLK</td>
</tr>
</table>
<h3>MPW7</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>15.833</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>16.833</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>BUS/UART/u_uart_send/tx_data_2_s1</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>20.832</td>
<td>2.314</td>
<td>tINS</td>
<td>FF</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>23.107</td>
<td>2.274</td>
<td>tNET</td>
<td>FF</td>
<td>BUS/UART/u_uart_send/tx_data_2_s1/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>38.429</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>39.940</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>BUS/UART/u_uart_send/tx_data_2_s1/CLK</td>
</tr>
</table>
<h3>MPW8</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>15.833</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>16.833</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>BUS/UART/u_uart_send/tx_data_3_s1</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>20.832</td>
<td>2.314</td>
<td>tINS</td>
<td>FF</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>23.107</td>
<td>2.274</td>
<td>tNET</td>
<td>FF</td>
<td>BUS/UART/u_uart_send/tx_data_3_s1/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>38.429</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>39.940</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>BUS/UART/u_uart_send/tx_data_3_s1/CLK</td>
</tr>
</table>
<h3>MPW9</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>15.833</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>16.833</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>CPU/ID_EX/EX_RS_9_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>20.832</td>
<td>2.314</td>
<td>tINS</td>
<td>FF</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>23.107</td>
<td>2.274</td>
<td>tNET</td>
<td>FF</td>
<td>CPU/ID_EX/EX_RS_9_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>38.429</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>39.940</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>CPU/ID_EX/EX_RS_9_s0/CLK</td>
</tr>
</table>
<h3>MPW10</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>15.833</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>16.833</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>BUS/UART/u_uart_send/tx_data_4_s1</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>20.832</td>
<td>2.314</td>
<td>tINS</td>
<td>FF</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>23.107</td>
<td>2.274</td>
<td>tNET</td>
<td>FF</td>
<td>BUS/UART/u_uart_send/tx_data_4_s1/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>38.429</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>39.940</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>BUS/UART/u_uart_send/tx_data_4_s1/CLK</td>
</tr>
</table>
<h2><a name="High_Fanout_Nets_Report">High Fanout Nets Report:</a></h2>
<h4>Report Command:report_high_fanout_nets -max_nets 10</h4>
<table class="detail_table">
<tr>
<th class="label">FANOUT</th>
<th class="label">NET NAME</th>
<th class="label">WORST SLACK</th>
<th class="label">MAX DELAY</th>
</tr>
<tr>
<td>1029</td>
<td>inst_addr[0]</td>
<td>22.476</td>
<td>2.604</td>
</tr>
<tr>
<td>1028</td>
<td>inst_addr[1]</td>
<td>22.595</td>
<td>3.031</td>
</tr>
<tr>
<td>1027</td>
<td>inst_addr[2]</td>
<td>21.912</td>
<td>3.752</td>
</tr>
<tr>
<td>1026</td>
<td>inst_addr[3]</td>
<td>20.061</td>
<td>5.643</td>
</tr>
<tr>
<td>516</td>
<td>inst_addr[4]</td>
<td>24.737</td>
<td>2.620</td>
</tr>
<tr>
<td>259</td>
<td>inst_addr[5]</td>
<td>25.398</td>
<td>3.344</td>
</tr>
<tr>
<td>181</td>
<td>clk_d</td>
<td>20.061</td>
<td>2.274</td>
</tr>
<tr>
<td>130</td>
<td>inst_addr[6]</td>
<td>27.178</td>
<td>2.534</td>
</tr>
<tr>
<td>67</td>
<td>inst_addr[7]</td>
<td>26.491</td>
<td>3.505</td>
</tr>
<tr>
<td>53</td>
<td>mem_ctrl</td>
<td>30.763</td>
<td>1.666</td>
</tr>
</table>
<h2><a name="Route_Congestions_Report">Route Congestions Report:</a></h2>
<h4>Report Command:report_route_congestion -max_grids 10</h4>
<table class="detail_table">
<tr>
<th class="label">GRID LOC</th>
<th class="label">ROUTE CONGESTIONS</th>
</tr>
<tr>
<td>R14C50</td>
<td>83.33%</td>
</tr>
<tr>
<td>R18C48</td>
<td>83.33%</td>
</tr>
<tr>
<td>R34C49</td>
<td>83.33%</td>
</tr>
<tr>
<td>R13C47</td>
<td>81.94%</td>
</tr>
<tr>
<td>R32C51</td>
<td>75.00%</td>
</tr>
<tr>
<td>R13C49</td>
<td>73.61%</td>
</tr>
<tr>
<td>R25C48</td>
<td>73.61%</td>
</tr>
<tr>
<td>R23C46</td>
<td>72.22%</td>
</tr>
<tr>
<td>R14C46</td>
<td>70.83%</td>
</tr>
<tr>
<td>R13C46</td>
<td>69.44%</td>
</tr>
</table>
<h2><a name="Timing_Exceptions_Report">Timing Exceptions Report:</a></h2>
<h3><a name="Setup_Analysis_Exceptions">Setup Analysis Report</a></h3>
<h4>Report Command:report_exceptions -setup -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Hold_Analysis_Exceptions">Hold Analysis Report</a></h3>
<h4>Report Command:report_exceptions -hold -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Recovery_Analysis_Exceptions">Recovery Analysis Report</a></h3>
<h4>Report Command:report_exceptions -recovery -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Removal_Analysis_Exceptions">Removal Analysis Report</a></h3>
<h4>Report Command:report_exceptions -removal -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h2><a name="SDC_Report">Timing Constraints Report:</a></h2>
<table class="detail_table">
<tr>
<th class="label">SDC Command Type</th>
<th class="label">State</th>
<th class="label">Detail Command</th>
</tr>
<tr>
<td>TC_CLOCK</td>
<td>Actived</td>
<td>create_clock -name clk -period 37.037 [get_ports {clk}] -add</td>
</tr>
</table>
</div><!-- content -->
</body>
</html>
