Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Wed Mar 20 01:38:20 2024
| Host         : DESKTOP-4UKJC18 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file epp_basic_timing_summary_routed.rpt -pb epp_basic_timing_summary_routed.pb -rpx epp_basic_timing_summary_routed.rpx -warn_on_violation
| Design       : epp_basic
| Device       : 7a100t-fgg484
| Speed File   : -2  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (1)
6. checking no_output_delay (22)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (1)
------------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (22)
--------------------------------
 There are 22 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     18.687        0.000                      0                 2615        0.090        0.000                      0                 2615        1.100        0.000                       0                  2021  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                 Waveform(ns)         Period(ns)      Frequency(MHz)
-----                 ------------         ----------      --------------
sys_clk_p             {0.000 2.500}        5.000           200.000         
  clk_out1_clk_wiz_0  {0.000 15.000}       30.000          33.333          
  clkfbout_clk_wiz_0  {0.000 2.500}        5.000           200.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                     WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                     -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_p                                                                                                                                                               1.100        0.000                       0                     1  
  clk_out1_clk_wiz_0       18.687        0.000                      0                 2615        0.090        0.000                      0                 2615       14.500        0.000                       0                  2017  
  clkfbout_clk_wiz_0                                                                                                                                                    3.408        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_p
  To Clock:  sys_clk_p

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        1.100ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_p
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { sys_clk_p }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         5.000       3.751      MMCME2_ADV_X1Y1  clk_inst0/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       5.000       95.000     MMCME2_ADV_X1Y1  clk_inst0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            1.400         2.500       1.100      MMCME2_ADV_X1Y1  clk_inst0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            1.400         2.500       1.100      MMCME2_ADV_X1Y1  clk_inst0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            1.400         2.500       1.100      MMCME2_ADV_X1Y1  clk_inst0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            1.400         2.500       1.100      MMCME2_ADV_X1Y1  clk_inst0/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       18.687ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.090ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       14.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             18.687ns  (required time - arrival time)
  Source:                 cnt_b_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            tmp_data_reg[1487]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            30.000ns  (clk_out1_clk_wiz_0 rise@30.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        11.290ns  (logic 1.078ns (9.548%)  route 10.212ns (90.452%))
  Logic Levels:           4  (LUT4=2 LUT6=2)
  Clock Path Skew:        0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.431ns = ( 28.569 - 30.000 ) 
    Source Clock Delay      (SCD):    -1.146ns
    Clock Pessimism Removal (CPR):    0.312ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.140ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_inst0/inst/clk_in1_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.851     0.851 r  clk_inst0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.065     1.916    clk_inst0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.972    -4.056 r  clk_inst0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.449    -2.608    clk_inst0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -2.527 r  clk_inst0/inst/clkout1_buf/O
                         net (fo=2016, routed)        1.381    -1.146    glb_clk
    SLICE_X37Y51         FDRE                                         r  cnt_b_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y51         FDRE (Prop_fdre_C_Q)         0.348    -0.798 f  cnt_b_reg[9]/Q
                         net (fo=18, routed)          0.780    -0.018    cnt_b_reg[9]
    SLICE_X37Y50         LUT4 (Prop_lut4_I0_O)        0.253     0.235 r  sdoe_r_i_2/O
                         net (fo=2, routed)           0.237     0.472    sdoe_r_i_2_n_0
    SLICE_X35Y50         LUT6 (Prop_lut6_I5_O)        0.267     0.739 r  sdoe_r_i_1/O
                         net (fo=11, routed)          0.982     1.721    sdle_r1
    SLICE_X42Y47         LUT4 (Prop_lut4_I1_O)        0.105     1.826 r  tmp_data[7]_i_1/O
                         net (fo=1913, routed)        8.214    10.039    p_0_in[7]
    SLICE_X63Y4          LUT6 (Prop_lut6_I3_O)        0.105    10.144 r  tmp_data[1487]_i_1/O
                         net (fo=1, routed)           0.000    10.144    tmp_data[1487]_i_1_n_0
    SLICE_X63Y4          FDRE                                         r  tmp_data_reg[1487]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     30.000    30.000 r  
    R4                                                0.000    30.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000    30.000    clk_inst0/inst/clk_in1_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.813    30.813 r  clk_inst0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004    31.816    clk_inst0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.107    25.709 r  clk_inst0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.381    27.091    clk_inst0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    27.168 r  clk_inst0/inst/clkout1_buf/O
                         net (fo=2016, routed)        1.401    28.569    glb_clk
    SLICE_X63Y4          FDRE                                         r  tmp_data_reg[1487]/C
                         clock pessimism              0.312    28.880    
                         clock uncertainty           -0.079    28.802    
    SLICE_X63Y4          FDRE (Setup_fdre_C_D)        0.030    28.832    tmp_data_reg[1487]
  -------------------------------------------------------------------
                         required time                         28.832    
                         arrival time                         -10.144    
  -------------------------------------------------------------------
                         slack                                 18.687    

Slack (MET) :             18.689ns  (required time - arrival time)
  Source:                 cnt_b_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            tmp_data_reg[1495]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            30.000ns  (clk_out1_clk_wiz_0 rise@30.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        11.290ns  (logic 1.078ns (9.548%)  route 10.212ns (90.452%))
  Logic Levels:           4  (LUT4=2 LUT6=2)
  Clock Path Skew:        0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.431ns = ( 28.569 - 30.000 ) 
    Source Clock Delay      (SCD):    -1.146ns
    Clock Pessimism Removal (CPR):    0.312ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.140ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_inst0/inst/clk_in1_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.851     0.851 r  clk_inst0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.065     1.916    clk_inst0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.972    -4.056 r  clk_inst0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.449    -2.608    clk_inst0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -2.527 r  clk_inst0/inst/clkout1_buf/O
                         net (fo=2016, routed)        1.381    -1.146    glb_clk
    SLICE_X37Y51         FDRE                                         r  cnt_b_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y51         FDRE (Prop_fdre_C_Q)         0.348    -0.798 f  cnt_b_reg[9]/Q
                         net (fo=18, routed)          0.780    -0.018    cnt_b_reg[9]
    SLICE_X37Y50         LUT4 (Prop_lut4_I0_O)        0.253     0.235 r  sdoe_r_i_2/O
                         net (fo=2, routed)           0.237     0.472    sdoe_r_i_2_n_0
    SLICE_X35Y50         LUT6 (Prop_lut6_I5_O)        0.267     0.739 r  sdoe_r_i_1/O
                         net (fo=11, routed)          0.982     1.721    sdle_r1
    SLICE_X42Y47         LUT4 (Prop_lut4_I1_O)        0.105     1.826 r  tmp_data[7]_i_1/O
                         net (fo=1913, routed)        8.214    10.039    p_0_in[7]
    SLICE_X63Y4          LUT6 (Prop_lut6_I3_O)        0.105    10.144 r  tmp_data[1495]_i_1/O
                         net (fo=1, routed)           0.000    10.144    tmp_data[1495]_i_1_n_0
    SLICE_X63Y4          FDRE                                         r  tmp_data_reg[1495]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     30.000    30.000 r  
    R4                                                0.000    30.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000    30.000    clk_inst0/inst/clk_in1_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.813    30.813 r  clk_inst0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004    31.816    clk_inst0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.107    25.709 r  clk_inst0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.381    27.091    clk_inst0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    27.168 r  clk_inst0/inst/clkout1_buf/O
                         net (fo=2016, routed)        1.401    28.569    glb_clk
    SLICE_X63Y4          FDRE                                         r  tmp_data_reg[1495]/C
                         clock pessimism              0.312    28.880    
                         clock uncertainty           -0.079    28.802    
    SLICE_X63Y4          FDRE (Setup_fdre_C_D)        0.032    28.834    tmp_data_reg[1495]
  -------------------------------------------------------------------
                         required time                         28.834    
                         arrival time                         -10.144    
  -------------------------------------------------------------------
                         slack                                 18.689    

Slack (MET) :             18.716ns  (required time - arrival time)
  Source:                 cnt_b_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            tmp_data_reg[1485]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            30.000ns  (clk_out1_clk_wiz_0 rise@30.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        11.303ns  (logic 1.078ns (9.537%)  route 10.225ns (90.463%))
  Logic Levels:           4  (LUT4=2 LUT6=2)
  Clock Path Skew:        0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.431ns = ( 28.569 - 30.000 ) 
    Source Clock Delay      (SCD):    -1.146ns
    Clock Pessimism Removal (CPR):    0.312ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.140ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_inst0/inst/clk_in1_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.851     0.851 r  clk_inst0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.065     1.916    clk_inst0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.972    -4.056 r  clk_inst0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.449    -2.608    clk_inst0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -2.527 r  clk_inst0/inst/clkout1_buf/O
                         net (fo=2016, routed)        1.381    -1.146    glb_clk
    SLICE_X37Y51         FDRE                                         r  cnt_b_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y51         FDRE (Prop_fdre_C_Q)         0.348    -0.798 f  cnt_b_reg[9]/Q
                         net (fo=18, routed)          0.780    -0.018    cnt_b_reg[9]
    SLICE_X37Y50         LUT4 (Prop_lut4_I0_O)        0.253     0.235 r  sdoe_r_i_2/O
                         net (fo=2, routed)           0.237     0.472    sdoe_r_i_2_n_0
    SLICE_X35Y50         LUT6 (Prop_lut6_I5_O)        0.267     0.739 r  sdoe_r_i_1/O
                         net (fo=11, routed)          0.982     1.721    sdle_r1
    SLICE_X42Y47         LUT4 (Prop_lut4_I1_O)        0.105     1.826 r  tmp_data[7]_i_1/O
                         net (fo=1913, routed)        8.227    10.052    p_0_in[7]
    SLICE_X62Y4          LUT6 (Prop_lut6_I3_O)        0.105    10.157 r  tmp_data[1485]_i_1/O
                         net (fo=1, routed)           0.000    10.157    tmp_data[1485]_i_1_n_0
    SLICE_X62Y4          FDRE                                         r  tmp_data_reg[1485]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     30.000    30.000 r  
    R4                                                0.000    30.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000    30.000    clk_inst0/inst/clk_in1_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.813    30.813 r  clk_inst0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004    31.816    clk_inst0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.107    25.709 r  clk_inst0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.381    27.091    clk_inst0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    27.168 r  clk_inst0/inst/clkout1_buf/O
                         net (fo=2016, routed)        1.401    28.569    glb_clk
    SLICE_X62Y4          FDRE                                         r  tmp_data_reg[1485]/C
                         clock pessimism              0.312    28.880    
                         clock uncertainty           -0.079    28.802    
    SLICE_X62Y4          FDRE (Setup_fdre_C_D)        0.072    28.874    tmp_data_reg[1485]
  -------------------------------------------------------------------
                         required time                         28.874    
                         arrival time                         -10.157    
  -------------------------------------------------------------------
                         slack                                 18.716    

Slack (MET) :             18.729ns  (required time - arrival time)
  Source:                 cnt_b_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            tmp_data_reg[1486]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            30.000ns  (clk_out1_clk_wiz_0 rise@30.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        11.294ns  (logic 1.078ns (9.545%)  route 10.216ns (90.455%))
  Logic Levels:           4  (LUT4=2 LUT6=2)
  Clock Path Skew:        0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.431ns = ( 28.569 - 30.000 ) 
    Source Clock Delay      (SCD):    -1.146ns
    Clock Pessimism Removal (CPR):    0.312ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.140ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_inst0/inst/clk_in1_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.851     0.851 r  clk_inst0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.065     1.916    clk_inst0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.972    -4.056 r  clk_inst0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.449    -2.608    clk_inst0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -2.527 r  clk_inst0/inst/clkout1_buf/O
                         net (fo=2016, routed)        1.381    -1.146    glb_clk
    SLICE_X37Y51         FDRE                                         r  cnt_b_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y51         FDRE (Prop_fdre_C_Q)         0.348    -0.798 f  cnt_b_reg[9]/Q
                         net (fo=18, routed)          0.780    -0.018    cnt_b_reg[9]
    SLICE_X37Y50         LUT4 (Prop_lut4_I0_O)        0.253     0.235 r  sdoe_r_i_2/O
                         net (fo=2, routed)           0.237     0.472    sdoe_r_i_2_n_0
    SLICE_X35Y50         LUT6 (Prop_lut6_I5_O)        0.267     0.739 r  sdoe_r_i_1/O
                         net (fo=11, routed)          0.982     1.721    sdle_r1
    SLICE_X42Y47         LUT4 (Prop_lut4_I1_O)        0.105     1.826 r  tmp_data[7]_i_1/O
                         net (fo=1913, routed)        8.218    10.043    p_0_in[7]
    SLICE_X62Y4          LUT6 (Prop_lut6_I3_O)        0.105    10.148 r  tmp_data[1486]_i_1/O
                         net (fo=1, routed)           0.000    10.148    tmp_data[1486]_i_1_n_0
    SLICE_X62Y4          FDRE                                         r  tmp_data_reg[1486]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     30.000    30.000 r  
    R4                                                0.000    30.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000    30.000    clk_inst0/inst/clk_in1_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.813    30.813 r  clk_inst0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004    31.816    clk_inst0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.107    25.709 r  clk_inst0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.381    27.091    clk_inst0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    27.168 r  clk_inst0/inst/clkout1_buf/O
                         net (fo=2016, routed)        1.401    28.569    glb_clk
    SLICE_X62Y4          FDRE                                         r  tmp_data_reg[1486]/C
                         clock pessimism              0.312    28.880    
                         clock uncertainty           -0.079    28.802    
    SLICE_X62Y4          FDRE (Setup_fdre_C_D)        0.076    28.878    tmp_data_reg[1486]
  -------------------------------------------------------------------
                         required time                         28.878    
                         arrival time                         -10.148    
  -------------------------------------------------------------------
                         slack                                 18.729    

Slack (MET) :             18.835ns  (required time - arrival time)
  Source:                 cnt_b_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            tmp_data_reg[1491]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            30.000ns  (clk_out1_clk_wiz_0 rise@30.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        11.143ns  (logic 1.078ns (9.675%)  route 10.065ns (90.325%))
  Logic Levels:           4  (LUT4=2 LUT6=2)
  Clock Path Skew:        0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.431ns = ( 28.569 - 30.000 ) 
    Source Clock Delay      (SCD):    -1.146ns
    Clock Pessimism Removal (CPR):    0.312ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.140ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_inst0/inst/clk_in1_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.851     0.851 r  clk_inst0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.065     1.916    clk_inst0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.972    -4.056 r  clk_inst0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.449    -2.608    clk_inst0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -2.527 r  clk_inst0/inst/clkout1_buf/O
                         net (fo=2016, routed)        1.381    -1.146    glb_clk
    SLICE_X37Y51         FDRE                                         r  cnt_b_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y51         FDRE (Prop_fdre_C_Q)         0.348    -0.798 f  cnt_b_reg[9]/Q
                         net (fo=18, routed)          0.780    -0.018    cnt_b_reg[9]
    SLICE_X37Y50         LUT4 (Prop_lut4_I0_O)        0.253     0.235 r  sdoe_r_i_2/O
                         net (fo=2, routed)           0.237     0.472    sdoe_r_i_2_n_0
    SLICE_X35Y50         LUT6 (Prop_lut6_I5_O)        0.267     0.739 r  sdoe_r_i_1/O
                         net (fo=11, routed)          0.982     1.721    sdle_r1
    SLICE_X42Y47         LUT4 (Prop_lut4_I1_O)        0.105     1.826 r  tmp_data[7]_i_1/O
                         net (fo=1913, routed)        8.066     9.892    p_0_in[7]
    SLICE_X63Y5          LUT6 (Prop_lut6_I3_O)        0.105     9.997 r  tmp_data[1491]_i_1/O
                         net (fo=1, routed)           0.000     9.997    tmp_data[1491]_i_1_n_0
    SLICE_X63Y5          FDRE                                         r  tmp_data_reg[1491]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     30.000    30.000 r  
    R4                                                0.000    30.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000    30.000    clk_inst0/inst/clk_in1_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.813    30.813 r  clk_inst0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004    31.816    clk_inst0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.107    25.709 r  clk_inst0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.381    27.091    clk_inst0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    27.168 r  clk_inst0/inst/clkout1_buf/O
                         net (fo=2016, routed)        1.401    28.569    glb_clk
    SLICE_X63Y5          FDRE                                         r  tmp_data_reg[1491]/C
                         clock pessimism              0.312    28.880    
                         clock uncertainty           -0.079    28.802    
    SLICE_X63Y5          FDRE (Setup_fdre_C_D)        0.030    28.832    tmp_data_reg[1491]
  -------------------------------------------------------------------
                         required time                         28.832    
                         arrival time                          -9.997    
  -------------------------------------------------------------------
                         slack                                 18.835    

Slack (MET) :             18.837ns  (required time - arrival time)
  Source:                 cnt_b_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            tmp_data_reg[1499]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            30.000ns  (clk_out1_clk_wiz_0 rise@30.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        11.143ns  (logic 1.078ns (9.675%)  route 10.065ns (90.325%))
  Logic Levels:           4  (LUT4=2 LUT6=2)
  Clock Path Skew:        0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.431ns = ( 28.569 - 30.000 ) 
    Source Clock Delay      (SCD):    -1.146ns
    Clock Pessimism Removal (CPR):    0.312ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.140ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_inst0/inst/clk_in1_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.851     0.851 r  clk_inst0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.065     1.916    clk_inst0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.972    -4.056 r  clk_inst0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.449    -2.608    clk_inst0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -2.527 r  clk_inst0/inst/clkout1_buf/O
                         net (fo=2016, routed)        1.381    -1.146    glb_clk
    SLICE_X37Y51         FDRE                                         r  cnt_b_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y51         FDRE (Prop_fdre_C_Q)         0.348    -0.798 f  cnt_b_reg[9]/Q
                         net (fo=18, routed)          0.780    -0.018    cnt_b_reg[9]
    SLICE_X37Y50         LUT4 (Prop_lut4_I0_O)        0.253     0.235 r  sdoe_r_i_2/O
                         net (fo=2, routed)           0.237     0.472    sdoe_r_i_2_n_0
    SLICE_X35Y50         LUT6 (Prop_lut6_I5_O)        0.267     0.739 r  sdoe_r_i_1/O
                         net (fo=11, routed)          0.982     1.721    sdle_r1
    SLICE_X42Y47         LUT4 (Prop_lut4_I1_O)        0.105     1.826 r  tmp_data[7]_i_1/O
                         net (fo=1913, routed)        8.066     9.892    p_0_in[7]
    SLICE_X63Y5          LUT6 (Prop_lut6_I3_O)        0.105     9.997 r  tmp_data[1499]_i_1/O
                         net (fo=1, routed)           0.000     9.997    tmp_data[1499]_i_1_n_0
    SLICE_X63Y5          FDRE                                         r  tmp_data_reg[1499]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     30.000    30.000 r  
    R4                                                0.000    30.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000    30.000    clk_inst0/inst/clk_in1_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.813    30.813 r  clk_inst0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004    31.816    clk_inst0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.107    25.709 r  clk_inst0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.381    27.091    clk_inst0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    27.168 r  clk_inst0/inst/clkout1_buf/O
                         net (fo=2016, routed)        1.401    28.569    glb_clk
    SLICE_X63Y5          FDRE                                         r  tmp_data_reg[1499]/C
                         clock pessimism              0.312    28.880    
                         clock uncertainty           -0.079    28.802    
    SLICE_X63Y5          FDRE (Setup_fdre_C_D)        0.032    28.834    tmp_data_reg[1499]
  -------------------------------------------------------------------
                         required time                         28.834    
                         arrival time                          -9.997    
  -------------------------------------------------------------------
                         slack                                 18.837    

Slack (MET) :             18.864ns  (required time - arrival time)
  Source:                 cnt_b_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            tmp_data_reg[1489]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            30.000ns  (clk_out1_clk_wiz_0 rise@30.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        11.156ns  (logic 1.078ns (9.663%)  route 10.078ns (90.337%))
  Logic Levels:           4  (LUT4=2 LUT6=2)
  Clock Path Skew:        0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.431ns = ( 28.569 - 30.000 ) 
    Source Clock Delay      (SCD):    -1.146ns
    Clock Pessimism Removal (CPR):    0.312ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.140ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_inst0/inst/clk_in1_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.851     0.851 r  clk_inst0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.065     1.916    clk_inst0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.972    -4.056 r  clk_inst0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.449    -2.608    clk_inst0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -2.527 r  clk_inst0/inst/clkout1_buf/O
                         net (fo=2016, routed)        1.381    -1.146    glb_clk
    SLICE_X37Y51         FDRE                                         r  cnt_b_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y51         FDRE (Prop_fdre_C_Q)         0.348    -0.798 f  cnt_b_reg[9]/Q
                         net (fo=18, routed)          0.780    -0.018    cnt_b_reg[9]
    SLICE_X37Y50         LUT4 (Prop_lut4_I0_O)        0.253     0.235 r  sdoe_r_i_2/O
                         net (fo=2, routed)           0.237     0.472    sdoe_r_i_2_n_0
    SLICE_X35Y50         LUT6 (Prop_lut6_I5_O)        0.267     0.739 r  sdoe_r_i_1/O
                         net (fo=11, routed)          0.982     1.721    sdle_r1
    SLICE_X42Y47         LUT4 (Prop_lut4_I1_O)        0.105     1.826 r  tmp_data[7]_i_1/O
                         net (fo=1913, routed)        8.079     9.905    p_0_in[7]
    SLICE_X62Y5          LUT6 (Prop_lut6_I3_O)        0.105    10.010 r  tmp_data[1489]_i_1/O
                         net (fo=1, routed)           0.000    10.010    tmp_data[1489]_i_1_n_0
    SLICE_X62Y5          FDRE                                         r  tmp_data_reg[1489]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     30.000    30.000 r  
    R4                                                0.000    30.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000    30.000    clk_inst0/inst/clk_in1_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.813    30.813 r  clk_inst0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004    31.816    clk_inst0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.107    25.709 r  clk_inst0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.381    27.091    clk_inst0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    27.168 r  clk_inst0/inst/clkout1_buf/O
                         net (fo=2016, routed)        1.401    28.569    glb_clk
    SLICE_X62Y5          FDRE                                         r  tmp_data_reg[1489]/C
                         clock pessimism              0.312    28.880    
                         clock uncertainty           -0.079    28.802    
    SLICE_X62Y5          FDRE (Setup_fdre_C_D)        0.072    28.874    tmp_data_reg[1489]
  -------------------------------------------------------------------
                         required time                         28.874    
                         arrival time                         -10.010    
  -------------------------------------------------------------------
                         slack                                 18.864    

Slack (MET) :             18.874ns  (required time - arrival time)
  Source:                 cnt_b_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            tmp_data_reg[1420]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            30.000ns  (clk_out1_clk_wiz_0 rise@30.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        11.090ns  (logic 1.078ns (9.720%)  route 10.012ns (90.280%))
  Logic Levels:           4  (LUT4=2 LUT6=2)
  Clock Path Skew:        0.011ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.446ns = ( 28.554 - 30.000 ) 
    Source Clock Delay      (SCD):    -1.146ns
    Clock Pessimism Removal (CPR):    0.312ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.140ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_inst0/inst/clk_in1_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.851     0.851 r  clk_inst0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.065     1.916    clk_inst0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.972    -4.056 r  clk_inst0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.449    -2.608    clk_inst0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -2.527 r  clk_inst0/inst/clkout1_buf/O
                         net (fo=2016, routed)        1.381    -1.146    glb_clk
    SLICE_X37Y51         FDRE                                         r  cnt_b_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y51         FDRE (Prop_fdre_C_Q)         0.348    -0.798 f  cnt_b_reg[9]/Q
                         net (fo=18, routed)          0.780    -0.018    cnt_b_reg[9]
    SLICE_X37Y50         LUT4 (Prop_lut4_I0_O)        0.253     0.235 r  sdoe_r_i_2/O
                         net (fo=2, routed)           0.237     0.472    sdoe_r_i_2_n_0
    SLICE_X35Y50         LUT6 (Prop_lut6_I5_O)        0.267     0.739 r  sdoe_r_i_1/O
                         net (fo=11, routed)          0.982     1.721    sdle_r1
    SLICE_X42Y47         LUT4 (Prop_lut4_I1_O)        0.105     1.826 r  tmp_data[7]_i_1/O
                         net (fo=1913, routed)        8.014     9.839    p_0_in[7]
    SLICE_X61Y21         LUT6 (Prop_lut6_I3_O)        0.105     9.944 r  tmp_data[1420]_i_1/O
                         net (fo=1, routed)           0.000     9.944    tmp_data[1420]_i_1_n_0
    SLICE_X61Y21         FDRE                                         r  tmp_data_reg[1420]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     30.000    30.000 r  
    R4                                                0.000    30.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000    30.000    clk_inst0/inst/clk_in1_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.813    30.813 r  clk_inst0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004    31.816    clk_inst0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.107    25.709 r  clk_inst0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.381    27.091    clk_inst0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    27.168 r  clk_inst0/inst/clkout1_buf/O
                         net (fo=2016, routed)        1.386    28.554    glb_clk
    SLICE_X61Y21         FDRE                                         r  tmp_data_reg[1420]/C
                         clock pessimism              0.312    28.865    
                         clock uncertainty           -0.079    28.787    
    SLICE_X61Y21         FDRE (Setup_fdre_C_D)        0.032    28.819    tmp_data_reg[1420]
  -------------------------------------------------------------------
                         required time                         28.819    
                         arrival time                          -9.944    
  -------------------------------------------------------------------
                         slack                                 18.874    

Slack (MET) :             18.918ns  (required time - arrival time)
  Source:                 cnt_b_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            tmp_data_reg[1501]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            30.000ns  (clk_out1_clk_wiz_0 rise@30.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        11.105ns  (logic 1.078ns (9.707%)  route 10.027ns (90.293%))
  Logic Levels:           4  (LUT4=2 LUT6=2)
  Clock Path Skew:        0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.431ns = ( 28.569 - 30.000 ) 
    Source Clock Delay      (SCD):    -1.146ns
    Clock Pessimism Removal (CPR):    0.312ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.140ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_inst0/inst/clk_in1_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.851     0.851 r  clk_inst0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.065     1.916    clk_inst0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.972    -4.056 r  clk_inst0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.449    -2.608    clk_inst0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -2.527 r  clk_inst0/inst/clkout1_buf/O
                         net (fo=2016, routed)        1.381    -1.146    glb_clk
    SLICE_X37Y51         FDRE                                         r  cnt_b_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y51         FDRE (Prop_fdre_C_Q)         0.348    -0.798 f  cnt_b_reg[9]/Q
                         net (fo=18, routed)          0.780    -0.018    cnt_b_reg[9]
    SLICE_X37Y50         LUT4 (Prop_lut4_I0_O)        0.253     0.235 r  sdoe_r_i_2/O
                         net (fo=2, routed)           0.237     0.472    sdoe_r_i_2_n_0
    SLICE_X35Y50         LUT6 (Prop_lut6_I5_O)        0.267     0.739 r  sdoe_r_i_1/O
                         net (fo=11, routed)          0.982     1.721    sdle_r1
    SLICE_X42Y47         LUT4 (Prop_lut4_I1_O)        0.105     1.826 r  tmp_data[7]_i_1/O
                         net (fo=1913, routed)        8.028     9.854    p_0_in[7]
    SLICE_X62Y5          LUT6 (Prop_lut6_I3_O)        0.105     9.959 r  tmp_data[1501]_i_1/O
                         net (fo=1, routed)           0.000     9.959    tmp_data[1501]_i_1_n_0
    SLICE_X62Y5          FDRE                                         r  tmp_data_reg[1501]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     30.000    30.000 r  
    R4                                                0.000    30.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000    30.000    clk_inst0/inst/clk_in1_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.813    30.813 r  clk_inst0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004    31.816    clk_inst0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.107    25.709 r  clk_inst0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.381    27.091    clk_inst0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    27.168 r  clk_inst0/inst/clkout1_buf/O
                         net (fo=2016, routed)        1.401    28.569    glb_clk
    SLICE_X62Y5          FDRE                                         r  tmp_data_reg[1501]/C
                         clock pessimism              0.312    28.880    
                         clock uncertainty           -0.079    28.802    
    SLICE_X62Y5          FDRE (Setup_fdre_C_D)        0.076    28.878    tmp_data_reg[1501]
  -------------------------------------------------------------------
                         required time                         28.878    
                         arrival time                          -9.959    
  -------------------------------------------------------------------
                         slack                                 18.918    

Slack (MET) :             18.943ns  (required time - arrival time)
  Source:                 cnt_b_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            tmp_data_reg[1324]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            30.000ns  (clk_out1_clk_wiz_0 rise@30.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        11.026ns  (logic 1.078ns (9.777%)  route 9.948ns (90.223%))
  Logic Levels:           4  (LUT4=2 LUT6=2)
  Clock Path Skew:        0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.440ns = ( 28.560 - 30.000 ) 
    Source Clock Delay      (SCD):    -1.146ns
    Clock Pessimism Removal (CPR):    0.312ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.140ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_inst0/inst/clk_in1_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.851     0.851 r  clk_inst0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.065     1.916    clk_inst0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.972    -4.056 r  clk_inst0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.449    -2.608    clk_inst0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -2.527 r  clk_inst0/inst/clkout1_buf/O
                         net (fo=2016, routed)        1.381    -1.146    glb_clk
    SLICE_X37Y51         FDRE                                         r  cnt_b_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y51         FDRE (Prop_fdre_C_Q)         0.348    -0.798 f  cnt_b_reg[9]/Q
                         net (fo=18, routed)          0.780    -0.018    cnt_b_reg[9]
    SLICE_X37Y50         LUT4 (Prop_lut4_I0_O)        0.253     0.235 r  sdoe_r_i_2/O
                         net (fo=2, routed)           0.237     0.472    sdoe_r_i_2_n_0
    SLICE_X35Y50         LUT6 (Prop_lut6_I5_O)        0.267     0.739 r  sdoe_r_i_1/O
                         net (fo=11, routed)          0.982     1.721    sdle_r1
    SLICE_X42Y47         LUT4 (Prop_lut4_I1_O)        0.105     1.826 r  tmp_data[7]_i_1/O
                         net (fo=1913, routed)        7.949     9.775    p_0_in[7]
    SLICE_X63Y19         LUT6 (Prop_lut6_I3_O)        0.105     9.880 r  tmp_data[1324]_i_1/O
                         net (fo=1, routed)           0.000     9.880    tmp_data[1324]_i_1_n_0
    SLICE_X63Y19         FDRE                                         r  tmp_data_reg[1324]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     30.000    30.000 r  
    R4                                                0.000    30.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000    30.000    clk_inst0/inst/clk_in1_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.813    30.813 r  clk_inst0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004    31.816    clk_inst0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.107    25.709 r  clk_inst0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.381    27.091    clk_inst0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    27.168 r  clk_inst0/inst/clkout1_buf/O
                         net (fo=2016, routed)        1.392    28.560    glb_clk
    SLICE_X63Y19         FDRE                                         r  tmp_data_reg[1324]/C
                         clock pessimism              0.312    28.871    
                         clock uncertainty           -0.079    28.793    
    SLICE_X63Y19         FDRE (Setup_fdre_C_D)        0.030    28.823    tmp_data_reg[1324]
  -------------------------------------------------------------------
                         required time                         28.823    
                         arrival time                          -9.880    
  -------------------------------------------------------------------
                         slack                                 18.943    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.090ns  (arrival time - required time)
  Source:                 tmp_data_reg[1716]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            tmp_data_reg[1724]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.449ns  (logic 0.186ns (41.434%)  route 0.263ns (58.566%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.810ns
    Source Clock Delay      (SCD):    -0.421ns
    Clock Pessimism Removal (CPR):    -0.658ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_inst0/inst/clk_in1_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.369     0.369 r  clk_inst0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.809    clk_inst0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.382    -1.574 r  clk_inst0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.075    clk_inst0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.049 r  clk_inst0/inst/clkout1_buf/O
                         net (fo=2016, routed)        0.628    -0.421    glb_clk
    SLICE_X52Y43         FDRE                                         r  tmp_data_reg[1716]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y43         FDRE (Prop_fdre_C_Q)         0.141    -0.280 r  tmp_data_reg[1716]/Q
                         net (fo=2, routed)           0.263    -0.017    tmp_data_reg_n_0_[1716]
    SLICE_X49Y43         LUT6 (Prop_lut6_I2_O)        0.045     0.028 r  tmp_data[1724]_i_1/O
                         net (fo=1, routed)           0.000     0.028    tmp_data[1724]_i_1_n_0
    SLICE_X49Y43         FDRE                                         r  tmp_data_reg[1724]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_inst0/inst/clk_in1_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.400     0.400 r  clk_inst0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     0.880    clk_inst0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.167    -2.287 r  clk_inst0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.744    clk_inst0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.715 r  clk_inst0/inst/clkout1_buf/O
                         net (fo=2016, routed)        0.905    -0.810    glb_clk
    SLICE_X49Y43         FDRE                                         r  tmp_data_reg[1724]/C
                         clock pessimism              0.658    -0.153    
    SLICE_X49Y43         FDRE (Hold_fdre_C_D)         0.091    -0.062    tmp_data_reg[1724]
  -------------------------------------------------------------------
                         required time                          0.062    
                         arrival time                           0.028    
  -------------------------------------------------------------------
                         slack                                  0.090    

Slack (MET) :             0.105ns  (arrival time - required time)
  Source:                 tmp_data_reg[855]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            tmp_data_reg[863]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.532ns  (logic 0.209ns (39.321%)  route 0.323ns (60.679%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.335ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.809ns
    Source Clock Delay      (SCD):    -0.483ns
    Clock Pessimism Removal (CPR):    -0.661ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_inst0/inst/clk_in1_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.369     0.369 r  clk_inst0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.809    clk_inst0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.382    -1.574 r  clk_inst0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.075    clk_inst0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.049 r  clk_inst0/inst/clkout1_buf/O
                         net (fo=2016, routed)        0.566    -0.483    glb_clk
    SLICE_X62Y53         FDRE                                         r  tmp_data_reg[855]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y53         FDRE (Prop_fdre_C_Q)         0.164    -0.319 r  tmp_data_reg[855]/Q
                         net (fo=2, routed)           0.323     0.003    tmp_data_reg_n_0_[855]
    SLICE_X61Y49         LUT6 (Prop_lut6_I2_O)        0.045     0.048 r  tmp_data[863]_i_1/O
                         net (fo=1, routed)           0.000     0.048    tmp_data[863]_i_1_n_0
    SLICE_X61Y49         FDRE                                         r  tmp_data_reg[863]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_inst0/inst/clk_in1_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.400     0.400 r  clk_inst0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     0.880    clk_inst0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.167    -2.287 r  clk_inst0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.744    clk_inst0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.715 r  clk_inst0/inst/clkout1_buf/O
                         net (fo=2016, routed)        0.906    -0.809    glb_clk
    SLICE_X61Y49         FDRE                                         r  tmp_data_reg[863]/C
                         clock pessimism              0.661    -0.148    
    SLICE_X61Y49         FDRE (Hold_fdre_C_D)         0.092    -0.056    tmp_data_reg[863]
  -------------------------------------------------------------------
                         required time                          0.056    
                         arrival time                           0.048    
  -------------------------------------------------------------------
                         slack                                  0.105    

Slack (MET) :             0.114ns  (arrival time - required time)
  Source:                 tmp_data_reg[1671]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            tmp_data_reg[1679]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.248ns  (logic 0.186ns (75.032%)  route 0.062ns (24.968%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.815ns
    Source Clock Delay      (SCD):    -0.422ns
    Clock Pessimism Removal (CPR):    -0.407ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_inst0/inst/clk_in1_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.369     0.369 r  clk_inst0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.809    clk_inst0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.382    -1.574 r  clk_inst0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.075    clk_inst0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.049 r  clk_inst0/inst/clkout1_buf/O
                         net (fo=2016, routed)        0.627    -0.422    glb_clk
    SLICE_X63Y33         FDRE                                         r  tmp_data_reg[1671]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y33         FDRE (Prop_fdre_C_Q)         0.141    -0.281 r  tmp_data_reg[1671]/Q
                         net (fo=2, routed)           0.062    -0.219    tmp_data_reg_n_0_[1671]
    SLICE_X62Y33         LUT6 (Prop_lut6_I2_O)        0.045    -0.174 r  tmp_data[1679]_i_1/O
                         net (fo=1, routed)           0.000    -0.174    tmp_data[1679]_i_1_n_0
    SLICE_X62Y33         FDRE                                         r  tmp_data_reg[1679]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_inst0/inst/clk_in1_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.400     0.400 r  clk_inst0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     0.880    clk_inst0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.167    -2.287 r  clk_inst0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.744    clk_inst0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.715 r  clk_inst0/inst/clkout1_buf/O
                         net (fo=2016, routed)        0.900    -0.815    glb_clk
    SLICE_X62Y33         FDRE                                         r  tmp_data_reg[1679]/C
                         clock pessimism              0.407    -0.409    
    SLICE_X62Y33         FDRE (Hold_fdre_C_D)         0.121    -0.288    tmp_data_reg[1679]
  -------------------------------------------------------------------
                         required time                          0.288    
                         arrival time                          -0.174    
  -------------------------------------------------------------------
                         slack                                  0.114    

Slack (MET) :             0.116ns  (arrival time - required time)
  Source:                 tmp_data_reg[1668]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            tmp_data_reg[1676]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.250ns  (logic 0.186ns (74.432%)  route 0.064ns (25.568%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.813ns
    Source Clock Delay      (SCD):    -0.421ns
    Clock Pessimism Removal (CPR):    -0.406ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_inst0/inst/clk_in1_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.369     0.369 r  clk_inst0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.809    clk_inst0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.382    -1.574 r  clk_inst0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.075    clk_inst0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.049 r  clk_inst0/inst/clkout1_buf/O
                         net (fo=2016, routed)        0.628    -0.421    glb_clk
    SLICE_X63Y35         FDRE                                         r  tmp_data_reg[1668]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y35         FDRE (Prop_fdre_C_Q)         0.141    -0.280 r  tmp_data_reg[1668]/Q
                         net (fo=2, routed)           0.064    -0.216    tmp_data_reg_n_0_[1668]
    SLICE_X62Y35         LUT6 (Prop_lut6_I2_O)        0.045    -0.171 r  tmp_data[1676]_i_1/O
                         net (fo=1, routed)           0.000    -0.171    tmp_data[1676]_i_1_n_0
    SLICE_X62Y35         FDRE                                         r  tmp_data_reg[1676]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_inst0/inst/clk_in1_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.400     0.400 r  clk_inst0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     0.880    clk_inst0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.167    -2.287 r  clk_inst0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.744    clk_inst0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.715 r  clk_inst0/inst/clkout1_buf/O
                         net (fo=2016, routed)        0.902    -0.813    glb_clk
    SLICE_X62Y35         FDRE                                         r  tmp_data_reg[1676]/C
                         clock pessimism              0.406    -0.408    
    SLICE_X62Y35         FDRE (Hold_fdre_C_D)         0.121    -0.287    tmp_data_reg[1676]
  -------------------------------------------------------------------
                         required time                          0.287    
                         arrival time                          -0.171    
  -------------------------------------------------------------------
                         slack                                  0.116    

Slack (MET) :             0.116ns  (arrival time - required time)
  Source:                 tmp_data_reg[335]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            tmp_data_reg[343]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.250ns  (logic 0.186ns (74.432%)  route 0.064ns (25.568%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.893ns
    Source Clock Delay      (SCD):    -0.495ns
    Clock Pessimism Removal (CPR):    -0.411ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_inst0/inst/clk_in1_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.369     0.369 r  clk_inst0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.809    clk_inst0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.382    -1.574 r  clk_inst0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.075    clk_inst0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.049 r  clk_inst0/inst/clkout1_buf/O
                         net (fo=2016, routed)        0.554    -0.495    glb_clk
    SLICE_X63Y73         FDRE                                         r  tmp_data_reg[335]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y73         FDRE (Prop_fdre_C_Q)         0.141    -0.354 r  tmp_data_reg[335]/Q
                         net (fo=2, routed)           0.064    -0.290    tmp_data_reg_n_0_[335]
    SLICE_X62Y73         LUT6 (Prop_lut6_I2_O)        0.045    -0.245 r  tmp_data[343]_i_1/O
                         net (fo=1, routed)           0.000    -0.245    tmp_data[343]_i_1_n_0
    SLICE_X62Y73         FDRE                                         r  tmp_data_reg[343]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_inst0/inst/clk_in1_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.400     0.400 r  clk_inst0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     0.880    clk_inst0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.167    -2.287 r  clk_inst0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.744    clk_inst0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.715 r  clk_inst0/inst/clkout1_buf/O
                         net (fo=2016, routed)        0.822    -0.893    glb_clk
    SLICE_X62Y73         FDRE                                         r  tmp_data_reg[343]/C
                         clock pessimism              0.411    -0.482    
    SLICE_X62Y73         FDRE (Hold_fdre_C_D)         0.121    -0.361    tmp_data_reg[343]
  -------------------------------------------------------------------
                         required time                          0.361    
                         arrival time                          -0.245    
  -------------------------------------------------------------------
                         slack                                  0.116    

Slack (MET) :             0.116ns  (arrival time - required time)
  Source:                 tmp_data_reg[721]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            tmp_data_reg[729]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.250ns  (logic 0.186ns (74.432%)  route 0.064ns (25.568%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.876ns
    Source Clock Delay      (SCD):    -0.480ns
    Clock Pessimism Removal (CPR):    -0.409ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_inst0/inst/clk_in1_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.369     0.369 r  clk_inst0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.809    clk_inst0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.382    -1.574 r  clk_inst0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.075    clk_inst0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.049 r  clk_inst0/inst/clkout1_buf/O
                         net (fo=2016, routed)        0.569    -0.480    glb_clk
    SLICE_X9Y64          FDRE                                         r  tmp_data_reg[721]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y64          FDRE (Prop_fdre_C_Q)         0.141    -0.339 r  tmp_data_reg[721]/Q
                         net (fo=2, routed)           0.064    -0.275    tmp_data_reg_n_0_[721]
    SLICE_X8Y64          LUT6 (Prop_lut6_I2_O)        0.045    -0.230 r  tmp_data[729]_i_1/O
                         net (fo=1, routed)           0.000    -0.230    tmp_data[729]_i_1_n_0
    SLICE_X8Y64          FDRE                                         r  tmp_data_reg[729]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_inst0/inst/clk_in1_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.400     0.400 r  clk_inst0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     0.880    clk_inst0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.167    -2.287 r  clk_inst0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.744    clk_inst0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.715 r  clk_inst0/inst/clkout1_buf/O
                         net (fo=2016, routed)        0.839    -0.876    glb_clk
    SLICE_X8Y64          FDRE                                         r  tmp_data_reg[729]/C
                         clock pessimism              0.409    -0.467    
    SLICE_X8Y64          FDRE (Hold_fdre_C_D)         0.121    -0.346    tmp_data_reg[729]
  -------------------------------------------------------------------
                         required time                          0.346    
                         arrival time                          -0.230    
  -------------------------------------------------------------------
                         slack                                  0.116    

Slack (MET) :             0.123ns  (arrival time - required time)
  Source:                 tmp_data_reg[1711]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            tmp_data_reg[1719]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.480ns  (logic 0.186ns (38.758%)  route 0.294ns (61.242%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.813ns
    Source Clock Delay      (SCD):    -0.422ns
    Clock Pessimism Removal (CPR):    -0.658ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_inst0/inst/clk_in1_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.369     0.369 r  clk_inst0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.809    clk_inst0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.382    -1.574 r  clk_inst0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.075    clk_inst0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.049 r  clk_inst0/inst/clkout1_buf/O
                         net (fo=2016, routed)        0.627    -0.422    glb_clk
    SLICE_X52Y41         FDRE                                         r  tmp_data_reg[1711]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y41         FDRE (Prop_fdre_C_Q)         0.141    -0.281 r  tmp_data_reg[1711]/Q
                         net (fo=2, routed)           0.294     0.013    tmp_data_reg_n_0_[1711]
    SLICE_X51Y41         LUT6 (Prop_lut6_I2_O)        0.045     0.058 r  tmp_data[1719]_i_1/O
                         net (fo=1, routed)           0.000     0.058    tmp_data[1719]_i_1_n_0
    SLICE_X51Y41         FDRE                                         r  tmp_data_reg[1719]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_inst0/inst/clk_in1_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.400     0.400 r  clk_inst0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     0.880    clk_inst0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.167    -2.287 r  clk_inst0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.744    clk_inst0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.715 r  clk_inst0/inst/clkout1_buf/O
                         net (fo=2016, routed)        0.902    -0.813    glb_clk
    SLICE_X51Y41         FDRE                                         r  tmp_data_reg[1719]/C
                         clock pessimism              0.658    -0.156    
    SLICE_X51Y41         FDRE (Hold_fdre_C_D)         0.091    -0.065    tmp_data_reg[1719]
  -------------------------------------------------------------------
                         required time                          0.065    
                         arrival time                           0.058    
  -------------------------------------------------------------------
                         slack                                  0.123    

Slack (MET) :             0.123ns  (arrival time - required time)
  Source:                 tmp_data_reg[1714]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            tmp_data_reg[1722]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.480ns  (logic 0.186ns (38.738%)  route 0.294ns (61.262%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.812ns
    Source Clock Delay      (SCD):    -0.421ns
    Clock Pessimism Removal (CPR):    -0.658ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_inst0/inst/clk_in1_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.369     0.369 r  clk_inst0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.809    clk_inst0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.382    -1.574 r  clk_inst0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.075    clk_inst0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.049 r  clk_inst0/inst/clkout1_buf/O
                         net (fo=2016, routed)        0.628    -0.421    glb_clk
    SLICE_X53Y43         FDRE                                         r  tmp_data_reg[1714]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y43         FDRE (Prop_fdre_C_Q)         0.141    -0.280 r  tmp_data_reg[1714]/Q
                         net (fo=2, routed)           0.294     0.015    tmp_data_reg_n_0_[1714]
    SLICE_X51Y43         LUT6 (Prop_lut6_I2_O)        0.045     0.060 r  tmp_data[1722]_i_1/O
                         net (fo=1, routed)           0.000     0.060    tmp_data[1722]_i_1_n_0
    SLICE_X51Y43         FDRE                                         r  tmp_data_reg[1722]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_inst0/inst/clk_in1_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.400     0.400 r  clk_inst0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     0.880    clk_inst0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.167    -2.287 r  clk_inst0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.744    clk_inst0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.715 r  clk_inst0/inst/clkout1_buf/O
                         net (fo=2016, routed)        0.903    -0.812    glb_clk
    SLICE_X51Y43         FDRE                                         r  tmp_data_reg[1722]/C
                         clock pessimism              0.658    -0.155    
    SLICE_X51Y43         FDRE (Hold_fdre_C_D)         0.091    -0.064    tmp_data_reg[1722]
  -------------------------------------------------------------------
                         required time                          0.064    
                         arrival time                           0.060    
  -------------------------------------------------------------------
                         slack                                  0.123    

Slack (MET) :             0.142ns  (arrival time - required time)
  Source:                 tmp_data_reg[1873]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            tmp_data_reg[1881]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.276ns  (logic 0.186ns (67.417%)  route 0.090ns (32.583%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.806ns
    Source Clock Delay      (SCD):    -0.414ns
    Clock Pessimism Removal (CPR):    -0.406ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_inst0/inst/clk_in1_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.369     0.369 r  clk_inst0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.809    clk_inst0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.382    -1.574 r  clk_inst0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.075    clk_inst0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.049 r  clk_inst0/inst/clkout1_buf/O
                         net (fo=2016, routed)        0.635    -0.414    glb_clk
    SLICE_X35Y45         FDRE                                         r  tmp_data_reg[1873]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y45         FDRE (Prop_fdre_C_Q)         0.141    -0.273 r  tmp_data_reg[1873]/Q
                         net (fo=2, routed)           0.090    -0.183    tmp_data_reg_n_0_[1873]
    SLICE_X34Y45         LUT6 (Prop_lut6_I2_O)        0.045    -0.138 r  tmp_data[1881]_i_1/O
                         net (fo=1, routed)           0.000    -0.138    tmp_data[1881]_i_1_n_0
    SLICE_X34Y45         FDRE                                         r  tmp_data_reg[1881]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_inst0/inst/clk_in1_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.400     0.400 r  clk_inst0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     0.880    clk_inst0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.167    -2.287 r  clk_inst0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.744    clk_inst0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.715 r  clk_inst0/inst/clkout1_buf/O
                         net (fo=2016, routed)        0.909    -0.806    glb_clk
    SLICE_X34Y45         FDRE                                         r  tmp_data_reg[1881]/C
                         clock pessimism              0.406    -0.401    
    SLICE_X34Y45         FDRE (Hold_fdre_C_D)         0.121    -0.280    tmp_data_reg[1881]
  -------------------------------------------------------------------
                         required time                          0.280    
                         arrival time                          -0.138    
  -------------------------------------------------------------------
                         slack                                  0.142    

Slack (MET) :             0.144ns  (arrival time - required time)
  Source:                 tmp_data_reg[295]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            tmp_data_reg[303]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.249ns  (logic 0.186ns (74.808%)  route 0.063ns (25.192%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.866ns
    Source Clock Delay      (SCD):    -0.469ns
    Clock Pessimism Removal (CPR):    -0.410ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_inst0/inst/clk_in1_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.369     0.369 r  clk_inst0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.809    clk_inst0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.382    -1.574 r  clk_inst0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.075    clk_inst0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.049 r  clk_inst0/inst/clkout1_buf/O
                         net (fo=2016, routed)        0.580    -0.469    glb_clk
    SLICE_X72Y75         FDRE                                         r  tmp_data_reg[295]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y75         FDRE (Prop_fdre_C_Q)         0.141    -0.328 r  tmp_data_reg[295]/Q
                         net (fo=2, routed)           0.063    -0.266    tmp_data_reg_n_0_[295]
    SLICE_X73Y75         LUT6 (Prop_lut6_I2_O)        0.045    -0.221 r  tmp_data[303]_i_1/O
                         net (fo=1, routed)           0.000    -0.221    tmp_data[303]_i_1_n_0
    SLICE_X73Y75         FDRE                                         r  tmp_data_reg[303]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_inst0/inst/clk_in1_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.400     0.400 r  clk_inst0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     0.880    clk_inst0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.167    -2.287 r  clk_inst0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.744    clk_inst0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.715 r  clk_inst0/inst/clkout1_buf/O
                         net (fo=2016, routed)        0.849    -0.866    glb_clk
    SLICE_X73Y75         FDRE                                         r  tmp_data_reg[303]/C
                         clock pessimism              0.410    -0.456    
    SLICE_X73Y75         FDRE (Hold_fdre_C_D)         0.092    -0.364    tmp_data_reg[303]
  -------------------------------------------------------------------
                         required time                          0.364    
                         arrival time                          -0.221    
  -------------------------------------------------------------------
                         slack                                  0.144    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0
Waveform(ns):       { 0.000 15.000 }
Period(ns):         30.000
Sources:            { clk_inst0/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.170         30.000      27.830     RAMB36_X0Y16     rom_y_reg_rep_12/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.170         30.000      27.830     RAMB36_X0Y11     rom_y_reg_rep_16/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.170         30.000      27.830     RAMB36_X2Y11     rom_y_reg_rep_2/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.170         30.000      27.830     RAMB36_X1Y8      rom_y_reg_rep_23/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.170         30.000      27.830     RAMB36_X0Y7      rom_y_reg_rep_27/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.170         30.000      27.830     RAMB36_X0Y5      rom_y_reg_rep_30/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.170         30.000      27.830     RAMB36_X0Y1      rom_y_reg_rep_34/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.170         30.000      27.830     RAMB36_X1Y0      rom_y_reg_rep_38/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.170         30.000      27.830     RAMB36_X2Y1      rom_y_reg_rep_41/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.170         30.000      27.830     RAMB36_X1Y5      rom_y_reg_rep_45/CLKARDCLK
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       30.000      183.360    MMCME2_ADV_X1Y1  clk_inst0/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDSE/C              n/a            0.500         15.000      14.500     SLICE_X19Y43     epp_data_r_reg[11]/C
Low Pulse Width   Slow    FDSE/C              n/a            0.500         15.000      14.500     SLICE_X18Y49     epp_data_r_reg[13]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         15.000      14.500     SLICE_X19Y49     epp_data_r_reg[14]/C
Low Pulse Width   Slow    FDSE/C              n/a            0.500         15.000      14.500     SLICE_X19Y49     epp_data_r_reg[15]/C
Low Pulse Width   Slow    FDSE/C              n/a            0.500         15.000      14.500     SLICE_X18Y47     epp_data_r_reg[5]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         15.000      14.500     SLICE_X9Y73      tmp_data_reg[574]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         15.000      14.500     SLICE_X9Y73      tmp_data_reg[577]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         15.000      14.500     SLICE_X9Y76      tmp_data_reg[579]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         15.000      14.500     SLICE_X9Y73      tmp_data_reg[582]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         15.000      14.500     SLICE_X8Y76      tmp_data_reg[587]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         15.000      14.500     SLICE_X48Y42     tmp_data_reg[1758]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         15.000      14.500     SLICE_X48Y42     tmp_data_reg[1759]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         15.000      14.500     SLICE_X47Y41     tmp_data_reg[1761]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         15.000      14.500     SLICE_X46Y39     tmp_data_reg[1763]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         15.000      14.500     SLICE_X46Y40     tmp_data_reg[1765]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         15.000      14.500     SLICE_X48Y42     tmp_data_reg[1766]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         15.000      14.500     SLICE_X47Y42     tmp_data_reg[1767]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         15.000      14.500     SLICE_X47Y41     tmp_data_reg[1769]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         15.000      14.500     SLICE_X72Y57     tmp_data_reg[176]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         15.000      14.500     SLICE_X46Y39     tmp_data_reg[1771]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.408ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { clk_inst0/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            1.592         5.000       3.408      BUFGCTRL_X0Y1    clk_inst0/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         5.000       3.751      MMCME2_ADV_X1Y1  clk_inst0/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         5.000       3.751      MMCME2_ADV_X1Y1  clk_inst0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       5.000       95.000     MMCME2_ADV_X1Y1  clk_inst0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       5.000       208.360    MMCME2_ADV_X1Y1  clk_inst0/inst/mmcm_adv_inst/CLKFBOUT



