

================================================================
== Vitis HLS Report for 'infer'
================================================================
* Date:           Thu May 22 16:58:32 2025

* Version:        2024.2 (Build 5238294 on Nov  8 2024)
* Project:        lstm_hls
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.297 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +----------+----------+-----------+-----------+----------+----------+---------+
    |   Latency (cycles)  |   Latency (absolute)  |       Interval      | Pipeline|
    |    min   |    max   |    min    |    max    |    min   |    max   |   Type  |
    +----------+----------+-----------+-----------+----------+----------+---------+
    |  13462544|  13462544|  0.135 sec|  0.135 sec|  13462544|  13462544|       no|
    +----------+----------+-----------+-----------+----------+----------+---------+

    + Detail: 
        * Instance: 
        +---------------------------------------------------------------+----------------------------------------------------+----------+----------+-----------+-----------+----------+----------+------------------------------------------------+
        |                                                               |                                                    |   Latency (cycles)  |   Latency (absolute)  |       Interval      |                    Pipeline                    |
        |                            Instance                           |                       Module                       |    min   |    max   |    min    |    max    |    min   |    max   |                      Type                      |
        +---------------------------------------------------------------+----------------------------------------------------+----------+----------+-----------+-----------+----------+----------+------------------------------------------------+
        |grp_infer_Pipeline_1_fu_76                                     |infer_Pipeline_1                                    |       130|       130|   1.300 us|   1.300 us|       129|       129|  loop auto-rewind stp (delay=0 clock cycles(s))|
        |grp_infer_Pipeline_2_fu_82                                     |infer_Pipeline_2                                    |       130|       130|   1.300 us|   1.300 us|       129|       129|  loop auto-rewind stp (delay=0 clock cycles(s))|
        |grp_infer_Pipeline_3_fu_88                                     |infer_Pipeline_3                                    |       130|       130|   1.300 us|   1.300 us|       129|       129|  loop auto-rewind stp (delay=0 clock cycles(s))|
        |grp_infer_Pipeline_4_fu_94                                     |infer_Pipeline_4                                    |       130|       130|   1.300 us|   1.300 us|       129|       129|  loop auto-rewind stp (delay=0 clock cycles(s))|
        |grp_infer_Pipeline_5_fu_100                                    |infer_Pipeline_5                                    |       130|       130|   1.300 us|   1.300 us|       129|       129|  loop auto-rewind stp (delay=0 clock cycles(s))|
        |grp_infer_Pipeline_6_fu_106                                    |infer_Pipeline_6                                    |       130|       130|   1.300 us|   1.300 us|       129|       129|  loop auto-rewind stp (delay=0 clock cycles(s))|
        |grp_infer_Pipeline_32_fu_112                                   |infer_Pipeline_32                                   |        12|        12|   0.120 us|   0.120 us|        11|        11|  loop auto-rewind stp (delay=0 clock cycles(s))|
        |grp_infer_Outline_VITIS_LOOP_63_1_fu_118                       |infer_Outline_VITIS_LOOP_63_1                       |  13454701|  13454701|  0.135 sec|  0.135 sec|  13454701|  13454701|                                              no|
        |grp_infer_Pipeline_VITIS_LOOP_141_12_VITIS_LOOP_141_13_fu_152  |infer_Pipeline_VITIS_LOOP_141_12_VITIS_LOOP_141_13  |      7688|      7688|  76.880 us|  76.880 us|      7686|      7686|  loop auto-rewind stp (delay=0 clock cycles(s))|
        |grp_infer_Pipeline_VITIS_LOOP_34_110_fu_161                    |infer_Pipeline_VITIS_LOOP_34_110                    |        18|        18|   0.180 us|   0.180 us|        11|        11|  loop auto-rewind stp (delay=0 clock cycles(s))|
        +---------------------------------------------------------------+----------------------------------------------------+----------+----------+-----------+-----------+----------+----------+------------------------------------------------+

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 8
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.25>
ST_1 : Operation 9 [1/1] (3.25ns)   --->   "%gate_f = alloca i64 1" [lstm_hls/rnn.cpp:52]   --->   Operation 9 'alloca' 'gate_f' <Predicate = true> <Delay = 3.25>
ST_1 : Operation 10 [1/1] (3.25ns)   --->   "%gate_i = alloca i64 1" [lstm_hls/rnn.cpp:53]   --->   Operation 10 'alloca' 'gate_i' <Predicate = true> <Delay = 3.25>
ST_1 : Operation 11 [1/1] (3.25ns)   --->   "%stat_C = alloca i64 1" [lstm_hls/rnn.cpp:54]   --->   Operation 11 'alloca' 'stat_C' <Predicate = true> <Delay = 3.25>
ST_1 : Operation 12 [1/1] (3.25ns)   --->   "%C_t = alloca i64 1" [lstm_hls/rnn.cpp:55]   --->   Operation 12 'alloca' 'C_t' <Predicate = true> <Delay = 3.25>
ST_1 : Operation 13 [1/1] (3.25ns)   --->   "%gate_o = alloca i64 1" [lstm_hls/rnn.cpp:56]   --->   Operation 13 'alloca' 'gate_o' <Predicate = true> <Delay = 3.25>
ST_1 : Operation 14 [1/1] (3.25ns)   --->   "%h_t = alloca i64 1" [lstm_hls/rnn.cpp:57]   --->   Operation 14 'alloca' 'h_t' <Predicate = true> <Delay = 3.25>
ST_1 : Operation 15 [2/2] (0.00ns)   --->   "%call_ln0 = call void @infer_Pipeline_1, i32 %gate_f"   --->   Operation 15 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Generic Core
ST_1 : Operation 16 [2/2] (0.00ns)   --->   "%call_ln0 = call void @infer_Pipeline_2, i32 %gate_i"   --->   Operation 16 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Generic Core
ST_1 : Operation 17 [2/2] (0.00ns)   --->   "%call_ln0 = call void @infer_Pipeline_3, i32 %stat_C"   --->   Operation 17 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Generic Core
ST_1 : Operation 18 [2/2] (0.00ns)   --->   "%call_ln0 = call void @infer_Pipeline_4, i32 %C_t"   --->   Operation 18 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Generic Core
ST_1 : Operation 19 [2/2] (0.00ns)   --->   "%call_ln0 = call void @infer_Pipeline_5, i32 %gate_o"   --->   Operation 19 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Generic Core
ST_1 : Operation 20 [2/2] (0.00ns)   --->   "%call_ln0 = call void @infer_Pipeline_6, i32 %h_t"   --->   Operation 20 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Generic Core
ST_1 : Operation 21 [2/2] (0.00ns)   --->   "%call_ln0 = call void @infer_Pipeline_32, i32 %res"   --->   Operation 21 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Generic Core

State 2 <SV = 1> <Delay = 5.09>
ST_2 : Operation 22 [1/2] (5.09ns)   --->   "%call_ln0 = call void @infer_Pipeline_1, i32 %gate_f"   --->   Operation 22 'call' 'call_ln0' <Predicate = true> <Delay = 5.09> <CoreType = "Generic">   --->   Generic Core
ST_2 : Operation 23 [1/2] (5.09ns)   --->   "%call_ln0 = call void @infer_Pipeline_2, i32 %gate_i"   --->   Operation 23 'call' 'call_ln0' <Predicate = true> <Delay = 5.09> <CoreType = "Generic">   --->   Generic Core
ST_2 : Operation 24 [1/2] (5.09ns)   --->   "%call_ln0 = call void @infer_Pipeline_3, i32 %stat_C"   --->   Operation 24 'call' 'call_ln0' <Predicate = true> <Delay = 5.09> <CoreType = "Generic">   --->   Generic Core
ST_2 : Operation 25 [1/2] (5.09ns)   --->   "%call_ln0 = call void @infer_Pipeline_4, i32 %C_t"   --->   Operation 25 'call' 'call_ln0' <Predicate = true> <Delay = 5.09> <CoreType = "Generic">   --->   Generic Core
ST_2 : Operation 26 [1/2] (5.09ns)   --->   "%call_ln0 = call void @infer_Pipeline_5, i32 %gate_o"   --->   Operation 26 'call' 'call_ln0' <Predicate = true> <Delay = 5.09> <CoreType = "Generic">   --->   Generic Core
ST_2 : Operation 27 [1/2] (5.09ns)   --->   "%call_ln0 = call void @infer_Pipeline_6, i32 %h_t"   --->   Operation 27 'call' 'call_ln0' <Predicate = true> <Delay = 5.09> <CoreType = "Generic">   --->   Generic Core
ST_2 : Operation 28 [1/2] (4.91ns)   --->   "%call_ln0 = call void @infer_Pipeline_32, i32 %res"   --->   Operation 28 'call' 'call_ln0' <Predicate = true> <Delay = 4.91> <CoreType = "Generic">   --->   Generic Core

State 3 <SV = 2> <Delay = 0.00>
ST_3 : Operation 29 [2/2] (0.00ns)   --->   "%call_ln0 = call void @infer_Outline_VITIS_LOOP_63_1, i32 %gate_o, i32 %h_t, i32 %stat_C, i32 %C_t, i32 %gate_i, i32 %gate_f, i32 %input_r, i32 %Weight0_f, i32 %Bias0_f, i32 %Weight0_i, i32 %Bias0_i, i32 %Weight0_c, i32 %Bias0_c, i58 %table_exp_Z1_ap_ufixed_58_1_ap_q_mode_5_ap_o_mode_3_0_array, i26 %table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array, i42 %table_f_Z2_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array, i32 %Weight0_o, i32 %Bias0_o"   --->   Operation 29 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Generic Core

State 4 <SV = 3> <Delay = 1.78>
ST_4 : Operation 30 [1/2] (1.78ns)   --->   "%call_ln0 = call void @infer_Outline_VITIS_LOOP_63_1, i32 %gate_o, i32 %h_t, i32 %stat_C, i32 %C_t, i32 %gate_i, i32 %gate_f, i32 %input_r, i32 %Weight0_f, i32 %Bias0_f, i32 %Weight0_i, i32 %Bias0_i, i32 %Weight0_c, i32 %Bias0_c, i58 %table_exp_Z1_ap_ufixed_58_1_ap_q_mode_5_ap_o_mode_3_0_array, i26 %table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array, i42 %table_f_Z2_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array, i32 %Weight0_o, i32 %Bias0_o"   --->   Operation 30 'call' 'call_ln0' <Predicate = true> <Delay = 1.78> <CoreType = "Generic">   --->   Generic Core

State 5 <SV = 4> <Delay = 0.00>
ST_5 : Operation 31 [2/2] (0.00ns)   --->   "%call_ln0 = call void @infer_Pipeline_VITIS_LOOP_141_12_VITIS_LOOP_141_13, i32 %h_t, i32 %res, i32 %Weight_lc"   --->   Operation 31 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Generic Core

State 6 <SV = 5> <Delay = 0.00>
ST_6 : Operation 32 [1/2] (0.00ns)   --->   "%call_ln0 = call void @infer_Pipeline_VITIS_LOOP_141_12_VITIS_LOOP_141_13, i32 %h_t, i32 %res, i32 %Weight_lc"   --->   Operation 32 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Generic Core

State 7 <SV = 6> <Delay = 0.00>
ST_7 : Operation 33 [2/2] (0.00ns)   --->   "%call_ln0 = call void @infer_Pipeline_VITIS_LOOP_34_110, i32 %res, i32 %Bias_lc"   --->   Operation 33 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Generic Core

State 8 <SV = 7> <Delay = 0.00>
ST_8 : Operation 34 [1/2] (0.00ns)   --->   "%call_ln0 = call void @infer_Pipeline_VITIS_LOOP_34_110, i32 %res, i32 %Bias_lc"   --->   Operation 34 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Generic Core
ST_8 : Operation 35 [1/1] (0.00ns)   --->   "%ret_ln151 = ret" [lstm_hls/rnn.cpp:151]   --->   Operation 35 'ret' 'ret_ln151' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ input_r]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ res]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[01]; IO mode=ap_memory:ce=0
Port [ Weight0_f]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ Bias0_f]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ Weight0_i]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ Bias0_i]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ Weight0_c]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ Bias0_c]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ table_exp_Z1_ap_ufixed_58_1_ap_q_mode_5_ap_o_mode_3_0_array]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[11]; IO mode=ap_memory:ce=0
Port [ table_f_Z2_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ Weight0_o]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ Bias0_o]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ Weight_lc]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ Bias_lc]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
gate_f    (alloca) [ 001110000]
gate_i    (alloca) [ 001110000]
stat_C    (alloca) [ 001110000]
C_t       (alloca) [ 001110000]
gate_o    (alloca) [ 001110000]
h_t       (alloca) [ 001111100]
call_ln0  (call  ) [ 000000000]
call_ln0  (call  ) [ 000000000]
call_ln0  (call  ) [ 000000000]
call_ln0  (call  ) [ 000000000]
call_ln0  (call  ) [ 000000000]
call_ln0  (call  ) [ 000000000]
call_ln0  (call  ) [ 000000000]
call_ln0  (call  ) [ 000000000]
call_ln0  (call  ) [ 000000000]
call_ln0  (call  ) [ 000000000]
ret_ln151 (ret   ) [ 000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="input_r">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_r"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="res">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="res"/><MemPortTyVec>0 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="Weight0_f">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Weight0_f"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="Bias0_f">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Bias0_f"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="Weight0_i">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Weight0_i"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="Bias0_i">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Bias0_i"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="Weight0_c">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Weight0_c"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="Bias0_c">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Bias0_c"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="table_exp_Z1_ap_ufixed_58_1_ap_q_mode_5_ap_o_mode_3_0_array">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="table_exp_Z1_ap_ufixed_58_1_ap_q_mode_5_ap_o_mode_3_0_array"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="table_f_Z2_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="table_f_Z2_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="Weight0_o">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Weight0_o"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="24" class="1000" name="Bias0_o">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Bias0_o"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="26" class="1000" name="Weight_lc">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Weight_lc"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="28" class="1000" name="Bias_lc">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Bias_lc"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="infer_Pipeline_1"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="infer_Pipeline_2"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="infer_Pipeline_3"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="infer_Pipeline_4"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="infer_Pipeline_5"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="infer_Pipeline_6"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="infer_Pipeline_32"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="infer_Outline_VITIS_LOOP_63_1"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="infer_Pipeline_VITIS_LOOP_141_12_VITIS_LOOP_141_13"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="infer_Pipeline_VITIS_LOOP_34_110"/></StgValue>
</bind>
</comp>

<comp id="52" class="1004" name="gate_f_alloca_fu_52">
<pin_list>
<pin id="53" dir="0" index="0" bw="1" slack="0"/>
<pin id="54" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="gate_f/1 "/>
</bind>
</comp>

<comp id="56" class="1004" name="gate_i_alloca_fu_56">
<pin_list>
<pin id="57" dir="0" index="0" bw="1" slack="0"/>
<pin id="58" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="gate_i/1 "/>
</bind>
</comp>

<comp id="60" class="1004" name="stat_C_alloca_fu_60">
<pin_list>
<pin id="61" dir="0" index="0" bw="1" slack="0"/>
<pin id="62" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="stat_C/1 "/>
</bind>
</comp>

<comp id="64" class="1004" name="C_t_alloca_fu_64">
<pin_list>
<pin id="65" dir="0" index="0" bw="1" slack="0"/>
<pin id="66" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="C_t/1 "/>
</bind>
</comp>

<comp id="68" class="1004" name="gate_o_alloca_fu_68">
<pin_list>
<pin id="69" dir="0" index="0" bw="1" slack="0"/>
<pin id="70" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="gate_o/1 "/>
</bind>
</comp>

<comp id="72" class="1004" name="h_t_alloca_fu_72">
<pin_list>
<pin id="73" dir="0" index="0" bw="1" slack="0"/>
<pin id="74" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="h_t/1 "/>
</bind>
</comp>

<comp id="76" class="1004" name="grp_infer_Pipeline_1_fu_76">
<pin_list>
<pin id="77" dir="0" index="0" bw="0" slack="0"/>
<pin id="78" dir="0" index="1" bw="32" slack="0"/>
<pin id="79" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln0/1 "/>
</bind>
</comp>

<comp id="82" class="1004" name="grp_infer_Pipeline_2_fu_82">
<pin_list>
<pin id="83" dir="0" index="0" bw="0" slack="0"/>
<pin id="84" dir="0" index="1" bw="32" slack="0"/>
<pin id="85" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln0/1 "/>
</bind>
</comp>

<comp id="88" class="1004" name="grp_infer_Pipeline_3_fu_88">
<pin_list>
<pin id="89" dir="0" index="0" bw="0" slack="0"/>
<pin id="90" dir="0" index="1" bw="32" slack="0"/>
<pin id="91" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln0/1 "/>
</bind>
</comp>

<comp id="94" class="1004" name="grp_infer_Pipeline_4_fu_94">
<pin_list>
<pin id="95" dir="0" index="0" bw="0" slack="0"/>
<pin id="96" dir="0" index="1" bw="32" slack="0"/>
<pin id="97" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln0/1 "/>
</bind>
</comp>

<comp id="100" class="1004" name="grp_infer_Pipeline_5_fu_100">
<pin_list>
<pin id="101" dir="0" index="0" bw="0" slack="0"/>
<pin id="102" dir="0" index="1" bw="32" slack="0"/>
<pin id="103" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln0/1 "/>
</bind>
</comp>

<comp id="106" class="1004" name="grp_infer_Pipeline_6_fu_106">
<pin_list>
<pin id="107" dir="0" index="0" bw="0" slack="0"/>
<pin id="108" dir="0" index="1" bw="32" slack="0"/>
<pin id="109" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln0/1 "/>
</bind>
</comp>

<comp id="112" class="1004" name="grp_infer_Pipeline_32_fu_112">
<pin_list>
<pin id="113" dir="0" index="0" bw="0" slack="0"/>
<pin id="114" dir="0" index="1" bw="32" slack="0"/>
<pin id="115" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln0/1 "/>
</bind>
</comp>

<comp id="118" class="1004" name="grp_infer_Outline_VITIS_LOOP_63_1_fu_118">
<pin_list>
<pin id="119" dir="0" index="0" bw="0" slack="0"/>
<pin id="120" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="121" dir="0" index="2" bw="32" slack="2147483647"/>
<pin id="122" dir="0" index="3" bw="32" slack="2147483647"/>
<pin id="123" dir="0" index="4" bw="32" slack="2147483647"/>
<pin id="124" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="125" dir="0" index="6" bw="32" slack="2147483647"/>
<pin id="126" dir="0" index="7" bw="32" slack="0"/>
<pin id="127" dir="0" index="8" bw="32" slack="0"/>
<pin id="128" dir="0" index="9" bw="32" slack="0"/>
<pin id="129" dir="0" index="10" bw="32" slack="0"/>
<pin id="130" dir="0" index="11" bw="32" slack="0"/>
<pin id="131" dir="0" index="12" bw="32" slack="0"/>
<pin id="132" dir="0" index="13" bw="32" slack="0"/>
<pin id="133" dir="0" index="14" bw="58" slack="0"/>
<pin id="134" dir="0" index="15" bw="26" slack="0"/>
<pin id="135" dir="0" index="16" bw="42" slack="0"/>
<pin id="136" dir="0" index="17" bw="32" slack="0"/>
<pin id="137" dir="0" index="18" bw="32" slack="0"/>
<pin id="138" dir="1" index="19" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln0/3 "/>
</bind>
</comp>

<comp id="152" class="1004" name="grp_infer_Pipeline_VITIS_LOOP_141_12_VITIS_LOOP_141_13_fu_152">
<pin_list>
<pin id="153" dir="0" index="0" bw="0" slack="0"/>
<pin id="154" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="155" dir="0" index="2" bw="32" slack="0"/>
<pin id="156" dir="0" index="3" bw="32" slack="0"/>
<pin id="157" dir="1" index="4" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln0/5 "/>
</bind>
</comp>

<comp id="161" class="1004" name="grp_infer_Pipeline_VITIS_LOOP_34_110_fu_161">
<pin_list>
<pin id="162" dir="0" index="0" bw="0" slack="0"/>
<pin id="163" dir="0" index="1" bw="32" slack="0"/>
<pin id="164" dir="0" index="2" bw="32" slack="0"/>
<pin id="165" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln0/7 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="55"><net_src comp="30" pin="0"/><net_sink comp="52" pin=0"/></net>

<net id="59"><net_src comp="30" pin="0"/><net_sink comp="56" pin=0"/></net>

<net id="63"><net_src comp="30" pin="0"/><net_sink comp="60" pin=0"/></net>

<net id="67"><net_src comp="30" pin="0"/><net_sink comp="64" pin=0"/></net>

<net id="71"><net_src comp="30" pin="0"/><net_sink comp="68" pin=0"/></net>

<net id="75"><net_src comp="30" pin="0"/><net_sink comp="72" pin=0"/></net>

<net id="80"><net_src comp="32" pin="0"/><net_sink comp="76" pin=0"/></net>

<net id="81"><net_src comp="52" pin="1"/><net_sink comp="76" pin=1"/></net>

<net id="86"><net_src comp="34" pin="0"/><net_sink comp="82" pin=0"/></net>

<net id="87"><net_src comp="56" pin="1"/><net_sink comp="82" pin=1"/></net>

<net id="92"><net_src comp="36" pin="0"/><net_sink comp="88" pin=0"/></net>

<net id="93"><net_src comp="60" pin="1"/><net_sink comp="88" pin=1"/></net>

<net id="98"><net_src comp="38" pin="0"/><net_sink comp="94" pin=0"/></net>

<net id="99"><net_src comp="64" pin="1"/><net_sink comp="94" pin=1"/></net>

<net id="104"><net_src comp="40" pin="0"/><net_sink comp="100" pin=0"/></net>

<net id="105"><net_src comp="68" pin="1"/><net_sink comp="100" pin=1"/></net>

<net id="110"><net_src comp="42" pin="0"/><net_sink comp="106" pin=0"/></net>

<net id="111"><net_src comp="72" pin="1"/><net_sink comp="106" pin=1"/></net>

<net id="116"><net_src comp="44" pin="0"/><net_sink comp="112" pin=0"/></net>

<net id="117"><net_src comp="2" pin="0"/><net_sink comp="112" pin=1"/></net>

<net id="139"><net_src comp="46" pin="0"/><net_sink comp="118" pin=0"/></net>

<net id="140"><net_src comp="0" pin="0"/><net_sink comp="118" pin=7"/></net>

<net id="141"><net_src comp="4" pin="0"/><net_sink comp="118" pin=8"/></net>

<net id="142"><net_src comp="6" pin="0"/><net_sink comp="118" pin=9"/></net>

<net id="143"><net_src comp="8" pin="0"/><net_sink comp="118" pin=10"/></net>

<net id="144"><net_src comp="10" pin="0"/><net_sink comp="118" pin=11"/></net>

<net id="145"><net_src comp="12" pin="0"/><net_sink comp="118" pin=12"/></net>

<net id="146"><net_src comp="14" pin="0"/><net_sink comp="118" pin=13"/></net>

<net id="147"><net_src comp="16" pin="0"/><net_sink comp="118" pin=14"/></net>

<net id="148"><net_src comp="18" pin="0"/><net_sink comp="118" pin=15"/></net>

<net id="149"><net_src comp="20" pin="0"/><net_sink comp="118" pin=16"/></net>

<net id="150"><net_src comp="22" pin="0"/><net_sink comp="118" pin=17"/></net>

<net id="151"><net_src comp="24" pin="0"/><net_sink comp="118" pin=18"/></net>

<net id="158"><net_src comp="48" pin="0"/><net_sink comp="152" pin=0"/></net>

<net id="159"><net_src comp="2" pin="0"/><net_sink comp="152" pin=2"/></net>

<net id="160"><net_src comp="26" pin="0"/><net_sink comp="152" pin=3"/></net>

<net id="166"><net_src comp="50" pin="0"/><net_sink comp="161" pin=0"/></net>

<net id="167"><net_src comp="2" pin="0"/><net_sink comp="161" pin=1"/></net>

<net id="168"><net_src comp="28" pin="0"/><net_sink comp="161" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: res | {1 2 5 6 7 8 }
 - Input state : 
	Port: infer : input_r | {3 4 }
	Port: infer : res | {5 6 7 8 }
	Port: infer : Weight0_f | {3 4 }
	Port: infer : Bias0_f | {3 4 }
	Port: infer : Weight0_i | {3 4 }
	Port: infer : Bias0_i | {3 4 }
	Port: infer : Weight0_c | {3 4 }
	Port: infer : Bias0_c | {3 4 }
	Port: infer : table_exp_Z1_ap_ufixed_58_1_ap_q_mode_5_ap_o_mode_3_0_array | {3 4 }
	Port: infer : table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array | {3 4 }
	Port: infer : table_f_Z2_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array | {3 4 }
	Port: infer : Weight0_o | {3 4 }
	Port: infer : Bias0_o | {3 4 }
	Port: infer : Weight_lc | {5 6 }
	Port: infer : Bias_lc | {7 8 }
  - Chain level:
	State 1
		call_ln0 : 1
		call_ln0 : 1
		call_ln0 : 1
		call_ln0 : 1
		call_ln0 : 1
		call_ln0 : 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|---------------------------------------------------------------|---------|---------|---------|---------|---------|---------|
| Operation|                        Functional Unit                        |   BRAM  |   DSP   |  Delay  |    FF   |   LUT   |   URAM  |
|----------|---------------------------------------------------------------|---------|---------|---------|---------|---------|---------|
|          |                   grp_infer_Pipeline_1_fu_76                  |    0    |    0    |    0    |    8    |    30   |    0    |
|          |                   grp_infer_Pipeline_2_fu_82                  |    0    |    0    |    0    |    8    |    30   |    0    |
|          |                   grp_infer_Pipeline_3_fu_88                  |    0    |    0    |    0    |    8    |    30   |    0    |
|          |                   grp_infer_Pipeline_4_fu_94                  |    0    |    0    |    0    |    8    |    30   |    0    |
|   call   |                  grp_infer_Pipeline_5_fu_100                  |    0    |    0    |    0    |    8    |    30   |    0    |
|          |                  grp_infer_Pipeline_6_fu_106                  |    0    |    0    |    0    |    8    |    30   |    0    |
|          |                  grp_infer_Pipeline_32_fu_112                 |    0    |    0    |    0    |    4    |    26   |    0    |
|          |            grp_infer_Outline_VITIS_LOOP_63_1_fu_118           |    3    |   156   | 127.517 |  19135  |  24680  |    0    |
|          | grp_infer_Pipeline_VITIS_LOOP_141_12_VITIS_LOOP_141_13_fu_152 |    0    |    5    |  6.352  |   632   |   868   |    0    |
|          |          grp_infer_Pipeline_VITIS_LOOP_34_110_fu_161          |    0    |    2    |  3.176  |   314   |   434   |    0    |
|----------|---------------------------------------------------------------|---------|---------|---------|---------|---------|---------|
|   Total  |                                                               |    3    |   163   | 137.045 |  20133  |  26188  |    0    |
|----------|---------------------------------------------------------------|---------|---------|---------|---------|---------|---------|

Memories:
+------+--------+--------+--------+--------+
|      |  BRAM  |   FF   |   LUT  |  URAM  |
+------+--------+--------+--------+--------+
|  C_t |    1   |    0   |    0   |    0   |
|gate_f|    2   |    0   |    0   |    0   |
|gate_i|    2   |    0   |    0   |    0   |
|gate_o|    2   |    0   |    0   |    0   |
|  h_t |    1   |    0   |    0   |    0   |
|stat_C|    2   |    0   |    0   |    0   |
+------+--------+--------+--------+--------+
| Total|   10   |    0   |    0   |    0   |
+------+--------+--------+--------+--------+

* Register list:
N/A

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+--------+--------+--------+--------+--------+
|           |  BRAM  |   DSP  |  Delay |   FF   |   LUT  |  URAM  |
+-----------+--------+--------+--------+--------+--------+--------+
|  Function |    3   |   163  |   137  |  20133 |  26188 |    0   |
|   Memory  |   10   |    -   |    -   |    0   |    0   |    0   |
|Multiplexer|    -   |    -   |    -   |    -   |    -   |    -   |
|  Register |    -   |    -   |    -   |    -   |    -   |    -   |
+-----------+--------+--------+--------+--------+--------+--------+
|   Total   |   13   |   163  |   137  |  20133 |  26188 |    0   |
+-----------+--------+--------+--------+--------+--------+--------+
