{"vcs1":{"timestamp_begin":1684316078.734425143, "rt":1.58, "ut":0.41, "st":0.21}}
{"vcselab":{"timestamp_begin":1684316080.401784458, "rt":1.38, "ut":0.39, "st":0.16}}
{"link":{"timestamp_begin":1684316081.855822495, "rt":0.47, "ut":0.24, "st":0.13}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1684316078.093176581}
{"VCS_COMP_START_TIME": 1684316078.093176581}
{"VCS_COMP_END_TIME": 1684316083.874117224}
{"VCS_USER_OPTIONS": "testbench.v SRAM.v -full64 -R -debug_access+all +v2k +neg_tchk"}
{"vcs1": {"peak_mem": 330632}}
{"stitch_vcselab": {"peak_mem": 211944}}
