,clone_url,created_at,description,forks_count,full_name,id,language,name,size,stargazers_count,updated_at,topics,license_url
0,https://github.com/prajwalgekkouga/AHB-to-APB-Bridge.git,2022-10-04 10:20:04+00:00,The AHB to APB bridge is an AHB slave and the only APB master which provides an interface between the highspeed AHB and the low-power APB. Read and write transfers on the AHB are converted into equivalent transfers on the APB.,8,prajwalgekkouga/AHB-to-APB-Bridge,545412126,Verilog,AHB-to-APB-Bridge,36,37,2024-04-11 08:23:47+00:00,"['ahb', 'amba', 'apb', 'digital', 'fpga', 'modelsim', 'verilog', 'verilog-project']",None
1,https://github.com/TinyTapeout/tinytapeout-02.git,2022-10-12 17:03:58+00:00,TinyTapeout-02 submission repository,4,TinyTapeout/tinytapeout-02,550380922,Verilog,tinytapeout-02,586262,26,2024-04-10 19:44:30+00:00,[],https://api.github.com/licenses/apache-2.0
2,https://github.com/PacktPublishing/Architecting-and-Building-High-Speed-SoCs.git,2022-10-13 08:47:59+00:00,"Architecting and Building High Speed SoCs, published by Packt",4,PacktPublishing/Architecting-and-Building-High-Speed-SoCs,550739190,Verilog,Architecting-and-Building-High-Speed-SoCs,80238,18,2024-04-11 03:02:03+00:00,[],https://api.github.com/licenses/mit
3,https://github.com/BigPig-Bro/Cyclone-IV.git,2022-10-07 07:00:33+00:00,【例程】简单的FPGA入门项目 适用于各类Cyclone 开发板,1,BigPig-Bro/Cyclone-IV,547121130,Verilog,Cyclone-IV,376862,15,2024-02-24 17:18:08+00:00,[],None
4,https://github.com/tsnlab/npu.git,2022-10-06 07:27:31+00:00,,9,tsnlab/npu,546507463,Verilog,npu,984,14,2024-04-03 01:28:04+00:00,[],https://api.github.com/licenses/cern-ohl-s-2.0
5,https://github.com/briansune/Kintex-7-OV13850-Verilog.git,2022-10-16 23:43:37+00:00,kintex7 ov13850 fpga mipi camera,2,briansune/Kintex-7-OV13850-Verilog,552601595,Verilog,Kintex-7-OV13850-Verilog,14828,12,2024-02-28 05:37:15+00:00,"['fpga', 'kintex7', 'mipi-csi', 'ov13850', 'xilinx', 'cam1320']",https://api.github.com/licenses/mit
6,https://github.com/RicoLi424/CNN-Digit-Recognition-Accelerated-on-FPGA.git,2022-10-14 19:07:31+00:00,A CNN-based hardware digit/image recognition module designed on PyTorch and then implemented with Verilog on FPGA,0,RicoLi424/CNN-Digit-Recognition-Accelerated-on-FPGA,551623742,Verilog,CNN-Digit-Recognition-Accelerated-on-FPGA,110413,12,2024-03-12 13:49:35+00:00,[],None
7,https://github.com/opengateware/arcade-bankp.git,2022-10-08 10:12:00+00:00,Bank Panic/Combat Hawk Compatible Gateware IP Core,1,opengateware/arcade-bankp,547800360,Verilog,arcade-bankp,7830,11,2022-12-27 05:57:10+00:00,"['analogue-pocket', 'arcade', 'fpga', 'gateware', 'sega', 'bank-panic']",https://api.github.com/licenses/gpl-2.0
8,https://github.com/EECS150/fpga_project_skeleton_fa22.git,2022-10-12 23:12:22+00:00,,5,EECS150/fpga_project_skeleton_fa22,550525542,Verilog,fpga_project_skeleton_fa22,19500,10,2024-03-31 10:42:35+00:00,[],None
9,https://github.com/CSI-SCT-SB/CSL-202-Digital-Lab.git,2022-10-21 13:54:02+00:00,A repository for Digital Lab Codes and Materials,4,CSI-SCT-SB/CSL-202-Digital-Lab,555397523,Verilog,CSL-202-Digital-Lab,2065,9,2023-09-23 17:53:28+00:00,"['hacktoberfest', 'hacktoberfest2022', 'csi', 'digital', 'organizer']",None
10,https://github.com/wanderingnail/AXI_DMA.git,2022-10-09 02:14:16+00:00,,3,wanderingnail/AXI_DMA,548148950,Verilog,AXI_DMA,2721,8,2024-02-06 08:53:51+00:00,[],None
11,https://github.com/learn-cocotb/tutorial.git,2022-10-05 05:12:35+00:00,Complete tutorial code.,28,learn-cocotb/tutorial,545859211,Verilog,tutorial,44,7,2023-10-08 06:05:45+00:00,[],https://api.github.com/licenses/bsd-2-clause
12,https://github.com/mjmaher987/Digital-Systems-Design-Lab.git,2022-10-21 15:54:48+00:00,Digital Systems Design LAB - Sharif University of Technology,0,mjmaher987/Digital-Systems-Design-Lab,555452252,Verilog,Digital-Systems-Design-Lab,296,7,2024-04-01 12:49:21+00:00,"['hdl', 'isim', 'verilog']",None
13,https://github.com/dkgrizzly/pano_term.git,2022-10-12 17:42:01+00:00,Pano Term,1,dkgrizzly/pano_term,550397893,Verilog,pano_term,36124,7,2024-02-07 17:40:11+00:00,[],None
14,https://github.com/romavis/lwdo-sdr-fw.git,2022-10-10 14:35:44+00:00,LWDO-SDR firmware (FPGA & FTDI),3,romavis/lwdo-sdr-fw,549012535,Verilog,lwdo-sdr-fw,361,7,2024-04-10 13:18:43+00:00,"['ice40', 'nextpnr', 'sdr', 'verilog', 'yosys']",https://api.github.com/licenses/mit
15,https://github.com/Zzzz0zzzZ/hardware-course-design.git,2022-10-22 13:59:47+00:00,北工大硬件类课设仓库（数字逻辑、汇编、计算机组成原理、计算机体系结构、操作系统）,1,Zzzz0zzzZ/hardware-course-design,555859915,Verilog,hardware-course-design,35268,6,2024-03-21 00:28:06+00:00,[],None
16,https://github.com/yathAg/Physical_Verification_SKY130A.git,2022-10-11 16:55:50+00:00,Understanding Physical Verification using open source tools such as Magic and Netgen,5,yathAg/Physical_Verification_SKY130A,549739957,Verilog,Physical_Verification_SKY130A,68469,5,2023-02-27 12:31:13+00:00,[],None
17,https://github.com/va7deo/alpha68k.git,2022-10-12 21:15:04+00:00,alpha denshi 68k,1,va7deo/alpha68k,550487050,Verilog,alpha68k,55142,5,2023-11-07 19:03:38+00:00,[],https://api.github.com/licenses/gpl-2.0
18,https://github.com/Roodaki/MIPS-Processor.git,2022-10-20 14:54:05+00:00,Implementation of a 32-bit MIPS processor using Verilog HDL with advanced features like a 5-stage pipeline and instruction/data caches.,0,Roodaki/MIPS-Processor,554878396,Verilog,MIPS-Processor,27,5,2023-09-26 12:50:40+00:00,"['mips', 'cpu', 'computer-architecture']",None
19,https://github.com/Abd1997-Dev/Design-of-Area-Effcient-Low-Latency-5G-Compliant-LDPC-Decoder-Architecture.git,2022-10-19 19:31:38+00:00,This is my MTech Thesis Dissertation Topic.,1,Abd1997-Dev/Design-of-Area-Effcient-Low-Latency-5G-Compliant-LDPC-Decoder-Architecture,554419260,Verilog,Design-of-Area-Effcient-Low-Latency-5G-Compliant-LDPC-Decoder-Architecture,2803,5,2024-01-19 05:24:08+00:00,[],None
20,https://github.com/MiSTer-devel/Arcade-BankPanic_MiSTer.git,2022-10-04 15:47:10+00:00,BankPanic FPGA core for MiSTer,4,MiSTer-devel/Arcade-BankPanic_MiSTer,545568863,Verilog,Arcade-BankPanic_MiSTer,2622,4,2022-11-04 01:33:45+00:00,[],https://api.github.com/licenses/gpl-2.0
21,https://github.com/rvem/itmo-comp-arch-2022.git,2022-10-13 14:08:01+00:00,,16,rvem/itmo-comp-arch-2022,550901589,Verilog,itmo-comp-arch-2022,41,4,2023-10-10 20:10:09+00:00,[],None
22,https://github.com/fluctlight001/Nova164_RV_I.git,2022-10-19 15:42:20+00:00,RV64I 5-stags-pipeline core,0,fluctlight001/Nova164_RV_I,554309546,Verilog,Nova164_RV_I,9646,4,2024-03-31 06:41:54+00:00,[],None
23,https://github.com/xiachunqiudong/my86_pipe.git,2022-10-19 14:11:36+00:00,y86-64 pipe implement,0,xiachunqiudong/my86_pipe,554260152,Verilog,my86_pipe,2630,4,2024-02-28 06:37:30+00:00,[],None
24,https://github.com/wld2000/FPGA.git,2022-10-19 02:15:09+00:00,基于FPGA多通道数据采集器,0,wld2000/FPGA,553940592,Verilog,FPGA,17,4,2024-03-30 02:13:59+00:00,[],None
25,https://github.com/hnyls2002/Gnosis.git,2022-10-22 03:32:05+00:00,"A Gnosis is an item used by The Seven to directly resonate with Celestia, and is proof of an archon's status as one of The Seven.",0,hnyls2002/Gnosis,555667759,Verilog,Gnosis,955,4,2023-12-22 08:25:12+00:00,[],None
26,https://github.com/wanderingnail/APB_ASYNCHRONOUS_BRIDGE.git,2022-10-09 02:19:12+00:00,,1,wanderingnail/APB_ASYNCHRONOUS_BRIDGE,548150448,Verilog,APB_ASYNCHRONOUS_BRIDGE,561,4,2023-10-19 07:44:14+00:00,[],None
27,https://github.com/Jayanth-sharma/Mixed-signal-Two-Step-Flash-ADC.git,2022-10-07 14:02:33+00:00,This circuit is a part of Mixed Signal SOC design.,0,Jayanth-sharma/Mixed-signal-Two-Step-Flash-ADC,547332072,Verilog,Mixed-signal-Two-Step-Flash-ADC,6950,4,2024-04-02 17:40:31+00:00,[],https://api.github.com/licenses/gpl-3.0
28,https://github.com/xeonds/xeonds.github.io.git,2022-10-11 15:37:59+00:00,My blog.,0,xeonds/xeonds.github.io,549697979,Verilog,xeonds.github.io,111881,4,2024-02-25 15:52:13+00:00,[],None
29,https://github.com/yfjobs97/MSDAP.git,2022-10-06 06:51:22+00:00,Mini Stereo Digital Audio Processor (MSDAP),0,yfjobs97/MSDAP,546490572,Verilog,MSDAP,49245,3,2023-09-13 06:20:14+00:00,[],None
30,https://github.com/qweryy0566/Toy-CPU-2022.git,2022-10-18 03:10:07+00:00,计算机系统（1） 2022 大作业,0,qweryy0566/Toy-CPU-2022,553315493,Verilog,Toy-CPU-2022,13807,3,2024-01-29 12:27:04+00:00,[],None
31,https://github.com/HurleyResearch/nRFICE.git,2022-10-07 23:13:13+00:00,nRF5340 with ICE40UP5K including JLink OB for instant BLE and FPGA development with zero dongles,0,HurleyResearch/nRFICE,547573215,Verilog,nRFICE,5517,3,2024-02-14 21:15:06+00:00,[],https://api.github.com/licenses/gpl-3.0
32,https://github.com/SJTU-ECTL/HEDALS.git,2022-10-08 15:57:07+00:00,Highly efficient delay-driven approximate logic synthesis,0,SJTU-ECTL/HEDALS,547940076,Verilog,HEDALS,6019,3,2023-10-21 01:04:51+00:00,"['approximate-computing', 'logic-synthesis']",https://api.github.com/licenses/bsd-3-clause
33,https://github.com/dkgrizzly/nespc.git,2022-10-14 07:23:27+00:00,NES as an 8-Bit PC,0,dkgrizzly/nespc,551319280,Verilog,nespc,1024,3,2023-06-23 16:53:49+00:00,[],None
34,https://github.com/santoslucas/Processador-RAM-ROM.git,2022-10-07 19:11:58+00:00,"Processador que utiliza memórias RAM e ROM para executar um conjunto de instruções. O trabalho foi desenvolvido na disciplina Laboratório de Arquitetura e Organização de Computadores II (LAOC II), no CEFET-MG.",1,santoslucas/Processador-RAM-ROM,547486487,Verilog,Processador-RAM-ROM,8682,3,2022-10-21 00:51:08+00:00,[],None
35,https://github.com/vini-2205/Hierarquia-de-Memoria-Inclusiva.git,2022-10-15 05:16:50+00:00,"Foi realizada um implementação de uma hierarquia de memória inclusiva para a matéria de Laboratório de Arquitetura e Organização de Computadores 2. Essa hierarquia tem uma cache L1 de 2 vias e uma memória principal diretamente mapeada, onde sua atualização ocorre através da política do write-back.",1,vini-2205/Hierarquia-de-Memoria-Inclusiva,551792584,Verilog,Hierarquia-de-Memoria-Inclusiva,2880,3,2022-10-21 00:55:56+00:00,[],None
36,https://github.com/MadhuriKadam9/Phase-Locked-Loop-Design-in-Sky130nm.git,2022-10-07 14:53:54+00:00,,2,MadhuriKadam9/Phase-Locked-Loop-Design-in-Sky130nm,547360057,Verilog,Phase-Locked-Loop-Design-in-Sky130nm,6388,3,2024-02-20 17:53:54+00:00,[],None
37,https://github.com/vini-2205/Processador-Uniciclo.git,2022-10-15 05:41:02+00:00,Processador feito durante a matéria de Laboratório de Arquitetura e Organização de Computadores 1.,1,vini-2205/Processador-Uniciclo,551799874,Verilog,Processador-Uniciclo,27,3,2022-10-21 00:55:55+00:00,[],None
38,https://github.com/yfjobs97/ALU.git,2022-10-06 07:44:27+00:00,32-bit ALU designed from the gate level,0,yfjobs97/ALU,546515216,Verilog,ALU,10089,3,2023-12-11 12:44:08+00:00,[],None
39,https://github.com/inderjit303/32-bit-SRAM-.git,2022-10-07 16:18:28+00:00,32-bit SRAM implementation in eSim using Skywater 130nm CMOS technology ,0,inderjit303/32-bit-SRAM-,547404488,Verilog,32-bit-SRAM-,7083,3,2024-03-28 19:55:59+00:00,[],https://api.github.com/licenses/gpl-3.0
40,https://github.com/1024th/RV32I-CPU.git,2022-10-16 12:55:19+00:00,,0,1024th/RV32I-CPU,552372462,Verilog,RV32I-CPU,509,3,2024-01-19 15:46:27+00:00,[],None
41,https://github.com/vini-2205/Processador-Verilog-RAM-ROM.git,2022-10-13 05:54:02+00:00,"Processador feito em Verilog para a matéria de Laboratório de Arquitetura e Organização de Computadores 2 , usando ROM e RAM.",1,vini-2205/Processador-Verilog-RAM-ROM,550660810,Verilog,Processador-Verilog-RAM-ROM,2442,3,2022-10-21 00:55:52+00:00,[],None
42,https://github.com/Abd1997-Dev/32_bit_MIPS_Single_cycle.git,2022-10-22 09:54:17+00:00,The RTL Design of 32 bit MIPS architecture for a single cycle operation.,0,Abd1997-Dev/32_bit_MIPS_Single_cycle,555776335,Verilog,32_bit_MIPS_Single_cycle,1414,3,2023-06-21 08:59:37+00:00,[],None
43,https://github.com/QinfendeDD/verilog-master.git,2022-10-22 08:16:15+00:00,verilog & system verilog 学习代码库,0,QinfendeDD/verilog-master,555745631,Verilog,verilog-master,17,2,2023-08-03 12:47:25+00:00,[],https://api.github.com/licenses/apache-2.0
44,https://github.com/panxxhub/verilator-unisims.git,2022-10-12 00:57:08+00:00,,0,panxxhub/verilator-unisims,549937913,Verilog,verilator-unisims,78,2,2023-05-26 20:54:26+00:00,[],https://api.github.com/licenses/gpl-3.0
45,https://github.com/Yaoshangshang96/FPGA-based_approx_mult.git,2022-10-17 12:59:40+00:00,FPT'22 Artifact_ Evaluation,1,Yaoshangshang96/FPGA-based_approx_mult,552931475,Verilog,FPGA-based_approx_mult,1319,2,2024-03-18 13:26:57+00:00,[],None
46,https://github.com/eduglez03/Estructura_de_Computadores.git,2022-10-06 14:10:21+00:00,,0,eduglez03/Estructura_de_Computadores,546706748,Verilog,Estructura_de_Computadores,777,2,2023-02-02 15:57:08+00:00,[],None
47,https://github.com/jc-bao/comm_sys_hw.git,2022-10-21 08:15:42+00:00,4PSK,0,jc-bao/comm_sys_hw,555253673,Verilog,comm_sys_hw,14,2,2023-11-15 13:45:07+00:00,[],None
48,https://github.com/V-Emanuel/MIPS.Processor-Verilog.git,2022-10-15 22:01:00+00:00,Single Cicle MIPS Processor in Verilog. ,0,V-Emanuel/MIPS.Processor-Verilog,552125986,Verilog,MIPS.Processor-Verilog,2353,2,2024-01-10 17:42:26+00:00,"['mips', 'verilog-project', 'single-cicle']",None
49,https://github.com/microdynamics-cpu/tree-core-fpga.git,2022-10-15 08:44:09+00:00,An Universal FPGA Framework for SoC Simulation and Verification,0,microdynamics-cpu/tree-core-fpga,551858198,Verilog,tree-core-fpga,493,2,2023-09-02 11:29:52+00:00,[],https://api.github.com/licenses/gpl-3.0
50,https://github.com/Seyviour/fpga_spectrometer.git,2022-10-14 16:17:33+00:00,An FPGA Spectrometer!,1,Seyviour/fpga_spectrometer,551555917,Verilog,fpga_spectrometer,16866,2,2023-12-21 05:00:18+00:00,[],None
51,https://github.com/Theparia/Multi-Layer-Perceptron-Neural-Network-Hardware-Implementation.git,2022-10-11 08:21:48+00:00,"Hardware implementation of a MLP neural network for classifying the MNIST dataset, Computer Aided Design Course (Fall 2021), University of Tehran",0,Theparia/Multi-Layer-Perceptron-Neural-Network-Hardware-Implementation,549465571,Verilog,Multi-Layer-Perceptron-Neural-Network-Hardware-Implementation,6556,2,2024-04-01 13:21:06+00:00,[],None
52,https://github.com/norhanreda/solutions-of-computer-archtecture-labs.git,2022-10-04 19:43:10+00:00,,0,norhanreda/solutions-of-computer-archtecture-labs,545676247,Verilog,solutions-of-computer-archtecture-labs,5,2,2023-01-02 07:16:11+00:00,[],None
53,https://github.com/MahmoudRedaSayed/SPI_Serial-Peripheral-Interface.git,2022-10-17 06:27:39+00:00,,0,MahmoudRedaSayed/SPI_Serial-Peripheral-Interface,552731738,Verilog,SPI_Serial-Peripheral-Interface,2108,2,2022-12-12 08:42:17+00:00,[],None
54,https://github.com/Zathura1sanky/8X8-SRAM-Mixed-Signal-Design.git,2022-10-08 09:25:16+00:00,"This repository includes an eSim and NgVeri-implemented mixed-signal architecture for an 8X8 SRAM, as well as further implementation of bit addressable RAM.",0,Zathura1sanky/8X8-SRAM-Mixed-Signal-Design,547781412,Verilog,8X8-SRAM-Mixed-Signal-Design,47547,2,2023-08-05 10:55:24+00:00,[],None
55,https://github.com/IEEE-NITK/Password-Cracker-On-FPGA.git,2022-10-05 08:15:48+00:00,This project aims to implement a password cracker on FPGA with Verilog HDL.,3,IEEE-NITK/Password-Cracker-On-FPGA,545930605,Verilog,Password-Cracker-On-FPGA,235,2,2024-02-10 19:46:40+00:00,[],None
56,https://github.com/lvzhengde/uart.git,2022-10-20 07:03:08+00:00,UART的Verilog HDL实现，适用于各种FPGA/ASIC设计,0,lvzhengde/uart,554657153,Verilog,uart,64,2,2024-03-20 13:20:09+00:00,[],https://api.github.com/licenses/bsd-3-clause
57,https://github.com/kei-seu/I2C.git,2022-10-08 03:12:00+00:00,UVM verification platform for DW_apb_i2c IP core(Master Mode),0,kei-seu/I2C,547647500,Verilog,I2C,560,2,2023-10-12 09:11:05+00:00,[],None
58,https://github.com/asdplk0410/b-icc-2019.git,2022-10-13 08:13:22+00:00,2019 IC Design Contest Cell-Based IC Design Category for Graduate Level: Image Convolutional Circuit Design,0,asdplk0410/b-icc-2019,550722829,Verilog,b-icc-2019,44746,2,2023-01-25 09:01:09+00:00,[],None
59,https://github.com/gjghlinix/dds.git,2022-10-18 13:26:59+00:00,dds频率合成器,0,gjghlinix/dds,553605757,Verilog,dds,169,2,2023-03-27 07:10:58+00:00,[],None
60,https://github.com/huertma/NanoCMOS.git,2022-10-06 23:19:37+00:00,,0,huertma/NanoCMOS,546953983,Verilog,NanoCMOS,1711,2,2023-10-31 01:22:41+00:00,[],https://api.github.com/licenses/apache-2.0
61,https://github.com/ishanagg2001/Hardware-modelling.git,2022-10-11 15:35:24+00:00,A Repository for Electronics and Communication contributions,7,ishanagg2001/Hardware-modelling,549696397,Verilog,Hardware-modelling,54,2,2023-11-29 18:46:15+00:00,"['core', 'electronics-projects', 'hacktoberfest', 'hacktoberfest2022']",None
62,https://github.com/KOTOKORURU/ETC2_Decoder.git,2022-10-13 08:58:26+00:00,RTL implementation(RGB Format),0,KOTOKORURU/ETC2_Decoder,550744481,Verilog,ETC2_Decoder,7466,2,2023-08-17 08:12:43+00:00,[],None
63,https://github.com/LauYeeYu/RV32I-CPU.git,2022-10-17 03:07:34+00:00,A toy RV32I CPU that supports all RV32I unprivileged instructions except FENCE instructions.,0,LauYeeYu/RV32I-CPU,552663873,Verilog,RV32I-CPU,439,2,2024-01-21 22:08:11+00:00,"['cpu', 'fpga', 'risc-v', 'riscv', 'verilog']",None
64,https://github.com/kimna16/CSE3016.git,2022-10-06 07:07:25+00:00,,1,kimna16/CSE3016,546497610,Verilog,CSE3016,43847,2,2023-09-20 20:06:34+00:00,[],None
65,https://github.com/NYU-MLDA/ALMOST.git,2022-10-19 20:12:21+00:00,ALMOST: Adversarial Learning to Mitigate Oracle-less ML Attacks via Synthesis Tuning,0,NYU-MLDA/ALMOST,554436040,Verilog,ALMOST,77742,2,2023-03-26 05:31:00+00:00,"['adversarial-learning', 'graph-neural-networks', 'logic-locking', 'logic-synthesis', 'machine-learning-attack', 'simulated-annealing', 'electronics-design-automation', 'graph-machine-learning', 'adversarial-attacks']",None
66,https://github.com/siddharth062022/Power-Efficient-Approximate-4-2-Compressors-for-Imprecise-8-BIT-Multipliers.git,2022-10-22 05:40:23+00:00,HERE I AM DESIGN Power Efficient Approximate 4:2 Compressors for Imprecise Multipliers,0,siddharth062022/Power-Efficient-Approximate-4-2-Compressors-for-Imprecise-8-BIT-Multipliers,555700934,Verilog,Power-Efficient-Approximate-4-2-Compressors-for-Imprecise-8-BIT-Multipliers,5774,2,2022-10-31 14:20:38+00:00,[],None
67,https://github.com/antoniovillena/2nduserio.git,2022-10-10 15:30:41+00:00,,0,antoniovillena/2nduserio,549044273,Verilog,2nduserio,52893,2,2023-04-16 19:53:52+00:00,[],None
68,https://github.com/AdrySales/CalculadoraMaquinaDeEstadosVerilog.git,2022-10-16 14:40:07+00:00,Calculadora implementada em uma FPGA (Sistemas Digitais),1,AdrySales/CalculadoraMaquinaDeEstadosVerilog,552413295,Verilog,CalculadoraMaquinaDeEstadosVerilog,3673,2,2022-11-24 22:54:43+00:00,[],None
69,https://github.com/omsheladia/HDLBits-Solutions.git,2022-10-15 11:19:35+00:00,,0,omsheladia/HDLBits-Solutions,551909452,Verilog,HDLBits-Solutions,27,2,2023-04-28 15:55:45+00:00,[],https://api.github.com/licenses/mit
70,https://github.com/alirezajaberirad/FPGA.git,2022-10-12 20:34:38+00:00,This repository includes all the lab projects and computer assignment of the FPGA-Based Embedded Design course - Fall 2021,0,alirezajaberirad/FPGA,550472301,Verilog,FPGA,100518,2,2022-11-22 19:45:42+00:00,[],None
71,https://github.com/ddwkim10/RFID-Reader-IP-Core-with-ID-filtering-function-.git,2022-10-05 01:41:20+00:00,This repository stores a Verilog model of Digital Baseband (DBB) of the RFID reader IC. The standard is  specified in EPCTM Radio-Frequency Identity Protocols Class-1 Generation-2 UHF RFID Protocol for Communications at 860 MHz – 960 MHz Version 1.0.9. ,2,ddwkim10/RFID-Reader-IP-Core-with-ID-filtering-function-,545794016,Verilog,RFID-Reader-IP-Core-with-ID-filtering-function-,248,2,2024-02-20 02:53:22+00:00,[],None
72,https://github.com/Dany2002-hub/Image_Processing_in_Verilog.git,2022-10-17 20:20:11+00:00,,0,Dany2002-hub/Image_Processing_in_Verilog,553163293,Verilog,Image_Processing_in_Verilog,260,1,2022-10-26 06:40:50+00:00,[],None
73,https://github.com/satvikgoel950/8BitSAR_SatvikGoel_eSim.git,2022-10-07 08:30:29+00:00,Design and Simulation of 8BitSAR adc using esim and sky130 libraries,0,satvikgoel950/8BitSAR_SatvikGoel_eSim,547163855,Verilog,8BitSAR_SatvikGoel_eSim,346,1,2023-01-30 03:50:02+00:00,[],None
74,https://github.com/Darshil-2002/256-to-1-4-bit-multiplexer.git,2022-10-14 01:04:28+00:00,,0,Darshil-2002/256-to-1-4-bit-multiplexer,551184337,Verilog,256-to-1-4-bit-multiplexer,1,1,2022-10-26 14:54:57+00:00,[],None
75,https://github.com/gagana-05/APB_Protocol.git,2022-10-20 06:28:27+00:00,"irony I tried to learn the logic of APB bus, before googling it's full form  its Advanced Peripheral Bus guys! :p  ",0,gagana-05/APB_Protocol,554642728,Verilog,APB_Protocol,5,1,2023-03-06 14:24:24+00:00,[],None
76,https://github.com/PluseLin/Dynamic-Pipeline-CPU.git,2022-10-07 02:51:51+00:00,,0,PluseLin/Dynamic-Pipeline-CPU,547025107,Verilog,Dynamic-Pipeline-CPU,1008,1,2022-12-14 13:41:24+00:00,[],None
77,https://github.com/ElTheScreeps/Up-Down_Counter.git,2022-10-06 11:39:39+00:00,,0,ElTheScreeps/Up-Down_Counter,546627352,Verilog,Up-Down_Counter,32,1,2023-06-29 15:18:33+00:00,[],None
78,https://github.com/NikolaosGian/VLSI-ASIC-IC.git,2022-10-12 10:03:20+00:00,An application using Cadence IC Package,0,NikolaosGian/VLSI-ASIC-IC,550167056,Verilog,VLSI-ASIC-IC,10162,1,2023-02-14 20:15:08+00:00,"['vlsi', 'asic', 'floorplanning', 'logic-synthesis', 'placement', 'routing', 'genus', 'innovus', 'dft']",None
79,https://github.com/tommathew01/Verilog_S4_KTU.git,2022-10-16 06:53:20+00:00,All Verilog programs  as prescribed by KTU 2019 syllabus for CSE S4 Digital Lab,1,tommathew01/Verilog_S4_KTU,552255645,Verilog,Verilog_S4_KTU,4,1,2022-10-16 08:21:33+00:00,"['hacktoberfest', 'verilog', 'verilog-hdl']",None
80,https://github.com/Chigook/IP_AXI4Template.git,2022-10-19 10:11:23+00:00,Verilog code를 이용한 IP_AXI4Template,0,Chigook/IP_AXI4Template,554140534,Verilog,IP_AXI4Template,4,1,2023-07-05 12:33:25+00:00,[],None
81,https://github.com/replica455/Booth-Multiplier.git,2022-10-06 18:36:59+00:00,FOSSEE hackathon,1,replica455/Booth-Multiplier,546844548,Verilog,Booth-Multiplier,1111,1,2023-04-16 19:55:06+00:00,[],https://api.github.com/licenses/gpl-3.0
82,https://github.com/RainDayDream/hust-jizu.git,2022-10-07 12:33:31+00:00,华中科技大学计算机组成原理课设,0,RainDayDream/hust-jizu,547283129,Verilog,hust-jizu,27153,1,2023-05-17 11:18:27+00:00,[],None
83,https://github.com/cucapra/filament-evaluation.git,2022-10-05 16:30:22+00:00,Filament for the best hype system,0,cucapra/filament-evaluation,546164264,Verilog,filament-evaluation,328,1,2023-06-18 04:20:33+00:00,[],None
84,https://github.com/Tariya321/EE-practice.git,2022-10-06 12:26:33+00:00,code design of EE courses partly in HFUT,0,Tariya321/EE-practice,546650364,Verilog,EE-practice,9412,1,2024-01-05 11:05:12+00:00,[],https://api.github.com/licenses/mit
85,https://github.com/SIAEm41/LeNet-5_FPGA.git,2022-10-08 04:46:05+00:00,,0,SIAEm41/LeNet-5_FPGA,547678445,,LeNet-5_FPGA,0,1,2024-01-25 05:42:43+00:00,[],None
86,https://github.com/abhinav067/Serializer-Design-With-MUX-4-1-And-LVDS-Driver.git,2022-10-07 21:09:16+00:00,,1,abhinav067/Serializer-Design-With-MUX-4-1-And-LVDS-Driver,547533793,Verilog,Serializer-Design-With-MUX-4-1-And-LVDS-Driver,2932,1,2023-08-31 09:50:59+00:00,[],None
87,https://github.com/hsiangchengfun/2022_Fall_Microprocessor_Systems_Principles_and_Implementation.git,2022-10-14 02:34:07+00:00,,0,hsiangchengfun/2022_Fall_Microprocessor_Systems_Principles_and_Implementation,551214125,Verilog,2022_Fall_Microprocessor_Systems_Principles_and_Implementation,19742,1,2023-10-11 04:10:16+00:00,[],None
88,https://github.com/malivinayak/Self-Correcting-Message-System-using-Hamming-Code.git,2022-10-08 18:16:31+00:00,Self-Correcting Message System using Hamming Code,0,malivinayak/Self-Correcting-Message-System-using-Hamming-Code,547996009,Verilog,Self-Correcting-Message-System-using-Hamming-Code,6434,1,2024-03-18 02:57:48+00:00,"['esim-design', 'hamming-code', 'pdk', 'sky130']",None
89,https://github.com/rcande65/ECE564.git,2022-10-15 03:14:17+00:00,,0,rcande65/ECE564,551758594,Verilog,ECE564,7,1,2024-03-24 06:26:25+00:00,[],None
90,https://github.com/BhagyasriAnnapurna/Verilog.git,2022-10-05 14:02:38+00:00,All my Verilog codes (RTL and Testbench),0,BhagyasriAnnapurna/Verilog,546090524,Verilog,Verilog,1613,1,2023-03-17 09:36:02+00:00,[],None
91,https://github.com/Darksw20/ITESO-digital-systems.git,2022-10-04 13:27:59+00:00,,0,Darksw20/ITESO-digital-systems,545497131,Verilog,ITESO-digital-systems,33,1,2023-01-26 00:53:37+00:00,[],None
92,https://github.com/feniatriestocode/coa-Lab.git,2022-10-10 18:04:12+00:00,Lab 2 - Functions/Stack,0,feniatriestocode/coa-Lab,549126576,Verilog,coa-Lab,3326,1,2024-01-12 18:41:01+00:00,[],None
93,https://github.com/delta-1234/cscore.git,2022-10-06 11:15:02+00:00,计组小白的上机,0,delta-1234/cscore,546615775,Verilog,cscore,2700,1,2023-03-15 13:58:51+00:00,"['logisim', 'mips', 'verilog']",None
94,https://github.com/Zhenghong-C-LM/i2c_module_desgin.git,2022-10-11 20:41:35+00:00,,0,Zhenghong-C-LM/i2c_module_desgin,549846798,Verilog,i2c_module_desgin,4299,1,2023-06-06 17:39:01+00:00,[],None
95,https://github.com/tanay-das/Audio_Amplifier_using_eSim.git,2022-10-08 14:30:51+00:00,,0,tanay-das/Audio_Amplifier_using_eSim,547904109,Verilog,Audio_Amplifier_using_eSim,594,1,2023-03-09 16:04:25+00:00,[],None
96,https://github.com/Sagarbc05/Multipliers.git,2022-10-10 07:53:20+00:00,24 bit multiplier,0,Sagarbc05/Multipliers,548803621,Verilog,Multipliers,9,1,2022-12-14 06:00:49+00:00,[],None
97,https://github.com/ShahriarKhanLimon/BRACU_CSE460.git,2022-10-16 09:45:55+00:00,"BRACU CSE460: VLSI Design Lab, Fall- 2021",0,ShahriarKhanLimon/BRACU_CSE460,552309260,Verilog,BRACU_CSE460,1455,1,2023-02-14 20:06:17+00:00,"['bracu', 'cse460', 'labs', 'verilog', 'vlsi', 'vlsi-design']",None
98,https://github.com/AndreasBakke/DigitalElectronics.git,2022-10-20 10:17:39+00:00,,0,AndreasBakke/DigitalElectronics,554744967,Verilog,DigitalElectronics,134892,1,2023-03-03 15:36:37+00:00,[],None
99,https://github.com/mad03day/hard_accelerators.git,2022-10-18 09:25:31+00:00,,0,mad03day/hard_accelerators,553479356,Verilog,hard_accelerators,1125,1,2023-01-31 20:39:33+00:00,[],None
100,https://github.com/rooinasuit/pong_nano9k.git,2022-10-14 07:50:21+00:00,Interfacing of ping-pong game on 800x480 LCD,0,rooinasuit/pong_nano9k,551331739,Verilog,pong_nano9k,35,1,2023-11-18 19:44:20+00:00,"['ping-pong', 'sipeed-tang-nano-9k', 'verilog']",https://api.github.com/licenses/gpl-3.0
101,https://github.com/Hemanth432/Mixed-Signal-SoC-design-Marathon-using-eSim-SKY130.git,2022-10-08 06:20:06+00:00,,0,Hemanth432/Mixed-Signal-SoC-design-Marathon-using-eSim-SKY130,547709960,Verilog,Mixed-Signal-SoC-design-Marathon-using-eSim-SKY130,1526,1,2022-10-08 12:32:23+00:00,[],https://api.github.com/licenses/gpl-3.0
102,https://github.com/ElTheScreeps/Up-Down_Binary_Counter_with_Dynamic_Count_to_Flag.git,2022-10-06 12:01:15+00:00,,0,ElTheScreeps/Up-Down_Binary_Counter_with_Dynamic_Count_to_Flag,546637817,Verilog,Up-Down_Binary_Counter_with_Dynamic_Count_to_Flag,33,1,2023-06-29 15:18:34+00:00,[],None
103,https://github.com/derek8955/CVSD.git,2022-10-21 05:02:36+00:00,,0,derek8955/CVSD,555183133,Verilog,CVSD,15,1,2023-03-26 09:08:17+00:00,[],None
104,https://github.com/rahulearn2019/Mixed-Signal-Circuit-Design-and-SImulation-Marathon.git,2022-10-07 19:11:54+00:00,In Memory Logic Operations with 8T SRAM cells,0,rahulearn2019/Mixed-Signal-Circuit-Design-and-SImulation-Marathon,547486433,Verilog,Mixed-Signal-Circuit-Design-and-SImulation-Marathon,644,1,2023-01-22 14:41:30+00:00,[],https://api.github.com/licenses/gpl-3.0
105,https://github.com/obscuredcode/mc6845-emulation.git,2022-10-14 21:50:40+00:00,Toy emulation of the MC6845 CRT Controller,0,obscuredcode/mc6845-emulation,551679018,Verilog,mc6845-emulation,38,1,2024-03-12 22:46:38+00:00,"['6845', 'crt', 'emulation', 'verilog', 'vga-controller', 'vga-driver']",None
106,https://github.com/sunny865/mic_array.git,2022-10-04 11:24:34+00:00,,1,sunny865/mic_array,545439208,Verilog,mic_array,8592,1,2022-10-05 11:55:39+00:00,[],None
107,https://github.com/gagana-05/100DaysOfRTL.git,2022-10-09 09:03:28+00:00,I was inspired by @raulbehl challenge to code a module everyday and progressively improve on coding skills. So here I am giving it a shot!,0,gagana-05/100DaysOfRTL,548288257,Verilog,100DaysOfRTL,23,1,2023-07-17 08:29:12+00:00,[],None
108,https://github.com/mp619/ELEC70048_HWSW_Verification.git,2022-10-20 15:48:08+00:00,,0,mp619/ELEC70048_HWSW_Verification,554905241,Verilog,ELEC70048_HWSW_Verification,181896,1,2023-02-14 00:32:15+00:00,[],None
109,https://github.com/ElTheScreeps/Algorithm_for_division_without_restoration_positive_numbers.git,2022-10-06 11:42:49+00:00,,0,ElTheScreeps/Algorithm_for_division_without_restoration_positive_numbers,546628975,Verilog,Algorithm_for_division_without_restoration_positive_numbers,345,1,2023-06-29 15:18:32+00:00,[],None
110,https://github.com/KanishR1/MOD_10_Sync_Counter_Mixed_sig_SoC.git,2022-10-05 15:05:55+00:00,This repository is created for the submission of the files for the Mixed Signal SoC Hackathon,0,KanishR1/MOD_10_Sync_Counter_Mixed_sig_SoC,546123399,Verilog,MOD_10_Sync_Counter_Mixed_sig_SoC,14008,1,2023-08-27 09:42:44+00:00,[],https://api.github.com/licenses/gpl-3.0
111,https://github.com/anirudh-arunkumar/Single-Cycle-Processor.git,2022-10-04 16:04:24+00:00,created using Verilog,0,anirudh-arunkumar/Single-Cycle-Processor,545576969,Verilog,Single-Cycle-Processor,21,1,2022-10-20 21:00:49+00:00,[],None
112,https://github.com/mixiang2/i2c.git,2022-10-07 13:18:45+00:00,此项目仅仅用来学习github的使用,0,mixiang2/i2c,547306642,Verilog,i2c,6,1,2023-06-26 03:54:15+00:00,[],None
113,https://github.com/Md-Sanaul-Haque-Shanto/FPGA.git,2022-10-07 05:09:13+00:00,Connecting FPGA and Arduino using SPI. ,0,Md-Sanaul-Haque-Shanto/FPGA,547075601,Verilog,FPGA,1756,1,2023-02-24 09:58:47+00:00,[],None
114,https://github.com/RajeevMarada/Elevator-Lift_Contoller_Verilog.git,2022-10-18 17:21:44+00:00,A Verilog based implementation of a elevator controller using Finite State Machine,0,RajeevMarada/Elevator-Lift_Contoller_Verilog,553733231,Verilog,Elevator-Lift_Contoller_Verilog,622,1,2023-10-12 14:10:05+00:00,[],None
115,https://github.com/seed42x/LEC-NJU_DC-calculate-system.git,2022-10-09 12:09:55+00:00,NJU's Digital Circuit and Computer Composition Experiment - FPGA-Calculate System,0,seed42x/LEC-NJU_DC-calculate-system,548359985,Verilog,LEC-NJU_DC-calculate-system,988,1,2023-11-06 11:26:57+00:00,[],https://api.github.com/licenses/gpl-3.0
116,https://github.com/MahmoudRedaSayed/ARC-Labs.git,2022-10-14 14:43:29+00:00,,0,MahmoudRedaSayed/ARC-Labs,551514039,Verilog,ARC-Labs,2,1,2022-12-12 08:42:19+00:00,[],None
117,https://github.com/tuyethoa1011/Verilog_HDL.git,2022-10-22 13:04:49+00:00,,0,tuyethoa1011/Verilog_HDL,555840281,Verilog,Verilog_HDL,1312,1,2023-05-04 08:02:23+00:00,[],None
118,https://github.com/phapdn/NTT-CKKS.git,2022-10-18 02:36:44+00:00,In-place NTT architecture for CKKS HE,1,phapdn/NTT-CKKS,553302501,Verilog,NTT-CKKS,7,1,2023-09-26 13:06:39+00:00,[],https://api.github.com/licenses/apache-2.0
119,https://github.com/dehekkendekrekker/74xx-verilog.git,2022-10-19 22:11:43+00:00,,0,dehekkendekrekker/74xx-verilog,554480112,Verilog,74xx-verilog,33,1,2023-09-30 18:13:36+00:00,"['74', '74xx', 'series', 'verilog', 'cmos', 'ttl']",None
120,https://github.com/asdplk0410/16-bit-risc-cpu.git,2022-10-13 08:32:27+00:00,GA Systems Design and Practice Term Project: A 16-Bit RISC Computer,0,asdplk0410/16-bit-risc-cpu,550731560,Verilog,16-bit-risc-cpu,787,1,2022-10-13 09:51:28+00:00,[],None
121,https://github.com/parnianf/Multi-Layer-Perceptron-Neural-Network-Hardware-Implementation.git,2022-10-11 08:24:51+00:00,"Hardware implementation of a MLP neural network for classifying the MNIST dataset, Computer Aided Design Course (Fall 2021), University of Tehran",0,parnianf/Multi-Layer-Perceptron-Neural-Network-Hardware-Implementation,549467182,Verilog,Multi-Layer-Perceptron-Neural-Network-Hardware-Implementation,7293,1,2024-04-01 13:21:55+00:00,[],None
122,https://github.com/gjghlinix/uart.git,2022-10-10 09:41:12+00:00,uart串口通信,1,gjghlinix/uart,548857279,Verilog,uart,14,1,2022-10-10 09:43:11+00:00,[],None
123,https://github.com/Bariona/RISC-CPU.git,2022-10-19 13:54:04+00:00,:microscope: toy RISCV CPU based on Tomasulo Algorithm,0,Bariona/RISC-CPU,554250340,Verilog,RISC-CPU,904,1,2023-06-29 02:15:01+00:00,"['riscv', 'verilog', 'tomasulo']",None
124,https://github.com/Alifathysalama/-SPI-Slave-with-dual-port-RAM..git,2022-10-19 15:22:51+00:00,Design of the SPI splave and make it adress ram using verilog.,0,Alifathysalama/-SPI-Slave-with-dual-port-RAM.,554299790,Verilog,-SPI-Slave-with-dual-port-RAM.,4,1,2023-08-05 10:57:38+00:00,[],None
125,https://github.com/zijie-tang/MIPS32-CPU.git,2022-10-16 21:17:39+00:00,,0,zijie-tang/MIPS32-CPU,552558508,Verilog,MIPS32-CPU,15978,1,2022-10-20 17:49:21+00:00,[],None
126,https://github.com/mat1221-hub/Basic-Logic-Gate-Verilog-code-with-Testbench.git,2022-10-17 02:46:38+00:00,"AND GATE, OR GATE,NOT GATE Verilog code with Test Bench",0,mat1221-hub/Basic-Logic-Gate-Verilog-code-with-Testbench,552657732,Verilog,Basic-Logic-Gate-Verilog-code-with-Testbench,2,1,2022-11-29 03:46:24+00:00,[],None
127,https://github.com/sbaldzenka/xyloni_examples.git,2022-10-17 12:10:25+00:00,Examples for Efinix Xyloni FPGA-board. ,0,sbaldzenka/xyloni_examples,552904508,Verilog,xyloni_examples,5,1,2023-03-25 16:23:16+00:00,"['fpga', 'verilog-project', 'efinix', 'xyloni']",None
128,https://github.com/PavanDheeraj/Pavan_Mixed_Signal_Marathon.git,2022-10-05 13:31:02+00:00,,0,PavanDheeraj/Pavan_Mixed_Signal_Marathon,546073579,Verilog,Pavan_Mixed_Signal_Marathon,459,1,2022-12-06 13:12:19+00:00,[],https://api.github.com/licenses/mit
129,https://github.com/sammy17/bombs-n-balloons.git,2022-10-07 03:56:24+00:00,,0,sammy17/bombs-n-balloons,547048169,Verilog,bombs-n-balloons,72974,1,2022-12-29 16:43:17+00:00,[],https://api.github.com/licenses/mit
130,https://github.com/NickCao/experiments.git,2022-10-20 11:28:39+00:00,the unknown,0,NickCao/experiments,554776011,Verilog,experiments,123,1,2022-10-20 14:12:15+00:00,[],https://api.github.com/licenses/gpl-3.0
131,https://github.com/UlkeiSzabolcs/Verilog_IEEE_754_Natural_Logarithm.git,2022-10-20 13:32:40+00:00,,0,UlkeiSzabolcs/Verilog_IEEE_754_Natural_Logarithm,554836087,Verilog,Verilog_IEEE_754_Natural_Logarithm,727,1,2023-12-02 11:15:28+00:00,[],None
132,https://github.com/LBL-ICS/FP-Modules-ChiselHCL-VerilogHDL.git,2022-10-05 16:38:13+00:00,,1,LBL-ICS/FP-Modules-ChiselHCL-VerilogHDL,546168002,Verilog,FP-Modules-ChiselHCL-VerilogHDL,76,1,2024-02-26 14:24:59+00:00,[],None
133,https://github.com/Vexoben/RISCV-CPU-for-Course.git,2022-10-21 13:31:35+00:00,"This is a RISCV-CPU designed by Verilog for the course of ACM's class, Shanghai Jiaotong University.",0,Vexoben/RISCV-CPU-for-Course,555386727,Verilog,RISCV-CPU-for-Course,9067,1,2022-12-15 00:55:01+00:00,[],None
134,https://github.com/planBisme/8bits_cpu.git,2022-10-05 11:13:37+00:00,8位模型计算机,0,planBisme/8bits_cpu,546009663,Verilog,8bits_cpu,95,1,2023-09-08 15:07:35+00:00,[],None
135,https://github.com/PSR0001/eSim_hackathon.git,2022-10-08 07:40:08+00:00,Mixed Signal Circuit Design and Simulation Marathon under very Good category  Article: https://www.linkedin.com/pulse/mixed-signal-simulation-marathon-using-esim-sky130-kannan-moudgalya/?trackingId=PLrgw35VThqQ5QB,0,PSR0001/eSim_hackathon,547739530,Verilog,eSim_hackathon,4157,1,2024-03-18 02:58:03+00:00,"['electronics', 'fpga', 'ic', 'simulation', 'verilog', 'vhdl', 'esim', 'esim-design', 'sky130']",https://api.github.com/licenses/gpl-3.0
136,https://github.com/Integralsat/youtube_tutorial.git,2022-10-16 11:34:59+00:00,,0,Integralsat/youtube_tutorial,552344613,Verilog,youtube_tutorial,51886,0,2022-10-16 12:00:51+00:00,[],https://api.github.com/licenses/apache-2.0
137,https://github.com/Nagarjun444/halfadder-using-nandgates.git,2022-10-17 16:44:31+00:00,half adder using nand gate,0,Nagarjun444/halfadder-using-nandgates,553059316,Verilog,halfadder-using-nandgates,1,0,2023-03-11 14:07:21+00:00,[],None
138,https://github.com/yeodowon/RAM.git,2022-10-17 05:15:34+00:00,,0,yeodowon/RAM,552704949,Verilog,RAM,0,0,2022-10-17 05:20:48+00:00,[],None
139,https://github.com/JerryGJX/RISCV-CPU.git,2022-10-17 09:04:54+00:00,,0,JerryGJX/RISCV-CPU,552810204,Verilog,RISCV-CPU,294,0,2022-11-15 11:49:41+00:00,[],None
140,https://github.com/WSJ20010912/CourseDesign_CPU.git,2022-10-10 09:01:05+00:00,,0,WSJ20010912/CourseDesign_CPU,548836837,Verilog,CourseDesign_CPU,26851,0,2022-10-10 09:09:30+00:00,[],None
141,https://github.com/hypnotic2402/iiitb_mux.git,2022-10-07 16:28:17+00:00,,0,hypnotic2402/iiitb_mux,547409132,Verilog,iiitb_mux,2218,0,2022-10-07 17:09:35+00:00,[],None
142,https://github.com/saisudhirs/DDCO_L-A.git,2022-10-09 13:38:04+00:00,,1,saisudhirs/DDCO_L-A,548395758,Verilog,DDCO_L-A,440,0,2022-10-09 14:03:45+00:00,[],None
143,https://github.com/VegaMario/FP-Modules-ChiselHCL-VerilogHDL.git,2022-10-05 17:42:16+00:00,,0,VegaMario/FP-Modules-ChiselHCL-VerilogHDL,546198721,Verilog,FP-Modules-ChiselHCL-VerilogHDL,71,0,2023-04-05 23:05:10+00:00,[],None
144,https://github.com/Theparia/Restoring-Divider.git,2022-10-05 12:18:30+00:00,"Design and implementation of a binary restoring divider, Computer Architecture course (Spring 2021), University of Tehran",0,Theparia/Restoring-Divider,546038456,Verilog,Restoring-Divider,343,0,2022-10-05 12:54:13+00:00,[],None
145,https://github.com/Theparia/Pipelined-MIPS-Processor.git,2022-10-05 15:00:55+00:00,"Design and implementation of a MIPS processor using pipeline, Computer Architecture course (Spring 2021), University of Tehran",0,Theparia/Pipelined-MIPS-Processor,546120663,Verilog,Pipelined-MIPS-Processor,642,0,2022-10-05 15:16:58+00:00,[],None
146,https://github.com/whoni159789/FND_4bit_Adder.git,2022-10-06 05:19:09+00:00,Vivado 2020.1에서 verilog를 이용한 가산기의 결과를 FND에 출력하는 코드,0,whoni159789/FND_4bit_Adder,546453671,Verilog,FND_4bit_Adder,8,0,2022-10-06 05:22:26+00:00,[],None
147,https://github.com/jeronimopenha/tang_nano_9k_stream_interface_api.git,2022-10-05 16:16:42+00:00,Tang nano 9k stream interface generator with python API,0,jeronimopenha/tang_nano_9k_stream_interface_api,546157914,Verilog,tang_nano_9k_stream_interface_api,24,0,2022-10-06 16:06:18+00:00,[],None
148,https://github.com/rubankumard/esim_mxd_soc_crkt.git,2022-10-08 13:55:36+00:00,,0,rubankumard/esim_mxd_soc_crkt,547889398,Verilog,esim_mxd_soc_crkt,6979,0,2022-10-08 17:49:08+00:00,[],None
149,https://github.com/NiranjanK26/ECEA_HDLTP.git,2022-10-08 09:06:28+00:00,Regarding HDL and Verilog Projects,0,NiranjanK26/ECEA_HDLTP,547773533,Verilog,ECEA_HDLTP,476,0,2022-10-15 13:39:21+00:00,[],None
150,https://github.com/oldpig123/computer_organization.git,2022-10-04 05:02:14+00:00,,0,oldpig123/computer_organization,545283353,Verilog,computer_organization,8743,0,2022-10-05 02:54:45+00:00,[],None
151,https://github.com/HeinrichCJ/MIPS-CPU.git,2022-10-09 01:51:51+00:00,,0,HeinrichCJ/MIPS-CPU,548142118,Verilog,MIPS-CPU,12,0,2022-10-09 01:53:46+00:00,[],None
152,https://github.com/CH0CC/IC.git,2022-10-09 06:43:56+00:00,IC PROG,0,CH0CC/IC,548235938,Verilog,IC,1465,0,2023-03-12 14:00:31+00:00,[],None
153,https://github.com/vova-oveychick/Labs_aparat_priskor.git,2022-10-10 21:38:18+00:00,,0,vova-oveychick/Labs_aparat_priskor,549222529,Verilog,Labs_aparat_priskor,22575,0,2023-01-20 14:22:51+00:00,[],None
154,https://github.com/MariamFarouk26/UART_TX.git,2022-10-10 20:58:52+00:00,,0,MariamFarouk26/UART_TX,549207320,Verilog,UART_TX,4,0,2022-10-10 20:59:35+00:00,[],None
155,https://github.com/RanaElGahawy/Random-Batterns.git,2022-10-11 09:00:14+00:00,For practising,0,RanaElGahawy/Random-Batterns,549487250,Verilog,Random-Batterns,6,0,2022-10-11 09:01:44+00:00,[],None
156,https://github.com/tejedof/Tarea1_ISDIGI.git,2022-10-10 14:03:37+00:00,,0,tejedof/Tarea1_ISDIGI,548993390,Verilog,Tarea1_ISDIGI,185,0,2022-10-10 16:52:12+00:00,[],None
157,https://github.com/mridul21harish/VLSI-Design.git,2022-10-06 09:12:18+00:00,Verilog-HDL programs to implement different types of adders and multipliers,0,mridul21harish/VLSI-Design,546557502,Verilog,VLSI-Design,9482,0,2022-10-06 10:26:08+00:00,[],None
158,https://github.com/siddhant21204/HDL_bits_solutions.git,2022-10-04 09:38:15+00:00,,0,siddhant21204/HDL_bits_solutions,545394427,Verilog,HDL_bits_solutions,0,0,2022-10-04 17:35:08+00:00,[],None
159,https://github.com/didikid3/Project-0-VerilogALU.git,2022-10-04 23:09:01+00:00,,0,didikid3/Project-0-VerilogALU,545749347,Verilog,Project-0-VerilogALU,6,0,2022-10-11 22:49:03+00:00,[],None
160,https://github.com/matthew-setiawan/MIPS-CPU.git,2022-10-07 10:05:41+00:00,,0,matthew-setiawan/MIPS-CPU,547211061,Verilog,MIPS-CPU,2414,0,2022-10-07 10:06:41+00:00,[],None
161,https://github.com/muhammedTarek001/counter_up_down.git,2022-10-11 13:53:11+00:00,,0,muhammedTarek001/counter_up_down,549636697,Verilog,counter_up_down,4,0,2022-10-12 17:13:14+00:00,[],None
162,https://github.com/kingyeonsu/AXI4_BCDtoFND.git,2022-10-19 06:35:45+00:00,,0,kingyeonsu/AXI4_BCDtoFND,554037501,Verilog,AXI4_BCDtoFND,4,0,2022-10-19 06:36:43+00:00,[],None
163,https://github.com/Rilwan292/-8-bit-single-cycle-processor.git,2022-10-19 06:33:24+00:00,,0,Rilwan292/-8-bit-single-cycle-processor,554036456,Verilog,-8-bit-single-cycle-processor,1263,0,2022-10-19 06:41:04+00:00,[],None
164,https://github.com/NadeeshaDiw/Single-Cycle-8-bit-Processor.git,2022-10-19 10:15:45+00:00,Single-cycle 8-bit processor with Verilog HDL,0,NadeeshaDiw/Single-Cycle-8-bit-Processor,554142395,Verilog,Single-Cycle-8-bit-Processor,64,0,2022-10-31 21:18:28+00:00,[],None
165,https://github.com/JorgeMarinN/3LFCC_AC3E_Tapeout.git,2022-10-21 16:24:17+00:00,SSCS Chipathon 2022 project - DC-DC converter for space - AC3E/Valparaiso/Chile --> Tapeout repo,0,JorgeMarinN/3LFCC_AC3E_Tapeout,555464411,Verilog,3LFCC_AC3E_Tapeout,738887,0,2022-10-21 17:25:30+00:00,[],https://api.github.com/licenses/apache-2.0
166,https://github.com/brad-herring/MUX4X1.git,2022-10-20 19:47:40+00:00,"2x1, 4x1, and 8x1 multiplexers with a testbench for the 4x1 MUX.",0,brad-herring/MUX4X1,555011202,Verilog,MUX4X1,1,0,2022-10-20 19:48:09+00:00,[],None
167,https://github.com/saramostafa2001/Register_File.git,2022-10-21 14:51:06+00:00,Verilog,0,saramostafa2001/Register_File,555424444,Verilog,Register_File,1,0,2022-10-21 14:51:56+00:00,[],None
168,https://github.com/Esenju/Counter-basic-design.git,2022-10-16 14:02:25+00:00,"we have a 4-bit counter, that counts up and down upon switching the up/down control switch as needed. This design is constraint to the Nexys 4 FPGA boad from  AMD Xilinx",0,Esenju/Counter-basic-design,552398401,Verilog,Counter-basic-design,6,0,2022-10-16 16:47:25+00:00,[],None
169,https://github.com/lillian039/RISCV-CPU-2022.git,2022-10-16 12:38:26+00:00,,0,lillian039/RISCV-CPU-2022,552366333,Verilog,RISCV-CPU-2022,19794,0,2022-11-14 03:27:08+00:00,[],None
170,https://github.com/calebemicael/desafio-cass-roadshow.git,2022-10-14 10:08:14+00:00,,1,calebemicael/desafio-cass-roadshow,551392112,Verilog,desafio-cass-roadshow,2,0,2022-10-22 19:42:34+00:00,[],None
171,https://github.com/CameronSettles/Multicycle-MIPS-Processor.git,2022-10-13 19:27:28+00:00,,0,CameronSettles/Multicycle-MIPS-Processor,551062263,Verilog,Multicycle-MIPS-Processor,8,0,2023-04-26 17:21:56+00:00,[],None
172,https://github.com/bchyes/CPU.git,2022-10-22 08:48:22+00:00,,0,bchyes/CPU,555755602,Verilog,CPU,366,0,2022-11-16 17:25:43+00:00,[],None
173,https://github.com/DongbeomSon/dld_assigns.git,2022-10-13 14:18:53+00:00,,0,DongbeomSon/dld_assigns,550907861,Verilog,dld_assigns,3042,0,2022-12-25 09:02:34+00:00,[],None
174,https://github.com/kyw6416/FPGA_SRAM.git,2022-10-17 08:19:10+00:00,,0,kyw6416/FPGA_SRAM,552785808,Verilog,FPGA_SRAM,2,0,2022-10-17 08:25:23+00:00,[],None
175,https://github.com/Mkeshishian/3650Project0.git,2022-10-18 04:26:09+00:00,Michael Keshishian and Sam De Raimondo project0,0,Mkeshishian/3650Project0,553344096,Verilog,3650Project0,5,0,2022-10-18 04:28:42+00:00,[],None
176,https://github.com/abhirathsujith/Mux-Verilog.git,2022-10-19 17:28:34+00:00,4-Bit Mux in Verilog,0,abhirathsujith/Mux-Verilog,554362271,Verilog,Mux-Verilog,3,0,2022-10-19 17:58:31+00:00,[],None
177,https://github.com/leb1973/FND_calculator.git,2022-10-22 18:49:31+00:00,BCD를 이용한 계산기 설계,0,leb1973/FND_calculator,555963196,Verilog,FND_calculator,8,0,2022-10-22 18:50:14+00:00,[],None
178,https://github.com/rlee56800/CS3650_Verilog.git,2022-10-13 22:48:10+00:00,,0,rlee56800/CS3650_Verilog,551139651,Verilog,CS3650_Verilog,265,0,2022-10-13 22:52:56+00:00,[],None
179,https://github.com/clracho/FPGA-Calculator.git,2022-10-12 20:45:03+00:00,"Designed for Xilinx Basys 3 Board. Implements addition, subtraction, and multiplication using hardware-level components. ",0,clracho/FPGA-Calculator,550476246,Verilog,FPGA-Calculator,15,0,2022-10-12 20:59:32+00:00,[],None
180,https://github.com/emanazakria/RTL-to-GDS-Implementation-of-Low-Power-Configurable-Multi-Clock-Digital-System.git,2022-10-12 18:30:04+00:00, It is responsible of receiving commands through UART receiver to do different system functions,0,emanazakria/RTL-to-GDS-Implementation-of-Low-Power-Configurable-Multi-Clock-Digital-System,550419940,Verilog,RTL-to-GDS-Implementation-of-Low-Power-Configurable-Multi-Clock-Digital-System,21,0,2022-10-12 18:33:24+00:00,[],None
181,https://github.com/Laaaag1/test.git,2022-10-04 14:24:25+00:00,,1,Laaaag1/test,545526622,Verilog,test,2,0,2022-10-06 14:20:47+00:00,[],None
182,https://github.com/whoni159789/4bit_Full_Adder_Substractor.git,2022-10-20 15:15:35+00:00,"4bit 덧셈, 뺄셈기 구현 코드",0,whoni159789/4bit_Full_Adder_Substractor,554889321,Verilog,4bit_Full_Adder_Substractor,10,0,2022-10-20 15:18:15+00:00,[],None
183,https://github.com/zainawin/AA.git,2022-10-07 02:39:15+00:00,,0,zainawin/AA,547020012,Verilog,AA,45843,0,2022-10-07 02:39:28+00:00,[],https://api.github.com/licenses/apache-2.0
184,https://github.com/cheng0719/FPGA-final-project_-basketball-arcade.git,2022-10-06 08:49:23+00:00,,0,cheng0719/FPGA-final-project_-basketball-arcade,546546635,Verilog,FPGA-final-project_-basketball-arcade,3271,0,2022-10-06 09:02:42+00:00,[],None
185,https://github.com/wpi-ece574-f22/ho-arithmetic.git,2022-10-05 01:01:46+00:00,,0,wpi-ece574-f22/ho-arithmetic,545781914,Verilog,ho-arithmetic,1,0,2022-10-05 01:05:23+00:00,[],None
186,https://github.com/HellinSun/Design-Verification-Practical.git,2022-10-19 11:31:20+00:00,,0,HellinSun/Design-Verification-Practical,554176920,Verilog,Design-Verification-Practical,2,0,2022-11-09 11:18:22+00:00,[],None
187,https://github.com/JP2821/Projeto_IHS_Entrega.git,2022-10-19 10:49:54+00:00,Grupo de IHS,0,JP2821/Projeto_IHS_Entrega,554158137,Verilog,Projeto_IHS_Entrega,26993,0,2022-10-19 11:05:01+00:00,[],None
188,https://github.com/Greenking1014/VSLI_Project.git,2022-10-18 23:50:17+00:00,,0,Greenking1014/VSLI_Project,553890747,Verilog,VSLI_Project,25378,0,2022-11-29 21:22:15+00:00,[],None
189,https://github.com/Kang9609/MicroBlaze_TickGenerator.git,2022-10-20 08:31:50+00:00,,0,Kang9609/MicroBlaze_TickGenerator,554696217,Verilog,MicroBlaze_TickGenerator,4,0,2022-10-20 08:36:09+00:00,[],None
190,https://github.com/pruthvisa78/handwritten-digits-inference-engine.git,2022-10-18 07:04:06+00:00,Hardware Implementation of Extreme Learning Machine,0,pruthvisa78/handwritten-digits-inference-engine,553408160,Verilog,handwritten-digits-inference-engine,341,0,2022-10-18 07:11:07+00:00,[],None
191,https://github.com/tabrown3/snes-rom-reader.git,2022-10-17 21:42:12+00:00,,0,tabrown3/snes-rom-reader,553196514,Verilog,snes-rom-reader,1,0,2022-10-17 22:40:46+00:00,[],None
192,https://github.com/gcourchinoux/fpga_.git,2022-10-17 12:11:05+00:00,a project of design an fpga,0,gcourchinoux/fpga_,552904868,Verilog,fpga_,2228,0,2022-10-17 12:11:21+00:00,[],https://api.github.com/licenses/apache-2.0
193,https://github.com/harshk-99/single-cycle-cpu.git,2022-10-17 05:45:36+00:00,Single Cycle CPU Implementation of MIPS R2000 using verilog,0,harshk-99/single-cycle-cpu,552715579,Verilog,single-cycle-cpu,5,0,2023-03-16 18:54:26+00:00,[],https://api.github.com/licenses/mit
194,https://github.com/jefersonseverino/projeto_ihs.git,2022-10-18 18:21:24+00:00,,0,jefersonseverino/projeto_ihs,553762854,Verilog,projeto_ihs,36044,0,2022-10-18 18:39:16+00:00,[],None
195,https://github.com/PrinceG10/Scrambler.git,2022-10-19 08:37:09+00:00,COCOTB verification,0,PrinceG10/Scrambler,554094012,Verilog,Scrambler,4,0,2022-10-19 08:41:46+00:00,[],None
196,https://github.com/noemiabril/zx128_MiSTer-Arrow_SoCKit.git,2022-10-20 17:38:10+00:00,zx128 de Kyp069 para MiSTer Arrow SoCKit,0,noemiabril/zx128_MiSTer-Arrow_SoCKit,554955301,Verilog,zx128_MiSTer-Arrow_SoCKit,2680,0,2022-10-20 17:38:18+00:00,[],None
197,https://github.com/rad68/fifo.git,2022-10-21 16:07:42+00:00,Quickly designed single and dual clock fifo with testbenches in verilog.,0,rad68/fifo,555457741,Verilog,fifo,5,0,2022-10-23 23:59:06+00:00,[],None
198,https://github.com/Prabhatatha/Final_Year_Project_MIPS_PROCESSOR.git,2022-10-15 17:46:00+00:00,,0,Prabhatatha/Final_Year_Project_MIPS_PROCESSOR,552049444,Verilog,Final_Year_Project_MIPS_PROCESSOR,30,0,2022-11-06 12:18:22+00:00,[],https://api.github.com/licenses/gpl-3.0
199,https://github.com/caokaiming/Logic-Design-final-project.git,2022-10-05 01:46:05+00:00,,0,caokaiming/Logic-Design-final-project,545795392,Verilog,Logic-Design-final-project,1825,0,2022-10-05 01:48:27+00:00,[],None
200,https://github.com/parnianf/Restoring-Divider.git,2022-10-05 12:18:30+00:00,"Design and implementation of a binary restoring divider, Computer Architecture Course (Spring 2021), University of Tehran",0,parnianf/Restoring-Divider,546038457,Verilog,Restoring-Divider,409,0,2022-10-11 11:34:56+00:00,[],None
201,https://github.com/M4D-A/Salsa20.git,2022-10-05 16:31:17+00:00,,0,M4D-A/Salsa20,546164743,Verilog,Salsa20,14649,0,2022-12-02 09:57:33+00:00,[],None
202,https://github.com/whoni159789/FSM_LightStand.git,2022-10-13 23:26:03+00:00,Vivado 2020.1에서 Verilog을 통한 LightStand 구현 코드,0,whoni159789/FSM_LightStand,551152065,Verilog,FSM_LightStand,10,0,2022-10-14 00:05:25+00:00,[],None
203,https://github.com/bengs17/EC-311-LAB-1.git,2022-10-14 16:31:16+00:00,,0,bengs17/EC-311-LAB-1,551561840,Verilog,EC-311-LAB-1,6,0,2022-10-14 16:47:45+00:00,[],None
204,https://github.com/Kang9609/FSM_LightState.git,2022-10-13 08:57:33+00:00,FPGA를 이용한 LED 밝기 조절,0,Kang9609/FSM_LightState,550743997,Verilog,FSM_LightState,4,0,2022-10-13 09:00:15+00:00,[],None
205,https://github.com/nktkengo/openPDK.git,2022-10-16 06:04:48+00:00,,0,nktkengo/openPDK,552241362,Verilog,openPDK,2229,0,2022-10-16 06:05:05+00:00,[],https://api.github.com/licenses/apache-2.0
206,https://github.com/AkiChen891/Vivado-Digital-Clock.git,2022-10-15 04:57:00+00:00,,0,AkiChen891/Vivado-Digital-Clock,551787332,Verilog,Vivado-Digital-Clock,11,0,2022-10-15 04:58:48+00:00,[],None
207,https://github.com/vovazaichenko22/mathlab1.git,2022-10-22 23:00:45+00:00,,0,vovazaichenko22/mathlab1,556034363,Verilog,mathlab1,396,0,2022-10-22 23:07:38+00:00,[],None
208,https://github.com/sanhorizon777/CLA_Adder.git,2022-10-07 16:49:47+00:00,,0,sanhorizon777/CLA_Adder,547419691,Verilog,CLA_Adder,857,0,2022-10-07 18:06:40+00:00,[],None
209,https://github.com/horiaradu1/Computer-Engineering-Verilog.git,2022-10-07 21:33:54+00:00,Learning Verilog,0,horiaradu1/Computer-Engineering-Verilog,547542398,Verilog,Computer-Engineering-Verilog,784,0,2022-10-07 21:45:38+00:00,[],None
210,https://github.com/kylebhill/Verilog.git,2022-10-06 00:34:00+00:00,,0,kylebhill/Verilog,546355766,Verilog,Verilog,98,0,2022-10-10 17:15:11+00:00,[],None
211,https://github.com/hyogyeom/bcdtofnd.git,2022-10-06 05:40:02+00:00,BCD to FND,0,hyogyeom/bcdtofnd,546461175,Verilog,bcdtofnd,6,0,2022-10-06 05:41:51+00:00,[],None
212,https://github.com/johney1994/BCDtoFND.git,2022-10-06 05:17:48+00:00,Verilog HDL을 이용한 BCDtoFND IC 설계,0,johney1994/BCDtoFND,546453113,Verilog,BCDtoFND,5,0,2022-10-06 05:23:26+00:00,[],None
213,https://github.com/Steel-Shadow/Computer-Organization.git,2022-10-06 12:57:13+00:00,BUAA CO,0,Steel-Shadow/Computer-Organization,546666473,Verilog,Computer-Organization,15314,0,2023-11-02 02:13:07+00:00,[],None
214,https://github.com/sllk/MIPS_CPU.git,2022-10-11 13:07:39+00:00,MIPS_CPU,0,sllk/MIPS_CPU,549611476,Verilog,MIPS_CPU,1403,0,2023-05-04 06:36:11+00:00,[],https://api.github.com/licenses/gpl-3.0
215,https://github.com/shorokshomali/SWITCH-PACKET-VERILOG.git,2022-10-11 14:13:33+00:00,,0,shorokshomali/SWITCH-PACKET-VERILOG,549648306,Verilog,SWITCH-PACKET-VERILOG,10,0,2022-10-11 14:39:49+00:00,[],None
216,https://github.com/Cizzorz3/Half_adder_verilog.git,2022-10-11 09:20:45+00:00,,0,Cizzorz3/Half_adder_verilog,549498296,Verilog,Half_adder_verilog,3,0,2022-10-11 09:51:11+00:00,[],None
217,https://github.com/RanaElGahawy/Digital-Stopwatch.git,2022-10-10 10:16:40+00:00,,0,RanaElGahawy/Digital-Stopwatch,548874639,Verilog,Digital-Stopwatch,4,0,2022-10-11 09:09:50+00:00,[],None
218,https://github.com/kyw6416/FPGA_TimeClock.git,2022-10-12 09:25:59+00:00,,0,kyw6416/FPGA_TimeClock,550147958,Verilog,FPGA_TimeClock,8,0,2022-10-13 03:50:31+00:00,[],None
219,https://github.com/manuka03/5S_Pipeline.git,2022-10-22 19:51:51+00:00,5 Stage pipeline,0,manuka03/5S_Pipeline,555982659,Verilog,5S_Pipeline,67,0,2022-12-21 14:22:59+00:00,[],None
220,https://github.com/Gurusatwik/Verilog-HDL.git,2022-10-19 10:24:53+00:00,Verilog-HDL,0,Gurusatwik/Verilog-HDL,554146473,Verilog,Verilog-HDL,57,0,2023-08-27 20:31:42+00:00,"['fpga', 'verilog', 'asic']",https://api.github.com/licenses/mit
221,https://github.com/e9riffs/caravel_tutorial.git,2022-10-16 06:01:17+00:00,,0,e9riffs/caravel_tutorial,552240454,Verilog,caravel_tutorial,2229,0,2022-10-16 06:01:34+00:00,[],https://api.github.com/licenses/apache-2.0
222,https://github.com/MatheusPaixaoG/microwave-in-quartus.git,2022-10-14 19:34:55+00:00,,0,MatheusPaixaoG/microwave-in-quartus,551633588,Verilog,microwave-in-quartus,3213,0,2022-10-14 19:37:04+00:00,[],None
223,https://github.com/eroscupid88/cme433.git,2022-10-14 03:30:31+00:00,,0,eroscupid88/cme433,551233355,Verilog,cme433,50714,0,2022-10-20 22:26:58+00:00,[],None
224,https://github.com/Code-Jiugae/pwm_led.git,2022-10-14 00:41:54+00:00,fpga_verilog,0,Code-Jiugae/pwm_led,551177138,Verilog,pwm_led,64,0,2022-10-14 00:42:44+00:00,[],None
225,https://github.com/xu842251462/ec551_lab1.git,2022-10-14 04:25:44+00:00,,0,xu842251462/ec551_lab1,551251914,Verilog,ec551_lab1,1153,0,2022-10-14 21:17:44+00:00,[],None
226,https://github.com/alihysn/Calculator.git,2022-10-12 22:10:27+00:00,Using verilog/display on FPGA ,0,alihysn/Calculator,550506195,Verilog,Calculator,1900,0,2022-10-12 22:12:38+00:00,[],None
227,https://github.com/borricha/HDLBits_solution.git,2022-10-11 08:58:20+00:00,,0,borricha/HDLBits_solution,549486151,Verilog,HDLBits_solution,16,0,2022-10-11 09:00:51+00:00,[],None
228,https://github.com/Rupesh5011/ARM_Processor_memory_block.git,2022-10-12 06:14:04+00:00,ARM processor supports 32-bit data. Designed a memory block for ARM processor whose capacity is 1K Byte. Each location in the memory stores 8-bit data only (1 Byte). ,0,Rupesh5011/ARM_Processor_memory_block,550053819,Verilog,ARM_Processor_memory_block,217,0,2022-10-12 06:15:44+00:00,[],None
229,https://github.com/leoicer/prj_verify.git,2022-10-13 12:33:25+00:00,,1,leoicer/prj_verify,550849690,Verilog,prj_verify,518,0,2022-10-13 15:00:46+00:00,[],None
230,https://github.com/joecha5/dlproyecto3.git,2022-10-13 19:51:26+00:00,,0,joecha5/dlproyecto3,551073061,Verilog,dlproyecto3,27,0,2022-11-02 21:52:18+00:00,[],None
231,https://github.com/leb1973/Time_clock.git,2022-10-12 08:45:29+00:00,"시,분,초를 나타내는 시계와 시계의 on/off 기능",0,leb1973/Time_clock,550126939,Verilog,Time_clock,20,0,2022-10-12 08:48:23+00:00,[],None
232,https://github.com/a20084551/frequency_eliminator.git,2022-10-17 03:06:29+00:00,Save the code in the hackmd note,0,a20084551/frequency_eliminator,552663524,Verilog,frequency_eliminator,194,0,2022-10-17 03:08:39+00:00,[],None
233,https://github.com/noemiabril/ColecoAdam_MiSTer-Arrow_SoCKit.git,2022-10-22 12:00:58+00:00,Colecovision with Coleco Adam support,0,noemiabril/ColecoAdam_MiSTer-Arrow_SoCKit,555817968,Verilog,ColecoAdam_MiSTer-Arrow_SoCKit,1595,0,2022-10-22 12:01:06+00:00,[],None
234,https://github.com/juneethkumarmeka/Analysis-of-the-Satisfiability-Attack.git,2022-10-16 21:37:53+00:00,,0,juneethkumarmeka/Analysis-of-the-Satisfiability-Attack,552564722,Verilog,Analysis-of-the-Satisfiability-Attack,719824,0,2022-10-17 01:21:18+00:00,[],None
235,https://github.com/jass-jass/verilog.git,2022-10-19 15:44:47+00:00,,0,jass-jass/verilog,554310827,Verilog,verilog,8,0,2022-11-10 07:54:57+00:00,"['verilog', 'protocols']",None
236,https://github.com/CRodriguez02/Teorema-del-binomio-Verilog.git,2022-10-19 22:22:21+00:00,Teorema del binomio programado en verilog. Proyecto final de la materia Seminario de Solucion de Problemas de Arquitecturas de Computadoras,0,CRodriguez02/Teorema-del-binomio-Verilog,554483717,Verilog,Teorema-del-binomio-Verilog,2131,0,2022-10-19 22:32:50+00:00,[],None
237,https://github.com/noemiabril/Jupiter_MiSTer-Arrow_SoCKit.git,2022-10-20 17:18:34+00:00,JupiterAce MiSTer Arrow SoCKit,0,noemiabril/Jupiter_MiSTer-Arrow_SoCKit,554946848,Verilog,Jupiter_MiSTer-Arrow_SoCKit,993,0,2022-10-20 17:18:43+00:00,[],None
238,https://github.com/FilipGembec-dev/explicit_hdl_modeling_processor.git,2022-10-20 20:21:00+00:00,This project displays designing a processor uusing explicit verilog expressions in the state machine.,0,FilipGembec-dev/explicit_hdl_modeling_processor,555024367,Verilog,explicit_hdl_modeling_processor,33,0,2022-10-23 22:23:38+00:00,[],None
239,https://github.com/kstoko02/final5.git,2022-10-18 14:40:59+00:00,紅綠燈FPGA,0,kstoko02/final5,553648759,Verilog,final5,1593,0,2022-10-18 14:43:06+00:00,[],None
240,https://github.com/Kang9609/MicroBlaze_BCDtoFND.git,2022-10-20 08:38:02+00:00,,0,Kang9609/MicroBlaze_BCDtoFND,554699030,Verilog,MicroBlaze_BCDtoFND,5,0,2022-10-20 08:39:29+00:00,[],None
241,https://github.com/pruthvisa78/multi-cycle-processor.git,2022-10-18 06:48:28+00:00,16-bit RISC Processor,0,pruthvisa78/multi-cycle-processor,553401025,Verilog,multi-cycle-processor,8,0,2022-10-18 07:13:22+00:00,[],None
242,https://github.com/d0zerLin/A1_09.git,2022-10-17 17:28:14+00:00,,0,d0zerLin/A1_09,553082387,Verilog,A1_09,509,0,2022-10-31 00:22:19+00:00,[],None
243,https://github.com/BigNixon/VideoTestingVGA.git,2022-10-17 17:50:13+00:00,Testing video input from camera to vga output,0,BigNixon/VideoTestingVGA,553093554,Verilog,VideoTestingVGA,19086,0,2022-11-04 18:30:31+00:00,[],None
244,https://github.com/ctrlprateek/verilog-uart-master.git,2022-10-17 13:51:21+00:00,,0,ctrlprateek/verilog-uart-master,552961710,Verilog,verilog-uart-master,3,0,2022-10-17 13:55:48+00:00,[],None
245,https://github.com/ctapiero/VSLI_Project.git,2022-10-19 03:39:15+00:00,,0,ctapiero/VSLI_Project,553971607,Verilog,VSLI_Project,43345,0,2022-12-02 17:32:26+00:00,[],None
246,https://github.com/TylerWinger/DegreeProjectCode.git,2022-10-22 17:49:13+00:00,,1,TylerWinger/DegreeProjectCode,555943403,Verilog,DegreeProjectCode,19461,0,2022-10-23 19:04:09+00:00,[],None
247,https://github.com/Lavanyamurugan2001/BASIC-GATES.git,2022-10-22 17:39:52+00:00,,0,Lavanyamurugan2001/BASIC-GATES,555940048,Verilog,BASIC-GATES,14,0,2023-03-02 04:16:33+00:00,[],None
248,https://github.com/abrahamjsimpson/The_Stupid_Machine.git,2022-10-22 02:05:26+00:00,A 1-bit Processor,0,abrahamjsimpson/The_Stupid_Machine,555645932,Verilog,The_Stupid_Machine,13301,0,2022-12-01 04:26:25+00:00,[],None
249,https://github.com/pohaoc/EPYK-CPU.git,2022-10-22 04:33:25+00:00,FPGA-Based 16-bit CPU architecture,0,pohaoc/EPYK-CPU,555683147,Verilog,EPYK-CPU,13811,0,2022-10-22 04:42:58+00:00,[],None
250,https://github.com/laredoo/Vault-Locker.git,2022-10-15 22:11:43+00:00,,0,laredoo/Vault-Locker,552128604,Verilog,Vault-Locker,1328,0,2022-10-15 22:12:15+00:00,[],None
251,https://github.com/jonathanO1/ECE_284_HW1.git,2022-10-04 17:24:50+00:00,,0,jonathanO1/ECE_284_HW1,545614708,Verilog,ECE_284_HW1,28,0,2022-10-04 17:33:09+00:00,[],None
252,https://github.com/tanyatyagi35/2bit_ripple_upcounter_with_555timer_AstableMultivibrator_As_clock_circuit.git,2022-10-07 19:35:11+00:00,,0,tanyatyagi35/2bit_ripple_upcounter_with_555timer_AstableMultivibrator_As_clock_circuit,547496531,Verilog,2bit_ripple_upcounter_with_555timer_AstableMultivibrator_As_clock_circuit,1404,0,2022-10-08 18:38:56+00:00,[],None
253,https://github.com/ParasVekariya/Mixed-Signal-Design-and-Analysis-of-2-to-1-Mux.git,2022-10-07 15:51:43+00:00,,0,ParasVekariya/Mixed-Signal-Design-and-Analysis-of-2-to-1-Mux,547390954,Verilog,Mixed-Signal-Design-and-Analysis-of-2-to-1-Mux,2197,0,2022-10-07 20:16:57+00:00,[],https://api.github.com/licenses/gpl-3.0
254,https://github.com/parnianf/Stack-Based-MIPS-Processor.git,2022-10-05 14:14:17+00:00,"Design and implementation of a multi-cycle MIPS processor, Computer Architecture Course (Spring 2021), University of Tehran",0,parnianf/Stack-Based-MIPS-Processor,546096562,Verilog,Stack-Based-MIPS-Processor,574,0,2022-10-11 11:34:28+00:00,[],None
255,https://github.com/Theparia/Stack-Based-MIPS-Processor.git,2022-10-05 14:13:47+00:00,"Design and implementation of a multi-cycle MIPS processor, Computer Architecture course (Spring 2021), University of Tehran",0,Theparia/Stack-Based-MIPS-Processor,546096310,Verilog,Stack-Based-MIPS-Processor,576,0,2022-10-05 14:51:51+00:00,[],None
256,https://github.com/gokulsair1998/Masters.git,2022-10-07 01:08:22+00:00,Projects in Masters,0,gokulsair1998/Masters,546988929,Verilog,Masters,21874,0,2023-07-17 16:24:17+00:00,[],None
257,https://github.com/abhinandann/MOD-10-Ripple-Counter.git,2022-10-08 17:15:49+00:00,"This repository presents the implementation of MOD-10 Ripple Counter, which is interfaced with Astable multivibrator for pulse input to the counter. The design is done using Opensource EDA tool eSim.",0,abhinandann/MOD-10-Ripple-Counter,547971834,Verilog,MOD-10-Ripple-Counter,345,0,2022-11-25 14:23:40+00:00,[],None
258,https://github.com/guptayush2112/FlashADC_digital-logic_MixedSoC.git,2022-10-08 15:30:34+00:00,Design submission towards the Mixed Signal SoC Design Hackathon organized by FOSSEE-IIT Bombay and VLSI System Design.,0,guptayush2112/FlashADC_digital-logic_MixedSoC,547928941,Verilog,FlashADC_digital-logic_MixedSoC,4305,0,2023-07-01 11:09:35+00:00,[],None
259,https://github.com/zouyingcao/minisys-1-cpu.git,2022-10-04 02:04:53+00:00,minisys-1 CPU 简单框架,0,zouyingcao/minisys-1-cpu,545227658,Verilog,minisys-1-cpu,2668,0,2023-04-07 08:37:34+00:00,[],None
260,https://github.com/kingyeonsu/addSub_4bit_BCDtoFND.git,2022-10-06 07:41:39+00:00,addSub_4bit_BCDtoFND,0,kingyeonsu/addSub_4bit_BCDtoFND,546513882,Verilog,addSub_4bit_BCDtoFND,4,0,2022-10-06 07:44:07+00:00,[],None
261,https://github.com/Da-lang1/Calculator.git,2022-10-06 08:37:36+00:00,,0,Da-lang1/Calculator,546540296,Verilog,Calculator,6,0,2022-10-06 08:44:04+00:00,[],None
262,https://github.com/syedomair0/riscv-cpu.git,2022-10-07 21:41:18+00:00,A simple RV-32 CPU in verilog. ,0,syedomair0/riscv-cpu,547544895,Verilog,riscv-cpu,3,0,2022-10-07 22:00:30+00:00,[],None
263,https://github.com/omar21hossam/test.git,2022-10-08 22:37:27+00:00,,0,omar21hossam/test,548086076,Verilog,test,45843,0,2022-10-08 22:37:41+00:00,[],https://api.github.com/licenses/apache-2.0
264,https://github.com/ECEahnbin/ECE_exp6.git,2022-10-08 08:24:23+00:00,서울시립대 전전설2,0,ECEahnbin/ECE_exp6,547756504,Verilog,ECE_exp6,2,0,2022-10-09 00:23:18+00:00,[],None
265,https://github.com/Thebackyardelectricks/verilog-basics.git,2022-10-08 16:13:01+00:00,,2,Thebackyardelectricks/verilog-basics,547946423,Verilog,verilog-basics,14,0,2022-10-08 16:31:11+00:00,['hacktoberfest'],None
266,https://github.com/Nagarjun444/RAM.git,2022-10-16 11:30:50+00:00,,0,Nagarjun444/RAM,552343324,Verilog,RAM,2,0,2022-10-16 11:37:33+00:00,[],None
267,https://github.com/Juremy-420-bling/git_fpga.git,2022-10-16 12:31:34+00:00,version control  of code,0,Juremy-420-bling/git_fpga,552363724,Verilog,git_fpga,29327,0,2022-10-16 13:27:09+00:00,[],None
268,https://github.com/KhChanon/FPGA-Alarm-Clock.git,2022-10-16 15:19:28+00:00,,0,KhChanon/FPGA-Alarm-Clock,552428795,Verilog,FPGA-Alarm-Clock,6,0,2022-10-16 15:20:10+00:00,[],None
269,https://github.com/Chigook/TimeClock.git,2022-10-12 07:20:04+00:00,Verilog code를 이용한 Time Clock,0,Chigook/TimeClock,550084323,Verilog,TimeClock,9,0,2022-10-12 07:53:04+00:00,[],None
270,https://github.com/gambiTarun/datapath-control-unit.git,2022-10-12 06:18:58+00:00,Designing and implementing (in Verilog) datapath and control unit for a single cycle processor (including instruction memory),0,gambiTarun/datapath-control-unit,550055850,Verilog,datapath-control-unit,15,0,2022-10-12 06:58:04+00:00,[],None
271,https://github.com/cyanolupus/lsi_design.git,2022-10-12 05:20:50+00:00,,0,cyanolupus/lsi_design,550032414,Verilog,lsi_design,147,0,2022-10-14 11:35:16+00:00,[],None
272,https://github.com/whoni159789/UpCounter.git,2022-10-11 07:30:57+00:00,,0,whoni159789/UpCounter,549439050,Verilog,UpCounter,5,0,2022-10-11 08:00:52+00:00,[],None
273,https://github.com/maha123m/ENCS3310-Advanced-Digital-Systems-Design.git,2022-10-13 15:32:27+00:00,,0,maha123m/ENCS3310-Advanced-Digital-Systems-Design,550949917,Verilog,ENCS3310-Advanced-Digital-Systems-Design,2234,0,2022-10-13 15:54:53+00:00,[],None
274,https://github.com/Murtaza-097/MTP_FPGA_PIDcontroller.git,2022-10-16 17:29:33+00:00,,0,Murtaza-097/MTP_FPGA_PIDcontroller,552479038,Verilog,MTP_FPGA_PIDcontroller,89,0,2022-10-16 17:35:35+00:00,[],None
275,https://github.com/zhongzero/RISCV-CPU.git,2022-10-17 06:59:29+00:00,,0,zhongzero/RISCV-CPU,552745897,Verilog,RISCV-CPU,2712,0,2022-11-16 13:50:00+00:00,[],None
276,https://github.com/tabrown3/sd-card-controller.git,2022-10-15 16:57:18+00:00,,0,tabrown3/sd-card-controller,552031183,Verilog,sd-card-controller,90,0,2022-10-23 00:17:56+00:00,[],None
277,https://github.com/Akash-Jose-Saji/Digital-circuit-design-using-verilog-hdl.git,2022-10-17 15:36:22+00:00,Course activites on design of circuits using verilog,5,Akash-Jose-Saji/Digital-circuit-design-using-verilog-hdl,553022978,Verilog,Digital-circuit-design-using-verilog-hdl,32,0,2022-10-17 15:46:21+00:00,['hacktoberfest'],None
278,https://github.com/eruerame/FrequencyCounter.git,2022-10-19 08:47:30+00:00,,0,eruerame/FrequencyCounter,554099157,Verilog,FrequencyCounter,4148,0,2022-10-19 09:03:46+00:00,[],None
279,https://github.com/CodeOn-ArK/Verilog-ShowDown.git,2022-10-10 06:56:56+00:00,Will try to code for 100 days non-stop in verilog,0,CodeOn-ArK/Verilog-ShowDown,548776256,Verilog,Verilog-ShowDown,14,0,2022-10-10 09:40:40+00:00,[],https://api.github.com/licenses/gpl-3.0
280,https://github.com/I-am-VarunM/Single-Cycle-RISC-V-CPU.git,2022-10-08 07:51:02+00:00,Implementation of Single Cycle CPU RISC-V in Verilog,0,I-am-VarunM/Single-Cycle-RISC-V-CPU,547743777,Verilog,Single-Cycle-RISC-V-CPU,32,0,2022-10-08 07:52:33+00:00,[],None
281,https://github.com/Subham85/1-bit-ALU.git,2022-10-08 10:53:58+00:00,,0,Subham85/1-bit-ALU,547816972,Verilog,1-bit-ALU,4882,0,2022-10-08 11:13:18+00:00,[],None
282,https://github.com/Ling0413/ECE385-FPGA_Game_Hollow_Knight.git,2022-10-10 20:10:25+00:00,,0,Ling0413/ECE385-FPGA_Game_Hollow_Knight,549186689,Verilog,ECE385-FPGA_Game_Hollow_Knight,99858,0,2022-10-10 20:17:37+00:00,[],None
283,https://github.com/gounggoung/ELEC2042ComplexDesign.git,2022-10-21 02:58:27+00:00,,0,gounggoung/ELEC2042ComplexDesign,555146136,Verilog,ELEC2042ComplexDesign,284,0,2022-10-21 03:02:37+00:00,[],None
284,https://github.com/abhirathsujith/ALU-Verilog.git,2022-10-19 17:48:59+00:00,ALU in Verilog,0,abhirathsujith/ALU-Verilog,554372382,Verilog,ALU-Verilog,3,0,2022-10-19 17:57:25+00:00,[],None
285,https://github.com/daduranka/ECE-6710-Vending-Machine.git,2022-10-19 20:36:12+00:00,,0,daduranka/ECE-6710-Vending-Machine,554445659,Verilog,ECE-6710-Vending-Machine,166,0,2022-10-26 17:46:44+00:00,[],None
286,https://github.com/krishna0419/Mux_4_1.git,2022-10-18 16:42:09+00:00,"MUX 4:1 includeing with design, testbench and waveform",0,krishna0419/Mux_4_1,553713654,Verilog,Mux_4_1,16,0,2022-10-18 16:42:41+00:00,[],None
287,https://github.com/aranyagupta/iac.git,2022-10-18 20:32:01+00:00,,0,aranyagupta/iac,553820476,Verilog,iac,1201,0,2022-10-18 21:08:26+00:00,[],None
288,https://github.com/KingFuGitHub/Verilog.git,2022-10-15 05:53:01+00:00,,0,KingFuGitHub/Verilog,551803422,Verilog,Verilog,462,0,2022-10-15 05:53:47+00:00,[],None
289,https://github.com/SMAHTHEO/SMAHTHEO.github.io.git,2022-10-17 21:35:01+00:00,,0,SMAHTHEO/SMAHTHEO.github.io,553193787,Verilog,SMAHTHEO.github.io,6846,0,2022-11-21 14:54:45+00:00,[],None
290,https://github.com/jaykempis/engg123-proj2-cck.git,2022-10-18 03:02:53+00:00,Project 2 Respository for ENGG 123.01 1Sem2022,0,jaykempis/engg123-proj2-cck,553312919,Verilog,engg123-proj2-cck,411,0,2022-10-27 21:02:10+00:00,[],None
291,https://github.com/KangSY96/BCDtoFND.git,2022-10-06 05:17:39+00:00,Verilog 코드를 이용한 BCD to FND ic 설계,0,KangSY96/BCDtoFND,546453045,Verilog,BCDtoFND,4,0,2022-10-06 05:23:33+00:00,[],None
292,https://github.com/Chigook/BCDtoFND.git,2022-10-06 05:17:44+00:00,Verilog 코드를 이용한 BCDtoFND IC 설계,0,Chigook/BCDtoFND,546453086,Verilog,BCDtoFND,7,0,2022-10-06 07:55:19+00:00,[],None
293,https://github.com/billylin14/flappybird.git,2022-10-04 05:52:02+00:00,,0,billylin14/flappybird,545299259,Verilog,flappybird,9362,0,2022-10-04 05:56:18+00:00,[],None
294,https://github.com/Chigook/Simple_Calculator.git,2022-10-06 07:42:15+00:00,Verilog 코드를 이용한 간단한 사칙연산 계산기,0,Chigook/Simple_Calculator,546514142,Verilog,Simple_Calculator,7,0,2022-10-06 07:43:48+00:00,[],None
295,https://github.com/NAvi349/vga_pll_esim.git,2022-10-06 15:49:22+00:00,,0,NAvi349/vga_pll_esim,546762233,Verilog,vga_pll_esim,20,0,2022-10-07 14:02:07+00:00,[],https://api.github.com/licenses/gpl-3.0
296,https://github.com/Hua50000/-VerilogContest.git,2022-10-22 08:45:22+00:00,北京市集成电路设计大赛数字往年题,0,Hua50000/-VerilogContest,555754673,,-VerilogContest,282,0,2022-09-19 08:51:20+00:00,[],https://api.github.com/licenses/mit
297,https://github.com/leb1973/FSM_LED.git,2022-10-22 17:33:08+00:00,FSM을 활용한 LED동작,0,leb1973/FSM_LED,555937599,Verilog,FSM_LED,10,0,2022-10-22 18:00:49+00:00,[],None
298,https://github.com/chgs3/MicroOndas.git,2022-10-22 18:53:27+00:00,Projeto de Forno Micro-Ondas para a disciplina de Sistemas Digitais,0,chgs3/MicroOndas,555964481,Verilog,MicroOndas,360,0,2022-10-22 18:53:56+00:00,[],None
299,https://github.com/RoxyKko/Verilog.git,2022-10-22 18:41:21+00:00,,0,RoxyKko/Verilog,555960575,Verilog,Verilog,13,0,2022-10-22 18:41:32+00:00,[],None
300,https://github.com/wrs225/wishbone-caravel-user-project-copy.git,2022-10-22 16:24:14+00:00,,0,wrs225/wishbone-caravel-user-project-copy,555913718,Verilog,wishbone-caravel-user-project-copy,2231,0,2022-10-22 16:24:27+00:00,[],https://api.github.com/licenses/apache-2.0
301,https://github.com/KY00KIM/COSE222-RISC-V.git,2022-10-14 09:33:24+00:00,,0,KY00KIM/COSE222-RISC-V,551376737,Verilog,COSE222-RISC-V,320,0,2023-11-19 19:12:35+00:00,[],None
302,https://github.com/HimanshuPandey09/Parameterized-Ripple-Carry-Adder.git,2022-10-13 05:44:26+00:00,Verilog Implementation of Parameterized Ripple Carry Adder,0,HimanshuPandey09/Parameterized-Ripple-Carry-Adder,550657311,Verilog,Parameterized-Ripple-Carry-Adder,1,0,2024-02-21 15:13:20+00:00,"['verilog', 'vlsi', 'rippleadder']",None
303,https://github.com/GiuseppeDiGuglielmo/CMS_PIX_28_HLS.git,2022-10-22 04:21:42+00:00,,0,GiuseppeDiGuglielmo/CMS_PIX_28_HLS,555680254,Verilog,CMS_PIX_28_HLS,10345,0,2022-10-27 22:18:38+00:00,[],None
304,https://github.com/tjcoe/ECE_3710.git,2022-10-04 22:47:45+00:00,,1,tjcoe/ECE_3710,545743050,Verilog,ECE_3710,712,0,2022-10-25 22:48:35+00:00,[],None
305,https://github.com/majilokesh/iiitb_tlc_caravel.git,2022-10-05 15:52:26+00:00,,0,majilokesh/iiitb_tlc_caravel,546146615,Verilog,iiitb_tlc_caravel,45856,0,2022-10-05 15:52:42+00:00,[],https://api.github.com/licenses/apache-2.0
306,https://github.com/wpi-ece574-f22/solve-ho-arithmetic.git,2022-10-05 01:02:04+00:00,,0,wpi-ece574-f22/solve-ho-arithmetic,545782005,Verilog,solve-ho-arithmetic,1,0,2022-10-10 09:47:29+00:00,[],None
307,https://github.com/JaviSol96/openlane.git,2022-10-05 19:41:43+00:00,,0,JaviSol96/openlane,546253425,Verilog,openlane,3685,0,2022-10-05 21:04:17+00:00,[],None
308,https://github.com/kingyeonsu/subtraction.git,2022-10-05 07:14:42+00:00,감산기_전가산기 이용,0,kingyeonsu/subtraction,545903537,Verilog,subtraction,3,0,2022-10-05 07:19:12+00:00,[],None
309,https://github.com/Shreyas-borse/Dual-core-Architecture-Design-for-Natural-Language-Processing-NLP-Algorithm.git,2022-10-04 03:36:41+00:00,,0,Shreyas-borse/Dual-core-Architecture-Design-for-Natural-Language-Processing-NLP-Algorithm,545256570,Verilog,Dual-core-Architecture-Design-for-Natural-Language-Processing-NLP-Algorithm,3623,0,2022-10-04 04:41:42+00:00,[],None
310,https://github.com/kyw6416/FPGA_BCDtoFND.git,2022-10-06 05:03:56+00:00,,0,kyw6416/FPGA_BCDtoFND,546447963,Verilog,FPGA_BCDtoFND,5,0,2022-10-06 05:18:06+00:00,[],None
311,https://github.com/johs2969/ECE_exp6.git,2022-10-06 09:44:48+00:00,서울시립대학교 전자전기컴퓨터공학부 전전설2 과목,0,johs2969/ECE_exp6,546574006,Verilog,ECE_exp6,5,0,2022-10-08 02:01:57+00:00,[],None
312,https://github.com/Fernandot989/Proyecto1-Electronica-digital1.git,2022-10-06 17:45:18+00:00,,0,Fernandot989/Proyecto1-Electronica-digital1,546819637,Verilog,Proyecto1-Electronica-digital1,4,0,2022-10-06 17:45:28+00:00,[],None
313,https://github.com/abeeds/Digital-Logic-and-Machine-State-Design.git,2022-10-17 14:39:56+00:00,,0,abeeds/Digital-Logic-and-Machine-State-Design,552990419,Verilog,Digital-Logic-and-Machine-State-Design,56,0,2022-11-21 02:22:16+00:00,['verilog'],None
314,https://github.com/prxthxm09/dsdl.git,2022-10-09 05:11:58+00:00,,0,prxthxm09/dsdl,548204698,Verilog,dsdl,2468,0,2022-11-04 06:32:29+00:00,[],https://api.github.com/licenses/gpl-3.0
315,https://github.com/BeibeiXu990520/ECE550.git,2022-10-13 17:35:10+00:00,,0,BeibeiXu990520/ECE550,551010214,,ECE550,108,0,2022-03-27 00:06:08+00:00,[],None
316,https://github.com/YassineRouchad/8bit_computer_Hardware_description.git,2022-10-12 23:07:56+00:00,"after building an 8bit computer on breadboard following the instructions presented in the book Digital computer electronics by Albert Malvino and watching and learning from the insightful ,helpful videos of Ben Eater ,here I have a final stage of this project describing the computer in behavioral manner using  verilog!!",0,YassineRouchad/8bit_computer_Hardware_description,550524216,Verilog,8bit_computer_Hardware_description,2,0,2022-11-15 11:38:43+00:00,[],None
317,https://github.com/hyogyeom/Time_Clock_Counter.git,2022-10-12 08:39:56+00:00,,0,hyogyeom/Time_Clock_Counter,550123989,Verilog,Time_Clock_Counter,5,0,2022-10-12 08:47:05+00:00,[],None
318,https://github.com/ahedaya/INCBIOPICO2.git,2022-10-13 23:57:46+00:00,,0,ahedaya/INCBIOPICO2,551163060,Verilog,INCBIOPICO2,6512,0,2022-10-13 23:58:02+00:00,[],https://api.github.com/licenses/apache-2.0
319,https://github.com/johs2969/ECE_exp7.git,2022-10-14 08:34:42+00:00,서울시립대학교 전자전기컴퓨터공학부 전전설2 과목,0,johs2969/ECE_exp7,551350325,Verilog,ECE_exp7,4,0,2022-10-15 00:47:39+00:00,[],None
320,https://github.com/HunSeong77/DigitalSystemExpreiment2022.git,2022-10-17 11:55:13+00:00,,0,HunSeong77/DigitalSystemExpreiment2022,552896318,Verilog,DigitalSystemExpreiment2022,51805,0,2023-01-31 20:38:59+00:00,[],None
321,https://github.com/rjw57/processor.git,2022-10-15 13:09:27+00:00,Experiments in processor design in 74-series logic,0,rjw57/processor,551947521,Verilog,processor,104,0,2022-10-20 19:26:14+00:00,[],https://api.github.com/licenses/mit
322,https://github.com/haru732/caravel_tutorial.git,2022-10-17 01:05:35+00:00,,0,haru732/caravel_tutorial,552626635,Verilog,caravel_tutorial,2228,0,2022-10-17 01:05:52+00:00,[],https://api.github.com/licenses/apache-2.0
323,https://github.com/saramostafa2001/Alu_Top.git,2022-10-21 14:48:41+00:00,Verilog,0,saramostafa2001/Alu_Top,555423443,Verilog,Alu_Top,4,0,2022-10-21 14:50:05+00:00,[],None
324,https://github.com/kingyeonsu/SoC_TimerInterrupt_PWM_Buzzer.git,2022-10-21 10:53:19+00:00,TimerInterrupt를 이용한 PWM_Buzzer_Control,0,kingyeonsu/SoC_TimerInterrupt_PWM_Buzzer,555320083,Verilog,SoC_TimerInterrupt_PWM_Buzzer,10,0,2022-10-21 10:57:43+00:00,[],None
325,https://github.com/bu-ec311-fall2022/EC311_Lab2_Template.git,2022-10-20 23:25:19+00:00,,6,bu-ec311-fall2022/EC311_Lab2_Template,555083551,Verilog,EC311_Lab2_Template,138,0,2022-10-20 23:39:21+00:00,[],None
326,https://github.com/ShapePolygon/SAP1.git,2022-10-22 00:44:37+00:00,A Verilog implementation of SAP1. Requires an external circuit that connects to a 8x8 RAM.,0,ShapePolygon/SAP1,555626129,Verilog,SAP1,325,0,2022-10-22 04:25:09+00:00,[],None
327,https://github.com/akshanagrawal/CS220A.git,2022-10-22 01:55:35+00:00,,0,akshanagrawal/CS220A,555643343,Verilog,CS220A,77,0,2022-10-22 01:56:34+00:00,[],None
328,https://github.com/AshrafGamalAbdelkarim/Verilog-part-1.git,2022-10-12 17:08:58+00:00,Basic combinational and sequential blocks,0,AshrafGamalAbdelkarim/Verilog-part-1,550383170,Verilog,Verilog-part-1,2,0,2022-10-13 21:30:33+00:00,[],None
329,https://github.com/gambiTarun/processor-datapath.git,2022-10-12 07:00:18+00:00,Implementing datapath of a processor in verilog,0,gambiTarun/processor-datapath,550074902,Verilog,processor-datapath,8,0,2022-10-12 07:04:51+00:00,[],None
330,https://github.com/Felucco/Esercizio-4---Supercar.git,2022-10-11 09:54:07+00:00,,0,Felucco/Esercizio-4---Supercar,549515628,Verilog,Esercizio-4---Supercar,101,0,2022-10-11 09:54:19+00:00,[],None
331,https://github.com/jay123q/ecen248.git,2022-10-10 23:11:16+00:00,All verilog code from sophmore year including fast adder and debouncer,0,jay123q/ecen248,549255063,Verilog,ecen248,10474,0,2023-11-09 05:00:03+00:00,[],None
332,https://github.com/jlclvt/riscv.git,2022-10-08 14:54:40+00:00,,0,jlclvt/riscv,547914416,Verilog,riscv,59,0,2022-10-08 14:58:14+00:00,[],None
333,https://github.com/mattyb5959/Year-2-Tic-Tac-Toe-Project.git,2022-10-13 07:50:07+00:00,Tic Tac Toe project for microprocessors,0,mattyb5959/Year-2-Tic-Tac-Toe-Project,550711529,Verilog,Year-2-Tic-Tac-Toe-Project,16,0,2023-02-07 23:18:27+00:00,['tictactoe-game'],None
334,https://github.com/Shiofi/Algoritmo_de_Booth.git,2022-10-20 01:26:33+00:00,Este proyecto consiste en la implementación del algoritmo de Booth para el desarrollo de una unidad de multiplicación de signo a través del diseño digital sincrónico.,0,Shiofi/Algoritmo_de_Booth,554539695,Verilog,Algoritmo_de_Booth,38,0,2022-11-12 23:13:48+00:00,[],None
335,https://github.com/andersbarzdukas/GTH_EXAMPLE.git,2022-10-19 21:34:06+00:00,,0,andersbarzdukas/GTH_EXAMPLE,554467368,Verilog,GTH_EXAMPLE,63,0,2022-10-19 21:37:13+00:00,[],None
336,https://github.com/jaebak/gtwiz_kcu105.git,2022-10-19 22:02:45+00:00,,0,jaebak/gtwiz_kcu105,554477168,Verilog,gtwiz_kcu105,1154,0,2022-10-19 22:03:15+00:00,[],None
337,https://github.com/UlkeiSzabolcs/Computer-Architecture.git,2022-10-20 13:20:13+00:00,,0,UlkeiSzabolcs/Computer-Architecture,554829505,Verilog,Computer-Architecture,15,0,2022-10-20 13:28:52+00:00,[],None
338,https://github.com/ChgMeL/MeteoStation.git,2022-10-09 19:05:22+00:00,"Meteostation for FPGA (MAX10): DS18B20(TEMP), DS3231(RTC), SHT10 (HUMIDITY), SHD0028 (6x7 segments) ",0,ChgMeL/MeteoStation,548532206,Verilog,MeteoStation,627,0,2022-10-09 19:17:14+00:00,[],None
339,https://github.com/FilipGembec-dev/UART_and_phraser_test.git,2022-10-10 08:06:02+00:00,An example of phrasing incoming bytes from an UART,0,FilipGembec-dev/UART_and_phraser_test,548809375,Verilog,UART_and_phraser_test,6,0,2022-10-10 15:40:38+00:00,[],https://api.github.com/licenses/mit
340,https://github.com/shishira-o-bhat/Parallel-In-Parallel-Out-Parallel-In-Serial-Out-Verilog-code.git,2022-10-07 03:21:40+00:00,verilog code for PIPO PISO Shift registers. Implemented through circuit element modules.,0,shishira-o-bhat/Parallel-In-Parallel-Out-Parallel-In-Serial-Out-Verilog-code,547035295,,Parallel-In-Parallel-Out-Parallel-In-Serial-Out-Verilog-code,10,0,2022-10-07 03:48:37+00:00,[],None
341,https://github.com/wanly13/lab5-Single-cycle-ARM.git,2022-10-22 15:38:40+00:00,Se crea un procesador ARM syngle cycle con verilog,0,wanly13/lab5-Single-cycle-ARM,555897103,Verilog,lab5-Single-cycle-ARM,17948,0,2022-10-22 16:31:21+00:00,[],None
342,https://github.com/Jerry-03/CDC-asyncfifo.git,2022-10-05 14:26:32+00:00,跨时钟域电路，异步FIFO设计,0,Jerry-03/CDC-asyncfifo,546102912,Verilog,CDC-asyncfifo,21,0,2022-10-09 10:11:33+00:00,[],None
343,https://github.com/kingyeonsu/BCDtoFND.git,2022-10-06 05:18:01+00:00,BCDtoFND IC design,0,kingyeonsu/BCDtoFND,546453207,Verilog,BCDtoFND,5,0,2022-10-06 05:31:43+00:00,[],None
344,https://github.com/jeffnye-gh/testbench.git,2022-10-06 01:52:28+00:00,testbench template,0,jeffnye-gh/testbench,546382229,Verilog,testbench,25,0,2022-10-06 02:05:36+00:00,[],https://api.github.com/licenses/gpl-3.0
345,https://github.com/hyogyeom/0-9999-FND_Display.git,2022-10-11 10:07:01+00:00,0~9999 FND_Display,0,hyogyeom/0-9999-FND_Display,549522128,Verilog,0-9999-FND_Display,75,0,2022-10-11 17:55:36+00:00,[],None
346,https://github.com/AdamHsu7086/Arithmetic-Logic-Unit.git,2022-10-11 13:20:52+00:00,,0,AdamHsu7086/Arithmetic-Logic-Unit,549618583,Verilog,Arithmetic-Logic-Unit,277,0,2022-10-11 13:21:41+00:00,[],None
347,https://github.com/Rupesh5011/ALU_design.git,2022-10-11 09:26:50+00:00,I designed a simple ALU which can perform simple arithmetic and logic operations using Verilog language. ,0,Rupesh5011/ALU_design,549501497,Verilog,ALU_design,158,0,2022-10-11 09:36:31+00:00,[],None
348,https://github.com/sadikoglutaner/Up_Down_Counter_HDL.git,2022-10-11 08:23:28+00:00,,0,sadikoglutaner/Up_Down_Counter_HDL,549466428,Verilog,Up_Down_Counter_HDL,2,0,2022-10-11 08:24:06+00:00,[],None
349,https://github.com/ShreyaUmarani/Staircase-Wave-Generation.git,2022-10-10 14:29:03+00:00,Staircase wave generation using Mixed Signals,0,ShreyaUmarani/Staircase-Wave-Generation,549008580,Verilog,Staircase-Wave-Generation,859,0,2022-10-10 15:43:15+00:00,[],None
350,https://github.com/may-kumar/Simple-Pipeline-Processor.git,2022-10-08 18:15:26+00:00,A single cycle simple processor,0,may-kumar/Simple-Pipeline-Processor,547995623,Verilog,Simple-Pipeline-Processor,418,0,2022-10-08 18:16:10+00:00,[],None
351,https://github.com/Sharmi-Rajakumaran/Binary_Coding_an_Analog_Signal.git,2022-10-08 17:24:45+00:00,"Converting an analog signal into binary using sample and hold circuit, a voltage divider circuit and a Flash type ADC",0,Sharmi-Rajakumaran/Binary_Coding_an_Analog_Signal,547975410,Verilog,Binary_Coding_an_Analog_Signal,5975,0,2022-10-08 20:58:05+00:00,[],https://api.github.com/licenses/gpl-3.0
352,https://github.com/ennuikat/sdmay2328_project.git,2022-10-09 01:08:21+00:00,,0,ennuikat/sdmay2328_project,548128961,Verilog,sdmay2328_project,2228,0,2022-10-09 01:08:37+00:00,[],https://api.github.com/licenses/apache-2.0
353,https://github.com/MaryamMagdy570/UART-TX.git,2022-10-10 08:26:55+00:00,,0,MaryamMagdy570/UART-TX,548819425,Verilog,UART-TX,4,0,2022-10-10 08:27:59+00:00,[],None
354,https://github.com/316415/Counter_FND.git,2022-10-12 07:09:25+00:00,"hour&min, sec&milisec",0,316415/Counter_FND,550079200,Verilog,Counter_FND,8,0,2022-10-12 07:12:44+00:00,[],None
355,https://github.com/saurav2658/Embedded.git,2022-10-12 03:08:08+00:00,,0,saurav2658/Embedded,549985198,Verilog,Embedded,27,0,2022-10-12 03:09:11+00:00,[],None
356,https://github.com/anumariam/32bit-MIPS-Processor.git,2022-10-12 05:33:03+00:00,,0,anumariam/32bit-MIPS-Processor,550037238,Verilog,32bit-MIPS-Processor,16,0,2022-10-12 05:38:15+00:00,[],None
357,https://github.com/aidanakalimbekova/realTimeVideoProcessingFPGA.git,2022-10-14 11:29:37+00:00,real-time video processing on an FPGA,0,aidanakalimbekova/realTimeVideoProcessingFPGA,551425633,Verilog,realTimeVideoProcessingFPGA,22247,0,2022-10-14 16:12:05+00:00,[],None
358,https://github.com/atuchiya/caravel_tutorial.git,2022-10-13 23:55:49+00:00,,0,atuchiya/caravel_tutorial,551162379,Verilog,caravel_tutorial,2228,0,2022-10-13 23:56:06+00:00,[],https://api.github.com/licenses/apache-2.0
359,https://github.com/lucascraston/FPGA_practice.git,2022-10-14 02:02:04+00:00,,0,lucascraston/FPGA_practice,551203217,Verilog,FPGA_practice,40,0,2022-10-14 02:37:23+00:00,[],None
360,https://github.com/TJine/AXI.git,2022-10-13 15:26:38+00:00,AXI_lite.v,0,TJine/AXI,550946538,Verilog,AXI,51,0,2023-10-07 04:39:45+00:00,[],None
361,https://github.com/San578/Mixed-Signal-SOC-Design.git,2022-10-16 08:07:26+00:00,,0,San578/Mixed-Signal-SOC-Design,552278332,Verilog,Mixed-Signal-SOC-Design,363,0,2022-10-16 08:21:02+00:00,[],None
362,https://github.com/Animesh-Gupta2001/Ford-ThunderBird-1962-Rear-Lights-Indicator-HDL-simulation.git,2022-10-15 18:18:15+00:00,Verilog code for an FSM that simulates the rear turning indicator lights in a Ford ThunderBird 1962,0,Animesh-Gupta2001/Ford-ThunderBird-1962-Rear-Lights-Indicator-HDL-simulation,552061094,Verilog,Ford-ThunderBird-1962-Rear-Lights-Indicator-HDL-simulation,1,0,2022-10-15 18:19:57+00:00,[],None
363,https://github.com/Chigook/IP_TickGenerator.git,2022-10-19 02:29:02+00:00,MicroBlaze를 이용한 TickGenerator,0,Chigook/IP_TickGenerator,553945663,Verilog,IP_TickGenerator,5,0,2022-10-19 10:06:53+00:00,[],None
364,https://github.com/naudius/Signal-generation-using-FPGA.git,2022-10-19 14:21:14+00:00,Final year project,0,naudius/Signal-generation-using-FPGA,554265621,Verilog,Signal-generation-using-FPGA,30,0,2022-10-27 07:41:33+00:00,[],https://api.github.com/licenses/mit
365,https://github.com/seventhsu/touhou-on-fpga.git,2022-10-19 12:06:58+00:00,A Touhou Project-style bullet hell game for the Terasic DE10-Lite FPGA development board.,0,seventhsu/touhou-on-fpga,554194690,Verilog,touhou-on-fpga,35320,0,2022-12-10 10:04:19+00:00,[],None
366,https://github.com/ashyuuu/SingleCycleProcessor.git,2022-10-19 21:10:00+00:00,,0,ashyuuu/SingleCycleProcessor,554458735,Verilog,SingleCycleProcessor,10,0,2022-10-19 21:10:55+00:00,[],None
367,https://github.com/guptarohan6502/IPA-22_project-circuiteers.git,2022-10-04 19:55:25+00:00,,0,guptarohan6502/IPA-22_project-circuiteers,545681415,Verilog,IPA-22_project-circuiteers,9866,0,2022-10-04 19:57:26+00:00,[],None
368,https://github.com/zainawin/B.git,2022-10-07 03:00:44+00:00,,0,zainawin/B,547028364,Verilog,B,45841,0,2022-10-07 03:01:00+00:00,[],https://api.github.com/licenses/apache-2.0
369,https://github.com/DouglasWWolf/testbed_eecd.git,2022-10-07 08:53:55+00:00,EECD RTL Testbed,0,DouglasWWolf/testbed_eecd,547175263,Verilog,testbed_eecd,670,0,2022-10-07 09:28:47+00:00,[],None
370,https://github.com/zainawin/A.git,2022-10-07 02:10:59+00:00,,0,zainawin/A,547010180,Verilog,A,45843,0,2022-10-07 02:46:17+00:00,[],https://api.github.com/licenses/apache-2.0
371,https://github.com/tybliddell/VLSI_Project.git,2022-10-06 21:15:29+00:00,Repo for Fall 2022 VLSI project,0,tybliddell/VLSI_Project,546911351,Verilog,VLSI_Project,26914,0,2022-12-12 18:25:17+00:00,[],None
372,https://github.com/Moh-Sameh/hlf_addr.git,2022-10-17 21:46:57+00:00,,0,Moh-Sameh/hlf_addr,553198266,Verilog,hlf_addr,8,0,2022-10-17 21:47:04+00:00,[],https://api.github.com/licenses/apache-2.0
373,https://github.com/mcguire-jack-ece/verilog_projects.git,2022-10-18 16:59:19+00:00,Collection of my projects as I learn Verilog.,0,mcguire-jack-ece/verilog_projects,553722375,Verilog,verilog_projects,347,0,2022-10-18 17:00:53+00:00,[],None
374,https://github.com/justapig9020/CA111-1_verilog_tutorial.git,2022-10-18 04:46:49+00:00,,0,justapig9020/CA111-1_verilog_tutorial,553351711,Verilog,CA111-1_verilog_tutorial,1,0,2022-10-18 04:47:05+00:00,[],None
375,https://github.com/leon-ufba/PCID.git,2022-10-17 07:36:58+00:00,,0,leon-ufba/PCID,552764651,Verilog,PCID,17245,0,2022-10-21 23:21:19+00:00,[],None
376,https://github.com/Chigook/SingleRAM.git,2022-10-17 08:25:53+00:00,Verilog Code를 이용한 64byte Single RAM 제작,0,Chigook/SingleRAM,552789265,Verilog,SingleRAM,2,0,2022-10-17 08:26:35+00:00,[],None
377,https://github.com/kingyeonsu/FSM_LightStand.git,2022-10-17 01:17:01+00:00,FSM 이용 PWM LED control,0,kingyeonsu/FSM_LightStand,552629987,Verilog,FSM_LightStand,6,0,2022-10-17 01:17:48+00:00,[],None
378,https://github.com/masterzhouyz/recursive-median-filter.git,2022-10-15 12:16:47+00:00,Verilog code for recursive median filter,1,masterzhouyz/recursive-median-filter,551928724,Verilog,recursive-median-filter,9,0,2024-03-04 05:03:16+00:00,[],https://api.github.com/licenses/mit
379,https://github.com/Matheuskpds/TP_I_ISL.git,2022-10-22 01:03:27+00:00,Trabalho Prático de Introdução aos Sistemas Lógicos Digitais utlizando verilog (linguagem de descrição de hardware),0,Matheuskpds/TP_I_ISL,555630926,Verilog,TP_I_ISL,3,0,2022-10-22 01:04:34+00:00,[],https://api.github.com/licenses/mit
380,https://github.com/ekgh2002/BCDtoFND.git,2022-10-06 05:17:56+00:00,verilog 를 이용한 BCD to FND 설계,0,ekgh2002/BCDtoFND,546453179,Verilog,BCDtoFND,8,0,2022-10-06 05:18:58+00:00,[],None
381,https://github.com/kaushalg01/1x3_Router.git,2022-10-06 04:27:45+00:00,,0,kaushalg01/1x3_Router,546434694,Verilog,1x3_Router,1581,0,2022-10-06 04:40:01+00:00,[],None
382,https://github.com/KimJinHog/rccar.git,2022-10-07 13:51:39+00:00,,0,KimJinHog/rccar,547325710,Verilog,rccar,16,0,2022-10-07 13:58:54+00:00,[],None
383,https://github.com/hohilwik/functional-fault-testing.git,2022-10-07 21:54:12+00:00,,0,hohilwik/functional-fault-testing,547549338,Verilog,functional-fault-testing,350,0,2022-10-09 11:47:57+00:00,[],None
384,https://github.com/b-aishpatil/Design-and-Implementation-of-automatic-Security-Monitoring-System.git,2022-10-08 17:21:22+00:00,Design and Implementation of automatic Security Monitoring System,0,b-aishpatil/Design-and-Implementation-of-automatic-Security-Monitoring-System,547974088,Verilog,Design-and-Implementation-of-automatic-Security-Monitoring-System,3883,0,2022-10-08 17:24:10+00:00,[],None
385,https://github.com/kingyeonsu/ButtonCounter.git,2022-10-11 08:58:07+00:00,"clockDivider --> count --> LED on/off, Button --> reset",0,kingyeonsu/ButtonCounter,549486031,Verilog,ButtonCounter,2,0,2022-10-11 09:00:36+00:00,[],None
386,https://github.com/victoriaxq/projetosd.git,2022-10-07 03:10:21+00:00,Verilog,0,victoriaxq/projetosd,547031606,Verilog,projetosd,3,0,2022-10-07 03:12:16+00:00,[],None
387,https://github.com/Chigook/FullAdder_Subtractor_4bit.git,2022-10-06 07:56:15+00:00,Verilog code를 이용한 4bit FA&SUB,0,Chigook/FullAdder_Subtractor_4bit,546520577,Verilog,FullAdder_Subtractor_4bit,6,0,2022-10-06 08:04:00+00:00,[],None
388,https://github.com/viot556/BCDtoFND.git,2022-10-06 05:18:15+00:00,verilog 코드를 이용한 FND,0,viot556/BCDtoFND,546453313,Verilog,BCDtoFND,6,0,2022-10-06 05:28:08+00:00,[],None
389,https://github.com/Kelsier33/CS3710-GroupProject.git,2022-10-04 21:32:40+00:00,,2,Kelsier33/CS3710-GroupProject,545718382,Verilog,CS3710-GroupProject,2082,0,2022-10-04 21:48:26+00:00,[],None
390,https://github.com/omar1405/user_proj_gen.git,2022-10-12 02:12:33+00:00,,0,omar1405/user_proj_gen,549964506,Verilog,user_proj_gen,2228,0,2022-10-12 08:10:24+00:00,[],https://api.github.com/licenses/apache-2.0
391,https://github.com/alex-maiorov/CPU-Project.git,2022-10-11 16:47:36+00:00,,0,alex-maiorov/CPU-Project,549735475,Verilog,CPU-Project,12238,0,2023-01-01 18:42:52+00:00,[],None
392,https://github.com/hashiniWijerathne/8-bit-Single-Cycle-Processor.git,2022-10-13 08:42:40+00:00,,0,hashiniWijerathne/8-bit-Single-Cycle-Processor,550736441,Verilog,8-bit-Single-Cycle-Processor,1873,0,2022-10-13 08:57:32+00:00,[],None
393,https://github.com/thesourcerer8/sky130danuberiver.git,2022-10-13 17:58:01+00:00,Sky130 Automatically generated Test Structure Danube-River,0,thesourcerer8/sky130danuberiver,551021347,Verilog,sky130danuberiver,2350,0,2022-10-13 17:58:17+00:00,[],https://api.github.com/licenses/apache-2.0
394,https://github.com/carltonknox/EC551.git,2022-10-15 19:10:30+00:00,,0,carltonknox/EC551,552079707,Verilog,EC551,13502,0,2022-10-22 04:42:33+00:00,[],None
395,https://github.com/tangcy98/BooleanDagScheduler.git,2022-10-17 08:34:58+00:00,,0,tangcy98/BooleanDagScheduler,552794054,Verilog,BooleanDagScheduler,4282,0,2022-11-10 13:57:08+00:00,[],None
396,https://github.com/oooosya/R.-KIya.git,2022-10-13 13:18:03+00:00,FPGA code,0,oooosya/R.-KIya,550873352,Verilog,R.-KIya,113,0,2022-10-18 11:05:03+00:00,[],None
397,https://github.com/a20084551/sequence-detection.git,2022-10-18 02:23:04+00:00,Save the code in the hackmd note,0,a20084551/sequence-detection,553297162,Verilog,sequence-detection,27,0,2022-10-18 02:25:30+00:00,[],None
398,https://github.com/Chigook/IP_UpCounter.git,2022-10-17 02:54:59+00:00,Verilog Code 이용 IP제작을 통한 upcounter 제작,0,Chigook/IP_UpCounter,552660101,Verilog,IP_UpCounter,85,0,2022-10-17 02:57:31+00:00,[],None
399,https://github.com/Sagarbc05/Floating_point_multiplier.git,2022-10-18 09:30:14+00:00,Novel method is followed in designing floating point multiplier,0,Sagarbc05/Floating_point_multiplier,553481908,Verilog,Floating_point_multiplier,13,0,2023-08-31 12:48:51+00:00,[],None
400,https://github.com/llorenzana/EC413.git,2022-10-16 14:26:24+00:00,Computer Organization - Fall '22,0,llorenzana/EC413,552407733,Verilog,EC413,4559,0,2022-10-16 14:41:53+00:00,[],None
401,https://github.com/hashi0203/fadec.git,2022-10-16 07:54:36+00:00,,3,hashi0203/fadec,552274467,Verilog,fadec,2147,0,2022-10-16 18:26:23+00:00,[],https://api.github.com/licenses/apache-2.0
402,https://github.com/offtario/caravel_tutorial.git,2022-10-16 05:51:46+00:00,,0,offtario/caravel_tutorial,552237895,Verilog,caravel_tutorial,2229,0,2022-10-16 05:51:59+00:00,[],https://api.github.com/licenses/apache-2.0
403,https://github.com/jacksonguedes/Verilog_MIPS.git,2022-10-16 19:43:38+00:00,Design of a MIPS processor using the hardware description language Verlig for the discipline of architecture of digital systems,0,jacksonguedes/Verilog_MIPS,552527633,Verilog,Verilog_MIPS,2504,0,2022-10-16 19:53:06+00:00,[],None
404,https://github.com/yeodowon/FSM_StandLight.git,2022-10-14 00:20:47+00:00,,0,yeodowon/FSM_StandLight,551170290,Verilog,FSM_StandLight,14,0,2022-10-14 00:25:02+00:00,[],None
405,https://github.com/Ayyappa1911/Kernel-convolution-using-programmable-systolic-array.git,2022-10-14 16:34:25+00:00,,0,Ayyappa1911/Kernel-convolution-using-programmable-systolic-array,551563179,Verilog,Kernel-convolution-using-programmable-systolic-array,76,0,2022-10-14 16:35:44+00:00,[],None
406,https://github.com/Akashabhilash/Digital-Circuit-Design.git,2022-10-18 16:56:47+00:00,,1,Akashabhilash/Digital-Circuit-Design,553721047,Verilog,Digital-Circuit-Design,6,0,2022-10-18 17:08:51+00:00,['hacktoberfest'],None
407,https://github.com/kingyeonsu/SoC_StopWatch.git,2022-10-20 08:59:28+00:00,[Verilog] FND_Controller --> FND Data Register + FND Control Register == StopWatch,0,kingyeonsu/SoC_StopWatch,554709093,Verilog,SoC_StopWatch,135,0,2022-10-20 09:03:12+00:00,[],None
408,https://github.com/naman-0316/DSDS-EEE-Lab.git,2022-10-20 14:27:57+00:00,DSDS (Digital system design and synthesis) Lab and class programs of 2021 - 25 batch.,0,naman-0316/DSDS-EEE-Lab,554864840,Verilog,DSDS-EEE-Lab,36,0,2022-10-20 14:39:51+00:00,"['digital-systems-design', 'verilog']",https://api.github.com/licenses/gpl-3.0
409,https://github.com/Leokleffa/neander.git,2022-10-20 21:26:41+00:00,,0,Leokleffa/neander,555048168,Verilog,neander,8,0,2022-10-20 21:28:16+00:00,[],None
410,https://github.com/Kang9609/FPGA_Buzzer.git,2022-10-21 09:57:05+00:00,,0,Kang9609/FPGA_Buzzer,555296897,Verilog,FPGA_Buzzer,3,0,2022-10-21 10:00:57+00:00,[],None
411,https://github.com/minooeghtesadi/circuit-design.git,2022-10-08 21:31:40+00:00,,0,minooeghtesadi/circuit-design,548065637,Verilog,circuit-design,2228,0,2022-10-08 21:31:55+00:00,[],https://api.github.com/licenses/apache-2.0
412,https://github.com/zumahun/vga_clock.git,2022-10-09 09:58:02+00:00,,0,zumahun/vga_clock,548309876,Verilog,vga_clock,811,0,2022-10-09 10:11:40+00:00,[],None
413,https://github.com/sharni-s/adv_embedded.git,2022-10-09 05:32:21+00:00,,0,sharni-s/adv_embedded,548211307,Verilog,adv_embedded,3,0,2022-10-09 05:33:31+00:00,[],None
414,https://github.com/TavanaAreza/Data-Link-Layer.git,2022-10-17 11:53:29+00:00,This project is implementation of Data link layer with ethernet protocol written by Verilog,0,TavanaAreza/Data-Link-Layer,552895343,Verilog,Data-Link-Layer,1028,0,2022-12-27 12:13:48+00:00,[],https://api.github.com/licenses/mit
415,https://github.com/AbhishekG-1plus/DD_TrafficControl.git,2022-10-17 19:43:56+00:00,The  Verilog Code of Digital Design Course for Traffic Control,1,AbhishekG-1plus/DD_TrafficControl,553147541,Verilog,DD_TrafficControl,1286,0,2022-10-21 04:53:37+00:00,"['hacktoberfest', 'hacktoberfest2022']",https://api.github.com/licenses/mit
416,https://github.com/Johnny0523/Verilog.git,2022-10-19 02:48:25+00:00,,0,Johnny0523/Verilog,553953037,Verilog,Verilog,3204,0,2022-10-19 02:58:42+00:00,[],None
417,https://github.com/piriyaraj/8-bit-single-cycle-processor.git,2022-10-18 16:05:00+00:00,,0,piriyaraj/8-bit-single-cycle-processor,553694433,Verilog,8-bit-single-cycle-processor,1264,0,2022-10-18 16:07:07+00:00,[],None
418,https://github.com/XUEHongjia/ELEC4320.git,2022-10-06 04:36:41+00:00,,0,XUEHongjia/ELEC4320,546437940,Verilog,ELEC4320,1952,0,2023-11-11 12:39:36+00:00,[],None
419,https://github.com/wanderingnail/SPI_FLASH_CONTROLLER.git,2022-10-09 02:23:07+00:00,,0,wanderingnail/SPI_FLASH_CONTROLLER,548151703,Verilog,SPI_FLASH_CONTROLLER,2503,0,2022-10-09 02:25:10+00:00,[],None
420,https://github.com/SamyukthaShrruthiKR-2907/Capacitance_to_DigitalConverter.git,2022-10-08 18:13:54+00:00,,0,SamyukthaShrruthiKR-2907/Capacitance_to_DigitalConverter,547995114,Verilog,Capacitance_to_DigitalConverter,261,0,2022-10-08 18:50:04+00:00,[],https://api.github.com/licenses/gpl-3.0
421,https://github.com/AdamHsu7086/Counter.git,2022-10-11 13:28:10+00:00,,0,AdamHsu7086/Counter,549622760,Verilog,Counter,227,0,2022-10-11 13:31:03+00:00,[],None
422,https://github.com/jtremesay/mps.git,2022-10-11 21:00:59+00:00,An educational 8 bits processor and its toolchain,0,jtremesay/mps,549854920,Verilog,mps,37,0,2022-10-11 21:02:42+00:00,[],https://api.github.com/licenses/gpl-3.0
423,https://github.com/jargonized/modulation_FPGA.git,2022-10-13 18:35:01+00:00,,0,jargonized/modulation_FPGA,551038642,Verilog,modulation_FPGA,25,0,2022-10-13 20:10:23+00:00,[],None
424,https://github.com/DavVratChadha/Verilog-Dump.git,2022-10-13 06:23:44+00:00,,0,DavVratChadha/Verilog-Dump,550672642,Verilog,Verilog-Dump,185,0,2022-10-13 06:26:36+00:00,[],None
425,https://github.com/sagopyan/SaRV.git,2022-10-13 09:37:01+00:00,,0,sagopyan/SaRV,550764150,Verilog,SaRV,14,0,2022-10-28 19:26:37+00:00,[],None
426,https://github.com/RaviMugidi/Traffic_Light_Controller.git,2022-10-19 12:07:02+00:00,,0,RaviMugidi/Traffic_Light_Controller,554194720,Verilog,Traffic_Light_Controller,4,0,2022-10-19 12:10:14+00:00,[],None
427,https://github.com/Boulder1999/Lab02-Train-Tour-.git,2022-10-19 16:16:45+00:00,,0,Boulder1999/Lab02-Train-Tour-,554327058,Verilog,Lab02-Train-Tour-,489,0,2022-10-19 16:19:18+00:00,[],None
428,https://github.com/tusharrr17/Microprocessor-Project.git,2022-10-22 18:05:21+00:00,,1,tusharrr17/Microprocessor-Project,555948765,Verilog,Microprocessor-Project,10850,0,2022-12-20 09:28:13+00:00,[],None
429,https://github.com/sator-omg/5-stage-pipelined-processor.git,2022-10-17 17:09:11+00:00,,0,sator-omg/5-stage-pipelined-processor,553072462,Verilog,5-stage-pipelined-processor,4,0,2023-03-21 08:46:45+00:00,[],None
430,https://github.com/noemiabril/ao486_MiSTer-Arrow_SoCKit.git,2022-10-20 18:13:18+00:00,ao486 Core for MiSTer Arrow SoCKit,0,noemiabril/ao486_MiSTer-Arrow_SoCKit,554971197,Verilog,ao486_MiSTer-Arrow_SoCKit,3383,0,2022-12-19 16:32:54+00:00,[],
431,https://github.com/kjh42447/2_2_logic-circuit-simulation.git,2022-10-20 06:17:35+00:00,2_2 논리회로실험,0,kjh42447/2_2_logic-circuit-simulation,554638497,Verilog,2_2_logic-circuit-simulation,7537,0,2022-12-06 10:17:22+00:00,[],None
432,https://github.com/masoneh/vHDL.git,2022-10-19 20:27:42+00:00,Digital Signal Processing (DSP) using Verilog (vHDL),0,masoneh/vHDL,554442152,Verilog,vHDL,990,0,2022-10-26 17:17:24+00:00,[],None
433,https://github.com/RS2007/single-cycle-cpu.git,2022-10-15 17:13:17+00:00,,0,RS2007/single-cycle-cpu,552037009,Verilog,single-cycle-cpu,33,0,2023-06-04 05:53:59+00:00,[],None
434,https://github.com/hakjung-kim/Avoid-ball-game_verilog.git,2022-10-16 04:51:02+00:00,,0,hakjung-kim/Avoid-ball-game_verilog,552220716,Verilog,Avoid-ball-game_verilog,24,0,2022-11-07 04:51:01+00:00,[],None
435,https://github.com/saramostafa2001/16-Bit_ALU.git,2022-10-08 20:22:38+00:00,Verilog,0,saramostafa2001/16-Bit_ALU,548042334,Verilog,16-Bit_ALU,2,0,2022-10-08 20:25:04+00:00,[],None
436,https://github.com/MirandaBiel/Processador-MIPS.git,2022-10-08 19:59:25+00:00,Processador uniciclo capaz de executar 44 instruções MIPS implementado no Quartus II,0,MirandaBiel/Processador-MIPS,548034360,Verilog,Processador-MIPS,73637,0,2022-10-08 20:12:34+00:00,[],None
437,https://github.com/Pankaj6198/Verilog.git,2022-10-09 17:50:39+00:00,,1,Pankaj6198/Verilog,548503065,Verilog,Verilog,28,0,2022-11-10 09:47:16+00:00,[],None
438,https://github.com/tianrui-wei/verilator-reproduce.git,2022-10-12 00:15:41+00:00,,0,tianrui-wei/verilator-reproduce,549923538,Verilog,verilator-reproduce,2,0,2022-10-12 00:15:50+00:00,[],None
439,https://github.com/aswaniar/decoder1.git,2022-10-13 04:53:15+00:00,,0,aswaniar/decoder1,550639205,Verilog,decoder1,2228,0,2022-10-13 04:53:31+00:00,[],https://api.github.com/licenses/apache-2.0
440,https://github.com/ahmed-elhoseiny/RTL-to-GDS-Implementation-of-Low-Power-Configurable-Multi-Clock-Digital-System.git,2022-10-11 22:01:48+00:00,(the final project of Digital IC Design Diploma (Under the supervision of Eng. Ali El- Temsah),0,ahmed-elhoseiny/RTL-to-GDS-Implementation-of-Low-Power-Configurable-Multi-Clock-Digital-System,549877946,Verilog,RTL-to-GDS-Implementation-of-Low-Power-Configurable-Multi-Clock-Digital-System,2748,0,2022-10-11 22:52:42+00:00,[],None
441,https://github.com/TinyTapeout/scanchain.git,2022-10-12 10:11:23+00:00,,0,TinyTapeout/scanchain,550170935,Verilog,scanchain,7,0,2022-10-12 15:26:51+00:00,[],https://api.github.com/licenses/apache-2.0
442,https://github.com/lhardt/DigitalCircuits-Final.git,2022-10-10 22:10:39+00:00,Final College Assignment of Digital Circuits ,0,lhardt/DigitalCircuits-Final,549233953,Verilog,DigitalCircuits-Final,6,0,2022-10-10 22:53:04+00:00,[],None
443,https://github.com/M111nt/ICP_redo.git,2022-10-17 11:23:37+00:00,,0,M111nt/ICP_redo,552880148,Verilog,ICP_redo,905,0,2022-10-20 20:58:06+00:00,[],None
444,https://github.com/shorokshomali/TRAFFIC-LIGHT.git,2022-10-16 12:14:39+00:00,,0,shorokshomali/TRAFFIC-LIGHT,552357723,Verilog,TRAFFIC-LIGHT,34,0,2022-10-16 12:45:36+00:00,[],None
445,https://github.com/hyogyeom/Caculator.git,2022-10-06 08:42:00+00:00,,0,hyogyeom/Caculator,546542673,Verilog,Caculator,7,0,2022-10-06 08:47:12+00:00,[],None
446,https://github.com/mohamedtareq24/ODE_solver_NIOS_II.git,2022-10-06 12:29:40+00:00,NIOS II controlled hardware ODE solver implemented on Cyclone IV FPGA,0,mohamedtareq24/ODE_solver_NIOS_II,546651972,Verilog,ODE_solver_NIOS_II,905,0,2023-03-20 19:02:01+00:00,"['cornell', 'fpga-soc', 'matlab', 'ode-solver', 'quartus-prime', 'vga-controller', 'embedded-c', 'nios-embedded-system']",None
447,https://github.com/DwarakanathDey/Pass-Transistor-XOR-Gate.git,2022-10-08 14:35:40+00:00,,0,DwarakanathDey/Pass-Transistor-XOR-Gate,547906305,Verilog,Pass-Transistor-XOR-Gate,770,0,2022-10-08 15:02:58+00:00,[],None
448,https://github.com/anantharamanan/ECEA_HDLTP.git,2022-10-08 13:34:14+00:00,,0,anantharamanan/ECEA_HDLTP,547880500,Verilog,ECEA_HDLTP,868,0,2022-10-15 09:50:22+00:00,[],None
449,https://github.com/Srithii29/esim_mxd_soc_ckt.git,2022-10-08 07:31:32+00:00,,0,Srithii29/esim_mxd_soc_ckt,547736327,Verilog,esim_mxd_soc_ckt,5156,0,2022-10-08 11:52:26+00:00,[],None
450,https://github.com/CalebChen768/8bits-cpu-model.git,2022-10-07 09:14:31+00:00,,0,CalebChen768/8bits-cpu-model,547185360,Verilog,8bits-cpu-model,11152,0,2022-10-08 03:24:05+00:00,[],None
451,https://github.com/Theparia/Single-Cycle-MIPS-Processor.git,2022-10-05 13:16:07+00:00,"Design and implementation of a single-cycle MIPS processor, Computer Architecture course (Spring 2021), University of Tehran",0,Theparia/Single-Cycle-MIPS-Processor,546066033,Verilog,Single-Cycle-MIPS-Processor,443,0,2022-10-05 14:13:17+00:00,[],None
452,https://github.com/mazaczysko/vga_controller.git,2022-10-05 06:17:51+00:00,Simple VGA controller,0,mazaczysko/vga_controller,545880623,Verilog,vga_controller,5,0,2022-10-05 16:47:39+00:00,[],https://api.github.com/licenses/mit
453,https://github.com/jeronimopenha/traversal_project.git,2022-10-07 14:21:28+00:00,Traversal placement algorithma project repository,0,jeronimopenha/traversal_project,547342104,Verilog,traversal_project,58233,0,2023-02-22 17:02:28+00:00,[],None
454,https://github.com/whoni159789/TimeClock.git,2022-10-12 07:01:56+00:00,Vivado 2020.1에서 Verilog를 이용한 TimeClock 기능 구현 코드,1,whoni159789/TimeClock,550075601,Verilog,TimeClock,12,0,2022-10-12 07:03:07+00:00,[],None
455,https://github.com/megspham/CS-M152A.git,2022-10-11 06:51:16+00:00,,0,megspham/CS-M152A,549420135,Verilog,CS-M152A,1884,0,2022-10-11 06:52:53+00:00,[],None
456,https://github.com/kamex120/caravel_project.git,2022-10-15 11:43:43+00:00,,0,kamex120/caravel_project,551917700,Verilog,caravel_project,2229,0,2022-10-15 11:43:56+00:00,[],https://api.github.com/licenses/apache-2.0
457,https://github.com/jerahmie/i2c_extender.git,2022-10-16 13:53:03+00:00,An FPGA project that extends an i2c device address space,0,jerahmie/i2c_extender,552394495,Verilog,i2c_extender,8,0,2022-11-25 19:47:20+00:00,[],None
458,https://github.com/e9riffs/caravel_tutorial2.git,2022-10-17 02:37:25+00:00,,0,e9riffs/caravel_tutorial2,552655061,Verilog,caravel_tutorial2,2229,0,2022-10-17 02:37:42+00:00,[],https://api.github.com/licenses/apache-2.0
459,https://github.com/McLucifer2646/Caravel_iiitb_sd.git,2022-10-21 12:52:33+00:00,,0,McLucifer2646/Caravel_iiitb_sd,555369569,Verilog,Caravel_iiitb_sd,207437,0,2022-10-21 12:52:47+00:00,[],https://api.github.com/licenses/apache-2.0
460,https://github.com/LiYiTao/PCSS.git,2022-10-13 02:03:34+00:00,An Parameter Compressibility Architecture for Structured Spiking Neural Networks,0,LiYiTao/PCSS,550579981,Verilog,PCSS,1210,0,2022-11-16 13:01:49+00:00,[],None
461,https://github.com/HanaYuki399/AES_steg.git,2022-10-12 17:49:17+00:00,,0,HanaYuki399/AES_steg,550401305,Verilog,AES_steg,17,0,2022-10-12 17:50:25+00:00,[],None
462,https://github.com/aswaniar/ann2.git,2022-10-18 12:13:29+00:00,,0,aswaniar/ann2,553565731,Verilog,ann2,2228,0,2022-10-18 12:13:46+00:00,[],https://api.github.com/licenses/apache-2.0
463,https://github.com/Kang9609/Fan_motor_controller.git,2022-10-14 07:54:55+00:00,선풍기 제어,0,Kang9609/Fan_motor_controller,551333795,Verilog,Fan_motor_controller,6,0,2022-10-14 07:57:51+00:00,[],None
464,https://github.com/leb1973/SingleRAM-StaticRAM.git,2022-10-17 05:13:00+00:00,,0,leb1973/SingleRAM-StaticRAM,552704114,Verilog,SingleRAM-StaticRAM,1,0,2022-10-18 15:47:45+00:00,[],None
465,https://github.com/darkitow/microwave-verilog.git,2022-10-17 13:07:26+00:00,,1,darkitow/microwave-verilog,552935925,Verilog,microwave-verilog,13,0,2022-10-17 13:07:35+00:00,[],None
466,https://github.com/ycchu8992/Logic-Design-Laboratory.git,2022-10-15 16:54:52+00:00,,0,ycchu8992/Logic-Design-Laboratory,552030252,Verilog,Logic-Design-Laboratory,2873,0,2023-04-08 16:58:14+00:00,[],None
467,https://github.com/Bradygoat1/MIPS-.git,2022-10-16 02:20:30+00:00,,0,Bradygoat1/MIPS-,552183118,Verilog,MIPS-,176,0,2022-10-16 02:28:04+00:00,[],None
468,https://github.com/CraigBurden/tinytapeout-4bit_pwm.git,2022-10-19 12:37:46+00:00,,0,CraigBurden/tinytapeout-4bit_pwm,554209940,Verilog,tinytapeout-4bit_pwm,11,0,2022-10-19 12:37:53+00:00,[],https://api.github.com/licenses/apache-2.0
469,https://github.com/abhirathsujith/Demux-Verilog.git,2022-10-19 17:35:01+00:00,Demux in Verilog,0,abhirathsujith/Demux-Verilog,554365381,Verilog,Demux-Verilog,3,0,2022-10-19 17:58:13+00:00,[],None
470,https://github.com/patel-soham/FPGA-distance-measurment-verilog.git,2022-10-22 00:54:21+00:00,A project as part of Digital System Design course. (Oct 2018 - Nov 2018),1,patel-soham/FPGA-distance-measurment-verilog,555628682,Verilog,FPGA-distance-measurment-verilog,4,0,2022-10-24 00:47:10+00:00,"['fpga', 'seven-segment', 'ultrasonic-sensor', 'verilog']",None
471,https://github.com/xuzhiqiaoniubi/test.git,2022-10-04 14:48:36+00:00,,0,xuzhiqiaoniubi/test,545539686,Verilog,test,74,0,2023-05-29 12:37:05+00:00,[],https://api.github.com/licenses/gpl-3.0
472,https://github.com/Shing227/boxing.git,2022-10-04 19:22:26+00:00,數位邏輯設計實習FPGA,0,Shing227/boxing,545667394,Verilog,boxing,4459,0,2022-10-04 19:25:48+00:00,[],None
473,https://github.com/Ravi-Prakash99/8-Bit-Counter-Ramp-Type-ADC-using-eSim.git,2022-10-07 15:52:40+00:00,,0,Ravi-Prakash99/8-Bit-Counter-Ramp-Type-ADC-using-eSim,547391429,Verilog,8-Bit-Counter-Ramp-Type-ADC-using-eSim,534,0,2022-10-09 08:53:02+00:00,[],None
474,https://github.com/Gianeh/Verilog_Simple_Components.git,2022-10-08 13:08:22+00:00,,0,Gianeh/Verilog_Simple_Components,547869983,Verilog,Verilog_Simple_Components,217,0,2022-10-08 13:12:49+00:00,[],None
475,https://github.com/AdamHsu7086/Image-Display-Control.git,2022-10-11 13:50:24+00:00,,0,AdamHsu7086/Image-Display-Control,549635023,Verilog,Image-Display-Control,986,0,2022-10-11 13:55:50+00:00,[],None
476,https://github.com/316415/MCUtoFPGA_TimerButton_FPGA.git,2022-10-08 10:00:40+00:00,,0,316415/MCUtoFPGA_TimerButton_FPGA,547796222,Verilog,MCUtoFPGA_TimerButton_FPGA,5,0,2022-10-08 10:03:15+00:00,[],None
477,https://github.com/YCCDSZXH/FPGA.git,2022-10-08 09:05:35+00:00,,0,YCCDSZXH/FPGA,547773213,Verilog,FPGA,26579,0,2022-10-08 09:06:23+00:00,[],None
478,https://github.com/gednyengs/xgcd_stub.git,2022-10-05 23:49:42+00:00,XGCD Stub,0,gednyengs/xgcd_stub,546342443,Verilog,xgcd_stub,16,0,2022-10-06 00:02:42+00:00,[],None
479,https://github.com/Cizzorz3/Full_Adder_Verilog.git,2022-10-12 02:53:25+00:00,,0,Cizzorz3/Full_Adder_Verilog,549979712,Verilog,Full_Adder_Verilog,30,0,2022-10-12 02:54:44+00:00,[],None
480,https://github.com/AdamHsu7086/Local-Binary-Patterns.git,2022-10-11 13:57:09+00:00,,0,AdamHsu7086/Local-Binary-Patterns,549639061,Verilog,Local-Binary-Patterns,1279,0,2022-10-11 14:09:19+00:00,[],None
481,https://github.com/honghyeonjun/Bcd-to-FND.git,2022-10-06 05:18:32+00:00,BCD를 이용한 fnd 한자리 출력,0,honghyeonjun/Bcd-to-FND,546453431,Verilog,Bcd-to-FND,5,0,2022-10-06 05:34:54+00:00,[],None
482,https://github.com/LeeDongYeolSTUDY/BCDtoFND.git,2022-10-06 05:18:43+00:00,Verilog를 통한 FND를 디코더로 조정,0,LeeDongYeolSTUDY/BCDtoFND,546453504,Verilog,BCDtoFND,2,0,2022-10-06 05:37:35+00:00,[],None
483,https://github.com/nishantwill/Evaluate_Expressions-Project.git,2022-10-06 07:44:18+00:00,,0,nishantwill/Evaluate_Expressions-Project,546515141,Verilog,Evaluate_Expressions-Project,7604,0,2022-10-06 07:45:07+00:00,[],None
484,https://github.com/mahesh437/ECEA_HDLTP.git,2022-10-07 19:38:04+00:00,,0,mahesh437/ECEA_HDLTP,547497776,Verilog,ECEA_HDLTP,2441,0,2022-10-16 15:34:39+00:00,[],None
485,https://github.com/ting9266/PipedLined-CPU.git,2022-10-07 14:31:02+00:00,,0,ting9266/PipedLined-CPU,547347381,Verilog,PipedLined-CPU,348,0,2022-10-07 14:54:32+00:00,[],None
486,https://github.com/arthurafm/circuitos_digitais.git,2022-10-07 21:13:18+00:00,Coletânea de circuitos digitais,0,arthurafm/circuitos_digitais,547535220,Verilog,circuitos_digitais,29,0,2023-04-03 21:13:41+00:00,[],None
487,https://github.com/Infermeno/control.v.git,2022-10-08 00:30:33+00:00,,0,Infermeno/control.v,547596788,Verilog,control.v,1627,0,2022-10-08 00:31:34+00:00,[],None
488,https://github.com/das-shounak96/Mix_signal_clock_Divider.git,2022-10-08 05:50:04+00:00,,0,das-shounak96/Mix_signal_clock_Divider,547699369,Verilog,Mix_signal_clock_Divider,551,0,2022-10-08 05:54:36+00:00,[],None
489,https://github.com/Nalinkumar2002/mixed_soc_marathon_esim_snk.git,2022-10-08 13:03:57+00:00,,0,Nalinkumar2002/mixed_soc_marathon_esim_snk,547868370,Verilog,mixed_soc_marathon_esim_snk,1236,0,2022-10-08 17:53:23+00:00,[],None
490,https://github.com/amisha004/Synchronous_Frequency_divider_with_Ring_Oscillator_as_clock.git,2022-10-07 14:58:13+00:00,"A Synchronous frequency divider with Ring oscillator as a clock circuit designed using Sky130, Makerchip IDE and NgSpice",0,amisha004/Synchronous_Frequency_divider_with_Ring_Oscillator_as_clock,547362315,Verilog,Synchronous_Frequency_divider_with_Ring_Oscillator_as_clock,2149,0,2022-10-07 17:05:08+00:00,[],https://api.github.com/licenses/mit
491,https://github.com/Suriya-01/ECEA_HDLTP.git,2022-10-07 15:05:18+00:00,HDL workshop,0,Suriya-01/ECEA_HDLTP,547366047,Verilog,ECEA_HDLTP,1028,0,2022-11-21 15:37:29+00:00,[],None
492,https://github.com/Chigook/FPGA_Gates.git,2022-10-05 07:56:34+00:00,,0,Chigook/FPGA_Gates,545922131,Verilog,FPGA_Gates,3,0,2022-10-06 08:00:24+00:00,[],None
493,https://github.com/nemo2255/Low-power-configurable-multi-clock-digital-system.git,2022-10-07 17:22:17+00:00,,0,nemo2255/Low-power-configurable-multi-clock-digital-system,547435016,Verilog,Low-power-configurable-multi-clock-digital-system,175,0,2022-10-07 17:34:04+00:00,[],None
494,https://github.com/Shubhang1234/MixedSIgnal_Hackathon.git,2022-10-08 12:47:35+00:00,,0,Shubhang1234/MixedSIgnal_Hackathon,547861677,Verilog,MixedSIgnal_Hackathon,1521,0,2022-10-08 17:04:13+00:00,[],None
495,https://github.com/avishekchoudhary/C2C_DAC_eSim_skywater130PDK.git,2022-10-08 17:00:57+00:00,,0,avishekchoudhary/C2C_DAC_eSim_skywater130PDK,547966142,Verilog,C2C_DAC_eSim_skywater130PDK,5975,0,2022-10-08 17:57:53+00:00,[],https://api.github.com/licenses/gpl-3.0
496,https://github.com/Totashri-Sajjanar/Design-and-analysis-of-First-order-Sigma-Delta-A-to-D-Converter.git,2022-10-08 17:48:41+00:00,,0,Totashri-Sajjanar/Design-and-analysis-of-First-order-Sigma-Delta-A-to-D-Converter,547985403,Verilog,Design-and-analysis-of-First-order-Sigma-Delta-A-to-D-Converter,854,0,2022-10-08 18:45:34+00:00,[],None
497,https://github.com/RadhaKulkarni26/4-bit-Johnson-Counter-with-Ring-Oscillator-using-SKY130nm-PDK.git,2022-10-08 11:12:39+00:00,,0,RadhaKulkarni26/4-bit-Johnson-Counter-with-Ring-Oscillator-using-SKY130nm-PDK,547824009,Verilog,4-bit-Johnson-Counter-with-Ring-Oscillator-using-SKY130nm-PDK,671,0,2022-10-08 14:51:22+00:00,[],https://api.github.com/licenses/mit
498,https://github.com/Dexray200/MIPS_Verilog.git,2022-10-10 18:26:59+00:00,Bunch of Verilog files from writing a MIPS processor in 483,0,Dexray200/MIPS_Verilog,549137927,Verilog,MIPS_Verilog,17,0,2022-10-10 18:28:50+00:00,[],None
499,https://github.com/KanishR1/Generic-Parameterized-Mux.git,2022-10-10 13:58:09+00:00,This repository contains the Verilog code for Generic Parameterized MUX,0,KanishR1/Generic-Parameterized-Mux,548990159,Verilog,Generic-Parameterized-Mux,17,0,2022-10-10 14:01:54+00:00,[],https://api.github.com/licenses/lgpl-2.1
500,https://github.com/rkram132/project_577B.git,2022-10-20 05:44:54+00:00,,0,rkram132/project_577B,554626538,Verilog,project_577B,103,0,2022-10-20 06:02:31+00:00,[],None
501,https://github.com/sleepwind99/logical_circuit.git,2022-10-20 05:59:08+00:00,2019-2 logicla circuit projects,0,sleepwind99/logical_circuit,554631378,Verilog,logical_circuit,5,0,2022-10-20 06:00:35+00:00,[],None
502,https://github.com/naveen473/BLOWFISH_Algorithm.git,2022-10-20 05:31:25+00:00,Blowfish is an encryption technique designed by Bruce Schneier in 1993 as an alternative to DES Encryption Technique. It is significantly faster than DES and provides a good encryption rate with no effective cryptanalysis technique found to date.,0,naveen473/BLOWFISH_Algorithm,554622013,Verilog,BLOWFISH_Algorithm,65,0,2022-10-20 05:32:16+00:00,[],None
503,https://github.com/SanderAZ/ECEM216A.git,2022-10-19 19:30:08+00:00,A collection of stuff from ECE M216A - VLSI.,0,SanderAZ/ECEM216A,554418623,Verilog,ECEM216A,58,0,2022-10-19 19:31:14+00:00,[],None
504,https://github.com/zhuchi76/Digital_system_design.git,2022-10-17 04:20:42+00:00,,0,zhuchi76/Digital_system_design,552687552,Verilog,Digital_system_design,73700,0,2022-10-18 17:23:51+00:00,[],None
505,https://github.com/Harutopia/SHT20_DS1340Z_driver.git,2022-10-17 06:43:55+00:00,,0,Harutopia/SHT20_DS1340Z_driver,552738657,Verilog,SHT20_DS1340Z_driver,3,0,2022-10-17 07:04:29+00:00,[],None
506,https://github.com/zhangchengkai/CPU.git,2022-10-21 13:27:17+00:00,CPU,0,zhangchengkai/CPU,555384768,Verilog,CPU,984,0,2022-12-14 17:14:41+00:00,[],None
507,https://github.com/ninja3011/100DaysOfRTL.git,2022-10-21 19:15:29+00:00,,0,ninja3011/100DaysOfRTL,555531400,Verilog,100DaysOfRTL,22,0,2023-10-15 20:43:56+00:00,[],None
508,https://github.com/a-int/fpga_mips.git,2022-10-21 16:14:57+00:00,"A small 32-bit MIPS CPU written in Verilog. Core based on Sarah L. Harris MIPS CPU (""Digital Design and Computer Arhitecture"" by David Money Harris and Sarah L Harris).",0,a-int/fpga_mips,555460658,Verilog,fpga_mips,8,0,2022-10-26 11:26:03+00:00,"['cpu', 'fpga', 'verilog']",None
509,https://github.com/Delta158/virtual_cpu.git,2022-10-22 21:32:35+00:00,"Made a virtual cpu, mu0",0,Delta158/virtual_cpu,556011672,Verilog,virtual_cpu,10,0,2022-10-22 21:35:07+00:00,[],None
510,https://github.com/gabydelaf/RISC_V_Single_Cycle.git,2022-10-15 20:23:22+00:00,,0,gabydelaf/RISC_V_Single_Cycle,552102053,Verilog,RISC_V_Single_Cycle,27,0,2022-10-15 20:29:15+00:00,[],None
511,https://github.com/LapinMan/RISC_V_Single_Cycle_Tarea.git,2022-10-15 21:28:56+00:00,Tarea,0,LapinMan/RISC_V_Single_Cycle_Tarea,552118486,Verilog,RISC_V_Single_Cycle_Tarea,2051,0,2022-10-15 21:30:42+00:00,[],None
512,https://github.com/ShashiniUpekha/Single-Cycle-CPU.git,2022-10-16 08:46:41+00:00,,0,ShashiniUpekha/Single-Cycle-CPU,552290410,Verilog,Single-Cycle-CPU,389,0,2022-10-25 07:13:33+00:00,[],None
513,https://github.com/amarkant23394/GET_TO_GO_PROGRAMS_PROJECTS.git,2022-10-19 00:22:29+00:00,Various Kind of programs ,0,amarkant23394/GET_TO_GO_PROGRAMS_PROJECTS,553900887,Verilog,GET_TO_GO_PROGRAMS_PROJECTS,9512,0,2023-01-14 10:52:40+00:00,[],None
514,https://github.com/GaoqiangIrvine/user_dv.git,2022-10-18 10:27:38+00:00,,0,GaoqiangIrvine/user_dv,553511599,Verilog,user_dv,2228,0,2022-10-18 10:27:55+00:00,[],https://api.github.com/licenses/apache-2.0
515,https://github.com/lizejia2361/lizejia.git,2022-10-18 14:21:21+00:00,小白的库,0,lizejia2361/lizejia,553637400,Verilog,lizejia,4291,0,2023-09-21 12:56:56+00:00,[],None
516,https://github.com/horseface1110/digital-system-.git,2022-10-18 09:42:57+00:00,,0,horseface1110/digital-system-,553488426,Verilog,digital-system-,8736,0,2022-10-18 10:04:49+00:00,[],None
517,https://github.com/z-taylcr7/CxkPU.git,2022-10-18 11:48:00+00:00,ACM2022 mega homework: RISCV-CPU,0,z-taylcr7/CxkPU,553552545,Verilog,CxkPU,12613,0,2022-12-14 16:07:13+00:00,[],None
518,https://github.com/ksramalakshmi/Johnson_Ring_Counter.git,2022-10-19 11:36:17+00:00,"An ARM implementation of the Johnson and Ring Counter as a part of university course, Digital Design and Computer Organisation",0,ksramalakshmi/Johnson_Ring_Counter,554179445,Verilog,Johnson_Ring_Counter,1,0,2022-10-19 11:43:45+00:00,[],None
519,https://github.com/0xLucca/ArqComputadoras-TP2.git,2022-10-15 20:13:44+00:00,,0,0xLucca/ArqComputadoras-TP2,552099372,Verilog,ArqComputadoras-TP2,16,0,2022-10-15 20:18:46+00:00,[],None
520,https://github.com/shogo1017/caravel_tutorial.git,2022-10-16 05:51:47+00:00,,0,shogo1017/caravel_tutorial,552237902,Verilog,caravel_tutorial,2228,0,2022-10-16 05:52:02+00:00,[],https://api.github.com/licenses/apache-2.0
521,https://github.com/Ryo-Kishida/caravel_user_project.git,2022-10-16 05:56:17+00:00,,0,Ryo-Kishida/caravel_user_project,552239093,Verilog,caravel_user_project,2228,0,2022-10-16 05:56:32+00:00,[],https://api.github.com/licenses/apache-2.0
522,https://github.com/Dimi-T/Maze-Solver-Verilog.git,2022-10-17 15:11:40+00:00,,0,Dimi-T/Maze-Solver-Verilog,553008977,Verilog,Maze-Solver-Verilog,36,0,2022-10-17 15:20:04+00:00,[],None
523,https://github.com/muhammedTarek001/ALU.git,2022-10-11 13:46:25+00:00,,0,muhammedTarek001/ALU,549632722,Verilog,ALU,3,0,2022-10-11 13:48:41+00:00,[],None
524,https://github.com/Naderatef10/Multi-Clock-Digital-System.git,2022-10-11 14:19:00+00:00,It is responsible of receiving commands through UART receiver to do different system functions as register file reading/writing or doing some processing using ALU block and send result as well as CRC bits of result using 4 bytes frame through UART transmitter communication protocol.                 ,0,Naderatef10/Multi-Clock-Digital-System,549651551,Verilog,Multi-Clock-Digital-System,18,0,2022-10-11 14:21:26+00:00,[],None
525,https://github.com/HirushaUthsara/8-bit-single-cycle-processor-with-memory-hierarchy.git,2022-10-13 08:40:35+00:00,This is a lab done to build an 8-bit simple processor with a cache controller ,1,HirushaUthsara/8-bit-single-cycle-processor-with-memory-hierarchy,550735423,Verilog,8-bit-single-cycle-processor-with-memory-hierarchy,121,0,2023-06-18 10:52:35+00:00,[],None
526,https://github.com/kyw6416/FPGA_LightStand.git,2022-10-13 09:21:07+00:00,,0,kyw6416/FPGA_LightStand,550756213,Verilog,FPGA_LightStand,6,0,2022-10-13 09:24:19+00:00,[],None
527,https://github.com/RanaElGahawy/Single-Cycle-CPU.git,2022-10-12 10:35:11+00:00,,0,RanaElGahawy/Single-Cycle-CPU,550182371,Verilog,Single-Cycle-CPU,464,0,2022-10-12 10:52:06+00:00,[],None
528,https://github.com/PopovArtS/Check_connector.git,2022-10-06 16:56:26+00:00,Проверка канала,0,PopovArtS/Check_connector,546796383,Verilog,Check_connector,3,0,2022-10-06 16:57:01+00:00,[],None
529,https://github.com/scarh201/Memory-Sequence-Game.git,2022-10-06 17:50:16+00:00,"Programmed onto an FPGA through Verilog, this program is a playable Memory Sequence Game",0,scarh201/Memory-Sequence-Game,546822100,Verilog,Memory-Sequence-Game,7050,0,2022-10-06 18:02:34+00:00,[],None
530,https://github.com/akashkadambi/Lift-Algorithm.git,2022-10-12 04:31:21+00:00,Optimized Lift algorithm for a group of 4 lifts to reduce average waiting time.,0,akashkadambi/Lift-Algorithm,550014391,Verilog,Lift-Algorithm,1822,0,2022-10-12 06:30:53+00:00,[],None
531,https://github.com/RaigZ/Verilog-EC.git,2022-10-11 15:17:34+00:00,"1-bit Half Adder, 32-bit Multiplexer and 8-bit MIPS ALU implemented in Verilog",0,RaigZ/Verilog-EC,549686033,Verilog,Verilog-EC,170,0,2023-03-12 23:39:20+00:00,[],None
532,https://github.com/Code-Jiugae/timer_counter.git,2022-10-12 08:33:34+00:00,timer counter and on/off,0,Code-Jiugae/timer_counter,550120804,Verilog,timer_counter,55,0,2022-10-12 08:36:03+00:00,[],None
533,https://github.com/learn-cocotb/interfaces-jahagirdar.git,2022-10-11 05:18:24+00:00,interfaces-jahagirdar created by GitHub Classroom,1,learn-cocotb/interfaces-jahagirdar,549382240,Verilog,interfaces-jahagirdar,16,0,2022-11-01 07:38:51+00:00,[],https://api.github.com/licenses/bsd-2-clause
534,https://github.com/ChiRuiChen/face_hls_test.git,2022-10-11 06:29:35+00:00,,0,ChiRuiChen/face_hls_test,549410258,Verilog,face_hls_test,227,0,2022-10-11 06:33:12+00:00,[],None
535,https://github.com/Nofal475/RV32i_multi-cycle_unpipelined.git,2022-10-13 13:26:46+00:00,This is a multi cycle implementation of RV32i for base instruction set. I used the design in chapter 4 of  Computer Organization and Design RISC V EDITION by David A. Patterson & John L. Hennessy.,0,Nofal475/RV32i_multi-cycle_unpipelined,550878655,Verilog,RV32i_multi-cycle_unpipelined,614,0,2022-10-13 13:50:15+00:00,['risc-v'],None
536,https://github.com/kyw6416/FPGA_FSM_LIGHT.git,2022-10-13 03:55:33+00:00,,0,kyw6416/FPGA_FSM_LIGHT,550619856,Verilog,FPGA_FSM_LIGHT,4,0,2022-10-13 04:01:04+00:00,[],None
537,https://github.com/yeodowon/FSM_LIGHT.git,2022-10-13 04:22:13+00:00,,0,yeodowon/FSM_LIGHT,550628601,Verilog,FSM_LIGHT,6,0,2022-10-13 04:27:35+00:00,[],None
538,https://github.com/Perinze/traffic-lab.git,2022-10-15 04:53:40+00:00,,0,Perinze/traffic-lab,551786534,Verilog,traffic-lab,1,0,2022-10-15 04:54:19+00:00,[],None
539,https://github.com/bhubhu7/TestIC.git,2022-10-05 04:59:55+00:00,Just to check the openlane flow,0,bhubhu7/TestIC,545855326,Verilog,TestIC,2228,0,2022-10-05 05:00:11+00:00,[],https://api.github.com/licenses/apache-2.0
540,https://github.com/MostafaKhalilll/ClkDivider.git,2022-10-05 16:57:48+00:00,simple FF Clk Divider (by N),0,MostafaKhalilll/ClkDivider,546177618,Verilog,ClkDivider,1,0,2022-10-05 17:07:17+00:00,[],None
541,https://github.com/parnianf/Single-Cycle-MIPS-Processor.git,2022-10-05 13:18:00+00:00,"Design and implementation of a single-cycle MIPS processor, Computer Architecture Course (Spring 2021), University of Tehran",0,parnianf/Single-Cycle-MIPS-Processor,546066994,Verilog,Single-Cycle-MIPS-Processor,442,0,2022-10-11 11:35:19+00:00,[],None
542,https://github.com/Code-Jiugae/FPGA_UP_COUNTER.git,2022-10-11 09:30:38+00:00,verilog,0,Code-Jiugae/FPGA_UP_COUNTER,549503484,Verilog,FPGA_UP_COUNTER,12506,0,2022-10-11 09:31:52+00:00,[],None
543,https://github.com/AdamHsu7086/Serial-Transmitter.git,2022-10-11 13:34:01+00:00,,0,AdamHsu7086/Serial-Transmitter,549626071,Verilog,Serial-Transmitter,209,0,2022-10-11 13:35:15+00:00,[],None
544,https://github.com/whoni159789/FSM_FanControl.git,2022-10-14 07:20:36+00:00,Vivado 2020.1에서 Verilog를 이용한 선풍기 동작 구현 코드,0,whoni159789/FSM_FanControl,551317925,Verilog,FSM_FanControl,6,0,2022-10-14 07:21:53+00:00,[],None
545,https://github.com/Swagatika-Meher/3-bit-CMOS-based-TIQ-comparator-Flash-ADC.git,2022-10-08 05:19:49+00:00,,0,Swagatika-Meher/3-bit-CMOS-based-TIQ-comparator-Flash-ADC,547688822,Verilog,3-bit-CMOS-based-TIQ-comparator-Flash-ADC,772,0,2022-10-20 11:48:49+00:00,[],https://api.github.com/licenses/gpl-3.0
546,https://github.com/VijaybhushanKoram/REGISTER-VERILOG-.git,2022-10-06 15:28:29+00:00,,0,VijaybhushanKoram/REGISTER-VERILOG-,546751210,Verilog,REGISTER-VERILOG-,1,0,2022-10-06 15:32:14+00:00,[],None
547,https://github.com/JialiangTang/UCAS-DigitalCircuits.git,2022-10-12 08:40:34+00:00,中国科学院大学2021秋季学期数字电路课程-李文明,0,JialiangTang/UCAS-DigitalCircuits,550124309,Verilog,UCAS-DigitalCircuits,132958,0,2022-10-13 08:58:13+00:00,[],None
548,https://github.com/Samyuktha2805/Lift_control_system.git,2022-10-12 06:01:56+00:00,,0,Samyuktha2805/Lift_control_system,550049010,Verilog,Lift_control_system,180,0,2022-10-12 06:04:17+00:00,[],None
549,https://github.com/teomerino1/ArqComp-TP2.git,2022-10-10 17:26:22+00:00,UART en FPGA,0,teomerino1/ArqComp-TP2,549106789,Verilog,ArqComp-TP2,56,0,2022-10-10 17:27:40+00:00,[],None
550,https://github.com/Chigook/FSM_Light.git,2022-10-13 05:52:01+00:00,Verilog code를 이용한 FSM_ledLight,0,Chigook/FSM_Light,550660044,Verilog,FSM_Light,5,0,2022-10-13 07:12:49+00:00,[],None
551,https://github.com/whoni159789/FSM.git,2022-10-13 02:11:33+00:00,Vivado 2020.1에서 Verilog를 이용한 여러가지 FSM 구현,0,whoni159789/FSM,550582726,Verilog,FSM,12,0,2022-10-13 02:12:56+00:00,[],None
552,https://github.com/leb1973/FSM_LightStand.git,2022-10-14 00:23:22+00:00,LED 밝기 조절,0,leb1973/FSM_LightStand,551171157,Verilog,FSM_LightStand,42,0,2022-10-24 10:17:46+00:00,[],None
553,https://github.com/KoushikAS/Project-3.git,2022-10-06 21:09:58+00:00,,0,KoushikAS/Project-3,546909358,Verilog,Project-3,6441,0,2023-09-22 23:21:41+00:00,[],None
554,https://github.com/Da-lang1/BCDtoFND.git,2022-10-06 05:18:12+00:00,Verilog BCDtoFND ic 설계,0,Da-lang1/BCDtoFND,546453292,Verilog,BCDtoFND,4,0,2022-10-06 06:17:16+00:00,[],None
555,https://github.com/Code-Jiugae/bcdtofnd.git,2022-10-06 05:20:06+00:00,BCD to FND,0,Code-Jiugae/bcdtofnd,546454066,Verilog,bcdtofnd,48,0,2022-10-06 05:23:11+00:00,[],None
556,https://github.com/leb1973/BCDtoFND.git,2022-10-06 05:51:47+00:00,,0,leb1973/BCDtoFND,546466173,Verilog,BCDtoFND,4,0,2022-10-06 05:57:34+00:00,[],None
557,https://github.com/bruhe002/mip_alu_project0.git,2022-10-08 20:02:35+00:00,MIPLS ALU simulator using verilog,0,bruhe002/mip_alu_project0,548035443,Verilog,mip_alu_project0,13,0,2022-10-08 20:24:31+00:00,[],None
558,https://github.com/Chigook/IP_FNDController.git,2022-10-19 10:13:51+00:00,verilog code를 이용한 IP_FNDController,0,Chigook/IP_FNDController,554141618,Verilog,IP_FNDController,2,0,2022-10-19 10:16:00+00:00,[],None
559,https://github.com/Boulder1999/Lab01-Hamming-Code-.git,2022-10-19 16:11:23+00:00,,0,Boulder1999/Lab01-Hamming-Code-,554324510,Verilog,Lab01-Hamming-Code-,321,0,2022-10-19 16:20:34+00:00,[],None
560,https://github.com/SlithyMatt/mister-vera-demo.git,2022-10-19 03:10:33+00:00,MiSTer core for VERA audio/video demo,0,SlithyMatt/mister-vera-demo,553961166,Verilog,mister-vera-demo,424,0,2022-10-19 03:10:38+00:00,[],https://api.github.com/licenses/gpl-2.0
561,https://github.com/316415/FSM_Motor_PWM_control_Timer.git,2022-10-16 11:57:15+00:00,timer additional,0,316415/FSM_Motor_PWM_control_Timer,552351923,Verilog,FSM_Motor_PWM_control_Timer,19,0,2022-10-16 11:58:55+00:00,[],None
562,https://github.com/llorenzana/EC311.git,2022-10-16 14:13:04+00:00,Introduction to Logic Design - Spring '22,0,llorenzana/EC311,552402563,Verilog,EC311,1606,0,2022-10-16 14:17:22+00:00,[],None
563,https://github.com/Davidiluz-IL/3X3-Matrix-Filter.git,2022-10-20 17:50:24+00:00,,0,Davidiluz-IL/3X3-Matrix-Filter,554960605,Verilog,3X3-Matrix-Filter,4,0,2022-10-20 18:22:37+00:00,[],None
564,https://github.com/JimHui0/Timing_Circuit_hw01.git,2022-10-21 11:05:24+00:00,,0,JimHui0/Timing_Circuit_hw01,555324713,Verilog,Timing_Circuit_hw01,100,0,2022-10-21 11:15:54+00:00,[],None
565,https://github.com/usmank11/Verilog-CPU.git,2022-10-21 01:56:08+00:00,,0,usmank11/Verilog-CPU,555127005,Verilog,Verilog-CPU,5,0,2022-10-21 03:22:53+00:00,[],None
566,https://github.com/zl-guo/ASIC_CPU.git,2022-10-20 13:36:03+00:00,Risc_cpu(8bits),0,zl-guo/ASIC_CPU,554837795,Verilog,ASIC_CPU,3266,0,2022-10-26 03:45:50+00:00,[],None
567,https://github.com/rchithra123/efab1.git,2022-10-20 15:17:54+00:00,,0,rchithra123/efab1,554890429,Verilog,efab1,2229,0,2022-10-20 15:18:11+00:00,[],https://api.github.com/licenses/apache-2.0
568,https://github.com/noemiabril/Orao_MiSTer-Arrow_SoCKit.git,2022-10-20 17:43:38+00:00,Orao MiSTer Arrow SoCKit,0,noemiabril/Orao_MiSTer-Arrow_SoCKit,554957575,Verilog,Orao_MiSTer-Arrow_SoCKit,2170,0,2022-10-20 17:43:48+00:00,[],None
569,https://github.com/yuzheng91/DSD_HW1.git,2022-10-17 15:37:07+00:00,,0,yuzheng91/DSD_HW1,553023394,Verilog,DSD_HW1,5,0,2022-10-17 16:37:32+00:00,[],None
570,https://github.com/Rufaida-Kassem/Computer-Architecture-Labs.git,2022-10-15 15:01:51+00:00,,0,Rufaida-Kassem/Computer-Architecture-Labs,551989563,Verilog,Computer-Architecture-Labs,407,0,2023-03-13 20:31:00+00:00,[],None
571,https://github.com/zacyangs/audio_proj.git,2022-10-15 02:59:47+00:00,,0,zacyangs/audio_proj,551754807,Verilog,audio_proj,4,0,2022-10-15 11:42:53+00:00,[],None
572,https://github.com/Felucco/Es5_VGA.git,2022-10-15 10:40:05+00:00,,0,Felucco/Es5_VGA,551896536,Verilog,Es5_VGA,1,0,2022-10-15 10:40:12+00:00,[],None
573,https://github.com/YongSinPark/-FPGA-Fan_PWM_control_IP_chip_design.git,2022-10-16 05:51:02+00:00,,0,YongSinPark/-FPGA-Fan_PWM_control_IP_chip_design,552237673,Verilog,-FPGA-Fan_PWM_control_IP_chip_design,27,0,2022-10-16 09:34:14+00:00,[],None
574,https://github.com/YangZiyi121/gradient_krnl_tcp_ip_stack.git,2022-10-16 12:30:17+00:00,,0,YangZiyi121/gradient_krnl_tcp_ip_stack,552363212,Verilog,gradient_krnl_tcp_ip_stack,37,0,2022-10-27 12:36:35+00:00,[],None
575,https://github.com/Andrew-LTC/4300_Cryptography_ASCON.git,2022-10-22 18:40:47+00:00,,0,Andrew-LTC/4300_Cryptography_ASCON,555960373,Verilog,4300_Cryptography_ASCON,340,0,2022-11-09 19:26:14+00:00,[],None
576,https://github.com/ViteErick/DigitalElectronic.git,2022-10-18 20:34:30+00:00,,0,ViteErick/DigitalElectronic,553821476,Verilog,DigitalElectronic,2849,0,2022-10-18 20:52:22+00:00,[],None
577,https://github.com/Vinit5893/Summation-of-Counter.git,2022-10-08 16:58:51+00:00,,0,Vinit5893/Summation-of-Counter,547965216,Verilog,Summation-of-Counter,11580,0,2022-10-08 17:03:47+00:00,[],None
578,https://github.com/3442/conspiracion.git,2022-10-17 07:31:41+00:00,"Linux-capable SoC platform with a custom ARMv4 quad-core SMP CPU, coherent caches, and a 3D graphics accelerator. Synthesizes for Terasic DE-series FPGA boards. Simulated with Verilator.",0,3442/conspiracion,552761997,Verilog,conspiracion,5718,0,2024-03-03 08:25:28+00:00,[],https://api.github.com/licenses/gpl-3.0
579,https://github.com/amepila/debouncer.git,2022-10-04 04:12:48+00:00,Debouncer with FSM,0,amepila/debouncer,545267222,Verilog,debouncer,4505,0,2022-10-04 04:13:30+00:00,[],None
580,https://github.com/aswaniar/eafb1.git,2022-10-10 06:22:58+00:00,,0,aswaniar/eafb1,548760619,Verilog,eafb1,2228,0,2022-10-10 06:23:11+00:00,[],https://api.github.com/licenses/apache-2.0
581,https://github.com/andrsmllr/sky130-physical-verification-workshop.git,2022-10-11 19:46:15+00:00,My notes about the physical verification workshop for the SKY130 PDK held by VSD-IAT in October 2022 .,0,andrsmllr/sky130-physical-verification-workshop,549822451,Verilog,sky130-physical-verification-workshop,42600,0,2022-10-15 00:14:42+00:00,[],https://api.github.com/licenses/mit
582,https://github.com/JCLosano/arqui-tp1-ALU.git,2022-10-11 18:30:39+00:00,,0,JCLosano/arqui-tp1-ALU,549787309,Verilog,arqui-tp1-ALU,3,0,2022-10-11 18:50:34+00:00,[],None
583,https://github.com/Bell2U/Customised-machine-learning-inference-on-FPGAs.git,2022-10-09 00:06:45+00:00,My capstone project at USYD,0,Bell2U/Customised-machine-learning-inference-on-FPGAs,548111369,Verilog,Customised-machine-learning-inference-on-FPGAs,776,0,2022-10-09 00:09:55+00:00,[],None
584,https://github.com/LynnTaka/ALU_WAVE_LCS.git,2022-10-09 06:29:27+00:00,,0,LynnTaka/ALU_WAVE_LCS,548230807,Verilog,ALU_WAVE_LCS,5,0,2022-10-09 06:33:11+00:00,[],None
585,https://github.com/learn-cocotb/assignment-interface.git,2022-10-07 18:50:40+00:00,Memory Interface,4,learn-cocotb/assignment-interface,547476931,Verilog,assignment-interface,25,0,2022-10-11 04:43:00+00:00,[],https://api.github.com/licenses/bsd-2-clause
586,https://github.com/ksudra/arm_lab.git,2022-10-10 10:39:42+00:00,,0,ksudra/arm_lab,548885851,Verilog,arm_lab,406,0,2023-09-25 10:20:48+00:00,[],None
587,https://github.com/shuny42657/6.205_lab04b.git,2022-10-12 14:03:10+00:00,,0,shuny42657/6.205_lab04b,550288393,Verilog,6.205_lab04b,15778,0,2022-10-21 00:27:08+00:00,[],None
588,https://github.com/flaviens/mortycrash.git,2022-10-13 09:11:08+00:00,,0,flaviens/mortycrash,550750857,Verilog,mortycrash,928,0,2022-10-13 09:20:02+00:00,[],None
589,https://github.com/gilCE98/Pipeline-MIPS-Processor.git,2022-10-13 05:43:16+00:00,,0,gilCE98/Pipeline-MIPS-Processor,550656953,Verilog,Pipeline-MIPS-Processor,5749,0,2022-10-13 15:46:15+00:00,[],None
590,https://github.com/Raghul1879/Computer-Organization.git,2022-10-11 10:52:51+00:00,,0,Raghul1879/Computer-Organization,549544196,Verilog,Computer-Organization,6,0,2022-10-11 10:56:00+00:00,[],None
591,https://github.com/AdamHsu7086/EGD.git,2022-10-11 13:17:47+00:00,,0,AdamHsu7086/EGD,549616878,Verilog,EGD,1,0,2022-10-11 13:21:40+00:00,[],None
592,https://github.com/kingyeonsu/FND-up-counter.git,2022-10-11 09:04:35+00:00,.,0,kingyeonsu/FND-up-counter,549489566,Verilog,FND-up-counter,7,0,2022-10-11 09:06:11+00:00,[],None
593,https://github.com/316415/FSM_Motor_PWM_control.git,2022-10-14 07:57:58+00:00,FSM_Motor_PWM_control,1,316415/FSM_Motor_PWM_control,551335166,Verilog,FSM_Motor_PWM_control,7,0,2022-10-14 08:00:53+00:00,[],None
594,https://github.com/MazdakFatahi/Getting_Ready_For_BASYS3_Board.git,2022-10-16 17:12:30+00:00,,0,MazdakFatahi/Getting_Ready_For_BASYS3_Board,552472329,Verilog,Getting_Ready_For_BASYS3_Board,8258,0,2022-10-17 12:18:23+00:00,[],None
595,https://github.com/PatrickChen0717/Reduced_Instruction_Set_CPU.git,2022-10-21 04:22:14+00:00,,0,PatrickChen0717/Reduced_Instruction_Set_CPU,555171539,Verilog,Reduced_Instruction_Set_CPU,262,0,2022-10-21 04:24:09+00:00,[],None
596,https://github.com/leb1973/FSM_FND_LED_MOTOR.git,2022-10-18 15:48:44+00:00,Verilog를 이용한 타이머가 끝나면 선풍기가 꺼지는 동작 코드,0,leb1973/FSM_FND_LED_MOTOR,553685532,Verilog,FSM_FND_LED_MOTOR,8,0,2022-10-22 18:54:31+00:00,[],None
597,https://github.com/Chigook/IP_FNDController_enable.git,2022-10-20 08:30:45+00:00,Verilog Code를 이용한 IP_FNDController,0,Chigook/IP_FNDController_enable,554695743,Verilog,IP_FNDController_enable,7,0,2022-10-20 08:37:10+00:00,[],None
598,https://github.com/whoni159789/IP_AXI4_FND_Controller.git,2022-10-20 07:45:39+00:00,AXI4_Lite Channel을 활용한 AXI4_FND_Controller Peripheral IP 개발 코드,0,whoni159789/IP_AXI4_FND_Controller,554675982,Verilog,IP_AXI4_FND_Controller,22,0,2022-10-20 07:46:51+00:00,[],None
599,https://github.com/CristiGosa/7segments-display-adder.git,2022-10-20 09:33:01+00:00,,0,CristiGosa/7segments-display-adder,554724815,Verilog,7segments-display-adder,67,0,2022-10-20 09:34:12+00:00,[],None
600,https://github.com/brad-herring/CPU4BIT.git,2022-10-20 13:56:53+00:00,4 Bit CPU Using Verilog,0,brad-herring/CPU4BIT,554848553,Verilog,CPU4BIT,2,0,2022-10-20 13:57:34+00:00,[],None
601,https://github.com/Animesh-Gupta2001/3-Bit-Counter-in-HDL.git,2022-10-15 18:22:31+00:00,Verilog Code for simulating an FSM that displays a personalized counter pattern ,0,Animesh-Gupta2001/3-Bit-Counter-in-HDL,552062695,Verilog,3-Bit-Counter-in-HDL,0,0,2022-10-15 18:23:25+00:00,[],None
602,https://github.com/Animesh-Gupta2001/N-bit-Ripple-Carry-Adder-in-HDL.git,2022-10-15 18:33:36+00:00,Verilog code that simulates an N-bit ripple carry full Adder. The Value of N can be changed to change the size of the adder.,0,Animesh-Gupta2001/N-bit-Ripple-Carry-Adder-in-HDL,552066628,Verilog,N-bit-Ripple-Carry-Adder-in-HDL,0,0,2022-10-15 18:34:26+00:00,[],None
603,https://github.com/thunderous77/CPU-2022.git,2022-10-16 06:50:44+00:00,,0,thunderous77/CPU-2022,552254764,Verilog,CPU-2022,671,0,2022-10-31 11:34:36+00:00,[],None
604,https://github.com/Integralsat/you3.git,2022-10-16 11:04:44+00:00,,0,Integralsat/you3,552334772,Verilog,you3,45845,0,2022-10-16 11:04:57+00:00,[],https://api.github.com/licenses/apache-2.0
605,https://github.com/CarazoSteph/desencriptador-de-imagenes.git,2022-10-19 04:20:00+00:00,Proyecto Final: Desencriptador de imágenes.,0,CarazoSteph/desencriptador-de-imagenes,553986139,Verilog,desencriptador-de-imagenes,232308,0,2022-11-02 04:01:49+00:00,[],None
606,https://github.com/noemiabril/CoCo2_MiSTer-Arrow_SoCKit.git,2022-10-22 11:58:22+00:00,Tandy CoCo2 / Dragon,0,noemiabril/CoCo2_MiSTer-Arrow_SoCKit,555817051,Verilog,CoCo2_MiSTer-Arrow_SoCKit,13345,0,2022-10-22 11:58:32+00:00,[],None
607,https://github.com/IamYipi/USAL-GII-compi-CONTADOR.git,2022-10-19 20:48:09+00:00,Primer trabajo computadores I del grado de ingenieria informatica en la USAL. Junto a mi compañero Alvi,0,IamYipi/USAL-GII-compi-CONTADOR,554450232,Verilog,USAL-GII-compi-CONTADOR,896,0,2022-10-19 20:48:30+00:00,[],https://api.github.com/licenses/apache-2.0
608,https://github.com/czj0xyz/RISCV-CPU.git,2022-10-15 07:58:28+00:00,,0,czj0xyz/RISCV-CPU,551843409,Verilog,RISCV-CPU,2622,0,2022-10-15 07:58:34+00:00,[],None
609,https://github.com/mridul21harish/Computer-Architecture.git,2022-10-06 09:28:10+00:00,"Verilog-HDL programs to implement floating point adders and multipliers, ALU, cache, main memory, barrel shifters and flip flops",0,mridul21harish/Computer-Architecture,546565381,Verilog,Computer-Architecture,3954,0,2022-10-06 09:29:25+00:00,[],None
610,https://github.com/Stradito/FND.git,2022-10-06 05:45:36+00:00,,0,Stradito/FND,546463559,Verilog,FND,5,0,2022-10-06 07:46:01+00:00,[],None
611,https://github.com/Kang9609/BCD_to_FND.git,2022-10-06 05:17:51+00:00,Verilog 코드를 이용한 BCD_to_FND IC 설계,0,Kang9609/BCD_to_FND,546453139,Verilog,BCD_to_FND,8,0,2022-10-06 05:31:47+00:00,[],None
612,https://github.com/parkertedlee/BCDtoFND.git,2022-10-06 05:17:51+00:00,Velilog 를 이용한 BCD 디바이스 설계,0,parkertedlee/BCDtoFND,546453148,Verilog,BCDtoFND,3,0,2022-10-06 07:46:59+00:00,[],None
613,https://github.com/Mohamed-Sharaf/MIPS.git,2022-10-04 15:43:37+00:00,This is an RTL design for MIPS Processor written in Verilog ,0,Mohamed-Sharaf/MIPS,545567186,Verilog,MIPS,5,0,2022-10-04 15:45:30+00:00,[],None
614,https://github.com/rhoblackEdu/AdderSubt.git,2022-10-05 07:42:00+00:00,Verilog,1,rhoblackEdu/AdderSubt,545915929,Verilog,AdderSubt,5,0,2022-10-05 07:42:51+00:00,[],None
615,https://github.com/POORNISH/ECEA_HDLTP.git,2022-10-14 16:27:00+00:00,,0,POORNISH/ECEA_HDLTP,551559959,Verilog,ECEA_HDLTP,4235,0,2022-10-16 10:57:48+00:00,[],None
616,https://github.com/kingyeonsu/singleRAM.git,2022-10-17 05:04:48+00:00,singleRAM_FPGA,0,kingyeonsu/singleRAM,552701475,Verilog,singleRAM,4,0,2022-10-17 05:11:23+00:00,[],None
617,https://github.com/whoni159789/SRAM.git,2022-10-17 05:11:13+00:00,Vivado 2020.1에서 Verilog를 이용한 SingleRAM을 구현 및 Testbench를 활용한 시뮬레이션 코드,0,whoni159789/SRAM,552703546,Verilog,SRAM,6,0,2022-10-17 10:17:46+00:00,[],None
618,https://github.com/bob-dpi/pccore.git,2022-10-13 21:12:32+00:00,Repository of sofware (Verilog) defined peripherals,0,bob-dpi/pccore,551106292,Verilog,pccore,8745,0,2022-10-13 21:28:01+00:00,[],
619,https://github.com/omikami747/sprocV1.git,2022-10-04 19:07:48+00:00,,0,omikami747/sprocV1,545661314,Verilog,sprocV1,3351,0,2024-01-12 18:40:14+00:00,[],None
620,https://github.com/fiumad/RPI-Independent-Study.git,2022-10-14 19:19:49+00:00,,1,fiumad/RPI-Independent-Study,551628233,Verilog,RPI-Independent-Study,10389,0,2022-10-14 19:20:05+00:00,[],https://api.github.com/licenses/apache-2.0
621,https://github.com/kyw6416/FPGA_FndAdder.git,2022-10-06 06:14:36+00:00,,0,kyw6416/FPGA_FndAdder,546474969,Verilog,FPGA_FndAdder,7,0,2022-10-06 06:19:03+00:00,[],None
622,https://github.com/yeodowon/BCD_to_FND.git,2022-10-06 05:18:05+00:00,Verilog 코드를 이용한 BCDtoFND IC 설계,0,yeodowon/BCD_to_FND,546453237,Verilog,BCD_to_FND,8,0,2022-10-06 05:29:22+00:00,[],None
623,https://github.com/kishanpentyala/MasterslaveDFF_mixedsignal.git,2022-10-08 05:03:05+00:00,Masterslave D-flipflop designed using esim and sky130 IPs in mixed signal SOC design marathon by VSD,0,kishanpentyala/MasterslaveDFF_mixedsignal,547683715,Verilog,MasterslaveDFF_mixedsignal,765,0,2022-10-08 05:47:23+00:00,[],https://api.github.com/licenses/gpl-3.0
624,https://github.com/JesseHuhhc/mysoc.git,2022-10-08 06:54:32+00:00,,0,JesseHuhhc/mysoc,547722546,Verilog,mysoc,2228,0,2022-10-08 06:54:48+00:00,[],https://api.github.com/licenses/apache-2.0
625,https://github.com/ekgh2002/adder.git,2022-10-05 02:26:46+00:00,FPGA를 이용한 half adder,0,ekgh2002/adder,545808200,Verilog,adder,14,0,2022-10-05 02:27:30+00:00,[],None
626,https://github.com/Tanakorn13/6310110197-3HA04.git,2022-10-06 12:59:01+00:00,FPGA  Lab,0,Tanakorn13/6310110197-3HA04,546667425,Verilog,6310110197-3HA04,2515,0,2022-10-06 13:00:20+00:00,[],None
627,https://github.com/fben-ali/caravel_tutorial_130nm.git,2022-10-06 09:22:00+00:00,,0,fben-ali/caravel_tutorial_130nm,546562395,Verilog,caravel_tutorial_130nm,2228,0,2022-10-06 09:22:16+00:00,[],https://api.github.com/licenses/apache-2.0
628,https://github.com/LeoAbraham123456789/verilog.git,2022-10-09 17:15:01+00:00,,0,LeoAbraham123456789/verilog,548488583,Verilog,verilog,60,0,2022-10-09 17:51:14+00:00,[],None
629,https://github.com/YassineRouchad/Verilog_design_and_verification_projects.git,2022-10-10 19:13:01+00:00,this repository contains  my designs and verications of some small digital systems ,0,YassineRouchad/Verilog_design_and_verification_projects,549160449,Verilog,Verilog_design_and_verification_projects,69,0,2022-10-10 22:19:05+00:00,[],None
630,https://github.com/jakeraven/ECEA_HDLTP.git,2022-10-07 15:52:14+00:00,HDL SESSIONS,0,jakeraven/ECEA_HDLTP,547391232,Verilog,ECEA_HDLTP,516,0,2022-10-15 17:45:00+00:00,[],None
631,https://github.com/MaryamMagdy570/UART-RX.git,2022-10-10 08:29:30+00:00,,0,MaryamMagdy570/UART-RX,548820746,Verilog,UART-RX,6,0,2022-10-10 08:30:13+00:00,[],None
632,https://github.com/Sagarbc05/Adders.git,2022-10-10 07:55:26+00:00,Different adder structures are designed using verilog,0,Sagarbc05/Adders,548804584,Verilog,Adders,3,0,2023-08-31 12:51:54+00:00,[],None
633,https://github.com/RanaElGahawy/Digital-Lock.git,2022-10-10 10:16:06+00:00,,0,RanaElGahawy/Digital-Lock,548874367,Verilog,Digital-Lock,16,0,2022-10-11 08:29:10+00:00,[],None
634,https://github.com/sadikoglutaner/Full_Adder_HDL.git,2022-10-11 08:34:37+00:00,,0,sadikoglutaner/Full_Adder_HDL,549472785,Verilog,Full_Adder_HDL,1,0,2022-10-11 08:35:10+00:00,[],None
635,https://github.com/Chigook/LedUpCounter.git,2022-10-11 08:40:14+00:00,Verilog code를 이용한 LED Up Counter,0,Chigook/LedUpCounter,549475954,Verilog,LedUpCounter,4,0,2022-10-11 08:41:21+00:00,[],None
636,https://github.com/jessieeeeej/5-stage-Pipelined-CPU.git,2022-10-04 03:43:48+00:00,,0,jessieeeeej/5-stage-Pipelined-CPU,545258734,Verilog,5-stage-Pipelined-CPU,1227,0,2022-10-04 03:45:55+00:00,[],None
637,https://github.com/ekgh2002/pwm_light.git,2022-10-13 11:56:16+00:00,FPGA를 이용한 led 밝기 조절,0,ekgh2002/pwm_light,550830548,Verilog,pwm_light,4,0,2022-10-13 11:57:38+00:00,[],None
638,https://github.com/Easycoder-lin/Workstation.git,2022-10-13 17:06:41+00:00,,0,Easycoder-lin/Workstation,550996913,Verilog,Workstation,1492,0,2023-11-06 21:08:10+00:00,[],None
639,https://github.com/riya-deokar/Lab1.git,2022-10-12 21:23:01+00:00,,0,riya-deokar/Lab1,550490036,Verilog,Lab1,9,0,2022-10-12 21:27:21+00:00,[],None
640,https://github.com/Emoic/216A-hw.git,2022-10-18 23:47:07+00:00,,0,Emoic/216A-hw,553889600,Verilog,216A-hw,4,0,2022-10-27 05:42:04+00:00,[],None
641,https://github.com/alexanderjacobsen/TFE4152-prosjekt.git,2022-10-19 07:35:01+00:00,Prosjekt i design av integrerte systemer,0,alexanderjacobsen/TFE4152-prosjekt,554064230,Verilog,TFE4152-prosjekt,3,0,2022-10-19 07:43:56+00:00,[],https://api.github.com/licenses/mit
642,https://github.com/Esenju/Counter_test.git,2022-10-17 04:51:18+00:00,"This version is used for simulation tests only, that is behavioral simulations. This design will not implement in a pragmatic manner because we did not use the clock divider. ",0,Esenju/Counter_test,552697161,Verilog,Counter_test,8,0,2022-10-17 04:54:16+00:00,[],None
643,https://github.com/armanizuniga/Digital-Logic-Design-using-Verilog.git,2022-10-17 04:44:13+00:00,Fall 2022 course in Verilog ,0,armanizuniga/Digital-Logic-Design-using-Verilog,552694880,Verilog,Digital-Logic-Design-using-Verilog,3,0,2022-10-17 04:51:43+00:00,[],None
644,https://github.com/V-Emanuel/Verilog_game.git,2022-10-16 02:43:10+00:00,Jogo Pedra Papel Tesoura Lagarto Spock feito em verilog utilizando portas lógicas.,0,V-Emanuel/Verilog_game,552188338,Verilog,Verilog_game,3294,0,2022-10-16 02:51:35+00:00,[],None
645,https://github.com/DouglasYu/ECE411_OutOfOrderCPU.git,2022-10-14 15:38:14+00:00,,0,DouglasYu/ECE411_OutOfOrderCPU,551538704,Verilog,ECE411_OutOfOrderCPU,1822,0,2022-10-14 15:42:56+00:00,[],None
646,https://github.com/grussdorian/mini-project.git,2022-10-18 09:12:22+00:00,Summer interim project at RKMVERI,0,grussdorian/mini-project,553472008,Verilog,mini-project,10832,0,2022-10-18 09:33:47+00:00,[],https://api.github.com/licenses/mit
647,https://github.com/Boulder1999/Lab04-Simple-Recurrent-Neural-Network-.git,2022-10-19 16:25:38+00:00,,0,Boulder1999/Lab04-Simple-Recurrent-Neural-Network-,554331319,Verilog,Lab04-Simple-Recurrent-Neural-Network-,501,0,2022-10-19 16:26:40+00:00,[],None
648,https://github.com/amruth-sn/alu.git,2022-10-19 23:16:38+00:00,,0,amruth-sn/alu,554500534,Verilog,alu,136,0,2022-10-19 23:24:20+00:00,[],None
649,https://github.com/noemiabril/MegaCD_MiSTer-SoCKit.git,2022-10-20 11:50:51+00:00,Mega CD for MiSTer Arrow SoCKit,0,noemiabril/MegaCD_MiSTer-SoCKit,554786400,Verilog,MegaCD_MiSTer-SoCKit,115002,0,2022-10-20 11:52:14+00:00,[],https://api.github.com/licenses/gpl-3.0
650,https://github.com/XwX12596/iverilogStudy.git,2022-10-17 15:58:00+00:00,,0,XwX12596/iverilogStudy,553034963,Verilog,iverilogStudy,159,0,2022-10-17 15:58:31+00:00,[],None
651,https://github.com/AdamHsu7086/-Counting-the-number-of-vertex-covers-by-set-theoretic-operations-of-multiple-circle-graph.git,2022-10-11 13:59:29+00:00,,0,AdamHsu7086/-Counting-the-number-of-vertex-covers-by-set-theoretic-operations-of-multiple-circle-graph,549640415,Verilog,-Counting-the-number-of-vertex-covers-by-set-theoretic-operations-of-multiple-circle-graph,678,0,2022-10-11 14:01:06+00:00,[],None
652,https://github.com/BuyingXiaomi/tangram.git,2022-10-16 08:54:31+00:00,,0,BuyingXiaomi/tangram,552292948,Verilog,tangram,18,0,2022-10-19 18:40:52+00:00,[],None
653,https://github.com/mykytafabrykator/mathlab_labs.git,2022-10-17 19:06:12+00:00,Fabrykator Mykyta DK-01 labs,0,mykytafabrykator/mathlab_labs,553130765,Verilog,mathlab_labs,72407,0,2022-10-18 06:05:38+00:00,[],None
654,https://github.com/sxsxsx636363/checkpoint3.git,2022-10-14 05:49:51+00:00,,0,sxsxsx636363/checkpoint3,551280465,Verilog,checkpoint3,16,0,2023-02-24 10:27:40+00:00,[],None
655,https://github.com/MahsaRsti/FPGA_Lab.git,2022-10-15 10:59:27+00:00,,0,MahsaRsti/FPGA_Lab,551903097,Verilog,FPGA_Lab,19436,0,2023-02-22 10:46:03+00:00,[],None
656,https://github.com/zouyingcao/minisys-1A.git,2022-10-20 07:05:51+00:00,计算机系统综合课程设计,0,zouyingcao/minisys-1A,554658433,Verilog,minisys-1A,3662,0,2023-02-08 05:49:37+00:00,[],None
657,https://github.com/Michael-Lloyd/MachineVisionSensor.git,2022-10-21 02:36:09+00:00,,0,Michael-Lloyd/MachineVisionSensor,555139173,Verilog,MachineVisionSensor,845,0,2023-10-15 11:34:28+00:00,[],None
658,https://github.com/binhkieudo/TSP_Project.git,2022-10-21 06:28:08+00:00,,0,binhkieudo/TSP_Project,555210888,Verilog,TSP_Project,57187,0,2022-10-21 07:06:27+00:00,[],None
659,https://github.com/stevengigi/-HDLBits_Practice_verilog.git,2022-10-22 09:48:22+00:00,,0,stevengigi/-HDLBits_Practice_verilog,555774359,Verilog,-HDLBits_Practice_verilog,31,0,2022-10-22 09:50:44+00:00,[],None
660,https://github.com/ULTIMATE-Mystery/Logic-Design-Project-Group-3-Semester-221-HCMUT.git,2022-10-21 13:43:32+00:00,,0,ULTIMATE-Mystery/Logic-Design-Project-Group-3-Semester-221-HCMUT,555392541,Verilog,Logic-Design-Project-Group-3-Semester-221-HCMUT,121416,0,2023-04-29 18:03:15+00:00,[],None
661,https://github.com/elise394/RISC-V-CPU-Verilog.git,2022-10-22 03:42:28+00:00,,0,elise394/RISC-V-CPU-Verilog,555670392,Verilog,RISC-V-CPU-Verilog,0,0,2022-10-22 04:02:55+00:00,[],None
662,https://github.com/chungen04/NTU-Computer-Architecture-2022.git,2022-10-16 06:14:58+00:00,"NTU Computer Architecture 2022, @NTU CSIE.",0,chungen04/NTU-Computer-Architecture-2022,552244105,Verilog,NTU-Computer-Architecture-2022,5832,0,2024-03-05 09:41:58+00:00,[],https://api.github.com/licenses/mit
663,https://github.com/GaoqiangIrvine/openlane.git,2022-10-18 02:18:37+00:00,dv_test,0,GaoqiangIrvine/openlane,553295451,Verilog,openlane,45848,0,2022-10-18 02:18:51+00:00,[],https://api.github.com/licenses/apache-2.0
664,https://github.com/Adog64/RISC-V-32I-CPU.git,2022-10-22 04:14:46+00:00,,0,Adog64/RISC-V-32I-CPU,555678584,Verilog,RISC-V-32I-CPU,33,0,2022-10-22 04:14:52+00:00,[],None
665,https://github.com/noemiabril/EDSAC_MiSTer-Arrow_SoCKit.git,2022-10-22 12:05:22+00:00,Electronic Delay Storage Automatic Calculator for MiSTer Arrow SoCKit,0,noemiabril/EDSAC_MiSTer-Arrow_SoCKit,555819444,Verilog,EDSAC_MiSTer-Arrow_SoCKit,2369,0,2022-10-22 12:05:31+00:00,[],https://api.github.com/licenses/mit
666,https://github.com/Kirito-Ming/Grammatophyllum-RTL.git,2022-10-20 07:52:55+00:00,Grammatophyllum,0,Kirito-Ming/Grammatophyllum-RTL,554679210,Verilog,Grammatophyllum-RTL,21026,0,2022-10-27 14:43:31+00:00,[],https://api.github.com/licenses/mit
667,https://github.com/dhh1213/Projects-Record.git,2022-10-20 06:44:23+00:00,Projects record of Ding-Hsiang Huang,0,dhh1213/Projects-Record,554649116,Verilog,Projects-Record,60453,0,2023-09-14 06:50:56+00:00,[],None
668,https://github.com/xiaoqiAAAA/IC_home.git,2022-10-19 22:30:06+00:00,IC_learn,0,xiaoqiAAAA/IC_home,554486187,Verilog,IC_home,1,0,2022-10-23 13:40:44+00:00,[],None
669,https://github.com/abhirathsujith/JKFF-Verilog.git,2022-10-19 17:53:46+00:00,JKFF in Verilog,0,abhirathsujith/JKFF-Verilog,554374630,Verilog,JKFF-Verilog,3,0,2022-10-19 17:54:19+00:00,[],None
670,https://github.com/abhirathsujith/Mul-Verilog.git,2022-10-19 17:38:51+00:00,Mul in Verilog,0,abhirathsujith/Mul-Verilog,554367330,Verilog,Mul-Verilog,3,0,2022-10-19 17:58:05+00:00,[],None
671,https://github.com/NeoLou/ECE-253-Labs.git,2022-10-21 01:54:45+00:00,"Laboratory work for the University of Toronto digital logic course ECE 253 (Digital and Computer Systems), mainly in Verilog (, ARM Assembly.",0,NeoLou/ECE-253-Labs,555126564,Verilog,ECE-253-Labs,2414,0,2022-10-21 01:55:58+00:00,[],None
672,https://github.com/jahnavipande/CPU.git,2022-10-21 05:21:31+00:00,,0,jahnavipande/CPU,555188856,Verilog,CPU,12,0,2022-10-21 05:25:18+00:00,[],None
673,https://github.com/koletavi/final_project.git,2022-10-20 15:48:14+00:00,,0,koletavi/final_project,554905279,Verilog,final_project,6,0,2022-10-20 15:50:19+00:00,[],None
674,https://github.com/subhradip096/SR-Flip-Flop-To-JK-Flip-Flop.git,2022-10-05 10:22:04+00:00,,0,subhradip096/SR-Flip-Flop-To-JK-Flip-Flop,545986976,Verilog,SR-Flip-Flop-To-JK-Flip-Flop,2689,0,2022-10-05 10:35:50+00:00,[],https://api.github.com/licenses/gpl-3.0
675,https://github.com/AndreyPaiva/LASD.git,2022-10-05 00:40:14+00:00,Repositório criado para a disciplina de Laboratório de Arquitetura de Sistemas Digitais,0,AndreyPaiva/LASD,545775791,Verilog,LASD,7671,0,2022-10-05 00:47:13+00:00,[],None
676,https://github.com/wpi-ece574-f22/ex-arithmetic.git,2022-10-05 00:23:33+00:00,,0,wpi-ece574-f22/ex-arithmetic,545770798,Verilog,ex-arithmetic,3,0,2022-10-05 00:31:06+00:00,[],None
677,https://github.com/kingyeonsu/gates.git,2022-10-05 07:51:00+00:00,"and, nand, or, nor, xor, not",0,kingyeonsu/gates,545919550,Verilog,gates,1,0,2022-10-05 07:51:37+00:00,[],None
678,https://github.com/an3ol/Basic_Digital_Circuits_using_Verilog_HDL.git,2022-10-05 09:09:16+00:00,This repository contains RTL code of Basic digital circuits in Verilog HDL,0,an3ol/Basic_Digital_Circuits_using_Verilog_HDL,545954422,Verilog,Basic_Digital_Circuits_using_Verilog_HDL,194,0,2022-10-05 14:02:49+00:00,[],https://api.github.com/licenses/apache-2.0
679,https://github.com/Rupesh5011/Moore-machine.git,2022-10-12 05:52:10+00:00,"I write the verilog code and testbench for a simple moore machine such that there are three lamps, RED, GREEN and YELLOW, that should glow cyclically with a fixed  time interval (say 1  second) ",0,Rupesh5011/Moore-machine,550044943,Verilog,Moore-machine,107,0,2022-10-12 05:54:32+00:00,[],None
680,https://github.com/MichaelKeyser/Matrix-Processing-Unit.git,2022-10-06 21:31:48+00:00,,0,MichaelKeyser/Matrix-Processing-Unit,546917273,Verilog,Matrix-Processing-Unit,195958,0,2022-11-16 01:09:25+00:00,[],None
681,https://github.com/chirag-ghosh/RISC.git,2022-10-13 14:18:15+00:00,A 32-bit mini processor for AMD-Xilinx Artix-7 FPGA,0,chirag-ghosh/RISC,550907448,Verilog,RISC,16200,0,2022-11-27 11:45:37+00:00,[],https://api.github.com/licenses/mit
682,https://github.com/MMeiiii/CCU_Computer_Organization.git,2022-10-14 07:11:53+00:00,,0,MMeiiii/CCU_Computer_Organization,551314258,Verilog,CCU_Computer_Organization,34693,0,2023-09-10 19:57:31+00:00,[],None
683,https://github.com/ChrisZonghaoLi/sky130_template.git,2022-10-14 19:17:38+00:00,,0,ChrisZonghaoLi/sky130_template,551627409,Verilog,sky130_template,2228,0,2022-10-14 19:17:54+00:00,[],https://api.github.com/licenses/apache-2.0
684,https://github.com/tomsunhc/EC311-Lab-1.git,2022-10-14 17:47:28+00:00,,0,tomsunhc/EC311-Lab-1,551593416,Verilog,EC311-Lab-1,6,0,2022-10-14 17:50:21+00:00,[],None
685,https://github.com/zacyangs/common_lib.git,2022-10-15 13:06:09+00:00,,0,zacyangs/common_lib,551946335,Verilog,common_lib,68,0,2022-10-15 13:08:49+00:00,[],None
686,https://github.com/minooeghtesadi/test.git,2022-10-15 12:08:50+00:00,,0,minooeghtesadi/test,551926192,Verilog,test,2229,0,2022-10-15 12:09:03+00:00,[],https://api.github.com/licenses/apache-2.0
687,https://github.com/kyw6416/FPGA_PWM_Moter.git,2022-10-14 08:37:32+00:00,,0,kyw6416/FPGA_PWM_Moter,551351488,Verilog,FPGA_PWM_Moter,8,0,2022-10-14 08:40:26+00:00,[],None
688,https://github.com/11chens/IIC_FPGA.git,2022-10-16 05:23:02+00:00,IIC接口的verilog代码,0,11chens/IIC_FPGA,552229527,Verilog,IIC_FPGA,163,0,2022-10-16 05:26:12+00:00,[],None
689,https://github.com/huanglingfeng/ysyx_210760.git,2022-10-17 10:26:47+00:00,,0,huanglingfeng/ysyx_210760,552852039,Verilog,ysyx_210760,6024,0,2022-10-17 10:28:01+00:00,[],None
690,https://github.com/termi2018/BCDtoFND.git,2022-10-06 05:18:04+00:00,Verilog 코드를 이용한 BCDtoFND IC 설계,0,termi2018/BCDtoFND,546453232,Verilog,BCDtoFND,6,0,2022-10-06 05:29:42+00:00,[],None
691,https://github.com/KangSY96/BCDtoFND_Adder.git,2022-10-06 07:15:49+00:00,Verilog를 이용한 BCD to FND Adder IC 설계,0,KangSY96/BCDtoFND_Adder,546501819,Verilog,BCDtoFND_Adder,6,0,2022-10-06 07:36:02+00:00,[],None
692,https://github.com/karthdjd/FIFO.git,2022-10-06 06:16:50+00:00,,0,karthdjd/FIFO,546475935,Verilog,FIFO,5,0,2023-02-09 13:22:21+00:00,[],None
693,https://github.com/iamleeleo/integrated-circuit.git,2022-10-06 12:36:43+00:00,,0,iamleeleo/integrated-circuit,546655758,Verilog,integrated-circuit,21270,0,2022-10-06 12:40:36+00:00,[],None
694,https://github.com/whoni159789/Top_Counter.git,2022-10-11 05:33:39+00:00,,0,whoni159789/Top_Counter,549387764,Verilog,Top_Counter,7,0,2022-10-11 11:00:55+00:00,[],None
695,https://github.com/fangzhou2000/buaa_co.git,2022-10-10 13:22:28+00:00,2020北航计算机组成课设,0,fangzhou2000/buaa_co,548969632,Verilog,buaa_co,18,0,2022-10-10 13:23:59+00:00,[],None
696,https://github.com/connorgre/EC551_lab1.git,2022-10-09 23:12:38+00:00,EC551 lab 1,0,connorgre/EC551_lab1,548616122,Verilog,EC551_lab1,98,0,2022-10-10 04:45:30+00:00,[],None
697,https://github.com/MariamFarouk26/UART_RX.git,2022-10-10 21:00:49+00:00,,0,MariamFarouk26/UART_RX,549208121,Verilog,UART_RX,6,0,2022-10-10 21:01:47+00:00,[],None
698,https://github.com/linuxjbl/DE2_VGA.git,2022-10-08 23:50:32+00:00,,0,linuxjbl/DE2_VGA,548107036,Verilog,DE2_VGA,59562,0,2022-10-09 01:40:43+00:00,[],None
699,https://github.com/pratyushachowdarich/2DFIR_FILTER.git,2022-10-08 07:59:38+00:00,,0,pratyushachowdarich/2DFIR_FILTER,547747281,Verilog,2DFIR_FILTER,77,0,2023-01-28 06:11:56+00:00,[],https://api.github.com/licenses/gpl-3.0
700,https://github.com/surya422k/3-Bit-Flash-ADC.git,2022-10-08 09:39:47+00:00,,1,surya422k/3-Bit-Flash-ADC,547787393,Verilog,3-Bit-Flash-ADC,845,0,2022-10-08 17:37:35+00:00,[],None
701,https://github.com/316415/Counter_FND_onOff.git,2022-10-12 09:11:51+00:00,"It shows hours & minutes, seconds & milliseconds and dot flashing. Also, the switch can control display on/off.",0,316415/Counter_FND_onOff,550140433,Verilog,Counter_FND_onOff,8,0,2022-10-12 09:14:00+00:00,[],None
702,https://github.com/chien1214/Edge-Based-Line-Average-Interpolation.git,2022-10-12 15:06:31+00:00,,0,chien1214/Edge-Based-Line-Average-Interpolation,550322465,Verilog,Edge-Based-Line-Average-Interpolation,508,0,2023-04-26 11:47:05+00:00,[],None
703,https://github.com/jasteve4/MicroMotorSequencer180.git,2022-10-09 04:14:01+00:00,,0,jasteve4/MicroMotorSequencer180,548186680,Verilog,MicroMotorSequencer180,2228,0,2022-10-09 04:14:14+00:00,[],https://api.github.com/licenses/apache-2.0
704,https://github.com/aswaniar/ann1.git,2022-10-18 09:53:32+00:00,,0,aswaniar/ann1,553494003,Verilog,ann1,2228,0,2022-10-18 09:53:48+00:00,[],https://api.github.com/licenses/apache-2.0
705,https://github.com/AsaadDadoush/Verilog-Projects_EE460.git,2022-10-20 19:16:48+00:00,,0,AsaadDadoush/Verilog-Projects_EE460,554998456,Verilog,Verilog-Projects_EE460,32415,0,2022-10-20 19:21:32+00:00,[],None
706,https://github.com/mahmedadawy2013/TRIAL.git,2022-10-08 22:36:01+00:00,Try carval,0,mahmedadawy2013/TRIAL,548085674,Verilog,TRIAL,45843,0,2022-10-08 22:36:14+00:00,[],https://api.github.com/licenses/apache-2.0
707,https://github.com/GAO-777/CMD3_KIT.git,2022-10-11 10:20:10+00:00,,0,GAO-777/CMD3_KIT,549528423,Verilog,CMD3_KIT,45259,0,2022-12-14 02:05:26+00:00,[],None
708,https://github.com/LEVALEXEEV/OVT.git,2022-10-09 19:11:02+00:00,,0,LEVALEXEEV/OVT,548534297,Verilog,OVT,435,0,2022-10-09 19:16:28+00:00,[],None
709,https://github.com/RanaElGahawy/FSM-Sequence-Detector.git,2022-10-11 08:35:29+00:00,,0,RanaElGahawy/FSM-Sequence-Detector,549473265,Verilog,FSM-Sequence-Detector,5,0,2022-10-11 08:37:45+00:00,[],None
710,https://github.com/raylee0703/2022_IC_Design_Contest.git,2022-10-12 03:24:25+00:00,,0,raylee0703/2022_IC_Design_Contest,549991076,Verilog,2022_IC_Design_Contest,545,0,2022-10-17 03:03:55+00:00,[],None
711,https://github.com/sushmakakarla98/4-bit-SISO-Shift-Register.git,2022-10-17 08:01:34+00:00,"Verilog code for the 4–bit  (SISO) Shift Register using any modelling style, run the code and verify simulation results",0,sushmakakarla98/4-bit-SISO-Shift-Register,552776943,Verilog,4-bit-SISO-Shift-Register,1,0,2022-10-20 21:06:05+00:00,[],None
712,https://github.com/kyw6416/FPGA_IP_Upcount.git,2022-10-17 08:13:58+00:00,,0,kyw6416/FPGA_IP_Upcount,552783102,Verilog,FPGA_IP_Upcount,22,0,2022-10-17 08:15:57+00:00,[],None
713,https://github.com/illiaGxx/Labs_sim.git,2022-10-09 17:42:51+00:00,,0,illiaGxx/Labs_sim,548499629,Verilog,Labs_sim,57801,0,2022-10-09 17:44:41+00:00,[],None
714,https://github.com/Chigook/FSM_LightStand.git,2022-10-13 07:14:14+00:00,Verilog code를 이용한 PWM_LightStand,0,Chigook/FSM_LightStand,550694699,Verilog,FSM_LightStand,6,0,2022-10-13 12:50:55+00:00,[],None
715,https://github.com/BeopGyu/OV7670_camera_module.git,2022-10-14 02:11:13+00:00,tried to connect OV7670 Camera to DE115 and use video signal,0,BeopGyu/OV7670_camera_module,551206244,Verilog,OV7670_camera_module,242744,0,2022-10-14 02:33:54+00:00,[],None
716,https://github.com/ashwini0921/Design-of-4-bit-Servo-Tracking-type-ADC.git,2022-10-05 06:06:03+00:00,,0,ashwini0921/Design-of-4-bit-Servo-Tracking-type-ADC,545876550,Verilog,Design-of-4-bit-Servo-Tracking-type-ADC,5887,0,2022-10-07 03:46:37+00:00,[],None
717,https://github.com/rhoblackEdu/BCDtoFND.git,2022-10-06 05:17:43+00:00,Verilog 코드를 이용한 BCDtoFND IC 설계,2,rhoblackEdu/BCDtoFND,546453076,Verilog,BCDtoFND,6,0,2022-10-06 05:19:32+00:00,[],None
718,https://github.com/ena-log/BCDtoFND.git,2022-10-06 05:28:57+00:00,Verilog를 사용하여 BCD to FND Decoder ,0,ena-log/BCDtoFND,546457110,Verilog,BCDtoFND,5,0,2022-10-06 05:54:32+00:00,[],None
719,https://github.com/kyw6416/FPGA_AdderSub.git,2022-10-05 08:23:43+00:00,AdderSub,0,kyw6416/FPGA_AdderSub,545934224,Verilog,FPGA_AdderSub,7,0,2022-10-06 06:13:55+00:00,[],None
720,https://github.com/LuisVC02/RISC_V_Single_Cycle.git,2022-10-15 23:49:33+00:00,Implementation in verilog of processor with RISC_V_Single_Cycle,0,LuisVC02/RISC_V_Single_Cycle,552150175,Verilog,RISC_V_Single_Cycle,41,0,2022-10-16 00:00:03+00:00,[],None
721,https://github.com/HimanshuPandey09/Parameterized-Carry-Look-Ahead-Adder.git,2022-10-16 06:10:16+00:00,Verilog implementation of Carry Look Ahead Adder ,0,HimanshuPandey09/Parameterized-Carry-Look-Ahead-Adder,552242799,Verilog,Parameterized-Carry-Look-Ahead-Adder,3,0,2022-10-16 06:12:20+00:00,[],None
722,https://github.com/JosueC07183/Tarea3.git,2022-10-16 22:44:18+00:00,Aquí se crea una máquina de estados usando el protocolo MDIO.,0,JosueC07183/Tarea3,552584673,Verilog,Tarea3,3,0,2022-10-16 22:46:08+00:00,[],None
723,https://github.com/jaebak/ku105_gtwiz_outdated.git,2022-10-19 18:02:40+00:00,,0,jaebak/ku105_gtwiz_outdated,554378644,Verilog,ku105_gtwiz_outdated,88,0,2022-10-28 20:42:33+00:00,[],None
724,https://github.com/yerenmao/ic_design.git,2022-10-18 23:04:10+00:00,,0,yerenmao/ic_design,553875449,Verilog,ic_design,55,0,2022-11-22 10:16:09+00:00,[],None
725,https://github.com/Tom-McDermott/TSDR-Dev.git,2022-10-22 18:38:46+00:00,"Developer repository of Verilog and C files, configuration, etc. for TangerineSDR test. This DOES NOT WORK right now, it's for debug. ",0,Tom-McDermott/TSDR-Dev,555959720,Verilog,TSDR-Dev,57890,0,2022-10-23 21:00:38+00:00,[],None
726,https://github.com/NikolayMiladinov/Hardware-Verification-Coursework.git,2022-10-22 20:34:36+00:00,,1,NikolayMiladinov/Hardware-Verification-Coursework,555995326,Verilog,Hardware-Verification-Coursework,144871,0,2022-12-16 23:54:17+00:00,[],None
727,https://github.com/bytetriper/RISCV-CPU.git,2022-10-19 06:06:37+00:00,2021 ACM course of CA,0,bytetriper/RISCV-CPU,554025277,Verilog,RISCV-CPU,4687,0,2022-10-31 02:47:38+00:00,[],None
728,https://github.com/kegedy/UWEE476.git,2022-10-20 04:19:15+00:00,,0,kegedy/UWEE476,554597786,Verilog,UWEE476,185842,0,2023-01-04 17:14:27+00:00,[],None
729,https://github.com/OnurCelebiii/Read-FFT_from_mif_file.git,2022-10-20 07:07:15+00:00,,0,OnurCelebiii/Read-FFT_from_mif_file,554659050,Verilog,Read-FFT_from_mif_file,45,0,2022-10-20 07:10:49+00:00,[],None
730,https://github.com/JAZMYNW/ALU-Module-and-Testbench.git,2022-10-20 15:42:20+00:00,,0,JAZMYNW/ALU-Module-and-Testbench,554902341,Verilog,ALU-Module-and-Testbench,4,0,2022-10-20 15:48:02+00:00,[],None
731,https://github.com/JAZMYNW/Adder-Subtractor-Modules-and-Testbenches.git,2022-10-20 15:49:41+00:00,,0,JAZMYNW/Adder-Subtractor-Modules-and-Testbenches,554905993,Verilog,Adder-Subtractor-Modules-and-Testbenches,3,0,2022-10-20 15:51:26+00:00,[],None
732,https://github.com/noemiabril/EpochGalaxyII_MiSTer-Arrow_SoCKit.git,2022-10-22 12:07:39+00:00,EpochGalaxyII for MiSTer Arrow SoCKit,0,noemiabril/EpochGalaxyII_MiSTer-Arrow_SoCKit,555820213,Verilog,EpochGalaxyII_MiSTer-Arrow_SoCKit,947,0,2022-10-22 12:07:48+00:00,[],https://api.github.com/licenses/gpl-2.0
733,https://github.com/mdsudara/4-input-npn-exact.git,2022-10-21 07:28:55+00:00,,0,mdsudara/4-input-npn-exact,555235009,Verilog,4-input-npn-exact,126,0,2022-10-26 06:48:27+00:00,[],None
734,https://github.com/cornell-ece4750/ece4750-sec08-mem.git,2022-10-21 18:09:02+00:00,ECE 4750 Section 8: Lab 3 Head Start,3,cornell-ece4750/ece4750-sec08-mem,555506555,Verilog,ece4750-sec08-mem,421,0,2022-10-21 18:10:29+00:00,[],None
735,https://github.com/Chigook/IP_Buzzer.git,2022-10-21 06:38:54+00:00,Buzzer 동작을 위한 PWM 생성 IP,0,Chigook/IP_Buzzer,555215084,Verilog,IP_Buzzer,6,0,2022-10-25 08:41:40+00:00,[],None
736,https://github.com/ianafp/RV32I_PIPELINE.git,2022-10-10 13:54:37+00:00,,0,ianafp/RV32I_PIPELINE,548988044,Verilog,RV32I_PIPELINE,17058,0,2022-10-10 14:00:34+00:00,[],None
737,https://github.com/AdamHsu7086/Distance-Transform.git,2022-10-11 14:04:01+00:00,,0,AdamHsu7086/Distance-Transform,549642947,Verilog,Distance-Transform,1490,0,2022-10-11 14:04:41+00:00,[],None
738,https://github.com/nananapo/sample_led.git,2022-10-11 13:27:05+00:00,,0,nananapo/sample_led,549622161,Verilog,sample_led,2,0,2022-10-11 13:27:15+00:00,[],None
739,https://github.com/HaogeL/MyRocketchip.git,2022-10-12 22:20:45+00:00,an affable rocketchip,0,HaogeL/MyRocketchip,550509434,Verilog,MyRocketchip,5182,0,2022-12-12 09:39:35+00:00,[],None
740,https://github.com/AryAryAry/Packet-transfer-UART-protocol.git,2022-10-12 12:36:38+00:00,The project consists of RTL design and simulation of a custom packet transfer scheme and sending data bytes using UART protocol,0,AryAryAry/Packet-transfer-UART-protocol,550242802,Verilog,Packet-transfer-UART-protocol,10,0,2022-10-12 12:39:37+00:00,[],https://api.github.com/licenses/mit
741,https://github.com/316415/FSM_LightStand_PWM.git,2022-10-13 08:44:08+00:00,LED brightness control.,0,316415/FSM_LightStand_PWM,550737217,Verilog,FSM_LightStand_PWM,6,0,2022-10-13 08:46:04+00:00,[],None
742,https://github.com/Rupesh5011/Sequence_detector-.git,2022-10-12 06:39:15+00:00,"Wrote the RTL Verilog Code and test bench for Sequence Detector (Mealy Machine) : Whenever the bit pattern ""0110"" appears in the input stream, it's output z = 1; at all times, z = 0.   ",0,Rupesh5011/Sequence_detector-,550065022,Verilog,Sequence_detector-,127,0,2022-10-12 06:40:56+00:00,[],None
743,https://github.com/Stolprog/project.git,2022-10-07 09:52:23+00:00,,0,Stolprog/project,547204745,Verilog,project,3,0,2022-10-07 09:56:34+00:00,[],None
744,https://github.com/matthew-setiawan/Medusa_IO.git,2022-10-07 10:03:04+00:00,,0,matthew-setiawan/Medusa_IO,547209873,Verilog,Medusa_IO,175581,0,2022-10-07 10:05:15+00:00,[],None
745,https://github.com/saranicoly/dj-table-py.git,2022-10-07 17:13:10+00:00,,0,saranicoly/dj-table-py,547430906,Verilog,dj-table-py,49060,0,2022-10-17 12:55:45+00:00,[],None
746,https://github.com/Kyle-Venegas/FPGA-practice.git,2022-10-08 01:35:43+00:00,,0,Kyle-Venegas/FPGA-practice,547616635,Verilog,FPGA-practice,1026,0,2022-11-30 22:28:16+00:00,[],None
747,https://github.com/Choijh03/FPGA_NEXYS_A7_PROJECTS.git,2022-10-04 03:12:05+00:00,,0,Choijh03/FPGA_NEXYS_A7_PROJECTS,545248867,Verilog,FPGA_NEXYS_A7_PROJECTS,40435,0,2022-10-04 03:23:46+00:00,"['fpga', 'nexys-a7', 'verilog']",None
748,https://github.com/nqminh201/test_project.git,2022-10-07 11:26:13+00:00,Test for using opensource tools ,0,nqminh201/test_project,547249639,Verilog,test_project,2228,0,2022-10-07 11:29:05+00:00,[],https://api.github.com/licenses/apache-2.0
749,https://github.com/kingyeonsu/calculator.git,2022-10-06 07:47:30+00:00,calculator = simple_calculator + BCDtoFND,0,kingyeonsu/calculator,546516569,Verilog,calculator,7,0,2022-10-06 07:55:43+00:00,[],None
750,https://github.com/anthony7586/Advanced-Design-Using-Verilog.git,2022-10-07 03:11:12+00:00,,0,anthony7586/Advanced-Design-Using-Verilog,547031864,Verilog,Advanced-Design-Using-Verilog,2616,0,2023-05-28 19:07:42+00:00,[],None
751,https://github.com/horiaradu1/Processor-Microarchitecture.git,2022-10-08 12:30:01+00:00,"Designing a simple 16 bit microprocessor ""Stump""",0,horiaradu1/Processor-Microarchitecture,547854272,Verilog,Processor-Microarchitecture,104,0,2022-10-08 12:31:12+00:00,[],None
752,https://github.com/sergioge99/Verilog-32-bit-RISC-V-Processor.git,2022-10-22 14:39:05+00:00,RTL design of a pipelined 5-stage processor,0,sergioge99/Verilog-32-bit-RISC-V-Processor,555874717,Verilog,Verilog-32-bit-RISC-V-Processor,517,0,2023-01-25 09:55:21+00:00,[],None
753,https://github.com/kasunch/vlc-sync.git,2022-10-22 13:21:34+00:00,A Time Synchronisation System for Visible Light Communication Access Points,0,kasunch/vlc-sync,555846089,Verilog,vlc-sync,1530,0,2022-11-06 16:50:57+00:00,[],None
754,https://github.com/parnianf/Pipelined-MIPS-Processor.git,2022-10-05 15:03:02+00:00,"Design and implementation of a MIPS processor using pipeline, Computer Architecture Course (Spring 2021), University of Tehran ",0,parnianf/Pipelined-MIPS-Processor,546121795,Verilog,Pipelined-MIPS-Processor,640,0,2022-10-11 11:34:02+00:00,[],None
755,https://github.com/yeodowon/adder_subtractor.git,2022-10-06 01:06:13+00:00,,0,yeodowon/adder_subtractor,546366020,Verilog,adder_subtractor,4,0,2022-10-06 08:56:40+00:00,[],None
756,https://github.com/QuantamHD/fancy-chip-inc.git,2022-10-05 23:05:54+00:00,Fancy,0,QuantamHD/fancy-chip-inc,546329263,Verilog,fancy-chip-inc,2228,0,2022-10-05 23:06:07+00:00,[],https://api.github.com/licenses/apache-2.0
757,https://github.com/secretagent989/8bit_DualSlope_ADC.git,2022-10-08 06:02:02+00:00,,0,secretagent989/8bit_DualSlope_ADC,547703715,Verilog,8bit_DualSlope_ADC,218,0,2022-10-08 07:02:31+00:00,[],None
758,https://github.com/GohJW/EE2026-Project.git,2022-10-09 15:23:17+00:00,,0,GohJW/EE2026-Project,548442317,Verilog,EE2026-Project,118401,0,2023-09-06 22:35:14+00:00,[],None
759,https://github.com/aparveen8/8_bit_SRAM_using_mixed_signal.git,2022-10-08 13:39:27+00:00,,0,aparveen8/8_bit_SRAM_using_mixed_signal,547882615,Verilog,8_bit_SRAM_using_mixed_signal,1435,0,2022-10-08 19:49:24+00:00,[],None
760,https://github.com/shiang-hdu/verilog.git,2022-10-11 12:20:00+00:00,RTL coding,0,shiang-hdu/verilog,549586717,Verilog,verilog,2,0,2022-10-15 05:57:11+00:00,[],None
761,https://github.com/316415/FND_display_used_INT.git,2022-10-11 09:19:43+00:00,It's time counter that counts every 0.1s. And I use the interrupt. Design is made by Sequential Logic Circuit. ,0,316415/FND_display_used_INT,549497714,Verilog,FND_display_used_INT,8,0,2022-10-11 09:40:19+00:00,[],None
762,https://github.com/AdamHsu7086/Adaptive-Threshold-Engine.git,2022-10-11 13:36:46+00:00,,0,AdamHsu7086/Adaptive-Threshold-Engine,549627510,Verilog,Adaptive-Threshold-Engine,361,0,2022-10-11 13:38:39+00:00,[],None
763,https://github.com/sadikoglutaner/UART_HDL.git,2022-10-11 08:16:57+00:00,,0,sadikoglutaner/UART_HDL,549462920,Verilog,UART_HDL,8,0,2022-10-11 08:17:50+00:00,[],None
764,https://github.com/maizhouzi/HDLBits.git,2022-10-11 08:15:38+00:00,,0,maizhouzi/HDLBits,549462167,Verilog,HDLBits,8,0,2022-10-11 08:21:56+00:00,[],None
765,https://github.com/StellaVesperi/USTC_22fa_Digital-Circuits.git,2022-10-13 08:44:45+00:00,2022秋模拟与数字电路实验。,0,StellaVesperi/USTC_22fa_Digital-Circuits,550737516,Verilog,USTC_22fa_Digital-Circuits,39501,0,2023-04-04 05:45:48+00:00,[],None
766,https://github.com/AlessioMuzi/Progetto-RL.git,2022-10-07 12:25:05+00:00,"Progetto Reti Logiche, Università di Urbino ""Carlo Bo"", 2019\2020, Alessio Muzi - 299329",0,AlessioMuzi/Progetto-RL,547278804,Verilog,Progetto-RL,1008,0,2022-10-07 12:25:22+00:00,[],https://api.github.com/licenses/mit
767,https://github.com/Ananth-Ram123/ECEA_HDLTP.git,2022-10-07 15:33:09+00:00,,0,Ananth-Ram123/ECEA_HDLTP,547381085,Verilog,ECEA_HDLTP,223,0,2022-10-15 13:32:18+00:00,[],None
768,https://github.com/JiaqingZuo/Note.git,2022-10-13 02:34:18+00:00,,0,JiaqingZuo/Note,550590995,Verilog,Note,277,0,2023-02-24 06:55:40+00:00,[],None
769,https://github.com/osafune/cerasite_udp2neopixel.git,2022-10-12 16:00:23+00:00,,0,osafune/cerasite_udp2neopixel,550350252,Verilog,cerasite_udp2neopixel,235,0,2022-10-12 16:00:30+00:00,[],https://api.github.com/licenses/mit
770,https://github.com/jhKim32/FPGA_BCD_TO_FND.git,2022-10-07 01:46:51+00:00,"basys3 보드, Vivado 2020.1버전에서 Verilog를 이용한 BCD를 FND에 출력하는 코드",0,jhKim32/FPGA_BCD_TO_FND,547002153,Verilog,FPGA_BCD_TO_FND,11,0,2022-10-09 14:17:16+00:00,[],None
771,https://github.com/karthik-chittoor/3x2-multiplier.git,2022-10-08 06:55:47+00:00,,1,karthik-chittoor/3x2-multiplier,547722932,Verilog,3x2-multiplier,4,0,2022-10-08 07:01:41+00:00,[],None
772,https://github.com/harish36000/y86-64-Processor.git,2022-10-11 15:19:35+00:00,Implemented a y86-64 processor using Verilog HDL,0,harish36000/y86-64-Processor,549687237,Verilog,y86-64-Processor,1309,0,2022-10-11 15:22:39+00:00,[],None
773,https://github.com/Chigook/Upcounter-0-9999-.git,2022-10-11 08:36:52+00:00,verilog code를 이용한 Upcounter(0~9999) 4개 FND 이용,0,Chigook/Upcounter-0-9999-,549474042,Verilog,Upcounter-0-9999-,5,0,2022-10-11 08:37:40+00:00,[],None
774,https://github.com/Chigook/FSM_FAN.git,2022-10-14 09:49:07+00:00,verilog code를 이용한 선풍기,0,Chigook/FSM_FAN,551383870,Verilog,FSM_FAN,7,0,2022-10-14 09:49:42+00:00,[],None
775,https://github.com/MMeiiii/CCU_Digital_Design.git,2022-10-14 07:47:00+00:00,,0,MMeiiii/CCU_Digital_Design,551330207,Verilog,CCU_Digital_Design,39,0,2023-09-10 19:43:27+00:00,[],None
776,https://github.com/IngilizAdam/FPGA_Scientific_Calculator.git,2022-10-04 06:43:45+00:00,My project for Logic Circuit Design lecture,0,IngilizAdam/FPGA_Scientific_Calculator,545318260,Verilog,FPGA_Scientific_Calculator,36103,0,2022-10-04 06:51:50+00:00,[],None
777,https://github.com/abdulmannan05/Design-and-Implementation-of-Mixed-Signal-Circuit-2-1-MUX.git,2022-10-04 09:06:31+00:00,,0,abdulmannan05/Design-and-Implementation-of-Mixed-Signal-Circuit-2-1-MUX,545380730,Verilog,Design-and-Implementation-of-Mixed-Signal-Circuit-2-1-MUX,648,0,2022-10-04 11:52:36+00:00,[],https://api.github.com/licenses/gpl-3.0
778,https://github.com/XZH28/temp.git,2022-10-20 21:59:47+00:00,,0,XZH28/temp,555058546,Verilog,temp,1,0,2022-10-20 22:00:29+00:00,[],None
779,https://github.com/OnurCelebiii/FIR_Filter.git,2022-10-17 05:25:26+00:00,FIR_Filter,0,OnurCelebiii/FIR_Filter,552708308,Verilog,FIR_Filter,4,0,2022-10-17 05:26:05+00:00,[],None
780,https://github.com/sushmakakarla98/-7-Segment-Display-of-Hexadecimal-Numbers.git,2022-10-17 07:40:00+00:00,"Verilog code for the 7- Segment Display of Hexadecimal Number using any modelling style, run the code and verify  simulation results",0,sushmakakarla98/-7-Segment-Display-of-Hexadecimal-Numbers,552766142,Verilog,-7-Segment-Display-of-Hexadecimal-Numbers,1518,0,2022-10-17 07:58:43+00:00,[],None
781,https://github.com/NikitaKalashnikovIT/FPGA.git,2022-10-18 09:15:15+00:00,,0,NikitaKalashnikovIT/FPGA,553473633,Verilog,FPGA,27825,0,2022-10-18 11:09:53+00:00,[],None
782,https://github.com/iaTsomaia/memory_project_4152.git,2022-10-21 13:52:29+00:00,,0,iaTsomaia/memory_project_4152,555396775,Verilog,memory_project_4152,457,0,2022-10-21 14:01:49+00:00,[],None
783,https://github.com/Freesia810/Verilog-Module.git,2022-10-22 14:55:46+00:00,All module for Verilog,0,Freesia810/Verilog-Module,555881335,Verilog,Verilog-Module,37,0,2023-05-06 15:18:50+00:00,[],None
784,https://github.com/saramostafa2001/Up_Down_Counter.git,2022-10-08 20:25:59+00:00,Verilog,0,saramostafa2001/Up_Down_Counter,548043575,Verilog,Up_Down_Counter,35,0,2022-10-08 20:26:54+00:00,[],None
785,https://github.com/316415/BCDtoFND.git,2022-10-06 05:18:25+00:00,BCDtoFND verilog practice,0,316415/BCDtoFND,546453383,Verilog,BCDtoFND,5,0,2022-10-06 05:19:54+00:00,[],None
786,https://github.com/jefferyxu1/Multihat-Gaussian-Random-Number-Generator.git,2022-10-04 13:52:23+00:00,,0,jefferyxu1/Multihat-Gaussian-Random-Number-Generator,545509910,Verilog,Multihat-Gaussian-Random-Number-Generator,445,0,2023-01-17 07:57:54+00:00,[],None
787,https://github.com/MMN0208/Logic_Design_Project.git,2022-10-10 16:01:05+00:00,ALTERA Lab Exercises for Logic Design Project,0,MMN0208/Logic_Design_Project,549061086,Verilog,Logic_Design_Project,18996,0,2022-12-24 08:56:42+00:00,[],None
788,https://github.com/AmrMaged-H/DES-System.git,2022-10-10 20:37:30+00:00,,0,AmrMaged-H/DES-System,549198742,Verilog,DES-System,16,0,2022-10-10 20:38:06+00:00,[],None
789,https://github.com/kadirkoylu/hello_world.git,2022-10-10 20:54:30+00:00,first demo,0,kadirkoylu/hello_world,549205477,Verilog,hello_world,3,0,2022-10-10 20:55:50+00:00,[],None
790,https://github.com/Tim-Lu-cuhksz/mips-assembler.git,2022-10-19 06:37:15+00:00,MIPS language assembler and 5-pipelined cpu,0,Tim-Lu-cuhksz/mips-assembler,554038210,Verilog,mips-assembler,111,0,2023-04-21 03:45:50+00:00,[],None
