
*** Running vivado
    with args -log top.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source top.tcl -notrace


****** Vivado v2023.1 (64-bit)
  **** SW Build 3865809 on Sun May  7 15:04:56 MDT 2023
  **** IP Build 3864474 on Sun May  7 20:36:21 MDT 2023
  **** SharedData Build 3865790 on Sun May 07 13:33:03 MDT 2023
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

Sourcing tcl script '/home/kimth/.Xilinx/Vivado/Vivado_init.tcl'
source top.tcl -notrace
create_project: Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 2186.340 ; gain = 124.984 ; free physical = 74435 ; free virtual = 151512
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/home/kimth/tools/Xilinx/Vivado/2023.1/data/ip'.
Command: link_design -top top -part xc7z045ffg900-2
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Device 21-403] Loading part xc7z045ffg900-2
INFO: [Project 1-454] Reading design checkpoint '/home/kimth/bloominho/vivado/DMA_32bits/DMA_32bits.gen/sources_1/ip/floating_point_add/floating_point_add.dcp' for cell 'NDP_core0/ndp_unit_0/genblk3[0].genblk1[0].SYS_ARRAY/SYS_ARRAY/PEROW[0].PECOL[0].PE/adder'
INFO: [Project 1-454] Reading design checkpoint '/home/kimth/bloominho/vivado/DMA_32bits/DMA_32bits.gen/sources_1/ip/floating_point_mult/floating_point_mult.dcp' for cell 'NDP_core0/ndp_unit_0/genblk3[0].genblk1[0].SYS_ARRAY/SYS_ARRAY/PEROW[0].PECOL[0].PE/multiplier'
INFO: [Project 1-454] Reading design checkpoint '/home/kimth/bloominho/vivado/DMA_32bits/DMA_32bits.gen/sources_1/ip/bram/bram.dcp' for cell 'NDP_core0/scratch_pad0/genblk1[0].bram_x'
INFO: [Project 1-454] Reading design checkpoint '/home/kimth/bloominho/vivado/DMA_32bits/DMA_32bits.gen/sources_1/bd/system/ip/system_axis_data_fifo_0_0/system_axis_data_fifo_0_0.dcp' for cell 'system_wrapper0/system_i/axis_data_fifo_0'
INFO: [Project 1-454] Reading design checkpoint '/home/kimth/bloominho/vivado/DMA_32bits/DMA_32bits.gen/sources_1/bd/system/ip/system_axi_dma_0_0/system_axi_dma_0_0.dcp' for cell 'system_wrapper0/system_i/dma'
INFO: [Project 1-454] Reading design checkpoint '/home/kimth/bloominho/vivado/DMA_32bits/DMA_32bits.gen/sources_1/bd/system/ip/system_processing_system7_0_0/system_processing_system7_0_0.dcp' for cell 'system_wrapper0/system_i/processing_system7_0'
INFO: [Project 1-454] Reading design checkpoint '/home/kimth/bloominho/vivado/DMA_32bits/DMA_32bits.gen/sources_1/bd/system/ip/system_rst_ps7_0_50M_0/system_rst_ps7_0_50M_0.dcp' for cell 'system_wrapper0/system_i/rst_ps7_0_50M'
INFO: [Project 1-454] Reading design checkpoint '/home/kimth/bloominho/vivado/DMA_32bits/DMA_32bits.gen/sources_1/bd/system/ip/system_system_ila_0_0/system_system_ila_0_0.dcp' for cell 'system_wrapper0/system_i/system_ila_0'
INFO: [Project 1-454] Reading design checkpoint '/home/kimth/bloominho/vivado/DMA_32bits/DMA_32bits.gen/sources_1/bd/system/ip/system_system_ila_0_1/system_system_ila_0_1.dcp' for cell 'system_wrapper0/system_i/system_ila_1'
INFO: [Project 1-454] Reading design checkpoint '/home/kimth/bloominho/vivado/DMA_32bits/DMA_32bits.gen/sources_1/bd/system/ip/system_xbar_0/system_xbar_0.dcp' for cell 'system_wrapper0/system_i/axi_mem_intercon/xbar'
INFO: [Project 1-454] Reading design checkpoint '/home/kimth/bloominho/vivado/DMA_32bits/DMA_32bits.gen/sources_1/bd/system/ip/system_auto_pc_1/system_auto_pc_1.dcp' for cell 'system_wrapper0/system_i/axi_mem_intercon/m00_couplers/auto_pc'
INFO: [Project 1-454] Reading design checkpoint '/home/kimth/bloominho/vivado/DMA_32bits/DMA_32bits.gen/sources_1/bd/system/ip/system_auto_us_0/system_auto_us_0.dcp' for cell 'system_wrapper0/system_i/axi_mem_intercon/s00_couplers/auto_us'
INFO: [Project 1-454] Reading design checkpoint '/home/kimth/bloominho/vivado/DMA_32bits/DMA_32bits.gen/sources_1/bd/system/ip/system_auto_us_1/system_auto_us_1.dcp' for cell 'system_wrapper0/system_i/axi_mem_intercon/s01_couplers/auto_us'
INFO: [Project 1-454] Reading design checkpoint '/home/kimth/bloominho/vivado/DMA_32bits/DMA_32bits.gen/sources_1/bd/system/ip/system_auto_us_2/system_auto_us_2.dcp' for cell 'system_wrapper0/system_i/axi_mem_intercon/s02_couplers/auto_us'
INFO: [Project 1-454] Reading design checkpoint '/home/kimth/bloominho/vivado/DMA_32bits/DMA_32bits.gen/sources_1/bd/system/ip/system_auto_pc_0/system_auto_pc_0.dcp' for cell 'system_wrapper0/system_i/ps7_0_axi_periph/s00_couplers/auto_pc'
Netlist sorting complete. Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 3062.109 ; gain = 0.000 ; free physical = 73558 ; free virtual = 150635
INFO: [Netlist 29-17] Analyzing 10655 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2023.1
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Chipscope 16-324] Core: system_wrapper0/system_i/system_ila_0/inst/ila_lib UUID: 8f7e0bf6-edc8-5eb5-8679-50df98cedd58 
INFO: [Chipscope 16-324] Core: system_wrapper0/system_i/system_ila_1/inst/ila_lib UUID: 7006b8f4-524b-5198-8840-400ce1ca348f 
Parsing XDC File [/home/kimth/bloominho/vivado/DMA_32bits/DMA_32bits.gen/sources_1/bd/system/ip/system_processing_system7_0_0/system_processing_system7_0_0.xdc] for cell 'system_wrapper0/system_i/processing_system7_0/inst'
Finished Parsing XDC File [/home/kimth/bloominho/vivado/DMA_32bits/DMA_32bits.gen/sources_1/bd/system/ip/system_processing_system7_0_0/system_processing_system7_0_0.xdc] for cell 'system_wrapper0/system_i/processing_system7_0/inst'
Parsing XDC File [/home/kimth/bloominho/vivado/DMA_32bits/DMA_32bits.gen/sources_1/bd/system/ip/system_axi_dma_0_0/system_axi_dma_0_0.xdc] for cell 'system_wrapper0/system_i/dma/U0'
WARNING: [Vivado_Tcl 4-919] Waiver ID 'CDC-1' -from list should not be empty. [/home/kimth/bloominho/vivado/DMA_32bits/DMA_32bits.gen/sources_1/bd/system/ip/system_axi_dma_0_0/system_axi_dma_0_0.xdc:61]
Finished Parsing XDC File [/home/kimth/bloominho/vivado/DMA_32bits/DMA_32bits.gen/sources_1/bd/system/ip/system_axi_dma_0_0/system_axi_dma_0_0.xdc] for cell 'system_wrapper0/system_i/dma/U0'
Parsing XDC File [/home/kimth/bloominho/vivado/DMA_32bits/DMA_32bits.gen/sources_1/bd/system/ip/system_rst_ps7_0_50M_0/system_rst_ps7_0_50M_0_board.xdc] for cell 'system_wrapper0/system_i/rst_ps7_0_50M/U0'
Finished Parsing XDC File [/home/kimth/bloominho/vivado/DMA_32bits/DMA_32bits.gen/sources_1/bd/system/ip/system_rst_ps7_0_50M_0/system_rst_ps7_0_50M_0_board.xdc] for cell 'system_wrapper0/system_i/rst_ps7_0_50M/U0'
Parsing XDC File [/home/kimth/bloominho/vivado/DMA_32bits/DMA_32bits.gen/sources_1/bd/system/ip/system_rst_ps7_0_50M_0/system_rst_ps7_0_50M_0.xdc] for cell 'system_wrapper0/system_i/rst_ps7_0_50M/U0'
Finished Parsing XDC File [/home/kimth/bloominho/vivado/DMA_32bits/DMA_32bits.gen/sources_1/bd/system/ip/system_rst_ps7_0_50M_0/system_rst_ps7_0_50M_0.xdc] for cell 'system_wrapper0/system_i/rst_ps7_0_50M/U0'
Parsing XDC File [/home/kimth/bloominho/vivado/DMA_32bits/DMA_32bits.gen/sources_1/bd/system/ip/system_system_ila_0_0/bd_0/ip/ip_0/ila_v6_2/constraints/ila_impl.xdc] for cell 'system_wrapper0/system_i/system_ila_0/inst/ila_lib/inst'
Finished Parsing XDC File [/home/kimth/bloominho/vivado/DMA_32bits/DMA_32bits.gen/sources_1/bd/system/ip/system_system_ila_0_0/bd_0/ip/ip_0/ila_v6_2/constraints/ila_impl.xdc] for cell 'system_wrapper0/system_i/system_ila_0/inst/ila_lib/inst'
Parsing XDC File [/home/kimth/bloominho/vivado/DMA_32bits/DMA_32bits.gen/sources_1/bd/system/ip/system_system_ila_0_0/bd_0/ip/ip_0/ila_v6_2/constraints/ila.xdc] for cell 'system_wrapper0/system_i/system_ila_0/inst/ila_lib/inst'
Finished Parsing XDC File [/home/kimth/bloominho/vivado/DMA_32bits/DMA_32bits.gen/sources_1/bd/system/ip/system_system_ila_0_0/bd_0/ip/ip_0/ila_v6_2/constraints/ila.xdc] for cell 'system_wrapper0/system_i/system_ila_0/inst/ila_lib/inst'
Parsing XDC File [/home/kimth/bloominho/vivado/DMA_32bits/DMA_32bits.gen/sources_1/bd/system/ip/system_system_ila_0_1/bd_0/ip/ip_0/ila_v6_2/constraints/ila_impl.xdc] for cell 'system_wrapper0/system_i/system_ila_1/inst/ila_lib/inst'
Finished Parsing XDC File [/home/kimth/bloominho/vivado/DMA_32bits/DMA_32bits.gen/sources_1/bd/system/ip/system_system_ila_0_1/bd_0/ip/ip_0/ila_v6_2/constraints/ila_impl.xdc] for cell 'system_wrapper0/system_i/system_ila_1/inst/ila_lib/inst'
Parsing XDC File [/home/kimth/bloominho/vivado/DMA_32bits/DMA_32bits.gen/sources_1/bd/system/ip/system_system_ila_0_1/bd_0/ip/ip_0/ila_v6_2/constraints/ila.xdc] for cell 'system_wrapper0/system_i/system_ila_1/inst/ila_lib/inst'
Finished Parsing XDC File [/home/kimth/bloominho/vivado/DMA_32bits/DMA_32bits.gen/sources_1/bd/system/ip/system_system_ila_0_1/bd_0/ip/ip_0/ila_v6_2/constraints/ila.xdc] for cell 'system_wrapper0/system_i/system_ila_1/inst/ila_lib/inst'
Parsing XDC File [/home/kimth/bloominho/systolic_array/synth/zc706_r1.0.ucf.xdc]
WARNING: [Vivado 12-584] No ports matched 'SYSCLK_P'. [/home/kimth/bloominho/systolic_array/synth/zc706_r1.0.ucf.xdc:1]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/kimth/bloominho/systolic_array/synth/zc706_r1.0.ucf.xdc:1]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'SYSCLK_P'. [/home/kimth/bloominho/systolic_array/synth/zc706_r1.0.ucf.xdc:2]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/kimth/bloominho/systolic_array/synth/zc706_r1.0.ucf.xdc:2]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'SYSCLK_N'. [/home/kimth/bloominho/systolic_array/synth/zc706_r1.0.ucf.xdc:3]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/kimth/bloominho/systolic_array/synth/zc706_r1.0.ucf.xdc:3]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'SYSCLK_N'. [/home/kimth/bloominho/systolic_array/synth/zc706_r1.0.ucf.xdc:4]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/kimth/bloominho/systolic_array/synth/zc706_r1.0.ucf.xdc:4]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
Finished Parsing XDC File [/home/kimth/bloominho/systolic_array/synth/zc706_r1.0.ucf.xdc]
Parsing XDC File [/home/kimth/bloominho/vivado/DMA_32bits/DMA_32bits.gen/sources_1/bd/system/ip/system_axi_dma_0_0/system_axi_dma_0_0_clocks.xdc] for cell 'system_wrapper0/system_i/dma/U0'
Finished Parsing XDC File [/home/kimth/bloominho/vivado/DMA_32bits/DMA_32bits.gen/sources_1/bd/system/ip/system_axi_dma_0_0/system_axi_dma_0_0_clocks.xdc] for cell 'system_wrapper0/system_i/dma/U0'
Parsing XDC File [/home/kimth/bloominho/vivado/DMA_32bits/DMA_32bits.gen/sources_1/bd/system/ip/system_auto_us_0/system_auto_us_0_clocks.xdc] for cell 'system_wrapper0/system_i/axi_mem_intercon/s00_couplers/auto_us/inst'
Finished Parsing XDC File [/home/kimth/bloominho/vivado/DMA_32bits/DMA_32bits.gen/sources_1/bd/system/ip/system_auto_us_0/system_auto_us_0_clocks.xdc] for cell 'system_wrapper0/system_i/axi_mem_intercon/s00_couplers/auto_us/inst'
Parsing XDC File [/home/kimth/bloominho/vivado/DMA_32bits/DMA_32bits.gen/sources_1/bd/system/ip/system_auto_us_1/system_auto_us_1_clocks.xdc] for cell 'system_wrapper0/system_i/axi_mem_intercon/s01_couplers/auto_us/inst'
Finished Parsing XDC File [/home/kimth/bloominho/vivado/DMA_32bits/DMA_32bits.gen/sources_1/bd/system/ip/system_auto_us_1/system_auto_us_1_clocks.xdc] for cell 'system_wrapper0/system_i/axi_mem_intercon/s01_couplers/auto_us/inst'
Parsing XDC File [/home/kimth/bloominho/vivado/DMA_32bits/DMA_32bits.gen/sources_1/bd/system/ip/system_auto_us_2/system_auto_us_2_clocks.xdc] for cell 'system_wrapper0/system_i/axi_mem_intercon/s02_couplers/auto_us/inst'
Finished Parsing XDC File [/home/kimth/bloominho/vivado/DMA_32bits/DMA_32bits.gen/sources_1/bd/system/ip/system_auto_us_2/system_auto_us_2_clocks.xdc] for cell 'system_wrapper0/system_i/axi_mem_intercon/s02_couplers/auto_us/inst'
INFO: [Project 1-1714] 8 XPM XDC files have been applied to the design.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00.07 ; elapsed = 00:00:00.09 . Memory (MB): peak = 3640.707 ; gain = 0.000 ; free physical = 73237 ; free virtual = 150314
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 3069 instances were transformed.
  CFGLUT5 => CFGLUT5 (SRL16E, SRLC32E): 1272 instances
  LUT6_2 => LUT6_2 (LUT5, LUT6): 1792 instances
  RAM32M => RAM32M (RAMD32(x6), RAMS32(x2)): 4 instances
  RAM32X1D => RAM32X1D (RAMD32(x2)): 1 instance 

28 Infos, 5 Warnings, 4 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:01:04 ; elapsed = 00:01:04 . Memory (MB): peak = 3640.707 ; gain = 1346.082 ; free physical = 73237 ; free virtual = 150314
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z045'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z045'
INFO: [Common 17-86] Your Implementation license expires in 26 day(s)
INFO: [Common 17-1540] The version limit for your license is '2024.05' and has expired for new software. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for new releases.
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:03 ; elapsed = 00:00:01 . Memory (MB): peak = 3640.707 ; gain = 0.000 ; free physical = 73216 ; free virtual = 150293

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 1a87b7dcf

Time (s): cpu = 00:01:13 ; elapsed = 00:00:18 . Memory (MB): peak = 4630.090 ; gain = 989.383 ; free physical = 72132 ; free virtual = 149209

Starting Logic Optimization Task

Phase 1 Generate And Synthesize Debug Cores
INFO: [Chipscope 16-329] Generating Script for core instance : dbg_hub 
INFO: [IP_Flow 19-3806] Processing IP xilinx.com:ip:xsdbm:3.0 for cell dbg_hub_CV.
INFO: [Chipscope 16-469] Using cached IP synthesis design for IP xilinx.com:ip:xsdbm:3.0, cache-ID = ebc612eee8e0fab8.
get_clocks: Time (s): cpu = 00:01:09 ; elapsed = 00:00:11 . Memory (MB): peak = 4951.672 ; gain = 0.000 ; free physical = 71786 ; free virtual = 148866
Netlist sorting complete. Time (s): cpu = 00:00:00.1 ; elapsed = 00:00:00.1 . Memory (MB): peak = 4951.672 ; gain = 0.000 ; free physical = 71786 ; free virtual = 148866
Phase 1 Generate And Synthesize Debug Cores | Checksum: 82933607

Time (s): cpu = 00:01:33 ; elapsed = 00:00:45 . Memory (MB): peak = 4951.672 ; gain = 19.844 ; free physical = 71786 ; free virtual = 148866

Phase 2 Retarget
INFO: [Opt 31-1566] Pulled 13 inverters resulting in an inversion of 95 pins
INFO: [Opt 31-138] Pushed 260 inverter(s) to 1544 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 2 Retarget | Checksum: a5f66286

Time (s): cpu = 00:01:46 ; elapsed = 00:00:53 . Memory (MB): peak = 4951.672 ; gain = 19.844 ; free physical = 71626 ; free virtual = 148707
INFO: [Opt 31-389] Phase Retarget created 6428 cells and removed 7035 cells
INFO: [Opt 31-1021] In phase Retarget, 111 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 3 Constant propagation
INFO: [Opt 31-138] Pushed 6 inverter(s) to 13 load pin(s).
Phase 3 Constant propagation | Checksum: 133baf32d

Time (s): cpu = 00:01:49 ; elapsed = 00:00:56 . Memory (MB): peak = 4951.672 ; gain = 19.844 ; free physical = 71338 ; free virtual = 148419
INFO: [Opt 31-389] Phase Constant propagation created 1761 cells and removed 3662 cells
INFO: [Opt 31-1021] In phase Constant propagation, 79 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 4 Sweep
Phase 4 Sweep | Checksum: d4e529d2

Time (s): cpu = 00:01:56 ; elapsed = 00:01:03 . Memory (MB): peak = 4951.672 ; gain = 19.844 ; free physical = 71401 ; free virtual = 148482
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 1409 cells
INFO: [Opt 31-1021] In phase Sweep, 3752 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 5 BUFG optimization
Phase 5 BUFG optimization | Checksum: d4e529d2

Time (s): cpu = 00:01:59 ; elapsed = 00:01:05 . Memory (MB): peak = 4983.688 ; gain = 51.859 ; free physical = 71401 ; free virtual = 148481
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 6 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 6 Shift Register Optimization | Checksum: 16ce6c760

Time (s): cpu = 00:02:02 ; elapsed = 00:01:07 . Memory (MB): peak = 4983.688 ; gain = 51.859 ; free physical = 71403 ; free virtual = 148483
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 7 Post Processing Netlist
Phase 7 Post Processing Netlist | Checksum: 1042f7f4a

Time (s): cpu = 00:02:02 ; elapsed = 00:01:07 . Memory (MB): peak = 4983.688 ; gain = 51.859 ; free physical = 71401 ; free virtual = 148481
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
INFO: [Opt 31-1021] In phase Post Processing Netlist, 93 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |            6428  |            7035  |                                            111  |
|  Constant propagation         |            1761  |            3662  |                                             79  |
|  Sweep                        |               0  |            1409  |                                           3752  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                             93  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:00.23 ; elapsed = 00:00:00.22 . Memory (MB): peak = 4983.688 ; gain = 0.000 ; free physical = 71402 ; free virtual = 148482
Ending Logic Optimization Task | Checksum: 14062d98c

Time (s): cpu = 00:02:03 ; elapsed = 00:01:08 . Memory (MB): peak = 4983.688 ; gain = 51.859 ; free physical = 71402 ; free virtual = 148482

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 34 BRAM(s) out of a total of 106 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 34 WE to EN ports
Number of BRAM Ports augmented: 74 newly gated: 35 Total Ports: 212
Ending PowerOpt Patch Enables Task | Checksum: 14ab6d45c

Time (s): cpu = 00:00:00.99 ; elapsed = 00:00:00.96 . Memory (MB): peak = 5509.668 ; gain = 0.000 ; free physical = 71250 ; free virtual = 148330
Ending Power Optimization Task | Checksum: 14ab6d45c

Time (s): cpu = 00:01:00 ; elapsed = 00:00:18 . Memory (MB): peak = 5509.668 ; gain = 525.980 ; free physical = 71251 ; free virtual = 148331

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 14ab6d45c

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.02 . Memory (MB): peak = 5509.668 ; gain = 0.000 ; free physical = 71250 ; free virtual = 148331

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00.08 ; elapsed = 00:00:00.07 . Memory (MB): peak = 5509.668 ; gain = 0.000 ; free physical = 71251 ; free virtual = 148331
Ending Netlist Obfuscation Task | Checksum: a167b19d

Time (s): cpu = 00:00:00.09 ; elapsed = 00:00:00.09 . Memory (MB): peak = 5509.668 ; gain = 0.000 ; free physical = 71251 ; free virtual = 148331
INFO: [Common 17-83] Releasing license: Implementation
63 Infos, 5 Warnings, 4 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:04:21 ; elapsed = 00:01:48 . Memory (MB): peak = 5509.668 ; gain = 1868.961 ; free physical = 71251 ; free virtual = 148331
INFO: [runtcl-4] Executing : report_drc -file top_drc_opted.rpt -pb top_drc_opted.pb -rpx top_drc_opted.rpx
Command: report_drc -file top_drc_opted.rpt -pb top_drc_opted.pb -rpx top_drc_opted.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file /home/kimth/bloominho/vivado/DMA_32bits/DMA_32bits.runs/impl_1/top_drc_opted.rpt.
report_drc completed successfully
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.35 . Memory (MB): peak = 5525.672 ; gain = 0.000 ; free physical = 71213 ; free virtual = 148326
INFO: [Common 17-1381] The checkpoint '/home/kimth/bloominho/vivado/DMA_32bits/DMA_32bits.runs/impl_1/top_opt.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:37 ; elapsed = 00:00:22 . Memory (MB): peak = 5525.672 ; gain = 0.000 ; free physical = 71184 ; free virtual = 148325
INFO: [Chipscope 16-240] Debug cores have already been implemented
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z045'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z045'
INFO: [Common 17-86] Your Implementation license expires in 26 day(s)
INFO: [Common 17-1540] The version limit for your license is '2024.05' and has expired for new software. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for new releases.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors, 21 Warnings
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 8 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.07 . Memory (MB): peak = 5525.672 ; gain = 0.000 ; free physical = 71182 ; free virtual = 148323
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 838b6fca

Time (s): cpu = 00:00:00.09 ; elapsed = 00:00:00.1 . Memory (MB): peak = 5525.672 ; gain = 0.000 ; free physical = 71182 ; free virtual = 148323
Netlist sorting complete. Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.06 . Memory (MB): peak = 5525.672 ; gain = 0.000 ; free physical = 71182 ; free virtual = 148323

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: e47f5310

Time (s): cpu = 00:00:10 ; elapsed = 00:00:06 . Memory (MB): peak = 5525.672 ; gain = 0.000 ; free physical = 71182 ; free virtual = 148322

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 19fcb43b4

Time (s): cpu = 00:00:41 ; elapsed = 00:00:20 . Memory (MB): peak = 5525.672 ; gain = 0.000 ; free physical = 71112 ; free virtual = 148252

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 19fcb43b4

Time (s): cpu = 00:00:41 ; elapsed = 00:00:20 . Memory (MB): peak = 5525.672 ; gain = 0.000 ; free physical = 71112 ; free virtual = 148252
Phase 1 Placer Initialization | Checksum: 19fcb43b4

Time (s): cpu = 00:00:41 ; elapsed = 00:00:21 . Memory (MB): peak = 5525.672 ; gain = 0.000 ; free physical = 71113 ; free virtual = 148253

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 1865e8dc1

Time (s): cpu = 00:00:49 ; elapsed = 00:00:23 . Memory (MB): peak = 5525.672 ; gain = 0.000 ; free physical = 71107 ; free virtual = 148248

Phase 2.2 Update Timing before SLR Path Opt
Phase 2.2 Update Timing before SLR Path Opt | Checksum: 1b76563ab

Time (s): cpu = 00:00:52 ; elapsed = 00:00:24 . Memory (MB): peak = 5525.672 ; gain = 0.000 ; free physical = 71107 ; free virtual = 148248

Phase 2.3 Post-Processing in Floorplanning
Phase 2.3 Post-Processing in Floorplanning | Checksum: 1b76563ab

Time (s): cpu = 00:00:52 ; elapsed = 00:00:24 . Memory (MB): peak = 5525.672 ; gain = 0.000 ; free physical = 71109 ; free virtual = 148250

Phase 2.4 Global Placement Core

Phase 2.4.1 UpdateTiming Before Physical Synthesis
Phase 2.4.1 UpdateTiming Before Physical Synthesis | Checksum: 202d48da1

Time (s): cpu = 00:02:03 ; elapsed = 00:00:51 . Memory (MB): peak = 5525.672 ; gain = 0.000 ; free physical = 71114 ; free virtual = 148255

Phase 2.4.2 Physical Synthesis In Placer
INFO: [Physopt 32-1035] Found 0 LUTNM shape to break, 9059 LUT instances to create LUTNM shape
INFO: [Physopt 32-1044] Break lutnm for timing: one critical 0, two critical 0, total 0, new lutff created 0
INFO: [Physopt 32-1138] End 1 Pass. Optimized 4337 nets or LUTs. Breaked 0 LUT, combined 4337 existing LUTs and moved 0 existing LUT
INFO: [Physopt 32-1132] Very high fanout net 'system_wrapper0/system_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[1].mu_srl_reg/shift_en_o' is not considered as a candidate in VHFN optimzation. The fanout considered for this optimization is changed from 1041 to 530 due to a timing constraint that prevent optimization on all of the loads. To force replication, set the FORCE_MAX_FANOUT property on the net to a number less than 530.
INFO: [Physopt 32-1132] Very high fanout net 'system_wrapper0/system_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[8].mu_srl_reg/shift_en_o' is not considered as a candidate in VHFN optimzation. The fanout considered for this optimization is changed from 1041 to 530 due to a timing constraint that prevent optimization on all of the loads. To force replication, set the FORCE_MAX_FANOUT property on the net to a number less than 530.
INFO: [Physopt 32-76] Pass 1. Identified 1 candidate net for fanout optimization.
INFO: [Physopt 32-81] Processed net NDP_core0/m_axis_taddr_reg_n_0_[5]. Replicated 7 times.
INFO: [Physopt 32-232] Optimized 1 net. Created 7 new instances.
INFO: [Physopt 32-775] End 1 Pass. Optimized 1 net or cell. Created 7 new cells, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00.07 ; elapsed = 00:00:00.07 . Memory (MB): peak = 5525.672 ; gain = 0.000 ; free physical = 71116 ; free virtual = 148256
INFO: [Physopt 32-670] No setup violation found.  DSP Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register to Pipeline Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  BRAM Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  URAM Register Optimization was not performed.
INFO: [Physopt 32-949] No candidate nets found for dynamic/static region interface net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.05 . Memory (MB): peak = 5525.672 ; gain = 0.000 ; free physical = 71116 ; free virtual = 148256

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                                     |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  LUT Combining                                    |            0  |           4337  |                  4337  |           0  |           1  |  00:00:03  |
|  Retime                                           |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Very High Fanout                                 |            7  |              0  |                     1  |           0  |           1  |  00:00:01  |
|  DSP Register                                     |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register to Pipeline                       |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register                                   |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  BRAM Register                                    |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  URAM Register                                    |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Dynamic/Static Region Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                                            |            7  |           4337  |                  4338  |           0  |           4  |  00:00:04  |
-----------------------------------------------------------------------------------------------------------------------------------------------------------


Phase 2.4.2 Physical Synthesis In Placer | Checksum: 165339a3e

Time (s): cpu = 00:02:13 ; elapsed = 00:00:58 . Memory (MB): peak = 5525.672 ; gain = 0.000 ; free physical = 71115 ; free virtual = 148256
Phase 2.4 Global Placement Core | Checksum: 1252b6452

Time (s): cpu = 00:02:19 ; elapsed = 00:01:01 . Memory (MB): peak = 5525.672 ; gain = 0.000 ; free physical = 71117 ; free virtual = 148257
Phase 2 Global Placement | Checksum: 1252b6452

Time (s): cpu = 00:02:19 ; elapsed = 00:01:01 . Memory (MB): peak = 5525.672 ; gain = 0.000 ; free physical = 71117 ; free virtual = 148257

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: e3b94c46

Time (s): cpu = 00:02:22 ; elapsed = 00:01:03 . Memory (MB): peak = 5525.672 ; gain = 0.000 ; free physical = 71117 ; free virtual = 148257

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 807633c7

Time (s): cpu = 00:02:32 ; elapsed = 00:01:08 . Memory (MB): peak = 5525.672 ; gain = 0.000 ; free physical = 71115 ; free virtual = 148256

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: a71e5964

Time (s): cpu = 00:02:33 ; elapsed = 00:01:09 . Memory (MB): peak = 5525.672 ; gain = 0.000 ; free physical = 71116 ; free virtual = 148256

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: df50346d

Time (s): cpu = 00:02:34 ; elapsed = 00:01:09 . Memory (MB): peak = 5525.672 ; gain = 0.000 ; free physical = 71116 ; free virtual = 148256

Phase 3.5 Small Shape Detail Placement

Phase 3.5.1 Place Remaining
Phase 3.5.1 Place Remaining | Checksum: 18914c11e

Time (s): cpu = 00:02:54 ; elapsed = 00:01:28 . Memory (MB): peak = 5525.672 ; gain = 0.000 ; free physical = 71119 ; free virtual = 148259
Phase 3.5 Small Shape Detail Placement | Checksum: 18914c11e

Time (s): cpu = 00:02:55 ; elapsed = 00:01:29 . Memory (MB): peak = 5525.672 ; gain = 0.000 ; free physical = 71119 ; free virtual = 148260

Phase 3.6 Re-assign LUT pins
Phase 3.6 Re-assign LUT pins | Checksum: 16935f804

Time (s): cpu = 00:02:58 ; elapsed = 00:01:32 . Memory (MB): peak = 5525.672 ; gain = 0.000 ; free physical = 71120 ; free virtual = 148260

Phase 3.7 Pipeline Register Optimization
Phase 3.7 Pipeline Register Optimization | Checksum: 101ba1d3b

Time (s): cpu = 00:02:59 ; elapsed = 00:01:33 . Memory (MB): peak = 5525.672 ; gain = 0.000 ; free physical = 71120 ; free virtual = 148260
Phase 3 Detail Placement | Checksum: 101ba1d3b

Time (s): cpu = 00:02:59 ; elapsed = 00:01:34 . Memory (MB): peak = 5525.672 ; gain = 0.000 ; free physical = 71120 ; free virtual = 148260

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 17658c3ff

Phase 4.1.1.1 BUFG Insertion

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 8 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=0.979 | TNS=0.000 |
Phase 1 Physical Synthesis Initialization | Checksum: 1b090fec9

Time (s): cpu = 00:00:06 ; elapsed = 00:00:02 . Memory (MB): peak = 5525.672 ; gain = 0.000 ; free physical = 71280 ; free virtual = 148420
INFO: [Place 46-33] Processed net NDP_core0/NDP_unit_reset, BUFG insertion was skipped due to placement/routing conflicts.
INFO: [Place 46-56] BUFG insertion identified 1 candidate nets. Inserted BUFG: 0, Replicated BUFG Driver: 0, Skipped due to Placement/Routing Conflicts: 1, Skipped due to Timing Degradation: 0, Skipped due to netlist editing failed: 0.
Ending Physical Synthesis Task | Checksum: 1b090fec9

Time (s): cpu = 00:00:09 ; elapsed = 00:00:05 . Memory (MB): peak = 5525.672 ; gain = 0.000 ; free physical = 71275 ; free virtual = 148416
Phase 4.1.1.1 BUFG Insertion | Checksum: 17658c3ff

Time (s): cpu = 00:03:49 ; elapsed = 00:01:52 . Memory (MB): peak = 5525.672 ; gain = 0.000 ; free physical = 71276 ; free virtual = 148417

Phase 4.1.1.2 Post Placement Timing Optimization
INFO: [Place 30-746] Post Placement Timing Summary WNS=0.979. For the most accurate timing information please run report_timing.
Phase 4.1.1.2 Post Placement Timing Optimization | Checksum: 17c97db46

Time (s): cpu = 00:03:50 ; elapsed = 00:01:53 . Memory (MB): peak = 5525.672 ; gain = 0.000 ; free physical = 71276 ; free virtual = 148417

Time (s): cpu = 00:03:50 ; elapsed = 00:01:53 . Memory (MB): peak = 5525.672 ; gain = 0.000 ; free physical = 71276 ; free virtual = 148417
Phase 4.1 Post Commit Optimization | Checksum: 17c97db46

Time (s): cpu = 00:03:51 ; elapsed = 00:01:53 . Memory (MB): peak = 5525.672 ; gain = 0.000 ; free physical = 71276 ; free virtual = 148417

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 17c97db46

Time (s): cpu = 00:03:52 ; elapsed = 00:01:54 . Memory (MB): peak = 5525.672 ; gain = 0.000 ; free physical = 71276 ; free virtual = 148416

Phase 4.3 Placer Reporting

Phase 4.3.1 Print Estimated Congestion
INFO: [Place 30-612] Post-Placement Estimated Congestion 
 ____________________________________________________
|           | Global Congestion | Short Congestion  |
| Direction | Region Size       | Region Size       |
|___________|___________________|___________________|
|      North|                1x1|                4x4|
|___________|___________________|___________________|
|      South|                1x1|                4x4|
|___________|___________________|___________________|
|       East|                1x1|                2x2|
|___________|___________________|___________________|
|       West|                1x1|                2x2|
|___________|___________________|___________________|

Phase 4.3.1 Print Estimated Congestion | Checksum: 17c97db46

Time (s): cpu = 00:03:52 ; elapsed = 00:01:55 . Memory (MB): peak = 5525.672 ; gain = 0.000 ; free physical = 71276 ; free virtual = 148416
Phase 4.3 Placer Reporting | Checksum: 17c97db46

Time (s): cpu = 00:03:53 ; elapsed = 00:01:56 . Memory (MB): peak = 5525.672 ; gain = 0.000 ; free physical = 71276 ; free virtual = 148416

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.05 . Memory (MB): peak = 5525.672 ; gain = 0.000 ; free physical = 71276 ; free virtual = 148417

Time (s): cpu = 00:03:53 ; elapsed = 00:01:56 . Memory (MB): peak = 5525.672 ; gain = 0.000 ; free physical = 71276 ; free virtual = 148417
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 1adef4898

Time (s): cpu = 00:03:54 ; elapsed = 00:01:56 . Memory (MB): peak = 5525.672 ; gain = 0.000 ; free physical = 71276 ; free virtual = 148417
Ending Placer Task | Checksum: 16b69e72f

Time (s): cpu = 00:03:54 ; elapsed = 00:01:57 . Memory (MB): peak = 5525.672 ; gain = 0.000 ; free physical = 71276 ; free virtual = 148417
INFO: [Common 17-83] Releasing license: Implementation
105 Infos, 5 Warnings, 4 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:04:01 ; elapsed = 00:02:00 . Memory (MB): peak = 5525.672 ; gain = 0.000 ; free physical = 71276 ; free virtual = 148416
INFO: [runtcl-4] Executing : report_io -file top_io_placed.rpt
report_io: Time (s): cpu = 00:00:00.16 ; elapsed = 00:00:00.3 . Memory (MB): peak = 5525.672 ; gain = 0.000 ; free physical = 71275 ; free virtual = 148416
INFO: [runtcl-4] Executing : report_utilization -file top_utilization_placed.rpt -pb top_utilization_placed.pb
INFO: [runtcl-4] Executing : report_control_sets -verbose -file top_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00.22 ; elapsed = 00:00:00.35 . Memory (MB): peak = 5525.672 ; gain = 0.000 ; free physical = 71274 ; free virtual = 148416
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:28 ; elapsed = 00:00:11 . Memory (MB): peak = 5525.672 ; gain = 0.000 ; free physical = 71082 ; free virtual = 148413
INFO: [Common 17-1381] The checkpoint '/home/kimth/bloominho/vivado/DMA_32bits/DMA_32bits.runs/impl_1/top_placed.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:45 ; elapsed = 00:00:22 . Memory (MB): peak = 5525.672 ; gain = 0.000 ; free physical = 71211 ; free virtual = 148415
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z045'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z045'
INFO: [Common 17-86] Your Implementation license expires in 26 day(s)
INFO: [Common 17-1540] The version limit for your license is '2024.05' and has expired for new software. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for new releases.

Starting Initial Update Timing Task

Time (s): cpu = 00:00:26 ; elapsed = 00:00:09 . Memory (MB): peak = 5525.672 ; gain = 0.000 ; free physical = 71210 ; free virtual = 148414
INFO: [Vivado_Tcl 4-383] Design worst setup slack (WNS) is greater than or equal to 0.000 ns. Skipping all physical synthesis optimizations.
INFO: [Vivado_Tcl 4-232] No setup violation found. The netlist was not modified.
INFO: [Common 17-83] Releasing license: Implementation
116 Infos, 5 Warnings, 4 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
phys_opt_design: Time (s): cpu = 00:00:27 ; elapsed = 00:00:10 . Memory (MB): peak = 5525.672 ; gain = 0.000 ; free physical = 71210 ; free virtual = 148414
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:30 ; elapsed = 00:00:12 . Memory (MB): peak = 5525.672 ; gain = 0.000 ; free physical = 71013 ; free virtual = 148408
INFO: [Common 17-1381] The checkpoint '/home/kimth/bloominho/vivado/DMA_32bits/DMA_32bits.runs/impl_1/top_physopt.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:37 ; elapsed = 00:00:19 . Memory (MB): peak = 5525.672 ; gain = 0.000 ; free physical = 71145 ; free virtual = 148412
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z045'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z045'
INFO: [Common 17-86] Your Implementation license expires in 26 day(s)
INFO: [Common 17-1540] The version limit for your license is '2024.05' and has expired for new software. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for new releases.
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs

Phase 1 Build RT Design
Checksum: PlaceDB: c9ae1d8a ConstDB: 0 ShapeSum: a1bbc9a5 RouteDB: 0
Post Restoration Checksum: NetGraph: c3c8c642 | NumContArr: 961ef0fc | Constraints: 190a55ad | Timing: 0
Phase 1 Build RT Design | Checksum: 172f20ceb

Time (s): cpu = 00:01:32 ; elapsed = 00:00:56 . Memory (MB): peak = 5525.672 ; gain = 0.000 ; free physical = 70944 ; free virtual = 148210

Phase 2 Router Initialization

Phase 2.1 Fix Topology Constraints
Phase 2.1 Fix Topology Constraints | Checksum: 172f20ceb

Time (s): cpu = 00:01:33 ; elapsed = 00:00:57 . Memory (MB): peak = 5525.672 ; gain = 0.000 ; free physical = 70940 ; free virtual = 148207

Phase 2.2 Pre Route Cleanup
Phase 2.2 Pre Route Cleanup | Checksum: 172f20ceb

Time (s): cpu = 00:01:34 ; elapsed = 00:00:58 . Memory (MB): peak = 5525.672 ; gain = 0.000 ; free physical = 70941 ; free virtual = 148207
 Number of Nodes with overlaps = 0

Phase 2.3 Update Timing
Phase 2.3 Update Timing | Checksum: 160e2ef68

Time (s): cpu = 00:02:24 ; elapsed = 00:01:18 . Memory (MB): peak = 5619.465 ; gain = 93.793 ; free physical = 70837 ; free virtual = 148104
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.996  | TNS=0.000  | WHS=-0.319 | THS=-984.956|


Phase 2.4 Update Timing for Bus Skew

Phase 2.4.1 Update Timing
Phase 2.4.1 Update Timing | Checksum: 15b6bc013

Time (s): cpu = 00:02:54 ; elapsed = 00:01:26 . Memory (MB): peak = 5631.465 ; gain = 105.793 ; free physical = 70825 ; free virtual = 148091
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.996  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 2.4 Update Timing for Bus Skew | Checksum: 1ba8b06e9

Time (s): cpu = 00:02:54 ; elapsed = 00:01:26 . Memory (MB): peak = 5631.465 ; gain = 105.793 ; free physical = 70824 ; free virtual = 148091

Router Utilization Summary
  Global Vertical Routing Utilization    = 0 %
  Global Horizontal Routing Utilization  = 0 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 101096
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 101095
  Number of Partially Routed Nets     = 1
  Number of Node Overlaps             = 0

Phase 2 Router Initialization | Checksum: 20e7c54d5

Time (s): cpu = 00:02:57 ; elapsed = 00:01:27 . Memory (MB): peak = 5643.465 ; gain = 117.793 ; free physical = 70812 ; free virtual = 148079

Phase 3 Initial Routing

Phase 3.1 Global Routing
Phase 3.1 Global Routing | Checksum: 20e7c54d5

Time (s): cpu = 00:02:57 ; elapsed = 00:01:27 . Memory (MB): peak = 5643.465 ; gain = 117.793 ; free physical = 70812 ; free virtual = 148079
Phase 3 Initial Routing | Checksum: 1025fce8e

Time (s): cpu = 00:03:17 ; elapsed = 00:01:33 . Memory (MB): peak = 5659.480 ; gain = 133.809 ; free physical = 70797 ; free virtual = 148063

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 5069
 Number of Nodes with overlaps = 28
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.884  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: bd976f36

Time (s): cpu = 00:04:05 ; elapsed = 00:01:52 . Memory (MB): peak = 5659.480 ; gain = 133.809 ; free physical = 70793 ; free virtual = 148060
Phase 4 Rip-up And Reroute | Checksum: bd976f36

Time (s): cpu = 00:04:05 ; elapsed = 00:01:52 . Memory (MB): peak = 5659.480 ; gain = 133.809 ; free physical = 70793 ; free virtual = 148060

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp
Phase 5.1 Delay CleanUp | Checksum: bd976f36

Time (s): cpu = 00:04:06 ; elapsed = 00:01:53 . Memory (MB): peak = 5659.480 ; gain = 133.809 ; free physical = 70793 ; free virtual = 148060

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: bd976f36

Time (s): cpu = 00:04:06 ; elapsed = 00:01:53 . Memory (MB): peak = 5659.480 ; gain = 133.809 ; free physical = 70793 ; free virtual = 148060
Phase 5 Delay and Skew Optimization | Checksum: bd976f36

Time (s): cpu = 00:04:07 ; elapsed = 00:01:53 . Memory (MB): peak = 5659.480 ; gain = 133.809 ; free physical = 70793 ; free virtual = 148060

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 13ce98473

Time (s): cpu = 00:04:15 ; elapsed = 00:01:56 . Memory (MB): peak = 5659.480 ; gain = 133.809 ; free physical = 70791 ; free virtual = 148057
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.884  | TNS=0.000  | WHS=0.046  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: f446ce22

Time (s): cpu = 00:04:16 ; elapsed = 00:01:57 . Memory (MB): peak = 5659.480 ; gain = 133.809 ; free physical = 70791 ; free virtual = 148058
Phase 6 Post Hold Fix | Checksum: f446ce22

Time (s): cpu = 00:04:16 ; elapsed = 00:01:57 . Memory (MB): peak = 5659.480 ; gain = 133.809 ; free physical = 70791 ; free virtual = 148057

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 8.55548 %
  Global Horizontal Routing Utilization  = 9.72339 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: f446ce22

Time (s): cpu = 00:04:18 ; elapsed = 00:01:57 . Memory (MB): peak = 5659.480 ; gain = 133.809 ; free physical = 70791 ; free virtual = 148057

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: f446ce22

Time (s): cpu = 00:04:18 ; elapsed = 00:01:58 . Memory (MB): peak = 5659.480 ; gain = 133.809 ; free physical = 70791 ; free virtual = 148057

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 142e7fb14

Time (s): cpu = 00:04:26 ; elapsed = 00:02:03 . Memory (MB): peak = 5659.480 ; gain = 133.809 ; free physical = 70791 ; free virtual = 148058

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=0.884  | TNS=0.000  | WHS=0.046  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 10 Post Router Timing | Checksum: 142e7fb14

Time (s): cpu = 00:04:34 ; elapsed = 00:02:06 . Memory (MB): peak = 5659.480 ; gain = 133.809 ; free physical = 70792 ; free virtual = 148059
INFO: [Route 35-16] Router Completed Successfully

Phase 11 Post-Route Event Processing
Phase 11 Post-Route Event Processing | Checksum: e8cc4b81

Time (s): cpu = 00:04:36 ; elapsed = 00:02:08 . Memory (MB): peak = 5659.480 ; gain = 133.809 ; free physical = 70793 ; free virtual = 148059

Time (s): cpu = 00:04:36 ; elapsed = 00:02:08 . Memory (MB): peak = 5659.480 ; gain = 133.809 ; free physical = 70793 ; free virtual = 148059

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
133 Infos, 5 Warnings, 4 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:04:47 ; elapsed = 00:02:14 . Memory (MB): peak = 5678.453 ; gain = 152.781 ; free physical = 70793 ; free virtual = 148060
INFO: [runtcl-4] Executing : report_drc -file top_drc_routed.rpt -pb top_drc_routed.pb -rpx top_drc_routed.rpx
Command: report_drc -file top_drc_routed.rpt -pb top_drc_routed.pb -rpx top_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file /home/kimth/bloominho/vivado/DMA_32bits/DMA_32bits.runs/impl_1/top_drc_routed.rpt.
report_drc completed successfully
report_drc: Time (s): cpu = 00:00:26 ; elapsed = 00:00:08 . Memory (MB): peak = 5726.371 ; gain = 47.918 ; free physical = 70781 ; free virtual = 148057
INFO: [runtcl-4] Executing : report_methodology -file top_methodology_drc_routed.rpt -pb top_methodology_drc_routed.pb -rpx top_methodology_drc_routed.rpx
Command: report_methodology -file top_methodology_drc_routed.rpt -pb top_methodology_drc_routed.pb -rpx top_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 8 threads
INFO: [Vivado_Tcl 2-1520] The results of Report Methodology are in file /home/kimth/bloominho/vivado/DMA_32bits/DMA_32bits.runs/impl_1/top_methodology_drc_routed.rpt.
report_methodology completed successfully
report_methodology: Time (s): cpu = 00:00:50 ; elapsed = 00:00:16 . Memory (MB): peak = 5732.180 ; gain = 5.809 ; free physical = 70754 ; free virtual = 148035
INFO: [runtcl-4] Executing : report_power -file top_power_routed.rpt -pb top_power_summary_routed.pb -rpx top_power_routed.rpx
Command: report_power -file top_power_routed.rpt -pb top_power_summary_routed.pb -rpx top_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
WARNING: [Power 33-332] Found switching activity that implies high-fanout reset nets being asserted for excessive periods of time which may result in inaccurate power analysis.
Resolution: To review and fix problems, please run Power Constraints Advisor in the GUI from Tools > Power Constraints Advisor or run report_power with the -advisory option to generate a text report.
143 Infos, 6 Warnings, 4 Critical Warnings and 0 Errors encountered.
report_power completed successfully
report_power: Time (s): cpu = 00:00:49 ; elapsed = 00:00:15 . Memory (MB): peak = 5851.438 ; gain = 119.258 ; free physical = 70633 ; free virtual = 147935
INFO: [runtcl-4] Executing : report_route_status -file top_route_status.rpt -pb top_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -report_unconstrained -file top_timing_summary_routed.rpt -pb top_timing_summary_routed.pb -rpx top_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
WARNING: [Timing 38-436] There are set_bus_skew constraint(s) in this design. Please run report_bus_skew to ensure that bus skew requirements are met.
INFO: [runtcl-4] Executing : report_incremental_reuse -file top_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [runtcl-4] Executing : report_clock_utilization -file top_clock_utilization_routed.rpt
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file top_bus_skew_routed.rpt -pb top_bus_skew_routed.pb -rpx top_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:32 ; elapsed = 00:00:14 . Memory (MB): peak = 5851.438 ; gain = 0.000 ; free physical = 70403 ; free virtual = 147930
INFO: [Common 17-1381] The checkpoint '/home/kimth/bloominho/vivado/DMA_32bits/DMA_32bits.runs/impl_1/top_routed.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:39 ; elapsed = 00:00:20 . Memory (MB): peak = 5851.438 ; gain = 0.000 ; free physical = 70548 ; free virtual = 147934
INFO: [Memdata 28-167] Found XPM memory block system_wrapper0/system_i/dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to auto. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the system_wrapper0/system_i/dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst block.
INFO: [Memdata 28-208] The XPM instance: <system_wrapper0/system_i/dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst> is part of IP: <system_wrapper0/system_i/dma>. This XPM instance will be excluded from the .mmi because updatemem is prohibited from making changes to an XPM that is part of an IP.
INFO: [Memdata 28-208] The XPM instance: <system_wrapper0/system_i/dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst> is part of IP: <system_wrapper0/system_i/dma>. This XPM instance will be excluded from the .mmi because updatemem is prohibited from making changes to an XPM that is part of an IP.
INFO: [Memdata 28-208] The XPM instance: <system_wrapper0/system_i/axis_data_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst> is part of IP: <system_wrapper0/system_i/axis_data_fifo_0>. This XPM instance will be excluded from the .mmi because updatemem is prohibited from making changes to an XPM that is part of an IP.
Command: write_bitstream -force top.bit
Attempting to get a license for feature 'Implementation' and/or device 'xc7z045'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z045'
INFO: [Common 17-86] Your Implementation license expires in 26 day(s)
INFO: [Common 17-1540] The version limit for your license is '2024.05' and has expired for new software. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for new releases.
Running DRC as a precondition to command write_bitstream
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
WARNING: [DRC CHECK-3] Report rule limit reached: REQP-1839 rule limit reached: 20 violations have been found.
WARNING: [DRC DPIP-1] Input pipelining: DSP NDP_core0/ndp_unit_0/genblk3[0].genblk1[0].SYS_ARRAY/SYS_ARRAY/PEROW[0].PECOL[0].PE/adder/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP input NDP_core0/ndp_unit_0/genblk3[0].genblk1[0].SYS_ARRAY/SYS_ARRAY/PEROW[0].PECOL[0].PE/adder/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP NDP_core0/ndp_unit_0/genblk3[0].genblk1[0].SYS_ARRAY/SYS_ARRAY/PEROW[0].PECOL[0].PE/adder/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP input NDP_core0/ndp_unit_0/genblk3[0].genblk1[0].SYS_ARRAY/SYS_ARRAY/PEROW[0].PECOL[0].PE/adder/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP NDP_core0/ndp_unit_0/genblk3[0].genblk1[0].SYS_ARRAY/SYS_ARRAY/PEROW[0].PECOL[0].PE/adder/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP input NDP_core0/ndp_unit_0/genblk3[0].genblk1[0].SYS_ARRAY/SYS_ARRAY/PEROW[0].PECOL[0].PE/adder/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP NDP_core0/ndp_unit_0/genblk3[0].genblk1[0].SYS_ARRAY/SYS_ARRAY/PEROW[0].PECOL[0].PE/adder/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP input NDP_core0/ndp_unit_0/genblk3[0].genblk1[0].SYS_ARRAY/SYS_ARRAY/PEROW[0].PECOL[0].PE/adder/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP NDP_core0/ndp_unit_0/genblk3[0].genblk1[0].SYS_ARRAY/SYS_ARRAY/PEROW[0].PECOL[0].PE/adder/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP input NDP_core0/ndp_unit_0/genblk3[0].genblk1[0].SYS_ARRAY/SYS_ARRAY/PEROW[0].PECOL[0].PE/adder/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP NDP_core0/ndp_unit_0/genblk3[0].genblk1[0].SYS_ARRAY/SYS_ARRAY/PEROW[0].PECOL[0].PE/adder/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP input NDP_core0/ndp_unit_0/genblk3[0].genblk1[0].SYS_ARRAY/SYS_ARRAY/PEROW[0].PECOL[0].PE/adder/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP NDP_core0/ndp_unit_0/genblk3[0].genblk1[0].SYS_ARRAY/SYS_ARRAY/PEROW[0].PECOL[0].PE/multiplier/inst/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1 input NDP_core0/ndp_unit_0/genblk3[0].genblk1[0].SYS_ARRAY/SYS_ARRAY/PEROW[0].PECOL[0].PE/multiplier/inst/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP NDP_core0/ndp_unit_0/genblk3[0].genblk1[0].SYS_ARRAY/SYS_ARRAY/PEROW[0].PECOL[0].PE/multiplier/inst/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1 input NDP_core0/ndp_unit_0/genblk3[0].genblk1[0].SYS_ARRAY/SYS_ARRAY/PEROW[0].PECOL[0].PE/multiplier/inst/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP NDP_core0/ndp_unit_0/genblk3[0].genblk1[0].SYS_ARRAY/SYS_ARRAY/PEROW[0].PECOL[1].PE/adder/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP input NDP_core0/ndp_unit_0/genblk3[0].genblk1[0].SYS_ARRAY/SYS_ARRAY/PEROW[0].PECOL[1].PE/adder/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP NDP_core0/ndp_unit_0/genblk3[0].genblk1[0].SYS_ARRAY/SYS_ARRAY/PEROW[0].PECOL[1].PE/adder/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP input NDP_core0/ndp_unit_0/genblk3[0].genblk1[0].SYS_ARRAY/SYS_ARRAY/PEROW[0].PECOL[1].PE/adder/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP NDP_core0/ndp_unit_0/genblk3[0].genblk1[0].SYS_ARRAY/SYS_ARRAY/PEROW[0].PECOL[1].PE/adder/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP input NDP_core0/ndp_unit_0/genblk3[0].genblk1[0].SYS_ARRAY/SYS_ARRAY/PEROW[0].PECOL[1].PE/adder/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP NDP_core0/ndp_unit_0/genblk3[0].genblk1[0].SYS_ARRAY/SYS_ARRAY/PEROW[0].PECOL[1].PE/adder/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP input NDP_core0/ndp_unit_0/genblk3[0].genblk1[0].SYS_ARRAY/SYS_ARRAY/PEROW[0].PECOL[1].PE/adder/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP NDP_core0/ndp_unit_0/genblk3[0].genblk1[0].SYS_ARRAY/SYS_ARRAY/PEROW[0].PECOL[1].PE/adder/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP input NDP_core0/ndp_unit_0/genblk3[0].genblk1[0].SYS_ARRAY/SYS_ARRAY/PEROW[0].PECOL[1].PE/adder/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP NDP_core0/ndp_unit_0/genblk3[0].genblk1[0].SYS_ARRAY/SYS_ARRAY/PEROW[0].PECOL[1].PE/adder/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP input NDP_core0/ndp_unit_0/genblk3[0].genblk1[0].SYS_ARRAY/SYS_ARRAY/PEROW[0].PECOL[1].PE/adder/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP NDP_core0/ndp_unit_0/genblk3[0].genblk1[0].SYS_ARRAY/SYS_ARRAY/PEROW[0].PECOL[1].PE/multiplier/inst/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1 input NDP_core0/ndp_unit_0/genblk3[0].genblk1[0].SYS_ARRAY/SYS_ARRAY/PEROW[0].PECOL[1].PE/multiplier/inst/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP NDP_core0/ndp_unit_0/genblk3[0].genblk1[0].SYS_ARRAY/SYS_ARRAY/PEROW[0].PECOL[1].PE/multiplier/inst/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1 input NDP_core0/ndp_unit_0/genblk3[0].genblk1[0].SYS_ARRAY/SYS_ARRAY/PEROW[0].PECOL[1].PE/multiplier/inst/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP NDP_core0/ndp_unit_0/genblk3[0].genblk1[0].SYS_ARRAY/SYS_ARRAY/PEROW[0].PECOL[2].PE/adder/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP input NDP_core0/ndp_unit_0/genblk3[0].genblk1[0].SYS_ARRAY/SYS_ARRAY/PEROW[0].PECOL[2].PE/adder/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP NDP_core0/ndp_unit_0/genblk3[0].genblk1[0].SYS_ARRAY/SYS_ARRAY/PEROW[0].PECOL[2].PE/adder/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP input NDP_core0/ndp_unit_0/genblk3[0].genblk1[0].SYS_ARRAY/SYS_ARRAY/PEROW[0].PECOL[2].PE/adder/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP NDP_core0/ndp_unit_0/genblk3[0].genblk1[0].SYS_ARRAY/SYS_ARRAY/PEROW[0].PECOL[2].PE/adder/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP input NDP_core0/ndp_unit_0/genblk3[0].genblk1[0].SYS_ARRAY/SYS_ARRAY/PEROW[0].PECOL[2].PE/adder/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP NDP_core0/ndp_unit_0/genblk3[0].genblk1[0].SYS_ARRAY/SYS_ARRAY/PEROW[0].PECOL[2].PE/adder/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP input NDP_core0/ndp_unit_0/genblk3[0].genblk1[0].SYS_ARRAY/SYS_ARRAY/PEROW[0].PECOL[2].PE/adder/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP NDP_core0/ndp_unit_0/genblk3[0].genblk1[0].SYS_ARRAY/SYS_ARRAY/PEROW[0].PECOL[2].PE/adder/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP input NDP_core0/ndp_unit_0/genblk3[0].genblk1[0].SYS_ARRAY/SYS_ARRAY/PEROW[0].PECOL[2].PE/adder/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP NDP_core0/ndp_unit_0/genblk3[0].genblk1[0].SYS_ARRAY/SYS_ARRAY/PEROW[0].PECOL[2].PE/adder/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP input NDP_core0/ndp_unit_0/genblk3[0].genblk1[0].SYS_ARRAY/SYS_ARRAY/PEROW[0].PECOL[2].PE/adder/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP NDP_core0/ndp_unit_0/genblk3[0].genblk1[0].SYS_ARRAY/SYS_ARRAY/PEROW[0].PECOL[2].PE/multiplier/inst/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1 input NDP_core0/ndp_unit_0/genblk3[0].genblk1[0].SYS_ARRAY/SYS_ARRAY/PEROW[0].PECOL[2].PE/multiplier/inst/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP NDP_core0/ndp_unit_0/genblk3[0].genblk1[0].SYS_ARRAY/SYS_ARRAY/PEROW[0].PECOL[2].PE/multiplier/inst/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1 input NDP_core0/ndp_unit_0/genblk3[0].genblk1[0].SYS_ARRAY/SYS_ARRAY/PEROW[0].PECOL[2].PE/multiplier/inst/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP NDP_core0/ndp_unit_0/genblk3[0].genblk1[0].SYS_ARRAY/SYS_ARRAY/PEROW[0].PECOL[3].PE/adder/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP input NDP_core0/ndp_unit_0/genblk3[0].genblk1[0].SYS_ARRAY/SYS_ARRAY/PEROW[0].PECOL[3].PE/adder/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP NDP_core0/ndp_unit_0/genblk3[0].genblk1[0].SYS_ARRAY/SYS_ARRAY/PEROW[0].PECOL[3].PE/adder/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP input NDP_core0/ndp_unit_0/genblk3[0].genblk1[0].SYS_ARRAY/SYS_ARRAY/PEROW[0].PECOL[3].PE/adder/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP NDP_core0/ndp_unit_0/genblk3[0].genblk1[0].SYS_ARRAY/SYS_ARRAY/PEROW[0].PECOL[3].PE/adder/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP input NDP_core0/ndp_unit_0/genblk3[0].genblk1[0].SYS_ARRAY/SYS_ARRAY/PEROW[0].PECOL[3].PE/adder/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP NDP_core0/ndp_unit_0/genblk3[0].genblk1[0].SYS_ARRAY/SYS_ARRAY/PEROW[0].PECOL[3].PE/adder/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP input NDP_core0/ndp_unit_0/genblk3[0].genblk1[0].SYS_ARRAY/SYS_ARRAY/PEROW[0].PECOL[3].PE/adder/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP NDP_core0/ndp_unit_0/genblk3[0].genblk1[0].SYS_ARRAY/SYS_ARRAY/PEROW[0].PECOL[3].PE/adder/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP input NDP_core0/ndp_unit_0/genblk3[0].genblk1[0].SYS_ARRAY/SYS_ARRAY/PEROW[0].PECOL[3].PE/adder/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP NDP_core0/ndp_unit_0/genblk3[0].genblk1[0].SYS_ARRAY/SYS_ARRAY/PEROW[0].PECOL[3].PE/adder/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP input NDP_core0/ndp_unit_0/genblk3[0].genblk1[0].SYS_ARRAY/SYS_ARRAY/PEROW[0].PECOL[3].PE/adder/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP NDP_core0/ndp_unit_0/genblk3[0].genblk1[0].SYS_ARRAY/SYS_ARRAY/PEROW[0].PECOL[3].PE/multiplier/inst/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1 input NDP_core0/ndp_unit_0/genblk3[0].genblk1[0].SYS_ARRAY/SYS_ARRAY/PEROW[0].PECOL[3].PE/multiplier/inst/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP NDP_core0/ndp_unit_0/genblk3[0].genblk1[0].SYS_ARRAY/SYS_ARRAY/PEROW[0].PECOL[3].PE/multiplier/inst/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1 input NDP_core0/ndp_unit_0/genblk3[0].genblk1[0].SYS_ARRAY/SYS_ARRAY/PEROW[0].PECOL[3].PE/multiplier/inst/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP NDP_core0/ndp_unit_0/genblk3[0].genblk1[0].SYS_ARRAY/SYS_ARRAY/PEROW[1].PECOL[0].PE/adder/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP input NDP_core0/ndp_unit_0/genblk3[0].genblk1[0].SYS_ARRAY/SYS_ARRAY/PEROW[1].PECOL[0].PE/adder/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP NDP_core0/ndp_unit_0/genblk3[0].genblk1[0].SYS_ARRAY/SYS_ARRAY/PEROW[1].PECOL[0].PE/adder/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP input NDP_core0/ndp_unit_0/genblk3[0].genblk1[0].SYS_ARRAY/SYS_ARRAY/PEROW[1].PECOL[0].PE/adder/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP NDP_core0/ndp_unit_0/genblk3[0].genblk1[0].SYS_ARRAY/SYS_ARRAY/PEROW[1].PECOL[0].PE/adder/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP input NDP_core0/ndp_unit_0/genblk3[0].genblk1[0].SYS_ARRAY/SYS_ARRAY/PEROW[1].PECOL[0].PE/adder/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP NDP_core0/ndp_unit_0/genblk3[0].genblk1[0].SYS_ARRAY/SYS_ARRAY/PEROW[1].PECOL[0].PE/adder/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP input NDP_core0/ndp_unit_0/genblk3[0].genblk1[0].SYS_ARRAY/SYS_ARRAY/PEROW[1].PECOL[0].PE/adder/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP NDP_core0/ndp_unit_0/genblk3[0].genblk1[0].SYS_ARRAY/SYS_ARRAY/PEROW[1].PECOL[0].PE/adder/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP input NDP_core0/ndp_unit_0/genblk3[0].genblk1[0].SYS_ARRAY/SYS_ARRAY/PEROW[1].PECOL[0].PE/adder/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP NDP_core0/ndp_unit_0/genblk3[0].genblk1[0].SYS_ARRAY/SYS_ARRAY/PEROW[1].PECOL[0].PE/adder/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP input NDP_core0/ndp_unit_0/genblk3[0].genblk1[0].SYS_ARRAY/SYS_ARRAY/PEROW[1].PECOL[0].PE/adder/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP NDP_core0/ndp_unit_0/genblk3[0].genblk1[0].SYS_ARRAY/SYS_ARRAY/PEROW[1].PECOL[0].PE/multiplier/inst/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1 input NDP_core0/ndp_unit_0/genblk3[0].genblk1[0].SYS_ARRAY/SYS_ARRAY/PEROW[1].PECOL[0].PE/multiplier/inst/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP NDP_core0/ndp_unit_0/genblk3[0].genblk1[0].SYS_ARRAY/SYS_ARRAY/PEROW[1].PECOL[0].PE/multiplier/inst/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1 input NDP_core0/ndp_unit_0/genblk3[0].genblk1[0].SYS_ARRAY/SYS_ARRAY/PEROW[1].PECOL[0].PE/multiplier/inst/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP NDP_core0/ndp_unit_0/genblk3[0].genblk1[0].SYS_ARRAY/SYS_ARRAY/PEROW[1].PECOL[1].PE/adder/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP input NDP_core0/ndp_unit_0/genblk3[0].genblk1[0].SYS_ARRAY/SYS_ARRAY/PEROW[1].PECOL[1].PE/adder/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP NDP_core0/ndp_unit_0/genblk3[0].genblk1[0].SYS_ARRAY/SYS_ARRAY/PEROW[1].PECOL[1].PE/adder/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP input NDP_core0/ndp_unit_0/genblk3[0].genblk1[0].SYS_ARRAY/SYS_ARRAY/PEROW[1].PECOL[1].PE/adder/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP NDP_core0/ndp_unit_0/genblk3[0].genblk1[0].SYS_ARRAY/SYS_ARRAY/PEROW[1].PECOL[1].PE/adder/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP input NDP_core0/ndp_unit_0/genblk3[0].genblk1[0].SYS_ARRAY/SYS_ARRAY/PEROW[1].PECOL[1].PE/adder/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP NDP_core0/ndp_unit_0/genblk3[0].genblk1[0].SYS_ARRAY/SYS_ARRAY/PEROW[1].PECOL[1].PE/adder/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP input NDP_core0/ndp_unit_0/genblk3[0].genblk1[0].SYS_ARRAY/SYS_ARRAY/PEROW[1].PECOL[1].PE/adder/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP NDP_core0/ndp_unit_0/genblk3[0].genblk1[0].SYS_ARRAY/SYS_ARRAY/PEROW[1].PECOL[1].PE/adder/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP input NDP_core0/ndp_unit_0/genblk3[0].genblk1[0].SYS_ARRAY/SYS_ARRAY/PEROW[1].PECOL[1].PE/adder/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP NDP_core0/ndp_unit_0/genblk3[0].genblk1[0].SYS_ARRAY/SYS_ARRAY/PEROW[1].PECOL[1].PE/adder/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP input NDP_core0/ndp_unit_0/genblk3[0].genblk1[0].SYS_ARRAY/SYS_ARRAY/PEROW[1].PECOL[1].PE/adder/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP NDP_core0/ndp_unit_0/genblk3[0].genblk1[0].SYS_ARRAY/SYS_ARRAY/PEROW[1].PECOL[1].PE/multiplier/inst/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1 input NDP_core0/ndp_unit_0/genblk3[0].genblk1[0].SYS_ARRAY/SYS_ARRAY/PEROW[1].PECOL[1].PE/multiplier/inst/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP NDP_core0/ndp_unit_0/genblk3[0].genblk1[0].SYS_ARRAY/SYS_ARRAY/PEROW[1].PECOL[1].PE/multiplier/inst/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1 input NDP_core0/ndp_unit_0/genblk3[0].genblk1[0].SYS_ARRAY/SYS_ARRAY/PEROW[1].PECOL[1].PE/multiplier/inst/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP NDP_core0/ndp_unit_0/genblk3[0].genblk1[0].SYS_ARRAY/SYS_ARRAY/PEROW[1].PECOL[2].PE/adder/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP input NDP_core0/ndp_unit_0/genblk3[0].genblk1[0].SYS_ARRAY/SYS_ARRAY/PEROW[1].PECOL[2].PE/adder/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP NDP_core0/ndp_unit_0/genblk3[0].genblk1[0].SYS_ARRAY/SYS_ARRAY/PEROW[1].PECOL[2].PE/adder/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP input NDP_core0/ndp_unit_0/genblk3[0].genblk1[0].SYS_ARRAY/SYS_ARRAY/PEROW[1].PECOL[2].PE/adder/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP NDP_core0/ndp_unit_0/genblk3[0].genblk1[0].SYS_ARRAY/SYS_ARRAY/PEROW[1].PECOL[2].PE/adder/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP input NDP_core0/ndp_unit_0/genblk3[0].genblk1[0].SYS_ARRAY/SYS_ARRAY/PEROW[1].PECOL[2].PE/adder/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP NDP_core0/ndp_unit_0/genblk3[0].genblk1[0].SYS_ARRAY/SYS_ARRAY/PEROW[1].PECOL[2].PE/adder/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP input NDP_core0/ndp_unit_0/genblk3[0].genblk1[0].SYS_ARRAY/SYS_ARRAY/PEROW[1].PECOL[2].PE/adder/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP NDP_core0/ndp_unit_0/genblk3[0].genblk1[0].SYS_ARRAY/SYS_ARRAY/PEROW[1].PECOL[2].PE/adder/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP input NDP_core0/ndp_unit_0/genblk3[0].genblk1[0].SYS_ARRAY/SYS_ARRAY/PEROW[1].PECOL[2].PE/adder/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP NDP_core0/ndp_unit_0/genblk3[0].genblk1[0].SYS_ARRAY/SYS_ARRAY/PEROW[1].PECOL[2].PE/adder/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP input NDP_core0/ndp_unit_0/genblk3[0].genblk1[0].SYS_ARRAY/SYS_ARRAY/PEROW[1].PECOL[2].PE/adder/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP NDP_core0/ndp_unit_0/genblk3[0].genblk1[0].SYS_ARRAY/SYS_ARRAY/PEROW[1].PECOL[2].PE/multiplier/inst/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1 input NDP_core0/ndp_unit_0/genblk3[0].genblk1[0].SYS_ARRAY/SYS_ARRAY/PEROW[1].PECOL[2].PE/multiplier/inst/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP NDP_core0/ndp_unit_0/genblk3[0].genblk1[0].SYS_ARRAY/SYS_ARRAY/PEROW[1].PECOL[2].PE/multiplier/inst/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1 input NDP_core0/ndp_unit_0/genblk3[0].genblk1[0].SYS_ARRAY/SYS_ARRAY/PEROW[1].PECOL[2].PE/multiplier/inst/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP NDP_core0/ndp_unit_0/genblk3[0].genblk1[0].SYS_ARRAY/SYS_ARRAY/PEROW[1].PECOL[3].PE/adder/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP input NDP_core0/ndp_unit_0/genblk3[0].genblk1[0].SYS_ARRAY/SYS_ARRAY/PEROW[1].PECOL[3].PE/adder/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP NDP_core0/ndp_unit_0/genblk3[0].genblk1[0].SYS_ARRAY/SYS_ARRAY/PEROW[1].PECOL[3].PE/adder/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP input NDP_core0/ndp_unit_0/genblk3[0].genblk1[0].SYS_ARRAY/SYS_ARRAY/PEROW[1].PECOL[3].PE/adder/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP NDP_core0/ndp_unit_0/genblk3[0].genblk1[0].SYS_ARRAY/SYS_ARRAY/PEROW[1].PECOL[3].PE/adder/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP input NDP_core0/ndp_unit_0/genblk3[0].genblk1[0].SYS_ARRAY/SYS_ARRAY/PEROW[1].PECOL[3].PE/adder/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP NDP_core0/ndp_unit_0/genblk3[0].genblk1[0].SYS_ARRAY/SYS_ARRAY/PEROW[1].PECOL[3].PE/adder/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP input NDP_core0/ndp_unit_0/genblk3[0].genblk1[0].SYS_ARRAY/SYS_ARRAY/PEROW[1].PECOL[3].PE/adder/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP NDP_core0/ndp_unit_0/genblk3[0].genblk1[0].SYS_ARRAY/SYS_ARRAY/PEROW[1].PECOL[3].PE/adder/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP input NDP_core0/ndp_unit_0/genblk3[0].genblk1[0].SYS_ARRAY/SYS_ARRAY/PEROW[1].PECOL[3].PE/adder/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP NDP_core0/ndp_unit_0/genblk3[0].genblk1[0].SYS_ARRAY/SYS_ARRAY/PEROW[1].PECOL[3].PE/adder/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP input NDP_core0/ndp_unit_0/genblk3[0].genblk1[0].SYS_ARRAY/SYS_ARRAY/PEROW[1].PECOL[3].PE/adder/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP NDP_core0/ndp_unit_0/genblk3[0].genblk1[0].SYS_ARRAY/SYS_ARRAY/PEROW[1].PECOL[3].PE/multiplier/inst/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1 input NDP_core0/ndp_unit_0/genblk3[0].genblk1[0].SYS_ARRAY/SYS_ARRAY/PEROW[1].PECOL[3].PE/multiplier/inst/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP NDP_core0/ndp_unit_0/genblk3[0].genblk1[0].SYS_ARRAY/SYS_ARRAY/PEROW[1].PECOL[3].PE/multiplier/inst/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1 input NDP_core0/ndp_unit_0/genblk3[0].genblk1[0].SYS_ARRAY/SYS_ARRAY/PEROW[1].PECOL[3].PE/multiplier/inst/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP NDP_core0/ndp_unit_0/genblk3[0].genblk1[0].SYS_ARRAY/SYS_ARRAY/PEROW[2].PECOL[0].PE/adder/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP input NDP_core0/ndp_unit_0/genblk3[0].genblk1[0].SYS_ARRAY/SYS_ARRAY/PEROW[2].PECOL[0].PE/adder/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP NDP_core0/ndp_unit_0/genblk3[0].genblk1[0].SYS_ARRAY/SYS_ARRAY/PEROW[2].PECOL[0].PE/adder/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP input NDP_core0/ndp_unit_0/genblk3[0].genblk1[0].SYS_ARRAY/SYS_ARRAY/PEROW[2].PECOL[0].PE/adder/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP NDP_core0/ndp_unit_0/genblk3[0].genblk1[0].SYS_ARRAY/SYS_ARRAY/PEROW[2].PECOL[0].PE/adder/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP input NDP_core0/ndp_unit_0/genblk3[0].genblk1[0].SYS_ARRAY/SYS_ARRAY/PEROW[2].PECOL[0].PE/adder/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP NDP_core0/ndp_unit_0/genblk3[0].genblk1[0].SYS_ARRAY/SYS_ARRAY/PEROW[2].PECOL[0].PE/adder/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP input NDP_core0/ndp_unit_0/genblk3[0].genblk1[0].SYS_ARRAY/SYS_ARRAY/PEROW[2].PECOL[0].PE/adder/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP NDP_core0/ndp_unit_0/genblk3[0].genblk1[0].SYS_ARRAY/SYS_ARRAY/PEROW[2].PECOL[0].PE/adder/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP input NDP_core0/ndp_unit_0/genblk3[0].genblk1[0].SYS_ARRAY/SYS_ARRAY/PEROW[2].PECOL[0].PE/adder/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP NDP_core0/ndp_unit_0/genblk3[0].genblk1[0].SYS_ARRAY/SYS_ARRAY/PEROW[2].PECOL[0].PE/adder/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP input NDP_core0/ndp_unit_0/genblk3[0].genblk1[0].SYS_ARRAY/SYS_ARRAY/PEROW[2].PECOL[0].PE/adder/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP NDP_core0/ndp_unit_0/genblk3[0].genblk1[0].SYS_ARRAY/SYS_ARRAY/PEROW[2].PECOL[0].PE/multiplier/inst/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1 input NDP_core0/ndp_unit_0/genblk3[0].genblk1[0].SYS_ARRAY/SYS_ARRAY/PEROW[2].PECOL[0].PE/multiplier/inst/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP NDP_core0/ndp_unit_0/genblk3[0].genblk1[0].SYS_ARRAY/SYS_ARRAY/PEROW[2].PECOL[0].PE/multiplier/inst/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1 input NDP_core0/ndp_unit_0/genblk3[0].genblk1[0].SYS_ARRAY/SYS_ARRAY/PEROW[2].PECOL[0].PE/multiplier/inst/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP NDP_core0/ndp_unit_0/genblk3[0].genblk1[0].SYS_ARRAY/SYS_ARRAY/PEROW[2].PECOL[1].PE/adder/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP input NDP_core0/ndp_unit_0/genblk3[0].genblk1[0].SYS_ARRAY/SYS_ARRAY/PEROW[2].PECOL[1].PE/adder/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP NDP_core0/ndp_unit_0/genblk3[0].genblk1[0].SYS_ARRAY/SYS_ARRAY/PEROW[2].PECOL[1].PE/adder/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP input NDP_core0/ndp_unit_0/genblk3[0].genblk1[0].SYS_ARRAY/SYS_ARRAY/PEROW[2].PECOL[1].PE/adder/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP NDP_core0/ndp_unit_0/genblk3[0].genblk1[0].SYS_ARRAY/SYS_ARRAY/PEROW[2].PECOL[1].PE/adder/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP input NDP_core0/ndp_unit_0/genblk3[0].genblk1[0].SYS_ARRAY/SYS_ARRAY/PEROW[2].PECOL[1].PE/adder/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP NDP_core0/ndp_unit_0/genblk3[0].genblk1[0].SYS_ARRAY/SYS_ARRAY/PEROW[2].PECOL[1].PE/adder/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP input NDP_core0/ndp_unit_0/genblk3[0].genblk1[0].SYS_ARRAY/SYS_ARRAY/PEROW[2].PECOL[1].PE/adder/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP NDP_core0/ndp_unit_0/genblk3[0].genblk1[0].SYS_ARRAY/SYS_ARRAY/PEROW[2].PECOL[1].PE/adder/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP input NDP_core0/ndp_unit_0/genblk3[0].genblk1[0].SYS_ARRAY/SYS_ARRAY/PEROW[2].PECOL[1].PE/adder/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP NDP_core0/ndp_unit_0/genblk3[0].genblk1[0].SYS_ARRAY/SYS_ARRAY/PEROW[2].PECOL[1].PE/adder/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP input NDP_core0/ndp_unit_0/genblk3[0].genblk1[0].SYS_ARRAY/SYS_ARRAY/PEROW[2].PECOL[1].PE/adder/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP NDP_core0/ndp_unit_0/genblk3[0].genblk1[0].SYS_ARRAY/SYS_ARRAY/PEROW[2].PECOL[1].PE/multiplier/inst/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1 input NDP_core0/ndp_unit_0/genblk3[0].genblk1[0].SYS_ARRAY/SYS_ARRAY/PEROW[2].PECOL[1].PE/multiplier/inst/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP NDP_core0/ndp_unit_0/genblk3[0].genblk1[0].SYS_ARRAY/SYS_ARRAY/PEROW[2].PECOL[1].PE/multiplier/inst/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1 input NDP_core0/ndp_unit_0/genblk3[0].genblk1[0].SYS_ARRAY/SYS_ARRAY/PEROW[2].PECOL[1].PE/multiplier/inst/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP NDP_core0/ndp_unit_0/genblk3[0].genblk1[0].SYS_ARRAY/SYS_ARRAY/PEROW[2].PECOL[2].PE/adder/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP input NDP_core0/ndp_unit_0/genblk3[0].genblk1[0].SYS_ARRAY/SYS_ARRAY/PEROW[2].PECOL[2].PE/adder/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP NDP_core0/ndp_unit_0/genblk3[0].genblk1[0].SYS_ARRAY/SYS_ARRAY/PEROW[2].PECOL[2].PE/adder/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP input NDP_core0/ndp_unit_0/genblk3[0].genblk1[0].SYS_ARRAY/SYS_ARRAY/PEROW[2].PECOL[2].PE/adder/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP NDP_core0/ndp_unit_0/genblk3[0].genblk1[0].SYS_ARRAY/SYS_ARRAY/PEROW[2].PECOL[2].PE/adder/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP input NDP_core0/ndp_unit_0/genblk3[0].genblk1[0].SYS_ARRAY/SYS_ARRAY/PEROW[2].PECOL[2].PE/adder/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP NDP_core0/ndp_unit_0/genblk3[0].genblk1[0].SYS_ARRAY/SYS_ARRAY/PEROW[2].PECOL[2].PE/adder/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP input NDP_core0/ndp_unit_0/genblk3[0].genblk1[0].SYS_ARRAY/SYS_ARRAY/PEROW[2].PECOL[2].PE/adder/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP NDP_core0/ndp_unit_0/genblk3[0].genblk1[0].SYS_ARRAY/SYS_ARRAY/PEROW[2].PECOL[2].PE/adder/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP input NDP_core0/ndp_unit_0/genblk3[0].genblk1[0].SYS_ARRAY/SYS_ARRAY/PEROW[2].PECOL[2].PE/adder/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP NDP_core0/ndp_unit_0/genblk3[0].genblk1[0].SYS_ARRAY/SYS_ARRAY/PEROW[2].PECOL[2].PE/adder/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP input NDP_core0/ndp_unit_0/genblk3[0].genblk1[0].SYS_ARRAY/SYS_ARRAY/PEROW[2].PECOL[2].PE/adder/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP NDP_core0/ndp_unit_0/genblk3[0].genblk1[0].SYS_ARRAY/SYS_ARRAY/PEROW[2].PECOL[2].PE/multiplier/inst/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1 input NDP_core0/ndp_unit_0/genblk3[0].genblk1[0].SYS_ARRAY/SYS_ARRAY/PEROW[2].PECOL[2].PE/multiplier/inst/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP NDP_core0/ndp_unit_0/genblk3[0].genblk1[0].SYS_ARRAY/SYS_ARRAY/PEROW[2].PECOL[2].PE/multiplier/inst/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1 input NDP_core0/ndp_unit_0/genblk3[0].genblk1[0].SYS_ARRAY/SYS_ARRAY/PEROW[2].PECOL[2].PE/multiplier/inst/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP NDP_core0/ndp_unit_0/genblk3[0].genblk1[0].SYS_ARRAY/SYS_ARRAY/PEROW[2].PECOL[3].PE/adder/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP input NDP_core0/ndp_unit_0/genblk3[0].genblk1[0].SYS_ARRAY/SYS_ARRAY/PEROW[2].PECOL[3].PE/adder/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP NDP_core0/ndp_unit_0/genblk3[0].genblk1[0].SYS_ARRAY/SYS_ARRAY/PEROW[2].PECOL[3].PE/adder/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP input NDP_core0/ndp_unit_0/genblk3[0].genblk1[0].SYS_ARRAY/SYS_ARRAY/PEROW[2].PECOL[3].PE/adder/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP NDP_core0/ndp_unit_0/genblk3[0].genblk1[0].SYS_ARRAY/SYS_ARRAY/PEROW[2].PECOL[3].PE/adder/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP input NDP_core0/ndp_unit_0/genblk3[0].genblk1[0].SYS_ARRAY/SYS_ARRAY/PEROW[2].PECOL[3].PE/adder/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP NDP_core0/ndp_unit_0/genblk3[0].genblk1[0].SYS_ARRAY/SYS_ARRAY/PEROW[2].PECOL[3].PE/adder/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP input NDP_core0/ndp_unit_0/genblk3[0].genblk1[0].SYS_ARRAY/SYS_ARRAY/PEROW[2].PECOL[3].PE/adder/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP NDP_core0/ndp_unit_0/genblk3[0].genblk1[0].SYS_ARRAY/SYS_ARRAY/PEROW[2].PECOL[3].PE/adder/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP input NDP_core0/ndp_unit_0/genblk3[0].genblk1[0].SYS_ARRAY/SYS_ARRAY/PEROW[2].PECOL[3].PE/adder/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP NDP_core0/ndp_unit_0/genblk3[0].genblk1[0].SYS_ARRAY/SYS_ARRAY/PEROW[2].PECOL[3].PE/adder/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP input NDP_core0/ndp_unit_0/genblk3[0].genblk1[0].SYS_ARRAY/SYS_ARRAY/PEROW[2].PECOL[3].PE/adder/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP NDP_core0/ndp_unit_0/genblk3[0].genblk1[0].SYS_ARRAY/SYS_ARRAY/PEROW[2].PECOL[3].PE/multiplier/inst/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1 input NDP_core0/ndp_unit_0/genblk3[0].genblk1[0].SYS_ARRAY/SYS_ARRAY/PEROW[2].PECOL[3].PE/multiplier/inst/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP NDP_core0/ndp_unit_0/genblk3[0].genblk1[0].SYS_ARRAY/SYS_ARRAY/PEROW[2].PECOL[3].PE/multiplier/inst/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1 input NDP_core0/ndp_unit_0/genblk3[0].genblk1[0].SYS_ARRAY/SYS_ARRAY/PEROW[2].PECOL[3].PE/multiplier/inst/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP NDP_core0/ndp_unit_0/genblk3[0].genblk1[0].SYS_ARRAY/SYS_ARRAY/PEROW[3].PECOL[0].PE/adder/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP input NDP_core0/ndp_unit_0/genblk3[0].genblk1[0].SYS_ARRAY/SYS_ARRAY/PEROW[3].PECOL[0].PE/adder/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP NDP_core0/ndp_unit_0/genblk3[0].genblk1[0].SYS_ARRAY/SYS_ARRAY/PEROW[3].PECOL[0].PE/adder/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP input NDP_core0/ndp_unit_0/genblk3[0].genblk1[0].SYS_ARRAY/SYS_ARRAY/PEROW[3].PECOL[0].PE/adder/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP NDP_core0/ndp_unit_0/genblk3[0].genblk1[0].SYS_ARRAY/SYS_ARRAY/PEROW[3].PECOL[0].PE/adder/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP input NDP_core0/ndp_unit_0/genblk3[0].genblk1[0].SYS_ARRAY/SYS_ARRAY/PEROW[3].PECOL[0].PE/adder/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP NDP_core0/ndp_unit_0/genblk3[0].genblk1[0].SYS_ARRAY/SYS_ARRAY/PEROW[3].PECOL[0].PE/adder/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP input NDP_core0/ndp_unit_0/genblk3[0].genblk1[0].SYS_ARRAY/SYS_ARRAY/PEROW[3].PECOL[0].PE/adder/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
INFO: [Common 17-14] Message 'DRC DPIP-1' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP NDP_core0/ndp_unit_0/genblk3[0].genblk1[0].SYS_ARRAY/SYS_ARRAY/PEROW[0].PECOL[0].PE/adder/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP output NDP_core0/ndp_unit_0/genblk3[0].genblk1[0].SYS_ARRAY/SYS_ARRAY/PEROW[0].PECOL[0].PE/adder/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/PATTERNDETECT is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP NDP_core0/ndp_unit_0/genblk3[0].genblk1[0].SYS_ARRAY/SYS_ARRAY/PEROW[0].PECOL[0].PE/adder/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP output NDP_core0/ndp_unit_0/genblk3[0].genblk1[0].SYS_ARRAY/SYS_ARRAY/PEROW[0].PECOL[0].PE/adder/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP NDP_core0/ndp_unit_0/genblk3[0].genblk1[0].SYS_ARRAY/SYS_ARRAY/PEROW[0].PECOL[0].PE/adder/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP output NDP_core0/ndp_unit_0/genblk3[0].genblk1[0].SYS_ARRAY/SYS_ARRAY/PEROW[0].PECOL[0].PE/adder/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP NDP_core0/ndp_unit_0/genblk3[0].genblk1[0].SYS_ARRAY/SYS_ARRAY/PEROW[0].PECOL[0].PE/multiplier/inst/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1 output NDP_core0/ndp_unit_0/genblk3[0].genblk1[0].SYS_ARRAY/SYS_ARRAY/PEROW[0].PECOL[0].PE/multiplier/inst/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/PATTERNDETECT is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP NDP_core0/ndp_unit_0/genblk3[0].genblk1[0].SYS_ARRAY/SYS_ARRAY/PEROW[0].PECOL[0].PE/multiplier/inst/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1 output NDP_core0/ndp_unit_0/genblk3[0].genblk1[0].SYS_ARRAY/SYS_ARRAY/PEROW[0].PECOL[0].PE/multiplier/inst/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP NDP_core0/ndp_unit_0/genblk3[0].genblk1[0].SYS_ARRAY/SYS_ARRAY/PEROW[0].PECOL[1].PE/adder/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP output NDP_core0/ndp_unit_0/genblk3[0].genblk1[0].SYS_ARRAY/SYS_ARRAY/PEROW[0].PECOL[1].PE/adder/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/PATTERNDETECT is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP NDP_core0/ndp_unit_0/genblk3[0].genblk1[0].SYS_ARRAY/SYS_ARRAY/PEROW[0].PECOL[1].PE/adder/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP output NDP_core0/ndp_unit_0/genblk3[0].genblk1[0].SYS_ARRAY/SYS_ARRAY/PEROW[0].PECOL[1].PE/adder/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP NDP_core0/ndp_unit_0/genblk3[0].genblk1[0].SYS_ARRAY/SYS_ARRAY/PEROW[0].PECOL[1].PE/adder/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP output NDP_core0/ndp_unit_0/genblk3[0].genblk1[0].SYS_ARRAY/SYS_ARRAY/PEROW[0].PECOL[1].PE/adder/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP NDP_core0/ndp_unit_0/genblk3[0].genblk1[0].SYS_ARRAY/SYS_ARRAY/PEROW[0].PECOL[1].PE/multiplier/inst/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1 output NDP_core0/ndp_unit_0/genblk3[0].genblk1[0].SYS_ARRAY/SYS_ARRAY/PEROW[0].PECOL[1].PE/multiplier/inst/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/PATTERNDETECT is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP NDP_core0/ndp_unit_0/genblk3[0].genblk1[0].SYS_ARRAY/SYS_ARRAY/PEROW[0].PECOL[1].PE/multiplier/inst/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1 output NDP_core0/ndp_unit_0/genblk3[0].genblk1[0].SYS_ARRAY/SYS_ARRAY/PEROW[0].PECOL[1].PE/multiplier/inst/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP NDP_core0/ndp_unit_0/genblk3[0].genblk1[0].SYS_ARRAY/SYS_ARRAY/PEROW[0].PECOL[2].PE/adder/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP output NDP_core0/ndp_unit_0/genblk3[0].genblk1[0].SYS_ARRAY/SYS_ARRAY/PEROW[0].PECOL[2].PE/adder/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/PATTERNDETECT is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP NDP_core0/ndp_unit_0/genblk3[0].genblk1[0].SYS_ARRAY/SYS_ARRAY/PEROW[0].PECOL[2].PE/adder/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP output NDP_core0/ndp_unit_0/genblk3[0].genblk1[0].SYS_ARRAY/SYS_ARRAY/PEROW[0].PECOL[2].PE/adder/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP NDP_core0/ndp_unit_0/genblk3[0].genblk1[0].SYS_ARRAY/SYS_ARRAY/PEROW[0].PECOL[2].PE/adder/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP output NDP_core0/ndp_unit_0/genblk3[0].genblk1[0].SYS_ARRAY/SYS_ARRAY/PEROW[0].PECOL[2].PE/adder/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP NDP_core0/ndp_unit_0/genblk3[0].genblk1[0].SYS_ARRAY/SYS_ARRAY/PEROW[0].PECOL[2].PE/multiplier/inst/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1 output NDP_core0/ndp_unit_0/genblk3[0].genblk1[0].SYS_ARRAY/SYS_ARRAY/PEROW[0].PECOL[2].PE/multiplier/inst/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/PATTERNDETECT is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP NDP_core0/ndp_unit_0/genblk3[0].genblk1[0].SYS_ARRAY/SYS_ARRAY/PEROW[0].PECOL[2].PE/multiplier/inst/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1 output NDP_core0/ndp_unit_0/genblk3[0].genblk1[0].SYS_ARRAY/SYS_ARRAY/PEROW[0].PECOL[2].PE/multiplier/inst/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP NDP_core0/ndp_unit_0/genblk3[0].genblk1[0].SYS_ARRAY/SYS_ARRAY/PEROW[0].PECOL[3].PE/adder/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP output NDP_core0/ndp_unit_0/genblk3[0].genblk1[0].SYS_ARRAY/SYS_ARRAY/PEROW[0].PECOL[3].PE/adder/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/PATTERNDETECT is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP NDP_core0/ndp_unit_0/genblk3[0].genblk1[0].SYS_ARRAY/SYS_ARRAY/PEROW[0].PECOL[3].PE/adder/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP output NDP_core0/ndp_unit_0/genblk3[0].genblk1[0].SYS_ARRAY/SYS_ARRAY/PEROW[0].PECOL[3].PE/adder/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP NDP_core0/ndp_unit_0/genblk3[0].genblk1[0].SYS_ARRAY/SYS_ARRAY/PEROW[0].PECOL[3].PE/adder/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP output NDP_core0/ndp_unit_0/genblk3[0].genblk1[0].SYS_ARRAY/SYS_ARRAY/PEROW[0].PECOL[3].PE/adder/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP NDP_core0/ndp_unit_0/genblk3[0].genblk1[0].SYS_ARRAY/SYS_ARRAY/PEROW[0].PECOL[3].PE/multiplier/inst/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1 output NDP_core0/ndp_unit_0/genblk3[0].genblk1[0].SYS_ARRAY/SYS_ARRAY/PEROW[0].PECOL[3].PE/multiplier/inst/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/PATTERNDETECT is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP NDP_core0/ndp_unit_0/genblk3[0].genblk1[0].SYS_ARRAY/SYS_ARRAY/PEROW[0].PECOL[3].PE/multiplier/inst/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1 output NDP_core0/ndp_unit_0/genblk3[0].genblk1[0].SYS_ARRAY/SYS_ARRAY/PEROW[0].PECOL[3].PE/multiplier/inst/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP NDP_core0/ndp_unit_0/genblk3[0].genblk1[0].SYS_ARRAY/SYS_ARRAY/PEROW[1].PECOL[0].PE/adder/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP output NDP_core0/ndp_unit_0/genblk3[0].genblk1[0].SYS_ARRAY/SYS_ARRAY/PEROW[1].PECOL[0].PE/adder/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/PATTERNDETECT is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP NDP_core0/ndp_unit_0/genblk3[0].genblk1[0].SYS_ARRAY/SYS_ARRAY/PEROW[1].PECOL[0].PE/adder/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP output NDP_core0/ndp_unit_0/genblk3[0].genblk1[0].SYS_ARRAY/SYS_ARRAY/PEROW[1].PECOL[0].PE/adder/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP NDP_core0/ndp_unit_0/genblk3[0].genblk1[0].SYS_ARRAY/SYS_ARRAY/PEROW[1].PECOL[0].PE/adder/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP output NDP_core0/ndp_unit_0/genblk3[0].genblk1[0].SYS_ARRAY/SYS_ARRAY/PEROW[1].PECOL[0].PE/adder/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP NDP_core0/ndp_unit_0/genblk3[0].genblk1[0].SYS_ARRAY/SYS_ARRAY/PEROW[1].PECOL[0].PE/multiplier/inst/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1 output NDP_core0/ndp_unit_0/genblk3[0].genblk1[0].SYS_ARRAY/SYS_ARRAY/PEROW[1].PECOL[0].PE/multiplier/inst/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/PATTERNDETECT is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP NDP_core0/ndp_unit_0/genblk3[0].genblk1[0].SYS_ARRAY/SYS_ARRAY/PEROW[1].PECOL[0].PE/multiplier/inst/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1 output NDP_core0/ndp_unit_0/genblk3[0].genblk1[0].SYS_ARRAY/SYS_ARRAY/PEROW[1].PECOL[0].PE/multiplier/inst/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP NDP_core0/ndp_unit_0/genblk3[0].genblk1[0].SYS_ARRAY/SYS_ARRAY/PEROW[1].PECOL[1].PE/adder/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP output NDP_core0/ndp_unit_0/genblk3[0].genblk1[0].SYS_ARRAY/SYS_ARRAY/PEROW[1].PECOL[1].PE/adder/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/PATTERNDETECT is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP NDP_core0/ndp_unit_0/genblk3[0].genblk1[0].SYS_ARRAY/SYS_ARRAY/PEROW[1].PECOL[1].PE/adder/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP output NDP_core0/ndp_unit_0/genblk3[0].genblk1[0].SYS_ARRAY/SYS_ARRAY/PEROW[1].PECOL[1].PE/adder/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP NDP_core0/ndp_unit_0/genblk3[0].genblk1[0].SYS_ARRAY/SYS_ARRAY/PEROW[1].PECOL[1].PE/adder/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP output NDP_core0/ndp_unit_0/genblk3[0].genblk1[0].SYS_ARRAY/SYS_ARRAY/PEROW[1].PECOL[1].PE/adder/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP NDP_core0/ndp_unit_0/genblk3[0].genblk1[0].SYS_ARRAY/SYS_ARRAY/PEROW[1].PECOL[1].PE/multiplier/inst/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1 output NDP_core0/ndp_unit_0/genblk3[0].genblk1[0].SYS_ARRAY/SYS_ARRAY/PEROW[1].PECOL[1].PE/multiplier/inst/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/PATTERNDETECT is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP NDP_core0/ndp_unit_0/genblk3[0].genblk1[0].SYS_ARRAY/SYS_ARRAY/PEROW[1].PECOL[1].PE/multiplier/inst/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1 output NDP_core0/ndp_unit_0/genblk3[0].genblk1[0].SYS_ARRAY/SYS_ARRAY/PEROW[1].PECOL[1].PE/multiplier/inst/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP NDP_core0/ndp_unit_0/genblk3[0].genblk1[0].SYS_ARRAY/SYS_ARRAY/PEROW[1].PECOL[2].PE/adder/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP output NDP_core0/ndp_unit_0/genblk3[0].genblk1[0].SYS_ARRAY/SYS_ARRAY/PEROW[1].PECOL[2].PE/adder/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/PATTERNDETECT is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP NDP_core0/ndp_unit_0/genblk3[0].genblk1[0].SYS_ARRAY/SYS_ARRAY/PEROW[1].PECOL[2].PE/adder/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP output NDP_core0/ndp_unit_0/genblk3[0].genblk1[0].SYS_ARRAY/SYS_ARRAY/PEROW[1].PECOL[2].PE/adder/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP NDP_core0/ndp_unit_0/genblk3[0].genblk1[0].SYS_ARRAY/SYS_ARRAY/PEROW[1].PECOL[2].PE/adder/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP output NDP_core0/ndp_unit_0/genblk3[0].genblk1[0].SYS_ARRAY/SYS_ARRAY/PEROW[1].PECOL[2].PE/adder/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP NDP_core0/ndp_unit_0/genblk3[0].genblk1[0].SYS_ARRAY/SYS_ARRAY/PEROW[1].PECOL[2].PE/multiplier/inst/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1 output NDP_core0/ndp_unit_0/genblk3[0].genblk1[0].SYS_ARRAY/SYS_ARRAY/PEROW[1].PECOL[2].PE/multiplier/inst/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/PATTERNDETECT is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP NDP_core0/ndp_unit_0/genblk3[0].genblk1[0].SYS_ARRAY/SYS_ARRAY/PEROW[1].PECOL[2].PE/multiplier/inst/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1 output NDP_core0/ndp_unit_0/genblk3[0].genblk1[0].SYS_ARRAY/SYS_ARRAY/PEROW[1].PECOL[2].PE/multiplier/inst/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP NDP_core0/ndp_unit_0/genblk3[0].genblk1[0].SYS_ARRAY/SYS_ARRAY/PEROW[1].PECOL[3].PE/adder/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP output NDP_core0/ndp_unit_0/genblk3[0].genblk1[0].SYS_ARRAY/SYS_ARRAY/PEROW[1].PECOL[3].PE/adder/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/PATTERNDETECT is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP NDP_core0/ndp_unit_0/genblk3[0].genblk1[0].SYS_ARRAY/SYS_ARRAY/PEROW[1].PECOL[3].PE/adder/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP output NDP_core0/ndp_unit_0/genblk3[0].genblk1[0].SYS_ARRAY/SYS_ARRAY/PEROW[1].PECOL[3].PE/adder/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP NDP_core0/ndp_unit_0/genblk3[0].genblk1[0].SYS_ARRAY/SYS_ARRAY/PEROW[1].PECOL[3].PE/adder/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP output NDP_core0/ndp_unit_0/genblk3[0].genblk1[0].SYS_ARRAY/SYS_ARRAY/PEROW[1].PECOL[3].PE/adder/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP NDP_core0/ndp_unit_0/genblk3[0].genblk1[0].SYS_ARRAY/SYS_ARRAY/PEROW[1].PECOL[3].PE/multiplier/inst/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1 output NDP_core0/ndp_unit_0/genblk3[0].genblk1[0].SYS_ARRAY/SYS_ARRAY/PEROW[1].PECOL[3].PE/multiplier/inst/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/PATTERNDETECT is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP NDP_core0/ndp_unit_0/genblk3[0].genblk1[0].SYS_ARRAY/SYS_ARRAY/PEROW[1].PECOL[3].PE/multiplier/inst/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1 output NDP_core0/ndp_unit_0/genblk3[0].genblk1[0].SYS_ARRAY/SYS_ARRAY/PEROW[1].PECOL[3].PE/multiplier/inst/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP NDP_core0/ndp_unit_0/genblk3[0].genblk1[0].SYS_ARRAY/SYS_ARRAY/PEROW[2].PECOL[0].PE/adder/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP output NDP_core0/ndp_unit_0/genblk3[0].genblk1[0].SYS_ARRAY/SYS_ARRAY/PEROW[2].PECOL[0].PE/adder/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/PATTERNDETECT is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP NDP_core0/ndp_unit_0/genblk3[0].genblk1[0].SYS_ARRAY/SYS_ARRAY/PEROW[2].PECOL[0].PE/adder/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP output NDP_core0/ndp_unit_0/genblk3[0].genblk1[0].SYS_ARRAY/SYS_ARRAY/PEROW[2].PECOL[0].PE/adder/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP NDP_core0/ndp_unit_0/genblk3[0].genblk1[0].SYS_ARRAY/SYS_ARRAY/PEROW[2].PECOL[0].PE/adder/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP output NDP_core0/ndp_unit_0/genblk3[0].genblk1[0].SYS_ARRAY/SYS_ARRAY/PEROW[2].PECOL[0].PE/adder/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP NDP_core0/ndp_unit_0/genblk3[0].genblk1[0].SYS_ARRAY/SYS_ARRAY/PEROW[2].PECOL[0].PE/multiplier/inst/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1 output NDP_core0/ndp_unit_0/genblk3[0].genblk1[0].SYS_ARRAY/SYS_ARRAY/PEROW[2].PECOL[0].PE/multiplier/inst/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/PATTERNDETECT is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP NDP_core0/ndp_unit_0/genblk3[0].genblk1[0].SYS_ARRAY/SYS_ARRAY/PEROW[2].PECOL[0].PE/multiplier/inst/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1 output NDP_core0/ndp_unit_0/genblk3[0].genblk1[0].SYS_ARRAY/SYS_ARRAY/PEROW[2].PECOL[0].PE/multiplier/inst/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP NDP_core0/ndp_unit_0/genblk3[0].genblk1[0].SYS_ARRAY/SYS_ARRAY/PEROW[2].PECOL[1].PE/adder/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP output NDP_core0/ndp_unit_0/genblk3[0].genblk1[0].SYS_ARRAY/SYS_ARRAY/PEROW[2].PECOL[1].PE/adder/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/PATTERNDETECT is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP NDP_core0/ndp_unit_0/genblk3[0].genblk1[0].SYS_ARRAY/SYS_ARRAY/PEROW[2].PECOL[1].PE/adder/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP output NDP_core0/ndp_unit_0/genblk3[0].genblk1[0].SYS_ARRAY/SYS_ARRAY/PEROW[2].PECOL[1].PE/adder/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP NDP_core0/ndp_unit_0/genblk3[0].genblk1[0].SYS_ARRAY/SYS_ARRAY/PEROW[2].PECOL[1].PE/adder/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP output NDP_core0/ndp_unit_0/genblk3[0].genblk1[0].SYS_ARRAY/SYS_ARRAY/PEROW[2].PECOL[1].PE/adder/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP NDP_core0/ndp_unit_0/genblk3[0].genblk1[0].SYS_ARRAY/SYS_ARRAY/PEROW[2].PECOL[1].PE/multiplier/inst/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1 output NDP_core0/ndp_unit_0/genblk3[0].genblk1[0].SYS_ARRAY/SYS_ARRAY/PEROW[2].PECOL[1].PE/multiplier/inst/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/PATTERNDETECT is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP NDP_core0/ndp_unit_0/genblk3[0].genblk1[0].SYS_ARRAY/SYS_ARRAY/PEROW[2].PECOL[1].PE/multiplier/inst/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1 output NDP_core0/ndp_unit_0/genblk3[0].genblk1[0].SYS_ARRAY/SYS_ARRAY/PEROW[2].PECOL[1].PE/multiplier/inst/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP NDP_core0/ndp_unit_0/genblk3[0].genblk1[0].SYS_ARRAY/SYS_ARRAY/PEROW[2].PECOL[2].PE/adder/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP output NDP_core0/ndp_unit_0/genblk3[0].genblk1[0].SYS_ARRAY/SYS_ARRAY/PEROW[2].PECOL[2].PE/adder/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/PATTERNDETECT is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP NDP_core0/ndp_unit_0/genblk3[0].genblk1[0].SYS_ARRAY/SYS_ARRAY/PEROW[2].PECOL[2].PE/adder/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP output NDP_core0/ndp_unit_0/genblk3[0].genblk1[0].SYS_ARRAY/SYS_ARRAY/PEROW[2].PECOL[2].PE/adder/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP NDP_core0/ndp_unit_0/genblk3[0].genblk1[0].SYS_ARRAY/SYS_ARRAY/PEROW[2].PECOL[2].PE/adder/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP output NDP_core0/ndp_unit_0/genblk3[0].genblk1[0].SYS_ARRAY/SYS_ARRAY/PEROW[2].PECOL[2].PE/adder/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP NDP_core0/ndp_unit_0/genblk3[0].genblk1[0].SYS_ARRAY/SYS_ARRAY/PEROW[2].PECOL[2].PE/multiplier/inst/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1 output NDP_core0/ndp_unit_0/genblk3[0].genblk1[0].SYS_ARRAY/SYS_ARRAY/PEROW[2].PECOL[2].PE/multiplier/inst/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/PATTERNDETECT is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP NDP_core0/ndp_unit_0/genblk3[0].genblk1[0].SYS_ARRAY/SYS_ARRAY/PEROW[2].PECOL[2].PE/multiplier/inst/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1 output NDP_core0/ndp_unit_0/genblk3[0].genblk1[0].SYS_ARRAY/SYS_ARRAY/PEROW[2].PECOL[2].PE/multiplier/inst/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP NDP_core0/ndp_unit_0/genblk3[0].genblk1[0].SYS_ARRAY/SYS_ARRAY/PEROW[2].PECOL[3].PE/adder/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP output NDP_core0/ndp_unit_0/genblk3[0].genblk1[0].SYS_ARRAY/SYS_ARRAY/PEROW[2].PECOL[3].PE/adder/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/PATTERNDETECT is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP NDP_core0/ndp_unit_0/genblk3[0].genblk1[0].SYS_ARRAY/SYS_ARRAY/PEROW[2].PECOL[3].PE/adder/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP output NDP_core0/ndp_unit_0/genblk3[0].genblk1[0].SYS_ARRAY/SYS_ARRAY/PEROW[2].PECOL[3].PE/adder/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP NDP_core0/ndp_unit_0/genblk3[0].genblk1[0].SYS_ARRAY/SYS_ARRAY/PEROW[2].PECOL[3].PE/adder/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP output NDP_core0/ndp_unit_0/genblk3[0].genblk1[0].SYS_ARRAY/SYS_ARRAY/PEROW[2].PECOL[3].PE/adder/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP NDP_core0/ndp_unit_0/genblk3[0].genblk1[0].SYS_ARRAY/SYS_ARRAY/PEROW[2].PECOL[3].PE/multiplier/inst/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1 output NDP_core0/ndp_unit_0/genblk3[0].genblk1[0].SYS_ARRAY/SYS_ARRAY/PEROW[2].PECOL[3].PE/multiplier/inst/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/PATTERNDETECT is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP NDP_core0/ndp_unit_0/genblk3[0].genblk1[0].SYS_ARRAY/SYS_ARRAY/PEROW[2].PECOL[3].PE/multiplier/inst/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1 output NDP_core0/ndp_unit_0/genblk3[0].genblk1[0].SYS_ARRAY/SYS_ARRAY/PEROW[2].PECOL[3].PE/multiplier/inst/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP NDP_core0/ndp_unit_0/genblk3[0].genblk1[0].SYS_ARRAY/SYS_ARRAY/PEROW[3].PECOL[0].PE/adder/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP output NDP_core0/ndp_unit_0/genblk3[0].genblk1[0].SYS_ARRAY/SYS_ARRAY/PEROW[3].PECOL[0].PE/adder/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/PATTERNDETECT is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP NDP_core0/ndp_unit_0/genblk3[0].genblk1[0].SYS_ARRAY/SYS_ARRAY/PEROW[3].PECOL[0].PE/adder/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP output NDP_core0/ndp_unit_0/genblk3[0].genblk1[0].SYS_ARRAY/SYS_ARRAY/PEROW[3].PECOL[0].PE/adder/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP NDP_core0/ndp_unit_0/genblk3[0].genblk1[0].SYS_ARRAY/SYS_ARRAY/PEROW[3].PECOL[0].PE/adder/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP output NDP_core0/ndp_unit_0/genblk3[0].genblk1[0].SYS_ARRAY/SYS_ARRAY/PEROW[3].PECOL[0].PE/adder/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP NDP_core0/ndp_unit_0/genblk3[0].genblk1[0].SYS_ARRAY/SYS_ARRAY/PEROW[3].PECOL[0].PE/multiplier/inst/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1 output NDP_core0/ndp_unit_0/genblk3[0].genblk1[0].SYS_ARRAY/SYS_ARRAY/PEROW[3].PECOL[0].PE/multiplier/inst/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/PATTERNDETECT is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP NDP_core0/ndp_unit_0/genblk3[0].genblk1[0].SYS_ARRAY/SYS_ARRAY/PEROW[3].PECOL[0].PE/multiplier/inst/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1 output NDP_core0/ndp_unit_0/genblk3[0].genblk1[0].SYS_ARRAY/SYS_ARRAY/PEROW[3].PECOL[0].PE/multiplier/inst/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP NDP_core0/ndp_unit_0/genblk3[0].genblk1[0].SYS_ARRAY/SYS_ARRAY/PEROW[3].PECOL[1].PE/adder/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP output NDP_core0/ndp_unit_0/genblk3[0].genblk1[0].SYS_ARRAY/SYS_ARRAY/PEROW[3].PECOL[1].PE/adder/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/PATTERNDETECT is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP NDP_core0/ndp_unit_0/genblk3[0].genblk1[0].SYS_ARRAY/SYS_ARRAY/PEROW[3].PECOL[1].PE/adder/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP output NDP_core0/ndp_unit_0/genblk3[0].genblk1[0].SYS_ARRAY/SYS_ARRAY/PEROW[3].PECOL[1].PE/adder/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP NDP_core0/ndp_unit_0/genblk3[0].genblk1[0].SYS_ARRAY/SYS_ARRAY/PEROW[3].PECOL[1].PE/adder/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP output NDP_core0/ndp_unit_0/genblk3[0].genblk1[0].SYS_ARRAY/SYS_ARRAY/PEROW[3].PECOL[1].PE/adder/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP NDP_core0/ndp_unit_0/genblk3[0].genblk1[0].SYS_ARRAY/SYS_ARRAY/PEROW[3].PECOL[1].PE/multiplier/inst/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1 output NDP_core0/ndp_unit_0/genblk3[0].genblk1[0].SYS_ARRAY/SYS_ARRAY/PEROW[3].PECOL[1].PE/multiplier/inst/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/PATTERNDETECT is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP NDP_core0/ndp_unit_0/genblk3[0].genblk1[0].SYS_ARRAY/SYS_ARRAY/PEROW[3].PECOL[1].PE/multiplier/inst/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1 output NDP_core0/ndp_unit_0/genblk3[0].genblk1[0].SYS_ARRAY/SYS_ARRAY/PEROW[3].PECOL[1].PE/multiplier/inst/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP NDP_core0/ndp_unit_0/genblk3[0].genblk1[0].SYS_ARRAY/SYS_ARRAY/PEROW[3].PECOL[2].PE/adder/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP output NDP_core0/ndp_unit_0/genblk3[0].genblk1[0].SYS_ARRAY/SYS_ARRAY/PEROW[3].PECOL[2].PE/adder/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/PATTERNDETECT is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP NDP_core0/ndp_unit_0/genblk3[0].genblk1[0].SYS_ARRAY/SYS_ARRAY/PEROW[3].PECOL[2].PE/adder/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP output NDP_core0/ndp_unit_0/genblk3[0].genblk1[0].SYS_ARRAY/SYS_ARRAY/PEROW[3].PECOL[2].PE/adder/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP NDP_core0/ndp_unit_0/genblk3[0].genblk1[0].SYS_ARRAY/SYS_ARRAY/PEROW[3].PECOL[2].PE/adder/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP output NDP_core0/ndp_unit_0/genblk3[0].genblk1[0].SYS_ARRAY/SYS_ARRAY/PEROW[3].PECOL[2].PE/adder/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP NDP_core0/ndp_unit_0/genblk3[0].genblk1[0].SYS_ARRAY/SYS_ARRAY/PEROW[3].PECOL[2].PE/multiplier/inst/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1 output NDP_core0/ndp_unit_0/genblk3[0].genblk1[0].SYS_ARRAY/SYS_ARRAY/PEROW[3].PECOL[2].PE/multiplier/inst/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/PATTERNDETECT is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP NDP_core0/ndp_unit_0/genblk3[0].genblk1[0].SYS_ARRAY/SYS_ARRAY/PEROW[3].PECOL[2].PE/multiplier/inst/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1 output NDP_core0/ndp_unit_0/genblk3[0].genblk1[0].SYS_ARRAY/SYS_ARRAY/PEROW[3].PECOL[2].PE/multiplier/inst/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP NDP_core0/ndp_unit_0/genblk3[0].genblk1[0].SYS_ARRAY/SYS_ARRAY/PEROW[3].PECOL[3].PE/adder/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP output NDP_core0/ndp_unit_0/genblk3[0].genblk1[0].SYS_ARRAY/SYS_ARRAY/PEROW[3].PECOL[3].PE/adder/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/PATTERNDETECT is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP NDP_core0/ndp_unit_0/genblk3[0].genblk1[0].SYS_ARRAY/SYS_ARRAY/PEROW[3].PECOL[3].PE/adder/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP output NDP_core0/ndp_unit_0/genblk3[0].genblk1[0].SYS_ARRAY/SYS_ARRAY/PEROW[3].PECOL[3].PE/adder/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP NDP_core0/ndp_unit_0/genblk3[0].genblk1[0].SYS_ARRAY/SYS_ARRAY/PEROW[3].PECOL[3].PE/adder/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP output NDP_core0/ndp_unit_0/genblk3[0].genblk1[0].SYS_ARRAY/SYS_ARRAY/PEROW[3].PECOL[3].PE/adder/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP NDP_core0/ndp_unit_0/genblk3[0].genblk1[0].SYS_ARRAY/SYS_ARRAY/PEROW[3].PECOL[3].PE/multiplier/inst/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1 output NDP_core0/ndp_unit_0/genblk3[0].genblk1[0].SYS_ARRAY/SYS_ARRAY/PEROW[3].PECOL[3].PE/multiplier/inst/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/PATTERNDETECT is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP NDP_core0/ndp_unit_0/genblk3[0].genblk1[0].SYS_ARRAY/SYS_ARRAY/PEROW[3].PECOL[3].PE/multiplier/inst/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1 output NDP_core0/ndp_unit_0/genblk3[0].genblk1[0].SYS_ARRAY/SYS_ARRAY/PEROW[3].PECOL[3].PE/multiplier/inst/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP NDP_core0/ndp_unit_0/genblk3[0].genblk1[10].SYS_ARRAY/SYS_ARRAY/PEROW[0].PECOL[0].PE/adder/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP output NDP_core0/ndp_unit_0/genblk3[0].genblk1[10].SYS_ARRAY/SYS_ARRAY/PEROW[0].PECOL[0].PE/adder/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/PATTERNDETECT is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP NDP_core0/ndp_unit_0/genblk3[0].genblk1[10].SYS_ARRAY/SYS_ARRAY/PEROW[0].PECOL[0].PE/adder/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP output NDP_core0/ndp_unit_0/genblk3[0].genblk1[10].SYS_ARRAY/SYS_ARRAY/PEROW[0].PECOL[0].PE/adder/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP NDP_core0/ndp_unit_0/genblk3[0].genblk1[10].SYS_ARRAY/SYS_ARRAY/PEROW[0].PECOL[0].PE/adder/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP output NDP_core0/ndp_unit_0/genblk3[0].genblk1[10].SYS_ARRAY/SYS_ARRAY/PEROW[0].PECOL[0].PE/adder/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP NDP_core0/ndp_unit_0/genblk3[0].genblk1[10].SYS_ARRAY/SYS_ARRAY/PEROW[0].PECOL[0].PE/multiplier/inst/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1 output NDP_core0/ndp_unit_0/genblk3[0].genblk1[10].SYS_ARRAY/SYS_ARRAY/PEROW[0].PECOL[0].PE/multiplier/inst/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/PATTERNDETECT is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP NDP_core0/ndp_unit_0/genblk3[0].genblk1[10].SYS_ARRAY/SYS_ARRAY/PEROW[0].PECOL[0].PE/multiplier/inst/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1 output NDP_core0/ndp_unit_0/genblk3[0].genblk1[10].SYS_ARRAY/SYS_ARRAY/PEROW[0].PECOL[0].PE/multiplier/inst/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP NDP_core0/ndp_unit_0/genblk3[0].genblk1[10].SYS_ARRAY/SYS_ARRAY/PEROW[0].PECOL[1].PE/adder/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP output NDP_core0/ndp_unit_0/genblk3[0].genblk1[10].SYS_ARRAY/SYS_ARRAY/PEROW[0].PECOL[1].PE/adder/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/PATTERNDETECT is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP NDP_core0/ndp_unit_0/genblk3[0].genblk1[10].SYS_ARRAY/SYS_ARRAY/PEROW[0].PECOL[1].PE/adder/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP output NDP_core0/ndp_unit_0/genblk3[0].genblk1[10].SYS_ARRAY/SYS_ARRAY/PEROW[0].PECOL[1].PE/adder/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP NDP_core0/ndp_unit_0/genblk3[0].genblk1[10].SYS_ARRAY/SYS_ARRAY/PEROW[0].PECOL[1].PE/adder/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP output NDP_core0/ndp_unit_0/genblk3[0].genblk1[10].SYS_ARRAY/SYS_ARRAY/PEROW[0].PECOL[1].PE/adder/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP NDP_core0/ndp_unit_0/genblk3[0].genblk1[10].SYS_ARRAY/SYS_ARRAY/PEROW[0].PECOL[1].PE/multiplier/inst/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1 output NDP_core0/ndp_unit_0/genblk3[0].genblk1[10].SYS_ARRAY/SYS_ARRAY/PEROW[0].PECOL[1].PE/multiplier/inst/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/PATTERNDETECT is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP NDP_core0/ndp_unit_0/genblk3[0].genblk1[10].SYS_ARRAY/SYS_ARRAY/PEROW[0].PECOL[1].PE/multiplier/inst/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1 output NDP_core0/ndp_unit_0/genblk3[0].genblk1[10].SYS_ARRAY/SYS_ARRAY/PEROW[0].PECOL[1].PE/multiplier/inst/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP NDP_core0/ndp_unit_0/genblk3[0].genblk1[10].SYS_ARRAY/SYS_ARRAY/PEROW[0].PECOL[2].PE/adder/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP output NDP_core0/ndp_unit_0/genblk3[0].genblk1[10].SYS_ARRAY/SYS_ARRAY/PEROW[0].PECOL[2].PE/adder/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/PATTERNDETECT is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP NDP_core0/ndp_unit_0/genblk3[0].genblk1[10].SYS_ARRAY/SYS_ARRAY/PEROW[0].PECOL[2].PE/adder/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP output NDP_core0/ndp_unit_0/genblk3[0].genblk1[10].SYS_ARRAY/SYS_ARRAY/PEROW[0].PECOL[2].PE/adder/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP NDP_core0/ndp_unit_0/genblk3[0].genblk1[10].SYS_ARRAY/SYS_ARRAY/PEROW[0].PECOL[2].PE/adder/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP output NDP_core0/ndp_unit_0/genblk3[0].genblk1[10].SYS_ARRAY/SYS_ARRAY/PEROW[0].PECOL[2].PE/adder/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP NDP_core0/ndp_unit_0/genblk3[0].genblk1[10].SYS_ARRAY/SYS_ARRAY/PEROW[0].PECOL[2].PE/multiplier/inst/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1 output NDP_core0/ndp_unit_0/genblk3[0].genblk1[10].SYS_ARRAY/SYS_ARRAY/PEROW[0].PECOL[2].PE/multiplier/inst/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/PATTERNDETECT is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP NDP_core0/ndp_unit_0/genblk3[0].genblk1[10].SYS_ARRAY/SYS_ARRAY/PEROW[0].PECOL[2].PE/multiplier/inst/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1 output NDP_core0/ndp_unit_0/genblk3[0].genblk1[10].SYS_ARRAY/SYS_ARRAY/PEROW[0].PECOL[2].PE/multiplier/inst/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP NDP_core0/ndp_unit_0/genblk3[0].genblk1[10].SYS_ARRAY/SYS_ARRAY/PEROW[0].PECOL[3].PE/adder/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP output NDP_core0/ndp_unit_0/genblk3[0].genblk1[10].SYS_ARRAY/SYS_ARRAY/PEROW[0].PECOL[3].PE/adder/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/PATTERNDETECT is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP NDP_core0/ndp_unit_0/genblk3[0].genblk1[10].SYS_ARRAY/SYS_ARRAY/PEROW[0].PECOL[3].PE/adder/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP output NDP_core0/ndp_unit_0/genblk3[0].genblk1[10].SYS_ARRAY/SYS_ARRAY/PEROW[0].PECOL[3].PE/adder/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP NDP_core0/ndp_unit_0/genblk3[0].genblk1[10].SYS_ARRAY/SYS_ARRAY/PEROW[0].PECOL[3].PE/adder/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP output NDP_core0/ndp_unit_0/genblk3[0].genblk1[10].SYS_ARRAY/SYS_ARRAY/PEROW[0].PECOL[3].PE/adder/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP NDP_core0/ndp_unit_0/genblk3[0].genblk1[10].SYS_ARRAY/SYS_ARRAY/PEROW[0].PECOL[3].PE/multiplier/inst/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1 output NDP_core0/ndp_unit_0/genblk3[0].genblk1[10].SYS_ARRAY/SYS_ARRAY/PEROW[0].PECOL[3].PE/multiplier/inst/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/PATTERNDETECT is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP NDP_core0/ndp_unit_0/genblk3[0].genblk1[10].SYS_ARRAY/SYS_ARRAY/PEROW[0].PECOL[3].PE/multiplier/inst/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1 output NDP_core0/ndp_unit_0/genblk3[0].genblk1[10].SYS_ARRAY/SYS_ARRAY/PEROW[0].PECOL[3].PE/multiplier/inst/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
INFO: [Common 17-14] Message 'DRC DPOP-1' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP NDP_core0/ndp_unit_0/genblk3[0].genblk1[0].SYS_ARRAY/SYS_ARRAY/PEROW[0].PECOL[0].PE/adder/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP multiplier stage NDP_core0/ndp_unit_0/genblk3[0].genblk1[0].SYS_ARRAY/SYS_ARRAY/PEROW[0].PECOL[0].PE/adder/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP NDP_core0/ndp_unit_0/genblk3[0].genblk1[0].SYS_ARRAY/SYS_ARRAY/PEROW[0].PECOL[0].PE/multiplier/inst/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1 multiplier stage NDP_core0/ndp_unit_0/genblk3[0].genblk1[0].SYS_ARRAY/SYS_ARRAY/PEROW[0].PECOL[0].PE/multiplier/inst/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/PATTERNDETECT is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP NDP_core0/ndp_unit_0/genblk3[0].genblk1[0].SYS_ARRAY/SYS_ARRAY/PEROW[0].PECOL[0].PE/multiplier/inst/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1 multiplier stage NDP_core0/ndp_unit_0/genblk3[0].genblk1[0].SYS_ARRAY/SYS_ARRAY/PEROW[0].PECOL[0].PE/multiplier/inst/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP NDP_core0/ndp_unit_0/genblk3[0].genblk1[0].SYS_ARRAY/SYS_ARRAY/PEROW[0].PECOL[1].PE/adder/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP multiplier stage NDP_core0/ndp_unit_0/genblk3[0].genblk1[0].SYS_ARRAY/SYS_ARRAY/PEROW[0].PECOL[1].PE/adder/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP NDP_core0/ndp_unit_0/genblk3[0].genblk1[0].SYS_ARRAY/SYS_ARRAY/PEROW[0].PECOL[1].PE/multiplier/inst/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1 multiplier stage NDP_core0/ndp_unit_0/genblk3[0].genblk1[0].SYS_ARRAY/SYS_ARRAY/PEROW[0].PECOL[1].PE/multiplier/inst/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/PATTERNDETECT is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP NDP_core0/ndp_unit_0/genblk3[0].genblk1[0].SYS_ARRAY/SYS_ARRAY/PEROW[0].PECOL[1].PE/multiplier/inst/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1 multiplier stage NDP_core0/ndp_unit_0/genblk3[0].genblk1[0].SYS_ARRAY/SYS_ARRAY/PEROW[0].PECOL[1].PE/multiplier/inst/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP NDP_core0/ndp_unit_0/genblk3[0].genblk1[0].SYS_ARRAY/SYS_ARRAY/PEROW[0].PECOL[2].PE/adder/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP multiplier stage NDP_core0/ndp_unit_0/genblk3[0].genblk1[0].SYS_ARRAY/SYS_ARRAY/PEROW[0].PECOL[2].PE/adder/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP NDP_core0/ndp_unit_0/genblk3[0].genblk1[0].SYS_ARRAY/SYS_ARRAY/PEROW[0].PECOL[2].PE/multiplier/inst/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1 multiplier stage NDP_core0/ndp_unit_0/genblk3[0].genblk1[0].SYS_ARRAY/SYS_ARRAY/PEROW[0].PECOL[2].PE/multiplier/inst/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/PATTERNDETECT is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP NDP_core0/ndp_unit_0/genblk3[0].genblk1[0].SYS_ARRAY/SYS_ARRAY/PEROW[0].PECOL[2].PE/multiplier/inst/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1 multiplier stage NDP_core0/ndp_unit_0/genblk3[0].genblk1[0].SYS_ARRAY/SYS_ARRAY/PEROW[0].PECOL[2].PE/multiplier/inst/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP NDP_core0/ndp_unit_0/genblk3[0].genblk1[0].SYS_ARRAY/SYS_ARRAY/PEROW[0].PECOL[3].PE/adder/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP multiplier stage NDP_core0/ndp_unit_0/genblk3[0].genblk1[0].SYS_ARRAY/SYS_ARRAY/PEROW[0].PECOL[3].PE/adder/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP NDP_core0/ndp_unit_0/genblk3[0].genblk1[0].SYS_ARRAY/SYS_ARRAY/PEROW[0].PECOL[3].PE/multiplier/inst/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1 multiplier stage NDP_core0/ndp_unit_0/genblk3[0].genblk1[0].SYS_ARRAY/SYS_ARRAY/PEROW[0].PECOL[3].PE/multiplier/inst/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/PATTERNDETECT is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP NDP_core0/ndp_unit_0/genblk3[0].genblk1[0].SYS_ARRAY/SYS_ARRAY/PEROW[0].PECOL[3].PE/multiplier/inst/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1 multiplier stage NDP_core0/ndp_unit_0/genblk3[0].genblk1[0].SYS_ARRAY/SYS_ARRAY/PEROW[0].PECOL[3].PE/multiplier/inst/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP NDP_core0/ndp_unit_0/genblk3[0].genblk1[0].SYS_ARRAY/SYS_ARRAY/PEROW[1].PECOL[0].PE/adder/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP multiplier stage NDP_core0/ndp_unit_0/genblk3[0].genblk1[0].SYS_ARRAY/SYS_ARRAY/PEROW[1].PECOL[0].PE/adder/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP NDP_core0/ndp_unit_0/genblk3[0].genblk1[0].SYS_ARRAY/SYS_ARRAY/PEROW[1].PECOL[0].PE/multiplier/inst/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1 multiplier stage NDP_core0/ndp_unit_0/genblk3[0].genblk1[0].SYS_ARRAY/SYS_ARRAY/PEROW[1].PECOL[0].PE/multiplier/inst/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/PATTERNDETECT is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP NDP_core0/ndp_unit_0/genblk3[0].genblk1[0].SYS_ARRAY/SYS_ARRAY/PEROW[1].PECOL[0].PE/multiplier/inst/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1 multiplier stage NDP_core0/ndp_unit_0/genblk3[0].genblk1[0].SYS_ARRAY/SYS_ARRAY/PEROW[1].PECOL[0].PE/multiplier/inst/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP NDP_core0/ndp_unit_0/genblk3[0].genblk1[0].SYS_ARRAY/SYS_ARRAY/PEROW[1].PECOL[1].PE/adder/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP multiplier stage NDP_core0/ndp_unit_0/genblk3[0].genblk1[0].SYS_ARRAY/SYS_ARRAY/PEROW[1].PECOL[1].PE/adder/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP NDP_core0/ndp_unit_0/genblk3[0].genblk1[0].SYS_ARRAY/SYS_ARRAY/PEROW[1].PECOL[1].PE/multiplier/inst/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1 multiplier stage NDP_core0/ndp_unit_0/genblk3[0].genblk1[0].SYS_ARRAY/SYS_ARRAY/PEROW[1].PECOL[1].PE/multiplier/inst/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/PATTERNDETECT is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP NDP_core0/ndp_unit_0/genblk3[0].genblk1[0].SYS_ARRAY/SYS_ARRAY/PEROW[1].PECOL[1].PE/multiplier/inst/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1 multiplier stage NDP_core0/ndp_unit_0/genblk3[0].genblk1[0].SYS_ARRAY/SYS_ARRAY/PEROW[1].PECOL[1].PE/multiplier/inst/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP NDP_core0/ndp_unit_0/genblk3[0].genblk1[0].SYS_ARRAY/SYS_ARRAY/PEROW[1].PECOL[2].PE/adder/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP multiplier stage NDP_core0/ndp_unit_0/genblk3[0].genblk1[0].SYS_ARRAY/SYS_ARRAY/PEROW[1].PECOL[2].PE/adder/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP NDP_core0/ndp_unit_0/genblk3[0].genblk1[0].SYS_ARRAY/SYS_ARRAY/PEROW[1].PECOL[2].PE/multiplier/inst/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1 multiplier stage NDP_core0/ndp_unit_0/genblk3[0].genblk1[0].SYS_ARRAY/SYS_ARRAY/PEROW[1].PECOL[2].PE/multiplier/inst/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/PATTERNDETECT is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP NDP_core0/ndp_unit_0/genblk3[0].genblk1[0].SYS_ARRAY/SYS_ARRAY/PEROW[1].PECOL[2].PE/multiplier/inst/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1 multiplier stage NDP_core0/ndp_unit_0/genblk3[0].genblk1[0].SYS_ARRAY/SYS_ARRAY/PEROW[1].PECOL[2].PE/multiplier/inst/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP NDP_core0/ndp_unit_0/genblk3[0].genblk1[0].SYS_ARRAY/SYS_ARRAY/PEROW[1].PECOL[3].PE/adder/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP multiplier stage NDP_core0/ndp_unit_0/genblk3[0].genblk1[0].SYS_ARRAY/SYS_ARRAY/PEROW[1].PECOL[3].PE/adder/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP NDP_core0/ndp_unit_0/genblk3[0].genblk1[0].SYS_ARRAY/SYS_ARRAY/PEROW[1].PECOL[3].PE/multiplier/inst/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1 multiplier stage NDP_core0/ndp_unit_0/genblk3[0].genblk1[0].SYS_ARRAY/SYS_ARRAY/PEROW[1].PECOL[3].PE/multiplier/inst/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/PATTERNDETECT is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP NDP_core0/ndp_unit_0/genblk3[0].genblk1[0].SYS_ARRAY/SYS_ARRAY/PEROW[1].PECOL[3].PE/multiplier/inst/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1 multiplier stage NDP_core0/ndp_unit_0/genblk3[0].genblk1[0].SYS_ARRAY/SYS_ARRAY/PEROW[1].PECOL[3].PE/multiplier/inst/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP NDP_core0/ndp_unit_0/genblk3[0].genblk1[0].SYS_ARRAY/SYS_ARRAY/PEROW[2].PECOL[0].PE/adder/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP multiplier stage NDP_core0/ndp_unit_0/genblk3[0].genblk1[0].SYS_ARRAY/SYS_ARRAY/PEROW[2].PECOL[0].PE/adder/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP NDP_core0/ndp_unit_0/genblk3[0].genblk1[0].SYS_ARRAY/SYS_ARRAY/PEROW[2].PECOL[0].PE/multiplier/inst/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1 multiplier stage NDP_core0/ndp_unit_0/genblk3[0].genblk1[0].SYS_ARRAY/SYS_ARRAY/PEROW[2].PECOL[0].PE/multiplier/inst/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/PATTERNDETECT is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP NDP_core0/ndp_unit_0/genblk3[0].genblk1[0].SYS_ARRAY/SYS_ARRAY/PEROW[2].PECOL[0].PE/multiplier/inst/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1 multiplier stage NDP_core0/ndp_unit_0/genblk3[0].genblk1[0].SYS_ARRAY/SYS_ARRAY/PEROW[2].PECOL[0].PE/multiplier/inst/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP NDP_core0/ndp_unit_0/genblk3[0].genblk1[0].SYS_ARRAY/SYS_ARRAY/PEROW[2].PECOL[1].PE/adder/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP multiplier stage NDP_core0/ndp_unit_0/genblk3[0].genblk1[0].SYS_ARRAY/SYS_ARRAY/PEROW[2].PECOL[1].PE/adder/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP NDP_core0/ndp_unit_0/genblk3[0].genblk1[0].SYS_ARRAY/SYS_ARRAY/PEROW[2].PECOL[1].PE/multiplier/inst/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1 multiplier stage NDP_core0/ndp_unit_0/genblk3[0].genblk1[0].SYS_ARRAY/SYS_ARRAY/PEROW[2].PECOL[1].PE/multiplier/inst/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/PATTERNDETECT is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP NDP_core0/ndp_unit_0/genblk3[0].genblk1[0].SYS_ARRAY/SYS_ARRAY/PEROW[2].PECOL[1].PE/multiplier/inst/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1 multiplier stage NDP_core0/ndp_unit_0/genblk3[0].genblk1[0].SYS_ARRAY/SYS_ARRAY/PEROW[2].PECOL[1].PE/multiplier/inst/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP NDP_core0/ndp_unit_0/genblk3[0].genblk1[0].SYS_ARRAY/SYS_ARRAY/PEROW[2].PECOL[2].PE/adder/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP multiplier stage NDP_core0/ndp_unit_0/genblk3[0].genblk1[0].SYS_ARRAY/SYS_ARRAY/PEROW[2].PECOL[2].PE/adder/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP NDP_core0/ndp_unit_0/genblk3[0].genblk1[0].SYS_ARRAY/SYS_ARRAY/PEROW[2].PECOL[2].PE/multiplier/inst/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1 multiplier stage NDP_core0/ndp_unit_0/genblk3[0].genblk1[0].SYS_ARRAY/SYS_ARRAY/PEROW[2].PECOL[2].PE/multiplier/inst/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/PATTERNDETECT is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP NDP_core0/ndp_unit_0/genblk3[0].genblk1[0].SYS_ARRAY/SYS_ARRAY/PEROW[2].PECOL[2].PE/multiplier/inst/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1 multiplier stage NDP_core0/ndp_unit_0/genblk3[0].genblk1[0].SYS_ARRAY/SYS_ARRAY/PEROW[2].PECOL[2].PE/multiplier/inst/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP NDP_core0/ndp_unit_0/genblk3[0].genblk1[0].SYS_ARRAY/SYS_ARRAY/PEROW[2].PECOL[3].PE/adder/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP multiplier stage NDP_core0/ndp_unit_0/genblk3[0].genblk1[0].SYS_ARRAY/SYS_ARRAY/PEROW[2].PECOL[3].PE/adder/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP NDP_core0/ndp_unit_0/genblk3[0].genblk1[0].SYS_ARRAY/SYS_ARRAY/PEROW[2].PECOL[3].PE/multiplier/inst/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1 multiplier stage NDP_core0/ndp_unit_0/genblk3[0].genblk1[0].SYS_ARRAY/SYS_ARRAY/PEROW[2].PECOL[3].PE/multiplier/inst/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/PATTERNDETECT is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP NDP_core0/ndp_unit_0/genblk3[0].genblk1[0].SYS_ARRAY/SYS_ARRAY/PEROW[2].PECOL[3].PE/multiplier/inst/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1 multiplier stage NDP_core0/ndp_unit_0/genblk3[0].genblk1[0].SYS_ARRAY/SYS_ARRAY/PEROW[2].PECOL[3].PE/multiplier/inst/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP NDP_core0/ndp_unit_0/genblk3[0].genblk1[0].SYS_ARRAY/SYS_ARRAY/PEROW[3].PECOL[0].PE/adder/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP multiplier stage NDP_core0/ndp_unit_0/genblk3[0].genblk1[0].SYS_ARRAY/SYS_ARRAY/PEROW[3].PECOL[0].PE/adder/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP NDP_core0/ndp_unit_0/genblk3[0].genblk1[0].SYS_ARRAY/SYS_ARRAY/PEROW[3].PECOL[0].PE/multiplier/inst/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1 multiplier stage NDP_core0/ndp_unit_0/genblk3[0].genblk1[0].SYS_ARRAY/SYS_ARRAY/PEROW[3].PECOL[0].PE/multiplier/inst/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/PATTERNDETECT is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP NDP_core0/ndp_unit_0/genblk3[0].genblk1[0].SYS_ARRAY/SYS_ARRAY/PEROW[3].PECOL[0].PE/multiplier/inst/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1 multiplier stage NDP_core0/ndp_unit_0/genblk3[0].genblk1[0].SYS_ARRAY/SYS_ARRAY/PEROW[3].PECOL[0].PE/multiplier/inst/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP NDP_core0/ndp_unit_0/genblk3[0].genblk1[0].SYS_ARRAY/SYS_ARRAY/PEROW[3].PECOL[1].PE/adder/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP multiplier stage NDP_core0/ndp_unit_0/genblk3[0].genblk1[0].SYS_ARRAY/SYS_ARRAY/PEROW[3].PECOL[1].PE/adder/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP NDP_core0/ndp_unit_0/genblk3[0].genblk1[0].SYS_ARRAY/SYS_ARRAY/PEROW[3].PECOL[1].PE/multiplier/inst/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1 multiplier stage NDP_core0/ndp_unit_0/genblk3[0].genblk1[0].SYS_ARRAY/SYS_ARRAY/PEROW[3].PECOL[1].PE/multiplier/inst/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/PATTERNDETECT is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP NDP_core0/ndp_unit_0/genblk3[0].genblk1[0].SYS_ARRAY/SYS_ARRAY/PEROW[3].PECOL[1].PE/multiplier/inst/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1 multiplier stage NDP_core0/ndp_unit_0/genblk3[0].genblk1[0].SYS_ARRAY/SYS_ARRAY/PEROW[3].PECOL[1].PE/multiplier/inst/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP NDP_core0/ndp_unit_0/genblk3[0].genblk1[0].SYS_ARRAY/SYS_ARRAY/PEROW[3].PECOL[2].PE/adder/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP multiplier stage NDP_core0/ndp_unit_0/genblk3[0].genblk1[0].SYS_ARRAY/SYS_ARRAY/PEROW[3].PECOL[2].PE/adder/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP NDP_core0/ndp_unit_0/genblk3[0].genblk1[0].SYS_ARRAY/SYS_ARRAY/PEROW[3].PECOL[2].PE/multiplier/inst/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1 multiplier stage NDP_core0/ndp_unit_0/genblk3[0].genblk1[0].SYS_ARRAY/SYS_ARRAY/PEROW[3].PECOL[2].PE/multiplier/inst/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/PATTERNDETECT is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP NDP_core0/ndp_unit_0/genblk3[0].genblk1[0].SYS_ARRAY/SYS_ARRAY/PEROW[3].PECOL[2].PE/multiplier/inst/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1 multiplier stage NDP_core0/ndp_unit_0/genblk3[0].genblk1[0].SYS_ARRAY/SYS_ARRAY/PEROW[3].PECOL[2].PE/multiplier/inst/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP NDP_core0/ndp_unit_0/genblk3[0].genblk1[0].SYS_ARRAY/SYS_ARRAY/PEROW[3].PECOL[3].PE/adder/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP multiplier stage NDP_core0/ndp_unit_0/genblk3[0].genblk1[0].SYS_ARRAY/SYS_ARRAY/PEROW[3].PECOL[3].PE/adder/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP NDP_core0/ndp_unit_0/genblk3[0].genblk1[0].SYS_ARRAY/SYS_ARRAY/PEROW[3].PECOL[3].PE/multiplier/inst/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1 multiplier stage NDP_core0/ndp_unit_0/genblk3[0].genblk1[0].SYS_ARRAY/SYS_ARRAY/PEROW[3].PECOL[3].PE/multiplier/inst/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/PATTERNDETECT is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP NDP_core0/ndp_unit_0/genblk3[0].genblk1[0].SYS_ARRAY/SYS_ARRAY/PEROW[3].PECOL[3].PE/multiplier/inst/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1 multiplier stage NDP_core0/ndp_unit_0/genblk3[0].genblk1[0].SYS_ARRAY/SYS_ARRAY/PEROW[3].PECOL[3].PE/multiplier/inst/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP NDP_core0/ndp_unit_0/genblk3[0].genblk1[10].SYS_ARRAY/SYS_ARRAY/PEROW[0].PECOL[0].PE/adder/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP multiplier stage NDP_core0/ndp_unit_0/genblk3[0].genblk1[10].SYS_ARRAY/SYS_ARRAY/PEROW[0].PECOL[0].PE/adder/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP NDP_core0/ndp_unit_0/genblk3[0].genblk1[10].SYS_ARRAY/SYS_ARRAY/PEROW[0].PECOL[0].PE/multiplier/inst/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1 multiplier stage NDP_core0/ndp_unit_0/genblk3[0].genblk1[10].SYS_ARRAY/SYS_ARRAY/PEROW[0].PECOL[0].PE/multiplier/inst/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/PATTERNDETECT is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP NDP_core0/ndp_unit_0/genblk3[0].genblk1[10].SYS_ARRAY/SYS_ARRAY/PEROW[0].PECOL[0].PE/multiplier/inst/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1 multiplier stage NDP_core0/ndp_unit_0/genblk3[0].genblk1[10].SYS_ARRAY/SYS_ARRAY/PEROW[0].PECOL[0].PE/multiplier/inst/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP NDP_core0/ndp_unit_0/genblk3[0].genblk1[10].SYS_ARRAY/SYS_ARRAY/PEROW[0].PECOL[1].PE/adder/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP multiplier stage NDP_core0/ndp_unit_0/genblk3[0].genblk1[10].SYS_ARRAY/SYS_ARRAY/PEROW[0].PECOL[1].PE/adder/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP NDP_core0/ndp_unit_0/genblk3[0].genblk1[10].SYS_ARRAY/SYS_ARRAY/PEROW[0].PECOL[1].PE/multiplier/inst/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1 multiplier stage NDP_core0/ndp_unit_0/genblk3[0].genblk1[10].SYS_ARRAY/SYS_ARRAY/PEROW[0].PECOL[1].PE/multiplier/inst/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/PATTERNDETECT is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP NDP_core0/ndp_unit_0/genblk3[0].genblk1[10].SYS_ARRAY/SYS_ARRAY/PEROW[0].PECOL[1].PE/multiplier/inst/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1 multiplier stage NDP_core0/ndp_unit_0/genblk3[0].genblk1[10].SYS_ARRAY/SYS_ARRAY/PEROW[0].PECOL[1].PE/multiplier/inst/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP NDP_core0/ndp_unit_0/genblk3[0].genblk1[10].SYS_ARRAY/SYS_ARRAY/PEROW[0].PECOL[2].PE/adder/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP multiplier stage NDP_core0/ndp_unit_0/genblk3[0].genblk1[10].SYS_ARRAY/SYS_ARRAY/PEROW[0].PECOL[2].PE/adder/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP NDP_core0/ndp_unit_0/genblk3[0].genblk1[10].SYS_ARRAY/SYS_ARRAY/PEROW[0].PECOL[2].PE/multiplier/inst/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1 multiplier stage NDP_core0/ndp_unit_0/genblk3[0].genblk1[10].SYS_ARRAY/SYS_ARRAY/PEROW[0].PECOL[2].PE/multiplier/inst/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/PATTERNDETECT is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP NDP_core0/ndp_unit_0/genblk3[0].genblk1[10].SYS_ARRAY/SYS_ARRAY/PEROW[0].PECOL[2].PE/multiplier/inst/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1 multiplier stage NDP_core0/ndp_unit_0/genblk3[0].genblk1[10].SYS_ARRAY/SYS_ARRAY/PEROW[0].PECOL[2].PE/multiplier/inst/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP NDP_core0/ndp_unit_0/genblk3[0].genblk1[10].SYS_ARRAY/SYS_ARRAY/PEROW[0].PECOL[3].PE/adder/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP multiplier stage NDP_core0/ndp_unit_0/genblk3[0].genblk1[10].SYS_ARRAY/SYS_ARRAY/PEROW[0].PECOL[3].PE/adder/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP NDP_core0/ndp_unit_0/genblk3[0].genblk1[10].SYS_ARRAY/SYS_ARRAY/PEROW[0].PECOL[3].PE/multiplier/inst/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1 multiplier stage NDP_core0/ndp_unit_0/genblk3[0].genblk1[10].SYS_ARRAY/SYS_ARRAY/PEROW[0].PECOL[3].PE/multiplier/inst/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/PATTERNDETECT is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP NDP_core0/ndp_unit_0/genblk3[0].genblk1[10].SYS_ARRAY/SYS_ARRAY/PEROW[0].PECOL[3].PE/multiplier/inst/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1 multiplier stage NDP_core0/ndp_unit_0/genblk3[0].genblk1[10].SYS_ARRAY/SYS_ARRAY/PEROW[0].PECOL[3].PE/multiplier/inst/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP NDP_core0/ndp_unit_0/genblk3[0].genblk1[10].SYS_ARRAY/SYS_ARRAY/PEROW[1].PECOL[0].PE/adder/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP multiplier stage NDP_core0/ndp_unit_0/genblk3[0].genblk1[10].SYS_ARRAY/SYS_ARRAY/PEROW[1].PECOL[0].PE/adder/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP NDP_core0/ndp_unit_0/genblk3[0].genblk1[10].SYS_ARRAY/SYS_ARRAY/PEROW[1].PECOL[0].PE/multiplier/inst/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1 multiplier stage NDP_core0/ndp_unit_0/genblk3[0].genblk1[10].SYS_ARRAY/SYS_ARRAY/PEROW[1].PECOL[0].PE/multiplier/inst/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/PATTERNDETECT is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP NDP_core0/ndp_unit_0/genblk3[0].genblk1[10].SYS_ARRAY/SYS_ARRAY/PEROW[1].PECOL[0].PE/multiplier/inst/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1 multiplier stage NDP_core0/ndp_unit_0/genblk3[0].genblk1[10].SYS_ARRAY/SYS_ARRAY/PEROW[1].PECOL[0].PE/multiplier/inst/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP NDP_core0/ndp_unit_0/genblk3[0].genblk1[10].SYS_ARRAY/SYS_ARRAY/PEROW[1].PECOL[1].PE/adder/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP multiplier stage NDP_core0/ndp_unit_0/genblk3[0].genblk1[10].SYS_ARRAY/SYS_ARRAY/PEROW[1].PECOL[1].PE/adder/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP NDP_core0/ndp_unit_0/genblk3[0].genblk1[10].SYS_ARRAY/SYS_ARRAY/PEROW[1].PECOL[1].PE/multiplier/inst/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1 multiplier stage NDP_core0/ndp_unit_0/genblk3[0].genblk1[10].SYS_ARRAY/SYS_ARRAY/PEROW[1].PECOL[1].PE/multiplier/inst/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/PATTERNDETECT is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP NDP_core0/ndp_unit_0/genblk3[0].genblk1[10].SYS_ARRAY/SYS_ARRAY/PEROW[1].PECOL[1].PE/multiplier/inst/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1 multiplier stage NDP_core0/ndp_unit_0/genblk3[0].genblk1[10].SYS_ARRAY/SYS_ARRAY/PEROW[1].PECOL[1].PE/multiplier/inst/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP NDP_core0/ndp_unit_0/genblk3[0].genblk1[10].SYS_ARRAY/SYS_ARRAY/PEROW[1].PECOL[2].PE/adder/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP multiplier stage NDP_core0/ndp_unit_0/genblk3[0].genblk1[10].SYS_ARRAY/SYS_ARRAY/PEROW[1].PECOL[2].PE/adder/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP NDP_core0/ndp_unit_0/genblk3[0].genblk1[10].SYS_ARRAY/SYS_ARRAY/PEROW[1].PECOL[2].PE/multiplier/inst/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1 multiplier stage NDP_core0/ndp_unit_0/genblk3[0].genblk1[10].SYS_ARRAY/SYS_ARRAY/PEROW[1].PECOL[2].PE/multiplier/inst/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/PATTERNDETECT is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP NDP_core0/ndp_unit_0/genblk3[0].genblk1[10].SYS_ARRAY/SYS_ARRAY/PEROW[1].PECOL[2].PE/multiplier/inst/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1 multiplier stage NDP_core0/ndp_unit_0/genblk3[0].genblk1[10].SYS_ARRAY/SYS_ARRAY/PEROW[1].PECOL[2].PE/multiplier/inst/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP NDP_core0/ndp_unit_0/genblk3[0].genblk1[10].SYS_ARRAY/SYS_ARRAY/PEROW[1].PECOL[3].PE/adder/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP multiplier stage NDP_core0/ndp_unit_0/genblk3[0].genblk1[10].SYS_ARRAY/SYS_ARRAY/PEROW[1].PECOL[3].PE/adder/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP NDP_core0/ndp_unit_0/genblk3[0].genblk1[10].SYS_ARRAY/SYS_ARRAY/PEROW[1].PECOL[3].PE/multiplier/inst/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1 multiplier stage NDP_core0/ndp_unit_0/genblk3[0].genblk1[10].SYS_ARRAY/SYS_ARRAY/PEROW[1].PECOL[3].PE/multiplier/inst/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/PATTERNDETECT is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP NDP_core0/ndp_unit_0/genblk3[0].genblk1[10].SYS_ARRAY/SYS_ARRAY/PEROW[1].PECOL[3].PE/multiplier/inst/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1 multiplier stage NDP_core0/ndp_unit_0/genblk3[0].genblk1[10].SYS_ARRAY/SYS_ARRAY/PEROW[1].PECOL[3].PE/multiplier/inst/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP NDP_core0/ndp_unit_0/genblk3[0].genblk1[10].SYS_ARRAY/SYS_ARRAY/PEROW[2].PECOL[0].PE/adder/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP multiplier stage NDP_core0/ndp_unit_0/genblk3[0].genblk1[10].SYS_ARRAY/SYS_ARRAY/PEROW[2].PECOL[0].PE/adder/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP NDP_core0/ndp_unit_0/genblk3[0].genblk1[10].SYS_ARRAY/SYS_ARRAY/PEROW[2].PECOL[0].PE/multiplier/inst/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1 multiplier stage NDP_core0/ndp_unit_0/genblk3[0].genblk1[10].SYS_ARRAY/SYS_ARRAY/PEROW[2].PECOL[0].PE/multiplier/inst/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/PATTERNDETECT is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP NDP_core0/ndp_unit_0/genblk3[0].genblk1[10].SYS_ARRAY/SYS_ARRAY/PEROW[2].PECOL[0].PE/multiplier/inst/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1 multiplier stage NDP_core0/ndp_unit_0/genblk3[0].genblk1[10].SYS_ARRAY/SYS_ARRAY/PEROW[2].PECOL[0].PE/multiplier/inst/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP NDP_core0/ndp_unit_0/genblk3[0].genblk1[10].SYS_ARRAY/SYS_ARRAY/PEROW[2].PECOL[1].PE/adder/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP multiplier stage NDP_core0/ndp_unit_0/genblk3[0].genblk1[10].SYS_ARRAY/SYS_ARRAY/PEROW[2].PECOL[1].PE/adder/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP NDP_core0/ndp_unit_0/genblk3[0].genblk1[10].SYS_ARRAY/SYS_ARRAY/PEROW[2].PECOL[1].PE/multiplier/inst/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1 multiplier stage NDP_core0/ndp_unit_0/genblk3[0].genblk1[10].SYS_ARRAY/SYS_ARRAY/PEROW[2].PECOL[1].PE/multiplier/inst/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/PATTERNDETECT is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP NDP_core0/ndp_unit_0/genblk3[0].genblk1[10].SYS_ARRAY/SYS_ARRAY/PEROW[2].PECOL[1].PE/multiplier/inst/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1 multiplier stage NDP_core0/ndp_unit_0/genblk3[0].genblk1[10].SYS_ARRAY/SYS_ARRAY/PEROW[2].PECOL[1].PE/multiplier/inst/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP NDP_core0/ndp_unit_0/genblk3[0].genblk1[10].SYS_ARRAY/SYS_ARRAY/PEROW[2].PECOL[2].PE/adder/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP multiplier stage NDP_core0/ndp_unit_0/genblk3[0].genblk1[10].SYS_ARRAY/SYS_ARRAY/PEROW[2].PECOL[2].PE/adder/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP NDP_core0/ndp_unit_0/genblk3[0].genblk1[10].SYS_ARRAY/SYS_ARRAY/PEROW[2].PECOL[2].PE/multiplier/inst/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1 multiplier stage NDP_core0/ndp_unit_0/genblk3[0].genblk1[10].SYS_ARRAY/SYS_ARRAY/PEROW[2].PECOL[2].PE/multiplier/inst/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/PATTERNDETECT is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP NDP_core0/ndp_unit_0/genblk3[0].genblk1[10].SYS_ARRAY/SYS_ARRAY/PEROW[2].PECOL[2].PE/multiplier/inst/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1 multiplier stage NDP_core0/ndp_unit_0/genblk3[0].genblk1[10].SYS_ARRAY/SYS_ARRAY/PEROW[2].PECOL[2].PE/multiplier/inst/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP NDP_core0/ndp_unit_0/genblk3[0].genblk1[10].SYS_ARRAY/SYS_ARRAY/PEROW[2].PECOL[3].PE/adder/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP multiplier stage NDP_core0/ndp_unit_0/genblk3[0].genblk1[10].SYS_ARRAY/SYS_ARRAY/PEROW[2].PECOL[3].PE/adder/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP NDP_core0/ndp_unit_0/genblk3[0].genblk1[10].SYS_ARRAY/SYS_ARRAY/PEROW[2].PECOL[3].PE/multiplier/inst/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1 multiplier stage NDP_core0/ndp_unit_0/genblk3[0].genblk1[10].SYS_ARRAY/SYS_ARRAY/PEROW[2].PECOL[3].PE/multiplier/inst/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/PATTERNDETECT is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP NDP_core0/ndp_unit_0/genblk3[0].genblk1[10].SYS_ARRAY/SYS_ARRAY/PEROW[2].PECOL[3].PE/multiplier/inst/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1 multiplier stage NDP_core0/ndp_unit_0/genblk3[0].genblk1[10].SYS_ARRAY/SYS_ARRAY/PEROW[2].PECOL[3].PE/multiplier/inst/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP NDP_core0/ndp_unit_0/genblk3[0].genblk1[10].SYS_ARRAY/SYS_ARRAY/PEROW[3].PECOL[0].PE/adder/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP multiplier stage NDP_core0/ndp_unit_0/genblk3[0].genblk1[10].SYS_ARRAY/SYS_ARRAY/PEROW[3].PECOL[0].PE/adder/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP NDP_core0/ndp_unit_0/genblk3[0].genblk1[10].SYS_ARRAY/SYS_ARRAY/PEROW[3].PECOL[0].PE/multiplier/inst/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1 multiplier stage NDP_core0/ndp_unit_0/genblk3[0].genblk1[10].SYS_ARRAY/SYS_ARRAY/PEROW[3].PECOL[0].PE/multiplier/inst/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/PATTERNDETECT is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP NDP_core0/ndp_unit_0/genblk3[0].genblk1[10].SYS_ARRAY/SYS_ARRAY/PEROW[3].PECOL[0].PE/multiplier/inst/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1 multiplier stage NDP_core0/ndp_unit_0/genblk3[0].genblk1[10].SYS_ARRAY/SYS_ARRAY/PEROW[3].PECOL[0].PE/multiplier/inst/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP NDP_core0/ndp_unit_0/genblk3[0].genblk1[10].SYS_ARRAY/SYS_ARRAY/PEROW[3].PECOL[1].PE/adder/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP multiplier stage NDP_core0/ndp_unit_0/genblk3[0].genblk1[10].SYS_ARRAY/SYS_ARRAY/PEROW[3].PECOL[1].PE/adder/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP NDP_core0/ndp_unit_0/genblk3[0].genblk1[10].SYS_ARRAY/SYS_ARRAY/PEROW[3].PECOL[1].PE/multiplier/inst/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1 multiplier stage NDP_core0/ndp_unit_0/genblk3[0].genblk1[10].SYS_ARRAY/SYS_ARRAY/PEROW[3].PECOL[1].PE/multiplier/inst/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/PATTERNDETECT is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP NDP_core0/ndp_unit_0/genblk3[0].genblk1[10].SYS_ARRAY/SYS_ARRAY/PEROW[3].PECOL[1].PE/multiplier/inst/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1 multiplier stage NDP_core0/ndp_unit_0/genblk3[0].genblk1[10].SYS_ARRAY/SYS_ARRAY/PEROW[3].PECOL[1].PE/multiplier/inst/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP NDP_core0/ndp_unit_0/genblk3[0].genblk1[10].SYS_ARRAY/SYS_ARRAY/PEROW[3].PECOL[2].PE/adder/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP multiplier stage NDP_core0/ndp_unit_0/genblk3[0].genblk1[10].SYS_ARRAY/SYS_ARRAY/PEROW[3].PECOL[2].PE/adder/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP NDP_core0/ndp_unit_0/genblk3[0].genblk1[10].SYS_ARRAY/SYS_ARRAY/PEROW[3].PECOL[2].PE/multiplier/inst/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1 multiplier stage NDP_core0/ndp_unit_0/genblk3[0].genblk1[10].SYS_ARRAY/SYS_ARRAY/PEROW[3].PECOL[2].PE/multiplier/inst/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/PATTERNDETECT is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP NDP_core0/ndp_unit_0/genblk3[0].genblk1[10].SYS_ARRAY/SYS_ARRAY/PEROW[3].PECOL[2].PE/multiplier/inst/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1 multiplier stage NDP_core0/ndp_unit_0/genblk3[0].genblk1[10].SYS_ARRAY/SYS_ARRAY/PEROW[3].PECOL[2].PE/multiplier/inst/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP NDP_core0/ndp_unit_0/genblk3[0].genblk1[10].SYS_ARRAY/SYS_ARRAY/PEROW[3].PECOL[3].PE/adder/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP multiplier stage NDP_core0/ndp_unit_0/genblk3[0].genblk1[10].SYS_ARRAY/SYS_ARRAY/PEROW[3].PECOL[3].PE/adder/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP NDP_core0/ndp_unit_0/genblk3[0].genblk1[10].SYS_ARRAY/SYS_ARRAY/PEROW[3].PECOL[3].PE/multiplier/inst/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1 multiplier stage NDP_core0/ndp_unit_0/genblk3[0].genblk1[10].SYS_ARRAY/SYS_ARRAY/PEROW[3].PECOL[3].PE/multiplier/inst/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/PATTERNDETECT is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP NDP_core0/ndp_unit_0/genblk3[0].genblk1[10].SYS_ARRAY/SYS_ARRAY/PEROW[3].PECOL[3].PE/multiplier/inst/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1 multiplier stage NDP_core0/ndp_unit_0/genblk3[0].genblk1[10].SYS_ARRAY/SYS_ARRAY/PEROW[3].PECOL[3].PE/multiplier/inst/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP NDP_core0/ndp_unit_0/genblk3[0].genblk1[11].SYS_ARRAY/SYS_ARRAY/PEROW[0].PECOL[0].PE/adder/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP multiplier stage NDP_core0/ndp_unit_0/genblk3[0].genblk1[11].SYS_ARRAY/SYS_ARRAY/PEROW[0].PECOL[0].PE/adder/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP NDP_core0/ndp_unit_0/genblk3[0].genblk1[11].SYS_ARRAY/SYS_ARRAY/PEROW[0].PECOL[0].PE/multiplier/inst/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1 multiplier stage NDP_core0/ndp_unit_0/genblk3[0].genblk1[11].SYS_ARRAY/SYS_ARRAY/PEROW[0].PECOL[0].PE/multiplier/inst/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/PATTERNDETECT is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP NDP_core0/ndp_unit_0/genblk3[0].genblk1[11].SYS_ARRAY/SYS_ARRAY/PEROW[0].PECOL[0].PE/multiplier/inst/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1 multiplier stage NDP_core0/ndp_unit_0/genblk3[0].genblk1[11].SYS_ARRAY/SYS_ARRAY/PEROW[0].PECOL[0].PE/multiplier/inst/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP NDP_core0/ndp_unit_0/genblk3[0].genblk1[11].SYS_ARRAY/SYS_ARRAY/PEROW[0].PECOL[1].PE/adder/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP multiplier stage NDP_core0/ndp_unit_0/genblk3[0].genblk1[11].SYS_ARRAY/SYS_ARRAY/PEROW[0].PECOL[1].PE/adder/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
INFO: [Common 17-14] Message 'DRC DPOP-2' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
WARNING: [DRC PDCN-1569] LUT equation term check: Used physical LUT pin 'A2' of cell dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.id_state[0]_i_1 (pin dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.id_state[0]_i_1/I0) is not included in the LUT equation: 'O6=(A6+~A6)*((A5))'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [DRC PDCN-1569] LUT equation term check: Used physical LUT pin 'A2' of cell system_wrapper0/system_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_i_1 (pin system_wrapper0/system_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_i_1/I1) is not included in the LUT equation: 'O6=(A5)+((~A5)*(~A1)*A3)'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [DRC PDCN-1569] LUT equation term check: Used physical LUT pin 'A3' of cell dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid[31]_i_1 (pin dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid[31]_i_1/I0) is not included in the LUT equation: 'O5=(A1*A2)+(A1*(~A2)*(~A5))+((~A1))'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [DRC PDCN-1569] LUT equation term check: Used physical LUT pin 'A3' of cell system_wrapper0/system_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_i_1 (pin system_wrapper0/system_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_i_1/I1) is not included in the LUT equation: 'O6=(A5)+((~A5)*(~A2)*A1)'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [DRC PDCN-1569] LUT equation term check: Used physical LUT pin 'A4' of cell dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid[31]_i_1 (pin dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid[31]_i_1/I1) is not included in the LUT equation: 'O5=(A1*A2)+(A1*(~A2)*(~A5))+((~A1))'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [DRC PDCN-1569] LUT equation term check: Used physical LUT pin 'A4' of cell system_wrapper0/system_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_i_1 (pin system_wrapper0/system_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_i_1/I1) is not included in the LUT equation: 'O6=(A1)+((~A1)*(~A5)*A6)'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 NDP_core0/scratch_pad0/genblk1[0].bram_x/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram has an input control pin NDP_core0/scratch_pad0/genblk1[0].bram_x/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRBWRADDR[5] (net: NDP_core0/scratch_pad0/genblk1[0].bram_x/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addrb[0]) which is driven by a register (NDP_core0/data_out_addr_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 NDP_core0/scratch_pad0/genblk1[0].bram_x/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram has an input control pin NDP_core0/scratch_pad0/genblk1[0].bram_x/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRBWRADDR[5] (net: NDP_core0/scratch_pad0/genblk1[0].bram_x/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/addrb[0]) which is driven by a register (NDP_core0/data_out_addr_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 NDP_core0/scratch_pad0/genblk1[10].bram_x/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram has an input control pin NDP_core0/scratch_pad0/genblk1[10].bram_x/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRBWRADDR[5] (net: NDP_core0/scratch_pad0/genblk1[10].bram_x/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addrb[0]) which is driven by a register (NDP_core0/data_out_addr_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 NDP_core0/scratch_pad0/genblk1[10].bram_x/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram has an input control pin NDP_core0/scratch_pad0/genblk1[10].bram_x/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRBWRADDR[5] (net: NDP_core0/scratch_pad0/genblk1[10].bram_x/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/addrb[0]) which is driven by a register (NDP_core0/data_out_addr_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 NDP_core0/scratch_pad0/genblk1[11].bram_x/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram has an input control pin NDP_core0/scratch_pad0/genblk1[11].bram_x/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRBWRADDR[5] (net: NDP_core0/scratch_pad0/genblk1[11].bram_x/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addrb[0]) which is driven by a register (NDP_core0/data_out_addr_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 NDP_core0/scratch_pad0/genblk1[11].bram_x/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram has an input control pin NDP_core0/scratch_pad0/genblk1[11].bram_x/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRBWRADDR[5] (net: NDP_core0/scratch_pad0/genblk1[11].bram_x/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/addrb[0]) which is driven by a register (NDP_core0/data_out_addr_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 NDP_core0/scratch_pad0/genblk1[12].bram_x/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram has an input control pin NDP_core0/scratch_pad0/genblk1[12].bram_x/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRBWRADDR[5] (net: NDP_core0/scratch_pad0/genblk1[12].bram_x/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addrb[0]) which is driven by a register (NDP_core0/data_out_addr_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 NDP_core0/scratch_pad0/genblk1[12].bram_x/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram has an input control pin NDP_core0/scratch_pad0/genblk1[12].bram_x/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRBWRADDR[5] (net: NDP_core0/scratch_pad0/genblk1[12].bram_x/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/addrb[0]) which is driven by a register (NDP_core0/data_out_addr_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 NDP_core0/scratch_pad0/genblk1[13].bram_x/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram has an input control pin NDP_core0/scratch_pad0/genblk1[13].bram_x/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRBWRADDR[5] (net: NDP_core0/scratch_pad0/genblk1[13].bram_x/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addrb[0]) which is driven by a register (NDP_core0/data_out_addr_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 NDP_core0/scratch_pad0/genblk1[13].bram_x/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram has an input control pin NDP_core0/scratch_pad0/genblk1[13].bram_x/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRBWRADDR[5] (net: NDP_core0/scratch_pad0/genblk1[13].bram_x/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/addrb[0]) which is driven by a register (NDP_core0/data_out_addr_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 NDP_core0/scratch_pad0/genblk1[14].bram_x/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram has an input control pin NDP_core0/scratch_pad0/genblk1[14].bram_x/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRBWRADDR[5] (net: NDP_core0/scratch_pad0/genblk1[14].bram_x/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addrb[0]) which is driven by a register (NDP_core0/data_out_addr_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 NDP_core0/scratch_pad0/genblk1[14].bram_x/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram has an input control pin NDP_core0/scratch_pad0/genblk1[14].bram_x/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRBWRADDR[5] (net: NDP_core0/scratch_pad0/genblk1[14].bram_x/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/addrb[0]) which is driven by a register (NDP_core0/data_out_addr_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 NDP_core0/scratch_pad0/genblk1[15].bram_x/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram has an input control pin NDP_core0/scratch_pad0/genblk1[15].bram_x/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRBWRADDR[5] (net: NDP_core0/scratch_pad0/genblk1[15].bram_x/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addrb[0]) which is driven by a register (NDP_core0/data_out_addr_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 NDP_core0/scratch_pad0/genblk1[15].bram_x/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram has an input control pin NDP_core0/scratch_pad0/genblk1[15].bram_x/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRBWRADDR[5] (net: NDP_core0/scratch_pad0/genblk1[15].bram_x/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/addrb[0]) which is driven by a register (NDP_core0/data_out_addr_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 NDP_core0/scratch_pad0/genblk1[16].bram_x/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram has an input control pin NDP_core0/scratch_pad0/genblk1[16].bram_x/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRBWRADDR[5] (net: NDP_core0/scratch_pad0/genblk1[16].bram_x/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addrb[0]) which is driven by a register (NDP_core0/data_out_addr_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 NDP_core0/scratch_pad0/genblk1[16].bram_x/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram has an input control pin NDP_core0/scratch_pad0/genblk1[16].bram_x/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRBWRADDR[5] (net: NDP_core0/scratch_pad0/genblk1[16].bram_x/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/addrb[0]) which is driven by a register (NDP_core0/data_out_addr_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 NDP_core0/scratch_pad0/genblk1[1].bram_x/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram has an input control pin NDP_core0/scratch_pad0/genblk1[1].bram_x/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRBWRADDR[5] (net: NDP_core0/scratch_pad0/genblk1[1].bram_x/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addrb[0]) which is driven by a register (NDP_core0/data_out_addr_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 NDP_core0/scratch_pad0/genblk1[1].bram_x/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram has an input control pin NDP_core0/scratch_pad0/genblk1[1].bram_x/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRBWRADDR[5] (net: NDP_core0/scratch_pad0/genblk1[1].bram_x/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/addrb[0]) which is driven by a register (NDP_core0/data_out_addr_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 NDP_core0/scratch_pad0/genblk1[2].bram_x/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram has an input control pin NDP_core0/scratch_pad0/genblk1[2].bram_x/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRBWRADDR[5] (net: NDP_core0/scratch_pad0/genblk1[2].bram_x/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addrb[0]) which is driven by a register (NDP_core0/data_out_addr_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 NDP_core0/scratch_pad0/genblk1[2].bram_x/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram has an input control pin NDP_core0/scratch_pad0/genblk1[2].bram_x/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRBWRADDR[5] (net: NDP_core0/scratch_pad0/genblk1[2].bram_x/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/addrb[0]) which is driven by a register (NDP_core0/data_out_addr_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC RTSTAT-10] No routable loads: 64 net(s) have no routable loads. The problem bus(es) and/or net(s) are dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/TMS, dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i, system_wrapper0/system_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i, system_wrapper0/system_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i, system_wrapper0/system_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i, dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/ctl_reg[2:0], dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_en_2[1], dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/ctl_reg_en_2[1], dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_capture[0], dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0], dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_runtest[0], dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg[0], system_wrapper0/system_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg[2:0], system_wrapper0/system_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg[2:0], system_wrapper0/system_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg[2:0]... and (the first 15 of 50 listed).
INFO: [DRC REQP-181] writefirst: Synchronous clocking is detected for BRAM (system_wrapper0/system_i/dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg) in SDP mode with WRITE_FIRST write-mode. This is the preferred mode for best power characteristics, however it may exhibit address collisions if the same address appears on both read and write ports resulting in unknown or corrupted read data. It is suggested to confirm via simulation that an address collision never occurs and if so it is suggested to try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. See the FPGA Memory Resources User Guide for additional information.
INFO: [DRC REQP-181] writefirst: Synchronous clocking is detected for BRAM (system_wrapper0/system_i/dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg) in SDP mode with WRITE_FIRST write-mode. This is the preferred mode for best power characteristics, however it may exhibit address collisions if the same address appears on both read and write ports resulting in unknown or corrupted read data. It is suggested to confirm via simulation that an address collision never occurs and if so it is suggested to try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. See the FPGA Memory Resources User Guide for additional information.
INFO: [Vivado 12-3199] DRC finished with 0 Errors, 4124 Warnings, 2 Advisories
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
INFO: [Designutils 20-2272] Running write_bitstream with 8 threads.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Writing bitstream ./top.bit...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Common 17-83] Releasing license: Implementation
24 Infos, 328 Warnings, 0 Critical Warnings and 0 Errors encountered.
write_bitstream completed successfully
write_bitstream: Time (s): cpu = 00:01:56 ; elapsed = 00:00:50 . Memory (MB): peak = 6667.836 ; gain = 816.398 ; free physical = 69667 ; free virtual = 147067
INFO: [Common 17-206] Exiting Vivado at Thu Aug  1 12:40:08 2024...
