
---------- Begin Simulation Statistics ----------
final_tick                               190186360358000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  20484                       # Simulator instruction rate (inst/s)
host_mem_usage                                 827520                       # Number of bytes of host memory used
host_op_rate                                    35978                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   488.19                       # Real time elapsed on the host
host_tick_rate                               73384890                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    10000010                       # Number of instructions simulated
sim_ops                                      17564243                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.035826                       # Number of seconds simulated
sim_ticks                                 35826089250                       # Number of ticks simulated
system.cpu.Branches                                 4                       # Number of branches fetched
system.cpu.committedInsts                          10                       # Number of instructions committed
system.cpu.committedOps                            20                       # Number of ops (including micro ops) committed
system.cpu.dtb.rdAccesses                           2                       # TLB accesses on read requests
system.cpu.dtb.rdMisses                             1                       # TLB misses on read requests
system.cpu.dtb.wrAccesses                           0                       # TLB accesses on write requests
system.cpu.dtb.wrMisses                             0                       # TLB misses on write requests
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrAccesses                          12                       # TLB accesses on write requests
system.cpu.itb.wrMisses                             0                       # TLB misses on write requests
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.numCycles                               22                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.num_busy_cycles                         22                       # Number of busy cycles
system.cpu.num_cc_register_reads                   21                       # number of times the CC registers were read
system.cpu.num_cc_register_writes                  10                       # number of times the CC registers were written
system.cpu.num_conditional_control_insts            4                       # number of instructions that are conditional controls
system.cpu.num_fp_alu_accesses                      0                       # Number of float alu accesses
system.cpu.num_fp_insts                             0                       # number of float instructions
system.cpu.num_fp_register_reads                    0                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                   0                       # number of times the floating registers were written
system.cpu.num_func_calls                           0                       # number of times a function call or return occured
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_int_alu_accesses                    20                       # Number of integer alu accesses
system.cpu.num_int_insts                           20                       # number of integer instructions
system.cpu.num_int_register_reads                  32                       # number of times the integer registers were read
system.cpu.num_int_register_writes                 16                       # number of times the integer registers were written
system.cpu.num_load_insts                           2                       # Number of load instructions
system.cpu.num_mem_refs                             2                       # number of memory refs
system.cpu.num_store_insts                          0                       # Number of store instructions
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.op_class::No_OpClass                     0      0.00%      0.00% # Class of executed instruction
system.cpu.op_class::IntAlu                        18     90.00%     90.00% # Class of executed instruction
system.cpu.op_class::IntMult                        0      0.00%     90.00% # Class of executed instruction
system.cpu.op_class::IntDiv                         0      0.00%     90.00% # Class of executed instruction
system.cpu.op_class::FloatAdd                       0      0.00%     90.00% # Class of executed instruction
system.cpu.op_class::FloatCmp                       0      0.00%     90.00% # Class of executed instruction
system.cpu.op_class::FloatCvt                       0      0.00%     90.00% # Class of executed instruction
system.cpu.op_class::FloatMult                      0      0.00%     90.00% # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0      0.00%     90.00% # Class of executed instruction
system.cpu.op_class::FloatDiv                       0      0.00%     90.00% # Class of executed instruction
system.cpu.op_class::FloatMisc                      0      0.00%     90.00% # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0      0.00%     90.00% # Class of executed instruction
system.cpu.op_class::SimdAdd                        0      0.00%     90.00% # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0      0.00%     90.00% # Class of executed instruction
system.cpu.op_class::SimdAlu                        0      0.00%     90.00% # Class of executed instruction
system.cpu.op_class::SimdCmp                        0      0.00%     90.00% # Class of executed instruction
system.cpu.op_class::SimdCvt                        0      0.00%     90.00% # Class of executed instruction
system.cpu.op_class::SimdMisc                       0      0.00%     90.00% # Class of executed instruction
system.cpu.op_class::SimdMult                       0      0.00%     90.00% # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0      0.00%     90.00% # Class of executed instruction
system.cpu.op_class::SimdShift                      0      0.00%     90.00% # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0      0.00%     90.00% # Class of executed instruction
system.cpu.op_class::SimdDiv                        0      0.00%     90.00% # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0      0.00%     90.00% # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0      0.00%     90.00% # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0      0.00%     90.00% # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0      0.00%     90.00% # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0      0.00%     90.00% # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0      0.00%     90.00% # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0      0.00%     90.00% # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0      0.00%     90.00% # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0      0.00%     90.00% # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0      0.00%     90.00% # Class of executed instruction
system.cpu.op_class::SimdReduceAdd                  0      0.00%     90.00% # Class of executed instruction
system.cpu.op_class::SimdReduceAlu                  0      0.00%     90.00% # Class of executed instruction
system.cpu.op_class::SimdReduceCmp                  0      0.00%     90.00% # Class of executed instruction
system.cpu.op_class::SimdFloatReduceAdd             0      0.00%     90.00% # Class of executed instruction
system.cpu.op_class::SimdFloatReduceCmp             0      0.00%     90.00% # Class of executed instruction
system.cpu.op_class::SimdAes                        0      0.00%     90.00% # Class of executed instruction
system.cpu.op_class::SimdAesMix                     0      0.00%     90.00% # Class of executed instruction
system.cpu.op_class::SimdSha1Hash                   0      0.00%     90.00% # Class of executed instruction
system.cpu.op_class::SimdSha1Hash2                  0      0.00%     90.00% # Class of executed instruction
system.cpu.op_class::SimdSha256Hash                 0      0.00%     90.00% # Class of executed instruction
system.cpu.op_class::SimdSha256Hash2                0      0.00%     90.00% # Class of executed instruction
system.cpu.op_class::SimdShaSigma2                  0      0.00%     90.00% # Class of executed instruction
system.cpu.op_class::SimdShaSigma3                  0      0.00%     90.00% # Class of executed instruction
system.cpu.op_class::SimdPredAlu                    0      0.00%     90.00% # Class of executed instruction
system.cpu.op_class::MemRead                        2     10.00%    100.00% # Class of executed instruction
system.cpu.op_class::MemWrite                       0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::FloatMemRead                   0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::FloatMemWrite                  0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::IprAccess                      0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::total                         20                       # Class of executed instruction
system.cpu.workload.numSyscalls                     0                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests      1142482                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests       2287157                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.switch_cpus.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus.branchPred.BTBHitPct      0.000000                       # BTB Hit Percentage
system.switch_cpus.branchPred.BTBHits               0                       # Number of BTB hits
system.switch_cpus.branchPred.BTBLookups      3077669                       # Number of BTB lookups
system.switch_cpus.branchPred.RASInCorrect            1                       # Number of incorrect RAS predictions.
system.switch_cpus.branchPred.condIncorrect       170283                       # Number of conditional branches incorrect
system.switch_cpus.branchPred.condPredicted      4193362                       # Number of conditional branches predicted
system.switch_cpus.branchPred.indirectHits      1893622                       # Number of indirect target hits.
system.switch_cpus.branchPred.indirectLookups      3077669                       # Number of indirect predictor lookups.
system.switch_cpus.branchPred.indirectMisses      1184047                       # Number of indirect misses.
system.switch_cpus.branchPred.lookups         4248147                       # Number of BP lookups
system.switch_cpus.branchPred.usedRAS           29807                       # Number of times the RAS was used to get a target.
system.switch_cpus.branchPredindirectMispredicted       111716                       # Number of mispredicted indirect branches.
system.switch_cpus.cc_regfile_reads          15660746                       # number of cc regfile reads
system.switch_cpus.cc_regfile_writes          9216137                       # number of cc regfile writes
system.switch_cpus.commit.amos                      0                       # Number of atomic instructions committed
system.switch_cpus.commit.branchMispredicts       170364                       # The number of times a branch was mispredicted
system.switch_cpus.commit.branches            2713376                       # Number of branches committed
system.switch_cpus.commit.bw_lim_events       1334358                       # number cycles where commit BW limit reached
system.switch_cpus.commit.commitSquashedInsts      6488145                       # The number of squashed insts skipped by commit
system.switch_cpus.commit.committedInsts     10000000                       # Number of instructions committed
system.switch_cpus.commit.committedOps       17564223                       # Number of ops (including micro ops) committed
system.switch_cpus.commit.committed_per_cycle::samples     70648546                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::mean     0.248614                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::stdev     1.201715                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::0     66300310     93.85%     93.85% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::1      1169603      1.66%     95.50% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::2       496890      0.70%     96.20% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::3       983782      1.39%     97.60% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::4       152677      0.22%     97.81% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::5       133278      0.19%     98.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::6        46004      0.07%     98.07% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::7        31644      0.04%     98.11% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::8      1334358      1.89%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::total     70648546                       # Number of insts commited each cycle
system.switch_cpus.commit.fp_insts                  0                       # Number of committed floating point instructions.
system.switch_cpus.commit.function_calls         2082                       # Number of function calls committed.
system.switch_cpus.commit.int_insts          17541010                       # Number of committed integer instructions.
system.switch_cpus.commit.loads               3923977                       # Number of loads committed
system.switch_cpus.commit.membars                   0                       # Number of memory barriers committed
system.switch_cpus.commit.op_class_0::No_OpClass        20038      0.11%      0.11% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntAlu     13353407     76.03%     76.14% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntMult          330      0.00%     76.14% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntDiv            0      0.00%     76.14% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatAdd            0      0.00%     76.14% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCmp            0      0.00%     76.14% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCvt            0      0.00%     76.14% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMult            0      0.00%     76.14% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMultAcc            0      0.00%     76.14% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatDiv            0      0.00%     76.14% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMisc            0      0.00%     76.14% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatSqrt            0      0.00%     76.14% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAdd            0      0.00%     76.14% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAddAcc            0      0.00%     76.14% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAlu            0      0.00%     76.14% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCmp            0      0.00%     76.14% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCvt            0      0.00%     76.14% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMisc            0      0.00%     76.14% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMult            0      0.00%     76.14% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMultAcc            0      0.00%     76.14% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShift            0      0.00%     76.14% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShiftAcc            0      0.00%     76.14% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdDiv            0      0.00%     76.14% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSqrt            0      0.00%     76.14% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAdd            0      0.00%     76.14% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAlu            0      0.00%     76.14% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCmp            0      0.00%     76.14% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCvt            0      0.00%     76.14% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatDiv            0      0.00%     76.14% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMisc            0      0.00%     76.14% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMult            0      0.00%     76.14% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMultAcc            0      0.00%     76.14% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatSqrt            0      0.00%     76.14% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceAdd            0      0.00%     76.14% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceAlu            0      0.00%     76.14% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceCmp            0      0.00%     76.14% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     76.14% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     76.14% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAes            0      0.00%     76.14% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAesMix            0      0.00%     76.14% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha1Hash            0      0.00%     76.14% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha1Hash2            0      0.00%     76.14% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha256Hash            0      0.00%     76.14% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha256Hash2            0      0.00%     76.14% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShaSigma2            0      0.00%     76.14% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShaSigma3            0      0.00%     76.14% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdPredAlu            0      0.00%     76.14% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemRead      3923977     22.34%     98.48% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemWrite       266471      1.52%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::total     17564223                       # Class of committed instruction
system.switch_cpus.commit.refs                4190448                       # Number of memory references committed
system.switch_cpus.commit.swp_count                 0                       # Number of s/w prefetches committed
system.switch_cpus.commit.vec_insts                 0                       # Number of committed Vector instructions.
system.switch_cpus.committedInsts            10000000                       # Number of Instructions Simulated
system.switch_cpus.committedOps              17564223                       # Number of Ops (including micro ops) Simulated
system.switch_cpus.cpi                       7.165216                       # CPI: Cycles Per Instruction
system.switch_cpus.cpi_total                 7.165216                       # CPI: Total CPI of All Threads
system.switch_cpus.decode.BlockedCycles      66688497                       # Number of cycles decode is blocked
system.switch_cpus.decode.DecodedInsts       26302208                       # Number of instructions handled by decode
system.switch_cpus.decode.IdleCycles          1242548                       # Number of cycles decode is idle
system.switch_cpus.decode.RunCycles           1900257                       # Number of cycles decode is running
system.switch_cpus.decode.SquashCycles         170581                       # Number of cycles decode is squashing
system.switch_cpus.decode.UnblockCycles       1646522                       # Number of cycles decode is unblocking
system.switch_cpus.dtb.rdAccesses             4594968                       # TLB accesses on read requests
system.switch_cpus.dtb.rdMisses               1391059                       # TLB misses on read requests
system.switch_cpus.dtb.wrAccesses              381868                       # TLB accesses on write requests
system.switch_cpus.dtb.wrMisses                  9716                       # TLB misses on write requests
system.switch_cpus.fetch.Branches             4248147                       # Number of branches that fetch encountered
system.switch_cpus.fetch.CacheLines            880180                       # Number of cache lines fetched
system.switch_cpus.fetch.Cycles              70502022                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus.fetch.IcacheSquashes         32830                       # Number of outstanding Icache misses that were squashed
system.switch_cpus.fetch.Insts               16598365                       # Number of instructions fetch has processed
system.switch_cpus.fetch.MiscStallCycles           81                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus.fetch.PendingTrapStallCycles          557                       # Number of stall cycles due to pending traps
system.switch_cpus.fetch.SquashCycles          341162                       # Number of cycles fetch has spent squashing
system.switch_cpus.fetch.branchRate          0.059288                       # Number of branch fetches per cycle
system.switch_cpus.fetch.icacheStallCycles       975171                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus.fetch.predictedBranches      1923429                       # Number of branches that fetch has predicted taken
system.switch_cpus.fetch.rate                0.231652                       # Number of inst fetches per cycle
system.switch_cpus.fetch.rateDist::samples     71648412                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::mean      0.403114                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::stdev     1.598332                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::0         66655430     93.03%     93.03% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::1           305747      0.43%     93.46% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::2           316963      0.44%     93.90% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::3           342931      0.48%     94.38% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::4           538524      0.75%     95.13% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::5           817888      1.14%     96.27% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::6           236069      0.33%     96.60% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::7           224839      0.31%     96.92% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::8          2210021      3.08%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::total     71648412                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fp_regfile_writes               56                       # number of floating regfile writes
system.switch_cpus.idleCycles                    3744                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus.iew.branchMispredicts       216691                       # Number of branch mispredicts detected at execute
system.switch_cpus.iew.exec_branches          3093216                       # Number of branches executed
system.switch_cpus.iew.exec_nop                     0                       # number of nop insts executed
system.switch_cpus.iew.exec_rate             0.488568                       # Inst execution rate
system.switch_cpus.iew.exec_refs             18390407                       # number of memory reference insts executed
system.switch_cpus.iew.exec_stores             381855                       # Number of stores executed
system.switch_cpus.iew.exec_swp                     0                       # number of swp insts executed
system.switch_cpus.iew.iewBlockCycles        20706957                       # Number of cycles IEW is blocking
system.switch_cpus.iew.iewDispLoadInsts       5089585                       # Number of dispatched load instructions
system.switch_cpus.iew.iewDispNonSpecInsts            0                       # Number of dispatched non-speculative instructions
system.switch_cpus.iew.iewDispSquashedInsts        27307                       # Number of squashed instructions skipped by dispatch
system.switch_cpus.iew.iewDispStoreInsts       566853                       # Number of dispatched store instructions
system.switch_cpus.iew.iewDispatchedInsts     24044374                       # Number of instructions dispatched to IQ
system.switch_cpus.iew.iewExecLoadInsts      18008552                       # Number of load instructions executed
system.switch_cpus.iew.iewExecSquashedInsts       369026                       # Number of squashed instructions skipped in execute
system.switch_cpus.iew.iewExecutedInsts      35006934                       # Number of executed instructions
system.switch_cpus.iew.iewIQFullEvents         274282                       # Number of times the IQ has become full, causing a stall
system.switch_cpus.iew.iewIdleCycles                0                       # Number of cycles IEW is idle
system.switch_cpus.iew.iewLSQFullEvents      12050999                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus.iew.iewSquashCycles         170581                       # Number of cycles IEW is squashing
system.switch_cpus.iew.iewUnblockCycles      12551834                       # Number of cycles IEW is unblocking
system.switch_cpus.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus.iew.lsq.thread0.cacheBlocked      1246184                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus.iew.lsq.thread0.forwLoads        43647                       # Number of loads that had data forwarded from stores
system.switch_cpus.iew.lsq.thread0.ignoredResponses          389                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.memOrderViolation          545                       # Number of memory ordering violations
system.switch_cpus.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus.iew.lsq.thread0.squashedLoads      1165579                       # Number of loads squashed
system.switch_cpus.iew.lsq.thread0.squashedStores       300382                       # Number of stores squashed
system.switch_cpus.iew.memOrderViolationEvents          545                       # Number of memory order violations
system.switch_cpus.iew.predictedNotTakenIncorrect       174537                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus.iew.predictedTakenIncorrect        42154                       # Number of branches that were predicted taken incorrectly
system.switch_cpus.iew.wb_consumers          21809720                       # num instructions consuming a value
system.switch_cpus.iew.wb_count              21233620                       # cumulative count of insts written-back
system.switch_cpus.iew.wb_fanout             0.712758                       # average fanout of values written-back
system.switch_cpus.iew.wb_producers          15545053                       # num instructions producing a value
system.switch_cpus.iew.wb_rate               0.296343                       # insts written-back per cycle
system.switch_cpus.iew.wb_sent               21289356                       # cumulative count of insts sent to commit
system.switch_cpus.int_regfile_reads         54370141                       # number of integer regfile reads
system.switch_cpus.int_regfile_writes        17696593                       # number of integer regfile writes
system.switch_cpus.ipc                       0.139563                       # IPC: Instructions Per Cycle
system.switch_cpus.ipc_total                 0.139563                       # IPC: Total IPC of All Threads
system.switch_cpus.iq.FU_type_0::No_OpClass        98305      0.28%      0.28% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntAlu      16789752     47.46%     47.74% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntMult          536      0.00%     47.74% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntDiv             0      0.00%     47.74% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatAdd            0      0.00%     47.74% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCmp            0      0.00%     47.74% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCvt            0      0.00%     47.74% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMult            0      0.00%     47.74% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMultAcc            0      0.00%     47.74% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatDiv            0      0.00%     47.74% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMisc            0      0.00%     47.74% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatSqrt            0      0.00%     47.74% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAdd            0      0.00%     47.74% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAddAcc            0      0.00%     47.74% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAlu            0      0.00%     47.74% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCmp            0      0.00%     47.74% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCvt            0      0.00%     47.74% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMisc            0      0.00%     47.74% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMult            0      0.00%     47.74% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMultAcc            0      0.00%     47.74% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShift            0      0.00%     47.74% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShiftAcc            0      0.00%     47.74% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdDiv            0      0.00%     47.74% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSqrt            0      0.00%     47.74% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAdd            0      0.00%     47.74% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAlu            0      0.00%     47.74% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCmp            0      0.00%     47.74% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCvt            0      0.00%     47.74% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatDiv            0      0.00%     47.74% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMisc            0      0.00%     47.74% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMult            0      0.00%     47.74% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     47.74% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatSqrt            0      0.00%     47.74% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAdd            0      0.00%     47.74% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAlu            0      0.00%     47.74% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceCmp            0      0.00%     47.74% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     47.74% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     47.74% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAes            0      0.00%     47.74% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAesMix            0      0.00%     47.74% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash            0      0.00%     47.74% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash2            0      0.00%     47.74% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash            0      0.00%     47.74% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash2            0      0.00%     47.74% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma2            0      0.00%     47.74% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma3            0      0.00%     47.74% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdPredAlu            0      0.00%     47.74% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemRead     18084489     51.12%     98.86% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemWrite       402879      1.14%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemRead            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemWrite            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::total       35375961                       # Type of FU issued
system.switch_cpus.iq.fp_alu_accesses               0                       # Number of floating point alu accesses
system.switch_cpus.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus.iq.fu_busy_cnt             2761511                       # FU busy when requested
system.switch_cpus.iq.fu_busy_rate           0.078062                       # FU busy rate (busy events/executed inst)
system.switch_cpus.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntAlu           84260      3.05%      3.05% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntMult              0      0.00%      3.05% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntDiv               0      0.00%      3.05% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatAdd             0      0.00%      3.05% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCmp             0      0.00%      3.05% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCvt             0      0.00%      3.05% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMult            0      0.00%      3.05% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMultAcc            0      0.00%      3.05% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatDiv             0      0.00%      3.05% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMisc            0      0.00%      3.05% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatSqrt            0      0.00%      3.05% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAdd              0      0.00%      3.05% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAddAcc            0      0.00%      3.05% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAlu              0      0.00%      3.05% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCmp              0      0.00%      3.05% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCvt              0      0.00%      3.05% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMisc             0      0.00%      3.05% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMult             0      0.00%      3.05% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMultAcc            0      0.00%      3.05% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShift            0      0.00%      3.05% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShiftAcc            0      0.00%      3.05% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdDiv              0      0.00%      3.05% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSqrt             0      0.00%      3.05% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAdd            0      0.00%      3.05% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAlu            0      0.00%      3.05% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCmp            0      0.00%      3.05% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCvt            0      0.00%      3.05% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatDiv            0      0.00%      3.05% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMisc            0      0.00%      3.05% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMult            0      0.00%      3.05% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMultAcc            0      0.00%      3.05% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatSqrt            0      0.00%      3.05% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAdd            0      0.00%      3.05% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAlu            0      0.00%      3.05% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceCmp            0      0.00%      3.05% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceAdd            0      0.00%      3.05% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceCmp            0      0.00%      3.05% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAes              0      0.00%      3.05% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAesMix            0      0.00%      3.05% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash            0      0.00%      3.05% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash2            0      0.00%      3.05% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash            0      0.00%      3.05% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash2            0      0.00%      3.05% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma2            0      0.00%      3.05% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma3            0      0.00%      3.05% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdPredAlu            0      0.00%      3.05% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemRead        2658314     96.26%     99.31% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemWrite         18937      0.69%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemRead            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemWrite            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.int_alu_accesses       38039167                       # Number of integer alu accesses
system.switch_cpus.iq.int_inst_queue_reads    145306256                       # Number of integer instruction queue reads
system.switch_cpus.iq.int_inst_queue_wakeup_accesses     21233620                       # Number of integer instruction queue wakeup accesses
system.switch_cpus.iq.int_inst_queue_writes     30524701                       # Number of integer instruction queue writes
system.switch_cpus.iq.iqInstsAdded           24044374                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus.iq.iqInstsIssued          35375961                       # Number of instructions issued
system.switch_cpus.iq.iqSquashedInstsExamined      6480037                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus.iq.iqSquashedInstsIssued       144412                       # Number of squashed instructions issued
system.switch_cpus.iq.iqSquashedOperandsExamined      9741428                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus.iq.issued_per_cycle::samples     71648412                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::mean     0.493744                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::stdev     1.338099                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::0     59883489     83.58%     83.58% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::1      3708131      5.18%     88.76% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::2      1768628      2.47%     91.22% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::3      1361286      1.90%     93.12% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::4      2360575      3.29%     96.42% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::5      1295967      1.81%     98.23% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::6       910626      1.27%     99.50% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::7       216855      0.30%     99.80% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::8       142855      0.20%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::total     71648412                       # Number of insts issued each cycle
system.switch_cpus.iq.rate                   0.493718                       # Inst issue rate
system.switch_cpus.iq.vec_alu_accesses              0                       # Number of vector alu accesses
system.switch_cpus.iq.vec_inst_queue_reads            0                       # Number of vector instruction queue reads
system.switch_cpus.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.switch_cpus.iq.vec_inst_queue_writes            0                       # Number of vector instruction queue writes
system.switch_cpus.itb.rdAccesses                   0                       # TLB accesses on read requests
system.switch_cpus.itb.rdMisses                     0                       # TLB misses on read requests
system.switch_cpus.itb.wrAccesses              880290                       # TLB accesses on write requests
system.switch_cpus.itb.wrMisses                   113                       # TLB misses on write requests
system.switch_cpus.memDep0.conflictingLoads       200127                       # Number of conflicting loads.
system.switch_cpus.memDep0.conflictingStores       176512                       # Number of conflicting stores.
system.switch_cpus.memDep0.insertedLoads      5089585                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus.memDep0.insertedStores       566853                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus.misc_regfile_reads        25050947                       # number of misc regfile reads
system.switch_cpus.misc_regfile_writes              1                       # number of misc regfile writes
system.switch_cpus.numCycles                 71652156                       # number of cpu cycles simulated
system.switch_cpus.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus.numWorkItemsStarted              0                       # number of work items this cpu started
system.switch_cpus.rename.BlockCycles        37494384                       # Number of cycles rename is blocking
system.switch_cpus.rename.CommittedMaps      22614526                       # Number of HB maps that are committed
system.switch_cpus.rename.IQFullEvents       10466725                       # Number of times rename has blocked due to IQ full
system.switch_cpus.rename.IdleCycles          1789703                       # Number of cycles rename is idle
system.switch_cpus.rename.LQFullEvents       26449461                       # Number of times rename has blocked due to LQ full
system.switch_cpus.rename.ROBFullEvents        127050                       # Number of times rename has blocked due to ROB full
system.switch_cpus.rename.RenameLookups      67316554                       # Number of register rename lookups that rename has made
system.switch_cpus.rename.RenamedInsts       25425432                       # Number of instructions processed by rename
system.switch_cpus.rename.RenamedOperands     32026110                       # Number of destination operands rename has renamed
system.switch_cpus.rename.RunCycles           2777298                       # Number of cycles rename is running
system.switch_cpus.rename.SQFullEvents          65491                       # Number of times rename has blocked due to SQ full
system.switch_cpus.rename.SquashCycles         170581                       # Number of cycles rename is squashing
system.switch_cpus.rename.UnblockCycles      29414192                       # Number of cycles rename is unblocking
system.switch_cpus.rename.UndoneMaps          9411428                       # Number of HB maps that are undone due to squashing
system.switch_cpus.rename.int_rename_lookups     34349853                       # Number of integer rename lookups
system.switch_cpus.rename.serializeStallCycles         2247                       # count of cycles rename stalled for serializing inst
system.switch_cpus.rename.serializingInsts         1996                       # count of serializing insts renamed
system.switch_cpus.rename.skidInsts           9634683                       # count of insts added to the skid buffer
system.switch_cpus.rename.tempSerializingInsts         1989                       # count of temporary serializing insts renamed
system.switch_cpus.rob.rob_reads             93366556                       # The number of ROB reads
system.switch_cpus.rob.rob_writes            49114115                       # The number of ROB writes
system.switch_cpus.timesIdled                      45                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.tol2bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests      1417201                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops       314474                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests      2835492                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops         314474                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 190186360358000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp            1140224                       # Transaction distribution
system.membus.trans_dist::WritebackDirty        51698                       # Transaction distribution
system.membus.trans_dist::CleanEvict          1090784                       # Transaction distribution
system.membus.trans_dist::ReadExReq              4449                       # Transaction distribution
system.membus.trans_dist::ReadExResp             4449                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq       1140226                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port      3431830                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total      3431830                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                3431830                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port     76567744                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total     76567744                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                76567744                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           1144675                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 1144675    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total             1144675                       # Request fanout histogram
system.membus.reqLayer2.occupancy          2623770000                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               7.3                       # Layer utilization (%)
system.membus.respLayer1.occupancy         6403003500                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization             17.9                       # Layer utilization (%)
system.switch_cpus.pwrStateResidencyTicks::OFF  35826089250                       # Cumulative time (in ticks) in various power states
system.switch_cpus.dtb.walker.pwrStateResidencyTicks::UNDEFINED 190186360358000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.itb.walker.pwrStateResidencyTicks::UNDEFINED 190186360358000                       # Cumulative time (in ticks) in various power states
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 190186360358000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp           1410303                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty       133380                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict         2451110                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq             7984                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp            7984                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq            62                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq      1410245                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side          124                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side      4253655                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total               4253779                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side         3968                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side     95994048                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total               95998016                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                         1167289                       # Total snoops (count)
system.tol2bus.snoopTraffic                   3308672                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples          2585580                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.121626                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.326854                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                2271106     87.84%     87.84% # Request fanout histogram
system.tol2bus.snoop_fanout::1                 314474     12.16%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total            2585580                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy         1499426500                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              4.2                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        2127334500                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             5.9                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy             91500                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED 190186360358000                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.switch_cpus.data       273615                       # number of demand (read+write) hits
system.l2.demand_hits::total                   273615                       # number of demand (read+write) hits
system.l2.overall_hits::.switch_cpus.data       273615                       # number of overall hits
system.l2.overall_hits::total                  273615                       # number of overall hits
system.l2.demand_misses::.cpu.inst                  1                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data                  2                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus.inst           61                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus.data      1144612                       # number of demand (read+write) misses
system.l2.demand_misses::total                1144676                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst                 1                       # number of overall misses
system.l2.overall_misses::.cpu.data                 2                       # number of overall misses
system.l2.overall_misses::.switch_cpus.inst           61                       # number of overall misses
system.l2.overall_misses::.switch_cpus.data      1144612                       # number of overall misses
system.l2.overall_misses::total               1144676                       # number of overall misses
system.l2.demand_miss_latency::.switch_cpus.inst      4851000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.switch_cpus.data 115931226500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     115936077500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.switch_cpus.inst      4851000                       # number of overall miss cycles
system.l2.overall_miss_latency::.switch_cpus.data 115931226500                       # number of overall miss cycles
system.l2.overall_miss_latency::total    115936077500                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst                1                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data                2                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus.inst           61                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus.data      1418227                       # number of demand (read+write) accesses
system.l2.demand_accesses::total              1418291                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst               1                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data               2                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus.inst           61                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus.data      1418227                       # number of overall (read+write) accesses
system.l2.overall_accesses::total             1418291                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst               1                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data               1                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus.data     0.807072                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.807081                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst              1                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data              1                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus.data     0.807072                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.807081                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.switch_cpus.inst 79524.590164                       # average overall miss latency
system.l2.demand_avg_miss_latency::.switch_cpus.data 101284.301143                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 101282.876115                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus.inst 79524.590164                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus.data 101284.301143                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 101282.876115                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks               51698                       # number of writebacks
system.l2.writebacks::total                     51698                       # number of writebacks
system.l2.demand_mshr_misses::.switch_cpus.inst           61                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.switch_cpus.data      1144612                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total           1144673                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.switch_cpus.inst           61                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus.data      1144612                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total          1144673                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.switch_cpus.inst      4241000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.switch_cpus.data 104485136500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 104489377500                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus.inst      4241000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus.data 104485136500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 104489377500                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.switch_cpus.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.switch_cpus.data     0.807072                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.807079                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.switch_cpus.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus.data     0.807072                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.807079                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.switch_cpus.inst 69524.590164                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.switch_cpus.data 91284.327353                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 91283.167769                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus.inst 69524.590164                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus.data 91284.327353                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 91283.167769                       # average overall mshr miss latency
system.l2.replacements                        1167289                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks        81682                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total            81682                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks        81682                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total        81682                       # number of WritebackDirty accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks       289668                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total        289668                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_hits::.switch_cpus.data         3535                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                  3535                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.switch_cpus.data         4449                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                4449                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.switch_cpus.data    377316500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total     377316500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.switch_cpus.data         7984                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total              7984                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.switch_cpus.data     0.557239                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.557239                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.switch_cpus.data 84809.282985                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 84809.282985                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.switch_cpus.data         4449                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total           4449                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.switch_cpus.data    332826500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total    332826500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.switch_cpus.data     0.557239                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.557239                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.switch_cpus.data 74809.282985                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 74809.282985                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_misses::.cpu.inst            1                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.switch_cpus.inst           61                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total               62                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.switch_cpus.inst      4851000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total      4851000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst            1                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.switch_cpus.inst           61                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total             62                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst            1                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.switch_cpus.inst            1                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total             1                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.switch_cpus.inst 79524.590164                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 78241.935484                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.switch_cpus.inst           61                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total           61                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.switch_cpus.inst      4241000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total      4241000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.switch_cpus.inst            1                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.983871                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.switch_cpus.inst 69524.590164                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 69524.590164                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.switch_cpus.data       270080                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total            270080                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data            2                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.switch_cpus.data      1140163                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total         1140165                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.switch_cpus.data 115553910000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total 115553910000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data            2                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.switch_cpus.data      1410243                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total       1410245                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data            1                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.switch_cpus.data     0.808487                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.808487                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.switch_cpus.data 101348.587877                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 101348.410099                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.switch_cpus.data      1140163                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total      1140163                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.switch_cpus.data 104152310000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total 104152310000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.switch_cpus.data     0.808487                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.808486                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus.data 91348.614189                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 91348.614189                       # average ReadSharedReq mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 190186360358000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  2046.335087                       # Cycle average of tags in use
system.l2.tags.total_refs                     2541310                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                   1167289                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      2.177104                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle              190150534269500                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      56.049903                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst         0.000787                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data         0.002663                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus.inst     0.086327                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus.data  1990.195408                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.027368                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.000000                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.000001                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus.inst     0.000042                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus.data     0.971775                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.999187                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          2048                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0          370                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1         1597                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2           80                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                  23853273                       # Number of tag accesses
system.l2.tags.data_accesses                 23853273                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 190186360358000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst             64                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data            128                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus.inst         3904                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus.data     73255040                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           73259136                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst           64                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.switch_cpus.inst         3904                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total          3968                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks      3308672                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         3308672                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst               1                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data               2                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.switch_cpus.inst           61                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.switch_cpus.data      1144610                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total             1144674                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks        51698                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              51698                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst              1786                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data              3573                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus.inst       108971                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus.data   2044740063                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            2044854393                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst         1786                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.switch_cpus.inst       108971                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total           110757                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks       92353703                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total             92353703                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks       92353703                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst             1786                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data             3573                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus.inst       108971                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus.data   2044740063                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           2137208096                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples     51618.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus.inst::samples        61.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus.data::samples   1142385.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.026576368250                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         3186                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         3186                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState             2221739                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState              48486                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                     1144672                       # Number of read requests accepted
system.mem_ctrls.writeReqs                      51698                       # Number of write requests accepted
system.mem_ctrls.readBursts                   1144672                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                    51698                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                   2226                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                    80                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0             73656                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1             71879                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             72575                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3             72706                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4             72895                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             71555                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6             71211                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7             70459                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             71032                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9             69689                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            68540                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            69478                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12            69510                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            71424                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14            72290                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15            73547                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0              3014                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              3185                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              3185                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              3068                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              3077                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              3053                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              3218                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              3050                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8              3200                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              3156                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             3043                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             2760                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             3126                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13             4332                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             3858                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             3264                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       2.47                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      21.36                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                  35843001000                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                 5712230000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat             57263863500                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     31373.91                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                50123.91                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                    97921                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                   18148                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                  8.57                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                35.16                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6               1144672                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                51698                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  232379                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                  471083                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                  373717                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                   65265                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    190                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                    265                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   2329                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   3015                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   3237                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   3312                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   3252                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   3258                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   3253                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   3295                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   3303                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   3308                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   3315                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   3315                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   3299                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   3232                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   3214                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   3198                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                     12                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples      1077950                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean     70.891125                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean    68.159375                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev    30.863406                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127       995759     92.38%     92.38% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255        74787      6.94%     99.31% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383         5491      0.51%     99.82% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         1212      0.11%     99.93% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639          386      0.04%     99.97% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767          145      0.01%     99.98% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895           78      0.01%     99.99% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023           44      0.00%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151           48      0.00%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total      1077950                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples         3186                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean     349.953233                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     63.575564                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev   8988.665224                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-16383         3182     99.87%     99.87% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32768-49151            1      0.03%     99.91% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::49152-65535            1      0.03%     99.94% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::65536-81919            1      0.03%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::491520-507903            1      0.03%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          3186                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         3186                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.192404                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.181150                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.628735                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16             2879     90.36%     90.36% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17               72      2.26%     92.62% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18              169      5.30%     97.93% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19               61      1.91%     99.84% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20                5      0.16%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          3186                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM               73116544                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                  142464                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 3301696                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                73259008                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              3308672                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                      2040.87                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                        92.16                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   2044.85                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     92.35                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        16.66                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                    15.94                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.72                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   35826014000                       # Total gap between requests
system.mem_ctrls.avgGap                      29945.60                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.switch_cpus.inst         3904                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.switch_cpus.data     73112640                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks      3301696                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.switch_cpus.inst 108970.866810420848                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.switch_cpus.data 2040765306.249551296234                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 92158984.391521334648                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.switch_cpus.inst           61                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.switch_cpus.data      1144611                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks        51698                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.switch_cpus.inst      1730750                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.switch_cpus.data  57262132750                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 722659350250                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus.inst     28372.95                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus.data     50027.59                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks  13978477.90                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                     9.72                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy           3812195940                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy           2026203630                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy          4037734260                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy          139577580                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     2827958640.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy      16180488540                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy        131483520                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy        29155642110                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        813.810347                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE    209725000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF   1196260000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT  34420093000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy           3884474160                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy           2064616620                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy          4119323040                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy          129717000                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     2827958640.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy      16169064030                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy        141138720                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy        29336292210                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        818.852764                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE    235256500                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF   1196260000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT  34394561500                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.numPwrStateTransitions                   2                       # Number of power state transitions
system.cpu.pwrStateResidencyTicks::UNDEFINED 190150534268750                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::ON           11250                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::OFF    35826078000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 190186360358000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst           11                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::.switch_cpus.inst       880055                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total           880066                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst           11                       # number of overall hits
system.cpu.icache.overall_hits::.switch_cpus.inst       880055                       # number of overall hits
system.cpu.icache.overall_hits::total          880066                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst            1                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::.switch_cpus.inst          125                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            126                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst            1                       # number of overall misses
system.cpu.icache.overall_misses::.switch_cpus.inst          125                       # number of overall misses
system.cpu.icache.overall_misses::total           126                       # number of overall misses
system.cpu.icache.demand_miss_latency::.switch_cpus.inst      8504000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total      8504000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.switch_cpus.inst      8504000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total      8504000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst           12                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::.switch_cpus.inst       880180                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total       880192                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst           12                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::.switch_cpus.inst       880180                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total       880192                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.083333                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::.switch_cpus.inst     0.000142                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000143                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.083333                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::.switch_cpus.inst     0.000142                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000143                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.switch_cpus.inst        68032                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 67492.063492                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.switch_cpus.inst        68032                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 67492.063492                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.demand_mshr_hits::.switch_cpus.inst           64                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total           64                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.switch_cpus.inst           64                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total           64                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.switch_cpus.inst           61                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total           61                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.switch_cpus.inst           61                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total           61                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.switch_cpus.inst      4943000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total      4943000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.switch_cpus.inst      4943000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total      4943000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.switch_cpus.inst     0.000069                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000069                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.switch_cpus.inst     0.000069                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000069                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.switch_cpus.inst 81032.786885                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 81032.786885                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.switch_cpus.inst 81032.786885                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 81032.786885                       # average overall mshr miss latency
system.cpu.icache.replacements                      0                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst           11                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::.switch_cpus.inst       880055                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total          880066                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst            1                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::.switch_cpus.inst          125                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           126                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.switch_cpus.inst      8504000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total      8504000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst           12                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::.switch_cpus.inst       880180                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total       880192                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.083333                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::.switch_cpus.inst     0.000142                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000143                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.switch_cpus.inst        68032                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 67492.063492                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.switch_cpus.inst           64                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total           64                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.switch_cpus.inst           61                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total           61                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.switch_cpus.inst      4943000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total      4943000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.switch_cpus.inst     0.000069                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000069                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus.inst 81032.786885                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 81032.786885                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 190186360358000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse             0.007630                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs                   0                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs                 0                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs                   nan                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle      190150534269500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst     0.000188                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_blocks::.switch_cpus.inst     0.007441                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.000000                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::.switch_cpus.inst     0.000015                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.000015                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024           62                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4           62                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.121094                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           1760446                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          1760446                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED 190186360358000                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           8000                       # Clock period in ticks
system.cpu.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED 190186360358000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 190186360358000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED 190186360358000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED 190186360358000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 190186360358000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 190186360358000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.switch_cpus.data      1830438                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total          1830438                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.switch_cpus.data      1830438                       # number of overall hits
system.cpu.dcache.overall_hits::total         1830438                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data            2                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::.switch_cpus.data      2863549                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total        2863551                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data            2                       # number of overall misses
system.cpu.dcache.overall_misses::.switch_cpus.data      2863549                       # number of overall misses
system.cpu.dcache.overall_misses::total       2863551                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.switch_cpus.data 216031459789                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total 216031459789                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.switch_cpus.data 216031459789                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total 216031459789                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data            2                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::.switch_cpus.data      4693987                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total      4693989                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data            2                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::.switch_cpus.data      4693987                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total      4693989                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data            1                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::.switch_cpus.data     0.610046                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.610046                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data            1                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::.switch_cpus.data     0.610046                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.610046                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.switch_cpus.data 75441.858962                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 75441.806271                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.switch_cpus.data 75441.858962                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 75441.806271                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs     52710827                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets           65                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs           1253819                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               1                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    42.040220                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets           65                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks        81682                       # number of writebacks
system.cpu.dcache.writebacks::total             81682                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.switch_cpus.data      1445322                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total      1445322                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.switch_cpus.data      1445322                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total      1445322                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.switch_cpus.data      1418227                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total      1418227                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.switch_cpus.data      1418227                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total      1418227                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.switch_cpus.data 120982266826                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total 120982266826                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.switch_cpus.data 120982266826                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total 120982266826                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.switch_cpus.data     0.302137                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.302137                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.switch_cpus.data     0.302137                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.302137                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.switch_cpus.data 85305.290920                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 85305.290920                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.switch_cpus.data 85305.290920                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 85305.290920                       # average overall mshr miss latency
system.cpu.dcache.replacements                1417201                       # number of replacements
system.cpu.dcache.ReadReq_hits::.switch_cpus.data      1572007                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total         1572007                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data            2                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::.switch_cpus.data      2855509                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total       2855511                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.switch_cpus.data 215594342500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total 215594342500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data            2                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::.switch_cpus.data      4427516                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total      4427518                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data            1                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::.switch_cpus.data     0.644946                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.644946                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.switch_cpus.data 75501.195233                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 75501.142352                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.switch_cpus.data      1445154                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total      1445154                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.switch_cpus.data      1410355                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total      1410355                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.switch_cpus.data 120556111500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total 120556111500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.switch_cpus.data     0.318543                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.318543                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus.data 85479.266922                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 85479.266922                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.switch_cpus.data       258431                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         258431                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.switch_cpus.data         8040                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total         8040                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.switch_cpus.data    437117289                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total    437117289                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.switch_cpus.data       266471                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       266471                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.switch_cpus.data     0.030172                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.030172                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.switch_cpus.data 54367.822015                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 54367.822015                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.switch_cpus.data          168                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total          168                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.switch_cpus.data         7872                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total         7872                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.switch_cpus.data    426155326                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total    426155326                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.switch_cpus.data     0.029542                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.029542                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus.data 54135.585112                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 54135.585112                       # average WriteReq mshr miss latency
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 190186360358000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse             0.192799                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs             3247048                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs           1417201                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs              2.291170                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle      190150534270000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data     0.000000                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.switch_cpus.data     0.192798                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.000000                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.switch_cpus.data     0.000188                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.000188                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0          392                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          626                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2            6                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses          10806203                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses         10806203                       # Number of data accesses

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                               190301263779500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  27955                       # Simulator instruction rate (inst/s)
host_mem_usage                                 827652                       # Number of bytes of host memory used
host_op_rate                                    49627                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                  1430.87                       # Real time elapsed on the host
host_tick_rate                               80303274                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    40000011                       # Number of instructions simulated
sim_ops                                      71009646                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.114903                       # Number of seconds simulated
sim_ticks                                114903421500                       # Number of ticks simulated
system.cpu.committedInsts                           0                       # Number of instructions committed
system.cpu.committedOps                             0                       # Number of ops (including micro ops) committed
system.cpu.dtb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.dtb.rdMisses                             0                       # TLB misses on read requests
system.cpu.dtb.wrAccesses                           0                       # TLB accesses on write requests
system.cpu.dtb.wrMisses                             0                       # TLB misses on write requests
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrAccesses                           0                       # TLB accesses on write requests
system.cpu.itb.wrMisses                             0                       # TLB misses on write requests
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.numCycles                                0                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.num_busy_cycles                          0                       # Number of busy cycles
system.cpu.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu.num_fp_alu_accesses                      0                       # Number of float alu accesses
system.cpu.num_fp_insts                             0                       # number of float instructions
system.cpu.num_fp_register_reads                    0                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                   0                       # number of times the floating registers were written
system.cpu.num_func_calls                           0                       # number of times a function call or return occured
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu.num_int_insts                            0                       # number of integer instructions
system.cpu.num_int_register_reads                   0                       # number of times the integer registers were read
system.cpu.num_int_register_writes                  0                       # number of times the integer registers were written
system.cpu.num_load_insts                           0                       # Number of load instructions
system.cpu.num_mem_refs                             0                       # number of memory refs
system.cpu.num_store_insts                          0                       # Number of store instructions
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.op_class::No_OpClass                     0                       # Class of executed instruction
system.cpu.op_class::IntAlu                         0                       # Class of executed instruction
system.cpu.op_class::IntMult                        0                       # Class of executed instruction
system.cpu.op_class::IntDiv                         0                       # Class of executed instruction
system.cpu.op_class::FloatAdd                       0                       # Class of executed instruction
system.cpu.op_class::FloatCmp                       0                       # Class of executed instruction
system.cpu.op_class::FloatCvt                       0                       # Class of executed instruction
system.cpu.op_class::FloatMult                      0                       # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0                       # Class of executed instruction
system.cpu.op_class::FloatDiv                       0                       # Class of executed instruction
system.cpu.op_class::FloatMisc                      0                       # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0                       # Class of executed instruction
system.cpu.op_class::SimdAdd                        0                       # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0                       # Class of executed instruction
system.cpu.op_class::SimdAlu                        0                       # Class of executed instruction
system.cpu.op_class::SimdCmp                        0                       # Class of executed instruction
system.cpu.op_class::SimdCvt                        0                       # Class of executed instruction
system.cpu.op_class::SimdMisc                       0                       # Class of executed instruction
system.cpu.op_class::SimdMult                       0                       # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0                       # Class of executed instruction
system.cpu.op_class::SimdShift                      0                       # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0                       # Class of executed instruction
system.cpu.op_class::SimdDiv                        0                       # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0                       # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceAdd                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceAlu                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceCmp                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatReduceAdd             0                       # Class of executed instruction
system.cpu.op_class::SimdFloatReduceCmp             0                       # Class of executed instruction
system.cpu.op_class::SimdAes                        0                       # Class of executed instruction
system.cpu.op_class::SimdAesMix                     0                       # Class of executed instruction
system.cpu.op_class::SimdSha1Hash                   0                       # Class of executed instruction
system.cpu.op_class::SimdSha1Hash2                  0                       # Class of executed instruction
system.cpu.op_class::SimdSha256Hash                 0                       # Class of executed instruction
system.cpu.op_class::SimdSha256Hash2                0                       # Class of executed instruction
system.cpu.op_class::SimdShaSigma2                  0                       # Class of executed instruction
system.cpu.op_class::SimdShaSigma3                  0                       # Class of executed instruction
system.cpu.op_class::SimdPredAlu                    0                       # Class of executed instruction
system.cpu.op_class::MemRead                        0                       # Class of executed instruction
system.cpu.op_class::MemWrite                       0                       # Class of executed instruction
system.cpu.op_class::FloatMemRead                   0                       # Class of executed instruction
system.cpu.op_class::FloatMemWrite                  0                       # Class of executed instruction
system.cpu.op_class::IprAccess                      0                       # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0                       # Class of executed instruction
system.cpu.op_class::total                          0                       # Class of executed instruction
system.cpu.workload.numSyscalls                     0                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests      4189851                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests       8379700                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.switch_cpus.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus.branchPred.BTBHitPct      0.000000                       # BTB Hit Percentage
system.switch_cpus.branchPred.BTBHits               0                       # Number of BTB hits
system.switch_cpus.branchPred.BTBLookups      5214175                       # Number of BTB lookups
system.switch_cpus.branchPred.RASInCorrect            0                       # Number of incorrect RAS predictions.
system.switch_cpus.branchPred.condIncorrect       104081                       # Number of conditional branches incorrect
system.switch_cpus.branchPred.condPredicted      9546897                       # Number of conditional branches predicted
system.switch_cpus.branchPred.indirectHits      4623016                       # Number of indirect target hits.
system.switch_cpus.branchPred.indirectLookups      5214175                       # Number of indirect predictor lookups.
system.switch_cpus.branchPred.indirectMisses       591159                       # Number of indirect misses.
system.switch_cpus.branchPred.lookups         9568784                       # Number of BP lookups
system.switch_cpus.branchPred.usedRAS           12854                       # Number of times the RAS was used to get a target.
system.switch_cpus.branchPredindirectMispredicted        57403                       # Number of mispredicted indirect branches.
system.switch_cpus.cc_regfile_reads          45707303                       # number of cc regfile reads
system.switch_cpus.cc_regfile_writes         26306540                       # number of cc regfile writes
system.switch_cpus.commit.amos                      0                       # Number of atomic instructions committed
system.switch_cpus.commit.branchMispredicts       104081                       # The number of times a branch was mispredicted
system.switch_cpus.commit.branches            8501737                       # Number of branches committed
system.switch_cpus.commit.bw_lim_events       4439278                       # number cycles where commit BW limit reached
system.switch_cpus.commit.commitSquashedInsts      4296426                       # The number of squashed insts skipped by commit
system.switch_cpus.commit.committedInsts     30000001                       # Number of instructions committed
system.switch_cpus.commit.committedOps       53445403                       # Number of ops (including micro ops) committed
system.switch_cpus.commit.committed_per_cycle::samples    229145617                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::mean     0.233238                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::stdev     1.185354                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::0    216656619     94.55%     94.55% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::1      2761521      1.21%     95.75% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::2      1751762      0.76%     96.52% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::3      2992025      1.31%     97.83% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::4       152933      0.07%     97.89% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::5       298028      0.13%     98.02% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::6        65970      0.03%     98.05% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::7        27481      0.01%     98.06% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::8      4439278      1.94%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::total    229145617                       # Number of insts commited each cycle
system.switch_cpus.commit.fp_insts                  0                       # Number of committed floating point instructions.
system.switch_cpus.commit.function_calls         1114                       # Number of function calls committed.
system.switch_cpus.commit.int_insts          53428656                       # Number of committed integer instructions.
system.switch_cpus.commit.loads              12628685                       # Number of loads committed
system.switch_cpus.commit.membars                   0                       # Number of memory barriers committed
system.switch_cpus.commit.op_class_0::No_OpClass        14896      0.03%      0.03% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntAlu     40661126     76.08%     76.11% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntMult          186      0.00%     76.11% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntDiv            0      0.00%     76.11% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatAdd            0      0.00%     76.11% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCmp            0      0.00%     76.11% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCvt            0      0.00%     76.11% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMult            0      0.00%     76.11% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMultAcc            0      0.00%     76.11% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatDiv            0      0.00%     76.11% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMisc            0      0.00%     76.11% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatSqrt            0      0.00%     76.11% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAdd            0      0.00%     76.11% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAddAcc            0      0.00%     76.11% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAlu            0      0.00%     76.11% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCmp            0      0.00%     76.11% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCvt            0      0.00%     76.11% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMisc            0      0.00%     76.11% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMult            0      0.00%     76.11% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMultAcc            0      0.00%     76.11% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShift            0      0.00%     76.11% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShiftAcc            0      0.00%     76.11% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdDiv            0      0.00%     76.11% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSqrt            0      0.00%     76.11% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAdd            0      0.00%     76.11% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAlu            0      0.00%     76.11% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCmp            0      0.00%     76.11% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCvt            0      0.00%     76.11% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatDiv            0      0.00%     76.11% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMisc            0      0.00%     76.11% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMult            0      0.00%     76.11% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMultAcc            0      0.00%     76.11% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatSqrt            0      0.00%     76.11% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceAdd            0      0.00%     76.11% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceAlu            0      0.00%     76.11% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceCmp            0      0.00%     76.11% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     76.11% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     76.11% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAes            0      0.00%     76.11% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAesMix            0      0.00%     76.11% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha1Hash            0      0.00%     76.11% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha1Hash2            0      0.00%     76.11% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha256Hash            0      0.00%     76.11% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha256Hash2            0      0.00%     76.11% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShaSigma2            0      0.00%     76.11% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShaSigma3            0      0.00%     76.11% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdPredAlu            0      0.00%     76.11% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemRead     12628685     23.63%     99.74% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemWrite       140510      0.26%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::total     53445403                       # Class of committed instruction
system.switch_cpus.commit.refs               12769195                       # Number of memory references committed
system.switch_cpus.commit.swp_count                 0                       # Number of s/w prefetches committed
system.switch_cpus.commit.vec_insts                 0                       # Number of committed Vector instructions.
system.switch_cpus.committedInsts            30000001                       # Number of Instructions Simulated
system.switch_cpus.committedOps              53445403                       # Number of Ops (including micro ops) Simulated
system.switch_cpus.cpi                       7.660228                       # CPI: Cycles Per Instruction
system.switch_cpus.cpi_total                 7.660228                       # CPI: Total CPI of All Threads
system.switch_cpus.decode.BlockedCycles     219827999                       # Number of cycles decode is blocked
system.switch_cpus.decode.DecodedInsts       59013618                       # Number of instructions handled by decode
system.switch_cpus.decode.IdleCycles          2357633                       # Number of cycles decode is idle
system.switch_cpus.decode.RunCycles           2232849                       # Number of cycles decode is running
system.switch_cpus.decode.SquashCycles         104137                       # Number of cycles decode is squashing
system.switch_cpus.decode.UnblockCycles       5284225                       # Number of cycles decode is unblocking
system.switch_cpus.dtb.rdAccesses            13152534                       # TLB accesses on read requests
system.switch_cpus.dtb.rdMisses               5118266                       # TLB misses on read requests
system.switch_cpus.dtb.wrAccesses              201299                       # TLB accesses on write requests
system.switch_cpus.dtb.wrMisses                  5971                       # TLB misses on write requests
system.switch_cpus.fetch.Branches             9568784                       # Number of branches that fetch encountered
system.switch_cpus.fetch.CacheLines            469781                       # Number of cache lines fetched
system.switch_cpus.fetch.Cycles             229180439                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus.fetch.IcacheSquashes         16578                       # Number of outstanding Icache misses that were squashed
system.switch_cpus.fetch.Insts               34423744                       # Number of instructions fetch has processed
system.switch_cpus.fetch.SquashCycles          208274                       # Number of cycles fetch has spent squashing
system.switch_cpus.fetch.branchRate          0.041638                       # Number of branch fetches per cycle
system.switch_cpus.fetch.icacheStallCycles       522267                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus.fetch.predictedBranches      4635870                       # Number of branches that fetch has predicted taken
system.switch_cpus.fetch.rate                0.149794                       # Number of inst fetches per cycle
system.switch_cpus.fetch.rateDist::samples    229806843                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::mean      0.265794                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::stdev     1.296305                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::0        218957911     95.28%     95.28% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::1           707587      0.31%     95.59% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::2           716793      0.31%     95.90% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::3           715136      0.31%     96.21% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::4          1112479      0.48%     96.69% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::5          2308638      1.00%     97.70% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::6           498570      0.22%     97.92% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::7           507579      0.22%     98.14% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::8          4282150      1.86%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::total    229806843                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.iew.branchMispredicts       126814                       # Number of branch mispredicts detected at execute
system.switch_cpus.iew.exec_branches          8742946                       # Number of branches executed
system.switch_cpus.iew.exec_nop                     0                       # number of nop insts executed
system.switch_cpus.iew.exec_rate             0.487694                       # Inst execution rate
system.switch_cpus.iew.exec_refs             69268728                       # number of memory reference insts executed
system.switch_cpus.iew.exec_stores             201297                       # Number of stores executed
system.switch_cpus.iew.exec_swp                     0                       # number of swp insts executed
system.switch_cpus.iew.iewBlockCycles        47017336                       # Number of cycles IEW is blocking
system.switch_cpus.iew.iewDispLoadInsts      13467102                       # Number of dispatched load instructions
system.switch_cpus.iew.iewDispNonSpecInsts            0                       # Number of dispatched non-speculative instructions
system.switch_cpus.iew.iewDispSquashedInsts        15810                       # Number of squashed instructions skipped by dispatch
system.switch_cpus.iew.iewDispStoreInsts       299524                       # Number of dispatched store instructions
system.switch_cpus.iew.iewDispatchedInsts     57730499                       # Number of instructions dispatched to IQ
system.switch_cpus.iew.iewExecLoadInsts      69067431                       # Number of load instructions executed
system.switch_cpus.iew.iewExecSquashedInsts       198392                       # Number of squashed instructions skipped in execute
system.switch_cpus.iew.iewExecutedInsts     112075304                       # Number of executed instructions
system.switch_cpus.iew.iewIQFullEvents         882266                       # Number of times the IQ has become full, causing a stall
system.switch_cpus.iew.iewIdleCycles                0                       # Number of cycles IEW is idle
system.switch_cpus.iew.iewLSQFullEvents      48921431                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus.iew.iewSquashCycles         104137                       # Number of cycles IEW is squashing
system.switch_cpus.iew.iewUnblockCycles      50571305                       # Number of cycles IEW is unblocking
system.switch_cpus.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus.iew.lsq.thread0.cacheBlocked      5042545                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus.iew.lsq.thread0.forwLoads        23619                       # Number of loads that had data forwarded from stores
system.switch_cpus.iew.lsq.thread0.ignoredResponses          245                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.memOrderViolation          148                       # Number of memory ordering violations
system.switch_cpus.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus.iew.lsq.thread0.squashedLoads       838420                       # Number of loads squashed
system.switch_cpus.iew.lsq.thread0.squashedStores       159014                       # Number of stores squashed
system.switch_cpus.iew.memOrderViolationEvents          148                       # Number of memory order violations
system.switch_cpus.iew.predictedNotTakenIncorrect       102705                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus.iew.predictedTakenIncorrect        24109                       # Number of branches that were predicted taken incorrectly
system.switch_cpus.iew.wb_consumers          55086552                       # num instructions consuming a value
system.switch_cpus.iew.wb_count              55822718                       # cumulative count of insts written-back
system.switch_cpus.iew.wb_fanout             0.745588                       # average fanout of values written-back
system.switch_cpus.iew.wb_producers          41071860                       # num instructions producing a value
system.switch_cpus.iew.wb_rate               0.242911                       # insts written-back per cycle
system.switch_cpus.iew.wb_sent               55849343                       # cumulative count of insts sent to commit
system.switch_cpus.int_regfile_reads        183488287                       # number of integer regfile reads
system.switch_cpus.int_regfile_writes        46834486                       # number of integer regfile writes
system.switch_cpus.ipc                       0.130544                       # IPC: Instructions Per Cycle
system.switch_cpus.ipc_total                 0.130544                       # IPC: Total IPC of All Threads
system.switch_cpus.iq.FU_type_0::No_OpClass        63124      0.06%      0.06% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntAlu      42882563     38.19%     38.25% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntMult          294      0.00%     38.25% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntDiv             0      0.00%     38.25% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatAdd            0      0.00%     38.25% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCmp            0      0.00%     38.25% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCvt            0      0.00%     38.25% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMult            0      0.00%     38.25% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMultAcc            0      0.00%     38.25% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatDiv            0      0.00%     38.25% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMisc            0      0.00%     38.25% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatSqrt            0      0.00%     38.25% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAdd            0      0.00%     38.25% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAddAcc            0      0.00%     38.25% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAlu            0      0.00%     38.25% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCmp            0      0.00%     38.25% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCvt            0      0.00%     38.25% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMisc            0      0.00%     38.25% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMult            0      0.00%     38.25% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMultAcc            0      0.00%     38.25% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShift            0      0.00%     38.25% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShiftAcc            0      0.00%     38.25% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdDiv            0      0.00%     38.25% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSqrt            0      0.00%     38.25% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAdd            0      0.00%     38.25% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAlu            0      0.00%     38.25% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCmp            0      0.00%     38.25% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCvt            0      0.00%     38.25% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatDiv            0      0.00%     38.25% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMisc            0      0.00%     38.25% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMult            0      0.00%     38.25% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     38.25% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatSqrt            0      0.00%     38.25% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAdd            0      0.00%     38.25% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAlu            0      0.00%     38.25% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceCmp            0      0.00%     38.25% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     38.25% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     38.25% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAes            0      0.00%     38.25% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAesMix            0      0.00%     38.25% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash            0      0.00%     38.25% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash2            0      0.00%     38.25% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash            0      0.00%     38.25% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash2            0      0.00%     38.25% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma2            0      0.00%     38.25% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma3            0      0.00%     38.25% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdPredAlu            0      0.00%     38.25% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemRead     69113994     61.56%     99.81% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemWrite       213720      0.19%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemRead            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemWrite            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::total      112273695                       # Type of FU issued
system.switch_cpus.iq.fp_alu_accesses               0                       # Number of floating point alu accesses
system.switch_cpus.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus.iq.fu_busy_cnt            11151646                       # FU busy when requested
system.switch_cpus.iq.fu_busy_rate           0.099326                       # FU busy rate (busy events/executed inst)
system.switch_cpus.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntAlu           48007      0.43%      0.43% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntMult              0      0.00%      0.43% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntDiv               0      0.00%      0.43% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatAdd             0      0.00%      0.43% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCmp             0      0.00%      0.43% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCvt             0      0.00%      0.43% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMult            0      0.00%      0.43% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMultAcc            0      0.00%      0.43% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatDiv             0      0.00%      0.43% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMisc            0      0.00%      0.43% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatSqrt            0      0.00%      0.43% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAdd              0      0.00%      0.43% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAddAcc            0      0.00%      0.43% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAlu              0      0.00%      0.43% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCmp              0      0.00%      0.43% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCvt              0      0.00%      0.43% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMisc             0      0.00%      0.43% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMult             0      0.00%      0.43% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMultAcc            0      0.00%      0.43% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShift            0      0.00%      0.43% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShiftAcc            0      0.00%      0.43% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdDiv              0      0.00%      0.43% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSqrt             0      0.00%      0.43% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAdd            0      0.00%      0.43% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAlu            0      0.00%      0.43% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCmp            0      0.00%      0.43% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCvt            0      0.00%      0.43% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatDiv            0      0.00%      0.43% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMisc            0      0.00%      0.43% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMult            0      0.00%      0.43% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMultAcc            0      0.00%      0.43% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatSqrt            0      0.00%      0.43% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAdd            0      0.00%      0.43% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAlu            0      0.00%      0.43% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceCmp            0      0.00%      0.43% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceAdd            0      0.00%      0.43% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceCmp            0      0.00%      0.43% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAes              0      0.00%      0.43% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAesMix            0      0.00%      0.43% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash            0      0.00%      0.43% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash2            0      0.00%      0.43% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash            0      0.00%      0.43% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash2            0      0.00%      0.43% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma2            0      0.00%      0.43% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma3            0      0.00%      0.43% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdPredAlu            0      0.00%      0.43% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemRead       11092667     99.47%     99.90% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemWrite         10972      0.10%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemRead            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemWrite            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.int_alu_accesses      123362217                       # Number of integer alu accesses
system.switch_cpus.iq.int_inst_queue_reads    465676653                       # Number of integer instruction queue reads
system.switch_cpus.iq.int_inst_queue_wakeup_accesses     55822718                       # Number of integer instruction queue wakeup accesses
system.switch_cpus.iq.int_inst_queue_writes     62015688                       # Number of integer instruction queue writes
system.switch_cpus.iq.iqInstsAdded           57730499                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus.iq.iqInstsIssued         112273695                       # Number of instructions issued
system.switch_cpus.iq.iqSquashedInstsExamined      4285107                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus.iq.iqSquashedInstsIssued       170773                       # Number of squashed instructions issued
system.switch_cpus.iq.iqSquashedOperandsExamined      6778722                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus.iq.issued_per_cycle::samples    229806843                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::mean     0.488557                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::stdev     1.317976                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::0    192323619     83.69%     83.69% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::1     11839809      5.15%     88.84% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::2      5348059      2.33%     91.17% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::3      3849101      1.67%     92.84% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::4      8519680      3.71%     96.55% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::5      4383563      1.91%     98.46% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::6      2881205      1.25%     99.71% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::7       387756      0.17%     99.88% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::8       274051      0.12%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::total    229806843                       # Number of insts issued each cycle
system.switch_cpus.iq.rate                   0.488557                       # Inst issue rate
system.switch_cpus.iq.vec_alu_accesses              0                       # Number of vector alu accesses
system.switch_cpus.iq.vec_inst_queue_reads            0                       # Number of vector instruction queue reads
system.switch_cpus.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.switch_cpus.iq.vec_inst_queue_writes            0                       # Number of vector instruction queue writes
system.switch_cpus.itb.rdAccesses                   0                       # TLB accesses on read requests
system.switch_cpus.itb.rdMisses                     0                       # TLB misses on read requests
system.switch_cpus.itb.wrAccesses              469781                       # TLB accesses on write requests
system.switch_cpus.itb.wrMisses                     0                       # TLB misses on write requests
system.switch_cpus.memDep0.conflictingLoads        61179                       # Number of conflicting loads.
system.switch_cpus.memDep0.conflictingStores        73947                       # Number of conflicting stores.
system.switch_cpus.memDep0.insertedLoads     13467102                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus.memDep0.insertedStores       299524                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus.misc_regfile_reads        87098621                       # number of misc regfile reads
system.switch_cpus.numCycles                229806843                       # number of cpu cycles simulated
system.switch_cpus.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus.numWorkItemsStarted              0                       # number of work items this cpu started
system.switch_cpus.rename.BlockCycles       105558463                       # Number of cycles rename is blocking
system.switch_cpus.rename.CommittedMaps      70303533                       # Number of HB maps that are committed
system.switch_cpus.rename.IQFullEvents       40185436                       # Number of times rename has blocked due to IQ full
system.switch_cpus.rename.IdleCycles          3868954                       # Number of cycles rename is idle
system.switch_cpus.rename.LQFullEvents      106023797                       # Number of times rename has blocked due to LQ full
system.switch_cpus.rename.ROBFullEvents        175742                       # Number of times rename has blocked due to ROB full
system.switch_cpus.rename.RenameLookups     156338565                       # Number of register rename lookups that rename has made
system.switch_cpus.rename.RenamedInsts       58462192                       # Number of instructions processed by rename
system.switch_cpus.rename.RenamedOperands     76460651                       # Number of destination operands rename has renamed
system.switch_cpus.rename.RunCycles           5391285                       # Number of cycles rename is running
system.switch_cpus.rename.SQFullEvents          45239                       # Number of times rename has blocked due to SQ full
system.switch_cpus.rename.SquashCycles         104137                       # Number of cycles rename is squashing
system.switch_cpus.rename.UnblockCycles     114883012                       # Number of cycles rename is unblocking
system.switch_cpus.rename.UndoneMaps          6157114                       # Number of HB maps that are undone due to squashing
system.switch_cpus.rename.int_rename_lookups     75811670                       # Number of integer rename lookups
system.switch_cpus.rename.serializeStallCycles          992                       # count of cycles rename stalled for serializing inst
system.switch_cpus.rename.serializingInsts         1038                       # count of serializing insts renamed
system.switch_cpus.rename.skidInsts          31793226                       # count of insts added to the skid buffer
system.switch_cpus.rename.tempSerializingInsts         1030                       # count of temporary serializing insts renamed
system.switch_cpus.rob.rob_reads            282448168                       # The number of ROB reads
system.switch_cpus.rob.rob_writes           116149229                       # The number of ROB writes
system.tol2bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests      5154287                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops      1129537                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests     10308574                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops        1129537                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 114903421500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp            4188503                       # Transaction distribution
system.membus.trans_dist::WritebackDirty        25892                       # Transaction distribution
system.membus.trans_dist::CleanEvict          4163959                       # Transaction distribution
system.membus.trans_dist::ReadExReq              1346                       # Transaction distribution
system.membus.trans_dist::ReadExResp             1346                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq       4188503                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port     12569549                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total     12569549                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total               12569549                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port    269807424                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total    269807424                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               269807424                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           4189849                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 4189849    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total             4189849                       # Request fanout histogram
system.membus.reqLayer2.occupancy          8827630500                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               7.7                       # Layer utilization (%)
system.membus.respLayer1.occupancy        23510203500                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization             20.5                       # Layer utilization (%)
system.switch_cpus.pwrStateResidencyTicks::OFF 114903421500                       # Cumulative time (in ticks) in various power states
system.switch_cpus.dtb.walker.pwrStateResidencyTicks::UNDEFINED 114903421500                       # Cumulative time (in ticks) in various power states
system.switch_cpus.itb.walker.pwrStateResidencyTicks::UNDEFINED 114903421500                       # Cumulative time (in ticks) in various power states
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 114903421500                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp           5151350                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty        69362                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict         9287653                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq             2937                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp            2937                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq      5151350                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side     15462861                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total              15462861                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side    332656448                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total              332656448                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                         4202728                       # Total snoops (count)
system.tol2bus.snoopTraffic                   1657088                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples          9357015                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.120716                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.325796                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                8227478     87.93%     87.93% # Request fanout histogram
system.tol2bus.snoop_fanout::1                1129537     12.07%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total            9357015                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy         5197757000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              4.5                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        7731430500                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             6.7                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED 114903421500                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.switch_cpus.data       964437                       # number of demand (read+write) hits
system.l2.demand_hits::total                   964437                       # number of demand (read+write) hits
system.l2.overall_hits::.switch_cpus.data       964437                       # number of overall hits
system.l2.overall_hits::total                  964437                       # number of overall hits
system.l2.demand_misses::.switch_cpus.data      4189850                       # number of demand (read+write) misses
system.l2.demand_misses::total                4189850                       # number of demand (read+write) misses
system.l2.overall_misses::.switch_cpus.data      4189850                       # number of overall misses
system.l2.overall_misses::total               4189850                       # number of overall misses
system.l2.demand_miss_latency::.switch_cpus.data 425945400000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     425945400000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.switch_cpus.data 425945400000                       # number of overall miss cycles
system.l2.overall_miss_latency::total    425945400000                       # number of overall miss cycles
system.l2.demand_accesses::.switch_cpus.data      5154287                       # number of demand (read+write) accesses
system.l2.demand_accesses::total              5154287                       # number of demand (read+write) accesses
system.l2.overall_accesses::.switch_cpus.data      5154287                       # number of overall (read+write) accesses
system.l2.overall_accesses::total             5154287                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.switch_cpus.data     0.812886                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.812886                       # miss rate for demand accesses
system.l2.overall_miss_rate::.switch_cpus.data     0.812886                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.812886                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.switch_cpus.data 101661.252789                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 101661.252789                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus.data 101661.252789                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 101661.252789                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks               25892                       # number of writebacks
system.l2.writebacks::total                     25892                       # number of writebacks
system.l2.demand_mshr_misses::.switch_cpus.data      4189850                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total           4189850                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.switch_cpus.data      4189850                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total          4189850                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.switch_cpus.data 384046910000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 384046910000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus.data 384046910000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 384046910000                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.switch_cpus.data     0.812886                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.812886                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.switch_cpus.data     0.812886                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.812886                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.switch_cpus.data 91661.255176                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 91661.255176                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus.data 91661.255176                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 91661.255176                       # average overall mshr miss latency
system.l2.replacements                        4202728                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks        43470                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total            43470                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks        43470                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total        43470                       # number of WritebackDirty accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks      1116659                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total       1116659                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_hits::.switch_cpus.data         1591                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                  1591                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.switch_cpus.data         1346                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                1346                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.switch_cpus.data    124479500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total     124479500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.switch_cpus.data         2937                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total              2937                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.switch_cpus.data     0.458291                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.458291                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.switch_cpus.data 92481.054978                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 92481.054978                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.switch_cpus.data         1346                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total           1346                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.switch_cpus.data    111019500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total    111019500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.switch_cpus.data     0.458291                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.458291                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.switch_cpus.data 82481.054978                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 82481.054978                       # average ReadExReq mshr miss latency
system.l2.ReadSharedReq_hits::.switch_cpus.data       962846                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total            962846                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.switch_cpus.data      4188504                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total         4188504                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.switch_cpus.data 425820920500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total 425820920500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.switch_cpus.data      5151350                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total       5151350                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.switch_cpus.data     0.813089                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.813089                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.switch_cpus.data 101664.202899                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 101664.202899                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.switch_cpus.data      4188504                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total      4188504                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.switch_cpus.data 383935890500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total 383935890500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.switch_cpus.data     0.813089                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.813089                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus.data 91664.205287                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 91664.205287                       # average ReadSharedReq mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 114903421500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                         2048                       # Cycle average of tags in use
system.l2.tags.total_refs                     9196425                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                   4204776                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      2.187138                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks       9.156565                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus.data  2038.843435                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.004471                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus.data     0.995529                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total                   1                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          2048                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0          379                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1         1560                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2          109                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                  86671320                       # Number of tag accesses
system.l2.tags.data_accesses                 86671320                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 114903421500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.switch_cpus.data    268150272                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total          268150272                       # Number of bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks      1657088                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         1657088                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.switch_cpus.data      4189848                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total             4189848                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks        25892                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              25892                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.switch_cpus.data   2333701369                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            2333701369                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks       14421572                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total             14421572                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks       14421572                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus.data   2333701369                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           2348122941                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples     25832.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus.data::samples   4186290.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.118542888250                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         1596                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         1596                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState             8056144                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState              24288                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                     4189849                       # Number of read requests accepted
system.mem_ctrls.writeReqs                      25892                       # Number of write requests accepted
system.mem_ctrls.readBursts                   4189849                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                    25892                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                   3559                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                    60                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0            268730                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1            259901                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2            262250                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3            266673                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4            266997                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5            259271                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6            266083                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7            263795                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8            262782                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9            256602                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10           252876                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11           255174                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12           257558                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13           257866                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14           264013                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15           265719                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0              1572                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              1580                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              1479                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              1475                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              1441                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              1483                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              1501                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              1409                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8              1518                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              1392                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             1426                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             1325                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             1425                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13             2885                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             2276                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             1647                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       2.66                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      27.63                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                 132864013500                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                20931450000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat            211356951000                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     31737.89                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                50487.89                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                   229947                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                    9033                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                  5.49                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                34.97                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6               4189849                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                25892                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  687530                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                 1776429                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                 1470909                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                  251422                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                     81                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                    115                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   1108                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   1487                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   1615                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   1660                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   1643                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   1634                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   1653                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   1663                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   1663                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   1679                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   1640                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   1663                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   1649                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   1635                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   1615                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   1605                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                     15                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      7                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples      3973144                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean     67.849558                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean    66.524776                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev    18.939442                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127      3769416     94.87%     94.87% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255       198842      5.00%     99.88% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383         3876      0.10%     99.97% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511          591      0.01%     99.99% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639          186      0.00%     99.99% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767           85      0.00%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895           46      0.00%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023           44      0.00%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151           58      0.00%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total      3973144                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples         1596                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean    2552.820175                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     74.690435                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev  42604.862088                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-65535         1590     99.62%     99.62% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::65536-131071            1      0.06%     99.69% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::131072-196607            1      0.06%     99.75% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::524288-589823            1      0.06%     99.81% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::786432-851967            2      0.13%     99.94% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1.04858e+06-1.11411e+06            1      0.06%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          1596                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         1596                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.186717                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.175332                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.633623                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16             1452     90.98%     90.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17               32      2.01%     92.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18               73      4.57%     97.56% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19               36      2.26%     99.81% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20                3      0.19%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          1596                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM              267922560                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                  227776                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 1653376                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys               268150336                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              1657088                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                      2331.72                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                        14.39                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   2333.70                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     14.42                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        18.33                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                    18.22                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.11                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  114903368500                       # Total gap between requests
system.mem_ctrls.avgGap                      27255.79                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.switch_cpus.data    267922560                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks      1653376                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.switch_cpus.data 2331719599.838025569916                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 14389266.902726652101                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.switch_cpus.data      4189849                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks        25892                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.switch_cpus.data 211356951000                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 2882327853250                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus.data     50445.00                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks 111321174.62                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                     5.67                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy          14060580660                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy           7473372060                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy         14798299740                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy           72526680                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     9070242480.000002                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy      52048616910                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy        292499520                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy        97816138050                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        851.290038                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE    340071250                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF   3836820000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT 110726530250                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy          14307674640                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy           7604709420                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy         15091818000                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy           62326800                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     9070242480.000002                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy      52062560820                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy        280757280                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy        98480089440                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        857.068381                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE    309527000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF   3836820000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT 110757074500                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.numPwrStateTransitions                   2                       # Number of power state transitions
system.cpu.pwrStateResidencyTicks::UNDEFINED 190150534268750                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::ON           11250                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::OFF   150729499500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 190301263779500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst           11                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::.switch_cpus.inst      1349836                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          1349847                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst           11                       # number of overall hits
system.cpu.icache.overall_hits::.switch_cpus.inst      1349836                       # number of overall hits
system.cpu.icache.overall_hits::total         1349847                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst            1                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::.switch_cpus.inst          125                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            126                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst            1                       # number of overall misses
system.cpu.icache.overall_misses::.switch_cpus.inst          125                       # number of overall misses
system.cpu.icache.overall_misses::total           126                       # number of overall misses
system.cpu.icache.demand_miss_latency::.switch_cpus.inst      8504000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total      8504000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.switch_cpus.inst      8504000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total      8504000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst           12                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::.switch_cpus.inst      1349961                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      1349973                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst           12                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::.switch_cpus.inst      1349961                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      1349973                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.083333                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::.switch_cpus.inst     0.000093                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000093                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.083333                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::.switch_cpus.inst     0.000093                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000093                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.switch_cpus.inst        68032                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 67492.063492                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.switch_cpus.inst        68032                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 67492.063492                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.demand_mshr_hits::.switch_cpus.inst           64                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total           64                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.switch_cpus.inst           64                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total           64                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.switch_cpus.inst           61                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total           61                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.switch_cpus.inst           61                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total           61                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.switch_cpus.inst      4943000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total      4943000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.switch_cpus.inst      4943000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total      4943000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.switch_cpus.inst     0.000045                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000045                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.switch_cpus.inst     0.000045                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000045                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.switch_cpus.inst 81032.786885                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 81032.786885                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.switch_cpus.inst 81032.786885                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 81032.786885                       # average overall mshr miss latency
system.cpu.icache.replacements                      0                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst           11                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::.switch_cpus.inst      1349836                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         1349847                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst            1                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::.switch_cpus.inst          125                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           126                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.switch_cpus.inst      8504000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total      8504000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst           12                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::.switch_cpus.inst      1349961                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      1349973                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.083333                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::.switch_cpus.inst     0.000093                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000093                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.switch_cpus.inst        68032                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 67492.063492                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.switch_cpus.inst           64                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total           64                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.switch_cpus.inst           61                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total           61                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.switch_cpus.inst      4943000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total      4943000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.switch_cpus.inst     0.000045                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000045                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus.inst 81032.786885                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 81032.786885                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 190301263779500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse             0.045061                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             1349909                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs                62                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          21772.725806                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle      190150534269500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst     0.000792                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_blocks::.switch_cpus.inst     0.044269                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.000002                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::.switch_cpus.inst     0.000086                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.000088                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024           62                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4           62                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.121094                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           2700008                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          2700008                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED 190301263779500                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           8000                       # Clock period in ticks
system.cpu.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED 190301263779500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 190301263779500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED 190301263779500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED 190301263779500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 190301263779500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 190301263779500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.switch_cpus.data      4838082                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total          4838082                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.switch_cpus.data      4838082                       # number of overall hits
system.cpu.dcache.overall_hits::total         4838082                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data            2                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::.switch_cpus.data     12968164                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total       12968166                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data            2                       # number of overall misses
system.cpu.dcache.overall_misses::.switch_cpus.data     12968164                       # number of overall misses
system.cpu.dcache.overall_misses::total      12968166                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.switch_cpus.data 983369693045                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total 983369693045                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.switch_cpus.data 983369693045                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total 983369693045                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data            2                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::.switch_cpus.data     17806246                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     17806248                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data            2                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::.switch_cpus.data     17806246                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     17806248                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data            1                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::.switch_cpus.data     0.728293                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.728293                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data            1                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::.switch_cpus.data     0.728293                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.728293                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.switch_cpus.data 75829.523211                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 75829.511517                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.switch_cpus.data 75829.523211                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 75829.511517                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs    264085018                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets           65                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs           6318589                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               1                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    41.794935                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets           65                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks       125152                       # number of writebacks
system.cpu.dcache.writebacks::total            125152                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.switch_cpus.data      6395650                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total      6395650                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.switch_cpus.data      6395650                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total      6395650                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.switch_cpus.data      6572514                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total      6572514                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.switch_cpus.data      6572514                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total      6572514                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.switch_cpus.data 564865631630                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total 564865631630                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.switch_cpus.data 564865631630                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total 564865631630                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.switch_cpus.data     0.369113                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.369113                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.switch_cpus.data     0.369113                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.369113                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.switch_cpus.data 85943.617865                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 85943.617865                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.switch_cpus.data 85943.617865                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 85943.617865                       # average overall mshr miss latency
system.cpu.dcache.replacements                6571488                       # number of replacements
system.cpu.dcache.ReadReq_hits::.switch_cpus.data      4442139                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total         4442139                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data            2                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::.switch_cpus.data     12957126                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total      12957128                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.switch_cpus.data 982781914000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total 982781914000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data            2                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::.switch_cpus.data     17399265                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     17399267                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data            1                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::.switch_cpus.data     0.744694                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.744694                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.switch_cpus.data 75848.757973                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 75848.746265                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.switch_cpus.data      6395380                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total      6395380                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.switch_cpus.data      6561746                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total      6561746                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.switch_cpus.data 564293913000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total 564293913000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.switch_cpus.data     0.377128                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.377128                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus.data 85997.524592                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 85997.524592                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.switch_cpus.data       395943                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         395943                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.switch_cpus.data        11038                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        11038                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.switch_cpus.data    587779045                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total    587779045                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.switch_cpus.data       406981                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       406981                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.switch_cpus.data     0.027122                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.027122                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.switch_cpus.data 53250.502355                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 53250.502355                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.switch_cpus.data          270                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total          270                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.switch_cpus.data        10768                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        10768                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.switch_cpus.data    571718630                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total    571718630                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.switch_cpus.data     0.026458                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.026458                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus.data 53094.226412                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 53094.226412                       # average WriteReq mshr miss latency
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 190301263779500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse             0.810971                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            11410594                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs           6572512                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs              1.736109                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle      190150534270000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data     0.000000                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.switch_cpus.data     0.810971                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.000000                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.switch_cpus.data     0.000792                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.000792                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0          412                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          608                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2            4                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses          42185008                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses         42185008                       # Number of data accesses

---------- End Simulation Statistics   ----------
