-- Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.
-- --------------------------------------------------------------------------------
-- Tool Version: Vivado v.2015.2.1 (win64) Build 1302555 Wed Aug  5 13:06:02 MDT 2015
-- Date        : Wed Feb 08 11:25:08 2017
-- Host        : FUTURE3 running 64-bit Service Pack 1  (build 7601)
-- Command     : write_vhdl -force -mode funcsim
--               F:/jiaweiwei/Project/OFDM_Synchronization/OFDM_Synchronization/OFDM_Synchronization.srcs/sources_1/ip/complex_abs_power2_35_1dsp_ip/complex_abs_power2_35_1dsp_ip_funcsim.vhdl
-- Design      : complex_abs_power2_35_1dsp_ip
-- Purpose     : This VHDL netlist is a functional simulation representation of the design and should not be modified or
--               synthesized. This netlist cannot be used for SDF annotated simulation.
-- Device      : xc7z045fbg676-3
-- --------------------------------------------------------------------------------
`protect begin_protected
`protect version = 1
`protect encrypt_agent = "XILINX"
`protect encrypt_agent_info = "Xilinx Encryption Tool 2014"
`protect key_keyowner = "Cadence Design Systems.", key_keyname= "cds_rsa_key", key_method = "rsa"
`protect encoding = (enctype = "BASE64", line_length = 76, bytes = 64)
`protect key_block
TYC2a98Y1yysY91l546ob+IXQg6fiMRAm6syn2FqZ8C4J00TJH9s9pBK99lKAlmxD58wDHg2XKOB
4+D4sI/OnA==


`protect key_keyowner = "Mentor Graphics Corporation", key_keyname= "MGC-VERIF-SIM-RSA-1", key_method = "rsa"
`protect encoding = (enctype = "BASE64", line_length = 76, bytes = 128)
`protect key_block
IYo4LY638jReFPtBZA8oIrfMNP47X7knj8vR4HmvueYKSZWAAwFtiSPbhdiHrQdj/Jr2MVzYEcfd
vRsRxe3v7ynxxUMH5timX7mlzx07A/AyIO+uhqGDAbSyVKFJ3Gken+AeMGyZtQm6kssqDVNq8+FO
qY6FIJeeOJAkf6HKLQ4=


`protect key_keyowner = "Xilinx", key_keyname= "xilinx_2014_03", key_method = "rsa"
`protect encoding = (enctype = "BASE64", line_length = 76, bytes = 256)
`protect key_block
fCKxKqpijP/7rpIjfkXBt9viSVW6GhZmaQb8SCQ2AOAPWdxNwyVH+kSJghpmUfV3WyKheuuDbIua
PCbiAqbP4Q1WffU+QdbKAV1MD11yHylQagVgeUsl1HbG1U2WlOD/Yfj48ksMn+llZDhZ2W8YLK6x
awmnT/y8PZrICy2D9+0a7TpZScZ+8g8rmgNvFJdoTmUW1rYs4TG5y6IkW6i7e7EWh6lY1/xXJVvc
suiWg5Gywy9NNWPJVgvTTj+QlsXTKD7aniyg/Wf5EByN0lEizV5utPNRLxORI1T5AH2PLQxwTnAb
CpRxZb+Ymkw3M4mCSn+rnWWQQBJNZ40mqgAs2Q==


`protect key_keyowner = "Synopsys", key_keyname= "SNPS-VCS-RSA-1", key_method = "rsa"
`protect encoding = (enctype = "BASE64", line_length = 76, bytes = 128)
`protect key_block
CdJL3sB+6k2qfKx5AIlvhCqnCiYX0XkkBTKRNyzFcWV1F9+uS+QEiM7C+8DTOsm+fS98iciviKiK
3d0IwMUKnQnjT9PPYtCdkpcD/XLOFsBAPIYR9jt+ubCrOFBXRAViIZf3mMIeydWehrRxX0z9azPn
met3gl41ccDQOhZacM4=


`protect key_keyowner = "Aldec", key_keyname= "ALDEC08_001", key_method = "rsa"
`protect encoding = (enctype = "BASE64", line_length = 76, bytes = 256)
`protect key_block
Joy/Zu48hyfOuMcFFUFc9UX77pQ/evKtrfBnlX022U+1AY594DoKNkUlYrXk7xS6/ZR6OI3xkmlo
PoXSY7UY5SpLjztMrPQkKdQJcwNonE05xLJDWTeI3ydFZw73Pma4oypwaIleDBnnXtiw0KxzaXr9
X1OrDRrFCkO3cKBy9567w6E1Bj4tKgcZkLaT74LaC43otaBprzCmC3qfMzgptdOb8ZpoXa1Ndito
Z96ueEadkxFzAj/pubMwLGv/ZVI2s/THLgYf1NRowC9HKXaFngSCso+vhsMW7j1PDrwBFAQopepK
auZlkKb6gBUD1HQXwwpr5R0j4cXE6xCTecFqIg==


`protect key_keyowner = "Mentor Graphics Corporation", key_keyname= "MGC-PREC-RSA", key_method = "rsa"
`protect encoding = (enctype = "BASE64", line_length = 76, bytes = 256)
`protect key_block
pb7d1luretP6FSqGuUT3UX2e0yF5/b1CaaDmP8nX133lkKHN3u+8j2FTxhlVQTTmx4bwsgUmkd/e
c9np+Mb0107nCks7RPIJ+yklOJd41Gghw5fYgTxRnmCd/adZGnpuU+RnouZXA6+6n28Xovtkpa+p
nwpgK2aPdKYuqcsPzkq3XJjx/Hbw7qlkFBqTVRtso6/Id2JZmEIkjLlSSu3qw8E9+IrpiS7JeqUK
VwfTFYOhxt8rTLhrBAR9WnT7aEYDrhw+JRxze7XfRPw4ETPsu/CdisfI41XHDGIhb62W3bQDiZzg
yWjSuSxcHosVrSiXSZLlAztbXiGPy0IFtlyDaw==


`protect key_keyowner = "Synplicity", key_keyname= "SYNP05_001", key_method = "rsa"
`protect encoding = (enctype = "BASE64", line_length = 76, bytes = 256)
`protect key_block
SffJ0xspRuIzE1h5GyqEWqbLFEwTw5WoyaMCRMrrgAp2V88IpHz/MUibbbQbYRVqxdYVhW2sCZIY
ShfqZfDlfd3iUVVlP4+afpIoJj9sJ9BL3Rz7kCA0bdLHMhRENT90G8oYaHBjvjz518e3IOcVYMzO
UvCBOEdb8mTWkXu8w9bs1/ppLpoYGkhVq7tKznbJX1YMbWwN3dbP0r5nx5JaNLQMb1tELsUNQOo0
YnYgnmPxB678DRnufD9dcn4UFzj3T46CfAxJlNvnoSFuSNepVj2dLtxRo2mwrfKFCtqBMMi+LjMM
L98zHGbxVuGnoA+7JsxgfXmKbm/7mOE3LsEptw==


`protect data_method = "AES128-CBC"
`protect encoding = (enctype = "BASE64", line_length = 76, bytes = 5200)
`protect data_block
myiUQWKIQuEIEqk4WHhNJmMCh9Bl2qf3o0Oo96xSA3LzwZJNbwkU3VQbC3Nfca6vlVGgNLIFBE3j
Y0S+nndIKj/7hQknejVhq/I5Kmt8NHzvmK+q6zlL4GaQjObL0eov94y9z/o/fOWHQ22zJ/4f/9eD
CSzYqPdWVQ/n2X0c9S5sl3njdTT2O4Swal1+b/d3kixovWuLYJK7FqcFPIQ7AkLfOPGJD2Eii3un
ppbVOGxBAERFJQ5cQVNMsMSg3thNWF7L05M/jlVbkmt65Qt59Ftu8cxH9bLRd3jar1X+cQH5+Zl1
Bo5TzAMpuHs64x8qH2t3akbRXYjmjRsZ2izJp1lpzovNnRbArquJmVRqkZzuSs3WMNnJUT/y/J40
vLIqSBd8FyJUx1yodpWXytn6DD0g/dcfE4ekspmS0fP+gNrfdCqN/Aqm8iVPfBm0XoroNBR/viNQ
EyLoLEM3kLLsqN11TPBM6rGISEYRhYZZk6r7m3OpKqG95tC8Jd3swYLWUt+WykLhBGsl+dM5FnKw
hFKYpltUBkBd/dR9rpJuFY+YuNGjlVI/ArVzrhORyWTwhUBBx59HkJV+bR2NMtMT0AjYyL+mjE0s
Shr8qy8e6JK8ARHGpPNOgXzXBAmwgWqjJfsGumr8HVGeTVjT3BJkI4a/U+JM4x9gYHB5FZcHQp5x
r8tC9BLHKF7y4zW0SPbPUcQ8fSosISyZkAbOdjaT42utYDXHEOL6jLiTKCXROCYwxSJfFXnLgAqT
WgPwYVurtK4p0PfNZ0TFbXcaKxuawTZbOPTzd0wci2ibUWAUJ89Utq5dGn58zCG4LUcdrM4xrlKV
eR2fGz+lneTj+sLSOpPzs8/Uzf/VmkzLt01mVcpwEIYcCNnu3aDkUHdRSkJfztoZZNOW2irCX2s/
nKyXs7jnuWHZxRU69Yk4RFs8CkYXS2EvGCp8XZUp55dlPKLW+VK9CXlqfz9HtyDg+uP0CQyOTHmZ
miRj11H5fd1183nmnpuoMJKOtV6e+OoeLdC6sLwCNBU5PKwslDqlf0ipmdh+LXeckwhecjkJ1DKb
p4dsEd4ts988vRlTZZSi/TCjRa70vNa6uHMOHn6dPq94/eZu46MRrXSvP8fZTN18pZ9vP6sP/WVm
O9XYFsX/ddalxEZC2OeE0tksUSA18y14hTT4yKrMbMmLVLd9cIihRc8lsZIaGm/ck4dOtMGYU4Kb
hncnfS7eCtCg3BM8LxUAfb6zUpE5n4ENOwSoLRiD46wuIdQ9xKIp8X8BjLBCZhGEqfs80+YoN27w
snHv7rIGd54OT3+i7Ngay2iXSOYYTGEXzmYCq3GERwSFY6X9gLvc+YdOn2xtiHGkuqfXX+by/cQ6
lzcT/TZYzUDlC9W7vqZu5IkqdToASNdtZMbtXCLdJCphBLvi/XicR/jwxbU1DOmKNSzZI6PaPje7
agjK5rUA8QZ3/koQsq3vJ2jXYSjjiZkGbZWeO3Q05FqV3PEI92z42CGdjANFIHLubWtG9xDmaqBq
7Rk4GyqR9UtdQnNgTp4ZTL/DMxfCtCYKmSfuGDdyWyRIq9VpvZ89xv8nMY26rNEmv8d6clz99rpJ
lEv7sq/57juHjKqjadrglsI0QUuqc3Unzx8g5H157se1B7R8jA4n/QkQqUWzKz4isWnyn6UvxrgX
D0NtTnlt+EyCvA0enHPAql7DGVyzZoUVSfjcFJGpSJtIMor+wCJ2h7AwL1uM6WD1s+8Z+OgTkCB3
aWiBBJSBJfUHPsQqEyB4q9i6b8VwtkMV7dk/3eDeovHvPp1Qr7ZNjPxWFNX6hJHTgCEa8DAIfiWb
1OQrkcGDwd/yEwes+hDpLxPmuxRoIRmWasZLbeDgOtFGWyanVfBXemosX/i20FJAMq++8kOfPwR2
r7ZB1KSE49t1BsfKnGgaWTcQjgFNbS+SLgCaiLmR6ZOgyHjvbReXmFvXQ5U6rEs1yfek0lrcVjr/
TZ+oCe3LwrIiaoxZosmIboWjgnWUkTIx7LaqeVQmOnoQWlKRUzX+hIUm0c++uUAL9Y1w07eOWpAA
PlvYSN98wG4vIyFys+Gf4j143IK6s3YpSKLDqei7lClTGM690T0jOqnY/gpzwXPMbV/ffVlw1BmJ
vHaJZi7hzIVFjlm36du+gKpNkg0CRZFmW4wluTimCiVO/sSaVySYkgQmNKjCtP4hocUWZ86p29j6
0GA5+sWPpyU+q7Dj9e3oECzT1xqSMtvvzXQ32FLgcWbCoHcTYM9mUNp9hYfQj8PMpHiRW/PH63hu
8ThmVVMatY7d8mSaSI5/7/sY7XO0aUrQW+0PSNaEBlmIS4yS2bUsJx3QkN7GCLUXgm4pAZe3cWIR
jZujz3nnz0yvT1iEyh41Ik67ZH4eEUlOR4Oy9ccy0JBRQ7qb9gL+juSgD+cyNNdbxlw5BWwF3s9+
lkAFnN3+ZP5uIcpPc+PNL4rH4VhPsYqgSG36foKHgNqJrL/Rf073tmrmGxzPKsAPoZgrAJAfINUC
UzWPQHabmxJKggnunBEczYLNJUElyjdoVKE0OfbtXp0C9k3kRrZGI7KzW+OviK7nZiwGEC8it+Ef
iqbZ7SM+6fLq4y15Tch/9jAk9QEw/Yk+M1uOQTjsndYQ87biGy80CzT3VGgjHa/EKavdoa8xhukx
IqbKgW61ksggbMNtirJxmL6Mkgm6ghdRyvJXElTGbE2IBMHyFnvIrNusJJUd1gp3SxKZxw85KeJm
OosfjLWx+EPyJxrze+m+6xMJBXV1ZI39t0EOUNRAWa0oKxApnaQ5C9/6F2ogX0qYx+MmbaeSQIIC
//N9zH/Wxot9ibcninP4RQRGecwFFnr5cVBdedetshYg+MgbtczXa8D/Cmy1E7F5WqPg9Ex6aw+I
NqCSCchCkObLuDnUYLRkv1M2tyoDJmJI0JjVVVt9MEKP7K6U6x2uAL3jXbrx8PSn2ui4NFvnCu5W
Akp1O71uJtXZBRNqnr+ttVoo2ld6wxlG7243U0Brzy4AWoTm27Ahj1ZQBJWI+xz6172nGcHWEr9E
PI+zQPjx//o/FTARE0jicjZPvR+6tJMDHjktB43291K2UGXiQ7KqenlJt8ekOSjB+zH/Bw7DYy1S
+PL+H1PeegjACJp9UdXIViiPok4qFoYoIO3BXRcN6otigLbwfv2pLf+p597GtCnM3M2nipND0SJ5
9ChwhacLzFflhcuz36rnGluwHelx9+i1leKRsBLxefiupUBt23auG6ZAA88fJ+5FGNAUmvyRiwSk
PMLN7n1ybtSUUOe8/F1Ajdh5khh9eXSmex/+eWCuzjiJPLgpC9LP+C00rCpMHiaKB/2rB9bgnJ4l
wY8lguRUCS/PBpzXi1MNd7u9YoLaTF+isp0tUS+A63qRJig1vHvZfRXZDU5vCz2UV06auMz9et6i
82M2XXMSeadTLPN0IgzDwII1OZcpst6S7NSamoV2YXXF72TyAxMAOh9Hkkij5dAARaEiD+BaTWWB
23PpqBw3gE0BKKrNt1CXoYJWksJpvRsW1Ore4z16cX2pUu2azcNFZSnk8qMoqyxXUw0Q8PHXx3F/
hSrzBZkFVqZ+XbVi9joPJP2pBlPQa9BKSAnRTuL9B39lqXYYXpXcEOiWRHNoSkckak5/TG3L72Dv
HRPs6yOWyEKlfRmTjjbZY8dXohqQmIEj+yC8Q0KQNhOCy4zj324jisqV4f4cyW7wFJ2pwKfqVWhY
RcyC24FrWdQjJMVl4Lf/Av2JaKS5IfzV1zCQdw++ygX8wb1tUq3cfC72Nnf4IztsZEdWSr0UN2SP
LEvD33xQsLYr7W3a2SxK7Xb9L6XLXFvcrx9rLPeo6q7CSvEZEE7zo0PwzVspv+Zsm4sqHp7zrU8c
oehXlIXpodXIFthtrWJ50/ioo5BOF2a1TTE16/uvFI6di/iruWWMoXrc6NLMlOU4QxKKKmgp4QYj
tYQXlSvBGxE8b8VdZMMmanpXd5jE3s/hCi0Oaaj/lDHkVV9LGARiY4Zf5ZTz6ElgOMFgvS1aSqi2
pibIHbvzMyDwAV46uIxmGZb9cW7oYlC11k9shb2YCMGoZCU9hW2zu17OUA7CEpW6b2SFWZm3WYR9
kIatAxv+pl0JrJxC3BMLNXX3BpJK/UccCYqvEokl34hkbMft7nt9yB80kehtpGJO8k0mKgwuFwIw
RPVY2LFpCzyfmh2Wz6h9FeGQoc2CH2Dygx9tDUxIL7EsdWRAzisoHYEuamj/qT3nNWz4q4P7im2Y
41URq54lMRbYut0rF+sJQ3l+ilF83GCHSwX7B1b6fS6JrNN3xI/uQA0RI7ANdujRx8VPrEqIBs8G
u9scAQ1Kh7EEY787vG0+GRw0FyCPpEu5q1ewFy8iY7MsIS7xGKXRKXBDbHQ23yWEa5XszQmUdiu4
GK5bvDVl1i7/SG47BW1HzXHJhVhWx5jvOAwlfthXyrvKmub0zCUFZzdFHntUH1bErU/18XOgzCN2
lM/9WPez04yVFQEd04TnNLEqVr73RH2kySpRXiCYtoTTlGl7fpqcvA/d98Ao2GbQ/pty56uAR8Wa
8n8lxoH6vPAgoXroCcQJvJ9VZH1DN7nK4v0nMSVpQrS7athNFiGZlJNk8m8yqK5mgg1oAK9O5/RM
pCRF4p/1T4mpgeIJ3hqAK7FQQKPMwrZgrPYCRhpoAxud4bgjlbpq4HOLmxqUgq5tMbtksOZbwdGi
lXH7hEBV3ShnS8tQJdnBs8kv0ONBPxh6UoJv9KXRemscDuA3ensU/oCmy9r+XKSqWfSXtPDHWcZ4
3xZDf+xMt+QIXuZZWUQd7ljBMihOrgM2qWOmsDFAIH5leKnquvO01luBmoHZa4u+FwUMX32KOnhg
qU+iAo6CbdJgoKVsyFha2+mA0qsDp1KJTu7PkZqTLZvYzVVcoPgNSmGSWPywjQtUgrr64sS92pht
1n5AxxMzokE+JJXhYEZBD1rKLNTjgcHGJ8vmtBqwnVqmbhjBGUXUyXTUbTtvQ0wf+va4Nbbe/zeC
CrnfnzvvdWmxAYp32DnB58MwgYiOKVZpIhF3VXobILL5IDNIpJzXSUPrsJTAGMeo5clbJs9XPUkm
MYxQjBmhJGs2Bkmw5tk7CsyL4QWaVWnY8mO4ysAddJuR60pTsnWBtw3DZ3RHGKVEw/hSilbj4F3J
uyaGsbr8WdK10bLC1HG2vApRwANZbzeqv/EeagFFzVpUMW2F0vBGD9e5h8LZafdB3y/N2sAJeMAH
W0zGaC1dZ0neBo4NQjKd8Ojcj5B2iuPkT8MXUQgQivuOMctxnuxsia42CHZ0i6jtmsIJz1XmUzop
9IiMPR4SGQbDU7+lFNXmVK6ErjTKGPrKo3KWKRDCBy7OSUpPE3wAAwzBUguZnZKT8ZviEtrsr+76
uTqXH+ob80qS7Z3H22J3rWj/oKssrBzbQuZgwbPs0efJ0PjVf5l8XrKO8V6HXJSJwtLmukA+fIg2
wnxVs5iMGackckGplSDouhnI09lV7u/gG+XddaWhSi84UKRfTF650QK4Q8DDv5IGoR+Q82m5Hx6l
/0DvbzsjiuX9M2DIC6tu4RrP3rVVAe/gY87V4jjisCSGrmgfeTuJcJarKZi4P7MLSrVEbG2PJTpl
26k+wG+DL9URJApljyJOza4jnHDa3Lexs9gHLG4m4dLOHaVU5r8ythe6PBL+JNobH/OC/wPm8HG8
dXbeZEz7qnb6CxhelcyQPZf0Hd5rIXrrt0WAzxpnqh8yukyI149OsCvrK9rpnmElWuZT/3vDDCPf
lLUNwHJNDgwG8c2BUvABXgw/boLNY226pAL0eJlHAU/VvpZSg9RZQP0wZ4NjzUPzMPRQOlrXS0By
ks1g1I0OmVqenaYafkYEzjZJFRnGwMQbo0l5pLmb7UBP6qZwvP5z+3plCaJUkHsZllj8iOKlZYQZ
bCMl74iTl+NY9iG/9JHe1QU+j0LTiWL2HpDqVpEIhbja+aSgW9mM+5lX/enVuNOm5UGFuhbgkPcy
uNKwZ6p1z2x2JG7C0iiU5RitCc/BaCCZPXp7lLMvFDmqin3Qz8LzV8vOMTcbiGwdC6RjCGwQe39B
HXZJ8lUZuZwYxXqLKOjGEH1uw0uj6Hb+0Hyjcl0nrjfHXI7ZM+Qh5MJPSLpUtgQuxMo4BXZU3VEf
nE3ZOFBzYJrhWvVk+RjzQkKwAXAdZwiY7Y8f8gZsbA7wV07YnpcQMaF8i5LKRfkhHheQZ6m5bTwo
w2MznpLMZPd2g45EutoGB0YwAAZoA5WllRHvXzltQM4xCLR8MweHrrZxheIEN01s45cqKFOVDqFl
KdbZTvHcZESGQ8kD+5wYYTFv+Z1jZOmFI/ZwrrP4Ae9HFdPqyFlN1VJovRNkrIkRYRinYiYTG9/0
OdWzH7GddtYtFMjxkaL6WK9PETOv9xIKlWf2aaaAYcilpqp8z/93VFe3TQ2k5n/dLrhoLXWz77+m
KTN5DmBqWxx1KmSsHx5NOxg9iL/NfBtn8CwIePUFu+CKczbeomButsKcZ1pXJe2qPIvJV44LhqM2
sGKjiDqoTfJQp1OUpHYXXfWX39c9ZDnupth7ekXCXJhqNTfP8DyJF586JLlD/9on8prJmCVT1Q1I
LMU17/vBew5gKsMITJn5SDdiKnLgQer/2iDVEZSNjOWjfW372cXYor5j86joZaaBJL4NujqfYCV9
cRdc+Am0WSk6/aAFEFKQ8/CrTtY8swi6W1LZKMIlhsR+1ohiiOiL73Pspxat0vJe5gyhEbO3u+bW
oTmMO4IPZAjJNSU0sV/7Hm3sghikwF08Ra+CrD2KJtG9LSmcWuJ3bMDqpoohtSda+y2+l8LlnUDp
yE3offc4PS0YYpE7uoaZTOl0uIiO3F0qf8u1fk0ZsILG7OYrv+MXnyFG4jfGYRhltV2sDyb428TM
4n7JjlOfUs7M/OyJcg==
`protect end_protected
`protect begin_protected
`protect version = 1
`protect encrypt_agent = "XILINX"
`protect encrypt_agent_info = "Xilinx Encryption Tool 2014"
`protect key_keyowner = "Cadence Design Systems.", key_keyname= "cds_rsa_key", key_method = "rsa"
`protect encoding = (enctype = "BASE64", line_length = 76, bytes = 64)
`protect key_block
TYC2a98Y1yysY91l546ob+IXQg6fiMRAm6syn2FqZ8C4J00TJH9s9pBK99lKAlmxD58wDHg2XKOB
4+D4sI/OnA==


`protect key_keyowner = "Mentor Graphics Corporation", key_keyname= "MGC-VERIF-SIM-RSA-1", key_method = "rsa"
`protect encoding = (enctype = "BASE64", line_length = 76, bytes = 128)
`protect key_block
IYo4LY638jReFPtBZA8oIrfMNP47X7knj8vR4HmvueYKSZWAAwFtiSPbhdiHrQdj/Jr2MVzYEcfd
vRsRxe3v7ynxxUMH5timX7mlzx07A/AyIO+uhqGDAbSyVKFJ3Gken+AeMGyZtQm6kssqDVNq8+FO
qY6FIJeeOJAkf6HKLQ4=


`protect key_keyowner = "Xilinx", key_keyname= "xilinx_2014_03", key_method = "rsa"
`protect encoding = (enctype = "BASE64", line_length = 76, bytes = 256)
`protect key_block
fCKxKqpijP/7rpIjfkXBt9viSVW6GhZmaQb8SCQ2AOAPWdxNwyVH+kSJghpmUfV3WyKheuuDbIua
PCbiAqbP4Q1WffU+QdbKAV1MD11yHylQagVgeUsl1HbG1U2WlOD/Yfj48ksMn+llZDhZ2W8YLK6x
awmnT/y8PZrICy2D9+0a7TpZScZ+8g8rmgNvFJdoTmUW1rYs4TG5y6IkW6i7e7EWh6lY1/xXJVvc
suiWg5Gywy9NNWPJVgvTTj+QlsXTKD7aniyg/Wf5EByN0lEizV5utPNRLxORI1T5AH2PLQxwTnAb
CpRxZb+Ymkw3M4mCSn+rnWWQQBJNZ40mqgAs2Q==


`protect key_keyowner = "Synopsys", key_keyname= "SNPS-VCS-RSA-1", key_method = "rsa"
`protect encoding = (enctype = "BASE64", line_length = 76, bytes = 128)
`protect key_block
CdJL3sB+6k2qfKx5AIlvhCqnCiYX0XkkBTKRNyzFcWV1F9+uS+QEiM7C+8DTOsm+fS98iciviKiK
3d0IwMUKnQnjT9PPYtCdkpcD/XLOFsBAPIYR9jt+ubCrOFBXRAViIZf3mMIeydWehrRxX0z9azPn
met3gl41ccDQOhZacM4=


`protect key_keyowner = "Aldec", key_keyname= "ALDEC08_001", key_method = "rsa"
`protect encoding = (enctype = "BASE64", line_length = 76, bytes = 256)
`protect key_block
Joy/Zu48hyfOuMcFFUFc9UX77pQ/evKtrfBnlX022U+1AY594DoKNkUlYrXk7xS6/ZR6OI3xkmlo
PoXSY7UY5SpLjztMrPQkKdQJcwNonE05xLJDWTeI3ydFZw73Pma4oypwaIleDBnnXtiw0KxzaXr9
X1OrDRrFCkO3cKBy9567w6E1Bj4tKgcZkLaT74LaC43otaBprzCmC3qfMzgptdOb8ZpoXa1Ndito
Z96ueEadkxFzAj/pubMwLGv/ZVI2s/THLgYf1NRowC9HKXaFngSCso+vhsMW7j1PDrwBFAQopepK
auZlkKb6gBUD1HQXwwpr5R0j4cXE6xCTecFqIg==


`protect key_keyowner = "Mentor Graphics Corporation", key_keyname= "MGC-PREC-RSA", key_method = "rsa"
`protect encoding = (enctype = "BASE64", line_length = 76, bytes = 256)
`protect key_block
pb7d1luretP6FSqGuUT3UX2e0yF5/b1CaaDmP8nX133lkKHN3u+8j2FTxhlVQTTmx4bwsgUmkd/e
c9np+Mb0107nCks7RPIJ+yklOJd41Gghw5fYgTxRnmCd/adZGnpuU+RnouZXA6+6n28Xovtkpa+p
nwpgK2aPdKYuqcsPzkq3XJjx/Hbw7qlkFBqTVRtso6/Id2JZmEIkjLlSSu3qw8E9+IrpiS7JeqUK
VwfTFYOhxt8rTLhrBAR9WnT7aEYDrhw+JRxze7XfRPw4ETPsu/CdisfI41XHDGIhb62W3bQDiZzg
yWjSuSxcHosVrSiXSZLlAztbXiGPy0IFtlyDaw==


`protect key_keyowner = "Synplicity", key_keyname= "SYNP05_001", key_method = "rsa"
`protect encoding = (enctype = "BASE64", line_length = 76, bytes = 256)
`protect key_block
SffJ0xspRuIzE1h5GyqEWqbLFEwTw5WoyaMCRMrrgAp2V88IpHz/MUibbbQbYRVqxdYVhW2sCZIY
ShfqZfDlfd3iUVVlP4+afpIoJj9sJ9BL3Rz7kCA0bdLHMhRENT90G8oYaHBjvjz518e3IOcVYMzO
UvCBOEdb8mTWkXu8w9bs1/ppLpoYGkhVq7tKznbJX1YMbWwN3dbP0r5nx5JaNLQMb1tELsUNQOo0
YnYgnmPxB678DRnufD9dcn4UFzj3T46CfAxJlNvnoSFuSNepVj2dLtxRo2mwrfKFCtqBMMi+LjMM
L98zHGbxVuGnoA+7JsxgfXmKbm/7mOE3LsEptw==


`protect data_method = "AES128-CBC"
`protect encoding = (enctype = "BASE64", line_length = 76, bytes = 12096)
`protect data_block
myiUQWKIQuEIEqk4WHhNJmMCh9Bl2qf3o0Oo96xSA3LzwZJNbwkU3VQbC3Nfca6vlVGgNLIFBE3j
Y0S+nndIKj/7hQknejVhq/I5Kmt8NHzvmK+q6zlL4GaQjObL0eov94y9z/o/fOWHQ22zJ/4f/9eD
CSzYqPdWVQ/n2X0c9S5sl3njdTT2O4Swal1+b/d3iWZ15ocgaRmG58/7wVt5xUM3lvEp3Hzk4vY3
ua3suzMTCJC3eBBmlkQkiiJQUc0EocxK6Ezzww/0cxG8tRZot7BXHIF15MENdI651jNAhdZ6KPHI
IhHwz5run3Tcs8AL9TQkcSb8Lj1hG8yzXAmSArm30yYk26CA+SQDnDu5nR7zt+8QJHYJLxmxKcwq
RXt8ZY3BsqrBXNoMIZCLUmu92C+35Ik/Kc17dliWj4IMpp2i+e9/lS1P4+cHQagBQQUsrIII5xHC
sGfRLK6cuCSCTZUNrhZ0nKxYMzYSamROq6T3Qkdtgs9xAlivC6DWKBLA5i8FNMntiUQCMC+4wd4H
VsX0lwTZ8MycfzFvEBEOvWfQKj38OMd004DnGbINSmMlaPDW0x3uPFfSJsIp0uL13q95KP8fHT6A
Xxu18sBg7Jn/Z9HVuN1X1hNLqkUwL3qUXmGSIVg0Ld6RKOSzSXr+mUdSCFU9EBAtCczRPByA/ddB
3rUzQLwESPEjvLEalg/jG4TxP+8vwx3fbvOI9PuITHYKX9AGICjKCgmlJVBegdQDRxqQJ/J+euD/
JI0OTi5+WEjBg1AFWK9RmE9GkoxJsgiQY4DIbIvZvdZr93SbbGRbkKncyVRhgiJ3odx5vUonrYmH
zSsu2eeRnC8HTELARAMHb+L8UKPlrd7b+HjXijSod2M726jGAxlmz6bVND89tR8dHEaxqK9pWMpw
E2aCoXrVFBtl+x+CNSdc2e13omfmZ/8rvldw/JPyfnmn79d/GS2kut7rA9ZIYpq3im3f1oqVnKtF
XkQqYrAQDotwnc3BzZ6AQhcZzQ0fXGkK8tezI+bfSUd9jANYJVfopnGSEybwS3antecRXn2DU64V
HaWpj8dUs/HiRj9hpU6PnloY38AIhxWEA/WAkdC44YThKlN6PPW4Jd7UcuPWLEaBLteWJebeb6kk
1g1WnwW8Ls3O3TOHsrcuZT7tBwPadRBRZaaOaXAV81hy4PQUcxs4c+am5qOuHb7Jr6dbIC8QGxWk
bVLST61DA5bY9bkuTh4SaHjNxtTDnHJHWpFiZV29rVURmhLmLt00/QEbCbg/ikDxXJYJEadXXfQj
FaIespTtPVShbshLutyEiUgqagaU3pm88k+naLotjVz2MM1Fch1BB8Zsa3lszIQC0FHPxDkqVksD
MI5LWv036QiLIP8vTx57UTKwQGmfRCEKEFBLLVoCItu1kaX9QsYo0YlRsmCIqiNN3J+HF5hzFDNQ
MAUvV+JRRShqZAer4TnkN5PPnGoU55XiHsQgnvidIiVgO34iSATuPZbTdSxuRyRG2J046RHeqnpH
hgsjLvKoWGRv8fAyNrGy/w5kZDBl82VAiGaAJAUiD/VR+9NJXzPLRRWDYljKM0ApXCIx9zq3Lb0l
ygk3VX4A6YBDkrdQCBAmR0hnCmsuU7cNrJzE2OPoulvq+RhTH6sl5OC39KHytD+OM/L1TkbNRSpf
ijue1NxrtaQUAtpa4K4YlnmlxPIrkQKlqJReJ8yl6SjgYOxb9BUwb6N8/D+byt6D0WKuH3vjjN0P
uSUZoxtkQDMC9p5/9pNruavFTya4whuEQ76vTl+ySjCJXe1oC35FenqRD+JPhtrrAmpOjp+TaVfr
QO4vimIJPyCrYIwyhN7873q3qQQnIVa4R1yZQuBaVKG9VlEaOFjqdMw0zL38J2uhpIzR/SVczync
yMnUsfPdEgOmWlDxpTVvLKXeGHLCj8r1J/Xb4hkAnwPfUMI09khl0kGNy2DEsb/QDqzmj7o/Z1M6
PuzuAa3gYrkmmgf0vYPJk+uWj7yJdyg85T3C3r8CGVqxxmKoX1thVstFZY/kNBnSH1rhalfc5qw6
mk0GcnywUP/Zv9OKTCBXYkWhy0bzoiOragHIoUceQUuaIyauj3FrsY1EihcU448YPUI97CA5+Pjs
DdpQl2UXyP26xAvzvRbI5Nap+X63nHd3+E0XKOAMEP3aINhnz8w1eX/2HCC+dkxE0DATWpAlFK8n
1nQDN3zWCcnesmlIyJA2NewkAKJ4mRtapHqLQpiIo1EBxwuOrFAkoPSJxRYN3nl01zAYPv6wWBsO
WssDLGI3nz3FemMU0J6e1ispJ1uyxr0c1jXY8vB0eddz0ZV8s69DIGc8RVLE/f6GyqXMyEa/ISJ0
28vHJcOU7BsHRMLAyfe66UB87L05QncLCCMmpIGsRlopeLyp1ImQoo5ja+ueuACUxVTe+c38YbGS
mihM72O8RkEfNgzCHhHhzhovnZNYmgEAxf4sflNNlmoItxGa3ScGydhlGM79GFJIwKFuxPcCmzc9
8PGtE9sQ5PgTxsmGQx5q4/RXP3yg3ukj/kIA01UGZ92a2SaZcMxFcb9Ru1WQURVhC/zstaGhGo83
7mr3yObsFKcD7avtaad1LtTAbrdbmqfSzWN4nymFCL8Rurki/eVBjywMWTMWaFgg4sT0Kvs2BpWp
0xJoDdsnwCzwXLChW8CaHO4Iinj7FSDsW3EtgcpuBQRPhWyBjgcCQ5le42gfJ7whtPCDp02eOL5a
WNPdN2fpOaBdXaIexJRV3+GLctwR7JnPkFAuNlNagBmA5UIXq2ifpNSUOPC9C6KBu1VOSfKdKeg3
9waA9Ap4O4WYXqmuLfNXdpmRffCX/Z/hwYqFhM0K9fVqHDXd+laURvKZMar+77gDRsG7IGeLNMVK
NDvBTPmclB/1FOU4/ojC33h6D7GUVpXhE80uwutzCslejGVNQs6b02XcKPn8k+q5k48IH2Lz7Bvg
k3dhwtAkuVcVTvAhMQtJ5DjVVrEp4nB3GLSVj3rk48FFNjaBMt48cdX3Q2vdlCp9MA03z8wMudL9
jkC3BQOzyL+PS3mrROc0dg8PFDYW/QdGpFdLNiHAwntkD2hYazwEiIZfMajvdCUc08WIU3ap9B8r
YkKiM/dfi0AiRxcmgpLzjuMhSOC9Tole5WOK6HDD8ATSDTp3JTuz5FwSWR+VafGbba8Vi5Mrk2px
ZG36f4cSbWFcMNO1X/Q6TiL7u3asRLY39lnMXabEGRmh4+/8Xt3Ap8MpVLz6OeaQUT04YSCNvEdN
l2JxvZ8gIVjqFP4oDbIOL7ThlJCvERzveRfHh0ktahQ2d1i7hOplqqiElfcX/or3mp3DXpBiTcPo
CM9GCNaoaqcdsq/XvY4IPGpBk8PfA7q4xsAmgL4VnOih9/Ta8ySozFx4AsovX4Lb6qM1vhUxjS+f
0hKTXr7wHayxl5u5sQr1o3s54XNuUFbFsWjuA7pEE7wgEoI9PocqrQ+31HDnJZSdKIaXOEa9x9XF
C+v/h4h7mrt4phi1CE0pVT0BczDT2X/YBgTpNlFQHlHTMRrGLyBcaTsrXv4PIFc7EgzznbHzIzLB
4aRXOqPW6v6Sc5gw1tuH7shxNpgtyZf8K1yJXLZUknKlKetbpLxk7RvjSkFESzq2+HW4dR6FYzgJ
VseCMe8aZ1bsTlghbP9INYQh5du4npnD2AzQZ7zAa5TvPYBBkFVCYXhHdyJmkObL2BxL2mT+wba0
6hU/ddLDTmSYxfW1mZFJq7c3yDVgHpJh+RGnYLYfyO1p62JbCWOk1Y4RkhQ4IbF2HPOoxv6hcj2q
BoBW3XdNz5pCYLdiz8aA9l26MpJRLxRGI8LrJAXqq/cMTWDKyZdy2ORJFI0VsW18dy4PnGPcb/H5
R6tikEK1rqQEye9cADD28/C0qbf52BJPCl+2nwSjA/bK4lT+XRPsqRSAHQox07hgDqGGA+SANzry
MVwq/ruohex/MYxODYjde+2x66egnl84KtTdD0fgWk4mMTcWqCcIjonab9sFaB6oZhSqO/wjOL2K
W1YJFDmfCZPZ9E0JDpOx1Gfn+ov2Ei6u18nTHPBu/fneldYJr2vCQrDezwxCqrKMa/A9Vp4m1Ejf
bzoKFH5I3uuY4eYokvSObLTpdeN/HWK5VmeYV50FDkntMmLqoNFCBFWjJfQ6JwEpLLSYCm279a71
vLQ28UVDnjF6wGTE6dDiw/qpgTVwHAoUdTHFHCINNXZUycGuc3TJ8A5z4RdlZAXEH5/nY+kxpVZp
UUS8ONbwZESQHeNwwhzNyTlAOPNYInrdGIs8Xj8xxZv89G8ErPxvcqCWlPbnATG+mglFligIBUdp
4VPahZ3VTGKDy4jlacOLNdmtcwrlbWuwEGCwlA/VWHtDLgwxUC9cvh1cGrmv3L5KSZNLI2pyaVoQ
STtyQrt5lEnZbeCxIuZW4VUhwbRe9KbiZWg7ZNLMm08GZOxNM2ij1isGmCkSEbqWRiU43J2OIlsh
nrsruHxdhZgikT+tQH50SFzOB/aKI8h7246wQrAk4W0MtHFJ7zIRyC2/fEpLMiKD9eTyytqu76XR
0AQSIICoX4KCTpVTBk+PTpxACCdpHuFFPIe7bDmk/MOi1qS1AAlXDrF4ZkT64uFcD7H3lnpuf6oH
ndYf9J1uSPDUjjjiUhelNVM87qD7nft0Cyy/3R13Jc+4d1ei5clxaqfpxfcvd936iIfKL2ujWRZN
aj7ZAbaZMlrk+1Dd8y2k/DaGLoyQGIfeL8F+UbsHgI7EHqkr70n/UhuVoPS/jhjhEprfn2/k0FbJ
UO9VwZjJ5Vmx6NUwJEhbaEyYGYQVG2qSfscnnxaSkmxwj2aO+O9IBvsyNy79LKd940kr3CvzlnT/
pGjVakyKic/GwEGuJYZZT2iKEb43lDqrALLrrEIhe2KKFVlYVW4a8OMNrsUOTichMG/jp6tP1cdE
HQnYuPSn3je33aWbrRNUVTpKIysExOSyqsQGTR8LQN+oqID+5k1e6stjuQRMnn5jVF+PWxxyKDgL
xbD+1FGJS9E8smb0ukfpLve5uQB3uXzBLsye2i2gIhjVWbKlW3R11Hs5vcpKK0I7U9uRDmQq8SVZ
byRNywQ+vlHPqolIg48xeovp7Bo4AhXzFSTSLKPuP8Xlftwbl5fglyRRIYuH1zmmkH9C/nh474Wk
24JdY5iztT1ZQjL7oyra5kVLH/zfjIPMD2FNEPjnVtaFQ+sYIpxvBqjgxdmbtNjvm+Y2b5MPnm2p
d0V1Xr0plwWv2wqBfyLPcNsQdoAcasI8czpHWCXNwz5jqm1vxBxdfFeG9PRfiOrJ8Xp+dP3mdaPL
p4NC/rywo4UIOiAJX73yoHh0hhxQMy5e0+sIdcdYQ/WpRuHIC9gicCnGtqTSPSZlGV08gRnHvncC
SFxGT7LDe4+DyZnJF0BC9RDolILIaWbXB17NyPyoLKxT2Jr7B/u1vspDy5LaFbOzc9zz8FDaxEFv
Jw2U5sBfoomZ+EGdZwRgSKetu76KWriQzM3y2iCBAT6/6ksLXAZp0i4uM5bp8OYM7NR1aKqD8YkS
ZBRlPdZ1pC0EWt93GkrbvfzmgG8rpAyYDIwi2XXrBk63Nds+I77lWKMo/pjkRAQN4AHoMbxI1noo
YKarFCLLURP6UE1tBB/vdiZMiVZ5EcYwDBQpEwoL4RgDUEciZBNPa1B9oVIWQQuap2TV9Rc4x9Gb
fu8rFfGkL+a8gW0xoACPYNzNbGGs/Ja+eBsafs9S5rdPX64VJT5zABCDqQUITpvsBVzmBopCOBok
QNmheqvfrHQVyl02em/WLiSc6lSeFBQgVtcUeikloJztvYXjwN7zJ1dn+o/3pKmCgGGJfG+N7+pR
Vue80Zj9qqKdk+mqeCzZAl/Bv1DdR1aY1IVTDxYEDUTbGTC6MduAeVrvvkv16P8Bjl/oLKHH1Oz3
Kqip3t/g7XTvnu6zN3MnuVRfN1JCT8CU08AeWu3qqmfIGx2urLErt8J/vulPiA2fYpNj3HQXBI+1
8AZ3bDkjpoPoEJuvGLnE63sK5NacLRVQqTdNy7oD6Crii0UEWRGAlilZ2rG//Vt0VaqVUkUfx09A
YLxnzgC8HPjlBnLzuUGpsxBzvAszh1FPIKrq0lDJtJBUa7cLND0BWj6MehwH0FerymlD3wpfn8Cf
ykZadmMw5KGbw6813NlHnBn/5rIY+SJjVzdp1u9eYaNHbj0PCPaHuvdQwDKN2+H8F2O/u4bsylEZ
9K4Vop3fGKmAym3418CxoEqQzWxQcFreb57L9pIj/qULndrmH4S7jyEhN7FaBhEtQ9QPTp4PHuZM
/oHCPUEVz47N7lilAbG6Ms8JA3zgXzmy4JSvmaQlMpZEVIum1CzrBz9OSoJFvcE9G/PAe0FjZknP
dXZclktJb5fQqQVnOF+QiAAfjGkZNu/Mg5sSGSPaUTg4viPkhl2jkWOLbiYpDEyCgrdN8pklCGJX
PjAG0RE7XhdOaHa66lrY16S+CtIiHG/t9JoVo/DTG9JIYFYzs8JDVTHcdNUAeLPZjJAzioEsSgmH
BleTIvC47drZXfK7yCpWLPsWmmtGb52T8IL3tJ7OwXKsCG140V+bvUdzcYyafuHloJ58BeP4ATkB
jJzoRwP1a+JvV6wpmyv4A3w7bToe5V96fzifJdh9sZafzLUokxG3fZseS/d/skzzSlR/yTTeXq73
PwJ/6kiAF+I6zwbozj/0jjSRb3OQKn/S2+8QyIfm/979pqkDnaas9jDMYzx0s+gc5XW+YS6ZwFoH
RWtzbCQgn1cSpUUU9dZxSOHSLl1MmtwDrHi2TMmAGqBZPm+lwDBbQDUjlka1ZkPB3iqEar6Qtn1o
6uIUu8GqDlFFtotID0LBvAg3kE6lSnoKHrtO1Z0ERaLV48trMROAhKM0TzHj5y0/F89pVujv58fv
EDQjnXUen7GXXVN0098icywCNBLIWo/puOFT05qNN/sgzp1ekoYD7jL1mW5AZm45+zE3xJn7/jd6
GTz9wWrwnFxo9hGIbXNMiSjxTu321CuhIxX833ZQQN3/S+pQL8g1FlIfHZmQ181NzWBgJ+Gu6v/0
0c52ViofUynaTeU6euLdmBY4ZqbXefAc5KV9F/fa9T+aaokkCUh9ItYYqfiek7fhRUHaMaQBQx+y
1lWzR6SEIp/mLPKg8FThM7mi3AKxwroY4pVxp9DX/ZtBQdiN4Cgss9wpCqRb4/q/QDrTB7iJBUg7
6EsGWTqm8IJL8Wlc2rl2xQQFHlHCvP8xg7L0JTCbFEn+JvdeRASXu1MqRj251nNw1yylF+c8zSMa
Wkc9aJNkPgRNbw1WSHdQBxtPAF2f4KVBlXBgRRJhfjNJV6ylR3xbW07J0Hdaa0Yp28gbFNNX0fvw
ItzbgVTo0jRuAI8eab4Vw9Q6QdVIk7IYEz2xIC208uXMom4iAdpEz24LfaY46YvgG8Cb9U96GYbH
IhvEA1ybtykP6Eufi17n3NR7y4PPZpECyjpO16GxWBbohxpv/WMdEivfGt/5JSoOCw9AYoq9tNsW
2nQhHxkaUersxr098+FEqKXlBuXq4uDh6MpLknZ88Mug4h3VY/v+V8z9r+JgqZbNIFsno/p/L0Si
TufbKNrR/u2XmTKdCNhL+WxrmoJJczygAMXQ3bSEfHXV2pSgXsuQFgg0yc9L40zg/nU1VRvEB5Su
SUPAP8z7ZpfuTmTRoP05fwm+T2rhzobIlVz7BCAaMPVBnlWouycl6TT3T9oZ7vdTPvsaUe90KqGd
MlJYhXw0DpZPcgD+iX5xjXROt395tZwL/jcc7Ia0UQfWMpjLVHMtlmyecE4UnLzCUp9y2oyHhiOf
lAyXxeTaL0Rjtmgmk78cglQSczPoAtFukbB2/bU6ic1KdvW1SmpQvQkpEb8MEQ3GLibe7dHOixdN
vTLiwoxfLrkipjmiotVZTpNst0JvbvyMqzTv4PgKHI3nYtoBxns3hm2UjeMNEB2I5n166QNc4lTE
iX/6XR/+YXbLK7/bj4Glo3EMb1lhqgoXllNAWHNHrMRLt09efcyaghlxBf/6hDywU9nLkKvbAK61
ZWMssi4xqs6RSPiKjfwmQTffj8qLJCGrS8ybiTNGrjuDO0e1T0sZCb7x526YGWWaAjGQt7RSEa6e
BiU33RQauc+nK3OhpMfUPnEj9GkrchVSi2X3QM+bFzznkYuxSilQNb11yjoSZjGRtLVKnZIBV9E7
17GhlCcrAVd2KSn5N2CXyRWAVA9476pVvqEBs9G+ZWeGGESIy20uEx9OCEYrnaJZWcfn7Yq4Tyrs
ZYRg8MBk65MxUsL2ndM9oIoYkdRgbj83lKfY/hB0V+JYj/6Eslv1Jw/Z6k72sn+Odisjdtm/hokI
c8jsJMUO7DaBBb00b13I9AHCopgSgnMZ1B4lBYTipNXTxkbs4JcZlKjo99C8dksWRidrjzDVyqND
euxK9QldId8tDobB5t+WErz6nJRsi586fTCtwO9jz4wEMjVebTO/u+SsgD2ISRv6uzQ8yaEdNFvU
GpvGwDYLxj2PaednBGt5ZM8CUyKJb3NJZo9+sopqfyAASI/ymMl9BzsPNzAFtICaWa2R4sSVNYXl
Z9NXeWp+oBDKk0yiLwnCE13OwiMj33g5swabX0i+nN6bwm8Sl4Zpo/CcRDnj6mcUYln+PI6t+uJ9
kgfEMOKaOtnMo9q+D2pn+/mQiJ68Ba0kcDhc87eIJr8XTyAoHArnsRdIEX8OhU61xVaAztLIdWXy
TCvCTSZJ4aZtzp3IJPYdxez+i9/UQ+Bo3IkRvp6Nd+wb9gqYFh80aYRuPrcpY1Q30NTKjj16OlIM
9akNwU5hVNCbdkx2VRcm0U4wdMdet9ZcAhuyYMxTLFsKfnFeHHjuZz1CRtcZI1fPEsWJubbTD8TA
Qxr4C7VBgu1jsymJsU13sLX1wAh4kqOBrslUL6dqrWvPB+3GCm0/Twh3uf1o8MFoQxnUqw+tv/U9
hstIoIG/i6SLxDl3Av8RRQp+5eM1Mz8az7le3OmEAV9OiIYxSOEK9divXLPlJyzrU5C1Us9pZUD0
zFUAYX69srZT2arC2Xyc3UL50IStPbFQxrjxc0tU+BustyKlhtwQUmLH4n6X83Vso59063L7Fm+a
c6BcgYeW32NIZQizcprCpgTot3LaxtyCrDHrKVb/tb5N0LObnyf93Msl10yV27IYKpYPpJn3VIXM
Y2omqtSpAPpkcW+hMPvfakGYjsjwVXND1gy5i7TbhfmsFRuKH4tF2rpDFBUnOVkQaO2WakxadlJ4
2bpq4hGk+upRDDA1635vo3FEgFgsG3L8MF0UpSx1c66VX1gnEc+T1bPBDZ9QojKx4l36lj/aT8W0
OcfNr1Y/Ii94DqooTac8LTpD8f9IUxLQHyIzCy/Zx9aDuSyHMzHhJQbIDz+a8y0g/UrnjgfVclh3
jRDX4+g2DEui6JMA3h8ZWT1t85+0zz5+9l33UR2zm1yw+lp2bOMB5RySATJDfydH15Zz8856Y4Bi
yRcgWlB30JTZgHRRzbnuv/YclMpSTNLT0ERDw3LsptsyAjL4jLWToe0q1Iw1AZTtx3ZonxzgJJRx
pgS/L1SOj/sGPMyiHvgy2slWKErVrp3B7APtcQNYNJdk1VZfNIRMFdp4jZTXKeo1a+94n3M3OT3t
ESit3CRT4kE/RV1RUzzQX+ufFhzuGLQ42zC6YPY077/a0ndZtjpEHX4kiws/T15Qpdxv3cQl5doS
RF1Z8ZUQBkwMZK7yHjTLdrMJt046yCaX10KDCnoxeZikIqDJCJ+p9Fz6SXLpBs5AcH8uIHfQwyu0
o72gKD71ZeP/R4Y4jd+GUZiPNXMZ1gSWYZ/jZS9unTfCD82wonSQYISWfstXuMqCkvvs3TjWEzYD
edYQGIzhxq2z873cLoZlLmsRp34SK3o2tP2OIEY2MnEr4CUo5e8ZWranvxnoW9n3yoj8OvMw80xE
EpZjJhYQjfOHezTIPUfT6+au11IVviWdgFbo2k+SKdP2fJ0IlQRBiY9afAtiIgu0uxzBrbaKUkzN
3fy1CdgH3bhZgN7HSc76EbduPSY2ns4RmOI+9YcCQF1ufw5hj4B1SIkV0pF50vPelqG8TNa1XkCb
p40mQ+WVDVvhRXOPposbG8XtLnoqeCgkcO6NuyUFQhWh+HYq1FlIW5OI/Mv8zgGjpXPweplj2p7K
tvDOzP9jVKb9lXqSQNim7bnpzfn6QS8SJGeAOGCrPCQF0dorjxWdiVEpFrnknIy2P9SDtUKNWu7U
Pzs5T+Y2FHA+rRs2r/qHqSC7FitU6Hsj/CRXjN9uN+59akBiaOtCKam2OXkCRsWrI5SWQc2mks0P
rkU0TzTw3ZvVA/pIC77zWJgzMN809K+i1+wHMd8Vn55XJicWtGe0alaFSv1mBrPQlPWwr7kBSl+P
SOoA2U7rWbpAQF1Ty1RwiuwP7CUCuv2UHiRHF0fnjQgPGwv84GvgquiHL/dqAf22Ki6Ts3DO+aAY
9H+8kQt/HJQh8RfwUjqO1dD4qIA97dUrE6MPN0qhqLSKGf9iTlIgbkWcXRGhekfaLarIaSk1hIDc
0/PtAhO3WILY3CmwMrIJEXp+zqRnp+mQ0htP9KFNqM3o6W9cyOOuaRjhHpUIhStR+67H5hoUIJLi
IKB/V/KwRrddB48+FbHoYfwWcL9eKfNsuq4hdcN9KWFr5YmZgeFTyRlZSGg+VSq+baEfZeklWirn
JYsN2hVPzzAwHA+wkcRRXcU7MnxxfNKkl7dwW8J4g4+SVExWqdaWrenpktN8gQNa8CZWZuHjzlcQ
LJ8bol+3UnTElr1PKVbWgmbEMb5FcLNjlj+HhH5kS7OOu0WZ26ODSf+0yaDvuBHXKB5djo2kRNOI
u96zIHhZItM9i1K6eYx2ulg1uzb5vvuUfRh7Frd3F1Z5SnomQklEyNLZ3TDG5SUvSU31y+qdpJP5
KLLhKaIHsAdSZeYRALtsBqSuFl5586B0wmNyn2TpQrZR9llWpXH4IMW1eB7NkSzHfd3gMLsz+Mih
V8dyCpUsPYioUlFZEAxDV/YS/h92hm+wLD6SyC+WF71FE4geBWKfIvHahrN5jXUqj4EIJrIktE20
xL//6/Dl4JoKp6+kOWAxJMnq6BU9US4AEjXnDZD7Kh0zmo4PO46jPXBZdlDpcYz8G3HWgG6Ib16c
ER2hsusbRNPSJEMGLb2QD9wbRb6cr7ht5oIZ9NMjgGkM4oJP7cm5jI6+u3q1C2NZIP/lrU974oP+
SU97czKnJlDSHTLEisCiyLcDg8vE//kNRyXj2+7Xs3KV3XSiue06YrkBa+UakpeJSa01SR7k2CrM
ebTzqoBH0QRlE4JET6XV6gXhaZUsUnDInbcTDxeHdhP7IE9UYDL04JU1he3Ob85BkhaPpsbUUowy
92yWEQuEeZDQyM2g4crJ6g8M2JYPWrgRfEzgmD7yHHrh/4EsIhHyBdl7N15I06u+/LlAwCsw4EyV
VZMuxcdDxREkHoVy2C64b9FwCHMexlbVQ+E7t0PLTxs5gcIYq0qaO2+y9F6igsD3gRraVsne0dVG
oQy36xdvEm7Z3Tp41Vbeef3eCjvak7Y8EmsPJpWIjtpM46ozo6ui2d+bjzdZG6bVN/rkDVGpUx+1
5KQT213RuOUMirRPiHXJywrVbmgNKNWJ1AAAPmgxYrmAdGeBtWPFjfQJEyFtjyI7OLj7qL4JUmJc
RutqpUJNr4kLDjgZZQ3xRPA8mPie0wc3rqm+6ovCECqacHJLmrERncJSQrvSCKl4AbOdoDdjV/45
Ocs1Fgb7K84UYiBQFpo2HRps5Bs4Mm8K+L/Ezs2nfRb5ypXrFj2QlIrBD+Wn9h2e2fpy6cK9cAiQ
jUwvyaUINoMCi9TUCTRmgJA8bc3k6ulxTSDb0ZnyQzLv89Pv3Ylm4ewqAa27flFobeLQvWEbc65E
kXXUgKaYpCNt6PdQ4exrab7Y24W4cEmPb0gat+psvNsTmv91UPdqIfte5FO7CnD+7kfAB+TLQzGO
P1iTDU3QvhkDyOOghdBdT/8ogzh2Lxonxiks6AZDti3/RYsarjWGR05cAiNhRAU+klUikj8Yb5Oh
ItLSXwmpwGwSVtkjiBZqMCiW6XD+LIkk+4kd7pFJYHWMV2vuHHm2XYTa9MbRi3poGmjEHAKdonm5
kTFNqpwo/TY7oSw4SwBZ/Si9K7k6ZXdTkp9I6hq1MGRoEvvuTyakHym4bX/w7Ty2wDoXDIgssk+7
OnXUJh4o7BBomgfYXdQgkqyOnO/Ubi94Lw2em2sCc76G012apk1V0TNtoNIF5UhLJQMzoa+LXPj0
V/7a5Dc5EyCLo4/UpEhGFuNJeS4jlDgYhJXKh3vHufRL1V+V8GZWjc+pm3Mtd9tvJr+l/0L5l9lr
AAYAfiS0JX/bVL9xcBdY2dcVRMZL0xAhmwwuaDUKI8YeQy0PrtCfj6Yf05p5dpuWWKWKTHCTuFyg
I0No3iDi5ddQ7ZeNqot7by3YizXaoxlhnVDcD1quccaNE3ejtILY+0248D0rg3RI8SqQ1p9Z0Qw3
iWQmWCBC67zy/zk6uaD7yZART8B6XZyilrKBTenodhHy4mB/ewAVzgB2+cy5OToSWfXW6TOJoU94
YAIvFOmzXbWxHZk1f06NTjHHGZE9McQoy6z0xaTVHhqhQxkXQoe2K+P5b/d0z5K7OujUTKIWdQvH
vdDvfUpZTUzaPzFFHBW3zl3Wta/LsK5s7WJ8Y0uPzg+eQNhpPm8ocoI/dwFgTuwBX/lbMkSRrQtk
XL9VjRMiPxh1hqMxGeLKnnsRqI1BMfWbatnVHWlbGyYXVrF8Tb5i5AC+N80RCZ5AQIqZ4Ko5RbEx
XfBQ9bXcxc/yrQfBrWbCSyEEhlL9l8vT/gVbqmZDEiluUxuIJ3Yo2Rp0VsctOT5St7No9Di+ouPa
aqBG31fASUs614bHvamyXYMolC8UlVzzoDISqlwXZG4l/rD3om84Tq01OphecnW7GjpZTNtMd9TI
HyTKXjFu45aWwUtuA5TujPNwsgnOfHBVfus+BJI69EqBvS9eHBHkekJWcmxiS1AdbAAfltnUsWs7
SPFrjVAjTUuYwMeAtR86bee4sHGnUkyFuH2sLIYTKOw5nfRqmfqNLM12NRo4bCMLf4BTNj2WBiIO
fK3f3wUxESTpG5LrtbV738Pe1EhAtEWOhWR8v9V/vpa1tMXomAayrhTZAnuzQJ+1PAVQJBLHrVwU
PbYj3rq4omA4yF0c5aM1qwSK3KjfxHJqkXstK58DvqEwYq7wDl3DppF+JswycW6wpJjY/mX3mEjV
/O5X95zh0FkukScEM61B+9MOPppoPwuFbnIXXLnhNBMV2c30DaRpyZ5Ipt9iLoOoeaA0cVz4BQgW
cG7LXtQYW08h/b3iobVEldrAVOnBHWWqzhpWhEAOJaQFerHGplP1M4I2OMkZbz9qqNxKmR4LotXU
CF4XwGcTX8TnlQv6CGg02D/Wo4NWn5r9cNgkvcAsQLwHlcPcdaVWJkphg21RZPZh4pPiL1KwUmiJ
+rBAFwGvKJ7DQ/IYzSMAcr/tScsyD0Kxb2csGkCxSlZSuhqg3TiCCry8fPXdfFQkDMZnP3qb163x
YSivo95YYGbB5HgqGVNucvB3mMi0vPv9TO/+lx3hFOQXNoyvc70tWtfhu2hnSAZHHASisz2REb7a
2SUcB41K0e0se5yox1WbJFaxaM/7gWQr92aCZMzibVpQPJtkkdnIemGq3UrFk0LwvnXaTj0I2f1J
VhhsLFTwisWuG0ev0jmg0TT6JPNzrZ1bz6DlxmxpFlMAyy8zMxJ/iBAi0QDKWpqzn5eOuP62x8E6
bikwoowWSTvNG3lkVq1WVnp8J6J7OKlHuL4wyTK2Q/0ihYhAL91LZWpcMZuUGTmbFVKJ93VzsILN
MWOeKO7/3RqZ6IypO1uT8yJIk/Y4ETbIeoWs7R10jY0Vd2RA8WmbzkKsukHLGk50ZLbT9XRsd4uQ
vFmqLjod/f99Od0jnfBWKelU8OZIm8EXGVIsfklahzEJapXIJtYNay2lBFoEk7ElQxJlXMOdgvlG
peJ6dpOsuZHnswcBFCBG25uK2enj639/insX1Oc7RyDLGGjRscfab6MwrmrHkHD/C2IzYMuZSjOQ
YdZbxM4lsYdVcJ8u+60vXpnEEsdNsnPELg4St0w7Lty8pdtlUPqI32ARl6f0b1X+MIz6//J6gOv8
h1FYnLfIuAGWaZw7khPgkXJ/JWGOPMDn7Qx01tGhglAwSrDjzmfDZNPmFgVoVaPsI+kWPIW5g4F6
AI8BR8Xeo8Oc1mDEuFq9freTasttlFmV9l+o40ODReV3F47wkYtdjQfKfCIo7w7XzxaF5H4n36W6
FHDdg6Bmxkupf5JExYeDTfTnNykhzHHh/+IweLLu1p7OTHQB6aNhTrkGQoAvMxGHbWBYAlC8Dmok
tjQsgC5bVFaXeC28qh0lWAEt1jqRQBMSw1XuSCoGqZz995xGHCHR0uJKqJ7Nl6ZkD9tAjCz7jSbP
MK/m4vWhaxojxmtXLTUo4xpGLrMeQEt33WMF0DlemtzqIcnD1cuwo17d/5Y0cmCnNUJeyw07I6pQ
NA8q6LwCW54bfyEfjkScfBEN0mQiaOVCM2asuOt9BiitOa25SCIZZ0T4Yp6YyJV6qS9YDaURnn+U
8my27D9L4xJll3BWDwzGnyIUWAwTlyWg46BzoKUyVX4Fcvzwqz4sYJGTD8hoFmybzQ20rXI+ZoQ3
G5Wk5OhCJBdpaqfBvAVGebyh0CbivOPsH7j5dDpxEJw9oPAOVvsqmZtWCAH6sGG0qsSSsmdoQQ+G
P2OlmPxV4ED6/El/p9/YXKDinPjka50iWi48htptvsyF0bJPdQgSkzeTV+H+ES+1xiZCqBTSvkiA
72MKJ5ag4EKrPgGo5KbrkdIGScwgbnoVCEqq2oErJKp+PAekpzuG3UQj0X0yLgUqj8A7ID8pUtkZ
NvVR3jXndvm9ML5sEGCbVxA/GdvnGe2BK34kI18o+i+S+9EXGKr7xScVOgT7oAt3TshBy+RY+boC
Wbu6IgK6qOw/I7a6UKqG5qsVE3BS8Ashs8CePDKtCyFNGMlj2lFSLDPIUebBOUo4jfNppL4bXoLd
MWjLa4MW5y4MkxzYwZODVsNDEb9wB0a3HhFsj0JUcZNqOhiur4ARjMjIZyVyWIrs2LEdxKLNbQ9u
uJQqY9lGhe6UmQhEJid8yVZRMyZZxLYuByMV7ZkWn97YLPNYPSweWBhSVYZ29S55jEe44BrvxIN9
uoZUCP3iYKTHr97mVQjPdSdOo30drstTqWwOnTZ1TQwwP9QSpg8x5+8iYiPve0nsboi93aUHsAXR
4OcSNnaCCFH89mmhXyTbRF0p1AmU3bJmniuWNpbiZrK1IsuZtYWeLBVuuavRGcR5PdEn3vzDddbr
rtYKPA31GQ3MM4rqQOnZj9QXPLNfmyAUXyOhp63bbrubb8DueLfwY5X1G+n/wn5EP99ZrfTCGB+t
fNyXj6uqmi4xwlKiUikJ7FP2qJRMZkySRqQWXN03tSeKQSMd1SPrmfi73BF6aRoe+ZCnzg4NqPR/
ZLuhZ99/iKXiqDQx0cApK4jDKt8hF0nCSzZMekzx4wK895mOJEFMeqsjQQxuHZ1Mg4MvIaRSLQk5
FE3jFAsCm0yt0bs7JF6q1EfvvpKmtnjoPHn0hrzPyOFG7N+t/YTag8GTR2ow0CQrMSZyuSwpFr2S
rKK85oGMgP1jqtPmVgdtM13eVq1ThjMI+YVeEIvpWBf/Qw6ezJBZD0kx36yIteoh0EHRemPvYyZL
k+1mWt/kbEbvUnJE0x24S9soSk+a7q9zAyN8dJ3Oo0HHHlB5jIe9EAOuquU1BoRZWX1kaCGek2EP
ZtmgpGjK5gRBgGADkUYN4RUSyej+aFLhD3uGD8651zurHltd22PZMI23uoxlTwMMLO1C5a5Zigr7
7EOeYOyMNEvjtmODb7NmyIcADyVIeUdALw3KGc0ZfrA62U3syFTMCYMW+PeIaPi+WIctNWmXSN8e
432ph00efDipfY+GqTrjx2E96bx6/cuGkwQkDXGSk6RlswXDknGC8MB5QBygZm95F/I9icj+NDtw
T2CzKtz0zUS7e9yY
`protect end_protected
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity complex_abs_power2_35_1dsp_ip_xbip_dsp48_macro_v3_0 is
  port (
    CLK : in STD_LOGIC;
    CE : in STD_LOGIC;
    SCLR : in STD_LOGIC;
    SEL : in STD_LOGIC_VECTOR ( 0 to 0 );
    CARRYCASCIN : in STD_LOGIC;
    CARRYIN : in STD_LOGIC;
    PCIN : in STD_LOGIC_VECTOR ( 47 downto 0 );
    ACIN : in STD_LOGIC_VECTOR ( 29 downto 0 );
    BCIN : in STD_LOGIC_VECTOR ( 17 downto 0 );
    A : in STD_LOGIC_VECTOR ( 17 downto 0 );
    B : in STD_LOGIC_VECTOR ( 17 downto 0 );
    C : in STD_LOGIC_VECTOR ( 47 downto 0 );
    D : in STD_LOGIC_VECTOR ( 17 downto 0 );
    CONCAT : in STD_LOGIC_VECTOR ( 47 downto 0 );
    ACOUT : out STD_LOGIC_VECTOR ( 29 downto 0 );
    BCOUT : out STD_LOGIC_VECTOR ( 17 downto 0 );
    CARRYOUT : out STD_LOGIC;
    CARRYCASCOUT : out STD_LOGIC;
    PCOUT : out STD_LOGIC_VECTOR ( 47 downto 0 );
    P : out STD_LOGIC_VECTOR ( 47 downto 0 );
    CED : in STD_LOGIC;
    CED1 : in STD_LOGIC;
    CED2 : in STD_LOGIC;
    CED3 : in STD_LOGIC;
    CEA : in STD_LOGIC;
    CEA1 : in STD_LOGIC;
    CEA2 : in STD_LOGIC;
    CEA3 : in STD_LOGIC;
    CEA4 : in STD_LOGIC;
    CEB : in STD_LOGIC;
    CEB1 : in STD_LOGIC;
    CEB2 : in STD_LOGIC;
    CEB3 : in STD_LOGIC;
    CEB4 : in STD_LOGIC;
    CECONCAT : in STD_LOGIC;
    CECONCAT3 : in STD_LOGIC;
    CECONCAT4 : in STD_LOGIC;
    CECONCAT5 : in STD_LOGIC;
    CEC : in STD_LOGIC;
    CEC1 : in STD_LOGIC;
    CEC2 : in STD_LOGIC;
    CEC3 : in STD_LOGIC;
    CEC4 : in STD_LOGIC;
    CEC5 : in STD_LOGIC;
    CEM : in STD_LOGIC;
    CEP : in STD_LOGIC;
    CESEL : in STD_LOGIC;
    CESEL1 : in STD_LOGIC;
    CESEL2 : in STD_LOGIC;
    CESEL3 : in STD_LOGIC;
    CESEL4 : in STD_LOGIC;
    CESEL5 : in STD_LOGIC;
    SCLRD : in STD_LOGIC;
    SCLRA : in STD_LOGIC;
    SCLRB : in STD_LOGIC;
    SCLRCONCAT : in STD_LOGIC;
    SCLRC : in STD_LOGIC;
    SCLRM : in STD_LOGIC;
    SCLRP : in STD_LOGIC;
    SCLRSEL : in STD_LOGIC
  );
  attribute C_A_WIDTH : integer;
  attribute C_A_WIDTH of complex_abs_power2_35_1dsp_ip_xbip_dsp48_macro_v3_0 : entity is 18;
  attribute C_B_WIDTH : integer;
  attribute C_B_WIDTH of complex_abs_power2_35_1dsp_ip_xbip_dsp48_macro_v3_0 : entity is 18;
  attribute C_CONCAT_WIDTH : integer;
  attribute C_CONCAT_WIDTH of complex_abs_power2_35_1dsp_ip_xbip_dsp48_macro_v3_0 : entity is 48;
  attribute C_CONSTANT_1 : integer;
  attribute C_CONSTANT_1 of complex_abs_power2_35_1dsp_ip_xbip_dsp48_macro_v3_0 : entity is 1;
  attribute C_C_WIDTH : integer;
  attribute C_C_WIDTH of complex_abs_power2_35_1dsp_ip_xbip_dsp48_macro_v3_0 : entity is 48;
  attribute C_D_WIDTH : integer;
  attribute C_D_WIDTH of complex_abs_power2_35_1dsp_ip_xbip_dsp48_macro_v3_0 : entity is 18;
  attribute C_HAS_A : integer;
  attribute C_HAS_A of complex_abs_power2_35_1dsp_ip_xbip_dsp48_macro_v3_0 : entity is 1;
  attribute C_HAS_ACIN : integer;
  attribute C_HAS_ACIN of complex_abs_power2_35_1dsp_ip_xbip_dsp48_macro_v3_0 : entity is 0;
  attribute C_HAS_ACOUT : integer;
  attribute C_HAS_ACOUT of complex_abs_power2_35_1dsp_ip_xbip_dsp48_macro_v3_0 : entity is 0;
  attribute C_HAS_B : integer;
  attribute C_HAS_B of complex_abs_power2_35_1dsp_ip_xbip_dsp48_macro_v3_0 : entity is 1;
  attribute C_HAS_BCIN : integer;
  attribute C_HAS_BCIN of complex_abs_power2_35_1dsp_ip_xbip_dsp48_macro_v3_0 : entity is 0;
  attribute C_HAS_BCOUT : integer;
  attribute C_HAS_BCOUT of complex_abs_power2_35_1dsp_ip_xbip_dsp48_macro_v3_0 : entity is 0;
  attribute C_HAS_C : integer;
  attribute C_HAS_C of complex_abs_power2_35_1dsp_ip_xbip_dsp48_macro_v3_0 : entity is 1;
  attribute C_HAS_CARRYCASCIN : integer;
  attribute C_HAS_CARRYCASCIN of complex_abs_power2_35_1dsp_ip_xbip_dsp48_macro_v3_0 : entity is 0;
  attribute C_HAS_CARRYCASCOUT : integer;
  attribute C_HAS_CARRYCASCOUT of complex_abs_power2_35_1dsp_ip_xbip_dsp48_macro_v3_0 : entity is 0;
  attribute C_HAS_CARRYIN : integer;
  attribute C_HAS_CARRYIN of complex_abs_power2_35_1dsp_ip_xbip_dsp48_macro_v3_0 : entity is 0;
  attribute C_HAS_CARRYOUT : integer;
  attribute C_HAS_CARRYOUT of complex_abs_power2_35_1dsp_ip_xbip_dsp48_macro_v3_0 : entity is 0;
  attribute C_HAS_CE : integer;
  attribute C_HAS_CE of complex_abs_power2_35_1dsp_ip_xbip_dsp48_macro_v3_0 : entity is 0;
  attribute C_HAS_CEA : integer;
  attribute C_HAS_CEA of complex_abs_power2_35_1dsp_ip_xbip_dsp48_macro_v3_0 : entity is 0;
  attribute C_HAS_CEB : integer;
  attribute C_HAS_CEB of complex_abs_power2_35_1dsp_ip_xbip_dsp48_macro_v3_0 : entity is 0;
  attribute C_HAS_CEC : integer;
  attribute C_HAS_CEC of complex_abs_power2_35_1dsp_ip_xbip_dsp48_macro_v3_0 : entity is 0;
  attribute C_HAS_CECONCAT : integer;
  attribute C_HAS_CECONCAT of complex_abs_power2_35_1dsp_ip_xbip_dsp48_macro_v3_0 : entity is 0;
  attribute C_HAS_CED : integer;
  attribute C_HAS_CED of complex_abs_power2_35_1dsp_ip_xbip_dsp48_macro_v3_0 : entity is 0;
  attribute C_HAS_CEM : integer;
  attribute C_HAS_CEM of complex_abs_power2_35_1dsp_ip_xbip_dsp48_macro_v3_0 : entity is 0;
  attribute C_HAS_CEP : integer;
  attribute C_HAS_CEP of complex_abs_power2_35_1dsp_ip_xbip_dsp48_macro_v3_0 : entity is 0;
  attribute C_HAS_CESEL : integer;
  attribute C_HAS_CESEL of complex_abs_power2_35_1dsp_ip_xbip_dsp48_macro_v3_0 : entity is 0;
  attribute C_HAS_CONCAT : integer;
  attribute C_HAS_CONCAT of complex_abs_power2_35_1dsp_ip_xbip_dsp48_macro_v3_0 : entity is 0;
  attribute C_HAS_D : integer;
  attribute C_HAS_D of complex_abs_power2_35_1dsp_ip_xbip_dsp48_macro_v3_0 : entity is 0;
  attribute C_HAS_INDEP_CE : integer;
  attribute C_HAS_INDEP_CE of complex_abs_power2_35_1dsp_ip_xbip_dsp48_macro_v3_0 : entity is 0;
  attribute C_HAS_INDEP_SCLR : integer;
  attribute C_HAS_INDEP_SCLR of complex_abs_power2_35_1dsp_ip_xbip_dsp48_macro_v3_0 : entity is 0;
  attribute C_HAS_PCIN : integer;
  attribute C_HAS_PCIN of complex_abs_power2_35_1dsp_ip_xbip_dsp48_macro_v3_0 : entity is 0;
  attribute C_HAS_PCOUT : integer;
  attribute C_HAS_PCOUT of complex_abs_power2_35_1dsp_ip_xbip_dsp48_macro_v3_0 : entity is 0;
  attribute C_HAS_SCLR : integer;
  attribute C_HAS_SCLR of complex_abs_power2_35_1dsp_ip_xbip_dsp48_macro_v3_0 : entity is 0;
  attribute C_HAS_SCLRA : integer;
  attribute C_HAS_SCLRA of complex_abs_power2_35_1dsp_ip_xbip_dsp48_macro_v3_0 : entity is 0;
  attribute C_HAS_SCLRB : integer;
  attribute C_HAS_SCLRB of complex_abs_power2_35_1dsp_ip_xbip_dsp48_macro_v3_0 : entity is 0;
  attribute C_HAS_SCLRC : integer;
  attribute C_HAS_SCLRC of complex_abs_power2_35_1dsp_ip_xbip_dsp48_macro_v3_0 : entity is 0;
  attribute C_HAS_SCLRCONCAT : integer;
  attribute C_HAS_SCLRCONCAT of complex_abs_power2_35_1dsp_ip_xbip_dsp48_macro_v3_0 : entity is 0;
  attribute C_HAS_SCLRD : integer;
  attribute C_HAS_SCLRD of complex_abs_power2_35_1dsp_ip_xbip_dsp48_macro_v3_0 : entity is 0;
  attribute C_HAS_SCLRM : integer;
  attribute C_HAS_SCLRM of complex_abs_power2_35_1dsp_ip_xbip_dsp48_macro_v3_0 : entity is 0;
  attribute C_HAS_SCLRP : integer;
  attribute C_HAS_SCLRP of complex_abs_power2_35_1dsp_ip_xbip_dsp48_macro_v3_0 : entity is 0;
  attribute C_HAS_SCLRSEL : integer;
  attribute C_HAS_SCLRSEL of complex_abs_power2_35_1dsp_ip_xbip_dsp48_macro_v3_0 : entity is 0;
  attribute C_LATENCY : integer;
  attribute C_LATENCY of complex_abs_power2_35_1dsp_ip_xbip_dsp48_macro_v3_0 : entity is 128;
  attribute C_MODEL_TYPE : integer;
  attribute C_MODEL_TYPE of complex_abs_power2_35_1dsp_ip_xbip_dsp48_macro_v3_0 : entity is 0;
  attribute C_OPMODES : string;
  attribute C_OPMODES of complex_abs_power2_35_1dsp_ip_xbip_dsp48_macro_v3_0 : entity is "000000000011010100000000";
  attribute C_P_LSB : integer;
  attribute C_P_LSB of complex_abs_power2_35_1dsp_ip_xbip_dsp48_macro_v3_0 : entity is 0;
  attribute C_P_MSB : integer;
  attribute C_P_MSB of complex_abs_power2_35_1dsp_ip_xbip_dsp48_macro_v3_0 : entity is 47;
  attribute C_REG_CONFIG : string;
  attribute C_REG_CONFIG of complex_abs_power2_35_1dsp_ip_xbip_dsp48_macro_v3_0 : entity is "00000000000000000011000011000100";
  attribute C_SEL_WIDTH : integer;
  attribute C_SEL_WIDTH of complex_abs_power2_35_1dsp_ip_xbip_dsp48_macro_v3_0 : entity is 0;
  attribute C_TEST_CORE : integer;
  attribute C_TEST_CORE of complex_abs_power2_35_1dsp_ip_xbip_dsp48_macro_v3_0 : entity is 0;
  attribute C_VERBOSITY : integer;
  attribute C_VERBOSITY of complex_abs_power2_35_1dsp_ip_xbip_dsp48_macro_v3_0 : entity is 0;
  attribute C_XDEVICEFAMILY : string;
  attribute C_XDEVICEFAMILY of complex_abs_power2_35_1dsp_ip_xbip_dsp48_macro_v3_0 : entity is "zynq";
  attribute DowngradeIPIdentifiedWarnings : string;
  attribute DowngradeIPIdentifiedWarnings of complex_abs_power2_35_1dsp_ip_xbip_dsp48_macro_v3_0 : entity is "yes";
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of complex_abs_power2_35_1dsp_ip_xbip_dsp48_macro_v3_0 : entity is "xbip_dsp48_macro_v3_0";
end complex_abs_power2_35_1dsp_ip_xbip_dsp48_macro_v3_0;

architecture STRUCTURE of complex_abs_power2_35_1dsp_ip_xbip_dsp48_macro_v3_0 is
  attribute C_A_WIDTH of i_synth : label is 18;
  attribute C_B_WIDTH of i_synth : label is 18;
  attribute C_CONCAT_WIDTH of i_synth : label is 48;
  attribute C_CONSTANT_1 of i_synth : label is 1;
  attribute C_C_WIDTH of i_synth : label is 48;
  attribute C_D_WIDTH of i_synth : label is 18;
  attribute C_HAS_A of i_synth : label is 1;
  attribute C_HAS_ACIN of i_synth : label is 0;
  attribute C_HAS_ACOUT of i_synth : label is 0;
  attribute C_HAS_B of i_synth : label is 1;
  attribute C_HAS_BCIN of i_synth : label is 0;
  attribute C_HAS_BCOUT of i_synth : label is 0;
  attribute C_HAS_C of i_synth : label is 1;
  attribute C_HAS_CARRYCASCIN of i_synth : label is 0;
  attribute C_HAS_CARRYCASCOUT of i_synth : label is 0;
  attribute C_HAS_CARRYIN of i_synth : label is 0;
  attribute C_HAS_CARRYOUT of i_synth : label is 0;
  attribute C_HAS_CE of i_synth : label is 0;
  attribute C_HAS_CEA of i_synth : label is 0;
  attribute C_HAS_CEB of i_synth : label is 0;
  attribute C_HAS_CEC of i_synth : label is 0;
  attribute C_HAS_CECONCAT of i_synth : label is 0;
  attribute C_HAS_CED of i_synth : label is 0;
  attribute C_HAS_CEM of i_synth : label is 0;
  attribute C_HAS_CEP of i_synth : label is 0;
  attribute C_HAS_CESEL of i_synth : label is 0;
  attribute C_HAS_CONCAT of i_synth : label is 0;
  attribute C_HAS_D of i_synth : label is 0;
  attribute C_HAS_INDEP_CE of i_synth : label is 0;
  attribute C_HAS_INDEP_SCLR of i_synth : label is 0;
  attribute C_HAS_PCIN of i_synth : label is 0;
  attribute C_HAS_PCOUT of i_synth : label is 0;
  attribute C_HAS_SCLR of i_synth : label is 0;
  attribute C_HAS_SCLRA of i_synth : label is 0;
  attribute C_HAS_SCLRB of i_synth : label is 0;
  attribute C_HAS_SCLRC of i_synth : label is 0;
  attribute C_HAS_SCLRCONCAT of i_synth : label is 0;
  attribute C_HAS_SCLRD of i_synth : label is 0;
  attribute C_HAS_SCLRM of i_synth : label is 0;
  attribute C_HAS_SCLRP of i_synth : label is 0;
  attribute C_HAS_SCLRSEL of i_synth : label is 0;
  attribute C_LATENCY of i_synth : label is 128;
  attribute C_MODEL_TYPE of i_synth : label is 0;
  attribute C_OPMODES of i_synth : label is "000000000011010100000000";
  attribute C_P_LSB of i_synth : label is 0;
  attribute C_P_MSB of i_synth : label is 47;
  attribute C_REG_CONFIG of i_synth : label is "00000000000000000011000011000100";
  attribute C_SEL_WIDTH of i_synth : label is 0;
  attribute C_TEST_CORE of i_synth : label is 0;
  attribute C_VERBOSITY of i_synth : label is 0;
  attribute C_XDEVICEFAMILY of i_synth : label is "zynq";
  attribute downgradeipidentifiedwarnings of i_synth : label is "yes";
begin
i_synth: entity work.complex_abs_power2_35_1dsp_ip_xbip_dsp48_macro_v3_0_viv
     port map (
      A(17 downto 0) => A(17 downto 0),
      ACIN(29 downto 0) => ACIN(29 downto 0),
      ACOUT(29 downto 0) => ACOUT(29 downto 0),
      B(17 downto 0) => B(17 downto 0),
      BCIN(17 downto 0) => BCIN(17 downto 0),
      BCOUT(17 downto 0) => BCOUT(17 downto 0),
      C(47 downto 0) => C(47 downto 0),
      CARRYCASCIN => CARRYCASCIN,
      CARRYCASCOUT => CARRYCASCOUT,
      CARRYIN => CARRYIN,
      CARRYOUT => CARRYOUT,
      CE => CE,
      CEA => CEA,
      CEA1 => CEA1,
      CEA2 => CEA2,
      CEA3 => CEA3,
      CEA4 => CEA4,
      CEB => CEB,
      CEB1 => CEB1,
      CEB2 => CEB2,
      CEB3 => CEB3,
      CEB4 => CEB4,
      CEC => CEC,
      CEC1 => CEC1,
      CEC2 => CEC2,
      CEC3 => CEC3,
      CEC4 => CEC4,
      CEC5 => CEC5,
      CECONCAT => CECONCAT,
      CECONCAT3 => CECONCAT3,
      CECONCAT4 => CECONCAT4,
      CECONCAT5 => CECONCAT5,
      CED => CED,
      CED1 => CED1,
      CED2 => CED2,
      CED3 => CED3,
      CEM => CEM,
      CEP => CEP,
      CESEL => CESEL,
      CESEL1 => CESEL1,
      CESEL2 => CESEL2,
      CESEL3 => CESEL3,
      CESEL4 => CESEL4,
      CESEL5 => CESEL5,
      CLK => CLK,
      CONCAT(47 downto 0) => CONCAT(47 downto 0),
      D(17 downto 0) => D(17 downto 0),
      P(47 downto 0) => P(47 downto 0),
      PCIN(47 downto 0) => PCIN(47 downto 0),
      PCOUT(47 downto 0) => PCOUT(47 downto 0),
      SCLR => SCLR,
      SCLRA => SCLRA,
      SCLRB => SCLRB,
      SCLRC => SCLRC,
      SCLRCONCAT => SCLRCONCAT,
      SCLRD => SCLRD,
      SCLRM => SCLRM,
      SCLRP => SCLRP,
      SCLRSEL => SCLRSEL,
      SEL(0) => SEL(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity complex_abs_power2_35_1dsp_ip_dsp48_mul_add_ip is
  port (
    D : out STD_LOGIC_VECTOR ( 47 downto 0 );
    \p_in_reg[69]\ : out STD_LOGIC_VECTOR ( 69 downto 0 );
    i_clk : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 17 downto 0 );
    \u_b_reg[17]\ : in STD_LOGIC_VECTOR ( 17 downto 0 );
    \u_c_reg[47]\ : in STD_LOGIC_VECTOR ( 47 downto 0 );
    \en_buf_reg[9]\ : in STD_LOGIC_VECTOR ( 4 downto 0 );
    \en_buf_reg[6]\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of complex_abs_power2_35_1dsp_ip_dsp48_mul_add_ip : entity is "dsp48_mul_add_ip";
end complex_abs_power2_35_1dsp_ip_dsp48_mul_add_ip;

architecture STRUCTURE of complex_abs_power2_35_1dsp_ip_dsp48_mul_add_ip is
  signal u_p : STD_LOGIC_VECTOR ( 47 downto 0 );
  signal NLW_U0_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_CARRYOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_U0_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_U0_PCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 0 );
  attribute C_A_WIDTH : integer;
  attribute C_A_WIDTH of U0 : label is 18;
  attribute C_B_WIDTH : integer;
  attribute C_B_WIDTH of U0 : label is 18;
  attribute C_CONCAT_WIDTH : integer;
  attribute C_CONCAT_WIDTH of U0 : label is 48;
  attribute C_CONSTANT_1 : integer;
  attribute C_CONSTANT_1 of U0 : label is 1;
  attribute C_C_WIDTH : integer;
  attribute C_C_WIDTH of U0 : label is 48;
  attribute C_D_WIDTH : integer;
  attribute C_D_WIDTH of U0 : label is 18;
  attribute C_HAS_A : integer;
  attribute C_HAS_A of U0 : label is 1;
  attribute C_HAS_ACIN : integer;
  attribute C_HAS_ACIN of U0 : label is 0;
  attribute C_HAS_ACOUT : integer;
  attribute C_HAS_ACOUT of U0 : label is 0;
  attribute C_HAS_B : integer;
  attribute C_HAS_B of U0 : label is 1;
  attribute C_HAS_BCIN : integer;
  attribute C_HAS_BCIN of U0 : label is 0;
  attribute C_HAS_BCOUT : integer;
  attribute C_HAS_BCOUT of U0 : label is 0;
  attribute C_HAS_C : integer;
  attribute C_HAS_C of U0 : label is 1;
  attribute C_HAS_CARRYCASCIN : integer;
  attribute C_HAS_CARRYCASCIN of U0 : label is 0;
  attribute C_HAS_CARRYCASCOUT : integer;
  attribute C_HAS_CARRYCASCOUT of U0 : label is 0;
  attribute C_HAS_CARRYIN : integer;
  attribute C_HAS_CARRYIN of U0 : label is 0;
  attribute C_HAS_CARRYOUT : integer;
  attribute C_HAS_CARRYOUT of U0 : label is 0;
  attribute C_HAS_CE : integer;
  attribute C_HAS_CE of U0 : label is 0;
  attribute C_HAS_CEA : integer;
  attribute C_HAS_CEA of U0 : label is 0;
  attribute C_HAS_CEB : integer;
  attribute C_HAS_CEB of U0 : label is 0;
  attribute C_HAS_CEC : integer;
  attribute C_HAS_CEC of U0 : label is 0;
  attribute C_HAS_CECONCAT : integer;
  attribute C_HAS_CECONCAT of U0 : label is 0;
  attribute C_HAS_CED : integer;
  attribute C_HAS_CED of U0 : label is 0;
  attribute C_HAS_CEM : integer;
  attribute C_HAS_CEM of U0 : label is 0;
  attribute C_HAS_CEP : integer;
  attribute C_HAS_CEP of U0 : label is 0;
  attribute C_HAS_CESEL : integer;
  attribute C_HAS_CESEL of U0 : label is 0;
  attribute C_HAS_CONCAT : integer;
  attribute C_HAS_CONCAT of U0 : label is 0;
  attribute C_HAS_D : integer;
  attribute C_HAS_D of U0 : label is 0;
  attribute C_HAS_INDEP_CE : integer;
  attribute C_HAS_INDEP_CE of U0 : label is 0;
  attribute C_HAS_INDEP_SCLR : integer;
  attribute C_HAS_INDEP_SCLR of U0 : label is 0;
  attribute C_HAS_PCIN : integer;
  attribute C_HAS_PCIN of U0 : label is 0;
  attribute C_HAS_PCOUT : integer;
  attribute C_HAS_PCOUT of U0 : label is 0;
  attribute C_HAS_SCLR : integer;
  attribute C_HAS_SCLR of U0 : label is 0;
  attribute C_HAS_SCLRA : integer;
  attribute C_HAS_SCLRA of U0 : label is 0;
  attribute C_HAS_SCLRB : integer;
  attribute C_HAS_SCLRB of U0 : label is 0;
  attribute C_HAS_SCLRC : integer;
  attribute C_HAS_SCLRC of U0 : label is 0;
  attribute C_HAS_SCLRCONCAT : integer;
  attribute C_HAS_SCLRCONCAT of U0 : label is 0;
  attribute C_HAS_SCLRD : integer;
  attribute C_HAS_SCLRD of U0 : label is 0;
  attribute C_HAS_SCLRM : integer;
  attribute C_HAS_SCLRM of U0 : label is 0;
  attribute C_HAS_SCLRP : integer;
  attribute C_HAS_SCLRP of U0 : label is 0;
  attribute C_HAS_SCLRSEL : integer;
  attribute C_HAS_SCLRSEL of U0 : label is 0;
  attribute C_LATENCY : integer;
  attribute C_LATENCY of U0 : label is 128;
  attribute C_MODEL_TYPE : integer;
  attribute C_MODEL_TYPE of U0 : label is 0;
  attribute C_OPMODES : string;
  attribute C_OPMODES of U0 : label is "000000000011010100000000";
  attribute C_P_LSB : integer;
  attribute C_P_LSB of U0 : label is 0;
  attribute C_P_MSB : integer;
  attribute C_P_MSB of U0 : label is 47;
  attribute C_REG_CONFIG : string;
  attribute C_REG_CONFIG of U0 : label is "00000000000000000011000011000100";
  attribute C_SEL_WIDTH : integer;
  attribute C_SEL_WIDTH of U0 : label is 0;
  attribute C_TEST_CORE : integer;
  attribute C_TEST_CORE of U0 : label is 0;
  attribute C_VERBOSITY : integer;
  attribute C_VERBOSITY of U0 : label is 0;
  attribute C_XDEVICEFAMILY : string;
  attribute C_XDEVICEFAMILY of U0 : label is "zynq";
  attribute DONT_TOUCH : boolean;
  attribute DONT_TOUCH of U0 : label is std.standard.true;
  attribute downgradeipidentifiedwarnings : string;
  attribute downgradeipidentifiedwarnings of U0 : label is "yes";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \p_in[0]_i_1\ : label is "soft_lutpair13";
  attribute SOFT_HLUTNM of \p_in[10]_i_1\ : label is "soft_lutpair3";
  attribute SOFT_HLUTNM of \p_in[11]_i_1\ : label is "soft_lutpair2";
  attribute SOFT_HLUTNM of \p_in[12]_i_1\ : label is "soft_lutpair1";
  attribute SOFT_HLUTNM of \p_in[13]_i_1\ : label is "soft_lutpair14";
  attribute SOFT_HLUTNM of \p_in[14]_i_1\ : label is "soft_lutpair0";
  attribute SOFT_HLUTNM of \p_in[15]_i_1\ : label is "soft_lutpair15";
  attribute SOFT_HLUTNM of \p_in[16]_i_1\ : label is "soft_lutpair40";
  attribute SOFT_HLUTNM of \p_in[17]_i_1\ : label is "soft_lutpair40";
  attribute SOFT_HLUTNM of \p_in[18]_i_1\ : label is "soft_lutpair13";
  attribute SOFT_HLUTNM of \p_in[19]_i_1\ : label is "soft_lutpair12";
  attribute SOFT_HLUTNM of \p_in[1]_i_1\ : label is "soft_lutpair12";
  attribute SOFT_HLUTNM of \p_in[20]_i_1\ : label is "soft_lutpair11";
  attribute SOFT_HLUTNM of \p_in[21]_i_1\ : label is "soft_lutpair10";
  attribute SOFT_HLUTNM of \p_in[22]_i_1\ : label is "soft_lutpair9";
  attribute SOFT_HLUTNM of \p_in[23]_i_1\ : label is "soft_lutpair8";
  attribute SOFT_HLUTNM of \p_in[24]_i_1\ : label is "soft_lutpair7";
  attribute SOFT_HLUTNM of \p_in[25]_i_1\ : label is "soft_lutpair6";
  attribute SOFT_HLUTNM of \p_in[26]_i_1\ : label is "soft_lutpair5";
  attribute SOFT_HLUTNM of \p_in[27]_i_1\ : label is "soft_lutpair4";
  attribute SOFT_HLUTNM of \p_in[28]_i_1\ : label is "soft_lutpair3";
  attribute SOFT_HLUTNM of \p_in[29]_i_1\ : label is "soft_lutpair2";
  attribute SOFT_HLUTNM of \p_in[2]_i_1\ : label is "soft_lutpair11";
  attribute SOFT_HLUTNM of \p_in[30]_i_1\ : label is "soft_lutpair1";
  attribute SOFT_HLUTNM of \p_in[31]_i_1\ : label is "soft_lutpair14";
  attribute SOFT_HLUTNM of \p_in[32]_i_1\ : label is "soft_lutpair0";
  attribute SOFT_HLUTNM of \p_in[33]_i_1\ : label is "soft_lutpair15";
  attribute SOFT_HLUTNM of \p_in[3]_i_1\ : label is "soft_lutpair10";
  attribute SOFT_HLUTNM of \p_in[4]_i_1\ : label is "soft_lutpair9";
  attribute SOFT_HLUTNM of \p_in[5]_i_1\ : label is "soft_lutpair8";
  attribute SOFT_HLUTNM of \p_in[6]_i_1\ : label is "soft_lutpair7";
  attribute SOFT_HLUTNM of \p_in[7]_i_1\ : label is "soft_lutpair6";
  attribute SOFT_HLUTNM of \p_in[8]_i_1\ : label is "soft_lutpair5";
  attribute SOFT_HLUTNM of \p_in[9]_i_1\ : label is "soft_lutpair4";
  attribute SOFT_HLUTNM of \u_c[0]_i_1\ : label is "soft_lutpair16";
  attribute SOFT_HLUTNM of \u_c[10]_i_1\ : label is "soft_lutpair26";
  attribute SOFT_HLUTNM of \u_c[11]_i_1\ : label is "soft_lutpair27";
  attribute SOFT_HLUTNM of \u_c[12]_i_1\ : label is "soft_lutpair28";
  attribute SOFT_HLUTNM of \u_c[13]_i_1\ : label is "soft_lutpair29";
  attribute SOFT_HLUTNM of \u_c[14]_i_1\ : label is "soft_lutpair30";
  attribute SOFT_HLUTNM of \u_c[15]_i_1\ : label is "soft_lutpair30";
  attribute SOFT_HLUTNM of \u_c[16]_i_1\ : label is "soft_lutpair31";
  attribute SOFT_HLUTNM of \u_c[17]_i_1\ : label is "soft_lutpair29";
  attribute SOFT_HLUTNM of \u_c[18]_i_1\ : label is "soft_lutpair27";
  attribute SOFT_HLUTNM of \u_c[19]_i_1\ : label is "soft_lutpair26";
  attribute SOFT_HLUTNM of \u_c[1]_i_1\ : label is "soft_lutpair17";
  attribute SOFT_HLUTNM of \u_c[20]_i_1\ : label is "soft_lutpair25";
  attribute SOFT_HLUTNM of \u_c[21]_i_1\ : label is "soft_lutpair24";
  attribute SOFT_HLUTNM of \u_c[22]_i_1\ : label is "soft_lutpair22";
  attribute SOFT_HLUTNM of \u_c[23]_i_1\ : label is "soft_lutpair23";
  attribute SOFT_HLUTNM of \u_c[24]_i_1\ : label is "soft_lutpair20";
  attribute SOFT_HLUTNM of \u_c[25]_i_1\ : label is "soft_lutpair19";
  attribute SOFT_HLUTNM of \u_c[26]_i_1\ : label is "soft_lutpair21";
  attribute SOFT_HLUTNM of \u_c[27]_i_1\ : label is "soft_lutpair18";
  attribute SOFT_HLUTNM of \u_c[28]_i_1\ : label is "soft_lutpair17";
  attribute SOFT_HLUTNM of \u_c[29]_i_1\ : label is "soft_lutpair16";
  attribute SOFT_HLUTNM of \u_c[2]_i_1\ : label is "soft_lutpair18";
  attribute SOFT_HLUTNM of \u_c[30]_i_1\ : label is "soft_lutpair28";
  attribute SOFT_HLUTNM of \u_c[31]_i_1\ : label is "soft_lutpair31";
  attribute SOFT_HLUTNM of \u_c[32]_i_1\ : label is "soft_lutpair32";
  attribute SOFT_HLUTNM of \u_c[33]_i_1\ : label is "soft_lutpair33";
  attribute SOFT_HLUTNM of \u_c[34]_i_1\ : label is "soft_lutpair34";
  attribute SOFT_HLUTNM of \u_c[35]_i_1\ : label is "soft_lutpair35";
  attribute SOFT_HLUTNM of \u_c[36]_i_1\ : label is "soft_lutpair36";
  attribute SOFT_HLUTNM of \u_c[37]_i_1\ : label is "soft_lutpair37";
  attribute SOFT_HLUTNM of \u_c[38]_i_1\ : label is "soft_lutpair38";
  attribute SOFT_HLUTNM of \u_c[39]_i_1\ : label is "soft_lutpair39";
  attribute SOFT_HLUTNM of \u_c[3]_i_1\ : label is "soft_lutpair19";
  attribute SOFT_HLUTNM of \u_c[40]_i_1\ : label is "soft_lutpair39";
  attribute SOFT_HLUTNM of \u_c[41]_i_1\ : label is "soft_lutpair38";
  attribute SOFT_HLUTNM of \u_c[42]_i_1\ : label is "soft_lutpair37";
  attribute SOFT_HLUTNM of \u_c[43]_i_1\ : label is "soft_lutpair36";
  attribute SOFT_HLUTNM of \u_c[44]_i_1\ : label is "soft_lutpair35";
  attribute SOFT_HLUTNM of \u_c[45]_i_1\ : label is "soft_lutpair34";
  attribute SOFT_HLUTNM of \u_c[46]_i_1\ : label is "soft_lutpair33";
  attribute SOFT_HLUTNM of \u_c[47]_i_1\ : label is "soft_lutpair32";
  attribute SOFT_HLUTNM of \u_c[4]_i_1\ : label is "soft_lutpair20";
  attribute SOFT_HLUTNM of \u_c[5]_i_1\ : label is "soft_lutpair21";
  attribute SOFT_HLUTNM of \u_c[6]_i_1\ : label is "soft_lutpair22";
  attribute SOFT_HLUTNM of \u_c[7]_i_1\ : label is "soft_lutpair23";
  attribute SOFT_HLUTNM of \u_c[8]_i_1\ : label is "soft_lutpair24";
  attribute SOFT_HLUTNM of \u_c[9]_i_1\ : label is "soft_lutpair25";
begin
U0: entity work.complex_abs_power2_35_1dsp_ip_xbip_dsp48_macro_v3_0
     port map (
      A(17 downto 0) => Q(17 downto 0),
      ACIN(29) => '0',
      ACIN(28) => '0',
      ACIN(27) => '0',
      ACIN(26) => '0',
      ACIN(25) => '0',
      ACIN(24) => '0',
      ACIN(23) => '0',
      ACIN(22) => '0',
      ACIN(21) => '0',
      ACIN(20) => '0',
      ACIN(19) => '0',
      ACIN(18) => '0',
      ACIN(17) => '0',
      ACIN(16) => '0',
      ACIN(15) => '0',
      ACIN(14) => '0',
      ACIN(13) => '0',
      ACIN(12) => '0',
      ACIN(11) => '0',
      ACIN(10) => '0',
      ACIN(9) => '0',
      ACIN(8) => '0',
      ACIN(7) => '0',
      ACIN(6) => '0',
      ACIN(5) => '0',
      ACIN(4) => '0',
      ACIN(3) => '0',
      ACIN(2) => '0',
      ACIN(1) => '0',
      ACIN(0) => '0',
      ACOUT(29 downto 0) => NLW_U0_ACOUT_UNCONNECTED(29 downto 0),
      B(17 downto 0) => \u_b_reg[17]\(17 downto 0),
      BCIN(17) => '0',
      BCIN(16) => '0',
      BCIN(15) => '0',
      BCIN(14) => '0',
      BCIN(13) => '0',
      BCIN(12) => '0',
      BCIN(11) => '0',
      BCIN(10) => '0',
      BCIN(9) => '0',
      BCIN(8) => '0',
      BCIN(7) => '0',
      BCIN(6) => '0',
      BCIN(5) => '0',
      BCIN(4) => '0',
      BCIN(3) => '0',
      BCIN(2) => '0',
      BCIN(1) => '0',
      BCIN(0) => '0',
      BCOUT(17 downto 0) => NLW_U0_BCOUT_UNCONNECTED(17 downto 0),
      C(47 downto 0) => \u_c_reg[47]\(47 downto 0),
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_U0_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYOUT => NLW_U0_CARRYOUT_UNCONNECTED,
      CE => '1',
      CEA => '1',
      CEA1 => '1',
      CEA2 => '1',
      CEA3 => '1',
      CEA4 => '1',
      CEB => '1',
      CEB1 => '1',
      CEB2 => '1',
      CEB3 => '1',
      CEB4 => '1',
      CEC => '1',
      CEC1 => '1',
      CEC2 => '1',
      CEC3 => '1',
      CEC4 => '1',
      CEC5 => '1',
      CECONCAT => '1',
      CECONCAT3 => '1',
      CECONCAT4 => '1',
      CECONCAT5 => '1',
      CED => '1',
      CED1 => '1',
      CED2 => '1',
      CED3 => '1',
      CEM => '1',
      CEP => '1',
      CESEL => '1',
      CESEL1 => '1',
      CESEL2 => '1',
      CESEL3 => '1',
      CESEL4 => '1',
      CESEL5 => '1',
      CLK => i_clk,
      CONCAT(47) => '0',
      CONCAT(46) => '0',
      CONCAT(45) => '0',
      CONCAT(44) => '0',
      CONCAT(43) => '0',
      CONCAT(42) => '0',
      CONCAT(41) => '0',
      CONCAT(40) => '0',
      CONCAT(39) => '0',
      CONCAT(38) => '0',
      CONCAT(37) => '0',
      CONCAT(36) => '0',
      CONCAT(35) => '0',
      CONCAT(34) => '0',
      CONCAT(33) => '0',
      CONCAT(32) => '0',
      CONCAT(31) => '0',
      CONCAT(30) => '0',
      CONCAT(29) => '0',
      CONCAT(28) => '0',
      CONCAT(27) => '0',
      CONCAT(26) => '0',
      CONCAT(25) => '0',
      CONCAT(24) => '0',
      CONCAT(23) => '0',
      CONCAT(22) => '0',
      CONCAT(21) => '0',
      CONCAT(20) => '0',
      CONCAT(19) => '0',
      CONCAT(18) => '0',
      CONCAT(17) => '0',
      CONCAT(16) => '0',
      CONCAT(15) => '0',
      CONCAT(14) => '0',
      CONCAT(13) => '0',
      CONCAT(12) => '0',
      CONCAT(11) => '0',
      CONCAT(10) => '0',
      CONCAT(9) => '0',
      CONCAT(8) => '0',
      CONCAT(7) => '0',
      CONCAT(6) => '0',
      CONCAT(5) => '0',
      CONCAT(4) => '0',
      CONCAT(3) => '0',
      CONCAT(2) => '0',
      CONCAT(1) => '0',
      CONCAT(0) => '0',
      D(17) => '0',
      D(16) => '0',
      D(15) => '0',
      D(14) => '0',
      D(13) => '0',
      D(12) => '0',
      D(11) => '0',
      D(10) => '0',
      D(9) => '0',
      D(8) => '0',
      D(7) => '0',
      D(6) => '0',
      D(5) => '0',
      D(4) => '0',
      D(3) => '0',
      D(2) => '0',
      D(1) => '0',
      D(0) => '0',
      P(47 downto 0) => u_p(47 downto 0),
      PCIN(47) => '0',
      PCIN(46) => '0',
      PCIN(45) => '0',
      PCIN(44) => '0',
      PCIN(43) => '0',
      PCIN(42) => '0',
      PCIN(41) => '0',
      PCIN(40) => '0',
      PCIN(39) => '0',
      PCIN(38) => '0',
      PCIN(37) => '0',
      PCIN(36) => '0',
      PCIN(35) => '0',
      PCIN(34) => '0',
      PCIN(33) => '0',
      PCIN(32) => '0',
      PCIN(31) => '0',
      PCIN(30) => '0',
      PCIN(29) => '0',
      PCIN(28) => '0',
      PCIN(27) => '0',
      PCIN(26) => '0',
      PCIN(25) => '0',
      PCIN(24) => '0',
      PCIN(23) => '0',
      PCIN(22) => '0',
      PCIN(21) => '0',
      PCIN(20) => '0',
      PCIN(19) => '0',
      PCIN(18) => '0',
      PCIN(17) => '0',
      PCIN(16) => '0',
      PCIN(15) => '0',
      PCIN(14) => '0',
      PCIN(13) => '0',
      PCIN(12) => '0',
      PCIN(11) => '0',
      PCIN(10) => '0',
      PCIN(9) => '0',
      PCIN(8) => '0',
      PCIN(7) => '0',
      PCIN(6) => '0',
      PCIN(5) => '0',
      PCIN(4) => '0',
      PCIN(3) => '0',
      PCIN(2) => '0',
      PCIN(1) => '0',
      PCIN(0) => '0',
      PCOUT(47 downto 0) => NLW_U0_PCOUT_UNCONNECTED(47 downto 0),
      SCLR => '0',
      SCLRA => '0',
      SCLRB => '0',
      SCLRC => '0',
      SCLRCONCAT => '0',
      SCLRD => '0',
      SCLRM => '0',
      SCLRP => '0',
      SCLRSEL => '0',
      SEL(0) => '0'
    );
\p_in[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0200"
    )
        port map (
      I0 => \en_buf_reg[9]\(4),
      I1 => \en_buf_reg[9]\(2),
      I2 => \en_buf_reg[9]\(3),
      I3 => u_p(0),
      O => \p_in_reg[69]\(0)
    );
\p_in[10]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0200"
    )
        port map (
      I0 => \en_buf_reg[9]\(4),
      I1 => \en_buf_reg[9]\(2),
      I2 => \en_buf_reg[9]\(3),
      I3 => u_p(10),
      O => \p_in_reg[69]\(10)
    );
\p_in[11]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0200"
    )
        port map (
      I0 => \en_buf_reg[9]\(4),
      I1 => \en_buf_reg[9]\(2),
      I2 => \en_buf_reg[9]\(3),
      I3 => u_p(11),
      O => \p_in_reg[69]\(11)
    );
\p_in[12]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0200"
    )
        port map (
      I0 => \en_buf_reg[9]\(4),
      I1 => \en_buf_reg[9]\(2),
      I2 => \en_buf_reg[9]\(3),
      I3 => u_p(12),
      O => \p_in_reg[69]\(12)
    );
\p_in[13]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0200"
    )
        port map (
      I0 => \en_buf_reg[9]\(4),
      I1 => \en_buf_reg[9]\(2),
      I2 => \en_buf_reg[9]\(3),
      I3 => u_p(13),
      O => \p_in_reg[69]\(13)
    );
\p_in[14]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0200"
    )
        port map (
      I0 => \en_buf_reg[9]\(4),
      I1 => \en_buf_reg[9]\(2),
      I2 => \en_buf_reg[9]\(3),
      I3 => u_p(14),
      O => \p_in_reg[69]\(14)
    );
\p_in[15]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0200"
    )
        port map (
      I0 => \en_buf_reg[9]\(4),
      I1 => \en_buf_reg[9]\(2),
      I2 => \en_buf_reg[9]\(3),
      I3 => u_p(15),
      O => \p_in_reg[69]\(15)
    );
\p_in[16]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0200"
    )
        port map (
      I0 => \en_buf_reg[9]\(4),
      I1 => \en_buf_reg[9]\(2),
      I2 => \en_buf_reg[9]\(3),
      I3 => u_p(16),
      O => \p_in_reg[69]\(16)
    );
\p_in[17]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0200"
    )
        port map (
      I0 => \en_buf_reg[9]\(4),
      I1 => \en_buf_reg[9]\(2),
      I2 => \en_buf_reg[9]\(3),
      I3 => u_p(17),
      O => \p_in_reg[69]\(17)
    );
\p_in[18]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"000A0C00"
    )
        port map (
      I0 => u_p(18),
      I1 => u_p(0),
      I2 => \en_buf_reg[9]\(2),
      I3 => \en_buf_reg[9]\(3),
      I4 => \en_buf_reg[9]\(4),
      O => \p_in_reg[69]\(18)
    );
\p_in[19]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"000A0C00"
    )
        port map (
      I0 => u_p(19),
      I1 => u_p(1),
      I2 => \en_buf_reg[9]\(2),
      I3 => \en_buf_reg[9]\(3),
      I4 => \en_buf_reg[9]\(4),
      O => \p_in_reg[69]\(19)
    );
\p_in[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0200"
    )
        port map (
      I0 => \en_buf_reg[9]\(4),
      I1 => \en_buf_reg[9]\(2),
      I2 => \en_buf_reg[9]\(3),
      I3 => u_p(1),
      O => \p_in_reg[69]\(1)
    );
\p_in[20]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"000A0C00"
    )
        port map (
      I0 => u_p(20),
      I1 => u_p(2),
      I2 => \en_buf_reg[9]\(2),
      I3 => \en_buf_reg[9]\(3),
      I4 => \en_buf_reg[9]\(4),
      O => \p_in_reg[69]\(20)
    );
\p_in[21]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"000A0C00"
    )
        port map (
      I0 => u_p(21),
      I1 => u_p(3),
      I2 => \en_buf_reg[9]\(2),
      I3 => \en_buf_reg[9]\(3),
      I4 => \en_buf_reg[9]\(4),
      O => \p_in_reg[69]\(21)
    );
\p_in[22]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"000A0C00"
    )
        port map (
      I0 => u_p(22),
      I1 => u_p(4),
      I2 => \en_buf_reg[9]\(2),
      I3 => \en_buf_reg[9]\(3),
      I4 => \en_buf_reg[9]\(4),
      O => \p_in_reg[69]\(22)
    );
\p_in[23]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"000A0C00"
    )
        port map (
      I0 => u_p(23),
      I1 => u_p(5),
      I2 => \en_buf_reg[9]\(2),
      I3 => \en_buf_reg[9]\(3),
      I4 => \en_buf_reg[9]\(4),
      O => \p_in_reg[69]\(23)
    );
\p_in[24]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"000A0C00"
    )
        port map (
      I0 => u_p(24),
      I1 => u_p(6),
      I2 => \en_buf_reg[9]\(2),
      I3 => \en_buf_reg[9]\(3),
      I4 => \en_buf_reg[9]\(4),
      O => \p_in_reg[69]\(24)
    );
\p_in[25]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"000A0C00"
    )
        port map (
      I0 => u_p(25),
      I1 => u_p(7),
      I2 => \en_buf_reg[9]\(2),
      I3 => \en_buf_reg[9]\(3),
      I4 => \en_buf_reg[9]\(4),
      O => \p_in_reg[69]\(25)
    );
\p_in[26]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"000A0C00"
    )
        port map (
      I0 => u_p(26),
      I1 => u_p(8),
      I2 => \en_buf_reg[9]\(2),
      I3 => \en_buf_reg[9]\(3),
      I4 => \en_buf_reg[9]\(4),
      O => \p_in_reg[69]\(26)
    );
\p_in[27]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"000A0C00"
    )
        port map (
      I0 => u_p(27),
      I1 => u_p(9),
      I2 => \en_buf_reg[9]\(2),
      I3 => \en_buf_reg[9]\(3),
      I4 => \en_buf_reg[9]\(4),
      O => \p_in_reg[69]\(27)
    );
\p_in[28]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"000A0C00"
    )
        port map (
      I0 => u_p(28),
      I1 => u_p(10),
      I2 => \en_buf_reg[9]\(2),
      I3 => \en_buf_reg[9]\(3),
      I4 => \en_buf_reg[9]\(4),
      O => \p_in_reg[69]\(28)
    );
\p_in[29]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"000A0C00"
    )
        port map (
      I0 => u_p(29),
      I1 => u_p(11),
      I2 => \en_buf_reg[9]\(2),
      I3 => \en_buf_reg[9]\(3),
      I4 => \en_buf_reg[9]\(4),
      O => \p_in_reg[69]\(29)
    );
\p_in[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0200"
    )
        port map (
      I0 => \en_buf_reg[9]\(4),
      I1 => \en_buf_reg[9]\(2),
      I2 => \en_buf_reg[9]\(3),
      I3 => u_p(2),
      O => \p_in_reg[69]\(2)
    );
\p_in[30]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"000A0C00"
    )
        port map (
      I0 => u_p(30),
      I1 => u_p(12),
      I2 => \en_buf_reg[9]\(2),
      I3 => \en_buf_reg[9]\(3),
      I4 => \en_buf_reg[9]\(4),
      O => \p_in_reg[69]\(30)
    );
\p_in[31]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"000A0C00"
    )
        port map (
      I0 => u_p(31),
      I1 => u_p(13),
      I2 => \en_buf_reg[9]\(2),
      I3 => \en_buf_reg[9]\(3),
      I4 => \en_buf_reg[9]\(4),
      O => \p_in_reg[69]\(31)
    );
\p_in[32]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"000A0C00"
    )
        port map (
      I0 => u_p(32),
      I1 => u_p(14),
      I2 => \en_buf_reg[9]\(2),
      I3 => \en_buf_reg[9]\(3),
      I4 => \en_buf_reg[9]\(4),
      O => \p_in_reg[69]\(32)
    );
\p_in[33]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"000A0C00"
    )
        port map (
      I0 => u_p(33),
      I1 => u_p(15),
      I2 => \en_buf_reg[9]\(2),
      I3 => \en_buf_reg[9]\(3),
      I4 => \en_buf_reg[9]\(4),
      O => \p_in_reg[69]\(33)
    );
\p_in[34]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000F000AACC00"
    )
        port map (
      I0 => u_p(0),
      I1 => u_p(16),
      I2 => u_p(34),
      I3 => \en_buf_reg[9]\(3),
      I4 => \en_buf_reg[9]\(2),
      I5 => \en_buf_reg[9]\(4),
      O => \p_in_reg[69]\(34)
    );
\p_in[35]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000F000AACC00"
    )
        port map (
      I0 => u_p(1),
      I1 => u_p(17),
      I2 => u_p(35),
      I3 => \en_buf_reg[9]\(3),
      I4 => \en_buf_reg[9]\(2),
      I5 => \en_buf_reg[9]\(4),
      O => \p_in_reg[69]\(35)
    );
\p_in[36]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000F000AACC00"
    )
        port map (
      I0 => u_p(2),
      I1 => u_p(18),
      I2 => u_p(36),
      I3 => \en_buf_reg[9]\(3),
      I4 => \en_buf_reg[9]\(2),
      I5 => \en_buf_reg[9]\(4),
      O => \p_in_reg[69]\(36)
    );
\p_in[37]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000F000AACC00"
    )
        port map (
      I0 => u_p(3),
      I1 => u_p(19),
      I2 => u_p(37),
      I3 => \en_buf_reg[9]\(3),
      I4 => \en_buf_reg[9]\(2),
      I5 => \en_buf_reg[9]\(4),
      O => \p_in_reg[69]\(37)
    );
\p_in[38]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000F000AACC00"
    )
        port map (
      I0 => u_p(4),
      I1 => u_p(20),
      I2 => u_p(38),
      I3 => \en_buf_reg[9]\(3),
      I4 => \en_buf_reg[9]\(2),
      I5 => \en_buf_reg[9]\(4),
      O => \p_in_reg[69]\(38)
    );
\p_in[39]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000F000AACC00"
    )
        port map (
      I0 => u_p(5),
      I1 => u_p(21),
      I2 => u_p(39),
      I3 => \en_buf_reg[9]\(3),
      I4 => \en_buf_reg[9]\(2),
      I5 => \en_buf_reg[9]\(4),
      O => \p_in_reg[69]\(39)
    );
\p_in[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0200"
    )
        port map (
      I0 => \en_buf_reg[9]\(4),
      I1 => \en_buf_reg[9]\(2),
      I2 => \en_buf_reg[9]\(3),
      I3 => u_p(3),
      O => \p_in_reg[69]\(3)
    );
\p_in[40]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000F000AACC00"
    )
        port map (
      I0 => u_p(6),
      I1 => u_p(22),
      I2 => u_p(40),
      I3 => \en_buf_reg[9]\(3),
      I4 => \en_buf_reg[9]\(2),
      I5 => \en_buf_reg[9]\(4),
      O => \p_in_reg[69]\(40)
    );
\p_in[41]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000F000AACC00"
    )
        port map (
      I0 => u_p(7),
      I1 => u_p(23),
      I2 => u_p(41),
      I3 => \en_buf_reg[9]\(3),
      I4 => \en_buf_reg[9]\(2),
      I5 => \en_buf_reg[9]\(4),
      O => \p_in_reg[69]\(41)
    );
\p_in[42]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000F000AACC00"
    )
        port map (
      I0 => u_p(8),
      I1 => u_p(24),
      I2 => u_p(42),
      I3 => \en_buf_reg[9]\(3),
      I4 => \en_buf_reg[9]\(2),
      I5 => \en_buf_reg[9]\(4),
      O => \p_in_reg[69]\(42)
    );
\p_in[43]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000F000AACC00"
    )
        port map (
      I0 => u_p(9),
      I1 => u_p(25),
      I2 => u_p(43),
      I3 => \en_buf_reg[9]\(3),
      I4 => \en_buf_reg[9]\(2),
      I5 => \en_buf_reg[9]\(4),
      O => \p_in_reg[69]\(43)
    );
\p_in[44]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000F000AACC00"
    )
        port map (
      I0 => u_p(10),
      I1 => u_p(26),
      I2 => u_p(44),
      I3 => \en_buf_reg[9]\(3),
      I4 => \en_buf_reg[9]\(2),
      I5 => \en_buf_reg[9]\(4),
      O => \p_in_reg[69]\(44)
    );
\p_in[45]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000F000AACC00"
    )
        port map (
      I0 => u_p(11),
      I1 => u_p(27),
      I2 => u_p(45),
      I3 => \en_buf_reg[9]\(3),
      I4 => \en_buf_reg[9]\(2),
      I5 => \en_buf_reg[9]\(4),
      O => \p_in_reg[69]\(45)
    );
\p_in[46]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000F000AACC00"
    )
        port map (
      I0 => u_p(12),
      I1 => u_p(28),
      I2 => u_p(46),
      I3 => \en_buf_reg[9]\(3),
      I4 => \en_buf_reg[9]\(2),
      I5 => \en_buf_reg[9]\(4),
      O => \p_in_reg[69]\(46)
    );
\p_in[47]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000AA00F0CC00"
    )
        port map (
      I0 => u_p(47),
      I1 => u_p(13),
      I2 => u_p(29),
      I3 => \en_buf_reg[9]\(2),
      I4 => \en_buf_reg[9]\(3),
      I5 => \en_buf_reg[9]\(4),
      O => \p_in_reg[69]\(47)
    );
\p_in[48]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000AA00F0CC00"
    )
        port map (
      I0 => u_p(47),
      I1 => u_p(14),
      I2 => u_p(30),
      I3 => \en_buf_reg[9]\(2),
      I4 => \en_buf_reg[9]\(3),
      I5 => \en_buf_reg[9]\(4),
      O => \p_in_reg[69]\(48)
    );
\p_in[49]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000AA00F0CC00"
    )
        port map (
      I0 => u_p(47),
      I1 => u_p(15),
      I2 => u_p(31),
      I3 => \en_buf_reg[9]\(2),
      I4 => \en_buf_reg[9]\(3),
      I5 => \en_buf_reg[9]\(4),
      O => \p_in_reg[69]\(49)
    );
\p_in[4]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0200"
    )
        port map (
      I0 => \en_buf_reg[9]\(4),
      I1 => \en_buf_reg[9]\(2),
      I2 => \en_buf_reg[9]\(3),
      I3 => u_p(4),
      O => \p_in_reg[69]\(4)
    );
\p_in[50]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000AA00F0CC00"
    )
        port map (
      I0 => u_p(47),
      I1 => u_p(16),
      I2 => u_p(32),
      I3 => \en_buf_reg[9]\(2),
      I4 => \en_buf_reg[9]\(3),
      I5 => \en_buf_reg[9]\(4),
      O => \p_in_reg[69]\(50)
    );
\p_in[51]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000AA00F0CC00"
    )
        port map (
      I0 => u_p(47),
      I1 => u_p(17),
      I2 => u_p(33),
      I3 => \en_buf_reg[9]\(2),
      I4 => \en_buf_reg[9]\(3),
      I5 => \en_buf_reg[9]\(4),
      O => \p_in_reg[69]\(51)
    );
\p_in[52]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000AA00F0CC00"
    )
        port map (
      I0 => u_p(47),
      I1 => u_p(18),
      I2 => u_p(34),
      I3 => \en_buf_reg[9]\(2),
      I4 => \en_buf_reg[9]\(3),
      I5 => \en_buf_reg[9]\(4),
      O => \p_in_reg[69]\(52)
    );
\p_in[53]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000AA00F0CC00"
    )
        port map (
      I0 => u_p(47),
      I1 => u_p(19),
      I2 => u_p(35),
      I3 => \en_buf_reg[9]\(2),
      I4 => \en_buf_reg[9]\(3),
      I5 => \en_buf_reg[9]\(4),
      O => \p_in_reg[69]\(53)
    );
\p_in[54]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000AA00F0CC00"
    )
        port map (
      I0 => u_p(47),
      I1 => u_p(20),
      I2 => u_p(36),
      I3 => \en_buf_reg[9]\(2),
      I4 => \en_buf_reg[9]\(3),
      I5 => \en_buf_reg[9]\(4),
      O => \p_in_reg[69]\(54)
    );
\p_in[55]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000AA00F0CC00"
    )
        port map (
      I0 => u_p(47),
      I1 => u_p(21),
      I2 => u_p(37),
      I3 => \en_buf_reg[9]\(2),
      I4 => \en_buf_reg[9]\(3),
      I5 => \en_buf_reg[9]\(4),
      O => \p_in_reg[69]\(55)
    );
\p_in[56]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000AA00F0CC00"
    )
        port map (
      I0 => u_p(47),
      I1 => u_p(22),
      I2 => u_p(38),
      I3 => \en_buf_reg[9]\(2),
      I4 => \en_buf_reg[9]\(3),
      I5 => \en_buf_reg[9]\(4),
      O => \p_in_reg[69]\(56)
    );
\p_in[57]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000AA00F0CC00"
    )
        port map (
      I0 => u_p(47),
      I1 => u_p(23),
      I2 => u_p(39),
      I3 => \en_buf_reg[9]\(2),
      I4 => \en_buf_reg[9]\(3),
      I5 => \en_buf_reg[9]\(4),
      O => \p_in_reg[69]\(57)
    );
\p_in[58]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000AA00F0CC00"
    )
        port map (
      I0 => u_p(47),
      I1 => u_p(24),
      I2 => u_p(40),
      I3 => \en_buf_reg[9]\(2),
      I4 => \en_buf_reg[9]\(3),
      I5 => \en_buf_reg[9]\(4),
      O => \p_in_reg[69]\(58)
    );
\p_in[59]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000AA00F0CC00"
    )
        port map (
      I0 => u_p(47),
      I1 => u_p(25),
      I2 => u_p(41),
      I3 => \en_buf_reg[9]\(2),
      I4 => \en_buf_reg[9]\(3),
      I5 => \en_buf_reg[9]\(4),
      O => \p_in_reg[69]\(59)
    );
\p_in[5]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0200"
    )
        port map (
      I0 => \en_buf_reg[9]\(4),
      I1 => \en_buf_reg[9]\(2),
      I2 => \en_buf_reg[9]\(3),
      I3 => u_p(5),
      O => \p_in_reg[69]\(5)
    );
\p_in[60]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000AA00F0CC00"
    )
        port map (
      I0 => u_p(47),
      I1 => u_p(26),
      I2 => u_p(42),
      I3 => \en_buf_reg[9]\(2),
      I4 => \en_buf_reg[9]\(3),
      I5 => \en_buf_reg[9]\(4),
      O => \p_in_reg[69]\(60)
    );
\p_in[61]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000AA00F0CC00"
    )
        port map (
      I0 => u_p(47),
      I1 => u_p(27),
      I2 => u_p(43),
      I3 => \en_buf_reg[9]\(2),
      I4 => \en_buf_reg[9]\(3),
      I5 => \en_buf_reg[9]\(4),
      O => \p_in_reg[69]\(61)
    );
\p_in[62]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000AA00F0CC00"
    )
        port map (
      I0 => u_p(47),
      I1 => u_p(28),
      I2 => u_p(44),
      I3 => \en_buf_reg[9]\(2),
      I4 => \en_buf_reg[9]\(3),
      I5 => \en_buf_reg[9]\(4),
      O => \p_in_reg[69]\(62)
    );
\p_in[63]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000AA00F0CC00"
    )
        port map (
      I0 => u_p(47),
      I1 => u_p(29),
      I2 => u_p(45),
      I3 => \en_buf_reg[9]\(2),
      I4 => \en_buf_reg[9]\(3),
      I5 => \en_buf_reg[9]\(4),
      O => \p_in_reg[69]\(63)
    );
\p_in[64]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000AA00F0CC00"
    )
        port map (
      I0 => u_p(47),
      I1 => u_p(30),
      I2 => u_p(46),
      I3 => \en_buf_reg[9]\(2),
      I4 => \en_buf_reg[9]\(3),
      I5 => \en_buf_reg[9]\(4),
      O => \p_in_reg[69]\(64)
    );
\p_in[65]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"000A0CA0"
    )
        port map (
      I0 => u_p(47),
      I1 => u_p(31),
      I2 => \en_buf_reg[9]\(3),
      I3 => \en_buf_reg[9]\(2),
      I4 => \en_buf_reg[9]\(4),
      O => \p_in_reg[69]\(65)
    );
\p_in[66]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"000A0CA0"
    )
        port map (
      I0 => u_p(47),
      I1 => u_p(32),
      I2 => \en_buf_reg[9]\(3),
      I3 => \en_buf_reg[9]\(2),
      I4 => \en_buf_reg[9]\(4),
      O => \p_in_reg[69]\(66)
    );
\p_in[67]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"000A0CA0"
    )
        port map (
      I0 => u_p(47),
      I1 => u_p(33),
      I2 => \en_buf_reg[9]\(3),
      I3 => \en_buf_reg[9]\(2),
      I4 => \en_buf_reg[9]\(4),
      O => \p_in_reg[69]\(67)
    );
\p_in[68]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"000A0CA0"
    )
        port map (
      I0 => u_p(47),
      I1 => u_p(34),
      I2 => \en_buf_reg[9]\(3),
      I3 => \en_buf_reg[9]\(2),
      I4 => \en_buf_reg[9]\(4),
      O => \p_in_reg[69]\(68)
    );
\p_in[69]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"000A0CA0"
    )
        port map (
      I0 => u_p(47),
      I1 => u_p(35),
      I2 => \en_buf_reg[9]\(3),
      I3 => \en_buf_reg[9]\(2),
      I4 => \en_buf_reg[9]\(4),
      O => \p_in_reg[69]\(69)
    );
\p_in[6]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0200"
    )
        port map (
      I0 => \en_buf_reg[9]\(4),
      I1 => \en_buf_reg[9]\(2),
      I2 => \en_buf_reg[9]\(3),
      I3 => u_p(6),
      O => \p_in_reg[69]\(6)
    );
\p_in[7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0200"
    )
        port map (
      I0 => \en_buf_reg[9]\(4),
      I1 => \en_buf_reg[9]\(2),
      I2 => \en_buf_reg[9]\(3),
      I3 => u_p(7),
      O => \p_in_reg[69]\(7)
    );
\p_in[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0200"
    )
        port map (
      I0 => \en_buf_reg[9]\(4),
      I1 => \en_buf_reg[9]\(2),
      I2 => \en_buf_reg[9]\(3),
      I3 => u_p(8),
      O => \p_in_reg[69]\(8)
    );
\p_in[9]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0200"
    )
        port map (
      I0 => \en_buf_reg[9]\(4),
      I1 => \en_buf_reg[9]\(2),
      I2 => \en_buf_reg[9]\(3),
      I3 => u_p(9),
      O => \p_in_reg[69]\(9)
    );
\u_c[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1000"
    )
        port map (
      I0 => \en_buf_reg[9]\(0),
      I1 => \en_buf_reg[9]\(1),
      I2 => \en_buf_reg[6]\,
      I3 => u_p(0),
      O => D(0)
    );
\u_c[10]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1000"
    )
        port map (
      I0 => \en_buf_reg[9]\(0),
      I1 => \en_buf_reg[9]\(1),
      I2 => \en_buf_reg[6]\,
      I3 => u_p(10),
      O => D(10)
    );
\u_c[11]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1000"
    )
        port map (
      I0 => \en_buf_reg[9]\(0),
      I1 => \en_buf_reg[9]\(1),
      I2 => \en_buf_reg[6]\,
      I3 => u_p(11),
      O => D(11)
    );
\u_c[12]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1000"
    )
        port map (
      I0 => \en_buf_reg[9]\(0),
      I1 => \en_buf_reg[9]\(1),
      I2 => \en_buf_reg[6]\,
      I3 => u_p(12),
      O => D(12)
    );
\u_c[13]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1000"
    )
        port map (
      I0 => \en_buf_reg[9]\(0),
      I1 => \en_buf_reg[9]\(1),
      I2 => \en_buf_reg[6]\,
      I3 => u_p(13),
      O => D(13)
    );
\u_c[14]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1000"
    )
        port map (
      I0 => \en_buf_reg[9]\(0),
      I1 => \en_buf_reg[9]\(1),
      I2 => \en_buf_reg[6]\,
      I3 => u_p(14),
      O => D(14)
    );
\u_c[15]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1000"
    )
        port map (
      I0 => \en_buf_reg[9]\(0),
      I1 => \en_buf_reg[9]\(1),
      I2 => \en_buf_reg[6]\,
      I3 => u_p(15),
      O => D(15)
    );
\u_c[16]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1000"
    )
        port map (
      I0 => \en_buf_reg[9]\(0),
      I1 => \en_buf_reg[9]\(1),
      I2 => \en_buf_reg[6]\,
      I3 => u_p(16),
      O => D(16)
    );
\u_c[17]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1000"
    )
        port map (
      I0 => \en_buf_reg[9]\(0),
      I1 => \en_buf_reg[9]\(1),
      I2 => \en_buf_reg[6]\,
      I3 => u_p(17),
      O => D(17)
    );
\u_c[18]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1000"
    )
        port map (
      I0 => \en_buf_reg[9]\(0),
      I1 => \en_buf_reg[9]\(1),
      I2 => \en_buf_reg[6]\,
      I3 => u_p(18),
      O => D(18)
    );
\u_c[19]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1000"
    )
        port map (
      I0 => \en_buf_reg[9]\(0),
      I1 => \en_buf_reg[9]\(1),
      I2 => \en_buf_reg[6]\,
      I3 => u_p(19),
      O => D(19)
    );
\u_c[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1000"
    )
        port map (
      I0 => \en_buf_reg[9]\(0),
      I1 => \en_buf_reg[9]\(1),
      I2 => \en_buf_reg[6]\,
      I3 => u_p(1),
      O => D(1)
    );
\u_c[20]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1000"
    )
        port map (
      I0 => \en_buf_reg[9]\(0),
      I1 => \en_buf_reg[9]\(1),
      I2 => \en_buf_reg[6]\,
      I3 => u_p(20),
      O => D(20)
    );
\u_c[21]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1000"
    )
        port map (
      I0 => \en_buf_reg[9]\(0),
      I1 => \en_buf_reg[9]\(1),
      I2 => \en_buf_reg[6]\,
      I3 => u_p(21),
      O => D(21)
    );
\u_c[22]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1000"
    )
        port map (
      I0 => \en_buf_reg[9]\(0),
      I1 => \en_buf_reg[9]\(1),
      I2 => \en_buf_reg[6]\,
      I3 => u_p(22),
      O => D(22)
    );
\u_c[23]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1000"
    )
        port map (
      I0 => \en_buf_reg[9]\(0),
      I1 => \en_buf_reg[9]\(1),
      I2 => \en_buf_reg[6]\,
      I3 => u_p(23),
      O => D(23)
    );
\u_c[24]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1000"
    )
        port map (
      I0 => \en_buf_reg[9]\(0),
      I1 => \en_buf_reg[9]\(1),
      I2 => \en_buf_reg[6]\,
      I3 => u_p(24),
      O => D(24)
    );
\u_c[25]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1000"
    )
        port map (
      I0 => \en_buf_reg[9]\(0),
      I1 => \en_buf_reg[9]\(1),
      I2 => \en_buf_reg[6]\,
      I3 => u_p(25),
      O => D(25)
    );
\u_c[26]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1000"
    )
        port map (
      I0 => \en_buf_reg[9]\(0),
      I1 => \en_buf_reg[9]\(1),
      I2 => \en_buf_reg[6]\,
      I3 => u_p(26),
      O => D(26)
    );
\u_c[27]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1000"
    )
        port map (
      I0 => \en_buf_reg[9]\(0),
      I1 => \en_buf_reg[9]\(1),
      I2 => \en_buf_reg[6]\,
      I3 => u_p(27),
      O => D(27)
    );
\u_c[28]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1000"
    )
        port map (
      I0 => \en_buf_reg[9]\(0),
      I1 => \en_buf_reg[9]\(1),
      I2 => \en_buf_reg[6]\,
      I3 => u_p(28),
      O => D(28)
    );
\u_c[29]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1000"
    )
        port map (
      I0 => \en_buf_reg[9]\(0),
      I1 => \en_buf_reg[9]\(1),
      I2 => \en_buf_reg[6]\,
      I3 => u_p(29),
      O => D(29)
    );
\u_c[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1000"
    )
        port map (
      I0 => \en_buf_reg[9]\(0),
      I1 => \en_buf_reg[9]\(1),
      I2 => \en_buf_reg[6]\,
      I3 => u_p(2),
      O => D(2)
    );
\u_c[30]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1000"
    )
        port map (
      I0 => \en_buf_reg[9]\(0),
      I1 => \en_buf_reg[9]\(1),
      I2 => \en_buf_reg[6]\,
      I3 => u_p(30),
      O => D(30)
    );
\u_c[31]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1000"
    )
        port map (
      I0 => \en_buf_reg[9]\(0),
      I1 => \en_buf_reg[9]\(1),
      I2 => \en_buf_reg[6]\,
      I3 => u_p(31),
      O => D(31)
    );
\u_c[32]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1000"
    )
        port map (
      I0 => \en_buf_reg[9]\(0),
      I1 => \en_buf_reg[9]\(1),
      I2 => \en_buf_reg[6]\,
      I3 => u_p(32),
      O => D(32)
    );
\u_c[33]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1000"
    )
        port map (
      I0 => \en_buf_reg[9]\(0),
      I1 => \en_buf_reg[9]\(1),
      I2 => \en_buf_reg[6]\,
      I3 => u_p(33),
      O => D(33)
    );
\u_c[34]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1000"
    )
        port map (
      I0 => \en_buf_reg[9]\(0),
      I1 => \en_buf_reg[9]\(1),
      I2 => \en_buf_reg[6]\,
      I3 => u_p(34),
      O => D(34)
    );
\u_c[35]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1000"
    )
        port map (
      I0 => \en_buf_reg[9]\(0),
      I1 => \en_buf_reg[9]\(1),
      I2 => \en_buf_reg[6]\,
      I3 => u_p(35),
      O => D(35)
    );
\u_c[36]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1000"
    )
        port map (
      I0 => \en_buf_reg[9]\(0),
      I1 => \en_buf_reg[9]\(1),
      I2 => \en_buf_reg[6]\,
      I3 => u_p(36),
      O => D(36)
    );
\u_c[37]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1000"
    )
        port map (
      I0 => \en_buf_reg[9]\(0),
      I1 => \en_buf_reg[9]\(1),
      I2 => \en_buf_reg[6]\,
      I3 => u_p(37),
      O => D(37)
    );
\u_c[38]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1000"
    )
        port map (
      I0 => \en_buf_reg[9]\(0),
      I1 => \en_buf_reg[9]\(1),
      I2 => \en_buf_reg[6]\,
      I3 => u_p(38),
      O => D(38)
    );
\u_c[39]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1000"
    )
        port map (
      I0 => \en_buf_reg[9]\(0),
      I1 => \en_buf_reg[9]\(1),
      I2 => \en_buf_reg[6]\,
      I3 => u_p(39),
      O => D(39)
    );
\u_c[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1000"
    )
        port map (
      I0 => \en_buf_reg[9]\(0),
      I1 => \en_buf_reg[9]\(1),
      I2 => \en_buf_reg[6]\,
      I3 => u_p(3),
      O => D(3)
    );
\u_c[40]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1000"
    )
        port map (
      I0 => \en_buf_reg[9]\(0),
      I1 => \en_buf_reg[9]\(1),
      I2 => \en_buf_reg[6]\,
      I3 => u_p(40),
      O => D(40)
    );
\u_c[41]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1000"
    )
        port map (
      I0 => \en_buf_reg[9]\(0),
      I1 => \en_buf_reg[9]\(1),
      I2 => \en_buf_reg[6]\,
      I3 => u_p(41),
      O => D(41)
    );
\u_c[42]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1000"
    )
        port map (
      I0 => \en_buf_reg[9]\(0),
      I1 => \en_buf_reg[9]\(1),
      I2 => \en_buf_reg[6]\,
      I3 => u_p(42),
      O => D(42)
    );
\u_c[43]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1000"
    )
        port map (
      I0 => \en_buf_reg[9]\(0),
      I1 => \en_buf_reg[9]\(1),
      I2 => \en_buf_reg[6]\,
      I3 => u_p(43),
      O => D(43)
    );
\u_c[44]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1000"
    )
        port map (
      I0 => \en_buf_reg[9]\(0),
      I1 => \en_buf_reg[9]\(1),
      I2 => \en_buf_reg[6]\,
      I3 => u_p(44),
      O => D(44)
    );
\u_c[45]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1000"
    )
        port map (
      I0 => \en_buf_reg[9]\(0),
      I1 => \en_buf_reg[9]\(1),
      I2 => \en_buf_reg[6]\,
      I3 => u_p(45),
      O => D(45)
    );
\u_c[46]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1000"
    )
        port map (
      I0 => \en_buf_reg[9]\(0),
      I1 => \en_buf_reg[9]\(1),
      I2 => \en_buf_reg[6]\,
      I3 => u_p(46),
      O => D(46)
    );
\u_c[47]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1000"
    )
        port map (
      I0 => \en_buf_reg[9]\(0),
      I1 => \en_buf_reg[9]\(1),
      I2 => \en_buf_reg[6]\,
      I3 => u_p(47),
      O => D(47)
    );
\u_c[4]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1000"
    )
        port map (
      I0 => \en_buf_reg[9]\(0),
      I1 => \en_buf_reg[9]\(1),
      I2 => \en_buf_reg[6]\,
      I3 => u_p(4),
      O => D(4)
    );
\u_c[5]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1000"
    )
        port map (
      I0 => \en_buf_reg[9]\(0),
      I1 => \en_buf_reg[9]\(1),
      I2 => \en_buf_reg[6]\,
      I3 => u_p(5),
      O => D(5)
    );
\u_c[6]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1000"
    )
        port map (
      I0 => \en_buf_reg[9]\(0),
      I1 => \en_buf_reg[9]\(1),
      I2 => \en_buf_reg[6]\,
      I3 => u_p(6),
      O => D(6)
    );
\u_c[7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1000"
    )
        port map (
      I0 => \en_buf_reg[9]\(0),
      I1 => \en_buf_reg[9]\(1),
      I2 => \en_buf_reg[6]\,
      I3 => u_p(7),
      O => D(7)
    );
\u_c[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1000"
    )
        port map (
      I0 => \en_buf_reg[9]\(0),
      I1 => \en_buf_reg[9]\(1),
      I2 => \en_buf_reg[6]\,
      I3 => u_p(8),
      O => D(8)
    );
\u_c[9]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1000"
    )
        port map (
      I0 => \en_buf_reg[9]\(0),
      I1 => \en_buf_reg[9]\(1),
      I2 => \en_buf_reg[6]\,
      I3 => u_p(9),
      O => D(9)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity complex_abs_power2_35_1dsp_ip_complex_abs_power2_35_1dsp is
  port (
    o_p_en : out STD_LOGIC;
    o_p : out STD_LOGIC_VECTOR ( 69 downto 0 );
    i_clk : in STD_LOGIC;
    i_rst : in STD_LOGIC;
    i_en : in STD_LOGIC;
    i_r : in STD_LOGIC_VECTOR ( 34 downto 0 );
    i_i : in STD_LOGIC_VECTOR ( 34 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of complex_abs_power2_35_1dsp_ip_complex_abs_power2_35_1dsp : entity is "complex_abs_power2_35_1dsp";
end complex_abs_power2_35_1dsp_ip_complex_abs_power2_35_1dsp;

architecture STRUCTURE of complex_abs_power2_35_1dsp_ip_complex_abs_power2_35_1dsp is
  signal data0 : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal data2 : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal \i_buf_reg_n_0_[0]\ : STD_LOGIC;
  signal \i_buf_reg_n_0_[10]\ : STD_LOGIC;
  signal \i_buf_reg_n_0_[11]\ : STD_LOGIC;
  signal \i_buf_reg_n_0_[12]\ : STD_LOGIC;
  signal \i_buf_reg_n_0_[13]\ : STD_LOGIC;
  signal \i_buf_reg_n_0_[14]\ : STD_LOGIC;
  signal \i_buf_reg_n_0_[15]\ : STD_LOGIC;
  signal \i_buf_reg_n_0_[16]\ : STD_LOGIC;
  signal \i_buf_reg_n_0_[1]\ : STD_LOGIC;
  signal \i_buf_reg_n_0_[2]\ : STD_LOGIC;
  signal \i_buf_reg_n_0_[3]\ : STD_LOGIC;
  signal \i_buf_reg_n_0_[4]\ : STD_LOGIC;
  signal \i_buf_reg_n_0_[5]\ : STD_LOGIC;
  signal \i_buf_reg_n_0_[6]\ : STD_LOGIC;
  signal \i_buf_reg_n_0_[7]\ : STD_LOGIC;
  signal \i_buf_reg_n_0_[8]\ : STD_LOGIC;
  signal \i_buf_reg_n_0_[9]\ : STD_LOGIC;
  signal \in\ : STD_LOGIC_VECTOR ( 69 downto 0 );
  signal \^o_p\ : STD_LOGIC_VECTOR ( 69 downto 0 );
  signal p_0_in : STD_LOGIC_VECTOR ( 11 downto 1 );
  signal \p_acc[11]_i_2_n_0\ : STD_LOGIC;
  signal \p_acc[11]_i_3_n_0\ : STD_LOGIC;
  signal \p_acc[11]_i_4_n_0\ : STD_LOGIC;
  signal \p_acc[11]_i_5_n_0\ : STD_LOGIC;
  signal \p_acc[15]_i_2_n_0\ : STD_LOGIC;
  signal \p_acc[15]_i_3_n_0\ : STD_LOGIC;
  signal \p_acc[15]_i_4_n_0\ : STD_LOGIC;
  signal \p_acc[15]_i_5_n_0\ : STD_LOGIC;
  signal \p_acc[19]_i_2_n_0\ : STD_LOGIC;
  signal \p_acc[19]_i_3_n_0\ : STD_LOGIC;
  signal \p_acc[19]_i_4_n_0\ : STD_LOGIC;
  signal \p_acc[19]_i_5_n_0\ : STD_LOGIC;
  signal \p_acc[23]_i_2_n_0\ : STD_LOGIC;
  signal \p_acc[23]_i_3_n_0\ : STD_LOGIC;
  signal \p_acc[23]_i_4_n_0\ : STD_LOGIC;
  signal \p_acc[23]_i_5_n_0\ : STD_LOGIC;
  signal \p_acc[27]_i_2_n_0\ : STD_LOGIC;
  signal \p_acc[27]_i_3_n_0\ : STD_LOGIC;
  signal \p_acc[27]_i_4_n_0\ : STD_LOGIC;
  signal \p_acc[27]_i_5_n_0\ : STD_LOGIC;
  signal \p_acc[31]_i_2_n_0\ : STD_LOGIC;
  signal \p_acc[31]_i_3_n_0\ : STD_LOGIC;
  signal \p_acc[31]_i_4_n_0\ : STD_LOGIC;
  signal \p_acc[31]_i_5_n_0\ : STD_LOGIC;
  signal \p_acc[35]_i_2_n_0\ : STD_LOGIC;
  signal \p_acc[35]_i_3_n_0\ : STD_LOGIC;
  signal \p_acc[35]_i_4_n_0\ : STD_LOGIC;
  signal \p_acc[35]_i_5_n_0\ : STD_LOGIC;
  signal \p_acc[39]_i_2_n_0\ : STD_LOGIC;
  signal \p_acc[39]_i_3_n_0\ : STD_LOGIC;
  signal \p_acc[39]_i_4_n_0\ : STD_LOGIC;
  signal \p_acc[39]_i_5_n_0\ : STD_LOGIC;
  signal \p_acc[3]_i_2_n_0\ : STD_LOGIC;
  signal \p_acc[3]_i_3_n_0\ : STD_LOGIC;
  signal \p_acc[3]_i_4_n_0\ : STD_LOGIC;
  signal \p_acc[3]_i_5_n_0\ : STD_LOGIC;
  signal \p_acc[43]_i_2_n_0\ : STD_LOGIC;
  signal \p_acc[43]_i_3_n_0\ : STD_LOGIC;
  signal \p_acc[43]_i_4_n_0\ : STD_LOGIC;
  signal \p_acc[43]_i_5_n_0\ : STD_LOGIC;
  signal \p_acc[47]_i_2_n_0\ : STD_LOGIC;
  signal \p_acc[47]_i_3_n_0\ : STD_LOGIC;
  signal \p_acc[47]_i_4_n_0\ : STD_LOGIC;
  signal \p_acc[47]_i_5_n_0\ : STD_LOGIC;
  signal \p_acc[51]_i_2_n_0\ : STD_LOGIC;
  signal \p_acc[51]_i_3_n_0\ : STD_LOGIC;
  signal \p_acc[51]_i_4_n_0\ : STD_LOGIC;
  signal \p_acc[51]_i_5_n_0\ : STD_LOGIC;
  signal \p_acc[55]_i_2_n_0\ : STD_LOGIC;
  signal \p_acc[55]_i_3_n_0\ : STD_LOGIC;
  signal \p_acc[55]_i_4_n_0\ : STD_LOGIC;
  signal \p_acc[55]_i_5_n_0\ : STD_LOGIC;
  signal \p_acc[59]_i_2_n_0\ : STD_LOGIC;
  signal \p_acc[59]_i_3_n_0\ : STD_LOGIC;
  signal \p_acc[59]_i_4_n_0\ : STD_LOGIC;
  signal \p_acc[59]_i_5_n_0\ : STD_LOGIC;
  signal \p_acc[63]_i_2_n_0\ : STD_LOGIC;
  signal \p_acc[63]_i_3_n_0\ : STD_LOGIC;
  signal \p_acc[63]_i_4_n_0\ : STD_LOGIC;
  signal \p_acc[63]_i_5_n_0\ : STD_LOGIC;
  signal \p_acc[67]_i_2_n_0\ : STD_LOGIC;
  signal \p_acc[67]_i_3_n_0\ : STD_LOGIC;
  signal \p_acc[67]_i_4_n_0\ : STD_LOGIC;
  signal \p_acc[67]_i_5_n_0\ : STD_LOGIC;
  signal \p_acc[69]_i_2_n_0\ : STD_LOGIC;
  signal \p_acc[69]_i_3_n_0\ : STD_LOGIC;
  signal \p_acc[7]_i_2_n_0\ : STD_LOGIC;
  signal \p_acc[7]_i_3_n_0\ : STD_LOGIC;
  signal \p_acc[7]_i_4_n_0\ : STD_LOGIC;
  signal \p_acc[7]_i_5_n_0\ : STD_LOGIC;
  signal \p_acc_reg[11]_i_1_n_0\ : STD_LOGIC;
  signal \p_acc_reg[11]_i_1_n_1\ : STD_LOGIC;
  signal \p_acc_reg[11]_i_1_n_2\ : STD_LOGIC;
  signal \p_acc_reg[11]_i_1_n_3\ : STD_LOGIC;
  signal \p_acc_reg[11]_i_1_n_4\ : STD_LOGIC;
  signal \p_acc_reg[11]_i_1_n_5\ : STD_LOGIC;
  signal \p_acc_reg[11]_i_1_n_6\ : STD_LOGIC;
  signal \p_acc_reg[11]_i_1_n_7\ : STD_LOGIC;
  signal \p_acc_reg[15]_i_1_n_0\ : STD_LOGIC;
  signal \p_acc_reg[15]_i_1_n_1\ : STD_LOGIC;
  signal \p_acc_reg[15]_i_1_n_2\ : STD_LOGIC;
  signal \p_acc_reg[15]_i_1_n_3\ : STD_LOGIC;
  signal \p_acc_reg[15]_i_1_n_4\ : STD_LOGIC;
  signal \p_acc_reg[15]_i_1_n_5\ : STD_LOGIC;
  signal \p_acc_reg[15]_i_1_n_6\ : STD_LOGIC;
  signal \p_acc_reg[15]_i_1_n_7\ : STD_LOGIC;
  signal \p_acc_reg[19]_i_1_n_0\ : STD_LOGIC;
  signal \p_acc_reg[19]_i_1_n_1\ : STD_LOGIC;
  signal \p_acc_reg[19]_i_1_n_2\ : STD_LOGIC;
  signal \p_acc_reg[19]_i_1_n_3\ : STD_LOGIC;
  signal \p_acc_reg[19]_i_1_n_4\ : STD_LOGIC;
  signal \p_acc_reg[19]_i_1_n_5\ : STD_LOGIC;
  signal \p_acc_reg[19]_i_1_n_6\ : STD_LOGIC;
  signal \p_acc_reg[19]_i_1_n_7\ : STD_LOGIC;
  signal \p_acc_reg[23]_i_1_n_0\ : STD_LOGIC;
  signal \p_acc_reg[23]_i_1_n_1\ : STD_LOGIC;
  signal \p_acc_reg[23]_i_1_n_2\ : STD_LOGIC;
  signal \p_acc_reg[23]_i_1_n_3\ : STD_LOGIC;
  signal \p_acc_reg[23]_i_1_n_4\ : STD_LOGIC;
  signal \p_acc_reg[23]_i_1_n_5\ : STD_LOGIC;
  signal \p_acc_reg[23]_i_1_n_6\ : STD_LOGIC;
  signal \p_acc_reg[23]_i_1_n_7\ : STD_LOGIC;
  signal \p_acc_reg[27]_i_1_n_0\ : STD_LOGIC;
  signal \p_acc_reg[27]_i_1_n_1\ : STD_LOGIC;
  signal \p_acc_reg[27]_i_1_n_2\ : STD_LOGIC;
  signal \p_acc_reg[27]_i_1_n_3\ : STD_LOGIC;
  signal \p_acc_reg[27]_i_1_n_4\ : STD_LOGIC;
  signal \p_acc_reg[27]_i_1_n_5\ : STD_LOGIC;
  signal \p_acc_reg[27]_i_1_n_6\ : STD_LOGIC;
  signal \p_acc_reg[27]_i_1_n_7\ : STD_LOGIC;
  signal \p_acc_reg[31]_i_1_n_0\ : STD_LOGIC;
  signal \p_acc_reg[31]_i_1_n_1\ : STD_LOGIC;
  signal \p_acc_reg[31]_i_1_n_2\ : STD_LOGIC;
  signal \p_acc_reg[31]_i_1_n_3\ : STD_LOGIC;
  signal \p_acc_reg[31]_i_1_n_4\ : STD_LOGIC;
  signal \p_acc_reg[31]_i_1_n_5\ : STD_LOGIC;
  signal \p_acc_reg[31]_i_1_n_6\ : STD_LOGIC;
  signal \p_acc_reg[31]_i_1_n_7\ : STD_LOGIC;
  signal \p_acc_reg[35]_i_1_n_0\ : STD_LOGIC;
  signal \p_acc_reg[35]_i_1_n_1\ : STD_LOGIC;
  signal \p_acc_reg[35]_i_1_n_2\ : STD_LOGIC;
  signal \p_acc_reg[35]_i_1_n_3\ : STD_LOGIC;
  signal \p_acc_reg[35]_i_1_n_4\ : STD_LOGIC;
  signal \p_acc_reg[35]_i_1_n_5\ : STD_LOGIC;
  signal \p_acc_reg[35]_i_1_n_6\ : STD_LOGIC;
  signal \p_acc_reg[35]_i_1_n_7\ : STD_LOGIC;
  signal \p_acc_reg[39]_i_1_n_0\ : STD_LOGIC;
  signal \p_acc_reg[39]_i_1_n_1\ : STD_LOGIC;
  signal \p_acc_reg[39]_i_1_n_2\ : STD_LOGIC;
  signal \p_acc_reg[39]_i_1_n_3\ : STD_LOGIC;
  signal \p_acc_reg[39]_i_1_n_4\ : STD_LOGIC;
  signal \p_acc_reg[39]_i_1_n_5\ : STD_LOGIC;
  signal \p_acc_reg[39]_i_1_n_6\ : STD_LOGIC;
  signal \p_acc_reg[39]_i_1_n_7\ : STD_LOGIC;
  signal \p_acc_reg[3]_i_1_n_0\ : STD_LOGIC;
  signal \p_acc_reg[3]_i_1_n_1\ : STD_LOGIC;
  signal \p_acc_reg[3]_i_1_n_2\ : STD_LOGIC;
  signal \p_acc_reg[3]_i_1_n_3\ : STD_LOGIC;
  signal \p_acc_reg[3]_i_1_n_4\ : STD_LOGIC;
  signal \p_acc_reg[3]_i_1_n_5\ : STD_LOGIC;
  signal \p_acc_reg[3]_i_1_n_6\ : STD_LOGIC;
  signal \p_acc_reg[3]_i_1_n_7\ : STD_LOGIC;
  signal \p_acc_reg[43]_i_1_n_0\ : STD_LOGIC;
  signal \p_acc_reg[43]_i_1_n_1\ : STD_LOGIC;
  signal \p_acc_reg[43]_i_1_n_2\ : STD_LOGIC;
  signal \p_acc_reg[43]_i_1_n_3\ : STD_LOGIC;
  signal \p_acc_reg[43]_i_1_n_4\ : STD_LOGIC;
  signal \p_acc_reg[43]_i_1_n_5\ : STD_LOGIC;
  signal \p_acc_reg[43]_i_1_n_6\ : STD_LOGIC;
  signal \p_acc_reg[43]_i_1_n_7\ : STD_LOGIC;
  signal \p_acc_reg[47]_i_1_n_0\ : STD_LOGIC;
  signal \p_acc_reg[47]_i_1_n_1\ : STD_LOGIC;
  signal \p_acc_reg[47]_i_1_n_2\ : STD_LOGIC;
  signal \p_acc_reg[47]_i_1_n_3\ : STD_LOGIC;
  signal \p_acc_reg[47]_i_1_n_4\ : STD_LOGIC;
  signal \p_acc_reg[47]_i_1_n_5\ : STD_LOGIC;
  signal \p_acc_reg[47]_i_1_n_6\ : STD_LOGIC;
  signal \p_acc_reg[47]_i_1_n_7\ : STD_LOGIC;
  signal \p_acc_reg[51]_i_1_n_0\ : STD_LOGIC;
  signal \p_acc_reg[51]_i_1_n_1\ : STD_LOGIC;
  signal \p_acc_reg[51]_i_1_n_2\ : STD_LOGIC;
  signal \p_acc_reg[51]_i_1_n_3\ : STD_LOGIC;
  signal \p_acc_reg[51]_i_1_n_4\ : STD_LOGIC;
  signal \p_acc_reg[51]_i_1_n_5\ : STD_LOGIC;
  signal \p_acc_reg[51]_i_1_n_6\ : STD_LOGIC;
  signal \p_acc_reg[51]_i_1_n_7\ : STD_LOGIC;
  signal \p_acc_reg[55]_i_1_n_0\ : STD_LOGIC;
  signal \p_acc_reg[55]_i_1_n_1\ : STD_LOGIC;
  signal \p_acc_reg[55]_i_1_n_2\ : STD_LOGIC;
  signal \p_acc_reg[55]_i_1_n_3\ : STD_LOGIC;
  signal \p_acc_reg[55]_i_1_n_4\ : STD_LOGIC;
  signal \p_acc_reg[55]_i_1_n_5\ : STD_LOGIC;
  signal \p_acc_reg[55]_i_1_n_6\ : STD_LOGIC;
  signal \p_acc_reg[55]_i_1_n_7\ : STD_LOGIC;
  signal \p_acc_reg[59]_i_1_n_0\ : STD_LOGIC;
  signal \p_acc_reg[59]_i_1_n_1\ : STD_LOGIC;
  signal \p_acc_reg[59]_i_1_n_2\ : STD_LOGIC;
  signal \p_acc_reg[59]_i_1_n_3\ : STD_LOGIC;
  signal \p_acc_reg[59]_i_1_n_4\ : STD_LOGIC;
  signal \p_acc_reg[59]_i_1_n_5\ : STD_LOGIC;
  signal \p_acc_reg[59]_i_1_n_6\ : STD_LOGIC;
  signal \p_acc_reg[59]_i_1_n_7\ : STD_LOGIC;
  signal \p_acc_reg[63]_i_1_n_0\ : STD_LOGIC;
  signal \p_acc_reg[63]_i_1_n_1\ : STD_LOGIC;
  signal \p_acc_reg[63]_i_1_n_2\ : STD_LOGIC;
  signal \p_acc_reg[63]_i_1_n_3\ : STD_LOGIC;
  signal \p_acc_reg[63]_i_1_n_4\ : STD_LOGIC;
  signal \p_acc_reg[63]_i_1_n_5\ : STD_LOGIC;
  signal \p_acc_reg[63]_i_1_n_6\ : STD_LOGIC;
  signal \p_acc_reg[63]_i_1_n_7\ : STD_LOGIC;
  signal \p_acc_reg[67]_i_1_n_0\ : STD_LOGIC;
  signal \p_acc_reg[67]_i_1_n_1\ : STD_LOGIC;
  signal \p_acc_reg[67]_i_1_n_2\ : STD_LOGIC;
  signal \p_acc_reg[67]_i_1_n_3\ : STD_LOGIC;
  signal \p_acc_reg[67]_i_1_n_4\ : STD_LOGIC;
  signal \p_acc_reg[67]_i_1_n_5\ : STD_LOGIC;
  signal \p_acc_reg[67]_i_1_n_6\ : STD_LOGIC;
  signal \p_acc_reg[67]_i_1_n_7\ : STD_LOGIC;
  signal \p_acc_reg[69]_i_1_n_3\ : STD_LOGIC;
  signal \p_acc_reg[69]_i_1_n_6\ : STD_LOGIC;
  signal \p_acc_reg[69]_i_1_n_7\ : STD_LOGIC;
  signal \p_acc_reg[7]_i_1_n_0\ : STD_LOGIC;
  signal \p_acc_reg[7]_i_1_n_1\ : STD_LOGIC;
  signal \p_acc_reg[7]_i_1_n_2\ : STD_LOGIC;
  signal \p_acc_reg[7]_i_1_n_3\ : STD_LOGIC;
  signal \p_acc_reg[7]_i_1_n_4\ : STD_LOGIC;
  signal \p_acc_reg[7]_i_1_n_5\ : STD_LOGIC;
  signal \p_acc_reg[7]_i_1_n_6\ : STD_LOGIC;
  signal \p_acc_reg[7]_i_1_n_7\ : STD_LOGIC;
  signal \r_buf_reg_n_0_[0]\ : STD_LOGIC;
  signal \r_buf_reg_n_0_[10]\ : STD_LOGIC;
  signal \r_buf_reg_n_0_[11]\ : STD_LOGIC;
  signal \r_buf_reg_n_0_[12]\ : STD_LOGIC;
  signal \r_buf_reg_n_0_[13]\ : STD_LOGIC;
  signal \r_buf_reg_n_0_[14]\ : STD_LOGIC;
  signal \r_buf_reg_n_0_[15]\ : STD_LOGIC;
  signal \r_buf_reg_n_0_[16]\ : STD_LOGIC;
  signal \r_buf_reg_n_0_[1]\ : STD_LOGIC;
  signal \r_buf_reg_n_0_[2]\ : STD_LOGIC;
  signal \r_buf_reg_n_0_[3]\ : STD_LOGIC;
  signal \r_buf_reg_n_0_[4]\ : STD_LOGIC;
  signal \r_buf_reg_n_0_[5]\ : STD_LOGIC;
  signal \r_buf_reg_n_0_[6]\ : STD_LOGIC;
  signal \r_buf_reg_n_0_[7]\ : STD_LOGIC;
  signal \r_buf_reg_n_0_[8]\ : STD_LOGIC;
  signal \r_buf_reg_n_0_[9]\ : STD_LOGIC;
  signal u_a : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal \u_a[0]_i_2_n_0\ : STD_LOGIC;
  signal \u_a[10]_i_2_n_0\ : STD_LOGIC;
  signal \u_a[11]_i_2_n_0\ : STD_LOGIC;
  signal \u_a[12]_i_2_n_0\ : STD_LOGIC;
  signal \u_a[13]_i_2_n_0\ : STD_LOGIC;
  signal \u_a[14]_i_2_n_0\ : STD_LOGIC;
  signal \u_a[15]_i_2_n_0\ : STD_LOGIC;
  signal \u_a[16]_i_2_n_0\ : STD_LOGIC;
  signal \u_a[16]_i_3_n_0\ : STD_LOGIC;
  signal \u_a[17]_i_2_n_0\ : STD_LOGIC;
  signal \u_a[17]_i_3_n_0\ : STD_LOGIC;
  signal \u_a[17]_i_4_n_0\ : STD_LOGIC;
  signal \u_a[17]_i_5_n_0\ : STD_LOGIC;
  signal \u_a[1]_i_2_n_0\ : STD_LOGIC;
  signal \u_a[2]_i_2_n_0\ : STD_LOGIC;
  signal \u_a[3]_i_2_n_0\ : STD_LOGIC;
  signal \u_a[4]_i_2_n_0\ : STD_LOGIC;
  signal \u_a[5]_i_2_n_0\ : STD_LOGIC;
  signal \u_a[6]_i_2_n_0\ : STD_LOGIC;
  signal \u_a[7]_i_2_n_0\ : STD_LOGIC;
  signal \u_a[8]_i_2_n_0\ : STD_LOGIC;
  signal \u_a[9]_i_2_n_0\ : STD_LOGIC;
  signal \u_a_reg_n_0_[0]\ : STD_LOGIC;
  signal \u_a_reg_n_0_[10]\ : STD_LOGIC;
  signal \u_a_reg_n_0_[11]\ : STD_LOGIC;
  signal \u_a_reg_n_0_[12]\ : STD_LOGIC;
  signal \u_a_reg_n_0_[13]\ : STD_LOGIC;
  signal \u_a_reg_n_0_[14]\ : STD_LOGIC;
  signal \u_a_reg_n_0_[15]\ : STD_LOGIC;
  signal \u_a_reg_n_0_[16]\ : STD_LOGIC;
  signal \u_a_reg_n_0_[17]\ : STD_LOGIC;
  signal \u_a_reg_n_0_[1]\ : STD_LOGIC;
  signal \u_a_reg_n_0_[2]\ : STD_LOGIC;
  signal \u_a_reg_n_0_[3]\ : STD_LOGIC;
  signal \u_a_reg_n_0_[4]\ : STD_LOGIC;
  signal \u_a_reg_n_0_[5]\ : STD_LOGIC;
  signal \u_a_reg_n_0_[6]\ : STD_LOGIC;
  signal \u_a_reg_n_0_[7]\ : STD_LOGIC;
  signal \u_a_reg_n_0_[8]\ : STD_LOGIC;
  signal \u_a_reg_n_0_[9]\ : STD_LOGIC;
  signal u_b : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal \u_b[0]_i_2_n_0\ : STD_LOGIC;
  signal \u_b[10]_i_2_n_0\ : STD_LOGIC;
  signal \u_b[11]_i_2_n_0\ : STD_LOGIC;
  signal \u_b[12]_i_2_n_0\ : STD_LOGIC;
  signal \u_b[13]_i_2_n_0\ : STD_LOGIC;
  signal \u_b[14]_i_2_n_0\ : STD_LOGIC;
  signal \u_b[15]_i_2_n_0\ : STD_LOGIC;
  signal \u_b[16]_i_2_n_0\ : STD_LOGIC;
  signal \u_b[16]_i_3_n_0\ : STD_LOGIC;
  signal \u_b[1]_i_2_n_0\ : STD_LOGIC;
  signal \u_b[2]_i_2_n_0\ : STD_LOGIC;
  signal \u_b[3]_i_2_n_0\ : STD_LOGIC;
  signal \u_b[4]_i_2_n_0\ : STD_LOGIC;
  signal \u_b[5]_i_2_n_0\ : STD_LOGIC;
  signal \u_b[6]_i_2_n_0\ : STD_LOGIC;
  signal \u_b[7]_i_2_n_0\ : STD_LOGIC;
  signal \u_b[8]_i_2_n_0\ : STD_LOGIC;
  signal \u_b[9]_i_2_n_0\ : STD_LOGIC;
  signal \u_b_reg_n_0_[0]\ : STD_LOGIC;
  signal \u_b_reg_n_0_[10]\ : STD_LOGIC;
  signal \u_b_reg_n_0_[11]\ : STD_LOGIC;
  signal \u_b_reg_n_0_[12]\ : STD_LOGIC;
  signal \u_b_reg_n_0_[13]\ : STD_LOGIC;
  signal \u_b_reg_n_0_[14]\ : STD_LOGIC;
  signal \u_b_reg_n_0_[15]\ : STD_LOGIC;
  signal \u_b_reg_n_0_[16]\ : STD_LOGIC;
  signal \u_b_reg_n_0_[17]\ : STD_LOGIC;
  signal \u_b_reg_n_0_[1]\ : STD_LOGIC;
  signal \u_b_reg_n_0_[2]\ : STD_LOGIC;
  signal \u_b_reg_n_0_[3]\ : STD_LOGIC;
  signal \u_b_reg_n_0_[4]\ : STD_LOGIC;
  signal \u_b_reg_n_0_[5]\ : STD_LOGIC;
  signal \u_b_reg_n_0_[6]\ : STD_LOGIC;
  signal \u_b_reg_n_0_[7]\ : STD_LOGIC;
  signal \u_b_reg_n_0_[8]\ : STD_LOGIC;
  signal \u_b_reg_n_0_[9]\ : STD_LOGIC;
  signal u_c : STD_LOGIC_VECTOR ( 47 downto 0 );
  signal \u_c[47]_i_2_n_0\ : STD_LOGIC;
  signal \u_c_reg_n_0_[0]\ : STD_LOGIC;
  signal \u_c_reg_n_0_[10]\ : STD_LOGIC;
  signal \u_c_reg_n_0_[11]\ : STD_LOGIC;
  signal \u_c_reg_n_0_[12]\ : STD_LOGIC;
  signal \u_c_reg_n_0_[13]\ : STD_LOGIC;
  signal \u_c_reg_n_0_[14]\ : STD_LOGIC;
  signal \u_c_reg_n_0_[15]\ : STD_LOGIC;
  signal \u_c_reg_n_0_[16]\ : STD_LOGIC;
  signal \u_c_reg_n_0_[17]\ : STD_LOGIC;
  signal \u_c_reg_n_0_[18]\ : STD_LOGIC;
  signal \u_c_reg_n_0_[19]\ : STD_LOGIC;
  signal \u_c_reg_n_0_[1]\ : STD_LOGIC;
  signal \u_c_reg_n_0_[20]\ : STD_LOGIC;
  signal \u_c_reg_n_0_[21]\ : STD_LOGIC;
  signal \u_c_reg_n_0_[22]\ : STD_LOGIC;
  signal \u_c_reg_n_0_[23]\ : STD_LOGIC;
  signal \u_c_reg_n_0_[24]\ : STD_LOGIC;
  signal \u_c_reg_n_0_[25]\ : STD_LOGIC;
  signal \u_c_reg_n_0_[26]\ : STD_LOGIC;
  signal \u_c_reg_n_0_[27]\ : STD_LOGIC;
  signal \u_c_reg_n_0_[28]\ : STD_LOGIC;
  signal \u_c_reg_n_0_[29]\ : STD_LOGIC;
  signal \u_c_reg_n_0_[2]\ : STD_LOGIC;
  signal \u_c_reg_n_0_[30]\ : STD_LOGIC;
  signal \u_c_reg_n_0_[31]\ : STD_LOGIC;
  signal \u_c_reg_n_0_[32]\ : STD_LOGIC;
  signal \u_c_reg_n_0_[33]\ : STD_LOGIC;
  signal \u_c_reg_n_0_[34]\ : STD_LOGIC;
  signal \u_c_reg_n_0_[35]\ : STD_LOGIC;
  signal \u_c_reg_n_0_[36]\ : STD_LOGIC;
  signal \u_c_reg_n_0_[37]\ : STD_LOGIC;
  signal \u_c_reg_n_0_[38]\ : STD_LOGIC;
  signal \u_c_reg_n_0_[39]\ : STD_LOGIC;
  signal \u_c_reg_n_0_[3]\ : STD_LOGIC;
  signal \u_c_reg_n_0_[40]\ : STD_LOGIC;
  signal \u_c_reg_n_0_[41]\ : STD_LOGIC;
  signal \u_c_reg_n_0_[42]\ : STD_LOGIC;
  signal \u_c_reg_n_0_[43]\ : STD_LOGIC;
  signal \u_c_reg_n_0_[44]\ : STD_LOGIC;
  signal \u_c_reg_n_0_[45]\ : STD_LOGIC;
  signal \u_c_reg_n_0_[46]\ : STD_LOGIC;
  signal \u_c_reg_n_0_[47]\ : STD_LOGIC;
  signal \u_c_reg_n_0_[4]\ : STD_LOGIC;
  signal \u_c_reg_n_0_[5]\ : STD_LOGIC;
  signal \u_c_reg_n_0_[6]\ : STD_LOGIC;
  signal \u_c_reg_n_0_[7]\ : STD_LOGIC;
  signal \u_c_reg_n_0_[8]\ : STD_LOGIC;
  signal \u_c_reg_n_0_[9]\ : STD_LOGIC;
  signal u_dsp48_mul_add_ip_n_100 : STD_LOGIC;
  signal u_dsp48_mul_add_ip_n_101 : STD_LOGIC;
  signal u_dsp48_mul_add_ip_n_102 : STD_LOGIC;
  signal u_dsp48_mul_add_ip_n_103 : STD_LOGIC;
  signal u_dsp48_mul_add_ip_n_104 : STD_LOGIC;
  signal u_dsp48_mul_add_ip_n_105 : STD_LOGIC;
  signal u_dsp48_mul_add_ip_n_106 : STD_LOGIC;
  signal u_dsp48_mul_add_ip_n_107 : STD_LOGIC;
  signal u_dsp48_mul_add_ip_n_108 : STD_LOGIC;
  signal u_dsp48_mul_add_ip_n_109 : STD_LOGIC;
  signal u_dsp48_mul_add_ip_n_110 : STD_LOGIC;
  signal u_dsp48_mul_add_ip_n_111 : STD_LOGIC;
  signal u_dsp48_mul_add_ip_n_112 : STD_LOGIC;
  signal u_dsp48_mul_add_ip_n_113 : STD_LOGIC;
  signal u_dsp48_mul_add_ip_n_114 : STD_LOGIC;
  signal u_dsp48_mul_add_ip_n_115 : STD_LOGIC;
  signal u_dsp48_mul_add_ip_n_116 : STD_LOGIC;
  signal u_dsp48_mul_add_ip_n_117 : STD_LOGIC;
  signal u_dsp48_mul_add_ip_n_48 : STD_LOGIC;
  signal u_dsp48_mul_add_ip_n_49 : STD_LOGIC;
  signal u_dsp48_mul_add_ip_n_50 : STD_LOGIC;
  signal u_dsp48_mul_add_ip_n_51 : STD_LOGIC;
  signal u_dsp48_mul_add_ip_n_52 : STD_LOGIC;
  signal u_dsp48_mul_add_ip_n_53 : STD_LOGIC;
  signal u_dsp48_mul_add_ip_n_54 : STD_LOGIC;
  signal u_dsp48_mul_add_ip_n_55 : STD_LOGIC;
  signal u_dsp48_mul_add_ip_n_56 : STD_LOGIC;
  signal u_dsp48_mul_add_ip_n_57 : STD_LOGIC;
  signal u_dsp48_mul_add_ip_n_58 : STD_LOGIC;
  signal u_dsp48_mul_add_ip_n_59 : STD_LOGIC;
  signal u_dsp48_mul_add_ip_n_60 : STD_LOGIC;
  signal u_dsp48_mul_add_ip_n_61 : STD_LOGIC;
  signal u_dsp48_mul_add_ip_n_62 : STD_LOGIC;
  signal u_dsp48_mul_add_ip_n_63 : STD_LOGIC;
  signal u_dsp48_mul_add_ip_n_64 : STD_LOGIC;
  signal u_dsp48_mul_add_ip_n_65 : STD_LOGIC;
  signal u_dsp48_mul_add_ip_n_66 : STD_LOGIC;
  signal u_dsp48_mul_add_ip_n_67 : STD_LOGIC;
  signal u_dsp48_mul_add_ip_n_68 : STD_LOGIC;
  signal u_dsp48_mul_add_ip_n_69 : STD_LOGIC;
  signal u_dsp48_mul_add_ip_n_70 : STD_LOGIC;
  signal u_dsp48_mul_add_ip_n_71 : STD_LOGIC;
  signal u_dsp48_mul_add_ip_n_72 : STD_LOGIC;
  signal u_dsp48_mul_add_ip_n_73 : STD_LOGIC;
  signal u_dsp48_mul_add_ip_n_74 : STD_LOGIC;
  signal u_dsp48_mul_add_ip_n_75 : STD_LOGIC;
  signal u_dsp48_mul_add_ip_n_76 : STD_LOGIC;
  signal u_dsp48_mul_add_ip_n_77 : STD_LOGIC;
  signal u_dsp48_mul_add_ip_n_78 : STD_LOGIC;
  signal u_dsp48_mul_add_ip_n_79 : STD_LOGIC;
  signal u_dsp48_mul_add_ip_n_80 : STD_LOGIC;
  signal u_dsp48_mul_add_ip_n_81 : STD_LOGIC;
  signal u_dsp48_mul_add_ip_n_82 : STD_LOGIC;
  signal u_dsp48_mul_add_ip_n_83 : STD_LOGIC;
  signal u_dsp48_mul_add_ip_n_84 : STD_LOGIC;
  signal u_dsp48_mul_add_ip_n_85 : STD_LOGIC;
  signal u_dsp48_mul_add_ip_n_86 : STD_LOGIC;
  signal u_dsp48_mul_add_ip_n_87 : STD_LOGIC;
  signal u_dsp48_mul_add_ip_n_88 : STD_LOGIC;
  signal u_dsp48_mul_add_ip_n_89 : STD_LOGIC;
  signal u_dsp48_mul_add_ip_n_90 : STD_LOGIC;
  signal u_dsp48_mul_add_ip_n_91 : STD_LOGIC;
  signal u_dsp48_mul_add_ip_n_92 : STD_LOGIC;
  signal u_dsp48_mul_add_ip_n_93 : STD_LOGIC;
  signal u_dsp48_mul_add_ip_n_94 : STD_LOGIC;
  signal u_dsp48_mul_add_ip_n_95 : STD_LOGIC;
  signal u_dsp48_mul_add_ip_n_96 : STD_LOGIC;
  signal u_dsp48_mul_add_ip_n_97 : STD_LOGIC;
  signal u_dsp48_mul_add_ip_n_98 : STD_LOGIC;
  signal u_dsp48_mul_add_ip_n_99 : STD_LOGIC;
  signal \NLW_p_acc_reg[69]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_p_acc_reg[69]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \u_a[16]_i_2\ : label is "soft_lutpair42";
  attribute SOFT_HLUTNM of \u_a[17]_i_4\ : label is "soft_lutpair41";
  attribute SOFT_HLUTNM of \u_a[17]_i_5\ : label is "soft_lutpair41";
  attribute SOFT_HLUTNM of \u_b[16]_i_2\ : label is "soft_lutpair42";
begin
  o_p(69 downto 0) <= \^o_p\(69 downto 0);
\en_buf_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_rst,
      D => i_en,
      Q => p_0_in(1)
    );
\en_buf_reg[10]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_rst,
      D => p_0_in(10),
      Q => p_0_in(11)
    );
\en_buf_reg[11]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_rst,
      D => p_0_in(11),
      Q => o_p_en
    );
\en_buf_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_rst,
      D => p_0_in(1),
      Q => p_0_in(2)
    );
\en_buf_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_rst,
      D => p_0_in(2),
      Q => p_0_in(3)
    );
\en_buf_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_rst,
      D => p_0_in(3),
      Q => p_0_in(4)
    );
\en_buf_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_rst,
      D => p_0_in(4),
      Q => p_0_in(5)
    );
\en_buf_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_rst,
      D => p_0_in(5),
      Q => p_0_in(6)
    );
\en_buf_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_rst,
      D => p_0_in(6),
      Q => p_0_in(7)
    );
\en_buf_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_rst,
      D => p_0_in(7),
      Q => p_0_in(8)
    );
\en_buf_reg[8]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_rst,
      D => p_0_in(8),
      Q => p_0_in(9)
    );
\en_buf_reg[9]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_rst,
      D => p_0_in(9),
      Q => p_0_in(10)
    );
\i_buf_reg[0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_clk,
      CE => i_en,
      CLR => i_rst,
      D => i_i(0),
      Q => \i_buf_reg_n_0_[0]\
    );
\i_buf_reg[10]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_clk,
      CE => i_en,
      CLR => i_rst,
      D => i_i(10),
      Q => \i_buf_reg_n_0_[10]\
    );
\i_buf_reg[11]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_clk,
      CE => i_en,
      CLR => i_rst,
      D => i_i(11),
      Q => \i_buf_reg_n_0_[11]\
    );
\i_buf_reg[12]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_clk,
      CE => i_en,
      CLR => i_rst,
      D => i_i(12),
      Q => \i_buf_reg_n_0_[12]\
    );
\i_buf_reg[13]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_clk,
      CE => i_en,
      CLR => i_rst,
      D => i_i(13),
      Q => \i_buf_reg_n_0_[13]\
    );
\i_buf_reg[14]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_clk,
      CE => i_en,
      CLR => i_rst,
      D => i_i(14),
      Q => \i_buf_reg_n_0_[14]\
    );
\i_buf_reg[15]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_clk,
      CE => i_en,
      CLR => i_rst,
      D => i_i(15),
      Q => \i_buf_reg_n_0_[15]\
    );
\i_buf_reg[16]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_clk,
      CE => i_en,
      CLR => i_rst,
      D => i_i(16),
      Q => \i_buf_reg_n_0_[16]\
    );
\i_buf_reg[17]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_clk,
      CE => i_en,
      CLR => i_rst,
      D => i_i(17),
      Q => data2(0)
    );
\i_buf_reg[18]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_clk,
      CE => i_en,
      CLR => i_rst,
      D => i_i(18),
      Q => data2(1)
    );
\i_buf_reg[19]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_clk,
      CE => i_en,
      CLR => i_rst,
      D => i_i(19),
      Q => data2(2)
    );
\i_buf_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_clk,
      CE => i_en,
      CLR => i_rst,
      D => i_i(1),
      Q => \i_buf_reg_n_0_[1]\
    );
\i_buf_reg[20]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_clk,
      CE => i_en,
      CLR => i_rst,
      D => i_i(20),
      Q => data2(3)
    );
\i_buf_reg[21]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_clk,
      CE => i_en,
      CLR => i_rst,
      D => i_i(21),
      Q => data2(4)
    );
\i_buf_reg[22]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_clk,
      CE => i_en,
      CLR => i_rst,
      D => i_i(22),
      Q => data2(5)
    );
\i_buf_reg[23]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_clk,
      CE => i_en,
      CLR => i_rst,
      D => i_i(23),
      Q => data2(6)
    );
\i_buf_reg[24]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_clk,
      CE => i_en,
      CLR => i_rst,
      D => i_i(24),
      Q => data2(7)
    );
\i_buf_reg[25]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_clk,
      CE => i_en,
      CLR => i_rst,
      D => i_i(25),
      Q => data2(8)
    );
\i_buf_reg[26]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_clk,
      CE => i_en,
      CLR => i_rst,
      D => i_i(26),
      Q => data2(9)
    );
\i_buf_reg[27]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_clk,
      CE => i_en,
      CLR => i_rst,
      D => i_i(27),
      Q => data2(10)
    );
\i_buf_reg[28]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_clk,
      CE => i_en,
      CLR => i_rst,
      D => i_i(28),
      Q => data2(11)
    );
\i_buf_reg[29]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_clk,
      CE => i_en,
      CLR => i_rst,
      D => i_i(29),
      Q => data2(12)
    );
\i_buf_reg[2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_clk,
      CE => i_en,
      CLR => i_rst,
      D => i_i(2),
      Q => \i_buf_reg_n_0_[2]\
    );
\i_buf_reg[30]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_clk,
      CE => i_en,
      CLR => i_rst,
      D => i_i(30),
      Q => data2(13)
    );
\i_buf_reg[31]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_clk,
      CE => i_en,
      CLR => i_rst,
      D => i_i(31),
      Q => data2(14)
    );
\i_buf_reg[32]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_clk,
      CE => i_en,
      CLR => i_rst,
      D => i_i(32),
      Q => data2(15)
    );
\i_buf_reg[33]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_clk,
      CE => i_en,
      CLR => i_rst,
      D => i_i(33),
      Q => data2(16)
    );
\i_buf_reg[34]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_clk,
      CE => i_en,
      CLR => i_rst,
      D => i_i(34),
      Q => data2(17)
    );
\i_buf_reg[3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_clk,
      CE => i_en,
      CLR => i_rst,
      D => i_i(3),
      Q => \i_buf_reg_n_0_[3]\
    );
\i_buf_reg[4]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_clk,
      CE => i_en,
      CLR => i_rst,
      D => i_i(4),
      Q => \i_buf_reg_n_0_[4]\
    );
\i_buf_reg[5]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_clk,
      CE => i_en,
      CLR => i_rst,
      D => i_i(5),
      Q => \i_buf_reg_n_0_[5]\
    );
\i_buf_reg[6]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_clk,
      CE => i_en,
      CLR => i_rst,
      D => i_i(6),
      Q => \i_buf_reg_n_0_[6]\
    );
\i_buf_reg[7]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_clk,
      CE => i_en,
      CLR => i_rst,
      D => i_i(7),
      Q => \i_buf_reg_n_0_[7]\
    );
\i_buf_reg[8]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_clk,
      CE => i_en,
      CLR => i_rst,
      D => i_i(8),
      Q => \i_buf_reg_n_0_[8]\
    );
\i_buf_reg[9]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_clk,
      CE => i_en,
      CLR => i_rst,
      D => i_i(9),
      Q => \i_buf_reg_n_0_[9]\
    );
\p_acc[11]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => \in\(11),
      I1 => p_0_in(9),
      I2 => \^o_p\(11),
      O => \p_acc[11]_i_2_n_0\
    );
\p_acc[11]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => \in\(10),
      I1 => p_0_in(9),
      I2 => \^o_p\(10),
      O => \p_acc[11]_i_3_n_0\
    );
\p_acc[11]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => \in\(9),
      I1 => p_0_in(9),
      I2 => \^o_p\(9),
      O => \p_acc[11]_i_4_n_0\
    );
\p_acc[11]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => \in\(8),
      I1 => p_0_in(9),
      I2 => \^o_p\(8),
      O => \p_acc[11]_i_5_n_0\
    );
\p_acc[15]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => \in\(15),
      I1 => p_0_in(9),
      I2 => \^o_p\(15),
      O => \p_acc[15]_i_2_n_0\
    );
\p_acc[15]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => \in\(14),
      I1 => p_0_in(9),
      I2 => \^o_p\(14),
      O => \p_acc[15]_i_3_n_0\
    );
\p_acc[15]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => \in\(13),
      I1 => p_0_in(9),
      I2 => \^o_p\(13),
      O => \p_acc[15]_i_4_n_0\
    );
\p_acc[15]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => \in\(12),
      I1 => p_0_in(9),
      I2 => \^o_p\(12),
      O => \p_acc[15]_i_5_n_0\
    );
\p_acc[19]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => \in\(19),
      I1 => p_0_in(9),
      I2 => \^o_p\(19),
      O => \p_acc[19]_i_2_n_0\
    );
\p_acc[19]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => \in\(18),
      I1 => p_0_in(9),
      I2 => \^o_p\(18),
      O => \p_acc[19]_i_3_n_0\
    );
\p_acc[19]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => \in\(17),
      I1 => p_0_in(9),
      I2 => \^o_p\(17),
      O => \p_acc[19]_i_4_n_0\
    );
\p_acc[19]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => \in\(16),
      I1 => p_0_in(9),
      I2 => \^o_p\(16),
      O => \p_acc[19]_i_5_n_0\
    );
\p_acc[23]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => \in\(23),
      I1 => p_0_in(9),
      I2 => \^o_p\(23),
      O => \p_acc[23]_i_2_n_0\
    );
\p_acc[23]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => \in\(22),
      I1 => p_0_in(9),
      I2 => \^o_p\(22),
      O => \p_acc[23]_i_3_n_0\
    );
\p_acc[23]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => \in\(21),
      I1 => p_0_in(9),
      I2 => \^o_p\(21),
      O => \p_acc[23]_i_4_n_0\
    );
\p_acc[23]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => \in\(20),
      I1 => p_0_in(9),
      I2 => \^o_p\(20),
      O => \p_acc[23]_i_5_n_0\
    );
\p_acc[27]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => \in\(27),
      I1 => p_0_in(9),
      I2 => \^o_p\(27),
      O => \p_acc[27]_i_2_n_0\
    );
\p_acc[27]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => \in\(26),
      I1 => p_0_in(9),
      I2 => \^o_p\(26),
      O => \p_acc[27]_i_3_n_0\
    );
\p_acc[27]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => \in\(25),
      I1 => p_0_in(9),
      I2 => \^o_p\(25),
      O => \p_acc[27]_i_4_n_0\
    );
\p_acc[27]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => \in\(24),
      I1 => p_0_in(9),
      I2 => \^o_p\(24),
      O => \p_acc[27]_i_5_n_0\
    );
\p_acc[31]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => \in\(31),
      I1 => p_0_in(9),
      I2 => \^o_p\(31),
      O => \p_acc[31]_i_2_n_0\
    );
\p_acc[31]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => \in\(30),
      I1 => p_0_in(9),
      I2 => \^o_p\(30),
      O => \p_acc[31]_i_3_n_0\
    );
\p_acc[31]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => \in\(29),
      I1 => p_0_in(9),
      I2 => \^o_p\(29),
      O => \p_acc[31]_i_4_n_0\
    );
\p_acc[31]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => \in\(28),
      I1 => p_0_in(9),
      I2 => \^o_p\(28),
      O => \p_acc[31]_i_5_n_0\
    );
\p_acc[35]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => \in\(35),
      I1 => p_0_in(9),
      I2 => \^o_p\(35),
      O => \p_acc[35]_i_2_n_0\
    );
\p_acc[35]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => \in\(34),
      I1 => p_0_in(9),
      I2 => \^o_p\(34),
      O => \p_acc[35]_i_3_n_0\
    );
\p_acc[35]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => \in\(33),
      I1 => p_0_in(9),
      I2 => \^o_p\(33),
      O => \p_acc[35]_i_4_n_0\
    );
\p_acc[35]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => \in\(32),
      I1 => p_0_in(9),
      I2 => \^o_p\(32),
      O => \p_acc[35]_i_5_n_0\
    );
\p_acc[39]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => \in\(39),
      I1 => p_0_in(9),
      I2 => \^o_p\(39),
      O => \p_acc[39]_i_2_n_0\
    );
\p_acc[39]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => \in\(38),
      I1 => p_0_in(9),
      I2 => \^o_p\(38),
      O => \p_acc[39]_i_3_n_0\
    );
\p_acc[39]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => \in\(37),
      I1 => p_0_in(9),
      I2 => \^o_p\(37),
      O => \p_acc[39]_i_4_n_0\
    );
\p_acc[39]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => \in\(36),
      I1 => p_0_in(9),
      I2 => \^o_p\(36),
      O => \p_acc[39]_i_5_n_0\
    );
\p_acc[3]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => \in\(3),
      I1 => p_0_in(9),
      I2 => \^o_p\(3),
      O => \p_acc[3]_i_2_n_0\
    );
\p_acc[3]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => \in\(2),
      I1 => p_0_in(9),
      I2 => \^o_p\(2),
      O => \p_acc[3]_i_3_n_0\
    );
\p_acc[3]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => \in\(1),
      I1 => p_0_in(9),
      I2 => \^o_p\(1),
      O => \p_acc[3]_i_4_n_0\
    );
\p_acc[3]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => \in\(0),
      I1 => p_0_in(9),
      I2 => \^o_p\(0),
      O => \p_acc[3]_i_5_n_0\
    );
\p_acc[43]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => \in\(43),
      I1 => p_0_in(9),
      I2 => \^o_p\(43),
      O => \p_acc[43]_i_2_n_0\
    );
\p_acc[43]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => \in\(42),
      I1 => p_0_in(9),
      I2 => \^o_p\(42),
      O => \p_acc[43]_i_3_n_0\
    );
\p_acc[43]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => \in\(41),
      I1 => p_0_in(9),
      I2 => \^o_p\(41),
      O => \p_acc[43]_i_4_n_0\
    );
\p_acc[43]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => \in\(40),
      I1 => p_0_in(9),
      I2 => \^o_p\(40),
      O => \p_acc[43]_i_5_n_0\
    );
\p_acc[47]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => \in\(47),
      I1 => p_0_in(9),
      I2 => \^o_p\(47),
      O => \p_acc[47]_i_2_n_0\
    );
\p_acc[47]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => \in\(46),
      I1 => p_0_in(9),
      I2 => \^o_p\(46),
      O => \p_acc[47]_i_3_n_0\
    );
\p_acc[47]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => \in\(45),
      I1 => p_0_in(9),
      I2 => \^o_p\(45),
      O => \p_acc[47]_i_4_n_0\
    );
\p_acc[47]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => \in\(44),
      I1 => p_0_in(9),
      I2 => \^o_p\(44),
      O => \p_acc[47]_i_5_n_0\
    );
\p_acc[51]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => \in\(51),
      I1 => p_0_in(9),
      I2 => \^o_p\(51),
      O => \p_acc[51]_i_2_n_0\
    );
\p_acc[51]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => \in\(50),
      I1 => p_0_in(9),
      I2 => \^o_p\(50),
      O => \p_acc[51]_i_3_n_0\
    );
\p_acc[51]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => \in\(49),
      I1 => p_0_in(9),
      I2 => \^o_p\(49),
      O => \p_acc[51]_i_4_n_0\
    );
\p_acc[51]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => \in\(48),
      I1 => p_0_in(9),
      I2 => \^o_p\(48),
      O => \p_acc[51]_i_5_n_0\
    );
\p_acc[55]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => \in\(55),
      I1 => p_0_in(9),
      I2 => \^o_p\(55),
      O => \p_acc[55]_i_2_n_0\
    );
\p_acc[55]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => \in\(54),
      I1 => p_0_in(9),
      I2 => \^o_p\(54),
      O => \p_acc[55]_i_3_n_0\
    );
\p_acc[55]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => \in\(53),
      I1 => p_0_in(9),
      I2 => \^o_p\(53),
      O => \p_acc[55]_i_4_n_0\
    );
\p_acc[55]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => \in\(52),
      I1 => p_0_in(9),
      I2 => \^o_p\(52),
      O => \p_acc[55]_i_5_n_0\
    );
\p_acc[59]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => \in\(59),
      I1 => p_0_in(9),
      I2 => \^o_p\(59),
      O => \p_acc[59]_i_2_n_0\
    );
\p_acc[59]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => \in\(58),
      I1 => p_0_in(9),
      I2 => \^o_p\(58),
      O => \p_acc[59]_i_3_n_0\
    );
\p_acc[59]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => \in\(57),
      I1 => p_0_in(9),
      I2 => \^o_p\(57),
      O => \p_acc[59]_i_4_n_0\
    );
\p_acc[59]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => \in\(56),
      I1 => p_0_in(9),
      I2 => \^o_p\(56),
      O => \p_acc[59]_i_5_n_0\
    );
\p_acc[63]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => \in\(63),
      I1 => p_0_in(9),
      I2 => \^o_p\(63),
      O => \p_acc[63]_i_2_n_0\
    );
\p_acc[63]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => \in\(62),
      I1 => p_0_in(9),
      I2 => \^o_p\(62),
      O => \p_acc[63]_i_3_n_0\
    );
\p_acc[63]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => \in\(61),
      I1 => p_0_in(9),
      I2 => \^o_p\(61),
      O => \p_acc[63]_i_4_n_0\
    );
\p_acc[63]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => \in\(60),
      I1 => p_0_in(9),
      I2 => \^o_p\(60),
      O => \p_acc[63]_i_5_n_0\
    );
\p_acc[67]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => \in\(67),
      I1 => p_0_in(9),
      I2 => \^o_p\(67),
      O => \p_acc[67]_i_2_n_0\
    );
\p_acc[67]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => \in\(66),
      I1 => p_0_in(9),
      I2 => \^o_p\(66),
      O => \p_acc[67]_i_3_n_0\
    );
\p_acc[67]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => \in\(65),
      I1 => p_0_in(9),
      I2 => \^o_p\(65),
      O => \p_acc[67]_i_4_n_0\
    );
\p_acc[67]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => \in\(64),
      I1 => p_0_in(9),
      I2 => \^o_p\(64),
      O => \p_acc[67]_i_5_n_0\
    );
\p_acc[69]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => \in\(69),
      I1 => p_0_in(9),
      I2 => \^o_p\(69),
      O => \p_acc[69]_i_2_n_0\
    );
\p_acc[69]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => \in\(68),
      I1 => p_0_in(9),
      I2 => \^o_p\(68),
      O => \p_acc[69]_i_3_n_0\
    );
\p_acc[7]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => \in\(7),
      I1 => p_0_in(9),
      I2 => \^o_p\(7),
      O => \p_acc[7]_i_2_n_0\
    );
\p_acc[7]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => \in\(6),
      I1 => p_0_in(9),
      I2 => \^o_p\(6),
      O => \p_acc[7]_i_3_n_0\
    );
\p_acc[7]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => \in\(5),
      I1 => p_0_in(9),
      I2 => \^o_p\(5),
      O => \p_acc[7]_i_4_n_0\
    );
\p_acc[7]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => \in\(4),
      I1 => p_0_in(9),
      I2 => \^o_p\(4),
      O => \p_acc[7]_i_5_n_0\
    );
\p_acc_reg[0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_clk,
      CE => '1',
      CLR => i_rst,
      D => \p_acc_reg[3]_i_1_n_7\,
      Q => \^o_p\(0)
    );
\p_acc_reg[10]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_clk,
      CE => '1',
      CLR => i_rst,
      D => \p_acc_reg[11]_i_1_n_5\,
      Q => \^o_p\(10)
    );
\p_acc_reg[11]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_clk,
      CE => '1',
      CLR => i_rst,
      D => \p_acc_reg[11]_i_1_n_4\,
      Q => \^o_p\(11)
    );
\p_acc_reg[11]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \p_acc_reg[7]_i_1_n_0\,
      CO(3) => \p_acc_reg[11]_i_1_n_0\,
      CO(2) => \p_acc_reg[11]_i_1_n_1\,
      CO(1) => \p_acc_reg[11]_i_1_n_2\,
      CO(0) => \p_acc_reg[11]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \in\(11 downto 8),
      O(3) => \p_acc_reg[11]_i_1_n_4\,
      O(2) => \p_acc_reg[11]_i_1_n_5\,
      O(1) => \p_acc_reg[11]_i_1_n_6\,
      O(0) => \p_acc_reg[11]_i_1_n_7\,
      S(3) => \p_acc[11]_i_2_n_0\,
      S(2) => \p_acc[11]_i_3_n_0\,
      S(1) => \p_acc[11]_i_4_n_0\,
      S(0) => \p_acc[11]_i_5_n_0\
    );
\p_acc_reg[12]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_clk,
      CE => '1',
      CLR => i_rst,
      D => \p_acc_reg[15]_i_1_n_7\,
      Q => \^o_p\(12)
    );
\p_acc_reg[13]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_clk,
      CE => '1',
      CLR => i_rst,
      D => \p_acc_reg[15]_i_1_n_6\,
      Q => \^o_p\(13)
    );
\p_acc_reg[14]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_clk,
      CE => '1',
      CLR => i_rst,
      D => \p_acc_reg[15]_i_1_n_5\,
      Q => \^o_p\(14)
    );
\p_acc_reg[15]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_clk,
      CE => '1',
      CLR => i_rst,
      D => \p_acc_reg[15]_i_1_n_4\,
      Q => \^o_p\(15)
    );
\p_acc_reg[15]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \p_acc_reg[11]_i_1_n_0\,
      CO(3) => \p_acc_reg[15]_i_1_n_0\,
      CO(2) => \p_acc_reg[15]_i_1_n_1\,
      CO(1) => \p_acc_reg[15]_i_1_n_2\,
      CO(0) => \p_acc_reg[15]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \in\(15 downto 12),
      O(3) => \p_acc_reg[15]_i_1_n_4\,
      O(2) => \p_acc_reg[15]_i_1_n_5\,
      O(1) => \p_acc_reg[15]_i_1_n_6\,
      O(0) => \p_acc_reg[15]_i_1_n_7\,
      S(3) => \p_acc[15]_i_2_n_0\,
      S(2) => \p_acc[15]_i_3_n_0\,
      S(1) => \p_acc[15]_i_4_n_0\,
      S(0) => \p_acc[15]_i_5_n_0\
    );
\p_acc_reg[16]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_clk,
      CE => '1',
      CLR => i_rst,
      D => \p_acc_reg[19]_i_1_n_7\,
      Q => \^o_p\(16)
    );
\p_acc_reg[17]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_clk,
      CE => '1',
      CLR => i_rst,
      D => \p_acc_reg[19]_i_1_n_6\,
      Q => \^o_p\(17)
    );
\p_acc_reg[18]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_clk,
      CE => '1',
      CLR => i_rst,
      D => \p_acc_reg[19]_i_1_n_5\,
      Q => \^o_p\(18)
    );
\p_acc_reg[19]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_clk,
      CE => '1',
      CLR => i_rst,
      D => \p_acc_reg[19]_i_1_n_4\,
      Q => \^o_p\(19)
    );
\p_acc_reg[19]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \p_acc_reg[15]_i_1_n_0\,
      CO(3) => \p_acc_reg[19]_i_1_n_0\,
      CO(2) => \p_acc_reg[19]_i_1_n_1\,
      CO(1) => \p_acc_reg[19]_i_1_n_2\,
      CO(0) => \p_acc_reg[19]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \in\(19 downto 16),
      O(3) => \p_acc_reg[19]_i_1_n_4\,
      O(2) => \p_acc_reg[19]_i_1_n_5\,
      O(1) => \p_acc_reg[19]_i_1_n_6\,
      O(0) => \p_acc_reg[19]_i_1_n_7\,
      S(3) => \p_acc[19]_i_2_n_0\,
      S(2) => \p_acc[19]_i_3_n_0\,
      S(1) => \p_acc[19]_i_4_n_0\,
      S(0) => \p_acc[19]_i_5_n_0\
    );
\p_acc_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_clk,
      CE => '1',
      CLR => i_rst,
      D => \p_acc_reg[3]_i_1_n_6\,
      Q => \^o_p\(1)
    );
\p_acc_reg[20]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_clk,
      CE => '1',
      CLR => i_rst,
      D => \p_acc_reg[23]_i_1_n_7\,
      Q => \^o_p\(20)
    );
\p_acc_reg[21]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_clk,
      CE => '1',
      CLR => i_rst,
      D => \p_acc_reg[23]_i_1_n_6\,
      Q => \^o_p\(21)
    );
\p_acc_reg[22]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_clk,
      CE => '1',
      CLR => i_rst,
      D => \p_acc_reg[23]_i_1_n_5\,
      Q => \^o_p\(22)
    );
\p_acc_reg[23]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_clk,
      CE => '1',
      CLR => i_rst,
      D => \p_acc_reg[23]_i_1_n_4\,
      Q => \^o_p\(23)
    );
\p_acc_reg[23]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \p_acc_reg[19]_i_1_n_0\,
      CO(3) => \p_acc_reg[23]_i_1_n_0\,
      CO(2) => \p_acc_reg[23]_i_1_n_1\,
      CO(1) => \p_acc_reg[23]_i_1_n_2\,
      CO(0) => \p_acc_reg[23]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \in\(23 downto 20),
      O(3) => \p_acc_reg[23]_i_1_n_4\,
      O(2) => \p_acc_reg[23]_i_1_n_5\,
      O(1) => \p_acc_reg[23]_i_1_n_6\,
      O(0) => \p_acc_reg[23]_i_1_n_7\,
      S(3) => \p_acc[23]_i_2_n_0\,
      S(2) => \p_acc[23]_i_3_n_0\,
      S(1) => \p_acc[23]_i_4_n_0\,
      S(0) => \p_acc[23]_i_5_n_0\
    );
\p_acc_reg[24]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_clk,
      CE => '1',
      CLR => i_rst,
      D => \p_acc_reg[27]_i_1_n_7\,
      Q => \^o_p\(24)
    );
\p_acc_reg[25]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_clk,
      CE => '1',
      CLR => i_rst,
      D => \p_acc_reg[27]_i_1_n_6\,
      Q => \^o_p\(25)
    );
\p_acc_reg[26]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_clk,
      CE => '1',
      CLR => i_rst,
      D => \p_acc_reg[27]_i_1_n_5\,
      Q => \^o_p\(26)
    );
\p_acc_reg[27]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_clk,
      CE => '1',
      CLR => i_rst,
      D => \p_acc_reg[27]_i_1_n_4\,
      Q => \^o_p\(27)
    );
\p_acc_reg[27]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \p_acc_reg[23]_i_1_n_0\,
      CO(3) => \p_acc_reg[27]_i_1_n_0\,
      CO(2) => \p_acc_reg[27]_i_1_n_1\,
      CO(1) => \p_acc_reg[27]_i_1_n_2\,
      CO(0) => \p_acc_reg[27]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \in\(27 downto 24),
      O(3) => \p_acc_reg[27]_i_1_n_4\,
      O(2) => \p_acc_reg[27]_i_1_n_5\,
      O(1) => \p_acc_reg[27]_i_1_n_6\,
      O(0) => \p_acc_reg[27]_i_1_n_7\,
      S(3) => \p_acc[27]_i_2_n_0\,
      S(2) => \p_acc[27]_i_3_n_0\,
      S(1) => \p_acc[27]_i_4_n_0\,
      S(0) => \p_acc[27]_i_5_n_0\
    );
\p_acc_reg[28]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_clk,
      CE => '1',
      CLR => i_rst,
      D => \p_acc_reg[31]_i_1_n_7\,
      Q => \^o_p\(28)
    );
\p_acc_reg[29]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_clk,
      CE => '1',
      CLR => i_rst,
      D => \p_acc_reg[31]_i_1_n_6\,
      Q => \^o_p\(29)
    );
\p_acc_reg[2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_clk,
      CE => '1',
      CLR => i_rst,
      D => \p_acc_reg[3]_i_1_n_5\,
      Q => \^o_p\(2)
    );
\p_acc_reg[30]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_clk,
      CE => '1',
      CLR => i_rst,
      D => \p_acc_reg[31]_i_1_n_5\,
      Q => \^o_p\(30)
    );
\p_acc_reg[31]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_clk,
      CE => '1',
      CLR => i_rst,
      D => \p_acc_reg[31]_i_1_n_4\,
      Q => \^o_p\(31)
    );
\p_acc_reg[31]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \p_acc_reg[27]_i_1_n_0\,
      CO(3) => \p_acc_reg[31]_i_1_n_0\,
      CO(2) => \p_acc_reg[31]_i_1_n_1\,
      CO(1) => \p_acc_reg[31]_i_1_n_2\,
      CO(0) => \p_acc_reg[31]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \in\(31 downto 28),
      O(3) => \p_acc_reg[31]_i_1_n_4\,
      O(2) => \p_acc_reg[31]_i_1_n_5\,
      O(1) => \p_acc_reg[31]_i_1_n_6\,
      O(0) => \p_acc_reg[31]_i_1_n_7\,
      S(3) => \p_acc[31]_i_2_n_0\,
      S(2) => \p_acc[31]_i_3_n_0\,
      S(1) => \p_acc[31]_i_4_n_0\,
      S(0) => \p_acc[31]_i_5_n_0\
    );
\p_acc_reg[32]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_clk,
      CE => '1',
      CLR => i_rst,
      D => \p_acc_reg[35]_i_1_n_7\,
      Q => \^o_p\(32)
    );
\p_acc_reg[33]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_clk,
      CE => '1',
      CLR => i_rst,
      D => \p_acc_reg[35]_i_1_n_6\,
      Q => \^o_p\(33)
    );
\p_acc_reg[34]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_clk,
      CE => '1',
      CLR => i_rst,
      D => \p_acc_reg[35]_i_1_n_5\,
      Q => \^o_p\(34)
    );
\p_acc_reg[35]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_clk,
      CE => '1',
      CLR => i_rst,
      D => \p_acc_reg[35]_i_1_n_4\,
      Q => \^o_p\(35)
    );
\p_acc_reg[35]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \p_acc_reg[31]_i_1_n_0\,
      CO(3) => \p_acc_reg[35]_i_1_n_0\,
      CO(2) => \p_acc_reg[35]_i_1_n_1\,
      CO(1) => \p_acc_reg[35]_i_1_n_2\,
      CO(0) => \p_acc_reg[35]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \in\(35 downto 32),
      O(3) => \p_acc_reg[35]_i_1_n_4\,
      O(2) => \p_acc_reg[35]_i_1_n_5\,
      O(1) => \p_acc_reg[35]_i_1_n_6\,
      O(0) => \p_acc_reg[35]_i_1_n_7\,
      S(3) => \p_acc[35]_i_2_n_0\,
      S(2) => \p_acc[35]_i_3_n_0\,
      S(1) => \p_acc[35]_i_4_n_0\,
      S(0) => \p_acc[35]_i_5_n_0\
    );
\p_acc_reg[36]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_clk,
      CE => '1',
      CLR => i_rst,
      D => \p_acc_reg[39]_i_1_n_7\,
      Q => \^o_p\(36)
    );
\p_acc_reg[37]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_clk,
      CE => '1',
      CLR => i_rst,
      D => \p_acc_reg[39]_i_1_n_6\,
      Q => \^o_p\(37)
    );
\p_acc_reg[38]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_clk,
      CE => '1',
      CLR => i_rst,
      D => \p_acc_reg[39]_i_1_n_5\,
      Q => \^o_p\(38)
    );
\p_acc_reg[39]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_clk,
      CE => '1',
      CLR => i_rst,
      D => \p_acc_reg[39]_i_1_n_4\,
      Q => \^o_p\(39)
    );
\p_acc_reg[39]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \p_acc_reg[35]_i_1_n_0\,
      CO(3) => \p_acc_reg[39]_i_1_n_0\,
      CO(2) => \p_acc_reg[39]_i_1_n_1\,
      CO(1) => \p_acc_reg[39]_i_1_n_2\,
      CO(0) => \p_acc_reg[39]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \in\(39 downto 36),
      O(3) => \p_acc_reg[39]_i_1_n_4\,
      O(2) => \p_acc_reg[39]_i_1_n_5\,
      O(1) => \p_acc_reg[39]_i_1_n_6\,
      O(0) => \p_acc_reg[39]_i_1_n_7\,
      S(3) => \p_acc[39]_i_2_n_0\,
      S(2) => \p_acc[39]_i_3_n_0\,
      S(1) => \p_acc[39]_i_4_n_0\,
      S(0) => \p_acc[39]_i_5_n_0\
    );
\p_acc_reg[3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_clk,
      CE => '1',
      CLR => i_rst,
      D => \p_acc_reg[3]_i_1_n_4\,
      Q => \^o_p\(3)
    );
\p_acc_reg[3]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \p_acc_reg[3]_i_1_n_0\,
      CO(2) => \p_acc_reg[3]_i_1_n_1\,
      CO(1) => \p_acc_reg[3]_i_1_n_2\,
      CO(0) => \p_acc_reg[3]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \in\(3 downto 0),
      O(3) => \p_acc_reg[3]_i_1_n_4\,
      O(2) => \p_acc_reg[3]_i_1_n_5\,
      O(1) => \p_acc_reg[3]_i_1_n_6\,
      O(0) => \p_acc_reg[3]_i_1_n_7\,
      S(3) => \p_acc[3]_i_2_n_0\,
      S(2) => \p_acc[3]_i_3_n_0\,
      S(1) => \p_acc[3]_i_4_n_0\,
      S(0) => \p_acc[3]_i_5_n_0\
    );
\p_acc_reg[40]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_clk,
      CE => '1',
      CLR => i_rst,
      D => \p_acc_reg[43]_i_1_n_7\,
      Q => \^o_p\(40)
    );
\p_acc_reg[41]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_clk,
      CE => '1',
      CLR => i_rst,
      D => \p_acc_reg[43]_i_1_n_6\,
      Q => \^o_p\(41)
    );
\p_acc_reg[42]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_clk,
      CE => '1',
      CLR => i_rst,
      D => \p_acc_reg[43]_i_1_n_5\,
      Q => \^o_p\(42)
    );
\p_acc_reg[43]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_clk,
      CE => '1',
      CLR => i_rst,
      D => \p_acc_reg[43]_i_1_n_4\,
      Q => \^o_p\(43)
    );
\p_acc_reg[43]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \p_acc_reg[39]_i_1_n_0\,
      CO(3) => \p_acc_reg[43]_i_1_n_0\,
      CO(2) => \p_acc_reg[43]_i_1_n_1\,
      CO(1) => \p_acc_reg[43]_i_1_n_2\,
      CO(0) => \p_acc_reg[43]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \in\(43 downto 40),
      O(3) => \p_acc_reg[43]_i_1_n_4\,
      O(2) => \p_acc_reg[43]_i_1_n_5\,
      O(1) => \p_acc_reg[43]_i_1_n_6\,
      O(0) => \p_acc_reg[43]_i_1_n_7\,
      S(3) => \p_acc[43]_i_2_n_0\,
      S(2) => \p_acc[43]_i_3_n_0\,
      S(1) => \p_acc[43]_i_4_n_0\,
      S(0) => \p_acc[43]_i_5_n_0\
    );
\p_acc_reg[44]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_clk,
      CE => '1',
      CLR => i_rst,
      D => \p_acc_reg[47]_i_1_n_7\,
      Q => \^o_p\(44)
    );
\p_acc_reg[45]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_clk,
      CE => '1',
      CLR => i_rst,
      D => \p_acc_reg[47]_i_1_n_6\,
      Q => \^o_p\(45)
    );
\p_acc_reg[46]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_clk,
      CE => '1',
      CLR => i_rst,
      D => \p_acc_reg[47]_i_1_n_5\,
      Q => \^o_p\(46)
    );
\p_acc_reg[47]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_clk,
      CE => '1',
      CLR => i_rst,
      D => \p_acc_reg[47]_i_1_n_4\,
      Q => \^o_p\(47)
    );
\p_acc_reg[47]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \p_acc_reg[43]_i_1_n_0\,
      CO(3) => \p_acc_reg[47]_i_1_n_0\,
      CO(2) => \p_acc_reg[47]_i_1_n_1\,
      CO(1) => \p_acc_reg[47]_i_1_n_2\,
      CO(0) => \p_acc_reg[47]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \in\(47 downto 44),
      O(3) => \p_acc_reg[47]_i_1_n_4\,
      O(2) => \p_acc_reg[47]_i_1_n_5\,
      O(1) => \p_acc_reg[47]_i_1_n_6\,
      O(0) => \p_acc_reg[47]_i_1_n_7\,
      S(3) => \p_acc[47]_i_2_n_0\,
      S(2) => \p_acc[47]_i_3_n_0\,
      S(1) => \p_acc[47]_i_4_n_0\,
      S(0) => \p_acc[47]_i_5_n_0\
    );
\p_acc_reg[48]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_clk,
      CE => '1',
      CLR => i_rst,
      D => \p_acc_reg[51]_i_1_n_7\,
      Q => \^o_p\(48)
    );
\p_acc_reg[49]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_clk,
      CE => '1',
      CLR => i_rst,
      D => \p_acc_reg[51]_i_1_n_6\,
      Q => \^o_p\(49)
    );
\p_acc_reg[4]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_clk,
      CE => '1',
      CLR => i_rst,
      D => \p_acc_reg[7]_i_1_n_7\,
      Q => \^o_p\(4)
    );
\p_acc_reg[50]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_clk,
      CE => '1',
      CLR => i_rst,
      D => \p_acc_reg[51]_i_1_n_5\,
      Q => \^o_p\(50)
    );
\p_acc_reg[51]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_clk,
      CE => '1',
      CLR => i_rst,
      D => \p_acc_reg[51]_i_1_n_4\,
      Q => \^o_p\(51)
    );
\p_acc_reg[51]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \p_acc_reg[47]_i_1_n_0\,
      CO(3) => \p_acc_reg[51]_i_1_n_0\,
      CO(2) => \p_acc_reg[51]_i_1_n_1\,
      CO(1) => \p_acc_reg[51]_i_1_n_2\,
      CO(0) => \p_acc_reg[51]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \in\(51 downto 48),
      O(3) => \p_acc_reg[51]_i_1_n_4\,
      O(2) => \p_acc_reg[51]_i_1_n_5\,
      O(1) => \p_acc_reg[51]_i_1_n_6\,
      O(0) => \p_acc_reg[51]_i_1_n_7\,
      S(3) => \p_acc[51]_i_2_n_0\,
      S(2) => \p_acc[51]_i_3_n_0\,
      S(1) => \p_acc[51]_i_4_n_0\,
      S(0) => \p_acc[51]_i_5_n_0\
    );
\p_acc_reg[52]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_clk,
      CE => '1',
      CLR => i_rst,
      D => \p_acc_reg[55]_i_1_n_7\,
      Q => \^o_p\(52)
    );
\p_acc_reg[53]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_clk,
      CE => '1',
      CLR => i_rst,
      D => \p_acc_reg[55]_i_1_n_6\,
      Q => \^o_p\(53)
    );
\p_acc_reg[54]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_clk,
      CE => '1',
      CLR => i_rst,
      D => \p_acc_reg[55]_i_1_n_5\,
      Q => \^o_p\(54)
    );
\p_acc_reg[55]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_clk,
      CE => '1',
      CLR => i_rst,
      D => \p_acc_reg[55]_i_1_n_4\,
      Q => \^o_p\(55)
    );
\p_acc_reg[55]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \p_acc_reg[51]_i_1_n_0\,
      CO(3) => \p_acc_reg[55]_i_1_n_0\,
      CO(2) => \p_acc_reg[55]_i_1_n_1\,
      CO(1) => \p_acc_reg[55]_i_1_n_2\,
      CO(0) => \p_acc_reg[55]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \in\(55 downto 52),
      O(3) => \p_acc_reg[55]_i_1_n_4\,
      O(2) => \p_acc_reg[55]_i_1_n_5\,
      O(1) => \p_acc_reg[55]_i_1_n_6\,
      O(0) => \p_acc_reg[55]_i_1_n_7\,
      S(3) => \p_acc[55]_i_2_n_0\,
      S(2) => \p_acc[55]_i_3_n_0\,
      S(1) => \p_acc[55]_i_4_n_0\,
      S(0) => \p_acc[55]_i_5_n_0\
    );
\p_acc_reg[56]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_clk,
      CE => '1',
      CLR => i_rst,
      D => \p_acc_reg[59]_i_1_n_7\,
      Q => \^o_p\(56)
    );
\p_acc_reg[57]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_clk,
      CE => '1',
      CLR => i_rst,
      D => \p_acc_reg[59]_i_1_n_6\,
      Q => \^o_p\(57)
    );
\p_acc_reg[58]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_clk,
      CE => '1',
      CLR => i_rst,
      D => \p_acc_reg[59]_i_1_n_5\,
      Q => \^o_p\(58)
    );
\p_acc_reg[59]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_clk,
      CE => '1',
      CLR => i_rst,
      D => \p_acc_reg[59]_i_1_n_4\,
      Q => \^o_p\(59)
    );
\p_acc_reg[59]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \p_acc_reg[55]_i_1_n_0\,
      CO(3) => \p_acc_reg[59]_i_1_n_0\,
      CO(2) => \p_acc_reg[59]_i_1_n_1\,
      CO(1) => \p_acc_reg[59]_i_1_n_2\,
      CO(0) => \p_acc_reg[59]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \in\(59 downto 56),
      O(3) => \p_acc_reg[59]_i_1_n_4\,
      O(2) => \p_acc_reg[59]_i_1_n_5\,
      O(1) => \p_acc_reg[59]_i_1_n_6\,
      O(0) => \p_acc_reg[59]_i_1_n_7\,
      S(3) => \p_acc[59]_i_2_n_0\,
      S(2) => \p_acc[59]_i_3_n_0\,
      S(1) => \p_acc[59]_i_4_n_0\,
      S(0) => \p_acc[59]_i_5_n_0\
    );
\p_acc_reg[5]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_clk,
      CE => '1',
      CLR => i_rst,
      D => \p_acc_reg[7]_i_1_n_6\,
      Q => \^o_p\(5)
    );
\p_acc_reg[60]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_clk,
      CE => '1',
      CLR => i_rst,
      D => \p_acc_reg[63]_i_1_n_7\,
      Q => \^o_p\(60)
    );
\p_acc_reg[61]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_clk,
      CE => '1',
      CLR => i_rst,
      D => \p_acc_reg[63]_i_1_n_6\,
      Q => \^o_p\(61)
    );
\p_acc_reg[62]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_clk,
      CE => '1',
      CLR => i_rst,
      D => \p_acc_reg[63]_i_1_n_5\,
      Q => \^o_p\(62)
    );
\p_acc_reg[63]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_clk,
      CE => '1',
      CLR => i_rst,
      D => \p_acc_reg[63]_i_1_n_4\,
      Q => \^o_p\(63)
    );
\p_acc_reg[63]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \p_acc_reg[59]_i_1_n_0\,
      CO(3) => \p_acc_reg[63]_i_1_n_0\,
      CO(2) => \p_acc_reg[63]_i_1_n_1\,
      CO(1) => \p_acc_reg[63]_i_1_n_2\,
      CO(0) => \p_acc_reg[63]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \in\(63 downto 60),
      O(3) => \p_acc_reg[63]_i_1_n_4\,
      O(2) => \p_acc_reg[63]_i_1_n_5\,
      O(1) => \p_acc_reg[63]_i_1_n_6\,
      O(0) => \p_acc_reg[63]_i_1_n_7\,
      S(3) => \p_acc[63]_i_2_n_0\,
      S(2) => \p_acc[63]_i_3_n_0\,
      S(1) => \p_acc[63]_i_4_n_0\,
      S(0) => \p_acc[63]_i_5_n_0\
    );
\p_acc_reg[64]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_clk,
      CE => '1',
      CLR => i_rst,
      D => \p_acc_reg[67]_i_1_n_7\,
      Q => \^o_p\(64)
    );
\p_acc_reg[65]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_clk,
      CE => '1',
      CLR => i_rst,
      D => \p_acc_reg[67]_i_1_n_6\,
      Q => \^o_p\(65)
    );
\p_acc_reg[66]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_clk,
      CE => '1',
      CLR => i_rst,
      D => \p_acc_reg[67]_i_1_n_5\,
      Q => \^o_p\(66)
    );
\p_acc_reg[67]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_clk,
      CE => '1',
      CLR => i_rst,
      D => \p_acc_reg[67]_i_1_n_4\,
      Q => \^o_p\(67)
    );
\p_acc_reg[67]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \p_acc_reg[63]_i_1_n_0\,
      CO(3) => \p_acc_reg[67]_i_1_n_0\,
      CO(2) => \p_acc_reg[67]_i_1_n_1\,
      CO(1) => \p_acc_reg[67]_i_1_n_2\,
      CO(0) => \p_acc_reg[67]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \in\(67 downto 64),
      O(3) => \p_acc_reg[67]_i_1_n_4\,
      O(2) => \p_acc_reg[67]_i_1_n_5\,
      O(1) => \p_acc_reg[67]_i_1_n_6\,
      O(0) => \p_acc_reg[67]_i_1_n_7\,
      S(3) => \p_acc[67]_i_2_n_0\,
      S(2) => \p_acc[67]_i_3_n_0\,
      S(1) => \p_acc[67]_i_4_n_0\,
      S(0) => \p_acc[67]_i_5_n_0\
    );
\p_acc_reg[68]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_clk,
      CE => '1',
      CLR => i_rst,
      D => \p_acc_reg[69]_i_1_n_7\,
      Q => \^o_p\(68)
    );
\p_acc_reg[69]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_clk,
      CE => '1',
      CLR => i_rst,
      D => \p_acc_reg[69]_i_1_n_6\,
      Q => \^o_p\(69)
    );
\p_acc_reg[69]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \p_acc_reg[67]_i_1_n_0\,
      CO(3 downto 1) => \NLW_p_acc_reg[69]_i_1_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \p_acc_reg[69]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => '0',
      DI(1) => '0',
      DI(0) => \in\(68),
      O(3 downto 2) => \NLW_p_acc_reg[69]_i_1_O_UNCONNECTED\(3 downto 2),
      O(1) => \p_acc_reg[69]_i_1_n_6\,
      O(0) => \p_acc_reg[69]_i_1_n_7\,
      S(3) => '0',
      S(2) => '0',
      S(1) => \p_acc[69]_i_2_n_0\,
      S(0) => \p_acc[69]_i_3_n_0\
    );
\p_acc_reg[6]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_clk,
      CE => '1',
      CLR => i_rst,
      D => \p_acc_reg[7]_i_1_n_5\,
      Q => \^o_p\(6)
    );
\p_acc_reg[7]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_clk,
      CE => '1',
      CLR => i_rst,
      D => \p_acc_reg[7]_i_1_n_4\,
      Q => \^o_p\(7)
    );
\p_acc_reg[7]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \p_acc_reg[3]_i_1_n_0\,
      CO(3) => \p_acc_reg[7]_i_1_n_0\,
      CO(2) => \p_acc_reg[7]_i_1_n_1\,
      CO(1) => \p_acc_reg[7]_i_1_n_2\,
      CO(0) => \p_acc_reg[7]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \in\(7 downto 4),
      O(3) => \p_acc_reg[7]_i_1_n_4\,
      O(2) => \p_acc_reg[7]_i_1_n_5\,
      O(1) => \p_acc_reg[7]_i_1_n_6\,
      O(0) => \p_acc_reg[7]_i_1_n_7\,
      S(3) => \p_acc[7]_i_2_n_0\,
      S(2) => \p_acc[7]_i_3_n_0\,
      S(1) => \p_acc[7]_i_4_n_0\,
      S(0) => \p_acc[7]_i_5_n_0\
    );
\p_acc_reg[8]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_clk,
      CE => '1',
      CLR => i_rst,
      D => \p_acc_reg[11]_i_1_n_7\,
      Q => \^o_p\(8)
    );
\p_acc_reg[9]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_clk,
      CE => '1',
      CLR => i_rst,
      D => \p_acc_reg[11]_i_1_n_6\,
      Q => \^o_p\(9)
    );
\p_in_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_rst,
      D => u_dsp48_mul_add_ip_n_117,
      Q => \in\(0)
    );
\p_in_reg[10]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_rst,
      D => u_dsp48_mul_add_ip_n_107,
      Q => \in\(10)
    );
\p_in_reg[11]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_rst,
      D => u_dsp48_mul_add_ip_n_106,
      Q => \in\(11)
    );
\p_in_reg[12]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_rst,
      D => u_dsp48_mul_add_ip_n_105,
      Q => \in\(12)
    );
\p_in_reg[13]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_rst,
      D => u_dsp48_mul_add_ip_n_104,
      Q => \in\(13)
    );
\p_in_reg[14]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_rst,
      D => u_dsp48_mul_add_ip_n_103,
      Q => \in\(14)
    );
\p_in_reg[15]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_rst,
      D => u_dsp48_mul_add_ip_n_102,
      Q => \in\(15)
    );
\p_in_reg[16]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_rst,
      D => u_dsp48_mul_add_ip_n_101,
      Q => \in\(16)
    );
\p_in_reg[17]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_rst,
      D => u_dsp48_mul_add_ip_n_100,
      Q => \in\(17)
    );
\p_in_reg[18]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_rst,
      D => u_dsp48_mul_add_ip_n_99,
      Q => \in\(18)
    );
\p_in_reg[19]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_rst,
      D => u_dsp48_mul_add_ip_n_98,
      Q => \in\(19)
    );
\p_in_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_rst,
      D => u_dsp48_mul_add_ip_n_116,
      Q => \in\(1)
    );
\p_in_reg[20]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_rst,
      D => u_dsp48_mul_add_ip_n_97,
      Q => \in\(20)
    );
\p_in_reg[21]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_rst,
      D => u_dsp48_mul_add_ip_n_96,
      Q => \in\(21)
    );
\p_in_reg[22]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_rst,
      D => u_dsp48_mul_add_ip_n_95,
      Q => \in\(22)
    );
\p_in_reg[23]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_rst,
      D => u_dsp48_mul_add_ip_n_94,
      Q => \in\(23)
    );
\p_in_reg[24]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_rst,
      D => u_dsp48_mul_add_ip_n_93,
      Q => \in\(24)
    );
\p_in_reg[25]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_rst,
      D => u_dsp48_mul_add_ip_n_92,
      Q => \in\(25)
    );
\p_in_reg[26]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_rst,
      D => u_dsp48_mul_add_ip_n_91,
      Q => \in\(26)
    );
\p_in_reg[27]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_rst,
      D => u_dsp48_mul_add_ip_n_90,
      Q => \in\(27)
    );
\p_in_reg[28]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_rst,
      D => u_dsp48_mul_add_ip_n_89,
      Q => \in\(28)
    );
\p_in_reg[29]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_rst,
      D => u_dsp48_mul_add_ip_n_88,
      Q => \in\(29)
    );
\p_in_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_rst,
      D => u_dsp48_mul_add_ip_n_115,
      Q => \in\(2)
    );
\p_in_reg[30]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_rst,
      D => u_dsp48_mul_add_ip_n_87,
      Q => \in\(30)
    );
\p_in_reg[31]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_rst,
      D => u_dsp48_mul_add_ip_n_86,
      Q => \in\(31)
    );
\p_in_reg[32]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_rst,
      D => u_dsp48_mul_add_ip_n_85,
      Q => \in\(32)
    );
\p_in_reg[33]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_rst,
      D => u_dsp48_mul_add_ip_n_84,
      Q => \in\(33)
    );
\p_in_reg[34]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_rst,
      D => u_dsp48_mul_add_ip_n_83,
      Q => \in\(34)
    );
\p_in_reg[35]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_rst,
      D => u_dsp48_mul_add_ip_n_82,
      Q => \in\(35)
    );
\p_in_reg[36]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_rst,
      D => u_dsp48_mul_add_ip_n_81,
      Q => \in\(36)
    );
\p_in_reg[37]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_rst,
      D => u_dsp48_mul_add_ip_n_80,
      Q => \in\(37)
    );
\p_in_reg[38]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_rst,
      D => u_dsp48_mul_add_ip_n_79,
      Q => \in\(38)
    );
\p_in_reg[39]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_rst,
      D => u_dsp48_mul_add_ip_n_78,
      Q => \in\(39)
    );
\p_in_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_rst,
      D => u_dsp48_mul_add_ip_n_114,
      Q => \in\(3)
    );
\p_in_reg[40]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_rst,
      D => u_dsp48_mul_add_ip_n_77,
      Q => \in\(40)
    );
\p_in_reg[41]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_rst,
      D => u_dsp48_mul_add_ip_n_76,
      Q => \in\(41)
    );
\p_in_reg[42]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_rst,
      D => u_dsp48_mul_add_ip_n_75,
      Q => \in\(42)
    );
\p_in_reg[43]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_rst,
      D => u_dsp48_mul_add_ip_n_74,
      Q => \in\(43)
    );
\p_in_reg[44]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_rst,
      D => u_dsp48_mul_add_ip_n_73,
      Q => \in\(44)
    );
\p_in_reg[45]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_rst,
      D => u_dsp48_mul_add_ip_n_72,
      Q => \in\(45)
    );
\p_in_reg[46]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_rst,
      D => u_dsp48_mul_add_ip_n_71,
      Q => \in\(46)
    );
\p_in_reg[47]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_rst,
      D => u_dsp48_mul_add_ip_n_70,
      Q => \in\(47)
    );
\p_in_reg[48]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_rst,
      D => u_dsp48_mul_add_ip_n_69,
      Q => \in\(48)
    );
\p_in_reg[49]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_rst,
      D => u_dsp48_mul_add_ip_n_68,
      Q => \in\(49)
    );
\p_in_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_rst,
      D => u_dsp48_mul_add_ip_n_113,
      Q => \in\(4)
    );
\p_in_reg[50]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_rst,
      D => u_dsp48_mul_add_ip_n_67,
      Q => \in\(50)
    );
\p_in_reg[51]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_rst,
      D => u_dsp48_mul_add_ip_n_66,
      Q => \in\(51)
    );
\p_in_reg[52]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_rst,
      D => u_dsp48_mul_add_ip_n_65,
      Q => \in\(52)
    );
\p_in_reg[53]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_rst,
      D => u_dsp48_mul_add_ip_n_64,
      Q => \in\(53)
    );
\p_in_reg[54]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_rst,
      D => u_dsp48_mul_add_ip_n_63,
      Q => \in\(54)
    );
\p_in_reg[55]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_rst,
      D => u_dsp48_mul_add_ip_n_62,
      Q => \in\(55)
    );
\p_in_reg[56]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_rst,
      D => u_dsp48_mul_add_ip_n_61,
      Q => \in\(56)
    );
\p_in_reg[57]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_rst,
      D => u_dsp48_mul_add_ip_n_60,
      Q => \in\(57)
    );
\p_in_reg[58]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_rst,
      D => u_dsp48_mul_add_ip_n_59,
      Q => \in\(58)
    );
\p_in_reg[59]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_rst,
      D => u_dsp48_mul_add_ip_n_58,
      Q => \in\(59)
    );
\p_in_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_rst,
      D => u_dsp48_mul_add_ip_n_112,
      Q => \in\(5)
    );
\p_in_reg[60]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_rst,
      D => u_dsp48_mul_add_ip_n_57,
      Q => \in\(60)
    );
\p_in_reg[61]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_rst,
      D => u_dsp48_mul_add_ip_n_56,
      Q => \in\(61)
    );
\p_in_reg[62]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_rst,
      D => u_dsp48_mul_add_ip_n_55,
      Q => \in\(62)
    );
\p_in_reg[63]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_rst,
      D => u_dsp48_mul_add_ip_n_54,
      Q => \in\(63)
    );
\p_in_reg[64]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_rst,
      D => u_dsp48_mul_add_ip_n_53,
      Q => \in\(64)
    );
\p_in_reg[65]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_rst,
      D => u_dsp48_mul_add_ip_n_52,
      Q => \in\(65)
    );
\p_in_reg[66]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_rst,
      D => u_dsp48_mul_add_ip_n_51,
      Q => \in\(66)
    );
\p_in_reg[67]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_rst,
      D => u_dsp48_mul_add_ip_n_50,
      Q => \in\(67)
    );
\p_in_reg[68]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_rst,
      D => u_dsp48_mul_add_ip_n_49,
      Q => \in\(68)
    );
\p_in_reg[69]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_rst,
      D => u_dsp48_mul_add_ip_n_48,
      Q => \in\(69)
    );
\p_in_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_rst,
      D => u_dsp48_mul_add_ip_n_111,
      Q => \in\(6)
    );
\p_in_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_rst,
      D => u_dsp48_mul_add_ip_n_110,
      Q => \in\(7)
    );
\p_in_reg[8]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_rst,
      D => u_dsp48_mul_add_ip_n_109,
      Q => \in\(8)
    );
\p_in_reg[9]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_rst,
      D => u_dsp48_mul_add_ip_n_108,
      Q => \in\(9)
    );
\r_buf_reg[0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_clk,
      CE => i_en,
      CLR => i_rst,
      D => i_r(0),
      Q => \r_buf_reg_n_0_[0]\
    );
\r_buf_reg[10]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_clk,
      CE => i_en,
      CLR => i_rst,
      D => i_r(10),
      Q => \r_buf_reg_n_0_[10]\
    );
\r_buf_reg[11]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_clk,
      CE => i_en,
      CLR => i_rst,
      D => i_r(11),
      Q => \r_buf_reg_n_0_[11]\
    );
\r_buf_reg[12]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_clk,
      CE => i_en,
      CLR => i_rst,
      D => i_r(12),
      Q => \r_buf_reg_n_0_[12]\
    );
\r_buf_reg[13]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_clk,
      CE => i_en,
      CLR => i_rst,
      D => i_r(13),
      Q => \r_buf_reg_n_0_[13]\
    );
\r_buf_reg[14]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_clk,
      CE => i_en,
      CLR => i_rst,
      D => i_r(14),
      Q => \r_buf_reg_n_0_[14]\
    );
\r_buf_reg[15]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_clk,
      CE => i_en,
      CLR => i_rst,
      D => i_r(15),
      Q => \r_buf_reg_n_0_[15]\
    );
\r_buf_reg[16]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_clk,
      CE => i_en,
      CLR => i_rst,
      D => i_r(16),
      Q => \r_buf_reg_n_0_[16]\
    );
\r_buf_reg[17]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_clk,
      CE => i_en,
      CLR => i_rst,
      D => i_r(17),
      Q => data0(0)
    );
\r_buf_reg[18]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_clk,
      CE => i_en,
      CLR => i_rst,
      D => i_r(18),
      Q => data0(1)
    );
\r_buf_reg[19]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_clk,
      CE => i_en,
      CLR => i_rst,
      D => i_r(19),
      Q => data0(2)
    );
\r_buf_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_clk,
      CE => i_en,
      CLR => i_rst,
      D => i_r(1),
      Q => \r_buf_reg_n_0_[1]\
    );
\r_buf_reg[20]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_clk,
      CE => i_en,
      CLR => i_rst,
      D => i_r(20),
      Q => data0(3)
    );
\r_buf_reg[21]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_clk,
      CE => i_en,
      CLR => i_rst,
      D => i_r(21),
      Q => data0(4)
    );
\r_buf_reg[22]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_clk,
      CE => i_en,
      CLR => i_rst,
      D => i_r(22),
      Q => data0(5)
    );
\r_buf_reg[23]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_clk,
      CE => i_en,
      CLR => i_rst,
      D => i_r(23),
      Q => data0(6)
    );
\r_buf_reg[24]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_clk,
      CE => i_en,
      CLR => i_rst,
      D => i_r(24),
      Q => data0(7)
    );
\r_buf_reg[25]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_clk,
      CE => i_en,
      CLR => i_rst,
      D => i_r(25),
      Q => data0(8)
    );
\r_buf_reg[26]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_clk,
      CE => i_en,
      CLR => i_rst,
      D => i_r(26),
      Q => data0(9)
    );
\r_buf_reg[27]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_clk,
      CE => i_en,
      CLR => i_rst,
      D => i_r(27),
      Q => data0(10)
    );
\r_buf_reg[28]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_clk,
      CE => i_en,
      CLR => i_rst,
      D => i_r(28),
      Q => data0(11)
    );
\r_buf_reg[29]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_clk,
      CE => i_en,
      CLR => i_rst,
      D => i_r(29),
      Q => data0(12)
    );
\r_buf_reg[2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_clk,
      CE => i_en,
      CLR => i_rst,
      D => i_r(2),
      Q => \r_buf_reg_n_0_[2]\
    );
\r_buf_reg[30]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_clk,
      CE => i_en,
      CLR => i_rst,
      D => i_r(30),
      Q => data0(13)
    );
\r_buf_reg[31]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_clk,
      CE => i_en,
      CLR => i_rst,
      D => i_r(31),
      Q => data0(14)
    );
\r_buf_reg[32]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_clk,
      CE => i_en,
      CLR => i_rst,
      D => i_r(32),
      Q => data0(15)
    );
\r_buf_reg[33]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_clk,
      CE => i_en,
      CLR => i_rst,
      D => i_r(33),
      Q => data0(16)
    );
\r_buf_reg[34]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_clk,
      CE => i_en,
      CLR => i_rst,
      D => i_r(34),
      Q => data0(17)
    );
\r_buf_reg[3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_clk,
      CE => i_en,
      CLR => i_rst,
      D => i_r(3),
      Q => \r_buf_reg_n_0_[3]\
    );
\r_buf_reg[4]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_clk,
      CE => i_en,
      CLR => i_rst,
      D => i_r(4),
      Q => \r_buf_reg_n_0_[4]\
    );
\r_buf_reg[5]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_clk,
      CE => i_en,
      CLR => i_rst,
      D => i_r(5),
      Q => \r_buf_reg_n_0_[5]\
    );
\r_buf_reg[6]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_clk,
      CE => i_en,
      CLR => i_rst,
      D => i_r(6),
      Q => \r_buf_reg_n_0_[6]\
    );
\r_buf_reg[7]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_clk,
      CE => i_en,
      CLR => i_rst,
      D => i_r(7),
      Q => \r_buf_reg_n_0_[7]\
    );
\r_buf_reg[8]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_clk,
      CE => i_en,
      CLR => i_rst,
      D => i_r(8),
      Q => \r_buf_reg_n_0_[8]\
    );
\r_buf_reg[9]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_clk,
      CE => i_en,
      CLR => i_rst,
      D => i_r(9),
      Q => \r_buf_reg_n_0_[9]\
    );
\u_a[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFF888"
    )
        port map (
      I0 => data0(0),
      I1 => \u_a[16]_i_2_n_0\,
      I2 => \u_a[17]_i_3_n_0\,
      I3 => data2(0),
      I4 => \u_a[0]_i_2_n_0\,
      O => u_a(0)
    );
\u_a[0]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F8008800"
    )
        port map (
      I0 => \r_buf_reg_n_0_[0]\,
      I1 => p_0_in(3),
      I2 => \i_buf_reg_n_0_[0]\,
      I3 => \u_a[17]_i_2_n_0\,
      I4 => p_0_in(6),
      O => \u_a[0]_i_2_n_0\
    );
\u_a[10]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFF888"
    )
        port map (
      I0 => data0(10),
      I1 => \u_a[16]_i_2_n_0\,
      I2 => \u_a[17]_i_3_n_0\,
      I3 => data2(10),
      I4 => \u_a[10]_i_2_n_0\,
      O => u_a(10)
    );
\u_a[10]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F8008800"
    )
        port map (
      I0 => \r_buf_reg_n_0_[10]\,
      I1 => p_0_in(3),
      I2 => \i_buf_reg_n_0_[10]\,
      I3 => \u_a[17]_i_2_n_0\,
      I4 => p_0_in(6),
      O => \u_a[10]_i_2_n_0\
    );
\u_a[11]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFF888"
    )
        port map (
      I0 => data0(11),
      I1 => \u_a[16]_i_2_n_0\,
      I2 => \u_a[17]_i_3_n_0\,
      I3 => data2(11),
      I4 => \u_a[11]_i_2_n_0\,
      O => u_a(11)
    );
\u_a[11]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F8008800"
    )
        port map (
      I0 => \r_buf_reg_n_0_[11]\,
      I1 => p_0_in(3),
      I2 => \i_buf_reg_n_0_[11]\,
      I3 => \u_a[17]_i_2_n_0\,
      I4 => p_0_in(6),
      O => \u_a[11]_i_2_n_0\
    );
\u_a[12]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFF888"
    )
        port map (
      I0 => data0(12),
      I1 => \u_a[16]_i_2_n_0\,
      I2 => \u_a[17]_i_3_n_0\,
      I3 => data2(12),
      I4 => \u_a[12]_i_2_n_0\,
      O => u_a(12)
    );
\u_a[12]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F8008800"
    )
        port map (
      I0 => \r_buf_reg_n_0_[12]\,
      I1 => p_0_in(3),
      I2 => \i_buf_reg_n_0_[12]\,
      I3 => \u_a[17]_i_2_n_0\,
      I4 => p_0_in(6),
      O => \u_a[12]_i_2_n_0\
    );
\u_a[13]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFF888"
    )
        port map (
      I0 => data0(13),
      I1 => \u_a[16]_i_2_n_0\,
      I2 => \u_a[17]_i_3_n_0\,
      I3 => data2(13),
      I4 => \u_a[13]_i_2_n_0\,
      O => u_a(13)
    );
\u_a[13]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F8008800"
    )
        port map (
      I0 => \r_buf_reg_n_0_[13]\,
      I1 => p_0_in(3),
      I2 => \i_buf_reg_n_0_[13]\,
      I3 => \u_a[17]_i_2_n_0\,
      I4 => p_0_in(6),
      O => \u_a[13]_i_2_n_0\
    );
\u_a[14]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFF888"
    )
        port map (
      I0 => data0(14),
      I1 => \u_a[16]_i_2_n_0\,
      I2 => \u_a[17]_i_3_n_0\,
      I3 => data2(14),
      I4 => \u_a[14]_i_2_n_0\,
      O => u_a(14)
    );
\u_a[14]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F8008800"
    )
        port map (
      I0 => \r_buf_reg_n_0_[14]\,
      I1 => p_0_in(3),
      I2 => \i_buf_reg_n_0_[14]\,
      I3 => \u_a[17]_i_2_n_0\,
      I4 => p_0_in(6),
      O => \u_a[14]_i_2_n_0\
    );
\u_a[15]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFF888"
    )
        port map (
      I0 => data0(15),
      I1 => \u_a[16]_i_2_n_0\,
      I2 => \u_a[17]_i_3_n_0\,
      I3 => data2(15),
      I4 => \u_a[15]_i_2_n_0\,
      O => u_a(15)
    );
\u_a[15]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F8008800"
    )
        port map (
      I0 => \r_buf_reg_n_0_[15]\,
      I1 => p_0_in(3),
      I2 => \i_buf_reg_n_0_[15]\,
      I3 => \u_a[17]_i_2_n_0\,
      I4 => p_0_in(6),
      O => \u_a[15]_i_2_n_0\
    );
\u_a[16]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFF888"
    )
        port map (
      I0 => data0(16),
      I1 => \u_a[16]_i_2_n_0\,
      I2 => \u_a[17]_i_3_n_0\,
      I3 => data2(16),
      I4 => \u_a[16]_i_3_n_0\,
      O => u_a(16)
    );
\u_a[16]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E0"
    )
        port map (
      I0 => p_0_in(2),
      I1 => p_0_in(1),
      I2 => \u_a[17]_i_2_n_0\,
      O => \u_a[16]_i_2_n_0\
    );
\u_a[16]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F8008800"
    )
        port map (
      I0 => \r_buf_reg_n_0_[16]\,
      I1 => p_0_in(3),
      I2 => \i_buf_reg_n_0_[16]\,
      I3 => \u_a[17]_i_2_n_0\,
      I4 => p_0_in(6),
      O => \u_a[16]_i_3_n_0\
    );
\u_a[17]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFA800A800A800"
    )
        port map (
      I0 => data0(17),
      I1 => p_0_in(2),
      I2 => p_0_in(1),
      I3 => \u_a[17]_i_2_n_0\,
      I4 => data2(17),
      I5 => \u_a[17]_i_3_n_0\,
      O => u_a(17)
    );
\u_a[17]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000116"
    )
        port map (
      I0 => p_0_in(1),
      I1 => p_0_in(2),
      I2 => p_0_in(3),
      I3 => \u_a[17]_i_4_n_0\,
      I4 => \u_a[17]_i_5_n_0\,
      O => \u_a[17]_i_2_n_0\
    );
\u_a[17]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E0"
    )
        port map (
      I0 => p_0_in(5),
      I1 => p_0_in(4),
      I2 => \u_a[17]_i_2_n_0\,
      O => \u_a[17]_i_3_n_0\
    );
\u_a[17]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0116"
    )
        port map (
      I0 => p_0_in(4),
      I1 => p_0_in(5),
      I2 => p_0_in(6),
      I3 => p_0_in(7),
      O => \u_a[17]_i_4_n_0\
    );
\u_a[17]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FEE8"
    )
        port map (
      I0 => p_0_in(4),
      I1 => p_0_in(5),
      I2 => p_0_in(6),
      I3 => p_0_in(7),
      O => \u_a[17]_i_5_n_0\
    );
\u_a[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFF888"
    )
        port map (
      I0 => data0(1),
      I1 => \u_a[16]_i_2_n_0\,
      I2 => \u_a[17]_i_3_n_0\,
      I3 => data2(1),
      I4 => \u_a[1]_i_2_n_0\,
      O => u_a(1)
    );
\u_a[1]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F8008800"
    )
        port map (
      I0 => \r_buf_reg_n_0_[1]\,
      I1 => p_0_in(3),
      I2 => \i_buf_reg_n_0_[1]\,
      I3 => \u_a[17]_i_2_n_0\,
      I4 => p_0_in(6),
      O => \u_a[1]_i_2_n_0\
    );
\u_a[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFF888"
    )
        port map (
      I0 => data0(2),
      I1 => \u_a[16]_i_2_n_0\,
      I2 => \u_a[17]_i_3_n_0\,
      I3 => data2(2),
      I4 => \u_a[2]_i_2_n_0\,
      O => u_a(2)
    );
\u_a[2]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F8008800"
    )
        port map (
      I0 => \r_buf_reg_n_0_[2]\,
      I1 => p_0_in(3),
      I2 => \i_buf_reg_n_0_[2]\,
      I3 => \u_a[17]_i_2_n_0\,
      I4 => p_0_in(6),
      O => \u_a[2]_i_2_n_0\
    );
\u_a[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFF888"
    )
        port map (
      I0 => data0(3),
      I1 => \u_a[16]_i_2_n_0\,
      I2 => \u_a[17]_i_3_n_0\,
      I3 => data2(3),
      I4 => \u_a[3]_i_2_n_0\,
      O => u_a(3)
    );
\u_a[3]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F8008800"
    )
        port map (
      I0 => \r_buf_reg_n_0_[3]\,
      I1 => p_0_in(3),
      I2 => \i_buf_reg_n_0_[3]\,
      I3 => \u_a[17]_i_2_n_0\,
      I4 => p_0_in(6),
      O => \u_a[3]_i_2_n_0\
    );
\u_a[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFF888"
    )
        port map (
      I0 => data0(4),
      I1 => \u_a[16]_i_2_n_0\,
      I2 => \u_a[17]_i_3_n_0\,
      I3 => data2(4),
      I4 => \u_a[4]_i_2_n_0\,
      O => u_a(4)
    );
\u_a[4]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F8008800"
    )
        port map (
      I0 => \r_buf_reg_n_0_[4]\,
      I1 => p_0_in(3),
      I2 => \i_buf_reg_n_0_[4]\,
      I3 => \u_a[17]_i_2_n_0\,
      I4 => p_0_in(6),
      O => \u_a[4]_i_2_n_0\
    );
\u_a[5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFF888"
    )
        port map (
      I0 => data0(5),
      I1 => \u_a[16]_i_2_n_0\,
      I2 => \u_a[17]_i_3_n_0\,
      I3 => data2(5),
      I4 => \u_a[5]_i_2_n_0\,
      O => u_a(5)
    );
\u_a[5]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F8008800"
    )
        port map (
      I0 => \r_buf_reg_n_0_[5]\,
      I1 => p_0_in(3),
      I2 => \i_buf_reg_n_0_[5]\,
      I3 => \u_a[17]_i_2_n_0\,
      I4 => p_0_in(6),
      O => \u_a[5]_i_2_n_0\
    );
\u_a[6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFF888"
    )
        port map (
      I0 => data0(6),
      I1 => \u_a[16]_i_2_n_0\,
      I2 => \u_a[17]_i_3_n_0\,
      I3 => data2(6),
      I4 => \u_a[6]_i_2_n_0\,
      O => u_a(6)
    );
\u_a[6]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F8008800"
    )
        port map (
      I0 => \r_buf_reg_n_0_[6]\,
      I1 => p_0_in(3),
      I2 => \i_buf_reg_n_0_[6]\,
      I3 => \u_a[17]_i_2_n_0\,
      I4 => p_0_in(6),
      O => \u_a[6]_i_2_n_0\
    );
\u_a[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFF888"
    )
        port map (
      I0 => data0(7),
      I1 => \u_a[16]_i_2_n_0\,
      I2 => \u_a[17]_i_3_n_0\,
      I3 => data2(7),
      I4 => \u_a[7]_i_2_n_0\,
      O => u_a(7)
    );
\u_a[7]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F8008800"
    )
        port map (
      I0 => \r_buf_reg_n_0_[7]\,
      I1 => p_0_in(3),
      I2 => \i_buf_reg_n_0_[7]\,
      I3 => \u_a[17]_i_2_n_0\,
      I4 => p_0_in(6),
      O => \u_a[7]_i_2_n_0\
    );
\u_a[8]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFF888"
    )
        port map (
      I0 => data0(8),
      I1 => \u_a[16]_i_2_n_0\,
      I2 => \u_a[17]_i_3_n_0\,
      I3 => data2(8),
      I4 => \u_a[8]_i_2_n_0\,
      O => u_a(8)
    );
\u_a[8]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F8008800"
    )
        port map (
      I0 => \r_buf_reg_n_0_[8]\,
      I1 => p_0_in(3),
      I2 => \i_buf_reg_n_0_[8]\,
      I3 => \u_a[17]_i_2_n_0\,
      I4 => p_0_in(6),
      O => \u_a[8]_i_2_n_0\
    );
\u_a[9]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFF888"
    )
        port map (
      I0 => data0(9),
      I1 => \u_a[16]_i_2_n_0\,
      I2 => \u_a[17]_i_3_n_0\,
      I3 => data2(9),
      I4 => \u_a[9]_i_2_n_0\,
      O => u_a(9)
    );
\u_a[9]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F8008800"
    )
        port map (
      I0 => \r_buf_reg_n_0_[9]\,
      I1 => p_0_in(3),
      I2 => \i_buf_reg_n_0_[9]\,
      I3 => \u_a[17]_i_2_n_0\,
      I4 => p_0_in(6),
      O => \u_a[9]_i_2_n_0\
    );
\u_a_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_rst,
      D => u_a(0),
      Q => \u_a_reg_n_0_[0]\
    );
\u_a_reg[10]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_rst,
      D => u_a(10),
      Q => \u_a_reg_n_0_[10]\
    );
\u_a_reg[11]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_rst,
      D => u_a(11),
      Q => \u_a_reg_n_0_[11]\
    );
\u_a_reg[12]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_rst,
      D => u_a(12),
      Q => \u_a_reg_n_0_[12]\
    );
\u_a_reg[13]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_rst,
      D => u_a(13),
      Q => \u_a_reg_n_0_[13]\
    );
\u_a_reg[14]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_rst,
      D => u_a(14),
      Q => \u_a_reg_n_0_[14]\
    );
\u_a_reg[15]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_rst,
      D => u_a(15),
      Q => \u_a_reg_n_0_[15]\
    );
\u_a_reg[16]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_rst,
      D => u_a(16),
      Q => \u_a_reg_n_0_[16]\
    );
\u_a_reg[17]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_rst,
      D => u_a(17),
      Q => \u_a_reg_n_0_[17]\
    );
\u_a_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_rst,
      D => u_a(1),
      Q => \u_a_reg_n_0_[1]\
    );
\u_a_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_rst,
      D => u_a(2),
      Q => \u_a_reg_n_0_[2]\
    );
\u_a_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_rst,
      D => u_a(3),
      Q => \u_a_reg_n_0_[3]\
    );
\u_a_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_rst,
      D => u_a(4),
      Q => \u_a_reg_n_0_[4]\
    );
\u_a_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_rst,
      D => u_a(5),
      Q => \u_a_reg_n_0_[5]\
    );
\u_a_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_rst,
      D => u_a(6),
      Q => \u_a_reg_n_0_[6]\
    );
\u_a_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_rst,
      D => u_a(7),
      Q => \u_a_reg_n_0_[7]\
    );
\u_a_reg[8]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_rst,
      D => u_a(8),
      Q => \u_a_reg_n_0_[8]\
    );
\u_a_reg[9]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_rst,
      D => u_a(9),
      Q => \u_a_reg_n_0_[9]\
    );
\u_b[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFF808080"
    )
        port map (
      I0 => data0(0),
      I1 => \u_a[17]_i_2_n_0\,
      I2 => p_0_in(1),
      I3 => \u_b[16]_i_2_n_0\,
      I4 => \r_buf_reg_n_0_[0]\,
      I5 => \u_b[0]_i_2_n_0\,
      O => u_b(0)
    );
\u_b[0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F8F8F88800000000"
    )
        port map (
      I0 => data2(0),
      I1 => p_0_in(4),
      I2 => \i_buf_reg_n_0_[0]\,
      I3 => p_0_in(6),
      I4 => p_0_in(5),
      I5 => \u_a[17]_i_2_n_0\,
      O => \u_b[0]_i_2_n_0\
    );
\u_b[10]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFF808080"
    )
        port map (
      I0 => data0(10),
      I1 => \u_a[17]_i_2_n_0\,
      I2 => p_0_in(1),
      I3 => \u_b[16]_i_2_n_0\,
      I4 => \r_buf_reg_n_0_[10]\,
      I5 => \u_b[10]_i_2_n_0\,
      O => u_b(10)
    );
\u_b[10]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F8F8F88800000000"
    )
        port map (
      I0 => data2(10),
      I1 => p_0_in(4),
      I2 => \i_buf_reg_n_0_[10]\,
      I3 => p_0_in(6),
      I4 => p_0_in(5),
      I5 => \u_a[17]_i_2_n_0\,
      O => \u_b[10]_i_2_n_0\
    );
\u_b[11]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFF808080"
    )
        port map (
      I0 => data0(11),
      I1 => \u_a[17]_i_2_n_0\,
      I2 => p_0_in(1),
      I3 => \u_b[16]_i_2_n_0\,
      I4 => \r_buf_reg_n_0_[11]\,
      I5 => \u_b[11]_i_2_n_0\,
      O => u_b(11)
    );
\u_b[11]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F8F8F88800000000"
    )
        port map (
      I0 => data2(11),
      I1 => p_0_in(4),
      I2 => \i_buf_reg_n_0_[11]\,
      I3 => p_0_in(6),
      I4 => p_0_in(5),
      I5 => \u_a[17]_i_2_n_0\,
      O => \u_b[11]_i_2_n_0\
    );
\u_b[12]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFF808080"
    )
        port map (
      I0 => data0(12),
      I1 => \u_a[17]_i_2_n_0\,
      I2 => p_0_in(1),
      I3 => \u_b[16]_i_2_n_0\,
      I4 => \r_buf_reg_n_0_[12]\,
      I5 => \u_b[12]_i_2_n_0\,
      O => u_b(12)
    );
\u_b[12]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F8F8F88800000000"
    )
        port map (
      I0 => data2(12),
      I1 => p_0_in(4),
      I2 => \i_buf_reg_n_0_[12]\,
      I3 => p_0_in(6),
      I4 => p_0_in(5),
      I5 => \u_a[17]_i_2_n_0\,
      O => \u_b[12]_i_2_n_0\
    );
\u_b[13]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFF808080"
    )
        port map (
      I0 => data0(13),
      I1 => \u_a[17]_i_2_n_0\,
      I2 => p_0_in(1),
      I3 => \u_b[16]_i_2_n_0\,
      I4 => \r_buf_reg_n_0_[13]\,
      I5 => \u_b[13]_i_2_n_0\,
      O => u_b(13)
    );
\u_b[13]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F8F8F88800000000"
    )
        port map (
      I0 => data2(13),
      I1 => p_0_in(4),
      I2 => \i_buf_reg_n_0_[13]\,
      I3 => p_0_in(6),
      I4 => p_0_in(5),
      I5 => \u_a[17]_i_2_n_0\,
      O => \u_b[13]_i_2_n_0\
    );
\u_b[14]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFF808080"
    )
        port map (
      I0 => data0(14),
      I1 => \u_a[17]_i_2_n_0\,
      I2 => p_0_in(1),
      I3 => \u_b[16]_i_2_n_0\,
      I4 => \r_buf_reg_n_0_[14]\,
      I5 => \u_b[14]_i_2_n_0\,
      O => u_b(14)
    );
\u_b[14]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F8F8F88800000000"
    )
        port map (
      I0 => data2(14),
      I1 => p_0_in(4),
      I2 => \i_buf_reg_n_0_[14]\,
      I3 => p_0_in(6),
      I4 => p_0_in(5),
      I5 => \u_a[17]_i_2_n_0\,
      O => \u_b[14]_i_2_n_0\
    );
\u_b[15]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFF808080"
    )
        port map (
      I0 => data0(15),
      I1 => \u_a[17]_i_2_n_0\,
      I2 => p_0_in(1),
      I3 => \u_b[16]_i_2_n_0\,
      I4 => \r_buf_reg_n_0_[15]\,
      I5 => \u_b[15]_i_2_n_0\,
      O => u_b(15)
    );
\u_b[15]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F8F8F88800000000"
    )
        port map (
      I0 => data2(15),
      I1 => p_0_in(4),
      I2 => \i_buf_reg_n_0_[15]\,
      I3 => p_0_in(6),
      I4 => p_0_in(5),
      I5 => \u_a[17]_i_2_n_0\,
      O => \u_b[15]_i_2_n_0\
    );
\u_b[16]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFF808080"
    )
        port map (
      I0 => data0(16),
      I1 => \u_a[17]_i_2_n_0\,
      I2 => p_0_in(1),
      I3 => \u_b[16]_i_2_n_0\,
      I4 => \r_buf_reg_n_0_[16]\,
      I5 => \u_b[16]_i_3_n_0\,
      O => u_b(16)
    );
\u_b[16]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E0"
    )
        port map (
      I0 => p_0_in(3),
      I1 => p_0_in(2),
      I2 => \u_a[17]_i_2_n_0\,
      O => \u_b[16]_i_2_n_0\
    );
\u_b[16]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F8F8F88800000000"
    )
        port map (
      I0 => data2(16),
      I1 => p_0_in(4),
      I2 => \i_buf_reg_n_0_[16]\,
      I3 => p_0_in(6),
      I4 => p_0_in(5),
      I5 => \u_a[17]_i_2_n_0\,
      O => \u_b[16]_i_3_n_0\
    );
\u_b[17]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F8008800"
    )
        port map (
      I0 => data0(17),
      I1 => p_0_in(1),
      I2 => data2(17),
      I3 => \u_a[17]_i_2_n_0\,
      I4 => p_0_in(4),
      O => u_b(17)
    );
\u_b[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFF808080"
    )
        port map (
      I0 => data0(1),
      I1 => \u_a[17]_i_2_n_0\,
      I2 => p_0_in(1),
      I3 => \u_b[16]_i_2_n_0\,
      I4 => \r_buf_reg_n_0_[1]\,
      I5 => \u_b[1]_i_2_n_0\,
      O => u_b(1)
    );
\u_b[1]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F8F8F88800000000"
    )
        port map (
      I0 => data2(1),
      I1 => p_0_in(4),
      I2 => \i_buf_reg_n_0_[1]\,
      I3 => p_0_in(6),
      I4 => p_0_in(5),
      I5 => \u_a[17]_i_2_n_0\,
      O => \u_b[1]_i_2_n_0\
    );
\u_b[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFF808080"
    )
        port map (
      I0 => data0(2),
      I1 => \u_a[17]_i_2_n_0\,
      I2 => p_0_in(1),
      I3 => \u_b[16]_i_2_n_0\,
      I4 => \r_buf_reg_n_0_[2]\,
      I5 => \u_b[2]_i_2_n_0\,
      O => u_b(2)
    );
\u_b[2]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F8F8F88800000000"
    )
        port map (
      I0 => data2(2),
      I1 => p_0_in(4),
      I2 => \i_buf_reg_n_0_[2]\,
      I3 => p_0_in(6),
      I4 => p_0_in(5),
      I5 => \u_a[17]_i_2_n_0\,
      O => \u_b[2]_i_2_n_0\
    );
\u_b[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFF808080"
    )
        port map (
      I0 => data0(3),
      I1 => \u_a[17]_i_2_n_0\,
      I2 => p_0_in(1),
      I3 => \u_b[16]_i_2_n_0\,
      I4 => \r_buf_reg_n_0_[3]\,
      I5 => \u_b[3]_i_2_n_0\,
      O => u_b(3)
    );
\u_b[3]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F8F8F88800000000"
    )
        port map (
      I0 => data2(3),
      I1 => p_0_in(4),
      I2 => \i_buf_reg_n_0_[3]\,
      I3 => p_0_in(6),
      I4 => p_0_in(5),
      I5 => \u_a[17]_i_2_n_0\,
      O => \u_b[3]_i_2_n_0\
    );
\u_b[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFF808080"
    )
        port map (
      I0 => data0(4),
      I1 => \u_a[17]_i_2_n_0\,
      I2 => p_0_in(1),
      I3 => \u_b[16]_i_2_n_0\,
      I4 => \r_buf_reg_n_0_[4]\,
      I5 => \u_b[4]_i_2_n_0\,
      O => u_b(4)
    );
\u_b[4]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F8F8F88800000000"
    )
        port map (
      I0 => data2(4),
      I1 => p_0_in(4),
      I2 => \i_buf_reg_n_0_[4]\,
      I3 => p_0_in(6),
      I4 => p_0_in(5),
      I5 => \u_a[17]_i_2_n_0\,
      O => \u_b[4]_i_2_n_0\
    );
\u_b[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFF808080"
    )
        port map (
      I0 => data0(5),
      I1 => \u_a[17]_i_2_n_0\,
      I2 => p_0_in(1),
      I3 => \u_b[16]_i_2_n_0\,
      I4 => \r_buf_reg_n_0_[5]\,
      I5 => \u_b[5]_i_2_n_0\,
      O => u_b(5)
    );
\u_b[5]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F8F8F88800000000"
    )
        port map (
      I0 => data2(5),
      I1 => p_0_in(4),
      I2 => \i_buf_reg_n_0_[5]\,
      I3 => p_0_in(6),
      I4 => p_0_in(5),
      I5 => \u_a[17]_i_2_n_0\,
      O => \u_b[5]_i_2_n_0\
    );
\u_b[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFF808080"
    )
        port map (
      I0 => data0(6),
      I1 => \u_a[17]_i_2_n_0\,
      I2 => p_0_in(1),
      I3 => \u_b[16]_i_2_n_0\,
      I4 => \r_buf_reg_n_0_[6]\,
      I5 => \u_b[6]_i_2_n_0\,
      O => u_b(6)
    );
\u_b[6]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F8F8F88800000000"
    )
        port map (
      I0 => data2(6),
      I1 => p_0_in(4),
      I2 => \i_buf_reg_n_0_[6]\,
      I3 => p_0_in(6),
      I4 => p_0_in(5),
      I5 => \u_a[17]_i_2_n_0\,
      O => \u_b[6]_i_2_n_0\
    );
\u_b[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFF808080"
    )
        port map (
      I0 => data0(7),
      I1 => \u_a[17]_i_2_n_0\,
      I2 => p_0_in(1),
      I3 => \u_b[16]_i_2_n_0\,
      I4 => \r_buf_reg_n_0_[7]\,
      I5 => \u_b[7]_i_2_n_0\,
      O => u_b(7)
    );
\u_b[7]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F8F8F88800000000"
    )
        port map (
      I0 => data2(7),
      I1 => p_0_in(4),
      I2 => \i_buf_reg_n_0_[7]\,
      I3 => p_0_in(6),
      I4 => p_0_in(5),
      I5 => \u_a[17]_i_2_n_0\,
      O => \u_b[7]_i_2_n_0\
    );
\u_b[8]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFF808080"
    )
        port map (
      I0 => data0(8),
      I1 => \u_a[17]_i_2_n_0\,
      I2 => p_0_in(1),
      I3 => \u_b[16]_i_2_n_0\,
      I4 => \r_buf_reg_n_0_[8]\,
      I5 => \u_b[8]_i_2_n_0\,
      O => u_b(8)
    );
\u_b[8]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F8F8F88800000000"
    )
        port map (
      I0 => data2(8),
      I1 => p_0_in(4),
      I2 => \i_buf_reg_n_0_[8]\,
      I3 => p_0_in(6),
      I4 => p_0_in(5),
      I5 => \u_a[17]_i_2_n_0\,
      O => \u_b[8]_i_2_n_0\
    );
\u_b[9]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFF808080"
    )
        port map (
      I0 => data0(9),
      I1 => \u_a[17]_i_2_n_0\,
      I2 => p_0_in(1),
      I3 => \u_b[16]_i_2_n_0\,
      I4 => \r_buf_reg_n_0_[9]\,
      I5 => \u_b[9]_i_2_n_0\,
      O => u_b(9)
    );
\u_b[9]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F8F8F88800000000"
    )
        port map (
      I0 => data2(9),
      I1 => p_0_in(4),
      I2 => \i_buf_reg_n_0_[9]\,
      I3 => p_0_in(6),
      I4 => p_0_in(5),
      I5 => \u_a[17]_i_2_n_0\,
      O => \u_b[9]_i_2_n_0\
    );
\u_b_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_rst,
      D => u_b(0),
      Q => \u_b_reg_n_0_[0]\
    );
\u_b_reg[10]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_rst,
      D => u_b(10),
      Q => \u_b_reg_n_0_[10]\
    );
\u_b_reg[11]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_rst,
      D => u_b(11),
      Q => \u_b_reg_n_0_[11]\
    );
\u_b_reg[12]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_rst,
      D => u_b(12),
      Q => \u_b_reg_n_0_[12]\
    );
\u_b_reg[13]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_rst,
      D => u_b(13),
      Q => \u_b_reg_n_0_[13]\
    );
\u_b_reg[14]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_rst,
      D => u_b(14),
      Q => \u_b_reg_n_0_[14]\
    );
\u_b_reg[15]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_rst,
      D => u_b(15),
      Q => \u_b_reg_n_0_[15]\
    );
\u_b_reg[16]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_rst,
      D => u_b(16),
      Q => \u_b_reg_n_0_[16]\
    );
\u_b_reg[17]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_rst,
      D => u_b(17),
      Q => \u_b_reg_n_0_[17]\
    );
\u_b_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_rst,
      D => u_b(1),
      Q => \u_b_reg_n_0_[1]\
    );
\u_b_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_rst,
      D => u_b(2),
      Q => \u_b_reg_n_0_[2]\
    );
\u_b_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_rst,
      D => u_b(3),
      Q => \u_b_reg_n_0_[3]\
    );
\u_b_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_rst,
      D => u_b(4),
      Q => \u_b_reg_n_0_[4]\
    );
\u_b_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_rst,
      D => u_b(5),
      Q => \u_b_reg_n_0_[5]\
    );
\u_b_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_rst,
      D => u_b(6),
      Q => \u_b_reg_n_0_[6]\
    );
\u_b_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_rst,
      D => u_b(7),
      Q => \u_b_reg_n_0_[7]\
    );
\u_b_reg[8]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_rst,
      D => u_b(8),
      Q => \u_b_reg_n_0_[8]\
    );
\u_b_reg[9]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_rst,
      D => u_b(9),
      Q => \u_b_reg_n_0_[9]\
    );
\u_c[47]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000016"
    )
        port map (
      I0 => p_0_in(7),
      I1 => p_0_in(6),
      I2 => p_0_in(5),
      I3 => p_0_in(2),
      I4 => p_0_in(1),
      O => \u_c[47]_i_2_n_0\
    );
\u_c_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_rst,
      D => u_c(0),
      Q => \u_c_reg_n_0_[0]\
    );
\u_c_reg[10]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_rst,
      D => u_c(10),
      Q => \u_c_reg_n_0_[10]\
    );
\u_c_reg[11]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_rst,
      D => u_c(11),
      Q => \u_c_reg_n_0_[11]\
    );
\u_c_reg[12]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_rst,
      D => u_c(12),
      Q => \u_c_reg_n_0_[12]\
    );
\u_c_reg[13]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_rst,
      D => u_c(13),
      Q => \u_c_reg_n_0_[13]\
    );
\u_c_reg[14]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_rst,
      D => u_c(14),
      Q => \u_c_reg_n_0_[14]\
    );
\u_c_reg[15]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_rst,
      D => u_c(15),
      Q => \u_c_reg_n_0_[15]\
    );
\u_c_reg[16]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_rst,
      D => u_c(16),
      Q => \u_c_reg_n_0_[16]\
    );
\u_c_reg[17]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_rst,
      D => u_c(17),
      Q => \u_c_reg_n_0_[17]\
    );
\u_c_reg[18]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_rst,
      D => u_c(18),
      Q => \u_c_reg_n_0_[18]\
    );
\u_c_reg[19]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_rst,
      D => u_c(19),
      Q => \u_c_reg_n_0_[19]\
    );
\u_c_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_rst,
      D => u_c(1),
      Q => \u_c_reg_n_0_[1]\
    );
\u_c_reg[20]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_rst,
      D => u_c(20),
      Q => \u_c_reg_n_0_[20]\
    );
\u_c_reg[21]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_rst,
      D => u_c(21),
      Q => \u_c_reg_n_0_[21]\
    );
\u_c_reg[22]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_rst,
      D => u_c(22),
      Q => \u_c_reg_n_0_[22]\
    );
\u_c_reg[23]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_rst,
      D => u_c(23),
      Q => \u_c_reg_n_0_[23]\
    );
\u_c_reg[24]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_rst,
      D => u_c(24),
      Q => \u_c_reg_n_0_[24]\
    );
\u_c_reg[25]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_rst,
      D => u_c(25),
      Q => \u_c_reg_n_0_[25]\
    );
\u_c_reg[26]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_rst,
      D => u_c(26),
      Q => \u_c_reg_n_0_[26]\
    );
\u_c_reg[27]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_rst,
      D => u_c(27),
      Q => \u_c_reg_n_0_[27]\
    );
\u_c_reg[28]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_rst,
      D => u_c(28),
      Q => \u_c_reg_n_0_[28]\
    );
\u_c_reg[29]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_rst,
      D => u_c(29),
      Q => \u_c_reg_n_0_[29]\
    );
\u_c_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_rst,
      D => u_c(2),
      Q => \u_c_reg_n_0_[2]\
    );
\u_c_reg[30]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_rst,
      D => u_c(30),
      Q => \u_c_reg_n_0_[30]\
    );
\u_c_reg[31]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_rst,
      D => u_c(31),
      Q => \u_c_reg_n_0_[31]\
    );
\u_c_reg[32]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_rst,
      D => u_c(32),
      Q => \u_c_reg_n_0_[32]\
    );
\u_c_reg[33]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_rst,
      D => u_c(33),
      Q => \u_c_reg_n_0_[33]\
    );
\u_c_reg[34]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_rst,
      D => u_c(34),
      Q => \u_c_reg_n_0_[34]\
    );
\u_c_reg[35]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_rst,
      D => u_c(35),
      Q => \u_c_reg_n_0_[35]\
    );
\u_c_reg[36]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_rst,
      D => u_c(36),
      Q => \u_c_reg_n_0_[36]\
    );
\u_c_reg[37]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_rst,
      D => u_c(37),
      Q => \u_c_reg_n_0_[37]\
    );
\u_c_reg[38]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_rst,
      D => u_c(38),
      Q => \u_c_reg_n_0_[38]\
    );
\u_c_reg[39]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_rst,
      D => u_c(39),
      Q => \u_c_reg_n_0_[39]\
    );
\u_c_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_rst,
      D => u_c(3),
      Q => \u_c_reg_n_0_[3]\
    );
\u_c_reg[40]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_rst,
      D => u_c(40),
      Q => \u_c_reg_n_0_[40]\
    );
\u_c_reg[41]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_rst,
      D => u_c(41),
      Q => \u_c_reg_n_0_[41]\
    );
\u_c_reg[42]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_rst,
      D => u_c(42),
      Q => \u_c_reg_n_0_[42]\
    );
\u_c_reg[43]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_rst,
      D => u_c(43),
      Q => \u_c_reg_n_0_[43]\
    );
\u_c_reg[44]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_rst,
      D => u_c(44),
      Q => \u_c_reg_n_0_[44]\
    );
\u_c_reg[45]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_rst,
      D => u_c(45),
      Q => \u_c_reg_n_0_[45]\
    );
\u_c_reg[46]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_rst,
      D => u_c(46),
      Q => \u_c_reg_n_0_[46]\
    );
\u_c_reg[47]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_rst,
      D => u_c(47),
      Q => \u_c_reg_n_0_[47]\
    );
\u_c_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_rst,
      D => u_c(4),
      Q => \u_c_reg_n_0_[4]\
    );
\u_c_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_rst,
      D => u_c(5),
      Q => \u_c_reg_n_0_[5]\
    );
\u_c_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_rst,
      D => u_c(6),
      Q => \u_c_reg_n_0_[6]\
    );
\u_c_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_rst,
      D => u_c(7),
      Q => \u_c_reg_n_0_[7]\
    );
\u_c_reg[8]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_rst,
      D => u_c(8),
      Q => \u_c_reg_n_0_[8]\
    );
\u_c_reg[9]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_rst,
      D => u_c(9),
      Q => \u_c_reg_n_0_[9]\
    );
u_dsp48_mul_add_ip: entity work.complex_abs_power2_35_1dsp_ip_dsp48_mul_add_ip
     port map (
      D(47 downto 0) => u_c(47 downto 0),
      Q(17) => \u_a_reg_n_0_[17]\,
      Q(16) => \u_a_reg_n_0_[16]\,
      Q(15) => \u_a_reg_n_0_[15]\,
      Q(14) => \u_a_reg_n_0_[14]\,
      Q(13) => \u_a_reg_n_0_[13]\,
      Q(12) => \u_a_reg_n_0_[12]\,
      Q(11) => \u_a_reg_n_0_[11]\,
      Q(10) => \u_a_reg_n_0_[10]\,
      Q(9) => \u_a_reg_n_0_[9]\,
      Q(8) => \u_a_reg_n_0_[8]\,
      Q(7) => \u_a_reg_n_0_[7]\,
      Q(6) => \u_a_reg_n_0_[6]\,
      Q(5) => \u_a_reg_n_0_[5]\,
      Q(4) => \u_a_reg_n_0_[4]\,
      Q(3) => \u_a_reg_n_0_[3]\,
      Q(2) => \u_a_reg_n_0_[2]\,
      Q(1) => \u_a_reg_n_0_[1]\,
      Q(0) => \u_a_reg_n_0_[0]\,
      \en_buf_reg[6]\ => \u_c[47]_i_2_n_0\,
      \en_buf_reg[9]\(4 downto 2) => p_0_in(10 downto 8),
      \en_buf_reg[9]\(1 downto 0) => p_0_in(4 downto 3),
      i_clk => i_clk,
      \p_in_reg[69]\(69) => u_dsp48_mul_add_ip_n_48,
      \p_in_reg[69]\(68) => u_dsp48_mul_add_ip_n_49,
      \p_in_reg[69]\(67) => u_dsp48_mul_add_ip_n_50,
      \p_in_reg[69]\(66) => u_dsp48_mul_add_ip_n_51,
      \p_in_reg[69]\(65) => u_dsp48_mul_add_ip_n_52,
      \p_in_reg[69]\(64) => u_dsp48_mul_add_ip_n_53,
      \p_in_reg[69]\(63) => u_dsp48_mul_add_ip_n_54,
      \p_in_reg[69]\(62) => u_dsp48_mul_add_ip_n_55,
      \p_in_reg[69]\(61) => u_dsp48_mul_add_ip_n_56,
      \p_in_reg[69]\(60) => u_dsp48_mul_add_ip_n_57,
      \p_in_reg[69]\(59) => u_dsp48_mul_add_ip_n_58,
      \p_in_reg[69]\(58) => u_dsp48_mul_add_ip_n_59,
      \p_in_reg[69]\(57) => u_dsp48_mul_add_ip_n_60,
      \p_in_reg[69]\(56) => u_dsp48_mul_add_ip_n_61,
      \p_in_reg[69]\(55) => u_dsp48_mul_add_ip_n_62,
      \p_in_reg[69]\(54) => u_dsp48_mul_add_ip_n_63,
      \p_in_reg[69]\(53) => u_dsp48_mul_add_ip_n_64,
      \p_in_reg[69]\(52) => u_dsp48_mul_add_ip_n_65,
      \p_in_reg[69]\(51) => u_dsp48_mul_add_ip_n_66,
      \p_in_reg[69]\(50) => u_dsp48_mul_add_ip_n_67,
      \p_in_reg[69]\(49) => u_dsp48_mul_add_ip_n_68,
      \p_in_reg[69]\(48) => u_dsp48_mul_add_ip_n_69,
      \p_in_reg[69]\(47) => u_dsp48_mul_add_ip_n_70,
      \p_in_reg[69]\(46) => u_dsp48_mul_add_ip_n_71,
      \p_in_reg[69]\(45) => u_dsp48_mul_add_ip_n_72,
      \p_in_reg[69]\(44) => u_dsp48_mul_add_ip_n_73,
      \p_in_reg[69]\(43) => u_dsp48_mul_add_ip_n_74,
      \p_in_reg[69]\(42) => u_dsp48_mul_add_ip_n_75,
      \p_in_reg[69]\(41) => u_dsp48_mul_add_ip_n_76,
      \p_in_reg[69]\(40) => u_dsp48_mul_add_ip_n_77,
      \p_in_reg[69]\(39) => u_dsp48_mul_add_ip_n_78,
      \p_in_reg[69]\(38) => u_dsp48_mul_add_ip_n_79,
      \p_in_reg[69]\(37) => u_dsp48_mul_add_ip_n_80,
      \p_in_reg[69]\(36) => u_dsp48_mul_add_ip_n_81,
      \p_in_reg[69]\(35) => u_dsp48_mul_add_ip_n_82,
      \p_in_reg[69]\(34) => u_dsp48_mul_add_ip_n_83,
      \p_in_reg[69]\(33) => u_dsp48_mul_add_ip_n_84,
      \p_in_reg[69]\(32) => u_dsp48_mul_add_ip_n_85,
      \p_in_reg[69]\(31) => u_dsp48_mul_add_ip_n_86,
      \p_in_reg[69]\(30) => u_dsp48_mul_add_ip_n_87,
      \p_in_reg[69]\(29) => u_dsp48_mul_add_ip_n_88,
      \p_in_reg[69]\(28) => u_dsp48_mul_add_ip_n_89,
      \p_in_reg[69]\(27) => u_dsp48_mul_add_ip_n_90,
      \p_in_reg[69]\(26) => u_dsp48_mul_add_ip_n_91,
      \p_in_reg[69]\(25) => u_dsp48_mul_add_ip_n_92,
      \p_in_reg[69]\(24) => u_dsp48_mul_add_ip_n_93,
      \p_in_reg[69]\(23) => u_dsp48_mul_add_ip_n_94,
      \p_in_reg[69]\(22) => u_dsp48_mul_add_ip_n_95,
      \p_in_reg[69]\(21) => u_dsp48_mul_add_ip_n_96,
      \p_in_reg[69]\(20) => u_dsp48_mul_add_ip_n_97,
      \p_in_reg[69]\(19) => u_dsp48_mul_add_ip_n_98,
      \p_in_reg[69]\(18) => u_dsp48_mul_add_ip_n_99,
      \p_in_reg[69]\(17) => u_dsp48_mul_add_ip_n_100,
      \p_in_reg[69]\(16) => u_dsp48_mul_add_ip_n_101,
      \p_in_reg[69]\(15) => u_dsp48_mul_add_ip_n_102,
      \p_in_reg[69]\(14) => u_dsp48_mul_add_ip_n_103,
      \p_in_reg[69]\(13) => u_dsp48_mul_add_ip_n_104,
      \p_in_reg[69]\(12) => u_dsp48_mul_add_ip_n_105,
      \p_in_reg[69]\(11) => u_dsp48_mul_add_ip_n_106,
      \p_in_reg[69]\(10) => u_dsp48_mul_add_ip_n_107,
      \p_in_reg[69]\(9) => u_dsp48_mul_add_ip_n_108,
      \p_in_reg[69]\(8) => u_dsp48_mul_add_ip_n_109,
      \p_in_reg[69]\(7) => u_dsp48_mul_add_ip_n_110,
      \p_in_reg[69]\(6) => u_dsp48_mul_add_ip_n_111,
      \p_in_reg[69]\(5) => u_dsp48_mul_add_ip_n_112,
      \p_in_reg[69]\(4) => u_dsp48_mul_add_ip_n_113,
      \p_in_reg[69]\(3) => u_dsp48_mul_add_ip_n_114,
      \p_in_reg[69]\(2) => u_dsp48_mul_add_ip_n_115,
      \p_in_reg[69]\(1) => u_dsp48_mul_add_ip_n_116,
      \p_in_reg[69]\(0) => u_dsp48_mul_add_ip_n_117,
      \u_b_reg[17]\(17) => \u_b_reg_n_0_[17]\,
      \u_b_reg[17]\(16) => \u_b_reg_n_0_[16]\,
      \u_b_reg[17]\(15) => \u_b_reg_n_0_[15]\,
      \u_b_reg[17]\(14) => \u_b_reg_n_0_[14]\,
      \u_b_reg[17]\(13) => \u_b_reg_n_0_[13]\,
      \u_b_reg[17]\(12) => \u_b_reg_n_0_[12]\,
      \u_b_reg[17]\(11) => \u_b_reg_n_0_[11]\,
      \u_b_reg[17]\(10) => \u_b_reg_n_0_[10]\,
      \u_b_reg[17]\(9) => \u_b_reg_n_0_[9]\,
      \u_b_reg[17]\(8) => \u_b_reg_n_0_[8]\,
      \u_b_reg[17]\(7) => \u_b_reg_n_0_[7]\,
      \u_b_reg[17]\(6) => \u_b_reg_n_0_[6]\,
      \u_b_reg[17]\(5) => \u_b_reg_n_0_[5]\,
      \u_b_reg[17]\(4) => \u_b_reg_n_0_[4]\,
      \u_b_reg[17]\(3) => \u_b_reg_n_0_[3]\,
      \u_b_reg[17]\(2) => \u_b_reg_n_0_[2]\,
      \u_b_reg[17]\(1) => \u_b_reg_n_0_[1]\,
      \u_b_reg[17]\(0) => \u_b_reg_n_0_[0]\,
      \u_c_reg[47]\(47) => \u_c_reg_n_0_[47]\,
      \u_c_reg[47]\(46) => \u_c_reg_n_0_[46]\,
      \u_c_reg[47]\(45) => \u_c_reg_n_0_[45]\,
      \u_c_reg[47]\(44) => \u_c_reg_n_0_[44]\,
      \u_c_reg[47]\(43) => \u_c_reg_n_0_[43]\,
      \u_c_reg[47]\(42) => \u_c_reg_n_0_[42]\,
      \u_c_reg[47]\(41) => \u_c_reg_n_0_[41]\,
      \u_c_reg[47]\(40) => \u_c_reg_n_0_[40]\,
      \u_c_reg[47]\(39) => \u_c_reg_n_0_[39]\,
      \u_c_reg[47]\(38) => \u_c_reg_n_0_[38]\,
      \u_c_reg[47]\(37) => \u_c_reg_n_0_[37]\,
      \u_c_reg[47]\(36) => \u_c_reg_n_0_[36]\,
      \u_c_reg[47]\(35) => \u_c_reg_n_0_[35]\,
      \u_c_reg[47]\(34) => \u_c_reg_n_0_[34]\,
      \u_c_reg[47]\(33) => \u_c_reg_n_0_[33]\,
      \u_c_reg[47]\(32) => \u_c_reg_n_0_[32]\,
      \u_c_reg[47]\(31) => \u_c_reg_n_0_[31]\,
      \u_c_reg[47]\(30) => \u_c_reg_n_0_[30]\,
      \u_c_reg[47]\(29) => \u_c_reg_n_0_[29]\,
      \u_c_reg[47]\(28) => \u_c_reg_n_0_[28]\,
      \u_c_reg[47]\(27) => \u_c_reg_n_0_[27]\,
      \u_c_reg[47]\(26) => \u_c_reg_n_0_[26]\,
      \u_c_reg[47]\(25) => \u_c_reg_n_0_[25]\,
      \u_c_reg[47]\(24) => \u_c_reg_n_0_[24]\,
      \u_c_reg[47]\(23) => \u_c_reg_n_0_[23]\,
      \u_c_reg[47]\(22) => \u_c_reg_n_0_[22]\,
      \u_c_reg[47]\(21) => \u_c_reg_n_0_[21]\,
      \u_c_reg[47]\(20) => \u_c_reg_n_0_[20]\,
      \u_c_reg[47]\(19) => \u_c_reg_n_0_[19]\,
      \u_c_reg[47]\(18) => \u_c_reg_n_0_[18]\,
      \u_c_reg[47]\(17) => \u_c_reg_n_0_[17]\,
      \u_c_reg[47]\(16) => \u_c_reg_n_0_[16]\,
      \u_c_reg[47]\(15) => \u_c_reg_n_0_[15]\,
      \u_c_reg[47]\(14) => \u_c_reg_n_0_[14]\,
      \u_c_reg[47]\(13) => \u_c_reg_n_0_[13]\,
      \u_c_reg[47]\(12) => \u_c_reg_n_0_[12]\,
      \u_c_reg[47]\(11) => \u_c_reg_n_0_[11]\,
      \u_c_reg[47]\(10) => \u_c_reg_n_0_[10]\,
      \u_c_reg[47]\(9) => \u_c_reg_n_0_[9]\,
      \u_c_reg[47]\(8) => \u_c_reg_n_0_[8]\,
      \u_c_reg[47]\(7) => \u_c_reg_n_0_[7]\,
      \u_c_reg[47]\(6) => \u_c_reg_n_0_[6]\,
      \u_c_reg[47]\(5) => \u_c_reg_n_0_[5]\,
      \u_c_reg[47]\(4) => \u_c_reg_n_0_[4]\,
      \u_c_reg[47]\(3) => \u_c_reg_n_0_[3]\,
      \u_c_reg[47]\(2) => \u_c_reg_n_0_[2]\,
      \u_c_reg[47]\(1) => \u_c_reg_n_0_[1]\,
      \u_c_reg[47]\(0) => \u_c_reg_n_0_[0]\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity complex_abs_power2_35_1dsp_ip is
  port (
    i_clk : in STD_LOGIC;
    i_rst : in STD_LOGIC;
    i_en : in STD_LOGIC;
    i_r : in STD_LOGIC_VECTOR ( 34 downto 0 );
    i_i : in STD_LOGIC_VECTOR ( 34 downto 0 );
    o_p_en : out STD_LOGIC;
    o_p : out STD_LOGIC_VECTOR ( 69 downto 0 )
  );
  attribute NotValidForBitStream : boolean;
  attribute NotValidForBitStream of complex_abs_power2_35_1dsp_ip : entity is true;
  attribute CHECK_LICENSE_TYPE : string;
  attribute CHECK_LICENSE_TYPE of complex_abs_power2_35_1dsp_ip : entity is "complex_abs_power2_35_1dsp_ip,complex_abs_power2_35_1dsp,{}";
  attribute CORE_GENERATION_INFO : string;
  attribute CORE_GENERATION_INFO of complex_abs_power2_35_1dsp_ip : entity is "complex_abs_power2_35_1dsp_ip,complex_abs_power2_35_1dsp,{x_ipProduct=Vivado 2015.2.1,x_ipVendor=xilinx.com,x_ipLibrary=user,x_ipName=complex_abs_power2_35_1dsp,x_ipVersion=1.0,x_ipCoreRevision=2,x_ipLanguage=VERILOG,x_ipSimLanguage=VERILOG}";
  attribute DowngradeIPIdentifiedWarnings : string;
  attribute DowngradeIPIdentifiedWarnings of complex_abs_power2_35_1dsp_ip : entity is "yes";
  attribute X_CORE_INFO : string;
  attribute X_CORE_INFO of complex_abs_power2_35_1dsp_ip : entity is "complex_abs_power2_35_1dsp,Vivado 2015.2.1";
end complex_abs_power2_35_1dsp_ip;

architecture STRUCTURE of complex_abs_power2_35_1dsp_ip is
begin
inst: entity work.complex_abs_power2_35_1dsp_ip_complex_abs_power2_35_1dsp
     port map (
      i_clk => i_clk,
      i_en => i_en,
      i_i(34 downto 0) => i_i(34 downto 0),
      i_r(34 downto 0) => i_r(34 downto 0),
      i_rst => i_rst,
      o_p(69 downto 0) => o_p(69 downto 0),
      o_p_en => o_p_en
    );
end STRUCTURE;
