# Generated by Yosys 0.55+46 (git sha1 aa1daa702, g++ 11.4.0-1ubuntu1~22.04 -fPIC -O3)
autoidx 1
attribute \src "dut.sv:1.1-14.10"
module \code_hdl_models_decoder_2to4_gates
  attribute \src "dut.sv:1.48-1.50"
  wire output 3 \f0
  attribute \src "dut.sv:1.51-1.53"
  wire output 4 \f1
  attribute \src "dut.sv:1.54-1.56"
  wire output 5 \f2
  attribute \src "dut.sv:1.57-1.59"
  wire output 6 \f3
  attribute \src "dut.sv:5.6-5.8"
  wire \n1
  attribute \src "dut.sv:5.9-5.11"
  wire \n2
  attribute \src "dut.sv:1.44-1.45"
  wire input 1 \x
  attribute \src "dut.sv:1.46-1.47"
  wire input 2 \y
  attribute \src "dut.sv:9.5-9.18"
  cell $_AND_ \a1
    connect \A \n1
    connect \B \n2
    connect \Y \f0
  end
  attribute \src "dut.sv:10.5-10.17"
  cell $_AND_ \a2
    connect \A \n1
    connect \B \y
    connect \Y \f1
  end
  attribute \src "dut.sv:11.5-11.17"
  cell $_AND_ \a3
    connect \A \x
    connect \B \n2
    connect \Y \f2
  end
  attribute \src "dut.sv:12.5-12.16"
  cell $_AND_ \a4
    connect \A \x
    connect \B \y
    connect \Y \f3
  end
  attribute \src "dut.sv:7.5-7.14"
  cell $_NOT_ \i1
    connect \A \x
    connect \Y \n1
  end
  attribute \src "dut.sv:8.5-8.14"
  cell $_NOT_ \i2
    connect \A \y
    connect \Y \n2
  end
end
