#-----------------------------------------------------------
# Vivado v2024.2 (64-bit)
# SW Build 5239630 on Fri Nov 08 22:35:27 MST 2024
# IP Build 5239520 on Sun Nov 10 16:12:51 MST 2024
# SharedData Build 5239561 on Fri Nov 08 14:39:27 MST 2024
# Start of session at: Tue Jan  7 09:23:44 2025
# Process ID         : 26016
# Current directory  : F:/FPGA_Projects/UART_COMD_A735T
# Command line       : vivado.exe -gui_launcher_event rodinguilauncherevent26568 F:\FPGA_Projects\UART_COMD_A735T\UART_COMD_A735T.xpr
# Log file           : F:/FPGA_Projects/UART_COMD_A735T/vivado.log
# Journal file       : F:/FPGA_Projects/UART_COMD_A735T\vivado.jou
# Running On         : DESKTOP-QQS53RN
# Platform           : Windows Server 2016 or Windows 10
# Operating System   : 19045
# Processor Detail   : AMD Ryzen 5 3600 6-Core Processor              
# CPU Frequency      : 3600 MHz
# CPU Physical cores : 6
# CPU Logical cores  : 12
# Host memory        : 34282 MB
# Swap memory        : 5100 MB
# Total Virtual      : 39382 MB
# Available Virtual  : 13990 MB
#-----------------------------------------------------------
start_gui
open_project F:/FPGA_Projects/UART_COMD_A735T/UART_COMD_A735T.xpr
INFO: [filemgmt 56-3] Default IP Output Path : Could not find the directory 'F:/FPGA_Projects/UART_COMD_A735T/UART_COMD_A735T.gen/sources_1'.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'F:/Vivado/2024.2/data/ip'.
update_compile_order -fileset sources_1
exit
INFO: [Common 17-206] Exiting Vivado at Tue Jan  7 20:01:47 2025...
