Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.1 (win64) Build 3865809 Sun May  7 15:05:29 MDT 2023
| Date         : Fri Feb 28 17:29:50 2025
| Host         : DESKTOP-R2MU3CQ running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file d_control_gripper_timing_summary_routed.rpt -pb d_control_gripper_timing_summary_routed.pb -rpx d_control_gripper_timing_summary_routed.rpx -warn_on_violation
| Design       : d_control_gripper
| Device       : 7a200t-fbg484
| Speed File   : -2  PRODUCTION 1.23 2018-06-13
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule      Severity          Description                                         Violations  
--------  ----------------  --------------------------------------------------  ----------  
TIMING-2  Critical Warning  Invalid primary clock source pin                    1           
TIMING-4  Critical Warning  Invalid primary clock redefinition on a clock tree  1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (3)
6. checking no_output_delay (2)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (3)
------------------------------
 There are 3 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (2)
-------------------------------
 There are 2 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.200        0.000                      0               159938        0.021        0.000                      0               159938        1.100        0.000                       0                 83567  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                        Waveform(ns)         Period(ns)      Frequency(MHz)
-----                        ------------         ----------      --------------
clk_wiz_0_inst/inst/clk_in1  {0.000 2.500}        5.000           200.000         
  clk_out1_clk_wiz_0         {0.000 5.000}        10.000          100.000         
  clkfbout_clk_wiz_0         {0.000 5.000}        10.000          100.000         
sys_clk_p                    {0.000 2.500}        5.000           200.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                            WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                            -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_wiz_0_inst/inst/clk_in1                                                                                                                                                    1.100        0.000                       0                     1  
  clk_out1_clk_wiz_0               0.200        0.000                      0               159938        0.021        0.000                      0               159938        4.146        0.000                       0                 83563  
  clkfbout_clk_wiz_0                                                                                                                                                           8.408        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group          From Clock          To Clock          
----------          ----------          --------          
(none)              clk_out1_clk_wiz_0                      
(none)              clkfbout_clk_wiz_0                      
(none)                                  clk_out1_clk_wiz_0  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_wiz_0_inst/inst/clk_in1
  To Clock:  clk_wiz_0_inst/inst/clk_in1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        1.100ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_wiz_0_inst/inst/clk_in1
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { clk_wiz_0_inst/inst/clk_in1 }

Check Type        Corner  Lib Pin           Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     PLLE2_ADV/CLKIN1  n/a            1.249         5.000       3.751      PLLE2_ADV_X1Y2  clk_wiz_0_inst/inst/plle2_adv_inst/CLKIN1
Max Period        n/a     PLLE2_ADV/CLKIN1  n/a            52.633        5.000       47.633     PLLE2_ADV_X1Y2  clk_wiz_0_inst/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Slow    PLLE2_ADV/CLKIN1  n/a            1.400         2.500       1.100      PLLE2_ADV_X1Y2  clk_wiz_0_inst/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Fast    PLLE2_ADV/CLKIN1  n/a            1.400         2.500       1.100      PLLE2_ADV_X1Y2  clk_wiz_0_inst/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Slow    PLLE2_ADV/CLKIN1  n/a            1.400         2.500       1.100      PLLE2_ADV_X1Y2  clk_wiz_0_inst/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Fast    PLLE2_ADV/CLKIN1  n/a            1.400         2.500       1.100      PLLE2_ADV_X1Y2  clk_wiz_0_inst/inst/plle2_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        0.200ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.021ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.146ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.200ns  (required time - arrival time)
  Source:                 data_recorder_inst/pds_pk_flag_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            data_recorder_inst/genblk5[20].genblk1[0].pds_pkd_reg[331]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        9.758ns  (logic 0.433ns (4.437%)  route 9.325ns (95.563%))
  Logic Levels:           0  
  Clock Path Skew:        0.171ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.774ns = ( 7.226 - 10.000 ) 
    Source Clock Delay      (SCD):    -3.540ns
    Clock Pessimism Removal (CPR):    -0.595ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.137ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUFDS                       0.000     0.000 r  sys_clk_ibufgds/O
                         net (fo=1, routed)           1.080     1.080    clk_wiz_0_inst/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.594    -6.513 r  clk_wiz_0_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.522    -4.992    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -4.911 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=83561, routed)       1.370    -3.540    data_recorder_inst/clk_out1
    SLICE_X80Y159        FDCE                                         r  data_recorder_inst/pds_pk_flag_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y159        FDCE (Prop_fdce_C_Q)         0.433    -3.107 r  data_recorder_inst/pds_pk_flag_reg/Q
                         net (fo=6769, routed)        9.325     6.217    data_recorder_inst/E[0]
    SLICE_X154Y204       FDCE                                         r  data_recorder_inst/genblk5[20].genblk1[0].pds_pkd_reg[331]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    R4                   IBUFDS                       0.000    10.000 r  sys_clk_ibufgds/O
                         net (fo=1, routed)           1.019    11.019    clk_wiz_0_inst/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.853     4.165 r  clk_wiz_0_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.449     5.615    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     5.692 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=83561, routed)       1.534     7.226    data_recorder_inst/clk_out1
    SLICE_X154Y204       FDCE                                         r  data_recorder_inst/genblk5[20].genblk1[0].pds_pkd_reg[331]/C
                         clock pessimism             -0.595     6.630    
                         clock uncertainty           -0.077     6.553    
    SLICE_X154Y204       FDCE (Setup_fdce_C_CE)      -0.136     6.417    data_recorder_inst/genblk5[20].genblk1[0].pds_pkd_reg[331]
  -------------------------------------------------------------------
                         required time                          6.417    
                         arrival time                          -6.217    
  -------------------------------------------------------------------
                         slack                                  0.200    

Slack (MET) :             0.200ns  (required time - arrival time)
  Source:                 data_recorder_inst/pds_pk_flag_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            data_recorder_inst/genblk5[21].genblk1[12].pds_pkd_reg[5532]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        9.758ns  (logic 0.433ns (4.437%)  route 9.325ns (95.563%))
  Logic Levels:           0  
  Clock Path Skew:        0.171ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.774ns = ( 7.226 - 10.000 ) 
    Source Clock Delay      (SCD):    -3.540ns
    Clock Pessimism Removal (CPR):    -0.595ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.137ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUFDS                       0.000     0.000 r  sys_clk_ibufgds/O
                         net (fo=1, routed)           1.080     1.080    clk_wiz_0_inst/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.594    -6.513 r  clk_wiz_0_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.522    -4.992    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -4.911 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=83561, routed)       1.370    -3.540    data_recorder_inst/clk_out1
    SLICE_X80Y159        FDCE                                         r  data_recorder_inst/pds_pk_flag_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y159        FDCE (Prop_fdce_C_Q)         0.433    -3.107 r  data_recorder_inst/pds_pk_flag_reg/Q
                         net (fo=6769, routed)        9.325     6.217    data_recorder_inst/E[0]
    SLICE_X154Y204       FDCE                                         r  data_recorder_inst/genblk5[21].genblk1[12].pds_pkd_reg[5532]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    R4                   IBUFDS                       0.000    10.000 r  sys_clk_ibufgds/O
                         net (fo=1, routed)           1.019    11.019    clk_wiz_0_inst/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.853     4.165 r  clk_wiz_0_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.449     5.615    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     5.692 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=83561, routed)       1.534     7.226    data_recorder_inst/clk_out1
    SLICE_X154Y204       FDCE                                         r  data_recorder_inst/genblk5[21].genblk1[12].pds_pkd_reg[5532]/C
                         clock pessimism             -0.595     6.630    
                         clock uncertainty           -0.077     6.553    
    SLICE_X154Y204       FDCE (Setup_fdce_C_CE)      -0.136     6.417    data_recorder_inst/genblk5[21].genblk1[12].pds_pkd_reg[5532]
  -------------------------------------------------------------------
                         required time                          6.417    
                         arrival time                          -6.217    
  -------------------------------------------------------------------
                         slack                                  0.200    

Slack (MET) :             0.200ns  (required time - arrival time)
  Source:                 data_recorder_inst/pds_pk_flag_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            data_recorder_inst/genblk5[21].genblk1[6].pds_pkd_reg[2936]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        9.758ns  (logic 0.433ns (4.437%)  route 9.325ns (95.563%))
  Logic Levels:           0  
  Clock Path Skew:        0.171ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.774ns = ( 7.226 - 10.000 ) 
    Source Clock Delay      (SCD):    -3.540ns
    Clock Pessimism Removal (CPR):    -0.595ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.137ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUFDS                       0.000     0.000 r  sys_clk_ibufgds/O
                         net (fo=1, routed)           1.080     1.080    clk_wiz_0_inst/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.594    -6.513 r  clk_wiz_0_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.522    -4.992    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -4.911 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=83561, routed)       1.370    -3.540    data_recorder_inst/clk_out1
    SLICE_X80Y159        FDCE                                         r  data_recorder_inst/pds_pk_flag_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y159        FDCE (Prop_fdce_C_Q)         0.433    -3.107 r  data_recorder_inst/pds_pk_flag_reg/Q
                         net (fo=6769, routed)        9.325     6.217    data_recorder_inst/E[0]
    SLICE_X154Y204       FDCE                                         r  data_recorder_inst/genblk5[21].genblk1[6].pds_pkd_reg[2936]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    R4                   IBUFDS                       0.000    10.000 r  sys_clk_ibufgds/O
                         net (fo=1, routed)           1.019    11.019    clk_wiz_0_inst/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.853     4.165 r  clk_wiz_0_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.449     5.615    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     5.692 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=83561, routed)       1.534     7.226    data_recorder_inst/clk_out1
    SLICE_X154Y204       FDCE                                         r  data_recorder_inst/genblk5[21].genblk1[6].pds_pkd_reg[2936]/C
                         clock pessimism             -0.595     6.630    
                         clock uncertainty           -0.077     6.553    
    SLICE_X154Y204       FDCE (Setup_fdce_C_CE)      -0.136     6.417    data_recorder_inst/genblk5[21].genblk1[6].pds_pkd_reg[2936]
  -------------------------------------------------------------------
                         required time                          6.417    
                         arrival time                          -6.217    
  -------------------------------------------------------------------
                         slack                                  0.200    

Slack (MET) :             0.200ns  (required time - arrival time)
  Source:                 data_recorder_inst/pds_pk_flag_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            data_recorder_inst/genblk5[21].genblk1[6].pds_pkd_reg[2937]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        9.758ns  (logic 0.433ns (4.437%)  route 9.325ns (95.563%))
  Logic Levels:           0  
  Clock Path Skew:        0.171ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.774ns = ( 7.226 - 10.000 ) 
    Source Clock Delay      (SCD):    -3.540ns
    Clock Pessimism Removal (CPR):    -0.595ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.137ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUFDS                       0.000     0.000 r  sys_clk_ibufgds/O
                         net (fo=1, routed)           1.080     1.080    clk_wiz_0_inst/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.594    -6.513 r  clk_wiz_0_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.522    -4.992    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -4.911 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=83561, routed)       1.370    -3.540    data_recorder_inst/clk_out1
    SLICE_X80Y159        FDCE                                         r  data_recorder_inst/pds_pk_flag_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y159        FDCE (Prop_fdce_C_Q)         0.433    -3.107 r  data_recorder_inst/pds_pk_flag_reg/Q
                         net (fo=6769, routed)        9.325     6.217    data_recorder_inst/E[0]
    SLICE_X154Y204       FDCE                                         r  data_recorder_inst/genblk5[21].genblk1[6].pds_pkd_reg[2937]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    R4                   IBUFDS                       0.000    10.000 r  sys_clk_ibufgds/O
                         net (fo=1, routed)           1.019    11.019    clk_wiz_0_inst/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.853     4.165 r  clk_wiz_0_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.449     5.615    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     5.692 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=83561, routed)       1.534     7.226    data_recorder_inst/clk_out1
    SLICE_X154Y204       FDCE                                         r  data_recorder_inst/genblk5[21].genblk1[6].pds_pkd_reg[2937]/C
                         clock pessimism             -0.595     6.630    
                         clock uncertainty           -0.077     6.553    
    SLICE_X154Y204       FDCE (Setup_fdce_C_CE)      -0.136     6.417    data_recorder_inst/genblk5[21].genblk1[6].pds_pkd_reg[2937]
  -------------------------------------------------------------------
                         required time                          6.417    
                         arrival time                          -6.217    
  -------------------------------------------------------------------
                         slack                                  0.200    

Slack (MET) :             0.200ns  (required time - arrival time)
  Source:                 data_recorder_inst/pds_pk_flag_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            data_recorder_inst/genblk5[22].genblk1[2].pds_pkd_reg[1220]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        9.758ns  (logic 0.433ns (4.437%)  route 9.325ns (95.563%))
  Logic Levels:           0  
  Clock Path Skew:        0.171ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.774ns = ( 7.226 - 10.000 ) 
    Source Clock Delay      (SCD):    -3.540ns
    Clock Pessimism Removal (CPR):    -0.595ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.137ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUFDS                       0.000     0.000 r  sys_clk_ibufgds/O
                         net (fo=1, routed)           1.080     1.080    clk_wiz_0_inst/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.594    -6.513 r  clk_wiz_0_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.522    -4.992    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -4.911 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=83561, routed)       1.370    -3.540    data_recorder_inst/clk_out1
    SLICE_X80Y159        FDCE                                         r  data_recorder_inst/pds_pk_flag_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y159        FDCE (Prop_fdce_C_Q)         0.433    -3.107 r  data_recorder_inst/pds_pk_flag_reg/Q
                         net (fo=6769, routed)        9.325     6.217    data_recorder_inst/E[0]
    SLICE_X154Y204       FDCE                                         r  data_recorder_inst/genblk5[22].genblk1[2].pds_pkd_reg[1220]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    R4                   IBUFDS                       0.000    10.000 r  sys_clk_ibufgds/O
                         net (fo=1, routed)           1.019    11.019    clk_wiz_0_inst/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.853     4.165 r  clk_wiz_0_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.449     5.615    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     5.692 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=83561, routed)       1.534     7.226    data_recorder_inst/clk_out1
    SLICE_X154Y204       FDCE                                         r  data_recorder_inst/genblk5[22].genblk1[2].pds_pkd_reg[1220]/C
                         clock pessimism             -0.595     6.630    
                         clock uncertainty           -0.077     6.553    
    SLICE_X154Y204       FDCE (Setup_fdce_C_CE)      -0.136     6.417    data_recorder_inst/genblk5[22].genblk1[2].pds_pkd_reg[1220]
  -------------------------------------------------------------------
                         required time                          6.417    
                         arrival time                          -6.217    
  -------------------------------------------------------------------
                         slack                                  0.200    

Slack (MET) :             0.233ns  (required time - arrival time)
  Source:                 data_recorder_inst/pds_pk_flag_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            data_recorder_inst/genblk5[19].genblk1[0].pds_pkd_reg[304]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        9.689ns  (logic 0.433ns (4.469%)  route 9.256ns (95.531%))
  Logic Levels:           0  
  Clock Path Skew:        0.168ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.777ns = ( 7.223 - 10.000 ) 
    Source Clock Delay      (SCD):    -3.540ns
    Clock Pessimism Removal (CPR):    -0.595ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.137ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUFDS                       0.000     0.000 r  sys_clk_ibufgds/O
                         net (fo=1, routed)           1.080     1.080    clk_wiz_0_inst/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.594    -6.513 r  clk_wiz_0_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.522    -4.992    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -4.911 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=83561, routed)       1.370    -3.540    data_recorder_inst/clk_out1
    SLICE_X80Y159        FDCE                                         r  data_recorder_inst/pds_pk_flag_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y159        FDCE (Prop_fdce_C_Q)         0.433    -3.107 r  data_recorder_inst/pds_pk_flag_reg/Q
                         net (fo=6769, routed)        9.256     6.149    data_recorder_inst/E[0]
    SLICE_X147Y209       FDCE                                         r  data_recorder_inst/genblk5[19].genblk1[0].pds_pkd_reg[304]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    R4                   IBUFDS                       0.000    10.000 r  sys_clk_ibufgds/O
                         net (fo=1, routed)           1.019    11.019    clk_wiz_0_inst/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.853     4.165 r  clk_wiz_0_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.449     5.615    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     5.692 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=83561, routed)       1.531     7.223    data_recorder_inst/clk_out1
    SLICE_X147Y209       FDCE                                         r  data_recorder_inst/genblk5[19].genblk1[0].pds_pkd_reg[304]/C
                         clock pessimism             -0.595     6.627    
                         clock uncertainty           -0.077     6.550    
    SLICE_X147Y209       FDCE (Setup_fdce_C_CE)      -0.168     6.382    data_recorder_inst/genblk5[19].genblk1[0].pds_pkd_reg[304]
  -------------------------------------------------------------------
                         required time                          6.382    
                         arrival time                          -6.149    
  -------------------------------------------------------------------
                         slack                                  0.233    

Slack (MET) :             0.233ns  (required time - arrival time)
  Source:                 data_recorder_inst/pds_pk_flag_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            data_recorder_inst/genblk5[19].genblk1[14].pds_pkd_reg[6364]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        9.689ns  (logic 0.433ns (4.469%)  route 9.256ns (95.531%))
  Logic Levels:           0  
  Clock Path Skew:        0.168ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.777ns = ( 7.223 - 10.000 ) 
    Source Clock Delay      (SCD):    -3.540ns
    Clock Pessimism Removal (CPR):    -0.595ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.137ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUFDS                       0.000     0.000 r  sys_clk_ibufgds/O
                         net (fo=1, routed)           1.080     1.080    clk_wiz_0_inst/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.594    -6.513 r  clk_wiz_0_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.522    -4.992    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -4.911 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=83561, routed)       1.370    -3.540    data_recorder_inst/clk_out1
    SLICE_X80Y159        FDCE                                         r  data_recorder_inst/pds_pk_flag_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y159        FDCE (Prop_fdce_C_Q)         0.433    -3.107 r  data_recorder_inst/pds_pk_flag_reg/Q
                         net (fo=6769, routed)        9.256     6.149    data_recorder_inst/E[0]
    SLICE_X147Y209       FDCE                                         r  data_recorder_inst/genblk5[19].genblk1[14].pds_pkd_reg[6364]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    R4                   IBUFDS                       0.000    10.000 r  sys_clk_ibufgds/O
                         net (fo=1, routed)           1.019    11.019    clk_wiz_0_inst/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.853     4.165 r  clk_wiz_0_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.449     5.615    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     5.692 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=83561, routed)       1.531     7.223    data_recorder_inst/clk_out1
    SLICE_X147Y209       FDCE                                         r  data_recorder_inst/genblk5[19].genblk1[14].pds_pkd_reg[6364]/C
                         clock pessimism             -0.595     6.627    
                         clock uncertainty           -0.077     6.550    
    SLICE_X147Y209       FDCE (Setup_fdce_C_CE)      -0.168     6.382    data_recorder_inst/genblk5[19].genblk1[14].pds_pkd_reg[6364]
  -------------------------------------------------------------------
                         required time                          6.382    
                         arrival time                          -6.149    
  -------------------------------------------------------------------
                         slack                                  0.233    

Slack (MET) :             0.233ns  (required time - arrival time)
  Source:                 data_recorder_inst/pds_pk_flag_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            data_recorder_inst/genblk5[20].genblk1[4].pds_pkd_reg[2053]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        9.689ns  (logic 0.433ns (4.469%)  route 9.256ns (95.531%))
  Logic Levels:           0  
  Clock Path Skew:        0.168ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.777ns = ( 7.223 - 10.000 ) 
    Source Clock Delay      (SCD):    -3.540ns
    Clock Pessimism Removal (CPR):    -0.595ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.137ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUFDS                       0.000     0.000 r  sys_clk_ibufgds/O
                         net (fo=1, routed)           1.080     1.080    clk_wiz_0_inst/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.594    -6.513 r  clk_wiz_0_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.522    -4.992    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -4.911 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=83561, routed)       1.370    -3.540    data_recorder_inst/clk_out1
    SLICE_X80Y159        FDCE                                         r  data_recorder_inst/pds_pk_flag_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y159        FDCE (Prop_fdce_C_Q)         0.433    -3.107 r  data_recorder_inst/pds_pk_flag_reg/Q
                         net (fo=6769, routed)        9.256     6.149    data_recorder_inst/E[0]
    SLICE_X147Y209       FDCE                                         r  data_recorder_inst/genblk5[20].genblk1[4].pds_pkd_reg[2053]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    R4                   IBUFDS                       0.000    10.000 r  sys_clk_ibufgds/O
                         net (fo=1, routed)           1.019    11.019    clk_wiz_0_inst/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.853     4.165 r  clk_wiz_0_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.449     5.615    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     5.692 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=83561, routed)       1.531     7.223    data_recorder_inst/clk_out1
    SLICE_X147Y209       FDCE                                         r  data_recorder_inst/genblk5[20].genblk1[4].pds_pkd_reg[2053]/C
                         clock pessimism             -0.595     6.627    
                         clock uncertainty           -0.077     6.550    
    SLICE_X147Y209       FDCE (Setup_fdce_C_CE)      -0.168     6.382    data_recorder_inst/genblk5[20].genblk1[4].pds_pkd_reg[2053]
  -------------------------------------------------------------------
                         required time                          6.382    
                         arrival time                          -6.149    
  -------------------------------------------------------------------
                         slack                                  0.233    

Slack (MET) :             0.233ns  (required time - arrival time)
  Source:                 data_recorder_inst/pds_pk_flag_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            data_recorder_inst/genblk5[20].genblk1[6].pds_pkd_reg[2912]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        9.689ns  (logic 0.433ns (4.469%)  route 9.256ns (95.531%))
  Logic Levels:           0  
  Clock Path Skew:        0.168ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.777ns = ( 7.223 - 10.000 ) 
    Source Clock Delay      (SCD):    -3.540ns
    Clock Pessimism Removal (CPR):    -0.595ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.137ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUFDS                       0.000     0.000 r  sys_clk_ibufgds/O
                         net (fo=1, routed)           1.080     1.080    clk_wiz_0_inst/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.594    -6.513 r  clk_wiz_0_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.522    -4.992    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -4.911 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=83561, routed)       1.370    -3.540    data_recorder_inst/clk_out1
    SLICE_X80Y159        FDCE                                         r  data_recorder_inst/pds_pk_flag_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y159        FDCE (Prop_fdce_C_Q)         0.433    -3.107 r  data_recorder_inst/pds_pk_flag_reg/Q
                         net (fo=6769, routed)        9.256     6.149    data_recorder_inst/E[0]
    SLICE_X147Y209       FDCE                                         r  data_recorder_inst/genblk5[20].genblk1[6].pds_pkd_reg[2912]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    R4                   IBUFDS                       0.000    10.000 r  sys_clk_ibufgds/O
                         net (fo=1, routed)           1.019    11.019    clk_wiz_0_inst/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.853     4.165 r  clk_wiz_0_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.449     5.615    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     5.692 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=83561, routed)       1.531     7.223    data_recorder_inst/clk_out1
    SLICE_X147Y209       FDCE                                         r  data_recorder_inst/genblk5[20].genblk1[6].pds_pkd_reg[2912]/C
                         clock pessimism             -0.595     6.627    
                         clock uncertainty           -0.077     6.550    
    SLICE_X147Y209       FDCE (Setup_fdce_C_CE)      -0.168     6.382    data_recorder_inst/genblk5[20].genblk1[6].pds_pkd_reg[2912]
  -------------------------------------------------------------------
                         required time                          6.382    
                         arrival time                          -6.149    
  -------------------------------------------------------------------
                         slack                                  0.233    

Slack (MET) :             0.233ns  (required time - arrival time)
  Source:                 data_recorder_inst/pds_pk_flag_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            data_recorder_inst/genblk5[20].genblk1[6].pds_pkd_reg[2913]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        9.689ns  (logic 0.433ns (4.469%)  route 9.256ns (95.531%))
  Logic Levels:           0  
  Clock Path Skew:        0.168ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.777ns = ( 7.223 - 10.000 ) 
    Source Clock Delay      (SCD):    -3.540ns
    Clock Pessimism Removal (CPR):    -0.595ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.137ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUFDS                       0.000     0.000 r  sys_clk_ibufgds/O
                         net (fo=1, routed)           1.080     1.080    clk_wiz_0_inst/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.594    -6.513 r  clk_wiz_0_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.522    -4.992    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -4.911 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=83561, routed)       1.370    -3.540    data_recorder_inst/clk_out1
    SLICE_X80Y159        FDCE                                         r  data_recorder_inst/pds_pk_flag_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y159        FDCE (Prop_fdce_C_Q)         0.433    -3.107 r  data_recorder_inst/pds_pk_flag_reg/Q
                         net (fo=6769, routed)        9.256     6.149    data_recorder_inst/E[0]
    SLICE_X147Y209       FDCE                                         r  data_recorder_inst/genblk5[20].genblk1[6].pds_pkd_reg[2913]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    R4                   IBUFDS                       0.000    10.000 r  sys_clk_ibufgds/O
                         net (fo=1, routed)           1.019    11.019    clk_wiz_0_inst/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.853     4.165 r  clk_wiz_0_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.449     5.615    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     5.692 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=83561, routed)       1.531     7.223    data_recorder_inst/clk_out1
    SLICE_X147Y209       FDCE                                         r  data_recorder_inst/genblk5[20].genblk1[6].pds_pkd_reg[2913]/C
                         clock pessimism             -0.595     6.627    
                         clock uncertainty           -0.077     6.550    
    SLICE_X147Y209       FDCE (Setup_fdce_C_CE)      -0.168     6.382    data_recorder_inst/genblk5[20].genblk1[6].pds_pkd_reg[2913]
  -------------------------------------------------------------------
                         required time                          6.382    
                         arrival time                          -6.149    
  -------------------------------------------------------------------
                         slack                                  0.233    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.021ns  (arrival time - required time)
  Source:                 Preprocess_inst/divider_parallel_inst/div_disptan[0].divider_disp_inst_tan/div_gen_0_inst/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[6].num_stages.numerator_gen.del_numer/opt_has_pipe.first_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Preprocess_inst/divider_parallel_inst/div_disptan[0].divider_disp_inst_tan/div_gen_0_inst/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[7].num_stages.numerator_gen.del_numer/opt_has_pipe.first_q_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.294ns  (logic 0.148ns (50.416%)  route 0.146ns (49.584%))
  Logic Levels:           0  
  Clock Path Skew:        0.273ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.886ns
    Source Clock Delay      (SCD):    -0.926ns
    Clock Pessimism Removal (CPR):    -0.233ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUFDS                       0.000     0.000 r  sys_clk_ibufgds/O
                         net (fo=1, routed)           0.440     0.440    clk_wiz_0_inst/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.503    -2.062 r  clk_wiz_0_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.516    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.490 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=83561, routed)       0.565    -0.926    Preprocess_inst/divider_parallel_inst/div_disptan[0].divider_disp_inst_tan/div_gen_0_inst/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[6].num_stages.numerator_gen.del_numer/aclk
    SLICE_X80Y150        FDRE                                         r  Preprocess_inst/divider_parallel_inst/div_disptan[0].divider_disp_inst_tan/div_gen_0_inst/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[6].num_stages.numerator_gen.del_numer/opt_has_pipe.first_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y150        FDRE (Prop_fdre_C_Q)         0.148    -0.778 r  Preprocess_inst/divider_parallel_inst/div_disptan[0].divider_disp_inst_tan/div_gen_0_inst/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[6].num_stages.numerator_gen.del_numer/opt_has_pipe.first_q_reg[2]/Q
                         net (fo=1, routed)           0.146    -0.632    Preprocess_inst/divider_parallel_inst/div_disptan[0].divider_disp_inst_tan/div_gen_0_inst/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[7].num_stages.numerator_gen.del_numer/D[2]
    SLICE_X80Y149        FDRE                                         r  Preprocess_inst/divider_parallel_inst/div_disptan[0].divider_disp_inst_tan/div_gen_0_inst/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[7].num_stages.numerator_gen.del_numer/opt_has_pipe.first_q_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUFDS                       0.000     0.000 r  sys_clk_ibufgds/O
                         net (fo=1, routed)           0.481     0.481    clk_wiz_0_inst/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.828    -2.347 r  clk_wiz_0_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -1.752    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.723 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=83561, routed)       0.838    -0.886    Preprocess_inst/divider_parallel_inst/div_disptan[0].divider_disp_inst_tan/div_gen_0_inst/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[7].num_stages.numerator_gen.del_numer/aclk
    SLICE_X80Y149        FDRE                                         r  Preprocess_inst/divider_parallel_inst/div_disptan[0].divider_disp_inst_tan/div_gen_0_inst/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[7].num_stages.numerator_gen.del_numer/opt_has_pipe.first_q_reg[2]/C
                         clock pessimism              0.233    -0.653    
    SLICE_X80Y149        FDRE (Hold_fdre_C_D)         0.000    -0.653    Preprocess_inst/divider_parallel_inst/div_disptan[0].divider_disp_inst_tan/div_gen_0_inst/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[7].num_stages.numerator_gen.del_numer/opt_has_pipe.first_q_reg[2]
  -------------------------------------------------------------------
                         required time                          0.653    
                         arrival time                          -0.632    
  -------------------------------------------------------------------
                         slack                                  0.021    

Slack (MET) :             0.024ns  (arrival time - required time)
  Source:                 Preprocess_inst/divider_parallel_inst/div_disptan[1].divider_disp_inst_tan/div_gen_0_inst/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[6].divisor_gen.divisor_dc1.del_divisor_msbs/opt_has_pipe.first_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Preprocess_inst/divider_parallel_inst/div_disptan[1].divider_disp_inst_tan/div_gen_0_inst/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[7].divisor_gen.divisor_dc1.del_divisor_msbs/opt_has_pipe.first_q_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.300ns  (logic 0.128ns (42.662%)  route 0.172ns (57.338%))
  Logic Levels:           0  
  Clock Path Skew:        0.272ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.867ns
    Source Clock Delay      (SCD):    -0.906ns
    Clock Pessimism Removal (CPR):    -0.233ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUFDS                       0.000     0.000 r  sys_clk_ibufgds/O
                         net (fo=1, routed)           0.440     0.440    clk_wiz_0_inst/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.503    -2.062 r  clk_wiz_0_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.516    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.490 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=83561, routed)       0.585    -0.906    Preprocess_inst/divider_parallel_inst/div_disptan[1].divider_disp_inst_tan/div_gen_0_inst/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[6].divisor_gen.divisor_dc1.del_divisor_msbs/aclk
    SLICE_X50Y150        FDRE                                         r  Preprocess_inst/divider_parallel_inst/div_disptan[1].divider_disp_inst_tan/div_gen_0_inst/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[6].divisor_gen.divisor_dc1.del_divisor_msbs/opt_has_pipe.first_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y150        FDRE (Prop_fdre_C_Q)         0.128    -0.778 r  Preprocess_inst/divider_parallel_inst/div_disptan[1].divider_disp_inst_tan/div_gen_0_inst/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[6].divisor_gen.divisor_dc1.del_divisor_msbs/opt_has_pipe.first_q_reg[1]/Q
                         net (fo=2, routed)           0.172    -0.606    Preprocess_inst/divider_parallel_inst/div_disptan[1].divider_disp_inst_tan/div_gen_0_inst/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[7].divisor_gen.divisor_dc1.del_divisor_msbs/opt_has_pipe.first_q_reg[15]_0[1]
    SLICE_X50Y149        FDRE                                         r  Preprocess_inst/divider_parallel_inst/div_disptan[1].divider_disp_inst_tan/div_gen_0_inst/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[7].divisor_gen.divisor_dc1.del_divisor_msbs/opt_has_pipe.first_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUFDS                       0.000     0.000 r  sys_clk_ibufgds/O
                         net (fo=1, routed)           0.481     0.481    clk_wiz_0_inst/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.828    -2.347 r  clk_wiz_0_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -1.752    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.723 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=83561, routed)       0.857    -0.867    Preprocess_inst/divider_parallel_inst/div_disptan[1].divider_disp_inst_tan/div_gen_0_inst/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[7].divisor_gen.divisor_dc1.del_divisor_msbs/aclk
    SLICE_X50Y149        FDRE                                         r  Preprocess_inst/divider_parallel_inst/div_disptan[1].divider_disp_inst_tan/div_gen_0_inst/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[7].divisor_gen.divisor_dc1.del_divisor_msbs/opt_has_pipe.first_q_reg[1]/C
                         clock pessimism              0.233    -0.634    
    SLICE_X50Y149        FDRE (Hold_fdre_C_D)         0.004    -0.630    Preprocess_inst/divider_parallel_inst/div_disptan[1].divider_disp_inst_tan/div_gen_0_inst/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[7].divisor_gen.divisor_dc1.del_divisor_msbs/opt_has_pipe.first_q_reg[1]
  -------------------------------------------------------------------
                         required time                          0.630    
                         arrival time                          -0.606    
  -------------------------------------------------------------------
                         slack                                  0.024    

Slack (MET) :             0.026ns  (arrival time - required time)
  Source:                 Preprocess_inst/divider_parallel_inst/div_disptan[8].divider_disp_inst_tan/div_gen_0_inst/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[14].divisor_gen.divisor_dc1.del_divisor_msbs/opt_has_pipe.first_q_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Preprocess_inst/divider_parallel_inst/div_disptan[8].divider_disp_inst_tan/div_gen_0_inst/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[15].divisor_gen.divisor_dc1.del_divisor_msbs/opt_has_pipe.first_q_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.316ns  (logic 0.128ns (40.542%)  route 0.188ns (59.458%))
  Logic Levels:           0  
  Clock Path Skew:        0.273ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.857ns
    Source Clock Delay      (SCD):    -0.897ns
    Clock Pessimism Removal (CPR):    -0.233ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUFDS                       0.000     0.000 r  sys_clk_ibufgds/O
                         net (fo=1, routed)           0.440     0.440    clk_wiz_0_inst/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.503    -2.062 r  clk_wiz_0_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.516    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.490 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=83561, routed)       0.594    -0.897    Preprocess_inst/divider_parallel_inst/div_disptan[8].divider_disp_inst_tan/div_gen_0_inst/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[14].divisor_gen.divisor_dc1.del_divisor_msbs/aclk
    SLICE_X135Y150       FDRE                                         r  Preprocess_inst/divider_parallel_inst/div_disptan[8].divider_disp_inst_tan/div_gen_0_inst/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[14].divisor_gen.divisor_dc1.del_divisor_msbs/opt_has_pipe.first_q_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X135Y150       FDRE (Prop_fdre_C_Q)         0.128    -0.769 r  Preprocess_inst/divider_parallel_inst/div_disptan[8].divider_disp_inst_tan/div_gen_0_inst/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[14].divisor_gen.divisor_dc1.del_divisor_msbs/opt_has_pipe.first_q_reg[5]/Q
                         net (fo=2, routed)           0.188    -0.581    Preprocess_inst/divider_parallel_inst/div_disptan[8].divider_disp_inst_tan/div_gen_0_inst/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[15].divisor_gen.divisor_dc1.del_divisor_msbs/opt_has_pipe.first_q_reg[15]_0[5]
    SLICE_X135Y149       FDRE                                         r  Preprocess_inst/divider_parallel_inst/div_disptan[8].divider_disp_inst_tan/div_gen_0_inst/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[15].divisor_gen.divisor_dc1.del_divisor_msbs/opt_has_pipe.first_q_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUFDS                       0.000     0.000 r  sys_clk_ibufgds/O
                         net (fo=1, routed)           0.481     0.481    clk_wiz_0_inst/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.828    -2.347 r  clk_wiz_0_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -1.752    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.723 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=83561, routed)       0.867    -0.857    Preprocess_inst/divider_parallel_inst/div_disptan[8].divider_disp_inst_tan/div_gen_0_inst/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[15].divisor_gen.divisor_dc1.del_divisor_msbs/aclk
    SLICE_X135Y149       FDRE                                         r  Preprocess_inst/divider_parallel_inst/div_disptan[8].divider_disp_inst_tan/div_gen_0_inst/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[15].divisor_gen.divisor_dc1.del_divisor_msbs/opt_has_pipe.first_q_reg[5]/C
                         clock pessimism              0.233    -0.624    
    SLICE_X135Y149       FDRE (Hold_fdre_C_D)         0.017    -0.607    Preprocess_inst/divider_parallel_inst/div_disptan[8].divider_disp_inst_tan/div_gen_0_inst/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[15].divisor_gen.divisor_dc1.del_divisor_msbs/opt_has_pipe.first_q_reg[5]
  -------------------------------------------------------------------
                         required time                          0.607    
                         arrival time                          -0.581    
  -------------------------------------------------------------------
                         slack                                  0.026    

Slack (MET) :             0.026ns  (arrival time - required time)
  Source:                 Preprocess_inst/divider_parallel_inst/div_disptan[3].divider_disp_inst_tan/div_gen_0_inst/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[12].divisor_gen.divisor_dc1.del_divisor_msbs/opt_has_pipe.first_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Preprocess_inst/divider_parallel_inst/div_disptan[3].divider_disp_inst_tan/div_gen_0_inst/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[13].divisor_gen.divisor_dc1.del_divisor_msbs/opt_has_pipe.first_q_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.316ns  (logic 0.128ns (40.498%)  route 0.188ns (59.502%))
  Logic Levels:           0  
  Clock Path Skew:        0.273ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.859ns
    Source Clock Delay      (SCD):    -0.899ns
    Clock Pessimism Removal (CPR):    -0.233ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUFDS                       0.000     0.000 r  sys_clk_ibufgds/O
                         net (fo=1, routed)           0.440     0.440    clk_wiz_0_inst/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.503    -2.062 r  clk_wiz_0_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.516    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.490 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=83561, routed)       0.592    -0.899    Preprocess_inst/divider_parallel_inst/div_disptan[3].divider_disp_inst_tan/div_gen_0_inst/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[12].divisor_gen.divisor_dc1.del_divisor_msbs/aclk
    SLICE_X121Y150       FDRE                                         r  Preprocess_inst/divider_parallel_inst/div_disptan[3].divider_disp_inst_tan/div_gen_0_inst/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[12].divisor_gen.divisor_dc1.del_divisor_msbs/opt_has_pipe.first_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X121Y150       FDRE (Prop_fdre_C_Q)         0.128    -0.771 r  Preprocess_inst/divider_parallel_inst/div_disptan[3].divider_disp_inst_tan/div_gen_0_inst/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[12].divisor_gen.divisor_dc1.del_divisor_msbs/opt_has_pipe.first_q_reg[1]/Q
                         net (fo=2, routed)           0.188    -0.583    Preprocess_inst/divider_parallel_inst/div_disptan[3].divider_disp_inst_tan/div_gen_0_inst/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[13].divisor_gen.divisor_dc1.del_divisor_msbs/opt_has_pipe.first_q_reg[15]_0[1]
    SLICE_X121Y149       FDRE                                         r  Preprocess_inst/divider_parallel_inst/div_disptan[3].divider_disp_inst_tan/div_gen_0_inst/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[13].divisor_gen.divisor_dc1.del_divisor_msbs/opt_has_pipe.first_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUFDS                       0.000     0.000 r  sys_clk_ibufgds/O
                         net (fo=1, routed)           0.481     0.481    clk_wiz_0_inst/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.828    -2.347 r  clk_wiz_0_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -1.752    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.723 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=83561, routed)       0.865    -0.859    Preprocess_inst/divider_parallel_inst/div_disptan[3].divider_disp_inst_tan/div_gen_0_inst/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[13].divisor_gen.divisor_dc1.del_divisor_msbs/aclk
    SLICE_X121Y149       FDRE                                         r  Preprocess_inst/divider_parallel_inst/div_disptan[3].divider_disp_inst_tan/div_gen_0_inst/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[13].divisor_gen.divisor_dc1.del_divisor_msbs/opt_has_pipe.first_q_reg[1]/C
                         clock pessimism              0.233    -0.626    
    SLICE_X121Y149       FDRE (Hold_fdre_C_D)         0.017    -0.609    Preprocess_inst/divider_parallel_inst/div_disptan[3].divider_disp_inst_tan/div_gen_0_inst/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[13].divisor_gen.divisor_dc1.del_divisor_msbs/opt_has_pipe.first_q_reg[1]
  -------------------------------------------------------------------
                         required time                          0.609    
                         arrival time                          -0.583    
  -------------------------------------------------------------------
                         slack                                  0.026    

Slack (MET) :             0.028ns  (arrival time - required time)
  Source:                 Preprocess_inst/divider_parallel_inst/div_disptan[0].divider_disp_inst_tan/div_gen_0_inst/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[0].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/opt_has_pipe.first_q_reg[14]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Preprocess_inst/divider_parallel_inst/div_disptan[0].divider_disp_inst_tan/div_gen_0_inst/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[1].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/opt_has_pipe.first_q_reg[15]/D
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.434ns  (logic 0.250ns (57.596%)  route 0.184ns (42.404%))
  Logic Levels:           2  (CARRY4=1 LUT3=1)
  Clock Path Skew:        0.272ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.879ns
    Source Clock Delay      (SCD):    -0.918ns
    Clock Pessimism Removal (CPR):    -0.233ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUFDS                       0.000     0.000 r  sys_clk_ibufgds/O
                         net (fo=1, routed)           0.440     0.440    clk_wiz_0_inst/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.503    -2.062 r  clk_wiz_0_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.516    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.490 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=83561, routed)       0.573    -0.918    Preprocess_inst/divider_parallel_inst/div_disptan[0].divider_disp_inst_tan/div_gen_0_inst/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[0].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/aclk
    SLICE_X89Y150        FDSE                                         r  Preprocess_inst/divider_parallel_inst/div_disptan[0].divider_disp_inst_tan/div_gen_0_inst/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[0].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/opt_has_pipe.first_q_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y150        FDSE (Prop_fdse_C_Q)         0.141    -0.777 r  Preprocess_inst/divider_parallel_inst/div_disptan[0].divider_disp_inst_tan/div_gen_0_inst/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[0].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/opt_has_pipe.first_q_reg[14]/Q
                         net (fo=2, routed)           0.184    -0.593    Preprocess_inst/divider_parallel_inst/div_disptan[0].divider_disp_inst_tan/div_gen_0_inst/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[1].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.carrymux0_1[14]
    SLICE_X88Y149        LUT3 (Prop_lut3_I2_O)        0.045    -0.548 r  Preprocess_inst/divider_parallel_inst/div_disptan[0].divider_disp_inst_tan/div_gen_0_inst/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[1].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[15].carrymux_i_1/O
                         net (fo=1, routed)           0.000    -0.548    Preprocess_inst/divider_parallel_inst/div_disptan[0].divider_disp_inst_tan/div_gen_0_inst/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[1].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.halfsum[15]
    SLICE_X88Y149        CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.064    -0.484 r  Preprocess_inst/divider_parallel_inst/div_disptan[0].divider_disp_inst_tan/div_gen_0_inst/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[1].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[12].carrymux_CARRY4/O[3]
                         net (fo=1, routed)           0.000    -0.484    Preprocess_inst/divider_parallel_inst/div_disptan[0].divider_disp_inst_tan/div_gen_0_inst/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[1].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/D[15]
    SLICE_X88Y149        FDSE                                         r  Preprocess_inst/divider_parallel_inst/div_disptan[0].divider_disp_inst_tan/div_gen_0_inst/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[1].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/opt_has_pipe.first_q_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUFDS                       0.000     0.000 r  sys_clk_ibufgds/O
                         net (fo=1, routed)           0.481     0.481    clk_wiz_0_inst/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.828    -2.347 r  clk_wiz_0_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -1.752    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.723 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=83561, routed)       0.845    -0.879    Preprocess_inst/divider_parallel_inst/div_disptan[0].divider_disp_inst_tan/div_gen_0_inst/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[1].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/aclk
    SLICE_X88Y149        FDSE                                         r  Preprocess_inst/divider_parallel_inst/div_disptan[0].divider_disp_inst_tan/div_gen_0_inst/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[1].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/opt_has_pipe.first_q_reg[15]/C
                         clock pessimism              0.233    -0.646    
    SLICE_X88Y149        FDSE (Hold_fdse_C_D)         0.134    -0.512    Preprocess_inst/divider_parallel_inst/div_disptan[0].divider_disp_inst_tan/div_gen_0_inst/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[1].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/opt_has_pipe.first_q_reg[15]
  -------------------------------------------------------------------
                         required time                          0.512    
                         arrival time                          -0.484    
  -------------------------------------------------------------------
                         slack                                  0.028    

Slack (MET) :             0.029ns  (arrival time - required time)
  Source:                 Preprocess_inst/divider_parallel_inst/div_disptan[3].divider_disp_inst_tan/div_gen_0_inst/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[16].divisor_gen.divisor_dc1.del_divisor_msbs/opt_has_pipe.first_q_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Preprocess_inst/divider_parallel_inst/div_disptan[3].divider_disp_inst_tan/div_gen_0_inst/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[17].divisor_gen.divisor_dc1.del_divisor_msbs/opt_has_pipe.first_q_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.319ns  (logic 0.128ns (40.151%)  route 0.191ns (59.849%))
  Logic Levels:           0  
  Clock Path Skew:        0.273ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.859ns
    Source Clock Delay      (SCD):    -0.899ns
    Clock Pessimism Removal (CPR):    -0.233ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUFDS                       0.000     0.000 r  sys_clk_ibufgds/O
                         net (fo=1, routed)           0.440     0.440    clk_wiz_0_inst/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.503    -2.062 r  clk_wiz_0_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.516    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.490 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=83561, routed)       0.592    -0.899    Preprocess_inst/divider_parallel_inst/div_disptan[3].divider_disp_inst_tan/div_gen_0_inst/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[16].divisor_gen.divisor_dc1.del_divisor_msbs/aclk
    SLICE_X123Y150       FDRE                                         r  Preprocess_inst/divider_parallel_inst/div_disptan[3].divider_disp_inst_tan/div_gen_0_inst/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[16].divisor_gen.divisor_dc1.del_divisor_msbs/opt_has_pipe.first_q_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X123Y150       FDRE (Prop_fdre_C_Q)         0.128    -0.771 r  Preprocess_inst/divider_parallel_inst/div_disptan[3].divider_disp_inst_tan/div_gen_0_inst/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[16].divisor_gen.divisor_dc1.del_divisor_msbs/opt_has_pipe.first_q_reg[11]/Q
                         net (fo=2, routed)           0.191    -0.580    Preprocess_inst/divider_parallel_inst/div_disptan[3].divider_disp_inst_tan/div_gen_0_inst/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[17].divisor_gen.divisor_dc1.del_divisor_msbs/opt_has_pipe.first_q_reg[15]_0[11]
    SLICE_X122Y149       FDRE                                         r  Preprocess_inst/divider_parallel_inst/div_disptan[3].divider_disp_inst_tan/div_gen_0_inst/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[17].divisor_gen.divisor_dc1.del_divisor_msbs/opt_has_pipe.first_q_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUFDS                       0.000     0.000 r  sys_clk_ibufgds/O
                         net (fo=1, routed)           0.481     0.481    clk_wiz_0_inst/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.828    -2.347 r  clk_wiz_0_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -1.752    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.723 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=83561, routed)       0.865    -0.859    Preprocess_inst/divider_parallel_inst/div_disptan[3].divider_disp_inst_tan/div_gen_0_inst/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[17].divisor_gen.divisor_dc1.del_divisor_msbs/aclk
    SLICE_X122Y149       FDRE                                         r  Preprocess_inst/divider_parallel_inst/div_disptan[3].divider_disp_inst_tan/div_gen_0_inst/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[17].divisor_gen.divisor_dc1.del_divisor_msbs/opt_has_pipe.first_q_reg[11]/C
                         clock pessimism              0.233    -0.626    
    SLICE_X122Y149       FDRE (Hold_fdre_C_D)         0.017    -0.609    Preprocess_inst/divider_parallel_inst/div_disptan[3].divider_disp_inst_tan/div_gen_0_inst/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[17].divisor_gen.divisor_dc1.del_divisor_msbs/opt_has_pipe.first_q_reg[11]
  -------------------------------------------------------------------
                         required time                          0.609    
                         arrival time                          -0.580    
  -------------------------------------------------------------------
                         slack                                  0.029    

Slack (MET) :             0.031ns  (arrival time - required time)
  Source:                 Preprocess_inst/divider_parallel_inst/div_disptan[0].divider_disp_inst_tan/div_gen_0_inst/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[2].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/opt_has_pipe.first_q_reg[11]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Preprocess_inst/divider_parallel_inst/div_disptan[0].divider_disp_inst_tan/div_gen_0_inst/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[3].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/opt_has_pipe.first_q_reg[12]/D
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.408ns  (logic 0.256ns (62.747%)  route 0.152ns (37.253%))
  Logic Levels:           2  (CARRY4=1 LUT3=1)
  Clock Path Skew:        0.272ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.887ns
    Source Clock Delay      (SCD):    -0.926ns
    Clock Pessimism Removal (CPR):    -0.233ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUFDS                       0.000     0.000 r  sys_clk_ibufgds/O
                         net (fo=1, routed)           0.440     0.440    clk_wiz_0_inst/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.503    -2.062 r  clk_wiz_0_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.516    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.490 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=83561, routed)       0.565    -0.926    Preprocess_inst/divider_parallel_inst/div_disptan[0].divider_disp_inst_tan/div_gen_0_inst/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[2].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/aclk
    SLICE_X87Y150        FDSE                                         r  Preprocess_inst/divider_parallel_inst/div_disptan[0].divider_disp_inst_tan/div_gen_0_inst/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[2].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/opt_has_pipe.first_q_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y150        FDSE (Prop_fdse_C_Q)         0.141    -0.785 r  Preprocess_inst/divider_parallel_inst/div_disptan[0].divider_disp_inst_tan/div_gen_0_inst/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[2].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/opt_has_pipe.first_q_reg[11]/Q
                         net (fo=2, routed)           0.152    -0.633    Preprocess_inst/divider_parallel_inst/div_disptan[0].divider_disp_inst_tan/div_gen_0_inst/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[3].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.carrymux0_1[11]
    SLICE_X86Y149        LUT3 (Prop_lut3_I2_O)        0.045    -0.588 r  Preprocess_inst/divider_parallel_inst/div_disptan[0].divider_disp_inst_tan/div_gen_0_inst/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[3].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[12].carrymux_i_1/O
                         net (fo=1, routed)           0.000    -0.588    Preprocess_inst/divider_parallel_inst/div_disptan[0].divider_disp_inst_tan/div_gen_0_inst/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[3].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.halfsum[12]
    SLICE_X86Y149        CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070    -0.518 r  Preprocess_inst/divider_parallel_inst/div_disptan[0].divider_disp_inst_tan/div_gen_0_inst/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[3].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[12].carrymux_CARRY4/O[0]
                         net (fo=1, routed)           0.000    -0.518    Preprocess_inst/divider_parallel_inst/div_disptan[0].divider_disp_inst_tan/div_gen_0_inst/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[3].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/D[12]
    SLICE_X86Y149        FDSE                                         r  Preprocess_inst/divider_parallel_inst/div_disptan[0].divider_disp_inst_tan/div_gen_0_inst/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[3].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/opt_has_pipe.first_q_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUFDS                       0.000     0.000 r  sys_clk_ibufgds/O
                         net (fo=1, routed)           0.481     0.481    clk_wiz_0_inst/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.828    -2.347 r  clk_wiz_0_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -1.752    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.723 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=83561, routed)       0.837    -0.887    Preprocess_inst/divider_parallel_inst/div_disptan[0].divider_disp_inst_tan/div_gen_0_inst/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[3].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/aclk
    SLICE_X86Y149        FDSE                                         r  Preprocess_inst/divider_parallel_inst/div_disptan[0].divider_disp_inst_tan/div_gen_0_inst/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[3].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/opt_has_pipe.first_q_reg[12]/C
                         clock pessimism              0.233    -0.654    
    SLICE_X86Y149        FDSE (Hold_fdse_C_D)         0.105    -0.549    Preprocess_inst/divider_parallel_inst/div_disptan[0].divider_disp_inst_tan/div_gen_0_inst/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[3].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/opt_has_pipe.first_q_reg[12]
  -------------------------------------------------------------------
                         required time                          0.549    
                         arrival time                          -0.518    
  -------------------------------------------------------------------
                         slack                                  0.031    

Slack (MET) :             0.031ns  (arrival time - required time)
  Source:                 Preprocess_inst/divider_parallel_inst/div_disptan[6].divider_disp_inst_tan/div_gen_0_inst/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[14].divisor_gen.divisor_dc1.del_divisor_msbs/opt_has_pipe.first_q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Preprocess_inst/divider_parallel_inst/div_disptan[6].divider_disp_inst_tan/div_gen_0_inst/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[15].divisor_gen.divisor_dc1.del_divisor_msbs/opt_has_pipe.first_q_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.322ns  (logic 0.128ns (39.734%)  route 0.194ns (60.266%))
  Logic Levels:           0  
  Clock Path Skew:        0.274ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.830ns
    Source Clock Delay      (SCD):    -0.871ns
    Clock Pessimism Removal (CPR):    -0.233ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUFDS                       0.000     0.000 r  sys_clk_ibufgds/O
                         net (fo=1, routed)           0.440     0.440    clk_wiz_0_inst/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.503    -2.062 r  clk_wiz_0_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.516    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.490 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=83561, routed)       0.620    -0.871    Preprocess_inst/divider_parallel_inst/div_disptan[6].divider_disp_inst_tan/div_gen_0_inst/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[14].divisor_gen.divisor_dc1.del_divisor_msbs/aclk
    SLICE_X155Y150       FDRE                                         r  Preprocess_inst/divider_parallel_inst/div_disptan[6].divider_disp_inst_tan/div_gen_0_inst/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[14].divisor_gen.divisor_dc1.del_divisor_msbs/opt_has_pipe.first_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X155Y150       FDRE (Prop_fdre_C_Q)         0.128    -0.743 r  Preprocess_inst/divider_parallel_inst/div_disptan[6].divider_disp_inst_tan/div_gen_0_inst/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[14].divisor_gen.divisor_dc1.del_divisor_msbs/opt_has_pipe.first_q_reg[3]/Q
                         net (fo=2, routed)           0.194    -0.549    Preprocess_inst/divider_parallel_inst/div_disptan[6].divider_disp_inst_tan/div_gen_0_inst/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[15].divisor_gen.divisor_dc1.del_divisor_msbs/opt_has_pipe.first_q_reg[15]_0[3]
    SLICE_X155Y149       FDRE                                         r  Preprocess_inst/divider_parallel_inst/div_disptan[6].divider_disp_inst_tan/div_gen_0_inst/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[15].divisor_gen.divisor_dc1.del_divisor_msbs/opt_has_pipe.first_q_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUFDS                       0.000     0.000 r  sys_clk_ibufgds/O
                         net (fo=1, routed)           0.481     0.481    clk_wiz_0_inst/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.828    -2.347 r  clk_wiz_0_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -1.752    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.723 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=83561, routed)       0.894    -0.830    Preprocess_inst/divider_parallel_inst/div_disptan[6].divider_disp_inst_tan/div_gen_0_inst/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[15].divisor_gen.divisor_dc1.del_divisor_msbs/aclk
    SLICE_X155Y149       FDRE                                         r  Preprocess_inst/divider_parallel_inst/div_disptan[6].divider_disp_inst_tan/div_gen_0_inst/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[15].divisor_gen.divisor_dc1.del_divisor_msbs/opt_has_pipe.first_q_reg[3]/C
                         clock pessimism              0.233    -0.597    
    SLICE_X155Y149       FDRE (Hold_fdre_C_D)         0.017    -0.580    Preprocess_inst/divider_parallel_inst/div_disptan[6].divider_disp_inst_tan/div_gen_0_inst/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[15].divisor_gen.divisor_dc1.del_divisor_msbs/opt_has_pipe.first_q_reg[3]
  -------------------------------------------------------------------
                         required time                          0.580    
                         arrival time                          -0.549    
  -------------------------------------------------------------------
                         slack                                  0.031    

Slack (MET) :             0.034ns  (arrival time - required time)
  Source:                 Preprocess_inst/divider_parallel_inst/div_disptan[5].divider_disp_inst_tan/div_gen_0_inst/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[15].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/opt_has_pipe.first_q_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Preprocess_inst/divider_parallel_inst/div_disptan[5].divider_disp_inst_tan/div_gen_0_inst/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[16].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/opt_has_pipe.first_q_reg[2]/D
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.442ns  (logic 0.290ns (65.653%)  route 0.152ns (34.347%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.274ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.833ns
    Source Clock Delay      (SCD):    -0.874ns
    Clock Pessimism Removal (CPR):    -0.233ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUFDS                       0.000     0.000 r  sys_clk_ibufgds/O
                         net (fo=1, routed)           0.440     0.440    clk_wiz_0_inst/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.503    -2.062 r  clk_wiz_0_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.516    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.490 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=83561, routed)       0.617    -0.874    Preprocess_inst/divider_parallel_inst/div_disptan[5].divider_disp_inst_tan/div_gen_0_inst/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[15].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/aclk
    SLICE_X141Y150       FDSE                                         r  Preprocess_inst/divider_parallel_inst/div_disptan[5].divider_disp_inst_tan/div_gen_0_inst/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[15].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/opt_has_pipe.first_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X141Y150       FDSE (Prop_fdse_C_Q)         0.141    -0.733 r  Preprocess_inst/divider_parallel_inst/div_disptan[5].divider_disp_inst_tan/div_gen_0_inst/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[15].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/opt_has_pipe.first_q_reg[0]/Q
                         net (fo=2, routed)           0.152    -0.581    Preprocess_inst/divider_parallel_inst/div_disptan[5].divider_disp_inst_tan/div_gen_0_inst/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[16].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[1].carrymux_0[0]
    SLICE_X140Y149       CARRY4 (Prop_carry4_DI[1]_O[2])
                                                      0.149    -0.432 r  Preprocess_inst/divider_parallel_inst/div_disptan[5].divider_disp_inst_tan/div_gen_0_inst/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[16].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.carrymux0_CARRY4/O[2]
                         net (fo=1, routed)           0.000    -0.432    Preprocess_inst/divider_parallel_inst/div_disptan[5].divider_disp_inst_tan/div_gen_0_inst/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[16].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/opt_has_pipe.first_q_reg[16]_2[2]
    SLICE_X140Y149       FDSE                                         r  Preprocess_inst/divider_parallel_inst/div_disptan[5].divider_disp_inst_tan/div_gen_0_inst/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[16].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/opt_has_pipe.first_q_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUFDS                       0.000     0.000 r  sys_clk_ibufgds/O
                         net (fo=1, routed)           0.481     0.481    clk_wiz_0_inst/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.828    -2.347 r  clk_wiz_0_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -1.752    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.723 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=83561, routed)       0.891    -0.833    Preprocess_inst/divider_parallel_inst/div_disptan[5].divider_disp_inst_tan/div_gen_0_inst/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[16].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/aclk
    SLICE_X140Y149       FDSE                                         r  Preprocess_inst/divider_parallel_inst/div_disptan[5].divider_disp_inst_tan/div_gen_0_inst/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[16].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/opt_has_pipe.first_q_reg[2]/C
                         clock pessimism              0.233    -0.600    
    SLICE_X140Y149       FDSE (Hold_fdse_C_D)         0.134    -0.466    Preprocess_inst/divider_parallel_inst/div_disptan[5].divider_disp_inst_tan/div_gen_0_inst/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[16].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/opt_has_pipe.first_q_reg[2]
  -------------------------------------------------------------------
                         required time                          0.466    
                         arrival time                          -0.432    
  -------------------------------------------------------------------
                         slack                                  0.034    

Slack (MET) :             0.037ns  (arrival time - required time)
  Source:                 Preprocess_inst/divider_parallel_inst/div_disptan[2].divider_disp_inst_tan/div_gen_0_inst/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[6].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/opt_has_pipe.first_q_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Preprocess_inst/divider_parallel_inst/div_disptan[2].divider_disp_inst_tan/div_gen_0_inst/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[7].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/opt_has_pipe.first_q_reg[3]/D
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.446ns  (logic 0.273ns (61.257%)  route 0.173ns (38.743%))
  Logic Levels:           2  (CARRY4=1 LUT3=1)
  Clock Path Skew:        0.275ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.869ns
    Source Clock Delay      (SCD):    -0.911ns
    Clock Pessimism Removal (CPR):    -0.233ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUFDS                       0.000     0.000 r  sys_clk_ibufgds/O
                         net (fo=1, routed)           0.440     0.440    clk_wiz_0_inst/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.503    -2.062 r  clk_wiz_0_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.516    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.490 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=83561, routed)       0.580    -0.911    Preprocess_inst/divider_parallel_inst/div_disptan[2].divider_disp_inst_tan/div_gen_0_inst/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[6].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/aclk
    SLICE_X98Y150        FDSE                                         r  Preprocess_inst/divider_parallel_inst/div_disptan[2].divider_disp_inst_tan/div_gen_0_inst/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[6].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/opt_has_pipe.first_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y150        FDSE (Prop_fdse_C_Q)         0.164    -0.747 r  Preprocess_inst/divider_parallel_inst/div_disptan[2].divider_disp_inst_tan/div_gen_0_inst/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[6].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/opt_has_pipe.first_q_reg[2]/Q
                         net (fo=2, routed)           0.173    -0.574    Preprocess_inst/divider_parallel_inst/div_disptan[2].divider_disp_inst_tan/div_gen_0_inst/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[7].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.carrymux0_1[2]
    SLICE_X100Y149       LUT3 (Prop_lut3_I2_O)        0.045    -0.529 r  Preprocess_inst/divider_parallel_inst/div_disptan[2].divider_disp_inst_tan/div_gen_0_inst/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[7].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[3].carrymux_i_1/O
                         net (fo=1, routed)           0.000    -0.529    Preprocess_inst/divider_parallel_inst/div_disptan[2].divider_disp_inst_tan/div_gen_0_inst/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[7].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.halfsum[3]
    SLICE_X100Y149       CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.064    -0.465 r  Preprocess_inst/divider_parallel_inst/div_disptan[2].divider_disp_inst_tan/div_gen_0_inst/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[7].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.carrymux0_CARRY4/O[3]
                         net (fo=1, routed)           0.000    -0.465    Preprocess_inst/divider_parallel_inst/div_disptan[2].divider_disp_inst_tan/div_gen_0_inst/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[7].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/D[3]
    SLICE_X100Y149       FDSE                                         r  Preprocess_inst/divider_parallel_inst/div_disptan[2].divider_disp_inst_tan/div_gen_0_inst/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[7].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/opt_has_pipe.first_q_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUFDS                       0.000     0.000 r  sys_clk_ibufgds/O
                         net (fo=1, routed)           0.481     0.481    clk_wiz_0_inst/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.828    -2.347 r  clk_wiz_0_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -1.752    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.723 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=83561, routed)       0.855    -0.869    Preprocess_inst/divider_parallel_inst/div_disptan[2].divider_disp_inst_tan/div_gen_0_inst/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[7].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/aclk
    SLICE_X100Y149       FDSE                                         r  Preprocess_inst/divider_parallel_inst/div_disptan[2].divider_disp_inst_tan/div_gen_0_inst/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[7].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/opt_has_pipe.first_q_reg[3]/C
                         clock pessimism              0.233    -0.636    
    SLICE_X100Y149       FDSE (Hold_fdse_C_D)         0.134    -0.502    Preprocess_inst/divider_parallel_inst/div_disptan[2].divider_disp_inst_tan/div_gen_0_inst/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[7].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/opt_has_pipe.first_q_reg[3]
  -------------------------------------------------------------------
                         required time                          0.502    
                         arrival time                          -0.465    
  -------------------------------------------------------------------
                         slack                                  0.037    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_wiz_0_inst/inst/plle2_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.170         10.000      7.830      RAMB36_X6Y15    gstHD_encoder_inst/CIM_inst/CIM_ROM_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.170         10.000      7.830      RAMB36_X6Y15    gstHD_encoder_inst/CIM_inst/CIM_ROM_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.170         10.000      7.830      RAMB36_X2Y9     gstHD_encoder_inst/CIM_inst/CIM_ROM_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.170         10.000      7.830      RAMB36_X2Y9     gstHD_encoder_inst/CIM_inst/CIM_ROM_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.170         10.000      7.830      RAMB36_X1Y11    gstHD_encoder_inst/CIM_inst/CIM_ROM_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.170         10.000      7.830      RAMB36_X1Y11    gstHD_encoder_inst/CIM_inst/CIM_ROM_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.170         10.000      7.830      RAMB36_X1Y14    gstHD_encoder_inst/CIM_inst/CIM_ROM_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.170         10.000      7.830      RAMB36_X1Y14    gstHD_encoder_inst/CIM_inst/CIM_ROM_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.170         10.000      7.830      RAMB36_X0Y16    gstHD_encoder_inst/CIM_inst/CIM_ROM_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.170         10.000      7.830      RAMB36_X0Y16    gstHD_encoder_inst/CIM_inst/CIM_ROM_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
Max Period        n/a     PLLE2_ADV/CLKOUT0   n/a            160.000       10.000      150.000    PLLE2_ADV_X1Y2  clk_wiz_0_inst/inst/plle2_adv_inst/CLKOUT0
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.854         5.000       4.146      SLICE_X120Y161  Preprocess_inst/float2fix_pdisps_inst/loop[0].float2fix_inst0/floating_point_0_inst/inst/i_synth/FLT_TO_FIX_OP.SPD.OP/ALIGN_Z_D/MUX_LOOP[2].SKEW_DIST_DEL.DEL_DIST/i_pipe/opt_has_pipe.first_q_reg[0]_srl2/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.854         5.000       4.146      SLICE_X120Y161  Preprocess_inst/float2fix_pdisps_inst/loop[0].float2fix_inst0/floating_point_0_inst/inst/i_synth/FLT_TO_FIX_OP.SPD.OP/ALIGN_Z_D/MUX_LOOP[2].SKEW_DIST_DEL.DEL_DIST/i_pipe/opt_has_pipe.first_q_reg[0]_srl2/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.854         5.000       4.146      SLICE_X108Y158  Preprocess_inst/float2fix_pdisps_inst/loop[0].float2fix_inst0/floating_point_0_inst/inst/i_synth/FLT_TO_FIX_OP.SPD.OP/OP_STATE_P1_REG/i_pipe/opt_has_pipe.i_pipe[3].pipe_reg[3][0]_srl2/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.854         5.000       4.146      SLICE_X108Y158  Preprocess_inst/float2fix_pdisps_inst/loop[0].float2fix_inst0/floating_point_0_inst/inst/i_synth/FLT_TO_FIX_OP.SPD.OP/OP_STATE_P1_REG/i_pipe/opt_has_pipe.i_pipe[3].pipe_reg[3][0]_srl2/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.854         5.000       4.146      SLICE_X108Y158  Preprocess_inst/float2fix_pdisps_inst/loop[0].float2fix_inst0/floating_point_0_inst/inst/i_synth/FLT_TO_FIX_OP.SPD.OP/OP_STATE_P1_REG/i_pipe/opt_has_pipe.i_pipe[3].pipe_reg[3][1]_srl2/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.854         5.000       4.146      SLICE_X108Y158  Preprocess_inst/float2fix_pdisps_inst/loop[0].float2fix_inst0/floating_point_0_inst/inst/i_synth/FLT_TO_FIX_OP.SPD.OP/OP_STATE_P1_REG/i_pipe/opt_has_pipe.i_pipe[3].pipe_reg[3][1]_srl2/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.854         5.000       4.146      SLICE_X108Y158  Preprocess_inst/float2fix_pdisps_inst/loop[0].float2fix_inst0/floating_point_0_inst/inst/i_synth/FLT_TO_FIX_OP.SPD.OP/SIGN_DEL/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][0]_srl2/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.854         5.000       4.146      SLICE_X108Y158  Preprocess_inst/float2fix_pdisps_inst/loop[0].float2fix_inst0/floating_point_0_inst/inst/i_synth/FLT_TO_FIX_OP.SPD.OP/SIGN_DEL/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][0]_srl2/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.854         5.000       4.146      SLICE_X36Y164   Preprocess_inst/float2fix_pdisps_inst/loop[10].float2fix_inst0/floating_point_0_inst/inst/i_synth/FLT_TO_FIX_OP.SPD.OP/ALIGN_Z_D/MUX_LOOP[2].SKEW_DIST_DEL.DEL_DIST/i_pipe/opt_has_pipe.first_q_reg[0]_srl2/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.854         5.000       4.146      SLICE_X36Y164   Preprocess_inst/float2fix_pdisps_inst/loop[10].float2fix_inst0/floating_point_0_inst/inst/i_synth/FLT_TO_FIX_OP.SPD.OP/ALIGN_Z_D/MUX_LOOP[2].SKEW_DIST_DEL.DEL_DIST/i_pipe/opt_has_pipe.first_q_reg[0]_srl2/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.854         5.000       4.146      SLICE_X120Y161  Preprocess_inst/float2fix_pdisps_inst/loop[0].float2fix_inst0/floating_point_0_inst/inst/i_synth/FLT_TO_FIX_OP.SPD.OP/ALIGN_Z_D/MUX_LOOP[2].SKEW_DIST_DEL.DEL_DIST/i_pipe/opt_has_pipe.first_q_reg[0]_srl2/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.854         5.000       4.146      SLICE_X120Y161  Preprocess_inst/float2fix_pdisps_inst/loop[0].float2fix_inst0/floating_point_0_inst/inst/i_synth/FLT_TO_FIX_OP.SPD.OP/ALIGN_Z_D/MUX_LOOP[2].SKEW_DIST_DEL.DEL_DIST/i_pipe/opt_has_pipe.first_q_reg[0]_srl2/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.854         5.000       4.146      SLICE_X108Y158  Preprocess_inst/float2fix_pdisps_inst/loop[0].float2fix_inst0/floating_point_0_inst/inst/i_synth/FLT_TO_FIX_OP.SPD.OP/OP_STATE_P1_REG/i_pipe/opt_has_pipe.i_pipe[3].pipe_reg[3][0]_srl2/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.854         5.000       4.146      SLICE_X108Y158  Preprocess_inst/float2fix_pdisps_inst/loop[0].float2fix_inst0/floating_point_0_inst/inst/i_synth/FLT_TO_FIX_OP.SPD.OP/OP_STATE_P1_REG/i_pipe/opt_has_pipe.i_pipe[3].pipe_reg[3][0]_srl2/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.854         5.000       4.146      SLICE_X108Y158  Preprocess_inst/float2fix_pdisps_inst/loop[0].float2fix_inst0/floating_point_0_inst/inst/i_synth/FLT_TO_FIX_OP.SPD.OP/OP_STATE_P1_REG/i_pipe/opt_has_pipe.i_pipe[3].pipe_reg[3][1]_srl2/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.854         5.000       4.146      SLICE_X108Y158  Preprocess_inst/float2fix_pdisps_inst/loop[0].float2fix_inst0/floating_point_0_inst/inst/i_synth/FLT_TO_FIX_OP.SPD.OP/OP_STATE_P1_REG/i_pipe/opt_has_pipe.i_pipe[3].pipe_reg[3][1]_srl2/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.854         5.000       4.146      SLICE_X108Y158  Preprocess_inst/float2fix_pdisps_inst/loop[0].float2fix_inst0/floating_point_0_inst/inst/i_synth/FLT_TO_FIX_OP.SPD.OP/SIGN_DEL/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][0]_srl2/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.854         5.000       4.146      SLICE_X108Y158  Preprocess_inst/float2fix_pdisps_inst/loop[0].float2fix_inst0/floating_point_0_inst/inst/i_synth/FLT_TO_FIX_OP.SPD.OP/SIGN_DEL/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][0]_srl2/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.854         5.000       4.146      SLICE_X36Y164   Preprocess_inst/float2fix_pdisps_inst/loop[10].float2fix_inst0/floating_point_0_inst/inst/i_synth/FLT_TO_FIX_OP.SPD.OP/ALIGN_Z_D/MUX_LOOP[2].SKEW_DIST_DEL.DEL_DIST/i_pipe/opt_has_pipe.first_q_reg[0]_srl2/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.854         5.000       4.146      SLICE_X36Y164   Preprocess_inst/float2fix_pdisps_inst/loop[10].float2fix_inst0/floating_point_0_inst/inst/i_synth/FLT_TO_FIX_OP.SPD.OP/ALIGN_Z_D/MUX_LOOP[2].SKEW_DIST_DEL.DEL_DIST/i_pipe/opt_has_pipe.first_q_reg[0]_srl2/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        8.408ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_wiz_0_inst/inst/plle2_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I              n/a            1.592         10.000      8.408      BUFGCTRL_X0Y2   clk_wiz_0_inst/inst/clkf_buf/I
Min Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      PLLE2_ADV_X1Y2  clk_wiz_0_inst/inst/plle2_adv_inst/CLKFBOUT
Min Period  n/a     PLLE2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      PLLE2_ADV_X1Y2  clk_wiz_0_inst/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBIN   n/a            52.633        10.000      42.633     PLLE2_ADV_X1Y2  clk_wiz_0_inst/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            160.000       10.000      150.000    PLLE2_ADV_X1Y2  clk_wiz_0_inst/inst/plle2_adv_inst/CLKFBOUT



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_out1_clk_wiz_0
  To Clock:  

Max Delay             2 Endpoints
Min Delay             2 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 uart_tx_pc/tx_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tx_2_pc
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.801ns  (logic 3.725ns (42.330%)  route 5.075ns (57.670%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.137ns
    Phase Error              (PE):    0.105ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUFDS                       0.000     0.000 r  sys_clk_ibufgds/O
                         net (fo=1, routed)           1.080     1.080    clk_wiz_0_inst/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.594    -6.513 r  clk_wiz_0_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.522    -4.992    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -4.911 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=83561, routed)       1.397    -3.513    uart_tx_pc/clk_out1
    SLICE_X96Y195        FDPE                                         r  uart_tx_pc/tx_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y195        FDPE (Prop_fdpe_C_Q)         0.433    -3.080 r  uart_tx_pc/tx_reg/Q
                         net (fo=1, routed)           5.075     1.995    tx_2_pc_OBUF
    B20                  OBUF (Prop_obuf_I_O)         3.292     5.287 r  tx_2_pc_OBUF_inst/O
                         net (fo=0)                   0.000     5.287    tx_2_pc
    B20                                                               r  tx_2_pc (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uart_tx_grpr/tx_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tx_2_gripper
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.434ns  (logic 3.700ns (57.516%)  route 2.733ns (42.484%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.137ns
    Phase Error              (PE):    0.105ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUFDS                       0.000     0.000 r  sys_clk_ibufgds/O
                         net (fo=1, routed)           1.080     1.080    clk_wiz_0_inst/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.594    -6.513 r  clk_wiz_0_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.522    -4.992    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -4.911 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=83561, routed)       1.550    -3.361    uart_tx_grpr/clk_out1
    SLICE_X1Y124         FDPE                                         r  uart_tx_grpr/tx_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y124         FDPE (Prop_fdpe_C_Q)         0.379    -2.982 r  uart_tx_grpr/tx_reg/Q
                         net (fo=1, routed)           2.733    -0.249    tx_2_gripper_OBUF
    Y11                  OBUF (Prop_obuf_I_O)         3.321     3.073 r  tx_2_gripper_OBUF_inst/O
                         net (fo=0)                   0.000     3.073    tx_2_gripper
    Y11                                                               r  tx_2_gripper (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 uart_tx_grpr/tx_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tx_2_gripper
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.412ns  (logic 1.417ns (58.770%)  route 0.994ns (41.230%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.137ns
    Phase Error              (PE):    0.105ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUFDS                       0.000     0.000 r  sys_clk_ibufgds/O
                         net (fo=1, routed)           0.440     0.440    clk_wiz_0_inst/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.503    -2.062 r  clk_wiz_0_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.516    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.490 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=83561, routed)       0.642    -0.849    uart_tx_grpr/clk_out1
    SLICE_X1Y124         FDPE                                         r  uart_tx_grpr/tx_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y124         FDPE (Prop_fdpe_C_Q)         0.141    -0.708 r  uart_tx_grpr/tx_reg/Q
                         net (fo=1, routed)           0.994     0.287    tx_2_gripper_OBUF
    Y11                  OBUF (Prop_obuf_I_O)         1.276     1.563 r  tx_2_gripper_OBUF_inst/O
                         net (fo=0)                   0.000     1.563    tx_2_gripper
    Y11                                                               r  tx_2_gripper (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uart_tx_pc/tx_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tx_2_pc
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.844ns  (logic 1.411ns (36.721%)  route 2.432ns (63.279%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.137ns
    Phase Error              (PE):    0.105ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUFDS                       0.000     0.000 r  sys_clk_ibufgds/O
                         net (fo=1, routed)           0.440     0.440    clk_wiz_0_inst/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.503    -2.062 r  clk_wiz_0_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.516    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.490 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=83561, routed)       0.579    -0.912    uart_tx_pc/clk_out1
    SLICE_X96Y195        FDPE                                         r  uart_tx_pc/tx_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y195        FDPE (Prop_fdpe_C_Q)         0.164    -0.748 r  uart_tx_pc/tx_reg/Q
                         net (fo=1, routed)           2.432     1.685    tx_2_pc_OBUF
    B20                  OBUF (Prop_obuf_I_O)         1.247     2.932 r  tx_2_pc_OBUF_inst/O
                         net (fo=0)                   0.000     2.932    tx_2_pc
    B20                                                               r  tx_2_pc (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clkfbout_clk_wiz_0
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 clk_wiz_0_inst/inst/plle2_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_clk_wiz_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_wiz_0_inst/inst/plle2_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Max at Fast Process Corner
  Data Path Delay:        1.500ns  (logic 0.029ns (1.933%)  route 1.471ns (98.067%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.157ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.090ns
    Phase Error              (PE):    0.105ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_clk_wiz_0 fall edge)
                                                      5.000     5.000 f  
    R4                   IBUFDS                       0.000     5.000 f  sys_clk_ibufgds/O
                         net (fo=1, routed)           0.481     5.481    clk_wiz_0_inst/inst/clk_in1
  -------------------------------------------------------------------    -------------------
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKFBOUT)
                                                     -2.828     2.653 f  clk_wiz_0_inst/inst/plle2_adv_inst/CLKFBOUT
                         net (fo=1, routed)           0.595     3.248    clk_wiz_0_inst/inst/clkfbout_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     3.277 f  clk_wiz_0_inst/inst/clkf_buf/O
                         net (fo=1, routed)           0.877     4.153    clk_wiz_0_inst/inst/clkfbout_buf_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV                                    f  clk_wiz_0_inst/inst/plle2_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 clk_wiz_0_inst/inst/plle2_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_clk_wiz_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_wiz_0_inst/inst/plle2_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        2.943ns  (logic 0.077ns (2.616%)  route 2.866ns (97.384%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.157ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.090ns
    Phase Error              (PE):    0.105ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUFDS                       0.000     0.000 r  sys_clk_ibufgds/O
                         net (fo=1, routed)           1.019     1.019    clk_wiz_0_inst/inst/clk_in1
  -------------------------------------------------------------------    -------------------
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKFBOUT)
                                                     -6.853    -5.835 r  clk_wiz_0_inst/inst/plle2_adv_inst/CLKFBOUT
                         net (fo=1, routed)           1.449    -4.385    clk_wiz_0_inst/inst/clkfbout_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077    -4.308 r  clk_wiz_0_inst/inst/clkf_buf/O
                         net (fo=1, routed)           1.417    -2.891    clk_wiz_0_inst/inst/clkfbout_buf_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV                                    r  clk_wiz_0_inst/inst/plle2_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_out1_clk_wiz_0

Max Delay         66602 Endpoints
Min Delay         66602 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 sys_rst_n
                            (input port)
  Destination:            control_gripper_inst/modbus_crc_inst/crc_reg_reg[11]/CE
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        14.021ns  (logic 1.038ns (7.401%)  route 12.984ns (92.599%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        -2.929ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.929ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.137ns
    Phase Error              (PE):    0.105ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T6                                                0.000     0.000 r  sys_rst_n (IN)
                         net (fo=0)                   0.000     0.000    sys_rst_n
    T6                   IBUF (Prop_ibuf_I_O)         0.933     0.933 r  sys_rst_n_IBUF_inst/O
                         net (fo=49, routed)         11.698    12.630    control_gripper_inst/modbus_crc_inst/sys_rst_n
    SLICE_X9Y128         LUT2 (Prop_lut2_I0_O)        0.105    12.735 r  control_gripper_inst/modbus_crc_inst/crc_reg[15]_i_1/O
                         net (fo=16, routed)          1.286    14.021    control_gripper_inst/modbus_crc_inst/crc_reg[15]_i_1_n_0
    SLICE_X8Y128         FDPE                                         r  control_gripper_inst/modbus_crc_inst/crc_reg_reg[11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUFDS                       0.000     0.000 r  sys_clk_ibufgds/O
                         net (fo=1, routed)           1.019     1.019    clk_wiz_0_inst/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.853    -5.835 r  clk_wiz_0_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.449    -4.385    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    -4.308 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=83561, routed)       1.379    -2.929    control_gripper_inst/modbus_crc_inst/clk_out1
    SLICE_X8Y128         FDPE                                         r  control_gripper_inst/modbus_crc_inst/crc_reg_reg[11]/C

Slack:                    inf
  Source:                 sys_rst_n
                            (input port)
  Destination:            control_gripper_inst/modbus_crc_inst/crc_reg_reg[1]/CE
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        13.881ns  (logic 1.038ns (7.476%)  route 12.844ns (92.524%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        -2.929ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.929ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.137ns
    Phase Error              (PE):    0.105ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T6                                                0.000     0.000 r  sys_rst_n (IN)
                         net (fo=0)                   0.000     0.000    sys_rst_n
    T6                   IBUF (Prop_ibuf_I_O)         0.933     0.933 r  sys_rst_n_IBUF_inst/O
                         net (fo=49, routed)         11.698    12.630    control_gripper_inst/modbus_crc_inst/sys_rst_n
    SLICE_X9Y128         LUT2 (Prop_lut2_I0_O)        0.105    12.735 r  control_gripper_inst/modbus_crc_inst/crc_reg[15]_i_1/O
                         net (fo=16, routed)          1.146    13.881    control_gripper_inst/modbus_crc_inst/crc_reg[15]_i_1_n_0
    SLICE_X10Y127        FDPE                                         r  control_gripper_inst/modbus_crc_inst/crc_reg_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUFDS                       0.000     0.000 r  sys_clk_ibufgds/O
                         net (fo=1, routed)           1.019     1.019    clk_wiz_0_inst/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.853    -5.835 r  clk_wiz_0_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.449    -4.385    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    -4.308 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=83561, routed)       1.379    -2.929    control_gripper_inst/modbus_crc_inst/clk_out1
    SLICE_X10Y127        FDPE                                         r  control_gripper_inst/modbus_crc_inst/crc_reg_reg[1]/C

Slack:                    inf
  Source:                 sys_rst_n
                            (input port)
  Destination:            control_gripper_inst/modbus_crc_inst/crc_reg_reg[8]/CE
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        13.881ns  (logic 1.038ns (7.476%)  route 12.844ns (92.524%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        -2.929ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.929ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.137ns
    Phase Error              (PE):    0.105ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T6                                                0.000     0.000 r  sys_rst_n (IN)
                         net (fo=0)                   0.000     0.000    sys_rst_n
    T6                   IBUF (Prop_ibuf_I_O)         0.933     0.933 r  sys_rst_n_IBUF_inst/O
                         net (fo=49, routed)         11.698    12.630    control_gripper_inst/modbus_crc_inst/sys_rst_n
    SLICE_X9Y128         LUT2 (Prop_lut2_I0_O)        0.105    12.735 r  control_gripper_inst/modbus_crc_inst/crc_reg[15]_i_1/O
                         net (fo=16, routed)          1.146    13.881    control_gripper_inst/modbus_crc_inst/crc_reg[15]_i_1_n_0
    SLICE_X10Y127        FDPE                                         r  control_gripper_inst/modbus_crc_inst/crc_reg_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUFDS                       0.000     0.000 r  sys_clk_ibufgds/O
                         net (fo=1, routed)           1.019     1.019    clk_wiz_0_inst/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.853    -5.835 r  clk_wiz_0_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.449    -4.385    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    -4.308 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=83561, routed)       1.379    -2.929    control_gripper_inst/modbus_crc_inst/clk_out1
    SLICE_X10Y127        FDPE                                         r  control_gripper_inst/modbus_crc_inst/crc_reg_reg[8]/C

Slack:                    inf
  Source:                 sys_rst_n
                            (input port)
  Destination:            control_gripper_inst/modbus_crc_inst/crc_reg_reg[3]/CE
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        13.878ns  (logic 1.038ns (7.478%)  route 12.840ns (92.522%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        -2.929ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.929ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.137ns
    Phase Error              (PE):    0.105ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T6                                                0.000     0.000 r  sys_rst_n (IN)
                         net (fo=0)                   0.000     0.000    sys_rst_n
    T6                   IBUF (Prop_ibuf_I_O)         0.933     0.933 r  sys_rst_n_IBUF_inst/O
                         net (fo=49, routed)         11.698    12.630    control_gripper_inst/modbus_crc_inst/sys_rst_n
    SLICE_X9Y128         LUT2 (Prop_lut2_I0_O)        0.105    12.735 r  control_gripper_inst/modbus_crc_inst/crc_reg[15]_i_1/O
                         net (fo=16, routed)          1.143    13.878    control_gripper_inst/modbus_crc_inst/crc_reg[15]_i_1_n_0
    SLICE_X13Y127        FDPE                                         r  control_gripper_inst/modbus_crc_inst/crc_reg_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUFDS                       0.000     0.000 r  sys_clk_ibufgds/O
                         net (fo=1, routed)           1.019     1.019    clk_wiz_0_inst/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.853    -5.835 r  clk_wiz_0_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.449    -4.385    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    -4.308 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=83561, routed)       1.379    -2.929    control_gripper_inst/modbus_crc_inst/clk_out1
    SLICE_X13Y127        FDPE                                         r  control_gripper_inst/modbus_crc_inst/crc_reg_reg[3]/C

Slack:                    inf
  Source:                 sys_rst_n
                            (input port)
  Destination:            control_gripper_inst/modbus_crc_inst/crc_reg_reg[6]/CE
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        13.736ns  (logic 1.038ns (7.555%)  route 12.698ns (92.445%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        -2.929ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.929ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.137ns
    Phase Error              (PE):    0.105ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T6                                                0.000     0.000 r  sys_rst_n (IN)
                         net (fo=0)                   0.000     0.000    sys_rst_n
    T6                   IBUF (Prop_ibuf_I_O)         0.933     0.933 r  sys_rst_n_IBUF_inst/O
                         net (fo=49, routed)         11.698    12.630    control_gripper_inst/modbus_crc_inst/sys_rst_n
    SLICE_X9Y128         LUT2 (Prop_lut2_I0_O)        0.105    12.735 r  control_gripper_inst/modbus_crc_inst/crc_reg[15]_i_1/O
                         net (fo=16, routed)          1.000    13.736    control_gripper_inst/modbus_crc_inst/crc_reg[15]_i_1_n_0
    SLICE_X12Y127        FDPE                                         r  control_gripper_inst/modbus_crc_inst/crc_reg_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUFDS                       0.000     0.000 r  sys_clk_ibufgds/O
                         net (fo=1, routed)           1.019     1.019    clk_wiz_0_inst/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.853    -5.835 r  clk_wiz_0_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.449    -4.385    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    -4.308 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=83561, routed)       1.379    -2.929    control_gripper_inst/modbus_crc_inst/clk_out1
    SLICE_X12Y127        FDPE                                         r  control_gripper_inst/modbus_crc_inst/crc_reg_reg[6]/C

Slack:                    inf
  Source:                 sys_rst_n
                            (input port)
  Destination:            control_gripper_inst/modbus_crc_inst/crc_reg_reg[0]/CE
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        13.639ns  (logic 1.038ns (7.609%)  route 12.602ns (92.391%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        -2.929ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.929ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.137ns
    Phase Error              (PE):    0.105ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T6                                                0.000     0.000 r  sys_rst_n (IN)
                         net (fo=0)                   0.000     0.000    sys_rst_n
    T6                   IBUF (Prop_ibuf_I_O)         0.933     0.933 r  sys_rst_n_IBUF_inst/O
                         net (fo=49, routed)         11.698    12.630    control_gripper_inst/modbus_crc_inst/sys_rst_n
    SLICE_X9Y128         LUT2 (Prop_lut2_I0_O)        0.105    12.735 r  control_gripper_inst/modbus_crc_inst/crc_reg[15]_i_1/O
                         net (fo=16, routed)          0.904    13.639    control_gripper_inst/modbus_crc_inst/crc_reg[15]_i_1_n_0
    SLICE_X13Y128        FDPE                                         r  control_gripper_inst/modbus_crc_inst/crc_reg_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUFDS                       0.000     0.000 r  sys_clk_ibufgds/O
                         net (fo=1, routed)           1.019     1.019    clk_wiz_0_inst/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.853    -5.835 r  clk_wiz_0_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.449    -4.385    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    -4.308 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=83561, routed)       1.379    -2.929    control_gripper_inst/modbus_crc_inst/clk_out1
    SLICE_X13Y128        FDPE                                         r  control_gripper_inst/modbus_crc_inst/crc_reg_reg[0]/C

Slack:                    inf
  Source:                 sys_rst_n
                            (input port)
  Destination:            control_gripper_inst/modbus_crc_inst/crc_reg_reg[14]/CE
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        13.639ns  (logic 1.038ns (7.609%)  route 12.602ns (92.391%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        -2.929ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.929ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.137ns
    Phase Error              (PE):    0.105ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T6                                                0.000     0.000 r  sys_rst_n (IN)
                         net (fo=0)                   0.000     0.000    sys_rst_n
    T6                   IBUF (Prop_ibuf_I_O)         0.933     0.933 r  sys_rst_n_IBUF_inst/O
                         net (fo=49, routed)         11.698    12.630    control_gripper_inst/modbus_crc_inst/sys_rst_n
    SLICE_X9Y128         LUT2 (Prop_lut2_I0_O)        0.105    12.735 r  control_gripper_inst/modbus_crc_inst/crc_reg[15]_i_1/O
                         net (fo=16, routed)          0.904    13.639    control_gripper_inst/modbus_crc_inst/crc_reg[15]_i_1_n_0
    SLICE_X13Y128        FDPE                                         r  control_gripper_inst/modbus_crc_inst/crc_reg_reg[14]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUFDS                       0.000     0.000 r  sys_clk_ibufgds/O
                         net (fo=1, routed)           1.019     1.019    clk_wiz_0_inst/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.853    -5.835 r  clk_wiz_0_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.449    -4.385    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    -4.308 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=83561, routed)       1.379    -2.929    control_gripper_inst/modbus_crc_inst/clk_out1
    SLICE_X13Y128        FDPE                                         r  control_gripper_inst/modbus_crc_inst/crc_reg_reg[14]/C

Slack:                    inf
  Source:                 sys_rst_n
                            (input port)
  Destination:            control_gripper_inst/modbus_crc_inst/crc_reg_reg[7]/CE
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        13.523ns  (logic 1.038ns (7.674%)  route 12.485ns (92.326%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        -2.927ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.927ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.137ns
    Phase Error              (PE):    0.105ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T6                                                0.000     0.000 r  sys_rst_n (IN)
                         net (fo=0)                   0.000     0.000    sys_rst_n
    T6                   IBUF (Prop_ibuf_I_O)         0.933     0.933 r  sys_rst_n_IBUF_inst/O
                         net (fo=49, routed)         11.698    12.630    control_gripper_inst/modbus_crc_inst/sys_rst_n
    SLICE_X9Y128         LUT2 (Prop_lut2_I0_O)        0.105    12.735 r  control_gripper_inst/modbus_crc_inst/crc_reg[15]_i_1/O
                         net (fo=16, routed)          0.787    13.523    control_gripper_inst/modbus_crc_inst/crc_reg[15]_i_1_n_0
    SLICE_X13Y129        FDPE                                         r  control_gripper_inst/modbus_crc_inst/crc_reg_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUFDS                       0.000     0.000 r  sys_clk_ibufgds/O
                         net (fo=1, routed)           1.019     1.019    clk_wiz_0_inst/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.853    -5.835 r  clk_wiz_0_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.449    -4.385    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    -4.308 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=83561, routed)       1.381    -2.927    control_gripper_inst/modbus_crc_inst/clk_out1
    SLICE_X13Y129        FDPE                                         r  control_gripper_inst/modbus_crc_inst/crc_reg_reg[7]/C

Slack:                    inf
  Source:                 sys_rst_n
                            (input port)
  Destination:            control_gripper_inst/modbus_crc_inst/crc_reg_reg[15]/CE
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        13.497ns  (logic 1.038ns (7.689%)  route 12.459ns (92.311%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        -2.929ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.929ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.137ns
    Phase Error              (PE):    0.105ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T6                                                0.000     0.000 r  sys_rst_n (IN)
                         net (fo=0)                   0.000     0.000    sys_rst_n
    T6                   IBUF (Prop_ibuf_I_O)         0.933     0.933 r  sys_rst_n_IBUF_inst/O
                         net (fo=49, routed)         11.698    12.630    control_gripper_inst/modbus_crc_inst/sys_rst_n
    SLICE_X9Y128         LUT2 (Prop_lut2_I0_O)        0.105    12.735 r  control_gripper_inst/modbus_crc_inst/crc_reg[15]_i_1/O
                         net (fo=16, routed)          0.761    13.497    control_gripper_inst/modbus_crc_inst/crc_reg[15]_i_1_n_0
    SLICE_X12Y128        FDPE                                         r  control_gripper_inst/modbus_crc_inst/crc_reg_reg[15]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUFDS                       0.000     0.000 r  sys_clk_ibufgds/O
                         net (fo=1, routed)           1.019     1.019    clk_wiz_0_inst/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.853    -5.835 r  clk_wiz_0_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.449    -4.385    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    -4.308 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=83561, routed)       1.379    -2.929    control_gripper_inst/modbus_crc_inst/clk_out1
    SLICE_X12Y128        FDPE                                         r  control_gripper_inst/modbus_crc_inst/crc_reg_reg[15]/C

Slack:                    inf
  Source:                 sys_rst_n
                            (input port)
  Destination:            control_gripper_inst/modbus_crc_inst/crc_reg_reg[2]/CE
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        13.497ns  (logic 1.038ns (7.689%)  route 12.459ns (92.311%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        -2.929ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.929ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.137ns
    Phase Error              (PE):    0.105ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T6                                                0.000     0.000 r  sys_rst_n (IN)
                         net (fo=0)                   0.000     0.000    sys_rst_n
    T6                   IBUF (Prop_ibuf_I_O)         0.933     0.933 r  sys_rst_n_IBUF_inst/O
                         net (fo=49, routed)         11.698    12.630    control_gripper_inst/modbus_crc_inst/sys_rst_n
    SLICE_X9Y128         LUT2 (Prop_lut2_I0_O)        0.105    12.735 r  control_gripper_inst/modbus_crc_inst/crc_reg[15]_i_1/O
                         net (fo=16, routed)          0.761    13.497    control_gripper_inst/modbus_crc_inst/crc_reg[15]_i_1_n_0
    SLICE_X12Y128        FDPE                                         r  control_gripper_inst/modbus_crc_inst/crc_reg_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUFDS                       0.000     0.000 r  sys_clk_ibufgds/O
                         net (fo=1, routed)           1.019     1.019    clk_wiz_0_inst/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.853    -5.835 r  clk_wiz_0_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.449    -4.385    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    -4.308 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=83561, routed)       1.379    -2.929    control_gripper_inst/modbus_crc_inst/clk_out1
    SLICE_X12Y128        FDPE                                         r  control_gripper_inst/modbus_crc_inst/crc_reg_reg[2]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 sys_rst_n
                            (input port)
  Destination:            Preprocess_inst/divider_parallel_inst/div_disptan[6].divider_disp_inst_tan/div_gen_0_inst/U0/i_synth/i_has_aresetn.i_reg_reset/opt_has_pipe.first_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.936ns  (logic 0.204ns (21.745%)  route 0.733ns (78.255%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -0.804ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.804ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T6                                                0.000     0.000 f  sys_rst_n (IN)
                         net (fo=0)                   0.000     0.000    sys_rst_n
    T6                   IBUF (Prop_ibuf_I_O)         0.159     0.159 f  sys_rst_n_IBUF_inst/O
                         net (fo=49, routed)          0.733     0.891    Preprocess_inst/divider_parallel_inst/div_disptan[6].divider_disp_inst_tan/div_gen_0_inst/U0/i_synth/i_has_aresetn.i_reg_reset/aresetn
    SLICE_X156Y143       LUT1 (Prop_lut1_I0_O)        0.045     0.936 r  Preprocess_inst/divider_parallel_inst/div_disptan[6].divider_disp_inst_tan/div_gen_0_inst/U0/i_synth/i_has_aresetn.i_reg_reset/opt_has_pipe.first_q[0]_i_1__22/O
                         net (fo=1, routed)           0.000     0.936    Preprocess_inst/divider_parallel_inst/div_disptan[6].divider_disp_inst_tan/div_gen_0_inst/U0/i_synth/i_has_aresetn.i_reg_reset/sclr_d
    SLICE_X156Y143       FDRE                                         r  Preprocess_inst/divider_parallel_inst/div_disptan[6].divider_disp_inst_tan/div_gen_0_inst/U0/i_synth/i_has_aresetn.i_reg_reset/opt_has_pipe.first_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUFDS                       0.000     0.000 r  sys_clk_ibufgds/O
                         net (fo=1, routed)           0.481     0.481    clk_wiz_0_inst/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.828    -2.347 r  clk_wiz_0_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -1.752    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.723 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=83561, routed)       0.920    -0.804    Preprocess_inst/divider_parallel_inst/div_disptan[6].divider_disp_inst_tan/div_gen_0_inst/U0/i_synth/i_has_aresetn.i_reg_reset/aclk
    SLICE_X156Y143       FDRE                                         r  Preprocess_inst/divider_parallel_inst/div_disptan[6].divider_disp_inst_tan/div_gen_0_inst/U0/i_synth/i_has_aresetn.i_reg_reset/opt_has_pipe.first_q_reg[0]/C

Slack:                    inf
  Source:                 sys_rst_n
                            (input port)
  Destination:            Preprocess_inst/divider_parallel_inst/div_disptan[7].divider_disp_inst_tan/div_gen_0_inst/U0/i_synth/i_has_aresetn.i_reg_reset/opt_has_pipe.first_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.053ns  (logic 0.205ns (19.426%)  route 0.848ns (80.574%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -0.804ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.804ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T6                                                0.000     0.000 f  sys_rst_n (IN)
                         net (fo=0)                   0.000     0.000    sys_rst_n
    T6                   IBUF (Prop_ibuf_I_O)         0.159     0.159 f  sys_rst_n_IBUF_inst/O
                         net (fo=49, routed)          0.733     0.891    Preprocess_inst/divider_parallel_inst/div_disptan[7].divider_disp_inst_tan/div_gen_0_inst/U0/i_synth/i_has_aresetn.i_reg_reset/aresetn
    SLICE_X156Y143       LUT1 (Prop_lut1_I0_O)        0.046     0.937 r  Preprocess_inst/divider_parallel_inst/div_disptan[7].divider_disp_inst_tan/div_gen_0_inst/U0/i_synth/i_has_aresetn.i_reg_reset/opt_has_pipe.first_q[0]_i_1__22/O
                         net (fo=1, routed)           0.116     1.053    Preprocess_inst/divider_parallel_inst/div_disptan[7].divider_disp_inst_tan/div_gen_0_inst/U0/i_synth/i_has_aresetn.i_reg_reset/sclr_d
    SLICE_X156Y143       FDRE                                         r  Preprocess_inst/divider_parallel_inst/div_disptan[7].divider_disp_inst_tan/div_gen_0_inst/U0/i_synth/i_has_aresetn.i_reg_reset/opt_has_pipe.first_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUFDS                       0.000     0.000 r  sys_clk_ibufgds/O
                         net (fo=1, routed)           0.481     0.481    clk_wiz_0_inst/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.828    -2.347 r  clk_wiz_0_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -1.752    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.723 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=83561, routed)       0.920    -0.804    Preprocess_inst/divider_parallel_inst/div_disptan[7].divider_disp_inst_tan/div_gen_0_inst/U0/i_synth/i_has_aresetn.i_reg_reset/aclk
    SLICE_X156Y143       FDRE                                         r  Preprocess_inst/divider_parallel_inst/div_disptan[7].divider_disp_inst_tan/div_gen_0_inst/U0/i_synth/i_has_aresetn.i_reg_reset/opt_has_pipe.first_q_reg[0]/C

Slack:                    inf
  Source:                 rx_from_gripper
                            (input port)
  Destination:            uart_rx_grpr/rx_reg1_reg/D
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.227ns  (logic 0.285ns (23.235%)  route 0.942ns (76.765%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.803ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.803ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    Y12                                               0.000     0.000 r  rx_from_gripper (IN)
                         net (fo=0)                   0.000     0.000    rx_from_gripper
    Y12                  IBUF (Prop_ibuf_I_O)         0.285     0.285 r  rx_from_gripper_IBUF_inst/O
                         net (fo=1, routed)           0.942     1.227    uart_rx_grpr/rx_from_gripper_IBUF
    SLICE_X4Y133         FDPE                                         r  uart_rx_grpr/rx_reg1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUFDS                       0.000     0.000 r  sys_clk_ibufgds/O
                         net (fo=1, routed)           0.481     0.481    clk_wiz_0_inst/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.828    -2.347 r  clk_wiz_0_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -1.752    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.723 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=83561, routed)       0.921    -0.803    uart_rx_grpr/clk_out1
    SLICE_X4Y133         FDPE                                         r  uart_rx_grpr/rx_reg1_reg/C

Slack:                    inf
  Source:                 sys_rst_n
                            (input port)
  Destination:            Preprocess_inst/divider_parallel_inst/div_disptan[5].divider_disp_inst_tan/div_gen_0_inst/U0/i_synth/i_has_aresetn.i_reg_reset/opt_has_pipe.first_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.302ns  (logic 0.204ns (15.633%)  route 1.099ns (84.367%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -0.832ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.832ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T6                                                0.000     0.000 f  sys_rst_n (IN)
                         net (fo=0)                   0.000     0.000    sys_rst_n
    T6                   IBUF (Prop_ibuf_I_O)         0.159     0.159 f  sys_rst_n_IBUF_inst/O
                         net (fo=49, routed)          1.099     1.257    Preprocess_inst/divider_parallel_inst/div_disptan[5].divider_disp_inst_tan/div_gen_0_inst/U0/i_synth/i_has_aresetn.i_reg_reset/aresetn
    SLICE_X144Y146       LUT1 (Prop_lut1_I0_O)        0.045     1.302 r  Preprocess_inst/divider_parallel_inst/div_disptan[5].divider_disp_inst_tan/div_gen_0_inst/U0/i_synth/i_has_aresetn.i_reg_reset/opt_has_pipe.first_q[0]_i_1__22/O
                         net (fo=1, routed)           0.000     1.302    Preprocess_inst/divider_parallel_inst/div_disptan[5].divider_disp_inst_tan/div_gen_0_inst/U0/i_synth/i_has_aresetn.i_reg_reset/sclr_d
    SLICE_X144Y146       FDRE                                         r  Preprocess_inst/divider_parallel_inst/div_disptan[5].divider_disp_inst_tan/div_gen_0_inst/U0/i_synth/i_has_aresetn.i_reg_reset/opt_has_pipe.first_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUFDS                       0.000     0.000 r  sys_clk_ibufgds/O
                         net (fo=1, routed)           0.481     0.481    clk_wiz_0_inst/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.828    -2.347 r  clk_wiz_0_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -1.752    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.723 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=83561, routed)       0.892    -0.832    Preprocess_inst/divider_parallel_inst/div_disptan[5].divider_disp_inst_tan/div_gen_0_inst/U0/i_synth/i_has_aresetn.i_reg_reset/aclk
    SLICE_X144Y146       FDRE                                         r  Preprocess_inst/divider_parallel_inst/div_disptan[5].divider_disp_inst_tan/div_gen_0_inst/U0/i_synth/i_has_aresetn.i_reg_reset/opt_has_pipe.first_q_reg[0]/C

Slack:                    inf
  Source:                 sys_rst_n
                            (input port)
  Destination:            Preprocess_inst/float2fix_pdisps_inst/loop[23].float2fix_inst0/floating_point_0_inst/inst/i_synth/HAS_ARESETN.sclr_i_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.442ns  (logic 0.204ns (14.116%)  route 1.239ns (85.884%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -0.834ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.834ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T6                                                0.000     0.000 f  sys_rst_n (IN)
                         net (fo=0)                   0.000     0.000    sys_rst_n
    T6                   IBUF (Prop_ibuf_I_O)         0.159     0.159 f  sys_rst_n_IBUF_inst/O
                         net (fo=49, routed)          1.239     1.397    Preprocess_inst/float2fix_pdisps_inst/loop[23].float2fix_inst0/floating_point_0_inst/inst/i_synth/aresetn
    SLICE_X146Y155       LUT1 (Prop_lut1_I0_O)        0.045     1.442 r  Preprocess_inst/float2fix_pdisps_inst/loop[23].float2fix_inst0/floating_point_0_inst/inst/i_synth/HAS_ARESETN.sclr_i_i_1/O
                         net (fo=1, routed)           0.000     1.442    Preprocess_inst/float2fix_pdisps_inst/loop[23].float2fix_inst0/floating_point_0_inst/inst/i_synth/HAS_ARESETN.sclr_i_i_1_n_0
    SLICE_X146Y155       FDRE                                         r  Preprocess_inst/float2fix_pdisps_inst/loop[23].float2fix_inst0/floating_point_0_inst/inst/i_synth/HAS_ARESETN.sclr_i_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUFDS                       0.000     0.000 r  sys_clk_ibufgds/O
                         net (fo=1, routed)           0.481     0.481    clk_wiz_0_inst/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.828    -2.347 r  clk_wiz_0_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -1.752    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.723 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=83561, routed)       0.889    -0.834    Preprocess_inst/float2fix_pdisps_inst/loop[23].float2fix_inst0/floating_point_0_inst/inst/i_synth/aclk
    SLICE_X146Y155       FDRE                                         r  Preprocess_inst/float2fix_pdisps_inst/loop[23].float2fix_inst0/floating_point_0_inst/inst/i_synth/HAS_ARESETN.sclr_i_reg/C

Slack:                    inf
  Source:                 sys_rst_n
                            (input port)
  Destination:            Preprocess_inst/float2fix_pdisps_inst/loop[22].float2fix_inst0/floating_point_0_inst/inst/i_synth/HAS_ARESETN.sclr_i_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.603ns  (logic 0.204ns (12.698%)  route 1.400ns (87.302%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -0.836ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.836ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T6                                                0.000     0.000 f  sys_rst_n (IN)
                         net (fo=0)                   0.000     0.000    sys_rst_n
    T6                   IBUF (Prop_ibuf_I_O)         0.159     0.159 f  sys_rst_n_IBUF_inst/O
                         net (fo=49, routed)          1.400     1.558    Preprocess_inst/float2fix_pdisps_inst/loop[22].float2fix_inst0/floating_point_0_inst/inst/i_synth/aresetn
    SLICE_X143Y158       LUT1 (Prop_lut1_I0_O)        0.045     1.603 r  Preprocess_inst/float2fix_pdisps_inst/loop[22].float2fix_inst0/floating_point_0_inst/inst/i_synth/HAS_ARESETN.sclr_i_i_1/O
                         net (fo=1, routed)           0.000     1.603    Preprocess_inst/float2fix_pdisps_inst/loop[22].float2fix_inst0/floating_point_0_inst/inst/i_synth/HAS_ARESETN.sclr_i_i_1_n_0
    SLICE_X143Y158       FDRE                                         r  Preprocess_inst/float2fix_pdisps_inst/loop[22].float2fix_inst0/floating_point_0_inst/inst/i_synth/HAS_ARESETN.sclr_i_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUFDS                       0.000     0.000 r  sys_clk_ibufgds/O
                         net (fo=1, routed)           0.481     0.481    clk_wiz_0_inst/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.828    -2.347 r  clk_wiz_0_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -1.752    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.723 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=83561, routed)       0.887    -0.836    Preprocess_inst/float2fix_pdisps_inst/loop[22].float2fix_inst0/floating_point_0_inst/inst/i_synth/aclk
    SLICE_X143Y158       FDRE                                         r  Preprocess_inst/float2fix_pdisps_inst/loop[22].float2fix_inst0/floating_point_0_inst/inst/i_synth/HAS_ARESETN.sclr_i_reg/C

Slack:                    inf
  Source:                 sys_rst_n
                            (input port)
  Destination:            Preprocess_inst/float2fix_pdisps_inst/loop[18].float2fix_inst0/floating_point_0_inst/inst/i_synth/HAS_ARESETN.sclr_i_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.710ns  (logic 0.204ns (11.902%)  route 1.507ns (88.098%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -0.840ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.840ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T6                                                0.000     0.000 f  sys_rst_n (IN)
                         net (fo=0)                   0.000     0.000    sys_rst_n
    T6                   IBUF (Prop_ibuf_I_O)         0.159     0.159 f  sys_rst_n_IBUF_inst/O
                         net (fo=49, routed)          1.507     1.665    Preprocess_inst/float2fix_pdisps_inst/loop[18].float2fix_inst0/floating_point_0_inst/inst/i_synth/aresetn
    SLICE_X140Y162       LUT1 (Prop_lut1_I0_O)        0.045     1.710 r  Preprocess_inst/float2fix_pdisps_inst/loop[18].float2fix_inst0/floating_point_0_inst/inst/i_synth/HAS_ARESETN.sclr_i_i_1/O
                         net (fo=1, routed)           0.000     1.710    Preprocess_inst/float2fix_pdisps_inst/loop[18].float2fix_inst0/floating_point_0_inst/inst/i_synth/HAS_ARESETN.sclr_i_i_1_n_0
    SLICE_X140Y162       FDRE                                         r  Preprocess_inst/float2fix_pdisps_inst/loop[18].float2fix_inst0/floating_point_0_inst/inst/i_synth/HAS_ARESETN.sclr_i_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUFDS                       0.000     0.000 r  sys_clk_ibufgds/O
                         net (fo=1, routed)           0.481     0.481    clk_wiz_0_inst/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.828    -2.347 r  clk_wiz_0_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -1.752    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.723 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=83561, routed)       0.883    -0.840    Preprocess_inst/float2fix_pdisps_inst/loop[18].float2fix_inst0/floating_point_0_inst/inst/i_synth/aclk
    SLICE_X140Y162       FDRE                                         r  Preprocess_inst/float2fix_pdisps_inst/loop[18].float2fix_inst0/floating_point_0_inst/inst/i_synth/HAS_ARESETN.sclr_i_reg/C

Slack:                    inf
  Source:                 sys_rst_n
                            (input port)
  Destination:            Preprocess_inst/float2fix_pdisps_inst/loop[21].float2fix_inst0/floating_point_0_inst/inst/i_synth/HAS_ARESETN.sclr_i_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.780ns  (logic 0.204ns (11.434%)  route 1.577ns (88.566%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -0.840ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.840ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T6                                                0.000     0.000 f  sys_rst_n (IN)
                         net (fo=0)                   0.000     0.000    sys_rst_n
    T6                   IBUF (Prop_ibuf_I_O)         0.159     0.159 f  sys_rst_n_IBUF_inst/O
                         net (fo=49, routed)          1.577     1.735    Preprocess_inst/float2fix_pdisps_inst/loop[21].float2fix_inst0/floating_point_0_inst/inst/i_synth/aresetn
    SLICE_X144Y165       LUT1 (Prop_lut1_I0_O)        0.045     1.780 r  Preprocess_inst/float2fix_pdisps_inst/loop[21].float2fix_inst0/floating_point_0_inst/inst/i_synth/HAS_ARESETN.sclr_i_i_1/O
                         net (fo=1, routed)           0.000     1.780    Preprocess_inst/float2fix_pdisps_inst/loop[21].float2fix_inst0/floating_point_0_inst/inst/i_synth/HAS_ARESETN.sclr_i_i_1_n_0
    SLICE_X144Y165       FDRE                                         r  Preprocess_inst/float2fix_pdisps_inst/loop[21].float2fix_inst0/floating_point_0_inst/inst/i_synth/HAS_ARESETN.sclr_i_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUFDS                       0.000     0.000 r  sys_clk_ibufgds/O
                         net (fo=1, routed)           0.481     0.481    clk_wiz_0_inst/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.828    -2.347 r  clk_wiz_0_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -1.752    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.723 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=83561, routed)       0.883    -0.840    Preprocess_inst/float2fix_pdisps_inst/loop[21].float2fix_inst0/floating_point_0_inst/inst/i_synth/aclk
    SLICE_X144Y165       FDRE                                         r  Preprocess_inst/float2fix_pdisps_inst/loop[21].float2fix_inst0/floating_point_0_inst/inst/i_synth/HAS_ARESETN.sclr_i_reg/C

Slack:                    inf
  Source:                 sys_rst_n
                            (input port)
  Destination:            Preprocess_inst/float2fix_pdisps_inst/loop[20].float2fix_inst0/floating_point_0_inst/inst/i_synth/HAS_ARESETN.sclr_i_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.793ns  (logic 0.204ns (11.353%)  route 1.589ns (88.647%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -0.868ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.868ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T6                                                0.000     0.000 f  sys_rst_n (IN)
                         net (fo=0)                   0.000     0.000    sys_rst_n
    T6                   IBUF (Prop_ibuf_I_O)         0.159     0.159 f  sys_rst_n_IBUF_inst/O
                         net (fo=49, routed)          1.589     1.748    Preprocess_inst/float2fix_pdisps_inst/loop[20].float2fix_inst0/floating_point_0_inst/inst/i_synth/aresetn
    SLICE_X136Y167       LUT1 (Prop_lut1_I0_O)        0.045     1.793 r  Preprocess_inst/float2fix_pdisps_inst/loop[20].float2fix_inst0/floating_point_0_inst/inst/i_synth/HAS_ARESETN.sclr_i_i_1/O
                         net (fo=1, routed)           0.000     1.793    Preprocess_inst/float2fix_pdisps_inst/loop[20].float2fix_inst0/floating_point_0_inst/inst/i_synth/HAS_ARESETN.sclr_i_i_1_n_0
    SLICE_X136Y167       FDRE                                         r  Preprocess_inst/float2fix_pdisps_inst/loop[20].float2fix_inst0/floating_point_0_inst/inst/i_synth/HAS_ARESETN.sclr_i_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUFDS                       0.000     0.000 r  sys_clk_ibufgds/O
                         net (fo=1, routed)           0.481     0.481    clk_wiz_0_inst/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.828    -2.347 r  clk_wiz_0_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -1.752    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.723 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=83561, routed)       0.855    -0.868    Preprocess_inst/float2fix_pdisps_inst/loop[20].float2fix_inst0/floating_point_0_inst/inst/i_synth/aclk
    SLICE_X136Y167       FDRE                                         r  Preprocess_inst/float2fix_pdisps_inst/loop[20].float2fix_inst0/floating_point_0_inst/inst/i_synth/HAS_ARESETN.sclr_i_reg/C

Slack:                    inf
  Source:                 sys_rst_n
                            (input port)
  Destination:            Preprocess_inst/float2fix_pdisps_inst/loop[19].float2fix_inst0/floating_point_0_inst/inst/i_synth/HAS_ARESETN.sclr_i_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.796ns  (logic 0.204ns (11.332%)  route 1.593ns (88.668%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -0.844ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.844ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T6                                                0.000     0.000 f  sys_rst_n (IN)
                         net (fo=0)                   0.000     0.000    sys_rst_n
    T6                   IBUF (Prop_ibuf_I_O)         0.159     0.159 f  sys_rst_n_IBUF_inst/O
                         net (fo=49, routed)          1.593     1.751    Preprocess_inst/float2fix_pdisps_inst/loop[19].float2fix_inst0/floating_point_0_inst/inst/i_synth/aresetn
    SLICE_X144Y169       LUT1 (Prop_lut1_I0_O)        0.045     1.796 r  Preprocess_inst/float2fix_pdisps_inst/loop[19].float2fix_inst0/floating_point_0_inst/inst/i_synth/HAS_ARESETN.sclr_i_i_1/O
                         net (fo=1, routed)           0.000     1.796    Preprocess_inst/float2fix_pdisps_inst/loop[19].float2fix_inst0/floating_point_0_inst/inst/i_synth/HAS_ARESETN.sclr_i_i_1_n_0
    SLICE_X144Y169       FDRE                                         r  Preprocess_inst/float2fix_pdisps_inst/loop[19].float2fix_inst0/floating_point_0_inst/inst/i_synth/HAS_ARESETN.sclr_i_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUFDS                       0.000     0.000 r  sys_clk_ibufgds/O
                         net (fo=1, routed)           0.481     0.481    clk_wiz_0_inst/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.828    -2.347 r  clk_wiz_0_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -1.752    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.723 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=83561, routed)       0.879    -0.844    Preprocess_inst/float2fix_pdisps_inst/loop[19].float2fix_inst0/floating_point_0_inst/inst/i_synth/aclk
    SLICE_X144Y169       FDRE                                         r  Preprocess_inst/float2fix_pdisps_inst/loop[19].float2fix_inst0/floating_point_0_inst/inst/i_synth/HAS_ARESETN.sclr_i_reg/C





