##################################################################### 
                    Table of Contents
===================================================================== 
	1::Clock Frequency Summary
	2::Clock Relationship Summary
	3::Datasheet Report
		3.1::Setup to Clock
		3.2::Clock to Out
		3.3::Pad to Pad
	4::Path Details for Clock Frequency Summary
		4.1::Critical Path Report for CyBUS_CLK
		4.2::Critical Path Report for UART_Debug_IntClock
		4.3::Critical Path Report for UART_USB_IntClock
	5::Path Details for Clock Relationship Summary
		5.1::Critical Path Report for (CyBUS_CLK:R vs. UART_USB_IntClock:R)
		5.2::Critical Path Report for (CyBUS_CLK:R vs. UART_Debug_IntClock:R)
		5.3::Critical Path Report for (UART_USB_IntClock:R vs. UART_USB_IntClock:R)
		5.4::Critical Path Report for (UART_Debug_IntClock:R vs. UART_Debug_IntClock:R)
===================================================================== 
                    End of Table of Contents
##################################################################### 

##################################################################### 
                    1::Clock Frequency Summary
===================================================================== 
Number of clocks: 12
Clock: CyBUS_CLK                      | Frequency: 56.65 MHz  | Target: 24.00 MHz  | 
Clock: CyBUS_CLK(fixed-function)      | N/A                   | Target: 24.00 MHz  | 
Clock: CyILO                          | N/A                   | Target: 0.00 MHz   | 
Clock: CyIMO                          | N/A                   | Target: 3.00 MHz   | 
Clock: CyMASTER_CLK                   | N/A                   | Target: 24.00 MHz  | 
Clock: CyPLL_OUT                      | N/A                   | Target: 24.00 MHz  | 
Clock: Timer_clock                    | N/A                   | Target: 0.01 MHz   | 
Clock: Timer_clock(fixed-function)    | N/A                   | Target: 0.01 MHz   | 
Clock: Timer_clock_1                  | N/A                   | Target: 0.01 MHz   | 
Clock: Timer_clock_1(fixed-function)  | N/A                   | Target: 0.01 MHz   | 
Clock: UART_Debug_IntClock            | Frequency: 54.46 MHz  | Target: 0.92 MHz   | 
Clock: UART_USB_IntClock              | Frequency: 55.77 MHz  | Target: 0.92 MHz   | 

 =====================================================================
                    End of Clock Frequency Summary
 #####################################################################


 #####################################################################
                    2::Clock Relationship Summary
 =====================================================================

Launch Clock         Capture Clock        Constraint(R-R)  Slack(R-R)  Constraint(R-F)  Slack(R-F)  Constraint(F-F)  Slack(F-F)  Constraint(F-R)  Slack(F-R)  
-------------------  -------------------  ---------------  ----------  ---------------  ----------  ---------------  ----------  ---------------  ----------  
CyBUS_CLK            UART_Debug_IntClock  41666.7          24013       N/A              N/A         N/A              N/A         N/A              N/A         
CyBUS_CLK            UART_USB_IntClock    41666.7          24687       N/A              N/A         N/A              N/A         N/A              N/A         
UART_Debug_IntClock  UART_Debug_IntClock  1.08333e+006     1064971     N/A              N/A         N/A              N/A         N/A              N/A         
UART_USB_IntClock    UART_USB_IntClock    1.08333e+006     1065403     N/A              N/A         N/A              N/A         N/A              N/A         

 =====================================================================
                    End of Clock Relationship Summary
 #####################################################################


 #####################################################################
                    3::Datasheet Report

All values are in Picoseconds
 =====================================================================

3.1::Setup to Clock                     
-------------------                     

Port Name  Setup to Clk  Clock Name:Phase  
---------  ------------  ----------------  


-----------------------3.2::Clock to Out
----------------------------------------

Port Name         Clock to Out  Clock Name:Phase             
----------------  ------------  ---------------------------  
SCL_1(0)_PAD:out  26260         CyBUS_CLK(fixed-function):R  
SDA_1(0)_PAD:out  25353         CyBUS_CLK(fixed-function):R  
Tx_1(0)_PAD       30258         UART_Debug_IntClock:R        
Tx_2(0)_PAD       34762         UART_USB_IntClock:R          


                         3.3::Pad to Pad
                         ---------------

Port Name (Source)  Port Name (Destination)  Delay  
------------------  -----------------------  -----  

===================================================================== 
                    End of Datasheet Report
##################################################################### 
##################################################################### 
                    4::Path Details for Clock Frequency Summary
===================================================================== 
4.1::Critical Path Report for CyBUS_CLK
***************************************
Clock: CyBUS_CLK
Frequency: 56.65 MHz | Target: 24.00 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_1(0)/fb
Path End       : \UART_Debug:BUART:sRX:RxShifter:u0\/route_si
Capture Clock  : \UART_Debug:BUART:sRX:RxShifter:u0\/clock
Path slack     : 24013p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (CyBUS_CLK:R#26 vs. UART_Debug_IntClock:R#2)   41667
- Setup time                                                  -3470
-----------------------------------------------------------   ----- 
End-of-path required time (ps)                                38197

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14184
-------------------------------------   ----- 
End-of-path arrival time (ps)           14184
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_1(0)/in_clock                                            iocell7             0      0  RISE       1

Data path
pin name                                      model name     delay     AT  slack  edge  Fanout
--------------------------------------------  -------------  -----  -----  -----  ----  ------
Rx_1(0)/fb                                    iocell7         1835   1835  24013  RISE       1
\UART_Debug:BUART:rx_postpoll\/main_0         macrocell14     6710   8545  24013  RISE       1
\UART_Debug:BUART:rx_postpoll\/q              macrocell14     3350  11895  24013  RISE       1
\UART_Debug:BUART:sRX:RxShifter:u0\/route_si  datapathcell6   2289  14184  24013  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_Debug:BUART:sRX:RxShifter:u0\/clock                  datapathcell6       0      0  RISE       1


===================================================================== 
4.2::Critical Path Report for UART_Debug_IntClock
*************************************************
Clock: UART_Debug_IntClock
Frequency: 54.46 MHz | Target: 0.92 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Debug:BUART:rx_state_2\/q
Path End       : \UART_Debug:BUART:sRX:RxBitCounter\/load
Capture Clock  : \UART_Debug:BUART:sRX:RxBitCounter\/clock
Path slack     : 1064971p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (UART_Debug_IntClock:R#1 vs. UART_Debug_IntClock:R#2)   1083333
- Setup time                                                             -5360
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1077973

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13002
-------------------------------------   ----- 
End-of-path arrival time (ps)           13002
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_Debug:BUART:rx_state_2\/clock_0                      macrocell43         0      0  RISE       1

Data path
pin name                                   model name   delay     AT    slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_Debug:BUART:rx_state_2\/q            macrocell43   1250   1250  1064971  RISE       1
\UART_Debug:BUART:rx_counter_load\/main_3  macrocell13   6087   7337  1064971  RISE       1
\UART_Debug:BUART:rx_counter_load\/q       macrocell13   3350  10687  1064971  RISE       1
\UART_Debug:BUART:sRX:RxBitCounter\/load   count7cell    2315  13002  1064971  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_Debug:BUART:sRX:RxBitCounter\/clock                  count7cell          0      0  RISE       1


===================================================================== 
4.3::Critical Path Report for UART_USB_IntClock
***********************************************
Clock: UART_USB_IntClock
Frequency: 55.77 MHz | Target: 0.92 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_USB:BUART:tx_state_2\/q
Path End       : \UART_USB:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0
Capture Clock  : \UART_USB:BUART:sTX:sCLOCK:TxBitClkGen\/clock
Path slack     : 1065403p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_USB_IntClock:R#1 vs. UART_USB_IntClock:R#2)   1083333
- Setup time                                                         -6190
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1077143

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11741
-------------------------------------   ----- 
End-of-path arrival time (ps)           11741
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_USB:BUART:tx_state_2\/clock_0                        macrocell21         0      0  RISE       1

Data path
pin name                                           model name     delay     AT    slack  edge  Fanout
-------------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_USB:BUART:tx_state_2\/q                      macrocell21     1250   1250  1065403  RISE       1
\UART_USB:BUART:counter_load_not\/main_3           macrocell2      4221   5471  1065403  RISE       1
\UART_USB:BUART:counter_load_not\/q                macrocell2      3350   8821  1065403  RISE       1
\UART_USB:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0  datapathcell2   2919  11741  1065403  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_USB:BUART:sTX:sCLOCK:TxBitClkGen\/clock              datapathcell2       0      0  RISE       1



===================================================================== 
                    End of Path Details for Clock Frequency Summary
##################################################################### 


##################################################################### 
                    5::Path Details for Clock Relationship Summary
===================================================================== 

5.1::Critical Path Report for (CyBUS_CLK:R vs. UART_USB_IntClock:R)
*******************************************************************

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_2(0)/fb
Path End       : \UART_USB:BUART:sRX:RxShifter:u0\/route_si
Capture Clock  : \UART_USB:BUART:sRX:RxShifter:u0\/clock
Path slack     : 24687p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (CyBUS_CLK:R#26 vs. UART_USB_IntClock:R#2)   41667
- Setup time                                                -3470
---------------------------------------------------------   ----- 
End-of-path required time (ps)                              38197

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13510
-------------------------------------   ----- 
End-of-path arrival time (ps)           13510
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_2(0)/in_clock                                            iocell2             0      0  RISE       1

Data path
pin name                                    model name     delay     AT  slack  edge  Fanout
------------------------------------------  -------------  -----  -----  -----  ----  ------
Rx_2(0)/fb                                  iocell2         2009   2009  24687  RISE       1
\UART_USB:BUART:rx_postpoll\/main_0         macrocell6      5845   7854  24687  RISE       1
\UART_USB:BUART:rx_postpoll\/q              macrocell6      3350  11204  24687  RISE       1
\UART_USB:BUART:sRX:RxShifter:u0\/route_si  datapathcell3   2306  13510  24687  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_USB:BUART:sRX:RxShifter:u0\/clock                    datapathcell3       0      0  RISE       1


5.2::Critical Path Report for (CyBUS_CLK:R vs. UART_Debug_IntClock:R)
*********************************************************************

++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_1(0)/fb
Path End       : \UART_Debug:BUART:sRX:RxShifter:u0\/route_si
Capture Clock  : \UART_Debug:BUART:sRX:RxShifter:u0\/clock
Path slack     : 24013p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (CyBUS_CLK:R#26 vs. UART_Debug_IntClock:R#2)   41667
- Setup time                                                  -3470
-----------------------------------------------------------   ----- 
End-of-path required time (ps)                                38197

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14184
-------------------------------------   ----- 
End-of-path arrival time (ps)           14184
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_1(0)/in_clock                                            iocell7             0      0  RISE       1

Data path
pin name                                      model name     delay     AT  slack  edge  Fanout
--------------------------------------------  -------------  -----  -----  -----  ----  ------
Rx_1(0)/fb                                    iocell7         1835   1835  24013  RISE       1
\UART_Debug:BUART:rx_postpoll\/main_0         macrocell14     6710   8545  24013  RISE       1
\UART_Debug:BUART:rx_postpoll\/q              macrocell14     3350  11895  24013  RISE       1
\UART_Debug:BUART:sRX:RxShifter:u0\/route_si  datapathcell6   2289  14184  24013  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_Debug:BUART:sRX:RxShifter:u0\/clock                  datapathcell6       0      0  RISE       1


5.3::Critical Path Report for (UART_USB_IntClock:R vs. UART_USB_IntClock:R)
***************************************************************************

++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_USB:BUART:tx_state_2\/q
Path End       : \UART_USB:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0
Capture Clock  : \UART_USB:BUART:sTX:sCLOCK:TxBitClkGen\/clock
Path slack     : 1065403p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_USB_IntClock:R#1 vs. UART_USB_IntClock:R#2)   1083333
- Setup time                                                         -6190
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1077143

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11741
-------------------------------------   ----- 
End-of-path arrival time (ps)           11741
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_USB:BUART:tx_state_2\/clock_0                        macrocell21         0      0  RISE       1

Data path
pin name                                           model name     delay     AT    slack  edge  Fanout
-------------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_USB:BUART:tx_state_2\/q                      macrocell21     1250   1250  1065403  RISE       1
\UART_USB:BUART:counter_load_not\/main_3           macrocell2      4221   5471  1065403  RISE       1
\UART_USB:BUART:counter_load_not\/q                macrocell2      3350   8821  1065403  RISE       1
\UART_USB:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0  datapathcell2   2919  11741  1065403  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_USB:BUART:sTX:sCLOCK:TxBitClkGen\/clock              datapathcell2       0      0  RISE       1


5.4::Critical Path Report for (UART_Debug_IntClock:R vs. UART_Debug_IntClock:R)
*******************************************************************************

++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Debug:BUART:rx_state_2\/q
Path End       : \UART_Debug:BUART:sRX:RxBitCounter\/load
Capture Clock  : \UART_Debug:BUART:sRX:RxBitCounter\/clock
Path slack     : 1064971p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (UART_Debug_IntClock:R#1 vs. UART_Debug_IntClock:R#2)   1083333
- Setup time                                                             -5360
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1077973

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13002
-------------------------------------   ----- 
End-of-path arrival time (ps)           13002
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_Debug:BUART:rx_state_2\/clock_0                      macrocell43         0      0  RISE       1

Data path
pin name                                   model name   delay     AT    slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_Debug:BUART:rx_state_2\/q            macrocell43   1250   1250  1064971  RISE       1
\UART_Debug:BUART:rx_counter_load\/main_3  macrocell13   6087   7337  1064971  RISE       1
\UART_Debug:BUART:rx_counter_load\/q       macrocell13   3350  10687  1064971  RISE       1
\UART_Debug:BUART:sRX:RxBitCounter\/load   count7cell    2315  13002  1064971  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_Debug:BUART:sRX:RxBitCounter\/clock                  count7cell          0      0  RISE       1



===================================================================== 
                    End of Path Details for Clock Relationship Summary
##################################################################### 

##################################################################### 
                    Detailed Report for all timing paths 
===================================================================== 

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_1(0)/fb
Path End       : \UART_Debug:BUART:sRX:RxShifter:u0\/route_si
Capture Clock  : \UART_Debug:BUART:sRX:RxShifter:u0\/clock
Path slack     : 24013p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (CyBUS_CLK:R#26 vs. UART_Debug_IntClock:R#2)   41667
- Setup time                                                  -3470
-----------------------------------------------------------   ----- 
End-of-path required time (ps)                                38197

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14184
-------------------------------------   ----- 
End-of-path arrival time (ps)           14184
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_1(0)/in_clock                                            iocell7             0      0  RISE       1

Data path
pin name                                      model name     delay     AT  slack  edge  Fanout
--------------------------------------------  -------------  -----  -----  -----  ----  ------
Rx_1(0)/fb                                    iocell7         1835   1835  24013  RISE       1
\UART_Debug:BUART:rx_postpoll\/main_0         macrocell14     6710   8545  24013  RISE       1
\UART_Debug:BUART:rx_postpoll\/q              macrocell14     3350  11895  24013  RISE       1
\UART_Debug:BUART:sRX:RxShifter:u0\/route_si  datapathcell6   2289  14184  24013  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_Debug:BUART:sRX:RxShifter:u0\/clock                  datapathcell6       0      0  RISE       1



++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_2(0)/fb
Path End       : \UART_USB:BUART:sRX:RxShifter:u0\/route_si
Capture Clock  : \UART_USB:BUART:sRX:RxShifter:u0\/clock
Path slack     : 24687p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (CyBUS_CLK:R#26 vs. UART_USB_IntClock:R#2)   41667
- Setup time                                                -3470
---------------------------------------------------------   ----- 
End-of-path required time (ps)                              38197

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13510
-------------------------------------   ----- 
End-of-path arrival time (ps)           13510
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_2(0)/in_clock                                            iocell2             0      0  RISE       1

Data path
pin name                                    model name     delay     AT  slack  edge  Fanout
------------------------------------------  -------------  -----  -----  -----  ----  ------
Rx_2(0)/fb                                  iocell2         2009   2009  24687  RISE       1
\UART_USB:BUART:rx_postpoll\/main_0         macrocell6      5845   7854  24687  RISE       1
\UART_USB:BUART:rx_postpoll\/q              macrocell6      3350  11204  24687  RISE       1
\UART_USB:BUART:sRX:RxShifter:u0\/route_si  datapathcell3   2306  13510  24687  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_USB:BUART:sRX:RxShifter:u0\/clock                    datapathcell3       0      0  RISE       1



++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_2(0)/fb
Path End       : \UART_USB:BUART:rx_last\/main_0
Capture Clock  : \UART_USB:BUART:rx_last\/clock_0
Path slack     : 29132p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (CyBUS_CLK:R#26 vs. UART_USB_IntClock:R#2)   41667
- Setup time                                                -3510
---------------------------------------------------------   ----- 
End-of-path required time (ps)                              38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9024
-------------------------------------   ---- 
End-of-path arrival time (ps)           9024
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_2(0)/in_clock                                            iocell2             0      0  RISE       1

Data path
pin name                         model name   delay     AT  slack  edge  Fanout
-------------------------------  -----------  -----  -----  -----  ----  ------
Rx_2(0)/fb                       iocell2       2009   2009  24687  RISE       1
\UART_USB:BUART:rx_last\/main_0  macrocell33   7015   9024  29132  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_USB:BUART:rx_last\/clock_0                           macrocell33         0      0  RISE       1



++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_1(0)/fb
Path End       : \UART_Debug:BUART:rx_last\/main_0
Capture Clock  : \UART_Debug:BUART:rx_last\/clock_0
Path slack     : 29612p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (CyBUS_CLK:R#26 vs. UART_Debug_IntClock:R#2)   41667
- Setup time                                                  -3510
-----------------------------------------------------------   ----- 
End-of-path required time (ps)                                38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8545
-------------------------------------   ---- 
End-of-path arrival time (ps)           8545
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_1(0)/in_clock                                            iocell7             0      0  RISE       1

Data path
pin name                           model name   delay     AT  slack  edge  Fanout
---------------------------------  -----------  -----  -----  -----  ----  ------
Rx_1(0)/fb                         iocell7       1835   1835  24013  RISE       1
\UART_Debug:BUART:rx_last\/main_0  macrocell49   6710   8545  29612  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_Debug:BUART:rx_last\/clock_0                         macrocell49         0      0  RISE       1



++++ Path 5 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_2(0)/fb
Path End       : \UART_USB:BUART:rx_state_0\/main_0
Capture Clock  : \UART_USB:BUART:rx_state_0\/clock_0
Path slack     : 30295p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (CyBUS_CLK:R#26 vs. UART_USB_IntClock:R#2)   41667
- Setup time                                                -3510
---------------------------------------------------------   ----- 
End-of-path required time (ps)                              38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7862
-------------------------------------   ---- 
End-of-path arrival time (ps)           7862
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_2(0)/in_clock                                            iocell2             0      0  RISE       1

Data path
pin name                            model name   delay     AT  slack  edge  Fanout
----------------------------------  -----------  -----  -----  -----  ----  ------
Rx_2(0)/fb                          iocell2       2009   2009  24687  RISE       1
\UART_USB:BUART:rx_state_0\/main_0  macrocell24   5853   7862  30295  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_USB:BUART:rx_state_0\/clock_0                        macrocell24         0      0  RISE       1



++++ Path 6 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_2(0)/fb
Path End       : \UART_USB:BUART:rx_status_3\/main_0
Capture Clock  : \UART_USB:BUART:rx_status_3\/clock_0
Path slack     : 30295p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (CyBUS_CLK:R#26 vs. UART_USB_IntClock:R#2)   41667
- Setup time                                                -3510
---------------------------------------------------------   ----- 
End-of-path required time (ps)                              38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7862
-------------------------------------   ---- 
End-of-path arrival time (ps)           7862
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_2(0)/in_clock                                            iocell2             0      0  RISE       1

Data path
pin name                             model name   delay     AT  slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -----  ----  ------
Rx_2(0)/fb                           iocell2       2009   2009  24687  RISE       1
\UART_USB:BUART:rx_status_3\/main_0  macrocell32   5853   7862  30295  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_USB:BUART:rx_status_3\/clock_0                       macrocell32         0      0  RISE       1



++++ Path 7 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_2(0)/fb
Path End       : \UART_USB:BUART:rx_state_2\/main_0
Capture Clock  : \UART_USB:BUART:rx_state_2\/clock_0
Path slack     : 30296p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (CyBUS_CLK:R#26 vs. UART_USB_IntClock:R#2)   41667
- Setup time                                                -3510
---------------------------------------------------------   ----- 
End-of-path required time (ps)                              38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7860
-------------------------------------   ---- 
End-of-path arrival time (ps)           7860
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_2(0)/in_clock                                            iocell2             0      0  RISE       1

Data path
pin name                            model name   delay     AT  slack  edge  Fanout
----------------------------------  -----------  -----  -----  -----  ----  ------
Rx_2(0)/fb                          iocell2       2009   2009  24687  RISE       1
\UART_USB:BUART:rx_state_2\/main_0  macrocell27   5851   7860  30296  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_USB:BUART:rx_state_2\/clock_0                        macrocell27         0      0  RISE       1



++++ Path 8 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_2(0)/fb
Path End       : MODIN1_1/main_0
Capture Clock  : MODIN1_1/clock_0
Path slack     : 30303p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (CyBUS_CLK:R#26 vs. UART_USB_IntClock:R#2)   41667
- Setup time                                                -3510
---------------------------------------------------------   ----- 
End-of-path required time (ps)                              38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7854
-------------------------------------   ---- 
End-of-path arrival time (ps)           7854
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_2(0)/in_clock                                            iocell2             0      0  RISE       1

Data path
pin name         model name   delay     AT  slack  edge  Fanout
---------------  -----------  -----  -----  -----  ----  ------
Rx_2(0)/fb       iocell2       2009   2009  24687  RISE       1
MODIN1_1/main_0  macrocell30   5845   7854  30303  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
MODIN1_1/clock_0                                           macrocell30         0      0  RISE       1



++++ Path 9 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_2(0)/fb
Path End       : MODIN1_0/main_0
Capture Clock  : MODIN1_0/clock_0
Path slack     : 30303p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (CyBUS_CLK:R#26 vs. UART_USB_IntClock:R#2)   41667
- Setup time                                                -3510
---------------------------------------------------------   ----- 
End-of-path required time (ps)                              38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7854
-------------------------------------   ---- 
End-of-path arrival time (ps)           7854
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_2(0)/in_clock                                            iocell2             0      0  RISE       1

Data path
pin name         model name   delay     AT  slack  edge  Fanout
---------------  -----------  -----  -----  -----  ----  ------
Rx_2(0)/fb       iocell2       2009   2009  24687  RISE       1
MODIN1_0/main_0  macrocell31   5845   7854  30303  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
MODIN1_0/clock_0                                           macrocell31         0      0  RISE       1



++++ Path 10 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_1(0)/fb
Path End       : \UART_Debug:BUART:rx_state_0\/main_0
Capture Clock  : \UART_Debug:BUART:rx_state_0\/clock_0
Path slack     : 30525p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (CyBUS_CLK:R#26 vs. UART_Debug_IntClock:R#2)   41667
- Setup time                                                  -3510
-----------------------------------------------------------   ----- 
End-of-path required time (ps)                                38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7631
-------------------------------------   ---- 
End-of-path arrival time (ps)           7631
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_1(0)/in_clock                                            iocell7             0      0  RISE       1

Data path
pin name                              model name   delay     AT  slack  edge  Fanout
------------------------------------  -----------  -----  -----  -----  ----  ------
Rx_1(0)/fb                            iocell7       1835   1835  24013  RISE       1
\UART_Debug:BUART:rx_state_0\/main_0  macrocell40   5796   7631  30525  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_Debug:BUART:rx_state_0\/clock_0                      macrocell40         0      0  RISE       1



++++ Path 11 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_1(0)/fb
Path End       : \UART_Debug:BUART:rx_state_2\/main_0
Capture Clock  : \UART_Debug:BUART:rx_state_2\/clock_0
Path slack     : 30539p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (CyBUS_CLK:R#26 vs. UART_Debug_IntClock:R#2)   41667
- Setup time                                                  -3510
-----------------------------------------------------------   ----- 
End-of-path required time (ps)                                38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7618
-------------------------------------   ---- 
End-of-path arrival time (ps)           7618
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_1(0)/in_clock                                            iocell7             0      0  RISE       1

Data path
pin name                              model name   delay     AT  slack  edge  Fanout
------------------------------------  -----------  -----  -----  -----  ----  ------
Rx_1(0)/fb                            iocell7       1835   1835  24013  RISE       1
\UART_Debug:BUART:rx_state_2\/main_0  macrocell43   5783   7618  30539  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_Debug:BUART:rx_state_2\/clock_0                      macrocell43         0      0  RISE       1



++++ Path 12 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_1(0)/fb
Path End       : \UART_Debug:BUART:rx_status_3\/main_0
Capture Clock  : \UART_Debug:BUART:rx_status_3\/clock_0
Path slack     : 30539p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (CyBUS_CLK:R#26 vs. UART_Debug_IntClock:R#2)   41667
- Setup time                                                  -3510
-----------------------------------------------------------   ----- 
End-of-path required time (ps)                                38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7618
-------------------------------------   ---- 
End-of-path arrival time (ps)           7618
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_1(0)/in_clock                                            iocell7             0      0  RISE       1

Data path
pin name                               model name   delay     AT  slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -----  ----  ------
Rx_1(0)/fb                             iocell7       1835   1835  24013  RISE       1
\UART_Debug:BUART:rx_status_3\/main_0  macrocell48   5783   7618  30539  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_Debug:BUART:rx_status_3\/clock_0                     macrocell48         0      0  RISE       1



++++ Path 13 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_1(0)/fb
Path End       : \UART_Debug:BUART:pollcount_1\/main_0
Capture Clock  : \UART_Debug:BUART:pollcount_1\/clock_0
Path slack     : 30681p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (CyBUS_CLK:R#26 vs. UART_Debug_IntClock:R#2)   41667
- Setup time                                                  -3510
-----------------------------------------------------------   ----- 
End-of-path required time (ps)                                38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7475
-------------------------------------   ---- 
End-of-path arrival time (ps)           7475
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_1(0)/in_clock                                            iocell7             0      0  RISE       1

Data path
pin name                               model name   delay     AT  slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -----  ----  ------
Rx_1(0)/fb                             iocell7       1835   1835  24013  RISE       1
\UART_Debug:BUART:pollcount_1\/main_0  macrocell46   5640   7475  30681  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_Debug:BUART:pollcount_1\/clock_0                     macrocell46         0      0  RISE       1



++++ Path 14 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_1(0)/fb
Path End       : \UART_Debug:BUART:pollcount_0\/main_0
Capture Clock  : \UART_Debug:BUART:pollcount_0\/clock_0
Path slack     : 30681p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (CyBUS_CLK:R#26 vs. UART_Debug_IntClock:R#2)   41667
- Setup time                                                  -3510
-----------------------------------------------------------   ----- 
End-of-path required time (ps)                                38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7475
-------------------------------------   ---- 
End-of-path arrival time (ps)           7475
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_1(0)/in_clock                                            iocell7             0      0  RISE       1

Data path
pin name                               model name   delay     AT  slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -----  ----  ------
Rx_1(0)/fb                             iocell7       1835   1835  24013  RISE       1
\UART_Debug:BUART:pollcount_0\/main_0  macrocell47   5640   7475  30681  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_Debug:BUART:pollcount_0\/clock_0                     macrocell47         0      0  RISE       1



++++ Path 15 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Debug:BUART:rx_state_2\/q
Path End       : \UART_Debug:BUART:sRX:RxBitCounter\/load
Capture Clock  : \UART_Debug:BUART:sRX:RxBitCounter\/clock
Path slack     : 1064971p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (UART_Debug_IntClock:R#1 vs. UART_Debug_IntClock:R#2)   1083333
- Setup time                                                             -5360
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1077973

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13002
-------------------------------------   ----- 
End-of-path arrival time (ps)           13002
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_Debug:BUART:rx_state_2\/clock_0                      macrocell43         0      0  RISE       1

Data path
pin name                                   model name   delay     AT    slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_Debug:BUART:rx_state_2\/q            macrocell43   1250   1250  1064971  RISE       1
\UART_Debug:BUART:rx_counter_load\/main_3  macrocell13   6087   7337  1064971  RISE       1
\UART_Debug:BUART:rx_counter_load\/q       macrocell13   3350  10687  1064971  RISE       1
\UART_Debug:BUART:sRX:RxBitCounter\/load   count7cell    2315  13002  1064971  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_Debug:BUART:sRX:RxBitCounter\/clock                  count7cell          0      0  RISE       1



++++ Path 16 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_USB:BUART:tx_state_2\/q
Path End       : \UART_USB:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0
Capture Clock  : \UART_USB:BUART:sTX:sCLOCK:TxBitClkGen\/clock
Path slack     : 1065403p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_USB_IntClock:R#1 vs. UART_USB_IntClock:R#2)   1083333
- Setup time                                                         -6190
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1077143

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11741
-------------------------------------   ----- 
End-of-path arrival time (ps)           11741
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_USB:BUART:tx_state_2\/clock_0                        macrocell21         0      0  RISE       1

Data path
pin name                                           model name     delay     AT    slack  edge  Fanout
-------------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_USB:BUART:tx_state_2\/q                      macrocell21     1250   1250  1065403  RISE       1
\UART_USB:BUART:counter_load_not\/main_3           macrocell2      4221   5471  1065403  RISE       1
\UART_USB:BUART:counter_load_not\/q                macrocell2      3350   8821  1065403  RISE       1
\UART_USB:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0  datapathcell2   2919  11741  1065403  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_USB:BUART:sTX:sCLOCK:TxBitClkGen\/clock              datapathcell2       0      0  RISE       1



++++ Path 17 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Debug:BUART:tx_state_0\/q
Path End       : \UART_Debug:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0
Capture Clock  : \UART_Debug:BUART:sTX:sCLOCK:TxBitClkGen\/clock
Path slack     : 1065594p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (UART_Debug_IntClock:R#1 vs. UART_Debug_IntClock:R#2)   1083333
- Setup time                                                             -6190
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1077143

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11550
-------------------------------------   ----- 
End-of-path arrival time (ps)           11550
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_Debug:BUART:tx_state_0\/clock_0                      macrocell36         0      0  RISE       1

Data path
pin name                                             model name     delay     AT    slack  edge  Fanout
---------------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_Debug:BUART:tx_state_0\/q                      macrocell36     1250   1250  1065594  RISE       1
\UART_Debug:BUART:counter_load_not\/main_1           macrocell10     4023   5273  1065594  RISE       1
\UART_Debug:BUART:counter_load_not\/q                macrocell10     3350   8623  1065594  RISE       1
\UART_Debug:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0  datapathcell5   2927  11550  1065594  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_Debug:BUART:sTX:sCLOCK:TxBitClkGen\/clock            datapathcell5       0      0  RISE       1



++++ Path 18 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Debug:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb
Path End       : \UART_Debug:BUART:sTX:TxSts\/status_0
Capture Clock  : \UART_Debug:BUART:sTX:TxSts\/clock
Path slack     : 1065816p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (UART_Debug_IntClock:R#1 vs. UART_Debug_IntClock:R#2)   1083333
- Setup time                                                              -500
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1082833

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       17018
-------------------------------------   ----- 
End-of-path arrival time (ps)           17018
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_Debug:BUART:sTX:TxShifter:u0\/clock                  datapathcell4       0      0  RISE       1

Data path
pin name                                              model name     delay     AT    slack  edge  Fanout
----------------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_Debug:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb  datapathcell4   3580   3580  1065816  RISE       1
\UART_Debug:BUART:tx_status_0\/main_3                 macrocell11     4226   7806  1065816  RISE       1
\UART_Debug:BUART:tx_status_0\/q                      macrocell11     3350  11156  1065816  RISE       1
\UART_Debug:BUART:sTX:TxSts\/status_0                 statusicell3    5862  17018  1065816  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_Debug:BUART:sTX:TxSts\/clock                         statusicell3        0      0  RISE       1



++++ Path 19 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_USB:BUART:tx_ctrl_mark_last\/q
Path End       : \UART_USB:BUART:sRX:RxBitCounter\/load
Capture Clock  : \UART_USB:BUART:sRX:RxBitCounter\/clock
Path slack     : 1066981p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_USB_IntClock:R#1 vs. UART_USB_IntClock:R#2)   1083333
- Setup time                                                         -5360
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1077973

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10992
-------------------------------------   ----- 
End-of-path arrival time (ps)           10992
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_USB:BUART:tx_ctrl_mark_last\/clock_0                 macrocell23         0      0  RISE       1

Data path
pin name                                 model name   delay     AT    slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_USB:BUART:tx_ctrl_mark_last\/q     macrocell23   1250   1250  1066981  RISE       1
\UART_USB:BUART:rx_counter_load\/main_0  macrocell5    4079   5329  1066981  RISE       1
\UART_USB:BUART:rx_counter_load\/q       macrocell5    3350   8679  1066981  RISE       1
\UART_USB:BUART:sRX:RxBitCounter\/load   count7cell    2313  10992  1066981  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_USB:BUART:sRX:RxBitCounter\/clock                    count7cell          0      0  RISE       1



++++ Path 20 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_USB:BUART:sRX:RxShifter:u0\/f0_blk_stat_comb
Path End       : \UART_USB:BUART:sRX:RxSts\/status_4
Capture Clock  : \UART_USB:BUART:sRX:RxSts\/clock
Path slack     : 1068070p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_USB_IntClock:R#1 vs. UART_USB_IntClock:R#2)   1083333
- Setup time                                                          -500
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1082833

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14763
-------------------------------------   ----- 
End-of-path arrival time (ps)           14763
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_USB:BUART:sRX:RxShifter:u0\/clock                    datapathcell3       0      0  RISE       1

Data path
pin name                                            model name     delay     AT    slack  edge  Fanout
--------------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_USB:BUART:sRX:RxShifter:u0\/f0_blk_stat_comb  datapathcell3   3580   3580  1068070  RISE       1
\UART_USB:BUART:rx_status_4\/main_1                 macrocell7      2289   5869  1068070  RISE       1
\UART_USB:BUART:rx_status_4\/q                      macrocell7      3350   9219  1068070  RISE       1
\UART_USB:BUART:sRX:RxSts\/status_4                 statusicell2    5543  14763  1068070  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_USB:BUART:sRX:RxSts\/clock                           statusicell2        0      0  RISE       1



++++ Path 21 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Debug:BUART:sRX:RxShifter:u0\/f0_blk_stat_comb
Path End       : \UART_Debug:BUART:sRX:RxSts\/status_4
Capture Clock  : \UART_Debug:BUART:sRX:RxSts\/clock
Path slack     : 1069397p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (UART_Debug_IntClock:R#1 vs. UART_Debug_IntClock:R#2)   1083333
- Setup time                                                              -500
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1082833

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13437
-------------------------------------   ----- 
End-of-path arrival time (ps)           13437
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_Debug:BUART:sRX:RxShifter:u0\/clock                  datapathcell6       0      0  RISE       1

Data path
pin name                                              model name     delay     AT    slack  edge  Fanout
----------------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_Debug:BUART:sRX:RxShifter:u0\/f0_blk_stat_comb  datapathcell6   3580   3580  1069397  RISE       1
\UART_Debug:BUART:rx_status_4\/main_1                 macrocell15     2297   5877  1069397  RISE       1
\UART_Debug:BUART:rx_status_4\/q                      macrocell15     3350   9227  1069397  RISE       1
\UART_Debug:BUART:sRX:RxSts\/status_4                 statusicell4    4209  13437  1069397  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_Debug:BUART:sRX:RxSts\/clock                         statusicell4        0      0  RISE       1



++++ Path 22 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Debug:BUART:rx_bitclk_enable\/q
Path End       : \UART_Debug:BUART:sRX:RxShifter:u0\/cs_addr_0
Capture Clock  : \UART_Debug:BUART:sRX:RxShifter:u0\/clock
Path slack     : 1070534p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (UART_Debug_IntClock:R#1 vs. UART_Debug_IntClock:R#2)   1083333
- Setup time                                                             -6010
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1077323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6789
-------------------------------------   ---- 
End-of-path arrival time (ps)           6789
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_Debug:BUART:rx_bitclk_enable\/clock_0                macrocell44         0      0  RISE       1

Data path
pin name                                       model name     delay     AT    slack  edge  Fanout
---------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_Debug:BUART:rx_bitclk_enable\/q          macrocell44     1250   1250  1070534  RISE       1
\UART_Debug:BUART:sRX:RxShifter:u0\/cs_addr_0  datapathcell6   5539   6789  1070534  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_Debug:BUART:sRX:RxShifter:u0\/clock                  datapathcell6       0      0  RISE       1



++++ Path 23 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_USB:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb
Path End       : \UART_USB:BUART:sTX:TxSts\/status_0
Capture Clock  : \UART_USB:BUART:sTX:TxSts\/clock
Path slack     : 1070738p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_USB_IntClock:R#1 vs. UART_USB_IntClock:R#2)   1083333
- Setup time                                                          -500
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1082833

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12095
-------------------------------------   ----- 
End-of-path arrival time (ps)           12095
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_USB:BUART:sTX:TxShifter:u0\/clock                    datapathcell1       0      0  RISE       1

Data path
pin name                                            model name     delay     AT    slack  edge  Fanout
--------------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_USB:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb  datapathcell1   3580   3580  1070738  RISE       1
\UART_USB:BUART:tx_status_0\/main_3                 macrocell3      2290   5870  1070738  RISE       1
\UART_USB:BUART:tx_status_0\/q                      macrocell3      3350   9220  1070738  RISE       1
\UART_USB:BUART:sTX:TxSts\/status_0                 statusicell1    2875  12095  1070738  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_USB:BUART:sTX:TxSts\/clock                           statusicell1        0      0  RISE       1



++++ Path 24 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_USB:BUART:tx_state_1\/q
Path End       : \UART_USB:BUART:sTX:TxShifter:u0\/cs_addr_2
Capture Clock  : \UART_USB:BUART:sTX:TxShifter:u0\/clock
Path slack     : 1070832p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_USB_IntClock:R#1 vs. UART_USB_IntClock:R#2)   1083333
- Setup time                                                         -6010
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1077323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6492
-------------------------------------   ---- 
End-of-path arrival time (ps)           6492
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_USB:BUART:tx_state_1\/clock_0                        macrocell19         0      0  RISE       1

Data path
pin name                                     model name     delay     AT    slack  edge  Fanout
-------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_USB:BUART:tx_state_1\/q                macrocell19     1250   1250  1065632  RISE       1
\UART_USB:BUART:sTX:TxShifter:u0\/cs_addr_2  datapathcell1   5242   6492  1070832  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_USB:BUART:sTX:TxShifter:u0\/clock                    datapathcell1       0      0  RISE       1



++++ Path 25 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_USB:BUART:tx_ctrl_mark_last\/q
Path End       : \UART_USB:BUART:sRX:RxShifter:u0\/cs_addr_2
Capture Clock  : \UART_USB:BUART:sRX:RxShifter:u0\/clock
Path slack     : 1071264p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_USB_IntClock:R#1 vs. UART_USB_IntClock:R#2)   1083333
- Setup time                                                         -6010
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1077323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6059
-------------------------------------   ---- 
End-of-path arrival time (ps)           6059
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_USB:BUART:tx_ctrl_mark_last\/clock_0                 macrocell23         0      0  RISE       1

Data path
pin name                                     model name     delay     AT    slack  edge  Fanout
-------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_USB:BUART:tx_ctrl_mark_last\/q         macrocell23     1250   1250  1066981  RISE       1
\UART_USB:BUART:sRX:RxShifter:u0\/cs_addr_2  datapathcell3   4809   6059  1071264  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_USB:BUART:sRX:RxShifter:u0\/clock                    datapathcell3       0      0  RISE       1



++++ Path 26 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_USB:BUART:rx_state_0\/q
Path End       : \UART_USB:BUART:sRX:RxShifter:u0\/cs_addr_1
Capture Clock  : \UART_USB:BUART:sRX:RxShifter:u0\/clock
Path slack     : 1071304p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_USB_IntClock:R#1 vs. UART_USB_IntClock:R#2)   1083333
- Setup time                                                         -6010
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1077323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6019
-------------------------------------   ---- 
End-of-path arrival time (ps)           6019
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_USB:BUART:rx_state_0\/clock_0                        macrocell24         0      0  RISE       1

Data path
pin name                                     model name     delay     AT    slack  edge  Fanout
-------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_USB:BUART:rx_state_0\/q                macrocell24     1250   1250  1067273  RISE       1
\UART_USB:BUART:sRX:RxShifter:u0\/cs_addr_1  datapathcell3   4769   6019  1071304  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_USB:BUART:sRX:RxShifter:u0\/clock                    datapathcell3       0      0  RISE       1



++++ Path 27 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Debug:BUART:tx_state_1\/q
Path End       : \UART_Debug:BUART:sTX:TxShifter:u0\/cs_addr_2
Capture Clock  : \UART_Debug:BUART:sTX:TxShifter:u0\/clock
Path slack     : 1071326p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (UART_Debug_IntClock:R#1 vs. UART_Debug_IntClock:R#2)   1083333
- Setup time                                                             -6010
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1077323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5998
-------------------------------------   ---- 
End-of-path arrival time (ps)           5998
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_Debug:BUART:tx_state_1\/clock_0                      macrocell35         0      0  RISE       1

Data path
pin name                                       model name     delay     AT    slack  edge  Fanout
---------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_Debug:BUART:tx_state_1\/q                macrocell35     1250   1250  1067317  RISE       1
\UART_Debug:BUART:sTX:TxShifter:u0\/cs_addr_2  datapathcell4   4748   5998  1071326  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_Debug:BUART:sTX:TxShifter:u0\/clock                  datapathcell4       0      0  RISE       1



++++ Path 28 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Debug:BUART:rx_state_0\/q
Path End       : \UART_Debug:BUART:sRX:RxShifter:u0\/cs_addr_1
Capture Clock  : \UART_Debug:BUART:sRX:RxShifter:u0\/clock
Path slack     : 1071519p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (UART_Debug_IntClock:R#1 vs. UART_Debug_IntClock:R#2)   1083333
- Setup time                                                             -6010
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1077323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5804
-------------------------------------   ---- 
End-of-path arrival time (ps)           5804
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_Debug:BUART:rx_state_0\/clock_0                      macrocell40         0      0  RISE       1

Data path
pin name                                       model name     delay     AT    slack  edge  Fanout
---------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_Debug:BUART:rx_state_0\/q                macrocell40     1250   1250  1066276  RISE       1
\UART_Debug:BUART:sRX:RxShifter:u0\/cs_addr_1  datapathcell6   4554   5804  1071519  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_Debug:BUART:sRX:RxShifter:u0\/clock                  datapathcell6       0      0  RISE       1



++++ Path 29 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Debug:BUART:tx_ctrl_mark_last\/q
Path End       : \UART_Debug:BUART:rx_state_2\/main_1
Capture Clock  : \UART_Debug:BUART:rx_state_2\/clock_0
Path slack     : 1071602p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (UART_Debug_IntClock:R#1 vs. UART_Debug_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8222
-------------------------------------   ---- 
End-of-path arrival time (ps)           8222
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_Debug:BUART:tx_ctrl_mark_last\/clock_0               macrocell39         0      0  RISE       1

Data path
pin name                                model name   delay     AT    slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_Debug:BUART:tx_ctrl_mark_last\/q  macrocell39   1250   1250  1065642  RISE       1
\UART_Debug:BUART:rx_state_2\/main_1    macrocell43   6972   8222  1071602  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_Debug:BUART:rx_state_2\/clock_0                      macrocell43         0      0  RISE       1



++++ Path 30 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Debug:BUART:tx_ctrl_mark_last\/q
Path End       : \UART_Debug:BUART:rx_state_stop1_reg\/main_0
Capture Clock  : \UART_Debug:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 1071602p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (UART_Debug_IntClock:R#1 vs. UART_Debug_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8222
-------------------------------------   ---- 
End-of-path arrival time (ps)           8222
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_Debug:BUART:tx_ctrl_mark_last\/clock_0               macrocell39         0      0  RISE       1

Data path
pin name                                      model name   delay     AT    slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_Debug:BUART:tx_ctrl_mark_last\/q        macrocell39   1250   1250  1065642  RISE       1
\UART_Debug:BUART:rx_state_stop1_reg\/main_0  macrocell45   6972   8222  1071602  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_Debug:BUART:rx_state_stop1_reg\/clock_0              macrocell45         0      0  RISE       1



++++ Path 31 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Debug:BUART:tx_ctrl_mark_last\/q
Path End       : \UART_Debug:BUART:rx_status_3\/main_1
Capture Clock  : \UART_Debug:BUART:rx_status_3\/clock_0
Path slack     : 1071602p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (UART_Debug_IntClock:R#1 vs. UART_Debug_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8222
-------------------------------------   ---- 
End-of-path arrival time (ps)           8222
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_Debug:BUART:tx_ctrl_mark_last\/clock_0               macrocell39         0      0  RISE       1

Data path
pin name                                model name   delay     AT    slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_Debug:BUART:tx_ctrl_mark_last\/q  macrocell39   1250   1250  1065642  RISE       1
\UART_Debug:BUART:rx_status_3\/main_1   macrocell48   6972   8222  1071602  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_Debug:BUART:rx_status_3\/clock_0                     macrocell48         0      0  RISE       1



++++ Path 32 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Debug:BUART:tx_ctrl_mark_last\/q
Path End       : \UART_Debug:BUART:sRX:RxShifter:u0\/cs_addr_2
Capture Clock  : \UART_Debug:BUART:sRX:RxShifter:u0\/clock
Path slack     : 1071741p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (UART_Debug_IntClock:R#1 vs. UART_Debug_IntClock:R#2)   1083333
- Setup time                                                             -6010
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1077323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5582
-------------------------------------   ---- 
End-of-path arrival time (ps)           5582
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_Debug:BUART:tx_ctrl_mark_last\/clock_0               macrocell39         0      0  RISE       1

Data path
pin name                                       model name     delay     AT    slack  edge  Fanout
---------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_Debug:BUART:tx_ctrl_mark_last\/q         macrocell39     1250   1250  1065642  RISE       1
\UART_Debug:BUART:sRX:RxShifter:u0\/cs_addr_2  datapathcell6   4332   5582  1071741  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_Debug:BUART:sRX:RxShifter:u0\/clock                  datapathcell6       0      0  RISE       1



++++ Path 33 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Debug:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb
Path End       : \UART_Debug:BUART:tx_state_0\/main_3
Capture Clock  : \UART_Debug:BUART:tx_state_0\/clock_0
Path slack     : 1072017p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (UART_Debug_IntClock:R#1 vs. UART_Debug_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7806
-------------------------------------   ---- 
End-of-path arrival time (ps)           7806
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_Debug:BUART:sTX:TxShifter:u0\/clock                  datapathcell4       0      0  RISE       1

Data path
pin name                                              model name     delay     AT    slack  edge  Fanout
----------------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_Debug:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb  datapathcell4   3580   3580  1065816  RISE       1
\UART_Debug:BUART:tx_state_0\/main_3                  macrocell36     4226   7806  1072017  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_Debug:BUART:tx_state_0\/clock_0                      macrocell36         0      0  RISE       1



++++ Path 34 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Debug:BUART:rx_state_0\/q
Path End       : \UART_Debug:BUART:rx_state_2\/main_2
Capture Clock  : \UART_Debug:BUART:rx_state_2\/clock_0
Path slack     : 1072342p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (UART_Debug_IntClock:R#1 vs. UART_Debug_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7481
-------------------------------------   ---- 
End-of-path arrival time (ps)           7481
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_Debug:BUART:rx_state_0\/clock_0                      macrocell40         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_Debug:BUART:rx_state_0\/q       macrocell40   1250   1250  1066276  RISE       1
\UART_Debug:BUART:rx_state_2\/main_2  macrocell43   6231   7481  1072342  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_Debug:BUART:rx_state_2\/clock_0                      macrocell43         0      0  RISE       1



++++ Path 35 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Debug:BUART:rx_state_0\/q
Path End       : \UART_Debug:BUART:rx_state_stop1_reg\/main_1
Capture Clock  : \UART_Debug:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 1072342p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (UART_Debug_IntClock:R#1 vs. UART_Debug_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7481
-------------------------------------   ---- 
End-of-path arrival time (ps)           7481
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_Debug:BUART:rx_state_0\/clock_0                      macrocell40         0      0  RISE       1

Data path
pin name                                      model name   delay     AT    slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_Debug:BUART:rx_state_0\/q               macrocell40   1250   1250  1066276  RISE       1
\UART_Debug:BUART:rx_state_stop1_reg\/main_1  macrocell45   6231   7481  1072342  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_Debug:BUART:rx_state_stop1_reg\/clock_0              macrocell45         0      0  RISE       1



++++ Path 36 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Debug:BUART:rx_state_0\/q
Path End       : \UART_Debug:BUART:rx_status_3\/main_2
Capture Clock  : \UART_Debug:BUART:rx_status_3\/clock_0
Path slack     : 1072342p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (UART_Debug_IntClock:R#1 vs. UART_Debug_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7481
-------------------------------------   ---- 
End-of-path arrival time (ps)           7481
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_Debug:BUART:rx_state_0\/clock_0                      macrocell40         0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_Debug:BUART:rx_state_0\/q        macrocell40   1250   1250  1066276  RISE       1
\UART_Debug:BUART:rx_status_3\/main_2  macrocell48   6231   7481  1072342  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_Debug:BUART:rx_status_3\/clock_0                     macrocell48         0      0  RISE       1



++++ Path 37 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_USB:BUART:rx_last\/q
Path End       : \UART_USB:BUART:rx_state_2\/main_6
Capture Clock  : \UART_USB:BUART:rx_state_2\/clock_0
Path slack     : 1072365p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_USB_IntClock:R#1 vs. UART_USB_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7459
-------------------------------------   ---- 
End-of-path arrival time (ps)           7459
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_USB:BUART:rx_last\/clock_0                           macrocell33         0      0  RISE       1

Data path
pin name                            model name   delay     AT    slack  edge  Fanout
----------------------------------  -----------  -----  -----  -------  ----  ------
\UART_USB:BUART:rx_last\/q          macrocell33   1250   1250  1072365  RISE       1
\UART_USB:BUART:rx_state_2\/main_6  macrocell27   6209   7459  1072365  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_USB:BUART:rx_state_2\/clock_0                        macrocell27         0      0  RISE       1



++++ Path 38 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Debug:BUART:rx_state_2\/q
Path End       : \UART_Debug:BUART:rx_state_2\/main_5
Capture Clock  : \UART_Debug:BUART:rx_state_2\/clock_0
Path slack     : 1072467p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (UART_Debug_IntClock:R#1 vs. UART_Debug_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7356
-------------------------------------   ---- 
End-of-path arrival time (ps)           7356
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_Debug:BUART:rx_state_2\/clock_0                      macrocell43         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_Debug:BUART:rx_state_2\/q       macrocell43   1250   1250  1064971  RISE       1
\UART_Debug:BUART:rx_state_2\/main_5  macrocell43   6106   7356  1072467  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_Debug:BUART:rx_state_2\/clock_0                      macrocell43         0      0  RISE       1



++++ Path 39 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Debug:BUART:rx_state_2\/q
Path End       : \UART_Debug:BUART:rx_state_stop1_reg\/main_3
Capture Clock  : \UART_Debug:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 1072467p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (UART_Debug_IntClock:R#1 vs. UART_Debug_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7356
-------------------------------------   ---- 
End-of-path arrival time (ps)           7356
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_Debug:BUART:rx_state_2\/clock_0                      macrocell43         0      0  RISE       1

Data path
pin name                                      model name   delay     AT    slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_Debug:BUART:rx_state_2\/q               macrocell43   1250   1250  1064971  RISE       1
\UART_Debug:BUART:rx_state_stop1_reg\/main_3  macrocell45   6106   7356  1072467  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_Debug:BUART:rx_state_stop1_reg\/clock_0              macrocell45         0      0  RISE       1



++++ Path 40 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Debug:BUART:rx_state_2\/q
Path End       : \UART_Debug:BUART:rx_status_3\/main_5
Capture Clock  : \UART_Debug:BUART:rx_status_3\/clock_0
Path slack     : 1072467p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (UART_Debug_IntClock:R#1 vs. UART_Debug_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7356
-------------------------------------   ---- 
End-of-path arrival time (ps)           7356
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_Debug:BUART:rx_state_2\/clock_0                      macrocell43         0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_Debug:BUART:rx_state_2\/q        macrocell43   1250   1250  1064971  RISE       1
\UART_Debug:BUART:rx_status_3\/main_5  macrocell48   6106   7356  1072467  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_Debug:BUART:rx_status_3\/clock_0                     macrocell48         0      0  RISE       1



++++ Path 41 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Debug:BUART:rx_state_2\/q
Path End       : \UART_Debug:BUART:rx_state_0\/main_5
Capture Clock  : \UART_Debug:BUART:rx_state_0\/clock_0
Path slack     : 1072486p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (UART_Debug_IntClock:R#1 vs. UART_Debug_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7337
-------------------------------------   ---- 
End-of-path arrival time (ps)           7337
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_Debug:BUART:rx_state_2\/clock_0                      macrocell43         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_Debug:BUART:rx_state_2\/q       macrocell43   1250   1250  1064971  RISE       1
\UART_Debug:BUART:rx_state_0\/main_5  macrocell40   6087   7337  1072486  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_Debug:BUART:rx_state_0\/clock_0                      macrocell40         0      0  RISE       1



++++ Path 42 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Debug:BUART:rx_state_2\/q
Path End       : \UART_Debug:BUART:rx_load_fifo\/main_4
Capture Clock  : \UART_Debug:BUART:rx_load_fifo\/clock_0
Path slack     : 1072486p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (UART_Debug_IntClock:R#1 vs. UART_Debug_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7337
-------------------------------------   ---- 
End-of-path arrival time (ps)           7337
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_Debug:BUART:rx_state_2\/clock_0                      macrocell43         0      0  RISE       1

Data path
pin name                                model name   delay     AT    slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_Debug:BUART:rx_state_2\/q         macrocell43   1250   1250  1064971  RISE       1
\UART_Debug:BUART:rx_load_fifo\/main_4  macrocell41   6087   7337  1072486  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_Debug:BUART:rx_load_fifo\/clock_0                    macrocell41         0      0  RISE       1



++++ Path 43 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Debug:BUART:rx_state_2\/q
Path End       : \UART_Debug:BUART:rx_state_3\/main_4
Capture Clock  : \UART_Debug:BUART:rx_state_3\/clock_0
Path slack     : 1072486p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (UART_Debug_IntClock:R#1 vs. UART_Debug_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7337
-------------------------------------   ---- 
End-of-path arrival time (ps)           7337
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_Debug:BUART:rx_state_2\/clock_0                      macrocell43         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_Debug:BUART:rx_state_2\/q       macrocell43   1250   1250  1064971  RISE       1
\UART_Debug:BUART:rx_state_3\/main_4  macrocell42   6087   7337  1072486  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_Debug:BUART:rx_state_3\/clock_0                      macrocell42         0      0  RISE       1



++++ Path 44 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Debug:BUART:rx_bitclk_enable\/q
Path End       : \UART_Debug:BUART:rx_state_0\/main_3
Capture Clock  : \UART_Debug:BUART:rx_state_0\/clock_0
Path slack     : 1072563p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (UART_Debug_IntClock:R#1 vs. UART_Debug_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7260
-------------------------------------   ---- 
End-of-path arrival time (ps)           7260
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_Debug:BUART:rx_bitclk_enable\/clock_0                macrocell44         0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_Debug:BUART:rx_bitclk_enable\/q  macrocell44   1250   1250  1070534  RISE       1
\UART_Debug:BUART:rx_state_0\/main_3   macrocell40   6010   7260  1072563  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_Debug:BUART:rx_state_0\/clock_0                      macrocell40         0      0  RISE       1



++++ Path 45 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Debug:BUART:rx_bitclk_enable\/q
Path End       : \UART_Debug:BUART:rx_load_fifo\/main_2
Capture Clock  : \UART_Debug:BUART:rx_load_fifo\/clock_0
Path slack     : 1072563p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (UART_Debug_IntClock:R#1 vs. UART_Debug_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7260
-------------------------------------   ---- 
End-of-path arrival time (ps)           7260
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_Debug:BUART:rx_bitclk_enable\/clock_0                macrocell44         0      0  RISE       1

Data path
pin name                                model name   delay     AT    slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_Debug:BUART:rx_bitclk_enable\/q   macrocell44   1250   1250  1070534  RISE       1
\UART_Debug:BUART:rx_load_fifo\/main_2  macrocell41   6010   7260  1072563  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_Debug:BUART:rx_load_fifo\/clock_0                    macrocell41         0      0  RISE       1



++++ Path 46 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Debug:BUART:rx_bitclk_enable\/q
Path End       : \UART_Debug:BUART:rx_state_3\/main_2
Capture Clock  : \UART_Debug:BUART:rx_state_3\/clock_0
Path slack     : 1072563p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (UART_Debug_IntClock:R#1 vs. UART_Debug_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7260
-------------------------------------   ---- 
End-of-path arrival time (ps)           7260
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_Debug:BUART:rx_bitclk_enable\/clock_0                macrocell44         0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_Debug:BUART:rx_bitclk_enable\/q  macrocell44   1250   1250  1070534  RISE       1
\UART_Debug:BUART:rx_state_3\/main_2   macrocell42   6010   7260  1072563  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_Debug:BUART:rx_state_3\/clock_0                      macrocell42         0      0  RISE       1



++++ Path 47 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_USB:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \UART_USB:BUART:sTX:TxShifter:u0\/cs_addr_0
Capture Clock  : \UART_USB:BUART:sTX:TxShifter:u0\/clock
Path slack     : 1072705p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_USB_IntClock:R#1 vs. UART_USB_IntClock:R#2)   1083333
- Setup time                                                         -6010
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1077323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4618
-------------------------------------   ---- 
End-of-path arrival time (ps)           4618
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_USB:BUART:sTX:sCLOCK:TxBitClkGen\/clock              datapathcell2       0      0  RISE       1

Data path
pin name                                         model name     delay     AT    slack  edge  Fanout
-----------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_USB:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell2    190    190  1066833  RISE       1
\UART_USB:BUART:sTX:TxShifter:u0\/cs_addr_0      datapathcell1   4428   4618  1072705  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_USB:BUART:sTX:TxShifter:u0\/clock                    datapathcell1       0      0  RISE       1



++++ Path 48 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Debug:BUART:tx_state_0\/q
Path End       : \UART_Debug:BUART:sTX:TxShifter:u0\/cs_addr_1
Capture Clock  : \UART_Debug:BUART:sTX:TxShifter:u0\/clock
Path slack     : 1072919p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (UART_Debug_IntClock:R#1 vs. UART_Debug_IntClock:R#2)   1083333
- Setup time                                                             -6010
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1077323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4404
-------------------------------------   ---- 
End-of-path arrival time (ps)           4404
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_Debug:BUART:tx_state_0\/clock_0                      macrocell36         0      0  RISE       1

Data path
pin name                                       model name     delay     AT    slack  edge  Fanout
---------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_Debug:BUART:tx_state_0\/q                macrocell36     1250   1250  1065594  RISE       1
\UART_Debug:BUART:sTX:TxShifter:u0\/cs_addr_1  datapathcell4   3154   4404  1072919  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_Debug:BUART:sTX:TxShifter:u0\/clock                  datapathcell4       0      0  RISE       1



++++ Path 49 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_USB:BUART:rx_bitclk_enable\/q
Path End       : \UART_USB:BUART:sRX:RxShifter:u0\/cs_addr_0
Capture Clock  : \UART_USB:BUART:sRX:RxShifter:u0\/clock
Path slack     : 1072958p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_USB_IntClock:R#1 vs. UART_USB_IntClock:R#2)   1083333
- Setup time                                                         -6010
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1077323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4365
-------------------------------------   ---- 
End-of-path arrival time (ps)           4365
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_USB:BUART:rx_bitclk_enable\/clock_0                  macrocell28         0      0  RISE       1

Data path
pin name                                     model name     delay     AT    slack  edge  Fanout
-------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_USB:BUART:rx_bitclk_enable\/q          macrocell28     1250   1250  1072958  RISE       1
\UART_USB:BUART:sRX:RxShifter:u0\/cs_addr_0  datapathcell3   3115   4365  1072958  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_USB:BUART:sRX:RxShifter:u0\/clock                    datapathcell3       0      0  RISE       1



++++ Path 50 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_USB:BUART:sTX:TxShifter:u0\/so_comb
Path End       : \UART_USB:BUART:txn\/main_3
Capture Clock  : \UART_USB:BUART:txn\/clock_0
Path slack     : 1073128p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_USB_IntClock:R#1 vs. UART_USB_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6696
-------------------------------------   ---- 
End-of-path arrival time (ps)           6696
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_USB:BUART:sTX:TxShifter:u0\/clock                    datapathcell1       0      0  RISE       1

Data path
pin name                                   model name     delay     AT    slack  edge  Fanout
-----------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_USB:BUART:sTX:TxShifter:u0\/so_comb  datapathcell1   4370   4370  1073128  RISE       1
\UART_USB:BUART:txn\/main_3                macrocell18     2326   6696  1073128  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_USB:BUART:txn\/clock_0                               macrocell18         0      0  RISE       1



++++ Path 51 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Debug:BUART:tx_ctrl_mark_last\/q
Path End       : \UART_Debug:BUART:rx_state_0\/main_1
Capture Clock  : \UART_Debug:BUART:rx_state_0\/clock_0
Path slack     : 1073157p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (UART_Debug_IntClock:R#1 vs. UART_Debug_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6666
-------------------------------------   ---- 
End-of-path arrival time (ps)           6666
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_Debug:BUART:tx_ctrl_mark_last\/clock_0               macrocell39         0      0  RISE       1

Data path
pin name                                model name   delay     AT    slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_Debug:BUART:tx_ctrl_mark_last\/q  macrocell39   1250   1250  1065642  RISE       1
\UART_Debug:BUART:rx_state_0\/main_1    macrocell40   5416   6666  1073157  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_Debug:BUART:rx_state_0\/clock_0                      macrocell40         0      0  RISE       1



++++ Path 52 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Debug:BUART:tx_ctrl_mark_last\/q
Path End       : \UART_Debug:BUART:rx_load_fifo\/main_0
Capture Clock  : \UART_Debug:BUART:rx_load_fifo\/clock_0
Path slack     : 1073157p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (UART_Debug_IntClock:R#1 vs. UART_Debug_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6666
-------------------------------------   ---- 
End-of-path arrival time (ps)           6666
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_Debug:BUART:tx_ctrl_mark_last\/clock_0               macrocell39         0      0  RISE       1

Data path
pin name                                model name   delay     AT    slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_Debug:BUART:tx_ctrl_mark_last\/q  macrocell39   1250   1250  1065642  RISE       1
\UART_Debug:BUART:rx_load_fifo\/main_0  macrocell41   5416   6666  1073157  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_Debug:BUART:rx_load_fifo\/clock_0                    macrocell41         0      0  RISE       1



++++ Path 53 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Debug:BUART:tx_ctrl_mark_last\/q
Path End       : \UART_Debug:BUART:rx_state_3\/main_0
Capture Clock  : \UART_Debug:BUART:rx_state_3\/clock_0
Path slack     : 1073157p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (UART_Debug_IntClock:R#1 vs. UART_Debug_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6666
-------------------------------------   ---- 
End-of-path arrival time (ps)           6666
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_Debug:BUART:tx_ctrl_mark_last\/clock_0               macrocell39         0      0  RISE       1

Data path
pin name                                model name   delay     AT    slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_Debug:BUART:tx_ctrl_mark_last\/q  macrocell39   1250   1250  1065642  RISE       1
\UART_Debug:BUART:rx_state_3\/main_0    macrocell42   5416   6666  1073157  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_Debug:BUART:rx_state_3\/clock_0                      macrocell42         0      0  RISE       1



++++ Path 54 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Debug:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \UART_Debug:BUART:sTX:TxShifter:u0\/cs_addr_0
Capture Clock  : \UART_Debug:BUART:sTX:TxShifter:u0\/clock
Path slack     : 1073159p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (UART_Debug_IntClock:R#1 vs. UART_Debug_IntClock:R#2)   1083333
- Setup time                                                             -6010
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1077323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4165
-------------------------------------   ---- 
End-of-path arrival time (ps)           4165
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_Debug:BUART:sTX:sCLOCK:TxBitClkGen\/clock            datapathcell5       0      0  RISE       1

Data path
pin name                                           model name     delay     AT    slack  edge  Fanout
-------------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_Debug:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell5    190    190  1067748  RISE       1
\UART_Debug:BUART:sTX:TxShifter:u0\/cs_addr_0      datapathcell4   3975   4165  1073159  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_Debug:BUART:sTX:TxShifter:u0\/clock                  datapathcell4       0      0  RISE       1



++++ Path 55 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_USB:BUART:tx_state_0\/q
Path End       : \UART_USB:BUART:sTX:TxShifter:u0\/cs_addr_1
Capture Clock  : \UART_USB:BUART:sTX:TxShifter:u0\/clock
Path slack     : 1073180p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_USB_IntClock:R#1 vs. UART_USB_IntClock:R#2)   1083333
- Setup time                                                         -6010
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1077323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4143
-------------------------------------   ---- 
End-of-path arrival time (ps)           4143
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_USB:BUART:tx_state_0\/clock_0                        macrocell20         0      0  RISE       1

Data path
pin name                                     model name     delay     AT    slack  edge  Fanout
-------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_USB:BUART:tx_state_0\/q                macrocell20     1250   1250  1066736  RISE       1
\UART_USB:BUART:sTX:TxShifter:u0\/cs_addr_1  datapathcell1   2893   4143  1073180  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_USB:BUART:sTX:TxShifter:u0\/clock                    datapathcell1       0      0  RISE       1



++++ Path 56 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Debug:BUART:sTX:TxShifter:u0\/so_comb
Path End       : \UART_Debug:BUART:txn\/main_3
Capture Clock  : \UART_Debug:BUART:txn\/clock_0
Path slack     : 1073203p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (UART_Debug_IntClock:R#1 vs. UART_Debug_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6620
-------------------------------------   ---- 
End-of-path arrival time (ps)           6620
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_Debug:BUART:sTX:TxShifter:u0\/clock                  datapathcell4       0      0  RISE       1

Data path
pin name                                     model name     delay     AT    slack  edge  Fanout
-------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_Debug:BUART:sTX:TxShifter:u0\/so_comb  datapathcell4   4370   4370  1073203  RISE       1
\UART_Debug:BUART:txn\/main_3                macrocell34     2250   6620  1073203  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_Debug:BUART:txn\/clock_0                             macrocell34         0      0  RISE       1



++++ Path 57 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_USB:BUART:tx_state_1\/q
Path End       : \UART_USB:BUART:txn\/main_1
Capture Clock  : \UART_USB:BUART:txn\/clock_0
Path slack     : 1073328p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_USB_IntClock:R#1 vs. UART_USB_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6495
-------------------------------------   ---- 
End-of-path arrival time (ps)           6495
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_USB:BUART:tx_state_1\/clock_0                        macrocell19         0      0  RISE       1

Data path
pin name                       model name   delay     AT    slack  edge  Fanout
-----------------------------  -----------  -----  -----  -------  ----  ------
\UART_USB:BUART:tx_state_1\/q  macrocell19   1250   1250  1065632  RISE       1
\UART_USB:BUART:txn\/main_1    macrocell18   5245   6495  1073328  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_USB:BUART:txn\/clock_0                               macrocell18         0      0  RISE       1



++++ Path 58 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_USB:BUART:tx_state_2\/q
Path End       : \UART_USB:BUART:txn\/main_4
Capture Clock  : \UART_USB:BUART:txn\/clock_0
Path slack     : 1073769p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_USB_IntClock:R#1 vs. UART_USB_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6055
-------------------------------------   ---- 
End-of-path arrival time (ps)           6055
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_USB:BUART:tx_state_2\/clock_0                        macrocell21         0      0  RISE       1

Data path
pin name                       model name   delay     AT    slack  edge  Fanout
-----------------------------  -----------  -----  -----  -------  ----  ------
\UART_USB:BUART:tx_state_2\/q  macrocell21   1250   1250  1065403  RISE       1
\UART_USB:BUART:txn\/main_4    macrocell18   4805   6055  1073769  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_USB:BUART:txn\/clock_0                               macrocell18         0      0  RISE       1



++++ Path 59 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_USB:BUART:tx_ctrl_mark_last\/q
Path End       : \UART_USB:BUART:rx_load_fifo\/main_0
Capture Clock  : \UART_USB:BUART:rx_load_fifo\/clock_0
Path slack     : 1073789p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_USB_IntClock:R#1 vs. UART_USB_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6034
-------------------------------------   ---- 
End-of-path arrival time (ps)           6034
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_USB:BUART:tx_ctrl_mark_last\/clock_0                 macrocell23         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_USB:BUART:tx_ctrl_mark_last\/q  macrocell23   1250   1250  1066981  RISE       1
\UART_USB:BUART:rx_load_fifo\/main_0  macrocell25   4784   6034  1073789  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_USB:BUART:rx_load_fifo\/clock_0                      macrocell25         0      0  RISE       1



++++ Path 60 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_USB:BUART:tx_ctrl_mark_last\/q
Path End       : \UART_USB:BUART:rx_state_2\/main_1
Capture Clock  : \UART_USB:BUART:rx_state_2\/clock_0
Path slack     : 1073789p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_USB_IntClock:R#1 vs. UART_USB_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6034
-------------------------------------   ---- 
End-of-path arrival time (ps)           6034
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_USB:BUART:tx_ctrl_mark_last\/clock_0                 macrocell23         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_USB:BUART:tx_ctrl_mark_last\/q  macrocell23   1250   1250  1066981  RISE       1
\UART_USB:BUART:rx_state_2\/main_1    macrocell27   4784   6034  1073789  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_USB:BUART:rx_state_2\/clock_0                        macrocell27         0      0  RISE       1



++++ Path 61 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_USB:BUART:tx_ctrl_mark_last\/q
Path End       : \UART_USB:BUART:rx_state_stop1_reg\/main_0
Capture Clock  : \UART_USB:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 1073789p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_USB_IntClock:R#1 vs. UART_USB_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6034
-------------------------------------   ---- 
End-of-path arrival time (ps)           6034
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_USB:BUART:tx_ctrl_mark_last\/clock_0                 macrocell23         0      0  RISE       1

Data path
pin name                                    model name   delay     AT    slack  edge  Fanout
------------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_USB:BUART:tx_ctrl_mark_last\/q        macrocell23   1250   1250  1066981  RISE       1
\UART_USB:BUART:rx_state_stop1_reg\/main_0  macrocell29   4784   6034  1073789  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_USB:BUART:rx_state_stop1_reg\/clock_0                macrocell29         0      0  RISE       1



++++ Path 62 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Debug:BUART:rx_state_0\/q
Path End       : \UART_Debug:BUART:rx_state_0\/main_2
Capture Clock  : \UART_Debug:BUART:rx_state_0\/clock_0
Path slack     : 1073791p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (UART_Debug_IntClock:R#1 vs. UART_Debug_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6032
-------------------------------------   ---- 
End-of-path arrival time (ps)           6032
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_Debug:BUART:rx_state_0\/clock_0                      macrocell40         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_Debug:BUART:rx_state_0\/q       macrocell40   1250   1250  1066276  RISE       1
\UART_Debug:BUART:rx_state_0\/main_2  macrocell40   4782   6032  1073791  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_Debug:BUART:rx_state_0\/clock_0                      macrocell40         0      0  RISE       1



++++ Path 63 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Debug:BUART:rx_state_0\/q
Path End       : \UART_Debug:BUART:rx_load_fifo\/main_1
Capture Clock  : \UART_Debug:BUART:rx_load_fifo\/clock_0
Path slack     : 1073791p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (UART_Debug_IntClock:R#1 vs. UART_Debug_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6032
-------------------------------------   ---- 
End-of-path arrival time (ps)           6032
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_Debug:BUART:rx_state_0\/clock_0                      macrocell40         0      0  RISE       1

Data path
pin name                                model name   delay     AT    slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_Debug:BUART:rx_state_0\/q         macrocell40   1250   1250  1066276  RISE       1
\UART_Debug:BUART:rx_load_fifo\/main_1  macrocell41   4782   6032  1073791  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_Debug:BUART:rx_load_fifo\/clock_0                    macrocell41         0      0  RISE       1



++++ Path 64 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Debug:BUART:rx_state_0\/q
Path End       : \UART_Debug:BUART:rx_state_3\/main_1
Capture Clock  : \UART_Debug:BUART:rx_state_3\/clock_0
Path slack     : 1073791p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (UART_Debug_IntClock:R#1 vs. UART_Debug_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6032
-------------------------------------   ---- 
End-of-path arrival time (ps)           6032
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_Debug:BUART:rx_state_0\/clock_0                      macrocell40         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_Debug:BUART:rx_state_0\/q       macrocell40   1250   1250  1066276  RISE       1
\UART_Debug:BUART:rx_state_3\/main_1  macrocell42   4782   6032  1073791  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_Debug:BUART:rx_state_3\/clock_0                      macrocell42         0      0  RISE       1



++++ Path 65 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_USB:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb
Path End       : \UART_USB:BUART:tx_state_0\/main_3
Capture Clock  : \UART_USB:BUART:tx_state_0\/clock_0
Path slack     : 1073954p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_USB_IntClock:R#1 vs. UART_USB_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5870
-------------------------------------   ---- 
End-of-path arrival time (ps)           5870
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_USB:BUART:sTX:TxShifter:u0\/clock                    datapathcell1       0      0  RISE       1

Data path
pin name                                            model name     delay     AT    slack  edge  Fanout
--------------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_USB:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb  datapathcell1   3580   3580  1070738  RISE       1
\UART_USB:BUART:tx_state_0\/main_3                  macrocell20     2290   5870  1073954  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_USB:BUART:tx_state_0\/clock_0                        macrocell20         0      0  RISE       1



++++ Path 66 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Debug:BUART:tx_state_1\/q
Path End       : \UART_Debug:BUART:tx_state_0\/main_0
Capture Clock  : \UART_Debug:BUART:tx_state_0\/clock_0
Path slack     : 1074347p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (UART_Debug_IntClock:R#1 vs. UART_Debug_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5476
-------------------------------------   ---- 
End-of-path arrival time (ps)           5476
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_Debug:BUART:tx_state_1\/clock_0                      macrocell35         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_Debug:BUART:tx_state_1\/q       macrocell35   1250   1250  1067317  RISE       1
\UART_Debug:BUART:tx_state_0\/main_0  macrocell36   4226   5476  1074347  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_Debug:BUART:tx_state_0\/clock_0                      macrocell36         0      0  RISE       1



++++ Path 67 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Debug:BUART:tx_state_1\/q
Path End       : \UART_Debug:BUART:tx_bitclk\/main_0
Capture Clock  : \UART_Debug:BUART:tx_bitclk\/clock_0
Path slack     : 1074347p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (UART_Debug_IntClock:R#1 vs. UART_Debug_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5476
-------------------------------------   ---- 
End-of-path arrival time (ps)           5476
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_Debug:BUART:tx_state_1\/clock_0                      macrocell35         0      0  RISE       1

Data path
pin name                             model name   delay     AT    slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -------  ----  ------
\UART_Debug:BUART:tx_state_1\/q      macrocell35   1250   1250  1067317  RISE       1
\UART_Debug:BUART:tx_bitclk\/main_0  macrocell38   4226   5476  1074347  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_Debug:BUART:tx_bitclk\/clock_0                       macrocell38         0      0  RISE       1



++++ Path 68 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_USB:BUART:tx_state_2\/q
Path End       : \UART_USB:BUART:tx_state_0\/main_4
Capture Clock  : \UART_USB:BUART:tx_state_0\/clock_0
Path slack     : 1074352p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_USB_IntClock:R#1 vs. UART_USB_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5471
-------------------------------------   ---- 
End-of-path arrival time (ps)           5471
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_USB:BUART:tx_state_2\/clock_0                        macrocell21         0      0  RISE       1

Data path
pin name                            model name   delay     AT    slack  edge  Fanout
----------------------------------  -----------  -----  -----  -------  ----  ------
\UART_USB:BUART:tx_state_2\/q       macrocell21   1250   1250  1065403  RISE       1
\UART_USB:BUART:tx_state_0\/main_4  macrocell20   4221   5471  1074352  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_USB:BUART:tx_state_0\/clock_0                        macrocell20         0      0  RISE       1



++++ Path 69 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_USB:BUART:tx_ctrl_mark_last\/q
Path End       : \UART_USB:BUART:rx_state_0\/main_1
Capture Clock  : \UART_USB:BUART:rx_state_0\/clock_0
Path slack     : 1074494p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_USB_IntClock:R#1 vs. UART_USB_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5329
-------------------------------------   ---- 
End-of-path arrival time (ps)           5329
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_USB:BUART:tx_ctrl_mark_last\/clock_0                 macrocell23         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_USB:BUART:tx_ctrl_mark_last\/q  macrocell23   1250   1250  1066981  RISE       1
\UART_USB:BUART:rx_state_0\/main_1    macrocell24   4079   5329  1074494  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_USB:BUART:rx_state_0\/clock_0                        macrocell24         0      0  RISE       1



++++ Path 70 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_USB:BUART:tx_ctrl_mark_last\/q
Path End       : \UART_USB:BUART:rx_state_3\/main_0
Capture Clock  : \UART_USB:BUART:rx_state_3\/clock_0
Path slack     : 1074494p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_USB_IntClock:R#1 vs. UART_USB_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5329
-------------------------------------   ---- 
End-of-path arrival time (ps)           5329
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_USB:BUART:tx_ctrl_mark_last\/clock_0                 macrocell23         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_USB:BUART:tx_ctrl_mark_last\/q  macrocell23   1250   1250  1066981  RISE       1
\UART_USB:BUART:rx_state_3\/main_0    macrocell26   4079   5329  1074494  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_USB:BUART:rx_state_3\/clock_0                        macrocell26         0      0  RISE       1



++++ Path 71 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_USB:BUART:tx_ctrl_mark_last\/q
Path End       : \UART_USB:BUART:rx_status_3\/main_1
Capture Clock  : \UART_USB:BUART:rx_status_3\/clock_0
Path slack     : 1074494p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_USB_IntClock:R#1 vs. UART_USB_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5329
-------------------------------------   ---- 
End-of-path arrival time (ps)           5329
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_USB:BUART:tx_ctrl_mark_last\/clock_0                 macrocell23         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_USB:BUART:tx_ctrl_mark_last\/q  macrocell23   1250   1250  1066981  RISE       1
\UART_USB:BUART:rx_status_3\/main_1   macrocell32   4079   5329  1074494  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_USB:BUART:rx_status_3\/clock_0                       macrocell32         0      0  RISE       1



++++ Path 72 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Debug:BUART:rx_load_fifo\/q
Path End       : \UART_Debug:BUART:sRX:RxShifter:u0\/f0_load
Capture Clock  : \UART_Debug:BUART:sRX:RxShifter:u0\/clock
Path slack     : 1074534p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (UART_Debug_IntClock:R#1 vs. UART_Debug_IntClock:R#2)   1083333
- Setup time                                                             -3130
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1080203

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5669
-------------------------------------   ---- 
End-of-path arrival time (ps)           5669
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_Debug:BUART:rx_load_fifo\/clock_0                    macrocell41         0      0  RISE       1

Data path
pin name                                     model name     delay     AT    slack  edge  Fanout
-------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_Debug:BUART:rx_load_fifo\/q            macrocell41     1250   1250  1070184  RISE       1
\UART_Debug:BUART:sRX:RxShifter:u0\/f0_load  datapathcell6   4419   5669  1074534  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_Debug:BUART:sRX:RxShifter:u0\/clock                  datapathcell6       0      0  RISE       1



++++ Path 73 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Debug:BUART:tx_state_0\/q
Path End       : \UART_Debug:BUART:tx_state_1\/main_1
Capture Clock  : \UART_Debug:BUART:tx_state_1\/clock_0
Path slack     : 1074551p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (UART_Debug_IntClock:R#1 vs. UART_Debug_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5273
-------------------------------------   ---- 
End-of-path arrival time (ps)           5273
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_Debug:BUART:tx_state_0\/clock_0                      macrocell36         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_Debug:BUART:tx_state_0\/q       macrocell36   1250   1250  1065594  RISE       1
\UART_Debug:BUART:tx_state_1\/main_1  macrocell35   4023   5273  1074551  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_Debug:BUART:tx_state_1\/clock_0                      macrocell35         0      0  RISE       1



++++ Path 74 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Debug:BUART:tx_state_0\/q
Path End       : \UART_Debug:BUART:tx_state_2\/main_1
Capture Clock  : \UART_Debug:BUART:tx_state_2\/clock_0
Path slack     : 1074551p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (UART_Debug_IntClock:R#1 vs. UART_Debug_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5273
-------------------------------------   ---- 
End-of-path arrival time (ps)           5273
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_Debug:BUART:tx_state_0\/clock_0                      macrocell36         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_Debug:BUART:tx_state_0\/q       macrocell36   1250   1250  1065594  RISE       1
\UART_Debug:BUART:tx_state_2\/main_1  macrocell37   4023   5273  1074551  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_Debug:BUART:tx_state_2\/clock_0                      macrocell37         0      0  RISE       1



++++ Path 75 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_USB:BUART:tx_state_1\/q
Path End       : \UART_USB:BUART:tx_state_0\/main_0
Capture Clock  : \UART_USB:BUART:tx_state_0\/clock_0
Path slack     : 1074581p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_USB_IntClock:R#1 vs. UART_USB_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5242
-------------------------------------   ---- 
End-of-path arrival time (ps)           5242
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_USB:BUART:tx_state_1\/clock_0                        macrocell19         0      0  RISE       1

Data path
pin name                            model name   delay     AT    slack  edge  Fanout
----------------------------------  -----------  -----  -----  -------  ----  ------
\UART_USB:BUART:tx_state_1\/q       macrocell19   1250   1250  1065632  RISE       1
\UART_USB:BUART:tx_state_0\/main_0  macrocell20   3992   5242  1074581  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_USB:BUART:tx_state_0\/clock_0                        macrocell20         0      0  RISE       1



++++ Path 76 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Debug:BUART:tx_state_1\/q
Path End       : \UART_Debug:BUART:txn\/main_1
Capture Clock  : \UART_Debug:BUART:txn\/clock_0
Path slack     : 1074725p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (UART_Debug_IntClock:R#1 vs. UART_Debug_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5098
-------------------------------------   ---- 
End-of-path arrival time (ps)           5098
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_Debug:BUART:tx_state_1\/clock_0                      macrocell35         0      0  RISE       1

Data path
pin name                         model name   delay     AT    slack  edge  Fanout
-------------------------------  -----------  -----  -----  -------  ----  ------
\UART_Debug:BUART:tx_state_1\/q  macrocell35   1250   1250  1067317  RISE       1
\UART_Debug:BUART:txn\/main_1    macrocell34   3848   5098  1074725  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_Debug:BUART:txn\/clock_0                             macrocell34         0      0  RISE       1



++++ Path 77 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_USB:BUART:rx_load_fifo\/q
Path End       : \UART_USB:BUART:sRX:RxShifter:u0\/f0_load
Capture Clock  : \UART_USB:BUART:sRX:RxShifter:u0\/clock
Path slack     : 1074781p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_USB_IntClock:R#1 vs. UART_USB_IntClock:R#2)   1083333
- Setup time                                                         -3130
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1080203

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5422
-------------------------------------   ---- 
End-of-path arrival time (ps)           5422
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_USB:BUART:rx_load_fifo\/clock_0                      macrocell25         0      0  RISE       1

Data path
pin name                                   model name     delay     AT    slack  edge  Fanout
-----------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_USB:BUART:rx_load_fifo\/q            macrocell25     1250   1250  1069098  RISE       1
\UART_USB:BUART:sRX:RxShifter:u0\/f0_load  datapathcell3   4172   5422  1074781  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_USB:BUART:sRX:RxShifter:u0\/clock                    datapathcell3       0      0  RISE       1



++++ Path 78 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Debug:BUART:rx_bitclk_enable\/q
Path End       : \UART_Debug:BUART:rx_state_2\/main_3
Capture Clock  : \UART_Debug:BUART:rx_state_2\/clock_0
Path slack     : 1074785p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (UART_Debug_IntClock:R#1 vs. UART_Debug_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5039
-------------------------------------   ---- 
End-of-path arrival time (ps)           5039
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_Debug:BUART:rx_bitclk_enable\/clock_0                macrocell44         0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_Debug:BUART:rx_bitclk_enable\/q  macrocell44   1250   1250  1070534  RISE       1
\UART_Debug:BUART:rx_state_2\/main_3   macrocell43   3789   5039  1074785  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_Debug:BUART:rx_state_2\/clock_0                      macrocell43         0      0  RISE       1



++++ Path 79 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Debug:BUART:rx_bitclk_enable\/q
Path End       : \UART_Debug:BUART:rx_status_3\/main_3
Capture Clock  : \UART_Debug:BUART:rx_status_3\/clock_0
Path slack     : 1074785p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (UART_Debug_IntClock:R#1 vs. UART_Debug_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5039
-------------------------------------   ---- 
End-of-path arrival time (ps)           5039
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_Debug:BUART:rx_bitclk_enable\/clock_0                macrocell44         0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_Debug:BUART:rx_bitclk_enable\/q  macrocell44   1250   1250  1070534  RISE       1
\UART_Debug:BUART:rx_status_3\/main_3  macrocell48   3789   5039  1074785  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_Debug:BUART:rx_status_3\/clock_0                     macrocell48         0      0  RISE       1



++++ Path 80 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_USB:BUART:rx_state_0\/q
Path End       : \UART_USB:BUART:rx_load_fifo\/main_1
Capture Clock  : \UART_USB:BUART:rx_load_fifo\/clock_0
Path slack     : 1074786p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_USB_IntClock:R#1 vs. UART_USB_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5038
-------------------------------------   ---- 
End-of-path arrival time (ps)           5038
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_USB:BUART:rx_state_0\/clock_0                        macrocell24         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_USB:BUART:rx_state_0\/q         macrocell24   1250   1250  1067273  RISE       1
\UART_USB:BUART:rx_load_fifo\/main_1  macrocell25   3788   5038  1074786  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_USB:BUART:rx_load_fifo\/clock_0                      macrocell25         0      0  RISE       1



++++ Path 81 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_USB:BUART:rx_state_0\/q
Path End       : \UART_USB:BUART:rx_state_2\/main_2
Capture Clock  : \UART_USB:BUART:rx_state_2\/clock_0
Path slack     : 1074786p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_USB_IntClock:R#1 vs. UART_USB_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5038
-------------------------------------   ---- 
End-of-path arrival time (ps)           5038
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_USB:BUART:rx_state_0\/clock_0                        macrocell24         0      0  RISE       1

Data path
pin name                            model name   delay     AT    slack  edge  Fanout
----------------------------------  -----------  -----  -----  -------  ----  ------
\UART_USB:BUART:rx_state_0\/q       macrocell24   1250   1250  1067273  RISE       1
\UART_USB:BUART:rx_state_2\/main_2  macrocell27   3788   5038  1074786  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_USB:BUART:rx_state_2\/clock_0                        macrocell27         0      0  RISE       1



++++ Path 82 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_USB:BUART:rx_state_0\/q
Path End       : \UART_USB:BUART:rx_state_stop1_reg\/main_1
Capture Clock  : \UART_USB:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 1074786p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_USB_IntClock:R#1 vs. UART_USB_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5038
-------------------------------------   ---- 
End-of-path arrival time (ps)           5038
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_USB:BUART:rx_state_0\/clock_0                        macrocell24         0      0  RISE       1

Data path
pin name                                    model name   delay     AT    slack  edge  Fanout
------------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_USB:BUART:rx_state_0\/q               macrocell24   1250   1250  1067273  RISE       1
\UART_USB:BUART:rx_state_stop1_reg\/main_1  macrocell29   3788   5038  1074786  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_USB:BUART:rx_state_stop1_reg\/clock_0                macrocell29         0      0  RISE       1



++++ Path 83 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_USB:BUART:rx_state_0\/q
Path End       : \UART_USB:BUART:rx_state_0\/main_2
Capture Clock  : \UART_USB:BUART:rx_state_0\/clock_0
Path slack     : 1074787p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_USB_IntClock:R#1 vs. UART_USB_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5036
-------------------------------------   ---- 
End-of-path arrival time (ps)           5036
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_USB:BUART:rx_state_0\/clock_0                        macrocell24         0      0  RISE       1

Data path
pin name                            model name   delay     AT    slack  edge  Fanout
----------------------------------  -----------  -----  -----  -------  ----  ------
\UART_USB:BUART:rx_state_0\/q       macrocell24   1250   1250  1067273  RISE       1
\UART_USB:BUART:rx_state_0\/main_2  macrocell24   3786   5036  1074787  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_USB:BUART:rx_state_0\/clock_0                        macrocell24         0      0  RISE       1



++++ Path 84 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_USB:BUART:rx_state_0\/q
Path End       : \UART_USB:BUART:rx_state_3\/main_1
Capture Clock  : \UART_USB:BUART:rx_state_3\/clock_0
Path slack     : 1074787p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_USB_IntClock:R#1 vs. UART_USB_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5036
-------------------------------------   ---- 
End-of-path arrival time (ps)           5036
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_USB:BUART:rx_state_0\/clock_0                        macrocell24         0      0  RISE       1

Data path
pin name                            model name   delay     AT    slack  edge  Fanout
----------------------------------  -----------  -----  -----  -------  ----  ------
\UART_USB:BUART:rx_state_0\/q       macrocell24   1250   1250  1067273  RISE       1
\UART_USB:BUART:rx_state_3\/main_1  macrocell26   3786   5036  1074787  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_USB:BUART:rx_state_3\/clock_0                        macrocell26         0      0  RISE       1



++++ Path 85 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_USB:BUART:rx_state_0\/q
Path End       : \UART_USB:BUART:rx_status_3\/main_2
Capture Clock  : \UART_USB:BUART:rx_status_3\/clock_0
Path slack     : 1074787p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_USB_IntClock:R#1 vs. UART_USB_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5036
-------------------------------------   ---- 
End-of-path arrival time (ps)           5036
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_USB:BUART:rx_state_0\/clock_0                        macrocell24         0      0  RISE       1

Data path
pin name                             model name   delay     AT    slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -------  ----  ------
\UART_USB:BUART:rx_state_0\/q        macrocell24   1250   1250  1067273  RISE       1
\UART_USB:BUART:rx_status_3\/main_2  macrocell32   3786   5036  1074787  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_USB:BUART:rx_status_3\/clock_0                       macrocell32         0      0  RISE       1



++++ Path 86 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_USB:BUART:tx_state_0\/q
Path End       : \UART_USB:BUART:tx_state_1\/main_1
Capture Clock  : \UART_USB:BUART:tx_state_1\/clock_0
Path slack     : 1074796p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_USB_IntClock:R#1 vs. UART_USB_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5027
-------------------------------------   ---- 
End-of-path arrival time (ps)           5027
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_USB:BUART:tx_state_0\/clock_0                        macrocell20         0      0  RISE       1

Data path
pin name                            model name   delay     AT    slack  edge  Fanout
----------------------------------  -----------  -----  -----  -------  ----  ------
\UART_USB:BUART:tx_state_0\/q       macrocell20   1250   1250  1066736  RISE       1
\UART_USB:BUART:tx_state_1\/main_1  macrocell19   3777   5027  1074796  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_USB:BUART:tx_state_1\/clock_0                        macrocell19         0      0  RISE       1



++++ Path 87 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_USB:BUART:tx_state_0\/q
Path End       : \UART_USB:BUART:tx_state_2\/main_1
Capture Clock  : \UART_USB:BUART:tx_state_2\/clock_0
Path slack     : 1074796p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_USB_IntClock:R#1 vs. UART_USB_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5027
-------------------------------------   ---- 
End-of-path arrival time (ps)           5027
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_USB:BUART:tx_state_0\/clock_0                        macrocell20         0      0  RISE       1

Data path
pin name                            model name   delay     AT    slack  edge  Fanout
----------------------------------  -----------  -----  -----  -------  ----  ------
\UART_USB:BUART:tx_state_0\/q       macrocell20   1250   1250  1066736  RISE       1
\UART_USB:BUART:tx_state_2\/main_1  macrocell21   3777   5027  1074796  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_USB:BUART:tx_state_2\/clock_0                        macrocell21         0      0  RISE       1



++++ Path 88 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_USB:BUART:tx_state_0\/q
Path End       : \UART_USB:BUART:tx_bitclk\/main_1
Capture Clock  : \UART_USB:BUART:tx_bitclk\/clock_0
Path slack     : 1074796p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_USB_IntClock:R#1 vs. UART_USB_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5027
-------------------------------------   ---- 
End-of-path arrival time (ps)           5027
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_USB:BUART:tx_state_0\/clock_0                        macrocell20         0      0  RISE       1

Data path
pin name                           model name   delay     AT    slack  edge  Fanout
---------------------------------  -----------  -----  -----  -------  ----  ------
\UART_USB:BUART:tx_state_0\/q      macrocell20   1250   1250  1066736  RISE       1
\UART_USB:BUART:tx_bitclk\/main_1  macrocell22   3777   5027  1074796  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_USB:BUART:tx_bitclk\/clock_0                         macrocell22         0      0  RISE       1



++++ Path 89 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Debug:BUART:tx_bitclk\/q
Path End       : \UART_Debug:BUART:tx_state_1\/main_5
Capture Clock  : \UART_Debug:BUART:tx_state_1\/clock_0
Path slack     : 1074965p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (UART_Debug_IntClock:R#1 vs. UART_Debug_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4858
-------------------------------------   ---- 
End-of-path arrival time (ps)           4858
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_Debug:BUART:tx_bitclk\/clock_0                       macrocell38         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_Debug:BUART:tx_bitclk\/q        macrocell38   1250   1250  1074965  RISE       1
\UART_Debug:BUART:tx_state_1\/main_5  macrocell35   3608   4858  1074965  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_Debug:BUART:tx_state_1\/clock_0                      macrocell35         0      0  RISE       1



++++ Path 90 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Debug:BUART:tx_bitclk\/q
Path End       : \UART_Debug:BUART:tx_state_2\/main_5
Capture Clock  : \UART_Debug:BUART:tx_state_2\/clock_0
Path slack     : 1074965p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (UART_Debug_IntClock:R#1 vs. UART_Debug_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4858
-------------------------------------   ---- 
End-of-path arrival time (ps)           4858
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_Debug:BUART:tx_bitclk\/clock_0                       macrocell38         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_Debug:BUART:tx_bitclk\/q        macrocell38   1250   1250  1074965  RISE       1
\UART_Debug:BUART:tx_state_2\/main_5  macrocell37   3608   4858  1074965  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_Debug:BUART:tx_state_2\/clock_0                      macrocell37         0      0  RISE       1



++++ Path 91 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Debug:BUART:sRX:RxBitCounter\/count_4
Path End       : \UART_Debug:BUART:rx_state_0\/main_8
Capture Clock  : \UART_Debug:BUART:rx_state_0\/clock_0
Path slack     : 1075081p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (UART_Debug_IntClock:R#1 vs. UART_Debug_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4743
-------------------------------------   ---- 
End-of-path arrival time (ps)           4743
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_Debug:BUART:sRX:RxBitCounter\/clock                  count7cell          0      0  RISE       1

Data path
pin name                                     model name   delay     AT    slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_Debug:BUART:sRX:RxBitCounter\/count_4  count7cell    1940   1940  1075081  RISE       1
\UART_Debug:BUART:rx_state_0\/main_8         macrocell40   2803   4743  1075081  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_Debug:BUART:rx_state_0\/clock_0                      macrocell40         0      0  RISE       1



++++ Path 92 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Debug:BUART:sRX:RxBitCounter\/count_4
Path End       : \UART_Debug:BUART:rx_load_fifo\/main_7
Capture Clock  : \UART_Debug:BUART:rx_load_fifo\/clock_0
Path slack     : 1075081p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (UART_Debug_IntClock:R#1 vs. UART_Debug_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4743
-------------------------------------   ---- 
End-of-path arrival time (ps)           4743
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_Debug:BUART:sRX:RxBitCounter\/clock                  count7cell          0      0  RISE       1

Data path
pin name                                     model name   delay     AT    slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_Debug:BUART:sRX:RxBitCounter\/count_4  count7cell    1940   1940  1075081  RISE       1
\UART_Debug:BUART:rx_load_fifo\/main_7       macrocell41   2803   4743  1075081  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_Debug:BUART:rx_load_fifo\/clock_0                    macrocell41         0      0  RISE       1



++++ Path 93 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Debug:BUART:sRX:RxBitCounter\/count_4
Path End       : \UART_Debug:BUART:rx_state_3\/main_7
Capture Clock  : \UART_Debug:BUART:rx_state_3\/clock_0
Path slack     : 1075081p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (UART_Debug_IntClock:R#1 vs. UART_Debug_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4743
-------------------------------------   ---- 
End-of-path arrival time (ps)           4743
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_Debug:BUART:sRX:RxBitCounter\/clock                  count7cell          0      0  RISE       1

Data path
pin name                                     model name   delay     AT    slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_Debug:BUART:sRX:RxBitCounter\/count_4  count7cell    1940   1940  1075081  RISE       1
\UART_Debug:BUART:rx_state_3\/main_7         macrocell42   2803   4743  1075081  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_Debug:BUART:rx_state_3\/clock_0                      macrocell42         0      0  RISE       1



++++ Path 94 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Debug:BUART:sRX:RxBitCounter\/count_5
Path End       : \UART_Debug:BUART:rx_state_0\/main_7
Capture Clock  : \UART_Debug:BUART:rx_state_0\/clock_0
Path slack     : 1075084p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (UART_Debug_IntClock:R#1 vs. UART_Debug_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4739
-------------------------------------   ---- 
End-of-path arrival time (ps)           4739
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_Debug:BUART:sRX:RxBitCounter\/clock                  count7cell          0      0  RISE       1

Data path
pin name                                     model name   delay     AT    slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_Debug:BUART:sRX:RxBitCounter\/count_5  count7cell    1940   1940  1075084  RISE       1
\UART_Debug:BUART:rx_state_0\/main_7         macrocell40   2799   4739  1075084  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_Debug:BUART:rx_state_0\/clock_0                      macrocell40         0      0  RISE       1



++++ Path 95 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Debug:BUART:sRX:RxBitCounter\/count_5
Path End       : \UART_Debug:BUART:rx_load_fifo\/main_6
Capture Clock  : \UART_Debug:BUART:rx_load_fifo\/clock_0
Path slack     : 1075084p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (UART_Debug_IntClock:R#1 vs. UART_Debug_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4739
-------------------------------------   ---- 
End-of-path arrival time (ps)           4739
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_Debug:BUART:sRX:RxBitCounter\/clock                  count7cell          0      0  RISE       1

Data path
pin name                                     model name   delay     AT    slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_Debug:BUART:sRX:RxBitCounter\/count_5  count7cell    1940   1940  1075084  RISE       1
\UART_Debug:BUART:rx_load_fifo\/main_6       macrocell41   2799   4739  1075084  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_Debug:BUART:rx_load_fifo\/clock_0                    macrocell41         0      0  RISE       1



++++ Path 96 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Debug:BUART:sRX:RxBitCounter\/count_5
Path End       : \UART_Debug:BUART:rx_state_3\/main_6
Capture Clock  : \UART_Debug:BUART:rx_state_3\/clock_0
Path slack     : 1075084p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (UART_Debug_IntClock:R#1 vs. UART_Debug_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4739
-------------------------------------   ---- 
End-of-path arrival time (ps)           4739
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_Debug:BUART:sRX:RxBitCounter\/clock                  count7cell          0      0  RISE       1

Data path
pin name                                     model name   delay     AT    slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_Debug:BUART:sRX:RxBitCounter\/count_5  count7cell    1940   1940  1075084  RISE       1
\UART_Debug:BUART:rx_state_3\/main_6         macrocell42   2799   4739  1075084  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_Debug:BUART:rx_state_3\/clock_0                      macrocell42         0      0  RISE       1



++++ Path 97 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Debug:BUART:sRX:RxBitCounter\/count_4
Path End       : \UART_Debug:BUART:rx_state_2\/main_8
Capture Clock  : \UART_Debug:BUART:rx_state_2\/clock_0
Path slack     : 1075086p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (UART_Debug_IntClock:R#1 vs. UART_Debug_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4737
-------------------------------------   ---- 
End-of-path arrival time (ps)           4737
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_Debug:BUART:sRX:RxBitCounter\/clock                  count7cell          0      0  RISE       1

Data path
pin name                                     model name   delay     AT    slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_Debug:BUART:sRX:RxBitCounter\/count_4  count7cell    1940   1940  1075081  RISE       1
\UART_Debug:BUART:rx_state_2\/main_8         macrocell43   2797   4737  1075086  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_Debug:BUART:rx_state_2\/clock_0                      macrocell43         0      0  RISE       1



++++ Path 98 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Debug:BUART:sRX:RxBitCounter\/count_5
Path End       : \UART_Debug:BUART:rx_state_2\/main_7
Capture Clock  : \UART_Debug:BUART:rx_state_2\/clock_0
Path slack     : 1075089p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (UART_Debug_IntClock:R#1 vs. UART_Debug_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4735
-------------------------------------   ---- 
End-of-path arrival time (ps)           4735
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_Debug:BUART:sRX:RxBitCounter\/clock                  count7cell          0      0  RISE       1

Data path
pin name                                     model name   delay     AT    slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_Debug:BUART:sRX:RxBitCounter\/count_5  count7cell    1940   1940  1075084  RISE       1
\UART_Debug:BUART:rx_state_2\/main_7         macrocell43   2795   4735  1075089  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_Debug:BUART:rx_state_2\/clock_0                      macrocell43         0      0  RISE       1



++++ Path 99 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Debug:BUART:pollcount_0\/q
Path End       : \UART_Debug:BUART:rx_status_3\/main_7
Capture Clock  : \UART_Debug:BUART:rx_status_3\/clock_0
Path slack     : 1075172p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (UART_Debug_IntClock:R#1 vs. UART_Debug_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4652
-------------------------------------   ---- 
End-of-path arrival time (ps)           4652
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_Debug:BUART:pollcount_0\/clock_0                     macrocell47         0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_Debug:BUART:pollcount_0\/q       macrocell47   1250   1250  1068923  RISE       1
\UART_Debug:BUART:rx_status_3\/main_7  macrocell48   3402   4652  1075172  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_Debug:BUART:rx_status_3\/clock_0                     macrocell48         0      0  RISE       1



++++ Path 100 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Debug:BUART:pollcount_0\/q
Path End       : \UART_Debug:BUART:pollcount_1\/main_4
Capture Clock  : \UART_Debug:BUART:pollcount_1\/clock_0
Path slack     : 1075177p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (UART_Debug_IntClock:R#1 vs. UART_Debug_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4646
-------------------------------------   ---- 
End-of-path arrival time (ps)           4646
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_Debug:BUART:pollcount_0\/clock_0                     macrocell47         0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_Debug:BUART:pollcount_0\/q       macrocell47   1250   1250  1068923  RISE       1
\UART_Debug:BUART:pollcount_1\/main_4  macrocell46   3396   4646  1075177  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_Debug:BUART:pollcount_1\/clock_0                     macrocell46         0      0  RISE       1



++++ Path 101 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Debug:BUART:pollcount_0\/q
Path End       : \UART_Debug:BUART:pollcount_0\/main_3
Capture Clock  : \UART_Debug:BUART:pollcount_0\/clock_0
Path slack     : 1075177p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (UART_Debug_IntClock:R#1 vs. UART_Debug_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4646
-------------------------------------   ---- 
End-of-path arrival time (ps)           4646
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_Debug:BUART:pollcount_0\/clock_0                     macrocell47         0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_Debug:BUART:pollcount_0\/q       macrocell47   1250   1250  1068923  RISE       1
\UART_Debug:BUART:pollcount_0\/main_3  macrocell47   3396   4646  1075177  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_Debug:BUART:pollcount_0\/clock_0                     macrocell47         0      0  RISE       1



++++ Path 102 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Debug:BUART:tx_state_2\/q
Path End       : \UART_Debug:BUART:txn\/main_4
Capture Clock  : \UART_Debug:BUART:txn\/clock_0
Path slack     : 1075201p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (UART_Debug_IntClock:R#1 vs. UART_Debug_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4622
-------------------------------------   ---- 
End-of-path arrival time (ps)           4622
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_Debug:BUART:tx_state_2\/clock_0                      macrocell37         0      0  RISE       1

Data path
pin name                         model name   delay     AT    slack  edge  Fanout
-------------------------------  -----------  -----  -----  -------  ----  ------
\UART_Debug:BUART:tx_state_2\/q  macrocell37   1250   1250  1067309  RISE       1
\UART_Debug:BUART:txn\/main_4    macrocell34   3372   4622  1075201  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_Debug:BUART:txn\/clock_0                             macrocell34         0      0  RISE       1



++++ Path 103 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Debug:BUART:tx_state_2\/q
Path End       : \UART_Debug:BUART:tx_state_0\/main_4
Capture Clock  : \UART_Debug:BUART:tx_state_0\/clock_0
Path slack     : 1075213p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (UART_Debug_IntClock:R#1 vs. UART_Debug_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4611
-------------------------------------   ---- 
End-of-path arrival time (ps)           4611
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_Debug:BUART:tx_state_2\/clock_0                      macrocell37         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_Debug:BUART:tx_state_2\/q       macrocell37   1250   1250  1067309  RISE       1
\UART_Debug:BUART:tx_state_0\/main_4  macrocell36   3361   4611  1075213  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_Debug:BUART:tx_state_0\/clock_0                      macrocell36         0      0  RISE       1



++++ Path 104 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Debug:BUART:tx_state_2\/q
Path End       : \UART_Debug:BUART:tx_bitclk\/main_3
Capture Clock  : \UART_Debug:BUART:tx_bitclk\/clock_0
Path slack     : 1075213p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (UART_Debug_IntClock:R#1 vs. UART_Debug_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4611
-------------------------------------   ---- 
End-of-path arrival time (ps)           4611
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_Debug:BUART:tx_state_2\/clock_0                      macrocell37         0      0  RISE       1

Data path
pin name                             model name   delay     AT    slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -------  ----  ------
\UART_Debug:BUART:tx_state_2\/q      macrocell37   1250   1250  1067309  RISE       1
\UART_Debug:BUART:tx_bitclk\/main_3  macrocell38   3361   4611  1075213  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_Debug:BUART:tx_bitclk\/clock_0                       macrocell38         0      0  RISE       1



++++ Path 105 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_USB:BUART:sRX:RxBitCounter\/count_6
Path End       : \UART_USB:BUART:rx_state_0\/main_8
Capture Clock  : \UART_USB:BUART:rx_state_0\/clock_0
Path slack     : 1075222p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_USB_IntClock:R#1 vs. UART_USB_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4601
-------------------------------------   ---- 
End-of-path arrival time (ps)           4601
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_USB:BUART:sRX:RxBitCounter\/clock                    count7cell          0      0  RISE       1

Data path
pin name                                   model name   delay     AT    slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_USB:BUART:sRX:RxBitCounter\/count_6  count7cell    1940   1940  1075222  RISE       1
\UART_USB:BUART:rx_state_0\/main_8         macrocell24   2661   4601  1075222  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_USB:BUART:rx_state_0\/clock_0                        macrocell24         0      0  RISE       1



++++ Path 106 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_USB:BUART:sRX:RxBitCounter\/count_6
Path End       : \UART_USB:BUART:rx_state_3\/main_5
Capture Clock  : \UART_USB:BUART:rx_state_3\/clock_0
Path slack     : 1075222p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_USB_IntClock:R#1 vs. UART_USB_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4601
-------------------------------------   ---- 
End-of-path arrival time (ps)           4601
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_USB:BUART:sRX:RxBitCounter\/clock                    count7cell          0      0  RISE       1

Data path
pin name                                   model name   delay     AT    slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_USB:BUART:sRX:RxBitCounter\/count_6  count7cell    1940   1940  1075222  RISE       1
\UART_USB:BUART:rx_state_3\/main_5         macrocell26   2661   4601  1075222  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_USB:BUART:rx_state_3\/clock_0                        macrocell26         0      0  RISE       1



++++ Path 107 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_USB:BUART:sRX:RxBitCounter\/count_6
Path End       : \UART_USB:BUART:rx_load_fifo\/main_5
Capture Clock  : \UART_USB:BUART:rx_load_fifo\/clock_0
Path slack     : 1075226p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_USB_IntClock:R#1 vs. UART_USB_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4597
-------------------------------------   ---- 
End-of-path arrival time (ps)           4597
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_USB:BUART:sRX:RxBitCounter\/clock                    count7cell          0      0  RISE       1

Data path
pin name                                   model name   delay     AT    slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_USB:BUART:sRX:RxBitCounter\/count_6  count7cell    1940   1940  1075222  RISE       1
\UART_USB:BUART:rx_load_fifo\/main_5       macrocell25   2657   4597  1075226  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_USB:BUART:rx_load_fifo\/clock_0                      macrocell25         0      0  RISE       1



++++ Path 108 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_USB:BUART:sRX:RxBitCounter\/count_6
Path End       : \UART_USB:BUART:rx_state_2\/main_7
Capture Clock  : \UART_USB:BUART:rx_state_2\/clock_0
Path slack     : 1075226p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_USB_IntClock:R#1 vs. UART_USB_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4597
-------------------------------------   ---- 
End-of-path arrival time (ps)           4597
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_USB:BUART:sRX:RxBitCounter\/clock                    count7cell          0      0  RISE       1

Data path
pin name                                   model name   delay     AT    slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_USB:BUART:sRX:RxBitCounter\/count_6  count7cell    1940   1940  1075222  RISE       1
\UART_USB:BUART:rx_state_2\/main_7         macrocell27   2657   4597  1075226  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_USB:BUART:rx_state_2\/clock_0                        macrocell27         0      0  RISE       1



++++ Path 109 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_USB:BUART:sRX:RxBitCounter\/count_5
Path End       : \UART_USB:BUART:rx_state_0\/main_9
Capture Clock  : \UART_USB:BUART:rx_state_0\/clock_0
Path slack     : 1075227p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_USB_IntClock:R#1 vs. UART_USB_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4596
-------------------------------------   ---- 
End-of-path arrival time (ps)           4596
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_USB:BUART:sRX:RxBitCounter\/clock                    count7cell          0      0  RISE       1

Data path
pin name                                   model name   delay     AT    slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_USB:BUART:sRX:RxBitCounter\/count_5  count7cell    1940   1940  1075227  RISE       1
\UART_USB:BUART:rx_state_0\/main_9         macrocell24   2656   4596  1075227  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_USB:BUART:rx_state_0\/clock_0                        macrocell24         0      0  RISE       1



++++ Path 110 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_USB:BUART:sRX:RxBitCounter\/count_5
Path End       : \UART_USB:BUART:rx_state_3\/main_6
Capture Clock  : \UART_USB:BUART:rx_state_3\/clock_0
Path slack     : 1075227p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_USB_IntClock:R#1 vs. UART_USB_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4596
-------------------------------------   ---- 
End-of-path arrival time (ps)           4596
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_USB:BUART:sRX:RxBitCounter\/clock                    count7cell          0      0  RISE       1

Data path
pin name                                   model name   delay     AT    slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_USB:BUART:sRX:RxBitCounter\/count_5  count7cell    1940   1940  1075227  RISE       1
\UART_USB:BUART:rx_state_3\/main_6         macrocell26   2656   4596  1075227  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_USB:BUART:rx_state_3\/clock_0                        macrocell26         0      0  RISE       1



++++ Path 111 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_USB:BUART:sRX:RxBitCounter\/count_5
Path End       : \UART_USB:BUART:rx_load_fifo\/main_6
Capture Clock  : \UART_USB:BUART:rx_load_fifo\/clock_0
Path slack     : 1075229p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_USB_IntClock:R#1 vs. UART_USB_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4595
-------------------------------------   ---- 
End-of-path arrival time (ps)           4595
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_USB:BUART:sRX:RxBitCounter\/clock                    count7cell          0      0  RISE       1

Data path
pin name                                   model name   delay     AT    slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_USB:BUART:sRX:RxBitCounter\/count_5  count7cell    1940   1940  1075227  RISE       1
\UART_USB:BUART:rx_load_fifo\/main_6       macrocell25   2655   4595  1075229  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_USB:BUART:rx_load_fifo\/clock_0                      macrocell25         0      0  RISE       1



++++ Path 112 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_USB:BUART:sRX:RxBitCounter\/count_5
Path End       : \UART_USB:BUART:rx_state_2\/main_8
Capture Clock  : \UART_USB:BUART:rx_state_2\/clock_0
Path slack     : 1075229p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_USB_IntClock:R#1 vs. UART_USB_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4595
-------------------------------------   ---- 
End-of-path arrival time (ps)           4595
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_USB:BUART:sRX:RxBitCounter\/clock                    count7cell          0      0  RISE       1

Data path
pin name                                   model name   delay     AT    slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_USB:BUART:sRX:RxBitCounter\/count_5  count7cell    1940   1940  1075227  RISE       1
\UART_USB:BUART:rx_state_2\/main_8         macrocell27   2655   4595  1075229  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_USB:BUART:rx_state_2\/clock_0                        macrocell27         0      0  RISE       1



++++ Path 113 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_USB:BUART:tx_bitclk\/q
Path End       : \UART_USB:BUART:tx_state_0\/main_5
Capture Clock  : \UART_USB:BUART:tx_state_0\/clock_0
Path slack     : 1075250p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_USB_IntClock:R#1 vs. UART_USB_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4574
-------------------------------------   ---- 
End-of-path arrival time (ps)           4574
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_USB:BUART:tx_bitclk\/clock_0                         macrocell22         0      0  RISE       1

Data path
pin name                            model name   delay     AT    slack  edge  Fanout
----------------------------------  -----------  -----  -----  -------  ----  ------
\UART_USB:BUART:tx_bitclk\/q        macrocell22   1250   1250  1075250  RISE       1
\UART_USB:BUART:tx_state_0\/main_5  macrocell20   3324   4574  1075250  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_USB:BUART:tx_state_0\/clock_0                        macrocell20         0      0  RISE       1



++++ Path 114 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_USB:BUART:sRX:RxBitCounter\/count_4
Path End       : \UART_USB:BUART:rx_load_fifo\/main_7
Capture Clock  : \UART_USB:BUART:rx_load_fifo\/clock_0
Path slack     : 1075251p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_USB_IntClock:R#1 vs. UART_USB_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4573
-------------------------------------   ---- 
End-of-path arrival time (ps)           4573
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_USB:BUART:sRX:RxBitCounter\/clock                    count7cell          0      0  RISE       1

Data path
pin name                                   model name   delay     AT    slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_USB:BUART:sRX:RxBitCounter\/count_4  count7cell    1940   1940  1075251  RISE       1
\UART_USB:BUART:rx_load_fifo\/main_7       macrocell25   2633   4573  1075251  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_USB:BUART:rx_load_fifo\/clock_0                      macrocell25         0      0  RISE       1



++++ Path 115 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_USB:BUART:sRX:RxBitCounter\/count_4
Path End       : \UART_USB:BUART:rx_state_2\/main_9
Capture Clock  : \UART_USB:BUART:rx_state_2\/clock_0
Path slack     : 1075251p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_USB_IntClock:R#1 vs. UART_USB_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4573
-------------------------------------   ---- 
End-of-path arrival time (ps)           4573
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_USB:BUART:sRX:RxBitCounter\/clock                    count7cell          0      0  RISE       1

Data path
pin name                                   model name   delay     AT    slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_USB:BUART:sRX:RxBitCounter\/count_4  count7cell    1940   1940  1075251  RISE       1
\UART_USB:BUART:rx_state_2\/main_9         macrocell27   2633   4573  1075251  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_USB:BUART:rx_state_2\/clock_0                        macrocell27         0      0  RISE       1



++++ Path 116 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_USB:BUART:sRX:RxBitCounter\/count_4
Path End       : \UART_USB:BUART:rx_state_0\/main_10
Capture Clock  : \UART_USB:BUART:rx_state_0\/clock_0
Path slack     : 1075253p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_USB_IntClock:R#1 vs. UART_USB_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4570
-------------------------------------   ---- 
End-of-path arrival time (ps)           4570
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_USB:BUART:sRX:RxBitCounter\/clock                    count7cell          0      0  RISE       1

Data path
pin name                                   model name   delay     AT    slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_USB:BUART:sRX:RxBitCounter\/count_4  count7cell    1940   1940  1075251  RISE       1
\UART_USB:BUART:rx_state_0\/main_10        macrocell24   2630   4570  1075253  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_USB:BUART:rx_state_0\/clock_0                        macrocell24         0      0  RISE       1



++++ Path 117 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_USB:BUART:sRX:RxBitCounter\/count_4
Path End       : \UART_USB:BUART:rx_state_3\/main_7
Capture Clock  : \UART_USB:BUART:rx_state_3\/clock_0
Path slack     : 1075253p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_USB_IntClock:R#1 vs. UART_USB_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4570
-------------------------------------   ---- 
End-of-path arrival time (ps)           4570
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_USB:BUART:sRX:RxBitCounter\/clock                    count7cell          0      0  RISE       1

Data path
pin name                                   model name   delay     AT    slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_USB:BUART:sRX:RxBitCounter\/count_4  count7cell    1940   1940  1075251  RISE       1
\UART_USB:BUART:rx_state_3\/main_7         macrocell26   2630   4570  1075253  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_USB:BUART:rx_state_3\/clock_0                        macrocell26         0      0  RISE       1



++++ Path 118 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Debug:BUART:sRX:RxBitCounter\/count_6
Path End       : \UART_Debug:BUART:rx_state_0\/main_6
Capture Clock  : \UART_Debug:BUART:rx_state_0\/clock_0
Path slack     : 1075263p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (UART_Debug_IntClock:R#1 vs. UART_Debug_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4560
-------------------------------------   ---- 
End-of-path arrival time (ps)           4560
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_Debug:BUART:sRX:RxBitCounter\/clock                  count7cell          0      0  RISE       1

Data path
pin name                                     model name   delay     AT    slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_Debug:BUART:sRX:RxBitCounter\/count_6  count7cell    1940   1940  1075263  RISE       1
\UART_Debug:BUART:rx_state_0\/main_6         macrocell40   2620   4560  1075263  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_Debug:BUART:rx_state_0\/clock_0                      macrocell40         0      0  RISE       1



++++ Path 119 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Debug:BUART:sRX:RxBitCounter\/count_6
Path End       : \UART_Debug:BUART:rx_load_fifo\/main_5
Capture Clock  : \UART_Debug:BUART:rx_load_fifo\/clock_0
Path slack     : 1075263p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (UART_Debug_IntClock:R#1 vs. UART_Debug_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4560
-------------------------------------   ---- 
End-of-path arrival time (ps)           4560
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_Debug:BUART:sRX:RxBitCounter\/clock                  count7cell          0      0  RISE       1

Data path
pin name                                     model name   delay     AT    slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_Debug:BUART:sRX:RxBitCounter\/count_6  count7cell    1940   1940  1075263  RISE       1
\UART_Debug:BUART:rx_load_fifo\/main_5       macrocell41   2620   4560  1075263  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_Debug:BUART:rx_load_fifo\/clock_0                    macrocell41         0      0  RISE       1



++++ Path 120 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Debug:BUART:sRX:RxBitCounter\/count_6
Path End       : \UART_Debug:BUART:rx_state_3\/main_5
Capture Clock  : \UART_Debug:BUART:rx_state_3\/clock_0
Path slack     : 1075263p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (UART_Debug_IntClock:R#1 vs. UART_Debug_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4560
-------------------------------------   ---- 
End-of-path arrival time (ps)           4560
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_Debug:BUART:sRX:RxBitCounter\/clock                  count7cell          0      0  RISE       1

Data path
pin name                                     model name   delay     AT    slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_Debug:BUART:sRX:RxBitCounter\/count_6  count7cell    1940   1940  1075263  RISE       1
\UART_Debug:BUART:rx_state_3\/main_5         macrocell42   2620   4560  1075263  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_Debug:BUART:rx_state_3\/clock_0                      macrocell42         0      0  RISE       1



++++ Path 121 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_USB:BUART:tx_bitclk\/q
Path End       : \UART_USB:BUART:txn\/main_6
Capture Clock  : \UART_USB:BUART:txn\/clock_0
Path slack     : 1075266p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_USB_IntClock:R#1 vs. UART_USB_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4557
-------------------------------------   ---- 
End-of-path arrival time (ps)           4557
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_USB:BUART:tx_bitclk\/clock_0                         macrocell22         0      0  RISE       1

Data path
pin name                      model name   delay     AT    slack  edge  Fanout
----------------------------  -----------  -----  -----  -------  ----  ------
\UART_USB:BUART:tx_bitclk\/q  macrocell22   1250   1250  1075250  RISE       1
\UART_USB:BUART:txn\/main_6   macrocell18   3307   4557  1075266  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_USB:BUART:txn\/clock_0                               macrocell18         0      0  RISE       1



++++ Path 122 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Debug:BUART:sRX:RxBitCounter\/count_6
Path End       : \UART_Debug:BUART:rx_state_2\/main_6
Capture Clock  : \UART_Debug:BUART:rx_state_2\/clock_0
Path slack     : 1075271p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (UART_Debug_IntClock:R#1 vs. UART_Debug_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4552
-------------------------------------   ---- 
End-of-path arrival time (ps)           4552
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_Debug:BUART:sRX:RxBitCounter\/clock                  count7cell          0      0  RISE       1

Data path
pin name                                     model name   delay     AT    slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_Debug:BUART:sRX:RxBitCounter\/count_6  count7cell    1940   1940  1075263  RISE       1
\UART_Debug:BUART:rx_state_2\/main_6         macrocell43   2612   4552  1075271  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_Debug:BUART:rx_state_2\/clock_0                      macrocell43         0      0  RISE       1



++++ Path 123 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_USB:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \UART_USB:BUART:tx_state_1\/main_2
Capture Clock  : \UART_USB:BUART:tx_state_1\/clock_0
Path slack     : 1075298p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_USB_IntClock:R#1 vs. UART_USB_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4526
-------------------------------------   ---- 
End-of-path arrival time (ps)           4526
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_USB:BUART:sTX:sCLOCK:TxBitClkGen\/clock              datapathcell2       0      0  RISE       1

Data path
pin name                                         model name     delay     AT    slack  edge  Fanout
-----------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_USB:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell2    190    190  1066833  RISE       1
\UART_USB:BUART:tx_state_1\/main_2               macrocell19     4336   4526  1075298  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_USB:BUART:tx_state_1\/clock_0                        macrocell19         0      0  RISE       1



++++ Path 124 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_USB:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \UART_USB:BUART:tx_state_2\/main_2
Capture Clock  : \UART_USB:BUART:tx_state_2\/clock_0
Path slack     : 1075298p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_USB_IntClock:R#1 vs. UART_USB_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4526
-------------------------------------   ---- 
End-of-path arrival time (ps)           4526
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_USB:BUART:sTX:sCLOCK:TxBitClkGen\/clock              datapathcell2       0      0  RISE       1

Data path
pin name                                         model name     delay     AT    slack  edge  Fanout
-----------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_USB:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell2    190    190  1066833  RISE       1
\UART_USB:BUART:tx_state_2\/main_2               macrocell21     4336   4526  1075298  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_USB:BUART:tx_state_2\/clock_0                        macrocell21         0      0  RISE       1



++++ Path 125 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_USB:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \UART_USB:BUART:tx_bitclk\/main_2
Capture Clock  : \UART_USB:BUART:tx_bitclk\/clock_0
Path slack     : 1075298p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_USB_IntClock:R#1 vs. UART_USB_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4526
-------------------------------------   ---- 
End-of-path arrival time (ps)           4526
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_USB:BUART:sTX:sCLOCK:TxBitClkGen\/clock              datapathcell2       0      0  RISE       1

Data path
pin name                                         model name     delay     AT    slack  edge  Fanout
-----------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_USB:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell2    190    190  1066833  RISE       1
\UART_USB:BUART:tx_bitclk\/main_2                macrocell22     4336   4526  1075298  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_USB:BUART:tx_bitclk\/clock_0                         macrocell22         0      0  RISE       1



++++ Path 126 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Debug:BUART:pollcount_0\/q
Path End       : \UART_Debug:BUART:rx_state_0\/main_10
Capture Clock  : \UART_Debug:BUART:rx_state_0\/clock_0
Path slack     : 1075316p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (UART_Debug_IntClock:R#1 vs. UART_Debug_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4508
-------------------------------------   ---- 
End-of-path arrival time (ps)           4508
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_Debug:BUART:pollcount_0\/clock_0                     macrocell47         0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_Debug:BUART:pollcount_0\/q       macrocell47   1250   1250  1068923  RISE       1
\UART_Debug:BUART:rx_state_0\/main_10  macrocell40   3258   4508  1075316  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_Debug:BUART:rx_state_0\/clock_0                      macrocell40         0      0  RISE       1



++++ Path 127 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_USB:BUART:txn\/q
Path End       : \UART_USB:BUART:txn\/main_0
Capture Clock  : \UART_USB:BUART:txn\/clock_0
Path slack     : 1075410p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_USB_IntClock:R#1 vs. UART_USB_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4414
-------------------------------------   ---- 
End-of-path arrival time (ps)           4414
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_USB:BUART:txn\/clock_0                               macrocell18         0      0  RISE       1

Data path
pin name                     model name   delay     AT    slack  edge  Fanout
---------------------------  -----------  -----  -----  -------  ----  ------
\UART_USB:BUART:txn\/q       macrocell18   1250   1250  1075410  RISE       1
\UART_USB:BUART:txn\/main_0  macrocell18   3164   4414  1075410  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_USB:BUART:txn\/clock_0                               macrocell18         0      0  RISE       1



++++ Path 128 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Debug:BUART:tx_state_0\/q
Path End       : \UART_Debug:BUART:tx_state_0\/main_1
Capture Clock  : \UART_Debug:BUART:tx_state_0\/clock_0
Path slack     : 1075433p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (UART_Debug_IntClock:R#1 vs. UART_Debug_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4390
-------------------------------------   ---- 
End-of-path arrival time (ps)           4390
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_Debug:BUART:tx_state_0\/clock_0                      macrocell36         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_Debug:BUART:tx_state_0\/q       macrocell36   1250   1250  1065594  RISE       1
\UART_Debug:BUART:tx_state_0\/main_1  macrocell36   3140   4390  1075433  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_Debug:BUART:tx_state_0\/clock_0                      macrocell36         0      0  RISE       1



++++ Path 129 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Debug:BUART:tx_state_0\/q
Path End       : \UART_Debug:BUART:tx_bitclk\/main_1
Capture Clock  : \UART_Debug:BUART:tx_bitclk\/clock_0
Path slack     : 1075433p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (UART_Debug_IntClock:R#1 vs. UART_Debug_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4390
-------------------------------------   ---- 
End-of-path arrival time (ps)           4390
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_Debug:BUART:tx_state_0\/clock_0                      macrocell36         0      0  RISE       1

Data path
pin name                             model name   delay     AT    slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -------  ----  ------
\UART_Debug:BUART:tx_state_0\/q      macrocell36   1250   1250  1065594  RISE       1
\UART_Debug:BUART:tx_bitclk\/main_1  macrocell38   3140   4390  1075433  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_Debug:BUART:tx_bitclk\/clock_0                       macrocell38         0      0  RISE       1



++++ Path 130 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Debug:BUART:tx_state_0\/q
Path End       : \UART_Debug:BUART:txn\/main_2
Capture Clock  : \UART_Debug:BUART:txn\/clock_0
Path slack     : 1075444p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (UART_Debug_IntClock:R#1 vs. UART_Debug_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4380
-------------------------------------   ---- 
End-of-path arrival time (ps)           4380
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_Debug:BUART:tx_state_0\/clock_0                      macrocell36         0      0  RISE       1

Data path
pin name                         model name   delay     AT    slack  edge  Fanout
-------------------------------  -----------  -----  -----  -------  ----  ------
\UART_Debug:BUART:tx_state_0\/q  macrocell36   1250   1250  1065594  RISE       1
\UART_Debug:BUART:txn\/main_2    macrocell34   3130   4380  1075444  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_Debug:BUART:txn\/clock_0                             macrocell34         0      0  RISE       1



++++ Path 131 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_USB:BUART:rx_bitclk_enable\/q
Path End       : \UART_USB:BUART:rx_load_fifo\/main_2
Capture Clock  : \UART_USB:BUART:rx_load_fifo\/clock_0
Path slack     : 1075469p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_USB_IntClock:R#1 vs. UART_USB_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4354
-------------------------------------   ---- 
End-of-path arrival time (ps)           4354
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_USB:BUART:rx_bitclk_enable\/clock_0                  macrocell28         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_USB:BUART:rx_bitclk_enable\/q   macrocell28   1250   1250  1072958  RISE       1
\UART_USB:BUART:rx_load_fifo\/main_2  macrocell25   3104   4354  1075469  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_USB:BUART:rx_load_fifo\/clock_0                      macrocell25         0      0  RISE       1



++++ Path 132 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_USB:BUART:rx_bitclk_enable\/q
Path End       : \UART_USB:BUART:rx_state_2\/main_3
Capture Clock  : \UART_USB:BUART:rx_state_2\/clock_0
Path slack     : 1075469p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_USB_IntClock:R#1 vs. UART_USB_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4354
-------------------------------------   ---- 
End-of-path arrival time (ps)           4354
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_USB:BUART:rx_bitclk_enable\/clock_0                  macrocell28         0      0  RISE       1

Data path
pin name                             model name   delay     AT    slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -------  ----  ------
\UART_USB:BUART:rx_bitclk_enable\/q  macrocell28   1250   1250  1072958  RISE       1
\UART_USB:BUART:rx_state_2\/main_3   macrocell27   3104   4354  1075469  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_USB:BUART:rx_state_2\/clock_0                        macrocell27         0      0  RISE       1



++++ Path 133 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Debug:BUART:pollcount_1\/q
Path End       : \UART_Debug:BUART:pollcount_1\/main_3
Capture Clock  : \UART_Debug:BUART:pollcount_1\/clock_0
Path slack     : 1075473p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (UART_Debug_IntClock:R#1 vs. UART_Debug_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4350
-------------------------------------   ---- 
End-of-path arrival time (ps)           4350
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_Debug:BUART:pollcount_1\/clock_0                     macrocell46         0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_Debug:BUART:pollcount_1\/q       macrocell46   1250   1250  1068960  RISE       1
\UART_Debug:BUART:pollcount_1\/main_3  macrocell46   3100   4350  1075473  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_Debug:BUART:pollcount_1\/clock_0                     macrocell46         0      0  RISE       1



++++ Path 134 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Debug:BUART:pollcount_1\/q
Path End       : \UART_Debug:BUART:rx_status_3\/main_6
Capture Clock  : \UART_Debug:BUART:rx_status_3\/clock_0
Path slack     : 1075475p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (UART_Debug_IntClock:R#1 vs. UART_Debug_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4348
-------------------------------------   ---- 
End-of-path arrival time (ps)           4348
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_Debug:BUART:pollcount_1\/clock_0                     macrocell46         0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_Debug:BUART:pollcount_1\/q       macrocell46   1250   1250  1068960  RISE       1
\UART_Debug:BUART:rx_status_3\/main_6  macrocell48   3098   4348  1075475  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_Debug:BUART:rx_status_3\/clock_0                     macrocell48         0      0  RISE       1



++++ Path 135 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Debug:BUART:sRX:RxBitCounter\/count_1
Path End       : \UART_Debug:BUART:rx_bitclk_enable\/main_1
Capture Clock  : \UART_Debug:BUART:rx_bitclk_enable\/clock_0
Path slack     : 1075547p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (UART_Debug_IntClock:R#1 vs. UART_Debug_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4276
-------------------------------------   ---- 
End-of-path arrival time (ps)           4276
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_Debug:BUART:sRX:RxBitCounter\/clock                  count7cell          0      0  RISE       1

Data path
pin name                                     model name   delay     AT    slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_Debug:BUART:sRX:RxBitCounter\/count_1  count7cell    1940   1940  1075547  RISE       1
\UART_Debug:BUART:rx_bitclk_enable\/main_1   macrocell44   2336   4276  1075547  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_Debug:BUART:rx_bitclk_enable\/clock_0                macrocell44         0      0  RISE       1



++++ Path 136 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Debug:BUART:sRX:RxBitCounter\/count_1
Path End       : \UART_Debug:BUART:pollcount_1\/main_2
Capture Clock  : \UART_Debug:BUART:pollcount_1\/clock_0
Path slack     : 1075547p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (UART_Debug_IntClock:R#1 vs. UART_Debug_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4276
-------------------------------------   ---- 
End-of-path arrival time (ps)           4276
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_Debug:BUART:sRX:RxBitCounter\/clock                  count7cell          0      0  RISE       1

Data path
pin name                                     model name   delay     AT    slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_Debug:BUART:sRX:RxBitCounter\/count_1  count7cell    1940   1940  1075547  RISE       1
\UART_Debug:BUART:pollcount_1\/main_2        macrocell46   2336   4276  1075547  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_Debug:BUART:pollcount_1\/clock_0                     macrocell46         0      0  RISE       1



++++ Path 137 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Debug:BUART:sRX:RxBitCounter\/count_1
Path End       : \UART_Debug:BUART:pollcount_0\/main_2
Capture Clock  : \UART_Debug:BUART:pollcount_0\/clock_0
Path slack     : 1075547p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (UART_Debug_IntClock:R#1 vs. UART_Debug_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4276
-------------------------------------   ---- 
End-of-path arrival time (ps)           4276
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_Debug:BUART:sRX:RxBitCounter\/clock                  count7cell          0      0  RISE       1

Data path
pin name                                     model name   delay     AT    slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_Debug:BUART:sRX:RxBitCounter\/count_1  count7cell    1940   1940  1075547  RISE       1
\UART_Debug:BUART:pollcount_0\/main_2        macrocell47   2336   4276  1075547  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_Debug:BUART:pollcount_0\/clock_0                     macrocell47         0      0  RISE       1



++++ Path 138 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Debug:BUART:sRX:RxBitCounter\/count_2
Path End       : \UART_Debug:BUART:rx_bitclk_enable\/main_0
Capture Clock  : \UART_Debug:BUART:rx_bitclk_enable\/clock_0
Path slack     : 1075548p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (UART_Debug_IntClock:R#1 vs. UART_Debug_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4276
-------------------------------------   ---- 
End-of-path arrival time (ps)           4276
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_Debug:BUART:sRX:RxBitCounter\/clock                  count7cell          0      0  RISE       1

Data path
pin name                                     model name   delay     AT    slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_Debug:BUART:sRX:RxBitCounter\/count_2  count7cell    1940   1940  1075548  RISE       1
\UART_Debug:BUART:rx_bitclk_enable\/main_0   macrocell44   2336   4276  1075548  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_Debug:BUART:rx_bitclk_enable\/clock_0                macrocell44         0      0  RISE       1



++++ Path 139 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Debug:BUART:sRX:RxBitCounter\/count_2
Path End       : \UART_Debug:BUART:pollcount_1\/main_1
Capture Clock  : \UART_Debug:BUART:pollcount_1\/clock_0
Path slack     : 1075548p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (UART_Debug_IntClock:R#1 vs. UART_Debug_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4276
-------------------------------------   ---- 
End-of-path arrival time (ps)           4276
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_Debug:BUART:sRX:RxBitCounter\/clock                  count7cell          0      0  RISE       1

Data path
pin name                                     model name   delay     AT    slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_Debug:BUART:sRX:RxBitCounter\/count_2  count7cell    1940   1940  1075548  RISE       1
\UART_Debug:BUART:pollcount_1\/main_1        macrocell46   2336   4276  1075548  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_Debug:BUART:pollcount_1\/clock_0                     macrocell46         0      0  RISE       1



++++ Path 140 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Debug:BUART:sRX:RxBitCounter\/count_2
Path End       : \UART_Debug:BUART:pollcount_0\/main_1
Capture Clock  : \UART_Debug:BUART:pollcount_0\/clock_0
Path slack     : 1075548p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (UART_Debug_IntClock:R#1 vs. UART_Debug_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4276
-------------------------------------   ---- 
End-of-path arrival time (ps)           4276
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_Debug:BUART:sRX:RxBitCounter\/clock                  count7cell          0      0  RISE       1

Data path
pin name                                     model name   delay     AT    slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_Debug:BUART:sRX:RxBitCounter\/count_2  count7cell    1940   1940  1075548  RISE       1
\UART_Debug:BUART:pollcount_0\/main_1        macrocell47   2336   4276  1075548  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_Debug:BUART:pollcount_0\/clock_0                     macrocell47         0      0  RISE       1



++++ Path 141 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Debug:BUART:sRX:RxBitCounter\/count_0
Path End       : \UART_Debug:BUART:rx_bitclk_enable\/main_2
Capture Clock  : \UART_Debug:BUART:rx_bitclk_enable\/clock_0
Path slack     : 1075556p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (UART_Debug_IntClock:R#1 vs. UART_Debug_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4267
-------------------------------------   ---- 
End-of-path arrival time (ps)           4267
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_Debug:BUART:sRX:RxBitCounter\/clock                  count7cell          0      0  RISE       1

Data path
pin name                                     model name   delay     AT    slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_Debug:BUART:sRX:RxBitCounter\/count_0  count7cell    1940   1940  1075556  RISE       1
\UART_Debug:BUART:rx_bitclk_enable\/main_2   macrocell44   2327   4267  1075556  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_Debug:BUART:rx_bitclk_enable\/clock_0                macrocell44         0      0  RISE       1



++++ Path 142 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_USB:BUART:sRX:RxBitCounter\/count_0
Path End       : \UART_USB:BUART:rx_bitclk_enable\/main_2
Capture Clock  : \UART_USB:BUART:rx_bitclk_enable\/clock_0
Path slack     : 1075559p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_USB_IntClock:R#1 vs. UART_USB_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4264
-------------------------------------   ---- 
End-of-path arrival time (ps)           4264
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_USB:BUART:sRX:RxBitCounter\/clock                    count7cell          0      0  RISE       1

Data path
pin name                                   model name   delay     AT    slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_USB:BUART:sRX:RxBitCounter\/count_0  count7cell    1940   1940  1075559  RISE       1
\UART_USB:BUART:rx_bitclk_enable\/main_2   macrocell28   2324   4264  1075559  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_USB:BUART:rx_bitclk_enable\/clock_0                  macrocell28         0      0  RISE       1



++++ Path 143 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_USB:BUART:sRX:RxBitCounter\/count_1
Path End       : \UART_USB:BUART:rx_bitclk_enable\/main_1
Capture Clock  : \UART_USB:BUART:rx_bitclk_enable\/clock_0
Path slack     : 1075574p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_USB_IntClock:R#1 vs. UART_USB_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4250
-------------------------------------   ---- 
End-of-path arrival time (ps)           4250
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_USB:BUART:sRX:RxBitCounter\/clock                    count7cell          0      0  RISE       1

Data path
pin name                                   model name   delay     AT    slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_USB:BUART:sRX:RxBitCounter\/count_1  count7cell    1940   1940  1075574  RISE       1
\UART_USB:BUART:rx_bitclk_enable\/main_1   macrocell28   2310   4250  1075574  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_USB:BUART:rx_bitclk_enable\/clock_0                  macrocell28         0      0  RISE       1



++++ Path 144 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_USB:BUART:sRX:RxBitCounter\/count_1
Path End       : MODIN1_1/main_2
Capture Clock  : MODIN1_1/clock_0
Path slack     : 1075574p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_USB_IntClock:R#1 vs. UART_USB_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4250
-------------------------------------   ---- 
End-of-path arrival time (ps)           4250
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_USB:BUART:sRX:RxBitCounter\/clock                    count7cell          0      0  RISE       1

Data path
pin name                                   model name   delay     AT    slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_USB:BUART:sRX:RxBitCounter\/count_1  count7cell    1940   1940  1075574  RISE       1
MODIN1_1/main_2                            macrocell30   2310   4250  1075574  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
MODIN1_1/clock_0                                           macrocell30         0      0  RISE       1



++++ Path 145 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_USB:BUART:sRX:RxBitCounter\/count_1
Path End       : MODIN1_0/main_2
Capture Clock  : MODIN1_0/clock_0
Path slack     : 1075574p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_USB_IntClock:R#1 vs. UART_USB_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4250
-------------------------------------   ---- 
End-of-path arrival time (ps)           4250
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_USB:BUART:sRX:RxBitCounter\/clock                    count7cell          0      0  RISE       1

Data path
pin name                                   model name   delay     AT    slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_USB:BUART:sRX:RxBitCounter\/count_1  count7cell    1940   1940  1075574  RISE       1
MODIN1_0/main_2                            macrocell31   2310   4250  1075574  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
MODIN1_0/clock_0                                           macrocell31         0      0  RISE       1



++++ Path 146 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_USB:BUART:sRX:RxBitCounter\/count_2
Path End       : \UART_USB:BUART:rx_bitclk_enable\/main_0
Capture Clock  : \UART_USB:BUART:rx_bitclk_enable\/clock_0
Path slack     : 1075576p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_USB_IntClock:R#1 vs. UART_USB_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4247
-------------------------------------   ---- 
End-of-path arrival time (ps)           4247
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_USB:BUART:sRX:RxBitCounter\/clock                    count7cell          0      0  RISE       1

Data path
pin name                                   model name   delay     AT    slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_USB:BUART:sRX:RxBitCounter\/count_2  count7cell    1940   1940  1075576  RISE       1
\UART_USB:BUART:rx_bitclk_enable\/main_0   macrocell28   2307   4247  1075576  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_USB:BUART:rx_bitclk_enable\/clock_0                  macrocell28         0      0  RISE       1



++++ Path 147 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_USB:BUART:sRX:RxBitCounter\/count_2
Path End       : MODIN1_1/main_1
Capture Clock  : MODIN1_1/clock_0
Path slack     : 1075576p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_USB_IntClock:R#1 vs. UART_USB_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4247
-------------------------------------   ---- 
End-of-path arrival time (ps)           4247
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_USB:BUART:sRX:RxBitCounter\/clock                    count7cell          0      0  RISE       1

Data path
pin name                                   model name   delay     AT    slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_USB:BUART:sRX:RxBitCounter\/count_2  count7cell    1940   1940  1075576  RISE       1
MODIN1_1/main_1                            macrocell30   2307   4247  1075576  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
MODIN1_1/clock_0                                           macrocell30         0      0  RISE       1



++++ Path 148 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_USB:BUART:sRX:RxBitCounter\/count_2
Path End       : MODIN1_0/main_1
Capture Clock  : MODIN1_0/clock_0
Path slack     : 1075576p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_USB_IntClock:R#1 vs. UART_USB_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4247
-------------------------------------   ---- 
End-of-path arrival time (ps)           4247
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_USB:BUART:sRX:RxBitCounter\/clock                    count7cell          0      0  RISE       1

Data path
pin name                                   model name   delay     AT    slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_USB:BUART:sRX:RxBitCounter\/count_2  count7cell    1940   1940  1075576  RISE       1
MODIN1_0/main_1                            macrocell31   2307   4247  1075576  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
MODIN1_0/clock_0                                           macrocell31         0      0  RISE       1



++++ Path 149 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_USB:BUART:rx_bitclk_enable\/q
Path End       : \UART_USB:BUART:rx_state_0\/main_3
Capture Clock  : \UART_USB:BUART:rx_state_0\/clock_0
Path slack     : 1075602p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_USB_IntClock:R#1 vs. UART_USB_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4221
-------------------------------------   ---- 
End-of-path arrival time (ps)           4221
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_USB:BUART:rx_bitclk_enable\/clock_0                  macrocell28         0      0  RISE       1

Data path
pin name                             model name   delay     AT    slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -------  ----  ------
\UART_USB:BUART:rx_bitclk_enable\/q  macrocell28   1250   1250  1072958  RISE       1
\UART_USB:BUART:rx_state_0\/main_3   macrocell24   2971   4221  1075602  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_USB:BUART:rx_state_0\/clock_0                        macrocell24         0      0  RISE       1



++++ Path 150 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_USB:BUART:rx_bitclk_enable\/q
Path End       : \UART_USB:BUART:rx_state_3\/main_2
Capture Clock  : \UART_USB:BUART:rx_state_3\/clock_0
Path slack     : 1075602p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_USB_IntClock:R#1 vs. UART_USB_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4221
-------------------------------------   ---- 
End-of-path arrival time (ps)           4221
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_USB:BUART:rx_bitclk_enable\/clock_0                  macrocell28         0      0  RISE       1

Data path
pin name                             model name   delay     AT    slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -------  ----  ------
\UART_USB:BUART:rx_bitclk_enable\/q  macrocell28   1250   1250  1072958  RISE       1
\UART_USB:BUART:rx_state_3\/main_2   macrocell26   2971   4221  1075602  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_USB:BUART:rx_state_3\/clock_0                        macrocell26         0      0  RISE       1



++++ Path 151 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_USB:BUART:rx_bitclk_enable\/q
Path End       : \UART_USB:BUART:rx_status_3\/main_3
Capture Clock  : \UART_USB:BUART:rx_status_3\/clock_0
Path slack     : 1075602p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_USB_IntClock:R#1 vs. UART_USB_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4221
-------------------------------------   ---- 
End-of-path arrival time (ps)           4221
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_USB:BUART:rx_bitclk_enable\/clock_0                  macrocell28         0      0  RISE       1

Data path
pin name                             model name   delay     AT    slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -------  ----  ------
\UART_USB:BUART:rx_bitclk_enable\/q  macrocell28   1250   1250  1072958  RISE       1
\UART_USB:BUART:rx_status_3\/main_3  macrocell32   2971   4221  1075602  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_USB:BUART:rx_status_3\/clock_0                       macrocell32         0      0  RISE       1



++++ Path 152 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Debug:BUART:pollcount_1\/q
Path End       : \UART_Debug:BUART:rx_state_0\/main_9
Capture Clock  : \UART_Debug:BUART:rx_state_0\/clock_0
Path slack     : 1075631p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (UART_Debug_IntClock:R#1 vs. UART_Debug_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4192
-------------------------------------   ---- 
End-of-path arrival time (ps)           4192
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_Debug:BUART:pollcount_1\/clock_0                     macrocell46         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_Debug:BUART:pollcount_1\/q      macrocell46   1250   1250  1068960  RISE       1
\UART_Debug:BUART:rx_state_0\/main_9  macrocell40   2942   4192  1075631  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_Debug:BUART:rx_state_0\/clock_0                      macrocell40         0      0  RISE       1



++++ Path 153 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Debug:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \UART_Debug:BUART:tx_state_0\/main_2
Capture Clock  : \UART_Debug:BUART:tx_state_0\/clock_0
Path slack     : 1075651p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (UART_Debug_IntClock:R#1 vs. UART_Debug_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4172
-------------------------------------   ---- 
End-of-path arrival time (ps)           4172
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_Debug:BUART:sTX:sCLOCK:TxBitClkGen\/clock            datapathcell5       0      0  RISE       1

Data path
pin name                                           model name     delay     AT    slack  edge  Fanout
-------------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_Debug:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell5    190    190  1067748  RISE       1
\UART_Debug:BUART:tx_state_0\/main_2               macrocell36     3982   4172  1075651  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_Debug:BUART:tx_state_0\/clock_0                      macrocell36         0      0  RISE       1



++++ Path 154 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Debug:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \UART_Debug:BUART:tx_bitclk\/main_2
Capture Clock  : \UART_Debug:BUART:tx_bitclk\/clock_0
Path slack     : 1075651p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (UART_Debug_IntClock:R#1 vs. UART_Debug_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4172
-------------------------------------   ---- 
End-of-path arrival time (ps)           4172
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_Debug:BUART:sTX:sCLOCK:TxBitClkGen\/clock            datapathcell5       0      0  RISE       1

Data path
pin name                                           model name     delay     AT    slack  edge  Fanout
-------------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_Debug:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell5    190    190  1067748  RISE       1
\UART_Debug:BUART:tx_bitclk\/main_2                macrocell38     3982   4172  1075651  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_Debug:BUART:tx_bitclk\/clock_0                       macrocell38         0      0  RISE       1



++++ Path 155 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Debug:BUART:rx_last\/q
Path End       : \UART_Debug:BUART:rx_state_2\/main_9
Capture Clock  : \UART_Debug:BUART:rx_state_2\/clock_0
Path slack     : 1075665p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (UART_Debug_IntClock:R#1 vs. UART_Debug_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4159
-------------------------------------   ---- 
End-of-path arrival time (ps)           4159
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_Debug:BUART:rx_last\/clock_0                         macrocell49         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_Debug:BUART:rx_last\/q          macrocell49   1250   1250  1075665  RISE       1
\UART_Debug:BUART:rx_state_2\/main_9  macrocell43   2909   4159  1075665  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_Debug:BUART:rx_state_2\/clock_0                      macrocell43         0      0  RISE       1



++++ Path 156 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_USB:BUART:tx_state_0\/q
Path End       : \UART_USB:BUART:tx_state_0\/main_1
Capture Clock  : \UART_USB:BUART:tx_state_0\/clock_0
Path slack     : 1075685p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_USB_IntClock:R#1 vs. UART_USB_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4138
-------------------------------------   ---- 
End-of-path arrival time (ps)           4138
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_USB:BUART:tx_state_0\/clock_0                        macrocell20         0      0  RISE       1

Data path
pin name                            model name   delay     AT    slack  edge  Fanout
----------------------------------  -----------  -----  -----  -------  ----  ------
\UART_USB:BUART:tx_state_0\/q       macrocell20   1250   1250  1066736  RISE       1
\UART_USB:BUART:tx_state_0\/main_1  macrocell20   2888   4138  1075685  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_USB:BUART:tx_state_0\/clock_0                        macrocell20         0      0  RISE       1



++++ Path 157 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_USB:BUART:tx_state_0\/q
Path End       : \UART_USB:BUART:txn\/main_2
Capture Clock  : \UART_USB:BUART:txn\/clock_0
Path slack     : 1075687p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_USB_IntClock:R#1 vs. UART_USB_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4137
-------------------------------------   ---- 
End-of-path arrival time (ps)           4137
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_USB:BUART:tx_state_0\/clock_0                        macrocell20         0      0  RISE       1

Data path
pin name                       model name   delay     AT    slack  edge  Fanout
-----------------------------  -----------  -----  -----  -------  ----  ------
\UART_USB:BUART:tx_state_0\/q  macrocell20   1250   1250  1066736  RISE       1
\UART_USB:BUART:txn\/main_2    macrocell18   2887   4137  1075687  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_USB:BUART:txn\/clock_0                               macrocell18         0      0  RISE       1



++++ Path 158 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_USB:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \UART_USB:BUART:tx_state_0\/main_2
Capture Clock  : \UART_USB:BUART:tx_state_0\/clock_0
Path slack     : 1075782p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_USB_IntClock:R#1 vs. UART_USB_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4041
-------------------------------------   ---- 
End-of-path arrival time (ps)           4041
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_USB:BUART:sTX:sCLOCK:TxBitClkGen\/clock              datapathcell2       0      0  RISE       1

Data path
pin name                                         model name     delay     AT    slack  edge  Fanout
-----------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_USB:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell2    190    190  1066833  RISE       1
\UART_USB:BUART:tx_state_0\/main_2               macrocell20     3851   4041  1075782  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_USB:BUART:tx_state_0\/clock_0                        macrocell20         0      0  RISE       1



++++ Path 159 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODIN1_1/q
Path End       : \UART_USB:BUART:rx_state_0\/main_6
Capture Clock  : \UART_USB:BUART:rx_state_0\/clock_0
Path slack     : 1075789p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_USB_IntClock:R#1 vs. UART_USB_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4034
-------------------------------------   ---- 
End-of-path arrival time (ps)           4034
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
MODIN1_1/clock_0                                           macrocell30         0      0  RISE       1

Data path
pin name                            model name   delay     AT    slack  edge  Fanout
----------------------------------  -----------  -----  -----  -------  ----  ------
MODIN1_1/q                          macrocell30   1250   1250  1070184  RISE       1
\UART_USB:BUART:rx_state_0\/main_6  macrocell24   2784   4034  1075789  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_USB:BUART:rx_state_0\/clock_0                        macrocell24         0      0  RISE       1



++++ Path 160 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODIN1_1/q
Path End       : \UART_USB:BUART:rx_status_3\/main_6
Capture Clock  : \UART_USB:BUART:rx_status_3\/clock_0
Path slack     : 1075789p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_USB_IntClock:R#1 vs. UART_USB_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4034
-------------------------------------   ---- 
End-of-path arrival time (ps)           4034
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
MODIN1_1/clock_0                                           macrocell30         0      0  RISE       1

Data path
pin name                             model name   delay     AT    slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -------  ----  ------
MODIN1_1/q                           macrocell30   1250   1250  1070184  RISE       1
\UART_USB:BUART:rx_status_3\/main_6  macrocell32   2784   4034  1075789  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_USB:BUART:rx_status_3\/clock_0                       macrocell32         0      0  RISE       1



++++ Path 161 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODIN1_1/q
Path End       : MODIN1_1/main_3
Capture Clock  : MODIN1_1/clock_0
Path slack     : 1075800p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_USB_IntClock:R#1 vs. UART_USB_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4023
-------------------------------------   ---- 
End-of-path arrival time (ps)           4023
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
MODIN1_1/clock_0                                           macrocell30         0      0  RISE       1

Data path
pin name         model name   delay     AT    slack  edge  Fanout
---------------  -----------  -----  -----  -------  ----  ------
MODIN1_1/q       macrocell30   1250   1250  1070184  RISE       1
MODIN1_1/main_3  macrocell30   2773   4023  1075800  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
MODIN1_1/clock_0                                           macrocell30         0      0  RISE       1



++++ Path 162 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Debug:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg
Path End       : \UART_Debug:BUART:txn\/main_5
Capture Clock  : \UART_Debug:BUART:txn\/clock_0
Path slack     : 1075804p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (UART_Debug_IntClock:R#1 vs. UART_Debug_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4019
-------------------------------------   ---- 
End-of-path arrival time (ps)           4019
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_Debug:BUART:sTX:sCLOCK:TxBitClkGen\/clock            datapathcell5       0      0  RISE       1

Data path
pin name                                           model name     delay     AT    slack  edge  Fanout
-------------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_Debug:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg  datapathcell5    190    190  1075804  RISE       1
\UART_Debug:BUART:txn\/main_5                      macrocell34     3829   4019  1075804  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_Debug:BUART:txn\/clock_0                             macrocell34         0      0  RISE       1



++++ Path 163 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_USB:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg
Path End       : \UART_USB:BUART:tx_state_1\/main_4
Capture Clock  : \UART_USB:BUART:tx_state_1\/clock_0
Path slack     : 1075805p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_USB_IntClock:R#1 vs. UART_USB_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4018
-------------------------------------   ---- 
End-of-path arrival time (ps)           4018
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_USB:BUART:sTX:sCLOCK:TxBitClkGen\/clock              datapathcell2       0      0  RISE       1

Data path
pin name                                         model name     delay     AT    slack  edge  Fanout
-----------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_USB:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg  datapathcell2    190    190  1075805  RISE       1
\UART_USB:BUART:tx_state_1\/main_4               macrocell19     3828   4018  1075805  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_USB:BUART:tx_state_1\/clock_0                        macrocell19         0      0  RISE       1



++++ Path 164 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_USB:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg
Path End       : \UART_USB:BUART:tx_state_2\/main_4
Capture Clock  : \UART_USB:BUART:tx_state_2\/clock_0
Path slack     : 1075805p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_USB_IntClock:R#1 vs. UART_USB_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4018
-------------------------------------   ---- 
End-of-path arrival time (ps)           4018
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_USB:BUART:sTX:sCLOCK:TxBitClkGen\/clock              datapathcell2       0      0  RISE       1

Data path
pin name                                         model name     delay     AT    slack  edge  Fanout
-----------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_USB:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg  datapathcell2    190    190  1075805  RISE       1
\UART_USB:BUART:tx_state_2\/main_4               macrocell21     3828   4018  1075805  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_USB:BUART:tx_state_2\/clock_0                        macrocell21         0      0  RISE       1



++++ Path 165 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Debug:BUART:tx_bitclk\/q
Path End       : \UART_Debug:BUART:tx_state_0\/main_5
Capture Clock  : \UART_Debug:BUART:tx_state_0\/clock_0
Path slack     : 1075858p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (UART_Debug_IntClock:R#1 vs. UART_Debug_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3966
-------------------------------------   ---- 
End-of-path arrival time (ps)           3966
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_Debug:BUART:tx_bitclk\/clock_0                       macrocell38         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_Debug:BUART:tx_bitclk\/q        macrocell38   1250   1250  1074965  RISE       1
\UART_Debug:BUART:tx_state_0\/main_5  macrocell36   2716   3966  1075858  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_Debug:BUART:tx_state_0\/clock_0                      macrocell36         0      0  RISE       1



++++ Path 166 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Debug:BUART:tx_bitclk\/q
Path End       : \UART_Debug:BUART:txn\/main_6
Capture Clock  : \UART_Debug:BUART:txn\/clock_0
Path slack     : 1075858p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (UART_Debug_IntClock:R#1 vs. UART_Debug_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3966
-------------------------------------   ---- 
End-of-path arrival time (ps)           3966
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_Debug:BUART:tx_bitclk\/clock_0                       macrocell38         0      0  RISE       1

Data path
pin name                        model name   delay     AT    slack  edge  Fanout
------------------------------  -----------  -----  -----  -------  ----  ------
\UART_Debug:BUART:tx_bitclk\/q  macrocell38   1250   1250  1074965  RISE       1
\UART_Debug:BUART:txn\/main_6   macrocell34   2716   3966  1075858  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_Debug:BUART:txn\/clock_0                             macrocell34         0      0  RISE       1



++++ Path 167 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Debug:BUART:rx_state_3\/q
Path End       : \UART_Debug:BUART:rx_state_2\/main_4
Capture Clock  : \UART_Debug:BUART:rx_state_2\/clock_0
Path slack     : 1075958p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (UART_Debug_IntClock:R#1 vs. UART_Debug_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3865
-------------------------------------   ---- 
End-of-path arrival time (ps)           3865
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_Debug:BUART:rx_state_3\/clock_0                      macrocell42         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_Debug:BUART:rx_state_3\/q       macrocell42   1250   1250  1068449  RISE       1
\UART_Debug:BUART:rx_state_2\/main_4  macrocell43   2615   3865  1075958  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_Debug:BUART:rx_state_2\/clock_0                      macrocell43         0      0  RISE       1



++++ Path 168 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Debug:BUART:rx_state_3\/q
Path End       : \UART_Debug:BUART:rx_state_stop1_reg\/main_2
Capture Clock  : \UART_Debug:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 1075958p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (UART_Debug_IntClock:R#1 vs. UART_Debug_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3865
-------------------------------------   ---- 
End-of-path arrival time (ps)           3865
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_Debug:BUART:rx_state_3\/clock_0                      macrocell42         0      0  RISE       1

Data path
pin name                                      model name   delay     AT    slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_Debug:BUART:rx_state_3\/q               macrocell42   1250   1250  1068449  RISE       1
\UART_Debug:BUART:rx_state_stop1_reg\/main_2  macrocell45   2615   3865  1075958  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_Debug:BUART:rx_state_stop1_reg\/clock_0              macrocell45         0      0  RISE       1



++++ Path 169 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Debug:BUART:rx_state_3\/q
Path End       : \UART_Debug:BUART:rx_status_3\/main_4
Capture Clock  : \UART_Debug:BUART:rx_status_3\/clock_0
Path slack     : 1075958p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (UART_Debug_IntClock:R#1 vs. UART_Debug_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3865
-------------------------------------   ---- 
End-of-path arrival time (ps)           3865
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_Debug:BUART:rx_state_3\/clock_0                      macrocell42         0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_Debug:BUART:rx_state_3\/q        macrocell42   1250   1250  1068449  RISE       1
\UART_Debug:BUART:rx_status_3\/main_4  macrocell48   2615   3865  1075958  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_Debug:BUART:rx_status_3\/clock_0                     macrocell48         0      0  RISE       1



++++ Path 170 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Debug:BUART:rx_state_3\/q
Path End       : \UART_Debug:BUART:rx_state_0\/main_4
Capture Clock  : \UART_Debug:BUART:rx_state_0\/clock_0
Path slack     : 1075964p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (UART_Debug_IntClock:R#1 vs. UART_Debug_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3859
-------------------------------------   ---- 
End-of-path arrival time (ps)           3859
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_Debug:BUART:rx_state_3\/clock_0                      macrocell42         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_Debug:BUART:rx_state_3\/q       macrocell42   1250   1250  1068449  RISE       1
\UART_Debug:BUART:rx_state_0\/main_4  macrocell40   2609   3859  1075964  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_Debug:BUART:rx_state_0\/clock_0                      macrocell40         0      0  RISE       1



++++ Path 171 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Debug:BUART:rx_state_3\/q
Path End       : \UART_Debug:BUART:rx_load_fifo\/main_3
Capture Clock  : \UART_Debug:BUART:rx_load_fifo\/clock_0
Path slack     : 1075964p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (UART_Debug_IntClock:R#1 vs. UART_Debug_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3859
-------------------------------------   ---- 
End-of-path arrival time (ps)           3859
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_Debug:BUART:rx_state_3\/clock_0                      macrocell42         0      0  RISE       1

Data path
pin name                                model name   delay     AT    slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_Debug:BUART:rx_state_3\/q         macrocell42   1250   1250  1068449  RISE       1
\UART_Debug:BUART:rx_load_fifo\/main_3  macrocell41   2609   3859  1075964  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_Debug:BUART:rx_load_fifo\/clock_0                    macrocell41         0      0  RISE       1



++++ Path 172 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Debug:BUART:rx_state_3\/q
Path End       : \UART_Debug:BUART:rx_state_3\/main_3
Capture Clock  : \UART_Debug:BUART:rx_state_3\/clock_0
Path slack     : 1075964p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (UART_Debug_IntClock:R#1 vs. UART_Debug_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3859
-------------------------------------   ---- 
End-of-path arrival time (ps)           3859
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_Debug:BUART:rx_state_3\/clock_0                      macrocell42         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_Debug:BUART:rx_state_3\/q       macrocell42   1250   1250  1068449  RISE       1
\UART_Debug:BUART:rx_state_3\/main_3  macrocell42   2609   3859  1075964  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_Debug:BUART:rx_state_3\/clock_0                      macrocell42         0      0  RISE       1



++++ Path 173 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODIN1_0/q
Path End       : MODIN1_1/main_4
Capture Clock  : MODIN1_1/clock_0
Path slack     : 1075970p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_USB_IntClock:R#1 vs. UART_USB_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3853
-------------------------------------   ---- 
End-of-path arrival time (ps)           3853
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
MODIN1_0/clock_0                                           macrocell31         0      0  RISE       1

Data path
pin name         model name   delay     AT    slack  edge  Fanout
---------------  -----------  -----  -----  -------  ----  ------
MODIN1_0/q       macrocell31   1250   1250  1070354  RISE       1
MODIN1_1/main_4  macrocell30   2603   3853  1075970  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
MODIN1_1/clock_0                                           macrocell30         0      0  RISE       1



++++ Path 174 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODIN1_0/q
Path End       : MODIN1_0/main_3
Capture Clock  : MODIN1_0/clock_0
Path slack     : 1075970p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_USB_IntClock:R#1 vs. UART_USB_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3853
-------------------------------------   ---- 
End-of-path arrival time (ps)           3853
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
MODIN1_0/clock_0                                           macrocell31         0      0  RISE       1

Data path
pin name         model name   delay     AT    slack  edge  Fanout
---------------  -----------  -----  -----  -------  ----  ------
MODIN1_0/q       macrocell31   1250   1250  1070354  RISE       1
MODIN1_0/main_3  macrocell31   2603   3853  1075970  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
MODIN1_0/clock_0                                           macrocell31         0      0  RISE       1



++++ Path 175 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODIN1_0/q
Path End       : \UART_USB:BUART:rx_state_0\/main_7
Capture Clock  : \UART_USB:BUART:rx_state_0\/clock_0
Path slack     : 1075970p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_USB_IntClock:R#1 vs. UART_USB_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3853
-------------------------------------   ---- 
End-of-path arrival time (ps)           3853
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
MODIN1_0/clock_0                                           macrocell31         0      0  RISE       1

Data path
pin name                            model name   delay     AT    slack  edge  Fanout
----------------------------------  -----------  -----  -----  -------  ----  ------
MODIN1_0/q                          macrocell31   1250   1250  1070354  RISE       1
\UART_USB:BUART:rx_state_0\/main_7  macrocell24   2603   3853  1075970  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_USB:BUART:rx_state_0\/clock_0                        macrocell24         0      0  RISE       1



++++ Path 176 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODIN1_0/q
Path End       : \UART_USB:BUART:rx_status_3\/main_7
Capture Clock  : \UART_USB:BUART:rx_status_3\/clock_0
Path slack     : 1075970p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_USB_IntClock:R#1 vs. UART_USB_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3853
-------------------------------------   ---- 
End-of-path arrival time (ps)           3853
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
MODIN1_0/clock_0                                           macrocell31         0      0  RISE       1

Data path
pin name                             model name   delay     AT    slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -------  ----  ------
MODIN1_0/q                           macrocell31   1250   1250  1070354  RISE       1
\UART_USB:BUART:rx_status_3\/main_7  macrocell32   2603   3853  1075970  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_USB:BUART:rx_status_3\/clock_0                       macrocell32         0      0  RISE       1



++++ Path 177 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_USB:BUART:rx_state_3\/q
Path End       : \UART_USB:BUART:rx_state_0\/main_4
Capture Clock  : \UART_USB:BUART:rx_state_0\/clock_0
Path slack     : 1075972p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_USB_IntClock:R#1 vs. UART_USB_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3852
-------------------------------------   ---- 
End-of-path arrival time (ps)           3852
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_USB:BUART:rx_state_3\/clock_0                        macrocell26         0      0  RISE       1

Data path
pin name                            model name   delay     AT    slack  edge  Fanout
----------------------------------  -----------  -----  -----  -------  ----  ------
\UART_USB:BUART:rx_state_3\/q       macrocell26   1250   1250  1068458  RISE       1
\UART_USB:BUART:rx_state_0\/main_4  macrocell24   2602   3852  1075972  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_USB:BUART:rx_state_0\/clock_0                        macrocell24         0      0  RISE       1



++++ Path 178 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_USB:BUART:rx_state_3\/q
Path End       : \UART_USB:BUART:rx_state_3\/main_3
Capture Clock  : \UART_USB:BUART:rx_state_3\/clock_0
Path slack     : 1075972p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_USB_IntClock:R#1 vs. UART_USB_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3852
-------------------------------------   ---- 
End-of-path arrival time (ps)           3852
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_USB:BUART:rx_state_3\/clock_0                        macrocell26         0      0  RISE       1

Data path
pin name                            model name   delay     AT    slack  edge  Fanout
----------------------------------  -----------  -----  -----  -------  ----  ------
\UART_USB:BUART:rx_state_3\/q       macrocell26   1250   1250  1068458  RISE       1
\UART_USB:BUART:rx_state_3\/main_3  macrocell26   2602   3852  1075972  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_USB:BUART:rx_state_3\/clock_0                        macrocell26         0      0  RISE       1



++++ Path 179 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_USB:BUART:rx_state_3\/q
Path End       : \UART_USB:BUART:rx_status_3\/main_4
Capture Clock  : \UART_USB:BUART:rx_status_3\/clock_0
Path slack     : 1075972p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_USB_IntClock:R#1 vs. UART_USB_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3852
-------------------------------------   ---- 
End-of-path arrival time (ps)           3852
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_USB:BUART:rx_state_3\/clock_0                        macrocell26         0      0  RISE       1

Data path
pin name                             model name   delay     AT    slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -------  ----  ------
\UART_USB:BUART:rx_state_3\/q        macrocell26   1250   1250  1068458  RISE       1
\UART_USB:BUART:rx_status_3\/main_4  macrocell32   2602   3852  1075972  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_USB:BUART:rx_status_3\/clock_0                       macrocell32         0      0  RISE       1



++++ Path 180 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_USB:BUART:rx_state_3\/q
Path End       : \UART_USB:BUART:rx_load_fifo\/main_3
Capture Clock  : \UART_USB:BUART:rx_load_fifo\/clock_0
Path slack     : 1075972p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_USB_IntClock:R#1 vs. UART_USB_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3852
-------------------------------------   ---- 
End-of-path arrival time (ps)           3852
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_USB:BUART:rx_state_3\/clock_0                        macrocell26         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_USB:BUART:rx_state_3\/q         macrocell26   1250   1250  1068458  RISE       1
\UART_USB:BUART:rx_load_fifo\/main_3  macrocell25   2602   3852  1075972  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_USB:BUART:rx_load_fifo\/clock_0                      macrocell25         0      0  RISE       1



++++ Path 181 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_USB:BUART:rx_state_3\/q
Path End       : \UART_USB:BUART:rx_state_2\/main_4
Capture Clock  : \UART_USB:BUART:rx_state_2\/clock_0
Path slack     : 1075972p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_USB_IntClock:R#1 vs. UART_USB_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3852
-------------------------------------   ---- 
End-of-path arrival time (ps)           3852
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_USB:BUART:rx_state_3\/clock_0                        macrocell26         0      0  RISE       1

Data path
pin name                            model name   delay     AT    slack  edge  Fanout
----------------------------------  -----------  -----  -----  -------  ----  ------
\UART_USB:BUART:rx_state_3\/q       macrocell26   1250   1250  1068458  RISE       1
\UART_USB:BUART:rx_state_2\/main_4  macrocell27   2602   3852  1075972  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_USB:BUART:rx_state_2\/clock_0                        macrocell27         0      0  RISE       1



++++ Path 182 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_USB:BUART:rx_state_3\/q
Path End       : \UART_USB:BUART:rx_state_stop1_reg\/main_2
Capture Clock  : \UART_USB:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 1075972p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_USB_IntClock:R#1 vs. UART_USB_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3852
-------------------------------------   ---- 
End-of-path arrival time (ps)           3852
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_USB:BUART:rx_state_3\/clock_0                        macrocell26         0      0  RISE       1

Data path
pin name                                    model name   delay     AT    slack  edge  Fanout
------------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_USB:BUART:rx_state_3\/q               macrocell26   1250   1250  1068458  RISE       1
\UART_USB:BUART:rx_state_stop1_reg\/main_2  macrocell29   2602   3852  1075972  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_USB:BUART:rx_state_stop1_reg\/clock_0                macrocell29         0      0  RISE       1



++++ Path 183 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_USB:BUART:rx_state_2\/q
Path End       : \UART_USB:BUART:rx_state_0\/main_5
Capture Clock  : \UART_USB:BUART:rx_state_0\/clock_0
Path slack     : 1075978p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_USB_IntClock:R#1 vs. UART_USB_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3845
-------------------------------------   ---- 
End-of-path arrival time (ps)           3845
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_USB:BUART:rx_state_2\/clock_0                        macrocell27         0      0  RISE       1

Data path
pin name                            model name   delay     AT    slack  edge  Fanout
----------------------------------  -----------  -----  -----  -------  ----  ------
\UART_USB:BUART:rx_state_2\/q       macrocell27   1250   1250  1068465  RISE       1
\UART_USB:BUART:rx_state_0\/main_5  macrocell24   2595   3845  1075978  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_USB:BUART:rx_state_0\/clock_0                        macrocell24         0      0  RISE       1



++++ Path 184 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_USB:BUART:rx_state_2\/q
Path End       : \UART_USB:BUART:rx_state_3\/main_4
Capture Clock  : \UART_USB:BUART:rx_state_3\/clock_0
Path slack     : 1075978p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_USB_IntClock:R#1 vs. UART_USB_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3845
-------------------------------------   ---- 
End-of-path arrival time (ps)           3845
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_USB:BUART:rx_state_2\/clock_0                        macrocell27         0      0  RISE       1

Data path
pin name                            model name   delay     AT    slack  edge  Fanout
----------------------------------  -----------  -----  -----  -------  ----  ------
\UART_USB:BUART:rx_state_2\/q       macrocell27   1250   1250  1068465  RISE       1
\UART_USB:BUART:rx_state_3\/main_4  macrocell26   2595   3845  1075978  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_USB:BUART:rx_state_3\/clock_0                        macrocell26         0      0  RISE       1



++++ Path 185 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_USB:BUART:rx_state_2\/q
Path End       : \UART_USB:BUART:rx_status_3\/main_5
Capture Clock  : \UART_USB:BUART:rx_status_3\/clock_0
Path slack     : 1075978p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_USB_IntClock:R#1 vs. UART_USB_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3845
-------------------------------------   ---- 
End-of-path arrival time (ps)           3845
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_USB:BUART:rx_state_2\/clock_0                        macrocell27         0      0  RISE       1

Data path
pin name                             model name   delay     AT    slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -------  ----  ------
\UART_USB:BUART:rx_state_2\/q        macrocell27   1250   1250  1068465  RISE       1
\UART_USB:BUART:rx_status_3\/main_5  macrocell32   2595   3845  1075978  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_USB:BUART:rx_status_3\/clock_0                       macrocell32         0      0  RISE       1



++++ Path 186 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_USB:BUART:rx_state_2\/q
Path End       : \UART_USB:BUART:rx_load_fifo\/main_4
Capture Clock  : \UART_USB:BUART:rx_load_fifo\/clock_0
Path slack     : 1075979p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_USB_IntClock:R#1 vs. UART_USB_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3844
-------------------------------------   ---- 
End-of-path arrival time (ps)           3844
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_USB:BUART:rx_state_2\/clock_0                        macrocell27         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_USB:BUART:rx_state_2\/q         macrocell27   1250   1250  1068465  RISE       1
\UART_USB:BUART:rx_load_fifo\/main_4  macrocell25   2594   3844  1075979  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_USB:BUART:rx_load_fifo\/clock_0                      macrocell25         0      0  RISE       1



++++ Path 187 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_USB:BUART:rx_state_2\/q
Path End       : \UART_USB:BUART:rx_state_2\/main_5
Capture Clock  : \UART_USB:BUART:rx_state_2\/clock_0
Path slack     : 1075979p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_USB_IntClock:R#1 vs. UART_USB_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3844
-------------------------------------   ---- 
End-of-path arrival time (ps)           3844
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_USB:BUART:rx_state_2\/clock_0                        macrocell27         0      0  RISE       1

Data path
pin name                            model name   delay     AT    slack  edge  Fanout
----------------------------------  -----------  -----  -----  -------  ----  ------
\UART_USB:BUART:rx_state_2\/q       macrocell27   1250   1250  1068465  RISE       1
\UART_USB:BUART:rx_state_2\/main_5  macrocell27   2594   3844  1075979  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_USB:BUART:rx_state_2\/clock_0                        macrocell27         0      0  RISE       1



++++ Path 188 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_USB:BUART:rx_state_2\/q
Path End       : \UART_USB:BUART:rx_state_stop1_reg\/main_3
Capture Clock  : \UART_USB:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 1075979p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_USB_IntClock:R#1 vs. UART_USB_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3844
-------------------------------------   ---- 
End-of-path arrival time (ps)           3844
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_USB:BUART:rx_state_2\/clock_0                        macrocell27         0      0  RISE       1

Data path
pin name                                    model name   delay     AT    slack  edge  Fanout
------------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_USB:BUART:rx_state_2\/q               macrocell27   1250   1250  1068465  RISE       1
\UART_USB:BUART:rx_state_stop1_reg\/main_3  macrocell29   2594   3844  1075979  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_USB:BUART:rx_state_stop1_reg\/clock_0                macrocell29         0      0  RISE       1



++++ Path 189 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Debug:BUART:txn\/q
Path End       : \UART_Debug:BUART:txn\/main_0
Capture Clock  : \UART_Debug:BUART:txn\/clock_0
Path slack     : 1076031p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (UART_Debug_IntClock:R#1 vs. UART_Debug_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3792
-------------------------------------   ---- 
End-of-path arrival time (ps)           3792
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_Debug:BUART:txn\/clock_0                             macrocell34         0      0  RISE       1

Data path
pin name                       model name   delay     AT    slack  edge  Fanout
-----------------------------  -----------  -----  -----  -------  ----  ------
\UART_Debug:BUART:txn\/q       macrocell34   1250   1250  1076031  RISE       1
\UART_Debug:BUART:txn\/main_0  macrocell34   2542   3792  1076031  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_Debug:BUART:txn\/clock_0                             macrocell34         0      0  RISE       1



++++ Path 190 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_USB:BUART:tx_state_2\/q
Path End       : \UART_USB:BUART:tx_state_1\/main_3
Capture Clock  : \UART_USB:BUART:tx_state_1\/clock_0
Path slack     : 1076046p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_USB_IntClock:R#1 vs. UART_USB_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3777
-------------------------------------   ---- 
End-of-path arrival time (ps)           3777
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_USB:BUART:tx_state_2\/clock_0                        macrocell21         0      0  RISE       1

Data path
pin name                            model name   delay     AT    slack  edge  Fanout
----------------------------------  -----------  -----  -----  -------  ----  ------
\UART_USB:BUART:tx_state_2\/q       macrocell21   1250   1250  1065403  RISE       1
\UART_USB:BUART:tx_state_1\/main_3  macrocell19   2527   3777  1076046  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_USB:BUART:tx_state_1\/clock_0                        macrocell19         0      0  RISE       1



++++ Path 191 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_USB:BUART:tx_state_2\/q
Path End       : \UART_USB:BUART:tx_state_2\/main_3
Capture Clock  : \UART_USB:BUART:tx_state_2\/clock_0
Path slack     : 1076046p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_USB_IntClock:R#1 vs. UART_USB_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3777
-------------------------------------   ---- 
End-of-path arrival time (ps)           3777
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_USB:BUART:tx_state_2\/clock_0                        macrocell21         0      0  RISE       1

Data path
pin name                            model name   delay     AT    slack  edge  Fanout
----------------------------------  -----------  -----  -----  -------  ----  ------
\UART_USB:BUART:tx_state_2\/q       macrocell21   1250   1250  1065403  RISE       1
\UART_USB:BUART:tx_state_2\/main_3  macrocell21   2527   3777  1076046  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_USB:BUART:tx_state_2\/clock_0                        macrocell21         0      0  RISE       1



++++ Path 192 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_USB:BUART:tx_state_2\/q
Path End       : \UART_USB:BUART:tx_bitclk\/main_3
Capture Clock  : \UART_USB:BUART:tx_bitclk\/clock_0
Path slack     : 1076046p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_USB_IntClock:R#1 vs. UART_USB_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3777
-------------------------------------   ---- 
End-of-path arrival time (ps)           3777
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_USB:BUART:tx_state_2\/clock_0                        macrocell21         0      0  RISE       1

Data path
pin name                           model name   delay     AT    slack  edge  Fanout
---------------------------------  -----------  -----  -----  -------  ----  ------
\UART_USB:BUART:tx_state_2\/q      macrocell21   1250   1250  1065403  RISE       1
\UART_USB:BUART:tx_bitclk\/main_3  macrocell22   2527   3777  1076046  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_USB:BUART:tx_bitclk\/clock_0                         macrocell22         0      0  RISE       1



++++ Path 193 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Debug:BUART:tx_state_2\/q
Path End       : \UART_Debug:BUART:tx_state_1\/main_3
Capture Clock  : \UART_Debug:BUART:tx_state_1\/clock_0
Path slack     : 1076265p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (UART_Debug_IntClock:R#1 vs. UART_Debug_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3558
-------------------------------------   ---- 
End-of-path arrival time (ps)           3558
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_Debug:BUART:tx_state_2\/clock_0                      macrocell37         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_Debug:BUART:tx_state_2\/q       macrocell37   1250   1250  1067309  RISE       1
\UART_Debug:BUART:tx_state_1\/main_3  macrocell35   2308   3558  1076265  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_Debug:BUART:tx_state_1\/clock_0                      macrocell35         0      0  RISE       1



++++ Path 194 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Debug:BUART:tx_state_2\/q
Path End       : \UART_Debug:BUART:tx_state_2\/main_3
Capture Clock  : \UART_Debug:BUART:tx_state_2\/clock_0
Path slack     : 1076265p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (UART_Debug_IntClock:R#1 vs. UART_Debug_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3558
-------------------------------------   ---- 
End-of-path arrival time (ps)           3558
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_Debug:BUART:tx_state_2\/clock_0                      macrocell37         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_Debug:BUART:tx_state_2\/q       macrocell37   1250   1250  1067309  RISE       1
\UART_Debug:BUART:tx_state_2\/main_3  macrocell37   2308   3558  1076265  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_Debug:BUART:tx_state_2\/clock_0                      macrocell37         0      0  RISE       1



++++ Path 195 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Debug:BUART:tx_state_1\/q
Path End       : \UART_Debug:BUART:tx_state_1\/main_0
Capture Clock  : \UART_Debug:BUART:tx_state_1\/clock_0
Path slack     : 1076274p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (UART_Debug_IntClock:R#1 vs. UART_Debug_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3549
-------------------------------------   ---- 
End-of-path arrival time (ps)           3549
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_Debug:BUART:tx_state_1\/clock_0                      macrocell35         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_Debug:BUART:tx_state_1\/q       macrocell35   1250   1250  1067317  RISE       1
\UART_Debug:BUART:tx_state_1\/main_0  macrocell35   2299   3549  1076274  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_Debug:BUART:tx_state_1\/clock_0                      macrocell35         0      0  RISE       1



++++ Path 196 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Debug:BUART:tx_state_1\/q
Path End       : \UART_Debug:BUART:tx_state_2\/main_0
Capture Clock  : \UART_Debug:BUART:tx_state_2\/clock_0
Path slack     : 1076274p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (UART_Debug_IntClock:R#1 vs. UART_Debug_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3549
-------------------------------------   ---- 
End-of-path arrival time (ps)           3549
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_Debug:BUART:tx_state_1\/clock_0                      macrocell35         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_Debug:BUART:tx_state_1\/q       macrocell35   1250   1250  1067317  RISE       1
\UART_Debug:BUART:tx_state_2\/main_0  macrocell37   2299   3549  1076274  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_Debug:BUART:tx_state_2\/clock_0                      macrocell37         0      0  RISE       1



++++ Path 197 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_USB:BUART:tx_bitclk\/q
Path End       : \UART_USB:BUART:tx_state_1\/main_5
Capture Clock  : \UART_USB:BUART:tx_state_1\/clock_0
Path slack     : 1076329p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_USB_IntClock:R#1 vs. UART_USB_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3494
-------------------------------------   ---- 
End-of-path arrival time (ps)           3494
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_USB:BUART:tx_bitclk\/clock_0                         macrocell22         0      0  RISE       1

Data path
pin name                            model name   delay     AT    slack  edge  Fanout
----------------------------------  -----------  -----  -----  -------  ----  ------
\UART_USB:BUART:tx_bitclk\/q        macrocell22   1250   1250  1075250  RISE       1
\UART_USB:BUART:tx_state_1\/main_5  macrocell19   2244   3494  1076329  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_USB:BUART:tx_state_1\/clock_0                        macrocell19         0      0  RISE       1



++++ Path 198 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_USB:BUART:tx_bitclk\/q
Path End       : \UART_USB:BUART:tx_state_2\/main_5
Capture Clock  : \UART_USB:BUART:tx_state_2\/clock_0
Path slack     : 1076329p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_USB_IntClock:R#1 vs. UART_USB_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3494
-------------------------------------   ---- 
End-of-path arrival time (ps)           3494
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_USB:BUART:tx_bitclk\/clock_0                         macrocell22         0      0  RISE       1

Data path
pin name                            model name   delay     AT    slack  edge  Fanout
----------------------------------  -----------  -----  -----  -------  ----  ------
\UART_USB:BUART:tx_bitclk\/q        macrocell22   1250   1250  1075250  RISE       1
\UART_USB:BUART:tx_state_2\/main_5  macrocell21   2244   3494  1076329  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_USB:BUART:tx_state_2\/clock_0                        macrocell21         0      0  RISE       1



++++ Path 199 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_USB:BUART:tx_state_1\/q
Path End       : \UART_USB:BUART:tx_state_1\/main_0
Capture Clock  : \UART_USB:BUART:tx_state_1\/clock_0
Path slack     : 1076340p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_USB_IntClock:R#1 vs. UART_USB_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3483
-------------------------------------   ---- 
End-of-path arrival time (ps)           3483
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_USB:BUART:tx_state_1\/clock_0                        macrocell19         0      0  RISE       1

Data path
pin name                            model name   delay     AT    slack  edge  Fanout
----------------------------------  -----------  -----  -----  -------  ----  ------
\UART_USB:BUART:tx_state_1\/q       macrocell19   1250   1250  1065632  RISE       1
\UART_USB:BUART:tx_state_1\/main_0  macrocell19   2233   3483  1076340  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_USB:BUART:tx_state_1\/clock_0                        macrocell19         0      0  RISE       1



++++ Path 200 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_USB:BUART:tx_state_1\/q
Path End       : \UART_USB:BUART:tx_state_2\/main_0
Capture Clock  : \UART_USB:BUART:tx_state_2\/clock_0
Path slack     : 1076340p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_USB_IntClock:R#1 vs. UART_USB_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3483
-------------------------------------   ---- 
End-of-path arrival time (ps)           3483
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_USB:BUART:tx_state_1\/clock_0                        macrocell19         0      0  RISE       1

Data path
pin name                            model name   delay     AT    slack  edge  Fanout
----------------------------------  -----------  -----  -----  -------  ----  ------
\UART_USB:BUART:tx_state_1\/q       macrocell19   1250   1250  1065632  RISE       1
\UART_USB:BUART:tx_state_2\/main_0  macrocell21   2233   3483  1076340  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_USB:BUART:tx_state_2\/clock_0                        macrocell21         0      0  RISE       1



++++ Path 201 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_USB:BUART:tx_state_1\/q
Path End       : \UART_USB:BUART:tx_bitclk\/main_0
Capture Clock  : \UART_USB:BUART:tx_bitclk\/clock_0
Path slack     : 1076340p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_USB_IntClock:R#1 vs. UART_USB_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3483
-------------------------------------   ---- 
End-of-path arrival time (ps)           3483
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_USB:BUART:tx_state_1\/clock_0                        macrocell19         0      0  RISE       1

Data path
pin name                           model name   delay     AT    slack  edge  Fanout
---------------------------------  -----------  -----  -----  -------  ----  ------
\UART_USB:BUART:tx_state_1\/q      macrocell19   1250   1250  1065632  RISE       1
\UART_USB:BUART:tx_bitclk\/main_0  macrocell22   2233   3483  1076340  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_USB:BUART:tx_bitclk\/clock_0                         macrocell22         0      0  RISE       1



++++ Path 202 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Debug:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg
Path End       : \UART_Debug:BUART:tx_state_1\/main_4
Capture Clock  : \UART_Debug:BUART:tx_state_1\/clock_0
Path slack     : 1076694p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (UART_Debug_IntClock:R#1 vs. UART_Debug_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3130
-------------------------------------   ---- 
End-of-path arrival time (ps)           3130
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_Debug:BUART:sTX:sCLOCK:TxBitClkGen\/clock            datapathcell5       0      0  RISE       1

Data path
pin name                                           model name     delay     AT    slack  edge  Fanout
-------------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_Debug:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg  datapathcell5    190    190  1075804  RISE       1
\UART_Debug:BUART:tx_state_1\/main_4               macrocell35     2940   3130  1076694  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_Debug:BUART:tx_state_1\/clock_0                      macrocell35         0      0  RISE       1



++++ Path 203 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Debug:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg
Path End       : \UART_Debug:BUART:tx_state_2\/main_4
Capture Clock  : \UART_Debug:BUART:tx_state_2\/clock_0
Path slack     : 1076694p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (UART_Debug_IntClock:R#1 vs. UART_Debug_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3130
-------------------------------------   ---- 
End-of-path arrival time (ps)           3130
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_Debug:BUART:sTX:sCLOCK:TxBitClkGen\/clock            datapathcell5       0      0  RISE       1

Data path
pin name                                           model name     delay     AT    slack  edge  Fanout
-------------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_Debug:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg  datapathcell5    190    190  1075804  RISE       1
\UART_Debug:BUART:tx_state_2\/main_4               macrocell37     2940   3130  1076694  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_Debug:BUART:tx_state_2\/clock_0                      macrocell37         0      0  RISE       1



++++ Path 204 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_USB:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg
Path End       : \UART_USB:BUART:txn\/main_5
Capture Clock  : \UART_USB:BUART:txn\/clock_0
Path slack     : 1076696p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_USB_IntClock:R#1 vs. UART_USB_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3127
-------------------------------------   ---- 
End-of-path arrival time (ps)           3127
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_USB:BUART:sTX:sCLOCK:TxBitClkGen\/clock              datapathcell2       0      0  RISE       1

Data path
pin name                                         model name     delay     AT    slack  edge  Fanout
-----------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_USB:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg  datapathcell2    190    190  1075805  RISE       1
\UART_USB:BUART:txn\/main_5                      macrocell18     2937   3127  1076696  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_USB:BUART:txn\/clock_0                               macrocell18         0      0  RISE       1



++++ Path 205 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Debug:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \UART_Debug:BUART:tx_state_1\/main_2
Capture Clock  : \UART_Debug:BUART:tx_state_1\/clock_0
Path slack     : 1076705p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (UART_Debug_IntClock:R#1 vs. UART_Debug_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3119
-------------------------------------   ---- 
End-of-path arrival time (ps)           3119
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_Debug:BUART:sTX:sCLOCK:TxBitClkGen\/clock            datapathcell5       0      0  RISE       1

Data path
pin name                                           model name     delay     AT    slack  edge  Fanout
-------------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_Debug:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell5    190    190  1067748  RISE       1
\UART_Debug:BUART:tx_state_1\/main_2               macrocell35     2929   3119  1076705  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_Debug:BUART:tx_state_1\/clock_0                      macrocell35         0      0  RISE       1



++++ Path 206 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Debug:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \UART_Debug:BUART:tx_state_2\/main_2
Capture Clock  : \UART_Debug:BUART:tx_state_2\/clock_0
Path slack     : 1076705p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (UART_Debug_IntClock:R#1 vs. UART_Debug_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3119
-------------------------------------   ---- 
End-of-path arrival time (ps)           3119
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_Debug:BUART:sTX:sCLOCK:TxBitClkGen\/clock            datapathcell5       0      0  RISE       1

Data path
pin name                                           model name     delay     AT    slack  edge  Fanout
-------------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_Debug:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell5    190    190  1067748  RISE       1
\UART_Debug:BUART:tx_state_2\/main_2               macrocell37     2929   3119  1076705  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_Debug:BUART:tx_state_2\/clock_0                      macrocell37         0      0  RISE       1



++++ Path 207 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Debug:BUART:rx_status_3\/q
Path End       : \UART_Debug:BUART:sRX:RxSts\/status_3
Capture Clock  : \UART_Debug:BUART:sRX:RxSts\/clock
Path slack     : 1078691p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (UART_Debug_IntClock:R#1 vs. UART_Debug_IntClock:R#2)   1083333
- Setup time                                                              -500
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1082833

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4143
-------------------------------------   ---- 
End-of-path arrival time (ps)           4143
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_Debug:BUART:rx_status_3\/clock_0                     macrocell48         0      0  RISE       1

Data path
pin name                               model name    delay     AT    slack  edge  Fanout
-------------------------------------  ------------  -----  -----  -------  ----  ------
\UART_Debug:BUART:rx_status_3\/q       macrocell48    1250   1250  1078691  RISE       1
\UART_Debug:BUART:sRX:RxSts\/status_3  statusicell4   2893   4143  1078691  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_Debug:BUART:sRX:RxSts\/clock                         statusicell4        0      0  RISE       1



++++ Path 208 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_USB:BUART:rx_status_3\/q
Path End       : \UART_USB:BUART:sRX:RxSts\/status_3
Capture Clock  : \UART_USB:BUART:sRX:RxSts\/clock
Path slack     : 1079268p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_USB_IntClock:R#1 vs. UART_USB_IntClock:R#2)   1083333
- Setup time                                                          -500
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1082833

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3565
-------------------------------------   ---- 
End-of-path arrival time (ps)           3565
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_USB:BUART:rx_status_3\/clock_0                       macrocell32         0      0  RISE       1

Data path
pin name                             model name    delay     AT    slack  edge  Fanout
-----------------------------------  ------------  -----  -----  -------  ----  ------
\UART_USB:BUART:rx_status_3\/q       macrocell32    1250   1250  1079268  RISE       1
\UART_USB:BUART:sRX:RxSts\/status_3  statusicell2   2315   3565  1079268  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_USB:BUART:sRX:RxSts\/clock                           statusicell2        0      0  RISE       1


===================================================================== 
                    End of Detailed Report for all timing paths 
##################################################################### 

##################################################################### 
                    End of Timing Report 
##################################################################### 

