#-----------------------------------------------------------
# Vivado v2020.2 (64-bit)
# SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
# IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
# Start of session at: Sat May 11 12:30:48 2024
# Process ID: 2892
# Current directory: C:/Users/bossi/OneDrive/Documents/DESD projects/Basys_3_audio_controller
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent18304 C:\Users\bossi\OneDrive\Documents\DESD projects\Basys_3_audio_controller\Basys_3_audio_controller.xpr
# Log file: C:/Users/bossi/OneDrive/Documents/DESD projects/Basys_3_audio_controller/vivado.log
# Journal file: C:/Users/bossi/OneDrive/Documents/DESD projects/Basys_3_audio_controller\vivado.jou
#-----------------------------------------------------------
start_gui
open_project {C:/Users/bossi/OneDrive/Documents/DESD projects/Basys_3_audio_controller/Basys_3_audio_controller.xpr}
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/bossi/OneDrive/Documents/DESD projects/lab3.xpr/lab3/lab3.ipdefs/Vivado Ip core'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2020.2/data/ip'.
open_project: Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 1009.309 ; gain = 0.000
update_compile_order -fileset sources_1
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/bossi/OneDrive/Documents/DESD projects/Basys_3_audio_controller/Basys_3_audio_controller.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2020.2/data/xsim/xsim.ini' copied to run dir:'C:/Users/bossi/OneDrive/Documents/DESD projects/Basys_3_audio_controller/Basys_3_audio_controller.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'volume_simulation' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/bossi/OneDrive/Documents/DESD projects/Basys_3_audio_controller/Basys_3_audio_controller.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj volume_simulation_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/bossi/OneDrive/Documents/DESD projects/Basys_3_audio_controller/Basys_3_audio_controller.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
"xvhdl --incr --relax -prj volume_simulation_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/bossi/OneDrive/Documents/DESD projects/Basys_3_audio_controller/Basys_3_audio_controller.srcs/sources_1/new/Volume.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'volume'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/bossi/OneDrive/Documents/DESD projects/Basys_3_audio_controller/Basys_3_audio_controller.srcs/sim_1/new/volume_sim.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'volume_simulation'
INFO: [USF-XSim-69] 'compile' step finished in '4' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/bossi/OneDrive/Documents/DESD projects/Basys_3_audio_controller/Basys_3_audio_controller.sim/sim_1/behav/xsim'
"xelab -wto 241de3e6cc8b4cefb8975a8f3c77ca6e --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot volume_simulation_behav xil_defaultlib.volume_simulation xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto 241de3e6cc8b4cefb8975a8f3c77ca6e --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot volume_simulation_behav xil_defaultlib.volume_simulation xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling module xil_defaultlib.glbl
Compiling architecture behavioral of entity xil_defaultlib.volume [\volume(n_factor=6)\]
Compiling architecture behavioral of entity xil_defaultlib.volume_simulation
Built simulation snapshot volume_simulation_behav

****** Webtalk v2020.2 (64-bit)
  **** SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
  **** IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source C:/Users/bossi/OneDrive/Documents/DESD -notrace
couldn't read file "C:/Users/bossi/OneDrive/Documents/DESD": no such file or directory
INFO: [Common 17-206] Exiting Webtalk at Sat May 11 12:39:44 2024...
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/bossi/OneDrive/Documents/DESD projects/Basys_3_audio_controller/Basys_3_audio_controller.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "volume_simulation_behav -key {Behavioral:sim_1:Functional:volume_simulation} -tclbatch {volume_simulation.tcl} -protoinst "protoinst_files/design_1.protoinst" -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.2
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/design_1.protoinst
WARNING: [Wavedata 42-558] Couldn't load one or more protocol instances from protoinst file protoinst_files/design_1.protoinst for the following reason(s):
There are no instances of module "design_1" in the design.

Time resolution is 1 ps
source volume_simulation.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
xsim: Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 1009.309 ; gain = 0.000
INFO: [USF-XSim-96] XSim completed. Design snapshot 'volume_simulation_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:08 ; elapsed = 00:00:19 . Memory (MB): peak = 1009.309 ; gain = 0.000
WARNING: [IP_Flow 19-4318] IP-XACT file does not exist: c:/Users/bossi/OneDrive/Documents/DESD projects/lab3.xpr/lab3/lab3.ipdefs/Vivado Ip core/axi4-stream-spi-master/component.xml. It will be created.
WARNING: [IP_Flow 19-4318] IP-XACT file does not exist: c:/Users/bossi/OneDrive/Documents/DESD projects/lab3.xpr/lab3/lab3.ipdefs/Vivado Ip core/axi4-stream-dual-i2s/component.xml. It will be created.
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 1009.309 ; gain = 0.000
exit
INFO: [Common 17-206] Exiting Vivado at Sat May 11 12:51:28 2024...
