{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1418548273178 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 32-bit " "Running Quartus II 32-bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.0 Build 156 04/24/2013 SJ Web Edition " "Version 13.0.0 Build 156 04/24/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1418548273180 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Dec 14 18:11:12 2014 " "Processing started: Sun Dec 14 18:11:12 2014" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1418548273180 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1418548273180 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off DOOR_LOCK -c DOOR_LOCK " "Command: quartus_map --read_settings_files=on --write_settings_files=off DOOR_LOCK -c DOOR_LOCK" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1418548273181 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1418548275239 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "counter_for_short_time.v 1 1 " "Found 1 design units, including 1 entities, in source file counter_for_short_time.v" { { "Info" "ISGN_ENTITY_NAME" "1 COUNTER_FOR_SHORT_TIME " "Found entity 1: COUNTER_FOR_SHORT_TIME" {  } { { "COUNTER_FOR_SHORT_TIME.v" "" { Text "C:/altera/DOOR_LOCK/COUNTER_FOR_SHORT_TIME.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1418548275444 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1418548275444 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "counter_for_fiften_sec.v 1 1 " "Found 1 design units, including 1 entities, in source file counter_for_fiften_sec.v" { { "Info" "ISGN_ENTITY_NAME" "1 COUNTER_FOR_FIFTEN_SEC " "Found entity 1: COUNTER_FOR_FIFTEN_SEC" {  } { { "COUNTER_FOR_FIFTEN_SEC.v" "" { Text "C:/altera/DOOR_LOCK/COUNTER_FOR_FIFTEN_SEC.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1418548275454 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1418548275454 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "counter_for_time_t.v 1 1 " "Found 1 design units, including 1 entities, in source file counter_for_time_t.v" { { "Info" "ISGN_ENTITY_NAME" "1 COUNTER_FOR_TIME_T " "Found entity 1: COUNTER_FOR_TIME_T" {  } { { "COUNTER_FOR_TIME_T.v" "" { Text "C:/altera/DOOR_LOCK/COUNTER_FOR_TIME_T.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1418548275462 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1418548275462 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "led_output_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file led_output_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 LED_OUTPUT_CONTROLLER " "Found entity 1: LED_OUTPUT_CONTROLLER" {  } { { "LED_OUTPUT_CONTROLLER.v" "" { Text "C:/altera/DOOR_LOCK/LED_OUTPUT_CONTROLLER.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1418548275470 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1418548275470 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "door_lock.v 1 1 " "Found 1 design units, including 1 entities, in source file door_lock.v" { { "Info" "ISGN_ENTITY_NAME" "1 DOOR_LOCK " "Found entity 1: DOOR_LOCK" {  } { { "DOOR_LOCK.v" "" { Text "C:/altera/DOOR_LOCK/DOOR_LOCK.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1418548275478 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1418548275478 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "keypad_module.v 1 1 " "Found 1 design units, including 1 entities, in source file keypad_module.v" { { "Info" "ISGN_ENTITY_NAME" "1 KEYPAD_MODULE " "Found entity 1: KEYPAD_MODULE" {  } { { "KEYPAD_MODULE.v" "" { Text "C:/altera/DOOR_LOCK/KEYPAD_MODULE.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1418548275487 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1418548275487 ""}
{ "Warning" "WVRFX_L2_VERI_ID_IS_SV_KEYWORD" "new MAIN_FSM.v(27) " "Verilog HDL Declaration warning at MAIN_FSM.v(27): \"new\" is SystemVerilog-2005 keyword" {  } { { "MAIN_FSM.v" "" { Text "C:/altera/DOOR_LOCK/MAIN_FSM.v" 27 0 0 } }  } 0 10463 "Verilog HDL Declaration warning at %2!s!: \"%1!s!\" is SystemVerilog-2005 keyword" 0 0 "Quartus II" 0 -1 1418548275494 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "MAIN_FSM.v(373) " "Verilog HDL information at MAIN_FSM.v(373): always construct contains both blocking and non-blocking assignments" {  } { { "MAIN_FSM.v" "" { Text "C:/altera/DOOR_LOCK/MAIN_FSM.v" 373 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1418548275497 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "MAIN_FSM.v(513) " "Verilog HDL information at MAIN_FSM.v(513): always construct contains both blocking and non-blocking assignments" {  } { { "MAIN_FSM.v" "" { Text "C:/altera/DOOR_LOCK/MAIN_FSM.v" 513 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1418548275498 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "main_fsm.v 1 1 " "Found 1 design units, including 1 entities, in source file main_fsm.v" { { "Info" "ISGN_ENTITY_NAME" "1 MAIN_FSM " "Found entity 1: MAIN_FSM" {  } { { "MAIN_FSM.v" "" { Text "C:/altera/DOOR_LOCK/MAIN_FSM.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1418548275500 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1418548275500 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "counter_for_time_to_close.v 1 1 " "Found 1 design units, including 1 entities, in source file counter_for_time_to_close.v" { { "Info" "ISGN_ENTITY_NAME" "1 COUNTER_FOR_TIME_TO_CLOSE " "Found entity 1: COUNTER_FOR_TIME_TO_CLOSE" {  } { { "COUNTER_FOR_TIME_TO_CLOSE.v" "" { Text "C:/altera/DOOR_LOCK/COUNTER_FOR_TIME_TO_CLOSE.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1418548275508 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1418548275508 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "counter_for_time_for_fail.v 1 1 " "Found 1 design units, including 1 entities, in source file counter_for_time_for_fail.v" { { "Info" "ISGN_ENTITY_NAME" "1 COUNTER_FOR_TIME_FOR_FAIL " "Found entity 1: COUNTER_FOR_TIME_FOR_FAIL" {  } { { "COUNTER_FOR_TIME_FOR_FAIL.v" "" { Text "C:/altera/DOOR_LOCK/COUNTER_FOR_TIME_FOR_FAIL.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1418548275515 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1418548275515 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "counter_for_time_one_minute.v 1 1 " "Found 1 design units, including 1 entities, in source file counter_for_time_one_minute.v" { { "Info" "ISGN_ENTITY_NAME" "1 COUNTER_FOR_TIME_ONE_MINUTE " "Found entity 1: COUNTER_FOR_TIME_ONE_MINUTE" {  } { { "COUNTER_FOR_TIME_ONE_MINUTE.v" "" { Text "C:/altera/DOOR_LOCK/COUNTER_FOR_TIME_ONE_MINUTE.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1418548275522 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1418548275522 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "seven_segment_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file seven_segment_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 SEVEN_SEGMENT_CONTROLLER " "Found entity 1: SEVEN_SEGMENT_CONTROLLER" {  } { { "SEVEN_SEGMENT_CONTROLLER.v" "" { Text "C:/altera/DOOR_LOCK/SEVEN_SEGMENT_CONTROLLER.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1418548275532 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1418548275532 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sound_generator_with_buzzer.v 1 1 " "Found 1 design units, including 1 entities, in source file sound_generator_with_buzzer.v" { { "Info" "ISGN_ENTITY_NAME" "1 SOUND_GENERATOR_WITH_BUZZER " "Found entity 1: SOUND_GENERATOR_WITH_BUZZER" {  } { { "SOUND_GENERATOR_WITH_BUZZER.v" "" { Text "C:/altera/DOOR_LOCK/SOUND_GENERATOR_WITH_BUZZER.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1418548275542 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1418548275542 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "DOOR_LOCK " "Elaborating entity \"DOOR_LOCK\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1418548275713 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MAIN_FSM MAIN_FSM:main_machin " "Elaborating entity \"MAIN_FSM\" for hierarchy \"MAIN_FSM:main_machin\"" {  } { { "DOOR_LOCK.v" "main_machin" { Text "C:/altera/DOOR_LOCK/DOOR_LOCK.v" 21 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1418548275723 ""}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "time_for_lock MAIN_FSM.v(61) " "Verilog HDL warning at MAIN_FSM.v(61): object time_for_lock used but never assigned" {  } { { "MAIN_FSM.v" "" { Text "C:/altera/DOOR_LOCK/MAIN_FSM.v" 61 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Quartus II" 0 -1 1418548275796 "|DOOR_LOCK|MAIN_FSM:main_machin"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "reset_time_for_lock MAIN_FSM.v(61) " "Verilog HDL or VHDL warning at MAIN_FSM.v(61): object \"reset_time_for_lock\" assigned a value but never read" {  } { { "MAIN_FSM.v" "" { Text "C:/altera/DOOR_LOCK/MAIN_FSM.v" 61 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1418548275796 "|DOOR_LOCK|MAIN_FSM:main_machin"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 MAIN_FSM.v(221) " "Verilog HDL assignment warning at MAIN_FSM.v(221): truncated value with size 32 to match size of target (3)" {  } { { "MAIN_FSM.v" "" { Text "C:/altera/DOOR_LOCK/MAIN_FSM.v" 221 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1418548275796 "|DOOR_LOCK|MAIN_FSM:main_machin"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 MAIN_FSM.v(307) " "Verilog HDL assignment warning at MAIN_FSM.v(307): truncated value with size 32 to match size of target (3)" {  } { { "MAIN_FSM.v" "" { Text "C:/altera/DOOR_LOCK/MAIN_FSM.v" 307 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1418548275796 "|DOOR_LOCK|MAIN_FSM:main_machin"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 MAIN_FSM.v(871) " "Verilog HDL assignment warning at MAIN_FSM.v(871): truncated value with size 32 to match size of target (3)" {  } { { "MAIN_FSM.v" "" { Text "C:/altera/DOOR_LOCK/MAIN_FSM.v" 871 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1418548275796 "|DOOR_LOCK|MAIN_FSM:main_machin"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 MAIN_FSM.v(876) " "Verilog HDL assignment warning at MAIN_FSM.v(876): truncated value with size 32 to match size of target (3)" {  } { { "MAIN_FSM.v" "" { Text "C:/altera/DOOR_LOCK/MAIN_FSM.v" 876 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1418548275797 "|DOOR_LOCK|MAIN_FSM:main_machin"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 MAIN_FSM.v(882) " "Verilog HDL assignment warning at MAIN_FSM.v(882): truncated value with size 32 to match size of target (3)" {  } { { "MAIN_FSM.v" "" { Text "C:/altera/DOOR_LOCK/MAIN_FSM.v" 882 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1418548275797 "|DOOR_LOCK|MAIN_FSM:main_machin"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 MAIN_FSM.v(888) " "Verilog HDL assignment warning at MAIN_FSM.v(888): truncated value with size 32 to match size of target (3)" {  } { { "MAIN_FSM.v" "" { Text "C:/altera/DOOR_LOCK/MAIN_FSM.v" 888 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1418548275797 "|DOOR_LOCK|MAIN_FSM:main_machin"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 MAIN_FSM.v(894) " "Verilog HDL assignment warning at MAIN_FSM.v(894): truncated value with size 32 to match size of target (3)" {  } { { "MAIN_FSM.v" "" { Text "C:/altera/DOOR_LOCK/MAIN_FSM.v" 894 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1418548275797 "|DOOR_LOCK|MAIN_FSM:main_machin"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 MAIN_FSM.v(900) " "Verilog HDL assignment warning at MAIN_FSM.v(900): truncated value with size 32 to match size of target (3)" {  } { { "MAIN_FSM.v" "" { Text "C:/altera/DOOR_LOCK/MAIN_FSM.v" 900 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1418548275797 "|DOOR_LOCK|MAIN_FSM:main_machin"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 MAIN_FSM.v(906) " "Verilog HDL assignment warning at MAIN_FSM.v(906): truncated value with size 32 to match size of target (3)" {  } { { "MAIN_FSM.v" "" { Text "C:/altera/DOOR_LOCK/MAIN_FSM.v" 906 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1418548275797 "|DOOR_LOCK|MAIN_FSM:main_machin"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 MAIN_FSM.v(912) " "Verilog HDL assignment warning at MAIN_FSM.v(912): truncated value with size 32 to match size of target (3)" {  } { { "MAIN_FSM.v" "" { Text "C:/altera/DOOR_LOCK/MAIN_FSM.v" 912 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1418548275798 "|DOOR_LOCK|MAIN_FSM:main_machin"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 MAIN_FSM.v(916) " "Verilog HDL assignment warning at MAIN_FSM.v(916): truncated value with size 32 to match size of target (3)" {  } { { "MAIN_FSM.v" "" { Text "C:/altera/DOOR_LOCK/MAIN_FSM.v" 916 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1418548275798 "|DOOR_LOCK|MAIN_FSM:main_machin"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 MAIN_FSM.v(920) " "Verilog HDL assignment warning at MAIN_FSM.v(920): truncated value with size 32 to match size of target (3)" {  } { { "MAIN_FSM.v" "" { Text "C:/altera/DOOR_LOCK/MAIN_FSM.v" 920 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1418548275798 "|DOOR_LOCK|MAIN_FSM:main_machin"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 MAIN_FSM.v(924) " "Verilog HDL assignment warning at MAIN_FSM.v(924): truncated value with size 32 to match size of target (3)" {  } { { "MAIN_FSM.v" "" { Text "C:/altera/DOOR_LOCK/MAIN_FSM.v" 924 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1418548275798 "|DOOR_LOCK|MAIN_FSM:main_machin"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 MAIN_FSM.v(926) " "Verilog HDL assignment warning at MAIN_FSM.v(926): truncated value with size 32 to match size of target (3)" {  } { { "MAIN_FSM.v" "" { Text "C:/altera/DOOR_LOCK/MAIN_FSM.v" 926 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1418548275798 "|DOOR_LOCK|MAIN_FSM:main_machin"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 MAIN_FSM.v(929) " "Verilog HDL assignment warning at MAIN_FSM.v(929): truncated value with size 32 to match size of target (3)" {  } { { "MAIN_FSM.v" "" { Text "C:/altera/DOOR_LOCK/MAIN_FSM.v" 929 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1418548275799 "|DOOR_LOCK|MAIN_FSM:main_machin"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 MAIN_FSM.v(933) " "Verilog HDL assignment warning at MAIN_FSM.v(933): truncated value with size 32 to match size of target (3)" {  } { { "MAIN_FSM.v" "" { Text "C:/altera/DOOR_LOCK/MAIN_FSM.v" 933 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1418548275799 "|DOOR_LOCK|MAIN_FSM:main_machin"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 MAIN_FSM.v(938) " "Verilog HDL assignment warning at MAIN_FSM.v(938): truncated value with size 32 to match size of target (3)" {  } { { "MAIN_FSM.v" "" { Text "C:/altera/DOOR_LOCK/MAIN_FSM.v" 938 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1418548275799 "|DOOR_LOCK|MAIN_FSM:main_machin"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 MAIN_FSM.v(944) " "Verilog HDL assignment warning at MAIN_FSM.v(944): truncated value with size 32 to match size of target (3)" {  } { { "MAIN_FSM.v" "" { Text "C:/altera/DOOR_LOCK/MAIN_FSM.v" 944 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1418548275799 "|DOOR_LOCK|MAIN_FSM:main_machin"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 MAIN_FSM.v(950) " "Verilog HDL assignment warning at MAIN_FSM.v(950): truncated value with size 32 to match size of target (3)" {  } { { "MAIN_FSM.v" "" { Text "C:/altera/DOOR_LOCK/MAIN_FSM.v" 950 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1418548275799 "|DOOR_LOCK|MAIN_FSM:main_machin"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 MAIN_FSM.v(956) " "Verilog HDL assignment warning at MAIN_FSM.v(956): truncated value with size 32 to match size of target (3)" {  } { { "MAIN_FSM.v" "" { Text "C:/altera/DOOR_LOCK/MAIN_FSM.v" 956 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1418548275799 "|DOOR_LOCK|MAIN_FSM:main_machin"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 MAIN_FSM.v(962) " "Verilog HDL assignment warning at MAIN_FSM.v(962): truncated value with size 32 to match size of target (3)" {  } { { "MAIN_FSM.v" "" { Text "C:/altera/DOOR_LOCK/MAIN_FSM.v" 962 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1418548275800 "|DOOR_LOCK|MAIN_FSM:main_machin"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 MAIN_FSM.v(968) " "Verilog HDL assignment warning at MAIN_FSM.v(968): truncated value with size 32 to match size of target (3)" {  } { { "MAIN_FSM.v" "" { Text "C:/altera/DOOR_LOCK/MAIN_FSM.v" 968 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1418548275800 "|DOOR_LOCK|MAIN_FSM:main_machin"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 MAIN_FSM.v(974) " "Verilog HDL assignment warning at MAIN_FSM.v(974): truncated value with size 32 to match size of target (3)" {  } { { "MAIN_FSM.v" "" { Text "C:/altera/DOOR_LOCK/MAIN_FSM.v" 974 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1418548275800 "|DOOR_LOCK|MAIN_FSM:main_machin"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 MAIN_FSM.v(978) " "Verilog HDL assignment warning at MAIN_FSM.v(978): truncated value with size 32 to match size of target (3)" {  } { { "MAIN_FSM.v" "" { Text "C:/altera/DOOR_LOCK/MAIN_FSM.v" 978 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1418548275800 "|DOOR_LOCK|MAIN_FSM:main_machin"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 MAIN_FSM.v(982) " "Verilog HDL assignment warning at MAIN_FSM.v(982): truncated value with size 32 to match size of target (3)" {  } { { "MAIN_FSM.v" "" { Text "C:/altera/DOOR_LOCK/MAIN_FSM.v" 982 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1418548275800 "|DOOR_LOCK|MAIN_FSM:main_machin"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 MAIN_FSM.v(984) " "Verilog HDL assignment warning at MAIN_FSM.v(984): truncated value with size 32 to match size of target (3)" {  } { { "MAIN_FSM.v" "" { Text "C:/altera/DOOR_LOCK/MAIN_FSM.v" 984 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1418548275800 "|DOOR_LOCK|MAIN_FSM:main_machin"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "time_for_lock 0 MAIN_FSM.v(61) " "Net \"time_for_lock\" at MAIN_FSM.v(61) has no driver or initial value, using a default initial value '0'" {  } { { "MAIN_FSM.v" "" { Text "C:/altera/DOOR_LOCK/MAIN_FSM.v" 61 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1418548275801 "|DOOR_LOCK|MAIN_FSM:main_machin"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "COUNTER_FOR_TIME_TO_CLOSE MAIN_FSM:main_machin\|COUNTER_FOR_TIME_TO_CLOSE:cfttc " "Elaborating entity \"COUNTER_FOR_TIME_TO_CLOSE\" for hierarchy \"MAIN_FSM:main_machin\|COUNTER_FOR_TIME_TO_CLOSE:cfttc\"" {  } { { "MAIN_FSM.v" "cfttc" { Text "C:/altera/DOOR_LOCK/MAIN_FSM.v" 83 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1418548275805 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "COUNTER_FOR_TIME_FOR_FAIL MAIN_FSM:main_machin\|COUNTER_FOR_TIME_FOR_FAIL:cftff " "Elaborating entity \"COUNTER_FOR_TIME_FOR_FAIL\" for hierarchy \"MAIN_FSM:main_machin\|COUNTER_FOR_TIME_FOR_FAIL:cftff\"" {  } { { "MAIN_FSM.v" "cftff" { Text "C:/altera/DOOR_LOCK/MAIN_FSM.v" 84 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1418548275813 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "COUNTER_FOR_TIME_ONE_MINUTE MAIN_FSM:main_machin\|COUNTER_FOR_TIME_ONE_MINUTE:cftom " "Elaborating entity \"COUNTER_FOR_TIME_ONE_MINUTE\" for hierarchy \"MAIN_FSM:main_machin\|COUNTER_FOR_TIME_ONE_MINUTE:cftom\"" {  } { { "MAIN_FSM.v" "cftom" { Text "C:/altera/DOOR_LOCK/MAIN_FSM.v" 85 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1418548275822 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "KEYPAD_MODULE KEYPAD_MODULE:module_key " "Elaborating entity \"KEYPAD_MODULE\" for hierarchy \"KEYPAD_MODULE:module_key\"" {  } { { "DOOR_LOCK.v" "module_key" { Text "C:/altera/DOOR_LOCK/DOOR_LOCK.v" 23 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1418548275830 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 KEYPAD_MODULE.v(77) " "Verilog HDL assignment warning at KEYPAD_MODULE.v(77): truncated value with size 32 to match size of target (4)" {  } { { "KEYPAD_MODULE.v" "" { Text "C:/altera/DOOR_LOCK/KEYPAD_MODULE.v" 77 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1418548275835 "|DOOR_LOCK|KEYPAD_MODULE:module_key"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 KEYPAD_MODULE.v(80) " "Verilog HDL assignment warning at KEYPAD_MODULE.v(80): truncated value with size 32 to match size of target (16)" {  } { { "KEYPAD_MODULE.v" "" { Text "C:/altera/DOOR_LOCK/KEYPAD_MODULE.v" 80 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1418548275836 "|DOOR_LOCK|KEYPAD_MODULE:module_key"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 KEYPAD_MODULE.v(93) " "Verilog HDL assignment warning at KEYPAD_MODULE.v(93): truncated value with size 32 to match size of target (4)" {  } { { "KEYPAD_MODULE.v" "" { Text "C:/altera/DOOR_LOCK/KEYPAD_MODULE.v" 93 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1418548275836 "|DOOR_LOCK|KEYPAD_MODULE:module_key"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 KEYPAD_MODULE.v(94) " "Verilog HDL assignment warning at KEYPAD_MODULE.v(94): truncated value with size 32 to match size of target (4)" {  } { { "KEYPAD_MODULE.v" "" { Text "C:/altera/DOOR_LOCK/KEYPAD_MODULE.v" 94 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1418548275836 "|DOOR_LOCK|KEYPAD_MODULE:module_key"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 KEYPAD_MODULE.v(95) " "Verilog HDL assignment warning at KEYPAD_MODULE.v(95): truncated value with size 32 to match size of target (4)" {  } { { "KEYPAD_MODULE.v" "" { Text "C:/altera/DOOR_LOCK/KEYPAD_MODULE.v" 95 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1418548275836 "|DOOR_LOCK|KEYPAD_MODULE:module_key"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 KEYPAD_MODULE.v(102) " "Verilog HDL assignment warning at KEYPAD_MODULE.v(102): truncated value with size 32 to match size of target (4)" {  } { { "KEYPAD_MODULE.v" "" { Text "C:/altera/DOOR_LOCK/KEYPAD_MODULE.v" 102 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1418548275836 "|DOOR_LOCK|KEYPAD_MODULE:module_key"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 KEYPAD_MODULE.v(110) " "Verilog HDL assignment warning at KEYPAD_MODULE.v(110): truncated value with size 32 to match size of target (4)" {  } { { "KEYPAD_MODULE.v" "" { Text "C:/altera/DOOR_LOCK/KEYPAD_MODULE.v" 110 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1418548275836 "|DOOR_LOCK|KEYPAD_MODULE:module_key"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 KEYPAD_MODULE.v(118) " "Verilog HDL assignment warning at KEYPAD_MODULE.v(118): truncated value with size 32 to match size of target (4)" {  } { { "KEYPAD_MODULE.v" "" { Text "C:/altera/DOOR_LOCK/KEYPAD_MODULE.v" 118 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1418548275837 "|DOOR_LOCK|KEYPAD_MODULE:module_key"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LED_OUTPUT_CONTROLLER LED_OUTPUT_CONTROLLER:led_control " "Elaborating entity \"LED_OUTPUT_CONTROLLER\" for hierarchy \"LED_OUTPUT_CONTROLLER:led_control\"" {  } { { "DOOR_LOCK.v" "led_control" { Text "C:/altera/DOOR_LOCK/DOOR_LOCK.v" 25 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1418548275841 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "internal_state LED_OUTPUT_CONTROLLER.v(25) " "Verilog HDL Always Construct warning at LED_OUTPUT_CONTROLLER.v(25): inferring latch(es) for variable \"internal_state\", which holds its previous value in one or more paths through the always construct" {  } { { "LED_OUTPUT_CONTROLLER.v" "" { Text "C:/altera/DOOR_LOCK/LED_OUTPUT_CONTROLLER.v" 25 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1418548275861 "|DOOR_LOCK|LED_OUTPUT_CONTROLLER:led_control"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "led_end LED_OUTPUT_CONTROLLER.v(25) " "Verilog HDL Always Construct warning at LED_OUTPUT_CONTROLLER.v(25): inferring latch(es) for variable \"led_end\", which holds its previous value in one or more paths through the always construct" {  } { { "LED_OUTPUT_CONTROLLER.v" "" { Text "C:/altera/DOOR_LOCK/LED_OUTPUT_CONTROLLER.v" 25 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1418548275862 "|DOOR_LOCK|LED_OUTPUT_CONTROLLER:led_control"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "led LED_OUTPUT_CONTROLLER.v(25) " "Verilog HDL Always Construct warning at LED_OUTPUT_CONTROLLER.v(25): inferring latch(es) for variable \"led\", which holds its previous value in one or more paths through the always construct" {  } { { "LED_OUTPUT_CONTROLLER.v" "" { Text "C:/altera/DOOR_LOCK/LED_OUTPUT_CONTROLLER.v" 25 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1418548275863 "|DOOR_LOCK|LED_OUTPUT_CONTROLLER:led_control"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "reset_time_t1 LED_OUTPUT_CONTROLLER.v(25) " "Verilog HDL Always Construct warning at LED_OUTPUT_CONTROLLER.v(25): inferring latch(es) for variable \"reset_time_t1\", which holds its previous value in one or more paths through the always construct" {  } { { "LED_OUTPUT_CONTROLLER.v" "" { Text "C:/altera/DOOR_LOCK/LED_OUTPUT_CONTROLLER.v" 25 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1418548275863 "|DOOR_LOCK|LED_OUTPUT_CONTROLLER:led_control"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "reset_time_t2 LED_OUTPUT_CONTROLLER.v(25) " "Verilog HDL Always Construct warning at LED_OUTPUT_CONTROLLER.v(25): inferring latch(es) for variable \"reset_time_t2\", which holds its previous value in one or more paths through the always construct" {  } { { "LED_OUTPUT_CONTROLLER.v" "" { Text "C:/altera/DOOR_LOCK/LED_OUTPUT_CONTROLLER.v" 25 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1418548275864 "|DOOR_LOCK|LED_OUTPUT_CONTROLLER:led_control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reset_time_t2 LED_OUTPUT_CONTROLLER.v(25) " "Inferred latch for \"reset_time_t2\" at LED_OUTPUT_CONTROLLER.v(25)" {  } { { "LED_OUTPUT_CONTROLLER.v" "" { Text "C:/altera/DOOR_LOCK/LED_OUTPUT_CONTROLLER.v" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1418548275877 "|DOOR_LOCK|LED_OUTPUT_CONTROLLER:led_control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reset_time_t1 LED_OUTPUT_CONTROLLER.v(25) " "Inferred latch for \"reset_time_t1\" at LED_OUTPUT_CONTROLLER.v(25)" {  } { { "LED_OUTPUT_CONTROLLER.v" "" { Text "C:/altera/DOOR_LOCK/LED_OUTPUT_CONTROLLER.v" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1418548275878 "|DOOR_LOCK|LED_OUTPUT_CONTROLLER:led_control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "led\[7\] LED_OUTPUT_CONTROLLER.v(25) " "Inferred latch for \"led\[7\]\" at LED_OUTPUT_CONTROLLER.v(25)" {  } { { "LED_OUTPUT_CONTROLLER.v" "" { Text "C:/altera/DOOR_LOCK/LED_OUTPUT_CONTROLLER.v" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1418548275879 "|DOOR_LOCK|LED_OUTPUT_CONTROLLER:led_control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "led\[6\] LED_OUTPUT_CONTROLLER.v(25) " "Inferred latch for \"led\[6\]\" at LED_OUTPUT_CONTROLLER.v(25)" {  } { { "LED_OUTPUT_CONTROLLER.v" "" { Text "C:/altera/DOOR_LOCK/LED_OUTPUT_CONTROLLER.v" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1418548275879 "|DOOR_LOCK|LED_OUTPUT_CONTROLLER:led_control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "led\[5\] LED_OUTPUT_CONTROLLER.v(25) " "Inferred latch for \"led\[5\]\" at LED_OUTPUT_CONTROLLER.v(25)" {  } { { "LED_OUTPUT_CONTROLLER.v" "" { Text "C:/altera/DOOR_LOCK/LED_OUTPUT_CONTROLLER.v" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1418548275880 "|DOOR_LOCK|LED_OUTPUT_CONTROLLER:led_control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "led\[4\] LED_OUTPUT_CONTROLLER.v(25) " "Inferred latch for \"led\[4\]\" at LED_OUTPUT_CONTROLLER.v(25)" {  } { { "LED_OUTPUT_CONTROLLER.v" "" { Text "C:/altera/DOOR_LOCK/LED_OUTPUT_CONTROLLER.v" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1418548275881 "|DOOR_LOCK|LED_OUTPUT_CONTROLLER:led_control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "led\[3\] LED_OUTPUT_CONTROLLER.v(25) " "Inferred latch for \"led\[3\]\" at LED_OUTPUT_CONTROLLER.v(25)" {  } { { "LED_OUTPUT_CONTROLLER.v" "" { Text "C:/altera/DOOR_LOCK/LED_OUTPUT_CONTROLLER.v" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1418548275882 "|DOOR_LOCK|LED_OUTPUT_CONTROLLER:led_control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "led\[2\] LED_OUTPUT_CONTROLLER.v(25) " "Inferred latch for \"led\[2\]\" at LED_OUTPUT_CONTROLLER.v(25)" {  } { { "LED_OUTPUT_CONTROLLER.v" "" { Text "C:/altera/DOOR_LOCK/LED_OUTPUT_CONTROLLER.v" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1418548275883 "|DOOR_LOCK|LED_OUTPUT_CONTROLLER:led_control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "led\[1\] LED_OUTPUT_CONTROLLER.v(25) " "Inferred latch for \"led\[1\]\" at LED_OUTPUT_CONTROLLER.v(25)" {  } { { "LED_OUTPUT_CONTROLLER.v" "" { Text "C:/altera/DOOR_LOCK/LED_OUTPUT_CONTROLLER.v" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1418548275883 "|DOOR_LOCK|LED_OUTPUT_CONTROLLER:led_control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "led\[0\] LED_OUTPUT_CONTROLLER.v(25) " "Inferred latch for \"led\[0\]\" at LED_OUTPUT_CONTROLLER.v(25)" {  } { { "LED_OUTPUT_CONTROLLER.v" "" { Text "C:/altera/DOOR_LOCK/LED_OUTPUT_CONTROLLER.v" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1418548275884 "|DOOR_LOCK|LED_OUTPUT_CONTROLLER:led_control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "led_end LED_OUTPUT_CONTROLLER.v(25) " "Inferred latch for \"led_end\" at LED_OUTPUT_CONTROLLER.v(25)" {  } { { "LED_OUTPUT_CONTROLLER.v" "" { Text "C:/altera/DOOR_LOCK/LED_OUTPUT_CONTROLLER.v" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1418548275885 "|DOOR_LOCK|LED_OUTPUT_CONTROLLER:led_control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "internal_state.10010 LED_OUTPUT_CONTROLLER.v(25) " "Inferred latch for \"internal_state.10010\" at LED_OUTPUT_CONTROLLER.v(25)" {  } { { "LED_OUTPUT_CONTROLLER.v" "" { Text "C:/altera/DOOR_LOCK/LED_OUTPUT_CONTROLLER.v" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1418548275886 "|DOOR_LOCK|LED_OUTPUT_CONTROLLER:led_control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "internal_state.10001 LED_OUTPUT_CONTROLLER.v(25) " "Inferred latch for \"internal_state.10001\" at LED_OUTPUT_CONTROLLER.v(25)" {  } { { "LED_OUTPUT_CONTROLLER.v" "" { Text "C:/altera/DOOR_LOCK/LED_OUTPUT_CONTROLLER.v" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1418548275887 "|DOOR_LOCK|LED_OUTPUT_CONTROLLER:led_control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "internal_state.10000 LED_OUTPUT_CONTROLLER.v(25) " "Inferred latch for \"internal_state.10000\" at LED_OUTPUT_CONTROLLER.v(25)" {  } { { "LED_OUTPUT_CONTROLLER.v" "" { Text "C:/altera/DOOR_LOCK/LED_OUTPUT_CONTROLLER.v" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1418548275888 "|DOOR_LOCK|LED_OUTPUT_CONTROLLER:led_control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "internal_state.01111 LED_OUTPUT_CONTROLLER.v(25) " "Inferred latch for \"internal_state.01111\" at LED_OUTPUT_CONTROLLER.v(25)" {  } { { "LED_OUTPUT_CONTROLLER.v" "" { Text "C:/altera/DOOR_LOCK/LED_OUTPUT_CONTROLLER.v" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1418548275889 "|DOOR_LOCK|LED_OUTPUT_CONTROLLER:led_control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "internal_state.01110 LED_OUTPUT_CONTROLLER.v(25) " "Inferred latch for \"internal_state.01110\" at LED_OUTPUT_CONTROLLER.v(25)" {  } { { "LED_OUTPUT_CONTROLLER.v" "" { Text "C:/altera/DOOR_LOCK/LED_OUTPUT_CONTROLLER.v" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1418548275890 "|DOOR_LOCK|LED_OUTPUT_CONTROLLER:led_control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "internal_state.01101 LED_OUTPUT_CONTROLLER.v(25) " "Inferred latch for \"internal_state.01101\" at LED_OUTPUT_CONTROLLER.v(25)" {  } { { "LED_OUTPUT_CONTROLLER.v" "" { Text "C:/altera/DOOR_LOCK/LED_OUTPUT_CONTROLLER.v" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1418548275890 "|DOOR_LOCK|LED_OUTPUT_CONTROLLER:led_control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "internal_state.01100 LED_OUTPUT_CONTROLLER.v(25) " "Inferred latch for \"internal_state.01100\" at LED_OUTPUT_CONTROLLER.v(25)" {  } { { "LED_OUTPUT_CONTROLLER.v" "" { Text "C:/altera/DOOR_LOCK/LED_OUTPUT_CONTROLLER.v" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1418548275891 "|DOOR_LOCK|LED_OUTPUT_CONTROLLER:led_control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "internal_state.01011 LED_OUTPUT_CONTROLLER.v(25) " "Inferred latch for \"internal_state.01011\" at LED_OUTPUT_CONTROLLER.v(25)" {  } { { "LED_OUTPUT_CONTROLLER.v" "" { Text "C:/altera/DOOR_LOCK/LED_OUTPUT_CONTROLLER.v" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1418548275892 "|DOOR_LOCK|LED_OUTPUT_CONTROLLER:led_control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "internal_state.01010 LED_OUTPUT_CONTROLLER.v(25) " "Inferred latch for \"internal_state.01010\" at LED_OUTPUT_CONTROLLER.v(25)" {  } { { "LED_OUTPUT_CONTROLLER.v" "" { Text "C:/altera/DOOR_LOCK/LED_OUTPUT_CONTROLLER.v" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1418548275893 "|DOOR_LOCK|LED_OUTPUT_CONTROLLER:led_control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "internal_state.01001 LED_OUTPUT_CONTROLLER.v(25) " "Inferred latch for \"internal_state.01001\" at LED_OUTPUT_CONTROLLER.v(25)" {  } { { "LED_OUTPUT_CONTROLLER.v" "" { Text "C:/altera/DOOR_LOCK/LED_OUTPUT_CONTROLLER.v" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1418548275894 "|DOOR_LOCK|LED_OUTPUT_CONTROLLER:led_control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "internal_state.01000 LED_OUTPUT_CONTROLLER.v(25) " "Inferred latch for \"internal_state.01000\" at LED_OUTPUT_CONTROLLER.v(25)" {  } { { "LED_OUTPUT_CONTROLLER.v" "" { Text "C:/altera/DOOR_LOCK/LED_OUTPUT_CONTROLLER.v" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1418548275895 "|DOOR_LOCK|LED_OUTPUT_CONTROLLER:led_control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "internal_state.00111 LED_OUTPUT_CONTROLLER.v(25) " "Inferred latch for \"internal_state.00111\" at LED_OUTPUT_CONTROLLER.v(25)" {  } { { "LED_OUTPUT_CONTROLLER.v" "" { Text "C:/altera/DOOR_LOCK/LED_OUTPUT_CONTROLLER.v" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1418548275896 "|DOOR_LOCK|LED_OUTPUT_CONTROLLER:led_control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "internal_state.00110 LED_OUTPUT_CONTROLLER.v(25) " "Inferred latch for \"internal_state.00110\" at LED_OUTPUT_CONTROLLER.v(25)" {  } { { "LED_OUTPUT_CONTROLLER.v" "" { Text "C:/altera/DOOR_LOCK/LED_OUTPUT_CONTROLLER.v" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1418548275897 "|DOOR_LOCK|LED_OUTPUT_CONTROLLER:led_control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "internal_state.00101 LED_OUTPUT_CONTROLLER.v(25) " "Inferred latch for \"internal_state.00101\" at LED_OUTPUT_CONTROLLER.v(25)" {  } { { "LED_OUTPUT_CONTROLLER.v" "" { Text "C:/altera/DOOR_LOCK/LED_OUTPUT_CONTROLLER.v" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1418548275898 "|DOOR_LOCK|LED_OUTPUT_CONTROLLER:led_control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "internal_state.00100 LED_OUTPUT_CONTROLLER.v(25) " "Inferred latch for \"internal_state.00100\" at LED_OUTPUT_CONTROLLER.v(25)" {  } { { "LED_OUTPUT_CONTROLLER.v" "" { Text "C:/altera/DOOR_LOCK/LED_OUTPUT_CONTROLLER.v" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1418548275899 "|DOOR_LOCK|LED_OUTPUT_CONTROLLER:led_control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "internal_state.00011 LED_OUTPUT_CONTROLLER.v(25) " "Inferred latch for \"internal_state.00011\" at LED_OUTPUT_CONTROLLER.v(25)" {  } { { "LED_OUTPUT_CONTROLLER.v" "" { Text "C:/altera/DOOR_LOCK/LED_OUTPUT_CONTROLLER.v" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1418548275900 "|DOOR_LOCK|LED_OUTPUT_CONTROLLER:led_control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "internal_state.00010 LED_OUTPUT_CONTROLLER.v(25) " "Inferred latch for \"internal_state.00010\" at LED_OUTPUT_CONTROLLER.v(25)" {  } { { "LED_OUTPUT_CONTROLLER.v" "" { Text "C:/altera/DOOR_LOCK/LED_OUTPUT_CONTROLLER.v" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1418548275901 "|DOOR_LOCK|LED_OUTPUT_CONTROLLER:led_control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "internal_state.00001 LED_OUTPUT_CONTROLLER.v(25) " "Inferred latch for \"internal_state.00001\" at LED_OUTPUT_CONTROLLER.v(25)" {  } { { "LED_OUTPUT_CONTROLLER.v" "" { Text "C:/altera/DOOR_LOCK/LED_OUTPUT_CONTROLLER.v" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1418548275902 "|DOOR_LOCK|LED_OUTPUT_CONTROLLER:led_control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "internal_state.00000 LED_OUTPUT_CONTROLLER.v(25) " "Inferred latch for \"internal_state.00000\" at LED_OUTPUT_CONTROLLER.v(25)" {  } { { "LED_OUTPUT_CONTROLLER.v" "" { Text "C:/altera/DOOR_LOCK/LED_OUTPUT_CONTROLLER.v" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1418548275903 "|DOOR_LOCK|LED_OUTPUT_CONTROLLER:led_control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "previous_led_on LED_OUTPUT_CONTROLLER.v(27) " "Inferred latch for \"previous_led_on\" at LED_OUTPUT_CONTROLLER.v(27)" {  } { { "LED_OUTPUT_CONTROLLER.v" "" { Text "C:/altera/DOOR_LOCK/LED_OUTPUT_CONTROLLER.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1418548275903 "|DOOR_LOCK|LED_OUTPUT_CONTROLLER:led_control"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "COUNTER_FOR_TIME_T LED_OUTPUT_CONTROLLER:led_control\|COUNTER_FOR_TIME_T:cftt1 " "Elaborating entity \"COUNTER_FOR_TIME_T\" for hierarchy \"LED_OUTPUT_CONTROLLER:led_control\|COUNTER_FOR_TIME_T:cftt1\"" {  } { { "LED_OUTPUT_CONTROLLER.v" "cftt1" { Text "C:/altera/DOOR_LOCK/LED_OUTPUT_CONTROLLER.v" 16 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1418548275958 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SEVEN_SEGMENT_CONTROLLER SEVEN_SEGMENT_CONTROLLER:sevenM " "Elaborating entity \"SEVEN_SEGMENT_CONTROLLER\" for hierarchy \"SEVEN_SEGMENT_CONTROLLER:sevenM\"" {  } { { "DOOR_LOCK.v" "sevenM" { Text "C:/altera/DOOR_LOCK/DOOR_LOCK.v" 27 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1418548275973 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 SEVEN_SEGMENT_CONTROLLER.v(35) " "Verilog HDL assignment warning at SEVEN_SEGMENT_CONTROLLER.v(35): truncated value with size 32 to match size of target (10)" {  } { { "SEVEN_SEGMENT_CONTROLLER.v" "" { Text "C:/altera/DOOR_LOCK/SEVEN_SEGMENT_CONTROLLER.v" 35 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1418548275979 "|DOOR_LOCK|SEVEN_SEGMENT_CONTROLLER:sevenM"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SOUND_GENERATOR_WITH_BUZZER SOUND_GENERATOR_WITH_BUZZER:buzzerM " "Elaborating entity \"SOUND_GENERATOR_WITH_BUZZER\" for hierarchy \"SOUND_GENERATOR_WITH_BUZZER:buzzerM\"" {  } { { "DOOR_LOCK.v" "buzzerM" { Text "C:/altera/DOOR_LOCK/DOOR_LOCK.v" 29 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1418548275984 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "COUNTER_FOR_SHORT_TIME SOUND_GENERATOR_WITH_BUZZER:buzzerM\|COUNTER_FOR_SHORT_TIME:cfst " "Elaborating entity \"COUNTER_FOR_SHORT_TIME\" for hierarchy \"SOUND_GENERATOR_WITH_BUZZER:buzzerM\|COUNTER_FOR_SHORT_TIME:cfst\"" {  } { { "SOUND_GENERATOR_WITH_BUZZER.v" "cfst" { Text "C:/altera/DOOR_LOCK/SOUND_GENERATOR_WITH_BUZZER.v" 30 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1418548276000 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "COUNTER_FOR_FIFTEN_SEC SOUND_GENERATOR_WITH_BUZZER:buzzerM\|COUNTER_FOR_FIFTEN_SEC:cffs " "Elaborating entity \"COUNTER_FOR_FIFTEN_SEC\" for hierarchy \"SOUND_GENERATOR_WITH_BUZZER:buzzerM\|COUNTER_FOR_FIFTEN_SEC:cffs\"" {  } { { "SOUND_GENERATOR_WITH_BUZZER.v" "cffs" { Text "C:/altera/DOOR_LOCK/SOUND_GENERATOR_WITH_BUZZER.v" 31 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1418548276008 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "LED_OUTPUT_CONTROLLER:led_control\|led\[7\] " "Latch LED_OUTPUT_CONTROLLER:led_control\|led\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA reset " "Ports D and ENA on the latch are fed by the same signal reset" {  } { { "DOOR_LOCK.v" "" { Text "C:/altera/DOOR_LOCK/DOOR_LOCK.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1418548283388 ""}  } { { "LED_OUTPUT_CONTROLLER.v" "" { Text "C:/altera/DOOR_LOCK/LED_OUTPUT_CONTROLLER.v" 25 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1418548283388 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "LED_OUTPUT_CONTROLLER:led_control\|led\[6\] " "Latch LED_OUTPUT_CONTROLLER:led_control\|led\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA reset " "Ports D and ENA on the latch are fed by the same signal reset" {  } { { "DOOR_LOCK.v" "" { Text "C:/altera/DOOR_LOCK/DOOR_LOCK.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1418548283389 ""}  } { { "LED_OUTPUT_CONTROLLER.v" "" { Text "C:/altera/DOOR_LOCK/LED_OUTPUT_CONTROLLER.v" 25 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1418548283389 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "LED_OUTPUT_CONTROLLER:led_control\|led\[5\] " "Latch LED_OUTPUT_CONTROLLER:led_control\|led\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA reset " "Ports D and ENA on the latch are fed by the same signal reset" {  } { { "DOOR_LOCK.v" "" { Text "C:/altera/DOOR_LOCK/DOOR_LOCK.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1418548283389 ""}  } { { "LED_OUTPUT_CONTROLLER.v" "" { Text "C:/altera/DOOR_LOCK/LED_OUTPUT_CONTROLLER.v" 25 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1418548283389 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "LED_OUTPUT_CONTROLLER:led_control\|led\[4\] " "Latch LED_OUTPUT_CONTROLLER:led_control\|led\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA reset " "Ports D and ENA on the latch are fed by the same signal reset" {  } { { "DOOR_LOCK.v" "" { Text "C:/altera/DOOR_LOCK/DOOR_LOCK.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1418548283389 ""}  } { { "LED_OUTPUT_CONTROLLER.v" "" { Text "C:/altera/DOOR_LOCK/LED_OUTPUT_CONTROLLER.v" 25 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1418548283389 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "LED_OUTPUT_CONTROLLER:led_control\|led\[3\] " "Latch LED_OUTPUT_CONTROLLER:led_control\|led\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA reset " "Ports D and ENA on the latch are fed by the same signal reset" {  } { { "DOOR_LOCK.v" "" { Text "C:/altera/DOOR_LOCK/DOOR_LOCK.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1418548283390 ""}  } { { "LED_OUTPUT_CONTROLLER.v" "" { Text "C:/altera/DOOR_LOCK/LED_OUTPUT_CONTROLLER.v" 25 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1418548283390 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "LED_OUTPUT_CONTROLLER:led_control\|led\[2\] " "Latch LED_OUTPUT_CONTROLLER:led_control\|led\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA reset " "Ports D and ENA on the latch are fed by the same signal reset" {  } { { "DOOR_LOCK.v" "" { Text "C:/altera/DOOR_LOCK/DOOR_LOCK.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1418548283390 ""}  } { { "LED_OUTPUT_CONTROLLER.v" "" { Text "C:/altera/DOOR_LOCK/LED_OUTPUT_CONTROLLER.v" 25 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1418548283390 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "LED_OUTPUT_CONTROLLER:led_control\|led\[1\] " "Latch LED_OUTPUT_CONTROLLER:led_control\|led\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA reset " "Ports D and ENA on the latch are fed by the same signal reset" {  } { { "DOOR_LOCK.v" "" { Text "C:/altera/DOOR_LOCK/DOOR_LOCK.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1418548283391 ""}  } { { "LED_OUTPUT_CONTROLLER.v" "" { Text "C:/altera/DOOR_LOCK/LED_OUTPUT_CONTROLLER.v" 25 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1418548283391 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "LED_OUTPUT_CONTROLLER:led_control\|led\[0\] " "Latch LED_OUTPUT_CONTROLLER:led_control\|led\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA reset " "Ports D and ENA on the latch are fed by the same signal reset" {  } { { "DOOR_LOCK.v" "" { Text "C:/altera/DOOR_LOCK/DOOR_LOCK.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1418548283391 ""}  } { { "LED_OUTPUT_CONTROLLER.v" "" { Text "C:/altera/DOOR_LOCK/LED_OUTPUT_CONTROLLER.v" 25 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1418548283391 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "LED_OUTPUT_CONTROLLER:led_control\|internal_state.10001_1742 " "Latch LED_OUTPUT_CONTROLLER:led_control\|internal_state.10001_1742 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA LED_OUTPUT_CONTROLLER:led_control\|COUNTER_FOR_TIME_T:cftt2\|time_t " "Ports D and ENA on the latch are fed by the same signal LED_OUTPUT_CONTROLLER:led_control\|COUNTER_FOR_TIME_T:cftt2\|time_t" {  } { { "COUNTER_FOR_TIME_T.v" "" { Text "C:/altera/DOOR_LOCK/COUNTER_FOR_TIME_T.v" 3 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1418548283391 ""}  } { { "LED_OUTPUT_CONTROLLER.v" "" { Text "C:/altera/DOOR_LOCK/LED_OUTPUT_CONTROLLER.v" 25 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1418548283391 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "LED_OUTPUT_CONTROLLER:led_control\|internal_state.01000_2165 " "Latch LED_OUTPUT_CONTROLLER:led_control\|internal_state.01000_2165 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA LED_OUTPUT_CONTROLLER:led_control\|COUNTER_FOR_TIME_T:cftt1\|time_t " "Ports D and ENA on the latch are fed by the same signal LED_OUTPUT_CONTROLLER:led_control\|COUNTER_FOR_TIME_T:cftt1\|time_t" {  } { { "COUNTER_FOR_TIME_T.v" "" { Text "C:/altera/DOOR_LOCK/COUNTER_FOR_TIME_T.v" 3 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1418548283392 ""}  } { { "LED_OUTPUT_CONTROLLER.v" "" { Text "C:/altera/DOOR_LOCK/LED_OUTPUT_CONTROLLER.v" 25 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1418548283392 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "LED_OUTPUT_CONTROLLER:led_control\|internal_state.10010_1695 " "Latch LED_OUTPUT_CONTROLLER:led_control\|internal_state.10010_1695 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA LED_OUTPUT_CONTROLLER:led_control\|COUNTER_FOR_TIME_T:cftt1\|time_t " "Ports D and ENA on the latch are fed by the same signal LED_OUTPUT_CONTROLLER:led_control\|COUNTER_FOR_TIME_T:cftt1\|time_t" {  } { { "COUNTER_FOR_TIME_T.v" "" { Text "C:/altera/DOOR_LOCK/COUNTER_FOR_TIME_T.v" 3 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1418548283392 ""}  } { { "LED_OUTPUT_CONTROLLER.v" "" { Text "C:/altera/DOOR_LOCK/LED_OUTPUT_CONTROLLER.v" 25 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1418548283392 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "LED_OUTPUT_CONTROLLER:led_control\|internal_state.10000_1789 " "Latch LED_OUTPUT_CONTROLLER:led_control\|internal_state.10000_1789 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA LED_OUTPUT_CONTROLLER:led_control\|COUNTER_FOR_TIME_T:cftt1\|time_t " "Ports D and ENA on the latch are fed by the same signal LED_OUTPUT_CONTROLLER:led_control\|COUNTER_FOR_TIME_T:cftt1\|time_t" {  } { { "COUNTER_FOR_TIME_T.v" "" { Text "C:/altera/DOOR_LOCK/COUNTER_FOR_TIME_T.v" 3 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1418548283393 ""}  } { { "LED_OUTPUT_CONTROLLER.v" "" { Text "C:/altera/DOOR_LOCK/LED_OUTPUT_CONTROLLER.v" 25 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1418548283393 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "LED_OUTPUT_CONTROLLER:led_control\|internal_state.01111_1836 " "Latch LED_OUTPUT_CONTROLLER:led_control\|internal_state.01111_1836 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA LED_OUTPUT_CONTROLLER:led_control\|COUNTER_FOR_TIME_T:cftt2\|time_t " "Ports D and ENA on the latch are fed by the same signal LED_OUTPUT_CONTROLLER:led_control\|COUNTER_FOR_TIME_T:cftt2\|time_t" {  } { { "COUNTER_FOR_TIME_T.v" "" { Text "C:/altera/DOOR_LOCK/COUNTER_FOR_TIME_T.v" 3 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1418548283393 ""}  } { { "LED_OUTPUT_CONTROLLER.v" "" { Text "C:/altera/DOOR_LOCK/LED_OUTPUT_CONTROLLER.v" 25 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1418548283393 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "LED_OUTPUT_CONTROLLER:led_control\|internal_state.01110_1883 " "Latch LED_OUTPUT_CONTROLLER:led_control\|internal_state.01110_1883 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA LED_OUTPUT_CONTROLLER:led_control\|COUNTER_FOR_TIME_T:cftt1\|time_t " "Ports D and ENA on the latch are fed by the same signal LED_OUTPUT_CONTROLLER:led_control\|COUNTER_FOR_TIME_T:cftt1\|time_t" {  } { { "COUNTER_FOR_TIME_T.v" "" { Text "C:/altera/DOOR_LOCK/COUNTER_FOR_TIME_T.v" 3 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1418548283394 ""}  } { { "LED_OUTPUT_CONTROLLER.v" "" { Text "C:/altera/DOOR_LOCK/LED_OUTPUT_CONTROLLER.v" 25 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1418548283394 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "LED_OUTPUT_CONTROLLER:led_control\|internal_state.01101_1930 " "Latch LED_OUTPUT_CONTROLLER:led_control\|internal_state.01101_1930 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA LED_OUTPUT_CONTROLLER:led_control\|COUNTER_FOR_TIME_T:cftt2\|time_t " "Ports D and ENA on the latch are fed by the same signal LED_OUTPUT_CONTROLLER:led_control\|COUNTER_FOR_TIME_T:cftt2\|time_t" {  } { { "COUNTER_FOR_TIME_T.v" "" { Text "C:/altera/DOOR_LOCK/COUNTER_FOR_TIME_T.v" 3 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1418548283394 ""}  } { { "LED_OUTPUT_CONTROLLER.v" "" { Text "C:/altera/DOOR_LOCK/LED_OUTPUT_CONTROLLER.v" 25 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1418548283394 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "LED_OUTPUT_CONTROLLER:led_control\|internal_state.01100_1977 " "Latch LED_OUTPUT_CONTROLLER:led_control\|internal_state.01100_1977 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA LED_OUTPUT_CONTROLLER:led_control\|COUNTER_FOR_TIME_T:cftt1\|time_t " "Ports D and ENA on the latch are fed by the same signal LED_OUTPUT_CONTROLLER:led_control\|COUNTER_FOR_TIME_T:cftt1\|time_t" {  } { { "COUNTER_FOR_TIME_T.v" "" { Text "C:/altera/DOOR_LOCK/COUNTER_FOR_TIME_T.v" 3 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1418548283394 ""}  } { { "LED_OUTPUT_CONTROLLER.v" "" { Text "C:/altera/DOOR_LOCK/LED_OUTPUT_CONTROLLER.v" 25 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1418548283394 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "LED_OUTPUT_CONTROLLER:led_control\|internal_state.01011_2024 " "Latch LED_OUTPUT_CONTROLLER:led_control\|internal_state.01011_2024 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA LED_OUTPUT_CONTROLLER:led_control\|COUNTER_FOR_TIME_T:cftt2\|time_t " "Ports D and ENA on the latch are fed by the same signal LED_OUTPUT_CONTROLLER:led_control\|COUNTER_FOR_TIME_T:cftt2\|time_t" {  } { { "COUNTER_FOR_TIME_T.v" "" { Text "C:/altera/DOOR_LOCK/COUNTER_FOR_TIME_T.v" 3 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1418548283395 ""}  } { { "LED_OUTPUT_CONTROLLER.v" "" { Text "C:/altera/DOOR_LOCK/LED_OUTPUT_CONTROLLER.v" 25 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1418548283395 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "LED_OUTPUT_CONTROLLER:led_control\|internal_state.01010_2071 " "Latch LED_OUTPUT_CONTROLLER:led_control\|internal_state.01010_2071 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA LED_OUTPUT_CONTROLLER:led_control\|COUNTER_FOR_TIME_T:cftt1\|time_t " "Ports D and ENA on the latch are fed by the same signal LED_OUTPUT_CONTROLLER:led_control\|COUNTER_FOR_TIME_T:cftt1\|time_t" {  } { { "COUNTER_FOR_TIME_T.v" "" { Text "C:/altera/DOOR_LOCK/COUNTER_FOR_TIME_T.v" 3 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1418548283395 ""}  } { { "LED_OUTPUT_CONTROLLER.v" "" { Text "C:/altera/DOOR_LOCK/LED_OUTPUT_CONTROLLER.v" 25 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1418548283395 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "LED_OUTPUT_CONTROLLER:led_control\|internal_state.01001_2118 " "Latch LED_OUTPUT_CONTROLLER:led_control\|internal_state.01001_2118 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA LED_OUTPUT_CONTROLLER:led_control\|COUNTER_FOR_TIME_T:cftt2\|time_t " "Ports D and ENA on the latch are fed by the same signal LED_OUTPUT_CONTROLLER:led_control\|COUNTER_FOR_TIME_T:cftt2\|time_t" {  } { { "COUNTER_FOR_TIME_T.v" "" { Text "C:/altera/DOOR_LOCK/COUNTER_FOR_TIME_T.v" 3 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1418548283396 ""}  } { { "LED_OUTPUT_CONTROLLER.v" "" { Text "C:/altera/DOOR_LOCK/LED_OUTPUT_CONTROLLER.v" 25 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1418548283396 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "LED_OUTPUT_CONTROLLER:led_control\|internal_state.00111_2212 " "Latch LED_OUTPUT_CONTROLLER:led_control\|internal_state.00111_2212 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA LED_OUTPUT_CONTROLLER:led_control\|COUNTER_FOR_TIME_T:cftt2\|time_t " "Ports D and ENA on the latch are fed by the same signal LED_OUTPUT_CONTROLLER:led_control\|COUNTER_FOR_TIME_T:cftt2\|time_t" {  } { { "COUNTER_FOR_TIME_T.v" "" { Text "C:/altera/DOOR_LOCK/COUNTER_FOR_TIME_T.v" 3 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1418548283396 ""}  } { { "LED_OUTPUT_CONTROLLER.v" "" { Text "C:/altera/DOOR_LOCK/LED_OUTPUT_CONTROLLER.v" 25 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1418548283396 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "LED_OUTPUT_CONTROLLER:led_control\|internal_state.00110_2259 " "Latch LED_OUTPUT_CONTROLLER:led_control\|internal_state.00110_2259 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA LED_OUTPUT_CONTROLLER:led_control\|COUNTER_FOR_TIME_T:cftt1\|time_t " "Ports D and ENA on the latch are fed by the same signal LED_OUTPUT_CONTROLLER:led_control\|COUNTER_FOR_TIME_T:cftt1\|time_t" {  } { { "COUNTER_FOR_TIME_T.v" "" { Text "C:/altera/DOOR_LOCK/COUNTER_FOR_TIME_T.v" 3 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1418548283397 ""}  } { { "LED_OUTPUT_CONTROLLER.v" "" { Text "C:/altera/DOOR_LOCK/LED_OUTPUT_CONTROLLER.v" 25 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1418548283397 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "LED_OUTPUT_CONTROLLER:led_control\|internal_state.00101_2306 " "Latch LED_OUTPUT_CONTROLLER:led_control\|internal_state.00101_2306 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA LED_OUTPUT_CONTROLLER:led_control\|COUNTER_FOR_TIME_T:cftt2\|time_t " "Ports D and ENA on the latch are fed by the same signal LED_OUTPUT_CONTROLLER:led_control\|COUNTER_FOR_TIME_T:cftt2\|time_t" {  } { { "COUNTER_FOR_TIME_T.v" "" { Text "C:/altera/DOOR_LOCK/COUNTER_FOR_TIME_T.v" 3 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1418548283397 ""}  } { { "LED_OUTPUT_CONTROLLER.v" "" { Text "C:/altera/DOOR_LOCK/LED_OUTPUT_CONTROLLER.v" 25 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1418548283397 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "LED_OUTPUT_CONTROLLER:led_control\|internal_state.00100_2353 " "Latch LED_OUTPUT_CONTROLLER:led_control\|internal_state.00100_2353 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA LED_OUTPUT_CONTROLLER:led_control\|COUNTER_FOR_TIME_T:cftt1\|time_t " "Ports D and ENA on the latch are fed by the same signal LED_OUTPUT_CONTROLLER:led_control\|COUNTER_FOR_TIME_T:cftt1\|time_t" {  } { { "COUNTER_FOR_TIME_T.v" "" { Text "C:/altera/DOOR_LOCK/COUNTER_FOR_TIME_T.v" 3 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1418548283398 ""}  } { { "LED_OUTPUT_CONTROLLER.v" "" { Text "C:/altera/DOOR_LOCK/LED_OUTPUT_CONTROLLER.v" 25 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1418548283398 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "LED_OUTPUT_CONTROLLER:led_control\|internal_state.00011_2400 " "Latch LED_OUTPUT_CONTROLLER:led_control\|internal_state.00011_2400 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA LED_OUTPUT_CONTROLLER:led_control\|COUNTER_FOR_TIME_T:cftt2\|time_t " "Ports D and ENA on the latch are fed by the same signal LED_OUTPUT_CONTROLLER:led_control\|COUNTER_FOR_TIME_T:cftt2\|time_t" {  } { { "COUNTER_FOR_TIME_T.v" "" { Text "C:/altera/DOOR_LOCK/COUNTER_FOR_TIME_T.v" 3 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1418548283398 ""}  } { { "LED_OUTPUT_CONTROLLER.v" "" { Text "C:/altera/DOOR_LOCK/LED_OUTPUT_CONTROLLER.v" 25 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1418548283398 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "LED_OUTPUT_CONTROLLER:led_control\|internal_state.00010_2447 " "Latch LED_OUTPUT_CONTROLLER:led_control\|internal_state.00010_2447 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA LED_OUTPUT_CONTROLLER:led_control\|COUNTER_FOR_TIME_T:cftt1\|time_t " "Ports D and ENA on the latch are fed by the same signal LED_OUTPUT_CONTROLLER:led_control\|COUNTER_FOR_TIME_T:cftt1\|time_t" {  } { { "COUNTER_FOR_TIME_T.v" "" { Text "C:/altera/DOOR_LOCK/COUNTER_FOR_TIME_T.v" 3 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1418548283399 ""}  } { { "LED_OUTPUT_CONTROLLER.v" "" { Text "C:/altera/DOOR_LOCK/LED_OUTPUT_CONTROLLER.v" 25 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1418548283399 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "LED_OUTPUT_CONTROLLER:led_control\|internal_state.00001_2494 " "Latch LED_OUTPUT_CONTROLLER:led_control\|internal_state.00001_2494 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA MAIN_FSM:main_machin\|led_on " "Ports D and ENA on the latch are fed by the same signal MAIN_FSM:main_machin\|led_on" {  } { { "MAIN_FSM.v" "" { Text "C:/altera/DOOR_LOCK/MAIN_FSM.v" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1418548283399 ""}  } { { "LED_OUTPUT_CONTROLLER.v" "" { Text "C:/altera/DOOR_LOCK/LED_OUTPUT_CONTROLLER.v" 25 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1418548283399 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "LED_OUTPUT_CONTROLLER:led_control\|internal_state.00000_2541 " "Latch LED_OUTPUT_CONTROLLER:led_control\|internal_state.00000_2541 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA LED_OUTPUT_CONTROLLER:led_control\|COUNTER_FOR_TIME_T:cftt1\|time_t " "Ports D and ENA on the latch are fed by the same signal LED_OUTPUT_CONTROLLER:led_control\|COUNTER_FOR_TIME_T:cftt1\|time_t" {  } { { "COUNTER_FOR_TIME_T.v" "" { Text "C:/altera/DOOR_LOCK/COUNTER_FOR_TIME_T.v" 3 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1418548283400 ""}  } { { "LED_OUTPUT_CONTROLLER.v" "" { Text "C:/altera/DOOR_LOCK/LED_OUTPUT_CONTROLLER.v" 25 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1418548283400 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "LED_OUTPUT_CONTROLLER:led_control\|reset_time_t2 " "Latch LED_OUTPUT_CONTROLLER:led_control\|reset_time_t2 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA reset " "Ports D and ENA on the latch are fed by the same signal reset" {  } { { "DOOR_LOCK.v" "" { Text "C:/altera/DOOR_LOCK/DOOR_LOCK.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1418548283400 ""}  } { { "LED_OUTPUT_CONTROLLER.v" "" { Text "C:/altera/DOOR_LOCK/LED_OUTPUT_CONTROLLER.v" 14 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1418548283400 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "LED_OUTPUT_CONTROLLER:led_control\|reset_time_t1 " "Latch LED_OUTPUT_CONTROLLER:led_control\|reset_time_t1 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA reset " "Ports D and ENA on the latch are fed by the same signal reset" {  } { { "DOOR_LOCK.v" "" { Text "C:/altera/DOOR_LOCK/DOOR_LOCK.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1418548283401 ""}  } { { "LED_OUTPUT_CONTROLLER.v" "" { Text "C:/altera/DOOR_LOCK/LED_OUTPUT_CONTROLLER.v" 12 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1418548283401 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "LED_OUTPUT_CONTROLLER:led_control\|led_end " "Latch LED_OUTPUT_CONTROLLER:led_control\|led_end has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA reset " "Ports D and ENA on the latch are fed by the same signal reset" {  } { { "DOOR_LOCK.v" "" { Text "C:/altera/DOOR_LOCK/DOOR_LOCK.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1418548283402 ""}  } { { "LED_OUTPUT_CONTROLLER.v" "" { Text "C:/altera/DOOR_LOCK/LED_OUTPUT_CONTROLLER.v" 3 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1418548283402 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "seg_data\[0\] GND " "Pin \"seg_data\[0\]\" is stuck at GND" {  } { { "DOOR_LOCK.v" "" { Text "C:/altera/DOOR_LOCK/DOOR_LOCK.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1418548290766 "|DOOR_LOCK|seg_data[0]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1418548290766 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "67 " "67 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Quartus II" 0 -1 1418548296406 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/altera/DOOR_LOCK/output_files/DOOR_LOCK.map.smsg " "Generated suppressed messages file C:/altera/DOOR_LOCK/output_files/DOOR_LOCK.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1418548296690 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1418548297220 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1418548297220 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "1551 " "Implemented 1551 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "7 " "Implemented 7 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1418548297821 ""} { "Info" "ICUT_CUT_TM_OPINS" "27 " "Implemented 27 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1418548297821 ""} { "Info" "ICUT_CUT_TM_LCELLS" "1517 " "Implemented 1517 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1418548297821 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1418548297821 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 107 s Quartus II 32-bit " "Quartus II 32-bit Analysis & Synthesis was successful. 0 errors, 107 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "360 " "Peak virtual memory: 360 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1418548297914 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Dec 14 18:11:37 2014 " "Processing ended: Sun Dec 14 18:11:37 2014" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1418548297914 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:25 " "Elapsed time: 00:00:25" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1418548297914 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:25 " "Total CPU time (on all processors): 00:00:25" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1418548297914 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1418548297914 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1418548301042 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II 32-bit " "Running Quartus II 32-bit Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.0 Build 156 04/24/2013 SJ Web Edition " "Version 13.0.0 Build 156 04/24/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1418548301045 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Dec 14 18:11:39 2014 " "Processing started: Sun Dec 14 18:11:39 2014" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1418548301045 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1418548301045 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off DOOR_LOCK -c DOOR_LOCK " "Command: quartus_fit --read_settings_files=off --write_settings_files=off DOOR_LOCK -c DOOR_LOCK" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1418548301046 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #3" {  } {  } 0 0 "qfit2_default_script.tcl version: #3" 0 0 "Fitter" 0 0 1418548301389 ""}
{ "Info" "0" "" "Project  = DOOR_LOCK" {  } {  } 0 0 "Project  = DOOR_LOCK" 0 0 "Fitter" 0 0 1418548301390 ""}
{ "Info" "0" "" "Revision = DOOR_LOCK" {  } {  } 0 0 "Revision = DOOR_LOCK" 0 0 "Fitter" 0 0 1418548301390 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Fitter" 0 -1 1418548301942 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "DOOR_LOCK EP2C8F256C8 " "Selected device EP2C8F256C8 for design \"DOOR_LOCK\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1418548302039 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1418548302171 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1418548302171 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1418548302460 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1418548302505 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C5F256C8 " "Device EP2C5F256C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1418548303467 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C5F256I8 " "Device EP2C5F256I8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1418548303467 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C5AF256I8 " "Device EP2C5AF256I8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1418548303467 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C8F256I8 " "Device EP2C8F256I8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1418548303467 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C8AF256I8 " "Device EP2C8AF256I8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1418548303467 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C15AF256C8 " "Device EP2C15AF256C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1418548303467 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C15AF256I8 " "Device EP2C15AF256I8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1418548303467 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C20F256C8 " "Device EP2C20F256C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1418548303467 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C20F256I8 " "Device EP2C20F256I8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1418548303467 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C20AF256I8 " "Device EP2C20AF256I8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1418548303467 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1418548303467 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "3 " "Fitter converted 3 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ASDO~ C3 " "Pin ~ASDO~ is reserved at location C3" {  } { { "c:/altera/13.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin/pin_planner.ppl" { ~ASDO~ } } } { "c:/altera/13.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~ASDO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/DOOR_LOCK/" { { 0 { 0 ""} 0 2937 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1418548303482 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~nCSO~ F4 " "Pin ~nCSO~ is reserved at location F4" {  } { { "c:/altera/13.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin/pin_planner.ppl" { ~nCSO~ } } } { "c:/altera/13.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~nCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/DOOR_LOCK/" { { 0 { 0 ""} 0 2938 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1418548303482 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~LVDS54p/nCEO~ N14 " "Pin ~LVDS54p/nCEO~ is reserved at location N14" {  } { { "c:/altera/13.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin/pin_planner.ppl" { ~LVDS54p/nCEO~ } } } { "c:/altera/13.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~LVDS54p/nCEO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/DOOR_LOCK/" { { 0 { 0 ""} 0 2939 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1418548303482 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1418548303482 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "30 " "TimeQuest Timing Analyzer is analyzing 30 combinational loops as latches." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches." 0 0 "Fitter" 0 -1 1418548304389 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "DOOR_LOCK.sdc " "Synopsys Design Constraints File file not found: 'DOOR_LOCK.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1418548304395 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1418548304397 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1418548304460 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clk (placed in PIN H2 (CLK0, LVDSCLK0p, Input)) " "Automatically promoted node clk (placed in PIN H2 (CLK0, LVDSCLK0p, Input))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G2 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G2" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1418548304763 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "LED_OUTPUT_CONTROLLER:led_control\|COUNTER_FOR_TIME_T:cftt1\|time_t " "Destination node LED_OUTPUT_CONTROLLER:led_control\|COUNTER_FOR_TIME_T:cftt1\|time_t" {  } { { "COUNTER_FOR_TIME_T.v" "" { Text "C:/altera/DOOR_LOCK/COUNTER_FOR_TIME_T.v" 3 -1 0 } } { "c:/altera/13.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { LED_OUTPUT_CONTROLLER:led_control|COUNTER_FOR_TIME_T:cftt1|time_t } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/DOOR_LOCK/" { { 0 { 0 ""} 0 304 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1418548304763 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "LED_OUTPUT_CONTROLLER:led_control\|COUNTER_FOR_TIME_T:cftt2\|time_t " "Destination node LED_OUTPUT_CONTROLLER:led_control\|COUNTER_FOR_TIME_T:cftt2\|time_t" {  } { { "COUNTER_FOR_TIME_T.v" "" { Text "C:/altera/DOOR_LOCK/COUNTER_FOR_TIME_T.v" 3 -1 0 } } { "c:/altera/13.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { LED_OUTPUT_CONTROLLER:led_control|COUNTER_FOR_TIME_T:cftt2|time_t } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/DOOR_LOCK/" { { 0 { 0 ""} 0 978 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1418548304763 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "MAIN_FSM:main_machin\|led_on " "Destination node MAIN_FSM:main_machin\|led_on" {  } { { "MAIN_FSM.v" "" { Text "C:/altera/DOOR_LOCK/MAIN_FSM.v" 8 -1 0 } } { "c:/altera/13.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { MAIN_FSM:main_machin|led_on } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/DOOR_LOCK/" { { 0 { 0 ""} 0 757 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1418548304763 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1418548304763 ""}  } { { "c:/altera/13.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin/pin_planner.ppl" { clk } } } { "c:/altera/13.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/13.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "clk" } } } } { "DOOR_LOCK.v" "" { Text "C:/altera/DOOR_LOCK/DOOR_LOCK.v" 2 0 0 } } { "c:/altera/13.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/DOOR_LOCK/" { { 0 { 0 ""} 0 52 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1418548304763 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "KEYPAD_MODULE:module_key\|clock_5khz  " "Automatically promoted node KEYPAD_MODULE:module_key\|clock_5khz " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1418548304765 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "KEYPAD_MODULE:module_key\|clock_5khz~0 " "Destination node KEYPAD_MODULE:module_key\|clock_5khz~0" {  } { { "KEYPAD_MODULE.v" "" { Text "C:/altera/DOOR_LOCK/KEYPAD_MODULE.v" 19 -1 0 } } { "c:/altera/13.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { KEYPAD_MODULE:module_key|clock_5khz~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/DOOR_LOCK/" { { 0 { 0 ""} 0 1386 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1418548304765 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1418548304765 ""}  } { { "KEYPAD_MODULE.v" "" { Text "C:/altera/DOOR_LOCK/KEYPAD_MODULE.v" 19 -1 0 } } { "c:/altera/13.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { KEYPAD_MODULE:module_key|clock_5khz } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/DOOR_LOCK/" { { 0 { 0 ""} 0 435 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1418548304765 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "SEVEN_SEGMENT_CONTROLLER:sevenM\|fnd_clock  " "Automatically promoted node SEVEN_SEGMENT_CONTROLLER:sevenM\|fnd_clock " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1418548304767 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "SEVEN_SEGMENT_CONTROLLER:sevenM\|fnd_clock~0 " "Destination node SEVEN_SEGMENT_CONTROLLER:sevenM\|fnd_clock~0" {  } { { "SEVEN_SEGMENT_CONTROLLER.v" "" { Text "C:/altera/DOOR_LOCK/SEVEN_SEGMENT_CONTROLLER.v" 15 -1 0 } } { "c:/altera/13.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { SEVEN_SEGMENT_CONTROLLER:sevenM|fnd_clock~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/DOOR_LOCK/" { { 0 { 0 ""} 0 1413 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1418548304767 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1418548304767 ""}  } { { "SEVEN_SEGMENT_CONTROLLER.v" "" { Text "C:/altera/DOOR_LOCK/SEVEN_SEGMENT_CONTROLLER.v" 15 -1 0 } } { "c:/altera/13.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { SEVEN_SEGMENT_CONTROLLER:sevenM|fnd_clock } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/DOOR_LOCK/" { { 0 { 0 ""} 0 252 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1418548304767 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "LED_OUTPUT_CONTROLLER:led_control\|Selector31~28  " "Automatically promoted node LED_OUTPUT_CONTROLLER:led_control\|Selector31~28 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1418548304768 ""}  } { { "LED_OUTPUT_CONTROLLER.v" "" { Text "C:/altera/DOOR_LOCK/LED_OUTPUT_CONTROLLER.v" 33 -1 0 } } { "c:/altera/13.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { LED_OUTPUT_CONTROLLER:led_control|Selector31~28 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/DOOR_LOCK/" { { 0 { 0 ""} 0 2882 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1418548304768 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1418548305480 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1418548305490 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1418548305490 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1418548305501 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1418548305513 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1418548305522 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1418548305522 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1418548305531 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1418548305810 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Quartus II" 0 -1 1418548305820 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1418548305820 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:02 " "Fitter preparation operations ending: elapsed time is 00:00:02" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1418548305918 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1418548308322 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:03 " "Fitter placement preparation operations ending: elapsed time is 00:00:03" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1418548311324 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1418548311385 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1418548323280 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:12 " "Fitter placement operations ending: elapsed time is 00:00:12" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1418548323280 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1418548324174 ""}
{ "Info" "IFITAPI_FITAPI_VPR_STATUS_DELAY_ADDED_FOR_HOLD" "5e+02 ns 1.5% " "5e+02 ns of routing delay (approximately 1.5% of available device routing delay) has been added to meet hold timing. For more information, refer to the Estimated Delay Added for Hold Timing section in the Fitter report." {  } {  } 0 170089 "%1!s! of routing delay (approximately %2!s! of available device routing delay) has been added to meet hold timing. For more information, refer to the Estimated Delay Added for Hold Timing section in the Fitter report." 0 0 "Fitter" 0 -1 1418548333557 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "3 " "Router estimated average interconnect usage is 3% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "9 X11_Y10 X22_Y19 " "Router estimated peak interconnect usage is 9% of the available device resources in the region that extends from location X11_Y10 to location X22_Y19" {  } { { "loc" "" { Generic "C:/altera/DOOR_LOCK/" { { 1 { 0 "Router estimated peak interconnect usage is 9% of the available device resources in the region that extends from location X11_Y10 to location X22_Y19"} { { 11 { 0 "Router estimated peak interconnect usage is 9% of the available device resources in the region that extends from location X11_Y10 to location X22_Y19"} 11 10 12 10 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Quartus II" 0 -1 1418548334691 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1418548334691 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:16 " "Fitter routing operations ending: elapsed time is 00:00:16" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1418548341480 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Quartus II" 0 -1 1418548341488 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1418548341488 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "10.78 " "Total time spent on timing analysis during the Fitter is 10.78 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during the Fitter is %1!s! seconds." 0 0 "Fitter" 0 -1 1418548341631 ""}
{ "Info" "IDAT_DAT_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 306004 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1418548341649 ""}
{ "Warning" "WDAT_NO_LOADING_SPECIFIED_ONE_OR_MORE_PINS" "27 " "Found 27 output pins without output pin load capacitance assignment" { { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "key_col\[0\] 0 " "Pin \"key_col\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1418548341818 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "key_col\[1\] 0 " "Pin \"key_col\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1418548341818 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "key_col\[2\] 0 " "Pin \"key_col\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1418548341818 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "key_col\[3\] 0 " "Pin \"key_col\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1418548341818 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "seg_data\[0\] 0 " "Pin \"seg_data\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1418548341818 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "seg_data\[1\] 0 " "Pin \"seg_data\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1418548341818 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "seg_data\[2\] 0 " "Pin \"seg_data\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1418548341818 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "seg_data\[3\] 0 " "Pin \"seg_data\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1418548341818 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "seg_data\[4\] 0 " "Pin \"seg_data\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1418548341818 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "seg_data\[5\] 0 " "Pin \"seg_data\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1418548341818 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "seg_data\[6\] 0 " "Pin \"seg_data\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1418548341818 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "seg_data\[7\] 0 " "Pin \"seg_data\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1418548341818 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "seg_pos\[0\] 0 " "Pin \"seg_pos\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1418548341818 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "seg_pos\[1\] 0 " "Pin \"seg_pos\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1418548341818 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "seg_pos\[2\] 0 " "Pin \"seg_pos\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1418548341818 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "seg_pos\[3\] 0 " "Pin \"seg_pos\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1418548341818 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "seg_pos\[4\] 0 " "Pin \"seg_pos\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1418548341818 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "seg_pos\[5\] 0 " "Pin \"seg_pos\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1418548341818 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "led\[7\] 0 " "Pin \"led\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1418548341818 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "led\[6\] 0 " "Pin \"led\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1418548341818 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "led\[5\] 0 " "Pin \"led\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1418548341818 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "led\[4\] 0 " "Pin \"led\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1418548341818 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "led\[3\] 0 " "Pin \"led\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1418548341818 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "led\[2\] 0 " "Pin \"led\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1418548341818 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "led\[1\] 0 " "Pin \"led\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1418548341818 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "led\[0\] 0 " "Pin \"led\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1418548341818 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "buzz 0 " "Pin \"buzz\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1418548341818 ""}  } {  } 0 306006 "Found %1!d! output pins without output pin load capacitance assignment" 0 0 "Fitter" 0 -1 1418548341818 ""}
{ "Info" "IDAT_DAT_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 306005 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1418548343521 ""}
{ "Info" "IDAT_DAT_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 306004 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1418548343906 ""}
{ "Info" "IDAT_DAT_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 306005 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1418548345836 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:05 " "Fitter post-fit operations ending: elapsed time is 00:00:05" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1418548346635 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/altera/DOOR_LOCK/output_files/DOOR_LOCK.fit.smsg " "Generated suppressed messages file C:/altera/DOOR_LOCK/output_files/DOOR_LOCK.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1418548347908 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 5 s Quartus II 32-bit " "Quartus II 32-bit Fitter was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "432 " "Peak virtual memory: 432 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1418548349430 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Dec 14 18:12:29 2014 " "Processing ended: Sun Dec 14 18:12:29 2014" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1418548349430 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:50 " "Elapsed time: 00:00:50" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1418548349430 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:49 " "Total CPU time (on all processors): 00:00:49" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1418548349430 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1418548349430 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1418548352326 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II 32-bit " "Running Quartus II 32-bit Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.0 Build 156 04/24/2013 SJ Web Edition " "Version 13.0.0 Build 156 04/24/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1418548352329 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Dec 14 18:12:31 2014 " "Processing started: Sun Dec 14 18:12:31 2014" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1418548352329 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1418548352329 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off DOOR_LOCK -c DOOR_LOCK " "Command: quartus_asm --read_settings_files=off --write_settings_files=off DOOR_LOCK -c DOOR_LOCK" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1418548352329 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1418548354650 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1418548354717 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II 32-bit " "Quartus II 32-bit Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "350 " "Peak virtual memory: 350 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1418548355759 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Dec 14 18:12:35 2014 " "Processing ended: Sun Dec 14 18:12:35 2014" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1418548355759 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1418548355759 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:04 " "Total CPU time (on all processors): 00:00:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1418548355759 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1418548355759 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "PowerPlay Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module PowerPlay Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1418548357499 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1418548360281 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus II 32-bit " "Running Quartus II 32-bit TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.0 Build 156 04/24/2013 SJ Web Edition " "Version 13.0.0 Build 156 04/24/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1418548360284 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Dec 14 18:12:38 2014 " "Processing started: Sun Dec 14 18:12:38 2014" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1418548360284 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1418548360284 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta DOOR_LOCK -c DOOR_LOCK " "Command: quartus_sta DOOR_LOCK -c DOOR_LOCK" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1418548360285 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Quartus II" 0 0 1418548360644 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1418548361395 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1418548361497 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1418548361497 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "30 " "TimeQuest Timing Analyzer is analyzing 30 combinational loops as latches." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches." 0 0 "Quartus II" 0 -1 1418548362007 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "DOOR_LOCK.sdc " "Synopsys Design Constraints File file not found: 'DOOR_LOCK.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Quartus II" 0 -1 1418548362096 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Quartus II" 0 -1 1418548362097 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name KEYPAD_MODULE:module_key\|clock_5khz KEYPAD_MODULE:module_key\|clock_5khz " "create_clock -period 1.000 -name KEYPAD_MODULE:module_key\|clock_5khz KEYPAD_MODULE:module_key\|clock_5khz" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1418548362118 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clk clk " "create_clock -period 1.000 -name clk clk" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1418548362118 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name SEVEN_SEGMENT_CONTROLLER:sevenM\|fnd_clock SEVEN_SEGMENT_CONTROLLER:sevenM\|fnd_clock " "create_clock -period 1.000 -name SEVEN_SEGMENT_CONTROLLER:sevenM\|fnd_clock SEVEN_SEGMENT_CONTROLLER:sevenM\|fnd_clock" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1418548362118 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name reset reset " "create_clock -period 1.000 -name reset reset" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1418548362118 ""}  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1418548362118 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Quartus II" 0 0 1418548362163 ""}
{ "Info" "0" "" "Analyzing Slow Model" {  } {  } 0 0 "Analyzing Slow Model" 0 0 "Quartus II" 0 0 1418548362202 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1418548362293 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -9.950 " "Worst-case setup slack is -9.950" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1418548362299 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1418548362299 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -9.950     -2787.495 clk  " "   -9.950     -2787.495 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1418548362299 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -7.885      -208.898 reset  " "   -7.885      -208.898 reset " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1418548362299 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.747       -32.765 KEYPAD_MODULE:module_key\|clock_5khz  " "   -4.747       -32.765 KEYPAD_MODULE:module_key\|clock_5khz " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1418548362299 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.402       -45.589 SEVEN_SEGMENT_CONTROLLER:sevenM\|fnd_clock  " "   -4.402       -45.589 SEVEN_SEGMENT_CONTROLLER:sevenM\|fnd_clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1418548362299 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1418548362299 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -2.656 " "Worst-case hold slack is -2.656" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1418548362332 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1418548362332 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.656       -56.935 reset  " "   -2.656       -56.935 reset " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1418548362332 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.610        -5.184 clk  " "   -2.610        -5.184 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1418548362332 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.499         0.000 KEYPAD_MODULE:module_key\|clock_5khz  " "    0.499         0.000 KEYPAD_MODULE:module_key\|clock_5khz " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1418548362332 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.934         0.000 SEVEN_SEGMENT_CONTROLLER:sevenM\|fnd_clock  " "    0.934         0.000 SEVEN_SEGMENT_CONTROLLER:sevenM\|fnd_clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1418548362332 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1418548362332 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -9.121 " "Worst-case recovery slack is -9.121" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1418548362341 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1418548362341 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -9.121      -762.754 clk  " "   -9.121      -762.754 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1418548362341 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1418548362341 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 1.340 " "Worst-case removal slack is 1.340" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1418548362349 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1418548362349 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.340         0.000 clk  " "    1.340         0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1418548362349 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1418548362349 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.287 " "Worst-case minimum pulse width slack is -3.287" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1418548362357 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1418548362357 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.287      -296.453 reset  " "   -3.287      -296.453 reset " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1418548362357 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.941      -978.413 clk  " "   -1.941      -978.413 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1418548362357 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.742       -28.196 KEYPAD_MODULE:module_key\|clock_5khz  " "   -0.742       -28.196 KEYPAD_MODULE:module_key\|clock_5khz " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1418548362357 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.742       -28.196 SEVEN_SEGMENT_CONTROLLER:sevenM\|fnd_clock  " "   -0.742       -28.196 SEVEN_SEGMENT_CONTROLLER:sevenM\|fnd_clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1418548362357 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1418548362357 ""}
{ "Info" "ISTA_METASTABILITY_REPORT_DISABLED" "" "The selected device family is not supported by the report_metastability command." {  } {  } 0 332001 "The selected device family is not supported by the report_metastability command." 0 0 "Quartus II" 0 -1 1418548363064 ""}
{ "Info" "0" "" "Analyzing Fast Model" {  } {  } 0 0 "Analyzing Fast Model" 0 0 "Quartus II" 0 0 1418548363069 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1418548363451 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -2.459 " "Worst-case setup slack is -2.459" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1418548363500 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1418548363500 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.459      -531.331 clk  " "   -2.459      -531.331 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1418548363500 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.008       -47.892 reset  " "   -2.008       -47.892 reset " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1418548363500 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.786        -3.062 KEYPAD_MODULE:module_key\|clock_5khz  " "   -0.786        -3.062 KEYPAD_MODULE:module_key\|clock_5khz " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1418548363500 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.703        -4.336 SEVEN_SEGMENT_CONTROLLER:sevenM\|fnd_clock  " "   -0.703        -4.336 SEVEN_SEGMENT_CONTROLLER:sevenM\|fnd_clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1418548363500 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1418548363500 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -1.388 " "Worst-case hold slack is -1.388" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1418548363582 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1418548363582 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.388        -2.737 clk  " "   -1.388        -2.737 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1418548363582 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.089       -19.460 reset  " "   -1.089       -19.460 reset " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1418548363582 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.215         0.000 KEYPAD_MODULE:module_key\|clock_5khz  " "    0.215         0.000 KEYPAD_MODULE:module_key\|clock_5khz " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1418548363582 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.327         0.000 SEVEN_SEGMENT_CONTROLLER:sevenM\|fnd_clock  " "    0.327         0.000 SEVEN_SEGMENT_CONTROLLER:sevenM\|fnd_clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1418548363582 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1418548363582 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -2.806 " "Worst-case recovery slack is -2.806" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1418548363634 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1418548363634 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.806      -163.165 clk  " "   -2.806      -163.165 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1418548363634 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1418548363634 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.584 " "Worst-case removal slack is 0.584" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1418548363654 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1418548363654 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.584         0.000 clk  " "    0.584         0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1418548363654 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1418548363654 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -1.380 " "Worst-case minimum pulse width slack is -1.380" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1418548363674 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1418548363674 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.380      -659.380 clk  " "   -1.380      -659.380 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1418548363674 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.222       -44.034 reset  " "   -1.222       -44.034 reset " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1418548363674 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.500       -19.000 KEYPAD_MODULE:module_key\|clock_5khz  " "   -0.500       -19.000 KEYPAD_MODULE:module_key\|clock_5khz " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1418548363674 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.500       -19.000 SEVEN_SEGMENT_CONTROLLER:sevenM\|fnd_clock  " "   -0.500       -19.000 SEVEN_SEGMENT_CONTROLLER:sevenM\|fnd_clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1418548363674 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1418548363674 ""}
{ "Info" "ISTA_METASTABILITY_REPORT_DISABLED" "" "The selected device family is not supported by the report_metastability command." {  } {  } 0 332001 "The selected device family is not supported by the report_metastability command." 0 0 "Quartus II" 0 -1 1418548364473 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1418548364611 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1418548364611 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 5 s Quartus II 32-bit " "Quartus II 32-bit TimeQuest Timing Analyzer was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "321 " "Peak virtual memory: 321 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1418548365024 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Dec 14 18:12:45 2014 " "Processing ended: Sun Dec 14 18:12:45 2014" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1418548365024 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:07 " "Elapsed time: 00:00:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1418548365024 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:06 " "Total CPU time (on all processors): 00:00:06" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1418548365024 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1418548365024 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1418548367567 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus II 32-bit " "Running Quartus II 32-bit EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.0 Build 156 04/24/2013 SJ Web Edition " "Version 13.0.0 Build 156 04/24/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1418548367570 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Dec 14 18:12:46 2014 " "Processing started: Sun Dec 14 18:12:46 2014" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1418548367570 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1418548367570 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off DOOR_LOCK -c DOOR_LOCK " "Command: quartus_eda --read_settings_files=off --write_settings_files=off DOOR_LOCK -c DOOR_LOCK" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1418548367570 ""}
{ "Info" "IWSC_DONE_HDL_DUAL_SDO_GENERATION" "DOOR_LOCK.vo\", \"DOOR_LOCK_fast.vo DOOR_LOCK_v.sdo DOOR_LOCK_v_fast.sdo C:/altera/DOOR_LOCK/simulation/modelsim/ simulation " "Generated files \"DOOR_LOCK.vo\", \"DOOR_LOCK_fast.vo\", \"DOOR_LOCK_v.sdo\" and \"DOOR_LOCK_v_fast.sdo\" in directory \"C:/altera/DOOR_LOCK/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204026 "Generated files \"%1!s!\", \"%2!s!\" and \"%3!s!\" in directory \"%4!s!\" for EDA %5!s! tool" 0 0 "Quartus II" 0 -1 1418548371979 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 0 s Quartus II 32-bit " "Quartus II 32-bit EDA Netlist Writer was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "325 " "Peak virtual memory: 325 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1418548372188 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Dec 14 18:12:52 2014 " "Processing ended: Sun Dec 14 18:12:52 2014" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1418548372188 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:06 " "Elapsed time: 00:00:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1418548372188 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:05 " "Total CPU time (on all processors): 00:00:05" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1418548372188 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1418548372188 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 117 s " "Quartus II Full Compilation was successful. 0 errors, 117 warnings" {  } {  } 0 293000 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1418548373090 ""}
