
---------- Begin Simulation Statistics ----------
final_tick                               5965016579000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 529630                       # Simulator instruction rate (inst/s)
host_mem_usage                               16987432                       # Number of bytes of host memory used
host_op_rate                                   566701                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                  3776.22                       # Real time elapsed on the host
host_tick_rate                              160789519                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                  2000000021                       # Number of instructions simulated
sim_ops                                    2139987011                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.607177                       # Number of seconds simulated
sim_ticks                                607176669500                       # Number of ticks simulated
system.cpu.committedInsts                          20                       # Number of instructions committed
system.cpu.committedOps                            20                       # Number of ops (including micro ops) committed
system.cpu.dcache.MSHRs.leapFrogMisses          17941                       # number of false blocks from MSHR
system.cpu.icache.MSHRs.leapFrogMisses              0                       # number of false blocks from MSHR
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.numCycles                               20                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.num_busy_cycles                         20                       # Number of busy cycles
system.cpu.num_cc_register_reads                    6                       # number of times the CC registers were read
system.cpu.num_cc_register_writes                   9                       # number of times the CC registers were written
system.cpu.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu.num_fp_alu_accesses                      0                       # Number of float alu accesses
system.cpu.num_fp_insts                             0                       # number of float instructions
system.cpu.num_fp_register_reads                    0                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                   0                       # number of times the floating registers were written
system.cpu.num_func_calls                           0                       # number of times a function call or return occured
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_int_alu_accesses                    20                       # Number of integer alu accesses
system.cpu.num_int_insts                           20                       # number of integer instructions
system.cpu.num_int_register_reads                  30                       # number of times the integer registers were read
system.cpu.num_int_register_writes                 20                       # number of times the integer registers were written
system.cpu.num_load_insts                          11                       # Number of load instructions
system.cpu.num_mem_refs                            11                       # number of memory refs
system.cpu.num_store_insts                          0                       # Number of store instructions
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.op_class::No_OpClass                     0      0.00%      0.00% # Class of executed instruction
system.cpu.op_class::IntAlu                         9     45.00%     45.00% # Class of executed instruction
system.cpu.op_class::IntMult                        0      0.00%     45.00% # Class of executed instruction
system.cpu.op_class::IntDiv                         0      0.00%     45.00% # Class of executed instruction
system.cpu.op_class::FloatAdd                       0      0.00%     45.00% # Class of executed instruction
system.cpu.op_class::FloatCmp                       0      0.00%     45.00% # Class of executed instruction
system.cpu.op_class::FloatCvt                       0      0.00%     45.00% # Class of executed instruction
system.cpu.op_class::FloatMult                      0      0.00%     45.00% # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0      0.00%     45.00% # Class of executed instruction
system.cpu.op_class::FloatDiv                       0      0.00%     45.00% # Class of executed instruction
system.cpu.op_class::FloatMisc                      0      0.00%     45.00% # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0      0.00%     45.00% # Class of executed instruction
system.cpu.op_class::SimdAdd                        0      0.00%     45.00% # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0      0.00%     45.00% # Class of executed instruction
system.cpu.op_class::SimdAlu                        0      0.00%     45.00% # Class of executed instruction
system.cpu.op_class::SimdCmp                        0      0.00%     45.00% # Class of executed instruction
system.cpu.op_class::SimdCvt                        0      0.00%     45.00% # Class of executed instruction
system.cpu.op_class::SimdMisc                       0      0.00%     45.00% # Class of executed instruction
system.cpu.op_class::SimdMult                       0      0.00%     45.00% # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0      0.00%     45.00% # Class of executed instruction
system.cpu.op_class::SimdShift                      0      0.00%     45.00% # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0      0.00%     45.00% # Class of executed instruction
system.cpu.op_class::SimdDiv                        0      0.00%     45.00% # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0      0.00%     45.00% # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0      0.00%     45.00% # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0      0.00%     45.00% # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0      0.00%     45.00% # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0      0.00%     45.00% # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0      0.00%     45.00% # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0      0.00%     45.00% # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0      0.00%     45.00% # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0      0.00%     45.00% # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0      0.00%     45.00% # Class of executed instruction
system.cpu.op_class::SimdReduceAdd                  0      0.00%     45.00% # Class of executed instruction
system.cpu.op_class::SimdReduceAlu                  0      0.00%     45.00% # Class of executed instruction
system.cpu.op_class::SimdReduceCmp                  0      0.00%     45.00% # Class of executed instruction
system.cpu.op_class::SimdFloatReduceAdd             0      0.00%     45.00% # Class of executed instruction
system.cpu.op_class::SimdFloatReduceCmp             0      0.00%     45.00% # Class of executed instruction
system.cpu.op_class::SimdAes                        0      0.00%     45.00% # Class of executed instruction
system.cpu.op_class::SimdAesMix                     0      0.00%     45.00% # Class of executed instruction
system.cpu.op_class::SimdSha1Hash                   0      0.00%     45.00% # Class of executed instruction
system.cpu.op_class::SimdSha1Hash2                  0      0.00%     45.00% # Class of executed instruction
system.cpu.op_class::SimdSha256Hash                 0      0.00%     45.00% # Class of executed instruction
system.cpu.op_class::SimdSha256Hash2                0      0.00%     45.00% # Class of executed instruction
system.cpu.op_class::SimdShaSigma2                  0      0.00%     45.00% # Class of executed instruction
system.cpu.op_class::SimdShaSigma3                  0      0.00%     45.00% # Class of executed instruction
system.cpu.op_class::SimdPredAlu                    0      0.00%     45.00% # Class of executed instruction
system.cpu.op_class::MemRead                       11     55.00%    100.00% # Class of executed instruction
system.cpu.op_class::MemWrite                       0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::FloatMemRead                   0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::FloatMemWrite                  0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::IprAccess                      0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::total                         20                       # Class of executed instruction
system.cpu.workload.numSyscalls                     4                       # Number of system calls
system.l2.MSHRs.leapFrogMisses                      0                       # number of false blocks from MSHR
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests         32317                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.switch_cpus.cc_regfile_reads         716048472                       # number of cc regfile reads
system.switch_cpus.cc_regfile_writes        729070253                       # number of cc regfile writes
system.switch_cpus.committedInsts          2000000001                       # Number of Instructions Simulated
system.switch_cpus.committedOps            2139986991                       # Number of Ops (including micro ops) Simulated
system.switch_cpus.cpi                       0.607177                       # CPI: Cycles Per Instruction
system.switch_cpus.cpi_total                 0.607177                       # CPI: Total CPI of All Threads
system.switch_cpus.idleCycles                  499567                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus.iew.branchMispredicts     31873948                       # Number of branch mispredicts detected at execute
system.switch_cpus.iew.exec_branches        375628697                       # Number of branches executed
system.switch_cpus.iew.exec_nop               3072963                       # number of nop insts executed
system.switch_cpus.iew.exec_rate             2.175719                       # Inst execution rate
system.switch_cpus.iew.exec_refs            808778874                       # number of memory reference insts executed
system.switch_cpus.iew.exec_stores          193466701                       # Number of stores executed
system.switch_cpus.iew.exec_swp                     0                       # number of swp insts executed
system.switch_cpus.iew.iewBlockCycles       111998495                       # Number of cycles IEW is blocking
system.switch_cpus.iew.iewDispLoadInsts     664578162                       # Number of dispatched load instructions
system.switch_cpus.iew.iewDispNonSpecInsts        36702                       # Number of dispatched non-speculative instructions
system.switch_cpus.iew.iewDispSquashedInsts      5745171                       # Number of squashed instructions skipped by dispatch
system.switch_cpus.iew.iewDispStoreInsts    215544171                       # Number of dispatched store instructions
system.switch_cpus.iew.iewDispatchedInsts   2915340584                       # Number of instructions dispatched to IQ
system.switch_cpus.iew.iewExecLoadInsts     615312173                       # Number of load instructions executed
system.switch_cpus.iew.iewExecSquashedInsts     53753341                       # Number of squashed instructions skipped in execute
system.switch_cpus.iew.iewExecutedInsts    2642093929                       # Number of executed instructions
system.switch_cpus.iew.iewIQFullEvents        3105435                       # Number of times the IQ has become full, causing a stall
system.switch_cpus.iew.iewIdleCycles                0                       # Number of cycles IEW is idle
system.switch_cpus.iew.iewLSQFullEvents       2701098                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus.iew.iewSquashCycles       28146673                       # Number of cycles IEW is squashing
system.switch_cpus.iew.iewUnblockCycles       8580477                       # Number of cycles IEW is unblocking
system.switch_cpus.iew.memOrderViolationEvents       102122                       # Number of memory order violations
system.switch_cpus.iew.predictedNotTakenIncorrect     17379353                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus.iew.predictedTakenIncorrect     14494595                       # Number of branches that were predicted taken incorrectly
system.switch_cpus.iew.wb_consumers        2522920823                       # num instructions consuming a value
system.switch_cpus.iew.wb_count            2583369631                       # cumulative count of insts written-back
system.switch_cpus.iew.wb_fanout             0.647663                       # average fanout of values written-back
system.switch_cpus.iew.wb_producers        1634002810                       # num instructions producing a value
system.switch_cpus.iew.wb_rate               2.127361                       # insts written-back per cycle
system.switch_cpus.iew.wb_sent             2598244121                       # cumulative count of insts sent to commit
system.switch_cpus.int_regfile_reads       3203549052                       # number of integer regfile reads
system.switch_cpus.int_regfile_writes      2065431782                       # number of integer regfile writes
system.switch_cpus.ipc                       1.646966                       # IPC: Instructions Per Cycle
system.switch_cpus.ipc_total                 1.646966                       # IPC: Total IPC of All Threads
system.switch_cpus.iq.FU_type_0::No_OpClass         5982      0.00%      0.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntAlu    1774370887     65.82%     65.82% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntMult     33329071      1.24%     67.06% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntDiv       9615158      0.36%     67.41% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatAdd       732013      0.03%     67.44% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCmp       683261      0.03%     67.46% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCvt       792883      0.03%     67.49% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMult            0      0.00%     67.49% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMultAcc            0      0.00%     67.49% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatDiv         8569      0.00%     67.49% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMisc      4525616      0.17%     67.66% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatSqrt            0      0.00%     67.66% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAdd       729963      0.03%     67.69% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAddAcc            0      0.00%     67.69% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAlu     16890965      0.63%     68.32% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCmp       364439      0.01%     68.33% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCvt       706931      0.03%     68.36% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMisc      6449279      0.24%     68.59% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMult            0      0.00%     68.59% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMultAcc            0      0.00%     68.59% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShift     12599223      0.47%     69.06% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShiftAcc            0      0.00%     69.06% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdDiv            0      0.00%     69.06% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSqrt            0      0.00%     69.06% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAdd            0      0.00%     69.06% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAlu            0      0.00%     69.06% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCmp            0      0.00%     69.06% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCvt            0      0.00%     69.06% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatDiv            0      0.00%     69.06% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMisc            0      0.00%     69.06% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMult            0      0.00%     69.06% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     69.06% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatSqrt            0      0.00%     69.06% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAdd            0      0.00%     69.06% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAlu            0      0.00%     69.06% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceCmp            0      0.00%     69.06% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     69.06% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     69.06% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAes            0      0.00%     69.06% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAesMix            0      0.00%     69.06% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash            0      0.00%     69.06% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash2            0      0.00%     69.06% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash            0      0.00%     69.06% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash2            0      0.00%     69.06% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma2            0      0.00%     69.06% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma3            0      0.00%     69.06% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdPredAlu            0      0.00%     69.06% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemRead    635908462     23.59%     92.65% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemWrite    198134571      7.35%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemRead            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemWrite            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::total     2695847273                       # Type of FU issued
system.switch_cpus.iq.fp_alu_accesses               0                       # Number of floating point alu accesses
system.switch_cpus.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus.iq.fu_busy_cnt           185720927                       # FU busy when requested
system.switch_cpus.iq.fu_busy_rate           0.068891                       # FU busy rate (busy events/executed inst)
system.switch_cpus.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntAlu        12318632      6.63%      6.63% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntMult       97770832     52.64%     59.28% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntDiv        52989887     28.53%     87.81% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatAdd             0      0.00%     87.81% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCmp             0      0.00%     87.81% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCvt             0      0.00%     87.81% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMult            0      0.00%     87.81% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMultAcc            0      0.00%     87.81% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatDiv             0      0.00%     87.81% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMisc           10      0.00%     87.81% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatSqrt            0      0.00%     87.81% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAdd              0      0.00%     87.81% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAddAcc            0      0.00%     87.81% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAlu              0      0.00%     87.81% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCmp              0      0.00%     87.81% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCvt              0      0.00%     87.81% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMisc          1585      0.00%     87.81% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMult             0      0.00%     87.81% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMultAcc            0      0.00%     87.81% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShift            0      0.00%     87.81% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShiftAcc            0      0.00%     87.81% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdDiv              0      0.00%     87.81% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSqrt             0      0.00%     87.81% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAdd            0      0.00%     87.81% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAlu            0      0.00%     87.81% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCmp            0      0.00%     87.81% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCvt            0      0.00%     87.81% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatDiv            0      0.00%     87.81% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMisc            0      0.00%     87.81% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMult            0      0.00%     87.81% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMultAcc            0      0.00%     87.81% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatSqrt            0      0.00%     87.81% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAdd            0      0.00%     87.81% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAlu            0      0.00%     87.81% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceCmp            0      0.00%     87.81% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceAdd            0      0.00%     87.81% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceCmp            0      0.00%     87.81% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAes              0      0.00%     87.81% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAesMix            0      0.00%     87.81% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash            0      0.00%     87.81% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash2            0      0.00%     87.81% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash            0      0.00%     87.81% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash2            0      0.00%     87.81% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma2            0      0.00%     87.81% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma3            0      0.00%     87.81% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdPredAlu            0      0.00%     87.81% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemRead       17523844      9.44%     97.25% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemWrite       5116137      2.75%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemRead            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemWrite            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.int_alu_accesses     2784260867                       # Number of integer alu accesses
system.switch_cpus.iq.int_inst_queue_reads   6600249596                       # Number of integer instruction queue reads
system.switch_cpus.iq.int_inst_queue_wakeup_accesses   2490247989                       # Number of integer instruction queue wakeup accesses
system.switch_cpus.iq.int_inst_queue_writes   3586196891                       # Number of integer instruction queue writes
system.switch_cpus.iq.iqInstsAdded         2912230919                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus.iq.iqInstsIssued        2695847273                       # Number of instructions issued
system.switch_cpus.iq.iqNonSpecInstsAdded        36702                       # Number of non-speculative instructions added to the IQ
system.switch_cpus.iq.iqSquashedInstsExamined    772280605                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus.iq.iqSquashedInstsIssued      2593558                       # Number of squashed instructions issued
system.switch_cpus.iq.iqSquashedNonSpecRemoved        31988                       # Number of squashed non-spec instructions that were removed
system.switch_cpus.iq.iqSquashedOperandsExamined    563912022                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus.iq.issued_per_cycle::samples   1213854673                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::mean     2.220898                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::stdev     2.100437                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::0    352276428     29.02%     29.02% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::1    201335808     16.59%     45.61% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::2    176775929     14.56%     60.17% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::3    159194421     13.11%     73.29% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::4    131453414     10.83%     84.12% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::5     85552649      7.05%     91.16% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::6     59588322      4.91%     96.07% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::7     29152105      2.40%     98.47% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::8     18525597      1.53%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::total   1213854673                       # Number of insts issued each cycle
system.switch_cpus.iq.rate                   2.219984                       # Inst issue rate
system.switch_cpus.iq.vec_alu_accesses       97301351                       # Number of vector alu accesses
system.switch_cpus.iq.vec_inst_queue_reads    193614105                       # Number of vector instruction queue reads
system.switch_cpus.iq.vec_inst_queue_wakeup_accesses     93121642                       # Number of vector instruction queue wakeup accesses
system.switch_cpus.iq.vec_inst_queue_writes     98449608                       # Number of vector instruction queue writes
system.switch_cpus.memDep0.conflictingLoads     33016010                       # Number of conflicting loads.
system.switch_cpus.memDep0.conflictingStores     15760211                       # Number of conflicting stores.
system.switch_cpus.memDep0.insertedLoads    664578162                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus.memDep0.insertedStores    215544171                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus.misc_regfile_reads      6516229757                       # number of misc regfile reads
system.switch_cpus.misc_regfile_writes        2668085                       # number of misc regfile writes
system.switch_cpus.numCycles               1214354240                       # number of cpu cycles simulated
system.switch_cpus.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus.numWorkItemsStarted              0                       # number of work items this cpu started
system.switch_cpus.pred_regfile_reads           28471                       # number of predicate regfile reads
system.switch_cpus.pred_regfile_writes          13875                       # number of predicate regfile writes
system.switch_cpus.timesIdled                   94366                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus.vec_regfile_reads         93493929                       # number of vector regfile reads
system.switch_cpus.vec_regfile_writes        67375570                       # number of vector regfile writes
system.tol2bus.snoop_filter.hit_multi_requests         6304                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests      8880270                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops        14135                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests     17761570                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops          14135                       # Total number of snoops made to the snoop filter.
system.clk_domain.clock                          1000                       # Clock period in ticks
system.cpu.dcache.demand_hits::.cpu.data            5                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::.switch_cpus.data    721042013                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total        721042018                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data            5                       # number of overall hits
system.cpu.dcache.overall_hits::.switch_cpus.data    721042013                       # number of overall hits
system.cpu.dcache.overall_hits::total       721042018                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data            6                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::.switch_cpus.data     26004512                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total       26004518                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data            6                       # number of overall misses
system.cpu.dcache.overall_misses::.switch_cpus.data     26004512                       # number of overall misses
system.cpu.dcache.overall_misses::total      26004518                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.switch_cpus.data 314186058402                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total 314186058402                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.switch_cpus.data 314186058402                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total 314186058402                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data           11                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::.switch_cpus.data    747046525                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total    747046536                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data           11                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::.switch_cpus.data    747046525                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total    747046536                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.545455                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::.switch_cpus.data     0.034810                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.034810                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.545455                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::.switch_cpus.data     0.034810                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.034810                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.switch_cpus.data 12081.982481                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 12081.979693                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.switch_cpus.data 12081.982481                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 12081.979693                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs      8212236                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs           1494124                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs     5.496355                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.ghost_timestamp_misses            0                       # number of times timestamp policy causes a block to be inaccessible
system.cpu.dcache.ghost_commits                     0                       # number of cache lines moved from ghost to main
system.cpu.dcache.same_leapfrogs                    0                       # number of times leapfrogging occurs with a shared MSHR request
system.cpu.dcache.writebacks::.writebacks      8617226                       # number of writebacks
system.cpu.dcache.writebacks::total           8617226                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.switch_cpus.data     17386778                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total     17386778                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.switch_cpus.data     17386778                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total     17386778                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.switch_cpus.data      8617734                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total      8617734                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.switch_cpus.data      8617734                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total      8617734                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.switch_cpus.data 106153580267                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total 106153580267                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.switch_cpus.data 106153580267                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total 106153580267                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.switch_cpus.data     0.011536                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.011536                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.switch_cpus.data     0.011536                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.011536                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.switch_cpus.data 12318.038624                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 12318.038624                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.switch_cpus.data 12318.038624                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 12318.038624                       # average overall mshr miss latency
system.cpu.dcache.replacements                8617226                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data            5                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::.switch_cpus.data    557801106                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total       557801111                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data            6                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::.switch_cpus.data     16524469                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total      16524475                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.switch_cpus.data 203419768000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total 203419768000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data           11                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::.switch_cpus.data    574325575                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total    574325586                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.545455                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::.switch_cpus.data     0.028772                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.028772                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.switch_cpus.data 12310.215112                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 12310.210642                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.switch_cpus.data      9335755                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total      9335755                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.switch_cpus.data      7188714                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total      7188714                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.switch_cpus.data  88048626000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total  88048626000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.switch_cpus.data     0.012517                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.012517                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus.data 12248.174847                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 12248.174847                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.switch_cpus.data    163240907                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total      163240907                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.switch_cpus.data      9480018                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total      9480018                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.switch_cpus.data 110765785418                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total 110765785418                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.switch_cpus.data    172720925                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total    172720925                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.switch_cpus.data     0.054886                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.054886                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.switch_cpus.data 11684.132395                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 11684.132395                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.switch_cpus.data      8051023                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total      8051023                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.switch_cpus.data      1428995                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total      1428995                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.switch_cpus.data  18104474283                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total  18104474283                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.switch_cpus.data     0.008273                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.008273                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus.data 12669.375528                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 12669.375528                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteLineReq_misses::.switch_cpus.data           25                       # number of WriteLineReq misses
system.cpu.dcache.WriteLineReq_misses::total           25                       # number of WriteLineReq misses
system.cpu.dcache.WriteLineReq_miss_latency::.switch_cpus.data       504984                       # number of WriteLineReq miss cycles
system.cpu.dcache.WriteLineReq_miss_latency::total       504984                       # number of WriteLineReq miss cycles
system.cpu.dcache.WriteLineReq_accesses::.switch_cpus.data           25                       # number of WriteLineReq accesses(hits+misses)
system.cpu.dcache.WriteLineReq_accesses::total           25                       # number of WriteLineReq accesses(hits+misses)
system.cpu.dcache.WriteLineReq_miss_rate::.switch_cpus.data            1                       # miss rate for WriteLineReq accesses
system.cpu.dcache.WriteLineReq_miss_rate::total            1                       # miss rate for WriteLineReq accesses
system.cpu.dcache.WriteLineReq_avg_miss_latency::.switch_cpus.data 20199.360000                       # average WriteLineReq miss latency
system.cpu.dcache.WriteLineReq_avg_miss_latency::total 20199.360000                       # average WriteLineReq miss latency
system.cpu.dcache.WriteLineReq_mshr_misses::.switch_cpus.data           25                       # number of WriteLineReq MSHR misses
system.cpu.dcache.WriteLineReq_mshr_misses::total           25                       # number of WriteLineReq MSHR misses
system.cpu.dcache.WriteLineReq_mshr_miss_latency::.switch_cpus.data       479984                       # number of WriteLineReq MSHR miss cycles
system.cpu.dcache.WriteLineReq_mshr_miss_latency::total       479984                       # number of WriteLineReq MSHR miss cycles
system.cpu.dcache.WriteLineReq_mshr_miss_rate::.switch_cpus.data            1                       # mshr miss rate for WriteLineReq accesses
system.cpu.dcache.WriteLineReq_mshr_miss_rate::total            1                       # mshr miss rate for WriteLineReq accesses
system.cpu.dcache.WriteLineReq_avg_mshr_miss_latency::.switch_cpus.data 19199.360000                       # average WriteLineReq mshr miss latency
system.cpu.dcache.WriteLineReq_avg_mshr_miss_latency::total 19199.360000                       # average WriteLineReq mshr miss latency
system.cpu.dcache.SwapReq_hits::.switch_cpus.data          104                       # number of SwapReq hits
system.cpu.dcache.SwapReq_hits::total             104                       # number of SwapReq hits
system.cpu.dcache.SwapReq_misses::.switch_cpus.data            1                       # number of SwapReq misses
system.cpu.dcache.SwapReq_misses::total             1                       # number of SwapReq misses
system.cpu.dcache.SwapReq_miss_latency::.switch_cpus.data        13000                       # number of SwapReq miss cycles
system.cpu.dcache.SwapReq_miss_latency::total        13000                       # number of SwapReq miss cycles
system.cpu.dcache.SwapReq_accesses::.switch_cpus.data          105                       # number of SwapReq accesses(hits+misses)
system.cpu.dcache.SwapReq_accesses::total          105                       # number of SwapReq accesses(hits+misses)
system.cpu.dcache.SwapReq_miss_rate::.switch_cpus.data     0.009524                       # miss rate for SwapReq accesses
system.cpu.dcache.SwapReq_miss_rate::total     0.009524                       # miss rate for SwapReq accesses
system.cpu.dcache.SwapReq_avg_miss_latency::.switch_cpus.data        13000                       # average SwapReq miss latency
system.cpu.dcache.SwapReq_avg_miss_latency::total        13000                       # average SwapReq miss latency
system.cpu.dcache.SwapReq_mshr_misses::.switch_cpus.data            1                       # number of SwapReq MSHR misses
system.cpu.dcache.SwapReq_mshr_misses::total            1                       # number of SwapReq MSHR misses
system.cpu.dcache.SwapReq_mshr_miss_latency::.switch_cpus.data        12000                       # number of SwapReq MSHR miss cycles
system.cpu.dcache.SwapReq_mshr_miss_latency::total        12000                       # number of SwapReq MSHR miss cycles
system.cpu.dcache.SwapReq_mshr_miss_rate::.switch_cpus.data     0.009524                       # mshr miss rate for SwapReq accesses
system.cpu.dcache.SwapReq_mshr_miss_rate::total     0.009524                       # mshr miss rate for SwapReq accesses
system.cpu.dcache.SwapReq_avg_mshr_miss_latency::.switch_cpus.data        12000                       # average SwapReq mshr miss latency
system.cpu.dcache.SwapReq_avg_mshr_miss_latency::total        12000                       # average SwapReq mshr miss latency
system.cpu.dcache.ghosttags.tagsinuse               0                       # Cycle average of tags in use
system.cpu.dcache.ghosttags.total_refs              0                       # Total number of references to valid blocks.
system.cpu.dcache.ghosttags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dcache.ghosttags.avg_refs              nan                       # Average number of references to valid blocks.
system.cpu.dcache.ghosttags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.ghosttags.tag_accesses            0                       # Number of tag accesses
system.cpu.dcache.ghosttags.data_accesses            0                       # Number of data accesses
system.cpu.dcache.ghosttags.repl_invalid            0                       # Number of initial replacements
system.cpu.dcache.ghosttags.repl_valid_tag            0                       # Number of local replacements
system.cpu.dcache.ghosttags.repl_valid_data            0                       # Number of global replacements
system.cpu.dcache.ghosttags.power_state.pwrStateResidencyTicks::UNDEFINED 5965016579000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED 5965016579000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           511.946999                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs           729659882                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs           8617738                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             84.669536                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle      5357839911000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data     0.000976                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.switch_cpus.data   511.946024                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.000002                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.switch_cpus.data     0.999895                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.999896                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           23                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          463                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2           21                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3            2                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4            3                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses        5984990866                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses       5984990866                       # Number of data accesses
system.cpu.dcache.tags.repl_invalid                 0                       # Number of initial replacements
system.cpu.dcache.tags.repl_valid_tag               0                       # Number of local replacements
system.cpu.dcache.tags.repl_valid_data              0                       # Number of global replacements
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 5965016579000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.instHits                             0                       # ITB inst hits
system.cpu.dtb.instMisses                           0                       # ITB inst misses
system.cpu.dtb.readHits                             0                       # DTB read hits
system.cpu.dtb.readMisses                           0                       # DTB read misses
system.cpu.dtb.writeHits                            0                       # DTB write hits
system.cpu.dtb.writeMisses                          0                       # DTB write misses
system.cpu.dtb.inserts                              0                       # Number of times an entry is inserted into the TLB
system.cpu.dtb.flushTlb                             2                       # Number of times complete TLB was flushed
system.cpu.dtb.flushTlbMva                          0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flushTlbMvaAsid                      0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.flushTlbAsid                         0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flushedEntries                       0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.alignFaults                          0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.prefetchFaults                       0                       # Number of TLB faults due to prefetch
system.cpu.dtb.domainFaults                         0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.permsFaults                          0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.readAccesses                         0                       # DTB read accesses
system.cpu.dtb.writeAccesses                        0                       # DTB write accesses
system.cpu.dtb.instAccesses                         0                       # ITB inst accesses
system.cpu.dtb.hits                                 0                       # Total TLB (inst and data) hits
system.cpu.dtb.misses                               0                       # Total TLB (inst and data) misses
system.cpu.dtb.accesses                             0                       # Total TLB (inst and data) accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.instHits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.instMisses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.readHits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.readMisses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.writeHits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.writeMisses            0                       # DTB write misses
system.cpu.dtb.stage2_mmu.stage2_tlb.inserts            0                       # Number of times an entry is inserted into the TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbMva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flushedEntries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.alignFaults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetchFaults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.domainFaults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.permsFaults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.readAccesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.writeAccesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.instAccesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # Total TLB (inst and data) hits
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # Total TLB (inst and data) misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # Total TLB (inst and data) accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 5965016579000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 5965016579000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst           18                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::.switch_cpus.inst    448610074                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total        448610092                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst           18                       # number of overall hits
system.cpu.icache.overall_hits::.switch_cpus.inst    448610074                       # number of overall hits
system.cpu.icache.overall_hits::total       448610092                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst            2                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::.switch_cpus.inst       305145                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total         305147                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst            2                       # number of overall misses
system.cpu.icache.overall_misses::.switch_cpus.inst       305145                       # number of overall misses
system.cpu.icache.overall_misses::total        305147                       # number of overall misses
system.cpu.icache.demand_miss_latency::.switch_cpus.inst   3916327498                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total   3916327498                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.switch_cpus.inst   3916327498                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total   3916327498                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst           20                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::.switch_cpus.inst    448915219                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total    448915239                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst           20                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::.switch_cpus.inst    448915219                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total    448915239                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.100000                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::.switch_cpus.inst     0.000680                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000680                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.100000                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::.switch_cpus.inst     0.000680                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000680                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.switch_cpus.inst 12834.316466                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 12834.232347                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.switch_cpus.inst 12834.316466                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 12834.232347                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs          807                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                10                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    80.700000                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.ghost_timestamp_misses            0                       # number of times timestamp policy causes a block to be inaccessible
system.cpu.icache.ghost_commits                     0                       # number of cache lines moved from ghost to main
system.cpu.icache.same_leapfrogs                    0                       # number of times leapfrogging occurs with a shared MSHR request
system.cpu.icache.writebacks::.writebacks       263044                       # number of writebacks
system.cpu.icache.writebacks::total            263044                       # number of writebacks
system.cpu.icache.demand_mshr_hits::.switch_cpus.inst        41588                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total        41588                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.switch_cpus.inst        41588                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total        41588                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.switch_cpus.inst       263557                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total       263557                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.switch_cpus.inst       263557                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total       263557                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.switch_cpus.inst   3344498499                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total   3344498499                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.switch_cpus.inst   3344498499                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total   3344498499                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.switch_cpus.inst     0.000587                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000587                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.switch_cpus.inst     0.000587                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000587                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.switch_cpus.inst 12689.848871                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 12689.848871                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.switch_cpus.inst 12689.848871                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 12689.848871                       # average overall mshr miss latency
system.cpu.icache.replacements                 263044                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst           18                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::.switch_cpus.inst    448610074                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total       448610092                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst            2                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::.switch_cpus.inst       305145                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total        305147                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.switch_cpus.inst   3916327498                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total   3916327498                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst           20                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::.switch_cpus.inst    448915219                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total    448915239                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.100000                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::.switch_cpus.inst     0.000680                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000680                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.switch_cpus.inst 12834.316466                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 12834.232347                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.switch_cpus.inst        41588                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total        41588                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.switch_cpus.inst       263557                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total       263557                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.switch_cpus.inst   3344498499                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total   3344498499                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.switch_cpus.inst     0.000587                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000587                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus.inst 12689.848871                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 12689.848871                       # average ReadReq mshr miss latency
system.cpu.icache.ghosttags.tagsinuse               0                       # Cycle average of tags in use
system.cpu.icache.ghosttags.total_refs              0                       # Total number of references to valid blocks.
system.cpu.icache.ghosttags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.icache.ghosttags.avg_refs              nan                       # Average number of references to valid blocks.
system.cpu.icache.ghosttags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.ghosttags.tag_accesses            0                       # Number of tag accesses
system.cpu.icache.ghosttags.data_accesses            0                       # Number of data accesses
system.cpu.icache.ghosttags.repl_invalid            0                       # Number of initial replacements
system.cpu.icache.ghosttags.repl_valid_tag            0                       # Number of local replacements
system.cpu.icache.ghosttags.repl_valid_data            0                       # Number of global replacements
system.cpu.icache.ghosttags.power_state.pwrStateResidencyTicks::UNDEFINED 5965016579000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED 5965016579000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           501.896520                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs           448873651                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs            263559                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs           1703.123972                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle      5357839910000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst     0.288049                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_blocks::.switch_cpus.inst   501.608471                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.000563                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::.switch_cpus.inst     0.979704                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.980267                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1           20                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2           18                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3           38                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          436                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses        3591585471                       # Number of tag accesses
system.cpu.icache.tags.data_accesses       3591585471                       # Number of data accesses
system.cpu.icache.tags.repl_invalid                 0                       # Number of initial replacements
system.cpu.icache.tags.repl_valid_tag               0                       # Number of local replacements
system.cpu.icache.tags.repl_valid_data              0                       # Number of global replacements
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 5965016579000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.instHits                             0                       # ITB inst hits
system.cpu.itb.instMisses                           0                       # ITB inst misses
system.cpu.itb.readHits                             0                       # DTB read hits
system.cpu.itb.readMisses                           0                       # DTB read misses
system.cpu.itb.writeHits                            0                       # DTB write hits
system.cpu.itb.writeMisses                          0                       # DTB write misses
system.cpu.itb.inserts                              0                       # Number of times an entry is inserted into the TLB
system.cpu.itb.flushTlb                             2                       # Number of times complete TLB was flushed
system.cpu.itb.flushTlbMva                          0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flushTlbMvaAsid                      0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.flushTlbAsid                         0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flushedEntries                       0                       # Number of entries that have been flushed from TLB
system.cpu.itb.alignFaults                          0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.prefetchFaults                       0                       # Number of TLB faults due to prefetch
system.cpu.itb.domainFaults                         0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.permsFaults                          0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.readAccesses                         0                       # DTB read accesses
system.cpu.itb.writeAccesses                        0                       # DTB write accesses
system.cpu.itb.instAccesses                         0                       # ITB inst accesses
system.cpu.itb.hits                                 0                       # Total TLB (inst and data) hits
system.cpu.itb.misses                               0                       # Total TLB (inst and data) misses
system.cpu.itb.accesses                             0                       # Total TLB (inst and data) accesses
system.cpu.itb.stage2_mmu.stage2_tlb.instHits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.instMisses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.readHits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.readMisses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.writeHits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.writeMisses            0                       # DTB write misses
system.cpu.itb.stage2_mmu.stage2_tlb.inserts            0                       # Number of times an entry is inserted into the TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbMva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flushedEntries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.alignFaults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetchFaults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.domainFaults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.permsFaults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.readAccesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.writeAccesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.instAccesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # Total TLB (inst and data) hits
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # Total TLB (inst and data) misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # Total TLB (inst and data) accesses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 5965016579000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 5965016579000                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.numTransitions               1                       # Number of power state transitions
system.cpu.power_state.pwrStateResidencyTicks::ON 5357839919500                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.pwrStateResidencyTicks::OFF 607176659500                       # Cumulative time (in ticks) in various power states
system.cpu.thread0.numInsts                         0                       # Number of Instructions committed
system.cpu.thread0.numOps                           0                       # Number of Ops committed
system.cpu.thread0.numMemRefs                       0                       # Number of Memory References
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.l2.demand_hits::.switch_cpus.inst       262020                       # number of demand (read+write) hits
system.l2.demand_hits::.switch_cpus.data      8550882                       # number of demand (read+write) hits
system.l2.demand_hits::total                  8812902                       # number of demand (read+write) hits
system.l2.overall_hits::.switch_cpus.inst       262020                       # number of overall hits
system.l2.overall_hits::.switch_cpus.data      8550882                       # number of overall hits
system.l2.overall_hits::total                 8812902                       # number of overall hits
system.l2.demand_misses::.cpu.inst                  2                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data                  6                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus.inst         1535                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus.data        13202                       # number of demand (read+write) misses
system.l2.demand_misses::total                  14745                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst                 2                       # number of overall misses
system.l2.overall_misses::.cpu.data                 6                       # number of overall misses
system.l2.overall_misses::.switch_cpus.inst         1535                       # number of overall misses
system.l2.overall_misses::.switch_cpus.data        13202                       # number of overall misses
system.l2.overall_misses::total                 14745                       # number of overall misses
system.l2.demand_miss_latency::.switch_cpus.inst    120764000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.switch_cpus.data   1044205000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total       1164969000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.switch_cpus.inst    120764000                       # number of overall miss cycles
system.l2.overall_miss_latency::.switch_cpus.data   1044205000                       # number of overall miss cycles
system.l2.overall_miss_latency::total      1164969000                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst                2                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data                6                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus.inst       263555                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus.data      8564084                       # number of demand (read+write) accesses
system.l2.demand_accesses::total              8827647                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst               2                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data               6                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus.inst       263555                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus.data      8564084                       # number of overall (read+write) accesses
system.l2.overall_accesses::total             8827647                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst               1                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data               1                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus.inst     0.005824                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus.data     0.001542                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.001670                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst              1                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data              1                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus.inst     0.005824                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus.data     0.001542                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.001670                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.switch_cpus.inst 78673.615635                       # average overall miss latency
system.l2.demand_avg_miss_latency::.switch_cpus.data 79094.455386                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 79007.731434                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus.inst 78673.615635                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus.data 79094.455386                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 79007.731434                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.unused_prefetches                       274                       # number of HardPF blocks evicted w/o reference
system.l2.ghost_timestamp_misses                    0                       # number of times timestamp policy causes a block to be inaccessible
system.l2.ghost_commits                             0                       # number of cache lines moved from ghost to main
system.l2.same_leapfrogs                            0                       # number of times leapfrogging occurs with a shared MSHR request
system.l2.demand_mshr_hits::.switch_cpus.data         3351                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                3351                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.switch_cpus.data         3351                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total               3351                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.switch_cpus.inst         1535                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.switch_cpus.data         9851                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total             11386                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.l2.prefetcher        35026                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus.inst         1535                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus.data         9851                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total            46412                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.switch_cpus.inst    105414000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.switch_cpus.data    810141500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total    915555500                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.l2.prefetcher   1497865667                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus.inst    105414000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus.data    810141500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total   2413421167                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.switch_cpus.inst     0.005824                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.switch_cpus.data     0.001150                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.001290                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus.inst     0.005824                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus.data     0.001150                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.005258                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.switch_cpus.inst 68673.615635                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.switch_cpus.data 82239.518831                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 80410.635869                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.l2.prefetcher 42764.394079                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus.inst 68673.615635                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus.data 82239.518831                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 51999.938960                       # average overall mshr miss latency
system.l2.replacements                              0                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks      5798155                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total          5798155                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks      5798155                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total      5798155                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks      3082114                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total          3082114                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks      3082114                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total      3082114                       # number of WritebackClean accesses(hits+misses)
system.l2.HardPFReq_mshr_misses::.l2.prefetcher        35026                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_misses::total          35026                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_miss_latency::.l2.prefetcher   1497865667                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_latency::total   1497865667                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_avg_mshr_miss_latency::.l2.prefetcher 42764.394079                       # average HardPFReq mshr miss latency
system.l2.HardPFReq_avg_mshr_miss_latency::total 42764.394079                       # average HardPFReq mshr miss latency
system.l2.UpgradeReq_hits::.switch_cpus.data            3                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                    3                       # number of UpgradeReq hits
system.l2.UpgradeReq_accesses::.switch_cpus.data            3                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total                3                       # number of UpgradeReq accesses(hits+misses)
system.l2.ReadExReq_hits::.switch_cpus.data      1371626                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total               1371626                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.switch_cpus.data         3831                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                3831                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.switch_cpus.data    214916000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total     214916000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.switch_cpus.data      1375457                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total           1375457                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.switch_cpus.data     0.002785                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.002785                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.switch_cpus.data 56099.190812                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 56099.190812                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_hits::.switch_cpus.data         2897                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::total             2897                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_misses::.switch_cpus.data          934                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total            934                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.switch_cpus.data     91757500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total     91757500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.switch_cpus.data     0.000679                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.000679                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.switch_cpus.data 98241.434690                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 98241.434690                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.switch_cpus.inst       262020                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total             262020                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst            2                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.switch_cpus.inst         1535                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total             1537                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.switch_cpus.inst    120764000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total    120764000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst            2                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.switch_cpus.inst       263555                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total         263557                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst            1                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.switch_cpus.inst     0.005824                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.005832                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.switch_cpus.inst 78673.615635                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 78571.242681                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.switch_cpus.inst         1535                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total         1535                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.switch_cpus.inst    105414000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total    105414000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.switch_cpus.inst     0.005824                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.005824                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.switch_cpus.inst 68673.615635                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 68673.615635                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.switch_cpus.data      7179256                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total           7179256                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data            6                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.switch_cpus.data         9371                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total            9377                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.switch_cpus.data    829289000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total    829289000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data            6                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.switch_cpus.data      7188627                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total       7188633                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data            1                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.switch_cpus.data     0.001304                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.001304                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.switch_cpus.data 88495.251307                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 88438.626426                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.switch_cpus.data          454                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total          454                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.switch_cpus.data         8917                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total         8917                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.switch_cpus.data    718384000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total    718384000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.switch_cpus.data     0.001240                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.001240                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus.data 80563.418190                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 80563.418190                       # average ReadSharedReq mshr miss latency
system.l2.InvalidateReq_hits::.switch_cpus.data        53586                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::total             53586                       # number of InvalidateReq hits
system.l2.InvalidateReq_misses::.switch_cpus.data           62                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::total              62                       # number of InvalidateReq misses
system.l2.InvalidateReq_miss_latency::.switch_cpus.data      1335500                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_miss_latency::total      1335500                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_accesses::.switch_cpus.data        53648                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::total         53648                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_miss_rate::.switch_cpus.data     0.001156                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::total     0.001156                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_miss_latency::.switch_cpus.data 21540.322581                       # average InvalidateReq miss latency
system.l2.InvalidateReq_avg_miss_latency::total 21540.322581                       # average InvalidateReq miss latency
system.l2.InvalidateReq_mshr_hits::.switch_cpus.data           36                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_hits::total           36                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_misses::.switch_cpus.data           26                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::total           26                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_miss_latency::.switch_cpus.data       498500                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::total       498500                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_rate::.switch_cpus.data     0.000485                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::total     0.000485                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_mshr_miss_latency::.switch_cpus.data 19173.076923                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::total 19173.076923                       # average InvalidateReq mshr miss latency
system.l2.ghosttags.tagsinuse                       0                       # Cycle average of tags in use
system.l2.ghosttags.total_refs                      0                       # Total number of references to valid blocks.
system.l2.ghosttags.sampled_refs                    0                       # Sample count of references to valid blocks.
system.l2.ghosttags.avg_refs                      nan                       # Average number of references to valid blocks.
system.l2.ghosttags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.l2.ghosttags.tag_accesses                    0                       # Number of tag accesses
system.l2.ghosttags.data_accesses                   0                       # Number of data accesses
system.l2.ghosttags.repl_invalid                    0                       # Number of initial replacements
system.l2.ghosttags.repl_valid_tag                  0                       # Number of local replacements
system.l2.ghosttags.repl_valid_data                 0                       # Number of global replacements
system.l2.ghosttags.power_state.pwrStateResidencyTicks::UNDEFINED 5965016579000                       # Cumulative time (in ticks) in various power states
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED 5965016579000                       # Cumulative time (in ticks) in various power states
system.l2.prefetcher.pfIssued                19986286                       # number of hwpf issued
system.l2.prefetcher.pfIdentified            20054096                       # number of prefetch candidates identified
system.l2.prefetcher.pfBufferHit                48470                       # number of redundant prefetches already in prefetch queue
system.l2.prefetcher.pfInCache                      0                       # number of redundant prefetches already in cache/mshr dropped
system.l2.prefetcher.pfRemovedFull                  0                       # number of prefetches dropped due to prefetch queue size
system.l2.prefetcher.pfSpanPage               2491056                       # number of prefetches that crossed the page
system.l2.prefetcher.power_state.pwrStateResidencyTicks::UNDEFINED 5965016579000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                 26956.326098                       # Cycle average of tags in use
system.l2.tags.total_refs                    17779051                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                     85937                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                    206.884706                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle              5357839910000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks     581.686797                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst         2.000000                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data         1.090970                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.l2.prefetcher 17625.183456                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus.inst  1378.680744                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus.data  7367.684131                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.004438                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.000015                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.000008                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.l2.prefetcher     0.134469                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus.inst     0.010518                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus.data     0.056211                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.205660                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1022         20319                       # Occupied blocks per task id
system.l2.tags.occ_task_id_blocks::1024         11996                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::3            1                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::4        20318                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1            2                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2           24                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3           96                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4        11874                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1022     0.155022                       # Percentage of cache occupancy per task id
system.l2.tags.occ_task_id_percent::1024     0.091522                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                 284271009                       # Number of tag accesses
system.l2.tags.data_accesses                284271009                       # Number of data accesses
system.l2.tags.repl_invalid                         0                       # Number of initial replacements
system.l2.tags.repl_valid_tag                       0                       # Number of local replacements
system.l2.tags.repl_valid_data                      0                       # Number of global replacements
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED 5965016579000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.avgPriority_.l2.prefetcher::samples     20891.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus.inst::samples      1535.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus.data::samples      9857.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000017492                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000001004116                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds            0                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds            0                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              215500                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState                  0                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                       32283                       # Number of read requests accepted
system.mem_ctrls.writeReqs                          0                       # Number of write requests accepted
system.mem_ctrls.readBursts                     32283                       # Number of controller read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                        0                       # Number of controller write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                      0                       # Number of controller read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of controller write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.avgRdQLen                       1.01                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                       0.00                       # Average write queue length when enqueuing
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                 32283                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                    0                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                   17615                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                    3219                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                    1818                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                    1574                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                    1328                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                    1331                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                    1222                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                    1107                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                     912                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                     570                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                    433                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                    489                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                    199                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                    150                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                    124                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                     96                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                     66                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                     30                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::32                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::33                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::34                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::35                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::36                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::37                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::38                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::39                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::40                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::41                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::42                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::43                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::44                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::45                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::46                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::47                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::48                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::49                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::50                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::51                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::52                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::53                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::54                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::55                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::56                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::57                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::58                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::59                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::60                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::61                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::62                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::63                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::64                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::65                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::66                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::67                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::68                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::69                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::70                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::71                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::72                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::73                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::74                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::75                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::76                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::77                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::78                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::79                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::80                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::81                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::82                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::83                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::84                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::85                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::86                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::87                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::88                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::89                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::90                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::91                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::92                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::93                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::94                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::95                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::96                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::97                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::98                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::99                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::100                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::101                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::102                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::103                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::104                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::105                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::106                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::107                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::108                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::109                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::110                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::111                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::112                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::113                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::114                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::115                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::116                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::117                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::118                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::119                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::120                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::121                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::122                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::123                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::124                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::125                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::126                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::127                     0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue
system.mem_ctrls.bytesReadSys                 2066112                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                    0                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBWSys                      3.40                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.totGap                  606839367000                       # Total gap between requests
system.mem_ctrls.avgGap                   18797489.92                       # Average gap between requests
system.mem_ctrls.requestorReadBytes::.l2.prefetcher      1337024                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.switch_cpus.inst        98240                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.switch_cpus.data       630848                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadRate::.l2.prefetcher 2202034.543094379827                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.switch_cpus.inst 161798.048137948092                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.switch_cpus.data 1038985.902603097260                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadAccesses::.l2.prefetcher        20891                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.switch_cpus.inst         1535                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.switch_cpus.data         9857                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadTotalLat::.l2.prefetcher    838448739                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.switch_cpus.inst     41905655                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.switch_cpus.data    404209710                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadAvgLat::.l2.prefetcher     40134.45                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.switch_cpus.inst     27300.10                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.switch_cpus.data     41007.38                       # Per-requestor read average memory access latency
system.mem_ctrls.dram.bytes_read::.cpu.inst          128                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu.data          384                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.l2.prefetcher      1337024                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.switch_cpus.inst        98240                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.switch_cpus.data       630848                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::total       2066624                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.cpu.inst          128                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.switch_cpus.inst        98240                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::total        98368                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.num_reads::.cpu.inst            2                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu.data            6                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.l2.prefetcher        20891                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.switch_cpus.inst         1535                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.switch_cpus.data         9857                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::total          32291                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.bw_read::.cpu.inst          211                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu.data          632                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.l2.prefetcher      2202035                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.switch_cpus.inst       161798                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.switch_cpus.data      1038986                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::total          3403662                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.cpu.inst          211                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.switch_cpus.inst       161798                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::total       162009                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.inst          211                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.data          632                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.l2.prefetcher      2202035                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.switch_cpus.inst       161798                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.switch_cpus.data      1038986                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::total         3403662                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.readBursts                32283                       # Number of DRAM read bursts
system.mem_ctrls.dram.writeBursts                   0                       # Number of DRAM write bursts
system.mem_ctrls.dram.perBankRdBursts::0          850                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::1          923                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::2         1195                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::3         1352                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::4         1370                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::5         1341                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::6         1245                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::7          904                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::8          903                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::9          895                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::10         1056                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::11          929                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::12          957                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::13          941                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::14          949                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::15         1032                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::16          987                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::17          849                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::18          946                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::19          977                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::20         1196                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::21         1135                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::22         1034                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::23         1109                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::24          976                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::25          888                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::26         1143                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::27          982                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::28          974                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::29          766                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::30          711                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::31          768                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::0            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::1            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::2            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::3            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::4            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::5            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::6            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::7            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::8            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::9            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::10            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::11            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::12            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::13            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::14            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::15            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::16            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::17            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::18            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::19            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::20            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::21            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::22            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::23            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::24            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::25            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::26            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::27            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::28            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::29            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::30            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::31            0                       # Per bank write bursts
system.mem_ctrls.dram.totQLat               719869868                       # Total ticks spent queuing
system.mem_ctrls.dram.totBusLat             107566956                       # Total ticks spent in databus transfers
system.mem_ctrls.dram.totMemAccLat         1284564104                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.dram.avgQLat                22298.73                       # Average queueing delay per DRAM burst
system.mem_ctrls.dram.avgBusLat               3332.00                       # Average bus latency per DRAM burst
system.mem_ctrls.dram.avgMemAccLat           39790.73                       # Average memory access latency per DRAM burst
system.mem_ctrls.dram.readRowHits               22747                       # Number of row buffer hits during reads
system.mem_ctrls.dram.writeRowHits                  0                       # Number of row buffer hits during writes
system.mem_ctrls.dram.readRowHitRate            70.46                       # Row buffer hit rate for reads
system.mem_ctrls.dram.writeRowHitRate             nan                       # Row buffer hit rate for writes
system.mem_ctrls.dram.bytesPerActivate::samples         9536                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::mean   216.664430                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::gmean   105.703434                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::stdev   331.596305                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::0-127         7406     77.66%     77.66% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::128-255          375      3.93%     81.60% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::256-383          138      1.45%     83.04% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::384-511          105      1.10%     84.14% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::512-639           91      0.95%     85.10% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::640-767           80      0.84%     85.94% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::768-895           70      0.73%     86.67% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::896-1023           66      0.69%     87.36% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::1024-1151         1205     12.64%    100.00% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::total         9536                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesRead               2066112                       # Total number of bytes read from DRAM
system.mem_ctrls.dram.bytesWritten                  0                       # Total number of bytes written to DRAM
system.mem_ctrls.dram.avgRdBW                3.402818                       # Average DRAM read bandwidth in MiBytes/s
system.mem_ctrls.dram.avgWrBW                       0                       # Average DRAM write bandwidth in MiBytes/s
system.mem_ctrls.dram.peakBW                 19207.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.dram.busUtil                    0.02                       # Data bus utilization in percentage
system.mem_ctrls.dram.busUtilRead                0.02                       # Data bus utilization in percentage for reads
system.mem_ctrls.dram.busUtilWrite               0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls.dram.pageHitRate               70.46                       # Row buffer hit rate, read and write combined
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED 5965016579000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.dram.rank0.actEnergy    8286524.064000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank0.preEnergy    14628902.097599                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank0.readEnergy   46195962.220804                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank0.writeEnergy             0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank0.refreshEnergy 52705919179.943367                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank0.actBackEnergy 19029389972.080215                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank0.preBackEnergy 185045400796.473297                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank0.totalEnergy  256849821336.881683                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank0.averagePower   423.023206                       # Core power per rank (mW)
system.mem_ctrls.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE 565826506559                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::REF  27294400000                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT  14055752941                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.actEnergy    6583685.472000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank1.preEnergy    11622737.044799                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank1.readEnergy   42353155.958404                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank1.writeEnergy             0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank1.refreshEnergy 52705919179.943367                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank1.actBackEnergy 18118354913.923458                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank1.preBackEnergy 185674309612.279968                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank1.totalEnergy  256559143284.630554                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank1.averagePower   422.544469                       # Core power per rank (mW)
system.mem_ctrls.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank1.pwrStateTime::IDLE 567758430813                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::REF  27294400000                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT  12123828687                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED 5965016579000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp              31352                       # Transaction distribution
system.membus.trans_dist::ReadExReq               939                       # Transaction distribution
system.membus.trans_dist::ReadExResp              939                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         31352                       # Transaction distribution
system.membus.trans_dist::InvalidateReq            26                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side_port::system.mem_ctrls.port        64608                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count::total                  64608                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_size_system.l2.mem_side_port::system.mem_ctrls.port      2066624                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size::total                 2066624                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples             32317                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                   32317    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total               32317                       # Request fanout histogram
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED 5965016579000                       # Cumulative time (in ticks) in various power states
system.membus.reqLayer0.occupancy            45864458                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (%)
system.membus.respLayer1.occupancy          170483927                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.0                       # Layer utilization (%)
system.switch_cpus.branchPred.lookups       504527346                       # Number of BP lookups
system.switch_cpus.branchPred.condPredicted    327629891                       # Number of conditional branches predicted
system.switch_cpus.branchPred.condIncorrect     28441721                       # Number of conditional branches incorrect
system.switch_cpus.branchPred.BTBLookups    227272679                       # Number of BTB lookups
system.switch_cpus.branchPred.BTBHits       223056136                       # Number of BTB hits
system.switch_cpus.branchPred.BTBHitPct     98.144721                       # BTB Hit Percentage
system.switch_cpus.branchPred.RASUsed        73761798                       # Number of times the RAS was used to get a target.
system.switch_cpus.branchPred.RASIncorrect         2896                       # Number of incorrect RAS predictions.
system.switch_cpus.branchPred.indirectLookups       183789                       # Number of indirect predictor lookups.
system.switch_cpus.branchPred.indirectHits       135075                       # Number of indirect target hits.
system.switch_cpus.branchPred.indirectMisses        48714                       # Number of indirect misses.
system.switch_cpus.branchPred.indirectMispredicted          246                       # Number of mispredicted indirect branches.
system.switch_cpus.commit.commitSquashedInsts    772871381                       # The number of squashed insts skipped by commit
system.switch_cpus.commit.commitNonSpecStalls         4714                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus.commit.branchMispredicts     28064965                       # The number of times a branch was mispredicted
system.switch_cpus.commit.numCommittedDist::samples   1101530790                       # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::mean     1.945017                       # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::stdev     2.751916                       # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::0    509192794     46.23%     46.23% # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::1    215885336     19.60%     65.82% # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::2    100846285      9.16%     74.98% # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::3     44761749      4.06%     79.04% # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::4     33103164      3.01%     82.05% # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::5     18863504      1.71%     83.76% # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::6     22195062      2.01%     85.78% # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::7     22730561      2.06%     87.84% # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::8    133952335     12.16%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::total   1101530790                       # Number of insts commited each cycle
system.switch_cpus.commit.instsCommitted   2002509318                       # Number of instructions committed
system.switch_cpus.commit.opsCommitted     2142496308                       # Number of ops (including micro ops) committed
system.switch_cpus.commit.memRefs           653859913                       # Number of memory references committed
system.switch_cpus.commit.loads             481321150                       # Number of loads committed
system.switch_cpus.commit.amos                    105                       # Number of atomic instructions committed
system.switch_cpus.commit.membars                 101                       # Number of memory barriers committed
system.switch_cpus.commit.branches          307531622                       # Number of branches committed
system.switch_cpus.commit.vector             92171382                       # Number of committed Vector instructions.
system.switch_cpus.commit.floating                  0                       # Number of committed floating point instructions.
system.switch_cpus.commit.integer          1937756378                       # Number of committed integer instructions.
system.switch_cpus.commit.functionCalls      52641523                       # Number of function calls committed.
system.switch_cpus.commit.committedInstType_0::No_OpClass         4975      0.00%      0.00% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::IntAlu   1404360915     65.55%     65.55% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::IntMult     30886961      1.44%     66.99% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::IntDiv      9615127      0.45%     67.44% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::FloatAdd       721611      0.03%     67.47% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::FloatCmp       455688      0.02%     67.49% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::FloatCvt       777411      0.04%     67.53% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::FloatMult            0      0.00%     67.53% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::FloatMultAcc            0      0.00%     67.53% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::FloatDiv         8569      0.00%     67.53% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::FloatMisc      4491471      0.21%     67.74% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::FloatSqrt            0      0.00%     67.74% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdAdd       595607      0.03%     67.77% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdAddAcc            0      0.00%     67.77% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdAlu     16883371      0.79%     68.56% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdCmp       272559      0.01%     68.57% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdCvt       704581      0.03%     68.60% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdMisc      6262051      0.29%     68.89% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdMult            0      0.00%     68.89% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdMultAcc            0      0.00%     68.89% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdShift     12595498      0.59%     69.48% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdShiftAcc            0      0.00%     69.48% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdDiv            0      0.00%     69.48% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdSqrt            0      0.00%     69.48% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdFloatAdd            0      0.00%     69.48% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdFloatAlu            0      0.00%     69.48% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdFloatCmp            0      0.00%     69.48% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdFloatCvt            0      0.00%     69.48% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdFloatDiv            0      0.00%     69.48% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdFloatMisc            0      0.00%     69.48% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdFloatMult            0      0.00%     69.48% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     69.48% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     69.48% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdReduceAdd            0      0.00%     69.48% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdReduceAlu            0      0.00%     69.48% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdReduceCmp            0      0.00%     69.48% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     69.48% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     69.48% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdAes            0      0.00%     69.48% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdAesMix            0      0.00%     69.48% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdSha1Hash            0      0.00%     69.48% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     69.48% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdSha256Hash            0      0.00%     69.48% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     69.48% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdShaSigma2            0      0.00%     69.48% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdShaSigma3            0      0.00%     69.48% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdPredAlu            0      0.00%     69.48% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::MemRead    481321150     22.47%     91.95% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::MemWrite    172538763      8.05%    100.00% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::total   2142496308                       # Class of committed instruction
system.switch_cpus.commit.commitEligibleSamples    133952335                       # number cycles where commit BW limit reached
system.switch_cpus.decode.idleCycles        401444825                       # Number of cycles decode is idle
system.switch_cpus.decode.blockedCycles     217559213                       # Number of cycles decode is blocked
system.switch_cpus.decode.runCycles         526050950                       # Number of cycles decode is running
system.switch_cpus.decode.unblockCycles      40653009                       # Number of cycles decode is unblocking
system.switch_cpus.decode.squashCycles       28146673                       # Number of cycles decode is squashing
system.switch_cpus.decode.branchResolved    215957837                       # Number of times decode resolved a  branch
system.switch_cpus.decode.branchMispred        385134                       # Number of times decode detected a branch misprediction
system.switch_cpus.decode.decodedInsts     3175837070                       # Number of instructions handled by decode
system.switch_cpus.decode.squashedInsts       1566203                       # Number of squashed instructions handled by decode
system.switch_cpus.dtb.instHits                     0                       # ITB inst hits
system.switch_cpus.dtb.instMisses                   0                       # ITB inst misses
system.switch_cpus.dtb.readHits                     0                       # DTB read hits
system.switch_cpus.dtb.readMisses                   0                       # DTB read misses
system.switch_cpus.dtb.writeHits                    0                       # DTB write hits
system.switch_cpus.dtb.writeMisses                  0                       # DTB write misses
system.switch_cpus.dtb.inserts                      0                       # Number of times an entry is inserted into the TLB
system.switch_cpus.dtb.flushTlb                     2                       # Number of times complete TLB was flushed
system.switch_cpus.dtb.flushTlbMva                  0                       # Number of times TLB was flushed by MVA
system.switch_cpus.dtb.flushTlbMvaAsid              0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.dtb.flushTlbAsid                 0                       # Number of times TLB was flushed by ASID
system.switch_cpus.dtb.flushedEntries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus.dtb.alignFaults                  0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.dtb.prefetchFaults               0                       # Number of TLB faults due to prefetch
system.switch_cpus.dtb.domainFaults                 0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.dtb.permsFaults                  0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.dtb.readAccesses                 0                       # DTB read accesses
system.switch_cpus.dtb.writeAccesses                0                       # DTB write accesses
system.switch_cpus.dtb.instAccesses                 0                       # ITB inst accesses
system.switch_cpus.dtb.hits                         0                       # Total TLB (inst and data) hits
system.switch_cpus.dtb.misses                       0                       # Total TLB (inst and data) misses
system.switch_cpus.dtb.accesses                     0                       # Total TLB (inst and data) accesses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.instHits            0                       # ITB inst hits
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.instMisses            0                       # ITB inst misses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.readHits            0                       # DTB read hits
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.readMisses            0                       # DTB read misses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.writeHits            0                       # DTB write hits
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.writeMisses            0                       # DTB write misses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.inserts            0                       # Number of times an entry is inserted into the TLB
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.flushTlb            0                       # Number of times complete TLB was flushed
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.flushTlbMva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.flushedEntries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.alignFaults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.prefetchFaults            0                       # Number of TLB faults due to prefetch
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.domainFaults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.permsFaults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.readAccesses            0                       # DTB read accesses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.writeAccesses            0                       # DTB write accesses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.instAccesses            0                       # ITB inst accesses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.hits            0                       # Total TLB (inst and data) hits
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.misses            0                       # Total TLB (inst and data) misses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.accesses            0                       # Total TLB (inst and data) accesses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 5965016579000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.dtb.walker.walks                 0                       # Table walker walks requested
system.switch_cpus.dtb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 5965016579000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.fetch.icacheStallCycles    468465142                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus.fetch.insts             3081288127                       # Number of instructions fetch has processed
system.switch_cpus.fetch.branches           504527346                       # Number of branches that fetch encountered
system.switch_cpus.fetch.predictedBranches    296953009                       # Number of branches that fetch has predicted taken
system.switch_cpus.fetch.cycles             716857306                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus.fetch.squashCycles        57048664                       # Number of cycles fetch has spent squashing
system.switch_cpus.fetch.miscStallCycles         1372                       # Number of cycles fetch has spent waiting on interrupts,or bad addresses, or out of MSHRs
system.switch_cpus.fetch.pendingTrapStallCycles         6460                       # Number of stall cycles due to pending traps
system.switch_cpus.fetch.icacheWaitRetryStallCycles           61                       # Number of stall cycles due to full MSHR
system.switch_cpus.fetch.cacheLines         448915220                       # Number of cache lines fetched
system.switch_cpus.fetch.icacheSquashes      11265559                       # Number of outstanding Icache misses that were squashed
system.switch_cpus.fetch.nisnDist::samples   1213854673                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::mean      2.705260                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::stdev     3.203958                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::0        588512805     48.48%     48.48% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::1         70478922      5.81%     54.29% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::2         61035132      5.03%     59.32% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::3         56980801      4.69%     64.01% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::4         69947064      5.76%     69.77% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::5         31474583      2.59%     72.37% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::6         73704620      6.07%     78.44% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::7         52853690      4.35%     82.79% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::8        208867056     17.21%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::total   1213854673                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.branchRate          0.415470                       # Number of branch fetches per cycle
system.switch_cpus.fetch.rate                2.537388                       # Number of inst fetches per cycle
system.switch_cpus.itb.instHits                     0                       # ITB inst hits
system.switch_cpus.itb.instMisses                   0                       # ITB inst misses
system.switch_cpus.itb.readHits                     0                       # DTB read hits
system.switch_cpus.itb.readMisses                   0                       # DTB read misses
system.switch_cpus.itb.writeHits                    0                       # DTB write hits
system.switch_cpus.itb.writeMisses                  0                       # DTB write misses
system.switch_cpus.itb.inserts                      0                       # Number of times an entry is inserted into the TLB
system.switch_cpus.itb.flushTlb                     2                       # Number of times complete TLB was flushed
system.switch_cpus.itb.flushTlbMva                  0                       # Number of times TLB was flushed by MVA
system.switch_cpus.itb.flushTlbMvaAsid              0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.itb.flushTlbAsid                 0                       # Number of times TLB was flushed by ASID
system.switch_cpus.itb.flushedEntries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus.itb.alignFaults                  0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.itb.prefetchFaults               0                       # Number of TLB faults due to prefetch
system.switch_cpus.itb.domainFaults                 0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.itb.permsFaults                  0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.itb.readAccesses                 0                       # DTB read accesses
system.switch_cpus.itb.writeAccesses                0                       # DTB write accesses
system.switch_cpus.itb.instAccesses                 0                       # ITB inst accesses
system.switch_cpus.itb.hits                         0                       # Total TLB (inst and data) hits
system.switch_cpus.itb.misses                       0                       # Total TLB (inst and data) misses
system.switch_cpus.itb.accesses                     0                       # Total TLB (inst and data) accesses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.instHits            0                       # ITB inst hits
system.switch_cpus.itb.stage2_mmu.stage2_tlb.instMisses            0                       # ITB inst misses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.readHits            0                       # DTB read hits
system.switch_cpus.itb.stage2_mmu.stage2_tlb.readMisses            0                       # DTB read misses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.writeHits            0                       # DTB write hits
system.switch_cpus.itb.stage2_mmu.stage2_tlb.writeMisses            0                       # DTB write misses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.inserts            0                       # Number of times an entry is inserted into the TLB
system.switch_cpus.itb.stage2_mmu.stage2_tlb.flushTlb            0                       # Number of times complete TLB was flushed
system.switch_cpus.itb.stage2_mmu.stage2_tlb.flushTlbMva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus.itb.stage2_mmu.stage2_tlb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.itb.stage2_mmu.stage2_tlb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus.itb.stage2_mmu.stage2_tlb.flushedEntries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus.itb.stage2_mmu.stage2_tlb.alignFaults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.itb.stage2_mmu.stage2_tlb.prefetchFaults            0                       # Number of TLB faults due to prefetch
system.switch_cpus.itb.stage2_mmu.stage2_tlb.domainFaults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.itb.stage2_mmu.stage2_tlb.permsFaults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.itb.stage2_mmu.stage2_tlb.readAccesses            0                       # DTB read accesses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.writeAccesses            0                       # DTB write accesses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.instAccesses            0                       # ITB inst accesses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.hits            0                       # Total TLB (inst and data) hits
system.switch_cpus.itb.stage2_mmu.stage2_tlb.misses            0                       # Total TLB (inst and data) misses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.accesses            0                       # Total TLB (inst and data) accesses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 5965016579000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.itb.walker.walks                 0                       # Table walker walks requested
system.switch_cpus.itb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 5965016579000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.lsq0.forwLoads            25582755                       # Number of loads that had data forwarded from stores
system.switch_cpus.lsq0.squashedLoads       183257009                       # Number of loads squashed
system.switch_cpus.lsq0.ignoredResponses       240401                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus.lsq0.memOrderViolation       102122                       # Number of memory ordering violations
system.switch_cpus.lsq0.squashedStores       43005408                       # Number of stores squashed
system.switch_cpus.lsq0.rescheduledLoads     13132564                       # Number of loads that were rescheduled
system.switch_cpus.lsq0.blockedByCache        1360105                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus.power_state.pwrStateResidencyTicks::OFF 607176669500                       # Cumulative time (in ticks) in various power states
system.switch_cpus.rename.squashCycles       28146673                       # Number of cycles rename is squashing
system.switch_cpus.rename.idleCycles        422927193                       # Number of cycles rename is idle
system.switch_cpus.rename.blockCycles       142305386                       # Number of cycles rename is blocking
system.switch_cpus.rename.serializeStallCycles      3885052                       # count of cycles rename stalledfor serializing inst
system.switch_cpus.rename.runCycles         541890243                       # Number of cycles rename is running
system.switch_cpus.rename.unblockCycles      74700123                       # Number of cycles rename is unblocking
system.switch_cpus.rename.renamedInsts     3084131967                       # Number of instructions processed by rename
system.switch_cpus.rename.ROBFullEvents         44391                       # Number of times rename has blocked due to ROB full
system.switch_cpus.rename.IQFullEvents       42891033                       # Number of times rename has blocked due to IQ full
system.switch_cpus.rename.LQFullEvents       17674880                       # Number of times rename has blocked due to LQ full
system.switch_cpus.rename.SQFullEvents       10109147                       # Number of times rename has blocked due to SQ full
system.switch_cpus.rename.renamedOperands   3462612735                       # Number of destination operands rename has renamed
system.switch_cpus.rename.lookups          5002330238                       # Number of register rename lookups that rename has made
system.switch_cpus.rename.intLookups       3745001619                       # Number of integer rename lookups
system.switch_cpus.rename.vecLookups         96251451                       # Number of vector rename lookups
system.switch_cpus.rename.vecPredLookups        28694                       # Number of vector predicate rename lookups
system.switch_cpus.rename.committedMaps    2339490823                       # Number of HB maps that are committed
system.switch_cpus.rename.undoneMaps       1123121874                       # Number of HB maps that are undone due to squashing
system.switch_cpus.rename.serializing          200120                       # count of serializing insts renamed
system.switch_cpus.rename.tempSerializing         5303                       # count of temporary serializing insts renamed
system.switch_cpus.rename.skidInsts         112734341                       # count of insts added to the skid buffer
system.switch_cpus.rob.reads               3882944896                       # The number of ROB reads
system.switch_cpus.rob.writes              5943679729                       # The number of ROB writes
system.switch_cpus.thread0.numInsts        2000000001                       # Number of Instructions committed
system.switch_cpus.thread0.numOps          2139986991                       # Number of Ops committed
system.switch_cpus.thread0.numMemRefs               0                       # Number of Memory References
system.tol2bus.trans_dist::ReadResp           7452192                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty      5798155                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean      3082115                       # Transaction distribution
system.tol2bus.trans_dist::HardPFReq            41756                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq               3                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp              3                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq          1375457                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp         1375457                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq        263559                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq      7188633                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateReq        53648                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateResp        53648                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side_port::system.l2.cpu_side_port       790160                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port     25852708                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count::total              26642868                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side_port::system.l2.cpu_side_port     33702464                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port   1099604224                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size::total             1133306688                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.snoops                           41758                       # Total snoops (count)
system.tol2bus.snoopTraffic                       128                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples          8923056                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.002291                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.047805                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                8902617     99.77%     99.77% # Request fanout histogram
system.tol2bus.snoop_fanout::1                  20439      0.23%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total            8923056                       # Request fanout histogram
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED 5965016579000                       # Cumulative time (in ticks) in various power states
system.tol2bus.reqLayer0.occupancy        17761051000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              2.9                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy         399046064                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.1                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy       12872957987                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             2.1                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts

---------- End Simulation Statistics   ----------
