Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (win64) Build 4029153 Fri Oct 13 20:14:34 MDT 2023
| Date         : Wed Jun 12 19:35:35 2024
| Host         : LAPTOP-8RAI27Q6 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file thirtytwoBitFullAdder_timing_summary_routed.rpt -pb thirtytwoBitFullAdder_timing_summary_routed.pb -rpx thirtytwoBitFullAdder_timing_summary_routed.rpx -warn_on_violation
| Design       : thirtytwoBitFullAdder
| Device       : 7a200t-sbv484
| Speed File   : -3  PRODUCTION 1.23 2018-06-13
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

No report available as report_methodology has not been run prior. Run report_methodology on the current design for the summary of methodology violations.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (0)
6. checking no_output_delay (0)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (0)
------------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (0)
-------------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                   33          inf        0.000                      0                   33           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay            33 Endpoints
Min Delay            33 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 in2[4]
                            (input port)
  Destination:            carry
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        23.595ns  (logic 4.527ns (19.185%)  route 19.068ns (80.815%))
  Logic Levels:           15  (IBUF=1 LUT2=1 LUT6=12 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W6                                                0.000     0.000 r  in2[4] (IN)
                         net (fo=0)                   0.000     0.000    in2[4]
    W6                   IBUF (Prop_ibuf_I_O)         0.828     0.828 r  in2_IBUF[4]_inst/O
                         net (fo=5, routed)           3.172     4.001    in2_IBUF[4]
    SLICE_X0Y121         LUT2 (Prop_lut2_I0_O)        0.105     4.106 r  sum_OBUF[12]_inst_i_7/O
                         net (fo=1, routed)           0.689     4.795    ebfa1/fbfa2/obfa1/s1
    SLICE_X0Y119         LUT6 (Prop_lut6_I0_O)        0.239     5.034 r  sum_OBUF[12]_inst_i_6/O
                         net (fo=1, routed)           0.300     5.334    ebfa1/fbfa2/obfa1/c2
    SLICE_X0Y121         LUT6 (Prop_lut6_I1_O)        0.097     5.431 r  sum_OBUF[12]_inst_i_4/O
                         net (fo=2, routed)           0.702     6.132    ebfa1/fbfa2/c2
    SLICE_X0Y124         LUT6 (Prop_lut6_I5_O)        0.097     6.229 r  sum_OBUF[17]_inst_i_6/O
                         net (fo=1, routed)           0.737     6.966    ebfa2/fbfa1/obfa2/c2
    SLICE_X0Y126         LUT6 (Prop_lut6_I1_O)        0.097     7.063 r  sum_OBUF[17]_inst_i_4/O
                         net (fo=2, routed)           0.386     7.449    ebfa2/caux
    SLICE_X1Y129         LUT6 (Prop_lut6_I5_O)        0.097     7.546 r  sum_OBUF[22]_inst_i_6/O
                         net (fo=1, routed)           0.696     8.241    ebfa2/fbfa2/obfa3/c2
    SLICE_X7Y130         LUT6 (Prop_lut6_I1_O)        0.097     8.338 r  sum_OBUF[22]_inst_i_4/O
                         net (fo=2, routed)           5.393    13.732    ebfa3/fbfa1/c0
    SLICE_X162Y133       LUT6 (Prop_lut6_I5_O)        0.097    13.829 r  sum_OBUF[27]_inst_i_6/O
                         net (fo=1, routed)           0.491    14.320    ebfa3/fbfa1/obfa4/c2
    SLICE_X162Y135       LUT6 (Prop_lut6_I1_O)        0.097    14.417 r  sum_OBUF[27]_inst_i_4/O
                         net (fo=2, routed)           0.715    15.132    ebfa3/fbfa2/c1
    SLICE_X162Y139       LUT6 (Prop_lut6_I5_O)        0.097    15.229 r  sum_OBUF[31]_inst_i_6/O
                         net (fo=1, routed)           0.597    15.825    ebfa4/fbfa1/obfa1/c2
    SLICE_X162Y141       LUT6 (Prop_lut6_I1_O)        0.097    15.922 r  sum_OBUF[31]_inst_i_4/O
                         net (fo=2, routed)           0.571    16.493    ebfa4/fbfa1/c2
    SLICE_X162Y143       LUT6 (Prop_lut6_I5_O)        0.097    16.590 r  carry_OBUF_inst_i_3/O
                         net (fo=1, routed)           0.693    17.283    ebfa4/fbfa2/obfa2/c2
    SLICE_X163Y146       LUT6 (Prop_lut6_I1_O)        0.097    17.380 r  carry_OBUF_inst_i_1/O
                         net (fo=1, routed)           3.928    21.308    carry_OBUF
    AA18                 OBUF (Prop_obuf_I_O)         2.287    23.595 r  carry_OBUF_inst/O
                         net (fo=0)                   0.000    23.595    carry
    AA18                                                              r  carry (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 in2[4]
                            (input port)
  Destination:            sum[29]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        21.806ns  (logic 4.802ns (22.020%)  route 17.005ns (77.980%))
  Logic Levels:           15  (IBUF=1 LUT2=1 LUT5=4 LUT6=8 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W6                                                0.000     0.000 r  in2[4] (IN)
                         net (fo=0)                   0.000     0.000    in2[4]
    W6                   IBUF (Prop_ibuf_I_O)         0.828     0.828 r  in2_IBUF[4]_inst/O
                         net (fo=5, routed)           3.172     4.001    in2_IBUF[4]
    SLICE_X0Y121         LUT2 (Prop_lut2_I0_O)        0.105     4.106 r  sum_OBUF[12]_inst_i_7/O
                         net (fo=1, routed)           0.689     4.795    ebfa1/fbfa2/obfa1/s1
    SLICE_X0Y119         LUT6 (Prop_lut6_I0_O)        0.239     5.034 r  sum_OBUF[12]_inst_i_6/O
                         net (fo=1, routed)           0.300     5.334    ebfa1/fbfa2/obfa1/c2
    SLICE_X0Y121         LUT6 (Prop_lut6_I1_O)        0.097     5.431 r  sum_OBUF[12]_inst_i_4/O
                         net (fo=2, routed)           0.702     6.132    ebfa1/fbfa2/c2
    SLICE_X0Y124         LUT6 (Prop_lut6_I5_O)        0.097     6.229 r  sum_OBUF[17]_inst_i_6/O
                         net (fo=1, routed)           0.737     6.966    ebfa2/fbfa1/obfa2/c2
    SLICE_X0Y126         LUT6 (Prop_lut6_I1_O)        0.097     7.063 r  sum_OBUF[17]_inst_i_4/O
                         net (fo=2, routed)           0.386     7.449    ebfa2/caux
    SLICE_X1Y129         LUT6 (Prop_lut6_I5_O)        0.097     7.546 r  sum_OBUF[22]_inst_i_6/O
                         net (fo=1, routed)           0.696     8.241    ebfa2/fbfa2/obfa3/c2
    SLICE_X7Y130         LUT6 (Prop_lut6_I1_O)        0.097     8.338 r  sum_OBUF[22]_inst_i_4/O
                         net (fo=2, routed)           5.393    13.732    ebfa3/fbfa1/c0
    SLICE_X162Y133       LUT6 (Prop_lut6_I5_O)        0.097    13.829 r  sum_OBUF[27]_inst_i_6/O
                         net (fo=1, routed)           0.491    14.320    ebfa3/fbfa1/obfa4/c2
    SLICE_X162Y135       LUT6 (Prop_lut6_I1_O)        0.097    14.417 r  sum_OBUF[27]_inst_i_4/O
                         net (fo=2, routed)           0.583    15.000    ebfa3/fbfa2/c1
    SLICE_X162Y139       LUT5 (Prop_lut5_I0_O)        0.097    15.097 r  sum_OBUF[27]_inst_i_3/O
                         net (fo=1, routed)           0.458    15.554    caux3
    SLICE_X162Y140       LUT5 (Prop_lut5_I0_O)        0.097    15.651 r  sum_OBUF[27]_inst_i_2/O
                         net (fo=2, routed)           0.564    16.215    ebfa4/fbfa1/c1
    SLICE_X162Y143       LUT5 (Prop_lut5_I0_O)        0.113    16.328 r  sum_OBUF[30]_inst_i_2/O
                         net (fo=3, routed)           0.718    17.046    ebfa4/caux
    SLICE_X162Y144       LUT5 (Prop_lut5_I2_O)        0.237    17.283 r  sum_OBUF[29]_inst_i_1/O
                         net (fo=1, routed)           2.117    19.400    sum_OBUF[29]
    AA6                  OBUF (Prop_obuf_I_O)         2.406    21.806 r  sum_OBUF[29]_inst/O
                         net (fo=0)                   0.000    21.806    sum[29]
    AA6                                                               r  sum[29] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 in2[4]
                            (input port)
  Destination:            sum[28]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        21.680ns  (logic 4.678ns (21.577%)  route 17.002ns (78.423%))
  Logic Levels:           15  (IBUF=1 LUT2=1 LUT3=1 LUT5=3 LUT6=8 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W6                                                0.000     0.000 r  in2[4] (IN)
                         net (fo=0)                   0.000     0.000    in2[4]
    W6                   IBUF (Prop_ibuf_I_O)         0.828     0.828 r  in2_IBUF[4]_inst/O
                         net (fo=5, routed)           3.172     4.001    in2_IBUF[4]
    SLICE_X0Y121         LUT2 (Prop_lut2_I0_O)        0.105     4.106 r  sum_OBUF[12]_inst_i_7/O
                         net (fo=1, routed)           0.689     4.795    ebfa1/fbfa2/obfa1/s1
    SLICE_X0Y119         LUT6 (Prop_lut6_I0_O)        0.239     5.034 r  sum_OBUF[12]_inst_i_6/O
                         net (fo=1, routed)           0.300     5.334    ebfa1/fbfa2/obfa1/c2
    SLICE_X0Y121         LUT6 (Prop_lut6_I1_O)        0.097     5.431 r  sum_OBUF[12]_inst_i_4/O
                         net (fo=2, routed)           0.702     6.132    ebfa1/fbfa2/c2
    SLICE_X0Y124         LUT6 (Prop_lut6_I5_O)        0.097     6.229 r  sum_OBUF[17]_inst_i_6/O
                         net (fo=1, routed)           0.737     6.966    ebfa2/fbfa1/obfa2/c2
    SLICE_X0Y126         LUT6 (Prop_lut6_I1_O)        0.097     7.063 r  sum_OBUF[17]_inst_i_4/O
                         net (fo=2, routed)           0.386     7.449    ebfa2/caux
    SLICE_X1Y129         LUT6 (Prop_lut6_I5_O)        0.097     7.546 r  sum_OBUF[22]_inst_i_6/O
                         net (fo=1, routed)           0.696     8.241    ebfa2/fbfa2/obfa3/c2
    SLICE_X7Y130         LUT6 (Prop_lut6_I1_O)        0.097     8.338 r  sum_OBUF[22]_inst_i_4/O
                         net (fo=2, routed)           5.393    13.732    ebfa3/fbfa1/c0
    SLICE_X162Y133       LUT6 (Prop_lut6_I5_O)        0.097    13.829 r  sum_OBUF[27]_inst_i_6/O
                         net (fo=1, routed)           0.491    14.320    ebfa3/fbfa1/obfa4/c2
    SLICE_X162Y135       LUT6 (Prop_lut6_I1_O)        0.097    14.417 r  sum_OBUF[27]_inst_i_4/O
                         net (fo=2, routed)           0.583    15.000    ebfa3/fbfa2/c1
    SLICE_X162Y139       LUT5 (Prop_lut5_I0_O)        0.097    15.097 r  sum_OBUF[27]_inst_i_3/O
                         net (fo=1, routed)           0.458    15.554    caux3
    SLICE_X162Y140       LUT5 (Prop_lut5_I0_O)        0.097    15.651 r  sum_OBUF[27]_inst_i_2/O
                         net (fo=2, routed)           0.564    16.215    ebfa4/fbfa1/c1
    SLICE_X162Y143       LUT5 (Prop_lut5_I0_O)        0.113    16.328 r  sum_OBUF[30]_inst_i_2/O
                         net (fo=3, routed)           0.718    17.046    ebfa4/caux
    SLICE_X162Y144       LUT3 (Prop_lut3_I0_O)        0.234    17.280 r  sum_OBUF[28]_inst_i_1/O
                         net (fo=1, routed)           2.115    19.395    sum_OBUF[28]
    V7                   OBUF (Prop_obuf_I_O)         2.285    21.680 r  sum_OBUF[28]_inst/O
                         net (fo=0)                   0.000    21.680    sum[28]
    V7                                                                r  sum[28] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 in2[4]
                            (input port)
  Destination:            sum[31]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        21.375ns  (logic 4.486ns (20.987%)  route 16.889ns (79.013%))
  Logic Levels:           15  (IBUF=1 LUT2=1 LUT5=1 LUT6=11 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W6                                                0.000     0.000 r  in2[4] (IN)
                         net (fo=0)                   0.000     0.000    in2[4]
    W6                   IBUF (Prop_ibuf_I_O)         0.828     0.828 r  in2_IBUF[4]_inst/O
                         net (fo=5, routed)           3.172     4.001    in2_IBUF[4]
    SLICE_X0Y121         LUT2 (Prop_lut2_I0_O)        0.105     4.106 r  sum_OBUF[12]_inst_i_7/O
                         net (fo=1, routed)           0.689     4.795    ebfa1/fbfa2/obfa1/s1
    SLICE_X0Y119         LUT6 (Prop_lut6_I0_O)        0.239     5.034 r  sum_OBUF[12]_inst_i_6/O
                         net (fo=1, routed)           0.300     5.334    ebfa1/fbfa2/obfa1/c2
    SLICE_X0Y121         LUT6 (Prop_lut6_I1_O)        0.097     5.431 r  sum_OBUF[12]_inst_i_4/O
                         net (fo=2, routed)           0.702     6.132    ebfa1/fbfa2/c2
    SLICE_X0Y124         LUT6 (Prop_lut6_I5_O)        0.097     6.229 r  sum_OBUF[17]_inst_i_6/O
                         net (fo=1, routed)           0.737     6.966    ebfa2/fbfa1/obfa2/c2
    SLICE_X0Y126         LUT6 (Prop_lut6_I1_O)        0.097     7.063 r  sum_OBUF[17]_inst_i_4/O
                         net (fo=2, routed)           0.386     7.449    ebfa2/caux
    SLICE_X1Y129         LUT6 (Prop_lut6_I5_O)        0.097     7.546 r  sum_OBUF[22]_inst_i_6/O
                         net (fo=1, routed)           0.696     8.241    ebfa2/fbfa2/obfa3/c2
    SLICE_X7Y130         LUT6 (Prop_lut6_I1_O)        0.097     8.338 r  sum_OBUF[22]_inst_i_4/O
                         net (fo=2, routed)           5.393    13.732    ebfa3/fbfa1/c0
    SLICE_X162Y133       LUT6 (Prop_lut6_I5_O)        0.097    13.829 r  sum_OBUF[27]_inst_i_6/O
                         net (fo=1, routed)           0.491    14.320    ebfa3/fbfa1/obfa4/c2
    SLICE_X162Y135       LUT6 (Prop_lut6_I1_O)        0.097    14.417 r  sum_OBUF[27]_inst_i_4/O
                         net (fo=2, routed)           0.715    15.132    ebfa3/fbfa2/c1
    SLICE_X162Y139       LUT6 (Prop_lut6_I5_O)        0.097    15.229 r  sum_OBUF[31]_inst_i_6/O
                         net (fo=1, routed)           0.597    15.825    ebfa4/fbfa1/obfa1/c2
    SLICE_X162Y141       LUT6 (Prop_lut6_I1_O)        0.097    15.922 r  sum_OBUF[31]_inst_i_4/O
                         net (fo=2, routed)           0.702    16.624    ebfa4/fbfa1/c2
    SLICE_X162Y143       LUT5 (Prop_lut5_I0_O)        0.097    16.721 r  sum_OBUF[31]_inst_i_2/O
                         net (fo=1, routed)           0.309    17.030    ebfa4/fbfa2/c0
    SLICE_X162Y146       LUT6 (Prop_lut6_I4_O)        0.097    17.127 r  sum_OBUF[31]_inst_i_1/O
                         net (fo=1, routed)           2.001    19.129    sum_OBUF[31]
    T6                   OBUF (Prop_obuf_I_O)         2.247    21.375 r  sum_OBUF[31]_inst/O
                         net (fo=0)                   0.000    21.375    sum[31]
    T6                                                                r  sum[31] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 in2[4]
                            (input port)
  Destination:            sum[30]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        20.942ns  (logic 4.657ns (22.237%)  route 16.285ns (77.763%))
  Logic Levels:           15  (IBUF=1 LUT2=1 LUT5=3 LUT6=9 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W6                                                0.000     0.000 r  in2[4] (IN)
                         net (fo=0)                   0.000     0.000    in2[4]
    W6                   IBUF (Prop_ibuf_I_O)         0.828     0.828 r  in2_IBUF[4]_inst/O
                         net (fo=5, routed)           3.172     4.001    in2_IBUF[4]
    SLICE_X0Y121         LUT2 (Prop_lut2_I0_O)        0.105     4.106 r  sum_OBUF[12]_inst_i_7/O
                         net (fo=1, routed)           0.689     4.795    ebfa1/fbfa2/obfa1/s1
    SLICE_X0Y119         LUT6 (Prop_lut6_I0_O)        0.239     5.034 r  sum_OBUF[12]_inst_i_6/O
                         net (fo=1, routed)           0.300     5.334    ebfa1/fbfa2/obfa1/c2
    SLICE_X0Y121         LUT6 (Prop_lut6_I1_O)        0.097     5.431 r  sum_OBUF[12]_inst_i_4/O
                         net (fo=2, routed)           0.702     6.132    ebfa1/fbfa2/c2
    SLICE_X0Y124         LUT6 (Prop_lut6_I5_O)        0.097     6.229 r  sum_OBUF[17]_inst_i_6/O
                         net (fo=1, routed)           0.737     6.966    ebfa2/fbfa1/obfa2/c2
    SLICE_X0Y126         LUT6 (Prop_lut6_I1_O)        0.097     7.063 r  sum_OBUF[17]_inst_i_4/O
                         net (fo=2, routed)           0.386     7.449    ebfa2/caux
    SLICE_X1Y129         LUT6 (Prop_lut6_I5_O)        0.097     7.546 r  sum_OBUF[22]_inst_i_6/O
                         net (fo=1, routed)           0.696     8.241    ebfa2/fbfa2/obfa3/c2
    SLICE_X7Y130         LUT6 (Prop_lut6_I1_O)        0.097     8.338 r  sum_OBUF[22]_inst_i_4/O
                         net (fo=2, routed)           5.393    13.732    ebfa3/fbfa1/c0
    SLICE_X162Y133       LUT6 (Prop_lut6_I5_O)        0.097    13.829 r  sum_OBUF[27]_inst_i_6/O
                         net (fo=1, routed)           0.491    14.320    ebfa3/fbfa1/obfa4/c2
    SLICE_X162Y135       LUT6 (Prop_lut6_I1_O)        0.097    14.417 r  sum_OBUF[27]_inst_i_4/O
                         net (fo=2, routed)           0.583    15.000    ebfa3/fbfa2/c1
    SLICE_X162Y139       LUT5 (Prop_lut5_I0_O)        0.097    15.097 r  sum_OBUF[27]_inst_i_3/O
                         net (fo=1, routed)           0.458    15.554    caux3
    SLICE_X162Y140       LUT5 (Prop_lut5_I0_O)        0.097    15.651 r  sum_OBUF[27]_inst_i_2/O
                         net (fo=2, routed)           0.564    16.215    ebfa4/fbfa1/c1
    SLICE_X162Y143       LUT5 (Prop_lut5_I0_O)        0.113    16.328 r  sum_OBUF[30]_inst_i_2/O
                         net (fo=3, routed)           0.211    16.539    ebfa4/caux
    SLICE_X162Y144       LUT6 (Prop_lut6_I4_O)        0.234    16.773 r  sum_OBUF[30]_inst_i_1/O
                         net (fo=1, routed)           1.904    18.677    sum_OBUF[30]
    Y6                   OBUF (Prop_obuf_I_O)         2.264    20.942 r  sum_OBUF[30]_inst/O
                         net (fo=0)                   0.000    20.942    sum[30]
    Y6                                                                r  sum[30] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 in2[4]
                            (input port)
  Destination:            sum[26]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        20.845ns  (logic 4.860ns (23.313%)  route 15.986ns (76.687%))
  Logic Levels:           14  (IBUF=1 LUT2=1 LUT5=5 LUT6=6 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W6                                                0.000     0.000 r  in2[4] (IN)
                         net (fo=0)                   0.000     0.000    in2[4]
    W6                   IBUF (Prop_ibuf_I_O)         0.828     0.828 r  in2_IBUF[4]_inst/O
                         net (fo=5, routed)           3.172     4.001    in2_IBUF[4]
    SLICE_X0Y121         LUT2 (Prop_lut2_I0_O)        0.105     4.106 r  sum_OBUF[12]_inst_i_7/O
                         net (fo=1, routed)           0.689     4.795    ebfa1/fbfa2/obfa1/s1
    SLICE_X0Y119         LUT6 (Prop_lut6_I0_O)        0.239     5.034 r  sum_OBUF[12]_inst_i_6/O
                         net (fo=1, routed)           0.300     5.334    ebfa1/fbfa2/obfa1/c2
    SLICE_X0Y121         LUT6 (Prop_lut6_I1_O)        0.097     5.431 r  sum_OBUF[12]_inst_i_4/O
                         net (fo=2, routed)           0.702     6.132    ebfa1/fbfa2/c2
    SLICE_X0Y124         LUT6 (Prop_lut6_I5_O)        0.097     6.229 r  sum_OBUF[17]_inst_i_6/O
                         net (fo=1, routed)           0.737     6.966    ebfa2/fbfa1/obfa2/c2
    SLICE_X0Y126         LUT6 (Prop_lut6_I1_O)        0.097     7.063 r  sum_OBUF[17]_inst_i_4/O
                         net (fo=2, routed)           0.386     7.449    ebfa2/caux
    SLICE_X1Y129         LUT6 (Prop_lut6_I5_O)        0.097     7.546 r  sum_OBUF[22]_inst_i_6/O
                         net (fo=1, routed)           0.696     8.241    ebfa2/fbfa2/obfa3/c2
    SLICE_X7Y130         LUT6 (Prop_lut6_I1_O)        0.097     8.338 r  sum_OBUF[22]_inst_i_4/O
                         net (fo=2, routed)           5.400    13.739    ebfa3/fbfa1/c0
    SLICE_X162Y133       LUT5 (Prop_lut5_I0_O)        0.097    13.836 r  sum_OBUF[22]_inst_i_3/O
                         net (fo=1, routed)           0.514    14.349    ebfa3/fbfa1/c2
    SLICE_X162Y135       LUT5 (Prop_lut5_I0_O)        0.097    14.446 r  sum_OBUF[22]_inst_i_2/O
                         net (fo=2, routed)           0.373    14.819    ebfa3/fbfa2/c0
    SLICE_X162Y137       LUT5 (Prop_lut5_I0_O)        0.102    14.921 r  sum_OBUF[24]_inst_i_2/O
                         net (fo=3, routed)           0.597    15.519    ebfa3/fbfa2/c2
    SLICE_X162Y139       LUT5 (Prop_lut5_I0_O)        0.250    15.769 r  sum_OBUF[26]_inst_i_2/O
                         net (fo=2, routed)           0.405    16.173    ebfa4/fbfa1/c0
    SLICE_X162Y140       LUT5 (Prop_lut5_I2_O)        0.239    16.412 r  sum_OBUF[26]_inst_i_1/O
                         net (fo=1, routed)           2.016    18.428    sum_OBUF[26]
    AB7                  OBUF (Prop_obuf_I_O)         2.417    20.845 r  sum_OBUF[26]_inst/O
                         net (fo=0)                   0.000    20.845    sum[26]
    AB7                                                               r  sum[26] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 in2[4]
                            (input port)
  Destination:            sum[25]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        20.795ns  (logic 4.722ns (22.707%)  route 16.073ns (77.293%))
  Logic Levels:           14  (IBUF=1 LUT2=1 LUT3=1 LUT5=4 LUT6=6 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W6                                                0.000     0.000 r  in2[4] (IN)
                         net (fo=0)                   0.000     0.000    in2[4]
    W6                   IBUF (Prop_ibuf_I_O)         0.828     0.828 r  in2_IBUF[4]_inst/O
                         net (fo=5, routed)           3.172     4.001    in2_IBUF[4]
    SLICE_X0Y121         LUT2 (Prop_lut2_I0_O)        0.105     4.106 r  sum_OBUF[12]_inst_i_7/O
                         net (fo=1, routed)           0.689     4.795    ebfa1/fbfa2/obfa1/s1
    SLICE_X0Y119         LUT6 (Prop_lut6_I0_O)        0.239     5.034 r  sum_OBUF[12]_inst_i_6/O
                         net (fo=1, routed)           0.300     5.334    ebfa1/fbfa2/obfa1/c2
    SLICE_X0Y121         LUT6 (Prop_lut6_I1_O)        0.097     5.431 r  sum_OBUF[12]_inst_i_4/O
                         net (fo=2, routed)           0.702     6.132    ebfa1/fbfa2/c2
    SLICE_X0Y124         LUT6 (Prop_lut6_I5_O)        0.097     6.229 r  sum_OBUF[17]_inst_i_6/O
                         net (fo=1, routed)           0.737     6.966    ebfa2/fbfa1/obfa2/c2
    SLICE_X0Y126         LUT6 (Prop_lut6_I1_O)        0.097     7.063 r  sum_OBUF[17]_inst_i_4/O
                         net (fo=2, routed)           0.386     7.449    ebfa2/caux
    SLICE_X1Y129         LUT6 (Prop_lut6_I5_O)        0.097     7.546 r  sum_OBUF[22]_inst_i_6/O
                         net (fo=1, routed)           0.696     8.241    ebfa2/fbfa2/obfa3/c2
    SLICE_X7Y130         LUT6 (Prop_lut6_I1_O)        0.097     8.338 r  sum_OBUF[22]_inst_i_4/O
                         net (fo=2, routed)           5.400    13.739    ebfa3/fbfa1/c0
    SLICE_X162Y133       LUT5 (Prop_lut5_I0_O)        0.097    13.836 r  sum_OBUF[22]_inst_i_3/O
                         net (fo=1, routed)           0.514    14.349    ebfa3/fbfa1/c2
    SLICE_X162Y135       LUT5 (Prop_lut5_I0_O)        0.097    14.446 r  sum_OBUF[22]_inst_i_2/O
                         net (fo=2, routed)           0.373    14.819    ebfa3/fbfa2/c0
    SLICE_X162Y137       LUT5 (Prop_lut5_I0_O)        0.102    14.921 r  sum_OBUF[24]_inst_i_2/O
                         net (fo=3, routed)           0.597    15.519    ebfa3/fbfa2/c2
    SLICE_X162Y139       LUT5 (Prop_lut5_I0_O)        0.250    15.769 r  sum_OBUF[26]_inst_i_2/O
                         net (fo=2, routed)           0.405    16.173    ebfa4/fbfa1/c0
    SLICE_X162Y140       LUT3 (Prop_lut3_I0_O)        0.234    16.407 r  sum_OBUF[25]_inst_i_1/O
                         net (fo=1, routed)           2.103    18.511    sum_OBUF[25]
    AB6                  OBUF (Prop_obuf_I_O)         2.285    20.795 r  sum_OBUF[25]_inst/O
                         net (fo=0)                   0.000    20.795    sum[25]
    AB6                                                               r  sum[25] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 in2[4]
                            (input port)
  Destination:            sum[27]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        20.702ns  (logic 4.418ns (21.339%)  route 16.284ns (78.661%))
  Logic Levels:           14  (IBUF=1 LUT2=1 LUT5=3 LUT6=8 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W6                                                0.000     0.000 r  in2[4] (IN)
                         net (fo=0)                   0.000     0.000    in2[4]
    W6                   IBUF (Prop_ibuf_I_O)         0.828     0.828 r  in2_IBUF[4]_inst/O
                         net (fo=5, routed)           3.172     4.001    in2_IBUF[4]
    SLICE_X0Y121         LUT2 (Prop_lut2_I0_O)        0.105     4.106 r  sum_OBUF[12]_inst_i_7/O
                         net (fo=1, routed)           0.689     4.795    ebfa1/fbfa2/obfa1/s1
    SLICE_X0Y119         LUT6 (Prop_lut6_I0_O)        0.239     5.034 r  sum_OBUF[12]_inst_i_6/O
                         net (fo=1, routed)           0.300     5.334    ebfa1/fbfa2/obfa1/c2
    SLICE_X0Y121         LUT6 (Prop_lut6_I1_O)        0.097     5.431 r  sum_OBUF[12]_inst_i_4/O
                         net (fo=2, routed)           0.702     6.132    ebfa1/fbfa2/c2
    SLICE_X0Y124         LUT6 (Prop_lut6_I5_O)        0.097     6.229 r  sum_OBUF[17]_inst_i_6/O
                         net (fo=1, routed)           0.737     6.966    ebfa2/fbfa1/obfa2/c2
    SLICE_X0Y126         LUT6 (Prop_lut6_I1_O)        0.097     7.063 r  sum_OBUF[17]_inst_i_4/O
                         net (fo=2, routed)           0.386     7.449    ebfa2/caux
    SLICE_X1Y129         LUT6 (Prop_lut6_I5_O)        0.097     7.546 r  sum_OBUF[22]_inst_i_6/O
                         net (fo=1, routed)           0.696     8.241    ebfa2/fbfa2/obfa3/c2
    SLICE_X7Y130         LUT6 (Prop_lut6_I1_O)        0.097     8.338 r  sum_OBUF[22]_inst_i_4/O
                         net (fo=2, routed)           5.393    13.732    ebfa3/fbfa1/c0
    SLICE_X162Y133       LUT6 (Prop_lut6_I5_O)        0.097    13.829 r  sum_OBUF[27]_inst_i_6/O
                         net (fo=1, routed)           0.491    14.320    ebfa3/fbfa1/obfa4/c2
    SLICE_X162Y135       LUT6 (Prop_lut6_I1_O)        0.097    14.417 r  sum_OBUF[27]_inst_i_4/O
                         net (fo=2, routed)           0.583    15.000    ebfa3/fbfa2/c1
    SLICE_X162Y139       LUT5 (Prop_lut5_I0_O)        0.097    15.097 r  sum_OBUF[27]_inst_i_3/O
                         net (fo=1, routed)           0.458    15.554    caux3
    SLICE_X162Y140       LUT5 (Prop_lut5_I0_O)        0.097    15.651 r  sum_OBUF[27]_inst_i_2/O
                         net (fo=2, routed)           0.564    16.215    ebfa4/fbfa1/c1
    SLICE_X162Y143       LUT5 (Prop_lut5_I2_O)        0.097    16.312 r  sum_OBUF[27]_inst_i_1/O
                         net (fo=1, routed)           2.115    18.427    sum_OBUF[27]
    W7                   OBUF (Prop_obuf_I_O)         2.275    20.702 r  sum_OBUF[27]_inst/O
                         net (fo=0)                   0.000    20.702    sum[27]
    W7                                                                r  sum[27] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 in2[4]
                            (input port)
  Destination:            sum[24]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        20.146ns  (logic 4.477ns (22.224%)  route 15.669ns (77.776%))
  Logic Levels:           13  (IBUF=1 LUT2=1 LUT5=4 LUT6=6 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W6                                                0.000     0.000 r  in2[4] (IN)
                         net (fo=0)                   0.000     0.000    in2[4]
    W6                   IBUF (Prop_ibuf_I_O)         0.828     0.828 r  in2_IBUF[4]_inst/O
                         net (fo=5, routed)           3.172     4.001    in2_IBUF[4]
    SLICE_X0Y121         LUT2 (Prop_lut2_I0_O)        0.105     4.106 r  sum_OBUF[12]_inst_i_7/O
                         net (fo=1, routed)           0.689     4.795    ebfa1/fbfa2/obfa1/s1
    SLICE_X0Y119         LUT6 (Prop_lut6_I0_O)        0.239     5.034 r  sum_OBUF[12]_inst_i_6/O
                         net (fo=1, routed)           0.300     5.334    ebfa1/fbfa2/obfa1/c2
    SLICE_X0Y121         LUT6 (Prop_lut6_I1_O)        0.097     5.431 r  sum_OBUF[12]_inst_i_4/O
                         net (fo=2, routed)           0.702     6.132    ebfa1/fbfa2/c2
    SLICE_X0Y124         LUT6 (Prop_lut6_I5_O)        0.097     6.229 r  sum_OBUF[17]_inst_i_6/O
                         net (fo=1, routed)           0.737     6.966    ebfa2/fbfa1/obfa2/c2
    SLICE_X0Y126         LUT6 (Prop_lut6_I1_O)        0.097     7.063 r  sum_OBUF[17]_inst_i_4/O
                         net (fo=2, routed)           0.386     7.449    ebfa2/caux
    SLICE_X1Y129         LUT6 (Prop_lut6_I5_O)        0.097     7.546 r  sum_OBUF[22]_inst_i_6/O
                         net (fo=1, routed)           0.696     8.241    ebfa2/fbfa2/obfa3/c2
    SLICE_X7Y130         LUT6 (Prop_lut6_I1_O)        0.097     8.338 r  sum_OBUF[22]_inst_i_4/O
                         net (fo=2, routed)           5.400    13.739    ebfa3/fbfa1/c0
    SLICE_X162Y133       LUT5 (Prop_lut5_I0_O)        0.097    13.836 r  sum_OBUF[22]_inst_i_3/O
                         net (fo=1, routed)           0.514    14.349    ebfa3/fbfa1/c2
    SLICE_X162Y135       LUT5 (Prop_lut5_I0_O)        0.097    14.446 r  sum_OBUF[22]_inst_i_2/O
                         net (fo=2, routed)           0.373    14.819    ebfa3/fbfa2/c0
    SLICE_X162Y137       LUT5 (Prop_lut5_I0_O)        0.102    14.921 r  sum_OBUF[24]_inst_i_2/O
                         net (fo=3, routed)           0.597    15.519    ebfa3/fbfa2/c2
    SLICE_X162Y139       LUT5 (Prop_lut5_I2_O)        0.234    15.753 r  sum_OBUF[24]_inst_i_1/O
                         net (fo=1, routed)           2.103    17.856    sum_OBUF[24]
    V9                   OBUF (Prop_obuf_I_O)         2.290    20.146 r  sum_OBUF[24]_inst/O
                         net (fo=0)                   0.000    20.146    sum[24]
    V9                                                                r  sum[24] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 in2[4]
                            (input port)
  Destination:            sum[23]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        20.005ns  (logic 4.476ns (22.375%)  route 15.529ns (77.625%))
  Logic Levels:           13  (IBUF=1 LUT2=1 LUT3=1 LUT5=3 LUT6=6 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W6                                                0.000     0.000 r  in2[4] (IN)
                         net (fo=0)                   0.000     0.000    in2[4]
    W6                   IBUF (Prop_ibuf_I_O)         0.828     0.828 r  in2_IBUF[4]_inst/O
                         net (fo=5, routed)           3.172     4.001    in2_IBUF[4]
    SLICE_X0Y121         LUT2 (Prop_lut2_I0_O)        0.105     4.106 r  sum_OBUF[12]_inst_i_7/O
                         net (fo=1, routed)           0.689     4.795    ebfa1/fbfa2/obfa1/s1
    SLICE_X0Y119         LUT6 (Prop_lut6_I0_O)        0.239     5.034 r  sum_OBUF[12]_inst_i_6/O
                         net (fo=1, routed)           0.300     5.334    ebfa1/fbfa2/obfa1/c2
    SLICE_X0Y121         LUT6 (Prop_lut6_I1_O)        0.097     5.431 r  sum_OBUF[12]_inst_i_4/O
                         net (fo=2, routed)           0.702     6.132    ebfa1/fbfa2/c2
    SLICE_X0Y124         LUT6 (Prop_lut6_I5_O)        0.097     6.229 r  sum_OBUF[17]_inst_i_6/O
                         net (fo=1, routed)           0.737     6.966    ebfa2/fbfa1/obfa2/c2
    SLICE_X0Y126         LUT6 (Prop_lut6_I1_O)        0.097     7.063 r  sum_OBUF[17]_inst_i_4/O
                         net (fo=2, routed)           0.386     7.449    ebfa2/caux
    SLICE_X1Y129         LUT6 (Prop_lut6_I5_O)        0.097     7.546 r  sum_OBUF[22]_inst_i_6/O
                         net (fo=1, routed)           0.696     8.241    ebfa2/fbfa2/obfa3/c2
    SLICE_X7Y130         LUT6 (Prop_lut6_I1_O)        0.097     8.338 r  sum_OBUF[22]_inst_i_4/O
                         net (fo=2, routed)           5.400    13.739    ebfa3/fbfa1/c0
    SLICE_X162Y133       LUT5 (Prop_lut5_I0_O)        0.097    13.836 r  sum_OBUF[22]_inst_i_3/O
                         net (fo=1, routed)           0.514    14.349    ebfa3/fbfa1/c2
    SLICE_X162Y135       LUT5 (Prop_lut5_I0_O)        0.097    14.446 r  sum_OBUF[22]_inst_i_2/O
                         net (fo=2, routed)           0.373    14.819    ebfa3/fbfa2/c0
    SLICE_X162Y137       LUT5 (Prop_lut5_I0_O)        0.102    14.921 r  sum_OBUF[24]_inst_i_2/O
                         net (fo=3, routed)           0.442    15.363    ebfa3/fbfa2/c2
    SLICE_X162Y139       LUT3 (Prop_lut3_I0_O)        0.234    15.597 r  sum_OBUF[23]_inst_i_1/O
                         net (fo=1, routed)           2.119    17.716    sum_OBUF[23]
    V8                   OBUF (Prop_obuf_I_O)         2.289    20.005 r  sum_OBUF[23]_inst/O
                         net (fo=0)                   0.000    20.005    sum[23]
    V8                                                                r  sum[23] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 in1[0]
                            (input port)
  Destination:            sum[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.270ns  (logic 1.362ns (60.010%)  route 0.908ns (39.990%))
  Logic Levels:           3  (IBUF=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W17                                               0.000     0.000 r  in1[0] (IN)
                         net (fo=0)                   0.000     0.000    in1[0]
    W17                  IBUF (Prop_ibuf_I_O)         0.206     0.206 r  in1_IBUF[0]_inst/O
                         net (fo=3, routed)           0.394     0.601    in1_IBUF[0]
    SLICE_X0Y117         LUT3 (Prop_lut3_I1_O)        0.045     0.646 r  sum_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           0.513     1.159    sum_OBUF[0]
    N15                  OBUF (Prop_obuf_I_O)         1.111     2.270 r  sum_OBUF[0]_inst/O
                         net (fo=0)                   0.000     2.270    sum[0]
    N15                                                               r  sum[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 in1[8]
                            (input port)
  Destination:            sum[8]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.273ns  (logic 1.381ns (60.765%)  route 0.892ns (39.235%))
  Logic Levels:           3  (IBUF=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W20                                               0.000     0.000 r  in1[8] (IN)
                         net (fo=0)                   0.000     0.000    in1[8]
    W20                  IBUF (Prop_ibuf_I_O)         0.218     0.218 r  in1_IBUF[8]_inst/O
                         net (fo=5, routed)           0.374     0.592    in1_IBUF[8]
    SLICE_X0Y124         LUT3 (Prop_lut3_I1_O)        0.045     0.637 r  sum_OBUF[8]_inst_i_1/O
                         net (fo=1, routed)           0.517     1.154    sum_OBUF[8]
    N17                  OBUF (Prop_obuf_I_O)         1.119     2.273 r  sum_OBUF[8]_inst/O
                         net (fo=0)                   0.000     2.273    sum[8]
    N17                                                               r  sum[8] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 in1[0]
                            (input port)
  Destination:            sum[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.322ns  (logic 1.368ns (58.941%)  route 0.953ns (41.059%))
  Logic Levels:           3  (IBUF=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W17                                               0.000     0.000 r  in1[0] (IN)
                         net (fo=0)                   0.000     0.000    in1[0]
    W17                  IBUF (Prop_ibuf_I_O)         0.206     0.206 r  in1_IBUF[0]_inst/O
                         net (fo=3, routed)           0.394     0.600    in1_IBUF[0]
    SLICE_X0Y117         LUT5 (Prop_lut5_I0_O)        0.045     0.645 r  sum_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           0.559     1.205    sum_OBUF[1]
    R17                  OBUF (Prop_obuf_I_O)         1.117     2.322 r  sum_OBUF[1]_inst/O
                         net (fo=0)                   0.000     2.322    sum[1]
    R17                                                               r  sum[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 in1[6]
                            (input port)
  Destination:            sum[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.344ns  (logic 1.393ns (59.428%)  route 0.951ns (40.572%))
  Logic Levels:           3  (IBUF=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    Y19                                               0.000     0.000 r  in1[6] (IN)
                         net (fo=0)                   0.000     0.000    in1[6]
    Y19                  IBUF (Prop_ibuf_I_O)         0.227     0.227 r  in1_IBUF[6]_inst/O
                         net (fo=4, routed)           0.444     0.671    in1_IBUF[6]
    SLICE_X0Y122         LUT5 (Prop_lut5_I0_O)        0.045     0.716 r  sum_OBUF[7]_inst_i_1/O
                         net (fo=1, routed)           0.507     1.223    sum_OBUF[7]
    P17                  OBUF (Prop_obuf_I_O)         1.121     2.344 r  sum_OBUF[7]_inst/O
                         net (fo=0)                   0.000     2.344    sum[7]
    P17                                                               r  sum[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 in1[4]
                            (input port)
  Destination:            sum[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.349ns  (logic 1.382ns (58.834%)  route 0.967ns (41.166%))
  Logic Levels:           3  (IBUF=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V19                                               0.000     0.000 r  in1[4] (IN)
                         net (fo=0)                   0.000     0.000    in1[4]
    V19                  IBUF (Prop_ibuf_I_O)         0.213     0.213 r  in1_IBUF[4]_inst/O
                         net (fo=5, routed)           0.405     0.618    in1_IBUF[4]
    SLICE_X0Y121         LUT5 (Prop_lut5_I0_O)        0.045     0.663 r  sum_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           0.562     1.225    sum_OBUF[5]
    R16                  OBUF (Prop_obuf_I_O)         1.124     2.349 r  sum_OBUF[5]_inst/O
                         net (fo=0)                   0.000     2.349    sum[5]
    R16                                                               r  sum[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 in1[4]
                            (input port)
  Destination:            sum[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.358ns  (logic 1.382ns (58.634%)  route 0.975ns (41.366%))
  Logic Levels:           3  (IBUF=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V19                                               0.000     0.000 r  in1[4] (IN)
                         net (fo=0)                   0.000     0.000    in1[4]
    V19                  IBUF (Prop_ibuf_I_O)         0.213     0.213 r  in1_IBUF[4]_inst/O
                         net (fo=5, routed)           0.405     0.618    in1_IBUF[4]
    SLICE_X0Y121         LUT3 (Prop_lut3_I1_O)        0.045     0.663 r  sum_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           0.570     1.233    sum_OBUF[4]
    N13                  OBUF (Prop_obuf_I_O)         1.124     2.358 r  sum_OBUF[4]_inst/O
                         net (fo=0)                   0.000     2.358    sum[4]
    N13                                                               r  sum[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 in1[2]
                            (input port)
  Destination:            sum[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.365ns  (logic 1.390ns (58.804%)  route 0.974ns (41.196%))
  Logic Levels:           3  (IBUF=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AB20                                              0.000     0.000 r  in1[2] (IN)
                         net (fo=0)                   0.000     0.000    in1[2]
    AB20                 IBUF (Prop_ibuf_I_O)         0.224     0.224 r  in1_IBUF[2]_inst/O
                         net (fo=4, routed)           0.405     0.629    in1_IBUF[2]
    SLICE_X0Y119         LUT5 (Prop_lut5_I0_O)        0.045     0.674 r  sum_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           0.569     1.243    sum_OBUF[3]
    N14                  OBUF (Prop_obuf_I_O)         1.121     2.365 r  sum_OBUF[3]_inst/O
                         net (fo=0)                   0.000     2.365    sum[3]
    N14                                                               r  sum[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 in1[11]
                            (input port)
  Destination:            sum[12]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.410ns  (logic 1.377ns (57.125%)  route 1.033ns (42.875%))
  Logic Levels:           3  (IBUF=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U20                                               0.000     0.000 r  in1[11] (IN)
                         net (fo=0)                   0.000     0.000    in1[11]
    U20                  IBUF (Prop_ibuf_I_O)         0.212     0.212 r  in1_IBUF[11]_inst/O
                         net (fo=4, routed)           0.444     0.656    in1_IBUF[11]
    SLICE_X0Y127         LUT5 (Prop_lut5_I0_O)        0.045     0.701 r  sum_OBUF[12]_inst_i_1/O
                         net (fo=1, routed)           0.589     1.290    sum_OBUF[12]
    P14                  OBUF (Prop_obuf_I_O)         1.120     2.410 r  sum_OBUF[12]_inst/O
                         net (fo=0)                   0.000     2.410    sum[12]
    P14                                                               r  sum[12] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 in1[11]
                            (input port)
  Destination:            sum[11]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.416ns  (logic 1.391ns (57.578%)  route 1.025ns (42.422%))
  Logic Levels:           3  (IBUF=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U20                                               0.000     0.000 r  in1[11] (IN)
                         net (fo=0)                   0.000     0.000    in1[11]
    U20                  IBUF (Prop_ibuf_I_O)         0.212     0.212 r  in1_IBUF[11]_inst/O
                         net (fo=4, routed)           0.492     0.704    in1_IBUF[11]
    SLICE_X0Y126         LUT5 (Prop_lut5_I3_O)        0.045     0.749 r  sum_OBUF[11]_inst_i_1/O
                         net (fo=1, routed)           0.533     1.282    sum_OBUF[11]
    R14                  OBUF (Prop_obuf_I_O)         1.134     2.416 r  sum_OBUF[11]_inst/O
                         net (fo=0)                   0.000     2.416    sum[11]
    R14                                                               r  sum[11] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 in1[2]
                            (input port)
  Destination:            sum[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.445ns  (logic 1.397ns (57.139%)  route 1.048ns (42.861%))
  Logic Levels:           3  (IBUF=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AB20                                              0.000     0.000 r  in1[2] (IN)
                         net (fo=0)                   0.000     0.000    in1[2]
    AB20                 IBUF (Prop_ibuf_I_O)         0.224     0.224 r  in1_IBUF[2]_inst/O
                         net (fo=4, routed)           0.474     0.698    in1_IBUF[2]
    SLICE_X0Y119         LUT3 (Prop_lut3_I1_O)        0.045     0.743 r  sum_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           0.573     1.317    sum_OBUF[2]
    P16                  OBUF (Prop_obuf_I_O)         1.128     2.445 r  sum_OBUF[2]_inst/O
                         net (fo=0)                   0.000     2.445    sum[2]
    P16                                                               r  sum[2] (OUT)
  -------------------------------------------------------------------    -------------------





