Metric,Value
design__lint_error__count,0
design__lint_timing_construct__count,0
design__lint_warning__count,0
design__inferred_latch__count,0
design__instance__count,1942
design__instance__area,41113.9
design__instance_unmapped__count,0
synthesis__check_error__count,0
design__max_slew_violation__count__corner:nom_tt_025C_3v30,6
design__max_fanout_violation__count__corner:nom_tt_025C_3v30,13
design__max_cap_violation__count__corner:nom_tt_025C_3v30,1
power__internal__total,0.00041464410605840385
power__switching__total,0.00010817410657182336
power__leakage__total,1.5909728290353087E-7
power__total,0.0005229772650636733
clock__skew__worst_hold__corner:nom_tt_025C_3v30,-0.28407002554290184
clock__skew__worst_setup__corner:nom_tt_025C_3v30,0.2837529458381013
timing__hold__ws__corner:nom_tt_025C_3v30,1.004264255735884
timing__setup__ws__corner:nom_tt_025C_3v30,1.2471246610627789
timing__hold__tns__corner:nom_tt_025C_3v30,0.0
timing__setup__tns__corner:nom_tt_025C_3v30,0.0
timing__hold__wns__corner:nom_tt_025C_3v30,0
timing__setup__wns__corner:nom_tt_025C_3v30,0.0
timing__hold_vio__count__corner:nom_tt_025C_3v30,0
timing__hold_r2r__ws__corner:nom_tt_025C_3v30,1.004264
timing__hold_r2r_vio__count__corner:nom_tt_025C_3v30,0
timing__setup_vio__count__corner:nom_tt_025C_3v30,0
timing__setup_r2r__ws__corner:nom_tt_025C_3v30,1.247125
timing__setup_r2r_vio__count__corner:nom_tt_025C_3v30,0
design__max_slew_violation__count__corner:nom_ss_125C_3v00,81
design__max_fanout_violation__count__corner:nom_ss_125C_3v00,13
design__max_cap_violation__count__corner:nom_ss_125C_3v00,1
clock__skew__worst_hold__corner:nom_ss_125C_3v00,-0.3116101631594905
clock__skew__worst_setup__corner:nom_ss_125C_3v00,0.31383793674370913
timing__hold__ws__corner:nom_ss_125C_3v00,2.112301504607592
timing__setup__ws__corner:nom_ss_125C_3v00,-0.49008665179929967
timing__hold__tns__corner:nom_ss_125C_3v00,0.0
timing__setup__tns__corner:nom_ss_125C_3v00,-0.49008665179929967
timing__hold__wns__corner:nom_ss_125C_3v00,0
timing__setup__wns__corner:nom_ss_125C_3v00,-0.49008665179929967
timing__hold_vio__count__corner:nom_ss_125C_3v00,0
timing__hold_r2r__ws__corner:nom_ss_125C_3v00,2.112302
timing__hold_r2r_vio__count__corner:nom_ss_125C_3v00,0
timing__setup_vio__count__corner:nom_ss_125C_3v00,1
timing__setup_r2r__ws__corner:nom_ss_125C_3v00,-0.490087
timing__setup_r2r_vio__count__corner:nom_ss_125C_3v00,1
design__max_slew_violation__count__corner:nom_ff_n40C_3v60,0
design__max_fanout_violation__count__corner:nom_ff_n40C_3v60,13
design__max_cap_violation__count__corner:nom_ff_n40C_3v60,1
clock__skew__worst_hold__corner:nom_ff_n40C_3v60,-0.2711535794868083
clock__skew__worst_setup__corner:nom_ff_n40C_3v60,0.2707166512031099
timing__hold__ws__corner:nom_ff_n40C_3v60,0.4580543851645778
timing__setup__ws__corner:nom_ff_n40C_3v60,1.9706110634393668
timing__hold__tns__corner:nom_ff_n40C_3v60,0.0
timing__setup__tns__corner:nom_ff_n40C_3v60,0.0
timing__hold__wns__corner:nom_ff_n40C_3v60,0
timing__setup__wns__corner:nom_ff_n40C_3v60,0.0
timing__hold_vio__count__corner:nom_ff_n40C_3v60,0
timing__hold_r2r__ws__corner:nom_ff_n40C_3v60,0.458054
timing__hold_r2r_vio__count__corner:nom_ff_n40C_3v60,0
timing__setup_vio__count__corner:nom_ff_n40C_3v60,0
timing__setup_r2r__ws__corner:nom_ff_n40C_3v60,1.970611
timing__setup_r2r_vio__count__corner:nom_ff_n40C_3v60,0
design__max_slew_violation__count,106
design__max_fanout_violation__count,13
design__max_cap_violation__count,1
clock__skew__worst_hold,-0.2687810050605077
clock__skew__worst_setup,0.26820973978703033
timing__hold__ws,0.4547083949183314
timing__setup__ws,-0.49008665179929967
timing__hold__tns,0.0
timing__setup__tns,-0.49008665179929967
timing__hold__wns,0
timing__setup__wns,-0.49008665179929967
timing__hold_vio__count,0
timing__hold_r2r__ws,0.454708
timing__hold_r2r_vio__count,0
timing__setup_vio__count,3
timing__setup_r2r__ws,-0.490087
timing__setup_r2r_vio__count,3
design__die__bbox,0.0 0.0 346.64 160.72
design__core__bbox,3.36 3.92 343.28 156.8
design__io,45
design__die__area,55712
design__core__area,51967
design__instance__count__stdcell,1942
design__instance__area__stdcell,41113.9
design__instance__count__macros,0
design__instance__area__macros,0
design__instance__utilization,0.791154
design__instance__utilization__stdcell,0.791154
design__instance__count__class:tie_cell,9
design__instance__count__class:buffer,2
design__instance__count__class:inverter,135
design__instance__count__class:sequential_cell,208
design__instance__count__class:multi_input_combinational_cell,1041
flow__warnings__count,1
flow__errors__count,0
design__instance__count__class:endcap_cell,78
design__instance__count__class:tap_cell,348
design__power_grid_violation__count__net:VPWR,0
design__power_grid_violation__count__net:VGND,0
design__power_grid_violation__count,0
timing__drv__floating__nets,0
timing__drv__floating__pins,0
design__instance__displacement__total,0
design__instance__displacement__mean,0
design__instance__displacement__max,0
route__wirelength__estimated,57733.4
design__violations,0
design__instance__count__class:timing_repair_buffer,89
design__instance__count__class:clock_buffer,18
design__instance__count__class:clock_inverter,14
design__instance__count__setup_buffer,0
design__instance__count__hold_buffer,0
antenna__violating__nets,0
antenna__violating__pins,0
route__antenna_violation__count,0
antenna_diodes_count,0
route__net,1520
route__net__special,2
route__drc_errors__iter:1,573
route__wirelength__iter:1,69242
route__drc_errors__iter:2,251
route__wirelength__iter:2,68452
route__drc_errors__iter:3,198
route__wirelength__iter:3,68393
route__drc_errors__iter:4,11
route__wirelength__iter:4,68445
route__drc_errors__iter:5,0
route__wirelength__iter:5,68433
route__drc_errors,0
route__wirelength,68433
route__vias,10875
route__vias__singlecut,10875
route__vias__multicut,0
design__disconnected_pin__count,11
design__critical_disconnected_pin__count,0
route__wirelength__max,674.23
design__instance__count__class:fill_cell,846
timing__unannotated_net__count__corner:nom_tt_025C_3v30,62
timing__unannotated_net_filtered__count__corner:nom_tt_025C_3v30,0
timing__unannotated_net__count__corner:nom_ss_125C_3v00,62
timing__unannotated_net_filtered__count__corner:nom_ss_125C_3v00,0
timing__unannotated_net__count__corner:nom_ff_n40C_3v60,62
timing__unannotated_net_filtered__count__corner:nom_ff_n40C_3v60,0
design__max_slew_violation__count__corner:min_tt_025C_3v30,4
design__max_fanout_violation__count__corner:min_tt_025C_3v30,13
design__max_cap_violation__count__corner:min_tt_025C_3v30,1
clock__skew__worst_hold__corner:min_tt_025C_3v30,-0.2804103417721758
clock__skew__worst_setup__corner:min_tt_025C_3v30,0.28029654390893327
timing__hold__ws__corner:min_tt_025C_3v30,0.9988536946946548
timing__setup__ws__corner:min_tt_025C_3v30,1.2471246610627789
timing__hold__tns__corner:min_tt_025C_3v30,0.0
timing__setup__tns__corner:min_tt_025C_3v30,0.0
timing__hold__wns__corner:min_tt_025C_3v30,0
timing__setup__wns__corner:min_tt_025C_3v30,0.0
timing__hold_vio__count__corner:min_tt_025C_3v30,0
timing__hold_r2r__ws__corner:min_tt_025C_3v30,0.998854
timing__hold_r2r_vio__count__corner:min_tt_025C_3v30,0
timing__setup_vio__count__corner:min_tt_025C_3v30,0
timing__setup_r2r__ws__corner:min_tt_025C_3v30,1.247125
timing__setup_r2r_vio__count__corner:min_tt_025C_3v30,0
timing__unannotated_net__count__corner:min_tt_025C_3v30,62
timing__unannotated_net_filtered__count__corner:min_tt_025C_3v30,0
design__max_slew_violation__count__corner:min_ss_125C_3v00,62
design__max_fanout_violation__count__corner:min_ss_125C_3v00,13
design__max_cap_violation__count__corner:min_ss_125C_3v00,1
clock__skew__worst_hold__corner:min_ss_125C_3v00,-0.3050759453632589
clock__skew__worst_setup__corner:min_ss_125C_3v00,0.30757572359620344
timing__hold__ws__corner:min_ss_125C_3v00,2.112301504607592
timing__setup__ws__corner:min_ss_125C_3v00,-0.49008665179929967
timing__hold__tns__corner:min_ss_125C_3v00,0.0
timing__setup__tns__corner:min_ss_125C_3v00,-0.49008665179929967
timing__hold__wns__corner:min_ss_125C_3v00,0
timing__setup__wns__corner:min_ss_125C_3v00,-0.49008665179929967
timing__hold_vio__count__corner:min_ss_125C_3v00,0
timing__hold_r2r__ws__corner:min_ss_125C_3v00,2.112302
timing__hold_r2r_vio__count__corner:min_ss_125C_3v00,0
timing__setup_vio__count__corner:min_ss_125C_3v00,1
timing__setup_r2r__ws__corner:min_ss_125C_3v00,-0.490087
timing__setup_r2r_vio__count__corner:min_ss_125C_3v00,1
timing__unannotated_net__count__corner:min_ss_125C_3v00,62
timing__unannotated_net_filtered__count__corner:min_ss_125C_3v00,0
design__max_slew_violation__count__corner:min_ff_n40C_3v60,0
design__max_fanout_violation__count__corner:min_ff_n40C_3v60,13
design__max_cap_violation__count__corner:min_ff_n40C_3v60,1
clock__skew__worst_hold__corner:min_ff_n40C_3v60,-0.2687810050605077
clock__skew__worst_setup__corner:min_ff_n40C_3v60,0.26820973978703033
timing__hold__ws__corner:min_ff_n40C_3v60,0.4547083949183314
timing__setup__ws__corner:min_ff_n40C_3v60,1.9706110634393668
timing__hold__tns__corner:min_ff_n40C_3v60,0.0
timing__setup__tns__corner:min_ff_n40C_3v60,0.0
timing__hold__wns__corner:min_ff_n40C_3v60,0
timing__setup__wns__corner:min_ff_n40C_3v60,0.0
timing__hold_vio__count__corner:min_ff_n40C_3v60,0
timing__hold_r2r__ws__corner:min_ff_n40C_3v60,0.454708
timing__hold_r2r_vio__count__corner:min_ff_n40C_3v60,0
timing__setup_vio__count__corner:min_ff_n40C_3v60,0
timing__setup_r2r__ws__corner:min_ff_n40C_3v60,1.970611
timing__setup_r2r_vio__count__corner:min_ff_n40C_3v60,0
timing__unannotated_net__count__corner:min_ff_n40C_3v60,62
timing__unannotated_net_filtered__count__corner:min_ff_n40C_3v60,0
design__max_slew_violation__count__corner:max_tt_025C_3v30,6
design__max_fanout_violation__count__corner:max_tt_025C_3v30,13
design__max_cap_violation__count__corner:max_tt_025C_3v30,1
clock__skew__worst_hold__corner:max_tt_025C_3v30,-0.2886243825633252
clock__skew__worst_setup__corner:max_tt_025C_3v30,0.28797701149935734
timing__hold__ws__corner:max_tt_025C_3v30,1.0095591315346757
timing__setup__ws__corner:max_tt_025C_3v30,1.2471246610627789
timing__hold__tns__corner:max_tt_025C_3v30,0.0
timing__setup__tns__corner:max_tt_025C_3v30,0.0
timing__hold__wns__corner:max_tt_025C_3v30,0
timing__setup__wns__corner:max_tt_025C_3v30,0.0
timing__hold_vio__count__corner:max_tt_025C_3v30,0
timing__hold_r2r__ws__corner:max_tt_025C_3v30,1.009559
timing__hold_r2r_vio__count__corner:max_tt_025C_3v30,0
timing__setup_vio__count__corner:max_tt_025C_3v30,0
timing__setup_r2r__ws__corner:max_tt_025C_3v30,1.247125
timing__setup_r2r_vio__count__corner:max_tt_025C_3v30,0
timing__unannotated_net__count__corner:max_tt_025C_3v30,62
timing__unannotated_net_filtered__count__corner:max_tt_025C_3v30,0
design__max_slew_violation__count__corner:max_ss_125C_3v00,106
design__max_fanout_violation__count__corner:max_ss_125C_3v00,13
design__max_cap_violation__count__corner:max_ss_125C_3v00,1
clock__skew__worst_hold__corner:max_ss_125C_3v00,-0.3192249610561508
clock__skew__worst_setup__corner:max_ss_125C_3v00,0.32145850780026064
timing__hold__ws__corner:max_ss_125C_3v00,2.112301504607592
timing__setup__ws__corner:max_ss_125C_3v00,-0.49008665179929967
timing__hold__tns__corner:max_ss_125C_3v00,0.0
timing__setup__tns__corner:max_ss_125C_3v00,-0.49008665179929967
timing__hold__wns__corner:max_ss_125C_3v00,0
timing__setup__wns__corner:max_ss_125C_3v00,-0.49008665179929967
timing__hold_vio__count__corner:max_ss_125C_3v00,0
timing__hold_r2r__ws__corner:max_ss_125C_3v00,2.112302
timing__hold_r2r_vio__count__corner:max_ss_125C_3v00,0
timing__setup_vio__count__corner:max_ss_125C_3v00,1
timing__setup_r2r__ws__corner:max_ss_125C_3v00,-0.490087
timing__setup_r2r_vio__count__corner:max_ss_125C_3v00,1
timing__unannotated_net__count__corner:max_ss_125C_3v00,62
timing__unannotated_net_filtered__count__corner:max_ss_125C_3v00,0
design__max_slew_violation__count__corner:max_ff_n40C_3v60,0
design__max_fanout_violation__count__corner:max_ff_n40C_3v60,13
design__max_cap_violation__count__corner:max_ff_n40C_3v60,1
clock__skew__worst_hold__corner:max_ff_n40C_3v60,-0.2740528159753104
clock__skew__worst_setup__corner:max_ff_n40C_3v60,0.2737236348391992
timing__hold__ws__corner:max_ff_n40C_3v60,0.4617395485544396
timing__setup__ws__corner:max_ff_n40C_3v60,1.9706110634393668
timing__hold__tns__corner:max_ff_n40C_3v60,0.0
timing__setup__tns__corner:max_ff_n40C_3v60,0.0
timing__hold__wns__corner:max_ff_n40C_3v60,0
timing__setup__wns__corner:max_ff_n40C_3v60,0.0
timing__hold_vio__count__corner:max_ff_n40C_3v60,0
timing__hold_r2r__ws__corner:max_ff_n40C_3v60,0.461740
timing__hold_r2r_vio__count__corner:max_ff_n40C_3v60,0
timing__setup_vio__count__corner:max_ff_n40C_3v60,0
timing__setup_r2r__ws__corner:max_ff_n40C_3v60,1.970611
timing__setup_r2r_vio__count__corner:max_ff_n40C_3v60,0
timing__unannotated_net__count__corner:max_ff_n40C_3v60,62
timing__unannotated_net_filtered__count__corner:max_ff_n40C_3v60,0
timing__unannotated_net__count,62
timing__unannotated_net_filtered__count,0
design_powergrid__voltage__worst__net:VPWR__corner:nom_tt_025C_3v30,3.3
design_powergrid__drop__average__net:VPWR__corner:nom_tt_025C_3v30,3.3
design_powergrid__drop__worst__net:VPWR__corner:nom_tt_025C_3v30,1.14746E-7
design_powergrid__voltage__worst__net:VGND__corner:nom_tt_025C_3v30,8.51372E-8
design_powergrid__drop__average__net:VGND__corner:nom_tt_025C_3v30,2.25492E-8
design_powergrid__drop__worst__net:VGND__corner:nom_tt_025C_3v30,8.51372E-8
design_powergrid__voltage__worst,8.51372E-8
design_powergrid__voltage__worst__net:VPWR,3.3
design_powergrid__drop__worst,1.14746E-7
design_powergrid__drop__worst__net:VPWR,1.14746E-7
design_powergrid__voltage__worst__net:VGND,8.51372E-8
design_powergrid__drop__worst__net:VGND,8.51372E-8
ir__voltage__worst,3.29999999999999982236431605997495353221893310546875
ir__drop__avg,2.230000000000000116140482105640818755176724152988754212856292724609375E-8
ir__drop__worst,1.149999999999999974430108201466083084341107678483240306377410888671875E-7
magic__drc_error__count,0
magic__illegal_overlap__count,0
design__lvs_device_difference__count,0
design__lvs_net_difference__count,0
design__lvs_property_fail__count,0
design__lvs_error__count,0
design__lvs_unmatched_device__count,0
design__lvs_unmatched_net__count,0
design__lvs_unmatched_pin__count,0
