\section{Class Hierarchy}
This inheritance list is sorted roughly, but not completely, alphabetically\-:\begin{DoxyCompactList}
\item \contentsline{section}{Access\-Record}{\pageref{structAccessRecord}}{}
\item \contentsline{section}{Stream\-Prefetcher\-:\-:Entry\-:\-:Access\-Times}{\pageref{structStreamPrefetcher_1_1Entry_1_1AccessTimes}}{}
\item \contentsline{section}{Access\-Trace\-Reader}{\pageref{classAccessTraceReader}}{}
\item \contentsline{section}{Act\-Window}{\pageref{classActWindow}}{}
\item \contentsline{section}{Bbl\-Info}{\pageref{structBblInfo}}{}
\item \contentsline{section}{Branch\-Predictor\-P\-Ag$<$ N\-B, H\-B, L\-B $>$}{\pageref{classBranchPredictorPAg}}{}
\item \contentsline{section}{Branch\-Predictor\-P\-Ag$<$ 11, 18, 14 $>$}{\pageref{classBranchPredictorPAg}}{}
\item \contentsline{section}{D\-R\-A\-M\-Sim\-:\-:Callback\-Base$<$ Return\-T, Param1\-T, Param2\-T, Param3\-T $>$}{\pageref{classDRAMSim_1_1CallbackBase}}{}
\begin{DoxyCompactList}
\item \contentsline{section}{D\-R\-A\-M\-Sim\-:\-:Callback$<$ Consumer\-T, Return\-T, Param1\-T, Param2\-T, Param3\-T $>$}{\pageref{classDRAMSim_1_1Callback}}{}
\end{DoxyCompactList}
\item \contentsline{section}{Callee}{\pageref{classCallee}}{}
\begin{DoxyCompactList}
\item \contentsline{section}{Scheduler}{\pageref{classScheduler}}{}
\end{DoxyCompactList}
\item \contentsline{section}{Clock\-Domain\-Info}{\pageref{structClockDomainInfo}}{}
\item \contentsline{section}{Config}{\pageref{classConfig}}{}
\item \contentsline{section}{Core\-Recorder}{\pageref{classCoreRecorder}}{}
\item \contentsline{section}{Cpu\-Id\-Record}{\pageref{structCpuIdRecord}}{}
\item \contentsline{section}{Cycle\-Queue$<$ S\-Z $>$}{\pageref{classCycleQueue}}{}
\item \contentsline{section}{Cycle\-Queue$<$ 28 $>$}{\pageref{classCycleQueue}}{}
\item \contentsline{section}{Decoder}{\pageref{classDecoder}}{}
\item \contentsline{section}{Dyn\-Bbl}{\pageref{structDynBbl}}{}
\item \contentsline{section}{Dyn\-Uop}{\pageref{structDynUop}}{}
\item \contentsline{section}{g\-\_\-vector$<$ T $>$}{\pageref{classg__vector}}{}
\item \contentsline{section}{g\-\_\-vector$<$ Access\-Trace\-Writer $\ast$ $>$}{\pageref{classg__vector}}{}
\item \contentsline{section}{g\-\_\-vector$<$ Act\-Window $>$}{\pageref{classg__vector}}{}
\item \contentsline{section}{g\-\_\-vector$<$ Base\-Cache $\ast$ $>$}{\pageref{classg__vector}}{}
\item \contentsline{section}{g\-\_\-vector$<$ bool $>$}{\pageref{classg__vector}}{}
\item \contentsline{section}{g\-\_\-vector$<$ Context\-Info $>$}{\pageref{classg__vector}}{}
\item \contentsline{section}{g\-\_\-vector$<$ Crossing\-Event $\ast$ $>$}{\pageref{classg__vector}}{}
\item \contentsline{section}{g\-\_\-vector$<$ g\-\_\-string $>$}{\pageref{classg__vector}}{}
\item \contentsline{section}{g\-\_\-vector$<$ g\-\_\-unordered\-\_\-set$<$ uint64\-\_\-t $>$ $>$}{\pageref{classg__vector}}{}
\item \contentsline{section}{g\-\_\-vector$<$ g\-\_\-vector$<$ Bank $>$ $>$}{\pageref{classg__vector}}{}
\item \contentsline{section}{g\-\_\-vector$<$ Mem\-Channel\-Base $\ast$ $>$}{\pageref{classg__vector}}{}
\item \contentsline{section}{g\-\_\-vector$<$ Mem\-Object $\ast$ $>$}{\pageref{classg__vector}}{}
\item \contentsline{section}{g\-\_\-vector$<$ Mem\-Rank\-Base $\ast$ $>$}{\pageref{classg__vector}}{}
\item \contentsline{section}{g\-\_\-vector$<$ Mem\-Sched\-Queue\-Elem $>$}{\pageref{classg__vector}}{}
\item \contentsline{section}{g\-\_\-vector$<$ Mem\-Scheduler\-Base $\ast$ $>$}{\pageref{classg__vector}}{}
\item \contentsline{section}{g\-\_\-vector$<$ Proc\-Cmd\-Info $>$}{\pageref{classg__vector}}{}
\item \contentsline{section}{g\-\_\-vector$<$ Process\-Tree\-Node $\ast$ $>$}{\pageref{classg__vector}}{}
\item \contentsline{section}{g\-\_\-vector$<$ slab\-:\-:Slab $\ast$ $>$}{\pageref{classg__vector}}{}
\item \contentsline{section}{g\-\_\-vector$<$ Stat $\ast$ $>$}{\pageref{classg__vector}}{}
\item \contentsline{section}{g\-\_\-vector$<$ Stats\-Backend $\ast$ $>$}{\pageref{classg__vector}}{}
\item \contentsline{section}{g\-\_\-vector$<$ std\-:\-:pair$<$ uint32\-\_\-t, uint32\-\_\-t $>$ $>$}{\pageref{classg__vector}}{}
\item \contentsline{section}{g\-\_\-vector$<$ Timing\-Event $\ast$ $>$}{\pageref{classg__vector}}{}
\item \contentsline{section}{g\-\_\-vector$<$ uint32\-\_\-t $>$}{\pageref{classg__vector}}{}
\item \contentsline{section}{g\-\_\-vector$<$ uint64\-\_\-t $>$}{\pageref{classg__vector}}{}
\item \contentsline{section}{g\-\_\-vector$<$ U\-Mon $\ast$ $>$}{\pageref{classg__vector}}{}
\item \contentsline{section}{Glob\-Alloc}{\pageref{classGlobAlloc}}{}
\begin{DoxyCompactList}
\item \contentsline{section}{Access\-Trace\-Writer}{\pageref{classAccessTraceWriter}}{}
\item \contentsline{section}{Barrier}{\pageref{classBarrier}}{}
\item \contentsline{section}{Cache\-Array}{\pageref{classCacheArray}}{}
\begin{DoxyCompactList}
\item \contentsline{section}{Ideal\-L\-R\-U\-Array}{\pageref{classIdealLRUArray}}{}
\item \contentsline{section}{Ideal\-L\-R\-U\-Part\-Array}{\pageref{classIdealLRUPartArray}}{}
\item \contentsline{section}{Set\-Assoc\-Array}{\pageref{classSetAssocArray}}{}
\item \contentsline{section}{Z\-Array}{\pageref{classZArray}}{}
\end{DoxyCompactList}
\item \contentsline{section}{C\-C}{\pageref{classCC}}{}
\begin{DoxyCompactList}
\item \contentsline{section}{M\-E\-S\-I\-C\-C}{\pageref{classMESICC}}{}
\item \contentsline{section}{M\-E\-S\-I\-Terminal\-C\-C}{\pageref{classMESITerminalCC}}{}
\end{DoxyCompactList}
\item \contentsline{section}{Contention\-Sim}{\pageref{classContentionSim}}{}
\item \contentsline{section}{Core}{\pageref{classCore}}{}
\begin{DoxyCompactList}
\item \contentsline{section}{Null\-Core}{\pageref{classNullCore}}{}
\item \contentsline{section}{O\-O\-O\-Core}{\pageref{classOOOCore}}{}
\item \contentsline{section}{Simple\-Core}{\pageref{classSimpleCore}}{}
\item \contentsline{section}{Timing\-Core}{\pageref{classTimingCore}}{}
\end{DoxyCompactList}
\item \contentsline{section}{Event}{\pageref{classEvent}}{}
\begin{DoxyCompactList}
\item \contentsline{section}{Adaptive\-Event$<$ G, F $>$}{\pageref{classAdaptiveEvent}}{}
\item \contentsline{section}{Partitioner\-:\-:Partition\-Event}{\pageref{classPartitioner_1_1PartitionEvent}}{}
\item \contentsline{section}{Sync\-Event}{\pageref{classSyncEvent}}{}
\end{DoxyCompactList}
\item \contentsline{section}{Event\-Queue}{\pageref{classEventQueue}}{}
\item \contentsline{section}{Event\-Recorder}{\pageref{classEventRecorder}}{}
\item \contentsline{section}{Hash\-Family}{\pageref{classHashFamily}}{}
\begin{DoxyCompactList}
\item \contentsline{section}{H3\-Hash\-Family}{\pageref{classH3HashFamily}}{}
\item \contentsline{section}{Id\-Hash\-Family}{\pageref{classIdHashFamily}}{}
\item \contentsline{section}{S\-H\-A1\-Hash\-Family}{\pageref{classSHA1HashFamily}}{}
\end{DoxyCompactList}
\item \contentsline{section}{H\-D\-F5\-Backend\-Impl}{\pageref{classHDF5BackendImpl}}{}
\item \contentsline{section}{Mem\-Channel\-Base}{\pageref{classMemChannelBase}}{}
\item \contentsline{section}{Mem\-Object}{\pageref{classMemObject}}{}
\begin{DoxyCompactList}
\item \contentsline{section}{Base\-Cache}{\pageref{classBaseCache}}{}
\begin{DoxyCompactList}
\item \contentsline{section}{Cache}{\pageref{classCache}}{}
\begin{DoxyCompactList}
\item \contentsline{section}{Filter\-Cache}{\pageref{classFilterCache}}{}
\item \contentsline{section}{Timing\-Cache}{\pageref{classTimingCache}}{}
\item \contentsline{section}{Tracing\-Cache}{\pageref{classTracingCache}}{}
\end{DoxyCompactList}
\item \contentsline{section}{Stream\-Prefetcher}{\pageref{classStreamPrefetcher}}{}
\item \contentsline{section}{Trace\-Driver\-Proxy\-Cache}{\pageref{classTraceDriverProxyCache}}{}
\end{DoxyCompactList}
\item \contentsline{section}{D\-D\-R\-Memory}{\pageref{classDDRMemory}}{}
\item \contentsline{section}{D\-R\-A\-M\-Sim\-Memory}{\pageref{classDRAMSimMemory}}{}
\item \contentsline{section}{M\-D1\-Memory}{\pageref{classMD1Memory}}{}
\begin{DoxyCompactList}
\item \contentsline{section}{Weave\-M\-D1\-Memory}{\pageref{classWeaveMD1Memory}}{}
\end{DoxyCompactList}
\item \contentsline{section}{Mem\-Controller\-Base}{\pageref{classMemControllerBase}}{}
\item \contentsline{section}{Memory\-Controller}{\pageref{classMemoryController}}{}
\item \contentsline{section}{Simple\-Memory}{\pageref{classSimpleMemory}}{}
\begin{DoxyCompactList}
\item \contentsline{section}{Weave\-Simple\-Memory}{\pageref{classWeaveSimpleMemory}}{}
\end{DoxyCompactList}
\item \contentsline{section}{Split\-Addr\-Memory}{\pageref{classSplitAddrMemory}}{}
\end{DoxyCompactList}
\item \contentsline{section}{Mem\-Param}{\pageref{classMemParam}}{}
\item \contentsline{section}{Mem\-Rank\-Base}{\pageref{classMemRankBase}}{}
\item \contentsline{section}{Mem\-Scheduler\-Base}{\pageref{classMemSchedulerBase}}{}
\begin{DoxyCompactList}
\item \contentsline{section}{Mem\-Scheduler\-Default}{\pageref{classMemSchedulerDefault}}{}
\end{DoxyCompactList}
\item \contentsline{section}{M\-E\-S\-I\-Bottom\-C\-C}{\pageref{classMESIBottomCC}}{}
\item \contentsline{section}{M\-E\-S\-I\-Top\-C\-C}{\pageref{classMESITopCC}}{}
\item \contentsline{section}{M\-T\-Rand}{\pageref{classMTRand}}{}
\item \contentsline{section}{mutex}{\pageref{classmutex}}{}
\begin{DoxyCompactList}
\item \contentsline{section}{aligned\-\_\-mutex}{\pageref{classaligned__mutex}}{}
\end{DoxyCompactList}
\item \contentsline{section}{Partitioner}{\pageref{classPartitioner}}{}
\begin{DoxyCompactList}
\item \contentsline{section}{Lookahead\-Partitioner}{\pageref{classLookaheadPartitioner}}{}
\end{DoxyCompactList}
\item \contentsline{section}{Partition\-Monitor}{\pageref{classPartitionMonitor}}{}
\begin{DoxyCompactList}
\item \contentsline{section}{U\-Mon\-Monitor}{\pageref{classUMonMonitor}}{}
\end{DoxyCompactList}
\item \contentsline{section}{Part\-Mapper}{\pageref{classPartMapper}}{}
\begin{DoxyCompactList}
\item \contentsline{section}{Core\-Part\-Mapper}{\pageref{classCorePartMapper}}{}
\item \contentsline{section}{Instr\-Data\-Core\-Part\-Mapper}{\pageref{classInstrDataCorePartMapper}}{}
\item \contentsline{section}{Instr\-Data\-Part\-Mapper}{\pageref{classInstrDataPartMapper}}{}
\item \contentsline{section}{Instr\-Data\-Process\-Part\-Mapper}{\pageref{classInstrDataProcessPartMapper}}{}
\item \contentsline{section}{Process\-Group\-Part\-Mapper}{\pageref{classProcessGroupPartMapper}}{}
\item \contentsline{section}{Process\-Part\-Mapper}{\pageref{classProcessPartMapper}}{}
\end{DoxyCompactList}
\item \contentsline{section}{Pin\-Cmd}{\pageref{classPinCmd}}{}
\item \contentsline{section}{Process\-Stats}{\pageref{classProcessStats}}{}
\item \contentsline{section}{Process\-Tree\-Node}{\pageref{classProcessTreeNode}}{}
\item \contentsline{section}{Proc\-Stats}{\pageref{classProcStats}}{}
\item \contentsline{section}{Refresh\-Event}{\pageref{classRefreshEvent}}{}
\item \contentsline{section}{Repl\-Policy}{\pageref{classReplPolicy}}{}
\begin{DoxyCompactList}
\item \contentsline{section}{Legacy\-Repl\-Policy}{\pageref{classLegacyReplPolicy}}{}
\begin{DoxyCompactList}
\item \contentsline{section}{L\-F\-U\-Repl\-Policy}{\pageref{classLFUReplPolicy}}{}
\item \contentsline{section}{N\-R\-U\-Repl\-Policy}{\pageref{classNRUReplPolicy}}{}
\item \contentsline{section}{Rand\-Repl\-Policy}{\pageref{classRandReplPolicy}}{}
\item \contentsline{section}{Vantage\-Repl\-Policy}{\pageref{classVantageReplPolicy}}{}
\item \contentsline{section}{Way\-Part\-Repl\-Policy}{\pageref{classWayPartReplPolicy}}{}
\end{DoxyCompactList}
\item \contentsline{section}{L\-R\-U\-Repl\-Policy$<$ sharers\-Aware $>$}{\pageref{classLRUReplPolicy}}{}
\item \contentsline{section}{L\-R\-U\-Repl\-Policy$<$ true $>$}{\pageref{classLRUReplPolicy}}{}
\begin{DoxyCompactList}
\item \contentsline{section}{Tree\-L\-R\-U\-Repl\-Policy}{\pageref{classTreeLRUReplPolicy}}{}
\end{DoxyCompactList}
\item \contentsline{section}{Part\-Repl\-Policy}{\pageref{classPartReplPolicy}}{}
\begin{DoxyCompactList}
\item \contentsline{section}{Ideal\-L\-R\-U\-Part\-Repl\-Policy}{\pageref{classIdealLRUPartReplPolicy}}{}
\item \contentsline{section}{Vantage\-Repl\-Policy}{\pageref{classVantageReplPolicy}}{}
\item \contentsline{section}{Way\-Part\-Repl\-Policy}{\pageref{classWayPartReplPolicy}}{}
\end{DoxyCompactList}
\end{DoxyCompactList}
\item \contentsline{section}{rwmutex}{\pageref{classrwmutex}}{}
\item \contentsline{section}{Sched\-Event}{\pageref{classSchedEvent}}{}
\item \contentsline{section}{Scheduler}{\pageref{classScheduler}}{}
\item \contentsline{section}{scoped\-\_\-mutex}{\pageref{classscoped__mutex}}{}
\item \contentsline{section}{Stat}{\pageref{classStat}}{}
\begin{DoxyCompactList}
\item \contentsline{section}{Aggregate\-Stat}{\pageref{classAggregateStat}}{}
\item \contentsline{section}{Scalar\-Stat}{\pageref{classScalarStat}}{}
\begin{DoxyCompactList}
\item \contentsline{section}{Clock\-Stat}{\pageref{classClockStat}}{}
\item \contentsline{section}{Counter}{\pageref{classCounter}}{}
\begin{DoxyCompactList}
\item \contentsline{section}{Proc\-Stats\-:\-:Process\-Counter}{\pageref{classProcStats_1_1ProcessCounter}}{}
\end{DoxyCompactList}
\item \contentsline{section}{Lambda\-Stat$<$ F $>$}{\pageref{classLambdaStat}}{}
\item \contentsline{section}{Proxy\-Func\-Stat}{\pageref{classProxyFuncStat}}{}
\item \contentsline{section}{Proxy\-Stat}{\pageref{classProxyStat}}{}
\end{DoxyCompactList}
\item \contentsline{section}{Vector\-Stat}{\pageref{classVectorStat}}{}
\begin{DoxyCompactList}
\item \contentsline{section}{Lambda\-Vector\-Stat$<$ F $>$}{\pageref{classLambdaVectorStat}}{}
\item \contentsline{section}{Vector\-Counter}{\pageref{classVectorCounter}}{}
\begin{DoxyCompactList}
\item \contentsline{section}{Cycle\-Breakdown\-Stat}{\pageref{classCycleBreakdownStat}}{}
\item \contentsline{section}{Proc\-Stats\-:\-:Process\-Vector\-Counter}{\pageref{classProcStats_1_1ProcessVectorCounter}}{}
\item \contentsline{section}{Time\-Breakdown\-Stat}{\pageref{classTimeBreakdownStat}}{}
\end{DoxyCompactList}
\end{DoxyCompactList}
\end{DoxyCompactList}
\item \contentsline{section}{Stats\-Backend}{\pageref{classStatsBackend}}{}
\begin{DoxyCompactList}
\item \contentsline{section}{H\-D\-F5\-Backend}{\pageref{classHDF5Backend}}{}
\item \contentsline{section}{Text\-Backend}{\pageref{classTextBackend}}{}
\end{DoxyCompactList}
\item \contentsline{section}{Tag\-Buffer}{\pageref{classTagBuffer}}{}
\item \contentsline{section}{Text\-Backend\-Impl}{\pageref{classTextBackendImpl}}{}
\item \contentsline{section}{Tick\-Event$<$ T $>$}{\pageref{classTickEvent}}{}
\item \contentsline{section}{U\-Mon}{\pageref{classUMon}}{}
\end{DoxyCompactList}
\item \contentsline{section}{Glob\-Sim\-Info}{\pageref{structGlobSimInfo}}{}
\item \contentsline{section}{gm\-\_\-segment}{\pageref{structgm__segment}}{}
\item \contentsline{section}{Mem\-Param\-:\-:I\-D\-Ds}{\pageref{structMemParam_1_1IDDs}}{}
\item \contentsline{section}{In\-List$<$ T $>$}{\pageref{classInList}}{}
\item \contentsline{section}{In\-List$<$ Context\-Info $>$}{\pageref{classInList}}{}
\item \contentsline{section}{In\-List$<$ Entry $>$}{\pageref{classInList}}{}
\item \contentsline{section}{In\-List$<$ Fake\-Leave\-Info $>$}{\pageref{classInList}}{}
\item \contentsline{section}{In\-List$<$ Ideal\-L\-R\-U\-Part\-Repl\-Policy\-:\-:Entry $>$}{\pageref{classInList}}{}
\item \contentsline{section}{In\-List$<$ Node $>$}{\pageref{classInList}}{}
\item \contentsline{section}{In\-List$<$ Request $>$}{\pageref{classInList}}{}
\item \contentsline{section}{In\-List$<$ Thread\-Info $>$}{\pageref{classInList}}{}
\item \contentsline{section}{In\-List\-Node$<$ T $>$}{\pageref{structInListNode}}{}
\item \contentsline{section}{In\-List\-Node$<$ Context\-Info $>$}{\pageref{structInListNode}}{}
\item \contentsline{section}{In\-List\-Node$<$ Entry $>$}{\pageref{structInListNode}}{}
\begin{DoxyCompactList}
\item \contentsline{section}{Ideal\-L\-R\-U\-Part\-Repl\-Policy\-:\-:Entry}{\pageref{structIdealLRUPartReplPolicy_1_1Entry}}{}
\end{DoxyCompactList}
\item \contentsline{section}{In\-List\-Node$<$ Fake\-Leave\-Info $>$}{\pageref{structInListNode}}{}
\item \contentsline{section}{In\-List\-Node$<$ Node $>$}{\pageref{structInListNode}}{}
\item \contentsline{section}{In\-List\-Node$<$ Request $>$}{\pageref{structInListNode}}{}
\item \contentsline{section}{In\-List\-Node$<$ Thread\-Info $>$}{\pageref{structInListNode}}{}
\item \contentsline{section}{Instr\-Func\-Ptrs}{\pageref{structInstrFuncPtrs}}{}
\item \contentsline{section}{Inv\-Req}{\pageref{structInvReq}}{}
\item \contentsline{section}{Z\-Cands\-:\-:iterator}{\pageref{structZCands_1_1iterator}}{}
\item \contentsline{section}{Request\-Queue$<$ T $>$\-:\-:iterator}{\pageref{structRequestQueue_1_1iterator}}{}
\item \contentsline{section}{Set\-Assoc\-Cands\-:\-:iterator}{\pageref{structSetAssocCands_1_1iterator}}{}
\item \contentsline{section}{Lib\-Info}{\pageref{structLibInfo}}{}
\item \contentsline{section}{Line\-Placement\-Policy}{\pageref{classLinePlacementPolicy}}{}
\item \contentsline{section}{Mem\-Req}{\pageref{structMemReq}}{}
\item \contentsline{section}{D\-R\-A\-M\-Sim\-:\-:Multi\-Channel\-Memory\-System}{\pageref{classDRAMSim_1_1MultiChannelMemorySystem}}{}
\item \contentsline{section}{Network}{\pageref{classNetwork}}{}
\item \contentsline{section}{O\-O\-O\-Core\-Recorder}{\pageref{classOOOCoreRecorder}}{}
\item \contentsline{section}{O\-S\-Placement\-Policy}{\pageref{classOSPlacementPolicy}}{}
\item \contentsline{section}{Packed\-Access\-Record}{\pageref{structPackedAccessRecord}}{}
\item \contentsline{section}{Page\-Placement\-Policy}{\pageref{classPagePlacementPolicy}}{}
\item \contentsline{section}{Part\-Info}{\pageref{structPartInfo}}{}
\begin{DoxyCompactList}
\item \contentsline{section}{Ideal\-L\-R\-U\-Part\-Repl\-Policy\-:\-:Id\-Part\-Info}{\pageref{structIdealLRUPartReplPolicy_1_1IdPartInfo}}{}
\end{DoxyCompactList}
\item \contentsline{section}{Mem\-Controller\-Base\-:\-:power\-Value}{\pageref{structMemControllerBase_1_1powerValue}}{}
\item \contentsline{section}{Print\-Expr}{\pageref{classPrintExpr}}{}
\item \contentsline{section}{Prio\-Queue$<$ T, B $>$}{\pageref{classPrioQueue}}{}
\item \contentsline{section}{Prio\-Queue$<$ Timing\-Event, P\-Q\-\_\-\-B\-L\-O\-C\-K\-S $>$}{\pageref{classPrioQueue}}{}
\item \contentsline{section}{Proc\-Info}{\pageref{structProcInfo}}{}
\item \contentsline{section}{Range}{\pageref{structRange}}{}
\item \contentsline{section}{Reorder\-Buffer$<$ S\-Z, W $>$}{\pageref{classReorderBuffer}}{}
\item \contentsline{section}{Reorder\-Buffer$<$ 128, 4 $>$}{\pageref{classReorderBuffer}}{}
\item \contentsline{section}{Reorder\-Buffer$<$ 32, 4 $>$}{\pageref{classReorderBuffer}}{}
\item \contentsline{section}{Request\-Queue$<$ T $>$}{\pageref{classRequestQueue}}{}
\item \contentsline{section}{Request\-Queue$<$ Request $>$}{\pageref{classRequestQueue}}{}
\item \contentsline{section}{Sat\-Counter$<$ M, T, I $>$}{\pageref{classSatCounter}}{}
\item \contentsline{section}{Sat\-Counter$<$ 3, 2, 1 $>$}{\pageref{classSatCounter}}{}
\item \contentsline{section}{Section}{\pageref{structSection}}{}
\item \contentsline{section}{Set}{\pageref{classSet}}{}
\item \contentsline{section}{Set\-Assoc\-Cands}{\pageref{structSetAssocCands}}{}
\item \contentsline{section}{slab\-:\-:Slab}{\pageref{structslab_1_1Slab}}{}
\item \contentsline{section}{slab\-:\-:Slab\-Alloc}{\pageref{classslab_1_1SlabAlloc}}{}
\item T\begin{DoxyCompactList}
\item \contentsline{section}{Prof\-Viol\-Repl\-Policy$<$ T $>$}{\pageref{classProfViolReplPolicy}}{}
\end{DoxyCompactList}
\item \contentsline{section}{Tag\-Buffer\-Entry}{\pageref{classTagBufferEntry}}{}
\item \contentsline{section}{Timing\-Event}{\pageref{classTimingEvent}}{}
\begin{DoxyCompactList}
\item \contentsline{section}{Crossing\-Event}{\pageref{classCrossingEvent}}{}
\item \contentsline{section}{D\-D\-R\-Memory\-Acc\-Event}{\pageref{classDDRMemoryAccEvent}}{}
\item \contentsline{section}{Delay\-Event}{\pageref{classDelayEvent}}{}
\item \contentsline{section}{Hit\-Event}{\pageref{classHitEvent}}{}
\item \contentsline{section}{Mem\-Access\-Event\-Base}{\pageref{classMemAccessEventBase}}{}
\item \contentsline{section}{Miss\-Response\-Event}{\pageref{classMissResponseEvent}}{}
\item \contentsline{section}{Miss\-Start\-Event}{\pageref{classMissStartEvent}}{}
\item \contentsline{section}{Miss\-Writeback\-Event}{\pageref{classMissWritebackEvent}}{}
\item \contentsline{section}{O\-O\-O\-Dispatch\-Event}{\pageref{classOOODispatchEvent}}{}
\item \contentsline{section}{O\-O\-O\-Issue\-Event}{\pageref{classOOOIssueEvent}}{}
\item \contentsline{section}{O\-O\-O\-Resp\-Event}{\pageref{classOOORespEvent}}{}
\item \contentsline{section}{Prefetch\-Response\-Event}{\pageref{classPrefetchResponseEvent}}{}
\item \contentsline{section}{Refresh\-Event}{\pageref{classRefreshEvent}}{}
\item \contentsline{section}{Repl\-Access\-Event}{\pageref{classReplAccessEvent}}{}
\item \contentsline{section}{Sched\-Event}{\pageref{classSchedEvent}}{}
\item \contentsline{section}{Tick\-Event$<$ T $>$}{\pageref{classTickEvent}}{}
\item \contentsline{section}{Timing\-Core\-Event}{\pageref{classTimingCoreEvent}}{}
\item \contentsline{section}{Weave\-Mem\-Acc\-Event}{\pageref{classWeaveMemAccEvent}}{}
\end{DoxyCompactList}
\item \contentsline{section}{Timing\-Event\-Block}{\pageref{structTimingEventBlock}}{}
\item \contentsline{section}{Timing\-Record}{\pageref{structTimingRecord}}{}
\item \contentsline{section}{T\-L\-B\-Entry}{\pageref{classTLBEntry}}{}
\item \contentsline{section}{Trace\-Driver}{\pageref{classTraceDriver}}{}
\item \contentsline{section}{Vdso\-Patch\-Data}{\pageref{structVdsoPatchData}}{}
\item \contentsline{section}{Way}{\pageref{classWay}}{}
\item \contentsline{section}{Window\-Structure$<$ H, W\-S\-Z $>$}{\pageref{classWindowStructure}}{}
\item \contentsline{section}{Window\-Structure$<$ 1024, 36 $>$}{\pageref{classWindowStructure}}{}
\item \contentsline{section}{Z\-Cands}{\pageref{structZCands}}{}
\item \contentsline{section}{Z\-Walk\-Info}{\pageref{structZWalkInfo}}{}
\end{DoxyCompactList}
