#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\va_math.vpi";
S_000001d44dc2fe90 .scope module, "SingleCycle_sim" "SingleCycle_sim" 2 32;
 .timescale 0 0;
v000001d44dcad0d0_0 .net "PC", 31 0, v000001d44dca91f0_0;  1 drivers
v000001d44dcadf30_0 .var "clk", 0 0;
v000001d44dcad8f0_0 .net "clkout", 0 0, L_000001d44dc6dfc0;  1 drivers
v000001d44dcaebb0_0 .net "cycles_consumed", 31 0, v000001d44dcadad0_0;  1 drivers
v000001d44dcadfd0_0 .var "rst", 0 0;
S_000001d44dc301b0 .scope module, "cpu" "SC_CPU" 2 38, 3 1 0, S_000001d44dc2fe90;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "input_clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /OUTPUT 32 "PC";
    .port_info 3 /OUTPUT 32 "cycles_consumed";
    .port_info 4 /OUTPUT 1 "clk";
P_000001d44dc4ed80 .param/l "RType" 0 4 2, C4<000000>;
P_000001d44dc4edb8 .param/l "add" 0 4 5, C4<100000>;
P_000001d44dc4edf0 .param/l "addi" 0 4 8, C4<001000>;
P_000001d44dc4ee28 .param/l "addu" 0 4 5, C4<100001>;
P_000001d44dc4ee60 .param/l "and_" 0 4 5, C4<100100>;
P_000001d44dc4ee98 .param/l "andi" 0 4 8, C4<001100>;
P_000001d44dc4eed0 .param/l "beq" 0 4 10, C4<000100>;
P_000001d44dc4ef08 .param/l "bne" 0 4 10, C4<000101>;
P_000001d44dc4ef40 .param/l "hlt_inst" 0 4 3, C4<111111>;
P_000001d44dc4ef78 .param/l "j" 0 4 12, C4<000010>;
P_000001d44dc4efb0 .param/l "jal" 0 4 12, C4<000011>;
P_000001d44dc4efe8 .param/l "jr" 0 4 6, C4<001000>;
P_000001d44dc4f020 .param/l "lw" 0 4 8, C4<100011>;
P_000001d44dc4f058 .param/l "nor_" 0 4 5, C4<100111>;
P_000001d44dc4f090 .param/l "or_" 0 4 5, C4<100101>;
P_000001d44dc4f0c8 .param/l "ori" 0 4 8, C4<001101>;
P_000001d44dc4f100 .param/l "sgt" 0 4 6, C4<101011>;
P_000001d44dc4f138 .param/l "sll" 0 4 6, C4<000000>;
P_000001d44dc4f170 .param/l "slt" 0 4 5, C4<101010>;
P_000001d44dc4f1a8 .param/l "slti" 0 4 8, C4<101010>;
P_000001d44dc4f1e0 .param/l "srl" 0 4 6, C4<000010>;
P_000001d44dc4f218 .param/l "sub" 0 4 5, C4<100010>;
P_000001d44dc4f250 .param/l "subu" 0 4 5, C4<100011>;
P_000001d44dc4f288 .param/l "sw" 0 4 8, C4<101011>;
P_000001d44dc4f2c0 .param/l "xor_" 0 4 5, C4<100110>;
P_000001d44dc4f2f8 .param/l "xori" 0 4 8, C4<001110>;
L_000001d44dc6df50 .functor NOT 1, v000001d44dcadfd0_0, C4<0>, C4<0>, C4<0>;
L_000001d44dc6dcb0 .functor NOT 1, v000001d44dcadfd0_0, C4<0>, C4<0>, C4<0>;
L_000001d44dc6de70 .functor NOT 1, v000001d44dcadfd0_0, C4<0>, C4<0>, C4<0>;
L_000001d44dc6e6c0 .functor NOT 1, v000001d44dcadfd0_0, C4<0>, C4<0>, C4<0>;
L_000001d44dc6e5e0 .functor NOT 1, v000001d44dcadfd0_0, C4<0>, C4<0>, C4<0>;
L_000001d44dc6dee0 .functor NOT 1, v000001d44dcadfd0_0, C4<0>, C4<0>, C4<0>;
L_000001d44dc6e960 .functor NOT 1, v000001d44dcadfd0_0, C4<0>, C4<0>, C4<0>;
L_000001d44dc6e8f0 .functor NOT 1, v000001d44dcadfd0_0, C4<0>, C4<0>, C4<0>;
L_000001d44dc6dfc0 .functor OR 1, v000001d44dcadf30_0, v000001d44dc382d0_0, C4<0>, C4<0>;
L_000001d44dc6e030 .functor OR 1, L_000001d44dcf89f0, L_000001d44dcf8ef0, C4<0>, C4<0>;
L_000001d44dc6e650 .functor AND 1, L_000001d44dcf8c70, L_000001d44dcf86d0, C4<1>, C4<1>;
L_000001d44dc6eb20 .functor NOT 1, v000001d44dcadfd0_0, C4<0>, C4<0>, C4<0>;
L_000001d44dc6de00 .functor OR 1, L_000001d44dcf7af0, L_000001d44dcf7b90, C4<0>, C4<0>;
L_000001d44dc6ea40 .functor OR 1, L_000001d44dc6de00, L_000001d44dcf7c30, C4<0>, C4<0>;
L_000001d44dc6e110 .functor OR 1, L_000001d44dcf88b0, L_000001d44dd09390, C4<0>, C4<0>;
L_000001d44dc6eab0 .functor AND 1, L_000001d44dcf8590, L_000001d44dc6e110, C4<1>, C4<1>;
L_000001d44dc6e730 .functor OR 1, L_000001d44dd0a470, L_000001d44dd0a510, C4<0>, C4<0>;
L_000001d44dc6e7a0 .functor AND 1, L_000001d44dd09ed0, L_000001d44dc6e730, C4<1>, C4<1>;
L_000001d44dc6e810 .functor NOT 1, L_000001d44dc6dfc0, C4<0>, C4<0>, C4<0>;
v000001d44dca9970_0 .net "ALUOp", 3 0, v000001d44dc378d0_0;  1 drivers
v000001d44dca8c50_0 .net "ALUResult", 31 0, v000001d44dca9830_0;  1 drivers
v000001d44dca9330_0 .net "ALUSrc", 0 0, v000001d44dc37d30_0;  1 drivers
v000001d44dc68770_0 .net "ALUin2", 31 0, L_000001d44dd0a6f0;  1 drivers
v000001d44dc67870_0 .net "MemReadEn", 0 0, v000001d44dc38870_0;  1 drivers
v000001d44dc68630_0 .net "MemWriteEn", 0 0, v000001d44dc37e70_0;  1 drivers
v000001d44dc689f0_0 .net "MemtoReg", 0 0, v000001d44dc36c50_0;  1 drivers
v000001d44dc67e10_0 .net "PC", 31 0, v000001d44dca91f0_0;  alias, 1 drivers
v000001d44dc681d0_0 .net "PCPlus1", 31 0, L_000001d44dcf8b30;  1 drivers
v000001d44dc67ff0_0 .net "PCsrc", 0 0, v000001d44dca86b0_0;  1 drivers
v000001d44dc67910_0 .net "RegDst", 0 0, v000001d44dc37970_0;  1 drivers
v000001d44dc68590_0 .net "RegWriteEn", 0 0, v000001d44dc37290_0;  1 drivers
v000001d44dc67410_0 .net "WriteRegister", 4 0, L_000001d44dcf7e10;  1 drivers
v000001d44dc67b90_0 .net *"_ivl_0", 0 0, L_000001d44dc6df50;  1 drivers
L_000001d44dcaf040 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v000001d44dc68a90_0 .net/2u *"_ivl_10", 4 0, L_000001d44dcaf040;  1 drivers
L_000001d44dcaf430 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v000001d44dc67eb0_0 .net *"_ivl_101", 15 0, L_000001d44dcaf430;  1 drivers
v000001d44dc674b0_0 .net *"_ivl_102", 31 0, L_000001d44dcf8770;  1 drivers
L_000001d44dcaf478 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001d44dc68090_0 .net *"_ivl_105", 25 0, L_000001d44dcaf478;  1 drivers
L_000001d44dcaf4c0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001d44dc677d0_0 .net/2u *"_ivl_106", 31 0, L_000001d44dcaf4c0;  1 drivers
v000001d44dc67a50_0 .net *"_ivl_108", 0 0, L_000001d44dcf8c70;  1 drivers
L_000001d44dcaf508 .functor BUFT 1, C4<001000>, C4<0>, C4<0>, C4<0>;
v000001d44dc67550_0 .net/2u *"_ivl_110", 5 0, L_000001d44dcaf508;  1 drivers
v000001d44dc67d70_0 .net *"_ivl_112", 0 0, L_000001d44dcf86d0;  1 drivers
v000001d44dc68ef0_0 .net *"_ivl_115", 0 0, L_000001d44dc6e650;  1 drivers
v000001d44dc68b30_0 .net *"_ivl_116", 47 0, L_000001d44dcf8bd0;  1 drivers
L_000001d44dcaf550 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v000001d44dc67f50_0 .net *"_ivl_119", 15 0, L_000001d44dcaf550;  1 drivers
L_000001d44dcaf088 .functor BUFT 1, C4<000011>, C4<0>, C4<0>, C4<0>;
v000001d44dc675f0_0 .net/2u *"_ivl_12", 5 0, L_000001d44dcaf088;  1 drivers
v000001d44dc67730_0 .net *"_ivl_120", 47 0, L_000001d44dcf8d10;  1 drivers
L_000001d44dcaf598 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v000001d44dc67690_0 .net *"_ivl_123", 15 0, L_000001d44dcaf598;  1 drivers
v000001d44dc692b0_0 .net *"_ivl_125", 0 0, L_000001d44dcf7410;  1 drivers
v000001d44dc686d0_0 .net *"_ivl_126", 31 0, L_000001d44dcf7910;  1 drivers
v000001d44dc68f90_0 .net *"_ivl_128", 47 0, L_000001d44dcf8db0;  1 drivers
v000001d44dc68810_0 .net *"_ivl_130", 47 0, L_000001d44dcf7d70;  1 drivers
v000001d44dc688b0_0 .net *"_ivl_132", 47 0, L_000001d44dcf7f50;  1 drivers
v000001d44dc679b0_0 .net *"_ivl_134", 47 0, L_000001d44dcf7370;  1 drivers
v000001d44dc68d10_0 .net *"_ivl_14", 0 0, L_000001d44dcae930;  1 drivers
v000001d44dc69030_0 .net *"_ivl_140", 0 0, L_000001d44dc6eb20;  1 drivers
L_000001d44dcaf628 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001d44dc67af0_0 .net/2u *"_ivl_142", 31 0, L_000001d44dcaf628;  1 drivers
L_000001d44dcaf700 .functor BUFT 1, C4<001100>, C4<0>, C4<0>, C4<0>;
v000001d44dc67c30_0 .net/2u *"_ivl_146", 5 0, L_000001d44dcaf700;  1 drivers
v000001d44dc684f0_0 .net *"_ivl_148", 0 0, L_000001d44dcf7af0;  1 drivers
L_000001d44dcaf748 .functor BUFT 1, C4<001101>, C4<0>, C4<0>, C4<0>;
v000001d44dc68bd0_0 .net/2u *"_ivl_150", 5 0, L_000001d44dcaf748;  1 drivers
v000001d44dc68db0_0 .net *"_ivl_152", 0 0, L_000001d44dcf7b90;  1 drivers
v000001d44dc68c70_0 .net *"_ivl_155", 0 0, L_000001d44dc6de00;  1 drivers
L_000001d44dcaf790 .functor BUFT 1, C4<001110>, C4<0>, C4<0>, C4<0>;
v000001d44dc68950_0 .net/2u *"_ivl_156", 5 0, L_000001d44dcaf790;  1 drivers
v000001d44dc68130_0 .net *"_ivl_158", 0 0, L_000001d44dcf7c30;  1 drivers
L_000001d44dcaf0d0 .functor BUFT 1, C4<11111>, C4<0>, C4<0>, C4<0>;
v000001d44dc683b0_0 .net/2u *"_ivl_16", 4 0, L_000001d44dcaf0d0;  1 drivers
v000001d44dc68e50_0 .net *"_ivl_161", 0 0, L_000001d44dc6ea40;  1 drivers
L_000001d44dcaf7d8 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v000001d44dc67cd0_0 .net/2u *"_ivl_162", 15 0, L_000001d44dcaf7d8;  1 drivers
v000001d44dc69170_0 .net *"_ivl_164", 31 0, L_000001d44dcf7cd0;  1 drivers
v000001d44dc690d0_0 .net *"_ivl_167", 0 0, L_000001d44dcf8130;  1 drivers
v000001d44dc68270_0 .net *"_ivl_168", 15 0, L_000001d44dcf7eb0;  1 drivers
v000001d44dc69210_0 .net *"_ivl_170", 31 0, L_000001d44dcf8090;  1 drivers
v000001d44dc68310_0 .net *"_ivl_174", 31 0, L_000001d44dcf81d0;  1 drivers
L_000001d44dcaf820 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001d44dc68450_0 .net *"_ivl_177", 25 0, L_000001d44dcaf820;  1 drivers
L_000001d44dcaf868 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001d44dcac740_0 .net/2u *"_ivl_178", 31 0, L_000001d44dcaf868;  1 drivers
v000001d44dcab160_0 .net *"_ivl_180", 0 0, L_000001d44dcf8590;  1 drivers
L_000001d44dcaf8b0 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v000001d44dcacc40_0 .net/2u *"_ivl_182", 5 0, L_000001d44dcaf8b0;  1 drivers
v000001d44dcac920_0 .net *"_ivl_184", 0 0, L_000001d44dcf88b0;  1 drivers
L_000001d44dcaf8f8 .functor BUFT 1, C4<000010>, C4<0>, C4<0>, C4<0>;
v000001d44dcace20_0 .net/2u *"_ivl_186", 5 0, L_000001d44dcaf8f8;  1 drivers
v000001d44dcab2a0_0 .net *"_ivl_188", 0 0, L_000001d44dd09390;  1 drivers
v000001d44dcabde0_0 .net *"_ivl_19", 4 0, L_000001d44dcaea70;  1 drivers
v000001d44dcabac0_0 .net *"_ivl_191", 0 0, L_000001d44dc6e110;  1 drivers
v000001d44dcac4c0_0 .net *"_ivl_193", 0 0, L_000001d44dc6eab0;  1 drivers
L_000001d44dcaf940 .functor BUFT 1, C4<000011>, C4<0>, C4<0>, C4<0>;
v000001d44dcab7a0_0 .net/2u *"_ivl_194", 5 0, L_000001d44dcaf940;  1 drivers
v000001d44dcab840_0 .net *"_ivl_196", 0 0, L_000001d44dd0a830;  1 drivers
L_000001d44dcaf988 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v000001d44dcabe80_0 .net/2u *"_ivl_198", 31 0, L_000001d44dcaf988;  1 drivers
L_000001d44dcaeff8 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v000001d44dcac100_0 .net/2u *"_ivl_2", 5 0, L_000001d44dcaeff8;  1 drivers
v000001d44dcabc00_0 .net *"_ivl_20", 4 0, L_000001d44dcaec50;  1 drivers
v000001d44dcab200_0 .net *"_ivl_200", 31 0, L_000001d44dd09070;  1 drivers
v000001d44dcab700_0 .net *"_ivl_204", 31 0, L_000001d44dd0ad30;  1 drivers
L_000001d44dcaf9d0 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001d44dcac1a0_0 .net *"_ivl_207", 25 0, L_000001d44dcaf9d0;  1 drivers
L_000001d44dcafa18 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001d44dcac9c0_0 .net/2u *"_ivl_208", 31 0, L_000001d44dcafa18;  1 drivers
v000001d44dcac7e0_0 .net *"_ivl_210", 0 0, L_000001d44dd09ed0;  1 drivers
L_000001d44dcafa60 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v000001d44dcab8e0_0 .net/2u *"_ivl_212", 5 0, L_000001d44dcafa60;  1 drivers
v000001d44dcac560_0 .net *"_ivl_214", 0 0, L_000001d44dd0a470;  1 drivers
L_000001d44dcafaa8 .functor BUFT 1, C4<000010>, C4<0>, C4<0>, C4<0>;
v000001d44dcacce0_0 .net/2u *"_ivl_216", 5 0, L_000001d44dcafaa8;  1 drivers
v000001d44dcac880_0 .net *"_ivl_218", 0 0, L_000001d44dd0a510;  1 drivers
v000001d44dcab340_0 .net *"_ivl_221", 0 0, L_000001d44dc6e730;  1 drivers
v000001d44dcab980_0 .net *"_ivl_223", 0 0, L_000001d44dc6e7a0;  1 drivers
L_000001d44dcafaf0 .functor BUFT 1, C4<000011>, C4<0>, C4<0>, C4<0>;
v000001d44dcab3e0_0 .net/2u *"_ivl_224", 5 0, L_000001d44dcafaf0;  1 drivers
v000001d44dcabd40_0 .net *"_ivl_226", 0 0, L_000001d44dd0a650;  1 drivers
v000001d44dcab480_0 .net *"_ivl_228", 31 0, L_000001d44dd09610;  1 drivers
v000001d44dcaca60_0 .net *"_ivl_24", 0 0, L_000001d44dc6de70;  1 drivers
L_000001d44dcaf118 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v000001d44dcac600_0 .net/2u *"_ivl_26", 4 0, L_000001d44dcaf118;  1 drivers
v000001d44dcabfc0_0 .net *"_ivl_29", 4 0, L_000001d44dcaed90;  1 drivers
v000001d44dcabf20_0 .net *"_ivl_32", 0 0, L_000001d44dc6e6c0;  1 drivers
L_000001d44dcaf160 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v000001d44dcabb60_0 .net/2u *"_ivl_34", 4 0, L_000001d44dcaf160;  1 drivers
v000001d44dcac060_0 .net *"_ivl_37", 4 0, L_000001d44dcad2b0;  1 drivers
v000001d44dcacec0_0 .net *"_ivl_40", 0 0, L_000001d44dc6e5e0;  1 drivers
L_000001d44dcaf1a8 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v000001d44dcaba20_0 .net/2u *"_ivl_42", 15 0, L_000001d44dcaf1a8;  1 drivers
v000001d44dcac240_0 .net *"_ivl_45", 15 0, L_000001d44dcf7690;  1 drivers
v000001d44dcac2e0_0 .net *"_ivl_48", 0 0, L_000001d44dc6dee0;  1 drivers
v000001d44dcab020_0 .net *"_ivl_5", 5 0, L_000001d44dcae1b0;  1 drivers
L_000001d44dcaf1f0 .functor BUFT 1, C4<0000000000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001d44dcacb00_0 .net/2u *"_ivl_50", 36 0, L_000001d44dcaf1f0;  1 drivers
L_000001d44dcaf238 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001d44dcac380_0 .net/2u *"_ivl_52", 31 0, L_000001d44dcaf238;  1 drivers
v000001d44dcab0c0_0 .net *"_ivl_55", 4 0, L_000001d44dcf7550;  1 drivers
v000001d44dcac420_0 .net *"_ivl_56", 36 0, L_000001d44dcf7190;  1 drivers
v000001d44dcacd80_0 .net *"_ivl_58", 36 0, L_000001d44dcf8270;  1 drivers
v000001d44dcab520_0 .net *"_ivl_62", 0 0, L_000001d44dc6e960;  1 drivers
L_000001d44dcaf280 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v000001d44dcab5c0_0 .net/2u *"_ivl_64", 5 0, L_000001d44dcaf280;  1 drivers
v000001d44dcacba0_0 .net *"_ivl_67", 5 0, L_000001d44dcf79b0;  1 drivers
v000001d44dcac6a0_0 .net *"_ivl_70", 0 0, L_000001d44dc6e8f0;  1 drivers
L_000001d44dcaf2c8 .functor BUFT 1, C4<0000000000000000000000000000000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001d44dcab660_0 .net/2u *"_ivl_72", 57 0, L_000001d44dcaf2c8;  1 drivers
L_000001d44dcaf310 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001d44dcabca0_0 .net/2u *"_ivl_74", 31 0, L_000001d44dcaf310;  1 drivers
v000001d44dcad3f0_0 .net *"_ivl_77", 25 0, L_000001d44dcf75f0;  1 drivers
v000001d44dcae430_0 .net *"_ivl_78", 57 0, L_000001d44dcf8630;  1 drivers
v000001d44dcae610_0 .net *"_ivl_8", 0 0, L_000001d44dc6dcb0;  1 drivers
v000001d44dcaddf0_0 .net *"_ivl_80", 57 0, L_000001d44dcf70f0;  1 drivers
L_000001d44dcaf358 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v000001d44dcae250_0 .net/2u *"_ivl_84", 31 0, L_000001d44dcaf358;  1 drivers
L_000001d44dcaf3a0 .functor BUFT 1, C4<000011>, C4<0>, C4<0>, C4<0>;
v000001d44dcada30_0 .net/2u *"_ivl_88", 5 0, L_000001d44dcaf3a0;  1 drivers
v000001d44dcae110_0 .net *"_ivl_90", 0 0, L_000001d44dcf89f0;  1 drivers
L_000001d44dcaf3e8 .functor BUFT 1, C4<000010>, C4<0>, C4<0>, C4<0>;
v000001d44dcad5d0_0 .net/2u *"_ivl_92", 5 0, L_000001d44dcaf3e8;  1 drivers
v000001d44dcae750_0 .net *"_ivl_94", 0 0, L_000001d44dcf8ef0;  1 drivers
v000001d44dcae570_0 .net *"_ivl_97", 0 0, L_000001d44dc6e030;  1 drivers
v000001d44dcad170_0 .net *"_ivl_98", 47 0, L_000001d44dcf7730;  1 drivers
v000001d44dcadd50_0 .net "adderResult", 31 0, L_000001d44dcf8a90;  1 drivers
v000001d44dcad990_0 .net "address", 31 0, L_000001d44dcf74b0;  1 drivers
v000001d44dcad7b0_0 .net "clk", 0 0, L_000001d44dc6dfc0;  alias, 1 drivers
v000001d44dcadad0_0 .var "cycles_consumed", 31 0;
v000001d44dcaeed0_0 .net "extImm", 31 0, L_000001d44dcf8310;  1 drivers
v000001d44dcae390_0 .net "funct", 5 0, L_000001d44dcf7050;  1 drivers
v000001d44dcae2f0_0 .net "hlt", 0 0, v000001d44dc382d0_0;  1 drivers
v000001d44dcae4d0_0 .net "imm", 15 0, L_000001d44dcf83b0;  1 drivers
v000001d44dcae6b0_0 .net "immediate", 31 0, L_000001d44dd0a8d0;  1 drivers
v000001d44dcadb70_0 .net "input_clk", 0 0, v000001d44dcadf30_0;  1 drivers
v000001d44dcade90_0 .net "instruction", 31 0, L_000001d44dcf7a50;  1 drivers
v000001d44dcae7f0_0 .net "memoryReadData", 31 0, v000001d44dca8d90_0;  1 drivers
v000001d44dcad530_0 .net "nextPC", 31 0, L_000001d44dcf77d0;  1 drivers
v000001d44dcaeb10_0 .net "opcode", 5 0, L_000001d44dcad210;  1 drivers
v000001d44dcad670_0 .net "rd", 4 0, L_000001d44dcaecf0;  1 drivers
v000001d44dcad490_0 .net "readData1", 31 0, L_000001d44dc6e0a0;  1 drivers
v000001d44dcae9d0_0 .net "readData1_w", 31 0, L_000001d44dd0ae70;  1 drivers
v000001d44dcad710_0 .net "readData2", 31 0, L_000001d44dc6e490;  1 drivers
v000001d44dcae070_0 .net "rs", 4 0, L_000001d44dcaee30;  1 drivers
v000001d44dcadc10_0 .net "rst", 0 0, v000001d44dcadfd0_0;  1 drivers
v000001d44dcadcb0_0 .net "rt", 4 0, L_000001d44dcf8950;  1 drivers
v000001d44dcae890_0 .net "shamt", 31 0, L_000001d44dcf8450;  1 drivers
v000001d44dcad030_0 .net "wire_instruction", 31 0, L_000001d44dc6e9d0;  1 drivers
v000001d44dcad850_0 .net "writeData", 31 0, L_000001d44dd0a790;  1 drivers
v000001d44dcad350_0 .net "zero", 0 0, L_000001d44dd09b10;  1 drivers
L_000001d44dcae1b0 .part L_000001d44dcf7a50, 26, 6;
L_000001d44dcad210 .functor MUXZ 6, L_000001d44dcae1b0, L_000001d44dcaeff8, L_000001d44dc6df50, C4<>;
L_000001d44dcae930 .cmp/eq 6, L_000001d44dcad210, L_000001d44dcaf088;
L_000001d44dcaea70 .part L_000001d44dcf7a50, 11, 5;
L_000001d44dcaec50 .functor MUXZ 5, L_000001d44dcaea70, L_000001d44dcaf0d0, L_000001d44dcae930, C4<>;
L_000001d44dcaecf0 .functor MUXZ 5, L_000001d44dcaec50, L_000001d44dcaf040, L_000001d44dc6dcb0, C4<>;
L_000001d44dcaed90 .part L_000001d44dcf7a50, 21, 5;
L_000001d44dcaee30 .functor MUXZ 5, L_000001d44dcaed90, L_000001d44dcaf118, L_000001d44dc6de70, C4<>;
L_000001d44dcad2b0 .part L_000001d44dcf7a50, 16, 5;
L_000001d44dcf8950 .functor MUXZ 5, L_000001d44dcad2b0, L_000001d44dcaf160, L_000001d44dc6e6c0, C4<>;
L_000001d44dcf7690 .part L_000001d44dcf7a50, 0, 16;
L_000001d44dcf83b0 .functor MUXZ 16, L_000001d44dcf7690, L_000001d44dcaf1a8, L_000001d44dc6e5e0, C4<>;
L_000001d44dcf7550 .part L_000001d44dcf7a50, 6, 5;
L_000001d44dcf7190 .concat [ 5 32 0 0], L_000001d44dcf7550, L_000001d44dcaf238;
L_000001d44dcf8270 .functor MUXZ 37, L_000001d44dcf7190, L_000001d44dcaf1f0, L_000001d44dc6dee0, C4<>;
L_000001d44dcf8450 .part L_000001d44dcf8270, 0, 32;
L_000001d44dcf79b0 .part L_000001d44dcf7a50, 0, 6;
L_000001d44dcf7050 .functor MUXZ 6, L_000001d44dcf79b0, L_000001d44dcaf280, L_000001d44dc6e960, C4<>;
L_000001d44dcf75f0 .part L_000001d44dcf7a50, 0, 26;
L_000001d44dcf8630 .concat [ 26 32 0 0], L_000001d44dcf75f0, L_000001d44dcaf310;
L_000001d44dcf70f0 .functor MUXZ 58, L_000001d44dcf8630, L_000001d44dcaf2c8, L_000001d44dc6e8f0, C4<>;
L_000001d44dcf74b0 .part L_000001d44dcf70f0, 0, 32;
L_000001d44dcf8b30 .arith/sum 32, v000001d44dca91f0_0, L_000001d44dcaf358;
L_000001d44dcf89f0 .cmp/eq 6, L_000001d44dcad210, L_000001d44dcaf3a0;
L_000001d44dcf8ef0 .cmp/eq 6, L_000001d44dcad210, L_000001d44dcaf3e8;
L_000001d44dcf7730 .concat [ 32 16 0 0], L_000001d44dcf74b0, L_000001d44dcaf430;
L_000001d44dcf8770 .concat [ 6 26 0 0], L_000001d44dcad210, L_000001d44dcaf478;
L_000001d44dcf8c70 .cmp/eq 32, L_000001d44dcf8770, L_000001d44dcaf4c0;
L_000001d44dcf86d0 .cmp/eq 6, L_000001d44dcf7050, L_000001d44dcaf508;
L_000001d44dcf8bd0 .concat [ 32 16 0 0], L_000001d44dc6e0a0, L_000001d44dcaf550;
L_000001d44dcf8d10 .concat [ 32 16 0 0], v000001d44dca91f0_0, L_000001d44dcaf598;
L_000001d44dcf7410 .part L_000001d44dcf83b0, 15, 1;
LS_000001d44dcf7910_0_0 .concat [ 1 1 1 1], L_000001d44dcf7410, L_000001d44dcf7410, L_000001d44dcf7410, L_000001d44dcf7410;
LS_000001d44dcf7910_0_4 .concat [ 1 1 1 1], L_000001d44dcf7410, L_000001d44dcf7410, L_000001d44dcf7410, L_000001d44dcf7410;
LS_000001d44dcf7910_0_8 .concat [ 1 1 1 1], L_000001d44dcf7410, L_000001d44dcf7410, L_000001d44dcf7410, L_000001d44dcf7410;
LS_000001d44dcf7910_0_12 .concat [ 1 1 1 1], L_000001d44dcf7410, L_000001d44dcf7410, L_000001d44dcf7410, L_000001d44dcf7410;
LS_000001d44dcf7910_0_16 .concat [ 1 1 1 1], L_000001d44dcf7410, L_000001d44dcf7410, L_000001d44dcf7410, L_000001d44dcf7410;
LS_000001d44dcf7910_0_20 .concat [ 1 1 1 1], L_000001d44dcf7410, L_000001d44dcf7410, L_000001d44dcf7410, L_000001d44dcf7410;
LS_000001d44dcf7910_0_24 .concat [ 1 1 1 1], L_000001d44dcf7410, L_000001d44dcf7410, L_000001d44dcf7410, L_000001d44dcf7410;
LS_000001d44dcf7910_0_28 .concat [ 1 1 1 1], L_000001d44dcf7410, L_000001d44dcf7410, L_000001d44dcf7410, L_000001d44dcf7410;
LS_000001d44dcf7910_1_0 .concat [ 4 4 4 4], LS_000001d44dcf7910_0_0, LS_000001d44dcf7910_0_4, LS_000001d44dcf7910_0_8, LS_000001d44dcf7910_0_12;
LS_000001d44dcf7910_1_4 .concat [ 4 4 4 4], LS_000001d44dcf7910_0_16, LS_000001d44dcf7910_0_20, LS_000001d44dcf7910_0_24, LS_000001d44dcf7910_0_28;
L_000001d44dcf7910 .concat [ 16 16 0 0], LS_000001d44dcf7910_1_0, LS_000001d44dcf7910_1_4;
L_000001d44dcf8db0 .concat [ 16 32 0 0], L_000001d44dcf83b0, L_000001d44dcf7910;
L_000001d44dcf7d70 .arith/sum 48, L_000001d44dcf8d10, L_000001d44dcf8db0;
L_000001d44dcf7f50 .functor MUXZ 48, L_000001d44dcf7d70, L_000001d44dcf8bd0, L_000001d44dc6e650, C4<>;
L_000001d44dcf7370 .functor MUXZ 48, L_000001d44dcf7f50, L_000001d44dcf7730, L_000001d44dc6e030, C4<>;
L_000001d44dcf8a90 .part L_000001d44dcf7370, 0, 32;
L_000001d44dcf77d0 .functor MUXZ 32, L_000001d44dcf8b30, L_000001d44dcf8a90, v000001d44dca86b0_0, C4<>;
L_000001d44dcf7a50 .functor MUXZ 32, L_000001d44dc6e9d0, L_000001d44dcaf628, L_000001d44dc6eb20, C4<>;
L_000001d44dcf7af0 .cmp/eq 6, L_000001d44dcad210, L_000001d44dcaf700;
L_000001d44dcf7b90 .cmp/eq 6, L_000001d44dcad210, L_000001d44dcaf748;
L_000001d44dcf7c30 .cmp/eq 6, L_000001d44dcad210, L_000001d44dcaf790;
L_000001d44dcf7cd0 .concat [ 16 16 0 0], L_000001d44dcf83b0, L_000001d44dcaf7d8;
L_000001d44dcf8130 .part L_000001d44dcf83b0, 15, 1;
LS_000001d44dcf7eb0_0_0 .concat [ 1 1 1 1], L_000001d44dcf8130, L_000001d44dcf8130, L_000001d44dcf8130, L_000001d44dcf8130;
LS_000001d44dcf7eb0_0_4 .concat [ 1 1 1 1], L_000001d44dcf8130, L_000001d44dcf8130, L_000001d44dcf8130, L_000001d44dcf8130;
LS_000001d44dcf7eb0_0_8 .concat [ 1 1 1 1], L_000001d44dcf8130, L_000001d44dcf8130, L_000001d44dcf8130, L_000001d44dcf8130;
LS_000001d44dcf7eb0_0_12 .concat [ 1 1 1 1], L_000001d44dcf8130, L_000001d44dcf8130, L_000001d44dcf8130, L_000001d44dcf8130;
L_000001d44dcf7eb0 .concat [ 4 4 4 4], LS_000001d44dcf7eb0_0_0, LS_000001d44dcf7eb0_0_4, LS_000001d44dcf7eb0_0_8, LS_000001d44dcf7eb0_0_12;
L_000001d44dcf8090 .concat [ 16 16 0 0], L_000001d44dcf83b0, L_000001d44dcf7eb0;
L_000001d44dcf8310 .functor MUXZ 32, L_000001d44dcf8090, L_000001d44dcf7cd0, L_000001d44dc6ea40, C4<>;
L_000001d44dcf81d0 .concat [ 6 26 0 0], L_000001d44dcad210, L_000001d44dcaf820;
L_000001d44dcf8590 .cmp/eq 32, L_000001d44dcf81d0, L_000001d44dcaf868;
L_000001d44dcf88b0 .cmp/eq 6, L_000001d44dcf7050, L_000001d44dcaf8b0;
L_000001d44dd09390 .cmp/eq 6, L_000001d44dcf7050, L_000001d44dcaf8f8;
L_000001d44dd0a830 .cmp/eq 6, L_000001d44dcad210, L_000001d44dcaf940;
L_000001d44dd09070 .functor MUXZ 32, L_000001d44dcf8310, L_000001d44dcaf988, L_000001d44dd0a830, C4<>;
L_000001d44dd0a8d0 .functor MUXZ 32, L_000001d44dd09070, L_000001d44dcf8450, L_000001d44dc6eab0, C4<>;
L_000001d44dd0ad30 .concat [ 6 26 0 0], L_000001d44dcad210, L_000001d44dcaf9d0;
L_000001d44dd09ed0 .cmp/eq 32, L_000001d44dd0ad30, L_000001d44dcafa18;
L_000001d44dd0a470 .cmp/eq 6, L_000001d44dcf7050, L_000001d44dcafa60;
L_000001d44dd0a510 .cmp/eq 6, L_000001d44dcf7050, L_000001d44dcafaa8;
L_000001d44dd0a650 .cmp/eq 6, L_000001d44dcad210, L_000001d44dcafaf0;
L_000001d44dd09610 .functor MUXZ 32, L_000001d44dc6e0a0, v000001d44dca91f0_0, L_000001d44dd0a650, C4<>;
L_000001d44dd0ae70 .functor MUXZ 32, L_000001d44dd09610, L_000001d44dc6e490, L_000001d44dc6e7a0, C4<>;
S_000001d44dc30340 .scope module, "ALUMux" "mux2x1" 3 76, 5 1 0, S_000001d44dc301b0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "in1";
    .port_info 1 /INPUT 32 "in2";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 32 "out";
P_000001d44dc24550 .param/l "size" 0 5 1, +C4<00000000000000000000000000100000>;
L_000001d44dc6dd20 .functor NOT 1, v000001d44dc37d30_0, C4<0>, C4<0>, C4<0>;
v000001d44dc38230_0 .net *"_ivl_0", 0 0, L_000001d44dc6dd20;  1 drivers
v000001d44dc37c90_0 .net "in1", 31 0, L_000001d44dc6e490;  alias, 1 drivers
v000001d44dc38190_0 .net "in2", 31 0, L_000001d44dd0a8d0;  alias, 1 drivers
v000001d44dc37dd0_0 .net "out", 31 0, L_000001d44dd0a6f0;  alias, 1 drivers
v000001d44dc36bb0_0 .net "s", 0 0, v000001d44dc37d30_0;  alias, 1 drivers
L_000001d44dd0a6f0 .functor MUXZ 32, L_000001d44dd0a8d0, L_000001d44dc6e490, L_000001d44dc6dd20, C4<>;
S_000001d44dbd4190 .scope module, "CU" "controlUnit" 3 61, 6 1 0, S_000001d44dc301b0;
 .timescale 0 0;
    .port_info 0 /INPUT 6 "opcode";
    .port_info 1 /INPUT 6 "funct";
    .port_info 2 /INPUT 1 "rst";
    .port_info 3 /OUTPUT 1 "RegDst";
    .port_info 4 /OUTPUT 1 "MemReadEn";
    .port_info 5 /OUTPUT 1 "MemtoReg";
    .port_info 6 /OUTPUT 4 "ALUOp";
    .port_info 7 /OUTPUT 1 "MemWriteEn";
    .port_info 8 /OUTPUT 1 "RegWriteEn";
    .port_info 9 /OUTPUT 1 "ALUSrc";
    .port_info 10 /OUTPUT 1 "hlt";
P_000001d44dca0090 .param/l "RType" 0 4 2, C4<000000>;
P_000001d44dca00c8 .param/l "add" 0 4 5, C4<100000>;
P_000001d44dca0100 .param/l "addi" 0 4 8, C4<001000>;
P_000001d44dca0138 .param/l "addu" 0 4 5, C4<100001>;
P_000001d44dca0170 .param/l "and_" 0 4 5, C4<100100>;
P_000001d44dca01a8 .param/l "andi" 0 4 8, C4<001100>;
P_000001d44dca01e0 .param/l "beq" 0 4 10, C4<000100>;
P_000001d44dca0218 .param/l "bne" 0 4 10, C4<000101>;
P_000001d44dca0250 .param/l "hlt_inst" 0 4 3, C4<111111>;
P_000001d44dca0288 .param/l "j" 0 4 12, C4<000010>;
P_000001d44dca02c0 .param/l "jal" 0 4 12, C4<000011>;
P_000001d44dca02f8 .param/l "jr" 0 4 6, C4<001000>;
P_000001d44dca0330 .param/l "lw" 0 4 8, C4<100011>;
P_000001d44dca0368 .param/l "nor_" 0 4 5, C4<100111>;
P_000001d44dca03a0 .param/l "or_" 0 4 5, C4<100101>;
P_000001d44dca03d8 .param/l "ori" 0 4 8, C4<001101>;
P_000001d44dca0410 .param/l "sgt" 0 4 6, C4<101011>;
P_000001d44dca0448 .param/l "sll" 0 4 6, C4<000000>;
P_000001d44dca0480 .param/l "slt" 0 4 5, C4<101010>;
P_000001d44dca04b8 .param/l "slti" 0 4 8, C4<101010>;
P_000001d44dca04f0 .param/l "srl" 0 4 6, C4<000010>;
P_000001d44dca0528 .param/l "sub" 0 4 5, C4<100010>;
P_000001d44dca0560 .param/l "subu" 0 4 5, C4<100011>;
P_000001d44dca0598 .param/l "sw" 0 4 8, C4<101011>;
P_000001d44dca05d0 .param/l "xor_" 0 4 5, C4<100110>;
P_000001d44dca0608 .param/l "xori" 0 4 8, C4<001110>;
v000001d44dc378d0_0 .var "ALUOp", 3 0;
v000001d44dc37d30_0 .var "ALUSrc", 0 0;
v000001d44dc38870_0 .var "MemReadEn", 0 0;
v000001d44dc37e70_0 .var "MemWriteEn", 0 0;
v000001d44dc36c50_0 .var "MemtoReg", 0 0;
v000001d44dc37970_0 .var "RegDst", 0 0;
v000001d44dc37290_0 .var "RegWriteEn", 0 0;
v000001d44dc36ed0_0 .net "funct", 5 0, L_000001d44dcf7050;  alias, 1 drivers
v000001d44dc382d0_0 .var "hlt", 0 0;
v000001d44dc37f10_0 .net "opcode", 5 0, L_000001d44dcad210;  alias, 1 drivers
v000001d44dc37a10_0 .net "rst", 0 0, v000001d44dcadfd0_0;  alias, 1 drivers
E_000001d44dc24790 .event anyedge, v000001d44dc37a10_0, v000001d44dc37f10_0, v000001d44dc36ed0_0;
S_000001d44dbd43e0 .scope module, "InstMem" "IM" 3 57, 7 1 0, S_000001d44dc301b0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "addr";
    .port_info 1 /OUTPUT 32 "Data_Out";
P_000001d44dc23d90 .param/l "bit_width" 0 7 3, +C4<00000000000000000000000000100000>;
L_000001d44dc6e9d0 .functor BUFZ 32, L_000001d44dcf8810, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000001d44dc36cf0_0 .net "Data_Out", 31 0, L_000001d44dc6e9d0;  alias, 1 drivers
v000001d44dc36f70 .array "InstMem", 2047 0, 31 0;
v000001d44dc38910_0 .net *"_ivl_0", 31 0, L_000001d44dcf8810;  1 drivers
v000001d44dc37ab0_0 .net *"_ivl_3", 10 0, L_000001d44dcf7870;  1 drivers
v000001d44dc37b50_0 .net *"_ivl_4", 12 0, L_000001d44dcf84f0;  1 drivers
L_000001d44dcaf5e0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000001d44dc37bf0_0 .net *"_ivl_7", 1 0, L_000001d44dcaf5e0;  1 drivers
v000001d44dc38370_0 .net "addr", 31 0, v000001d44dca91f0_0;  alias, 1 drivers
v000001d44dc384b0_0 .var/i "i", 31 0;
L_000001d44dcf8810 .array/port v000001d44dc36f70, L_000001d44dcf84f0;
L_000001d44dcf7870 .part v000001d44dca91f0_0, 0, 11;
L_000001d44dcf84f0 .concat [ 11 2 0 0], L_000001d44dcf7870, L_000001d44dcaf5e0;
S_000001d44db829c0 .scope module, "RF" "registerFile" 3 67, 8 1 0, S_000001d44dc301b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "we";
    .port_info 3 /INPUT 5 "readRegister1";
    .port_info 4 /INPUT 5 "readRegister2";
    .port_info 5 /INPUT 5 "writeRegister";
    .port_info 6 /INPUT 32 "writeData";
    .port_info 7 /OUTPUT 32 "readData1";
    .port_info 8 /OUTPUT 32 "readData2";
L_000001d44dc6e0a0 .functor BUFZ 32, L_000001d44dcf8e50, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_000001d44dc6e490 .functor BUFZ 32, L_000001d44dcf72d0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000001d44dc37010_0 .net *"_ivl_0", 31 0, L_000001d44dcf8e50;  1 drivers
v000001d44dc38a50_0 .net *"_ivl_10", 6 0, L_000001d44dcf7ff0;  1 drivers
L_000001d44dcaf6b8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000001d44dc16650_0 .net *"_ivl_13", 1 0, L_000001d44dcaf6b8;  1 drivers
v000001d44dc15c50_0 .net *"_ivl_2", 6 0, L_000001d44dcf7230;  1 drivers
L_000001d44dcaf670 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000001d44dca95b0_0 .net *"_ivl_5", 1 0, L_000001d44dcaf670;  1 drivers
v000001d44dca8ed0_0 .net *"_ivl_8", 31 0, L_000001d44dcf72d0;  1 drivers
v000001d44dca93d0_0 .net "clk", 0 0, L_000001d44dc6dfc0;  alias, 1 drivers
v000001d44dca89d0_0 .var/i "i", 31 0;
v000001d44dca8cf0_0 .net "readData1", 31 0, L_000001d44dc6e0a0;  alias, 1 drivers
v000001d44dca9650_0 .net "readData2", 31 0, L_000001d44dc6e490;  alias, 1 drivers
v000001d44dcaa370_0 .net "readRegister1", 4 0, L_000001d44dcaee30;  alias, 1 drivers
v000001d44dca8f70_0 .net "readRegister2", 4 0, L_000001d44dcf8950;  alias, 1 drivers
v000001d44dca9010 .array "registers", 31 0, 31 0;
v000001d44dca9fb0_0 .net "rst", 0 0, v000001d44dcadfd0_0;  alias, 1 drivers
v000001d44dcaa0f0_0 .net "we", 0 0, v000001d44dc37290_0;  alias, 1 drivers
v000001d44dca9470_0 .net "writeData", 31 0, L_000001d44dd0a790;  alias, 1 drivers
v000001d44dca9b50_0 .net "writeRegister", 4 0, L_000001d44dcf7e10;  alias, 1 drivers
E_000001d44dc25310/0 .event negedge, v000001d44dc37a10_0;
E_000001d44dc25310/1 .event posedge, v000001d44dca93d0_0;
E_000001d44dc25310 .event/or E_000001d44dc25310/0, E_000001d44dc25310/1;
L_000001d44dcf8e50 .array/port v000001d44dca9010, L_000001d44dcf7230;
L_000001d44dcf7230 .concat [ 5 2 0 0], L_000001d44dcaee30, L_000001d44dcaf670;
L_000001d44dcf72d0 .array/port v000001d44dca9010, L_000001d44dcf7ff0;
L_000001d44dcf7ff0 .concat [ 5 2 0 0], L_000001d44dcf8950, L_000001d44dcaf6b8;
S_000001d44db82b50 .scope begin, "Write_on_register_file_block" "Write_on_register_file_block" 8 20, 8 20 0, S_000001d44db829c0;
 .timescale 0 0;
v000001d44dc389b0_0 .var/i "i", 31 0;
S_000001d44dbd2840 .scope module, "RFMux" "mux2x1" 3 65, 5 1 0, S_000001d44dc301b0;
 .timescale 0 0;
    .port_info 0 /INPUT 5 "in1";
    .port_info 1 /INPUT 5 "in2";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 5 "out";
P_000001d44dc22210 .param/l "size" 0 5 1, +C4<00000000000000000000000000000101>;
L_000001d44dc6dc40 .functor NOT 1, v000001d44dc37970_0, C4<0>, C4<0>, C4<0>;
v000001d44dca9510_0 .net *"_ivl_0", 0 0, L_000001d44dc6dc40;  1 drivers
v000001d44dca9790_0 .net "in1", 4 0, L_000001d44dcf8950;  alias, 1 drivers
v000001d44dcaa410_0 .net "in2", 4 0, L_000001d44dcaecf0;  alias, 1 drivers
v000001d44dca90b0_0 .net "out", 4 0, L_000001d44dcf7e10;  alias, 1 drivers
v000001d44dca9bf0_0 .net "s", 0 0, v000001d44dc37970_0;  alias, 1 drivers
L_000001d44dcf7e10 .functor MUXZ 5, L_000001d44dcaecf0, L_000001d44dcf8950, L_000001d44dc6dc40, C4<>;
S_000001d44dbd29d0 .scope module, "WBMux" "mux2x1" 3 87, 5 1 0, S_000001d44dc301b0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "in1";
    .port_info 1 /INPUT 32 "in2";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 32 "out";
P_000001d44dc22510 .param/l "size" 0 5 1, +C4<00000000000000000000000000100000>;
L_000001d44dc6e880 .functor NOT 1, v000001d44dc36c50_0, C4<0>, C4<0>, C4<0>;
v000001d44dca8750_0 .net *"_ivl_0", 0 0, L_000001d44dc6e880;  1 drivers
v000001d44dca9e70_0 .net "in1", 31 0, v000001d44dca9830_0;  alias, 1 drivers
v000001d44dcaa4b0_0 .net "in2", 31 0, v000001d44dca8d90_0;  alias, 1 drivers
v000001d44dca96f0_0 .net "out", 31 0, L_000001d44dd0a790;  alias, 1 drivers
v000001d44dcaa230_0 .net "s", 0 0, v000001d44dc36c50_0;  alias, 1 drivers
L_000001d44dd0a790 .functor MUXZ 32, v000001d44dca8d90_0, v000001d44dca9830_0, L_000001d44dc6e880, C4<>;
S_000001d44dbbd9d0 .scope module, "alu" "ALU" 3 81, 9 1 0, S_000001d44dc301b0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "operand1";
    .port_info 1 /INPUT 32 "operand2";
    .port_info 2 /INPUT 4 "opSel";
    .port_info 3 /OUTPUT 32 "result";
    .port_info 4 /OUTPUT 1 "zero";
P_000001d44dbbdb60 .param/l "ADD" 0 9 12, C4<0000>;
P_000001d44dbbdb98 .param/l "AND" 0 9 12, C4<0010>;
P_000001d44dbbdbd0 .param/l "NOR" 0 9 12, C4<0101>;
P_000001d44dbbdc08 .param/l "OR" 0 9 12, C4<0011>;
P_000001d44dbbdc40 .param/l "SGT" 0 9 12, C4<0111>;
P_000001d44dbbdc78 .param/l "SLL" 0 9 12, C4<1000>;
P_000001d44dbbdcb0 .param/l "SLT" 0 9 12, C4<0110>;
P_000001d44dbbdce8 .param/l "SRL" 0 9 12, C4<1001>;
P_000001d44dbbdd20 .param/l "SUB" 0 9 12, C4<0001>;
P_000001d44dbbdd58 .param/l "XOR" 0 9 12, C4<0100>;
P_000001d44dbbdd90 .param/l "data_width" 0 9 3, +C4<00000000000000000000000000100000>;
P_000001d44dbbddc8 .param/l "sel_width" 0 9 4, +C4<00000000000000000000000000000100>;
L_000001d44dcafb38 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001d44dca9f10_0 .net/2u *"_ivl_0", 31 0, L_000001d44dcafb38;  1 drivers
v000001d44dcaa2d0_0 .net "opSel", 3 0, v000001d44dc378d0_0;  alias, 1 drivers
v000001d44dcaa550_0 .net "operand1", 31 0, L_000001d44dd0ae70;  alias, 1 drivers
v000001d44dca9c90_0 .net "operand2", 31 0, L_000001d44dd0a6f0;  alias, 1 drivers
v000001d44dca9830_0 .var "result", 31 0;
v000001d44dca9a10_0 .net "zero", 0 0, L_000001d44dd09b10;  alias, 1 drivers
E_000001d44dc21ad0 .event anyedge, v000001d44dc378d0_0, v000001d44dcaa550_0, v000001d44dc37dd0_0;
L_000001d44dd09b10 .cmp/eq 32, v000001d44dca9830_0, L_000001d44dcafb38;
S_000001d44dc05ea0 .scope module, "branchcontroller" "BranchController" 3 43, 10 1 0, S_000001d44dc301b0;
 .timescale 0 0;
    .port_info 0 /INPUT 6 "opcode";
    .port_info 1 /INPUT 6 "funct";
    .port_info 2 /INPUT 32 "operand1";
    .port_info 3 /INPUT 32 "operand2";
    .port_info 4 /INPUT 1 "rst";
    .port_info 5 /OUTPUT 1 "PCsrc";
P_000001d44dcaa670 .param/l "RType" 0 4 2, C4<000000>;
P_000001d44dcaa6a8 .param/l "add" 0 4 5, C4<100000>;
P_000001d44dcaa6e0 .param/l "addi" 0 4 8, C4<001000>;
P_000001d44dcaa718 .param/l "addu" 0 4 5, C4<100001>;
P_000001d44dcaa750 .param/l "and_" 0 4 5, C4<100100>;
P_000001d44dcaa788 .param/l "andi" 0 4 8, C4<001100>;
P_000001d44dcaa7c0 .param/l "beq" 0 4 10, C4<000100>;
P_000001d44dcaa7f8 .param/l "bne" 0 4 10, C4<000101>;
P_000001d44dcaa830 .param/l "hlt_inst" 0 4 3, C4<111111>;
P_000001d44dcaa868 .param/l "j" 0 4 12, C4<000010>;
P_000001d44dcaa8a0 .param/l "jal" 0 4 12, C4<000011>;
P_000001d44dcaa8d8 .param/l "jr" 0 4 6, C4<001000>;
P_000001d44dcaa910 .param/l "lw" 0 4 8, C4<100011>;
P_000001d44dcaa948 .param/l "nor_" 0 4 5, C4<100111>;
P_000001d44dcaa980 .param/l "or_" 0 4 5, C4<100101>;
P_000001d44dcaa9b8 .param/l "ori" 0 4 8, C4<001101>;
P_000001d44dcaa9f0 .param/l "sgt" 0 4 6, C4<101011>;
P_000001d44dcaaa28 .param/l "sll" 0 4 6, C4<000000>;
P_000001d44dcaaa60 .param/l "slt" 0 4 5, C4<101010>;
P_000001d44dcaaa98 .param/l "slti" 0 4 8, C4<101010>;
P_000001d44dcaaad0 .param/l "srl" 0 4 6, C4<000010>;
P_000001d44dcaab08 .param/l "sub" 0 4 5, C4<100010>;
P_000001d44dcaab40 .param/l "subu" 0 4 5, C4<100011>;
P_000001d44dcaab78 .param/l "sw" 0 4 8, C4<101011>;
P_000001d44dcaabb0 .param/l "xor_" 0 4 5, C4<100110>;
P_000001d44dcaabe8 .param/l "xori" 0 4 8, C4<001110>;
v000001d44dca86b0_0 .var "PCsrc", 0 0;
v000001d44dca98d0_0 .net "funct", 5 0, L_000001d44dcf7050;  alias, 1 drivers
v000001d44dca87f0_0 .net "opcode", 5 0, L_000001d44dcad210;  alias, 1 drivers
v000001d44dca8e30_0 .net "operand1", 31 0, L_000001d44dc6e0a0;  alias, 1 drivers
v000001d44dca9d30_0 .net "operand2", 31 0, L_000001d44dd0a6f0;  alias, 1 drivers
v000001d44dca9150_0 .net "rst", 0 0, v000001d44dcadfd0_0;  alias, 1 drivers
E_000001d44dc22690/0 .event anyedge, v000001d44dc37a10_0, v000001d44dc37f10_0, v000001d44dca8cf0_0, v000001d44dc37dd0_0;
E_000001d44dc22690/1 .event anyedge, v000001d44dc36ed0_0;
E_000001d44dc22690 .event/or E_000001d44dc22690/0, E_000001d44dc22690/1;
S_000001d44dc06030 .scope module, "dataMem" "DM" 3 85, 11 1 0, S_000001d44dc301b0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "address";
    .port_info 1 /INPUT 1 "clock";
    .port_info 2 /INPUT 32 "data";
    .port_info 3 /INPUT 1 "rden";
    .port_info 4 /INPUT 1 "wren";
    .port_info 5 /OUTPUT 32 "q";
v000001d44dcaa050 .array "DataMem", 2047 0, 31 0;
v000001d44dcaa190_0 .net "address", 31 0, v000001d44dca9830_0;  alias, 1 drivers
v000001d44dca9dd0_0 .net "clock", 0 0, L_000001d44dc6e810;  1 drivers
v000001d44dca8890_0 .net "data", 31 0, L_000001d44dc6e490;  alias, 1 drivers
v000001d44dca8a70_0 .var/i "i", 31 0;
v000001d44dca8d90_0 .var "q", 31 0;
v000001d44dca8930_0 .net "rden", 0 0, v000001d44dc38870_0;  alias, 1 drivers
v000001d44dca8b10_0 .net "wren", 0 0, v000001d44dc37e70_0;  alias, 1 drivers
E_000001d44dc23250 .event posedge, v000001d44dca9dd0_0;
S_000001d44dcaac30 .scope module, "pc" "programCounter" 3 54, 12 1 0, S_000001d44dc301b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 32 "PCin";
    .port_info 3 /OUTPUT 32 "PCout";
P_000001d44dc222d0 .param/l "initialaddr" 0 12 10, +C4<11111111111111111111111111111111>;
v000001d44dca9ab0_0 .net "PCin", 31 0, L_000001d44dcf77d0;  alias, 1 drivers
v000001d44dca91f0_0 .var "PCout", 31 0;
v000001d44dca8bb0_0 .net "clk", 0 0, L_000001d44dc6dfc0;  alias, 1 drivers
v000001d44dca9290_0 .net "rst", 0 0, v000001d44dcadfd0_0;  alias, 1 drivers
    .scope S_000001d44dc05ea0;
T_0 ;
    %wait E_000001d44dc22690;
    %load/vec4 v000001d44dca9150_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001d44dca86b0_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v000001d44dca87f0_0;
    %cmpi/e 4, 0, 6;
    %flag_get/vec4 4;
    %jmp/0 T_0.6, 4;
    %load/vec4 v000001d44dca8e30_0;
    %load/vec4 v000001d44dca9d30_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_0.6;
    %flag_set/vec4 8;
    %jmp/1 T_0.5, 8;
    %load/vec4 v000001d44dca87f0_0;
    %cmpi/e 5, 0, 6;
    %flag_get/vec4 4;
    %jmp/0 T_0.7, 4;
    %load/vec4 v000001d44dca8e30_0;
    %load/vec4 v000001d44dca9d30_0;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_0.7;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_0.5;
    %jmp/1 T_0.4, 8;
    %load/vec4 v000001d44dca87f0_0;
    %cmpi/e 2, 0, 6;
    %flag_or 8, 4;
T_0.4;
    %jmp/1 T_0.3, 8;
    %load/vec4 v000001d44dca87f0_0;
    %cmpi/e 3, 0, 6;
    %flag_or 8, 4;
T_0.3;
    %flag_get/vec4 8;
    %jmp/1 T_0.2, 8;
    %load/vec4 v000001d44dca87f0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %flag_get/vec4 4;
    %jmp/0 T_0.8, 4;
    %load/vec4 v000001d44dca98d0_0;
    %pushi/vec4 8, 0, 6;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_0.8;
    %or;
T_0.2;
    %assign/vec4 v000001d44dca86b0_0, 0;
T_0.1 ;
    %jmp T_0;
    .thread T_0, $push;
    .scope S_000001d44dcaac30;
T_1 ;
    %wait E_000001d44dc25310;
    %load/vec4 v000001d44dca9290_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 4294967295, 0, 32;
    %assign/vec4 v000001d44dca91f0_0, 0;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v000001d44dca9ab0_0;
    %assign/vec4 v000001d44dca91f0_0, 0;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_000001d44dbd43e0;
T_2 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001d44dc384b0_0, 0, 32;
T_2.0 ;
    %load/vec4 v000001d44dc384b0_0;
    %cmpi/s 2047, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz T_2.1, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v000001d44dc384b0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001d44dc36f70, 0, 4;
    %load/vec4 v000001d44dc384b0_0;
    %addi 1, 0, 32;
    %store/vec4 v000001d44dc384b0_0, 0, 32;
    %jmp T_2.0;
T_2.1 ;
    %pushi/vec4 872546304, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001d44dc36f70, 0, 4;
    %pushi/vec4 538181642, 0, 32;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001d44dc36f70, 0, 4;
    %pushi/vec4 941555713, 0, 32;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001d44dc36f70, 0, 4;
    %pushi/vec4 805634048, 0, 32;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001d44dc36f70, 0, 4;
    %pushi/vec4 2359951360, 0, 32;
    %ix/load 3, 4, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001d44dc36f70, 0, 4;
    %pushi/vec4 2360279040, 0, 32;
    %ix/load 3, 5, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001d44dc36f70, 0, 4;
    %pushi/vec4 541196289, 0, 32;
    %ix/load 3, 6, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001d44dc36f70, 0, 4;
    %pushi/vec4 42125355, 0, 32;
    %ix/load 3, 7, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001d44dc36f70, 0, 4;
    %pushi/vec4 390004747, 0, 32;
    %ix/load 3, 8, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001d44dc36f70, 0, 4;
    %pushi/vec4 4204576, 0, 32;
    %ix/load 3, 9, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001d44dc36f70, 0, 4;
    %pushi/vec4 2360344576, 0, 32;
    %ix/load 3, 10, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001d44dc36f70, 0, 4;
    %pushi/vec4 34263083, 0, 32;
    %ix/load 3, 11, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001d44dc36f70, 0, 4;
    %pushi/vec4 322961411, 0, 32;
    %ix/load 3, 12, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001d44dc36f70, 0, 4;
    %pushi/vec4 33574949, 0, 32;
    %ix/load 3, 13, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001d44dc36f70, 0, 4;
    %pushi/vec4 134217734, 0, 32;
    %ix/load 3, 14, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001d44dc36f70, 0, 4;
    %pushi/vec4 34592810, 0, 32;
    %ix/load 3, 15, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001d44dc36f70, 0, 4;
    %pushi/vec4 325124086, 0, 32;
    %ix/load 3, 16, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001d44dc36f70, 0, 4;
    %pushi/vec4 33585184, 0, 32;
    %ix/load 3, 17, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001d44dc36f70, 0, 4;
    %pushi/vec4 134217734, 0, 32;
    %ix/load 3, 18, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001d44dc36f70, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 19, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001d44dc36f70, 0, 4;
    %pushi/vec4 4227858432, 0, 32;
    %ix/load 3, 20, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001d44dc36f70, 0, 4;
    %pushi/vec4 4227858432, 0, 32;
    %ix/load 3, 999, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001d44dc36f70, 0, 4;
    %pushi/vec4 538968063, 0, 32;
    %ix/load 3, 1000, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001d44dc36f70, 0, 4;
    %pushi/vec4 4227858432, 0, 32;
    %ix/load 3, 1001, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001d44dc36f70, 0, 4;
    %end;
    .thread T_2;
    .scope S_000001d44dbd4190;
T_3 ;
    %wait E_000001d44dc24790;
    %load/vec4 v000001d44dc37a10_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 0, 0, 11;
    %split/vec4 1;
    %assign/vec4 v000001d44dc382d0_0, 0;
    %split/vec4 4;
    %assign/vec4 v000001d44dc378d0_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001d44dc37d30_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001d44dc37290_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001d44dc37e70_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001d44dc36c50_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001d44dc38870_0, 0;
    %assign/vec4 v000001d44dc37970_0, 0;
    %jmp T_3.1;
T_3.0 ;
    %pushi/vec4 0, 0, 11;
    %split/vec4 1;
    %store/vec4 v000001d44dc382d0_0, 0, 1;
    %split/vec4 4;
    %store/vec4 v000001d44dc378d0_0, 0, 4;
    %split/vec4 1;
    %store/vec4 v000001d44dc37d30_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v000001d44dc37290_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v000001d44dc37e70_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v000001d44dc36c50_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v000001d44dc38870_0, 0, 1;
    %store/vec4 v000001d44dc37970_0, 0, 1;
    %load/vec4 v000001d44dc37f10_0;
    %dup/vec4;
    %pushi/vec4 63, 0, 6;
    %cmp/u;
    %jmp/1 T_3.2, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_3.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 6;
    %cmp/u;
    %jmp/1 T_3.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 6;
    %cmp/u;
    %jmp/1 T_3.5, 6;
    %dup/vec4;
    %pushi/vec4 42, 0, 6;
    %cmp/u;
    %jmp/1 T_3.6, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_3.7, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 6;
    %cmp/u;
    %jmp/1 T_3.8, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 6;
    %cmp/u;
    %jmp/1 T_3.9, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 6;
    %cmp/u;
    %jmp/1 T_3.10, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_3.11, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_3.12, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 6;
    %cmp/u;
    %jmp/1 T_3.13, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 6;
    %cmp/u;
    %jmp/1 T_3.14, 6;
    %jmp T_3.16;
T_3.2 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001d44dc382d0_0, 0;
    %jmp T_3.16;
T_3.3 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001d44dc37970_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001d44dc37290_0, 0;
    %load/vec4 v000001d44dc36ed0_0;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_3.17, 6;
    %dup/vec4;
    %pushi/vec4 32, 0, 6;
    %cmp/u;
    %jmp/1 T_3.18, 6;
    %dup/vec4;
    %pushi/vec4 33, 0, 6;
    %cmp/u;
    %jmp/1 T_3.19, 6;
    %dup/vec4;
    %pushi/vec4 34, 0, 6;
    %cmp/u;
    %jmp/1 T_3.20, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_3.21, 6;
    %dup/vec4;
    %pushi/vec4 36, 0, 6;
    %cmp/u;
    %jmp/1 T_3.22, 6;
    %dup/vec4;
    %pushi/vec4 37, 0, 6;
    %cmp/u;
    %jmp/1 T_3.23, 6;
    %dup/vec4;
    %pushi/vec4 38, 0, 6;
    %cmp/u;
    %jmp/1 T_3.24, 6;
    %dup/vec4;
    %pushi/vec4 39, 0, 6;
    %cmp/u;
    %jmp/1 T_3.25, 6;
    %dup/vec4;
    %pushi/vec4 42, 0, 6;
    %cmp/u;
    %jmp/1 T_3.26, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_3.27, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_3.28, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 6;
    %cmp/u;
    %jmp/1 T_3.29, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_3.30, 6;
    %jmp T_3.31;
T_3.17 ;
    %jmp T_3.31;
T_3.18 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000001d44dc378d0_0, 0;
    %jmp T_3.31;
T_3.19 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000001d44dc378d0_0, 0;
    %jmp T_3.31;
T_3.20 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v000001d44dc378d0_0, 0;
    %jmp T_3.31;
T_3.21 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v000001d44dc378d0_0, 0;
    %jmp T_3.31;
T_3.22 ;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v000001d44dc378d0_0, 0;
    %jmp T_3.31;
T_3.23 ;
    %pushi/vec4 3, 0, 4;
    %assign/vec4 v000001d44dc378d0_0, 0;
    %jmp T_3.31;
T_3.24 ;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v000001d44dc378d0_0, 0;
    %jmp T_3.31;
T_3.25 ;
    %pushi/vec4 5, 0, 4;
    %assign/vec4 v000001d44dc378d0_0, 0;
    %jmp T_3.31;
T_3.26 ;
    %pushi/vec4 6, 0, 4;
    %assign/vec4 v000001d44dc378d0_0, 0;
    %jmp T_3.31;
T_3.27 ;
    %pushi/vec4 7, 0, 4;
    %assign/vec4 v000001d44dc378d0_0, 0;
    %jmp T_3.31;
T_3.28 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001d44dc37d30_0, 0;
    %pushi/vec4 8, 0, 4;
    %assign/vec4 v000001d44dc378d0_0, 0;
    %jmp T_3.31;
T_3.29 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001d44dc37d30_0, 0;
    %pushi/vec4 9, 0, 4;
    %assign/vec4 v000001d44dc378d0_0, 0;
    %jmp T_3.31;
T_3.30 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000001d44dc378d0_0, 0;
    %jmp T_3.31;
T_3.31 ;
    %pop/vec4 1;
    %jmp T_3.16;
T_3.4 ;
    %jmp T_3.16;
T_3.5 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001d44dc37290_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001d44dc37970_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001d44dc37d30_0, 0;
    %jmp T_3.16;
T_3.6 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001d44dc37290_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001d44dc37970_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001d44dc37d30_0, 0;
    %pushi/vec4 6, 0, 4;
    %assign/vec4 v000001d44dc378d0_0, 0;
    %jmp T_3.16;
T_3.7 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001d44dc37290_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001d44dc37d30_0, 0;
    %jmp T_3.16;
T_3.8 ;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v000001d44dc378d0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001d44dc37290_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001d44dc37d30_0, 0;
    %jmp T_3.16;
T_3.9 ;
    %pushi/vec4 3, 0, 4;
    %assign/vec4 v000001d44dc378d0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001d44dc37290_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001d44dc37d30_0, 0;
    %jmp T_3.16;
T_3.10 ;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v000001d44dc378d0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001d44dc37290_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001d44dc37d30_0, 0;
    %jmp T_3.16;
T_3.11 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001d44dc38870_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001d44dc37290_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001d44dc37d30_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001d44dc36c50_0, 0;
    %jmp T_3.16;
T_3.12 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001d44dc37e70_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001d44dc37d30_0, 0;
    %jmp T_3.16;
T_3.13 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v000001d44dc378d0_0, 0;
    %jmp T_3.16;
T_3.14 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v000001d44dc378d0_0, 0;
    %jmp T_3.16;
T_3.16 ;
    %pop/vec4 1;
T_3.1 ;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_000001d44db829c0;
T_4 ;
    %wait E_000001d44dc25310;
    %fork t_1, S_000001d44db82b50;
    %jmp t_0;
    .scope S_000001d44db82b50;
t_1 ;
    %load/vec4 v000001d44dca9fb0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001d44dc389b0_0, 0, 32;
T_4.2 ;
    %load/vec4 v000001d44dc389b0_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_4.3, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v000001d44dc389b0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001d44dca9010, 0, 4;
    %load/vec4 v000001d44dc389b0_0;
    %addi 1, 0, 32;
    %store/vec4 v000001d44dc389b0_0, 0, 32;
    %jmp T_4.2;
T_4.3 ;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v000001d44dcaa0f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.4, 8;
    %load/vec4 v000001d44dca9470_0;
    %load/vec4 v000001d44dca9b50_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001d44dca9010, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001d44dca9010, 0, 4;
T_4.4 ;
T_4.1 ;
    %end;
    .scope S_000001d44db829c0;
t_0 %join;
    %jmp T_4;
    .thread T_4;
    .scope S_000001d44db829c0;
T_5 ;
    %delay 200004, 0;
    %vpi_call 8 43 "$display", "Register file content : " {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001d44dca89d0_0, 0, 32;
T_5.0 ;
    %load/vec4 v000001d44dca89d0_0;
    %cmpi/s 31, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz T_5.1, 5;
    %load/vec4 v000001d44dca89d0_0;
    %ix/getv/s 4, v000001d44dca89d0_0;
    %load/vec4a v000001d44dca9010, 4;
    %ix/getv/s 4, v000001d44dca89d0_0;
    %load/vec4a v000001d44dca9010, 4;
    %vpi_call 8 45 "$display", "index = %d , reg_out : signed = %d , unsigned = %d", S<2,vec4,u32>, S<1,vec4,s32>, S<0,vec4,u32> {3 0 0};
    %load/vec4 v000001d44dca89d0_0;
    %addi 1, 0, 32;
    %store/vec4 v000001d44dca89d0_0, 0, 32;
    %jmp T_5.0;
T_5.1 ;
    %end;
    .thread T_5;
    .scope S_000001d44dbbd9d0;
T_6 ;
    %wait E_000001d44dc21ad0;
    %load/vec4 v000001d44dcaa2d0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_6.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_6.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_6.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_6.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_6.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_6.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_6.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_6.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_6.8, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_6.9, 6;
    %pushi/vec4 4294967295, 0, 32;
    %assign/vec4 v000001d44dca9830_0, 0;
    %jmp T_6.11;
T_6.0 ;
    %load/vec4 v000001d44dcaa550_0;
    %load/vec4 v000001d44dca9c90_0;
    %add;
    %assign/vec4 v000001d44dca9830_0, 0;
    %jmp T_6.11;
T_6.1 ;
    %load/vec4 v000001d44dcaa550_0;
    %load/vec4 v000001d44dca9c90_0;
    %sub;
    %assign/vec4 v000001d44dca9830_0, 0;
    %jmp T_6.11;
T_6.2 ;
    %load/vec4 v000001d44dcaa550_0;
    %load/vec4 v000001d44dca9c90_0;
    %and;
    %assign/vec4 v000001d44dca9830_0, 0;
    %jmp T_6.11;
T_6.3 ;
    %load/vec4 v000001d44dcaa550_0;
    %load/vec4 v000001d44dca9c90_0;
    %or;
    %assign/vec4 v000001d44dca9830_0, 0;
    %jmp T_6.11;
T_6.4 ;
    %load/vec4 v000001d44dcaa550_0;
    %load/vec4 v000001d44dca9c90_0;
    %xor;
    %assign/vec4 v000001d44dca9830_0, 0;
    %jmp T_6.11;
T_6.5 ;
    %load/vec4 v000001d44dcaa550_0;
    %load/vec4 v000001d44dca9c90_0;
    %or;
    %inv;
    %assign/vec4 v000001d44dca9830_0, 0;
    %jmp T_6.11;
T_6.6 ;
    %load/vec4 v000001d44dcaa550_0;
    %load/vec4 v000001d44dca9c90_0;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_6.12, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_6.13, 8;
T_6.12 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_6.13, 8;
 ; End of false expr.
    %blend;
T_6.13;
    %assign/vec4 v000001d44dca9830_0, 0;
    %jmp T_6.11;
T_6.7 ;
    %load/vec4 v000001d44dca9c90_0;
    %load/vec4 v000001d44dcaa550_0;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_6.14, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_6.15, 8;
T_6.14 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_6.15, 8;
 ; End of false expr.
    %blend;
T_6.15;
    %assign/vec4 v000001d44dca9830_0, 0;
    %jmp T_6.11;
T_6.8 ;
    %load/vec4 v000001d44dcaa550_0;
    %ix/getv 4, v000001d44dca9c90_0;
    %shiftl 4;
    %assign/vec4 v000001d44dca9830_0, 0;
    %jmp T_6.11;
T_6.9 ;
    %load/vec4 v000001d44dcaa550_0;
    %ix/getv 4, v000001d44dca9c90_0;
    %shiftr 4;
    %assign/vec4 v000001d44dca9830_0, 0;
    %jmp T_6.11;
T_6.11 ;
    %pop/vec4 1;
    %jmp T_6;
    .thread T_6, $push;
    .scope S_000001d44dc06030;
T_7 ;
    %wait E_000001d44dc23250;
    %load/vec4 v000001d44dca8930_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %load/vec4 v000001d44dcaa190_0;
    %parti/s 11, 0, 2;
    %pad/u 13;
    %ix/vec4 4;
    %load/vec4a v000001d44dcaa050, 4;
    %assign/vec4 v000001d44dca8d90_0, 0;
T_7.0 ;
    %load/vec4 v000001d44dca8b10_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.2, 8;
    %load/vec4 v000001d44dca8890_0;
    %ix/getv 3, v000001d44dcaa190_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001d44dcaa050, 0, 4;
T_7.2 ;
    %jmp T_7;
    .thread T_7;
    .scope S_000001d44dc06030;
T_8 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001d44dca8a70_0, 0, 32;
T_8.0 ;
    %load/vec4 v000001d44dca8a70_0;
    %cmpi/s 2047, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz T_8.1, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v000001d44dca8a70_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001d44dcaa050, 0, 4;
    %load/vec4 v000001d44dca8a70_0;
    %addi 1, 0, 32;
    %store/vec4 v000001d44dca8a70_0, 0, 32;
    %jmp T_8.0;
T_8.1 ;
    %pushi/vec4 16, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001d44dcaa050, 0, 4;
    %pushi/vec4 15, 0, 32;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001d44dcaa050, 0, 4;
    %pushi/vec4 5, 0, 32;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001d44dcaa050, 0, 4;
    %pushi/vec4 9, 0, 32;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001d44dcaa050, 0, 4;
    %pushi/vec4 32, 0, 32;
    %ix/load 3, 4, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001d44dcaa050, 0, 4;
    %pushi/vec4 25, 0, 32;
    %ix/load 3, 5, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001d44dcaa050, 0, 4;
    %pushi/vec4 4, 0, 32;
    %ix/load 3, 6, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001d44dcaa050, 0, 4;
    %pushi/vec4 30, 0, 32;
    %ix/load 3, 7, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001d44dcaa050, 0, 4;
    %pushi/vec4 9, 0, 32;
    %ix/load 3, 8, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001d44dcaa050, 0, 4;
    %pushi/vec4 11, 0, 32;
    %ix/load 3, 9, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001d44dcaa050, 0, 4;
    %end;
    .thread T_8;
    .scope S_000001d44dc06030;
T_9 ;
    %delay 200004, 0;
    %vpi_call 11 44 "$display", "Data Memory Content : " {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001d44dca8a70_0, 0, 32;
T_9.0 ;
    %load/vec4 v000001d44dca8a70_0;
    %cmpi/s 2047, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz T_9.1, 5;
    %ix/getv/s 4, v000001d44dca8a70_0;
    %load/vec4a v000001d44dcaa050, 4;
    %vpi_call 11 46 "$display", "Mem[%d] = %d", &PV<v000001d44dca8a70_0, 0, 11>, S<0,vec4,s32> {1 0 0};
    %load/vec4 v000001d44dca8a70_0;
    %addi 1, 0, 32;
    %store/vec4 v000001d44dca8a70_0, 0, 32;
    %jmp T_9.0;
T_9.1 ;
    %end;
    .thread T_9;
    .scope S_000001d44dc301b0;
T_10 ;
    %wait E_000001d44dc25310;
    %load/vec4 v000001d44dcadc10_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000001d44dcadad0_0, 0;
    %jmp T_10.1;
T_10.0 ;
    %load/vec4 v000001d44dcadad0_0;
    %addi 1, 0, 32;
    %assign/vec4 v000001d44dcadad0_0, 0;
T_10.1 ;
    %jmp T_10;
    .thread T_10;
    .scope S_000001d44dc2fe90;
T_11 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001d44dcadf30_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001d44dcadfd0_0, 0, 1;
    %end;
    .thread T_11;
    .scope S_000001d44dc2fe90;
T_12 ;
    %delay 1, 0;
    %load/vec4 v000001d44dcadf30_0;
    %inv;
    %assign/vec4 v000001d44dcadf30_0, 0;
    %jmp T_12;
    .thread T_12;
    .scope S_000001d44dc2fe90;
T_13 ;
    %vpi_call 2 46 "$dumpfile", "./Max&MinArray/SingleCycle_WaveForm.vcd" {0 0 0};
    %vpi_call 2 47 "$dumpvars" {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001d44dcadfd0_0, 0, 1;
    %delay 4, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001d44dcadfd0_0, 0, 1;
    %delay 200001, 0;
    %vpi_call 2 60 "$display", "Number of cycles consumed: %d", v000001d44dcaebb0_0 {0 0 0};
    %vpi_call 2 61 "$finish" {0 0 0};
    %end;
    .thread T_13;
# The file index is used to find the file name in the following table.
:file_names 13;
    "N/A";
    "<interactive>";
    "../singlecycle/SiliCore_Qualifying_code/SingleCycle_sim.v";
    "../singlecycle/SiliCore_Qualifying_code//SC_CPU.v";
    "../singlecycle/SiliCore_Qualifying_code//opcodes.txt";
    "../singlecycle/SiliCore_Qualifying_code//mux2x1.v";
    "../singlecycle/SiliCore_Qualifying_code//controlUnit.v";
    "../singlecycle/SiliCore_Qualifying_code//IM.v";
    "../singlecycle/SiliCore_Qualifying_code//registerFile.v";
    "../singlecycle/SiliCore_Qualifying_code//ALU.v";
    "../singlecycle/SiliCore_Qualifying_code//BranchController.v";
    "../singlecycle/SiliCore_Qualifying_code//DM.v";
    "../singlecycle/SiliCore_Qualifying_code//programCounter.v";
