Synthesizing design: usb_tx.sv
dc_shell-t -x "source -echo do_mapping.tcl"
                                        
                           Design Compiler Graphical 
                                 DC Ultra (TM)
                                  DFTMAX (TM)
                              Power Compiler (TM)
                                 DesignWare (R)
                                 DC Expert (TM)
                               Design Vision (TM)
                               HDL Compiler (TM)
                               VHDL Compiler (TM)
                                  DFT Compiler
                               Design Compiler(R)
                                        
               Version K-2015.06-SP1 for linux64 - Jul 21, 2015 
                                        
                    Copyright (c) 1988 - 2015 Synopsys, Inc.
   This software and the associated documentation are proprietary to Synopsys,
 Inc. This software may only be used in accordance with the terms and conditions
 of a written license agreement with Synopsys, Inc. All other use, reproduction,
            or distribution of this software is strictly prohibited.
Initializing...
Initializing gui preferences from file  /home/ecegrid/a/mg64/.synopsys_dv_prefs.tcl
# Step 1:  Read in the source file
analyze -format sverilog -lib WORK {tx_controller.sv tx_encoder.sv tx_bit_stuffer.sv tx_timer.sv crc_16.sv flex_counter.sv tx_flex_pts_sr.sv usb_tx.sv}
Running PRESTO HDLC
Compiling source file ./source/tx_controller.sv
Compiling source file ./source/tx_encoder.sv
Compiling source file ./source/tx_bit_stuffer.sv
Compiling source file ./source/tx_timer.sv
Compiling source file ./source/crc_16.sv
Compiling source file ./source/flex_counter.sv
Compiling source file ./source/tx_flex_pts_sr.sv
Compiling source file ./source/usb_tx.sv
Warning:  ./source/usb_tx.sv:46: the undeclared symbol 'clear_8' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  ./source/usb_tx.sv:50: the undeclared symbol 'load_data' assumed to have the default net type, which is 'wire'. (VER-936)
Presto compilation completed successfully.
Loading db file '/package/eda/cells/OSU/v2.7/synopsys/lib/ami05/osu05_stdcells.db'
Loading db file '/package/eda/synopsys/syn-K-2015.06-SP1/libraries/syn/dw_foundation.sldb'
elaborate usb_tx -lib WORK
Loading db file '/package/eda/synopsys/syn-K-2015.06-SP1/libraries/syn/gtech.db'
Loading db file '/package/eda/synopsys/syn-K-2015.06-SP1/libraries/syn/standard.sldb'
  Loading link library 'osu05_stdcells'
  Loading link library 'gtech'
Running PRESTO HDLC
Presto compilation completed successfully.
Elaborated 1 design.
Current design is now 'usb_tx'.
Information: Building the design 'tx_controller'. (HDL-193)

Statistics for case statements in always block at line 70 in file
	'./source/tx_controller.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|            73            |     no/auto      |
===============================================

Statistics for case statements in always block at line 148 in file
	'./source/tx_controller.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           168            |     no/auto      |
===============================================

Statistics for case statements in always block at line 320 in file
	'./source/tx_controller.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           322            |    auto/auto     |
===============================================

Statistics for case statements in always block at line 330 in file
	'./source/tx_controller.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           332            |    auto/auto     |
===============================================

Inferred memory devices in process
	in routine tx_controller line 62 in file
		'./source/tx_controller.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      state_reg      | Flip-flop |   5   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine tx_controller line 311 in file
		'./source/tx_controller.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      temp_reg       | Flip-flop |   2   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'tx_timer'. (HDL-193)
Presto compilation completed successfully.
Information: Building the design 'tx_bit_stuffer'. (HDL-193)
Presto compilation completed successfully.
Information: Building the design 'tx_flex_pts_sr' instantiated from design 'usb_tx' with
	the parameters "NUM_BITS=8,SHIFT_MSB=0". (HDL-193)

Inferred memory devices in process
	in routine tx_flex_pts_sr_NUM_BITS8_SHIFT_MSB0 line 75 in file
		'./source/tx_flex_pts_sr.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      data_reg       | Flip-flop |   8   |  Y  | N  | N  | Y  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'tx_encoder'. (HDL-193)

Inferred memory devices in process
	in routine tx_encoder line 26 in file
		'./source/tx_encoder.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|   dminus_out_reg    | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|    dplus_out_reg    | Flip-flop |   1   |  N  | N  | N  | Y  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'crc_16'. (HDL-193)

Inferred memory devices in process
	in routine crc_16 line 27 in file
		'./source/crc_16.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     nextCRC_reg     | Flip-flop |  16   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'flex_counter'. (HDL-193)

Inferred memory devices in process
	in routine flex_counter line 57 in file
		'./source/flex_counter.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|  rollover_flag_reg  | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|    count_out_reg    | Flip-flop |   4   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'flex_counter' instantiated from design 'tx_bit_stuffer' with
	the parameters "NUM_CNT_BITS=3". (HDL-193)

Inferred memory devices in process
	in routine flex_counter_NUM_CNT_BITS3 line 57 in file
		'./source/flex_counter.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|  rollover_flag_reg  | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|    count_out_reg    | Flip-flop |   3   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
uniquify
Information: Uniquified 2 instances of design 'flex_counter'. (OPT-1056)
# Step 2: Set design constraints
# Uncomment below to set timing, area, power, etc. constraints
# set_max_delay <delay> -from "<input>" -to "<output>"
# set_max_area <area>
# set_max_total_power <power> mW
# Step 3: Compile the design
compile -map_effort medium
Information: Checking out the license 'DesignWare'. (SEC-104)
Information: Evaluating DesignWare library utilization. (UISN-27)

============================================================================
| DesignWare Building Block Library  |         Version         | Available |
============================================================================
| Basic DW Building Blocks           | K-2015.06-DWBB_201506.1 |     *     |
| Licensed DW Building Blocks        | K-2015.06-DWBB_201506.1 |     *     |
============================================================================


Information: There are 29 potential problems in your design. Please run 'check_design' for more information. (LINT-99)



  Beginning Pass 1 Mapping
  ------------------------
  Processing 'crc_16'
  Processing 'tx_encoder'
  Processing 'tx_flex_pts_sr_NUM_BITS8_SHIFT_MSB0'
  Processing 'flex_counter_NUM_CNT_BITS3'
Information: Added key list 'DesignWare' to design 'flex_counter_NUM_CNT_BITS3'. (DDB-72)
  Processing 'tx_bit_stuffer'
  Processing 'flex_counter_0'
  Processing 'tx_timer'
  Processing 'tx_controller'
Information: The register 'temp_reg[1]' is a constant and will be removed. (OPT-1206)
  Processing 'usb_tx'

  Updating timing information
Information: Updating design information... (UID-85)
Information: Design 'usb_tx' has no optimization constraints set. (OPT-108)

  Beginning Implementation Selection
  ----------------------------------
  Mapping 'flex_counter_0_DW_mult_uns_0'
  Processing 'flex_counter_0_DW01_cmp6_0'
  Processing 'flex_counter_0_DW01_inc_0'
  Mapping 'flex_counter_1_DW_mult_uns_0'
  Processing 'flex_counter_1_DW01_cmp6_0'
  Processing 'flex_counter_1_DW01_inc_0'

  Beginning Mapping Optimizations  (Medium effort)
  -------------------------------
Information: Added key list 'DesignWare' to design 'flex_counter_0'. (DDB-72)
Information: Added key list 'DesignWare' to design 'flex_counter_1'. (DDB-72)
  Structuring 'flex_counter_0'
  Mapping 'flex_counter_0'
  Structuring 'flex_counter_NUM_CNT_BITS3'
  Mapping 'flex_counter_NUM_CNT_BITS3'
  Structuring 'flex_counter_1'
  Mapping 'flex_counter_1'
  Structuring 'crc_16'
  Mapping 'crc_16'
  Structuring 'tx_encoder'
  Mapping 'tx_encoder'
  Structuring 'tx_flex_pts_sr_NUM_BITS8_SHIFT_MSB0'
  Mapping 'tx_flex_pts_sr_NUM_BITS8_SHIFT_MSB0'
  Structuring 'tx_bit_stuffer'
  Mapping 'tx_bit_stuffer'
  Structuring 'tx_controller'
  Mapping 'tx_controller'

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:02  157959.0      0.00       0.0       0.0                          
    0:00:02  157959.0      0.00       0.0       0.0                          
    0:00:02  157959.0      0.00       0.0       0.0                          
    0:00:02  157959.0      0.00       0.0       0.0                          
    0:00:02  157959.0      0.00       0.0       0.0                          
    0:00:02  157959.0      0.00       0.0       0.0                          
    0:00:02  157959.0      0.00       0.0       0.0                          
    0:00:02  157959.0      0.00       0.0       0.0                          
    0:00:02  157959.0      0.00       0.0       0.0                          
    0:00:02  157959.0      0.00       0.0       0.0                          
    0:00:02  157959.0      0.00       0.0       0.0                          
    0:00:02  157959.0      0.00       0.0       0.0                          



  Beginning Delay Optimization Phase
  ----------------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:02  157959.0      0.00       0.0       0.0                          
    0:00:02  157959.0      0.00       0.0       0.0                          
    0:00:02  157959.0      0.00       0.0       0.0                          


  Beginning Area-Recovery Phase  (cleanup)
  -----------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:02  157959.0      0.00       0.0       0.0                          
    0:00:02  157959.0      0.00       0.0       0.0                          
    0:00:02  157959.0      0.00       0.0       0.0                          
    0:00:02  157959.0      0.00       0.0       0.0                          
    0:00:02  157959.0      0.00       0.0       0.0                          
    0:00:02  157959.0      0.00       0.0       0.0                          
    0:00:02  157959.0      0.00       0.0       0.0                          
    0:00:02  157959.0      0.00       0.0       0.0                          
    0:00:02  157959.0      0.00       0.0       0.0                          
    0:00:02  157959.0      0.00       0.0       0.0                          
    0:00:02  157959.0      0.00       0.0       0.0                          
Loading db file '/package/eda/cells/OSU/v2.7/synopsys/lib/ami05/osu05_stdcells.db'


Note: Symbol # after min delay cost means estimated hold TNS across all active scenarios 


  Optimization Complete
  ---------------------
# Step 4: Output reports
report_timing -path full -delay max -max_paths 1 -nworst 1 > reports/usb_tx.rep
report_area >> reports/usb_tx.rep
report_power -hier >> reports/usb_tx.rep
# Step 5: Output final VHDL and Verilog files
write_file -format verilog -hierarchy -output "mapped/usb_tx.v"
Writing verilog file '/home/ecegrid/a/mg64/ece337/CDL/mapped/usb_tx.v'.
Warning: Verilog 'assign' or 'tran' statements are written out. (VO-4)
Warning: Verilog writer has added 1 nets to module usb_tx using SYNOPSYS_UNCONNECTED_ as prefix.  Please use the change_names command to make the correct changes before invoking the verilog writer.  (VO-11)
echo "\nScript Done\n"

Script Done

echo "\nChecking Design\n"

Checking Design

check_design
 
****************************************
check_design summary:
Version:     K-2015.06-SP1
Date:        Sun Apr 28 15:30:42 2019
****************************************

                   Name                                            Total
--------------------------------------------------------------------------------
Inputs/Outputs                                                      7
    Unconnected ports (LINT-28)                                     4
    Shorted outputs (LINT-31)                                       2
    Constant outputs (LINT-52)                                      1

Cells                                                              11
    Connected to power or ground (LINT-32)                          9
    Nets connected to multiple pins on same cell (LINT-33)          2
--------------------------------------------------------------------------------

Warning: In design 'tx_controller', port 'val' is not connected to any nets. (LINT-28)
Warning: In design 'tx_timer', port 'pause' is not connected to any nets. (LINT-28)
Warning: In design 'tx_flex_pts_sr_NUM_BITS8_SHIFT_MSB0', port 'pause' is not connected to any nets. (LINT-28)
Warning: In design 'crc_16', port 'shift_enable' is not connected to any nets. (LINT-28)
Warning: In design 'tx_controller', output port 'get_tx_packet_data' is connected directly to output port 'load_data'. (LINT-31)
Warning: In design 'tx_controller', output port 'clear_8' is connected directly to output port 'clear_64'. (LINT-31)
Warning: In design 'usb_tx', a pin on submodule 'CONTROLLER' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'val' is connected to logic 0. 
Warning: In design 'usb_tx', a pin on submodule 'TIMER' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'roll_val[2]' is connected to logic 0. 
Warning: In design 'tx_timer', a pin on submodule 'SHIFT' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'rollover_val[3]' is connected to logic 1. 
Warning: In design 'tx_timer', a pin on submodule 'SHIFT' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'rollover_val[2]' is connected to logic 0. 
Warning: In design 'tx_timer', a pin on submodule 'SHIFT' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'rollover_val[1]' is connected to logic 0. 
Warning: In design 'tx_timer', a pin on submodule 'SHIFT' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'rollover_val[0]' is connected to logic 0. 
Warning: In design 'tx_bit_stuffer', a pin on submodule 'CORE' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'rollover_val[2]' is connected to logic 1. 
Warning: In design 'tx_bit_stuffer', a pin on submodule 'CORE' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'rollover_val[1]' is connected to logic 0. 
Warning: In design 'tx_bit_stuffer', a pin on submodule 'CORE' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'rollover_val[0]' is connected to logic 1. 
Warning: In design 'tx_timer', the same net is connected to more than one pin on submodule 'SHIFT'. (LINT-33)
   Net '*Logic0*' is connected to pins 'rollover_val[2]', 'rollover_val[1]'', 'rollover_val[0]'.
Warning: In design 'tx_bit_stuffer', the same net is connected to more than one pin on submodule 'CORE'. (LINT-33)
   Net '*Logic1*' is connected to pins 'rollover_val[2]', 'rollover_val[0]''.
Warning: In design 'tx_controller', output port 'roll_val[2]' is connected directly to 'logic 0'. (LINT-52)
quit

Thank you...
Done


