Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.4 (win64) Build 1756540 Mon Jan 23 19:11:23 MST 2017
| Date         : Tue Apr 18 17:59:16 2017
| Host         : DESKTOP-1Q958FF running 64-bit major release  (build 9200)
| Command      : report_timing_summary -warn_on_violation -max_paths 10 -file cnn_top_timing_summary_routed.rpt -rpx cnn_top_timing_summary_routed.rpx
| Design       : cnn_top
| Device       : 7k70t-fbv676
| Speed File   : -1  PRODUCTION 1.12 2014-09-11
-------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 134 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 17 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.148        0.000                      0                18830        0.038        0.000                      0                18830        1.590        0.000                       0                  6575  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)         Period(ns)      Frequency(MHz)
-----  ------------         ----------      --------------
clk    {0.000 2.500}        5.000           200.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                 0.148        0.000                      0                18830        0.038        0.000                      0                18830        1.590        0.000                       0                  6575  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :            0  Failing Endpoints,  Worst Slack        0.148ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.038ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        1.590ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.148ns  (required time - arrival time)
  Source:                 para[0].datapath[0].router/dataIn_q_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            para[8].datapath[1].router/BRAM_1_data/RAM_reg_0/DIADI[2]
                            (rising edge-triggered cell RAMB36E1 clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk rise@5.000ns - clk rise@0.000ns)
  Data Path Delay:        4.455ns  (logic 0.308ns (6.913%)  route 4.147ns (93.087%))
  Logic Levels:           0  
  Clock Path Skew:        -0.157ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.035ns = ( 9.035 - 5.000 ) 
    Source Clock Delay      (SCD):    4.361ns
    Clock Pessimism Removal (CPR):    0.169ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    D23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    D23                  IBUF (Prop_ibuf_I_O)         0.892     0.892 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.764     2.656    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     2.776 r  clk_IBUF_BUFG_inst/O
                         net (fo=6594, routed)        1.585     4.361    para[0].datapath[0].router/clk_IBUF_BUFG
    SLICE_X8Y30          FDCE                                         r  para[0].datapath[0].router/dataIn_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y30          FDCE (Prop_fdce_C_Q)         0.308     4.669 r  para[0].datapath[0].router/dataIn_q_reg[2]/Q
                         net (fo=22, routed)          4.147     8.816    para[8].datapath[1].router/BRAM_1_data/dataIn_q_reg[16][2]
    RAMB36_X1Y34         RAMB36E1                                     r  para[8].datapath[1].router/BRAM_1_data/RAM_reg_0/DIADI[2]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        5.000     5.000 r  
    D23                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    D23                  IBUF (Prop_ibuf_I_O)         0.815     5.815 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.679     7.494    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113     7.607 r  clk_IBUF_BUFG_inst/O
                         net (fo=6594, routed)        1.428     9.035    para[8].datapath[1].router/BRAM_1_data/clk_IBUF_BUFG
    RAMB36_X1Y34         RAMB36E1                                     r  para[8].datapath[1].router/BRAM_1_data/RAM_reg_0/CLKARDCLK
                         clock pessimism              0.169     9.203    
                         clock uncertainty           -0.035     9.168    
    RAMB36_X1Y34         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[2])
                                                     -0.204     8.964    para[8].datapath[1].router/BRAM_1_data/RAM_reg_0
  -------------------------------------------------------------------
                         required time                          8.964    
                         arrival time                          -8.816    
  -------------------------------------------------------------------
                         slack                                  0.148    

Slack (MET) :             0.170ns  (required time - arrival time)
  Source:                 weightIn_q_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            para[6].datapath[0].router/BRAM_weight/RAM_reg_0/DIADI[7]
                            (rising edge-triggered cell RAMB36E1 clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk rise@5.000ns - clk rise@0.000ns)
  Data Path Delay:        4.567ns  (logic 0.269ns (5.890%)  route 4.298ns (94.110%))
  Logic Levels:           0  
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.042ns = ( 9.042 - 5.000 ) 
    Source Clock Delay      (SCD):    4.234ns
    Clock Pessimism Removal (CPR):    0.169ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    D23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    D23                  IBUF (Prop_ibuf_I_O)         0.892     0.892 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.764     2.656    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     2.776 r  clk_IBUF_BUFG_inst/O
                         net (fo=6594, routed)        1.458     4.234    clk_IBUF_BUFG
    SLICE_X0Y90          FDCE                                         r  weightIn_q_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y90          FDCE (Prop_fdce_C_Q)         0.269     4.503 r  weightIn_q_reg[7]/Q
                         net (fo=20, routed)          4.298     8.801    para[6].datapath[0].router/BRAM_weight/weightIn_q_reg[15][7]
    RAMB36_X1Y36         RAMB36E1                                     r  para[6].datapath[0].router/BRAM_weight/RAM_reg_0/DIADI[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        5.000     5.000 r  
    D23                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    D23                  IBUF (Prop_ibuf_I_O)         0.815     5.815 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.679     7.494    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113     7.607 r  clk_IBUF_BUFG_inst/O
                         net (fo=6594, routed)        1.435     9.042    para[6].datapath[0].router/BRAM_weight/clk_IBUF_BUFG
    RAMB36_X1Y36         RAMB36E1                                     r  para[6].datapath[0].router/BRAM_weight/RAM_reg_0/CLKARDCLK
                         clock pessimism              0.169     9.210    
                         clock uncertainty           -0.035     9.175    
    RAMB36_X1Y36         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[7])
                                                     -0.204     8.971    para[6].datapath[0].router/BRAM_weight/RAM_reg_0
  -------------------------------------------------------------------
                         required time                          8.971    
                         arrival time                          -8.801    
  -------------------------------------------------------------------
                         slack                                  0.170    

Slack (MET) :             0.186ns  (required time - arrival time)
  Source:                 para[0].datapath[0].router/address_write_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            para[9].datapath[1].router/BRAM_1_data/RAM_reg_1/ADDRARDADDR[4]
                            (rising edge-triggered cell RAMB36E1 clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk rise@5.000ns - clk rise@0.000ns)
  Data Path Delay:        4.031ns  (logic 0.308ns (7.640%)  route 3.723ns (92.360%))
  Logic Levels:           0  
  Clock Path Skew:        -0.268ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.919ns = ( 8.919 - 5.000 ) 
    Source Clock Delay      (SCD):    4.356ns
    Clock Pessimism Removal (CPR):    0.169ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    D23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    D23                  IBUF (Prop_ibuf_I_O)         0.892     0.892 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.764     2.656    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     2.776 r  clk_IBUF_BUFG_inst/O
                         net (fo=6594, routed)        1.580     4.356    para[0].datapath[0].router/clk_IBUF_BUFG
    SLICE_X42Y43         FDPE                                         r  para[0].datapath[0].router/address_write_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y43         FDPE (Prop_fdpe_C_Q)         0.308     4.664 r  para[0].datapath[0].router/address_write_reg[1]/Q
                         net (fo=40, routed)          3.723     8.387    para[9].datapath[1].router/BRAM_1_data/address_write_reg[1]
    RAMB36_X0Y29         RAMB36E1                                     r  para[9].datapath[1].router/BRAM_1_data/RAM_reg_1/ADDRARDADDR[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        5.000     5.000 r  
    D23                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    D23                  IBUF (Prop_ibuf_I_O)         0.815     5.815 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.679     7.494    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113     7.607 r  clk_IBUF_BUFG_inst/O
                         net (fo=6594, routed)        1.312     8.919    para[9].datapath[1].router/BRAM_1_data/clk_IBUF_BUFG
    RAMB36_X0Y29         RAMB36E1                                     r  para[9].datapath[1].router/BRAM_1_data/RAM_reg_1/CLKARDCLK
                         clock pessimism              0.169     9.087    
                         clock uncertainty           -0.035     9.052    
    RAMB36_X0Y29         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[4])
                                                     -0.479     8.573    para[9].datapath[1].router/BRAM_1_data/RAM_reg_1
  -------------------------------------------------------------------
                         required time                          8.573    
                         arrival time                          -8.387    
  -------------------------------------------------------------------
                         slack                                  0.186    

Slack (MET) :             0.189ns  (required time - arrival time)
  Source:                 para[0].datapath[0].router/dataIn_q_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            para[8].datapath[1].router/BRAM_1_data/RAM_reg_0/DIADI[6]
                            (rising edge-triggered cell RAMB36E1 clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk rise@5.000ns - clk rise@0.000ns)
  Data Path Delay:        4.422ns  (logic 0.308ns (6.966%)  route 4.114ns (93.034%))
  Logic Levels:           0  
  Clock Path Skew:        -0.150ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.035ns = ( 9.035 - 5.000 ) 
    Source Clock Delay      (SCD):    4.354ns
    Clock Pessimism Removal (CPR):    0.169ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    D23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    D23                  IBUF (Prop_ibuf_I_O)         0.892     0.892 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.764     2.656    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     2.776 r  clk_IBUF_BUFG_inst/O
                         net (fo=6594, routed)        1.578     4.354    para[0].datapath[0].router/clk_IBUF_BUFG
    SLICE_X8Y25          FDCE                                         r  para[0].datapath[0].router/dataIn_q_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y25          FDCE (Prop_fdce_C_Q)         0.308     4.662 r  para[0].datapath[0].router/dataIn_q_reg[6]/Q
                         net (fo=22, routed)          4.114     8.775    para[8].datapath[1].router/BRAM_1_data/dataIn_q_reg[16][6]
    RAMB36_X1Y34         RAMB36E1                                     r  para[8].datapath[1].router/BRAM_1_data/RAM_reg_0/DIADI[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        5.000     5.000 r  
    D23                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    D23                  IBUF (Prop_ibuf_I_O)         0.815     5.815 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.679     7.494    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113     7.607 r  clk_IBUF_BUFG_inst/O
                         net (fo=6594, routed)        1.428     9.035    para[8].datapath[1].router/BRAM_1_data/clk_IBUF_BUFG
    RAMB36_X1Y34         RAMB36E1                                     r  para[8].datapath[1].router/BRAM_1_data/RAM_reg_0/CLKARDCLK
                         clock pessimism              0.169     9.203    
                         clock uncertainty           -0.035     9.168    
    RAMB36_X1Y34         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[6])
                                                     -0.204     8.964    para[8].datapath[1].router/BRAM_1_data/RAM_reg_0
  -------------------------------------------------------------------
                         required time                          8.964    
                         arrival time                          -8.775    
  -------------------------------------------------------------------
                         slack                                  0.189    

Slack (MET) :             0.191ns  (required time - arrival time)
  Source:                 para[0].datapath[0].router/dataIn_q_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            para[6].datapath[0].router/BRAM_2_data/RAM_reg_0/DIADI[2]
                            (rising edge-triggered cell RAMB36E1 clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk rise@5.000ns - clk rise@0.000ns)
  Data Path Delay:        4.279ns  (logic 0.308ns (7.199%)  route 3.971ns (92.801%))
  Logic Levels:           0  
  Clock Path Skew:        -0.291ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.901ns = ( 8.901 - 5.000 ) 
    Source Clock Delay      (SCD):    4.361ns
    Clock Pessimism Removal (CPR):    0.169ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    D23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    D23                  IBUF (Prop_ibuf_I_O)         0.892     0.892 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.764     2.656    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     2.776 r  clk_IBUF_BUFG_inst/O
                         net (fo=6594, routed)        1.585     4.361    para[0].datapath[0].router/clk_IBUF_BUFG
    SLICE_X8Y30          FDCE                                         r  para[0].datapath[0].router/dataIn_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y30          FDCE (Prop_fdce_C_Q)         0.308     4.669 r  para[0].datapath[0].router/dataIn_q_reg[2]/Q
                         net (fo=22, routed)          3.971     8.639    para[6].datapath[0].router/BRAM_2_data/dataIn_q_reg[16][2]
    RAMB36_X2Y28         RAMB36E1                                     r  para[6].datapath[0].router/BRAM_2_data/RAM_reg_0/DIADI[2]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        5.000     5.000 r  
    D23                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    D23                  IBUF (Prop_ibuf_I_O)         0.815     5.815 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.679     7.494    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113     7.607 r  clk_IBUF_BUFG_inst/O
                         net (fo=6594, routed)        1.294     8.901    para[6].datapath[0].router/BRAM_2_data/clk_IBUF_BUFG
    RAMB36_X2Y28         RAMB36E1                                     r  para[6].datapath[0].router/BRAM_2_data/RAM_reg_0/CLKARDCLK
                         clock pessimism              0.169     9.069    
                         clock uncertainty           -0.035     9.034    
    RAMB36_X2Y28         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[2])
                                                     -0.204     8.830    para[6].datapath[0].router/BRAM_2_data/RAM_reg_0
  -------------------------------------------------------------------
                         required time                          8.830    
                         arrival time                          -8.639    
  -------------------------------------------------------------------
                         slack                                  0.191    

Slack (MET) :             0.191ns  (required time - arrival time)
  Source:                 para[0].datapath[0].router/address_write_reg[10]_rep__1/C
                            (rising edge-triggered cell FDPE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            para[6].datapath[1].router/BRAM_1_data/RAM_reg_0/ADDRARDADDR[13]
                            (rising edge-triggered cell RAMB36E1 clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk rise@5.000ns - clk rise@0.000ns)
  Data Path Delay:        3.999ns  (logic 0.269ns (6.726%)  route 3.730ns (93.274%))
  Logic Levels:           0  
  Clock Path Skew:        -0.295ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.895ns = ( 8.895 - 5.000 ) 
    Source Clock Delay      (SCD):    4.359ns
    Clock Pessimism Removal (CPR):    0.169ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    D23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    D23                  IBUF (Prop_ibuf_I_O)         0.892     0.892 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.764     2.656    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     2.776 r  clk_IBUF_BUFG_inst/O
                         net (fo=6594, routed)        1.583     4.359    para[0].datapath[0].router/clk_IBUF_BUFG
    SLICE_X45Y43         FDPE                                         r  para[0].datapath[0].router/address_write_reg[10]_rep__1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y43         FDPE (Prop_fdpe_C_Q)         0.269     4.628 r  para[0].datapath[0].router/address_write_reg[10]_rep__1/Q
                         net (fo=20, routed)          3.730     8.358    para[6].datapath[1].router/BRAM_1_data/ADDRARDADDR[10]
    RAMB36_X2Y26         RAMB36E1                                     r  para[6].datapath[1].router/BRAM_1_data/RAM_reg_0/ADDRARDADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        5.000     5.000 r  
    D23                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    D23                  IBUF (Prop_ibuf_I_O)         0.815     5.815 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.679     7.494    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113     7.607 r  clk_IBUF_BUFG_inst/O
                         net (fo=6594, routed)        1.288     8.895    para[6].datapath[1].router/BRAM_1_data/clk_IBUF_BUFG
    RAMB36_X2Y26         RAMB36E1                                     r  para[6].datapath[1].router/BRAM_1_data/RAM_reg_0/CLKARDCLK
                         clock pessimism              0.169     9.063    
                         clock uncertainty           -0.035     9.028    
    RAMB36_X2Y26         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[13])
                                                     -0.479     8.549    para[6].datapath[1].router/BRAM_1_data/RAM_reg_0
  -------------------------------------------------------------------
                         required time                          8.549    
                         arrival time                          -8.358    
  -------------------------------------------------------------------
                         slack                                  0.191    

Slack (MET) :             0.191ns  (required time - arrival time)
  Source:                 controller/enable_reg/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            para[8].datapath[1].convolution/reg_bias_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk rise@5.000ns - clk rise@0.000ns)
  Data Path Delay:        4.233ns  (logic 0.269ns (6.354%)  route 3.964ns (93.646%))
  Logic Levels:           0  
  Clock Path Skew:        -0.321ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.878ns = ( 8.878 - 5.000 ) 
    Source Clock Delay      (SCD):    4.368ns
    Clock Pessimism Removal (CPR):    0.169ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    D23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    D23                  IBUF (Prop_ibuf_I_O)         0.892     0.892 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.764     2.656    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     2.776 r  clk_IBUF_BUFG_inst/O
                         net (fo=6594, routed)        1.592     4.368    controller/clk_IBUF_BUFG
    SLICE_X24Y49         FDCE                                         r  controller/enable_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y49         FDCE (Prop_fdce_C_Q)         0.269     4.637 r  controller/enable_reg/Q
                         net (fo=785, routed)         3.964     8.601    para[8].datapath[1].convolution/enable
    SLICE_X12Y132        FDCE                                         r  para[8].datapath[1].convolution/reg_bias_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        5.000     5.000 r  
    D23                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    D23                  IBUF (Prop_ibuf_I_O)         0.815     5.815 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.679     7.494    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113     7.607 r  clk_IBUF_BUFG_inst/O
                         net (fo=6594, routed)        1.271     8.878    para[8].datapath[1].convolution/clk_IBUF_BUFG
    SLICE_X12Y132        FDCE                                         r  para[8].datapath[1].convolution/reg_bias_reg[0]/C
                         clock pessimism              0.169     9.047    
                         clock uncertainty           -0.035     9.012    
    SLICE_X12Y132        FDCE (Setup_fdce_C_CE)      -0.219     8.793    para[8].datapath[1].convolution/reg_bias_reg[0]
  -------------------------------------------------------------------
                         required time                          8.793    
                         arrival time                          -8.601    
  -------------------------------------------------------------------
                         slack                                  0.191    

Slack (MET) :             0.191ns  (required time - arrival time)
  Source:                 controller/enable_reg/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            para[8].datapath[1].convolution/reg_bias_reg[11]/CE
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk rise@5.000ns - clk rise@0.000ns)
  Data Path Delay:        4.233ns  (logic 0.269ns (6.354%)  route 3.964ns (93.646%))
  Logic Levels:           0  
  Clock Path Skew:        -0.321ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.878ns = ( 8.878 - 5.000 ) 
    Source Clock Delay      (SCD):    4.368ns
    Clock Pessimism Removal (CPR):    0.169ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    D23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    D23                  IBUF (Prop_ibuf_I_O)         0.892     0.892 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.764     2.656    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     2.776 r  clk_IBUF_BUFG_inst/O
                         net (fo=6594, routed)        1.592     4.368    controller/clk_IBUF_BUFG
    SLICE_X24Y49         FDCE                                         r  controller/enable_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y49         FDCE (Prop_fdce_C_Q)         0.269     4.637 r  controller/enable_reg/Q
                         net (fo=785, routed)         3.964     8.601    para[8].datapath[1].convolution/enable
    SLICE_X12Y132        FDCE                                         r  para[8].datapath[1].convolution/reg_bias_reg[11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        5.000     5.000 r  
    D23                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    D23                  IBUF (Prop_ibuf_I_O)         0.815     5.815 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.679     7.494    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113     7.607 r  clk_IBUF_BUFG_inst/O
                         net (fo=6594, routed)        1.271     8.878    para[8].datapath[1].convolution/clk_IBUF_BUFG
    SLICE_X12Y132        FDCE                                         r  para[8].datapath[1].convolution/reg_bias_reg[11]/C
                         clock pessimism              0.169     9.047    
                         clock uncertainty           -0.035     9.012    
    SLICE_X12Y132        FDCE (Setup_fdce_C_CE)      -0.219     8.793    para[8].datapath[1].convolution/reg_bias_reg[11]
  -------------------------------------------------------------------
                         required time                          8.793    
                         arrival time                          -8.601    
  -------------------------------------------------------------------
                         slack                                  0.191    

Slack (MET) :             0.191ns  (required time - arrival time)
  Source:                 controller/enable_reg/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            para[8].datapath[1].convolution/reg_bias_reg[4]/CE
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk rise@5.000ns - clk rise@0.000ns)
  Data Path Delay:        4.233ns  (logic 0.269ns (6.354%)  route 3.964ns (93.646%))
  Logic Levels:           0  
  Clock Path Skew:        -0.321ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.878ns = ( 8.878 - 5.000 ) 
    Source Clock Delay      (SCD):    4.368ns
    Clock Pessimism Removal (CPR):    0.169ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    D23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    D23                  IBUF (Prop_ibuf_I_O)         0.892     0.892 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.764     2.656    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     2.776 r  clk_IBUF_BUFG_inst/O
                         net (fo=6594, routed)        1.592     4.368    controller/clk_IBUF_BUFG
    SLICE_X24Y49         FDCE                                         r  controller/enable_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y49         FDCE (Prop_fdce_C_Q)         0.269     4.637 r  controller/enable_reg/Q
                         net (fo=785, routed)         3.964     8.601    para[8].datapath[1].convolution/enable
    SLICE_X12Y132        FDCE                                         r  para[8].datapath[1].convolution/reg_bias_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        5.000     5.000 r  
    D23                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    D23                  IBUF (Prop_ibuf_I_O)         0.815     5.815 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.679     7.494    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113     7.607 r  clk_IBUF_BUFG_inst/O
                         net (fo=6594, routed)        1.271     8.878    para[8].datapath[1].convolution/clk_IBUF_BUFG
    SLICE_X12Y132        FDCE                                         r  para[8].datapath[1].convolution/reg_bias_reg[4]/C
                         clock pessimism              0.169     9.047    
                         clock uncertainty           -0.035     9.012    
    SLICE_X12Y132        FDCE (Setup_fdce_C_CE)      -0.219     8.793    para[8].datapath[1].convolution/reg_bias_reg[4]
  -------------------------------------------------------------------
                         required time                          8.793    
                         arrival time                          -8.601    
  -------------------------------------------------------------------
                         slack                                  0.191    

Slack (MET) :             0.191ns  (required time - arrival time)
  Source:                 controller/enable_reg/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            para[8].datapath[1].convolution/reg_bias_reg[7]/CE
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk rise@5.000ns - clk rise@0.000ns)
  Data Path Delay:        4.233ns  (logic 0.269ns (6.354%)  route 3.964ns (93.646%))
  Logic Levels:           0  
  Clock Path Skew:        -0.321ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.878ns = ( 8.878 - 5.000 ) 
    Source Clock Delay      (SCD):    4.368ns
    Clock Pessimism Removal (CPR):    0.169ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    D23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    D23                  IBUF (Prop_ibuf_I_O)         0.892     0.892 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.764     2.656    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     2.776 r  clk_IBUF_BUFG_inst/O
                         net (fo=6594, routed)        1.592     4.368    controller/clk_IBUF_BUFG
    SLICE_X24Y49         FDCE                                         r  controller/enable_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y49         FDCE (Prop_fdce_C_Q)         0.269     4.637 r  controller/enable_reg/Q
                         net (fo=785, routed)         3.964     8.601    para[8].datapath[1].convolution/enable
    SLICE_X12Y132        FDCE                                         r  para[8].datapath[1].convolution/reg_bias_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        5.000     5.000 r  
    D23                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    D23                  IBUF (Prop_ibuf_I_O)         0.815     5.815 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.679     7.494    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113     7.607 r  clk_IBUF_BUFG_inst/O
                         net (fo=6594, routed)        1.271     8.878    para[8].datapath[1].convolution/clk_IBUF_BUFG
    SLICE_X12Y132        FDCE                                         r  para[8].datapath[1].convolution/reg_bias_reg[7]/C
                         clock pessimism              0.169     9.047    
                         clock uncertainty           -0.035     9.012    
    SLICE_X12Y132        FDCE (Setup_fdce_C_CE)      -0.219     8.793    para[8].datapath[1].convolution/reg_bias_reg[7]
  -------------------------------------------------------------------
                         required time                          8.793    
                         arrival time                          -8.601    
  -------------------------------------------------------------------
                         slack                                  0.191    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.038ns  (arrival time - required time)
  Source:                 para[7].datapath[1].router/address_Weight_read_q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            para[7].datapath[1].router/address_Weight_read_reg[3]/D
                            (rising edge-triggered cell FDPE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.313ns  (logic 0.128ns (40.856%)  route 0.185ns (59.144%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.215ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.925ns
    Source Clock Delay      (SCD):    1.394ns
    Clock Pessimism Removal (CPR):    0.316ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    D23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    D23                  IBUF (Prop_ibuf_I_O)         0.155     0.155 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.676     0.831    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.857 r  clk_IBUF_BUFG_inst/O
                         net (fo=6594, routed)        0.537     1.394    para[7].datapath[1].router/clk_IBUF_BUFG
    SLICE_X15Y100        FDRE                                         r  para[7].datapath[1].router/address_Weight_read_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y100        FDRE (Prop_fdre_C_Q)         0.100     1.494 r  para[7].datapath[1].router/address_Weight_read_q_reg[3]/Q
                         net (fo=2, routed)           0.185     1.680    para[7].datapath[1].router/address_Weight_read_q_reg_n_0_[3]
    SLICE_X15Y99         LUT6 (Prop_lut6_I5_O)        0.028     1.708 r  para[7].datapath[1].router/address_Weight_read[3]_i_1__14/O
                         net (fo=1, routed)           0.000     1.708    para[7].datapath[1].router/address_Weight_read[3]_i_1__14_n_0
    SLICE_X15Y99         FDPE                                         r  para[7].datapath[1].router/address_Weight_read_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    D23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    D23                  IBUF (Prop_ibuf_I_O)         0.404     0.404 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.739     1.143    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.173 r  clk_IBUF_BUFG_inst/O
                         net (fo=6594, routed)        0.752     1.925    para[7].datapath[1].router/clk_IBUF_BUFG
    SLICE_X15Y99         FDPE                                         r  para[7].datapath[1].router/address_Weight_read_reg[3]/C
                         clock pessimism             -0.316     1.609    
    SLICE_X15Y99         FDPE (Hold_fdpe_C_D)         0.060     1.669    para[7].datapath[1].router/address_Weight_read_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.669    
                         arrival time                           1.708    
  -------------------------------------------------------------------
                         slack                                  0.038    

Slack (MET) :             0.062ns  (arrival time - required time)
  Source:                 para[9].datapath[0].router/address_bias_write_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            para[9].datapath[1].router/BRAM_bias/RAM_reg_0_31_12_15/RAMA/WADR4
                            (rising edge-triggered cell RAMD32 clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.244ns  (logic 0.091ns (37.364%)  route 0.153ns (62.636%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.914ns
    Source Clock Delay      (SCD):    1.392ns
    Clock Pessimism Removal (CPR):    0.489ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    D23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    D23                  IBUF (Prop_ibuf_I_O)         0.155     0.155 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.676     0.831    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.857 r  clk_IBUF_BUFG_inst/O
                         net (fo=6594, routed)        0.535     1.392    para[9].datapath[0].router/clk_IBUF_BUFG
    SLICE_X15Y107        FDCE                                         r  para[9].datapath[0].router/address_bias_write_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y107        FDCE (Prop_fdce_C_Q)         0.091     1.483 r  para[9].datapath[0].router/address_bias_write_reg[4]/Q
                         net (fo=25, routed)          0.153     1.636    para[9].datapath[1].router/BRAM_bias/RAM_reg_0_31_12_15/ADDRD4
    SLICE_X16Y106        RAMD32                                       r  para[9].datapath[1].router/BRAM_bias/RAM_reg_0_31_12_15/RAMA/WADR4
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    D23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    D23                  IBUF (Prop_ibuf_I_O)         0.404     0.404 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.739     1.143    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.173 r  clk_IBUF_BUFG_inst/O
                         net (fo=6594, routed)        0.741     1.914    para[9].datapath[1].router/BRAM_bias/RAM_reg_0_31_12_15/WCLK
    SLICE_X16Y106        RAMD32                                       r  para[9].datapath[1].router/BRAM_bias/RAM_reg_0_31_12_15/RAMA/CLK
                         clock pessimism             -0.489     1.425    
    SLICE_X16Y106        RAMD32 (Hold_ramd32_CLK_WADR4)
                                                      0.149     1.574    para[9].datapath[1].router/BRAM_bias/RAM_reg_0_31_12_15/RAMA
  -------------------------------------------------------------------
                         required time                         -1.574    
                         arrival time                           1.636    
  -------------------------------------------------------------------
                         slack                                  0.062    

Slack (MET) :             0.062ns  (arrival time - required time)
  Source:                 para[9].datapath[0].router/address_bias_write_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            para[9].datapath[1].router/BRAM_bias/RAM_reg_0_31_12_15/RAMA_D1/WADR4
                            (rising edge-triggered cell RAMD32 clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.244ns  (logic 0.091ns (37.364%)  route 0.153ns (62.636%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.914ns
    Source Clock Delay      (SCD):    1.392ns
    Clock Pessimism Removal (CPR):    0.489ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    D23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    D23                  IBUF (Prop_ibuf_I_O)         0.155     0.155 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.676     0.831    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.857 r  clk_IBUF_BUFG_inst/O
                         net (fo=6594, routed)        0.535     1.392    para[9].datapath[0].router/clk_IBUF_BUFG
    SLICE_X15Y107        FDCE                                         r  para[9].datapath[0].router/address_bias_write_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y107        FDCE (Prop_fdce_C_Q)         0.091     1.483 r  para[9].datapath[0].router/address_bias_write_reg[4]/Q
                         net (fo=25, routed)          0.153     1.636    para[9].datapath[1].router/BRAM_bias/RAM_reg_0_31_12_15/ADDRD4
    SLICE_X16Y106        RAMD32                                       r  para[9].datapath[1].router/BRAM_bias/RAM_reg_0_31_12_15/RAMA_D1/WADR4
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    D23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    D23                  IBUF (Prop_ibuf_I_O)         0.404     0.404 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.739     1.143    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.173 r  clk_IBUF_BUFG_inst/O
                         net (fo=6594, routed)        0.741     1.914    para[9].datapath[1].router/BRAM_bias/RAM_reg_0_31_12_15/WCLK
    SLICE_X16Y106        RAMD32                                       r  para[9].datapath[1].router/BRAM_bias/RAM_reg_0_31_12_15/RAMA_D1/CLK
                         clock pessimism             -0.489     1.425    
    SLICE_X16Y106        RAMD32 (Hold_ramd32_CLK_WADR4)
                                                      0.149     1.574    para[9].datapath[1].router/BRAM_bias/RAM_reg_0_31_12_15/RAMA_D1
  -------------------------------------------------------------------
                         required time                         -1.574    
                         arrival time                           1.636    
  -------------------------------------------------------------------
                         slack                                  0.062    

Slack (MET) :             0.062ns  (arrival time - required time)
  Source:                 para[9].datapath[0].router/address_bias_write_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            para[9].datapath[1].router/BRAM_bias/RAM_reg_0_31_12_15/RAMB/WADR4
                            (rising edge-triggered cell RAMD32 clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.244ns  (logic 0.091ns (37.364%)  route 0.153ns (62.636%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.914ns
    Source Clock Delay      (SCD):    1.392ns
    Clock Pessimism Removal (CPR):    0.489ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    D23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    D23                  IBUF (Prop_ibuf_I_O)         0.155     0.155 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.676     0.831    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.857 r  clk_IBUF_BUFG_inst/O
                         net (fo=6594, routed)        0.535     1.392    para[9].datapath[0].router/clk_IBUF_BUFG
    SLICE_X15Y107        FDCE                                         r  para[9].datapath[0].router/address_bias_write_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y107        FDCE (Prop_fdce_C_Q)         0.091     1.483 r  para[9].datapath[0].router/address_bias_write_reg[4]/Q
                         net (fo=25, routed)          0.153     1.636    para[9].datapath[1].router/BRAM_bias/RAM_reg_0_31_12_15/ADDRD4
    SLICE_X16Y106        RAMD32                                       r  para[9].datapath[1].router/BRAM_bias/RAM_reg_0_31_12_15/RAMB/WADR4
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    D23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    D23                  IBUF (Prop_ibuf_I_O)         0.404     0.404 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.739     1.143    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.173 r  clk_IBUF_BUFG_inst/O
                         net (fo=6594, routed)        0.741     1.914    para[9].datapath[1].router/BRAM_bias/RAM_reg_0_31_12_15/WCLK
    SLICE_X16Y106        RAMD32                                       r  para[9].datapath[1].router/BRAM_bias/RAM_reg_0_31_12_15/RAMB/CLK
                         clock pessimism             -0.489     1.425    
    SLICE_X16Y106        RAMD32 (Hold_ramd32_CLK_WADR4)
                                                      0.149     1.574    para[9].datapath[1].router/BRAM_bias/RAM_reg_0_31_12_15/RAMB
  -------------------------------------------------------------------
                         required time                         -1.574    
                         arrival time                           1.636    
  -------------------------------------------------------------------
                         slack                                  0.062    

Slack (MET) :             0.062ns  (arrival time - required time)
  Source:                 para[9].datapath[0].router/address_bias_write_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            para[9].datapath[1].router/BRAM_bias/RAM_reg_0_31_12_15/RAMB_D1/WADR4
                            (rising edge-triggered cell RAMD32 clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.244ns  (logic 0.091ns (37.364%)  route 0.153ns (62.636%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.914ns
    Source Clock Delay      (SCD):    1.392ns
    Clock Pessimism Removal (CPR):    0.489ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    D23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    D23                  IBUF (Prop_ibuf_I_O)         0.155     0.155 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.676     0.831    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.857 r  clk_IBUF_BUFG_inst/O
                         net (fo=6594, routed)        0.535     1.392    para[9].datapath[0].router/clk_IBUF_BUFG
    SLICE_X15Y107        FDCE                                         r  para[9].datapath[0].router/address_bias_write_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y107        FDCE (Prop_fdce_C_Q)         0.091     1.483 r  para[9].datapath[0].router/address_bias_write_reg[4]/Q
                         net (fo=25, routed)          0.153     1.636    para[9].datapath[1].router/BRAM_bias/RAM_reg_0_31_12_15/ADDRD4
    SLICE_X16Y106        RAMD32                                       r  para[9].datapath[1].router/BRAM_bias/RAM_reg_0_31_12_15/RAMB_D1/WADR4
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    D23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    D23                  IBUF (Prop_ibuf_I_O)         0.404     0.404 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.739     1.143    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.173 r  clk_IBUF_BUFG_inst/O
                         net (fo=6594, routed)        0.741     1.914    para[9].datapath[1].router/BRAM_bias/RAM_reg_0_31_12_15/WCLK
    SLICE_X16Y106        RAMD32                                       r  para[9].datapath[1].router/BRAM_bias/RAM_reg_0_31_12_15/RAMB_D1/CLK
                         clock pessimism             -0.489     1.425    
    SLICE_X16Y106        RAMD32 (Hold_ramd32_CLK_WADR4)
                                                      0.149     1.574    para[9].datapath[1].router/BRAM_bias/RAM_reg_0_31_12_15/RAMB_D1
  -------------------------------------------------------------------
                         required time                         -1.574    
                         arrival time                           1.636    
  -------------------------------------------------------------------
                         slack                                  0.062    

Slack (MET) :             0.062ns  (arrival time - required time)
  Source:                 para[9].datapath[0].router/address_bias_write_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            para[9].datapath[1].router/BRAM_bias/RAM_reg_0_31_12_15/RAMC/WADR4
                            (rising edge-triggered cell RAMD32 clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.244ns  (logic 0.091ns (37.364%)  route 0.153ns (62.636%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.914ns
    Source Clock Delay      (SCD):    1.392ns
    Clock Pessimism Removal (CPR):    0.489ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    D23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    D23                  IBUF (Prop_ibuf_I_O)         0.155     0.155 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.676     0.831    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.857 r  clk_IBUF_BUFG_inst/O
                         net (fo=6594, routed)        0.535     1.392    para[9].datapath[0].router/clk_IBUF_BUFG
    SLICE_X15Y107        FDCE                                         r  para[9].datapath[0].router/address_bias_write_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y107        FDCE (Prop_fdce_C_Q)         0.091     1.483 r  para[9].datapath[0].router/address_bias_write_reg[4]/Q
                         net (fo=25, routed)          0.153     1.636    para[9].datapath[1].router/BRAM_bias/RAM_reg_0_31_12_15/ADDRD4
    SLICE_X16Y106        RAMD32                                       r  para[9].datapath[1].router/BRAM_bias/RAM_reg_0_31_12_15/RAMC/WADR4
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    D23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    D23                  IBUF (Prop_ibuf_I_O)         0.404     0.404 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.739     1.143    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.173 r  clk_IBUF_BUFG_inst/O
                         net (fo=6594, routed)        0.741     1.914    para[9].datapath[1].router/BRAM_bias/RAM_reg_0_31_12_15/WCLK
    SLICE_X16Y106        RAMD32                                       r  para[9].datapath[1].router/BRAM_bias/RAM_reg_0_31_12_15/RAMC/CLK
                         clock pessimism             -0.489     1.425    
    SLICE_X16Y106        RAMD32 (Hold_ramd32_CLK_WADR4)
                                                      0.149     1.574    para[9].datapath[1].router/BRAM_bias/RAM_reg_0_31_12_15/RAMC
  -------------------------------------------------------------------
                         required time                         -1.574    
                         arrival time                           1.636    
  -------------------------------------------------------------------
                         slack                                  0.062    

Slack (MET) :             0.062ns  (arrival time - required time)
  Source:                 para[9].datapath[0].router/address_bias_write_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            para[9].datapath[1].router/BRAM_bias/RAM_reg_0_31_12_15/RAMC_D1/WADR4
                            (rising edge-triggered cell RAMD32 clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.244ns  (logic 0.091ns (37.364%)  route 0.153ns (62.636%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.914ns
    Source Clock Delay      (SCD):    1.392ns
    Clock Pessimism Removal (CPR):    0.489ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    D23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    D23                  IBUF (Prop_ibuf_I_O)         0.155     0.155 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.676     0.831    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.857 r  clk_IBUF_BUFG_inst/O
                         net (fo=6594, routed)        0.535     1.392    para[9].datapath[0].router/clk_IBUF_BUFG
    SLICE_X15Y107        FDCE                                         r  para[9].datapath[0].router/address_bias_write_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y107        FDCE (Prop_fdce_C_Q)         0.091     1.483 r  para[9].datapath[0].router/address_bias_write_reg[4]/Q
                         net (fo=25, routed)          0.153     1.636    para[9].datapath[1].router/BRAM_bias/RAM_reg_0_31_12_15/ADDRD4
    SLICE_X16Y106        RAMD32                                       r  para[9].datapath[1].router/BRAM_bias/RAM_reg_0_31_12_15/RAMC_D1/WADR4
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    D23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    D23                  IBUF (Prop_ibuf_I_O)         0.404     0.404 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.739     1.143    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.173 r  clk_IBUF_BUFG_inst/O
                         net (fo=6594, routed)        0.741     1.914    para[9].datapath[1].router/BRAM_bias/RAM_reg_0_31_12_15/WCLK
    SLICE_X16Y106        RAMD32                                       r  para[9].datapath[1].router/BRAM_bias/RAM_reg_0_31_12_15/RAMC_D1/CLK
                         clock pessimism             -0.489     1.425    
    SLICE_X16Y106        RAMD32 (Hold_ramd32_CLK_WADR4)
                                                      0.149     1.574    para[9].datapath[1].router/BRAM_bias/RAM_reg_0_31_12_15/RAMC_D1
  -------------------------------------------------------------------
                         required time                         -1.574    
                         arrival time                           1.636    
  -------------------------------------------------------------------
                         slack                                  0.062    

Slack (MET) :             0.062ns  (arrival time - required time)
  Source:                 para[9].datapath[0].router/address_bias_write_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            para[9].datapath[1].router/BRAM_bias/RAM_reg_0_31_12_15/RAMD/ADR4
                            (rising edge-triggered cell RAMS32 clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.244ns  (logic 0.091ns (37.364%)  route 0.153ns (62.636%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.914ns
    Source Clock Delay      (SCD):    1.392ns
    Clock Pessimism Removal (CPR):    0.489ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    D23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    D23                  IBUF (Prop_ibuf_I_O)         0.155     0.155 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.676     0.831    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.857 r  clk_IBUF_BUFG_inst/O
                         net (fo=6594, routed)        0.535     1.392    para[9].datapath[0].router/clk_IBUF_BUFG
    SLICE_X15Y107        FDCE                                         r  para[9].datapath[0].router/address_bias_write_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y107        FDCE (Prop_fdce_C_Q)         0.091     1.483 r  para[9].datapath[0].router/address_bias_write_reg[4]/Q
                         net (fo=25, routed)          0.153     1.636    para[9].datapath[1].router/BRAM_bias/RAM_reg_0_31_12_15/ADDRD4
    SLICE_X16Y106        RAMS32                                       r  para[9].datapath[1].router/BRAM_bias/RAM_reg_0_31_12_15/RAMD/ADR4
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    D23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    D23                  IBUF (Prop_ibuf_I_O)         0.404     0.404 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.739     1.143    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.173 r  clk_IBUF_BUFG_inst/O
                         net (fo=6594, routed)        0.741     1.914    para[9].datapath[1].router/BRAM_bias/RAM_reg_0_31_12_15/WCLK
    SLICE_X16Y106        RAMS32                                       r  para[9].datapath[1].router/BRAM_bias/RAM_reg_0_31_12_15/RAMD/CLK
                         clock pessimism             -0.489     1.425    
    SLICE_X16Y106        RAMS32 (Hold_rams32_CLK_ADR4)
                                                      0.149     1.574    para[9].datapath[1].router/BRAM_bias/RAM_reg_0_31_12_15/RAMD
  -------------------------------------------------------------------
                         required time                         -1.574    
                         arrival time                           1.636    
  -------------------------------------------------------------------
                         slack                                  0.062    

Slack (MET) :             0.062ns  (arrival time - required time)
  Source:                 para[9].datapath[0].router/address_bias_write_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            para[9].datapath[1].router/BRAM_bias/RAM_reg_0_31_12_15/RAMD_D1/ADR4
                            (rising edge-triggered cell RAMS32 clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.244ns  (logic 0.091ns (37.364%)  route 0.153ns (62.636%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.914ns
    Source Clock Delay      (SCD):    1.392ns
    Clock Pessimism Removal (CPR):    0.489ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    D23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    D23                  IBUF (Prop_ibuf_I_O)         0.155     0.155 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.676     0.831    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.857 r  clk_IBUF_BUFG_inst/O
                         net (fo=6594, routed)        0.535     1.392    para[9].datapath[0].router/clk_IBUF_BUFG
    SLICE_X15Y107        FDCE                                         r  para[9].datapath[0].router/address_bias_write_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y107        FDCE (Prop_fdce_C_Q)         0.091     1.483 r  para[9].datapath[0].router/address_bias_write_reg[4]/Q
                         net (fo=25, routed)          0.153     1.636    para[9].datapath[1].router/BRAM_bias/RAM_reg_0_31_12_15/ADDRD4
    SLICE_X16Y106        RAMS32                                       r  para[9].datapath[1].router/BRAM_bias/RAM_reg_0_31_12_15/RAMD_D1/ADR4
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    D23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    D23                  IBUF (Prop_ibuf_I_O)         0.404     0.404 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.739     1.143    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.173 r  clk_IBUF_BUFG_inst/O
                         net (fo=6594, routed)        0.741     1.914    para[9].datapath[1].router/BRAM_bias/RAM_reg_0_31_12_15/WCLK
    SLICE_X16Y106        RAMS32                                       r  para[9].datapath[1].router/BRAM_bias/RAM_reg_0_31_12_15/RAMD_D1/CLK
                         clock pessimism             -0.489     1.425    
    SLICE_X16Y106        RAMS32 (Hold_rams32_CLK_ADR4)
                                                      0.149     1.574    para[9].datapath[1].router/BRAM_bias/RAM_reg_0_31_12_15/RAMD_D1
  -------------------------------------------------------------------
                         required time                         -1.574    
                         arrival time                           1.636    
  -------------------------------------------------------------------
                         slack                                  0.062    

Slack (MET) :             0.062ns  (arrival time - required time)
  Source:                 para[0].pooling/mem1_reg[0][5]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            para[0].pooling/data_label_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.263ns  (logic 0.128ns (48.695%)  route 0.135ns (51.305%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.141ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.957ns
    Source Clock Delay      (SCD):    1.492ns
    Clock Pessimism Removal (CPR):    0.324ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    D23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    D23                  IBUF (Prop_ibuf_I_O)         0.155     0.155 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.676     0.831    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.857 r  clk_IBUF_BUFG_inst/O
                         net (fo=6594, routed)        0.635     1.492    para[0].pooling/clk_IBUF_BUFG
    SLICE_X1Y49          FDCE                                         r  para[0].pooling/mem1_reg[0][5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y49          FDCE (Prop_fdce_C_Q)         0.100     1.592 r  para[0].pooling/mem1_reg[0][5]/Q
                         net (fo=2, routed)           0.135     1.727    para[0].pooling/mem1_reg[0]__0[5]
    SLICE_X3Y50          LUT6 (Prop_lut6_I1_O)        0.028     1.755 r  para[0].pooling/data_label[5]_i_1/O
                         net (fo=1, routed)           0.000     1.755    para[0].pooling/data_label[5]_i_1_n_0
    SLICE_X3Y50          FDCE                                         r  para[0].pooling/data_label_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    D23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    D23                  IBUF (Prop_ibuf_I_O)         0.404     0.404 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.739     1.143    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.173 r  clk_IBUF_BUFG_inst/O
                         net (fo=6594, routed)        0.784     1.957    para[0].pooling/clk_IBUF_BUFG
    SLICE_X3Y50          FDCE                                         r  para[0].pooling/data_label_reg[5]/C
                         clock pessimism             -0.324     1.633    
    SLICE_X3Y50          FDCE (Hold_fdce_C_D)         0.060     1.693    para[0].pooling/data_label_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.693    
                         arrival time                           1.755    
  -------------------------------------------------------------------
                         slack                                  0.062    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { clk }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.495         5.000       2.505      RAMB36_X3Y2    para[1].datapath[1].router/BRAM_1_data/RAM_reg_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.495         5.000       2.505      RAMB36_X2Y16   para[3].datapath[0].router/BRAM_1_data/RAM_reg_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.495         5.000       2.505      RAMB36_X1Y8    para[4].datapath[1].router/BRAM_1_data/RAM_reg_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.495         5.000       2.505      RAMB36_X2Y27   para[6].datapath[0].router/BRAM_1_data/RAM_reg_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.495         5.000       2.505      RAMB36_X0Y8    para[7].datapath[1].router/BRAM_1_data/RAM_reg_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.495         5.000       2.505      RAMB36_X0Y21   para[9].datapath[0].router/BRAM_1_data/RAM_reg_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.495         5.000       2.505      RAMB36_X3Y17   para[3].datapath[0].router/BRAM_1_data/RAM_reg_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.495         5.000       2.505      RAMB36_X3Y10   para[4].datapath[1].router/BRAM_1_data/RAM_reg_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.495         5.000       2.505      RAMB36_X1Y22   para[6].datapath[0].router/BRAM_1_data/RAM_reg_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.495         5.000       2.505      RAMB36_X1Y9    para[7].datapath[1].router/BRAM_1_data/RAM_reg_1/CLKARDCLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            0.910         2.500       1.590      SLICE_X14Y107  para[9].datapath[1].router/BRAM_bias/RAM_reg_0_31_0_5/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            0.910         2.500       1.590      SLICE_X14Y107  para[9].datapath[1].router/BRAM_bias/RAM_reg_0_31_0_5/RAMA_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            0.910         2.500       1.590      SLICE_X14Y107  para[9].datapath[1].router/BRAM_bias/RAM_reg_0_31_0_5/RAMB/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            0.910         2.500       1.590      SLICE_X14Y107  para[9].datapath[1].router/BRAM_bias/RAM_reg_0_31_0_5/RAMB_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            0.910         2.500       1.590      SLICE_X14Y107  para[9].datapath[1].router/BRAM_bias/RAM_reg_0_31_0_5/RAMC/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            0.910         2.500       1.590      SLICE_X14Y107  para[9].datapath[1].router/BRAM_bias/RAM_reg_0_31_0_5/RAMC_D1/CLK
Low Pulse Width   Fast    RAMS32/CLK          n/a            0.910         2.500       1.590      SLICE_X14Y107  para[9].datapath[1].router/BRAM_bias/RAM_reg_0_31_0_5/RAMD/CLK
Low Pulse Width   Fast    RAMS32/CLK          n/a            0.910         2.500       1.590      SLICE_X14Y107  para[9].datapath[1].router/BRAM_bias/RAM_reg_0_31_0_5/RAMD_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            0.910         2.500       1.590      SLICE_X12Y107  para[6].datapath[1].router/BRAM_bias/RAM_reg_0_31_6_11/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            0.910         2.500       1.590      SLICE_X12Y107  para[6].datapath[1].router/BRAM_bias/RAM_reg_0_31_6_11/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            0.910         2.500       1.590      SLICE_X16Y74   para[4].datapath[1].router/BRAM_bias/RAM_reg_0_31_0_5/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            0.910         2.500       1.590      SLICE_X16Y74   para[4].datapath[1].router/BRAM_bias/RAM_reg_0_31_0_5/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            0.910         2.500       1.590      SLICE_X16Y74   para[4].datapath[1].router/BRAM_bias/RAM_reg_0_31_0_5/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            0.910         2.500       1.590      SLICE_X16Y74   para[4].datapath[1].router/BRAM_bias/RAM_reg_0_31_0_5/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            0.910         2.500       1.590      SLICE_X16Y74   para[4].datapath[1].router/BRAM_bias/RAM_reg_0_31_0_5/RAMC/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            0.910         2.500       1.590      SLICE_X16Y74   para[4].datapath[1].router/BRAM_bias/RAM_reg_0_31_0_5/RAMC_D1/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            0.910         2.500       1.590      SLICE_X16Y74   para[4].datapath[1].router/BRAM_bias/RAM_reg_0_31_0_5/RAMD/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            0.910         2.500       1.590      SLICE_X16Y74   para[4].datapath[1].router/BRAM_bias/RAM_reg_0_31_0_5/RAMD_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            0.910         2.500       1.590      SLICE_X14Y75   para[4].datapath[1].router/BRAM_bias/RAM_reg_0_31_12_15/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            0.910         2.500       1.590      SLICE_X14Y75   para[4].datapath[1].router/BRAM_bias/RAM_reg_0_31_12_15/RAMA_D1/CLK



