# compile verilog/system verilog design source files
verilog xil_defaultlib  \
"../../../../ALU.srcs/sources_1/ip/fifo_8b_2_32b_1/sim/fifo_8b_2_32b.v" \
"../../../../ALU.srcs/sources_1/ip/fifo_32b_2_8b/sim/fifo_32b_2_8b.v" \
"../../../../ALU.srcs/sources_1/new/alu.v" \
"../../../../uart_rx.v" \
"../../../../uart_top.v" \
"../../../../uart_tx.v" \
"../../../../alu_top.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
