design,design_name,config,flow_status,total_runtime,routed_runtime,(Cell/mm^2)/Core_Util,DIEAREA_mm^2,CellPer_mm^2,OpenDP_Util,Final_Util,Peak_Memory_Usage_MB,synth_cell_count,tritonRoute_violations,Short_violations,MetSpc_violations,OffGrid_violations,MinHole_violations,Other_violations,Magic_violations,pin_antenna_violations,net_antenna_violations,lvs_total_errors,cvc_total_errors,klayout_violations,wire_length,vias,wns,pl_wns,optimized_wns,fastroute_wns,spef_wns,tns,pl_tns,optimized_tns,fastroute_tns,spef_tns,HPWL,routing_layer1_pct,routing_layer2_pct,routing_layer3_pct,routing_layer4_pct,routing_layer5_pct,routing_layer6_pct,wires_count,wire_bits,public_wires_count,public_wire_bits,memories_count,memory_bits,processes_count,cells_pre_abc,AND,DFF,NAND,NOR,OR,XOR,XNOR,MUX,inputs,outputs,level,DecapCells,WelltapCells,DiodeCells,FillCells,NonPhysCells,TotalCells,CoreArea_um^2,power_slowest_internal_uW,power_slowest_switching_uW,power_slowest_leakage_uW,power_typical_internal_uW,power_typical_switching_uW,power_typical_leakage_uW,power_fastest_internal_uW,power_fastest_switching_uW,power_fastest_leakage_uW,critical_path_ns,suggested_clock_period,suggested_clock_frequency,CLOCK_PERIOD,FP_ASPECT_RATIO,FP_CORE_UTIL,FP_PDN_HPITCH,FP_PDN_VPITCH,GRT_ADJUSTMENT,GRT_REPAIR_ANTENNAS,MAX_FANOUT_CONSTRAINT,PL_TARGET_DENSITY,RUN_HEURISTIC_DIODE_INSERTION,STD_CELL_LIBRARY,SYNTH_STRATEGY
/ux1/users/asinghan/caravel_user_project-mpw-9i/openlane/user_proj_example,user_proj_example,24_05_29_02_05,flow completed,4h0m58s0ms,2h54m15s0ms,14232.231404958678,4.84,7116.115702479339,5.72,-1,8095.41,25218,0,0,0,0,0,0,0,12,12,0,-1,-1,1334141,283622,0.0,-1,-1,-1,0.0,0.0,-1,-1,-1,0.0,757204427.0,0.0,8.14,7.78,2.0,1.73,-1,49248,86806,12785,50343,0,0,0,42440,1690,388,1165,1535,10141,2364,893,7186,3466,3334,54,318883,67769,18163,84562,34442,523819,4762567.68,-1,-1,-1,0.0146,0.0173,4.07e-07,-1,-1,-1,25.58,33.0,30.303030303030305,33,1,50,153.18,153.6,0.3,1,16,0.35,1,sky130_fd_sc_hd,AREA 0
