

Implementation tool: Xilinx Vivado v.2018.3
Project:             SHA
Solution:            NDT_c
Device target:       xc7a75tlftg256-2l
Report date:         Tue Apr 13 18:51:35 EDT 2021

#=== Post-Implementation Resource usage ===
SLICE:         2221
LUT:           7479
FF:            3355
DSP:              0
BRAM:             6
SRL:              0
#=== Final timing ===
CP required:    15.000
CP achieved post-synthesis:    6.416
CP achieved post-implementation:    12.353
Timing met
