@W: MT530 :"c:\users\vrang\documents\github\senseai\som\himax\himax_humandet\src\ice40_himax_humandet_clkgen.v":240:0:240:5|Found inferred clock lsc_ml_ice40_himax_humandet_top|oclk_in_inferred_clock which controls 2375 sequential elements including u_ice40_humandet_clkgen.o_init. This clock has no specified timing constraint which may adversely impact design performance. 
@W: MT530 :"c:\lscc\radiant\1.1\ip\pmi\../common/ram_dp/rtl\lscc_ram_dp.v":196:8:196:13|Found inferred clock lsc_ml_ice40_himax_humandet_top|cam_pclk which controls 180 sequential elements including genblk5\.u_ice40_himax_video_process_64.u_ram256x32_accu0.lscc_ram_dp_inst.mem[30:0]. This clock has no specified timing constraint which may adversely impact design performance. 
