
*** Running vivado
    with args -log design_2_axis_register_slice_0_7.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_2_axis_register_slice_0_7.tcl



****** Vivado v2021.2 (64-bit)
  **** SW Build 3367213 on Tue Oct 19 02:48:09 MDT 2021
  **** IP Build 3369179 on Thu Oct 21 08:25:16 MDT 2021
    ** Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.

source design_2_axis_register_slice_0_7.tcl -notrace
create_project: Time (s): cpu = 00:00:06 ; elapsed = 00:00:09 . Memory (MB): peak = 1533.004 ; gain = 0.000
INFO: [IP_Flow 19-4838] Using cached IP synthesis design for IP design_2_axis_register_slice_0_7, cache-ID = a075098d316cc410.
INFO: [Common 17-206] Exiting Vivado at Wed Jun 21 14:56:10 2023...
