// Seed: 782022533
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  input wire id_4;
  inout uwire id_3;
  output wire id_2;
  input wire id_1;
  assign id_3 = -1;
  wire id_5;
  assign id_5 = id_5;
  logic [1 : -1] id_6;
endmodule
module module_1 #(
    parameter id_1 = 32'd2,
    parameter id_8 = 32'd17
) (
    _id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    _id_8,
    id_9
);
  input wire id_9;
  input wire _id_8;
  inout tri0 id_7;
  module_0 modCall_1 (
      id_5,
      id_7,
      id_7,
      id_4
  );
  inout wand id_6;
  inout wire id_5;
  inout wire id_4;
  output wire id_3;
  output wire id_2;
  input wire _id_1;
  assign id_4 = -1;
  assign id_6 = -1;
  assign id_7 = -1;
  logic id_10;
  logic [id_1 : id_8] id_11;
endmodule
