Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 29bc1321dd1c40b79baa9db4f8b96c02 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot testAlu_behav xil_defaultlib.testAlu -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-122] alu remains a black-box since it has no binding entity [Z:/jbattista20/CS-401-1-CompArch/Lab01/ourAlu/ourAlu.srcs/sim_1/new/ourAluTest.vhd:29]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package ieee.numeric_std
Compiling architecture behavior of entity xil_defaultlib.testalu
Built simulation snapshot testAlu_behav
