#-----------------------------------------------------------
# Vivado v2020.1 (64-bit)
# SW Build 2902540 on Wed May 27 19:54:35 MDT 2020
# IP Build 2902112 on Wed May 27 22:43:36 MDT 2020
# Start of session at: Mon Dec  6 22:07:45 2021
# Process ID: 439380
# Current directory: /home/jrmerkel/Documents/School/581/proj/rsd/Processor/Project/Vivado/TargetBoards/Zedboard
# Command line: vivado -mode batch -source scripts/post_synthesis/run_synthesis.tcl
# Log file: /home/jrmerkel/Documents/School/581/proj/rsd/Processor/Project/Vivado/TargetBoards/Zedboard/vivado.log
# Journal file: /home/jrmerkel/Documents/School/581/proj/rsd/Processor/Project/Vivado/TargetBoards/Zedboard/vivado.jou
#-----------------------------------------------------------
source scripts/post_synthesis/run_synthesis.tcl
# open_project $env(RSD_ROOT)/Processor/Project/Vivado/TargetBoards/Zedboard/rsd_post_synthesis/rsd_post_synthesis.xpr
Scanning sources...
Finished scanning sources
WARNING: [filemgmt 56-3] Default IP Output Path : Could not find the directory '/home/jrmerkel/Documents/School/581/proj/rsd/Processor/Project/Vivado/TargetBoards/Zedboard/rsd_post_synthesis/rsd_post_synthesis.srcs/sources_1'.
# reset_run synth_1
# launch_runs synth_1 -jobs 4
[Mon Dec  6 22:07:53 2021] Launched synth_1...
Run output will be captured here: /home/jrmerkel/Documents/School/581/proj/rsd/Processor/Project/Vivado/TargetBoards/Zedboard/rsd_post_synthesis/rsd_post_synthesis.runs/synth_1/runme.log
# wait_on_run synth_1
[Mon Dec  6 22:07:53 2021] Waiting for synth_1 to finish...

*** Running vivado
    with args -log Main_Zynq_Wrapper.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source Main_Zynq_Wrapper.tcl


****** Vivado v2020.1 (64-bit)
  **** SW Build 2902540 on Wed May 27 19:54:35 MDT 2020
  **** IP Build 2902112 on Wed May 27 22:43:36 MDT 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source Main_Zynq_Wrapper.tcl -notrace
Command: synth_design -top Main_Zynq_Wrapper -part xc7z020clg484-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 439499
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 2115.453 ; gain = 0.000 ; free physical = 1590 ; free virtual = 4536
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'Main_Zynq_Wrapper' [/home/jrmerkel/Documents/School/581/proj/rsd/Processor/Src/Main_Zynq_Wrapper.sv:22]
	Parameter MEM_INIT_HEX_FILE bound to: code.hex - type: string 
INFO: [Synth 8-6157] synthesizing module 'Main_Zynq' [/home/jrmerkel/Documents/School/581/proj/rsd/Processor/Src/Main_Zynq.sv:19]
	Parameter MEM_INIT_HEX_FILE bound to: code.hex - type: string 
INFO: [Synth 8-6157] synthesizing module 'ResetController' [/home/jrmerkel/Documents/School/581/proj/rsd/Processor/Src/ResetController.sv:7]
	Parameter CYCLE_OF_RESET_SEQUENCE bound to: 10000 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'ResetController' (1#1) [/home/jrmerkel/Documents/School/581/proj/rsd/Processor/Src/ResetController.sv:7]
INFO: [Synth 8-6157] synthesizing module 'Memory' [/home/jrmerkel/Documents/School/581/proj/rsd/Processor/Src/Memory/Memory.sv:28]
	Parameter INIT_HEX_FILE bound to: code.hex - type: string 
INFO: [Synth 8-6157] synthesizing module 'InitializedBlockRAM' [/home/jrmerkel/Documents/School/581/proj/rsd/Processor/Src/Primitives/RAM.sv:244]
	Parameter ENTRY_NUM bound to: 32768 - type: integer 
	Parameter ENTRY_BIT_SIZE bound to: 64 - type: integer 
	Parameter INIT_HEX_FILE bound to: code.hex - type: string 
	Parameter HEX_FILE_ENTRY_BIT_SIZE bound to: 128 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'InitializedBlockRAM_ForNarrowRequest' [/home/jrmerkel/Documents/School/581/proj/rsd/Processor/Src/Primitives/RAM.sv:318]
	Parameter ENTRY_NUM bound to: 32768 - type: integer 
	Parameter ENTRY_BIT_SIZE bound to: 64 - type: integer 
	Parameter INIT_HEX_FILE bound to: code.hex - type: string 
	Parameter INDEX_BIT_SIZE bound to: 15 - type: integer 
	Parameter ENTRY_BIT_WIDTH bound to: 6 - type: integer 
	Parameter HEX_FILE_ENTRY_BIT_SIZE bound to: 128 - type: integer 
	Parameter HEX_FILE_ENTRY_BIT_WIDTH bound to: 7 - type: integer 
	Parameter HEX_FILE_INDEX_BIT_SIZE bound to: 14 - type: integer 
	Parameter HEX_BLOCK_OFFSET_INDEX bound to: 1 - type: integer 
	Parameter HEX_FILE_ARRAY_ENTRY_NUM bound to: 16384 - type: integer 
INFO: [Synth 8-3876] $readmem data file 'code.hex' is read successfully [/home/jrmerkel/Documents/School/581/proj/rsd/Processor/Src/Primitives/RAM.sv:433]
INFO: [Synth 8-6155] done synthesizing module 'InitializedBlockRAM_ForNarrowRequest' (2#1) [/home/jrmerkel/Documents/School/581/proj/rsd/Processor/Src/Primitives/RAM.sv:318]
INFO: [Synth 8-6155] done synthesizing module 'InitializedBlockRAM' (3#1) [/home/jrmerkel/Documents/School/581/proj/rsd/Processor/Src/Primitives/RAM.sv:244]
INFO: [Synth 8-6157] synthesizing module 'MemoryLatencySimulator' [/home/jrmerkel/Documents/School/581/proj/rsd/Processor/Src/Memory/MemoryLatencySimulator.sv:14]
ERROR: [Synth 8-439] module 'RSD_STATIC_ASSERT_FAILED' not found [/home/jrmerkel/Documents/School/581/proj/rsd/Processor/Src/Memory/MemoryLatencySimulator.sv:100]
ERROR: [Synth 8-6156] failed synthesizing module 'MemoryLatencySimulator' [/home/jrmerkel/Documents/School/581/proj/rsd/Processor/Src/Memory/MemoryLatencySimulator.sv:14]
ERROR: [Synth 8-6156] failed synthesizing module 'Memory' [/home/jrmerkel/Documents/School/581/proj/rsd/Processor/Src/Memory/Memory.sv:28]
ERROR: [Synth 8-6156] failed synthesizing module 'Main_Zynq' [/home/jrmerkel/Documents/School/581/proj/rsd/Processor/Src/Main_Zynq.sv:19]
ERROR: [Synth 8-6156] failed synthesizing module 'Main_Zynq_Wrapper' [/home/jrmerkel/Documents/School/581/proj/rsd/Processor/Src/Main_Zynq_Wrapper.sv:22]
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 2115.453 ; gain = 0.000 ; free physical = 1611 ; free virtual = 4557
---------------------------------------------------------------------------------
synthesize failed
INFO: [Common 17-83] Releasing license: Synthesis
16 Infos, 0 Warnings, 0 Critical Warnings and 6 Errors encountered.
synth_design failed
ERROR: [Common 17-69] Command failed: Vivado Synthesis failed
INFO: [Common 17-206] Exiting Vivado at Mon Dec  6 22:08:06 2021...
[Mon Dec  6 22:08:09 2021] synth_1 finished
WARNING: [Vivado 12-8222] Failed run(s) : 'synth_1'
wait_on_run: Time (s): cpu = 00:00:17 ; elapsed = 00:00:16 . Memory (MB): peak = 2124.484 ; gain = 0.000 ; free physical = 2176 ; free virtual = 5122
# open_run synth_1 -name synth_1
ERROR: [Common 17-69] Command failed: Run 'synth_1' failed. Unable to open
INFO: [Common 17-206] Exiting Vivado at Mon Dec  6 22:08:09 2021...
