{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1487647978606 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 32-bit " "Running Quartus II 32-bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1487647978612 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Feb 20 21:32:58 2017 " "Processing started: Mon Feb 20 21:32:58 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1487647978612 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1487647978612 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off deliverable2 -c deliverable2 " "Command: quartus_map --read_settings_files=on --write_settings_files=off deliverable2 -c deliverable2" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1487647978612 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "2 2 4 " "Parallel Compilation has detected 4 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 2 of the 2 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1487647981287 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/aus892/engr-ece/EE465/MOD465/design/ref_level_test.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/aus892/engr-ece/EE465/MOD465/design/ref_level_test.v" { { "Info" "ISGN_ENTITY_NAME" "1 ref_level_test " "Found entity 1: ref_level_test" {  } { { "../../design/ref_level_test.v" "" { Text "/home/aus892/engr-ece/EE465/MOD465/design/ref_level_test.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1487647981366 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1487647981366 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/aus892/engr-ece/EE465/MOD465/design/lfsr_gen_max.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/aus892/engr-ece/EE465/MOD465/design/lfsr_gen_max.v" { { "Info" "ISGN_ENTITY_NAME" "1 lfsr_gen_max " "Found entity 1: lfsr_gen_max" {  } { { "../../design/lfsr_gen_max.v" "" { Text "/home/aus892/engr-ece/EE465/MOD465/design/lfsr_gen_max.v" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1487647981387 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1487647981387 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "MER_device_15.qxp 1 1 " "Found 1 design units, including 1 entities, in source file MER_device_15.qxp" { { "Info" "ISGN_ENTITY_NAME" "1 MER_device " "Found entity 1: MER_device" {  } { { "MER_device_15.qxp" "" { Text "/home/aus892/engr-ece/EE465/MOD465/exams/deliverable2/MER_device_15.qxp" -1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1487647981843 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1487647981843 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/aus892/engr-ece/EE465/MOD465/design/srrc_tx_lut_flt.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/aus892/engr-ece/EE465/MOD465/design/srrc_tx_lut_flt.v" { { "Info" "ISGN_ENTITY_NAME" "1 srrc_tx_lut_flt " "Found entity 1: srrc_tx_lut_flt" {  } { { "../../design/srrc_tx_lut_flt.v" "" { Text "/home/aus892/engr-ece/EE465/MOD465/design/srrc_tx_lut_flt.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1487647981861 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1487647981861 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/aus892/engr-ece/EE465/MOD465/design/srrc_tx_flt.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/aus892/engr-ece/EE465/MOD465/design/srrc_tx_flt.v" { { "Info" "ISGN_ENTITY_NAME" "1 srrc_tx_flt " "Found entity 1: srrc_tx_flt" {  } { { "../../design/srrc_tx_flt.v" "" { Text "/home/aus892/engr-ece/EE465/MOD465/design/srrc_tx_flt.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1487647981877 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1487647981877 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/aus892/engr-ece/EE465/MOD465/design/srrc_rx_flt.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/aus892/engr-ece/EE465/MOD465/design/srrc_rx_flt.v" { { "Info" "ISGN_ENTITY_NAME" "1 srrc_rx_flt " "Found entity 1: srrc_rx_flt" {  } { { "../../design/srrc_rx_flt.v" "" { Text "/home/aus892/engr-ece/EE465/MOD465/design/srrc_rx_flt.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1487647981896 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1487647981896 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/aus892/engr-ece/EE465/MOD465/design/slicer_4_ask.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/aus892/engr-ece/EE465/MOD465/design/slicer_4_ask.v" { { "Info" "ISGN_ENTITY_NAME" "1 slicer_4_ask " "Found entity 1: slicer_4_ask" {  } { { "../../design/slicer_4_ask.v" "" { Text "/home/aus892/engr-ece/EE465/MOD465/design/slicer_4_ask.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1487647981917 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1487647981917 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/aus892/engr-ece/EE465/MOD465/design/ref_level_gen.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/aus892/engr-ece/EE465/MOD465/design/ref_level_gen.v" { { "Info" "ISGN_ENTITY_NAME" "1 ref_level_gen " "Found entity 1: ref_level_gen" {  } { { "../../design/ref_level_gen.v" "" { Text "/home/aus892/engr-ece/EE465/MOD465/design/ref_level_gen.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1487647981944 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1487647981944 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/aus892/engr-ece/EE465/MOD465/design/mapper_16_qam.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/aus892/engr-ece/EE465/MOD465/design/mapper_16_qam.v" { { "Info" "ISGN_ENTITY_NAME" "1 mapper_16_qam " "Found entity 1: mapper_16_qam" {  } { { "../../design/mapper_16_qam.v" "" { Text "/home/aus892/engr-ece/EE465/MOD465/design/mapper_16_qam.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1487647981962 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1487647981962 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/aus892/engr-ece/EE465/MOD465/design/mapper_4_ask_ref.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/aus892/engr-ece/EE465/MOD465/design/mapper_4_ask_ref.v" { { "Info" "ISGN_ENTITY_NAME" "1 mapper_4_ask_ref " "Found entity 1: mapper_4_ask_ref" {  } { { "../../design/mapper_4_ask_ref.v" "" { Text "/home/aus892/engr-ece/EE465/MOD465/design/mapper_4_ask_ref.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1487647981983 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1487647981983 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/aus892/engr-ece/EE465/MOD465/design/err_sq_gen.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/aus892/engr-ece/EE465/MOD465/design/err_sq_gen.v" { { "Info" "ISGN_ENTITY_NAME" "1 err_sq_gen " "Found entity 1: err_sq_gen" {  } { { "../../design/err_sq_gen.v" "" { Text "/home/aus892/engr-ece/EE465/MOD465/design/err_sq_gen.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1487647982004 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1487647982004 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/aus892/engr-ece/EE465/MOD465/design/err_dc_gen.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/aus892/engr-ece/EE465/MOD465/design/err_dc_gen.v" { { "Info" "ISGN_ENTITY_NAME" "1 err_dc_gen " "Found entity 1: err_dc_gen" {  } { { "../../design/err_dc_gen.v" "" { Text "/home/aus892/engr-ece/EE465/MOD465/design/err_dc_gen.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1487647982025 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1487647982025 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/aus892/engr-ece/EE465/MOD465/design/clk_gen.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/aus892/engr-ece/EE465/MOD465/design/clk_gen.v" { { "Info" "ISGN_ENTITY_NAME" "1 clk_gen " "Found entity 1: clk_gen" {  } { { "../../design/clk_gen.v" "" { Text "/home/aus892/engr-ece/EE465/MOD465/design/clk_gen.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1487647982039 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1487647982039 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "d2_exam_top.v 1 1 " "Found 1 design units, including 1 entities, in source file d2_exam_top.v" { { "Info" "ISGN_ENTITY_NAME" "1 d2_exam_top " "Found entity 1: d2_exam_top" {  } { { "d2_exam_top.v" "" { Text "/home/aus892/engr-ece/EE465/MOD465/exams/deliverable2/d2_exam_top.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1487647982059 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1487647982059 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "d2_exam_top " "Elaborating entity \"d2_exam_top\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1487647982391 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "registered_ADC_B d2_exam_top.v(41) " "Verilog HDL or VHDL warning at d2_exam_top.v(41): object \"registered_ADC_B\" assigned a value but never read" {  } { { "d2_exam_top.v" "" { Text "/home/aus892/engr-ece/EE465/MOD465/exams/deliverable2/d2_exam_top.v" 41 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1487647982397 "|d2_exam_top"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "DAC_OUT d2_exam_top.v(43) " "Verilog HDL warning at d2_exam_top.v(43): object DAC_OUT used but never assigned" {  } { { "d2_exam_top.v" "" { Text "/home/aus892/engr-ece/EE465/MOD465/exams/deliverable2/d2_exam_top.v" 43 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Quartus II" 0 -1 1487647982397 "|d2_exam_top"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "quadrature_out d2_exam_top.v(76) " "Verilog HDL or VHDL warning at d2_exam_top.v(76): object \"quadrature_out\" assigned a value but never read" {  } { { "d2_exam_top.v" "" { Text "/home/aus892/engr-ece/EE465/MOD465/exams/deliverable2/d2_exam_top.v" 76 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1487647982397 "|d2_exam_top"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "lfsr_counter_out d2_exam_top.v(113) " "Verilog HDL or VHDL warning at d2_exam_top.v(113): object \"lfsr_counter_out\" assigned a value but never read" {  } { { "d2_exam_top.v" "" { Text "/home/aus892/engr-ece/EE465/MOD465/exams/deliverable2/d2_exam_top.v" 113 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1487647982398 "|d2_exam_top"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "avg_power_out d2_exam_top.v(137) " "Verilog HDL or VHDL warning at d2_exam_top.v(137): object \"avg_power_out\" assigned a value but never read" {  } { { "d2_exam_top.v" "" { Text "/home/aus892/engr-ece/EE465/MOD465/exams/deliverable2/d2_exam_top.v" 137 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1487647982398 "|d2_exam_top"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "acc_sq_err_out_reg d2_exam_top.v(178) " "Verilog HDL or VHDL warning at d2_exam_top.v(178): object \"acc_sq_err_out_reg\" assigned a value but never read" {  } { { "d2_exam_top.v" "" { Text "/home/aus892/engr-ece/EE465/MOD465/exams/deliverable2/d2_exam_top.v" 178 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1487647982398 "|d2_exam_top"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "acc_dc_err_out_reg d2_exam_top.v(186) " "Verilog HDL or VHDL warning at d2_exam_top.v(186): object \"acc_dc_err_out_reg\" assigned a value but never read" {  } { { "d2_exam_top.v" "" { Text "/home/aus892/engr-ece/EE465/MOD465/exams/deliverable2/d2_exam_top.v" 186 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1487647982398 "|d2_exam_top"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "PRE_DAC 0 d2_exam_top.v(42) " "Net \"PRE_DAC\" at d2_exam_top.v(42) has no driver or initial value, using a default initial value '0'" {  } { { "d2_exam_top.v" "" { Text "/home/aus892/engr-ece/EE465/MOD465/exams/deliverable2/d2_exam_top.v" 42 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1487647982398 "|d2_exam_top"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "DAC_OUT 0 d2_exam_top.v(43) " "Net \"DAC_OUT\" at d2_exam_top.v(43) has no driver or initial value, using a default initial value '0'" {  } { { "d2_exam_top.v" "" { Text "/home/aus892/engr-ece/EE465/MOD465/exams/deliverable2/d2_exam_top.v" 43 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1487647982398 "|d2_exam_top"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clk_gen clk_gen:clk_gen_mod " "Elaborating entity \"clk_gen\" for hierarchy \"clk_gen:clk_gen_mod\"" {  } { { "d2_exam_top.v" "clk_gen_mod" { Text "/home/aus892/engr-ece/EE465/MOD465/exams/deliverable2/d2_exam_top.v" 106 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1487647982405 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lfsr_gen_max lfsr_gen_max:lfsr_data_mod " "Elaborating entity \"lfsr_gen_max\" for hierarchy \"lfsr_gen_max:lfsr_data_mod\"" {  } { { "d2_exam_top.v" "lfsr_data_mod" { Text "/home/aus892/engr-ece/EE465/MOD465/exams/deliverable2/d2_exam_top.v" 121 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1487647982413 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 22 lfsr_gen_max.v(97) " "Verilog HDL assignment warning at lfsr_gen_max.v(97): truncated value with size 32 to match size of target (22)" {  } { { "../../design/lfsr_gen_max.v" "" { Text "/home/aus892/engr-ece/EE465/MOD465/design/lfsr_gen_max.v" 97 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1487647982416 "|d2_exam_top|lfsr_gen_max:lfsr_data_mod"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mapper_16_qam mapper_16_qam:mapper_16_qam_mod " "Elaborating entity \"mapper_16_qam\" for hierarchy \"mapper_16_qam:mapper_16_qam_mod\"" {  } { { "d2_exam_top.v" "mapper_16_qam_mod" { Text "/home/aus892/engr-ece/EE465/MOD465/exams/deliverable2/d2_exam_top.v" 132 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1487647982421 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ref_level_gen ref_level_gen:ref_level_gen_mod " "Elaborating entity \"ref_level_gen\" for hierarchy \"ref_level_gen:ref_level_gen_mod\"" {  } { { "d2_exam_top.v" "ref_level_gen_mod" { Text "/home/aus892/engr-ece/EE465/MOD465/exams/deliverable2/d2_exam_top.v" 144 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1487647982428 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "40 18 ref_level_gen.v(45) " "Verilog HDL assignment warning at ref_level_gen.v(45): truncated value with size 40 to match size of target (18)" {  } { { "../../design/ref_level_gen.v" "" { Text "/home/aus892/engr-ece/EE465/MOD465/design/ref_level_gen.v" 45 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1487647982431 "|d2_exam_top|ref_level_gen:ref_level_gen_mod"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "slicer_4_ask slicer_4_ask:slicer_4_ask_mod " "Elaborating entity \"slicer_4_ask\" for hierarchy \"slicer_4_ask:slicer_4_ask_mod\"" {  } { { "d2_exam_top.v" "slicer_4_ask_mod" { Text "/home/aus892/engr-ece/EE465/MOD465/exams/deliverable2/d2_exam_top.v" 157 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1487647982436 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mapper_4_ask_ref mapper_4_ask_ref:mapper_4_ask_mod " "Elaborating entity \"mapper_4_ask_ref\" for hierarchy \"mapper_4_ask_ref:mapper_4_ask_mod\"" {  } { { "d2_exam_top.v" "mapper_4_ask_mod" { Text "/home/aus892/engr-ece/EE465/MOD465/exams/deliverable2/d2_exam_top.v" 168 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1487647982443 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "SYMBOL_P2 mapper_4_ask_ref.v(21) " "Verilog HDL or VHDL warning at mapper_4_ask_ref.v(21): object \"SYMBOL_P2\" assigned a value but never read" {  } { { "../../design/mapper_4_ask_ref.v" "" { Text "/home/aus892/engr-ece/EE465/MOD465/design/mapper_4_ask_ref.v" 21 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1487647982446 "|d2_exam_top|mapper_4_ask_ref:mapper_4_ask_mod"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "SYMBOL_P1 mapper_4_ask_ref.v(21) " "Verilog HDL or VHDL warning at mapper_4_ask_ref.v(21): object \"SYMBOL_P1\" assigned a value but never read" {  } { { "../../design/mapper_4_ask_ref.v" "" { Text "/home/aus892/engr-ece/EE465/MOD465/design/mapper_4_ask_ref.v" 21 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1487647982446 "|d2_exam_top|mapper_4_ask_ref:mapper_4_ask_mod"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "SYMBOL_N1 mapper_4_ask_ref.v(21) " "Verilog HDL or VHDL warning at mapper_4_ask_ref.v(21): object \"SYMBOL_N1\" assigned a value but never read" {  } { { "../../design/mapper_4_ask_ref.v" "" { Text "/home/aus892/engr-ece/EE465/MOD465/design/mapper_4_ask_ref.v" 21 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1487647982446 "|d2_exam_top|mapper_4_ask_ref:mapper_4_ask_mod"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "SYMBOL_N2 mapper_4_ask_ref.v(21) " "Verilog HDL or VHDL warning at mapper_4_ask_ref.v(21): object \"SYMBOL_N2\" assigned a value but never read" {  } { { "../../design/mapper_4_ask_ref.v" "" { Text "/home/aus892/engr-ece/EE465/MOD465/design/mapper_4_ask_ref.v" 21 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1487647982446 "|d2_exam_top|mapper_4_ask_ref:mapper_4_ask_mod"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "err_sq_gen err_sq_gen:err_sq_gen_mod " "Elaborating entity \"err_sq_gen\" for hierarchy \"err_sq_gen:err_sq_gen_mod\"" {  } { { "d2_exam_top.v" "err_sq_gen_mod" { Text "/home/aus892/engr-ece/EE465/MOD465/exams/deliverable2/d2_exam_top.v" 184 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1487647982452 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "err_dc_gen err_dc_gen:err_dc_gen_mod " "Elaborating entity \"err_dc_gen\" for hierarchy \"err_dc_gen:err_dc_gen_mod\"" {  } { { "d2_exam_top.v" "err_dc_gen_mod" { Text "/home/aus892/engr-ece/EE465/MOD465/exams/deliverable2/d2_exam_top.v" 192 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1487647982469 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_g424.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_g424.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_g424 " "Found entity 1: altsyncram_g424" {  } { { "db/altsyncram_g424.tdf" "" { Text "/home/aus892/engr-ece/EE465/MOD465/exams/deliverable2/db/altsyncram_g424.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1487647984411 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1487647984411 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_vsc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_vsc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_vsc " "Found entity 1: mux_vsc" {  } { { "db/mux_vsc.tdf" "" { Text "/home/aus892/engr-ece/EE465/MOD465/exams/deliverable2/db/mux_vsc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1487647984608 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1487647984608 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_dvf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_dvf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_dvf " "Found entity 1: decode_dvf" {  } { { "db/decode_dvf.tdf" "" { Text "/home/aus892/engr-ece/EE465/MOD465/exams/deliverable2/db/decode_dvf.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1487647984685 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1487647984685 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_7ii.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_7ii.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_7ii " "Found entity 1: cntr_7ii" {  } { { "db/cntr_7ii.tdf" "" { Text "/home/aus892/engr-ece/EE465/MOD465/exams/deliverable2/db/cntr_7ii.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1487647984869 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1487647984869 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_ugc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_ugc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_ugc " "Found entity 1: cmpr_ugc" {  } { { "db/cmpr_ugc.tdf" "" { Text "/home/aus892/engr-ece/EE465/MOD465/exams/deliverable2/db/cmpr_ugc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1487647984933 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1487647984933 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_o9j.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_o9j.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_o9j " "Found entity 1: cntr_o9j" {  } { { "db/cntr_o9j.tdf" "" { Text "/home/aus892/engr-ece/EE465/MOD465/exams/deliverable2/db/cntr_o9j.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1487647985075 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1487647985075 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_igi.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_igi.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_igi " "Found entity 1: cntr_igi" {  } { { "db/cntr_igi.tdf" "" { Text "/home/aus892/engr-ece/EE465/MOD465/exams/deliverable2/db/cntr_igi.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1487647985234 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1487647985234 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_rgc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_rgc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_rgc " "Found entity 1: cmpr_rgc" {  } { { "db/cmpr_rgc.tdf" "" { Text "/home/aus892/engr-ece/EE465/MOD465/exams/deliverable2/db/cmpr_rgc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1487647985295 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1487647985295 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_23j.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_23j.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_23j " "Found entity 1: cntr_23j" {  } { { "db/cntr_23j.tdf" "" { Text "/home/aus892/engr-ece/EE465/MOD465/exams/deliverable2/db/cntr_23j.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1487647985436 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1487647985436 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_ngc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_ngc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_ngc " "Found entity 1: cmpr_ngc" {  } { { "db/cmpr_ngc.tdf" "" { Text "/home/aus892/engr-ece/EE465/MOD465/exams/deliverable2/db/cmpr_ngc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1487647985499 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1487647985499 ""}
{ "Info" "ISGN_AE_SUCCESSFUL" "auto_signaltap_0 " "Analysis and Synthesis generated SignalTap II or debug node instance \"auto_signaltap_0\"" {  } {  } 0 12033 "Analysis and Synthesis generated SignalTap II or debug node instance \"%1!s!\"" 0 0 "Quartus II" 0 -1 1487647985778 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "3 " "Inferred 3 megafunctions from design logic" { { "Info" "ILPMS_LPM_MULT_INFERRED" "ref_level_gen:ref_level_gen_mod\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"ref_level_gen:ref_level_gen_mod\|Mult0\"" {  } { { "../../design/ref_level_gen.v" "Mult0" { Text "/home/aus892/engr-ece/EE465/MOD465/design/ref_level_gen.v" 52 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1487647987275 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "ref_level_gen:ref_level_gen_mod\|Mult1 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"ref_level_gen:ref_level_gen_mod\|Mult1\"" {  } { { "../../design/ref_level_gen.v" "Mult1" { Text "/home/aus892/engr-ece/EE465/MOD465/design/ref_level_gen.v" 60 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1487647987275 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "err_sq_gen:err_sq_gen_mod\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"err_sq_gen:err_sq_gen_mod\|Mult0\"" {  } { { "../../design/err_sq_gen.v" "Mult0" { Text "/home/aus892/engr-ece/EE465/MOD465/design/err_sq_gen.v" 17 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1487647987275 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Quartus II" 0 -1 1487647987275 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ref_level_gen:ref_level_gen_mod\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"ref_level_gen:ref_level_gen_mod\|lpm_mult:Mult0\"" {  } { { "../../design/ref_level_gen.v" "" { Text "/home/aus892/engr-ece/EE465/MOD465/design/ref_level_gen.v" 52 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1487647987325 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ref_level_gen:ref_level_gen_mod\|lpm_mult:Mult0 " "Instantiated megafunction \"ref_level_gen:ref_level_gen_mod\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 18 " "Parameter \"LPM_WIDTHA\" = \"18\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1487647987326 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 18 " "Parameter \"LPM_WIDTHB\" = \"18\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1487647987326 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 36 " "Parameter \"LPM_WIDTHP\" = \"36\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1487647987326 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 36 " "Parameter \"LPM_WIDTHR\" = \"36\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1487647987326 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1487647987326 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1487647987326 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1487647987326 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1487647987326 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 6 " "Parameter \"MAXIMIZE_SPEED\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1487647987326 ""}  } { { "../../design/ref_level_gen.v" "" { Text "/home/aus892/engr-ece/EE465/MOD465/design/ref_level_gen.v" 52 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1487647987326 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_c6t.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_c6t.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_c6t " "Found entity 1: mult_c6t" {  } { { "db/mult_c6t.tdf" "" { Text "/home/aus892/engr-ece/EE465/MOD465/exams/deliverable2/db/mult_c6t.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1487647987384 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1487647987384 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ref_level_gen:ref_level_gen_mod\|lpm_mult:Mult1 " "Elaborated megafunction instantiation \"ref_level_gen:ref_level_gen_mod\|lpm_mult:Mult1\"" {  } { { "../../design/ref_level_gen.v" "" { Text "/home/aus892/engr-ece/EE465/MOD465/design/ref_level_gen.v" 60 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1487647987401 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ref_level_gen:ref_level_gen_mod\|lpm_mult:Mult1 " "Instantiated megafunction \"ref_level_gen:ref_level_gen_mod\|lpm_mult:Mult1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 18 " "Parameter \"LPM_WIDTHA\" = \"18\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1487647987401 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 18 " "Parameter \"LPM_WIDTHB\" = \"18\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1487647987401 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 36 " "Parameter \"LPM_WIDTHP\" = \"36\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1487647987401 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 36 " "Parameter \"LPM_WIDTHR\" = \"36\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1487647987401 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1487647987401 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1487647987401 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1487647987401 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT YES " "Parameter \"INPUT_B_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1487647987401 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 6 " "Parameter \"MAXIMIZE_SPEED\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1487647987401 ""}  } { { "../../design/ref_level_gen.v" "" { Text "/home/aus892/engr-ece/EE465/MOD465/design/ref_level_gen.v" 60 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1487647987401 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_0at.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_0at.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_0at " "Found entity 1: mult_0at" {  } { { "db/mult_0at.tdf" "" { Text "/home/aus892/engr-ece/EE465/MOD465/exams/deliverable2/db/mult_0at.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1487647987455 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1487647987455 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "../../design/lfsr_gen_max.v" "" { Text "/home/aus892/engr-ece/EE465/MOD465/design/lfsr_gen_max.v" 68 -1 0 } } { "../../design/clk_gen.v" "" { Text "/home/aus892/engr-ece/EE465/MOD465/design/clk_gen.v" 30 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Quartus II" 0 -1 1487647990491 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Quartus II" 0 -1 1487647990491 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[4\] GND " "Pin \"LEDG\[4\]\" is stuck at GND" {  } { { "d2_exam_top.v" "" { Text "/home/aus892/engr-ece/EE465/MOD465/exams/deliverable2/d2_exam_top.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1487647990547 "|d2_exam_top|LEDG[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[5\] GND " "Pin \"LEDG\[5\]\" is stuck at GND" {  } { { "d2_exam_top.v" "" { Text "/home/aus892/engr-ece/EE465/MOD465/exams/deliverable2/d2_exam_top.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1487647990547 "|d2_exam_top|LEDG[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ADC_OEB_A VCC " "Pin \"ADC_OEB_A\" is stuck at VCC" {  } { { "d2_exam_top.v" "" { Text "/home/aus892/engr-ece/EE465/MOD465/exams/deliverable2/d2_exam_top.v" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1487647990547 "|d2_exam_top|ADC_OEB_A"} { "Warning" "WMLS_MLS_STUCK_PIN" "ADC_OEB_B VCC " "Pin \"ADC_OEB_B\" is stuck at VCC" {  } { { "d2_exam_top.v" "" { Text "/home/aus892/engr-ece/EE465/MOD465/exams/deliverable2/d2_exam_top.v" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1487647990547 "|d2_exam_top|ADC_OEB_B"} { "Warning" "WMLS_MLS_STUCK_PIN" "DAC_MODE VCC " "Pin \"DAC_MODE\" is stuck at VCC" {  } { { "d2_exam_top.v" "" { Text "/home/aus892/engr-ece/EE465/MOD465/exams/deliverable2/d2_exam_top.v" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1487647990547 "|d2_exam_top|DAC_MODE"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1487647990547 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "Top " "Timing-Driven Synthesis is running on partition \"Top\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1487647990779 ""}
{ "Info" "ISCL_SCL_WANNA_REM_USR_WIRE" "" "Found the following redundant logic cells in design" { { "Info" "ISCL_SCL_CELL_NAME" "lfsr_counter\[1\] " "Logic cell \"lfsr_counter\[1\]\"" {  } { { "d2_exam_top.v" "lfsr_counter\[1\]" { Text "/home/aus892/engr-ece/EE465/MOD465/exams/deliverable2/d2_exam_top.v" 112 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1487647991137 ""} { "Info" "ISCL_SCL_CELL_NAME" "lfsr_counter\[2\] " "Logic cell \"lfsr_counter\[2\]\"" {  } { { "d2_exam_top.v" "lfsr_counter\[2\]" { Text "/home/aus892/engr-ece/EE465/MOD465/exams/deliverable2/d2_exam_top.v" 112 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1487647991137 ""} { "Info" "ISCL_SCL_CELL_NAME" "lfsr_counter\[3\] " "Logic cell \"lfsr_counter\[3\]\"" {  } { { "d2_exam_top.v" "lfsr_counter\[3\]" { Text "/home/aus892/engr-ece/EE465/MOD465/exams/deliverable2/d2_exam_top.v" 112 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1487647991137 ""} { "Info" "ISCL_SCL_CELL_NAME" "lfsr_counter\[4\] " "Logic cell \"lfsr_counter\[4\]\"" {  } { { "d2_exam_top.v" "lfsr_counter\[4\]" { Text "/home/aus892/engr-ece/EE465/MOD465/exams/deliverable2/d2_exam_top.v" 112 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1487647991137 ""} { "Info" "ISCL_SCL_CELL_NAME" "lfsr_counter\[5\] " "Logic cell \"lfsr_counter\[5\]\"" {  } { { "d2_exam_top.v" "lfsr_counter\[5\]" { Text "/home/aus892/engr-ece/EE465/MOD465/exams/deliverable2/d2_exam_top.v" 112 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1487647991137 ""} { "Info" "ISCL_SCL_CELL_NAME" "lfsr_counter\[6\] " "Logic cell \"lfsr_counter\[6\]\"" {  } { { "d2_exam_top.v" "lfsr_counter\[6\]" { Text "/home/aus892/engr-ece/EE465/MOD465/exams/deliverable2/d2_exam_top.v" 112 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1487647991137 ""} { "Info" "ISCL_SCL_CELL_NAME" "lfsr_counter\[7\] " "Logic cell \"lfsr_counter\[7\]\"" {  } { { "d2_exam_top.v" "lfsr_counter\[7\]" { Text "/home/aus892/engr-ece/EE465/MOD465/exams/deliverable2/d2_exam_top.v" 112 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1487647991137 ""} { "Info" "ISCL_SCL_CELL_NAME" "lfsr_counter\[8\] " "Logic cell \"lfsr_counter\[8\]\"" {  } { { "d2_exam_top.v" "lfsr_counter\[8\]" { Text "/home/aus892/engr-ece/EE465/MOD465/exams/deliverable2/d2_exam_top.v" 112 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1487647991137 ""} { "Info" "ISCL_SCL_CELL_NAME" "lfsr_counter\[9\] " "Logic cell \"lfsr_counter\[9\]\"" {  } { { "d2_exam_top.v" "lfsr_counter\[9\]" { Text "/home/aus892/engr-ece/EE465/MOD465/exams/deliverable2/d2_exam_top.v" 112 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1487647991137 ""} { "Info" "ISCL_SCL_CELL_NAME" "lfsr_counter\[10\] " "Logic cell \"lfsr_counter\[10\]\"" {  } { { "d2_exam_top.v" "lfsr_counter\[10\]" { Text "/home/aus892/engr-ece/EE465/MOD465/exams/deliverable2/d2_exam_top.v" 112 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1487647991137 ""} { "Info" "ISCL_SCL_CELL_NAME" "lfsr_counter\[11\] " "Logic cell \"lfsr_counter\[11\]\"" {  } { { "d2_exam_top.v" "lfsr_counter\[11\]" { Text "/home/aus892/engr-ece/EE465/MOD465/exams/deliverable2/d2_exam_top.v" 112 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1487647991137 ""} { "Info" "ISCL_SCL_CELL_NAME" "lfsr_counter\[12\] " "Logic cell \"lfsr_counter\[12\]\"" {  } { { "d2_exam_top.v" "lfsr_counter\[12\]" { Text "/home/aus892/engr-ece/EE465/MOD465/exams/deliverable2/d2_exam_top.v" 112 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1487647991137 ""} { "Info" "ISCL_SCL_CELL_NAME" "lfsr_counter\[13\] " "Logic cell \"lfsr_counter\[13\]\"" {  } { { "d2_exam_top.v" "lfsr_counter\[13\]" { Text "/home/aus892/engr-ece/EE465/MOD465/exams/deliverable2/d2_exam_top.v" 112 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1487647991137 ""} { "Info" "ISCL_SCL_CELL_NAME" "lfsr_counter\[14\] " "Logic cell \"lfsr_counter\[14\]\"" {  } { { "d2_exam_top.v" "lfsr_counter\[14\]" { Text "/home/aus892/engr-ece/EE465/MOD465/exams/deliverable2/d2_exam_top.v" 112 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1487647991137 ""} { "Info" "ISCL_SCL_CELL_NAME" "lfsr_counter\[15\] " "Logic cell \"lfsr_counter\[15\]\"" {  } { { "d2_exam_top.v" "lfsr_counter\[15\]" { Text "/home/aus892/engr-ece/EE465/MOD465/exams/deliverable2/d2_exam_top.v" 112 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1487647991137 ""} { "Info" "ISCL_SCL_CELL_NAME" "lfsr_counter\[16\] " "Logic cell \"lfsr_counter\[16\]\"" {  } { { "d2_exam_top.v" "lfsr_counter\[16\]" { Text "/home/aus892/engr-ece/EE465/MOD465/exams/deliverable2/d2_exam_top.v" 112 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1487647991137 ""} { "Info" "ISCL_SCL_CELL_NAME" "lfsr_counter\[17\] " "Logic cell \"lfsr_counter\[17\]\"" {  } { { "d2_exam_top.v" "lfsr_counter\[17\]" { Text "/home/aus892/engr-ece/EE465/MOD465/exams/deliverable2/d2_exam_top.v" 112 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1487647991137 ""} { "Info" "ISCL_SCL_CELL_NAME" "lfsr_counter\[18\] " "Logic cell \"lfsr_counter\[18\]\"" {  } { { "d2_exam_top.v" "lfsr_counter\[18\]" { Text "/home/aus892/engr-ece/EE465/MOD465/exams/deliverable2/d2_exam_top.v" 112 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1487647991137 ""} { "Info" "ISCL_SCL_CELL_NAME" "lfsr_counter\[19\] " "Logic cell \"lfsr_counter\[19\]\"" {  } { { "d2_exam_top.v" "lfsr_counter\[19\]" { Text "/home/aus892/engr-ece/EE465/MOD465/exams/deliverable2/d2_exam_top.v" 112 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1487647991137 ""} { "Info" "ISCL_SCL_CELL_NAME" "lfsr_counter\[20\] " "Logic cell \"lfsr_counter\[20\]\"" {  } { { "d2_exam_top.v" "lfsr_counter\[20\]" { Text "/home/aus892/engr-ece/EE465/MOD465/exams/deliverable2/d2_exam_top.v" 112 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1487647991137 ""} { "Info" "ISCL_SCL_CELL_NAME" "lfsr_counter\[21\] " "Logic cell \"lfsr_counter\[21\]\"" {  } { { "d2_exam_top.v" "lfsr_counter\[21\]" { Text "/home/aus892/engr-ece/EE465/MOD465/exams/deliverable2/d2_exam_top.v" 112 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1487647991137 ""} { "Info" "ISCL_SCL_CELL_NAME" "data_stream_in\[1\] " "Logic cell \"data_stream_in\[1\]\"" {  } { { "d2_exam_top.v" "data_stream_in\[1\]" { Text "/home/aus892/engr-ece/EE465/MOD465/exams/deliverable2/d2_exam_top.v" 109 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1487647991137 ""} { "Info" "ISCL_SCL_CELL_NAME" "data_stream_in\[2\] " "Logic cell \"data_stream_in\[2\]\"" {  } { { "d2_exam_top.v" "data_stream_in\[2\]" { Text "/home/aus892/engr-ece/EE465/MOD465/exams/deliverable2/d2_exam_top.v" 109 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1487647991137 ""} { "Info" "ISCL_SCL_CELL_NAME" "data_stream_in\[3\] " "Logic cell \"data_stream_in\[3\]\"" {  } { { "d2_exam_top.v" "data_stream_in\[3\]" { Text "/home/aus892/engr-ece/EE465/MOD465/exams/deliverable2/d2_exam_top.v" 109 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1487647991137 ""} { "Info" "ISCL_SCL_CELL_NAME" "data_stream_out\[0\] " "Logic cell \"data_stream_out\[0\]\"" {  } { { "d2_exam_top.v" "data_stream_out\[0\]" { Text "/home/aus892/engr-ece/EE465/MOD465/exams/deliverable2/d2_exam_top.v" 152 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1487647991137 ""} { "Info" "ISCL_SCL_CELL_NAME" "data_stream_out\[1\] " "Logic cell \"data_stream_out\[1\]\"" {  } { { "d2_exam_top.v" "data_stream_out\[1\]" { Text "/home/aus892/engr-ece/EE465/MOD465/exams/deliverable2/d2_exam_top.v" 152 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1487647991137 ""} { "Info" "ISCL_SCL_CELL_NAME" "diff_err\[0\] " "Logic cell \"diff_err\[0\]\"" {  } { { "d2_exam_top.v" "diff_err\[0\]" { Text "/home/aus892/engr-ece/EE465/MOD465/exams/deliverable2/d2_exam_top.v" 163 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1487647991137 ""} { "Info" "ISCL_SCL_CELL_NAME" "diff_err\[10\] " "Logic cell \"diff_err\[10\]\"" {  } { { "d2_exam_top.v" "diff_err\[10\]" { Text "/home/aus892/engr-ece/EE465/MOD465/exams/deliverable2/d2_exam_top.v" 163 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1487647991137 ""} { "Info" "ISCL_SCL_CELL_NAME" "diff_err\[11\] " "Logic cell \"diff_err\[11\]\"" {  } { { "d2_exam_top.v" "diff_err\[11\]" { Text "/home/aus892/engr-ece/EE465/MOD465/exams/deliverable2/d2_exam_top.v" 163 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1487647991137 ""} { "Info" "ISCL_SCL_CELL_NAME" "diff_err\[12\] " "Logic cell \"diff_err\[12\]\"" {  } { { "d2_exam_top.v" "diff_err\[12\]" { Text "/home/aus892/engr-ece/EE465/MOD465/exams/deliverable2/d2_exam_top.v" 163 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1487647991137 ""} { "Info" "ISCL_SCL_CELL_NAME" "diff_err\[13\] " "Logic cell \"diff_err\[13\]\"" {  } { { "d2_exam_top.v" "diff_err\[13\]" { Text "/home/aus892/engr-ece/EE465/MOD465/exams/deliverable2/d2_exam_top.v" 163 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1487647991137 ""} { "Info" "ISCL_SCL_CELL_NAME" "diff_err\[14\] " "Logic cell \"diff_err\[14\]\"" {  } { { "d2_exam_top.v" "diff_err\[14\]" { Text "/home/aus892/engr-ece/EE465/MOD465/exams/deliverable2/d2_exam_top.v" 163 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1487647991137 ""} { "Info" "ISCL_SCL_CELL_NAME" "diff_err\[15\] " "Logic cell \"diff_err\[15\]\"" {  } { { "d2_exam_top.v" "diff_err\[15\]" { Text "/home/aus892/engr-ece/EE465/MOD465/exams/deliverable2/d2_exam_top.v" 163 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1487647991137 ""} { "Info" "ISCL_SCL_CELL_NAME" "diff_err\[16\] " "Logic cell \"diff_err\[16\]\"" {  } { { "d2_exam_top.v" "diff_err\[16\]" { Text "/home/aus892/engr-ece/EE465/MOD465/exams/deliverable2/d2_exam_top.v" 163 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1487647991137 ""} { "Info" "ISCL_SCL_CELL_NAME" "diff_err\[17\] " "Logic cell \"diff_err\[17\]\"" {  } { { "d2_exam_top.v" "diff_err\[17\]" { Text "/home/aus892/engr-ece/EE465/MOD465/exams/deliverable2/d2_exam_top.v" 163 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1487647991137 ""} { "Info" "ISCL_SCL_CELL_NAME" "diff_err\[1\] " "Logic cell \"diff_err\[1\]\"" {  } { { "d2_exam_top.v" "diff_err\[1\]" { Text "/home/aus892/engr-ece/EE465/MOD465/exams/deliverable2/d2_exam_top.v" 163 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1487647991137 ""} { "Info" "ISCL_SCL_CELL_NAME" "diff_err\[2\] " "Logic cell \"diff_err\[2\]\"" {  } { { "d2_exam_top.v" "diff_err\[2\]" { Text "/home/aus892/engr-ece/EE465/MOD465/exams/deliverable2/d2_exam_top.v" 163 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1487647991137 ""} { "Info" "ISCL_SCL_CELL_NAME" "diff_err\[3\] " "Logic cell \"diff_err\[3\]\"" {  } { { "d2_exam_top.v" "diff_err\[3\]" { Text "/home/aus892/engr-ece/EE465/MOD465/exams/deliverable2/d2_exam_top.v" 163 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1487647991137 ""} { "Info" "ISCL_SCL_CELL_NAME" "diff_err\[4\] " "Logic cell \"diff_err\[4\]\"" {  } { { "d2_exam_top.v" "diff_err\[4\]" { Text "/home/aus892/engr-ece/EE465/MOD465/exams/deliverable2/d2_exam_top.v" 163 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1487647991137 ""} { "Info" "ISCL_SCL_CELL_NAME" "diff_err\[5\] " "Logic cell \"diff_err\[5\]\"" {  } { { "d2_exam_top.v" "diff_err\[5\]" { Text "/home/aus892/engr-ece/EE465/MOD465/exams/deliverable2/d2_exam_top.v" 163 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1487647991137 ""} { "Info" "ISCL_SCL_CELL_NAME" "diff_err\[6\] " "Logic cell \"diff_err\[6\]\"" {  } { { "d2_exam_top.v" "diff_err\[6\]" { Text "/home/aus892/engr-ece/EE465/MOD465/exams/deliverable2/d2_exam_top.v" 163 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1487647991137 ""} { "Info" "ISCL_SCL_CELL_NAME" "diff_err\[7\] " "Logic cell \"diff_err\[7\]\"" {  } { { "d2_exam_top.v" "diff_err\[7\]" { Text "/home/aus892/engr-ece/EE465/MOD465/exams/deliverable2/d2_exam_top.v" 163 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1487647991137 ""} { "Info" "ISCL_SCL_CELL_NAME" "diff_err\[8\] " "Logic cell \"diff_err\[8\]\"" {  } { { "d2_exam_top.v" "diff_err\[8\]" { Text "/home/aus892/engr-ece/EE465/MOD465/exams/deliverable2/d2_exam_top.v" 163 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1487647991137 ""} { "Info" "ISCL_SCL_CELL_NAME" "diff_err\[9\] " "Logic cell \"diff_err\[9\]\"" {  } { { "d2_exam_top.v" "diff_err\[9\]" { Text "/home/aus892/engr-ece/EE465/MOD465/exams/deliverable2/d2_exam_top.v" 163 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1487647991137 ""} { "Info" "ISCL_SCL_CELL_NAME" "inphase_in\[14\] " "Logic cell \"inphase_in\[14\]\"" {  } { { "d2_exam_top.v" "inphase_in\[14\]" { Text "/home/aus892/engr-ece/EE465/MOD465/exams/deliverable2/d2_exam_top.v" 127 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1487647991137 ""} { "Info" "ISCL_SCL_CELL_NAME" "inphase_in\[15\] " "Logic cell \"inphase_in\[15\]\"" {  } { { "d2_exam_top.v" "inphase_in\[15\]" { Text "/home/aus892/engr-ece/EE465/MOD465/exams/deliverable2/d2_exam_top.v" 127 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1487647991137 ""} { "Info" "ISCL_SCL_CELL_NAME" "inphase_in\[16\] " "Logic cell \"inphase_in\[16\]\"" {  } { { "d2_exam_top.v" "inphase_in\[16\]" { Text "/home/aus892/engr-ece/EE465/MOD465/exams/deliverable2/d2_exam_top.v" 127 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1487647991137 ""} { "Info" "ISCL_SCL_CELL_NAME" "inphase_in\[17\] " "Logic cell \"inphase_in\[17\]\"" {  } { { "d2_exam_top.v" "inphase_in\[17\]" { Text "/home/aus892/engr-ece/EE465/MOD465/exams/deliverable2/d2_exam_top.v" 127 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1487647991137 ""} { "Info" "ISCL_SCL_CELL_NAME" "inphase_out\[0\] " "Logic cell \"inphase_out\[0\]\"" {  } { { "d2_exam_top.v" "inphase_out\[0\]" { Text "/home/aus892/engr-ece/EE465/MOD465/exams/deliverable2/d2_exam_top.v" 76 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1487647991137 ""} { "Info" "ISCL_SCL_CELL_NAME" "inphase_out\[10\] " "Logic cell \"inphase_out\[10\]\"" {  } { { "d2_exam_top.v" "inphase_out\[10\]" { Text "/home/aus892/engr-ece/EE465/MOD465/exams/deliverable2/d2_exam_top.v" 76 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1487647991137 ""} { "Info" "ISCL_SCL_CELL_NAME" "inphase_out\[11\] " "Logic cell \"inphase_out\[11\]\"" {  } { { "d2_exam_top.v" "inphase_out\[11\]" { Text "/home/aus892/engr-ece/EE465/MOD465/exams/deliverable2/d2_exam_top.v" 76 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1487647991137 ""} { "Info" "ISCL_SCL_CELL_NAME" "inphase_out\[12\] " "Logic cell \"inphase_out\[12\]\"" {  } { { "d2_exam_top.v" "inphase_out\[12\]" { Text "/home/aus892/engr-ece/EE465/MOD465/exams/deliverable2/d2_exam_top.v" 76 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1487647991137 ""} { "Info" "ISCL_SCL_CELL_NAME" "inphase_out\[13\] " "Logic cell \"inphase_out\[13\]\"" {  } { { "d2_exam_top.v" "inphase_out\[13\]" { Text "/home/aus892/engr-ece/EE465/MOD465/exams/deliverable2/d2_exam_top.v" 76 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1487647991137 ""} { "Info" "ISCL_SCL_CELL_NAME" "inphase_out\[14\] " "Logic cell \"inphase_out\[14\]\"" {  } { { "d2_exam_top.v" "inphase_out\[14\]" { Text "/home/aus892/engr-ece/EE465/MOD465/exams/deliverable2/d2_exam_top.v" 76 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1487647991137 ""} { "Info" "ISCL_SCL_CELL_NAME" "inphase_out\[15\] " "Logic cell \"inphase_out\[15\]\"" {  } { { "d2_exam_top.v" "inphase_out\[15\]" { Text "/home/aus892/engr-ece/EE465/MOD465/exams/deliverable2/d2_exam_top.v" 76 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1487647991137 ""} { "Info" "ISCL_SCL_CELL_NAME" "inphase_out\[16\] " "Logic cell \"inphase_out\[16\]\"" {  } { { "d2_exam_top.v" "inphase_out\[16\]" { Text "/home/aus892/engr-ece/EE465/MOD465/exams/deliverable2/d2_exam_top.v" 76 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1487647991137 ""} { "Info" "ISCL_SCL_CELL_NAME" "inphase_out\[17\] " "Logic cell \"inphase_out\[17\]\"" {  } { { "d2_exam_top.v" "inphase_out\[17\]" { Text "/home/aus892/engr-ece/EE465/MOD465/exams/deliverable2/d2_exam_top.v" 76 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1487647991137 ""} { "Info" "ISCL_SCL_CELL_NAME" "inphase_out\[1\] " "Logic cell \"inphase_out\[1\]\"" {  } { { "d2_exam_top.v" "inphase_out\[1\]" { Text "/home/aus892/engr-ece/EE465/MOD465/exams/deliverable2/d2_exam_top.v" 76 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1487647991137 ""} { "Info" "ISCL_SCL_CELL_NAME" "inphase_out\[2\] " "Logic cell \"inphase_out\[2\]\"" {  } { { "d2_exam_top.v" "inphase_out\[2\]" { Text "/home/aus892/engr-ece/EE465/MOD465/exams/deliverable2/d2_exam_top.v" 76 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1487647991137 ""} { "Info" "ISCL_SCL_CELL_NAME" "inphase_out\[3\] " "Logic cell \"inphase_out\[3\]\"" {  } { { "d2_exam_top.v" "inphase_out\[3\]" { Text "/home/aus892/engr-ece/EE465/MOD465/exams/deliverable2/d2_exam_top.v" 76 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1487647991137 ""} { "Info" "ISCL_SCL_CELL_NAME" "inphase_out\[4\] " "Logic cell \"inphase_out\[4\]\"" {  } { { "d2_exam_top.v" "inphase_out\[4\]" { Text "/home/aus892/engr-ece/EE465/MOD465/exams/deliverable2/d2_exam_top.v" 76 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1487647991137 ""} { "Info" "ISCL_SCL_CELL_NAME" "inphase_out\[5\] " "Logic cell \"inphase_out\[5\]\"" {  } { { "d2_exam_top.v" "inphase_out\[5\]" { Text "/home/aus892/engr-ece/EE465/MOD465/exams/deliverable2/d2_exam_top.v" 76 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1487647991137 ""} { "Info" "ISCL_SCL_CELL_NAME" "inphase_out\[6\] " "Logic cell \"inphase_out\[6\]\"" {  } { { "d2_exam_top.v" "inphase_out\[6\]" { Text "/home/aus892/engr-ece/EE465/MOD465/exams/deliverable2/d2_exam_top.v" 76 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1487647991137 ""} { "Info" "ISCL_SCL_CELL_NAME" "inphase_out\[7\] " "Logic cell \"inphase_out\[7\]\"" {  } { { "d2_exam_top.v" "inphase_out\[7\]" { Text "/home/aus892/engr-ece/EE465/MOD465/exams/deliverable2/d2_exam_top.v" 76 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1487647991137 ""} { "Info" "ISCL_SCL_CELL_NAME" "inphase_out\[8\] " "Logic cell \"inphase_out\[8\]\"" {  } { { "d2_exam_top.v" "inphase_out\[8\]" { Text "/home/aus892/engr-ece/EE465/MOD465/exams/deliverable2/d2_exam_top.v" 76 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1487647991137 ""} { "Info" "ISCL_SCL_CELL_NAME" "inphase_out\[9\] " "Logic cell \"inphase_out\[9\]\"" {  } { { "d2_exam_top.v" "inphase_out\[9\]" { Text "/home/aus892/engr-ece/EE465/MOD465/exams/deliverable2/d2_exam_top.v" 76 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1487647991137 ""} { "Info" "ISCL_SCL_CELL_NAME" "lfsr_cycle_out " "Logic cell \"lfsr_cycle_out\"" {  } { { "d2_exam_top.v" "lfsr_cycle_out" { Text "/home/aus892/engr-ece/EE465/MOD465/exams/deliverable2/d2_exam_top.v" 111 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1487647991137 ""} { "Info" "ISCL_SCL_CELL_NAME" "lfsr_cycle_out_periodic " "Logic cell \"lfsr_cycle_out_periodic\"" {  } { { "d2_exam_top.v" "lfsr_cycle_out_periodic" { Text "/home/aus892/engr-ece/EE465/MOD465/exams/deliverable2/d2_exam_top.v" 111 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1487647991137 ""} { "Info" "ISCL_SCL_CELL_NAME" "ref_level\[0\] " "Logic cell \"ref_level\[0\]\"" {  } { { "d2_exam_top.v" "ref_level\[0\]" { Text "/home/aus892/engr-ece/EE465/MOD465/exams/deliverable2/d2_exam_top.v" 136 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1487647991137 ""} { "Info" "ISCL_SCL_CELL_NAME" "ref_level\[10\] " "Logic cell \"ref_level\[10\]\"" {  } { { "d2_exam_top.v" "ref_level\[10\]" { Text "/home/aus892/engr-ece/EE465/MOD465/exams/deliverable2/d2_exam_top.v" 136 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1487647991137 ""} { "Info" "ISCL_SCL_CELL_NAME" "ref_level\[11\] " "Logic cell \"ref_level\[11\]\"" {  } { { "d2_exam_top.v" "ref_level\[11\]" { Text "/home/aus892/engr-ece/EE465/MOD465/exams/deliverable2/d2_exam_top.v" 136 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1487647991137 ""} { "Info" "ISCL_SCL_CELL_NAME" "ref_level\[12\] " "Logic cell \"ref_level\[12\]\"" {  } { { "d2_exam_top.v" "ref_level\[12\]" { Text "/home/aus892/engr-ece/EE465/MOD465/exams/deliverable2/d2_exam_top.v" 136 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1487647991137 ""} { "Info" "ISCL_SCL_CELL_NAME" "ref_level\[13\] " "Logic cell \"ref_level\[13\]\"" {  } { { "d2_exam_top.v" "ref_level\[13\]" { Text "/home/aus892/engr-ece/EE465/MOD465/exams/deliverable2/d2_exam_top.v" 136 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1487647991137 ""} { "Info" "ISCL_SCL_CELL_NAME" "ref_level\[14\] " "Logic cell \"ref_level\[14\]\"" {  } { { "d2_exam_top.v" "ref_level\[14\]" { Text "/home/aus892/engr-ece/EE465/MOD465/exams/deliverable2/d2_exam_top.v" 136 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1487647991137 ""} { "Info" "ISCL_SCL_CELL_NAME" "ref_level\[15\] " "Logic cell \"ref_level\[15\]\"" {  } { { "d2_exam_top.v" "ref_level\[15\]" { Text "/home/aus892/engr-ece/EE465/MOD465/exams/deliverable2/d2_exam_top.v" 136 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1487647991137 ""} { "Info" "ISCL_SCL_CELL_NAME" "ref_level\[16\] " "Logic cell \"ref_level\[16\]\"" {  } { { "d2_exam_top.v" "ref_level\[16\]" { Text "/home/aus892/engr-ece/EE465/MOD465/exams/deliverable2/d2_exam_top.v" 136 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1487647991137 ""} { "Info" "ISCL_SCL_CELL_NAME" "ref_level\[17\] " "Logic cell \"ref_level\[17\]\"" {  } { { "d2_exam_top.v" "ref_level\[17\]" { Text "/home/aus892/engr-ece/EE465/MOD465/exams/deliverable2/d2_exam_top.v" 136 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1487647991137 ""} { "Info" "ISCL_SCL_CELL_NAME" "ref_level\[1\] " "Logic cell \"ref_level\[1\]\"" {  } { { "d2_exam_top.v" "ref_level\[1\]" { Text "/home/aus892/engr-ece/EE465/MOD465/exams/deliverable2/d2_exam_top.v" 136 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1487647991137 ""} { "Info" "ISCL_SCL_CELL_NAME" "ref_level\[2\] " "Logic cell \"ref_level\[2\]\"" {  } { { "d2_exam_top.v" "ref_level\[2\]" { Text "/home/aus892/engr-ece/EE465/MOD465/exams/deliverable2/d2_exam_top.v" 136 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1487647991137 ""} { "Info" "ISCL_SCL_CELL_NAME" "ref_level\[3\] " "Logic cell \"ref_level\[3\]\"" {  } { { "d2_exam_top.v" "ref_level\[3\]" { Text "/home/aus892/engr-ece/EE465/MOD465/exams/deliverable2/d2_exam_top.v" 136 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1487647991137 ""} { "Info" "ISCL_SCL_CELL_NAME" "ref_level\[4\] " "Logic cell \"ref_level\[4\]\"" {  } { { "d2_exam_top.v" "ref_level\[4\]" { Text "/home/aus892/engr-ece/EE465/MOD465/exams/deliverable2/d2_exam_top.v" 136 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1487647991137 ""} { "Info" "ISCL_SCL_CELL_NAME" "ref_level\[5\] " "Logic cell \"ref_level\[5\]\"" {  } { { "d2_exam_top.v" "ref_level\[5\]" { Text "/home/aus892/engr-ece/EE465/MOD465/exams/deliverable2/d2_exam_top.v" 136 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1487647991137 ""} { "Info" "ISCL_SCL_CELL_NAME" "ref_level\[6\] " "Logic cell \"ref_level\[6\]\"" {  } { { "d2_exam_top.v" "ref_level\[6\]" { Text "/home/aus892/engr-ece/EE465/MOD465/exams/deliverable2/d2_exam_top.v" 136 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1487647991137 ""} { "Info" "ISCL_SCL_CELL_NAME" "ref_level\[7\] " "Logic cell \"ref_level\[7\]\"" {  } { { "d2_exam_top.v" "ref_level\[7\]" { Text "/home/aus892/engr-ece/EE465/MOD465/exams/deliverable2/d2_exam_top.v" 136 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1487647991137 ""} { "Info" "ISCL_SCL_CELL_NAME" "ref_level\[8\] " "Logic cell \"ref_level\[8\]\"" {  } { { "d2_exam_top.v" "ref_level\[8\]" { Text "/home/aus892/engr-ece/EE465/MOD465/exams/deliverable2/d2_exam_top.v" 136 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1487647991137 ""} { "Info" "ISCL_SCL_CELL_NAME" "ref_level\[9\] " "Logic cell \"ref_level\[9\]\"" {  } { { "d2_exam_top.v" "ref_level\[9\]" { Text "/home/aus892/engr-ece/EE465/MOD465/exams/deliverable2/d2_exam_top.v" 136 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1487647991137 ""} { "Info" "ISCL_SCL_CELL_NAME" "avg_power\[17\] " "Logic cell \"avg_power\[17\]\"" {  } { { "d2_exam_top.v" "avg_power\[17\]" { Text "/home/aus892/engr-ece/EE465/MOD465/exams/deliverable2/d2_exam_top.v" 136 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1487647991137 ""} { "Info" "ISCL_SCL_CELL_NAME" "avg_power\[16\] " "Logic cell \"avg_power\[16\]\"" {  } { { "d2_exam_top.v" "avg_power\[16\]" { Text "/home/aus892/engr-ece/EE465/MOD465/exams/deliverable2/d2_exam_top.v" 136 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1487647991137 ""} { "Info" "ISCL_SCL_CELL_NAME" "avg_power\[15\] " "Logic cell \"avg_power\[15\]\"" {  } { { "d2_exam_top.v" "avg_power\[15\]" { Text "/home/aus892/engr-ece/EE465/MOD465/exams/deliverable2/d2_exam_top.v" 136 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1487647991137 ""} { "Info" "ISCL_SCL_CELL_NAME" "avg_power\[14\] " "Logic cell \"avg_power\[14\]\"" {  } { { "d2_exam_top.v" "avg_power\[14\]" { Text "/home/aus892/engr-ece/EE465/MOD465/exams/deliverable2/d2_exam_top.v" 136 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1487647991137 ""} { "Info" "ISCL_SCL_CELL_NAME" "avg_power\[13\] " "Logic cell \"avg_power\[13\]\"" {  } { { "d2_exam_top.v" "avg_power\[13\]" { Text "/home/aus892/engr-ece/EE465/MOD465/exams/deliverable2/d2_exam_top.v" 136 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1487647991137 ""} { "Info" "ISCL_SCL_CELL_NAME" "avg_power\[12\] " "Logic cell \"avg_power\[12\]\"" {  } { { "d2_exam_top.v" "avg_power\[12\]" { Text "/home/aus892/engr-ece/EE465/MOD465/exams/deliverable2/d2_exam_top.v" 136 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1487647991137 ""} { "Info" "ISCL_SCL_CELL_NAME" "avg_power\[11\] " "Logic cell \"avg_power\[11\]\"" {  } { { "d2_exam_top.v" "avg_power\[11\]" { Text "/home/aus892/engr-ece/EE465/MOD465/exams/deliverable2/d2_exam_top.v" 136 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1487647991137 ""} { "Info" "ISCL_SCL_CELL_NAME" "avg_power\[10\] " "Logic cell \"avg_power\[10\]\"" {  } { { "d2_exam_top.v" "avg_power\[10\]" { Text "/home/aus892/engr-ece/EE465/MOD465/exams/deliverable2/d2_exam_top.v" 136 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1487647991137 ""} { "Info" "ISCL_SCL_CELL_NAME" "avg_power\[9\] " "Logic cell \"avg_power\[9\]\"" {  } { { "d2_exam_top.v" "avg_power\[9\]" { Text "/home/aus892/engr-ece/EE465/MOD465/exams/deliverable2/d2_exam_top.v" 136 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1487647991137 ""} { "Info" "ISCL_SCL_CELL_NAME" "avg_power\[8\] " "Logic cell \"avg_power\[8\]\"" {  } { { "d2_exam_top.v" "avg_power\[8\]" { Text "/home/aus892/engr-ece/EE465/MOD465/exams/deliverable2/d2_exam_top.v" 136 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1487647991137 ""} { "Info" "ISCL_SCL_CELL_NAME" "avg_power\[7\] " "Logic cell \"avg_power\[7\]\"" {  } { { "d2_exam_top.v" "avg_power\[7\]" { Text "/home/aus892/engr-ece/EE465/MOD465/exams/deliverable2/d2_exam_top.v" 136 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1487647991137 ""} { "Info" "ISCL_SCL_CELL_NAME" "avg_power\[6\] " "Logic cell \"avg_power\[6\]\"" {  } { { "d2_exam_top.v" "avg_power\[6\]" { Text "/home/aus892/engr-ece/EE465/MOD465/exams/deliverable2/d2_exam_top.v" 136 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1487647991137 ""} { "Info" "ISCL_SCL_CELL_NAME" "avg_power\[5\] " "Logic cell \"avg_power\[5\]\"" {  } { { "d2_exam_top.v" "avg_power\[5\]" { Text "/home/aus892/engr-ece/EE465/MOD465/exams/deliverable2/d2_exam_top.v" 136 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1487647991137 ""} { "Info" "ISCL_SCL_CELL_NAME" "avg_power\[4\] " "Logic cell \"avg_power\[4\]\"" {  } { { "d2_exam_top.v" "avg_power\[4\]" { Text "/home/aus892/engr-ece/EE465/MOD465/exams/deliverable2/d2_exam_top.v" 136 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1487647991137 ""} { "Info" "ISCL_SCL_CELL_NAME" "avg_power\[3\] " "Logic cell \"avg_power\[3\]\"" {  } { { "d2_exam_top.v" "avg_power\[3\]" { Text "/home/aus892/engr-ece/EE465/MOD465/exams/deliverable2/d2_exam_top.v" 136 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1487647991137 ""} { "Info" "ISCL_SCL_CELL_NAME" "avg_power\[2\] " "Logic cell \"avg_power\[2\]\"" {  } { { "d2_exam_top.v" "avg_power\[2\]" { Text "/home/aus892/engr-ece/EE465/MOD465/exams/deliverable2/d2_exam_top.v" 136 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1487647991137 ""} { "Info" "ISCL_SCL_CELL_NAME" "avg_power\[1\] " "Logic cell \"avg_power\[1\]\"" {  } { { "d2_exam_top.v" "avg_power\[1\]" { Text "/home/aus892/engr-ece/EE465/MOD465/exams/deliverable2/d2_exam_top.v" 136 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1487647991137 ""} { "Info" "ISCL_SCL_CELL_NAME" "avg_power\[0\] " "Logic cell \"avg_power\[0\]\"" {  } { { "d2_exam_top.v" "avg_power\[0\]" { Text "/home/aus892/engr-ece/EE465/MOD465/exams/deliverable2/d2_exam_top.v" 136 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1487647991137 ""} { "Info" "ISCL_SCL_CELL_NAME" "acc_dc_err_out\[0\] " "Logic cell \"acc_dc_err_out\[0\]\"" {  } { { "d2_exam_top.v" "acc_dc_err_out\[0\]" { Text "/home/aus892/engr-ece/EE465/MOD465/exams/deliverable2/d2_exam_top.v" 185 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1487647991137 ""} { "Info" "ISCL_SCL_CELL_NAME" "acc_sq_err_out\[17\] " "Logic cell \"acc_sq_err_out\[17\]\"" {  } { { "d2_exam_top.v" "acc_sq_err_out\[17\]" { Text "/home/aus892/engr-ece/EE465/MOD465/exams/deliverable2/d2_exam_top.v" 177 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1487647991137 ""} { "Info" "ISCL_SCL_CELL_NAME" "acc_sq_err_out\[16\] " "Logic cell \"acc_sq_err_out\[16\]\"" {  } { { "d2_exam_top.v" "acc_sq_err_out\[16\]" { Text "/home/aus892/engr-ece/EE465/MOD465/exams/deliverable2/d2_exam_top.v" 177 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1487647991137 ""} { "Info" "ISCL_SCL_CELL_NAME" "acc_sq_err_out\[15\] " "Logic cell \"acc_sq_err_out\[15\]\"" {  } { { "d2_exam_top.v" "acc_sq_err_out\[15\]" { Text "/home/aus892/engr-ece/EE465/MOD465/exams/deliverable2/d2_exam_top.v" 177 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1487647991137 ""} { "Info" "ISCL_SCL_CELL_NAME" "acc_sq_err_out\[14\] " "Logic cell \"acc_sq_err_out\[14\]\"" {  } { { "d2_exam_top.v" "acc_sq_err_out\[14\]" { Text "/home/aus892/engr-ece/EE465/MOD465/exams/deliverable2/d2_exam_top.v" 177 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1487647991137 ""} { "Info" "ISCL_SCL_CELL_NAME" "acc_sq_err_out\[13\] " "Logic cell \"acc_sq_err_out\[13\]\"" {  } { { "d2_exam_top.v" "acc_sq_err_out\[13\]" { Text "/home/aus892/engr-ece/EE465/MOD465/exams/deliverable2/d2_exam_top.v" 177 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1487647991137 ""} { "Info" "ISCL_SCL_CELL_NAME" "acc_sq_err_out\[12\] " "Logic cell \"acc_sq_err_out\[12\]\"" {  } { { "d2_exam_top.v" "acc_sq_err_out\[12\]" { Text "/home/aus892/engr-ece/EE465/MOD465/exams/deliverable2/d2_exam_top.v" 177 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1487647991137 ""} { "Info" "ISCL_SCL_CELL_NAME" "acc_sq_err_out\[11\] " "Logic cell \"acc_sq_err_out\[11\]\"" {  } { { "d2_exam_top.v" "acc_sq_err_out\[11\]" { Text "/home/aus892/engr-ece/EE465/MOD465/exams/deliverable2/d2_exam_top.v" 177 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1487647991137 ""} { "Info" "ISCL_SCL_CELL_NAME" "acc_sq_err_out\[10\] " "Logic cell \"acc_sq_err_out\[10\]\"" {  } { { "d2_exam_top.v" "acc_sq_err_out\[10\]" { Text "/home/aus892/engr-ece/EE465/MOD465/exams/deliverable2/d2_exam_top.v" 177 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1487647991137 ""} { "Info" "ISCL_SCL_CELL_NAME" "acc_sq_err_out\[9\] " "Logic cell \"acc_sq_err_out\[9\]\"" {  } { { "d2_exam_top.v" "acc_sq_err_out\[9\]" { Text "/home/aus892/engr-ece/EE465/MOD465/exams/deliverable2/d2_exam_top.v" 177 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1487647991137 ""} { "Info" "ISCL_SCL_CELL_NAME" "acc_sq_err_out\[8\] " "Logic cell \"acc_sq_err_out\[8\]\"" {  } { { "d2_exam_top.v" "acc_sq_err_out\[8\]" { Text "/home/aus892/engr-ece/EE465/MOD465/exams/deliverable2/d2_exam_top.v" 177 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1487647991137 ""} { "Info" "ISCL_SCL_CELL_NAME" "acc_sq_err_out\[7\] " "Logic cell \"acc_sq_err_out\[7\]\"" {  } { { "d2_exam_top.v" "acc_sq_err_out\[7\]" { Text "/home/aus892/engr-ece/EE465/MOD465/exams/deliverable2/d2_exam_top.v" 177 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1487647991137 ""} { "Info" "ISCL_SCL_CELL_NAME" "acc_sq_err_out\[6\] " "Logic cell \"acc_sq_err_out\[6\]\"" {  } { { "d2_exam_top.v" "acc_sq_err_out\[6\]" { Text "/home/aus892/engr-ece/EE465/MOD465/exams/deliverable2/d2_exam_top.v" 177 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1487647991137 ""} { "Info" "ISCL_SCL_CELL_NAME" "acc_sq_err_out\[5\] " "Logic cell \"acc_sq_err_out\[5\]\"" {  } { { "d2_exam_top.v" "acc_sq_err_out\[5\]" { Text "/home/aus892/engr-ece/EE465/MOD465/exams/deliverable2/d2_exam_top.v" 177 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1487647991137 ""} { "Info" "ISCL_SCL_CELL_NAME" "acc_sq_err_out\[4\] " "Logic cell \"acc_sq_err_out\[4\]\"" {  } { { "d2_exam_top.v" "acc_sq_err_out\[4\]" { Text "/home/aus892/engr-ece/EE465/MOD465/exams/deliverable2/d2_exam_top.v" 177 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1487647991137 ""} { "Info" "ISCL_SCL_CELL_NAME" "acc_sq_err_out\[3\] " "Logic cell \"acc_sq_err_out\[3\]\"" {  } { { "d2_exam_top.v" "acc_sq_err_out\[3\]" { Text "/home/aus892/engr-ece/EE465/MOD465/exams/deliverable2/d2_exam_top.v" 177 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1487647991137 ""} { "Info" "ISCL_SCL_CELL_NAME" "acc_sq_err_out\[2\] " "Logic cell \"acc_sq_err_out\[2\]\"" {  } { { "d2_exam_top.v" "acc_sq_err_out\[2\]" { Text "/home/aus892/engr-ece/EE465/MOD465/exams/deliverable2/d2_exam_top.v" 177 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1487647991137 ""} { "Info" "ISCL_SCL_CELL_NAME" "acc_sq_err_out\[1\] " "Logic cell \"acc_sq_err_out\[1\]\"" {  } { { "d2_exam_top.v" "acc_sq_err_out\[1\]" { Text "/home/aus892/engr-ece/EE465/MOD465/exams/deliverable2/d2_exam_top.v" 177 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1487647991137 ""} { "Info" "ISCL_SCL_CELL_NAME" "acc_sq_err_out\[0\] " "Logic cell \"acc_sq_err_out\[0\]\"" {  } { { "d2_exam_top.v" "acc_sq_err_out\[0\]" { Text "/home/aus892/engr-ece/EE465/MOD465/exams/deliverable2/d2_exam_top.v" 177 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1487647991137 ""} { "Info" "ISCL_SCL_CELL_NAME" "acc_dc_err_out\[17\] " "Logic cell \"acc_dc_err_out\[17\]\"" {  } { { "d2_exam_top.v" "acc_dc_err_out\[17\]" { Text "/home/aus892/engr-ece/EE465/MOD465/exams/deliverable2/d2_exam_top.v" 185 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1487647991137 ""} { "Info" "ISCL_SCL_CELL_NAME" "acc_dc_err_out\[16\] " "Logic cell \"acc_dc_err_out\[16\]\"" {  } { { "d2_exam_top.v" "acc_dc_err_out\[16\]" { Text "/home/aus892/engr-ece/EE465/MOD465/exams/deliverable2/d2_exam_top.v" 185 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1487647991137 ""} { "Info" "ISCL_SCL_CELL_NAME" "acc_dc_err_out\[15\] " "Logic cell \"acc_dc_err_out\[15\]\"" {  } { { "d2_exam_top.v" "acc_dc_err_out\[15\]" { Text "/home/aus892/engr-ece/EE465/MOD465/exams/deliverable2/d2_exam_top.v" 185 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1487647991137 ""} { "Info" "ISCL_SCL_CELL_NAME" "acc_dc_err_out\[14\] " "Logic cell \"acc_dc_err_out\[14\]\"" {  } { { "d2_exam_top.v" "acc_dc_err_out\[14\]" { Text "/home/aus892/engr-ece/EE465/MOD465/exams/deliverable2/d2_exam_top.v" 185 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1487647991137 ""} { "Info" "ISCL_SCL_CELL_NAME" "acc_dc_err_out\[13\] " "Logic cell \"acc_dc_err_out\[13\]\"" {  } { { "d2_exam_top.v" "acc_dc_err_out\[13\]" { Text "/home/aus892/engr-ece/EE465/MOD465/exams/deliverable2/d2_exam_top.v" 185 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1487647991137 ""} { "Info" "ISCL_SCL_CELL_NAME" "acc_dc_err_out\[12\] " "Logic cell \"acc_dc_err_out\[12\]\"" {  } { { "d2_exam_top.v" "acc_dc_err_out\[12\]" { Text "/home/aus892/engr-ece/EE465/MOD465/exams/deliverable2/d2_exam_top.v" 185 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1487647991137 ""} { "Info" "ISCL_SCL_CELL_NAME" "acc_dc_err_out\[11\] " "Logic cell \"acc_dc_err_out\[11\]\"" {  } { { "d2_exam_top.v" "acc_dc_err_out\[11\]" { Text "/home/aus892/engr-ece/EE465/MOD465/exams/deliverable2/d2_exam_top.v" 185 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1487647991137 ""} { "Info" "ISCL_SCL_CELL_NAME" "acc_dc_err_out\[10\] " "Logic cell \"acc_dc_err_out\[10\]\"" {  } { { "d2_exam_top.v" "acc_dc_err_out\[10\]" { Text "/home/aus892/engr-ece/EE465/MOD465/exams/deliverable2/d2_exam_top.v" 185 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1487647991137 ""} { "Info" "ISCL_SCL_CELL_NAME" "acc_dc_err_out\[9\] " "Logic cell \"acc_dc_err_out\[9\]\"" {  } { { "d2_exam_top.v" "acc_dc_err_out\[9\]" { Text "/home/aus892/engr-ece/EE465/MOD465/exams/deliverable2/d2_exam_top.v" 185 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1487647991137 ""} { "Info" "ISCL_SCL_CELL_NAME" "acc_dc_err_out\[8\] " "Logic cell \"acc_dc_err_out\[8\]\"" {  } { { "d2_exam_top.v" "acc_dc_err_out\[8\]" { Text "/home/aus892/engr-ece/EE465/MOD465/exams/deliverable2/d2_exam_top.v" 185 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1487647991137 ""} { "Info" "ISCL_SCL_CELL_NAME" "acc_dc_err_out\[7\] " "Logic cell \"acc_dc_err_out\[7\]\"" {  } { { "d2_exam_top.v" "acc_dc_err_out\[7\]" { Text "/home/aus892/engr-ece/EE465/MOD465/exams/deliverable2/d2_exam_top.v" 185 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1487647991137 ""} { "Info" "ISCL_SCL_CELL_NAME" "acc_dc_err_out\[6\] " "Logic cell \"acc_dc_err_out\[6\]\"" {  } { { "d2_exam_top.v" "acc_dc_err_out\[6\]" { Text "/home/aus892/engr-ece/EE465/MOD465/exams/deliverable2/d2_exam_top.v" 185 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1487647991137 ""} { "Info" "ISCL_SCL_CELL_NAME" "acc_dc_err_out\[5\] " "Logic cell \"acc_dc_err_out\[5\]\"" {  } { { "d2_exam_top.v" "acc_dc_err_out\[5\]" { Text "/home/aus892/engr-ece/EE465/MOD465/exams/deliverable2/d2_exam_top.v" 185 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1487647991137 ""} { "Info" "ISCL_SCL_CELL_NAME" "acc_dc_err_out\[4\] " "Logic cell \"acc_dc_err_out\[4\]\"" {  } { { "d2_exam_top.v" "acc_dc_err_out\[4\]" { Text "/home/aus892/engr-ece/EE465/MOD465/exams/deliverable2/d2_exam_top.v" 185 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1487647991137 ""} { "Info" "ISCL_SCL_CELL_NAME" "acc_dc_err_out\[3\] " "Logic cell \"acc_dc_err_out\[3\]\"" {  } { { "d2_exam_top.v" "acc_dc_err_out\[3\]" { Text "/home/aus892/engr-ece/EE465/MOD465/exams/deliverable2/d2_exam_top.v" 185 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1487647991137 ""} { "Info" "ISCL_SCL_CELL_NAME" "acc_dc_err_out\[2\] " "Logic cell \"acc_dc_err_out\[2\]\"" {  } { { "d2_exam_top.v" "acc_dc_err_out\[2\]" { Text "/home/aus892/engr-ece/EE465/MOD465/exams/deliverable2/d2_exam_top.v" 185 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1487647991137 ""} { "Info" "ISCL_SCL_CELL_NAME" "acc_dc_err_out\[1\] " "Logic cell \"acc_dc_err_out\[1\]\"" {  } { { "d2_exam_top.v" "acc_dc_err_out\[1\]" { Text "/home/aus892/engr-ece/EE465/MOD465/exams/deliverable2/d2_exam_top.v" 185 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1487647991137 ""}  } {  } 0 17016 "Found the following redundant logic cells in design" 0 0 "Quartus II" 0 -1 1487647991137 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "sld_buffer_manager.vhd" "" { Text "/opt/altera/13.0SP1/quartus/libraries/megafunctions/sld_buffer_manager.vhd" 350 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Quartus II" 0 -1 1487647991322 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Quartus II" 0 -1 1487647991322 ""}
{ "Warning" "WFTM_IGNORED_NOT_GATE_PUSH_ASSIGNMENT" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|trigger_out_mode_ff " "The assignment to disallow NOT gate push-back on register \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|trigger_out_mode_ff\" is ignored" {  } { { "sld_signaltap_impl.vhd" "" { Text "/opt/altera/13.0SP1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 942 -1 0 } }  } 0 18057 "The assignment to disallow NOT gate push-back on register \"%1!s!\" is ignored" 0 0 "Quartus II" 0 -1 1487647991964 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "sld_signaltap:auto_signaltap_0 " "Timing-Driven Synthesis is running on partition \"sld_signaltap:auto_signaltap_0\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1487647992350 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "sld_jtag_hub.vhd" "" { Text "/opt/altera/13.0SP1/quartus/libraries/megafunctions/sld_jtag_hub.vhd" 384 -1 0 } } { "sld_jtag_hub.vhd" "" { Text "/opt/altera/13.0SP1/quartus/libraries/megafunctions/sld_jtag_hub.vhd" 521 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Quartus II" 0 -1 1487647994356 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Quartus II" 0 -1 1487647994356 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "sld_hub:auto_hub\|receive\[0\]\[0\] GND " "Pin \"sld_hub:auto_hub\|receive\[0\]\[0\]\" is stuck at GND" {  } { { "sld_hub.vhd" "" { Text "/opt/altera/13.0SP1/quartus/libraries/megafunctions/sld_hub.vhd" 181 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1487647994425 "|d2_exam_top|sld_hub:auto_hub|receive[0][0]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1487647994425 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "sld_hub:auto_hub " "Timing-Driven Synthesis is running on partition \"sld_hub:auto_hub\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1487647994612 ""}
{ "Critical Warning" "WAMERGE_SLD_INSTANCE_WITH_INVALID_CONNECTIONS" "auto_signaltap_0 435 437 0 0 2 " "Partially connected in-system debug instance \"auto_signaltap_0\" to 435 of its 437 required data inputs, trigger inputs, acquisition clocks, and dynamic pins.  There were 0 illegal, 0 inaccessible, and 2 missing sources or connections." {  } {  } 1 35025 "Partially connected in-system debug instance \"%1!s!\" to %2!d! of its %3!d! required data inputs, trigger inputs, acquisition clocks, and dynamic pins.  There were %4!d! illegal, %5!d! inaccessible, and %6!d! missing sources or connections." 0 0 "Quartus II" 0 -1 1487647996822 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1487647997017 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1487647997017 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "4531 " "Implemented 4531 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "54 " "Implemented 54 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1487647997793 ""} { "Info" "ICUT_CUT_TM_OPINS" "64 " "Implemented 64 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1487647997793 ""} { "Info" "ICUT_CUT_TM_LCELLS" "4188 " "Implemented 4188 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1487647997793 ""} { "Info" "ICUT_CUT_TM_RAMS" "218 " "Implemented 218 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Quartus II" 0 -1 1487647997793 ""} { "Info" "ICUT_CUT_TM_DSP_ELEM" "6 " "Implemented 6 DSP elements" {  } {  } 0 21062 "Implemented %1!d! DSP elements" 0 0 "Quartus II" 0 -1 1487647997793 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1487647997793 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 25 s Quartus II 32-bit " "Quartus II 32-bit Analysis & Synthesis was successful. 0 errors, 25 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "434 " "Peak virtual memory: 434 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1487647997875 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Feb 20 21:33:17 2017 " "Processing ended: Mon Feb 20 21:33:17 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1487647997875 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:19 " "Elapsed time: 00:00:19" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1487647997875 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:14 " "Total CPU time (on all processors): 00:00:14" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1487647997875 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1487647997875 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1487648000669 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II 32-bit " "Running Quartus II 32-bit Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1487648000674 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Feb 20 21:33:20 2017 " "Processing started: Mon Feb 20 21:33:20 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1487648000674 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1487648000674 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off deliverable2 -c deliverable2 " "Command: quartus_fit --read_settings_files=off --write_settings_files=off deliverable2 -c deliverable2" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1487648000675 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1487648000709 ""}
{ "Info" "0" "" "Project  = deliverable2" {  } {  } 0 0 "Project  = deliverable2" 0 0 "Fitter" 0 0 1487648000710 ""}
{ "Info" "0" "" "Revision = deliverable2" {  } {  } 0 0 "Revision = deliverable2" 0 0 "Fitter" 0 0 1487648000710 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "2 2 4 " "Parallel Compilation has detected 4 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 2 of the 2 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Fitter" 0 -1 1487648001500 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "deliverable2 EP4CE115F29C7 " "Selected device EP4CE115F29C7 for design \"deliverable2\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1487648001601 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Core supply voltage 1.2V " "Core supply voltage is 1.2V" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1487648001657 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1487648001659 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1487648001659 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1487648002063 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE40F29C7 " "Device EP4CE40F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1487648002669 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE40F29I7 " "Device EP4CE40F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1487648002669 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE30F29C7 " "Device EP4CE30F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1487648002669 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE30F29I7 " "Device EP4CE30F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1487648002669 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE55F29C7 " "Device EP4CE55F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1487648002669 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE55F29I7 " "Device EP4CE55F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1487648002669 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE75F29C7 " "Device EP4CE75F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1487648002669 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE75F29I7 " "Device EP4CE75F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1487648002669 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE115F29I7 " "Device EP4CE115F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1487648002669 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1487648002669 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ F4 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location F4" {  } { { "/opt/altera/13.0SP1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/13.0SP1/quartus/linux/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "/opt/altera/13.0SP1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/13.0SP1/quartus/linux/TimingClosureFloorplan.fld" "" "" { ~ALTERA_ASDO_DATA1~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/aus892/engr-ece/EE465/MOD465/exams/deliverable2/" { { 0 { 0 ""} 0 14842 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1487648002701 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ E2 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location E2" {  } { { "/opt/altera/13.0SP1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/13.0SP1/quartus/linux/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "/opt/altera/13.0SP1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/13.0SP1/quartus/linux/TimingClosureFloorplan.fld" "" "" { ~ALTERA_FLASH_nCE_nCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/aus892/engr-ece/EE465/MOD465/exams/deliverable2/" { { 0 { 0 ""} 0 14844 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1487648002701 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ P3 " "Pin ~ALTERA_DCLK~ is reserved at location P3" {  } { { "/opt/altera/13.0SP1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/13.0SP1/quartus/linux/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "/opt/altera/13.0SP1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/13.0SP1/quartus/linux/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DCLK~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/aus892/engr-ece/EE465/MOD465/exams/deliverable2/" { { 0 { 0 ""} 0 14846 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1487648002701 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ N7 " "Pin ~ALTERA_DATA0~ is reserved at location N7" {  } { { "/opt/altera/13.0SP1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/13.0SP1/quartus/linux/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "/opt/altera/13.0SP1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/13.0SP1/quartus/linux/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DATA0~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/aus892/engr-ece/EE465/MOD465/exams/deliverable2/" { { 0 { 0 ""} 0 14848 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1487648002701 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCEO~ P28 " "Pin ~ALTERA_nCEO~ is reserved at location P28" {  } { { "/opt/altera/13.0SP1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/13.0SP1/quartus/linux/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "/opt/altera/13.0SP1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/13.0SP1/quartus/linux/TimingClosureFloorplan.fld" "" "" { ~ALTERA_nCEO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/aus892/engr-ece/EE465/MOD465/exams/deliverable2/" { { 0 { 0 ""} 0 14850 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1487648002701 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1487648002701 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1487648002713 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1487648002773 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "sld_jtag_hub " "Entity sld_jtag_hub" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz    " "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz   " {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1487648004867 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \{altera_reserved_tck\} " "set_clock_groups -asynchronous -group \{altera_reserved_tck\}" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1487648004867 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Quartus II" 0 -1 1487648004867 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "Fitter" 0 -1 1487648004867 ""}
{ "Info" "ISTA_SDC_FOUND" "deliverable2_clocks.sdc " "Reading SDC File: 'deliverable2_clocks.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1487648004914 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "clk_gen:clk_gen_mod\|sys_clk " "Node: clk_gen:clk_gen_mod\|sys_clk was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1487648004952 "|d2_exam_top|clk_gen:clk_gen_mod|sys_clk"}
{ "Warning" "WSTA_NO_VALID_PATH_TO_SOURCE" "clk sys_clk\|combout " "No paths exist between clock target \"sys_clk\|combout\" of clock \"clk\" and its clock source. Assuming zero source clock latency." {  } {  } 0 332088 "No paths exist between clock target \"%2!s!\" of clock \"%1!s!\" and its clock source. Assuming zero source clock latency." 0 0 "Fitter" 0 -1 1487648004958 ""}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Rise) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Quartus II" 0 -1 1487648005007 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Quartus II" 0 -1 1487648005007 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "clock_50 (Rise) clock_50 (Rise) setup and hold " "From clock_50 (Rise) to clock_50 (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Quartus II" 0 -1 1487648005007 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "clock_50 (Rise) clk (Rise) setup and hold " "From clock_50 (Rise) to clk (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Quartus II" 0 -1 1487648005007 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "clk (Rise) clk (Rise) setup and hold " "From clk (Rise) to clk (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Quartus II" 0 -1 1487648005007 ""}  } {  } 1 332168 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "Fitter" 0 -1 1487648005007 ""}
{ "Info" "ISTA_USER_TDC_OPTIMIZATION_GOALS" "" "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 332129 "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "Fitter" 0 -1 1487648005007 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 3 clocks " "Found 3 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1487648005008 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1487648005008 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" " 100.000 altera_reserved_tck " " 100.000 altera_reserved_tck" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1487648005008 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  40.000          clk " "  40.000          clk" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1487648005008 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  20.000     clock_50 " "  20.000     clock_50" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1487648005008 ""}  } {  } 0 332111 "%1!s!" 0 0 "Fitter" 0 -1 1487648005008 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clock_50~input (placed in PIN Y2 (CLK2, DIFFCLK_1p)) " "Automatically promoted node clock_50~input (placed in PIN Y2 (CLK2, DIFFCLK_1p))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G4 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G4" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1487648005319 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "clk_gen:clk_gen_mod\|sys_clk " "Destination node clk_gen:clk_gen_mod\|sys_clk" {  } { { "../../design/clk_gen.v" "" { Text "/home/aus892/engr-ece/EE465/MOD465/design/clk_gen.v" 11 -1 0 } } { "/opt/altera/13.0SP1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/13.0SP1/quartus/linux/TimingClosureFloorplan.fld" "" "" { clk_gen:clk_gen_mod|sys_clk } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/aus892/engr-ece/EE465/MOD465/exams/deliverable2/" { { 0 { 0 ""} 0 864 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1487648005319 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1487648005319 ""}  } { { "d2_exam_top.v" "" { Text "/home/aus892/engr-ece/EE465/MOD465/exams/deliverable2/d2_exam_top.v" 1 0 0 } } { "/opt/altera/13.0SP1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/13.0SP1/quartus/linux/TimingClosureFloorplan.fld" "" "" { clock_50~input } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/aus892/engr-ece/EE465/MOD465/exams/deliverable2/" { { 0 { 0 ""} 0 14831 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1487648005319 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clk_gen:clk_gen_mod\|sys_clk  " "Automatically promoted node clk_gen:clk_gen_mod\|sys_clk " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1487648005319 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "clk_gen:clk_gen_mod\|sys_clk~0 " "Destination node clk_gen:clk_gen_mod\|sys_clk~0" {  } { { "../../design/clk_gen.v" "" { Text "/home/aus892/engr-ece/EE465/MOD465/design/clk_gen.v" 11 -1 0 } } { "/opt/altera/13.0SP1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/13.0SP1/quartus/linux/TimingClosureFloorplan.fld" "" "" { clk_gen:clk_gen_mod|sys_clk~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/aus892/engr-ece/EE465/MOD465/exams/deliverable2/" { { 0 { 0 ""} 0 2120 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1487648005319 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sys_clk " "Destination node sys_clk" {  } { { "d2_exam_top.v" "" { Text "/home/aus892/engr-ece/EE465/MOD465/exams/deliverable2/d2_exam_top.v" 96 0 0 } } { "/opt/altera/13.0SP1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/13.0SP1/quartus/linux/Assignment Editor.qase" 1 { { 0 "sys_clk" } } } } { "/opt/altera/13.0SP1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/13.0SP1/quartus/linux/TimingClosureFloorplan.fld" "" "" { sys_clk } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/aus892/engr-ece/EE465/MOD465/exams/deliverable2/" { { 0 { 0 ""} 0 362 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1487648005319 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1487648005319 ""}  } { { "../../design/clk_gen.v" "" { Text "/home/aus892/engr-ece/EE465/MOD465/design/clk_gen.v" 11 -1 0 } } { "/opt/altera/13.0SP1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/13.0SP1/quartus/linux/TimingClosureFloorplan.fld" "" "" { clk_gen:clk_gen_mod|sys_clk } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/aus892/engr-ece/EE465/MOD465/exams/deliverable2/" { { 0 { 0 ""} 0 864 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1487648005319 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "altera_internal_jtag~TCKUTAP  " "Automatically promoted node altera_internal_jtag~TCKUTAP " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1487648005320 ""}  } { { "/opt/altera/13.0SP1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/13.0SP1/quartus/linux/TimingClosureFloorplan.fld" "" "" { altera_internal_jtag~TDO } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/aus892/engr-ece/EE465/MOD465/exams/deliverable2/" { { 0 { 0 ""} 0 2130 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1487648005320 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "sys_clk  " "Automatically promoted node sys_clk " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1487648005320 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ADC_CLK_A~output " "Destination node ADC_CLK_A~output" {  } { { "d2_exam_top.v" "" { Text "/home/aus892/engr-ece/EE465/MOD465/exams/deliverable2/d2_exam_top.v" 10 0 0 } } { "/opt/altera/13.0SP1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/13.0SP1/quartus/linux/TimingClosureFloorplan.fld" "" "" { ADC_CLK_A~output } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/aus892/engr-ece/EE465/MOD465/exams/deliverable2/" { { 0 { 0 ""} 0 14772 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1487648005320 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ADC_CLK_B~output " "Destination node ADC_CLK_B~output" {  } { { "d2_exam_top.v" "" { Text "/home/aus892/engr-ece/EE465/MOD465/exams/deliverable2/d2_exam_top.v" 11 0 0 } } { "/opt/altera/13.0SP1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/13.0SP1/quartus/linux/TimingClosureFloorplan.fld" "" "" { ADC_CLK_B~output } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/aus892/engr-ece/EE465/MOD465/exams/deliverable2/" { { 0 { 0 ""} 0 14773 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1487648005320 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "DAC_CLK_A~output " "Destination node DAC_CLK_A~output" {  } { { "d2_exam_top.v" "" { Text "/home/aus892/engr-ece/EE465/MOD465/exams/deliverable2/d2_exam_top.v" 14 0 0 } } { "/opt/altera/13.0SP1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/13.0SP1/quartus/linux/TimingClosureFloorplan.fld" "" "" { DAC_CLK_A~output } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/aus892/engr-ece/EE465/MOD465/exams/deliverable2/" { { 0 { 0 ""} 0 14776 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1487648005320 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "DAC_CLK_B~output " "Destination node DAC_CLK_B~output" {  } { { "d2_exam_top.v" "" { Text "/home/aus892/engr-ece/EE465/MOD465/exams/deliverable2/d2_exam_top.v" 15 0 0 } } { "/opt/altera/13.0SP1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/13.0SP1/quartus/linux/TimingClosureFloorplan.fld" "" "" { DAC_CLK_B~output } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/aus892/engr-ece/EE465/MOD465/exams/deliverable2/" { { 0 { 0 ""} 0 14777 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1487648005320 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "DAC_WRT_B~output " "Destination node DAC_WRT_B~output" {  } { { "d2_exam_top.v" "" { Text "/home/aus892/engr-ece/EE465/MOD465/exams/deliverable2/d2_exam_top.v" 22 0 0 } } { "/opt/altera/13.0SP1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/13.0SP1/quartus/linux/TimingClosureFloorplan.fld" "" "" { DAC_WRT_B~output } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/aus892/engr-ece/EE465/MOD465/exams/deliverable2/" { { 0 { 0 ""} 0 14780 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1487648005320 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "DAC_WRT_A~output " "Destination node DAC_WRT_A~output" {  } { { "d2_exam_top.v" "" { Text "/home/aus892/engr-ece/EE465/MOD465/exams/deliverable2/d2_exam_top.v" 17 0 0 } } { "/opt/altera/13.0SP1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/13.0SP1/quartus/linux/TimingClosureFloorplan.fld" "" "" { DAC_WRT_A~output } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/aus892/engr-ece/EE465/MOD465/exams/deliverable2/" { { 0 { 0 ""} 0 14779 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1487648005320 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1487648005320 ""}  } { { "d2_exam_top.v" "" { Text "/home/aus892/engr-ece/EE465/MOD465/exams/deliverable2/d2_exam_top.v" 96 0 0 } } { "/opt/altera/13.0SP1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/13.0SP1/quartus/linux/Assignment Editor.qase" 1 { { 0 "sys_clk" } } } } { "/opt/altera/13.0SP1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/13.0SP1/quartus/linux/TimingClosureFloorplan.fld" "" "" { sys_clk } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/aus892/engr-ece/EE465/MOD465/exams/deliverable2/" { { 0 { 0 ""} 0 362 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1487648005320 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|reset_all  " "Automatically promoted node sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|reset_all " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1487648005320 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_offload_buffer_mgr:\\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst\|acq_buf_read_reset~0 " "Destination node sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_offload_buffer_mgr:\\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst\|acq_buf_read_reset~0" {  } { { "sld_buffer_manager.vhd" "" { Text "/opt/altera/13.0SP1/quartus/libraries/megafunctions/sld_buffer_manager.vhd" 627 -1 0 } } { "/opt/altera/13.0SP1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/13.0SP1/quartus/linux/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|acq_buf_read_reset~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/aus892/engr-ece/EE465/MOD465/exams/deliverable2/" { { 0 { 0 ""} 0 7417 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1487648005320 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_offload_buffer_mgr:\\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst\|acq_buf_read_reset " "Destination node sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_offload_buffer_mgr:\\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst\|acq_buf_read_reset" {  } { { "sld_buffer_manager.vhd" "" { Text "/opt/altera/13.0SP1/quartus/libraries/megafunctions/sld_buffer_manager.vhd" 627 -1 0 } } { "/opt/altera/13.0SP1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/13.0SP1/quartus/linux/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|acq_buf_read_reset } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/aus892/engr-ece/EE465/MOD465/exams/deliverable2/" { { 0 { 0 ""} 0 2847 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1487648005320 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1487648005320 ""}  } { { "sld_signaltap_impl.vhd" "" { Text "/opt/altera/13.0SP1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 842 -1 0 } } { "/opt/altera/13.0SP1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/13.0SP1/quartus/linux/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/aus892/engr-ece/EE465/MOD465/exams/deliverable2/" { { 0 { 0 ""} 0 5104 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1487648005320 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1487648006372 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1487648006398 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1487648006400 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1487648006417 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1487648006437 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1487648006449 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1487648006631 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Quartus II" 0 -1 1487648006644 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1487648006644 ""}
{ "Warning" "WCUT_CUT_UNATTACHED_ASGN" "" "Ignored locations or region assignments to the following nodes" { { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ADC_OTR_A " "Node \"ADC_OTR_A\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/13.0SP1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/13.0SP1/quartus/linux/Assignment Editor.qase" 1 { { 0 "ADC_OTR_A" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1487648006865 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ADC_OTR_B " "Node \"ADC_OTR_B\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/13.0SP1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/13.0SP1/quartus/linux/Assignment Editor.qase" 1 { { 0 "ADC_OTR_B" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1487648006865 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "I2C_SCLK " "Node \"I2C_SCLK\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/13.0SP1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/13.0SP1/quartus/linux/Assignment Editor.qase" 1 { { 0 "I2C_SCLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1487648006865 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "I2C_SDAT " "Node \"I2C_SDAT\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/13.0SP1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/13.0SP1/quartus/linux/Assignment Editor.qase" 1 { { 0 "I2C_SDAT" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1487648006865 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OSC_SMA_ADC4 " "Node \"OSC_SMA_ADC4\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/13.0SP1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/13.0SP1/quartus/linux/Assignment Editor.qase" 1 { { 0 "OSC_SMA_ADC4" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1487648006865 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SMA_DAC4 " "Node \"SMA_DAC4\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/13.0SP1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/13.0SP1/quartus/linux/Assignment Editor.qase" 1 { { 0 "SMA_DAC4" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1487648006865 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "clock_27 " "Node \"clock_27\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/13.0SP1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/13.0SP1/quartus/linux/Assignment Editor.qase" 1 { { 0 "clock_27" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1487648006865 ""}  } {  } 0 15705 "Ignored locations or region assignments to the following nodes" 0 0 "Fitter" 0 -1 1487648006865 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:04 " "Fitter preparation operations ending: elapsed time is 00:00:04" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1487648006865 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1487648011358 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:02 " "Fitter placement preparation operations ending: elapsed time is 00:00:02" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1487648013031 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1487648013075 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1487648016081 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:03 " "Fitter placement operations ending: elapsed time is 00:00:03" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1487648016081 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1487648017501 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "2 " "Router estimated average interconnect usage is 2% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "12 X46_Y37 X57_Y48 " "Router estimated peak interconnect usage is 12% of the available device resources in the region that extends from location X46_Y37 to location X57_Y48" {  } { { "loc" "" { Generic "/home/aus892/engr-ece/EE465/MOD465/exams/deliverable2/" { { 1 { 0 "Router estimated peak interconnect usage is 12% of the available device resources in the region that extends from location X46_Y37 to location X57_Y48"} { { 11 { 0 "Router estimated peak interconnect usage is 12% of the available device resources in the region that extends from location X46_Y37 to location X57_Y48"} 46 37 12 12 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Quartus II" 0 -1 1487648025340 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1487648025340 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:07 " "Fitter routing operations ending: elapsed time is 00:00:07" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1487648027253 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Quartus II" 0 -1 1487648027257 ""} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Optimizations that may affect the design's timing were skipped" {  } {  } 0 170200 "Optimizations that may affect the design's timing were skipped" 0 0 "Quartus II" 0 -1 1487648027257 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1487648027257 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "2.58 " "Total time spent on timing analysis during the Fitter is 2.58 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during the Fitter is %1!s! seconds." 0 0 "Fitter" 0 -1 1487648027491 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1487648027595 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1487648028908 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1487648029005 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1487648030254 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:05 " "Fitter post-fit operations ending: elapsed time is 00:00:05" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1487648032004 ""}
{ "Warning" "WFITCC_FITCC_IGNORED_ASSIGNMENT" "" "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 171167 "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "Fitter" 0 -1 1487648033082 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 18 s Quartus II 32-bit " "Quartus II 32-bit Fitter was successful. 0 errors, 18 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "759 " "Peak virtual memory: 759 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1487648035859 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Feb 20 21:33:55 2017 " "Processing ended: Mon Feb 20 21:33:55 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1487648035859 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:35 " "Elapsed time: 00:00:35" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1487648035859 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:41 " "Total CPU time (on all processors): 00:00:41" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1487648035859 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1487648035859 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1487648037832 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II 32-bit " "Running Quartus II 32-bit Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1487648037837 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Feb 20 21:33:57 2017 " "Processing started: Mon Feb 20 21:33:57 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1487648037837 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1487648037837 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off deliverable2 -c deliverable2 " "Command: quartus_asm --read_settings_files=off --write_settings_files=off deliverable2 -c deliverable2" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1487648037838 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1487648042818 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1487648043033 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II 32-bit " "Quartus II 32-bit Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "361 " "Peak virtual memory: 361 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1487648044675 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Feb 20 21:34:04 2017 " "Processing ended: Mon Feb 20 21:34:04 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1487648044675 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:07 " "Elapsed time: 00:00:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1487648044675 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:06 " "Total CPU time (on all processors): 00:00:06" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1487648044675 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1487648044675 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "PowerPlay Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module PowerPlay Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1487648045352 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1487648048002 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus II 32-bit " "Running Quartus II 32-bit TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1487648048008 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Feb 20 21:34:06 2017 " "Processing started: Mon Feb 20 21:34:06 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1487648048008 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1487648048008 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta deliverable2 -c deliverable2 " "Command: quartus_sta deliverable2 -c deliverable2" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1487648048008 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Quartus II" 0 0 1487648048041 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "2 2 4 " "Parallel Compilation has detected 4 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 2 of the 2 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1487648048769 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Core supply voltage 1.2V " "Core supply voltage is 1.2V" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1487648048770 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1487648048822 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1487648048823 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "sld_jtag_hub " "Entity sld_jtag_hub" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz    " "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz   " {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1487648049739 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \{altera_reserved_tck\} " "set_clock_groups -asynchronous -group \{altera_reserved_tck\}" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1487648049739 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Quartus II" 0 -1 1487648049739 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "Quartus II" 0 -1 1487648049739 ""}
{ "Info" "ISTA_SDC_FOUND" "deliverable2_clocks.sdc " "Reading SDC File: 'deliverable2_clocks.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Quartus II" 0 -1 1487648049780 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "clk_gen:clk_gen_mod\|sys_clk " "Node: clk_gen:clk_gen_mod\|sys_clk was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1487648049828 "|d2_exam_top|clk_gen:clk_gen_mod|sys_clk"}
{ "Warning" "WSTA_NO_VALID_PATH_TO_SOURCE" "clk sys_clk\|combout " "No paths exist between clock target \"sys_clk\|combout\" of clock \"clk\" and its clock source. Assuming zero source clock latency." {  } {  } 0 332088 "No paths exist between clock target \"%2!s!\" of clock \"%1!s!\" and its clock source. Assuming zero source clock latency." 0 0 "Quartus II" 0 -1 1487648050288 ""}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Rise) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Quartus II" 0 -1 1487648050322 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Quartus II" 0 -1 1487648050322 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "clock_50 (Rise) clock_50 (Rise) setup and hold " "From clock_50 (Rise) to clock_50 (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Quartus II" 0 -1 1487648050322 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "clock_50 (Rise) clk (Rise) setup and hold " "From clock_50 (Rise) to clk (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Quartus II" 0 -1 1487648050322 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "clk (Rise) clk (Rise) setup and hold " "From clk (Rise) to clk (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Quartus II" 0 -1 1487648050322 ""}  } {  } 1 332168 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "Quartus II" 0 -1 1487648050322 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Quartus II" 0 0 1487648050323 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Quartus II" 0 0 1487648050376 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 15.158 " "Worst-case setup slack is 15.158" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1487648050496 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1487648050496 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   15.158         0.000 clk  " "   15.158         0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1487648050496 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   18.075         0.000 clock_50  " "   18.075         0.000 clock_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1487648050496 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   41.092         0.000 altera_reserved_tck  " "   41.092         0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1487648050496 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1487648050496 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.401 " "Worst-case hold slack is 0.401" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1487648050530 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1487648050530 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.401         0.000 clk  " "    0.401         0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1487648050530 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.402         0.000 altera_reserved_tck  " "    0.402         0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1487648050530 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.407         0.000 clock_50  " "    0.407         0.000 clock_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1487648050530 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1487648050530 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 48.260 " "Worst-case recovery slack is 48.260" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1487648050552 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1487648050552 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   48.260         0.000 altera_reserved_tck  " "   48.260         0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1487648050552 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1487648050552 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 1.212 " "Worst-case removal slack is 1.212" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1487648050574 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1487648050574 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.212         0.000 altera_reserved_tck  " "    1.212         0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1487648050574 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1487648050574 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 9.758 " "Worst-case minimum pulse width slack is 9.758" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1487648050591 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1487648050591 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.758         0.000 clock_50  " "    9.758         0.000 clock_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1487648050591 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   19.753         0.000 clk  " "   19.753         0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1487648050591 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.568         0.000 altera_reserved_tck  " "   49.568         0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1487648050591 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1487648050591 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Quartus II" 0 0 1487648051061 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Quartus II" 0 -1 1487648051102 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Quartus II" 0 -1 1487648052492 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "clk_gen:clk_gen_mod\|sys_clk " "Node: clk_gen:clk_gen_mod\|sys_clk was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1487648052875 "|d2_exam_top|clk_gen:clk_gen_mod|sys_clk"}
{ "Warning" "WSTA_NO_VALID_PATH_TO_SOURCE" "clk sys_clk\|combout " "No paths exist between clock target \"sys_clk\|combout\" of clock \"clk\" and its clock source. Assuming zero source clock latency." {  } {  } 0 332088 "No paths exist between clock target \"%2!s!\" of clock \"%1!s!\" and its clock source. Assuming zero source clock latency." 0 0 "Quartus II" 0 -1 1487648052882 ""}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Rise) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Quartus II" 0 -1 1487648052897 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Quartus II" 0 -1 1487648052897 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "clock_50 (Rise) clock_50 (Rise) setup and hold " "From clock_50 (Rise) to clock_50 (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Quartus II" 0 -1 1487648052897 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "clock_50 (Rise) clk (Rise) setup and hold " "From clock_50 (Rise) to clk (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Quartus II" 0 -1 1487648052897 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "clk (Rise) clk (Rise) setup and hold " "From clk (Rise) to clk (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Quartus II" 0 -1 1487648052897 ""}  } {  } 1 332168 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "Quartus II" 0 -1 1487648052897 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 15.499 " "Worst-case setup slack is 15.499" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1487648052985 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1487648052985 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   15.499         0.000 clk  " "   15.499         0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1487648052985 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   18.280         0.000 clock_50  " "   18.280         0.000 clock_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1487648052985 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   41.894         0.000 altera_reserved_tck  " "   41.894         0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1487648052985 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1487648052985 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.353 " "Worst-case hold slack is 0.353" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1487648053015 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1487648053015 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.353         0.000 clk  " "    0.353         0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1487648053015 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.354         0.000 altera_reserved_tck  " "    0.354         0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1487648053015 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.365         0.000 clock_50  " "    0.365         0.000 clock_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1487648053015 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1487648053015 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 48.502 " "Worst-case recovery slack is 48.502" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1487648053042 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1487648053042 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   48.502         0.000 altera_reserved_tck  " "   48.502         0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1487648053042 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1487648053042 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 1.116 " "Worst-case removal slack is 1.116" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1487648053069 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1487648053069 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.116         0.000 altera_reserved_tck  " "    1.116         0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1487648053069 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1487648053069 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 9.725 " "Worst-case minimum pulse width slack is 9.725" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1487648053089 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1487648053089 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.725         0.000 clock_50  " "    9.725         0.000 clock_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1487648053089 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   19.732         0.000 clk  " "   19.732         0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1487648053089 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.496         0.000 altera_reserved_tck  " "   49.496         0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1487648053089 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1487648053089 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Quartus II" 0 0 1487648053550 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "clk_gen:clk_gen_mod\|sys_clk " "Node: clk_gen:clk_gen_mod\|sys_clk was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1487648054033 "|d2_exam_top|clk_gen:clk_gen_mod|sys_clk"}
{ "Warning" "WSTA_NO_VALID_PATH_TO_SOURCE" "clk sys_clk\|combout " "No paths exist between clock target \"sys_clk\|combout\" of clock \"clk\" and its clock source. Assuming zero source clock latency." {  } {  } 0 332088 "No paths exist between clock target \"%2!s!\" of clock \"%1!s!\" and its clock source. Assuming zero source clock latency." 0 0 "Quartus II" 0 -1 1487648054040 ""}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Rise) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Quartus II" 0 -1 1487648054056 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Quartus II" 0 -1 1487648054056 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "clock_50 (Rise) clock_50 (Rise) setup and hold " "From clock_50 (Rise) to clock_50 (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Quartus II" 0 -1 1487648054056 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "clock_50 (Rise) clk (Rise) setup and hold " "From clock_50 (Rise) to clk (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Quartus II" 0 -1 1487648054056 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "clk (Rise) clk (Rise) setup and hold " "From clk (Rise) to clk (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Quartus II" 0 -1 1487648054056 ""}  } {  } 1 332168 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "Quartus II" 0 -1 1487648054056 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 17.397 " "Worst-case setup slack is 17.397" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1487648054091 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1487648054091 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   17.397         0.000 clk  " "   17.397         0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1487648054091 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   19.071         0.000 clock_50  " "   19.071         0.000 clock_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1487648054091 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   45.519         0.000 altera_reserved_tck  " "   45.519         0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1487648054091 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1487648054091 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.179 " "Worst-case hold slack is 0.179" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1487648054131 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1487648054131 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.179         0.000 clk  " "    0.179         0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1487648054131 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.181         0.000 altera_reserved_tck  " "    0.181         0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1487648054131 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.189         0.000 clock_50  " "    0.189         0.000 clock_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1487648054131 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1487648054131 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 49.350 " "Worst-case recovery slack is 49.350" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1487648054162 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1487648054162 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.350         0.000 altera_reserved_tck  " "   49.350         0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1487648054162 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1487648054162 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.565 " "Worst-case removal slack is 0.565" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1487648054187 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1487648054187 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.565         0.000 altera_reserved_tck  " "    0.565         0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1487648054187 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1487648054187 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 9.440 " "Worst-case minimum pulse width slack is 9.440" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1487648054212 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1487648054212 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.440         0.000 clock_50  " "    9.440         0.000 clock_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1487648054212 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   19.646         0.000 clk  " "   19.646         0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1487648054212 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.454         0.000 altera_reserved_tck  " "   49.454         0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1487648054212 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1487648054212 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1487648055330 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1487648055331 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 24 s Quartus II 32-bit " "Quartus II 32-bit TimeQuest Timing Analyzer was successful. 0 errors, 24 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "485 " "Peak virtual memory: 485 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1487648055681 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Feb 20 21:34:15 2017 " "Processing ended: Mon Feb 20 21:34:15 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1487648055681 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:09 " "Elapsed time: 00:00:09" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1487648055681 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:07 " "Total CPU time (on all processors): 00:00:07" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1487648055681 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1487648055681 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1487648058490 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus II 32-bit " "Running Quartus II 32-bit EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1487648058497 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Feb 20 21:34:18 2017 " "Processing started: Mon Feb 20 21:34:18 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1487648058497 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1487648058497 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off deliverable2 -c deliverable2 " "Command: quartus_eda --read_settings_files=off --write_settings_files=off deliverable2 -c deliverable2" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1487648058497 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "deliverable2_7_1200mv_85c_slow.vo /home/aus892/engr-ece/EE465/MOD465/exams/deliverable2/simulation/modelsim/ simulation " "Generated file deliverable2_7_1200mv_85c_slow.vo in folder \"/home/aus892/engr-ece/EE465/MOD465/exams/deliverable2/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1487648061326 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "deliverable2_7_1200mv_0c_slow.vo /home/aus892/engr-ece/EE465/MOD465/exams/deliverable2/simulation/modelsim/ simulation " "Generated file deliverable2_7_1200mv_0c_slow.vo in folder \"/home/aus892/engr-ece/EE465/MOD465/exams/deliverable2/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1487648061878 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "deliverable2_min_1200mv_0c_fast.vo /home/aus892/engr-ece/EE465/MOD465/exams/deliverable2/simulation/modelsim/ simulation " "Generated file deliverable2_min_1200mv_0c_fast.vo in folder \"/home/aus892/engr-ece/EE465/MOD465/exams/deliverable2/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1487648062420 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "deliverable2.vo /home/aus892/engr-ece/EE465/MOD465/exams/deliverable2/simulation/modelsim/ simulation " "Generated file deliverable2.vo in folder \"/home/aus892/engr-ece/EE465/MOD465/exams/deliverable2/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1487648062939 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "deliverable2_7_1200mv_85c_v_slow.sdo /home/aus892/engr-ece/EE465/MOD465/exams/deliverable2/simulation/modelsim/ simulation " "Generated file deliverable2_7_1200mv_85c_v_slow.sdo in folder \"/home/aus892/engr-ece/EE465/MOD465/exams/deliverable2/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1487648063521 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "deliverable2_7_1200mv_0c_v_slow.sdo /home/aus892/engr-ece/EE465/MOD465/exams/deliverable2/simulation/modelsim/ simulation " "Generated file deliverable2_7_1200mv_0c_v_slow.sdo in folder \"/home/aus892/engr-ece/EE465/MOD465/exams/deliverable2/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1487648064184 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "deliverable2_min_1200mv_0c_v_fast.sdo /home/aus892/engr-ece/EE465/MOD465/exams/deliverable2/simulation/modelsim/ simulation " "Generated file deliverable2_min_1200mv_0c_v_fast.sdo in folder \"/home/aus892/engr-ece/EE465/MOD465/exams/deliverable2/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1487648064837 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "deliverable2_v.sdo /home/aus892/engr-ece/EE465/MOD465/exams/deliverable2/simulation/modelsim/ simulation " "Generated file deliverable2_v.sdo in folder \"/home/aus892/engr-ece/EE465/MOD465/exams/deliverable2/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1487648065461 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 0 s Quartus II 32-bit " "Quartus II 32-bit EDA Netlist Writer was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "376 " "Peak virtual memory: 376 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1487648065829 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Feb 20 21:34:25 2017 " "Processing ended: Mon Feb 20 21:34:25 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1487648065829 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:07 " "Elapsed time: 00:00:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1487648065829 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:06 " "Total CPU time (on all processors): 00:00:06" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1487648065829 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1487648065829 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 67 s " "Quartus II Full Compilation was successful. 0 errors, 67 warnings" {  } {  } 0 293000 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1487648066079 ""}
