//This file is automatically generated by extract_table.py
//Following contents are extracted from page 89
Bits, Type, Reset, Description
63:12, RW, 0h, Controller Base Address (CBA)
11:02, RO, 0h, Reserved
01, RW, 0b, Controller Memory Space Enable (CMSE)
00, RW, 0b, Capabilities Registers Enabled (CRE)
