# ðŸ’» Sanjit Kaur  

*Electronics & Communication Engineer | VLSI Design & Verification Specialist*  
[![LinkedIn](https://img.shields.io/badge/LinkedIn-Profile-blue?logo=linkedin)](https://www.linkedin.com/in/sanjit-kaur-39106a25a)  
ðŸ“§ *Email:* sanjitkaurofficial@gmail.com  

---

## ðŸŽ¯ Objective  
Electronics and Communications Engineer specializing in *VLSI Design & Verification, with expertise in **SystemVerilog, **Verilog, and advanced **digital design principles*. Passionate about developing semiconductor technologies and enhancing verification workflows.  

---

## ðŸ›  Skills & Tools  

### *Languages & Scripting*
![C](https://img.shields.io/badge/C-00599C?logo=c&logoColor=white)
![C++](https://img.shields.io/badge/C++-00599C?logo=cplusplus&logoColor=white)
![Python](https://img.shields.io/badge/Python-3776AB?logo=python&logoColor=white)
![Shell](https://img.shields.io/badge/Shell_Scripting-FFD500?logo=gnu-bash&logoColor=black)
![MySQL](https://img.shields.io/badge/MySQL-4479A1?logo=mysql&logoColor=white)

### *Hardware Description & Verification*
![Verilog](https://img.shields.io/badge/Verilog-FF4500?logoColor=white)
![SystemVerilog](https://img.shields.io/badge/SystemVerilog-FF4500?logoColor=white)
![UVM](https://img.shields.io/badge/UVM-FF4500?logoColor=white)

### *Protocols & Standards*
![PCIe](https://img.shields.io/badge/PCIe-006400?logoColor=white)
![LTI](https://img.shields.io/badge/LTI-006400?logoColor=white)
![AMBA APB](https://img.shields.io/badge/AMBA_APB-006400?logoColor=white)
![AXI](https://img.shields.io/badge/AXI-006400?logoColor=white)

### *Design Concepts*
![STA](https://img.shields.io/badge/Static_Timing_Analysis-1E90FF?logoColor=white)
![CDC](https://img.shields.io/badge/Clock_Domain_Crossing-1E90FF?logoColor=white)
![Assertions](https://img.shields.io/badge/Assertions-1E90FF?logoColor=white)
![Functional Coverage](https://img.shields.io/badge/Functional_Coverage-1E90FF?logoColor=white)

### *EDA Tools*
![Cadence Xcelium](https://img.shields.io/badge/Cadence_Xcelium-DC143C?logoColor=white)
![Mentor QuestaSim](https://img.shields.io/badge/QuestaSim-DC143C?logoColor=white)
![Xilinx ISE](https://img.shields.io/badge/Xilinx_ISE-DC143C?logoColor=white)
![VManager](https://img.shields.io/badge/VManager-DC143C?logoColor=white)
![SimVision](https://img.shields.io/badge/SimVision-DC143C?logoColor=white)
![Tcl Scripting](https://img.shields.io/badge/Tcl_Scripting-DC143C?logoColor=white)

---

## ðŸ’¼ Professional Experience  

### *Design Verification Trainee â€” Cadence* (Jan 2025 â€“ June 2025)  
- Developed *APB UVM testbench* following *AMBA ARM* specifications.  
- Contributed to *PCIe* and *LTI* submodule verification â€” coverage modeling, assertions, debugging, and regression analysis.  
- Designed *covergroups* for LTI interfaces and enabled *UNR flow* for improved coverage quality.  
- Collaborated with RTL designers for *register-level verification* and enhanced vPlan completeness.  

### *VLSI Siemens Empower Education Training â€” 3ST Technologies* (Mar 2023 â€“ Dec 2024)  
- Trained in *SystemVerilog, Verilog, STA, CDC, CMOS fundamentals, Digital Design, and **Linux*.  
- Exposure to *EDA toolchains, **UVM methodology, and **data structures* for hardware development.  

---

## ðŸ“‚ Key Projects  

- *PCIe Top-Level Verification* â€” Enhanced coverage, debugged failing bins, and mapped missing instances in vPlan.  
- *LTI Verification* â€” Built coverage models, developed timeout manager framework, executed *UVM RAL model, and **UNR flow*.  
- *FIFO Buffer* â€” Implemented synchronous, asynchronous, and circular FIFO designs.  
- *LC3 Microcontroller* â€” Designed datapath & control units in SystemVerilog; simulated and verified ISA execution.  
- *Smart Board (CIS Sensor)* â€” Hardware solution using CMOS photoelectric sensors for cost-effective interactive boards.  
- *ML-based CMOS Power Estimation* â€” Applied *Monte Carlo simulation* & *Random Forest algorithm* for predictive modeling.Â Â 
