

================================================================
== Vivado HLS Report for 'unite'
================================================================
* Date:           Tue May  7 10:36:36 2019

* Version:        2018.2 (Build 2258646 on Thu Jun 14 20:25:20 MDT 2018)
* Project:        hls
* Solution:       solution
* Product family: kintexuplus
* Target device:  xcku5p-sfvb784-3-e


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |   3.33|     2.917|        0.42|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-------+-----+-------+---------+
    |   Latency   |   Interval  | Pipeline|
    | min |  max  | min |  max  |   Type  |
    +-----+-------+-----+-------+---------+
    |   11|  14347|   11|  14347|   none  |
    +-----+-------+-----+-------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +------------+-----+------+----------+-----------+-----------+----------+----------+
        |            |   Latency  | Iteration|  Initiation Interval  |   Trip   |          |
        |  Loop Name | min |  max |  Latency |  achieved |   target  |   Count  | Pipelined|
        +------------+-----+------+----------+-----------+-----------+----------+----------+
        |- readAdj1  |    0|  3072|         3|          -|          -| 0 ~ 1024 |    no    |
        +------------+-----+------+----------+-----------+-----------+----------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 13
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / true
3 --> 
	4  / (!exitcond)
	6  / (exitcond)
4 --> 
	5  / true
5 --> 
	3  / true
6 --> 
	7  / true
7 --> 
	8  / true
8 --> 
	9  / true
9 --> 
	10  / true
10 --> 
	11  / true
11 --> 
	12  / true
12 --> 
	13  / true
13 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%u_adjs_data_V_offse = call i25 @_ssdm_op_Read.ap_auto.i25(i25 %u_adjs_data_V_offset)"   --->   Operation 14 'read' 'u_adjs_data_V_offse' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (1.00ns)   --->   "%num_read = call i6 @_ssdm_op_Read.s_axilite.i6(i6 %num)"   --->   Operation 15 'read' 'num_read' <Predicate = true> <Delay = 1.00> <Core = "s_axilite">   --->   Core 10 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%pipe_stream_V = alloca i32, align 4" [g_rg_t.cc:50]   --->   Operation 16 'alloca' 'pipe_stream_V' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.60> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 1> <FIFO>
ST_1 : Operation 17 [2/2] (0.00ns)   --->   "call fastcc void @readItems(i6 %num_read, i1024* %u_adjs_data_V, i25 %u_adjs_data_V_offse, i32* %pipe_stream_V)" [g_rg_t.cc:53]   --->   Operation 17 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 2 <SV = 1> <Delay = 0.60>
ST_2 : Operation 18 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecChannel([15 x i8]* @pipe_OC_stream_OC_V, i32 1, [1 x i8]* @p_str32, [1 x i8]* @p_str32, i32 1, i32 1, i32* %pipe_stream_V, i32* %pipe_stream_V)"   --->   Operation 18 'specchannel' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 19 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %pipe_stream_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str33, i32 0, i32 0, [1 x i8]* @p_str34, [1 x i8]* @p_str35, [1 x i8]* @p_str36, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str37, [1 x i8]* @p_str38)"   --->   Operation 19 'specinterface' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 20 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i6 %num, [10 x i8]* @p_str5, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [8 x i8]* @p_str6, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [g_rg_t.cc:42]   --->   Operation 20 'specinterface' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 21 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i1024* %u_adjs_data_V, [6 x i8]* @p_str7, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [6 x i8]* @p_str8, [6 x i8]* @p_str9, [1 x i8]* @p_str1, i32 16, i32 16, i32 16, i32 16, [1 x i8]* @p_str1, [1 x i8]* @p_str1)"   --->   Operation 21 'specinterface' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 22 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32 0, [10 x i8]* @p_str5, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [g_rg_t.cc:44]   --->   Operation 22 'specinterface' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 23 [1/2] (0.00ns)   --->   "call fastcc void @readItems(i6 %num_read, i1024* %u_adjs_data_V, i25 %u_adjs_data_V_offse, i32* %pipe_stream_V)" [g_rg_t.cc:53]   --->   Operation 23 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_2 : Operation 24 [1/1] (0.00ns)   --->   "%tmp_1 = call i11 @_ssdm_op_BitConcatenate.i11.i6.i5(i6 %num_read, i5 0)" [g_rg_t.cc:20->g_rg_t.cc:54]   --->   Operation 24 'bitconcatenate' 'tmp_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 25 [1/1] (0.60ns)   --->   "br label %0" [g_rg_t.cc:20->g_rg_t.cc:54]   --->   Operation 25 'br' <Predicate = true> <Delay = 0.60>

State 3 <SV = 2> <Delay = 2.71>
ST_3 : Operation 26 [1/1] (0.00ns)   --->   "%p_Val2_s = phi i1024 [ 0, %Fill.exit9.preheader ], [ %p_Result_1, %_ifconv ]"   --->   Operation 26 'phi' 'p_Val2_s' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 27 [1/1] (0.00ns)   --->   "%i_i = phi i11 [ 0, %Fill.exit9.preheader ], [ %i, %_ifconv ]"   --->   Operation 27 'phi' 'i_i' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 28 [1/1] (0.00ns)   --->   "%empty_10 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 0, i64 1024, i64 0)"   --->   Operation 28 'speclooptripcount' 'empty_10' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 29 [1/1] (0.88ns)   --->   "%exitcond = icmp eq i11 %i_i, %tmp_1" [g_rg_t.cc:20->g_rg_t.cc:54]   --->   Operation 29 'icmp' 'exitcond' <Predicate = true> <Delay = 0.88> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 30 [1/1] (0.75ns)   --->   "%i = add i11 %i_i, 1" [g_rg_t.cc:20->g_rg_t.cc:54]   --->   Operation 30 'add' 'i' <Predicate = true> <Delay = 0.75> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 31 [1/1] (0.00ns)   --->   "br i1 %exitcond, label %storeItems.exit, label %_ifconv" [g_rg_t.cc:20->g_rg_t.cc:54]   --->   Operation 31 'br' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 32 [1/1] (1.45ns)   --->   "%tmp_77 = call i32 @_ssdm_op_Read.ap_fifo.volatile.i32P(i32* %pipe_stream_V)" [../hlslib/include/hlslib/Stream.h:223->../hlslib/include/hlslib/Stream.h:263->g_rg_t.cc:22->g_rg_t.cc:54]   --->   Operation 32 'read' 'tmp_77' <Predicate = (!exitcond)> <Delay = 1.45> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.60> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 1> <FIFO>
ST_3 : Operation 33 [1/1] (0.00ns)   --->   "%tmp_68 = trunc i32 %tmp_77 to i5" [../hlslib/include/hlslib/Stream.h:223->../hlslib/include/hlslib/Stream.h:263->g_rg_t.cc:22->g_rg_t.cc:54]   --->   Operation 33 'trunc' 'tmp_68' <Predicate = (!exitcond)> <Delay = 0.00>
ST_3 : Operation 34 [9/9] (2.71ns)   --->   "%call_ret = call fastcc i1024 @writeResult(i1024 %p_Val2_s)" [g_rg_t.cc:56]   --->   Operation 34 'call' 'call_ret' <Predicate = (exitcond)> <Delay = 2.71> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 4 <SV = 3> <Delay = 1.76>
ST_4 : Operation 35 [1/1] (0.98ns)   --->   "%tmp_8_i = icmp eq i32 %tmp_77, -1" [g_rg_t.cc:23->g_rg_t.cc:54]   --->   Operation 35 'icmp' 'tmp_8_i' <Predicate = true> <Delay = 0.98> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 36 [1/1] (0.00ns) (grouped into LUT with out node loc_V)   --->   "%tmp = trunc i32 %tmp_77 to i5" [../hlslib/include/hlslib/Stream.h:223->../hlslib/include/hlslib/Stream.h:263->g_rg_t.cc:22->g_rg_t.cc:54]   --->   Operation 36 'trunc' 'tmp' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 37 [1/1] (0.00ns) (grouped into LUT with out node loc_V)   --->   "%tmp_64 = call i10 @_ssdm_op_BitConcatenate.i10.i5.i5(i5 %tmp, i5 0)" [../hlslib/include/hlslib/DataPack.h:81->g_rg_t.cc:24->g_rg_t.cc:54]   --->   Operation 37 'bitconcatenate' 'tmp_64' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 38 [1/1] (0.00ns) (grouped into LUT with out node loc_V)   --->   "%tmp_65 = zext i10 %tmp_64 to i1024" [../hlslib/include/hlslib/DataPack.h:81->g_rg_t.cc:24->g_rg_t.cc:54]   --->   Operation 38 'zext' 'tmp_65' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 39 [1/1] (0.00ns) (grouped into LUT with out node loc_V)   --->   "%tmp_66 = lshr i1024 %p_Val2_s, %tmp_65" [../hlslib/include/hlslib/DataPack.h:81->g_rg_t.cc:24->g_rg_t.cc:54]   --->   Operation 39 'lshr' 'tmp_66' <Predicate = true> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 40 [1/1] (0.00ns) (grouped into LUT with out node loc_V)   --->   "%temp_V = trunc i1024 %tmp_66 to i32" [../hlslib/include/hlslib/DataPack.h:81->g_rg_t.cc:24->g_rg_t.cc:54]   --->   Operation 40 'trunc' 'temp_V' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 41 [1/1] (1.76ns) (out node of the LUT)   --->   "%loc_V = add nsw i32 1, %temp_V" [g_rg_t.cc:24->g_rg_t.cc:54]   --->   Operation 41 'add' 'loc_V' <Predicate = true> <Delay = 1.76> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 1.20>
ST_5 : Operation 42 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([9 x i8]* @p_str2) nounwind" [g_rg_t.cc:20->g_rg_t.cc:54]   --->   Operation 42 'specloopname' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 43 [1/1] (0.00ns)   --->   "%tmp_62_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([9 x i8]* @p_str2)" [g_rg_t.cc:20->g_rg_t.cc:54]   --->   Operation 43 'specregionbegin' 'tmp_62_i' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 44 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind" [g_rg_t.cc:21->g_rg_t.cc:54]   --->   Operation 44 'specpipeline' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 45 [1/1] (0.00ns)   --->   "%tmp_69 = call i10 @_ssdm_op_BitConcatenate.i10.i5.i5(i5 %tmp_68, i5 0)" [../hlslib/include/hlslib/Stream.h:223->../hlslib/include/hlslib/Stream.h:263->g_rg_t.cc:22->g_rg_t.cc:54]   --->   Operation 45 'bitconcatenate' 'tmp_69' <Predicate = (!tmp_8_i)> <Delay = 0.00>
ST_5 : Operation 46 [1/1] (0.00ns)   --->   "%tmp_70 = zext i10 %tmp_69 to i1024" [../hlslib/include/hlslib/DataPack.h:95->g_rg_t.cc:24->g_rg_t.cc:54]   --->   Operation 46 'zext' 'tmp_70' <Predicate = (!tmp_8_i)> <Delay = 0.00>
ST_5 : Operation 47 [1/1] (0.00ns) (grouped into LUT with out node p_Result_1)   --->   "%tmp_71 = shl i1024 4294967295, %tmp_70" [../hlslib/include/hlslib/DataPack.h:95->g_rg_t.cc:24->g_rg_t.cc:54]   --->   Operation 47 'shl' 'tmp_71' <Predicate = (!tmp_8_i)> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 48 [1/1] (0.00ns) (grouped into LUT with out node p_Result_1)   --->   "%tmp_72 = xor i1024 %tmp_71, -1" [../hlslib/include/hlslib/DataPack.h:95->g_rg_t.cc:24->g_rg_t.cc:54]   --->   Operation 48 'xor' 'tmp_72' <Predicate = (!tmp_8_i)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.31> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 49 [1/1] (0.00ns) (grouped into LUT with out node p_Result_1)   --->   "%tmp_73 = and i1024 %p_Val2_s, %tmp_72" [../hlslib/include/hlslib/DataPack.h:95->g_rg_t.cc:24->g_rg_t.cc:54]   --->   Operation 49 'and' 'tmp_73' <Predicate = (!tmp_8_i)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.31> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 50 [1/1] (0.00ns) (grouped into LUT with out node p_Result_1)   --->   "%tmp_74 = zext i32 %loc_V to i1024" [../hlslib/include/hlslib/DataPack.h:95->g_rg_t.cc:24->g_rg_t.cc:54]   --->   Operation 50 'zext' 'tmp_74' <Predicate = (!tmp_8_i)> <Delay = 0.00>
ST_5 : Operation 51 [1/1] (0.00ns) (grouped into LUT with out node p_Result_1)   --->   "%tmp_75 = shl i1024 %tmp_74, %tmp_70" [../hlslib/include/hlslib/DataPack.h:95->g_rg_t.cc:24->g_rg_t.cc:54]   --->   Operation 51 'shl' 'tmp_75' <Predicate = (!tmp_8_i)> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 52 [1/1] (0.00ns) (grouped into LUT with out node p_Result_1)   --->   "%p_Result_s = or i1024 %tmp_73, %tmp_75" [../hlslib/include/hlslib/DataPack.h:95->g_rg_t.cc:24->g_rg_t.cc:54]   --->   Operation 52 'or' 'p_Result_s' <Predicate = (!tmp_8_i)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.31> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 53 [1/1] (1.20ns) (out node of the LUT)   --->   "%p_Result_1 = select i1 %tmp_8_i, i1024 %p_Val2_s, i1024 %p_Result_s" [g_rg_t.cc:23->g_rg_t.cc:54]   --->   Operation 53 'select' 'p_Result_1' <Predicate = true> <Delay = 1.20> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.68> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 54 [1/1] (0.00ns)   --->   "%empty_11 = call i32 (...)* @_ssdm_op_SpecRegionEnd([9 x i8]* @p_str2, i32 %tmp_62_i)" [g_rg_t.cc:26->g_rg_t.cc:54]   --->   Operation 54 'specregionend' 'empty_11' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 55 [1/1] (0.00ns)   --->   "br label %0" [g_rg_t.cc:20->g_rg_t.cc:54]   --->   Operation 55 'br' <Predicate = true> <Delay = 0.00>

State 6 <SV = 3> <Delay = 2.74>
ST_6 : Operation 56 [8/9] (2.74ns)   --->   "%call_ret = call fastcc i1024 @writeResult(i1024 %p_Val2_s)" [g_rg_t.cc:56]   --->   Operation 56 'call' 'call_ret' <Predicate = true> <Delay = 2.74> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 7 <SV = 4> <Delay = 2.74>
ST_7 : Operation 57 [7/9] (2.74ns)   --->   "%call_ret = call fastcc i1024 @writeResult(i1024 %p_Val2_s)" [g_rg_t.cc:56]   --->   Operation 57 'call' 'call_ret' <Predicate = true> <Delay = 2.74> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 8 <SV = 5> <Delay = 2.74>
ST_8 : Operation 58 [6/9] (2.74ns)   --->   "%call_ret = call fastcc i1024 @writeResult(i1024 %p_Val2_s)" [g_rg_t.cc:56]   --->   Operation 58 'call' 'call_ret' <Predicate = true> <Delay = 2.74> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 9 <SV = 6> <Delay = 2.74>
ST_9 : Operation 59 [5/9] (2.74ns)   --->   "%call_ret = call fastcc i1024 @writeResult(i1024 %p_Val2_s)" [g_rg_t.cc:56]   --->   Operation 59 'call' 'call_ret' <Predicate = true> <Delay = 2.74> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 10 <SV = 7> <Delay = 2.74>
ST_10 : Operation 60 [4/9] (2.74ns)   --->   "%call_ret = call fastcc i1024 @writeResult(i1024 %p_Val2_s)" [g_rg_t.cc:56]   --->   Operation 60 'call' 'call_ret' <Predicate = true> <Delay = 2.74> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 11 <SV = 8> <Delay = 2.74>
ST_11 : Operation 61 [3/9] (2.74ns)   --->   "%call_ret = call fastcc i1024 @writeResult(i1024 %p_Val2_s)" [g_rg_t.cc:56]   --->   Operation 61 'call' 'call_ret' <Predicate = true> <Delay = 2.74> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 12 <SV = 9> <Delay = 2.74>
ST_12 : Operation 62 [2/9] (2.74ns)   --->   "%call_ret = call fastcc i1024 @writeResult(i1024 %p_Val2_s)" [g_rg_t.cc:56]   --->   Operation 62 'call' 'call_ret' <Predicate = true> <Delay = 2.74> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 13 <SV = 10> <Delay = 2.74>
ST_13 : Operation 63 [1/9] (2.74ns)   --->   "%call_ret = call fastcc i1024 @writeResult(i1024 %p_Val2_s)" [g_rg_t.cc:56]   --->   Operation 63 'call' 'call_ret' <Predicate = true> <Delay = 2.74> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_13 : Operation 64 [1/1] (0.00ns)   --->   "ret i1024 %call_ret" [g_rg_t.cc:59]   --->   Operation 64 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 3.33ns, clock uncertainty: 0.417ns.

 <State 1>: 1ns
The critical path consists of the following:
	s_axi read on port 'num' [5]  (1 ns)

 <State 2>: 0.605ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('__Result__') with incoming values : ('__Result__', g_rg_t.cc:23->g_rg_t.cc:54) [16]  (0.605 ns)

 <State 3>: 2.71ns
The critical path consists of the following:
	'phi' operation ('__Result__') with incoming values : ('__Result__', g_rg_t.cc:23->g_rg_t.cc:54) [16]  (0 ns)
	'call' operation ('call_ret', g_rg_t.cc:56) to 'writeResult' [47]  (2.71 ns)

 <State 4>: 1.76ns
The critical path consists of the following:
	'lshr' operation ('tmp_66', ../hlslib/include/hlslib/DataPack.h:81->g_rg_t.cc:24->g_rg_t.cc:54) [31]  (0 ns)
	'add' operation ('value', g_rg_t.cc:24->g_rg_t.cc:54) [33]  (1.76 ns)

 <State 5>: 1.2ns
The critical path consists of the following:
	'shl' operation ('tmp_71', ../hlslib/include/hlslib/DataPack.h:95->g_rg_t.cc:24->g_rg_t.cc:54) [37]  (0 ns)
	'xor' operation ('tmp_72', ../hlslib/include/hlslib/DataPack.h:95->g_rg_t.cc:24->g_rg_t.cc:54) [38]  (0 ns)
	'and' operation ('tmp_73', ../hlslib/include/hlslib/DataPack.h:95->g_rg_t.cc:24->g_rg_t.cc:54) [39]  (0 ns)
	'or' operation ('__Result__', ../hlslib/include/hlslib/DataPack.h:95->g_rg_t.cc:24->g_rg_t.cc:54) [42]  (0 ns)
	'select' operation ('__Result__', g_rg_t.cc:23->g_rg_t.cc:54) [43]  (1.2 ns)

 <State 6>: 2.74ns
The critical path consists of the following:
	'call' operation ('call_ret', g_rg_t.cc:56) to 'writeResult' [47]  (2.74 ns)

 <State 7>: 2.74ns
The critical path consists of the following:
	'call' operation ('call_ret', g_rg_t.cc:56) to 'writeResult' [47]  (2.74 ns)

 <State 8>: 2.74ns
The critical path consists of the following:
	'call' operation ('call_ret', g_rg_t.cc:56) to 'writeResult' [47]  (2.74 ns)

 <State 9>: 2.74ns
The critical path consists of the following:
	'call' operation ('call_ret', g_rg_t.cc:56) to 'writeResult' [47]  (2.74 ns)

 <State 10>: 2.74ns
The critical path consists of the following:
	'call' operation ('call_ret', g_rg_t.cc:56) to 'writeResult' [47]  (2.74 ns)

 <State 11>: 2.74ns
The critical path consists of the following:
	'call' operation ('call_ret', g_rg_t.cc:56) to 'writeResult' [47]  (2.74 ns)

 <State 12>: 2.74ns
The critical path consists of the following:
	'call' operation ('call_ret', g_rg_t.cc:56) to 'writeResult' [47]  (2.74 ns)

 <State 13>: 2.74ns
The critical path consists of the following:
	'call' operation ('call_ret', g_rg_t.cc:56) to 'writeResult' [47]  (2.74 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
