<?xml version="1.0" ?>
<LOG_ROOT>
	<PROJECT NAME="mem_if_ddr3_emif_0_example_design_example">
		<CBX_INST_ENTRY INSTANCE_NAME="|mem_if_ddr3_emif_0_example_design_example|mem_if_ddr3_emif_0_example_design_example_if0:if0|mem_if_ddr3_emif_0_example_design_example_if0_p0:p0|mem_if_ddr3_emif_0_example_design_example_if0_p0_memphy:umemphy|mem_if_ddr3_emif_0_example_design_example_if0_p0_read_datapath:uread_datapath|mem_if_ddr3_emif_0_example_design_example_if0_p0_read_valid_selector:read_buffering[0].rd_valid_lfifo_sel[0].uread_valid_selector|lpm_decode:uvalid_select" CBX_FILE_NAME="decode_i6f.tdf"/>
		<CBX_INST_ENTRY INSTANCE_NAME="|mem_if_ddr3_emif_0_example_design_example|mem_if_ddr3_emif_0_example_design_example_if0:if0|mem_if_ddr3_emif_0_example_design_example_if0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio[3].wdata_buffer_per_dqs_group[0].wdatap_buffer_be_inst|altsyncram:altsyncram_component" CBX_FILE_NAME="altsyncram_9702.tdf"/>
		<CBX_INST_ENTRY INSTANCE_NAME="|mem_if_ddr3_emif_0_example_design_example|mem_if_ddr3_emif_0_example_design_example_if0:if0|mem_if_ddr3_emif_0_example_design_example_if0_p0:p0|mem_if_ddr3_emif_0_example_design_example_if0_p0_memphy:umemphy|mem_if_ddr3_emif_0_example_design_example_if0_p0_read_datapath:uread_datapath|mem_if_ddr3_emif_0_example_design_example_if0_p0_read_valid_selector:read_buffering[0].rd_enable_lfifo_sel[0].uread_valid_full_selector|lpm_decode:uvalid_select" CBX_FILE_NAME="decode_i6f.tdf"/>
		<CBX_INST_ENTRY INSTANCE_NAME="|mem_if_ddr3_emif_0_example_design_example|mem_if_ddr3_emif_0_example_design_example_if0:if0|mem_if_ddr3_emif_0_example_design_example_if0_p0:p0|mem_if_ddr3_emif_0_example_design_example_if0_p0_memphy:umemphy|mem_if_ddr3_emif_0_example_design_example_if0_p0_read_datapath:uread_datapath|mem_if_ddr3_emif_0_example_design_example_if0_p0_read_valid_selector:read_buffering[0].rd_valid_lfifo_sel[1].uread_valid_selector|lpm_decode:uvalid_select" CBX_FILE_NAME="decode_i6f.tdf"/>
		<CBX_INST_ENTRY INSTANCE_NAME="|mem_if_ddr3_emif_0_example_design_example|mem_if_ddr3_emif_0_example_design_example_if0:if0|mem_if_ddr3_emif_0_example_design_example_if0_p0:p0|mem_if_ddr3_emif_0_example_design_example_if0_p0_memphy:umemphy|mem_if_ddr3_emif_0_example_design_example_if0_p0_read_datapath:uread_datapath|mem_if_ddr3_emif_0_example_design_example_if0_p0_read_valid_selector:read_buffering[1].rd_valid_lfifo_sel[0].uread_valid_selector|lpm_decode:uvalid_select" CBX_FILE_NAME="decode_i6f.tdf"/>
		<CBX_INST_ENTRY INSTANCE_NAME="|mem_if_ddr3_emif_0_example_design_example|mem_if_ddr3_emif_0_example_design_example_if0:if0|mem_if_ddr3_emif_0_example_design_example_if0_p0:p0|mem_if_ddr3_emif_0_example_design_example_if0_p0_memphy:umemphy|mem_if_ddr3_emif_0_example_design_example_if0_p0_read_datapath:uread_datapath|mem_if_ddr3_emif_0_example_design_example_if0_p0_read_valid_selector:read_buffering[0].rd_enable_lfifo_sel[1].uread_valid_full_selector|lpm_decode:uvalid_select" CBX_FILE_NAME="decode_i6f.tdf"/>
		<CBX_INST_ENTRY INSTANCE_NAME="|mem_if_ddr3_emif_0_example_design_example|mem_if_ddr3_emif_0_example_design_example_if0:if0|mem_if_ddr3_emif_0_example_design_example_if0_p0:p0|mem_if_ddr3_emif_0_example_design_example_if0_p0_memphy:umemphy|mem_if_ddr3_emif_0_example_design_example_if0_p0_read_datapath:uread_datapath|mem_if_ddr3_emif_0_example_design_example_if0_p0_read_valid_selector:read_buffering[7].rd_valid_lfifo_sel[3].uread_valid_selector|lpm_decode:uvalid_select" CBX_FILE_NAME="decode_i6f.tdf"/>
		<CBX_INST_ENTRY INSTANCE_NAME="|mem_if_ddr3_emif_0_example_design_example|mem_if_ddr3_emif_0_example_design_example_if0:if0|mem_if_ddr3_emif_0_example_design_example_if0_p0:p0|mem_if_ddr3_emif_0_example_design_example_if0_p0_memphy:umemphy|mem_if_ddr3_emif_0_example_design_example_if0_p0_read_datapath:uread_datapath|mem_if_ddr3_emif_0_example_design_example_if0_p0_read_valid_selector:read_buffering[0].rd_valid_lfifo_sel[2].uread_valid_selector|lpm_decode:uvalid_select" CBX_FILE_NAME="decode_i6f.tdf"/>
		<CBX_INST_ENTRY INSTANCE_NAME="|mem_if_ddr3_emif_0_example_design_example|mem_if_ddr3_emif_0_example_design_example_if0:if0|mem_if_ddr3_emif_0_example_design_example_if0_p0:p0|mem_if_ddr3_emif_0_example_design_example_if0_p0_memphy:umemphy|mem_if_ddr3_emif_0_example_design_example_if0_p0_read_datapath:uread_datapath|mem_if_ddr3_emif_0_example_design_example_if0_p0_read_valid_selector:read_buffering[2].rd_valid_lfifo_sel[0].uread_valid_selector|lpm_decode:uvalid_select" CBX_FILE_NAME="decode_i6f.tdf"/>
		<CBX_INST_ENTRY INSTANCE_NAME="|mem_if_ddr3_emif_0_example_design_example|mem_if_ddr3_emif_0_example_design_example_if0:if0|mem_if_ddr3_emif_0_example_design_example_if0_p0:p0|mem_if_ddr3_emif_0_example_design_example_if0_p0_memphy:umemphy|mem_if_ddr3_emif_0_example_design_example_if0_p0_read_datapath:uread_datapath|mem_if_ddr3_emif_0_example_design_example_if0_p0_read_valid_selector:read_buffering[1].rd_enable_lfifo_sel[0].uread_valid_full_selector|lpm_decode:uvalid_select" CBX_FILE_NAME="decode_i6f.tdf"/>
		<CBX_INST_ENTRY INSTANCE_NAME="|mem_if_ddr3_emif_0_example_design_example|mem_if_ddr3_emif_0_example_design_example_if0:if0|mem_if_ddr3_emif_0_example_design_example_if0_s0:s0|rw_manager_ddr3:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|rw_manager_core:rw_mgr_core_inst|rw_manager_inst_ROM_no_ifdef_params:inst_ROM_i|altsyncram:altsyncram_component" CBX_FILE_NAME="altsyncram_gf42.tdf"/>
		<CBX_INST_ENTRY INSTANCE_NAME="|mem_if_ddr3_emif_0_example_design_example|mem_if_ddr3_emif_0_example_design_example_if0:if0|mem_if_ddr3_emif_0_example_design_example_if0_p0:p0|mem_if_ddr3_emif_0_example_design_example_if0_p0_memphy:umemphy|mem_if_ddr3_emif_0_example_design_example_if0_p0_read_datapath:uread_datapath|mem_if_ddr3_emif_0_example_design_example_if0_p0_read_valid_selector:read_buffering[1].rd_valid_lfifo_sel[1].uread_valid_selector|lpm_decode:uvalid_select" CBX_FILE_NAME="decode_i6f.tdf"/>
		<CBX_INST_ENTRY INSTANCE_NAME="|mem_if_ddr3_emif_0_example_design_example|mem_if_ddr3_emif_0_example_design_example_if0:if0|mem_if_ddr3_emif_0_example_design_example_if0_p0:p0|mem_if_ddr3_emif_0_example_design_example_if0_p0_memphy:umemphy|mem_if_ddr3_emif_0_example_design_example_if0_p0_read_datapath:uread_datapath|mem_if_ddr3_emif_0_example_design_example_if0_p0_read_valid_selector:read_buffering[0].rd_valid_lfifo_sel[3].uread_valid_selector|lpm_decode:uvalid_select" CBX_FILE_NAME="decode_i6f.tdf"/>
		<CBX_INST_ENTRY INSTANCE_NAME="|mem_if_ddr3_emif_0_example_design_example|mem_if_ddr3_emif_0_example_design_example_if0:if0|mem_if_ddr3_emif_0_example_design_example_if0_p0:p0|mem_if_ddr3_emif_0_example_design_example_if0_p0_memphy:umemphy|mem_if_ddr3_emif_0_example_design_example_if0_p0_read_datapath:uread_datapath|mem_if_ddr3_emif_0_example_design_example_if0_p0_read_valid_selector:read_buffering[2].rd_valid_lfifo_sel[1].uread_valid_selector|lpm_decode:uvalid_select" CBX_FILE_NAME="decode_i6f.tdf"/>
		<CBX_INST_ENTRY INSTANCE_NAME="|mem_if_ddr3_emif_0_example_design_example|noc_wrapper:noc|root:root_module|fifo:mem_addr_fifo|altsyncram:fifo_rtl_0" CBX_FILE_NAME="altsyncram_l002.tdf"/>
		<CBX_INST_ENTRY INSTANCE_NAME="|mem_if_ddr3_emif_0_example_design_example|noc_wrapper:noc|root:root_module|fifo:r2l_data_fifo|altsyncram:fifo_rtl_0" CBX_FILE_NAME="altsyncram_mvv1.tdf"/>
		<CBX_INST_ENTRY INSTANCE_NAME="|mem_if_ddr3_emif_0_example_design_example|mem_if_ddr3_emif_0_example_design_example_if0:if0|mem_if_ddr3_emif_0_example_design_example_if0_p0:p0|mem_if_ddr3_emif_0_example_design_example_if0_p0_memphy:umemphy|mem_if_ddr3_emif_0_example_design_example_if0_p0_read_datapath:uread_datapath|mem_if_ddr3_emif_0_example_design_example_if0_p0_read_valid_selector:read_buffering[1].rd_enable_lfifo_sel[1].uread_valid_full_selector|lpm_decode:uvalid_select" CBX_FILE_NAME="decode_i6f.tdf"/>
		<CBX_INST_ENTRY INSTANCE_NAME="|mem_if_ddr3_emif_0_example_design_example|mem_if_ddr3_emif_0_example_design_example_if0:if0|mem_if_ddr3_emif_0_example_design_example_if0_p0:p0|mem_if_ddr3_emif_0_example_design_example_if0_p0_memphy:umemphy|mem_if_ddr3_emif_0_example_design_example_if0_p0_read_datapath:uread_datapath|mem_if_ddr3_emif_0_example_design_example_if0_p0_read_valid_selector:read_buffering[1].rd_valid_lfifo_sel[2].uread_valid_selector|lpm_decode:uvalid_select" CBX_FILE_NAME="decode_i6f.tdf"/>
		<CBX_INST_ENTRY INSTANCE_NAME="|mem_if_ddr3_emif_0_example_design_example|mem_if_ddr3_emif_0_example_design_example_if0:if0|mem_if_ddr3_emif_0_example_design_example_if0_p0:p0|mem_if_ddr3_emif_0_example_design_example_if0_p0_memphy:umemphy|mem_if_ddr3_emif_0_example_design_example_if0_p0_read_datapath:uread_datapath|mem_if_ddr3_emif_0_example_design_example_if0_p0_read_valid_selector:read_buffering[3].rd_valid_lfifo_sel[0].uread_valid_selector|lpm_decode:uvalid_select" CBX_FILE_NAME="decode_i6f.tdf"/>
		<CBX_INST_ENTRY INSTANCE_NAME="|mem_if_ddr3_emif_0_example_design_example|mem_if_ddr3_emif_0_example_design_example_if0:if0|mem_if_ddr3_emif_0_example_design_example_if0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio[5].wdata_buffer_per_dqs_group[0].wdatap_buffer_be_inst|altsyncram:altsyncram_component" CBX_FILE_NAME="altsyncram_9702.tdf"/>
		<CBX_INST_ENTRY INSTANCE_NAME="|mem_if_ddr3_emif_0_example_design_example|mem_if_ddr3_emif_0_example_design_example_if0:if0|mem_if_ddr3_emif_0_example_design_example_if0_p0:p0|mem_if_ddr3_emif_0_example_design_example_if0_p0_memphy:umemphy|mem_if_ddr3_emif_0_example_design_example_if0_p0_read_datapath:uread_datapath|mem_if_ddr3_emif_0_example_design_example_if0_p0_read_valid_selector:read_buffering[2].rd_enable_lfifo_sel[0].uread_valid_full_selector|lpm_decode:uvalid_select" CBX_FILE_NAME="decode_i6f.tdf"/>
		<CBX_INST_ENTRY INSTANCE_NAME="|mem_if_ddr3_emif_0_example_design_example|mem_if_ddr3_emif_0_example_design_example_if0:if0|mem_if_ddr3_emif_0_example_design_example_if0_p0:p0|mem_if_ddr3_emif_0_example_design_example_if0_p0_memphy:umemphy|mem_if_ddr3_emif_0_example_design_example_if0_p0_read_datapath:uread_datapath|mem_if_ddr3_emif_0_example_design_example_if0_p0_read_valid_selector:read_buffering[1].rd_valid_lfifo_sel[3].uread_valid_selector|lpm_decode:uvalid_select" CBX_FILE_NAME="decode_i6f.tdf"/>
		<CBX_INST_ENTRY INSTANCE_NAME="|mem_if_ddr3_emif_0_example_design_example|mem_if_ddr3_emif_0_example_design_example_if0:if0|mem_if_ddr3_emif_0_example_design_example_if0_p0:p0|mem_if_ddr3_emif_0_example_design_example_if0_p0_memphy:umemphy|mem_if_ddr3_emif_0_example_design_example_if0_p0_read_datapath:uread_datapath|mem_if_ddr3_emif_0_example_design_example_if0_p0_read_valid_selector:read_buffering[3].rd_valid_lfifo_sel[1].uread_valid_selector|lpm_decode:uvalid_select" CBX_FILE_NAME="decode_i6f.tdf"/>
		<CBX_INST_ENTRY INSTANCE_NAME="|mem_if_ddr3_emif_0_example_design_example|mem_if_ddr3_emif_0_example_design_example_if0:if0|mem_if_ddr3_emif_0_example_design_example_if0_s0:s0|rw_manager_ddr3:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|rw_manager_core:rw_mgr_core_inst|rw_manager_di_buffer_wrap:di_buffer_wrap_i|rw_manager_di_buffer:rw_manager_di_buffer_i|altsyncram:altsyncram_component" CBX_FILE_NAME="altsyncram_q202.tdf"/>
		<CBX_INST_ENTRY INSTANCE_NAME="|mem_if_ddr3_emif_0_example_design_example|mem_if_ddr3_emif_0_example_design_example_if0:if0|mem_if_ddr3_emif_0_example_design_example_if0_p0:p0|mem_if_ddr3_emif_0_example_design_example_if0_p0_memphy:umemphy|mem_if_ddr3_emif_0_example_design_example_if0_p0_read_datapath:uread_datapath|mem_if_ddr3_emif_0_example_design_example_if0_p0_read_valid_selector:read_buffering[2].rd_enable_lfifo_sel[1].uread_valid_full_selector|lpm_decode:uvalid_select" CBX_FILE_NAME="decode_i6f.tdf"/>
		<CBX_INST_ENTRY INSTANCE_NAME="|mem_if_ddr3_emif_0_example_design_example|mem_if_ddr3_emif_0_example_design_example_if0:if0|mem_if_ddr3_emif_0_example_design_example_if0_p0:p0|mem_if_ddr3_emif_0_example_design_example_if0_p0_memphy:umemphy|mem_if_ddr3_emif_0_example_design_example_if0_p0_read_datapath:uread_datapath|mem_if_ddr3_emif_0_example_design_example_if0_p0_read_valid_selector:read_buffering[2].rd_valid_lfifo_sel[2].uread_valid_selector|lpm_decode:uvalid_select" CBX_FILE_NAME="decode_i6f.tdf"/>
		<CBX_INST_ENTRY INSTANCE_NAME="|mem_if_ddr3_emif_0_example_design_example|mem_if_ddr3_emif_0_example_design_example_if0:if0|mem_if_ddr3_emif_0_example_design_example_if0_p0:p0|mem_if_ddr3_emif_0_example_design_example_if0_p0_memphy:umemphy|mem_if_ddr3_emif_0_example_design_example_if0_p0_read_datapath:uread_datapath|mem_if_ddr3_emif_0_example_design_example_if0_p0_read_valid_selector:read_buffering[4].rd_valid_lfifo_sel[0].uread_valid_selector|lpm_decode:uvalid_select" CBX_FILE_NAME="decode_i6f.tdf"/>
		<CBX_INST_ENTRY INSTANCE_NAME="|mem_if_ddr3_emif_0_example_design_example|mem_if_ddr3_emif_0_example_design_example_if0:if0|mem_if_ddr3_emif_0_example_design_example_if0_p0:p0|mem_if_ddr3_emif_0_example_design_example_if0_p0_memphy:umemphy|mem_if_ddr3_emif_0_example_design_example_if0_p0_read_datapath:uread_datapath|mem_if_ddr3_emif_0_example_design_example_if0_p0_read_valid_selector:read_buffering[3].rd_enable_lfifo_sel[0].uread_valid_full_selector|lpm_decode:uvalid_select" CBX_FILE_NAME="decode_i6f.tdf"/>
		<CBX_INST_ENTRY INSTANCE_NAME="|mem_if_ddr3_emif_0_example_design_example|mem_if_ddr3_emif_0_example_design_example_if0:if0|mem_if_ddr3_emif_0_example_design_example_if0_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|sequencer_scc_reg_file:sequencer_scc_reg_file_inst|altdpram:altdpram_component" CBX_FILE_NAME="dpram_8h02.tdf"/>
		<CBX_INST_ENTRY INSTANCE_NAME="|mem_if_ddr3_emif_0_example_design_example|mem_if_ddr3_emif_0_example_design_example_if0:if0|mem_if_ddr3_emif_0_example_design_example_if0_p0:p0|mem_if_ddr3_emif_0_example_design_example_if0_p0_memphy:umemphy|mem_if_ddr3_emif_0_example_design_example_if0_p0_read_datapath:uread_datapath|mem_if_ddr3_emif_0_example_design_example_if0_p0_read_valid_selector:read_buffering[2].rd_valid_lfifo_sel[3].uread_valid_selector|lpm_decode:uvalid_select" CBX_FILE_NAME="decode_i6f.tdf"/>
		<CBX_INST_ENTRY INSTANCE_NAME="|mem_if_ddr3_emif_0_example_design_example|mem_if_ddr3_emif_0_example_design_example_if0:if0|mem_if_ddr3_emif_0_example_design_example_if0_p0:p0|mem_if_ddr3_emif_0_example_design_example_if0_p0_memphy:umemphy|mem_if_ddr3_emif_0_example_design_example_if0_p0_read_datapath:uread_datapath|mem_if_ddr3_emif_0_example_design_example_if0_p0_read_valid_selector:read_buffering[4].rd_valid_lfifo_sel[1].uread_valid_selector|lpm_decode:uvalid_select" CBX_FILE_NAME="decode_i6f.tdf"/>
		<CBX_INST_ENTRY INSTANCE_NAME="|mem_if_ddr3_emif_0_example_design_example|mem_if_ddr3_emif_0_example_design_example_if0:if0|mem_if_ddr3_emif_0_example_design_example_if0_p0:p0|mem_if_ddr3_emif_0_example_design_example_if0_p0_memphy:umemphy|mem_if_ddr3_emif_0_example_design_example_if0_p0_read_datapath:uread_datapath|mem_if_ddr3_emif_0_example_design_example_if0_p0_read_valid_selector:read_buffering[3].rd_enable_lfifo_sel[1].uread_valid_full_selector|lpm_decode:uvalid_select" CBX_FILE_NAME="decode_i6f.tdf"/>
		<CBX_INST_ENTRY INSTANCE_NAME="|mem_if_ddr3_emif_0_example_design_example|mem_if_ddr3_emif_0_example_design_example_if0:if0|mem_if_ddr3_emif_0_example_design_example_if0_p0:p0|mem_if_ddr3_emif_0_example_design_example_if0_p0_memphy:umemphy|mem_if_ddr3_emif_0_example_design_example_if0_p0_read_datapath:uread_datapath|mem_if_ddr3_emif_0_example_design_example_if0_p0_read_valid_selector:read_buffering[3].rd_valid_lfifo_sel[2].uread_valid_selector|lpm_decode:uvalid_select" CBX_FILE_NAME="decode_i6f.tdf"/>
		<CBX_INST_ENTRY INSTANCE_NAME="|mem_if_ddr3_emif_0_example_design_example|mem_if_ddr3_emif_0_example_design_example_if0:if0|mem_if_ddr3_emif_0_example_design_example_if0_p0:p0|mem_if_ddr3_emif_0_example_design_example_if0_p0_memphy:umemphy|mem_if_ddr3_emif_0_example_design_example_if0_p0_read_datapath:uread_datapath|mem_if_ddr3_emif_0_example_design_example_if0_p0_read_valid_selector:read_buffering[5].rd_valid_lfifo_sel[0].uread_valid_selector|lpm_decode:uvalid_select" CBX_FILE_NAME="decode_i6f.tdf"/>
		<CBX_INST_ENTRY INSTANCE_NAME="|mem_if_ddr3_emif_0_example_design_example|mem_if_ddr3_emif_0_example_design_example_if0:if0|mem_if_ddr3_emif_0_example_design_example_if0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_fifo:pending_rd_fifo|scfifo:gen_fifo_instance.scfifo_component" CBX_FILE_NAME="scfifo_2ue1.tdf"/>
		<CBX_INST_ENTRY INSTANCE_NAME="|mem_if_ddr3_emif_0_example_design_example|mem_if_ddr3_emif_0_example_design_example_if0:if0|mem_if_ddr3_emif_0_example_design_example_if0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio[7].wdata_buffer_per_dqs_group[0].wdatap_buffer_be_inst|altsyncram:altsyncram_component" CBX_FILE_NAME="altsyncram_9702.tdf"/>
		<CBX_INST_ENTRY INSTANCE_NAME="|mem_if_ddr3_emif_0_example_design_example|mem_if_ddr3_emif_0_example_design_example_if0:if0|mem_if_ddr3_emif_0_example_design_example_if0_p0:p0|mem_if_ddr3_emif_0_example_design_example_if0_p0_memphy:umemphy|mem_if_ddr3_emif_0_example_design_example_if0_p0_read_datapath:uread_datapath|mem_if_ddr3_emif_0_example_design_example_if0_p0_read_valid_selector:read_buffering[4].rd_enable_lfifo_sel[0].uread_valid_full_selector|lpm_decode:uvalid_select" CBX_FILE_NAME="decode_i6f.tdf"/>
		<CBX_INST_ENTRY INSTANCE_NAME="|mem_if_ddr3_emif_0_example_design_example|mem_if_ddr3_emif_0_example_design_example_if0:if0|mem_if_ddr3_emif_0_example_design_example_if0_p0:p0|mem_if_ddr3_emif_0_example_design_example_if0_p0_memphy:umemphy|mem_if_ddr3_emif_0_example_design_example_if0_p0_read_datapath:uread_datapath|mem_if_ddr3_emif_0_example_design_example_if0_p0_read_valid_selector:read_buffering[3].rd_valid_lfifo_sel[3].uread_valid_selector|lpm_decode:uvalid_select" CBX_FILE_NAME="decode_i6f.tdf"/>
		<CBX_INST_ENTRY INSTANCE_NAME="|mem_if_ddr3_emif_0_example_design_example|mem_if_ddr3_emif_0_example_design_example_if0:if0|mem_if_ddr3_emif_0_example_design_example_if0_p0:p0|mem_if_ddr3_emif_0_example_design_example_if0_p0_memphy:umemphy|mem_if_ddr3_emif_0_example_design_example_if0_p0_read_datapath:uread_datapath|mem_if_ddr3_emif_0_example_design_example_if0_p0_read_valid_selector:read_buffering[5].rd_valid_lfifo_sel[1].uread_valid_selector|lpm_decode:uvalid_select" CBX_FILE_NAME="decode_i6f.tdf"/>
		<CBX_INST_ENTRY INSTANCE_NAME="|mem_if_ddr3_emif_0_example_design_example|mem_if_ddr3_emif_0_example_design_example_if0:if0|mem_if_ddr3_emif_0_example_design_example_if0_p0:p0|mem_if_ddr3_emif_0_example_design_example_if0_p0_memphy:umemphy|mem_if_ddr3_emif_0_example_design_example_if0_p0_read_datapath:uread_datapath|mem_if_ddr3_emif_0_example_design_example_if0_p0_read_valid_selector:read_buffering[4].rd_enable_lfifo_sel[1].uread_valid_full_selector|lpm_decode:uvalid_select" CBX_FILE_NAME="decode_i6f.tdf"/>
		<CBX_INST_ENTRY INSTANCE_NAME="|mem_if_ddr3_emif_0_example_design_example|mem_if_ddr3_emif_0_example_design_example_if0:if0|mem_if_ddr3_emif_0_example_design_example_if0_p0:p0|mem_if_ddr3_emif_0_example_design_example_if0_p0_memphy:umemphy|mem_if_ddr3_emif_0_example_design_example_if0_p0_read_datapath:uread_datapath|mem_if_ddr3_emif_0_example_design_example_if0_p0_read_valid_selector:read_buffering[4].rd_valid_lfifo_sel[2].uread_valid_selector|lpm_decode:uvalid_select" CBX_FILE_NAME="decode_i6f.tdf"/>
		<CBX_INST_ENTRY INSTANCE_NAME="|mem_if_ddr3_emif_0_example_design_example|mem_if_ddr3_emif_0_example_design_example_if0:if0|mem_if_ddr3_emif_0_example_design_example_if0_p0:p0|mem_if_ddr3_emif_0_example_design_example_if0_p0_memphy:umemphy|mem_if_ddr3_emif_0_example_design_example_if0_p0_read_datapath:uread_datapath|mem_if_ddr3_emif_0_example_design_example_if0_p0_read_valid_selector:read_buffering[6].rd_valid_lfifo_sel[0].uread_valid_selector|lpm_decode:uvalid_select" CBX_FILE_NAME="decode_i6f.tdf"/>
		<CBX_INST_ENTRY INSTANCE_NAME="|mem_if_ddr3_emif_0_example_design_example|mem_if_ddr3_emif_0_example_design_example_if0:if0|mem_if_ddr3_emif_0_example_design_example_if0_s0:s0|rw_manager_ddr3:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|rw_manager_core:rw_mgr_core_inst|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i|altsyncram:altsyncram_component" CBX_FILE_NAME="altsyncram_h862.tdf"/>
		<CBX_INST_ENTRY INSTANCE_NAME="|mem_if_ddr3_emif_0_example_design_example|mem_if_ddr3_emif_0_example_design_example_if0:if0|mem_if_ddr3_emif_0_example_design_example_if0_p0:p0|mem_if_ddr3_emif_0_example_design_example_if0_p0_memphy:umemphy|mem_if_ddr3_emif_0_example_design_example_if0_p0_read_datapath:uread_datapath|mem_if_ddr3_emif_0_example_design_example_if0_p0_read_valid_selector:read_buffering[4].rd_valid_lfifo_sel[3].uread_valid_selector|lpm_decode:uvalid_select" CBX_FILE_NAME="decode_i6f.tdf"/>
		<CBX_INST_ENTRY INSTANCE_NAME="|mem_if_ddr3_emif_0_example_design_example|mem_if_ddr3_emif_0_example_design_example_if0:if0|mem_if_ddr3_emif_0_example_design_example_if0_p0:p0|mem_if_ddr3_emif_0_example_design_example_if0_p0_memphy:umemphy|mem_if_ddr3_emif_0_example_design_example_if0_p0_read_datapath:uread_datapath|mem_if_ddr3_emif_0_example_design_example_if0_p0_read_valid_selector:read_buffering[6].rd_valid_lfifo_sel[1].uread_valid_selector|lpm_decode:uvalid_select" CBX_FILE_NAME="decode_i6f.tdf"/>
		<CBX_INST_ENTRY INSTANCE_NAME="|mem_if_ddr3_emif_0_example_design_example|mem_if_ddr3_emif_0_example_design_example_if0:if0|mem_if_ddr3_emif_0_example_design_example_if0_p0:p0|mem_if_ddr3_emif_0_example_design_example_if0_p0_memphy:umemphy|mem_if_ddr3_emif_0_example_design_example_if0_p0_read_datapath:uread_datapath|mem_if_ddr3_emif_0_example_design_example_if0_p0_read_valid_selector:read_buffering[5].rd_valid_lfifo_sel[2].uread_valid_selector|lpm_decode:uvalid_select" CBX_FILE_NAME="decode_i6f.tdf"/>
		<CBX_INST_ENTRY INSTANCE_NAME="|mem_if_ddr3_emif_0_example_design_example|mem_if_ddr3_emif_0_example_design_example_if0:if0|mem_if_ddr3_emif_0_example_design_example_if0_p0:p0|mem_if_ddr3_emif_0_example_design_example_if0_p0_memphy:umemphy|mem_if_ddr3_emif_0_example_design_example_if0_p0_read_datapath:uread_datapath|mem_if_ddr3_emif_0_example_design_example_if0_p0_read_valid_selector:read_buffering[7].rd_valid_lfifo_sel[0].uread_valid_selector|lpm_decode:uvalid_select" CBX_FILE_NAME="decode_i6f.tdf"/>
		<CBX_INST_ENTRY INSTANCE_NAME="|mem_if_ddr3_emif_0_example_design_example|mem_if_ddr3_emif_0_example_design_example_if0:if0|mem_if_ddr3_emif_0_example_design_example_if0_p0:p0|mem_if_ddr3_emif_0_example_design_example_if0_p0_memphy:umemphy|mem_if_ddr3_emif_0_example_design_example_if0_p0_read_datapath:uread_datapath|mem_if_ddr3_emif_0_example_design_example_if0_p0_read_valid_selector:read_buffering[5].rd_valid_lfifo_sel[3].uread_valid_selector|lpm_decode:uvalid_select" CBX_FILE_NAME="decode_i6f.tdf"/>
		<CBX_INST_ENTRY INSTANCE_NAME="|mem_if_ddr3_emif_0_example_design_example|mem_if_ddr3_emif_0_example_design_example_if0:if0|mem_if_ddr3_emif_0_example_design_example_if0_p0:p0|mem_if_ddr3_emif_0_example_design_example_if0_p0_memphy:umemphy|mem_if_ddr3_emif_0_example_design_example_if0_p0_read_datapath:uread_datapath|mem_if_ddr3_emif_0_example_design_example_if0_p0_read_valid_selector:read_buffering[7].rd_valid_lfifo_sel[1].uread_valid_selector|lpm_decode:uvalid_select" CBX_FILE_NAME="decode_i6f.tdf"/>
		<CBX_INST_ENTRY INSTANCE_NAME="|mem_if_ddr3_emif_0_example_design_example|mem_if_ddr3_emif_0_example_design_example_if0:if0|mem_if_ddr3_emif_0_example_design_example_if0_p0:p0|mem_if_ddr3_emif_0_example_design_example_if0_p0_memphy:umemphy|mem_if_ddr3_emif_0_example_design_example_if0_p0_read_datapath:uread_datapath|mem_if_ddr3_emif_0_example_design_example_if0_p0_read_valid_selector:read_buffering[5].rd_enable_lfifo_sel[0].uread_valid_full_selector|lpm_decode:uvalid_select" CBX_FILE_NAME="decode_i6f.tdf"/>
		<CBX_INST_ENTRY INSTANCE_NAME="|mem_if_ddr3_emif_0_example_design_example|mem_if_ddr3_emif_0_example_design_example_if0:if0|mem_if_ddr3_emif_0_example_design_example_if0_p0:p0|mem_if_ddr3_emif_0_example_design_example_if0_p0_memphy:umemphy|mem_if_ddr3_emif_0_example_design_example_if0_p0_read_datapath:uread_datapath|mem_if_ddr3_emif_0_example_design_example_if0_p0_read_valid_selector:read_buffering[5].rd_enable_lfifo_sel[1].uread_valid_full_selector|lpm_decode:uvalid_select" CBX_FILE_NAME="decode_i6f.tdf"/>
		<CBX_INST_ENTRY INSTANCE_NAME="|mem_if_ddr3_emif_0_example_design_example|mem_if_ddr3_emif_0_example_design_example_if0:if0|mem_if_ddr3_emif_0_example_design_example_if0_p0:p0|mem_if_ddr3_emif_0_example_design_example_if0_p0_memphy:umemphy|mem_if_ddr3_emif_0_example_design_example_if0_p0_read_datapath:uread_datapath|mem_if_ddr3_emif_0_example_design_example_if0_p0_read_valid_selector:read_buffering[6].rd_valid_lfifo_sel[2].uread_valid_selector|lpm_decode:uvalid_select" CBX_FILE_NAME="decode_i6f.tdf"/>
		<CBX_INST_ENTRY INSTANCE_NAME="|mem_if_ddr3_emif_0_example_design_example|mem_if_ddr3_emif_0_example_design_example_if0:if0|mem_if_ddr3_emif_0_example_design_example_if0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio[0].wdata_buffer_per_dqs_group[0].wdatap_buffer_data_inst|altsyncram:altsyncram_component" CBX_FILE_NAME="altsyncram_da02.tdf"/>
		<CBX_INST_ENTRY INSTANCE_NAME="|mem_if_ddr3_emif_0_example_design_example|mem_if_ddr3_emif_0_example_design_example_if0:if0|mem_if_ddr3_emif_0_example_design_example_if0_p0:p0|mem_if_ddr3_emif_0_example_design_example_if0_p0_memphy:umemphy|mem_if_ddr3_emif_0_example_design_example_if0_p0_read_datapath:uread_datapath|mem_if_ddr3_emif_0_example_design_example_if0_p0_read_valid_selector:read_buffering[6].rd_valid_lfifo_sel[3].uread_valid_selector|lpm_decode:uvalid_select" CBX_FILE_NAME="decode_i6f.tdf"/>
		<CBX_INST_ENTRY INSTANCE_NAME="|mem_if_ddr3_emif_0_example_design_example|mem_if_ddr3_emif_0_example_design_example_if0:if0|mem_if_ddr3_emif_0_example_design_example_if0_p0:p0|mem_if_ddr3_emif_0_example_design_example_if0_p0_memphy:umemphy|mem_if_ddr3_emif_0_example_design_example_if0_p0_read_datapath:uread_datapath|mem_if_ddr3_emif_0_example_design_example_if0_p0_read_valid_selector:read_buffering[6].rd_enable_lfifo_sel[0].uread_valid_full_selector|lpm_decode:uvalid_select" CBX_FILE_NAME="decode_i6f.tdf"/>
		<CBX_INST_ENTRY INSTANCE_NAME="|mem_if_ddr3_emif_0_example_design_example|mem_if_ddr3_emif_0_example_design_example_if0:if0|mem_if_ddr3_emif_0_example_design_example_if0_p0:p0|mem_if_ddr3_emif_0_example_design_example_if0_p0_memphy:umemphy|mem_if_ddr3_emif_0_example_design_example_if0_p0_read_datapath:uread_datapath|mem_if_ddr3_emif_0_example_design_example_if0_p0_read_valid_selector:read_buffering[6].rd_enable_lfifo_sel[1].uread_valid_full_selector|lpm_decode:uvalid_select" CBX_FILE_NAME="decode_i6f.tdf"/>
		<CBX_INST_ENTRY INSTANCE_NAME="|mem_if_ddr3_emif_0_example_design_example|mem_if_ddr3_emif_0_example_design_example_if0:if0|mem_if_ddr3_emif_0_example_design_example_if0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_fifo:rmw_data_fifo_inst|scfifo:gen_fifo_instance.scfifo_component" CBX_FILE_NAME="scfifo_1ue1.tdf"/>
		<CBX_INST_ENTRY INSTANCE_NAME="|mem_if_ddr3_emif_0_example_design_example|mem_if_ddr3_emif_0_example_design_example_if0:if0|mem_if_ddr3_emif_0_example_design_example_if0_p0:p0|mem_if_ddr3_emif_0_example_design_example_if0_p0_memphy:umemphy|mem_if_ddr3_emif_0_example_design_example_if0_p0_read_datapath:uread_datapath|mem_if_ddr3_emif_0_example_design_example_if0_p0_read_valid_selector:read_buffering[7].rd_valid_lfifo_sel[2].uread_valid_selector|lpm_decode:uvalid_select" CBX_FILE_NAME="decode_i6f.tdf"/>
		<CBX_INST_ENTRY INSTANCE_NAME="|mem_if_ddr3_emif_0_example_design_example|mem_if_ddr3_emif_0_example_design_example_if0:if0|mem_if_ddr3_emif_0_example_design_example_if0_p0:p0|mem_if_ddr3_emif_0_example_design_example_if0_p0_memphy:umemphy|mem_if_ddr3_emif_0_example_design_example_if0_p0_read_datapath:uread_datapath|mem_if_ddr3_emif_0_example_design_example_if0_p0_read_valid_selector:read_buffering[7].rd_enable_lfifo_sel[0].uread_valid_full_selector|lpm_decode:uvalid_select" CBX_FILE_NAME="decode_i6f.tdf"/>
		<CBX_INST_ENTRY INSTANCE_NAME="|mem_if_ddr3_emif_0_example_design_example|mem_if_ddr3_emif_0_example_design_example_if0:if0|mem_if_ddr3_emif_0_example_design_example_if0_p0:p0|mem_if_ddr3_emif_0_example_design_example_if0_p0_memphy:umemphy|mem_if_ddr3_emif_0_example_design_example_if0_p0_read_datapath:uread_datapath|mem_if_ddr3_emif_0_example_design_example_if0_p0_read_valid_selector:read_buffering[7].rd_enable_lfifo_sel[1].uread_valid_full_selector|lpm_decode:uvalid_select" CBX_FILE_NAME="decode_i6f.tdf"/>
		<CBX_INST_ENTRY INSTANCE_NAME="|mem_if_ddr3_emif_0_example_design_example|mem_if_ddr3_emif_0_example_design_example_if0:if0|mem_if_ddr3_emif_0_example_design_example_if0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio[2].wdata_buffer_per_dqs_group[0].wdatap_buffer_data_inst|altsyncram:altsyncram_component" CBX_FILE_NAME="altsyncram_da02.tdf"/>
		<CBX_INST_ENTRY INSTANCE_NAME="|mem_if_ddr3_emif_0_example_design_example|mem_if_ddr3_emif_0_example_design_example_if0:if0|mem_if_ddr3_emif_0_example_design_example_if0_p0:p0|mem_if_ddr3_emif_0_example_design_example_if0_p0_memphy:umemphy|mem_if_ddr3_emif_0_example_design_example_if0_p0_new_io_pads:uio_pads|mem_if_ddr3_emif_0_example_design_example_if0_p0_addr_cmd_ldc_pads:uaddr_cmd_pads|altddio_out:clock_gen[0].umem_ck_pad" CBX_FILE_NAME="ddio_out_0se.tdf"/>
		<CBX_INST_ENTRY INSTANCE_NAME="|mem_if_ddr3_emif_0_example_design_example|mem_if_ddr3_emif_0_example_design_example_if0:if0|mem_if_ddr3_emif_0_example_design_example_if0_s0:s0|altera_mem_if_sequencer_cpu_no_ifdef_params_synth_cpu_inst:cpu_inst|altera_mem_if_sequencer_cpu_no_ifdef_params_synth_cpu_inst_register_bank_a_module:altera_mem_if_sequencer_cpu_no_ifdef_params_synth_cpu_inst_register_bank_a|altsyncram:the_altsyncram" CBX_FILE_NAME="altsyncram_e9n1.tdf"/>
		<CBX_INST_ENTRY INSTANCE_NAME="|mem_if_ddr3_emif_0_example_design_example|noc_wrapper:noc|root:root_module|fifo:mem_ben_fifo|altsyncram:fifo_rtl_0" CBX_FILE_NAME="altsyncram_h202.tdf"/>
		<CBX_INST_ENTRY INSTANCE_NAME="|mem_if_ddr3_emif_0_example_design_example|mem_if_ddr3_emif_0_example_design_example_if0:if0|mem_if_ddr3_emif_0_example_design_example_if0_s0:s0|altera_mem_if_sequencer_cpu_no_ifdef_params_synth_cpu_inst:cpu_inst|altera_mem_if_sequencer_cpu_no_ifdef_params_synth_cpu_inst_register_bank_b_module:altera_mem_if_sequencer_cpu_no_ifdef_params_synth_cpu_inst_register_bank_b|altsyncram:the_altsyncram" CBX_FILE_NAME="altsyncram_e9n1.tdf"/>
		<CBX_INST_ENTRY INSTANCE_NAME="|mem_if_ddr3_emif_0_example_design_example|mem_if_ddr3_emif_0_example_design_example_if0:if0|mem_if_ddr3_emif_0_example_design_example_if0_s0:s0|sequencer_reg_file:sequencer_reg_file_inst|altsyncram:altsyncram_component" CBX_FILE_NAME="altsyncram_4n32.tdf"/>
		<CBX_INST_ENTRY INSTANCE_NAME="|mem_if_ddr3_emif_0_example_design_example|mem_if_ddr3_emif_0_example_design_example_if0:if0|mem_if_ddr3_emif_0_example_design_example_if0_s0:s0|rw_manager_ddr3:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|rw_manager_core:rw_mgr_core_inst|rw_manager_read_datapath:read_datapath_i|rw_manager_pattern_fifo:pattern_fifo_i|altsyncram:altsyncram_component" CBX_FILE_NAME="altsyncram_0302.tdf"/>
		<CBX_INST_ENTRY INSTANCE_NAME="|mem_if_ddr3_emif_0_example_design_example|mem_if_ddr3_emif_0_example_design_example_if0:if0|mem_if_ddr3_emif_0_example_design_example_if0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio[7].wdata_buffer_per_dqs_group[0].wdatap_buffer_data_inst|altsyncram:altsyncram_component" CBX_FILE_NAME="altsyncram_da02.tdf"/>
		<CBX_INST_ENTRY INSTANCE_NAME="|mem_if_ddr3_emif_0_example_design_example|mem_if_ddr3_emif_0_example_design_example_if0:if0|mem_if_ddr3_emif_0_example_design_example_if0_s0:s0|altera_mem_if_sequencer_mem_no_ifdef_params:sequencer_mem|altsyncram:the_altsyncram" CBX_FILE_NAME="altsyncram_7er1.tdf"/>
		<CBX_INST_ENTRY INSTANCE_NAME="|mem_if_ddr3_emif_0_example_design_example|mem_if_ddr3_emif_0_example_design_example_if0:if0|mem_if_ddr3_emif_0_example_design_example_if0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio[0].wdata_buffer_per_dqs_group[0].wdatap_buffer_be_inst|altsyncram:altsyncram_component" CBX_FILE_NAME="altsyncram_9702.tdf"/>
		<CBX_INST_ENTRY INSTANCE_NAME="|mem_if_ddr3_emif_0_example_design_example|mem_if_ddr3_emif_0_example_design_example_if0:if0|mem_if_ddr3_emif_0_example_design_example_if0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio[1].wdata_buffer_per_dqs_group[0].wdatap_buffer_data_inst|altsyncram:altsyncram_component" CBX_FILE_NAME="altsyncram_da02.tdf"/>
		<CBX_INST_ENTRY INSTANCE_NAME="|mem_if_ddr3_emif_0_example_design_example|mem_if_ddr3_emif_0_example_design_example_if0:if0|mem_if_ddr3_emif_0_example_design_example_if0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio[1].wdata_buffer_per_dqs_group[0].wdatap_buffer_be_inst|altsyncram:altsyncram_component" CBX_FILE_NAME="altsyncram_9702.tdf"/>
		<CBX_INST_ENTRY INSTANCE_NAME="|mem_if_ddr3_emif_0_example_design_example|mem_if_ddr3_emif_0_example_design_example_if0:if0|mem_if_ddr3_emif_0_example_design_example_if0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio[2].wdata_buffer_per_dqs_group[0].wdatap_buffer_be_inst|altsyncram:altsyncram_component" CBX_FILE_NAME="altsyncram_9702.tdf"/>
		<CBX_INST_ENTRY INSTANCE_NAME="|mem_if_ddr3_emif_0_example_design_example|mem_if_ddr3_emif_0_example_design_example_if0:if0|mem_if_ddr3_emif_0_example_design_example_if0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio[3].wdata_buffer_per_dqs_group[0].wdatap_buffer_data_inst|altsyncram:altsyncram_component" CBX_FILE_NAME="altsyncram_da02.tdf"/>
		<CBX_INST_ENTRY INSTANCE_NAME="|mem_if_ddr3_emif_0_example_design_example|mem_if_ddr3_emif_0_example_design_example_if0:if0|mem_if_ddr3_emif_0_example_design_example_if0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_fifo:errcmd_fifo_inst|scfifo:gen_fifo_instance.scfifo_component" CBX_FILE_NAME="scfifo_jse1.tdf"/>
		<CBX_INST_ENTRY INSTANCE_NAME="|mem_if_ddr3_emif_0_example_design_example|mem_if_ddr3_emif_0_example_design_example_if0:if0|mem_if_ddr3_emif_0_example_design_example_if0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio[4].wdata_buffer_per_dqs_group[0].wdatap_buffer_data_inst|altsyncram:altsyncram_component" CBX_FILE_NAME="altsyncram_da02.tdf"/>
		<CBX_INST_ENTRY INSTANCE_NAME="|mem_if_ddr3_emif_0_example_design_example|mem_if_ddr3_emif_0_example_design_example_if0:if0|mem_if_ddr3_emif_0_example_design_example_if0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio[4].wdata_buffer_per_dqs_group[0].wdatap_buffer_be_inst|altsyncram:altsyncram_component" CBX_FILE_NAME="altsyncram_9702.tdf"/>
		<CBX_INST_ENTRY INSTANCE_NAME="|mem_if_ddr3_emif_0_example_design_example|mem_if_ddr3_emif_0_example_design_example_if0:if0|mem_if_ddr3_emif_0_example_design_example_if0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio[5].wdata_buffer_per_dqs_group[0].wdatap_buffer_data_inst|altsyncram:altsyncram_component" CBX_FILE_NAME="altsyncram_da02.tdf"/>
		<CBX_INST_ENTRY INSTANCE_NAME="|mem_if_ddr3_emif_0_example_design_example|mem_if_ddr3_emif_0_example_design_example_if0:if0|mem_if_ddr3_emif_0_example_design_example_if0_dmaster:dmaster|altera_avalon_sc_fifo:fifo|altsyncram:mem_rtl_0" CBX_FILE_NAME="altsyncram_8er1.tdf"/>
		<CBX_INST_ENTRY INSTANCE_NAME="|mem_if_ddr3_emif_0_example_design_example|mem_if_ddr3_emif_0_example_design_example_if0:if0|mem_if_ddr3_emif_0_example_design_example_if0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio[6].wdata_buffer_per_dqs_group[0].wdatap_buffer_data_inst|altsyncram:altsyncram_component" CBX_FILE_NAME="altsyncram_da02.tdf"/>
		<CBX_INST_ENTRY INSTANCE_NAME="|mem_if_ddr3_emif_0_example_design_example|mem_if_ddr3_emif_0_example_design_example_if0:if0|mem_if_ddr3_emif_0_example_design_example_if0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio[6].wdata_buffer_per_dqs_group[0].wdatap_buffer_be_inst|altsyncram:altsyncram_component" CBX_FILE_NAME="altsyncram_9702.tdf"/>
		<CBX_INST_ENTRY INSTANCE_NAME="|mem_if_ddr3_emif_0_example_design_example|noc_wrapper:noc|root:root_module|fifo:mem_data_fifo|altsyncram:fifo_rtl_0" CBX_FILE_NAME="altsyncram_svv1.tdf"/>
	</PROJECT>
</LOG_ROOT>
