<!DOCTYPE html>
<html>
<head>
<meta http-equiv="Content-Type" content="text/html; charset=UTF-8">
<meta name="Author" content="<username>"> <meta name="GENERATOR" content="urg/version [en] (platform name) [urg]">
<title>Unified Coverage Report :: Module :: ana_misc_reg_cdn_sd1000_t16ffc_01_vc176_2xa1xd3xe2y2r</title>
<link type="text/css" rel="stylesheet" href="css/.urg.css">
<link type="text/css" rel="stylesheet" href="css/.layout.css">
<link type="text/css" rel="stylesheet" href="css/.breadcrumb.css">
<script type="text/javascript" src="js/.jquery.js"></script>
<script type="text/javascript" src="js/.jquery-ui.js"></script>
<script type="text/javascript" src="js/.sortable.js"></script>
<script type="text/javascript" src="js/.layout.js"></script>
<script type="text/javascript" src="js/.breadcrumb.js"></script>
<script type="text/javascript">
var layout, westLayout, centerLayout;
$(document).ready(function () {
  if ($("#north-bread-crumb")) {
    $("#north-bread-crumb").jBreadCrumb({easing:'swing'})
  }
  layout = $("body").layout({ 
    resizable: true,
    spacing_open: 4,
    spacing_closed: 4,
    north: {
      size: 76
    },
    south: {
      size: 45,
      initClosed: true
    },
    west: {
      size: 500,
      resizable: true,
      initClosed: false
    }
  });
  centerLayout = $('div.ui-layout-center').layout({
    north__paneSelector: ".ui-layout-center-inner-north",
    center__paneSelector: ".ui-layout-center-inner-center", 
    north__size: 50,
    spacing_open: 4,
    spacing_closed: 4
  });
});
</script>
</head>
<body onLoad="initPage();"><div class="ui-layout-north">
<div class="logo"></div>
<center class="pagetitle">Module Definition</center>
<div align="center"><a href="dashboard.html" ><b>dashboard</b></a> | <a href="hierarchy.html" ><b>hierarchy</b></a> | <a href="modlist.html" ><b>modlist</b></a> | groups | <a href="tests.html" ><b>tests</b></a> | <a href="asserts.html" ><b>asserts</b></a></div>

</div>
<div class="ui-layout-west">
<div name='tag_ana_misc_reg_cdn_sd1000_t16ffc_01_vc176_2xa1xd3xe2y2r'>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module : <a href="#"  onclick="showContent('tag_ana_misc_reg_cdn_sd1000_t16ffc_01_vc176_2xa1xd3xe2y2r')">ana_misc_reg_cdn_sd1000_t16ffc_01_vc176_2xa1xd3xe2y2r</a></span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s1 cl rt"> 11.21</td>
<td class="s2 cl rt"><a href="mod1622.html#Line" > 25.27</a></td>
<td class="s1 cl rt"><a href="mod1622.html#Cond" > 16.67</a></td>
<td class="s0 cl rt"><a href="mod1622.html#Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt"><a href="mod1622.html#Branch" >  2.90</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<span class=repname>Source File(s) : </span>
<br clear=all>
<a href="javascript:void(0);"  onclick="openSrcFile('/nfs_project/gemini/DV/nadeem/dv/night_reg/gemini/design/ip/USB//phy_behav/cdn_sd1000_t16ffc_01_vc176_2xa1xd3xe2y2r.sv')">/nfs_project/gemini/DV/nadeem/dv/night_reg/gemini/design/ip/USB//phy_behav/cdn_sd1000_t16ffc_01_vc176_2xa1xd3xe2y2r.sv</a><br clear=all>
<br clear=all>
<span class=repname>Module self-instances :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="wht cl wordwrap"><a href="mod1622.html#inst_tag_199850"  onclick="showContent('inst_tag_199850')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_CORE_UTMI_PHY.U_CDN_SD1000_T16FFC_01_VC176_2XA1XD3XE2Y2R.c_udc_dvdd_sw_top.c_udc_test_top.c_test_regs.ana_misc_reg_inst</a></td>
<td class="s1 cl rt"> 11.21</td>
<td class="s2 cl rt"><a href="mod1622.html#Line" > 25.27</a></td>
<td class="s1 cl rt"><a href="mod1622.html#Cond" > 16.67</a></td>
<td class="s0 cl rt"><a href="mod1622.html#Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt"><a href="mod1622.html#Branch" >  2.90</a></td>
<td class="wht cl rt"></td>
</tr></table></div>
</div>
<br clear=all>
<div name='tag_ana_misc_reg_cdn_sd1000_t16ffc_01_vc176_2xa1xd3xe2y2r'>
<hr>
<a name="inst_tag_199850"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy4.html#tag_urg_inst_199850" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_CORE_UTMI_PHY.U_CDN_SD1000_T16FFC_01_VC176_2XA1XD3XE2Y2R.c_udc_dvdd_sw_top.c_udc_test_top.c_test_regs.ana_misc_reg_inst</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s1 cl rt"> 11.21</td>
<td class="s2 cl rt"><a href="mod1622.html#Line" > 25.27</a></td>
<td class="s1 cl rt"><a href="mod1622.html#Cond" > 16.67</a></td>
<td class="s0 cl rt"><a href="mod1622.html#Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt"><a href="mod1622.html#Branch" >  2.90</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s1 cl rt"> 11.21</td>
<td class="s2 cl rt"> 25.27</td>
<td class="s1 cl rt"> 16.67</td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  2.90</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s2 cl rt"> 26.06</td>
<td class="s6 cl rt"> 64.29</td>
<td class="s1 cl rt"> 11.11</td>
<td class="s0 cl rt">  0.25</td>
<td class="wht cl rt"></td>
<td class="s2 cl rt"> 28.57</td>
<td class="wht cl rt"></td>
<td><a href="mod1380.html#inst_tag_170293" >c_test_regs</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td colspan=8>no children</td>
</tr></table><br clear=all>
</div>
</div>
<hr>
Since this is the module's only instance, the coverage report is the same as for the module.</div>
<div class="ui-layout-center">
<div class="ui-layout-center-inner-center">
<div name='tag_ana_misc_reg_cdn_sd1000_t16ffc_01_vc176_2xa1xd3xe2y2r'>
<a name="Line"></a>
Line Coverage for Module : <a href="mod1622.html" >ana_misc_reg_cdn_sd1000_t16ffc_01_vc176_2xa1xd3xe2y2r</a><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s2"><td class="lf">TOTAL</td><td></td><td>91</td><td>23</td><td>25.27</td></tr>
<tr class="s3"><td class="lf">ALWAYS</td><td>1534</td><td>63</td><td>21</td><td>33.33</td></tr>
<tr class="s0"><td class="lf">ALWAYS</td><td>1648</td><td>28</td><td>2</td><td>7.14</td></tr>
</table>
<pre class="code"><br clear=all>
1533                    begin
1534       1/1          if(!PRESETn)
1535                      begin
1536       1/1              AFE_BG_REG0_bg_ana_reg0            &lt;= AFE_BG_REG0_bg_ana_reg0_BIT_RESET;
1537       1/1              AFE_BG_REG1_bg_ana_reg1            &lt;= AFE_BG_REG1_bg_ana_reg1_BIT_RESET;
1538       1/1              AFE_BG_REG2_bg_ana_reg2            &lt;= AFE_BG_REG2_bg_ana_reg2_BIT_RESET;
1539       1/1              AFE_BG_REG3_bg_ana_reg3            &lt;= AFE_BG_REG3_bg_ana_reg3_BIT_RESET;
1540       1/1              AFE_CALIB_REG0_calib_ana_reg0      &lt;= AFE_CALIB_REG0_calib_ana_reg0_BIT_RESET;
1541       1/1              AFE_BC_REG0_bc_ana_reg0            &lt;= AFE_BC_REG0_bc_ana_reg0_BIT_RESET;
1542       1/1              AFE_BC_REG1_bc_ana_reg1            &lt;= AFE_BC_REG1_bc_ana_reg1_BIT_RESET;
1543       1/1              AFE_BC_REG2_bc_ana_reg2            &lt;= AFE_BC_REG2_bc_ana_reg2_BIT_RESET;
1544       1/1              AFE_BC_REG3_bc_ana_reg3            &lt;= AFE_BC_REG3_bc_ana_reg3_BIT_RESET;
1545       1/1              AFE_BC_REG4_bc_ana_reg4            &lt;= AFE_BC_REG4_bc_ana_reg4_BIT_RESET;
1546       1/1              AFE_BC_REG5_bc_ana_reg5            &lt;= AFE_BC_REG5_bc_ana_reg5_BIT_RESET;
1547       1/1              AFE_BC_REG6_bc_ana_reg6            &lt;= AFE_BC_REG6_bc_ana_reg6_BIT_RESET;
1548       1/1              AFE_PLL_REG0_afe_pll_reg0          &lt;= AFE_PLL_REG0_afe_pll_reg0_BIT_RESET;
1549       1/1              AFE_PLL_REG1_afe_pll_reg1          &lt;= AFE_PLL_REG1_afe_pll_reg1_BIT_RESET;
1550       1/1              AFE_PLL_REG2_afe_pll_reg2          &lt;= AFE_PLL_REG2_afe_pll_reg2_BIT_RESET;
1551       1/1              AFE_PLL_REG3_afe_pll_reg3          &lt;= AFE_PLL_REG3_afe_pll_reg3_BIT_RESET;
1552       1/1              AFE_PLL_REG4_afe_pll_reg4          &lt;= AFE_PLL_REG4_afe_pll_reg4_BIT_RESET;
1553       1/1              AFE_PLL_REG5_afe_pll_reg5          &lt;= AFE_PLL_REG5_afe_pll_reg5_BIT_RESET;
1554       1/1              AFE_UNUSED_REG2_unused             &lt;= AFE_UNUSED_REG2_unused_BIT_RESET;
1555       1/1              AFE_UNUSED_REG3_unused             &lt;= AFE_UNUSED_REG3_unused_BIT_RESET;
1556                      end
1557                    else  
1558                      begin
1559       <font color = "red">0/1     ==>      if ((PSELx == 1'b1) &amp;&amp; (PWRITE == 1'b1) )</font>
1560                        begin  
1561       <font color = "red">0/1     ==>        case (PADDR[7:0])</font>
1562                            AFE_BG_REG0_REG_OFFSET[7:0]:
1563       <font color = "red">0/1     ==>            if (PENABLE == 1'b1) begin</font>
1564       <font color = "red">0/1     ==>              AFE_BG_REG0_bg_ana_reg0[7:0] &lt;= PWDATA[7:0];</font>
1565                              end
                   <font color = "red">==>  MISSING_ELSE</font>
1566                            AFE_BG_REG1_REG_OFFSET[7:0]:
1567       <font color = "red">0/1     ==>            if (PENABLE == 1'b1) begin</font>
1568       <font color = "red">0/1     ==>              AFE_BG_REG1_bg_ana_reg1[7:0] &lt;= PWDATA[7:0];</font>
1569                              end
                   <font color = "red">==>  MISSING_ELSE</font>
1570                            AFE_BG_REG2_REG_OFFSET[7:0]:
1571       <font color = "red">0/1     ==>            if (PENABLE == 1'b1) begin</font>
1572       <font color = "red">0/1     ==>              AFE_BG_REG2_bg_ana_reg2[7:0] &lt;= PWDATA[7:0];</font>
1573                              end
                   <font color = "red">==>  MISSING_ELSE</font>
1574                            AFE_BG_REG3_REG_OFFSET[7:0]:
1575       <font color = "red">0/1     ==>            if (PENABLE == 1'b1) begin</font>
1576       <font color = "red">0/1     ==>              AFE_BG_REG3_bg_ana_reg3[7:0] &lt;= PWDATA[7:0];</font>
1577                              end
                   <font color = "red">==>  MISSING_ELSE</font>
1578                            AFE_CALIB_REG0_REG_OFFSET[7:0]:
1579       <font color = "red">0/1     ==>            if (PENABLE == 1'b1) begin</font>
1580       <font color = "red">0/1     ==>              AFE_CALIB_REG0_calib_ana_reg0[7:0] &lt;= PWDATA[7:0];</font>
1581                              end
                   <font color = "red">==>  MISSING_ELSE</font>
1582                            AFE_BC_REG0_REG_OFFSET[7:0]:
1583       <font color = "red">0/1     ==>            if (PENABLE == 1'b1) begin</font>
1584       <font color = "red">0/1     ==>              AFE_BC_REG0_bc_ana_reg0[7:0] &lt;= PWDATA[7:0];</font>
1585                              end
                   <font color = "red">==>  MISSING_ELSE</font>
1586                            AFE_BC_REG1_REG_OFFSET[7:0]:
1587       <font color = "red">0/1     ==>            if (PENABLE == 1'b1) begin</font>
1588       <font color = "red">0/1     ==>              AFE_BC_REG1_bc_ana_reg1[7:0] &lt;= PWDATA[7:0];</font>
1589                              end
                   <font color = "red">==>  MISSING_ELSE</font>
1590                            AFE_BC_REG2_REG_OFFSET[7:0]:
1591       <font color = "red">0/1     ==>            if (PENABLE == 1'b1) begin</font>
1592       <font color = "red">0/1     ==>              AFE_BC_REG2_bc_ana_reg2[7:0] &lt;= PWDATA[7:0];</font>
1593                              end
                   <font color = "red">==>  MISSING_ELSE</font>
1594                            AFE_BC_REG3_REG_OFFSET[7:0]:
1595       <font color = "red">0/1     ==>            if (PENABLE == 1'b1) begin</font>
1596       <font color = "red">0/1     ==>              AFE_BC_REG3_bc_ana_reg3[7:0] &lt;= PWDATA[7:0];</font>
1597                              end
                   <font color = "red">==>  MISSING_ELSE</font>
1598                            AFE_BC_REG4_REG_OFFSET[7:0]:
1599       <font color = "red">0/1     ==>            if (PENABLE == 1'b1) begin</font>
1600       <font color = "red">0/1     ==>              AFE_BC_REG4_bc_ana_reg4[7:0] &lt;= PWDATA[7:0];</font>
1601                              end
                   <font color = "red">==>  MISSING_ELSE</font>
1602                            AFE_BC_REG5_REG_OFFSET[7:0]:
1603       <font color = "red">0/1     ==>            if (PENABLE == 1'b1) begin</font>
1604       <font color = "red">0/1     ==>              AFE_BC_REG5_bc_ana_reg5[7:0] &lt;= PWDATA[7:0];</font>
1605                              end
                   <font color = "red">==>  MISSING_ELSE</font>
1606                            AFE_BC_REG6_REG_OFFSET[7:0]:
1607       <font color = "red">0/1     ==>            if (PENABLE == 1'b1) begin</font>
1608       <font color = "red">0/1     ==>              AFE_BC_REG6_bc_ana_reg6[7:0] &lt;= PWDATA[7:0];</font>
1609                              end
                   <font color = "red">==>  MISSING_ELSE</font>
1610                            AFE_PLL_REG0_REG_OFFSET[7:0]:
1611       <font color = "red">0/1     ==>            if (PENABLE == 1'b1) begin</font>
1612       <font color = "red">0/1     ==>              AFE_PLL_REG0_afe_pll_reg0[7:0] &lt;= PWDATA[7:0];</font>
1613                              end
                   <font color = "red">==>  MISSING_ELSE</font>
1614                            AFE_PLL_REG1_REG_OFFSET[7:0]:
1615       <font color = "red">0/1     ==>            if (PENABLE == 1'b1) begin</font>
1616       <font color = "red">0/1     ==>              AFE_PLL_REG1_afe_pll_reg1[7:0] &lt;= PWDATA[7:0];</font>
1617                              end
                   <font color = "red">==>  MISSING_ELSE</font>
1618                            AFE_PLL_REG2_REG_OFFSET[7:0]:
1619       <font color = "red">0/1     ==>            if (PENABLE == 1'b1) begin</font>
1620       <font color = "red">0/1     ==>              AFE_PLL_REG2_afe_pll_reg2[7:0] &lt;= PWDATA[7:0];</font>
1621                              end
                   <font color = "red">==>  MISSING_ELSE</font>
1622                            AFE_PLL_REG3_REG_OFFSET[7:0]:
1623       <font color = "red">0/1     ==>            if (PENABLE == 1'b1) begin</font>
1624       <font color = "red">0/1     ==>              AFE_PLL_REG3_afe_pll_reg3[7:0] &lt;= PWDATA[7:0];</font>
1625                              end
                   <font color = "red">==>  MISSING_ELSE</font>
1626                            AFE_PLL_REG4_REG_OFFSET[7:0]:
1627       <font color = "red">0/1     ==>            if (PENABLE == 1'b1) begin</font>
1628       <font color = "red">0/1     ==>              AFE_PLL_REG4_afe_pll_reg4[7:0] &lt;= PWDATA[7:0];</font>
1629                              end
                   <font color = "red">==>  MISSING_ELSE</font>
1630                            AFE_PLL_REG5_REG_OFFSET[7:0]:
1631       <font color = "red">0/1     ==>            if (PENABLE == 1'b1) begin</font>
1632       <font color = "red">0/1     ==>              AFE_PLL_REG5_afe_pll_reg5[7:0] &lt;= PWDATA[7:0];</font>
1633                              end
                   <font color = "red">==>  MISSING_ELSE</font>
1634                            AFE_UNUSED_REG2_REG_OFFSET[7:0]:
1635       <font color = "red">0/1     ==>            if (PENABLE == 1'b1) begin</font>
1636       <font color = "red">0/1     ==>              AFE_UNUSED_REG2_unused[7:0] &lt;= PWDATA[7:0];</font>
1637                              end
                   <font color = "red">==>  MISSING_ELSE</font>
1638                            AFE_UNUSED_REG3_REG_OFFSET[7:0]:
1639       <font color = "red">0/1     ==>            if (PENABLE == 1'b1) begin</font>
1640       <font color = "red">0/1     ==>              AFE_UNUSED_REG3_unused[7:0] &lt;= PWDATA[7:0];</font>
1641                              end
                   <font color = "red">==>  MISSING_ELSE</font>
                   <font color = "red">==>  MISSING_DEFAULT</font>
1642                            endcase
1643                        end  
                   <font color = "red">==>  MISSING_ELSE</font>
1644                      end  
1645                    end  
1646                    always @(*)
1647                    begin
1648       1/1            PRDATA[7:0] = 8'h0;
1649       1/1              if ((PSELx == 1'b1) &amp;&amp; (PWRITE == 1'b0))
1650                        begin
1651       <font color = "red">0/1     ==>        case (PADDR[7:0])</font>
1652                            AFE_BG_REG0_REG_OFFSET[7:0]: begin
1653       <font color = "red">0/1     ==>            PRDATA[7:0] = AFE_BG_REG0_bg_ana_reg0[7:0];</font>
1654                            end
1655                            AFE_BG_REG1_REG_OFFSET[7:0]: begin
1656       <font color = "red">0/1     ==>            PRDATA[7:0] = AFE_BG_REG1_bg_ana_reg1[7:0];</font>
1657                            end
1658                            AFE_BG_REG2_REG_OFFSET[7:0]: begin
1659       <font color = "red">0/1     ==>            PRDATA[7:0] = AFE_BG_REG2_bg_ana_reg2[7:0];</font>
1660                            end
1661                            AFE_BG_REG3_REG_OFFSET[7:0]: begin
1662       <font color = "red">0/1     ==>            PRDATA[7:0] = AFE_BG_REG3_bg_ana_reg3[7:0];</font>
1663                            end
1664                            AFE_CALIB_REG0_REG_OFFSET[7:0]: begin
1665       <font color = "red">0/1     ==>            PRDATA[7:0] = AFE_CALIB_REG0_calib_ana_reg0[7:0];</font>
1666                            end
1667                            AFE_BC_REG0_REG_OFFSET[7:0]: begin
1668       <font color = "red">0/1     ==>            PRDATA[7:0] = AFE_BC_REG0_bc_ana_reg0[7:0];</font>
1669                            end
1670                            AFE_BC_REG1_REG_OFFSET[7:0]: begin
1671       <font color = "red">0/1     ==>            PRDATA[7:0] = AFE_BC_REG1_bc_ana_reg1[7:0];</font>
1672                            end
1673                            AFE_BC_REG2_REG_OFFSET[7:0]: begin
1674       <font color = "red">0/1     ==>            PRDATA[7:0] = AFE_BC_REG2_bc_ana_reg2[7:0];</font>
1675                            end
1676                            AFE_BC_REG3_REG_OFFSET[7:0]: begin
1677       <font color = "red">0/1     ==>            PRDATA[7:0] = AFE_BC_REG3_bc_ana_reg3[7:0];</font>
1678                            end
1679                            AFE_BC_REG4_REG_OFFSET[7:0]: begin
1680       <font color = "red">0/1     ==>            PRDATA[7:0] = AFE_BC_REG4_bc_ana_reg4[7:0];</font>
1681                            end
1682                            AFE_BC_REG5_REG_OFFSET[7:0]: begin
1683       <font color = "red">0/1     ==>            PRDATA[7:0] = AFE_BC_REG5_bc_ana_reg5[7:0];</font>
1684                            end
1685                            AFE_BC_REG6_REG_OFFSET[7:0]: begin
1686       <font color = "red">0/1     ==>            PRDATA[7:0] = AFE_BC_REG6_bc_ana_reg6[7:0];</font>
1687                            end
1688                            AFE_PLL_REG0_REG_OFFSET[7:0]: begin
1689       <font color = "red">0/1     ==>            PRDATA[7:0] = AFE_PLL_REG0_afe_pll_reg0[7:0];</font>
1690                            end
1691                            AFE_PLL_REG1_REG_OFFSET[7:0]: begin
1692       <font color = "red">0/1     ==>            PRDATA[7:0] = AFE_PLL_REG1_afe_pll_reg1[7:0];</font>
1693                            end
1694                            AFE_PLL_REG2_REG_OFFSET[7:0]: begin
1695       <font color = "red">0/1     ==>            PRDATA[7:0] = AFE_PLL_REG2_afe_pll_reg2[7:0];</font>
1696                            end
1697                            AFE_PLL_REG3_REG_OFFSET[7:0]: begin
1698       <font color = "red">0/1     ==>            PRDATA[7:0] = AFE_PLL_REG3_afe_pll_reg3[7:0];</font>
1699                            end
1700                            AFE_PLL_REG4_REG_OFFSET[7:0]: begin
1701       <font color = "red">0/1     ==>            PRDATA[7:0] = AFE_PLL_REG4_afe_pll_reg4[7:0];</font>
1702                            end
1703                            AFE_PLL_REG5_REG_OFFSET[7:0]: begin
1704       <font color = "red">0/1     ==>            PRDATA[7:0] = AFE_PLL_REG5_afe_pll_reg5[7:0];</font>
1705                            end
1706                            AFE_BG_REG4_REG_OFFSET[7:0]: begin
1707       <font color = "red">0/1     ==>            PRDATA[7:0] = AFE_BG_REG4_bg_ana_reg4_IN[7:0];</font>
1708                            end
1709                            AFE_CALIB_REG1_REG_OFFSET[7:0]: begin
1710       <font color = "red">0/1     ==>            PRDATA[7:0] = AFE_CALIB_REG1_calib_ana_reg1_IN[7:0];</font>
1711                            end
1712                            AFE_BC_REG7_REG_OFFSET[7:0]: begin
1713       <font color = "red">0/1     ==>            PRDATA[7:0] = AFE_BC_REG7_bc_ana_reg7_IN[7:0];</font>
1714                            end
1715                            AFE_PLL_REG6_REG_OFFSET[7:0]: begin
1716       <font color = "red">0/1     ==>            PRDATA[7:0] = AFE_PLL_REG6_pll_ana_reg6_IN[7:0];</font>
1717                            end
1718                            AFE_UNUSED_REG2_REG_OFFSET[7:0]: begin
1719       <font color = "red">0/1     ==>            PRDATA[7:0] = AFE_UNUSED_REG2_unused[7:0];</font>
1720                            end
1721                            AFE_UNUSED_REG3_REG_OFFSET[7:0]: begin
1722       <font color = "red">0/1     ==>            PRDATA[7:0] = AFE_UNUSED_REG3_unused[7:0];</font>
1723                            end
1724                           default:
1725       <font color = "red">0/1     ==>            PRDATA = 8'h0;</font>
1726                          endcase
1727                        end  
                        MISSING_ELSE
</pre>
<hr>
<a name="Cond"></a>
Cond Coverage for Module : <a href="mod1622.html" >ana_misc_reg_cdn_sd1000_t16ffc_01_vc176_2xa1xd3xe2y2r</a><br clear=all>
<table class="noborder">
<col width="122">
<col span="3" width="82">
<tr><th></th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s1"><td class="lf">Conditions</td><td>6</td><td>1</td><td>16.67</td></tr>
<tr class="s1"><td class="lf">Logical</td><td>6</td><td>1</td><td>16.67</td></tr>
<tr class="wht"><td class="lf">Non-Logical</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">Event</td><td>0</td><td>0</td><td></td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       1559
 EXPRESSION ((PSELx == 1'b1) &amp;&amp; (PWRITE == 1'b1))
             -------1-------    --------2-------
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       1649
 EXPRESSION ((PSELx == 1'b1) &amp;&amp; (PWRITE == 1'b0))
             -------1-------    --------2-------
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td>1</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<hr>
<a name="Toggle"></a>
Toggle Coverage for Module : <a href="mod1622.html" >ana_misc_reg_cdn_sd1000_t16ffc_01_vc176_2xa1xd3xe2y2r</a><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s0">
<td>Totals</td>
<td class="rt">32</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td>Total Bits</td>
<td class="rt">442</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td nowrap>Total Bits 0->1</td>
<td class="rt">221</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td nowrap>Total Bits 1->0</td>
<td class="rt">221</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s0">
<td>Ports</td>
<td class="rt">32</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td>Port Bits</td>
<td class="rt">442</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td nowrap>Port Bits 0->1</td>
<td class="rt">221</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td nowrap>Port Bits 1->0</td>
<td class="rt">221</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>PRDATA[7:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>PADDR[7:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>PWDATA[7:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>PWRITE</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>PSELx</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>PENABLE</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>PCLK</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>PRESETn</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>AFE_BG_REG0_bg_ana_reg0_OUT[7:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>AFE_BG_REG1_bg_ana_reg1_OUT[7:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>AFE_BG_REG2_bg_ana_reg2_OUT[7:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>AFE_BG_REG3_bg_ana_reg3_OUT[7:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>AFE_CALIB_REG0_calib_ana_reg0_OUT[7:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>AFE_BC_REG0_bc_ana_reg0_OUT[7:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>AFE_BC_REG1_bc_ana_reg1_OUT[7:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>AFE_BC_REG2_bc_ana_reg2_OUT[7:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>AFE_BC_REG3_bc_ana_reg3_OUT[7:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>AFE_BC_REG4_bc_ana_reg4_OUT[7:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>AFE_BC_REG5_bc_ana_reg5_OUT[7:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>AFE_BC_REG6_bc_ana_reg6_OUT[7:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>AFE_PLL_REG0_afe_pll_reg0_OUT[7:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>AFE_PLL_REG1_afe_pll_reg1_OUT[7:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>AFE_PLL_REG2_afe_pll_reg2_OUT[7:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>AFE_PLL_REG3_afe_pll_reg3_OUT[7:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>AFE_PLL_REG4_afe_pll_reg4_OUT[7:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>AFE_PLL_REG5_afe_pll_reg5_OUT[7:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>AFE_BG_REG4_bg_ana_reg4_IN[7:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>AFE_CALIB_REG1_calib_ana_reg1_IN[7:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>AFE_BC_REG7_bc_ana_reg7_IN[7:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>AFE_PLL_REG6_pll_ana_reg6_IN[7:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>AFE_UNUSED_REG2_unused_OUT[7:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>AFE_UNUSED_REG3_unused_OUT[7:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<hr>
<a name="Branch"></a>
Branch Coverage for Module : <a href="mod1622.html" >ana_misc_reg_cdn_sd1000_t16ffc_01_vc176_2xa1xd3xe2y2r</a><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s0">
<td>Branches</td>
<td></td>
<td class="rt">69</td>
<td class="rt">2</td>
<td class="rt">2.90  </td>
</tr><tr class="s0">
<td>IF</td>
<td class="rt">1534</td>
<td class="rt">43</td>
<td class="rt">1</td>
<td class="rt">2.33  </td>
</tr><tr class="s0">
<td>IF</td>
<td class="rt">1649</td>
<td class="rt">26</td>
<td class="rt">1</td>
<td class="rt">3.85  </td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
1534       if(!PRESETn)
           <font color = "red">-1-</font>  
1535         begin
1536           AFE_BG_REG0_bg_ana_reg0            <= AFE_BG_REG0_bg_ana_reg0_BIT_RESET;
           <font color = "green">    ==></font>
1537           AFE_BG_REG1_bg_ana_reg1            <= AFE_BG_REG1_bg_ana_reg1_BIT_RESET;
1538           AFE_BG_REG2_bg_ana_reg2            <= AFE_BG_REG2_bg_ana_reg2_BIT_RESET;
1539           AFE_BG_REG3_bg_ana_reg3            <= AFE_BG_REG3_bg_ana_reg3_BIT_RESET;
1540           AFE_CALIB_REG0_calib_ana_reg0      <= AFE_CALIB_REG0_calib_ana_reg0_BIT_RESET;
1541           AFE_BC_REG0_bc_ana_reg0            <= AFE_BC_REG0_bc_ana_reg0_BIT_RESET;
1542           AFE_BC_REG1_bc_ana_reg1            <= AFE_BC_REG1_bc_ana_reg1_BIT_RESET;
1543           AFE_BC_REG2_bc_ana_reg2            <= AFE_BC_REG2_bc_ana_reg2_BIT_RESET;
1544           AFE_BC_REG3_bc_ana_reg3            <= AFE_BC_REG3_bc_ana_reg3_BIT_RESET;
1545           AFE_BC_REG4_bc_ana_reg4            <= AFE_BC_REG4_bc_ana_reg4_BIT_RESET;
1546           AFE_BC_REG5_bc_ana_reg5            <= AFE_BC_REG5_bc_ana_reg5_BIT_RESET;
1547           AFE_BC_REG6_bc_ana_reg6            <= AFE_BC_REG6_bc_ana_reg6_BIT_RESET;
1548           AFE_PLL_REG0_afe_pll_reg0          <= AFE_PLL_REG0_afe_pll_reg0_BIT_RESET;
1549           AFE_PLL_REG1_afe_pll_reg1          <= AFE_PLL_REG1_afe_pll_reg1_BIT_RESET;
1550           AFE_PLL_REG2_afe_pll_reg2          <= AFE_PLL_REG2_afe_pll_reg2_BIT_RESET;
1551           AFE_PLL_REG3_afe_pll_reg3          <= AFE_PLL_REG3_afe_pll_reg3_BIT_RESET;
1552           AFE_PLL_REG4_afe_pll_reg4          <= AFE_PLL_REG4_afe_pll_reg4_BIT_RESET;
1553           AFE_PLL_REG5_afe_pll_reg5          <= AFE_PLL_REG5_afe_pll_reg5_BIT_RESET;
1554           AFE_UNUSED_REG2_unused             <= AFE_UNUSED_REG2_unused_BIT_RESET;
1555           AFE_UNUSED_REG3_unused             <= AFE_UNUSED_REG3_unused_BIT_RESET;
1556         end
1557       else  
1558         begin
1559           if ((PSELx == 1'b1) && (PWRITE == 1'b1) )
               <font color = "red">-2-</font>  
1560           begin  
1561             case (PADDR[7:0])
                 <font color = "red">-3-</font>  
1562               AFE_BG_REG0_REG_OFFSET[7:0]:
1563                 if (PENABLE == 1'b1) begin
                     <font color = "red">-4-</font>  
1564                   AFE_BG_REG0_bg_ana_reg0[7:0] <= PWDATA[7:0];
           <font color = "red">            ==></font>
1565                 end
                     MISSING_ELSE
           <font color = "red">          ==></font>
1566               AFE_BG_REG1_REG_OFFSET[7:0]:
1567                 if (PENABLE == 1'b1) begin
                     <font color = "red">-5-</font>  
1568                   AFE_BG_REG1_bg_ana_reg1[7:0] <= PWDATA[7:0];
           <font color = "red">            ==></font>
1569                 end
                     MISSING_ELSE
           <font color = "red">          ==></font>
1570               AFE_BG_REG2_REG_OFFSET[7:0]:
1571                 if (PENABLE == 1'b1) begin
                     <font color = "red">-6-</font>  
1572                   AFE_BG_REG2_bg_ana_reg2[7:0] <= PWDATA[7:0];
           <font color = "red">            ==></font>
1573                 end
                     MISSING_ELSE
           <font color = "red">          ==></font>
1574               AFE_BG_REG3_REG_OFFSET[7:0]:
1575                 if (PENABLE == 1'b1) begin
                     <font color = "red">-7-</font>  
1576                   AFE_BG_REG3_bg_ana_reg3[7:0] <= PWDATA[7:0];
           <font color = "red">            ==></font>
1577                 end
                     MISSING_ELSE
           <font color = "red">          ==></font>
1578               AFE_CALIB_REG0_REG_OFFSET[7:0]:
1579                 if (PENABLE == 1'b1) begin
                     <font color = "red">-8-</font>  
1580                   AFE_CALIB_REG0_calib_ana_reg0[7:0] <= PWDATA[7:0];
           <font color = "red">            ==></font>
1581                 end
                     MISSING_ELSE
           <font color = "red">          ==></font>
1582               AFE_BC_REG0_REG_OFFSET[7:0]:
1583                 if (PENABLE == 1'b1) begin
                     <font color = "red">-9-</font>  
1584                   AFE_BC_REG0_bc_ana_reg0[7:0] <= PWDATA[7:0];
           <font color = "red">            ==></font>
1585                 end
                     MISSING_ELSE
           <font color = "red">          ==></font>
1586               AFE_BC_REG1_REG_OFFSET[7:0]:
1587                 if (PENABLE == 1'b1) begin
                     <font color = "red">-10-</font>  
1588                   AFE_BC_REG1_bc_ana_reg1[7:0] <= PWDATA[7:0];
           <font color = "red">            ==></font>
1589                 end
                     MISSING_ELSE
           <font color = "red">          ==></font>
1590               AFE_BC_REG2_REG_OFFSET[7:0]:
1591                 if (PENABLE == 1'b1) begin
                     <font color = "red">-11-</font>  
1592                   AFE_BC_REG2_bc_ana_reg2[7:0] <= PWDATA[7:0];
           <font color = "red">            ==></font>
1593                 end
                     MISSING_ELSE
           <font color = "red">          ==></font>
1594               AFE_BC_REG3_REG_OFFSET[7:0]:
1595                 if (PENABLE == 1'b1) begin
                     <font color = "red">-12-</font>  
1596                   AFE_BC_REG3_bc_ana_reg3[7:0] <= PWDATA[7:0];
           <font color = "red">            ==></font>
1597                 end
                     MISSING_ELSE
           <font color = "red">          ==></font>
1598               AFE_BC_REG4_REG_OFFSET[7:0]:
1599                 if (PENABLE == 1'b1) begin
                     <font color = "red">-13-</font>  
1600                   AFE_BC_REG4_bc_ana_reg4[7:0] <= PWDATA[7:0];
           <font color = "red">            ==></font>
1601                 end
                     MISSING_ELSE
           <font color = "red">          ==></font>
1602               AFE_BC_REG5_REG_OFFSET[7:0]:
1603                 if (PENABLE == 1'b1) begin
                     <font color = "red">-14-</font>  
1604                   AFE_BC_REG5_bc_ana_reg5[7:0] <= PWDATA[7:0];
           <font color = "red">            ==></font>
1605                 end
                     MISSING_ELSE
           <font color = "red">          ==></font>
1606               AFE_BC_REG6_REG_OFFSET[7:0]:
1607                 if (PENABLE == 1'b1) begin
                     <font color = "red">-15-</font>  
1608                   AFE_BC_REG6_bc_ana_reg6[7:0] <= PWDATA[7:0];
           <font color = "red">            ==></font>
1609                 end
                     MISSING_ELSE
           <font color = "red">          ==></font>
1610               AFE_PLL_REG0_REG_OFFSET[7:0]:
1611                 if (PENABLE == 1'b1) begin
                     <font color = "red">-16-</font>  
1612                   AFE_PLL_REG0_afe_pll_reg0[7:0] <= PWDATA[7:0];
           <font color = "red">            ==></font>
1613                 end
                     MISSING_ELSE
           <font color = "red">          ==></font>
1614               AFE_PLL_REG1_REG_OFFSET[7:0]:
1615                 if (PENABLE == 1'b1) begin
                     <font color = "red">-17-</font>  
1616                   AFE_PLL_REG1_afe_pll_reg1[7:0] <= PWDATA[7:0];
           <font color = "red">            ==></font>
1617                 end
                     MISSING_ELSE
           <font color = "red">          ==></font>
1618               AFE_PLL_REG2_REG_OFFSET[7:0]:
1619                 if (PENABLE == 1'b1) begin
                     <font color = "red">-18-</font>  
1620                   AFE_PLL_REG2_afe_pll_reg2[7:0] <= PWDATA[7:0];
           <font color = "red">            ==></font>
1621                 end
                     MISSING_ELSE
           <font color = "red">          ==></font>
1622               AFE_PLL_REG3_REG_OFFSET[7:0]:
1623                 if (PENABLE == 1'b1) begin
                     <font color = "red">-19-</font>  
1624                   AFE_PLL_REG3_afe_pll_reg3[7:0] <= PWDATA[7:0];
           <font color = "red">            ==></font>
1625                 end
                     MISSING_ELSE
           <font color = "red">          ==></font>
1626               AFE_PLL_REG4_REG_OFFSET[7:0]:
1627                 if (PENABLE == 1'b1) begin
                     <font color = "red">-20-</font>  
1628                   AFE_PLL_REG4_afe_pll_reg4[7:0] <= PWDATA[7:0];
           <font color = "red">            ==></font>
1629                 end
                     MISSING_ELSE
           <font color = "red">          ==></font>
1630               AFE_PLL_REG5_REG_OFFSET[7:0]:
1631                 if (PENABLE == 1'b1) begin
                     <font color = "red">-21-</font>  
1632                   AFE_PLL_REG5_afe_pll_reg5[7:0] <= PWDATA[7:0];
           <font color = "red">            ==></font>
1633                 end
                     MISSING_ELSE
           <font color = "red">          ==></font>
1634               AFE_UNUSED_REG2_REG_OFFSET[7:0]:
1635                 if (PENABLE == 1'b1) begin
                     <font color = "red">-22-</font>  
1636                   AFE_UNUSED_REG2_unused[7:0] <= PWDATA[7:0];
           <font color = "red">            ==></font>
1637                 end
                     MISSING_ELSE
           <font color = "red">          ==></font>
1638               AFE_UNUSED_REG3_REG_OFFSET[7:0]:
1639                 if (PENABLE == 1'b1) begin
                     <font color = "red">-23-</font>  
1640                   AFE_UNUSED_REG3_unused[7:0] <= PWDATA[7:0];
           <font color = "red">            ==></font>
1641                 end
                     MISSING_ELSE
           <font color = "red">          ==></font>
                     MISSING_DEFAULT
           <font color = "red">          ==></font>
1642               endcase
1643           end  
               MISSING_ELSE
           <font color = "red">    ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>-4-</th><th nowrap width=80>-5-</th><th nowrap width=80>-6-</th><th nowrap width=80>-7-</th><th nowrap width=80>-8-</th><th nowrap width=80>-9-</th><th nowrap width=80>-10-</th><th nowrap width=80>-11-</th><th nowrap width=80>-12-</th><th nowrap width=80>-13-</th><th nowrap width=80>-14-</th><th nowrap width=80>-15-</th><th nowrap width=80>-16-</th><th nowrap width=80>-17-</th><th nowrap width=80>-18-</th><th nowrap width=80>-19-</th><th nowrap width=80>-20-</th><th nowrap width=80>-21-</th><th nowrap width=80>-22-</th><th nowrap width=80>-23-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>AFE_BG_REG0_REG_OFFSET[7:0] </td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>AFE_BG_REG0_REG_OFFSET[7:0] </td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>AFE_BG_REG1_REG_OFFSET[7:0] </td>
<td align=center nowrap>-</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>AFE_BG_REG1_REG_OFFSET[7:0] </td>
<td align=center nowrap>-</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>AFE_BG_REG2_REG_OFFSET[7:0] </td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>AFE_BG_REG2_REG_OFFSET[7:0] </td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>AFE_BG_REG3_REG_OFFSET[7:0] </td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>AFE_BG_REG3_REG_OFFSET[7:0] </td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>AFE_CALIB_REG0_REG_OFFSET[7:0] </td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>AFE_CALIB_REG0_REG_OFFSET[7:0] </td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>AFE_BC_REG0_REG_OFFSET[7:0] </td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>AFE_BC_REG0_REG_OFFSET[7:0] </td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>AFE_BC_REG1_REG_OFFSET[7:0] </td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>AFE_BC_REG1_REG_OFFSET[7:0] </td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>AFE_BC_REG2_REG_OFFSET[7:0] </td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>AFE_BC_REG2_REG_OFFSET[7:0] </td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>AFE_BC_REG3_REG_OFFSET[7:0] </td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>AFE_BC_REG3_REG_OFFSET[7:0] </td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>AFE_BC_REG4_REG_OFFSET[7:0] </td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>AFE_BC_REG4_REG_OFFSET[7:0] </td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>AFE_BC_REG5_REG_OFFSET[7:0] </td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>AFE_BC_REG5_REG_OFFSET[7:0] </td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>AFE_BC_REG6_REG_OFFSET[7:0] </td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>AFE_BC_REG6_REG_OFFSET[7:0] </td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>AFE_PLL_REG0_REG_OFFSET[7:0] </td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>AFE_PLL_REG0_REG_OFFSET[7:0] </td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>AFE_PLL_REG1_REG_OFFSET[7:0] </td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>AFE_PLL_REG1_REG_OFFSET[7:0] </td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>AFE_PLL_REG2_REG_OFFSET[7:0] </td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>AFE_PLL_REG2_REG_OFFSET[7:0] </td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>AFE_PLL_REG3_REG_OFFSET[7:0] </td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>AFE_PLL_REG3_REG_OFFSET[7:0] </td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>AFE_PLL_REG4_REG_OFFSET[7:0] </td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>AFE_PLL_REG4_REG_OFFSET[7:0] </td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>AFE_PLL_REG5_REG_OFFSET[7:0] </td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>AFE_PLL_REG5_REG_OFFSET[7:0] </td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>AFE_UNUSED_REG2_REG_OFFSET[7:0] </td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>AFE_UNUSED_REG2_REG_OFFSET[7:0] </td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>AFE_UNUSED_REG3_REG_OFFSET[7:0] </td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>AFE_UNUSED_REG3_REG_OFFSET[7:0] </td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center>0</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>MISSING_DEFAULT</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
1649           if ((PSELx == 1'b1) && (PWRITE == 1'b0))
               <font color = "red">-1-</font>  
1650           begin
1651             case (PADDR[7:0])
                 <font color = "red">-2-</font>  
1652               AFE_BG_REG0_REG_OFFSET[7:0]: begin
1653                 PRDATA[7:0] = AFE_BG_REG0_bg_ana_reg0[7:0];
           <font color = "red">          ==></font>
1654               end
1655               AFE_BG_REG1_REG_OFFSET[7:0]: begin
1656                 PRDATA[7:0] = AFE_BG_REG1_bg_ana_reg1[7:0];
           <font color = "red">          ==></font>
1657               end
1658               AFE_BG_REG2_REG_OFFSET[7:0]: begin
1659                 PRDATA[7:0] = AFE_BG_REG2_bg_ana_reg2[7:0];
           <font color = "red">          ==></font>
1660               end
1661               AFE_BG_REG3_REG_OFFSET[7:0]: begin
1662                 PRDATA[7:0] = AFE_BG_REG3_bg_ana_reg3[7:0];
           <font color = "red">          ==></font>
1663               end
1664               AFE_CALIB_REG0_REG_OFFSET[7:0]: begin
1665                 PRDATA[7:0] = AFE_CALIB_REG0_calib_ana_reg0[7:0];
           <font color = "red">          ==></font>
1666               end
1667               AFE_BC_REG0_REG_OFFSET[7:0]: begin
1668                 PRDATA[7:0] = AFE_BC_REG0_bc_ana_reg0[7:0];
           <font color = "red">          ==></font>
1669               end
1670               AFE_BC_REG1_REG_OFFSET[7:0]: begin
1671                 PRDATA[7:0] = AFE_BC_REG1_bc_ana_reg1[7:0];
           <font color = "red">          ==></font>
1672               end
1673               AFE_BC_REG2_REG_OFFSET[7:0]: begin
1674                 PRDATA[7:0] = AFE_BC_REG2_bc_ana_reg2[7:0];
           <font color = "red">          ==></font>
1675               end
1676               AFE_BC_REG3_REG_OFFSET[7:0]: begin
1677                 PRDATA[7:0] = AFE_BC_REG3_bc_ana_reg3[7:0];
           <font color = "red">          ==></font>
1678               end
1679               AFE_BC_REG4_REG_OFFSET[7:0]: begin
1680                 PRDATA[7:0] = AFE_BC_REG4_bc_ana_reg4[7:0];
           <font color = "red">          ==></font>
1681               end
1682               AFE_BC_REG5_REG_OFFSET[7:0]: begin
1683                 PRDATA[7:0] = AFE_BC_REG5_bc_ana_reg5[7:0];
           <font color = "red">          ==></font>
1684               end
1685               AFE_BC_REG6_REG_OFFSET[7:0]: begin
1686                 PRDATA[7:0] = AFE_BC_REG6_bc_ana_reg6[7:0];
           <font color = "red">          ==></font>
1687               end
1688               AFE_PLL_REG0_REG_OFFSET[7:0]: begin
1689                 PRDATA[7:0] = AFE_PLL_REG0_afe_pll_reg0[7:0];
           <font color = "red">          ==></font>
1690               end
1691               AFE_PLL_REG1_REG_OFFSET[7:0]: begin
1692                 PRDATA[7:0] = AFE_PLL_REG1_afe_pll_reg1[7:0];
           <font color = "red">          ==></font>
1693               end
1694               AFE_PLL_REG2_REG_OFFSET[7:0]: begin
1695                 PRDATA[7:0] = AFE_PLL_REG2_afe_pll_reg2[7:0];
           <font color = "red">          ==></font>
1696               end
1697               AFE_PLL_REG3_REG_OFFSET[7:0]: begin
1698                 PRDATA[7:0] = AFE_PLL_REG3_afe_pll_reg3[7:0];
           <font color = "red">          ==></font>
1699               end
1700               AFE_PLL_REG4_REG_OFFSET[7:0]: begin
1701                 PRDATA[7:0] = AFE_PLL_REG4_afe_pll_reg4[7:0];
           <font color = "red">          ==></font>
1702               end
1703               AFE_PLL_REG5_REG_OFFSET[7:0]: begin
1704                 PRDATA[7:0] = AFE_PLL_REG5_afe_pll_reg5[7:0];
           <font color = "red">          ==></font>
1705               end
1706               AFE_BG_REG4_REG_OFFSET[7:0]: begin
1707                 PRDATA[7:0] = AFE_BG_REG4_bg_ana_reg4_IN[7:0];
           <font color = "red">          ==></font>
1708               end
1709               AFE_CALIB_REG1_REG_OFFSET[7:0]: begin
1710                 PRDATA[7:0] = AFE_CALIB_REG1_calib_ana_reg1_IN[7:0];
           <font color = "red">          ==></font>
1711               end
1712               AFE_BC_REG7_REG_OFFSET[7:0]: begin
1713                 PRDATA[7:0] = AFE_BC_REG7_bc_ana_reg7_IN[7:0];
           <font color = "red">          ==></font>
1714               end
1715               AFE_PLL_REG6_REG_OFFSET[7:0]: begin
1716                 PRDATA[7:0] = AFE_PLL_REG6_pll_ana_reg6_IN[7:0];
           <font color = "red">          ==></font>
1717               end
1718               AFE_UNUSED_REG2_REG_OFFSET[7:0]: begin
1719                 PRDATA[7:0] = AFE_UNUSED_REG2_unused[7:0];
           <font color = "red">          ==></font>
1720               end
1721               AFE_UNUSED_REG3_REG_OFFSET[7:0]: begin
1722                 PRDATA[7:0] = AFE_UNUSED_REG3_unused[7:0];
           <font color = "red">          ==></font>
1723               end
1724              default:
1725                 PRDATA = 8'h0;
           <font color = "red">          ==></font>
1726             endcase
1727           end  
               MISSING_ELSE
           <font color = "green">    ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td align=center>AFE_BG_REG0_REG_OFFSET[7:0] </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>1</td>
<td align=center>AFE_BG_REG1_REG_OFFSET[7:0] </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>1</td>
<td align=center>AFE_BG_REG2_REG_OFFSET[7:0] </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>1</td>
<td align=center>AFE_BG_REG3_REG_OFFSET[7:0] </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>1</td>
<td align=center>AFE_CALIB_REG0_REG_OFFSET[7:0] </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>1</td>
<td align=center>AFE_BC_REG0_REG_OFFSET[7:0] </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>1</td>
<td align=center>AFE_BC_REG1_REG_OFFSET[7:0] </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>1</td>
<td align=center>AFE_BC_REG2_REG_OFFSET[7:0] </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>1</td>
<td align=center>AFE_BC_REG3_REG_OFFSET[7:0] </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>1</td>
<td align=center>AFE_BC_REG4_REG_OFFSET[7:0] </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>1</td>
<td align=center>AFE_BC_REG5_REG_OFFSET[7:0] </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>1</td>
<td align=center>AFE_BC_REG6_REG_OFFSET[7:0] </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>1</td>
<td align=center>AFE_PLL_REG0_REG_OFFSET[7:0] </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>1</td>
<td align=center>AFE_PLL_REG1_REG_OFFSET[7:0] </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>1</td>
<td align=center>AFE_PLL_REG2_REG_OFFSET[7:0] </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>1</td>
<td align=center>AFE_PLL_REG3_REG_OFFSET[7:0] </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>1</td>
<td align=center>AFE_PLL_REG4_REG_OFFSET[7:0] </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>1</td>
<td align=center>AFE_PLL_REG5_REG_OFFSET[7:0] </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>1</td>
<td align=center>AFE_BG_REG4_REG_OFFSET[7:0] </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>1</td>
<td align=center>AFE_CALIB_REG1_REG_OFFSET[7:0] </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>1</td>
<td align=center>AFE_BC_REG7_REG_OFFSET[7:0] </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>1</td>
<td align=center>AFE_PLL_REG6_REG_OFFSET[7:0] </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>1</td>
<td align=center>AFE_UNUSED_REG2_REG_OFFSET[7:0] </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>1</td>
<td align=center>AFE_UNUSED_REG3_REG_OFFSET[7:0] </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>1</td>
<td align=center>default</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
</div>
<div class="ui-layout-center-inner-north">
<div id="center-bread-crumb" class="breadCrumb module urg-margin-bottom">
  <ul name="inst_tag_199850">
    <li>
      <a href="#Line">Line</a>    </li>
    <li>
      <a href="#Cond">Cond</a>    </li>
    <li>
      <a href="#Toggle">Toggle</a>    </li>
    <li>
      <a href="#Branch">Branch</a>    </li>
  </ul>
  <ul name="tag_ana_misc_reg_cdn_sd1000_t16ffc_01_vc176_2xa1xd3xe2y2r">
    <li>
      <a href="#Line">Line</a>    </li>
    <li>
      <a href="#Cond">Cond</a>    </li>
    <li>
      <a href="#Toggle">Toggle</a>    </li>
    <li>
      <a href="#Branch">Branch</a>    </li>
  </ul>
</div>
</div>
</div>
<div class="ui-layout-south">
<table align=center><tr><td class="s0 cl">0%</td>
<td class="s1 cl">10%</td>
<td class="s2 cl">20%</td>
<td class="s3 cl">30%</td>
<td class="s4 cl">40%</td>
<td class="s5 cl">50%</td>
<td class="s6 cl">60%</td>
<td class="s7 cl">70%</td>
<td class="s8 cl">80%</td>
<td class="s9 cl">90%</td>
<td class="s10 cl">100%</td></tr></table></div>
</body>
</html>
