# OpenFile tb_carrega_3.vhdl
vsim work.tb_carrega_3
# vsim work.tb_carrega_3 
# Start time: 21:51:54 on Oct 25,2021
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.tb_carrega_3(tb)
# Loading work.carrega_3(mealy_arch)
# Loading work.d_flip_flop(flip_flop)
# Loading work.carrega_3(moore_arch)
add wave -position insertpoint  \
sim:/tb_carrega_3/x \
sim:/tb_carrega_3/clk \
sim:/tb_carrega_3/z1 \
sim:/tb_carrega_3/z2 \
sim:/tb_carrega_3/clock_period
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
quit -sim
# End time: 22:00:11 on Oct 25,2021, Elapsed time: 0:08:17
# Errors: 0, Warnings: 0
vsim work.tb_carrega_3
# vsim work.tb_carrega_3 
# Start time: 22:22:45 on Oct 25,2021
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.tb_carrega_3(tb)
# Loading work.carrega_3(mealy_arch)
# Loading work.d_flip_flop(flip_flop)
# Loading work.carrega_3(moore_arch)
add wave -position insertpoint  \
sim:/tb_carrega_3/x \
sim:/tb_carrega_3/clk \
sim:/tb_carrega_3/z1 \
sim:/tb_carrega_3/z2 \
sim:/tb_carrega_3/clock_period
run
run
run
run
run
run
run
run
run
run
run
run
quit -sim
# End time: 22:34:41 on Oct 25,2021, Elapsed time: 0:11:56
# Errors: 0, Warnings: 0
