{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1629600691422 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Elaboration Quartus Prime " "Running Quartus Prime Analysis & Elaboration" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1629600691422 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Aug 21 20:51:31 2021 " "Processing started: Sat Aug 21 20:51:31 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1629600691422 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Design Software" 0 -1 1629600691422 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Ejercicio3 -c Ejercicio3 --analysis_and_elaboration " "Command: quartus_map --read_settings_files=on --write_settings_files=off Ejercicio3 -c Ejercicio3 --analysis_and_elaboration" {  } {  } 0 0 "Command: %1!s!" 0 0 "Design Software" 0 -1 1629600691422 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Design Software" 0 -1 1629600691779 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Design Software" 0 -1 1629600691779 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "counter.sv 1 1 " "Found 1 design units, including 1 entities, in source file counter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 counter " "Found entity 1: counter" {  } { { "counter.sv" "" { Text "C:/Users/berta/OneDrive/Documentos/TallerD/counter.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1629600699361 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1629600699361 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "counter_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file counter_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 counter_tb " "Found entity 1: counter_tb" {  } { { "counter_tb.sv" "" { Text "C:/Users/berta/OneDrive/Documentos/TallerD/counter_tb.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1629600699362 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1629600699362 ""}
{ "Critical Warning" "WVRFX_VERI_PORT_DECL_WITH_DIMS" "countout packed counter.sv(9) " "Verilog HDL Port Declaration warning at counter.sv(9): port declaration for \"countout\" declares packed dimensions but the data type declaration does not" {  } { { "counter.sv" "" { Text "C:/Users/berta/OneDrive/Documentos/TallerD/counter.sv" 9 0 0 } }  } 1 10226 "Verilog HDL Port Declaration warning at %3!s!: port declaration for \"%1!s!\" declares %2!s! dimensions but the data type declaration does not" 0 0 "Design Software" 0 -1 1629600699363 ""}
{ "Info" "IVRFX_HDL_SEE_DECLARATION" "countout counter.sv(4) " "HDL info at counter.sv(4): see declaration for object \"countout\"" {  } { { "counter.sv" "" { Text "C:/Users/berta/OneDrive/Documentos/TallerD/counter.sv" 4 0 0 } }  } 0 10499 "HDL info at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Design Software" 0 -1 1629600699363 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "counter_tb " "Elaborating entity \"counter_tb\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Design Software" 0 -1 1629600699384 ""}
{ "Warning" "WVRFX_VERI_2076_UNCONVERTED" "clk counter_tb.sv(18) " "Verilog HDL warning at counter_tb.sv(18): assignments to clk create a combinational loop" {  } { { "counter_tb.sv" "" { Text "C:/Users/berta/OneDrive/Documentos/TallerD/counter_tb.sv" 18 0 0 } }  } 0 10755 "Verilog HDL warning at %2!s!: assignments to %1!s! create a combinational loop" 0 0 "Design Software" 0 -1 1629600699384 "|counter_tb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 counter_tb.sv(27) " "Verilog HDL assignment warning at counter_tb.sv(27): truncated value with size 32 to match size of target (6)" {  } { { "counter_tb.sv" "" { Text "C:/Users/berta/OneDrive/Documentos/TallerD/counter_tb.sv" 27 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1629600699384 "|counter_tb"}
{ "Warning" "WVRFX_VERI_IGNORED_SYSTEM_TASK" "counter_tb.sv(32) " "Verilog HDL warning at counter_tb.sv(32): ignoring unsupported system task" {  } { { "counter_tb.sv" "" { Text "C:/Users/berta/OneDrive/Documentos/TallerD/counter_tb.sv" 32 0 0 } }  } 0 10175 "Verilog HDL warning at %1!s!: ignoring unsupported system task" 0 0 "Design Software" 0 -1 1629600699385 "|counter_tb"}
{ "Warning" "WVRFX_VERI_IGNORED_SYSTEM_TASK" "counter_tb.sv(33) " "Verilog HDL warning at counter_tb.sv(33): ignoring unsupported system task" {  } { { "counter_tb.sv" "" { Text "C:/Users/berta/OneDrive/Documentos/TallerD/counter_tb.sv" 33 0 0 } }  } 0 10175 "Verilog HDL warning at %1!s!: ignoring unsupported system task" 0 0 "Design Software" 0 -1 1629600699385 "|counter_tb"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "ERROR! Contador NO está a 0! counter_tb.sv(37) " "Verilog HDL Display System Task info at counter_tb.sv(37): ERROR! Contador NO está a 0!" {  } { { "counter_tb.sv" "" { Text "C:/Users/berta/OneDrive/Documentos/TallerD/counter_tb.sv" 37 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1629600699385 "|counter_tb"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "Contador inicializado. OK. counter_tb.sv(39) " "Verilog HDL Display System Task info at counter_tb.sv(39): Contador inicializado. OK." {  } { { "counter_tb.sv" "" { Text "C:/Users/berta/OneDrive/Documentos/TallerD/counter_tb.sv" 39 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1629600699385 "|counter_tb"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "Data counter_tb.sv(42) " "Verilog HDL Display System Task info at counter_tb.sv(42): Data" {  } { { "counter_tb.sv" "" { Text "C:/Users/berta/OneDrive/Documentos/TallerD/counter_tb.sv" 42 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1629600699385 "|counter_tb"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "FIN de la simulacion counter_tb.sv(43) " "Verilog HDL Display System Task info at counter_tb.sv(43): FIN de la simulacion" {  } { { "counter_tb.sv" "" { Text "C:/Users/berta/OneDrive/Documentos/TallerD/counter_tb.sv" 43 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1629600699385 "|counter_tb"}
{ "Warning" "WVRFX_VERI_IGNORED_SYSTEM_TASK" "counter_tb.sv(44) " "Verilog HDL warning at counter_tb.sv(44): ignoring unsupported system task" {  } { { "counter_tb.sv" "" { Text "C:/Users/berta/OneDrive/Documentos/TallerD/counter_tb.sv" 44 0 0 } }  } 0 10175 "Verilog HDL warning at %1!s!: ignoring unsupported system task" 0 0 "Design Software" 0 -1 1629600699385 "|counter_tb"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter counter:C1 " "Elaborating entity \"counter\" for hierarchy \"counter:C1\"" {  } { { "counter_tb.sv" "C1" { Text "C:/Users/berta/OneDrive/Documentos/TallerD/counter_tb.sv" 15 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1629600699391 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 counter.sv(17) " "Verilog HDL assignment warning at counter.sv(17): truncated value with size 32 to match size of target (1)" {  } { { "counter.sv" "" { Text "C:/Users/berta/OneDrive/Documentos/TallerD/counter.sv" 17 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1629600699392 "|counter_tb|counter:C1"}
{ "Critical Warning" "WVRFX_VERI_NO_DFF_INFERRED" "counter.sv(17) " "Verilog HDL warning at counter.sv(17): can't infer register for assignment in edge-triggered always construct because the clock isn't obvious. Generated combinational logic instead" {  } { { "counter.sv" "" { Text "C:/Users/berta/OneDrive/Documentos/TallerD/counter.sv" 17 0 0 } }  } 1 10237 "Verilog HDL warning at %1!s!: can't infer register for assignment in edge-triggered always construct because the clock isn't obvious. Generated combinational logic instead" 0 0 "Design Software" 0 -1 1629600699392 "|counter_tb|counter:C1"}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Elaboration 0 s 9 s Quartus Prime " "Quartus Prime Analysis & Elaboration was successful. 0 errors, 9 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4757 " "Peak virtual memory: 4757 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1629600699451 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Aug 21 20:51:39 2021 " "Processing ended: Sat Aug 21 20:51:39 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1629600699451 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:08 " "Elapsed time: 00:00:08" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1629600699451 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:22 " "Total CPU time (on all processors): 00:00:22" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1629600699451 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Design Software" 0 -1 1629600699451 ""}
