/* Generated by Yosys 0.39 (git sha1 00338082b, g++ 11.4.0-1ubuntu1~22.04 -fPIC -O3) */

(* top =  1  *)
(* src = "memcontrol.sv:11.1-114.10" *)
module memcontrol(address_in, data_in_CPU, data_in_BUS, data_en, instr_en, bus_full, memWrite, memRead, clk, rst, address_out, data_out_CPU, data_out_BUS, data_out_INSTR, state);
  (* src = "memcontrol.sv:14.24-14.34" *)
  input [31:0] address_in;
  wire [31:0] address_in;
  (* src = "memcontrol.sv:19.25-19.36" *)
  output [31:0] address_out;
  wire [31:0] address_out;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [1:0] address_out_SB_LUT4_O_I3;
  (* src = "memcontrol.sv:15.36-15.44" *)
  input bus_full;
  wire bus_full;
  (* src = "memcontrol.sv:16.17-16.20" *)
  input clk;
  wire clk;
  (* src = "memcontrol.sv:15.17-15.24" *)
  input data_en;
  wire data_en;
  (* src = "memcontrol.sv:14.49-14.60" *)
  input [31:0] data_in_BUS;
  wire [31:0] data_in_BUS;
  (* src = "memcontrol.sv:14.36-14.47" *)
  input [31:0] data_in_CPU;
  wire [31:0] data_in_CPU;
  (* src = "memcontrol.sv:19.52-19.64" *)
  output [31:0] data_out_BUS;
  wire [31:0] data_out_BUS;
  (* src = "memcontrol.sv:19.38-19.50" *)
  output [31:0] data_out_CPU;
  wire [31:0] data_out_CPU;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] data_out_CPU_SB_LUT4_O_6_I2;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [1:0] data_out_CPU_SB_LUT4_O_6_I3;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] data_out_CPU_SB_LUT4_O_9_I3;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] data_out_CPU_SB_LUT4_O_I2;
  (* src = "memcontrol.sv:19.66-19.80" *)
  output [31:0] data_out_INSTR;
  wire [31:0] data_out_INSTR;
  (* src = "memcontrol.sv:15.26-15.34" *)
  input instr_en;
  wire instr_en;
  (* src = "memcontrol.sv:15.56-15.63" *)
  input memRead;
  wire memRead;
  (* src = "memcontrol.sv:15.46-15.54" *)
  input memWrite;
  wire memWrite;
  (* enum_type = "$enum0" *)
  (* enum_value_000 = "\\INIT" *)
  (* enum_value_001 = "\\IDLE" *)
  (* enum_value_010 = "\\Read_Request" *)
  (* enum_value_011 = "\\Write_Request" *)
  (* enum_value_100 = "\\Read" *)
  (* enum_value_101 = "\\Write" *)
  (* enum_value_110 = "\\Wait" *)
  (* src = "memcontrol.sv:22.13-22.23" *)
  (* wiretype = "\\state_t" *)
  wire [2:0] next_state;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] next_state_SB_LUT4_O_1_I2;
  (* src = "memcontrol.sv:16.22-16.25" *)
  input rst;
  wire rst;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] rst_SB_LUT4_I0_O;
  (* enum_type = "$enum0" *)
  (* enum_value_000 = "\\INIT" *)
  (* enum_value_001 = "\\IDLE" *)
  (* enum_value_010 = "\\Read_Request" *)
  (* enum_value_011 = "\\Write_Request" *)
  (* enum_value_100 = "\\Read" *)
  (* enum_value_101 = "\\Write" *)
  (* enum_value_110 = "\\Wait" *)
  (* src = "memcontrol.sv:18.20-18.25" *)
  (* wiretype = "\\state_t" *)
  output [2:0] state;
  wire [2:0] state;
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf0ff)
  ) address_out_SB_LUT4_O (
    .I0(1'h0),
    .I1(1'h0),
    .I2(address_in[0]),
    .I3(address_out_SB_LUT4_O_I3[1]),
    .O(address_out[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf0ff)
  ) address_out_SB_LUT4_O_1 (
    .I0(1'h0),
    .I1(1'h0),
    .I2(address_in[2]),
    .I3(address_out_SB_LUT4_O_I3[1]),
    .O(address_out[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf000)
  ) address_out_SB_LUT4_O_10 (
    .I0(1'h0),
    .I1(1'h0),
    .I2(address_in[5]),
    .I3(address_out_SB_LUT4_O_I3[1]),
    .O(address_out[5])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf000)
  ) address_out_SB_LUT4_O_11 (
    .I0(1'h0),
    .I1(1'h0),
    .I2(address_in[4]),
    .I3(address_out_SB_LUT4_O_I3[1]),
    .O(address_out[4])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf000)
  ) address_out_SB_LUT4_O_12 (
    .I0(1'h0),
    .I1(1'h0),
    .I2(address_in[31]),
    .I3(address_out_SB_LUT4_O_I3[1]),
    .O(address_out[31])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf000)
  ) address_out_SB_LUT4_O_13 (
    .I0(1'h0),
    .I1(1'h0),
    .I2(address_in[30]),
    .I3(address_out_SB_LUT4_O_I3[1]),
    .O(address_out[30])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf000)
  ) address_out_SB_LUT4_O_14 (
    .I0(1'h0),
    .I1(1'h0),
    .I2(address_in[29]),
    .I3(address_out_SB_LUT4_O_I3[1]),
    .O(address_out[29])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf000)
  ) address_out_SB_LUT4_O_15 (
    .I0(1'h0),
    .I1(1'h0),
    .I2(address_in[28]),
    .I3(address_out_SB_LUT4_O_I3[1]),
    .O(address_out[28])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf000)
  ) address_out_SB_LUT4_O_16 (
    .I0(1'h0),
    .I1(1'h0),
    .I2(address_in[27]),
    .I3(address_out_SB_LUT4_O_I3[1]),
    .O(address_out[27])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf000)
  ) address_out_SB_LUT4_O_17 (
    .I0(1'h0),
    .I1(1'h0),
    .I2(address_in[26]),
    .I3(address_out_SB_LUT4_O_I3[1]),
    .O(address_out[26])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf000)
  ) address_out_SB_LUT4_O_18 (
    .I0(1'h0),
    .I1(1'h0),
    .I2(address_in[25]),
    .I3(address_out_SB_LUT4_O_I3[1]),
    .O(address_out[25])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf000)
  ) address_out_SB_LUT4_O_19 (
    .I0(1'h0),
    .I1(1'h0),
    .I2(address_in[24]),
    .I3(address_out_SB_LUT4_O_I3[1]),
    .O(address_out[24])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf0ff)
  ) address_out_SB_LUT4_O_2 (
    .I0(1'h0),
    .I1(1'h0),
    .I2(address_in[3]),
    .I3(address_out_SB_LUT4_O_I3[1]),
    .O(address_out[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf000)
  ) address_out_SB_LUT4_O_20 (
    .I0(1'h0),
    .I1(1'h0),
    .I2(address_in[23]),
    .I3(address_out_SB_LUT4_O_I3[1]),
    .O(address_out[23])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf000)
  ) address_out_SB_LUT4_O_21 (
    .I0(1'h0),
    .I1(1'h0),
    .I2(address_in[22]),
    .I3(address_out_SB_LUT4_O_I3[1]),
    .O(address_out[22])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf000)
  ) address_out_SB_LUT4_O_22 (
    .I0(1'h0),
    .I1(1'h0),
    .I2(address_in[21]),
    .I3(address_out_SB_LUT4_O_I3[1]),
    .O(address_out[21])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf000)
  ) address_out_SB_LUT4_O_23 (
    .I0(1'h0),
    .I1(1'h0),
    .I2(address_in[20]),
    .I3(address_out_SB_LUT4_O_I3[1]),
    .O(address_out[20])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf000)
  ) address_out_SB_LUT4_O_24 (
    .I0(1'h0),
    .I1(1'h0),
    .I2(address_in[1]),
    .I3(address_out_SB_LUT4_O_I3[1]),
    .O(address_out[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf000)
  ) address_out_SB_LUT4_O_25 (
    .I0(1'h0),
    .I1(1'h0),
    .I2(address_in[19]),
    .I3(address_out_SB_LUT4_O_I3[1]),
    .O(address_out[19])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf000)
  ) address_out_SB_LUT4_O_26 (
    .I0(1'h0),
    .I1(1'h0),
    .I2(address_in[18]),
    .I3(address_out_SB_LUT4_O_I3[1]),
    .O(address_out[18])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf000)
  ) address_out_SB_LUT4_O_27 (
    .I0(1'h0),
    .I1(1'h0),
    .I2(address_in[17]),
    .I3(address_out_SB_LUT4_O_I3[1]),
    .O(address_out[17])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf000)
  ) address_out_SB_LUT4_O_28 (
    .I0(1'h0),
    .I1(1'h0),
    .I2(address_in[16]),
    .I3(address_out_SB_LUT4_O_I3[1]),
    .O(address_out[16])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf000)
  ) address_out_SB_LUT4_O_29 (
    .I0(1'h0),
    .I1(1'h0),
    .I2(address_in[14]),
    .I3(address_out_SB_LUT4_O_I3[1]),
    .O(address_out[14])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf0ff)
  ) address_out_SB_LUT4_O_3 (
    .I0(1'h0),
    .I1(1'h0),
    .I2(address_in[6]),
    .I3(address_out_SB_LUT4_O_I3[1]),
    .O(address_out[6])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf000)
  ) address_out_SB_LUT4_O_30 (
    .I0(1'h0),
    .I1(1'h0),
    .I2(address_in[12]),
    .I3(address_out_SB_LUT4_O_I3[1]),
    .O(address_out[12])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf000)
  ) address_out_SB_LUT4_O_31 (
    .I0(1'h0),
    .I1(1'h0),
    .I2(address_in[10]),
    .I3(address_out_SB_LUT4_O_I3[1]),
    .O(address_out[10])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf0ff)
  ) address_out_SB_LUT4_O_4 (
    .I0(1'h0),
    .I1(1'h0),
    .I2(address_in[7]),
    .I3(address_out_SB_LUT4_O_I3[1]),
    .O(address_out[7])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf0ff)
  ) address_out_SB_LUT4_O_5 (
    .I0(1'h0),
    .I1(1'h0),
    .I2(address_in[8]),
    .I3(address_out_SB_LUT4_O_I3[1]),
    .O(address_out[8])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf0ff)
  ) address_out_SB_LUT4_O_6 (
    .I0(1'h0),
    .I1(1'h0),
    .I2(address_in[9]),
    .I3(address_out_SB_LUT4_O_I3[1]),
    .O(address_out[9])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf0ff)
  ) address_out_SB_LUT4_O_7 (
    .I0(1'h0),
    .I1(1'h0),
    .I2(address_in[11]),
    .I3(address_out_SB_LUT4_O_I3[1]),
    .O(address_out[11])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf0ff)
  ) address_out_SB_LUT4_O_8 (
    .I0(1'h0),
    .I1(1'h0),
    .I2(address_in[13]),
    .I3(address_out_SB_LUT4_O_I3[1]),
    .O(address_out[13])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf0ff)
  ) address_out_SB_LUT4_O_9 (
    .I0(1'h0),
    .I1(1'h0),
    .I2(address_in[15]),
    .I3(address_out_SB_LUT4_O_I3[1]),
    .O(address_out[15])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h5540)
  ) bus_full_SB_LUT4_I0 (
    .I0(bus_full),
    .I1(state[1]),
    .I2(state[0]),
    .I3(state[2]),
    .O(rst_SB_LUT4_I0_O[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0888)
  ) bus_full_SB_LUT4_I0_1 (
    .I0(bus_full),
    .I1(state[1]),
    .I2(state[0]),
    .I3(state[2]),
    .O(next_state_SB_LUT4_O_1_I2[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hc0ff)
  ) data_out_BUS_SB_LUT4_O (
    .I0(1'h0),
    .I1(data_in_CPU[0]),
    .I2(state[0]),
    .I3(address_out_SB_LUT4_O_I3[1]),
    .O(data_out_BUS[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hc0ff)
  ) data_out_BUS_SB_LUT4_O_1 (
    .I0(1'h0),
    .I1(data_in_CPU[2]),
    .I2(state[0]),
    .I3(address_out_SB_LUT4_O_I3[1]),
    .O(data_out_BUS[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf000)
  ) data_out_BUS_SB_LUT4_O_10 (
    .I0(1'h0),
    .I1(1'h0),
    .I2(data_in_CPU[5]),
    .I3(data_out_CPU_SB_LUT4_O_6_I3[1]),
    .O(data_out_BUS[5])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf000)
  ) data_out_BUS_SB_LUT4_O_11 (
    .I0(1'h0),
    .I1(1'h0),
    .I2(data_in_CPU[4]),
    .I3(data_out_CPU_SB_LUT4_O_6_I3[1]),
    .O(data_out_BUS[4])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf000)
  ) data_out_BUS_SB_LUT4_O_12 (
    .I0(1'h0),
    .I1(1'h0),
    .I2(data_in_CPU[31]),
    .I3(data_out_CPU_SB_LUT4_O_6_I3[1]),
    .O(data_out_BUS[31])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf000)
  ) data_out_BUS_SB_LUT4_O_13 (
    .I0(1'h0),
    .I1(1'h0),
    .I2(data_in_CPU[30]),
    .I3(data_out_CPU_SB_LUT4_O_6_I3[1]),
    .O(data_out_BUS[30])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf000)
  ) data_out_BUS_SB_LUT4_O_14 (
    .I0(1'h0),
    .I1(1'h0),
    .I2(data_in_CPU[29]),
    .I3(data_out_CPU_SB_LUT4_O_6_I3[1]),
    .O(data_out_BUS[29])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf000)
  ) data_out_BUS_SB_LUT4_O_15 (
    .I0(1'h0),
    .I1(1'h0),
    .I2(data_in_CPU[28]),
    .I3(data_out_CPU_SB_LUT4_O_6_I3[1]),
    .O(data_out_BUS[28])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf000)
  ) data_out_BUS_SB_LUT4_O_16 (
    .I0(1'h0),
    .I1(1'h0),
    .I2(data_in_CPU[27]),
    .I3(data_out_CPU_SB_LUT4_O_6_I3[1]),
    .O(data_out_BUS[27])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf000)
  ) data_out_BUS_SB_LUT4_O_17 (
    .I0(1'h0),
    .I1(1'h0),
    .I2(data_in_CPU[26]),
    .I3(data_out_CPU_SB_LUT4_O_6_I3[1]),
    .O(data_out_BUS[26])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf000)
  ) data_out_BUS_SB_LUT4_O_18 (
    .I0(1'h0),
    .I1(1'h0),
    .I2(data_in_CPU[25]),
    .I3(data_out_CPU_SB_LUT4_O_6_I3[1]),
    .O(data_out_BUS[25])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf000)
  ) data_out_BUS_SB_LUT4_O_19 (
    .I0(1'h0),
    .I1(1'h0),
    .I2(data_in_CPU[24]),
    .I3(data_out_CPU_SB_LUT4_O_6_I3[1]),
    .O(data_out_BUS[24])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hc0ff)
  ) data_out_BUS_SB_LUT4_O_2 (
    .I0(1'h0),
    .I1(data_in_CPU[3]),
    .I2(state[0]),
    .I3(address_out_SB_LUT4_O_I3[1]),
    .O(data_out_BUS[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf000)
  ) data_out_BUS_SB_LUT4_O_20 (
    .I0(1'h0),
    .I1(1'h0),
    .I2(data_in_CPU[23]),
    .I3(data_out_CPU_SB_LUT4_O_6_I3[1]),
    .O(data_out_BUS[23])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf000)
  ) data_out_BUS_SB_LUT4_O_21 (
    .I0(1'h0),
    .I1(1'h0),
    .I2(data_in_CPU[22]),
    .I3(data_out_CPU_SB_LUT4_O_6_I3[1]),
    .O(data_out_BUS[22])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf000)
  ) data_out_BUS_SB_LUT4_O_22 (
    .I0(1'h0),
    .I1(1'h0),
    .I2(data_in_CPU[21]),
    .I3(data_out_CPU_SB_LUT4_O_6_I3[1]),
    .O(data_out_BUS[21])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf000)
  ) data_out_BUS_SB_LUT4_O_23 (
    .I0(1'h0),
    .I1(1'h0),
    .I2(data_in_CPU[20]),
    .I3(data_out_CPU_SB_LUT4_O_6_I3[1]),
    .O(data_out_BUS[20])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf000)
  ) data_out_BUS_SB_LUT4_O_24 (
    .I0(1'h0),
    .I1(1'h0),
    .I2(data_in_CPU[1]),
    .I3(data_out_CPU_SB_LUT4_O_6_I3[1]),
    .O(data_out_BUS[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf000)
  ) data_out_BUS_SB_LUT4_O_25 (
    .I0(1'h0),
    .I1(1'h0),
    .I2(data_in_CPU[19]),
    .I3(data_out_CPU_SB_LUT4_O_6_I3[1]),
    .O(data_out_BUS[19])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf000)
  ) data_out_BUS_SB_LUT4_O_26 (
    .I0(1'h0),
    .I1(1'h0),
    .I2(data_in_CPU[18]),
    .I3(data_out_CPU_SB_LUT4_O_6_I3[1]),
    .O(data_out_BUS[18])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf000)
  ) data_out_BUS_SB_LUT4_O_27 (
    .I0(1'h0),
    .I1(1'h0),
    .I2(data_in_CPU[17]),
    .I3(data_out_CPU_SB_LUT4_O_6_I3[1]),
    .O(data_out_BUS[17])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf000)
  ) data_out_BUS_SB_LUT4_O_28 (
    .I0(1'h0),
    .I1(1'h0),
    .I2(data_in_CPU[16]),
    .I3(data_out_CPU_SB_LUT4_O_6_I3[1]),
    .O(data_out_BUS[16])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf000)
  ) data_out_BUS_SB_LUT4_O_29 (
    .I0(1'h0),
    .I1(1'h0),
    .I2(data_in_CPU[14]),
    .I3(data_out_CPU_SB_LUT4_O_6_I3[1]),
    .O(data_out_BUS[14])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hc0ff)
  ) data_out_BUS_SB_LUT4_O_3 (
    .I0(1'h0),
    .I1(data_in_CPU[6]),
    .I2(state[0]),
    .I3(address_out_SB_LUT4_O_I3[1]),
    .O(data_out_BUS[6])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf000)
  ) data_out_BUS_SB_LUT4_O_30 (
    .I0(1'h0),
    .I1(1'h0),
    .I2(data_in_CPU[12]),
    .I3(data_out_CPU_SB_LUT4_O_6_I3[1]),
    .O(data_out_BUS[12])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf000)
  ) data_out_BUS_SB_LUT4_O_31 (
    .I0(1'h0),
    .I1(1'h0),
    .I2(data_in_CPU[10]),
    .I3(data_out_CPU_SB_LUT4_O_6_I3[1]),
    .O(data_out_BUS[10])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hc0ff)
  ) data_out_BUS_SB_LUT4_O_4 (
    .I0(1'h0),
    .I1(data_in_CPU[7]),
    .I2(state[0]),
    .I3(address_out_SB_LUT4_O_I3[1]),
    .O(data_out_BUS[7])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hc0ff)
  ) data_out_BUS_SB_LUT4_O_5 (
    .I0(1'h0),
    .I1(data_in_CPU[8]),
    .I2(state[0]),
    .I3(address_out_SB_LUT4_O_I3[1]),
    .O(data_out_BUS[8])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hc0ff)
  ) data_out_BUS_SB_LUT4_O_6 (
    .I0(1'h0),
    .I1(data_in_CPU[9]),
    .I2(state[0]),
    .I3(address_out_SB_LUT4_O_I3[1]),
    .O(data_out_BUS[9])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hc0ff)
  ) data_out_BUS_SB_LUT4_O_7 (
    .I0(1'h0),
    .I1(data_in_CPU[11]),
    .I2(state[0]),
    .I3(address_out_SB_LUT4_O_I3[1]),
    .O(data_out_BUS[11])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hc0ff)
  ) data_out_BUS_SB_LUT4_O_8 (
    .I0(1'h0),
    .I1(data_in_CPU[13]),
    .I2(state[0]),
    .I3(address_out_SB_LUT4_O_I3[1]),
    .O(data_out_BUS[13])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hc0ff)
  ) data_out_BUS_SB_LUT4_O_9 (
    .I0(1'h0),
    .I1(data_in_CPU[15]),
    .I2(state[0]),
    .I3(address_out_SB_LUT4_O_I3[1]),
    .O(data_out_BUS[15])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hd0ff)
  ) data_out_CPU_SB_LUT4_O (
    .I0(data_en),
    .I1(data_in_BUS[0]),
    .I2(data_out_CPU_SB_LUT4_O_I2[2]),
    .I3(address_out_SB_LUT4_O_I3[1]),
    .O(data_out_CPU[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hd0ff)
  ) data_out_CPU_SB_LUT4_O_1 (
    .I0(data_en),
    .I1(data_in_BUS[2]),
    .I2(data_out_CPU_SB_LUT4_O_I2[2]),
    .I3(address_out_SB_LUT4_O_I3[1]),
    .O(data_out_CPU[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hc000)
  ) data_out_CPU_SB_LUT4_O_10 (
    .I0(1'h0),
    .I1(data_en),
    .I2(data_in_BUS[30]),
    .I3(data_out_CPU_SB_LUT4_O_9_I3[3]),
    .O(data_out_CPU[30])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hc000)
  ) data_out_CPU_SB_LUT4_O_11 (
    .I0(1'h0),
    .I1(data_en),
    .I2(data_in_BUS[29]),
    .I3(data_out_CPU_SB_LUT4_O_9_I3[3]),
    .O(data_out_CPU[29])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hc000)
  ) data_out_CPU_SB_LUT4_O_12 (
    .I0(1'h0),
    .I1(data_en),
    .I2(data_in_BUS[28]),
    .I3(data_out_CPU_SB_LUT4_O_9_I3[3]),
    .O(data_out_CPU[28])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hc000)
  ) data_out_CPU_SB_LUT4_O_13 (
    .I0(1'h0),
    .I1(data_en),
    .I2(data_in_BUS[27]),
    .I3(data_out_CPU_SB_LUT4_O_9_I3[3]),
    .O(data_out_CPU[27])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hc000)
  ) data_out_CPU_SB_LUT4_O_14 (
    .I0(1'h0),
    .I1(data_en),
    .I2(data_in_BUS[26]),
    .I3(data_out_CPU_SB_LUT4_O_9_I3[3]),
    .O(data_out_CPU[26])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hc000)
  ) data_out_CPU_SB_LUT4_O_15 (
    .I0(1'h0),
    .I1(data_en),
    .I2(data_in_BUS[25]),
    .I3(data_out_CPU_SB_LUT4_O_9_I3[3]),
    .O(data_out_CPU[25])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hc000)
  ) data_out_CPU_SB_LUT4_O_16 (
    .I0(1'h0),
    .I1(data_en),
    .I2(data_in_BUS[24]),
    .I3(data_out_CPU_SB_LUT4_O_9_I3[3]),
    .O(data_out_CPU[24])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hc000)
  ) data_out_CPU_SB_LUT4_O_17 (
    .I0(1'h0),
    .I1(data_en),
    .I2(data_in_BUS[23]),
    .I3(data_out_CPU_SB_LUT4_O_9_I3[3]),
    .O(data_out_CPU[23])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hc000)
  ) data_out_CPU_SB_LUT4_O_18 (
    .I0(1'h0),
    .I1(data_en),
    .I2(data_in_BUS[22]),
    .I3(data_out_CPU_SB_LUT4_O_9_I3[3]),
    .O(data_out_CPU[22])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hc000)
  ) data_out_CPU_SB_LUT4_O_19 (
    .I0(1'h0),
    .I1(data_en),
    .I2(data_in_BUS[21]),
    .I3(data_out_CPU_SB_LUT4_O_9_I3[3]),
    .O(data_out_CPU[21])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hd0ff)
  ) data_out_CPU_SB_LUT4_O_2 (
    .I0(data_en),
    .I1(data_in_BUS[3]),
    .I2(data_out_CPU_SB_LUT4_O_I2[2]),
    .I3(address_out_SB_LUT4_O_I3[1]),
    .O(data_out_CPU[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hc000)
  ) data_out_CPU_SB_LUT4_O_20 (
    .I0(1'h0),
    .I1(data_en),
    .I2(data_in_BUS[20]),
    .I3(data_out_CPU_SB_LUT4_O_9_I3[3]),
    .O(data_out_CPU[20])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hc000)
  ) data_out_CPU_SB_LUT4_O_21 (
    .I0(1'h0),
    .I1(data_en),
    .I2(data_in_BUS[1]),
    .I3(data_out_CPU_SB_LUT4_O_9_I3[3]),
    .O(data_out_CPU[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hc000)
  ) data_out_CPU_SB_LUT4_O_22 (
    .I0(1'h0),
    .I1(data_en),
    .I2(data_in_BUS[19]),
    .I3(data_out_CPU_SB_LUT4_O_9_I3[3]),
    .O(data_out_CPU[19])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hc000)
  ) data_out_CPU_SB_LUT4_O_23 (
    .I0(1'h0),
    .I1(data_en),
    .I2(data_in_BUS[18]),
    .I3(data_out_CPU_SB_LUT4_O_9_I3[3]),
    .O(data_out_CPU[18])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hc000)
  ) data_out_CPU_SB_LUT4_O_24 (
    .I0(1'h0),
    .I1(data_en),
    .I2(data_in_BUS[17]),
    .I3(data_out_CPU_SB_LUT4_O_9_I3[3]),
    .O(data_out_CPU[17])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hc000)
  ) data_out_CPU_SB_LUT4_O_25 (
    .I0(1'h0),
    .I1(data_en),
    .I2(data_in_BUS[16]),
    .I3(data_out_CPU_SB_LUT4_O_9_I3[3]),
    .O(data_out_CPU[16])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h008f)
  ) data_out_CPU_SB_LUT4_O_26 (
    .I0(data_en),
    .I1(data_in_BUS[15]),
    .I2(data_out_CPU_SB_LUT4_O_6_I2[2]),
    .I3(data_out_CPU_SB_LUT4_O_6_I3[1]),
    .O(data_out_CPU[15])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hc000)
  ) data_out_CPU_SB_LUT4_O_27 (
    .I0(1'h0),
    .I1(data_en),
    .I2(data_in_BUS[14]),
    .I3(data_out_CPU_SB_LUT4_O_9_I3[3]),
    .O(data_out_CPU[14])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h008f)
  ) data_out_CPU_SB_LUT4_O_28 (
    .I0(data_en),
    .I1(data_in_BUS[13]),
    .I2(data_out_CPU_SB_LUT4_O_6_I2[2]),
    .I3(data_out_CPU_SB_LUT4_O_6_I3[1]),
    .O(data_out_CPU[13])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hc000)
  ) data_out_CPU_SB_LUT4_O_29 (
    .I0(1'h0),
    .I1(data_en),
    .I2(data_in_BUS[12]),
    .I3(data_out_CPU_SB_LUT4_O_9_I3[3]),
    .O(data_out_CPU[12])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hd0ff)
  ) data_out_CPU_SB_LUT4_O_3 (
    .I0(data_en),
    .I1(data_in_BUS[6]),
    .I2(data_out_CPU_SB_LUT4_O_I2[2]),
    .I3(address_out_SB_LUT4_O_I3[1]),
    .O(data_out_CPU[6])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h008f)
  ) data_out_CPU_SB_LUT4_O_30 (
    .I0(data_en),
    .I1(data_in_BUS[11]),
    .I2(data_out_CPU_SB_LUT4_O_6_I2[2]),
    .I3(data_out_CPU_SB_LUT4_O_6_I3[1]),
    .O(data_out_CPU[11])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hc000)
  ) data_out_CPU_SB_LUT4_O_31 (
    .I0(1'h0),
    .I1(data_en),
    .I2(data_in_BUS[10]),
    .I3(data_out_CPU_SB_LUT4_O_9_I3[3]),
    .O(data_out_CPU[10])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h008f)
  ) data_out_CPU_SB_LUT4_O_4 (
    .I0(data_en),
    .I1(data_in_BUS[9]),
    .I2(data_out_CPU_SB_LUT4_O_6_I2[2]),
    .I3(data_out_CPU_SB_LUT4_O_6_I3[1]),
    .O(data_out_CPU[9])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h008f)
  ) data_out_CPU_SB_LUT4_O_5 (
    .I0(data_en),
    .I1(data_in_BUS[8]),
    .I2(data_out_CPU_SB_LUT4_O_6_I2[2]),
    .I3(data_out_CPU_SB_LUT4_O_6_I3[1]),
    .O(data_out_CPU[8])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h008f)
  ) data_out_CPU_SB_LUT4_O_6 (
    .I0(data_en),
    .I1(data_in_BUS[7]),
    .I2(data_out_CPU_SB_LUT4_O_6_I2[2]),
    .I3(data_out_CPU_SB_LUT4_O_6_I3[1]),
    .O(data_out_CPU[7])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hc000)
  ) data_out_CPU_SB_LUT4_O_7 (
    .I0(1'h0),
    .I1(data_en),
    .I2(data_in_BUS[5]),
    .I3(data_out_CPU_SB_LUT4_O_9_I3[3]),
    .O(data_out_CPU[5])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hc000)
  ) data_out_CPU_SB_LUT4_O_8 (
    .I0(1'h0),
    .I1(data_en),
    .I2(data_in_BUS[4]),
    .I3(data_out_CPU_SB_LUT4_O_9_I3[3]),
    .O(data_out_CPU[4])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hc000)
  ) data_out_CPU_SB_LUT4_O_9 (
    .I0(1'h0),
    .I1(data_en),
    .I2(data_in_BUS[31]),
    .I3(data_out_CPU_SB_LUT4_O_9_I3[3]),
    .O(data_out_CPU[31])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h00f3)
  ) data_out_CPU_SB_LUT4_O_I2_SB_LUT4_O (
    .I0(1'h0),
    .I1(instr_en),
    .I2(data_en),
    .I3(state[0]),
    .O(data_out_CPU_SB_LUT4_O_I2[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h004f)
  ) data_out_INSTR_SB_LUT4_O (
    .I0(data_en),
    .I1(data_in_BUS[9]),
    .I2(data_out_CPU_SB_LUT4_O_6_I2[2]),
    .I3(data_out_CPU_SB_LUT4_O_6_I3[1]),
    .O(data_out_INSTR[9])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h004f)
  ) data_out_INSTR_SB_LUT4_O_1 (
    .I0(data_en),
    .I1(data_in_BUS[8]),
    .I2(data_out_CPU_SB_LUT4_O_6_I2[2]),
    .I3(data_out_CPU_SB_LUT4_O_6_I3[1]),
    .O(data_out_INSTR[8])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h2000)
  ) data_out_INSTR_SB_LUT4_O_10 (
    .I0(instr_en),
    .I1(data_en),
    .I2(data_in_BUS[29]),
    .I3(data_out_CPU_SB_LUT4_O_9_I3[3]),
    .O(data_out_INSTR[29])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h2000)
  ) data_out_INSTR_SB_LUT4_O_11 (
    .I0(instr_en),
    .I1(data_en),
    .I2(data_in_BUS[28]),
    .I3(data_out_CPU_SB_LUT4_O_9_I3[3]),
    .O(data_out_INSTR[28])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h2000)
  ) data_out_INSTR_SB_LUT4_O_12 (
    .I0(instr_en),
    .I1(data_en),
    .I2(data_in_BUS[27]),
    .I3(data_out_CPU_SB_LUT4_O_9_I3[3]),
    .O(data_out_INSTR[27])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h2000)
  ) data_out_INSTR_SB_LUT4_O_13 (
    .I0(instr_en),
    .I1(data_en),
    .I2(data_in_BUS[26]),
    .I3(data_out_CPU_SB_LUT4_O_9_I3[3]),
    .O(data_out_INSTR[26])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h2000)
  ) data_out_INSTR_SB_LUT4_O_14 (
    .I0(instr_en),
    .I1(data_en),
    .I2(data_in_BUS[25]),
    .I3(data_out_CPU_SB_LUT4_O_9_I3[3]),
    .O(data_out_INSTR[25])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h2000)
  ) data_out_INSTR_SB_LUT4_O_15 (
    .I0(instr_en),
    .I1(data_en),
    .I2(data_in_BUS[24]),
    .I3(data_out_CPU_SB_LUT4_O_9_I3[3]),
    .O(data_out_INSTR[24])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h2000)
  ) data_out_INSTR_SB_LUT4_O_16 (
    .I0(instr_en),
    .I1(data_en),
    .I2(data_in_BUS[23]),
    .I3(data_out_CPU_SB_LUT4_O_9_I3[3]),
    .O(data_out_INSTR[23])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h2000)
  ) data_out_INSTR_SB_LUT4_O_17 (
    .I0(instr_en),
    .I1(data_en),
    .I2(data_in_BUS[22]),
    .I3(data_out_CPU_SB_LUT4_O_9_I3[3]),
    .O(data_out_INSTR[22])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h2000)
  ) data_out_INSTR_SB_LUT4_O_18 (
    .I0(instr_en),
    .I1(data_en),
    .I2(data_in_BUS[21]),
    .I3(data_out_CPU_SB_LUT4_O_9_I3[3]),
    .O(data_out_INSTR[21])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h2000)
  ) data_out_INSTR_SB_LUT4_O_19 (
    .I0(instr_en),
    .I1(data_en),
    .I2(data_in_BUS[20]),
    .I3(data_out_CPU_SB_LUT4_O_9_I3[3]),
    .O(data_out_INSTR[20])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h004f)
  ) data_out_INSTR_SB_LUT4_O_2 (
    .I0(data_en),
    .I1(data_in_BUS[7]),
    .I2(data_out_CPU_SB_LUT4_O_6_I2[2]),
    .I3(data_out_CPU_SB_LUT4_O_6_I3[1]),
    .O(data_out_INSTR[7])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h2000)
  ) data_out_INSTR_SB_LUT4_O_20 (
    .I0(instr_en),
    .I1(data_en),
    .I2(data_in_BUS[1]),
    .I3(data_out_CPU_SB_LUT4_O_9_I3[3]),
    .O(data_out_INSTR[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h2000)
  ) data_out_INSTR_SB_LUT4_O_21 (
    .I0(instr_en),
    .I1(data_en),
    .I2(data_in_BUS[19]),
    .I3(data_out_CPU_SB_LUT4_O_9_I3[3]),
    .O(data_out_INSTR[19])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h2000)
  ) data_out_INSTR_SB_LUT4_O_22 (
    .I0(instr_en),
    .I1(data_en),
    .I2(data_in_BUS[18]),
    .I3(data_out_CPU_SB_LUT4_O_9_I3[3]),
    .O(data_out_INSTR[18])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h2000)
  ) data_out_INSTR_SB_LUT4_O_23 (
    .I0(instr_en),
    .I1(data_en),
    .I2(data_in_BUS[17]),
    .I3(data_out_CPU_SB_LUT4_O_9_I3[3]),
    .O(data_out_INSTR[17])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h2000)
  ) data_out_INSTR_SB_LUT4_O_24 (
    .I0(instr_en),
    .I1(data_en),
    .I2(data_in_BUS[16]),
    .I3(data_out_CPU_SB_LUT4_O_9_I3[3]),
    .O(data_out_INSTR[16])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h004f)
  ) data_out_INSTR_SB_LUT4_O_25 (
    .I0(data_en),
    .I1(data_in_BUS[15]),
    .I2(data_out_CPU_SB_LUT4_O_6_I2[2]),
    .I3(data_out_CPU_SB_LUT4_O_6_I3[1]),
    .O(data_out_INSTR[15])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h2000)
  ) data_out_INSTR_SB_LUT4_O_26 (
    .I0(instr_en),
    .I1(data_en),
    .I2(data_in_BUS[14]),
    .I3(data_out_CPU_SB_LUT4_O_9_I3[3]),
    .O(data_out_INSTR[14])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h004f)
  ) data_out_INSTR_SB_LUT4_O_27 (
    .I0(data_en),
    .I1(data_in_BUS[13]),
    .I2(data_out_CPU_SB_LUT4_O_6_I2[2]),
    .I3(data_out_CPU_SB_LUT4_O_6_I3[1]),
    .O(data_out_INSTR[13])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h2000)
  ) data_out_INSTR_SB_LUT4_O_28 (
    .I0(instr_en),
    .I1(data_en),
    .I2(data_in_BUS[12]),
    .I3(data_out_CPU_SB_LUT4_O_9_I3[3]),
    .O(data_out_INSTR[12])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h004f)
  ) data_out_INSTR_SB_LUT4_O_29 (
    .I0(data_en),
    .I1(data_in_BUS[11]),
    .I2(data_out_CPU_SB_LUT4_O_6_I2[2]),
    .I3(data_out_CPU_SB_LUT4_O_6_I3[1]),
    .O(data_out_INSTR[11])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h004f)
  ) data_out_INSTR_SB_LUT4_O_3 (
    .I0(data_en),
    .I1(data_in_BUS[6]),
    .I2(data_out_CPU_SB_LUT4_O_6_I2[2]),
    .I3(data_out_CPU_SB_LUT4_O_6_I3[1]),
    .O(data_out_INSTR[6])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h2000)
  ) data_out_INSTR_SB_LUT4_O_30 (
    .I0(instr_en),
    .I1(data_en),
    .I2(data_in_BUS[10]),
    .I3(data_out_CPU_SB_LUT4_O_9_I3[3]),
    .O(data_out_INSTR[10])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h004f)
  ) data_out_INSTR_SB_LUT4_O_31 (
    .I0(data_en),
    .I1(data_in_BUS[0]),
    .I2(data_out_CPU_SB_LUT4_O_6_I2[2]),
    .I3(data_out_CPU_SB_LUT4_O_6_I3[1]),
    .O(data_out_INSTR[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h2000)
  ) data_out_INSTR_SB_LUT4_O_4 (
    .I0(instr_en),
    .I1(data_en),
    .I2(data_in_BUS[5]),
    .I3(data_out_CPU_SB_LUT4_O_9_I3[3]),
    .O(data_out_INSTR[5])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h2000)
  ) data_out_INSTR_SB_LUT4_O_5 (
    .I0(instr_en),
    .I1(data_en),
    .I2(data_in_BUS[4]),
    .I3(data_out_CPU_SB_LUT4_O_9_I3[3]),
    .O(data_out_INSTR[4])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h004f)
  ) data_out_INSTR_SB_LUT4_O_6 (
    .I0(data_en),
    .I1(data_in_BUS[3]),
    .I2(data_out_CPU_SB_LUT4_O_6_I2[2]),
    .I3(data_out_CPU_SB_LUT4_O_6_I3[1]),
    .O(data_out_INSTR[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h2000)
  ) data_out_INSTR_SB_LUT4_O_7 (
    .I0(instr_en),
    .I1(data_en),
    .I2(data_in_BUS[31]),
    .I3(data_out_CPU_SB_LUT4_O_9_I3[3]),
    .O(data_out_INSTR[31])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h2000)
  ) data_out_INSTR_SB_LUT4_O_8 (
    .I0(instr_en),
    .I1(data_en),
    .I2(data_in_BUS[30]),
    .I3(data_out_CPU_SB_LUT4_O_9_I3[3]),
    .O(data_out_INSTR[30])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h004f)
  ) data_out_INSTR_SB_LUT4_O_9 (
    .I0(data_en),
    .I1(data_in_BUS[2]),
    .I2(data_out_CPU_SB_LUT4_O_6_I2[2]),
    .I3(data_out_CPU_SB_LUT4_O_6_I3[1]),
    .O(data_out_INSTR[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0e00)
  ) instr_en_SB_LUT4_I0 (
    .I0(instr_en),
    .I1(data_en),
    .I2(state[1]),
    .I3(state[2]),
    .O(data_out_CPU_SB_LUT4_O_6_I2[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0300)
  ) memRead_SB_LUT4_I1 (
    .I0(1'h0),
    .I1(memRead),
    .I2(state[1]),
    .I3(state[0]),
    .O(rst_SB_LUT4_I0_O[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hfffc)
  ) next_state_SB_LUT4_O (
    .I0(1'h0),
    .I1(rst_SB_LUT4_I0_O[0]),
    .I2(rst_SB_LUT4_I0_O[1]),
    .I3(rst_SB_LUT4_I0_O[2]),
    .O(next_state[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hfef0)
  ) next_state_SB_LUT4_O_1 (
    .I0(memRead),
    .I1(memWrite),
    .I2(next_state_SB_LUT4_O_1_I2[2]),
    .I3(next_state_SB_LUT4_O_1_I2[3]),
    .O(next_state[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0030)
  ) next_state_SB_LUT4_O_1_I2_SB_LUT4_O (
    .I0(1'h0),
    .I1(state[1]),
    .I2(state[0]),
    .I3(state[2]),
    .O(next_state_SB_LUT4_O_1_I2[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h08cc)
  ) next_state_SB_LUT4_O_2 (
    .I0(bus_full),
    .I1(state[1]),
    .I2(state[0]),
    .I3(state[2]),
    .O(next_state[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf301)
  ) rst_SB_LUT4_I0 (
    .I0(rst),
    .I1(state[1]),
    .I2(state[0]),
    .I3(state[2]),
    .O(rst_SB_LUT4_I0_O[1])
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "memcontrol.sv:24.5-30.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:9.57-9.103" *)
  SB_DFFR state_SB_DFFR_Q (
    .C(clk),
    .D(next_state[2]),
    .Q(state[2]),
    .R(rst)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "memcontrol.sv:24.5-30.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:9.57-9.103" *)
  SB_DFFR state_SB_DFFR_Q_1 (
    .C(clk),
    .D(next_state[1]),
    .Q(state[1]),
    .R(rst)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "memcontrol.sv:24.5-30.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:9.57-9.103" *)
  SB_DFFR state_SB_DFFR_Q_2 (
    .C(clk),
    .D(next_state[0]),
    .Q(state[0]),
    .R(rst)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h3000)
  ) state_SB_LUT4_I1 (
    .I0(1'h0),
    .I1(state[1]),
    .I2(state[0]),
    .I3(state[2]),
    .O(data_out_CPU_SB_LUT4_O_6_I3[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0300)
  ) state_SB_LUT4_I1_1 (
    .I0(1'h0),
    .I1(state[1]),
    .I2(state[0]),
    .I3(state[2]),
    .O(data_out_CPU_SB_LUT4_O_9_I3[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0f00)
  ) state_SB_LUT4_I2 (
    .I0(1'h0),
    .I1(1'h0),
    .I2(state[1]),
    .I3(state[2]),
    .O(address_out_SB_LUT4_O_I3[1])
  );
  assign { data_out_CPU_SB_LUT4_O_6_I2[3], data_out_CPU_SB_LUT4_O_6_I2[1:0] } = { data_out_CPU_SB_LUT4_O_6_I3[1], data_in_BUS[13], data_en };
  assign { data_out_CPU_SB_LUT4_O_I2[3], data_out_CPU_SB_LUT4_O_I2[1:0] } = { address_out_SB_LUT4_O_I3[1], data_in_BUS[0], data_en };
  assign next_state_SB_LUT4_O_1_I2[1:0] = { memWrite, memRead };
  assign data_out_CPU_SB_LUT4_O_6_I3[0] = data_in_CPU[25];
  assign data_out_CPU_SB_LUT4_O_9_I3[2:0] = { data_in_BUS[21], data_en, instr_en };
  assign address_out_SB_LUT4_O_I3[0] = address_in[2];
endmodule
