****************************************
Report : timing
	-path_type full_clock_expanded
	-delay_type max
	-input_pins
	-nets
	-slack_lesser_than 1000.000
	-max_paths 100
	-transition_time
	-crosstalk_delta
	-pba_mode exhaustive
	-sort_by slack
Design : wrapper
Version: T-2022.03
Date   : Wed Jan 29 20:15:15 2025
****************************************


  Startpoint: rstn (input port clocked by ideal_clock)
  Endpoint: inner_inst/top/op_buf_1/RC_CG_HIER_INST47/RC_CGIC_INST
               (rising clock gating-check end-point clocked by ideal_clock)
  Path Group: **clock_gating_default**
  Path Type: max  (recalculated)

  Point                                                                         Fanout  DTrans  Trans   Delta    Incr      Path
  -------------------------------------------------------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                                                                0.000           0.000     0.000
  clock network delay (ideal)                                                                                 -0.105    -0.105
  input external delay                                                                                         0.750     0.645 r
  rstn (in)                                                                                    0.036           0.015 &   0.660 r
  rstn (net)                                                                     11 
  FE_OFC92_rstn/a (b15bfn000an1n03x5)                                                  0.000   0.040   0.000   0.011 &   0.672 r
  FE_OFC92_rstn/o (b15bfn000an1n03x5)                                                          0.039           0.051 &   0.722 r
  FE_OFN100_rstn (net)                                                            5 
  g837/a (b15nonb02an1n06x5)                                                           0.000   0.039   0.000   0.001 &   0.723 r
  g837/out0 (b15nonb02an1n06x5)                                                                0.011           0.029 &   0.752 r
  rstn_int (net)                                                                  2 
  FE_OFC63_rstn_int/a (b15inv000an1n10x5)                                              0.000   0.011   0.000   0.000 &   0.752 r
  FE_OFC63_rstn_int/o1 (b15inv000an1n10x5)                                                     0.028           0.020 &   0.773 f
  FE_OFN4_rstn_int (net)                                                         11 
  inner_inst/top/FE_OFC69_rstn_int/a (b15inv020an1n04x5)                               0.000   0.031   0.000   0.007 &   0.780 f
  inner_inst/top/FE_OFC69_rstn_int/o1 (b15inv020an1n04x5)                                      0.039           0.045 &   0.825 r
  inner_inst/top/FE_OFN3_rstn_int (net)                                           5 
  inner_inst/top/FE_OFC60_rstn_int/a (b15bfn000an1n03x5)                               0.000   0.039   0.000   0.001 &   0.826 r
  inner_inst/top/FE_OFC60_rstn_int/o (b15bfn000an1n03x5)                                       0.140           0.107 &   0.932 r
  inner_inst/top/FE_OFN5_rstn_int (net)                                          20 
  inner_inst/top/op_buf_1/g886/a (b15nano22an1n02x5)                                   0.000   0.143   0.000   0.015 &   0.947 r
  inner_inst/top/op_buf_1/g886/out0 (b15nano22an1n02x5)                                        0.031           0.064 &   1.011 r
  inner_inst/top/op_buf_1/n_35 (net)                                              1 
  inner_inst/top/op_buf_1/RC_CG_HIER_INST47/RC_CGIC_INST/en (b15cilb01hn1n16x5)        0.000   0.031   0.000   0.000 &   1.012 r
  data arrival time                                                                                                      1.012

  clock ideal_clock (rise edge)                                                                0.000           1.500     1.500
  clock source latency                                                                                        -0.105     1.395
  clk (in)                                                                                     0.007           0.003 &   1.398 r
  clk (net)                                                                       1 
  CTS_cid_buf_00006/clk (b15cbf000an1n64x5)                                            0.000   0.007   0.000   0.000 &   1.398 r
  CTS_cid_buf_00006/clkout (b15cbf000an1n64x5)                                                 0.007           0.018 &   1.417 r
  CTS_2 (net)                                                                     4 
  inner_inst/top/CTS_ccl_a_buf_00003/clk (b15cbf000an1n48x5)                           0.000   0.008   0.000   0.001 &   1.418 r
  inner_inst/top/CTS_ccl_a_buf_00003/clkout (b15cbf000an1n48x5)                                0.017           0.024 &   1.441 r
  inner_inst/top/CTS_8 (net)                                                     23 
  inner_inst/top/op_buf_1/RC_CG_HIER_INST47/RC_CGIC_INST/clk (b15cilb01hn1n16x5)       0.000   0.026   0.000   0.012 &   1.454 r
  clock reconvergence pessimism                                                                                0.000     1.454
-  clock gating setup time                                                                                     -0.038     1.416
+  clock gating setup time                                                                                     -0.500     0.954
-  data required time                                                                                                     1.416
+  data required time                                                                                                     0.954
  -------------------------------------------------------------------------------------------------------------------------------
-  data required time                                                                                                     1.416
+  data required time                                                                                                     0.954
  data arrival time                                                                                                     -1.012
  -------------------------------------------------------------------------------------------------------------------------------
-  slack (MET)                                                                                                            0.404
+  slack (VIOLATED)                                                                                                      -0.058



  Startpoint: rstn (input port clocked by ideal_clock)
  Endpoint: inner_inst/top/op_buf_3/RC_CG_HIER_INST60/RC_CGIC_INST
               (rising clock gating-check end-point clocked by ideal_clock)
  Path Group: **clock_gating_default**
  Path Type: max  (recalculated)

  Point                                                                         Fanout  DTrans  Trans   Delta    Incr      Path
  -------------------------------------------------------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                                                                0.000           0.000     0.000
  clock network delay (ideal)                                                                                 -0.105    -0.105
  input external delay                                                                                         0.750     0.645 r
  rstn (in)                                                                                    0.036           0.015 &   0.660 r
  rstn (net)                                                                     11 
  FE_OFC92_rstn/a (b15bfn000an1n03x5)                                                  0.000   0.040   0.000   0.011 &   0.672 r
  FE_OFC92_rstn/o (b15bfn000an1n03x5)                                                          0.039           0.051 &   0.722 r
  FE_OFN100_rstn (net)                                                            5 
  g837/a (b15nonb02an1n06x5)                                                           0.000   0.039   0.000   0.001 &   0.723 r
  g837/out0 (b15nonb02an1n06x5)                                                                0.011           0.029 &   0.752 r
  rstn_int (net)                                                                  2 
  FE_OFC63_rstn_int/a (b15inv000an1n10x5)                                              0.000   0.011   0.000   0.000 &   0.752 r
  FE_OFC63_rstn_int/o1 (b15inv000an1n10x5)                                                     0.028           0.020 &   0.773 f
  FE_OFN4_rstn_int (net)                                                         11 
  inner_inst/top/FE_OFC77_rstn_int/a (b15inv040an1n04x5)                               0.000   0.031   0.000   0.008 &   0.781 f
  inner_inst/top/FE_OFC77_rstn_int/o1 (b15inv040an1n04x5)                                      0.065           0.053 &   0.834 r
  inner_inst/top/FE_OFN26_rstn_int (net)                                         18 
  inner_inst/top/FE_OFC16_rstn_int/a (b15bfn001an1n08x5)                               0.000   0.069   0.000   0.012 &   0.845 r
  inner_inst/top/FE_OFC16_rstn_int/o (b15bfn001an1n08x5)                                       0.041           0.054 &   0.899 r
  inner_inst/top/FE_OFN79_rstn_int (net)                                         18 
  inner_inst/top/op_buf_3/FE_OFC19_rstn_int/a (b15bfn001an1n08x5)                      0.000   0.041   0.000   0.001 &   0.901 r
  inner_inst/top/op_buf_3/FE_OFC19_rstn_int/o (b15bfn001an1n08x5)                              0.046           0.052 &   0.953 r
  inner_inst/top/op_buf_3/FE_RN_1 (net)                                          19 
  inner_inst/top/op_buf_3/g899/b (b15nano23an1n02x5)                                   0.000   0.046   0.000   0.003 &   0.955 r
  inner_inst/top/op_buf_3/g899/out0 (b15nano23an1n02x5)                                        0.028           0.050 &   1.005 r
  inner_inst/top/op_buf_3/n_38 (net)                                              1 
  inner_inst/top/op_buf_3/RC_CG_HIER_INST60/RC_CGIC_INST/en (b15cilb01hn1n16x5)        0.000   0.028   0.000   0.000 &   1.005 r
  data arrival time                                                                                                      1.005

  clock ideal_clock (rise edge)                                                                0.000           1.500     1.500
  clock source latency                                                                                        -0.105     1.395
  clk (in)                                                                                     0.007           0.003 &   1.398 r
  clk (net)                                                                       1 
  CTS_cid_buf_00006/clk (b15cbf000an1n64x5)                                            0.000   0.007   0.000   0.000 &   1.398 r
  CTS_cid_buf_00006/clkout (b15cbf000an1n64x5)                                                 0.007           0.018 &   1.417 r
  CTS_2 (net)                                                                     4 
  inner_inst/top/CTS_ccl_a_buf_00003/clk (b15cbf000an1n48x5)                           0.000   0.008   0.000   0.001 &   1.418 r
  inner_inst/top/CTS_ccl_a_buf_00003/clkout (b15cbf000an1n48x5)                                0.017           0.024 &   1.441 r
  inner_inst/top/CTS_8 (net)                                                     23 
  inner_inst/top/op_buf_3/RC_CG_HIER_INST60/RC_CGIC_INST/clk (b15cilb01hn1n16x5)       0.000   0.023   0.000   0.005 &   1.447 r
  clock reconvergence pessimism                                                                                0.000     1.447
  clock gating setup time                                                                                     -0.037     1.410
  data required time                                                                                                     1.410
  -------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                     1.410
  data arrival time                                                                                                     -1.005
  -------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                            0.405


  Startpoint: rstn (input port clocked by ideal_clock)
  Endpoint: inner_inst/top/op_buf_1/RC_CG_HIER_INST46/RC_CGIC_INST
               (rising clock gating-check end-point clocked by ideal_clock)
  Path Group: **clock_gating_default**
  Path Type: max  (recalculated)

  Point                                                                         Fanout  DTrans  Trans   Delta    Incr      Path
  -------------------------------------------------------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                                                                0.000           0.000     0.000
  clock network delay (ideal)                                                                                 -0.105    -0.105
  input external delay                                                                                         0.750     0.645 r
  rstn (in)                                                                                    0.036           0.015 &   0.660 r
  rstn (net)                                                                     11 
  FE_OFC92_rstn/a (b15bfn000an1n03x5)                                                  0.000   0.040   0.000   0.011 &   0.672 r
  FE_OFC92_rstn/o (b15bfn000an1n03x5)                                                          0.039           0.051 &   0.722 r
  FE_OFN100_rstn (net)                                                            5 
  g837/a (b15nonb02an1n06x5)                                                           0.000   0.039   0.000   0.001 &   0.723 r
  g837/out0 (b15nonb02an1n06x5)                                                                0.011           0.029 &   0.752 r
  rstn_int (net)                                                                  2 
  FE_OFC63_rstn_int/a (b15inv000an1n10x5)                                              0.000   0.011   0.000   0.000 &   0.752 r
  FE_OFC63_rstn_int/o1 (b15inv000an1n10x5)                                                     0.028           0.020 &   0.773 f
  FE_OFN4_rstn_int (net)                                                         11 
  inner_inst/top/FE_OFC69_rstn_int/a (b15inv020an1n04x5)                               0.000   0.031   0.000   0.007 &   0.780 f
  inner_inst/top/FE_OFC69_rstn_int/o1 (b15inv020an1n04x5)                                      0.039           0.045 &   0.825 r
  inner_inst/top/FE_OFN3_rstn_int (net)                                           5 
  inner_inst/top/FE_OFC60_rstn_int/a (b15bfn000an1n03x5)                               0.000   0.039   0.000   0.001 &   0.826 r
  inner_inst/top/FE_OFC60_rstn_int/o (b15bfn000an1n03x5)                                       0.140           0.107 &   0.932 r
  inner_inst/top/FE_OFN5_rstn_int (net)                                          20 
  inner_inst/top/op_buf_1/g887/a (b15nano22an1n02x5)                                   0.000   0.143   0.000   0.015 &   0.947 r
  inner_inst/top/op_buf_1/g887/out0 (b15nano22an1n02x5)                                        0.026           0.061 &   1.008 r
  inner_inst/top/op_buf_1/n_36 (net)                                              1 
  inner_inst/top/op_buf_1/RC_CG_HIER_INST46/RC_CGIC_INST/en (b15cilb01hn1n16x5)        0.000   0.026   0.000   0.000 &   1.008 r
  data arrival time                                                                                                      1.008

  clock ideal_clock (rise edge)                                                                0.000           1.500     1.500
  clock source latency                                                                                        -0.105     1.395
  clk (in)                                                                                     0.007           0.003 &   1.398 r
  clk (net)                                                                       1 
  CTS_cid_buf_00006/clk (b15cbf000an1n64x5)                                            0.000   0.007   0.000   0.000 &   1.398 r
  CTS_cid_buf_00006/clkout (b15cbf000an1n64x5)                                                 0.007           0.018 &   1.417 r
  CTS_2 (net)                                                                     4 
  inner_inst/top/CTS_ccl_a_buf_00003/clk (b15cbf000an1n48x5)                           0.000   0.008   0.000   0.001 &   1.418 r
  inner_inst/top/CTS_ccl_a_buf_00003/clkout (b15cbf000an1n48x5)                                0.017           0.024 &   1.441 r
  inner_inst/top/CTS_8 (net)                                                     23 
  inner_inst/top/op_buf_1/RC_CG_HIER_INST46/RC_CGIC_INST/clk (b15cilb01hn1n16x5)       0.000   0.026   0.000   0.012 &   1.453 r
  clock reconvergence pessimism                                                                                0.000     1.453
  clock gating setup time                                                                                     -0.036     1.418
  data required time                                                                                                     1.418
  -------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                     1.418
  data arrival time                                                                                                     -1.008
  -------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                            0.410


  Startpoint: rstn (input port clocked by ideal_clock)
  Endpoint: inner_inst/top/op_buf_0/RC_CG_HIER_INST43/RC_CGIC_INST
               (rising clock gating-check end-point clocked by ideal_clock)
  Path Group: **clock_gating_default**
  Path Type: max  (recalculated)

  Point                                                                         Fanout  DTrans  Trans   Delta    Incr      Path
  -------------------------------------------------------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                                                                0.000           0.000     0.000
  clock network delay (ideal)                                                                                 -0.105    -0.105
  input external delay                                                                                         0.750     0.645 r
  rstn (in)                                                                                    0.036           0.015 &   0.660 r
  rstn (net)                                                                     11 
  FE_OFC92_rstn/a (b15bfn000an1n03x5)                                                  0.000   0.040   0.000   0.011 &   0.672 r
  FE_OFC92_rstn/o (b15bfn000an1n03x5)                                                          0.039           0.051 &   0.722 r
  FE_OFN100_rstn (net)                                                            5 
  g837/a (b15nonb02an1n06x5)                                                           0.000   0.039   0.000   0.001 &   0.723 r
  g837/out0 (b15nonb02an1n06x5)                                                                0.011           0.029 &   0.752 r
  rstn_int (net)                                                                  2 
  FE_OFC63_rstn_int/a (b15inv000an1n10x5)                                              0.000   0.011   0.000   0.000 &   0.752 r
  FE_OFC63_rstn_int/o1 (b15inv000an1n10x5)                                                     0.028           0.020 &   0.773 f
  FE_OFN4_rstn_int (net)                                                         11 
  inner_inst/top/FE_OFC69_rstn_int/a (b15inv020an1n04x5)                               0.000   0.031   0.000   0.007 &   0.780 f
  inner_inst/top/FE_OFC69_rstn_int/o1 (b15inv020an1n04x5)                                      0.039           0.045 &   0.825 r
  inner_inst/top/FE_OFN3_rstn_int (net)                                           5 
  inner_inst/top/FE_OFC60_rstn_int/a (b15bfn000an1n03x5)                               0.000   0.039   0.000   0.001 &   0.826 r
  inner_inst/top/FE_OFC60_rstn_int/o (b15bfn000an1n03x5)                                       0.140           0.107 &   0.932 r
  inner_inst/top/FE_OFN5_rstn_int (net)                                          20 
  inner_inst/top/op_buf_0/g886/a (b15nano22an1n02x5)                                   0.000   0.142   0.000   0.010 &   0.942 r
  inner_inst/top/op_buf_0/g886/out0 (b15nano22an1n02x5)                                        0.031           0.064 &   1.006 r
  inner_inst/top/op_buf_0/n_34 (net)                                              1 
  inner_inst/top/op_buf_0/RC_CG_HIER_INST43/RC_CGIC_INST/en (b15cilb01hn1n16x5)        0.000   0.031   0.000   0.000 &   1.006 r
  data arrival time                                                                                                      1.006

  clock ideal_clock (rise edge)                                                                0.000           1.500     1.500
  clock source latency                                                                                        -0.105     1.395
  clk (in)                                                                                     0.007           0.003 &   1.398 r
  clk (net)                                                                       1 
  CTS_cid_buf_00006/clk (b15cbf000an1n64x5)                                            0.000   0.007   0.000   0.000 &   1.398 r
  CTS_cid_buf_00006/clkout (b15cbf000an1n64x5)                                                 0.007           0.018 &   1.417 r
  CTS_2 (net)                                                                     4 
  inner_inst/top/CTS_ccl_a_buf_00003/clk (b15cbf000an1n48x5)                           0.000   0.008   0.000   0.001 &   1.418 r
  inner_inst/top/CTS_ccl_a_buf_00003/clkout (b15cbf000an1n48x5)                                0.017           0.024 &   1.441 r
  inner_inst/top/CTS_8 (net)                                                     23 
  inner_inst/top/op_buf_0/RC_CG_HIER_INST43/RC_CGIC_INST/clk (b15cilb01hn1n16x5)       0.000   0.026   0.000   0.013 &   1.454 r
  clock reconvergence pessimism                                                                                0.000     1.454
  clock gating setup time                                                                                     -0.038     1.417
  data required time                                                                                                     1.417
  -------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                     1.417
  data arrival time                                                                                                     -1.006
  -------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                            0.411


  Startpoint: rstn (input port clocked by ideal_clock)
  Endpoint: inner_inst/top/op_buf_3/RC_CG_HIER_INST58/RC_CGIC_INST
               (rising clock gating-check end-point clocked by ideal_clock)
  Path Group: **clock_gating_default**
  Path Type: max  (recalculated)

  Point                                                                         Fanout  DTrans  Trans   Delta    Incr      Path
  -------------------------------------------------------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                                                                0.000           0.000     0.000
  clock network delay (ideal)                                                                                 -0.105    -0.105
  input external delay                                                                                         0.750     0.645 r
  rstn (in)                                                                                    0.036           0.015 &   0.660 r
  rstn (net)                                                                     11 
  FE_OFC92_rstn/a (b15bfn000an1n03x5)                                                  0.000   0.040   0.000   0.011 &   0.672 r
  FE_OFC92_rstn/o (b15bfn000an1n03x5)                                                          0.039           0.051 &   0.722 r
  FE_OFN100_rstn (net)                                                            5 
  g837/a (b15nonb02an1n06x5)                                                           0.000   0.039   0.000   0.001 &   0.723 r
  g837/out0 (b15nonb02an1n06x5)                                                                0.011           0.029 &   0.752 r
  rstn_int (net)                                                                  2 
  FE_OFC63_rstn_int/a (b15inv000an1n10x5)                                              0.000   0.011   0.000   0.000 &   0.752 r
  FE_OFC63_rstn_int/o1 (b15inv000an1n10x5)                                                     0.028           0.020 &   0.773 f
  FE_OFN4_rstn_int (net)                                                         11 
  inner_inst/top/FE_OFC77_rstn_int/a (b15inv040an1n04x5)                               0.000   0.031   0.000   0.008 &   0.781 f
  inner_inst/top/FE_OFC77_rstn_int/o1 (b15inv040an1n04x5)                                      0.065           0.053 &   0.834 r
  inner_inst/top/FE_OFN26_rstn_int (net)                                         18 
  inner_inst/top/FE_OFC16_rstn_int/a (b15bfn001an1n08x5)                               0.000   0.069   0.000   0.012 &   0.845 r
  inner_inst/top/FE_OFC16_rstn_int/o (b15bfn001an1n08x5)                                       0.041           0.054 &   0.899 r
  inner_inst/top/FE_OFN79_rstn_int (net)                                         18 
  inner_inst/top/op_buf_3/FE_OFC19_rstn_int/a (b15bfn001an1n08x5)                      0.000   0.041   0.000   0.001 &   0.901 r
  inner_inst/top/op_buf_3/FE_OFC19_rstn_int/o (b15bfn001an1n08x5)                              0.046           0.052 &   0.953 r
  inner_inst/top/op_buf_3/FE_RN_1 (net)                                          19 
  inner_inst/top/op_buf_3/g902/a (b15nano22an1n02x5)                                   0.000   0.046   0.000   0.003 &   0.955 r
  inner_inst/top/op_buf_3/g902/out0 (b15nano22an1n02x5)                                        0.025           0.047 &   1.002 r
  inner_inst/top/op_buf_3/n_36 (net)                                              1 
  inner_inst/top/op_buf_3/RC_CG_HIER_INST58/RC_CGIC_INST/en (b15cilb01hn1n16x5)        0.000   0.025   0.000   0.000 &   1.002 r
  data arrival time                                                                                                      1.002

  clock ideal_clock (rise edge)                                                                0.000           1.500     1.500
  clock source latency                                                                                        -0.105     1.395
  clk (in)                                                                                     0.007           0.003 &   1.398 r
  clk (net)                                                                       1 
  CTS_cid_buf_00006/clk (b15cbf000an1n64x5)                                            0.000   0.007   0.000   0.000 &   1.398 r
  CTS_cid_buf_00006/clkout (b15cbf000an1n64x5)                                                 0.007           0.018 &   1.417 r
  CTS_2 (net)                                                                     4 
  inner_inst/top/CTS_ccl_a_buf_00003/clk (b15cbf000an1n48x5)                           0.000   0.008   0.000   0.001 &   1.418 r
  inner_inst/top/CTS_ccl_a_buf_00003/clkout (b15cbf000an1n48x5)                                0.017           0.024 &   1.441 r
  inner_inst/top/CTS_8 (net)                                                     23 
  inner_inst/top/op_buf_3/RC_CG_HIER_INST58/RC_CGIC_INST/clk (b15cilb01hn1n16x5)       0.000   0.024   0.000   0.007 &   1.449 r
  clock reconvergence pessimism                                                                                0.000     1.449
  clock gating setup time                                                                                     -0.035     1.413
  data required time                                                                                                     1.413
  -------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                     1.413
  data arrival time                                                                                                     -1.002
  -------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                            0.411


  Startpoint: rstn (input port clocked by ideal_clock)
  Endpoint: inner_inst/top/row_buf_3/RC_CG_HIER_INST82/RC_CGIC_INST
               (rising clock gating-check end-point clocked by ideal_clock)
  Path Group: **clock_gating_default**
  Path Type: max  (recalculated)

  Point                                                                          Fanout  DTrans  Trans   Delta    Incr      Path
  --------------------------------------------------------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                                                                 0.000           0.000     0.000
  clock network delay (ideal)                                                                                  -0.105    -0.105
  input external delay                                                                                          0.750     0.645 r
  rstn (in)                                                                                     0.036           0.015 &   0.660 r
  rstn (net)                                                                      11 
  FE_OFC92_rstn/a (b15bfn000an1n03x5)                                                   0.000   0.040   0.000   0.011 &   0.672 r
  FE_OFC92_rstn/o (b15bfn000an1n03x5)                                                           0.039           0.051 &   0.722 r
  FE_OFN100_rstn (net)                                                             5 
  g837/a (b15nonb02an1n06x5)                                                            0.000   0.039   0.000   0.001 &   0.723 r
  g837/out0 (b15nonb02an1n06x5)                                                                 0.011           0.029 &   0.752 r
  rstn_int (net)                                                                   2 
  FE_OFC62_rstn_int/a (b15inv020an1n04x5)                                               0.000   0.011   0.000   0.000 &   0.752 r
  FE_OFC62_rstn_int/o1 (b15inv020an1n04x5)                                                      0.011           0.015 &   0.767 f
  FE_OFN21_rstn_int (net)                                                          3 
  FE_OFC66_rstn_int/a (b15inv000an1n04x5)                                               0.000   0.011   0.000   0.000 &   0.767 f
  FE_OFC66_rstn_int/o1 (b15inv000an1n04x5)                                                      0.086           0.063 &   0.831 r
  FE_OFN11_rstn_int (net)                                                         16 
  FE_OFC204_rstn_int/a (b15bfn000an1n03x5)                                              0.000   0.086   0.000   0.001 &   0.831 r
  FE_OFC204_rstn_int/o (b15bfn000an1n03x5)                                                      0.136           0.120 &   0.952 r
  FE_OFN151_n (net)                                                               20 
  inner_inst/top/row_buf_3/g635/a (b15nano22an1n02x5)                                   0.000   0.136   0.000   0.002 &   0.954 r
  inner_inst/top/row_buf_3/g635/out0 (b15nano22an1n02x5)                                        0.024           0.058 &   1.012 r
  inner_inst/top/row_buf_3/n_28 (net)                                              1 
  inner_inst/top/row_buf_3/RC_CG_HIER_INST82/RC_CGIC_INST/en (b15cilb01hn1n16x5)        0.000   0.024   0.000   0.000 &   1.012 r
  data arrival time                                                                                                       1.012

  clock ideal_clock (rise edge)                                                                 0.000           1.500     1.500
  clock source latency                                                                                         -0.105     1.395
  clk (in)                                                                                      0.007           0.003 &   1.398 r
  clk (net)                                                                        1 
  CTS_cid_buf_00006/clk (b15cbf000an1n64x5)                                             0.000   0.007   0.000   0.000 &   1.398 r
  CTS_cid_buf_00006/clkout (b15cbf000an1n64x5)                                                  0.007           0.018 &   1.417 r
  CTS_2 (net)                                                                      4 
  CTS_ccl_a_buf_00005/clk (b15cbf000an1n32x5)                                           0.000   0.015   0.000   0.005 &   1.422 r
  CTS_ccl_a_buf_00005/clkout (b15cbf000an1n32x5)                                                0.021           0.029 &   1.451 r
  CTS_1 (net)                                                                     23 
  inner_inst/top/row_buf_3/RC_CG_HIER_INST82/RC_CGIC_INST/clk (b15cilb01hn1n16x5)       0.000   0.027   0.000   0.009 &   1.460 r
  clock reconvergence pessimism                                                                                 0.000     1.460
  clock gating setup time                                                                                      -0.035     1.425
  data required time                                                                                                      1.425
  --------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                      1.425
  data arrival time                                                                                                      -1.012
  --------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                             0.413


  Startpoint: rstn (input port clocked by ideal_clock)
  Endpoint: inner_inst/top/op_buf_0/RC_CG_HIER_INST42/RC_CGIC_INST
               (rising clock gating-check end-point clocked by ideal_clock)
  Path Group: **clock_gating_default**
  Path Type: max  (recalculated)

  Point                                                                         Fanout  DTrans  Trans   Delta    Incr      Path
  -------------------------------------------------------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                                                                0.000           0.000     0.000
  clock network delay (ideal)                                                                                 -0.105    -0.105
  input external delay                                                                                         0.750     0.645 r
  rstn (in)                                                                                    0.036           0.015 &   0.660 r
  rstn (net)                                                                     11 
  FE_OFC92_rstn/a (b15bfn000an1n03x5)                                                  0.000   0.040   0.000   0.011 &   0.672 r
  FE_OFC92_rstn/o (b15bfn000an1n03x5)                                                          0.039           0.051 &   0.722 r
  FE_OFN100_rstn (net)                                                            5 
  g837/a (b15nonb02an1n06x5)                                                           0.000   0.039   0.000   0.001 &   0.723 r
  g837/out0 (b15nonb02an1n06x5)                                                                0.011           0.029 &   0.752 r
  rstn_int (net)                                                                  2 
  FE_OFC63_rstn_int/a (b15inv000an1n10x5)                                              0.000   0.011   0.000   0.000 &   0.752 r
  FE_OFC63_rstn_int/o1 (b15inv000an1n10x5)                                                     0.028           0.020 &   0.773 f
  FE_OFN4_rstn_int (net)                                                         11 
  inner_inst/top/FE_OFC69_rstn_int/a (b15inv020an1n04x5)                               0.000   0.031   0.000   0.007 &   0.780 f
  inner_inst/top/FE_OFC69_rstn_int/o1 (b15inv020an1n04x5)                                      0.039           0.045 &   0.825 r
  inner_inst/top/FE_OFN3_rstn_int (net)                                           5 
  inner_inst/top/FE_OFC60_rstn_int/a (b15bfn000an1n03x5)                               0.000   0.039   0.000   0.001 &   0.826 r
  inner_inst/top/FE_OFC60_rstn_int/o (b15bfn000an1n03x5)                                       0.140           0.107 &   0.932 r
  inner_inst/top/FE_OFN5_rstn_int (net)                                          20 
  inner_inst/top/op_buf_0/g885/b (b15nano23an1n03x5)                                   0.000   0.142   0.000   0.008 &   0.941 r
  inner_inst/top/op_buf_0/g885/out0 (b15nano23an1n03x5)                                        0.032           0.062 &   1.003 r
  inner_inst/top/op_buf_0/n_38 (net)                                              1 
  inner_inst/top/op_buf_0/RC_CG_HIER_INST42/RC_CGIC_INST/en (b15cilb01hn1n16x5)        0.000   0.032   0.000   0.000 &   1.003 r
  data arrival time                                                                                                      1.003

  clock ideal_clock (rise edge)                                                                0.000           1.500     1.500
  clock source latency                                                                                        -0.105     1.395
  clk (in)                                                                                     0.007           0.003 &   1.398 r
  clk (net)                                                                       1 
  CTS_cid_buf_00006/clk (b15cbf000an1n64x5)                                            0.000   0.007   0.000   0.000 &   1.398 r
  CTS_cid_buf_00006/clkout (b15cbf000an1n64x5)                                                 0.007           0.018 &   1.417 r
  CTS_2 (net)                                                                     4 
  inner_inst/top/CTS_ccl_a_buf_00003/clk (b15cbf000an1n48x5)                           0.000   0.008   0.000   0.001 &   1.418 r
  inner_inst/top/CTS_ccl_a_buf_00003/clkout (b15cbf000an1n48x5)                                0.017           0.024 &   1.441 r
  inner_inst/top/CTS_8 (net)                                                     23 
  inner_inst/top/op_buf_0/RC_CG_HIER_INST42/RC_CGIC_INST/clk (b15cilb01hn1n16x5)       0.000   0.026   0.000   0.013 &   1.454 r
  clock reconvergence pessimism                                                                                0.000     1.454
  clock gating setup time                                                                                     -0.038     1.417
  data required time                                                                                                     1.417
  -------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                     1.417
  data arrival time                                                                                                     -1.003
  -------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                            0.413


  Startpoint: rstn (input port clocked by ideal_clock)
  Endpoint: inner_inst/top/row_buf_3/RC_CG_HIER_INST84/RC_CGIC_INST
               (rising clock gating-check end-point clocked by ideal_clock)
  Path Group: **clock_gating_default**
  Path Type: max  (recalculated)

  Point                                                                          Fanout  DTrans  Trans   Delta    Incr      Path
  --------------------------------------------------------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                                                                 0.000           0.000     0.000
  clock network delay (ideal)                                                                                  -0.105    -0.105
  input external delay                                                                                          0.750     0.645 r
  rstn (in)                                                                                     0.036           0.015 &   0.660 r
  rstn (net)                                                                      11 
  FE_OFC92_rstn/a (b15bfn000an1n03x5)                                                   0.000   0.040   0.000   0.011 &   0.672 r
  FE_OFC92_rstn/o (b15bfn000an1n03x5)                                                           0.039           0.051 &   0.722 r
  FE_OFN100_rstn (net)                                                             5 
  g837/a (b15nonb02an1n06x5)                                                            0.000   0.039   0.000   0.001 &   0.723 r
  g837/out0 (b15nonb02an1n06x5)                                                                 0.011           0.029 &   0.752 r
  rstn_int (net)                                                                   2 
  FE_OFC62_rstn_int/a (b15inv020an1n04x5)                                               0.000   0.011   0.000   0.000 &   0.752 r
  FE_OFC62_rstn_int/o1 (b15inv020an1n04x5)                                                      0.011           0.015 &   0.767 f
  FE_OFN21_rstn_int (net)                                                          3 
  FE_OFC66_rstn_int/a (b15inv000an1n04x5)                                               0.000   0.011   0.000   0.000 &   0.767 f
  FE_OFC66_rstn_int/o1 (b15inv000an1n04x5)                                                      0.086           0.063 &   0.831 r
  FE_OFN11_rstn_int (net)                                                         16 
  FE_OFC204_rstn_int/a (b15bfn000an1n03x5)                                              0.000   0.086   0.000   0.001 &   0.831 r
  FE_OFC204_rstn_int/o (b15bfn000an1n03x5)                                                      0.136           0.120 &   0.952 r
  FE_OFN151_n (net)                                                               20 
  inner_inst/top/row_buf_3/g633/b (b15nano23an1n02x5)                                   0.000   0.136   0.000   0.002 &   0.954 r
  inner_inst/top/row_buf_3/g633/out0 (b15nano23an1n02x5)                                        0.023           0.059 &   1.013 r
  inner_inst/top/row_buf_3/n_30 (net)                                              1 
  inner_inst/top/row_buf_3/RC_CG_HIER_INST84/RC_CGIC_INST/en (b15cilb01hn1n16x5)        0.000   0.023   0.000   0.000 &   1.014 r
  data arrival time                                                                                                       1.014

  clock ideal_clock (rise edge)                                                                 0.000           1.500     1.500
  clock source latency                                                                                         -0.105     1.395
  clk (in)                                                                                      0.007           0.003 &   1.398 r
  clk (net)                                                                        1 
  CTS_cid_buf_00006/clk (b15cbf000an1n64x5)                                             0.000   0.007   0.000   0.000 &   1.398 r
  CTS_cid_buf_00006/clkout (b15cbf000an1n64x5)                                                  0.007           0.018 &   1.417 r
  CTS_2 (net)                                                                      4 
  CTS_ccl_a_buf_00005/clk (b15cbf000an1n32x5)                                           0.000   0.015   0.000   0.005 &   1.422 r
  CTS_ccl_a_buf_00005/clkout (b15cbf000an1n32x5)                                                0.021           0.029 &   1.451 r
  CTS_1 (net)                                                                     23 
  inner_inst/top/row_buf_3/RC_CG_HIER_INST84/RC_CGIC_INST/clk (b15cilb01hn1n16x5)       0.000   0.028   0.000   0.011 &   1.462 r
  clock reconvergence pessimism                                                                                 0.000     1.462
  clock gating setup time                                                                                      -0.035     1.427
  data required time                                                                                                      1.427
  --------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                      1.427
  data arrival time                                                                                                      -1.014
  --------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                             0.414


  Startpoint: rstn (input port clocked by ideal_clock)
  Endpoint: inner_inst/top/wt_buf_1/RC_CG_HIER_INST94/RC_CGIC_INST
               (rising clock gating-check end-point clocked by ideal_clock)
  Path Group: **clock_gating_default**
  Path Type: max  (recalculated)

  Point                                                                         Fanout  DTrans  Trans   Delta    Incr      Path
  -------------------------------------------------------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                                                                0.000           0.000     0.000
  clock network delay (ideal)                                                                                 -0.105    -0.105
  input external delay                                                                                         0.750     0.645 r
  rstn (in)                                                                                    0.036           0.015 &   0.660 r
  rstn (net)                                                                     11 
  FE_OFC92_rstn/a (b15bfn000an1n03x5)                                                  0.000   0.040   0.000   0.011 &   0.672 r
  FE_OFC92_rstn/o (b15bfn000an1n03x5)                                                          0.039           0.051 &   0.722 r
  FE_OFN100_rstn (net)                                                            5 
  g837/a (b15nonb02an1n06x5)                                                           0.000   0.039   0.000   0.001 &   0.723 r
  g837/out0 (b15nonb02an1n06x5)                                                                0.011           0.029 &   0.752 r
  rstn_int (net)                                                                  2 
  FE_OFC63_rstn_int/a (b15inv000an1n10x5)                                              0.000   0.011   0.000   0.000 &   0.752 r
  FE_OFC63_rstn_int/o1 (b15inv000an1n10x5)                                                     0.028           0.020 &   0.773 f
  FE_OFN4_rstn_int (net)                                                         11 
  inner_inst/top/FE_OFC76_rstn_int/a (b15inv040an1n03x5)                               0.000   0.031   0.000   0.009 &   0.782 f
  inner_inst/top/FE_OFC76_rstn_int/o1 (b15inv040an1n03x5)                                      0.079           0.067 &   0.848 r
  inner_inst/top/FE_OFN30_rstn_int (net)                                         13 
  inner_inst/top/FE_OFC80_rstn_int/a (b15bfn000an1n02x5)                               0.000   0.080   0.000   0.001 &   0.850 r
  inner_inst/top/FE_OFC80_rstn_int/o (b15bfn000an1n02x5)                                       0.119           0.106 &   0.956 r
  inner_inst/top/FE_OFN21_rstn_int (net)                                         13 
  inner_inst/top/wt_buf_1/g627/a (b15nano22an1n02x5)                                   0.000   0.120   0.000   0.003 &   0.959 r
  inner_inst/top/wt_buf_1/g627/out0 (b15nano22an1n02x5)                                        0.029           0.061 &   1.020 r
  inner_inst/top/wt_buf_1/n_28 (net)                                              1 
  inner_inst/top/wt_buf_1/RC_CG_HIER_INST94/RC_CGIC_INST/en (b15cilb01hn1n16x5)        0.000   0.029   0.000   0.000 &   1.020 r
  data arrival time                                                                                                      1.020

  clock ideal_clock (rise edge)                                                                0.000           1.500     1.500
  clock source latency                                                                                        -0.105     1.395
  clk (in)                                                                                     0.007           0.003 &   1.398 r
  clk (net)                                                                       1 
  CTS_cid_buf_00006/clk (b15cbf000an1n64x5)                                            0.000   0.007   0.000   0.000 &   1.398 r
  CTS_cid_buf_00006/clkout (b15cbf000an1n64x5)                                                 0.007           0.018 &   1.417 r
  CTS_2 (net)                                                                     4 
  CTS_ccl_a_buf_00002/clk (b15cbf000an1n24x5)                                          0.000   0.016   0.000   0.009 &   1.426 r
  CTS_ccl_a_buf_00002/clkout (b15cbf000an1n24x5)                                               0.028           0.030 &   1.456 r
  CTS_3 (net)                                                                    23 
  inner_inst/top/wt_buf_1/RC_CG_HIER_INST94/RC_CGIC_INST/clk (b15cilb01hn1n16x5)       0.000   0.040   0.000   0.016 &   1.471 r
  clock reconvergence pessimism                                                                                0.000     1.471
  clock gating setup time                                                                                     -0.037     1.435
  data required time                                                                                                     1.435
  -------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                     1.435
  data arrival time                                                                                                     -1.020
  -------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                            0.415


  Startpoint: rstn (input port clocked by ideal_clock)
  Endpoint: inner_inst/top/wt_buf_0/RC_CG_HIER_INST90/RC_CGIC_INST
               (rising clock gating-check end-point clocked by ideal_clock)
  Path Group: **clock_gating_default**
  Path Type: max  (recalculated)

  Point                                                                         Fanout  DTrans  Trans   Delta    Incr      Path
  -------------------------------------------------------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                                                                0.000           0.000     0.000
  clock network delay (ideal)                                                                                 -0.105    -0.105
  input external delay                                                                                         0.750     0.645 r
  rstn (in)                                                                                    0.036           0.015 &   0.660 r
  rstn (net)                                                                     11 
  FE_OFC92_rstn/a (b15bfn000an1n03x5)                                                  0.000   0.040   0.000   0.011 &   0.672 r
  FE_OFC92_rstn/o (b15bfn000an1n03x5)                                                          0.039           0.051 &   0.722 r
  FE_OFN100_rstn (net)                                                            5 
  g837/a (b15nonb02an1n06x5)                                                           0.000   0.039   0.000   0.001 &   0.723 r
  g837/out0 (b15nonb02an1n06x5)                                                                0.011           0.029 &   0.752 r
  rstn_int (net)                                                                  2 
  FE_OFC63_rstn_int/a (b15inv000an1n10x5)                                              0.000   0.011   0.000   0.000 &   0.752 r
  FE_OFC63_rstn_int/o1 (b15inv000an1n10x5)                                                     0.028           0.020 &   0.773 f
  FE_OFN4_rstn_int (net)                                                         11 
  FE_OFC75_rstn_int/a (b15inv000an1n03x5)                                              0.000   0.031   0.000   0.009 &   0.782 f
  FE_OFC75_rstn_int/o1 (b15inv000an1n03x5)                                                     0.107           0.089 &   0.871 r
  FE_OFN17_rstn_int (net)                                                        16 
  FE_OFC18_rstn_int/a (b15bfn000an1n06x5)                                              0.000   0.107   0.000   0.003 &   0.874 r
  FE_OFC18_rstn_int/o (b15bfn000an1n06x5)                                                      0.067           0.086 &   0.960 r
  FE_OFN34_rstn_int (net)                                                        20 
  inner_inst/top/wt_buf_0/g625/b (b15nano23an1n02x5)                                   0.000   0.067   0.000   0.003 &   0.964 r
  inner_inst/top/wt_buf_0/g625/out0 (b15nano23an1n02x5)                                        0.031           0.056 &   1.019 r
  inner_inst/top/wt_buf_0/n_30 (net)                                              1 
  inner_inst/top/wt_buf_0/RC_CG_HIER_INST90/RC_CGIC_INST/en (b15cilb01hn1n16x5)        0.000   0.031   0.000   0.000 &   1.019 r
  data arrival time                                                                                                      1.019

  clock ideal_clock (rise edge)                                                                0.000           1.500     1.500
  clock source latency                                                                                        -0.105     1.395
  clk (in)                                                                                     0.007           0.003 &   1.398 r
  clk (net)                                                                       1 
  CTS_cid_buf_00006/clk (b15cbf000an1n64x5)                                            0.000   0.007   0.000   0.000 &   1.398 r
  CTS_cid_buf_00006/clkout (b15cbf000an1n64x5)                                                 0.007           0.018 &   1.417 r
  CTS_2 (net)                                                                     4 
  CTS_ccl_a_buf_00002/clk (b15cbf000an1n24x5)                                          0.000   0.016   0.000   0.009 &   1.426 r
  CTS_ccl_a_buf_00002/clkout (b15cbf000an1n24x5)                                               0.028           0.030 &   1.456 r
  CTS_3 (net)                                                                    23 
  inner_inst/top/wt_buf_0/RC_CG_HIER_INST90/RC_CGIC_INST/clk (b15cilb01hn1n16x5)       0.000   0.040   0.000   0.016 &   1.472 r
  clock reconvergence pessimism                                                                                0.000     1.472
  clock gating setup time                                                                                     -0.037     1.435
  data required time                                                                                                     1.435
  -------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                     1.435
  data arrival time                                                                                                     -1.019
  -------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                            0.415


  Startpoint: rstn (input port clocked by ideal_clock)
  Endpoint: inner_inst/top/op_buf_3/RC_CG_HIER_INST59/RC_CGIC_INST
               (rising clock gating-check end-point clocked by ideal_clock)
  Path Group: **clock_gating_default**
  Path Type: max  (recalculated)

  Point                                                                         Fanout  DTrans  Trans   Delta    Incr      Path
  -------------------------------------------------------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                                                                0.000           0.000     0.000
  clock network delay (ideal)                                                                                 -0.105    -0.105
  input external delay                                                                                         0.750     0.645 r
  rstn (in)                                                                                    0.036           0.015 &   0.660 r
  rstn (net)                                                                     11 
  FE_OFC92_rstn/a (b15bfn000an1n03x5)                                                  0.000   0.040   0.000   0.011 &   0.672 r
  FE_OFC92_rstn/o (b15bfn000an1n03x5)                                                          0.039           0.051 &   0.722 r
  FE_OFN100_rstn (net)                                                            5 
  g837/a (b15nonb02an1n06x5)                                                           0.000   0.039   0.000   0.001 &   0.723 r
  g837/out0 (b15nonb02an1n06x5)                                                                0.011           0.029 &   0.752 r
  rstn_int (net)                                                                  2 
  FE_OFC63_rstn_int/a (b15inv000an1n10x5)                                              0.000   0.011   0.000   0.000 &   0.752 r
  FE_OFC63_rstn_int/o1 (b15inv000an1n10x5)                                                     0.028           0.020 &   0.773 f
  FE_OFN4_rstn_int (net)                                                         11 
  inner_inst/top/FE_OFC77_rstn_int/a (b15inv040an1n04x5)                               0.000   0.031   0.000   0.008 &   0.781 f
  inner_inst/top/FE_OFC77_rstn_int/o1 (b15inv040an1n04x5)                                      0.065           0.053 &   0.834 r
  inner_inst/top/FE_OFN26_rstn_int (net)                                         18 
  inner_inst/top/FE_OFC16_rstn_int/a (b15bfn001an1n08x5)                               0.000   0.069   0.000   0.012 &   0.845 r
  inner_inst/top/FE_OFC16_rstn_int/o (b15bfn001an1n08x5)                                       0.041           0.054 &   0.899 r
  inner_inst/top/FE_OFN79_rstn_int (net)                                         18 
  inner_inst/top/op_buf_3/FE_OFC19_rstn_int/a (b15bfn001an1n08x5)                      0.000   0.041   0.000   0.001 &   0.901 r
  inner_inst/top/op_buf_3/FE_OFC19_rstn_int/o (b15bfn001an1n08x5)                              0.046           0.052 &   0.953 r
  inner_inst/top/op_buf_3/FE_RN_1 (net)                                          19 
  inner_inst/top/op_buf_3/g900/a (b15nano22an1n02x5)                                   0.000   0.046   0.000   0.003 &   0.955 r
  inner_inst/top/op_buf_3/g900/out0 (b15nano22an1n02x5)                                        0.017           0.040 &   0.995 r
  inner_inst/top/op_buf_3/n_35 (net)                                              1 
  inner_inst/top/op_buf_3/RC_CG_HIER_INST59/RC_CGIC_INST/en (b15cilb01hn1n16x5)        0.000   0.017   0.000   0.000 &   0.996 r
  data arrival time                                                                                                      0.996

  clock ideal_clock (rise edge)                                                                0.000           1.500     1.500
  clock source latency                                                                                        -0.105     1.395
  clk (in)                                                                                     0.007           0.003 &   1.398 r
  clk (net)                                                                       1 
  CTS_cid_buf_00006/clk (b15cbf000an1n64x5)                                            0.000   0.007   0.000   0.000 &   1.398 r
  CTS_cid_buf_00006/clkout (b15cbf000an1n64x5)                                                 0.007           0.018 &   1.417 r
  CTS_2 (net)                                                                     4 
  inner_inst/top/CTS_ccl_a_buf_00003/clk (b15cbf000an1n48x5)                           0.000   0.008   0.000   0.001 &   1.418 r
  inner_inst/top/CTS_ccl_a_buf_00003/clkout (b15cbf000an1n48x5)                                0.017           0.024 &   1.441 r
  inner_inst/top/CTS_8 (net)                                                     23 
  inner_inst/top/op_buf_3/RC_CG_HIER_INST59/RC_CGIC_INST/clk (b15cilb01hn1n16x5)       0.000   0.020   0.000   0.002 &   1.444 r
  clock reconvergence pessimism                                                                                0.000     1.444
  clock gating setup time                                                                                     -0.031     1.412
  data required time                                                                                                     1.412
  -------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                     1.412
  data arrival time                                                                                                     -0.996
  -------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                            0.416


  Startpoint: rstn (input port clocked by ideal_clock)
  Endpoint: inner_inst/top/row_buf_3/RC_CG_HIER_INST83/RC_CGIC_INST
               (rising clock gating-check end-point clocked by ideal_clock)
  Path Group: **clock_gating_default**
  Path Type: max  (recalculated)

  Point                                                                          Fanout  DTrans  Trans   Delta    Incr      Path
  --------------------------------------------------------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                                                                 0.000           0.000     0.000
  clock network delay (ideal)                                                                                  -0.105    -0.105
  input external delay                                                                                          0.750     0.645 r
  rstn (in)                                                                                     0.036           0.015 &   0.660 r
  rstn (net)                                                                      11 
  FE_OFC92_rstn/a (b15bfn000an1n03x5)                                                   0.000   0.040   0.000   0.011 &   0.672 r
  FE_OFC92_rstn/o (b15bfn000an1n03x5)                                                           0.039           0.051 &   0.722 r
  FE_OFN100_rstn (net)                                                             5 
  g837/a (b15nonb02an1n06x5)                                                            0.000   0.039   0.000   0.001 &   0.723 r
  g837/out0 (b15nonb02an1n06x5)                                                                 0.011           0.029 &   0.752 r
  rstn_int (net)                                                                   2 
  FE_OFC62_rstn_int/a (b15inv020an1n04x5)                                               0.000   0.011   0.000   0.000 &   0.752 r
  FE_OFC62_rstn_int/o1 (b15inv020an1n04x5)                                                      0.011           0.015 &   0.767 f
  FE_OFN21_rstn_int (net)                                                          3 
  FE_OFC66_rstn_int/a (b15inv000an1n04x5)                                               0.000   0.011   0.000   0.000 &   0.767 f
  FE_OFC66_rstn_int/o1 (b15inv000an1n04x5)                                                      0.086           0.063 &   0.831 r
  FE_OFN11_rstn_int (net)                                                         16 
  FE_OFC204_rstn_int/a (b15bfn000an1n03x5)                                              0.000   0.086   0.000   0.001 &   0.831 r
  FE_OFC204_rstn_int/o (b15bfn000an1n03x5)                                                      0.136           0.120 &   0.952 r
  FE_OFN151_n (net)                                                               20 
  inner_inst/top/row_buf_3/g636/a (b15nano22an1n02x5)                                   0.000   0.136   0.000   0.003 &   0.955 r
  inner_inst/top/row_buf_3/g636/out0 (b15nano22an1n02x5)                                        0.021           0.056 &   1.011 r
  inner_inst/top/row_buf_3/n_27 (net)                                              1 
  inner_inst/top/row_buf_3/RC_CG_HIER_INST83/RC_CGIC_INST/en (b15cilb01hn1n16x5)        0.000   0.021   0.000   0.000 &   1.011 r
  data arrival time                                                                                                       1.011

  clock ideal_clock (rise edge)                                                                 0.000           1.500     1.500
  clock source latency                                                                                         -0.105     1.395
  clk (in)                                                                                      0.007           0.003 &   1.398 r
  clk (net)                                                                        1 
  CTS_cid_buf_00006/clk (b15cbf000an1n64x5)                                             0.000   0.007   0.000   0.000 &   1.398 r
  CTS_cid_buf_00006/clkout (b15cbf000an1n64x5)                                                  0.007           0.018 &   1.417 r
  CTS_2 (net)                                                                      4 
  CTS_ccl_a_buf_00005/clk (b15cbf000an1n32x5)                                           0.000   0.015   0.000   0.005 &   1.422 r
  CTS_ccl_a_buf_00005/clkout (b15cbf000an1n32x5)                                                0.021           0.029 &   1.451 r
  CTS_1 (net)                                                                     23 
  inner_inst/top/row_buf_3/RC_CG_HIER_INST83/RC_CGIC_INST/clk (b15cilb01hn1n16x5)       0.000   0.028   0.000   0.010 &   1.461 r
  clock reconvergence pessimism                                                                                 0.000     1.461
  clock gating setup time                                                                                      -0.034     1.427
  data required time                                                                                                      1.427
  --------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                      1.427
  data arrival time                                                                                                      -1.011
  --------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                             0.417


  Startpoint: rstn (input port clocked by ideal_clock)
  Endpoint: inner_inst/top/op_buf_3/RC_CG_HIER_INST61/RC_CGIC_INST
               (rising clock gating-check end-point clocked by ideal_clock)
  Path Group: **clock_gating_default**
  Path Type: max  (recalculated)

  Point                                                                         Fanout  DTrans  Trans   Delta    Incr      Path
  -------------------------------------------------------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                                                                0.000           0.000     0.000
  clock network delay (ideal)                                                                                 -0.105    -0.105
  input external delay                                                                                         0.750     0.645 r
  rstn (in)                                                                                    0.036           0.015 &   0.660 r
  rstn (net)                                                                     11 
  FE_OFC92_rstn/a (b15bfn000an1n03x5)                                                  0.000   0.040   0.000   0.011 &   0.672 r
  FE_OFC92_rstn/o (b15bfn000an1n03x5)                                                          0.039           0.051 &   0.722 r
  FE_OFN100_rstn (net)                                                            5 
  g837/a (b15nonb02an1n06x5)                                                           0.000   0.039   0.000   0.001 &   0.723 r
  g837/out0 (b15nonb02an1n06x5)                                                                0.011           0.029 &   0.752 r
  rstn_int (net)                                                                  2 
  FE_OFC63_rstn_int/a (b15inv000an1n10x5)                                              0.000   0.011   0.000   0.000 &   0.752 r
  FE_OFC63_rstn_int/o1 (b15inv000an1n10x5)                                                     0.028           0.020 &   0.773 f
  FE_OFN4_rstn_int (net)                                                         11 
  inner_inst/top/FE_OFC77_rstn_int/a (b15inv040an1n04x5)                               0.000   0.031   0.000   0.008 &   0.781 f
  inner_inst/top/FE_OFC77_rstn_int/o1 (b15inv040an1n04x5)                                      0.065           0.053 &   0.834 r
  inner_inst/top/FE_OFN26_rstn_int (net)                                         18 
  inner_inst/top/FE_OFC16_rstn_int/a (b15bfn001an1n08x5)                               0.000   0.069   0.000   0.012 &   0.845 r
  inner_inst/top/FE_OFC16_rstn_int/o (b15bfn001an1n08x5)                                       0.041           0.054 &   0.899 r
  inner_inst/top/FE_OFN79_rstn_int (net)                                         18 
  inner_inst/top/op_buf_3/FE_OFC19_rstn_int/a (b15bfn001an1n08x5)                      0.000   0.041   0.000   0.001 &   0.901 r
  inner_inst/top/op_buf_3/FE_OFC19_rstn_int/o (b15bfn001an1n08x5)                              0.046           0.052 &   0.953 r
  inner_inst/top/op_buf_3/FE_RN_1 (net)                                          19 
  inner_inst/top/op_buf_3/g901/a (b15nano22an1n02x5)                                   0.000   0.046   0.000   0.003 &   0.955 r
  inner_inst/top/op_buf_3/g901/out0 (b15nano22an1n02x5)                                        0.018           0.041 &   0.997 r
  inner_inst/top/op_buf_3/n_34 (net)                                              1 
  inner_inst/top/op_buf_3/RC_CG_HIER_INST61/RC_CGIC_INST/en (b15cilb01hn1n16x5)        0.000   0.018   0.000   0.000 &   0.997 r
  data arrival time                                                                                                      0.997

  clock ideal_clock (rise edge)                                                                0.000           1.500     1.500
  clock source latency                                                                                        -0.105     1.395
  clk (in)                                                                                     0.007           0.003 &   1.398 r
  clk (net)                                                                       1 
  CTS_cid_buf_00006/clk (b15cbf000an1n64x5)                                            0.000   0.007   0.000   0.000 &   1.398 r
  CTS_cid_buf_00006/clkout (b15cbf000an1n64x5)                                                 0.007           0.018 &   1.417 r
  CTS_2 (net)                                                                     4 
  inner_inst/top/CTS_ccl_a_buf_00003/clk (b15cbf000an1n48x5)                           0.000   0.008   0.000   0.001 &   1.418 r
  inner_inst/top/CTS_ccl_a_buf_00003/clkout (b15cbf000an1n48x5)                                0.017           0.024 &   1.441 r
  inner_inst/top/CTS_8 (net)                                                     23 
  inner_inst/top/op_buf_3/RC_CG_HIER_INST61/RC_CGIC_INST/clk (b15cilb01hn1n16x5)       0.000   0.023   0.000   0.005 &   1.446 r
  clock reconvergence pessimism                                                                                0.000     1.446
  clock gating setup time                                                                                     -0.032     1.414
  data required time                                                                                                     1.414
  -------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                     1.414
  data arrival time                                                                                                     -0.997
  -------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                            0.417


  Startpoint: rstn (input port clocked by ideal_clock)
  Endpoint: inner_inst/top/m33/weight_reg_reg_2
               (recovery check against rising-edge clock ideal_clock)
  Path Group: **async_default**
  Path Type: max  (recalculated)

  Point                                                                                   Fanout  DTrans  Trans   Delta    Incr      Path
  -----------------------------------------------------------------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                                                                          0.000           0.000     0.000
  clock network delay (ideal)                                                                                           -0.105    -0.105
  input external delay                                                                                                   0.750     0.645 r
  rstn (in)                                                                                              0.036           0.015 &   0.660 r
  rstn (net)                                                                               11 
  FE_OFC92_rstn/a (b15bfn000an1n03x5)                                                            0.000   0.040   0.000   0.011 &   0.672 r
  FE_OFC92_rstn/o (b15bfn000an1n03x5)                                                                    0.039           0.051 &   0.722 r
  FE_OFN100_rstn (net)                                                                      5 
  g837/a (b15nonb02an1n06x5)                                                                     0.000   0.039   0.000   0.001 &   0.723 r
  g837/out0 (b15nonb02an1n06x5)                                                                          0.011           0.029 &   0.752 r
  rstn_int (net)                                                                            2 
  FE_OFC63_rstn_int/a (b15inv000an1n10x5)                                                        0.000   0.011   0.000   0.000 &   0.752 r
  FE_OFC63_rstn_int/o1 (b15inv000an1n10x5)                                                               0.028           0.020 &   0.773 f
  FE_OFN4_rstn_int (net)                                                                   11 
  inner_inst/top/FE_OFC78_rstn_int/a (b15inv020an1n08x5)                                         0.000   0.031   0.000   0.008 &   0.781 f
  inner_inst/top/FE_OFC78_rstn_int/o1 (b15inv020an1n08x5)                                                0.043           0.042 &   0.823 r
  inner_inst/top/FE_OFN36_rstn_int (net)                                                   11 
  inner_inst/top/FE_OFC51_rstn_int/a (b15bfn000an1n05x5)                                         0.000   0.044   0.000   0.005 &   0.828 r
  inner_inst/top/FE_OFC51_rstn_int/o (b15bfn000an1n05x5)                                                 0.085           0.082 &   0.910 r
  inner_inst/top/FE_OFN62_rstn_int (net)                                                   19 
  inner_inst/top/FE_OFC40_rstn_int/a (b15inv020an1n03x5)                                         0.000   0.086   0.000   0.004 &   0.914 r
  inner_inst/top/FE_OFC40_rstn_int/o1 (b15inv020an1n03x5)                                                0.024           0.031 &   0.945 f
  inner_inst/top/FE_OFN72_rstn_int (net)                                                    2 
  inner_inst/top/FE_OFC151_rstn_int/a (b15inv040an1n05x5)                                        0.000   0.024   0.000   0.000 &   0.945 f
  inner_inst/top/FE_OFC151_rstn_int/o1 (b15inv040an1n05x5)                                               0.050           0.039 &   0.985 r
  inner_inst/top/FE_OFN84_rstn_int (net)                                                   17 
  inner_inst/top/FE_OFC152_rstn_int/a (b15bfn000an1n03x5)                                        0.000   0.053   0.000   0.008 &   0.992 r
  inner_inst/top/FE_OFC152_rstn_int/o (b15bfn000an1n03x5)                                                0.073           0.074 &   1.066 r
  inner_inst/top/FE_OFN95_rstn_int (net)                                                   10 
  inner_inst/top/m33/weight_reg_reg_2/rb (b15fqn003hn1n02x5)                                     0.000   0.073   0.000   0.002 &   1.068 r
  data arrival time                                                                                                                1.068

  clock ideal_clock (rise edge)                                                                          0.000           1.500     1.500
  clock source latency                                                                                                  -0.105     1.395
  clk (in)                                                                                               0.007           0.003 &   1.398 r
  clk (net)                                                                                 1 
  CTS_cid_buf_00006/clk (b15cbf000an1n64x5)                                                      0.000   0.007   0.000   0.000 &   1.398 r
  CTS_cid_buf_00006/clkout (b15cbf000an1n64x5)                                                           0.007           0.018 &   1.417 r
  CTS_2 (net)                                                                               4 
  inner_inst/top/CTS_ccl_a_buf_00003/clk (b15cbf000an1n48x5)                                     0.000   0.008   0.000   0.001 &   1.418 r
  inner_inst/top/CTS_ccl_a_buf_00003/clkout (b15cbf000an1n48x5)                                          0.017           0.024 &   1.441 r
  inner_inst/top/CTS_8 (net)                                                               23 
  inner_inst/top/RC_CG_DECLONE_HIER_INST2342/RC_CGIC_INST_clone/clk (b15cilb01hn1n48x5)          0.000   0.024   0.000   0.010 &   1.451 r
  inner_inst/top/RC_CG_DECLONE_HIER_INST2342/RC_CGIC_INST_clone/clkout (b15cilb01hn1n48x5)               0.023           0.036 &   1.487 r
  inner_inst/top/RC_CG_DECLONE_HIER_INST2342/ck_out (net)                                  64 
  inner_inst/top/m33/weight_reg_reg_2/clk (b15fqn003hn1n02x5)                                    0.000   0.025   0.000   0.001 &   1.489 r
  clock reconvergence pessimism                                                                                          0.000     1.489
  library recovery time                                                                                                 -0.004     1.485
  data required time                                                                                                               1.485
  -----------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                               1.485
  data arrival time                                                                                                               -1.068
  -----------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                      0.417


  Startpoint: rstn (input port clocked by ideal_clock)
  Endpoint: inner_inst/top/m33/weight_reg_reg_4
               (recovery check against rising-edge clock ideal_clock)
  Path Group: **async_default**
  Path Type: max  (recalculated)

  Point                                                                                   Fanout  DTrans  Trans   Delta    Incr      Path
  -----------------------------------------------------------------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                                                                          0.000           0.000     0.000
  clock network delay (ideal)                                                                                           -0.105    -0.105
  input external delay                                                                                                   0.750     0.645 r
  rstn (in)                                                                                              0.036           0.015 &   0.660 r
  rstn (net)                                                                               11 
  FE_OFC92_rstn/a (b15bfn000an1n03x5)                                                            0.000   0.040   0.000   0.011 &   0.672 r
  FE_OFC92_rstn/o (b15bfn000an1n03x5)                                                                    0.039           0.051 &   0.722 r
  FE_OFN100_rstn (net)                                                                      5 
  g837/a (b15nonb02an1n06x5)                                                                     0.000   0.039   0.000   0.001 &   0.723 r
  g837/out0 (b15nonb02an1n06x5)                                                                          0.011           0.029 &   0.752 r
  rstn_int (net)                                                                            2 
  FE_OFC63_rstn_int/a (b15inv000an1n10x5)                                                        0.000   0.011   0.000   0.000 &   0.752 r
  FE_OFC63_rstn_int/o1 (b15inv000an1n10x5)                                                               0.028           0.020 &   0.773 f
  FE_OFN4_rstn_int (net)                                                                   11 
  inner_inst/top/FE_OFC78_rstn_int/a (b15inv020an1n08x5)                                         0.000   0.031   0.000   0.008 &   0.781 f
  inner_inst/top/FE_OFC78_rstn_int/o1 (b15inv020an1n08x5)                                                0.043           0.042 &   0.823 r
  inner_inst/top/FE_OFN36_rstn_int (net)                                                   11 
  inner_inst/top/FE_OFC51_rstn_int/a (b15bfn000an1n05x5)                                         0.000   0.044   0.000   0.005 &   0.828 r
  inner_inst/top/FE_OFC51_rstn_int/o (b15bfn000an1n05x5)                                                 0.085           0.082 &   0.910 r
  inner_inst/top/FE_OFN62_rstn_int (net)                                                   19 
  inner_inst/top/FE_OFC40_rstn_int/a (b15inv020an1n03x5)                                         0.000   0.086   0.000   0.004 &   0.914 r
  inner_inst/top/FE_OFC40_rstn_int/o1 (b15inv020an1n03x5)                                                0.024           0.031 &   0.945 f
  inner_inst/top/FE_OFN72_rstn_int (net)                                                    2 
  inner_inst/top/FE_OFC151_rstn_int/a (b15inv040an1n05x5)                                        0.000   0.024   0.000   0.000 &   0.945 f
  inner_inst/top/FE_OFC151_rstn_int/o1 (b15inv040an1n05x5)                                               0.050           0.039 &   0.985 r
  inner_inst/top/FE_OFN84_rstn_int (net)                                                   17 
  inner_inst/top/FE_OFC152_rstn_int/a (b15bfn000an1n03x5)                                        0.000   0.053   0.000   0.008 &   0.992 r
  inner_inst/top/FE_OFC152_rstn_int/o (b15bfn000an1n03x5)                                                0.073           0.074 &   1.066 r
  inner_inst/top/FE_OFN95_rstn_int (net)                                                   10 
  inner_inst/top/m33/weight_reg_reg_4/rb (b15fqn003hn1n02x3)                                     0.000   0.073   0.000   0.002 &   1.068 r
  data arrival time                                                                                                                1.068

  clock ideal_clock (rise edge)                                                                          0.000           1.500     1.500
  clock source latency                                                                                                  -0.105     1.395
  clk (in)                                                                                               0.007           0.003 &   1.398 r
  clk (net)                                                                                 1 
  CTS_cid_buf_00006/clk (b15cbf000an1n64x5)                                                      0.000   0.007   0.000   0.000 &   1.398 r
  CTS_cid_buf_00006/clkout (b15cbf000an1n64x5)                                                           0.007           0.018 &   1.417 r
  CTS_2 (net)                                                                               4 
  inner_inst/top/CTS_ccl_a_buf_00003/clk (b15cbf000an1n48x5)                                     0.000   0.008   0.000   0.001 &   1.418 r
  inner_inst/top/CTS_ccl_a_buf_00003/clkout (b15cbf000an1n48x5)                                          0.017           0.024 &   1.441 r
  inner_inst/top/CTS_8 (net)                                                               23 
  inner_inst/top/RC_CG_DECLONE_HIER_INST2342/RC_CGIC_INST_clone/clk (b15cilb01hn1n48x5)          0.000   0.024   0.000   0.010 &   1.451 r
  inner_inst/top/RC_CG_DECLONE_HIER_INST2342/RC_CGIC_INST_clone/clkout (b15cilb01hn1n48x5)               0.023           0.036 &   1.487 r
  inner_inst/top/RC_CG_DECLONE_HIER_INST2342/ck_out (net)                                  64 
  inner_inst/top/m33/weight_reg_reg_4/clk (b15fqn003hn1n02x3)                                    0.000   0.026   0.000   0.002 &   1.490 r
  clock reconvergence pessimism                                                                                          0.000     1.490
  library recovery time                                                                                                 -0.004     1.485
  data required time                                                                                                               1.485
  -----------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                               1.485
  data arrival time                                                                                                               -1.068
  -----------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                      0.418


  Startpoint: rstn (input port clocked by ideal_clock)
  Endpoint: inner_inst/top/m33/weight_reg_reg_1
               (recovery check against rising-edge clock ideal_clock)
  Path Group: **async_default**
  Path Type: max  (recalculated)

  Point                                                                                   Fanout  DTrans  Trans   Delta    Incr      Path
  -----------------------------------------------------------------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                                                                          0.000           0.000     0.000
  clock network delay (ideal)                                                                                           -0.105    -0.105
  input external delay                                                                                                   0.750     0.645 r
  rstn (in)                                                                                              0.036           0.015 &   0.660 r
  rstn (net)                                                                               11 
  FE_OFC92_rstn/a (b15bfn000an1n03x5)                                                            0.000   0.040   0.000   0.011 &   0.672 r
  FE_OFC92_rstn/o (b15bfn000an1n03x5)                                                                    0.039           0.051 &   0.722 r
  FE_OFN100_rstn (net)                                                                      5 
  g837/a (b15nonb02an1n06x5)                                                                     0.000   0.039   0.000   0.001 &   0.723 r
  g837/out0 (b15nonb02an1n06x5)                                                                          0.011           0.029 &   0.752 r
  rstn_int (net)                                                                            2 
  FE_OFC63_rstn_int/a (b15inv000an1n10x5)                                                        0.000   0.011   0.000   0.000 &   0.752 r
  FE_OFC63_rstn_int/o1 (b15inv000an1n10x5)                                                               0.028           0.020 &   0.773 f
  FE_OFN4_rstn_int (net)                                                                   11 
  inner_inst/top/FE_OFC78_rstn_int/a (b15inv020an1n08x5)                                         0.000   0.031   0.000   0.008 &   0.781 f
  inner_inst/top/FE_OFC78_rstn_int/o1 (b15inv020an1n08x5)                                                0.043           0.042 &   0.823 r
  inner_inst/top/FE_OFN36_rstn_int (net)                                                   11 
  inner_inst/top/FE_OFC51_rstn_int/a (b15bfn000an1n05x5)                                         0.000   0.044   0.000   0.005 &   0.828 r
  inner_inst/top/FE_OFC51_rstn_int/o (b15bfn000an1n05x5)                                                 0.085           0.082 &   0.910 r
  inner_inst/top/FE_OFN62_rstn_int (net)                                                   19 
  inner_inst/top/FE_OFC40_rstn_int/a (b15inv020an1n03x5)                                         0.000   0.086   0.000   0.004 &   0.914 r
  inner_inst/top/FE_OFC40_rstn_int/o1 (b15inv020an1n03x5)                                                0.024           0.031 &   0.945 f
  inner_inst/top/FE_OFN72_rstn_int (net)                                                    2 
  inner_inst/top/FE_OFC151_rstn_int/a (b15inv040an1n05x5)                                        0.000   0.024   0.000   0.000 &   0.945 f
  inner_inst/top/FE_OFC151_rstn_int/o1 (b15inv040an1n05x5)                                               0.050           0.039 &   0.985 r
  inner_inst/top/FE_OFN84_rstn_int (net)                                                   17 
  inner_inst/top/FE_OFC152_rstn_int/a (b15bfn000an1n03x5)                                        0.000   0.053   0.000   0.008 &   0.992 r
  inner_inst/top/FE_OFC152_rstn_int/o (b15bfn000an1n03x5)                                                0.073           0.074 &   1.066 r
  inner_inst/top/FE_OFN95_rstn_int (net)                                                   10 
  inner_inst/top/m33/weight_reg_reg_1/rb (b15fqn003hn1n02x3)                                     0.000   0.073   0.000   0.002 &   1.067 r
  data arrival time                                                                                                                1.067

  clock ideal_clock (rise edge)                                                                          0.000           1.500     1.500
  clock source latency                                                                                                  -0.105     1.395
  clk (in)                                                                                               0.007           0.003 &   1.398 r
  clk (net)                                                                                 1 
  CTS_cid_buf_00006/clk (b15cbf000an1n64x5)                                                      0.000   0.007   0.000   0.000 &   1.398 r
  CTS_cid_buf_00006/clkout (b15cbf000an1n64x5)                                                           0.007           0.018 &   1.417 r
  CTS_2 (net)                                                                               4 
  inner_inst/top/CTS_ccl_a_buf_00003/clk (b15cbf000an1n48x5)                                     0.000   0.008   0.000   0.001 &   1.418 r
  inner_inst/top/CTS_ccl_a_buf_00003/clkout (b15cbf000an1n48x5)                                          0.017           0.024 &   1.441 r
  inner_inst/top/CTS_8 (net)                                                               23 
  inner_inst/top/RC_CG_DECLONE_HIER_INST2342/RC_CGIC_INST_clone/clk (b15cilb01hn1n48x5)          0.000   0.024   0.000   0.010 &   1.451 r
  inner_inst/top/RC_CG_DECLONE_HIER_INST2342/RC_CGIC_INST_clone/clkout (b15cilb01hn1n48x5)               0.023           0.036 &   1.487 r
  inner_inst/top/RC_CG_DECLONE_HIER_INST2342/ck_out (net)                                  64 
  inner_inst/top/m33/weight_reg_reg_1/clk (b15fqn003hn1n02x3)                                    0.000   0.026   0.000   0.002 &   1.489 r
  clock reconvergence pessimism                                                                                          0.000     1.489
  library recovery time                                                                                                 -0.004     1.485
  data required time                                                                                                               1.485
  -----------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                               1.485
  data arrival time                                                                                                               -1.067
  -----------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                      0.418


  Startpoint: rstn (input port clocked by ideal_clock)
  Endpoint: inner_inst/top/m33/weight_reg_reg_0
               (recovery check against rising-edge clock ideal_clock)
  Path Group: **async_default**
  Path Type: max  (recalculated)

  Point                                                                                   Fanout  DTrans  Trans   Delta    Incr      Path
  -----------------------------------------------------------------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                                                                          0.000           0.000     0.000
  clock network delay (ideal)                                                                                           -0.105    -0.105
  input external delay                                                                                                   0.750     0.645 r
  rstn (in)                                                                                              0.036           0.015 &   0.660 r
  rstn (net)                                                                               11 
  FE_OFC92_rstn/a (b15bfn000an1n03x5)                                                            0.000   0.040   0.000   0.011 &   0.672 r
  FE_OFC92_rstn/o (b15bfn000an1n03x5)                                                                    0.039           0.051 &   0.722 r
  FE_OFN100_rstn (net)                                                                      5 
  g837/a (b15nonb02an1n06x5)                                                                     0.000   0.039   0.000   0.001 &   0.723 r
  g837/out0 (b15nonb02an1n06x5)                                                                          0.011           0.029 &   0.752 r
  rstn_int (net)                                                                            2 
  FE_OFC63_rstn_int/a (b15inv000an1n10x5)                                                        0.000   0.011   0.000   0.000 &   0.752 r
  FE_OFC63_rstn_int/o1 (b15inv000an1n10x5)                                                               0.028           0.020 &   0.773 f
  FE_OFN4_rstn_int (net)                                                                   11 
  inner_inst/top/FE_OFC78_rstn_int/a (b15inv020an1n08x5)                                         0.000   0.031   0.000   0.008 &   0.781 f
  inner_inst/top/FE_OFC78_rstn_int/o1 (b15inv020an1n08x5)                                                0.043           0.042 &   0.823 r
  inner_inst/top/FE_OFN36_rstn_int (net)                                                   11 
  inner_inst/top/FE_OFC51_rstn_int/a (b15bfn000an1n05x5)                                         0.000   0.044   0.000   0.005 &   0.828 r
  inner_inst/top/FE_OFC51_rstn_int/o (b15bfn000an1n05x5)                                                 0.085           0.082 &   0.910 r
  inner_inst/top/FE_OFN62_rstn_int (net)                                                   19 
  inner_inst/top/FE_OFC40_rstn_int/a (b15inv020an1n03x5)                                         0.000   0.086   0.000   0.004 &   0.914 r
  inner_inst/top/FE_OFC40_rstn_int/o1 (b15inv020an1n03x5)                                                0.024           0.031 &   0.945 f
  inner_inst/top/FE_OFN72_rstn_int (net)                                                    2 
  inner_inst/top/FE_OFC151_rstn_int/a (b15inv040an1n05x5)                                        0.000   0.024   0.000   0.000 &   0.945 f
  inner_inst/top/FE_OFC151_rstn_int/o1 (b15inv040an1n05x5)                                               0.050           0.039 &   0.985 r
  inner_inst/top/FE_OFN84_rstn_int (net)                                                   17 
  inner_inst/top/FE_OFC152_rstn_int/a (b15bfn000an1n03x5)                                        0.000   0.053   0.000   0.008 &   0.992 r
  inner_inst/top/FE_OFC152_rstn_int/o (b15bfn000an1n03x5)                                                0.073           0.074 &   1.066 r
  inner_inst/top/FE_OFN95_rstn_int (net)                                                   10 
  inner_inst/top/m33/weight_reg_reg_0/rb (b15fqn003hn1n02x5)                                     0.000   0.073   0.000   0.001 &   1.067 r
  data arrival time                                                                                                                1.067

  clock ideal_clock (rise edge)                                                                          0.000           1.500     1.500
  clock source latency                                                                                                  -0.105     1.395
  clk (in)                                                                                               0.007           0.003 &   1.398 r
  clk (net)                                                                                 1 
  CTS_cid_buf_00006/clk (b15cbf000an1n64x5)                                                      0.000   0.007   0.000   0.000 &   1.398 r
  CTS_cid_buf_00006/clkout (b15cbf000an1n64x5)                                                           0.007           0.018 &   1.417 r
  CTS_2 (net)                                                                               4 
  inner_inst/top/CTS_ccl_a_buf_00003/clk (b15cbf000an1n48x5)                                     0.000   0.008   0.000   0.001 &   1.418 r
  inner_inst/top/CTS_ccl_a_buf_00003/clkout (b15cbf000an1n48x5)                                          0.017           0.024 &   1.441 r
  inner_inst/top/CTS_8 (net)                                                               23 
  inner_inst/top/RC_CG_DECLONE_HIER_INST2342/RC_CGIC_INST_clone/clk (b15cilb01hn1n48x5)          0.000   0.024   0.000   0.010 &   1.451 r
  inner_inst/top/RC_CG_DECLONE_HIER_INST2342/RC_CGIC_INST_clone/clkout (b15cilb01hn1n48x5)               0.023           0.036 &   1.487 r
  inner_inst/top/RC_CG_DECLONE_HIER_INST2342/ck_out (net)                                  64 
  inner_inst/top/m33/weight_reg_reg_0/clk (b15fqn003hn1n02x5)                                    0.000   0.026   0.000   0.002 &   1.490 r
  clock reconvergence pessimism                                                                                          0.000     1.490
  library recovery time                                                                                                 -0.003     1.486
  data required time                                                                                                               1.486
  -----------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                               1.486
  data arrival time                                                                                                               -1.067
  -----------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                      0.419


  Startpoint: rstn (input port clocked by ideal_clock)
  Endpoint: inner_inst/top/wt_buf_1/RC_CG_HIER_INST96/RC_CGIC_INST
               (rising clock gating-check end-point clocked by ideal_clock)
  Path Group: **clock_gating_default**
  Path Type: max  (recalculated)

  Point                                                                         Fanout  DTrans  Trans   Delta    Incr      Path
  -------------------------------------------------------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                                                                0.000           0.000     0.000
  clock network delay (ideal)                                                                                 -0.105    -0.105
  input external delay                                                                                         0.750     0.645 r
  rstn (in)                                                                                    0.036           0.015 &   0.660 r
  rstn (net)                                                                     11 
  FE_OFC92_rstn/a (b15bfn000an1n03x5)                                                  0.000   0.040   0.000   0.011 &   0.672 r
  FE_OFC92_rstn/o (b15bfn000an1n03x5)                                                          0.039           0.051 &   0.722 r
  FE_OFN100_rstn (net)                                                            5 
  g837/a (b15nonb02an1n06x5)                                                           0.000   0.039   0.000   0.001 &   0.723 r
  g837/out0 (b15nonb02an1n06x5)                                                                0.011           0.029 &   0.752 r
  rstn_int (net)                                                                  2 
  FE_OFC63_rstn_int/a (b15inv000an1n10x5)                                              0.000   0.011   0.000   0.000 &   0.752 r
  FE_OFC63_rstn_int/o1 (b15inv000an1n10x5)                                                     0.028           0.020 &   0.773 f
  FE_OFN4_rstn_int (net)                                                         11 
  inner_inst/top/FE_OFC76_rstn_int/a (b15inv040an1n03x5)                               0.000   0.031   0.000   0.009 &   0.782 f
  inner_inst/top/FE_OFC76_rstn_int/o1 (b15inv040an1n03x5)                                      0.079           0.067 &   0.848 r
  inner_inst/top/FE_OFN30_rstn_int (net)                                         13 
  inner_inst/top/FE_OFC80_rstn_int/a (b15bfn000an1n02x5)                               0.000   0.080   0.000   0.001 &   0.850 r
  inner_inst/top/FE_OFC80_rstn_int/o (b15bfn000an1n02x5)                                       0.119           0.106 &   0.956 r
  inner_inst/top/FE_OFN21_rstn_int (net)                                         13 
  inner_inst/top/wt_buf_1/g625/b (b15nano23an1n02x5)                                   0.000   0.120   0.000   0.004 &   0.960 r
  inner_inst/top/wt_buf_1/g625/out0 (b15nano23an1n02x5)                                        0.023           0.058 &   1.017 r
  inner_inst/top/wt_buf_1/n_30 (net)                                              1 
  inner_inst/top/wt_buf_1/RC_CG_HIER_INST96/RC_CGIC_INST/en (b15cilb01hn1n16x5)        0.000   0.023   0.000   0.000 &   1.017 r
  data arrival time                                                                                                      1.017

  clock ideal_clock (rise edge)                                                                0.000           1.500     1.500
  clock source latency                                                                                        -0.105     1.395
  clk (in)                                                                                     0.007           0.003 &   1.398 r
  clk (net)                                                                       1 
  CTS_cid_buf_00006/clk (b15cbf000an1n64x5)                                            0.000   0.007   0.000   0.000 &   1.398 r
  CTS_cid_buf_00006/clkout (b15cbf000an1n64x5)                                                 0.007           0.018 &   1.417 r
  CTS_2 (net)                                                                     4 
  CTS_ccl_a_buf_00002/clk (b15cbf000an1n24x5)                                          0.000   0.016   0.000   0.009 &   1.426 r
  CTS_ccl_a_buf_00002/clkout (b15cbf000an1n24x5)                                               0.028           0.030 &   1.456 r
  CTS_3 (net)                                                                    23 
  inner_inst/top/wt_buf_1/RC_CG_HIER_INST96/RC_CGIC_INST/clk (b15cilb01hn1n16x5)       0.000   0.040   0.000   0.016 &   1.472 r
  clock reconvergence pessimism                                                                                0.000     1.472
  clock gating setup time                                                                                     -0.035     1.437
  data required time                                                                                                     1.437
  -------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                     1.437
  data arrival time                                                                                                     -1.017
  -------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                            0.420


  Startpoint: rstn (input port clocked by ideal_clock)
  Endpoint: inner_inst/top/m03/weight_reg_reg_3
               (recovery check against rising-edge clock ideal_clock)
  Path Group: **async_default**
  Path Type: max  (recalculated)

  Point                                                                                   Fanout  DTrans  Trans   Delta    Incr      Path
  -----------------------------------------------------------------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                                                                          0.000           0.000     0.000
  clock network delay (ideal)                                                                                           -0.105    -0.105
  input external delay                                                                                                   0.750     0.645 r
  rstn (in)                                                                                              0.036           0.015 &   0.660 r
  rstn (net)                                                                               11 
  FE_OFC92_rstn/a (b15bfn000an1n03x5)                                                            0.000   0.040   0.000   0.011 &   0.672 r
  FE_OFC92_rstn/o (b15bfn000an1n03x5)                                                                    0.039           0.051 &   0.722 r
  FE_OFN100_rstn (net)                                                                      5 
  g837/a (b15nonb02an1n06x5)                                                                     0.000   0.039   0.000   0.001 &   0.723 r
  g837/out0 (b15nonb02an1n06x5)                                                                          0.011           0.029 &   0.752 r
  rstn_int (net)                                                                            2 
  FE_OFC63_rstn_int/a (b15inv000an1n10x5)                                                        0.000   0.011   0.000   0.000 &   0.752 r
  FE_OFC63_rstn_int/o1 (b15inv000an1n10x5)                                                               0.028           0.020 &   0.773 f
  FE_OFN4_rstn_int (net)                                                                   11 
  inner_inst/top/FE_OFC71_rstn_int/a (b15bfn001an1n08x5)                                         0.000   0.031   0.000   0.009 &   0.781 f
  inner_inst/top/FE_OFC71_rstn_int/o (b15bfn001an1n08x5)                                                 0.019           0.036 &   0.817 f
  inner_inst/top/FE_OFN37_rstn_int (net)                                                    5 
  inner_inst/top/FE_OFC229_rstn_int/a (b15inv020an1n05x5)                                        0.000   0.020   0.000   0.005 &   0.822 f
  inner_inst/top/FE_OFC229_rstn_int/o1 (b15inv020an1n05x5)                                               0.106           0.079 &   0.902 r
  inner_inst/top/FE_OFN20_rstn_int (net)                                                   19 
  inner_inst/top/FE_OFC33_rstn_int/a (b15bfn000an1n06x5)                                         0.000   0.107   0.000   0.007 &   0.909 r
  inner_inst/top/FE_OFC33_rstn_int/o (b15bfn000an1n06x5)                                                 0.072           0.086 &   0.995 r
  inner_inst/top/FE_OFN74_rstn_int (net)                                                   20 
  inner_inst/top/FE_OFC34_rstn_int/a (b15bfn000an1n05x5)                                         0.000   0.073   0.000   0.007 &   1.001 r
  inner_inst/top/FE_OFC34_rstn_int/o (b15bfn000an1n05x5)                                                 0.069           0.076 &   1.077 r
  inner_inst/top/FE_OFN87_rstn_int (net)                                                   15 
  inner_inst/top/m03/weight_reg_reg_3/rb (b15fqn003hn1n02x3)                                     0.000   0.070   0.000   0.003 &   1.080 r
  data arrival time                                                                                                                1.080

  clock ideal_clock (rise edge)                                                                          0.000           1.500     1.500
  clock source latency                                                                                                  -0.105     1.395
  clk (in)                                                                                               0.007           0.003 &   1.398 r
  clk (net)                                                                                 1 
  CTS_cid_buf_00006/clk (b15cbf000an1n64x5)                                                      0.000   0.007   0.000   0.000 &   1.398 r
  CTS_cid_buf_00006/clkout (b15cbf000an1n64x5)                                                           0.007           0.018 &   1.417 r
  CTS_2 (net)                                                                               4 
  inner_inst/top/CTS_ccl_a_buf_00003/clk (b15cbf000an1n48x5)                                     0.000   0.008   0.000   0.001 &   1.418 r
  inner_inst/top/CTS_ccl_a_buf_00003/clkout (b15cbf000an1n48x5)                                          0.017           0.024 &   1.441 r
  inner_inst/top/CTS_8 (net)                                                               23 
  inner_inst/top/RC_CG_DECLONE_HIER_INST2342/RC_CGIC_INST_clone/clk (b15cilb01hn1n48x5)          0.000   0.024   0.000   0.010 &   1.451 r
  inner_inst/top/RC_CG_DECLONE_HIER_INST2342/RC_CGIC_INST_clone/clkout (b15cilb01hn1n48x5)               0.023           0.036 &   1.487 r
  inner_inst/top/RC_CG_DECLONE_HIER_INST2342/ck_out (net)                                  64 
  inner_inst/top/m03/weight_reg_reg_3/clk (b15fqn003hn1n02x3)                                    0.000   0.034   0.000   0.015 &   1.502 r
  clock reconvergence pessimism                                                                                          0.000     1.502
  library recovery time                                                                                                 -0.000     1.502
  data required time                                                                                                               1.502
  -----------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                               1.502
  data arrival time                                                                                                               -1.080
  -----------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                      0.421


  Startpoint: rstn (input port clocked by ideal_clock)
  Endpoint: inner_inst/top/m31/weight_reg_reg_6
               (recovery check against rising-edge clock ideal_clock)
  Path Group: **async_default**
  Path Type: max  (recalculated)

  Point                                                                                   Fanout  DTrans  Trans   Delta    Incr      Path
  -----------------------------------------------------------------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                                                                          0.000           0.000     0.000
  clock network delay (ideal)                                                                                           -0.105    -0.105
  input external delay                                                                                                   0.750     0.645 r
  rstn (in)                                                                                              0.036           0.015 &   0.660 r
  rstn (net)                                                                               11 
  FE_OFC92_rstn/a (b15bfn000an1n03x5)                                                            0.000   0.040   0.000   0.011 &   0.672 r
  FE_OFC92_rstn/o (b15bfn000an1n03x5)                                                                    0.039           0.051 &   0.722 r
  FE_OFN100_rstn (net)                                                                      5 
  g837/a (b15nonb02an1n06x5)                                                                     0.000   0.039   0.000   0.001 &   0.723 r
  g837/out0 (b15nonb02an1n06x5)                                                                          0.011           0.029 &   0.752 r
  rstn_int (net)                                                                            2 
  FE_OFC63_rstn_int/a (b15inv000an1n10x5)                                                        0.000   0.011   0.000   0.000 &   0.752 r
  FE_OFC63_rstn_int/o1 (b15inv000an1n10x5)                                                               0.028           0.020 &   0.773 f
  FE_OFN4_rstn_int (net)                                                                   11 
  inner_inst/top/FE_OFC71_rstn_int/a (b15bfn001an1n08x5)                                         0.000   0.031   0.000   0.009 &   0.781 f
  inner_inst/top/FE_OFC71_rstn_int/o (b15bfn001an1n08x5)                                                 0.019           0.036 &   0.817 f
  inner_inst/top/FE_OFN37_rstn_int (net)                                                    5 
  inner_inst/top/FE_OFC229_rstn_int/a (b15inv020an1n05x5)                                        0.000   0.020   0.000   0.005 &   0.822 f
  inner_inst/top/FE_OFC229_rstn_int/o1 (b15inv020an1n05x5)                                               0.106           0.079 &   0.902 r
  inner_inst/top/FE_OFN20_rstn_int (net)                                                   19 
  inner_inst/top/FE_OFC33_rstn_int/a (b15bfn000an1n06x5)                                         0.000   0.107   0.000   0.007 &   0.909 r
  inner_inst/top/FE_OFC33_rstn_int/o (b15bfn000an1n06x5)                                                 0.072           0.086 &   0.995 r
  inner_inst/top/FE_OFN74_rstn_int (net)                                                   20 
  inner_inst/top/FE_OFC34_rstn_int/a (b15bfn000an1n05x5)                                         0.000   0.073   0.000   0.007 &   1.001 r
  inner_inst/top/FE_OFC34_rstn_int/o (b15bfn000an1n05x5)                                                 0.069           0.076 &   1.077 r
  inner_inst/top/FE_OFN87_rstn_int (net)                                                   15 
  inner_inst/top/m31/weight_reg_reg_6/rb (b15fqn003hn1n02x3)                                     0.000   0.070   0.000   0.004 &   1.081 r
  data arrival time                                                                                                                1.081

  clock ideal_clock (rise edge)                                                                          0.000           1.500     1.500
  clock source latency                                                                                                  -0.105     1.395
  clk (in)                                                                                               0.007           0.003 &   1.398 r
  clk (net)                                                                                 1 
  CTS_cid_buf_00006/clk (b15cbf000an1n64x5)                                                      0.000   0.007   0.000   0.000 &   1.398 r
  CTS_cid_buf_00006/clkout (b15cbf000an1n64x5)                                                           0.007           0.018 &   1.417 r
  CTS_2 (net)                                                                               4 
  inner_inst/top/CTS_ccl_a_buf_00003/clk (b15cbf000an1n48x5)                                     0.000   0.008   0.000   0.001 &   1.418 r
  inner_inst/top/CTS_ccl_a_buf_00003/clkout (b15cbf000an1n48x5)                                          0.017           0.024 &   1.441 r
  inner_inst/top/CTS_8 (net)                                                               23 
  inner_inst/top/RC_CG_DECLONE_HIER_INST2342/RC_CGIC_INST_clone/clk (b15cilb01hn1n48x5)          0.000   0.024   0.000   0.010 &   1.451 r
  inner_inst/top/RC_CG_DECLONE_HIER_INST2342/RC_CGIC_INST_clone/clkout (b15cilb01hn1n48x5)               0.023           0.036 &   1.487 r
  inner_inst/top/RC_CG_DECLONE_HIER_INST2342/ck_out (net)                                  64 
  inner_inst/top/m31/weight_reg_reg_6/clk (b15fqn003hn1n02x3)                                    0.000   0.034   0.000   0.016 &   1.503 r
  clock reconvergence pessimism                                                                                          0.000     1.503
  library recovery time                                                                                                 -0.000     1.503
  data required time                                                                                                               1.503
  -----------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                               1.503
  data arrival time                                                                                                               -1.081
  -----------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                      0.421


  Startpoint: rstn (input port clocked by ideal_clock)
  Endpoint: inner_inst/top/m03/weight_reg_reg_4
               (recovery check against rising-edge clock ideal_clock)
  Path Group: **async_default**
  Path Type: max  (recalculated)

  Point                                                                                   Fanout  DTrans  Trans   Delta    Incr      Path
  -----------------------------------------------------------------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                                                                          0.000           0.000     0.000
  clock network delay (ideal)                                                                                           -0.105    -0.105
  input external delay                                                                                                   0.750     0.645 r
  rstn (in)                                                                                              0.036           0.015 &   0.660 r
  rstn (net)                                                                               11 
  FE_OFC92_rstn/a (b15bfn000an1n03x5)                                                            0.000   0.040   0.000   0.011 &   0.672 r
  FE_OFC92_rstn/o (b15bfn000an1n03x5)                                                                    0.039           0.051 &   0.722 r
  FE_OFN100_rstn (net)                                                                      5 
  g837/a (b15nonb02an1n06x5)                                                                     0.000   0.039   0.000   0.001 &   0.723 r
  g837/out0 (b15nonb02an1n06x5)                                                                          0.011           0.029 &   0.752 r
  rstn_int (net)                                                                            2 
  FE_OFC63_rstn_int/a (b15inv000an1n10x5)                                                        0.000   0.011   0.000   0.000 &   0.752 r
  FE_OFC63_rstn_int/o1 (b15inv000an1n10x5)                                                               0.028           0.020 &   0.773 f
  FE_OFN4_rstn_int (net)                                                                   11 
  inner_inst/top/FE_OFC71_rstn_int/a (b15bfn001an1n08x5)                                         0.000   0.031   0.000   0.009 &   0.781 f
  inner_inst/top/FE_OFC71_rstn_int/o (b15bfn001an1n08x5)                                                 0.019           0.036 &   0.817 f
  inner_inst/top/FE_OFN37_rstn_int (net)                                                    5 
  inner_inst/top/FE_OFC229_rstn_int/a (b15inv020an1n05x5)                                        0.000   0.020   0.000   0.005 &   0.822 f
  inner_inst/top/FE_OFC229_rstn_int/o1 (b15inv020an1n05x5)                                               0.106           0.079 &   0.902 r
  inner_inst/top/FE_OFN20_rstn_int (net)                                                   19 
  inner_inst/top/FE_OFC33_rstn_int/a (b15bfn000an1n06x5)                                         0.000   0.107   0.000   0.007 &   0.909 r
  inner_inst/top/FE_OFC33_rstn_int/o (b15bfn000an1n06x5)                                                 0.072           0.086 &   0.995 r
  inner_inst/top/FE_OFN74_rstn_int (net)                                                   20 
  inner_inst/top/FE_OFC34_rstn_int/a (b15bfn000an1n05x5)                                         0.000   0.073   0.000   0.007 &   1.001 r
  inner_inst/top/FE_OFC34_rstn_int/o (b15bfn000an1n05x5)                                                 0.069           0.076 &   1.077 r
  inner_inst/top/FE_OFN87_rstn_int (net)                                                   15 
  inner_inst/top/m03/weight_reg_reg_4/rb (b15fqn003hn1n02x3)                                     0.000   0.070   0.000   0.003 &   1.080 r
  data arrival time                                                                                                                1.080

  clock ideal_clock (rise edge)                                                                          0.000           1.500     1.500
  clock source latency                                                                                                  -0.105     1.395
  clk (in)                                                                                               0.007           0.003 &   1.398 r
  clk (net)                                                                                 1 
  CTS_cid_buf_00006/clk (b15cbf000an1n64x5)                                                      0.000   0.007   0.000   0.000 &   1.398 r
  CTS_cid_buf_00006/clkout (b15cbf000an1n64x5)                                                           0.007           0.018 &   1.417 r
  CTS_2 (net)                                                                               4 
  inner_inst/top/CTS_ccl_a_buf_00003/clk (b15cbf000an1n48x5)                                     0.000   0.008   0.000   0.001 &   1.418 r
  inner_inst/top/CTS_ccl_a_buf_00003/clkout (b15cbf000an1n48x5)                                          0.017           0.024 &   1.441 r
  inner_inst/top/CTS_8 (net)                                                               23 
  inner_inst/top/RC_CG_DECLONE_HIER_INST2342/RC_CGIC_INST_clone/clk (b15cilb01hn1n48x5)          0.000   0.024   0.000   0.010 &   1.451 r
  inner_inst/top/RC_CG_DECLONE_HIER_INST2342/RC_CGIC_INST_clone/clkout (b15cilb01hn1n48x5)               0.023           0.036 &   1.487 r
  inner_inst/top/RC_CG_DECLONE_HIER_INST2342/ck_out (net)                                  64 
  inner_inst/top/m03/weight_reg_reg_4/clk (b15fqn003hn1n02x3)                                    0.000   0.034   0.000   0.015 &   1.502 r
  clock reconvergence pessimism                                                                                          0.000     1.502
  library recovery time                                                                                                 -0.000     1.501
  data required time                                                                                                               1.501
  -----------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                               1.501
  data arrival time                                                                                                               -1.080
  -----------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                      0.422


  Startpoint: rstn (input port clocked by ideal_clock)
  Endpoint: inner_inst/top/row_buf_0/RC_CG_HIER_INST66/RC_CGIC_INST
               (rising clock gating-check end-point clocked by ideal_clock)
  Path Group: **clock_gating_default**
  Path Type: max  (recalculated)

  Point                                                                           Fanout  DTrans  Trans   Delta    Incr      Path
  ---------------------------------------------------------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                                                                  0.000           0.000     0.000
  clock network delay (ideal)                                                                                   -0.105    -0.105
  input external delay                                                                                           0.750     0.645 r
  rstn (in)                                                                                      0.036           0.015 &   0.660 r
  rstn (net)                                                                       11 
  FE_OFC92_rstn/a (b15bfn000an1n03x5)                                                    0.000   0.040   0.000   0.011 &   0.672 r
  FE_OFC92_rstn/o (b15bfn000an1n03x5)                                                            0.039           0.051 &   0.722 r
  FE_OFN100_rstn (net)                                                              5 
  g837/a (b15nonb02an1n06x5)                                                             0.000   0.039   0.000   0.001 &   0.723 r
  g837/out0 (b15nonb02an1n06x5)                                                                  0.011           0.029 &   0.752 r
  rstn_int (net)                                                                    2 
  FE_OFC63_rstn_int/a (b15inv000an1n10x5)                                                0.000   0.011   0.000   0.000 &   0.752 r
  FE_OFC63_rstn_int/o1 (b15inv000an1n10x5)                                                       0.028           0.020 &   0.773 f
  FE_OFN4_rstn_int (net)                                                           11 
  inner_inst/top/FE_OFC76_rstn_int/a (b15inv040an1n03x5)                                 0.000   0.031   0.000   0.009 &   0.782 f
  inner_inst/top/FE_OFC76_rstn_int/o1 (b15inv040an1n03x5)                                        0.079           0.067 &   0.848 r
  inner_inst/top/FE_OFN30_rstn_int (net)                                           13 
  inner_inst/top/FE_OFC48_rstn_int/a (b15bfn000an1n05x5)                                 0.000   0.080   0.000   0.007 &   0.856 r
  inner_inst/top/FE_OFC48_rstn_int/o (b15bfn000an1n05x5)                                         0.087           0.084 &   0.939 r
  inner_inst/top/FE_OFN94_rstn_int (net)                                           20 
  inner_inst/top/row_buf_0/g633/b (b15nano23an1n02x5)                                    0.000   0.088   0.000   0.009 &   0.949 r
  inner_inst/top/row_buf_0/g633/out0 (b15nano23an1n02x5)                                         0.024           0.054 &   1.003 r
  inner_inst/top/row_buf_0/n_30 (net)                                               1 
  inner_inst/top/row_buf_0/RC_CG_HIER_INST66/FE_PHC7266_n_30/a (b15bfn000an1n15x5)       0.000   0.024   0.000   0.000 &   1.003 r
  inner_inst/top/row_buf_0/RC_CG_HIER_INST66/FE_PHC7266_n_30/o (b15bfn000an1n15x5)               0.005           0.024 &   1.027 r
  inner_inst/top/row_buf_0/RC_CG_HIER_INST66/FE_PHN7266_n_30 (net)                  1 
  inner_inst/top/row_buf_0/RC_CG_HIER_INST66/RC_CGIC_INST/en (b15cilb01hn1n16x5)         0.000   0.005   0.000   0.000 &   1.027 r
  data arrival time                                                                                                        1.027

  clock ideal_clock (rise edge)                                                                  0.000           1.500     1.500
  clock source latency                                                                                          -0.105     1.395
  clk (in)                                                                                       0.007           0.003 &   1.398 r
  clk (net)                                                                         1 
  CTS_cid_buf_00006/clk (b15cbf000an1n64x5)                                              0.000   0.007   0.000   0.000 &   1.398 r
  CTS_cid_buf_00006/clkout (b15cbf000an1n64x5)                                                   0.007           0.018 &   1.417 r
  CTS_2 (net)                                                                       4 
  CTS_ccl_a_buf_00002/clk (b15cbf000an1n24x5)                                            0.000   0.016   0.000   0.009 &   1.426 r
  CTS_ccl_a_buf_00002/clkout (b15cbf000an1n24x5)                                                 0.028           0.030 &   1.456 r
  CTS_3 (net)                                                                      23 
  inner_inst/top/row_buf_0/RC_CG_HIER_INST66/RC_CGIC_INST/clk (b15cilb01hn1n16x5)        0.000   0.040   0.000   0.018 &   1.474 r
  clock reconvergence pessimism                                                                                  0.000     1.474
  clock gating setup time                                                                                       -0.025     1.449
  data required time                                                                                                       1.449
  ---------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                       1.449
  data arrival time                                                                                                       -1.027
  ---------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                              0.422


  Startpoint: rstn (input port clocked by ideal_clock)
  Endpoint: inner_inst/top/m03/weight_reg_reg_5
               (recovery check against rising-edge clock ideal_clock)
  Path Group: **async_default**
  Path Type: max  (recalculated)

  Point                                                                                   Fanout  DTrans  Trans   Delta    Incr      Path
  -----------------------------------------------------------------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                                                                          0.000           0.000     0.000
  clock network delay (ideal)                                                                                           -0.105    -0.105
  input external delay                                                                                                   0.750     0.645 r
  rstn (in)                                                                                              0.036           0.015 &   0.660 r
  rstn (net)                                                                               11 
  FE_OFC92_rstn/a (b15bfn000an1n03x5)                                                            0.000   0.040   0.000   0.011 &   0.672 r
  FE_OFC92_rstn/o (b15bfn000an1n03x5)                                                                    0.039           0.051 &   0.722 r
  FE_OFN100_rstn (net)                                                                      5 
  g837/a (b15nonb02an1n06x5)                                                                     0.000   0.039   0.000   0.001 &   0.723 r
  g837/out0 (b15nonb02an1n06x5)                                                                          0.011           0.029 &   0.752 r
  rstn_int (net)                                                                            2 
  FE_OFC63_rstn_int/a (b15inv000an1n10x5)                                                        0.000   0.011   0.000   0.000 &   0.752 r
  FE_OFC63_rstn_int/o1 (b15inv000an1n10x5)                                                               0.028           0.020 &   0.773 f
  FE_OFN4_rstn_int (net)                                                                   11 
  inner_inst/top/FE_OFC71_rstn_int/a (b15bfn001an1n08x5)                                         0.000   0.031   0.000   0.009 &   0.781 f
  inner_inst/top/FE_OFC71_rstn_int/o (b15bfn001an1n08x5)                                                 0.019           0.036 &   0.817 f
  inner_inst/top/FE_OFN37_rstn_int (net)                                                    5 
  inner_inst/top/FE_OFC229_rstn_int/a (b15inv020an1n05x5)                                        0.000   0.020   0.000   0.005 &   0.822 f
  inner_inst/top/FE_OFC229_rstn_int/o1 (b15inv020an1n05x5)                                               0.106           0.079 &   0.902 r
  inner_inst/top/FE_OFN20_rstn_int (net)                                                   19 
  inner_inst/top/FE_OFC33_rstn_int/a (b15bfn000an1n06x5)                                         0.000   0.107   0.000   0.007 &   0.909 r
  inner_inst/top/FE_OFC33_rstn_int/o (b15bfn000an1n06x5)                                                 0.072           0.086 &   0.995 r
  inner_inst/top/FE_OFN74_rstn_int (net)                                                   20 
  inner_inst/top/FE_OFC34_rstn_int/a (b15bfn000an1n05x5)                                         0.000   0.073   0.000   0.007 &   1.001 r
  inner_inst/top/FE_OFC34_rstn_int/o (b15bfn000an1n05x5)                                                 0.069           0.076 &   1.077 r
  inner_inst/top/FE_OFN87_rstn_int (net)                                                   15 
  inner_inst/top/m03/weight_reg_reg_5/rb (b15fqn003hn1n02x5)                                     0.000   0.070   0.000   0.003 &   1.080 r
  data arrival time                                                                                                                1.080

  clock ideal_clock (rise edge)                                                                          0.000           1.500     1.500
  clock source latency                                                                                                  -0.105     1.395
  clk (in)                                                                                               0.007           0.003 &   1.398 r
  clk (net)                                                                                 1 
  CTS_cid_buf_00006/clk (b15cbf000an1n64x5)                                                      0.000   0.007   0.000   0.000 &   1.398 r
  CTS_cid_buf_00006/clkout (b15cbf000an1n64x5)                                                           0.007           0.018 &   1.417 r
  CTS_2 (net)                                                                               4 
  inner_inst/top/CTS_ccl_a_buf_00003/clk (b15cbf000an1n48x5)                                     0.000   0.008   0.000   0.001 &   1.418 r
  inner_inst/top/CTS_ccl_a_buf_00003/clkout (b15cbf000an1n48x5)                                          0.017           0.024 &   1.441 r
  inner_inst/top/CTS_8 (net)                                                               23 
  inner_inst/top/RC_CG_DECLONE_HIER_INST2342/RC_CGIC_INST_clone/clk (b15cilb01hn1n48x5)          0.000   0.024   0.000   0.010 &   1.451 r
  inner_inst/top/RC_CG_DECLONE_HIER_INST2342/RC_CGIC_INST_clone/clkout (b15cilb01hn1n48x5)               0.023           0.036 &   1.487 r
  inner_inst/top/RC_CG_DECLONE_HIER_INST2342/ck_out (net)                                  64 
  inner_inst/top/m03/weight_reg_reg_5/clk (b15fqn003hn1n02x5)                                    0.000   0.034   0.000   0.015 &   1.502 r
  clock reconvergence pessimism                                                                                          0.000     1.502
  library recovery time                                                                                                  0.000     1.502
  data required time                                                                                                               1.502
  -----------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                               1.502
  data arrival time                                                                                                               -1.080
  -----------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                      0.422


  Startpoint: rstn (input port clocked by ideal_clock)
  Endpoint: inner_inst/top/op_buf_1/RC_CG_HIER_INST48/RC_CGIC_INST
               (rising clock gating-check end-point clocked by ideal_clock)
  Path Group: **clock_gating_default**
  Path Type: max  (recalculated)

  Point                                                                         Fanout  DTrans  Trans   Delta    Incr      Path
  -------------------------------------------------------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                                                                0.000           0.000     0.000
  clock network delay (ideal)                                                                                 -0.105    -0.105
  input external delay                                                                                         0.750     0.645 r
  rstn (in)                                                                                    0.036           0.015 &   0.660 r
  rstn (net)                                                                     11 
  FE_OFC92_rstn/a (b15bfn000an1n03x5)                                                  0.000   0.040   0.000   0.011 &   0.672 r
  FE_OFC92_rstn/o (b15bfn000an1n03x5)                                                          0.039           0.051 &   0.722 r
  FE_OFN100_rstn (net)                                                            5 
  g837/a (b15nonb02an1n06x5)                                                           0.000   0.039   0.000   0.001 &   0.723 r
  g837/out0 (b15nonb02an1n06x5)                                                                0.011           0.029 &   0.752 r
  rstn_int (net)                                                                  2 
  FE_OFC63_rstn_int/a (b15inv000an1n10x5)                                              0.000   0.011   0.000   0.000 &   0.752 r
  FE_OFC63_rstn_int/o1 (b15inv000an1n10x5)                                                     0.028           0.020 &   0.773 f
  FE_OFN4_rstn_int (net)                                                         11 
  inner_inst/top/FE_OFC77_rstn_int/a (b15inv040an1n04x5)                               0.000   0.031   0.000   0.008 &   0.781 f
  inner_inst/top/FE_OFC77_rstn_int/o1 (b15inv040an1n04x5)                                      0.065           0.053 &   0.834 r
  inner_inst/top/FE_OFN26_rstn_int (net)                                         18 
  inner_inst/top/FE_OFC232_rstn_int/a (b15bfn000an1n02x5)                              0.000   0.066   0.000   0.002 &   0.836 r
  inner_inst/top/FE_OFC232_rstn_int/o (b15bfn000an1n02x5)                                      0.105           0.097 &   0.933 r
  inner_inst/top/FE_OFN14_rstn_int (net)                                         10 
  inner_inst/top/op_buf_1/g884/b (b15nano23an1n02x5)                                   0.000   0.105   0.000   0.000 &   0.933 r
  inner_inst/top/op_buf_1/g884/out0 (b15nano23an1n02x5)                                        0.030           0.061 &   0.995 r
  inner_inst/top/op_buf_1/n_38 (net)                                              1 
  inner_inst/top/op_buf_1/RC_CG_HIER_INST48/RC_CGIC_INST/en (b15cilb01hn1n16x5)        0.000   0.030   0.000   0.000 &   0.995 r
  data arrival time                                                                                                      0.995

  clock ideal_clock (rise edge)                                                                0.000           1.500     1.500
  clock source latency                                                                                        -0.105     1.395
  clk (in)                                                                                     0.007           0.003 &   1.398 r
  clk (net)                                                                       1 
  CTS_cid_buf_00006/clk (b15cbf000an1n64x5)                                            0.000   0.007   0.000   0.000 &   1.398 r
  CTS_cid_buf_00006/clkout (b15cbf000an1n64x5)                                                 0.007           0.018 &   1.417 r
  CTS_2 (net)                                                                     4 
  inner_inst/top/CTS_ccl_a_buf_00003/clk (b15cbf000an1n48x5)                           0.000   0.008   0.000   0.001 &   1.418 r
  inner_inst/top/CTS_ccl_a_buf_00003/clkout (b15cbf000an1n48x5)                                0.017           0.024 &   1.441 r
  inner_inst/top/CTS_8 (net)                                                     23 
  inner_inst/top/op_buf_1/RC_CG_HIER_INST48/RC_CGIC_INST/clk (b15cilb01hn1n16x5)       0.000   0.026   0.000   0.013 &   1.454 r
  clock reconvergence pessimism                                                                                0.000     1.454
  clock gating setup time                                                                                     -0.037     1.417
  data required time                                                                                                     1.417
  -------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                     1.417
  data arrival time                                                                                                     -0.995
  -------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                            0.422


  Startpoint: rstn (input port clocked by ideal_clock)
  Endpoint: inner_inst/top/wt_buf_2/RC_CG_HIER_INST102/RC_CGIC_INST
               (rising clock gating-check end-point clocked by ideal_clock)
  Path Group: **clock_gating_default**
  Path Type: max  (recalculated)

  Point                                                                          Fanout  DTrans  Trans   Delta    Incr      Path
  --------------------------------------------------------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                                                                 0.000           0.000     0.000
  clock network delay (ideal)                                                                                  -0.105    -0.105
  input external delay                                                                                          0.750     0.645 r
  rstn (in)                                                                                     0.036           0.015 &   0.660 r
  rstn (net)                                                                      11 
  FE_OFC92_rstn/a (b15bfn000an1n03x5)                                                   0.000   0.040   0.000   0.011 &   0.672 r
  FE_OFC92_rstn/o (b15bfn000an1n03x5)                                                           0.039           0.051 &   0.722 r
  FE_OFN100_rstn (net)                                                             5 
  g837/a (b15nonb02an1n06x5)                                                            0.000   0.039   0.000   0.001 &   0.723 r
  g837/out0 (b15nonb02an1n06x5)                                                                 0.011           0.029 &   0.752 r
  rstn_int (net)                                                                   2 
  FE_OFC63_rstn_int/a (b15inv000an1n10x5)                                               0.000   0.011   0.000   0.000 &   0.752 r
  FE_OFC63_rstn_int/o1 (b15inv000an1n10x5)                                                      0.028           0.020 &   0.773 f
  FE_OFN4_rstn_int (net)                                                          11 
  inner_inst/top/FE_OFC74_rstn_int/a (b15inv000an1n02x5)                                0.000   0.031   0.000   0.008 &   0.781 f
  inner_inst/top/FE_OFC74_rstn_int/o1 (b15inv000an1n02x5)                                       0.050           0.054 &   0.835 r
  inner_inst/top/FE_OFN63_rstn_int (net)                                           5 
  inner_inst/top/FE_OFC53_rstn_int/a (b15bfn000an1n03x5)                                0.000   0.050   0.000   0.000 &   0.835 r
  inner_inst/top/FE_OFC53_rstn_int/o (b15bfn000an1n03x5)                                        0.110           0.097 &   0.932 r
  inner_inst/top/FE_OFN13_rstn_int (net)                                          18 
  inner_inst/top/wt_buf_2/g625/b (b15nano23an1n02x5)                                    0.000   0.110   0.000   0.003 &   0.935 r
  inner_inst/top/wt_buf_2/g625/out0 (b15nano23an1n02x5)                                         0.029           0.061 &   0.996 r
  inner_inst/top/wt_buf_2/n_30 (net)                                               1 
  inner_inst/top/wt_buf_2/RC_CG_HIER_INST102/RC_CGIC_INST/en (b15cilb01hn1n16x5)        0.000   0.029   0.000   0.000 &   0.996 r
  data arrival time                                                                                                       0.996

  clock ideal_clock (rise edge)                                                                 0.000           1.500     1.500
  clock source latency                                                                                         -0.105     1.395
  clk (in)                                                                                      0.007           0.003 &   1.398 r
  clk (net)                                                                        1 
  CTS_cid_buf_00006/clk (b15cbf000an1n64x5)                                             0.000   0.007   0.000   0.000 &   1.398 r
  CTS_cid_buf_00006/clkout (b15cbf000an1n64x5)                                                  0.007           0.018 &   1.417 r
  CTS_2 (net)                                                                      4 
  inner_inst/top/CTS_ccl_a_buf_00004/clk (b15cbf000an1n64x5)                            0.000   0.016   0.000   0.009 &   1.426 r
  inner_inst/top/CTS_ccl_a_buf_00004/clkout (b15cbf000an1n64x5)                                 0.014           0.028 &   1.454 r
  inner_inst/top/CTS_9 (net)                                                      23 
  inner_inst/top/wt_buf_2/RC_CG_HIER_INST102/RC_CGIC_INST/clk (b15cilb01hn1n16x5)       0.000   0.016   0.000   0.003 &   1.457 r
  clock reconvergence pessimism                                                                                 0.000     1.457
  clock gating setup time                                                                                      -0.038     1.419
  data required time                                                                                                      1.419
  --------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                      1.419
  data arrival time                                                                                                      -0.996
  --------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                             0.423


  Startpoint: rstn (input port clocked by ideal_clock)
  Endpoint: inner_inst/top/m03/weight_reg_reg_7
               (recovery check against rising-edge clock ideal_clock)
  Path Group: **async_default**
  Path Type: max  (recalculated)

  Point                                                                                   Fanout  DTrans  Trans   Delta    Incr      Path
  -----------------------------------------------------------------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                                                                          0.000           0.000     0.000
  clock network delay (ideal)                                                                                           -0.105    -0.105
  input external delay                                                                                                   0.750     0.645 r
  rstn (in)                                                                                              0.036           0.015 &   0.660 r
  rstn (net)                                                                               11 
  FE_OFC92_rstn/a (b15bfn000an1n03x5)                                                            0.000   0.040   0.000   0.011 &   0.672 r
  FE_OFC92_rstn/o (b15bfn000an1n03x5)                                                                    0.039           0.051 &   0.722 r
  FE_OFN100_rstn (net)                                                                      5 
  g837/a (b15nonb02an1n06x5)                                                                     0.000   0.039   0.000   0.001 &   0.723 r
  g837/out0 (b15nonb02an1n06x5)                                                                          0.011           0.029 &   0.752 r
  rstn_int (net)                                                                            2 
  FE_OFC63_rstn_int/a (b15inv000an1n10x5)                                                        0.000   0.011   0.000   0.000 &   0.752 r
  FE_OFC63_rstn_int/o1 (b15inv000an1n10x5)                                                               0.028           0.020 &   0.773 f
  FE_OFN4_rstn_int (net)                                                                   11 
  inner_inst/top/FE_OFC71_rstn_int/a (b15bfn001an1n08x5)                                         0.000   0.031   0.000   0.009 &   0.781 f
  inner_inst/top/FE_OFC71_rstn_int/o (b15bfn001an1n08x5)                                                 0.019           0.036 &   0.817 f
  inner_inst/top/FE_OFN37_rstn_int (net)                                                    5 
  inner_inst/top/FE_OFC229_rstn_int/a (b15inv020an1n05x5)                                        0.000   0.020   0.000   0.005 &   0.822 f
  inner_inst/top/FE_OFC229_rstn_int/o1 (b15inv020an1n05x5)                                               0.106           0.079 &   0.902 r
  inner_inst/top/FE_OFN20_rstn_int (net)                                                   19 
  inner_inst/top/FE_OFC33_rstn_int/a (b15bfn000an1n06x5)                                         0.000   0.107   0.000   0.007 &   0.909 r
  inner_inst/top/FE_OFC33_rstn_int/o (b15bfn000an1n06x5)                                                 0.072           0.086 &   0.995 r
  inner_inst/top/FE_OFN74_rstn_int (net)                                                   20 
  inner_inst/top/FE_OFC34_rstn_int/a (b15bfn000an1n05x5)                                         0.000   0.073   0.000   0.007 &   1.001 r
  inner_inst/top/FE_OFC34_rstn_int/o (b15bfn000an1n05x5)                                                 0.069           0.076 &   1.077 r
  inner_inst/top/FE_OFN87_rstn_int (net)                                                   15 
  inner_inst/top/m03/weight_reg_reg_7/rb (b15fqn003hn1n02x3)                                     0.000   0.069   0.000   0.001 &   1.078 r
  data arrival time                                                                                                                1.078

  clock ideal_clock (rise edge)                                                                          0.000           1.500     1.500
  clock source latency                                                                                                  -0.105     1.395
  clk (in)                                                                                               0.007           0.003 &   1.398 r
  clk (net)                                                                                 1 
  CTS_cid_buf_00006/clk (b15cbf000an1n64x5)                                                      0.000   0.007   0.000   0.000 &   1.398 r
  CTS_cid_buf_00006/clkout (b15cbf000an1n64x5)                                                           0.007           0.018 &   1.417 r
  CTS_2 (net)                                                                               4 
  inner_inst/top/CTS_ccl_a_buf_00003/clk (b15cbf000an1n48x5)                                     0.000   0.008   0.000   0.001 &   1.418 r
  inner_inst/top/CTS_ccl_a_buf_00003/clkout (b15cbf000an1n48x5)                                          0.017           0.024 &   1.441 r
  inner_inst/top/CTS_8 (net)                                                               23 
  inner_inst/top/RC_CG_DECLONE_HIER_INST2342/RC_CGIC_INST_clone/clk (b15cilb01hn1n48x5)          0.000   0.024   0.000   0.010 &   1.451 r
  inner_inst/top/RC_CG_DECLONE_HIER_INST2342/RC_CGIC_INST_clone/clkout (b15cilb01hn1n48x5)               0.023           0.036 &   1.487 r
  inner_inst/top/RC_CG_DECLONE_HIER_INST2342/ck_out (net)                                  64 
  inner_inst/top/m03/weight_reg_reg_7/clk (b15fqn003hn1n02x3)                                    0.000   0.034   0.000   0.015 &   1.502 r
  clock reconvergence pessimism                                                                                          0.000     1.502
  library recovery time                                                                                                 -0.000     1.502
  data required time                                                                                                               1.502
  -----------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                               1.502
  data arrival time                                                                                                               -1.078
  -----------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                      0.424


  Startpoint: rstn (input port clocked by ideal_clock)
  Endpoint: inner_inst/top/m03/weight_reg_reg_6
               (recovery check against rising-edge clock ideal_clock)
  Path Group: **async_default**
  Path Type: max  (recalculated)

  Point                                                                                   Fanout  DTrans  Trans   Delta    Incr      Path
  -----------------------------------------------------------------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                                                                          0.000           0.000     0.000
  clock network delay (ideal)                                                                                           -0.105    -0.105
  input external delay                                                                                                   0.750     0.645 r
  rstn (in)                                                                                              0.036           0.015 &   0.660 r
  rstn (net)                                                                               11 
  FE_OFC92_rstn/a (b15bfn000an1n03x5)                                                            0.000   0.040   0.000   0.011 &   0.672 r
  FE_OFC92_rstn/o (b15bfn000an1n03x5)                                                                    0.039           0.051 &   0.722 r
  FE_OFN100_rstn (net)                                                                      5 
  g837/a (b15nonb02an1n06x5)                                                                     0.000   0.039   0.000   0.001 &   0.723 r
  g837/out0 (b15nonb02an1n06x5)                                                                          0.011           0.029 &   0.752 r
  rstn_int (net)                                                                            2 
  FE_OFC63_rstn_int/a (b15inv000an1n10x5)                                                        0.000   0.011   0.000   0.000 &   0.752 r
  FE_OFC63_rstn_int/o1 (b15inv000an1n10x5)                                                               0.028           0.020 &   0.773 f
  FE_OFN4_rstn_int (net)                                                                   11 
  inner_inst/top/FE_OFC71_rstn_int/a (b15bfn001an1n08x5)                                         0.000   0.031   0.000   0.009 &   0.781 f
  inner_inst/top/FE_OFC71_rstn_int/o (b15bfn001an1n08x5)                                                 0.019           0.036 &   0.817 f
  inner_inst/top/FE_OFN37_rstn_int (net)                                                    5 
  inner_inst/top/FE_OFC229_rstn_int/a (b15inv020an1n05x5)                                        0.000   0.020   0.000   0.005 &   0.822 f
  inner_inst/top/FE_OFC229_rstn_int/o1 (b15inv020an1n05x5)                                               0.106           0.079 &   0.902 r
  inner_inst/top/FE_OFN20_rstn_int (net)                                                   19 
  inner_inst/top/FE_OFC33_rstn_int/a (b15bfn000an1n06x5)                                         0.000   0.107   0.000   0.007 &   0.909 r
  inner_inst/top/FE_OFC33_rstn_int/o (b15bfn000an1n06x5)                                                 0.072           0.086 &   0.995 r
  inner_inst/top/FE_OFN74_rstn_int (net)                                                   20 
  inner_inst/top/FE_OFC34_rstn_int/a (b15bfn000an1n05x5)                                         0.000   0.073   0.000   0.007 &   1.001 r
  inner_inst/top/FE_OFC34_rstn_int/o (b15bfn000an1n05x5)                                                 0.069           0.076 &   1.077 r
  inner_inst/top/FE_OFN87_rstn_int (net)                                                   15 
  inner_inst/top/m03/weight_reg_reg_6/rb (b15fqn003hn1n02x3)                                     0.000   0.069   0.000   0.001 &   1.078 r
  data arrival time                                                                                                                1.078

  clock ideal_clock (rise edge)                                                                          0.000           1.500     1.500
  clock source latency                                                                                                  -0.105     1.395
  clk (in)                                                                                               0.007           0.003 &   1.398 r
  clk (net)                                                                                 1 
  CTS_cid_buf_00006/clk (b15cbf000an1n64x5)                                                      0.000   0.007   0.000   0.000 &   1.398 r
  CTS_cid_buf_00006/clkout (b15cbf000an1n64x5)                                                           0.007           0.018 &   1.417 r
  CTS_2 (net)                                                                               4 
  inner_inst/top/CTS_ccl_a_buf_00003/clk (b15cbf000an1n48x5)                                     0.000   0.008   0.000   0.001 &   1.418 r
  inner_inst/top/CTS_ccl_a_buf_00003/clkout (b15cbf000an1n48x5)                                          0.017           0.024 &   1.441 r
  inner_inst/top/CTS_8 (net)                                                               23 
  inner_inst/top/RC_CG_DECLONE_HIER_INST2342/RC_CGIC_INST_clone/clk (b15cilb01hn1n48x5)          0.000   0.024   0.000   0.010 &   1.451 r
  inner_inst/top/RC_CG_DECLONE_HIER_INST2342/RC_CGIC_INST_clone/clkout (b15cilb01hn1n48x5)               0.023           0.036 &   1.487 r
  inner_inst/top/RC_CG_DECLONE_HIER_INST2342/ck_out (net)                                  64 
  inner_inst/top/m03/weight_reg_reg_6/clk (b15fqn003hn1n02x3)                                    0.000   0.034   0.000   0.015 &   1.503 r
  clock reconvergence pessimism                                                                                          0.000     1.503
  library recovery time                                                                                                 -0.000     1.502
  data required time                                                                                                               1.502
  -----------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                               1.502
  data arrival time                                                                                                               -1.078
  -----------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                      0.424


  Startpoint: rstn (input port clocked by ideal_clock)
  Endpoint: inner_inst/top/m13/weight_reg_reg_4
               (recovery check against rising-edge clock ideal_clock)
  Path Group: **async_default**
  Path Type: max  (recalculated)

  Point                                                                                   Fanout  DTrans  Trans   Delta    Incr      Path
  -----------------------------------------------------------------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                                                                          0.000           0.000     0.000
  clock network delay (ideal)                                                                                           -0.105    -0.105
  input external delay                                                                                                   0.750     0.645 r
  rstn (in)                                                                                              0.036           0.015 &   0.660 r
  rstn (net)                                                                               11 
  FE_OFC92_rstn/a (b15bfn000an1n03x5)                                                            0.000   0.040   0.000   0.011 &   0.672 r
  FE_OFC92_rstn/o (b15bfn000an1n03x5)                                                                    0.039           0.051 &   0.722 r
  FE_OFN100_rstn (net)                                                                      5 
  g837/a (b15nonb02an1n06x5)                                                                     0.000   0.039   0.000   0.001 &   0.723 r
  g837/out0 (b15nonb02an1n06x5)                                                                          0.011           0.029 &   0.752 r
  rstn_int (net)                                                                            2 
  FE_OFC63_rstn_int/a (b15inv000an1n10x5)                                                        0.000   0.011   0.000   0.000 &   0.752 r
  FE_OFC63_rstn_int/o1 (b15inv000an1n10x5)                                                               0.028           0.020 &   0.773 f
  FE_OFN4_rstn_int (net)                                                                   11 
  inner_inst/top/FE_OFC71_rstn_int/a (b15bfn001an1n08x5)                                         0.000   0.031   0.000   0.009 &   0.781 f
  inner_inst/top/FE_OFC71_rstn_int/o (b15bfn001an1n08x5)                                                 0.019           0.036 &   0.817 f
  inner_inst/top/FE_OFN37_rstn_int (net)                                                    5 
  inner_inst/top/FE_OFC230_rstn_int/a (b15inv040an1n02x5)                                        0.000   0.020   0.000   0.005 &   0.822 f
  inner_inst/top/FE_OFC230_rstn_int/o1 (b15inv040an1n02x5)                                               0.140           0.097 &   0.920 r
  inner_inst/top/FE_OFN18_rstn_int (net)                                                   17 
  inner_inst/top/FE_OFC43_rstn_int/a (b15bfn000an1n03x5)                                         0.000   0.141   0.000   0.009 &   0.929 r
  inner_inst/top/FE_OFC43_rstn_int/o (b15bfn000an1n03x5)                                                 0.135           0.123 &   1.053 r
  inner_inst/top/FE_OFN40_rstn_int (net)                                                   17 
  inner_inst/top/m13/weight_reg_reg_4/rb (b15fqn003hn1n02x3)                                     0.000   0.135   0.000   0.002 &   1.054 r
  data arrival time                                                                                                                1.054

  clock ideal_clock (rise edge)                                                                          0.000           1.500     1.500
  clock source latency                                                                                                  -0.105     1.395
  clk (in)                                                                                               0.007           0.003 &   1.398 r
  clk (net)                                                                                 1 
  CTS_cid_buf_00006/clk (b15cbf000an1n64x5)                                                      0.000   0.007   0.000   0.000 &   1.398 r
  CTS_cid_buf_00006/clkout (b15cbf000an1n64x5)                                                           0.007           0.018 &   1.417 r
  CTS_2 (net)                                                                               4 
  inner_inst/top/CTS_ccl_a_buf_00003/clk (b15cbf000an1n48x5)                                     0.000   0.008   0.000   0.001 &   1.418 r
  inner_inst/top/CTS_ccl_a_buf_00003/clkout (b15cbf000an1n48x5)                                          0.017           0.024 &   1.441 r
  inner_inst/top/CTS_8 (net)                                                               23 
  inner_inst/top/RC_CG_DECLONE_HIER_INST2342/RC_CGIC_INST_clone/clk (b15cilb01hn1n48x5)          0.000   0.024   0.000   0.010 &   1.451 r
  inner_inst/top/RC_CG_DECLONE_HIER_INST2342/RC_CGIC_INST_clone/clkout (b15cilb01hn1n48x5)               0.023           0.036 &   1.487 r
  inner_inst/top/RC_CG_DECLONE_HIER_INST2342/ck_out (net)                                  64 
  inner_inst/top/m13/weight_reg_reg_4/clk (b15fqn003hn1n02x3)                                    0.000   0.033   0.000   0.013 &   1.501 r
  clock reconvergence pessimism                                                                                          0.000     1.501
  library recovery time                                                                                                 -0.022     1.479
  data required time                                                                                                               1.479
  -----------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                               1.479
  data arrival time                                                                                                               -1.054
  -----------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                      0.424


  Startpoint: rstn (input port clocked by ideal_clock)
  Endpoint: inner_inst/top/row_buf_3/RC_CG_HIER_INST85/RC_CGIC_INST
               (rising clock gating-check end-point clocked by ideal_clock)
  Path Group: **clock_gating_default**
  Path Type: max  (recalculated)

  Point                                                                          Fanout  DTrans  Trans   Delta    Incr      Path
  --------------------------------------------------------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                                                                 0.000           0.000     0.000
  clock network delay (ideal)                                                                                  -0.105    -0.105
  input external delay                                                                                          0.750     0.645 r
  rstn (in)                                                                                     0.036           0.015 &   0.660 r
  rstn (net)                                                                      11 
  FE_OFC92_rstn/a (b15bfn000an1n03x5)                                                   0.000   0.040   0.000   0.011 &   0.672 r
  FE_OFC92_rstn/o (b15bfn000an1n03x5)                                                           0.039           0.051 &   0.722 r
  FE_OFN100_rstn (net)                                                             5 
  g837/a (b15nonb02an1n06x5)                                                            0.000   0.039   0.000   0.001 &   0.723 r
  g837/out0 (b15nonb02an1n06x5)                                                                 0.011           0.029 &   0.752 r
  rstn_int (net)                                                                   2 
  FE_OFC62_rstn_int/a (b15inv020an1n04x5)                                               0.000   0.011   0.000   0.000 &   0.752 r
  FE_OFC62_rstn_int/o1 (b15inv020an1n04x5)                                                      0.011           0.015 &   0.767 f
  FE_OFN21_rstn_int (net)                                                          3 
  FE_OFC66_rstn_int/a (b15inv000an1n04x5)                                               0.000   0.011   0.000   0.000 &   0.767 f
  FE_OFC66_rstn_int/o1 (b15inv000an1n04x5)                                                      0.086           0.063 &   0.831 r
  FE_OFN11_rstn_int (net)                                                         16 
  FE_OFC204_rstn_int/a (b15bfn000an1n03x5)                                              0.000   0.086   0.000   0.001 &   0.831 r
  FE_OFC204_rstn_int/o (b15bfn000an1n03x5)                                                      0.136           0.120 &   0.952 r
  FE_OFN151_n (net)                                                               20 
  inner_inst/top/row_buf_3/g634/a (b15nano22an1n02x5)                                   0.000   0.136   0.000   0.003 &   0.955 r
  inner_inst/top/row_buf_3/g634/out0 (b15nano22an1n02x5)                                        0.016           0.052 &   1.007 r
  inner_inst/top/row_buf_3/n_26 (net)                                              1 
  inner_inst/top/row_buf_3/RC_CG_HIER_INST85/RC_CGIC_INST/en (b15cilb01hn1n16x5)        0.000   0.016   0.000   0.000 &   1.007 r
  data arrival time                                                                                                       1.007

  clock ideal_clock (rise edge)                                                                 0.000           1.500     1.500
  clock source latency                                                                                         -0.105     1.395
  clk (in)                                                                                      0.007           0.003 &   1.398 r
  clk (net)                                                                        1 
  CTS_cid_buf_00006/clk (b15cbf000an1n64x5)                                             0.000   0.007   0.000   0.000 &   1.398 r
  CTS_cid_buf_00006/clkout (b15cbf000an1n64x5)                                                  0.007           0.018 &   1.417 r
  CTS_2 (net)                                                                      4 
  CTS_ccl_a_buf_00005/clk (b15cbf000an1n32x5)                                           0.000   0.015   0.000   0.005 &   1.422 r
  CTS_ccl_a_buf_00005/clkout (b15cbf000an1n32x5)                                                0.021           0.029 &   1.451 r
  CTS_1 (net)                                                                     23 
  inner_inst/top/row_buf_3/RC_CG_HIER_INST85/RC_CGIC_INST/clk (b15cilb01hn1n16x5)       0.000   0.028   0.000   0.011 &   1.463 r
  clock reconvergence pessimism                                                                                 0.000     1.463
  clock gating setup time                                                                                      -0.031     1.431
  data required time                                                                                                      1.431
  --------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                      1.431
  data arrival time                                                                                                      -1.007
  --------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                             0.425


  Startpoint: rstn (input port clocked by ideal_clock)
  Endpoint: inner_inst/top/m13/weight_reg_reg_7
               (recovery check against rising-edge clock ideal_clock)
  Path Group: **async_default**
  Path Type: max  (recalculated)

  Point                                                                                   Fanout  DTrans  Trans   Delta    Incr      Path
  -----------------------------------------------------------------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                                                                          0.000           0.000     0.000
  clock network delay (ideal)                                                                                           -0.105    -0.105
  input external delay                                                                                                   0.750     0.645 r
  rstn (in)                                                                                              0.036           0.015 &   0.660 r
  rstn (net)                                                                               11 
  FE_OFC92_rstn/a (b15bfn000an1n03x5)                                                            0.000   0.040   0.000   0.011 &   0.672 r
  FE_OFC92_rstn/o (b15bfn000an1n03x5)                                                                    0.039           0.051 &   0.722 r
  FE_OFN100_rstn (net)                                                                      5 
  g837/a (b15nonb02an1n06x5)                                                                     0.000   0.039   0.000   0.001 &   0.723 r
  g837/out0 (b15nonb02an1n06x5)                                                                          0.011           0.029 &   0.752 r
  rstn_int (net)                                                                            2 
  FE_OFC63_rstn_int/a (b15inv000an1n10x5)                                                        0.000   0.011   0.000   0.000 &   0.752 r
  FE_OFC63_rstn_int/o1 (b15inv000an1n10x5)                                                               0.028           0.020 &   0.773 f
  FE_OFN4_rstn_int (net)                                                                   11 
  inner_inst/top/FE_OFC71_rstn_int/a (b15bfn001an1n08x5)                                         0.000   0.031   0.000   0.009 &   0.781 f
  inner_inst/top/FE_OFC71_rstn_int/o (b15bfn001an1n08x5)                                                 0.019           0.036 &   0.817 f
  inner_inst/top/FE_OFN37_rstn_int (net)                                                    5 
  inner_inst/top/FE_OFC230_rstn_int/a (b15inv040an1n02x5)                                        0.000   0.020   0.000   0.005 &   0.822 f
  inner_inst/top/FE_OFC230_rstn_int/o1 (b15inv040an1n02x5)                                               0.140           0.097 &   0.920 r
  inner_inst/top/FE_OFN18_rstn_int (net)                                                   17 
  inner_inst/top/FE_OFC44_rstn_int/a (b15bfn000an1n03x5)                                         0.000   0.142   0.000   0.011 &   0.930 r
  inner_inst/top/FE_OFC44_rstn_int/o (b15bfn000an1n03x5)                                                 0.134           0.118 &   1.049 r
  inner_inst/top/FE_OFN41_rstn_int (net)                                                   18 
  inner_inst/top/m13/weight_reg_reg_7/rb (b15fqn003hn1n02x3)                                     0.000   0.135   0.000   0.005 &   1.054 r
  data arrival time                                                                                                                1.054

  clock ideal_clock (rise edge)                                                                          0.000           1.500     1.500
  clock source latency                                                                                                  -0.105     1.395
  clk (in)                                                                                               0.007           0.003 &   1.398 r
  clk (net)                                                                                 1 
  CTS_cid_buf_00006/clk (b15cbf000an1n64x5)                                                      0.000   0.007   0.000   0.000 &   1.398 r
  CTS_cid_buf_00006/clkout (b15cbf000an1n64x5)                                                           0.007           0.018 &   1.417 r
  CTS_2 (net)                                                                               4 
  inner_inst/top/CTS_ccl_a_buf_00003/clk (b15cbf000an1n48x5)                                     0.000   0.008   0.000   0.001 &   1.418 r
  inner_inst/top/CTS_ccl_a_buf_00003/clkout (b15cbf000an1n48x5)                                          0.017           0.024 &   1.441 r
  inner_inst/top/CTS_8 (net)                                                               23 
  inner_inst/top/RC_CG_DECLONE_HIER_INST2342/RC_CGIC_INST_clone/clk (b15cilb01hn1n48x5)          0.000   0.024   0.000   0.010 &   1.451 r
  inner_inst/top/RC_CG_DECLONE_HIER_INST2342/RC_CGIC_INST_clone/clkout (b15cilb01hn1n48x5)               0.023           0.036 &   1.487 r
  inner_inst/top/RC_CG_DECLONE_HIER_INST2342/ck_out (net)                                  64 
  inner_inst/top/m13/weight_reg_reg_7/clk (b15fqn003hn1n02x3)                                    0.000   0.033   0.000   0.014 &   1.501 r
  clock reconvergence pessimism                                                                                          0.000     1.501
  library recovery time                                                                                                 -0.022     1.479
  data required time                                                                                                               1.479
  -----------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                               1.479
  data arrival time                                                                                                               -1.054
  -----------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                      0.425


  Startpoint: rstn (input port clocked by ideal_clock)
  Endpoint: inner_inst/top/wt_buf_2/RC_CG_HIER_INST101/RC_CGIC_INST
               (rising clock gating-check end-point clocked by ideal_clock)
  Path Group: **clock_gating_default**
  Path Type: max  (recalculated)

  Point                                                                          Fanout  DTrans  Trans   Delta    Incr      Path
  --------------------------------------------------------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                                                                 0.000           0.000     0.000
  clock network delay (ideal)                                                                                  -0.105    -0.105
  input external delay                                                                                          0.750     0.645 r
  rstn (in)                                                                                     0.036           0.015 &   0.660 r
  rstn (net)                                                                      11 
  FE_OFC92_rstn/a (b15bfn000an1n03x5)                                                   0.000   0.040   0.000   0.011 &   0.672 r
  FE_OFC92_rstn/o (b15bfn000an1n03x5)                                                           0.039           0.051 &   0.722 r
  FE_OFN100_rstn (net)                                                             5 
  g837/a (b15nonb02an1n06x5)                                                            0.000   0.039   0.000   0.001 &   0.723 r
  g837/out0 (b15nonb02an1n06x5)                                                                 0.011           0.029 &   0.752 r
  rstn_int (net)                                                                   2 
  FE_OFC63_rstn_int/a (b15inv000an1n10x5)                                               0.000   0.011   0.000   0.000 &   0.752 r
  FE_OFC63_rstn_int/o1 (b15inv000an1n10x5)                                                      0.028           0.020 &   0.773 f
  FE_OFN4_rstn_int (net)                                                          11 
  inner_inst/top/FE_OFC74_rstn_int/a (b15inv000an1n02x5)                                0.000   0.031   0.000   0.008 &   0.781 f
  inner_inst/top/FE_OFC74_rstn_int/o1 (b15inv000an1n02x5)                                       0.050           0.054 &   0.835 r
  inner_inst/top/FE_OFN63_rstn_int (net)                                           5 
  inner_inst/top/FE_OFC53_rstn_int/a (b15bfn000an1n03x5)                                0.000   0.050   0.000   0.000 &   0.835 r
  inner_inst/top/FE_OFC53_rstn_int/o (b15bfn000an1n03x5)                                        0.110           0.097 &   0.932 r
  inner_inst/top/FE_OFN13_rstn_int (net)                                          18 
  inner_inst/top/wt_buf_2/g626/a (b15nano22an1n02x5)                                    0.000   0.110   0.000   0.003 &   0.935 r
  inner_inst/top/wt_buf_2/g626/out0 (b15nano22an1n02x5)                                         0.028           0.059 &   0.994 r
  inner_inst/top/wt_buf_2/n_27 (net)                                               1 
  inner_inst/top/wt_buf_2/RC_CG_HIER_INST101/RC_CGIC_INST/en (b15cilb01hn1n16x5)        0.000   0.028   0.000   0.000 &   0.994 r
  data arrival time                                                                                                       0.994

  clock ideal_clock (rise edge)                                                                 0.000           1.500     1.500
  clock source latency                                                                                         -0.105     1.395
  clk (in)                                                                                      0.007           0.003 &   1.398 r
  clk (net)                                                                        1 
  CTS_cid_buf_00006/clk (b15cbf000an1n64x5)                                             0.000   0.007   0.000   0.000 &   1.398 r
  CTS_cid_buf_00006/clkout (b15cbf000an1n64x5)                                                  0.007           0.018 &   1.417 r
  CTS_2 (net)                                                                      4 
  inner_inst/top/CTS_ccl_a_buf_00004/clk (b15cbf000an1n64x5)                            0.000   0.016   0.000   0.009 &   1.426 r
  inner_inst/top/CTS_ccl_a_buf_00004/clkout (b15cbf000an1n64x5)                                 0.014           0.028 &   1.454 r
  inner_inst/top/CTS_9 (net)                                                      23 
  inner_inst/top/wt_buf_2/RC_CG_HIER_INST101/RC_CGIC_INST/clk (b15cilb01hn1n16x5)       0.000   0.016   0.000   0.004 &   1.458 r
  clock reconvergence pessimism                                                                                 0.000     1.458
  clock gating setup time                                                                                      -0.037     1.420
  data required time                                                                                                      1.420
  --------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                      1.420
  data arrival time                                                                                                      -0.994
  --------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                             0.426


  Startpoint: rstn (input port clocked by ideal_clock)
  Endpoint: inner_inst/top/m03/weight_reg_reg_2
               (recovery check against rising-edge clock ideal_clock)
  Path Group: **async_default**
  Path Type: max  (recalculated)

  Point                                                                                   Fanout  DTrans  Trans   Delta    Incr      Path
  -----------------------------------------------------------------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                                                                          0.000           0.000     0.000
  clock network delay (ideal)                                                                                           -0.105    -0.105
  input external delay                                                                                                   0.750     0.645 r
  rstn (in)                                                                                              0.036           0.015 &   0.660 r
  rstn (net)                                                                               11 
  FE_OFC92_rstn/a (b15bfn000an1n03x5)                                                            0.000   0.040   0.000   0.011 &   0.672 r
  FE_OFC92_rstn/o (b15bfn000an1n03x5)                                                                    0.039           0.051 &   0.722 r
  FE_OFN100_rstn (net)                                                                      5 
  g837/a (b15nonb02an1n06x5)                                                                     0.000   0.039   0.000   0.001 &   0.723 r
  g837/out0 (b15nonb02an1n06x5)                                                                          0.011           0.029 &   0.752 r
  rstn_int (net)                                                                            2 
  FE_OFC63_rstn_int/a (b15inv000an1n10x5)                                                        0.000   0.011   0.000   0.000 &   0.752 r
  FE_OFC63_rstn_int/o1 (b15inv000an1n10x5)                                                               0.028           0.020 &   0.773 f
  FE_OFN4_rstn_int (net)                                                                   11 
  inner_inst/top/FE_OFC71_rstn_int/a (b15bfn001an1n08x5)                                         0.000   0.031   0.000   0.009 &   0.781 f
  inner_inst/top/FE_OFC71_rstn_int/o (b15bfn001an1n08x5)                                                 0.019           0.036 &   0.817 f
  inner_inst/top/FE_OFN37_rstn_int (net)                                                    5 
  inner_inst/top/FE_OFC229_rstn_int/a (b15inv020an1n05x5)                                        0.000   0.020   0.000   0.005 &   0.822 f
  inner_inst/top/FE_OFC229_rstn_int/o1 (b15inv020an1n05x5)                                               0.106           0.079 &   0.902 r
  inner_inst/top/FE_OFN20_rstn_int (net)                                                   19 
  inner_inst/top/FE_OFC33_rstn_int/a (b15bfn000an1n06x5)                                         0.000   0.107   0.000   0.007 &   0.909 r
  inner_inst/top/FE_OFC33_rstn_int/o (b15bfn000an1n06x5)                                                 0.072           0.086 &   0.995 r
  inner_inst/top/FE_OFN74_rstn_int (net)                                                   20 
  inner_inst/top/FE_OFC34_rstn_int/a (b15bfn000an1n05x5)                                         0.000   0.073   0.000   0.007 &   1.001 r
  inner_inst/top/FE_OFC34_rstn_int/o (b15bfn000an1n05x5)                                                 0.069           0.076 &   1.077 r
  inner_inst/top/FE_OFN87_rstn_int (net)                                                   15 
  inner_inst/top/m03/weight_reg_reg_2/rb (b15fqn003hn1n04x3)                                     0.000   0.070   0.000   0.005 &   1.082 r
  data arrival time                                                                                                                1.082

  clock ideal_clock (rise edge)                                                                          0.000           1.500     1.500
  clock source latency                                                                                                  -0.105     1.395
  clk (in)                                                                                               0.007           0.003 &   1.398 r
  clk (net)                                                                                 1 
  CTS_cid_buf_00006/clk (b15cbf000an1n64x5)                                                      0.000   0.007   0.000   0.000 &   1.398 r
  CTS_cid_buf_00006/clkout (b15cbf000an1n64x5)                                                           0.007           0.018 &   1.417 r
  CTS_2 (net)                                                                               4 
  inner_inst/top/CTS_ccl_a_buf_00003/clk (b15cbf000an1n48x5)                                     0.000   0.008   0.000   0.001 &   1.418 r
  inner_inst/top/CTS_ccl_a_buf_00003/clkout (b15cbf000an1n48x5)                                          0.017           0.024 &   1.441 r
  inner_inst/top/CTS_8 (net)                                                               23 
  inner_inst/top/RC_CG_DECLONE_HIER_INST2342/RC_CGIC_INST_clone/clk (b15cilb01hn1n48x5)          0.000   0.024   0.000   0.010 &   1.451 r
  inner_inst/top/RC_CG_DECLONE_HIER_INST2342/RC_CGIC_INST_clone/clkout (b15cilb01hn1n48x5)               0.023           0.036 &   1.487 r
  inner_inst/top/RC_CG_DECLONE_HIER_INST2342/ck_out (net)                                  64 
  inner_inst/top/m03/weight_reg_reg_2/clk (b15fqn003hn1n04x3)                                    0.000   0.034   0.000   0.014 &   1.501 r
  clock reconvergence pessimism                                                                                          0.000     1.501
  library recovery time                                                                                                  0.007     1.508
  data required time                                                                                                               1.508
  -----------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                               1.508
  data arrival time                                                                                                               -1.082
  -----------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                      0.426


  Startpoint: rstn (input port clocked by ideal_clock)
  Endpoint: inner_inst/top/row_buf_1/RC_CG_HIER_INST71/RC_CGIC_INST
               (rising clock gating-check end-point clocked by ideal_clock)
  Path Group: **clock_gating_default**
  Path Type: max  (recalculated)

  Point                                                                           Fanout  DTrans  Trans   Delta    Incr      Path
  ---------------------------------------------------------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                                                                  0.000           0.000     0.000
  clock network delay (ideal)                                                                                   -0.105    -0.105
  input external delay                                                                                           0.750     0.645 r
  rstn (in)                                                                                      0.036           0.015 &   0.660 r
  rstn (net)                                                                       11 
  FE_OFC92_rstn/a (b15bfn000an1n03x5)                                                    0.000   0.040   0.000   0.011 &   0.672 r
  FE_OFC92_rstn/o (b15bfn000an1n03x5)                                                            0.039           0.051 &   0.722 r
  FE_OFN100_rstn (net)                                                              5 
  g837/a (b15nonb02an1n06x5)                                                             0.000   0.039   0.000   0.001 &   0.723 r
  g837/out0 (b15nonb02an1n06x5)                                                                  0.011           0.029 &   0.752 r
  rstn_int (net)                                                                    2 
  FE_OFC63_rstn_int/a (b15inv000an1n10x5)                                                0.000   0.011   0.000   0.000 &   0.752 r
  FE_OFC63_rstn_int/o1 (b15inv000an1n10x5)                                                       0.028           0.020 &   0.773 f
  FE_OFN4_rstn_int (net)                                                           11 
  FE_OFC75_rstn_int/a (b15inv000an1n03x5)                                                0.000   0.031   0.000   0.009 &   0.782 f
  FE_OFC75_rstn_int/o1 (b15inv000an1n03x5)                                                       0.107           0.089 &   0.871 r
  FE_OFN17_rstn_int (net)                                                          16 
  inner_inst/top/row_buf_1/g636/a (b15nano22an1n02x5)                                    0.000   0.107   0.000   0.001 &   0.872 r
  inner_inst/top/row_buf_1/g636/out0 (b15nano22an1n02x5)                                         0.045           0.072 &   0.944 r
  inner_inst/top/row_buf_1/FE_PHN4397_n_27 (net)                                    1 
  inner_inst/top/row_buf_1/FE_PHC4397_n_27/a (b15bfn000an1n02x5)                         0.000   0.045   0.000   0.001 &   0.944 r
  inner_inst/top/row_buf_1/FE_PHC4397_n_27/o (b15bfn000an1n02x5)                                 0.027           0.043 &   0.987 r
  inner_inst/top/row_buf_1/n_27 (net)                                               1 
  inner_inst/top/row_buf_1/RC_CG_HIER_INST71/FE_PHC7252_n_27/a (b15bfn000an1n06x5)       0.000   0.027   0.000   0.001 &   0.988 r
  inner_inst/top/row_buf_1/RC_CG_HIER_INST71/FE_PHC7252_n_27/o (b15bfn000an1n06x5)               0.006           0.026 &   1.014 r
  inner_inst/top/row_buf_1/RC_CG_HIER_INST71/FE_PHN7252_n_27 (net)                  1 
  inner_inst/top/row_buf_1/RC_CG_HIER_INST71/RC_CGIC_INST/en (b15cilb01hn1n16x5)         0.000   0.006   0.000   0.000 &   1.014 r
  data arrival time                                                                                                        1.014

  clock ideal_clock (rise edge)                                                                  0.000           1.500     1.500
  clock source latency                                                                                          -0.105     1.395
  clk (in)                                                                                       0.007           0.003 &   1.398 r
  clk (net)                                                                         1 
  CTS_cid_buf_00006/clk (b15cbf000an1n64x5)                                              0.000   0.007   0.000   0.000 &   1.398 r
  CTS_cid_buf_00006/clkout (b15cbf000an1n64x5)                                                   0.007           0.018 &   1.417 r
  CTS_2 (net)                                                                       4 
  CTS_ccl_a_buf_00002/clk (b15cbf000an1n24x5)                                            0.000   0.016   0.000   0.009 &   1.426 r
  CTS_ccl_a_buf_00002/clkout (b15cbf000an1n24x5)                                                 0.028           0.030 &   1.456 r
  CTS_3 (net)                                                                      23 
  inner_inst/top/row_buf_1/RC_CG_HIER_INST71/RC_CGIC_INST/clk (b15cilb01hn1n16x5)        0.000   0.038   0.000   0.011 &   1.466 r
  clock reconvergence pessimism                                                                                  0.000     1.466
  clock gating setup time                                                                                       -0.026     1.440
  data required time                                                                                                       1.440
  ---------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                       1.440
  data arrival time                                                                                                       -1.014
  ---------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                              0.426


  Startpoint: rstn (input port clocked by ideal_clock)
  Endpoint: inner_inst/top/wt_buf_3/RC_CG_HIER_INST108/RC_CGIC_INST
               (rising clock gating-check end-point clocked by ideal_clock)
  Path Group: **clock_gating_default**
  Path Type: max  (recalculated)

  Point                                                                          Fanout  DTrans  Trans   Delta    Incr      Path
  --------------------------------------------------------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                                                                 0.000           0.000     0.000
  clock network delay (ideal)                                                                                  -0.105    -0.105
  input external delay                                                                                          0.750     0.645 r
  rstn (in)                                                                                     0.036           0.015 &   0.660 r
  rstn (net)                                                                      11 
  FE_OFC92_rstn/a (b15bfn000an1n03x5)                                                   0.000   0.040   0.000   0.011 &   0.672 r
  FE_OFC92_rstn/o (b15bfn000an1n03x5)                                                           0.039           0.051 &   0.722 r
  FE_OFN100_rstn (net)                                                             5 
  g837/a (b15nonb02an1n06x5)                                                            0.000   0.039   0.000   0.001 &   0.723 r
  g837/out0 (b15nonb02an1n06x5)                                                                 0.011           0.029 &   0.752 r
  rstn_int (net)                                                                   2 
  FE_OFC63_rstn_int/a (b15inv000an1n10x5)                                               0.000   0.011   0.000   0.000 &   0.752 r
  FE_OFC63_rstn_int/o1 (b15inv000an1n10x5)                                                      0.028           0.020 &   0.773 f
  FE_OFN4_rstn_int (net)                                                          11 
  inner_inst/top/FE_OFC73_rstn_int/a (b15inv000an1n03x5)                                0.000   0.031   0.000   0.009 &   0.781 f
  inner_inst/top/FE_OFC73_rstn_int/o1 (b15inv000an1n03x5)                                       0.140           0.106 &   0.887 r
  inner_inst/top/FE_OFN16_rstn_int (net)                                          20 
  inner_inst/top/wt_buf_3/g826/b (b15nano23an1n02x5)                                    0.000   0.141   0.000   0.006 &   0.893 r
  inner_inst/top/wt_buf_3/g826/out0 (b15nano23an1n02x5)                                         0.064           0.090 &   0.983 r
  inner_inst/top/wt_buf_3/n_27 (net)                                               1 
  inner_inst/top/wt_buf_3/RC_CG_HIER_INST108/RC_CGIC_INST/en (b15cilb01hn1n16x5)        0.000   0.064   0.000   0.000 &   0.984 r
  data arrival time                                                                                                       0.984

  clock ideal_clock (rise edge)                                                                 0.000           1.500     1.500
  clock source latency                                                                                         -0.105     1.395
  clk (in)                                                                                      0.007           0.003 &   1.398 r
  clk (net)                                                                        1 
  CTS_cid_buf_00006/clk (b15cbf000an1n64x5)                                             0.000   0.007   0.000   0.000 &   1.398 r
  CTS_cid_buf_00006/clkout (b15cbf000an1n64x5)                                                  0.007           0.018 &   1.417 r
  CTS_2 (net)                                                                      4 
  CTS_ccl_a_buf_00005/clk (b15cbf000an1n32x5)                                           0.000   0.015   0.000   0.005 &   1.422 r
  CTS_ccl_a_buf_00005/clkout (b15cbf000an1n32x5)                                                0.021           0.029 &   1.451 r
  CTS_1 (net)                                                                     23 
  inner_inst/top/wt_buf_3/RC_CG_HIER_INST108/RC_CGIC_INST/clk (b15cilb01hn1n16x5)       0.000   0.027   0.000   0.008 &   1.460 r
  clock reconvergence pessimism                                                                                 0.000     1.460
  clock gating setup time                                                                                      -0.049     1.411
  data required time                                                                                                      1.411
  --------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                      1.411
  data arrival time                                                                                                      -0.984
  --------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                             0.427


  Startpoint: rstn (input port clocked by ideal_clock)
  Endpoint: inner_inst/top/m13/weight_reg_reg_6
               (recovery check against rising-edge clock ideal_clock)
  Path Group: **async_default**
  Path Type: max  (recalculated)

  Point                                                                                   Fanout  DTrans  Trans   Delta    Incr      Path
  -----------------------------------------------------------------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                                                                          0.000           0.000     0.000
  clock network delay (ideal)                                                                                           -0.105    -0.105
  input external delay                                                                                                   0.750     0.645 r
  rstn (in)                                                                                              0.036           0.015 &   0.660 r
  rstn (net)                                                                               11 
  FE_OFC92_rstn/a (b15bfn000an1n03x5)                                                            0.000   0.040   0.000   0.011 &   0.672 r
  FE_OFC92_rstn/o (b15bfn000an1n03x5)                                                                    0.039           0.051 &   0.722 r
  FE_OFN100_rstn (net)                                                                      5 
  g837/a (b15nonb02an1n06x5)                                                                     0.000   0.039   0.000   0.001 &   0.723 r
  g837/out0 (b15nonb02an1n06x5)                                                                          0.011           0.029 &   0.752 r
  rstn_int (net)                                                                            2 
  FE_OFC63_rstn_int/a (b15inv000an1n10x5)                                                        0.000   0.011   0.000   0.000 &   0.752 r
  FE_OFC63_rstn_int/o1 (b15inv000an1n10x5)                                                               0.028           0.020 &   0.773 f
  FE_OFN4_rstn_int (net)                                                                   11 
  inner_inst/top/FE_OFC71_rstn_int/a (b15bfn001an1n08x5)                                         0.000   0.031   0.000   0.009 &   0.781 f
  inner_inst/top/FE_OFC71_rstn_int/o (b15bfn001an1n08x5)                                                 0.019           0.036 &   0.817 f
  inner_inst/top/FE_OFN37_rstn_int (net)                                                    5 
  inner_inst/top/FE_OFC230_rstn_int/a (b15inv040an1n02x5)                                        0.000   0.020   0.000   0.005 &   0.822 f
  inner_inst/top/FE_OFC230_rstn_int/o1 (b15inv040an1n02x5)                                               0.140           0.097 &   0.920 r
  inner_inst/top/FE_OFN18_rstn_int (net)                                                   17 
  inner_inst/top/FE_OFC44_rstn_int/a (b15bfn000an1n03x5)                                         0.000   0.142   0.000   0.011 &   0.930 r
  inner_inst/top/FE_OFC44_rstn_int/o (b15bfn000an1n03x5)                                                 0.134           0.118 &   1.049 r
  inner_inst/top/FE_OFN41_rstn_int (net)                                                   18 
  inner_inst/top/m13/weight_reg_reg_6/rb (b15fqn003hn1n02x3)                                     0.000   0.134   0.000   0.003 &   1.051 r
  data arrival time                                                                                                                1.051

  clock ideal_clock (rise edge)                                                                          0.000           1.500     1.500
  clock source latency                                                                                                  -0.105     1.395
  clk (in)                                                                                               0.007           0.003 &   1.398 r
  clk (net)                                                                                 1 
  CTS_cid_buf_00006/clk (b15cbf000an1n64x5)                                                      0.000   0.007   0.000   0.000 &   1.398 r
  CTS_cid_buf_00006/clkout (b15cbf000an1n64x5)                                                           0.007           0.018 &   1.417 r
  CTS_2 (net)                                                                               4 
  inner_inst/top/CTS_ccl_a_buf_00003/clk (b15cbf000an1n48x5)                                     0.000   0.008   0.000   0.001 &   1.418 r
  inner_inst/top/CTS_ccl_a_buf_00003/clkout (b15cbf000an1n48x5)                                          0.017           0.024 &   1.441 r
  inner_inst/top/CTS_8 (net)                                                               23 
  inner_inst/top/RC_CG_DECLONE_HIER_INST2342/RC_CGIC_INST_clone/clk (b15cilb01hn1n48x5)          0.000   0.024   0.000   0.010 &   1.451 r
  inner_inst/top/RC_CG_DECLONE_HIER_INST2342/RC_CGIC_INST_clone/clkout (b15cilb01hn1n48x5)               0.023           0.036 &   1.487 r
  inner_inst/top/RC_CG_DECLONE_HIER_INST2342/ck_out (net)                                  64 
  inner_inst/top/m13/weight_reg_reg_6/clk (b15fqn003hn1n02x3)                                    0.000   0.033   0.000   0.013 &   1.501 r
  clock reconvergence pessimism                                                                                          0.000     1.501
  library recovery time                                                                                                 -0.022     1.479
  data required time                                                                                                               1.479
  -----------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                               1.479
  data arrival time                                                                                                               -1.051
  -----------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                      0.428


  Startpoint: rstn (input port clocked by ideal_clock)
  Endpoint: inner_inst/top/op_buf_1/RC_CG_HIER_INST49/RC_CGIC_INST
               (rising clock gating-check end-point clocked by ideal_clock)
  Path Group: **clock_gating_default**
  Path Type: max  (recalculated)

  Point                                                                         Fanout  DTrans  Trans   Delta    Incr      Path
  -------------------------------------------------------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                                                                0.000           0.000     0.000
  clock network delay (ideal)                                                                                 -0.105    -0.105
  input external delay                                                                                         0.750     0.645 r
  rstn (in)                                                                                    0.036           0.015 &   0.660 r
  rstn (net)                                                                     11 
  FE_OFC92_rstn/a (b15bfn000an1n03x5)                                                  0.000   0.040   0.000   0.011 &   0.672 r
  FE_OFC92_rstn/o (b15bfn000an1n03x5)                                                          0.039           0.051 &   0.722 r
  FE_OFN100_rstn (net)                                                            5 
  g837/a (b15nonb02an1n06x5)                                                           0.000   0.039   0.000   0.001 &   0.723 r
  g837/out0 (b15nonb02an1n06x5)                                                                0.011           0.029 &   0.752 r
  rstn_int (net)                                                                  2 
  FE_OFC63_rstn_int/a (b15inv000an1n10x5)                                              0.000   0.011   0.000   0.000 &   0.752 r
  FE_OFC63_rstn_int/o1 (b15inv000an1n10x5)                                                     0.028           0.020 &   0.773 f
  FE_OFN4_rstn_int (net)                                                         11 
  inner_inst/top/FE_OFC77_rstn_int/a (b15inv040an1n04x5)                               0.000   0.031   0.000   0.008 &   0.781 f
  inner_inst/top/FE_OFC77_rstn_int/o1 (b15inv040an1n04x5)                                      0.065           0.053 &   0.834 r
  inner_inst/top/FE_OFN26_rstn_int (net)                                         18 
  inner_inst/top/FE_OFC232_rstn_int/a (b15bfn000an1n02x5)                              0.000   0.066   0.000   0.002 &   0.836 r
  inner_inst/top/FE_OFC232_rstn_int/o (b15bfn000an1n02x5)                                      0.105           0.097 &   0.933 r
  inner_inst/top/FE_OFN14_rstn_int (net)                                         10 
  inner_inst/top/op_buf_1/g885/a (b15nano22an1n02x5)                                   0.000   0.105   0.000   0.000 &   0.933 r
  inner_inst/top/op_buf_1/g885/out0 (b15nano22an1n02x5)                                        0.025           0.056 &   0.989 r
  inner_inst/top/op_buf_1/n_34 (net)                                              1 
  inner_inst/top/op_buf_1/RC_CG_HIER_INST49/RC_CGIC_INST/en (b15cilb01hn1n16x5)        0.000   0.025   0.000   0.000 &   0.990 r
  data arrival time                                                                                                      0.990

  clock ideal_clock (rise edge)                                                                0.000           1.500     1.500
  clock source latency                                                                                        -0.105     1.395
  clk (in)                                                                                     0.007           0.003 &   1.398 r
  clk (net)                                                                       1 
  CTS_cid_buf_00006/clk (b15cbf000an1n64x5)                                            0.000   0.007   0.000   0.000 &   1.398 r
  CTS_cid_buf_00006/clkout (b15cbf000an1n64x5)                                                 0.007           0.018 &   1.417 r
  CTS_2 (net)                                                                     4 
  inner_inst/top/CTS_ccl_a_buf_00003/clk (b15cbf000an1n48x5)                           0.000   0.008   0.000   0.001 &   1.418 r
  inner_inst/top/CTS_ccl_a_buf_00003/clkout (b15cbf000an1n48x5)                                0.017           0.024 &   1.441 r
  inner_inst/top/CTS_8 (net)                                                     23 
  inner_inst/top/op_buf_1/RC_CG_HIER_INST49/RC_CGIC_INST/clk (b15cilb01hn1n16x5)       0.000   0.026   0.000   0.012 &   1.453 r
  clock reconvergence pessimism                                                                                0.000     1.453
  clock gating setup time                                                                                     -0.036     1.418
  data required time                                                                                                     1.418
  -------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                     1.418
  data arrival time                                                                                                     -0.990
  -------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                            0.428


  Startpoint: rstn (input port clocked by ideal_clock)
  Endpoint: inner_inst/top/wt_buf_1/RC_CG_HIER_INST95/RC_CGIC_INST
               (rising clock gating-check end-point clocked by ideal_clock)
  Path Group: **clock_gating_default**
  Path Type: max  (recalculated)

  Point                                                                         Fanout  DTrans  Trans   Delta    Incr      Path
  -------------------------------------------------------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                                                                0.000           0.000     0.000
  clock network delay (ideal)                                                                                 -0.105    -0.105
  input external delay                                                                                         0.750     0.645 r
  rstn (in)                                                                                    0.036           0.015 &   0.660 r
  rstn (net)                                                                     11 
  FE_OFC92_rstn/a (b15bfn000an1n03x5)                                                  0.000   0.040   0.000   0.011 &   0.672 r
  FE_OFC92_rstn/o (b15bfn000an1n03x5)                                                          0.039           0.051 &   0.722 r
  FE_OFN100_rstn (net)                                                            5 
  g837/a (b15nonb02an1n06x5)                                                           0.000   0.039   0.000   0.001 &   0.723 r
  g837/out0 (b15nonb02an1n06x5)                                                                0.011           0.029 &   0.752 r
  rstn_int (net)                                                                  2 
  FE_OFC63_rstn_int/a (b15inv000an1n10x5)                                              0.000   0.011   0.000   0.000 &   0.752 r
  FE_OFC63_rstn_int/o1 (b15inv000an1n10x5)                                                     0.028           0.020 &   0.773 f
  FE_OFN4_rstn_int (net)                                                         11 
  inner_inst/top/FE_OFC76_rstn_int/a (b15inv040an1n03x5)                               0.000   0.031   0.000   0.009 &   0.782 f
  inner_inst/top/FE_OFC76_rstn_int/o1 (b15inv040an1n03x5)                                      0.079           0.067 &   0.848 r
  inner_inst/top/FE_OFN30_rstn_int (net)                                         13 
  inner_inst/top/FE_OFC80_rstn_int/a (b15bfn000an1n02x5)                               0.000   0.080   0.000   0.001 &   0.850 r
  inner_inst/top/FE_OFC80_rstn_int/o (b15bfn000an1n02x5)                                       0.119           0.106 &   0.956 r
  inner_inst/top/FE_OFN21_rstn_int (net)                                         13 
  inner_inst/top/wt_buf_1/g626/a (b15nano22an1n02x5)                                   0.000   0.120   0.000   0.002 &   0.958 r
  inner_inst/top/wt_buf_1/g626/out0 (b15nano22an1n02x5)                                        0.019           0.053 &   1.010 r
  inner_inst/top/wt_buf_1/n_27 (net)                                              1 
  inner_inst/top/wt_buf_1/RC_CG_HIER_INST95/RC_CGIC_INST/en (b15cilb01hn1n16x5)        0.000   0.019   0.000   0.000 &   1.011 r
  data arrival time                                                                                                      1.011

  clock ideal_clock (rise edge)                                                                0.000           1.500     1.500
  clock source latency                                                                                        -0.105     1.395
  clk (in)                                                                                     0.007           0.003 &   1.398 r
  clk (net)                                                                       1 
  CTS_cid_buf_00006/clk (b15cbf000an1n64x5)                                            0.000   0.007   0.000   0.000 &   1.398 r
  CTS_cid_buf_00006/clkout (b15cbf000an1n64x5)                                                 0.007           0.018 &   1.417 r
  CTS_2 (net)                                                                     4 
  CTS_ccl_a_buf_00002/clk (b15cbf000an1n24x5)                                          0.000   0.016   0.000   0.009 &   1.426 r
  CTS_ccl_a_buf_00002/clkout (b15cbf000an1n24x5)                                               0.028           0.030 &   1.456 r
  CTS_3 (net)                                                                    23 
  inner_inst/top/wt_buf_1/RC_CG_HIER_INST95/RC_CGIC_INST/clk (b15cilb01hn1n16x5)       0.000   0.040   0.000   0.016 &   1.471 r
  clock reconvergence pessimism                                                                                0.000     1.471
  clock gating setup time                                                                                     -0.033     1.439
  data required time                                                                                                     1.439
  -------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                     1.439
  data arrival time                                                                                                     -1.011
  -------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                            0.428


  Startpoint: rstn (input port clocked by ideal_clock)
  Endpoint: inner_inst/top/row_buf_1/RC_CG_HIER_INST70/RC_CGIC_INST
               (rising clock gating-check end-point clocked by ideal_clock)
  Path Group: **clock_gating_default**
  Path Type: max  (recalculated)

  Point                                                                           Fanout  DTrans  Trans   Delta    Incr      Path
  ---------------------------------------------------------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                                                                  0.000           0.000     0.000
  clock network delay (ideal)                                                                                   -0.105    -0.105
  input external delay                                                                                           0.750     0.645 r
  rstn (in)                                                                                      0.036           0.015 &   0.660 r
  rstn (net)                                                                       11 
  FE_OFC92_rstn/a (b15bfn000an1n03x5)                                                    0.000   0.040   0.000   0.011 &   0.672 r
  FE_OFC92_rstn/o (b15bfn000an1n03x5)                                                            0.039           0.051 &   0.722 r
  FE_OFN100_rstn (net)                                                              5 
  g837/a (b15nonb02an1n06x5)                                                             0.000   0.039   0.000   0.001 &   0.723 r
  g837/out0 (b15nonb02an1n06x5)                                                                  0.011           0.029 &   0.752 r
  rstn_int (net)                                                                    2 
  FE_OFC63_rstn_int/a (b15inv000an1n10x5)                                                0.000   0.011   0.000   0.000 &   0.752 r
  FE_OFC63_rstn_int/o1 (b15inv000an1n10x5)                                                       0.028           0.020 &   0.773 f
  FE_OFN4_rstn_int (net)                                                           11 
  FE_OFC75_rstn_int/a (b15inv000an1n03x5)                                                0.000   0.031   0.000   0.009 &   0.782 f
  FE_OFC75_rstn_int/o1 (b15inv000an1n03x5)                                                       0.107           0.089 &   0.871 r
  FE_OFN17_rstn_int (net)                                                          16 
  inner_inst/top/row_buf_1/g635/a (b15nano22an1n02x5)                                    0.000   0.107   0.000   0.001 &   0.872 r
  inner_inst/top/row_buf_1/g635/out0 (b15nano22an1n02x5)                                         0.015           0.048 &   0.920 r
  inner_inst/top/row_buf_1/n_28 (net)                                               1 
  inner_inst/top/row_buf_1/RC_CG_HIER_INST70/FE_PHC2098_n_28/a (b15bfn000an1n02x5)       0.000   0.015   0.000   0.000 &   0.920 r
  inner_inst/top/row_buf_1/RC_CG_HIER_INST70/FE_PHC2098_n_28/o (b15bfn000an1n02x5)               0.023           0.031 &   0.951 r
  inner_inst/top/row_buf_1/RC_CG_HIER_INST70/FE_PHN2098_n_28 (net)                  1 
  inner_inst/top/row_buf_1/RC_CG_HIER_INST70/FE_PHC4908_n_28/a (b15bfn000an1n02x5)       0.000   0.023   0.000   0.000 &   0.952 r
  inner_inst/top/row_buf_1/RC_CG_HIER_INST70/FE_PHC4908_n_28/o (b15bfn000an1n02x5)               0.012           0.026 &   0.977 r
  inner_inst/top/row_buf_1/RC_CG_HIER_INST70/FE_PHN4908_n_28 (net)                  1 
  inner_inst/top/row_buf_1/RC_CG_HIER_INST70/FE_PHC4400_n_28/a (b15bfn000an1n02x5)       0.000   0.012   0.000   0.000 &   0.977 r
  inner_inst/top/row_buf_1/RC_CG_HIER_INST70/FE_PHC4400_n_28/o (b15bfn000an1n02x5)               0.018           0.027 &   1.004 r
  inner_inst/top/row_buf_1/RC_CG_HIER_INST70/FE_PHN4400_n_28 (net)                  1 
  inner_inst/top/row_buf_1/RC_CG_HIER_INST70/RC_CGIC_INST/en (b15cilb01hn1n16x5)         0.000   0.018   0.000   0.000 &   1.005 r
  data arrival time                                                                                                        1.005

  clock ideal_clock (rise edge)                                                                  0.000           1.500     1.500
  clock source latency                                                                                          -0.105     1.395
  clk (in)                                                                                       0.007           0.003 &   1.398 r
  clk (net)                                                                         1 
  CTS_cid_buf_00006/clk (b15cbf000an1n64x5)                                              0.000   0.007   0.000   0.000 &   1.398 r
  CTS_cid_buf_00006/clkout (b15cbf000an1n64x5)                                                   0.007           0.018 &   1.417 r
  CTS_2 (net)                                                                       4 
  CTS_ccl_a_buf_00002/clk (b15cbf000an1n24x5)                                            0.000   0.016   0.000   0.009 &   1.426 r
  CTS_ccl_a_buf_00002/clkout (b15cbf000an1n24x5)                                                 0.028           0.030 &   1.456 r
  CTS_3 (net)                                                                      23 
  inner_inst/top/row_buf_1/RC_CG_HIER_INST70/RC_CGIC_INST/clk (b15cilb01hn1n16x5)        0.000   0.038   0.000   0.010 &   1.466 r
  clock reconvergence pessimism                                                                                  0.000     1.466
  clock gating setup time                                                                                       -0.032     1.433
  data required time                                                                                                       1.433
  ---------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                       1.433
  data arrival time                                                                                                       -1.005
  ---------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                              0.429


  Startpoint: rstn (input port clocked by ideal_clock)
  Endpoint: inner_inst/top/wt_buf_2/RC_CG_HIER_INST100/RC_CGIC_INST
               (rising clock gating-check end-point clocked by ideal_clock)
  Path Group: **clock_gating_default**
  Path Type: max  (recalculated)

  Point                                                                          Fanout  DTrans  Trans   Delta    Incr      Path
  --------------------------------------------------------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                                                                 0.000           0.000     0.000
  clock network delay (ideal)                                                                                  -0.105    -0.105
  input external delay                                                                                          0.750     0.645 r
  rstn (in)                                                                                     0.036           0.015 &   0.660 r
  rstn (net)                                                                      11 
  FE_OFC92_rstn/a (b15bfn000an1n03x5)                                                   0.000   0.040   0.000   0.011 &   0.672 r
  FE_OFC92_rstn/o (b15bfn000an1n03x5)                                                           0.039           0.051 &   0.722 r
  FE_OFN100_rstn (net)                                                             5 
  g837/a (b15nonb02an1n06x5)                                                            0.000   0.039   0.000   0.001 &   0.723 r
  g837/out0 (b15nonb02an1n06x5)                                                                 0.011           0.029 &   0.752 r
  rstn_int (net)                                                                   2 
  FE_OFC63_rstn_int/a (b15inv000an1n10x5)                                               0.000   0.011   0.000   0.000 &   0.752 r
  FE_OFC63_rstn_int/o1 (b15inv000an1n10x5)                                                      0.028           0.020 &   0.773 f
  FE_OFN4_rstn_int (net)                                                          11 
  inner_inst/top/FE_OFC74_rstn_int/a (b15inv000an1n02x5)                                0.000   0.031   0.000   0.008 &   0.781 f
  inner_inst/top/FE_OFC74_rstn_int/o1 (b15inv000an1n02x5)                                       0.050           0.054 &   0.835 r
  inner_inst/top/FE_OFN63_rstn_int (net)                                           5 
  inner_inst/top/FE_OFC53_rstn_int/a (b15bfn000an1n03x5)                                0.000   0.050   0.000   0.000 &   0.835 r
  inner_inst/top/FE_OFC53_rstn_int/o (b15bfn000an1n03x5)                                        0.110           0.097 &   0.932 r
  inner_inst/top/FE_OFN13_rstn_int (net)                                          18 
  inner_inst/top/wt_buf_2/g627/a (b15nano22an1n02x5)                                    0.000   0.110   0.000   0.003 &   0.935 r
  inner_inst/top/wt_buf_2/g627/out0 (b15nano22an1n02x5)                                         0.025           0.056 &   0.992 r
  inner_inst/top/wt_buf_2/n_28 (net)                                               1 
  inner_inst/top/wt_buf_2/RC_CG_HIER_INST100/RC_CGIC_INST/en (b15cilb01hn1n16x5)        0.000   0.025   0.000   0.000 &   0.992 r
  data arrival time                                                                                                       0.992

  clock ideal_clock (rise edge)                                                                 0.000           1.500     1.500
  clock source latency                                                                                         -0.105     1.395
  clk (in)                                                                                      0.007           0.003 &   1.398 r
  clk (net)                                                                        1 
  CTS_cid_buf_00006/clk (b15cbf000an1n64x5)                                             0.000   0.007   0.000   0.000 &   1.398 r
  CTS_cid_buf_00006/clkout (b15cbf000an1n64x5)                                                  0.007           0.018 &   1.417 r
  CTS_2 (net)                                                                      4 
  inner_inst/top/CTS_ccl_a_buf_00004/clk (b15cbf000an1n64x5)                            0.000   0.016   0.000   0.009 &   1.426 r
  inner_inst/top/CTS_ccl_a_buf_00004/clkout (b15cbf000an1n64x5)                                 0.014           0.028 &   1.454 r
  inner_inst/top/CTS_9 (net)                                                      23 
  inner_inst/top/wt_buf_2/RC_CG_HIER_INST100/RC_CGIC_INST/clk (b15cilb01hn1n16x5)       0.000   0.016   0.000   0.004 &   1.458 r
  clock reconvergence pessimism                                                                                 0.000     1.458
  clock gating setup time                                                                                      -0.036     1.422
  data required time                                                                                                      1.422
  --------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                      1.422
  data arrival time                                                                                                      -0.992
  --------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                             0.430


  Startpoint: rstn (input port clocked by ideal_clock)
  Endpoint: inner_inst/top/wt_buf_0/RC_CG_HIER_INST89/RC_CGIC_INST
               (rising clock gating-check end-point clocked by ideal_clock)
  Path Group: **clock_gating_default**
  Path Type: max  (recalculated)

  Point                                                                         Fanout  DTrans  Trans   Delta    Incr      Path
  -------------------------------------------------------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                                                                0.000           0.000     0.000
  clock network delay (ideal)                                                                                 -0.105    -0.105
  input external delay                                                                                         0.750     0.645 r
  rstn (in)                                                                                    0.036           0.015 &   0.660 r
  rstn (net)                                                                     11 
  FE_OFC92_rstn/a (b15bfn000an1n03x5)                                                  0.000   0.040   0.000   0.011 &   0.672 r
  FE_OFC92_rstn/o (b15bfn000an1n03x5)                                                          0.039           0.051 &   0.722 r
  FE_OFN100_rstn (net)                                                            5 
  g837/a (b15nonb02an1n06x5)                                                           0.000   0.039   0.000   0.001 &   0.723 r
  g837/out0 (b15nonb02an1n06x5)                                                                0.011           0.029 &   0.752 r
  rstn_int (net)                                                                  2 
  FE_OFC63_rstn_int/a (b15inv000an1n10x5)                                              0.000   0.011   0.000   0.000 &   0.752 r
  FE_OFC63_rstn_int/o1 (b15inv000an1n10x5)                                                     0.028           0.020 &   0.773 f
  FE_OFN4_rstn_int (net)                                                         11 
  FE_OFC75_rstn_int/a (b15inv000an1n03x5)                                              0.000   0.031   0.000   0.009 &   0.782 f
  FE_OFC75_rstn_int/o1 (b15inv000an1n03x5)                                                     0.107           0.089 &   0.871 r
  FE_OFN17_rstn_int (net)                                                        16 
  FE_OFC18_rstn_int/a (b15bfn000an1n06x5)                                              0.000   0.107   0.000   0.003 &   0.874 r
  FE_OFC18_rstn_int/o (b15bfn000an1n06x5)                                                      0.067           0.086 &   0.960 r
  FE_OFN34_rstn_int (net)                                                        20 
  inner_inst/top/wt_buf_0/g626/a (b15nano22an1n02x5)                                   0.000   0.067   0.000   0.004 &   0.964 r
  inner_inst/top/wt_buf_0/g626/out0 (b15nano22an1n02x5)                                        0.019           0.045 &   1.009 r
  inner_inst/top/wt_buf_0/n_27 (net)                                              1 
  inner_inst/top/wt_buf_0/RC_CG_HIER_INST89/RC_CGIC_INST/en (b15cilb01hn1n16x5)        0.000   0.019   0.000   0.000 &   1.010 r
  data arrival time                                                                                                      1.010

  clock ideal_clock (rise edge)                                                                0.000           1.500     1.500
  clock source latency                                                                                        -0.105     1.395
  clk (in)                                                                                     0.007           0.003 &   1.398 r
  clk (net)                                                                       1 
  CTS_cid_buf_00006/clk (b15cbf000an1n64x5)                                            0.000   0.007   0.000   0.000 &   1.398 r
  CTS_cid_buf_00006/clkout (b15cbf000an1n64x5)                                                 0.007           0.018 &   1.417 r
  CTS_2 (net)                                                                     4 
  CTS_ccl_a_buf_00002/clk (b15cbf000an1n24x5)                                          0.000   0.016   0.000   0.009 &   1.426 r
  CTS_ccl_a_buf_00002/clkout (b15cbf000an1n24x5)                                               0.028           0.030 &   1.456 r
  CTS_3 (net)                                                                    23 
  inner_inst/top/wt_buf_0/RC_CG_HIER_INST89/RC_CGIC_INST/clk (b15cilb01hn1n16x5)       0.000   0.040   0.000   0.016 &   1.472 r
  clock reconvergence pessimism                                                                                0.000     1.472
  clock gating setup time                                                                                     -0.032     1.440
  data required time                                                                                                     1.440
  -------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                     1.440
  data arrival time                                                                                                     -1.010
  -------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                            0.430


  Startpoint: rstn (input port clocked by ideal_clock)
  Endpoint: inner_inst/top/op_buf_0/RC_CG_HIER_INST40/RC_CGIC_INST
               (rising clock gating-check end-point clocked by ideal_clock)
  Path Group: **clock_gating_default**
  Path Type: max  (recalculated)

  Point                                                                         Fanout  DTrans  Trans   Delta    Incr      Path
  -------------------------------------------------------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                                                                0.000           0.000     0.000
  clock network delay (ideal)                                                                                 -0.105    -0.105
  input external delay                                                                                         0.750     0.645 r
  rstn (in)                                                                                    0.036           0.015 &   0.660 r
  rstn (net)                                                                     11 
  FE_OFC92_rstn/a (b15bfn000an1n03x5)                                                  0.000   0.040   0.000   0.011 &   0.672 r
  FE_OFC92_rstn/o (b15bfn000an1n03x5)                                                          0.039           0.051 &   0.722 r
  FE_OFN100_rstn (net)                                                            5 
  g837/a (b15nonb02an1n06x5)                                                           0.000   0.039   0.000   0.001 &   0.723 r
  g837/out0 (b15nonb02an1n06x5)                                                                0.011           0.029 &   0.752 r
  rstn_int (net)                                                                  2 
  FE_OFC63_rstn_int/a (b15inv000an1n10x5)                                              0.000   0.011   0.000   0.000 &   0.752 r
  FE_OFC63_rstn_int/o1 (b15inv000an1n10x5)                                                     0.028           0.020 &   0.773 f
  FE_OFN4_rstn_int (net)                                                         11 
  inner_inst/top/FE_OFC69_rstn_int/a (b15inv020an1n04x5)                               0.000   0.031   0.000   0.007 &   0.780 f
  inner_inst/top/FE_OFC69_rstn_int/o1 (b15inv020an1n04x5)                                      0.039           0.045 &   0.825 r
  inner_inst/top/FE_OFN3_rstn_int (net)                                           5 
  inner_inst/top/FE_OFC60_rstn_int/a (b15bfn000an1n03x5)                               0.000   0.039   0.000   0.001 &   0.826 r
  inner_inst/top/FE_OFC60_rstn_int/o (b15bfn000an1n03x5)                                       0.140           0.107 &   0.932 r
  inner_inst/top/FE_OFN5_rstn_int (net)                                          20 
  inner_inst/top/op_buf_0/g888/a (b15nano22an1n02x5)                                   0.000   0.142   0.000   0.009 &   0.942 r
  inner_inst/top/op_buf_0/g888/out0 (b15nano22an1n02x5)                                        0.018           0.054 &   0.995 r
  inner_inst/top/op_buf_0/n_36 (net)                                              1 
  inner_inst/top/op_buf_0/RC_CG_HIER_INST40/RC_CGIC_INST/en (b15cilb01hn1n16x5)        0.000   0.018   0.000   0.000 &   0.995 r
  data arrival time                                                                                                      0.995

  clock ideal_clock (rise edge)                                                                0.000           1.500     1.500
  clock source latency                                                                                        -0.105     1.395
  clk (in)                                                                                     0.007           0.003 &   1.398 r
  clk (net)                                                                       1 
  CTS_cid_buf_00006/clk (b15cbf000an1n64x5)                                            0.000   0.007   0.000   0.000 &   1.398 r
  CTS_cid_buf_00006/clkout (b15cbf000an1n64x5)                                                 0.007           0.018 &   1.417 r
  CTS_2 (net)                                                                     4 
  CTS_ccl_a_buf_00005/clk (b15cbf000an1n32x5)                                          0.000   0.015   0.000   0.005 &   1.422 r
  CTS_ccl_a_buf_00005/clkout (b15cbf000an1n32x5)                                               0.021           0.029 &   1.451 r
  CTS_1 (net)                                                                    23 
  inner_inst/top/op_buf_0/RC_CG_HIER_INST40/RC_CGIC_INST/clk (b15cilb01hn1n16x5)       0.000   0.027   0.000   0.008 &   1.459 r
  clock reconvergence pessimism                                                                                0.000     1.459
  clock gating setup time                                                                                     -0.032     1.427
  data required time                                                                                                     1.427
  -------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                     1.427
  data arrival time                                                                                                     -0.995
  -------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                            0.432


  Startpoint: rstn (input port clocked by ideal_clock)
  Endpoint: inner_inst/top/wt_buf_0/RC_CG_HIER_INST88/RC_CGIC_INST
               (rising clock gating-check end-point clocked by ideal_clock)
  Path Group: **clock_gating_default**
  Path Type: max  (recalculated)

  Point                                                                         Fanout  DTrans  Trans   Delta    Incr      Path
  -------------------------------------------------------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                                                                0.000           0.000     0.000
  clock network delay (ideal)                                                                                 -0.105    -0.105
  input external delay                                                                                         0.750     0.645 r
  rstn (in)                                                                                    0.036           0.015 &   0.660 r
  rstn (net)                                                                     11 
  FE_OFC92_rstn/a (b15bfn000an1n03x5)                                                  0.000   0.040   0.000   0.011 &   0.672 r
  FE_OFC92_rstn/o (b15bfn000an1n03x5)                                                          0.039           0.051 &   0.722 r
  FE_OFN100_rstn (net)                                                            5 
  g837/a (b15nonb02an1n06x5)                                                           0.000   0.039   0.000   0.001 &   0.723 r
  g837/out0 (b15nonb02an1n06x5)                                                                0.011           0.029 &   0.752 r
  rstn_int (net)                                                                  2 
  FE_OFC63_rstn_int/a (b15inv000an1n10x5)                                              0.000   0.011   0.000   0.000 &   0.752 r
  FE_OFC63_rstn_int/o1 (b15inv000an1n10x5)                                                     0.028           0.020 &   0.773 f
  FE_OFN4_rstn_int (net)                                                         11 
  FE_OFC75_rstn_int/a (b15inv000an1n03x5)                                              0.000   0.031   0.000   0.009 &   0.782 f
  FE_OFC75_rstn_int/o1 (b15inv000an1n03x5)                                                     0.107           0.089 &   0.871 r
  FE_OFN17_rstn_int (net)                                                        16 
  FE_OFC18_rstn_int/a (b15bfn000an1n06x5)                                              0.000   0.107   0.000   0.003 &   0.874 r
  FE_OFC18_rstn_int/o (b15bfn000an1n06x5)                                                      0.067           0.086 &   0.960 r
  FE_OFN34_rstn_int (net)                                                        20 
  inner_inst/top/wt_buf_0/g627/a (b15nano22an1n02x5)                                   0.000   0.067   0.000   0.003 &   0.964 r
  inner_inst/top/wt_buf_0/g627/out0 (b15nano22an1n02x5)                                        0.017           0.044 &   1.008 r
  inner_inst/top/wt_buf_0/n_28 (net)                                              1 
  inner_inst/top/wt_buf_0/RC_CG_HIER_INST88/RC_CGIC_INST/en (b15cilb01hn1n16x5)        0.000   0.017   0.000   0.000 &   1.008 r
  data arrival time                                                                                                      1.008

  clock ideal_clock (rise edge)                                                                0.000           1.500     1.500
  clock source latency                                                                                        -0.105     1.395
  clk (in)                                                                                     0.007           0.003 &   1.398 r
  clk (net)                                                                       1 
  CTS_cid_buf_00006/clk (b15cbf000an1n64x5)                                            0.000   0.007   0.000   0.000 &   1.398 r
  CTS_cid_buf_00006/clkout (b15cbf000an1n64x5)                                                 0.007           0.018 &   1.417 r
  CTS_2 (net)                                                                     4 
  CTS_ccl_a_buf_00002/clk (b15cbf000an1n24x5)                                          0.000   0.016   0.000   0.009 &   1.426 r
  CTS_ccl_a_buf_00002/clkout (b15cbf000an1n24x5)                                               0.028           0.030 &   1.456 r
  CTS_3 (net)                                                                    23 
  inner_inst/top/wt_buf_0/RC_CG_HIER_INST88/RC_CGIC_INST/clk (b15cilb01hn1n16x5)       0.000   0.040   0.000   0.016 &   1.472 r
  clock reconvergence pessimism                                                                                0.000     1.472
  clock gating setup time                                                                                     -0.032     1.440
  data required time                                                                                                     1.440
  -------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                     1.440
  data arrival time                                                                                                     -1.008
  -------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                            0.432


  Startpoint: rstn (input port clocked by ideal_clock)
  Endpoint: inner_inst/top/m23/weight_reg_reg_5
               (recovery check against rising-edge clock ideal_clock)
  Path Group: **async_default**
  Path Type: max  (recalculated)

  Point                                                                                   Fanout  DTrans  Trans   Delta    Incr      Path
  -----------------------------------------------------------------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                                                                          0.000           0.000     0.000
  clock network delay (ideal)                                                                                           -0.105    -0.105
  input external delay                                                                                                   0.750     0.645 r
  rstn (in)                                                                                              0.036           0.015 &   0.660 r
  rstn (net)                                                                               11 
  FE_OFC92_rstn/a (b15bfn000an1n03x5)                                                            0.000   0.040   0.000   0.011 &   0.672 r
  FE_OFC92_rstn/o (b15bfn000an1n03x5)                                                                    0.039           0.051 &   0.722 r
  FE_OFN100_rstn (net)                                                                      5 
  g837/a (b15nonb02an1n06x5)                                                                     0.000   0.039   0.000   0.001 &   0.723 r
  g837/out0 (b15nonb02an1n06x5)                                                                          0.011           0.029 &   0.752 r
  rstn_int (net)                                                                            2 
  FE_OFC63_rstn_int/a (b15inv000an1n10x5)                                                        0.000   0.011   0.000   0.000 &   0.752 r
  FE_OFC63_rstn_int/o1 (b15inv000an1n10x5)                                                               0.028           0.020 &   0.773 f
  FE_OFN4_rstn_int (net)                                                                   11 
  inner_inst/top/FE_OFC71_rstn_int/a (b15bfn001an1n08x5)                                         0.000   0.031   0.000   0.009 &   0.781 f
  inner_inst/top/FE_OFC71_rstn_int/o (b15bfn001an1n08x5)                                                 0.019           0.036 &   0.817 f
  inner_inst/top/FE_OFN37_rstn_int (net)                                                    5 
  inner_inst/top/FE_OFC230_rstn_int/a (b15inv040an1n02x5)                                        0.000   0.020   0.000   0.005 &   0.822 f
  inner_inst/top/FE_OFC230_rstn_int/o1 (b15inv040an1n02x5)                                               0.140           0.097 &   0.920 r
  inner_inst/top/FE_OFN18_rstn_int (net)                                                   17 
  inner_inst/top/FE_OFC46_rstn_int/a (b15bfn000an1n02x5)                                         0.000   0.142   0.000   0.012 &   0.931 r
  inner_inst/top/FE_OFC46_rstn_int/o (b15bfn000an1n02x5)                                                 0.125           0.117 &   1.048 r
  inner_inst/top/FE_OFN38_rstn_int (net)                                                   12 
  inner_inst/top/m23/weight_reg_reg_5/rb (b15fqn003hn1n02x3)                                     0.000   0.126   0.000   0.001 &   1.049 r
  data arrival time                                                                                                                1.049

  clock ideal_clock (rise edge)                                                                          0.000           1.500     1.500
  clock source latency                                                                                                  -0.105     1.395
  clk (in)                                                                                               0.007           0.003 &   1.398 r
  clk (net)                                                                                 1 
  CTS_cid_buf_00006/clk (b15cbf000an1n64x5)                                                      0.000   0.007   0.000   0.000 &   1.398 r
  CTS_cid_buf_00006/clkout (b15cbf000an1n64x5)                                                           0.007           0.018 &   1.417 r
  CTS_2 (net)                                                                               4 
  inner_inst/top/CTS_ccl_a_buf_00003/clk (b15cbf000an1n48x5)                                     0.000   0.008   0.000   0.001 &   1.418 r
  inner_inst/top/CTS_ccl_a_buf_00003/clkout (b15cbf000an1n48x5)                                          0.017           0.024 &   1.441 r
  inner_inst/top/CTS_8 (net)                                                               23 
  inner_inst/top/RC_CG_DECLONE_HIER_INST2342/RC_CGIC_INST_clone/clk (b15cilb01hn1n48x5)          0.000   0.024   0.000   0.010 &   1.451 r
  inner_inst/top/RC_CG_DECLONE_HIER_INST2342/RC_CGIC_INST_clone/clkout (b15cilb01hn1n48x5)               0.023           0.036 &   1.487 r
  inner_inst/top/RC_CG_DECLONE_HIER_INST2342/ck_out (net)                                  64 
  inner_inst/top/m23/weight_reg_reg_5/clk (b15fqn003hn1n02x3)                                    0.000   0.033   0.000   0.013 &   1.501 r
  clock reconvergence pessimism                                                                                          0.000     1.501
  library recovery time                                                                                                 -0.018     1.483
  data required time                                                                                                               1.483
  -----------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                               1.483
  data arrival time                                                                                                               -1.049
  -----------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                      0.434


  Startpoint: rstn (input port clocked by ideal_clock)
  Endpoint: inner_inst/top/wt_buf_1/RC_CG_HIER_INST97/RC_CGIC_INST
               (rising clock gating-check end-point clocked by ideal_clock)
  Path Group: **clock_gating_default**
  Path Type: max  (recalculated)

  Point                                                                         Fanout  DTrans  Trans   Delta    Incr      Path
  -------------------------------------------------------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                                                                0.000           0.000     0.000
  clock network delay (ideal)                                                                                 -0.105    -0.105
  input external delay                                                                                         0.750     0.645 r
  rstn (in)                                                                                    0.036           0.015 &   0.660 r
  rstn (net)                                                                     11 
  FE_OFC92_rstn/a (b15bfn000an1n03x5)                                                  0.000   0.040   0.000   0.011 &   0.672 r
  FE_OFC92_rstn/o (b15bfn000an1n03x5)                                                          0.039           0.051 &   0.722 r
  FE_OFN100_rstn (net)                                                            5 
  g837/a (b15nonb02an1n06x5)                                                           0.000   0.039   0.000   0.001 &   0.723 r
  g837/out0 (b15nonb02an1n06x5)                                                                0.011           0.029 &   0.752 r
  rstn_int (net)                                                                  2 
  FE_OFC63_rstn_int/a (b15inv000an1n10x5)                                              0.000   0.011   0.000   0.000 &   0.752 r
  FE_OFC63_rstn_int/o1 (b15inv000an1n10x5)                                                     0.028           0.020 &   0.773 f
  FE_OFN4_rstn_int (net)                                                         11 
  inner_inst/top/FE_OFC76_rstn_int/a (b15inv040an1n03x5)                               0.000   0.031   0.000   0.009 &   0.782 f
  inner_inst/top/FE_OFC76_rstn_int/o1 (b15inv040an1n03x5)                                      0.079           0.067 &   0.848 r
  inner_inst/top/FE_OFN30_rstn_int (net)                                         13 
  inner_inst/top/FE_OFC80_rstn_int/a (b15bfn000an1n02x5)                               0.000   0.080   0.000   0.001 &   0.850 r
  inner_inst/top/FE_OFC80_rstn_int/o (b15bfn000an1n02x5)                                       0.119           0.106 &   0.956 r
  inner_inst/top/FE_OFN21_rstn_int (net)                                         13 
  inner_inst/top/wt_buf_1/g624/a (b15andc04an1n02x5)                                   0.000   0.120   0.000   0.003 &   0.959 r
  inner_inst/top/wt_buf_1/g624/o (b15andc04an1n02x5)                                           0.012           0.048 &   1.006 r
  inner_inst/top/wt_buf_1/n_26 (net)                                              1 
  inner_inst/top/wt_buf_1/RC_CG_HIER_INST97/RC_CGIC_INST/en (b15cilb01hn1n16x5)        0.000   0.012   0.000   0.000 &   1.006 r
  data arrival time                                                                                                      1.006

  clock ideal_clock (rise edge)                                                                0.000           1.500     1.500
  clock source latency                                                                                        -0.105     1.395
  clk (in)                                                                                     0.007           0.003 &   1.398 r
  clk (net)                                                                       1 
  CTS_cid_buf_00006/clk (b15cbf000an1n64x5)                                            0.000   0.007   0.000   0.000 &   1.398 r
  CTS_cid_buf_00006/clkout (b15cbf000an1n64x5)                                                 0.007           0.018 &   1.417 r
  CTS_2 (net)                                                                     4 
  CTS_ccl_a_buf_00002/clk (b15cbf000an1n24x5)                                          0.000   0.016   0.000   0.009 &   1.426 r
  CTS_ccl_a_buf_00002/clkout (b15cbf000an1n24x5)                                               0.028           0.030 &   1.456 r
  CTS_3 (net)                                                                    23 
  inner_inst/top/wt_buf_1/RC_CG_HIER_INST97/RC_CGIC_INST/clk (b15cilb01hn1n16x5)       0.000   0.040   0.000   0.015 &   1.471 r
  clock reconvergence pessimism                                                                                0.000     1.471
  clock gating setup time                                                                                     -0.029     1.442
  data required time                                                                                                     1.442
  -------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                     1.442
  data arrival time                                                                                                     -1.006
  -------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                            0.435


  Startpoint: rstn (input port clocked by ideal_clock)
  Endpoint: inner_inst/top/row_buf_0/data_out_reg_7
               (recovery check against rising-edge clock ideal_clock)
  Path Group: **async_default**
  Path Type: max  (recalculated)

  Point                                                                             Fanout  DTrans  Trans   Delta    Incr      Path
  -----------------------------------------------------------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                                                                    0.000           0.000     0.000
  clock network delay (ideal)                                                                                     -0.105    -0.105
  input external delay                                                                                             0.750     0.645 r
  rstn (in)                                                                                        0.036           0.015 &   0.660 r
  rstn (net)                                                                         11 
  FE_OFC92_rstn/a (b15bfn000an1n03x5)                                                      0.000   0.040   0.000   0.011 &   0.672 r
  FE_OFC92_rstn/o (b15bfn000an1n03x5)                                                              0.039           0.051 &   0.722 r
  FE_OFN100_rstn (net)                                                                5 
  g837/a (b15nonb02an1n06x5)                                                               0.000   0.039   0.000   0.001 &   0.723 r
  g837/out0 (b15nonb02an1n06x5)                                                                    0.011           0.029 &   0.752 r
  rstn_int (net)                                                                      2 
  FE_OFC63_rstn_int/a (b15inv000an1n10x5)                                                  0.000   0.011   0.000   0.000 &   0.752 r
  FE_OFC63_rstn_int/o1 (b15inv000an1n10x5)                                                         0.028           0.020 &   0.773 f
  FE_OFN4_rstn_int (net)                                                             11 
  inner_inst/top/FE_OFC71_rstn_int/a (b15bfn001an1n08x5)                                   0.000   0.031   0.000   0.009 &   0.781 f
  inner_inst/top/FE_OFC71_rstn_int/o (b15bfn001an1n08x5)                                           0.019           0.036 &   0.817 f
  inner_inst/top/FE_OFN37_rstn_int (net)                                              5 
  inner_inst/top/FE_OFC224_rstn_int/a (b15inv040an1n02x5)                                  0.000   0.020   0.000   0.004 &   0.821 f
  inner_inst/top/FE_OFC224_rstn_int/o1 (b15inv040an1n02x5)                                         0.121           0.088 &   0.909 r
  inner_inst/top/FE_OFN7_rstn_int (net)                                              14 
  inner_inst/top/FE_OFC42_rstn_int/a (b15bfn000an1n03x5)                                   0.000   0.122   0.000   0.006 &   0.914 r
  inner_inst/top/FE_OFC42_rstn_int/o (b15bfn000an1n03x5)                                           0.140           0.124 &   1.039 r
  inner_inst/top/FE_OFN53_rstn_int (net)                                             18 
  inner_inst/top/row_buf_0/data_out_reg_7/rb (b15fqn003hn1n02x3)                           0.000   0.141   0.000   0.006 &   1.044 r
  data arrival time                                                                                                          1.044

  clock ideal_clock (rise edge)                                                                    0.000           1.500     1.500
  clock source latency                                                                                            -0.105     1.395
  clk (in)                                                                                         0.007           0.003 &   1.398 r
  clk (net)                                                                           1 
  CTS_cid_buf_00006/clk (b15cbf000an1n64x5)                                                0.000   0.007   0.000   0.000 &   1.398 r
  CTS_cid_buf_00006/clkout (b15cbf000an1n64x5)                                                     0.007           0.018 &   1.417 r
  CTS_2 (net)                                                                         4 
  CTS_ccl_a_buf_00002/clk (b15cbf000an1n24x5)                                              0.000   0.016   0.000   0.009 &   1.426 r
  CTS_ccl_a_buf_00002/clkout (b15cbf000an1n24x5)                                                   0.028           0.030 &   1.456 r
  CTS_3 (net)                                                                        23 
  inner_inst/top/row_buf_0/RC_CG_HIER_INST63/RC_CGIC_INST/clk (b15cilb01hn1n16x5)          0.000   0.040   0.000   0.018 &   1.473 r
  inner_inst/top/row_buf_0/RC_CG_HIER_INST63/RC_CGIC_INST/clkout (b15cilb01hn1n16x5)               0.012           0.039 &   1.512 r
  inner_inst/top/row_buf_0/RC_CG_HIER_INST63/ck_out (net)                            11 
  inner_inst/top/row_buf_0/data_out_reg_7/clk (b15fqn003hn1n02x3)                          0.000   0.012   0.000   0.001 &   1.513 r
  clock reconvergence pessimism                                                                                    0.000     1.513
  library recovery time                                                                                           -0.033     1.480
  data required time                                                                                                         1.480
  -----------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                         1.480
  data arrival time                                                                                                         -1.044
  -----------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                0.435


  Startpoint: rstn (input port clocked by ideal_clock)
  Endpoint: inner_inst/top/m21/out_reg_reg_9
               (recovery check against rising-edge clock ideal_clock)
  Path Group: **async_default**
  Path Type: max  (recalculated)

  Point                                                                                 Fanout  DTrans  Trans   Delta    Incr      Path
  ---------------------------------------------------------------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                                                                        0.000           0.000     0.000
  clock network delay (ideal)                                                                                         -0.105    -0.105
  input external delay                                                                                                 0.750     0.645 r
  rstn (in)                                                                                            0.036           0.015 &   0.660 r
  rstn (net)                                                                             11 
  FE_OFC92_rstn/a (b15bfn000an1n03x5)                                                          0.000   0.040   0.000   0.011 &   0.672 r
  FE_OFC92_rstn/o (b15bfn000an1n03x5)                                                                  0.039           0.051 &   0.722 r
  FE_OFN100_rstn (net)                                                                    5 
  g837/a (b15nonb02an1n06x5)                                                                   0.000   0.039   0.000   0.001 &   0.723 r
  g837/out0 (b15nonb02an1n06x5)                                                                        0.011           0.029 &   0.752 r
  rstn_int (net)                                                                          2 
  FE_OFC63_rstn_int/a (b15inv000an1n10x5)                                                      0.000   0.011   0.000   0.000 &   0.752 r
  FE_OFC63_rstn_int/o1 (b15inv000an1n10x5)                                                             0.028           0.020 &   0.773 f
  FE_OFN4_rstn_int (net)                                                                 11 
  inner_inst/top/FE_OFC71_rstn_int/a (b15bfn001an1n08x5)                                       0.000   0.031   0.000   0.009 &   0.781 f
  inner_inst/top/FE_OFC71_rstn_int/o (b15bfn001an1n08x5)                                               0.019           0.036 &   0.817 f
  inner_inst/top/FE_OFN37_rstn_int (net)                                                  5 
  inner_inst/top/FE_OFC229_rstn_int/a (b15inv020an1n05x5)                                      0.000   0.020   0.000   0.005 &   0.822 f
  inner_inst/top/FE_OFC229_rstn_int/o1 (b15inv020an1n05x5)                                             0.106           0.079 &   0.902 r
  inner_inst/top/FE_OFN20_rstn_int (net)                                                 19 
  inner_inst/top/FE_OFC33_rstn_int/a (b15bfn000an1n06x5)                                       0.000   0.107   0.000   0.007 &   0.909 r
  inner_inst/top/FE_OFC33_rstn_int/o (b15bfn000an1n06x5)                                               0.072           0.086 &   0.995 r
  inner_inst/top/FE_OFN74_rstn_int (net)                                                 20 
  inner_inst/top/FE_OFC34_rstn_int/a (b15bfn000an1n05x5)                                       0.000   0.073   0.000   0.007 &   1.001 r
  inner_inst/top/FE_OFC34_rstn_int/o (b15bfn000an1n05x5)                                               0.069           0.076 &   1.077 r
  inner_inst/top/FE_OFN87_rstn_int (net)                                                 15 
  inner_inst/top/m21/out_reg_reg_9/rb (b15fqn003hn1n02x3)                                      0.000   0.070   0.000   0.005 &   1.082 r
  data arrival time                                                                                                              1.082

  clock ideal_clock (rise edge)                                                                        0.000           1.500     1.500
  clock source latency                                                                                                -0.105     1.395
  clk (in)                                                                                             0.007           0.003 &   1.398 r
  clk (net)                                                                               1 
  CTS_cid_buf_00006/clk (b15cbf000an1n64x5)                                                    0.000   0.007   0.000   0.000 &   1.398 r
  CTS_cid_buf_00006/clkout (b15cbf000an1n64x5)                                                         0.007           0.018 &   1.417 r
  CTS_2 (net)                                                                             4 
  inner_inst/top/CTS_ccl_a_buf_00004/clk (b15cbf000an1n64x5)                                   0.000   0.016   0.000   0.009 &   1.426 r
  inner_inst/top/CTS_ccl_a_buf_00004/clkout (b15cbf000an1n64x5)                                        0.014           0.028 &   1.454 r
  inner_inst/top/CTS_9 (net)                                                             23 
  inner_inst/top/RC_CG_DECLONE_HIER_INST/RC_CGIC_INST_clone_1/clk (b15cilb01hn1n24x5)          0.000   0.015   0.000   0.002 &   1.456 r
  inner_inst/top/RC_CG_DECLONE_HIER_INST/RC_CGIC_INST_clone_1/clkout (b15cilb01hn1n24x5)               0.045           0.044 &   1.500 r
  inner_inst/top/RC_CG_DECLONE_HIER_INST/ck_out_clone2 (net)                             86 
  inner_inst/top/m21/out_reg_reg_9/clk (b15fqn003hn1n02x3)                                     0.000   0.049   0.000   0.013 &   1.513 r
  clock reconvergence pessimism                                                                                        0.000     1.513
  library recovery time                                                                                                0.005     1.518
  data required time                                                                                                             1.518
  ---------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                             1.518
  data arrival time                                                                                                             -1.082
  ---------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                    0.436


  Startpoint: rstn (input port clocked by ideal_clock)
  Endpoint: inner_inst/top/row_buf_0/data_out_reg_5
               (recovery check against rising-edge clock ideal_clock)
  Path Group: **async_default**
  Path Type: max  (recalculated)

  Point                                                                             Fanout  DTrans  Trans   Delta    Incr      Path
  -----------------------------------------------------------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                                                                    0.000           0.000     0.000
  clock network delay (ideal)                                                                                     -0.105    -0.105
  input external delay                                                                                             0.750     0.645 r
  rstn (in)                                                                                        0.036           0.015 &   0.660 r
  rstn (net)                                                                         11 
  FE_OFC92_rstn/a (b15bfn000an1n03x5)                                                      0.000   0.040   0.000   0.011 &   0.672 r
  FE_OFC92_rstn/o (b15bfn000an1n03x5)                                                              0.039           0.051 &   0.722 r
  FE_OFN100_rstn (net)                                                                5 
  g837/a (b15nonb02an1n06x5)                                                               0.000   0.039   0.000   0.001 &   0.723 r
  g837/out0 (b15nonb02an1n06x5)                                                                    0.011           0.029 &   0.752 r
  rstn_int (net)                                                                      2 
  FE_OFC63_rstn_int/a (b15inv000an1n10x5)                                                  0.000   0.011   0.000   0.000 &   0.752 r
  FE_OFC63_rstn_int/o1 (b15inv000an1n10x5)                                                         0.028           0.020 &   0.773 f
  FE_OFN4_rstn_int (net)                                                             11 
  inner_inst/top/FE_OFC71_rstn_int/a (b15bfn001an1n08x5)                                   0.000   0.031   0.000   0.009 &   0.781 f
  inner_inst/top/FE_OFC71_rstn_int/o (b15bfn001an1n08x5)                                           0.019           0.036 &   0.817 f
  inner_inst/top/FE_OFN37_rstn_int (net)                                              5 
  inner_inst/top/FE_OFC224_rstn_int/a (b15inv040an1n02x5)                                  0.000   0.020   0.000   0.004 &   0.821 f
  inner_inst/top/FE_OFC224_rstn_int/o1 (b15inv040an1n02x5)                                         0.121           0.088 &   0.909 r
  inner_inst/top/FE_OFN7_rstn_int (net)                                              14 
  inner_inst/top/FE_OFC42_rstn_int/a (b15bfn000an1n03x5)                                   0.000   0.122   0.000   0.006 &   0.914 r
  inner_inst/top/FE_OFC42_rstn_int/o (b15bfn000an1n03x5)                                           0.140           0.124 &   1.039 r
  inner_inst/top/FE_OFN53_rstn_int (net)                                             18 
  inner_inst/top/row_buf_0/data_out_reg_5/rb (b15fqn003hn1n02x3)                           0.000   0.141   0.000   0.006 &   1.044 r
  data arrival time                                                                                                          1.044

  clock ideal_clock (rise edge)                                                                    0.000           1.500     1.500
  clock source latency                                                                                            -0.105     1.395
  clk (in)                                                                                         0.007           0.003 &   1.398 r
  clk (net)                                                                           1 
  CTS_cid_buf_00006/clk (b15cbf000an1n64x5)                                                0.000   0.007   0.000   0.000 &   1.398 r
  CTS_cid_buf_00006/clkout (b15cbf000an1n64x5)                                                     0.007           0.018 &   1.417 r
  CTS_2 (net)                                                                         4 
  CTS_ccl_a_buf_00002/clk (b15cbf000an1n24x5)                                              0.000   0.016   0.000   0.009 &   1.426 r
  CTS_ccl_a_buf_00002/clkout (b15cbf000an1n24x5)                                                   0.028           0.030 &   1.456 r
  CTS_3 (net)                                                                        23 
  inner_inst/top/row_buf_0/RC_CG_HIER_INST63/RC_CGIC_INST/clk (b15cilb01hn1n16x5)          0.000   0.040   0.000   0.018 &   1.473 r
  inner_inst/top/row_buf_0/RC_CG_HIER_INST63/RC_CGIC_INST/clkout (b15cilb01hn1n16x5)               0.012           0.039 &   1.512 r
  inner_inst/top/row_buf_0/RC_CG_HIER_INST63/ck_out (net)                            11 
  inner_inst/top/row_buf_0/data_out_reg_5/clk (b15fqn003hn1n02x3)                          0.000   0.012   0.000   0.001 &   1.513 r
  clock reconvergence pessimism                                                                                    0.000     1.513
  library recovery time                                                                                           -0.033     1.480
  data required time                                                                                                         1.480
  -----------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                         1.480
  data arrival time                                                                                                         -1.044
  -----------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                0.436


  Startpoint: rstn (input port clocked by ideal_clock)
  Endpoint: inner_inst/top/row_buf_0/data_out_reg_4
               (recovery check against rising-edge clock ideal_clock)
  Path Group: **async_default**
  Path Type: max  (recalculated)

  Point                                                                             Fanout  DTrans  Trans   Delta    Incr      Path
  -----------------------------------------------------------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                                                                    0.000           0.000     0.000
  clock network delay (ideal)                                                                                     -0.105    -0.105
  input external delay                                                                                             0.750     0.645 r
  rstn (in)                                                                                        0.036           0.015 &   0.660 r
  rstn (net)                                                                         11 
  FE_OFC92_rstn/a (b15bfn000an1n03x5)                                                      0.000   0.040   0.000   0.011 &   0.672 r
  FE_OFC92_rstn/o (b15bfn000an1n03x5)                                                              0.039           0.051 &   0.722 r
  FE_OFN100_rstn (net)                                                                5 
  g837/a (b15nonb02an1n06x5)                                                               0.000   0.039   0.000   0.001 &   0.723 r
  g837/out0 (b15nonb02an1n06x5)                                                                    0.011           0.029 &   0.752 r
  rstn_int (net)                                                                      2 
  FE_OFC63_rstn_int/a (b15inv000an1n10x5)                                                  0.000   0.011   0.000   0.000 &   0.752 r
  FE_OFC63_rstn_int/o1 (b15inv000an1n10x5)                                                         0.028           0.020 &   0.773 f
  FE_OFN4_rstn_int (net)                                                             11 
  inner_inst/top/FE_OFC71_rstn_int/a (b15bfn001an1n08x5)                                   0.000   0.031   0.000   0.009 &   0.781 f
  inner_inst/top/FE_OFC71_rstn_int/o (b15bfn001an1n08x5)                                           0.019           0.036 &   0.817 f
  inner_inst/top/FE_OFN37_rstn_int (net)                                              5 
  inner_inst/top/FE_OFC224_rstn_int/a (b15inv040an1n02x5)                                  0.000   0.020   0.000   0.004 &   0.821 f
  inner_inst/top/FE_OFC224_rstn_int/o1 (b15inv040an1n02x5)                                         0.121           0.088 &   0.909 r
  inner_inst/top/FE_OFN7_rstn_int (net)                                              14 
  inner_inst/top/FE_OFC42_rstn_int/a (b15bfn000an1n03x5)                                   0.000   0.122   0.000   0.006 &   0.914 r
  inner_inst/top/FE_OFC42_rstn_int/o (b15bfn000an1n03x5)                                           0.140           0.124 &   1.039 r
  inner_inst/top/FE_OFN53_rstn_int (net)                                             18 
  inner_inst/top/row_buf_0/data_out_reg_4/rb (b15fqn003hn1n02x3)                           0.000   0.141   0.000   0.005 &   1.044 r
  data arrival time                                                                                                          1.044

  clock ideal_clock (rise edge)                                                                    0.000           1.500     1.500
  clock source latency                                                                                            -0.105     1.395
  clk (in)                                                                                         0.007           0.003 &   1.398 r
  clk (net)                                                                           1 
  CTS_cid_buf_00006/clk (b15cbf000an1n64x5)                                                0.000   0.007   0.000   0.000 &   1.398 r
  CTS_cid_buf_00006/clkout (b15cbf000an1n64x5)                                                     0.007           0.018 &   1.417 r
  CTS_2 (net)                                                                         4 
  CTS_ccl_a_buf_00002/clk (b15cbf000an1n24x5)                                              0.000   0.016   0.000   0.009 &   1.426 r
  CTS_ccl_a_buf_00002/clkout (b15cbf000an1n24x5)                                                   0.028           0.030 &   1.456 r
  CTS_3 (net)                                                                        23 
  inner_inst/top/row_buf_0/RC_CG_HIER_INST63/RC_CGIC_INST/clk (b15cilb01hn1n16x5)          0.000   0.040   0.000   0.018 &   1.473 r
  inner_inst/top/row_buf_0/RC_CG_HIER_INST63/RC_CGIC_INST/clkout (b15cilb01hn1n16x5)               0.012           0.039 &   1.512 r
  inner_inst/top/row_buf_0/RC_CG_HIER_INST63/ck_out (net)                            11 
  inner_inst/top/row_buf_0/data_out_reg_4/clk (b15fqn003hn1n02x3)                          0.000   0.012   0.000   0.001 &   1.513 r
  clock reconvergence pessimism                                                                                    0.000     1.513
  library recovery time                                                                                           -0.033     1.480
  data required time                                                                                                         1.480
  -----------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                         1.480
  data arrival time                                                                                                         -1.044
  -----------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                0.436


  Startpoint: rstn (input port clocked by ideal_clock)
  Endpoint: inner_inst/top/m23/weight_reg_reg_6
               (recovery check against rising-edge clock ideal_clock)
  Path Group: **async_default**
  Path Type: max  (recalculated)

  Point                                                                                   Fanout  DTrans  Trans   Delta    Incr      Path
  -----------------------------------------------------------------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                                                                          0.000           0.000     0.000
  clock network delay (ideal)                                                                                           -0.105    -0.105
  input external delay                                                                                                   0.750     0.645 r
  rstn (in)                                                                                              0.036           0.015 &   0.660 r
  rstn (net)                                                                               11 
  FE_OFC92_rstn/a (b15bfn000an1n03x5)                                                            0.000   0.040   0.000   0.011 &   0.672 r
  FE_OFC92_rstn/o (b15bfn000an1n03x5)                                                                    0.039           0.051 &   0.722 r
  FE_OFN100_rstn (net)                                                                      5 
  g837/a (b15nonb02an1n06x5)                                                                     0.000   0.039   0.000   0.001 &   0.723 r
  g837/out0 (b15nonb02an1n06x5)                                                                          0.011           0.029 &   0.752 r
  rstn_int (net)                                                                            2 
  FE_OFC63_rstn_int/a (b15inv000an1n10x5)                                                        0.000   0.011   0.000   0.000 &   0.752 r
  FE_OFC63_rstn_int/o1 (b15inv000an1n10x5)                                                               0.028           0.020 &   0.773 f
  FE_OFN4_rstn_int (net)                                                                   11 
  inner_inst/top/FE_OFC71_rstn_int/a (b15bfn001an1n08x5)                                         0.000   0.031   0.000   0.009 &   0.781 f
  inner_inst/top/FE_OFC71_rstn_int/o (b15bfn001an1n08x5)                                                 0.019           0.036 &   0.817 f
  inner_inst/top/FE_OFN37_rstn_int (net)                                                    5 
  inner_inst/top/FE_OFC230_rstn_int/a (b15inv040an1n02x5)                                        0.000   0.020   0.000   0.005 &   0.822 f
  inner_inst/top/FE_OFC230_rstn_int/o1 (b15inv040an1n02x5)                                               0.140           0.097 &   0.920 r
  inner_inst/top/FE_OFN18_rstn_int (net)                                                   17 
  inner_inst/top/FE_OFC46_rstn_int/a (b15bfn000an1n02x5)                                         0.000   0.142   0.000   0.012 &   0.931 r
  inner_inst/top/FE_OFC46_rstn_int/o (b15bfn000an1n02x5)                                                 0.125           0.117 &   1.048 r
  inner_inst/top/FE_OFN38_rstn_int (net)                                                   12 
  inner_inst/top/m23/weight_reg_reg_6/rb (b15fqn003hn1n02x5)                                     0.000   0.126   0.000   0.002 &   1.050 r
  data arrival time                                                                                                                1.050

  clock ideal_clock (rise edge)                                                                          0.000           1.500     1.500
  clock source latency                                                                                                  -0.105     1.395
  clk (in)                                                                                               0.007           0.003 &   1.398 r
  clk (net)                                                                                 1 
  CTS_cid_buf_00006/clk (b15cbf000an1n64x5)                                                      0.000   0.007   0.000   0.000 &   1.398 r
  CTS_cid_buf_00006/clkout (b15cbf000an1n64x5)                                                           0.007           0.018 &   1.417 r
  CTS_2 (net)                                                                               4 
  inner_inst/top/CTS_ccl_a_buf_00003/clk (b15cbf000an1n48x5)                                     0.000   0.008   0.000   0.001 &   1.418 r
  inner_inst/top/CTS_ccl_a_buf_00003/clkout (b15cbf000an1n48x5)                                          0.017           0.024 &   1.441 r
  inner_inst/top/CTS_8 (net)                                                               23 
  inner_inst/top/RC_CG_DECLONE_HIER_INST2342/RC_CGIC_INST_clone/clk (b15cilb01hn1n48x5)          0.000   0.024   0.000   0.010 &   1.451 r
  inner_inst/top/RC_CG_DECLONE_HIER_INST2342/RC_CGIC_INST_clone/clkout (b15cilb01hn1n48x5)               0.023           0.036 &   1.487 r
  inner_inst/top/RC_CG_DECLONE_HIER_INST2342/ck_out (net)                                  64 
  inner_inst/top/m23/weight_reg_reg_6/clk (b15fqn003hn1n02x5)                                    0.000   0.033   0.000   0.013 &   1.501 r
  clock reconvergence pessimism                                                                                          0.000     1.501
  library recovery time                                                                                                 -0.015     1.486
  data required time                                                                                                               1.486
  -----------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                               1.486
  data arrival time                                                                                                               -1.050
  -----------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                      0.436


  Startpoint: rstn (input port clocked by ideal_clock)
  Endpoint: inner_inst/top/row_buf_0/RC_CG_HIER_INST65/RC_CGIC_INST
               (rising clock gating-check end-point clocked by ideal_clock)
  Path Group: **clock_gating_default**
  Path Type: max  (recalculated)

  Point                                                                          Fanout  DTrans  Trans   Delta    Incr      Path
  --------------------------------------------------------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                                                                 0.000           0.000     0.000
  clock network delay (ideal)                                                                                  -0.105    -0.105
  input external delay                                                                                          0.750     0.645 r
  rstn (in)                                                                                     0.036           0.015 &   0.660 r
  rstn (net)                                                                      11 
  FE_OFC92_rstn/a (b15bfn000an1n03x5)                                                   0.000   0.040   0.000   0.011 &   0.672 r
  FE_OFC92_rstn/o (b15bfn000an1n03x5)                                                           0.039           0.051 &   0.722 r
  FE_OFN100_rstn (net)                                                             5 
  g837/a (b15nonb02an1n06x5)                                                            0.000   0.039   0.000   0.001 &   0.723 r
  g837/out0 (b15nonb02an1n06x5)                                                                 0.011           0.029 &   0.752 r
  rstn_int (net)                                                                   2 
  FE_OFC63_rstn_int/a (b15inv000an1n10x5)                                               0.000   0.011   0.000   0.000 &   0.752 r
  FE_OFC63_rstn_int/o1 (b15inv000an1n10x5)                                                      0.028           0.020 &   0.773 f
  FE_OFN4_rstn_int (net)                                                          11 
  inner_inst/top/FE_OFC76_rstn_int/a (b15inv040an1n03x5)                                0.000   0.031   0.000   0.009 &   0.782 f
  inner_inst/top/FE_OFC76_rstn_int/o1 (b15inv040an1n03x5)                                       0.079           0.067 &   0.848 r
  inner_inst/top/FE_OFN30_rstn_int (net)                                          13 
  inner_inst/top/FE_OFC48_rstn_int/a (b15bfn000an1n05x5)                                0.000   0.080   0.000   0.007 &   0.856 r
  inner_inst/top/FE_OFC48_rstn_int/o (b15bfn000an1n05x5)                                        0.087           0.084 &   0.939 r
  inner_inst/top/FE_OFN94_rstn_int (net)                                          20 
  inner_inst/top/row_buf_0/g636/a (b15nano22an1n02x5)                                   0.000   0.089   0.000   0.011 &   0.950 r
  inner_inst/top/row_buf_0/g636/out0 (b15nano22an1n02x5)                                        0.023           0.052 &   1.003 r
  inner_inst/top/row_buf_0/n_27 (net)                                              1 
  inner_inst/top/row_buf_0/RC_CG_HIER_INST65/RC_CGIC_INST/en (b15cilb01hn1n16x5)        0.000   0.023   0.000   0.000 &   1.003 r
  data arrival time                                                                                                       1.003

  clock ideal_clock (rise edge)                                                                 0.000           1.500     1.500
  clock source latency                                                                                         -0.105     1.395
  clk (in)                                                                                      0.007           0.003 &   1.398 r
  clk (net)                                                                        1 
  CTS_cid_buf_00006/clk (b15cbf000an1n64x5)                                             0.000   0.007   0.000   0.000 &   1.398 r
  CTS_cid_buf_00006/clkout (b15cbf000an1n64x5)                                                  0.007           0.018 &   1.417 r
  CTS_2 (net)                                                                      4 
  CTS_ccl_a_buf_00002/clk (b15cbf000an1n24x5)                                           0.000   0.016   0.000   0.009 &   1.426 r
  CTS_ccl_a_buf_00002/clkout (b15cbf000an1n24x5)                                                0.028           0.030 &   1.456 r
  CTS_3 (net)                                                                     23 
  inner_inst/top/row_buf_0/RC_CG_HIER_INST65/RC_CGIC_INST/clk (b15cilb01hn1n16x5)       0.000   0.040   0.000   0.019 &   1.474 r
  clock reconvergence pessimism                                                                                 0.000     1.474
  clock gating setup time                                                                                      -0.034     1.440
  data required time                                                                                                      1.440
  --------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                      1.440
  data arrival time                                                                                                      -1.003
  --------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                             0.437


  Startpoint: rstn (input port clocked by ideal_clock)
  Endpoint: inner_inst/top/m23/weight_reg_reg_2
               (recovery check against rising-edge clock ideal_clock)
  Path Group: **async_default**
  Path Type: max  (recalculated)

  Point                                                                                   Fanout  DTrans  Trans   Delta    Incr      Path
  -----------------------------------------------------------------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                                                                          0.000           0.000     0.000
  clock network delay (ideal)                                                                                           -0.105    -0.105
  input external delay                                                                                                   0.750     0.645 r
  rstn (in)                                                                                              0.036           0.015 &   0.660 r
  rstn (net)                                                                               11 
  FE_OFC92_rstn/a (b15bfn000an1n03x5)                                                            0.000   0.040   0.000   0.011 &   0.672 r
  FE_OFC92_rstn/o (b15bfn000an1n03x5)                                                                    0.039           0.051 &   0.722 r
  FE_OFN100_rstn (net)                                                                      5 
  g837/a (b15nonb02an1n06x5)                                                                     0.000   0.039   0.000   0.001 &   0.723 r
  g837/out0 (b15nonb02an1n06x5)                                                                          0.011           0.029 &   0.752 r
  rstn_int (net)                                                                            2 
  FE_OFC63_rstn_int/a (b15inv000an1n10x5)                                                        0.000   0.011   0.000   0.000 &   0.752 r
  FE_OFC63_rstn_int/o1 (b15inv000an1n10x5)                                                               0.028           0.020 &   0.773 f
  FE_OFN4_rstn_int (net)                                                                   11 
  inner_inst/top/FE_OFC71_rstn_int/a (b15bfn001an1n08x5)                                         0.000   0.031   0.000   0.009 &   0.781 f
  inner_inst/top/FE_OFC71_rstn_int/o (b15bfn001an1n08x5)                                                 0.019           0.036 &   0.817 f
  inner_inst/top/FE_OFN37_rstn_int (net)                                                    5 
  inner_inst/top/FE_OFC230_rstn_int/a (b15inv040an1n02x5)                                        0.000   0.020   0.000   0.005 &   0.822 f
  inner_inst/top/FE_OFC230_rstn_int/o1 (b15inv040an1n02x5)                                               0.140           0.097 &   0.920 r
  inner_inst/top/FE_OFN18_rstn_int (net)                                                   17 
  inner_inst/top/FE_OFC45_rstn_int/a (b15bfn000an1n02x5)                                         0.000   0.142   0.000   0.012 &   0.931 r
  inner_inst/top/FE_OFC45_rstn_int/o (b15bfn000an1n02x5)                                                 0.124           0.117 &   1.048 r
  inner_inst/top/FE_OFN39_rstn_int (net)                                                   12 
  inner_inst/top/m23/weight_reg_reg_2/rb (b15fqn003hn1n02x5)                                     0.000   0.125   0.000   0.001 &   1.049 r
  data arrival time                                                                                                                1.049

  clock ideal_clock (rise edge)                                                                          0.000           1.500     1.500
  clock source latency                                                                                                  -0.105     1.395
  clk (in)                                                                                               0.007           0.003 &   1.398 r
  clk (net)                                                                                 1 
  CTS_cid_buf_00006/clk (b15cbf000an1n64x5)                                                      0.000   0.007   0.000   0.000 &   1.398 r
  CTS_cid_buf_00006/clkout (b15cbf000an1n64x5)                                                           0.007           0.018 &   1.417 r
  CTS_2 (net)                                                                               4 
  inner_inst/top/CTS_ccl_a_buf_00003/clk (b15cbf000an1n48x5)                                     0.000   0.008   0.000   0.001 &   1.418 r
  inner_inst/top/CTS_ccl_a_buf_00003/clkout (b15cbf000an1n48x5)                                          0.017           0.024 &   1.441 r
  inner_inst/top/CTS_8 (net)                                                               23 
  inner_inst/top/RC_CG_DECLONE_HIER_INST2342/RC_CGIC_INST_clone/clk (b15cilb01hn1n48x5)          0.000   0.024   0.000   0.010 &   1.451 r
  inner_inst/top/RC_CG_DECLONE_HIER_INST2342/RC_CGIC_INST_clone/clkout (b15cilb01hn1n48x5)               0.023           0.036 &   1.487 r
  inner_inst/top/RC_CG_DECLONE_HIER_INST2342/ck_out (net)                                  64 
  inner_inst/top/m23/weight_reg_reg_2/clk (b15fqn003hn1n02x5)                                    0.000   0.033   0.000   0.013 &   1.501 r
  clock reconvergence pessimism                                                                                          0.000     1.501
  library recovery time                                                                                                 -0.014     1.486
  data required time                                                                                                               1.486
  -----------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                               1.486
  data arrival time                                                                                                               -1.049
  -----------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                      0.437


  Startpoint: rstn (input port clocked by ideal_clock)
  Endpoint: inner_inst/top/m23/weight_reg_reg_7
               (recovery check against rising-edge clock ideal_clock)
  Path Group: **async_default**
  Path Type: max  (recalculated)

  Point                                                                                   Fanout  DTrans  Trans   Delta    Incr      Path
  -----------------------------------------------------------------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                                                                          0.000           0.000     0.000
  clock network delay (ideal)                                                                                           -0.105    -0.105
  input external delay                                                                                                   0.750     0.645 r
  rstn (in)                                                                                              0.036           0.015 &   0.660 r
  rstn (net)                                                                               11 
  FE_OFC92_rstn/a (b15bfn000an1n03x5)                                                            0.000   0.040   0.000   0.011 &   0.672 r
  FE_OFC92_rstn/o (b15bfn000an1n03x5)                                                                    0.039           0.051 &   0.722 r
  FE_OFN100_rstn (net)                                                                      5 
  g837/a (b15nonb02an1n06x5)                                                                     0.000   0.039   0.000   0.001 &   0.723 r
  g837/out0 (b15nonb02an1n06x5)                                                                          0.011           0.029 &   0.752 r
  rstn_int (net)                                                                            2 
  FE_OFC63_rstn_int/a (b15inv000an1n10x5)                                                        0.000   0.011   0.000   0.000 &   0.752 r
  FE_OFC63_rstn_int/o1 (b15inv000an1n10x5)                                                               0.028           0.020 &   0.773 f
  FE_OFN4_rstn_int (net)                                                                   11 
  inner_inst/top/FE_OFC71_rstn_int/a (b15bfn001an1n08x5)                                         0.000   0.031   0.000   0.009 &   0.781 f
  inner_inst/top/FE_OFC71_rstn_int/o (b15bfn001an1n08x5)                                                 0.019           0.036 &   0.817 f
  inner_inst/top/FE_OFN37_rstn_int (net)                                                    5 
  inner_inst/top/FE_OFC230_rstn_int/a (b15inv040an1n02x5)                                        0.000   0.020   0.000   0.005 &   0.822 f
  inner_inst/top/FE_OFC230_rstn_int/o1 (b15inv040an1n02x5)                                               0.140           0.097 &   0.920 r
  inner_inst/top/FE_OFN18_rstn_int (net)                                                   17 
  inner_inst/top/FE_OFC46_rstn_int/a (b15bfn000an1n02x5)                                         0.000   0.142   0.000   0.012 &   0.931 r
  inner_inst/top/FE_OFC46_rstn_int/o (b15bfn000an1n02x5)                                                 0.125           0.117 &   1.048 r
  inner_inst/top/FE_OFN38_rstn_int (net)                                                   12 
  inner_inst/top/m23/weight_reg_reg_7/rb (b15fqn003hn1n02x5)                                     0.000   0.125   0.000   0.001 &   1.049 r
  data arrival time                                                                                                                1.049

  clock ideal_clock (rise edge)                                                                          0.000           1.500     1.500
  clock source latency                                                                                                  -0.105     1.395
  clk (in)                                                                                               0.007           0.003 &   1.398 r
  clk (net)                                                                                 1 
  CTS_cid_buf_00006/clk (b15cbf000an1n64x5)                                                      0.000   0.007   0.000   0.000 &   1.398 r
  CTS_cid_buf_00006/clkout (b15cbf000an1n64x5)                                                           0.007           0.018 &   1.417 r
  CTS_2 (net)                                                                               4 
  inner_inst/top/CTS_ccl_a_buf_00003/clk (b15cbf000an1n48x5)                                     0.000   0.008   0.000   0.001 &   1.418 r
  inner_inst/top/CTS_ccl_a_buf_00003/clkout (b15cbf000an1n48x5)                                          0.017           0.024 &   1.441 r
  inner_inst/top/CTS_8 (net)                                                               23 
  inner_inst/top/RC_CG_DECLONE_HIER_INST2342/RC_CGIC_INST_clone/clk (b15cilb01hn1n48x5)          0.000   0.024   0.000   0.010 &   1.451 r
  inner_inst/top/RC_CG_DECLONE_HIER_INST2342/RC_CGIC_INST_clone/clkout (b15cilb01hn1n48x5)               0.023           0.036 &   1.487 r
  inner_inst/top/RC_CG_DECLONE_HIER_INST2342/ck_out (net)                                  64 
  inner_inst/top/m23/weight_reg_reg_7/clk (b15fqn003hn1n02x5)                                    0.000   0.033   0.000   0.013 &   1.501 r
  clock reconvergence pessimism                                                                                          0.000     1.501
  library recovery time                                                                                                 -0.015     1.486
  data required time                                                                                                               1.486
  -----------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                               1.486
  data arrival time                                                                                                               -1.049
  -----------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                      0.437


  Startpoint: rstn (input port clocked by ideal_clock)
  Endpoint: inner_inst/top/m01/weight_reg_reg_7
               (recovery check against rising-edge clock ideal_clock)
  Path Group: **async_default**
  Path Type: max  (recalculated)

  Point                                                                                     Fanout  DTrans  Trans   Delta    Incr      Path
  -------------------------------------------------------------------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                                                                            0.000           0.000     0.000
  clock network delay (ideal)                                                                                             -0.105    -0.105
  input external delay                                                                                                     0.750     0.645 r
  rstn (in)                                                                                                0.036           0.015 &   0.660 r
  rstn (net)                                                                                 11 
  FE_OFC92_rstn/a (b15bfn000an1n03x5)                                                              0.000   0.040   0.000   0.011 &   0.672 r
  FE_OFC92_rstn/o (b15bfn000an1n03x5)                                                                      0.039           0.051 &   0.722 r
  FE_OFN100_rstn (net)                                                                        5 
  g837/a (b15nonb02an1n06x5)                                                                       0.000   0.039   0.000   0.001 &   0.723 r
  g837/out0 (b15nonb02an1n06x5)                                                                            0.011           0.029 &   0.752 r
  rstn_int (net)                                                                              2 
  FE_OFC63_rstn_int/a (b15inv000an1n10x5)                                                          0.000   0.011   0.000   0.000 &   0.752 r
  FE_OFC63_rstn_int/o1 (b15inv000an1n10x5)                                                                 0.028           0.020 &   0.773 f
  FE_OFN4_rstn_int (net)                                                                     11 
  inner_inst/top/FE_OFC71_rstn_int/a (b15bfn001an1n08x5)                                           0.000   0.031   0.000   0.009 &   0.781 f
  inner_inst/top/FE_OFC71_rstn_int/o (b15bfn001an1n08x5)                                                   0.019           0.036 &   0.817 f
  inner_inst/top/FE_OFN37_rstn_int (net)                                                      5 
  inner_inst/top/FE_OFC224_rstn_int/a (b15inv040an1n02x5)                                          0.000   0.020   0.000   0.004 &   0.821 f
  inner_inst/top/FE_OFC224_rstn_int/o1 (b15inv040an1n02x5)                                                 0.121           0.088 &   0.909 r
  inner_inst/top/FE_OFN7_rstn_int (net)                                                      14 
  inner_inst/top/FE_OFC41_rstn_int/a (b15bfn000an1n03x5)                                           0.000   0.122   0.000   0.008 &   0.917 r
  inner_inst/top/FE_OFC41_rstn_int/o (b15bfn000an1n03x5)                                                   0.140           0.126 &   1.043 r
  inner_inst/top/FE_OFN52_rstn_int (net)                                                     19 
  inner_inst/top/m01/weight_reg_reg_7/rb (b15fqn003hn1n02x3)                                       0.000   0.141   0.000   0.003 &   1.046 r
  data arrival time                                                                                                                  1.046

  clock ideal_clock (rise edge)                                                                            0.000           1.500     1.500
  clock source latency                                                                                                    -0.105     1.395
  clk (in)                                                                                                 0.007           0.003 &   1.398 r
  clk (net)                                                                                   1 
  CTS_cid_buf_00006/clk (b15cbf000an1n64x5)                                                        0.000   0.007   0.000   0.000 &   1.398 r
  CTS_cid_buf_00006/clkout (b15cbf000an1n64x5)                                                             0.007           0.018 &   1.417 r
  CTS_2 (net)                                                                                 4 
  inner_inst/top/CTS_ccl_a_buf_00004/clk (b15cbf000an1n64x5)                                       0.000   0.016   0.000   0.009 &   1.426 r
  inner_inst/top/CTS_ccl_a_buf_00004/clkout (b15cbf000an1n64x5)                                            0.014           0.028 &   1.454 r
  inner_inst/top/CTS_9 (net)                                                                 23 
  inner_inst/top/RC_CG_DECLONE_HIER_INST2342/RC_CGIC_INST_clone_1/clk (b15cilb01hn1n48x5)          0.000   0.016   0.000   0.005 &   1.458 r
  inner_inst/top/RC_CG_DECLONE_HIER_INST2342/RC_CGIC_INST_clone_1/clkout (b15cilb01hn1n48x5)               0.023           0.033 &   1.491 r
  inner_inst/top/RC_CG_DECLONE_HIER_INST2342/ck_out_clone1 (net)                             64 
  inner_inst/top/m01/weight_reg_reg_7/clk (b15fqn003hn1n02x3)                                      0.000   0.035   0.000   0.016 &   1.507 r
  clock reconvergence pessimism                                                                                            0.000     1.507
  library recovery time                                                                                                   -0.024     1.483
  data required time                                                                                                                 1.483
  -------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                 1.483
  data arrival time                                                                                                                 -1.046
  -------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                        0.437


  Startpoint: rstn (input port clocked by ideal_clock)
  Endpoint: inner_inst/top/m10/weight_reg_reg_5
               (recovery check against rising-edge clock ideal_clock)
  Path Group: **async_default**
  Path Type: max  (recalculated)

  Point                                                                                     Fanout  DTrans  Trans   Delta    Incr      Path
  -------------------------------------------------------------------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                                                                            0.000           0.000     0.000
  clock network delay (ideal)                                                                                             -0.105    -0.105
  input external delay                                                                                                     0.750     0.645 r
  rstn (in)                                                                                                0.036           0.015 &   0.660 r
  rstn (net)                                                                                 11 
  FE_OFC92_rstn/a (b15bfn000an1n03x5)                                                              0.000   0.040   0.000   0.011 &   0.672 r
  FE_OFC92_rstn/o (b15bfn000an1n03x5)                                                                      0.039           0.051 &   0.722 r
  FE_OFN100_rstn (net)                                                                        5 
  g837/a (b15nonb02an1n06x5)                                                                       0.000   0.039   0.000   0.001 &   0.723 r
  g837/out0 (b15nonb02an1n06x5)                                                                            0.011           0.029 &   0.752 r
  rstn_int (net)                                                                              2 
  FE_OFC63_rstn_int/a (b15inv000an1n10x5)                                                          0.000   0.011   0.000   0.000 &   0.752 r
  FE_OFC63_rstn_int/o1 (b15inv000an1n10x5)                                                                 0.028           0.020 &   0.773 f
  FE_OFN4_rstn_int (net)                                                                     11 
  inner_inst/top/FE_OFC71_rstn_int/a (b15bfn001an1n08x5)                                           0.000   0.031   0.000   0.009 &   0.781 f
  inner_inst/top/FE_OFC71_rstn_int/o (b15bfn001an1n08x5)                                                   0.019           0.036 &   0.817 f
  inner_inst/top/FE_OFN37_rstn_int (net)                                                      5 
  inner_inst/top/FE_OFC224_rstn_int/a (b15inv040an1n02x5)                                          0.000   0.020   0.000   0.004 &   0.821 f
  inner_inst/top/FE_OFC224_rstn_int/o1 (b15inv040an1n02x5)                                                 0.121           0.088 &   0.909 r
  inner_inst/top/FE_OFN7_rstn_int (net)                                                      14 
  inner_inst/top/FE_OFC41_rstn_int/a (b15bfn000an1n03x5)                                           0.000   0.122   0.000   0.008 &   0.917 r
  inner_inst/top/FE_OFC41_rstn_int/o (b15bfn000an1n03x5)                                                   0.140           0.126 &   1.043 r
  inner_inst/top/FE_OFN52_rstn_int (net)                                                     19 
  inner_inst/top/m10/weight_reg_reg_5/rb (b15fqn003hn1n02x3)                                       0.000   0.141   0.000   0.003 &   1.046 r
  data arrival time                                                                                                                  1.046

  clock ideal_clock (rise edge)                                                                            0.000           1.500     1.500
  clock source latency                                                                                                    -0.105     1.395
  clk (in)                                                                                                 0.007           0.003 &   1.398 r
  clk (net)                                                                                   1 
  CTS_cid_buf_00006/clk (b15cbf000an1n64x5)                                                        0.000   0.007   0.000   0.000 &   1.398 r
  CTS_cid_buf_00006/clkout (b15cbf000an1n64x5)                                                             0.007           0.018 &   1.417 r
  CTS_2 (net)                                                                                 4 
  inner_inst/top/CTS_ccl_a_buf_00004/clk (b15cbf000an1n64x5)                                       0.000   0.016   0.000   0.009 &   1.426 r
  inner_inst/top/CTS_ccl_a_buf_00004/clkout (b15cbf000an1n64x5)                                            0.014           0.028 &   1.454 r
  inner_inst/top/CTS_9 (net)                                                                 23 
  inner_inst/top/RC_CG_DECLONE_HIER_INST2342/RC_CGIC_INST_clone_1/clk (b15cilb01hn1n48x5)          0.000   0.016   0.000   0.005 &   1.458 r
  inner_inst/top/RC_CG_DECLONE_HIER_INST2342/RC_CGIC_INST_clone_1/clkout (b15cilb01hn1n48x5)               0.023           0.033 &   1.491 r
  inner_inst/top/RC_CG_DECLONE_HIER_INST2342/ck_out_clone1 (net)                             64 
  inner_inst/top/m10/weight_reg_reg_5/clk (b15fqn003hn1n02x3)                                      0.000   0.035   0.000   0.016 &   1.507 r
  clock reconvergence pessimism                                                                                            0.000     1.507
  library recovery time                                                                                                   -0.024     1.483
  data required time                                                                                                                 1.483
  -------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                 1.483
  data arrival time                                                                                                                 -1.046
  -------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                        0.437


  Startpoint: rstn (input port clocked by ideal_clock)
  Endpoint: inner_inst/top/m10/weight_reg_reg_7
               (recovery check against rising-edge clock ideal_clock)
  Path Group: **async_default**
  Path Type: max  (recalculated)

  Point                                                                                     Fanout  DTrans  Trans   Delta    Incr      Path
  -------------------------------------------------------------------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                                                                            0.000           0.000     0.000
  clock network delay (ideal)                                                                                             -0.105    -0.105
  input external delay                                                                                                     0.750     0.645 r
  rstn (in)                                                                                                0.036           0.015 &   0.660 r
  rstn (net)                                                                                 11 
  FE_OFC92_rstn/a (b15bfn000an1n03x5)                                                              0.000   0.040   0.000   0.011 &   0.672 r
  FE_OFC92_rstn/o (b15bfn000an1n03x5)                                                                      0.039           0.051 &   0.722 r
  FE_OFN100_rstn (net)                                                                        5 
  g837/a (b15nonb02an1n06x5)                                                                       0.000   0.039   0.000   0.001 &   0.723 r
  g837/out0 (b15nonb02an1n06x5)                                                                            0.011           0.029 &   0.752 r
  rstn_int (net)                                                                              2 
  FE_OFC63_rstn_int/a (b15inv000an1n10x5)                                                          0.000   0.011   0.000   0.000 &   0.752 r
  FE_OFC63_rstn_int/o1 (b15inv000an1n10x5)                                                                 0.028           0.020 &   0.773 f
  FE_OFN4_rstn_int (net)                                                                     11 
  inner_inst/top/FE_OFC71_rstn_int/a (b15bfn001an1n08x5)                                           0.000   0.031   0.000   0.009 &   0.781 f
  inner_inst/top/FE_OFC71_rstn_int/o (b15bfn001an1n08x5)                                                   0.019           0.036 &   0.817 f
  inner_inst/top/FE_OFN37_rstn_int (net)                                                      5 
  inner_inst/top/FE_OFC224_rstn_int/a (b15inv040an1n02x5)                                          0.000   0.020   0.000   0.004 &   0.821 f
  inner_inst/top/FE_OFC224_rstn_int/o1 (b15inv040an1n02x5)                                                 0.121           0.088 &   0.909 r
  inner_inst/top/FE_OFN7_rstn_int (net)                                                      14 
  inner_inst/top/FE_OFC41_rstn_int/a (b15bfn000an1n03x5)                                           0.000   0.122   0.000   0.008 &   0.917 r
  inner_inst/top/FE_OFC41_rstn_int/o (b15bfn000an1n03x5)                                                   0.140           0.126 &   1.043 r
  inner_inst/top/FE_OFN52_rstn_int (net)                                                     19 
  inner_inst/top/m10/weight_reg_reg_7/rb (b15fqn003hn1n02x3)                                       0.000   0.141   0.000   0.003 &   1.046 r
  data arrival time                                                                                                                  1.046

  clock ideal_clock (rise edge)                                                                            0.000           1.500     1.500
  clock source latency                                                                                                    -0.105     1.395
  clk (in)                                                                                                 0.007           0.003 &   1.398 r
  clk (net)                                                                                   1 
  CTS_cid_buf_00006/clk (b15cbf000an1n64x5)                                                        0.000   0.007   0.000   0.000 &   1.398 r
  CTS_cid_buf_00006/clkout (b15cbf000an1n64x5)                                                             0.007           0.018 &   1.417 r
  CTS_2 (net)                                                                                 4 
  inner_inst/top/CTS_ccl_a_buf_00004/clk (b15cbf000an1n64x5)                                       0.000   0.016   0.000   0.009 &   1.426 r
  inner_inst/top/CTS_ccl_a_buf_00004/clkout (b15cbf000an1n64x5)                                            0.014           0.028 &   1.454 r
  inner_inst/top/CTS_9 (net)                                                                 23 
  inner_inst/top/RC_CG_DECLONE_HIER_INST2342/RC_CGIC_INST_clone_1/clk (b15cilb01hn1n48x5)          0.000   0.016   0.000   0.005 &   1.458 r
  inner_inst/top/RC_CG_DECLONE_HIER_INST2342/RC_CGIC_INST_clone_1/clkout (b15cilb01hn1n48x5)               0.023           0.033 &   1.491 r
  inner_inst/top/RC_CG_DECLONE_HIER_INST2342/ck_out_clone1 (net)                             64 
  inner_inst/top/m10/weight_reg_reg_7/clk (b15fqn003hn1n02x3)                                      0.000   0.035   0.000   0.016 &   1.507 r
  clock reconvergence pessimism                                                                                            0.000     1.507
  library recovery time                                                                                                   -0.024     1.483
  data required time                                                                                                                 1.483
  -------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                 1.483
  data arrival time                                                                                                                 -1.046
  -------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                        0.437


  Startpoint: rstn (input port clocked by ideal_clock)
  Endpoint: inner_inst/top/m23/weight_reg_reg_1
               (recovery check against rising-edge clock ideal_clock)
  Path Group: **async_default**
  Path Type: max  (recalculated)

  Point                                                                                   Fanout  DTrans  Trans   Delta    Incr      Path
  -----------------------------------------------------------------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                                                                          0.000           0.000     0.000
  clock network delay (ideal)                                                                                           -0.105    -0.105
  input external delay                                                                                                   0.750     0.645 r
  rstn (in)                                                                                              0.036           0.015 &   0.660 r
  rstn (net)                                                                               11 
  FE_OFC92_rstn/a (b15bfn000an1n03x5)                                                            0.000   0.040   0.000   0.011 &   0.672 r
  FE_OFC92_rstn/o (b15bfn000an1n03x5)                                                                    0.039           0.051 &   0.722 r
  FE_OFN100_rstn (net)                                                                      5 
  g837/a (b15nonb02an1n06x5)                                                                     0.000   0.039   0.000   0.001 &   0.723 r
  g837/out0 (b15nonb02an1n06x5)                                                                          0.011           0.029 &   0.752 r
  rstn_int (net)                                                                            2 
  FE_OFC63_rstn_int/a (b15inv000an1n10x5)                                                        0.000   0.011   0.000   0.000 &   0.752 r
  FE_OFC63_rstn_int/o1 (b15inv000an1n10x5)                                                               0.028           0.020 &   0.773 f
  FE_OFN4_rstn_int (net)                                                                   11 
  inner_inst/top/FE_OFC71_rstn_int/a (b15bfn001an1n08x5)                                         0.000   0.031   0.000   0.009 &   0.781 f
  inner_inst/top/FE_OFC71_rstn_int/o (b15bfn001an1n08x5)                                                 0.019           0.036 &   0.817 f
  inner_inst/top/FE_OFN37_rstn_int (net)                                                    5 
  inner_inst/top/FE_OFC230_rstn_int/a (b15inv040an1n02x5)                                        0.000   0.020   0.000   0.005 &   0.822 f
  inner_inst/top/FE_OFC230_rstn_int/o1 (b15inv040an1n02x5)                                               0.140           0.097 &   0.920 r
  inner_inst/top/FE_OFN18_rstn_int (net)                                                   17 
  inner_inst/top/FE_OFC45_rstn_int/a (b15bfn000an1n02x5)                                         0.000   0.142   0.000   0.012 &   0.931 r
  inner_inst/top/FE_OFC45_rstn_int/o (b15bfn000an1n02x5)                                                 0.124           0.117 &   1.048 r
  inner_inst/top/FE_OFN39_rstn_int (net)                                                   12 
  inner_inst/top/m23/weight_reg_reg_1/rb (b15fqn003hn1n03x5)                                     0.000   0.125   0.000   0.000 &   1.049 r
  data arrival time                                                                                                                1.049

  clock ideal_clock (rise edge)                                                                          0.000           1.500     1.500
  clock source latency                                                                                                  -0.105     1.395
  clk (in)                                                                                               0.007           0.003 &   1.398 r
  clk (net)                                                                                 1 
  CTS_cid_buf_00006/clk (b15cbf000an1n64x5)                                                      0.000   0.007   0.000   0.000 &   1.398 r
  CTS_cid_buf_00006/clkout (b15cbf000an1n64x5)                                                           0.007           0.018 &   1.417 r
  CTS_2 (net)                                                                               4 
  inner_inst/top/CTS_ccl_a_buf_00003/clk (b15cbf000an1n48x5)                                     0.000   0.008   0.000   0.001 &   1.418 r
  inner_inst/top/CTS_ccl_a_buf_00003/clkout (b15cbf000an1n48x5)                                          0.017           0.024 &   1.441 r
  inner_inst/top/CTS_8 (net)                                                               23 
  inner_inst/top/RC_CG_DECLONE_HIER_INST2342/RC_CGIC_INST_clone/clk (b15cilb01hn1n48x5)          0.000   0.024   0.000   0.010 &   1.451 r
  inner_inst/top/RC_CG_DECLONE_HIER_INST2342/RC_CGIC_INST_clone/clkout (b15cilb01hn1n48x5)               0.023           0.036 &   1.487 r
  inner_inst/top/RC_CG_DECLONE_HIER_INST2342/ck_out (net)                                  64 
  inner_inst/top/m23/weight_reg_reg_1/clk (b15fqn003hn1n03x5)                                    0.000   0.033   0.000   0.013 &   1.501 r
  clock reconvergence pessimism                                                                                          0.000     1.501
  library recovery time                                                                                                 -0.015     1.486
  data required time                                                                                                               1.486
  -----------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                               1.486
  data arrival time                                                                                                               -1.049
  -----------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                      0.437


  Startpoint: rstn (input port clocked by ideal_clock)
  Endpoint: inner_inst/top/wt_buf_0/RC_CG_HIER_INST91/RC_CGIC_INST
               (rising clock gating-check end-point clocked by ideal_clock)
  Path Group: **clock_gating_default**
  Path Type: max  (recalculated)

  Point                                                                         Fanout  DTrans  Trans   Delta    Incr      Path
  -------------------------------------------------------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                                                                0.000           0.000     0.000
  clock network delay (ideal)                                                                                 -0.105    -0.105
  input external delay                                                                                         0.750     0.645 r
  rstn (in)                                                                                    0.036           0.015 &   0.660 r
  rstn (net)                                                                     11 
  FE_OFC92_rstn/a (b15bfn000an1n03x5)                                                  0.000   0.040   0.000   0.011 &   0.672 r
  FE_OFC92_rstn/o (b15bfn000an1n03x5)                                                          0.039           0.051 &   0.722 r
  FE_OFN100_rstn (net)                                                            5 
  g837/a (b15nonb02an1n06x5)                                                           0.000   0.039   0.000   0.001 &   0.723 r
  g837/out0 (b15nonb02an1n06x5)                                                                0.011           0.029 &   0.752 r
  rstn_int (net)                                                                  2 
  FE_OFC63_rstn_int/a (b15inv000an1n10x5)                                              0.000   0.011   0.000   0.000 &   0.752 r
  FE_OFC63_rstn_int/o1 (b15inv000an1n10x5)                                                     0.028           0.020 &   0.773 f
  FE_OFN4_rstn_int (net)                                                         11 
  FE_OFC75_rstn_int/a (b15inv000an1n03x5)                                              0.000   0.031   0.000   0.009 &   0.782 f
  FE_OFC75_rstn_int/o1 (b15inv000an1n03x5)                                                     0.107           0.089 &   0.871 r
  FE_OFN17_rstn_int (net)                                                        16 
  FE_OFC18_rstn_int/a (b15bfn000an1n06x5)                                              0.000   0.107   0.000   0.003 &   0.874 r
  FE_OFC18_rstn_int/o (b15bfn000an1n06x5)                                                      0.067           0.086 &   0.960 r
  FE_OFN34_rstn_int (net)                                                        20 
  inner_inst/top/wt_buf_0/g624/a (b15andc04an1n02x5)                                   0.000   0.067   0.000   0.003 &   0.964 r
  inner_inst/top/wt_buf_0/g624/o (b15andc04an1n02x5)                                           0.013           0.041 &   1.005 r
  inner_inst/top/wt_buf_0/n_26 (net)                                              1 
  inner_inst/top/wt_buf_0/RC_CG_HIER_INST91/RC_CGIC_INST/en (b15cilb01hn1n16x5)        0.000   0.013   0.000   0.000 &   1.005 r
  data arrival time                                                                                                      1.005

  clock ideal_clock (rise edge)                                                                0.000           1.500     1.500
  clock source latency                                                                                        -0.105     1.395
  clk (in)                                                                                     0.007           0.003 &   1.398 r
  clk (net)                                                                       1 
  CTS_cid_buf_00006/clk (b15cbf000an1n64x5)                                            0.000   0.007   0.000   0.000 &   1.398 r
  CTS_cid_buf_00006/clkout (b15cbf000an1n64x5)                                                 0.007           0.018 &   1.417 r
  CTS_2 (net)                                                                     4 
  CTS_ccl_a_buf_00002/clk (b15cbf000an1n24x5)                                          0.000   0.016   0.000   0.009 &   1.426 r
  CTS_ccl_a_buf_00002/clkout (b15cbf000an1n24x5)                                               0.028           0.030 &   1.456 r
  CTS_3 (net)                                                                    23 
  inner_inst/top/wt_buf_0/RC_CG_HIER_INST91/RC_CGIC_INST/clk (b15cilb01hn1n16x5)       0.000   0.040   0.000   0.016 &   1.472 r
  clock reconvergence pessimism                                                                                0.000     1.472
  clock gating setup time                                                                                     -0.029     1.442
  data required time                                                                                                     1.442
  -------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                     1.442
  data arrival time                                                                                                     -1.005
  -------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                            0.437


  Startpoint: rstn (input port clocked by ideal_clock)
  Endpoint: inner_inst/top/row_buf_0/data_out_reg_6
               (recovery check against rising-edge clock ideal_clock)
  Path Group: **async_default**
  Path Type: max  (recalculated)

  Point                                                                             Fanout  DTrans  Trans   Delta    Incr      Path
  -----------------------------------------------------------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                                                                    0.000           0.000     0.000
  clock network delay (ideal)                                                                                     -0.105    -0.105
  input external delay                                                                                             0.750     0.645 r
  rstn (in)                                                                                        0.036           0.015 &   0.660 r
  rstn (net)                                                                         11 
  FE_OFC92_rstn/a (b15bfn000an1n03x5)                                                      0.000   0.040   0.000   0.011 &   0.672 r
  FE_OFC92_rstn/o (b15bfn000an1n03x5)                                                              0.039           0.051 &   0.722 r
  FE_OFN100_rstn (net)                                                                5 
  g837/a (b15nonb02an1n06x5)                                                               0.000   0.039   0.000   0.001 &   0.723 r
  g837/out0 (b15nonb02an1n06x5)                                                                    0.011           0.029 &   0.752 r
  rstn_int (net)                                                                      2 
  FE_OFC63_rstn_int/a (b15inv000an1n10x5)                                                  0.000   0.011   0.000   0.000 &   0.752 r
  FE_OFC63_rstn_int/o1 (b15inv000an1n10x5)                                                         0.028           0.020 &   0.773 f
  FE_OFN4_rstn_int (net)                                                             11 
  inner_inst/top/FE_OFC71_rstn_int/a (b15bfn001an1n08x5)                                   0.000   0.031   0.000   0.009 &   0.781 f
  inner_inst/top/FE_OFC71_rstn_int/o (b15bfn001an1n08x5)                                           0.019           0.036 &   0.817 f
  inner_inst/top/FE_OFN37_rstn_int (net)                                              5 
  inner_inst/top/FE_OFC224_rstn_int/a (b15inv040an1n02x5)                                  0.000   0.020   0.000   0.004 &   0.821 f
  inner_inst/top/FE_OFC224_rstn_int/o1 (b15inv040an1n02x5)                                         0.121           0.088 &   0.909 r
  inner_inst/top/FE_OFN7_rstn_int (net)                                              14 
  inner_inst/top/FE_OFC42_rstn_int/a (b15bfn000an1n03x5)                                   0.000   0.122   0.000   0.006 &   0.914 r
  inner_inst/top/FE_OFC42_rstn_int/o (b15bfn000an1n03x5)                                           0.140           0.124 &   1.039 r
  inner_inst/top/FE_OFN53_rstn_int (net)                                             18 
  inner_inst/top/row_buf_0/data_out_reg_6/rb (b15fqn003hn1n02x5)                           0.000   0.141   0.000   0.006 &   1.045 r
  data arrival time                                                                                                          1.045

  clock ideal_clock (rise edge)                                                                    0.000           1.500     1.500
  clock source latency                                                                                            -0.105     1.395
  clk (in)                                                                                         0.007           0.003 &   1.398 r
  clk (net)                                                                           1 
  CTS_cid_buf_00006/clk (b15cbf000an1n64x5)                                                0.000   0.007   0.000   0.000 &   1.398 r
  CTS_cid_buf_00006/clkout (b15cbf000an1n64x5)                                                     0.007           0.018 &   1.417 r
  CTS_2 (net)                                                                         4 
  CTS_ccl_a_buf_00002/clk (b15cbf000an1n24x5)                                              0.000   0.016   0.000   0.009 &   1.426 r
  CTS_ccl_a_buf_00002/clkout (b15cbf000an1n24x5)                                                   0.028           0.030 &   1.456 r
  CTS_3 (net)                                                                        23 
  inner_inst/top/row_buf_0/RC_CG_HIER_INST63/RC_CGIC_INST/clk (b15cilb01hn1n16x5)          0.000   0.040   0.000   0.018 &   1.473 r
  inner_inst/top/row_buf_0/RC_CG_HIER_INST63/RC_CGIC_INST/clkout (b15cilb01hn1n16x5)               0.012           0.039 &   1.512 r
  inner_inst/top/row_buf_0/RC_CG_HIER_INST63/ck_out (net)                            11 
  inner_inst/top/row_buf_0/data_out_reg_6/clk (b15fqn003hn1n02x5)                          0.000   0.012   0.000   0.001 &   1.513 r
  clock reconvergence pessimism                                                                                    0.000     1.513
  library recovery time                                                                                           -0.030     1.483
  data required time                                                                                                         1.483
  -----------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                         1.483
  data arrival time                                                                                                         -1.045
  -----------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                0.438


  Startpoint: rstn (input port clocked by ideal_clock)
  Endpoint: inner_inst/top/wt_buf_2/data_out_reg_7
               (recovery check against rising-edge clock ideal_clock)
  Path Group: **async_default**
  Path Type: max  (recalculated)

  Point                                                                            Fanout  DTrans  Trans   Delta    Incr      Path
  ----------------------------------------------------------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                                                                   0.000           0.000     0.000
  clock network delay (ideal)                                                                                    -0.105    -0.105
  input external delay                                                                                            0.750     0.645 r
  rstn (in)                                                                                       0.036           0.015 &   0.660 r
  rstn (net)                                                                        11 
  FE_OFC92_rstn/a (b15bfn000an1n03x5)                                                     0.000   0.040   0.000   0.011 &   0.672 r
  FE_OFC92_rstn/o (b15bfn000an1n03x5)                                                             0.039           0.051 &   0.722 r
  FE_OFN100_rstn (net)                                                               5 
  g837/a (b15nonb02an1n06x5)                                                              0.000   0.039   0.000   0.001 &   0.723 r
  g837/out0 (b15nonb02an1n06x5)                                                                   0.011           0.029 &   0.752 r
  rstn_int (net)                                                                     2 
  FE_OFC63_rstn_int/a (b15inv000an1n10x5)                                                 0.000   0.011   0.000   0.000 &   0.752 r
  FE_OFC63_rstn_int/o1 (b15inv000an1n10x5)                                                        0.028           0.020 &   0.773 f
  FE_OFN4_rstn_int (net)                                                            11 
  inner_inst/top/FE_OFC74_rstn_int/a (b15inv000an1n02x5)                                  0.000   0.031   0.000   0.008 &   0.781 f
  inner_inst/top/FE_OFC74_rstn_int/o1 (b15inv000an1n02x5)                                         0.050           0.054 &   0.835 r
  inner_inst/top/FE_OFN63_rstn_int (net)                                             5 
  inner_inst/top/FE_OFC53_rstn_int/a (b15bfn000an1n03x5)                                  0.000   0.050   0.000   0.000 &   0.835 r
  inner_inst/top/FE_OFC53_rstn_int/o (b15bfn000an1n03x5)                                          0.110           0.097 &   0.932 r
  inner_inst/top/FE_OFN13_rstn_int (net)                                            18 
  inner_inst/top/FE_OFC54_rstn_int/a (b15bfn000an1n05x5)                                  0.000   0.110   0.000   0.004 &   0.936 r
  inner_inst/top/FE_OFC54_rstn_int/o (b15bfn000an1n05x5)                                          0.089           0.093 &   1.029 r
  inner_inst/top/FE_OFN81_rstn_int (net)                                            20 
  inner_inst/top/wt_buf_2/data_out_reg_7/rb (b15fqn003hn1n02x3)                           0.000   0.090   0.000   0.005 &   1.034 r
  data arrival time                                                                                                         1.034

  clock ideal_clock (rise edge)                                                                   0.000           1.500     1.500
  clock source latency                                                                                           -0.105     1.395
  clk (in)                                                                                        0.007           0.003 &   1.398 r
  clk (net)                                                                          1 
  CTS_cid_buf_00006/clk (b15cbf000an1n64x5)                                               0.000   0.007   0.000   0.000 &   1.398 r
  CTS_cid_buf_00006/clkout (b15cbf000an1n64x5)                                                    0.007           0.018 &   1.417 r
  CTS_2 (net)                                                                        4 
  inner_inst/top/CTS_ccl_a_buf_00004/clk (b15cbf000an1n64x5)                              0.000   0.016   0.000   0.009 &   1.426 r
  inner_inst/top/CTS_ccl_a_buf_00004/clkout (b15cbf000an1n64x5)                                   0.014           0.028 &   1.454 r
  inner_inst/top/CTS_9 (net)                                                        23 
  inner_inst/top/wt_buf_2/RC_CG_HIER_INST99/RC_CGIC_INST/clk (b15cilb01hn1n16x5)          0.000   0.016   0.000   0.004 &   1.457 r
  inner_inst/top/wt_buf_2/RC_CG_HIER_INST99/RC_CGIC_INST/clkout (b15cilb01hn1n16x5)               0.011           0.030 &   1.487 r
  inner_inst/top/wt_buf_2/RC_CG_HIER_INST99/ck_out (net)                            11 
  inner_inst/top/wt_buf_2/data_out_reg_7/clk (b15fqn003hn1n02x3)                          0.000   0.011   0.000   0.001 &   1.488 r
  clock reconvergence pessimism                                                                                   0.000     1.488
  library recovery time                                                                                          -0.015     1.473
  data required time                                                                                                        1.473
  ----------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                        1.473
  data arrival time                                                                                                        -1.034
  ----------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                               0.438


  Startpoint: rstn (input port clocked by ideal_clock)
  Endpoint: inner_inst/top/m01/weight_reg_reg_6
               (recovery check against rising-edge clock ideal_clock)
  Path Group: **async_default**
  Path Type: max  (recalculated)

  Point                                                                                     Fanout  DTrans  Trans   Delta    Incr      Path
  -------------------------------------------------------------------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                                                                            0.000           0.000     0.000
  clock network delay (ideal)                                                                                             -0.105    -0.105
  input external delay                                                                                                     0.750     0.645 r
  rstn (in)                                                                                                0.036           0.015 &   0.660 r
  rstn (net)                                                                                 11 
  FE_OFC92_rstn/a (b15bfn000an1n03x5)                                                              0.000   0.040   0.000   0.011 &   0.672 r
  FE_OFC92_rstn/o (b15bfn000an1n03x5)                                                                      0.039           0.051 &   0.722 r
  FE_OFN100_rstn (net)                                                                        5 
  g837/a (b15nonb02an1n06x5)                                                                       0.000   0.039   0.000   0.001 &   0.723 r
  g837/out0 (b15nonb02an1n06x5)                                                                            0.011           0.029 &   0.752 r
  rstn_int (net)                                                                              2 
  FE_OFC63_rstn_int/a (b15inv000an1n10x5)                                                          0.000   0.011   0.000   0.000 &   0.752 r
  FE_OFC63_rstn_int/o1 (b15inv000an1n10x5)                                                                 0.028           0.020 &   0.773 f
  FE_OFN4_rstn_int (net)                                                                     11 
  inner_inst/top/FE_OFC71_rstn_int/a (b15bfn001an1n08x5)                                           0.000   0.031   0.000   0.009 &   0.781 f
  inner_inst/top/FE_OFC71_rstn_int/o (b15bfn001an1n08x5)                                                   0.019           0.036 &   0.817 f
  inner_inst/top/FE_OFN37_rstn_int (net)                                                      5 
  inner_inst/top/FE_OFC224_rstn_int/a (b15inv040an1n02x5)                                          0.000   0.020   0.000   0.004 &   0.821 f
  inner_inst/top/FE_OFC224_rstn_int/o1 (b15inv040an1n02x5)                                                 0.121           0.088 &   0.909 r
  inner_inst/top/FE_OFN7_rstn_int (net)                                                      14 
  inner_inst/top/FE_OFC41_rstn_int/a (b15bfn000an1n03x5)                                           0.000   0.122   0.000   0.008 &   0.917 r
  inner_inst/top/FE_OFC41_rstn_int/o (b15bfn000an1n03x5)                                                   0.140           0.126 &   1.043 r
  inner_inst/top/FE_OFN52_rstn_int (net)                                                     19 
  inner_inst/top/m01/weight_reg_reg_6/rb (b15fqn003hn1n02x3)                                       0.000   0.140   0.000   0.001 &   1.045 r
  data arrival time                                                                                                                  1.045

  clock ideal_clock (rise edge)                                                                            0.000           1.500     1.500
  clock source latency                                                                                                    -0.105     1.395
  clk (in)                                                                                                 0.007           0.003 &   1.398 r
  clk (net)                                                                                   1 
  CTS_cid_buf_00006/clk (b15cbf000an1n64x5)                                                        0.000   0.007   0.000   0.000 &   1.398 r
  CTS_cid_buf_00006/clkout (b15cbf000an1n64x5)                                                             0.007           0.018 &   1.417 r
  CTS_2 (net)                                                                                 4 
  inner_inst/top/CTS_ccl_a_buf_00004/clk (b15cbf000an1n64x5)                                       0.000   0.016   0.000   0.009 &   1.426 r
  inner_inst/top/CTS_ccl_a_buf_00004/clkout (b15cbf000an1n64x5)                                            0.014           0.028 &   1.454 r
  inner_inst/top/CTS_9 (net)                                                                 23 
  inner_inst/top/RC_CG_DECLONE_HIER_INST2342/RC_CGIC_INST_clone_1/clk (b15cilb01hn1n48x5)          0.000   0.016   0.000   0.005 &   1.458 r
  inner_inst/top/RC_CG_DECLONE_HIER_INST2342/RC_CGIC_INST_clone_1/clkout (b15cilb01hn1n48x5)               0.023           0.033 &   1.491 r
  inner_inst/top/RC_CG_DECLONE_HIER_INST2342/ck_out_clone1 (net)                             64 
  inner_inst/top/m01/weight_reg_reg_6/clk (b15fqn003hn1n02x3)                                      0.000   0.035   0.000   0.016 &   1.507 r
  clock reconvergence pessimism                                                                                            0.000     1.507
  library recovery time                                                                                                   -0.024     1.483
  data required time                                                                                                                 1.483
  -------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                 1.483
  data arrival time                                                                                                                 -1.045
  -------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                        0.438


  Startpoint: rstn (input port clocked by ideal_clock)
  Endpoint: inner_inst/top/row_buf_1/RC_CG_HIER_INST73/RC_CGIC_INST
               (rising clock gating-check end-point clocked by ideal_clock)
  Path Group: **clock_gating_default**
  Path Type: max  (recalculated)

  Point                                                                           Fanout  DTrans  Trans   Delta    Incr      Path
  ---------------------------------------------------------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                                                                  0.000           0.000     0.000
  clock network delay (ideal)                                                                                   -0.105    -0.105
  input external delay                                                                                           0.750     0.645 r
  rstn (in)                                                                                      0.036           0.015 &   0.660 r
  rstn (net)                                                                       11 
  FE_OFC92_rstn/a (b15bfn000an1n03x5)                                                    0.000   0.040   0.000   0.011 &   0.672 r
  FE_OFC92_rstn/o (b15bfn000an1n03x5)                                                            0.039           0.051 &   0.722 r
  FE_OFN100_rstn (net)                                                              5 
  g837/a (b15nonb02an1n06x5)                                                             0.000   0.039   0.000   0.001 &   0.723 r
  g837/out0 (b15nonb02an1n06x5)                                                                  0.011           0.029 &   0.752 r
  rstn_int (net)                                                                    2 
  FE_OFC63_rstn_int/a (b15inv000an1n10x5)                                                0.000   0.011   0.000   0.000 &   0.752 r
  FE_OFC63_rstn_int/o1 (b15inv000an1n10x5)                                                       0.028           0.020 &   0.773 f
  FE_OFN4_rstn_int (net)                                                           11 
  FE_OFC75_rstn_int/a (b15inv000an1n03x5)                                                0.000   0.031   0.000   0.009 &   0.782 f
  FE_OFC75_rstn_int/o1 (b15inv000an1n03x5)                                                       0.107           0.089 &   0.871 r
  FE_OFN17_rstn_int (net)                                                          16 
  inner_inst/top/row_buf_1/g634/a (b15nano22an1n02x5)                                    0.000   0.107   0.000   0.001 &   0.872 r
  inner_inst/top/row_buf_1/g634/out0 (b15nano22an1n02x5)                                         0.019           0.051 &   0.923 r
  inner_inst/top/row_buf_1/FE_PHN7247_n_26 (net)                                    1 
  inner_inst/top/row_buf_1/FE_PHC7247_n_26/a (b15bfn000an1n02x5)                         0.000   0.019   0.000   0.000 &   0.923 r
  inner_inst/top/row_buf_1/FE_PHC7247_n_26/o (b15bfn000an1n02x5)                                 0.025           0.034 &   0.957 r
  inner_inst/top/row_buf_1/n_26 (net)                                               1 
  inner_inst/top/row_buf_1/RC_CG_HIER_INST73/FE_PHC4398_n_26/a (b15bfn000an1n02x5)       0.000   0.025   0.000   0.000 &   0.958 r
  inner_inst/top/row_buf_1/RC_CG_HIER_INST73/FE_PHC4398_n_26/o (b15bfn000an1n02x5)               0.025           0.036 &   0.994 r
  inner_inst/top/row_buf_1/RC_CG_HIER_INST73/FE_PHN4398_n_26 (net)                  1 
  inner_inst/top/row_buf_1/RC_CG_HIER_INST73/RC_CGIC_INST/en (b15cilb01hn1n16x5)         0.000   0.025   0.000   0.000 &   0.994 r
  data arrival time                                                                                                        0.994

  clock ideal_clock (rise edge)                                                                  0.000           1.500     1.500
  clock source latency                                                                                          -0.105     1.395
  clk (in)                                                                                       0.007           0.003 &   1.398 r
  clk (net)                                                                         1 
  CTS_cid_buf_00006/clk (b15cbf000an1n64x5)                                              0.000   0.007   0.000   0.000 &   1.398 r
  CTS_cid_buf_00006/clkout (b15cbf000an1n64x5)                                                   0.007           0.018 &   1.417 r
  CTS_2 (net)                                                                       4 
  CTS_ccl_a_buf_00002/clk (b15cbf000an1n24x5)                                            0.000   0.016   0.000   0.009 &   1.426 r
  CTS_ccl_a_buf_00002/clkout (b15cbf000an1n24x5)                                                 0.028           0.030 &   1.456 r
  CTS_3 (net)                                                                      23 
  inner_inst/top/row_buf_1/RC_CG_HIER_INST73/RC_CGIC_INST/clk (b15cilb01hn1n16x5)        0.000   0.039   0.000   0.012 &   1.468 r
  clock reconvergence pessimism                                                                                  0.000     1.468
  clock gating setup time                                                                                       -0.035     1.433
  data required time                                                                                                       1.433
  ---------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                       1.433
  data arrival time                                                                                                       -0.994
  ---------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                              0.438


  Startpoint: rstn (input port clocked by ideal_clock)
  Endpoint: inner_inst/top/wt_buf_2/data_out_reg_6
               (recovery check against rising-edge clock ideal_clock)
  Path Group: **async_default**
  Path Type: max  (recalculated)

  Point                                                                            Fanout  DTrans  Trans   Delta    Incr      Path
  ----------------------------------------------------------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                                                                   0.000           0.000     0.000
  clock network delay (ideal)                                                                                    -0.105    -0.105
  input external delay                                                                                            0.750     0.645 r
  rstn (in)                                                                                       0.036           0.015 &   0.660 r
  rstn (net)                                                                        11 
  FE_OFC92_rstn/a (b15bfn000an1n03x5)                                                     0.000   0.040   0.000   0.011 &   0.672 r
  FE_OFC92_rstn/o (b15bfn000an1n03x5)                                                             0.039           0.051 &   0.722 r
  FE_OFN100_rstn (net)                                                               5 
  g837/a (b15nonb02an1n06x5)                                                              0.000   0.039   0.000   0.001 &   0.723 r
  g837/out0 (b15nonb02an1n06x5)                                                                   0.011           0.029 &   0.752 r
  rstn_int (net)                                                                     2 
  FE_OFC63_rstn_int/a (b15inv000an1n10x5)                                                 0.000   0.011   0.000   0.000 &   0.752 r
  FE_OFC63_rstn_int/o1 (b15inv000an1n10x5)                                                        0.028           0.020 &   0.773 f
  FE_OFN4_rstn_int (net)                                                            11 
  inner_inst/top/FE_OFC74_rstn_int/a (b15inv000an1n02x5)                                  0.000   0.031   0.000   0.008 &   0.781 f
  inner_inst/top/FE_OFC74_rstn_int/o1 (b15inv000an1n02x5)                                         0.050           0.054 &   0.835 r
  inner_inst/top/FE_OFN63_rstn_int (net)                                             5 
  inner_inst/top/FE_OFC53_rstn_int/a (b15bfn000an1n03x5)                                  0.000   0.050   0.000   0.000 &   0.835 r
  inner_inst/top/FE_OFC53_rstn_int/o (b15bfn000an1n03x5)                                          0.110           0.097 &   0.932 r
  inner_inst/top/FE_OFN13_rstn_int (net)                                            18 
  inner_inst/top/FE_OFC54_rstn_int/a (b15bfn000an1n05x5)                                  0.000   0.110   0.000   0.004 &   0.936 r
  inner_inst/top/FE_OFC54_rstn_int/o (b15bfn000an1n05x5)                                          0.089           0.093 &   1.029 r
  inner_inst/top/FE_OFN81_rstn_int (net)                                            20 
  inner_inst/top/wt_buf_2/data_out_reg_6/rb (b15fqn003hn1n02x3)                           0.000   0.090   0.000   0.005 &   1.034 r
  data arrival time                                                                                                         1.034

  clock ideal_clock (rise edge)                                                                   0.000           1.500     1.500
  clock source latency                                                                                           -0.105     1.395
  clk (in)                                                                                        0.007           0.003 &   1.398 r
  clk (net)                                                                          1 
  CTS_cid_buf_00006/clk (b15cbf000an1n64x5)                                               0.000   0.007   0.000   0.000 &   1.398 r
  CTS_cid_buf_00006/clkout (b15cbf000an1n64x5)                                                    0.007           0.018 &   1.417 r
  CTS_2 (net)                                                                        4 
  inner_inst/top/CTS_ccl_a_buf_00004/clk (b15cbf000an1n64x5)                              0.000   0.016   0.000   0.009 &   1.426 r
  inner_inst/top/CTS_ccl_a_buf_00004/clkout (b15cbf000an1n64x5)                                   0.014           0.028 &   1.454 r
  inner_inst/top/CTS_9 (net)                                                        23 
  inner_inst/top/wt_buf_2/RC_CG_HIER_INST99/RC_CGIC_INST/clk (b15cilb01hn1n16x5)          0.000   0.016   0.000   0.004 &   1.457 r
  inner_inst/top/wt_buf_2/RC_CG_HIER_INST99/RC_CGIC_INST/clkout (b15cilb01hn1n16x5)               0.011           0.030 &   1.487 r
  inner_inst/top/wt_buf_2/RC_CG_HIER_INST99/ck_out (net)                            11 
  inner_inst/top/wt_buf_2/data_out_reg_6/clk (b15fqn003hn1n02x3)                          0.000   0.011   0.000   0.001 &   1.488 r
  clock reconvergence pessimism                                                                                   0.000     1.488
  library recovery time                                                                                          -0.015     1.473
  data required time                                                                                                        1.473
  ----------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                        1.473
  data arrival time                                                                                                        -1.034
  ----------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                               0.439


  Startpoint: rstn (input port clocked by ideal_clock)
  Endpoint: inner_inst/top/wt_buf_2/data_out_reg_3
               (recovery check against rising-edge clock ideal_clock)
  Path Group: **async_default**
  Path Type: max  (recalculated)

  Point                                                                            Fanout  DTrans  Trans   Delta    Incr      Path
  ----------------------------------------------------------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                                                                   0.000           0.000     0.000
  clock network delay (ideal)                                                                                    -0.105    -0.105
  input external delay                                                                                            0.750     0.645 r
  rstn (in)                                                                                       0.036           0.015 &   0.660 r
  rstn (net)                                                                        11 
  FE_OFC92_rstn/a (b15bfn000an1n03x5)                                                     0.000   0.040   0.000   0.011 &   0.672 r
  FE_OFC92_rstn/o (b15bfn000an1n03x5)                                                             0.039           0.051 &   0.722 r
  FE_OFN100_rstn (net)                                                               5 
  g837/a (b15nonb02an1n06x5)                                                              0.000   0.039   0.000   0.001 &   0.723 r
  g837/out0 (b15nonb02an1n06x5)                                                                   0.011           0.029 &   0.752 r
  rstn_int (net)                                                                     2 
  FE_OFC63_rstn_int/a (b15inv000an1n10x5)                                                 0.000   0.011   0.000   0.000 &   0.752 r
  FE_OFC63_rstn_int/o1 (b15inv000an1n10x5)                                                        0.028           0.020 &   0.773 f
  FE_OFN4_rstn_int (net)                                                            11 
  inner_inst/top/FE_OFC74_rstn_int/a (b15inv000an1n02x5)                                  0.000   0.031   0.000   0.008 &   0.781 f
  inner_inst/top/FE_OFC74_rstn_int/o1 (b15inv000an1n02x5)                                         0.050           0.054 &   0.835 r
  inner_inst/top/FE_OFN63_rstn_int (net)                                             5 
  inner_inst/top/FE_OFC53_rstn_int/a (b15bfn000an1n03x5)                                  0.000   0.050   0.000   0.000 &   0.835 r
  inner_inst/top/FE_OFC53_rstn_int/o (b15bfn000an1n03x5)                                          0.110           0.097 &   0.932 r
  inner_inst/top/FE_OFN13_rstn_int (net)                                            18 
  inner_inst/top/FE_OFC54_rstn_int/a (b15bfn000an1n05x5)                                  0.000   0.110   0.000   0.004 &   0.936 r
  inner_inst/top/FE_OFC54_rstn_int/o (b15bfn000an1n05x5)                                          0.089           0.093 &   1.029 r
  inner_inst/top/FE_OFN81_rstn_int (net)                                            20 
  inner_inst/top/wt_buf_2/data_out_reg_3/rb (b15fqn003hn1n02x3)                           0.000   0.090   0.000   0.005 &   1.034 r
  data arrival time                                                                                                         1.034

  clock ideal_clock (rise edge)                                                                   0.000           1.500     1.500
  clock source latency                                                                                           -0.105     1.395
  clk (in)                                                                                        0.007           0.003 &   1.398 r
  clk (net)                                                                          1 
  CTS_cid_buf_00006/clk (b15cbf000an1n64x5)                                               0.000   0.007   0.000   0.000 &   1.398 r
  CTS_cid_buf_00006/clkout (b15cbf000an1n64x5)                                                    0.007           0.018 &   1.417 r
  CTS_2 (net)                                                                        4 
  inner_inst/top/CTS_ccl_a_buf_00004/clk (b15cbf000an1n64x5)                              0.000   0.016   0.000   0.009 &   1.426 r
  inner_inst/top/CTS_ccl_a_buf_00004/clkout (b15cbf000an1n64x5)                                   0.014           0.028 &   1.454 r
  inner_inst/top/CTS_9 (net)                                                        23 
  inner_inst/top/wt_buf_2/RC_CG_HIER_INST99/RC_CGIC_INST/clk (b15cilb01hn1n16x5)          0.000   0.016   0.000   0.004 &   1.457 r
  inner_inst/top/wt_buf_2/RC_CG_HIER_INST99/RC_CGIC_INST/clkout (b15cilb01hn1n16x5)               0.011           0.030 &   1.487 r
  inner_inst/top/wt_buf_2/RC_CG_HIER_INST99/ck_out (net)                            11 
  inner_inst/top/wt_buf_2/data_out_reg_3/clk (b15fqn003hn1n02x3)                          0.000   0.011   0.000   0.001 &   1.488 r
  clock reconvergence pessimism                                                                                   0.000     1.488
  library recovery time                                                                                          -0.015     1.473
  data required time                                                                                                        1.473
  ----------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                        1.473
  data arrival time                                                                                                        -1.034
  ----------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                               0.439


  Startpoint: rstn (input port clocked by ideal_clock)
  Endpoint: inner_inst/top/wt_buf_2/data_out_reg_5
               (recovery check against rising-edge clock ideal_clock)
  Path Group: **async_default**
  Path Type: max  (recalculated)

  Point                                                                            Fanout  DTrans  Trans   Delta    Incr      Path
  ----------------------------------------------------------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                                                                   0.000           0.000     0.000
  clock network delay (ideal)                                                                                    -0.105    -0.105
  input external delay                                                                                            0.750     0.645 r
  rstn (in)                                                                                       0.036           0.015 &   0.660 r
  rstn (net)                                                                        11 
  FE_OFC92_rstn/a (b15bfn000an1n03x5)                                                     0.000   0.040   0.000   0.011 &   0.672 r
  FE_OFC92_rstn/o (b15bfn000an1n03x5)                                                             0.039           0.051 &   0.722 r
  FE_OFN100_rstn (net)                                                               5 
  g837/a (b15nonb02an1n06x5)                                                              0.000   0.039   0.000   0.001 &   0.723 r
  g837/out0 (b15nonb02an1n06x5)                                                                   0.011           0.029 &   0.752 r
  rstn_int (net)                                                                     2 
  FE_OFC63_rstn_int/a (b15inv000an1n10x5)                                                 0.000   0.011   0.000   0.000 &   0.752 r
  FE_OFC63_rstn_int/o1 (b15inv000an1n10x5)                                                        0.028           0.020 &   0.773 f
  FE_OFN4_rstn_int (net)                                                            11 
  inner_inst/top/FE_OFC74_rstn_int/a (b15inv000an1n02x5)                                  0.000   0.031   0.000   0.008 &   0.781 f
  inner_inst/top/FE_OFC74_rstn_int/o1 (b15inv000an1n02x5)                                         0.050           0.054 &   0.835 r
  inner_inst/top/FE_OFN63_rstn_int (net)                                             5 
  inner_inst/top/FE_OFC53_rstn_int/a (b15bfn000an1n03x5)                                  0.000   0.050   0.000   0.000 &   0.835 r
  inner_inst/top/FE_OFC53_rstn_int/o (b15bfn000an1n03x5)                                          0.110           0.097 &   0.932 r
  inner_inst/top/FE_OFN13_rstn_int (net)                                            18 
  inner_inst/top/FE_OFC54_rstn_int/a (b15bfn000an1n05x5)                                  0.000   0.110   0.000   0.004 &   0.936 r
  inner_inst/top/FE_OFC54_rstn_int/o (b15bfn000an1n05x5)                                          0.089           0.093 &   1.029 r
  inner_inst/top/FE_OFN81_rstn_int (net)                                            20 
  inner_inst/top/wt_buf_2/data_out_reg_5/rb (b15fqn003hn1n02x3)                           0.000   0.090   0.000   0.005 &   1.034 r
  data arrival time                                                                                                         1.034

  clock ideal_clock (rise edge)                                                                   0.000           1.500     1.500
  clock source latency                                                                                           -0.105     1.395
  clk (in)                                                                                        0.007           0.003 &   1.398 r
  clk (net)                                                                          1 
  CTS_cid_buf_00006/clk (b15cbf000an1n64x5)                                               0.000   0.007   0.000   0.000 &   1.398 r
  CTS_cid_buf_00006/clkout (b15cbf000an1n64x5)                                                    0.007           0.018 &   1.417 r
  CTS_2 (net)                                                                        4 
  inner_inst/top/CTS_ccl_a_buf_00004/clk (b15cbf000an1n64x5)                              0.000   0.016   0.000   0.009 &   1.426 r
  inner_inst/top/CTS_ccl_a_buf_00004/clkout (b15cbf000an1n64x5)                                   0.014           0.028 &   1.454 r
  inner_inst/top/CTS_9 (net)                                                        23 
  inner_inst/top/wt_buf_2/RC_CG_HIER_INST99/RC_CGIC_INST/clk (b15cilb01hn1n16x5)          0.000   0.016   0.000   0.004 &   1.457 r
  inner_inst/top/wt_buf_2/RC_CG_HIER_INST99/RC_CGIC_INST/clkout (b15cilb01hn1n16x5)               0.011           0.030 &   1.487 r
  inner_inst/top/wt_buf_2/RC_CG_HIER_INST99/ck_out (net)                            11 
  inner_inst/top/wt_buf_2/data_out_reg_5/clk (b15fqn003hn1n02x3)                          0.000   0.011   0.000   0.001 &   1.488 r
  clock reconvergence pessimism                                                                                   0.000     1.488
  library recovery time                                                                                          -0.015     1.473
  data required time                                                                                                        1.473
  ----------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                        1.473
  data arrival time                                                                                                        -1.034
  ----------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                               0.439


  Startpoint: rstn (input port clocked by ideal_clock)
  Endpoint: inner_inst/top/wt_buf_2/data_out_reg_4
               (recovery check against rising-edge clock ideal_clock)
  Path Group: **async_default**
  Path Type: max  (recalculated)

  Point                                                                            Fanout  DTrans  Trans   Delta    Incr      Path
  ----------------------------------------------------------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                                                                   0.000           0.000     0.000
  clock network delay (ideal)                                                                                    -0.105    -0.105
  input external delay                                                                                            0.750     0.645 r
  rstn (in)                                                                                       0.036           0.015 &   0.660 r
  rstn (net)                                                                        11 
  FE_OFC92_rstn/a (b15bfn000an1n03x5)                                                     0.000   0.040   0.000   0.011 &   0.672 r
  FE_OFC92_rstn/o (b15bfn000an1n03x5)                                                             0.039           0.051 &   0.722 r
  FE_OFN100_rstn (net)                                                               5 
  g837/a (b15nonb02an1n06x5)                                                              0.000   0.039   0.000   0.001 &   0.723 r
  g837/out0 (b15nonb02an1n06x5)                                                                   0.011           0.029 &   0.752 r
  rstn_int (net)                                                                     2 
  FE_OFC63_rstn_int/a (b15inv000an1n10x5)                                                 0.000   0.011   0.000   0.000 &   0.752 r
  FE_OFC63_rstn_int/o1 (b15inv000an1n10x5)                                                        0.028           0.020 &   0.773 f
  FE_OFN4_rstn_int (net)                                                            11 
  inner_inst/top/FE_OFC74_rstn_int/a (b15inv000an1n02x5)                                  0.000   0.031   0.000   0.008 &   0.781 f
  inner_inst/top/FE_OFC74_rstn_int/o1 (b15inv000an1n02x5)                                         0.050           0.054 &   0.835 r
  inner_inst/top/FE_OFN63_rstn_int (net)                                             5 
  inner_inst/top/FE_OFC53_rstn_int/a (b15bfn000an1n03x5)                                  0.000   0.050   0.000   0.000 &   0.835 r
  inner_inst/top/FE_OFC53_rstn_int/o (b15bfn000an1n03x5)                                          0.110           0.097 &   0.932 r
  inner_inst/top/FE_OFN13_rstn_int (net)                                            18 
  inner_inst/top/FE_OFC54_rstn_int/a (b15bfn000an1n05x5)                                  0.000   0.110   0.000   0.004 &   0.936 r
  inner_inst/top/FE_OFC54_rstn_int/o (b15bfn000an1n05x5)                                          0.089           0.093 &   1.029 r
  inner_inst/top/FE_OFN81_rstn_int (net)                                            20 
  inner_inst/top/wt_buf_2/data_out_reg_4/rb (b15fqn003hn1n02x3)                           0.000   0.089   0.000   0.004 &   1.033 r
  data arrival time                                                                                                         1.033

  clock ideal_clock (rise edge)                                                                   0.000           1.500     1.500
  clock source latency                                                                                           -0.105     1.395
  clk (in)                                                                                        0.007           0.003 &   1.398 r
  clk (net)                                                                          1 
  CTS_cid_buf_00006/clk (b15cbf000an1n64x5)                                               0.000   0.007   0.000   0.000 &   1.398 r
  CTS_cid_buf_00006/clkout (b15cbf000an1n64x5)                                                    0.007           0.018 &   1.417 r
  CTS_2 (net)                                                                        4 
  inner_inst/top/CTS_ccl_a_buf_00004/clk (b15cbf000an1n64x5)                              0.000   0.016   0.000   0.009 &   1.426 r
  inner_inst/top/CTS_ccl_a_buf_00004/clkout (b15cbf000an1n64x5)                                   0.014           0.028 &   1.454 r
  inner_inst/top/CTS_9 (net)                                                        23 
  inner_inst/top/wt_buf_2/RC_CG_HIER_INST99/RC_CGIC_INST/clk (b15cilb01hn1n16x5)          0.000   0.016   0.000   0.004 &   1.457 r
  inner_inst/top/wt_buf_2/RC_CG_HIER_INST99/RC_CGIC_INST/clkout (b15cilb01hn1n16x5)               0.011           0.030 &   1.487 r
  inner_inst/top/wt_buf_2/RC_CG_HIER_INST99/ck_out (net)                            11 
  inner_inst/top/wt_buf_2/data_out_reg_4/clk (b15fqn003hn1n02x3)                          0.000   0.011   0.000   0.001 &   1.488 r
  clock reconvergence pessimism                                                                                   0.000     1.488
  library recovery time                                                                                          -0.015     1.473
  data required time                                                                                                        1.473
  ----------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                        1.473
  data arrival time                                                                                                        -1.033
  ----------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                               0.439


  Startpoint: rstn (input port clocked by ideal_clock)
  Endpoint: inner_inst/top/m00/weight_reg_reg_4
               (recovery check against rising-edge clock ideal_clock)
  Path Group: **async_default**
  Path Type: max  (recalculated)

  Point                                                                                     Fanout  DTrans  Trans   Delta    Incr      Path
  -------------------------------------------------------------------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                                                                            0.000           0.000     0.000
  clock network delay (ideal)                                                                                             -0.105    -0.105
  input external delay                                                                                                     0.750     0.645 r
  rstn (in)                                                                                                0.036           0.015 &   0.660 r
  rstn (net)                                                                                 11 
  FE_OFC92_rstn/a (b15bfn000an1n03x5)                                                              0.000   0.040   0.000   0.011 &   0.672 r
  FE_OFC92_rstn/o (b15bfn000an1n03x5)                                                                      0.039           0.051 &   0.722 r
  FE_OFN100_rstn (net)                                                                        5 
  g837/a (b15nonb02an1n06x5)                                                                       0.000   0.039   0.000   0.001 &   0.723 r
  g837/out0 (b15nonb02an1n06x5)                                                                            0.011           0.029 &   0.752 r
  rstn_int (net)                                                                              2 
  FE_OFC63_rstn_int/a (b15inv000an1n10x5)                                                          0.000   0.011   0.000   0.000 &   0.752 r
  FE_OFC63_rstn_int/o1 (b15inv000an1n10x5)                                                                 0.028           0.020 &   0.773 f
  FE_OFN4_rstn_int (net)                                                                     11 
  inner_inst/top/FE_OFC71_rstn_int/a (b15bfn001an1n08x5)                                           0.000   0.031   0.000   0.009 &   0.781 f
  inner_inst/top/FE_OFC71_rstn_int/o (b15bfn001an1n08x5)                                                   0.019           0.036 &   0.817 f
  inner_inst/top/FE_OFN37_rstn_int (net)                                                      5 
  inner_inst/top/FE_OFC224_rstn_int/a (b15inv040an1n02x5)                                          0.000   0.020   0.000   0.004 &   0.821 f
  inner_inst/top/FE_OFC224_rstn_int/o1 (b15inv040an1n02x5)                                                 0.121           0.088 &   0.909 r
  inner_inst/top/FE_OFN7_rstn_int (net)                                                      14 
  inner_inst/top/FE_OFC42_rstn_int/a (b15bfn000an1n03x5)                                           0.000   0.122   0.000   0.006 &   0.914 r
  inner_inst/top/FE_OFC42_rstn_int/o (b15bfn000an1n03x5)                                                   0.140           0.124 &   1.039 r
  inner_inst/top/FE_OFN53_rstn_int (net)                                                     18 
  inner_inst/top/m00/weight_reg_reg_4/rb (b15fqn003hn1n02x3)                                       0.000   0.141   0.000   0.006 &   1.044 r
  data arrival time                                                                                                                  1.044

  clock ideal_clock (rise edge)                                                                            0.000           1.500     1.500
  clock source latency                                                                                                    -0.105     1.395
  clk (in)                                                                                                 0.007           0.003 &   1.398 r
  clk (net)                                                                                   1 
  CTS_cid_buf_00006/clk (b15cbf000an1n64x5)                                                        0.000   0.007   0.000   0.000 &   1.398 r
  CTS_cid_buf_00006/clkout (b15cbf000an1n64x5)                                                             0.007           0.018 &   1.417 r
  CTS_2 (net)                                                                                 4 
  inner_inst/top/CTS_ccl_a_buf_00004/clk (b15cbf000an1n64x5)                                       0.000   0.016   0.000   0.009 &   1.426 r
  inner_inst/top/CTS_ccl_a_buf_00004/clkout (b15cbf000an1n64x5)                                            0.014           0.028 &   1.454 r
  inner_inst/top/CTS_9 (net)                                                                 23 
  inner_inst/top/RC_CG_DECLONE_HIER_INST2342/RC_CGIC_INST_clone_1/clk (b15cilb01hn1n48x5)          0.000   0.016   0.000   0.005 &   1.458 r
  inner_inst/top/RC_CG_DECLONE_HIER_INST2342/RC_CGIC_INST_clone_1/clkout (b15cilb01hn1n48x5)               0.023           0.033 &   1.491 r
  inner_inst/top/RC_CG_DECLONE_HIER_INST2342/ck_out_clone1 (net)                             64 
  inner_inst/top/m00/weight_reg_reg_4/clk (b15fqn003hn1n02x3)                                      0.000   0.035   0.000   0.017 &   1.508 r
  clock reconvergence pessimism                                                                                            0.000     1.508
  library recovery time                                                                                                   -0.024     1.484
  data required time                                                                                                                 1.484
  -------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                 1.484
  data arrival time                                                                                                                 -1.044
  -------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                        0.440


  Startpoint: rstn (input port clocked by ideal_clock)
  Endpoint: inner_inst/top/m00/weight_reg_reg_5
               (recovery check against rising-edge clock ideal_clock)
  Path Group: **async_default**
  Path Type: max  (recalculated)

  Point                                                                                     Fanout  DTrans  Trans   Delta    Incr      Path
  -------------------------------------------------------------------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                                                                            0.000           0.000     0.000
  clock network delay (ideal)                                                                                             -0.105    -0.105
  input external delay                                                                                                     0.750     0.645 r
  rstn (in)                                                                                                0.036           0.015 &   0.660 r
  rstn (net)                                                                                 11 
  FE_OFC92_rstn/a (b15bfn000an1n03x5)                                                              0.000   0.040   0.000   0.011 &   0.672 r
  FE_OFC92_rstn/o (b15bfn000an1n03x5)                                                                      0.039           0.051 &   0.722 r
  FE_OFN100_rstn (net)                                                                        5 
  g837/a (b15nonb02an1n06x5)                                                                       0.000   0.039   0.000   0.001 &   0.723 r
  g837/out0 (b15nonb02an1n06x5)                                                                            0.011           0.029 &   0.752 r
  rstn_int (net)                                                                              2 
  FE_OFC63_rstn_int/a (b15inv000an1n10x5)                                                          0.000   0.011   0.000   0.000 &   0.752 r
  FE_OFC63_rstn_int/o1 (b15inv000an1n10x5)                                                                 0.028           0.020 &   0.773 f
  FE_OFN4_rstn_int (net)                                                                     11 
  inner_inst/top/FE_OFC71_rstn_int/a (b15bfn001an1n08x5)                                           0.000   0.031   0.000   0.009 &   0.781 f
  inner_inst/top/FE_OFC71_rstn_int/o (b15bfn001an1n08x5)                                                   0.019           0.036 &   0.817 f
  inner_inst/top/FE_OFN37_rstn_int (net)                                                      5 
  inner_inst/top/FE_OFC224_rstn_int/a (b15inv040an1n02x5)                                          0.000   0.020   0.000   0.004 &   0.821 f
  inner_inst/top/FE_OFC224_rstn_int/o1 (b15inv040an1n02x5)                                                 0.121           0.088 &   0.909 r
  inner_inst/top/FE_OFN7_rstn_int (net)                                                      14 
  inner_inst/top/FE_OFC42_rstn_int/a (b15bfn000an1n03x5)                                           0.000   0.122   0.000   0.006 &   0.914 r
  inner_inst/top/FE_OFC42_rstn_int/o (b15bfn000an1n03x5)                                                   0.140           0.124 &   1.039 r
  inner_inst/top/FE_OFN53_rstn_int (net)                                                     18 
  inner_inst/top/m00/weight_reg_reg_5/rb (b15fqn003hn1n02x3)                                       0.000   0.141   0.000   0.005 &   1.044 r
  data arrival time                                                                                                                  1.044

  clock ideal_clock (rise edge)                                                                            0.000           1.500     1.500
  clock source latency                                                                                                    -0.105     1.395
  clk (in)                                                                                                 0.007           0.003 &   1.398 r
  clk (net)                                                                                   1 
  CTS_cid_buf_00006/clk (b15cbf000an1n64x5)                                                        0.000   0.007   0.000   0.000 &   1.398 r
  CTS_cid_buf_00006/clkout (b15cbf000an1n64x5)                                                             0.007           0.018 &   1.417 r
  CTS_2 (net)                                                                                 4 
  inner_inst/top/CTS_ccl_a_buf_00004/clk (b15cbf000an1n64x5)                                       0.000   0.016   0.000   0.009 &   1.426 r
  inner_inst/top/CTS_ccl_a_buf_00004/clkout (b15cbf000an1n64x5)                                            0.014           0.028 &   1.454 r
  inner_inst/top/CTS_9 (net)                                                                 23 
  inner_inst/top/RC_CG_DECLONE_HIER_INST2342/RC_CGIC_INST_clone_1/clk (b15cilb01hn1n48x5)          0.000   0.016   0.000   0.005 &   1.458 r
  inner_inst/top/RC_CG_DECLONE_HIER_INST2342/RC_CGIC_INST_clone_1/clkout (b15cilb01hn1n48x5)               0.023           0.033 &   1.491 r
  inner_inst/top/RC_CG_DECLONE_HIER_INST2342/ck_out_clone1 (net)                             64 
  inner_inst/top/m00/weight_reg_reg_5/clk (b15fqn003hn1n02x3)                                      0.000   0.035   0.000   0.018 &   1.509 r
  clock reconvergence pessimism                                                                                            0.000     1.509
  library recovery time                                                                                                   -0.024     1.485
  data required time                                                                                                                 1.485
  -------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                 1.485
  data arrival time                                                                                                                 -1.044
  -------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                        0.441


  Startpoint: rstn (input port clocked by ideal_clock)
  Endpoint: inner_inst/top/wt_buf_2/data_out_reg_1
               (recovery check against rising-edge clock ideal_clock)
  Path Group: **async_default**
  Path Type: max  (recalculated)

  Point                                                                            Fanout  DTrans  Trans   Delta    Incr      Path
  ----------------------------------------------------------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                                                                   0.000           0.000     0.000
  clock network delay (ideal)                                                                                    -0.105    -0.105
  input external delay                                                                                            0.750     0.645 r
  rstn (in)                                                                                       0.036           0.015 &   0.660 r
  rstn (net)                                                                        11 
  FE_OFC92_rstn/a (b15bfn000an1n03x5)                                                     0.000   0.040   0.000   0.011 &   0.672 r
  FE_OFC92_rstn/o (b15bfn000an1n03x5)                                                             0.039           0.051 &   0.722 r
  FE_OFN100_rstn (net)                                                               5 
  g837/a (b15nonb02an1n06x5)                                                              0.000   0.039   0.000   0.001 &   0.723 r
  g837/out0 (b15nonb02an1n06x5)                                                                   0.011           0.029 &   0.752 r
  rstn_int (net)                                                                     2 
  FE_OFC63_rstn_int/a (b15inv000an1n10x5)                                                 0.000   0.011   0.000   0.000 &   0.752 r
  FE_OFC63_rstn_int/o1 (b15inv000an1n10x5)                                                        0.028           0.020 &   0.773 f
  FE_OFN4_rstn_int (net)                                                            11 
  inner_inst/top/FE_OFC74_rstn_int/a (b15inv000an1n02x5)                                  0.000   0.031   0.000   0.008 &   0.781 f
  inner_inst/top/FE_OFC74_rstn_int/o1 (b15inv000an1n02x5)                                         0.050           0.054 &   0.835 r
  inner_inst/top/FE_OFN63_rstn_int (net)                                             5 
  inner_inst/top/FE_OFC53_rstn_int/a (b15bfn000an1n03x5)                                  0.000   0.050   0.000   0.000 &   0.835 r
  inner_inst/top/FE_OFC53_rstn_int/o (b15bfn000an1n03x5)                                          0.110           0.097 &   0.932 r
  inner_inst/top/FE_OFN13_rstn_int (net)                                            18 
  inner_inst/top/FE_OFC54_rstn_int/a (b15bfn000an1n05x5)                                  0.000   0.110   0.000   0.004 &   0.936 r
  inner_inst/top/FE_OFC54_rstn_int/o (b15bfn000an1n05x5)                                          0.089           0.093 &   1.029 r
  inner_inst/top/FE_OFN81_rstn_int (net)                                            20 
  inner_inst/top/wt_buf_2/data_out_reg_1/rb (b15fqn003hn1n02x3)                           0.000   0.089   0.000   0.002 &   1.031 r
  data arrival time                                                                                                         1.031

  clock ideal_clock (rise edge)                                                                   0.000           1.500     1.500
  clock source latency                                                                                           -0.105     1.395
  clk (in)                                                                                        0.007           0.003 &   1.398 r
  clk (net)                                                                          1 
  CTS_cid_buf_00006/clk (b15cbf000an1n64x5)                                               0.000   0.007   0.000   0.000 &   1.398 r
  CTS_cid_buf_00006/clkout (b15cbf000an1n64x5)                                                    0.007           0.018 &   1.417 r
  CTS_2 (net)                                                                        4 
  inner_inst/top/CTS_ccl_a_buf_00004/clk (b15cbf000an1n64x5)                              0.000   0.016   0.000   0.009 &   1.426 r
  inner_inst/top/CTS_ccl_a_buf_00004/clkout (b15cbf000an1n64x5)                                   0.014           0.028 &   1.454 r
  inner_inst/top/CTS_9 (net)                                                        23 
  inner_inst/top/wt_buf_2/RC_CG_HIER_INST99/RC_CGIC_INST/clk (b15cilb01hn1n16x5)          0.000   0.016   0.000   0.004 &   1.457 r
  inner_inst/top/wt_buf_2/RC_CG_HIER_INST99/RC_CGIC_INST/clkout (b15cilb01hn1n16x5)               0.011           0.030 &   1.487 r
  inner_inst/top/wt_buf_2/RC_CG_HIER_INST99/ck_out (net)                            11 
  inner_inst/top/wt_buf_2/data_out_reg_1/clk (b15fqn003hn1n02x3)                          0.000   0.011   0.000   0.000 &   1.487 r
  clock reconvergence pessimism                                                                                   0.000     1.487
  library recovery time                                                                                          -0.015     1.472
  data required time                                                                                                        1.472
  ----------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                        1.472
  data arrival time                                                                                                        -1.031
  ----------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                               0.441


  Startpoint: rstn (input port clocked by ideal_clock)
  Endpoint: inner_inst/top/wt_buf_2/data_out_reg_0
               (recovery check against rising-edge clock ideal_clock)
  Path Group: **async_default**
  Path Type: max  (recalculated)

  Point                                                                            Fanout  DTrans  Trans   Delta    Incr      Path
  ----------------------------------------------------------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                                                                   0.000           0.000     0.000
  clock network delay (ideal)                                                                                    -0.105    -0.105
  input external delay                                                                                            0.750     0.645 r
  rstn (in)                                                                                       0.036           0.015 &   0.660 r
  rstn (net)                                                                        11 
  FE_OFC92_rstn/a (b15bfn000an1n03x5)                                                     0.000   0.040   0.000   0.011 &   0.672 r
  FE_OFC92_rstn/o (b15bfn000an1n03x5)                                                             0.039           0.051 &   0.722 r
  FE_OFN100_rstn (net)                                                               5 
  g837/a (b15nonb02an1n06x5)                                                              0.000   0.039   0.000   0.001 &   0.723 r
  g837/out0 (b15nonb02an1n06x5)                                                                   0.011           0.029 &   0.752 r
  rstn_int (net)                                                                     2 
  FE_OFC63_rstn_int/a (b15inv000an1n10x5)                                                 0.000   0.011   0.000   0.000 &   0.752 r
  FE_OFC63_rstn_int/o1 (b15inv000an1n10x5)                                                        0.028           0.020 &   0.773 f
  FE_OFN4_rstn_int (net)                                                            11 
  inner_inst/top/FE_OFC74_rstn_int/a (b15inv000an1n02x5)                                  0.000   0.031   0.000   0.008 &   0.781 f
  inner_inst/top/FE_OFC74_rstn_int/o1 (b15inv000an1n02x5)                                         0.050           0.054 &   0.835 r
  inner_inst/top/FE_OFN63_rstn_int (net)                                             5 
  inner_inst/top/FE_OFC53_rstn_int/a (b15bfn000an1n03x5)                                  0.000   0.050   0.000   0.000 &   0.835 r
  inner_inst/top/FE_OFC53_rstn_int/o (b15bfn000an1n03x5)                                          0.110           0.097 &   0.932 r
  inner_inst/top/FE_OFN13_rstn_int (net)                                            18 
  inner_inst/top/FE_OFC54_rstn_int/a (b15bfn000an1n05x5)                                  0.000   0.110   0.000   0.004 &   0.936 r
  inner_inst/top/FE_OFC54_rstn_int/o (b15bfn000an1n05x5)                                          0.089           0.093 &   1.029 r
  inner_inst/top/FE_OFN81_rstn_int (net)                                            20 
  inner_inst/top/wt_buf_2/data_out_reg_0/rb (b15fqn003hn1n02x3)                           0.000   0.089   0.000   0.002 &   1.031 r
  data arrival time                                                                                                         1.031

  clock ideal_clock (rise edge)                                                                   0.000           1.500     1.500
  clock source latency                                                                                           -0.105     1.395
  clk (in)                                                                                        0.007           0.003 &   1.398 r
  clk (net)                                                                          1 
  CTS_cid_buf_00006/clk (b15cbf000an1n64x5)                                               0.000   0.007   0.000   0.000 &   1.398 r
  CTS_cid_buf_00006/clkout (b15cbf000an1n64x5)                                                    0.007           0.018 &   1.417 r
  CTS_2 (net)                                                                        4 
  inner_inst/top/CTS_ccl_a_buf_00004/clk (b15cbf000an1n64x5)                              0.000   0.016   0.000   0.009 &   1.426 r
  inner_inst/top/CTS_ccl_a_buf_00004/clkout (b15cbf000an1n64x5)                                   0.014           0.028 &   1.454 r
  inner_inst/top/CTS_9 (net)                                                        23 
  inner_inst/top/wt_buf_2/RC_CG_HIER_INST99/RC_CGIC_INST/clk (b15cilb01hn1n16x5)          0.000   0.016   0.000   0.004 &   1.457 r
  inner_inst/top/wt_buf_2/RC_CG_HIER_INST99/RC_CGIC_INST/clkout (b15cilb01hn1n16x5)               0.011           0.030 &   1.487 r
  inner_inst/top/wt_buf_2/RC_CG_HIER_INST99/ck_out (net)                            11 
  inner_inst/top/wt_buf_2/data_out_reg_0/clk (b15fqn003hn1n02x3)                          0.000   0.011   0.000   0.000 &   1.487 r
  clock reconvergence pessimism                                                                                   0.000     1.487
  library recovery time                                                                                          -0.015     1.472
  data required time                                                                                                        1.472
  ----------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                        1.472
  data arrival time                                                                                                        -1.031
  ----------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                               0.441


  Startpoint: rstn (input port clocked by ideal_clock)
  Endpoint: inner_inst/top/wt_buf_2/data_out_reg_2
               (recovery check against rising-edge clock ideal_clock)
  Path Group: **async_default**
  Path Type: max  (recalculated)

  Point                                                                            Fanout  DTrans  Trans   Delta    Incr      Path
  ----------------------------------------------------------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                                                                   0.000           0.000     0.000
  clock network delay (ideal)                                                                                    -0.105    -0.105
  input external delay                                                                                            0.750     0.645 r
  rstn (in)                                                                                       0.036           0.015 &   0.660 r
  rstn (net)                                                                        11 
  FE_OFC92_rstn/a (b15bfn000an1n03x5)                                                     0.000   0.040   0.000   0.011 &   0.672 r
  FE_OFC92_rstn/o (b15bfn000an1n03x5)                                                             0.039           0.051 &   0.722 r
  FE_OFN100_rstn (net)                                                               5 
  g837/a (b15nonb02an1n06x5)                                                              0.000   0.039   0.000   0.001 &   0.723 r
  g837/out0 (b15nonb02an1n06x5)                                                                   0.011           0.029 &   0.752 r
  rstn_int (net)                                                                     2 
  FE_OFC63_rstn_int/a (b15inv000an1n10x5)                                                 0.000   0.011   0.000   0.000 &   0.752 r
  FE_OFC63_rstn_int/o1 (b15inv000an1n10x5)                                                        0.028           0.020 &   0.773 f
  FE_OFN4_rstn_int (net)                                                            11 
  inner_inst/top/FE_OFC74_rstn_int/a (b15inv000an1n02x5)                                  0.000   0.031   0.000   0.008 &   0.781 f
  inner_inst/top/FE_OFC74_rstn_int/o1 (b15inv000an1n02x5)                                         0.050           0.054 &   0.835 r
  inner_inst/top/FE_OFN63_rstn_int (net)                                             5 
  inner_inst/top/FE_OFC53_rstn_int/a (b15bfn000an1n03x5)                                  0.000   0.050   0.000   0.000 &   0.835 r
  inner_inst/top/FE_OFC53_rstn_int/o (b15bfn000an1n03x5)                                          0.110           0.097 &   0.932 r
  inner_inst/top/FE_OFN13_rstn_int (net)                                            18 
  inner_inst/top/FE_OFC54_rstn_int/a (b15bfn000an1n05x5)                                  0.000   0.110   0.000   0.004 &   0.936 r
  inner_inst/top/FE_OFC54_rstn_int/o (b15bfn000an1n05x5)                                          0.089           0.093 &   1.029 r
  inner_inst/top/FE_OFN81_rstn_int (net)                                            20 
  inner_inst/top/wt_buf_2/data_out_reg_2/rb (b15fqn003hn1n02x3)                           0.000   0.089   0.000   0.003 &   1.032 r
  data arrival time                                                                                                         1.032

  clock ideal_clock (rise edge)                                                                   0.000           1.500     1.500
  clock source latency                                                                                           -0.105     1.395
  clk (in)                                                                                        0.007           0.003 &   1.398 r
  clk (net)                                                                          1 
  CTS_cid_buf_00006/clk (b15cbf000an1n64x5)                                               0.000   0.007   0.000   0.000 &   1.398 r
  CTS_cid_buf_00006/clkout (b15cbf000an1n64x5)                                                    0.007           0.018 &   1.417 r
  CTS_2 (net)                                                                        4 
  inner_inst/top/CTS_ccl_a_buf_00004/clk (b15cbf000an1n64x5)                              0.000   0.016   0.000   0.009 &   1.426 r
  inner_inst/top/CTS_ccl_a_buf_00004/clkout (b15cbf000an1n64x5)                                   0.014           0.028 &   1.454 r
  inner_inst/top/CTS_9 (net)                                                        23 
  inner_inst/top/wt_buf_2/RC_CG_HIER_INST99/RC_CGIC_INST/clk (b15cilb01hn1n16x5)          0.000   0.016   0.000   0.004 &   1.457 r
  inner_inst/top/wt_buf_2/RC_CG_HIER_INST99/RC_CGIC_INST/clkout (b15cilb01hn1n16x5)               0.011           0.030 &   1.487 r
  inner_inst/top/wt_buf_2/RC_CG_HIER_INST99/ck_out (net)                            11 
  inner_inst/top/wt_buf_2/data_out_reg_2/clk (b15fqn003hn1n02x3)                          0.000   0.011   0.000   0.001 &   1.488 r
  clock reconvergence pessimism                                                                                   0.000     1.488
  library recovery time                                                                                          -0.015     1.472
  data required time                                                                                                        1.472
  ----------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                        1.472
  data arrival time                                                                                                        -1.032
  ----------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                               0.441


  Startpoint: rstn (input port clocked by ideal_clock)
  Endpoint: inner_inst/top/wt_buf_2/RC_CG_HIER_INST103/RC_CGIC_INST
               (rising clock gating-check end-point clocked by ideal_clock)
  Path Group: **clock_gating_default**
  Path Type: max  (recalculated)

  Point                                                                          Fanout  DTrans  Trans   Delta    Incr      Path
  --------------------------------------------------------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                                                                 0.000           0.000     0.000
  clock network delay (ideal)                                                                                  -0.105    -0.105
  input external delay                                                                                          0.750     0.645 r
  rstn (in)                                                                                     0.036           0.015 &   0.660 r
  rstn (net)                                                                      11 
  FE_OFC92_rstn/a (b15bfn000an1n03x5)                                                   0.000   0.040   0.000   0.011 &   0.672 r
  FE_OFC92_rstn/o (b15bfn000an1n03x5)                                                           0.039           0.051 &   0.722 r
  FE_OFN100_rstn (net)                                                             5 
  g837/a (b15nonb02an1n06x5)                                                            0.000   0.039   0.000   0.001 &   0.723 r
  g837/out0 (b15nonb02an1n06x5)                                                                 0.011           0.029 &   0.752 r
  rstn_int (net)                                                                   2 
  FE_OFC63_rstn_int/a (b15inv000an1n10x5)                                               0.000   0.011   0.000   0.000 &   0.752 r
  FE_OFC63_rstn_int/o1 (b15inv000an1n10x5)                                                      0.028           0.020 &   0.773 f
  FE_OFN4_rstn_int (net)                                                          11 
  inner_inst/top/FE_OFC74_rstn_int/a (b15inv000an1n02x5)                                0.000   0.031   0.000   0.008 &   0.781 f
  inner_inst/top/FE_OFC74_rstn_int/o1 (b15inv000an1n02x5)                                       0.050           0.054 &   0.835 r
  inner_inst/top/FE_OFN63_rstn_int (net)                                           5 
  inner_inst/top/FE_OFC53_rstn_int/a (b15bfn000an1n03x5)                                0.000   0.050   0.000   0.000 &   0.835 r
  inner_inst/top/FE_OFC53_rstn_int/o (b15bfn000an1n03x5)                                        0.110           0.097 &   0.932 r
  inner_inst/top/FE_OFN13_rstn_int (net)                                          18 
  inner_inst/top/wt_buf_2/g624/a (b15andc04an1n02x5)                                    0.000   0.110   0.000   0.002 &   0.934 r
  inner_inst/top/wt_buf_2/g624/o (b15andc04an1n02x5)                                            0.016           0.050 &   0.984 r
  inner_inst/top/wt_buf_2/n_26 (net)                                               1 
  inner_inst/top/wt_buf_2/RC_CG_HIER_INST103/RC_CGIC_INST/en (b15cilb01hn1n16x5)        0.000   0.016   0.000   0.000 &   0.984 r
  data arrival time                                                                                                       0.984

  clock ideal_clock (rise edge)                                                                 0.000           1.500     1.500
  clock source latency                                                                                         -0.105     1.395
  clk (in)                                                                                      0.007           0.003 &   1.398 r
  clk (net)                                                                        1 
  CTS_cid_buf_00006/clk (b15cbf000an1n64x5)                                             0.000   0.007   0.000   0.000 &   1.398 r
  CTS_cid_buf_00006/clkout (b15cbf000an1n64x5)                                                  0.007           0.018 &   1.417 r
  CTS_2 (net)                                                                      4 
  inner_inst/top/CTS_ccl_a_buf_00004/clk (b15cbf000an1n64x5)                            0.000   0.016   0.000   0.009 &   1.426 r
  inner_inst/top/CTS_ccl_a_buf_00004/clkout (b15cbf000an1n64x5)                                 0.014           0.028 &   1.454 r
  inner_inst/top/CTS_9 (net)                                                      23 
  inner_inst/top/wt_buf_2/RC_CG_HIER_INST103/RC_CGIC_INST/clk (b15cilb01hn1n16x5)       0.000   0.016   0.000   0.003 &   1.457 r
  clock reconvergence pessimism                                                                                 0.000     1.457
  clock gating setup time                                                                                      -0.032     1.425
  data required time                                                                                                      1.425
  --------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                      1.425
  data arrival time                                                                                                      -0.984
  --------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                             0.441


  Startpoint: rstn (input port clocked by ideal_clock)
  Endpoint: primary_input_queue/genblk1.dpath/qstore/rfile_reg_1_10
               (recovery check against rising-edge clock ideal_clock)
  Path Group: **async_default**
  Path Type: max  (recalculated)

  Point                                                                                              Fanout  DTrans  Trans   Delta    Incr      Path
  ----------------------------------------------------------------------------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                                                                                     0.000           0.000     0.000
  clock network delay (ideal)                                                                                                      -0.105    -0.105
  input external delay                                                                                                              0.750     0.645 r
  rstn (in)                                                                                                         0.036           0.015 &   0.660 r
  rstn (net)                                                                                          11 
  FE_OFC92_rstn/a (b15bfn000an1n03x5)                                                                       0.000   0.040   0.000   0.011 &   0.672 r
  FE_OFC92_rstn/o (b15bfn000an1n03x5)                                                                               0.039           0.051 &   0.722 r
  FE_OFN100_rstn (net)                                                                                 5 
  g837/a (b15nonb02an1n06x5)                                                                                0.000   0.039   0.000   0.001 &   0.723 r
  g837/out0 (b15nonb02an1n06x5)                                                                                     0.011           0.029 &   0.752 r
  rstn_int (net)                                                                                       2 
  FE_OFC62_rstn_int/a (b15inv020an1n04x5)                                                                   0.000   0.011   0.000   0.000 &   0.752 r
  FE_OFC62_rstn_int/o1 (b15inv020an1n04x5)                                                                          0.011           0.015 &   0.767 f
  FE_OFN21_rstn_int (net)                                                                              3 
  FE_OFC64_rstn_int/a (b15inv040an1n03x5)                                                                   0.000   0.011   0.000   0.000 &   0.767 f
  FE_OFC64_rstn_int/o1 (b15inv040an1n03x5)                                                                          0.094           0.065 &   0.832 r
  FE_OFN23_rstn_int (net)                                                                             15 
  FE_OFC55_rstn_int/a (b15bfn000an1n05x5)                                                                   0.000   0.095   0.000   0.007 &   0.839 r
  FE_OFC55_rstn_int/o (b15bfn000an1n05x5)                                                                           0.077           0.085 &   0.924 r
  FE_OFN6_rstn_int (net)                                                                              19 
  primary_input_queue/genblk1.dpath/qstore/FE_OFC56_rstn_int/a (b15bfn000an1n03x5)                          0.000   0.078   0.000   0.004 &   0.928 r
  primary_input_queue/genblk1.dpath/qstore/FE_OFC56_rstn_int/o (b15bfn000an1n03x5)                                  0.133           0.114 &   1.043 r
  primary_input_queue/genblk1.dpath/qstore/FE_RN_1 (net)                                              19 
  primary_input_queue/genblk1.dpath/qstore/rfile_reg_1_10/rb (b15fqn003hn1n02x3)                            0.000   0.134   0.000   0.006 &   1.049 r
  data arrival time                                                                                                                           1.049

  clock ideal_clock (rise edge)                                                                                     0.000           1.500     1.500
  clock source latency                                                                                                             -0.105     1.395
  clk (in)                                                                                                          0.007           0.003 &   1.398 r
  clk (net)                                                                                            1 
  CTS_cid_buf_00006/clk (b15cbf000an1n64x5)                                                                 0.000   0.007   0.000   0.000 &   1.398 r
  CTS_cid_buf_00006/clkout (b15cbf000an1n64x5)                                                                      0.007           0.018 &   1.417 r
  CTS_2 (net)                                                                                          4 
  CTS_ccl_a_buf_00005/clk (b15cbf000an1n32x5)                                                               0.000   0.015   0.000   0.005 &   1.422 r
  CTS_ccl_a_buf_00005/clkout (b15cbf000an1n32x5)                                                                    0.021           0.029 &   1.451 r
  CTS_1 (net)                                                                                         23 
  primary_input_queue/genblk1.dpath/qstore/RC_CG_HIER_INST116/RC_CGIC_INST/clk (b15cilb01hn1n16x5)          0.000   0.028   0.000   0.012 &   1.463 r
  primary_input_queue/genblk1.dpath/qstore/RC_CG_HIER_INST116/RC_CGIC_INST/clkout (b15cilb01hn1n16x5)               0.027           0.044 &   1.507 r
  primary_input_queue/genblk1.dpath/qstore/RC_CG_HIER_INST116/ck_out (net)                            33 
  primary_input_queue/genblk1.dpath/qstore/rfile_reg_1_10/clk (b15fqn003hn1n02x3)                           0.000   0.029   0.000   0.007 &   1.514 r
  clock reconvergence pessimism                                                                                                     0.000     1.514
  library recovery time                                                                                                            -0.023     1.491
  data required time                                                                                                                          1.491
  ----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                          1.491
  data arrival time                                                                                                                          -1.049
  ----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 0.442


  Startpoint: rstn (input port clocked by ideal_clock)
  Endpoint: primary_input_queue/genblk1.dpath/qstore/rfile_reg_1_7
               (recovery check against rising-edge clock ideal_clock)
  Path Group: **async_default**
  Path Type: max  (recalculated)

  Point                                                                                              Fanout  DTrans  Trans   Delta    Incr      Path
  ----------------------------------------------------------------------------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                                                                                     0.000           0.000     0.000
  clock network delay (ideal)                                                                                                      -0.105    -0.105
  input external delay                                                                                                              0.750     0.645 r
  rstn (in)                                                                                                         0.036           0.015 &   0.660 r
  rstn (net)                                                                                          11 
  FE_OFC92_rstn/a (b15bfn000an1n03x5)                                                                       0.000   0.040   0.000   0.011 &   0.672 r
  FE_OFC92_rstn/o (b15bfn000an1n03x5)                                                                               0.039           0.051 &   0.722 r
  FE_OFN100_rstn (net)                                                                                 5 
  g837/a (b15nonb02an1n06x5)                                                                                0.000   0.039   0.000   0.001 &   0.723 r
  g837/out0 (b15nonb02an1n06x5)                                                                                     0.011           0.029 &   0.752 r
  rstn_int (net)                                                                                       2 
  FE_OFC62_rstn_int/a (b15inv020an1n04x5)                                                                   0.000   0.011   0.000   0.000 &   0.752 r
  FE_OFC62_rstn_int/o1 (b15inv020an1n04x5)                                                                          0.011           0.015 &   0.767 f
  FE_OFN21_rstn_int (net)                                                                              3 
  FE_OFC64_rstn_int/a (b15inv040an1n03x5)                                                                   0.000   0.011   0.000   0.000 &   0.767 f
  FE_OFC64_rstn_int/o1 (b15inv040an1n03x5)                                                                          0.094           0.065 &   0.832 r
  FE_OFN23_rstn_int (net)                                                                             15 
  FE_OFC55_rstn_int/a (b15bfn000an1n05x5)                                                                   0.000   0.095   0.000   0.007 &   0.839 r
  FE_OFC55_rstn_int/o (b15bfn000an1n05x5)                                                                           0.077           0.085 &   0.924 r
  FE_OFN6_rstn_int (net)                                                                              19 
  primary_input_queue/genblk1.dpath/qstore/FE_OFC56_rstn_int/a (b15bfn000an1n03x5)                          0.000   0.078   0.000   0.004 &   0.928 r
  primary_input_queue/genblk1.dpath/qstore/FE_OFC56_rstn_int/o (b15bfn000an1n03x5)                                  0.133           0.114 &   1.043 r
  primary_input_queue/genblk1.dpath/qstore/FE_RN_1 (net)                                              19 
  primary_input_queue/genblk1.dpath/qstore/rfile_reg_1_7/rb (b15fqn003hn1n02x3)                             0.000   0.134   0.000   0.006 &   1.049 r
  data arrival time                                                                                                                           1.049

  clock ideal_clock (rise edge)                                                                                     0.000           1.500     1.500
  clock source latency                                                                                                             -0.105     1.395
  clk (in)                                                                                                          0.007           0.003 &   1.398 r
  clk (net)                                                                                            1 
  CTS_cid_buf_00006/clk (b15cbf000an1n64x5)                                                                 0.000   0.007   0.000   0.000 &   1.398 r
  CTS_cid_buf_00006/clkout (b15cbf000an1n64x5)                                                                      0.007           0.018 &   1.417 r
  CTS_2 (net)                                                                                          4 
  CTS_ccl_a_buf_00005/clk (b15cbf000an1n32x5)                                                               0.000   0.015   0.000   0.005 &   1.422 r
  CTS_ccl_a_buf_00005/clkout (b15cbf000an1n32x5)                                                                    0.021           0.029 &   1.451 r
  CTS_1 (net)                                                                                         23 
  primary_input_queue/genblk1.dpath/qstore/RC_CG_HIER_INST116/RC_CGIC_INST/clk (b15cilb01hn1n16x5)          0.000   0.028   0.000   0.012 &   1.463 r
  primary_input_queue/genblk1.dpath/qstore/RC_CG_HIER_INST116/RC_CGIC_INST/clkout (b15cilb01hn1n16x5)               0.027           0.044 &   1.507 r
  primary_input_queue/genblk1.dpath/qstore/RC_CG_HIER_INST116/ck_out (net)                            33 
  primary_input_queue/genblk1.dpath/qstore/rfile_reg_1_7/clk (b15fqn003hn1n02x3)                            0.000   0.029   0.000   0.007 &   1.514 r
  clock reconvergence pessimism                                                                                                     0.000     1.514
  library recovery time                                                                                                            -0.023     1.491
  data required time                                                                                                                          1.491
  ----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                          1.491
  data arrival time                                                                                                                          -1.049
  ----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 0.442


  Startpoint: rstn (input port clocked by ideal_clock)
  Endpoint: primary_input_queue/genblk1.dpath/qstore/rfile_reg_1_8
               (recovery check against rising-edge clock ideal_clock)
  Path Group: **async_default**
  Path Type: max  (recalculated)

  Point                                                                                              Fanout  DTrans  Trans   Delta    Incr      Path
  ----------------------------------------------------------------------------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                                                                                     0.000           0.000     0.000
  clock network delay (ideal)                                                                                                      -0.105    -0.105
  input external delay                                                                                                              0.750     0.645 r
  rstn (in)                                                                                                         0.036           0.015 &   0.660 r
  rstn (net)                                                                                          11 
  FE_OFC92_rstn/a (b15bfn000an1n03x5)                                                                       0.000   0.040   0.000   0.011 &   0.672 r
  FE_OFC92_rstn/o (b15bfn000an1n03x5)                                                                               0.039           0.051 &   0.722 r
  FE_OFN100_rstn (net)                                                                                 5 
  g837/a (b15nonb02an1n06x5)                                                                                0.000   0.039   0.000   0.001 &   0.723 r
  g837/out0 (b15nonb02an1n06x5)                                                                                     0.011           0.029 &   0.752 r
  rstn_int (net)                                                                                       2 
  FE_OFC62_rstn_int/a (b15inv020an1n04x5)                                                                   0.000   0.011   0.000   0.000 &   0.752 r
  FE_OFC62_rstn_int/o1 (b15inv020an1n04x5)                                                                          0.011           0.015 &   0.767 f
  FE_OFN21_rstn_int (net)                                                                              3 
  FE_OFC64_rstn_int/a (b15inv040an1n03x5)                                                                   0.000   0.011   0.000   0.000 &   0.767 f
  FE_OFC64_rstn_int/o1 (b15inv040an1n03x5)                                                                          0.094           0.065 &   0.832 r
  FE_OFN23_rstn_int (net)                                                                             15 
  FE_OFC55_rstn_int/a (b15bfn000an1n05x5)                                                                   0.000   0.095   0.000   0.007 &   0.839 r
  FE_OFC55_rstn_int/o (b15bfn000an1n05x5)                                                                           0.077           0.085 &   0.924 r
  FE_OFN6_rstn_int (net)                                                                              19 
  primary_input_queue/genblk1.dpath/qstore/FE_OFC56_rstn_int/a (b15bfn000an1n03x5)                          0.000   0.078   0.000   0.004 &   0.928 r
  primary_input_queue/genblk1.dpath/qstore/FE_OFC56_rstn_int/o (b15bfn000an1n03x5)                                  0.133           0.114 &   1.043 r
  primary_input_queue/genblk1.dpath/qstore/FE_RN_1 (net)                                              19 
  primary_input_queue/genblk1.dpath/qstore/rfile_reg_1_8/rb (b15fqn003hn1n02x3)                             0.000   0.134   0.000   0.006 &   1.049 r
  data arrival time                                                                                                                           1.049

  clock ideal_clock (rise edge)                                                                                     0.000           1.500     1.500
  clock source latency                                                                                                             -0.105     1.395
  clk (in)                                                                                                          0.007           0.003 &   1.398 r
  clk (net)                                                                                            1 
  CTS_cid_buf_00006/clk (b15cbf000an1n64x5)                                                                 0.000   0.007   0.000   0.000 &   1.398 r
  CTS_cid_buf_00006/clkout (b15cbf000an1n64x5)                                                                      0.007           0.018 &   1.417 r
  CTS_2 (net)                                                                                          4 
  CTS_ccl_a_buf_00005/clk (b15cbf000an1n32x5)                                                               0.000   0.015   0.000   0.005 &   1.422 r
  CTS_ccl_a_buf_00005/clkout (b15cbf000an1n32x5)                                                                    0.021           0.029 &   1.451 r
  CTS_1 (net)                                                                                         23 
  primary_input_queue/genblk1.dpath/qstore/RC_CG_HIER_INST116/RC_CGIC_INST/clk (b15cilb01hn1n16x5)          0.000   0.028   0.000   0.012 &   1.463 r
  primary_input_queue/genblk1.dpath/qstore/RC_CG_HIER_INST116/RC_CGIC_INST/clkout (b15cilb01hn1n16x5)               0.027           0.044 &   1.507 r
  primary_input_queue/genblk1.dpath/qstore/RC_CG_HIER_INST116/ck_out (net)                            33 
  primary_input_queue/genblk1.dpath/qstore/rfile_reg_1_8/clk (b15fqn003hn1n02x3)                            0.000   0.029   0.000   0.007 &   1.514 r
  clock reconvergence pessimism                                                                                                     0.000     1.514
  library recovery time                                                                                                            -0.023     1.491
  data required time                                                                                                                          1.491
  ----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                          1.491
  data arrival time                                                                                                                          -1.049
  ----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 0.442


  Startpoint: rstn (input port clocked by ideal_clock)
  Endpoint: primary_input_queue/genblk1.dpath/qstore/rfile_reg_0_6
               (recovery check against rising-edge clock ideal_clock)
  Path Group: **async_default**
  Path Type: max  (recalculated)

  Point                                                                                              Fanout  DTrans  Trans   Delta    Incr      Path
  ----------------------------------------------------------------------------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                                                                                     0.000           0.000     0.000
  clock network delay (ideal)                                                                                                      -0.105    -0.105
  input external delay                                                                                                              0.750     0.645 r
  rstn (in)                                                                                                         0.036           0.015 &   0.660 r
  rstn (net)                                                                                          11 
  FE_OFC92_rstn/a (b15bfn000an1n03x5)                                                                       0.000   0.040   0.000   0.011 &   0.672 r
  FE_OFC92_rstn/o (b15bfn000an1n03x5)                                                                               0.039           0.051 &   0.722 r
  FE_OFN100_rstn (net)                                                                                 5 
  g837/a (b15nonb02an1n06x5)                                                                                0.000   0.039   0.000   0.001 &   0.723 r
  g837/out0 (b15nonb02an1n06x5)                                                                                     0.011           0.029 &   0.752 r
  rstn_int (net)                                                                                       2 
  FE_OFC62_rstn_int/a (b15inv020an1n04x5)                                                                   0.000   0.011   0.000   0.000 &   0.752 r
  FE_OFC62_rstn_int/o1 (b15inv020an1n04x5)                                                                          0.011           0.015 &   0.767 f
  FE_OFN21_rstn_int (net)                                                                              3 
  FE_OFC64_rstn_int/a (b15inv040an1n03x5)                                                                   0.000   0.011   0.000   0.000 &   0.767 f
  FE_OFC64_rstn_int/o1 (b15inv040an1n03x5)                                                                          0.094           0.065 &   0.832 r
  FE_OFN23_rstn_int (net)                                                                             15 
  FE_OFC55_rstn_int/a (b15bfn000an1n05x5)                                                                   0.000   0.095   0.000   0.007 &   0.839 r
  FE_OFC55_rstn_int/o (b15bfn000an1n05x5)                                                                           0.077           0.085 &   0.924 r
  FE_OFN6_rstn_int (net)                                                                              19 
  primary_input_queue/genblk1.dpath/qstore/FE_OFC56_rstn_int/a (b15bfn000an1n03x5)                          0.000   0.078   0.000   0.004 &   0.928 r
  primary_input_queue/genblk1.dpath/qstore/FE_OFC56_rstn_int/o (b15bfn000an1n03x5)                                  0.133           0.114 &   1.043 r
  primary_input_queue/genblk1.dpath/qstore/FE_RN_1 (net)                                              19 
  primary_input_queue/genblk1.dpath/qstore/rfile_reg_0_6/rb (b15fqn003hn1n02x3)                             0.000   0.134   0.000   0.006 &   1.049 r
  data arrival time                                                                                                                           1.049

  clock ideal_clock (rise edge)                                                                                     0.000           1.500     1.500
  clock source latency                                                                                                             -0.105     1.395
  clk (in)                                                                                                          0.007           0.003 &   1.398 r
  clk (net)                                                                                            1 
  CTS_cid_buf_00006/clk (b15cbf000an1n64x5)                                                                 0.000   0.007   0.000   0.000 &   1.398 r
  CTS_cid_buf_00006/clkout (b15cbf000an1n64x5)                                                                      0.007           0.018 &   1.417 r
  CTS_2 (net)                                                                                          4 
  CTS_ccl_a_buf_00005/clk (b15cbf000an1n32x5)                                                               0.000   0.015   0.000   0.005 &   1.422 r
  CTS_ccl_a_buf_00005/clkout (b15cbf000an1n32x5)                                                                    0.021           0.029 &   1.451 r
  CTS_1 (net)                                                                                         23 
  primary_input_queue/genblk1.dpath/qstore/RC_CG_HIER_INST115/RC_CGIC_INST/clk (b15cilb01hn1n16x5)          0.000   0.028   0.000   0.012 &   1.463 r
  primary_input_queue/genblk1.dpath/qstore/RC_CG_HIER_INST115/RC_CGIC_INST/clkout (b15cilb01hn1n16x5)               0.027           0.043 &   1.506 r
  primary_input_queue/genblk1.dpath/qstore/RC_CG_HIER_INST115/ck_out (net)                            33 
  primary_input_queue/genblk1.dpath/qstore/rfile_reg_0_6/clk (b15fqn003hn1n02x3)                            0.000   0.030   0.000   0.008 &   1.514 r
  clock reconvergence pessimism                                                                                                     0.000     1.514
  library recovery time                                                                                                            -0.023     1.491
  data required time                                                                                                                          1.491
  ----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                          1.491
  data arrival time                                                                                                                          -1.049
  ----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 0.442


  Startpoint: rstn (input port clocked by ideal_clock)
  Endpoint: primary_input_queue/genblk1.dpath/qstore/rfile_reg_1_6
               (recovery check against rising-edge clock ideal_clock)
  Path Group: **async_default**
  Path Type: max  (recalculated)

  Point                                                                                              Fanout  DTrans  Trans   Delta    Incr      Path
  ----------------------------------------------------------------------------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                                                                                     0.000           0.000     0.000
  clock network delay (ideal)                                                                                                      -0.105    -0.105
  input external delay                                                                                                              0.750     0.645 r
  rstn (in)                                                                                                         0.036           0.015 &   0.660 r
  rstn (net)                                                                                          11 
  FE_OFC92_rstn/a (b15bfn000an1n03x5)                                                                       0.000   0.040   0.000   0.011 &   0.672 r
  FE_OFC92_rstn/o (b15bfn000an1n03x5)                                                                               0.039           0.051 &   0.722 r
  FE_OFN100_rstn (net)                                                                                 5 
  g837/a (b15nonb02an1n06x5)                                                                                0.000   0.039   0.000   0.001 &   0.723 r
  g837/out0 (b15nonb02an1n06x5)                                                                                     0.011           0.029 &   0.752 r
  rstn_int (net)                                                                                       2 
  FE_OFC62_rstn_int/a (b15inv020an1n04x5)                                                                   0.000   0.011   0.000   0.000 &   0.752 r
  FE_OFC62_rstn_int/o1 (b15inv020an1n04x5)                                                                          0.011           0.015 &   0.767 f
  FE_OFN21_rstn_int (net)                                                                              3 
  FE_OFC64_rstn_int/a (b15inv040an1n03x5)                                                                   0.000   0.011   0.000   0.000 &   0.767 f
  FE_OFC64_rstn_int/o1 (b15inv040an1n03x5)                                                                          0.094           0.065 &   0.832 r
  FE_OFN23_rstn_int (net)                                                                             15 
  FE_OFC55_rstn_int/a (b15bfn000an1n05x5)                                                                   0.000   0.095   0.000   0.007 &   0.839 r
  FE_OFC55_rstn_int/o (b15bfn000an1n05x5)                                                                           0.077           0.085 &   0.924 r
  FE_OFN6_rstn_int (net)                                                                              19 
  primary_input_queue/genblk1.dpath/qstore/FE_OFC56_rstn_int/a (b15bfn000an1n03x5)                          0.000   0.078   0.000   0.004 &   0.928 r
  primary_input_queue/genblk1.dpath/qstore/FE_OFC56_rstn_int/o (b15bfn000an1n03x5)                                  0.133           0.114 &   1.043 r
  primary_input_queue/genblk1.dpath/qstore/FE_RN_1 (net)                                              19 
  primary_input_queue/genblk1.dpath/qstore/rfile_reg_1_6/rb (b15fqn003hn1n02x3)                             0.000   0.134   0.000   0.006 &   1.049 r
  data arrival time                                                                                                                           1.049

  clock ideal_clock (rise edge)                                                                                     0.000           1.500     1.500
  clock source latency                                                                                                             -0.105     1.395
  clk (in)                                                                                                          0.007           0.003 &   1.398 r
  clk (net)                                                                                            1 
  CTS_cid_buf_00006/clk (b15cbf000an1n64x5)                                                                 0.000   0.007   0.000   0.000 &   1.398 r
  CTS_cid_buf_00006/clkout (b15cbf000an1n64x5)                                                                      0.007           0.018 &   1.417 r
  CTS_2 (net)                                                                                          4 
  CTS_ccl_a_buf_00005/clk (b15cbf000an1n32x5)                                                               0.000   0.015   0.000   0.005 &   1.422 r
  CTS_ccl_a_buf_00005/clkout (b15cbf000an1n32x5)                                                                    0.021           0.029 &   1.451 r
  CTS_1 (net)                                                                                         23 
  primary_input_queue/genblk1.dpath/qstore/RC_CG_HIER_INST116/RC_CGIC_INST/clk (b15cilb01hn1n16x5)          0.000   0.028   0.000   0.012 &   1.463 r
  primary_input_queue/genblk1.dpath/qstore/RC_CG_HIER_INST116/RC_CGIC_INST/clkout (b15cilb01hn1n16x5)               0.027           0.044 &   1.507 r
  primary_input_queue/genblk1.dpath/qstore/RC_CG_HIER_INST116/ck_out (net)                            33 
  primary_input_queue/genblk1.dpath/qstore/rfile_reg_1_6/clk (b15fqn003hn1n02x3)                            0.000   0.029   0.000   0.007 &   1.514 r
  clock reconvergence pessimism                                                                                                     0.000     1.514
  library recovery time                                                                                                            -0.023     1.491
  data required time                                                                                                                          1.491
  ----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                          1.491
  data arrival time                                                                                                                          -1.049
  ----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 0.443


  Startpoint: rstn (input port clocked by ideal_clock)
  Endpoint: primary_input_queue/genblk1.dpath/qstore/rfile_reg_1_2
               (recovery check against rising-edge clock ideal_clock)
  Path Group: **async_default**
  Path Type: max  (recalculated)

  Point                                                                                              Fanout  DTrans  Trans   Delta    Incr      Path
  ----------------------------------------------------------------------------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                                                                                     0.000           0.000     0.000
  clock network delay (ideal)                                                                                                      -0.105    -0.105
  input external delay                                                                                                              0.750     0.645 r
  rstn (in)                                                                                                         0.036           0.015 &   0.660 r
  rstn (net)                                                                                          11 
  FE_OFC92_rstn/a (b15bfn000an1n03x5)                                                                       0.000   0.040   0.000   0.011 &   0.672 r
  FE_OFC92_rstn/o (b15bfn000an1n03x5)                                                                               0.039           0.051 &   0.722 r
  FE_OFN100_rstn (net)                                                                                 5 
  g837/a (b15nonb02an1n06x5)                                                                                0.000   0.039   0.000   0.001 &   0.723 r
  g837/out0 (b15nonb02an1n06x5)                                                                                     0.011           0.029 &   0.752 r
  rstn_int (net)                                                                                       2 
  FE_OFC62_rstn_int/a (b15inv020an1n04x5)                                                                   0.000   0.011   0.000   0.000 &   0.752 r
  FE_OFC62_rstn_int/o1 (b15inv020an1n04x5)                                                                          0.011           0.015 &   0.767 f
  FE_OFN21_rstn_int (net)                                                                              3 
  FE_OFC64_rstn_int/a (b15inv040an1n03x5)                                                                   0.000   0.011   0.000   0.000 &   0.767 f
  FE_OFC64_rstn_int/o1 (b15inv040an1n03x5)                                                                          0.094           0.065 &   0.832 r
  FE_OFN23_rstn_int (net)                                                                             15 
  FE_OFC55_rstn_int/a (b15bfn000an1n05x5)                                                                   0.000   0.095   0.000   0.007 &   0.839 r
  FE_OFC55_rstn_int/o (b15bfn000an1n05x5)                                                                           0.077           0.085 &   0.924 r
  FE_OFN6_rstn_int (net)                                                                              19 
  primary_input_queue/genblk1.dpath/qstore/FE_OFC56_rstn_int/a (b15bfn000an1n03x5)                          0.000   0.078   0.000   0.004 &   0.928 r
  primary_input_queue/genblk1.dpath/qstore/FE_OFC56_rstn_int/o (b15bfn000an1n03x5)                                  0.133           0.114 &   1.043 r
  primary_input_queue/genblk1.dpath/qstore/FE_RN_1 (net)                                              19 
  primary_input_queue/genblk1.dpath/qstore/rfile_reg_1_2/rb (b15fqn003hn1n02x3)                             0.000   0.134   0.000   0.005 &   1.048 r
  data arrival time                                                                                                                           1.048

  clock ideal_clock (rise edge)                                                                                     0.000           1.500     1.500
  clock source latency                                                                                                             -0.105     1.395
  clk (in)                                                                                                          0.007           0.003 &   1.398 r
  clk (net)                                                                                            1 
  CTS_cid_buf_00006/clk (b15cbf000an1n64x5)                                                                 0.000   0.007   0.000   0.000 &   1.398 r
  CTS_cid_buf_00006/clkout (b15cbf000an1n64x5)                                                                      0.007           0.018 &   1.417 r
  CTS_2 (net)                                                                                          4 
  CTS_ccl_a_buf_00005/clk (b15cbf000an1n32x5)                                                               0.000   0.015   0.000   0.005 &   1.422 r
  CTS_ccl_a_buf_00005/clkout (b15cbf000an1n32x5)                                                                    0.021           0.029 &   1.451 r
  CTS_1 (net)                                                                                         23 
  primary_input_queue/genblk1.dpath/qstore/RC_CG_HIER_INST116/RC_CGIC_INST/clk (b15cilb01hn1n16x5)          0.000   0.028   0.000   0.012 &   1.463 r
  primary_input_queue/genblk1.dpath/qstore/RC_CG_HIER_INST116/RC_CGIC_INST/clkout (b15cilb01hn1n16x5)               0.027           0.044 &   1.507 r
  primary_input_queue/genblk1.dpath/qstore/RC_CG_HIER_INST116/ck_out (net)                            33 
  primary_input_queue/genblk1.dpath/qstore/rfile_reg_1_2/clk (b15fqn003hn1n02x3)                            0.000   0.029   0.000   0.007 &   1.514 r
  clock reconvergence pessimism                                                                                                     0.000     1.514
  library recovery time                                                                                                            -0.023     1.491
  data required time                                                                                                                          1.491
  ----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                          1.491
  data arrival time                                                                                                                          -1.048
  ----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 0.443


  Startpoint: rstn (input port clocked by ideal_clock)
  Endpoint: inner_inst/top/m23/weight_reg_reg_0
               (recovery check against rising-edge clock ideal_clock)
  Path Group: **async_default**
  Path Type: max  (recalculated)

  Point                                                                                   Fanout  DTrans  Trans   Delta    Incr      Path
  -----------------------------------------------------------------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                                                                          0.000           0.000     0.000
  clock network delay (ideal)                                                                                           -0.105    -0.105
  input external delay                                                                                                   0.750     0.645 r
  rstn (in)                                                                                              0.036           0.015 &   0.660 r
  rstn (net)                                                                               11 
  FE_OFC92_rstn/a (b15bfn000an1n03x5)                                                            0.000   0.040   0.000   0.011 &   0.672 r
  FE_OFC92_rstn/o (b15bfn000an1n03x5)                                                                    0.039           0.051 &   0.722 r
  FE_OFN100_rstn (net)                                                                      5 
  g837/a (b15nonb02an1n06x5)                                                                     0.000   0.039   0.000   0.001 &   0.723 r
  g837/out0 (b15nonb02an1n06x5)                                                                          0.011           0.029 &   0.752 r
  rstn_int (net)                                                                            2 
  FE_OFC63_rstn_int/a (b15inv000an1n10x5)                                                        0.000   0.011   0.000   0.000 &   0.752 r
  FE_OFC63_rstn_int/o1 (b15inv000an1n10x5)                                                               0.028           0.020 &   0.773 f
  FE_OFN4_rstn_int (net)                                                                   11 
  inner_inst/top/FE_OFC71_rstn_int/a (b15bfn001an1n08x5)                                         0.000   0.031   0.000   0.009 &   0.781 f
  inner_inst/top/FE_OFC71_rstn_int/o (b15bfn001an1n08x5)                                                 0.019           0.036 &   0.817 f
  inner_inst/top/FE_OFN37_rstn_int (net)                                                    5 
  inner_inst/top/FE_OFC230_rstn_int/a (b15inv040an1n02x5)                                        0.000   0.020   0.000   0.005 &   0.822 f
  inner_inst/top/FE_OFC230_rstn_int/o1 (b15inv040an1n02x5)                                               0.140           0.097 &   0.920 r
  inner_inst/top/FE_OFN18_rstn_int (net)                                                   17 
  inner_inst/top/FE_OFC45_rstn_int/a (b15bfn000an1n02x5)                                         0.000   0.142   0.000   0.012 &   0.931 r
  inner_inst/top/FE_OFC45_rstn_int/o (b15bfn000an1n02x5)                                                 0.124           0.117 &   1.048 r
  inner_inst/top/FE_OFN39_rstn_int (net)                                                   12 
  inner_inst/top/m23/weight_reg_reg_0/rb (b15fqn003hn1n04x3)                                     0.000   0.125   0.000   0.000 &   1.049 r
  data arrival time                                                                                                                1.049

  clock ideal_clock (rise edge)                                                                          0.000           1.500     1.500
  clock source latency                                                                                                  -0.105     1.395
  clk (in)                                                                                               0.007           0.003 &   1.398 r
  clk (net)                                                                                 1 
  CTS_cid_buf_00006/clk (b15cbf000an1n64x5)                                                      0.000   0.007   0.000   0.000 &   1.398 r
  CTS_cid_buf_00006/clkout (b15cbf000an1n64x5)                                                           0.007           0.018 &   1.417 r
  CTS_2 (net)                                                                               4 
  inner_inst/top/CTS_ccl_a_buf_00003/clk (b15cbf000an1n48x5)                                     0.000   0.008   0.000   0.001 &   1.418 r
  inner_inst/top/CTS_ccl_a_buf_00003/clkout (b15cbf000an1n48x5)                                          0.017           0.024 &   1.441 r
  inner_inst/top/CTS_8 (net)                                                               23 
  inner_inst/top/RC_CG_DECLONE_HIER_INST2342/RC_CGIC_INST_clone/clk (b15cilb01hn1n48x5)          0.000   0.024   0.000   0.010 &   1.451 r
  inner_inst/top/RC_CG_DECLONE_HIER_INST2342/RC_CGIC_INST_clone/clkout (b15cilb01hn1n48x5)               0.023           0.036 &   1.487 r
  inner_inst/top/RC_CG_DECLONE_HIER_INST2342/ck_out (net)                                  64 
  inner_inst/top/m23/weight_reg_reg_0/clk (b15fqn003hn1n04x3)                                    0.000   0.033   0.000   0.013 &   1.501 r
  clock reconvergence pessimism                                                                                          0.000     1.501
  library recovery time                                                                                                 -0.009     1.492
  data required time                                                                                                               1.492
  -----------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                               1.492
  data arrival time                                                                                                               -1.049
  -----------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                      0.443


  Startpoint: rstn (input port clocked by ideal_clock)
  Endpoint: primary_input_queue/genblk1.dpath/qstore/rfile_reg_0_7
               (recovery check against rising-edge clock ideal_clock)
  Path Group: **async_default**
  Path Type: max  (recalculated)

  Point                                                                                              Fanout  DTrans  Trans   Delta    Incr      Path
  ----------------------------------------------------------------------------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                                                                                     0.000           0.000     0.000
  clock network delay (ideal)                                                                                                      -0.105    -0.105
  input external delay                                                                                                              0.750     0.645 r
  rstn (in)                                                                                                         0.036           0.015 &   0.660 r
  rstn (net)                                                                                          11 
  FE_OFC92_rstn/a (b15bfn000an1n03x5)                                                                       0.000   0.040   0.000   0.011 &   0.672 r
  FE_OFC92_rstn/o (b15bfn000an1n03x5)                                                                               0.039           0.051 &   0.722 r
  FE_OFN100_rstn (net)                                                                                 5 
  g837/a (b15nonb02an1n06x5)                                                                                0.000   0.039   0.000   0.001 &   0.723 r
  g837/out0 (b15nonb02an1n06x5)                                                                                     0.011           0.029 &   0.752 r
  rstn_int (net)                                                                                       2 
  FE_OFC62_rstn_int/a (b15inv020an1n04x5)                                                                   0.000   0.011   0.000   0.000 &   0.752 r
  FE_OFC62_rstn_int/o1 (b15inv020an1n04x5)                                                                          0.011           0.015 &   0.767 f
  FE_OFN21_rstn_int (net)                                                                              3 
  FE_OFC64_rstn_int/a (b15inv040an1n03x5)                                                                   0.000   0.011   0.000   0.000 &   0.767 f
  FE_OFC64_rstn_int/o1 (b15inv040an1n03x5)                                                                          0.094           0.065 &   0.832 r
  FE_OFN23_rstn_int (net)                                                                             15 
  FE_OFC55_rstn_int/a (b15bfn000an1n05x5)                                                                   0.000   0.095   0.000   0.007 &   0.839 r
  FE_OFC55_rstn_int/o (b15bfn000an1n05x5)                                                                           0.077           0.085 &   0.924 r
  FE_OFN6_rstn_int (net)                                                                              19 
  primary_input_queue/genblk1.dpath/qstore/FE_OFC56_rstn_int/a (b15bfn000an1n03x5)                          0.000   0.078   0.000   0.004 &   0.928 r
  primary_input_queue/genblk1.dpath/qstore/FE_OFC56_rstn_int/o (b15bfn000an1n03x5)                                  0.133           0.114 &   1.043 r
  primary_input_queue/genblk1.dpath/qstore/FE_RN_1 (net)                                              19 
  primary_input_queue/genblk1.dpath/qstore/rfile_reg_0_7/rb (b15fqn003hn1n02x3)                             0.000   0.134   0.000   0.006 &   1.049 r
  data arrival time                                                                                                                           1.049

  clock ideal_clock (rise edge)                                                                                     0.000           1.500     1.500
  clock source latency                                                                                                             -0.105     1.395
  clk (in)                                                                                                          0.007           0.003 &   1.398 r
  clk (net)                                                                                            1 
  CTS_cid_buf_00006/clk (b15cbf000an1n64x5)                                                                 0.000   0.007   0.000   0.000 &   1.398 r
  CTS_cid_buf_00006/clkout (b15cbf000an1n64x5)                                                                      0.007           0.018 &   1.417 r
  CTS_2 (net)                                                                                          4 
  CTS_ccl_a_buf_00005/clk (b15cbf000an1n32x5)                                                               0.000   0.015   0.000   0.005 &   1.422 r
  CTS_ccl_a_buf_00005/clkout (b15cbf000an1n32x5)                                                                    0.021           0.029 &   1.451 r
  CTS_1 (net)                                                                                         23 
  primary_input_queue/genblk1.dpath/qstore/RC_CG_HIER_INST115/RC_CGIC_INST/clk (b15cilb01hn1n16x5)          0.000   0.028   0.000   0.012 &   1.463 r
  primary_input_queue/genblk1.dpath/qstore/RC_CG_HIER_INST115/RC_CGIC_INST/clkout (b15cilb01hn1n16x5)               0.027           0.043 &   1.506 r
  primary_input_queue/genblk1.dpath/qstore/RC_CG_HIER_INST115/ck_out (net)                            33 
  primary_input_queue/genblk1.dpath/qstore/rfile_reg_0_7/clk (b15fqn003hn1n02x3)                            0.000   0.030   0.000   0.008 &   1.514 r
  clock reconvergence pessimism                                                                                                     0.000     1.514
  library recovery time                                                                                                            -0.023     1.491
  data required time                                                                                                                          1.491
  ----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                          1.491
  data arrival time                                                                                                                          -1.049
  ----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 0.443


  Startpoint: rstn (input port clocked by ideal_clock)
  Endpoint: primary_input_queue/genblk1.dpath/qstore/rfile_reg_1_0
               (recovery check against rising-edge clock ideal_clock)
  Path Group: **async_default**
  Path Type: max  (recalculated)

  Point                                                                                              Fanout  DTrans  Trans   Delta    Incr      Path
  ----------------------------------------------------------------------------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                                                                                     0.000           0.000     0.000
  clock network delay (ideal)                                                                                                      -0.105    -0.105
  input external delay                                                                                                              0.750     0.645 r
  rstn (in)                                                                                                         0.036           0.015 &   0.660 r
  rstn (net)                                                                                          11 
  FE_OFC92_rstn/a (b15bfn000an1n03x5)                                                                       0.000   0.040   0.000   0.011 &   0.672 r
  FE_OFC92_rstn/o (b15bfn000an1n03x5)                                                                               0.039           0.051 &   0.722 r
  FE_OFN100_rstn (net)                                                                                 5 
  g837/a (b15nonb02an1n06x5)                                                                                0.000   0.039   0.000   0.001 &   0.723 r
  g837/out0 (b15nonb02an1n06x5)                                                                                     0.011           0.029 &   0.752 r
  rstn_int (net)                                                                                       2 
  FE_OFC62_rstn_int/a (b15inv020an1n04x5)                                                                   0.000   0.011   0.000   0.000 &   0.752 r
  FE_OFC62_rstn_int/o1 (b15inv020an1n04x5)                                                                          0.011           0.015 &   0.767 f
  FE_OFN21_rstn_int (net)                                                                              3 
  FE_OFC64_rstn_int/a (b15inv040an1n03x5)                                                                   0.000   0.011   0.000   0.000 &   0.767 f
  FE_OFC64_rstn_int/o1 (b15inv040an1n03x5)                                                                          0.094           0.065 &   0.832 r
  FE_OFN23_rstn_int (net)                                                                             15 
  FE_OFC55_rstn_int/a (b15bfn000an1n05x5)                                                                   0.000   0.095   0.000   0.007 &   0.839 r
  FE_OFC55_rstn_int/o (b15bfn000an1n05x5)                                                                           0.077           0.085 &   0.924 r
  FE_OFN6_rstn_int (net)                                                                              19 
  primary_input_queue/genblk1.dpath/qstore/FE_OFC56_rstn_int/a (b15bfn000an1n03x5)                          0.000   0.078   0.000   0.004 &   0.928 r
  primary_input_queue/genblk1.dpath/qstore/FE_OFC56_rstn_int/o (b15bfn000an1n03x5)                                  0.133           0.114 &   1.043 r
  primary_input_queue/genblk1.dpath/qstore/FE_RN_1 (net)                                              19 
  primary_input_queue/genblk1.dpath/qstore/rfile_reg_1_0/rb (b15fqn003hn1n02x3)                             0.000   0.134   0.000   0.005 &   1.048 r
  data arrival time                                                                                                                           1.048

  clock ideal_clock (rise edge)                                                                                     0.000           1.500     1.500
  clock source latency                                                                                                             -0.105     1.395
  clk (in)                                                                                                          0.007           0.003 &   1.398 r
  clk (net)                                                                                            1 
  CTS_cid_buf_00006/clk (b15cbf000an1n64x5)                                                                 0.000   0.007   0.000   0.000 &   1.398 r
  CTS_cid_buf_00006/clkout (b15cbf000an1n64x5)                                                                      0.007           0.018 &   1.417 r
  CTS_2 (net)                                                                                          4 
  CTS_ccl_a_buf_00005/clk (b15cbf000an1n32x5)                                                               0.000   0.015   0.000   0.005 &   1.422 r
  CTS_ccl_a_buf_00005/clkout (b15cbf000an1n32x5)                                                                    0.021           0.029 &   1.451 r
  CTS_1 (net)                                                                                         23 
  primary_input_queue/genblk1.dpath/qstore/RC_CG_HIER_INST116/RC_CGIC_INST/clk (b15cilb01hn1n16x5)          0.000   0.028   0.000   0.012 &   1.463 r
  primary_input_queue/genblk1.dpath/qstore/RC_CG_HIER_INST116/RC_CGIC_INST/clkout (b15cilb01hn1n16x5)               0.027           0.044 &   1.507 r
  primary_input_queue/genblk1.dpath/qstore/RC_CG_HIER_INST116/ck_out (net)                            33 
  primary_input_queue/genblk1.dpath/qstore/rfile_reg_1_0/clk (b15fqn003hn1n02x3)                            0.000   0.029   0.000   0.007 &   1.514 r
  clock reconvergence pessimism                                                                                                     0.000     1.514
  library recovery time                                                                                                            -0.023     1.491
  data required time                                                                                                                          1.491
  ----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                          1.491
  data arrival time                                                                                                                          -1.048
  ----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 0.443


  Startpoint: rstn (input port clocked by ideal_clock)
  Endpoint: primary_input_queue/genblk1.dpath/qstore/rfile_reg_1_3
               (recovery check against rising-edge clock ideal_clock)
  Path Group: **async_default**
  Path Type: max  (recalculated)

  Point                                                                                              Fanout  DTrans  Trans   Delta    Incr      Path
  ----------------------------------------------------------------------------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                                                                                     0.000           0.000     0.000
  clock network delay (ideal)                                                                                                      -0.105    -0.105
  input external delay                                                                                                              0.750     0.645 r
  rstn (in)                                                                                                         0.036           0.015 &   0.660 r
  rstn (net)                                                                                          11 
  FE_OFC92_rstn/a (b15bfn000an1n03x5)                                                                       0.000   0.040   0.000   0.011 &   0.672 r
  FE_OFC92_rstn/o (b15bfn000an1n03x5)                                                                               0.039           0.051 &   0.722 r
  FE_OFN100_rstn (net)                                                                                 5 
  g837/a (b15nonb02an1n06x5)                                                                                0.000   0.039   0.000   0.001 &   0.723 r
  g837/out0 (b15nonb02an1n06x5)                                                                                     0.011           0.029 &   0.752 r
  rstn_int (net)                                                                                       2 
  FE_OFC62_rstn_int/a (b15inv020an1n04x5)                                                                   0.000   0.011   0.000   0.000 &   0.752 r
  FE_OFC62_rstn_int/o1 (b15inv020an1n04x5)                                                                          0.011           0.015 &   0.767 f
  FE_OFN21_rstn_int (net)                                                                              3 
  FE_OFC64_rstn_int/a (b15inv040an1n03x5)                                                                   0.000   0.011   0.000   0.000 &   0.767 f
  FE_OFC64_rstn_int/o1 (b15inv040an1n03x5)                                                                          0.094           0.065 &   0.832 r
  FE_OFN23_rstn_int (net)                                                                             15 
  FE_OFC55_rstn_int/a (b15bfn000an1n05x5)                                                                   0.000   0.095   0.000   0.007 &   0.839 r
  FE_OFC55_rstn_int/o (b15bfn000an1n05x5)                                                                           0.077           0.085 &   0.924 r
  FE_OFN6_rstn_int (net)                                                                              19 
  primary_input_queue/genblk1.dpath/qstore/FE_OFC56_rstn_int/a (b15bfn000an1n03x5)                          0.000   0.078   0.000   0.004 &   0.928 r
  primary_input_queue/genblk1.dpath/qstore/FE_OFC56_rstn_int/o (b15bfn000an1n03x5)                                  0.133           0.114 &   1.043 r
  primary_input_queue/genblk1.dpath/qstore/FE_RN_1 (net)                                              19 
  primary_input_queue/genblk1.dpath/qstore/rfile_reg_1_3/rb (b15fqn003hn1n02x3)                             0.000   0.134   0.000   0.006 &   1.048 r
  data arrival time                                                                                                                           1.048

  clock ideal_clock (rise edge)                                                                                     0.000           1.500     1.500
  clock source latency                                                                                                             -0.105     1.395
  clk (in)                                                                                                          0.007           0.003 &   1.398 r
  clk (net)                                                                                            1 
  CTS_cid_buf_00006/clk (b15cbf000an1n64x5)                                                                 0.000   0.007   0.000   0.000 &   1.398 r
  CTS_cid_buf_00006/clkout (b15cbf000an1n64x5)                                                                      0.007           0.018 &   1.417 r
  CTS_2 (net)                                                                                          4 
  CTS_ccl_a_buf_00005/clk (b15cbf000an1n32x5)                                                               0.000   0.015   0.000   0.005 &   1.422 r
  CTS_ccl_a_buf_00005/clkout (b15cbf000an1n32x5)                                                                    0.021           0.029 &   1.451 r
  CTS_1 (net)                                                                                         23 
  primary_input_queue/genblk1.dpath/qstore/RC_CG_HIER_INST116/RC_CGIC_INST/clk (b15cilb01hn1n16x5)          0.000   0.028   0.000   0.012 &   1.463 r
  primary_input_queue/genblk1.dpath/qstore/RC_CG_HIER_INST116/RC_CGIC_INST/clkout (b15cilb01hn1n16x5)               0.027           0.044 &   1.507 r
  primary_input_queue/genblk1.dpath/qstore/RC_CG_HIER_INST116/ck_out (net)                            33 
  primary_input_queue/genblk1.dpath/qstore/rfile_reg_1_3/clk (b15fqn003hn1n02x3)                            0.000   0.029   0.000   0.007 &   1.514 r
  clock reconvergence pessimism                                                                                                     0.000     1.514
  library recovery time                                                                                                            -0.023     1.491
  data required time                                                                                                                          1.491
  ----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                          1.491
  data arrival time                                                                                                                          -1.048
  ----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 0.443


  Startpoint: rstn (input port clocked by ideal_clock)
  Endpoint: primary_input_queue/genblk1.dpath/qstore/rfile_reg_1_1
               (recovery check against rising-edge clock ideal_clock)
  Path Group: **async_default**
  Path Type: max  (recalculated)

  Point                                                                                              Fanout  DTrans  Trans   Delta    Incr      Path
  ----------------------------------------------------------------------------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                                                                                     0.000           0.000     0.000
  clock network delay (ideal)                                                                                                      -0.105    -0.105
  input external delay                                                                                                              0.750     0.645 r
  rstn (in)                                                                                                         0.036           0.015 &   0.660 r
  rstn (net)                                                                                          11 
  FE_OFC92_rstn/a (b15bfn000an1n03x5)                                                                       0.000   0.040   0.000   0.011 &   0.672 r
  FE_OFC92_rstn/o (b15bfn000an1n03x5)                                                                               0.039           0.051 &   0.722 r
  FE_OFN100_rstn (net)                                                                                 5 
  g837/a (b15nonb02an1n06x5)                                                                                0.000   0.039   0.000   0.001 &   0.723 r
  g837/out0 (b15nonb02an1n06x5)                                                                                     0.011           0.029 &   0.752 r
  rstn_int (net)                                                                                       2 
  FE_OFC62_rstn_int/a (b15inv020an1n04x5)                                                                   0.000   0.011   0.000   0.000 &   0.752 r
  FE_OFC62_rstn_int/o1 (b15inv020an1n04x5)                                                                          0.011           0.015 &   0.767 f
  FE_OFN21_rstn_int (net)                                                                              3 
  FE_OFC64_rstn_int/a (b15inv040an1n03x5)                                                                   0.000   0.011   0.000   0.000 &   0.767 f
  FE_OFC64_rstn_int/o1 (b15inv040an1n03x5)                                                                          0.094           0.065 &   0.832 r
  FE_OFN23_rstn_int (net)                                                                             15 
  FE_OFC55_rstn_int/a (b15bfn000an1n05x5)                                                                   0.000   0.095   0.000   0.007 &   0.839 r
  FE_OFC55_rstn_int/o (b15bfn000an1n05x5)                                                                           0.077           0.085 &   0.924 r
  FE_OFN6_rstn_int (net)                                                                              19 
  primary_input_queue/genblk1.dpath/qstore/FE_OFC56_rstn_int/a (b15bfn000an1n03x5)                          0.000   0.078   0.000   0.004 &   0.928 r
  primary_input_queue/genblk1.dpath/qstore/FE_OFC56_rstn_int/o (b15bfn000an1n03x5)                                  0.133           0.114 &   1.043 r
  primary_input_queue/genblk1.dpath/qstore/FE_RN_1 (net)                                              19 
  primary_input_queue/genblk1.dpath/qstore/rfile_reg_1_1/rb (b15fqn003hn1n02x3)                             0.000   0.134   0.000   0.005 &   1.048 r
  data arrival time                                                                                                                           1.048

  clock ideal_clock (rise edge)                                                                                     0.000           1.500     1.500
  clock source latency                                                                                                             -0.105     1.395
  clk (in)                                                                                                          0.007           0.003 &   1.398 r
  clk (net)                                                                                            1 
  CTS_cid_buf_00006/clk (b15cbf000an1n64x5)                                                                 0.000   0.007   0.000   0.000 &   1.398 r
  CTS_cid_buf_00006/clkout (b15cbf000an1n64x5)                                                                      0.007           0.018 &   1.417 r
  CTS_2 (net)                                                                                          4 
  CTS_ccl_a_buf_00005/clk (b15cbf000an1n32x5)                                                               0.000   0.015   0.000   0.005 &   1.422 r
  CTS_ccl_a_buf_00005/clkout (b15cbf000an1n32x5)                                                                    0.021           0.029 &   1.451 r
  CTS_1 (net)                                                                                         23 
  primary_input_queue/genblk1.dpath/qstore/RC_CG_HIER_INST116/RC_CGIC_INST/clk (b15cilb01hn1n16x5)          0.000   0.028   0.000   0.012 &   1.463 r
  primary_input_queue/genblk1.dpath/qstore/RC_CG_HIER_INST116/RC_CGIC_INST/clkout (b15cilb01hn1n16x5)               0.027           0.044 &   1.507 r
  primary_input_queue/genblk1.dpath/qstore/RC_CG_HIER_INST116/ck_out (net)                            33 
  primary_input_queue/genblk1.dpath/qstore/rfile_reg_1_1/clk (b15fqn003hn1n02x3)                            0.000   0.029   0.000   0.007 &   1.514 r
  clock reconvergence pessimism                                                                                                     0.000     1.514
  library recovery time                                                                                                            -0.023     1.491
  data required time                                                                                                                          1.491
  ----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                          1.491
  data arrival time                                                                                                                          -1.048
  ----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 0.443


  Startpoint: rstn (input port clocked by ideal_clock)
  Endpoint: primary_input_queue/genblk1.dpath/qstore/rfile_reg_0_3
               (recovery check against rising-edge clock ideal_clock)
  Path Group: **async_default**
  Path Type: max  (recalculated)

  Point                                                                                              Fanout  DTrans  Trans   Delta    Incr      Path
  ----------------------------------------------------------------------------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                                                                                     0.000           0.000     0.000
  clock network delay (ideal)                                                                                                      -0.105    -0.105
  input external delay                                                                                                              0.750     0.645 r
  rstn (in)                                                                                                         0.036           0.015 &   0.660 r
  rstn (net)                                                                                          11 
  FE_OFC92_rstn/a (b15bfn000an1n03x5)                                                                       0.000   0.040   0.000   0.011 &   0.672 r
  FE_OFC92_rstn/o (b15bfn000an1n03x5)                                                                               0.039           0.051 &   0.722 r
  FE_OFN100_rstn (net)                                                                                 5 
  g837/a (b15nonb02an1n06x5)                                                                                0.000   0.039   0.000   0.001 &   0.723 r
  g837/out0 (b15nonb02an1n06x5)                                                                                     0.011           0.029 &   0.752 r
  rstn_int (net)                                                                                       2 
  FE_OFC62_rstn_int/a (b15inv020an1n04x5)                                                                   0.000   0.011   0.000   0.000 &   0.752 r
  FE_OFC62_rstn_int/o1 (b15inv020an1n04x5)                                                                          0.011           0.015 &   0.767 f
  FE_OFN21_rstn_int (net)                                                                              3 
  FE_OFC64_rstn_int/a (b15inv040an1n03x5)                                                                   0.000   0.011   0.000   0.000 &   0.767 f
  FE_OFC64_rstn_int/o1 (b15inv040an1n03x5)                                                                          0.094           0.065 &   0.832 r
  FE_OFN23_rstn_int (net)                                                                             15 
  FE_OFC55_rstn_int/a (b15bfn000an1n05x5)                                                                   0.000   0.095   0.000   0.007 &   0.839 r
  FE_OFC55_rstn_int/o (b15bfn000an1n05x5)                                                                           0.077           0.085 &   0.924 r
  FE_OFN6_rstn_int (net)                                                                              19 
  primary_input_queue/genblk1.dpath/qstore/FE_OFC56_rstn_int/a (b15bfn000an1n03x5)                          0.000   0.078   0.000   0.004 &   0.928 r
  primary_input_queue/genblk1.dpath/qstore/FE_OFC56_rstn_int/o (b15bfn000an1n03x5)                                  0.133           0.114 &   1.043 r
  primary_input_queue/genblk1.dpath/qstore/FE_RN_1 (net)                                              19 
  primary_input_queue/genblk1.dpath/qstore/rfile_reg_0_3/rb (b15fqn003hn1n02x3)                             0.000   0.134   0.000   0.006 &   1.048 r
  data arrival time                                                                                                                           1.048

  clock ideal_clock (rise edge)                                                                                     0.000           1.500     1.500
  clock source latency                                                                                                             -0.105     1.395
  clk (in)                                                                                                          0.007           0.003 &   1.398 r
  clk (net)                                                                                            1 
  CTS_cid_buf_00006/clk (b15cbf000an1n64x5)                                                                 0.000   0.007   0.000   0.000 &   1.398 r
  CTS_cid_buf_00006/clkout (b15cbf000an1n64x5)                                                                      0.007           0.018 &   1.417 r
  CTS_2 (net)                                                                                          4 
  CTS_ccl_a_buf_00005/clk (b15cbf000an1n32x5)                                                               0.000   0.015   0.000   0.005 &   1.422 r
  CTS_ccl_a_buf_00005/clkout (b15cbf000an1n32x5)                                                                    0.021           0.029 &   1.451 r
  CTS_1 (net)                                                                                         23 
  primary_input_queue/genblk1.dpath/qstore/RC_CG_HIER_INST115/RC_CGIC_INST/clk (b15cilb01hn1n16x5)          0.000   0.028   0.000   0.012 &   1.463 r
  primary_input_queue/genblk1.dpath/qstore/RC_CG_HIER_INST115/RC_CGIC_INST/clkout (b15cilb01hn1n16x5)               0.027           0.043 &   1.506 r
  primary_input_queue/genblk1.dpath/qstore/RC_CG_HIER_INST115/ck_out (net)                            33 
  primary_input_queue/genblk1.dpath/qstore/rfile_reg_0_3/clk (b15fqn003hn1n02x3)                            0.000   0.030   0.000   0.008 &   1.514 r
  clock reconvergence pessimism                                                                                                     0.000     1.514
  library recovery time                                                                                                            -0.022     1.491
  data required time                                                                                                                          1.491
  ----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                          1.491
  data arrival time                                                                                                                          -1.048
  ----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 0.443


  Startpoint: rstn (input port clocked by ideal_clock)
  Endpoint: primary_input_queue/genblk1.dpath/qstore/rfile_reg_1_4
               (recovery check against rising-edge clock ideal_clock)
  Path Group: **async_default**
  Path Type: max  (recalculated)

  Point                                                                                              Fanout  DTrans  Trans   Delta    Incr      Path
  ----------------------------------------------------------------------------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                                                                                     0.000           0.000     0.000
  clock network delay (ideal)                                                                                                      -0.105    -0.105
  input external delay                                                                                                              0.750     0.645 r
  rstn (in)                                                                                                         0.036           0.015 &   0.660 r
  rstn (net)                                                                                          11 
  FE_OFC92_rstn/a (b15bfn000an1n03x5)                                                                       0.000   0.040   0.000   0.011 &   0.672 r
  FE_OFC92_rstn/o (b15bfn000an1n03x5)                                                                               0.039           0.051 &   0.722 r
  FE_OFN100_rstn (net)                                                                                 5 
  g837/a (b15nonb02an1n06x5)                                                                                0.000   0.039   0.000   0.001 &   0.723 r
  g837/out0 (b15nonb02an1n06x5)                                                                                     0.011           0.029 &   0.752 r
  rstn_int (net)                                                                                       2 
  FE_OFC62_rstn_int/a (b15inv020an1n04x5)                                                                   0.000   0.011   0.000   0.000 &   0.752 r
  FE_OFC62_rstn_int/o1 (b15inv020an1n04x5)                                                                          0.011           0.015 &   0.767 f
  FE_OFN21_rstn_int (net)                                                                              3 
  FE_OFC64_rstn_int/a (b15inv040an1n03x5)                                                                   0.000   0.011   0.000   0.000 &   0.767 f
  FE_OFC64_rstn_int/o1 (b15inv040an1n03x5)                                                                          0.094           0.065 &   0.832 r
  FE_OFN23_rstn_int (net)                                                                             15 
  FE_OFC55_rstn_int/a (b15bfn000an1n05x5)                                                                   0.000   0.095   0.000   0.007 &   0.839 r
  FE_OFC55_rstn_int/o (b15bfn000an1n05x5)                                                                           0.077           0.085 &   0.924 r
  FE_OFN6_rstn_int (net)                                                                              19 
  primary_input_queue/genblk1.dpath/qstore/FE_OFC56_rstn_int/a (b15bfn000an1n03x5)                          0.000   0.078   0.000   0.004 &   0.928 r
  primary_input_queue/genblk1.dpath/qstore/FE_OFC56_rstn_int/o (b15bfn000an1n03x5)                                  0.133           0.114 &   1.043 r
  primary_input_queue/genblk1.dpath/qstore/FE_RN_1 (net)                                              19 
  primary_input_queue/genblk1.dpath/qstore/rfile_reg_1_4/rb (b15fqn003hn1n02x3)                             0.000   0.134   0.000   0.005 &   1.047 r
  data arrival time                                                                                                                           1.047

  clock ideal_clock (rise edge)                                                                                     0.000           1.500     1.500
  clock source latency                                                                                                             -0.105     1.395
  clk (in)                                                                                                          0.007           0.003 &   1.398 r
  clk (net)                                                                                            1 
  CTS_cid_buf_00006/clk (b15cbf000an1n64x5)                                                                 0.000   0.007   0.000   0.000 &   1.398 r
  CTS_cid_buf_00006/clkout (b15cbf000an1n64x5)                                                                      0.007           0.018 &   1.417 r
  CTS_2 (net)                                                                                          4 
  CTS_ccl_a_buf_00005/clk (b15cbf000an1n32x5)                                                               0.000   0.015   0.000   0.005 &   1.422 r
  CTS_ccl_a_buf_00005/clkout (b15cbf000an1n32x5)                                                                    0.021           0.029 &   1.451 r
  CTS_1 (net)                                                                                         23 
  primary_input_queue/genblk1.dpath/qstore/RC_CG_HIER_INST116/RC_CGIC_INST/clk (b15cilb01hn1n16x5)          0.000   0.028   0.000   0.012 &   1.463 r
  primary_input_queue/genblk1.dpath/qstore/RC_CG_HIER_INST116/RC_CGIC_INST/clkout (b15cilb01hn1n16x5)               0.027           0.044 &   1.507 r
  primary_input_queue/genblk1.dpath/qstore/RC_CG_HIER_INST116/ck_out (net)                            33 
  primary_input_queue/genblk1.dpath/qstore/rfile_reg_1_4/clk (b15fqn003hn1n02x3)                            0.000   0.029   0.000   0.007 &   1.514 r
  clock reconvergence pessimism                                                                                                     0.000     1.514
  library recovery time                                                                                                            -0.023     1.491
  data required time                                                                                                                          1.491
  ----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                          1.491
  data arrival time                                                                                                                          -1.047
  ----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 0.444


  Startpoint: rstn (input port clocked by ideal_clock)
  Endpoint: inner_inst/top/m00/weight_reg_reg_6
               (recovery check against rising-edge clock ideal_clock)
  Path Group: **async_default**
  Path Type: max  (recalculated)

  Point                                                                                     Fanout  DTrans  Trans   Delta    Incr      Path
  -------------------------------------------------------------------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                                                                            0.000           0.000     0.000
  clock network delay (ideal)                                                                                             -0.105    -0.105
  input external delay                                                                                                     0.750     0.645 r
  rstn (in)                                                                                                0.036           0.015 &   0.660 r
  rstn (net)                                                                                 11 
  FE_OFC92_rstn/a (b15bfn000an1n03x5)                                                              0.000   0.040   0.000   0.011 &   0.672 r
  FE_OFC92_rstn/o (b15bfn000an1n03x5)                                                                      0.039           0.051 &   0.722 r
  FE_OFN100_rstn (net)                                                                        5 
  g837/a (b15nonb02an1n06x5)                                                                       0.000   0.039   0.000   0.001 &   0.723 r
  g837/out0 (b15nonb02an1n06x5)                                                                            0.011           0.029 &   0.752 r
  rstn_int (net)                                                                              2 
  FE_OFC63_rstn_int/a (b15inv000an1n10x5)                                                          0.000   0.011   0.000   0.000 &   0.752 r
  FE_OFC63_rstn_int/o1 (b15inv000an1n10x5)                                                                 0.028           0.020 &   0.773 f
  FE_OFN4_rstn_int (net)                                                                     11 
  inner_inst/top/FE_OFC71_rstn_int/a (b15bfn001an1n08x5)                                           0.000   0.031   0.000   0.009 &   0.781 f
  inner_inst/top/FE_OFC71_rstn_int/o (b15bfn001an1n08x5)                                                   0.019           0.036 &   0.817 f
  inner_inst/top/FE_OFN37_rstn_int (net)                                                      5 
  inner_inst/top/FE_OFC224_rstn_int/a (b15inv040an1n02x5)                                          0.000   0.020   0.000   0.004 &   0.821 f
  inner_inst/top/FE_OFC224_rstn_int/o1 (b15inv040an1n02x5)                                                 0.121           0.088 &   0.909 r
  inner_inst/top/FE_OFN7_rstn_int (net)                                                      14 
  inner_inst/top/FE_OFC42_rstn_int/a (b15bfn000an1n03x5)                                           0.000   0.122   0.000   0.006 &   0.914 r
  inner_inst/top/FE_OFC42_rstn_int/o (b15bfn000an1n03x5)                                                   0.140           0.124 &   1.039 r
  inner_inst/top/FE_OFN53_rstn_int (net)                                                     18 
  inner_inst/top/m00/weight_reg_reg_6/rb (b15fqn003hn1n02x5)                                       0.000   0.141   0.000   0.005 &   1.044 r
  data arrival time                                                                                                                  1.044

  clock ideal_clock (rise edge)                                                                            0.000           1.500     1.500
  clock source latency                                                                                                    -0.105     1.395
  clk (in)                                                                                                 0.007           0.003 &   1.398 r
  clk (net)                                                                                   1 
  CTS_cid_buf_00006/clk (b15cbf000an1n64x5)                                                        0.000   0.007   0.000   0.000 &   1.398 r
  CTS_cid_buf_00006/clkout (b15cbf000an1n64x5)                                                             0.007           0.018 &   1.417 r
  CTS_2 (net)                                                                                 4 
  inner_inst/top/CTS_ccl_a_buf_00004/clk (b15cbf000an1n64x5)                                       0.000   0.016   0.000   0.009 &   1.426 r
  inner_inst/top/CTS_ccl_a_buf_00004/clkout (b15cbf000an1n64x5)                                            0.014           0.028 &   1.454 r
  inner_inst/top/CTS_9 (net)                                                                 23 
  inner_inst/top/RC_CG_DECLONE_HIER_INST2342/RC_CGIC_INST_clone_1/clk (b15cilb01hn1n48x5)          0.000   0.016   0.000   0.005 &   1.458 r
  inner_inst/top/RC_CG_DECLONE_HIER_INST2342/RC_CGIC_INST_clone_1/clkout (b15cilb01hn1n48x5)               0.023           0.033 &   1.491 r
  inner_inst/top/RC_CG_DECLONE_HIER_INST2342/ck_out_clone1 (net)                             64 
  inner_inst/top/m00/weight_reg_reg_6/clk (b15fqn003hn1n02x5)                                      0.000   0.035   0.000   0.018 &   1.509 r
  clock reconvergence pessimism                                                                                            0.000     1.509
  library recovery time                                                                                                   -0.021     1.488
  data required time                                                                                                                 1.488
  -------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                 1.488
  data arrival time                                                                                                                 -1.044
  -------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                        0.444


  Startpoint: rstn (input port clocked by ideal_clock)
  Endpoint: primary_input_queue/genblk1.dpath/qstore/rfile_reg_0_0
               (recovery check against rising-edge clock ideal_clock)
  Path Group: **async_default**
  Path Type: max  (recalculated)

  Point                                                                                              Fanout  DTrans  Trans   Delta    Incr      Path
  ----------------------------------------------------------------------------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                                                                                     0.000           0.000     0.000
  clock network delay (ideal)                                                                                                      -0.105    -0.105
  input external delay                                                                                                              0.750     0.645 r
  rstn (in)                                                                                                         0.036           0.015 &   0.660 r
  rstn (net)                                                                                          11 
  FE_OFC92_rstn/a (b15bfn000an1n03x5)                                                                       0.000   0.040   0.000   0.011 &   0.672 r
  FE_OFC92_rstn/o (b15bfn000an1n03x5)                                                                               0.039           0.051 &   0.722 r
  FE_OFN100_rstn (net)                                                                                 5 
  g837/a (b15nonb02an1n06x5)                                                                                0.000   0.039   0.000   0.001 &   0.723 r
  g837/out0 (b15nonb02an1n06x5)                                                                                     0.011           0.029 &   0.752 r
  rstn_int (net)                                                                                       2 
  FE_OFC62_rstn_int/a (b15inv020an1n04x5)                                                                   0.000   0.011   0.000   0.000 &   0.752 r
  FE_OFC62_rstn_int/o1 (b15inv020an1n04x5)                                                                          0.011           0.015 &   0.767 f
  FE_OFN21_rstn_int (net)                                                                              3 
  FE_OFC64_rstn_int/a (b15inv040an1n03x5)                                                                   0.000   0.011   0.000   0.000 &   0.767 f
  FE_OFC64_rstn_int/o1 (b15inv040an1n03x5)                                                                          0.094           0.065 &   0.832 r
  FE_OFN23_rstn_int (net)                                                                             15 
  FE_OFC55_rstn_int/a (b15bfn000an1n05x5)                                                                   0.000   0.095   0.000   0.007 &   0.839 r
  FE_OFC55_rstn_int/o (b15bfn000an1n05x5)                                                                           0.077           0.085 &   0.924 r
  FE_OFN6_rstn_int (net)                                                                              19 
  primary_input_queue/genblk1.dpath/qstore/FE_OFC56_rstn_int/a (b15bfn000an1n03x5)                          0.000   0.078   0.000   0.004 &   0.928 r
  primary_input_queue/genblk1.dpath/qstore/FE_OFC56_rstn_int/o (b15bfn000an1n03x5)                                  0.133           0.114 &   1.043 r
  primary_input_queue/genblk1.dpath/qstore/FE_RN_1 (net)                                              19 
  primary_input_queue/genblk1.dpath/qstore/rfile_reg_0_0/rb (b15fqn003hn1n02x3)                             0.000   0.134   0.000   0.005 &   1.048 r
  data arrival time                                                                                                                           1.048

  clock ideal_clock (rise edge)                                                                                     0.000           1.500     1.500
  clock source latency                                                                                                             -0.105     1.395
  clk (in)                                                                                                          0.007           0.003 &   1.398 r
  clk (net)                                                                                            1 
  CTS_cid_buf_00006/clk (b15cbf000an1n64x5)                                                                 0.000   0.007   0.000   0.000 &   1.398 r
  CTS_cid_buf_00006/clkout (b15cbf000an1n64x5)                                                                      0.007           0.018 &   1.417 r
  CTS_2 (net)                                                                                          4 
  CTS_ccl_a_buf_00005/clk (b15cbf000an1n32x5)                                                               0.000   0.015   0.000   0.005 &   1.422 r
  CTS_ccl_a_buf_00005/clkout (b15cbf000an1n32x5)                                                                    0.021           0.029 &   1.451 r
  CTS_1 (net)                                                                                         23 
  primary_input_queue/genblk1.dpath/qstore/RC_CG_HIER_INST115/RC_CGIC_INST/clk (b15cilb01hn1n16x5)          0.000   0.028   0.000   0.012 &   1.463 r
  primary_input_queue/genblk1.dpath/qstore/RC_CG_HIER_INST115/RC_CGIC_INST/clkout (b15cilb01hn1n16x5)               0.027           0.043 &   1.506 r
  primary_input_queue/genblk1.dpath/qstore/RC_CG_HIER_INST115/ck_out (net)                            33 
  primary_input_queue/genblk1.dpath/qstore/rfile_reg_0_0/clk (b15fqn003hn1n02x3)                            0.000   0.030   0.000   0.008 &   1.514 r
  clock reconvergence pessimism                                                                                                     0.000     1.514
  library recovery time                                                                                                            -0.022     1.491
  data required time                                                                                                                          1.491
  ----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                          1.491
  data arrival time                                                                                                                          -1.048
  ----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 0.444


  Startpoint: rstn (input port clocked by ideal_clock)
  Endpoint: primary_input_queue/genblk1.dpath/qstore/rfile_reg_0_2
               (recovery check against rising-edge clock ideal_clock)
  Path Group: **async_default**
  Path Type: max  (recalculated)

  Point                                                                                              Fanout  DTrans  Trans   Delta    Incr      Path
  ----------------------------------------------------------------------------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                                                                                     0.000           0.000     0.000
  clock network delay (ideal)                                                                                                      -0.105    -0.105
  input external delay                                                                                                              0.750     0.645 r
  rstn (in)                                                                                                         0.036           0.015 &   0.660 r
  rstn (net)                                                                                          11 
  FE_OFC92_rstn/a (b15bfn000an1n03x5)                                                                       0.000   0.040   0.000   0.011 &   0.672 r
  FE_OFC92_rstn/o (b15bfn000an1n03x5)                                                                               0.039           0.051 &   0.722 r
  FE_OFN100_rstn (net)                                                                                 5 
  g837/a (b15nonb02an1n06x5)                                                                                0.000   0.039   0.000   0.001 &   0.723 r
  g837/out0 (b15nonb02an1n06x5)                                                                                     0.011           0.029 &   0.752 r
  rstn_int (net)                                                                                       2 
  FE_OFC62_rstn_int/a (b15inv020an1n04x5)                                                                   0.000   0.011   0.000   0.000 &   0.752 r
  FE_OFC62_rstn_int/o1 (b15inv020an1n04x5)                                                                          0.011           0.015 &   0.767 f
  FE_OFN21_rstn_int (net)                                                                              3 
  FE_OFC64_rstn_int/a (b15inv040an1n03x5)                                                                   0.000   0.011   0.000   0.000 &   0.767 f
  FE_OFC64_rstn_int/o1 (b15inv040an1n03x5)                                                                          0.094           0.065 &   0.832 r
  FE_OFN23_rstn_int (net)                                                                             15 
  FE_OFC55_rstn_int/a (b15bfn000an1n05x5)                                                                   0.000   0.095   0.000   0.007 &   0.839 r
  FE_OFC55_rstn_int/o (b15bfn000an1n05x5)                                                                           0.077           0.085 &   0.924 r
  FE_OFN6_rstn_int (net)                                                                              19 
  primary_input_queue/genblk1.dpath/qstore/FE_OFC56_rstn_int/a (b15bfn000an1n03x5)                          0.000   0.078   0.000   0.004 &   0.928 r
  primary_input_queue/genblk1.dpath/qstore/FE_OFC56_rstn_int/o (b15bfn000an1n03x5)                                  0.133           0.114 &   1.043 r
  primary_input_queue/genblk1.dpath/qstore/FE_RN_1 (net)                                              19 
  primary_input_queue/genblk1.dpath/qstore/rfile_reg_0_2/rb (b15fqn003hn1n02x3)                             0.000   0.134   0.000   0.005 &   1.048 r
  data arrival time                                                                                                                           1.048

  clock ideal_clock (rise edge)                                                                                     0.000           1.500     1.500
  clock source latency                                                                                                             -0.105     1.395
  clk (in)                                                                                                          0.007           0.003 &   1.398 r
  clk (net)                                                                                            1 
  CTS_cid_buf_00006/clk (b15cbf000an1n64x5)                                                                 0.000   0.007   0.000   0.000 &   1.398 r
  CTS_cid_buf_00006/clkout (b15cbf000an1n64x5)                                                                      0.007           0.018 &   1.417 r
  CTS_2 (net)                                                                                          4 
  CTS_ccl_a_buf_00005/clk (b15cbf000an1n32x5)                                                               0.000   0.015   0.000   0.005 &   1.422 r
  CTS_ccl_a_buf_00005/clkout (b15cbf000an1n32x5)                                                                    0.021           0.029 &   1.451 r
  CTS_1 (net)                                                                                         23 
  primary_input_queue/genblk1.dpath/qstore/RC_CG_HIER_INST115/RC_CGIC_INST/clk (b15cilb01hn1n16x5)          0.000   0.028   0.000   0.012 &   1.463 r
  primary_input_queue/genblk1.dpath/qstore/RC_CG_HIER_INST115/RC_CGIC_INST/clkout (b15cilb01hn1n16x5)               0.027           0.043 &   1.506 r
  primary_input_queue/genblk1.dpath/qstore/RC_CG_HIER_INST115/ck_out (net)                            33 
  primary_input_queue/genblk1.dpath/qstore/rfile_reg_0_2/clk (b15fqn003hn1n02x3)                            0.000   0.030   0.000   0.008 &   1.514 r
  clock reconvergence pessimism                                                                                                     0.000     1.514
  library recovery time                                                                                                            -0.022     1.491
  data required time                                                                                                                          1.491
  ----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                          1.491
  data arrival time                                                                                                                          -1.048
  ----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 0.444


  Startpoint: rstn (input port clocked by ideal_clock)
  Endpoint: primary_input_queue/genblk1.dpath/qstore/rfile_reg_0_1
               (recovery check against rising-edge clock ideal_clock)
  Path Group: **async_default**
  Path Type: max  (recalculated)

  Point                                                                                              Fanout  DTrans  Trans   Delta    Incr      Path
  ----------------------------------------------------------------------------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                                                                                     0.000           0.000     0.000
  clock network delay (ideal)                                                                                                      -0.105    -0.105
  input external delay                                                                                                              0.750     0.645 r
  rstn (in)                                                                                                         0.036           0.015 &   0.660 r
  rstn (net)                                                                                          11 
  FE_OFC92_rstn/a (b15bfn000an1n03x5)                                                                       0.000   0.040   0.000   0.011 &   0.672 r
  FE_OFC92_rstn/o (b15bfn000an1n03x5)                                                                               0.039           0.051 &   0.722 r
  FE_OFN100_rstn (net)                                                                                 5 
  g837/a (b15nonb02an1n06x5)                                                                                0.000   0.039   0.000   0.001 &   0.723 r
  g837/out0 (b15nonb02an1n06x5)                                                                                     0.011           0.029 &   0.752 r
  rstn_int (net)                                                                                       2 
  FE_OFC62_rstn_int/a (b15inv020an1n04x5)                                                                   0.000   0.011   0.000   0.000 &   0.752 r
  FE_OFC62_rstn_int/o1 (b15inv020an1n04x5)                                                                          0.011           0.015 &   0.767 f
  FE_OFN21_rstn_int (net)                                                                              3 
  FE_OFC64_rstn_int/a (b15inv040an1n03x5)                                                                   0.000   0.011   0.000   0.000 &   0.767 f
  FE_OFC64_rstn_int/o1 (b15inv040an1n03x5)                                                                          0.094           0.065 &   0.832 r
  FE_OFN23_rstn_int (net)                                                                             15 
  FE_OFC55_rstn_int/a (b15bfn000an1n05x5)                                                                   0.000   0.095   0.000   0.007 &   0.839 r
  FE_OFC55_rstn_int/o (b15bfn000an1n05x5)                                                                           0.077           0.085 &   0.924 r
  FE_OFN6_rstn_int (net)                                                                              19 
  primary_input_queue/genblk1.dpath/qstore/FE_OFC56_rstn_int/a (b15bfn000an1n03x5)                          0.000   0.078   0.000   0.004 &   0.928 r
  primary_input_queue/genblk1.dpath/qstore/FE_OFC56_rstn_int/o (b15bfn000an1n03x5)                                  0.133           0.114 &   1.043 r
  primary_input_queue/genblk1.dpath/qstore/FE_RN_1 (net)                                              19 
  primary_input_queue/genblk1.dpath/qstore/rfile_reg_0_1/rb (b15fqn003hn1n02x3)                             0.000   0.134   0.000   0.005 &   1.048 r
  data arrival time                                                                                                                           1.048

  clock ideal_clock (rise edge)                                                                                     0.000           1.500     1.500
  clock source latency                                                                                                             -0.105     1.395
  clk (in)                                                                                                          0.007           0.003 &   1.398 r
  clk (net)                                                                                            1 
  CTS_cid_buf_00006/clk (b15cbf000an1n64x5)                                                                 0.000   0.007   0.000   0.000 &   1.398 r
  CTS_cid_buf_00006/clkout (b15cbf000an1n64x5)                                                                      0.007           0.018 &   1.417 r
  CTS_2 (net)                                                                                          4 
  CTS_ccl_a_buf_00005/clk (b15cbf000an1n32x5)                                                               0.000   0.015   0.000   0.005 &   1.422 r
  CTS_ccl_a_buf_00005/clkout (b15cbf000an1n32x5)                                                                    0.021           0.029 &   1.451 r
  CTS_1 (net)                                                                                         23 
  primary_input_queue/genblk1.dpath/qstore/RC_CG_HIER_INST115/RC_CGIC_INST/clk (b15cilb01hn1n16x5)          0.000   0.028   0.000   0.012 &   1.463 r
  primary_input_queue/genblk1.dpath/qstore/RC_CG_HIER_INST115/RC_CGIC_INST/clkout (b15cilb01hn1n16x5)               0.027           0.043 &   1.506 r
  primary_input_queue/genblk1.dpath/qstore/RC_CG_HIER_INST115/ck_out (net)                            33 
  primary_input_queue/genblk1.dpath/qstore/rfile_reg_0_1/clk (b15fqn003hn1n02x3)                            0.000   0.030   0.000   0.008 &   1.514 r
  clock reconvergence pessimism                                                                                                     0.000     1.514
  library recovery time                                                                                                            -0.022     1.491
  data required time                                                                                                                          1.491
  ----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                          1.491
  data arrival time                                                                                                                          -1.048
  ----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 0.444


  Startpoint: rstn (input port clocked by ideal_clock)
  Endpoint: inner_inst/top/row_buf_0/data_out_reg_3
               (recovery check against rising-edge clock ideal_clock)
  Path Group: **async_default**
  Path Type: max  (recalculated)

  Point                                                                             Fanout  DTrans  Trans   Delta    Incr      Path
  -----------------------------------------------------------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                                                                    0.000           0.000     0.000
  clock network delay (ideal)                                                                                     -0.105    -0.105
  input external delay                                                                                             0.750     0.645 r
  rstn (in)                                                                                        0.036           0.015 &   0.660 r
  rstn (net)                                                                         11 
  FE_OFC92_rstn/a (b15bfn000an1n03x5)                                                      0.000   0.040   0.000   0.011 &   0.672 r
  FE_OFC92_rstn/o (b15bfn000an1n03x5)                                                              0.039           0.051 &   0.722 r
  FE_OFN100_rstn (net)                                                                5 
  g837/a (b15nonb02an1n06x5)                                                               0.000   0.039   0.000   0.001 &   0.723 r
  g837/out0 (b15nonb02an1n06x5)                                                                    0.011           0.029 &   0.752 r
  rstn_int (net)                                                                      2 
  FE_OFC63_rstn_int/a (b15inv000an1n10x5)                                                  0.000   0.011   0.000   0.000 &   0.752 r
  FE_OFC63_rstn_int/o1 (b15inv000an1n10x5)                                                         0.028           0.020 &   0.773 f
  FE_OFN4_rstn_int (net)                                                             11 
  inner_inst/top/FE_OFC71_rstn_int/a (b15bfn001an1n08x5)                                   0.000   0.031   0.000   0.009 &   0.781 f
  inner_inst/top/FE_OFC71_rstn_int/o (b15bfn001an1n08x5)                                           0.019           0.036 &   0.817 f
  inner_inst/top/FE_OFN37_rstn_int (net)                                              5 
  inner_inst/top/FE_OFC224_rstn_int/a (b15inv040an1n02x5)                                  0.000   0.020   0.000   0.004 &   0.821 f
  inner_inst/top/FE_OFC224_rstn_int/o1 (b15inv040an1n02x5)                                         0.121           0.088 &   0.909 r
  inner_inst/top/FE_OFN7_rstn_int (net)                                              14 
  inner_inst/top/FE_OFC42_rstn_int/a (b15bfn000an1n03x5)                                   0.000   0.122   0.000   0.006 &   0.914 r
  inner_inst/top/FE_OFC42_rstn_int/o (b15bfn000an1n03x5)                                           0.140           0.124 &   1.039 r
  inner_inst/top/FE_OFN53_rstn_int (net)                                             18 
  inner_inst/top/row_buf_0/data_out_reg_3/rb (b15fqn003hn1n04x3)                           0.000   0.141   0.000   0.006 &   1.044 r
  data arrival time                                                                                                          1.044

  clock ideal_clock (rise edge)                                                                    0.000           1.500     1.500
  clock source latency                                                                                            -0.105     1.395
  clk (in)                                                                                         0.007           0.003 &   1.398 r
  clk (net)                                                                           1 
  CTS_cid_buf_00006/clk (b15cbf000an1n64x5)                                                0.000   0.007   0.000   0.000 &   1.398 r
  CTS_cid_buf_00006/clkout (b15cbf000an1n64x5)                                                     0.007           0.018 &   1.417 r
  CTS_2 (net)                                                                         4 
  CTS_ccl_a_buf_00002/clk (b15cbf000an1n24x5)                                              0.000   0.016   0.000   0.009 &   1.426 r
  CTS_ccl_a_buf_00002/clkout (b15cbf000an1n24x5)                                                   0.028           0.030 &   1.456 r
  CTS_3 (net)                                                                        23 
  inner_inst/top/row_buf_0/RC_CG_HIER_INST63/RC_CGIC_INST/clk (b15cilb01hn1n16x5)          0.000   0.040   0.000   0.018 &   1.473 r
  inner_inst/top/row_buf_0/RC_CG_HIER_INST63/RC_CGIC_INST/clkout (b15cilb01hn1n16x5)               0.012           0.039 &   1.512 r
  inner_inst/top/row_buf_0/RC_CG_HIER_INST63/ck_out (net)                            11 
  inner_inst/top/row_buf_0/data_out_reg_3/clk (b15fqn003hn1n04x3)                          0.000   0.012   0.000   0.001 &   1.513 r
  clock reconvergence pessimism                                                                                    0.000     1.513
  library recovery time                                                                                           -0.024     1.489
  data required time                                                                                                         1.489
  -----------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                         1.489
  data arrival time                                                                                                         -1.044
  -----------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                0.444


  Startpoint: rstn (input port clocked by ideal_clock)
  Endpoint: inner_inst/top/m00/weight_reg_reg_7
               (recovery check against rising-edge clock ideal_clock)
  Path Group: **async_default**
  Path Type: max  (recalculated)

  Point                                                                                     Fanout  DTrans  Trans   Delta    Incr      Path
  -------------------------------------------------------------------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                                                                            0.000           0.000     0.000
  clock network delay (ideal)                                                                                             -0.105    -0.105
  input external delay                                                                                                     0.750     0.645 r
  rstn (in)                                                                                                0.036           0.015 &   0.660 r
  rstn (net)                                                                                 11 
  FE_OFC92_rstn/a (b15bfn000an1n03x5)                                                              0.000   0.040   0.000   0.011 &   0.672 r
  FE_OFC92_rstn/o (b15bfn000an1n03x5)                                                                      0.039           0.051 &   0.722 r
  FE_OFN100_rstn (net)                                                                        5 
  g837/a (b15nonb02an1n06x5)                                                                       0.000   0.039   0.000   0.001 &   0.723 r
  g837/out0 (b15nonb02an1n06x5)                                                                            0.011           0.029 &   0.752 r
  rstn_int (net)                                                                              2 
  FE_OFC63_rstn_int/a (b15inv000an1n10x5)                                                          0.000   0.011   0.000   0.000 &   0.752 r
  FE_OFC63_rstn_int/o1 (b15inv000an1n10x5)                                                                 0.028           0.020 &   0.773 f
  FE_OFN4_rstn_int (net)                                                                     11 
  inner_inst/top/FE_OFC71_rstn_int/a (b15bfn001an1n08x5)                                           0.000   0.031   0.000   0.009 &   0.781 f
  inner_inst/top/FE_OFC71_rstn_int/o (b15bfn001an1n08x5)                                                   0.019           0.036 &   0.817 f
  inner_inst/top/FE_OFN37_rstn_int (net)                                                      5 
  inner_inst/top/FE_OFC224_rstn_int/a (b15inv040an1n02x5)                                          0.000   0.020   0.000   0.004 &   0.821 f
  inner_inst/top/FE_OFC224_rstn_int/o1 (b15inv040an1n02x5)                                                 0.121           0.088 &   0.909 r
  inner_inst/top/FE_OFN7_rstn_int (net)                                                      14 
  inner_inst/top/FE_OFC42_rstn_int/a (b15bfn000an1n03x5)                                           0.000   0.122   0.000   0.006 &   0.914 r
  inner_inst/top/FE_OFC42_rstn_int/o (b15bfn000an1n03x5)                                                   0.140           0.124 &   1.039 r
  inner_inst/top/FE_OFN53_rstn_int (net)                                                     18 
  inner_inst/top/m00/weight_reg_reg_7/rb (b15fqn003hn1n02x5)                                       0.000   0.141   0.000   0.005 &   1.043 r
  data arrival time                                                                                                                  1.043

  clock ideal_clock (rise edge)                                                                            0.000           1.500     1.500
  clock source latency                                                                                                    -0.105     1.395
  clk (in)                                                                                                 0.007           0.003 &   1.398 r
  clk (net)                                                                                   1 
  CTS_cid_buf_00006/clk (b15cbf000an1n64x5)                                                        0.000   0.007   0.000   0.000 &   1.398 r
  CTS_cid_buf_00006/clkout (b15cbf000an1n64x5)                                                             0.007           0.018 &   1.417 r
  CTS_2 (net)                                                                                 4 
  inner_inst/top/CTS_ccl_a_buf_00004/clk (b15cbf000an1n64x5)                                       0.000   0.016   0.000   0.009 &   1.426 r
  inner_inst/top/CTS_ccl_a_buf_00004/clkout (b15cbf000an1n64x5)                                            0.014           0.028 &   1.454 r
  inner_inst/top/CTS_9 (net)                                                                 23 
  inner_inst/top/RC_CG_DECLONE_HIER_INST2342/RC_CGIC_INST_clone_1/clk (b15cilb01hn1n48x5)          0.000   0.016   0.000   0.005 &   1.458 r
  inner_inst/top/RC_CG_DECLONE_HIER_INST2342/RC_CGIC_INST_clone_1/clkout (b15cilb01hn1n48x5)               0.023           0.033 &   1.491 r
  inner_inst/top/RC_CG_DECLONE_HIER_INST2342/ck_out_clone1 (net)                             64 
  inner_inst/top/m00/weight_reg_reg_7/clk (b15fqn003hn1n02x5)                                      0.000   0.035   0.000   0.018 &   1.509 r
  clock reconvergence pessimism                                                                                            0.000     1.509
  library recovery time                                                                                                   -0.021     1.488
  data required time                                                                                                                 1.488
  -------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                 1.488
  data arrival time                                                                                                                 -1.043
  -------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                        0.444


  Startpoint: rstn (input port clocked by ideal_clock)
  Endpoint: primary_input_queue/genblk1.dpath/qstore/rfile_reg_0_5
               (recovery check against rising-edge clock ideal_clock)
  Path Group: **async_default**
  Path Type: max  (recalculated)

  Point                                                                                              Fanout  DTrans  Trans   Delta    Incr      Path
  ----------------------------------------------------------------------------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                                                                                     0.000           0.000     0.000
  clock network delay (ideal)                                                                                                      -0.105    -0.105
  input external delay                                                                                                              0.750     0.645 r
  rstn (in)                                                                                                         0.036           0.015 &   0.660 r
  rstn (net)                                                                                          11 
  FE_OFC92_rstn/a (b15bfn000an1n03x5)                                                                       0.000   0.040   0.000   0.011 &   0.672 r
  FE_OFC92_rstn/o (b15bfn000an1n03x5)                                                                               0.039           0.051 &   0.722 r
  FE_OFN100_rstn (net)                                                                                 5 
  g837/a (b15nonb02an1n06x5)                                                                                0.000   0.039   0.000   0.001 &   0.723 r
  g837/out0 (b15nonb02an1n06x5)                                                                                     0.011           0.029 &   0.752 r
  rstn_int (net)                                                                                       2 
  FE_OFC62_rstn_int/a (b15inv020an1n04x5)                                                                   0.000   0.011   0.000   0.000 &   0.752 r
  FE_OFC62_rstn_int/o1 (b15inv020an1n04x5)                                                                          0.011           0.015 &   0.767 f
  FE_OFN21_rstn_int (net)                                                                              3 
  FE_OFC64_rstn_int/a (b15inv040an1n03x5)                                                                   0.000   0.011   0.000   0.000 &   0.767 f
  FE_OFC64_rstn_int/o1 (b15inv040an1n03x5)                                                                          0.094           0.065 &   0.832 r
  FE_OFN23_rstn_int (net)                                                                             15 
  FE_OFC55_rstn_int/a (b15bfn000an1n05x5)                                                                   0.000   0.095   0.000   0.007 &   0.839 r
  FE_OFC55_rstn_int/o (b15bfn000an1n05x5)                                                                           0.077           0.085 &   0.924 r
  FE_OFN6_rstn_int (net)                                                                              19 
  primary_input_queue/genblk1.dpath/qstore/FE_OFC56_rstn_int/a (b15bfn000an1n03x5)                          0.000   0.078   0.000   0.004 &   0.928 r
  primary_input_queue/genblk1.dpath/qstore/FE_OFC56_rstn_int/o (b15bfn000an1n03x5)                                  0.133           0.114 &   1.043 r
  primary_input_queue/genblk1.dpath/qstore/FE_RN_1 (net)                                              19 
  primary_input_queue/genblk1.dpath/qstore/rfile_reg_0_5/rb (b15fqn003hn1n02x3)                             0.000   0.134   0.000   0.004 &   1.047 r
  data arrival time                                                                                                                           1.047

  clock ideal_clock (rise edge)                                                                                     0.000           1.500     1.500
  clock source latency                                                                                                             -0.105     1.395
  clk (in)                                                                                                          0.007           0.003 &   1.398 r
  clk (net)                                                                                            1 
  CTS_cid_buf_00006/clk (b15cbf000an1n64x5)                                                                 0.000   0.007   0.000   0.000 &   1.398 r
  CTS_cid_buf_00006/clkout (b15cbf000an1n64x5)                                                                      0.007           0.018 &   1.417 r
  CTS_2 (net)                                                                                          4 
  CTS_ccl_a_buf_00005/clk (b15cbf000an1n32x5)                                                               0.000   0.015   0.000   0.005 &   1.422 r
  CTS_ccl_a_buf_00005/clkout (b15cbf000an1n32x5)                                                                    0.021           0.029 &   1.451 r
  CTS_1 (net)                                                                                         23 
  primary_input_queue/genblk1.dpath/qstore/RC_CG_HIER_INST115/RC_CGIC_INST/clk (b15cilb01hn1n16x5)          0.000   0.028   0.000   0.012 &   1.463 r
  primary_input_queue/genblk1.dpath/qstore/RC_CG_HIER_INST115/RC_CGIC_INST/clkout (b15cilb01hn1n16x5)               0.027           0.043 &   1.506 r
  primary_input_queue/genblk1.dpath/qstore/RC_CG_HIER_INST115/ck_out (net)                            33 
  primary_input_queue/genblk1.dpath/qstore/rfile_reg_0_5/clk (b15fqn003hn1n02x3)                            0.000   0.030   0.000   0.008 &   1.514 r
  clock reconvergence pessimism                                                                                                     0.000     1.514
  library recovery time                                                                                                            -0.022     1.491
  data required time                                                                                                                          1.491
  ----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                          1.491
  data arrival time                                                                                                                          -1.047
  ----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 0.445


  Startpoint: rstn (input port clocked by ideal_clock)
  Endpoint: inner_inst/top/row_buf_0/RC_CG_HIER_INST64/RC_CGIC_INST
               (rising clock gating-check end-point clocked by ideal_clock)
  Path Group: **clock_gating_default**
  Path Type: max  (recalculated)

  Point                                                                          Fanout  DTrans  Trans   Delta    Incr      Path
  --------------------------------------------------------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                                                                 0.000           0.000     0.000
  clock network delay (ideal)                                                                                  -0.105    -0.105
  input external delay                                                                                          0.750     0.645 r
  rstn (in)                                                                                     0.036           0.015 &   0.660 r
  rstn (net)                                                                      11 
  FE_OFC92_rstn/a (b15bfn000an1n03x5)                                                   0.000   0.040   0.000   0.011 &   0.672 r
  FE_OFC92_rstn/o (b15bfn000an1n03x5)                                                           0.039           0.051 &   0.722 r
  FE_OFN100_rstn (net)                                                             5 
  g837/a (b15nonb02an1n06x5)                                                            0.000   0.039   0.000   0.001 &   0.723 r
  g837/out0 (b15nonb02an1n06x5)                                                                 0.011           0.029 &   0.752 r
  rstn_int (net)                                                                   2 
  FE_OFC63_rstn_int/a (b15inv000an1n10x5)                                               0.000   0.011   0.000   0.000 &   0.752 r
  FE_OFC63_rstn_int/o1 (b15inv000an1n10x5)                                                      0.028           0.020 &   0.773 f
  FE_OFN4_rstn_int (net)                                                          11 
  inner_inst/top/FE_OFC76_rstn_int/a (b15inv040an1n03x5)                                0.000   0.031   0.000   0.009 &   0.782 f
  inner_inst/top/FE_OFC76_rstn_int/o1 (b15inv040an1n03x5)                                       0.079           0.067 &   0.848 r
  inner_inst/top/FE_OFN30_rstn_int (net)                                          13 
  inner_inst/top/FE_OFC48_rstn_int/a (b15bfn000an1n05x5)                                0.000   0.080   0.000   0.007 &   0.856 r
  inner_inst/top/FE_OFC48_rstn_int/o (b15bfn000an1n05x5)                                        0.087           0.084 &   0.939 r
  inner_inst/top/FE_OFN94_rstn_int (net)                                          20 
  inner_inst/top/row_buf_0/g635/a (b15nano22an1n02x5)                                   0.000   0.089   0.000   0.011 &   0.951 r
  inner_inst/top/row_buf_0/g635/out0 (b15nano22an1n02x5)                                        0.017           0.047 &   0.998 r
  inner_inst/top/row_buf_0/n_28 (net)                                              1 
  inner_inst/top/row_buf_0/RC_CG_HIER_INST64/RC_CGIC_INST/en (b15cilb01hn1n16x5)        0.000   0.017   0.000   0.000 &   0.998 r
  data arrival time                                                                                                       0.998

  clock ideal_clock (rise edge)                                                                 0.000           1.500     1.500
  clock source latency                                                                                         -0.105     1.395
  clk (in)                                                                                      0.007           0.003 &   1.398 r
  clk (net)                                                                        1 
  CTS_cid_buf_00006/clk (b15cbf000an1n64x5)                                             0.000   0.007   0.000   0.000 &   1.398 r
  CTS_cid_buf_00006/clkout (b15cbf000an1n64x5)                                                  0.007           0.018 &   1.417 r
  CTS_2 (net)                                                                      4 
  CTS_ccl_a_buf_00002/clk (b15cbf000an1n24x5)                                           0.000   0.016   0.000   0.009 &   1.426 r
  CTS_ccl_a_buf_00002/clkout (b15cbf000an1n24x5)                                                0.028           0.030 &   1.456 r
  CTS_3 (net)                                                                     23 
  inner_inst/top/row_buf_0/RC_CG_HIER_INST64/RC_CGIC_INST/clk (b15cilb01hn1n16x5)       0.000   0.040   0.000   0.019 &   1.474 r
  clock reconvergence pessimism                                                                                 0.000     1.474
  clock gating setup time                                                                                      -0.031     1.443
  data required time                                                                                                      1.443
  --------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                      1.443
  data arrival time                                                                                                      -0.998
  --------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                             0.445


  Startpoint: rstn (input port clocked by ideal_clock)
  Endpoint: primary_input_queue/genblk1.dpath/qstore/rfile_reg_1_5
               (recovery check against rising-edge clock ideal_clock)
  Path Group: **async_default**
  Path Type: max  (recalculated)

  Point                                                                                              Fanout  DTrans  Trans   Delta    Incr      Path
  ----------------------------------------------------------------------------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                                                                                     0.000           0.000     0.000
  clock network delay (ideal)                                                                                                      -0.105    -0.105
  input external delay                                                                                                              0.750     0.645 r
  rstn (in)                                                                                                         0.036           0.015 &   0.660 r
  rstn (net)                                                                                          11 
  FE_OFC92_rstn/a (b15bfn000an1n03x5)                                                                       0.000   0.040   0.000   0.011 &   0.672 r
  FE_OFC92_rstn/o (b15bfn000an1n03x5)                                                                               0.039           0.051 &   0.722 r
  FE_OFN100_rstn (net)                                                                                 5 
  g837/a (b15nonb02an1n06x5)                                                                                0.000   0.039   0.000   0.001 &   0.723 r
  g837/out0 (b15nonb02an1n06x5)                                                                                     0.011           0.029 &   0.752 r
  rstn_int (net)                                                                                       2 
  FE_OFC62_rstn_int/a (b15inv020an1n04x5)                                                                   0.000   0.011   0.000   0.000 &   0.752 r
  FE_OFC62_rstn_int/o1 (b15inv020an1n04x5)                                                                          0.011           0.015 &   0.767 f
  FE_OFN21_rstn_int (net)                                                                              3 
  FE_OFC64_rstn_int/a (b15inv040an1n03x5)                                                                   0.000   0.011   0.000   0.000 &   0.767 f
  FE_OFC64_rstn_int/o1 (b15inv040an1n03x5)                                                                          0.094           0.065 &   0.832 r
  FE_OFN23_rstn_int (net)                                                                             15 
  FE_OFC55_rstn_int/a (b15bfn000an1n05x5)                                                                   0.000   0.095   0.000   0.007 &   0.839 r
  FE_OFC55_rstn_int/o (b15bfn000an1n05x5)                                                                           0.077           0.085 &   0.924 r
  FE_OFN6_rstn_int (net)                                                                              19 
  primary_input_queue/genblk1.dpath/qstore/FE_OFC56_rstn_int/a (b15bfn000an1n03x5)                          0.000   0.078   0.000   0.004 &   0.928 r
  primary_input_queue/genblk1.dpath/qstore/FE_OFC56_rstn_int/o (b15bfn000an1n03x5)                                  0.133           0.114 &   1.043 r
  primary_input_queue/genblk1.dpath/qstore/FE_RN_1 (net)                                              19 
  primary_input_queue/genblk1.dpath/qstore/rfile_reg_1_5/rb (b15fqn003hn1n02x3)                             0.000   0.133   0.000   0.003 &   1.046 r
  data arrival time                                                                                                                           1.046

  clock ideal_clock (rise edge)                                                                                     0.000           1.500     1.500
  clock source latency                                                                                                             -0.105     1.395
  clk (in)                                                                                                          0.007           0.003 &   1.398 r
  clk (net)                                                                                            1 
  CTS_cid_buf_00006/clk (b15cbf000an1n64x5)                                                                 0.000   0.007   0.000   0.000 &   1.398 r
  CTS_cid_buf_00006/clkout (b15cbf000an1n64x5)                                                                      0.007           0.018 &   1.417 r
  CTS_2 (net)                                                                                          4 
  CTS_ccl_a_buf_00005/clk (b15cbf000an1n32x5)                                                               0.000   0.015   0.000   0.005 &   1.422 r
  CTS_ccl_a_buf_00005/clkout (b15cbf000an1n32x5)                                                                    0.021           0.029 &   1.451 r
  CTS_1 (net)                                                                                         23 
  primary_input_queue/genblk1.dpath/qstore/RC_CG_HIER_INST116/RC_CGIC_INST/clk (b15cilb01hn1n16x5)          0.000   0.028   0.000   0.012 &   1.463 r
  primary_input_queue/genblk1.dpath/qstore/RC_CG_HIER_INST116/RC_CGIC_INST/clkout (b15cilb01hn1n16x5)               0.027           0.044 &   1.507 r
  primary_input_queue/genblk1.dpath/qstore/RC_CG_HIER_INST116/ck_out (net)                            33 
  primary_input_queue/genblk1.dpath/qstore/rfile_reg_1_5/clk (b15fqn003hn1n02x3)                            0.000   0.029   0.000   0.007 &   1.513 r
  clock reconvergence pessimism                                                                                                     0.000     1.513
  library recovery time                                                                                                            -0.023     1.491
  data required time                                                                                                                          1.491
  ----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                          1.491
  data arrival time                                                                                                                          -1.046
  ----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 0.445


  Startpoint: rstn (input port clocked by ideal_clock)
  Endpoint: primary_input_queue/genblk1.dpath/qstore/rfile_reg_0_4
               (recovery check against rising-edge clock ideal_clock)
  Path Group: **async_default**
  Path Type: max  (recalculated)

  Point                                                                                              Fanout  DTrans  Trans   Delta    Incr      Path
  ----------------------------------------------------------------------------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                                                                                     0.000           0.000     0.000
  clock network delay (ideal)                                                                                                      -0.105    -0.105
  input external delay                                                                                                              0.750     0.645 r
  rstn (in)                                                                                                         0.036           0.015 &   0.660 r
  rstn (net)                                                                                          11 
  FE_OFC92_rstn/a (b15bfn000an1n03x5)                                                                       0.000   0.040   0.000   0.011 &   0.672 r
  FE_OFC92_rstn/o (b15bfn000an1n03x5)                                                                               0.039           0.051 &   0.722 r
  FE_OFN100_rstn (net)                                                                                 5 
  g837/a (b15nonb02an1n06x5)                                                                                0.000   0.039   0.000   0.001 &   0.723 r
  g837/out0 (b15nonb02an1n06x5)                                                                                     0.011           0.029 &   0.752 r
  rstn_int (net)                                                                                       2 
  FE_OFC62_rstn_int/a (b15inv020an1n04x5)                                                                   0.000   0.011   0.000   0.000 &   0.752 r
  FE_OFC62_rstn_int/o1 (b15inv020an1n04x5)                                                                          0.011           0.015 &   0.767 f
  FE_OFN21_rstn_int (net)                                                                              3 
  FE_OFC64_rstn_int/a (b15inv040an1n03x5)                                                                   0.000   0.011   0.000   0.000 &   0.767 f
  FE_OFC64_rstn_int/o1 (b15inv040an1n03x5)                                                                          0.094           0.065 &   0.832 r
  FE_OFN23_rstn_int (net)                                                                             15 
  FE_OFC55_rstn_int/a (b15bfn000an1n05x5)                                                                   0.000   0.095   0.000   0.007 &   0.839 r
  FE_OFC55_rstn_int/o (b15bfn000an1n05x5)                                                                           0.077           0.085 &   0.924 r
  FE_OFN6_rstn_int (net)                                                                              19 
  primary_input_queue/genblk1.dpath/qstore/FE_OFC56_rstn_int/a (b15bfn000an1n03x5)                          0.000   0.078   0.000   0.004 &   0.928 r
  primary_input_queue/genblk1.dpath/qstore/FE_OFC56_rstn_int/o (b15bfn000an1n03x5)                                  0.133           0.114 &   1.043 r
  primary_input_queue/genblk1.dpath/qstore/FE_RN_1 (net)                                              19 
  primary_input_queue/genblk1.dpath/qstore/rfile_reg_0_4/rb (b15fqn003hn1n02x3)                             0.000   0.134   0.000   0.004 &   1.046 r
  data arrival time                                                                                                                           1.046

  clock ideal_clock (rise edge)                                                                                     0.000           1.500     1.500
  clock source latency                                                                                                             -0.105     1.395
  clk (in)                                                                                                          0.007           0.003 &   1.398 r
  clk (net)                                                                                            1 
  CTS_cid_buf_00006/clk (b15cbf000an1n64x5)                                                                 0.000   0.007   0.000   0.000 &   1.398 r
  CTS_cid_buf_00006/clkout (b15cbf000an1n64x5)                                                                      0.007           0.018 &   1.417 r
  CTS_2 (net)                                                                                          4 
  CTS_ccl_a_buf_00005/clk (b15cbf000an1n32x5)                                                               0.000   0.015   0.000   0.005 &   1.422 r
  CTS_ccl_a_buf_00005/clkout (b15cbf000an1n32x5)                                                                    0.021           0.029 &   1.451 r
  CTS_1 (net)                                                                                         23 
  primary_input_queue/genblk1.dpath/qstore/RC_CG_HIER_INST115/RC_CGIC_INST/clk (b15cilb01hn1n16x5)          0.000   0.028   0.000   0.012 &   1.463 r
  primary_input_queue/genblk1.dpath/qstore/RC_CG_HIER_INST115/RC_CGIC_INST/clkout (b15cilb01hn1n16x5)               0.027           0.043 &   1.506 r
  primary_input_queue/genblk1.dpath/qstore/RC_CG_HIER_INST115/ck_out (net)                            33 
  primary_input_queue/genblk1.dpath/qstore/rfile_reg_0_4/clk (b15fqn003hn1n02x3)                            0.000   0.030   0.000   0.008 &   1.514 r
  clock reconvergence pessimism                                                                                                     0.000     1.514
  library recovery time                                                                                                            -0.022     1.491
  data required time                                                                                                                          1.491
  ----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                          1.491
  data arrival time                                                                                                                          -1.046
  ----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 0.445


  Startpoint: rstn (input port clocked by ideal_clock)
  Endpoint: inner_inst/top/m10/weight_reg_reg_3
               (recovery check against rising-edge clock ideal_clock)
  Path Group: **async_default**
  Path Type: max  (recalculated)

  Point                                                                                     Fanout  DTrans  Trans   Delta    Incr      Path
  -------------------------------------------------------------------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                                                                            0.000           0.000     0.000
  clock network delay (ideal)                                                                                             -0.105    -0.105
  input external delay                                                                                                     0.750     0.645 r
  rstn (in)                                                                                                0.036           0.015 &   0.660 r
  rstn (net)                                                                                 11 
  FE_OFC92_rstn/a (b15bfn000an1n03x5)                                                              0.000   0.040   0.000   0.011 &   0.672 r
  FE_OFC92_rstn/o (b15bfn000an1n03x5)                                                                      0.039           0.051 &   0.722 r
  FE_OFN100_rstn (net)                                                                        5 
  g837/a (b15nonb02an1n06x5)                                                                       0.000   0.039   0.000   0.001 &   0.723 r
  g837/out0 (b15nonb02an1n06x5)                                                                            0.011           0.029 &   0.752 r
  rstn_int (net)                                                                              2 
  FE_OFC63_rstn_int/a (b15inv000an1n10x5)                                                          0.000   0.011   0.000   0.000 &   0.752 r
  FE_OFC63_rstn_int/o1 (b15inv000an1n10x5)                                                                 0.028           0.020 &   0.773 f
  FE_OFN4_rstn_int (net)                                                                     11 
  inner_inst/top/FE_OFC71_rstn_int/a (b15bfn001an1n08x5)                                           0.000   0.031   0.000   0.009 &   0.781 f
  inner_inst/top/FE_OFC71_rstn_int/o (b15bfn001an1n08x5)                                                   0.019           0.036 &   0.817 f
  inner_inst/top/FE_OFN37_rstn_int (net)                                                      5 
  inner_inst/top/FE_OFC224_rstn_int/a (b15inv040an1n02x5)                                          0.000   0.020   0.000   0.004 &   0.821 f
  inner_inst/top/FE_OFC224_rstn_int/o1 (b15inv040an1n02x5)                                                 0.121           0.088 &   0.909 r
  inner_inst/top/FE_OFN7_rstn_int (net)                                                      14 
  inner_inst/top/FE_OFC41_rstn_int/a (b15bfn000an1n03x5)                                           0.000   0.122   0.000   0.008 &   0.917 r
  inner_inst/top/FE_OFC41_rstn_int/o (b15bfn000an1n03x5)                                                   0.140           0.126 &   1.043 r
  inner_inst/top/FE_OFN52_rstn_int (net)                                                     19 
  inner_inst/top/m10/weight_reg_reg_3/rb (b15fqn003hn1n04x3)                                       0.000   0.141   0.000   0.003 &   1.046 r
  data arrival time                                                                                                                  1.046

  clock ideal_clock (rise edge)                                                                            0.000           1.500     1.500
  clock source latency                                                                                                    -0.105     1.395
  clk (in)                                                                                                 0.007           0.003 &   1.398 r
  clk (net)                                                                                   1 
  CTS_cid_buf_00006/clk (b15cbf000an1n64x5)                                                        0.000   0.007   0.000   0.000 &   1.398 r
  CTS_cid_buf_00006/clkout (b15cbf000an1n64x5)                                                             0.007           0.018 &   1.417 r
  CTS_2 (net)                                                                                 4 
  inner_inst/top/CTS_ccl_a_buf_00004/clk (b15cbf000an1n64x5)                                       0.000   0.016   0.000   0.009 &   1.426 r
  inner_inst/top/CTS_ccl_a_buf_00004/clkout (b15cbf000an1n64x5)                                            0.014           0.028 &   1.454 r
  inner_inst/top/CTS_9 (net)                                                                 23 
  inner_inst/top/RC_CG_DECLONE_HIER_INST2342/RC_CGIC_INST_clone_1/clk (b15cilb01hn1n48x5)          0.000   0.016   0.000   0.005 &   1.458 r
  inner_inst/top/RC_CG_DECLONE_HIER_INST2342/RC_CGIC_INST_clone_1/clkout (b15cilb01hn1n48x5)               0.023           0.033 &   1.491 r
  inner_inst/top/RC_CG_DECLONE_HIER_INST2342/ck_out_clone1 (net)                             64 
  inner_inst/top/m10/weight_reg_reg_3/clk (b15fqn003hn1n04x3)                                      0.000   0.035   0.000   0.016 &   1.507 r
  clock reconvergence pessimism                                                                                            0.000     1.507
  library recovery time                                                                                                   -0.015     1.492
  data required time                                                                                                                 1.492
  -------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                 1.492
  data arrival time                                                                                                                 -1.046
  -------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                        0.446


  Startpoint: rstn (input port clocked by ideal_clock)
  Endpoint: inner_inst/top/row_buf_0/RC_CG_HIER_INST67/RC_CGIC_INST
               (rising clock gating-check end-point clocked by ideal_clock)
  Path Group: **clock_gating_default**
  Path Type: max  (recalculated)

  Point                                                                          Fanout  DTrans  Trans   Delta    Incr      Path
  --------------------------------------------------------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                                                                 0.000           0.000     0.000
  clock network delay (ideal)                                                                                  -0.105    -0.105
  input external delay                                                                                          0.750     0.645 r
  rstn (in)                                                                                     0.036           0.015 &   0.660 r
  rstn (net)                                                                      11 
  FE_OFC92_rstn/a (b15bfn000an1n03x5)                                                   0.000   0.040   0.000   0.011 &   0.672 r
  FE_OFC92_rstn/o (b15bfn000an1n03x5)                                                           0.039           0.051 &   0.722 r
  FE_OFN100_rstn (net)                                                             5 
  g837/a (b15nonb02an1n06x5)                                                            0.000   0.039   0.000   0.001 &   0.723 r
  g837/out0 (b15nonb02an1n06x5)                                                                 0.011           0.029 &   0.752 r
  rstn_int (net)                                                                   2 
  FE_OFC63_rstn_int/a (b15inv000an1n10x5)                                               0.000   0.011   0.000   0.000 &   0.752 r
  FE_OFC63_rstn_int/o1 (b15inv000an1n10x5)                                                      0.028           0.020 &   0.773 f
  FE_OFN4_rstn_int (net)                                                          11 
  inner_inst/top/FE_OFC76_rstn_int/a (b15inv040an1n03x5)                                0.000   0.031   0.000   0.009 &   0.782 f
  inner_inst/top/FE_OFC76_rstn_int/o1 (b15inv040an1n03x5)                                       0.079           0.067 &   0.848 r
  inner_inst/top/FE_OFN30_rstn_int (net)                                          13 
  inner_inst/top/FE_OFC48_rstn_int/a (b15bfn000an1n05x5)                                0.000   0.080   0.000   0.007 &   0.856 r
  inner_inst/top/FE_OFC48_rstn_int/o (b15bfn000an1n05x5)                                        0.087           0.084 &   0.939 r
  inner_inst/top/FE_OFN94_rstn_int (net)                                          20 
  inner_inst/top/row_buf_0/g634/a (b15nano22an1n02x5)                                   0.000   0.089   0.000   0.011 &   0.951 r
  inner_inst/top/row_buf_0/g634/out0 (b15nano22an1n02x5)                                        0.016           0.047 &   0.997 r
  inner_inst/top/row_buf_0/n_26 (net)                                              1 
  inner_inst/top/row_buf_0/RC_CG_HIER_INST67/RC_CGIC_INST/en (b15cilb01hn1n16x5)        0.000   0.016   0.000   0.000 &   0.997 r
  data arrival time                                                                                                       0.997

  clock ideal_clock (rise edge)                                                                 0.000           1.500     1.500
  clock source latency                                                                                         -0.105     1.395
  clk (in)                                                                                      0.007           0.003 &   1.398 r
  clk (net)                                                                        1 
  CTS_cid_buf_00006/clk (b15cbf000an1n64x5)                                             0.000   0.007   0.000   0.000 &   1.398 r
  CTS_cid_buf_00006/clkout (b15cbf000an1n64x5)                                                  0.007           0.018 &   1.417 r
  CTS_2 (net)                                                                      4 
  CTS_ccl_a_buf_00002/clk (b15cbf000an1n24x5)                                           0.000   0.016   0.000   0.009 &   1.426 r
  CTS_ccl_a_buf_00002/clkout (b15cbf000an1n24x5)                                                0.028           0.030 &   1.456 r
  CTS_3 (net)                                                                     23 
  inner_inst/top/row_buf_0/RC_CG_HIER_INST67/RC_CGIC_INST/clk (b15cilb01hn1n16x5)       0.000   0.040   0.000   0.019 &   1.474 r
  clock reconvergence pessimism                                                                                 0.000     1.474
  clock gating setup time                                                                                      -0.031     1.443
  data required time                                                                                                      1.443
  --------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                      1.443
  data arrival time                                                                                                      -0.997
  --------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                             0.446


  Startpoint: rstn (input port clocked by ideal_clock)
  Endpoint: primary_input_queue/genblk1.dpath/qstore/rfile_reg_0_8
               (recovery check against rising-edge clock ideal_clock)
  Path Group: **async_default**
  Path Type: max  (recalculated)

  Point                                                                                              Fanout  DTrans  Trans   Delta    Incr      Path
  ----------------------------------------------------------------------------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                                                                                     0.000           0.000     0.000
  clock network delay (ideal)                                                                                                      -0.105    -0.105
  input external delay                                                                                                              0.750     0.645 r
  rstn (in)                                                                                                         0.036           0.015 &   0.660 r
  rstn (net)                                                                                          11 
  FE_OFC92_rstn/a (b15bfn000an1n03x5)                                                                       0.000   0.040   0.000   0.011 &   0.672 r
  FE_OFC92_rstn/o (b15bfn000an1n03x5)                                                                               0.039           0.051 &   0.722 r
  FE_OFN100_rstn (net)                                                                                 5 
  g837/a (b15nonb02an1n06x5)                                                                                0.000   0.039   0.000   0.001 &   0.723 r
  g837/out0 (b15nonb02an1n06x5)                                                                                     0.011           0.029 &   0.752 r
  rstn_int (net)                                                                                       2 
  FE_OFC62_rstn_int/a (b15inv020an1n04x5)                                                                   0.000   0.011   0.000   0.000 &   0.752 r
  FE_OFC62_rstn_int/o1 (b15inv020an1n04x5)                                                                          0.011           0.015 &   0.767 f
  FE_OFN21_rstn_int (net)                                                                              3 
  FE_OFC64_rstn_int/a (b15inv040an1n03x5)                                                                   0.000   0.011   0.000   0.000 &   0.767 f
  FE_OFC64_rstn_int/o1 (b15inv040an1n03x5)                                                                          0.094           0.065 &   0.832 r
  FE_OFN23_rstn_int (net)                                                                             15 
  FE_OFC55_rstn_int/a (b15bfn000an1n05x5)                                                                   0.000   0.095   0.000   0.007 &   0.839 r
  FE_OFC55_rstn_int/o (b15bfn000an1n05x5)                                                                           0.077           0.085 &   0.924 r
  FE_OFN6_rstn_int (net)                                                                              19 
  primary_input_queue/genblk1.dpath/qstore/FE_OFC56_rstn_int/a (b15bfn000an1n03x5)                          0.000   0.078   0.000   0.004 &   0.928 r
  primary_input_queue/genblk1.dpath/qstore/FE_OFC56_rstn_int/o (b15bfn000an1n03x5)                                  0.133           0.114 &   1.043 r
  primary_input_queue/genblk1.dpath/qstore/FE_RN_1 (net)                                              19 
  primary_input_queue/genblk1.dpath/qstore/rfile_reg_0_8/rb (b15fqn003hn1n02x3)                             0.000   0.133   0.000   0.002 &   1.045 r
  data arrival time                                                                                                                           1.045

  clock ideal_clock (rise edge)                                                                                     0.000           1.500     1.500
  clock source latency                                                                                                             -0.105     1.395
  clk (in)                                                                                                          0.007           0.003 &   1.398 r
  clk (net)                                                                                            1 
  CTS_cid_buf_00006/clk (b15cbf000an1n64x5)                                                                 0.000   0.007   0.000   0.000 &   1.398 r
  CTS_cid_buf_00006/clkout (b15cbf000an1n64x5)                                                                      0.007           0.018 &   1.417 r
  CTS_2 (net)                                                                                          4 
  CTS_ccl_a_buf_00005/clk (b15cbf000an1n32x5)                                                               0.000   0.015   0.000   0.005 &   1.422 r
  CTS_ccl_a_buf_00005/clkout (b15cbf000an1n32x5)                                                                    0.021           0.029 &   1.451 r
  CTS_1 (net)                                                                                         23 
  primary_input_queue/genblk1.dpath/qstore/RC_CG_HIER_INST115/RC_CGIC_INST/clk (b15cilb01hn1n16x5)          0.000   0.028   0.000   0.012 &   1.463 r
  primary_input_queue/genblk1.dpath/qstore/RC_CG_HIER_INST115/RC_CGIC_INST/clkout (b15cilb01hn1n16x5)               0.027           0.043 &   1.506 r
  primary_input_queue/genblk1.dpath/qstore/RC_CG_HIER_INST115/ck_out (net)                            33 
  primary_input_queue/genblk1.dpath/qstore/rfile_reg_0_8/clk (b15fqn003hn1n02x3)                            0.000   0.030   0.000   0.008 &   1.514 r
  clock reconvergence pessimism                                                                                                     0.000     1.514
  library recovery time                                                                                                            -0.022     1.491
  data required time                                                                                                                          1.491
  ----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                          1.491
  data arrival time                                                                                                                          -1.045
  ----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 0.446


  Startpoint: rstn (input port clocked by ideal_clock)
  Endpoint: inner_inst/top/m31/weight_reg_reg_5
               (recovery check against rising-edge clock ideal_clock)
  Path Group: **async_default**
  Path Type: max  (recalculated)

  Point                                                                                   Fanout  DTrans  Trans   Delta    Incr      Path
  -----------------------------------------------------------------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                                                                          0.000           0.000     0.000
  clock network delay (ideal)                                                                                           -0.105    -0.105
  input external delay                                                                                                   0.750     0.645 r
  rstn (in)                                                                                              0.036           0.015 &   0.660 r
  rstn (net)                                                                               11 
  FE_OFC92_rstn/a (b15bfn000an1n03x5)                                                            0.000   0.040   0.000   0.011 &   0.672 r
  FE_OFC92_rstn/o (b15bfn000an1n03x5)                                                                    0.039           0.051 &   0.722 r
  FE_OFN100_rstn (net)                                                                      5 
  g837/a (b15nonb02an1n06x5)                                                                     0.000   0.039   0.000   0.001 &   0.723 r
  g837/out0 (b15nonb02an1n06x5)                                                                          0.011           0.029 &   0.752 r
  rstn_int (net)                                                                            2 
  FE_OFC63_rstn_int/a (b15inv000an1n10x5)                                                        0.000   0.011   0.000   0.000 &   0.752 r
  FE_OFC63_rstn_int/o1 (b15inv000an1n10x5)                                                               0.028           0.020 &   0.773 f
  FE_OFN4_rstn_int (net)                                                                   11 
  inner_inst/top/FE_OFC71_rstn_int/a (b15bfn001an1n08x5)                                         0.000   0.031   0.000   0.009 &   0.781 f
  inner_inst/top/FE_OFC71_rstn_int/o (b15bfn001an1n08x5)                                                 0.019           0.036 &   0.817 f
  inner_inst/top/FE_OFN37_rstn_int (net)                                                    5 
  inner_inst/top/FE_OFC222_rstn_int/a (b15inv040an1n02x5)                                        0.000   0.020   0.000   0.002 &   0.819 f
  inner_inst/top/FE_OFC222_rstn_int/o1 (b15inv040an1n02x5)                                               0.131           0.096 &   0.915 r
  inner_inst/top/FE_OFN49_rstn_int (net)                                                   17 
  inner_inst/top/FE_OFC36_rstn_int/a (b15bfn000an1n03x5)                                         0.000   0.131   0.000   0.005 &   0.921 r
  inner_inst/top/FE_OFC36_rstn_int/o (b15bfn000an1n03x5)                                                 0.121           0.114 &   1.034 r
  inner_inst/top/FE_OFN48_rstn_int (net)                                                   17 
  inner_inst/top/m31/weight_reg_reg_5/rb (b15fqn003hn1n02x3)                                     0.000   0.122   0.000   0.005 &   1.039 r
  data arrival time                                                                                                                1.039

  clock ideal_clock (rise edge)                                                                          0.000           1.500     1.500
  clock source latency                                                                                                  -0.105     1.395
  clk (in)                                                                                               0.007           0.003 &   1.398 r
  clk (net)                                                                                 1 
  CTS_cid_buf_00006/clk (b15cbf000an1n64x5)                                                      0.000   0.007   0.000   0.000 &   1.398 r
  CTS_cid_buf_00006/clkout (b15cbf000an1n64x5)                                                           0.007           0.018 &   1.417 r
  CTS_2 (net)                                                                               4 
  inner_inst/top/CTS_ccl_a_buf_00003/clk (b15cbf000an1n48x5)                                     0.000   0.008   0.000   0.001 &   1.418 r
  inner_inst/top/CTS_ccl_a_buf_00003/clkout (b15cbf000an1n48x5)                                          0.017           0.024 &   1.441 r
  inner_inst/top/CTS_8 (net)                                                               23 
  inner_inst/top/RC_CG_DECLONE_HIER_INST2342/RC_CGIC_INST_clone/clk (b15cilb01hn1n48x5)          0.000   0.024   0.000   0.010 &   1.451 r
  inner_inst/top/RC_CG_DECLONE_HIER_INST2342/RC_CGIC_INST_clone/clkout (b15cilb01hn1n48x5)               0.023           0.036 &   1.487 r
  inner_inst/top/RC_CG_DECLONE_HIER_INST2342/ck_out (net)                                  64 
  inner_inst/top/m31/weight_reg_reg_5/clk (b15fqn003hn1n02x3)                                    0.000   0.034   0.000   0.014 &   1.501 r
  clock reconvergence pessimism                                                                                          0.000     1.501
  library recovery time                                                                                                 -0.016     1.486
  data required time                                                                                                               1.486
  -----------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                               1.486
  data arrival time                                                                                                               -1.039
  -----------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                      0.447


  Startpoint: rstn (input port clocked by ideal_clock)
  Endpoint: inner_inst/top/m31/weight_reg_reg_7
               (recovery check against rising-edge clock ideal_clock)
  Path Group: **async_default**
  Path Type: max  (recalculated)

  Point                                                                                   Fanout  DTrans  Trans   Delta    Incr      Path
  -----------------------------------------------------------------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                                                                          0.000           0.000     0.000
  clock network delay (ideal)                                                                                           -0.105    -0.105
  input external delay                                                                                                   0.750     0.645 r
  rstn (in)                                                                                              0.036           0.015 &   0.660 r
  rstn (net)                                                                               11 
  FE_OFC92_rstn/a (b15bfn000an1n03x5)                                                            0.000   0.040   0.000   0.011 &   0.672 r
  FE_OFC92_rstn/o (b15bfn000an1n03x5)                                                                    0.039           0.051 &   0.722 r
  FE_OFN100_rstn (net)                                                                      5 
  g837/a (b15nonb02an1n06x5)                                                                     0.000   0.039   0.000   0.001 &   0.723 r
  g837/out0 (b15nonb02an1n06x5)                                                                          0.011           0.029 &   0.752 r
  rstn_int (net)                                                                            2 
  FE_OFC63_rstn_int/a (b15inv000an1n10x5)                                                        0.000   0.011   0.000   0.000 &   0.752 r
  FE_OFC63_rstn_int/o1 (b15inv000an1n10x5)                                                               0.028           0.020 &   0.773 f
  FE_OFN4_rstn_int (net)                                                                   11 
  inner_inst/top/FE_OFC71_rstn_int/a (b15bfn001an1n08x5)                                         0.000   0.031   0.000   0.009 &   0.781 f
  inner_inst/top/FE_OFC71_rstn_int/o (b15bfn001an1n08x5)                                                 0.019           0.036 &   0.817 f
  inner_inst/top/FE_OFN37_rstn_int (net)                                                    5 
  inner_inst/top/FE_OFC222_rstn_int/a (b15inv040an1n02x5)                                        0.000   0.020   0.000   0.002 &   0.819 f
  inner_inst/top/FE_OFC222_rstn_int/o1 (b15inv040an1n02x5)                                               0.131           0.096 &   0.915 r
  inner_inst/top/FE_OFN49_rstn_int (net)                                                   17 
  inner_inst/top/FE_OFC36_rstn_int/a (b15bfn000an1n03x5)                                         0.000   0.131   0.000   0.005 &   0.921 r
  inner_inst/top/FE_OFC36_rstn_int/o (b15bfn000an1n03x5)                                                 0.121           0.114 &   1.034 r
  inner_inst/top/FE_OFN48_rstn_int (net)                                                   17 
  inner_inst/top/m31/weight_reg_reg_7/rb (b15fqn003hn1n02x3)                                     0.000   0.122   0.000   0.005 &   1.039 r
  data arrival time                                                                                                                1.039

  clock ideal_clock (rise edge)                                                                          0.000           1.500     1.500
  clock source latency                                                                                                  -0.105     1.395
  clk (in)                                                                                               0.007           0.003 &   1.398 r
  clk (net)                                                                                 1 
  CTS_cid_buf_00006/clk (b15cbf000an1n64x5)                                                      0.000   0.007   0.000   0.000 &   1.398 r
  CTS_cid_buf_00006/clkout (b15cbf000an1n64x5)                                                           0.007           0.018 &   1.417 r
  CTS_2 (net)                                                                               4 
  inner_inst/top/CTS_ccl_a_buf_00003/clk (b15cbf000an1n48x5)                                     0.000   0.008   0.000   0.001 &   1.418 r
  inner_inst/top/CTS_ccl_a_buf_00003/clkout (b15cbf000an1n48x5)                                          0.017           0.024 &   1.441 r
  inner_inst/top/CTS_8 (net)                                                               23 
  inner_inst/top/RC_CG_DECLONE_HIER_INST2342/RC_CGIC_INST_clone/clk (b15cilb01hn1n48x5)          0.000   0.024   0.000   0.010 &   1.451 r
  inner_inst/top/RC_CG_DECLONE_HIER_INST2342/RC_CGIC_INST_clone/clkout (b15cilb01hn1n48x5)               0.023           0.036 &   1.487 r
  inner_inst/top/RC_CG_DECLONE_HIER_INST2342/ck_out (net)                                  64 
  inner_inst/top/m31/weight_reg_reg_7/clk (b15fqn003hn1n02x3)                                    0.000   0.034   0.000   0.014 &   1.501 r
  clock reconvergence pessimism                                                                                          0.000     1.501
  library recovery time                                                                                                 -0.016     1.486
  data required time                                                                                                               1.486
  -----------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                               1.486
  data arrival time                                                                                                               -1.039
  -----------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                      0.447


  Startpoint: rstn (input port clocked by ideal_clock)
  Endpoint: inner_inst/top/m31/weight_reg_reg_4
               (recovery check against rising-edge clock ideal_clock)
  Path Group: **async_default**
  Path Type: max  (recalculated)

  Point                                                                                   Fanout  DTrans  Trans   Delta    Incr      Path
  -----------------------------------------------------------------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                                                                          0.000           0.000     0.000
  clock network delay (ideal)                                                                                           -0.105    -0.105
  input external delay                                                                                                   0.750     0.645 r
  rstn (in)                                                                                              0.036           0.015 &   0.660 r
  rstn (net)                                                                               11 
  FE_OFC92_rstn/a (b15bfn000an1n03x5)                                                            0.000   0.040   0.000   0.011 &   0.672 r
  FE_OFC92_rstn/o (b15bfn000an1n03x5)                                                                    0.039           0.051 &   0.722 r
  FE_OFN100_rstn (net)                                                                      5 
  g837/a (b15nonb02an1n06x5)                                                                     0.000   0.039   0.000   0.001 &   0.723 r
  g837/out0 (b15nonb02an1n06x5)                                                                          0.011           0.029 &   0.752 r
  rstn_int (net)                                                                            2 
  FE_OFC63_rstn_int/a (b15inv000an1n10x5)                                                        0.000   0.011   0.000   0.000 &   0.752 r
  FE_OFC63_rstn_int/o1 (b15inv000an1n10x5)                                                               0.028           0.020 &   0.773 f
  FE_OFN4_rstn_int (net)                                                                   11 
  inner_inst/top/FE_OFC71_rstn_int/a (b15bfn001an1n08x5)                                         0.000   0.031   0.000   0.009 &   0.781 f
  inner_inst/top/FE_OFC71_rstn_int/o (b15bfn001an1n08x5)                                                 0.019           0.036 &   0.817 f
  inner_inst/top/FE_OFN37_rstn_int (net)                                                    5 
  inner_inst/top/FE_OFC222_rstn_int/a (b15inv040an1n02x5)                                        0.000   0.020   0.000   0.002 &   0.819 f
  inner_inst/top/FE_OFC222_rstn_int/o1 (b15inv040an1n02x5)                                               0.131           0.096 &   0.915 r
  inner_inst/top/FE_OFN49_rstn_int (net)                                                   17 
  inner_inst/top/FE_OFC36_rstn_int/a (b15bfn000an1n03x5)                                         0.000   0.131   0.000   0.005 &   0.921 r
  inner_inst/top/FE_OFC36_rstn_int/o (b15bfn000an1n03x5)                                                 0.121           0.114 &   1.034 r
  inner_inst/top/FE_OFN48_rstn_int (net)                                                   17 
  inner_inst/top/m31/weight_reg_reg_4/rb (b15fqn003hn1n02x3)                                     0.000   0.122   0.000   0.005 &   1.039 r
  data arrival time                                                                                                                1.039

  clock ideal_clock (rise edge)                                                                          0.000           1.500     1.500
  clock source latency                                                                                                  -0.105     1.395
  clk (in)                                                                                               0.007           0.003 &   1.398 r
  clk (net)                                                                                 1 
  CTS_cid_buf_00006/clk (b15cbf000an1n64x5)                                                      0.000   0.007   0.000   0.000 &   1.398 r
  CTS_cid_buf_00006/clkout (b15cbf000an1n64x5)                                                           0.007           0.018 &   1.417 r
  CTS_2 (net)                                                                               4 
  inner_inst/top/CTS_ccl_a_buf_00003/clk (b15cbf000an1n48x5)                                     0.000   0.008   0.000   0.001 &   1.418 r
  inner_inst/top/CTS_ccl_a_buf_00003/clkout (b15cbf000an1n48x5)                                          0.017           0.024 &   1.441 r
  inner_inst/top/CTS_8 (net)                                                               23 
  inner_inst/top/RC_CG_DECLONE_HIER_INST2342/RC_CGIC_INST_clone/clk (b15cilb01hn1n48x5)          0.000   0.024   0.000   0.010 &   1.451 r
  inner_inst/top/RC_CG_DECLONE_HIER_INST2342/RC_CGIC_INST_clone/clkout (b15cilb01hn1n48x5)               0.023           0.036 &   1.487 r
  inner_inst/top/RC_CG_DECLONE_HIER_INST2342/ck_out (net)                                  64 
  inner_inst/top/m31/weight_reg_reg_4/clk (b15fqn003hn1n02x3)                                    0.000   0.034   0.000   0.014 &   1.501 r
  clock reconvergence pessimism                                                                                          0.000     1.501
  library recovery time                                                                                                 -0.016     1.486
  data required time                                                                                                               1.486
  -----------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                               1.486
  data arrival time                                                                                                               -1.039
  -----------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                      0.447


1
