/*#*********************************************************************************************************************/
/*# Software       : TSMC MEMORY COMPILER tsn28hpcpd127spsram_2012.02.00.d.180a						*/
/*# Technology     : TSMC 28nm CMOS LOGIC High Performance Compact Mobile Computing Plus 1P10M HKMG CU_ELK 0.9V				*/
/*#  Memory Type    : TSMC 28nm High Performance Compact Mobile Computing Plus Single Port SRAM with d127 bit cell HVT periphery */
/*# Library Name   : ts1n28hpcphvtb32768x18m16sso (user specify : TS1N28HPCPHVTB32768X18M16SSO)				*/
/*# Library Version: 180a												*/
/*# Generated Time : 2024/05/10, 14:38:57										*/
/*#*********************************************************************************************************************/
/*#															*/
/*# STATEMENT OF USE													*/
/*#															*/
/*# This information contains confidential and proprietary information of TSMC.					*/
/*# No part of this information may be reproduced, transmitted, transcribed,						*/
/*# stored in a retrieval system, or translated into any human or computer						*/
/*# language, in any form or by any means, electronic, mechanical, magnetic,						*/
/*# optical, chemical, manual, or otherwise, without the prior written permission					*/
/*# of TSMC. This information was prepared for informational purpose and is for					*/
/*# use by TSMC's customers only. TSMC reserves the right to make changes in the					*/
/*# information at any time and without notice.									*/
/*#															*/
/*#*********************************************************************************************************************/
/* Template Version : S_03_52101                                               */
/****************************************************************************** */

library (  ts1n28hpcphvtb32768x18m16sso_ssg0p81v0c ) {
    technology ( cmos) ;
    delay_model : table_lookup ;
    date : "2011 " ;
    comment : "Copyright TSMC" ;
    revision : v1.0 ;
    simulation : true ;
    voltage_map ( VDD, 0.810000 ) ;
    voltage_map ( VSS, 0.0) ;
    nom_process : 1 ;
    nom_temperature : 0.000000 ;
    nom_voltage : 0.810000 ;
    operating_conditions ( "ssg0p81v0c" ) {
        process : 1 ;
        temperature : 0 ;
        voltage : 0.810000 ;
        tree_type : "balanced_tree" ;
    }
    default_operating_conditions : ssg0p81v0c ;
    default_max_transition : 0.567000 ;
    capacitive_load_unit ( 1, pf)  ;
    voltage_unit : "1V" ;
    current_unit : "1uA" ;
    time_unit : "1ns" ;
    leakage_power_unit : "1uW" ;   
    pulling_resistance_unit : "1kohm" ;
    library_features ( report_delay_calculation) ;
    library_features ( report_power_calculation) ;    
    define_cell_area ( pad_drivers,pad_driver_sites) ;
    define_cell_area ( bond_pads,pad_slots) ;
 
    default_max_fanout : 20.0 ;
    default_fanout_load : 1.0 ;
    default_inout_pin_cap : 0.0 ;
    default_input_pin_cap : 0.0 ;
    default_output_pin_cap : 0.0 ;
  
    slew_lower_threshold_pct_rise : 10.00 ;
    slew_upper_threshold_pct_rise : 90.00 ;
    slew_derate_from_library : 1.00 ;
    input_threshold_pct_fall : 50.00 ;
    output_threshold_pct_fall : 50.00 ;
    input_threshold_pct_rise : 50.00 ;
    output_threshold_pct_rise : 50.00 ;
    slew_lower_threshold_pct_fall : 10.00 ;
    slew_upper_threshold_pct_fall : 90.00 ;
    default_cell_leakage_power : 0.000000 ;
    default_leakage_power_density : 0.000000 ;
    k_volt_cell_leakage_power : 0.000000 ;
    k_temp_cell_leakage_power : 0.000000 ;
    k_process_cell_leakage_power : 0.000000 ;
    k_volt_internal_power : 0.000000 ;
    k_temp_internal_power : 0.000000 ;
    k_process_internal_power : 0.000000 ;

    lu_table_template ( clktran_constraint_template ) {
        variable_1 : constrained_pin_transition ;
        index_1 ( "0.008000, 0.045000, 0.092000, 0.188000, 0.567000" ) ;
    }
    lu_table_template (asyntran_constraint_template) {
         variable_1 : constrained_pin_transition ;
         index_1 ( "0.008000, 0.045000, 0.092000, 0.188000, 0.567000" ) ;
    }    
    lu_table_template (asig2sram_delay_template) {
         variable_1 : input_net_transition ;
         variable_2 : total_output_net_capacitance ;
         index_1 ( "0.008000, 0.045000, 0.092000, 0.188000, 0.567000" ) ;
         index_2 ( "0.002000, 0.019000, 0.042000, 0.132000, 0.358000" ) ;
    }
    lu_table_template ( sig2sram_delay_template ) {
        variable_1 : input_net_transition ;
        variable_2 : total_output_net_capacitance ;
        index_1 ( "0.008000, 0.045000, 0.092000, 0.188000, 0.567000" ) ;
        index_2 ( "0.002000, 0.019000, 0.042000, 0.132000, 0.358000" ) ;
    }
    lu_table_template ( sram_load_template ) {
        variable_1 : total_output_net_capacitance ;
        index_1 ("0.002000, 0.019000, 0.042000, 0.132000, 0.358000");
    }
    lu_table_template ( sig2sram_constraint_template ) {
        variable_1 : related_pin_transition ;
        variable_2 : constrained_pin_transition ;
        index_1 ( "0.008000, 0.045000, 0.092000, 0.188000, 0.567000" ) ;
        index_2 ( "0.008000, 0.045000, 0.092000, 0.188000, 0.567000" ) ;
    }
    power_lut_template ( sram_power_template ) {
        variable_1 : total_output_net_capacitance ;
        index_1 ("0.002000, 0.019000, 0.042000, 0.132000, 0.358000");
    } 
type ( A_bus_14_to_0 ) {
    base_type : array ;
    data_type : bit ;
    bit_width : 15 ;
    bit_from : 14 ;
    bit_to : 0 ;
    downto : true ;
}
type ( Q_bus_17_to_0 ) {
    base_type : array ;
    data_type : bit ;
    bit_width : 18 ;
    bit_from : 17 ;
    bit_to : 0 ;
    downto : true ;
}
cell ( TS1N28HPCPHVTB32768X18M16SSO ) {
    memory () {
        type : ram ;
        address_width : 15 ;
        word_width : 18 ;
    }
    area : 122022.961950 ;
    interface_timing : TRUE ;
    dont_use : TRUE ;
    dont_touch : TRUE ;
    map_only : TRUE ;
    is_macro_cell : TRUE ;
    switch_cell_type : fine_grain;
    pg_pin ( VDD ) {
        voltage_name : VDD ;
        direction : input;
        pg_type : primary_power ;
    }    
    pg_pin ( VDD_i ) {
        voltage_name : VDD ;
        direction : internal;
        switch_function : "SD | SLP";
        pg_type : internal_power;
        pg_function : "VDD";
    }
    pg_pin ( VSS ) {
        voltage_name : VSS ;
        direction : input;
        pg_type : primary_ground ;
    }


    pin ( SD ) {
        direction : input ;
        always_on : true;
        switch_pin : true;        
        related_power_pin : VDD;
        related_ground_pin : VSS ;
        capacitance : 0.002604 ;

        internal_power () {
            related_pg_pin : VDD_i ;
            rise_power ( "scalar" ) {
                values ( "2.484683" ) ;
            }
            fall_power ( "scalar" ) {
                values ( "77.693661" ) ;
            }
        }
        timing () {
            timing_type : setup_rising ;
            related_pin : "CLK" ;
            when : "!CEB" ;
            sdf_cond : "check_noidle" ;
            fall_constraint ( asyntran_constraint_template ) {
                values ( "14.457110, 14.480210, 14.496610, 14.526410, 14.606910" ) ;
            }
        }
        timing () {
            timing_type : hold_rising ;
            related_pin : "CLK" ;
            when : "!CEB" ;
            sdf_cond : "check_noidle" ;
            fall_constraint ( scalar ) {
                values ( "0.000000" ) ;
            }
        }

        timing () {
            timing_type : non_seq_hold_rising ;
            related_pin : "CEB" ;
            rise_constraint ( asyntran_constraint_template ) {
                values ( "1.259042, 1.260386, 1.254562, 1.263954, 1.771875" ) ;
            }
        }
        timing () {
            timing_type : non_seq_setup_rising ;
            related_pin : "CEB" ;
            rise_constraint ( scalar ) {
                values ( "0.000000" ) ;
            }
        }
        timing () {
            timing_type : non_seq_setup_falling ;
            related_pin : "CEB" ;
            fall_constraint ( asyntran_constraint_template ) {
                values ( "14.457110, 14.480210, 14.496610, 14.526410, 14.606910" ) ;
            }
        }
        timing () {
            timing_type : non_seq_hold_falling ;
            related_pin : "CEB" ;
            fall_constraint ( scalar ) {
                values ( "0.000000" ) ;
            }
        }
    }
    pin ( SLP ) {
        direction : input ;
        always_on : true;
        switch_pin : true;
        related_power_pin : VDD;
        related_ground_pin : VSS ;
        capacitance : 0.000912 ;

        internal_power () {
            related_pg_pin : VDD_i ;
            rise_power ( "scalar" ) {
                values ( "0.784656" ) ;
            }
            fall_power ( "scalar" ) {
                  values ( "7.375568" ) ;
            }
        }
        timing () {
            timing_type : setup_rising ;
            related_pin : "CLK" ;
            when : "!CEB" ;
            sdf_cond : "check_noidle" ;
            fall_constraint ( asyntran_constraint_template ) {
                values ( "1.686217, 1.700017, 1.715317, 1.744517, 1.830217" ) ;
            }
        }
        timing () {
            timing_type : hold_rising ;
            related_pin : "CLK" ;
            when : "!CEB" ;
            sdf_cond : "check_noidle" ;
            fall_constraint ( scalar ) {
                values ( "0.000000" ) ;
            }
        }

        timing () {
            timing_type : non_seq_hold_rising ;
            related_pin : "CEB" ;
            rise_constraint ( asyntran_constraint_template ) {
                values ( "1.259042, 1.260386, 1.254562, 1.263954, 1.771875" ) ;
            }
        }
        timing () {
            timing_type : non_seq_setup_rising ;
            related_pin : "CEB" ;
            rise_constraint ( scalar ) {
                values ( "0.000000" ) ;
            }
        }
        timing () {
            timing_type : non_seq_setup_falling ;
            related_pin : "CEB" ;
            fall_constraint ( asyntran_constraint_template ) {
                values ( "1.686217, 1.700017, 1.715317, 1.744517, 1.830217" ) ;
            }
        }
        timing () {
            timing_type : non_seq_hold_falling ;
            related_pin : "CEB" ;
            fall_constraint ( scalar ) {
                values ( "0.000000" ) ;
            }
        }
    }


    bus ( Q ) {
        bus_type : Q_bus_17_to_0 ;
        direction : output ;
        max_capacitance : 0.358 ;
        memory_read () {
            address : A ;
        }
        pin ( Q[17:0] ) {
        is_isolated : true;
        isolation_enable_condition : "SD | SLP";  
            power_down_function : "!VDD  + VSS" ;
            related_power_pin : VDD ;
            related_ground_pin : VSS ;
            internal_power () {
                related_pg_pin : VDD_i ;
                when : "!SD & !SLP" ;
                rise_power (sram_power_template ) {
                    values ( "0.006642, 0.006642, 0.006642, 0.006642, 0.006642" ) ;
                }
                fall_power (sram_power_template ) {
                    values ( "0.004779, 0.004779, 0.004779, 0.004779, 0.004779" ) ;
                }
            }
            internal_power () {
                related_pg_pin : VDD_i ;
                when : "SD" ;
                rise_power (sram_power_template ) {
                    values ( "0.000000, 0.000000, 0.000000, 0.000000, 0.000000" ) ;
                }
                fall_power (sram_power_template ) {
                    values ( "0.000000, 0.000000, 0.000000, 0.000000, 0.000000" ) ;
                }
            }
            internal_power () {
                related_pg_pin : VDD_i ;
                when : "!SD & SLP" ;
                rise_power (sram_power_template ) {
                    values ( "0.000000, 0.000000, 0.000000, 0.000000, 0.000000" ) ;
                }
                fall_power (sram_power_template ) {
                    values ( "0.000000, 0.000000, 0.000000, 0.000000, 0.000000" ) ;
                }
            }
        }
        timing () {
            related_pin : "SD" ;
            timing_type : combinational_fall ;
            timing_sense : positive_unate ;
            cell_rise(scalar) {
                values ( "0.000000" ) ;
            }
            cell_fall ( scalar ) {
                values ( "0.000000" ) ;
            }
            retaining_rise(scalar) {
                values ( "0.000000" ) ;
            }
            retaining_fall(scalar) {
                values ( "0.000000" ) ;
            }
            rise_transition(scalar) {
                values ( "0.000000" ) ;
            }
            fall_transition ( scalar ) {
                values ( "0.000000" ) ;
            }
            retain_rise_slew(scalar) {
                values ( "0.000000" ) ;
            } 
            retain_fall_slew(scalar) {
                values ( "0.000000" ) ;
            }
        }
        timing() {
            related_pin   : "SD" ;
            timing_type   : combinational_rise ;
            timing_sense  : negative_unate ;
            cell_rise(scalar) {
                values ( "0.000000" ) ;
            }
            cell_fall(scalar) {
                values ( "0.000000" ) ;
            }
            retaining_rise(scalar) {
                values ( "0.000000" ) ;
            }
            retaining_fall(scalar) {
                values ( "0.000000" ) ;
            }
            rise_transition(scalar) {
                values ( "0.000000" ) ;
            }
            fall_transition(scalar) {
                values ( "0.000000" ) ;
            }
            retain_rise_slew(scalar) {
                values ( "0.000000" ) ;
            }
            retain_fall_slew(scalar) {
                values ( "0.000000" ) ;
            } 
        }
        timing () {
            related_pin : "SD" ;
            timing_type : combinational_fall ;
            timing_sense : negative_unate ;
            cell_rise(scalar) {
                values ( "0.000000" ) ;
            }
            cell_fall ( asig2sram_delay_template ) {
                values ( \
              "4.496578, 4.544078, 4.606778, 4.848078, 5.440078",\
              "4.508678, 4.556178, 4.618878, 4.860178, 5.452178",\
              "4.524078, 4.571578, 4.634278, 4.875578, 5.467578",\
              "4.551778, 4.599278, 4.661978, 4.903278, 5.495278",\
              "4.623878, 4.671378, 4.734078, 4.975378, 5.567378"\
               ) ;
            }
            retaining_rise(scalar) {
                values ( "0.000000" ) ;
            }
            retaining_fall(scalar) {
                values ( "0.000000" ) ;
            }
            rise_transition(scalar) {
                values ( "0.000000" ) ;
            }
            fall_transition ( sram_load_template ) {
                values ( "0.017800, 0.039600, 0.058200, 0.158100, 0.400200" ) ;
            }
            retain_rise_slew(scalar) {
                values ( "0.000000" ) ;
            } 
            retain_fall_slew(scalar) {
                values ( "0.000000" ) ;
            }
        }
        timing() {
            related_pin   : "SD" ;
            timing_type   : combinational_rise ;
            timing_sense  : positive_unate ;
            
            cell_rise(scalar) {
                values ( "0.000000" ) ;
            }
            cell_fall(scalar) {
                values ( "0.000000" ) ;
            }
            retaining_rise(scalar) {
                values ( "0.000000" ) ;
            }
            retaining_fall(scalar) {
                values ( "0.000000" ) ;
            }
            rise_transition(scalar) {
                values ( "0.000000" ) ;
            }
            fall_transition(scalar) {
                values ( "0.000000" ) ;
            }
            retain_rise_slew(scalar) {
                values ( "0.000000" ) ;
            }
            retain_fall_slew(scalar) {
                values ( "0.000000" ) ;
            } 
        }
        timing () {
            related_pin : "SLP" ;
            timing_type : combinational_fall ;
            timing_sense : positive_unate ;
            cell_rise(scalar) {
                values ( "0.000000" ) ;
            }
            cell_fall ( scalar ) {
                values ( "0.000000" ) ;
            }
            retaining_rise(scalar) {
                values ( "0.000000" ) ;
            }
            retaining_fall(scalar) {
                values ( "0.000000" ) ;
            }
            rise_transition(scalar) {
                values ( "0.000000" ) ;
            }
            fall_transition ( scalar ) {
                values ( "0.000000" ) ;
            }
            retain_rise_slew(scalar) {
                values ( "0.000000" ) ;
            } 
            retain_fall_slew(scalar) {
                values ( "0.000000") ;
            }
        }
        timing() {
            related_pin   : "SLP" ;
            timing_type   : combinational_rise ;
            timing_sense  : negative_unate ;
            
            cell_rise(scalar) {
                values ( "0.000000" ) ;
            }
            cell_fall(scalar) {
                values ( "0.000000" ) ;
            }
            retaining_rise(scalar) {
                values ( "0.000000" ) ;
            }
            retaining_fall(scalar) {
                values ( "0.000000" ) ;
            }
            rise_transition(scalar) {
                values ( "0.000000" ) ;
            }
            fall_transition(scalar) {
                values ( "0.000000" ) ;
            }
            retain_rise_slew(scalar) {
                values ( "0.000000" ) ;
            }
            retain_fall_slew(scalar) {
                values ( "0.000000" ) ;
            } 
        }
        timing () {
            related_pin : "SLP" ;
            timing_type : combinational_fall ;
            timing_sense : negative_unate ;
            cell_rise(scalar) {
                values ( "0.000000" ) ;
            }
            cell_fall ( asig2sram_delay_template ) {
                values ( \
              "4.496578, 4.544078, 4.606778, 4.848078, 5.440078",\
              "4.508678, 4.556178, 4.618878, 4.860178, 5.452178",\
              "4.524078, 4.571578, 4.634278, 4.875578, 5.467578",\
              "4.551778, 4.599278, 4.661978, 4.903278, 5.495278",\
              "4.623878, 4.671378, 4.734078, 4.975378, 5.567378"\
               ) ;
            }
            retaining_rise(scalar) {
                values ( "0.000000" ) ;
            }
            retaining_fall(scalar) {
                values ( "0.000000" ) ;
            }
            rise_transition(scalar) {
                values ( "0.000000" ) ;
            }
            fall_transition ( sram_load_template ) {
                values ( "0.017800, 0.040800, 0.058700, 0.159000, 0.400800" ) ;
            }
            retain_rise_slew(scalar) {
                values ( "0.000000" ) ;
            } 
            retain_fall_slew(scalar) {
                values ( "0.000000" ) ;
            }
        }
        timing() {
            related_pin   : "SLP" ;
            timing_type   : combinational_rise ;
            timing_sense  : positive_unate ;
            
            cell_rise(scalar) {
                values ( "0.000000" ) ;
            }
            cell_fall(scalar) {
                values ( "0.000000" ) ;
            }
            retaining_rise(scalar) {
                values ( "0.000000" ) ;
            }
            retaining_fall(scalar) {
                values ( "0.000000" ) ;
            }
            rise_transition(scalar) {
                values ( "0.000000" ) ;
            }
            fall_transition(scalar) {
                values ( "0.000000" ) ;
            }
            retain_rise_slew(scalar) {
                values ( "0.000000" ) ;
            }
            retain_fall_slew(scalar) {
                values ( "0.000000" ) ;
            } 
        }
        timing () {
            related_pin : "CLK" ;
            timing_type : rising_edge ;
            timing_sense : non_unate ;
                when : "!SD & !SLP & !CEB & WEB" ;
                sdf_cond : "!SD & !SLP & !CEB & WEB" ;
            retaining_fall ( sig2sram_delay_template ) {
                values ( \
              "0.883180, 0.898660, 0.922330, 0.997750, 1.197280",\
              "0.894700, 0.910180, 0.933850, 1.009270, 1.208800",\
              "0.905770, 0.921250, 0.944920, 1.020340, 1.219870",\
              "0.920170, 0.935650, 0.959320, 1.034740, 1.234270",\
              "0.954190, 0.969670, 0.993340, 1.068760, 1.268290"\
               ) ;
            }
            retaining_rise ( sig2sram_delay_template ) {
                values ( \
              "0.883180, 0.898660, 0.922330, 0.997750, 1.197280",\
              "0.894700, 0.910180, 0.933850, 1.009270, 1.208800",\
              "0.905770, 0.921250, 0.944920, 1.020340, 1.219870",\
              "0.920170, 0.935650, 0.959320, 1.034740, 1.234270",\
              "0.954190, 0.969670, 0.993340, 1.068760, 1.268290"\
               ) ;
            }      
            retain_rise_slew ( sram_load_template ) {
                values ( "0.015400, 0.048600, 0.093200, 0.267700, 0.705900" ) ;
            }
            retain_fall_slew ( sram_load_template ) {
                values ( "0.015400, 0.048600, 0.093200, 0.267700, 0.705900" ) ;
            }
            cell_rise ( sig2sram_delay_template ) {
                values ( \
              "1.217838, 1.245054, 1.284366, 1.432974, 1.807734",\
              "1.231554, 1.258770, 1.298082, 1.446690, 1.821450",\
              "1.241598, 1.268814, 1.308126, 1.456734, 1.831494",\
              "1.263954, 1.291170, 1.330482, 1.479090, 1.853850",\
              "1.302510, 1.329726, 1.369038, 1.517646, 1.892406"\
               ) ;
            }
            rise_transition ( sram_load_template ) {
                values ( "0.019900, 0.072700, 0.144100, 0.432100, 1.145600" ) ;
            }
            cell_fall ( sig2sram_delay_template ) {
                values ( \
              "1.217838, 1.245054, 1.284366, 1.432974, 1.807734",\
              "1.231554, 1.258770, 1.298082, 1.446690, 1.821450",\
              "1.241598, 1.268814, 1.308126, 1.456734, 1.831494",\
              "1.263954, 1.291170, 1.330482, 1.479090, 1.853850",\
              "1.302510, 1.329726, 1.369038, 1.517646, 1.892406"\
               ) ;
            }
            fall_transition ( sram_load_template ) {
                values ( "0.019900, 0.072700, 0.144100, 0.432100, 1.145600" ) ;
            }
        }
    }
    pin ( CLK ) {
        direction : input ;
        is_isolated : true;
        isolation_enable_condition : "SD | SLP";  
        related_power_pin : VDD_i;
        related_ground_pin : VSS ;
        max_transition : 0.567000 ;
        capacitance : 0.047028 ;
        clock : true ;
        pin_func_type : active_rising ;

        timing () {
            timing_type : "min_pulse_width" ;
            related_pin : "CLK" ;
            
            rise_constraint ( "clktran_constraint_template" ) {
                values ( "0.209278, 0.222830, 0.235822, 0.262590, 0.708750" ) ;
            }
            
            fall_constraint ( "clktran_constraint_template" ) {
                values ( "0.265428, 0.279316, 0.298804, 0.329940, 0.708750" ) ;
            }
        }
        timing () {
            timing_type : "minimum_period" ;
            related_pin : "CLK" ;
            
            rise_constraint ( "clktran_constraint_template" ) {
                values ( "1.259042, 1.260386, 1.254562, 1.263954, 1.771875" ) ;
            }
            
            fall_constraint ( "clktran_constraint_template" ) {
                values ( "1.259042, 1.260386, 1.254562, 1.263954, 1.771875" ) ;
            }
        }
        internal_power () {
            related_pg_pin : VDD_i ;
            when : "!SD & !SLP &!CEB & WEB" ;
            rise_power ( "scalar" ) {
                values ( "8.178975" ) ;
            }
            fall_power ( "scalar" ) {
                values ( "0.000000" ) ;
            }
        }
        internal_power () {
            related_pg_pin : VDD_i ;
            when : "!SD & !SLP &!CEB & !WEB" ;
            rise_power ( "scalar" ) {
                values ( "9.154296" ) ;
            }
            fall_power ( "scalar" ) {
                values ( "0.000000" ) ;
            }
        }
        internal_power () {
            related_pg_pin : VDD_i ;
            when : "!SD & !SLP &CEB" ;
            rise_power ( "scalar" ) {
                values ( "0.054675" ) ;
            }
            fall_power ( "scalar" ) {
                values ( "0.000000" ) ;
            }
        }
        internal_power () {
            related_pg_pin : VDD_i ;
            when : "SD & CEB" ;
            rise_power ( "scalar" ) {
                values ( "0.000000" ) ;
            }
            fall_power ( "scalar" ) {
                values ( "0.000000" ) ;
            }
        }
        internal_power () {
            related_pg_pin : VDD_i ;
            when : "!SD & SLP &CEB" ;
            rise_power ( "scalar" ) {
                values ( "0.000000" ) ;
            }
            fall_power ( "scalar" ) {
                values ( "0.000000" ) ;
            }
        }
    }
    pin ( CEB ) {
        direction : input ;
        is_isolated : true;
        isolation_enable_condition : "SD | SLP";  
        related_power_pin : VDD_i;
        related_ground_pin : VSS ;
        capacitance : 0.000807 ;
        internal_power () {
            related_pg_pin : VDD_i ;
        when : "!SD & !SLP" ;
            rise_power ( "scalar" ) {
                values ( "0.030051" ) ;
            }
            fall_power ( "scalar" ) {
                values ( "0.034992" ) ;
            }
        }
        internal_power () {
            related_pg_pin : VDD_i ;
        when : "SD" ;
            rise_power ( "scalar" ) {
            values ( "0.000000" ) ;
            }
            fall_power ( "scalar" ) {
            values ( "0.000000" ) ;
            }
        }
        internal_power () {
            related_pg_pin : VDD_i ;
        when : "!SD & SLP" ;
            rise_power ( "scalar" ) {
            values ( "0.000000" ) ;
            }
            fall_power ( "scalar" ) {
            values ( "0.000000" ) ;
            }
        }
        timing () {
            related_pin : "CLK" ;
            when : "!SD & !SLP" ;
            sdf_cond : "check_nopd" ;
            timing_type : setup_rising ;
            rise_constraint ( sig2sram_constraint_template ) {
                values ( \
              "0.199852, 0.215077, 0.234502, 0.267367, 0.371527",\
              "0.199852, 0.215077, 0.234502, 0.267367, 0.371527",\
              "0.199432, 0.214657, 0.234082, 0.266947, 0.371107",\
              "0.199327, 0.214552, 0.233977, 0.266842, 0.371002",\
              "0.199537, 0.214762, 0.234187, 0.267052, 0.371212"\
               ) ;
            }
            fall_constraint ( sig2sram_constraint_template ) {
                values ( \
              "0.199852, 0.215077, 0.234502, 0.267367, 0.371527",\
              "0.199852, 0.215077, 0.234502, 0.267367, 0.371527",\
              "0.199432, 0.214657, 0.234082, 0.266947, 0.371107",\
              "0.199327, 0.214552, 0.233977, 0.266842, 0.371002",\
              "0.199537, 0.214762, 0.234187, 0.267052, 0.371212"\
               ) ;
            }
        }
        timing () {
            related_pin : "CLK" ;
            when : "!SD & !SLP" ;
            sdf_cond : "check_nopd" ;
            timing_type : hold_rising ;
            rise_constraint ( sig2sram_constraint_template ) {
                values ( \
              "0.122164, 0.107094, 0.090044, 0.063644, 0.026000",\
              "0.137014, 0.121944, 0.104894, 0.078494, 0.026000",\
              "0.150324, 0.135254, 0.118204, 0.091804, 0.026000",\
              "0.169024, 0.153954, 0.136904, 0.110504, 0.037464",\
              "0.211374, 0.196304, 0.179254, 0.152854, 0.079814"\
               ) ;
            }
            fall_constraint ( sig2sram_constraint_template ) {
                values ( \
              "0.122164, 0.107094, 0.090044, 0.063644, 0.026000",\
              "0.137014, 0.121944, 0.104894, 0.078494, 0.026000",\
              "0.150324, 0.135254, 0.118204, 0.091804, 0.026000",\
              "0.169024, 0.153954, 0.136904, 0.110504, 0.037464",\
              "0.211374, 0.196304, 0.179254, 0.152854, 0.079814"\
               ) ;
            }
        }
    }
    pin ( WEB ) {
        direction : input ;
        is_isolated : true;
        isolation_enable_condition : "SD | SLP";  
        related_power_pin : VDD_i;
        related_ground_pin : VSS ;
        capacitance : 0.001028 ;
        internal_power () {
            related_pg_pin : VDD_i ;
            when : "!SD & !SLP" ;
            rise_power ( "scalar" ) {
                values ( "0.013689" ) ;
            }
            fall_power ( "scalar" ) {
                values ( "0.016848" ) ;
            }
        }
        internal_power () {
            related_pg_pin : VDD_i ;
            when : "SD" ;
            rise_power ( "scalar" ) {
                values ( "0.000000" ) ;
            }
            fall_power ( "scalar" ) {
                values ( "0.000000" ) ;
            }
        }
        internal_power () {
            related_pg_pin : VDD_i ;
            when : "!SD & SLP" ;
            rise_power ( "scalar" ) {
                values ( "0.000000" ) ;
            }
            fall_power ( "scalar" ) {
                values ( "0.000000" ) ;
            }
        }
        timing () {
            related_pin : "CLK" ;
            when : "!SD & !SLP & !CEB" ;
            sdf_cond : "check_noidle" ;
            timing_type : setup_rising ;
            rise_constraint ( sig2sram_constraint_template ) {
                values ( \
              "0.109149, 0.123954, 0.141804, 0.173094, 0.272844",\
              "0.109254, 0.124059, 0.141909, 0.173199, 0.272949",\
              "0.109359, 0.124164, 0.142014, 0.173304, 0.273054",\
              "0.109149, 0.123954, 0.141804, 0.173094, 0.272844",\
              "0.109464, 0.124269, 0.142119, 0.173409, 0.273159"\
               ) ;
            }
            fall_constraint ( sig2sram_constraint_template ) {
                values ( \
              "0.109149, 0.123954, 0.141804, 0.173094, 0.272844",\
              "0.109254, 0.124059, 0.141909, 0.173199, 0.272949",\
              "0.109359, 0.124164, 0.142014, 0.173304, 0.273054",\
              "0.109149, 0.123954, 0.141804, 0.173094, 0.272844",\
              "0.109464, 0.124269, 0.142119, 0.173409, 0.273159"\
               ) ;
            }
        }
        timing () {
            related_pin : "CLK" ;
            when : "!SD & !SLP & !CEB" ;
            sdf_cond : "check_noidle" ;
            timing_type : hold_rising ;
            rise_constraint ( sig2sram_constraint_template ) {
                values ( \
              "0.126143, 0.111843, 0.097543, 0.075873, 0.026000",\
              "0.140663, 0.126363, 0.112063, 0.090393, 0.032973",\
              "0.154083, 0.139783, 0.125483, 0.103813, 0.046393",\
              "0.172673, 0.158373, 0.144073, 0.122403, 0.064983",\
              "0.215243, 0.200943, 0.186643, 0.164973, 0.107553"\
               ) ;
            }
            fall_constraint ( sig2sram_constraint_template ) {
                values ( \
              "0.126143, 0.111843, 0.097543, 0.075873, 0.026000",\
              "0.140663, 0.126363, 0.112063, 0.090393, 0.032973",\
              "0.154083, 0.139783, 0.125483, 0.103813, 0.046393",\
              "0.172673, 0.158373, 0.144073, 0.122403, 0.064983",\
              "0.215243, 0.200943, 0.186643, 0.164973, 0.107553"\
               ) ;
            }
        }
    }
    bus ( A ) {
        bus_type : A_bus_14_to_0 ;
        direction : input ;
        capacitance : 0.000757 ;
        pin ( A[14:0] ) {
        is_isolated : true;
        isolation_enable_condition : "SD | SLP";  
            related_power_pin : VDD_i;
            related_ground_pin : VSS ;
            internal_power () {
                related_pg_pin : VDD_i ;
                when : "!SD & !SLP" ;
                rise_power ( "scalar" ) {
                    values ( "0.006399" ) ;
                }
                fall_power ( "scalar" ) {
                    values ( "0.007776" ) ;
                }
            }
            internal_power () {
                related_pg_pin : VDD_i ;
                when : "SD" ;
                rise_power ( "scalar" ) {
                    values ( "0.000000" ) ;
                }
                fall_power ( "scalar" ) {
                    values ( "0.000000" ) ;
                }
            }
            internal_power () {
                related_pg_pin : VDD_i ;
                when : "!SD & SLP" ;
                rise_power ( "scalar" ) {
                    values ( "0.000000" ) ;
                }
                fall_power ( "scalar" ) {
                    values ( "0.000000" ) ;
                }
            }
        }
        timing () {
            related_pin : "CLK" ;
            when : "!SD & !SLP & !CEB";
            sdf_cond : "check_noidle" ;
            timing_type : setup_rising ;
            rise_constraint ( sig2sram_constraint_template ) {
                values ( \
              "0.157158, 0.172382, 0.191178, 0.222993, 0.320642",\
              "0.157262, 0.172487, 0.191282, 0.223098, 0.320748",\
              "0.157683, 0.172907, 0.191702, 0.223518, 0.321167",\
              "0.157262, 0.172487, 0.191282, 0.223098, 0.320748",\
              "0.157683, 0.172907, 0.191702, 0.223518, 0.321167"\
               ) ;
            }
            fall_constraint ( sig2sram_constraint_template ) {
                values ( \
              "0.157158, 0.172382, 0.191178, 0.222993, 0.320642",\
              "0.157262, 0.172487, 0.191282, 0.223098, 0.320748",\
              "0.157683, 0.172907, 0.191702, 0.223518, 0.321167",\
              "0.157262, 0.172487, 0.191282, 0.223098, 0.320748",\
              "0.157683, 0.172907, 0.191702, 0.223518, 0.321167"\
               ) ;
            }
        }
        timing () {
            related_pin : "CLK" ;
            when : "!SD & !SLP & !CEB";
            sdf_cond : "check_noidle" ;
            timing_type : hold_rising ;
            rise_constraint ( sig2sram_constraint_template ) {
                values ( \
              "0.128343, 0.115473, 0.103593, 0.087643, 0.043423",\
              "0.142973, 0.130103, 0.118223, 0.102273, 0.058053",\
              "0.156283, 0.143413, 0.131533, 0.115583, 0.071363",\
              "0.174873, 0.162003, 0.150123, 0.134173, 0.089953",\
              "0.217443, 0.204573, 0.192693, 0.176743, 0.132523"\
               ) ;
            }
            fall_constraint ( sig2sram_constraint_template ) {
                values ( \
              "0.128343, 0.115473, 0.103593, 0.087643, 0.043423",\
              "0.142973, 0.130103, 0.118223, 0.102273, 0.058053",\
              "0.156283, 0.143413, 0.131533, 0.115583, 0.071363",\
              "0.174873, 0.162003, 0.150123, 0.134173, 0.089953",\
              "0.217443, 0.204573, 0.192693, 0.176743, 0.132523"\
               ) ;
            }
        }
    }
    bus ( D ) {
        bus_type : Q_bus_17_to_0 ;
        direction : input ;
        capacitance : 0.000849 ;
        memory_write() {
            address : A ;
            clocked_on : CLK ;
        }
        pin ( D[17:0] ) {
        is_isolated : true;
        isolation_enable_condition : "SD | SLP";  
            related_power_pin : VDD_i;
            related_ground_pin : VSS ;
            internal_power () {
                related_pg_pin : VDD_i ;
            when : "!SD & !SLP";
                rise_power ( "scalar" ) {
                    values ( "0.007452" ) ;
                }
                fall_power ( "scalar" ) {
                    values ( "0.008181" ) ;
                }
            }
            internal_power () {
                related_pg_pin : VDD_i ;
            when : "SD";
                rise_power ( "scalar" ) {
                    values ( "0.000000" ) ;
                }
                fall_power ( "scalar" ) {
                    values ( "0.000000" ) ;
                }
            }
            internal_power () {
                related_pg_pin : VDD_i ;
            when : "!SD & SLP";
                rise_power ( "scalar" ) {
                    values ( "0.000000" ) ;
                }
                fall_power ( "scalar" ) {
                    values ( "0.000000" ) ;
                }
            }
        }
        timing () {
            related_pin : "CLK" ;
            when : "!SD & !SLP & !CEB & !WEB";
            sdf_cond : "check_write" ;
            timing_type : setup_rising ;
            rise_constraint ( sig2sram_constraint_template ) {
                values ( \
              "0.109099, 0.125889, 0.145439, 0.180169, 0.285164",\
              "0.095414, 0.112204, 0.131754, 0.166484, 0.271479",\
              "0.077589, 0.094379, 0.113929, 0.148659, 0.253654",\
              "0.040559, 0.057349, 0.076899, 0.111629, 0.216624",\
              "0.031500, 0.031500, 0.031500, 0.031500, 0.111629"\
               ) ;
            }
            fall_constraint ( sig2sram_constraint_template ) {
                values ( \
              "0.109099, 0.125889, 0.145439, 0.180169, 0.285164",\
              "0.095414, 0.112204, 0.131754, 0.166484, 0.271479",\
              "0.077589, 0.094379, 0.113929, 0.148659, 0.253654",\
              "0.040559, 0.057349, 0.076899, 0.111629, 0.216624",\
              "0.031500, 0.031500, 0.031500, 0.031500, 0.111629"\
               ) ;
            }
        }
        timing () {
            related_pin : "CLK" ;
            when : "!SD & !SLP & !CEB & !WEB";
            sdf_cond : "check_write" ;
            timing_type : hold_rising ;
            rise_constraint ( sig2sram_constraint_template ) { 
                values ( \
              "0.128164, 0.112524, 0.095044, 0.067099, 0.031500",\
              "0.141964, 0.126324, 0.108844, 0.080899, 0.031500",\
              "0.161054, 0.145414, 0.127934, 0.099989, 0.031500",\
              "0.200729, 0.185089, 0.167609, 0.139664, 0.060544",\
              "0.310554, 0.294914, 0.277434, 0.249489, 0.170369"\
               ) ;
            }
            fall_constraint ( sig2sram_constraint_template ) {
                values ( \
              "0.128164, 0.112524, 0.095044, 0.067099, 0.031500",\
              "0.141964, 0.126324, 0.108844, 0.080899, 0.031500",\
              "0.161054, 0.145414, 0.127934, 0.099989, 0.031500",\
              "0.200729, 0.185089, 0.167609, 0.139664, 0.060544",\
              "0.310554, 0.294914, 0.277434, 0.249489, 0.170369"\
               ) ;
            }
        }
   }

    leakage_power () {
        related_pg_pin : VDD ;
        when : "SD";
        value : 5.085075 ;
    }
    leakage_power () {
        related_pg_pin : VDD ;
        when : "!SD & SLP";
        value : 21.448071 ;
    }
   leakage_power () {
        related_pg_pin : VDD ;
        when : "!SD & !SLP";
        value : 21.947922 ;
    }
}
}
