{:input (genetic.crossover/dumb-crossover 358020111 (genetic.mutation/change-names-remove-clause 1877956348 (genetic.mutation/change-names-remove-clause 1754155048 (genetic.mutation/change-constant-value 1670592509 (genetic.mutation/change-names-remove-clause 1447208930 (genetic.crossover/dumb-crossover 265850876 (genetic.representation/genetic-representation "examples/56998.825BB517.blif") (genetic.mutation/change-constant-value 884798495 (genetic.representation/genetic-representation "examples/59373.E6C57999.blif"))))))) (genetic.mutation/change-names-remove-clause 227841895 (genetic.mutation/change-constant-value 1702295277 (genetic.mutation/change-constant-value 1788091439 (genetic.representation/genetic-representation "examples/57033.1E425876.blif"))))), :error {:type :equiv-fail, :pre-synth-verilog "/* Generated by Yosys 0.15+89 (git sha1 8ca973718, gcc 10.0.0 -Og -fPIC) */\n\nmodule presynth(\\wire:missing_edge , \\wire:missing_8_4 , wire5_9, wire6_17, \\wire11_:missing_16 , wire12_19);\n  wire \\:missing_edge ;\n  input \\wire11_:missing_16 ;\n  wire \\wire11_:missing_16 ;\n  output wire12_19;\n  wire wire12_19;\n  wire wire14;\n  wire wire15_16;\n  wire wire15_17;\n  wire wire17_18;\n  wire wire2_10;\n  wire wire2_17;\n  wire \\wire2_:missing ;\n  wire \\wire2_:missing_16 ;\n  wire \\wire2_:missing_19 ;\n  output wire5_9;\n  wire wire5_9;\n  output wire6_17;\n  wire wire6_17;\n  wire \\wire7_:missing_4 ;\n  wire wire8_2;\n  input \\wire:missing_8_4 ;\n  wire \\wire:missing_8_4 ;\n  inout \\wire:missing_edge ;\n  wire \\wire:missing_edge ;\n  assign \\wire2_:missing  = 2'hx >> wire8_2;\n  assign \\wire:missing_edge  = 4'hx >> { \\wire7_:missing_4 , \\wire7_:missing_4  };\n  assign wire8_2 = 4'h6 >> { \\wire:missing_8_4 , \\wire:missing_8_4  };\n  assign wire15_17 = 2'h1 >> wire15_16;\n  assign wire15_16 = 4'h6 >> { \\wire2_:missing_16 , \\wire11_:missing_16  };\n  assign wire6_17 = 4'h8 >> { wire15_17, wire2_17 };\n  assign \\wire:missing_edge  = 1'h1;\n  assign \\wire:missing_edge  = 1'h0;\n  assign wire14 = 1'h1;\n  assign \\:missing_edge  = 1'h0;\n  assign wire12_19 = \\wire2_:missing_19 ;\n  assign \\wire:missing_edge  = wire17_18;\n  assign \\wire:missing_edge  = wire2_10;\n  assign wire5_9 = \\wire:missing_edge ;\nendmodule\n", :post-synth-verilog "/* Generated by Yosys 0.15+89 (git sha1 8ca973718, gcc 10.0.0 -Og -fPIC) */\n\n(* src = \"/tmp/fuzzmount731121EF/FA2FB326.v:3.1-42.10\" *)\nmodule postsynth(\\wire:missing_edge , \\wire:missing_8_4 , wire5_9, wire6_17, \\wire11_:missing_16 , wire12_19);\n  (* src = \"/tmp/fuzzmount731121EF/FA2FB326.v:4.8-4.22\" *)\n  wire \\:missing_edge ;\n  (* src = \"/tmp/fuzzmount731121EF/FA2FB326.v:5.9-5.28\" *)\n  input \\wire11_:missing_16 ;\n  wire \\wire11_:missing_16 ;\n  (* src = \"/tmp/fuzzmount731121EF/FA2FB326.v:7.10-7.19\" *)\n  output wire12_19;\n  wire wire12_19;\n  (* src = \"/tmp/fuzzmount731121EF/FA2FB326.v:9.8-9.14\" *)\n  wire wire14;\n  (* src = \"/tmp/fuzzmount731121EF/FA2FB326.v:10.8-10.17\" *)\n  wire wire15_16;\n  (* src = \"/tmp/fuzzmount731121EF/FA2FB326.v:11.8-11.17\" *)\n  wire wire15_17;\n  (* src = \"/tmp/fuzzmount731121EF/FA2FB326.v:12.8-12.17\" *)\n  wire wire17_18;\n  (* src = \"/tmp/fuzzmount731121EF/FA2FB326.v:13.8-13.16\" *)\n  wire wire2_10;\n  (* src = \"/tmp/fuzzmount731121EF/FA2FB326.v:14.8-14.16\" *)\n  wire wire2_17;\n  (* src = \"/tmp/fuzzmount731121EF/FA2FB326.v:16.8-16.26\" *)\n  wire \\wire2_:missing_16 ;\n  (* src = \"/tmp/fuzzmount731121EF/FA2FB326.v:17.8-17.26\" *)\n  wire \\wire2_:missing_19 ;\n  (* src = \"/tmp/fuzzmount731121EF/FA2FB326.v:18.10-18.17\" *)\n  output wire5_9;\n  wire wire5_9;\n  (* src = \"/tmp/fuzzmount731121EF/FA2FB326.v:20.10-20.18\" *)\n  output wire6_17;\n  wire wire6_17;\n  (* src = \"/tmp/fuzzmount731121EF/FA2FB326.v:24.9-24.26\" *)\n  input \\wire:missing_8_4 ;\n  wire \\wire:missing_8_4 ;\n  (* src = \"/tmp/fuzzmount731121EF/FA2FB326.v:26.9-26.27\" *)\n  inout \\wire:missing_edge ;\n  wire \\wire:missing_edge ;\n  assign \\:missing_edge  = 1'h0;\n  assign wire12_19 = 1'hx;\n  assign wire14 = 1'h1;\n  assign wire15_16 = 1'hx;\n  assign wire15_17 = 1'hx;\n  assign wire17_18 = 1'h1;\n  assign wire2_10 = 1'h1;\n  assign wire2_17 = 1'hx;\n  assign \\wire2_:missing_16  = 1'hx;\n  assign \\wire2_:missing_19  = 1'hx;\n  assign wire5_9 = 1'h1;\n  assign wire6_17 = 1'hx;\n  assign \\wire:missing_edge  = 1'h1;\nendmodule\n", :proof {:exit 2, :out "SBY 14:59:50 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpz7a5ppey] Copy '/tmp/fuzzmount731121EF/top.v' to '/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpz7a5ppey/src/top.v'.\nSBY 14:59:50 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpz7a5ppey] Copy '/tmp/fuzzmount731121EF/FA2FB326.v' to '/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpz7a5ppey/src/FA2FB326.v'.\nSBY 14:59:50 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpz7a5ppey] Copy '/tmp/fuzzmount731121EF/FA2FB326.post.v' to '/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpz7a5ppey/src/FA2FB326.post.v'.\nSBY 14:59:51 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpz7a5ppey] engine_0: abc pdr\nSBY 14:59:51 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpz7a5ppey] base: starting process \"cd /var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpz7a5ppey/src; /Users/archie/yosys/yosys -ql ../model/design.log ../model/design.ys\"\nSBY 14:59:51 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpz7a5ppey] base: Warning: Driver-driver conflict for $shr$/tmp/fuzzmount731121EF/FA2FB326.v:29$31_Y [0] between cell $shr$/tmp/fuzzmount731121EF/FA2FB326.v:29$31.Y and constant 1'1 in presynth: Resolved using constant.\nSBY 14:59:51 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpz7a5ppey] base: Warning: Wire presynth.\\wire12_19 is used but has no driver.\nSBY 14:59:51 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpz7a5ppey] base: Warning: Wire presynth.\\wire2_17 is used but has no driver.\nSBY 14:59:51 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpz7a5ppey] base: Warning: Wire presynth.\\wire2_:missing_16 is used but has no driver.\nSBY 14:59:52 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpz7a5ppey] base: finished (returncode=0)\nSBY 14:59:52 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpz7a5ppey] aig: starting process \"cd /var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpz7a5ppey/model; /Users/archie/yosys/yosys -ql design_aiger.log design_aiger.ys\"\nSBY 14:59:53 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpz7a5ppey] aig: Warning: Wire presynth.\\wire12_19 is used but has no driver.\nSBY 14:59:53 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpz7a5ppey] aig: Warning: Wire presynth.\\wire2_17 is used but has no driver.\nSBY 14:59:53 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpz7a5ppey] aig: Warning: Wire presynth.\\wire2_:missing_16 is used but has no driver.\nSBY 14:59:55 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpz7a5ppey] aig: finished (returncode=0)\nSBY 14:59:55 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpz7a5ppey] engine_0: starting process \"cd /var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpz7a5ppey; /Users/archie/yosys/yosys-abc -c 'read_aiger model/design_aiger.aig; fold; strash; pdr; write_cex -a engine_0/trace.aiw'\"\nSBY 14:59:55 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpz7a5ppey] engine_0: ABC command line: \"read_aiger model/design_aiger.aig; fold; strash; pdr; write_cex -a engine_0/trace.aiw\".\nSBY 14:59:55 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpz7a5ppey] engine_0: Warning: The network has no constraints.\nSBY 14:59:55 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpz7a5ppey] engine_0: Output 1 of miter \"model/design_aiger\" was asserted in frame 1.  Time =     0.01 sec\nSBY 14:59:55 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpz7a5ppey] engine_0: finished (returncode=0)\nSBY 14:59:55 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpz7a5ppey] engine_0: Status returned by engine: FAIL\nSBY 14:59:55 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpz7a5ppey] summary: Elapsed clock time [H:MM:SS (secs)]: 0:00:04 (4)\nSBY 14:59:55 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpz7a5ppey] summary: Elapsed process time [H:MM:SS (secs)]: 0:00:02 (2)\nSBY 14:59:55 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpz7a5ppey] summary: engine_0 (abc pdr) returned FAIL\nSBY 14:59:55 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpz7a5ppey] Removing directory '/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpz7a5ppey'.\nSBY 14:59:55 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpz7a5ppey] DONE (FAIL, rc=2)\n", :err ""}}}