

================================================================
== Vivado HLS Report for 'matrixmul'
================================================================
* Date:           Fri Mar 16 12:37:35 2018

* Version:        2017.2 (Build 1909853 on Thu Jun 15 18:55:24 MDT 2017)
* Project:        matrix_multiplication_16_unroll
* Solution:       solution1
* Product family: artix7
* Target device:  xc7a35tcpg236-3


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|      8.00|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |   10|   10|   11|   11|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+-----+-----+----------+-----------+-----------+------+----------+
        |          |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name| min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+-----+-----+----------+-----------+-----------+------+----------+
        |- Row     |    8|    8|         5|          2|          1|     3|    yes   |
        +----------+-----+-----+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 2, depth = 5


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states: 7
* Pipeline: 1
  Pipeline-0: II = 2, D = 5, States = { 2 3 4 5 6 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	7  / (exitcond2)
	3  / (!exitcond2)
3 --> 
	4  / true
4 --> 
	5  / true
5 --> 
	6  / true
6 --> 
	2  / true
7 --> 
* FSM state operations: 

 <State 1>: 1.17ns
ST_1: StgValue_8 (8)  [1/1] 0.00ns
:0  call void (...)* @_ssdm_op_SpecBitsMap([3 x i8]* %b_2), !map !7

ST_1: StgValue_9 (9)  [1/1] 0.00ns
:1  call void (...)* @_ssdm_op_SpecBitsMap([3 x i8]* %b_1), !map !14

ST_1: StgValue_10 (10)  [1/1] 0.00ns
:2  call void (...)* @_ssdm_op_SpecBitsMap([3 x i8]* %b_0), !map !20

ST_1: StgValue_11 (11)  [1/1] 0.00ns
:3  call void (...)* @_ssdm_op_SpecBitsMap([3 x i8]* %a_2), !map !26

ST_1: StgValue_12 (12)  [1/1] 0.00ns
:4  call void (...)* @_ssdm_op_SpecBitsMap([3 x i8]* %a_1), !map !30

ST_1: StgValue_13 (13)  [1/1] 0.00ns
:5  call void (...)* @_ssdm_op_SpecBitsMap([3 x i8]* %a_0), !map !34

ST_1: StgValue_14 (14)  [1/1] 0.00ns
:6  call void (...)* @_ssdm_op_SpecBitsMap([9 x i16]* %res), !map !38

ST_1: StgValue_15 (15)  [1/1] 0.00ns
:7  call void (...)* @_ssdm_op_SpecTopModule([10 x i8]* @matrixmul_str) nounwind

ST_1: b_0_addr (16)  [1/1] 0.00ns
:8  %b_0_addr = getelementptr [3 x i8]* %b_0, i64 0, i64 0

ST_1: b_0_addr_1 (17)  [1/1] 0.00ns
:9  %b_0_addr_1 = getelementptr [3 x i8]* %b_0, i64 0, i64 1

ST_1: b_0_addr_2 (18)  [1/1] 0.00ns
:10  %b_0_addr_2 = getelementptr [3 x i8]* %b_0, i64 0, i64 2

ST_1: b_1_addr (19)  [1/1] 0.00ns
:11  %b_1_addr = getelementptr [3 x i8]* %b_1, i64 0, i64 0

ST_1: b_1_addr_1 (20)  [1/1] 0.00ns
:12  %b_1_addr_1 = getelementptr [3 x i8]* %b_1, i64 0, i64 1

ST_1: b_1_addr_2 (21)  [1/1] 0.00ns
:13  %b_1_addr_2 = getelementptr [3 x i8]* %b_1, i64 0, i64 2

ST_1: b_2_addr (22)  [1/1] 0.00ns
:14  %b_2_addr = getelementptr [3 x i8]* %b_2, i64 0, i64 0

ST_1: b_2_addr_1 (23)  [1/1] 0.00ns
:15  %b_2_addr_1 = getelementptr [3 x i8]* %b_2, i64 0, i64 1

ST_1: b_2_addr_2 (24)  [1/1] 0.00ns
:16  %b_2_addr_2 = getelementptr [3 x i8]* %b_2, i64 0, i64 2

ST_1: StgValue_25 (25)  [1/1] 1.17ns  loc: ../../../../../../home/drsatya/Desktop/lab1/mat_unroll_1.cpp:11
:17  br label %1


 <State 2>: 1.58ns
ST_2: i (27)  [1/1] 0.00ns
:0  %i = phi i2 [ 0, %0 ], [ %i_1, %2 ]

ST_2: exitcond2 (28)  [1/1] 1.50ns  loc: ../../../../../../home/drsatya/Desktop/lab1/mat_unroll_1.cpp:11
:1  %exitcond2 = icmp eq i2 %i, -1

ST_2: i_1 (29)  [1/1] 1.58ns  loc: ../../../../../../home/drsatya/Desktop/lab1/mat_unroll_1.cpp:11
:2  %i_1 = add i2 %i, 1

ST_2: StgValue_29 (30)  [1/1] 0.00ns  loc: ../../../../../../home/drsatya/Desktop/lab1/mat_unroll_1.cpp:11
:3  br i1 %exitcond2, label %3, label %2

ST_2: tmp (36)  [1/1] 0.00ns  loc: ../../../../../../home/drsatya/Desktop/lab1/mat_unroll_1.cpp:16
:4  %tmp = zext i2 %i to i64

ST_2: a_0_addr (49)  [1/1] 0.00ns  loc: ../../../../../../home/drsatya/Desktop/lab1/mat_unroll_1.cpp:16
:17  %a_0_addr = getelementptr [3 x i8]* %a_0, i64 0, i64 %tmp

ST_2: a_0_load (50)  [2/2] 1.57ns  loc: ../../../../../../home/drsatya/Desktop/lab1/mat_unroll_1.cpp:20
:18  %a_0_load = load i8* %a_0_addr, align 1

ST_2: b_0_load (52)  [2/2] 1.57ns  loc: ../../../../../../home/drsatya/Desktop/lab1/mat_unroll_1.cpp:20
:20  %b_0_load = load i8* %b_0_addr, align 1

ST_2: a_1_addr (55)  [1/1] 0.00ns  loc: ../../../../../../home/drsatya/Desktop/lab1/mat_unroll_1.cpp:16
:23  %a_1_addr = getelementptr [3 x i8]* %a_1, i64 0, i64 %tmp

ST_2: a_1_load (56)  [2/2] 1.57ns  loc: ../../../../../../home/drsatya/Desktop/lab1/mat_unroll_1.cpp:20
:24  %a_1_load = load i8* %a_1_addr, align 1

ST_2: a_2_addr (61)  [1/1] 0.00ns  loc: ../../../../../../home/drsatya/Desktop/lab1/mat_unroll_1.cpp:16
:29  %a_2_addr = getelementptr [3 x i8]* %a_2, i64 0, i64 %tmp

ST_2: a_2_load (62)  [2/2] 1.57ns  loc: ../../../../../../home/drsatya/Desktop/lab1/mat_unroll_1.cpp:20
:30  %a_2_load = load i8* %a_2_addr, align 1

ST_2: b_0_load_2 (64)  [2/2] 1.57ns  loc: ../../../../../../home/drsatya/Desktop/lab1/mat_unroll_1.cpp:20
:32  %b_0_load_2 = load i8* %b_0_addr_2, align 1

ST_2: b_1_load (70)  [2/2] 1.57ns  loc: ../../../../../../home/drsatya/Desktop/lab1/mat_unroll_1.cpp:20
:38  %b_1_load = load i8* %b_1_addr, align 1

ST_2: b_1_load_2 (76)  [2/2] 1.57ns  loc: ../../../../../../home/drsatya/Desktop/lab1/mat_unroll_1.cpp:20
:44  %b_1_load_2 = load i8* %b_1_addr_2, align 1

ST_2: b_2_load (82)  [2/2] 1.57ns  loc: ../../../../../../home/drsatya/Desktop/lab1/mat_unroll_1.cpp:20
:50  %b_2_load = load i8* %b_2_addr, align 1

ST_2: b_2_load_2 (88)  [2/2] 1.57ns  loc: ../../../../../../home/drsatya/Desktop/lab1/mat_unroll_1.cpp:20
:56  %b_2_load_2 = load i8* %b_2_addr_2, align 1


 <State 3>: 6.24ns
ST_3: a_0_load (50)  [1/2] 1.57ns  loc: ../../../../../../home/drsatya/Desktop/lab1/mat_unroll_1.cpp:20
:18  %a_0_load = load i8* %a_0_addr, align 1

ST_3: b_0_load (52)  [1/2] 1.57ns  loc: ../../../../../../home/drsatya/Desktop/lab1/mat_unroll_1.cpp:20
:20  %b_0_load = load i8* %b_0_addr, align 1

ST_3: a_1_load (56)  [1/2] 1.57ns  loc: ../../../../../../home/drsatya/Desktop/lab1/mat_unroll_1.cpp:20
:24  %a_1_load = load i8* %a_1_addr, align 1

ST_3: b_0_load_1 (58)  [2/2] 1.57ns  loc: ../../../../../../home/drsatya/Desktop/lab1/mat_unroll_1.cpp:20
:26  %b_0_load_1 = load i8* %b_0_addr_1, align 1

ST_3: a_2_load (62)  [1/2] 1.57ns  loc: ../../../../../../home/drsatya/Desktop/lab1/mat_unroll_1.cpp:20
:30  %a_2_load = load i8* %a_2_addr, align 1

ST_3: tmp_5_0_2 (63)  [1/1] 0.00ns  loc: ../../../../../../home/drsatya/Desktop/lab1/mat_unroll_1.cpp:20
:31  %tmp_5_0_2 = sext i8 %a_2_load to i16

ST_3: b_0_load_2 (64)  [1/2] 1.57ns  loc: ../../../../../../home/drsatya/Desktop/lab1/mat_unroll_1.cpp:20
:32  %b_0_load_2 = load i8* %b_0_addr_2, align 1

ST_3: tmp_6_0_2 (65)  [1/1] 0.00ns  loc: ../../../../../../home/drsatya/Desktop/lab1/mat_unroll_1.cpp:20
:33  %tmp_6_0_2 = sext i8 %b_0_load_2 to i16

ST_3: tmp_7_0_2 (66)  [1/1] 4.67ns  loc: ../../../../../../home/drsatya/Desktop/lab1/mat_unroll_1.cpp:20
:34  %tmp_7_0_2 = mul i16 %tmp_6_0_2, %tmp_5_0_2

ST_3: b_1_load (70)  [1/2] 1.57ns  loc: ../../../../../../home/drsatya/Desktop/lab1/mat_unroll_1.cpp:20
:38  %b_1_load = load i8* %b_1_addr, align 1

ST_3: b_1_load_1 (73)  [2/2] 1.57ns  loc: ../../../../../../home/drsatya/Desktop/lab1/mat_unroll_1.cpp:20
:41  %b_1_load_1 = load i8* %b_1_addr_1, align 1

ST_3: b_1_load_2 (76)  [1/2] 1.57ns  loc: ../../../../../../home/drsatya/Desktop/lab1/mat_unroll_1.cpp:20
:44  %b_1_load_2 = load i8* %b_1_addr_2, align 1

ST_3: tmp_6_1_2 (77)  [1/1] 0.00ns  loc: ../../../../../../home/drsatya/Desktop/lab1/mat_unroll_1.cpp:20
:45  %tmp_6_1_2 = sext i8 %b_1_load_2 to i16

ST_3: tmp_7_1_2 (78)  [1/1] 4.67ns  loc: ../../../../../../home/drsatya/Desktop/lab1/mat_unroll_1.cpp:20
:46  %tmp_7_1_2 = mul i16 %tmp_6_1_2, %tmp_5_0_2

ST_3: b_2_load (82)  [1/2] 1.57ns  loc: ../../../../../../home/drsatya/Desktop/lab1/mat_unroll_1.cpp:20
:50  %b_2_load = load i8* %b_2_addr, align 1

ST_3: b_2_load_1 (85)  [2/2] 1.57ns  loc: ../../../../../../home/drsatya/Desktop/lab1/mat_unroll_1.cpp:20
:53  %b_2_load_1 = load i8* %b_2_addr_1, align 1

ST_3: b_2_load_2 (88)  [1/2] 1.57ns  loc: ../../../../../../home/drsatya/Desktop/lab1/mat_unroll_1.cpp:20
:56  %b_2_load_2 = load i8* %b_2_addr_2, align 1


 <State 4>: 8.00ns
ST_4: tmp_5 (51)  [1/1] 0.00ns  loc: ../../../../../../home/drsatya/Desktop/lab1/mat_unroll_1.cpp:20
:19  %tmp_5 = sext i8 %a_0_load to i16

ST_4: tmp_6 (53)  [1/1] 0.00ns  loc: ../../../../../../home/drsatya/Desktop/lab1/mat_unroll_1.cpp:20
:21  %tmp_6 = sext i8 %b_0_load to i16

ST_4: tmp_7 (54)  [1/1] 2.46ns  loc: ../../../../../../home/drsatya/Desktop/lab1/mat_unroll_1.cpp:20
:22  %tmp_7 = mul i16 %tmp_6, %tmp_5

ST_4: b_0_load_1 (58)  [1/2] 1.57ns  loc: ../../../../../../home/drsatya/Desktop/lab1/mat_unroll_1.cpp:20
:26  %b_0_load_1 = load i8* %b_0_addr_1, align 1

ST_4: tmp1 (67)  [1/1] 3.33ns  loc: ../../../../../../home/drsatya/Desktop/lab1/mat_unroll_1.cpp:20
:35  %tmp1 = add i16 %tmp_7_0_2, %tmp_7

ST_4: tmp_6_1 (71)  [1/1] 0.00ns  loc: ../../../../../../home/drsatya/Desktop/lab1/mat_unroll_1.cpp:20
:39  %tmp_6_1 = sext i8 %b_1_load to i16

ST_4: tmp_7_1 (72)  [1/1] 2.46ns  loc: ../../../../../../home/drsatya/Desktop/lab1/mat_unroll_1.cpp:20
:40  %tmp_7_1 = mul i16 %tmp_6_1, %tmp_5

ST_4: b_1_load_1 (73)  [1/2] 1.57ns  loc: ../../../../../../home/drsatya/Desktop/lab1/mat_unroll_1.cpp:20
:41  %b_1_load_1 = load i8* %b_1_addr_1, align 1

ST_4: tmp2 (79)  [1/1] 3.33ns  loc: ../../../../../../home/drsatya/Desktop/lab1/mat_unroll_1.cpp:20
:47  %tmp2 = add i16 %tmp_7_1_2, %tmp_7_1

ST_4: tmp_6_2 (83)  [1/1] 0.00ns  loc: ../../../../../../home/drsatya/Desktop/lab1/mat_unroll_1.cpp:20
:51  %tmp_6_2 = sext i8 %b_2_load to i16

ST_4: tmp_7_2 (84)  [1/1] 2.46ns  loc: ../../../../../../home/drsatya/Desktop/lab1/mat_unroll_1.cpp:20
:52  %tmp_7_2 = mul i16 %tmp_6_2, %tmp_5

ST_4: b_2_load_1 (85)  [1/2] 1.57ns  loc: ../../../../../../home/drsatya/Desktop/lab1/mat_unroll_1.cpp:20
:53  %b_2_load_1 = load i8* %b_2_addr_1, align 1

ST_4: tmp_6_2_2 (89)  [1/1] 0.00ns  loc: ../../../../../../home/drsatya/Desktop/lab1/mat_unroll_1.cpp:20
:57  %tmp_6_2_2 = sext i8 %b_2_load_2 to i16

ST_4: tmp_7_2_2 (90)  [1/1] 4.67ns  loc: ../../../../../../home/drsatya/Desktop/lab1/mat_unroll_1.cpp:20
:58  %tmp_7_2_2 = mul i16 %tmp_6_2_2, %tmp_5_0_2

ST_4: tmp3 (91)  [1/1] 3.33ns  loc: ../../../../../../home/drsatya/Desktop/lab1/mat_unroll_1.cpp:20
:59  %tmp3 = add i16 %tmp_7_2_2, %tmp_7_2


 <State 5>: 7.36ns
ST_5: tmp_cast (37)  [1/1] 0.00ns  loc: ../../../../../../home/drsatya/Desktop/lab1/mat_unroll_1.cpp:11
:5  %tmp_cast = zext i2 %i to i5

ST_5: tmp_2 (38)  [1/1] 0.00ns  loc: ../../../../../../home/drsatya/Desktop/lab1/mat_unroll_1.cpp:11
:6  %tmp_2 = call i4 @_ssdm_op_BitConcatenate.i4.i2.i2(i2 %i, i2 0)

ST_5: p_shl_cast (39)  [1/1] 0.00ns  loc: ../../../../../../home/drsatya/Desktop/lab1/mat_unroll_1.cpp:16
:7  %p_shl_cast = zext i4 %tmp_2 to i5

ST_5: tmp_3 (40)  [1/1] 1.69ns  loc: ../../../../../../home/drsatya/Desktop/lab1/mat_unroll_1.cpp:16
:8  %tmp_3 = sub i5 %p_shl_cast, %tmp_cast

ST_5: tmp_3_cast (41)  [1/1] 0.00ns  loc: ../../../../../../home/drsatya/Desktop/lab1/mat_unroll_1.cpp:16
:9  %tmp_3_cast = sext i5 %tmp_3 to i64

ST_5: res_addr (42)  [1/1] 0.00ns  loc: ../../../../../../home/drsatya/Desktop/lab1/mat_unroll_1.cpp:16
:10  %res_addr = getelementptr [9 x i16]* %res, i64 0, i64 %tmp_3_cast

ST_5: tmp_4 (43)  [1/1] 1.69ns  loc: ../../../../../../home/drsatya/Desktop/lab1/mat_unroll_1.cpp:16
:11  %tmp_4 = add i5 %tmp_3, 1

ST_5: tmp_4_cast (44)  [1/1] 0.00ns  loc: ../../../../../../home/drsatya/Desktop/lab1/mat_unroll_1.cpp:16
:12  %tmp_4_cast = sext i5 %tmp_4 to i64

ST_5: res_addr_1 (45)  [1/1] 0.00ns  loc: ../../../../../../home/drsatya/Desktop/lab1/mat_unroll_1.cpp:16
:13  %res_addr_1 = getelementptr [9 x i16]* %res, i64 0, i64 %tmp_4_cast

ST_5: tmp_5_0_1 (57)  [1/1] 0.00ns  loc: ../../../../../../home/drsatya/Desktop/lab1/mat_unroll_1.cpp:20
:25  %tmp_5_0_1 = sext i8 %a_1_load to i16

ST_5: tmp_6_0_1 (59)  [1/1] 0.00ns  loc: ../../../../../../home/drsatya/Desktop/lab1/mat_unroll_1.cpp:20
:27  %tmp_6_0_1 = sext i8 %b_0_load_1 to i16

ST_5: tmp_7_0_1 (60)  [1/1] 2.46ns  loc: ../../../../../../home/drsatya/Desktop/lab1/mat_unroll_1.cpp:20
:28  %tmp_7_0_1 = mul i16 %tmp_6_0_1, %tmp_5_0_1

ST_5: tmp_8_0_2 (68)  [1/1] 3.33ns  loc: ../../../../../../home/drsatya/Desktop/lab1/mat_unroll_1.cpp:20
:36  %tmp_8_0_2 = add i16 %tmp_7_0_1, %tmp1

ST_5: StgValue_88 (69)  [1/1] 1.57ns  loc: ../../../../../../home/drsatya/Desktop/lab1/mat_unroll_1.cpp:20
:37  store i16 %tmp_8_0_2, i16* %res_addr, align 2

ST_5: tmp_6_1_1 (74)  [1/1] 0.00ns  loc: ../../../../../../home/drsatya/Desktop/lab1/mat_unroll_1.cpp:20
:42  %tmp_6_1_1 = sext i8 %b_1_load_1 to i16

ST_5: tmp_7_1_1 (75)  [1/1] 2.46ns  loc: ../../../../../../home/drsatya/Desktop/lab1/mat_unroll_1.cpp:20
:43  %tmp_7_1_1 = mul i16 %tmp_6_1_1, %tmp_5_0_1

ST_5: tmp_8_1_2 (80)  [1/1] 3.33ns  loc: ../../../../../../home/drsatya/Desktop/lab1/mat_unroll_1.cpp:20
:48  %tmp_8_1_2 = add i16 %tmp_7_1_1, %tmp2

ST_5: StgValue_92 (81)  [1/1] 1.57ns  loc: ../../../../../../home/drsatya/Desktop/lab1/mat_unroll_1.cpp:20
:49  store i16 %tmp_8_1_2, i16* %res_addr_1, align 2

ST_5: tmp_6_2_1 (86)  [1/1] 0.00ns  loc: ../../../../../../home/drsatya/Desktop/lab1/mat_unroll_1.cpp:20
:54  %tmp_6_2_1 = sext i8 %b_2_load_1 to i16

ST_5: tmp_7_2_1 (87)  [1/1] 2.46ns  loc: ../../../../../../home/drsatya/Desktop/lab1/mat_unroll_1.cpp:20
:55  %tmp_7_2_1 = mul i16 %tmp_6_2_1, %tmp_5_0_1

ST_5: tmp_8_2_2 (92)  [1/1] 3.33ns  loc: ../../../../../../home/drsatya/Desktop/lab1/mat_unroll_1.cpp:20
:60  %tmp_8_2_2 = add i16 %tmp_7_2_1, %tmp3


 <State 6>: 3.25ns
ST_6: empty (32)  [1/1] 0.00ns
:0  %empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 3, i64 3, i64 3) nounwind

ST_6: StgValue_97 (33)  [1/1] 0.00ns  loc: ../../../../../../home/drsatya/Desktop/lab1/mat_unroll_1.cpp:11
:1  call void (...)* @_ssdm_op_SpecLoopName([4 x i8]* @p_str2) nounwind

ST_6: tmp_1 (34)  [1/1] 0.00ns  loc: ../../../../../../home/drsatya/Desktop/lab1/mat_unroll_1.cpp:11
:2  %tmp_1 = call i32 (...)* @_ssdm_op_SpecRegionBegin([4 x i8]* @p_str2) nounwind

ST_6: StgValue_99 (35)  [1/1] 0.00ns  loc: ../../../../../../home/drsatya/Desktop/lab1/mat_unroll_1.cpp:12
:3  call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind

ST_6: tmp_8 (46)  [1/1] 1.69ns  loc: ../../../../../../home/drsatya/Desktop/lab1/mat_unroll_1.cpp:16
:14  %tmp_8 = add i5 %tmp_3, 2

ST_6: tmp_8_cast (47)  [1/1] 0.00ns  loc: ../../../../../../home/drsatya/Desktop/lab1/mat_unroll_1.cpp:16
:15  %tmp_8_cast = sext i5 %tmp_8 to i64

ST_6: res_addr_2 (48)  [1/1] 0.00ns  loc: ../../../../../../home/drsatya/Desktop/lab1/mat_unroll_1.cpp:16
:16  %res_addr_2 = getelementptr [9 x i16]* %res, i64 0, i64 %tmp_8_cast

ST_6: StgValue_103 (93)  [1/1] 1.57ns  loc: ../../../../../../home/drsatya/Desktop/lab1/mat_unroll_1.cpp:20
:61  store i16 %tmp_8_2_2, i16* %res_addr_2, align 2

ST_6: empty_2 (94)  [1/1] 0.00ns  loc: ../../../../../../home/drsatya/Desktop/lab1/mat_unroll_1.cpp:23
:62  %empty_2 = call i32 (...)* @_ssdm_op_SpecRegionEnd([4 x i8]* @p_str2, i32 %tmp_1) nounwind

ST_6: StgValue_105 (95)  [1/1] 0.00ns  loc: ../../../../../../home/drsatya/Desktop/lab1/mat_unroll_1.cpp:11
:63  br label %1


 <State 7>: 0.00ns
ST_7: StgValue_106 (97)  [1/1] 0.00ns  loc: ../../../../../../home/drsatya/Desktop/lab1/mat_unroll_1.cpp:24
:0  ret void



============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 1.25ns.

 <State 1>: 1.17ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('i') with incoming values : ('i', ../../../../../../home/drsatya/Desktop/lab1/mat_unroll_1.cpp:11) [27]  (1.17 ns)

 <State 2>: 1.58ns
The critical path consists of the following:
	'phi' operation ('i') with incoming values : ('i', ../../../../../../home/drsatya/Desktop/lab1/mat_unroll_1.cpp:11) [27]  (0 ns)
	'add' operation ('i', ../../../../../../home/drsatya/Desktop/lab1/mat_unroll_1.cpp:11) [29]  (1.58 ns)

 <State 3>: 6.24ns
The critical path consists of the following:
	'load' operation ('a_2_load', ../../../../../../home/drsatya/Desktop/lab1/mat_unroll_1.cpp:20) on array 'a_2' [62]  (1.57 ns)
	'mul' operation ('tmp_7_1_2', ../../../../../../home/drsatya/Desktop/lab1/mat_unroll_1.cpp:20) [78]  (4.67 ns)

 <State 4>: 8ns
The critical path consists of the following:
	'mul' operation ('tmp_7_2_2', ../../../../../../home/drsatya/Desktop/lab1/mat_unroll_1.cpp:20) [90]  (4.67 ns)
	'add' operation ('tmp3', ../../../../../../home/drsatya/Desktop/lab1/mat_unroll_1.cpp:20) [91]  (3.33 ns)

 <State 5>: 7.36ns
The critical path consists of the following:
	'mul' operation ('tmp_7_0_1', ../../../../../../home/drsatya/Desktop/lab1/mat_unroll_1.cpp:20) [60]  (2.46 ns)
	'add' operation ('tmp_8_0_2', ../../../../../../home/drsatya/Desktop/lab1/mat_unroll_1.cpp:20) [68]  (3.33 ns)
	'store' operation (../../../../../../home/drsatya/Desktop/lab1/mat_unroll_1.cpp:20) of variable 'tmp_8_0_2', ../../../../../../home/drsatya/Desktop/lab1/mat_unroll_1.cpp:20 on array 'res' [69]  (1.57 ns)

 <State 6>: 3.25ns
The critical path consists of the following:
	'add' operation ('tmp_8', ../../../../../../home/drsatya/Desktop/lab1/mat_unroll_1.cpp:16) [46]  (1.69 ns)
	'getelementptr' operation ('res_addr_2', ../../../../../../home/drsatya/Desktop/lab1/mat_unroll_1.cpp:16) [48]  (0 ns)
	'store' operation (../../../../../../home/drsatya/Desktop/lab1/mat_unroll_1.cpp:20) of variable 'tmp_8_2_2', ../../../../../../home/drsatya/Desktop/lab1/mat_unroll_1.cpp:20 on array 'res' [93]  (1.57 ns)

 <State 7>: 0ns
The critical path consists of the following:


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
