#-----------------------------------------------------------
# xsim v2023.1 (64-bit)
# SW Build 3865809 on Sun May  7 15:04:56 MDT 2023
# IP Build 3864474 on Sun May  7 20:36:21 MDT 2023
# SharedData Build 3865790 on Sun May 07 13:33:03 MDT 2023
# Start of session at: Tue Aug  8 13:14:44 2023
# Process ID: 2477621
# Current directory: /home/brenton/kernel/processAPA/processapa/solution1/sim/verilog
# Command line: xsim -mode tcl -source {xsim.dir/process_data/xsim_script.tcl}
# Log file: /home/brenton/kernel/processAPA/processapa/solution1/sim/verilog/xsim.log
# Journal file: /home/brenton/kernel/processAPA/processapa/solution1/sim/verilog/xsim.jou
# Running On: isc01.fnal.gov, OS: Linux, CPU Frequency: 3000.000 MHz, CPU Physical cores: 32, Host memory: 540344 MB
#-----------------------------------------------------------
source xsim.dir/process_data/xsim_script.tcl
# xsim {process_data} -autoloadwcfg -tclbatch {process_data.tcl}
Time resolution is 1 ps
source process_data.tcl
## run all
////////////////////////////////////////////////////////////////////////////////////
// Inter-Transaction Progress: Completed Transaction / Total Transaction
// Intra-Transaction Progress: Measured Latency / Latency Estimation * 100%
//
// RTL Simulation : "Inter-Transaction Progress" ["Intra-Transaction Progress"] @ "Simulation Time"
////////////////////////////////////////////////////////////////////////////////////
// RTL Simulation : 0 / 1 [n/a] @ "155000"
// RTL Simulation : 0 / 1 [n/a] @ "100000175000"
