// Seed: 1626786915
module module_0 ();
  tri id_1 = id_1 - (id_1);
endmodule
module module_1 (
    input tri1 id_0,
    output wire id_1,
    output wire id_2,
    input supply1 id_3,
    input tri1 id_4,
    input tri id_5,
    input wand id_6
);
  wire id_8;
  module_0 modCall_1 ();
  assign modCall_1.id_1 = 0;
  wire id_9;
endmodule
module module_2 (
    input  tri1  id_0,
    output wand  id_1,
    input  wand  id_2,
    output logic id_3,
    output tri0  id_4
);
  final begin : LABEL_0
    id_3 = -1'b0;
  end
  module_0 modCall_1 ();
  assign modCall_1.id_1 = 0;
endmodule
