legacy_pic	,	V_43
SFI_SIG_MTMR	,	V_3
INTEL_MID_CPU_CHIP_CLOVERVIEW	,	V_20
"apbt_only"	,	L_3
intel_mid_timer_options	,	V_5
mpparse	,	V_48
x86_init_uint_noop	,	V_51
intel_mid_arch_setup	,	F_12
x86_model	,	V_16
IPCMSG_COLD_OFF	,	V_1
pr_warn	,	F_21
__intel_mid_cpu_chip	,	V_17
intel_mid_reboot	,	F_4
IPCMSG_COLD_BOOT	,	V_2
sfi_parse_mtmr	,	V_4
null_legacy_pic	,	V_44
intel_mid_get_nmi_reason	,	F_17
init	,	V_40
emergency_restart	,	V_47
timers	,	V_9
INTEL_MID_CPU_CHIP_PENWELL	,	V_18
reserve_resources	,	V_28
setup_secondary_APIC_clock	,	V_12
"Unknown Intel MID CPU (%d:%d), default to Penwell\n"	,	L_1
intel_mid_rtc_init	,	V_31
apbt_time_init	,	F_7
setup_percpu_clockev	,	V_10
intel_mid_ops	,	V_23
get_nmi_reason	,	V_38
sfi_table_parse	,	F_10
get_intel_mid_ops	,	V_22
calibrate_tsc	,	V_37
pr_err	,	F_13
INTEL_MID_CPU_CHIP_TANGIER	,	V_21
irqs	,	V_32
intel_mid_time_init	,	F_9
machine_ops	,	V_46
X86_FEATURE_ARAT	,	V_13
intel_mid_power_off	,	F_1
x86_init	,	V_8
MAX_CPU_OPS	,	F_14
timer_init	,	V_29
INTEL_MID_TIMER_LAPIC_APBT	,	V_7
"ARCH: Unknown SoC, assuming Penwell!\n"	,	L_2
get_smp_config	,	V_50
INTEL_MID_TIMER_APBT_ONLY	,	V_6
"lapic_and_apbt"	,	L_4
pm_power_off	,	V_45
out	,	V_19
x86_init_noop	,	V_27
regulator_has_full_constraints	,	F_16
apbt_setup_secondary_clock	,	V_35
oem	,	V_34
find_smp_config	,	V_49
pci	,	V_39
arg	,	V_54
arch_setup	,	V_24
fixup_irqs	,	V_42
setup_x86_intel_mid_timer	,	F_20
intel_mid_pci_init	,	V_41
x86_cpuinit	,	V_11
pr_info	,	F_15
set_bit	,	F_19
x86_intel_mid_early_setup	,	F_18
intel_mid_setup_bp_timer	,	F_6
resources	,	V_25
boot_cpu_data	,	V_14
intel_mid_pwr_power_off	,	F_2
boot_cpu_has	,	F_11
mp_bus_not_pci	,	V_53
EINVAL	,	V_55
x86_platform	,	V_36
MP_BUS_ISA	,	V_52
intel_mid_calibrate_tsc	,	F_5
wallclock_init	,	V_30
intel_scu_ipc_simple_command	,	F_3
x86	,	V_15
__init	,	T_1
setup_boot_APIC_clock	,	F_8
probe_roms	,	V_26
pre_vector_init	,	V_33
"X86 INTEL_MID timer option %s not recognised use x86_intel_mid_timer=apbt_only or lapic_and_apbt\n"	,	L_5
