
09_internal_flash_storage.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001a8  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00000bdc  080001a8  080001a8  000101a8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000020  08000d84  08000d84  00010d84  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08000da4  08000da4  00020030  2**0
                  CONTENTS
  4 .ARM          00000000  08000da4  08000da4  00020030  2**0
                  CONTENTS
  5 .preinit_array 00000000  08000da4  08000da4  00020030  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08000da4  08000da4  00010da4  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08000da8  08000da8  00010da8  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000030  20000000  08000dac  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .ccmram       00000000  10000000  10000000  00020030  2**0
                  CONTENTS
 10 .bss          0000010c  20000030  20000030  00020030  2**2
                  ALLOC
 11 ._user_heap_stack 00000604  2000013c  2000013c  00020030  2**0
                  ALLOC
 12 .ARM.attributes 00000030  00000000  00000000  00020030  2**0
                  CONTENTS, READONLY
 13 .debug_info   00001489  00000000  00000000  00020060  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 0000075a  00000000  00000000  000214e9  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 000001a8  00000000  00000000  00021c48  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_ranges 00000150  00000000  00000000  00021df0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  00001766  00000000  00000000  00021f40  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   000020eb  00000000  00000000  000236a6  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    0008cb1a  00000000  00000000  00025791  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .comment      00000050  00000000  00000000  000b22ab  2**0
                  CONTENTS, READONLY
 21 .debug_frame  00000534  00000000  00000000  000b22fc  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001a8 <__do_global_dtors_aux>:
 80001a8:	b510      	push	{r4, lr}
 80001aa:	4c05      	ldr	r4, [pc, #20]	; (80001c0 <__do_global_dtors_aux+0x18>)
 80001ac:	7823      	ldrb	r3, [r4, #0]
 80001ae:	b933      	cbnz	r3, 80001be <__do_global_dtors_aux+0x16>
 80001b0:	4b04      	ldr	r3, [pc, #16]	; (80001c4 <__do_global_dtors_aux+0x1c>)
 80001b2:	b113      	cbz	r3, 80001ba <__do_global_dtors_aux+0x12>
 80001b4:	4804      	ldr	r0, [pc, #16]	; (80001c8 <__do_global_dtors_aux+0x20>)
 80001b6:	f3af 8000 	nop.w
 80001ba:	2301      	movs	r3, #1
 80001bc:	7023      	strb	r3, [r4, #0]
 80001be:	bd10      	pop	{r4, pc}
 80001c0:	20000030 	.word	0x20000030
 80001c4:	00000000 	.word	0x00000000
 80001c8:	08000d6c 	.word	0x08000d6c

080001cc <frame_dummy>:
 80001cc:	b508      	push	{r3, lr}
 80001ce:	4b03      	ldr	r3, [pc, #12]	; (80001dc <frame_dummy+0x10>)
 80001d0:	b11b      	cbz	r3, 80001da <frame_dummy+0xe>
 80001d2:	4903      	ldr	r1, [pc, #12]	; (80001e0 <frame_dummy+0x14>)
 80001d4:	4803      	ldr	r0, [pc, #12]	; (80001e4 <frame_dummy+0x18>)
 80001d6:	f3af 8000 	nop.w
 80001da:	bd08      	pop	{r3, pc}
 80001dc:	00000000 	.word	0x00000000
 80001e0:	20000034 	.word	0x20000034
 80001e4:	08000d6c 	.word	0x08000d6c

080001e8 <strlen>:
 80001e8:	4603      	mov	r3, r0
 80001ea:	f813 2b01 	ldrb.w	r2, [r3], #1
 80001ee:	2a00      	cmp	r2, #0
 80001f0:	d1fb      	bne.n	80001ea <strlen+0x2>
 80001f2:	1a18      	subs	r0, r3, r0
 80001f4:	3801      	subs	r0, #1
 80001f6:	4770      	bx	lr

080001f8 <flash_ex_erase>:
DEV_StatusTypeDef  flash_wait_for_last_operation(uint32_t timeout);
static void flush_caches(void);


DEV_StatusTypeDef flash_ex_erase(FLASH_EraseInitTypeDef *pt_erase_init, uint32_t *sect_err)
{
 80001f8:	b580      	push	{r7, lr}
 80001fa:	b084      	sub	sp, #16
 80001fc:	af00      	add	r7, sp, #0
 80001fe:	6078      	str	r0, [r7, #4]
 8000200:	6039      	str	r1, [r7, #0]
	DEV_StatusTypeDef  status =  DEV_ERROR;
 8000202:	2301      	movs	r3, #1
 8000204:	73fb      	strb	r3, [r7, #15]
	uint32_t index = 0U;
 8000206:	2300      	movs	r3, #0
 8000208:	60bb      	str	r3, [r7, #8]

	/*wait for last operation to be completed*/
	status = flash_wait_for_last_operation(FLASH_TIMEOUT_VALUE);
 800020a:	f24c 3050 	movw	r0, #50000	; 0xc350
 800020e:	f000 f8b1 	bl	8000374 <flash_wait_for_last_operation>
 8000212:	4603      	mov	r3, r0
 8000214:	73fb      	strb	r3, [r7, #15]

	if( status  == DEV_OK)
 8000216:	7bfb      	ldrb	r3, [r7, #15]
 8000218:	2b00      	cmp	r3, #0
 800021a:	d145      	bne.n	80002a8 <flash_ex_erase+0xb0>
	{
	   *sect_err =  0xFFFFFFFFU;
 800021c:	683b      	ldr	r3, [r7, #0]
 800021e:	f04f 32ff 	mov.w	r2, #4294967295
 8000222:	601a      	str	r2, [r3, #0]

	   if(pt_erase_init->TypeErase ==  FLASH_TYPEERASE_MASSERASE)
 8000224:	687b      	ldr	r3, [r7, #4]
 8000226:	681b      	ldr	r3, [r3, #0]
 8000228:	2b01      	cmp	r3, #1
 800022a:	d112      	bne.n	8000252 <flash_ex_erase+0x5a>
	   {
		   /*Mass erase*/
		   flash_mass_erase((uint8_t)pt_erase_init->VoltageRange);
 800022c:	687b      	ldr	r3, [r7, #4]
 800022e:	68db      	ldr	r3, [r3, #12]
 8000230:	b2db      	uxtb	r3, r3
 8000232:	4618      	mov	r0, r3
 8000234:	f000 f87c 	bl	8000330 <flash_mass_erase>

			/*wait for last operation to be completed*/
			status = flash_wait_for_last_operation(FLASH_TIMEOUT_VALUE);
 8000238:	f24c 3050 	movw	r0, #50000	; 0xc350
 800023c:	f000 f89a 	bl	8000374 <flash_wait_for_last_operation>
 8000240:	4603      	mov	r3, r0
 8000242:	73fb      	strb	r3, [r7, #15]

			/*Disable MER bit*/
			FLASH->CR &=~(1U<<2);
 8000244:	4b1b      	ldr	r3, [pc, #108]	; (80002b4 <flash_ex_erase+0xbc>)
 8000246:	691b      	ldr	r3, [r3, #16]
 8000248:	4a1a      	ldr	r2, [pc, #104]	; (80002b4 <flash_ex_erase+0xbc>)
 800024a:	f023 0304 	bic.w	r3, r3, #4
 800024e:	6113      	str	r3, [r2, #16]
 8000250:	e028      	b.n	80002a4 <flash_ex_erase+0xac>
	   }
	   else
	   {
		   /*Sector erase*/
		   for(index = pt_erase_init->Sector; index <  (pt_erase_init->NbSectors + pt_erase_init->Sector); index++)
 8000252:	687b      	ldr	r3, [r7, #4]
 8000254:	685b      	ldr	r3, [r3, #4]
 8000256:	60bb      	str	r3, [r7, #8]
 8000258:	e01c      	b.n	8000294 <flash_ex_erase+0x9c>
		   {
			   flash_sector_erase(index, (uint8_t)pt_erase_init->VoltageRange);
 800025a:	687b      	ldr	r3, [r7, #4]
 800025c:	68db      	ldr	r3, [r3, #12]
 800025e:	b2db      	uxtb	r3, r3
 8000260:	4619      	mov	r1, r3
 8000262:	68b8      	ldr	r0, [r7, #8]
 8000264:	f000 f828 	bl	80002b8 <flash_sector_erase>

				/*wait for last operation to be completed*/
				status = flash_wait_for_last_operation(FLASH_TIMEOUT_VALUE);
 8000268:	f24c 3050 	movw	r0, #50000	; 0xc350
 800026c:	f000 f882 	bl	8000374 <flash_wait_for_last_operation>
 8000270:	4603      	mov	r3, r0
 8000272:	73fb      	strb	r3, [r7, #15]

				/*Clear SNB bit and SER bit*/
				CLEAR_BIT(FLASH->CR, (FLASH_CR_SER | FLASH_CR_SNB));
 8000274:	4b0f      	ldr	r3, [pc, #60]	; (80002b4 <flash_ex_erase+0xbc>)
 8000276:	691b      	ldr	r3, [r3, #16]
 8000278:	4a0e      	ldr	r2, [pc, #56]	; (80002b4 <flash_ex_erase+0xbc>)
 800027a:	f023 03fa 	bic.w	r3, r3, #250	; 0xfa
 800027e:	6113      	str	r3, [r2, #16]

				if(status !=DEV_OK)
 8000280:	7bfb      	ldrb	r3, [r7, #15]
 8000282:	2b00      	cmp	r3, #0
 8000284:	d003      	beq.n	800028e <flash_ex_erase+0x96>
				{
					*sect_err =  index;
 8000286:	683b      	ldr	r3, [r7, #0]
 8000288:	68ba      	ldr	r2, [r7, #8]
 800028a:	601a      	str	r2, [r3, #0]
					break;
 800028c:	e00a      	b.n	80002a4 <flash_ex_erase+0xac>
		   for(index = pt_erase_init->Sector; index <  (pt_erase_init->NbSectors + pt_erase_init->Sector); index++)
 800028e:	68bb      	ldr	r3, [r7, #8]
 8000290:	3301      	adds	r3, #1
 8000292:	60bb      	str	r3, [r7, #8]
 8000294:	687b      	ldr	r3, [r7, #4]
 8000296:	689a      	ldr	r2, [r3, #8]
 8000298:	687b      	ldr	r3, [r7, #4]
 800029a:	685b      	ldr	r3, [r3, #4]
 800029c:	4413      	add	r3, r2
 800029e:	68ba      	ldr	r2, [r7, #8]
 80002a0:	429a      	cmp	r2, r3
 80002a2:	d3da      	bcc.n	800025a <flash_ex_erase+0x62>
				}
		   }
	   }
	   flush_caches();
 80002a4:	f000 f97c 	bl	80005a0 <flush_caches>
	}
	return status;
 80002a8:	7bfb      	ldrb	r3, [r7, #15]
}
 80002aa:	4618      	mov	r0, r3
 80002ac:	3710      	adds	r7, #16
 80002ae:	46bd      	mov	sp, r7
 80002b0:	bd80      	pop	{r7, pc}
 80002b2:	bf00      	nop
 80002b4:	40023c00 	.word	0x40023c00

080002b8 <flash_sector_erase>:

void flash_sector_erase(uint32_t sector, uint8_t voltage_range)
{
 80002b8:	b480      	push	{r7}
 80002ba:	b085      	sub	sp, #20
 80002bc:	af00      	add	r7, sp, #0
 80002be:	6078      	str	r0, [r7, #4]
 80002c0:	460b      	mov	r3, r1
 80002c2:	70fb      	strb	r3, [r7, #3]
	uint32_t tmp_psize = 0U;
 80002c4:	2300      	movs	r3, #0
 80002c6:	60fb      	str	r3, [r7, #12]

	if(voltage_range ==  FLASH_VOLTAGE_RANGE_1)
 80002c8:	78fb      	ldrb	r3, [r7, #3]
 80002ca:	2b00      	cmp	r3, #0
 80002cc:	d102      	bne.n	80002d4 <flash_sector_erase+0x1c>
	{
		tmp_psize = FLASH_PSIZE_BYTE;
 80002ce:	2300      	movs	r3, #0
 80002d0:	60fb      	str	r3, [r7, #12]
 80002d2:	e010      	b.n	80002f6 <flash_sector_erase+0x3e>
	}
	else if(voltage_range ==  FLASH_VOLTAGE_RANGE_2)
 80002d4:	78fb      	ldrb	r3, [r7, #3]
 80002d6:	2b01      	cmp	r3, #1
 80002d8:	d103      	bne.n	80002e2 <flash_sector_erase+0x2a>
	{
		tmp_psize = FLASH_PSIZE_HALF_WORD;
 80002da:	f44f 7380 	mov.w	r3, #256	; 0x100
 80002de:	60fb      	str	r3, [r7, #12]
 80002e0:	e009      	b.n	80002f6 <flash_sector_erase+0x3e>
	}
	else if(voltage_range ==  FLASH_VOLTAGE_RANGE_3)
 80002e2:	78fb      	ldrb	r3, [r7, #3]
 80002e4:	2b02      	cmp	r3, #2
 80002e6:	d103      	bne.n	80002f0 <flash_sector_erase+0x38>
	{
		tmp_psize = FLASH_PSIZE_WORD;
 80002e8:	f44f 7300 	mov.w	r3, #512	; 0x200
 80002ec:	60fb      	str	r3, [r7, #12]
 80002ee:	e002      	b.n	80002f6 <flash_sector_erase+0x3e>
	}
	else
	{
		tmp_psize = FLASH_PSIZE_DOUBLE_WORD;
 80002f0:	f44f 7340 	mov.w	r3, #768	; 0x300
 80002f4:	60fb      	str	r3, [r7, #12]

	}

	FLASH->CR &=~FLASH_CR_PSIZE;
 80002f6:	4b0d      	ldr	r3, [pc, #52]	; (800032c <flash_sector_erase+0x74>)
 80002f8:	691b      	ldr	r3, [r3, #16]
 80002fa:	4a0c      	ldr	r2, [pc, #48]	; (800032c <flash_sector_erase+0x74>)
 80002fc:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8000300:	6113      	str	r3, [r2, #16]
	FLASH->CR |= tmp_psize;
 8000302:	4b0a      	ldr	r3, [pc, #40]	; (800032c <flash_sector_erase+0x74>)
 8000304:	691a      	ldr	r2, [r3, #16]
 8000306:	4909      	ldr	r1, [pc, #36]	; (800032c <flash_sector_erase+0x74>)
 8000308:	68fb      	ldr	r3, [r7, #12]
 800030a:	4313      	orrs	r3, r2
 800030c:	610b      	str	r3, [r1, #16]

	/*Set SER bit and select sector*/
	FLASH->CR |=  FLASH_CR_SER |(sector << FLASH_CR_SNB_Pos);
 800030e:	4b07      	ldr	r3, [pc, #28]	; (800032c <flash_sector_erase+0x74>)
 8000310:	691a      	ldr	r2, [r3, #16]
 8000312:	687b      	ldr	r3, [r7, #4]
 8000314:	00db      	lsls	r3, r3, #3
 8000316:	4313      	orrs	r3, r2
 8000318:	4a04      	ldr	r2, [pc, #16]	; (800032c <flash_sector_erase+0x74>)
 800031a:	f043 0302 	orr.w	r3, r3, #2
 800031e:	6113      	str	r3, [r2, #16]
}
 8000320:	bf00      	nop
 8000322:	3714      	adds	r7, #20
 8000324:	46bd      	mov	sp, r7
 8000326:	f85d 7b04 	ldr.w	r7, [sp], #4
 800032a:	4770      	bx	lr
 800032c:	40023c00 	.word	0x40023c00

08000330 <flash_mass_erase>:

void flash_mass_erase(uint8_t voltage_range)
{
 8000330:	b480      	push	{r7}
 8000332:	b083      	sub	sp, #12
 8000334:	af00      	add	r7, sp, #0
 8000336:	4603      	mov	r3, r0
 8000338:	71fb      	strb	r3, [r7, #7]
	/*Clear PSIZE field*/
	FLASH->CR &=~FLASH_CR_PSIZE;
 800033a:	4b0d      	ldr	r3, [pc, #52]	; (8000370 <flash_mass_erase+0x40>)
 800033c:	691b      	ldr	r3, [r3, #16]
 800033e:	4a0c      	ldr	r2, [pc, #48]	; (8000370 <flash_mass_erase+0x40>)
 8000340:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8000344:	6113      	str	r3, [r2, #16]

	/*Set MER bit*/
	FLASH->CR |= FLASH_CR_MER;
 8000346:	4b0a      	ldr	r3, [pc, #40]	; (8000370 <flash_mass_erase+0x40>)
 8000348:	691b      	ldr	r3, [r3, #16]
 800034a:	4a09      	ldr	r2, [pc, #36]	; (8000370 <flash_mass_erase+0x40>)
 800034c:	f043 0304 	orr.w	r3, r3, #4
 8000350:	6113      	str	r3, [r2, #16]
	/*Set Start bit and voltage*/
	FLASH->CR |=  FLASH_CR_STRT |((uint32_t)voltage_range <<8U);
 8000352:	4b07      	ldr	r3, [pc, #28]	; (8000370 <flash_mass_erase+0x40>)
 8000354:	691a      	ldr	r2, [r3, #16]
 8000356:	79fb      	ldrb	r3, [r7, #7]
 8000358:	021b      	lsls	r3, r3, #8
 800035a:	4313      	orrs	r3, r2
 800035c:	4a04      	ldr	r2, [pc, #16]	; (8000370 <flash_mass_erase+0x40>)
 800035e:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8000362:	6113      	str	r3, [r2, #16]
}
 8000364:	bf00      	nop
 8000366:	370c      	adds	r7, #12
 8000368:	46bd      	mov	sp, r7
 800036a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800036e:	4770      	bx	lr
 8000370:	40023c00 	.word	0x40023c00

08000374 <flash_wait_for_last_operation>:

DEV_StatusTypeDef  flash_wait_for_last_operation(uint32_t timeout)
{
 8000374:	b580      	push	{r7, lr}
 8000376:	b084      	sub	sp, #16
 8000378:	af00      	add	r7, sp, #0
 800037a:	6078      	str	r0, [r7, #4]
   uint32_t tickstart = 0U;
 800037c:	2300      	movs	r3, #0
 800037e:	60fb      	str	r3, [r7, #12]

   pFlash.ErrorCode = 0;
 8000380:	4b15      	ldr	r3, [pc, #84]	; (80003d8 <flash_wait_for_last_operation+0x64>)
 8000382:	2200      	movs	r2, #0
 8000384:	615a      	str	r2, [r3, #20]

   tickstart = get_tick();
 8000386:	f000 fbdf 	bl	8000b48 <get_tick>
 800038a:	60f8      	str	r0, [r7, #12]

   while((FLASH->SR & FLASH_SR_BSY) != RESET)
 800038c:	e010      	b.n	80003b0 <flash_wait_for_last_operation+0x3c>
   {
	   if(timeout != MAX_DELAY)
 800038e:	687b      	ldr	r3, [r7, #4]
 8000390:	f1b3 3fff 	cmp.w	r3, #4294967295
 8000394:	d00c      	beq.n	80003b0 <flash_wait_for_last_operation+0x3c>
	   {
		   if((timeout  == 0) || ((get_tick() -  tickstart) > timeout))
 8000396:	687b      	ldr	r3, [r7, #4]
 8000398:	2b00      	cmp	r3, #0
 800039a:	d007      	beq.n	80003ac <flash_wait_for_last_operation+0x38>
 800039c:	f000 fbd4 	bl	8000b48 <get_tick>
 80003a0:	4602      	mov	r2, r0
 80003a2:	68fb      	ldr	r3, [r7, #12]
 80003a4:	1ad3      	subs	r3, r2, r3
 80003a6:	687a      	ldr	r2, [r7, #4]
 80003a8:	429a      	cmp	r2, r3
 80003aa:	d201      	bcs.n	80003b0 <flash_wait_for_last_operation+0x3c>
		   {
			   return DEV_TIMEOUT;
 80003ac:	2303      	movs	r3, #3
 80003ae:	e00f      	b.n	80003d0 <flash_wait_for_last_operation+0x5c>
   while((FLASH->SR & FLASH_SR_BSY) != RESET)
 80003b0:	4b0a      	ldr	r3, [pc, #40]	; (80003dc <flash_wait_for_last_operation+0x68>)
 80003b2:	68db      	ldr	r3, [r3, #12]
 80003b4:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80003b8:	2b00      	cmp	r3, #0
 80003ba:	d1e8      	bne.n	800038e <flash_wait_for_last_operation+0x1a>
		   }
	   }
   }

   /*Check end of operation flag*/
   if((FLASH->SR & (1U<<0)) != RESET)
 80003bc:	4b07      	ldr	r3, [pc, #28]	; (80003dc <flash_wait_for_last_operation+0x68>)
 80003be:	68db      	ldr	r3, [r3, #12]
 80003c0:	f003 0301 	and.w	r3, r3, #1
 80003c4:	2b00      	cmp	r3, #0
 80003c6:	d002      	beq.n	80003ce <flash_wait_for_last_operation+0x5a>
   {
	   /*Clear flash end of operation pending bit*/
	   FLASH->SR = (1U<<0);
 80003c8:	4b04      	ldr	r3, [pc, #16]	; (80003dc <flash_wait_for_last_operation+0x68>)
 80003ca:	2201      	movs	r2, #1
 80003cc:	60da      	str	r2, [r3, #12]
   }
   return DEV_OK;
 80003ce:	2300      	movs	r3, #0
}
 80003d0:	4618      	mov	r0, r3
 80003d2:	3710      	adds	r7, #16
 80003d4:	46bd      	mov	sp, r7
 80003d6:	bd80      	pop	{r7, pc}
 80003d8:	2000004c 	.word	0x2000004c
 80003dc:	40023c00 	.word	0x40023c00

080003e0 <flash_program>:

DEV_StatusTypeDef flash_program(uint32_t prg_type,  uint32_t address, uint64_t data)
{
 80003e0:	b580      	push	{r7, lr}
 80003e2:	b086      	sub	sp, #24
 80003e4:	af00      	add	r7, sp, #0
 80003e6:	60f8      	str	r0, [r7, #12]
 80003e8:	60b9      	str	r1, [r7, #8]
 80003ea:	e9c7 2300 	strd	r2, r3, [r7]
	DEV_StatusTypeDef status = DEV_ERROR;
 80003ee:	2301      	movs	r3, #1
 80003f0:	75fb      	strb	r3, [r7, #23]

	/*wait for last operation to be completed*/
	status = flash_wait_for_last_operation(FLASH_TIMEOUT_VALUE);
 80003f2:	f24c 3050 	movw	r0, #50000	; 0xc350
 80003f6:	f7ff ffbd 	bl	8000374 <flash_wait_for_last_operation>
 80003fa:	4603      	mov	r3, r0
 80003fc:	75fb      	strb	r3, [r7, #23]

	if( status == DEV_OK)
 80003fe:	7dfb      	ldrb	r3, [r7, #23]
 8000400:	2b00      	cmp	r3, #0
 8000402:	d12b      	bne.n	800045c <flash_program+0x7c>
	{
		if(prg_type == FLASH_TYPEPROGRAM_BYTE)
 8000404:	68fb      	ldr	r3, [r7, #12]
 8000406:	2b00      	cmp	r3, #0
 8000408:	d105      	bne.n	8000416 <flash_program+0x36>
		{
			flash_program_byte(address,(uint8_t)data);
 800040a:	783b      	ldrb	r3, [r7, #0]
 800040c:	4619      	mov	r1, r3
 800040e:	68b8      	ldr	r0, [r7, #8]
 8000410:	f000 f82c 	bl	800046c <flash_program_byte>
 8000414:	e016      	b.n	8000444 <flash_program+0x64>
		}
		else if(prg_type == FLASH_TYPEPROGRAM_HALFWORD)
 8000416:	68fb      	ldr	r3, [r7, #12]
 8000418:	2b01      	cmp	r3, #1
 800041a:	d105      	bne.n	8000428 <flash_program+0x48>
		{
			flash_program_halfword(address,(uint16_t)data);
 800041c:	883b      	ldrh	r3, [r7, #0]
 800041e:	4619      	mov	r1, r3
 8000420:	68b8      	ldr	r0, [r7, #8]
 8000422:	f000 f845 	bl	80004b0 <flash_program_halfword>
 8000426:	e00d      	b.n	8000444 <flash_program+0x64>
		}
		else if(prg_type == FLASH_TYPEPROGRAM_WORD)
 8000428:	68fb      	ldr	r3, [r7, #12]
 800042a:	2b02      	cmp	r3, #2
 800042c:	d105      	bne.n	800043a <flash_program+0x5a>
		{
			flash_program_word(address,(uint32_t)data);
 800042e:	683b      	ldr	r3, [r7, #0]
 8000430:	4619      	mov	r1, r3
 8000432:	68b8      	ldr	r0, [r7, #8]
 8000434:	f000 f860 	bl	80004f8 <flash_program_word>
 8000438:	e004      	b.n	8000444 <flash_program+0x64>
		}
		else
		{
			flash_program_doubleword(address,data);
 800043a:	e9d7 2300 	ldrd	r2, r3, [r7]
 800043e:	68b8      	ldr	r0, [r7, #8]
 8000440:	f000 f87c 	bl	800053c <flash_program_doubleword>
		}
		/*wait for last operation to be completed*/
		status = flash_wait_for_last_operation(FLASH_TIMEOUT_VALUE);
 8000444:	f24c 3050 	movw	r0, #50000	; 0xc350
 8000448:	f7ff ff94 	bl	8000374 <flash_wait_for_last_operation>
 800044c:	4603      	mov	r3, r0
 800044e:	75fb      	strb	r3, [r7, #23]

		/*Clear Program bit*/
		FLASH->CR &=~FLASH_CR_PG;
 8000450:	4b05      	ldr	r3, [pc, #20]	; (8000468 <flash_program+0x88>)
 8000452:	691b      	ldr	r3, [r3, #16]
 8000454:	4a04      	ldr	r2, [pc, #16]	; (8000468 <flash_program+0x88>)
 8000456:	f023 0301 	bic.w	r3, r3, #1
 800045a:	6113      	str	r3, [r2, #16]
	}
	return status;
 800045c:	7dfb      	ldrb	r3, [r7, #23]
}
 800045e:	4618      	mov	r0, r3
 8000460:	3718      	adds	r7, #24
 8000462:	46bd      	mov	sp, r7
 8000464:	bd80      	pop	{r7, pc}
 8000466:	bf00      	nop
 8000468:	40023c00 	.word	0x40023c00

0800046c <flash_program_byte>:

void flash_program_byte(uint32_t address, uint8_t data)
{
 800046c:	b480      	push	{r7}
 800046e:	b083      	sub	sp, #12
 8000470:	af00      	add	r7, sp, #0
 8000472:	6078      	str	r0, [r7, #4]
 8000474:	460b      	mov	r3, r1
 8000476:	70fb      	strb	r3, [r7, #3]
	/*Clear PSIZE field*/
	FLASH->CR &=~FLASH_CR_PSIZE;
 8000478:	4b0c      	ldr	r3, [pc, #48]	; (80004ac <flash_program_byte+0x40>)
 800047a:	691b      	ldr	r3, [r3, #16]
 800047c:	4a0b      	ldr	r2, [pc, #44]	; (80004ac <flash_program_byte+0x40>)
 800047e:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8000482:	6113      	str	r3, [r2, #16]

	/*Set PSIZE for byte*/
	FLASH->CR |=FLASH_PSIZE_BYTE;
 8000484:	4b09      	ldr	r3, [pc, #36]	; (80004ac <flash_program_byte+0x40>)
 8000486:	4a09      	ldr	r2, [pc, #36]	; (80004ac <flash_program_byte+0x40>)
 8000488:	691b      	ldr	r3, [r3, #16]
 800048a:	6113      	str	r3, [r2, #16]

	/*Set PG bit*/
	FLASH->CR |= FLASH_CR_PG;
 800048c:	4b07      	ldr	r3, [pc, #28]	; (80004ac <flash_program_byte+0x40>)
 800048e:	691b      	ldr	r3, [r3, #16]
 8000490:	4a06      	ldr	r2, [pc, #24]	; (80004ac <flash_program_byte+0x40>)
 8000492:	f043 0301 	orr.w	r3, r3, #1
 8000496:	6113      	str	r3, [r2, #16]

	/*Put data at the address*/
	*(__IO uint8_t *)address =  data;
 8000498:	687b      	ldr	r3, [r7, #4]
 800049a:	78fa      	ldrb	r2, [r7, #3]
 800049c:	701a      	strb	r2, [r3, #0]
}
 800049e:	bf00      	nop
 80004a0:	370c      	adds	r7, #12
 80004a2:	46bd      	mov	sp, r7
 80004a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80004a8:	4770      	bx	lr
 80004aa:	bf00      	nop
 80004ac:	40023c00 	.word	0x40023c00

080004b0 <flash_program_halfword>:

void flash_program_halfword(uint32_t address, uint16_t data)
{
 80004b0:	b480      	push	{r7}
 80004b2:	b083      	sub	sp, #12
 80004b4:	af00      	add	r7, sp, #0
 80004b6:	6078      	str	r0, [r7, #4]
 80004b8:	460b      	mov	r3, r1
 80004ba:	807b      	strh	r3, [r7, #2]
	/*Clear PSIZE field*/
	FLASH->CR &=~FLASH_CR_PSIZE;
 80004bc:	4b0d      	ldr	r3, [pc, #52]	; (80004f4 <flash_program_halfword+0x44>)
 80004be:	691b      	ldr	r3, [r3, #16]
 80004c0:	4a0c      	ldr	r2, [pc, #48]	; (80004f4 <flash_program_halfword+0x44>)
 80004c2:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80004c6:	6113      	str	r3, [r2, #16]

	/*Set PSIZE for halfword*/
	FLASH->CR |=FLASH_PSIZE_HALF_WORD;
 80004c8:	4b0a      	ldr	r3, [pc, #40]	; (80004f4 <flash_program_halfword+0x44>)
 80004ca:	691b      	ldr	r3, [r3, #16]
 80004cc:	4a09      	ldr	r2, [pc, #36]	; (80004f4 <flash_program_halfword+0x44>)
 80004ce:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80004d2:	6113      	str	r3, [r2, #16]

	/*Set PG bit*/
	FLASH->CR |= FLASH_CR_PG;
 80004d4:	4b07      	ldr	r3, [pc, #28]	; (80004f4 <flash_program_halfword+0x44>)
 80004d6:	691b      	ldr	r3, [r3, #16]
 80004d8:	4a06      	ldr	r2, [pc, #24]	; (80004f4 <flash_program_halfword+0x44>)
 80004da:	f043 0301 	orr.w	r3, r3, #1
 80004de:	6113      	str	r3, [r2, #16]

	/*Put data at the address*/
	*(__IO uint16_t *)address =  data;
 80004e0:	687b      	ldr	r3, [r7, #4]
 80004e2:	887a      	ldrh	r2, [r7, #2]
 80004e4:	801a      	strh	r2, [r3, #0]
}
 80004e6:	bf00      	nop
 80004e8:	370c      	adds	r7, #12
 80004ea:	46bd      	mov	sp, r7
 80004ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80004f0:	4770      	bx	lr
 80004f2:	bf00      	nop
 80004f4:	40023c00 	.word	0x40023c00

080004f8 <flash_program_word>:

/* use for Writing data only one word  */
void flash_program_word(uint32_t address, uint32_t data)
{
 80004f8:	b480      	push	{r7}
 80004fa:	b083      	sub	sp, #12
 80004fc:	af00      	add	r7, sp, #0
 80004fe:	6078      	str	r0, [r7, #4]
 8000500:	6039      	str	r1, [r7, #0]
	/*Clear PSIZE field*/
	FLASH->CR &=~FLASH_CR_PSIZE;
 8000502:	4b0d      	ldr	r3, [pc, #52]	; (8000538 <flash_program_word+0x40>)
 8000504:	691b      	ldr	r3, [r3, #16]
 8000506:	4a0c      	ldr	r2, [pc, #48]	; (8000538 <flash_program_word+0x40>)
 8000508:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800050c:	6113      	str	r3, [r2, #16]

	/*Set PSIZE for halfword*/
	FLASH->CR |=FLASH_PSIZE_WORD;
 800050e:	4b0a      	ldr	r3, [pc, #40]	; (8000538 <flash_program_word+0x40>)
 8000510:	691b      	ldr	r3, [r3, #16]
 8000512:	4a09      	ldr	r2, [pc, #36]	; (8000538 <flash_program_word+0x40>)
 8000514:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8000518:	6113      	str	r3, [r2, #16]

	/*Set PG bit*/
	FLASH->CR |= FLASH_CR_PG;
 800051a:	4b07      	ldr	r3, [pc, #28]	; (8000538 <flash_program_word+0x40>)
 800051c:	691b      	ldr	r3, [r3, #16]
 800051e:	4a06      	ldr	r2, [pc, #24]	; (8000538 <flash_program_word+0x40>)
 8000520:	f043 0301 	orr.w	r3, r3, #1
 8000524:	6113      	str	r3, [r2, #16]

	/*Put data at the address*/
	*(__IO uint32_t *)address =  data;
 8000526:	687b      	ldr	r3, [r7, #4]
 8000528:	683a      	ldr	r2, [r7, #0]
 800052a:	601a      	str	r2, [r3, #0]
}
 800052c:	bf00      	nop
 800052e:	370c      	adds	r7, #12
 8000530:	46bd      	mov	sp, r7
 8000532:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000536:	4770      	bx	lr
 8000538:	40023c00 	.word	0x40023c00

0800053c <flash_program_doubleword>:

/* use for Writing data only one double word  */
void flash_program_doubleword(uint32_t address, uint64_t data)
{
 800053c:	b480      	push	{r7}
 800053e:	b085      	sub	sp, #20
 8000540:	af00      	add	r7, sp, #0
 8000542:	60f8      	str	r0, [r7, #12]
 8000544:	e9c7 2300 	strd	r2, r3, [r7]
	/*Clear PSIZE field*/
	FLASH->CR &=~FLASH_CR_PSIZE;
 8000548:	4b14      	ldr	r3, [pc, #80]	; (800059c <flash_program_doubleword+0x60>)
 800054a:	691b      	ldr	r3, [r3, #16]
 800054c:	4a13      	ldr	r2, [pc, #76]	; (800059c <flash_program_doubleword+0x60>)
 800054e:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8000552:	6113      	str	r3, [r2, #16]

	/*Set PSIZE for halfword*/
	FLASH->CR |=FLASH_PSIZE_DOUBLE_WORD;
 8000554:	4b11      	ldr	r3, [pc, #68]	; (800059c <flash_program_doubleword+0x60>)
 8000556:	691b      	ldr	r3, [r3, #16]
 8000558:	4a10      	ldr	r2, [pc, #64]	; (800059c <flash_program_doubleword+0x60>)
 800055a:	f443 7340 	orr.w	r3, r3, #768	; 0x300
 800055e:	6113      	str	r3, [r2, #16]

	/*Set PG bit*/
	FLASH->CR |= FLASH_CR_PG;
 8000560:	4b0e      	ldr	r3, [pc, #56]	; (800059c <flash_program_doubleword+0x60>)
 8000562:	691b      	ldr	r3, [r3, #16]
 8000564:	4a0d      	ldr	r2, [pc, #52]	; (800059c <flash_program_doubleword+0x60>)
 8000566:	f043 0301 	orr.w	r3, r3, #1
 800056a:	6113      	str	r3, [r2, #16]

	/*Put first word at the address*/
	*(__IO uint32_t *)address =  (uint32_t)data;
 800056c:	68fb      	ldr	r3, [r7, #12]
 800056e:	683a      	ldr	r2, [r7, #0]
 8000570:	601a      	str	r2, [r3, #0]
           so that all instructions following the ISB are fetched from cache or memory,
           after the instruction has been completed.
 */
__STATIC_FORCEINLINE void __ISB(void)
{
  __ASM volatile ("isb 0xF":::"memory");
 8000572:	f3bf 8f6f 	isb	sy
}
 8000576:	bf00      	nop

	/*Flush pipeline : ensure programming is performed steps. /09_internal_flash_storage/chip_headers/CMSIS/Include/cmsis_gcc.h*/
	__ISB();  /*  __ASM volatile ("isb 0xF":::"memory"); */

	/* put second word at the address */
	*(__IO uint32_t *)(address+4) =  (uint32_t)(data>>32);
 8000578:	e9d7 0100 	ldrd	r0, r1, [r7]
 800057c:	f04f 0200 	mov.w	r2, #0
 8000580:	f04f 0300 	mov.w	r3, #0
 8000584:	000a      	movs	r2, r1
 8000586:	2300      	movs	r3, #0
 8000588:	68f9      	ldr	r1, [r7, #12]
 800058a:	3104      	adds	r1, #4
 800058c:	4613      	mov	r3, r2
 800058e:	600b      	str	r3, [r1, #0]
}
 8000590:	bf00      	nop
 8000592:	3714      	adds	r7, #20
 8000594:	46bd      	mov	sp, r7
 8000596:	f85d 7b04 	ldr.w	r7, [sp], #4
 800059a:	4770      	bx	lr
 800059c:	40023c00 	.word	0x40023c00

080005a0 <flush_caches>:


/* ACR use for increase performance for flashing */

static void flush_caches(void)
{
 80005a0:	b480      	push	{r7}
 80005a2:	af00      	add	r7, sp, #0
	/*Flush instruction cache*/
	  if (READ_BIT(FLASH->ACR, FLASH_ACR_ICEN) != RESET)
 80005a4:	4b20      	ldr	r3, [pc, #128]	; (8000628 <flush_caches+0x88>)
 80005a6:	681b      	ldr	r3, [r3, #0]
 80005a8:	f403 7300 	and.w	r3, r3, #512	; 0x200
 80005ac:	2b00      	cmp	r3, #0
 80005ae:	d017      	beq.n	80005e0 <flush_caches+0x40>
	  {
		    /* Disable instruction cache  */
			 FLASH->ACR &= (~FLASH_ACR_ICEN);
 80005b0:	4b1d      	ldr	r3, [pc, #116]	; (8000628 <flush_caches+0x88>)
 80005b2:	681b      	ldr	r3, [r3, #0]
 80005b4:	4a1c      	ldr	r2, [pc, #112]	; (8000628 <flush_caches+0x88>)
 80005b6:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 80005ba:	6013      	str	r3, [r2, #0]

			/* Reset instruction cache */
			 FLASH->ACR |= FLASH_ACR_ICRST;
 80005bc:	4b1a      	ldr	r3, [pc, #104]	; (8000628 <flush_caches+0x88>)
 80005be:	681b      	ldr	r3, [r3, #0]
 80005c0:	4a19      	ldr	r2, [pc, #100]	; (8000628 <flush_caches+0x88>)
 80005c2:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 80005c6:	6013      	str	r3, [r2, #0]
			 FLASH->ACR &= ~FLASH_ACR_ICRST;
 80005c8:	4b17      	ldr	r3, [pc, #92]	; (8000628 <flush_caches+0x88>)
 80005ca:	681b      	ldr	r3, [r3, #0]
 80005cc:	4a16      	ldr	r2, [pc, #88]	; (8000628 <flush_caches+0x88>)
 80005ce:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 80005d2:	6013      	str	r3, [r2, #0]

			 /* Enable instruction cache */
			 FLASH->ACR |= FLASH_ACR_ICEN;
 80005d4:	4b14      	ldr	r3, [pc, #80]	; (8000628 <flush_caches+0x88>)
 80005d6:	681b      	ldr	r3, [r3, #0]
 80005d8:	4a13      	ldr	r2, [pc, #76]	; (8000628 <flush_caches+0x88>)
 80005da:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 80005de:	6013      	str	r3, [r2, #0]
	  }

	  /*Flush data cache*/
	  if (READ_BIT(FLASH->ACR, FLASH_ACR_DCEN) != RESET)
 80005e0:	4b11      	ldr	r3, [pc, #68]	; (8000628 <flush_caches+0x88>)
 80005e2:	681b      	ldr	r3, [r3, #0]
 80005e4:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80005e8:	2b00      	cmp	r3, #0
 80005ea:	d017      	beq.n	800061c <flush_caches+0x7c>
	  {
	    /* Disable data cache  */
		  FLASH->ACR &= (~FLASH_ACR_DCEN);
 80005ec:	4b0e      	ldr	r3, [pc, #56]	; (8000628 <flush_caches+0x88>)
 80005ee:	681b      	ldr	r3, [r3, #0]
 80005f0:	4a0d      	ldr	r2, [pc, #52]	; (8000628 <flush_caches+0x88>)
 80005f2:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 80005f6:	6013      	str	r3, [r2, #0]

	    /* Reset data cache */
	    FLASH->ACR |= FLASH_ACR_DCRST;
 80005f8:	4b0b      	ldr	r3, [pc, #44]	; (8000628 <flush_caches+0x88>)
 80005fa:	681b      	ldr	r3, [r3, #0]
 80005fc:	4a0a      	ldr	r2, [pc, #40]	; (8000628 <flush_caches+0x88>)
 80005fe:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 8000602:	6013      	str	r3, [r2, #0]
	    FLASH->ACR &= ~FLASH_ACR_DCRST;
 8000604:	4b08      	ldr	r3, [pc, #32]	; (8000628 <flush_caches+0x88>)
 8000606:	681b      	ldr	r3, [r3, #0]
 8000608:	4a07      	ldr	r2, [pc, #28]	; (8000628 <flush_caches+0x88>)
 800060a:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 800060e:	6013      	str	r3, [r2, #0]

	    /* Enable data cache */
	    FLASH->ACR |= FLASH_ACR_DCEN;
 8000610:	4b05      	ldr	r3, [pc, #20]	; (8000628 <flush_caches+0x88>)
 8000612:	681b      	ldr	r3, [r3, #0]
 8000614:	4a04      	ldr	r2, [pc, #16]	; (8000628 <flush_caches+0x88>)
 8000616:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 800061a:	6013      	str	r3, [r2, #0]
	  }
}
 800061c:	bf00      	nop
 800061e:	46bd      	mov	sp, r7
 8000620:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000624:	4770      	bx	lr
 8000626:	bf00      	nop
 8000628:	40023c00 	.word	0x40023c00

0800062c <flash_unlock>:

/* before Writing need to unlock for write operation */
DEV_StatusTypeDef flash_unlock(void)
{
 800062c:	b480      	push	{r7}
 800062e:	b083      	sub	sp, #12
 8000630:	af00      	add	r7, sp, #0
	DEV_StatusTypeDef status = DEV_OK;
 8000632:	2300      	movs	r3, #0
 8000634:	71fb      	strb	r3, [r7, #7]

	if(READ_BIT(FLASH->CR, FLASH_CR_LOCK) != RESET)
 8000636:	4b0b      	ldr	r3, [pc, #44]	; (8000664 <flash_unlock+0x38>)
 8000638:	691b      	ldr	r3, [r3, #16]
 800063a:	2b00      	cmp	r3, #0
 800063c:	da0b      	bge.n	8000656 <flash_unlock+0x2a>
	{
		/*Authorize flash write access*/
		FLASH->KEYR  =  FLASH_KEY1;
 800063e:	4b09      	ldr	r3, [pc, #36]	; (8000664 <flash_unlock+0x38>)
 8000640:	4a09      	ldr	r2, [pc, #36]	; (8000668 <flash_unlock+0x3c>)
 8000642:	605a      	str	r2, [r3, #4]
		FLASH->KEYR  =  FLASH_KEY2;
 8000644:	4b07      	ldr	r3, [pc, #28]	; (8000664 <flash_unlock+0x38>)
 8000646:	4a09      	ldr	r2, [pc, #36]	; (800066c <flash_unlock+0x40>)
 8000648:	605a      	str	r2, [r3, #4]

		if(READ_BIT(FLASH->CR, FLASH_CR_LOCK) != RESET)
 800064a:	4b06      	ldr	r3, [pc, #24]	; (8000664 <flash_unlock+0x38>)
 800064c:	691b      	ldr	r3, [r3, #16]
 800064e:	2b00      	cmp	r3, #0
 8000650:	da01      	bge.n	8000656 <flash_unlock+0x2a>
		{
			status =  DEV_ERROR;
 8000652:	2301      	movs	r3, #1
 8000654:	71fb      	strb	r3, [r7, #7]
		}
	}
	return status;
 8000656:	79fb      	ldrb	r3, [r7, #7]
}
 8000658:	4618      	mov	r0, r3
 800065a:	370c      	adds	r7, #12
 800065c:	46bd      	mov	sp, r7
 800065e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000662:	4770      	bx	lr
 8000664:	40023c00 	.word	0x40023c00
 8000668:	45670123 	.word	0x45670123
 800066c:	cdef89ab 	.word	0xcdef89ab

08000670 <flash_get_error>:

uint32_t flash_get_error(void)
{
 8000670:	b480      	push	{r7}
 8000672:	af00      	add	r7, sp, #0
	return pFlash.ErrorCode;
 8000674:	4b03      	ldr	r3, [pc, #12]	; (8000684 <flash_get_error+0x14>)
 8000676:	695b      	ldr	r3, [r3, #20]
}
 8000678:	4618      	mov	r0, r3
 800067a:	46bd      	mov	sp, r7
 800067c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000680:	4770      	bx	lr
 8000682:	bf00      	nop
 8000684:	2000004c 	.word	0x2000004c

08000688 <get_sector>:

/* use for get sector information by address */
static uint32_t get_sector(uint32_t address)
{
 8000688:	b480      	push	{r7}
 800068a:	b085      	sub	sp, #20
 800068c:	af00      	add	r7, sp, #0
 800068e:	6078      	str	r0, [r7, #4]
	uint32_t sector = 0;
 8000690:	2300      	movs	r3, #0
 8000692:	60fb      	str	r3, [r7, #12]
	if((address < 0x08003FFF) && (address >= 0x08000000))
 8000694:	687b      	ldr	r3, [r7, #4]
 8000696:	4a2e      	ldr	r2, [pc, #184]	; (8000750 <get_sector+0xc8>)
 8000698:	4293      	cmp	r3, r2
 800069a:	d806      	bhi.n	80006aa <get_sector+0x22>
 800069c:	687b      	ldr	r3, [r7, #4]
 800069e:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 80006a2:	d302      	bcc.n	80006aa <get_sector+0x22>
	{
	    sector = FLASH_SECTOR_0;
 80006a4:	2300      	movs	r3, #0
 80006a6:	60fb      	str	r3, [r7, #12]
 80006a8:	e02a      	b.n	8000700 <get_sector+0x78>
	}
	else if((address < 0x08007FFF) && (address >= 0x08004000))
 80006aa:	687b      	ldr	r3, [r7, #4]
 80006ac:	4a29      	ldr	r2, [pc, #164]	; (8000754 <get_sector+0xcc>)
 80006ae:	4293      	cmp	r3, r2
 80006b0:	d806      	bhi.n	80006c0 <get_sector+0x38>
 80006b2:	687b      	ldr	r3, [r7, #4]
 80006b4:	4a28      	ldr	r2, [pc, #160]	; (8000758 <get_sector+0xd0>)
 80006b6:	4293      	cmp	r3, r2
 80006b8:	d302      	bcc.n	80006c0 <get_sector+0x38>
	{
		sector = FLASH_SECTOR_1;
 80006ba:	2301      	movs	r3, #1
 80006bc:	60fb      	str	r3, [r7, #12]
 80006be:	e01f      	b.n	8000700 <get_sector+0x78>
	}
	else if((address < 0x0800BFFF) && (address >= 0x08008000))
 80006c0:	687b      	ldr	r3, [r7, #4]
 80006c2:	4a26      	ldr	r2, [pc, #152]	; (800075c <get_sector+0xd4>)
 80006c4:	4293      	cmp	r3, r2
 80006c6:	d806      	bhi.n	80006d6 <get_sector+0x4e>
 80006c8:	687b      	ldr	r3, [r7, #4]
 80006ca:	4a25      	ldr	r2, [pc, #148]	; (8000760 <get_sector+0xd8>)
 80006cc:	4293      	cmp	r3, r2
 80006ce:	d302      	bcc.n	80006d6 <get_sector+0x4e>
	{
		sector = FLASH_SECTOR_2;
 80006d0:	2302      	movs	r3, #2
 80006d2:	60fb      	str	r3, [r7, #12]
 80006d4:	e014      	b.n	8000700 <get_sector+0x78>
	}
	else if((address < 0x0800FFFF) && (address >= 0x0800C000))
 80006d6:	687b      	ldr	r3, [r7, #4]
 80006d8:	4a22      	ldr	r2, [pc, #136]	; (8000764 <get_sector+0xdc>)
 80006da:	4293      	cmp	r3, r2
 80006dc:	d206      	bcs.n	80006ec <get_sector+0x64>
 80006de:	687b      	ldr	r3, [r7, #4]
 80006e0:	4a21      	ldr	r2, [pc, #132]	; (8000768 <get_sector+0xe0>)
 80006e2:	4293      	cmp	r3, r2
 80006e4:	d302      	bcc.n	80006ec <get_sector+0x64>
	{
		sector = FLASH_SECTOR_3;
 80006e6:	2303      	movs	r3, #3
 80006e8:	60fb      	str	r3, [r7, #12]
 80006ea:	e009      	b.n	8000700 <get_sector+0x78>
	}
	else if((address < 0x0801FFFF) && (address >= 0x08010000))
 80006ec:	687b      	ldr	r3, [r7, #4]
 80006ee:	4a1f      	ldr	r2, [pc, #124]	; (800076c <get_sector+0xe4>)
 80006f0:	4293      	cmp	r3, r2
 80006f2:	d205      	bcs.n	8000700 <get_sector+0x78>
 80006f4:	687b      	ldr	r3, [r7, #4]
 80006f6:	4a1b      	ldr	r2, [pc, #108]	; (8000764 <get_sector+0xdc>)
 80006f8:	4293      	cmp	r3, r2
 80006fa:	d901      	bls.n	8000700 <get_sector+0x78>
	{
		sector = FLASH_SECTOR_4;
 80006fc:	2304      	movs	r3, #4
 80006fe:	60fb      	str	r3, [r7, #12]
	}
   	if((address < 0x0803FFFF) && (address >= 0x08020000))
 8000700:	687b      	ldr	r3, [r7, #4]
 8000702:	4a1b      	ldr	r2, [pc, #108]	; (8000770 <get_sector+0xe8>)
 8000704:	4293      	cmp	r3, r2
 8000706:	d206      	bcs.n	8000716 <get_sector+0x8e>
 8000708:	687b      	ldr	r3, [r7, #4]
 800070a:	4a18      	ldr	r2, [pc, #96]	; (800076c <get_sector+0xe4>)
 800070c:	4293      	cmp	r3, r2
 800070e:	d902      	bls.n	8000716 <get_sector+0x8e>
   	{
   		sector = FLASH_SECTOR_5;
 8000710:	2305      	movs	r3, #5
 8000712:	60fb      	str	r3, [r7, #12]
 8000714:	e014      	b.n	8000740 <get_sector+0xb8>
   	}
   	else if((address < 0x0805FFFF) && (address >= 0x08040000))
 8000716:	687b      	ldr	r3, [r7, #4]
 8000718:	4a16      	ldr	r2, [pc, #88]	; (8000774 <get_sector+0xec>)
 800071a:	4293      	cmp	r3, r2
 800071c:	d206      	bcs.n	800072c <get_sector+0xa4>
 800071e:	687b      	ldr	r3, [r7, #4]
 8000720:	4a13      	ldr	r2, [pc, #76]	; (8000770 <get_sector+0xe8>)
 8000722:	4293      	cmp	r3, r2
 8000724:	d902      	bls.n	800072c <get_sector+0xa4>
   	{
   		sector = FLASH_SECTOR_6;
 8000726:	2306      	movs	r3, #6
 8000728:	60fb      	str	r3, [r7, #12]
 800072a:	e009      	b.n	8000740 <get_sector+0xb8>
   	}
   	else if((address < 0x0807FFFF) && (address >= 0x08060000))
 800072c:	687b      	ldr	r3, [r7, #4]
 800072e:	4a12      	ldr	r2, [pc, #72]	; (8000778 <get_sector+0xf0>)
 8000730:	4293      	cmp	r3, r2
 8000732:	d205      	bcs.n	8000740 <get_sector+0xb8>
 8000734:	687b      	ldr	r3, [r7, #4]
 8000736:	4a0f      	ldr	r2, [pc, #60]	; (8000774 <get_sector+0xec>)
 8000738:	4293      	cmp	r3, r2
 800073a:	d901      	bls.n	8000740 <get_sector+0xb8>
   	{
   		sector = FLASH_SECTOR_7;
 800073c:	2307      	movs	r3, #7
 800073e:	60fb      	str	r3, [r7, #12]
   	}
   	else
   	{
   		//Do something
   	}
	return sector;
 8000740:	68fb      	ldr	r3, [r7, #12]
}
 8000742:	4618      	mov	r0, r3
 8000744:	3714      	adds	r7, #20
 8000746:	46bd      	mov	sp, r7
 8000748:	f85d 7b04 	ldr.w	r7, [sp], #4
 800074c:	4770      	bx	lr
 800074e:	bf00      	nop
 8000750:	08003ffe 	.word	0x08003ffe
 8000754:	08007ffe 	.word	0x08007ffe
 8000758:	08004000 	.word	0x08004000
 800075c:	0800bffe 	.word	0x0800bffe
 8000760:	08008000 	.word	0x08008000
 8000764:	0800ffff 	.word	0x0800ffff
 8000768:	0800c000 	.word	0x0800c000
 800076c:	0801ffff 	.word	0x0801ffff
 8000770:	0803ffff 	.word	0x0803ffff
 8000774:	0805ffff 	.word	0x0805ffff
 8000778:	0807ffff 	.word	0x0807ffff

0800077c <flash_write_data>:


uint32_t flash_write_data(uint32_t start_sect_addr,uint32_t *data, uint16_t numberofwords)
{
 800077c:	b5b0      	push	{r4, r5, r7, lr}
 800077e:	b08e      	sub	sp, #56	; 0x38
 8000780:	af00      	add	r7, sp, #0
 8000782:	60f8      	str	r0, [r7, #12]
 8000784:	60b9      	str	r1, [r7, #8]
 8000786:	4613      	mov	r3, r2
 8000788:	80fb      	strh	r3, [r7, #6]
	FLASH_EraseInitTypeDef EraseInitStruct;
	uint32_t sect_err;
	uint16_t write_count  = 0;
 800078a:	2300      	movs	r3, #0
 800078c:	86fb      	strh	r3, [r7, #54]	; 0x36

	/*Unlock flash*/
	flash_unlock();
 800078e:	f7ff ff4d 	bl	800062c <flash_unlock>

	/*Get Number of sectors to erase starting from first sector*/
	uint32_t start_sector =  get_sector(start_sect_addr);
 8000792:	68f8      	ldr	r0, [r7, #12]
 8000794:	f7ff ff78 	bl	8000688 <get_sector>
 8000798:	6338      	str	r0, [r7, #48]	; 0x30
	uint32_t end_sect_addr =  start_sect_addr + numberofwords * 4;
 800079a:	88fb      	ldrh	r3, [r7, #6]
 800079c:	009b      	lsls	r3, r3, #2
 800079e:	461a      	mov	r2, r3
 80007a0:	68fb      	ldr	r3, [r7, #12]
 80007a2:	4413      	add	r3, r2
 80007a4:	62fb      	str	r3, [r7, #44]	; 0x2c
	uint32_t end_sector =  get_sector(end_sect_addr);
 80007a6:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 80007a8:	f7ff ff6e 	bl	8000688 <get_sector>
 80007ac:	62b8      	str	r0, [r7, #40]	; 0x28

	/*Initialize EraseInit Struct*/
	EraseInitStruct.TypeErase =  FLASH_TYPEERASE_SECTORS;
 80007ae:	2300      	movs	r3, #0
 80007b0:	61bb      	str	r3, [r7, #24]
	EraseInitStruct.VoltageRange = FLASH_VOLTAGE_RANGE_3;
 80007b2:	2302      	movs	r3, #2
 80007b4:	627b      	str	r3, [r7, #36]	; 0x24
	EraseInitStruct.Sector       =  start_sector;
 80007b6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80007b8:	61fb      	str	r3, [r7, #28]
	EraseInitStruct.NbSectors    =  (end_sector - start_sector) + 1;
 80007ba:	6aba      	ldr	r2, [r7, #40]	; 0x28
 80007bc:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80007be:	1ad3      	subs	r3, r2, r3
 80007c0:	3301      	adds	r3, #1
 80007c2:	623b      	str	r3, [r7, #32]
	/* Erase sector using Flash_ex_erase() */
	if(flash_ex_erase(&EraseInitStruct, &sect_err) != DEV_OK )
 80007c4:	f107 0214 	add.w	r2, r7, #20
 80007c8:	f107 0318 	add.w	r3, r7, #24
 80007cc:	4611      	mov	r1, r2
 80007ce:	4618      	mov	r0, r3
 80007d0:	f7ff fd12 	bl	80001f8 <flash_ex_erase>
 80007d4:	4603      	mov	r3, r0
 80007d6:	2b00      	cmp	r3, #0
 80007d8:	d01f      	beq.n	800081a <flash_write_data+0x9e>
	{
		return flash_get_error();
 80007da:	f7ff ff49 	bl	8000670 <flash_get_error>
 80007de:	4603      	mov	r3, r0
 80007e0:	e020      	b.n	8000824 <flash_write_data+0xa8>
	}
	/*Program flash word-by-word*/
	while(write_count < numberofwords )
	{
		if(flash_program(FLASH_TYPEPROGRAM_WORD, start_sect_addr,data[write_count]) == DEV_OK)
 80007e2:	8efb      	ldrh	r3, [r7, #54]	; 0x36
 80007e4:	009b      	lsls	r3, r3, #2
 80007e6:	68ba      	ldr	r2, [r7, #8]
 80007e8:	4413      	add	r3, r2
 80007ea:	681b      	ldr	r3, [r3, #0]
 80007ec:	2200      	movs	r2, #0
 80007ee:	461c      	mov	r4, r3
 80007f0:	4615      	mov	r5, r2
 80007f2:	4622      	mov	r2, r4
 80007f4:	462b      	mov	r3, r5
 80007f6:	68f9      	ldr	r1, [r7, #12]
 80007f8:	2002      	movs	r0, #2
 80007fa:	f7ff fdf1 	bl	80003e0 <flash_program>
 80007fe:	4603      	mov	r3, r0
 8000800:	2b00      	cmp	r3, #0
 8000802:	d106      	bne.n	8000812 <flash_write_data+0x96>
		{
			start_sect_addr += 4;
 8000804:	68fb      	ldr	r3, [r7, #12]
 8000806:	3304      	adds	r3, #4
 8000808:	60fb      	str	r3, [r7, #12]
			write_count++;
 800080a:	8efb      	ldrh	r3, [r7, #54]	; 0x36
 800080c:	3301      	adds	r3, #1
 800080e:	86fb      	strh	r3, [r7, #54]	; 0x36
 8000810:	e003      	b.n	800081a <flash_write_data+0x9e>
		}
		else
		{
			return flash_get_error();
 8000812:	f7ff ff2d 	bl	8000670 <flash_get_error>
 8000816:	4603      	mov	r3, r0
 8000818:	e004      	b.n	8000824 <flash_write_data+0xa8>
	while(write_count < numberofwords )
 800081a:	8efa      	ldrh	r2, [r7, #54]	; 0x36
 800081c:	88fb      	ldrh	r3, [r7, #6]
 800081e:	429a      	cmp	r2, r3
 8000820:	d3df      	bcc.n	80007e2 <flash_write_data+0x66>
		}
	}
	return 0;
 8000822:	2300      	movs	r3, #0
}
 8000824:	4618      	mov	r0, r3
 8000826:	3738      	adds	r7, #56	; 0x38
 8000828:	46bd      	mov	sp, r7
 800082a:	bdb0      	pop	{r4, r5, r7, pc}

0800082c <flash_read_data>:

void flash_read_data(uint32_t start_sect_addr, uint32_t *rx_buff, uint16_t numberofwords)
{
 800082c:	b480      	push	{r7}
 800082e:	b085      	sub	sp, #20
 8000830:	af00      	add	r7, sp, #0
 8000832:	60f8      	str	r0, [r7, #12]
 8000834:	60b9      	str	r1, [r7, #8]
 8000836:	4613      	mov	r3, r2
 8000838:	80fb      	strh	r3, [r7, #6]

	while(1)
	{
		*rx_buff  =  *(__IO uint32_t *)start_sect_addr; /* Direference and get data */
 800083a:	68fb      	ldr	r3, [r7, #12]
 800083c:	681a      	ldr	r2, [r3, #0]
 800083e:	68bb      	ldr	r3, [r7, #8]
 8000840:	601a      	str	r2, [r3, #0]
		start_sect_addr +=4;
 8000842:	68fb      	ldr	r3, [r7, #12]
 8000844:	3304      	adds	r3, #4
 8000846:	60fb      	str	r3, [r7, #12]
		rx_buff++;
 8000848:	68bb      	ldr	r3, [r7, #8]
 800084a:	3304      	adds	r3, #4
 800084c:	60bb      	str	r3, [r7, #8]
		if(!(numberofwords--))
 800084e:	88fb      	ldrh	r3, [r7, #6]
 8000850:	1e5a      	subs	r2, r3, #1
 8000852:	80fa      	strh	r2, [r7, #6]
 8000854:	2b00      	cmp	r3, #0
 8000856:	d000      	beq.n	800085a <flash_read_data+0x2e>
		*rx_buff  =  *(__IO uint32_t *)start_sect_addr; /* Direference and get data */
 8000858:	e7ef      	b.n	800083a <flash_read_data+0xe>
		{
			break;
 800085a:	bf00      	nop
		}
	}
}
 800085c:	bf00      	nop
 800085e:	3714      	adds	r7, #20
 8000860:	46bd      	mov	sp, r7
 8000862:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000866:	4770      	bx	lr

08000868 <float_to_bytes>:

void float_to_bytes(uint8_t * rsult_buff, float value)
{
 8000868:	b480      	push	{r7}
 800086a:	b085      	sub	sp, #20
 800086c:	af00      	add	r7, sp, #0
 800086e:	6078      	str	r0, [r7, #4]
 8000870:	ed87 0a00 	vstr	s0, [r7]
	union{
		float float_value;
		uint8_t bytes_value[4];
	}data_t;

	data_t.float_value = value;
 8000874:	683b      	ldr	r3, [r7, #0]
 8000876:	60bb      	str	r3, [r7, #8]

	for( int i = 0; i < 4; i++)
 8000878:	2300      	movs	r3, #0
 800087a:	60fb      	str	r3, [r7, #12]
 800087c:	e00b      	b.n	8000896 <float_to_bytes+0x2e>
	{
		rsult_buff[i] = data_t.bytes_value[i];
 800087e:	68fb      	ldr	r3, [r7, #12]
 8000880:	687a      	ldr	r2, [r7, #4]
 8000882:	4413      	add	r3, r2
 8000884:	f107 0108 	add.w	r1, r7, #8
 8000888:	68fa      	ldr	r2, [r7, #12]
 800088a:	440a      	add	r2, r1
 800088c:	7812      	ldrb	r2, [r2, #0]
 800088e:	701a      	strb	r2, [r3, #0]
	for( int i = 0; i < 4; i++)
 8000890:	68fb      	ldr	r3, [r7, #12]
 8000892:	3301      	adds	r3, #1
 8000894:	60fb      	str	r3, [r7, #12]
 8000896:	68fb      	ldr	r3, [r7, #12]
 8000898:	2b03      	cmp	r3, #3
 800089a:	ddf0      	ble.n	800087e <float_to_bytes+0x16>
	}

}
 800089c:	bf00      	nop
 800089e:	bf00      	nop
 80008a0:	3714      	adds	r7, #20
 80008a2:	46bd      	mov	sp, r7
 80008a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80008a8:	4770      	bx	lr

080008aa <bytes_to_float>:

float bytes_to_float(uint8_t * value)
{
 80008aa:	b480      	push	{r7}
 80008ac:	b087      	sub	sp, #28
 80008ae:	af00      	add	r7, sp, #0
 80008b0:	6078      	str	r0, [r7, #4]
	union{
		float float_value;
		uint8_t bytes_value[4];
	}data_t;

	for(int i = 0; i < 4; i++)
 80008b2:	2300      	movs	r3, #0
 80008b4:	617b      	str	r3, [r7, #20]
 80008b6:	e00c      	b.n	80008d2 <bytes_to_float+0x28>
	{
		data_t.bytes_value[i] =  value[i];
 80008b8:	697b      	ldr	r3, [r7, #20]
 80008ba:	687a      	ldr	r2, [r7, #4]
 80008bc:	4413      	add	r3, r2
 80008be:	7819      	ldrb	r1, [r3, #0]
 80008c0:	f107 020c 	add.w	r2, r7, #12
 80008c4:	697b      	ldr	r3, [r7, #20]
 80008c6:	4413      	add	r3, r2
 80008c8:	460a      	mov	r2, r1
 80008ca:	701a      	strb	r2, [r3, #0]
	for(int i = 0; i < 4; i++)
 80008cc:	697b      	ldr	r3, [r7, #20]
 80008ce:	3301      	adds	r3, #1
 80008d0:	617b      	str	r3, [r7, #20]
 80008d2:	697b      	ldr	r3, [r7, #20]
 80008d4:	2b03      	cmp	r3, #3
 80008d6:	ddef      	ble.n	80008b8 <bytes_to_float+0xe>
	}

	result =  data_t.float_value;
 80008d8:	68fb      	ldr	r3, [r7, #12]
 80008da:	613b      	str	r3, [r7, #16]

	return result;
 80008dc:	693b      	ldr	r3, [r7, #16]
 80008de:	ee07 3a90 	vmov	s15, r3
}
 80008e2:	eeb0 0a67 	vmov.f32	s0, s15
 80008e6:	371c      	adds	r7, #28
 80008e8:	46bd      	mov	sp, r7
 80008ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80008ee:	4770      	bx	lr

080008f0 <get_str>:

/* developed for convert read data into string */
void get_str(uint32_t *src_data, char *dest_buff)
{
 80008f0:	b590      	push	{r4, r7, lr}
 80008f2:	b087      	sub	sp, #28
 80008f4:	af00      	add	r7, sp, #0
 80008f6:	6078      	str	r0, [r7, #4]
 80008f8:	6039      	str	r1, [r7, #0]

	 int numberofbytes =  ((strlen((char *)src_data)/4) + ((strlen((char *)src_data) %4) != 0))*4;
 80008fa:	6878      	ldr	r0, [r7, #4]
 80008fc:	f7ff fc74 	bl	80001e8 <strlen>
 8000900:	4603      	mov	r3, r0
 8000902:	089c      	lsrs	r4, r3, #2
 8000904:	6878      	ldr	r0, [r7, #4]
 8000906:	f7ff fc6f 	bl	80001e8 <strlen>
 800090a:	4603      	mov	r3, r0
 800090c:	f003 0303 	and.w	r3, r3, #3
 8000910:	2b00      	cmp	r3, #0
 8000912:	bf14      	ite	ne
 8000914:	2301      	movne	r3, #1
 8000916:	2300      	moveq	r3, #0
 8000918:	b2db      	uxtb	r3, r3
 800091a:	4423      	add	r3, r4
 800091c:	009b      	lsls	r3, r3, #2
 800091e:	613b      	str	r3, [r7, #16]

	for( int i = 0 ; i < numberofbytes; i++ )
 8000920:	2300      	movs	r3, #0
 8000922:	617b      	str	r3, [r7, #20]
 8000924:	e017      	b.n	8000956 <get_str+0x66>
	{
		int word_idx =  i / sizeof(uint32_t);
 8000926:	697b      	ldr	r3, [r7, #20]
 8000928:	089b      	lsrs	r3, r3, #2
 800092a:	60fb      	str	r3, [r7, #12]
		int byte_idx =  i % sizeof(uint32_t);
 800092c:	697b      	ldr	r3, [r7, #20]
 800092e:	f003 0303 	and.w	r3, r3, #3
 8000932:	60bb      	str	r3, [r7, #8]

		dest_buff[i] =  (src_data[word_idx] >> (8 * byte_idx)) & 0xff;
 8000934:	68fb      	ldr	r3, [r7, #12]
 8000936:	009b      	lsls	r3, r3, #2
 8000938:	687a      	ldr	r2, [r7, #4]
 800093a:	4413      	add	r3, r2
 800093c:	681a      	ldr	r2, [r3, #0]
 800093e:	68bb      	ldr	r3, [r7, #8]
 8000940:	00db      	lsls	r3, r3, #3
 8000942:	fa22 f103 	lsr.w	r1, r2, r3
 8000946:	697b      	ldr	r3, [r7, #20]
 8000948:	683a      	ldr	r2, [r7, #0]
 800094a:	4413      	add	r3, r2
 800094c:	b2ca      	uxtb	r2, r1
 800094e:	701a      	strb	r2, [r3, #0]
	for( int i = 0 ; i < numberofbytes; i++ )
 8000950:	697b      	ldr	r3, [r7, #20]
 8000952:	3301      	adds	r3, #1
 8000954:	617b      	str	r3, [r7, #20]
 8000956:	697a      	ldr	r2, [r7, #20]
 8000958:	693b      	ldr	r3, [r7, #16]
 800095a:	429a      	cmp	r2, r3
 800095c:	dbe3      	blt.n	8000926 <get_str+0x36>
	}
}
 800095e:	bf00      	nop
 8000960:	bf00      	nop
 8000962:	371c      	adds	r7, #28
 8000964:	46bd      	mov	sp, r7
 8000966:	bd90      	pop	{r4, r7, pc}

08000968 <flash_write_num>:

void flash_write_num(uint32_t start_sect_addr, float num)
 {
 8000968:	b580      	push	{r7, lr}
 800096a:	b082      	sub	sp, #8
 800096c:	af00      	add	r7, sp, #0
 800096e:	6078      	str	r0, [r7, #4]
 8000970:	ed87 0a00 	vstr	s0, [r7]
	 float_to_bytes(temp_buff, num);
 8000974:	ed97 0a00 	vldr	s0, [r7]
 8000978:	4805      	ldr	r0, [pc, #20]	; (8000990 <flash_write_num+0x28>)
 800097a:	f7ff ff75 	bl	8000868 <float_to_bytes>
	 flash_write_data(start_sect_addr,(uint32_t *)temp_buff, 1);
 800097e:	2201      	movs	r2, #1
 8000980:	4903      	ldr	r1, [pc, #12]	; (8000990 <flash_write_num+0x28>)
 8000982:	6878      	ldr	r0, [r7, #4]
 8000984:	f7ff fefa 	bl	800077c <flash_write_data>
 }
 8000988:	bf00      	nop
 800098a:	3708      	adds	r7, #8
 800098c:	46bd      	mov	sp, r7
 800098e:	bd80      	pop	{r7, pc}
 8000990:	20000064 	.word	0x20000064

08000994 <flash_read_num>:

 float flash_read_num(uint32_t start_sect_addr)
 {
 8000994:	b580      	push	{r7, lr}
 8000996:	b084      	sub	sp, #16
 8000998:	af00      	add	r7, sp, #0
 800099a:	6078      	str	r0, [r7, #4]
	 uint8_t buff[4];
	 float value;
	 flash_read_data(start_sect_addr,(uint32_t *)buff,1);
 800099c:	f107 0308 	add.w	r3, r7, #8
 80009a0:	2201      	movs	r2, #1
 80009a2:	4619      	mov	r1, r3
 80009a4:	6878      	ldr	r0, [r7, #4]
 80009a6:	f7ff ff41 	bl	800082c <flash_read_data>
	 value =  bytes_to_float(buff);
 80009aa:	f107 0308 	add.w	r3, r7, #8
 80009ae:	4618      	mov	r0, r3
 80009b0:	f7ff ff7b 	bl	80008aa <bytes_to_float>
 80009b4:	ed87 0a03 	vstr	s0, [r7, #12]

	 return value;
 80009b8:	68fb      	ldr	r3, [r7, #12]
 80009ba:	ee07 3a90 	vmov	s15, r3
 }
 80009be:	eeb0 0a67 	vmov.f32	s0, s15
 80009c2:	3710      	adds	r7, #16
 80009c4:	46bd      	mov	sp, r7
 80009c6:	bd80      	pop	{r7, pc}

080009c8 <fpu_enable>:
#include "stm32f4xx.h"

void fpu_enable(void)
{
 80009c8:	b480      	push	{r7}
 80009ca:	af00      	add	r7, sp, #0
	 *
	 * Enable CP10 and CP11 : Full access mode
	 *
	 */

	SCB->CPACR |= (1U << 20);
 80009cc:	4b12      	ldr	r3, [pc, #72]	; (8000a18 <fpu_enable+0x50>)
 80009ce:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80009d2:	4a11      	ldr	r2, [pc, #68]	; (8000a18 <fpu_enable+0x50>)
 80009d4:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 80009d8:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
	SCB->CPACR |= (1U << 21);
 80009dc:	4b0e      	ldr	r3, [pc, #56]	; (8000a18 <fpu_enable+0x50>)
 80009de:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80009e2:	4a0d      	ldr	r2, [pc, #52]	; (8000a18 <fpu_enable+0x50>)
 80009e4:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 80009e8:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
	SCB->CPACR |= (1U << 22);
 80009ec:	4b0a      	ldr	r3, [pc, #40]	; (8000a18 <fpu_enable+0x50>)
 80009ee:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80009f2:	4a09      	ldr	r2, [pc, #36]	; (8000a18 <fpu_enable+0x50>)
 80009f4:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 80009f8:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
	SCB->CPACR |= (1U << 23);
 80009fc:	4b06      	ldr	r3, [pc, #24]	; (8000a18 <fpu_enable+0x50>)
 80009fe:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8000a02:	4a05      	ldr	r2, [pc, #20]	; (8000a18 <fpu_enable+0x50>)
 8000a04:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
 8000a08:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
}
 8000a0c:	bf00      	nop
 8000a0e:	46bd      	mov	sp, r7
 8000a10:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000a14:	4770      	bx	lr
 8000a16:	bf00      	nop
 8000a18:	e000ed00 	.word	0xe000ed00

08000a1c <main>:
uint32_t g_rcv_val;

static uint32_t get_word_length(char *buff);

int main()
{
 8000a1c:	b598      	push	{r3, r4, r7, lr}
 8000a1e:	af00      	add	r7, sp, #0

	/* Enabling floating point */
	fpu_enable();
 8000a20:	f7ff ffd2 	bl	80009c8 <fpu_enable>

	/* Debug UART Init for print*/
	debug_uart_init();
 8000a24:	f000 f8de 	bl	8000be4 <debug_uart_init>

	/* inatialized timebase  */
	timebase_init();
 8000a28:	f000 f8b2 	bl	8000b90 <timebase_init>

	/* IMPORTANS */
	delay(5);
 8000a2c:	2005      	movs	r0, #5
 8000a2e:	f000 f86c 	bl	8000b0a <delay>

	/*Write data*/
	flash_write_data(0x08060000,(uint32_t *)buff_data_to_store, BUFF_SIZE);
 8000a32:	220a      	movs	r2, #10
 8000a34:	491e      	ldr	r1, [pc, #120]	; (8000ab0 <main+0x94>)
 8000a36:	481f      	ldr	r0, [pc, #124]	; (8000ab4 <main+0x98>)
 8000a38:	f7ff fea0 	bl	800077c <flash_write_data>

	/*Read data*/
	flash_read_data(0x08060000,buff_rcv_data,BUFF_SIZE);
 8000a3c:	220a      	movs	r2, #10
 8000a3e:	491e      	ldr	r1, [pc, #120]	; (8000ab8 <main+0x9c>)
 8000a40:	481c      	ldr	r0, [pc, #112]	; (8000ab4 <main+0x98>)
 8000a42:	f7ff fef3 	bl	800082c <flash_read_data>

	/*Write data*/
	flash_write_data(0x08040000,(uint32_t *)pbuff_test_string, get_word_length(pbuff_test_string));
 8000a46:	4b1d      	ldr	r3, [pc, #116]	; (8000abc <main+0xa0>)
 8000a48:	681c      	ldr	r4, [r3, #0]
 8000a4a:	4b1c      	ldr	r3, [pc, #112]	; (8000abc <main+0xa0>)
 8000a4c:	681b      	ldr	r3, [r3, #0]
 8000a4e:	4618      	mov	r0, r3
 8000a50:	f000 f840 	bl	8000ad4 <get_word_length>
 8000a54:	4603      	mov	r3, r0
 8000a56:	b29b      	uxth	r3, r3
 8000a58:	461a      	mov	r2, r3
 8000a5a:	4621      	mov	r1, r4
 8000a5c:	4818      	ldr	r0, [pc, #96]	; (8000ac0 <main+0xa4>)
 8000a5e:	f7ff fe8d 	bl	800077c <flash_write_data>

	/*Read data*/
	flash_read_data(0x08040000,buff_rcv_data,get_word_length(pbuff_test_string));
 8000a62:	4b16      	ldr	r3, [pc, #88]	; (8000abc <main+0xa0>)
 8000a64:	681b      	ldr	r3, [r3, #0]
 8000a66:	4618      	mov	r0, r3
 8000a68:	f000 f834 	bl	8000ad4 <get_word_length>
 8000a6c:	4603      	mov	r3, r0
 8000a6e:	b29b      	uxth	r3, r3
 8000a70:	461a      	mov	r2, r3
 8000a72:	4911      	ldr	r1, [pc, #68]	; (8000ab8 <main+0x9c>)
 8000a74:	4812      	ldr	r0, [pc, #72]	; (8000ac0 <main+0xa4>)
 8000a76:	f7ff fed9 	bl	800082c <flash_read_data>

	/*Convert to string*/
	get_str((uint32_t *)buff_rcv_data,buff_rcv_char);
 8000a7a:	4912      	ldr	r1, [pc, #72]	; (8000ac4 <main+0xa8>)
 8000a7c:	480e      	ldr	r0, [pc, #56]	; (8000ab8 <main+0x9c>)
 8000a7e:	f7ff ff37 	bl	80008f0 <get_str>

	/*Test single word*/
	flash_write_num(0x08020000,g_curr_val);
 8000a82:	4b11      	ldr	r3, [pc, #68]	; (8000ac8 <main+0xac>)
 8000a84:	681b      	ldr	r3, [r3, #0]
 8000a86:	ee07 3a90 	vmov	s15, r3
 8000a8a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8000a8e:	eeb0 0a67 	vmov.f32	s0, s15
 8000a92:	480e      	ldr	r0, [pc, #56]	; (8000acc <main+0xb0>)
 8000a94:	f7ff ff68 	bl	8000968 <flash_write_num>

	/*Get single word*/
	g_rcv_val = flash_read_num(0x08020000);
 8000a98:	480c      	ldr	r0, [pc, #48]	; (8000acc <main+0xb0>)
 8000a9a:	f7ff ff7b 	bl	8000994 <flash_read_num>
 8000a9e:	eef0 7a40 	vmov.f32	s15, s0
 8000aa2:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8000aa6:	ee17 2a90 	vmov	r2, s15
 8000aaa:	4b09      	ldr	r3, [pc, #36]	; (8000ad0 <main+0xb4>)
 8000aac:	601a      	str	r2, [r3, #0]

	while(1)
 8000aae:	e7fe      	b.n	8000aae <main+0x92>
 8000ab0:	20000000 	.word	0x20000000
 8000ab4:	08060000 	.word	0x08060000
 8000ab8:	20000090 	.word	0x20000090
 8000abc:	20000028 	.word	0x20000028
 8000ac0:	08040000 	.word	0x08040000
 8000ac4:	20000068 	.word	0x20000068
 8000ac8:	2000002c 	.word	0x2000002c
 8000acc:	08020000 	.word	0x08020000
 8000ad0:	20000130 	.word	0x20000130

08000ad4 <get_word_length>:
	}
}

/* use for getting word length of buffer */
static uint32_t get_word_length(char *buff)
{
 8000ad4:	b590      	push	{r4, r7, lr}
 8000ad6:	b085      	sub	sp, #20
 8000ad8:	af00      	add	r7, sp, #0
 8000ada:	6078      	str	r0, [r7, #4]
	uint32_t ret;

	ret =  (strlen(buff)/4) + ((strlen(buff)%4) !=0);
 8000adc:	6878      	ldr	r0, [r7, #4]
 8000ade:	f7ff fb83 	bl	80001e8 <strlen>
 8000ae2:	4603      	mov	r3, r0
 8000ae4:	089c      	lsrs	r4, r3, #2
 8000ae6:	6878      	ldr	r0, [r7, #4]
 8000ae8:	f7ff fb7e 	bl	80001e8 <strlen>
 8000aec:	4603      	mov	r3, r0
 8000aee:	f003 0303 	and.w	r3, r3, #3
 8000af2:	2b00      	cmp	r3, #0
 8000af4:	bf14      	ite	ne
 8000af6:	2301      	movne	r3, #1
 8000af8:	2300      	moveq	r3, #0
 8000afa:	b2db      	uxtb	r3, r3
 8000afc:	4423      	add	r3, r4
 8000afe:	60fb      	str	r3, [r7, #12]

	return ret;
 8000b00:	68fb      	ldr	r3, [r7, #12]

}
 8000b02:	4618      	mov	r0, r3
 8000b04:	3714      	adds	r7, #20
 8000b06:	46bd      	mov	sp, r7
 8000b08:	bd90      	pop	{r4, r7, pc}

08000b0a <delay>:
volatile uint32_t g_curr_tick;
volatile uint32_t g_curr_tick_p;

/*Delay in sec */

void delay(uint32_t delay){
 8000b0a:	b580      	push	{r7, lr}
 8000b0c:	b084      	sub	sp, #16
 8000b0e:	af00      	add	r7, sp, #0
 8000b10:	6078      	str	r0, [r7, #4]
	uint32_t tick_start = get_tick();
 8000b12:	f000 f819 	bl	8000b48 <get_tick>
 8000b16:	60b8      	str	r0, [r7, #8]
	uint32_t wait = delay;
 8000b18:	687b      	ldr	r3, [r7, #4]
 8000b1a:	60fb      	str	r3, [r7, #12]

	if(wait < MAX_DELAY){
 8000b1c:	68fb      	ldr	r3, [r7, #12]
 8000b1e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8000b22:	d002      	beq.n	8000b2a <delay+0x20>
		wait += (uint32_t) TICK_FREQ;
 8000b24:	68fb      	ldr	r3, [r7, #12]
 8000b26:	3301      	adds	r3, #1
 8000b28:	60fb      	str	r3, [r7, #12]
	}

	while((get_tick()- tick_start)< wait){}
 8000b2a:	bf00      	nop
 8000b2c:	f000 f80c 	bl	8000b48 <get_tick>
 8000b30:	4602      	mov	r2, r0
 8000b32:	68bb      	ldr	r3, [r7, #8]
 8000b34:	1ad3      	subs	r3, r2, r3
 8000b36:	68fa      	ldr	r2, [r7, #12]
 8000b38:	429a      	cmp	r2, r3
 8000b3a:	d8f7      	bhi.n	8000b2c <delay+0x22>
}
 8000b3c:	bf00      	nop
 8000b3e:	bf00      	nop
 8000b40:	3710      	adds	r7, #16
 8000b42:	46bd      	mov	sp, r7
 8000b44:	bd80      	pop	{r7, pc}
	...

08000b48 <get_tick>:

uint32_t get_tick(void){
 8000b48:	b480      	push	{r7}
 8000b4a:	af00      	add	r7, sp, #0
  __ASM volatile ("cpsid i" : : : "memory");
 8000b4c:	b672      	cpsid	i
}
 8000b4e:	bf00      	nop
	__disable_irq();
	g_curr_tick_p = g_curr_tick;
 8000b50:	4b06      	ldr	r3, [pc, #24]	; (8000b6c <get_tick+0x24>)
 8000b52:	681b      	ldr	r3, [r3, #0]
 8000b54:	4a06      	ldr	r2, [pc, #24]	; (8000b70 <get_tick+0x28>)
 8000b56:	6013      	str	r3, [r2, #0]
  __ASM volatile ("cpsie i" : : : "memory");
 8000b58:	b662      	cpsie	i
}
 8000b5a:	bf00      	nop
	__enable_irq();

	return g_curr_tick_p;
 8000b5c:	4b04      	ldr	r3, [pc, #16]	; (8000b70 <get_tick+0x28>)
 8000b5e:	681b      	ldr	r3, [r3, #0]
}
 8000b60:	4618      	mov	r0, r3
 8000b62:	46bd      	mov	sp, r7
 8000b64:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b68:	4770      	bx	lr
 8000b6a:	bf00      	nop
 8000b6c:	20000134 	.word	0x20000134
 8000b70:	20000138 	.word	0x20000138

08000b74 <tick_increments>:

static void tick_increments(void){
 8000b74:	b480      	push	{r7}
 8000b76:	af00      	add	r7, sp, #0
	g_curr_tick +=TICK_FREQ;
 8000b78:	4b04      	ldr	r3, [pc, #16]	; (8000b8c <tick_increments+0x18>)
 8000b7a:	681b      	ldr	r3, [r3, #0]
 8000b7c:	3301      	adds	r3, #1
 8000b7e:	4a03      	ldr	r2, [pc, #12]	; (8000b8c <tick_increments+0x18>)
 8000b80:	6013      	str	r3, [r2, #0]
}
 8000b82:	bf00      	nop
 8000b84:	46bd      	mov	sp, r7
 8000b86:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b8a:	4770      	bx	lr
 8000b8c:	20000134 	.word	0x20000134

08000b90 <timebase_init>:
void timebase_init(void){
 8000b90:	b480      	push	{r7}
 8000b92:	af00      	add	r7, sp, #0
  __ASM volatile ("cpsid i" : : : "memory");
 8000b94:	b672      	cpsid	i
}
 8000b96:	bf00      	nop

	/* Disable global interrupt */
	__disable_irq();
	/* Load the timer with number of clock per Second */
	SysTick->LOAD = ONE_SEC_LOAD - 1; /* starting from zero */
 8000b98:	4b0d      	ldr	r3, [pc, #52]	; (8000bd0 <timebase_init+0x40>)
 8000b9a:	4a0e      	ldr	r2, [pc, #56]	; (8000bd4 <timebase_init+0x44>)
 8000b9c:	605a      	str	r2, [r3, #4]
	/* Clear systick current value register */
	SysTick->VAL = 0;
 8000b9e:	4b0c      	ldr	r3, [pc, #48]	; (8000bd0 <timebase_init+0x40>)
 8000ba0:	2200      	movs	r2, #0
 8000ba2:	609a      	str	r2, [r3, #8]
	/* Select internal clock source */
	SysTick->CTRL = CRTL_CLCKSRC;
 8000ba4:	4b0a      	ldr	r3, [pc, #40]	; (8000bd0 <timebase_init+0x40>)
 8000ba6:	2204      	movs	r2, #4
 8000ba8:	601a      	str	r2, [r3, #0]
	/* enable interrupt */
	SysTick->CTRL |= CTRL_TICKINT;
 8000baa:	4b09      	ldr	r3, [pc, #36]	; (8000bd0 <timebase_init+0x40>)
 8000bac:	681b      	ldr	r3, [r3, #0]
 8000bae:	4a08      	ldr	r2, [pc, #32]	; (8000bd0 <timebase_init+0x40>)
 8000bb0:	f043 0302 	orr.w	r3, r3, #2
 8000bb4:	6013      	str	r3, [r2, #0]
	/* enable systick */
	SysTick->CTRL |= CTRL_ENABLE;
 8000bb6:	4b06      	ldr	r3, [pc, #24]	; (8000bd0 <timebase_init+0x40>)
 8000bb8:	681b      	ldr	r3, [r3, #0]
 8000bba:	4a05      	ldr	r2, [pc, #20]	; (8000bd0 <timebase_init+0x40>)
 8000bbc:	f043 0301 	orr.w	r3, r3, #1
 8000bc0:	6013      	str	r3, [r2, #0]
  __ASM volatile ("cpsie i" : : : "memory");
 8000bc2:	b662      	cpsie	i
}
 8000bc4:	bf00      	nop
	/* Enable gloabl interrupt */
	__enable_irq();
}
 8000bc6:	bf00      	nop
 8000bc8:	46bd      	mov	sp, r7
 8000bca:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000bce:	4770      	bx	lr
 8000bd0:	e000e010 	.word	0xe000e010
 8000bd4:	00f423ff 	.word	0x00f423ff

08000bd8 <SysTick_Handler>:

void SysTick_Handler(void){
 8000bd8:	b580      	push	{r7, lr}
 8000bda:	af00      	add	r7, sp, #0
	tick_increments();
 8000bdc:	f7ff ffca 	bl	8000b74 <tick_increments>
}
 8000be0:	bf00      	nop
 8000be2:	bd80      	pop	{r7, pc}

08000be4 <debug_uart_init>:
	uart_write(ch);
	return ch;
}

void debug_uart_init(void)
{
 8000be4:	b580      	push	{r7, lr}
 8000be6:	af00      	add	r7, sp, #0
	/*Enable clock access to GPIOA*/
	RCC->AHB1ENR |= GPIOAEN;
 8000be8:	4b21      	ldr	r3, [pc, #132]	; (8000c70 <debug_uart_init+0x8c>)
 8000bea:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000bec:	4a20      	ldr	r2, [pc, #128]	; (8000c70 <debug_uart_init+0x8c>)
 8000bee:	f043 0301 	orr.w	r3, r3, #1
 8000bf2:	6313      	str	r3, [r2, #48]	; 0x30
	/*Set the mode of PA2 to alternate function mode*/
	GPIOA->MODER &=~(1U<<4);	/* Select GPIO Pin/Port as Alternate function ( 1 0 ) */
 8000bf4:	4b1f      	ldr	r3, [pc, #124]	; (8000c74 <debug_uart_init+0x90>)
 8000bf6:	681b      	ldr	r3, [r3, #0]
 8000bf8:	4a1e      	ldr	r2, [pc, #120]	; (8000c74 <debug_uart_init+0x90>)
 8000bfa:	f023 0310 	bic.w	r3, r3, #16
 8000bfe:	6013      	str	r3, [r2, #0]
	GPIOA->MODER |=(1U<<5);
 8000c00:	4b1c      	ldr	r3, [pc, #112]	; (8000c74 <debug_uart_init+0x90>)
 8000c02:	681b      	ldr	r3, [r3, #0]
 8000c04:	4a1b      	ldr	r2, [pc, #108]	; (8000c74 <debug_uart_init+0x90>)
 8000c06:	f043 0320 	orr.w	r3, r3, #32
 8000c0a:	6013      	str	r3, [r2, #0]
	/*Set alternate function type 0f AF7(UART2_TX) AFRL and AFRU*/
	GPIOA->AFR[0] |= (1U<<8);
 8000c0c:	4b19      	ldr	r3, [pc, #100]	; (8000c74 <debug_uart_init+0x90>)
 8000c0e:	6a1b      	ldr	r3, [r3, #32]
 8000c10:	4a18      	ldr	r2, [pc, #96]	; (8000c74 <debug_uart_init+0x90>)
 8000c12:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8000c16:	6213      	str	r3, [r2, #32]
	GPIOA->AFR[0] |= (1U<<9);
 8000c18:	4b16      	ldr	r3, [pc, #88]	; (8000c74 <debug_uart_init+0x90>)
 8000c1a:	6a1b      	ldr	r3, [r3, #32]
 8000c1c:	4a15      	ldr	r2, [pc, #84]	; (8000c74 <debug_uart_init+0x90>)
 8000c1e:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8000c22:	6213      	str	r3, [r2, #32]
	GPIOA->AFR[0] |= (1U<<10);
 8000c24:	4b13      	ldr	r3, [pc, #76]	; (8000c74 <debug_uart_init+0x90>)
 8000c26:	6a1b      	ldr	r3, [r3, #32]
 8000c28:	4a12      	ldr	r2, [pc, #72]	; (8000c74 <debug_uart_init+0x90>)
 8000c2a:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8000c2e:	6213      	str	r3, [r2, #32]
	GPIOA->AFR[0] &= ~(1U<<11);
 8000c30:	4b10      	ldr	r3, [pc, #64]	; (8000c74 <debug_uart_init+0x90>)
 8000c32:	6a1b      	ldr	r3, [r3, #32]
 8000c34:	4a0f      	ldr	r2, [pc, #60]	; (8000c74 <debug_uart_init+0x90>)
 8000c36:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8000c3a:	6213      	str	r3, [r2, #32]

	/*Enable clock access to UART2*/
	RCC->AHB1ENR |= UART2EN;
 8000c3c:	4b0c      	ldr	r3, [pc, #48]	; (8000c70 <debug_uart_init+0x8c>)
 8000c3e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000c40:	4a0b      	ldr	r2, [pc, #44]	; (8000c70 <debug_uart_init+0x8c>)
 8000c42:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8000c46:	6313      	str	r3, [r2, #48]	; 0x30

	/*configure uart baudrate*/
	uart_set_baudrate(APB1_CLK,DBG_UART_BAUDRATE);
 8000c48:	f44f 31e1 	mov.w	r1, #115200	; 0x1c200
 8000c4c:	480a      	ldr	r0, [pc, #40]	; (8000c78 <debug_uart_init+0x94>)
 8000c4e:	f000 f82b 	bl	8000ca8 <uart_set_baudrate>

	/*Configure transfer direction*/
	USART2->CR1 |= CR1_TE;
 8000c52:	4b0a      	ldr	r3, [pc, #40]	; (8000c7c <debug_uart_init+0x98>)
 8000c54:	68db      	ldr	r3, [r3, #12]
 8000c56:	4a09      	ldr	r2, [pc, #36]	; (8000c7c <debug_uart_init+0x98>)
 8000c58:	f043 0308 	orr.w	r3, r3, #8
 8000c5c:	60d3      	str	r3, [r2, #12]
	/*Enable UART Module*/
	USART2->CR1 |= CR1_UE;
 8000c5e:	4b07      	ldr	r3, [pc, #28]	; (8000c7c <debug_uart_init+0x98>)
 8000c60:	68db      	ldr	r3, [r3, #12]
 8000c62:	4a06      	ldr	r2, [pc, #24]	; (8000c7c <debug_uart_init+0x98>)
 8000c64:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 8000c68:	60d3      	str	r3, [r2, #12]
}
 8000c6a:	bf00      	nop
 8000c6c:	bd80      	pop	{r7, pc}
 8000c6e:	bf00      	nop
 8000c70:	40023800 	.word	0x40023800
 8000c74:	40020000 	.word	0x40020000
 8000c78:	00f42400 	.word	0x00f42400
 8000c7c:	40004400 	.word	0x40004400

08000c80 <compute_uart_bd>:
	/* Make sure transmit data register is empty */
	while(!(USART2->SR & SR_TXE)){}
	/* Write to transmit data */
	USART2->DR = (ch & 0xFF);
}
static uint16_t compute_uart_bd(uint32_t pherpher_clk, uint32_t baudrate){
 8000c80:	b480      	push	{r7}
 8000c82:	b083      	sub	sp, #12
 8000c84:	af00      	add	r7, sp, #0
 8000c86:	6078      	str	r0, [r7, #4]
 8000c88:	6039      	str	r1, [r7, #0]
	return ((pherpher_clk + (baudrate/2U))/baudrate);
 8000c8a:	683b      	ldr	r3, [r7, #0]
 8000c8c:	085a      	lsrs	r2, r3, #1
 8000c8e:	687b      	ldr	r3, [r7, #4]
 8000c90:	441a      	add	r2, r3
 8000c92:	683b      	ldr	r3, [r7, #0]
 8000c94:	fbb2 f3f3 	udiv	r3, r2, r3
 8000c98:	b29b      	uxth	r3, r3
}
 8000c9a:	4618      	mov	r0, r3
 8000c9c:	370c      	adds	r7, #12
 8000c9e:	46bd      	mov	sp, r7
 8000ca0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ca4:	4770      	bx	lr
	...

08000ca8 <uart_set_baudrate>:

static void uart_set_baudrate(uint32_t pherpher_clk, uint32_t baudrate){
 8000ca8:	b580      	push	{r7, lr}
 8000caa:	b082      	sub	sp, #8
 8000cac:	af00      	add	r7, sp, #0
 8000cae:	6078      	str	r0, [r7, #4]
 8000cb0:	6039      	str	r1, [r7, #0]
	USART2->BRR = compute_uart_bd(pherpher_clk,baudrate);
 8000cb2:	6839      	ldr	r1, [r7, #0]
 8000cb4:	6878      	ldr	r0, [r7, #4]
 8000cb6:	f7ff ffe3 	bl	8000c80 <compute_uart_bd>
 8000cba:	4603      	mov	r3, r0
 8000cbc:	461a      	mov	r2, r3
 8000cbe:	4b03      	ldr	r3, [pc, #12]	; (8000ccc <uart_set_baudrate+0x24>)
 8000cc0:	609a      	str	r2, [r3, #8]
}
 8000cc2:	bf00      	nop
 8000cc4:	3708      	adds	r7, #8
 8000cc6:	46bd      	mov	sp, r7
 8000cc8:	bd80      	pop	{r7, pc}
 8000cca:	bf00      	nop
 8000ccc:	40004400 	.word	0x40004400

08000cd0 <Reset_Handler>:

  .section .text.Reset_Handler
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 8000cd0:	480d      	ldr	r0, [pc, #52]	; (8000d08 <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 8000cd2:	4685      	mov	sp, r0
/* Call the clock system initialization function.*/
  bl  SystemInit
 8000cd4:	f3af 8000 	nop.w

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8000cd8:	480c      	ldr	r0, [pc, #48]	; (8000d0c <LoopForever+0x6>)
  ldr r1, =_edata
 8000cda:	490d      	ldr	r1, [pc, #52]	; (8000d10 <LoopForever+0xa>)
  ldr r2, =_sidata
 8000cdc:	4a0d      	ldr	r2, [pc, #52]	; (8000d14 <LoopForever+0xe>)
  movs r3, #0
 8000cde:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8000ce0:	e002      	b.n	8000ce8 <LoopCopyDataInit>

08000ce2 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8000ce2:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8000ce4:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8000ce6:	3304      	adds	r3, #4

08000ce8 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8000ce8:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8000cea:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8000cec:	d3f9      	bcc.n	8000ce2 <CopyDataInit>

/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8000cee:	4a0a      	ldr	r2, [pc, #40]	; (8000d18 <LoopForever+0x12>)
  ldr r4, =_ebss
 8000cf0:	4c0a      	ldr	r4, [pc, #40]	; (8000d1c <LoopForever+0x16>)
  movs r3, #0
 8000cf2:	2300      	movs	r3, #0
  b LoopFillZerobss
 8000cf4:	e001      	b.n	8000cfa <LoopFillZerobss>

08000cf6 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8000cf6:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8000cf8:	3204      	adds	r2, #4

08000cfa <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8000cfa:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8000cfc:	d3fb      	bcc.n	8000cf6 <FillZerobss>

/* Call static constructors */
  bl __libc_init_array
 8000cfe:	f000 f811 	bl	8000d24 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 8000d02:	f7ff fe8b 	bl	8000a1c <main>

08000d06 <LoopForever>:

LoopForever:
  b LoopForever
 8000d06:	e7fe      	b.n	8000d06 <LoopForever>
  ldr   r0, =_estack
 8000d08:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8000d0c:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8000d10:	20000030 	.word	0x20000030
  ldr r2, =_sidata
 8000d14:	08000dac 	.word	0x08000dac
  ldr r2, =_sbss
 8000d18:	20000030 	.word	0x20000030
  ldr r4, =_ebss
 8000d1c:	2000013c 	.word	0x2000013c

08000d20 <ADC_IRQHandler>:
 * @retval : None
*/
  .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8000d20:	e7fe      	b.n	8000d20 <ADC_IRQHandler>
	...

08000d24 <__libc_init_array>:
 8000d24:	b570      	push	{r4, r5, r6, lr}
 8000d26:	4d0d      	ldr	r5, [pc, #52]	; (8000d5c <__libc_init_array+0x38>)
 8000d28:	4c0d      	ldr	r4, [pc, #52]	; (8000d60 <__libc_init_array+0x3c>)
 8000d2a:	1b64      	subs	r4, r4, r5
 8000d2c:	10a4      	asrs	r4, r4, #2
 8000d2e:	2600      	movs	r6, #0
 8000d30:	42a6      	cmp	r6, r4
 8000d32:	d109      	bne.n	8000d48 <__libc_init_array+0x24>
 8000d34:	4d0b      	ldr	r5, [pc, #44]	; (8000d64 <__libc_init_array+0x40>)
 8000d36:	4c0c      	ldr	r4, [pc, #48]	; (8000d68 <__libc_init_array+0x44>)
 8000d38:	f000 f818 	bl	8000d6c <_init>
 8000d3c:	1b64      	subs	r4, r4, r5
 8000d3e:	10a4      	asrs	r4, r4, #2
 8000d40:	2600      	movs	r6, #0
 8000d42:	42a6      	cmp	r6, r4
 8000d44:	d105      	bne.n	8000d52 <__libc_init_array+0x2e>
 8000d46:	bd70      	pop	{r4, r5, r6, pc}
 8000d48:	f855 3b04 	ldr.w	r3, [r5], #4
 8000d4c:	4798      	blx	r3
 8000d4e:	3601      	adds	r6, #1
 8000d50:	e7ee      	b.n	8000d30 <__libc_init_array+0xc>
 8000d52:	f855 3b04 	ldr.w	r3, [r5], #4
 8000d56:	4798      	blx	r3
 8000d58:	3601      	adds	r6, #1
 8000d5a:	e7f2      	b.n	8000d42 <__libc_init_array+0x1e>
 8000d5c:	08000da4 	.word	0x08000da4
 8000d60:	08000da4 	.word	0x08000da4
 8000d64:	08000da4 	.word	0x08000da4
 8000d68:	08000da8 	.word	0x08000da8

08000d6c <_init>:
 8000d6c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8000d6e:	bf00      	nop
 8000d70:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8000d72:	bc08      	pop	{r3}
 8000d74:	469e      	mov	lr, r3
 8000d76:	4770      	bx	lr

08000d78 <_fini>:
 8000d78:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8000d7a:	bf00      	nop
 8000d7c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8000d7e:	bc08      	pop	{r3}
 8000d80:	469e      	mov	lr, r3
 8000d82:	4770      	bx	lr
