Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (win64) Build 5239630 Fri Nov 08 22:35:27 MST 2024
| Date         : Thu Mar 27 03:11:24 2025
| Host         : Kobe_Jr running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file counter_timing_summary_routed.rpt -pb counter_timing_summary_routed.pb -rpx counter_timing_summary_routed.rpx -warn_on_violation
| Design       : counter
| Device       : 7z007s-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                  Violations  
---------  ----------------  ---------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell  28          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (28)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (56)
5. checking no_input_delay (1)
6. checking no_output_delay (1)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (28)
-------------------------
 There are 28 register/latch pins with no clock driven by root clock pin: clk (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (56)
-------------------------------------------------
 There are 56 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (1)
------------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (1)
-------------------------------
 There is 1 port with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                   57          inf        0.000                      0                   57           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay            57 Endpoints
Min Delay            57 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 ledReg_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            led[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.118ns  (logic 4.204ns (68.717%)  route 1.914ns (31.283%))
  Logic Levels:           2  (FDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y27         FDCE                         0.000     0.000 r  ledReg_reg/C
    SLICE_X42Y27         FDCE (Prop_fdce_C_Q)         0.478     0.478 r  ledReg_reg/Q
                         net (fo=2, routed)           1.914     2.392    led_OBUF[0]
    N20                  OBUF (Prop_obuf_I_O)         3.726     6.118 r  led_OBUF[0]_inst/O
                         net (fo=0)                   0.000     6.118    led[0]
    N20                                                               r  led[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 clkdiv_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            clkdiv_reg[26]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.165ns  (logic 2.512ns (60.310%)  route 1.653ns (39.690%))
  Logic Levels:           9  (CARRY4=7 FDCE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y23         FDCE                         0.000     0.000 r  clkdiv_reg[1]/C
    SLICE_X42Y23         FDCE (Prop_fdce_C_Q)         0.478     0.478 r  clkdiv_reg[1]/Q
                         net (fo=2, routed)           0.701     1.179    clkdiv_reg_n_0_[1]
    SLICE_X43Y23         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.827     2.006 r  clkdiv_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000     2.006    clkdiv_reg[4]_i_2_n_0
    SLICE_X43Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.120 r  clkdiv_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.009     2.129    clkdiv_reg[8]_i_2_n_0
    SLICE_X43Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.243 r  clkdiv_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000     2.243    clkdiv_reg[12]_i_2_n_0
    SLICE_X43Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.357 r  clkdiv_reg[16]_i_2/CO[3]
                         net (fo=1, routed)           0.000     2.357    clkdiv_reg[16]_i_2_n_0
    SLICE_X43Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.471 r  clkdiv_reg[20]_i_2/CO[3]
                         net (fo=1, routed)           0.000     2.471    clkdiv_reg[20]_i_2_n_0
    SLICE_X43Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.585 r  clkdiv_reg[24]_i_2/CO[3]
                         net (fo=1, routed)           0.000     2.585    clkdiv_reg[24]_i_2_n_0
    SLICE_X43Y29         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     2.919 r  clkdiv_reg[26]_i_3/O[1]
                         net (fo=1, routed)           0.943     3.862    data0[26]
    SLICE_X42Y27         LUT3 (Prop_lut3_I2_O)        0.303     4.165 r  clkdiv[26]_i_1/O
                         net (fo=1, routed)           0.000     4.165    clkdiv[26]
    SLICE_X42Y27         FDCE                                         r  clkdiv_reg[26]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 clkdiv_reg[22]/C
                            (rising edge-triggered cell FDCE)
  Destination:            clkdiv_reg[25]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.148ns  (logic 0.919ns (22.158%)  route 3.229ns (77.842%))
  Logic Levels:           4  (FDCE=1 LUT3=1 LUT4=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y28         FDCE                         0.000     0.000 r  clkdiv_reg[22]/C
    SLICE_X42Y28         FDCE (Prop_fdce_C_Q)         0.518     0.518 f  clkdiv_reg[22]/Q
                         net (fo=2, routed)           0.891     1.409    clkdiv_reg_n_0_[22]
    SLICE_X42Y28         LUT4 (Prop_lut4_I2_O)        0.124     1.533 r  clkdiv[26]_i_5/O
                         net (fo=1, routed)           1.095     2.628    clkdiv[26]_i_5_n_0
    SLICE_X42Y26         LUT6 (Prop_lut6_I1_O)        0.124     2.752 r  clkdiv[26]_i_2/O
                         net (fo=28, routed)          1.243     3.995    clkdiv[26]_i_2_n_0
    SLICE_X42Y28         LUT3 (Prop_lut3_I1_O)        0.153     4.148 r  clkdiv[25]_i_1/O
                         net (fo=1, routed)           0.000     4.148    clkdiv[25]
    SLICE_X42Y28         FDCE                                         r  clkdiv_reg[25]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 clkdiv_reg[22]/C
                            (rising edge-triggered cell FDCE)
  Destination:            clkdiv_reg[24]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.119ns  (logic 0.890ns (21.609%)  route 3.229ns (78.391%))
  Logic Levels:           4  (FDCE=1 LUT3=1 LUT4=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y28         FDCE                         0.000     0.000 r  clkdiv_reg[22]/C
    SLICE_X42Y28         FDCE (Prop_fdce_C_Q)         0.518     0.518 f  clkdiv_reg[22]/Q
                         net (fo=2, routed)           0.891     1.409    clkdiv_reg_n_0_[22]
    SLICE_X42Y28         LUT4 (Prop_lut4_I2_O)        0.124     1.533 r  clkdiv[26]_i_5/O
                         net (fo=1, routed)           1.095     2.628    clkdiv[26]_i_5_n_0
    SLICE_X42Y26         LUT6 (Prop_lut6_I1_O)        0.124     2.752 r  clkdiv[26]_i_2/O
                         net (fo=28, routed)          1.243     3.995    clkdiv[26]_i_2_n_0
    SLICE_X42Y28         LUT3 (Prop_lut3_I1_O)        0.124     4.119 r  clkdiv[24]_i_1/O
                         net (fo=1, routed)           0.000     4.119    clkdiv[24]
    SLICE_X42Y28         FDCE                                         r  clkdiv_reg[24]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 clkdiv_reg[22]/C
                            (rising edge-triggered cell FDCE)
  Destination:            clkdiv_reg[1]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.114ns  (logic 0.916ns (22.263%)  route 3.198ns (77.737%))
  Logic Levels:           4  (FDCE=1 LUT3=1 LUT4=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y28         FDCE                         0.000     0.000 r  clkdiv_reg[22]/C
    SLICE_X42Y28         FDCE (Prop_fdce_C_Q)         0.518     0.518 f  clkdiv_reg[22]/Q
                         net (fo=2, routed)           0.891     1.409    clkdiv_reg_n_0_[22]
    SLICE_X42Y28         LUT4 (Prop_lut4_I2_O)        0.124     1.533 r  clkdiv[26]_i_5/O
                         net (fo=1, routed)           1.095     2.628    clkdiv[26]_i_5_n_0
    SLICE_X42Y26         LUT6 (Prop_lut6_I1_O)        0.124     2.752 r  clkdiv[26]_i_2/O
                         net (fo=28, routed)          1.213     3.964    clkdiv[26]_i_2_n_0
    SLICE_X42Y23         LUT3 (Prop_lut3_I1_O)        0.150     4.114 r  clkdiv[1]_i_1/O
                         net (fo=1, routed)           0.000     4.114    clkdiv[1]
    SLICE_X42Y23         FDCE                                         r  clkdiv_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 clkdiv_reg[22]/C
                            (rising edge-triggered cell FDCE)
  Destination:            clkdiv_reg[3]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.111ns  (logic 0.916ns (22.279%)  route 3.195ns (77.721%))
  Logic Levels:           4  (FDCE=1 LUT3=1 LUT4=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y28         FDCE                         0.000     0.000 r  clkdiv_reg[22]/C
    SLICE_X42Y28         FDCE (Prop_fdce_C_Q)         0.518     0.518 f  clkdiv_reg[22]/Q
                         net (fo=2, routed)           0.891     1.409    clkdiv_reg_n_0_[22]
    SLICE_X42Y28         LUT4 (Prop_lut4_I2_O)        0.124     1.533 r  clkdiv[26]_i_5/O
                         net (fo=1, routed)           1.095     2.628    clkdiv[26]_i_5_n_0
    SLICE_X42Y26         LUT6 (Prop_lut6_I1_O)        0.124     2.752 r  clkdiv[26]_i_2/O
                         net (fo=28, routed)          1.210     3.961    clkdiv[26]_i_2_n_0
    SLICE_X42Y23         LUT3 (Prop_lut3_I1_O)        0.150     4.111 r  clkdiv[3]_i_1/O
                         net (fo=1, routed)           0.000     4.111    clkdiv[3]
    SLICE_X42Y23         FDCE                                         r  clkdiv_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 clkdiv_reg[22]/C
                            (rising edge-triggered cell FDCE)
  Destination:            clkdiv_reg[0]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.088ns  (logic 0.890ns (21.768%)  route 3.198ns (78.232%))
  Logic Levels:           4  (FDCE=1 LUT2=1 LUT4=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y28         FDCE                         0.000     0.000 r  clkdiv_reg[22]/C
    SLICE_X42Y28         FDCE (Prop_fdce_C_Q)         0.518     0.518 f  clkdiv_reg[22]/Q
                         net (fo=2, routed)           0.891     1.409    clkdiv_reg_n_0_[22]
    SLICE_X42Y28         LUT4 (Prop_lut4_I2_O)        0.124     1.533 r  clkdiv[26]_i_5/O
                         net (fo=1, routed)           1.095     2.628    clkdiv[26]_i_5_n_0
    SLICE_X42Y26         LUT6 (Prop_lut6_I1_O)        0.124     2.752 r  clkdiv[26]_i_2/O
                         net (fo=28, routed)          1.213     3.964    clkdiv[26]_i_2_n_0
    SLICE_X42Y23         LUT2 (Prop_lut2_I0_O)        0.124     4.088 r  clkdiv[0]_i_1/O
                         net (fo=1, routed)           0.000     4.088    clkdiv[0]
    SLICE_X42Y23         FDCE                                         r  clkdiv_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 clkdiv_reg[22]/C
                            (rising edge-triggered cell FDCE)
  Destination:            clkdiv_reg[2]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.085ns  (logic 0.890ns (21.784%)  route 3.195ns (78.216%))
  Logic Levels:           4  (FDCE=1 LUT3=1 LUT4=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y28         FDCE                         0.000     0.000 r  clkdiv_reg[22]/C
    SLICE_X42Y28         FDCE (Prop_fdce_C_Q)         0.518     0.518 f  clkdiv_reg[22]/Q
                         net (fo=2, routed)           0.891     1.409    clkdiv_reg_n_0_[22]
    SLICE_X42Y28         LUT4 (Prop_lut4_I2_O)        0.124     1.533 r  clkdiv[26]_i_5/O
                         net (fo=1, routed)           1.095     2.628    clkdiv[26]_i_5_n_0
    SLICE_X42Y26         LUT6 (Prop_lut6_I1_O)        0.124     2.752 r  clkdiv[26]_i_2/O
                         net (fo=28, routed)          1.210     3.961    clkdiv[26]_i_2_n_0
    SLICE_X42Y23         LUT3 (Prop_lut3_I1_O)        0.124     4.085 r  clkdiv[2]_i_1/O
                         net (fo=1, routed)           0.000     4.085    clkdiv[2]
    SLICE_X42Y23         FDCE                                         r  clkdiv_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 clkdiv_reg[22]/C
                            (rising edge-triggered cell FDCE)
  Destination:            clkdiv_reg[9]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.022ns  (logic 0.919ns (22.851%)  route 3.103ns (77.149%))
  Logic Levels:           4  (FDCE=1 LUT3=1 LUT4=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y28         FDCE                         0.000     0.000 r  clkdiv_reg[22]/C
    SLICE_X42Y28         FDCE (Prop_fdce_C_Q)         0.518     0.518 f  clkdiv_reg[22]/Q
                         net (fo=2, routed)           0.891     1.409    clkdiv_reg_n_0_[22]
    SLICE_X42Y28         LUT4 (Prop_lut4_I2_O)        0.124     1.533 r  clkdiv[26]_i_5/O
                         net (fo=1, routed)           1.095     2.628    clkdiv[26]_i_5_n_0
    SLICE_X42Y26         LUT6 (Prop_lut6_I1_O)        0.124     2.752 r  clkdiv[26]_i_2/O
                         net (fo=28, routed)          1.117     3.869    clkdiv[26]_i_2_n_0
    SLICE_X42Y24         LUT3 (Prop_lut3_I1_O)        0.153     4.022 r  clkdiv[9]_i_1/O
                         net (fo=1, routed)           0.000     4.022    clkdiv[9]
    SLICE_X42Y24         FDCE                                         r  clkdiv_reg[9]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 clkdiv_reg[22]/C
                            (rising edge-triggered cell FDCE)
  Destination:            clkdiv_reg[21]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.994ns  (logic 0.914ns (22.887%)  route 3.080ns (77.113%))
  Logic Levels:           4  (FDCE=1 LUT3=1 LUT4=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y28         FDCE                         0.000     0.000 r  clkdiv_reg[22]/C
    SLICE_X42Y28         FDCE (Prop_fdce_C_Q)         0.518     0.518 f  clkdiv_reg[22]/Q
                         net (fo=2, routed)           0.891     1.409    clkdiv_reg_n_0_[22]
    SLICE_X42Y28         LUT4 (Prop_lut4_I2_O)        0.124     1.533 r  clkdiv[26]_i_5/O
                         net (fo=1, routed)           1.095     2.628    clkdiv[26]_i_5_n_0
    SLICE_X42Y26         LUT6 (Prop_lut6_I1_O)        0.124     2.752 r  clkdiv[26]_i_2/O
                         net (fo=28, routed)          1.094     3.846    clkdiv[26]_i_2_n_0
    SLICE_X42Y28         LUT3 (Prop_lut3_I1_O)        0.148     3.994 r  clkdiv[21]_i_1/O
                         net (fo=1, routed)           0.000     3.994    clkdiv[21]
    SLICE_X42Y28         FDCE                                         r  clkdiv_reg[21]/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 clkdiv_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            clkdiv_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.407ns  (logic 0.207ns (50.906%)  route 0.200ns (49.094%))
  Logic Levels:           2  (FDCE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y23         FDCE                         0.000     0.000 r  clkdiv_reg[0]/C
    SLICE_X42Y23         FDCE (Prop_fdce_C_Q)         0.164     0.164 r  clkdiv_reg[0]/Q
                         net (fo=29, routed)          0.200     0.364    clkdiv_reg_n_0_[0]
    SLICE_X42Y23         LUT3 (Prop_lut3_I0_O)        0.043     0.407 r  clkdiv[1]_i_1/O
                         net (fo=1, routed)           0.000     0.407    clkdiv[1]
    SLICE_X42Y23         FDCE                                         r  clkdiv_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 clkdiv_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            clkdiv_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.409ns  (logic 0.209ns (51.146%)  route 0.200ns (48.854%))
  Logic Levels:           2  (FDCE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y23         FDCE                         0.000     0.000 r  clkdiv_reg[0]/C
    SLICE_X42Y23         FDCE (Prop_fdce_C_Q)         0.164     0.164 f  clkdiv_reg[0]/Q
                         net (fo=29, routed)          0.200     0.364    clkdiv_reg_n_0_[0]
    SLICE_X42Y23         LUT2 (Prop_lut2_I1_O)        0.045     0.409 r  clkdiv[0]_i_1/O
                         net (fo=1, routed)           0.000     0.409    clkdiv[0]
    SLICE_X42Y23         FDCE                                         r  clkdiv_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 clkdiv_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            clkdiv_reg[6]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.410ns  (logic 0.209ns (51.007%)  route 0.201ns (48.993%))
  Logic Levels:           2  (FDCE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y23         FDCE                         0.000     0.000 r  clkdiv_reg[0]/C
    SLICE_X42Y23         FDCE (Prop_fdce_C_Q)         0.164     0.164 r  clkdiv_reg[0]/Q
                         net (fo=29, routed)          0.201     0.365    clkdiv_reg_n_0_[0]
    SLICE_X42Y24         LUT3 (Prop_lut3_I0_O)        0.045     0.410 r  clkdiv[6]_i_1/O
                         net (fo=1, routed)           0.000     0.410    clkdiv[6]
    SLICE_X42Y24         FDCE                                         r  clkdiv_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 clkdiv_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            clkdiv_reg[7]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.413ns  (logic 0.212ns (51.363%)  route 0.201ns (48.637%))
  Logic Levels:           2  (FDCE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y23         FDCE                         0.000     0.000 r  clkdiv_reg[0]/C
    SLICE_X42Y23         FDCE (Prop_fdce_C_Q)         0.164     0.164 r  clkdiv_reg[0]/Q
                         net (fo=29, routed)          0.201     0.365    clkdiv_reg_n_0_[0]
    SLICE_X42Y24         LUT3 (Prop_lut3_I0_O)        0.048     0.413 r  clkdiv[7]_i_1/O
                         net (fo=1, routed)           0.000     0.413    clkdiv[7]
    SLICE_X42Y24         FDCE                                         r  clkdiv_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 clkdiv_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            clkdiv_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.480ns  (logic 0.207ns (43.148%)  route 0.273ns (56.852%))
  Logic Levels:           2  (FDCE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y23         FDCE                         0.000     0.000 r  clkdiv_reg[0]/C
    SLICE_X42Y23         FDCE (Prop_fdce_C_Q)         0.164     0.164 r  clkdiv_reg[0]/Q
                         net (fo=29, routed)          0.273     0.437    clkdiv_reg_n_0_[0]
    SLICE_X42Y24         LUT3 (Prop_lut3_I0_O)        0.043     0.480 r  clkdiv[5]_i_1/O
                         net (fo=1, routed)           0.000     0.480    clkdiv[5]
    SLICE_X42Y24         FDCE                                         r  clkdiv_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 clkdiv_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            clkdiv_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.482ns  (logic 0.209ns (43.384%)  route 0.273ns (56.616%))
  Logic Levels:           2  (FDCE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y23         FDCE                         0.000     0.000 r  clkdiv_reg[0]/C
    SLICE_X42Y23         FDCE (Prop_fdce_C_Q)         0.164     0.164 r  clkdiv_reg[0]/Q
                         net (fo=29, routed)          0.273     0.437    clkdiv_reg_n_0_[0]
    SLICE_X42Y24         LUT3 (Prop_lut3_I0_O)        0.045     0.482 r  clkdiv[4]_i_1/O
                         net (fo=1, routed)           0.000     0.482    clkdiv[4]
    SLICE_X42Y24         FDCE                                         r  clkdiv_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 clkdiv_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            clkdiv_reg[10]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.483ns  (logic 0.209ns (43.248%)  route 0.274ns (56.752%))
  Logic Levels:           2  (FDCE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y23         FDCE                         0.000     0.000 r  clkdiv_reg[0]/C
    SLICE_X42Y23         FDCE (Prop_fdce_C_Q)         0.164     0.164 r  clkdiv_reg[0]/Q
                         net (fo=29, routed)          0.274     0.438    clkdiv_reg_n_0_[0]
    SLICE_X42Y25         LUT3 (Prop_lut3_I0_O)        0.045     0.483 r  clkdiv[10]_i_1/O
                         net (fo=1, routed)           0.000     0.483    clkdiv[10]
    SLICE_X42Y25         FDCE                                         r  clkdiv_reg[10]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 clkdiv_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            clkdiv_reg[11]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.486ns  (logic 0.212ns (43.598%)  route 0.274ns (56.402%))
  Logic Levels:           2  (FDCE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y23         FDCE                         0.000     0.000 r  clkdiv_reg[0]/C
    SLICE_X42Y23         FDCE (Prop_fdce_C_Q)         0.164     0.164 r  clkdiv_reg[0]/Q
                         net (fo=29, routed)          0.274     0.438    clkdiv_reg_n_0_[0]
    SLICE_X42Y25         LUT3 (Prop_lut3_I0_O)        0.048     0.486 r  clkdiv[11]_i_1/O
                         net (fo=1, routed)           0.000     0.486    clkdiv[11]
    SLICE_X42Y25         FDCE                                         r  clkdiv_reg[11]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ledReg_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            ledReg_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.494ns  (logic 0.247ns (50.013%)  route 0.247ns (49.987%))
  Logic Levels:           2  (FDCE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y27         FDCE                         0.000     0.000 r  ledReg_reg/C
    SLICE_X42Y27         FDCE (Prop_fdce_C_Q)         0.148     0.148 r  ledReg_reg/Q
                         net (fo=2, routed)           0.247     0.395    led_OBUF[0]
    SLICE_X42Y27         LUT3 (Prop_lut3_I2_O)        0.099     0.494 r  ledReg_i_1/O
                         net (fo=1, routed)           0.000     0.494    ledReg_i_1_n_0
    SLICE_X42Y27         FDCE                                         r  ledReg_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 clkdiv_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            clkdiv_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.512ns  (logic 0.209ns (40.794%)  route 0.303ns (59.206%))
  Logic Levels:           2  (FDCE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y23         FDCE                         0.000     0.000 r  clkdiv_reg[0]/C
    SLICE_X42Y23         FDCE (Prop_fdce_C_Q)         0.164     0.164 r  clkdiv_reg[0]/Q
                         net (fo=29, routed)          0.303     0.467    clkdiv_reg_n_0_[0]
    SLICE_X42Y23         LUT3 (Prop_lut3_I0_O)        0.045     0.512 r  clkdiv[2]_i_1/O
                         net (fo=1, routed)           0.000     0.512    clkdiv[2]
    SLICE_X42Y23         FDCE                                         r  clkdiv_reg[2]/D
  -------------------------------------------------------------------    -------------------





