/* KallistiOS ##version##

   arch/dreamcast/kernel/irq.c
   Copyright (C) 2000-2001 Megan Potter
   Copyright (C) 2024 Paul Cercueil
   Copyright (C) 2024 Falco Girgis
   Copyright (C) 2024 Andy Barajas
*/

/* This module contains low-level handling for IRQs and related exceptions. */

#include <string.h>
#include <strings.h>
#include <assert.h>
#include <stdio.h>
#include <arch/arch.h>
#include <arch/types.h>
#include <arch/irq.h>
#include <arch/timer.h>
#include <arch/stack.h>
#include <kos/dbgio.h>
#include <kos/thread.h>
#include <kos/library.h>

/* Macros for accessing related registers. */
#define TRA    ( *((volatile uint32_t*)(0xff000020)) ) /* TRAPA Exception Register */
#define EXPEVT ( *((volatile uint32_t*)(0xff000024)) ) /* Exception Event Register */
#define INTEVT ( *((volatile uint32_t*)(0xff000028)) ) /* Interrupt Event Register */

/* IRQ handler closure */
struct irq_cb {
    irq_handler hdl;
    void       *data;
};

/* TRAPA handler closure */
struct trapa_cb {
    trapa_handler hdl;
    void         *data;
};

/* Linked list of IRQ states, one is pushed onto the stack
   every time the top-level ISR is entered. */
struct irq_state {               // SIZE
    bool              handled;   // 1 byte  /* mov.b only has 15-byte displacement */
    uint8_t           code;      // 1 byte  
    uint16_t          evt;       // 2 bytes       
    struct irq_state *previous;  // 4 bytes
};                               // 8 BYTES TOTAL

/* Individual exception handlers */
static struct irq_cb     irq_handlers[0x100];
/* TRAPA exception handlers. */
static struct trapa_cb   trapa_handlers[0x100];
/* Global exception handler */
static struct irq_cb     global_irq_handler;
/* Default IRQ context location */
static irq_context_t     irq_context_default;
/* Current IRQ state linked list pointer */
static struct irq_state *irq_state_current;

inline static void irq_state_push(struct irq_state *current) {
    current->previous = irq_state_current;
    irq_state_current = current;
}

inline static void irq_state_pop(void) {
    assert(irq_state_current);
    irq_state_current = irq_state_current->previous;
}

inline static struct irq_state *irq_state_n(size_t level) {
    struct irq_state *state = irq_state_current;
    
    for(size_t depth = 0; depth < level; ++depth) {
        if(!state) break;
        state = state->previous;
    }

    return state;
}

size_t irq_int_depth(void) {
    struct irq_state *state = irq_state_current;
    size_t depth = 0;
    
    while(state) {
        ++depth;
        state = state->previous;
    }

    return depth;
}

/* Are we inside an interrupt? */
bool irq_inside_int(void) {
    return !!irq_state_current;
}

/* What's the active IRQ? */
irq_t irq_active_int(size_t level) {
    struct irq_state *state = irq_state_n(level);
    return state? state->evt : 0;
}

/* Have we handled the active interrupt? */
bool irq_handled_int(size_t level) {
    struct irq_state *state = irq_state_n(level);
    assert(state);
    return state->handled;
}

/* Set whether we've handled the active interrupt or not. */
void irq_handle_int(bool handled) {
    assert(irq_state_current);
    irq_state_current->handled = handled;
}

/* Set a handler, or remove a handler */
int irq_set_handler(irq_t code, irq_handler hnd, void *data) {
    /* Make sure they don't do something crackheaded */
    if(code >= 0x1000 || (code & 0x000f)) 
        return -1;

    code >>= 4;
    irq_handlers[code] = (struct irq_cb){ hnd, data };

    return 0;
}

/* Get the address of the current handler */
irq_handler irq_get_handler(irq_t code, void **data) {
    /* Make sure they don't do something crackheaded */
    if(code >= 0x1000 || (code & 0x000f))
        return NULL;
    
    code >>= 4;

    if(data)
        *data = irq_handlers[code].data;

    return irq_handlers[code].hdl;
}

/* Set a global handler */
int irq_set_global_handler(irq_handler hnd, void *data) {
    global_irq_handler.hdl = hnd;
    global_irq_handler.data = data;
    return 0;
}

/* Get the global exception handler */
irq_handler irq_get_global_handler(void **data) {
    if(data)
        *data = global_irq_handler.data;

    return global_irq_handler.hdl;
}

/* Set or remove a trapa handler */
int trapa_set_handler(trapa_t code, trapa_handler hnd, void *data) {
    trapa_handlers[code] = (struct trapa_cb){ hnd, data };
    return 0;
}

trapa_handler trapa_get_handler(trapa_t code, void **data) {
    if(data)
        *data = trapa_handlers[code].data;

    return trapa_handlers[code].hdl;
}

/* Get a string description of the exception */
static char *irq_exception_string(int evt) {
    switch(evt) {
        case EXC_ILLEGAL_INSTR:
            return "Illegal instruction";
        case EXC_SLOT_ILLEGAL_INSTR:
            return "Slot illegal instruction";
        case EXC_GENERAL_FPU:
            return "General FPU exception";
        case EXC_SLOT_FPU:
            return "Slot FPU exception";
        case EXC_DATA_ADDRESS_READ:
            return "Data address error (read)";
        case EXC_DATA_ADDRESS_WRITE:
            return "Data address error (write)";
        case EXC_DTLB_MISS_READ:  /* or EXC_ITLB_MISS */
            return "Instruction or Data(read) TLB miss";  
        case EXC_DTLB_MISS_WRITE:  
            return "Data(write) TLB miss";
        case EXC_DTLB_PV_READ:  /* or EXC_ITLB_PV */
            return "Instruction or Data(read) TLB protection violation";  
        case EXC_DTLB_PV_WRITE:
            return "Data TLB protection violation (write)";
        case EXC_FPU:
            return "FPU exception";
        case EXC_INITIAL_PAGE_WRITE:  
            return "Initial page write exception";  
        case EXC_TRAPA:  
            return "Unconditional trap (trapa)"; 
        case EXC_USER_BREAK_POST:  /* or EXC_USER_BREAK_PRE */
            return "User break";  
        default:  
            return "Unknown exception";
    }
}

/* Print a kernel panic reg dump */
extern irq_context_t *irq_srt_addr;
static void irq_dump_regs(int code, int evt) {
    uint32_t fp;
    uint32_t *regs = irq_srt_addr->r;

    dbglog(DBG_DEAD, "Unhandled exception: PC %08lx, code %d, evt %04x\n",
           irq_srt_addr->pc, code, (uint16_t)evt);
    dbglog(DBG_DEAD, " R0-R7: %08lx %08lx %08lx %08lx %08lx %08lx %08lx %08lx\n",
           regs[0], regs[1], regs[2], regs[3], regs[4], regs[5], regs[6], regs[7]);
    dbglog(DBG_DEAD, " R8-R15: %08lx %08lx %08lx %08lx %08lx %08lx %08lx %08lx\n",
           regs[8], regs[9], regs[10], regs[11], regs[12], regs[13], regs[14], regs[15]);
    dbglog(DBG_DEAD, " SR %08lx PR %08lx\n", irq_srt_addr->sr, irq_srt_addr->pr);
    fp = regs[14];
    arch_stk_trace_at(fp, 0);
    
    if(code == 1) {
        dbglog(DBG_DEAD, "Encountered %s. Use this terminal command to help"
            " diagnose:\n\n\t$KOS_ADDR2LINE -e your_program.elf %08lx %08lx", 
            irq_exception_string(evt), irq_srt_addr->pc, irq_srt_addr->pr);

#ifdef FRAME_POINTERS
        while(fp != 0xffffffff) {
            /* Validate the function pointer (fp) */
            if((fp & 3) || (fp < 0x8c000000) || (fp > _arch_mem_top))
                break;

            /* Get the return address from the function pointer */
            fp = arch_fptr_ret_addr(fp);

            /* Validate the return address */
            if(!arch_valid_address(fp))
                break;

            dbglog(DBG_DEAD, " %08lx", fp);
            fp = arch_fptr_next(fp);
        }
#endif

        dbglog(DBG_DEAD, "\n");
    }
}

/* The C-level routine that processes context switching and other
   types of interrupts. NOTE: We are running on the stack of the process
   that was interrupted! */
void irq_handle_exception(int code) {
    struct irq_state irq_state = {
        .code = code
    };
    const struct irq_cb *hnd;

    irq_state_push(&irq_state);
    
    switch(code) {
        /* If it's a code 0 (or anything else), well, we shouldn't be here. */
        case 0:
        default:
            arch_panic("Spurious RESET exception!");
            break;

        /* If it's a code 1 or 2, grab the event from expevt. */
        case 1:
        case 2:
            irq_state.evt = EXPEVT;
            break;

        /* If it's a code 3, grab the event from intevt. */
        case 3:
            irq_state.evt = INTEVT;
    }

    /* Check for double exception fault. */
    if(__unlikely(irq_state.previous)) {
        hnd = &irq_handlers[EXC_DOUBLE_FAULT >> 4];

        if(hnd->hdl)
            hnd->hdl(EXC_DOUBLE_FAULT, irq_srt_addr, hnd->data);
        
        /* Panic if it went unhandled. */
        if(!irq_state.handled) {
            irq_dump_regs(code, irq_state.evt);
            arch_panic("double fault");
        }
    }

    /* If there's a global handler, it goes first */
    if(__unlikely(global_irq_handler.hdl))
        global_irq_handler.hdl(irq_state.evt, irq_srt_addr, global_irq_handler.data);

    /* If the global handler didn't handle the exception, pass
       it on to the individual handlers */
    if(__likely(!irq_state.handled)) {
        hnd = &irq_handlers[irq_state.evt >> 4];
        
        if(__likely(hnd->hdl)) {
            /* Individual handlers accept by default. */
            irq_state.handled = true;
            hnd->hdl(irq_state.evt, irq_srt_addr, hnd->data);
        }
    }

    /* If an individual handler didn't handle the exception,
       pass it on to the unhandled exception handler. */
    if(__unlikely(!irq_state.handled)) {
        hnd = &irq_handlers[EXC_UNHANDLED_EXC >> 4];

        if(hnd->hdl)
            hnd->hdl(irq_state.evt, irq_srt_addr, hnd->data);
        
        /* Panic if nothing handled it. */
        if(!irq_state.handled) {
            irq_dump_regs(code, irq_state.evt);
            arch_panic("unhandled IRQ/Exception");
        }
    }

    irq_disable();
    irq_state_pop();
}

void irq_handle_trapa(irq_t code, irq_context_t *context, void *data) {
    const struct irq_cb *hnd, *handlers = data;
    uint32_t vec;

    (void)code;

    /* Get the trapa vector */
    vec = TRA >> 2;

    /* Check for handler and call if present */
    hnd = &handlers[vec];

    if(hnd->hdl)
        hnd->hdl(vec, context, hnd->data);
}

extern void irq_vma_table(void);

/* Switches register banks; call this outside of exception handling
   (but make sure interrupts are off!!) to change where registers will
   go to, or call it inside an exception handler to switch contexts.
   Make sure you have at least REG_BYTE_CNT bytes available. DO NOT
   ALLOW ANY INTERRUPTS TO HAPPEN UNTIL THIS HAS BEEN CALLED AT
   LEAST ONCE! */
void irq_set_context(irq_context_t *regbank) {
    irq_srt_addr = regbank;
}

/* Return the current IRQ context */
irq_context_t *irq_get_context(void) {
    return irq_srt_addr;
}

/* Fill a newly allocated context block for usage with supervisor/kernel
   or user mode. The given parameters will be passed to the called routine (up
   to the architecture maximum). */
void irq_create_context(irq_context_t *context, uint32_t stkpntr,
                        uint32_t routine, const uint32_t *args, bool usermode) {
    /* Clear out user and FP regs */
    for(int i = 0; i < 16; i++) {
        context->r[i] = 0;
        context->fr[i] = 0;
        context->frbank[i] = 0;
    }

    /* Set misc system regs */
    context->gbr = context->mach = context->macl = 0;
    context->vbr = 0;   /* This is not relevant because the
                           context switcher doesn't touch it */

    /* Set default floating point control regs */
    context->fpscr = 0;
    context->fpul = 0;

    /* Setup the program frame */
    context->pc = (uint32_t)routine;
    context->pr = 0;
    context->sr = 0x40000000;   /* note: need to handle IMASK */
    context->r[15] = stkpntr;
    context->r[14] = 0xffffffff;

    /* Copy up to four args */
    context->r[4] = args[0];
    context->r[5] = args[1];
    context->r[6] = args[2];
    context->r[7] = args[3];

    /* Handle user mode */
    if(usermode) {
        context->sr &= ~0x40000000;
        context->r[15] &= ~0xf0000000;
    }
}

/* Default timer handler (until threads can take over) */
static void irq_def_timer(irq_t src, irq_context_t *context, void *data) {
    (void)src;
    (void)context;
    (void)data;
    timer_clear((int)data);
}

/* Default FPU exception handler (can't seem to turn these off) */
static void irq_def_fpu(irq_t src, irq_context_t *context, void *data) {
    (void)src;
    (void)data;
    context->pc += 2;
}

/* Pre-init SR and VBR */
static uint32_t pre_sr, pre_vbr;

/* Have we been initialized? */
static bool initted = false;

/* Init routine */
int irq_init(void) {
    /* Save SR and VBR */
    __asm__("stc    sr,r0\n"
            "mov.l  r0,%0" : : "m"(pre_sr));
    __asm__("stc    vbr,r0\n"
            "mov.l  r0,%0" : : "m"(pre_vbr));

    /* Make sure interrupts are disabled */
    irq_disable();

    /* Blank the exception handler tables */
    bzero(irq_handlers,        sizeof(irq_handlers));
    bzero(trapa_handlers,      sizeof(trapa_handlers));
    bzero(&global_irq_handler, sizeof(global_irq_handler));

    /* Default to not in an interrupt */
    irq_state_current = NULL;

    /* Set default timer handlers */
    irq_set_handler(EXC_TMU0_TUNI0, irq_def_timer, (void *)0);
    irq_set_handler(EXC_TMU1_TUNI1, irq_def_timer, (void *)1);
    irq_set_handler(EXC_TMU2_TUNI2, irq_def_timer, (void *)2);

    /* Set a trapa handler */
    irq_set_handler(EXC_TRAPA, irq_handle_trapa, trapa_handlers);

    /* Set a default FPU exception handler */
    irq_set_handler(EXC_FPU, irq_def_fpu, NULL);

    /* Set a default context (will be superseded if threads are
       enabled later) */
    irq_set_context(&irq_context_default);

    /* Set VBR to our exception table above, but don't enable
       exceptions and IRQs yet. */
    __asm__("	! Set VBR\n"
            "	mov.l _vbr_addr,r0\n"
            "	ldc	  r0,vbr\n"
            "	bra   _after_vbr\n"
            "	nop\n"
            "	.align 2\n"
            "_vbr_addr:\n"
            "	.long _irq_vma_table\n"
            "_after_vbr:\n");

    initted = true;

    return 0;
}

void irq_shutdown(void) {
    if(!initted)
        return;

    /* Restore SR and VBR */
    __asm__("mov.l  %0,r0\n"
            "ldc    r0,sr" : : "m"(pre_sr));
    __asm__("mov.l  %0,r0\n"
            "ldc    r0,vbr" : : "m"(pre_vbr));

    initted = false;
}
