Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.4 (win64) Build 1756540 Mon Jan 23 19:11:23 MST 2017
| Date         : Mon Jul 17 18:36:56 2017
| Host         : DESKTOP-5F6G55S running 64-bit major release  (build 9200)
| Command      : report_timing_summary -warn_on_violation -max_paths 10 -file top_timing_summary_routed.rpt -rpx top_timing_summary_routed.rpx
| Design       : top
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.16 2016-11-09
-----------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 38 register/latch pins with no clock driven by root clock pin: dec1/src1_reg[0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: imem0/op_reg[24]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: imem0/op_reg[29]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: pc0/pc_out_reg[0]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: pc0/pc_out_reg[1]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: pc0/pc_out_reg[2]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: pc0/pc_out_reg[3]/Q (HIGH)

 There are 38 register/latch pins with no clock driven by root clock pin: r0/regis_reg[0][0]/Q (HIGH)

 There are 38 register/latch pins with no clock driven by root clock pin: r0/regis_reg[0][10]/Q (HIGH)

 There are 38 register/latch pins with no clock driven by root clock pin: r0/regis_reg[0][11]/Q (HIGH)

 There are 38 register/latch pins with no clock driven by root clock pin: r0/regis_reg[0][12]/Q (HIGH)

 There are 38 register/latch pins with no clock driven by root clock pin: r0/regis_reg[0][13]/Q (HIGH)

 There are 38 register/latch pins with no clock driven by root clock pin: r0/regis_reg[0][14]/Q (HIGH)

 There are 38 register/latch pins with no clock driven by root clock pin: r0/regis_reg[0][15]/Q (HIGH)

 There are 38 register/latch pins with no clock driven by root clock pin: r0/regis_reg[0][16]/Q (HIGH)

 There are 38 register/latch pins with no clock driven by root clock pin: r0/regis_reg[0][17]/Q (HIGH)

 There are 38 register/latch pins with no clock driven by root clock pin: r0/regis_reg[0][18]/Q (HIGH)

 There are 38 register/latch pins with no clock driven by root clock pin: r0/regis_reg[0][19]/Q (HIGH)

 There are 38 register/latch pins with no clock driven by root clock pin: r0/regis_reg[0][1]/Q (HIGH)

 There are 38 register/latch pins with no clock driven by root clock pin: r0/regis_reg[0][20]/Q (HIGH)

 There are 38 register/latch pins with no clock driven by root clock pin: r0/regis_reg[0][21]/Q (HIGH)

 There are 38 register/latch pins with no clock driven by root clock pin: r0/regis_reg[0][22]/Q (HIGH)

 There are 38 register/latch pins with no clock driven by root clock pin: r0/regis_reg[0][23]/Q (HIGH)

 There are 38 register/latch pins with no clock driven by root clock pin: r0/regis_reg[0][24]/Q (HIGH)

 There are 38 register/latch pins with no clock driven by root clock pin: r0/regis_reg[0][25]/Q (HIGH)

 There are 38 register/latch pins with no clock driven by root clock pin: r0/regis_reg[0][26]/Q (HIGH)

 There are 38 register/latch pins with no clock driven by root clock pin: r0/regis_reg[0][27]/Q (HIGH)

 There are 38 register/latch pins with no clock driven by root clock pin: r0/regis_reg[0][28]/Q (HIGH)

 There are 38 register/latch pins with no clock driven by root clock pin: r0/regis_reg[0][29]/Q (HIGH)

 There are 38 register/latch pins with no clock driven by root clock pin: r0/regis_reg[0][2]/Q (HIGH)

 There are 38 register/latch pins with no clock driven by root clock pin: r0/regis_reg[0][30]/Q (HIGH)

 There are 38 register/latch pins with no clock driven by root clock pin: r0/regis_reg[0][31]/Q (HIGH)

 There are 38 register/latch pins with no clock driven by root clock pin: r0/regis_reg[0][32]/Q (HIGH)

 There are 38 register/latch pins with no clock driven by root clock pin: r0/regis_reg[0][33]/Q (HIGH)

 There are 38 register/latch pins with no clock driven by root clock pin: r0/regis_reg[0][34]/Q (HIGH)

 There are 38 register/latch pins with no clock driven by root clock pin: r0/regis_reg[0][35]/Q (HIGH)

 There are 38 register/latch pins with no clock driven by root clock pin: r0/regis_reg[0][37]/Q (HIGH)

 There are 38 register/latch pins with no clock driven by root clock pin: r0/regis_reg[0][39]/Q (HIGH)

 There are 38 register/latch pins with no clock driven by root clock pin: r0/regis_reg[0][3]/Q (HIGH)

 There are 38 register/latch pins with no clock driven by root clock pin: r0/regis_reg[0][4]/Q (HIGH)

 There are 38 register/latch pins with no clock driven by root clock pin: r0/regis_reg[0][5]/Q (HIGH)

 There are 38 register/latch pins with no clock driven by root clock pin: r0/regis_reg[0][6]/Q (HIGH)

 There are 38 register/latch pins with no clock driven by root clock pin: r0/regis_reg[0][7]/Q (HIGH)

 There are 38 register/latch pins with no clock driven by root clock pin: r0/regis_reg[0][8]/Q (HIGH)

 There are 38 register/latch pins with no clock driven by root clock pin: r0/regis_reg[0][9]/Q (HIGH)

 There are 38 register/latch pins with no clock driven by root clock pin: r0/regis_reg[1][0]/Q (HIGH)

 There are 38 register/latch pins with no clock driven by root clock pin: r0/regis_reg[1][10]/Q (HIGH)

 There are 38 register/latch pins with no clock driven by root clock pin: r0/regis_reg[1][11]/Q (HIGH)

 There are 38 register/latch pins with no clock driven by root clock pin: r0/regis_reg[1][12]/Q (HIGH)

 There are 38 register/latch pins with no clock driven by root clock pin: r0/regis_reg[1][13]/Q (HIGH)

 There are 38 register/latch pins with no clock driven by root clock pin: r0/regis_reg[1][14]/Q (HIGH)

 There are 38 register/latch pins with no clock driven by root clock pin: r0/regis_reg[1][15]/Q (HIGH)

 There are 38 register/latch pins with no clock driven by root clock pin: r0/regis_reg[1][16]/Q (HIGH)

 There are 38 register/latch pins with no clock driven by root clock pin: r0/regis_reg[1][17]/Q (HIGH)

 There are 38 register/latch pins with no clock driven by root clock pin: r0/regis_reg[1][18]/Q (HIGH)

 There are 38 register/latch pins with no clock driven by root clock pin: r0/regis_reg[1][19]/Q (HIGH)

 There are 38 register/latch pins with no clock driven by root clock pin: r0/regis_reg[1][1]/Q (HIGH)

 There are 38 register/latch pins with no clock driven by root clock pin: r0/regis_reg[1][20]/Q (HIGH)

 There are 38 register/latch pins with no clock driven by root clock pin: r0/regis_reg[1][21]/Q (HIGH)

 There are 38 register/latch pins with no clock driven by root clock pin: r0/regis_reg[1][22]/Q (HIGH)

 There are 38 register/latch pins with no clock driven by root clock pin: r0/regis_reg[1][23]/Q (HIGH)

 There are 38 register/latch pins with no clock driven by root clock pin: r0/regis_reg[1][24]/Q (HIGH)

 There are 38 register/latch pins with no clock driven by root clock pin: r0/regis_reg[1][25]/Q (HIGH)

 There are 38 register/latch pins with no clock driven by root clock pin: r0/regis_reg[1][26]/Q (HIGH)

 There are 38 register/latch pins with no clock driven by root clock pin: r0/regis_reg[1][27]/Q (HIGH)

 There are 38 register/latch pins with no clock driven by root clock pin: r0/regis_reg[1][28]/Q (HIGH)

 There are 38 register/latch pins with no clock driven by root clock pin: r0/regis_reg[1][29]/Q (HIGH)

 There are 38 register/latch pins with no clock driven by root clock pin: r0/regis_reg[1][2]/Q (HIGH)

 There are 38 register/latch pins with no clock driven by root clock pin: r0/regis_reg[1][30]/Q (HIGH)

 There are 38 register/latch pins with no clock driven by root clock pin: r0/regis_reg[1][31]/Q (HIGH)

 There are 38 register/latch pins with no clock driven by root clock pin: r0/regis_reg[1][32]/Q (HIGH)

 There are 38 register/latch pins with no clock driven by root clock pin: r0/regis_reg[1][33]/Q (HIGH)

 There are 38 register/latch pins with no clock driven by root clock pin: r0/regis_reg[1][34]/Q (HIGH)

 There are 38 register/latch pins with no clock driven by root clock pin: r0/regis_reg[1][35]/Q (HIGH)

 There are 38 register/latch pins with no clock driven by root clock pin: r0/regis_reg[1][37]/Q (HIGH)

 There are 38 register/latch pins with no clock driven by root clock pin: r0/regis_reg[1][39]/Q (HIGH)

 There are 38 register/latch pins with no clock driven by root clock pin: r0/regis_reg[1][3]/Q (HIGH)

 There are 38 register/latch pins with no clock driven by root clock pin: r0/regis_reg[1][4]/Q (HIGH)

 There are 38 register/latch pins with no clock driven by root clock pin: r0/regis_reg[1][5]/Q (HIGH)

 There are 38 register/latch pins with no clock driven by root clock pin: r0/regis_reg[1][6]/Q (HIGH)

 There are 38 register/latch pins with no clock driven by root clock pin: r0/regis_reg[1][7]/Q (HIGH)

 There are 38 register/latch pins with no clock driven by root clock pin: r0/regis_reg[1][8]/Q (HIGH)

 There are 38 register/latch pins with no clock driven by root clock pin: r0/regis_reg[1][9]/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 46 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 3 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 12 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.128        0.000                      0                   55        0.290        0.000                      0                   55        4.500        0.000                       0                   155  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                   Waveform(ns)       Period(ns)      Frequency(MHz)
-----                   ------------       ----------      --------------
mclk                    {0.000 5.000}      10.000          100.000         
  div0/cnt_reg[1]_0[0]  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                       WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                       -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
mclk                          8.438        0.000                      0                    2        0.418        0.000                      0                    2        4.500        0.000                       0                     3  
  div0/cnt_reg[1]_0[0]        0.128        0.000                      0                   53        0.290        0.000                      0                   53        4.500        0.000                       0                   152  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock            To Clock                  WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------            --------                  -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
div0/cnt_reg[1]_0[0]  mclk                        0.913        0.000                      0                    1        1.043        0.000                      0                    1  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  mclk
  To Clock:  mclk

Setup :            0  Failing Endpoints,  Worst Slack        8.438ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.418ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             8.438ns  (required time - arrival time)
  Source:                 div0/cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by mclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            div0/cnt_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by mclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             mclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (mclk rise@10.000ns - mclk rise@0.000ns)
  Data Path Delay:        1.556ns  (logic 0.580ns (37.280%)  route 0.976ns (62.720%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.775ns = ( 14.775 - 10.000 ) 
    Source Clock Delay      (SCD):    5.073ns
    Clock Pessimism Removal (CPR):    0.298ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mclk rise edge)       0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    mclk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  mclk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    mclk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  mclk_IBUF_BUFG_inst/O
                         net (fo=2, routed)           1.552     5.073    div0/mclk_IBUF_BUFG
    SLICE_X36Y29         FDRE                                         r  div0/cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y29         FDRE (Prop_fdre_C_Q)         0.456     5.529 f  div0/cnt_reg[0]/Q
                         net (fo=2, routed)           0.976     6.505    div0/cnt__0[0]
    SLICE_X36Y29         LUT2 (Prop_lut2_I0_O)        0.124     6.629 r  div0/cnt[0]_i_1/O
                         net (fo=1, routed)           0.000     6.629    div0/cnt[0]_i_1_n_1
    SLICE_X36Y29         FDRE                                         r  div0/cnt_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock mclk rise edge)      10.000    10.000 r  
    W5                                                0.000    10.000 r  mclk (IN)
                         net (fo=0)                   0.000    10.000    mclk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  mclk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    mclk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.341 r  mclk_IBUF_BUFG_inst/O
                         net (fo=2, routed)           1.434    14.775    div0/mclk_IBUF_BUFG
    SLICE_X36Y29         FDRE                                         r  div0/cnt_reg[0]/C
                         clock pessimism              0.298    15.073    
                         clock uncertainty           -0.035    15.038    
    SLICE_X36Y29         FDRE (Setup_fdre_C_D)        0.029    15.067    div0/cnt_reg[0]
  -------------------------------------------------------------------
                         required time                         15.067    
                         arrival time                          -6.629    
  -------------------------------------------------------------------
                         slack                                  8.438    

Slack (MET) :             8.456ns  (required time - arrival time)
  Source:                 div0/cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by mclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            div0/cnt_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by mclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             mclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (mclk rise@10.000ns - mclk rise@0.000ns)
  Data Path Delay:        1.584ns  (logic 0.608ns (38.389%)  route 0.976ns (61.611%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.775ns = ( 14.775 - 10.000 ) 
    Source Clock Delay      (SCD):    5.073ns
    Clock Pessimism Removal (CPR):    0.298ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mclk rise edge)       0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    mclk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  mclk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    mclk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  mclk_IBUF_BUFG_inst/O
                         net (fo=2, routed)           1.552     5.073    div0/mclk_IBUF_BUFG
    SLICE_X36Y29         FDRE                                         r  div0/cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y29         FDRE (Prop_fdre_C_Q)         0.456     5.529 r  div0/cnt_reg[0]/Q
                         net (fo=2, routed)           0.976     6.505    div0/cnt__0[0]
    SLICE_X36Y29         LUT3 (Prop_lut3_I1_O)        0.152     6.657 r  div0/cnt[1]_i_1/O
                         net (fo=1, routed)           0.000     6.657    div0/cnt[1]_i_1_n_1
    SLICE_X36Y29         FDRE                                         r  div0/cnt_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock mclk rise edge)      10.000    10.000 r  
    W5                                                0.000    10.000 r  mclk (IN)
                         net (fo=0)                   0.000    10.000    mclk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  mclk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    mclk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.341 r  mclk_IBUF_BUFG_inst/O
                         net (fo=2, routed)           1.434    14.775    div0/mclk_IBUF_BUFG
    SLICE_X36Y29         FDRE                                         r  div0/cnt_reg[1]/C
                         clock pessimism              0.298    15.073    
                         clock uncertainty           -0.035    15.038    
    SLICE_X36Y29         FDRE (Setup_fdre_C_D)        0.075    15.113    div0/cnt_reg[1]
  -------------------------------------------------------------------
                         required time                         15.113    
                         arrival time                          -6.657    
  -------------------------------------------------------------------
                         slack                                  8.456    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.418ns  (arrival time - required time)
  Source:                 div0/cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by mclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            div0/cnt_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by mclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             mclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mclk rise@0.000ns - mclk rise@0.000ns)
  Data Path Delay:        0.525ns  (logic 0.185ns (35.253%)  route 0.340ns (64.747%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.948ns
    Source Clock Delay      (SCD):    1.437ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mclk rise edge)       0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    mclk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  mclk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    mclk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  mclk_IBUF_BUFG_inst/O
                         net (fo=2, routed)           0.554     1.437    div0/mclk_IBUF_BUFG
    SLICE_X36Y29         FDRE                                         r  div0/cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y29         FDRE (Prop_fdre_C_Q)         0.141     1.578 r  div0/cnt_reg[0]/Q
                         net (fo=2, routed)           0.340     1.918    div0/cnt__0[0]
    SLICE_X36Y29         LUT3 (Prop_lut3_I1_O)        0.044     1.962 r  div0/cnt[1]_i_1/O
                         net (fo=1, routed)           0.000     1.962    div0/cnt[1]_i_1_n_1
    SLICE_X36Y29         FDRE                                         r  div0/cnt_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock mclk rise edge)       0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    mclk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  mclk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    mclk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  mclk_IBUF_BUFG_inst/O
                         net (fo=2, routed)           0.821     1.948    div0/mclk_IBUF_BUFG
    SLICE_X36Y29         FDRE                                         r  div0/cnt_reg[1]/C
                         clock pessimism             -0.511     1.437    
    SLICE_X36Y29         FDRE (Hold_fdre_C_D)         0.107     1.544    div0/cnt_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.544    
                         arrival time                           1.962    
  -------------------------------------------------------------------
                         slack                                  0.418    

Slack (MET) :             0.435ns  (arrival time - required time)
  Source:                 div0/cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by mclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            div0/cnt_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by mclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             mclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mclk rise@0.000ns - mclk rise@0.000ns)
  Data Path Delay:        0.526ns  (logic 0.186ns (35.376%)  route 0.340ns (64.624%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.948ns
    Source Clock Delay      (SCD):    1.437ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mclk rise edge)       0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    mclk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  mclk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    mclk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  mclk_IBUF_BUFG_inst/O
                         net (fo=2, routed)           0.554     1.437    div0/mclk_IBUF_BUFG
    SLICE_X36Y29         FDRE                                         r  div0/cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y29         FDRE (Prop_fdre_C_Q)         0.141     1.578 f  div0/cnt_reg[0]/Q
                         net (fo=2, routed)           0.340     1.918    div0/cnt__0[0]
    SLICE_X36Y29         LUT2 (Prop_lut2_I0_O)        0.045     1.963 r  div0/cnt[0]_i_1/O
                         net (fo=1, routed)           0.000     1.963    div0/cnt[0]_i_1_n_1
    SLICE_X36Y29         FDRE                                         r  div0/cnt_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock mclk rise edge)       0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    mclk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  mclk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    mclk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  mclk_IBUF_BUFG_inst/O
                         net (fo=2, routed)           0.821     1.948    div0/mclk_IBUF_BUFG
    SLICE_X36Y29         FDRE                                         r  div0/cnt_reg[0]/C
                         clock pessimism             -0.511     1.437    
    SLICE_X36Y29         FDRE (Hold_fdre_C_D)         0.091     1.528    div0/cnt_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.528    
                         arrival time                           1.963    
  -------------------------------------------------------------------
                         slack                                  0.435    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         mclk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { mclk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y2  mclk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X36Y29   div0/cnt_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X36Y29   div0/cnt_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y29   div0/cnt_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y29   div0/cnt_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y29   div0/cnt_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y29   div0/cnt_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y29   div0/cnt_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y29   div0/cnt_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y29   div0/cnt_reg[1]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y29   div0/cnt_reg[1]/C



---------------------------------------------------------------------------------------------------
From Clock:  div0/cnt_reg[1]_0[0]
  To Clock:  div0/cnt_reg[1]_0[0]

Setup :            0  Failing Endpoints,  Worst Slack        0.128ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.290ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.128ns  (required time - arrival time)
  Source:                 io0/num_reg[2]/C
                            (falling edge-triggered cell FDRE clocked by div0/cnt_reg[1]_0[0]  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io0/seg_reg[1]/D
                            (falling edge-triggered cell FDRE clocked by div0/cnt_reg[1]_0[0]  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             div0/cnt_reg[1]_0[0]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (div0/cnt_reg[1]_0[0] fall@15.000ns - div0/cnt_reg[1]_0[0] fall@5.000ns)
  Data Path Delay:        9.890ns  (logic 5.275ns (53.336%)  route 4.615ns (46.664%))
  Logic Levels:           20  (CARRY4=12 LUT2=1 LUT4=2 LUT5=1 LUT6=3 MUXF7=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.818ns = ( 22.818 - 15.000 ) 
    Source Clock Delay      (SCD):    8.498ns = ( 13.498 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.653ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock div0/cnt_reg[1]_0[0] fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 r  mclk (IN)
                         net (fo=0)                   0.000     5.000    mclk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     6.458 r  mclk_IBUF_inst/O
                         net (fo=1, routed)           1.967     8.425    mclk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     8.521 r  mclk_IBUF_BUFG_inst/O
                         net (fo=2, routed)           1.552    10.073    div0/mclk_IBUF_BUFG
    SLICE_X36Y29         FDRE (Prop_fdre_C_Q)         0.419    10.492 f  div0/cnt_reg[1]/Q
                         net (fo=1, routed)           1.176    11.668    div0/cnt_reg[1]_0[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.271    11.939 f  div0/cnt_reg[1]_0[0]_BUFG_inst/O
                         net (fo=152, routed)         1.559    13.498    io0/CLK
    SLICE_X49Y31         FDRE                                         r  io0/num_reg[2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y31         FDRE (Prop_fdre_C_Q)         0.422    13.920 r  io0/num_reg[2]/Q
                         net (fo=19, routed)          0.502    14.422    r0/num_reg[4][2]
    SLICE_X48Y32         LUT2 (Prop_lut2_I1_O)        0.299    14.721 r  r0/buff4_carry_i_2/O
                         net (fo=1, routed)           0.000    14.721    io0/regis_reg[1][3][2]
    SLICE_X48Y32         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    15.119 r  io0/buff4_carry/CO[3]
                         net (fo=1, routed)           0.000    15.119    io0/buff4_carry_n_1
    SLICE_X48Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.233 r  io0/buff4_carry__0/CO[3]
                         net (fo=1, routed)           0.000    15.233    io0/buff4_carry__0_n_1
    SLICE_X48Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.347 r  io0/buff4_carry__1/CO[3]
                         net (fo=1, routed)           0.000    15.347    io0/buff4_carry__1_n_1
    SLICE_X48Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.461 r  io0/buff4_carry__2/CO[3]
                         net (fo=1, routed)           0.000    15.461    io0/buff4_carry__2_n_1
    SLICE_X48Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.575 r  io0/buff4_carry__3/CO[3]
                         net (fo=1, routed)           0.000    15.575    io0/buff4_carry__3_n_1
    SLICE_X48Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.689 r  io0/buff4_carry__4/CO[3]
                         net (fo=1, routed)           0.000    15.689    io0/buff4_carry__4_n_1
    SLICE_X48Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.803 r  io0/buff4_carry__5/CO[3]
                         net (fo=1, routed)           0.000    15.803    io0/buff4_carry__5_n_1
    SLICE_X48Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.917 r  io0/buff4_carry__6/CO[3]
                         net (fo=1, routed)           0.000    15.917    io0/buff4_carry__6_n_1
    SLICE_X48Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.031 r  io0/buff4_carry__7/CO[3]
                         net (fo=1, routed)           0.000    16.031    r0/CO[0]
    SLICE_X48Y41         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    16.302 r  r0/seg_reg[6]_i_29/CO[0]
                         net (fo=3, routed)           0.363    16.665    r0/seg_reg[1][0]
    SLICE_X49Y41         CARRY4 (Prop_carry4_CYINIT_CO[2])
                                                      0.841    17.506 r  r0/seg_reg[6]_i_13/CO[2]
                         net (fo=3, routed)           0.560    18.065    r0/seg_reg[1]_0[0]
    SLICE_X50Y42         CARRY4 (Prop_carry4_CYINIT_O[1])
                                                      0.819    18.884 f  r0/seg_reg[6]_i_14/O[1]
                         net (fo=2, routed)           0.466    19.350    io0/regis_reg[1][37][1]
    SLICE_X50Y41         LUT4 (Prop_lut4_I3_O)        0.306    19.656 f  io0/seg[6]_i_65/O
                         net (fo=1, routed)           0.161    19.817    io0/seg[6]_i_65_n_1
    SLICE_X50Y41         LUT4 (Prop_lut4_I2_O)        0.124    19.941 f  io0/seg[6]_i_55/O
                         net (fo=8, routed)           0.560    20.501    io0/seg[6]_i_55_n_1
    SLICE_X50Y39         LUT6 (Prop_lut6_I2_O)        0.124    20.625 r  io0/seg[6]_i_43/O
                         net (fo=3, routed)           0.568    21.193    io0/seg[6]_i_43_n_1
    SLICE_X50Y39         LUT6 (Prop_lut6_I3_O)        0.124    21.317 r  io0/seg[6]_i_22/O
                         net (fo=1, routed)           0.000    21.317    io0/seg[6]_i_22_n_1
    SLICE_X50Y39         MUXF7 (Prop_muxf7_I1_O)      0.214    21.531 r  io0/seg_reg[6]_i_9/O
                         net (fo=1, routed)           0.811    22.342    io0/seg_reg[6]_i_9_n_1
    SLICE_X53Y40         LUT6 (Prop_lut6_I5_O)        0.297    22.639 r  io0/seg[6]_i_3/O
                         net (fo=7, routed)           0.626    23.265    io0/buff1__122[1]
    SLICE_X52Y41         LUT5 (Prop_lut5_I1_O)        0.124    23.389 r  io0/seg[1]_i_1/O
                         net (fo=1, routed)           0.000    23.389    io0/seg[1]_i_1_n_1
    SLICE_X52Y41         FDRE                                         r  io0/seg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock div0/cnt_reg[1]_0[0] fall edge)
                                                     15.000    15.000 r  
    W5                                                0.000    15.000 r  mclk (IN)
                         net (fo=0)                   0.000    15.000    mclk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    16.388 r  mclk_IBUF_inst/O
                         net (fo=1, routed)           1.862    18.250    mclk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    18.341 r  mclk_IBUF_BUFG_inst/O
                         net (fo=2, routed)           1.434    19.775    div0/mclk_IBUF_BUFG
    SLICE_X36Y29         FDRE (Prop_fdre_C_Q)         0.337    20.112 f  div0/cnt_reg[1]/Q
                         net (fo=1, routed)           1.022    21.134    div0/cnt_reg[1]_0[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.232    21.366 f  div0/cnt_reg[1]_0[0]_BUFG_inst/O
                         net (fo=152, routed)         1.451    22.818    io0/CLK
    SLICE_X52Y41         FDRE                                         r  io0/seg_reg[1]/C  (IS_INVERTED)
                         clock pessimism              0.653    23.470    
                         clock uncertainty           -0.035    23.435    
    SLICE_X52Y41         FDRE (Setup_fdre_C_D)        0.082    23.517    io0/seg_reg[1]
  -------------------------------------------------------------------
                         required time                         23.517    
                         arrival time                         -23.389    
  -------------------------------------------------------------------
                         slack                                  0.128    

Slack (MET) :             0.191ns  (required time - arrival time)
  Source:                 io0/num_reg[2]/C
                            (falling edge-triggered cell FDRE clocked by div0/cnt_reg[1]_0[0]  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io0/seg_reg[6]/D
                            (falling edge-triggered cell FDRE clocked by div0/cnt_reg[1]_0[0]  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             div0/cnt_reg[1]_0[0]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (div0/cnt_reg[1]_0[0] fall@15.000ns - div0/cnt_reg[1]_0[0] fall@5.000ns)
  Data Path Delay:        9.779ns  (logic 5.275ns (53.945%)  route 4.504ns (46.055%))
  Logic Levels:           20  (CARRY4=12 LUT2=1 LUT4=2 LUT6=4 MUXF7=1)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.817ns = ( 22.817 - 15.000 ) 
    Source Clock Delay      (SCD):    8.498ns = ( 13.498 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.653ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock div0/cnt_reg[1]_0[0] fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 r  mclk (IN)
                         net (fo=0)                   0.000     5.000    mclk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     6.458 r  mclk_IBUF_inst/O
                         net (fo=1, routed)           1.967     8.425    mclk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     8.521 r  mclk_IBUF_BUFG_inst/O
                         net (fo=2, routed)           1.552    10.073    div0/mclk_IBUF_BUFG
    SLICE_X36Y29         FDRE (Prop_fdre_C_Q)         0.419    10.492 f  div0/cnt_reg[1]/Q
                         net (fo=1, routed)           1.176    11.668    div0/cnt_reg[1]_0[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.271    11.939 f  div0/cnt_reg[1]_0[0]_BUFG_inst/O
                         net (fo=152, routed)         1.559    13.498    io0/CLK
    SLICE_X49Y31         FDRE                                         r  io0/num_reg[2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y31         FDRE (Prop_fdre_C_Q)         0.422    13.920 r  io0/num_reg[2]/Q
                         net (fo=19, routed)          0.502    14.422    r0/num_reg[4][2]
    SLICE_X48Y32         LUT2 (Prop_lut2_I1_O)        0.299    14.721 r  r0/buff4_carry_i_2/O
                         net (fo=1, routed)           0.000    14.721    io0/regis_reg[1][3][2]
    SLICE_X48Y32         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    15.119 r  io0/buff4_carry/CO[3]
                         net (fo=1, routed)           0.000    15.119    io0/buff4_carry_n_1
    SLICE_X48Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.233 r  io0/buff4_carry__0/CO[3]
                         net (fo=1, routed)           0.000    15.233    io0/buff4_carry__0_n_1
    SLICE_X48Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.347 r  io0/buff4_carry__1/CO[3]
                         net (fo=1, routed)           0.000    15.347    io0/buff4_carry__1_n_1
    SLICE_X48Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.461 r  io0/buff4_carry__2/CO[3]
                         net (fo=1, routed)           0.000    15.461    io0/buff4_carry__2_n_1
    SLICE_X48Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.575 r  io0/buff4_carry__3/CO[3]
                         net (fo=1, routed)           0.000    15.575    io0/buff4_carry__3_n_1
    SLICE_X48Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.689 r  io0/buff4_carry__4/CO[3]
                         net (fo=1, routed)           0.000    15.689    io0/buff4_carry__4_n_1
    SLICE_X48Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.803 r  io0/buff4_carry__5/CO[3]
                         net (fo=1, routed)           0.000    15.803    io0/buff4_carry__5_n_1
    SLICE_X48Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.917 r  io0/buff4_carry__6/CO[3]
                         net (fo=1, routed)           0.000    15.917    io0/buff4_carry__6_n_1
    SLICE_X48Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.031 r  io0/buff4_carry__7/CO[3]
                         net (fo=1, routed)           0.000    16.031    r0/CO[0]
    SLICE_X48Y41         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    16.302 r  r0/seg_reg[6]_i_29/CO[0]
                         net (fo=3, routed)           0.363    16.665    r0/seg_reg[1][0]
    SLICE_X49Y41         CARRY4 (Prop_carry4_CYINIT_CO[2])
                                                      0.841    17.506 r  r0/seg_reg[6]_i_13/CO[2]
                         net (fo=3, routed)           0.560    18.065    r0/seg_reg[1]_0[0]
    SLICE_X50Y42         CARRY4 (Prop_carry4_CYINIT_O[1])
                                                      0.819    18.884 f  r0/seg_reg[6]_i_14/O[1]
                         net (fo=2, routed)           0.466    19.350    io0/regis_reg[1][37][1]
    SLICE_X50Y41         LUT4 (Prop_lut4_I3_O)        0.306    19.656 f  io0/seg[6]_i_65/O
                         net (fo=1, routed)           0.161    19.817    io0/seg[6]_i_65_n_1
    SLICE_X50Y41         LUT4 (Prop_lut4_I2_O)        0.124    19.941 f  io0/seg[6]_i_55/O
                         net (fo=8, routed)           0.560    20.501    io0/seg[6]_i_55_n_1
    SLICE_X50Y39         LUT6 (Prop_lut6_I2_O)        0.124    20.625 r  io0/seg[6]_i_43/O
                         net (fo=3, routed)           0.568    21.193    io0/seg[6]_i_43_n_1
    SLICE_X50Y39         LUT6 (Prop_lut6_I3_O)        0.124    21.317 r  io0/seg[6]_i_22/O
                         net (fo=1, routed)           0.000    21.317    io0/seg[6]_i_22_n_1
    SLICE_X50Y39         MUXF7 (Prop_muxf7_I1_O)      0.214    21.531 r  io0/seg_reg[6]_i_9/O
                         net (fo=1, routed)           0.811    22.342    io0/seg_reg[6]_i_9_n_1
    SLICE_X53Y40         LUT6 (Prop_lut6_I5_O)        0.297    22.639 r  io0/seg[6]_i_3/O
                         net (fo=7, routed)           0.514    23.153    io0/buff1__122[1]
    SLICE_X51Y40         LUT6 (Prop_lut6_I2_O)        0.124    23.277 r  io0/seg[6]_i_1/O
                         net (fo=1, routed)           0.000    23.277    io0/seg[6]_i_1_n_1
    SLICE_X51Y40         FDRE                                         r  io0/seg_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock div0/cnt_reg[1]_0[0] fall edge)
                                                     15.000    15.000 r  
    W5                                                0.000    15.000 r  mclk (IN)
                         net (fo=0)                   0.000    15.000    mclk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    16.388 r  mclk_IBUF_inst/O
                         net (fo=1, routed)           1.862    18.250    mclk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    18.341 r  mclk_IBUF_BUFG_inst/O
                         net (fo=2, routed)           1.434    19.775    div0/mclk_IBUF_BUFG
    SLICE_X36Y29         FDRE (Prop_fdre_C_Q)         0.337    20.112 f  div0/cnt_reg[1]/Q
                         net (fo=1, routed)           1.022    21.134    div0/cnt_reg[1]_0[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.232    21.366 f  div0/cnt_reg[1]_0[0]_BUFG_inst/O
                         net (fo=152, routed)         1.450    22.817    io0/CLK
    SLICE_X51Y40         FDRE                                         r  io0/seg_reg[6]/C  (IS_INVERTED)
                         clock pessimism              0.653    23.469    
                         clock uncertainty           -0.035    23.434    
    SLICE_X51Y40         FDRE (Setup_fdre_C_D)        0.034    23.468    io0/seg_reg[6]
  -------------------------------------------------------------------
                         required time                         23.468    
                         arrival time                         -23.277    
  -------------------------------------------------------------------
                         slack                                  0.191    

Slack (MET) :             0.296ns  (required time - arrival time)
  Source:                 io0/num_reg[2]/C
                            (falling edge-triggered cell FDRE clocked by div0/cnt_reg[1]_0[0]  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io0/seg_reg[0]/D
                            (falling edge-triggered cell FDRE clocked by div0/cnt_reg[1]_0[0]  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             div0/cnt_reg[1]_0[0]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (div0/cnt_reg[1]_0[0] fall@15.000ns - div0/cnt_reg[1]_0[0] fall@5.000ns)
  Data Path Delay:        9.724ns  (logic 5.275ns (54.246%)  route 4.449ns (45.754%))
  Logic Levels:           20  (CARRY4=12 LUT2=1 LUT4=2 LUT6=4 MUXF7=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.818ns = ( 22.818 - 15.000 ) 
    Source Clock Delay      (SCD):    8.498ns = ( 13.498 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.653ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock div0/cnt_reg[1]_0[0] fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 r  mclk (IN)
                         net (fo=0)                   0.000     5.000    mclk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     6.458 r  mclk_IBUF_inst/O
                         net (fo=1, routed)           1.967     8.425    mclk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     8.521 r  mclk_IBUF_BUFG_inst/O
                         net (fo=2, routed)           1.552    10.073    div0/mclk_IBUF_BUFG
    SLICE_X36Y29         FDRE (Prop_fdre_C_Q)         0.419    10.492 f  div0/cnt_reg[1]/Q
                         net (fo=1, routed)           1.176    11.668    div0/cnt_reg[1]_0[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.271    11.939 f  div0/cnt_reg[1]_0[0]_BUFG_inst/O
                         net (fo=152, routed)         1.559    13.498    io0/CLK
    SLICE_X49Y31         FDRE                                         r  io0/num_reg[2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y31         FDRE (Prop_fdre_C_Q)         0.422    13.920 r  io0/num_reg[2]/Q
                         net (fo=19, routed)          0.502    14.422    r0/num_reg[4][2]
    SLICE_X48Y32         LUT2 (Prop_lut2_I1_O)        0.299    14.721 r  r0/buff4_carry_i_2/O
                         net (fo=1, routed)           0.000    14.721    io0/regis_reg[1][3][2]
    SLICE_X48Y32         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    15.119 r  io0/buff4_carry/CO[3]
                         net (fo=1, routed)           0.000    15.119    io0/buff4_carry_n_1
    SLICE_X48Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.233 r  io0/buff4_carry__0/CO[3]
                         net (fo=1, routed)           0.000    15.233    io0/buff4_carry__0_n_1
    SLICE_X48Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.347 r  io0/buff4_carry__1/CO[3]
                         net (fo=1, routed)           0.000    15.347    io0/buff4_carry__1_n_1
    SLICE_X48Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.461 r  io0/buff4_carry__2/CO[3]
                         net (fo=1, routed)           0.000    15.461    io0/buff4_carry__2_n_1
    SLICE_X48Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.575 r  io0/buff4_carry__3/CO[3]
                         net (fo=1, routed)           0.000    15.575    io0/buff4_carry__3_n_1
    SLICE_X48Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.689 r  io0/buff4_carry__4/CO[3]
                         net (fo=1, routed)           0.000    15.689    io0/buff4_carry__4_n_1
    SLICE_X48Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.803 r  io0/buff4_carry__5/CO[3]
                         net (fo=1, routed)           0.000    15.803    io0/buff4_carry__5_n_1
    SLICE_X48Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.917 r  io0/buff4_carry__6/CO[3]
                         net (fo=1, routed)           0.000    15.917    io0/buff4_carry__6_n_1
    SLICE_X48Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.031 r  io0/buff4_carry__7/CO[3]
                         net (fo=1, routed)           0.000    16.031    r0/CO[0]
    SLICE_X48Y41         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    16.302 r  r0/seg_reg[6]_i_29/CO[0]
                         net (fo=3, routed)           0.363    16.665    r0/seg_reg[1][0]
    SLICE_X49Y41         CARRY4 (Prop_carry4_CYINIT_CO[2])
                                                      0.841    17.506 r  r0/seg_reg[6]_i_13/CO[2]
                         net (fo=3, routed)           0.560    18.065    r0/seg_reg[1]_0[0]
    SLICE_X50Y42         CARRY4 (Prop_carry4_CYINIT_O[1])
                                                      0.819    18.884 r  r0/seg_reg[6]_i_14/O[1]
                         net (fo=2, routed)           0.466    19.350    io0/regis_reg[1][37][1]
    SLICE_X50Y41         LUT4 (Prop_lut4_I3_O)        0.306    19.656 r  io0/seg[6]_i_65/O
                         net (fo=1, routed)           0.161    19.817    io0/seg[6]_i_65_n_1
    SLICE_X50Y41         LUT4 (Prop_lut4_I2_O)        0.124    19.941 r  io0/seg[6]_i_55/O
                         net (fo=8, routed)           0.560    20.501    io0/seg[6]_i_55_n_1
    SLICE_X50Y39         LUT6 (Prop_lut6_I2_O)        0.124    20.625 f  io0/seg[6]_i_43/O
                         net (fo=3, routed)           0.568    21.193    io0/seg[6]_i_43_n_1
    SLICE_X50Y39         LUT6 (Prop_lut6_I3_O)        0.124    21.317 f  io0/seg[6]_i_22/O
                         net (fo=1, routed)           0.000    21.317    io0/seg[6]_i_22_n_1
    SLICE_X50Y39         MUXF7 (Prop_muxf7_I1_O)      0.214    21.531 f  io0/seg_reg[6]_i_9/O
                         net (fo=1, routed)           0.811    22.342    io0/seg_reg[6]_i_9_n_1
    SLICE_X53Y40         LUT6 (Prop_lut6_I5_O)        0.297    22.639 f  io0/seg[6]_i_3/O
                         net (fo=7, routed)           0.460    23.099    io0/buff1__122[1]
    SLICE_X52Y41         LUT6 (Prop_lut6_I0_O)        0.124    23.223 r  io0/seg[0]_i_1/O
                         net (fo=1, routed)           0.000    23.223    io0/seg[0]_i_1_n_1
    SLICE_X52Y41         FDRE                                         r  io0/seg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock div0/cnt_reg[1]_0[0] fall edge)
                                                     15.000    15.000 r  
    W5                                                0.000    15.000 r  mclk (IN)
                         net (fo=0)                   0.000    15.000    mclk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    16.388 r  mclk_IBUF_inst/O
                         net (fo=1, routed)           1.862    18.250    mclk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    18.341 r  mclk_IBUF_BUFG_inst/O
                         net (fo=2, routed)           1.434    19.775    div0/mclk_IBUF_BUFG
    SLICE_X36Y29         FDRE (Prop_fdre_C_Q)         0.337    20.112 f  div0/cnt_reg[1]/Q
                         net (fo=1, routed)           1.022    21.134    div0/cnt_reg[1]_0[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.232    21.366 f  div0/cnt_reg[1]_0[0]_BUFG_inst/O
                         net (fo=152, routed)         1.451    22.818    io0/CLK
    SLICE_X52Y41         FDRE                                         r  io0/seg_reg[0]/C  (IS_INVERTED)
                         clock pessimism              0.653    23.470    
                         clock uncertainty           -0.035    23.435    
    SLICE_X52Y41         FDRE (Setup_fdre_C_D)        0.084    23.519    io0/seg_reg[0]
  -------------------------------------------------------------------
                         required time                         23.519    
                         arrival time                         -23.223    
  -------------------------------------------------------------------
                         slack                                  0.296    

Slack (MET) :             0.300ns  (required time - arrival time)
  Source:                 io0/num_reg[2]/C
                            (falling edge-triggered cell FDRE clocked by div0/cnt_reg[1]_0[0]  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io0/seg_reg[4]/D
                            (falling edge-triggered cell FDRE clocked by div0/cnt_reg[1]_0[0]  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             div0/cnt_reg[1]_0[0]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (div0/cnt_reg[1]_0[0] fall@15.000ns - div0/cnt_reg[1]_0[0] fall@5.000ns)
  Data Path Delay:        9.720ns  (logic 5.275ns (54.268%)  route 4.445ns (45.732%))
  Logic Levels:           20  (CARRY4=12 LUT2=1 LUT4=2 LUT6=4 MUXF7=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.818ns = ( 22.818 - 15.000 ) 
    Source Clock Delay      (SCD):    8.498ns = ( 13.498 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.653ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock div0/cnt_reg[1]_0[0] fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 r  mclk (IN)
                         net (fo=0)                   0.000     5.000    mclk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     6.458 r  mclk_IBUF_inst/O
                         net (fo=1, routed)           1.967     8.425    mclk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     8.521 r  mclk_IBUF_BUFG_inst/O
                         net (fo=2, routed)           1.552    10.073    div0/mclk_IBUF_BUFG
    SLICE_X36Y29         FDRE (Prop_fdre_C_Q)         0.419    10.492 f  div0/cnt_reg[1]/Q
                         net (fo=1, routed)           1.176    11.668    div0/cnt_reg[1]_0[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.271    11.939 f  div0/cnt_reg[1]_0[0]_BUFG_inst/O
                         net (fo=152, routed)         1.559    13.498    io0/CLK
    SLICE_X49Y31         FDRE                                         r  io0/num_reg[2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y31         FDRE (Prop_fdre_C_Q)         0.422    13.920 r  io0/num_reg[2]/Q
                         net (fo=19, routed)          0.502    14.422    r0/num_reg[4][2]
    SLICE_X48Y32         LUT2 (Prop_lut2_I1_O)        0.299    14.721 r  r0/buff4_carry_i_2/O
                         net (fo=1, routed)           0.000    14.721    io0/regis_reg[1][3][2]
    SLICE_X48Y32         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    15.119 r  io0/buff4_carry/CO[3]
                         net (fo=1, routed)           0.000    15.119    io0/buff4_carry_n_1
    SLICE_X48Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.233 r  io0/buff4_carry__0/CO[3]
                         net (fo=1, routed)           0.000    15.233    io0/buff4_carry__0_n_1
    SLICE_X48Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.347 r  io0/buff4_carry__1/CO[3]
                         net (fo=1, routed)           0.000    15.347    io0/buff4_carry__1_n_1
    SLICE_X48Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.461 r  io0/buff4_carry__2/CO[3]
                         net (fo=1, routed)           0.000    15.461    io0/buff4_carry__2_n_1
    SLICE_X48Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.575 r  io0/buff4_carry__3/CO[3]
                         net (fo=1, routed)           0.000    15.575    io0/buff4_carry__3_n_1
    SLICE_X48Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.689 r  io0/buff4_carry__4/CO[3]
                         net (fo=1, routed)           0.000    15.689    io0/buff4_carry__4_n_1
    SLICE_X48Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.803 r  io0/buff4_carry__5/CO[3]
                         net (fo=1, routed)           0.000    15.803    io0/buff4_carry__5_n_1
    SLICE_X48Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.917 r  io0/buff4_carry__6/CO[3]
                         net (fo=1, routed)           0.000    15.917    io0/buff4_carry__6_n_1
    SLICE_X48Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.031 r  io0/buff4_carry__7/CO[3]
                         net (fo=1, routed)           0.000    16.031    r0/CO[0]
    SLICE_X48Y41         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    16.302 r  r0/seg_reg[6]_i_29/CO[0]
                         net (fo=3, routed)           0.363    16.665    r0/seg_reg[1][0]
    SLICE_X49Y41         CARRY4 (Prop_carry4_CYINIT_CO[2])
                                                      0.841    17.506 r  r0/seg_reg[6]_i_13/CO[2]
                         net (fo=3, routed)           0.560    18.065    r0/seg_reg[1]_0[0]
    SLICE_X50Y42         CARRY4 (Prop_carry4_CYINIT_O[1])
                                                      0.819    18.884 f  r0/seg_reg[6]_i_14/O[1]
                         net (fo=2, routed)           0.466    19.350    io0/regis_reg[1][37][1]
    SLICE_X50Y41         LUT4 (Prop_lut4_I3_O)        0.306    19.656 f  io0/seg[6]_i_65/O
                         net (fo=1, routed)           0.161    19.817    io0/seg[6]_i_65_n_1
    SLICE_X50Y41         LUT4 (Prop_lut4_I2_O)        0.124    19.941 f  io0/seg[6]_i_55/O
                         net (fo=8, routed)           0.560    20.501    io0/seg[6]_i_55_n_1
    SLICE_X50Y39         LUT6 (Prop_lut6_I2_O)        0.124    20.625 r  io0/seg[6]_i_43/O
                         net (fo=3, routed)           0.568    21.193    io0/seg[6]_i_43_n_1
    SLICE_X50Y39         LUT6 (Prop_lut6_I3_O)        0.124    21.317 r  io0/seg[6]_i_22/O
                         net (fo=1, routed)           0.000    21.317    io0/seg[6]_i_22_n_1
    SLICE_X50Y39         MUXF7 (Prop_muxf7_I1_O)      0.214    21.531 r  io0/seg_reg[6]_i_9/O
                         net (fo=1, routed)           0.811    22.342    io0/seg_reg[6]_i_9_n_1
    SLICE_X53Y40         LUT6 (Prop_lut6_I5_O)        0.297    22.639 r  io0/seg[6]_i_3/O
                         net (fo=7, routed)           0.456    23.095    io0/buff1__122[1]
    SLICE_X52Y41         LUT6 (Prop_lut6_I2_O)        0.124    23.219 r  io0/seg[4]_i_1/O
                         net (fo=1, routed)           0.000    23.219    io0/seg[4]_i_1_n_1
    SLICE_X52Y41         FDRE                                         r  io0/seg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock div0/cnt_reg[1]_0[0] fall edge)
                                                     15.000    15.000 r  
    W5                                                0.000    15.000 r  mclk (IN)
                         net (fo=0)                   0.000    15.000    mclk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    16.388 r  mclk_IBUF_inst/O
                         net (fo=1, routed)           1.862    18.250    mclk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    18.341 r  mclk_IBUF_BUFG_inst/O
                         net (fo=2, routed)           1.434    19.775    div0/mclk_IBUF_BUFG
    SLICE_X36Y29         FDRE (Prop_fdre_C_Q)         0.337    20.112 f  div0/cnt_reg[1]/Q
                         net (fo=1, routed)           1.022    21.134    div0/cnt_reg[1]_0[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.232    21.366 f  div0/cnt_reg[1]_0[0]_BUFG_inst/O
                         net (fo=152, routed)         1.451    22.818    io0/CLK
    SLICE_X52Y41         FDRE                                         r  io0/seg_reg[4]/C  (IS_INVERTED)
                         clock pessimism              0.653    23.470    
                         clock uncertainty           -0.035    23.435    
    SLICE_X52Y41         FDRE (Setup_fdre_C_D)        0.084    23.519    io0/seg_reg[4]
  -------------------------------------------------------------------
                         required time                         23.519    
                         arrival time                         -23.219    
  -------------------------------------------------------------------
                         slack                                  0.300    

Slack (MET) :             0.370ns  (required time - arrival time)
  Source:                 io0/num_reg[2]/C
                            (falling edge-triggered cell FDRE clocked by div0/cnt_reg[1]_0[0]  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io0/seg_reg[5]/D
                            (falling edge-triggered cell FDRE clocked by div0/cnt_reg[1]_0[0]  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             div0/cnt_reg[1]_0[0]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (div0/cnt_reg[1]_0[0] fall@15.000ns - div0/cnt_reg[1]_0[0] fall@5.000ns)
  Data Path Delay:        9.599ns  (logic 5.280ns (55.005%)  route 4.319ns (44.995%))
  Logic Levels:           20  (CARRY4=12 LUT2=1 LUT4=2 LUT6=4 MUXF7=1)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.817ns = ( 22.817 - 15.000 ) 
    Source Clock Delay      (SCD):    8.498ns = ( 13.498 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.653ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock div0/cnt_reg[1]_0[0] fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 r  mclk (IN)
                         net (fo=0)                   0.000     5.000    mclk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     6.458 r  mclk_IBUF_inst/O
                         net (fo=1, routed)           1.967     8.425    mclk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     8.521 r  mclk_IBUF_BUFG_inst/O
                         net (fo=2, routed)           1.552    10.073    div0/mclk_IBUF_BUFG
    SLICE_X36Y29         FDRE (Prop_fdre_C_Q)         0.419    10.492 f  div0/cnt_reg[1]/Q
                         net (fo=1, routed)           1.176    11.668    div0/cnt_reg[1]_0[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.271    11.939 f  div0/cnt_reg[1]_0[0]_BUFG_inst/O
                         net (fo=152, routed)         1.559    13.498    io0/CLK
    SLICE_X49Y31         FDRE                                         r  io0/num_reg[2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y31         FDRE (Prop_fdre_C_Q)         0.422    13.920 r  io0/num_reg[2]/Q
                         net (fo=19, routed)          0.502    14.422    r0/num_reg[4][2]
    SLICE_X48Y32         LUT2 (Prop_lut2_I1_O)        0.299    14.721 r  r0/buff4_carry_i_2/O
                         net (fo=1, routed)           0.000    14.721    io0/regis_reg[1][3][2]
    SLICE_X48Y32         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    15.119 r  io0/buff4_carry/CO[3]
                         net (fo=1, routed)           0.000    15.119    io0/buff4_carry_n_1
    SLICE_X48Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.233 r  io0/buff4_carry__0/CO[3]
                         net (fo=1, routed)           0.000    15.233    io0/buff4_carry__0_n_1
    SLICE_X48Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.347 r  io0/buff4_carry__1/CO[3]
                         net (fo=1, routed)           0.000    15.347    io0/buff4_carry__1_n_1
    SLICE_X48Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.461 r  io0/buff4_carry__2/CO[3]
                         net (fo=1, routed)           0.000    15.461    io0/buff4_carry__2_n_1
    SLICE_X48Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.575 r  io0/buff4_carry__3/CO[3]
                         net (fo=1, routed)           0.000    15.575    io0/buff4_carry__3_n_1
    SLICE_X48Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.689 r  io0/buff4_carry__4/CO[3]
                         net (fo=1, routed)           0.000    15.689    io0/buff4_carry__4_n_1
    SLICE_X48Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.803 r  io0/buff4_carry__5/CO[3]
                         net (fo=1, routed)           0.000    15.803    io0/buff4_carry__5_n_1
    SLICE_X48Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.917 r  io0/buff4_carry__6/CO[3]
                         net (fo=1, routed)           0.000    15.917    io0/buff4_carry__6_n_1
    SLICE_X48Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.031 r  io0/buff4_carry__7/CO[3]
                         net (fo=1, routed)           0.000    16.031    r0/CO[0]
    SLICE_X48Y41         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    16.302 r  r0/seg_reg[6]_i_29/CO[0]
                         net (fo=3, routed)           0.363    16.665    r0/seg_reg[1][0]
    SLICE_X49Y41         CARRY4 (Prop_carry4_CYINIT_CO[2])
                                                      0.841    17.506 r  r0/seg_reg[6]_i_13/CO[2]
                         net (fo=3, routed)           0.560    18.065    r0/seg_reg[1]_0[0]
    SLICE_X50Y42         CARRY4 (Prop_carry4_CYINIT_O[1])
                                                      0.819    18.884 f  r0/seg_reg[6]_i_14/O[1]
                         net (fo=2, routed)           0.466    19.350    io0/regis_reg[1][37][1]
    SLICE_X50Y41         LUT4 (Prop_lut4_I3_O)        0.306    19.656 f  io0/seg[6]_i_65/O
                         net (fo=1, routed)           0.161    19.817    io0/seg[6]_i_65_n_1
    SLICE_X50Y41         LUT4 (Prop_lut4_I2_O)        0.124    19.941 f  io0/seg[6]_i_55/O
                         net (fo=8, routed)           0.505    20.447    io0/seg[6]_i_55_n_1
    SLICE_X53Y39         LUT6 (Prop_lut6_I1_O)        0.124    20.571 r  io0/seg[6]_i_41/O
                         net (fo=2, routed)           0.441    21.012    io0/seg[6]_i_41_n_1
    SLICE_X51Y41         LUT6 (Prop_lut6_I3_O)        0.124    21.136 r  io0/seg[6]_i_26/O
                         net (fo=1, routed)           0.000    21.136    io0/seg[6]_i_26_n_1
    SLICE_X51Y41         MUXF7 (Prop_muxf7_I1_O)      0.217    21.353 r  io0/seg_reg[6]_i_11/O
                         net (fo=1, routed)           0.871    22.224    io0/seg_reg[6]_i_11_n_1
    SLICE_X51Y40         LUT6 (Prop_lut6_I3_O)        0.299    22.523 r  io0/seg[6]_i_4/O
                         net (fo=7, routed)           0.451    22.974    io0/buff1__122[0]
    SLICE_X51Y40         LUT6 (Prop_lut6_I3_O)        0.124    23.098 r  io0/seg[5]_i_1/O
                         net (fo=1, routed)           0.000    23.098    io0/seg[5]_i_1_n_1
    SLICE_X51Y40         FDRE                                         r  io0/seg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock div0/cnt_reg[1]_0[0] fall edge)
                                                     15.000    15.000 r  
    W5                                                0.000    15.000 r  mclk (IN)
                         net (fo=0)                   0.000    15.000    mclk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    16.388 r  mclk_IBUF_inst/O
                         net (fo=1, routed)           1.862    18.250    mclk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    18.341 r  mclk_IBUF_BUFG_inst/O
                         net (fo=2, routed)           1.434    19.775    div0/mclk_IBUF_BUFG
    SLICE_X36Y29         FDRE (Prop_fdre_C_Q)         0.337    20.112 f  div0/cnt_reg[1]/Q
                         net (fo=1, routed)           1.022    21.134    div0/cnt_reg[1]_0[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.232    21.366 f  div0/cnt_reg[1]_0[0]_BUFG_inst/O
                         net (fo=152, routed)         1.450    22.817    io0/CLK
    SLICE_X51Y40         FDRE                                         r  io0/seg_reg[5]/C  (IS_INVERTED)
                         clock pessimism              0.653    23.469    
                         clock uncertainty           -0.035    23.434    
    SLICE_X51Y40         FDRE (Setup_fdre_C_D)        0.034    23.468    io0/seg_reg[5]
  -------------------------------------------------------------------
                         required time                         23.468    
                         arrival time                         -23.098    
  -------------------------------------------------------------------
                         slack                                  0.370    

Slack (MET) :             0.372ns  (required time - arrival time)
  Source:                 io0/num_reg[2]/C
                            (falling edge-triggered cell FDRE clocked by div0/cnt_reg[1]_0[0]  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io0/seg_reg[2]/D
                            (falling edge-triggered cell FDRE clocked by div0/cnt_reg[1]_0[0]  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             div0/cnt_reg[1]_0[0]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (div0/cnt_reg[1]_0[0] fall@15.000ns - div0/cnt_reg[1]_0[0] fall@5.000ns)
  Data Path Delay:        9.595ns  (logic 5.280ns (55.028%)  route 4.315ns (44.973%))
  Logic Levels:           20  (CARRY4=12 LUT2=1 LUT4=2 LUT6=4 MUXF7=1)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.817ns = ( 22.817 - 15.000 ) 
    Source Clock Delay      (SCD):    8.498ns = ( 13.498 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.653ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock div0/cnt_reg[1]_0[0] fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 r  mclk (IN)
                         net (fo=0)                   0.000     5.000    mclk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     6.458 r  mclk_IBUF_inst/O
                         net (fo=1, routed)           1.967     8.425    mclk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     8.521 r  mclk_IBUF_BUFG_inst/O
                         net (fo=2, routed)           1.552    10.073    div0/mclk_IBUF_BUFG
    SLICE_X36Y29         FDRE (Prop_fdre_C_Q)         0.419    10.492 f  div0/cnt_reg[1]/Q
                         net (fo=1, routed)           1.176    11.668    div0/cnt_reg[1]_0[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.271    11.939 f  div0/cnt_reg[1]_0[0]_BUFG_inst/O
                         net (fo=152, routed)         1.559    13.498    io0/CLK
    SLICE_X49Y31         FDRE                                         r  io0/num_reg[2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y31         FDRE (Prop_fdre_C_Q)         0.422    13.920 r  io0/num_reg[2]/Q
                         net (fo=19, routed)          0.502    14.422    r0/num_reg[4][2]
    SLICE_X48Y32         LUT2 (Prop_lut2_I1_O)        0.299    14.721 r  r0/buff4_carry_i_2/O
                         net (fo=1, routed)           0.000    14.721    io0/regis_reg[1][3][2]
    SLICE_X48Y32         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    15.119 r  io0/buff4_carry/CO[3]
                         net (fo=1, routed)           0.000    15.119    io0/buff4_carry_n_1
    SLICE_X48Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.233 r  io0/buff4_carry__0/CO[3]
                         net (fo=1, routed)           0.000    15.233    io0/buff4_carry__0_n_1
    SLICE_X48Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.347 r  io0/buff4_carry__1/CO[3]
                         net (fo=1, routed)           0.000    15.347    io0/buff4_carry__1_n_1
    SLICE_X48Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.461 r  io0/buff4_carry__2/CO[3]
                         net (fo=1, routed)           0.000    15.461    io0/buff4_carry__2_n_1
    SLICE_X48Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.575 r  io0/buff4_carry__3/CO[3]
                         net (fo=1, routed)           0.000    15.575    io0/buff4_carry__3_n_1
    SLICE_X48Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.689 r  io0/buff4_carry__4/CO[3]
                         net (fo=1, routed)           0.000    15.689    io0/buff4_carry__4_n_1
    SLICE_X48Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.803 r  io0/buff4_carry__5/CO[3]
                         net (fo=1, routed)           0.000    15.803    io0/buff4_carry__5_n_1
    SLICE_X48Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.917 r  io0/buff4_carry__6/CO[3]
                         net (fo=1, routed)           0.000    15.917    io0/buff4_carry__6_n_1
    SLICE_X48Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.031 r  io0/buff4_carry__7/CO[3]
                         net (fo=1, routed)           0.000    16.031    r0/CO[0]
    SLICE_X48Y41         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    16.302 r  r0/seg_reg[6]_i_29/CO[0]
                         net (fo=3, routed)           0.363    16.665    r0/seg_reg[1][0]
    SLICE_X49Y41         CARRY4 (Prop_carry4_CYINIT_CO[2])
                                                      0.841    17.506 r  r0/seg_reg[6]_i_13/CO[2]
                         net (fo=3, routed)           0.560    18.065    r0/seg_reg[1]_0[0]
    SLICE_X50Y42         CARRY4 (Prop_carry4_CYINIT_O[1])
                                                      0.819    18.884 r  r0/seg_reg[6]_i_14/O[1]
                         net (fo=2, routed)           0.466    19.350    io0/regis_reg[1][37][1]
    SLICE_X50Y41         LUT4 (Prop_lut4_I3_O)        0.306    19.656 r  io0/seg[6]_i_65/O
                         net (fo=1, routed)           0.161    19.817    io0/seg[6]_i_65_n_1
    SLICE_X50Y41         LUT4 (Prop_lut4_I2_O)        0.124    19.941 r  io0/seg[6]_i_55/O
                         net (fo=8, routed)           0.505    20.447    io0/seg[6]_i_55_n_1
    SLICE_X53Y39         LUT6 (Prop_lut6_I1_O)        0.124    20.571 f  io0/seg[6]_i_41/O
                         net (fo=2, routed)           0.441    21.012    io0/seg[6]_i_41_n_1
    SLICE_X51Y41         LUT6 (Prop_lut6_I3_O)        0.124    21.136 f  io0/seg[6]_i_26/O
                         net (fo=1, routed)           0.000    21.136    io0/seg[6]_i_26_n_1
    SLICE_X51Y41         MUXF7 (Prop_muxf7_I1_O)      0.217    21.353 f  io0/seg_reg[6]_i_11/O
                         net (fo=1, routed)           0.871    22.224    io0/seg_reg[6]_i_11_n_1
    SLICE_X51Y40         LUT6 (Prop_lut6_I3_O)        0.299    22.523 f  io0/seg[6]_i_4/O
                         net (fo=7, routed)           0.447    22.970    io0/buff1__122[0]
    SLICE_X51Y40         LUT6 (Prop_lut6_I3_O)        0.124    23.094 r  io0/seg[2]_i_1/O
                         net (fo=1, routed)           0.000    23.094    io0/seg[2]_i_1_n_1
    SLICE_X51Y40         FDRE                                         r  io0/seg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock div0/cnt_reg[1]_0[0] fall edge)
                                                     15.000    15.000 r  
    W5                                                0.000    15.000 r  mclk (IN)
                         net (fo=0)                   0.000    15.000    mclk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    16.388 r  mclk_IBUF_inst/O
                         net (fo=1, routed)           1.862    18.250    mclk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    18.341 r  mclk_IBUF_BUFG_inst/O
                         net (fo=2, routed)           1.434    19.775    div0/mclk_IBUF_BUFG
    SLICE_X36Y29         FDRE (Prop_fdre_C_Q)         0.337    20.112 f  div0/cnt_reg[1]/Q
                         net (fo=1, routed)           1.022    21.134    div0/cnt_reg[1]_0[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.232    21.366 f  div0/cnt_reg[1]_0[0]_BUFG_inst/O
                         net (fo=152, routed)         1.450    22.817    io0/CLK
    SLICE_X51Y40         FDRE                                         r  io0/seg_reg[2]/C  (IS_INVERTED)
                         clock pessimism              0.653    23.469    
                         clock uncertainty           -0.035    23.434    
    SLICE_X51Y40         FDRE (Setup_fdre_C_D)        0.032    23.466    io0/seg_reg[2]
  -------------------------------------------------------------------
                         required time                         23.466    
                         arrival time                         -23.094    
  -------------------------------------------------------------------
                         slack                                  0.372    

Slack (MET) :             0.411ns  (required time - arrival time)
  Source:                 io0/num_reg[2]/C
                            (falling edge-triggered cell FDRE clocked by div0/cnt_reg[1]_0[0]  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io0/seg_reg[3]/D
                            (falling edge-triggered cell FDRE clocked by div0/cnt_reg[1]_0[0]  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             div0/cnt_reg[1]_0[0]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (div0/cnt_reg[1]_0[0] fall@15.000ns - div0/cnt_reg[1]_0[0] fall@5.000ns)
  Data Path Delay:        9.612ns  (logic 5.280ns (54.931%)  route 4.332ns (45.069%))
  Logic Levels:           20  (CARRY4=12 LUT2=1 LUT4=2 LUT6=4 MUXF7=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.818ns = ( 22.818 - 15.000 ) 
    Source Clock Delay      (SCD):    8.498ns = ( 13.498 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.653ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock div0/cnt_reg[1]_0[0] fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 r  mclk (IN)
                         net (fo=0)                   0.000     5.000    mclk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     6.458 r  mclk_IBUF_inst/O
                         net (fo=1, routed)           1.967     8.425    mclk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     8.521 r  mclk_IBUF_BUFG_inst/O
                         net (fo=2, routed)           1.552    10.073    div0/mclk_IBUF_BUFG
    SLICE_X36Y29         FDRE (Prop_fdre_C_Q)         0.419    10.492 f  div0/cnt_reg[1]/Q
                         net (fo=1, routed)           1.176    11.668    div0/cnt_reg[1]_0[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.271    11.939 f  div0/cnt_reg[1]_0[0]_BUFG_inst/O
                         net (fo=152, routed)         1.559    13.498    io0/CLK
    SLICE_X49Y31         FDRE                                         r  io0/num_reg[2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y31         FDRE (Prop_fdre_C_Q)         0.422    13.920 r  io0/num_reg[2]/Q
                         net (fo=19, routed)          0.502    14.422    r0/num_reg[4][2]
    SLICE_X48Y32         LUT2 (Prop_lut2_I1_O)        0.299    14.721 r  r0/buff4_carry_i_2/O
                         net (fo=1, routed)           0.000    14.721    io0/regis_reg[1][3][2]
    SLICE_X48Y32         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    15.119 r  io0/buff4_carry/CO[3]
                         net (fo=1, routed)           0.000    15.119    io0/buff4_carry_n_1
    SLICE_X48Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.233 r  io0/buff4_carry__0/CO[3]
                         net (fo=1, routed)           0.000    15.233    io0/buff4_carry__0_n_1
    SLICE_X48Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.347 r  io0/buff4_carry__1/CO[3]
                         net (fo=1, routed)           0.000    15.347    io0/buff4_carry__1_n_1
    SLICE_X48Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.461 r  io0/buff4_carry__2/CO[3]
                         net (fo=1, routed)           0.000    15.461    io0/buff4_carry__2_n_1
    SLICE_X48Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.575 r  io0/buff4_carry__3/CO[3]
                         net (fo=1, routed)           0.000    15.575    io0/buff4_carry__3_n_1
    SLICE_X48Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.689 r  io0/buff4_carry__4/CO[3]
                         net (fo=1, routed)           0.000    15.689    io0/buff4_carry__4_n_1
    SLICE_X48Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.803 r  io0/buff4_carry__5/CO[3]
                         net (fo=1, routed)           0.000    15.803    io0/buff4_carry__5_n_1
    SLICE_X48Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.917 r  io0/buff4_carry__6/CO[3]
                         net (fo=1, routed)           0.000    15.917    io0/buff4_carry__6_n_1
    SLICE_X48Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.031 r  io0/buff4_carry__7/CO[3]
                         net (fo=1, routed)           0.000    16.031    r0/CO[0]
    SLICE_X48Y41         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    16.302 r  r0/seg_reg[6]_i_29/CO[0]
                         net (fo=3, routed)           0.363    16.665    r0/seg_reg[1][0]
    SLICE_X49Y41         CARRY4 (Prop_carry4_CYINIT_CO[2])
                                                      0.841    17.506 r  r0/seg_reg[6]_i_13/CO[2]
                         net (fo=3, routed)           0.560    18.065    r0/seg_reg[1]_0[0]
    SLICE_X50Y42         CARRY4 (Prop_carry4_CYINIT_O[1])
                                                      0.819    18.884 f  r0/seg_reg[6]_i_14/O[1]
                         net (fo=2, routed)           0.466    19.350    io0/regis_reg[1][37][1]
    SLICE_X50Y41         LUT4 (Prop_lut4_I3_O)        0.306    19.656 f  io0/seg[6]_i_65/O
                         net (fo=1, routed)           0.161    19.817    io0/seg[6]_i_65_n_1
    SLICE_X50Y41         LUT4 (Prop_lut4_I2_O)        0.124    19.941 f  io0/seg[6]_i_55/O
                         net (fo=8, routed)           0.505    20.447    io0/seg[6]_i_55_n_1
    SLICE_X53Y39         LUT6 (Prop_lut6_I1_O)        0.124    20.571 r  io0/seg[6]_i_41/O
                         net (fo=2, routed)           0.441    21.012    io0/seg[6]_i_41_n_1
    SLICE_X51Y41         LUT6 (Prop_lut6_I3_O)        0.124    21.136 r  io0/seg[6]_i_26/O
                         net (fo=1, routed)           0.000    21.136    io0/seg[6]_i_26_n_1
    SLICE_X51Y41         MUXF7 (Prop_muxf7_I1_O)      0.217    21.353 r  io0/seg_reg[6]_i_11/O
                         net (fo=1, routed)           0.871    22.224    io0/seg_reg[6]_i_11_n_1
    SLICE_X51Y40         LUT6 (Prop_lut6_I3_O)        0.299    22.523 r  io0/seg[6]_i_4/O
                         net (fo=7, routed)           0.464    22.986    io0/buff1__122[0]
    SLICE_X52Y41         LUT6 (Prop_lut6_I2_O)        0.124    23.110 r  io0/seg[3]_i_1/O
                         net (fo=1, routed)           0.000    23.110    io0/seg[3]_i_1_n_1
    SLICE_X52Y41         FDRE                                         r  io0/seg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock div0/cnt_reg[1]_0[0] fall edge)
                                                     15.000    15.000 r  
    W5                                                0.000    15.000 r  mclk (IN)
                         net (fo=0)                   0.000    15.000    mclk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    16.388 r  mclk_IBUF_inst/O
                         net (fo=1, routed)           1.862    18.250    mclk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    18.341 r  mclk_IBUF_BUFG_inst/O
                         net (fo=2, routed)           1.434    19.775    div0/mclk_IBUF_BUFG
    SLICE_X36Y29         FDRE (Prop_fdre_C_Q)         0.337    20.112 f  div0/cnt_reg[1]/Q
                         net (fo=1, routed)           1.022    21.134    div0/cnt_reg[1]_0[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.232    21.366 f  div0/cnt_reg[1]_0[0]_BUFG_inst/O
                         net (fo=152, routed)         1.451    22.818    io0/CLK
    SLICE_X52Y41         FDRE                                         r  io0/seg_reg[3]/C  (IS_INVERTED)
                         clock pessimism              0.653    23.470    
                         clock uncertainty           -0.035    23.435    
    SLICE_X52Y41         FDRE (Setup_fdre_C_D)        0.086    23.521    io0/seg_reg[3]
  -------------------------------------------------------------------
                         required time                         23.521    
                         arrival time                         -23.110    
  -------------------------------------------------------------------
                         slack                                  0.411    

Slack (MET) :             4.785ns  (required time - arrival time)
  Source:                 io0/num_reg[2]/C
                            (falling edge-triggered cell FDRE clocked by div0/cnt_reg[1]_0[0]  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io0/num_reg[0]/CE
                            (falling edge-triggered cell FDRE clocked by div0/cnt_reg[1]_0[0]  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             div0/cnt_reg[1]_0[0]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (div0/cnt_reg[1]_0[0] fall@15.000ns - div0/cnt_reg[1]_0[0] fall@5.000ns)
  Data Path Delay:        4.977ns  (logic 1.851ns (37.189%)  route 3.126ns (62.811%))
  Logic Levels:           7  (CARRY4=5 LUT4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.808ns = ( 22.808 - 15.000 ) 
    Source Clock Delay      (SCD):    8.498ns = ( 13.498 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.691ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock div0/cnt_reg[1]_0[0] fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 r  mclk (IN)
                         net (fo=0)                   0.000     5.000    mclk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     6.458 r  mclk_IBUF_inst/O
                         net (fo=1, routed)           1.967     8.425    mclk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     8.521 r  mclk_IBUF_BUFG_inst/O
                         net (fo=2, routed)           1.552    10.073    div0/mclk_IBUF_BUFG
    SLICE_X36Y29         FDRE (Prop_fdre_C_Q)         0.419    10.492 f  div0/cnt_reg[1]/Q
                         net (fo=1, routed)           1.176    11.668    div0/cnt_reg[1]_0[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.271    11.939 f  div0/cnt_reg[1]_0[0]_BUFG_inst/O
                         net (fo=152, routed)         1.559    13.498    io0/CLK
    SLICE_X49Y31         FDRE                                         r  io0/num_reg[2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y31         FDRE (Prop_fdre_C_Q)         0.422    13.920 r  io0/num_reg[2]/Q
                         net (fo=19, routed)          1.420    15.340    r0/num_reg[4][2]
    SLICE_X49Y34         LUT4 (Prop_lut4_I1_O)        0.299    15.639 r  r0/num0_carry_i_7/O
                         net (fo=1, routed)           0.000    15.639    io0/S[1]
    SLICE_X49Y34         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    16.189 r  io0/num0_carry/CO[3]
                         net (fo=1, routed)           0.000    16.189    io0/num0_carry_n_1
    SLICE_X49Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.303 r  io0/num0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    16.303    io0/num0_carry__0_n_1
    SLICE_X49Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.417 r  io0/num0_carry__1/CO[3]
                         net (fo=1, routed)           0.000    16.417    io0/num0_carry__1_n_1
    SLICE_X49Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.531 r  io0/num0_carry__2/CO[3]
                         net (fo=1, routed)           0.000    16.531    io0/num0_carry__2_n_1
    SLICE_X49Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.645 r  io0/num0_carry__3/CO[3]
                         net (fo=1, routed)           1.327    17.972    io0/num0_carry__3_n_1
    SLICE_X48Y31         LUT6 (Prop_lut6_I1_O)        0.124    18.096 r  io0/num[4]_i_1/O
                         net (fo=5, routed)           0.379    18.476    io0/num
    SLICE_X49Y31         FDRE                                         r  io0/num_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock div0/cnt_reg[1]_0[0] fall edge)
                                                     15.000    15.000 r  
    W5                                                0.000    15.000 r  mclk (IN)
                         net (fo=0)                   0.000    15.000    mclk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    16.388 r  mclk_IBUF_inst/O
                         net (fo=1, routed)           1.862    18.250    mclk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    18.341 r  mclk_IBUF_BUFG_inst/O
                         net (fo=2, routed)           1.434    19.775    div0/mclk_IBUF_BUFG
    SLICE_X36Y29         FDRE (Prop_fdre_C_Q)         0.337    20.112 f  div0/cnt_reg[1]/Q
                         net (fo=1, routed)           1.022    21.134    div0/cnt_reg[1]_0[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.232    21.366 f  div0/cnt_reg[1]_0[0]_BUFG_inst/O
                         net (fo=152, routed)         1.441    22.808    io0/CLK
    SLICE_X49Y31         FDRE                                         r  io0/num_reg[0]/C  (IS_INVERTED)
                         clock pessimism              0.691    23.498    
                         clock uncertainty           -0.035    23.463    
    SLICE_X49Y31         FDRE (Setup_fdre_C_CE)      -0.202    23.261    io0/num_reg[0]
  -------------------------------------------------------------------
                         required time                         23.261    
                         arrival time                         -18.476    
  -------------------------------------------------------------------
                         slack                                  4.785    

Slack (MET) :             4.785ns  (required time - arrival time)
  Source:                 io0/num_reg[2]/C
                            (falling edge-triggered cell FDRE clocked by div0/cnt_reg[1]_0[0]  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io0/num_reg[1]/CE
                            (falling edge-triggered cell FDRE clocked by div0/cnt_reg[1]_0[0]  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             div0/cnt_reg[1]_0[0]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (div0/cnt_reg[1]_0[0] fall@15.000ns - div0/cnt_reg[1]_0[0] fall@5.000ns)
  Data Path Delay:        4.977ns  (logic 1.851ns (37.189%)  route 3.126ns (62.811%))
  Logic Levels:           7  (CARRY4=5 LUT4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.808ns = ( 22.808 - 15.000 ) 
    Source Clock Delay      (SCD):    8.498ns = ( 13.498 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.691ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock div0/cnt_reg[1]_0[0] fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 r  mclk (IN)
                         net (fo=0)                   0.000     5.000    mclk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     6.458 r  mclk_IBUF_inst/O
                         net (fo=1, routed)           1.967     8.425    mclk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     8.521 r  mclk_IBUF_BUFG_inst/O
                         net (fo=2, routed)           1.552    10.073    div0/mclk_IBUF_BUFG
    SLICE_X36Y29         FDRE (Prop_fdre_C_Q)         0.419    10.492 f  div0/cnt_reg[1]/Q
                         net (fo=1, routed)           1.176    11.668    div0/cnt_reg[1]_0[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.271    11.939 f  div0/cnt_reg[1]_0[0]_BUFG_inst/O
                         net (fo=152, routed)         1.559    13.498    io0/CLK
    SLICE_X49Y31         FDRE                                         r  io0/num_reg[2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y31         FDRE (Prop_fdre_C_Q)         0.422    13.920 r  io0/num_reg[2]/Q
                         net (fo=19, routed)          1.420    15.340    r0/num_reg[4][2]
    SLICE_X49Y34         LUT4 (Prop_lut4_I1_O)        0.299    15.639 r  r0/num0_carry_i_7/O
                         net (fo=1, routed)           0.000    15.639    io0/S[1]
    SLICE_X49Y34         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    16.189 r  io0/num0_carry/CO[3]
                         net (fo=1, routed)           0.000    16.189    io0/num0_carry_n_1
    SLICE_X49Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.303 r  io0/num0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    16.303    io0/num0_carry__0_n_1
    SLICE_X49Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.417 r  io0/num0_carry__1/CO[3]
                         net (fo=1, routed)           0.000    16.417    io0/num0_carry__1_n_1
    SLICE_X49Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.531 r  io0/num0_carry__2/CO[3]
                         net (fo=1, routed)           0.000    16.531    io0/num0_carry__2_n_1
    SLICE_X49Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.645 r  io0/num0_carry__3/CO[3]
                         net (fo=1, routed)           1.327    17.972    io0/num0_carry__3_n_1
    SLICE_X48Y31         LUT6 (Prop_lut6_I1_O)        0.124    18.096 r  io0/num[4]_i_1/O
                         net (fo=5, routed)           0.379    18.476    io0/num
    SLICE_X49Y31         FDRE                                         r  io0/num_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock div0/cnt_reg[1]_0[0] fall edge)
                                                     15.000    15.000 r  
    W5                                                0.000    15.000 r  mclk (IN)
                         net (fo=0)                   0.000    15.000    mclk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    16.388 r  mclk_IBUF_inst/O
                         net (fo=1, routed)           1.862    18.250    mclk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    18.341 r  mclk_IBUF_BUFG_inst/O
                         net (fo=2, routed)           1.434    19.775    div0/mclk_IBUF_BUFG
    SLICE_X36Y29         FDRE (Prop_fdre_C_Q)         0.337    20.112 f  div0/cnt_reg[1]/Q
                         net (fo=1, routed)           1.022    21.134    div0/cnt_reg[1]_0[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.232    21.366 f  div0/cnt_reg[1]_0[0]_BUFG_inst/O
                         net (fo=152, routed)         1.441    22.808    io0/CLK
    SLICE_X49Y31         FDRE                                         r  io0/num_reg[1]/C  (IS_INVERTED)
                         clock pessimism              0.691    23.498    
                         clock uncertainty           -0.035    23.463    
    SLICE_X49Y31         FDRE (Setup_fdre_C_CE)      -0.202    23.261    io0/num_reg[1]
  -------------------------------------------------------------------
                         required time                         23.261    
                         arrival time                         -18.476    
  -------------------------------------------------------------------
                         slack                                  4.785    

Slack (MET) :             4.785ns  (required time - arrival time)
  Source:                 io0/num_reg[2]/C
                            (falling edge-triggered cell FDRE clocked by div0/cnt_reg[1]_0[0]  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io0/num_reg[2]/CE
                            (falling edge-triggered cell FDRE clocked by div0/cnt_reg[1]_0[0]  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             div0/cnt_reg[1]_0[0]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (div0/cnt_reg[1]_0[0] fall@15.000ns - div0/cnt_reg[1]_0[0] fall@5.000ns)
  Data Path Delay:        4.977ns  (logic 1.851ns (37.189%)  route 3.126ns (62.811%))
  Logic Levels:           7  (CARRY4=5 LUT4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.808ns = ( 22.808 - 15.000 ) 
    Source Clock Delay      (SCD):    8.498ns = ( 13.498 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.691ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock div0/cnt_reg[1]_0[0] fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 r  mclk (IN)
                         net (fo=0)                   0.000     5.000    mclk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     6.458 r  mclk_IBUF_inst/O
                         net (fo=1, routed)           1.967     8.425    mclk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     8.521 r  mclk_IBUF_BUFG_inst/O
                         net (fo=2, routed)           1.552    10.073    div0/mclk_IBUF_BUFG
    SLICE_X36Y29         FDRE (Prop_fdre_C_Q)         0.419    10.492 f  div0/cnt_reg[1]/Q
                         net (fo=1, routed)           1.176    11.668    div0/cnt_reg[1]_0[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.271    11.939 f  div0/cnt_reg[1]_0[0]_BUFG_inst/O
                         net (fo=152, routed)         1.559    13.498    io0/CLK
    SLICE_X49Y31         FDRE                                         r  io0/num_reg[2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y31         FDRE (Prop_fdre_C_Q)         0.422    13.920 r  io0/num_reg[2]/Q
                         net (fo=19, routed)          1.420    15.340    r0/num_reg[4][2]
    SLICE_X49Y34         LUT4 (Prop_lut4_I1_O)        0.299    15.639 r  r0/num0_carry_i_7/O
                         net (fo=1, routed)           0.000    15.639    io0/S[1]
    SLICE_X49Y34         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    16.189 r  io0/num0_carry/CO[3]
                         net (fo=1, routed)           0.000    16.189    io0/num0_carry_n_1
    SLICE_X49Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.303 r  io0/num0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    16.303    io0/num0_carry__0_n_1
    SLICE_X49Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.417 r  io0/num0_carry__1/CO[3]
                         net (fo=1, routed)           0.000    16.417    io0/num0_carry__1_n_1
    SLICE_X49Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.531 r  io0/num0_carry__2/CO[3]
                         net (fo=1, routed)           0.000    16.531    io0/num0_carry__2_n_1
    SLICE_X49Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.645 r  io0/num0_carry__3/CO[3]
                         net (fo=1, routed)           1.327    17.972    io0/num0_carry__3_n_1
    SLICE_X48Y31         LUT6 (Prop_lut6_I1_O)        0.124    18.096 r  io0/num[4]_i_1/O
                         net (fo=5, routed)           0.379    18.476    io0/num
    SLICE_X49Y31         FDRE                                         r  io0/num_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock div0/cnt_reg[1]_0[0] fall edge)
                                                     15.000    15.000 r  
    W5                                                0.000    15.000 r  mclk (IN)
                         net (fo=0)                   0.000    15.000    mclk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    16.388 r  mclk_IBUF_inst/O
                         net (fo=1, routed)           1.862    18.250    mclk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    18.341 r  mclk_IBUF_BUFG_inst/O
                         net (fo=2, routed)           1.434    19.775    div0/mclk_IBUF_BUFG
    SLICE_X36Y29         FDRE (Prop_fdre_C_Q)         0.337    20.112 f  div0/cnt_reg[1]/Q
                         net (fo=1, routed)           1.022    21.134    div0/cnt_reg[1]_0[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.232    21.366 f  div0/cnt_reg[1]_0[0]_BUFG_inst/O
                         net (fo=152, routed)         1.441    22.808    io0/CLK
    SLICE_X49Y31         FDRE                                         r  io0/num_reg[2]/C  (IS_INVERTED)
                         clock pessimism              0.691    23.498    
                         clock uncertainty           -0.035    23.463    
    SLICE_X49Y31         FDRE (Setup_fdre_C_CE)      -0.202    23.261    io0/num_reg[2]
  -------------------------------------------------------------------
                         required time                         23.261    
                         arrival time                         -18.476    
  -------------------------------------------------------------------
                         slack                                  4.785    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.290ns  (arrival time - required time)
  Source:                 io0/btn_flag_reg[4]/C
                            (falling edge-triggered cell FDRE clocked by div0/cnt_reg[1]_0[0]  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io0/btn_flag_reg[4]/D
                            (falling edge-triggered cell FDRE clocked by div0/cnt_reg[1]_0[0]  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             div0/cnt_reg[1]_0[0]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (div0/cnt_reg[1]_0[0] fall@5.000ns - div0/cnt_reg[1]_0[0] fall@5.000ns)
  Data Path Delay:        0.388ns  (logic 0.191ns (49.244%)  route 0.197ns (50.757%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.558ns = ( 8.558 - 5.000 ) 
    Source Clock Delay      (SCD):    2.661ns = ( 7.661 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.896ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock div0/cnt_reg[1]_0[0] fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 r  mclk (IN)
                         net (fo=0)                   0.000     5.000    mclk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     5.226 r  mclk_IBUF_inst/O
                         net (fo=1, routed)           0.631     5.858    mclk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     5.884 r  mclk_IBUF_BUFG_inst/O
                         net (fo=2, routed)           0.554     6.437    div0/mclk_IBUF_BUFG
    SLICE_X36Y29         FDRE (Prop_fdre_C_Q)         0.128     6.565 f  div0/cnt_reg[1]/Q
                         net (fo=1, routed)           0.461     7.026    div0/cnt_reg[1]_0[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.080     7.106 f  div0/cnt_reg[1]_0[0]_BUFG_inst/O
                         net (fo=152, routed)         0.556     7.661    io0/CLK
    SLICE_X48Y28         FDRE                                         r  io0/btn_flag_reg[4]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y28         FDRE (Prop_fdre_C_Q)         0.146     7.807 r  io0/btn_flag_reg[4]/Q
                         net (fo=7, routed)           0.197     8.004    io0/btn_flag_reg_n_1_[4]
    SLICE_X48Y28         LUT6 (Prop_lut6_I0_O)        0.045     8.049 r  io0/btn_flag[4]_i_1/O
                         net (fo=1, routed)           0.000     8.049    io0/btn_flag[4]_i_1_n_1
    SLICE_X48Y28         FDRE                                         r  io0/btn_flag_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock div0/cnt_reg[1]_0[0] fall edge)
                                                      5.000     5.000 r  
    W5                                                0.000     5.000 r  mclk (IN)
                         net (fo=0)                   0.000     5.000    mclk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     5.414 r  mclk_IBUF_inst/O
                         net (fo=1, routed)           0.685     6.099    mclk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     6.128 r  mclk_IBUF_BUFG_inst/O
                         net (fo=2, routed)           0.821     6.948    div0/mclk_IBUF_BUFG
    SLICE_X36Y29         FDRE (Prop_fdre_C_Q)         0.160     7.108 f  div0/cnt_reg[1]/Q
                         net (fo=1, routed)           0.529     7.637    div0/cnt_reg[1]_0[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.097     7.734 f  div0/cnt_reg[1]_0[0]_BUFG_inst/O
                         net (fo=152, routed)         0.824     8.558    io0/CLK
    SLICE_X48Y28         FDRE                                         r  io0/btn_flag_reg[4]/C  (IS_INVERTED)
                         clock pessimism             -0.896     7.661    
    SLICE_X48Y28         FDRE (Hold_fdre_C_D)         0.098     7.759    io0/btn_flag_reg[4]
  -------------------------------------------------------------------
                         required time                         -7.759    
                         arrival time                           8.049    
  -------------------------------------------------------------------
                         slack                                  0.290    

Slack (MET) :             0.317ns  (arrival time - required time)
  Source:                 io0/num_reg[2]/C
                            (falling edge-triggered cell FDRE clocked by div0/cnt_reg[1]_0[0]  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io0/num_reg[4]/D
                            (falling edge-triggered cell FDRE clocked by div0/cnt_reg[1]_0[0]  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             div0/cnt_reg[1]_0[0]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (div0/cnt_reg[1]_0[0] fall@5.000ns - div0/cnt_reg[1]_0[0] fall@5.000ns)
  Data Path Delay:        0.415ns  (logic 0.231ns (55.724%)  route 0.184ns (44.276%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.561ns = ( 8.561 - 5.000 ) 
    Source Clock Delay      (SCD):    2.664ns = ( 7.664 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.896ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock div0/cnt_reg[1]_0[0] fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 r  mclk (IN)
                         net (fo=0)                   0.000     5.000    mclk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     5.226 r  mclk_IBUF_inst/O
                         net (fo=1, routed)           0.631     5.858    mclk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     5.884 r  mclk_IBUF_BUFG_inst/O
                         net (fo=2, routed)           0.554     6.437    div0/mclk_IBUF_BUFG
    SLICE_X36Y29         FDRE (Prop_fdre_C_Q)         0.128     6.565 f  div0/cnt_reg[1]/Q
                         net (fo=1, routed)           0.461     7.026    div0/cnt_reg[1]_0[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.080     7.106 f  div0/cnt_reg[1]_0[0]_BUFG_inst/O
                         net (fo=152, routed)         0.559     7.664    io0/CLK
    SLICE_X49Y31         FDRE                                         r  io0/num_reg[2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y31         FDRE (Prop_fdre_C_Q)         0.133     7.797 r  io0/num_reg[2]/Q
                         net (fo=19, routed)          0.184     7.981    io0/num_reg[4]_0[2]
    SLICE_X49Y31         LUT6 (Prop_lut6_I3_O)        0.098     8.079 r  io0/num[4]_i_2/O
                         net (fo=1, routed)           0.000     8.079    io0/num[4]_i_2_n_1
    SLICE_X49Y31         FDRE                                         r  io0/num_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock div0/cnt_reg[1]_0[0] fall edge)
                                                      5.000     5.000 r  
    W5                                                0.000     5.000 r  mclk (IN)
                         net (fo=0)                   0.000     5.000    mclk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     5.414 r  mclk_IBUF_inst/O
                         net (fo=1, routed)           0.685     6.099    mclk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     6.128 r  mclk_IBUF_BUFG_inst/O
                         net (fo=2, routed)           0.821     6.948    div0/mclk_IBUF_BUFG
    SLICE_X36Y29         FDRE (Prop_fdre_C_Q)         0.160     7.108 f  div0/cnt_reg[1]/Q
                         net (fo=1, routed)           0.529     7.637    div0/cnt_reg[1]_0[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.097     7.734 f  div0/cnt_reg[1]_0[0]_BUFG_inst/O
                         net (fo=152, routed)         0.827     8.561    io0/CLK
    SLICE_X49Y31         FDRE                                         r  io0/num_reg[4]/C  (IS_INVERTED)
                         clock pessimism             -0.896     7.664    
    SLICE_X49Y31         FDRE (Hold_fdre_C_D)         0.098     7.762    io0/num_reg[4]
  -------------------------------------------------------------------
                         required time                         -7.762    
                         arrival time                           8.079    
  -------------------------------------------------------------------
                         slack                                  0.317    

Slack (MET) :             0.321ns  (arrival time - required time)
  Source:                 io0/count_reg[9]/C
                            (falling edge-triggered cell FDRE clocked by div0/cnt_reg[1]_0[0]  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io0/btn_flag_reg[3]/D
                            (falling edge-triggered cell FDRE clocked by div0/cnt_reg[1]_0[0]  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             div0/cnt_reg[1]_0[0]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (div0/cnt_reg[1]_0[0] fall@5.000ns - div0/cnt_reg[1]_0[0] fall@5.000ns)
  Data Path Delay:        0.454ns  (logic 0.212ns (46.688%)  route 0.242ns (53.312%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.559ns = ( 8.559 - 5.000 ) 
    Source Clock Delay      (SCD):    2.661ns = ( 7.661 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.862ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock div0/cnt_reg[1]_0[0] fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 r  mclk (IN)
                         net (fo=0)                   0.000     5.000    mclk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     5.226 r  mclk_IBUF_inst/O
                         net (fo=1, routed)           0.631     5.858    mclk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     5.884 r  mclk_IBUF_BUFG_inst/O
                         net (fo=2, routed)           0.554     6.437    div0/mclk_IBUF_BUFG
    SLICE_X36Y29         FDRE (Prop_fdre_C_Q)         0.128     6.565 f  div0/cnt_reg[1]/Q
                         net (fo=1, routed)           0.461     7.026    div0/cnt_reg[1]_0[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.080     7.106 f  div0/cnt_reg[1]_0[0]_BUFG_inst/O
                         net (fo=152, routed)         0.556     7.661    io0/CLK
    SLICE_X50Y28         FDRE                                         r  io0/count_reg[9]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y28         FDRE (Prop_fdre_C_Q)         0.167     7.828 r  io0/count_reg[9]/Q
                         net (fo=5, routed)           0.242     8.071    io0/count_reg[9]
    SLICE_X48Y29         LUT6 (Prop_lut6_I2_O)        0.045     8.116 r  io0/btn_flag[3]_i_1/O
                         net (fo=1, routed)           0.000     8.116    io0/btn_flag[3]_i_1_n_1
    SLICE_X48Y29         FDRE                                         r  io0/btn_flag_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock div0/cnt_reg[1]_0[0] fall edge)
                                                      5.000     5.000 r  
    W5                                                0.000     5.000 r  mclk (IN)
                         net (fo=0)                   0.000     5.000    mclk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     5.414 r  mclk_IBUF_inst/O
                         net (fo=1, routed)           0.685     6.099    mclk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     6.128 r  mclk_IBUF_BUFG_inst/O
                         net (fo=2, routed)           0.821     6.948    div0/mclk_IBUF_BUFG
    SLICE_X36Y29         FDRE (Prop_fdre_C_Q)         0.160     7.108 f  div0/cnt_reg[1]/Q
                         net (fo=1, routed)           0.529     7.637    div0/cnt_reg[1]_0[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.097     7.734 f  div0/cnt_reg[1]_0[0]_BUFG_inst/O
                         net (fo=152, routed)         0.825     8.559    io0/CLK
    SLICE_X48Y29         FDRE                                         r  io0/btn_flag_reg[3]/C  (IS_INVERTED)
                         clock pessimism             -0.862     7.696    
    SLICE_X48Y29         FDRE (Hold_fdre_C_D)         0.098     7.794    io0/btn_flag_reg[3]
  -------------------------------------------------------------------
                         required time                         -7.794    
                         arrival time                           8.116    
  -------------------------------------------------------------------
                         slack                                  0.321    

Slack (MET) :             0.327ns  (arrival time - required time)
  Source:                 io0/count_reg[1]/C
                            (falling edge-triggered cell FDRE clocked by div0/cnt_reg[1]_0[0]  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io0/count_reg[1]/D
                            (falling edge-triggered cell FDRE clocked by div0/cnt_reg[1]_0[0]  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             div0/cnt_reg[1]_0[0]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (div0/cnt_reg[1]_0[0] fall@5.000ns - div0/cnt_reg[1]_0[0] fall@5.000ns)
  Data Path Delay:        0.465ns  (logic 0.278ns (59.805%)  route 0.187ns (40.195%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.556ns = ( 8.556 - 5.000 ) 
    Source Clock Delay      (SCD):    2.659ns = ( 7.659 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.896ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock div0/cnt_reg[1]_0[0] fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 r  mclk (IN)
                         net (fo=0)                   0.000     5.000    mclk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     5.226 r  mclk_IBUF_inst/O
                         net (fo=1, routed)           0.631     5.858    mclk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     5.884 r  mclk_IBUF_BUFG_inst/O
                         net (fo=2, routed)           0.554     6.437    div0/mclk_IBUF_BUFG
    SLICE_X36Y29         FDRE (Prop_fdre_C_Q)         0.128     6.565 f  div0/cnt_reg[1]/Q
                         net (fo=1, routed)           0.461     7.026    div0/cnt_reg[1]_0[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.080     7.106 f  div0/cnt_reg[1]_0[0]_BUFG_inst/O
                         net (fo=152, routed)         0.554     7.659    io0/CLK
    SLICE_X50Y26         FDRE                                         r  io0/count_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y26         FDRE (Prop_fdre_C_Q)         0.167     7.826 r  io0/count_reg[1]/Q
                         net (fo=5, routed)           0.187     8.013    io0/count_reg[1]
    SLICE_X50Y26         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.111     8.124 r  io0/count_reg[0]_i_1/O[1]
                         net (fo=1, routed)           0.000     8.124    io0/count_reg[0]_i_1_n_7
    SLICE_X50Y26         FDRE                                         r  io0/count_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock div0/cnt_reg[1]_0[0] fall edge)
                                                      5.000     5.000 r  
    W5                                                0.000     5.000 r  mclk (IN)
                         net (fo=0)                   0.000     5.000    mclk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     5.414 r  mclk_IBUF_inst/O
                         net (fo=1, routed)           0.685     6.099    mclk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     6.128 r  mclk_IBUF_BUFG_inst/O
                         net (fo=2, routed)           0.821     6.948    div0/mclk_IBUF_BUFG
    SLICE_X36Y29         FDRE (Prop_fdre_C_Q)         0.160     7.108 f  div0/cnt_reg[1]/Q
                         net (fo=1, routed)           0.529     7.637    div0/cnt_reg[1]_0[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.097     7.734 f  div0/cnt_reg[1]_0[0]_BUFG_inst/O
                         net (fo=152, routed)         0.822     8.556    io0/CLK
    SLICE_X50Y26         FDRE                                         r  io0/count_reg[1]/C  (IS_INVERTED)
                         clock pessimism             -0.896     7.659    
    SLICE_X50Y26         FDRE (Hold_fdre_C_D)         0.138     7.797    io0/count_reg[1]
  -------------------------------------------------------------------
                         required time                         -7.797    
                         arrival time                           8.124    
  -------------------------------------------------------------------
                         slack                                  0.327    

Slack (MET) :             0.331ns  (arrival time - required time)
  Source:                 io0/count_reg[0]/C
                            (falling edge-triggered cell FDRE clocked by div0/cnt_reg[1]_0[0]  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io0/count_reg[0]/D
                            (falling edge-triggered cell FDRE clocked by div0/cnt_reg[1]_0[0]  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             div0/cnt_reg[1]_0[0]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (div0/cnt_reg[1]_0[0] fall@5.000ns - div0/cnt_reg[1]_0[0] fall@5.000ns)
  Data Path Delay:        0.469ns  (logic 0.282ns (60.072%)  route 0.187ns (39.928%))
  Logic Levels:           2  (CARRY4=1 LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.556ns = ( 8.556 - 5.000 ) 
    Source Clock Delay      (SCD):    2.659ns = ( 7.659 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.896ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock div0/cnt_reg[1]_0[0] fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 r  mclk (IN)
                         net (fo=0)                   0.000     5.000    mclk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     5.226 r  mclk_IBUF_inst/O
                         net (fo=1, routed)           0.631     5.858    mclk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     5.884 r  mclk_IBUF_BUFG_inst/O
                         net (fo=2, routed)           0.554     6.437    div0/mclk_IBUF_BUFG
    SLICE_X36Y29         FDRE (Prop_fdre_C_Q)         0.128     6.565 f  div0/cnt_reg[1]/Q
                         net (fo=1, routed)           0.461     7.026    div0/cnt_reg[1]_0[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.080     7.106 f  div0/cnt_reg[1]_0[0]_BUFG_inst/O
                         net (fo=152, routed)         0.554     7.659    io0/CLK
    SLICE_X50Y26         FDRE                                         r  io0/count_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y26         FDRE (Prop_fdre_C_Q)         0.167     7.826 f  io0/count_reg[0]/Q
                         net (fo=5, routed)           0.187     8.014    io0/count_reg[0]
    SLICE_X50Y26         LUT1 (Prop_lut1_I0_O)        0.045     8.059 r  io0/count[0]_i_5/O
                         net (fo=1, routed)           0.000     8.059    io0/count[0]_i_5_n_1
    SLICE_X50Y26         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     8.129 r  io0/count_reg[0]_i_1/O[0]
                         net (fo=1, routed)           0.000     8.129    io0/count_reg[0]_i_1_n_8
    SLICE_X50Y26         FDRE                                         r  io0/count_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock div0/cnt_reg[1]_0[0] fall edge)
                                                      5.000     5.000 r  
    W5                                                0.000     5.000 r  mclk (IN)
                         net (fo=0)                   0.000     5.000    mclk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     5.414 r  mclk_IBUF_inst/O
                         net (fo=1, routed)           0.685     6.099    mclk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     6.128 r  mclk_IBUF_BUFG_inst/O
                         net (fo=2, routed)           0.821     6.948    div0/mclk_IBUF_BUFG
    SLICE_X36Y29         FDRE (Prop_fdre_C_Q)         0.160     7.108 f  div0/cnt_reg[1]/Q
                         net (fo=1, routed)           0.529     7.637    div0/cnt_reg[1]_0[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.097     7.734 f  div0/cnt_reg[1]_0[0]_BUFG_inst/O
                         net (fo=152, routed)         0.822     8.556    io0/CLK
    SLICE_X50Y26         FDRE                                         r  io0/count_reg[0]/C  (IS_INVERTED)
                         clock pessimism             -0.896     7.659    
    SLICE_X50Y26         FDRE (Hold_fdre_C_D)         0.138     7.797    io0/count_reg[0]
  -------------------------------------------------------------------
                         required time                         -7.797    
                         arrival time                           8.129    
  -------------------------------------------------------------------
                         slack                                  0.331    

Slack (MET) :             0.338ns  (arrival time - required time)
  Source:                 io0/count_reg[9]/C
                            (falling edge-triggered cell FDRE clocked by div0/cnt_reg[1]_0[0]  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io0/count_reg[9]/D
                            (falling edge-triggered cell FDRE clocked by div0/cnt_reg[1]_0[0]  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             div0/cnt_reg[1]_0[0]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (div0/cnt_reg[1]_0[0] fall@5.000ns - div0/cnt_reg[1]_0[0] fall@5.000ns)
  Data Path Delay:        0.476ns  (logic 0.278ns (58.371%)  route 0.198ns (41.629%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.559ns = ( 8.559 - 5.000 ) 
    Source Clock Delay      (SCD):    2.661ns = ( 7.661 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.897ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock div0/cnt_reg[1]_0[0] fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 r  mclk (IN)
                         net (fo=0)                   0.000     5.000    mclk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     5.226 r  mclk_IBUF_inst/O
                         net (fo=1, routed)           0.631     5.858    mclk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     5.884 r  mclk_IBUF_BUFG_inst/O
                         net (fo=2, routed)           0.554     6.437    div0/mclk_IBUF_BUFG
    SLICE_X36Y29         FDRE (Prop_fdre_C_Q)         0.128     6.565 f  div0/cnt_reg[1]/Q
                         net (fo=1, routed)           0.461     7.026    div0/cnt_reg[1]_0[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.080     7.106 f  div0/cnt_reg[1]_0[0]_BUFG_inst/O
                         net (fo=152, routed)         0.556     7.661    io0/CLK
    SLICE_X50Y28         FDRE                                         r  io0/count_reg[9]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y28         FDRE (Prop_fdre_C_Q)         0.167     7.828 r  io0/count_reg[9]/Q
                         net (fo=5, routed)           0.198     8.027    io0/count_reg[9]
    SLICE_X50Y28         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.111     8.138 r  io0/count_reg[8]_i_1/O[1]
                         net (fo=1, routed)           0.000     8.138    io0/count_reg[8]_i_1_n_7
    SLICE_X50Y28         FDRE                                         r  io0/count_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock div0/cnt_reg[1]_0[0] fall edge)
                                                      5.000     5.000 r  
    W5                                                0.000     5.000 r  mclk (IN)
                         net (fo=0)                   0.000     5.000    mclk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     5.414 r  mclk_IBUF_inst/O
                         net (fo=1, routed)           0.685     6.099    mclk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     6.128 r  mclk_IBUF_BUFG_inst/O
                         net (fo=2, routed)           0.821     6.948    div0/mclk_IBUF_BUFG
    SLICE_X36Y29         FDRE (Prop_fdre_C_Q)         0.160     7.108 f  div0/cnt_reg[1]/Q
                         net (fo=1, routed)           0.529     7.637    div0/cnt_reg[1]_0[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.097     7.734 f  div0/cnt_reg[1]_0[0]_BUFG_inst/O
                         net (fo=152, routed)         0.825     8.559    io0/CLK
    SLICE_X50Y28         FDRE                                         r  io0/count_reg[9]/C  (IS_INVERTED)
                         clock pessimism             -0.897     7.661    
    SLICE_X50Y28         FDRE (Hold_fdre_C_D)         0.138     7.799    io0/count_reg[9]
  -------------------------------------------------------------------
                         required time                         -7.799    
                         arrival time                           8.138    
  -------------------------------------------------------------------
                         slack                                  0.338    

Slack (MET) :             0.342ns  (arrival time - required time)
  Source:                 io0/num_reg[0]/C
                            (falling edge-triggered cell FDRE clocked by div0/cnt_reg[1]_0[0]  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io0/num_reg[2]/D
                            (falling edge-triggered cell FDRE clocked by div0/cnt_reg[1]_0[0]  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             div0/cnt_reg[1]_0[0]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (div0/cnt_reg[1]_0[0] fall@5.000ns - div0/cnt_reg[1]_0[0] fall@5.000ns)
  Data Path Delay:        0.456ns  (logic 0.189ns (41.480%)  route 0.267ns (58.520%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.561ns = ( 8.561 - 5.000 ) 
    Source Clock Delay      (SCD):    2.664ns = ( 7.664 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.896ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock div0/cnt_reg[1]_0[0] fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 r  mclk (IN)
                         net (fo=0)                   0.000     5.000    mclk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     5.226 r  mclk_IBUF_inst/O
                         net (fo=1, routed)           0.631     5.858    mclk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     5.884 r  mclk_IBUF_BUFG_inst/O
                         net (fo=2, routed)           0.554     6.437    div0/mclk_IBUF_BUFG
    SLICE_X36Y29         FDRE (Prop_fdre_C_Q)         0.128     6.565 f  div0/cnt_reg[1]/Q
                         net (fo=1, routed)           0.461     7.026    div0/cnt_reg[1]_0[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.080     7.106 f  div0/cnt_reg[1]_0[0]_BUFG_inst/O
                         net (fo=152, routed)         0.559     7.664    io0/CLK
    SLICE_X49Y31         FDRE                                         r  io0/num_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y31         FDRE (Prop_fdre_C_Q)         0.146     7.810 r  io0/num_reg[0]/Q
                         net (fo=16, routed)          0.267     8.077    io0/num_reg[4]_0[0]
    SLICE_X49Y31         LUT5 (Prop_lut5_I0_O)        0.043     8.120 r  io0/num[2]_i_1/O
                         net (fo=1, routed)           0.000     8.120    io0/num[2]_i_1_n_1
    SLICE_X49Y31         FDRE                                         r  io0/num_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock div0/cnt_reg[1]_0[0] fall edge)
                                                      5.000     5.000 r  
    W5                                                0.000     5.000 r  mclk (IN)
                         net (fo=0)                   0.000     5.000    mclk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     5.414 r  mclk_IBUF_inst/O
                         net (fo=1, routed)           0.685     6.099    mclk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     6.128 r  mclk_IBUF_BUFG_inst/O
                         net (fo=2, routed)           0.821     6.948    div0/mclk_IBUF_BUFG
    SLICE_X36Y29         FDRE (Prop_fdre_C_Q)         0.160     7.108 f  div0/cnt_reg[1]/Q
                         net (fo=1, routed)           0.529     7.637    div0/cnt_reg[1]_0[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.097     7.734 f  div0/cnt_reg[1]_0[0]_BUFG_inst/O
                         net (fo=152, routed)         0.827     8.561    io0/CLK
    SLICE_X49Y31         FDRE                                         r  io0/num_reg[2]/C  (IS_INVERTED)
                         clock pessimism             -0.896     7.664    
    SLICE_X49Y31         FDRE (Hold_fdre_C_D)         0.114     7.778    io0/num_reg[2]
  -------------------------------------------------------------------
                         required time                         -7.778    
                         arrival time                           8.120    
  -------------------------------------------------------------------
                         slack                                  0.342    

Slack (MET) :             0.342ns  (arrival time - required time)
  Source:                 io0/count_reg[5]/C
                            (falling edge-triggered cell FDRE clocked by div0/cnt_reg[1]_0[0]  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io0/count_reg[5]/D
                            (falling edge-triggered cell FDRE clocked by div0/cnt_reg[1]_0[0]  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             div0/cnt_reg[1]_0[0]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (div0/cnt_reg[1]_0[0] fall@5.000ns - div0/cnt_reg[1]_0[0] fall@5.000ns)
  Data Path Delay:        0.480ns  (logic 0.278ns (57.934%)  route 0.202ns (42.066%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.558ns = ( 8.558 - 5.000 ) 
    Source Clock Delay      (SCD):    2.661ns = ( 7.661 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.896ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock div0/cnt_reg[1]_0[0] fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 r  mclk (IN)
                         net (fo=0)                   0.000     5.000    mclk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     5.226 r  mclk_IBUF_inst/O
                         net (fo=1, routed)           0.631     5.858    mclk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     5.884 r  mclk_IBUF_BUFG_inst/O
                         net (fo=2, routed)           0.554     6.437    div0/mclk_IBUF_BUFG
    SLICE_X36Y29         FDRE (Prop_fdre_C_Q)         0.128     6.565 f  div0/cnt_reg[1]/Q
                         net (fo=1, routed)           0.461     7.026    div0/cnt_reg[1]_0[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.080     7.106 f  div0/cnt_reg[1]_0[0]_BUFG_inst/O
                         net (fo=152, routed)         0.556     7.661    io0/CLK
    SLICE_X50Y27         FDRE                                         r  io0/count_reg[5]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y27         FDRE (Prop_fdre_C_Q)         0.167     7.828 r  io0/count_reg[5]/Q
                         net (fo=6, routed)           0.202     8.030    io0/count_reg[5]
    SLICE_X50Y27         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.111     8.141 r  io0/count_reg[4]_i_1/O[1]
                         net (fo=1, routed)           0.000     8.141    io0/count_reg[4]_i_1_n_7
    SLICE_X50Y27         FDRE                                         r  io0/count_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock div0/cnt_reg[1]_0[0] fall edge)
                                                      5.000     5.000 r  
    W5                                                0.000     5.000 r  mclk (IN)
                         net (fo=0)                   0.000     5.000    mclk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     5.414 r  mclk_IBUF_inst/O
                         net (fo=1, routed)           0.685     6.099    mclk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     6.128 r  mclk_IBUF_BUFG_inst/O
                         net (fo=2, routed)           0.821     6.948    div0/mclk_IBUF_BUFG
    SLICE_X36Y29         FDRE (Prop_fdre_C_Q)         0.160     7.108 f  div0/cnt_reg[1]/Q
                         net (fo=1, routed)           0.529     7.637    div0/cnt_reg[1]_0[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.097     7.734 f  div0/cnt_reg[1]_0[0]_BUFG_inst/O
                         net (fo=152, routed)         0.824     8.558    io0/CLK
    SLICE_X50Y27         FDRE                                         r  io0/count_reg[5]/C  (IS_INVERTED)
                         clock pessimism             -0.896     7.661    
    SLICE_X50Y27         FDRE (Hold_fdre_C_D)         0.138     7.799    io0/count_reg[5]
  -------------------------------------------------------------------
                         required time                         -7.799    
                         arrival time                           8.141    
  -------------------------------------------------------------------
                         slack                                  0.342    

Slack (MET) :             0.350ns  (arrival time - required time)
  Source:                 pc0/pc_out_reg[2]/C
                            (falling edge-triggered cell FDRE clocked by div0/cnt_reg[1]_0[0]  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pc0/pc_out_reg[3]/D
                            (falling edge-triggered cell FDRE clocked by div0/cnt_reg[1]_0[0]  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             div0/cnt_reg[1]_0[0]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (div0/cnt_reg[1]_0[0] fall@5.000ns - div0/cnt_reg[1]_0[0] fall@5.000ns)
  Data Path Delay:        0.475ns  (logic 0.249ns (52.447%)  route 0.226ns (47.554%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.567ns = ( 8.567 - 5.000 ) 
    Source Clock Delay      (SCD):    2.668ns = ( 7.668 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.898ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock div0/cnt_reg[1]_0[0] fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 r  mclk (IN)
                         net (fo=0)                   0.000     5.000    mclk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     5.226 r  mclk_IBUF_inst/O
                         net (fo=1, routed)           0.631     5.858    mclk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     5.884 r  mclk_IBUF_BUFG_inst/O
                         net (fo=2, routed)           0.554     6.437    div0/mclk_IBUF_BUFG
    SLICE_X36Y29         FDRE (Prop_fdre_C_Q)         0.128     6.565 f  div0/cnt_reg[1]/Q
                         net (fo=1, routed)           0.461     7.026    div0/cnt_reg[1]_0[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.080     7.106 f  div0/cnt_reg[1]_0[0]_BUFG_inst/O
                         net (fo=152, routed)         0.563     7.668    pc0/CLK
    SLICE_X42Y45         FDRE                                         r  pc0/pc_out_reg[2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y45         FDRE (Prop_fdre_C_Q)         0.151     7.819 r  pc0/pc_out_reg[2]/Q
                         net (fo=3, routed)           0.226     8.045    pc0/pc_out_reg__0[2]
    SLICE_X42Y45         LUT6 (Prop_lut6_I1_O)        0.098     8.143 r  pc0/pc_out[3]_i_1/O
                         net (fo=1, routed)           0.000     8.143    pc0/pc_out[3]_i_1_n_1
    SLICE_X42Y45         FDRE                                         r  pc0/pc_out_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock div0/cnt_reg[1]_0[0] fall edge)
                                                      5.000     5.000 r  
    W5                                                0.000     5.000 r  mclk (IN)
                         net (fo=0)                   0.000     5.000    mclk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     5.414 r  mclk_IBUF_inst/O
                         net (fo=1, routed)           0.685     6.099    mclk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     6.128 r  mclk_IBUF_BUFG_inst/O
                         net (fo=2, routed)           0.821     6.948    div0/mclk_IBUF_BUFG
    SLICE_X36Y29         FDRE (Prop_fdre_C_Q)         0.160     7.108 f  div0/cnt_reg[1]/Q
                         net (fo=1, routed)           0.529     7.637    div0/cnt_reg[1]_0[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.097     7.734 f  div0/cnt_reg[1]_0[0]_BUFG_inst/O
                         net (fo=152, routed)         0.833     8.567    pc0/CLK
    SLICE_X42Y45         FDRE                                         r  pc0/pc_out_reg[3]/C  (IS_INVERTED)
                         clock pessimism             -0.898     7.668    
    SLICE_X42Y45         FDRE (Hold_fdre_C_D)         0.125     7.793    pc0/pc_out_reg[3]
  -------------------------------------------------------------------
                         required time                         -7.793    
                         arrival time                           8.143    
  -------------------------------------------------------------------
                         slack                                  0.350    

Slack (MET) :             0.359ns  (arrival time - required time)
  Source:                 io0/num_reg[0]/C
                            (falling edge-triggered cell FDRE clocked by div0/cnt_reg[1]_0[0]  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io0/num_reg[0]/D
                            (falling edge-triggered cell FDRE clocked by div0/cnt_reg[1]_0[0]  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             div0/cnt_reg[1]_0[0]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (div0/cnt_reg[1]_0[0] fall@5.000ns - div0/cnt_reg[1]_0[0] fall@5.000ns)
  Data Path Delay:        0.458ns  (logic 0.191ns (41.736%)  route 0.267ns (58.265%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.561ns = ( 8.561 - 5.000 ) 
    Source Clock Delay      (SCD):    2.664ns = ( 7.664 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.896ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock div0/cnt_reg[1]_0[0] fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 r  mclk (IN)
                         net (fo=0)                   0.000     5.000    mclk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     5.226 r  mclk_IBUF_inst/O
                         net (fo=1, routed)           0.631     5.858    mclk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     5.884 r  mclk_IBUF_BUFG_inst/O
                         net (fo=2, routed)           0.554     6.437    div0/mclk_IBUF_BUFG
    SLICE_X36Y29         FDRE (Prop_fdre_C_Q)         0.128     6.565 f  div0/cnt_reg[1]/Q
                         net (fo=1, routed)           0.461     7.026    div0/cnt_reg[1]_0[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.080     7.106 f  div0/cnt_reg[1]_0[0]_BUFG_inst/O
                         net (fo=152, routed)         0.559     7.664    io0/CLK
    SLICE_X49Y31         FDRE                                         r  io0/num_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y31         FDRE (Prop_fdre_C_Q)         0.146     7.810 f  io0/num_reg[0]/Q
                         net (fo=16, routed)          0.267     8.077    io0/num_reg[4]_0[0]
    SLICE_X49Y31         LUT1 (Prop_lut1_I0_O)        0.045     8.122 r  io0/num[0]_i_1/O
                         net (fo=1, routed)           0.000     8.122    io0/num[0]_i_1_n_1
    SLICE_X49Y31         FDRE                                         r  io0/num_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock div0/cnt_reg[1]_0[0] fall edge)
                                                      5.000     5.000 r  
    W5                                                0.000     5.000 r  mclk (IN)
                         net (fo=0)                   0.000     5.000    mclk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     5.414 r  mclk_IBUF_inst/O
                         net (fo=1, routed)           0.685     6.099    mclk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     6.128 r  mclk_IBUF_BUFG_inst/O
                         net (fo=2, routed)           0.821     6.948    div0/mclk_IBUF_BUFG
    SLICE_X36Y29         FDRE (Prop_fdre_C_Q)         0.160     7.108 f  div0/cnt_reg[1]/Q
                         net (fo=1, routed)           0.529     7.637    div0/cnt_reg[1]_0[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.097     7.734 f  div0/cnt_reg[1]_0[0]_BUFG_inst/O
                         net (fo=152, routed)         0.827     8.561    io0/CLK
    SLICE_X49Y31         FDRE                                         r  io0/num_reg[0]/C  (IS_INVERTED)
                         clock pessimism             -0.896     7.664    
    SLICE_X49Y31         FDRE (Hold_fdre_C_D)         0.099     7.763    io0/num_reg[0]
  -------------------------------------------------------------------
                         required time                         -7.763    
                         arrival time                           8.122    
  -------------------------------------------------------------------
                         slack                                  0.359    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         div0/cnt_reg[1]_0[0]
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { div0/cnt_reg[1]/Q }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  div0/cnt_reg[1]_0[0]_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X48Y29   io0/btn_flag_reg[3]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X48Y28   io0/btn_flag_reg[4]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X50Y28   io0/count_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X50Y28   io0/count_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X50Y26   io0/count_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X50Y26   io0/count_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X50Y26   io0/count_reg[3]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X50Y27   io0/count_reg[4]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X50Y27   io0/count_reg[5]/C
Low Pulse Width   Fast    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X51Y34   r0/regis_reg[0][13]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X49Y36   r0/regis_reg[0][18]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X49Y36   r0/regis_reg[0][22]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X48Y35   r0/regis_reg[1][12]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X49Y37   r0/regis_reg[2][6]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X48Y35   r0/regis_reg[1][13]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X48Y35   r0/regis_reg[1][14]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X48Y35   r0/regis_reg[1][15]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X48Y37   r0/regis_reg[1][16]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X48Y37   r0/regis_reg[1][17]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X48Y29   io0/btn_flag_reg[3]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X50Y28   io0/count_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X50Y28   io0/count_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X50Y27   io0/count_reg[4]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X50Y27   io0/count_reg[5]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X50Y27   io0/count_reg[6]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X50Y27   io0/count_reg[7]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X50Y28   io0/count_reg[8]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X50Y28   io0/count_reg[9]/C
High Pulse Width  Slow    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X47Y34   r0/regis_reg[0][10]/C



---------------------------------------------------------------------------------------------------
From Clock:  div0/cnt_reg[1]_0[0]
  To Clock:  mclk

Setup :            0  Failing Endpoints,  Worst Slack        0.913ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.043ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.913ns  (required time - arrival time)
  Source:                 div0/cnt_reg[1]/Q
                            (clock source 'div0/cnt_reg[1]_0[0]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            div0/cnt_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by mclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             mclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (mclk rise@10.000ns - div0/cnt_reg[1]_0[0] fall@5.000ns)
  Data Path Delay:        3.590ns  (logic 0.421ns (11.727%)  route 3.169ns (88.273%))
  Logic Levels:           2  (BUFG=1 LUT3=1)
  Clock Path Skew:        -0.537ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.775ns = ( 14.775 - 10.000 ) 
    Source Clock Delay      (SCD):    5.492ns = ( 10.492 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock div0/cnt_reg[1]_0[0] fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 r  mclk (IN)
                         net (fo=0)                   0.000     5.000    mclk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     6.458 r  mclk_IBUF_inst/O
                         net (fo=1, routed)           1.967     8.425    mclk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     8.521 r  mclk_IBUF_BUFG_inst/O
                         net (fo=2, routed)           1.552    10.073    div0/mclk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y29         FDRE (Prop_fdre_C_Q)         0.419    10.492 f  div0/cnt_reg[1]/Q
                         net (fo=1, routed)           1.176    11.668    div0/cnt_reg[1]_0[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.271    11.939 f  div0/cnt_reg[1]_0[0]_BUFG_inst/O
                         net (fo=152, routed)         1.993    13.932    div0/cnt_reg[1]_0_BUFG[0]
    SLICE_X36Y29         LUT3 (Prop_lut3_I0_O)        0.150    14.082 r  div0/cnt[1]_i_1/O
                         net (fo=1, routed)           0.000    14.082    div0/cnt[1]_i_1_n_1
    SLICE_X36Y29         FDRE                                         r  div0/cnt_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock mclk rise edge)      10.000    10.000 r  
    W5                                                0.000    10.000 r  mclk (IN)
                         net (fo=0)                   0.000    10.000    mclk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  mclk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    mclk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.341 r  mclk_IBUF_BUFG_inst/O
                         net (fo=2, routed)           1.434    14.775    div0/mclk_IBUF_BUFG
    SLICE_X36Y29         FDRE                                         r  div0/cnt_reg[1]/C
                         clock pessimism              0.180    14.955    
                         clock uncertainty           -0.035    14.920    
    SLICE_X36Y29         FDRE (Setup_fdre_C_D)        0.075    14.995    div0/cnt_reg[1]
  -------------------------------------------------------------------
                         required time                         14.995    
                         arrival time                         -14.082    
  -------------------------------------------------------------------
                         slack                                  0.913    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.043ns  (arrival time - required time)
  Source:                 div0/cnt_reg[1]/Q
                            (clock source 'div0/cnt_reg[1]_0[0]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            div0/cnt_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by mclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             mclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mclk rise@0.000ns - div0/cnt_reg[1]_0[0] rise@0.000ns)
  Data Path Delay:        1.289ns  (logic 0.126ns (9.773%)  route 1.163ns (90.227%))
  Logic Levels:           2  (BUFG=1 LUT3=1)
  Clock Path Skew:        0.139ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.948ns
    Source Clock Delay      (SCD):    1.565ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock div0/cnt_reg[1]_0[0] rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    mclk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  mclk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    mclk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  mclk_IBUF_BUFG_inst/O
                         net (fo=2, routed)           0.554     1.437    div0/mclk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y29         FDRE (Prop_fdre_C_Q)         0.128     1.565 r  div0/cnt_reg[1]/Q
                         net (fo=1, routed)           0.461     2.026    div0/cnt_reg[1]_0[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.080     2.106 r  div0/cnt_reg[1]_0[0]_BUFG_inst/O
                         net (fo=152, routed)         0.702     2.808    div0/cnt_reg[1]_0_BUFG[0]
    SLICE_X36Y29         LUT3 (Prop_lut3_I0_O)        0.046     2.854 r  div0/cnt[1]_i_1/O
                         net (fo=1, routed)           0.000     2.854    div0/cnt[1]_i_1_n_1
    SLICE_X36Y29         FDRE                                         r  div0/cnt_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock mclk rise edge)       0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    mclk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  mclk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    mclk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  mclk_IBUF_BUFG_inst/O
                         net (fo=2, routed)           0.821     1.948    div0/mclk_IBUF_BUFG
    SLICE_X36Y29         FDRE                                         r  div0/cnt_reg[1]/C
                         clock pessimism             -0.244     1.704    
    SLICE_X36Y29         FDRE (Hold_fdre_C_D)         0.107     1.811    div0/cnt_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.811    
                         arrival time                           2.854    
  -------------------------------------------------------------------
                         slack                                  1.043    





