This is the cache used for validating the translation  of a X86 programs to LLVM IR (using mcsema).
The cache contains an entry for each binary instruction containing the validated LVM sequence for each instruction.
