============================================================
   Tang Dynasty, V5.6.59063
   Copyright (c) 2012-2022 Anlogic
   Executable = C:/Anlogic/TD5.6.59063/bin/td.exe
   Built at =   12:45:13 Sep  6 2022
   Run by =     Administrator
   Run Date =   Fri Oct 28 18:54:19 2022

   Run on =     WIN-25FR57M34TT
============================================================
RUN-1002 : start command "open_project ov2640_sdram.prj"
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :   default_reg_initial   |    auto    |       auto       |        
RUN-1001 :        infer_add        |     on     |        on        |        
RUN-1001 :        infer_fsm        |    off     |       off        |        
RUN-1001 :        infer_mult       |     on     |        on        |        
RUN-1001 :        infer_ram        |     on     |        on        |        
RUN-1001 :        infer_reg        |     on     |        on        |        
RUN-1001 :   infer_reg_init_value  |     on     |        on        |        
RUN-1001 :        infer_rom        |     on     |        on        |        
RUN-1001 :      infer_shifter      |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      |        
RUN-1001 :        elf_sload        |    off     |       off        |        
RUN-1001 :       fix_undriven      |     0      |        0         |        
RUN-1001 :         flatten         |    off     |       off        |        
RUN-1001 :       gate_sharing      |     on     |        on        |        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      |        
RUN-1001 :   impl_internal_tribuf  |     on     |        on        |        
RUN-1001 :      impl_set_reset     |     on     |        on        |        
RUN-1001 :        infer_gsr        |    off     |       off        |        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       |        
RUN-1001 :        max_fanout       |    9999    |       9999       |        
RUN-1001 :      max_oh2bin_len     |     10     |        10        |        
RUN-1001 :       merge_equal       |     on     |        on        |        
RUN-1001 :       merge_equiv       |     on     |        on        |        
RUN-1001 :        merge_mux        |    off     |       off        |        
RUN-1001 :     min_control_set     |     8      |        8         |        
RUN-1001 :      min_ripple_len     |    auto    |       auto       |        
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       |        
RUN-1001 :     opt_adder_fanout    |     on     |        on        |        
RUN-1001 :        opt_arith        |     on     |        on        |        
RUN-1001 :       opt_big_gate      |    off     |       off        |        
RUN-1001 :        opt_const        |     on     |        on        |        
RUN-1001 :      opt_const_mult     |     on     |        on        |        
RUN-1001 :       opt_lessthan      |     on     |        on        |        
RUN-1001 :         opt_mux         |    off     |       off        |        
RUN-1001 :         opt_ram         |    high    |       high       |        
RUN-1001 :      rtl_sim_model      |    off     |       off        |        
RUN-1001 :         seq_syn         |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
HDL-1007 : analyze verilog file ../../al_ip/ip_pll.v
HDL-1007 : undeclared symbol 'open', assumed default net type 'wire' in ../../al_ip/ip_pll.v(93)
HDL-1007 : analyze verilog file ../../al_ip/softfifo.v
HDL-1007 : analyze verilog file ../../al_ip/fifo_1.v
HDL-1007 : analyze verilog file ../../al_ip/fifo_2.v
HDL-1007 : analyze verilog file ../../RTL/camera_init.v
HDL-1007 : undeclared symbol 'clk_div', assumed default net type 'wire' in ../../RTL/camera_init.v(74)
HDL-1007 : analyze verilog file ../../RTL/camera_reader.v
HDL-1007 : analyze verilog file ../../RTL/i2c_module.v
HDL-1007 : analyze verilog file ../../RTL/Sdram_Control_4Port/command.v
HDL-1007 : analyze included file ../../RTL/Sdram_Control_4Port/Sdram_Params.h in ../../RTL/Sdram_Control_4Port/command.v(27)
HDL-1007 : back to file '../../RTL/Sdram_Control_4Port/command.v' in ../../RTL/Sdram_Control_4Port/command.v(27)
HDL-1007 : analyze verilog file ../../RTL/Sdram_Control_4Port/control_interface.v
HDL-1007 : analyze included file ../../RTL/Sdram_Control_4Port/Sdram_Params.h in ../../RTL/Sdram_Control_4Port/control_interface.v(21)
HDL-1007 : back to file '../../RTL/Sdram_Control_4Port/control_interface.v' in ../../RTL/Sdram_Control_4Port/control_interface.v(21)
HDL-1007 : analyze verilog file ../../RTL/Sdram_Control_4Port/sdr_data_path.v
HDL-1007 : analyze included file ../../RTL/Sdram_Control_4Port/Sdram_Params.h in ../../RTL/Sdram_Control_4Port/sdr_data_path.v(10)
HDL-1007 : back to file '../../RTL/Sdram_Control_4Port/sdr_data_path.v' in ../../RTL/Sdram_Control_4Port/sdr_data_path.v(10)
HDL-1007 : analyze verilog file ../../RTL/Sdram_Control_4Port/Sdram_Control_4Port.v
HDL-1007 : analyze included file ../../RTL/Sdram_Control_4Port/Sdram_Params.h in ../../RTL/Sdram_Control_4Port/Sdram_Control_4Port.v(49)
HDL-1007 : back to file '../../RTL/Sdram_Control_4Port/Sdram_Control_4Port.v' in ../../RTL/Sdram_Control_4Port/Sdram_Control_4Port.v(49)
HDL-1007 : analyze verilog file ../../RTL/Sdram_Control_4Port/Sdram_RD_FIFO.v
HDL-5007 WARNING: 'clk' is not declared in ../../RTL/Sdram_Control_4Port/Sdram_RD_FIFO.v(44)
HDL-1007 : analyze verilog file ../../RTL/Sdram_Control_4Port/Sdram_WR_FIFO.v
HDL-1007 : analyze verilog file ../../al_ip/sdram.v
HDL-1007 : analyze verilog file ../../RTL/Driver.v
HDL-1007 : analyze verilog file ../../RTL/RGBYCbCr.v
HDL-1007 : analyze verilog file ../../RTL/image_process.v
HDL-5007 WARNING: identifier 'post_img_cb' is used before its declaration in ../../RTL/image_process.v(51)
HDL-5007 WARNING: identifier 'post_img_cb' is used before its declaration in ../../RTL/image_process.v(55)
HDL-5007 WARNING: identifier 'post_frame_clken' is used before its declaration in ../../RTL/image_process.v(61)
HDL-5007 WARNING: identifier 'skin_img' is used before its declaration in ../../RTL/image_process.v(62)
HDL-5007 WARNING: identifier 'post_frame_clken' is used before its declaration in ../../RTL/image_process.v(65)
HDL-5007 WARNING: identifier 'skin_img' is used before its declaration in ../../RTL/image_process.v(66)
HDL-5007 WARNING: identifier 'post1_frame_clken' is used before its declaration in ../../RTL/image_process.v(72)
HDL-5007 WARNING: identifier 'post1_img_Y' is used before its declaration in ../../RTL/image_process.v(73)
HDL-5007 WARNING: identifier 'post1_frame_clken' is used before its declaration in ../../RTL/image_process.v(76)
HDL-5007 WARNING: identifier 'post1_img_Y' is used before its declaration in ../../RTL/image_process.v(77)
HDL-5007 Similar messages will be suppressed.
HDL-1007 : analyze verilog file ../../RTL/test_camera.v
HDL-1007 : analyze verilog file ../../RTL/Mode_Switch.v
HDL-1007 : analyze verilog file ../../RTL/image_select.v
HDL-1007 : analyze verilog file ../../RTL/Median_Gray.v
HDL-5007 WARNING: identifier 'mid_value' is used before its declaration in ../../RTL/Median_Gray.v(20)
HDL-1007 : analyze verilog file ../../RTL/three_martix.v
HDL-5007 WARNING: empty statement in sequential block in ../../RTL/three_martix.v(235)
HDL-5007 WARNING: empty statement in sequential block in ../../RTL/three_martix.v(234)
HDL-1007 : analyze verilog file ../../RTL/Median_Filter_3X3.v
HDL-1007 : analyze verilog file ../../RTL/Sort3.v
HDL-1007 : analyze verilog file ../../RTL/Sobel_Process.v
HDL-1007 : undeclared symbol 'csi_pclk', assumed default net type 'wire' in ../../RTL/Sobel_Process.v(48)
HDL-5007 WARNING: identifier 'sobel_value' is used before its declaration in ../../RTL/Sobel_Process.v(23)
HDL-1007 : analyze verilog file ../../RTL/Caculate_Sobel.v
HDL-5007 WARNING: identifier 'matrix_frame_vsync_r' is used before its declaration in ../../RTL/Caculate_Sobel.v(110)
HDL-5007 WARNING: identifier 'matrix_frame_href_r' is used before its declaration in ../../RTL/Caculate_Sobel.v(111)
HDL-5007 WARNING: identifier 'matrix_frame_clken_r' is used before its declaration in ../../RTL/Caculate_Sobel.v(112)
HDL-1007 : analyze verilog file ../../RTL/Erosion_Detector.v
HDL-1007 : analyze verilog file ../../RTL/Dilation_Detector.v
HDL-5007 WARNING: redeclaration of ANSI port 'post_img_Bit4' is not allowed in ../../RTL/Dilation_Detector.v(79)
HDL-1007 : undeclared symbol 'post_frame_href', assumed default net type 'wire' in ../../RTL/Dilation_Detector.v(109)
HDL-1007 : analyze verilog file ../../RTL/Gesture_detech.v
HDL-1007 : analyze verilog file ../../RTL/seg_4.v
HDL-1007 : undeclared symbol 'data0', assumed default net type 'wire' in ../../RTL/seg_4.v(64)
HDL-1007 : undeclared symbol 'data1', assumed default net type 'wire' in ../../RTL/seg_4.v(65)
HDL-1007 : undeclared symbol 'data2', assumed default net type 'wire' in ../../RTL/seg_4.v(66)
HDL-5007 WARNING: 'clk' is not declared in ../../RTL/Sdram_Control_4Port/Sdram_RD_FIFO.v(44)
RUN-1001 : Project manager successfully analyzed 30 source files.
RUN-1002 : start command "import_device eagle_s20.db -package EG4S20BG256"
ARC-1001 : Device Initialization.
ARC-1001 : ------------------------------------------------------------------
ARC-1001 :            OPTION            |          IO          |   SETTING   
ARC-1001 : ------------------------------------------------------------------
ARC-1001 :   cso_b/cclk/mosi/miso/dout  |  T3/R11/T10/P10/S11  |    gpio    
ARC-1001 :             done             |         P13          |    gpio    
ARC-1001 :           program_b          |          T2          |  dedicate  
ARC-1001 :        tdi/tms/tck/tdo       |   C12/A15/C14/E14    |  dedicate  
ARC-1001 : ------------------------------------------------------------------
ARC-1004 : Device setting, marked 5 dedicate IOs in total.
RUN-1002 : start command "import_db ../syn_1/ov2640_sdram_gate.db"
RUN-1001 : Importing database generated by Tang Dynasty, V5.6.59063.
RUN-1001 : Database version number 46140.
RUN-1001 : Import flow parameters
RUN-1001 : Import timing constraints
RUN-1001 : Import IO constraints
RUN-1001 : Import Inst constraints
RUN-1001 : Import design success TD_VERSION=5.6.59063 , DB_VERSION=46140
RUN-1002 : start command "read_sdc"
USR-1002 : read_sdc file_name -help -h -eco
RUN-1002 : start command "get_regs */primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs */sync_r1[*]"
RUN-1002 : start command "set_max_delay -from  -to  5 -datapath_only"
RUN-1002 : start command "get_regs */primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs */sync_r1[*]"
RUN-1002 : start command "set_false_path -from  -to  -hold 5"
USR-1002 : set_false_path -help -setup -hold -from <list> -rise_from <list> -fall_from <list> -to <list> -rise_to <list> -fall_to <list> -through <list>
RUN-1002 : start command "get_regs */primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs */sync_r1[*]"
RUN-1002 : start command "set_max_delay -from  -to  5 -datapath_only"
RUN-1002 : start command "get_regs */primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs */sync_r1[*]"
RUN-1002 : start command "set_max_delay -from  -to  5 -datapath_only"
RUN-1002 : start command "get_regs */primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs */sync_r1[*]"
RUN-1002 : start command "set_max_delay -from  -to  5 -datapath_only"
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[9](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[9]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[8](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[8]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[7](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[7]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[6](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[6]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[5](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[5]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[4](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[4]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[3](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[3]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[2](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[2]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[1](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[1]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[0](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[0]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[9](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[9]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[8](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[8]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[7](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[7]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[6](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[6]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[5](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[5]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[4](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[4]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[3](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[3]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[2](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[2]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[1](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[1]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[0](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[0]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[9](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[9]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[8](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[8]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[7](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[7]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[6](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[6]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[5](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[5]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[4](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[4]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[3](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[3]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[2](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[2]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[1](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[1]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[0](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[0]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[9](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[9]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[8](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[8]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[7](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[7]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[6](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[6]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[5](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[5]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[4](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[4]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[3](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[3]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[2](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[2]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[1](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[1]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[0](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[0]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[9](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[9]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[8](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[8]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[7](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[7]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[6](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[6]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[5](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[5]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[4](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[4]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[3](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[3]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[2](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[2]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[1](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[1]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[0](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[0]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[9](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[9]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[8](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[8]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[7](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[7]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[6](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[6]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[5](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[5]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[4](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[4]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[3](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[3]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[2](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[2]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[1](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[1]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[0](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[0]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[9](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[9]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[8](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[8]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[7](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[7]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[6](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[6]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[5](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[5]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[4](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[4]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[3](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[3]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[2](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[2]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[1](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[1]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[0](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[0]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[9](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[9]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[8](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[8]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[7](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[7]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[6](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[6]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[5](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[5]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[4](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[4]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[3](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[3]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[2](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[2]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[1](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[1]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[0](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[0]_syn_3)
RUN-1104 : Import SDC file  finished, there are 80 nets kept by constraints.
RUN-1002 : start command "place"
RUN-1001 : Open license file C:/Anlogic/TD5.6.59063/license/Anlogic.lic
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Place Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :      detailed_place     |     on     |        on        |        
RUN-1001 :          effort         |   medium   |      medium      |        
RUN-1001 :         fix_hold        |    off     |       off        |        
RUN-1001 :       legalization      |    ori     |       ori        |        
RUN-1001 :      new_spreading      |     on     |        on        |        
RUN-1001 :        opt_timing       |   medium   |      medium      |        
RUN-1001 :   post_clock_route_opt  |    off     |       off        |        
RUN-1001 :       pr_strategy       |     1      |        1         |        
RUN-1001 :        relaxation       |    1.00    |       1.00       |        
RUN-1001 :         retiming        |    off     |       off        |        
RUN-1001 : --------------------------------------------------------------
PHY-3001 : Placer runs in 16 thread(s).
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model test_camera
SYN-5055 WARNING: The kept net u_pll/clk3_out will be merged to another kept net clk_cam
SYN-5055 WARNING: The kept net u_camera_reader/clk will be merged to another kept net clk_cam
SYN-5055 WARNING: The kept net u_seg_4/data[19] will be merged to another kept net figuredata[19]
SYN-5055 WARNING: The kept net u_seg_4/data[18] will be merged to another kept net figuredata[18]
SYN-5055 WARNING: The kept net u_seg_4/data[17] will be merged to another kept net figuredata[17]
SYN-5055 WARNING: The kept net u_seg_4/data[16] will be merged to another kept net figuredata[16]
SYN-5055 WARNING: The kept net u_seg_4/data[15] will be merged to another kept net figuredata[15]
SYN-5055 WARNING: The kept net u_seg_4/data[14] will be merged to another kept net figuredata[14]
SYN-5055 WARNING: The kept net u_seg_4/data[13] will be merged to another kept net figuredata[13]
SYN-5055 WARNING: The kept net u_seg_4/data[12] will be merged to another kept net figuredata[12]
SYN-5055 Similar messages will be suppressed.
RUN-1002 : start command "phys_opt -simplify_lut"
SYN-4016 : Net Sdram_Control_4Port/CTRL_CLK driven by BUFG (294 clock/control pins, 1 other pins).
SYN-4027 : Net Sdram_Control_4Port/SDRAM_CLK is clkc1 of pll u_pll/pll_inst.
SYN-4027 : Net vga_clk_dup_1 is clkc2 of pll u_pll/pll_inst.
SYN-4027 : Net clk_cam is clkc3 of pll u_pll/pll_inst.
SYN-4027 : Net u_camera_init/u_i2c_write/clk is clkc4 of pll u_pll/pll_inst.
SYN-4019 : Net clk_24m_dup_1 is refclk of pll u_pll/pll_inst.
SYN-4020 : Net clk_24m_dup_1 is fbclk of pll u_pll/pll_inst.
SYN-4024 : Net "u_image_process/u_Median_Gray_3/u_three_martix/csi_pclk" drives clk pins.
SYN-4024 : Net "u_camera_init/divider2[8]" drives clk pins.
SYN-4024 : Net "u_camera_init/divider2[7]" drives clk pins.
SYN-4024 : Net "u_image_select/mode[3]_syn_26" drives clk pins.
SYN-4024 : Net "u_image_process/wrreq" drives clk pins.
SYN-4025 : Tag rtl::Net Sdram_Control_4Port/CTRL_CLK as clock net
SYN-4025 : Tag rtl::Net Sdram_Control_4Port/SDRAM_CLK as clock net
SYN-4025 : Tag rtl::Net clk_24m_dup_1 as clock net
SYN-4025 : Tag rtl::Net clk_cam as clock net
SYN-4025 : Tag rtl::Net u_camera_init/divider2[7] as clock net
SYN-4025 : Tag rtl::Net u_camera_init/divider2[8] as clock net
SYN-4025 : Tag rtl::Net u_camera_init/u_i2c_write/clk as clock net
SYN-4025 : Tag rtl::Net u_image_process/u_Median_Gray_3/u_three_martix/csi_pclk as clock net
SYN-4025 : Tag rtl::Net u_image_process/wrreq as clock net
SYN-4025 : Tag rtl::Net u_image_select/mode[3]_syn_26 as clock net
SYN-4025 : Tag rtl::Net vga_clk_dup_1 as clock net
SYN-4026 : Tagged 11 rtl::Net as clock net
SYN-4015 : Create BUFG instance for clk Net u_camera_init/divider2[8] to drive 32 clock pins.
SYN-4015 : Create BUFG instance for clk Net u_camera_init/divider2[7] to drive 18 clock pins.
SYN-4015 : Create BUFG instance for clk Net u_image_select/mode[3]_syn_26 to drive 17 clock pins.
SYN-4015 : Create BUFG instance for clk Net u_image_process/wrreq to drive 16 clock pins.
PHY-1001 : Populate physical database on model test_camera.
RUN-1001 : There are total 6271 instances
RUN-0007 : 2457 luts, 2233 seqs, 952 mslices, 457 lslices, 144 pads, 14 brams, 5 dsps
RUN-1001 : There are total 7417 nets
RUN-6004 WARNING: There are 2 nets with only 1 pin.
RUN-1001 : 4940 nets have 2 pins
RUN-1001 : 1560 nets have [3 - 5] pins
RUN-1001 : 758 nets have [6 - 10] pins
RUN-1001 : 82 nets have [11 - 20] pins
RUN-1001 : 68 nets have [21 - 99] pins
RUN-1001 : 7 nets have 100+ pins
RUN-1001 : Report Control nets information:
RUN-1001 : DFF Distribution
RUN-1001 : ----------------------------------
RUN-1001 :   CE   |  SSR  |  ASR  |  DFF Count  
RUN-1001 : ----------------------------------
RUN-1001 :   No   |  No   |  No   |     85      
RUN-1001 :   No   |  No   |  Yes  |    1413     
RUN-1001 :   No   |  Yes  |  No   |     34      
RUN-1001 :   Yes  |  No   |  No   |     66      
RUN-1001 :   Yes  |  No   |  Yes  |     611     
RUN-1001 :   Yes  |  Yes  |  No   |     24      
RUN-1001 : ----------------------------------
RUN-0007 : Control Group Statistic
RUN-0007 : ---------------------------
RUN-0007 :   #CLK  |  #CE  |  #SSR/ASR  
RUN-0007 : ---------------------------
RUN-0007 :    63   |  36   |    110     
RUN-0007 : ---------------------------
RUN-0007 : Control Set = 210
PHY-3001 : Initial placement ...
PHY-3001 : design contains 6269 instances, 2457 luts, 2233 seqs, 1409 slices, 277 macros(1408 instances: 951 mslices 457 lslices)
PHY-3001 : Huge net cam_rst_dup_27 with 1843 pins
PHY-0007 : Cell area utilization is 26%
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model test_camera.
TMR-2506 : Build timing graph completely. Port num: 21, tpin num: 29683, tnet num: 7415, tinst num: 6269, tnode num: 37023, tedge num: 49007.
TMR-2508 : Levelizing timing graph completed, there are 291 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1003 : finish command "start_timer -report" in  1.137471s wall, 1.125000s user + 0.015625s system = 1.140625s CPU (100.3%)

RUN-1004 : used memory is 270 MB, reserved memory is 250 MB, peak memory is 270 MB
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 7415 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3001 : Initiate 0 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 2 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  1.284233s wall, 1.265625s user + 0.015625s system = 1.281250s CPU (99.8%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 1.79891e+06
PHY-3001 : Clustering ...
PHY-3001 : Level 0 #clusters 6269.
PHY-3001 : End clustering;  0.000012s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 26%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(1): len = 1.23204e+06, overlap = 46
PHY-3002 : Step(2): len = 1.0695e+06, overlap = 48.375
PHY-3002 : Step(3): len = 610136, overlap = 58.0938
PHY-3002 : Step(4): len = 557544, overlap = 71.0625
PHY-3002 : Step(5): len = 430631, overlap = 91.0938
PHY-3002 : Step(6): len = 390759, overlap = 116.094
PHY-3002 : Step(7): len = 340765, overlap = 140.625
PHY-3002 : Step(8): len = 321367, overlap = 164.406
PHY-3002 : Step(9): len = 276996, overlap = 189.688
PHY-3002 : Step(10): len = 244498, overlap = 207.219
PHY-3002 : Step(11): len = 230557, overlap = 212.25
PHY-3002 : Step(12): len = 210172, overlap = 226.938
PHY-3002 : Step(13): len = 199267, overlap = 241.594
PHY-3002 : Step(14): len = 185357, overlap = 263.656
PHY-3002 : Step(15): len = 180687, overlap = 292.938
PHY-3002 : Step(16): len = 170589, overlap = 311.969
PHY-3002 : Step(17): len = 164142, overlap = 321.031
PHY-3002 : Step(18): len = 156948, overlap = 324
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 9.99553e-06
PHY-3002 : Step(19): len = 168684, overlap = 281.344
PHY-3002 : Step(20): len = 175251, overlap = 273.906
PHY-3002 : Step(21): len = 180769, overlap = 203.125
PHY-3002 : Step(22): len = 191402, overlap = 189.25
PHY-3002 : Step(23): len = 192979, overlap = 172.625
PHY-3002 : Step(24): len = 198799, overlap = 121.281
PHY-3002 : Step(25): len = 193295, overlap = 113.469
PHY-3002 : Step(26): len = 190902, overlap = 111.031
PHY-3002 : Step(27): len = 186975, overlap = 111.781
PHY-3002 : Step(28): len = 185395, overlap = 106.781
PHY-3002 : Step(29): len = 182880, overlap = 109.5
PHY-3002 : Step(30): len = 177634, overlap = 97.1875
PHY-3002 : Step(31): len = 175924, overlap = 89.9688
PHY-3002 : Step(32): len = 175892, overlap = 87.7188
PHY-3002 : Step(33): len = 173221, overlap = 71.9688
PHY-3002 : Step(34): len = 167792, overlap = 75.5938
PHY-3002 : Step(35): len = 166870, overlap = 72.25
PHY-3002 : Step(36): len = 163168, overlap = 67.0625
PHY-3002 : Step(37): len = 163093, overlap = 68.0625
PHY-3002 : Step(38): len = 160989, overlap = 65.6875
PHY-3002 : Step(39): len = 159423, overlap = 65.4375
PHY-3002 : Step(40): len = 158642, overlap = 64.25
PHY-3002 : Step(41): len = 156212, overlap = 62.8438
PHY-3002 : Step(42): len = 155560, overlap = 65.2188
PHY-3002 : Step(43): len = 155366, overlap = 64
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 1.99911e-05
PHY-3002 : Step(44): len = 155110, overlap = 66.5938
PHY-3002 : Step(45): len = 155261, overlap = 66.7812
PHY-3002 : Step(46): len = 155547, overlap = 64.2812
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 3.99821e-05
PHY-3002 : Step(47): len = 159237, overlap = 55.4062
PHY-3002 : Step(48): len = 160423, overlap = 55.5312
PHY-3002 : Step(49): len = 161965, overlap = 57.5938
PHY-3002 : Step(50): len = 163169, overlap = 56.8438
PHY-3002 : Step(51): len = 164094, overlap = 55.7188
PHY-3002 : Step(52): len = 165404, overlap = 57.1875
PHY-3002 : Step(53): len = 169955, overlap = 51.9062
PHY-3002 : Step(54): len = 174830, overlap = 61.2812
PHY-3002 : Step(55): len = 175906, overlap = 58.4375
PHY-3002 : Step(56): len = 175561, overlap = 56.125
PHY-3002 : Step(57): len = 175409, overlap = 54.7812
PHY-3002 : Step(58): len = 175568, overlap = 43.8438
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 7.99643e-05
PHY-3002 : Step(59): len = 175835, overlap = 46.1562
PHY-3002 : Step(60): len = 175905, overlap = 50.8438
PHY-3002 : Step(61): len = 175497, overlap = 48.9062
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.021983s wall, 0.015625s user + 0.031250s system = 0.046875s CPU (213.2%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 32%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
RUN-1001 : Building simple global routing graph ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 0/7417.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 219240, over cnt = 875(2%), over = 4401, worst = 32
PHY-1001 : End global iterations;  0.363059s wall, 0.578125s user + 0.062500s system = 0.640625s CPU (176.5%)

PHY-1001 : Congestion index: top1 = 60.58, top5 = 42.75, top10 = 34.29, top15 = 29.20.
PHY-3001 : End congestion estimation;  0.471816s wall, 0.687500s user + 0.062500s system = 0.750000s CPU (159.0%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 7415 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.211392s wall, 0.218750s user + 0.000000s system = 0.218750s CPU (103.5%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 5.0509e-06
PHY-3002 : Step(62): len = 179041, overlap = 86.1562
PHY-3002 : Step(63): len = 179476, overlap = 79.4688
PHY-3002 : Step(64): len = 169998, overlap = 86.0312
PHY-3002 : Step(65): len = 169241, overlap = 90.4062
PHY-3002 : Step(66): len = 162714, overlap = 85.8125
PHY-3002 : Step(67): len = 162393, overlap = 86.5938
PHY-3002 : Step(68): len = 159197, overlap = 74.9062
PHY-3002 : Step(69): len = 158928, overlap = 72.5
PHY-3002 : Step(70): len = 158812, overlap = 69.1562
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 1.01018e-05
PHY-3002 : Step(71): len = 158131, overlap = 71.0625
PHY-3002 : Step(72): len = 158113, overlap = 71.8438
PHY-3002 : Step(73): len = 158201, overlap = 72.3125
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 2.02036e-05
PHY-3002 : Step(74): len = 163138, overlap = 78.9688
PHY-3002 : Step(75): len = 163462, overlap = 78.9688
PHY-3002 : Step(76): len = 166798, overlap = 79
PHY-3002 : Step(77): len = 167690, overlap = 79.875
PHY-3002 : Step(78): len = 169756, overlap = 82.4375
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 4.04072e-05
PHY-3002 : Step(79): len = 172076, overlap = 87.4062
PHY-3002 : Step(80): len = 173052, overlap = 87.0312
PHY-3002 : Step(81): len = 180751, overlap = 75.2812
PHY-3002 : Step(82): len = 192908, overlap = 60.6562
PHY-3002 : Step(83): len = 187527, overlap = 61.2812
PHY-3002 : Step(84): len = 187080, overlap = 60.2188
PHY-3002 : Step(85): len = 185190, overlap = 61.6875
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 8.08144e-05
PHY-3002 : Step(86): len = 187862, overlap = 51.8438
PHY-3002 : Step(87): len = 188667, overlap = 49.3125
PHY-3002 : Step(88): len = 207059, overlap = 26.5312
PHY-3002 : Step(89): len = 202932, overlap = 21.9062
PHY-3002 : Step(90): len = 202736, overlap = 21.125
PHY-3002 : Step(91): len = 199420, overlap = 14.5312
PHY-3002 : Step(92): len = 199047, overlap = 15
PHY-3002 : Step(93): len = 196291, overlap = 14
PHY-3002 : Step(94): len = 195898, overlap = 15.25
PHY-3002 : Step(95): len = 195719, overlap = 11.875
PHY-3002 : Step(96): len = 195856, overlap = 13.4062
PHY-3002 : Step(97): len = 193690, overlap = 13.25
PHY-3002 : Step(98): len = 193389, overlap = 14
PHY-3002 : Step(99): len = 192771, overlap = 13.5
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 0.000161629
PHY-3002 : Step(100): len = 194758, overlap = 12.3125
PHY-3002 : Step(101): len = 195231, overlap = 12.0625
PHY-3002 : Step(102): len = 199013, overlap = 11.1875
PHY-3002 : Step(103): len = 203330, overlap = 12.2812
PHY-3002 : Step(104): len = 202278, overlap = 9.53125
PHY-3002 : Step(105): len = 202173, overlap = 9.28125
PHY-3002 : Step(106): len = 201951, overlap = 9.71875
PHY-3001 : :::6::: Try harder cell spreading with beta_ = 0.000323257
PHY-3002 : Step(107): len = 205215, overlap = 10.9062
PHY-3002 : Step(108): len = 207806, overlap = 10.0625
PHY-3002 : Step(109): len = 213695, overlap = 8.6875
PHY-3002 : Step(110): len = 218533, overlap = 6.125
PHY-3002 : Step(111): len = 216256, overlap = 6.5
PHY-3002 : Step(112): len = 214308, overlap = 5.375
PHY-3002 : Step(113): len = 213821, overlap = 5
PHY-3002 : Step(114): len = 211740, overlap = 4.71875
PHY-3002 : Step(115): len = 211137, overlap = 5.8125
PHY-3002 : Step(116): len = 211054, overlap = 5.0625
PHY-3002 : Step(117): len = 209959, overlap = 5.59375
PHY-3002 : Step(118): len = 209967, overlap = 6.21875
PHY-3002 : Step(119): len = 210112, overlap = 7.0625
PHY-3002 : Step(120): len = 209419, overlap = 8.15625
PHY-3002 : Step(121): len = 208725, overlap = 8.96875
PHY-3002 : Step(122): len = 208457, overlap = 8.96875
PHY-3001 : :::7::: Try harder cell spreading with beta_ = 0.000646515
PHY-3002 : Step(123): len = 209741, overlap = 8.96875
PHY-3002 : Step(124): len = 212500, overlap = 8.3125
PHY-3002 : Step(125): len = 215270, overlap = 6.6875
PHY-3002 : Step(126): len = 216899, overlap = 4.96875
PHY-3002 : Step(127): len = 218595, overlap = 4.34375
PHY-3002 : Step(128): len = 219401, overlap = 4.09375
PHY-3002 : Step(129): len = 219919, overlap = 3.875
PHY-3002 : Step(130): len = 220360, overlap = 3.6875
PHY-3001 : :::8::: Try harder cell spreading with beta_ = 0.00129303
PHY-3002 : Step(131): len = 221473, overlap = 3.625
PHY-3002 : Step(132): len = 223043, overlap = 2.1875
PHY-3002 : Step(133): len = 225194, overlap = 2.125
PHY-3002 : Step(134): len = 227469, overlap = 1.5
PHY-3002 : Step(135): len = 230300, overlap = 1.25
PHY-3002 : Step(136): len = 232629, overlap = 1.5
PHY-3002 : Step(137): len = 233333, overlap = 1.25
PHY-3002 : Step(138): len = 233548, overlap = 1
PHY-3002 : Step(139): len = 233507, overlap = 0.5
PHY-3002 : Step(140): len = 233648, overlap = 2.5
PHY-3002 : Step(141): len = 233771, overlap = 2
PHY-3002 : Step(142): len = 233547, overlap = 1.5
PHY-3002 : Step(143): len = 233320, overlap = 2
PHY-3002 : Step(144): len = 233076, overlap = 1.5
PHY-3001 : :::9::: Try harder cell spreading with beta_ = 0.00258606
PHY-3002 : Step(145): len = 233500, overlap = 2
PHY-3002 : Step(146): len = 234514, overlap = 2
PHY-3002 : Step(147): len = 235740, overlap = 1.5
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 32%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 5/7417.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 278216, over cnt = 1013(2%), over = 3853, worst = 28
PHY-1001 : End global iterations;  0.433411s wall, 0.734375s user + 0.046875s system = 0.781250s CPU (180.3%)

PHY-1001 : Congestion index: top1 = 50.30, top5 = 38.20, top10 = 31.80, top15 = 27.95.
PHY-3001 : End congestion estimation;  0.559361s wall, 0.859375s user + 0.046875s system = 0.906250s CPU (162.0%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 7415 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.176499s wall, 0.171875s user + 0.000000s system = 0.171875s CPU (97.4%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000119477
PHY-3002 : Step(148): len = 235988, overlap = 70.2188
PHY-3002 : Step(149): len = 237450, overlap = 55.4375
PHY-3002 : Step(150): len = 234557, overlap = 50.25
PHY-3002 : Step(151): len = 229667, overlap = 46.9688
PHY-3002 : Step(152): len = 224320, overlap = 41.625
PHY-3002 : Step(153): len = 221779, overlap = 41.4688
PHY-3002 : Step(154): len = 219337, overlap = 34.6562
PHY-3002 : Step(155): len = 218331, overlap = 34.375
PHY-3002 : Step(156): len = 216063, overlap = 34.2812
PHY-3002 : Step(157): len = 214361, overlap = 33.25
PHY-3002 : Step(158): len = 213304, overlap = 33.9062
PHY-3002 : Step(159): len = 213382, overlap = 32.4688
PHY-3002 : Step(160): len = 213713, overlap = 29.6562
PHY-3002 : Step(161): len = 213721, overlap = 32.125
PHY-3002 : Step(162): len = 212059, overlap = 29.1562
PHY-3002 : Step(163): len = 210875, overlap = 28.4062
PHY-3002 : Step(164): len = 209785, overlap = 28.8125
PHY-3002 : Step(165): len = 209173, overlap = 28.8125
PHY-3002 : Step(166): len = 208018, overlap = 29.3438
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000238955
PHY-3002 : Step(167): len = 211872, overlap = 24.1562
PHY-3002 : Step(168): len = 213498, overlap = 24.9062
PHY-3002 : Step(169): len = 215172, overlap = 24.7812
PHY-3002 : Step(170): len = 216077, overlap = 24.9062
PHY-3002 : Step(171): len = 217126, overlap = 23
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000477909
PHY-3002 : Step(172): len = 219468, overlap = 23
PHY-3002 : Step(173): len = 221148, overlap = 23.4375
PHY-3002 : Step(174): len = 223070, overlap = 23.125
OPT-1001 : Start physical optimization ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model test_camera.
TMR-2506 : Build timing graph completely. Port num: 21, tpin num: 29683, tnet num: 7415, tinst num: 6269, tnode num: 37023, tedge num: 49007.
TMR-2508 : Levelizing timing graph completed, there are 291 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1003 : finish command "start_timer -report" in  1.190913s wall, 1.187500s user + 0.000000s system = 1.187500s CPU (99.7%)

RUN-1004 : used memory is 312 MB, reserved memory is 294 MB, peak memory is 325 MB
OPT-1001 : Total overflow 200.22 peak overflow 2.06
OPT-1001 : Start high-fanout net optimization ...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing, caller is place ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 80/7417.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 279872, over cnt = 1003(2%), over = 3165, worst = 20
PHY-1001 : End global iterations;  0.455246s wall, 0.703125s user + 0.140625s system = 0.843750s CPU (185.3%)

PHY-1001 : Congestion index: top1 = 44.01, top5 = 33.17, top10 = 28.66, top15 = 25.98.
PHY-1001 : End incremental global routing;  0.575020s wall, 0.812500s user + 0.140625s system = 0.953125s CPU (165.8%)

TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 7415 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3001 : Initiate 0 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 2 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.188710s wall, 0.203125s user + 0.000000s system = 0.203125s CPU (107.6%)

OPT-1001 : 0 high-fanout net processed.
OPT-1001 : End high-fanout net optimization;  0.888089s wall, 1.140625s user + 0.140625s system = 1.281250s CPU (144.3%)

OPT-1001 : Current memory(MB): used = 320, reserve = 302, peak = 325.
OPT-1001 : Start global optimization ...
OPT-1001 : Start congestion update ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 5825/7417.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 279872, over cnt = 1003(2%), over = 3165, worst = 20
PHY-1002 : len = 290952, over cnt = 602(1%), over = 1471, worst = 14
PHY-1002 : len = 298536, over cnt = 210(0%), over = 472, worst = 12
PHY-1002 : len = 301376, over cnt = 67(0%), over = 145, worst = 6
PHY-1002 : len = 302648, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.441989s wall, 0.609375s user + 0.000000s system = 0.609375s CPU (137.9%)

PHY-1001 : Congestion index: top1 = 35.28, top5 = 28.96, top10 = 25.90, top15 = 23.94.
OPT-1001 : End congestion update;  0.553895s wall, 0.703125s user + 0.000000s system = 0.703125s CPU (126.9%)

OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 7415 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.141255s wall, 0.140625s user + 0.000000s system = 0.140625s CPU (99.6%)

OPT-0007 : Start: WNS 4470 TNS 0 NUM_FEPS 0
OPT-1001 : End global optimization;  0.695274s wall, 0.843750s user + 0.000000s system = 0.843750s CPU (121.4%)

OPT-1001 : Current memory(MB): used = 323, reserve = 306, peak = 325.
OPT-1001 : End physical optimization;  2.829466s wall, 3.437500s user + 0.140625s system = 3.578125s CPU (126.5%)

PHY-3001 : Start packing ...
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 2457 LUT to BLE ...
SYN-4008 : Packed 2457 LUT and 1137 SEQ to BLE.
SYN-4003 : Packing 1096 remaining SEQ's ...
SYN-4005 : Packed 554 SEQ with LUT/SLICE
SYN-4006 : 937 single LUT's are left
SYN-4006 : 542 single SEQ's are left
SYN-4011 : Packing model "test_camera" (AL_USER_NORMAL) with 2999/5640 primitive instances ...
PHY-3001 : End packing;  0.287664s wall, 0.296875s user + 0.000000s system = 0.296875s CPU (103.2%)

PHY-1001 : Populate physical database on model test_camera.
RUN-1001 : There are total 3287 instances
RUN-1001 : 1558 mslices, 1557 lslices, 144 pads, 14 brams, 5 dsps
RUN-1001 : There are total 6352 nets
RUN-6004 WARNING: There are 2 nets with only 1 pin.
RUN-1001 : 3845 nets have 2 pins
RUN-1001 : 1576 nets have [3 - 5] pins
RUN-1001 : 769 nets have [6 - 10] pins
RUN-1001 : 86 nets have [11 - 20] pins
RUN-1001 : 64 nets have [21 - 99] pins
RUN-1001 : 10 nets have 100+ pins
PHY-3001 : design contains 3285 instances, 3115 slices, 277 macros(1408 instances: 951 mslices 457 lslices)
PHY-3001 : Huge net cam_rst_dup_27 with 1077 pins
PHY-3001 : Cell area utilization is 38%
PHY-3001 : After packing: Len = 224703, Over = 51.25
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 38%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 3023/6352.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 290472, over cnt = 383(1%), over = 587, worst = 6
PHY-1002 : len = 292136, over cnt = 208(0%), over = 279, worst = 5
PHY-1002 : len = 294040, over cnt = 74(0%), over = 97, worst = 4
PHY-1002 : len = 294584, over cnt = 32(0%), over = 43, worst = 4
PHY-1002 : len = 294936, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.527856s wall, 0.781250s user + 0.125000s system = 0.906250s CPU (171.7%)

PHY-1001 : Congestion index: top1 = 34.14, top5 = 27.73, top10 = 24.77, top15 = 22.79.
PHY-3001 : End congestion estimation;  0.664875s wall, 0.921875s user + 0.125000s system = 1.046875s CPU (157.5%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model test_camera.
TMR-2506 : Build timing graph completely. Port num: 21, tpin num: 25848, tnet num: 6350, tinst num: 3285, tnode num: 31167, tedge num: 44514.
TMR-2508 : Levelizing timing graph completed, there are 289 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1003 : finish command "start_timer -report" in  1.288439s wall, 1.281250s user + 0.000000s system = 1.281250s CPU (99.4%)

RUN-1004 : used memory is 330 MB, reserved memory is 313 MB, peak memory is 330 MB
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 6350 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3001 : Initiate 0 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 2 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  1.459559s wall, 1.453125s user + 0.000000s system = 1.453125s CPU (99.6%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 2.93162e-05
PHY-3002 : Step(175): len = 216532, overlap = 56.25
PHY-3002 : Step(176): len = 213892, overlap = 58.25
PHY-3002 : Step(177): len = 204696, overlap = 63.25
PHY-3002 : Step(178): len = 201246, overlap = 70.25
PHY-3002 : Step(179): len = 198460, overlap = 74.5
PHY-3002 : Step(180): len = 196683, overlap = 81.5
PHY-3002 : Step(181): len = 194983, overlap = 90
PHY-3002 : Step(182): len = 194092, overlap = 88
PHY-3002 : Step(183): len = 193912, overlap = 86.5
PHY-3002 : Step(184): len = 193959, overlap = 85.75
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 5.86324e-05
PHY-3002 : Step(185): len = 200607, overlap = 77.75
PHY-3002 : Step(186): len = 201749, overlap = 77.5
PHY-3002 : Step(187): len = 203777, overlap = 72
PHY-3002 : Step(188): len = 205225, overlap = 68.5
PHY-3002 : Step(189): len = 205591, overlap = 67
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000117265
PHY-3002 : Step(190): len = 213394, overlap = 57.75
PHY-3002 : Step(191): len = 215978, overlap = 54.75
PHY-3002 : Step(192): len = 220670, overlap = 42.75
PHY-3002 : Step(193): len = 222880, overlap = 36.25
PHY-3002 : Step(194): len = 224318, overlap = 32.5
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 0.00023453
PHY-3002 : Step(195): len = 229139, overlap = 30.5
PHY-3002 : Step(196): len = 231478, overlap = 29
PHY-3002 : Step(197): len = 238967, overlap = 24.75
PHY-3002 : Step(198): len = 238317, overlap = 23.25
PHY-3002 : Step(199): len = 237059, overlap = 23.5
PHY-3002 : Step(200): len = 236613, overlap = 23
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 0.000418641
PHY-3002 : Step(201): len = 241814, overlap = 20.25
PHY-3002 : Step(202): len = 245489, overlap = 18.75
PHY-3002 : Step(203): len = 247897, overlap = 18.25
PHY-3002 : Step(204): len = 250897, overlap = 18.5
PHY-3002 : Step(205): len = 250943, overlap = 16.75
PHY-3002 : Step(206): len = 250634, overlap = 16
PHY-3002 : Step(207): len = 250452, overlap = 16.75
PHY-3002 : Step(208): len = 250811, overlap = 15.5
PHY-3002 : Step(209): len = 251178, overlap = 15.5
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 0.000837282
PHY-3002 : Step(210): len = 255164, overlap = 17
PHY-3002 : Step(211): len = 259553, overlap = 15
PHY-3002 : Step(212): len = 261558, overlap = 14.5
PHY-3002 : Step(213): len = 261932, overlap = 15.5
PHY-3002 : Step(214): len = 262360, overlap = 14
PHY-3002 : Step(215): len = 263031, overlap = 13.75
PHY-3001 : :::6::: Try harder cell spreading with beta_ = 0.00151596
PHY-3002 : Step(216): len = 265588, overlap = 13.5
PHY-3002 : Step(217): len = 267808, overlap = 12.5
PHY-3002 : Step(218): len = 271189, overlap = 14.25
PHY-3002 : Step(219): len = 274196, overlap = 16
PHY-3002 : Step(220): len = 274641, overlap = 14.25
PHY-3002 : Step(221): len = 274682, overlap = 14
PHY-3002 : Step(222): len = 274760, overlap = 13.5
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.960095s wall, 0.640625s user + 1.765625s system = 2.406250s CPU (250.6%)

PHY-3001 : Trial Legalized: Len = 283851
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 37%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 128/6352.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 352976, over cnt = 501(1%), over = 780, worst = 7
PHY-1002 : len = 355648, over cnt = 278(0%), over = 376, worst = 7
PHY-1002 : len = 358272, over cnt = 97(0%), over = 131, worst = 4
PHY-1002 : len = 359456, over cnt = 21(0%), over = 27, worst = 4
PHY-1002 : len = 359648, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.956808s wall, 1.281250s user + 0.109375s system = 1.390625s CPU (145.3%)

PHY-1001 : Congestion index: top1 = 35.60, top5 = 29.68, top10 = 26.61, top15 = 24.72.
PHY-3001 : End congestion estimation;  1.110839s wall, 1.437500s user + 0.109375s system = 1.546875s CPU (139.3%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 6350 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.167695s wall, 0.171875s user + 0.000000s system = 0.171875s CPU (102.5%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000128648
PHY-3002 : Step(223): len = 263333, overlap = 2.75
PHY-3002 : Step(224): len = 253902, overlap = 6.5
PHY-3002 : Step(225): len = 251399, overlap = 6.25
PHY-3002 : Step(226): len = 250883, overlap = 8.5
PHY-3002 : Step(227): len = 249941, overlap = 7.75
PHY-3002 : Step(228): len = 248915, overlap = 6.75
PHY-3002 : Step(229): len = 247914, overlap = 7
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.009089s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (171.9%)

PHY-3001 : Legalized: Len = 252359, Over = 0
PHY-3001 : Spreading special nets. 21 overflows in 2952 tiles.
PHY-3001 : End spreading;  0.021345s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (146.4%)

PHY-3001 : 23 instances has been re-located, deltaX = 3, deltaY = 14, maxDist = 1.
PHY-3001 : Final: Len = 252637, Over = 0
OPT-1001 : Start physical optimization ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model test_camera.
TMR-2506 : Build timing graph completely. Port num: 21, tpin num: 25848, tnet num: 6350, tinst num: 3285, tnode num: 31167, tedge num: 44514.
TMR-2508 : Levelizing timing graph completed, there are 289 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1003 : finish command "start_timer -report" in  1.329663s wall, 1.343750s user + 0.000000s system = 1.343750s CPU (101.1%)

RUN-1004 : used memory is 333 MB, reserved memory is 318 MB, peak memory is 341 MB
OPT-1001 : Total overflow 0.00 peak overflow 0.00
OPT-1001 : Start high-fanout net optimization ...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing, caller is place ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 1468/6352.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 322840, over cnt = 502(1%), over = 775, worst = 7
PHY-1002 : len = 325536, over cnt = 290(0%), over = 393, worst = 5
PHY-1002 : len = 328728, over cnt = 81(0%), over = 102, worst = 3
PHY-1002 : len = 329408, over cnt = 31(0%), over = 40, worst = 3
PHY-1002 : len = 329864, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.764452s wall, 1.078125s user + 0.031250s system = 1.109375s CPU (145.1%)

PHY-1001 : Congestion index: top1 = 32.31, top5 = 27.53, top10 = 24.71, top15 = 22.97.
PHY-1001 : End incremental global routing;  0.910694s wall, 1.218750s user + 0.031250s system = 1.250000s CPU (137.3%)

TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 6350 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3001 : Initiate 0 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 2 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.171368s wall, 0.171875s user + 0.000000s system = 0.171875s CPU (100.3%)

OPT-1001 : 0 high-fanout net processed.
OPT-1001 : End high-fanout net optimization;  1.205557s wall, 1.515625s user + 0.031250s system = 1.546875s CPU (128.3%)

OPT-1001 : Current memory(MB): used = 336, reserve = 321, peak = 341.
OPT-1001 : Start path based optimization ...
OPT-1001 : Start congestion update ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 5377/6352.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 329864, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.042886s wall, 0.046875s user + 0.000000s system = 0.046875s CPU (109.3%)

PHY-1001 : Congestion index: top1 = 32.31, top5 = 27.53, top10 = 24.71, top15 = 22.97.
OPT-1001 : End congestion update;  0.165398s wall, 0.171875s user + 0.000000s system = 0.171875s CPU (103.9%)

OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 6350 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.126343s wall, 0.125000s user + 0.000000s system = 0.125000s CPU (98.9%)

OPT-0007 : Start: WNS 4245 TNS 0 NUM_FEPS 0
OPT-1001 : End path based optimization;  0.291863s wall, 0.296875s user + 0.000000s system = 0.296875s CPU (101.7%)

OPT-1001 : Current memory(MB): used = 337, reserve = 321, peak = 341.
OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 6350 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.125721s wall, 0.125000s user + 0.000000s system = 0.125000s CPU (99.4%)

OPT-1001 : Start pin optimization...
OPT-1001 : skip pin optimization...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing, caller is place ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 5377/6352.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 329864, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.043572s wall, 0.046875s user + 0.000000s system = 0.046875s CPU (107.6%)

PHY-1001 : Congestion index: top1 = 32.31, top5 = 27.53, top10 = 24.71, top15 = 22.97.
PHY-1001 : End incremental global routing;  0.165823s wall, 0.156250s user + 0.000000s system = 0.156250s CPU (94.2%)

TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 6350 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.162966s wall, 0.171875s user + 0.000000s system = 0.171875s CPU (105.5%)

RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 5377/6352.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 329864, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.042839s wall, 0.046875s user + 0.000000s system = 0.046875s CPU (109.4%)

PHY-1001 : Congestion index: top1 = 32.31, top5 = 27.53, top10 = 24.71, top15 = 22.97.
OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 6350 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.121920s wall, 0.109375s user + 0.000000s system = 0.109375s CPU (89.7%)

RUN-1001 : QoR Analysis:
OPT-0007 :   WNS 4245 TNS 0 NUM_FEPS 0
RUN-1001 :   No local congestion issue, and most congested 1% tile average routing util is 31.862069
RUN-1001 :   Top critical paths
OPT-1001 : End physical optimization;  3.621511s wall, 3.937500s user + 0.031250s system = 3.968750s CPU (109.6%)

RUN-1003 : finish command "place" in  22.320118s wall, 38.781250s user + 10.312500s system = 49.093750s CPU (220.0%)

RUN-1004 : used memory is 310 MB, reserved memory is 292 MB, peak memory is 341 MB
RUN-1002 : start command "export_db ov2640_sdram_place.db"
RUN-1001 : Exported /
RUN-1001 : Exported flow parameters
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1002 : start command "route"
RUN-1001 : Open license file C:/Anlogic/TD5.6.59063/license/Anlogic.lic
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Route Property
RUN-1001 : -------------------------------------------------------
RUN-1001 :    Parameters    |  Settings  |  Default Values  |  Note  
RUN-1001 : -------------------------------------------------------
RUN-1001 :      effort      |   medium   |      medium      |        
RUN-1001 :     fix_hold     |    off     |       off        |        
RUN-1001 :    opt_timing    |   medium   |      medium      |        
RUN-1001 :   phy_sim_model  |    off     |       off        |        
RUN-1001 :     priority     |   timing   |      timing      |        
RUN-1001 :     swap_pin     |     on     |        on        |        
RUN-1001 : -------------------------------------------------------
PHY-1001 : Route runs in 16 thread(s)
RUN-1001 : There are total 3287 instances
RUN-1001 : 1558 mslices, 1557 lslices, 144 pads, 14 brams, 5 dsps
RUN-1001 : There are total 6352 nets
RUN-6004 WARNING: There are 2 nets with only 1 pin.
RUN-1001 : 3845 nets have 2 pins
RUN-1001 : 1576 nets have [3 - 5] pins
RUN-1001 : 769 nets have [6 - 10] pins
RUN-1001 : 86 nets have [11 - 20] pins
RUN-1001 : 64 nets have [21 - 99] pins
RUN-1001 : 10 nets have 100+ pins
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model test_camera.
TMR-2506 : Build timing graph completely. Port num: 21, tpin num: 25848, tnet num: 6350, tinst num: 3285, tnode num: 31167, tedge num: 44514.
TMR-2508 : Levelizing timing graph completed, there are 289 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1003 : finish command "start_timer -report" in  1.279007s wall, 1.281250s user + 0.000000s system = 1.281250s CPU (100.2%)

RUN-1004 : used memory is 328 MB, reserved memory is 311 MB, peak memory is 362 MB
PHY-1001 : 1558 mslices, 1557 lslices, 144 pads, 14 brams, 5 dsps
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 6350 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3001 : Initiate 0 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 2 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-1001 : Start global routing, caller is route ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 315944, over cnt = 570(1%), over = 902, worst = 6
PHY-1002 : len = 319128, over cnt = 290(0%), over = 423, worst = 5
PHY-1002 : len = 321512, over cnt = 145(0%), over = 205, worst = 5
PHY-1002 : len = 323864, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.812085s wall, 1.171875s user + 0.015625s system = 1.187500s CPU (146.2%)

PHY-1001 : Congestion index: top1 = 32.03, top5 = 27.38, top10 = 24.57, top15 = 22.83.
PHY-1001 : End global routing;  0.944702s wall, 1.312500s user + 0.015625s system = 1.328125s CPU (140.6%)

PHY-1001 : Start detail routing ...
PHY-1001 : Current memory(MB): used = 355, reserve = 338, peak = 362.
PHY-1001 : Detailed router is running in normal mode.
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net clk_24m_dup_1 will be routed on clock mesh
PHY-1001 : net clk_cam will be routed on clock mesh
PHY-1001 : net vga_clk_dup_1 will be routed on clock mesh
PHY-1001 : clock net Sdram_Control_4Port/CTRL_CLK will be merged with clock u_pll/clk0_buf
PHY-1001 : net Sdram_Control_4Port/SDRAM_CLK will be routed on clock mesh
PHY-1001 : clock net u_image_select/mode[3]_syn_28 will be merged with clock u_image_select/mode[3]_syn_26
PHY-1001 : clock net u_camera_init/divider2[8]_syn_4 will be merged with clock u_camera_init/divider2[8]
PHY-1001 : clock net u_camera_init/divider2[7]_syn_2 will be merged with clock u_camera_init/divider2[7]
PHY-1001 : net u_camera_init/u_i2c_write/clk will be routed on clock mesh
PHY-5010 WARNING: Net u_image_process/out_img_imy[1] is skipped due to 0 input or output
PHY-5010 WARNING: Net u_image_process/out_img_imy[0] is skipped due to 0 input or output
PHY-1001 : clock net u_image_process/wrreq_syn_2 will be merged with clock u_image_process/wrreq
PHY-1001 : net u_image_process/u_Median_Gray_3/u_three_martix/csi_pclk will be routed on clock mesh
PHY-5010 WARNING: Net u_image_process/out_img_imy[1] is skipped due to 0 input or output
PHY-5010 WARNING: Net u_image_process/out_img_imy[0] is skipped due to 0 input or output
PHY-1001 : Current memory(MB): used = 611, reserve = 597, peak = 611.
PHY-1001 : End build detailed router design. 3.900100s wall, 3.859375s user + 0.031250s system = 3.890625s CPU (99.8%)

PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Clock net routing.....
PHY-1001 : Routed 0% nets.
PHY-1022 : len = 87096, over cnt = 0(0%), over = 0, worst = 0, crit = 0
PHY-1001 : End initial clock net routed; 4.071150s wall, 4.078125s user + 0.000000s system = 4.078125s CPU (100.2%)

PHY-1001 : Current memory(MB): used = 644, reserve = 631, peak = 644.
PHY-1001 : End phase 1; 4.077275s wall, 4.078125s user + 0.000000s system = 4.078125s CPU (100.0%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Initial routing.....
PHY-1001 : Routed 21% nets.
PHY-1001 : Routed 23% nets.
PHY-1001 : Routed 27% nets.
PHY-1001 : Routed 31% nets.
PHY-1001 : Routed 40% nets.
PHY-1001 : Patch 2569 net; 3.013973s wall, 3.015625s user + 0.000000s system = 3.015625s CPU (100.1%)

PHY-1022 : len = 830800, over cnt = 133(0%), over = 133, worst = 1, crit = 0
PHY-1001 : Current memory(MB): used = 648, reserve = 635, peak = 648.
PHY-1001 : End initial routed; 10.570058s wall, 19.031250s user + 0.109375s system = 19.140625s CPU (181.1%)

PHY-1001 : Update timing.....
PHY-1001 : 0/5138(0%) critical/total net(s).
RUN-1001 : ------------------------------------------
RUN-1001 :   Type   |    WNS(ns)    |  TNS(ns)  |  FEP  
RUN-1001 : ------------------------------------------
RUN-1001 :   Setup  |     3.830     |   0.000   |   0   
RUN-1001 :   Hold   |  2147483.647  |   0.000   |   0   
RUN-1001 : ------------------------------------------
PHY-1001 : End update timing; 1.607501s wall, 1.593750s user + 0.015625s system = 1.609375s CPU (100.1%)

PHY-1001 : Current memory(MB): used = 654, reserve = 641, peak = 654.
PHY-1001 : End phase 2; 12.177623s wall, 20.625000s user + 0.125000s system = 20.750000s CPU (170.4%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Optimize timing.....
PHY-1022 : len = 830800, over cnt = 133(0%), over = 133, worst = 1, crit = 0
PHY-1001 : End optimize timing; 0.023374s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (133.7%)

PHY-1001 : Ripup-reroute.....
PHY-1001 : ===== DR Iter 1 =====
PHY-1022 : len = 829064, over cnt = 25(0%), over = 25, worst = 1, crit = 0
PHY-1001 : End DR Iter 1; 0.133810s wall, 0.156250s user + 0.000000s system = 0.156250s CPU (116.8%)

PHY-1001 : ===== DR Iter 2 =====
PHY-1022 : len = 829128, over cnt = 4(0%), over = 4, worst = 1, crit = 0
PHY-1001 : End DR Iter 2; 0.061361s wall, 0.078125s user + 0.000000s system = 0.078125s CPU (127.3%)

PHY-1001 : ===== DR Iter 3 =====
PHY-1022 : len = 829112, over cnt = 0(0%), over = 0, worst = 0, crit = 0
PHY-1001 : End DR Iter 3; 0.062048s wall, 0.062500s user + 0.000000s system = 0.062500s CPU (100.7%)

PHY-1001 : Update timing.....
PHY-1001 : 0/5138(0%) critical/total net(s).
RUN-1001 : ------------------------------------------
RUN-1001 :   Type   |    WNS(ns)    |  TNS(ns)  |  FEP  
RUN-1001 : ------------------------------------------
RUN-1001 :   Setup  |     3.830     |   0.000   |   0   
RUN-1001 :   Hold   |  2147483.647  |   0.000   |   0   
RUN-1001 : ------------------------------------------
PHY-1001 : End update timing; 1.614815s wall, 1.625000s user + 0.000000s system = 1.625000s CPU (100.6%)

PHY-1001 : Commit to database.....
PHY-1001 : 34 feed throughs used by 29 nets
PHY-1001 : End commit to database; 0.755817s wall, 0.750000s user + 0.000000s system = 0.750000s CPU (99.2%)

PHY-1001 : Current memory(MB): used = 687, reserve = 676, peak = 687.
PHY-1001 : End phase 3; 2.815283s wall, 2.843750s user + 0.000000s system = 2.843750s CPU (101.0%)

PHY-1003 : Routed, final wirelength = 829112
PHY-1001 : Current memory(MB): used = 689, reserve = 677, peak = 689.
PHY-1001 : End export database. 0.021964s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (142.3%)

PHY-1001 : End detail routing;  23.262747s wall, 31.687500s user + 0.156250s system = 31.843750s CPU (136.9%)

RUN-1003 : finish command "route" in  25.744323s wall, 34.546875s user + 0.171875s system = 34.718750s CPU (134.9%)

RUN-1004 : used memory is 623 MB, reserved memory is 611 MB, peak memory is 689 MB
RUN-1002 : start command "report_area -io_info -file ov2640_sdram_phy.area"
RUN-1001 : standard
***Report Model: test_camera Device: EG4S20BG256***

IO Statistics
#IO                        89
  #input                   29
  #output                  59
  #inout                    1

Utilization Statistics
#lut                     5372   out of  19600   27.41%
#reg                     2236   out of  19600   11.41%
#le                      5914
  #lut only              3678   out of   5914   62.19%
  #reg only               542   out of   5914    9.16%
  #lut&reg               1694   out of   5914   28.64%
#dsp                        5   out of     29   17.24%
#bram                      12   out of     64   18.75%
  #bram9k                   0
  #fifo9k                  12
#bram32k                    2   out of     16   12.50%
#pad                       89   out of    188   47.34%
  #ireg                     0
  #oreg                     0
  #treg                     0
#pll                        1   out of      4   25.00%
#gclk                      11   out of     16   68.75%

Clock Resource Statistics
Index     ClockNet                                                   Type               DriverType         Driver                                                           Fanout
#1        u_image_process/u_Median_Gray_3/u_three_martix/csi_pclk    GCLK               io                 cam_pclk_syn_9.di                                                1006
#2        u_pll/clk0_buf                                             GCLK               pll                u_pll/pll_inst.clkc0                                             182
#3        vga_clk_dup_1                                              GCLK               pll                u_pll/pll_inst.clkc2                                             43
#4        u_camera_init/u_i2c_write/clk                              GCLK               pll                u_pll/pll_inst.clkc4                                             34
#5        u_camera_init/divider2[8]                                  GCLK               mslice             u_camera_init/reg3_syn_31.q0                                     23
#6        u_camera_init/divider2[7]                                  GCLK               mslice             u_camera_init/reg3_syn_31.q1                                     17
#7        u_image_select/mode[3]_syn_26                              GCLK               lslice             u_image_process/u_Median_Gray_2/u_three_martix/reg6_syn_37.f0    11
#8        u_image_process/wrreq                                      GCLK               mslice             u_image_process/u_RGBYCbCr/reg7_syn_21.f0                        9
#9        clk_24m_dup_1                                              GCLK               io                 clk_24m_syn_2.di                                                 6
#10       Sdram_Control_4Port/SDRAM_CLK                              GCLK               pll                u_pll/pll_inst.clkc1                                             0
#11       clk_cam                                                    GCLK               pll                u_pll/pll_inst.clkc3                                             0


Detailed IO Report

     Name        Direction    Location    IOStandard    DriveStrength    PullType    PackReg  
   Switch[5]       INPUT         P6        LVCMOS25          N/A          PULLUP      NONE    
   Switch[4]       INPUT         M6        LVCMOS25          N/A          PULLUP      NONE    
   Switch[3]       INPUT         T6        LVCMOS25          N/A          PULLUP      NONE    
   Switch[2]       INPUT         T5        LVCMOS25          N/A          PULLUP      NONE    
   Switch[1]       INPUT         R5        LVCMOS25          N/A          PULLUP      NONE    
   Switch[0]       INPUT         T4        LVCMOS25          N/A          PULLUP      NONE    
  cam_data[7]      INPUT        H13        LVCMOS33          N/A          PULLUP      NONE    
  cam_data[6]      INPUT        G16        LVCMOS33          N/A          PULLUP      NONE    
  cam_data[5]      INPUT        H16        LVCMOS33          N/A          PULLUP      NONE    
  cam_data[4]      INPUT        G14        LVCMOS33          N/A          PULLUP      NONE    
  cam_data[3]      INPUT        K15        LVCMOS33          N/A          PULLUP      NONE    
  cam_data[2]      INPUT        K16        LVCMOS33          N/A          PULLUP      NONE    
  cam_data[1]      INPUT        J16        LVCMOS33          N/A          PULLUP      NONE    
  cam_data[0]      INPUT        H15        LVCMOS33          N/A          PULLUP      NONE    
   cam_href        INPUT        F15        LVCMOS33          N/A          PULLUP      NONE    
   cam_pclk        INPUT        K12        LVCMOS33          N/A          PULLUP      NONE    
   cam_vsync       INPUT        E15        LVCMOS33          N/A          PULLUP      NONE    
    clk_24m        INPUT        K14        LVCMOS33          N/A          PULLUP      NONE    
     rst_n         INPUT        G11        LVCMOS33          N/A          PULLUP      NONE    
    Led[15]       OUTPUT        T13        LVCMOS25           8            NONE       NONE    
    Led[14]       OUTPUT        T12        LVCMOS25           8            NONE       NONE    
    Led[13]       OUTPUT        R12        LVCMOS25           8            NONE       NONE    
    Led[12]       OUTPUT         M7        LVCMOS25           8            NONE       NONE    
    Led[11]       OUTPUT         T9        LVCMOS25           8            NONE       NONE    
    Led[10]       OUTPUT         T8        LVCMOS25           8            NONE       NONE    
    Led[9]        OUTPUT         T7        LVCMOS25           8            NONE       NONE    
    Led[8]        OUTPUT         R7        LVCMOS25           8            NONE       NONE    
    Led[7]        OUTPUT         P5        LVCMOS25           8            NONE       NONE    
    Led[6]        OUTPUT         N5        LVCMOS25           8            NONE       NONE    
    Led[5]        OUTPUT         P4        LVCMOS25           8            NONE       NONE    
    Led[4]        OUTPUT         M5        LVCMOS25           8            NONE       NONE    
    Led[3]        OUTPUT         N4        LVCMOS25           8            NONE       NONE    
    Led[2]        OUTPUT         N3        LVCMOS25           8            NONE       NONE    
    Led[1]        OUTPUT         M4        LVCMOS25           8            NONE       NONE    
    Led[0]        OUTPUT         M3        LVCMOS25           8            NONE       NONE    
   cam_pwdn       OUTPUT        F14        LVCMOS33           8            NONE       NONE    
    cam_rst       OUTPUT        F13        LVCMOS33           8            NONE       NONE    
   cam_soic       OUTPUT        D16        LVCMOS33           8           PULLUP      NONE    
   cam_xclk       OUTPUT        J12        LVCMOS33           8            NONE       NONE    
   sm_bit[3]      OUTPUT         F3        LVCMOS25           8            NONE       NONE    
   sm_bit[2]      OUTPUT         C2        LVCMOS25           8            NONE       NONE    
   sm_bit[1]      OUTPUT         C3        LVCMOS25           8            NONE       NONE    
   sm_bit[0]      OUTPUT         B1        LVCMOS25           8            NONE       NONE    
   sm_seg[7]      OUTPUT         A2        LVCMOS25           8            NONE       NONE    
   sm_seg[6]      OUTPUT         B2        LVCMOS25           8            NONE       NONE    
   sm_seg[5]      OUTPUT         D3        LVCMOS25           8            NONE       NONE    
   sm_seg[4]      OUTPUT         F5        LVCMOS25           8            NONE       NONE    
   sm_seg[3]      OUTPUT         E4        LVCMOS25           8            NONE       NONE    
   sm_seg[2]      OUTPUT         F4        LVCMOS25           8            NONE       NONE    
   sm_seg[1]      OUTPUT         B3        LVCMOS25           8            NONE       NONE    
   sm_seg[0]      OUTPUT         E3        LVCMOS25           8            NONE       NONE    
   vga_b[7]       OUTPUT         C1        LVCMOS25           8            NONE       NONE    
   vga_b[6]       OUTPUT         D1        LVCMOS25           8            NONE       NONE    
   vga_b[5]       OUTPUT         E2        LVCMOS25           8            NONE       NONE    
   vga_b[4]       OUTPUT         G3        LVCMOS25           8            NONE       NONE    
   vga_b[3]       OUTPUT         E1        LVCMOS25           8            NONE       NONE    
   vga_b[2]       OUTPUT         F2        LVCMOS25           8            NONE       NONE    
   vga_b[1]       OUTPUT         F1        LVCMOS25           8            NONE       NONE    
   vga_b[0]       OUTPUT         G1        LVCMOS25           8            NONE       NONE    
    vga_clk       OUTPUT         H2        LVCMOS25           8            NONE       NONE    
   vga_g[7]       OUTPUT         H5        LVCMOS25           8            NONE       NONE    
   vga_g[6]       OUTPUT         H1        LVCMOS25           8            NONE       NONE    
   vga_g[5]       OUTPUT         J6        LVCMOS25           8            NONE       NONE    
   vga_g[4]       OUTPUT         H3        LVCMOS25           8            NONE       NONE    
   vga_g[3]       OUTPUT         J1        LVCMOS25           8            NONE       NONE    
   vga_g[2]       OUTPUT         K1        LVCMOS25           8            NONE       NONE    
   vga_g[1]       OUTPUT         K2        LVCMOS25           8            NONE       NONE    
   vga_g[0]       OUTPUT         L1        LVCMOS25           8            NONE       NONE    
   vga_hsync      OUTPUT         J3        LVCMOS25           8            NONE       NONE    
   vga_r[7]       OUTPUT         K6        LVCMOS25           8            NONE       NONE    
   vga_r[6]       OUTPUT         K3        LVCMOS25           8            NONE       NONE    
   vga_r[5]       OUTPUT         K5        LVCMOS25           8            NONE       NONE    
   vga_r[4]       OUTPUT         L4        LVCMOS25           8            NONE       NONE    
   vga_r[3]       OUTPUT         M1        LVCMOS25           8            NONE       NONE    
   vga_r[2]       OUTPUT         M2        LVCMOS25           8            NONE       NONE    
   vga_r[1]       OUTPUT         L3        LVCMOS25           8            NONE       NONE    
   vga_r[0]       OUTPUT         L5        LVCMOS25           8            NONE       NONE    
   vga_vsync      OUTPUT         J4        LVCMOS25           8            NONE       NONE    
   cam_soid        INOUT        D14        LVCMOS33           8           PULLUP      NONE    

Report Hierarchy Area:
+---------------------------------------------------------------------------------------------------------------------------------------+
|Instance                              |Module                                     |le     |lut     |ripple  |seq     |bram    |dsp     |
+---------------------------------------------------------------------------------------------------------------------------------------+
|top                                   |test_camera                                |5914   |3963    |1409    |2236    |14      |5       |
|  Sdram_Control_4Port                 |Sdram_Control_4Port                        |754    |498     |161     |393     |2       |0       |
|    command1                          |command                                    |57     |56      |0       |48      |0       |0       |
|    control1                          |control_interface                          |91     |59      |24      |44      |0       |0       |
|    data_path1                        |sdr_data_path                              |4      |4       |0       |1       |0       |0       |
|    read_fifo1                        |Sdram_RD_FIFO                              |134    |83      |18      |108     |1       |0       |
|      dcfifo_component                |softfifo                                   |134    |83      |18      |108     |1       |0       |
|        ram_inst                      |ram_infer_softfifo                         |0      |0       |0       |0       |1       |0       |
|        rd_to_wr_cross_inst           |fifo_cross_domain_addr_process_al_softfifo |36     |25      |0       |36      |0       |0       |
|        wr_to_rd_cross_inst           |fifo_cross_domain_addr_process_al_softfifo |38     |31      |0       |38      |0       |0       |
|    sdram1                            |sdram                                      |1      |1       |0       |0       |0       |0       |
|    write_fifo1                       |Sdram_WR_FIFO                              |125    |64      |18      |95      |1       |0       |
|      dcfifo_component                |softfifo                                   |125    |64      |18      |95      |1       |0       |
|        ram_inst                      |ram_infer_softfifo                         |0      |0       |0       |0       |1       |0       |
|        rd_to_wr_cross_inst           |fifo_cross_domain_addr_process_al_softfifo |29     |19      |0       |29      |0       |0       |
|        wr_to_rd_cross_inst           |fifo_cross_domain_addr_process_al_softfifo |40     |23      |0       |40      |0       |0       |
|  u_Mode_Switch                       |Mode_Switch                                |11     |11      |0       |9       |0       |0       |
|  u_cam_vga_out                       |Driver                                     |111    |67      |44      |28      |0       |0       |
|  u_camera_init                       |camera_init                                |579    |557     |9       |85      |0       |0       |
|    u_i2c_write                       |i2c_module                                 |184    |182     |0       |42      |0       |0       |
|  u_camera_reader                     |camera_reader                              |95     |46      |17      |59      |0       |0       |
|  u_image_process                     |image_process                              |4113   |2557    |1168    |1599    |12      |5       |
|    u_Dilation_Detector               |Dilation_Detector                          |177    |114     |45      |80      |2       |0       |
|      u_three_martix_4                |three_martix                               |167    |107     |45      |70      |2       |0       |
|        u_fifo_1                      |fifo_1                                     |2      |2       |0       |0       |1       |0       |
|        u_fifo_2                      |fifo_2                                     |0      |0       |0       |0       |1       |0       |
|    u_Erosion_Detector                |Erosion_Detector                           |177    |123     |45      |87      |2       |0       |
|      u_three_martix_3                |three_martix                               |165    |113     |45      |75      |2       |0       |
|        u_fifo_1                      |fifo_1                                     |1      |1       |0       |0       |1       |0       |
|        u_fifo_2                      |fifo_2                                     |3      |3       |0       |1       |1       |0       |
|    u_Gesture_detech                  |Gesture_detech                             |928    |643     |249     |254     |0       |1       |
|    u_Median_Gray                     |Median_Gray                                |736    |428     |235     |280     |2       |0       |
|      u_Median_Filter_3X3_8Bit_median |Median_Filter_3X3                          |503    |304     |190     |144     |0       |0       |
|        u_Sort3_1                     |Sort3                                      |86     |56      |30      |35      |0       |0       |
|        u_Sort3_2                     |Sort3                                      |87     |57      |30      |28      |0       |0       |
|        u_Sort3_3                     |Sort3                                      |80     |50      |30      |23      |0       |0       |
|        u_Sort3_4                     |Sort3                                      |50     |30      |20      |8       |0       |0       |
|        u_Sort3_5                     |Sort3                                      |68     |38      |30      |19      |0       |0       |
|        u_Sort3_6                     |Sort3                                      |50     |30      |20      |12      |0       |0       |
|        u_Sort3_7                     |Sort3                                      |71     |41      |30      |8       |0       |0       |
|      u_three_martix                  |three_martix                               |233    |124     |45      |136     |2       |0       |
|        u_fifo_1                      |fifo_1                                     |3      |3       |0       |1       |1       |0       |
|        u_fifo_2                      |fifo_2                                     |0      |0       |0       |0       |1       |0       |
|    u_Median_Gray_2                   |Median_Gray                                |731    |432     |235     |266     |2       |0       |
|      u_Median_Filter_3X3_8Bit_median |Median_Filter_3X3                          |502    |312     |190     |130     |0       |0       |
|        u_Sort3_1                     |Sort3                                      |88     |58      |30      |28      |0       |0       |
|        u_Sort3_2                     |Sort3                                      |87     |57      |30      |33      |0       |0       |
|        u_Sort3_3                     |Sort3                                      |90     |60      |30      |30      |0       |0       |
|        u_Sort3_4                     |Sort3                                      |50     |30      |20      |11      |0       |0       |
|        u_Sort3_5                     |Sort3                                      |69     |39      |30      |10      |0       |0       |
|        u_Sort3_6                     |Sort3                                      |50     |30      |20      |8       |0       |0       |
|        u_Sort3_7                     |Sort3                                      |68     |38      |30      |10      |0       |0       |
|      u_three_martix                  |three_martix                               |229    |120     |45      |136     |2       |0       |
|        u_fifo_1                      |fifo_1                                     |2      |2       |0       |0       |1       |0       |
|        u_fifo_2                      |fifo_2                                     |2      |2       |0       |0       |1       |0       |
|    u_Median_Gray_3                   |Median_Gray                                |718    |428     |235     |267     |2       |0       |
|      u_Median_Filter_3X3_8Bit_median |Median_Filter_3X3                          |494    |304     |190     |129     |0       |0       |
|        u_Sort3_1                     |Sort3                                      |84     |54      |30      |31      |0       |0       |
|        u_Sort3_2                     |Sort3                                      |86     |56      |30      |30      |0       |0       |
|        u_Sort3_3                     |Sort3                                      |86     |56      |30      |35      |0       |0       |
|        u_Sort3_4                     |Sort3                                      |50     |30      |20      |9       |0       |0       |
|        u_Sort3_5                     |Sort3                                      |70     |40      |30      |10      |0       |0       |
|        u_Sort3_6                     |Sort3                                      |50     |30      |20      |8       |0       |0       |
|        u_Sort3_7                     |Sort3                                      |68     |38      |30      |6       |0       |0       |
|      u_three_martix                  |three_martix                               |224    |124     |45      |138     |2       |0       |
|        u_fifo_1                      |fifo_1                                     |2      |2       |0       |0       |1       |0       |
|        u_fifo_2                      |fifo_2                                     |2      |2       |0       |1       |1       |0       |
|    u_RGBYCbCr                        |RGBYCbCr                                   |76     |24      |14      |51      |0       |4       |
|    u_Sobel_Process                   |Sobel_Process                              |376    |206     |92      |179     |2       |0       |
|      u_Caculate_Sobel                |Caculate_Sobel                             |149    |100     |47      |50      |0       |0       |
|      u_three_martix_2                |three_martix                               |227    |106     |45      |129     |2       |0       |
|        u_fifo_1                      |fifo_1                                     |2      |2       |0       |0       |1       |0       |
|        u_fifo_2                      |fifo_2                                     |4      |4       |0       |2       |1       |0       |
|  u_image_select                      |image_select                               |63     |63      |0       |35      |0       |0       |
|  u_pll                               |ip_pll                                     |0      |0       |0       |0       |0       |0       |
|  u_seg_4                             |seg_4                                      |168    |144     |10      |26      |0       |0       |
+---------------------------------------------------------------------------------------------------------------------------------------+


DataNet Average Fanout:

   Index     Fanout     Nets  
    #1          1       3764  
    #2          2       676   
    #3          3       574   
    #4          4       273   
    #5        5-10      785   
    #6        11-50     119   
    #7       51-100      8    
    #8       101-500     5    
    #9        >500       1    
  Average     2.90            

RUN-1002 : start command "export_db ov2640_sdram_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported flow parameters
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1002 : start command "export_bid ov2640_sdram_inst.bid"
RUN-1002 : start command "bitgen -bit ov2640_sdram.bit"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 16 threads.
BIT-1002 : Init instances completely, inst num: 3285
BIT-1002 : Init pips with 16 threads.
BIT-1002 : Init pips completely, net num: 6352, pip num: 59887
BIT-1002 : Init feedthrough with 16 threads.
BIT-1002 : Init feedthrough completely, num: 34
BIT-1003 : Multithreading accelaration with 16 threads.
BIT-1003 : Generate bitstream completely, there are 3097 valid insts, and 184380 bits set as '1'.
BIT-1004 : the usercode register value: 00000000000100110000000000000000
BIT-1004 : PLL setting string = 0001
BIT-1004 : Generate bits file ov2640_sdram.bit.
RUN-1003 : finish command "bitgen -bit ov2640_sdram.bit" in  5.547370s wall, 70.171875s user + 0.515625s system = 70.687500s CPU (1274.3%)

RUN-1004 : used memory is 642 MB, reserved memory is 635 MB, peak memory is 810 MB
RUN-1002 : start command "backup_run_log run.log ../.logs/phy_1/td_20221028_185419.log"
