Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Tue May  7 00:58:32 2019
| Host         : N-5CD6281M34 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file mainBlockDesign_wrapper_timing_summary_routed.rpt -pb mainBlockDesign_wrapper_timing_summary_routed.pb -rpx mainBlockDesign_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : mainBlockDesign_wrapper
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 7087 register/latch pins with no clock driven by root clock pin: hdmi_rx_clk_p (HIGH)

 There are 6144 register/latch pins with no clock driven by root clock pin: mainBlockDesign_i/klt_pyramid_tracker_0/inst/L0_halter/FSM_sequential_state_reg[0]/Q (HIGH)

 There are 6144 register/latch pins with no clock driven by root clock pin: mainBlockDesign_i/klt_pyramid_tracker_0/inst/L0_halter/FSM_sequential_state_reg[1]/Q (HIGH)

 There are 6225 register/latch pins with no clock driven by root clock pin: mainBlockDesign_i/klt_pyramid_tracker_0/inst/L1_halter/FSM_sequential_state_reg[0]/Q (HIGH)

 There are 6225 register/latch pins with no clock driven by root clock pin: mainBlockDesign_i/klt_pyramid_tracker_0/inst/L1_halter/FSM_sequential_state_reg[1]/Q (HIGH)

 There are 6144 register/latch pins with no clock driven by root clock pin: mainBlockDesign_i/klt_pyramid_tracker_0/inst/poscon/y0_reg[28]/Q (HIGH)

 There are 6144 register/latch pins with no clock driven by root clock pin: mainBlockDesign_i/klt_pyramid_tracker_0/inst/poscon/y0_reg[29]/Q (HIGH)

 There are 6144 register/latch pins with no clock driven by root clock pin: mainBlockDesign_i/klt_pyramid_tracker_0/inst/poscon/y0_reg[30]/Q (HIGH)

 There are 6144 register/latch pins with no clock driven by root clock pin: mainBlockDesign_i/klt_pyramid_tracker_0/inst/poscon/y0_reg[31]/Q (HIGH)

 There are 6144 register/latch pins with no clock driven by root clock pin: mainBlockDesign_i/klt_pyramid_tracker_0/inst/poscon/y0_reg[32]/Q (HIGH)

 There are 6144 register/latch pins with no clock driven by root clock pin: mainBlockDesign_i/klt_pyramid_tracker_0/inst/poscon/y0_reg[33]/Q (HIGH)

 There are 6144 register/latch pins with no clock driven by root clock pin: mainBlockDesign_i/klt_pyramid_tracker_0/inst/poscon/y0_reg[34]/Q (HIGH)

 There are 6144 register/latch pins with no clock driven by root clock pin: mainBlockDesign_i/klt_pyramid_tracker_0/inst/poscon/y0_reg[35]/Q (HIGH)

 There are 6144 register/latch pins with no clock driven by root clock pin: mainBlockDesign_i/klt_pyramid_tracker_0/inst/poscon/y0_reg[36]/Q (HIGH)

 There are 6144 register/latch pins with no clock driven by root clock pin: mainBlockDesign_i/klt_pyramid_tracker_0/inst/poscon/y0_reg[37]/Q (HIGH)

 There are 6144 register/latch pins with no clock driven by root clock pin: mainBlockDesign_i/klt_pyramid_tracker_0/inst/poscon/y0_reg[38]/Q (HIGH)

 There are 6144 register/latch pins with no clock driven by root clock pin: mainBlockDesign_i/klt_pyramid_tracker_0/inst/poscon/y0_reg[39]/Q (HIGH)

 There are 6471 register/latch pins with no clock driven by root clock pin: mainBlockDesign_i/klt_pyramid_tracker_0/inst/scaled2x/clk_2x_reg_reg/Q (HIGH)

 There are 5990 register/latch pins with no clock driven by root clock pin: mainBlockDesign_i/klt_pyramid_tracker_0/inst/scaled4x/clk_2x_reg_reg/Q (HIGH)

 There are 11 register/latch pins with no clock driven by root clock pin: mainBlockDesign_i/klt_pyramid_tracker_0/inst/tracker_L0/context/genblk3[4].genblk1[4].context_reg[4][4][0]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: mainBlockDesign_i/klt_pyramid_tracker_0/inst/tracker_L0/inroi/roi_end_reg_reg/Q (HIGH)

 There are 11 register/latch pins with no clock driven by root clock pin: mainBlockDesign_i/klt_pyramid_tracker_0/inst/tracker_L1/context/genblk3[4].genblk1[4].context_reg[4][4][0]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: mainBlockDesign_i/klt_pyramid_tracker_0/inst/tracker_L1/inroi/roi_end_reg_reg/Q (HIGH)

 There are 11 register/latch pins with no clock driven by root clock pin: mainBlockDesign_i/klt_pyramid_tracker_0/inst/tracker_L2/context/genblk3[4].genblk1[4].context_reg[4][4][0]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: mainBlockDesign_i/klt_pyramid_tracker_0/inst/tracker_L2/inroi/roi_end_reg_reg/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 49648 pins that are not constrained for maximum delay. (HIGH)

 There are 6 pins that are not constrained for maximum delay due to constant clock. (MEDIUM)


5. checking no_input_delay
--------------------------
 There are 6 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 5 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 165 register/latch pins with multiple clocks. (HIGH)


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      1.317        0.000                      0                  358        0.057        0.000                      0                  358        0.264        0.000                       0                   172  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                                     Waveform(ns)         Period(ns)      Frequency(MHz)
-----                                     ------------         ----------      --------------
sys_clk_pin                               {0.000 4.000}        8.000           125.000         
  clk_out1_mainBlockDesign_clk_wiz_0_0_1  {0.000 2.500}        5.000           200.000         
  clkfbout_mainBlockDesign_clk_wiz_0_0_1  {0.000 4.000}        8.000           125.000         
sys_clock                                 {0.000 4.000}        8.000           125.000         
  clk_out1_mainBlockDesign_clk_wiz_0_0    {0.000 2.500}        5.000           200.000         
  clkfbout_mainBlockDesign_clk_wiz_0_0    {0.000 4.000}        8.000           125.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                         WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                         -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin                                                                                                                                                                                 2.000        0.000                       0                     1  
  clk_out1_mainBlockDesign_clk_wiz_0_0_1        1.318        0.000                      0                  355        0.122        0.000                      0                  355        0.264        0.000                       0                   168  
  clkfbout_mainBlockDesign_clk_wiz_0_0_1                                                                                                                                                    5.845        0.000                       0                     3  
sys_clock                                                                                                                                                                                   2.000        0.000                       0                     1  
  clk_out1_mainBlockDesign_clk_wiz_0_0          1.317        0.000                      0                  355        0.122        0.000                      0                  355        0.264        0.000                       0                   168  
  clkfbout_mainBlockDesign_clk_wiz_0_0                                                                                                                                                      5.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock                              To Clock                                    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                              --------                                    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_out1_mainBlockDesign_clk_wiz_0_0    clk_out1_mainBlockDesign_clk_wiz_0_0_1        1.317        0.000                      0                  355        0.057        0.000                      0                  355  
clk_out1_mainBlockDesign_clk_wiz_0_0_1  clk_out1_mainBlockDesign_clk_wiz_0_0          1.317        0.000                      0                  355        0.057        0.000                      0                  355  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group                              From Clock                              To Clock                                    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                              ----------                              --------                                    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**                       clk_out1_mainBlockDesign_clk_wiz_0_0    clk_out1_mainBlockDesign_clk_wiz_0_0          3.410        0.000                      0                    3        0.425        0.000                      0                    3  
**async_default**                       clk_out1_mainBlockDesign_clk_wiz_0_0_1  clk_out1_mainBlockDesign_clk_wiz_0_0          3.410        0.000                      0                    3        0.360        0.000                      0                    3  
**async_default**                       clk_out1_mainBlockDesign_clk_wiz_0_0    clk_out1_mainBlockDesign_clk_wiz_0_0_1        3.410        0.000                      0                    3        0.360        0.000                      0                    3  
**async_default**                       clk_out1_mainBlockDesign_clk_wiz_0_0_1  clk_out1_mainBlockDesign_clk_wiz_0_0_1        3.410        0.000                      0                    3        0.425        0.000                      0                    3  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        2.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { sys_clock }

Check Type        Corner  Lib Pin           Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     PLLE2_ADV/CLKIN1  n/a            1.249         8.000       6.751      PLLE2_ADV_X1Y2  mainBlockDesign_i/clk_wiz_0/inst/plle2_adv_inst/CLKIN1
Max Period        n/a     PLLE2_ADV/CLKIN1  n/a            52.633        8.000       44.633     PLLE2_ADV_X1Y2  mainBlockDesign_i/clk_wiz_0/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Slow    PLLE2_ADV/CLKIN1  n/a            2.000         4.000       2.000      PLLE2_ADV_X1Y2  mainBlockDesign_i/clk_wiz_0/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Fast    PLLE2_ADV/CLKIN1  n/a            2.000         4.000       2.000      PLLE2_ADV_X1Y2  mainBlockDesign_i/clk_wiz_0/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Slow    PLLE2_ADV/CLKIN1  n/a            2.000         4.000       2.000      PLLE2_ADV_X1Y2  mainBlockDesign_i/clk_wiz_0/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Fast    PLLE2_ADV/CLKIN1  n/a            2.000         4.000       2.000      PLLE2_ADV_X1Y2  mainBlockDesign_i/clk_wiz_0/inst/plle2_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_mainBlockDesign_clk_wiz_0_0_1
  To Clock:  clk_out1_mainBlockDesign_clk_wiz_0_0_1

Setup :            0  Failing Endpoints,  Worst Slack        1.318ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.122ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        0.264ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.318ns  (required time - arrival time)
  Source:                 mainBlockDesign_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dSda_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mainBlockDesign_clk_wiz_0_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            mainBlockDesign_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mainBlockDesign_clk_wiz_0_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_mainBlockDesign_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_mainBlockDesign_clk_wiz_0_0_1 rise@5.000ns - clk_out1_mainBlockDesign_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        3.623ns  (logic 1.194ns (32.957%)  route 2.429ns (67.043%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.978ns = ( 3.022 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.337ns
    Clock Pessimism Removal (CPR):    -0.383ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mainBlockDesign_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    mainBlockDesign_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  mainBlockDesign_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.781    mainBlockDesign_i/clk_wiz_0/inst/clk_in1_mainBlockDesign_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -9.282    -6.501 r  mainBlockDesign_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.200    -4.301    mainBlockDesign_i/clk_wiz_0/inst/clk_out1_mainBlockDesign_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -4.200 r  mainBlockDesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=166, routed)         1.863    -2.337    mainBlockDesign_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/RefClk
    SLICE_X113Y59        FDRE                                         r  mainBlockDesign_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dSda_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y59        FDRE (Prop_fdre_C_Q)         0.419    -1.918 f  mainBlockDesign_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dSda_reg/Q
                         net (fo=13, routed)          0.944    -0.975    mainBlockDesign_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dSda
    SLICE_X111Y57        LUT3 (Prop_lut3_I1_O)        0.325    -0.650 f  mainBlockDesign_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_4/O
                         net (fo=13, routed)          0.617    -0.033    mainBlockDesign_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_4_n_0
    SLICE_X110Y58        LUT6 (Prop_lut6_I1_O)        0.326     0.293 r  mainBlockDesign_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state[2]_i_4/O
                         net (fo=3, routed)           0.868     1.162    mainBlockDesign_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state[2]_i_4_n_0
    SLICE_X110Y58        LUT6 (Prop_lut6_I2_O)        0.124     1.286 r  mainBlockDesign_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state[2]_i_1/O
                         net (fo=1, routed)           0.000     1.286    mainBlockDesign_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state[2]_i_1_n_0
    SLICE_X110Y58        FDRE                                         r  mainBlockDesign_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mainBlockDesign_clk_wiz_0_0_1 rise edge)
                                                      5.000     5.000 r  
    K17                                               0.000     5.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     5.000    mainBlockDesign_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404     6.404 r  mainBlockDesign_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     7.585    mainBlockDesign_i/clk_wiz_0/inst/clk_in1_mainBlockDesign_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.346    -0.761 r  mainBlockDesign_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.007     1.246    mainBlockDesign_i/clk_wiz_0/inst/clk_out1_mainBlockDesign_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.337 r  mainBlockDesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=166, routed)         1.685     3.022    mainBlockDesign_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/RefClk
    SLICE_X110Y58        FDRE                                         r  mainBlockDesign_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state_reg[2]/C
                         clock pessimism             -0.383     2.639    
                         clock uncertainty           -0.065     2.574    
    SLICE_X110Y58        FDRE (Setup_fdre_C_D)        0.029     2.603    mainBlockDesign_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state_reg[2]
  -------------------------------------------------------------------
                         required time                          2.603    
                         arrival time                          -1.286    
  -------------------------------------------------------------------
                         slack                                  1.318    

Slack (MET) :             1.390ns  (required time - arrival time)
  Source:                 mainBlockDesign_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mainBlockDesign_clk_wiz_0_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            mainBlockDesign_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mainBlockDesign_clk_wiz_0_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_mainBlockDesign_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_mainBlockDesign_clk_wiz_0_0_1 rise@5.000ns - clk_out1_mainBlockDesign_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        3.514ns  (logic 1.445ns (41.117%)  route 2.069ns (58.883%))
  Logic Levels:           4  (LUT3=1 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.978ns = ( 3.022 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.339ns
    Clock Pessimism Removal (CPR):    -0.423ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mainBlockDesign_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    mainBlockDesign_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  mainBlockDesign_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.781    mainBlockDesign_i/clk_wiz_0/inst/clk_in1_mainBlockDesign_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -9.282    -6.501 r  mainBlockDesign_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.200    -4.301    mainBlockDesign_i/clk_wiz_0/inst/clk_out1_mainBlockDesign_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -4.200 r  mainBlockDesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=166, routed)         1.861    -2.339    mainBlockDesign_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/RefClk
    SLICE_X109Y59        FDRE                                         r  mainBlockDesign_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y59        FDRE (Prop_fdre_C_Q)         0.456    -1.883 f  mainBlockDesign_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[0]/Q
                         net (fo=5, routed)           0.827    -1.056    mainBlockDesign_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/sI2C_DataIn[0]
    SLICE_X111Y59        LUT3 (Prop_lut3_I1_O)        0.152    -0.904 r  mainBlockDesign_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state[1]_i_9/O
                         net (fo=1, routed)           0.816    -0.088    mainBlockDesign_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state[1]_i_9_n_0
    SLICE_X112Y59        LUT6 (Prop_lut6_I3_O)        0.326     0.238 r  mainBlockDesign_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state[1]_i_6/O
                         net (fo=1, routed)           0.000     0.238    mainBlockDesign_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state[1]_i_6_n_0
    SLICE_X112Y59        MUXF7 (Prop_muxf7_I1_O)      0.214     0.452 r  mainBlockDesign_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state_reg[1]_i_2/O
                         net (fo=1, routed)           0.426     0.878    mainBlockDesign_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/nstate__0[1]
    SLICE_X111Y58        LUT6 (Prop_lut6_I0_O)        0.297     1.175 r  mainBlockDesign_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state[1]_i_1/O
                         net (fo=1, routed)           0.000     1.175    mainBlockDesign_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state[1]_i_1_n_0
    SLICE_X111Y58        FDRE                                         r  mainBlockDesign_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mainBlockDesign_clk_wiz_0_0_1 rise edge)
                                                      5.000     5.000 r  
    K17                                               0.000     5.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     5.000    mainBlockDesign_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404     6.404 r  mainBlockDesign_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     7.585    mainBlockDesign_i/clk_wiz_0/inst/clk_in1_mainBlockDesign_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.346    -0.761 r  mainBlockDesign_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.007     1.246    mainBlockDesign_i/clk_wiz_0/inst/clk_out1_mainBlockDesign_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.337 r  mainBlockDesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=166, routed)         1.685     3.022    mainBlockDesign_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/RefClk
    SLICE_X111Y58        FDRE                                         r  mainBlockDesign_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state_reg[1]/C
                         clock pessimism             -0.423     2.599    
                         clock uncertainty           -0.065     2.534    
    SLICE_X111Y58        FDRE (Setup_fdre_C_D)        0.031     2.565    mainBlockDesign_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state_reg[1]
  -------------------------------------------------------------------
                         required time                          2.565    
                         arrival time                          -1.175    
  -------------------------------------------------------------------
                         slack                                  1.390    

Slack (MET) :             1.398ns  (required time - arrival time)
  Source:                 mainBlockDesign_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mainBlockDesign_clk_wiz_0_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            mainBlockDesign_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[20]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_mainBlockDesign_clk_wiz_0_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_mainBlockDesign_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_mainBlockDesign_clk_wiz_0_0_1 rise@5.000ns - clk_out1_mainBlockDesign_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        3.339ns  (logic 0.766ns (22.943%)  route 2.573ns (77.057%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.990ns = ( 3.010 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.342ns
    Clock Pessimism Removal (CPR):    -0.382ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mainBlockDesign_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    mainBlockDesign_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  mainBlockDesign_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.781    mainBlockDesign_i/clk_wiz_0/inst/clk_in1_mainBlockDesign_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -9.282    -6.501 r  mainBlockDesign_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.200    -4.301    mainBlockDesign_i/clk_wiz_0/inst/clk_out1_mainBlockDesign_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -4.200 r  mainBlockDesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=166, routed)         1.858    -2.342    mainBlockDesign_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/RefClk
    SLICE_X108Y63        FDRE                                         r  mainBlockDesign_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y63        FDRE (Prop_fdre_C_Q)         0.518    -1.824 f  mainBlockDesign_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[3]/Q
                         net (fo=2, routed)           1.075    -0.749    mainBlockDesign_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/SyncBaseOvf/rTimeoutCnt_reg[3]
    SLICE_X109Y63        LUT4 (Prop_lut4_I0_O)        0.124    -0.625 r  mainBlockDesign_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/SyncBaseOvf/iIn_q_i_4__4/O
                         net (fo=2, routed)           0.791     0.165    mainBlockDesign_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/SyncBaseOvf_n_3
    SLICE_X109Y66        LUT6 (Prop_lut6_I2_O)        0.124     0.289 r  mainBlockDesign_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt[0]_i_1__1/O
                         net (fo=24, routed)          0.707     0.997    mainBlockDesign_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/sel
    SLICE_X108Y68        FDRE                                         r  mainBlockDesign_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[20]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mainBlockDesign_clk_wiz_0_0_1 rise edge)
                                                      5.000     5.000 r  
    K17                                               0.000     5.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     5.000    mainBlockDesign_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404     6.404 r  mainBlockDesign_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     7.585    mainBlockDesign_i/clk_wiz_0/inst/clk_in1_mainBlockDesign_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.346    -0.761 r  mainBlockDesign_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.007     1.246    mainBlockDesign_i/clk_wiz_0/inst/clk_out1_mainBlockDesign_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.337 r  mainBlockDesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=166, routed)         1.673     3.010    mainBlockDesign_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/RefClk
    SLICE_X108Y68        FDRE                                         r  mainBlockDesign_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[20]/C
                         clock pessimism             -0.382     2.628    
                         clock uncertainty           -0.065     2.563    
    SLICE_X108Y68        FDRE (Setup_fdre_C_CE)      -0.169     2.394    mainBlockDesign_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[20]
  -------------------------------------------------------------------
                         required time                          2.394    
                         arrival time                          -0.997    
  -------------------------------------------------------------------
                         slack                                  1.398    

Slack (MET) :             1.398ns  (required time - arrival time)
  Source:                 mainBlockDesign_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mainBlockDesign_clk_wiz_0_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            mainBlockDesign_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[21]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_mainBlockDesign_clk_wiz_0_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_mainBlockDesign_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_mainBlockDesign_clk_wiz_0_0_1 rise@5.000ns - clk_out1_mainBlockDesign_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        3.339ns  (logic 0.766ns (22.943%)  route 2.573ns (77.057%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.990ns = ( 3.010 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.342ns
    Clock Pessimism Removal (CPR):    -0.382ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mainBlockDesign_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    mainBlockDesign_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  mainBlockDesign_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.781    mainBlockDesign_i/clk_wiz_0/inst/clk_in1_mainBlockDesign_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -9.282    -6.501 r  mainBlockDesign_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.200    -4.301    mainBlockDesign_i/clk_wiz_0/inst/clk_out1_mainBlockDesign_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -4.200 r  mainBlockDesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=166, routed)         1.858    -2.342    mainBlockDesign_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/RefClk
    SLICE_X108Y63        FDRE                                         r  mainBlockDesign_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y63        FDRE (Prop_fdre_C_Q)         0.518    -1.824 f  mainBlockDesign_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[3]/Q
                         net (fo=2, routed)           1.075    -0.749    mainBlockDesign_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/SyncBaseOvf/rTimeoutCnt_reg[3]
    SLICE_X109Y63        LUT4 (Prop_lut4_I0_O)        0.124    -0.625 r  mainBlockDesign_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/SyncBaseOvf/iIn_q_i_4__4/O
                         net (fo=2, routed)           0.791     0.165    mainBlockDesign_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/SyncBaseOvf_n_3
    SLICE_X109Y66        LUT6 (Prop_lut6_I2_O)        0.124     0.289 r  mainBlockDesign_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt[0]_i_1__1/O
                         net (fo=24, routed)          0.707     0.997    mainBlockDesign_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/sel
    SLICE_X108Y68        FDRE                                         r  mainBlockDesign_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[21]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mainBlockDesign_clk_wiz_0_0_1 rise edge)
                                                      5.000     5.000 r  
    K17                                               0.000     5.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     5.000    mainBlockDesign_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404     6.404 r  mainBlockDesign_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     7.585    mainBlockDesign_i/clk_wiz_0/inst/clk_in1_mainBlockDesign_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.346    -0.761 r  mainBlockDesign_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.007     1.246    mainBlockDesign_i/clk_wiz_0/inst/clk_out1_mainBlockDesign_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.337 r  mainBlockDesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=166, routed)         1.673     3.010    mainBlockDesign_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/RefClk
    SLICE_X108Y68        FDRE                                         r  mainBlockDesign_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[21]/C
                         clock pessimism             -0.382     2.628    
                         clock uncertainty           -0.065     2.563    
    SLICE_X108Y68        FDRE (Setup_fdre_C_CE)      -0.169     2.394    mainBlockDesign_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[21]
  -------------------------------------------------------------------
                         required time                          2.394    
                         arrival time                          -0.997    
  -------------------------------------------------------------------
                         slack                                  1.398    

Slack (MET) :             1.398ns  (required time - arrival time)
  Source:                 mainBlockDesign_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mainBlockDesign_clk_wiz_0_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            mainBlockDesign_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[22]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_mainBlockDesign_clk_wiz_0_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_mainBlockDesign_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_mainBlockDesign_clk_wiz_0_0_1 rise@5.000ns - clk_out1_mainBlockDesign_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        3.339ns  (logic 0.766ns (22.943%)  route 2.573ns (77.057%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.990ns = ( 3.010 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.342ns
    Clock Pessimism Removal (CPR):    -0.382ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mainBlockDesign_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    mainBlockDesign_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  mainBlockDesign_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.781    mainBlockDesign_i/clk_wiz_0/inst/clk_in1_mainBlockDesign_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -9.282    -6.501 r  mainBlockDesign_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.200    -4.301    mainBlockDesign_i/clk_wiz_0/inst/clk_out1_mainBlockDesign_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -4.200 r  mainBlockDesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=166, routed)         1.858    -2.342    mainBlockDesign_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/RefClk
    SLICE_X108Y63        FDRE                                         r  mainBlockDesign_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y63        FDRE (Prop_fdre_C_Q)         0.518    -1.824 f  mainBlockDesign_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[3]/Q
                         net (fo=2, routed)           1.075    -0.749    mainBlockDesign_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/SyncBaseOvf/rTimeoutCnt_reg[3]
    SLICE_X109Y63        LUT4 (Prop_lut4_I0_O)        0.124    -0.625 r  mainBlockDesign_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/SyncBaseOvf/iIn_q_i_4__4/O
                         net (fo=2, routed)           0.791     0.165    mainBlockDesign_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/SyncBaseOvf_n_3
    SLICE_X109Y66        LUT6 (Prop_lut6_I2_O)        0.124     0.289 r  mainBlockDesign_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt[0]_i_1__1/O
                         net (fo=24, routed)          0.707     0.997    mainBlockDesign_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/sel
    SLICE_X108Y68        FDRE                                         r  mainBlockDesign_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[22]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mainBlockDesign_clk_wiz_0_0_1 rise edge)
                                                      5.000     5.000 r  
    K17                                               0.000     5.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     5.000    mainBlockDesign_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404     6.404 r  mainBlockDesign_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     7.585    mainBlockDesign_i/clk_wiz_0/inst/clk_in1_mainBlockDesign_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.346    -0.761 r  mainBlockDesign_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.007     1.246    mainBlockDesign_i/clk_wiz_0/inst/clk_out1_mainBlockDesign_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.337 r  mainBlockDesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=166, routed)         1.673     3.010    mainBlockDesign_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/RefClk
    SLICE_X108Y68        FDRE                                         r  mainBlockDesign_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[22]/C
                         clock pessimism             -0.382     2.628    
                         clock uncertainty           -0.065     2.563    
    SLICE_X108Y68        FDRE (Setup_fdre_C_CE)      -0.169     2.394    mainBlockDesign_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[22]
  -------------------------------------------------------------------
                         required time                          2.394    
                         arrival time                          -0.997    
  -------------------------------------------------------------------
                         slack                                  1.398    

Slack (MET) :             1.398ns  (required time - arrival time)
  Source:                 mainBlockDesign_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mainBlockDesign_clk_wiz_0_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            mainBlockDesign_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[23]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_mainBlockDesign_clk_wiz_0_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_mainBlockDesign_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_mainBlockDesign_clk_wiz_0_0_1 rise@5.000ns - clk_out1_mainBlockDesign_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        3.339ns  (logic 0.766ns (22.943%)  route 2.573ns (77.057%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.990ns = ( 3.010 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.342ns
    Clock Pessimism Removal (CPR):    -0.382ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mainBlockDesign_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    mainBlockDesign_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  mainBlockDesign_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.781    mainBlockDesign_i/clk_wiz_0/inst/clk_in1_mainBlockDesign_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -9.282    -6.501 r  mainBlockDesign_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.200    -4.301    mainBlockDesign_i/clk_wiz_0/inst/clk_out1_mainBlockDesign_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -4.200 r  mainBlockDesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=166, routed)         1.858    -2.342    mainBlockDesign_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/RefClk
    SLICE_X108Y63        FDRE                                         r  mainBlockDesign_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y63        FDRE (Prop_fdre_C_Q)         0.518    -1.824 f  mainBlockDesign_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[3]/Q
                         net (fo=2, routed)           1.075    -0.749    mainBlockDesign_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/SyncBaseOvf/rTimeoutCnt_reg[3]
    SLICE_X109Y63        LUT4 (Prop_lut4_I0_O)        0.124    -0.625 r  mainBlockDesign_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/SyncBaseOvf/iIn_q_i_4__4/O
                         net (fo=2, routed)           0.791     0.165    mainBlockDesign_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/SyncBaseOvf_n_3
    SLICE_X109Y66        LUT6 (Prop_lut6_I2_O)        0.124     0.289 r  mainBlockDesign_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt[0]_i_1__1/O
                         net (fo=24, routed)          0.707     0.997    mainBlockDesign_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/sel
    SLICE_X108Y68        FDRE                                         r  mainBlockDesign_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[23]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mainBlockDesign_clk_wiz_0_0_1 rise edge)
                                                      5.000     5.000 r  
    K17                                               0.000     5.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     5.000    mainBlockDesign_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404     6.404 r  mainBlockDesign_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     7.585    mainBlockDesign_i/clk_wiz_0/inst/clk_in1_mainBlockDesign_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.346    -0.761 r  mainBlockDesign_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.007     1.246    mainBlockDesign_i/clk_wiz_0/inst/clk_out1_mainBlockDesign_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.337 r  mainBlockDesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=166, routed)         1.673     3.010    mainBlockDesign_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/RefClk
    SLICE_X108Y68        FDRE                                         r  mainBlockDesign_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[23]/C
                         clock pessimism             -0.382     2.628    
                         clock uncertainty           -0.065     2.563    
    SLICE_X108Y68        FDRE (Setup_fdre_C_CE)      -0.169     2.394    mainBlockDesign_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[23]
  -------------------------------------------------------------------
                         required time                          2.394    
                         arrival time                          -0.997    
  -------------------------------------------------------------------
                         slack                                  1.398    

Slack (MET) :             1.402ns  (required time - arrival time)
  Source:                 mainBlockDesign_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/ddScl_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mainBlockDesign_clk_wiz_0_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            mainBlockDesign_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_mainBlockDesign_clk_wiz_0_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_mainBlockDesign_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_mainBlockDesign_clk_wiz_0_0_1 rise@5.000ns - clk_out1_mainBlockDesign_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        3.260ns  (logic 1.199ns (36.785%)  route 2.061ns (63.215%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.069ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.982ns = ( 3.018 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.336ns
    Clock Pessimism Removal (CPR):    -0.423ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mainBlockDesign_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    mainBlockDesign_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  mainBlockDesign_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.781    mainBlockDesign_i/clk_wiz_0/inst/clk_in1_mainBlockDesign_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -9.282    -6.501 r  mainBlockDesign_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.200    -4.301    mainBlockDesign_i/clk_wiz_0/inst/clk_out1_mainBlockDesign_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -4.200 r  mainBlockDesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=166, routed)         1.864    -2.336    mainBlockDesign_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/RefClk
    SLICE_X110Y58        FDRE                                         r  mainBlockDesign_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/ddScl_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y58        FDRE (Prop_fdre_C_Q)         0.419    -1.917 r  mainBlockDesign_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/ddScl_reg/Q
                         net (fo=6, routed)           0.749    -1.168    mainBlockDesign_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/ddScl
    SLICE_X110Y58        LUT2 (Prop_lut2_I0_O)        0.324    -0.844 r  mainBlockDesign_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state[2]_i_11/O
                         net (fo=3, routed)           0.337    -0.507    mainBlockDesign_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state[2]_i_11_n_0
    SLICE_X110Y57        LUT6 (Prop_lut6_I2_O)        0.332    -0.175 f  mainBlockDesign_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_5/O
                         net (fo=12, routed)          0.475     0.300    mainBlockDesign_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_5_n_0
    SLICE_X109Y58        LUT6 (Prop_lut6_I5_O)        0.124     0.424 r  mainBlockDesign_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_1/O
                         net (fo=8, routed)           0.499     0.923    mainBlockDesign_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_1_n_0
    SLICE_X109Y59        FDRE                                         r  mainBlockDesign_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mainBlockDesign_clk_wiz_0_0_1 rise edge)
                                                      5.000     5.000 r  
    K17                                               0.000     5.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     5.000    mainBlockDesign_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404     6.404 r  mainBlockDesign_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     7.585    mainBlockDesign_i/clk_wiz_0/inst/clk_in1_mainBlockDesign_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.346    -0.761 r  mainBlockDesign_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.007     1.246    mainBlockDesign_i/clk_wiz_0/inst/clk_out1_mainBlockDesign_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.337 r  mainBlockDesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=166, routed)         1.681     3.018    mainBlockDesign_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/RefClk
    SLICE_X109Y59        FDRE                                         r  mainBlockDesign_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[0]/C
                         clock pessimism             -0.423     2.595    
                         clock uncertainty           -0.065     2.530    
    SLICE_X109Y59        FDRE (Setup_fdre_C_CE)      -0.205     2.325    mainBlockDesign_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[0]
  -------------------------------------------------------------------
                         required time                          2.325    
                         arrival time                          -0.923    
  -------------------------------------------------------------------
                         slack                                  1.402    

Slack (MET) :             1.424ns  (required time - arrival time)
  Source:                 mainBlockDesign_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/ddScl_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mainBlockDesign_clk_wiz_0_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            mainBlockDesign_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_mainBlockDesign_clk_wiz_0_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_mainBlockDesign_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_mainBlockDesign_clk_wiz_0_0_1 rise@5.000ns - clk_out1_mainBlockDesign_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        3.280ns  (logic 1.199ns (36.550%)  route 2.081ns (63.450%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.979ns = ( 3.021 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.336ns
    Clock Pessimism Removal (CPR):    -0.383ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mainBlockDesign_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    mainBlockDesign_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  mainBlockDesign_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.781    mainBlockDesign_i/clk_wiz_0/inst/clk_in1_mainBlockDesign_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -9.282    -6.501 r  mainBlockDesign_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.200    -4.301    mainBlockDesign_i/clk_wiz_0/inst/clk_out1_mainBlockDesign_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -4.200 r  mainBlockDesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=166, routed)         1.864    -2.336    mainBlockDesign_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/RefClk
    SLICE_X110Y58        FDRE                                         r  mainBlockDesign_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/ddScl_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y58        FDRE (Prop_fdre_C_Q)         0.419    -1.917 r  mainBlockDesign_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/ddScl_reg/Q
                         net (fo=6, routed)           0.749    -1.168    mainBlockDesign_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/ddScl
    SLICE_X110Y58        LUT2 (Prop_lut2_I0_O)        0.324    -0.844 r  mainBlockDesign_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state[2]_i_11/O
                         net (fo=3, routed)           0.337    -0.507    mainBlockDesign_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state[2]_i_11_n_0
    SLICE_X110Y57        LUT6 (Prop_lut6_I2_O)        0.332    -0.175 f  mainBlockDesign_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_5/O
                         net (fo=12, routed)          0.475     0.300    mainBlockDesign_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_5_n_0
    SLICE_X109Y58        LUT6 (Prop_lut6_I5_O)        0.124     0.424 r  mainBlockDesign_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_1/O
                         net (fo=8, routed)           0.520     0.944    mainBlockDesign_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_1_n_0
    SLICE_X110Y60        FDRE                                         r  mainBlockDesign_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mainBlockDesign_clk_wiz_0_0_1 rise edge)
                                                      5.000     5.000 r  
    K17                                               0.000     5.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     5.000    mainBlockDesign_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404     6.404 r  mainBlockDesign_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     7.585    mainBlockDesign_i/clk_wiz_0/inst/clk_in1_mainBlockDesign_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.346    -0.761 r  mainBlockDesign_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.007     1.246    mainBlockDesign_i/clk_wiz_0/inst/clk_out1_mainBlockDesign_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.337 r  mainBlockDesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=166, routed)         1.684     3.021    mainBlockDesign_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/RefClk
    SLICE_X110Y60        FDRE                                         r  mainBlockDesign_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[1]/C
                         clock pessimism             -0.383     2.638    
                         clock uncertainty           -0.065     2.573    
    SLICE_X110Y60        FDRE (Setup_fdre_C_CE)      -0.205     2.368    mainBlockDesign_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[1]
  -------------------------------------------------------------------
                         required time                          2.368    
                         arrival time                          -0.944    
  -------------------------------------------------------------------
                         slack                                  1.424    

Slack (MET) :             1.424ns  (required time - arrival time)
  Source:                 mainBlockDesign_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/ddScl_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mainBlockDesign_clk_wiz_0_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            mainBlockDesign_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_mainBlockDesign_clk_wiz_0_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_mainBlockDesign_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_mainBlockDesign_clk_wiz_0_0_1 rise@5.000ns - clk_out1_mainBlockDesign_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        3.280ns  (logic 1.199ns (36.550%)  route 2.081ns (63.450%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.979ns = ( 3.021 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.336ns
    Clock Pessimism Removal (CPR):    -0.383ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mainBlockDesign_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    mainBlockDesign_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  mainBlockDesign_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.781    mainBlockDesign_i/clk_wiz_0/inst/clk_in1_mainBlockDesign_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -9.282    -6.501 r  mainBlockDesign_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.200    -4.301    mainBlockDesign_i/clk_wiz_0/inst/clk_out1_mainBlockDesign_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -4.200 r  mainBlockDesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=166, routed)         1.864    -2.336    mainBlockDesign_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/RefClk
    SLICE_X110Y58        FDRE                                         r  mainBlockDesign_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/ddScl_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y58        FDRE (Prop_fdre_C_Q)         0.419    -1.917 r  mainBlockDesign_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/ddScl_reg/Q
                         net (fo=6, routed)           0.749    -1.168    mainBlockDesign_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/ddScl
    SLICE_X110Y58        LUT2 (Prop_lut2_I0_O)        0.324    -0.844 r  mainBlockDesign_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state[2]_i_11/O
                         net (fo=3, routed)           0.337    -0.507    mainBlockDesign_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state[2]_i_11_n_0
    SLICE_X110Y57        LUT6 (Prop_lut6_I2_O)        0.332    -0.175 f  mainBlockDesign_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_5/O
                         net (fo=12, routed)          0.475     0.300    mainBlockDesign_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_5_n_0
    SLICE_X109Y58        LUT6 (Prop_lut6_I5_O)        0.124     0.424 r  mainBlockDesign_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_1/O
                         net (fo=8, routed)           0.520     0.944    mainBlockDesign_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_1_n_0
    SLICE_X110Y60        FDRE                                         r  mainBlockDesign_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mainBlockDesign_clk_wiz_0_0_1 rise edge)
                                                      5.000     5.000 r  
    K17                                               0.000     5.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     5.000    mainBlockDesign_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404     6.404 r  mainBlockDesign_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     7.585    mainBlockDesign_i/clk_wiz_0/inst/clk_in1_mainBlockDesign_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.346    -0.761 r  mainBlockDesign_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.007     1.246    mainBlockDesign_i/clk_wiz_0/inst/clk_out1_mainBlockDesign_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.337 r  mainBlockDesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=166, routed)         1.684     3.021    mainBlockDesign_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/RefClk
    SLICE_X110Y60        FDRE                                         r  mainBlockDesign_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[2]/C
                         clock pessimism             -0.383     2.638    
                         clock uncertainty           -0.065     2.573    
    SLICE_X110Y60        FDRE (Setup_fdre_C_CE)      -0.205     2.368    mainBlockDesign_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[2]
  -------------------------------------------------------------------
                         required time                          2.368    
                         arrival time                          -0.944    
  -------------------------------------------------------------------
                         slack                                  1.424    

Slack (MET) :             1.424ns  (required time - arrival time)
  Source:                 mainBlockDesign_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/ddScl_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mainBlockDesign_clk_wiz_0_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            mainBlockDesign_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_mainBlockDesign_clk_wiz_0_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_mainBlockDesign_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_mainBlockDesign_clk_wiz_0_0_1 rise@5.000ns - clk_out1_mainBlockDesign_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        3.280ns  (logic 1.199ns (36.550%)  route 2.081ns (63.450%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.979ns = ( 3.021 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.336ns
    Clock Pessimism Removal (CPR):    -0.383ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mainBlockDesign_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    mainBlockDesign_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  mainBlockDesign_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.781    mainBlockDesign_i/clk_wiz_0/inst/clk_in1_mainBlockDesign_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -9.282    -6.501 r  mainBlockDesign_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.200    -4.301    mainBlockDesign_i/clk_wiz_0/inst/clk_out1_mainBlockDesign_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -4.200 r  mainBlockDesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=166, routed)         1.864    -2.336    mainBlockDesign_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/RefClk
    SLICE_X110Y58        FDRE                                         r  mainBlockDesign_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/ddScl_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y58        FDRE (Prop_fdre_C_Q)         0.419    -1.917 r  mainBlockDesign_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/ddScl_reg/Q
                         net (fo=6, routed)           0.749    -1.168    mainBlockDesign_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/ddScl
    SLICE_X110Y58        LUT2 (Prop_lut2_I0_O)        0.324    -0.844 r  mainBlockDesign_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state[2]_i_11/O
                         net (fo=3, routed)           0.337    -0.507    mainBlockDesign_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state[2]_i_11_n_0
    SLICE_X110Y57        LUT6 (Prop_lut6_I2_O)        0.332    -0.175 f  mainBlockDesign_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_5/O
                         net (fo=12, routed)          0.475     0.300    mainBlockDesign_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_5_n_0
    SLICE_X109Y58        LUT6 (Prop_lut6_I5_O)        0.124     0.424 r  mainBlockDesign_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_1/O
                         net (fo=8, routed)           0.520     0.944    mainBlockDesign_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_1_n_0
    SLICE_X110Y60        FDRE                                         r  mainBlockDesign_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mainBlockDesign_clk_wiz_0_0_1 rise edge)
                                                      5.000     5.000 r  
    K17                                               0.000     5.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     5.000    mainBlockDesign_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404     6.404 r  mainBlockDesign_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     7.585    mainBlockDesign_i/clk_wiz_0/inst/clk_in1_mainBlockDesign_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.346    -0.761 r  mainBlockDesign_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.007     1.246    mainBlockDesign_i/clk_wiz_0/inst/clk_out1_mainBlockDesign_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.337 r  mainBlockDesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=166, routed)         1.684     3.021    mainBlockDesign_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/RefClk
    SLICE_X110Y60        FDRE                                         r  mainBlockDesign_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[6]/C
                         clock pessimism             -0.383     2.638    
                         clock uncertainty           -0.065     2.573    
    SLICE_X110Y60        FDRE (Setup_fdre_C_CE)      -0.205     2.368    mainBlockDesign_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[6]
  -------------------------------------------------------------------
                         required time                          2.368    
                         arrival time                          -0.944    
  -------------------------------------------------------------------
                         slack                                  1.424    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 mainBlockDesign_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/SyncSDA/oSyncStages_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mainBlockDesign_clk_wiz_0_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            mainBlockDesign_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/SyncSDA/oSyncStages_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mainBlockDesign_clk_wiz_0_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_mainBlockDesign_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_mainBlockDesign_clk_wiz_0_0_1 rise@0.000ns - clk_out1_mainBlockDesign_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.290ns
    Source Clock Delay      (SCD):    -0.523ns
    Clock Pessimism Removal (CPR):    0.232ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mainBlockDesign_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    mainBlockDesign_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  mainBlockDesign_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    mainBlockDesign_i/clk_wiz_0/inst/clk_in1_mainBlockDesign_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.576    -1.893 r  mainBlockDesign_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.711    -1.181    mainBlockDesign_i/clk_wiz_0/inst/clk_out1_mainBlockDesign_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.155 r  mainBlockDesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=166, routed)         0.633    -0.523    mainBlockDesign_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/SyncSDA/RefClk
    SLICE_X113Y62        FDRE                                         r  mainBlockDesign_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/SyncSDA/oSyncStages_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y62        FDRE (Prop_fdre_C_Q)         0.141    -0.382 r  mainBlockDesign_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/SyncSDA/oSyncStages_reg[0]/Q
                         net (fo=1, routed)           0.056    -0.326    mainBlockDesign_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/SyncSDA/oSyncStages[0]
    SLICE_X113Y62        FDRE                                         r  mainBlockDesign_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/SyncSDA/oSyncStages_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mainBlockDesign_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    mainBlockDesign_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  mainBlockDesign_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.912    mainBlockDesign_i/clk_wiz_0/inst/clk_in1_mainBlockDesign_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.903    -1.991 r  mainBlockDesign_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.768    -1.223    mainBlockDesign_i/clk_wiz_0/inst/clk_out1_mainBlockDesign_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.194 r  mainBlockDesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=166, routed)         0.904    -0.290    mainBlockDesign_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/SyncSDA/RefClk
    SLICE_X113Y62        FDRE                                         r  mainBlockDesign_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/SyncSDA/oSyncStages_reg[1]/C
                         clock pessimism             -0.232    -0.523    
    SLICE_X113Y62        FDRE (Hold_fdre_C_D)         0.075    -0.448    mainBlockDesign_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/SyncSDA/oSyncStages_reg[1]
  -------------------------------------------------------------------
                         required time                          0.448    
                         arrival time                          -0.326    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 mainBlockDesign_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_mainBlockDesign_clk_wiz_0_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            mainBlockDesign_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[1]/D
                            (rising edge-triggered cell FDPE clocked by clk_out1_mainBlockDesign_clk_wiz_0_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_mainBlockDesign_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_mainBlockDesign_clk_wiz_0_0_1 rise@0.000ns - clk_out1_mainBlockDesign_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.301ns
    Source Clock Delay      (SCD):    -0.531ns
    Clock Pessimism Removal (CPR):    0.229ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mainBlockDesign_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    mainBlockDesign_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  mainBlockDesign_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    mainBlockDesign_i/clk_wiz_0/inst/clk_in1_mainBlockDesign_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.576    -1.893 r  mainBlockDesign_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.711    -1.181    mainBlockDesign_i/clk_wiz_0/inst/clk_out1_mainBlockDesign_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.155 r  mainBlockDesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=166, routed)         0.625    -0.531    mainBlockDesign_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/SyncBaseRst/SyncAsyncx/RefClk
    SLICE_X109Y78        FDPE                                         r  mainBlockDesign_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y78        FDPE (Prop_fdpe_C_Q)         0.141    -0.390 r  mainBlockDesign_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[0]/Q
                         net (fo=1, routed)           0.056    -0.334    mainBlockDesign_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages[0]
    SLICE_X109Y78        FDPE                                         r  mainBlockDesign_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mainBlockDesign_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    mainBlockDesign_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  mainBlockDesign_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.912    mainBlockDesign_i/clk_wiz_0/inst/clk_in1_mainBlockDesign_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.903    -1.991 r  mainBlockDesign_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.768    -1.223    mainBlockDesign_i/clk_wiz_0/inst/clk_out1_mainBlockDesign_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.194 r  mainBlockDesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=166, routed)         0.893    -0.301    mainBlockDesign_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/SyncBaseRst/SyncAsyncx/RefClk
    SLICE_X109Y78        FDPE                                         r  mainBlockDesign_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[1]/C
                         clock pessimism             -0.229    -0.531    
    SLICE_X109Y78        FDPE (Hold_fdpe_C_D)         0.075    -0.456    mainBlockDesign_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[1]
  -------------------------------------------------------------------
                         required time                          0.456    
                         arrival time                          -0.334    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 mainBlockDesign_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/GlitchF_SDA/Filter.sOut_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mainBlockDesign_clk_wiz_0_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            mainBlockDesign_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dSda_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mainBlockDesign_clk_wiz_0_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_mainBlockDesign_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_mainBlockDesign_clk_wiz_0_0_1 rise@0.000ns - clk_out1_mainBlockDesign_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.287ns
    Source Clock Delay      (SCD):    -0.521ns
    Clock Pessimism Removal (CPR):    0.233ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mainBlockDesign_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    mainBlockDesign_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  mainBlockDesign_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    mainBlockDesign_i/clk_wiz_0/inst/clk_in1_mainBlockDesign_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.576    -1.893 r  mainBlockDesign_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.711    -1.181    mainBlockDesign_i/clk_wiz_0/inst/clk_out1_mainBlockDesign_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.155 r  mainBlockDesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=166, routed)         0.635    -0.521    mainBlockDesign_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/GlitchF_SDA/RefClk
    SLICE_X113Y59        FDRE                                         r  mainBlockDesign_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/GlitchF_SDA/Filter.sOut_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y59        FDRE (Prop_fdre_C_Q)         0.141    -0.380 r  mainBlockDesign_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/GlitchF_SDA/Filter.sOut_reg/Q
                         net (fo=2, routed)           0.056    -0.324    mainBlockDesign_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/sOut
    SLICE_X113Y59        FDRE                                         r  mainBlockDesign_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dSda_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mainBlockDesign_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    mainBlockDesign_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  mainBlockDesign_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.912    mainBlockDesign_i/clk_wiz_0/inst/clk_in1_mainBlockDesign_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.903    -1.991 r  mainBlockDesign_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.768    -1.223    mainBlockDesign_i/clk_wiz_0/inst/clk_out1_mainBlockDesign_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.194 r  mainBlockDesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=166, routed)         0.907    -0.287    mainBlockDesign_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/RefClk
    SLICE_X113Y59        FDRE                                         r  mainBlockDesign_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dSda_reg/C
                         clock pessimism             -0.233    -0.521    
    SLICE_X113Y59        FDRE (Hold_fdre_C_D)         0.075    -0.446    mainBlockDesign_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dSda_reg
  -------------------------------------------------------------------
                         required time                          0.446    
                         arrival time                          -0.324    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 mainBlockDesign_i/dvi2rgb_0/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_mainBlockDesign_clk_wiz_0_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            mainBlockDesign_i/dvi2rgb_0/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/D
                            (rising edge-triggered cell FDPE clocked by clk_out1_mainBlockDesign_clk_wiz_0_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_mainBlockDesign_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_mainBlockDesign_clk_wiz_0_0_1 rise@0.000ns - clk_out1_mainBlockDesign_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.298ns
    Source Clock Delay      (SCD):    -0.530ns
    Clock Pessimism Removal (CPR):    0.231ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mainBlockDesign_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    mainBlockDesign_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  mainBlockDesign_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    mainBlockDesign_i/clk_wiz_0/inst/clk_in1_mainBlockDesign_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.576    -1.893 r  mainBlockDesign_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.711    -1.181    mainBlockDesign_i/clk_wiz_0/inst/clk_out1_mainBlockDesign_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.155 r  mainBlockDesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=166, routed)         0.626    -0.530    mainBlockDesign_i/dvi2rgb_0/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/RefClk
    SLICE_X113Y78        FDPE                                         r  mainBlockDesign_i/dvi2rgb_0/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y78        FDPE (Prop_fdpe_C_Q)         0.141    -0.389 r  mainBlockDesign_i/dvi2rgb_0/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[0]/Q
                         net (fo=1, routed)           0.056    -0.333    mainBlockDesign_i/dvi2rgb_0/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages[0]
    SLICE_X113Y78        FDPE                                         r  mainBlockDesign_i/dvi2rgb_0/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mainBlockDesign_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    mainBlockDesign_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  mainBlockDesign_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.912    mainBlockDesign_i/clk_wiz_0/inst/clk_in1_mainBlockDesign_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.903    -1.991 r  mainBlockDesign_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.768    -1.223    mainBlockDesign_i/clk_wiz_0/inst/clk_out1_mainBlockDesign_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.194 r  mainBlockDesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=166, routed)         0.896    -0.298    mainBlockDesign_i/dvi2rgb_0/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/RefClk
    SLICE_X113Y78        FDPE                                         r  mainBlockDesign_i/dvi2rgb_0/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                         clock pessimism             -0.231    -0.530    
    SLICE_X113Y78        FDPE (Hold_fdpe_C_D)         0.075    -0.455    mainBlockDesign_i/dvi2rgb_0/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]
  -------------------------------------------------------------------
                         required time                          0.455    
                         arrival time                          -0.333    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 mainBlockDesign_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_mainBlockDesign_clk_wiz_0_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            mainBlockDesign_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[1]/D
                            (rising edge-triggered cell FDPE clocked by clk_out1_mainBlockDesign_clk_wiz_0_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_mainBlockDesign_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_mainBlockDesign_clk_wiz_0_0_1 rise@0.000ns - clk_out1_mainBlockDesign_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.297ns
    Source Clock Delay      (SCD):    -0.527ns
    Clock Pessimism Removal (CPR):    0.229ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mainBlockDesign_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    mainBlockDesign_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  mainBlockDesign_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    mainBlockDesign_i/clk_wiz_0/inst/clk_in1_mainBlockDesign_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.576    -1.893 r  mainBlockDesign_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.711    -1.181    mainBlockDesign_i/clk_wiz_0/inst/clk_out1_mainBlockDesign_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.155 r  mainBlockDesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=166, routed)         0.629    -0.527    mainBlockDesign_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/SyncBaseRst/SyncAsyncx/RefClk
    SLICE_X109Y67        FDPE                                         r  mainBlockDesign_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y67        FDPE (Prop_fdpe_C_Q)         0.141    -0.386 r  mainBlockDesign_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[0]/Q
                         net (fo=1, routed)           0.056    -0.330    mainBlockDesign_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages[0]
    SLICE_X109Y67        FDPE                                         r  mainBlockDesign_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mainBlockDesign_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    mainBlockDesign_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  mainBlockDesign_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.912    mainBlockDesign_i/clk_wiz_0/inst/clk_in1_mainBlockDesign_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.903    -1.991 r  mainBlockDesign_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.768    -1.223    mainBlockDesign_i/clk_wiz_0/inst/clk_out1_mainBlockDesign_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.194 r  mainBlockDesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=166, routed)         0.897    -0.297    mainBlockDesign_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/SyncBaseRst/SyncAsyncx/RefClk
    SLICE_X109Y67        FDPE                                         r  mainBlockDesign_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[1]/C
                         clock pessimism             -0.229    -0.527    
    SLICE_X109Y67        FDPE (Hold_fdpe_C_D)         0.075    -0.452    mainBlockDesign_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[1]
  -------------------------------------------------------------------
                         required time                          0.452    
                         arrival time                          -0.330    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 mainBlockDesign_i/dvi2rgb_0/U0/TMDS_ClockingX/RdyLostReset/SyncAsyncx/oSyncStages_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_mainBlockDesign_clk_wiz_0_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            mainBlockDesign_i/dvi2rgb_0/U0/TMDS_ClockingX/RdyLostReset/SyncAsyncx/oSyncStages_reg[1]/D
                            (rising edge-triggered cell FDPE clocked by clk_out1_mainBlockDesign_clk_wiz_0_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_mainBlockDesign_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_mainBlockDesign_clk_wiz_0_0_1 rise@0.000ns - clk_out1_mainBlockDesign_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.294ns
    Source Clock Delay      (SCD):    -0.526ns
    Clock Pessimism Removal (CPR):    0.231ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mainBlockDesign_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    mainBlockDesign_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  mainBlockDesign_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    mainBlockDesign_i/clk_wiz_0/inst/clk_in1_mainBlockDesign_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.576    -1.893 r  mainBlockDesign_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.711    -1.181    mainBlockDesign_i/clk_wiz_0/inst/clk_out1_mainBlockDesign_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.155 r  mainBlockDesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=166, routed)         0.630    -0.526    mainBlockDesign_i/dvi2rgb_0/U0/TMDS_ClockingX/RdyLostReset/SyncAsyncx/RefClk
    SLICE_X113Y82        FDPE                                         r  mainBlockDesign_i/dvi2rgb_0/U0/TMDS_ClockingX/RdyLostReset/SyncAsyncx/oSyncStages_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y82        FDPE (Prop_fdpe_C_Q)         0.141    -0.385 r  mainBlockDesign_i/dvi2rgb_0/U0/TMDS_ClockingX/RdyLostReset/SyncAsyncx/oSyncStages_reg[0]/Q
                         net (fo=1, routed)           0.056    -0.329    mainBlockDesign_i/dvi2rgb_0/U0/TMDS_ClockingX/RdyLostReset/SyncAsyncx/oSyncStages[0]
    SLICE_X113Y82        FDPE                                         r  mainBlockDesign_i/dvi2rgb_0/U0/TMDS_ClockingX/RdyLostReset/SyncAsyncx/oSyncStages_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mainBlockDesign_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    mainBlockDesign_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  mainBlockDesign_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.912    mainBlockDesign_i/clk_wiz_0/inst/clk_in1_mainBlockDesign_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.903    -1.991 r  mainBlockDesign_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.768    -1.223    mainBlockDesign_i/clk_wiz_0/inst/clk_out1_mainBlockDesign_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.194 r  mainBlockDesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=166, routed)         0.900    -0.294    mainBlockDesign_i/dvi2rgb_0/U0/TMDS_ClockingX/RdyLostReset/SyncAsyncx/RefClk
    SLICE_X113Y82        FDPE                                         r  mainBlockDesign_i/dvi2rgb_0/U0/TMDS_ClockingX/RdyLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                         clock pessimism             -0.231    -0.526    
    SLICE_X113Y82        FDPE (Hold_fdpe_C_D)         0.075    -0.451    mainBlockDesign_i/dvi2rgb_0/U0/TMDS_ClockingX/RdyLostReset/SyncAsyncx/oSyncStages_reg[1]
  -------------------------------------------------------------------
                         required time                          0.451    
                         arrival time                          -0.329    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.160ns  (arrival time - required time)
  Source:                 mainBlockDesign_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_mainBlockDesign_clk_wiz_0_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            mainBlockDesign_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[1]/D
                            (rising edge-triggered cell FDPE clocked by clk_out1_mainBlockDesign_clk_wiz_0_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_mainBlockDesign_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_mainBlockDesign_clk_wiz_0_0_1 rise@0.000ns - clk_out1_mainBlockDesign_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.164ns (74.580%)  route 0.056ns (25.420%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.326ns
    Source Clock Delay      (SCD):    -0.557ns
    Clock Pessimism Removal (CPR):    0.230ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mainBlockDesign_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    mainBlockDesign_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  mainBlockDesign_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    mainBlockDesign_i/clk_wiz_0/inst/clk_in1_mainBlockDesign_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.576    -1.893 r  mainBlockDesign_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.711    -1.181    mainBlockDesign_i/clk_wiz_0/inst/clk_out1_mainBlockDesign_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.155 r  mainBlockDesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=166, routed)         0.599    -0.557    mainBlockDesign_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/SyncBaseRst/SyncAsyncx/RefClk
    SLICE_X104Y70        FDPE                                         r  mainBlockDesign_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y70        FDPE (Prop_fdpe_C_Q)         0.164    -0.393 r  mainBlockDesign_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[0]/Q
                         net (fo=1, routed)           0.056    -0.337    mainBlockDesign_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages[0]
    SLICE_X104Y70        FDPE                                         r  mainBlockDesign_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mainBlockDesign_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    mainBlockDesign_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  mainBlockDesign_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.912    mainBlockDesign_i/clk_wiz_0/inst/clk_in1_mainBlockDesign_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.903    -1.991 r  mainBlockDesign_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.768    -1.223    mainBlockDesign_i/clk_wiz_0/inst/clk_out1_mainBlockDesign_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.194 r  mainBlockDesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=166, routed)         0.868    -0.326    mainBlockDesign_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/SyncBaseRst/SyncAsyncx/RefClk
    SLICE_X104Y70        FDPE                                         r  mainBlockDesign_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[1]/C
                         clock pessimism             -0.230    -0.557    
    SLICE_X104Y70        FDPE (Hold_fdpe_C_D)         0.060    -0.497    mainBlockDesign_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[1]
  -------------------------------------------------------------------
                         required time                          0.497    
                         arrival time                          -0.337    
  -------------------------------------------------------------------
                         slack                                  0.160    

Slack (MET) :             0.160ns  (arrival time - required time)
  Source:                 mainBlockDesign_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/SyncSCL/oSyncStages_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mainBlockDesign_clk_wiz_0_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            mainBlockDesign_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/SyncSCL/oSyncStages_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mainBlockDesign_clk_wiz_0_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_mainBlockDesign_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_mainBlockDesign_clk_wiz_0_0_1 rise@0.000ns - clk_out1_mainBlockDesign_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.164ns (74.580%)  route 0.056ns (25.420%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.287ns
    Source Clock Delay      (SCD):    -0.521ns
    Clock Pessimism Removal (CPR):    0.233ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mainBlockDesign_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    mainBlockDesign_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  mainBlockDesign_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    mainBlockDesign_i/clk_wiz_0/inst/clk_in1_mainBlockDesign_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.576    -1.893 r  mainBlockDesign_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.711    -1.181    mainBlockDesign_i/clk_wiz_0/inst/clk_out1_mainBlockDesign_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.155 r  mainBlockDesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=166, routed)         0.635    -0.521    mainBlockDesign_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/SyncSCL/RefClk
    SLICE_X112Y57        FDRE                                         r  mainBlockDesign_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/SyncSCL/oSyncStages_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y57        FDRE (Prop_fdre_C_Q)         0.164    -0.357 r  mainBlockDesign_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/SyncSCL/oSyncStages_reg[0]/Q
                         net (fo=1, routed)           0.056    -0.301    mainBlockDesign_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/SyncSCL/oSyncStages[0]
    SLICE_X112Y57        FDRE                                         r  mainBlockDesign_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/SyncSCL/oSyncStages_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mainBlockDesign_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    mainBlockDesign_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  mainBlockDesign_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.912    mainBlockDesign_i/clk_wiz_0/inst/clk_in1_mainBlockDesign_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.903    -1.991 r  mainBlockDesign_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.768    -1.223    mainBlockDesign_i/clk_wiz_0/inst/clk_out1_mainBlockDesign_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.194 r  mainBlockDesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=166, routed)         0.907    -0.287    mainBlockDesign_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/SyncSCL/RefClk
    SLICE_X112Y57        FDRE                                         r  mainBlockDesign_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/SyncSCL/oSyncStages_reg[1]/C
                         clock pessimism             -0.233    -0.521    
    SLICE_X112Y57        FDRE (Hold_fdre_C_D)         0.060    -0.461    mainBlockDesign_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/SyncSCL/oSyncStages_reg[1]
  -------------------------------------------------------------------
                         required time                          0.461    
                         arrival time                          -0.301    
  -------------------------------------------------------------------
                         slack                                  0.160    

Slack (MET) :             0.160ns  (arrival time - required time)
  Source:                 mainBlockDesign_i/dvi2rgb_0/U0/TMDS_ClockingX/MMCM_LockSync/oSyncStages_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mainBlockDesign_clk_wiz_0_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            mainBlockDesign_i/dvi2rgb_0/U0/TMDS_ClockingX/MMCM_LockSync/oSyncStages_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mainBlockDesign_clk_wiz_0_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_mainBlockDesign_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_mainBlockDesign_clk_wiz_0_0_1 rise@0.000ns - clk_out1_mainBlockDesign_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.164ns (74.580%)  route 0.056ns (25.420%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.299ns
    Source Clock Delay      (SCD):    -0.530ns
    Clock Pessimism Removal (CPR):    0.230ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mainBlockDesign_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    mainBlockDesign_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  mainBlockDesign_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    mainBlockDesign_i/clk_wiz_0/inst/clk_in1_mainBlockDesign_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.576    -1.893 r  mainBlockDesign_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.711    -1.181    mainBlockDesign_i/clk_wiz_0/inst/clk_out1_mainBlockDesign_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.155 r  mainBlockDesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=166, routed)         0.626    -0.530    mainBlockDesign_i/dvi2rgb_0/U0/TMDS_ClockingX/MMCM_LockSync/RefClk
    SLICE_X112Y77        FDRE                                         r  mainBlockDesign_i/dvi2rgb_0/U0/TMDS_ClockingX/MMCM_LockSync/oSyncStages_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y77        FDRE (Prop_fdre_C_Q)         0.164    -0.366 r  mainBlockDesign_i/dvi2rgb_0/U0/TMDS_ClockingX/MMCM_LockSync/oSyncStages_reg[0]/Q
                         net (fo=1, routed)           0.056    -0.310    mainBlockDesign_i/dvi2rgb_0/U0/TMDS_ClockingX/MMCM_LockSync/oSyncStages[0]
    SLICE_X112Y77        FDRE                                         r  mainBlockDesign_i/dvi2rgb_0/U0/TMDS_ClockingX/MMCM_LockSync/oSyncStages_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mainBlockDesign_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    mainBlockDesign_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  mainBlockDesign_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.912    mainBlockDesign_i/clk_wiz_0/inst/clk_in1_mainBlockDesign_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.903    -1.991 r  mainBlockDesign_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.768    -1.223    mainBlockDesign_i/clk_wiz_0/inst/clk_out1_mainBlockDesign_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.194 r  mainBlockDesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=166, routed)         0.895    -0.299    mainBlockDesign_i/dvi2rgb_0/U0/TMDS_ClockingX/MMCM_LockSync/RefClk
    SLICE_X112Y77        FDRE                                         r  mainBlockDesign_i/dvi2rgb_0/U0/TMDS_ClockingX/MMCM_LockSync/oSyncStages_reg[1]/C
                         clock pessimism             -0.230    -0.530    
    SLICE_X112Y77        FDRE (Hold_fdre_C_D)         0.060    -0.470    mainBlockDesign_i/dvi2rgb_0/U0/TMDS_ClockingX/MMCM_LockSync/oSyncStages_reg[1]
  -------------------------------------------------------------------
                         required time                          0.470    
                         arrival time                          -0.310    
  -------------------------------------------------------------------
                         slack                                  0.160    

Slack (MET) :             0.189ns  (arrival time - required time)
  Source:                 mainBlockDesign_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/GlitchF_SDA/Filter.cntPeriods_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_mainBlockDesign_clk_wiz_0_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            mainBlockDesign_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/GlitchF_SDA/Filter.sOut_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mainBlockDesign_clk_wiz_0_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_mainBlockDesign_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_mainBlockDesign_clk_wiz_0_0_1 rise@0.000ns - clk_out1_mainBlockDesign_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.293ns  (logic 0.209ns (71.230%)  route 0.084ns (28.770%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.287ns
    Source Clock Delay      (SCD):    -0.521ns
    Clock Pessimism Removal (CPR):    0.220ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mainBlockDesign_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    mainBlockDesign_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  mainBlockDesign_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    mainBlockDesign_i/clk_wiz_0/inst/clk_in1_mainBlockDesign_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.576    -1.893 r  mainBlockDesign_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.711    -1.181    mainBlockDesign_i/clk_wiz_0/inst/clk_out1_mainBlockDesign_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.155 r  mainBlockDesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=166, routed)         0.635    -0.521    mainBlockDesign_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/GlitchF_SDA/RefClk
    SLICE_X112Y59        FDSE                                         r  mainBlockDesign_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/GlitchF_SDA/Filter.cntPeriods_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y59        FDSE (Prop_fdse_C_Q)         0.164    -0.357 r  mainBlockDesign_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/GlitchF_SDA/Filter.cntPeriods_reg[0]/Q
                         net (fo=6, routed)           0.084    -0.272    mainBlockDesign_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/GlitchF_SDA/Filter.cntPeriods_reg__0[0]
    SLICE_X113Y59        LUT6 (Prop_lut6_I3_O)        0.045    -0.227 r  mainBlockDesign_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/GlitchF_SDA/Filter.sOut_i_1/O
                         net (fo=1, routed)           0.000    -0.227    mainBlockDesign_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/GlitchF_SDA/Filter.sOut_i_1_n_0
    SLICE_X113Y59        FDRE                                         r  mainBlockDesign_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/GlitchF_SDA/Filter.sOut_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mainBlockDesign_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    mainBlockDesign_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  mainBlockDesign_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.912    mainBlockDesign_i/clk_wiz_0/inst/clk_in1_mainBlockDesign_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.903    -1.991 r  mainBlockDesign_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.768    -1.223    mainBlockDesign_i/clk_wiz_0/inst/clk_out1_mainBlockDesign_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.194 r  mainBlockDesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=166, routed)         0.907    -0.287    mainBlockDesign_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/GlitchF_SDA/RefClk
    SLICE_X113Y59        FDRE                                         r  mainBlockDesign_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/GlitchF_SDA/Filter.sOut_reg/C
                         clock pessimism             -0.220    -0.508    
    SLICE_X113Y59        FDRE (Hold_fdre_C_D)         0.091    -0.417    mainBlockDesign_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/GlitchF_SDA/Filter.sOut_reg
  -------------------------------------------------------------------
                         required time                          0.417    
                         arrival time                          -0.227    
  -------------------------------------------------------------------
                         slack                                  0.189    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_mainBlockDesign_clk_wiz_0_0_1
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { mainBlockDesign_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     IDELAYCTRL/REFCLK  n/a            3.225         5.000       1.775      IDELAYCTRL_X1Y1  mainBlockDesign_i/dvi2rgb_0/U0/TMDS_ClockingX/IDelayCtrlX/REFCLK
Min Period        n/a     BUFG/I             n/a            2.155         5.000       2.845      BUFGCTRL_X0Y16   mainBlockDesign_i/clk_wiz_0/inst/clkout1_buf/I
Min Period        n/a     PLLE2_ADV/CLKOUT0  n/a            1.249         5.000       3.751      PLLE2_ADV_X1Y2   mainBlockDesign_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
Min Period        n/a     FDCE/C             n/a            1.000         5.000       4.000      SLICE_X109Y66    mainBlockDesign_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/SyncBaseOvf/iIn_q_reg/C
Min Period        n/a     FDPE/C             n/a            1.000         5.000       4.000      SLICE_X109Y67    mainBlockDesign_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[0]/C
Min Period        n/a     FDPE/C             n/a            1.000         5.000       4.000      SLICE_X109Y67    mainBlockDesign_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[1]/C
Min Period        n/a     FDRE/C             n/a            1.000         5.000       4.000      SLICE_X108Y63    mainBlockDesign_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[0]/C
Min Period        n/a     FDRE/C             n/a            1.000         5.000       4.000      SLICE_X108Y65    mainBlockDesign_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[10]/C
Min Period        n/a     FDRE/C             n/a            1.000         5.000       4.000      SLICE_X108Y65    mainBlockDesign_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[11]/C
Min Period        n/a     FDRE/C             n/a            1.000         5.000       4.000      SLICE_X108Y66    mainBlockDesign_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[12]/C
Max Period        n/a     IDELAYCTRL/REFCLK  n/a            5.264         5.000       0.264      IDELAYCTRL_X1Y1  mainBlockDesign_i/dvi2rgb_0/U0/TMDS_ClockingX/IDelayCtrlX/REFCLK
Max Period        n/a     PLLE2_ADV/CLKOUT0  n/a            160.000       5.000       155.000    PLLE2_ADV_X1Y2   mainBlockDesign_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X108Y65    mainBlockDesign_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[10]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X108Y65    mainBlockDesign_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[11]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X108Y68    mainBlockDesign_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[20]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X108Y68    mainBlockDesign_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[21]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X108Y68    mainBlockDesign_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[22]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X108Y68    mainBlockDesign_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[23]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X108Y65    mainBlockDesign_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[8]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X108Y65    mainBlockDesign_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[9]/C
Low Pulse Width   Slow    FDCE/C             n/a            0.500         2.500       2.000      SLICE_X105Y73    mainBlockDesign_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/SyncBaseOvf/iIn_q_reg/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X103Y71    mainBlockDesign_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/rTimeoutCnt_reg[10]/C
High Pulse Width  Slow    FDPE/C             n/a            0.500         2.500       2.000      SLICE_X109Y67    mainBlockDesign_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[0]/C
High Pulse Width  Slow    FDPE/C             n/a            0.500         2.500       2.000      SLICE_X109Y67    mainBlockDesign_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[1]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X108Y65    mainBlockDesign_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[10]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X108Y65    mainBlockDesign_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[11]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X108Y67    mainBlockDesign_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[16]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X108Y67    mainBlockDesign_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[17]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X108Y67    mainBlockDesign_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[18]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X108Y67    mainBlockDesign_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[19]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X108Y65    mainBlockDesign_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[8]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X108Y65    mainBlockDesign_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[9]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_mainBlockDesign_clk_wiz_0_0_1
  To Clock:  clkfbout_mainBlockDesign_clk_wiz_0_0_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        5.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_mainBlockDesign_clk_wiz_0_0_1
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { mainBlockDesign_i/clk_wiz_0/inst/plle2_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I              n/a            2.155         8.000       5.845      BUFGCTRL_X0Y18  mainBlockDesign_i/clk_wiz_0/inst/clkf_buf/I
Min Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            1.249         8.000       6.751      PLLE2_ADV_X1Y2  mainBlockDesign_i/clk_wiz_0/inst/plle2_adv_inst/CLKFBOUT
Min Period  n/a     PLLE2_ADV/CLKFBIN   n/a            1.249         8.000       6.751      PLLE2_ADV_X1Y2  mainBlockDesign_i/clk_wiz_0/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBIN   n/a            52.633        8.000       44.633     PLLE2_ADV_X1Y2  mainBlockDesign_i/clk_wiz_0/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            160.000       8.000       152.000    PLLE2_ADV_X1Y2  mainBlockDesign_i/clk_wiz_0/inst/plle2_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  sys_clock
  To Clock:  sys_clock

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        2.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clock
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { sys_clock }

Check Type        Corner  Lib Pin           Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     PLLE2_ADV/CLKIN1  n/a            1.249         8.000       6.751      PLLE2_ADV_X1Y2  mainBlockDesign_i/clk_wiz_0/inst/plle2_adv_inst/CLKIN1
Max Period        n/a     PLLE2_ADV/CLKIN1  n/a            52.633        8.000       44.633     PLLE2_ADV_X1Y2  mainBlockDesign_i/clk_wiz_0/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Slow    PLLE2_ADV/CLKIN1  n/a            2.000         4.000       2.000      PLLE2_ADV_X1Y2  mainBlockDesign_i/clk_wiz_0/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Fast    PLLE2_ADV/CLKIN1  n/a            2.000         4.000       2.000      PLLE2_ADV_X1Y2  mainBlockDesign_i/clk_wiz_0/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Slow    PLLE2_ADV/CLKIN1  n/a            2.000         4.000       2.000      PLLE2_ADV_X1Y2  mainBlockDesign_i/clk_wiz_0/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Fast    PLLE2_ADV/CLKIN1  n/a            2.000         4.000       2.000      PLLE2_ADV_X1Y2  mainBlockDesign_i/clk_wiz_0/inst/plle2_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_mainBlockDesign_clk_wiz_0_0
  To Clock:  clk_out1_mainBlockDesign_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack        1.317ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.122ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        0.264ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.317ns  (required time - arrival time)
  Source:                 mainBlockDesign_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dSda_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mainBlockDesign_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            mainBlockDesign_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mainBlockDesign_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_mainBlockDesign_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_mainBlockDesign_clk_wiz_0_0 rise@5.000ns - clk_out1_mainBlockDesign_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.623ns  (logic 1.194ns (32.957%)  route 2.429ns (67.043%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.978ns = ( 3.022 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.337ns
    Clock Pessimism Removal (CPR):    -0.383ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mainBlockDesign_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    mainBlockDesign_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  mainBlockDesign_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.781    mainBlockDesign_i/clk_wiz_0/inst/clk_in1_mainBlockDesign_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -9.282    -6.501 r  mainBlockDesign_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.200    -4.301    mainBlockDesign_i/clk_wiz_0/inst/clk_out1_mainBlockDesign_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -4.200 r  mainBlockDesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=166, routed)         1.863    -2.337    mainBlockDesign_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/RefClk
    SLICE_X113Y59        FDRE                                         r  mainBlockDesign_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dSda_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y59        FDRE (Prop_fdre_C_Q)         0.419    -1.918 f  mainBlockDesign_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dSda_reg/Q
                         net (fo=13, routed)          0.944    -0.975    mainBlockDesign_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dSda
    SLICE_X111Y57        LUT3 (Prop_lut3_I1_O)        0.325    -0.650 f  mainBlockDesign_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_4/O
                         net (fo=13, routed)          0.617    -0.033    mainBlockDesign_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_4_n_0
    SLICE_X110Y58        LUT6 (Prop_lut6_I1_O)        0.326     0.293 r  mainBlockDesign_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state[2]_i_4/O
                         net (fo=3, routed)           0.868     1.162    mainBlockDesign_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state[2]_i_4_n_0
    SLICE_X110Y58        LUT6 (Prop_lut6_I2_O)        0.124     1.286 r  mainBlockDesign_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state[2]_i_1/O
                         net (fo=1, routed)           0.000     1.286    mainBlockDesign_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state[2]_i_1_n_0
    SLICE_X110Y58        FDRE                                         r  mainBlockDesign_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mainBlockDesign_clk_wiz_0_0 rise edge)
                                                      5.000     5.000 r  
    K17                                               0.000     5.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     5.000    mainBlockDesign_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404     6.404 r  mainBlockDesign_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     7.585    mainBlockDesign_i/clk_wiz_0/inst/clk_in1_mainBlockDesign_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.346    -0.761 r  mainBlockDesign_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.007     1.246    mainBlockDesign_i/clk_wiz_0/inst/clk_out1_mainBlockDesign_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.337 r  mainBlockDesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=166, routed)         1.685     3.022    mainBlockDesign_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/RefClk
    SLICE_X110Y58        FDRE                                         r  mainBlockDesign_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state_reg[2]/C
                         clock pessimism             -0.383     2.639    
                         clock uncertainty           -0.065     2.574    
    SLICE_X110Y58        FDRE (Setup_fdre_C_D)        0.029     2.603    mainBlockDesign_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state_reg[2]
  -------------------------------------------------------------------
                         required time                          2.603    
                         arrival time                          -1.286    
  -------------------------------------------------------------------
                         slack                                  1.317    

Slack (MET) :             1.390ns  (required time - arrival time)
  Source:                 mainBlockDesign_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mainBlockDesign_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            mainBlockDesign_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mainBlockDesign_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_mainBlockDesign_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_mainBlockDesign_clk_wiz_0_0 rise@5.000ns - clk_out1_mainBlockDesign_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.514ns  (logic 1.445ns (41.117%)  route 2.069ns (58.883%))
  Logic Levels:           4  (LUT3=1 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.978ns = ( 3.022 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.339ns
    Clock Pessimism Removal (CPR):    -0.423ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mainBlockDesign_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    mainBlockDesign_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  mainBlockDesign_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.781    mainBlockDesign_i/clk_wiz_0/inst/clk_in1_mainBlockDesign_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -9.282    -6.501 r  mainBlockDesign_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.200    -4.301    mainBlockDesign_i/clk_wiz_0/inst/clk_out1_mainBlockDesign_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -4.200 r  mainBlockDesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=166, routed)         1.861    -2.339    mainBlockDesign_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/RefClk
    SLICE_X109Y59        FDRE                                         r  mainBlockDesign_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y59        FDRE (Prop_fdre_C_Q)         0.456    -1.883 f  mainBlockDesign_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[0]/Q
                         net (fo=5, routed)           0.827    -1.056    mainBlockDesign_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/sI2C_DataIn[0]
    SLICE_X111Y59        LUT3 (Prop_lut3_I1_O)        0.152    -0.904 r  mainBlockDesign_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state[1]_i_9/O
                         net (fo=1, routed)           0.816    -0.088    mainBlockDesign_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state[1]_i_9_n_0
    SLICE_X112Y59        LUT6 (Prop_lut6_I3_O)        0.326     0.238 r  mainBlockDesign_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state[1]_i_6/O
                         net (fo=1, routed)           0.000     0.238    mainBlockDesign_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state[1]_i_6_n_0
    SLICE_X112Y59        MUXF7 (Prop_muxf7_I1_O)      0.214     0.452 r  mainBlockDesign_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state_reg[1]_i_2/O
                         net (fo=1, routed)           0.426     0.878    mainBlockDesign_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/nstate__0[1]
    SLICE_X111Y58        LUT6 (Prop_lut6_I0_O)        0.297     1.175 r  mainBlockDesign_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state[1]_i_1/O
                         net (fo=1, routed)           0.000     1.175    mainBlockDesign_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state[1]_i_1_n_0
    SLICE_X111Y58        FDRE                                         r  mainBlockDesign_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mainBlockDesign_clk_wiz_0_0 rise edge)
                                                      5.000     5.000 r  
    K17                                               0.000     5.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     5.000    mainBlockDesign_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404     6.404 r  mainBlockDesign_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     7.585    mainBlockDesign_i/clk_wiz_0/inst/clk_in1_mainBlockDesign_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.346    -0.761 r  mainBlockDesign_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.007     1.246    mainBlockDesign_i/clk_wiz_0/inst/clk_out1_mainBlockDesign_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.337 r  mainBlockDesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=166, routed)         1.685     3.022    mainBlockDesign_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/RefClk
    SLICE_X111Y58        FDRE                                         r  mainBlockDesign_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state_reg[1]/C
                         clock pessimism             -0.423     2.599    
                         clock uncertainty           -0.065     2.534    
    SLICE_X111Y58        FDRE (Setup_fdre_C_D)        0.031     2.565    mainBlockDesign_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state_reg[1]
  -------------------------------------------------------------------
                         required time                          2.565    
                         arrival time                          -1.175    
  -------------------------------------------------------------------
                         slack                                  1.390    

Slack (MET) :             1.397ns  (required time - arrival time)
  Source:                 mainBlockDesign_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mainBlockDesign_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            mainBlockDesign_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[20]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_mainBlockDesign_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_mainBlockDesign_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_mainBlockDesign_clk_wiz_0_0 rise@5.000ns - clk_out1_mainBlockDesign_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.339ns  (logic 0.766ns (22.943%)  route 2.573ns (77.057%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.990ns = ( 3.010 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.342ns
    Clock Pessimism Removal (CPR):    -0.382ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mainBlockDesign_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    mainBlockDesign_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  mainBlockDesign_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.781    mainBlockDesign_i/clk_wiz_0/inst/clk_in1_mainBlockDesign_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -9.282    -6.501 r  mainBlockDesign_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.200    -4.301    mainBlockDesign_i/clk_wiz_0/inst/clk_out1_mainBlockDesign_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -4.200 r  mainBlockDesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=166, routed)         1.858    -2.342    mainBlockDesign_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/RefClk
    SLICE_X108Y63        FDRE                                         r  mainBlockDesign_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y63        FDRE (Prop_fdre_C_Q)         0.518    -1.824 f  mainBlockDesign_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[3]/Q
                         net (fo=2, routed)           1.075    -0.749    mainBlockDesign_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/SyncBaseOvf/rTimeoutCnt_reg[3]
    SLICE_X109Y63        LUT4 (Prop_lut4_I0_O)        0.124    -0.625 r  mainBlockDesign_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/SyncBaseOvf/iIn_q_i_4__4/O
                         net (fo=2, routed)           0.791     0.165    mainBlockDesign_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/SyncBaseOvf_n_3
    SLICE_X109Y66        LUT6 (Prop_lut6_I2_O)        0.124     0.289 r  mainBlockDesign_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt[0]_i_1__1/O
                         net (fo=24, routed)          0.707     0.997    mainBlockDesign_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/sel
    SLICE_X108Y68        FDRE                                         r  mainBlockDesign_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[20]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mainBlockDesign_clk_wiz_0_0 rise edge)
                                                      5.000     5.000 r  
    K17                                               0.000     5.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     5.000    mainBlockDesign_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404     6.404 r  mainBlockDesign_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     7.585    mainBlockDesign_i/clk_wiz_0/inst/clk_in1_mainBlockDesign_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.346    -0.761 r  mainBlockDesign_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.007     1.246    mainBlockDesign_i/clk_wiz_0/inst/clk_out1_mainBlockDesign_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.337 r  mainBlockDesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=166, routed)         1.673     3.010    mainBlockDesign_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/RefClk
    SLICE_X108Y68        FDRE                                         r  mainBlockDesign_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[20]/C
                         clock pessimism             -0.382     2.628    
                         clock uncertainty           -0.065     2.563    
    SLICE_X108Y68        FDRE (Setup_fdre_C_CE)      -0.169     2.394    mainBlockDesign_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[20]
  -------------------------------------------------------------------
                         required time                          2.394    
                         arrival time                          -0.997    
  -------------------------------------------------------------------
                         slack                                  1.397    

Slack (MET) :             1.397ns  (required time - arrival time)
  Source:                 mainBlockDesign_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mainBlockDesign_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            mainBlockDesign_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[21]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_mainBlockDesign_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_mainBlockDesign_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_mainBlockDesign_clk_wiz_0_0 rise@5.000ns - clk_out1_mainBlockDesign_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.339ns  (logic 0.766ns (22.943%)  route 2.573ns (77.057%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.990ns = ( 3.010 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.342ns
    Clock Pessimism Removal (CPR):    -0.382ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mainBlockDesign_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    mainBlockDesign_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  mainBlockDesign_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.781    mainBlockDesign_i/clk_wiz_0/inst/clk_in1_mainBlockDesign_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -9.282    -6.501 r  mainBlockDesign_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.200    -4.301    mainBlockDesign_i/clk_wiz_0/inst/clk_out1_mainBlockDesign_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -4.200 r  mainBlockDesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=166, routed)         1.858    -2.342    mainBlockDesign_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/RefClk
    SLICE_X108Y63        FDRE                                         r  mainBlockDesign_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y63        FDRE (Prop_fdre_C_Q)         0.518    -1.824 f  mainBlockDesign_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[3]/Q
                         net (fo=2, routed)           1.075    -0.749    mainBlockDesign_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/SyncBaseOvf/rTimeoutCnt_reg[3]
    SLICE_X109Y63        LUT4 (Prop_lut4_I0_O)        0.124    -0.625 r  mainBlockDesign_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/SyncBaseOvf/iIn_q_i_4__4/O
                         net (fo=2, routed)           0.791     0.165    mainBlockDesign_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/SyncBaseOvf_n_3
    SLICE_X109Y66        LUT6 (Prop_lut6_I2_O)        0.124     0.289 r  mainBlockDesign_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt[0]_i_1__1/O
                         net (fo=24, routed)          0.707     0.997    mainBlockDesign_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/sel
    SLICE_X108Y68        FDRE                                         r  mainBlockDesign_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[21]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mainBlockDesign_clk_wiz_0_0 rise edge)
                                                      5.000     5.000 r  
    K17                                               0.000     5.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     5.000    mainBlockDesign_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404     6.404 r  mainBlockDesign_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     7.585    mainBlockDesign_i/clk_wiz_0/inst/clk_in1_mainBlockDesign_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.346    -0.761 r  mainBlockDesign_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.007     1.246    mainBlockDesign_i/clk_wiz_0/inst/clk_out1_mainBlockDesign_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.337 r  mainBlockDesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=166, routed)         1.673     3.010    mainBlockDesign_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/RefClk
    SLICE_X108Y68        FDRE                                         r  mainBlockDesign_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[21]/C
                         clock pessimism             -0.382     2.628    
                         clock uncertainty           -0.065     2.563    
    SLICE_X108Y68        FDRE (Setup_fdre_C_CE)      -0.169     2.394    mainBlockDesign_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[21]
  -------------------------------------------------------------------
                         required time                          2.394    
                         arrival time                          -0.997    
  -------------------------------------------------------------------
                         slack                                  1.397    

Slack (MET) :             1.397ns  (required time - arrival time)
  Source:                 mainBlockDesign_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mainBlockDesign_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            mainBlockDesign_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[22]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_mainBlockDesign_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_mainBlockDesign_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_mainBlockDesign_clk_wiz_0_0 rise@5.000ns - clk_out1_mainBlockDesign_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.339ns  (logic 0.766ns (22.943%)  route 2.573ns (77.057%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.990ns = ( 3.010 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.342ns
    Clock Pessimism Removal (CPR):    -0.382ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mainBlockDesign_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    mainBlockDesign_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  mainBlockDesign_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.781    mainBlockDesign_i/clk_wiz_0/inst/clk_in1_mainBlockDesign_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -9.282    -6.501 r  mainBlockDesign_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.200    -4.301    mainBlockDesign_i/clk_wiz_0/inst/clk_out1_mainBlockDesign_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -4.200 r  mainBlockDesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=166, routed)         1.858    -2.342    mainBlockDesign_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/RefClk
    SLICE_X108Y63        FDRE                                         r  mainBlockDesign_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y63        FDRE (Prop_fdre_C_Q)         0.518    -1.824 f  mainBlockDesign_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[3]/Q
                         net (fo=2, routed)           1.075    -0.749    mainBlockDesign_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/SyncBaseOvf/rTimeoutCnt_reg[3]
    SLICE_X109Y63        LUT4 (Prop_lut4_I0_O)        0.124    -0.625 r  mainBlockDesign_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/SyncBaseOvf/iIn_q_i_4__4/O
                         net (fo=2, routed)           0.791     0.165    mainBlockDesign_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/SyncBaseOvf_n_3
    SLICE_X109Y66        LUT6 (Prop_lut6_I2_O)        0.124     0.289 r  mainBlockDesign_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt[0]_i_1__1/O
                         net (fo=24, routed)          0.707     0.997    mainBlockDesign_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/sel
    SLICE_X108Y68        FDRE                                         r  mainBlockDesign_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[22]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mainBlockDesign_clk_wiz_0_0 rise edge)
                                                      5.000     5.000 r  
    K17                                               0.000     5.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     5.000    mainBlockDesign_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404     6.404 r  mainBlockDesign_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     7.585    mainBlockDesign_i/clk_wiz_0/inst/clk_in1_mainBlockDesign_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.346    -0.761 r  mainBlockDesign_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.007     1.246    mainBlockDesign_i/clk_wiz_0/inst/clk_out1_mainBlockDesign_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.337 r  mainBlockDesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=166, routed)         1.673     3.010    mainBlockDesign_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/RefClk
    SLICE_X108Y68        FDRE                                         r  mainBlockDesign_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[22]/C
                         clock pessimism             -0.382     2.628    
                         clock uncertainty           -0.065     2.563    
    SLICE_X108Y68        FDRE (Setup_fdre_C_CE)      -0.169     2.394    mainBlockDesign_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[22]
  -------------------------------------------------------------------
                         required time                          2.394    
                         arrival time                          -0.997    
  -------------------------------------------------------------------
                         slack                                  1.397    

Slack (MET) :             1.397ns  (required time - arrival time)
  Source:                 mainBlockDesign_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mainBlockDesign_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            mainBlockDesign_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[23]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_mainBlockDesign_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_mainBlockDesign_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_mainBlockDesign_clk_wiz_0_0 rise@5.000ns - clk_out1_mainBlockDesign_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.339ns  (logic 0.766ns (22.943%)  route 2.573ns (77.057%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.990ns = ( 3.010 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.342ns
    Clock Pessimism Removal (CPR):    -0.382ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mainBlockDesign_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    mainBlockDesign_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  mainBlockDesign_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.781    mainBlockDesign_i/clk_wiz_0/inst/clk_in1_mainBlockDesign_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -9.282    -6.501 r  mainBlockDesign_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.200    -4.301    mainBlockDesign_i/clk_wiz_0/inst/clk_out1_mainBlockDesign_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -4.200 r  mainBlockDesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=166, routed)         1.858    -2.342    mainBlockDesign_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/RefClk
    SLICE_X108Y63        FDRE                                         r  mainBlockDesign_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y63        FDRE (Prop_fdre_C_Q)         0.518    -1.824 f  mainBlockDesign_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[3]/Q
                         net (fo=2, routed)           1.075    -0.749    mainBlockDesign_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/SyncBaseOvf/rTimeoutCnt_reg[3]
    SLICE_X109Y63        LUT4 (Prop_lut4_I0_O)        0.124    -0.625 r  mainBlockDesign_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/SyncBaseOvf/iIn_q_i_4__4/O
                         net (fo=2, routed)           0.791     0.165    mainBlockDesign_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/SyncBaseOvf_n_3
    SLICE_X109Y66        LUT6 (Prop_lut6_I2_O)        0.124     0.289 r  mainBlockDesign_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt[0]_i_1__1/O
                         net (fo=24, routed)          0.707     0.997    mainBlockDesign_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/sel
    SLICE_X108Y68        FDRE                                         r  mainBlockDesign_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[23]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mainBlockDesign_clk_wiz_0_0 rise edge)
                                                      5.000     5.000 r  
    K17                                               0.000     5.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     5.000    mainBlockDesign_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404     6.404 r  mainBlockDesign_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     7.585    mainBlockDesign_i/clk_wiz_0/inst/clk_in1_mainBlockDesign_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.346    -0.761 r  mainBlockDesign_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.007     1.246    mainBlockDesign_i/clk_wiz_0/inst/clk_out1_mainBlockDesign_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.337 r  mainBlockDesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=166, routed)         1.673     3.010    mainBlockDesign_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/RefClk
    SLICE_X108Y68        FDRE                                         r  mainBlockDesign_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[23]/C
                         clock pessimism             -0.382     2.628    
                         clock uncertainty           -0.065     2.563    
    SLICE_X108Y68        FDRE (Setup_fdre_C_CE)      -0.169     2.394    mainBlockDesign_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[23]
  -------------------------------------------------------------------
                         required time                          2.394    
                         arrival time                          -0.997    
  -------------------------------------------------------------------
                         slack                                  1.397    

Slack (MET) :             1.401ns  (required time - arrival time)
  Source:                 mainBlockDesign_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/ddScl_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mainBlockDesign_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            mainBlockDesign_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_mainBlockDesign_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_mainBlockDesign_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_mainBlockDesign_clk_wiz_0_0 rise@5.000ns - clk_out1_mainBlockDesign_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.260ns  (logic 1.199ns (36.785%)  route 2.061ns (63.215%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.069ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.982ns = ( 3.018 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.336ns
    Clock Pessimism Removal (CPR):    -0.423ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mainBlockDesign_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    mainBlockDesign_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  mainBlockDesign_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.781    mainBlockDesign_i/clk_wiz_0/inst/clk_in1_mainBlockDesign_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -9.282    -6.501 r  mainBlockDesign_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.200    -4.301    mainBlockDesign_i/clk_wiz_0/inst/clk_out1_mainBlockDesign_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -4.200 r  mainBlockDesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=166, routed)         1.864    -2.336    mainBlockDesign_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/RefClk
    SLICE_X110Y58        FDRE                                         r  mainBlockDesign_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/ddScl_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y58        FDRE (Prop_fdre_C_Q)         0.419    -1.917 r  mainBlockDesign_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/ddScl_reg/Q
                         net (fo=6, routed)           0.749    -1.168    mainBlockDesign_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/ddScl
    SLICE_X110Y58        LUT2 (Prop_lut2_I0_O)        0.324    -0.844 r  mainBlockDesign_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state[2]_i_11/O
                         net (fo=3, routed)           0.337    -0.507    mainBlockDesign_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state[2]_i_11_n_0
    SLICE_X110Y57        LUT6 (Prop_lut6_I2_O)        0.332    -0.175 f  mainBlockDesign_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_5/O
                         net (fo=12, routed)          0.475     0.300    mainBlockDesign_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_5_n_0
    SLICE_X109Y58        LUT6 (Prop_lut6_I5_O)        0.124     0.424 r  mainBlockDesign_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_1/O
                         net (fo=8, routed)           0.499     0.923    mainBlockDesign_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_1_n_0
    SLICE_X109Y59        FDRE                                         r  mainBlockDesign_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mainBlockDesign_clk_wiz_0_0 rise edge)
                                                      5.000     5.000 r  
    K17                                               0.000     5.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     5.000    mainBlockDesign_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404     6.404 r  mainBlockDesign_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     7.585    mainBlockDesign_i/clk_wiz_0/inst/clk_in1_mainBlockDesign_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.346    -0.761 r  mainBlockDesign_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.007     1.246    mainBlockDesign_i/clk_wiz_0/inst/clk_out1_mainBlockDesign_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.337 r  mainBlockDesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=166, routed)         1.681     3.018    mainBlockDesign_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/RefClk
    SLICE_X109Y59        FDRE                                         r  mainBlockDesign_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[0]/C
                         clock pessimism             -0.423     2.595    
                         clock uncertainty           -0.065     2.530    
    SLICE_X109Y59        FDRE (Setup_fdre_C_CE)      -0.205     2.325    mainBlockDesign_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[0]
  -------------------------------------------------------------------
                         required time                          2.325    
                         arrival time                          -0.923    
  -------------------------------------------------------------------
                         slack                                  1.401    

Slack (MET) :             1.423ns  (required time - arrival time)
  Source:                 mainBlockDesign_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/ddScl_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mainBlockDesign_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            mainBlockDesign_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_mainBlockDesign_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_mainBlockDesign_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_mainBlockDesign_clk_wiz_0_0 rise@5.000ns - clk_out1_mainBlockDesign_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.280ns  (logic 1.199ns (36.550%)  route 2.081ns (63.450%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.979ns = ( 3.021 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.336ns
    Clock Pessimism Removal (CPR):    -0.383ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mainBlockDesign_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    mainBlockDesign_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  mainBlockDesign_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.781    mainBlockDesign_i/clk_wiz_0/inst/clk_in1_mainBlockDesign_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -9.282    -6.501 r  mainBlockDesign_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.200    -4.301    mainBlockDesign_i/clk_wiz_0/inst/clk_out1_mainBlockDesign_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -4.200 r  mainBlockDesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=166, routed)         1.864    -2.336    mainBlockDesign_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/RefClk
    SLICE_X110Y58        FDRE                                         r  mainBlockDesign_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/ddScl_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y58        FDRE (Prop_fdre_C_Q)         0.419    -1.917 r  mainBlockDesign_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/ddScl_reg/Q
                         net (fo=6, routed)           0.749    -1.168    mainBlockDesign_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/ddScl
    SLICE_X110Y58        LUT2 (Prop_lut2_I0_O)        0.324    -0.844 r  mainBlockDesign_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state[2]_i_11/O
                         net (fo=3, routed)           0.337    -0.507    mainBlockDesign_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state[2]_i_11_n_0
    SLICE_X110Y57        LUT6 (Prop_lut6_I2_O)        0.332    -0.175 f  mainBlockDesign_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_5/O
                         net (fo=12, routed)          0.475     0.300    mainBlockDesign_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_5_n_0
    SLICE_X109Y58        LUT6 (Prop_lut6_I5_O)        0.124     0.424 r  mainBlockDesign_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_1/O
                         net (fo=8, routed)           0.520     0.944    mainBlockDesign_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_1_n_0
    SLICE_X110Y60        FDRE                                         r  mainBlockDesign_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mainBlockDesign_clk_wiz_0_0 rise edge)
                                                      5.000     5.000 r  
    K17                                               0.000     5.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     5.000    mainBlockDesign_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404     6.404 r  mainBlockDesign_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     7.585    mainBlockDesign_i/clk_wiz_0/inst/clk_in1_mainBlockDesign_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.346    -0.761 r  mainBlockDesign_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.007     1.246    mainBlockDesign_i/clk_wiz_0/inst/clk_out1_mainBlockDesign_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.337 r  mainBlockDesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=166, routed)         1.684     3.021    mainBlockDesign_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/RefClk
    SLICE_X110Y60        FDRE                                         r  mainBlockDesign_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[1]/C
                         clock pessimism             -0.383     2.638    
                         clock uncertainty           -0.065     2.573    
    SLICE_X110Y60        FDRE (Setup_fdre_C_CE)      -0.205     2.368    mainBlockDesign_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[1]
  -------------------------------------------------------------------
                         required time                          2.368    
                         arrival time                          -0.944    
  -------------------------------------------------------------------
                         slack                                  1.423    

Slack (MET) :             1.423ns  (required time - arrival time)
  Source:                 mainBlockDesign_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/ddScl_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mainBlockDesign_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            mainBlockDesign_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_mainBlockDesign_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_mainBlockDesign_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_mainBlockDesign_clk_wiz_0_0 rise@5.000ns - clk_out1_mainBlockDesign_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.280ns  (logic 1.199ns (36.550%)  route 2.081ns (63.450%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.979ns = ( 3.021 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.336ns
    Clock Pessimism Removal (CPR):    -0.383ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mainBlockDesign_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    mainBlockDesign_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  mainBlockDesign_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.781    mainBlockDesign_i/clk_wiz_0/inst/clk_in1_mainBlockDesign_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -9.282    -6.501 r  mainBlockDesign_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.200    -4.301    mainBlockDesign_i/clk_wiz_0/inst/clk_out1_mainBlockDesign_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -4.200 r  mainBlockDesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=166, routed)         1.864    -2.336    mainBlockDesign_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/RefClk
    SLICE_X110Y58        FDRE                                         r  mainBlockDesign_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/ddScl_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y58        FDRE (Prop_fdre_C_Q)         0.419    -1.917 r  mainBlockDesign_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/ddScl_reg/Q
                         net (fo=6, routed)           0.749    -1.168    mainBlockDesign_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/ddScl
    SLICE_X110Y58        LUT2 (Prop_lut2_I0_O)        0.324    -0.844 r  mainBlockDesign_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state[2]_i_11/O
                         net (fo=3, routed)           0.337    -0.507    mainBlockDesign_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state[2]_i_11_n_0
    SLICE_X110Y57        LUT6 (Prop_lut6_I2_O)        0.332    -0.175 f  mainBlockDesign_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_5/O
                         net (fo=12, routed)          0.475     0.300    mainBlockDesign_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_5_n_0
    SLICE_X109Y58        LUT6 (Prop_lut6_I5_O)        0.124     0.424 r  mainBlockDesign_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_1/O
                         net (fo=8, routed)           0.520     0.944    mainBlockDesign_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_1_n_0
    SLICE_X110Y60        FDRE                                         r  mainBlockDesign_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mainBlockDesign_clk_wiz_0_0 rise edge)
                                                      5.000     5.000 r  
    K17                                               0.000     5.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     5.000    mainBlockDesign_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404     6.404 r  mainBlockDesign_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     7.585    mainBlockDesign_i/clk_wiz_0/inst/clk_in1_mainBlockDesign_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.346    -0.761 r  mainBlockDesign_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.007     1.246    mainBlockDesign_i/clk_wiz_0/inst/clk_out1_mainBlockDesign_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.337 r  mainBlockDesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=166, routed)         1.684     3.021    mainBlockDesign_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/RefClk
    SLICE_X110Y60        FDRE                                         r  mainBlockDesign_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[2]/C
                         clock pessimism             -0.383     2.638    
                         clock uncertainty           -0.065     2.573    
    SLICE_X110Y60        FDRE (Setup_fdre_C_CE)      -0.205     2.368    mainBlockDesign_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[2]
  -------------------------------------------------------------------
                         required time                          2.368    
                         arrival time                          -0.944    
  -------------------------------------------------------------------
                         slack                                  1.423    

Slack (MET) :             1.423ns  (required time - arrival time)
  Source:                 mainBlockDesign_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/ddScl_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mainBlockDesign_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            mainBlockDesign_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_mainBlockDesign_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_mainBlockDesign_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_mainBlockDesign_clk_wiz_0_0 rise@5.000ns - clk_out1_mainBlockDesign_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.280ns  (logic 1.199ns (36.550%)  route 2.081ns (63.450%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.979ns = ( 3.021 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.336ns
    Clock Pessimism Removal (CPR):    -0.383ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mainBlockDesign_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    mainBlockDesign_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  mainBlockDesign_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.781    mainBlockDesign_i/clk_wiz_0/inst/clk_in1_mainBlockDesign_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -9.282    -6.501 r  mainBlockDesign_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.200    -4.301    mainBlockDesign_i/clk_wiz_0/inst/clk_out1_mainBlockDesign_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -4.200 r  mainBlockDesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=166, routed)         1.864    -2.336    mainBlockDesign_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/RefClk
    SLICE_X110Y58        FDRE                                         r  mainBlockDesign_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/ddScl_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y58        FDRE (Prop_fdre_C_Q)         0.419    -1.917 r  mainBlockDesign_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/ddScl_reg/Q
                         net (fo=6, routed)           0.749    -1.168    mainBlockDesign_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/ddScl
    SLICE_X110Y58        LUT2 (Prop_lut2_I0_O)        0.324    -0.844 r  mainBlockDesign_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state[2]_i_11/O
                         net (fo=3, routed)           0.337    -0.507    mainBlockDesign_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state[2]_i_11_n_0
    SLICE_X110Y57        LUT6 (Prop_lut6_I2_O)        0.332    -0.175 f  mainBlockDesign_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_5/O
                         net (fo=12, routed)          0.475     0.300    mainBlockDesign_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_5_n_0
    SLICE_X109Y58        LUT6 (Prop_lut6_I5_O)        0.124     0.424 r  mainBlockDesign_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_1/O
                         net (fo=8, routed)           0.520     0.944    mainBlockDesign_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_1_n_0
    SLICE_X110Y60        FDRE                                         r  mainBlockDesign_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mainBlockDesign_clk_wiz_0_0 rise edge)
                                                      5.000     5.000 r  
    K17                                               0.000     5.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     5.000    mainBlockDesign_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404     6.404 r  mainBlockDesign_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     7.585    mainBlockDesign_i/clk_wiz_0/inst/clk_in1_mainBlockDesign_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.346    -0.761 r  mainBlockDesign_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.007     1.246    mainBlockDesign_i/clk_wiz_0/inst/clk_out1_mainBlockDesign_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.337 r  mainBlockDesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=166, routed)         1.684     3.021    mainBlockDesign_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/RefClk
    SLICE_X110Y60        FDRE                                         r  mainBlockDesign_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[6]/C
                         clock pessimism             -0.383     2.638    
                         clock uncertainty           -0.065     2.573    
    SLICE_X110Y60        FDRE (Setup_fdre_C_CE)      -0.205     2.368    mainBlockDesign_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[6]
  -------------------------------------------------------------------
                         required time                          2.368    
                         arrival time                          -0.944    
  -------------------------------------------------------------------
                         slack                                  1.423    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 mainBlockDesign_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/SyncSDA/oSyncStages_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mainBlockDesign_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            mainBlockDesign_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/SyncSDA/oSyncStages_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mainBlockDesign_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_mainBlockDesign_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_mainBlockDesign_clk_wiz_0_0 rise@0.000ns - clk_out1_mainBlockDesign_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.290ns
    Source Clock Delay      (SCD):    -0.523ns
    Clock Pessimism Removal (CPR):    0.232ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mainBlockDesign_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    mainBlockDesign_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  mainBlockDesign_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    mainBlockDesign_i/clk_wiz_0/inst/clk_in1_mainBlockDesign_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.576    -1.893 r  mainBlockDesign_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.711    -1.181    mainBlockDesign_i/clk_wiz_0/inst/clk_out1_mainBlockDesign_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.155 r  mainBlockDesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=166, routed)         0.633    -0.523    mainBlockDesign_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/SyncSDA/RefClk
    SLICE_X113Y62        FDRE                                         r  mainBlockDesign_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/SyncSDA/oSyncStages_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y62        FDRE (Prop_fdre_C_Q)         0.141    -0.382 r  mainBlockDesign_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/SyncSDA/oSyncStages_reg[0]/Q
                         net (fo=1, routed)           0.056    -0.326    mainBlockDesign_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/SyncSDA/oSyncStages[0]
    SLICE_X113Y62        FDRE                                         r  mainBlockDesign_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/SyncSDA/oSyncStages_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mainBlockDesign_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    mainBlockDesign_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  mainBlockDesign_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.912    mainBlockDesign_i/clk_wiz_0/inst/clk_in1_mainBlockDesign_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.903    -1.991 r  mainBlockDesign_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.768    -1.223    mainBlockDesign_i/clk_wiz_0/inst/clk_out1_mainBlockDesign_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.194 r  mainBlockDesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=166, routed)         0.904    -0.290    mainBlockDesign_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/SyncSDA/RefClk
    SLICE_X113Y62        FDRE                                         r  mainBlockDesign_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/SyncSDA/oSyncStages_reg[1]/C
                         clock pessimism             -0.232    -0.523    
    SLICE_X113Y62        FDRE (Hold_fdre_C_D)         0.075    -0.448    mainBlockDesign_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/SyncSDA/oSyncStages_reg[1]
  -------------------------------------------------------------------
                         required time                          0.448    
                         arrival time                          -0.326    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 mainBlockDesign_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_mainBlockDesign_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            mainBlockDesign_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[1]/D
                            (rising edge-triggered cell FDPE clocked by clk_out1_mainBlockDesign_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_mainBlockDesign_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_mainBlockDesign_clk_wiz_0_0 rise@0.000ns - clk_out1_mainBlockDesign_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.301ns
    Source Clock Delay      (SCD):    -0.531ns
    Clock Pessimism Removal (CPR):    0.229ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mainBlockDesign_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    mainBlockDesign_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  mainBlockDesign_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    mainBlockDesign_i/clk_wiz_0/inst/clk_in1_mainBlockDesign_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.576    -1.893 r  mainBlockDesign_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.711    -1.181    mainBlockDesign_i/clk_wiz_0/inst/clk_out1_mainBlockDesign_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.155 r  mainBlockDesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=166, routed)         0.625    -0.531    mainBlockDesign_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/SyncBaseRst/SyncAsyncx/RefClk
    SLICE_X109Y78        FDPE                                         r  mainBlockDesign_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y78        FDPE (Prop_fdpe_C_Q)         0.141    -0.390 r  mainBlockDesign_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[0]/Q
                         net (fo=1, routed)           0.056    -0.334    mainBlockDesign_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages[0]
    SLICE_X109Y78        FDPE                                         r  mainBlockDesign_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mainBlockDesign_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    mainBlockDesign_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  mainBlockDesign_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.912    mainBlockDesign_i/clk_wiz_0/inst/clk_in1_mainBlockDesign_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.903    -1.991 r  mainBlockDesign_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.768    -1.223    mainBlockDesign_i/clk_wiz_0/inst/clk_out1_mainBlockDesign_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.194 r  mainBlockDesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=166, routed)         0.893    -0.301    mainBlockDesign_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/SyncBaseRst/SyncAsyncx/RefClk
    SLICE_X109Y78        FDPE                                         r  mainBlockDesign_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[1]/C
                         clock pessimism             -0.229    -0.531    
    SLICE_X109Y78        FDPE (Hold_fdpe_C_D)         0.075    -0.456    mainBlockDesign_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[1]
  -------------------------------------------------------------------
                         required time                          0.456    
                         arrival time                          -0.334    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 mainBlockDesign_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/GlitchF_SDA/Filter.sOut_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mainBlockDesign_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            mainBlockDesign_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dSda_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mainBlockDesign_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_mainBlockDesign_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_mainBlockDesign_clk_wiz_0_0 rise@0.000ns - clk_out1_mainBlockDesign_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.287ns
    Source Clock Delay      (SCD):    -0.521ns
    Clock Pessimism Removal (CPR):    0.233ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mainBlockDesign_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    mainBlockDesign_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  mainBlockDesign_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    mainBlockDesign_i/clk_wiz_0/inst/clk_in1_mainBlockDesign_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.576    -1.893 r  mainBlockDesign_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.711    -1.181    mainBlockDesign_i/clk_wiz_0/inst/clk_out1_mainBlockDesign_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.155 r  mainBlockDesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=166, routed)         0.635    -0.521    mainBlockDesign_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/GlitchF_SDA/RefClk
    SLICE_X113Y59        FDRE                                         r  mainBlockDesign_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/GlitchF_SDA/Filter.sOut_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y59        FDRE (Prop_fdre_C_Q)         0.141    -0.380 r  mainBlockDesign_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/GlitchF_SDA/Filter.sOut_reg/Q
                         net (fo=2, routed)           0.056    -0.324    mainBlockDesign_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/sOut
    SLICE_X113Y59        FDRE                                         r  mainBlockDesign_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dSda_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mainBlockDesign_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    mainBlockDesign_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  mainBlockDesign_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.912    mainBlockDesign_i/clk_wiz_0/inst/clk_in1_mainBlockDesign_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.903    -1.991 r  mainBlockDesign_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.768    -1.223    mainBlockDesign_i/clk_wiz_0/inst/clk_out1_mainBlockDesign_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.194 r  mainBlockDesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=166, routed)         0.907    -0.287    mainBlockDesign_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/RefClk
    SLICE_X113Y59        FDRE                                         r  mainBlockDesign_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dSda_reg/C
                         clock pessimism             -0.233    -0.521    
    SLICE_X113Y59        FDRE (Hold_fdre_C_D)         0.075    -0.446    mainBlockDesign_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dSda_reg
  -------------------------------------------------------------------
                         required time                          0.446    
                         arrival time                          -0.324    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 mainBlockDesign_i/dvi2rgb_0/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_mainBlockDesign_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            mainBlockDesign_i/dvi2rgb_0/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/D
                            (rising edge-triggered cell FDPE clocked by clk_out1_mainBlockDesign_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_mainBlockDesign_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_mainBlockDesign_clk_wiz_0_0 rise@0.000ns - clk_out1_mainBlockDesign_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.298ns
    Source Clock Delay      (SCD):    -0.530ns
    Clock Pessimism Removal (CPR):    0.231ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mainBlockDesign_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    mainBlockDesign_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  mainBlockDesign_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    mainBlockDesign_i/clk_wiz_0/inst/clk_in1_mainBlockDesign_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.576    -1.893 r  mainBlockDesign_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.711    -1.181    mainBlockDesign_i/clk_wiz_0/inst/clk_out1_mainBlockDesign_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.155 r  mainBlockDesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=166, routed)         0.626    -0.530    mainBlockDesign_i/dvi2rgb_0/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/RefClk
    SLICE_X113Y78        FDPE                                         r  mainBlockDesign_i/dvi2rgb_0/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y78        FDPE (Prop_fdpe_C_Q)         0.141    -0.389 r  mainBlockDesign_i/dvi2rgb_0/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[0]/Q
                         net (fo=1, routed)           0.056    -0.333    mainBlockDesign_i/dvi2rgb_0/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages[0]
    SLICE_X113Y78        FDPE                                         r  mainBlockDesign_i/dvi2rgb_0/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mainBlockDesign_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    mainBlockDesign_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  mainBlockDesign_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.912    mainBlockDesign_i/clk_wiz_0/inst/clk_in1_mainBlockDesign_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.903    -1.991 r  mainBlockDesign_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.768    -1.223    mainBlockDesign_i/clk_wiz_0/inst/clk_out1_mainBlockDesign_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.194 r  mainBlockDesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=166, routed)         0.896    -0.298    mainBlockDesign_i/dvi2rgb_0/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/RefClk
    SLICE_X113Y78        FDPE                                         r  mainBlockDesign_i/dvi2rgb_0/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                         clock pessimism             -0.231    -0.530    
    SLICE_X113Y78        FDPE (Hold_fdpe_C_D)         0.075    -0.455    mainBlockDesign_i/dvi2rgb_0/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]
  -------------------------------------------------------------------
                         required time                          0.455    
                         arrival time                          -0.333    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 mainBlockDesign_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_mainBlockDesign_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            mainBlockDesign_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[1]/D
                            (rising edge-triggered cell FDPE clocked by clk_out1_mainBlockDesign_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_mainBlockDesign_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_mainBlockDesign_clk_wiz_0_0 rise@0.000ns - clk_out1_mainBlockDesign_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.297ns
    Source Clock Delay      (SCD):    -0.527ns
    Clock Pessimism Removal (CPR):    0.229ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mainBlockDesign_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    mainBlockDesign_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  mainBlockDesign_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    mainBlockDesign_i/clk_wiz_0/inst/clk_in1_mainBlockDesign_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.576    -1.893 r  mainBlockDesign_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.711    -1.181    mainBlockDesign_i/clk_wiz_0/inst/clk_out1_mainBlockDesign_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.155 r  mainBlockDesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=166, routed)         0.629    -0.527    mainBlockDesign_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/SyncBaseRst/SyncAsyncx/RefClk
    SLICE_X109Y67        FDPE                                         r  mainBlockDesign_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y67        FDPE (Prop_fdpe_C_Q)         0.141    -0.386 r  mainBlockDesign_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[0]/Q
                         net (fo=1, routed)           0.056    -0.330    mainBlockDesign_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages[0]
    SLICE_X109Y67        FDPE                                         r  mainBlockDesign_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mainBlockDesign_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    mainBlockDesign_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  mainBlockDesign_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.912    mainBlockDesign_i/clk_wiz_0/inst/clk_in1_mainBlockDesign_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.903    -1.991 r  mainBlockDesign_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.768    -1.223    mainBlockDesign_i/clk_wiz_0/inst/clk_out1_mainBlockDesign_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.194 r  mainBlockDesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=166, routed)         0.897    -0.297    mainBlockDesign_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/SyncBaseRst/SyncAsyncx/RefClk
    SLICE_X109Y67        FDPE                                         r  mainBlockDesign_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[1]/C
                         clock pessimism             -0.229    -0.527    
    SLICE_X109Y67        FDPE (Hold_fdpe_C_D)         0.075    -0.452    mainBlockDesign_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[1]
  -------------------------------------------------------------------
                         required time                          0.452    
                         arrival time                          -0.330    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 mainBlockDesign_i/dvi2rgb_0/U0/TMDS_ClockingX/RdyLostReset/SyncAsyncx/oSyncStages_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_mainBlockDesign_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            mainBlockDesign_i/dvi2rgb_0/U0/TMDS_ClockingX/RdyLostReset/SyncAsyncx/oSyncStages_reg[1]/D
                            (rising edge-triggered cell FDPE clocked by clk_out1_mainBlockDesign_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_mainBlockDesign_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_mainBlockDesign_clk_wiz_0_0 rise@0.000ns - clk_out1_mainBlockDesign_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.294ns
    Source Clock Delay      (SCD):    -0.526ns
    Clock Pessimism Removal (CPR):    0.231ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mainBlockDesign_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    mainBlockDesign_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  mainBlockDesign_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    mainBlockDesign_i/clk_wiz_0/inst/clk_in1_mainBlockDesign_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.576    -1.893 r  mainBlockDesign_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.711    -1.181    mainBlockDesign_i/clk_wiz_0/inst/clk_out1_mainBlockDesign_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.155 r  mainBlockDesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=166, routed)         0.630    -0.526    mainBlockDesign_i/dvi2rgb_0/U0/TMDS_ClockingX/RdyLostReset/SyncAsyncx/RefClk
    SLICE_X113Y82        FDPE                                         r  mainBlockDesign_i/dvi2rgb_0/U0/TMDS_ClockingX/RdyLostReset/SyncAsyncx/oSyncStages_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y82        FDPE (Prop_fdpe_C_Q)         0.141    -0.385 r  mainBlockDesign_i/dvi2rgb_0/U0/TMDS_ClockingX/RdyLostReset/SyncAsyncx/oSyncStages_reg[0]/Q
                         net (fo=1, routed)           0.056    -0.329    mainBlockDesign_i/dvi2rgb_0/U0/TMDS_ClockingX/RdyLostReset/SyncAsyncx/oSyncStages[0]
    SLICE_X113Y82        FDPE                                         r  mainBlockDesign_i/dvi2rgb_0/U0/TMDS_ClockingX/RdyLostReset/SyncAsyncx/oSyncStages_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mainBlockDesign_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    mainBlockDesign_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  mainBlockDesign_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.912    mainBlockDesign_i/clk_wiz_0/inst/clk_in1_mainBlockDesign_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.903    -1.991 r  mainBlockDesign_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.768    -1.223    mainBlockDesign_i/clk_wiz_0/inst/clk_out1_mainBlockDesign_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.194 r  mainBlockDesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=166, routed)         0.900    -0.294    mainBlockDesign_i/dvi2rgb_0/U0/TMDS_ClockingX/RdyLostReset/SyncAsyncx/RefClk
    SLICE_X113Y82        FDPE                                         r  mainBlockDesign_i/dvi2rgb_0/U0/TMDS_ClockingX/RdyLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                         clock pessimism             -0.231    -0.526    
    SLICE_X113Y82        FDPE (Hold_fdpe_C_D)         0.075    -0.451    mainBlockDesign_i/dvi2rgb_0/U0/TMDS_ClockingX/RdyLostReset/SyncAsyncx/oSyncStages_reg[1]
  -------------------------------------------------------------------
                         required time                          0.451    
                         arrival time                          -0.329    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.160ns  (arrival time - required time)
  Source:                 mainBlockDesign_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_mainBlockDesign_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            mainBlockDesign_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[1]/D
                            (rising edge-triggered cell FDPE clocked by clk_out1_mainBlockDesign_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_mainBlockDesign_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_mainBlockDesign_clk_wiz_0_0 rise@0.000ns - clk_out1_mainBlockDesign_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.164ns (74.580%)  route 0.056ns (25.420%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.326ns
    Source Clock Delay      (SCD):    -0.557ns
    Clock Pessimism Removal (CPR):    0.230ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mainBlockDesign_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    mainBlockDesign_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  mainBlockDesign_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    mainBlockDesign_i/clk_wiz_0/inst/clk_in1_mainBlockDesign_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.576    -1.893 r  mainBlockDesign_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.711    -1.181    mainBlockDesign_i/clk_wiz_0/inst/clk_out1_mainBlockDesign_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.155 r  mainBlockDesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=166, routed)         0.599    -0.557    mainBlockDesign_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/SyncBaseRst/SyncAsyncx/RefClk
    SLICE_X104Y70        FDPE                                         r  mainBlockDesign_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y70        FDPE (Prop_fdpe_C_Q)         0.164    -0.393 r  mainBlockDesign_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[0]/Q
                         net (fo=1, routed)           0.056    -0.337    mainBlockDesign_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages[0]
    SLICE_X104Y70        FDPE                                         r  mainBlockDesign_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mainBlockDesign_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    mainBlockDesign_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  mainBlockDesign_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.912    mainBlockDesign_i/clk_wiz_0/inst/clk_in1_mainBlockDesign_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.903    -1.991 r  mainBlockDesign_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.768    -1.223    mainBlockDesign_i/clk_wiz_0/inst/clk_out1_mainBlockDesign_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.194 r  mainBlockDesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=166, routed)         0.868    -0.326    mainBlockDesign_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/SyncBaseRst/SyncAsyncx/RefClk
    SLICE_X104Y70        FDPE                                         r  mainBlockDesign_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[1]/C
                         clock pessimism             -0.230    -0.557    
    SLICE_X104Y70        FDPE (Hold_fdpe_C_D)         0.060    -0.497    mainBlockDesign_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[1]
  -------------------------------------------------------------------
                         required time                          0.497    
                         arrival time                          -0.337    
  -------------------------------------------------------------------
                         slack                                  0.160    

Slack (MET) :             0.160ns  (arrival time - required time)
  Source:                 mainBlockDesign_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/SyncSCL/oSyncStages_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mainBlockDesign_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            mainBlockDesign_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/SyncSCL/oSyncStages_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mainBlockDesign_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_mainBlockDesign_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_mainBlockDesign_clk_wiz_0_0 rise@0.000ns - clk_out1_mainBlockDesign_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.164ns (74.580%)  route 0.056ns (25.420%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.287ns
    Source Clock Delay      (SCD):    -0.521ns
    Clock Pessimism Removal (CPR):    0.233ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mainBlockDesign_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    mainBlockDesign_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  mainBlockDesign_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    mainBlockDesign_i/clk_wiz_0/inst/clk_in1_mainBlockDesign_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.576    -1.893 r  mainBlockDesign_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.711    -1.181    mainBlockDesign_i/clk_wiz_0/inst/clk_out1_mainBlockDesign_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.155 r  mainBlockDesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=166, routed)         0.635    -0.521    mainBlockDesign_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/SyncSCL/RefClk
    SLICE_X112Y57        FDRE                                         r  mainBlockDesign_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/SyncSCL/oSyncStages_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y57        FDRE (Prop_fdre_C_Q)         0.164    -0.357 r  mainBlockDesign_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/SyncSCL/oSyncStages_reg[0]/Q
                         net (fo=1, routed)           0.056    -0.301    mainBlockDesign_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/SyncSCL/oSyncStages[0]
    SLICE_X112Y57        FDRE                                         r  mainBlockDesign_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/SyncSCL/oSyncStages_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mainBlockDesign_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    mainBlockDesign_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  mainBlockDesign_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.912    mainBlockDesign_i/clk_wiz_0/inst/clk_in1_mainBlockDesign_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.903    -1.991 r  mainBlockDesign_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.768    -1.223    mainBlockDesign_i/clk_wiz_0/inst/clk_out1_mainBlockDesign_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.194 r  mainBlockDesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=166, routed)         0.907    -0.287    mainBlockDesign_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/SyncSCL/RefClk
    SLICE_X112Y57        FDRE                                         r  mainBlockDesign_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/SyncSCL/oSyncStages_reg[1]/C
                         clock pessimism             -0.233    -0.521    
    SLICE_X112Y57        FDRE (Hold_fdre_C_D)         0.060    -0.461    mainBlockDesign_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/SyncSCL/oSyncStages_reg[1]
  -------------------------------------------------------------------
                         required time                          0.461    
                         arrival time                          -0.301    
  -------------------------------------------------------------------
                         slack                                  0.160    

Slack (MET) :             0.160ns  (arrival time - required time)
  Source:                 mainBlockDesign_i/dvi2rgb_0/U0/TMDS_ClockingX/MMCM_LockSync/oSyncStages_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mainBlockDesign_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            mainBlockDesign_i/dvi2rgb_0/U0/TMDS_ClockingX/MMCM_LockSync/oSyncStages_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mainBlockDesign_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_mainBlockDesign_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_mainBlockDesign_clk_wiz_0_0 rise@0.000ns - clk_out1_mainBlockDesign_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.164ns (74.580%)  route 0.056ns (25.420%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.299ns
    Source Clock Delay      (SCD):    -0.530ns
    Clock Pessimism Removal (CPR):    0.230ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mainBlockDesign_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    mainBlockDesign_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  mainBlockDesign_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    mainBlockDesign_i/clk_wiz_0/inst/clk_in1_mainBlockDesign_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.576    -1.893 r  mainBlockDesign_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.711    -1.181    mainBlockDesign_i/clk_wiz_0/inst/clk_out1_mainBlockDesign_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.155 r  mainBlockDesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=166, routed)         0.626    -0.530    mainBlockDesign_i/dvi2rgb_0/U0/TMDS_ClockingX/MMCM_LockSync/RefClk
    SLICE_X112Y77        FDRE                                         r  mainBlockDesign_i/dvi2rgb_0/U0/TMDS_ClockingX/MMCM_LockSync/oSyncStages_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y77        FDRE (Prop_fdre_C_Q)         0.164    -0.366 r  mainBlockDesign_i/dvi2rgb_0/U0/TMDS_ClockingX/MMCM_LockSync/oSyncStages_reg[0]/Q
                         net (fo=1, routed)           0.056    -0.310    mainBlockDesign_i/dvi2rgb_0/U0/TMDS_ClockingX/MMCM_LockSync/oSyncStages[0]
    SLICE_X112Y77        FDRE                                         r  mainBlockDesign_i/dvi2rgb_0/U0/TMDS_ClockingX/MMCM_LockSync/oSyncStages_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mainBlockDesign_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    mainBlockDesign_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  mainBlockDesign_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.912    mainBlockDesign_i/clk_wiz_0/inst/clk_in1_mainBlockDesign_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.903    -1.991 r  mainBlockDesign_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.768    -1.223    mainBlockDesign_i/clk_wiz_0/inst/clk_out1_mainBlockDesign_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.194 r  mainBlockDesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=166, routed)         0.895    -0.299    mainBlockDesign_i/dvi2rgb_0/U0/TMDS_ClockingX/MMCM_LockSync/RefClk
    SLICE_X112Y77        FDRE                                         r  mainBlockDesign_i/dvi2rgb_0/U0/TMDS_ClockingX/MMCM_LockSync/oSyncStages_reg[1]/C
                         clock pessimism             -0.230    -0.530    
    SLICE_X112Y77        FDRE (Hold_fdre_C_D)         0.060    -0.470    mainBlockDesign_i/dvi2rgb_0/U0/TMDS_ClockingX/MMCM_LockSync/oSyncStages_reg[1]
  -------------------------------------------------------------------
                         required time                          0.470    
                         arrival time                          -0.310    
  -------------------------------------------------------------------
                         slack                                  0.160    

Slack (MET) :             0.189ns  (arrival time - required time)
  Source:                 mainBlockDesign_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/GlitchF_SDA/Filter.cntPeriods_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_mainBlockDesign_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            mainBlockDesign_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/GlitchF_SDA/Filter.sOut_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mainBlockDesign_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_mainBlockDesign_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_mainBlockDesign_clk_wiz_0_0 rise@0.000ns - clk_out1_mainBlockDesign_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.293ns  (logic 0.209ns (71.230%)  route 0.084ns (28.770%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.287ns
    Source Clock Delay      (SCD):    -0.521ns
    Clock Pessimism Removal (CPR):    0.220ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mainBlockDesign_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    mainBlockDesign_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  mainBlockDesign_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    mainBlockDesign_i/clk_wiz_0/inst/clk_in1_mainBlockDesign_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.576    -1.893 r  mainBlockDesign_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.711    -1.181    mainBlockDesign_i/clk_wiz_0/inst/clk_out1_mainBlockDesign_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.155 r  mainBlockDesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=166, routed)         0.635    -0.521    mainBlockDesign_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/GlitchF_SDA/RefClk
    SLICE_X112Y59        FDSE                                         r  mainBlockDesign_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/GlitchF_SDA/Filter.cntPeriods_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y59        FDSE (Prop_fdse_C_Q)         0.164    -0.357 r  mainBlockDesign_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/GlitchF_SDA/Filter.cntPeriods_reg[0]/Q
                         net (fo=6, routed)           0.084    -0.272    mainBlockDesign_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/GlitchF_SDA/Filter.cntPeriods_reg__0[0]
    SLICE_X113Y59        LUT6 (Prop_lut6_I3_O)        0.045    -0.227 r  mainBlockDesign_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/GlitchF_SDA/Filter.sOut_i_1/O
                         net (fo=1, routed)           0.000    -0.227    mainBlockDesign_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/GlitchF_SDA/Filter.sOut_i_1_n_0
    SLICE_X113Y59        FDRE                                         r  mainBlockDesign_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/GlitchF_SDA/Filter.sOut_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mainBlockDesign_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    mainBlockDesign_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  mainBlockDesign_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.912    mainBlockDesign_i/clk_wiz_0/inst/clk_in1_mainBlockDesign_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.903    -1.991 r  mainBlockDesign_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.768    -1.223    mainBlockDesign_i/clk_wiz_0/inst/clk_out1_mainBlockDesign_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.194 r  mainBlockDesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=166, routed)         0.907    -0.287    mainBlockDesign_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/GlitchF_SDA/RefClk
    SLICE_X113Y59        FDRE                                         r  mainBlockDesign_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/GlitchF_SDA/Filter.sOut_reg/C
                         clock pessimism             -0.220    -0.508    
    SLICE_X113Y59        FDRE (Hold_fdre_C_D)         0.091    -0.417    mainBlockDesign_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/GlitchF_SDA/Filter.sOut_reg
  -------------------------------------------------------------------
                         required time                          0.417    
                         arrival time                          -0.227    
  -------------------------------------------------------------------
                         slack                                  0.189    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_mainBlockDesign_clk_wiz_0_0
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { mainBlockDesign_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     IDELAYCTRL/REFCLK  n/a            3.225         5.000       1.775      IDELAYCTRL_X1Y1  mainBlockDesign_i/dvi2rgb_0/U0/TMDS_ClockingX/IDelayCtrlX/REFCLK
Min Period        n/a     BUFG/I             n/a            2.155         5.000       2.845      BUFGCTRL_X0Y16   mainBlockDesign_i/clk_wiz_0/inst/clkout1_buf/I
Min Period        n/a     PLLE2_ADV/CLKOUT0  n/a            1.249         5.000       3.751      PLLE2_ADV_X1Y2   mainBlockDesign_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
Min Period        n/a     FDCE/C             n/a            1.000         5.000       4.000      SLICE_X109Y66    mainBlockDesign_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/SyncBaseOvf/iIn_q_reg/C
Min Period        n/a     FDPE/C             n/a            1.000         5.000       4.000      SLICE_X109Y67    mainBlockDesign_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[0]/C
Min Period        n/a     FDPE/C             n/a            1.000         5.000       4.000      SLICE_X109Y67    mainBlockDesign_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[1]/C
Min Period        n/a     FDRE/C             n/a            1.000         5.000       4.000      SLICE_X108Y63    mainBlockDesign_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[0]/C
Min Period        n/a     FDRE/C             n/a            1.000         5.000       4.000      SLICE_X108Y65    mainBlockDesign_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[10]/C
Min Period        n/a     FDRE/C             n/a            1.000         5.000       4.000      SLICE_X108Y65    mainBlockDesign_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[11]/C
Min Period        n/a     FDRE/C             n/a            1.000         5.000       4.000      SLICE_X108Y66    mainBlockDesign_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[12]/C
Max Period        n/a     IDELAYCTRL/REFCLK  n/a            5.264         5.000       0.264      IDELAYCTRL_X1Y1  mainBlockDesign_i/dvi2rgb_0/U0/TMDS_ClockingX/IDelayCtrlX/REFCLK
Max Period        n/a     PLLE2_ADV/CLKOUT0  n/a            160.000       5.000       155.000    PLLE2_ADV_X1Y2   mainBlockDesign_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X108Y65    mainBlockDesign_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[10]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X108Y65    mainBlockDesign_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[11]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X108Y68    mainBlockDesign_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[20]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X108Y68    mainBlockDesign_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[21]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X108Y68    mainBlockDesign_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[22]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X108Y68    mainBlockDesign_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[23]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X108Y65    mainBlockDesign_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[8]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X108Y65    mainBlockDesign_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[9]/C
Low Pulse Width   Slow    FDCE/C             n/a            0.500         2.500       2.000      SLICE_X105Y73    mainBlockDesign_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/SyncBaseOvf/iIn_q_reg/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X103Y71    mainBlockDesign_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/rTimeoutCnt_reg[10]/C
High Pulse Width  Slow    FDPE/C             n/a            0.500         2.500       2.000      SLICE_X109Y67    mainBlockDesign_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[0]/C
High Pulse Width  Slow    FDPE/C             n/a            0.500         2.500       2.000      SLICE_X109Y67    mainBlockDesign_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[1]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X108Y65    mainBlockDesign_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[10]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X108Y65    mainBlockDesign_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[11]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X108Y67    mainBlockDesign_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[16]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X108Y67    mainBlockDesign_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[17]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X108Y67    mainBlockDesign_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[18]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X108Y67    mainBlockDesign_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[19]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X108Y65    mainBlockDesign_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[8]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X108Y65    mainBlockDesign_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[9]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_mainBlockDesign_clk_wiz_0_0
  To Clock:  clkfbout_mainBlockDesign_clk_wiz_0_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        5.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_mainBlockDesign_clk_wiz_0_0
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { mainBlockDesign_i/clk_wiz_0/inst/plle2_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I              n/a            2.155         8.000       5.845      BUFGCTRL_X0Y18  mainBlockDesign_i/clk_wiz_0/inst/clkf_buf/I
Min Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            1.249         8.000       6.751      PLLE2_ADV_X1Y2  mainBlockDesign_i/clk_wiz_0/inst/plle2_adv_inst/CLKFBOUT
Min Period  n/a     PLLE2_ADV/CLKFBIN   n/a            1.249         8.000       6.751      PLLE2_ADV_X1Y2  mainBlockDesign_i/clk_wiz_0/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBIN   n/a            52.633        8.000       44.633     PLLE2_ADV_X1Y2  mainBlockDesign_i/clk_wiz_0/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            160.000       8.000       152.000    PLLE2_ADV_X1Y2  mainBlockDesign_i/clk_wiz_0/inst/plle2_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_mainBlockDesign_clk_wiz_0_0
  To Clock:  clk_out1_mainBlockDesign_clk_wiz_0_0_1

Setup :            0  Failing Endpoints,  Worst Slack        1.317ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.057ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.317ns  (required time - arrival time)
  Source:                 mainBlockDesign_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dSda_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mainBlockDesign_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            mainBlockDesign_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mainBlockDesign_clk_wiz_0_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_mainBlockDesign_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_mainBlockDesign_clk_wiz_0_0_1 rise@5.000ns - clk_out1_mainBlockDesign_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.623ns  (logic 1.194ns (32.957%)  route 2.429ns (67.043%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.978ns = ( 3.022 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.337ns
    Clock Pessimism Removal (CPR):    -0.383ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mainBlockDesign_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    mainBlockDesign_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  mainBlockDesign_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.781    mainBlockDesign_i/clk_wiz_0/inst/clk_in1_mainBlockDesign_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -9.282    -6.501 r  mainBlockDesign_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.200    -4.301    mainBlockDesign_i/clk_wiz_0/inst/clk_out1_mainBlockDesign_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -4.200 r  mainBlockDesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=166, routed)         1.863    -2.337    mainBlockDesign_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/RefClk
    SLICE_X113Y59        FDRE                                         r  mainBlockDesign_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dSda_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y59        FDRE (Prop_fdre_C_Q)         0.419    -1.918 f  mainBlockDesign_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dSda_reg/Q
                         net (fo=13, routed)          0.944    -0.975    mainBlockDesign_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dSda
    SLICE_X111Y57        LUT3 (Prop_lut3_I1_O)        0.325    -0.650 f  mainBlockDesign_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_4/O
                         net (fo=13, routed)          0.617    -0.033    mainBlockDesign_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_4_n_0
    SLICE_X110Y58        LUT6 (Prop_lut6_I1_O)        0.326     0.293 r  mainBlockDesign_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state[2]_i_4/O
                         net (fo=3, routed)           0.868     1.162    mainBlockDesign_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state[2]_i_4_n_0
    SLICE_X110Y58        LUT6 (Prop_lut6_I2_O)        0.124     1.286 r  mainBlockDesign_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state[2]_i_1/O
                         net (fo=1, routed)           0.000     1.286    mainBlockDesign_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state[2]_i_1_n_0
    SLICE_X110Y58        FDRE                                         r  mainBlockDesign_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mainBlockDesign_clk_wiz_0_0_1 rise edge)
                                                      5.000     5.000 r  
    K17                                               0.000     5.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     5.000    mainBlockDesign_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404     6.404 r  mainBlockDesign_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     7.585    mainBlockDesign_i/clk_wiz_0/inst/clk_in1_mainBlockDesign_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.346    -0.761 r  mainBlockDesign_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.007     1.246    mainBlockDesign_i/clk_wiz_0/inst/clk_out1_mainBlockDesign_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.337 r  mainBlockDesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=166, routed)         1.685     3.022    mainBlockDesign_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/RefClk
    SLICE_X110Y58        FDRE                                         r  mainBlockDesign_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state_reg[2]/C
                         clock pessimism             -0.383     2.639    
                         clock uncertainty           -0.065     2.574    
    SLICE_X110Y58        FDRE (Setup_fdre_C_D)        0.029     2.603    mainBlockDesign_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state_reg[2]
  -------------------------------------------------------------------
                         required time                          2.603    
                         arrival time                          -1.286    
  -------------------------------------------------------------------
                         slack                                  1.317    

Slack (MET) :             1.390ns  (required time - arrival time)
  Source:                 mainBlockDesign_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mainBlockDesign_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            mainBlockDesign_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mainBlockDesign_clk_wiz_0_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_mainBlockDesign_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_mainBlockDesign_clk_wiz_0_0_1 rise@5.000ns - clk_out1_mainBlockDesign_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.514ns  (logic 1.445ns (41.117%)  route 2.069ns (58.883%))
  Logic Levels:           4  (LUT3=1 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.978ns = ( 3.022 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.339ns
    Clock Pessimism Removal (CPR):    -0.423ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mainBlockDesign_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    mainBlockDesign_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  mainBlockDesign_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.781    mainBlockDesign_i/clk_wiz_0/inst/clk_in1_mainBlockDesign_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -9.282    -6.501 r  mainBlockDesign_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.200    -4.301    mainBlockDesign_i/clk_wiz_0/inst/clk_out1_mainBlockDesign_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -4.200 r  mainBlockDesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=166, routed)         1.861    -2.339    mainBlockDesign_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/RefClk
    SLICE_X109Y59        FDRE                                         r  mainBlockDesign_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y59        FDRE (Prop_fdre_C_Q)         0.456    -1.883 f  mainBlockDesign_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[0]/Q
                         net (fo=5, routed)           0.827    -1.056    mainBlockDesign_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/sI2C_DataIn[0]
    SLICE_X111Y59        LUT3 (Prop_lut3_I1_O)        0.152    -0.904 r  mainBlockDesign_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state[1]_i_9/O
                         net (fo=1, routed)           0.816    -0.088    mainBlockDesign_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state[1]_i_9_n_0
    SLICE_X112Y59        LUT6 (Prop_lut6_I3_O)        0.326     0.238 r  mainBlockDesign_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state[1]_i_6/O
                         net (fo=1, routed)           0.000     0.238    mainBlockDesign_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state[1]_i_6_n_0
    SLICE_X112Y59        MUXF7 (Prop_muxf7_I1_O)      0.214     0.452 r  mainBlockDesign_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state_reg[1]_i_2/O
                         net (fo=1, routed)           0.426     0.878    mainBlockDesign_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/nstate__0[1]
    SLICE_X111Y58        LUT6 (Prop_lut6_I0_O)        0.297     1.175 r  mainBlockDesign_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state[1]_i_1/O
                         net (fo=1, routed)           0.000     1.175    mainBlockDesign_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state[1]_i_1_n_0
    SLICE_X111Y58        FDRE                                         r  mainBlockDesign_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mainBlockDesign_clk_wiz_0_0_1 rise edge)
                                                      5.000     5.000 r  
    K17                                               0.000     5.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     5.000    mainBlockDesign_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404     6.404 r  mainBlockDesign_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     7.585    mainBlockDesign_i/clk_wiz_0/inst/clk_in1_mainBlockDesign_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.346    -0.761 r  mainBlockDesign_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.007     1.246    mainBlockDesign_i/clk_wiz_0/inst/clk_out1_mainBlockDesign_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.337 r  mainBlockDesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=166, routed)         1.685     3.022    mainBlockDesign_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/RefClk
    SLICE_X111Y58        FDRE                                         r  mainBlockDesign_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state_reg[1]/C
                         clock pessimism             -0.423     2.599    
                         clock uncertainty           -0.065     2.534    
    SLICE_X111Y58        FDRE (Setup_fdre_C_D)        0.031     2.565    mainBlockDesign_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state_reg[1]
  -------------------------------------------------------------------
                         required time                          2.565    
                         arrival time                          -1.175    
  -------------------------------------------------------------------
                         slack                                  1.390    

Slack (MET) :             1.397ns  (required time - arrival time)
  Source:                 mainBlockDesign_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mainBlockDesign_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            mainBlockDesign_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[20]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_mainBlockDesign_clk_wiz_0_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_mainBlockDesign_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_mainBlockDesign_clk_wiz_0_0_1 rise@5.000ns - clk_out1_mainBlockDesign_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.339ns  (logic 0.766ns (22.943%)  route 2.573ns (77.057%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.990ns = ( 3.010 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.342ns
    Clock Pessimism Removal (CPR):    -0.382ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mainBlockDesign_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    mainBlockDesign_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  mainBlockDesign_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.781    mainBlockDesign_i/clk_wiz_0/inst/clk_in1_mainBlockDesign_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -9.282    -6.501 r  mainBlockDesign_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.200    -4.301    mainBlockDesign_i/clk_wiz_0/inst/clk_out1_mainBlockDesign_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -4.200 r  mainBlockDesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=166, routed)         1.858    -2.342    mainBlockDesign_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/RefClk
    SLICE_X108Y63        FDRE                                         r  mainBlockDesign_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y63        FDRE (Prop_fdre_C_Q)         0.518    -1.824 f  mainBlockDesign_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[3]/Q
                         net (fo=2, routed)           1.075    -0.749    mainBlockDesign_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/SyncBaseOvf/rTimeoutCnt_reg[3]
    SLICE_X109Y63        LUT4 (Prop_lut4_I0_O)        0.124    -0.625 r  mainBlockDesign_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/SyncBaseOvf/iIn_q_i_4__4/O
                         net (fo=2, routed)           0.791     0.165    mainBlockDesign_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/SyncBaseOvf_n_3
    SLICE_X109Y66        LUT6 (Prop_lut6_I2_O)        0.124     0.289 r  mainBlockDesign_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt[0]_i_1__1/O
                         net (fo=24, routed)          0.707     0.997    mainBlockDesign_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/sel
    SLICE_X108Y68        FDRE                                         r  mainBlockDesign_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[20]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mainBlockDesign_clk_wiz_0_0_1 rise edge)
                                                      5.000     5.000 r  
    K17                                               0.000     5.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     5.000    mainBlockDesign_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404     6.404 r  mainBlockDesign_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     7.585    mainBlockDesign_i/clk_wiz_0/inst/clk_in1_mainBlockDesign_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.346    -0.761 r  mainBlockDesign_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.007     1.246    mainBlockDesign_i/clk_wiz_0/inst/clk_out1_mainBlockDesign_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.337 r  mainBlockDesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=166, routed)         1.673     3.010    mainBlockDesign_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/RefClk
    SLICE_X108Y68        FDRE                                         r  mainBlockDesign_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[20]/C
                         clock pessimism             -0.382     2.628    
                         clock uncertainty           -0.065     2.563    
    SLICE_X108Y68        FDRE (Setup_fdre_C_CE)      -0.169     2.394    mainBlockDesign_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[20]
  -------------------------------------------------------------------
                         required time                          2.394    
                         arrival time                          -0.997    
  -------------------------------------------------------------------
                         slack                                  1.397    

Slack (MET) :             1.397ns  (required time - arrival time)
  Source:                 mainBlockDesign_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mainBlockDesign_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            mainBlockDesign_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[21]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_mainBlockDesign_clk_wiz_0_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_mainBlockDesign_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_mainBlockDesign_clk_wiz_0_0_1 rise@5.000ns - clk_out1_mainBlockDesign_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.339ns  (logic 0.766ns (22.943%)  route 2.573ns (77.057%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.990ns = ( 3.010 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.342ns
    Clock Pessimism Removal (CPR):    -0.382ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mainBlockDesign_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    mainBlockDesign_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  mainBlockDesign_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.781    mainBlockDesign_i/clk_wiz_0/inst/clk_in1_mainBlockDesign_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -9.282    -6.501 r  mainBlockDesign_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.200    -4.301    mainBlockDesign_i/clk_wiz_0/inst/clk_out1_mainBlockDesign_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -4.200 r  mainBlockDesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=166, routed)         1.858    -2.342    mainBlockDesign_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/RefClk
    SLICE_X108Y63        FDRE                                         r  mainBlockDesign_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y63        FDRE (Prop_fdre_C_Q)         0.518    -1.824 f  mainBlockDesign_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[3]/Q
                         net (fo=2, routed)           1.075    -0.749    mainBlockDesign_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/SyncBaseOvf/rTimeoutCnt_reg[3]
    SLICE_X109Y63        LUT4 (Prop_lut4_I0_O)        0.124    -0.625 r  mainBlockDesign_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/SyncBaseOvf/iIn_q_i_4__4/O
                         net (fo=2, routed)           0.791     0.165    mainBlockDesign_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/SyncBaseOvf_n_3
    SLICE_X109Y66        LUT6 (Prop_lut6_I2_O)        0.124     0.289 r  mainBlockDesign_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt[0]_i_1__1/O
                         net (fo=24, routed)          0.707     0.997    mainBlockDesign_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/sel
    SLICE_X108Y68        FDRE                                         r  mainBlockDesign_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[21]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mainBlockDesign_clk_wiz_0_0_1 rise edge)
                                                      5.000     5.000 r  
    K17                                               0.000     5.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     5.000    mainBlockDesign_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404     6.404 r  mainBlockDesign_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     7.585    mainBlockDesign_i/clk_wiz_0/inst/clk_in1_mainBlockDesign_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.346    -0.761 r  mainBlockDesign_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.007     1.246    mainBlockDesign_i/clk_wiz_0/inst/clk_out1_mainBlockDesign_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.337 r  mainBlockDesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=166, routed)         1.673     3.010    mainBlockDesign_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/RefClk
    SLICE_X108Y68        FDRE                                         r  mainBlockDesign_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[21]/C
                         clock pessimism             -0.382     2.628    
                         clock uncertainty           -0.065     2.563    
    SLICE_X108Y68        FDRE (Setup_fdre_C_CE)      -0.169     2.394    mainBlockDesign_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[21]
  -------------------------------------------------------------------
                         required time                          2.394    
                         arrival time                          -0.997    
  -------------------------------------------------------------------
                         slack                                  1.397    

Slack (MET) :             1.397ns  (required time - arrival time)
  Source:                 mainBlockDesign_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mainBlockDesign_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            mainBlockDesign_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[22]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_mainBlockDesign_clk_wiz_0_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_mainBlockDesign_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_mainBlockDesign_clk_wiz_0_0_1 rise@5.000ns - clk_out1_mainBlockDesign_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.339ns  (logic 0.766ns (22.943%)  route 2.573ns (77.057%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.990ns = ( 3.010 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.342ns
    Clock Pessimism Removal (CPR):    -0.382ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mainBlockDesign_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    mainBlockDesign_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  mainBlockDesign_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.781    mainBlockDesign_i/clk_wiz_0/inst/clk_in1_mainBlockDesign_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -9.282    -6.501 r  mainBlockDesign_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.200    -4.301    mainBlockDesign_i/clk_wiz_0/inst/clk_out1_mainBlockDesign_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -4.200 r  mainBlockDesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=166, routed)         1.858    -2.342    mainBlockDesign_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/RefClk
    SLICE_X108Y63        FDRE                                         r  mainBlockDesign_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y63        FDRE (Prop_fdre_C_Q)         0.518    -1.824 f  mainBlockDesign_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[3]/Q
                         net (fo=2, routed)           1.075    -0.749    mainBlockDesign_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/SyncBaseOvf/rTimeoutCnt_reg[3]
    SLICE_X109Y63        LUT4 (Prop_lut4_I0_O)        0.124    -0.625 r  mainBlockDesign_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/SyncBaseOvf/iIn_q_i_4__4/O
                         net (fo=2, routed)           0.791     0.165    mainBlockDesign_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/SyncBaseOvf_n_3
    SLICE_X109Y66        LUT6 (Prop_lut6_I2_O)        0.124     0.289 r  mainBlockDesign_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt[0]_i_1__1/O
                         net (fo=24, routed)          0.707     0.997    mainBlockDesign_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/sel
    SLICE_X108Y68        FDRE                                         r  mainBlockDesign_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[22]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mainBlockDesign_clk_wiz_0_0_1 rise edge)
                                                      5.000     5.000 r  
    K17                                               0.000     5.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     5.000    mainBlockDesign_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404     6.404 r  mainBlockDesign_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     7.585    mainBlockDesign_i/clk_wiz_0/inst/clk_in1_mainBlockDesign_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.346    -0.761 r  mainBlockDesign_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.007     1.246    mainBlockDesign_i/clk_wiz_0/inst/clk_out1_mainBlockDesign_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.337 r  mainBlockDesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=166, routed)         1.673     3.010    mainBlockDesign_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/RefClk
    SLICE_X108Y68        FDRE                                         r  mainBlockDesign_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[22]/C
                         clock pessimism             -0.382     2.628    
                         clock uncertainty           -0.065     2.563    
    SLICE_X108Y68        FDRE (Setup_fdre_C_CE)      -0.169     2.394    mainBlockDesign_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[22]
  -------------------------------------------------------------------
                         required time                          2.394    
                         arrival time                          -0.997    
  -------------------------------------------------------------------
                         slack                                  1.397    

Slack (MET) :             1.397ns  (required time - arrival time)
  Source:                 mainBlockDesign_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mainBlockDesign_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            mainBlockDesign_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[23]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_mainBlockDesign_clk_wiz_0_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_mainBlockDesign_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_mainBlockDesign_clk_wiz_0_0_1 rise@5.000ns - clk_out1_mainBlockDesign_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.339ns  (logic 0.766ns (22.943%)  route 2.573ns (77.057%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.990ns = ( 3.010 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.342ns
    Clock Pessimism Removal (CPR):    -0.382ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mainBlockDesign_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    mainBlockDesign_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  mainBlockDesign_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.781    mainBlockDesign_i/clk_wiz_0/inst/clk_in1_mainBlockDesign_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -9.282    -6.501 r  mainBlockDesign_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.200    -4.301    mainBlockDesign_i/clk_wiz_0/inst/clk_out1_mainBlockDesign_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -4.200 r  mainBlockDesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=166, routed)         1.858    -2.342    mainBlockDesign_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/RefClk
    SLICE_X108Y63        FDRE                                         r  mainBlockDesign_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y63        FDRE (Prop_fdre_C_Q)         0.518    -1.824 f  mainBlockDesign_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[3]/Q
                         net (fo=2, routed)           1.075    -0.749    mainBlockDesign_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/SyncBaseOvf/rTimeoutCnt_reg[3]
    SLICE_X109Y63        LUT4 (Prop_lut4_I0_O)        0.124    -0.625 r  mainBlockDesign_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/SyncBaseOvf/iIn_q_i_4__4/O
                         net (fo=2, routed)           0.791     0.165    mainBlockDesign_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/SyncBaseOvf_n_3
    SLICE_X109Y66        LUT6 (Prop_lut6_I2_O)        0.124     0.289 r  mainBlockDesign_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt[0]_i_1__1/O
                         net (fo=24, routed)          0.707     0.997    mainBlockDesign_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/sel
    SLICE_X108Y68        FDRE                                         r  mainBlockDesign_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[23]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mainBlockDesign_clk_wiz_0_0_1 rise edge)
                                                      5.000     5.000 r  
    K17                                               0.000     5.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     5.000    mainBlockDesign_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404     6.404 r  mainBlockDesign_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     7.585    mainBlockDesign_i/clk_wiz_0/inst/clk_in1_mainBlockDesign_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.346    -0.761 r  mainBlockDesign_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.007     1.246    mainBlockDesign_i/clk_wiz_0/inst/clk_out1_mainBlockDesign_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.337 r  mainBlockDesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=166, routed)         1.673     3.010    mainBlockDesign_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/RefClk
    SLICE_X108Y68        FDRE                                         r  mainBlockDesign_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[23]/C
                         clock pessimism             -0.382     2.628    
                         clock uncertainty           -0.065     2.563    
    SLICE_X108Y68        FDRE (Setup_fdre_C_CE)      -0.169     2.394    mainBlockDesign_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[23]
  -------------------------------------------------------------------
                         required time                          2.394    
                         arrival time                          -0.997    
  -------------------------------------------------------------------
                         slack                                  1.397    

Slack (MET) :             1.401ns  (required time - arrival time)
  Source:                 mainBlockDesign_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/ddScl_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mainBlockDesign_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            mainBlockDesign_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_mainBlockDesign_clk_wiz_0_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_mainBlockDesign_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_mainBlockDesign_clk_wiz_0_0_1 rise@5.000ns - clk_out1_mainBlockDesign_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.260ns  (logic 1.199ns (36.785%)  route 2.061ns (63.215%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.069ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.982ns = ( 3.018 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.336ns
    Clock Pessimism Removal (CPR):    -0.423ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mainBlockDesign_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    mainBlockDesign_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  mainBlockDesign_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.781    mainBlockDesign_i/clk_wiz_0/inst/clk_in1_mainBlockDesign_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -9.282    -6.501 r  mainBlockDesign_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.200    -4.301    mainBlockDesign_i/clk_wiz_0/inst/clk_out1_mainBlockDesign_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -4.200 r  mainBlockDesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=166, routed)         1.864    -2.336    mainBlockDesign_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/RefClk
    SLICE_X110Y58        FDRE                                         r  mainBlockDesign_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/ddScl_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y58        FDRE (Prop_fdre_C_Q)         0.419    -1.917 r  mainBlockDesign_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/ddScl_reg/Q
                         net (fo=6, routed)           0.749    -1.168    mainBlockDesign_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/ddScl
    SLICE_X110Y58        LUT2 (Prop_lut2_I0_O)        0.324    -0.844 r  mainBlockDesign_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state[2]_i_11/O
                         net (fo=3, routed)           0.337    -0.507    mainBlockDesign_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state[2]_i_11_n_0
    SLICE_X110Y57        LUT6 (Prop_lut6_I2_O)        0.332    -0.175 f  mainBlockDesign_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_5/O
                         net (fo=12, routed)          0.475     0.300    mainBlockDesign_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_5_n_0
    SLICE_X109Y58        LUT6 (Prop_lut6_I5_O)        0.124     0.424 r  mainBlockDesign_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_1/O
                         net (fo=8, routed)           0.499     0.923    mainBlockDesign_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_1_n_0
    SLICE_X109Y59        FDRE                                         r  mainBlockDesign_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mainBlockDesign_clk_wiz_0_0_1 rise edge)
                                                      5.000     5.000 r  
    K17                                               0.000     5.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     5.000    mainBlockDesign_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404     6.404 r  mainBlockDesign_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     7.585    mainBlockDesign_i/clk_wiz_0/inst/clk_in1_mainBlockDesign_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.346    -0.761 r  mainBlockDesign_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.007     1.246    mainBlockDesign_i/clk_wiz_0/inst/clk_out1_mainBlockDesign_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.337 r  mainBlockDesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=166, routed)         1.681     3.018    mainBlockDesign_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/RefClk
    SLICE_X109Y59        FDRE                                         r  mainBlockDesign_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[0]/C
                         clock pessimism             -0.423     2.595    
                         clock uncertainty           -0.065     2.530    
    SLICE_X109Y59        FDRE (Setup_fdre_C_CE)      -0.205     2.325    mainBlockDesign_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[0]
  -------------------------------------------------------------------
                         required time                          2.325    
                         arrival time                          -0.923    
  -------------------------------------------------------------------
                         slack                                  1.401    

Slack (MET) :             1.423ns  (required time - arrival time)
  Source:                 mainBlockDesign_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/ddScl_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mainBlockDesign_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            mainBlockDesign_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_mainBlockDesign_clk_wiz_0_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_mainBlockDesign_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_mainBlockDesign_clk_wiz_0_0_1 rise@5.000ns - clk_out1_mainBlockDesign_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.280ns  (logic 1.199ns (36.550%)  route 2.081ns (63.450%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.979ns = ( 3.021 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.336ns
    Clock Pessimism Removal (CPR):    -0.383ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mainBlockDesign_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    mainBlockDesign_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  mainBlockDesign_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.781    mainBlockDesign_i/clk_wiz_0/inst/clk_in1_mainBlockDesign_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -9.282    -6.501 r  mainBlockDesign_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.200    -4.301    mainBlockDesign_i/clk_wiz_0/inst/clk_out1_mainBlockDesign_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -4.200 r  mainBlockDesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=166, routed)         1.864    -2.336    mainBlockDesign_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/RefClk
    SLICE_X110Y58        FDRE                                         r  mainBlockDesign_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/ddScl_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y58        FDRE (Prop_fdre_C_Q)         0.419    -1.917 r  mainBlockDesign_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/ddScl_reg/Q
                         net (fo=6, routed)           0.749    -1.168    mainBlockDesign_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/ddScl
    SLICE_X110Y58        LUT2 (Prop_lut2_I0_O)        0.324    -0.844 r  mainBlockDesign_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state[2]_i_11/O
                         net (fo=3, routed)           0.337    -0.507    mainBlockDesign_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state[2]_i_11_n_0
    SLICE_X110Y57        LUT6 (Prop_lut6_I2_O)        0.332    -0.175 f  mainBlockDesign_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_5/O
                         net (fo=12, routed)          0.475     0.300    mainBlockDesign_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_5_n_0
    SLICE_X109Y58        LUT6 (Prop_lut6_I5_O)        0.124     0.424 r  mainBlockDesign_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_1/O
                         net (fo=8, routed)           0.520     0.944    mainBlockDesign_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_1_n_0
    SLICE_X110Y60        FDRE                                         r  mainBlockDesign_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mainBlockDesign_clk_wiz_0_0_1 rise edge)
                                                      5.000     5.000 r  
    K17                                               0.000     5.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     5.000    mainBlockDesign_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404     6.404 r  mainBlockDesign_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     7.585    mainBlockDesign_i/clk_wiz_0/inst/clk_in1_mainBlockDesign_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.346    -0.761 r  mainBlockDesign_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.007     1.246    mainBlockDesign_i/clk_wiz_0/inst/clk_out1_mainBlockDesign_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.337 r  mainBlockDesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=166, routed)         1.684     3.021    mainBlockDesign_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/RefClk
    SLICE_X110Y60        FDRE                                         r  mainBlockDesign_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[1]/C
                         clock pessimism             -0.383     2.638    
                         clock uncertainty           -0.065     2.573    
    SLICE_X110Y60        FDRE (Setup_fdre_C_CE)      -0.205     2.368    mainBlockDesign_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[1]
  -------------------------------------------------------------------
                         required time                          2.368    
                         arrival time                          -0.944    
  -------------------------------------------------------------------
                         slack                                  1.423    

Slack (MET) :             1.423ns  (required time - arrival time)
  Source:                 mainBlockDesign_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/ddScl_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mainBlockDesign_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            mainBlockDesign_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_mainBlockDesign_clk_wiz_0_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_mainBlockDesign_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_mainBlockDesign_clk_wiz_0_0_1 rise@5.000ns - clk_out1_mainBlockDesign_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.280ns  (logic 1.199ns (36.550%)  route 2.081ns (63.450%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.979ns = ( 3.021 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.336ns
    Clock Pessimism Removal (CPR):    -0.383ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mainBlockDesign_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    mainBlockDesign_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  mainBlockDesign_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.781    mainBlockDesign_i/clk_wiz_0/inst/clk_in1_mainBlockDesign_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -9.282    -6.501 r  mainBlockDesign_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.200    -4.301    mainBlockDesign_i/clk_wiz_0/inst/clk_out1_mainBlockDesign_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -4.200 r  mainBlockDesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=166, routed)         1.864    -2.336    mainBlockDesign_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/RefClk
    SLICE_X110Y58        FDRE                                         r  mainBlockDesign_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/ddScl_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y58        FDRE (Prop_fdre_C_Q)         0.419    -1.917 r  mainBlockDesign_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/ddScl_reg/Q
                         net (fo=6, routed)           0.749    -1.168    mainBlockDesign_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/ddScl
    SLICE_X110Y58        LUT2 (Prop_lut2_I0_O)        0.324    -0.844 r  mainBlockDesign_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state[2]_i_11/O
                         net (fo=3, routed)           0.337    -0.507    mainBlockDesign_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state[2]_i_11_n_0
    SLICE_X110Y57        LUT6 (Prop_lut6_I2_O)        0.332    -0.175 f  mainBlockDesign_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_5/O
                         net (fo=12, routed)          0.475     0.300    mainBlockDesign_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_5_n_0
    SLICE_X109Y58        LUT6 (Prop_lut6_I5_O)        0.124     0.424 r  mainBlockDesign_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_1/O
                         net (fo=8, routed)           0.520     0.944    mainBlockDesign_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_1_n_0
    SLICE_X110Y60        FDRE                                         r  mainBlockDesign_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mainBlockDesign_clk_wiz_0_0_1 rise edge)
                                                      5.000     5.000 r  
    K17                                               0.000     5.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     5.000    mainBlockDesign_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404     6.404 r  mainBlockDesign_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     7.585    mainBlockDesign_i/clk_wiz_0/inst/clk_in1_mainBlockDesign_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.346    -0.761 r  mainBlockDesign_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.007     1.246    mainBlockDesign_i/clk_wiz_0/inst/clk_out1_mainBlockDesign_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.337 r  mainBlockDesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=166, routed)         1.684     3.021    mainBlockDesign_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/RefClk
    SLICE_X110Y60        FDRE                                         r  mainBlockDesign_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[2]/C
                         clock pessimism             -0.383     2.638    
                         clock uncertainty           -0.065     2.573    
    SLICE_X110Y60        FDRE (Setup_fdre_C_CE)      -0.205     2.368    mainBlockDesign_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[2]
  -------------------------------------------------------------------
                         required time                          2.368    
                         arrival time                          -0.944    
  -------------------------------------------------------------------
                         slack                                  1.423    

Slack (MET) :             1.423ns  (required time - arrival time)
  Source:                 mainBlockDesign_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/ddScl_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mainBlockDesign_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            mainBlockDesign_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_mainBlockDesign_clk_wiz_0_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_mainBlockDesign_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_mainBlockDesign_clk_wiz_0_0_1 rise@5.000ns - clk_out1_mainBlockDesign_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.280ns  (logic 1.199ns (36.550%)  route 2.081ns (63.450%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.979ns = ( 3.021 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.336ns
    Clock Pessimism Removal (CPR):    -0.383ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mainBlockDesign_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    mainBlockDesign_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  mainBlockDesign_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.781    mainBlockDesign_i/clk_wiz_0/inst/clk_in1_mainBlockDesign_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -9.282    -6.501 r  mainBlockDesign_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.200    -4.301    mainBlockDesign_i/clk_wiz_0/inst/clk_out1_mainBlockDesign_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -4.200 r  mainBlockDesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=166, routed)         1.864    -2.336    mainBlockDesign_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/RefClk
    SLICE_X110Y58        FDRE                                         r  mainBlockDesign_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/ddScl_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y58        FDRE (Prop_fdre_C_Q)         0.419    -1.917 r  mainBlockDesign_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/ddScl_reg/Q
                         net (fo=6, routed)           0.749    -1.168    mainBlockDesign_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/ddScl
    SLICE_X110Y58        LUT2 (Prop_lut2_I0_O)        0.324    -0.844 r  mainBlockDesign_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state[2]_i_11/O
                         net (fo=3, routed)           0.337    -0.507    mainBlockDesign_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state[2]_i_11_n_0
    SLICE_X110Y57        LUT6 (Prop_lut6_I2_O)        0.332    -0.175 f  mainBlockDesign_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_5/O
                         net (fo=12, routed)          0.475     0.300    mainBlockDesign_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_5_n_0
    SLICE_X109Y58        LUT6 (Prop_lut6_I5_O)        0.124     0.424 r  mainBlockDesign_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_1/O
                         net (fo=8, routed)           0.520     0.944    mainBlockDesign_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_1_n_0
    SLICE_X110Y60        FDRE                                         r  mainBlockDesign_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mainBlockDesign_clk_wiz_0_0_1 rise edge)
                                                      5.000     5.000 r  
    K17                                               0.000     5.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     5.000    mainBlockDesign_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404     6.404 r  mainBlockDesign_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     7.585    mainBlockDesign_i/clk_wiz_0/inst/clk_in1_mainBlockDesign_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.346    -0.761 r  mainBlockDesign_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.007     1.246    mainBlockDesign_i/clk_wiz_0/inst/clk_out1_mainBlockDesign_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.337 r  mainBlockDesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=166, routed)         1.684     3.021    mainBlockDesign_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/RefClk
    SLICE_X110Y60        FDRE                                         r  mainBlockDesign_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[6]/C
                         clock pessimism             -0.383     2.638    
                         clock uncertainty           -0.065     2.573    
    SLICE_X110Y60        FDRE (Setup_fdre_C_CE)      -0.205     2.368    mainBlockDesign_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[6]
  -------------------------------------------------------------------
                         required time                          2.368    
                         arrival time                          -0.944    
  -------------------------------------------------------------------
                         slack                                  1.423    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.057ns  (arrival time - required time)
  Source:                 mainBlockDesign_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/SyncSDA/oSyncStages_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mainBlockDesign_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            mainBlockDesign_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/SyncSDA/oSyncStages_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mainBlockDesign_clk_wiz_0_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_mainBlockDesign_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_mainBlockDesign_clk_wiz_0_0_1 rise@0.000ns - clk_out1_mainBlockDesign_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.290ns
    Source Clock Delay      (SCD):    -0.523ns
    Clock Pessimism Removal (CPR):    0.232ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mainBlockDesign_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    mainBlockDesign_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  mainBlockDesign_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    mainBlockDesign_i/clk_wiz_0/inst/clk_in1_mainBlockDesign_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.576    -1.893 r  mainBlockDesign_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.711    -1.181    mainBlockDesign_i/clk_wiz_0/inst/clk_out1_mainBlockDesign_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.155 r  mainBlockDesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=166, routed)         0.633    -0.523    mainBlockDesign_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/SyncSDA/RefClk
    SLICE_X113Y62        FDRE                                         r  mainBlockDesign_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/SyncSDA/oSyncStages_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y62        FDRE (Prop_fdre_C_Q)         0.141    -0.382 r  mainBlockDesign_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/SyncSDA/oSyncStages_reg[0]/Q
                         net (fo=1, routed)           0.056    -0.326    mainBlockDesign_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/SyncSDA/oSyncStages[0]
    SLICE_X113Y62        FDRE                                         r  mainBlockDesign_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/SyncSDA/oSyncStages_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mainBlockDesign_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    mainBlockDesign_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  mainBlockDesign_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.912    mainBlockDesign_i/clk_wiz_0/inst/clk_in1_mainBlockDesign_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.903    -1.991 r  mainBlockDesign_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.768    -1.223    mainBlockDesign_i/clk_wiz_0/inst/clk_out1_mainBlockDesign_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.194 r  mainBlockDesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=166, routed)         0.904    -0.290    mainBlockDesign_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/SyncSDA/RefClk
    SLICE_X113Y62        FDRE                                         r  mainBlockDesign_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/SyncSDA/oSyncStages_reg[1]/C
                         clock pessimism             -0.232    -0.523    
                         clock uncertainty            0.065    -0.457    
    SLICE_X113Y62        FDRE (Hold_fdre_C_D)         0.075    -0.382    mainBlockDesign_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/SyncSDA/oSyncStages_reg[1]
  -------------------------------------------------------------------
                         required time                          0.382    
                         arrival time                          -0.326    
  -------------------------------------------------------------------
                         slack                                  0.057    

Slack (MET) :             0.057ns  (arrival time - required time)
  Source:                 mainBlockDesign_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_mainBlockDesign_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            mainBlockDesign_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[1]/D
                            (rising edge-triggered cell FDPE clocked by clk_out1_mainBlockDesign_clk_wiz_0_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_mainBlockDesign_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_mainBlockDesign_clk_wiz_0_0_1 rise@0.000ns - clk_out1_mainBlockDesign_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.301ns
    Source Clock Delay      (SCD):    -0.531ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mainBlockDesign_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    mainBlockDesign_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  mainBlockDesign_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    mainBlockDesign_i/clk_wiz_0/inst/clk_in1_mainBlockDesign_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.576    -1.893 r  mainBlockDesign_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.711    -1.181    mainBlockDesign_i/clk_wiz_0/inst/clk_out1_mainBlockDesign_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.155 r  mainBlockDesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=166, routed)         0.625    -0.531    mainBlockDesign_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/SyncBaseRst/SyncAsyncx/RefClk
    SLICE_X109Y78        FDPE                                         r  mainBlockDesign_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y78        FDPE (Prop_fdpe_C_Q)         0.141    -0.390 r  mainBlockDesign_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[0]/Q
                         net (fo=1, routed)           0.056    -0.334    mainBlockDesign_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages[0]
    SLICE_X109Y78        FDPE                                         r  mainBlockDesign_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mainBlockDesign_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    mainBlockDesign_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  mainBlockDesign_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.912    mainBlockDesign_i/clk_wiz_0/inst/clk_in1_mainBlockDesign_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.903    -1.991 r  mainBlockDesign_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.768    -1.223    mainBlockDesign_i/clk_wiz_0/inst/clk_out1_mainBlockDesign_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.194 r  mainBlockDesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=166, routed)         0.893    -0.301    mainBlockDesign_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/SyncBaseRst/SyncAsyncx/RefClk
    SLICE_X109Y78        FDPE                                         r  mainBlockDesign_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[1]/C
                         clock pessimism             -0.229    -0.531    
                         clock uncertainty            0.065    -0.465    
    SLICE_X109Y78        FDPE (Hold_fdpe_C_D)         0.075    -0.390    mainBlockDesign_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[1]
  -------------------------------------------------------------------
                         required time                          0.390    
                         arrival time                          -0.334    
  -------------------------------------------------------------------
                         slack                                  0.057    

Slack (MET) :             0.057ns  (arrival time - required time)
  Source:                 mainBlockDesign_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/GlitchF_SDA/Filter.sOut_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mainBlockDesign_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            mainBlockDesign_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dSda_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mainBlockDesign_clk_wiz_0_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_mainBlockDesign_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_mainBlockDesign_clk_wiz_0_0_1 rise@0.000ns - clk_out1_mainBlockDesign_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.287ns
    Source Clock Delay      (SCD):    -0.521ns
    Clock Pessimism Removal (CPR):    0.233ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mainBlockDesign_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    mainBlockDesign_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  mainBlockDesign_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    mainBlockDesign_i/clk_wiz_0/inst/clk_in1_mainBlockDesign_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.576    -1.893 r  mainBlockDesign_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.711    -1.181    mainBlockDesign_i/clk_wiz_0/inst/clk_out1_mainBlockDesign_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.155 r  mainBlockDesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=166, routed)         0.635    -0.521    mainBlockDesign_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/GlitchF_SDA/RefClk
    SLICE_X113Y59        FDRE                                         r  mainBlockDesign_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/GlitchF_SDA/Filter.sOut_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y59        FDRE (Prop_fdre_C_Q)         0.141    -0.380 r  mainBlockDesign_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/GlitchF_SDA/Filter.sOut_reg/Q
                         net (fo=2, routed)           0.056    -0.324    mainBlockDesign_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/sOut
    SLICE_X113Y59        FDRE                                         r  mainBlockDesign_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dSda_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mainBlockDesign_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    mainBlockDesign_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  mainBlockDesign_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.912    mainBlockDesign_i/clk_wiz_0/inst/clk_in1_mainBlockDesign_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.903    -1.991 r  mainBlockDesign_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.768    -1.223    mainBlockDesign_i/clk_wiz_0/inst/clk_out1_mainBlockDesign_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.194 r  mainBlockDesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=166, routed)         0.907    -0.287    mainBlockDesign_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/RefClk
    SLICE_X113Y59        FDRE                                         r  mainBlockDesign_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dSda_reg/C
                         clock pessimism             -0.233    -0.521    
                         clock uncertainty            0.065    -0.455    
    SLICE_X113Y59        FDRE (Hold_fdre_C_D)         0.075    -0.380    mainBlockDesign_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dSda_reg
  -------------------------------------------------------------------
                         required time                          0.380    
                         arrival time                          -0.324    
  -------------------------------------------------------------------
                         slack                                  0.057    

Slack (MET) :             0.057ns  (arrival time - required time)
  Source:                 mainBlockDesign_i/dvi2rgb_0/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_mainBlockDesign_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            mainBlockDesign_i/dvi2rgb_0/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/D
                            (rising edge-triggered cell FDPE clocked by clk_out1_mainBlockDesign_clk_wiz_0_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_mainBlockDesign_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_mainBlockDesign_clk_wiz_0_0_1 rise@0.000ns - clk_out1_mainBlockDesign_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.298ns
    Source Clock Delay      (SCD):    -0.530ns
    Clock Pessimism Removal (CPR):    0.231ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mainBlockDesign_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    mainBlockDesign_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  mainBlockDesign_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    mainBlockDesign_i/clk_wiz_0/inst/clk_in1_mainBlockDesign_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.576    -1.893 r  mainBlockDesign_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.711    -1.181    mainBlockDesign_i/clk_wiz_0/inst/clk_out1_mainBlockDesign_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.155 r  mainBlockDesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=166, routed)         0.626    -0.530    mainBlockDesign_i/dvi2rgb_0/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/RefClk
    SLICE_X113Y78        FDPE                                         r  mainBlockDesign_i/dvi2rgb_0/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y78        FDPE (Prop_fdpe_C_Q)         0.141    -0.389 r  mainBlockDesign_i/dvi2rgb_0/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[0]/Q
                         net (fo=1, routed)           0.056    -0.333    mainBlockDesign_i/dvi2rgb_0/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages[0]
    SLICE_X113Y78        FDPE                                         r  mainBlockDesign_i/dvi2rgb_0/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mainBlockDesign_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    mainBlockDesign_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  mainBlockDesign_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.912    mainBlockDesign_i/clk_wiz_0/inst/clk_in1_mainBlockDesign_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.903    -1.991 r  mainBlockDesign_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.768    -1.223    mainBlockDesign_i/clk_wiz_0/inst/clk_out1_mainBlockDesign_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.194 r  mainBlockDesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=166, routed)         0.896    -0.298    mainBlockDesign_i/dvi2rgb_0/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/RefClk
    SLICE_X113Y78        FDPE                                         r  mainBlockDesign_i/dvi2rgb_0/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                         clock pessimism             -0.231    -0.530    
                         clock uncertainty            0.065    -0.464    
    SLICE_X113Y78        FDPE (Hold_fdpe_C_D)         0.075    -0.389    mainBlockDesign_i/dvi2rgb_0/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]
  -------------------------------------------------------------------
                         required time                          0.389    
                         arrival time                          -0.333    
  -------------------------------------------------------------------
                         slack                                  0.057    

Slack (MET) :             0.057ns  (arrival time - required time)
  Source:                 mainBlockDesign_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_mainBlockDesign_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            mainBlockDesign_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[1]/D
                            (rising edge-triggered cell FDPE clocked by clk_out1_mainBlockDesign_clk_wiz_0_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_mainBlockDesign_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_mainBlockDesign_clk_wiz_0_0_1 rise@0.000ns - clk_out1_mainBlockDesign_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.297ns
    Source Clock Delay      (SCD):    -0.527ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mainBlockDesign_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    mainBlockDesign_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  mainBlockDesign_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    mainBlockDesign_i/clk_wiz_0/inst/clk_in1_mainBlockDesign_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.576    -1.893 r  mainBlockDesign_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.711    -1.181    mainBlockDesign_i/clk_wiz_0/inst/clk_out1_mainBlockDesign_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.155 r  mainBlockDesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=166, routed)         0.629    -0.527    mainBlockDesign_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/SyncBaseRst/SyncAsyncx/RefClk
    SLICE_X109Y67        FDPE                                         r  mainBlockDesign_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y67        FDPE (Prop_fdpe_C_Q)         0.141    -0.386 r  mainBlockDesign_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[0]/Q
                         net (fo=1, routed)           0.056    -0.330    mainBlockDesign_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages[0]
    SLICE_X109Y67        FDPE                                         r  mainBlockDesign_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mainBlockDesign_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    mainBlockDesign_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  mainBlockDesign_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.912    mainBlockDesign_i/clk_wiz_0/inst/clk_in1_mainBlockDesign_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.903    -1.991 r  mainBlockDesign_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.768    -1.223    mainBlockDesign_i/clk_wiz_0/inst/clk_out1_mainBlockDesign_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.194 r  mainBlockDesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=166, routed)         0.897    -0.297    mainBlockDesign_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/SyncBaseRst/SyncAsyncx/RefClk
    SLICE_X109Y67        FDPE                                         r  mainBlockDesign_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[1]/C
                         clock pessimism             -0.229    -0.527    
                         clock uncertainty            0.065    -0.461    
    SLICE_X109Y67        FDPE (Hold_fdpe_C_D)         0.075    -0.386    mainBlockDesign_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[1]
  -------------------------------------------------------------------
                         required time                          0.386    
                         arrival time                          -0.330    
  -------------------------------------------------------------------
                         slack                                  0.057    

Slack (MET) :             0.057ns  (arrival time - required time)
  Source:                 mainBlockDesign_i/dvi2rgb_0/U0/TMDS_ClockingX/RdyLostReset/SyncAsyncx/oSyncStages_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_mainBlockDesign_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            mainBlockDesign_i/dvi2rgb_0/U0/TMDS_ClockingX/RdyLostReset/SyncAsyncx/oSyncStages_reg[1]/D
                            (rising edge-triggered cell FDPE clocked by clk_out1_mainBlockDesign_clk_wiz_0_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_mainBlockDesign_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_mainBlockDesign_clk_wiz_0_0_1 rise@0.000ns - clk_out1_mainBlockDesign_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.294ns
    Source Clock Delay      (SCD):    -0.526ns
    Clock Pessimism Removal (CPR):    0.231ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mainBlockDesign_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    mainBlockDesign_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  mainBlockDesign_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    mainBlockDesign_i/clk_wiz_0/inst/clk_in1_mainBlockDesign_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.576    -1.893 r  mainBlockDesign_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.711    -1.181    mainBlockDesign_i/clk_wiz_0/inst/clk_out1_mainBlockDesign_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.155 r  mainBlockDesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=166, routed)         0.630    -0.526    mainBlockDesign_i/dvi2rgb_0/U0/TMDS_ClockingX/RdyLostReset/SyncAsyncx/RefClk
    SLICE_X113Y82        FDPE                                         r  mainBlockDesign_i/dvi2rgb_0/U0/TMDS_ClockingX/RdyLostReset/SyncAsyncx/oSyncStages_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y82        FDPE (Prop_fdpe_C_Q)         0.141    -0.385 r  mainBlockDesign_i/dvi2rgb_0/U0/TMDS_ClockingX/RdyLostReset/SyncAsyncx/oSyncStages_reg[0]/Q
                         net (fo=1, routed)           0.056    -0.329    mainBlockDesign_i/dvi2rgb_0/U0/TMDS_ClockingX/RdyLostReset/SyncAsyncx/oSyncStages[0]
    SLICE_X113Y82        FDPE                                         r  mainBlockDesign_i/dvi2rgb_0/U0/TMDS_ClockingX/RdyLostReset/SyncAsyncx/oSyncStages_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mainBlockDesign_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    mainBlockDesign_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  mainBlockDesign_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.912    mainBlockDesign_i/clk_wiz_0/inst/clk_in1_mainBlockDesign_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.903    -1.991 r  mainBlockDesign_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.768    -1.223    mainBlockDesign_i/clk_wiz_0/inst/clk_out1_mainBlockDesign_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.194 r  mainBlockDesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=166, routed)         0.900    -0.294    mainBlockDesign_i/dvi2rgb_0/U0/TMDS_ClockingX/RdyLostReset/SyncAsyncx/RefClk
    SLICE_X113Y82        FDPE                                         r  mainBlockDesign_i/dvi2rgb_0/U0/TMDS_ClockingX/RdyLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                         clock pessimism             -0.231    -0.526    
                         clock uncertainty            0.065    -0.460    
    SLICE_X113Y82        FDPE (Hold_fdpe_C_D)         0.075    -0.385    mainBlockDesign_i/dvi2rgb_0/U0/TMDS_ClockingX/RdyLostReset/SyncAsyncx/oSyncStages_reg[1]
  -------------------------------------------------------------------
                         required time                          0.385    
                         arrival time                          -0.329    
  -------------------------------------------------------------------
                         slack                                  0.057    

Slack (MET) :             0.095ns  (arrival time - required time)
  Source:                 mainBlockDesign_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_mainBlockDesign_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            mainBlockDesign_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[1]/D
                            (rising edge-triggered cell FDPE clocked by clk_out1_mainBlockDesign_clk_wiz_0_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_mainBlockDesign_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_mainBlockDesign_clk_wiz_0_0_1 rise@0.000ns - clk_out1_mainBlockDesign_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.164ns (74.580%)  route 0.056ns (25.420%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.326ns
    Source Clock Delay      (SCD):    -0.557ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mainBlockDesign_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    mainBlockDesign_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  mainBlockDesign_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    mainBlockDesign_i/clk_wiz_0/inst/clk_in1_mainBlockDesign_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.576    -1.893 r  mainBlockDesign_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.711    -1.181    mainBlockDesign_i/clk_wiz_0/inst/clk_out1_mainBlockDesign_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.155 r  mainBlockDesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=166, routed)         0.599    -0.557    mainBlockDesign_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/SyncBaseRst/SyncAsyncx/RefClk
    SLICE_X104Y70        FDPE                                         r  mainBlockDesign_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y70        FDPE (Prop_fdpe_C_Q)         0.164    -0.393 r  mainBlockDesign_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[0]/Q
                         net (fo=1, routed)           0.056    -0.337    mainBlockDesign_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages[0]
    SLICE_X104Y70        FDPE                                         r  mainBlockDesign_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mainBlockDesign_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    mainBlockDesign_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  mainBlockDesign_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.912    mainBlockDesign_i/clk_wiz_0/inst/clk_in1_mainBlockDesign_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.903    -1.991 r  mainBlockDesign_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.768    -1.223    mainBlockDesign_i/clk_wiz_0/inst/clk_out1_mainBlockDesign_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.194 r  mainBlockDesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=166, routed)         0.868    -0.326    mainBlockDesign_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/SyncBaseRst/SyncAsyncx/RefClk
    SLICE_X104Y70        FDPE                                         r  mainBlockDesign_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[1]/C
                         clock pessimism             -0.230    -0.557    
                         clock uncertainty            0.065    -0.491    
    SLICE_X104Y70        FDPE (Hold_fdpe_C_D)         0.060    -0.431    mainBlockDesign_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[1]
  -------------------------------------------------------------------
                         required time                          0.431    
                         arrival time                          -0.337    
  -------------------------------------------------------------------
                         slack                                  0.095    

Slack (MET) :             0.095ns  (arrival time - required time)
  Source:                 mainBlockDesign_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/SyncSCL/oSyncStages_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mainBlockDesign_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            mainBlockDesign_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/SyncSCL/oSyncStages_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mainBlockDesign_clk_wiz_0_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_mainBlockDesign_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_mainBlockDesign_clk_wiz_0_0_1 rise@0.000ns - clk_out1_mainBlockDesign_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.164ns (74.580%)  route 0.056ns (25.420%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.287ns
    Source Clock Delay      (SCD):    -0.521ns
    Clock Pessimism Removal (CPR):    0.233ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mainBlockDesign_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    mainBlockDesign_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  mainBlockDesign_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    mainBlockDesign_i/clk_wiz_0/inst/clk_in1_mainBlockDesign_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.576    -1.893 r  mainBlockDesign_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.711    -1.181    mainBlockDesign_i/clk_wiz_0/inst/clk_out1_mainBlockDesign_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.155 r  mainBlockDesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=166, routed)         0.635    -0.521    mainBlockDesign_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/SyncSCL/RefClk
    SLICE_X112Y57        FDRE                                         r  mainBlockDesign_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/SyncSCL/oSyncStages_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y57        FDRE (Prop_fdre_C_Q)         0.164    -0.357 r  mainBlockDesign_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/SyncSCL/oSyncStages_reg[0]/Q
                         net (fo=1, routed)           0.056    -0.301    mainBlockDesign_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/SyncSCL/oSyncStages[0]
    SLICE_X112Y57        FDRE                                         r  mainBlockDesign_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/SyncSCL/oSyncStages_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mainBlockDesign_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    mainBlockDesign_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  mainBlockDesign_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.912    mainBlockDesign_i/clk_wiz_0/inst/clk_in1_mainBlockDesign_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.903    -1.991 r  mainBlockDesign_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.768    -1.223    mainBlockDesign_i/clk_wiz_0/inst/clk_out1_mainBlockDesign_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.194 r  mainBlockDesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=166, routed)         0.907    -0.287    mainBlockDesign_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/SyncSCL/RefClk
    SLICE_X112Y57        FDRE                                         r  mainBlockDesign_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/SyncSCL/oSyncStages_reg[1]/C
                         clock pessimism             -0.233    -0.521    
                         clock uncertainty            0.065    -0.455    
    SLICE_X112Y57        FDRE (Hold_fdre_C_D)         0.060    -0.395    mainBlockDesign_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/SyncSCL/oSyncStages_reg[1]
  -------------------------------------------------------------------
                         required time                          0.395    
                         arrival time                          -0.301    
  -------------------------------------------------------------------
                         slack                                  0.095    

Slack (MET) :             0.095ns  (arrival time - required time)
  Source:                 mainBlockDesign_i/dvi2rgb_0/U0/TMDS_ClockingX/MMCM_LockSync/oSyncStages_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mainBlockDesign_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            mainBlockDesign_i/dvi2rgb_0/U0/TMDS_ClockingX/MMCM_LockSync/oSyncStages_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mainBlockDesign_clk_wiz_0_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_mainBlockDesign_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_mainBlockDesign_clk_wiz_0_0_1 rise@0.000ns - clk_out1_mainBlockDesign_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.164ns (74.580%)  route 0.056ns (25.420%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.299ns
    Source Clock Delay      (SCD):    -0.530ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mainBlockDesign_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    mainBlockDesign_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  mainBlockDesign_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    mainBlockDesign_i/clk_wiz_0/inst/clk_in1_mainBlockDesign_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.576    -1.893 r  mainBlockDesign_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.711    -1.181    mainBlockDesign_i/clk_wiz_0/inst/clk_out1_mainBlockDesign_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.155 r  mainBlockDesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=166, routed)         0.626    -0.530    mainBlockDesign_i/dvi2rgb_0/U0/TMDS_ClockingX/MMCM_LockSync/RefClk
    SLICE_X112Y77        FDRE                                         r  mainBlockDesign_i/dvi2rgb_0/U0/TMDS_ClockingX/MMCM_LockSync/oSyncStages_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y77        FDRE (Prop_fdre_C_Q)         0.164    -0.366 r  mainBlockDesign_i/dvi2rgb_0/U0/TMDS_ClockingX/MMCM_LockSync/oSyncStages_reg[0]/Q
                         net (fo=1, routed)           0.056    -0.310    mainBlockDesign_i/dvi2rgb_0/U0/TMDS_ClockingX/MMCM_LockSync/oSyncStages[0]
    SLICE_X112Y77        FDRE                                         r  mainBlockDesign_i/dvi2rgb_0/U0/TMDS_ClockingX/MMCM_LockSync/oSyncStages_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mainBlockDesign_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    mainBlockDesign_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  mainBlockDesign_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.912    mainBlockDesign_i/clk_wiz_0/inst/clk_in1_mainBlockDesign_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.903    -1.991 r  mainBlockDesign_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.768    -1.223    mainBlockDesign_i/clk_wiz_0/inst/clk_out1_mainBlockDesign_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.194 r  mainBlockDesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=166, routed)         0.895    -0.299    mainBlockDesign_i/dvi2rgb_0/U0/TMDS_ClockingX/MMCM_LockSync/RefClk
    SLICE_X112Y77        FDRE                                         r  mainBlockDesign_i/dvi2rgb_0/U0/TMDS_ClockingX/MMCM_LockSync/oSyncStages_reg[1]/C
                         clock pessimism             -0.230    -0.530    
                         clock uncertainty            0.065    -0.464    
    SLICE_X112Y77        FDRE (Hold_fdre_C_D)         0.060    -0.404    mainBlockDesign_i/dvi2rgb_0/U0/TMDS_ClockingX/MMCM_LockSync/oSyncStages_reg[1]
  -------------------------------------------------------------------
                         required time                          0.404    
                         arrival time                          -0.310    
  -------------------------------------------------------------------
                         slack                                  0.095    

Slack (MET) :             0.124ns  (arrival time - required time)
  Source:                 mainBlockDesign_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/GlitchF_SDA/Filter.cntPeriods_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_mainBlockDesign_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            mainBlockDesign_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/GlitchF_SDA/Filter.sOut_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mainBlockDesign_clk_wiz_0_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_mainBlockDesign_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_mainBlockDesign_clk_wiz_0_0_1 rise@0.000ns - clk_out1_mainBlockDesign_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.293ns  (logic 0.209ns (71.230%)  route 0.084ns (28.770%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.287ns
    Source Clock Delay      (SCD):    -0.521ns
    Clock Pessimism Removal (CPR):    0.220ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mainBlockDesign_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    mainBlockDesign_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  mainBlockDesign_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    mainBlockDesign_i/clk_wiz_0/inst/clk_in1_mainBlockDesign_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.576    -1.893 r  mainBlockDesign_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.711    -1.181    mainBlockDesign_i/clk_wiz_0/inst/clk_out1_mainBlockDesign_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.155 r  mainBlockDesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=166, routed)         0.635    -0.521    mainBlockDesign_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/GlitchF_SDA/RefClk
    SLICE_X112Y59        FDSE                                         r  mainBlockDesign_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/GlitchF_SDA/Filter.cntPeriods_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y59        FDSE (Prop_fdse_C_Q)         0.164    -0.357 r  mainBlockDesign_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/GlitchF_SDA/Filter.cntPeriods_reg[0]/Q
                         net (fo=6, routed)           0.084    -0.272    mainBlockDesign_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/GlitchF_SDA/Filter.cntPeriods_reg__0[0]
    SLICE_X113Y59        LUT6 (Prop_lut6_I3_O)        0.045    -0.227 r  mainBlockDesign_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/GlitchF_SDA/Filter.sOut_i_1/O
                         net (fo=1, routed)           0.000    -0.227    mainBlockDesign_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/GlitchF_SDA/Filter.sOut_i_1_n_0
    SLICE_X113Y59        FDRE                                         r  mainBlockDesign_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/GlitchF_SDA/Filter.sOut_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mainBlockDesign_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    mainBlockDesign_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  mainBlockDesign_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.912    mainBlockDesign_i/clk_wiz_0/inst/clk_in1_mainBlockDesign_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.903    -1.991 r  mainBlockDesign_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.768    -1.223    mainBlockDesign_i/clk_wiz_0/inst/clk_out1_mainBlockDesign_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.194 r  mainBlockDesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=166, routed)         0.907    -0.287    mainBlockDesign_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/GlitchF_SDA/RefClk
    SLICE_X113Y59        FDRE                                         r  mainBlockDesign_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/GlitchF_SDA/Filter.sOut_reg/C
                         clock pessimism             -0.220    -0.508    
                         clock uncertainty            0.065    -0.442    
    SLICE_X113Y59        FDRE (Hold_fdre_C_D)         0.091    -0.351    mainBlockDesign_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/GlitchF_SDA/Filter.sOut_reg
  -------------------------------------------------------------------
                         required time                          0.351    
                         arrival time                          -0.227    
  -------------------------------------------------------------------
                         slack                                  0.124    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_mainBlockDesign_clk_wiz_0_0_1
  To Clock:  clk_out1_mainBlockDesign_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack        1.317ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.057ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.317ns  (required time - arrival time)
  Source:                 mainBlockDesign_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dSda_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mainBlockDesign_clk_wiz_0_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            mainBlockDesign_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mainBlockDesign_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_mainBlockDesign_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_mainBlockDesign_clk_wiz_0_0 rise@5.000ns - clk_out1_mainBlockDesign_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        3.623ns  (logic 1.194ns (32.957%)  route 2.429ns (67.043%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.978ns = ( 3.022 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.337ns
    Clock Pessimism Removal (CPR):    -0.383ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mainBlockDesign_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    mainBlockDesign_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  mainBlockDesign_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.781    mainBlockDesign_i/clk_wiz_0/inst/clk_in1_mainBlockDesign_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -9.282    -6.501 r  mainBlockDesign_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.200    -4.301    mainBlockDesign_i/clk_wiz_0/inst/clk_out1_mainBlockDesign_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -4.200 r  mainBlockDesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=166, routed)         1.863    -2.337    mainBlockDesign_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/RefClk
    SLICE_X113Y59        FDRE                                         r  mainBlockDesign_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dSda_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y59        FDRE (Prop_fdre_C_Q)         0.419    -1.918 f  mainBlockDesign_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dSda_reg/Q
                         net (fo=13, routed)          0.944    -0.975    mainBlockDesign_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dSda
    SLICE_X111Y57        LUT3 (Prop_lut3_I1_O)        0.325    -0.650 f  mainBlockDesign_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_4/O
                         net (fo=13, routed)          0.617    -0.033    mainBlockDesign_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_4_n_0
    SLICE_X110Y58        LUT6 (Prop_lut6_I1_O)        0.326     0.293 r  mainBlockDesign_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state[2]_i_4/O
                         net (fo=3, routed)           0.868     1.162    mainBlockDesign_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state[2]_i_4_n_0
    SLICE_X110Y58        LUT6 (Prop_lut6_I2_O)        0.124     1.286 r  mainBlockDesign_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state[2]_i_1/O
                         net (fo=1, routed)           0.000     1.286    mainBlockDesign_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state[2]_i_1_n_0
    SLICE_X110Y58        FDRE                                         r  mainBlockDesign_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mainBlockDesign_clk_wiz_0_0 rise edge)
                                                      5.000     5.000 r  
    K17                                               0.000     5.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     5.000    mainBlockDesign_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404     6.404 r  mainBlockDesign_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     7.585    mainBlockDesign_i/clk_wiz_0/inst/clk_in1_mainBlockDesign_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.346    -0.761 r  mainBlockDesign_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.007     1.246    mainBlockDesign_i/clk_wiz_0/inst/clk_out1_mainBlockDesign_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.337 r  mainBlockDesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=166, routed)         1.685     3.022    mainBlockDesign_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/RefClk
    SLICE_X110Y58        FDRE                                         r  mainBlockDesign_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state_reg[2]/C
                         clock pessimism             -0.383     2.639    
                         clock uncertainty           -0.065     2.574    
    SLICE_X110Y58        FDRE (Setup_fdre_C_D)        0.029     2.603    mainBlockDesign_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state_reg[2]
  -------------------------------------------------------------------
                         required time                          2.603    
                         arrival time                          -1.286    
  -------------------------------------------------------------------
                         slack                                  1.317    

Slack (MET) :             1.390ns  (required time - arrival time)
  Source:                 mainBlockDesign_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mainBlockDesign_clk_wiz_0_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            mainBlockDesign_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mainBlockDesign_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_mainBlockDesign_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_mainBlockDesign_clk_wiz_0_0 rise@5.000ns - clk_out1_mainBlockDesign_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        3.514ns  (logic 1.445ns (41.117%)  route 2.069ns (58.883%))
  Logic Levels:           4  (LUT3=1 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.978ns = ( 3.022 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.339ns
    Clock Pessimism Removal (CPR):    -0.423ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mainBlockDesign_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    mainBlockDesign_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  mainBlockDesign_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.781    mainBlockDesign_i/clk_wiz_0/inst/clk_in1_mainBlockDesign_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -9.282    -6.501 r  mainBlockDesign_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.200    -4.301    mainBlockDesign_i/clk_wiz_0/inst/clk_out1_mainBlockDesign_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -4.200 r  mainBlockDesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=166, routed)         1.861    -2.339    mainBlockDesign_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/RefClk
    SLICE_X109Y59        FDRE                                         r  mainBlockDesign_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y59        FDRE (Prop_fdre_C_Q)         0.456    -1.883 f  mainBlockDesign_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[0]/Q
                         net (fo=5, routed)           0.827    -1.056    mainBlockDesign_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/sI2C_DataIn[0]
    SLICE_X111Y59        LUT3 (Prop_lut3_I1_O)        0.152    -0.904 r  mainBlockDesign_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state[1]_i_9/O
                         net (fo=1, routed)           0.816    -0.088    mainBlockDesign_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state[1]_i_9_n_0
    SLICE_X112Y59        LUT6 (Prop_lut6_I3_O)        0.326     0.238 r  mainBlockDesign_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state[1]_i_6/O
                         net (fo=1, routed)           0.000     0.238    mainBlockDesign_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state[1]_i_6_n_0
    SLICE_X112Y59        MUXF7 (Prop_muxf7_I1_O)      0.214     0.452 r  mainBlockDesign_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state_reg[1]_i_2/O
                         net (fo=1, routed)           0.426     0.878    mainBlockDesign_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/nstate__0[1]
    SLICE_X111Y58        LUT6 (Prop_lut6_I0_O)        0.297     1.175 r  mainBlockDesign_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state[1]_i_1/O
                         net (fo=1, routed)           0.000     1.175    mainBlockDesign_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state[1]_i_1_n_0
    SLICE_X111Y58        FDRE                                         r  mainBlockDesign_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mainBlockDesign_clk_wiz_0_0 rise edge)
                                                      5.000     5.000 r  
    K17                                               0.000     5.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     5.000    mainBlockDesign_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404     6.404 r  mainBlockDesign_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     7.585    mainBlockDesign_i/clk_wiz_0/inst/clk_in1_mainBlockDesign_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.346    -0.761 r  mainBlockDesign_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.007     1.246    mainBlockDesign_i/clk_wiz_0/inst/clk_out1_mainBlockDesign_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.337 r  mainBlockDesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=166, routed)         1.685     3.022    mainBlockDesign_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/RefClk
    SLICE_X111Y58        FDRE                                         r  mainBlockDesign_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state_reg[1]/C
                         clock pessimism             -0.423     2.599    
                         clock uncertainty           -0.065     2.534    
    SLICE_X111Y58        FDRE (Setup_fdre_C_D)        0.031     2.565    mainBlockDesign_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state_reg[1]
  -------------------------------------------------------------------
                         required time                          2.565    
                         arrival time                          -1.175    
  -------------------------------------------------------------------
                         slack                                  1.390    

Slack (MET) :             1.397ns  (required time - arrival time)
  Source:                 mainBlockDesign_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mainBlockDesign_clk_wiz_0_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            mainBlockDesign_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[20]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_mainBlockDesign_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_mainBlockDesign_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_mainBlockDesign_clk_wiz_0_0 rise@5.000ns - clk_out1_mainBlockDesign_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        3.339ns  (logic 0.766ns (22.943%)  route 2.573ns (77.057%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.990ns = ( 3.010 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.342ns
    Clock Pessimism Removal (CPR):    -0.382ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mainBlockDesign_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    mainBlockDesign_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  mainBlockDesign_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.781    mainBlockDesign_i/clk_wiz_0/inst/clk_in1_mainBlockDesign_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -9.282    -6.501 r  mainBlockDesign_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.200    -4.301    mainBlockDesign_i/clk_wiz_0/inst/clk_out1_mainBlockDesign_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -4.200 r  mainBlockDesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=166, routed)         1.858    -2.342    mainBlockDesign_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/RefClk
    SLICE_X108Y63        FDRE                                         r  mainBlockDesign_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y63        FDRE (Prop_fdre_C_Q)         0.518    -1.824 f  mainBlockDesign_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[3]/Q
                         net (fo=2, routed)           1.075    -0.749    mainBlockDesign_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/SyncBaseOvf/rTimeoutCnt_reg[3]
    SLICE_X109Y63        LUT4 (Prop_lut4_I0_O)        0.124    -0.625 r  mainBlockDesign_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/SyncBaseOvf/iIn_q_i_4__4/O
                         net (fo=2, routed)           0.791     0.165    mainBlockDesign_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/SyncBaseOvf_n_3
    SLICE_X109Y66        LUT6 (Prop_lut6_I2_O)        0.124     0.289 r  mainBlockDesign_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt[0]_i_1__1/O
                         net (fo=24, routed)          0.707     0.997    mainBlockDesign_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/sel
    SLICE_X108Y68        FDRE                                         r  mainBlockDesign_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[20]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mainBlockDesign_clk_wiz_0_0 rise edge)
                                                      5.000     5.000 r  
    K17                                               0.000     5.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     5.000    mainBlockDesign_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404     6.404 r  mainBlockDesign_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     7.585    mainBlockDesign_i/clk_wiz_0/inst/clk_in1_mainBlockDesign_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.346    -0.761 r  mainBlockDesign_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.007     1.246    mainBlockDesign_i/clk_wiz_0/inst/clk_out1_mainBlockDesign_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.337 r  mainBlockDesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=166, routed)         1.673     3.010    mainBlockDesign_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/RefClk
    SLICE_X108Y68        FDRE                                         r  mainBlockDesign_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[20]/C
                         clock pessimism             -0.382     2.628    
                         clock uncertainty           -0.065     2.563    
    SLICE_X108Y68        FDRE (Setup_fdre_C_CE)      -0.169     2.394    mainBlockDesign_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[20]
  -------------------------------------------------------------------
                         required time                          2.394    
                         arrival time                          -0.997    
  -------------------------------------------------------------------
                         slack                                  1.397    

Slack (MET) :             1.397ns  (required time - arrival time)
  Source:                 mainBlockDesign_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mainBlockDesign_clk_wiz_0_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            mainBlockDesign_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[21]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_mainBlockDesign_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_mainBlockDesign_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_mainBlockDesign_clk_wiz_0_0 rise@5.000ns - clk_out1_mainBlockDesign_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        3.339ns  (logic 0.766ns (22.943%)  route 2.573ns (77.057%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.990ns = ( 3.010 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.342ns
    Clock Pessimism Removal (CPR):    -0.382ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mainBlockDesign_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    mainBlockDesign_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  mainBlockDesign_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.781    mainBlockDesign_i/clk_wiz_0/inst/clk_in1_mainBlockDesign_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -9.282    -6.501 r  mainBlockDesign_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.200    -4.301    mainBlockDesign_i/clk_wiz_0/inst/clk_out1_mainBlockDesign_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -4.200 r  mainBlockDesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=166, routed)         1.858    -2.342    mainBlockDesign_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/RefClk
    SLICE_X108Y63        FDRE                                         r  mainBlockDesign_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y63        FDRE (Prop_fdre_C_Q)         0.518    -1.824 f  mainBlockDesign_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[3]/Q
                         net (fo=2, routed)           1.075    -0.749    mainBlockDesign_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/SyncBaseOvf/rTimeoutCnt_reg[3]
    SLICE_X109Y63        LUT4 (Prop_lut4_I0_O)        0.124    -0.625 r  mainBlockDesign_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/SyncBaseOvf/iIn_q_i_4__4/O
                         net (fo=2, routed)           0.791     0.165    mainBlockDesign_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/SyncBaseOvf_n_3
    SLICE_X109Y66        LUT6 (Prop_lut6_I2_O)        0.124     0.289 r  mainBlockDesign_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt[0]_i_1__1/O
                         net (fo=24, routed)          0.707     0.997    mainBlockDesign_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/sel
    SLICE_X108Y68        FDRE                                         r  mainBlockDesign_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[21]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mainBlockDesign_clk_wiz_0_0 rise edge)
                                                      5.000     5.000 r  
    K17                                               0.000     5.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     5.000    mainBlockDesign_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404     6.404 r  mainBlockDesign_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     7.585    mainBlockDesign_i/clk_wiz_0/inst/clk_in1_mainBlockDesign_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.346    -0.761 r  mainBlockDesign_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.007     1.246    mainBlockDesign_i/clk_wiz_0/inst/clk_out1_mainBlockDesign_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.337 r  mainBlockDesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=166, routed)         1.673     3.010    mainBlockDesign_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/RefClk
    SLICE_X108Y68        FDRE                                         r  mainBlockDesign_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[21]/C
                         clock pessimism             -0.382     2.628    
                         clock uncertainty           -0.065     2.563    
    SLICE_X108Y68        FDRE (Setup_fdre_C_CE)      -0.169     2.394    mainBlockDesign_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[21]
  -------------------------------------------------------------------
                         required time                          2.394    
                         arrival time                          -0.997    
  -------------------------------------------------------------------
                         slack                                  1.397    

Slack (MET) :             1.397ns  (required time - arrival time)
  Source:                 mainBlockDesign_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mainBlockDesign_clk_wiz_0_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            mainBlockDesign_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[22]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_mainBlockDesign_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_mainBlockDesign_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_mainBlockDesign_clk_wiz_0_0 rise@5.000ns - clk_out1_mainBlockDesign_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        3.339ns  (logic 0.766ns (22.943%)  route 2.573ns (77.057%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.990ns = ( 3.010 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.342ns
    Clock Pessimism Removal (CPR):    -0.382ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mainBlockDesign_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    mainBlockDesign_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  mainBlockDesign_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.781    mainBlockDesign_i/clk_wiz_0/inst/clk_in1_mainBlockDesign_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -9.282    -6.501 r  mainBlockDesign_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.200    -4.301    mainBlockDesign_i/clk_wiz_0/inst/clk_out1_mainBlockDesign_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -4.200 r  mainBlockDesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=166, routed)         1.858    -2.342    mainBlockDesign_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/RefClk
    SLICE_X108Y63        FDRE                                         r  mainBlockDesign_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y63        FDRE (Prop_fdre_C_Q)         0.518    -1.824 f  mainBlockDesign_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[3]/Q
                         net (fo=2, routed)           1.075    -0.749    mainBlockDesign_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/SyncBaseOvf/rTimeoutCnt_reg[3]
    SLICE_X109Y63        LUT4 (Prop_lut4_I0_O)        0.124    -0.625 r  mainBlockDesign_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/SyncBaseOvf/iIn_q_i_4__4/O
                         net (fo=2, routed)           0.791     0.165    mainBlockDesign_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/SyncBaseOvf_n_3
    SLICE_X109Y66        LUT6 (Prop_lut6_I2_O)        0.124     0.289 r  mainBlockDesign_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt[0]_i_1__1/O
                         net (fo=24, routed)          0.707     0.997    mainBlockDesign_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/sel
    SLICE_X108Y68        FDRE                                         r  mainBlockDesign_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[22]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mainBlockDesign_clk_wiz_0_0 rise edge)
                                                      5.000     5.000 r  
    K17                                               0.000     5.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     5.000    mainBlockDesign_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404     6.404 r  mainBlockDesign_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     7.585    mainBlockDesign_i/clk_wiz_0/inst/clk_in1_mainBlockDesign_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.346    -0.761 r  mainBlockDesign_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.007     1.246    mainBlockDesign_i/clk_wiz_0/inst/clk_out1_mainBlockDesign_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.337 r  mainBlockDesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=166, routed)         1.673     3.010    mainBlockDesign_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/RefClk
    SLICE_X108Y68        FDRE                                         r  mainBlockDesign_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[22]/C
                         clock pessimism             -0.382     2.628    
                         clock uncertainty           -0.065     2.563    
    SLICE_X108Y68        FDRE (Setup_fdre_C_CE)      -0.169     2.394    mainBlockDesign_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[22]
  -------------------------------------------------------------------
                         required time                          2.394    
                         arrival time                          -0.997    
  -------------------------------------------------------------------
                         slack                                  1.397    

Slack (MET) :             1.397ns  (required time - arrival time)
  Source:                 mainBlockDesign_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mainBlockDesign_clk_wiz_0_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            mainBlockDesign_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[23]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_mainBlockDesign_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_mainBlockDesign_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_mainBlockDesign_clk_wiz_0_0 rise@5.000ns - clk_out1_mainBlockDesign_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        3.339ns  (logic 0.766ns (22.943%)  route 2.573ns (77.057%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.990ns = ( 3.010 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.342ns
    Clock Pessimism Removal (CPR):    -0.382ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mainBlockDesign_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    mainBlockDesign_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  mainBlockDesign_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.781    mainBlockDesign_i/clk_wiz_0/inst/clk_in1_mainBlockDesign_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -9.282    -6.501 r  mainBlockDesign_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.200    -4.301    mainBlockDesign_i/clk_wiz_0/inst/clk_out1_mainBlockDesign_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -4.200 r  mainBlockDesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=166, routed)         1.858    -2.342    mainBlockDesign_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/RefClk
    SLICE_X108Y63        FDRE                                         r  mainBlockDesign_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y63        FDRE (Prop_fdre_C_Q)         0.518    -1.824 f  mainBlockDesign_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[3]/Q
                         net (fo=2, routed)           1.075    -0.749    mainBlockDesign_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/SyncBaseOvf/rTimeoutCnt_reg[3]
    SLICE_X109Y63        LUT4 (Prop_lut4_I0_O)        0.124    -0.625 r  mainBlockDesign_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/SyncBaseOvf/iIn_q_i_4__4/O
                         net (fo=2, routed)           0.791     0.165    mainBlockDesign_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/SyncBaseOvf_n_3
    SLICE_X109Y66        LUT6 (Prop_lut6_I2_O)        0.124     0.289 r  mainBlockDesign_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt[0]_i_1__1/O
                         net (fo=24, routed)          0.707     0.997    mainBlockDesign_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/sel
    SLICE_X108Y68        FDRE                                         r  mainBlockDesign_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[23]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mainBlockDesign_clk_wiz_0_0 rise edge)
                                                      5.000     5.000 r  
    K17                                               0.000     5.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     5.000    mainBlockDesign_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404     6.404 r  mainBlockDesign_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     7.585    mainBlockDesign_i/clk_wiz_0/inst/clk_in1_mainBlockDesign_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.346    -0.761 r  mainBlockDesign_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.007     1.246    mainBlockDesign_i/clk_wiz_0/inst/clk_out1_mainBlockDesign_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.337 r  mainBlockDesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=166, routed)         1.673     3.010    mainBlockDesign_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/RefClk
    SLICE_X108Y68        FDRE                                         r  mainBlockDesign_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[23]/C
                         clock pessimism             -0.382     2.628    
                         clock uncertainty           -0.065     2.563    
    SLICE_X108Y68        FDRE (Setup_fdre_C_CE)      -0.169     2.394    mainBlockDesign_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[23]
  -------------------------------------------------------------------
                         required time                          2.394    
                         arrival time                          -0.997    
  -------------------------------------------------------------------
                         slack                                  1.397    

Slack (MET) :             1.401ns  (required time - arrival time)
  Source:                 mainBlockDesign_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/ddScl_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mainBlockDesign_clk_wiz_0_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            mainBlockDesign_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_mainBlockDesign_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_mainBlockDesign_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_mainBlockDesign_clk_wiz_0_0 rise@5.000ns - clk_out1_mainBlockDesign_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        3.260ns  (logic 1.199ns (36.785%)  route 2.061ns (63.215%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.069ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.982ns = ( 3.018 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.336ns
    Clock Pessimism Removal (CPR):    -0.423ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mainBlockDesign_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    mainBlockDesign_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  mainBlockDesign_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.781    mainBlockDesign_i/clk_wiz_0/inst/clk_in1_mainBlockDesign_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -9.282    -6.501 r  mainBlockDesign_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.200    -4.301    mainBlockDesign_i/clk_wiz_0/inst/clk_out1_mainBlockDesign_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -4.200 r  mainBlockDesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=166, routed)         1.864    -2.336    mainBlockDesign_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/RefClk
    SLICE_X110Y58        FDRE                                         r  mainBlockDesign_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/ddScl_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y58        FDRE (Prop_fdre_C_Q)         0.419    -1.917 r  mainBlockDesign_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/ddScl_reg/Q
                         net (fo=6, routed)           0.749    -1.168    mainBlockDesign_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/ddScl
    SLICE_X110Y58        LUT2 (Prop_lut2_I0_O)        0.324    -0.844 r  mainBlockDesign_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state[2]_i_11/O
                         net (fo=3, routed)           0.337    -0.507    mainBlockDesign_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state[2]_i_11_n_0
    SLICE_X110Y57        LUT6 (Prop_lut6_I2_O)        0.332    -0.175 f  mainBlockDesign_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_5/O
                         net (fo=12, routed)          0.475     0.300    mainBlockDesign_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_5_n_0
    SLICE_X109Y58        LUT6 (Prop_lut6_I5_O)        0.124     0.424 r  mainBlockDesign_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_1/O
                         net (fo=8, routed)           0.499     0.923    mainBlockDesign_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_1_n_0
    SLICE_X109Y59        FDRE                                         r  mainBlockDesign_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mainBlockDesign_clk_wiz_0_0 rise edge)
                                                      5.000     5.000 r  
    K17                                               0.000     5.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     5.000    mainBlockDesign_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404     6.404 r  mainBlockDesign_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     7.585    mainBlockDesign_i/clk_wiz_0/inst/clk_in1_mainBlockDesign_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.346    -0.761 r  mainBlockDesign_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.007     1.246    mainBlockDesign_i/clk_wiz_0/inst/clk_out1_mainBlockDesign_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.337 r  mainBlockDesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=166, routed)         1.681     3.018    mainBlockDesign_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/RefClk
    SLICE_X109Y59        FDRE                                         r  mainBlockDesign_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[0]/C
                         clock pessimism             -0.423     2.595    
                         clock uncertainty           -0.065     2.530    
    SLICE_X109Y59        FDRE (Setup_fdre_C_CE)      -0.205     2.325    mainBlockDesign_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[0]
  -------------------------------------------------------------------
                         required time                          2.325    
                         arrival time                          -0.923    
  -------------------------------------------------------------------
                         slack                                  1.401    

Slack (MET) :             1.423ns  (required time - arrival time)
  Source:                 mainBlockDesign_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/ddScl_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mainBlockDesign_clk_wiz_0_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            mainBlockDesign_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_mainBlockDesign_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_mainBlockDesign_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_mainBlockDesign_clk_wiz_0_0 rise@5.000ns - clk_out1_mainBlockDesign_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        3.280ns  (logic 1.199ns (36.550%)  route 2.081ns (63.450%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.979ns = ( 3.021 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.336ns
    Clock Pessimism Removal (CPR):    -0.383ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mainBlockDesign_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    mainBlockDesign_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  mainBlockDesign_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.781    mainBlockDesign_i/clk_wiz_0/inst/clk_in1_mainBlockDesign_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -9.282    -6.501 r  mainBlockDesign_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.200    -4.301    mainBlockDesign_i/clk_wiz_0/inst/clk_out1_mainBlockDesign_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -4.200 r  mainBlockDesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=166, routed)         1.864    -2.336    mainBlockDesign_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/RefClk
    SLICE_X110Y58        FDRE                                         r  mainBlockDesign_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/ddScl_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y58        FDRE (Prop_fdre_C_Q)         0.419    -1.917 r  mainBlockDesign_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/ddScl_reg/Q
                         net (fo=6, routed)           0.749    -1.168    mainBlockDesign_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/ddScl
    SLICE_X110Y58        LUT2 (Prop_lut2_I0_O)        0.324    -0.844 r  mainBlockDesign_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state[2]_i_11/O
                         net (fo=3, routed)           0.337    -0.507    mainBlockDesign_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state[2]_i_11_n_0
    SLICE_X110Y57        LUT6 (Prop_lut6_I2_O)        0.332    -0.175 f  mainBlockDesign_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_5/O
                         net (fo=12, routed)          0.475     0.300    mainBlockDesign_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_5_n_0
    SLICE_X109Y58        LUT6 (Prop_lut6_I5_O)        0.124     0.424 r  mainBlockDesign_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_1/O
                         net (fo=8, routed)           0.520     0.944    mainBlockDesign_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_1_n_0
    SLICE_X110Y60        FDRE                                         r  mainBlockDesign_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mainBlockDesign_clk_wiz_0_0 rise edge)
                                                      5.000     5.000 r  
    K17                                               0.000     5.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     5.000    mainBlockDesign_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404     6.404 r  mainBlockDesign_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     7.585    mainBlockDesign_i/clk_wiz_0/inst/clk_in1_mainBlockDesign_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.346    -0.761 r  mainBlockDesign_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.007     1.246    mainBlockDesign_i/clk_wiz_0/inst/clk_out1_mainBlockDesign_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.337 r  mainBlockDesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=166, routed)         1.684     3.021    mainBlockDesign_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/RefClk
    SLICE_X110Y60        FDRE                                         r  mainBlockDesign_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[1]/C
                         clock pessimism             -0.383     2.638    
                         clock uncertainty           -0.065     2.573    
    SLICE_X110Y60        FDRE (Setup_fdre_C_CE)      -0.205     2.368    mainBlockDesign_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[1]
  -------------------------------------------------------------------
                         required time                          2.368    
                         arrival time                          -0.944    
  -------------------------------------------------------------------
                         slack                                  1.423    

Slack (MET) :             1.423ns  (required time - arrival time)
  Source:                 mainBlockDesign_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/ddScl_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mainBlockDesign_clk_wiz_0_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            mainBlockDesign_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_mainBlockDesign_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_mainBlockDesign_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_mainBlockDesign_clk_wiz_0_0 rise@5.000ns - clk_out1_mainBlockDesign_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        3.280ns  (logic 1.199ns (36.550%)  route 2.081ns (63.450%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.979ns = ( 3.021 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.336ns
    Clock Pessimism Removal (CPR):    -0.383ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mainBlockDesign_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    mainBlockDesign_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  mainBlockDesign_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.781    mainBlockDesign_i/clk_wiz_0/inst/clk_in1_mainBlockDesign_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -9.282    -6.501 r  mainBlockDesign_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.200    -4.301    mainBlockDesign_i/clk_wiz_0/inst/clk_out1_mainBlockDesign_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -4.200 r  mainBlockDesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=166, routed)         1.864    -2.336    mainBlockDesign_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/RefClk
    SLICE_X110Y58        FDRE                                         r  mainBlockDesign_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/ddScl_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y58        FDRE (Prop_fdre_C_Q)         0.419    -1.917 r  mainBlockDesign_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/ddScl_reg/Q
                         net (fo=6, routed)           0.749    -1.168    mainBlockDesign_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/ddScl
    SLICE_X110Y58        LUT2 (Prop_lut2_I0_O)        0.324    -0.844 r  mainBlockDesign_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state[2]_i_11/O
                         net (fo=3, routed)           0.337    -0.507    mainBlockDesign_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state[2]_i_11_n_0
    SLICE_X110Y57        LUT6 (Prop_lut6_I2_O)        0.332    -0.175 f  mainBlockDesign_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_5/O
                         net (fo=12, routed)          0.475     0.300    mainBlockDesign_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_5_n_0
    SLICE_X109Y58        LUT6 (Prop_lut6_I5_O)        0.124     0.424 r  mainBlockDesign_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_1/O
                         net (fo=8, routed)           0.520     0.944    mainBlockDesign_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_1_n_0
    SLICE_X110Y60        FDRE                                         r  mainBlockDesign_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mainBlockDesign_clk_wiz_0_0 rise edge)
                                                      5.000     5.000 r  
    K17                                               0.000     5.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     5.000    mainBlockDesign_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404     6.404 r  mainBlockDesign_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     7.585    mainBlockDesign_i/clk_wiz_0/inst/clk_in1_mainBlockDesign_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.346    -0.761 r  mainBlockDesign_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.007     1.246    mainBlockDesign_i/clk_wiz_0/inst/clk_out1_mainBlockDesign_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.337 r  mainBlockDesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=166, routed)         1.684     3.021    mainBlockDesign_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/RefClk
    SLICE_X110Y60        FDRE                                         r  mainBlockDesign_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[2]/C
                         clock pessimism             -0.383     2.638    
                         clock uncertainty           -0.065     2.573    
    SLICE_X110Y60        FDRE (Setup_fdre_C_CE)      -0.205     2.368    mainBlockDesign_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[2]
  -------------------------------------------------------------------
                         required time                          2.368    
                         arrival time                          -0.944    
  -------------------------------------------------------------------
                         slack                                  1.423    

Slack (MET) :             1.423ns  (required time - arrival time)
  Source:                 mainBlockDesign_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/ddScl_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mainBlockDesign_clk_wiz_0_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            mainBlockDesign_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_mainBlockDesign_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_mainBlockDesign_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_mainBlockDesign_clk_wiz_0_0 rise@5.000ns - clk_out1_mainBlockDesign_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        3.280ns  (logic 1.199ns (36.550%)  route 2.081ns (63.450%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.979ns = ( 3.021 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.336ns
    Clock Pessimism Removal (CPR):    -0.383ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mainBlockDesign_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    mainBlockDesign_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  mainBlockDesign_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.781    mainBlockDesign_i/clk_wiz_0/inst/clk_in1_mainBlockDesign_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -9.282    -6.501 r  mainBlockDesign_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.200    -4.301    mainBlockDesign_i/clk_wiz_0/inst/clk_out1_mainBlockDesign_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -4.200 r  mainBlockDesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=166, routed)         1.864    -2.336    mainBlockDesign_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/RefClk
    SLICE_X110Y58        FDRE                                         r  mainBlockDesign_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/ddScl_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y58        FDRE (Prop_fdre_C_Q)         0.419    -1.917 r  mainBlockDesign_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/ddScl_reg/Q
                         net (fo=6, routed)           0.749    -1.168    mainBlockDesign_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/ddScl
    SLICE_X110Y58        LUT2 (Prop_lut2_I0_O)        0.324    -0.844 r  mainBlockDesign_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state[2]_i_11/O
                         net (fo=3, routed)           0.337    -0.507    mainBlockDesign_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state[2]_i_11_n_0
    SLICE_X110Y57        LUT6 (Prop_lut6_I2_O)        0.332    -0.175 f  mainBlockDesign_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_5/O
                         net (fo=12, routed)          0.475     0.300    mainBlockDesign_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_5_n_0
    SLICE_X109Y58        LUT6 (Prop_lut6_I5_O)        0.124     0.424 r  mainBlockDesign_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_1/O
                         net (fo=8, routed)           0.520     0.944    mainBlockDesign_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_1_n_0
    SLICE_X110Y60        FDRE                                         r  mainBlockDesign_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mainBlockDesign_clk_wiz_0_0 rise edge)
                                                      5.000     5.000 r  
    K17                                               0.000     5.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     5.000    mainBlockDesign_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404     6.404 r  mainBlockDesign_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     7.585    mainBlockDesign_i/clk_wiz_0/inst/clk_in1_mainBlockDesign_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.346    -0.761 r  mainBlockDesign_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.007     1.246    mainBlockDesign_i/clk_wiz_0/inst/clk_out1_mainBlockDesign_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.337 r  mainBlockDesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=166, routed)         1.684     3.021    mainBlockDesign_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/RefClk
    SLICE_X110Y60        FDRE                                         r  mainBlockDesign_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[6]/C
                         clock pessimism             -0.383     2.638    
                         clock uncertainty           -0.065     2.573    
    SLICE_X110Y60        FDRE (Setup_fdre_C_CE)      -0.205     2.368    mainBlockDesign_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[6]
  -------------------------------------------------------------------
                         required time                          2.368    
                         arrival time                          -0.944    
  -------------------------------------------------------------------
                         slack                                  1.423    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.057ns  (arrival time - required time)
  Source:                 mainBlockDesign_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/SyncSDA/oSyncStages_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mainBlockDesign_clk_wiz_0_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            mainBlockDesign_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/SyncSDA/oSyncStages_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mainBlockDesign_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_mainBlockDesign_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_mainBlockDesign_clk_wiz_0_0 rise@0.000ns - clk_out1_mainBlockDesign_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.290ns
    Source Clock Delay      (SCD):    -0.523ns
    Clock Pessimism Removal (CPR):    0.232ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mainBlockDesign_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    mainBlockDesign_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  mainBlockDesign_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    mainBlockDesign_i/clk_wiz_0/inst/clk_in1_mainBlockDesign_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.576    -1.893 r  mainBlockDesign_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.711    -1.181    mainBlockDesign_i/clk_wiz_0/inst/clk_out1_mainBlockDesign_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.155 r  mainBlockDesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=166, routed)         0.633    -0.523    mainBlockDesign_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/SyncSDA/RefClk
    SLICE_X113Y62        FDRE                                         r  mainBlockDesign_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/SyncSDA/oSyncStages_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y62        FDRE (Prop_fdre_C_Q)         0.141    -0.382 r  mainBlockDesign_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/SyncSDA/oSyncStages_reg[0]/Q
                         net (fo=1, routed)           0.056    -0.326    mainBlockDesign_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/SyncSDA/oSyncStages[0]
    SLICE_X113Y62        FDRE                                         r  mainBlockDesign_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/SyncSDA/oSyncStages_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mainBlockDesign_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    mainBlockDesign_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  mainBlockDesign_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.912    mainBlockDesign_i/clk_wiz_0/inst/clk_in1_mainBlockDesign_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.903    -1.991 r  mainBlockDesign_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.768    -1.223    mainBlockDesign_i/clk_wiz_0/inst/clk_out1_mainBlockDesign_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.194 r  mainBlockDesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=166, routed)         0.904    -0.290    mainBlockDesign_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/SyncSDA/RefClk
    SLICE_X113Y62        FDRE                                         r  mainBlockDesign_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/SyncSDA/oSyncStages_reg[1]/C
                         clock pessimism             -0.232    -0.523    
                         clock uncertainty            0.065    -0.457    
    SLICE_X113Y62        FDRE (Hold_fdre_C_D)         0.075    -0.382    mainBlockDesign_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/SyncSDA/oSyncStages_reg[1]
  -------------------------------------------------------------------
                         required time                          0.382    
                         arrival time                          -0.326    
  -------------------------------------------------------------------
                         slack                                  0.057    

Slack (MET) :             0.057ns  (arrival time - required time)
  Source:                 mainBlockDesign_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_mainBlockDesign_clk_wiz_0_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            mainBlockDesign_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[1]/D
                            (rising edge-triggered cell FDPE clocked by clk_out1_mainBlockDesign_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_mainBlockDesign_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_mainBlockDesign_clk_wiz_0_0 rise@0.000ns - clk_out1_mainBlockDesign_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.301ns
    Source Clock Delay      (SCD):    -0.531ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mainBlockDesign_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    mainBlockDesign_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  mainBlockDesign_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    mainBlockDesign_i/clk_wiz_0/inst/clk_in1_mainBlockDesign_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.576    -1.893 r  mainBlockDesign_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.711    -1.181    mainBlockDesign_i/clk_wiz_0/inst/clk_out1_mainBlockDesign_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.155 r  mainBlockDesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=166, routed)         0.625    -0.531    mainBlockDesign_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/SyncBaseRst/SyncAsyncx/RefClk
    SLICE_X109Y78        FDPE                                         r  mainBlockDesign_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y78        FDPE (Prop_fdpe_C_Q)         0.141    -0.390 r  mainBlockDesign_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[0]/Q
                         net (fo=1, routed)           0.056    -0.334    mainBlockDesign_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages[0]
    SLICE_X109Y78        FDPE                                         r  mainBlockDesign_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mainBlockDesign_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    mainBlockDesign_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  mainBlockDesign_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.912    mainBlockDesign_i/clk_wiz_0/inst/clk_in1_mainBlockDesign_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.903    -1.991 r  mainBlockDesign_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.768    -1.223    mainBlockDesign_i/clk_wiz_0/inst/clk_out1_mainBlockDesign_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.194 r  mainBlockDesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=166, routed)         0.893    -0.301    mainBlockDesign_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/SyncBaseRst/SyncAsyncx/RefClk
    SLICE_X109Y78        FDPE                                         r  mainBlockDesign_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[1]/C
                         clock pessimism             -0.229    -0.531    
                         clock uncertainty            0.065    -0.465    
    SLICE_X109Y78        FDPE (Hold_fdpe_C_D)         0.075    -0.390    mainBlockDesign_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[1]
  -------------------------------------------------------------------
                         required time                          0.390    
                         arrival time                          -0.334    
  -------------------------------------------------------------------
                         slack                                  0.057    

Slack (MET) :             0.057ns  (arrival time - required time)
  Source:                 mainBlockDesign_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/GlitchF_SDA/Filter.sOut_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mainBlockDesign_clk_wiz_0_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            mainBlockDesign_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dSda_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mainBlockDesign_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_mainBlockDesign_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_mainBlockDesign_clk_wiz_0_0 rise@0.000ns - clk_out1_mainBlockDesign_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.287ns
    Source Clock Delay      (SCD):    -0.521ns
    Clock Pessimism Removal (CPR):    0.233ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mainBlockDesign_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    mainBlockDesign_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  mainBlockDesign_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    mainBlockDesign_i/clk_wiz_0/inst/clk_in1_mainBlockDesign_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.576    -1.893 r  mainBlockDesign_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.711    -1.181    mainBlockDesign_i/clk_wiz_0/inst/clk_out1_mainBlockDesign_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.155 r  mainBlockDesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=166, routed)         0.635    -0.521    mainBlockDesign_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/GlitchF_SDA/RefClk
    SLICE_X113Y59        FDRE                                         r  mainBlockDesign_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/GlitchF_SDA/Filter.sOut_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y59        FDRE (Prop_fdre_C_Q)         0.141    -0.380 r  mainBlockDesign_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/GlitchF_SDA/Filter.sOut_reg/Q
                         net (fo=2, routed)           0.056    -0.324    mainBlockDesign_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/sOut
    SLICE_X113Y59        FDRE                                         r  mainBlockDesign_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dSda_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mainBlockDesign_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    mainBlockDesign_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  mainBlockDesign_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.912    mainBlockDesign_i/clk_wiz_0/inst/clk_in1_mainBlockDesign_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.903    -1.991 r  mainBlockDesign_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.768    -1.223    mainBlockDesign_i/clk_wiz_0/inst/clk_out1_mainBlockDesign_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.194 r  mainBlockDesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=166, routed)         0.907    -0.287    mainBlockDesign_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/RefClk
    SLICE_X113Y59        FDRE                                         r  mainBlockDesign_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dSda_reg/C
                         clock pessimism             -0.233    -0.521    
                         clock uncertainty            0.065    -0.455    
    SLICE_X113Y59        FDRE (Hold_fdre_C_D)         0.075    -0.380    mainBlockDesign_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dSda_reg
  -------------------------------------------------------------------
                         required time                          0.380    
                         arrival time                          -0.324    
  -------------------------------------------------------------------
                         slack                                  0.057    

Slack (MET) :             0.057ns  (arrival time - required time)
  Source:                 mainBlockDesign_i/dvi2rgb_0/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_mainBlockDesign_clk_wiz_0_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            mainBlockDesign_i/dvi2rgb_0/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/D
                            (rising edge-triggered cell FDPE clocked by clk_out1_mainBlockDesign_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_mainBlockDesign_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_mainBlockDesign_clk_wiz_0_0 rise@0.000ns - clk_out1_mainBlockDesign_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.298ns
    Source Clock Delay      (SCD):    -0.530ns
    Clock Pessimism Removal (CPR):    0.231ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mainBlockDesign_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    mainBlockDesign_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  mainBlockDesign_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    mainBlockDesign_i/clk_wiz_0/inst/clk_in1_mainBlockDesign_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.576    -1.893 r  mainBlockDesign_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.711    -1.181    mainBlockDesign_i/clk_wiz_0/inst/clk_out1_mainBlockDesign_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.155 r  mainBlockDesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=166, routed)         0.626    -0.530    mainBlockDesign_i/dvi2rgb_0/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/RefClk
    SLICE_X113Y78        FDPE                                         r  mainBlockDesign_i/dvi2rgb_0/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y78        FDPE (Prop_fdpe_C_Q)         0.141    -0.389 r  mainBlockDesign_i/dvi2rgb_0/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[0]/Q
                         net (fo=1, routed)           0.056    -0.333    mainBlockDesign_i/dvi2rgb_0/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages[0]
    SLICE_X113Y78        FDPE                                         r  mainBlockDesign_i/dvi2rgb_0/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mainBlockDesign_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    mainBlockDesign_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  mainBlockDesign_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.912    mainBlockDesign_i/clk_wiz_0/inst/clk_in1_mainBlockDesign_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.903    -1.991 r  mainBlockDesign_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.768    -1.223    mainBlockDesign_i/clk_wiz_0/inst/clk_out1_mainBlockDesign_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.194 r  mainBlockDesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=166, routed)         0.896    -0.298    mainBlockDesign_i/dvi2rgb_0/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/RefClk
    SLICE_X113Y78        FDPE                                         r  mainBlockDesign_i/dvi2rgb_0/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                         clock pessimism             -0.231    -0.530    
                         clock uncertainty            0.065    -0.464    
    SLICE_X113Y78        FDPE (Hold_fdpe_C_D)         0.075    -0.389    mainBlockDesign_i/dvi2rgb_0/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]
  -------------------------------------------------------------------
                         required time                          0.389    
                         arrival time                          -0.333    
  -------------------------------------------------------------------
                         slack                                  0.057    

Slack (MET) :             0.057ns  (arrival time - required time)
  Source:                 mainBlockDesign_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_mainBlockDesign_clk_wiz_0_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            mainBlockDesign_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[1]/D
                            (rising edge-triggered cell FDPE clocked by clk_out1_mainBlockDesign_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_mainBlockDesign_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_mainBlockDesign_clk_wiz_0_0 rise@0.000ns - clk_out1_mainBlockDesign_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.297ns
    Source Clock Delay      (SCD):    -0.527ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mainBlockDesign_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    mainBlockDesign_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  mainBlockDesign_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    mainBlockDesign_i/clk_wiz_0/inst/clk_in1_mainBlockDesign_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.576    -1.893 r  mainBlockDesign_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.711    -1.181    mainBlockDesign_i/clk_wiz_0/inst/clk_out1_mainBlockDesign_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.155 r  mainBlockDesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=166, routed)         0.629    -0.527    mainBlockDesign_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/SyncBaseRst/SyncAsyncx/RefClk
    SLICE_X109Y67        FDPE                                         r  mainBlockDesign_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y67        FDPE (Prop_fdpe_C_Q)         0.141    -0.386 r  mainBlockDesign_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[0]/Q
                         net (fo=1, routed)           0.056    -0.330    mainBlockDesign_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages[0]
    SLICE_X109Y67        FDPE                                         r  mainBlockDesign_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mainBlockDesign_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    mainBlockDesign_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  mainBlockDesign_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.912    mainBlockDesign_i/clk_wiz_0/inst/clk_in1_mainBlockDesign_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.903    -1.991 r  mainBlockDesign_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.768    -1.223    mainBlockDesign_i/clk_wiz_0/inst/clk_out1_mainBlockDesign_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.194 r  mainBlockDesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=166, routed)         0.897    -0.297    mainBlockDesign_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/SyncBaseRst/SyncAsyncx/RefClk
    SLICE_X109Y67        FDPE                                         r  mainBlockDesign_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[1]/C
                         clock pessimism             -0.229    -0.527    
                         clock uncertainty            0.065    -0.461    
    SLICE_X109Y67        FDPE (Hold_fdpe_C_D)         0.075    -0.386    mainBlockDesign_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[1]
  -------------------------------------------------------------------
                         required time                          0.386    
                         arrival time                          -0.330    
  -------------------------------------------------------------------
                         slack                                  0.057    

Slack (MET) :             0.057ns  (arrival time - required time)
  Source:                 mainBlockDesign_i/dvi2rgb_0/U0/TMDS_ClockingX/RdyLostReset/SyncAsyncx/oSyncStages_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_mainBlockDesign_clk_wiz_0_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            mainBlockDesign_i/dvi2rgb_0/U0/TMDS_ClockingX/RdyLostReset/SyncAsyncx/oSyncStages_reg[1]/D
                            (rising edge-triggered cell FDPE clocked by clk_out1_mainBlockDesign_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_mainBlockDesign_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_mainBlockDesign_clk_wiz_0_0 rise@0.000ns - clk_out1_mainBlockDesign_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.294ns
    Source Clock Delay      (SCD):    -0.526ns
    Clock Pessimism Removal (CPR):    0.231ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mainBlockDesign_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    mainBlockDesign_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  mainBlockDesign_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    mainBlockDesign_i/clk_wiz_0/inst/clk_in1_mainBlockDesign_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.576    -1.893 r  mainBlockDesign_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.711    -1.181    mainBlockDesign_i/clk_wiz_0/inst/clk_out1_mainBlockDesign_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.155 r  mainBlockDesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=166, routed)         0.630    -0.526    mainBlockDesign_i/dvi2rgb_0/U0/TMDS_ClockingX/RdyLostReset/SyncAsyncx/RefClk
    SLICE_X113Y82        FDPE                                         r  mainBlockDesign_i/dvi2rgb_0/U0/TMDS_ClockingX/RdyLostReset/SyncAsyncx/oSyncStages_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y82        FDPE (Prop_fdpe_C_Q)         0.141    -0.385 r  mainBlockDesign_i/dvi2rgb_0/U0/TMDS_ClockingX/RdyLostReset/SyncAsyncx/oSyncStages_reg[0]/Q
                         net (fo=1, routed)           0.056    -0.329    mainBlockDesign_i/dvi2rgb_0/U0/TMDS_ClockingX/RdyLostReset/SyncAsyncx/oSyncStages[0]
    SLICE_X113Y82        FDPE                                         r  mainBlockDesign_i/dvi2rgb_0/U0/TMDS_ClockingX/RdyLostReset/SyncAsyncx/oSyncStages_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mainBlockDesign_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    mainBlockDesign_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  mainBlockDesign_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.912    mainBlockDesign_i/clk_wiz_0/inst/clk_in1_mainBlockDesign_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.903    -1.991 r  mainBlockDesign_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.768    -1.223    mainBlockDesign_i/clk_wiz_0/inst/clk_out1_mainBlockDesign_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.194 r  mainBlockDesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=166, routed)         0.900    -0.294    mainBlockDesign_i/dvi2rgb_0/U0/TMDS_ClockingX/RdyLostReset/SyncAsyncx/RefClk
    SLICE_X113Y82        FDPE                                         r  mainBlockDesign_i/dvi2rgb_0/U0/TMDS_ClockingX/RdyLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                         clock pessimism             -0.231    -0.526    
                         clock uncertainty            0.065    -0.460    
    SLICE_X113Y82        FDPE (Hold_fdpe_C_D)         0.075    -0.385    mainBlockDesign_i/dvi2rgb_0/U0/TMDS_ClockingX/RdyLostReset/SyncAsyncx/oSyncStages_reg[1]
  -------------------------------------------------------------------
                         required time                          0.385    
                         arrival time                          -0.329    
  -------------------------------------------------------------------
                         slack                                  0.057    

Slack (MET) :             0.095ns  (arrival time - required time)
  Source:                 mainBlockDesign_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_mainBlockDesign_clk_wiz_0_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            mainBlockDesign_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[1]/D
                            (rising edge-triggered cell FDPE clocked by clk_out1_mainBlockDesign_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_mainBlockDesign_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_mainBlockDesign_clk_wiz_0_0 rise@0.000ns - clk_out1_mainBlockDesign_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.164ns (74.580%)  route 0.056ns (25.420%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.326ns
    Source Clock Delay      (SCD):    -0.557ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mainBlockDesign_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    mainBlockDesign_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  mainBlockDesign_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    mainBlockDesign_i/clk_wiz_0/inst/clk_in1_mainBlockDesign_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.576    -1.893 r  mainBlockDesign_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.711    -1.181    mainBlockDesign_i/clk_wiz_0/inst/clk_out1_mainBlockDesign_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.155 r  mainBlockDesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=166, routed)         0.599    -0.557    mainBlockDesign_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/SyncBaseRst/SyncAsyncx/RefClk
    SLICE_X104Y70        FDPE                                         r  mainBlockDesign_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y70        FDPE (Prop_fdpe_C_Q)         0.164    -0.393 r  mainBlockDesign_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[0]/Q
                         net (fo=1, routed)           0.056    -0.337    mainBlockDesign_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages[0]
    SLICE_X104Y70        FDPE                                         r  mainBlockDesign_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mainBlockDesign_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    mainBlockDesign_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  mainBlockDesign_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.912    mainBlockDesign_i/clk_wiz_0/inst/clk_in1_mainBlockDesign_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.903    -1.991 r  mainBlockDesign_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.768    -1.223    mainBlockDesign_i/clk_wiz_0/inst/clk_out1_mainBlockDesign_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.194 r  mainBlockDesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=166, routed)         0.868    -0.326    mainBlockDesign_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/SyncBaseRst/SyncAsyncx/RefClk
    SLICE_X104Y70        FDPE                                         r  mainBlockDesign_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[1]/C
                         clock pessimism             -0.230    -0.557    
                         clock uncertainty            0.065    -0.491    
    SLICE_X104Y70        FDPE (Hold_fdpe_C_D)         0.060    -0.431    mainBlockDesign_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[1]
  -------------------------------------------------------------------
                         required time                          0.431    
                         arrival time                          -0.337    
  -------------------------------------------------------------------
                         slack                                  0.095    

Slack (MET) :             0.095ns  (arrival time - required time)
  Source:                 mainBlockDesign_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/SyncSCL/oSyncStages_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mainBlockDesign_clk_wiz_0_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            mainBlockDesign_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/SyncSCL/oSyncStages_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mainBlockDesign_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_mainBlockDesign_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_mainBlockDesign_clk_wiz_0_0 rise@0.000ns - clk_out1_mainBlockDesign_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.164ns (74.580%)  route 0.056ns (25.420%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.287ns
    Source Clock Delay      (SCD):    -0.521ns
    Clock Pessimism Removal (CPR):    0.233ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mainBlockDesign_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    mainBlockDesign_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  mainBlockDesign_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    mainBlockDesign_i/clk_wiz_0/inst/clk_in1_mainBlockDesign_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.576    -1.893 r  mainBlockDesign_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.711    -1.181    mainBlockDesign_i/clk_wiz_0/inst/clk_out1_mainBlockDesign_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.155 r  mainBlockDesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=166, routed)         0.635    -0.521    mainBlockDesign_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/SyncSCL/RefClk
    SLICE_X112Y57        FDRE                                         r  mainBlockDesign_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/SyncSCL/oSyncStages_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y57        FDRE (Prop_fdre_C_Q)         0.164    -0.357 r  mainBlockDesign_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/SyncSCL/oSyncStages_reg[0]/Q
                         net (fo=1, routed)           0.056    -0.301    mainBlockDesign_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/SyncSCL/oSyncStages[0]
    SLICE_X112Y57        FDRE                                         r  mainBlockDesign_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/SyncSCL/oSyncStages_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mainBlockDesign_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    mainBlockDesign_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  mainBlockDesign_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.912    mainBlockDesign_i/clk_wiz_0/inst/clk_in1_mainBlockDesign_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.903    -1.991 r  mainBlockDesign_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.768    -1.223    mainBlockDesign_i/clk_wiz_0/inst/clk_out1_mainBlockDesign_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.194 r  mainBlockDesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=166, routed)         0.907    -0.287    mainBlockDesign_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/SyncSCL/RefClk
    SLICE_X112Y57        FDRE                                         r  mainBlockDesign_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/SyncSCL/oSyncStages_reg[1]/C
                         clock pessimism             -0.233    -0.521    
                         clock uncertainty            0.065    -0.455    
    SLICE_X112Y57        FDRE (Hold_fdre_C_D)         0.060    -0.395    mainBlockDesign_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/SyncSCL/oSyncStages_reg[1]
  -------------------------------------------------------------------
                         required time                          0.395    
                         arrival time                          -0.301    
  -------------------------------------------------------------------
                         slack                                  0.095    

Slack (MET) :             0.095ns  (arrival time - required time)
  Source:                 mainBlockDesign_i/dvi2rgb_0/U0/TMDS_ClockingX/MMCM_LockSync/oSyncStages_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mainBlockDesign_clk_wiz_0_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            mainBlockDesign_i/dvi2rgb_0/U0/TMDS_ClockingX/MMCM_LockSync/oSyncStages_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mainBlockDesign_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_mainBlockDesign_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_mainBlockDesign_clk_wiz_0_0 rise@0.000ns - clk_out1_mainBlockDesign_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.164ns (74.580%)  route 0.056ns (25.420%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.299ns
    Source Clock Delay      (SCD):    -0.530ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mainBlockDesign_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    mainBlockDesign_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  mainBlockDesign_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    mainBlockDesign_i/clk_wiz_0/inst/clk_in1_mainBlockDesign_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.576    -1.893 r  mainBlockDesign_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.711    -1.181    mainBlockDesign_i/clk_wiz_0/inst/clk_out1_mainBlockDesign_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.155 r  mainBlockDesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=166, routed)         0.626    -0.530    mainBlockDesign_i/dvi2rgb_0/U0/TMDS_ClockingX/MMCM_LockSync/RefClk
    SLICE_X112Y77        FDRE                                         r  mainBlockDesign_i/dvi2rgb_0/U0/TMDS_ClockingX/MMCM_LockSync/oSyncStages_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y77        FDRE (Prop_fdre_C_Q)         0.164    -0.366 r  mainBlockDesign_i/dvi2rgb_0/U0/TMDS_ClockingX/MMCM_LockSync/oSyncStages_reg[0]/Q
                         net (fo=1, routed)           0.056    -0.310    mainBlockDesign_i/dvi2rgb_0/U0/TMDS_ClockingX/MMCM_LockSync/oSyncStages[0]
    SLICE_X112Y77        FDRE                                         r  mainBlockDesign_i/dvi2rgb_0/U0/TMDS_ClockingX/MMCM_LockSync/oSyncStages_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mainBlockDesign_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    mainBlockDesign_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  mainBlockDesign_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.912    mainBlockDesign_i/clk_wiz_0/inst/clk_in1_mainBlockDesign_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.903    -1.991 r  mainBlockDesign_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.768    -1.223    mainBlockDesign_i/clk_wiz_0/inst/clk_out1_mainBlockDesign_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.194 r  mainBlockDesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=166, routed)         0.895    -0.299    mainBlockDesign_i/dvi2rgb_0/U0/TMDS_ClockingX/MMCM_LockSync/RefClk
    SLICE_X112Y77        FDRE                                         r  mainBlockDesign_i/dvi2rgb_0/U0/TMDS_ClockingX/MMCM_LockSync/oSyncStages_reg[1]/C
                         clock pessimism             -0.230    -0.530    
                         clock uncertainty            0.065    -0.464    
    SLICE_X112Y77        FDRE (Hold_fdre_C_D)         0.060    -0.404    mainBlockDesign_i/dvi2rgb_0/U0/TMDS_ClockingX/MMCM_LockSync/oSyncStages_reg[1]
  -------------------------------------------------------------------
                         required time                          0.404    
                         arrival time                          -0.310    
  -------------------------------------------------------------------
                         slack                                  0.095    

Slack (MET) :             0.124ns  (arrival time - required time)
  Source:                 mainBlockDesign_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/GlitchF_SDA/Filter.cntPeriods_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_mainBlockDesign_clk_wiz_0_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            mainBlockDesign_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/GlitchF_SDA/Filter.sOut_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mainBlockDesign_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_mainBlockDesign_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_mainBlockDesign_clk_wiz_0_0 rise@0.000ns - clk_out1_mainBlockDesign_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.293ns  (logic 0.209ns (71.230%)  route 0.084ns (28.770%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.287ns
    Source Clock Delay      (SCD):    -0.521ns
    Clock Pessimism Removal (CPR):    0.220ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mainBlockDesign_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    mainBlockDesign_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  mainBlockDesign_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    mainBlockDesign_i/clk_wiz_0/inst/clk_in1_mainBlockDesign_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.576    -1.893 r  mainBlockDesign_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.711    -1.181    mainBlockDesign_i/clk_wiz_0/inst/clk_out1_mainBlockDesign_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.155 r  mainBlockDesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=166, routed)         0.635    -0.521    mainBlockDesign_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/GlitchF_SDA/RefClk
    SLICE_X112Y59        FDSE                                         r  mainBlockDesign_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/GlitchF_SDA/Filter.cntPeriods_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y59        FDSE (Prop_fdse_C_Q)         0.164    -0.357 r  mainBlockDesign_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/GlitchF_SDA/Filter.cntPeriods_reg[0]/Q
                         net (fo=6, routed)           0.084    -0.272    mainBlockDesign_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/GlitchF_SDA/Filter.cntPeriods_reg__0[0]
    SLICE_X113Y59        LUT6 (Prop_lut6_I3_O)        0.045    -0.227 r  mainBlockDesign_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/GlitchF_SDA/Filter.sOut_i_1/O
                         net (fo=1, routed)           0.000    -0.227    mainBlockDesign_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/GlitchF_SDA/Filter.sOut_i_1_n_0
    SLICE_X113Y59        FDRE                                         r  mainBlockDesign_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/GlitchF_SDA/Filter.sOut_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mainBlockDesign_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    mainBlockDesign_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  mainBlockDesign_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.912    mainBlockDesign_i/clk_wiz_0/inst/clk_in1_mainBlockDesign_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.903    -1.991 r  mainBlockDesign_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.768    -1.223    mainBlockDesign_i/clk_wiz_0/inst/clk_out1_mainBlockDesign_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.194 r  mainBlockDesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=166, routed)         0.907    -0.287    mainBlockDesign_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/GlitchF_SDA/RefClk
    SLICE_X113Y59        FDRE                                         r  mainBlockDesign_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/GlitchF_SDA/Filter.sOut_reg/C
                         clock pessimism             -0.220    -0.508    
                         clock uncertainty            0.065    -0.442    
    SLICE_X113Y59        FDRE (Hold_fdre_C_D)         0.091    -0.351    mainBlockDesign_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/GlitchF_SDA/Filter.sOut_reg
  -------------------------------------------------------------------
                         required time                          0.351    
                         arrival time                          -0.227    
  -------------------------------------------------------------------
                         slack                                  0.124    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out1_mainBlockDesign_clk_wiz_0_0
  To Clock:  clk_out1_mainBlockDesign_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack        3.410ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.425ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.410ns  (required time - arrival time)
  Source:                 mainBlockDesign_i/dvi2rgb_0/U0/TMDS_ClockingX/RdyLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_mainBlockDesign_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            mainBlockDesign_i/dvi2rgb_0/U0/TMDS_ClockingX/aLocked_reg/CLR
                            (recovery check against rising-edge clock clk_out1_mainBlockDesign_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_mainBlockDesign_clk_wiz_0_0 rise@5.000ns - clk_out1_mainBlockDesign_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.921ns  (logic 0.419ns (45.479%)  route 0.502ns (54.521%))
  Logic Levels:           0  
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.985ns = ( 3.015 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.344ns
    Clock Pessimism Removal (CPR):    -0.383ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mainBlockDesign_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    mainBlockDesign_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  mainBlockDesign_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.781    mainBlockDesign_i/clk_wiz_0/inst/clk_in1_mainBlockDesign_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -9.282    -6.501 r  mainBlockDesign_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.200    -4.301    mainBlockDesign_i/clk_wiz_0/inst/clk_out1_mainBlockDesign_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -4.200 r  mainBlockDesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=166, routed)         1.856    -2.344    mainBlockDesign_i/dvi2rgb_0/U0/TMDS_ClockingX/RdyLostReset/SyncAsyncx/RefClk
    SLICE_X113Y82        FDPE                                         r  mainBlockDesign_i/dvi2rgb_0/U0/TMDS_ClockingX/RdyLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y82        FDPE (Prop_fdpe_C_Q)         0.419    -1.925 f  mainBlockDesign_i/dvi2rgb_0/U0/TMDS_ClockingX/RdyLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=1, routed)           0.502    -1.423    mainBlockDesign_i/dvi2rgb_0/U0/TMDS_ClockingX/rRdyRst
    SLICE_X111Y82        FDCE                                         f  mainBlockDesign_i/dvi2rgb_0/U0/TMDS_ClockingX/aLocked_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mainBlockDesign_clk_wiz_0_0 rise edge)
                                                      5.000     5.000 r  
    K17                                               0.000     5.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     5.000    mainBlockDesign_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404     6.404 r  mainBlockDesign_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     7.585    mainBlockDesign_i/clk_wiz_0/inst/clk_in1_mainBlockDesign_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.346    -0.761 r  mainBlockDesign_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.007     1.246    mainBlockDesign_i/clk_wiz_0/inst/clk_out1_mainBlockDesign_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.337 r  mainBlockDesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=166, routed)         1.678     3.015    mainBlockDesign_i/dvi2rgb_0/U0/TMDS_ClockingX/RefClk
    SLICE_X111Y82        FDCE                                         r  mainBlockDesign_i/dvi2rgb_0/U0/TMDS_ClockingX/aLocked_reg/C
                         clock pessimism             -0.383     2.632    
                         clock uncertainty           -0.065     2.567    
    SLICE_X111Y82        FDCE (Recov_fdce_C_CLR)     -0.580     1.987    mainBlockDesign_i/dvi2rgb_0/U0/TMDS_ClockingX/aLocked_reg
  -------------------------------------------------------------------
                         required time                          1.987    
                         arrival time                           1.423    
  -------------------------------------------------------------------
                         slack                                  3.410    

Slack (MET) :             3.454ns  (required time - arrival time)
  Source:                 mainBlockDesign_i/dvi2rgb_0/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_mainBlockDesign_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            mainBlockDesign_i/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[0]/PRE
                            (recovery check against rising-edge clock clk_out1_mainBlockDesign_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_mainBlockDesign_clk_wiz_0_0 rise@5.000ns - clk_out1_mainBlockDesign_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.922ns  (logic 0.419ns (45.434%)  route 0.503ns (54.566%))
  Logic Levels:           0  
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.991ns = ( 3.009 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.349ns
    Clock Pessimism Removal (CPR):    -0.383ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mainBlockDesign_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    mainBlockDesign_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  mainBlockDesign_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.781    mainBlockDesign_i/clk_wiz_0/inst/clk_in1_mainBlockDesign_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -9.282    -6.501 r  mainBlockDesign_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.200    -4.301    mainBlockDesign_i/clk_wiz_0/inst/clk_out1_mainBlockDesign_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -4.200 r  mainBlockDesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=166, routed)         1.851    -2.349    mainBlockDesign_i/dvi2rgb_0/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/RefClk
    SLICE_X113Y78        FDPE                                         r  mainBlockDesign_i/dvi2rgb_0/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y78        FDPE (Prop_fdpe_C_Q)         0.419    -1.930 f  mainBlockDesign_i/dvi2rgb_0/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=8, routed)           0.503    -1.427    mainBlockDesign_i/dvi2rgb_0/U0/TMDS_ClockingX/rLockLostRst
    SLICE_X113Y77        FDPE                                         f  mainBlockDesign_i/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mainBlockDesign_clk_wiz_0_0 rise edge)
                                                      5.000     5.000 r  
    K17                                               0.000     5.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     5.000    mainBlockDesign_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404     6.404 r  mainBlockDesign_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     7.585    mainBlockDesign_i/clk_wiz_0/inst/clk_in1_mainBlockDesign_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.346    -0.761 r  mainBlockDesign_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.007     1.246    mainBlockDesign_i/clk_wiz_0/inst/clk_out1_mainBlockDesign_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.337 r  mainBlockDesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=166, routed)         1.672     3.009    mainBlockDesign_i/dvi2rgb_0/U0/TMDS_ClockingX/RefClk
    SLICE_X113Y77        FDPE                                         r  mainBlockDesign_i/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[0]/C
                         clock pessimism             -0.383     2.626    
                         clock uncertainty           -0.065     2.561    
    SLICE_X113Y77        FDPE (Recov_fdpe_C_PRE)     -0.534     2.027    mainBlockDesign_i/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[0]
  -------------------------------------------------------------------
                         required time                          2.027    
                         arrival time                           1.427    
  -------------------------------------------------------------------
                         slack                                  3.454    

Slack (MET) :             3.454ns  (required time - arrival time)
  Source:                 mainBlockDesign_i/dvi2rgb_0/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_mainBlockDesign_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            mainBlockDesign_i/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[1]/PRE
                            (recovery check against rising-edge clock clk_out1_mainBlockDesign_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_mainBlockDesign_clk_wiz_0_0 rise@5.000ns - clk_out1_mainBlockDesign_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.922ns  (logic 0.419ns (45.434%)  route 0.503ns (54.566%))
  Logic Levels:           0  
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.991ns = ( 3.009 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.349ns
    Clock Pessimism Removal (CPR):    -0.383ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mainBlockDesign_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    mainBlockDesign_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  mainBlockDesign_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.781    mainBlockDesign_i/clk_wiz_0/inst/clk_in1_mainBlockDesign_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -9.282    -6.501 r  mainBlockDesign_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.200    -4.301    mainBlockDesign_i/clk_wiz_0/inst/clk_out1_mainBlockDesign_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -4.200 r  mainBlockDesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=166, routed)         1.851    -2.349    mainBlockDesign_i/dvi2rgb_0/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/RefClk
    SLICE_X113Y78        FDPE                                         r  mainBlockDesign_i/dvi2rgb_0/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y78        FDPE (Prop_fdpe_C_Q)         0.419    -1.930 f  mainBlockDesign_i/dvi2rgb_0/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=8, routed)           0.503    -1.427    mainBlockDesign_i/dvi2rgb_0/U0/TMDS_ClockingX/rLockLostRst
    SLICE_X113Y77        FDPE                                         f  mainBlockDesign_i/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mainBlockDesign_clk_wiz_0_0 rise edge)
                                                      5.000     5.000 r  
    K17                                               0.000     5.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     5.000    mainBlockDesign_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404     6.404 r  mainBlockDesign_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     7.585    mainBlockDesign_i/clk_wiz_0/inst/clk_in1_mainBlockDesign_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.346    -0.761 r  mainBlockDesign_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.007     1.246    mainBlockDesign_i/clk_wiz_0/inst/clk_out1_mainBlockDesign_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.337 r  mainBlockDesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=166, routed)         1.672     3.009    mainBlockDesign_i/dvi2rgb_0/U0/TMDS_ClockingX/RefClk
    SLICE_X113Y77        FDPE                                         r  mainBlockDesign_i/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[1]/C
                         clock pessimism             -0.383     2.626    
                         clock uncertainty           -0.065     2.561    
    SLICE_X113Y77        FDPE (Recov_fdpe_C_PRE)     -0.534     2.027    mainBlockDesign_i/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[1]
  -------------------------------------------------------------------
                         required time                          2.027    
                         arrival time                           1.427    
  -------------------------------------------------------------------
                         slack                                  3.454    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.425ns  (arrival time - required time)
  Source:                 mainBlockDesign_i/dvi2rgb_0/U0/TMDS_ClockingX/RdyLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_mainBlockDesign_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            mainBlockDesign_i/dvi2rgb_0/U0/TMDS_ClockingX/aLocked_reg/CLR
                            (removal check against rising-edge clock clk_out1_mainBlockDesign_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_mainBlockDesign_clk_wiz_0_0 rise@0.000ns - clk_out1_mainBlockDesign_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.293ns  (logic 0.128ns (43.640%)  route 0.165ns (56.360%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.294ns
    Source Clock Delay      (SCD):    -0.526ns
    Clock Pessimism Removal (CPR):    0.217ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mainBlockDesign_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    mainBlockDesign_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  mainBlockDesign_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    mainBlockDesign_i/clk_wiz_0/inst/clk_in1_mainBlockDesign_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.576    -1.893 r  mainBlockDesign_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.711    -1.181    mainBlockDesign_i/clk_wiz_0/inst/clk_out1_mainBlockDesign_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.155 r  mainBlockDesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=166, routed)         0.630    -0.526    mainBlockDesign_i/dvi2rgb_0/U0/TMDS_ClockingX/RdyLostReset/SyncAsyncx/RefClk
    SLICE_X113Y82        FDPE                                         r  mainBlockDesign_i/dvi2rgb_0/U0/TMDS_ClockingX/RdyLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y82        FDPE (Prop_fdpe_C_Q)         0.128    -0.398 f  mainBlockDesign_i/dvi2rgb_0/U0/TMDS_ClockingX/RdyLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=1, routed)           0.165    -0.232    mainBlockDesign_i/dvi2rgb_0/U0/TMDS_ClockingX/rRdyRst
    SLICE_X111Y82        FDCE                                         f  mainBlockDesign_i/dvi2rgb_0/U0/TMDS_ClockingX/aLocked_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mainBlockDesign_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    mainBlockDesign_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  mainBlockDesign_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.912    mainBlockDesign_i/clk_wiz_0/inst/clk_in1_mainBlockDesign_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.903    -1.991 r  mainBlockDesign_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.768    -1.223    mainBlockDesign_i/clk_wiz_0/inst/clk_out1_mainBlockDesign_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.194 r  mainBlockDesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=166, routed)         0.900    -0.294    mainBlockDesign_i/dvi2rgb_0/U0/TMDS_ClockingX/RefClk
    SLICE_X111Y82        FDCE                                         r  mainBlockDesign_i/dvi2rgb_0/U0/TMDS_ClockingX/aLocked_reg/C
                         clock pessimism             -0.217    -0.512    
    SLICE_X111Y82        FDCE (Remov_fdce_C_CLR)     -0.146    -0.658    mainBlockDesign_i/dvi2rgb_0/U0/TMDS_ClockingX/aLocked_reg
  -------------------------------------------------------------------
                         required time                          0.658    
                         arrival time                          -0.232    
  -------------------------------------------------------------------
                         slack                                  0.425    

Slack (MET) :             0.461ns  (arrival time - required time)
  Source:                 mainBlockDesign_i/dvi2rgb_0/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_mainBlockDesign_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            mainBlockDesign_i/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[0]/PRE
                            (removal check against rising-edge clock clk_out1_mainBlockDesign_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_mainBlockDesign_clk_wiz_0_0 rise@0.000ns - clk_out1_mainBlockDesign_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.325ns  (logic 0.128ns (39.357%)  route 0.197ns (60.643%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.299ns
    Source Clock Delay      (SCD):    -0.530ns
    Clock Pessimism Removal (CPR):    0.217ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mainBlockDesign_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    mainBlockDesign_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  mainBlockDesign_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    mainBlockDesign_i/clk_wiz_0/inst/clk_in1_mainBlockDesign_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.576    -1.893 r  mainBlockDesign_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.711    -1.181    mainBlockDesign_i/clk_wiz_0/inst/clk_out1_mainBlockDesign_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.155 r  mainBlockDesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=166, routed)         0.626    -0.530    mainBlockDesign_i/dvi2rgb_0/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/RefClk
    SLICE_X113Y78        FDPE                                         r  mainBlockDesign_i/dvi2rgb_0/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y78        FDPE (Prop_fdpe_C_Q)         0.128    -0.402 f  mainBlockDesign_i/dvi2rgb_0/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=8, routed)           0.197    -0.204    mainBlockDesign_i/dvi2rgb_0/U0/TMDS_ClockingX/rLockLostRst
    SLICE_X113Y77        FDPE                                         f  mainBlockDesign_i/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mainBlockDesign_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    mainBlockDesign_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  mainBlockDesign_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.912    mainBlockDesign_i/clk_wiz_0/inst/clk_in1_mainBlockDesign_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.903    -1.991 r  mainBlockDesign_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.768    -1.223    mainBlockDesign_i/clk_wiz_0/inst/clk_out1_mainBlockDesign_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.194 r  mainBlockDesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=166, routed)         0.895    -0.299    mainBlockDesign_i/dvi2rgb_0/U0/TMDS_ClockingX/RefClk
    SLICE_X113Y77        FDPE                                         r  mainBlockDesign_i/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[0]/C
                         clock pessimism             -0.217    -0.517    
    SLICE_X113Y77        FDPE (Remov_fdpe_C_PRE)     -0.149    -0.666    mainBlockDesign_i/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[0]
  -------------------------------------------------------------------
                         required time                          0.666    
                         arrival time                          -0.204    
  -------------------------------------------------------------------
                         slack                                  0.461    

Slack (MET) :             0.461ns  (arrival time - required time)
  Source:                 mainBlockDesign_i/dvi2rgb_0/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_mainBlockDesign_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            mainBlockDesign_i/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[1]/PRE
                            (removal check against rising-edge clock clk_out1_mainBlockDesign_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_mainBlockDesign_clk_wiz_0_0 rise@0.000ns - clk_out1_mainBlockDesign_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.325ns  (logic 0.128ns (39.357%)  route 0.197ns (60.643%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.299ns
    Source Clock Delay      (SCD):    -0.530ns
    Clock Pessimism Removal (CPR):    0.217ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mainBlockDesign_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    mainBlockDesign_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  mainBlockDesign_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    mainBlockDesign_i/clk_wiz_0/inst/clk_in1_mainBlockDesign_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.576    -1.893 r  mainBlockDesign_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.711    -1.181    mainBlockDesign_i/clk_wiz_0/inst/clk_out1_mainBlockDesign_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.155 r  mainBlockDesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=166, routed)         0.626    -0.530    mainBlockDesign_i/dvi2rgb_0/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/RefClk
    SLICE_X113Y78        FDPE                                         r  mainBlockDesign_i/dvi2rgb_0/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y78        FDPE (Prop_fdpe_C_Q)         0.128    -0.402 f  mainBlockDesign_i/dvi2rgb_0/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=8, routed)           0.197    -0.204    mainBlockDesign_i/dvi2rgb_0/U0/TMDS_ClockingX/rLockLostRst
    SLICE_X113Y77        FDPE                                         f  mainBlockDesign_i/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mainBlockDesign_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    mainBlockDesign_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  mainBlockDesign_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.912    mainBlockDesign_i/clk_wiz_0/inst/clk_in1_mainBlockDesign_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.903    -1.991 r  mainBlockDesign_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.768    -1.223    mainBlockDesign_i/clk_wiz_0/inst/clk_out1_mainBlockDesign_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.194 r  mainBlockDesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=166, routed)         0.895    -0.299    mainBlockDesign_i/dvi2rgb_0/U0/TMDS_ClockingX/RefClk
    SLICE_X113Y77        FDPE                                         r  mainBlockDesign_i/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[1]/C
                         clock pessimism             -0.217    -0.517    
    SLICE_X113Y77        FDPE (Remov_fdpe_C_PRE)     -0.149    -0.666    mainBlockDesign_i/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[1]
  -------------------------------------------------------------------
                         required time                          0.666    
                         arrival time                          -0.204    
  -------------------------------------------------------------------
                         slack                                  0.461    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out1_mainBlockDesign_clk_wiz_0_0_1
  To Clock:  clk_out1_mainBlockDesign_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack        3.410ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.360ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.410ns  (required time - arrival time)
  Source:                 mainBlockDesign_i/dvi2rgb_0/U0/TMDS_ClockingX/RdyLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_mainBlockDesign_clk_wiz_0_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            mainBlockDesign_i/dvi2rgb_0/U0/TMDS_ClockingX/aLocked_reg/CLR
                            (recovery check against rising-edge clock clk_out1_mainBlockDesign_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_mainBlockDesign_clk_wiz_0_0 rise@5.000ns - clk_out1_mainBlockDesign_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.921ns  (logic 0.419ns (45.479%)  route 0.502ns (54.521%))
  Logic Levels:           0  
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.985ns = ( 3.015 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.344ns
    Clock Pessimism Removal (CPR):    -0.383ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mainBlockDesign_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    mainBlockDesign_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  mainBlockDesign_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.781    mainBlockDesign_i/clk_wiz_0/inst/clk_in1_mainBlockDesign_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -9.282    -6.501 r  mainBlockDesign_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.200    -4.301    mainBlockDesign_i/clk_wiz_0/inst/clk_out1_mainBlockDesign_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -4.200 r  mainBlockDesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=166, routed)         1.856    -2.344    mainBlockDesign_i/dvi2rgb_0/U0/TMDS_ClockingX/RdyLostReset/SyncAsyncx/RefClk
    SLICE_X113Y82        FDPE                                         r  mainBlockDesign_i/dvi2rgb_0/U0/TMDS_ClockingX/RdyLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y82        FDPE (Prop_fdpe_C_Q)         0.419    -1.925 f  mainBlockDesign_i/dvi2rgb_0/U0/TMDS_ClockingX/RdyLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=1, routed)           0.502    -1.423    mainBlockDesign_i/dvi2rgb_0/U0/TMDS_ClockingX/rRdyRst
    SLICE_X111Y82        FDCE                                         f  mainBlockDesign_i/dvi2rgb_0/U0/TMDS_ClockingX/aLocked_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mainBlockDesign_clk_wiz_0_0 rise edge)
                                                      5.000     5.000 r  
    K17                                               0.000     5.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     5.000    mainBlockDesign_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404     6.404 r  mainBlockDesign_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     7.585    mainBlockDesign_i/clk_wiz_0/inst/clk_in1_mainBlockDesign_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.346    -0.761 r  mainBlockDesign_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.007     1.246    mainBlockDesign_i/clk_wiz_0/inst/clk_out1_mainBlockDesign_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.337 r  mainBlockDesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=166, routed)         1.678     3.015    mainBlockDesign_i/dvi2rgb_0/U0/TMDS_ClockingX/RefClk
    SLICE_X111Y82        FDCE                                         r  mainBlockDesign_i/dvi2rgb_0/U0/TMDS_ClockingX/aLocked_reg/C
                         clock pessimism             -0.383     2.632    
                         clock uncertainty           -0.065     2.567    
    SLICE_X111Y82        FDCE (Recov_fdce_C_CLR)     -0.580     1.987    mainBlockDesign_i/dvi2rgb_0/U0/TMDS_ClockingX/aLocked_reg
  -------------------------------------------------------------------
                         required time                          1.987    
                         arrival time                           1.423    
  -------------------------------------------------------------------
                         slack                                  3.410    

Slack (MET) :             3.454ns  (required time - arrival time)
  Source:                 mainBlockDesign_i/dvi2rgb_0/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_mainBlockDesign_clk_wiz_0_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            mainBlockDesign_i/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[0]/PRE
                            (recovery check against rising-edge clock clk_out1_mainBlockDesign_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_mainBlockDesign_clk_wiz_0_0 rise@5.000ns - clk_out1_mainBlockDesign_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.922ns  (logic 0.419ns (45.434%)  route 0.503ns (54.566%))
  Logic Levels:           0  
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.991ns = ( 3.009 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.349ns
    Clock Pessimism Removal (CPR):    -0.383ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mainBlockDesign_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    mainBlockDesign_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  mainBlockDesign_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.781    mainBlockDesign_i/clk_wiz_0/inst/clk_in1_mainBlockDesign_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -9.282    -6.501 r  mainBlockDesign_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.200    -4.301    mainBlockDesign_i/clk_wiz_0/inst/clk_out1_mainBlockDesign_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -4.200 r  mainBlockDesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=166, routed)         1.851    -2.349    mainBlockDesign_i/dvi2rgb_0/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/RefClk
    SLICE_X113Y78        FDPE                                         r  mainBlockDesign_i/dvi2rgb_0/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y78        FDPE (Prop_fdpe_C_Q)         0.419    -1.930 f  mainBlockDesign_i/dvi2rgb_0/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=8, routed)           0.503    -1.427    mainBlockDesign_i/dvi2rgb_0/U0/TMDS_ClockingX/rLockLostRst
    SLICE_X113Y77        FDPE                                         f  mainBlockDesign_i/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mainBlockDesign_clk_wiz_0_0 rise edge)
                                                      5.000     5.000 r  
    K17                                               0.000     5.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     5.000    mainBlockDesign_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404     6.404 r  mainBlockDesign_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     7.585    mainBlockDesign_i/clk_wiz_0/inst/clk_in1_mainBlockDesign_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.346    -0.761 r  mainBlockDesign_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.007     1.246    mainBlockDesign_i/clk_wiz_0/inst/clk_out1_mainBlockDesign_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.337 r  mainBlockDesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=166, routed)         1.672     3.009    mainBlockDesign_i/dvi2rgb_0/U0/TMDS_ClockingX/RefClk
    SLICE_X113Y77        FDPE                                         r  mainBlockDesign_i/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[0]/C
                         clock pessimism             -0.383     2.626    
                         clock uncertainty           -0.065     2.561    
    SLICE_X113Y77        FDPE (Recov_fdpe_C_PRE)     -0.534     2.027    mainBlockDesign_i/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[0]
  -------------------------------------------------------------------
                         required time                          2.027    
                         arrival time                           1.427    
  -------------------------------------------------------------------
                         slack                                  3.454    

Slack (MET) :             3.454ns  (required time - arrival time)
  Source:                 mainBlockDesign_i/dvi2rgb_0/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_mainBlockDesign_clk_wiz_0_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            mainBlockDesign_i/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[1]/PRE
                            (recovery check against rising-edge clock clk_out1_mainBlockDesign_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_mainBlockDesign_clk_wiz_0_0 rise@5.000ns - clk_out1_mainBlockDesign_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.922ns  (logic 0.419ns (45.434%)  route 0.503ns (54.566%))
  Logic Levels:           0  
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.991ns = ( 3.009 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.349ns
    Clock Pessimism Removal (CPR):    -0.383ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mainBlockDesign_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    mainBlockDesign_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  mainBlockDesign_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.781    mainBlockDesign_i/clk_wiz_0/inst/clk_in1_mainBlockDesign_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -9.282    -6.501 r  mainBlockDesign_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.200    -4.301    mainBlockDesign_i/clk_wiz_0/inst/clk_out1_mainBlockDesign_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -4.200 r  mainBlockDesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=166, routed)         1.851    -2.349    mainBlockDesign_i/dvi2rgb_0/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/RefClk
    SLICE_X113Y78        FDPE                                         r  mainBlockDesign_i/dvi2rgb_0/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y78        FDPE (Prop_fdpe_C_Q)         0.419    -1.930 f  mainBlockDesign_i/dvi2rgb_0/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=8, routed)           0.503    -1.427    mainBlockDesign_i/dvi2rgb_0/U0/TMDS_ClockingX/rLockLostRst
    SLICE_X113Y77        FDPE                                         f  mainBlockDesign_i/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mainBlockDesign_clk_wiz_0_0 rise edge)
                                                      5.000     5.000 r  
    K17                                               0.000     5.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     5.000    mainBlockDesign_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404     6.404 r  mainBlockDesign_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     7.585    mainBlockDesign_i/clk_wiz_0/inst/clk_in1_mainBlockDesign_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.346    -0.761 r  mainBlockDesign_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.007     1.246    mainBlockDesign_i/clk_wiz_0/inst/clk_out1_mainBlockDesign_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.337 r  mainBlockDesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=166, routed)         1.672     3.009    mainBlockDesign_i/dvi2rgb_0/U0/TMDS_ClockingX/RefClk
    SLICE_X113Y77        FDPE                                         r  mainBlockDesign_i/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[1]/C
                         clock pessimism             -0.383     2.626    
                         clock uncertainty           -0.065     2.561    
    SLICE_X113Y77        FDPE (Recov_fdpe_C_PRE)     -0.534     2.027    mainBlockDesign_i/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[1]
  -------------------------------------------------------------------
                         required time                          2.027    
                         arrival time                           1.427    
  -------------------------------------------------------------------
                         slack                                  3.454    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.360ns  (arrival time - required time)
  Source:                 mainBlockDesign_i/dvi2rgb_0/U0/TMDS_ClockingX/RdyLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_mainBlockDesign_clk_wiz_0_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            mainBlockDesign_i/dvi2rgb_0/U0/TMDS_ClockingX/aLocked_reg/CLR
                            (removal check against rising-edge clock clk_out1_mainBlockDesign_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_mainBlockDesign_clk_wiz_0_0 rise@0.000ns - clk_out1_mainBlockDesign_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.293ns  (logic 0.128ns (43.640%)  route 0.165ns (56.360%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.294ns
    Source Clock Delay      (SCD):    -0.526ns
    Clock Pessimism Removal (CPR):    0.217ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mainBlockDesign_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    mainBlockDesign_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  mainBlockDesign_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    mainBlockDesign_i/clk_wiz_0/inst/clk_in1_mainBlockDesign_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.576    -1.893 r  mainBlockDesign_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.711    -1.181    mainBlockDesign_i/clk_wiz_0/inst/clk_out1_mainBlockDesign_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.155 r  mainBlockDesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=166, routed)         0.630    -0.526    mainBlockDesign_i/dvi2rgb_0/U0/TMDS_ClockingX/RdyLostReset/SyncAsyncx/RefClk
    SLICE_X113Y82        FDPE                                         r  mainBlockDesign_i/dvi2rgb_0/U0/TMDS_ClockingX/RdyLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y82        FDPE (Prop_fdpe_C_Q)         0.128    -0.398 f  mainBlockDesign_i/dvi2rgb_0/U0/TMDS_ClockingX/RdyLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=1, routed)           0.165    -0.232    mainBlockDesign_i/dvi2rgb_0/U0/TMDS_ClockingX/rRdyRst
    SLICE_X111Y82        FDCE                                         f  mainBlockDesign_i/dvi2rgb_0/U0/TMDS_ClockingX/aLocked_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mainBlockDesign_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    mainBlockDesign_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  mainBlockDesign_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.912    mainBlockDesign_i/clk_wiz_0/inst/clk_in1_mainBlockDesign_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.903    -1.991 r  mainBlockDesign_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.768    -1.223    mainBlockDesign_i/clk_wiz_0/inst/clk_out1_mainBlockDesign_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.194 r  mainBlockDesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=166, routed)         0.900    -0.294    mainBlockDesign_i/dvi2rgb_0/U0/TMDS_ClockingX/RefClk
    SLICE_X111Y82        FDCE                                         r  mainBlockDesign_i/dvi2rgb_0/U0/TMDS_ClockingX/aLocked_reg/C
                         clock pessimism             -0.217    -0.512    
                         clock uncertainty            0.065    -0.446    
    SLICE_X111Y82        FDCE (Remov_fdce_C_CLR)     -0.146    -0.592    mainBlockDesign_i/dvi2rgb_0/U0/TMDS_ClockingX/aLocked_reg
  -------------------------------------------------------------------
                         required time                          0.592    
                         arrival time                          -0.232    
  -------------------------------------------------------------------
                         slack                                  0.360    

Slack (MET) :             0.396ns  (arrival time - required time)
  Source:                 mainBlockDesign_i/dvi2rgb_0/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_mainBlockDesign_clk_wiz_0_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            mainBlockDesign_i/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[0]/PRE
                            (removal check against rising-edge clock clk_out1_mainBlockDesign_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_mainBlockDesign_clk_wiz_0_0 rise@0.000ns - clk_out1_mainBlockDesign_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.325ns  (logic 0.128ns (39.357%)  route 0.197ns (60.643%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.299ns
    Source Clock Delay      (SCD):    -0.530ns
    Clock Pessimism Removal (CPR):    0.217ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mainBlockDesign_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    mainBlockDesign_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  mainBlockDesign_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    mainBlockDesign_i/clk_wiz_0/inst/clk_in1_mainBlockDesign_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.576    -1.893 r  mainBlockDesign_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.711    -1.181    mainBlockDesign_i/clk_wiz_0/inst/clk_out1_mainBlockDesign_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.155 r  mainBlockDesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=166, routed)         0.626    -0.530    mainBlockDesign_i/dvi2rgb_0/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/RefClk
    SLICE_X113Y78        FDPE                                         r  mainBlockDesign_i/dvi2rgb_0/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y78        FDPE (Prop_fdpe_C_Q)         0.128    -0.402 f  mainBlockDesign_i/dvi2rgb_0/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=8, routed)           0.197    -0.204    mainBlockDesign_i/dvi2rgb_0/U0/TMDS_ClockingX/rLockLostRst
    SLICE_X113Y77        FDPE                                         f  mainBlockDesign_i/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mainBlockDesign_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    mainBlockDesign_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  mainBlockDesign_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.912    mainBlockDesign_i/clk_wiz_0/inst/clk_in1_mainBlockDesign_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.903    -1.991 r  mainBlockDesign_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.768    -1.223    mainBlockDesign_i/clk_wiz_0/inst/clk_out1_mainBlockDesign_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.194 r  mainBlockDesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=166, routed)         0.895    -0.299    mainBlockDesign_i/dvi2rgb_0/U0/TMDS_ClockingX/RefClk
    SLICE_X113Y77        FDPE                                         r  mainBlockDesign_i/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[0]/C
                         clock pessimism             -0.217    -0.517    
                         clock uncertainty            0.065    -0.451    
    SLICE_X113Y77        FDPE (Remov_fdpe_C_PRE)     -0.149    -0.600    mainBlockDesign_i/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[0]
  -------------------------------------------------------------------
                         required time                          0.600    
                         arrival time                          -0.204    
  -------------------------------------------------------------------
                         slack                                  0.396    

Slack (MET) :             0.396ns  (arrival time - required time)
  Source:                 mainBlockDesign_i/dvi2rgb_0/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_mainBlockDesign_clk_wiz_0_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            mainBlockDesign_i/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[1]/PRE
                            (removal check against rising-edge clock clk_out1_mainBlockDesign_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_mainBlockDesign_clk_wiz_0_0 rise@0.000ns - clk_out1_mainBlockDesign_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.325ns  (logic 0.128ns (39.357%)  route 0.197ns (60.643%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.299ns
    Source Clock Delay      (SCD):    -0.530ns
    Clock Pessimism Removal (CPR):    0.217ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mainBlockDesign_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    mainBlockDesign_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  mainBlockDesign_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    mainBlockDesign_i/clk_wiz_0/inst/clk_in1_mainBlockDesign_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.576    -1.893 r  mainBlockDesign_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.711    -1.181    mainBlockDesign_i/clk_wiz_0/inst/clk_out1_mainBlockDesign_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.155 r  mainBlockDesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=166, routed)         0.626    -0.530    mainBlockDesign_i/dvi2rgb_0/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/RefClk
    SLICE_X113Y78        FDPE                                         r  mainBlockDesign_i/dvi2rgb_0/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y78        FDPE (Prop_fdpe_C_Q)         0.128    -0.402 f  mainBlockDesign_i/dvi2rgb_0/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=8, routed)           0.197    -0.204    mainBlockDesign_i/dvi2rgb_0/U0/TMDS_ClockingX/rLockLostRst
    SLICE_X113Y77        FDPE                                         f  mainBlockDesign_i/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mainBlockDesign_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    mainBlockDesign_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  mainBlockDesign_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.912    mainBlockDesign_i/clk_wiz_0/inst/clk_in1_mainBlockDesign_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.903    -1.991 r  mainBlockDesign_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.768    -1.223    mainBlockDesign_i/clk_wiz_0/inst/clk_out1_mainBlockDesign_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.194 r  mainBlockDesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=166, routed)         0.895    -0.299    mainBlockDesign_i/dvi2rgb_0/U0/TMDS_ClockingX/RefClk
    SLICE_X113Y77        FDPE                                         r  mainBlockDesign_i/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[1]/C
                         clock pessimism             -0.217    -0.517    
                         clock uncertainty            0.065    -0.451    
    SLICE_X113Y77        FDPE (Remov_fdpe_C_PRE)     -0.149    -0.600    mainBlockDesign_i/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[1]
  -------------------------------------------------------------------
                         required time                          0.600    
                         arrival time                          -0.204    
  -------------------------------------------------------------------
                         slack                                  0.396    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out1_mainBlockDesign_clk_wiz_0_0
  To Clock:  clk_out1_mainBlockDesign_clk_wiz_0_0_1

Setup :            0  Failing Endpoints,  Worst Slack        3.410ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.360ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.410ns  (required time - arrival time)
  Source:                 mainBlockDesign_i/dvi2rgb_0/U0/TMDS_ClockingX/RdyLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_mainBlockDesign_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            mainBlockDesign_i/dvi2rgb_0/U0/TMDS_ClockingX/aLocked_reg/CLR
                            (recovery check against rising-edge clock clk_out1_mainBlockDesign_clk_wiz_0_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_mainBlockDesign_clk_wiz_0_0_1 rise@5.000ns - clk_out1_mainBlockDesign_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.921ns  (logic 0.419ns (45.479%)  route 0.502ns (54.521%))
  Logic Levels:           0  
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.985ns = ( 3.015 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.344ns
    Clock Pessimism Removal (CPR):    -0.383ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mainBlockDesign_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    mainBlockDesign_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  mainBlockDesign_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.781    mainBlockDesign_i/clk_wiz_0/inst/clk_in1_mainBlockDesign_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -9.282    -6.501 r  mainBlockDesign_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.200    -4.301    mainBlockDesign_i/clk_wiz_0/inst/clk_out1_mainBlockDesign_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -4.200 r  mainBlockDesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=166, routed)         1.856    -2.344    mainBlockDesign_i/dvi2rgb_0/U0/TMDS_ClockingX/RdyLostReset/SyncAsyncx/RefClk
    SLICE_X113Y82        FDPE                                         r  mainBlockDesign_i/dvi2rgb_0/U0/TMDS_ClockingX/RdyLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y82        FDPE (Prop_fdpe_C_Q)         0.419    -1.925 f  mainBlockDesign_i/dvi2rgb_0/U0/TMDS_ClockingX/RdyLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=1, routed)           0.502    -1.423    mainBlockDesign_i/dvi2rgb_0/U0/TMDS_ClockingX/rRdyRst
    SLICE_X111Y82        FDCE                                         f  mainBlockDesign_i/dvi2rgb_0/U0/TMDS_ClockingX/aLocked_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mainBlockDesign_clk_wiz_0_0_1 rise edge)
                                                      5.000     5.000 r  
    K17                                               0.000     5.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     5.000    mainBlockDesign_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404     6.404 r  mainBlockDesign_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     7.585    mainBlockDesign_i/clk_wiz_0/inst/clk_in1_mainBlockDesign_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.346    -0.761 r  mainBlockDesign_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.007     1.246    mainBlockDesign_i/clk_wiz_0/inst/clk_out1_mainBlockDesign_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.337 r  mainBlockDesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=166, routed)         1.678     3.015    mainBlockDesign_i/dvi2rgb_0/U0/TMDS_ClockingX/RefClk
    SLICE_X111Y82        FDCE                                         r  mainBlockDesign_i/dvi2rgb_0/U0/TMDS_ClockingX/aLocked_reg/C
                         clock pessimism             -0.383     2.632    
                         clock uncertainty           -0.065     2.567    
    SLICE_X111Y82        FDCE (Recov_fdce_C_CLR)     -0.580     1.987    mainBlockDesign_i/dvi2rgb_0/U0/TMDS_ClockingX/aLocked_reg
  -------------------------------------------------------------------
                         required time                          1.987    
                         arrival time                           1.423    
  -------------------------------------------------------------------
                         slack                                  3.410    

Slack (MET) :             3.454ns  (required time - arrival time)
  Source:                 mainBlockDesign_i/dvi2rgb_0/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_mainBlockDesign_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            mainBlockDesign_i/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[0]/PRE
                            (recovery check against rising-edge clock clk_out1_mainBlockDesign_clk_wiz_0_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_mainBlockDesign_clk_wiz_0_0_1 rise@5.000ns - clk_out1_mainBlockDesign_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.922ns  (logic 0.419ns (45.434%)  route 0.503ns (54.566%))
  Logic Levels:           0  
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.991ns = ( 3.009 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.349ns
    Clock Pessimism Removal (CPR):    -0.383ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mainBlockDesign_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    mainBlockDesign_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  mainBlockDesign_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.781    mainBlockDesign_i/clk_wiz_0/inst/clk_in1_mainBlockDesign_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -9.282    -6.501 r  mainBlockDesign_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.200    -4.301    mainBlockDesign_i/clk_wiz_0/inst/clk_out1_mainBlockDesign_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -4.200 r  mainBlockDesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=166, routed)         1.851    -2.349    mainBlockDesign_i/dvi2rgb_0/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/RefClk
    SLICE_X113Y78        FDPE                                         r  mainBlockDesign_i/dvi2rgb_0/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y78        FDPE (Prop_fdpe_C_Q)         0.419    -1.930 f  mainBlockDesign_i/dvi2rgb_0/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=8, routed)           0.503    -1.427    mainBlockDesign_i/dvi2rgb_0/U0/TMDS_ClockingX/rLockLostRst
    SLICE_X113Y77        FDPE                                         f  mainBlockDesign_i/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mainBlockDesign_clk_wiz_0_0_1 rise edge)
                                                      5.000     5.000 r  
    K17                                               0.000     5.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     5.000    mainBlockDesign_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404     6.404 r  mainBlockDesign_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     7.585    mainBlockDesign_i/clk_wiz_0/inst/clk_in1_mainBlockDesign_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.346    -0.761 r  mainBlockDesign_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.007     1.246    mainBlockDesign_i/clk_wiz_0/inst/clk_out1_mainBlockDesign_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.337 r  mainBlockDesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=166, routed)         1.672     3.009    mainBlockDesign_i/dvi2rgb_0/U0/TMDS_ClockingX/RefClk
    SLICE_X113Y77        FDPE                                         r  mainBlockDesign_i/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[0]/C
                         clock pessimism             -0.383     2.626    
                         clock uncertainty           -0.065     2.561    
    SLICE_X113Y77        FDPE (Recov_fdpe_C_PRE)     -0.534     2.027    mainBlockDesign_i/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[0]
  -------------------------------------------------------------------
                         required time                          2.027    
                         arrival time                           1.427    
  -------------------------------------------------------------------
                         slack                                  3.454    

Slack (MET) :             3.454ns  (required time - arrival time)
  Source:                 mainBlockDesign_i/dvi2rgb_0/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_mainBlockDesign_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            mainBlockDesign_i/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[1]/PRE
                            (recovery check against rising-edge clock clk_out1_mainBlockDesign_clk_wiz_0_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_mainBlockDesign_clk_wiz_0_0_1 rise@5.000ns - clk_out1_mainBlockDesign_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.922ns  (logic 0.419ns (45.434%)  route 0.503ns (54.566%))
  Logic Levels:           0  
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.991ns = ( 3.009 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.349ns
    Clock Pessimism Removal (CPR):    -0.383ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mainBlockDesign_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    mainBlockDesign_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  mainBlockDesign_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.781    mainBlockDesign_i/clk_wiz_0/inst/clk_in1_mainBlockDesign_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -9.282    -6.501 r  mainBlockDesign_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.200    -4.301    mainBlockDesign_i/clk_wiz_0/inst/clk_out1_mainBlockDesign_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -4.200 r  mainBlockDesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=166, routed)         1.851    -2.349    mainBlockDesign_i/dvi2rgb_0/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/RefClk
    SLICE_X113Y78        FDPE                                         r  mainBlockDesign_i/dvi2rgb_0/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y78        FDPE (Prop_fdpe_C_Q)         0.419    -1.930 f  mainBlockDesign_i/dvi2rgb_0/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=8, routed)           0.503    -1.427    mainBlockDesign_i/dvi2rgb_0/U0/TMDS_ClockingX/rLockLostRst
    SLICE_X113Y77        FDPE                                         f  mainBlockDesign_i/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mainBlockDesign_clk_wiz_0_0_1 rise edge)
                                                      5.000     5.000 r  
    K17                                               0.000     5.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     5.000    mainBlockDesign_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404     6.404 r  mainBlockDesign_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     7.585    mainBlockDesign_i/clk_wiz_0/inst/clk_in1_mainBlockDesign_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.346    -0.761 r  mainBlockDesign_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.007     1.246    mainBlockDesign_i/clk_wiz_0/inst/clk_out1_mainBlockDesign_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.337 r  mainBlockDesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=166, routed)         1.672     3.009    mainBlockDesign_i/dvi2rgb_0/U0/TMDS_ClockingX/RefClk
    SLICE_X113Y77        FDPE                                         r  mainBlockDesign_i/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[1]/C
                         clock pessimism             -0.383     2.626    
                         clock uncertainty           -0.065     2.561    
    SLICE_X113Y77        FDPE (Recov_fdpe_C_PRE)     -0.534     2.027    mainBlockDesign_i/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[1]
  -------------------------------------------------------------------
                         required time                          2.027    
                         arrival time                           1.427    
  -------------------------------------------------------------------
                         slack                                  3.454    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.360ns  (arrival time - required time)
  Source:                 mainBlockDesign_i/dvi2rgb_0/U0/TMDS_ClockingX/RdyLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_mainBlockDesign_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            mainBlockDesign_i/dvi2rgb_0/U0/TMDS_ClockingX/aLocked_reg/CLR
                            (removal check against rising-edge clock clk_out1_mainBlockDesign_clk_wiz_0_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_mainBlockDesign_clk_wiz_0_0_1 rise@0.000ns - clk_out1_mainBlockDesign_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.293ns  (logic 0.128ns (43.640%)  route 0.165ns (56.360%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.294ns
    Source Clock Delay      (SCD):    -0.526ns
    Clock Pessimism Removal (CPR):    0.217ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mainBlockDesign_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    mainBlockDesign_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  mainBlockDesign_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    mainBlockDesign_i/clk_wiz_0/inst/clk_in1_mainBlockDesign_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.576    -1.893 r  mainBlockDesign_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.711    -1.181    mainBlockDesign_i/clk_wiz_0/inst/clk_out1_mainBlockDesign_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.155 r  mainBlockDesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=166, routed)         0.630    -0.526    mainBlockDesign_i/dvi2rgb_0/U0/TMDS_ClockingX/RdyLostReset/SyncAsyncx/RefClk
    SLICE_X113Y82        FDPE                                         r  mainBlockDesign_i/dvi2rgb_0/U0/TMDS_ClockingX/RdyLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y82        FDPE (Prop_fdpe_C_Q)         0.128    -0.398 f  mainBlockDesign_i/dvi2rgb_0/U0/TMDS_ClockingX/RdyLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=1, routed)           0.165    -0.232    mainBlockDesign_i/dvi2rgb_0/U0/TMDS_ClockingX/rRdyRst
    SLICE_X111Y82        FDCE                                         f  mainBlockDesign_i/dvi2rgb_0/U0/TMDS_ClockingX/aLocked_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mainBlockDesign_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    mainBlockDesign_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  mainBlockDesign_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.912    mainBlockDesign_i/clk_wiz_0/inst/clk_in1_mainBlockDesign_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.903    -1.991 r  mainBlockDesign_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.768    -1.223    mainBlockDesign_i/clk_wiz_0/inst/clk_out1_mainBlockDesign_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.194 r  mainBlockDesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=166, routed)         0.900    -0.294    mainBlockDesign_i/dvi2rgb_0/U0/TMDS_ClockingX/RefClk
    SLICE_X111Y82        FDCE                                         r  mainBlockDesign_i/dvi2rgb_0/U0/TMDS_ClockingX/aLocked_reg/C
                         clock pessimism             -0.217    -0.512    
                         clock uncertainty            0.065    -0.446    
    SLICE_X111Y82        FDCE (Remov_fdce_C_CLR)     -0.146    -0.592    mainBlockDesign_i/dvi2rgb_0/U0/TMDS_ClockingX/aLocked_reg
  -------------------------------------------------------------------
                         required time                          0.592    
                         arrival time                          -0.232    
  -------------------------------------------------------------------
                         slack                                  0.360    

Slack (MET) :             0.396ns  (arrival time - required time)
  Source:                 mainBlockDesign_i/dvi2rgb_0/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_mainBlockDesign_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            mainBlockDesign_i/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[0]/PRE
                            (removal check against rising-edge clock clk_out1_mainBlockDesign_clk_wiz_0_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_mainBlockDesign_clk_wiz_0_0_1 rise@0.000ns - clk_out1_mainBlockDesign_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.325ns  (logic 0.128ns (39.357%)  route 0.197ns (60.643%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.299ns
    Source Clock Delay      (SCD):    -0.530ns
    Clock Pessimism Removal (CPR):    0.217ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mainBlockDesign_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    mainBlockDesign_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  mainBlockDesign_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    mainBlockDesign_i/clk_wiz_0/inst/clk_in1_mainBlockDesign_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.576    -1.893 r  mainBlockDesign_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.711    -1.181    mainBlockDesign_i/clk_wiz_0/inst/clk_out1_mainBlockDesign_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.155 r  mainBlockDesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=166, routed)         0.626    -0.530    mainBlockDesign_i/dvi2rgb_0/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/RefClk
    SLICE_X113Y78        FDPE                                         r  mainBlockDesign_i/dvi2rgb_0/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y78        FDPE (Prop_fdpe_C_Q)         0.128    -0.402 f  mainBlockDesign_i/dvi2rgb_0/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=8, routed)           0.197    -0.204    mainBlockDesign_i/dvi2rgb_0/U0/TMDS_ClockingX/rLockLostRst
    SLICE_X113Y77        FDPE                                         f  mainBlockDesign_i/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mainBlockDesign_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    mainBlockDesign_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  mainBlockDesign_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.912    mainBlockDesign_i/clk_wiz_0/inst/clk_in1_mainBlockDesign_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.903    -1.991 r  mainBlockDesign_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.768    -1.223    mainBlockDesign_i/clk_wiz_0/inst/clk_out1_mainBlockDesign_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.194 r  mainBlockDesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=166, routed)         0.895    -0.299    mainBlockDesign_i/dvi2rgb_0/U0/TMDS_ClockingX/RefClk
    SLICE_X113Y77        FDPE                                         r  mainBlockDesign_i/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[0]/C
                         clock pessimism             -0.217    -0.517    
                         clock uncertainty            0.065    -0.451    
    SLICE_X113Y77        FDPE (Remov_fdpe_C_PRE)     -0.149    -0.600    mainBlockDesign_i/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[0]
  -------------------------------------------------------------------
                         required time                          0.600    
                         arrival time                          -0.204    
  -------------------------------------------------------------------
                         slack                                  0.396    

Slack (MET) :             0.396ns  (arrival time - required time)
  Source:                 mainBlockDesign_i/dvi2rgb_0/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_mainBlockDesign_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            mainBlockDesign_i/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[1]/PRE
                            (removal check against rising-edge clock clk_out1_mainBlockDesign_clk_wiz_0_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_mainBlockDesign_clk_wiz_0_0_1 rise@0.000ns - clk_out1_mainBlockDesign_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.325ns  (logic 0.128ns (39.357%)  route 0.197ns (60.643%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.299ns
    Source Clock Delay      (SCD):    -0.530ns
    Clock Pessimism Removal (CPR):    0.217ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mainBlockDesign_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    mainBlockDesign_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  mainBlockDesign_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    mainBlockDesign_i/clk_wiz_0/inst/clk_in1_mainBlockDesign_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.576    -1.893 r  mainBlockDesign_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.711    -1.181    mainBlockDesign_i/clk_wiz_0/inst/clk_out1_mainBlockDesign_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.155 r  mainBlockDesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=166, routed)         0.626    -0.530    mainBlockDesign_i/dvi2rgb_0/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/RefClk
    SLICE_X113Y78        FDPE                                         r  mainBlockDesign_i/dvi2rgb_0/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y78        FDPE (Prop_fdpe_C_Q)         0.128    -0.402 f  mainBlockDesign_i/dvi2rgb_0/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=8, routed)           0.197    -0.204    mainBlockDesign_i/dvi2rgb_0/U0/TMDS_ClockingX/rLockLostRst
    SLICE_X113Y77        FDPE                                         f  mainBlockDesign_i/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mainBlockDesign_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    mainBlockDesign_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  mainBlockDesign_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.912    mainBlockDesign_i/clk_wiz_0/inst/clk_in1_mainBlockDesign_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.903    -1.991 r  mainBlockDesign_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.768    -1.223    mainBlockDesign_i/clk_wiz_0/inst/clk_out1_mainBlockDesign_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.194 r  mainBlockDesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=166, routed)         0.895    -0.299    mainBlockDesign_i/dvi2rgb_0/U0/TMDS_ClockingX/RefClk
    SLICE_X113Y77        FDPE                                         r  mainBlockDesign_i/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[1]/C
                         clock pessimism             -0.217    -0.517    
                         clock uncertainty            0.065    -0.451    
    SLICE_X113Y77        FDPE (Remov_fdpe_C_PRE)     -0.149    -0.600    mainBlockDesign_i/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[1]
  -------------------------------------------------------------------
                         required time                          0.600    
                         arrival time                          -0.204    
  -------------------------------------------------------------------
                         slack                                  0.396    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out1_mainBlockDesign_clk_wiz_0_0_1
  To Clock:  clk_out1_mainBlockDesign_clk_wiz_0_0_1

Setup :            0  Failing Endpoints,  Worst Slack        3.410ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.425ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.410ns  (required time - arrival time)
  Source:                 mainBlockDesign_i/dvi2rgb_0/U0/TMDS_ClockingX/RdyLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_mainBlockDesign_clk_wiz_0_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            mainBlockDesign_i/dvi2rgb_0/U0/TMDS_ClockingX/aLocked_reg/CLR
                            (recovery check against rising-edge clock clk_out1_mainBlockDesign_clk_wiz_0_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_mainBlockDesign_clk_wiz_0_0_1 rise@5.000ns - clk_out1_mainBlockDesign_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.921ns  (logic 0.419ns (45.479%)  route 0.502ns (54.521%))
  Logic Levels:           0  
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.985ns = ( 3.015 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.344ns
    Clock Pessimism Removal (CPR):    -0.383ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mainBlockDesign_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    mainBlockDesign_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  mainBlockDesign_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.781    mainBlockDesign_i/clk_wiz_0/inst/clk_in1_mainBlockDesign_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -9.282    -6.501 r  mainBlockDesign_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.200    -4.301    mainBlockDesign_i/clk_wiz_0/inst/clk_out1_mainBlockDesign_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -4.200 r  mainBlockDesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=166, routed)         1.856    -2.344    mainBlockDesign_i/dvi2rgb_0/U0/TMDS_ClockingX/RdyLostReset/SyncAsyncx/RefClk
    SLICE_X113Y82        FDPE                                         r  mainBlockDesign_i/dvi2rgb_0/U0/TMDS_ClockingX/RdyLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y82        FDPE (Prop_fdpe_C_Q)         0.419    -1.925 f  mainBlockDesign_i/dvi2rgb_0/U0/TMDS_ClockingX/RdyLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=1, routed)           0.502    -1.423    mainBlockDesign_i/dvi2rgb_0/U0/TMDS_ClockingX/rRdyRst
    SLICE_X111Y82        FDCE                                         f  mainBlockDesign_i/dvi2rgb_0/U0/TMDS_ClockingX/aLocked_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mainBlockDesign_clk_wiz_0_0_1 rise edge)
                                                      5.000     5.000 r  
    K17                                               0.000     5.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     5.000    mainBlockDesign_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404     6.404 r  mainBlockDesign_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     7.585    mainBlockDesign_i/clk_wiz_0/inst/clk_in1_mainBlockDesign_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.346    -0.761 r  mainBlockDesign_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.007     1.246    mainBlockDesign_i/clk_wiz_0/inst/clk_out1_mainBlockDesign_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.337 r  mainBlockDesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=166, routed)         1.678     3.015    mainBlockDesign_i/dvi2rgb_0/U0/TMDS_ClockingX/RefClk
    SLICE_X111Y82        FDCE                                         r  mainBlockDesign_i/dvi2rgb_0/U0/TMDS_ClockingX/aLocked_reg/C
                         clock pessimism             -0.383     2.632    
                         clock uncertainty           -0.065     2.567    
    SLICE_X111Y82        FDCE (Recov_fdce_C_CLR)     -0.580     1.987    mainBlockDesign_i/dvi2rgb_0/U0/TMDS_ClockingX/aLocked_reg
  -------------------------------------------------------------------
                         required time                          1.987    
                         arrival time                           1.423    
  -------------------------------------------------------------------
                         slack                                  3.410    

Slack (MET) :             3.454ns  (required time - arrival time)
  Source:                 mainBlockDesign_i/dvi2rgb_0/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_mainBlockDesign_clk_wiz_0_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            mainBlockDesign_i/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[0]/PRE
                            (recovery check against rising-edge clock clk_out1_mainBlockDesign_clk_wiz_0_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_mainBlockDesign_clk_wiz_0_0_1 rise@5.000ns - clk_out1_mainBlockDesign_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.922ns  (logic 0.419ns (45.434%)  route 0.503ns (54.566%))
  Logic Levels:           0  
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.991ns = ( 3.009 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.349ns
    Clock Pessimism Removal (CPR):    -0.383ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mainBlockDesign_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    mainBlockDesign_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  mainBlockDesign_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.781    mainBlockDesign_i/clk_wiz_0/inst/clk_in1_mainBlockDesign_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -9.282    -6.501 r  mainBlockDesign_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.200    -4.301    mainBlockDesign_i/clk_wiz_0/inst/clk_out1_mainBlockDesign_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -4.200 r  mainBlockDesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=166, routed)         1.851    -2.349    mainBlockDesign_i/dvi2rgb_0/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/RefClk
    SLICE_X113Y78        FDPE                                         r  mainBlockDesign_i/dvi2rgb_0/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y78        FDPE (Prop_fdpe_C_Q)         0.419    -1.930 f  mainBlockDesign_i/dvi2rgb_0/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=8, routed)           0.503    -1.427    mainBlockDesign_i/dvi2rgb_0/U0/TMDS_ClockingX/rLockLostRst
    SLICE_X113Y77        FDPE                                         f  mainBlockDesign_i/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mainBlockDesign_clk_wiz_0_0_1 rise edge)
                                                      5.000     5.000 r  
    K17                                               0.000     5.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     5.000    mainBlockDesign_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404     6.404 r  mainBlockDesign_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     7.585    mainBlockDesign_i/clk_wiz_0/inst/clk_in1_mainBlockDesign_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.346    -0.761 r  mainBlockDesign_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.007     1.246    mainBlockDesign_i/clk_wiz_0/inst/clk_out1_mainBlockDesign_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.337 r  mainBlockDesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=166, routed)         1.672     3.009    mainBlockDesign_i/dvi2rgb_0/U0/TMDS_ClockingX/RefClk
    SLICE_X113Y77        FDPE                                         r  mainBlockDesign_i/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[0]/C
                         clock pessimism             -0.383     2.626    
                         clock uncertainty           -0.065     2.561    
    SLICE_X113Y77        FDPE (Recov_fdpe_C_PRE)     -0.534     2.027    mainBlockDesign_i/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[0]
  -------------------------------------------------------------------
                         required time                          2.027    
                         arrival time                           1.427    
  -------------------------------------------------------------------
                         slack                                  3.454    

Slack (MET) :             3.454ns  (required time - arrival time)
  Source:                 mainBlockDesign_i/dvi2rgb_0/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_mainBlockDesign_clk_wiz_0_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            mainBlockDesign_i/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[1]/PRE
                            (recovery check against rising-edge clock clk_out1_mainBlockDesign_clk_wiz_0_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_mainBlockDesign_clk_wiz_0_0_1 rise@5.000ns - clk_out1_mainBlockDesign_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.922ns  (logic 0.419ns (45.434%)  route 0.503ns (54.566%))
  Logic Levels:           0  
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.991ns = ( 3.009 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.349ns
    Clock Pessimism Removal (CPR):    -0.383ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mainBlockDesign_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    mainBlockDesign_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  mainBlockDesign_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.781    mainBlockDesign_i/clk_wiz_0/inst/clk_in1_mainBlockDesign_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -9.282    -6.501 r  mainBlockDesign_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.200    -4.301    mainBlockDesign_i/clk_wiz_0/inst/clk_out1_mainBlockDesign_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -4.200 r  mainBlockDesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=166, routed)         1.851    -2.349    mainBlockDesign_i/dvi2rgb_0/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/RefClk
    SLICE_X113Y78        FDPE                                         r  mainBlockDesign_i/dvi2rgb_0/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y78        FDPE (Prop_fdpe_C_Q)         0.419    -1.930 f  mainBlockDesign_i/dvi2rgb_0/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=8, routed)           0.503    -1.427    mainBlockDesign_i/dvi2rgb_0/U0/TMDS_ClockingX/rLockLostRst
    SLICE_X113Y77        FDPE                                         f  mainBlockDesign_i/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mainBlockDesign_clk_wiz_0_0_1 rise edge)
                                                      5.000     5.000 r  
    K17                                               0.000     5.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     5.000    mainBlockDesign_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404     6.404 r  mainBlockDesign_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     7.585    mainBlockDesign_i/clk_wiz_0/inst/clk_in1_mainBlockDesign_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.346    -0.761 r  mainBlockDesign_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.007     1.246    mainBlockDesign_i/clk_wiz_0/inst/clk_out1_mainBlockDesign_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.337 r  mainBlockDesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=166, routed)         1.672     3.009    mainBlockDesign_i/dvi2rgb_0/U0/TMDS_ClockingX/RefClk
    SLICE_X113Y77        FDPE                                         r  mainBlockDesign_i/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[1]/C
                         clock pessimism             -0.383     2.626    
                         clock uncertainty           -0.065     2.561    
    SLICE_X113Y77        FDPE (Recov_fdpe_C_PRE)     -0.534     2.027    mainBlockDesign_i/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[1]
  -------------------------------------------------------------------
                         required time                          2.027    
                         arrival time                           1.427    
  -------------------------------------------------------------------
                         slack                                  3.454    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.425ns  (arrival time - required time)
  Source:                 mainBlockDesign_i/dvi2rgb_0/U0/TMDS_ClockingX/RdyLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_mainBlockDesign_clk_wiz_0_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            mainBlockDesign_i/dvi2rgb_0/U0/TMDS_ClockingX/aLocked_reg/CLR
                            (removal check against rising-edge clock clk_out1_mainBlockDesign_clk_wiz_0_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_mainBlockDesign_clk_wiz_0_0_1 rise@0.000ns - clk_out1_mainBlockDesign_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.293ns  (logic 0.128ns (43.640%)  route 0.165ns (56.360%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.294ns
    Source Clock Delay      (SCD):    -0.526ns
    Clock Pessimism Removal (CPR):    0.217ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mainBlockDesign_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    mainBlockDesign_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  mainBlockDesign_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    mainBlockDesign_i/clk_wiz_0/inst/clk_in1_mainBlockDesign_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.576    -1.893 r  mainBlockDesign_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.711    -1.181    mainBlockDesign_i/clk_wiz_0/inst/clk_out1_mainBlockDesign_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.155 r  mainBlockDesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=166, routed)         0.630    -0.526    mainBlockDesign_i/dvi2rgb_0/U0/TMDS_ClockingX/RdyLostReset/SyncAsyncx/RefClk
    SLICE_X113Y82        FDPE                                         r  mainBlockDesign_i/dvi2rgb_0/U0/TMDS_ClockingX/RdyLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y82        FDPE (Prop_fdpe_C_Q)         0.128    -0.398 f  mainBlockDesign_i/dvi2rgb_0/U0/TMDS_ClockingX/RdyLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=1, routed)           0.165    -0.232    mainBlockDesign_i/dvi2rgb_0/U0/TMDS_ClockingX/rRdyRst
    SLICE_X111Y82        FDCE                                         f  mainBlockDesign_i/dvi2rgb_0/U0/TMDS_ClockingX/aLocked_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mainBlockDesign_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    mainBlockDesign_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  mainBlockDesign_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.912    mainBlockDesign_i/clk_wiz_0/inst/clk_in1_mainBlockDesign_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.903    -1.991 r  mainBlockDesign_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.768    -1.223    mainBlockDesign_i/clk_wiz_0/inst/clk_out1_mainBlockDesign_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.194 r  mainBlockDesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=166, routed)         0.900    -0.294    mainBlockDesign_i/dvi2rgb_0/U0/TMDS_ClockingX/RefClk
    SLICE_X111Y82        FDCE                                         r  mainBlockDesign_i/dvi2rgb_0/U0/TMDS_ClockingX/aLocked_reg/C
                         clock pessimism             -0.217    -0.512    
    SLICE_X111Y82        FDCE (Remov_fdce_C_CLR)     -0.146    -0.658    mainBlockDesign_i/dvi2rgb_0/U0/TMDS_ClockingX/aLocked_reg
  -------------------------------------------------------------------
                         required time                          0.658    
                         arrival time                          -0.232    
  -------------------------------------------------------------------
                         slack                                  0.425    

Slack (MET) :             0.461ns  (arrival time - required time)
  Source:                 mainBlockDesign_i/dvi2rgb_0/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_mainBlockDesign_clk_wiz_0_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            mainBlockDesign_i/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[0]/PRE
                            (removal check against rising-edge clock clk_out1_mainBlockDesign_clk_wiz_0_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_mainBlockDesign_clk_wiz_0_0_1 rise@0.000ns - clk_out1_mainBlockDesign_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.325ns  (logic 0.128ns (39.357%)  route 0.197ns (60.643%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.299ns
    Source Clock Delay      (SCD):    -0.530ns
    Clock Pessimism Removal (CPR):    0.217ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mainBlockDesign_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    mainBlockDesign_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  mainBlockDesign_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    mainBlockDesign_i/clk_wiz_0/inst/clk_in1_mainBlockDesign_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.576    -1.893 r  mainBlockDesign_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.711    -1.181    mainBlockDesign_i/clk_wiz_0/inst/clk_out1_mainBlockDesign_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.155 r  mainBlockDesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=166, routed)         0.626    -0.530    mainBlockDesign_i/dvi2rgb_0/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/RefClk
    SLICE_X113Y78        FDPE                                         r  mainBlockDesign_i/dvi2rgb_0/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y78        FDPE (Prop_fdpe_C_Q)         0.128    -0.402 f  mainBlockDesign_i/dvi2rgb_0/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=8, routed)           0.197    -0.204    mainBlockDesign_i/dvi2rgb_0/U0/TMDS_ClockingX/rLockLostRst
    SLICE_X113Y77        FDPE                                         f  mainBlockDesign_i/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mainBlockDesign_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    mainBlockDesign_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  mainBlockDesign_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.912    mainBlockDesign_i/clk_wiz_0/inst/clk_in1_mainBlockDesign_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.903    -1.991 r  mainBlockDesign_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.768    -1.223    mainBlockDesign_i/clk_wiz_0/inst/clk_out1_mainBlockDesign_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.194 r  mainBlockDesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=166, routed)         0.895    -0.299    mainBlockDesign_i/dvi2rgb_0/U0/TMDS_ClockingX/RefClk
    SLICE_X113Y77        FDPE                                         r  mainBlockDesign_i/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[0]/C
                         clock pessimism             -0.217    -0.517    
    SLICE_X113Y77        FDPE (Remov_fdpe_C_PRE)     -0.149    -0.666    mainBlockDesign_i/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[0]
  -------------------------------------------------------------------
                         required time                          0.666    
                         arrival time                          -0.204    
  -------------------------------------------------------------------
                         slack                                  0.461    

Slack (MET) :             0.461ns  (arrival time - required time)
  Source:                 mainBlockDesign_i/dvi2rgb_0/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_mainBlockDesign_clk_wiz_0_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            mainBlockDesign_i/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[1]/PRE
                            (removal check against rising-edge clock clk_out1_mainBlockDesign_clk_wiz_0_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_mainBlockDesign_clk_wiz_0_0_1 rise@0.000ns - clk_out1_mainBlockDesign_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.325ns  (logic 0.128ns (39.357%)  route 0.197ns (60.643%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.299ns
    Source Clock Delay      (SCD):    -0.530ns
    Clock Pessimism Removal (CPR):    0.217ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mainBlockDesign_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    mainBlockDesign_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  mainBlockDesign_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    mainBlockDesign_i/clk_wiz_0/inst/clk_in1_mainBlockDesign_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.576    -1.893 r  mainBlockDesign_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.711    -1.181    mainBlockDesign_i/clk_wiz_0/inst/clk_out1_mainBlockDesign_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.155 r  mainBlockDesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=166, routed)         0.626    -0.530    mainBlockDesign_i/dvi2rgb_0/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/RefClk
    SLICE_X113Y78        FDPE                                         r  mainBlockDesign_i/dvi2rgb_0/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y78        FDPE (Prop_fdpe_C_Q)         0.128    -0.402 f  mainBlockDesign_i/dvi2rgb_0/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=8, routed)           0.197    -0.204    mainBlockDesign_i/dvi2rgb_0/U0/TMDS_ClockingX/rLockLostRst
    SLICE_X113Y77        FDPE                                         f  mainBlockDesign_i/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mainBlockDesign_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    mainBlockDesign_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  mainBlockDesign_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.912    mainBlockDesign_i/clk_wiz_0/inst/clk_in1_mainBlockDesign_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.903    -1.991 r  mainBlockDesign_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.768    -1.223    mainBlockDesign_i/clk_wiz_0/inst/clk_out1_mainBlockDesign_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.194 r  mainBlockDesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=166, routed)         0.895    -0.299    mainBlockDesign_i/dvi2rgb_0/U0/TMDS_ClockingX/RefClk
    SLICE_X113Y77        FDPE                                         r  mainBlockDesign_i/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[1]/C
                         clock pessimism             -0.217    -0.517    
    SLICE_X113Y77        FDPE (Remov_fdpe_C_PRE)     -0.149    -0.666    mainBlockDesign_i/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[1]
  -------------------------------------------------------------------
                         required time                          0.666    
                         arrival time                          -0.204    
  -------------------------------------------------------------------
                         slack                                  0.461    





