<!doctype html>
<html>
<head>
<meta name="viewport" content="width=device-width, initial-scale=1.0"><title>cd1400reg.h source code [netbsd/sys/dev/ic/cd1400reg.h] - Woboq Code Browser</title>
<link rel="stylesheet" href="https://code.woboq.org/data/qtcreator.css" title="QtCreator"/>
<link rel="alternate stylesheet" href="https://code.woboq.org/data/kdevelop.css" title="KDevelop"/>
<script type="text/javascript" src="https://code.woboq.org/data/jquery/jquery.min.js"></script>
<script type="text/javascript" src="https://code.woboq.org/data/jquery/jquery-ui.min.js"></script>
<script>var file = 'netbsd/sys/dev/ic/cd1400reg.h'; var root_path = '../../../..'; var data_path = 'https://code.woboq.org/data'; var ecma_script_api_version = 2;</script>
<script src='https://code.woboq.org/data/codebrowser.js'></script>
</head>
<body><div id='header'><h1 id='breadcrumb'><span>Browse the source code of </span><a href='../../..'>netbsd</a>/<a href='../..'>sys</a>/<a href='..'>dev</a>/<a href='./'>ic</a>/<a href='cd1400reg.h.html'>cd1400reg.h</a></h1></div>
<hr/><div id='content'><table class="code">
<tr><th id="1">1</th><td><i>/*	$NetBSD: cd1400reg.h,v 1.6 2005/12/11 12:21:26 christos Exp $	*/</i></td></tr>
<tr><th id="2">2</th><td></td></tr>
<tr><th id="3">3</th><td><i>/*-</i></td></tr>
<tr><th id="4">4</th><td><i> * cyclades cyclom-y serial driver</i></td></tr>
<tr><th id="5">5</th><td><i> *	Andrew Herbert &lt;andrew@werple.apana.org.au&gt;, 17 August 1993</i></td></tr>
<tr><th id="6">6</th><td><i> *</i></td></tr>
<tr><th id="7">7</th><td><i> * Copyright (c) 1993 Andrew Herbert.</i></td></tr>
<tr><th id="8">8</th><td><i> * All rights reserved.</i></td></tr>
<tr><th id="9">9</th><td><i> *</i></td></tr>
<tr><th id="10">10</th><td><i> * Redistribution and use in source and binary forms, with or without</i></td></tr>
<tr><th id="11">11</th><td><i> * modification, are permitted provided that the following conditions</i></td></tr>
<tr><th id="12">12</th><td><i> * are met:</i></td></tr>
<tr><th id="13">13</th><td><i> * 1. Redistributions of source code must retain the above copyright</i></td></tr>
<tr><th id="14">14</th><td><i> *    notice, this list of conditions and the following disclaimer.</i></td></tr>
<tr><th id="15">15</th><td><i> * 2. Redistributions in binary form must reproduce the above copyright</i></td></tr>
<tr><th id="16">16</th><td><i> *    notice, this list of conditions and the following disclaimer in the</i></td></tr>
<tr><th id="17">17</th><td><i> *    documentation and/or other materials provided with the distribution.</i></td></tr>
<tr><th id="18">18</th><td><i> * 3. The name Andrew Herbert may not be used to endorse or promote products</i></td></tr>
<tr><th id="19">19</th><td><i> *    derived from this software without specific prior written permission.</i></td></tr>
<tr><th id="20">20</th><td><i> *</i></td></tr>
<tr><th id="21">21</th><td><i> * THIS SOFTWARE IS PROVIDED BY ``AS IS'' AND ANY EXPRESS OR IMPLIED</i></td></tr>
<tr><th id="22">22</th><td><i> * WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF</i></td></tr>
<tr><th id="23">23</th><td><i> * MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE DISCLAIMED.  IN</i></td></tr>
<tr><th id="24">24</th><td><i> * NO EVENT SHALL I BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL,</i></td></tr>
<tr><th id="25">25</th><td><i> * EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO,</i></td></tr>
<tr><th id="26">26</th><td><i> * PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR</i></td></tr>
<tr><th id="27">27</th><td><i> * PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF</i></td></tr>
<tr><th id="28">28</th><td><i> * LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING</i></td></tr>
<tr><th id="29">29</th><td><i> * NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF THIS</i></td></tr>
<tr><th id="30">30</th><td><i> * SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.</i></td></tr>
<tr><th id="31">31</th><td><i> *</i></td></tr>
<tr><th id="32">32</th><td><i> *	Id: cd1400.h,v 1.1.4.1 1995/09/14 07:09:41 davidg Exp</i></td></tr>
<tr><th id="33">33</th><td><i> */</i></td></tr>
<tr><th id="34">34</th><td></td></tr>
<tr><th id="35">35</th><td><i>/*</i></td></tr>
<tr><th id="36">36</th><td><i> * Definitions for Cirrus Logic CD1400 serial/parallel chips.</i></td></tr>
<tr><th id="37">37</th><td><i> */</i></td></tr>
<tr><th id="38">38</th><td></td></tr>
<tr><th id="39">39</th><td><u>#define	<dfn class="macro" id="_M/CD1400_NO_OF_CHANNELS" data-ref="_M/CD1400_NO_OF_CHANNELS">CD1400_NO_OF_CHANNELS</dfn>	4	/* 4 serial channels per chip */</u></td></tr>
<tr><th id="40">40</th><td><u>#define	<dfn class="macro" id="_M/CD1400_RX_FIFO_SIZE" data-ref="_M/CD1400_RX_FIFO_SIZE">CD1400_RX_FIFO_SIZE</dfn>	12</u></td></tr>
<tr><th id="41">41</th><td><u>#define	<dfn class="macro" id="_M/CD1400_TX_FIFO_SIZE" data-ref="_M/CD1400_TX_FIFO_SIZE">CD1400_TX_FIFO_SIZE</dfn>	12</u></td></tr>
<tr><th id="42">42</th><td><u>#define	<dfn class="macro" id="_M/CD1400_PAR_FIFO_SIZE" data-ref="_M/CD1400_PAR_FIFO_SIZE">CD1400_PAR_FIFO_SIZE</dfn>	30</u></td></tr>
<tr><th id="43">43</th><td></td></tr>
<tr><th id="44">44</th><td><i>/*</i></td></tr>
<tr><th id="45">45</th><td><i> * Global registers.</i></td></tr>
<tr><th id="46">46</th><td><i> */</i></td></tr>
<tr><th id="47">47</th><td><u>#define	<dfn class="macro" id="_M/CD1400_GFRCR" data-ref="_M/CD1400_GFRCR">CD1400_GFRCR</dfn>		0x40	/* global firmware revision code */</u></td></tr>
<tr><th id="48">48</th><td><u>#define	<dfn class="macro" id="_M/CD1400_CAR" data-ref="_M/CD1400_CAR">CD1400_CAR</dfn>		0x68	/* channel access */</u></td></tr>
<tr><th id="49">49</th><td><u>#define	<dfn class="macro" id="_M/CD1400_CAR_CHAN" data-ref="_M/CD1400_CAR_CHAN">CD1400_CAR_CHAN</dfn>			(3&lt;&lt;0)	/* channel select */</u></td></tr>
<tr><th id="50">50</th><td><u>#define	<dfn class="macro" id="_M/CD1400_GCR" data-ref="_M/CD1400_GCR">CD1400_GCR</dfn>		0x4B	/* global configuration */</u></td></tr>
<tr><th id="51">51</th><td><u>#define	<dfn class="macro" id="_M/CD1400_GCR_PARALLEL" data-ref="_M/CD1400_GCR_PARALLEL">CD1400_GCR_PARALLEL</dfn>		(1&lt;&lt;7)	/* channel 0 is parallel */</u></td></tr>
<tr><th id="52">52</th><td><u>#define	<dfn class="macro" id="_M/CD1400_SVRR" data-ref="_M/CD1400_SVRR">CD1400_SVRR</dfn>		0x67	/* service request */</u></td></tr>
<tr><th id="53">53</th><td><u>#define	<dfn class="macro" id="_M/CD1400_SVRR_MDMCH" data-ref="_M/CD1400_SVRR_MDMCH">CD1400_SVRR_MDMCH</dfn>		(1&lt;&lt;2)</u></td></tr>
<tr><th id="54">54</th><td><u>#define	<dfn class="macro" id="_M/CD1400_SVRR_TXRDY" data-ref="_M/CD1400_SVRR_TXRDY">CD1400_SVRR_TXRDY</dfn>		(1&lt;&lt;1)</u></td></tr>
<tr><th id="55">55</th><td><u>#define	<dfn class="macro" id="_M/CD1400_SVRR_RXRDY" data-ref="_M/CD1400_SVRR_RXRDY">CD1400_SVRR_RXRDY</dfn>		(1&lt;&lt;0)</u></td></tr>
<tr><th id="56">56</th><td><u>#define	<dfn class="macro" id="_M/CD1400_RICR" data-ref="_M/CD1400_RICR">CD1400_RICR</dfn>		0x44	/* receive interrupting channel */</u></td></tr>
<tr><th id="57">57</th><td><u>#define	<dfn class="macro" id="_M/CD1400_TICR" data-ref="_M/CD1400_TICR">CD1400_TICR</dfn>		0x45	/* transmit interrupting channel */</u></td></tr>
<tr><th id="58">58</th><td><u>#define	<dfn class="macro" id="_M/CD1400_MICR" data-ref="_M/CD1400_MICR">CD1400_MICR</dfn>		0x46	/* modem interrupting channel */</u></td></tr>
<tr><th id="59">59</th><td><u>#define	<dfn class="macro" id="_M/CD1400_RIR" data-ref="_M/CD1400_RIR">CD1400_RIR</dfn>		0x6B	/* receive interrupt status */</u></td></tr>
<tr><th id="60">60</th><td><u>#define	<dfn class="macro" id="_M/CD1400_RIR_RDIREQ" data-ref="_M/CD1400_RIR_RDIREQ">CD1400_RIR_RDIREQ</dfn>		(1&lt;&lt;7)	/* rx service required */</u></td></tr>
<tr><th id="61">61</th><td><u>#define	<dfn class="macro" id="_M/CD1400_RIR_RBUSY" data-ref="_M/CD1400_RIR_RBUSY">CD1400_RIR_RBUSY</dfn>		(1&lt;&lt;6)	/* rx service in progress */</u></td></tr>
<tr><th id="62">62</th><td><u>#define	<dfn class="macro" id="_M/CD1400_RIR_CHAN" data-ref="_M/CD1400_RIR_CHAN">CD1400_RIR_CHAN</dfn>			(3&lt;&lt;0)	/* channel select */</u></td></tr>
<tr><th id="63">63</th><td><u>#define	<dfn class="macro" id="_M/CD1400_TIR" data-ref="_M/CD1400_TIR">CD1400_TIR</dfn>		0x6A	/* transmit interrupt status */</u></td></tr>
<tr><th id="64">64</th><td><u>#define	<dfn class="macro" id="_M/CD1400_TIR_RDIREQ" data-ref="_M/CD1400_TIR_RDIREQ">CD1400_TIR_RDIREQ</dfn>		(1&lt;&lt;7)	/* tx service required */</u></td></tr>
<tr><th id="65">65</th><td><u>#define	<dfn class="macro" id="_M/CD1400_TIR_RBUSY" data-ref="_M/CD1400_TIR_RBUSY">CD1400_TIR_RBUSY</dfn>		(1&lt;&lt;6)	/* tx service in progress */</u></td></tr>
<tr><th id="66">66</th><td><u>#define	<dfn class="macro" id="_M/CD1400_TIR_CHAN" data-ref="_M/CD1400_TIR_CHAN">CD1400_TIR_CHAN</dfn>			(3&lt;&lt;0)	/* channel select */</u></td></tr>
<tr><th id="67">67</th><td><u>#define	<dfn class="macro" id="_M/CD1400_MIR" data-ref="_M/CD1400_MIR">CD1400_MIR</dfn>		0x69	/* modem interrupt status */</u></td></tr>
<tr><th id="68">68</th><td><u>#define	<dfn class="macro" id="_M/CD1400_MIR_RDIREQ" data-ref="_M/CD1400_MIR_RDIREQ">CD1400_MIR_RDIREQ</dfn>		(1&lt;&lt;7)	/* modem service required */</u></td></tr>
<tr><th id="69">69</th><td><u>#define	<dfn class="macro" id="_M/CD1400_MIR_RBUSY" data-ref="_M/CD1400_MIR_RBUSY">CD1400_MIR_RBUSY</dfn>		(1&lt;&lt;6)	/* modem service in progress */</u></td></tr>
<tr><th id="70">70</th><td><u>#define	<dfn class="macro" id="_M/CD1400_MIR_CHAN" data-ref="_M/CD1400_MIR_CHAN">CD1400_MIR_CHAN</dfn>			(3&lt;&lt;0)	/* channel select */</u></td></tr>
<tr><th id="71">71</th><td><u>#define	<dfn class="macro" id="_M/CD1400_PPR" data-ref="_M/CD1400_PPR">CD1400_PPR</dfn>		0x7E	/* prescaler period */</u></td></tr>
<tr><th id="72">72</th><td><u>#define	<dfn class="macro" id="_M/CD1400_PPR_PRESCALER" data-ref="_M/CD1400_PPR_PRESCALER">CD1400_PPR_PRESCALER</dfn>		512</u></td></tr>
<tr><th id="73">73</th><td></td></tr>
<tr><th id="74">74</th><td><i>/*</i></td></tr>
<tr><th id="75">75</th><td><i> * Virtual registers.</i></td></tr>
<tr><th id="76">76</th><td><i> */</i></td></tr>
<tr><th id="77">77</th><td><u>#define	<dfn class="macro" id="_M/CD1400_RIVR" data-ref="_M/CD1400_RIVR">CD1400_RIVR</dfn>		0x43	/* receive interrupt vector */</u></td></tr>
<tr><th id="78">78</th><td><u>#define	<dfn class="macro" id="_M/CD1400_RIVR_EXCEPTION" data-ref="_M/CD1400_RIVR_EXCEPTION">CD1400_RIVR_EXCEPTION</dfn>		(1&lt;&lt;2)	/* receive exception bit */</u></td></tr>
<tr><th id="79">79</th><td><u>#define	<dfn class="macro" id="_M/CD1400_TIVR" data-ref="_M/CD1400_TIVR">CD1400_TIVR</dfn>		0x42	/* transmit interrupt vector */</u></td></tr>
<tr><th id="80">80</th><td><u>#define	<dfn class="macro" id="_M/CD1400_MIVR" data-ref="_M/CD1400_MIVR">CD1400_MIVR</dfn>		0x41	/* modem interrupt vector */</u></td></tr>
<tr><th id="81">81</th><td><u>#define	<dfn class="macro" id="_M/CD1400_TDR" data-ref="_M/CD1400_TDR">CD1400_TDR</dfn>		0x63	/* transmit data */</u></td></tr>
<tr><th id="82">82</th><td><u>#define	<dfn class="macro" id="_M/CD1400_RDSR" data-ref="_M/CD1400_RDSR">CD1400_RDSR</dfn>		0x62	/* receive data/status */</u></td></tr>
<tr><th id="83">83</th><td><u>#define	<dfn class="macro" id="_M/CD1400_RDSR_TIMEOUT" data-ref="_M/CD1400_RDSR_TIMEOUT">CD1400_RDSR_TIMEOUT</dfn>		(1&lt;&lt;7)	/* rx timeout */</u></td></tr>
<tr><th id="84">84</th><td><u>#define	<dfn class="macro" id="_M/CD1400_RDSR_SPECIAL_SHIFT" data-ref="_M/CD1400_RDSR_SPECIAL_SHIFT">CD1400_RDSR_SPECIAL_SHIFT</dfn>	4	/* rx special char shift */</u></td></tr>
<tr><th id="85">85</th><td><u>#define	<dfn class="macro" id="_M/CD1400_RDSR_SPECIAL" data-ref="_M/CD1400_RDSR_SPECIAL">CD1400_RDSR_SPECIAL</dfn>		(7&lt;&lt;4)	/* rx special char */</u></td></tr>
<tr><th id="86">86</th><td><u>#define	<dfn class="macro" id="_M/CD1400_RDSR_BREAK" data-ref="_M/CD1400_RDSR_BREAK">CD1400_RDSR_BREAK</dfn>		(1&lt;&lt;3)	/* rx break */</u></td></tr>
<tr><th id="87">87</th><td><u>#define	<dfn class="macro" id="_M/CD1400_RDSR_PE" data-ref="_M/CD1400_RDSR_PE">CD1400_RDSR_PE</dfn>			(1&lt;&lt;2)	/* rx parity error */</u></td></tr>
<tr><th id="88">88</th><td><u>#define	<dfn class="macro" id="_M/CD1400_RDSR_FE" data-ref="_M/CD1400_RDSR_FE">CD1400_RDSR_FE</dfn>			(1&lt;&lt;1)	/* rx framing error */</u></td></tr>
<tr><th id="89">89</th><td><u>#define	<dfn class="macro" id="_M/CD1400_RDSR_OE" data-ref="_M/CD1400_RDSR_OE">CD1400_RDSR_OE</dfn>			(1&lt;&lt;0)	/* rx overrun error */</u></td></tr>
<tr><th id="90">90</th><td><u>#define	<dfn class="macro" id="_M/CD1400_MISR" data-ref="_M/CD1400_MISR">CD1400_MISR</dfn>		0x4C	/* modem interrupt status */</u></td></tr>
<tr><th id="91">91</th><td><u>#define	<dfn class="macro" id="_M/CD1400_MISR_DSRd" data-ref="_M/CD1400_MISR_DSRd">CD1400_MISR_DSRd</dfn>		(1&lt;&lt;7)	/* DSR delta */</u></td></tr>
<tr><th id="92">92</th><td><u>#define	<dfn class="macro" id="_M/CD1400_MISR_CTSd" data-ref="_M/CD1400_MISR_CTSd">CD1400_MISR_CTSd</dfn>		(1&lt;&lt;6)	/* CTS delta */</u></td></tr>
<tr><th id="93">93</th><td><u>#define	<dfn class="macro" id="_M/CD1400_MISR_RId" data-ref="_M/CD1400_MISR_RId">CD1400_MISR_RId</dfn>			(1&lt;&lt;5)	/* RI delta */</u></td></tr>
<tr><th id="94">94</th><td><u>#define	<dfn class="macro" id="_M/CD1400_MISR_CDd" data-ref="_M/CD1400_MISR_CDd">CD1400_MISR_CDd</dfn>			(1&lt;&lt;4)	/* CD delta */</u></td></tr>
<tr><th id="95">95</th><td><u>#define	<dfn class="macro" id="_M/CD1400_EOSRR" data-ref="_M/CD1400_EOSRR">CD1400_EOSRR</dfn>		0x60	/* end of service request */</u></td></tr>
<tr><th id="96">96</th><td></td></tr>
<tr><th id="97">97</th><td><i>/*</i></td></tr>
<tr><th id="98">98</th><td><i> * Channel registers.</i></td></tr>
<tr><th id="99">99</th><td><i> */</i></td></tr>
<tr><th id="100">100</th><td><u>#define	<dfn class="macro" id="_M/CD1400_LIVR" data-ref="_M/CD1400_LIVR">CD1400_LIVR</dfn>		0x18	/* local interrupt vector */</u></td></tr>
<tr><th id="101">101</th><td><u>#define	<dfn class="macro" id="_M/CD1400_CCR" data-ref="_M/CD1400_CCR">CD1400_CCR</dfn>		0x05	/* channel control */</u></td></tr>
<tr><th id="102">102</th><td><u>#define	<dfn class="macro" id="_M/CD1400_CCR_CMDRESET" data-ref="_M/CD1400_CCR_CMDRESET">CD1400_CCR_CMDRESET</dfn>		(1&lt;&lt;7)	/* enables following: */</u></td></tr>
<tr><th id="103">103</th><td><u>#define	<dfn class="macro" id="_M/CD1400_CCR_FTF" data-ref="_M/CD1400_CCR_FTF">CD1400_CCR_FTF</dfn>				(1&lt;&lt;1)	/* flush tx fifo */</u></td></tr>
<tr><th id="104">104</th><td><u>#define	<dfn class="macro" id="_M/CD1400_CCR_FULLRESET" data-ref="_M/CD1400_CCR_FULLRESET">CD1400_CCR_FULLRESET</dfn>			(1&lt;&lt;0)	/* full reset */</u></td></tr>
<tr><th id="105">105</th><td><u>#define	<dfn class="macro" id="_M/CD1400_CCR_CMDCORCHG" data-ref="_M/CD1400_CCR_CMDCORCHG">CD1400_CCR_CMDCORCHG</dfn>		(1&lt;&lt;6)	/* enables following: */</u></td></tr>
<tr><th id="106">106</th><td><u>#define	<dfn class="macro" id="_M/CD1400_CCR_COR3" data-ref="_M/CD1400_CCR_COR3">CD1400_CCR_COR3</dfn>				(1&lt;&lt;3)	/* COR3 changed */</u></td></tr>
<tr><th id="107">107</th><td><u>#define	<dfn class="macro" id="_M/CD1400_CCR_COR2" data-ref="_M/CD1400_CCR_COR2">CD1400_CCR_COR2</dfn>				(1&lt;&lt;2)	/* COR2 changed */</u></td></tr>
<tr><th id="108">108</th><td><u>#define	<dfn class="macro" id="_M/CD1400_CCR_COR1" data-ref="_M/CD1400_CCR_COR1">CD1400_CCR_COR1</dfn>				(1&lt;&lt;1)	/* COR1 changed */</u></td></tr>
<tr><th id="109">109</th><td><u>#define	<dfn class="macro" id="_M/CD1400_CCR_CMDSENDSC" data-ref="_M/CD1400_CCR_CMDSENDSC">CD1400_CCR_CMDSENDSC</dfn>		(1&lt;&lt;5)	/* enables following: */</u></td></tr>
<tr><th id="110">110</th><td><u>#define	<dfn class="macro" id="_M/CD1400_CCR_SC" data-ref="_M/CD1400_CCR_SC">CD1400_CCR_SC</dfn>				(7&lt;&lt;0)	/* special char 1-4 */</u></td></tr>
<tr><th id="111">111</th><td><u>#define	<dfn class="macro" id="_M/CD1400_CCR_CMDCHANCTL" data-ref="_M/CD1400_CCR_CMDCHANCTL">CD1400_CCR_CMDCHANCTL</dfn>		(1&lt;&lt;4)	/* enables following: */</u></td></tr>
<tr><th id="112">112</th><td><u>#define	<dfn class="macro" id="_M/CD1400_CCR_XMTEN" data-ref="_M/CD1400_CCR_XMTEN">CD1400_CCR_XMTEN</dfn>			(1&lt;&lt;3)	/* tx enable */</u></td></tr>
<tr><th id="113">113</th><td><u>#define	<dfn class="macro" id="_M/CD1400_CCR_XMTDIS" data-ref="_M/CD1400_CCR_XMTDIS">CD1400_CCR_XMTDIS</dfn>			(1&lt;&lt;2)	/* tx disable */</u></td></tr>
<tr><th id="114">114</th><td><u>#define	<dfn class="macro" id="_M/CD1400_CCR_RCVEN" data-ref="_M/CD1400_CCR_RCVEN">CD1400_CCR_RCVEN</dfn>			(1&lt;&lt;1)	/* rx enable */</u></td></tr>
<tr><th id="115">115</th><td><u>#define	<dfn class="macro" id="_M/CD1400_CCR_RCVDIS" data-ref="_M/CD1400_CCR_RCVDIS">CD1400_CCR_RCVDIS</dfn>			(1&lt;&lt;0)	/* rx disable */</u></td></tr>
<tr><th id="116">116</th><td><u>#define	<dfn class="macro" id="_M/CD1400_SRER" data-ref="_M/CD1400_SRER">CD1400_SRER</dfn>		0x06	/* service request enable */</u></td></tr>
<tr><th id="117">117</th><td><u>#define	<dfn class="macro" id="_M/CD1400_SRER_MDMCH" data-ref="_M/CD1400_SRER_MDMCH">CD1400_SRER_MDMCH</dfn>		(1&lt;&lt;7)	/* modem change */</u></td></tr>
<tr><th id="118">118</th><td><u>#define	<dfn class="macro" id="_M/CD1400_SRER_RXDATA" data-ref="_M/CD1400_SRER_RXDATA">CD1400_SRER_RXDATA</dfn>		(1&lt;&lt;4)	/* rx data */</u></td></tr>
<tr><th id="119">119</th><td><u>#define	<dfn class="macro" id="_M/CD1400_SRER_TXRDY" data-ref="_M/CD1400_SRER_TXRDY">CD1400_SRER_TXRDY</dfn>		(1&lt;&lt;2)	/* tx fifo empty */</u></td></tr>
<tr><th id="120">120</th><td><u>#define	<dfn class="macro" id="_M/CD1400_SRER_TXMPTY" data-ref="_M/CD1400_SRER_TXMPTY">CD1400_SRER_TXMPTY</dfn>		(1&lt;&lt;1)	/* tx shift reg empty */</u></td></tr>
<tr><th id="121">121</th><td><u>#define	<dfn class="macro" id="_M/CD1400_SRER_NNDT" data-ref="_M/CD1400_SRER_NNDT">CD1400_SRER_NNDT</dfn>		(1&lt;&lt;0)	/* no new data */</u></td></tr>
<tr><th id="122">122</th><td><u>#define	<dfn class="macro" id="_M/CD1400_COR1" data-ref="_M/CD1400_COR1">CD1400_COR1</dfn>		0x08	/* channel option 1 */</u></td></tr>
<tr><th id="123">123</th><td><u>#define	<dfn class="macro" id="_M/CD1400_COR1_PARODD" data-ref="_M/CD1400_COR1_PARODD">CD1400_COR1_PARODD</dfn>		(1&lt;&lt;7)</u></td></tr>
<tr><th id="124">124</th><td><u>#define	<dfn class="macro" id="_M/CD1400_COR1_PARNORMAL" data-ref="_M/CD1400_COR1_PARNORMAL">CD1400_COR1_PARNORMAL</dfn>		(2&lt;&lt;5)</u></td></tr>
<tr><th id="125">125</th><td><u>#define	<dfn class="macro" id="_M/CD1400_COR1_PARFORCE" data-ref="_M/CD1400_COR1_PARFORCE">CD1400_COR1_PARFORCE</dfn>		(1&lt;&lt;5)	/* odd/even = force 1/0 */</u></td></tr>
<tr><th id="126">126</th><td><u>#define	<dfn class="macro" id="_M/CD1400_COR1_PARNONE" data-ref="_M/CD1400_COR1_PARNONE">CD1400_COR1_PARNONE</dfn>		(0&lt;&lt;5)</u></td></tr>
<tr><th id="127">127</th><td><u>#define	<dfn class="macro" id="_M/CD1400_COR1_NOINPCK" data-ref="_M/CD1400_COR1_NOINPCK">CD1400_COR1_NOINPCK</dfn>		(1&lt;&lt;4)</u></td></tr>
<tr><th id="128">128</th><td><u>#define	<dfn class="macro" id="_M/CD1400_COR1_STOP2" data-ref="_M/CD1400_COR1_STOP2">CD1400_COR1_STOP2</dfn>		(2&lt;&lt;2)</u></td></tr>
<tr><th id="129">129</th><td><u>#define	<dfn class="macro" id="_M/CD1400_COR1_STOP15" data-ref="_M/CD1400_COR1_STOP15">CD1400_COR1_STOP15</dfn>		(1&lt;&lt;2)	/* 1.5 stop bits */</u></td></tr>
<tr><th id="130">130</th><td><u>#define	<dfn class="macro" id="_M/CD1400_COR1_STOP1" data-ref="_M/CD1400_COR1_STOP1">CD1400_COR1_STOP1</dfn>		(0&lt;&lt;2)</u></td></tr>
<tr><th id="131">131</th><td><u>#define	<dfn class="macro" id="_M/CD1400_COR1_CS8" data-ref="_M/CD1400_COR1_CS8">CD1400_COR1_CS8</dfn>			(3&lt;&lt;0)</u></td></tr>
<tr><th id="132">132</th><td><u>#define	<dfn class="macro" id="_M/CD1400_COR1_CS7" data-ref="_M/CD1400_COR1_CS7">CD1400_COR1_CS7</dfn>			(2&lt;&lt;0)</u></td></tr>
<tr><th id="133">133</th><td><u>#define	<dfn class="macro" id="_M/CD1400_COR1_CS6" data-ref="_M/CD1400_COR1_CS6">CD1400_COR1_CS6</dfn>			(1&lt;&lt;0)</u></td></tr>
<tr><th id="134">134</th><td><u>#define	<dfn class="macro" id="_M/CD1400_COR1_CS5" data-ref="_M/CD1400_COR1_CS5">CD1400_COR1_CS5</dfn>			(0&lt;&lt;0)</u></td></tr>
<tr><th id="135">135</th><td><u>#define	<dfn class="macro" id="_M/CD1400_COR2" data-ref="_M/CD1400_COR2">CD1400_COR2</dfn>		0x09	/* channel option 2 */</u></td></tr>
<tr><th id="136">136</th><td><u>#define	<dfn class="macro" id="_M/CD1400_COR2_IXANY" data-ref="_M/CD1400_COR2_IXANY">CD1400_COR2_IXANY</dfn>		(1&lt;&lt;7)	/* implied XON mode */</u></td></tr>
<tr><th id="137">137</th><td><u>#define	<dfn class="macro" id="_M/CD1400_COR2_IXOFF" data-ref="_M/CD1400_COR2_IXOFF">CD1400_COR2_IXOFF</dfn>		(1&lt;&lt;6)	/* in-band tx flow control */</u></td></tr>
<tr><th id="138">138</th><td><u>#define	<dfn class="macro" id="_M/CD1400_COR2_ETC" data-ref="_M/CD1400_COR2_ETC">CD1400_COR2_ETC</dfn>			(1&lt;&lt;5)	/* embedded tx command */</u></td></tr>
<tr><th id="139">139</th><td><u>#define	<dfn class="macro" id="_M/CD1400_COR2_LLM" data-ref="_M/CD1400_COR2_LLM">CD1400_COR2_LLM</dfn>			(1&lt;&lt;4)	/* local loopback mode */</u></td></tr>
<tr><th id="140">140</th><td><u>#define	<dfn class="macro" id="_M/CD1400_COR2_RLM" data-ref="_M/CD1400_COR2_RLM">CD1400_COR2_RLM</dfn>			(1&lt;&lt;3)	/* remote loopback mode */</u></td></tr>
<tr><th id="141">141</th><td><u>#define	<dfn class="macro" id="_M/CD1400_COR2_RTSAO" data-ref="_M/CD1400_COR2_RTSAO">CD1400_COR2_RTSAO</dfn>		(1&lt;&lt;2)	/* RTS auto output */</u></td></tr>
<tr><th id="142">142</th><td><u>#define	<dfn class="macro" id="_M/CD1400_COR2_CCTS_OFLOW" data-ref="_M/CD1400_COR2_CCTS_OFLOW">CD1400_COR2_CCTS_OFLOW</dfn>		(1&lt;&lt;1)	/* CTS auto enable */</u></td></tr>
<tr><th id="143">143</th><td><u>#define	<dfn class="macro" id="_M/CD1400_COR2_CDSR_OFLOW" data-ref="_M/CD1400_COR2_CDSR_OFLOW">CD1400_COR2_CDSR_OFLOW</dfn>		(1&lt;&lt;0)	/* DSR auto enable */</u></td></tr>
<tr><th id="144">144</th><td><u>#define	<dfn class="macro" id="_M/CD1400_COR3" data-ref="_M/CD1400_COR3">CD1400_COR3</dfn>		0x0A	/* channel option 3 */</u></td></tr>
<tr><th id="145">145</th><td><u>#define	<dfn class="macro" id="_M/CD1400_COR3_SCDRNG" data-ref="_M/CD1400_COR3_SCDRNG">CD1400_COR3_SCDRNG</dfn>		(1&lt;&lt;7)	/* special char detect range */</u></td></tr>
<tr><th id="146">146</th><td><u>#define	<dfn class="macro" id="_M/CD1400_COR3_SCD34" data-ref="_M/CD1400_COR3_SCD34">CD1400_COR3_SCD34</dfn>		(1&lt;&lt;6)	/* special char detect 3-4 */</u></td></tr>
<tr><th id="147">147</th><td><u>#define	<dfn class="macro" id="_M/CD1400_COR3_FTC" data-ref="_M/CD1400_COR3_FTC">CD1400_COR3_FTC</dfn>			(1&lt;&lt;5)	/* flow control transparency */</u></td></tr>
<tr><th id="148">148</th><td><u>#define	<dfn class="macro" id="_M/CD1400_COR3_SCD12" data-ref="_M/CD1400_COR3_SCD12">CD1400_COR3_SCD12</dfn>		(1&lt;&lt;4)	/* special char detect 1-2 */</u></td></tr>
<tr><th id="149">149</th><td><u>#define	<dfn class="macro" id="_M/CD1400_COR3_RXTH" data-ref="_M/CD1400_COR3_RXTH">CD1400_COR3_RXTH</dfn>		(15&lt;&lt;0)	/* rx fifo threshold */</u></td></tr>
<tr><th id="150">150</th><td><u>#define	<dfn class="macro" id="_M/CD1400_COR4" data-ref="_M/CD1400_COR4">CD1400_COR4</dfn>		0x1E	/* channel option 4 */</u></td></tr>
<tr><th id="151">151</th><td><u>#define	<dfn class="macro" id="_M/CD1400_COR4_IGNCR" data-ref="_M/CD1400_COR4_IGNCR">CD1400_COR4_IGNCR</dfn>		(1&lt;&lt;7)</u></td></tr>
<tr><th id="152">152</th><td><u>#define	<dfn class="macro" id="_M/CD1400_COR4_ICRNL" data-ref="_M/CD1400_COR4_ICRNL">CD1400_COR4_ICRNL</dfn>		(1&lt;&lt;6)</u></td></tr>
<tr><th id="153">153</th><td><u>#define	<dfn class="macro" id="_M/CD1400_COR4_INLCR" data-ref="_M/CD1400_COR4_INLCR">CD1400_COR4_INLCR</dfn>		(1&lt;&lt;5)</u></td></tr>
<tr><th id="154">154</th><td><u>#define	<dfn class="macro" id="_M/CD1400_COR4_IGNBRK" data-ref="_M/CD1400_COR4_IGNBRK">CD1400_COR4_IGNBRK</dfn>		(1&lt;&lt;4)</u></td></tr>
<tr><th id="155">155</th><td><u>#define	<dfn class="macro" id="_M/CD1400_COR4_NOBRKINT" data-ref="_M/CD1400_COR4_NOBRKINT">CD1400_COR4_NOBRKINT</dfn>		(1&lt;&lt;3)</u></td></tr>
<tr><th id="156">156</th><td><u>#define	<dfn class="macro" id="_M/CD1400_COR4_PFO_ESC" data-ref="_M/CD1400_COR4_PFO_ESC">CD1400_COR4_PFO_ESC</dfn>		(4&lt;&lt;0)	/* parity/framing/overrun... */</u></td></tr>
<tr><th id="157">157</th><td><u>#define	<dfn class="macro" id="_M/CD1400_COR4_PFO_NUL" data-ref="_M/CD1400_COR4_PFO_NUL">CD1400_COR4_PFO_NUL</dfn>		(3&lt;&lt;0)</u></td></tr>
<tr><th id="158">158</th><td><u>#define	<dfn class="macro" id="_M/CD1400_COR4_PFO_DISCARD" data-ref="_M/CD1400_COR4_PFO_DISCARD">CD1400_COR4_PFO_DISCARD</dfn>		(2&lt;&lt;0)</u></td></tr>
<tr><th id="159">159</th><td><u>#define	<dfn class="macro" id="_M/CD1400_COR4_PFO_GOOD" data-ref="_M/CD1400_COR4_PFO_GOOD">CD1400_COR4_PFO_GOOD</dfn>		(1&lt;&lt;0)</u></td></tr>
<tr><th id="160">160</th><td><u>#define	<dfn class="macro" id="_M/CD1400_COR4_PFO_EXCEPTION" data-ref="_M/CD1400_COR4_PFO_EXCEPTION">CD1400_COR4_PFO_EXCEPTION</dfn>	(0&lt;&lt;0)</u></td></tr>
<tr><th id="161">161</th><td><u>#define	<dfn class="macro" id="_M/CD1400_COR5" data-ref="_M/CD1400_COR5">CD1400_COR5</dfn>		0x1F	/* channel option 5 */</u></td></tr>
<tr><th id="162">162</th><td><u>#define	<dfn class="macro" id="_M/CD1400_COR5_ISTRIP" data-ref="_M/CD1400_COR5_ISTRIP">CD1400_COR5_ISTRIP</dfn>		(1&lt;&lt;7)</u></td></tr>
<tr><th id="163">163</th><td><u>#define	<dfn class="macro" id="_M/CD1400_COR5_LNEXT" data-ref="_M/CD1400_COR5_LNEXT">CD1400_COR5_LNEXT</dfn>		(1&lt;&lt;6)</u></td></tr>
<tr><th id="164">164</th><td><u>#define	<dfn class="macro" id="_M/CD1400_COR5_CMOE" data-ref="_M/CD1400_COR5_CMOE">CD1400_COR5_CMOE</dfn>		(1&lt;&lt;5)	/* char matching on error */</u></td></tr>
<tr><th id="165">165</th><td><u>#define	<dfn class="macro" id="_M/CD1400_COR5_EBD" data-ref="_M/CD1400_COR5_EBD">CD1400_COR5_EBD</dfn>			(1&lt;&lt;2)	/* end of break detected */</u></td></tr>
<tr><th id="166">166</th><td><u>#define	<dfn class="macro" id="_M/CD1400_COR5_ONLCR" data-ref="_M/CD1400_COR5_ONLCR">CD1400_COR5_ONLCR</dfn>		(1&lt;&lt;1)</u></td></tr>
<tr><th id="167">167</th><td><u>#define	<dfn class="macro" id="_M/CD1400_COR5_OCRNL" data-ref="_M/CD1400_COR5_OCRNL">CD1400_COR5_OCRNL</dfn>		(1&lt;&lt;0)</u></td></tr>
<tr><th id="168">168</th><td><u>#define	<dfn class="macro" id="_M/CD1400_CCSR" data-ref="_M/CD1400_CCSR">CD1400_CCSR</dfn>		0x0B	/* channel control status */</u></td></tr>
<tr><th id="169">169</th><td><u>#define	<dfn class="macro" id="_M/CD1400_RDCR" data-ref="_M/CD1400_RDCR">CD1400_RDCR</dfn>		0x0E	/* received data count */</u></td></tr>
<tr><th id="170">170</th><td><u>#define	<dfn class="macro" id="_M/CD1400_SCHR1" data-ref="_M/CD1400_SCHR1">CD1400_SCHR1</dfn>		0x1A	/* special character 1 */</u></td></tr>
<tr><th id="171">171</th><td><u>#define	<dfn class="macro" id="_M/CD1400_SCHR2" data-ref="_M/CD1400_SCHR2">CD1400_SCHR2</dfn>		0x1B	/* special character 2 */</u></td></tr>
<tr><th id="172">172</th><td><u>#define	<dfn class="macro" id="_M/CD1400_SCHR3" data-ref="_M/CD1400_SCHR3">CD1400_SCHR3</dfn>		0x1C	/* special character 3 */</u></td></tr>
<tr><th id="173">173</th><td><u>#define	<dfn class="macro" id="_M/CD1400_SCHR4" data-ref="_M/CD1400_SCHR4">CD1400_SCHR4</dfn>		0x1D	/* special character 4 */</u></td></tr>
<tr><th id="174">174</th><td><u>#define	<dfn class="macro" id="_M/CD1400_SCRL" data-ref="_M/CD1400_SCRL">CD1400_SCRL</dfn>		0x22	/* special character range, low */</u></td></tr>
<tr><th id="175">175</th><td><u>#define	<dfn class="macro" id="_M/CD1400_SCRH" data-ref="_M/CD1400_SCRH">CD1400_SCRH</dfn>		0x23	/* special character range, high */</u></td></tr>
<tr><th id="176">176</th><td><u>#define	<dfn class="macro" id="_M/CD1400_LNC" data-ref="_M/CD1400_LNC">CD1400_LNC</dfn>		0x24	/* lnext character */</u></td></tr>
<tr><th id="177">177</th><td><u>#define	<dfn class="macro" id="_M/CD1400_MCOR1" data-ref="_M/CD1400_MCOR1">CD1400_MCOR1</dfn>		0x15	/* modem change option 1 */</u></td></tr>
<tr><th id="178">178</th><td><u>#define	<dfn class="macro" id="_M/CD1400_MCOR1_DSRzd" data-ref="_M/CD1400_MCOR1_DSRzd">CD1400_MCOR1_DSRzd</dfn>		(1&lt;&lt;7)	/* DSR one-to-zero delta */</u></td></tr>
<tr><th id="179">179</th><td><u>#define	<dfn class="macro" id="_M/CD1400_MCOR1_CTSzd" data-ref="_M/CD1400_MCOR1_CTSzd">CD1400_MCOR1_CTSzd</dfn>		(1&lt;&lt;6)</u></td></tr>
<tr><th id="180">180</th><td><u>#define	<dfn class="macro" id="_M/CD1400_MCOR1_RIzd" data-ref="_M/CD1400_MCOR1_RIzd">CD1400_MCOR1_RIzd</dfn>		(1&lt;&lt;5)</u></td></tr>
<tr><th id="181">181</th><td><u>#define	<dfn class="macro" id="_M/CD1400_MCOR1_CDzd" data-ref="_M/CD1400_MCOR1_CDzd">CD1400_MCOR1_CDzd</dfn>		(1&lt;&lt;4)</u></td></tr>
<tr><th id="182">182</th><td><u>#define	<dfn class="macro" id="_M/CD1400_MCOR1_DTRth" data-ref="_M/CD1400_MCOR1_DTRth">CD1400_MCOR1_DTRth</dfn>		(15&lt;&lt;0)	/* dtrflow threshold */</u></td></tr>
<tr><th id="183">183</th><td><u>#define	<dfn class="macro" id="_M/CD1400_MCOR2" data-ref="_M/CD1400_MCOR2">CD1400_MCOR2</dfn>		0x16	/* modem change option 2 */</u></td></tr>
<tr><th id="184">184</th><td><u>#define	<dfn class="macro" id="_M/CD1400_MCOR2_DSRod" data-ref="_M/CD1400_MCOR2_DSRod">CD1400_MCOR2_DSRod</dfn>		(1&lt;&lt;7)	/* DSR zero-to-one delta */</u></td></tr>
<tr><th id="185">185</th><td><u>#define	<dfn class="macro" id="_M/CD1400_MCOR2_CTSod" data-ref="_M/CD1400_MCOR2_CTSod">CD1400_MCOR2_CTSod</dfn>		(1&lt;&lt;6)</u></td></tr>
<tr><th id="186">186</th><td><u>#define	<dfn class="macro" id="_M/CD1400_MCOR2_RIod" data-ref="_M/CD1400_MCOR2_RIod">CD1400_MCOR2_RIod</dfn>		(1&lt;&lt;5)</u></td></tr>
<tr><th id="187">187</th><td><u>#define	<dfn class="macro" id="_M/CD1400_MCOR2_CDod" data-ref="_M/CD1400_MCOR2_CDod">CD1400_MCOR2_CDod</dfn>		(1&lt;&lt;4)</u></td></tr>
<tr><th id="188">188</th><td><u>#define	<dfn class="macro" id="_M/CD1400_RTPR" data-ref="_M/CD1400_RTPR">CD1400_RTPR</dfn>		0x21	/* receive timeout period */</u></td></tr>
<tr><th id="189">189</th><td><u>#define	<dfn class="macro" id="_M/CD1400_MSVR1" data-ref="_M/CD1400_MSVR1">CD1400_MSVR1</dfn>		0x6C	/* modem signal value 1 */</u></td></tr>
<tr><th id="190">190</th><td><u>#define	<dfn class="macro" id="_M/CD1400_MSVR1_RTS" data-ref="_M/CD1400_MSVR1_RTS">CD1400_MSVR1_RTS</dfn>		(1&lt;&lt;0)	/* RTS line (r/w) */</u></td></tr>
<tr><th id="191">191</th><td><u>#define	<dfn class="macro" id="_M/CD1400_MSVR2" data-ref="_M/CD1400_MSVR2">CD1400_MSVR2</dfn>		0x6D	/* modem signal value 2 */</u></td></tr>
<tr><th id="192">192</th><td><u>#define	<dfn class="macro" id="_M/CD1400_MSVR2_DSR" data-ref="_M/CD1400_MSVR2_DSR">CD1400_MSVR2_DSR</dfn>		(1&lt;&lt;7)	/* !DSR line (r) */</u></td></tr>
<tr><th id="193">193</th><td><u>#define	<dfn class="macro" id="_M/CD1400_MSVR2_CTS" data-ref="_M/CD1400_MSVR2_CTS">CD1400_MSVR2_CTS</dfn>		(1&lt;&lt;6)	/* !CTS line (r) */</u></td></tr>
<tr><th id="194">194</th><td><u>#define	<dfn class="macro" id="_M/CD1400_MSVR2_RI" data-ref="_M/CD1400_MSVR2_RI">CD1400_MSVR2_RI</dfn>			(1&lt;&lt;5)	/* !RI line (r) */</u></td></tr>
<tr><th id="195">195</th><td><u>#define	<dfn class="macro" id="_M/CD1400_MSVR2_CD" data-ref="_M/CD1400_MSVR2_CD">CD1400_MSVR2_CD</dfn>			(1&lt;&lt;4)	/* !CD line (r) */</u></td></tr>
<tr><th id="196">196</th><td><u>#define	<dfn class="macro" id="_M/CD1400_MSVR2_DTR" data-ref="_M/CD1400_MSVR2_DTR">CD1400_MSVR2_DTR</dfn>		(1&lt;&lt;1)	/* DTR line (r/w) */</u></td></tr>
<tr><th id="197">197</th><td><u>#define	<dfn class="macro" id="_M/CD1400_PSVR" data-ref="_M/CD1400_PSVR">CD1400_PSVR</dfn>		0x6F	/* printer signal value */</u></td></tr>
<tr><th id="198">198</th><td><u>#define	<dfn class="macro" id="_M/CD1400_RBPR" data-ref="_M/CD1400_RBPR">CD1400_RBPR</dfn>		0x78	/* receive baud rate period */</u></td></tr>
<tr><th id="199">199</th><td><u>#define	<dfn class="macro" id="_M/CD1400_RCOR" data-ref="_M/CD1400_RCOR">CD1400_RCOR</dfn>		0x7C	/* receive clock option */</u></td></tr>
<tr><th id="200">200</th><td><u>#define	<dfn class="macro" id="_M/CD1400_TBPR" data-ref="_M/CD1400_TBPR">CD1400_TBPR</dfn>		0x72	/* transmit baud rate period */</u></td></tr>
<tr><th id="201">201</th><td><u>#define	<dfn class="macro" id="_M/CD1400_TCOR" data-ref="_M/CD1400_TCOR">CD1400_TCOR</dfn>		0x76	/* transmit clock option */</u></td></tr>
<tr><th id="202">202</th><td></td></tr>
</table><hr/><p id='footer'>
Generated while processing <a href='cy.c.html'>netbsd/sys/dev/ic/cy.c</a><br/>Generated on <em>2019-Jul-19</em> from project netbsd revision <em>f9da89e0d</em><br />Powered by <a href='https://woboq.com'><img alt='Woboq' src='https://code.woboq.org/woboq-16.png' width='41' height='16' /></a> <a href='https://code.woboq.org'>Code Browser</a> 2.1
<br/>Generator usage only permitted with license.</p>
</div></body></html>
