#-----------------------------------------------------------
# Vivado v2020.2 (64-bit)
# SW Build 3064766 on Wed Nov 18 09:12:47 MST 2020
# IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
# Start of session at: Tue Mar 15 12:26:04 2022
# Process ID: 38342
# Current directory: /home/mconsonni/Desktop/Tesi/Projects/DSP-TDC Setup/DSP-TDC Setup.runs/design_1_AXI4Stream_IperDecod_0_2_synth_1
# Command line: vivado -log design_1_AXI4Stream_IperDecod_0_2.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_1_AXI4Stream_IperDecod_0_2.tcl
# Log file: /home/mconsonni/Desktop/Tesi/Projects/DSP-TDC Setup/DSP-TDC Setup.runs/design_1_AXI4Stream_IperDecod_0_2_synth_1/design_1_AXI4Stream_IperDecod_0_2.vds
# Journal file: /home/mconsonni/Desktop/Tesi/Projects/DSP-TDC Setup/DSP-TDC Setup.runs/design_1_AXI4Stream_IperDecod_0_2_synth_1/vivado.jou
#-----------------------------------------------------------
source design_1_AXI4Stream_IperDecod_0_2.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/mconsonni/Utility_Ip_Core'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/Xilinx/Vivado/2020.2/data/ip'.
Command: synth_design -top design_1_AXI4Stream_IperDecod_0_2 -part xc7a100tftg256-2 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Device 21-403] Loading part xc7a100tftg256-2
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 38420
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 2417.812 ; gain = 0.000 ; free physical = 5470 ; free virtual = 9891
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'design_1_AXI4Stream_IperDecod_0_2' [/home/mconsonni/Desktop/Tesi/Projects/DSP-TDC Setup/DSP-TDC Setup.gen/sources_1/bd/design_1/ip/design_1_AXI4Stream_IperDecod_0_2/synth/design_1_AXI4Stream_IperDecod_0_2.vhd:68]
	Parameter FREE_RUNNING bound to: 1 - type: bool 
	Parameter EDGE_CHECK bound to: 0 - type: bool 
	Parameter MD_VS_TD bound to: MD - type: string 
	Parameter TYPE_DECODER bound to: T2B - type: string 
	Parameter TYPE_EDGE_0 bound to: DN - type: string 
	Parameter TYPE_EDGE_1 bound to: DN - type: string 
	Parameter TYPE_EDGE_2 bound to: DN - type: string 
	Parameter TYPE_EDGE_3 bound to: DN - type: string 
	Parameter TYPE_EDGE_5 bound to: DN - type: string 
	Parameter TYPE_EDGE_4 bound to: DN - type: string 
	Parameter TYPE_EDGE_6 bound to: DN - type: string 
	Parameter TYPE_EDGE_7 bound to: DN - type: string 
	Parameter TYPE_EDGE_8 bound to: DN - type: string 
	Parameter TYPE_EDGE_9 bound to: DN - type: string 
	Parameter TYPE_EDGE_10 bound to: DN - type: string 
	Parameter TYPE_EDGE_12 bound to: DN - type: string 
	Parameter TYPE_EDGE_11 bound to: DN - type: string 
	Parameter TYPE_EDGE_13 bound to: DN - type: string 
	Parameter TYPE_EDGE_14 bound to: DN - type: string 
	Parameter TYPE_EDGE_15 bound to: DN - type: string 
	Parameter NUMBER_OF_TDL bound to: 1 - type: integer 
	Parameter BIT_TDL bound to: 192 - type: integer 
	Parameter BIT_BUBBLE bound to: 4 - type: integer 
	Parameter BIT_SUB_INT bound to: 8 - type: integer 
	Parameter DECO_LOG_MAX_INPUT_ENGINE_PIPELINE_0 bound to: 2 - type: integer 
	Parameter DECO_LOG_MAX_INPUT_ENGINE_PIPELINE_1 bound to: 2 - type: integer 
	Parameter DECO_T2B_MAX_INPUT_ENGINE_PIPELINE_0 bound to: 2 - type: integer 
	Parameter DECO_T2B_MAX_INPUT_ENGINE_PIPELINE_1 bound to: 2 - type: integer 
	Parameter DECO_T2B_MAX_INPUT_ENGINE_PIPELINE_2 bound to: 2 - type: integer 
	Parameter DECO_T2B_MAX_INPUT_ENGINE_PIPELINE_3 bound to: 2 - type: integer 
	Parameter SUB_INT_MAX_INPUT_ENGINE_PIPELINE_0 bound to: 2 - type: integer 
	Parameter SUB_INT_MAX_INPUT_ENGINE_PIPELINE_1 bound to: 2 - type: integer 
	Parameter PRINT_FULL_REPORT bound to: 0 - type: bool 
	Parameter OPTIMIZATION_MODE bound to: TIME - type: string 
	Parameter WEIGHT_AREA_VS_TIME_PERCENT bound to: 100 - type: integer 
	Parameter DEBUG_MODE bound to: 1 - type: bool 
	Parameter BIT_PIPE_COARSE bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'AXI4Stream_IperDecoder' declared at '/home/mconsonni/Desktop/Tesi/Projects/DSP-TDC Setup/DSP-TDC Setup.gen/sources_1/bd/design_1/ipshared/edb7/hdl/IperDecoder/AXI4Stream_IperDecoder.vhd:83' bound to instance 'U0' of component 'AXI4Stream_IperDecoder' [/home/mconsonni/Desktop/Tesi/Projects/DSP-TDC Setup/DSP-TDC Setup.gen/sources_1/bd/design_1/ip/design_1_AXI4Stream_IperDecod_0_2/synth/design_1_AXI4Stream_IperDecod_0_2.vhd:142]
INFO: [Synth 8-256] done synthesizing module 'design_1_AXI4Stream_IperDecod_0_2' (12#1) [/home/mconsonni/Desktop/Tesi/Projects/DSP-TDC Setup/DSP-TDC Setup.gen/sources_1/bd/design_1/ip/design_1_AXI4Stream_IperDecod_0_2/synth/design_1_AXI4Stream_IperDecod_0_2.vhd:68]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:07 . Memory (MB): peak = 2417.812 ; gain = 0.000 ; free physical = 5506 ; free virtual = 9927
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:05 ; elapsed = 00:00:07 . Memory (MB): peak = 2417.812 ; gain = 0.000 ; free physical = 5500 ; free virtual = 9921
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:07 . Memory (MB): peak = 2417.812 ; gain = 0.000 ; free physical = 5500 ; free virtual = 9921
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2417.812 ; gain = 0.000 ; free physical = 5494 ; free virtual = 9915
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/mconsonni/Desktop/Tesi/Projects/DSP-TDC Setup/DSP-TDC Setup.gen/sources_1/bd/design_1/ip/design_1_AXI4Stream_IperDecod_0_2/src/timing_ooc.xdc] for cell 'U0'
Finished Parsing XDC File [/home/mconsonni/Desktop/Tesi/Projects/DSP-TDC Setup/DSP-TDC Setup.gen/sources_1/bd/design_1/ip/design_1_AXI4Stream_IperDecod_0_2/src/timing_ooc.xdc] for cell 'U0'
Parsing XDC File [/home/mconsonni/Desktop/Tesi/Projects/DSP-TDC Setup/DSP-TDC Setup.runs/design_1_AXI4Stream_IperDecod_0_2_synth_1/dont_touch.xdc]
Finished Parsing XDC File [/home/mconsonni/Desktop/Tesi/Projects/DSP-TDC Setup/DSP-TDC Setup.runs/design_1_AXI4Stream_IperDecod_0_2_synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2577.578 ; gain = 0.000 ; free physical = 5408 ; free virtual = 9829
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2577.578 ; gain = 0.000 ; free physical = 5408 ; free virtual = 9829
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:09 ; elapsed = 00:00:11 . Memory (MB): peak = 2577.578 ; gain = 159.766 ; free physical = 6448 ; free virtual = 10869
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tftg256-2
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:09 ; elapsed = 00:00:11 . Memory (MB): peak = 2577.578 ; gain = 159.766 ; free physical = 6448 ; free virtual = 10869
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property KEEP_HIERARCHY = SOFT for U0. (constraint file  {/home/mconsonni/Desktop/Tesi/Projects/DSP-TDC Setup/DSP-TDC Setup.runs/design_1_AXI4Stream_IperDecod_0_2_synth_1/dont_touch.xdc}, line 9).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:09 ; elapsed = 00:00:11 . Memory (MB): peak = 2577.578 ; gain = 159.766 ; free physical = 6448 ; free virtual = 10869
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:09 ; elapsed = 00:00:12 . Memory (MB): peak = 2577.578 ; gain = 159.766 ; free physical = 6427 ; free virtual = 10849
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input    9 Bit       Adders := 1     
	   2 Input    8 Bit       Adders := 1     
	   2 Input    7 Bit       Adders := 3     
	   2 Input    6 Bit       Adders := 6     
	   2 Input    5 Bit       Adders := 12    
	   2 Input    4 Bit       Adders := 24    
	   2 Input    3 Bit       Adders := 48    
	   2 Input    2 Bit       Adders := 96    
+---Registers : 
	                9 Bit    Registers := 1     
	                8 Bit    Registers := 2     
	                7 Bit    Registers := 4     
	                6 Bit    Registers := 6     
	                5 Bit    Registers := 12    
	                4 Bit    Registers := 24    
	                3 Bit    Registers := 48    
	                2 Bit    Registers := 96    
	                1 Bit    Registers := 208   
+---Muxes : 
	   2 Input    8 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:11 ; elapsed = 00:00:14 . Memory (MB): peak = 2577.578 ; gain = 159.766 ; free physical = 6401 ; free virtual = 10827
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:15 ; elapsed = 00:00:18 . Memory (MB): peak = 2577.578 ; gain = 159.766 ; free physical = 5906 ; free virtual = 10331
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:15 ; elapsed = 00:00:18 . Memory (MB): peak = 2577.578 ; gain = 159.766 ; free physical = 5894 ; free virtual = 10319
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:15 ; elapsed = 00:00:18 . Memory (MB): peak = 2577.578 ; gain = 159.766 ; free physical = 5872 ; free virtual = 10297
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:17 ; elapsed = 00:00:21 . Memory (MB): peak = 2577.578 ; gain = 159.766 ; free physical = 5741 ; free virtual = 10166
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:17 ; elapsed = 00:00:21 . Memory (MB): peak = 2577.578 ; gain = 159.766 ; free physical = 5741 ; free virtual = 10166
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:17 ; elapsed = 00:00:21 . Memory (MB): peak = 2577.578 ; gain = 159.766 ; free physical = 5737 ; free virtual = 10163
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:17 ; elapsed = 00:00:21 . Memory (MB): peak = 2577.578 ; gain = 159.766 ; free physical = 5737 ; free virtual = 10163
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:17 ; elapsed = 00:00:21 . Memory (MB): peak = 2577.578 ; gain = 159.766 ; free physical = 5733 ; free virtual = 10159
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:17 ; elapsed = 00:00:21 . Memory (MB): peak = 2577.578 ; gain = 159.766 ; free physical = 5733 ; free virtual = 10158
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Static Shift Register Report:
+-----------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|Module Name            | RTL Name                                                                                                                                                                                                | Length | Width | Reset Signal | Pull out first Reg | Pull out last Reg | SRL16E | SRLC32E | 
+-----------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|AXI4Stream_IperDecoder | Inst_AXI4Stream_IperDecoderWrapper/GenMD.Inst_AXI4Stream_MacroDecoderWrapper/Inst_MacroDecoderWrapper_MD/GenDecoders[0].DecoT2B.Inst_ThermoToBinWrapper_T2B/Gen_Step_T2B[7].Inst_Step_T2B/Valid_out_reg | 8      | 1     | YES          | NO                 | YES               | 1      | 0       | 
|AXI4Stream_IperDecoder | Inst_AXI4Stream_IperDecoderWrapper/GenMD.Inst_AXI4Stream_MacroDecoderWrapper/Inst_MacroDecoderWrapper_MD/CoarsePipeline.Inst_ShiftRegister_SR/mem_data_reg[7][0]                                        | 8      | 1     | YES          | NO                 | YES               | 1      | 0       | 
+-----------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |CARRY4 |    10|
|2     |LUT2   |   322|
|3     |LUT3   |    32|
|4     |LUT4   |   136|
|5     |LUT5   |    12|
|6     |LUT6   |    84|
|7     |SRL16E |     2|
|8     |FDCE   |   580|
|9     |FDRE   |     2|
+------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:17 ; elapsed = 00:00:21 . Memory (MB): peak = 2577.578 ; gain = 159.766 ; free physical = 5732 ; free virtual = 10157
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:16 ; elapsed = 00:00:19 . Memory (MB): peak = 2577.578 ; gain = 0.000 ; free physical = 5775 ; free virtual = 10200
Synthesis Optimization Complete : Time (s): cpu = 00:00:18 ; elapsed = 00:00:21 . Memory (MB): peak = 2577.578 ; gain = 159.766 ; free physical = 5775 ; free virtual = 10200
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2577.578 ; gain = 0.000 ; free physical = 5835 ; free virtual = 10261
INFO: [Netlist 29-17] Analyzing 10 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2577.578 ; gain = 0.000 ; free physical = 5717 ; free virtual = 10143
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
20 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:24 ; elapsed = 00:00:24 . Memory (MB): peak = 2577.578 ; gain = 160.008 ; free physical = 5853 ; free virtual = 10279
INFO: [Common 17-1381] The checkpoint '/home/mconsonni/Desktop/Tesi/Projects/DSP-TDC Setup/DSP-TDC Setup.runs/design_1_AXI4Stream_IperDecod_0_2_synth_1/design_1_AXI4Stream_IperDecod_0_2.dcp' has been generated.
WARNING: [Common 17-576] 'use_project_ipc' is deprecated. This option is deprecated and no longer used.
INFO: [Coretcl 2-1648] Added synthesis output to IP cache for IP design_1_AXI4Stream_IperDecod_0_2, cache-ID = a9efbd1076efbdc7
config_ip_cache: Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 2609.594 ; gain = 0.000 ; free physical = 5490 ; free virtual = 9918
INFO: [Coretcl 2-1174] Renamed 206 cell refs.
INFO: [Common 17-1381] The checkpoint '/home/mconsonni/Desktop/Tesi/Projects/DSP-TDC Setup/DSP-TDC Setup.runs/design_1_AXI4Stream_IperDecod_0_2_synth_1/design_1_AXI4Stream_IperDecod_0_2.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file design_1_AXI4Stream_IperDecod_0_2_utilization_synth.rpt -pb design_1_AXI4Stream_IperDecod_0_2_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Tue Mar 15 12:26:48 2022...
