#! /usr/bin/vvp
:ivl_version "11.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/system.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/vhdl_sys.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/vhdl_textio.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/v2005_math.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/va_math.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/v2009.vpi";
S_0x55728dc2bff0 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x55728dc2f550 .scope module, "Testbench" "Testbench" 3 1;
 .timescale 0 0;
v0x55728dc573f0_0 .var "clk", 0 0;
v0x55728dc57490_0 .net "done", 0 0, v0x55728dc56f20_0;  1 drivers
v0x55728dc57560_0 .var "rst", 0 0;
v0x55728dc57660_0 .var/i "seen_done", 31 0;
v0x55728dc57700_0 .var "start", 0 0;
S_0x55728dc04cf0 .scope module, "dut" "fft8" 3 11, 4 1 0, S_0x55728dc2f550;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "start";
    .port_info 3 /OUTPUT 1 "done";
v0x55728dc067b0_0 .net "clk", 0 0, v0x55728dc573f0_0;  1 drivers
v0x55728dc56f20_0 .var "done", 0 0;
v0x55728dc56fe0_0 .net "rst", 0 0, v0x55728dc57560_0;  1 drivers
v0x55728dc57080_0 .net "start", 0 0, v0x55728dc57700_0;  1 drivers
E_0x55728dc40410 .event posedge, v0x55728dc067b0_0;
S_0x55728dc571f0 .scope autotask, "tick" "tick" 3 22, 3 22 0, S_0x55728dc2f550;
 .timescale 0 0;
TD_Testbench.tick ;
    %wait E_0x55728dc40410;
    %end;
    .scope S_0x55728dc04cf0;
T_1 ;
    %wait E_0x55728dc40410;
    %load/vec4 v0x55728dc56fe0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55728dc56f20_0, 0;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v0x55728dc57080_0;
    %assign/vec4 v0x55728dc56f20_0, 0;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_0x55728dc2f550;
T_2 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55728dc573f0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55728dc57560_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55728dc57700_0, 0, 1;
    %end;
    .thread T_2, $init;
    .scope S_0x55728dc2f550;
T_3 ;
    %delay 5, 0;
    %load/vec4 v0x55728dc573f0_0;
    %inv;
    %store/vec4 v0x55728dc573f0_0, 0, 1;
    %jmp T_3;
    .thread T_3;
    .scope S_0x55728dc2f550;
T_4 ;
    %vpi_call/w 3 27 "$display", "TB: starting" {0 0 0};
    %alloc S_0x55728dc571f0;
    %fork TD_Testbench.tick, S_0x55728dc571f0;
    %join;
    %free S_0x55728dc571f0;
    %alloc S_0x55728dc571f0;
    %fork TD_Testbench.tick, S_0x55728dc571f0;
    %join;
    %free S_0x55728dc571f0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55728dc57560_0, 0, 1;
    %vpi_call/w 3 34 "$display", "TB: deassert reset" {0 0 0};
    %alloc S_0x55728dc571f0;
    %fork TD_Testbench.tick, S_0x55728dc571f0;
    %join;
    %free S_0x55728dc571f0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55728dc57700_0, 0, 1;
    %vpi_call/w 3 39 "$display", "TB: start=1" {0 0 0};
    %alloc S_0x55728dc571f0;
    %fork TD_Testbench.tick, S_0x55728dc571f0;
    %join;
    %free S_0x55728dc571f0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55728dc57700_0, 0, 1;
    %vpi_call/w 3 44 "$display", "TB: start=0" {0 0 0};
    %alloc S_0x55728dc571f0;
    %fork TD_Testbench.tick, S_0x55728dc571f0;
    %join;
    %free S_0x55728dc571f0;
    %load/vec4 v0x55728dc57490_0;
    %cmpi/ne 1, 0, 1;
    %jmp/0xz  T_4.0, 6;
    %vpi_call/w 3 50 "$display", "TB WARNING: done is not 1 right now - this can be normal" {0 0 0};
    %vpi_call/w 3 51 "$display", "TB: Check done over next few clock cycles..." {0 0 0};
T_4.0 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55728dc57660_0, 0, 32;
    %pushi/vec4 4, 0, 32;
T_4.2 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_4.3, 5;
    %jmp/1 T_4.3, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x55728dc57490_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_4.4, 6;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0x55728dc57660_0, 0, 32;
T_4.4 ;
    %alloc S_0x55728dc571f0;
    %fork TD_Testbench.tick, S_0x55728dc571f0;
    %join;
    %free S_0x55728dc571f0;
    %jmp T_4.2;
T_4.3 ;
    %pop/vec4 1;
    %load/vec4 v0x55728dc57660_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.6, 8;
    %vpi_call/w 3 63 "$display", "FAIL: done has never asserted after start pulse" {0 0 0};
    %vpi_call/w 3 64 "$fatal" {0 0 0};
T_4.6 ;
    %vpi_call/w 3 67 "$display", "PASS: done asserted at least once after start pulse" {0 0 0};
    %vpi_call/w 3 68 "$finish" {0 0 0};
    %end;
    .thread T_4;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "testbench.sv";
    "rtl.v";
