Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.3 (lin64) Build 2018833 Wed Oct  4 19:58:07 MDT 2017
| Date         : Sat Oct  6 09:32:03 2018
| Host         : travis-job-timvideos-hdmi2usb-litex-437888928.travisci.net running 64-bit Ubuntu 14.04.5 LTS
| Command      : report_timing_summary -datasheet -max_paths 10 -file top_timing.rpt
| Design       : top
| Device       : 7a200t-sbg484
| Speed File   : -1  PRODUCTION 1.19 2017-08-11
--------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There is 1 register/latch pin with no clock driven by root clock pin: netsoc_info_dna_cnt_reg[0]/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 2 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 26 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 63 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -3.782    -2044.718                   1469                13766        0.057        0.000                      0                13762        0.264        0.000                       0                  4728  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                   Waveform(ns)         Period(ns)      Frequency(MHz)
-----                   ------------         ----------      --------------
clk100                  {0.000 5.000}        10.000          100.000         
  netsoc_pll_clk200     {0.000 2.500}        5.000           200.000         
  netsoc_pll_fb         {0.000 5.000}        10.000          100.000         
  netsoc_pll_sys        {0.000 5.000}        10.000          100.000         
  netsoc_pll_sys4x      {0.000 1.250}        2.500           400.000         
  netsoc_pll_sys4x_dqs  {0.625 1.875}        2.500           400.000         
eth_clocks_rx           {0.000 4.000}        8.000           125.000         
eth_rx_clk              {0.000 4.000}        8.000           125.000         
  ethphy_pll_clk_tx     {0.000 4.000}        8.000           125.000         
  ethphy_pll_clk_tx90   {2.000 6.000}        8.000           125.000         
  ethphy_pll_fb         {0.000 4.000}        8.000           125.000         
eth_tx_clk              {0.000 4.000}        8.000           125.000         
sys_clk                 {0.000 5.000}        10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                       WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                       -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk100                                                                                                                                                                    3.000        0.000                       0                     1  
  netsoc_pll_clk200           2.744        0.000                      0                   13        0.266        0.000                      0                   13        0.264        0.000                       0                    11  
  netsoc_pll_fb                                                                                                                                                           8.751        0.000                       0                     2  
  netsoc_pll_sys                                                                                                                                                          7.845        0.000                       0                     2  
  netsoc_pll_sys4x                                                                                                                                                        0.345        0.000                       0                    77  
  netsoc_pll_sys4x_dqs                                                                                                                                                    0.345        0.000                       0                     4  
eth_clocks_rx                                                                                                                                                             5.845        0.000                       0                     1  
eth_rx_clk                    1.253        0.000                      0                  428        0.073        0.000                      0                  428        2.000        0.000                       0                   152  
  ethphy_pll_clk_tx                                                                                                                                                       5.845        0.000                       0                     2  
  ethphy_pll_clk_tx90                                                                                                                                                     5.845        0.000                       0                     3  
  ethphy_pll_fb                                                                                                                                                           6.751        0.000                       0                     2  
eth_tx_clk                    0.262        0.000                      0                  226        0.122        0.000                      0                  226        3.500        0.000                       0                   102  
sys_clk                      -3.782    -2044.718                   1469                13095        0.057        0.000                      0                13095        3.750        0.000                       0                  4369  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
                   netsoc_pll_clk200        3.726        0.000                      0                    1                                                                        
                   eth_rx_clk               2.448        0.000                      0                    1                                                                        
                   eth_tx_clk               2.352        0.000                      0                    1                                                                        
                   sys_clk                  2.447        0.000                      0                    1                                                                        


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk100
  To Clock:  clk100

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk100
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk100 }

Check Type        Corner  Lib Pin           Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     PLLE2_ADV/CLKIN1  n/a            1.249         10.000      8.751      PLLE2_ADV_X1Y2  PLLE2_BASE/CLKIN1
Max Period        n/a     PLLE2_ADV/CLKIN1  n/a            52.633        10.000      42.633     PLLE2_ADV_X1Y2  PLLE2_BASE/CLKIN1
Low Pulse Width   Fast    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y2  PLLE2_BASE/CLKIN1
Low Pulse Width   Slow    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y2  PLLE2_BASE/CLKIN1
High Pulse Width  Slow    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y2  PLLE2_BASE/CLKIN1
High Pulse Width  Fast    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y2  PLLE2_BASE/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  netsoc_pll_clk200
  To Clock:  netsoc_pll_clk200

Setup :            0  Failing Endpoints,  Worst Slack        2.744ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.266ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        0.264ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.744ns  (required time - arrival time)
  Source:                 netsoc_reset_counter_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by netsoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            netsoc_reset_counter_reg[0]/CE
                            (rising edge-triggered cell FDSE clocked by netsoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             netsoc_pll_clk200
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (netsoc_pll_clk200 rise@5.000ns - netsoc_pll_clk200 rise@0.000ns)
  Data Path Delay:        1.998ns  (logic 0.718ns (35.936%)  route 1.280ns (64.064%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.181ns = ( 11.181 - 5.000 ) 
    Source Clock Delay      (SCD):    6.536ns
    Clock Pessimism Removal (CPR):    0.354ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock netsoc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.253     2.728    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.088     2.816 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.802     4.619    netsoc_pll_clk200
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     4.715 r  BUFG_3/O
                         net (fo=9, routed)           1.821     6.536    clk200_clk
    SLICE_X161Y152       FDSE                                         r  netsoc_reset_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X161Y152       FDSE (Prop_fdse_C_Q)         0.419     6.955 r  netsoc_reset_counter_reg[1]/Q
                         net (fo=5, routed)           0.901     7.856    netsoc_reset_counter[1]
    SLICE_X161Y152       LUT4 (Prop_lut4_I0_O)        0.299     8.155 r  netsoc_reset_counter[3]_i_1/O
                         net (fo=4, routed)           0.379     8.534    netsoc_reset_counter[3]_i_1_n_0
    SLICE_X161Y152       FDSE                                         r  netsoc_reset_counter_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock netsoc_pll_clk200 rise edge)
                                                      5.000     5.000 r  
    R4                                                0.000     5.000 r  clk100 (IN)
                         net (fo=0)                   0.000     5.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         1.405     6.405 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.181     7.586    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.083     7.669 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.718     9.387    netsoc_pll_clk200
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091     9.478 r  BUFG_3/O
                         net (fo=9, routed)           1.704    11.181    clk200_clk
    SLICE_X161Y152       FDSE                                         r  netsoc_reset_counter_reg[0]/C
                         clock pessimism              0.354    11.536    
                         clock uncertainty           -0.053    11.483    
    SLICE_X161Y152       FDSE (Setup_fdse_C_CE)      -0.205    11.278    netsoc_reset_counter_reg[0]
  -------------------------------------------------------------------
                         required time                         11.278    
                         arrival time                          -8.534    
  -------------------------------------------------------------------
                         slack                                  2.744    

Slack (MET) :             2.744ns  (required time - arrival time)
  Source:                 netsoc_reset_counter_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by netsoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            netsoc_reset_counter_reg[1]/CE
                            (rising edge-triggered cell FDSE clocked by netsoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             netsoc_pll_clk200
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (netsoc_pll_clk200 rise@5.000ns - netsoc_pll_clk200 rise@0.000ns)
  Data Path Delay:        1.998ns  (logic 0.718ns (35.936%)  route 1.280ns (64.064%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.181ns = ( 11.181 - 5.000 ) 
    Source Clock Delay      (SCD):    6.536ns
    Clock Pessimism Removal (CPR):    0.354ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock netsoc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.253     2.728    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.088     2.816 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.802     4.619    netsoc_pll_clk200
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     4.715 r  BUFG_3/O
                         net (fo=9, routed)           1.821     6.536    clk200_clk
    SLICE_X161Y152       FDSE                                         r  netsoc_reset_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X161Y152       FDSE (Prop_fdse_C_Q)         0.419     6.955 r  netsoc_reset_counter_reg[1]/Q
                         net (fo=5, routed)           0.901     7.856    netsoc_reset_counter[1]
    SLICE_X161Y152       LUT4 (Prop_lut4_I0_O)        0.299     8.155 r  netsoc_reset_counter[3]_i_1/O
                         net (fo=4, routed)           0.379     8.534    netsoc_reset_counter[3]_i_1_n_0
    SLICE_X161Y152       FDSE                                         r  netsoc_reset_counter_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock netsoc_pll_clk200 rise edge)
                                                      5.000     5.000 r  
    R4                                                0.000     5.000 r  clk100 (IN)
                         net (fo=0)                   0.000     5.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         1.405     6.405 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.181     7.586    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.083     7.669 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.718     9.387    netsoc_pll_clk200
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091     9.478 r  BUFG_3/O
                         net (fo=9, routed)           1.704    11.181    clk200_clk
    SLICE_X161Y152       FDSE                                         r  netsoc_reset_counter_reg[1]/C
                         clock pessimism              0.354    11.536    
                         clock uncertainty           -0.053    11.483    
    SLICE_X161Y152       FDSE (Setup_fdse_C_CE)      -0.205    11.278    netsoc_reset_counter_reg[1]
  -------------------------------------------------------------------
                         required time                         11.278    
                         arrival time                          -8.534    
  -------------------------------------------------------------------
                         slack                                  2.744    

Slack (MET) :             2.744ns  (required time - arrival time)
  Source:                 netsoc_reset_counter_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by netsoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            netsoc_reset_counter_reg[2]/CE
                            (rising edge-triggered cell FDSE clocked by netsoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             netsoc_pll_clk200
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (netsoc_pll_clk200 rise@5.000ns - netsoc_pll_clk200 rise@0.000ns)
  Data Path Delay:        1.998ns  (logic 0.718ns (35.936%)  route 1.280ns (64.064%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.181ns = ( 11.181 - 5.000 ) 
    Source Clock Delay      (SCD):    6.536ns
    Clock Pessimism Removal (CPR):    0.354ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock netsoc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.253     2.728    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.088     2.816 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.802     4.619    netsoc_pll_clk200
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     4.715 r  BUFG_3/O
                         net (fo=9, routed)           1.821     6.536    clk200_clk
    SLICE_X161Y152       FDSE                                         r  netsoc_reset_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X161Y152       FDSE (Prop_fdse_C_Q)         0.419     6.955 r  netsoc_reset_counter_reg[1]/Q
                         net (fo=5, routed)           0.901     7.856    netsoc_reset_counter[1]
    SLICE_X161Y152       LUT4 (Prop_lut4_I0_O)        0.299     8.155 r  netsoc_reset_counter[3]_i_1/O
                         net (fo=4, routed)           0.379     8.534    netsoc_reset_counter[3]_i_1_n_0
    SLICE_X161Y152       FDSE                                         r  netsoc_reset_counter_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock netsoc_pll_clk200 rise edge)
                                                      5.000     5.000 r  
    R4                                                0.000     5.000 r  clk100 (IN)
                         net (fo=0)                   0.000     5.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         1.405     6.405 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.181     7.586    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.083     7.669 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.718     9.387    netsoc_pll_clk200
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091     9.478 r  BUFG_3/O
                         net (fo=9, routed)           1.704    11.181    clk200_clk
    SLICE_X161Y152       FDSE                                         r  netsoc_reset_counter_reg[2]/C
                         clock pessimism              0.354    11.536    
                         clock uncertainty           -0.053    11.483    
    SLICE_X161Y152       FDSE (Setup_fdse_C_CE)      -0.205    11.278    netsoc_reset_counter_reg[2]
  -------------------------------------------------------------------
                         required time                         11.278    
                         arrival time                          -8.534    
  -------------------------------------------------------------------
                         slack                                  2.744    

Slack (MET) :             2.744ns  (required time - arrival time)
  Source:                 netsoc_reset_counter_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by netsoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            netsoc_reset_counter_reg[3]/CE
                            (rising edge-triggered cell FDSE clocked by netsoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             netsoc_pll_clk200
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (netsoc_pll_clk200 rise@5.000ns - netsoc_pll_clk200 rise@0.000ns)
  Data Path Delay:        1.998ns  (logic 0.718ns (35.936%)  route 1.280ns (64.064%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.181ns = ( 11.181 - 5.000 ) 
    Source Clock Delay      (SCD):    6.536ns
    Clock Pessimism Removal (CPR):    0.354ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock netsoc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.253     2.728    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.088     2.816 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.802     4.619    netsoc_pll_clk200
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     4.715 r  BUFG_3/O
                         net (fo=9, routed)           1.821     6.536    clk200_clk
    SLICE_X161Y152       FDSE                                         r  netsoc_reset_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X161Y152       FDSE (Prop_fdse_C_Q)         0.419     6.955 r  netsoc_reset_counter_reg[1]/Q
                         net (fo=5, routed)           0.901     7.856    netsoc_reset_counter[1]
    SLICE_X161Y152       LUT4 (Prop_lut4_I0_O)        0.299     8.155 r  netsoc_reset_counter[3]_i_1/O
                         net (fo=4, routed)           0.379     8.534    netsoc_reset_counter[3]_i_1_n_0
    SLICE_X161Y152       FDSE                                         r  netsoc_reset_counter_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock netsoc_pll_clk200 rise edge)
                                                      5.000     5.000 r  
    R4                                                0.000     5.000 r  clk100 (IN)
                         net (fo=0)                   0.000     5.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         1.405     6.405 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.181     7.586    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.083     7.669 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.718     9.387    netsoc_pll_clk200
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091     9.478 r  BUFG_3/O
                         net (fo=9, routed)           1.704    11.181    clk200_clk
    SLICE_X161Y152       FDSE                                         r  netsoc_reset_counter_reg[3]/C
                         clock pessimism              0.354    11.536    
                         clock uncertainty           -0.053    11.483    
    SLICE_X161Y152       FDSE (Setup_fdse_C_CE)      -0.205    11.278    netsoc_reset_counter_reg[3]
  -------------------------------------------------------------------
                         required time                         11.278    
                         arrival time                          -8.534    
  -------------------------------------------------------------------
                         slack                                  2.744    

Slack (MET) :             2.995ns  (required time - arrival time)
  Source:                 netsoc_reset_counter_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by netsoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            netsoc_ic_reset_reg/D
                            (rising edge-triggered cell FDRE clocked by netsoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             netsoc_pll_clk200
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (netsoc_pll_clk200 rise@5.000ns - netsoc_pll_clk200 rise@0.000ns)
  Data Path Delay:        1.864ns  (logic 0.580ns (31.124%)  route 1.284ns (68.876%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.181ns = ( 11.181 - 5.000 ) 
    Source Clock Delay      (SCD):    6.536ns
    Clock Pessimism Removal (CPR):    0.332ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock netsoc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.253     2.728    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.088     2.816 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.802     4.619    netsoc_pll_clk200
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     4.715 r  BUFG_3/O
                         net (fo=9, routed)           1.821     6.536    clk200_clk
    SLICE_X161Y152       FDSE                                         r  netsoc_reset_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X161Y152       FDSE (Prop_fdse_C_Q)         0.456     6.992 r  netsoc_reset_counter_reg[0]/Q
                         net (fo=6, routed)           0.880     7.871    netsoc_reset_counter[0]
    SLICE_X161Y152       LUT6 (Prop_lut6_I1_O)        0.124     7.995 r  netsoc_ic_reset_i_1/O
                         net (fo=1, routed)           0.404     8.399    netsoc_ic_reset_i_1_n_0
    SLICE_X160Y152       FDRE                                         r  netsoc_ic_reset_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock netsoc_pll_clk200 rise edge)
                                                      5.000     5.000 r  
    R4                                                0.000     5.000 r  clk100 (IN)
                         net (fo=0)                   0.000     5.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         1.405     6.405 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.181     7.586    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.083     7.669 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.718     9.387    netsoc_pll_clk200
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091     9.478 r  BUFG_3/O
                         net (fo=9, routed)           1.704    11.181    clk200_clk
    SLICE_X160Y152       FDRE                                         r  netsoc_ic_reset_reg/C
                         clock pessimism              0.332    11.514    
                         clock uncertainty           -0.053    11.461    
    SLICE_X160Y152       FDRE (Setup_fdre_C_D)       -0.067    11.394    netsoc_ic_reset_reg
  -------------------------------------------------------------------
                         required time                         11.394    
                         arrival time                          -8.399    
  -------------------------------------------------------------------
                         slack                                  2.995    

Slack (MET) :             3.311ns  (required time - arrival time)
  Source:                 FDPE_3/C
                            (rising edge-triggered cell FDPE clocked by netsoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            netsoc_reset_counter_reg[0]/S
                            (rising edge-triggered cell FDSE clocked by netsoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             netsoc_pll_clk200
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (netsoc_pll_clk200 rise@5.000ns - netsoc_pll_clk200 rise@0.000ns)
  Data Path Delay:        1.011ns  (logic 0.478ns (47.284%)  route 0.533ns (52.716%))
  Logic Levels:           0  
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.181ns = ( 11.181 - 5.000 ) 
    Source Clock Delay      (SCD):    6.536ns
    Clock Pessimism Removal (CPR):    0.329ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock netsoc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.253     2.728    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.088     2.816 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.802     4.619    netsoc_pll_clk200
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     4.715 r  BUFG_3/O
                         net (fo=9, routed)           1.821     6.536    clk200_clk
    SLICE_X162Y152       FDPE                                         r  FDPE_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y152       FDPE (Prop_fdpe_C_Q)         0.478     7.014 r  FDPE_3/Q
                         net (fo=5, routed)           0.533     7.547    clk200_rst
    SLICE_X161Y152       FDSE                                         r  netsoc_reset_counter_reg[0]/S
  -------------------------------------------------------------------    -------------------

                         (clock netsoc_pll_clk200 rise edge)
                                                      5.000     5.000 r  
    R4                                                0.000     5.000 r  clk100 (IN)
                         net (fo=0)                   0.000     5.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         1.405     6.405 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.181     7.586    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.083     7.669 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.718     9.387    netsoc_pll_clk200
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091     9.478 r  BUFG_3/O
                         net (fo=9, routed)           1.704    11.181    clk200_clk
    SLICE_X161Y152       FDSE                                         r  netsoc_reset_counter_reg[0]/C
                         clock pessimism              0.329    11.511    
                         clock uncertainty           -0.053    11.458    
    SLICE_X161Y152       FDSE (Setup_fdse_C_S)       -0.600    10.858    netsoc_reset_counter_reg[0]
  -------------------------------------------------------------------
                         required time                         10.858    
                         arrival time                          -7.547    
  -------------------------------------------------------------------
                         slack                                  3.311    

Slack (MET) :             3.311ns  (required time - arrival time)
  Source:                 FDPE_3/C
                            (rising edge-triggered cell FDPE clocked by netsoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            netsoc_reset_counter_reg[1]/S
                            (rising edge-triggered cell FDSE clocked by netsoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             netsoc_pll_clk200
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (netsoc_pll_clk200 rise@5.000ns - netsoc_pll_clk200 rise@0.000ns)
  Data Path Delay:        1.011ns  (logic 0.478ns (47.284%)  route 0.533ns (52.716%))
  Logic Levels:           0  
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.181ns = ( 11.181 - 5.000 ) 
    Source Clock Delay      (SCD):    6.536ns
    Clock Pessimism Removal (CPR):    0.329ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock netsoc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.253     2.728    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.088     2.816 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.802     4.619    netsoc_pll_clk200
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     4.715 r  BUFG_3/O
                         net (fo=9, routed)           1.821     6.536    clk200_clk
    SLICE_X162Y152       FDPE                                         r  FDPE_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y152       FDPE (Prop_fdpe_C_Q)         0.478     7.014 r  FDPE_3/Q
                         net (fo=5, routed)           0.533     7.547    clk200_rst
    SLICE_X161Y152       FDSE                                         r  netsoc_reset_counter_reg[1]/S
  -------------------------------------------------------------------    -------------------

                         (clock netsoc_pll_clk200 rise edge)
                                                      5.000     5.000 r  
    R4                                                0.000     5.000 r  clk100 (IN)
                         net (fo=0)                   0.000     5.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         1.405     6.405 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.181     7.586    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.083     7.669 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.718     9.387    netsoc_pll_clk200
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091     9.478 r  BUFG_3/O
                         net (fo=9, routed)           1.704    11.181    clk200_clk
    SLICE_X161Y152       FDSE                                         r  netsoc_reset_counter_reg[1]/C
                         clock pessimism              0.329    11.511    
                         clock uncertainty           -0.053    11.458    
    SLICE_X161Y152       FDSE (Setup_fdse_C_S)       -0.600    10.858    netsoc_reset_counter_reg[1]
  -------------------------------------------------------------------
                         required time                         10.858    
                         arrival time                          -7.547    
  -------------------------------------------------------------------
                         slack                                  3.311    

Slack (MET) :             3.311ns  (required time - arrival time)
  Source:                 FDPE_3/C
                            (rising edge-triggered cell FDPE clocked by netsoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            netsoc_reset_counter_reg[2]/S
                            (rising edge-triggered cell FDSE clocked by netsoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             netsoc_pll_clk200
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (netsoc_pll_clk200 rise@5.000ns - netsoc_pll_clk200 rise@0.000ns)
  Data Path Delay:        1.011ns  (logic 0.478ns (47.284%)  route 0.533ns (52.716%))
  Logic Levels:           0  
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.181ns = ( 11.181 - 5.000 ) 
    Source Clock Delay      (SCD):    6.536ns
    Clock Pessimism Removal (CPR):    0.329ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock netsoc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.253     2.728    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.088     2.816 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.802     4.619    netsoc_pll_clk200
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     4.715 r  BUFG_3/O
                         net (fo=9, routed)           1.821     6.536    clk200_clk
    SLICE_X162Y152       FDPE                                         r  FDPE_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y152       FDPE (Prop_fdpe_C_Q)         0.478     7.014 r  FDPE_3/Q
                         net (fo=5, routed)           0.533     7.547    clk200_rst
    SLICE_X161Y152       FDSE                                         r  netsoc_reset_counter_reg[2]/S
  -------------------------------------------------------------------    -------------------

                         (clock netsoc_pll_clk200 rise edge)
                                                      5.000     5.000 r  
    R4                                                0.000     5.000 r  clk100 (IN)
                         net (fo=0)                   0.000     5.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         1.405     6.405 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.181     7.586    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.083     7.669 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.718     9.387    netsoc_pll_clk200
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091     9.478 r  BUFG_3/O
                         net (fo=9, routed)           1.704    11.181    clk200_clk
    SLICE_X161Y152       FDSE                                         r  netsoc_reset_counter_reg[2]/C
                         clock pessimism              0.329    11.511    
                         clock uncertainty           -0.053    11.458    
    SLICE_X161Y152       FDSE (Setup_fdse_C_S)       -0.600    10.858    netsoc_reset_counter_reg[2]
  -------------------------------------------------------------------
                         required time                         10.858    
                         arrival time                          -7.547    
  -------------------------------------------------------------------
                         slack                                  3.311    

Slack (MET) :             3.311ns  (required time - arrival time)
  Source:                 FDPE_3/C
                            (rising edge-triggered cell FDPE clocked by netsoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            netsoc_reset_counter_reg[3]/S
                            (rising edge-triggered cell FDSE clocked by netsoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             netsoc_pll_clk200
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (netsoc_pll_clk200 rise@5.000ns - netsoc_pll_clk200 rise@0.000ns)
  Data Path Delay:        1.011ns  (logic 0.478ns (47.284%)  route 0.533ns (52.716%))
  Logic Levels:           0  
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.181ns = ( 11.181 - 5.000 ) 
    Source Clock Delay      (SCD):    6.536ns
    Clock Pessimism Removal (CPR):    0.329ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock netsoc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.253     2.728    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.088     2.816 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.802     4.619    netsoc_pll_clk200
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     4.715 r  BUFG_3/O
                         net (fo=9, routed)           1.821     6.536    clk200_clk
    SLICE_X162Y152       FDPE                                         r  FDPE_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y152       FDPE (Prop_fdpe_C_Q)         0.478     7.014 r  FDPE_3/Q
                         net (fo=5, routed)           0.533     7.547    clk200_rst
    SLICE_X161Y152       FDSE                                         r  netsoc_reset_counter_reg[3]/S
  -------------------------------------------------------------------    -------------------

                         (clock netsoc_pll_clk200 rise edge)
                                                      5.000     5.000 r  
    R4                                                0.000     5.000 r  clk100 (IN)
                         net (fo=0)                   0.000     5.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         1.405     6.405 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.181     7.586    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.083     7.669 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.718     9.387    netsoc_pll_clk200
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091     9.478 r  BUFG_3/O
                         net (fo=9, routed)           1.704    11.181    clk200_clk
    SLICE_X161Y152       FDSE                                         r  netsoc_reset_counter_reg[3]/C
                         clock pessimism              0.329    11.511    
                         clock uncertainty           -0.053    11.458    
    SLICE_X161Y152       FDSE (Setup_fdse_C_S)       -0.600    10.858    netsoc_reset_counter_reg[3]
  -------------------------------------------------------------------
                         required time                         10.858    
                         arrival time                          -7.547    
  -------------------------------------------------------------------
                         slack                                  3.311    

Slack (MET) :             3.390ns  (required time - arrival time)
  Source:                 netsoc_reset_counter_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by netsoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            netsoc_reset_counter_reg[1]/D
                            (rising edge-triggered cell FDSE clocked by netsoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             netsoc_pll_clk200
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (netsoc_pll_clk200 rise@5.000ns - netsoc_pll_clk200 rise@0.000ns)
  Data Path Delay:        1.632ns  (logic 0.746ns (45.711%)  route 0.886ns (54.289%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.181ns = ( 11.181 - 5.000 ) 
    Source Clock Delay      (SCD):    6.536ns
    Clock Pessimism Removal (CPR):    0.354ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock netsoc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.253     2.728    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.088     2.816 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.802     4.619    netsoc_pll_clk200
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     4.715 r  BUFG_3/O
                         net (fo=9, routed)           1.821     6.536    clk200_clk
    SLICE_X161Y152       FDSE                                         r  netsoc_reset_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X161Y152       FDSE (Prop_fdse_C_Q)         0.419     6.955 r  netsoc_reset_counter_reg[1]/Q
                         net (fo=5, routed)           0.886     7.841    netsoc_reset_counter[1]
    SLICE_X161Y152       LUT2 (Prop_lut2_I1_O)        0.327     8.168 r  netsoc_reset_counter[1]_i_1/O
                         net (fo=1, routed)           0.000     8.168    netsoc_reset_counter[1]_i_1_n_0
    SLICE_X161Y152       FDSE                                         r  netsoc_reset_counter_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock netsoc_pll_clk200 rise edge)
                                                      5.000     5.000 r  
    R4                                                0.000     5.000 r  clk100 (IN)
                         net (fo=0)                   0.000     5.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         1.405     6.405 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.181     7.586    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.083     7.669 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.718     9.387    netsoc_pll_clk200
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091     9.478 r  BUFG_3/O
                         net (fo=9, routed)           1.704    11.181    clk200_clk
    SLICE_X161Y152       FDSE                                         r  netsoc_reset_counter_reg[1]/C
                         clock pessimism              0.354    11.536    
                         clock uncertainty           -0.053    11.483    
    SLICE_X161Y152       FDSE (Setup_fdse_C_D)        0.075    11.558    netsoc_reset_counter_reg[1]
  -------------------------------------------------------------------
                         required time                         11.558    
                         arrival time                          -8.168    
  -------------------------------------------------------------------
                         slack                                  3.390    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.266ns  (arrival time - required time)
  Source:                 netsoc_reset_counter_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by netsoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            netsoc_reset_counter_reg[1]/D
                            (rising edge-triggered cell FDSE clocked by netsoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             netsoc_pll_clk200
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (netsoc_pll_clk200 rise@0.000ns - netsoc_pll_clk200 rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.183ns (49.030%)  route 0.190ns (50.970%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.508ns
    Source Clock Delay      (SCD):    1.952ns
    Clock Pessimism Removal (CPR):    0.556ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock netsoc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.683    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050     0.733 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.546     1.279    netsoc_pll_clk200
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     1.305 r  BUFG_3/O
                         net (fo=9, routed)           0.647     1.952    clk200_clk
    SLICE_X161Y152       FDSE                                         r  netsoc_reset_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X161Y152       FDSE (Prop_fdse_C_Q)         0.141     2.093 r  netsoc_reset_counter_reg[0]/Q
                         net (fo=6, routed)           0.190     2.283    netsoc_reset_counter[0]
    SLICE_X161Y152       LUT2 (Prop_lut2_I0_O)        0.042     2.325 r  netsoc_reset_counter[1]_i_1/O
                         net (fo=1, routed)           0.000     2.325    netsoc_reset_counter[1]_i_1_n_0
    SLICE_X161Y152       FDSE                                         r  netsoc_reset_counter_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock netsoc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.481     0.912    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053     0.965 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.595     1.560    netsoc_pll_clk200
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     1.589 r  BUFG_3/O
                         net (fo=9, routed)           0.919     2.508    clk200_clk
    SLICE_X161Y152       FDSE                                         r  netsoc_reset_counter_reg[1]/C
                         clock pessimism             -0.556     1.952    
    SLICE_X161Y152       FDSE (Hold_fdse_C_D)         0.107     2.059    netsoc_reset_counter_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.059    
                         arrival time                           2.325    
  -------------------------------------------------------------------
                         slack                                  0.266    

Slack (MET) :             0.269ns  (arrival time - required time)
  Source:                 netsoc_reset_counter_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by netsoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            netsoc_reset_counter_reg[3]/D
                            (rising edge-triggered cell FDSE clocked by netsoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             netsoc_pll_clk200
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (netsoc_pll_clk200 rise@0.000ns - netsoc_pll_clk200 rise@0.000ns)
  Data Path Delay:        0.376ns  (logic 0.184ns (48.905%)  route 0.192ns (51.095%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.508ns
    Source Clock Delay      (SCD):    1.952ns
    Clock Pessimism Removal (CPR):    0.556ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock netsoc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.683    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050     0.733 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.546     1.279    netsoc_pll_clk200
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     1.305 r  BUFG_3/O
                         net (fo=9, routed)           0.647     1.952    clk200_clk
    SLICE_X161Y152       FDSE                                         r  netsoc_reset_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X161Y152       FDSE (Prop_fdse_C_Q)         0.141     2.093 r  netsoc_reset_counter_reg[0]/Q
                         net (fo=6, routed)           0.192     2.285    netsoc_reset_counter[0]
    SLICE_X161Y152       LUT4 (Prop_lut4_I1_O)        0.043     2.328 r  netsoc_reset_counter[3]_i_2/O
                         net (fo=1, routed)           0.000     2.328    netsoc_reset_counter[3]_i_2_n_0
    SLICE_X161Y152       FDSE                                         r  netsoc_reset_counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock netsoc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.481     0.912    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053     0.965 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.595     1.560    netsoc_pll_clk200
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     1.589 r  BUFG_3/O
                         net (fo=9, routed)           0.919     2.508    clk200_clk
    SLICE_X161Y152       FDSE                                         r  netsoc_reset_counter_reg[3]/C
                         clock pessimism             -0.556     1.952    
    SLICE_X161Y152       FDSE (Hold_fdse_C_D)         0.107     2.059    netsoc_reset_counter_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.059    
                         arrival time                           2.328    
  -------------------------------------------------------------------
                         slack                                  0.269    

Slack (MET) :             0.285ns  (arrival time - required time)
  Source:                 netsoc_reset_counter_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by netsoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            netsoc_reset_counter_reg[0]/D
                            (rising edge-triggered cell FDSE clocked by netsoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             netsoc_pll_clk200
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (netsoc_pll_clk200 rise@0.000ns - netsoc_pll_clk200 rise@0.000ns)
  Data Path Delay:        0.376ns  (logic 0.186ns (49.436%)  route 0.190ns (50.564%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.508ns
    Source Clock Delay      (SCD):    1.952ns
    Clock Pessimism Removal (CPR):    0.556ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock netsoc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.683    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050     0.733 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.546     1.279    netsoc_pll_clk200
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     1.305 r  BUFG_3/O
                         net (fo=9, routed)           0.647     1.952    clk200_clk
    SLICE_X161Y152       FDSE                                         r  netsoc_reset_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X161Y152       FDSE (Prop_fdse_C_Q)         0.141     2.093 f  netsoc_reset_counter_reg[0]/Q
                         net (fo=6, routed)           0.190     2.283    netsoc_reset_counter[0]
    SLICE_X161Y152       LUT1 (Prop_lut1_I0_O)        0.045     2.328 r  netsoc_reset_counter[0]_i_1/O
                         net (fo=1, routed)           0.000     2.328    netsoc_reset_counter0[0]
    SLICE_X161Y152       FDSE                                         r  netsoc_reset_counter_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock netsoc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.481     0.912    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053     0.965 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.595     1.560    netsoc_pll_clk200
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     1.589 r  BUFG_3/O
                         net (fo=9, routed)           0.919     2.508    clk200_clk
    SLICE_X161Y152       FDSE                                         r  netsoc_reset_counter_reg[0]/C
                         clock pessimism             -0.556     1.952    
    SLICE_X161Y152       FDSE (Hold_fdse_C_D)         0.091     2.043    netsoc_reset_counter_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.043    
                         arrival time                           2.328    
  -------------------------------------------------------------------
                         slack                                  0.285    

Slack (MET) :             0.286ns  (arrival time - required time)
  Source:                 netsoc_reset_counter_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by netsoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            netsoc_reset_counter_reg[2]/D
                            (rising edge-triggered cell FDSE clocked by netsoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             netsoc_pll_clk200
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (netsoc_pll_clk200 rise@0.000ns - netsoc_pll_clk200 rise@0.000ns)
  Data Path Delay:        0.378ns  (logic 0.186ns (49.175%)  route 0.192ns (50.825%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.508ns
    Source Clock Delay      (SCD):    1.952ns
    Clock Pessimism Removal (CPR):    0.556ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock netsoc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.683    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050     0.733 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.546     1.279    netsoc_pll_clk200
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     1.305 r  BUFG_3/O
                         net (fo=9, routed)           0.647     1.952    clk200_clk
    SLICE_X161Y152       FDSE                                         r  netsoc_reset_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X161Y152       FDSE (Prop_fdse_C_Q)         0.141     2.093 r  netsoc_reset_counter_reg[0]/Q
                         net (fo=6, routed)           0.192     2.285    netsoc_reset_counter[0]
    SLICE_X161Y152       LUT3 (Prop_lut3_I1_O)        0.045     2.330 r  netsoc_reset_counter[2]_i_1/O
                         net (fo=1, routed)           0.000     2.330    netsoc_reset_counter[2]_i_1_n_0
    SLICE_X161Y152       FDSE                                         r  netsoc_reset_counter_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock netsoc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.481     0.912    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053     0.965 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.595     1.560    netsoc_pll_clk200
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     1.589 r  BUFG_3/O
                         net (fo=9, routed)           0.919     2.508    clk200_clk
    SLICE_X161Y152       FDSE                                         r  netsoc_reset_counter_reg[2]/C
                         clock pessimism             -0.556     1.952    
    SLICE_X161Y152       FDSE (Hold_fdse_C_D)         0.092     2.044    netsoc_reset_counter_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.044    
                         arrival time                           2.330    
  -------------------------------------------------------------------
                         slack                                  0.286    

Slack (MET) :             0.379ns  (arrival time - required time)
  Source:                 FDPE_3/C
                            (rising edge-triggered cell FDPE clocked by netsoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            netsoc_reset_counter_reg[0]/S
                            (rising edge-triggered cell FDSE clocked by netsoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             netsoc_pll_clk200
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (netsoc_pll_clk200 rise@0.000ns - netsoc_pll_clk200 rise@0.000ns)
  Data Path Delay:        0.324ns  (logic 0.148ns (45.693%)  route 0.176ns (54.307%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.508ns
    Source Clock Delay      (SCD):    1.952ns
    Clock Pessimism Removal (CPR):    0.540ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock netsoc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.683    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050     0.733 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.546     1.279    netsoc_pll_clk200
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     1.305 r  BUFG_3/O
                         net (fo=9, routed)           0.647     1.952    clk200_clk
    SLICE_X162Y152       FDPE                                         r  FDPE_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y152       FDPE (Prop_fdpe_C_Q)         0.148     2.100 r  FDPE_3/Q
                         net (fo=5, routed)           0.176     2.276    clk200_rst
    SLICE_X161Y152       FDSE                                         r  netsoc_reset_counter_reg[0]/S
  -------------------------------------------------------------------    -------------------

                         (clock netsoc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.481     0.912    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053     0.965 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.595     1.560    netsoc_pll_clk200
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     1.589 r  BUFG_3/O
                         net (fo=9, routed)           0.919     2.508    clk200_clk
    SLICE_X161Y152       FDSE                                         r  netsoc_reset_counter_reg[0]/C
                         clock pessimism             -0.540     1.968    
    SLICE_X161Y152       FDSE (Hold_fdse_C_S)        -0.071     1.897    netsoc_reset_counter_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.897    
                         arrival time                           2.276    
  -------------------------------------------------------------------
                         slack                                  0.379    

Slack (MET) :             0.379ns  (arrival time - required time)
  Source:                 FDPE_3/C
                            (rising edge-triggered cell FDPE clocked by netsoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            netsoc_reset_counter_reg[1]/S
                            (rising edge-triggered cell FDSE clocked by netsoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             netsoc_pll_clk200
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (netsoc_pll_clk200 rise@0.000ns - netsoc_pll_clk200 rise@0.000ns)
  Data Path Delay:        0.324ns  (logic 0.148ns (45.693%)  route 0.176ns (54.307%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.508ns
    Source Clock Delay      (SCD):    1.952ns
    Clock Pessimism Removal (CPR):    0.540ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock netsoc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.683    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050     0.733 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.546     1.279    netsoc_pll_clk200
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     1.305 r  BUFG_3/O
                         net (fo=9, routed)           0.647     1.952    clk200_clk
    SLICE_X162Y152       FDPE                                         r  FDPE_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y152       FDPE (Prop_fdpe_C_Q)         0.148     2.100 r  FDPE_3/Q
                         net (fo=5, routed)           0.176     2.276    clk200_rst
    SLICE_X161Y152       FDSE                                         r  netsoc_reset_counter_reg[1]/S
  -------------------------------------------------------------------    -------------------

                         (clock netsoc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.481     0.912    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053     0.965 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.595     1.560    netsoc_pll_clk200
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     1.589 r  BUFG_3/O
                         net (fo=9, routed)           0.919     2.508    clk200_clk
    SLICE_X161Y152       FDSE                                         r  netsoc_reset_counter_reg[1]/C
                         clock pessimism             -0.540     1.968    
    SLICE_X161Y152       FDSE (Hold_fdse_C_S)        -0.071     1.897    netsoc_reset_counter_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.897    
                         arrival time                           2.276    
  -------------------------------------------------------------------
                         slack                                  0.379    

Slack (MET) :             0.379ns  (arrival time - required time)
  Source:                 FDPE_3/C
                            (rising edge-triggered cell FDPE clocked by netsoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            netsoc_reset_counter_reg[2]/S
                            (rising edge-triggered cell FDSE clocked by netsoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             netsoc_pll_clk200
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (netsoc_pll_clk200 rise@0.000ns - netsoc_pll_clk200 rise@0.000ns)
  Data Path Delay:        0.324ns  (logic 0.148ns (45.693%)  route 0.176ns (54.307%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.508ns
    Source Clock Delay      (SCD):    1.952ns
    Clock Pessimism Removal (CPR):    0.540ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock netsoc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.683    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050     0.733 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.546     1.279    netsoc_pll_clk200
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     1.305 r  BUFG_3/O
                         net (fo=9, routed)           0.647     1.952    clk200_clk
    SLICE_X162Y152       FDPE                                         r  FDPE_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y152       FDPE (Prop_fdpe_C_Q)         0.148     2.100 r  FDPE_3/Q
                         net (fo=5, routed)           0.176     2.276    clk200_rst
    SLICE_X161Y152       FDSE                                         r  netsoc_reset_counter_reg[2]/S
  -------------------------------------------------------------------    -------------------

                         (clock netsoc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.481     0.912    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053     0.965 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.595     1.560    netsoc_pll_clk200
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     1.589 r  BUFG_3/O
                         net (fo=9, routed)           0.919     2.508    clk200_clk
    SLICE_X161Y152       FDSE                                         r  netsoc_reset_counter_reg[2]/C
                         clock pessimism             -0.540     1.968    
    SLICE_X161Y152       FDSE (Hold_fdse_C_S)        -0.071     1.897    netsoc_reset_counter_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.897    
                         arrival time                           2.276    
  -------------------------------------------------------------------
                         slack                                  0.379    

Slack (MET) :             0.379ns  (arrival time - required time)
  Source:                 FDPE_3/C
                            (rising edge-triggered cell FDPE clocked by netsoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            netsoc_reset_counter_reg[3]/S
                            (rising edge-triggered cell FDSE clocked by netsoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             netsoc_pll_clk200
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (netsoc_pll_clk200 rise@0.000ns - netsoc_pll_clk200 rise@0.000ns)
  Data Path Delay:        0.324ns  (logic 0.148ns (45.693%)  route 0.176ns (54.307%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.508ns
    Source Clock Delay      (SCD):    1.952ns
    Clock Pessimism Removal (CPR):    0.540ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock netsoc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.683    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050     0.733 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.546     1.279    netsoc_pll_clk200
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     1.305 r  BUFG_3/O
                         net (fo=9, routed)           0.647     1.952    clk200_clk
    SLICE_X162Y152       FDPE                                         r  FDPE_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y152       FDPE (Prop_fdpe_C_Q)         0.148     2.100 r  FDPE_3/Q
                         net (fo=5, routed)           0.176     2.276    clk200_rst
    SLICE_X161Y152       FDSE                                         r  netsoc_reset_counter_reg[3]/S
  -------------------------------------------------------------------    -------------------

                         (clock netsoc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.481     0.912    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053     0.965 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.595     1.560    netsoc_pll_clk200
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     1.589 r  BUFG_3/O
                         net (fo=9, routed)           0.919     2.508    clk200_clk
    SLICE_X161Y152       FDSE                                         r  netsoc_reset_counter_reg[3]/C
                         clock pessimism             -0.540     1.968    
    SLICE_X161Y152       FDSE (Hold_fdse_C_S)        -0.071     1.897    netsoc_reset_counter_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.897    
                         arrival time                           2.276    
  -------------------------------------------------------------------
                         slack                                  0.379    

Slack (MET) :             0.391ns  (arrival time - required time)
  Source:                 netsoc_reset_counter_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by netsoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            netsoc_ic_reset_reg/D
                            (rising edge-triggered cell FDRE clocked by netsoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             netsoc_pll_clk200
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (netsoc_pll_clk200 rise@0.000ns - netsoc_pll_clk200 rise@0.000ns)
  Data Path Delay:        0.474ns  (logic 0.226ns (47.638%)  route 0.248ns (52.362%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.508ns
    Source Clock Delay      (SCD):    1.952ns
    Clock Pessimism Removal (CPR):    0.543ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock netsoc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.683    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050     0.733 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.546     1.279    netsoc_pll_clk200
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     1.305 r  BUFG_3/O
                         net (fo=9, routed)           0.647     1.952    clk200_clk
    SLICE_X161Y152       FDSE                                         r  netsoc_reset_counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X161Y152       FDSE (Prop_fdse_C_Q)         0.128     2.080 r  netsoc_reset_counter_reg[3]/Q
                         net (fo=3, routed)           0.115     2.194    netsoc_reset_counter[3]
    SLICE_X161Y152       LUT6 (Prop_lut6_I3_O)        0.098     2.292 r  netsoc_ic_reset_i_1/O
                         net (fo=1, routed)           0.134     2.426    netsoc_ic_reset_i_1_n_0
    SLICE_X160Y152       FDRE                                         r  netsoc_ic_reset_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock netsoc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.481     0.912    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053     0.965 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.595     1.560    netsoc_pll_clk200
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     1.589 r  BUFG_3/O
                         net (fo=9, routed)           0.919     2.508    clk200_clk
    SLICE_X160Y152       FDRE                                         r  netsoc_ic_reset_reg/C
                         clock pessimism             -0.543     1.965    
    SLICE_X160Y152       FDRE (Hold_fdre_C_D)         0.070     2.035    netsoc_ic_reset_reg
  -------------------------------------------------------------------
                         required time                         -2.035    
                         arrival time                           2.426    
  -------------------------------------------------------------------
                         slack                                  0.391    

Slack (MET) :             0.496ns  (arrival time - required time)
  Source:                 netsoc_reset_counter_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by netsoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            netsoc_reset_counter_reg[0]/CE
                            (rising edge-triggered cell FDSE clocked by netsoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             netsoc_pll_clk200
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (netsoc_pll_clk200 rise@0.000ns - netsoc_pll_clk200 rise@0.000ns)
  Data Path Delay:        0.457ns  (logic 0.226ns (49.494%)  route 0.231ns (50.506%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.508ns
    Source Clock Delay      (SCD):    1.952ns
    Clock Pessimism Removal (CPR):    0.556ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock netsoc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.683    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050     0.733 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.546     1.279    netsoc_pll_clk200
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     1.305 r  BUFG_3/O
                         net (fo=9, routed)           0.647     1.952    clk200_clk
    SLICE_X161Y152       FDSE                                         r  netsoc_reset_counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X161Y152       FDSE (Prop_fdse_C_Q)         0.128     2.080 r  netsoc_reset_counter_reg[3]/Q
                         net (fo=3, routed)           0.115     2.194    netsoc_reset_counter[3]
    SLICE_X161Y152       LUT4 (Prop_lut4_I3_O)        0.098     2.292 r  netsoc_reset_counter[3]_i_1/O
                         net (fo=4, routed)           0.116     2.408    netsoc_reset_counter[3]_i_1_n_0
    SLICE_X161Y152       FDSE                                         r  netsoc_reset_counter_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock netsoc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.481     0.912    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053     0.965 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.595     1.560    netsoc_pll_clk200
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     1.589 r  BUFG_3/O
                         net (fo=9, routed)           0.919     2.508    clk200_clk
    SLICE_X161Y152       FDSE                                         r  netsoc_reset_counter_reg[0]/C
                         clock pessimism             -0.556     1.952    
    SLICE_X161Y152       FDSE (Hold_fdse_C_CE)       -0.039     1.913    netsoc_reset_counter_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.913    
                         arrival time                           2.408    
  -------------------------------------------------------------------
                         slack                                  0.496    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         netsoc_pll_clk200
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { PLLE2_BASE/CLKOUT3 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     IDELAYCTRL/REFCLK  n/a            3.225         5.000       1.775      IDELAYCTRL_X0Y1  IDELAYCTRL/REFCLK
Min Period        n/a     IDELAYCTRL/REFCLK  n/a            3.225         5.000       1.775      IDELAYCTRL_X1Y3  IDELAYCTRL_REPLICATED_0/REFCLK
Min Period        n/a     BUFG/I             n/a            2.155         5.000       2.845      BUFGCTRL_X0Y4    BUFG_3/I
Min Period        n/a     PLLE2_ADV/CLKOUT3  n/a            1.249         5.000       3.751      PLLE2_ADV_X1Y2   PLLE2_BASE/CLKOUT3
Min Period        n/a     FDPE/C             n/a            1.000         5.000       4.000      SLICE_X162Y152   FDPE_2/C
Min Period        n/a     FDPE/C             n/a            1.000         5.000       4.000      SLICE_X162Y152   FDPE_3/C
Min Period        n/a     FDSE/C             n/a            1.000         5.000       4.000      SLICE_X161Y152   netsoc_reset_counter_reg[0]/C
Min Period        n/a     FDSE/C             n/a            1.000         5.000       4.000      SLICE_X161Y152   netsoc_reset_counter_reg[1]/C
Min Period        n/a     FDSE/C             n/a            1.000         5.000       4.000      SLICE_X161Y152   netsoc_reset_counter_reg[2]/C
Min Period        n/a     FDSE/C             n/a            1.000         5.000       4.000      SLICE_X161Y152   netsoc_reset_counter_reg[3]/C
Max Period        n/a     IDELAYCTRL/REFCLK  n/a            5.264         5.000       0.264      IDELAYCTRL_X0Y1  IDELAYCTRL/REFCLK
Max Period        n/a     IDELAYCTRL/REFCLK  n/a            5.264         5.000       0.264      IDELAYCTRL_X1Y3  IDELAYCTRL_REPLICATED_0/REFCLK
Max Period        n/a     PLLE2_ADV/CLKOUT3  n/a            160.000       5.000       155.000    PLLE2_ADV_X1Y2   PLLE2_BASE/CLKOUT3
Low Pulse Width   Slow    FDPE/C             n/a            0.500         2.500       2.000      SLICE_X162Y152   FDPE_2/C
Low Pulse Width   Slow    FDPE/C             n/a            0.500         2.500       2.000      SLICE_X162Y152   FDPE_3/C
Low Pulse Width   Slow    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X161Y152   netsoc_reset_counter_reg[0]/C
Low Pulse Width   Slow    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X161Y152   netsoc_reset_counter_reg[1]/C
Low Pulse Width   Slow    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X161Y152   netsoc_reset_counter_reg[2]/C
Low Pulse Width   Slow    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X161Y152   netsoc_reset_counter_reg[3]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X160Y152   netsoc_ic_reset_reg/C
Low Pulse Width   Fast    FDPE/C             n/a            0.500         2.500       2.000      SLICE_X162Y152   FDPE_2/C
Low Pulse Width   Fast    FDPE/C             n/a            0.500         2.500       2.000      SLICE_X162Y152   FDPE_3/C
Low Pulse Width   Fast    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X161Y152   netsoc_reset_counter_reg[0]/C
High Pulse Width  Fast    FDPE/C             n/a            0.500         2.500       2.000      SLICE_X162Y152   FDPE_2/C
High Pulse Width  Fast    FDPE/C             n/a            0.500         2.500       2.000      SLICE_X162Y152   FDPE_3/C
High Pulse Width  Fast    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X161Y152   netsoc_reset_counter_reg[0]/C
High Pulse Width  Fast    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X161Y152   netsoc_reset_counter_reg[1]/C
High Pulse Width  Fast    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X161Y152   netsoc_reset_counter_reg[2]/C
High Pulse Width  Fast    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X161Y152   netsoc_reset_counter_reg[3]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X160Y152   netsoc_ic_reset_reg/C
High Pulse Width  Slow    FDPE/C             n/a            0.500         2.500       2.000      SLICE_X162Y152   FDPE_2/C
High Pulse Width  Slow    FDPE/C             n/a            0.500         2.500       2.000      SLICE_X162Y152   FDPE_3/C
High Pulse Width  Slow    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X161Y152   netsoc_reset_counter_reg[0]/C



---------------------------------------------------------------------------------------------------
From Clock:  netsoc_pll_fb
  To Clock:  netsoc_pll_fb

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        8.751ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         netsoc_pll_fb
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { PLLE2_BASE/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      PLLE2_ADV_X1Y2  PLLE2_BASE/CLKFBOUT
Min Period  n/a     PLLE2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      PLLE2_ADV_X1Y2  PLLE2_BASE/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBIN   n/a            52.633        10.000      42.633     PLLE2_ADV_X1Y2  PLLE2_BASE/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            160.000       10.000      150.000    PLLE2_ADV_X1Y2  PLLE2_BASE/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  netsoc_pll_sys
  To Clock:  netsoc_pll_sys

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         netsoc_pll_sys
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { PLLE2_BASE/CLKOUT0 }

Check Type  Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I             n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0   BUFG/I
Min Period  n/a     PLLE2_ADV/CLKOUT0  n/a            1.249         10.000      8.751      PLLE2_ADV_X1Y2  PLLE2_BASE/CLKOUT0
Max Period  n/a     PLLE2_ADV/CLKOUT0  n/a            160.000       10.000      150.000    PLLE2_ADV_X1Y2  PLLE2_BASE/CLKOUT0



---------------------------------------------------------------------------------------------------
From Clock:  netsoc_pll_sys4x
  To Clock:  netsoc_pll_sys4x

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        0.345ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         netsoc_pll_sys4x
Waveform(ns):       { 0.000 1.250 }
Period(ns):         2.500
Sources:            { PLLE2_BASE/CLKOUT1 }

Check Type  Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I             n/a            2.155         2.500       0.345      BUFGCTRL_X0Y3   BUFG_1/I
Min Period  n/a     ISERDESE2/CLK      n/a            1.667         2.500       0.833      ILOGIC_X1Y183   ISERDESE2/CLK
Min Period  n/a     ISERDESE2/CLKB     n/a            1.667         2.500       0.833      ILOGIC_X1Y183   ISERDESE2/CLKB
Min Period  n/a     ISERDESE2/CLK      n/a            1.667         2.500       0.833      ILOGIC_X1Y176   ISERDESE2_1/CLK
Min Period  n/a     ISERDESE2/CLKB     n/a            1.667         2.500       0.833      ILOGIC_X1Y176   ISERDESE2_1/CLKB
Min Period  n/a     ISERDESE2/CLK      n/a            1.667         2.500       0.833      ILOGIC_X1Y188   ISERDESE2_10/CLK
Min Period  n/a     ISERDESE2/CLKB     n/a            1.667         2.500       0.833      ILOGIC_X1Y188   ISERDESE2_10/CLKB
Min Period  n/a     ISERDESE2/CLK      n/a            1.667         2.500       0.833      ILOGIC_X1Y191   ISERDESE2_11/CLK
Min Period  n/a     ISERDESE2/CLKB     n/a            1.667         2.500       0.833      ILOGIC_X1Y191   ISERDESE2_11/CLKB
Min Period  n/a     ISERDESE2/CLK      n/a            1.667         2.500       0.833      ILOGIC_X1Y196   ISERDESE2_12/CLK
Max Period  n/a     PLLE2_ADV/CLKOUT1  n/a            160.000       2.500       157.500    PLLE2_ADV_X1Y2  PLLE2_BASE/CLKOUT1



---------------------------------------------------------------------------------------------------
From Clock:  netsoc_pll_sys4x_dqs
  To Clock:  netsoc_pll_sys4x_dqs

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        0.345ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         netsoc_pll_sys4x_dqs
Waveform(ns):       { 0.625 1.875 }
Period(ns):         2.500
Sources:            { PLLE2_BASE/CLKOUT2 }

Check Type  Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I             n/a            2.155         2.500       0.345      BUFGCTRL_X0Y5   BUFG_2/I
Min Period  n/a     OSERDESE2/CLK      n/a            1.667         2.500       0.833      OLOGIC_X1Y182   OSERDESE2_26/CLK
Min Period  n/a     OSERDESE2/CLK      n/a            1.667         2.500       0.833      OLOGIC_X1Y194   OSERDESE2_28/CLK
Min Period  n/a     PLLE2_ADV/CLKOUT2  n/a            1.249         2.500       1.251      PLLE2_ADV_X1Y2  PLLE2_BASE/CLKOUT2
Max Period  n/a     PLLE2_ADV/CLKOUT2  n/a            160.000       2.500       157.500    PLLE2_ADV_X1Y2  PLLE2_BASE/CLKOUT2



---------------------------------------------------------------------------------------------------
From Clock:  eth_clocks_rx
  To Clock:  eth_clocks_rx

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        5.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         eth_clocks_rx
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { eth_clocks_rx }

Check Type  Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period  n/a     BUFG/I   n/a            2.155         8.000       5.845      BUFGCTRL_X0Y1  BUFG_5/I



---------------------------------------------------------------------------------------------------
From Clock:  eth_rx_clk
  To Clock:  eth_rx_clk

Setup :            0  Failing Endpoints,  Worst Slack        1.253ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.073ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        2.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.253ns  (required time - arrival time)
  Source:                 IDDR/C
                            (rising edge-triggered cell IDDR clocked by eth_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ethmac_rx_converter_converter_source_payload_data_reg[38]/D
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (eth_rx_clk rise@8.000ns - eth_rx_clk rise@0.000ns)
  Data Path Delay:        6.150ns  (logic 0.697ns (11.333%)  route 5.453ns (88.667%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.499ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.510ns = ( 9.510 - 8.000 ) 
    Source Clock Delay      (SCD):    2.018ns
    Clock Pessimism Removal (CPR):    0.008ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  BUFG_5/O
                         net (fo=152, routed)         2.018     2.018    eth_rx_clk
    ILOGIC_X0Y79         IDDR                                         r  IDDR/C
  -------------------------------------------------------------------    -------------------
    ILOGIC_X0Y79         IDDR (Prop_iddr_C_Q1)        0.517     2.535 f  IDDR/Q1
                         net (fo=11, routed)          4.568     7.102    ethphy_rx_ctl
    SLICE_X74Y120        LUT3 (Prop_lut3_I2_O)        0.180     7.282 r  ethmac_rx_converter_converter_source_payload_data[38]_i_1/O
                         net (fo=5, routed)           0.886     8.168    ethmac_preamble_checker_source_last
    SLICE_X78Y122        FDRE                                         r  ethmac_rx_converter_converter_source_payload_data_reg[38]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     8.000 r  BUFG_5/O
                         net (fo=152, routed)         1.510     9.510    eth_rx_clk
    SLICE_X78Y122        FDRE                                         r  ethmac_rx_converter_converter_source_payload_data_reg[38]/C
                         clock pessimism              0.008     9.518    
                         clock uncertainty           -0.035     9.483    
    SLICE_X78Y122        FDRE (Setup_fdre_C_D)       -0.062     9.421    ethmac_rx_converter_converter_source_payload_data_reg[38]
  -------------------------------------------------------------------
                         required time                          9.421    
                         arrival time                          -8.168    
  -------------------------------------------------------------------
                         slack                                  1.253    

Slack (MET) :             1.275ns  (required time - arrival time)
  Source:                 IDDR/C
                            (rising edge-triggered cell IDDR clocked by eth_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ethmac_rx_converter_converter_source_last_reg/D
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (eth_rx_clk rise@8.000ns - eth_rx_clk rise@0.000ns)
  Data Path Delay:        6.224ns  (logic 0.821ns (13.191%)  route 5.403ns (86.809%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.496ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.513ns = ( 9.513 - 8.000 ) 
    Source Clock Delay      (SCD):    2.018ns
    Clock Pessimism Removal (CPR):    0.008ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  BUFG_5/O
                         net (fo=152, routed)         2.018     2.018    eth_rx_clk
    ILOGIC_X0Y79         IDDR                                         r  IDDR/C
  -------------------------------------------------------------------    -------------------
    ILOGIC_X0Y79         IDDR (Prop_iddr_C_Q1)        0.517     2.535 f  IDDR/Q1
                         net (fo=11, routed)          4.568     7.102    ethphy_rx_ctl
    SLICE_X74Y120        LUT3 (Prop_lut3_I2_O)        0.180     7.282 r  ethmac_rx_converter_converter_source_payload_data[38]_i_1/O
                         net (fo=5, routed)           0.836     8.118    ethmac_preamble_checker_source_last
    SLICE_X78Y120        LUT6 (Prop_lut6_I1_O)        0.124     8.242 r  ethmac_rx_converter_converter_source_last_i_1/O
                         net (fo=1, routed)           0.000     8.242    ethmac_rx_converter_converter_source_last_i_1_n_0
    SLICE_X78Y120        FDRE                                         r  ethmac_rx_converter_converter_source_last_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     8.000 r  BUFG_5/O
                         net (fo=152, routed)         1.513     9.513    eth_rx_clk
    SLICE_X78Y120        FDRE                                         r  ethmac_rx_converter_converter_source_last_reg/C
                         clock pessimism              0.008     9.521    
                         clock uncertainty           -0.035     9.486    
    SLICE_X78Y120        FDRE (Setup_fdre_C_D)        0.031     9.517    ethmac_rx_converter_converter_source_last_reg
  -------------------------------------------------------------------
                         required time                          9.517    
                         arrival time                          -8.242    
  -------------------------------------------------------------------
                         slack                                  1.275    

Slack (MET) :             1.458ns  (required time - arrival time)
  Source:                 IDDR/C
                            (rising edge-triggered cell IDDR clocked by eth_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            liteethmacpreamblechecker_state_reg/D
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (eth_rx_clk rise@8.000ns - eth_rx_clk rise@0.000ns)
  Data Path Delay:        6.054ns  (logic 0.945ns (15.611%)  route 5.109ns (84.389%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.482ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.527ns = ( 9.527 - 8.000 ) 
    Source Clock Delay      (SCD):    2.018ns
    Clock Pessimism Removal (CPR):    0.008ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  BUFG_5/O
                         net (fo=152, routed)         2.018     2.018    eth_rx_clk
    ILOGIC_X0Y79         IDDR                                         r  IDDR/C
  -------------------------------------------------------------------    -------------------
    ILOGIC_X0Y79         IDDR (Prop_iddr_C_Q1)        0.517     2.535 r  IDDR/Q1
                         net (fo=11, routed)          4.222     6.757    ethphy_rx_ctl
    SLICE_X71Y120        LUT6 (Prop_lut6_I4_O)        0.180     6.937 r  liteethmacpreamblechecker_state_i_4/O
                         net (fo=1, routed)           0.436     7.373    liteethmacpreamblechecker_state_i_4_n_0
    SLICE_X70Y120        LUT6 (Prop_lut6_I5_O)        0.124     7.497 r  liteethmacpreamblechecker_state_i_2/O
                         net (fo=1, routed)           0.450     7.947    liteethmacpreamblechecker_next_state
    SLICE_X71Y120        LUT5 (Prop_lut5_I0_O)        0.124     8.071 r  liteethmacpreamblechecker_state_i_1/O
                         net (fo=1, routed)           0.000     8.071    liteethmacpreamblechecker_state_i_1_n_0
    SLICE_X71Y120        FDRE                                         r  liteethmacpreamblechecker_state_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     8.000 r  BUFG_5/O
                         net (fo=152, routed)         1.527     9.527    eth_rx_clk
    SLICE_X71Y120        FDRE                                         r  liteethmacpreamblechecker_state_reg/C
                         clock pessimism              0.008     9.535    
                         clock uncertainty           -0.035     9.500    
    SLICE_X71Y120        FDRE (Setup_fdre_C_D)        0.029     9.529    liteethmacpreamblechecker_state_reg
  -------------------------------------------------------------------
                         required time                          9.529    
                         arrival time                          -8.071    
  -------------------------------------------------------------------
                         slack                                  1.458    

Slack (MET) :             1.582ns  (required time - arrival time)
  Source:                 IDDR/C
                            (rising edge-triggered cell IDDR clocked by eth_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ethmac_ps_preamble_error_toggle_i_reg/D
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (eth_rx_clk rise@8.000ns - eth_rx_clk rise@0.000ns)
  Data Path Delay:        5.974ns  (logic 0.697ns (11.667%)  route 5.277ns (88.333%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.485ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.524ns = ( 9.524 - 8.000 ) 
    Source Clock Delay      (SCD):    2.018ns
    Clock Pessimism Removal (CPR):    0.008ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  BUFG_5/O
                         net (fo=152, routed)         2.018     2.018    eth_rx_clk
    ILOGIC_X0Y79         IDDR                                         r  IDDR/C
  -------------------------------------------------------------------    -------------------
    ILOGIC_X0Y79         IDDR (Prop_iddr_C_Q1)        0.517     2.535 r  IDDR/Q1
                         net (fo=11, routed)          5.277     7.812    ethphy_rx_ctl
    SLICE_X74Y119        LUT4 (Prop_lut4_I1_O)        0.180     7.992 r  ethmac_ps_preamble_error_toggle_i_i_1/O
                         net (fo=1, routed)           0.000     7.992    ethmac_ps_preamble_error_toggle_i_i_1_n_0
    SLICE_X74Y119        FDRE                                         r  ethmac_ps_preamble_error_toggle_i_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     8.000 r  BUFG_5/O
                         net (fo=152, routed)         1.524     9.524    eth_rx_clk
    SLICE_X74Y119        FDRE                                         r  ethmac_ps_preamble_error_toggle_i_reg/C
                         clock pessimism              0.008     9.532    
                         clock uncertainty           -0.035     9.497    
    SLICE_X74Y119        FDRE (Setup_fdre_C_D)        0.077     9.574    ethmac_ps_preamble_error_toggle_i_reg
  -------------------------------------------------------------------
                         required time                          9.574    
                         arrival time                          -7.992    
  -------------------------------------------------------------------
                         slack                                  1.582    

Slack (MET) :             1.628ns  (required time - arrival time)
  Source:                 ethmac_rx_cdc_graycounter0_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            storage_10_reg_0_7_0_5/RAMA/WE
                            (rising edge-triggered cell RAMD32 clocked by eth_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (eth_rx_clk rise@8.000ns - eth_rx_clk rise@0.000ns)
  Data Path Delay:        5.778ns  (logic 1.396ns (24.159%)  route 4.382ns (75.841%))
  Logic Levels:           6  (LUT2=1 LUT4=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.527ns = ( 9.527 - 8.000 ) 
    Source Clock Delay      (SCD):    1.632ns
    Clock Pessimism Removal (CPR):    0.080ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  BUFG_5/O
                         net (fo=152, routed)         1.632     1.632    eth_rx_clk
    SLICE_X78Y119        FDRE                                         r  ethmac_rx_cdc_graycounter0_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y119        FDRE (Prop_fdre_C_Q)         0.456     2.088 r  ethmac_rx_cdc_graycounter0_q_reg[2]/Q
                         net (fo=2, routed)           0.957     3.045    ethmac_rx_cdc_graycounter0_q[2]
    SLICE_X79Y118        LUT6 (Prop_lut6_I1_O)        0.124     3.169 r  storage_12_reg_i_11/O
                         net (fo=1, routed)           0.403     3.572    storage_12_reg_i_11_n_0
    SLICE_X79Y117        LUT5 (Prop_lut5_I0_O)        0.124     3.696 r  storage_12_reg_i_8/O
                         net (fo=3, routed)           0.506     4.202    storage_12_reg_i_8_n_0
    SLICE_X78Y117        LUT5 (Prop_lut5_I4_O)        0.124     4.326 r  storage_12_reg_i_1/O
                         net (fo=11, routed)          0.854     5.180    ethmac_rx_cdc_asyncfifo_writable
    SLICE_X74Y120        LUT2 (Prop_lut2_I0_O)        0.116     5.296 r  ethmac_rx_converter_converter_demux[1]_i_2/O
                         net (fo=5, routed)           0.614     5.910    ethmac_rx_converter_converter_demux[1]_i_2_n_0
    SLICE_X73Y121        LUT6 (Prop_lut6_I0_O)        0.328     6.238 r  storage_10_reg_0_7_0_5_i_2/O
                         net (fo=5, routed)           0.437     6.675    ethmac_crc32_checker_sink_sink_ready
    SLICE_X73Y120        LUT4 (Prop_lut4_I3_O)        0.124     6.799 r  storage_10_reg_0_7_0_5_i_1/O
                         net (fo=16, routed)          0.612     7.411    storage_10_reg_0_7_0_5/WE
    SLICE_X72Y120        RAMD32                                       r  storage_10_reg_0_7_0_5/RAMA/WE
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     8.000 r  BUFG_5/O
                         net (fo=152, routed)         1.527     9.527    storage_10_reg_0_7_0_5/WCLK
    SLICE_X72Y120        RAMD32                                       r  storage_10_reg_0_7_0_5/RAMA/CLK
                         clock pessimism              0.080     9.607    
                         clock uncertainty           -0.035     9.572    
    SLICE_X72Y120        RAMD32 (Setup_ramd32_CLK_WE)
                                                     -0.533     9.039    storage_10_reg_0_7_0_5/RAMA
  -------------------------------------------------------------------
                         required time                          9.039    
                         arrival time                          -7.411    
  -------------------------------------------------------------------
                         slack                                  1.628    

Slack (MET) :             1.628ns  (required time - arrival time)
  Source:                 ethmac_rx_cdc_graycounter0_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            storage_10_reg_0_7_0_5/RAMA_D1/WE
                            (rising edge-triggered cell RAMD32 clocked by eth_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (eth_rx_clk rise@8.000ns - eth_rx_clk rise@0.000ns)
  Data Path Delay:        5.778ns  (logic 1.396ns (24.159%)  route 4.382ns (75.841%))
  Logic Levels:           6  (LUT2=1 LUT4=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.527ns = ( 9.527 - 8.000 ) 
    Source Clock Delay      (SCD):    1.632ns
    Clock Pessimism Removal (CPR):    0.080ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  BUFG_5/O
                         net (fo=152, routed)         1.632     1.632    eth_rx_clk
    SLICE_X78Y119        FDRE                                         r  ethmac_rx_cdc_graycounter0_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y119        FDRE (Prop_fdre_C_Q)         0.456     2.088 r  ethmac_rx_cdc_graycounter0_q_reg[2]/Q
                         net (fo=2, routed)           0.957     3.045    ethmac_rx_cdc_graycounter0_q[2]
    SLICE_X79Y118        LUT6 (Prop_lut6_I1_O)        0.124     3.169 r  storage_12_reg_i_11/O
                         net (fo=1, routed)           0.403     3.572    storage_12_reg_i_11_n_0
    SLICE_X79Y117        LUT5 (Prop_lut5_I0_O)        0.124     3.696 r  storage_12_reg_i_8/O
                         net (fo=3, routed)           0.506     4.202    storage_12_reg_i_8_n_0
    SLICE_X78Y117        LUT5 (Prop_lut5_I4_O)        0.124     4.326 r  storage_12_reg_i_1/O
                         net (fo=11, routed)          0.854     5.180    ethmac_rx_cdc_asyncfifo_writable
    SLICE_X74Y120        LUT2 (Prop_lut2_I0_O)        0.116     5.296 r  ethmac_rx_converter_converter_demux[1]_i_2/O
                         net (fo=5, routed)           0.614     5.910    ethmac_rx_converter_converter_demux[1]_i_2_n_0
    SLICE_X73Y121        LUT6 (Prop_lut6_I0_O)        0.328     6.238 r  storage_10_reg_0_7_0_5_i_2/O
                         net (fo=5, routed)           0.437     6.675    ethmac_crc32_checker_sink_sink_ready
    SLICE_X73Y120        LUT4 (Prop_lut4_I3_O)        0.124     6.799 r  storage_10_reg_0_7_0_5_i_1/O
                         net (fo=16, routed)          0.612     7.411    storage_10_reg_0_7_0_5/WE
    SLICE_X72Y120        RAMD32                                       r  storage_10_reg_0_7_0_5/RAMA_D1/WE
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     8.000 r  BUFG_5/O
                         net (fo=152, routed)         1.527     9.527    storage_10_reg_0_7_0_5/WCLK
    SLICE_X72Y120        RAMD32                                       r  storage_10_reg_0_7_0_5/RAMA_D1/CLK
                         clock pessimism              0.080     9.607    
                         clock uncertainty           -0.035     9.572    
    SLICE_X72Y120        RAMD32 (Setup_ramd32_CLK_WE)
                                                     -0.533     9.039    storage_10_reg_0_7_0_5/RAMA_D1
  -------------------------------------------------------------------
                         required time                          9.039    
                         arrival time                          -7.411    
  -------------------------------------------------------------------
                         slack                                  1.628    

Slack (MET) :             1.628ns  (required time - arrival time)
  Source:                 ethmac_rx_cdc_graycounter0_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            storage_10_reg_0_7_0_5/RAMB/WE
                            (rising edge-triggered cell RAMD32 clocked by eth_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (eth_rx_clk rise@8.000ns - eth_rx_clk rise@0.000ns)
  Data Path Delay:        5.778ns  (logic 1.396ns (24.159%)  route 4.382ns (75.841%))
  Logic Levels:           6  (LUT2=1 LUT4=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.527ns = ( 9.527 - 8.000 ) 
    Source Clock Delay      (SCD):    1.632ns
    Clock Pessimism Removal (CPR):    0.080ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  BUFG_5/O
                         net (fo=152, routed)         1.632     1.632    eth_rx_clk
    SLICE_X78Y119        FDRE                                         r  ethmac_rx_cdc_graycounter0_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y119        FDRE (Prop_fdre_C_Q)         0.456     2.088 r  ethmac_rx_cdc_graycounter0_q_reg[2]/Q
                         net (fo=2, routed)           0.957     3.045    ethmac_rx_cdc_graycounter0_q[2]
    SLICE_X79Y118        LUT6 (Prop_lut6_I1_O)        0.124     3.169 r  storage_12_reg_i_11/O
                         net (fo=1, routed)           0.403     3.572    storage_12_reg_i_11_n_0
    SLICE_X79Y117        LUT5 (Prop_lut5_I0_O)        0.124     3.696 r  storage_12_reg_i_8/O
                         net (fo=3, routed)           0.506     4.202    storage_12_reg_i_8_n_0
    SLICE_X78Y117        LUT5 (Prop_lut5_I4_O)        0.124     4.326 r  storage_12_reg_i_1/O
                         net (fo=11, routed)          0.854     5.180    ethmac_rx_cdc_asyncfifo_writable
    SLICE_X74Y120        LUT2 (Prop_lut2_I0_O)        0.116     5.296 r  ethmac_rx_converter_converter_demux[1]_i_2/O
                         net (fo=5, routed)           0.614     5.910    ethmac_rx_converter_converter_demux[1]_i_2_n_0
    SLICE_X73Y121        LUT6 (Prop_lut6_I0_O)        0.328     6.238 r  storage_10_reg_0_7_0_5_i_2/O
                         net (fo=5, routed)           0.437     6.675    ethmac_crc32_checker_sink_sink_ready
    SLICE_X73Y120        LUT4 (Prop_lut4_I3_O)        0.124     6.799 r  storage_10_reg_0_7_0_5_i_1/O
                         net (fo=16, routed)          0.612     7.411    storage_10_reg_0_7_0_5/WE
    SLICE_X72Y120        RAMD32                                       r  storage_10_reg_0_7_0_5/RAMB/WE
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     8.000 r  BUFG_5/O
                         net (fo=152, routed)         1.527     9.527    storage_10_reg_0_7_0_5/WCLK
    SLICE_X72Y120        RAMD32                                       r  storage_10_reg_0_7_0_5/RAMB/CLK
                         clock pessimism              0.080     9.607    
                         clock uncertainty           -0.035     9.572    
    SLICE_X72Y120        RAMD32 (Setup_ramd32_CLK_WE)
                                                     -0.533     9.039    storage_10_reg_0_7_0_5/RAMB
  -------------------------------------------------------------------
                         required time                          9.039    
                         arrival time                          -7.411    
  -------------------------------------------------------------------
                         slack                                  1.628    

Slack (MET) :             1.628ns  (required time - arrival time)
  Source:                 ethmac_rx_cdc_graycounter0_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            storage_10_reg_0_7_0_5/RAMB_D1/WE
                            (rising edge-triggered cell RAMD32 clocked by eth_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (eth_rx_clk rise@8.000ns - eth_rx_clk rise@0.000ns)
  Data Path Delay:        5.778ns  (logic 1.396ns (24.159%)  route 4.382ns (75.841%))
  Logic Levels:           6  (LUT2=1 LUT4=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.527ns = ( 9.527 - 8.000 ) 
    Source Clock Delay      (SCD):    1.632ns
    Clock Pessimism Removal (CPR):    0.080ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  BUFG_5/O
                         net (fo=152, routed)         1.632     1.632    eth_rx_clk
    SLICE_X78Y119        FDRE                                         r  ethmac_rx_cdc_graycounter0_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y119        FDRE (Prop_fdre_C_Q)         0.456     2.088 r  ethmac_rx_cdc_graycounter0_q_reg[2]/Q
                         net (fo=2, routed)           0.957     3.045    ethmac_rx_cdc_graycounter0_q[2]
    SLICE_X79Y118        LUT6 (Prop_lut6_I1_O)        0.124     3.169 r  storage_12_reg_i_11/O
                         net (fo=1, routed)           0.403     3.572    storage_12_reg_i_11_n_0
    SLICE_X79Y117        LUT5 (Prop_lut5_I0_O)        0.124     3.696 r  storage_12_reg_i_8/O
                         net (fo=3, routed)           0.506     4.202    storage_12_reg_i_8_n_0
    SLICE_X78Y117        LUT5 (Prop_lut5_I4_O)        0.124     4.326 r  storage_12_reg_i_1/O
                         net (fo=11, routed)          0.854     5.180    ethmac_rx_cdc_asyncfifo_writable
    SLICE_X74Y120        LUT2 (Prop_lut2_I0_O)        0.116     5.296 r  ethmac_rx_converter_converter_demux[1]_i_2/O
                         net (fo=5, routed)           0.614     5.910    ethmac_rx_converter_converter_demux[1]_i_2_n_0
    SLICE_X73Y121        LUT6 (Prop_lut6_I0_O)        0.328     6.238 r  storage_10_reg_0_7_0_5_i_2/O
                         net (fo=5, routed)           0.437     6.675    ethmac_crc32_checker_sink_sink_ready
    SLICE_X73Y120        LUT4 (Prop_lut4_I3_O)        0.124     6.799 r  storage_10_reg_0_7_0_5_i_1/O
                         net (fo=16, routed)          0.612     7.411    storage_10_reg_0_7_0_5/WE
    SLICE_X72Y120        RAMD32                                       r  storage_10_reg_0_7_0_5/RAMB_D1/WE
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     8.000 r  BUFG_5/O
                         net (fo=152, routed)         1.527     9.527    storage_10_reg_0_7_0_5/WCLK
    SLICE_X72Y120        RAMD32                                       r  storage_10_reg_0_7_0_5/RAMB_D1/CLK
                         clock pessimism              0.080     9.607    
                         clock uncertainty           -0.035     9.572    
    SLICE_X72Y120        RAMD32 (Setup_ramd32_CLK_WE)
                                                     -0.533     9.039    storage_10_reg_0_7_0_5/RAMB_D1
  -------------------------------------------------------------------
                         required time                          9.039    
                         arrival time                          -7.411    
  -------------------------------------------------------------------
                         slack                                  1.628    

Slack (MET) :             1.628ns  (required time - arrival time)
  Source:                 ethmac_rx_cdc_graycounter0_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            storage_10_reg_0_7_0_5/RAMC/WE
                            (rising edge-triggered cell RAMD32 clocked by eth_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (eth_rx_clk rise@8.000ns - eth_rx_clk rise@0.000ns)
  Data Path Delay:        5.778ns  (logic 1.396ns (24.159%)  route 4.382ns (75.841%))
  Logic Levels:           6  (LUT2=1 LUT4=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.527ns = ( 9.527 - 8.000 ) 
    Source Clock Delay      (SCD):    1.632ns
    Clock Pessimism Removal (CPR):    0.080ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  BUFG_5/O
                         net (fo=152, routed)         1.632     1.632    eth_rx_clk
    SLICE_X78Y119        FDRE                                         r  ethmac_rx_cdc_graycounter0_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y119        FDRE (Prop_fdre_C_Q)         0.456     2.088 r  ethmac_rx_cdc_graycounter0_q_reg[2]/Q
                         net (fo=2, routed)           0.957     3.045    ethmac_rx_cdc_graycounter0_q[2]
    SLICE_X79Y118        LUT6 (Prop_lut6_I1_O)        0.124     3.169 r  storage_12_reg_i_11/O
                         net (fo=1, routed)           0.403     3.572    storage_12_reg_i_11_n_0
    SLICE_X79Y117        LUT5 (Prop_lut5_I0_O)        0.124     3.696 r  storage_12_reg_i_8/O
                         net (fo=3, routed)           0.506     4.202    storage_12_reg_i_8_n_0
    SLICE_X78Y117        LUT5 (Prop_lut5_I4_O)        0.124     4.326 r  storage_12_reg_i_1/O
                         net (fo=11, routed)          0.854     5.180    ethmac_rx_cdc_asyncfifo_writable
    SLICE_X74Y120        LUT2 (Prop_lut2_I0_O)        0.116     5.296 r  ethmac_rx_converter_converter_demux[1]_i_2/O
                         net (fo=5, routed)           0.614     5.910    ethmac_rx_converter_converter_demux[1]_i_2_n_0
    SLICE_X73Y121        LUT6 (Prop_lut6_I0_O)        0.328     6.238 r  storage_10_reg_0_7_0_5_i_2/O
                         net (fo=5, routed)           0.437     6.675    ethmac_crc32_checker_sink_sink_ready
    SLICE_X73Y120        LUT4 (Prop_lut4_I3_O)        0.124     6.799 r  storage_10_reg_0_7_0_5_i_1/O
                         net (fo=16, routed)          0.612     7.411    storage_10_reg_0_7_0_5/WE
    SLICE_X72Y120        RAMD32                                       r  storage_10_reg_0_7_0_5/RAMC/WE
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     8.000 r  BUFG_5/O
                         net (fo=152, routed)         1.527     9.527    storage_10_reg_0_7_0_5/WCLK
    SLICE_X72Y120        RAMD32                                       r  storage_10_reg_0_7_0_5/RAMC/CLK
                         clock pessimism              0.080     9.607    
                         clock uncertainty           -0.035     9.572    
    SLICE_X72Y120        RAMD32 (Setup_ramd32_CLK_WE)
                                                     -0.533     9.039    storage_10_reg_0_7_0_5/RAMC
  -------------------------------------------------------------------
                         required time                          9.039    
                         arrival time                          -7.411    
  -------------------------------------------------------------------
                         slack                                  1.628    

Slack (MET) :             1.628ns  (required time - arrival time)
  Source:                 ethmac_rx_cdc_graycounter0_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            storage_10_reg_0_7_0_5/RAMC_D1/WE
                            (rising edge-triggered cell RAMD32 clocked by eth_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (eth_rx_clk rise@8.000ns - eth_rx_clk rise@0.000ns)
  Data Path Delay:        5.778ns  (logic 1.396ns (24.159%)  route 4.382ns (75.841%))
  Logic Levels:           6  (LUT2=1 LUT4=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.527ns = ( 9.527 - 8.000 ) 
    Source Clock Delay      (SCD):    1.632ns
    Clock Pessimism Removal (CPR):    0.080ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  BUFG_5/O
                         net (fo=152, routed)         1.632     1.632    eth_rx_clk
    SLICE_X78Y119        FDRE                                         r  ethmac_rx_cdc_graycounter0_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y119        FDRE (Prop_fdre_C_Q)         0.456     2.088 r  ethmac_rx_cdc_graycounter0_q_reg[2]/Q
                         net (fo=2, routed)           0.957     3.045    ethmac_rx_cdc_graycounter0_q[2]
    SLICE_X79Y118        LUT6 (Prop_lut6_I1_O)        0.124     3.169 r  storage_12_reg_i_11/O
                         net (fo=1, routed)           0.403     3.572    storage_12_reg_i_11_n_0
    SLICE_X79Y117        LUT5 (Prop_lut5_I0_O)        0.124     3.696 r  storage_12_reg_i_8/O
                         net (fo=3, routed)           0.506     4.202    storage_12_reg_i_8_n_0
    SLICE_X78Y117        LUT5 (Prop_lut5_I4_O)        0.124     4.326 r  storage_12_reg_i_1/O
                         net (fo=11, routed)          0.854     5.180    ethmac_rx_cdc_asyncfifo_writable
    SLICE_X74Y120        LUT2 (Prop_lut2_I0_O)        0.116     5.296 r  ethmac_rx_converter_converter_demux[1]_i_2/O
                         net (fo=5, routed)           0.614     5.910    ethmac_rx_converter_converter_demux[1]_i_2_n_0
    SLICE_X73Y121        LUT6 (Prop_lut6_I0_O)        0.328     6.238 r  storage_10_reg_0_7_0_5_i_2/O
                         net (fo=5, routed)           0.437     6.675    ethmac_crc32_checker_sink_sink_ready
    SLICE_X73Y120        LUT4 (Prop_lut4_I3_O)        0.124     6.799 r  storage_10_reg_0_7_0_5_i_1/O
                         net (fo=16, routed)          0.612     7.411    storage_10_reg_0_7_0_5/WE
    SLICE_X72Y120        RAMD32                                       r  storage_10_reg_0_7_0_5/RAMC_D1/WE
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     8.000 r  BUFG_5/O
                         net (fo=152, routed)         1.527     9.527    storage_10_reg_0_7_0_5/WCLK
    SLICE_X72Y120        RAMD32                                       r  storage_10_reg_0_7_0_5/RAMC_D1/CLK
                         clock pessimism              0.080     9.607    
                         clock uncertainty           -0.035     9.572    
    SLICE_X72Y120        RAMD32 (Setup_ramd32_CLK_WE)
                                                     -0.533     9.039    storage_10_reg_0_7_0_5/RAMC_D1
  -------------------------------------------------------------------
                         required time                          9.039    
                         arrival time                          -7.411    
  -------------------------------------------------------------------
                         slack                                  1.628    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.073ns  (arrival time - required time)
  Source:                 ethmac_rx_converter_converter_source_payload_data_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            storage_12_reg/DIADI[15]
                            (rising edge-triggered cell RAMB36E1 clocked by eth_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_rx_clk rise@0.000ns - eth_rx_clk rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.148ns (39.784%)  route 0.224ns (60.216%))
  Logic Levels:           0  
  Clock Path Skew:        0.056ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.874ns
    Source Clock Delay      (SCD):    0.563ns
    Clock Pessimism Removal (CPR):    0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  BUFG_5/O
                         net (fo=152, routed)         0.563     0.563    eth_rx_clk
    SLICE_X76Y122        FDRE                                         r  ethmac_rx_converter_converter_source_payload_data_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y122        FDRE (Prop_fdre_C_Q)         0.148     0.711 r  ethmac_rx_converter_converter_source_payload_data_reg[17]/Q
                         net (fo=1, routed)           0.224     0.935    ethmac_rx_converter_converter_source_payload_data[17]
    RAMB36_X4Y24         RAMB36E1                                     r  storage_12_reg/DIADI[15]
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  BUFG_5/O
                         net (fo=152, routed)         0.874     0.874    eth_rx_clk
    RAMB36_X4Y24         RAMB36E1                                     r  storage_12_reg/CLKBWRCLK
                         clock pessimism             -0.255     0.619    
    RAMB36_X4Y24         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_DIADI[15])
                                                      0.243     0.862    storage_12_reg
  -------------------------------------------------------------------
                         required time                         -0.862    
                         arrival time                           0.935    
  -------------------------------------------------------------------
                         slack                                  0.073    

Slack (MET) :             0.086ns  (arrival time - required time)
  Source:                 ethmac_crc32_checker_syncfifo_produce_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            storage_10_reg_0_7_6_7/RAMA/WADR1
                            (rising edge-triggered cell RAMD32 clocked by eth_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_rx_clk rise@0.000ns - eth_rx_clk rise@0.000ns)
  Data Path Delay:        0.409ns  (logic 0.141ns (34.453%)  route 0.268ns (65.547%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.838ns
    Source Clock Delay      (SCD):    0.569ns
    Clock Pessimism Removal (CPR):    0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  BUFG_5/O
                         net (fo=152, routed)         0.569     0.569    eth_rx_clk
    SLICE_X71Y119        FDRE                                         r  ethmac_crc32_checker_syncfifo_produce_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y119        FDRE (Prop_fdre_C_Q)         0.141     0.710 r  ethmac_crc32_checker_syncfifo_produce_reg[1]/Q
                         net (fo=19, routed)          0.268     0.978    storage_10_reg_0_7_6_7/ADDRD1
    SLICE_X72Y119        RAMD32                                       r  storage_10_reg_0_7_6_7/RAMA/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  BUFG_5/O
                         net (fo=152, routed)         0.838     0.838    storage_10_reg_0_7_6_7/WCLK
    SLICE_X72Y119        RAMD32                                       r  storage_10_reg_0_7_6_7/RAMA/CLK
                         clock pessimism             -0.255     0.583    
    SLICE_X72Y119        RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.309     0.892    storage_10_reg_0_7_6_7/RAMA
  -------------------------------------------------------------------
                         required time                         -0.892    
                         arrival time                           0.978    
  -------------------------------------------------------------------
                         slack                                  0.086    

Slack (MET) :             0.086ns  (arrival time - required time)
  Source:                 ethmac_crc32_checker_syncfifo_produce_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            storage_10_reg_0_7_6_7/RAMA_D1/WADR1
                            (rising edge-triggered cell RAMD32 clocked by eth_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_rx_clk rise@0.000ns - eth_rx_clk rise@0.000ns)
  Data Path Delay:        0.409ns  (logic 0.141ns (34.453%)  route 0.268ns (65.547%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.838ns
    Source Clock Delay      (SCD):    0.569ns
    Clock Pessimism Removal (CPR):    0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  BUFG_5/O
                         net (fo=152, routed)         0.569     0.569    eth_rx_clk
    SLICE_X71Y119        FDRE                                         r  ethmac_crc32_checker_syncfifo_produce_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y119        FDRE (Prop_fdre_C_Q)         0.141     0.710 r  ethmac_crc32_checker_syncfifo_produce_reg[1]/Q
                         net (fo=19, routed)          0.268     0.978    storage_10_reg_0_7_6_7/ADDRD1
    SLICE_X72Y119        RAMD32                                       r  storage_10_reg_0_7_6_7/RAMA_D1/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  BUFG_5/O
                         net (fo=152, routed)         0.838     0.838    storage_10_reg_0_7_6_7/WCLK
    SLICE_X72Y119        RAMD32                                       r  storage_10_reg_0_7_6_7/RAMA_D1/CLK
                         clock pessimism             -0.255     0.583    
    SLICE_X72Y119        RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.309     0.892    storage_10_reg_0_7_6_7/RAMA_D1
  -------------------------------------------------------------------
                         required time                         -0.892    
                         arrival time                           0.978    
  -------------------------------------------------------------------
                         slack                                  0.086    

Slack (MET) :             0.086ns  (arrival time - required time)
  Source:                 ethmac_crc32_checker_syncfifo_produce_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            storage_10_reg_0_7_6_7/RAMB/WADR1
                            (rising edge-triggered cell RAMD32 clocked by eth_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_rx_clk rise@0.000ns - eth_rx_clk rise@0.000ns)
  Data Path Delay:        0.409ns  (logic 0.141ns (34.453%)  route 0.268ns (65.547%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.838ns
    Source Clock Delay      (SCD):    0.569ns
    Clock Pessimism Removal (CPR):    0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  BUFG_5/O
                         net (fo=152, routed)         0.569     0.569    eth_rx_clk
    SLICE_X71Y119        FDRE                                         r  ethmac_crc32_checker_syncfifo_produce_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y119        FDRE (Prop_fdre_C_Q)         0.141     0.710 r  ethmac_crc32_checker_syncfifo_produce_reg[1]/Q
                         net (fo=19, routed)          0.268     0.978    storage_10_reg_0_7_6_7/ADDRD1
    SLICE_X72Y119        RAMD32                                       r  storage_10_reg_0_7_6_7/RAMB/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  BUFG_5/O
                         net (fo=152, routed)         0.838     0.838    storage_10_reg_0_7_6_7/WCLK
    SLICE_X72Y119        RAMD32                                       r  storage_10_reg_0_7_6_7/RAMB/CLK
                         clock pessimism             -0.255     0.583    
    SLICE_X72Y119        RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.309     0.892    storage_10_reg_0_7_6_7/RAMB
  -------------------------------------------------------------------
                         required time                         -0.892    
                         arrival time                           0.978    
  -------------------------------------------------------------------
                         slack                                  0.086    

Slack (MET) :             0.086ns  (arrival time - required time)
  Source:                 ethmac_crc32_checker_syncfifo_produce_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            storage_10_reg_0_7_6_7/RAMB_D1/WADR1
                            (rising edge-triggered cell RAMD32 clocked by eth_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_rx_clk rise@0.000ns - eth_rx_clk rise@0.000ns)
  Data Path Delay:        0.409ns  (logic 0.141ns (34.453%)  route 0.268ns (65.547%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.838ns
    Source Clock Delay      (SCD):    0.569ns
    Clock Pessimism Removal (CPR):    0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  BUFG_5/O
                         net (fo=152, routed)         0.569     0.569    eth_rx_clk
    SLICE_X71Y119        FDRE                                         r  ethmac_crc32_checker_syncfifo_produce_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y119        FDRE (Prop_fdre_C_Q)         0.141     0.710 r  ethmac_crc32_checker_syncfifo_produce_reg[1]/Q
                         net (fo=19, routed)          0.268     0.978    storage_10_reg_0_7_6_7/ADDRD1
    SLICE_X72Y119        RAMD32                                       r  storage_10_reg_0_7_6_7/RAMB_D1/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  BUFG_5/O
                         net (fo=152, routed)         0.838     0.838    storage_10_reg_0_7_6_7/WCLK
    SLICE_X72Y119        RAMD32                                       r  storage_10_reg_0_7_6_7/RAMB_D1/CLK
                         clock pessimism             -0.255     0.583    
    SLICE_X72Y119        RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.309     0.892    storage_10_reg_0_7_6_7/RAMB_D1
  -------------------------------------------------------------------
                         required time                         -0.892    
                         arrival time                           0.978    
  -------------------------------------------------------------------
                         slack                                  0.086    

Slack (MET) :             0.086ns  (arrival time - required time)
  Source:                 ethmac_crc32_checker_syncfifo_produce_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            storage_10_reg_0_7_6_7/RAMC/WADR1
                            (rising edge-triggered cell RAMD32 clocked by eth_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_rx_clk rise@0.000ns - eth_rx_clk rise@0.000ns)
  Data Path Delay:        0.409ns  (logic 0.141ns (34.453%)  route 0.268ns (65.547%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.838ns
    Source Clock Delay      (SCD):    0.569ns
    Clock Pessimism Removal (CPR):    0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  BUFG_5/O
                         net (fo=152, routed)         0.569     0.569    eth_rx_clk
    SLICE_X71Y119        FDRE                                         r  ethmac_crc32_checker_syncfifo_produce_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y119        FDRE (Prop_fdre_C_Q)         0.141     0.710 r  ethmac_crc32_checker_syncfifo_produce_reg[1]/Q
                         net (fo=19, routed)          0.268     0.978    storage_10_reg_0_7_6_7/ADDRD1
    SLICE_X72Y119        RAMD32                                       r  storage_10_reg_0_7_6_7/RAMC/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  BUFG_5/O
                         net (fo=152, routed)         0.838     0.838    storage_10_reg_0_7_6_7/WCLK
    SLICE_X72Y119        RAMD32                                       r  storage_10_reg_0_7_6_7/RAMC/CLK
                         clock pessimism             -0.255     0.583    
    SLICE_X72Y119        RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.309     0.892    storage_10_reg_0_7_6_7/RAMC
  -------------------------------------------------------------------
                         required time                         -0.892    
                         arrival time                           0.978    
  -------------------------------------------------------------------
                         slack                                  0.086    

Slack (MET) :             0.086ns  (arrival time - required time)
  Source:                 ethmac_crc32_checker_syncfifo_produce_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            storage_10_reg_0_7_6_7/RAMC_D1/WADR1
                            (rising edge-triggered cell RAMD32 clocked by eth_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_rx_clk rise@0.000ns - eth_rx_clk rise@0.000ns)
  Data Path Delay:        0.409ns  (logic 0.141ns (34.453%)  route 0.268ns (65.547%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.838ns
    Source Clock Delay      (SCD):    0.569ns
    Clock Pessimism Removal (CPR):    0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  BUFG_5/O
                         net (fo=152, routed)         0.569     0.569    eth_rx_clk
    SLICE_X71Y119        FDRE                                         r  ethmac_crc32_checker_syncfifo_produce_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y119        FDRE (Prop_fdre_C_Q)         0.141     0.710 r  ethmac_crc32_checker_syncfifo_produce_reg[1]/Q
                         net (fo=19, routed)          0.268     0.978    storage_10_reg_0_7_6_7/ADDRD1
    SLICE_X72Y119        RAMD32                                       r  storage_10_reg_0_7_6_7/RAMC_D1/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  BUFG_5/O
                         net (fo=152, routed)         0.838     0.838    storage_10_reg_0_7_6_7/WCLK
    SLICE_X72Y119        RAMD32                                       r  storage_10_reg_0_7_6_7/RAMC_D1/CLK
                         clock pessimism             -0.255     0.583    
    SLICE_X72Y119        RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.309     0.892    storage_10_reg_0_7_6_7/RAMC_D1
  -------------------------------------------------------------------
                         required time                         -0.892    
                         arrival time                           0.978    
  -------------------------------------------------------------------
                         slack                                  0.086    

Slack (MET) :             0.086ns  (arrival time - required time)
  Source:                 ethmac_crc32_checker_syncfifo_produce_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            storage_10_reg_0_7_6_7/RAMD/ADR1
                            (rising edge-triggered cell RAMS32 clocked by eth_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_rx_clk rise@0.000ns - eth_rx_clk rise@0.000ns)
  Data Path Delay:        0.409ns  (logic 0.141ns (34.453%)  route 0.268ns (65.547%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.838ns
    Source Clock Delay      (SCD):    0.569ns
    Clock Pessimism Removal (CPR):    0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  BUFG_5/O
                         net (fo=152, routed)         0.569     0.569    eth_rx_clk
    SLICE_X71Y119        FDRE                                         r  ethmac_crc32_checker_syncfifo_produce_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y119        FDRE (Prop_fdre_C_Q)         0.141     0.710 r  ethmac_crc32_checker_syncfifo_produce_reg[1]/Q
                         net (fo=19, routed)          0.268     0.978    storage_10_reg_0_7_6_7/ADDRD1
    SLICE_X72Y119        RAMS32                                       r  storage_10_reg_0_7_6_7/RAMD/ADR1
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  BUFG_5/O
                         net (fo=152, routed)         0.838     0.838    storage_10_reg_0_7_6_7/WCLK
    SLICE_X72Y119        RAMS32                                       r  storage_10_reg_0_7_6_7/RAMD/CLK
                         clock pessimism             -0.255     0.583    
    SLICE_X72Y119        RAMS32 (Hold_rams32_CLK_ADR1)
                                                      0.309     0.892    storage_10_reg_0_7_6_7/RAMD
  -------------------------------------------------------------------
                         required time                         -0.892    
                         arrival time                           0.978    
  -------------------------------------------------------------------
                         slack                                  0.086    

Slack (MET) :             0.086ns  (arrival time - required time)
  Source:                 ethmac_crc32_checker_syncfifo_produce_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            storage_10_reg_0_7_6_7/RAMD_D1/ADR1
                            (rising edge-triggered cell RAMS32 clocked by eth_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_rx_clk rise@0.000ns - eth_rx_clk rise@0.000ns)
  Data Path Delay:        0.409ns  (logic 0.141ns (34.453%)  route 0.268ns (65.547%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.838ns
    Source Clock Delay      (SCD):    0.569ns
    Clock Pessimism Removal (CPR):    0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  BUFG_5/O
                         net (fo=152, routed)         0.569     0.569    eth_rx_clk
    SLICE_X71Y119        FDRE                                         r  ethmac_crc32_checker_syncfifo_produce_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y119        FDRE (Prop_fdre_C_Q)         0.141     0.710 r  ethmac_crc32_checker_syncfifo_produce_reg[1]/Q
                         net (fo=19, routed)          0.268     0.978    storage_10_reg_0_7_6_7/ADDRD1
    SLICE_X72Y119        RAMS32                                       r  storage_10_reg_0_7_6_7/RAMD_D1/ADR1
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  BUFG_5/O
                         net (fo=152, routed)         0.838     0.838    storage_10_reg_0_7_6_7/WCLK
    SLICE_X72Y119        RAMS32                                       r  storage_10_reg_0_7_6_7/RAMD_D1/CLK
                         clock pessimism             -0.255     0.583    
    SLICE_X72Y119        RAMS32 (Hold_rams32_CLK_ADR1)
                                                      0.309     0.892    storage_10_reg_0_7_6_7/RAMD_D1
  -------------------------------------------------------------------
                         required time                         -0.892    
                         arrival time                           0.978    
  -------------------------------------------------------------------
                         slack                                  0.086    

Slack (MET) :             0.091ns  (arrival time - required time)
  Source:                 ethmac_crc32_checker_syncfifo_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            storage_10_reg_0_7_0_5/RAMA/WADR0
                            (rising edge-triggered cell RAMD32 clocked by eth_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_rx_clk rise@0.000ns - eth_rx_clk rise@0.000ns)
  Data Path Delay:        0.414ns  (logic 0.141ns (34.070%)  route 0.273ns (65.930%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.837ns
    Source Clock Delay      (SCD):    0.569ns
    Clock Pessimism Removal (CPR):    0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  BUFG_5/O
                         net (fo=152, routed)         0.569     0.569    eth_rx_clk
    SLICE_X71Y119        FDRE                                         r  ethmac_crc32_checker_syncfifo_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y119        FDRE (Prop_fdre_C_Q)         0.141     0.710 r  ethmac_crc32_checker_syncfifo_produce_reg[0]/Q
                         net (fo=19, routed)          0.273     0.982    storage_10_reg_0_7_0_5/ADDRD0
    SLICE_X72Y120        RAMD32                                       r  storage_10_reg_0_7_0_5/RAMA/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  BUFG_5/O
                         net (fo=152, routed)         0.837     0.837    storage_10_reg_0_7_0_5/WCLK
    SLICE_X72Y120        RAMD32                                       r  storage_10_reg_0_7_0_5/RAMA/CLK
                         clock pessimism             -0.255     0.582    
    SLICE_X72Y120        RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     0.892    storage_10_reg_0_7_0_5/RAMA
  -------------------------------------------------------------------
                         required time                         -0.892    
                         arrival time                           0.982    
  -------------------------------------------------------------------
                         slack                                  0.091    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         eth_rx_clk
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { BUFG_5/O }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         8.000       5.424      RAMB36_X4Y24    storage_12_reg/CLKBWRCLK
Min Period        n/a     IDDR/C              n/a            1.474         8.000       6.526      ILOGIC_X0Y79    IDDR/C
Min Period        n/a     IDDR/C              n/a            1.474         8.000       6.526      ILOGIC_X0Y96    IDDR_1/C
Min Period        n/a     IDDR/C              n/a            1.474         8.000       6.526      ILOGIC_X0Y92    IDDR_2/C
Min Period        n/a     IDDR/C              n/a            1.474         8.000       6.526      ILOGIC_X0Y91    IDDR_3/C
Min Period        n/a     IDDR/C              n/a            1.474         8.000       6.526      ILOGIC_X0Y86    IDDR_4/C
Min Period        n/a     PLLE2_ADV/CLKIN1    n/a            1.249         8.000       6.751      PLLE2_ADV_X1Y0  PLLE2_BASE_1/CLKIN1
Min Period        n/a     FDPE/C              n/a            1.000         8.000       7.000      SLICE_X68Y113   FDPE_8/C
Min Period        n/a     FDPE/C              n/a            1.000         8.000       7.000      SLICE_X68Y113   FDPE_9/C
Min Period        n/a     FDRE/C              n/a            1.000         8.000       7.000      SLICE_X80Y118   xilinxmultiregimpl7_regs0_reg[0]/C
Max Period        n/a     PLLE2_ADV/CLKIN1    n/a            52.633        8.000       44.633     PLLE2_ADV_X1Y0  PLLE2_BASE_1/CLKIN1
Low Pulse Width   Slow    PLLE2_ADV/CLKIN1    n/a            2.000         4.000       2.000      PLLE2_ADV_X1Y0  PLLE2_BASE_1/CLKIN1
Low Pulse Width   Fast    PLLE2_ADV/CLKIN1    n/a            2.000         4.000       2.000      PLLE2_ADV_X1Y0  PLLE2_BASE_1/CLKIN1
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         4.000       2.750      SLICE_X72Y120   storage_10_reg_0_7_0_5/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         4.000       2.750      SLICE_X72Y120   storage_10_reg_0_7_0_5/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         4.000       2.750      SLICE_X72Y120   storage_10_reg_0_7_0_5/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         4.000       2.750      SLICE_X72Y120   storage_10_reg_0_7_0_5/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         4.000       2.750      SLICE_X72Y120   storage_10_reg_0_7_0_5/RAMC/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         4.000       2.750      SLICE_X72Y120   storage_10_reg_0_7_0_5/RAMC_D1/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250         4.000       2.750      SLICE_X72Y120   storage_10_reg_0_7_0_5/RAMD/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250         4.000       2.750      SLICE_X72Y120   storage_10_reg_0_7_0_5/RAMD_D1/CLK
High Pulse Width  Slow    PLLE2_ADV/CLKIN1    n/a            2.000         4.000       2.000      PLLE2_ADV_X1Y0  PLLE2_BASE_1/CLKIN1
High Pulse Width  Fast    PLLE2_ADV/CLKIN1    n/a            2.000         4.000       2.000      PLLE2_ADV_X1Y0  PLLE2_BASE_1/CLKIN1
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         4.000       2.750      SLICE_X72Y119   storage_10_reg_0_7_6_7/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         4.000       2.750      SLICE_X72Y119   storage_10_reg_0_7_6_7/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         4.000       2.750      SLICE_X72Y119   storage_10_reg_0_7_6_7/RAMB/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         4.000       2.750      SLICE_X72Y119   storage_10_reg_0_7_6_7/RAMB_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         4.000       2.750      SLICE_X72Y119   storage_10_reg_0_7_6_7/RAMC/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         4.000       2.750      SLICE_X72Y119   storage_10_reg_0_7_6_7/RAMC_D1/CLK
High Pulse Width  Fast    RAMS32/CLK          n/a            1.250         4.000       2.750      SLICE_X72Y119   storage_10_reg_0_7_6_7/RAMD/CLK
High Pulse Width  Fast    RAMS32/CLK          n/a            1.250         4.000       2.750      SLICE_X72Y119   storage_10_reg_0_7_6_7/RAMD_D1/CLK



---------------------------------------------------------------------------------------------------
From Clock:  ethphy_pll_clk_tx
  To Clock:  ethphy_pll_clk_tx

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        5.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         ethphy_pll_clk_tx
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { PLLE2_BASE_1/CLKOUT0 }

Check Type  Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I             n/a            2.155         8.000       5.845      BUFGCTRL_X0Y2   BUFG_6/I
Min Period  n/a     PLLE2_ADV/CLKOUT0  n/a            1.249         8.000       6.751      PLLE2_ADV_X1Y0  PLLE2_BASE_1/CLKOUT0
Max Period  n/a     PLLE2_ADV/CLKOUT0  n/a            160.000       8.000       152.000    PLLE2_ADV_X1Y0  PLLE2_BASE_1/CLKOUT0



---------------------------------------------------------------------------------------------------
From Clock:  ethphy_pll_clk_tx90
  To Clock:  ethphy_pll_clk_tx90

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        5.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         ethphy_pll_clk_tx90
Waveform(ns):       { 2.000 6.000 }
Period(ns):         8.000
Sources:            { PLLE2_BASE_1/CLKOUT1 }

Check Type  Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I             n/a            2.155         8.000       5.845      BUFGCTRL_X0Y6   BUFG_7/I
Min Period  n/a     ODDR/C             n/a            1.474         8.000       6.526      OLOGIC_X0Y89    ODDR/C
Min Period  n/a     PLLE2_ADV/CLKOUT1  n/a            1.249         8.000       6.751      PLLE2_ADV_X1Y0  PLLE2_BASE_1/CLKOUT1
Max Period  n/a     PLLE2_ADV/CLKOUT1  n/a            160.000       8.000       152.000    PLLE2_ADV_X1Y0  PLLE2_BASE_1/CLKOUT1



---------------------------------------------------------------------------------------------------
From Clock:  ethphy_pll_fb
  To Clock:  ethphy_pll_fb

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        6.751ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         ethphy_pll_fb
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { PLLE2_BASE_1/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            1.249         8.000       6.751      PLLE2_ADV_X1Y0  PLLE2_BASE_1/CLKFBOUT
Min Period  n/a     PLLE2_ADV/CLKFBIN   n/a            1.249         8.000       6.751      PLLE2_ADV_X1Y0  PLLE2_BASE_1/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBIN   n/a            52.633        8.000       44.633     PLLE2_ADV_X1Y0  PLLE2_BASE_1/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            160.000       8.000       152.000    PLLE2_ADV_X1Y0  PLLE2_BASE_1/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  eth_tx_clk
  To Clock:  eth_tx_clk

Setup :            0  Failing Endpoints,  Worst Slack        0.262ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.122ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.262ns  (required time - arrival time)
  Source:                 storage_11_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by eth_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ODDR_2/D1
                            (rising edge-triggered cell ODDR clocked by eth_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (eth_tx_clk rise@8.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        6.803ns  (logic 3.022ns (44.424%)  route 3.781ns (55.576%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.865ns = ( 9.865 - 8.000 ) 
    Source Clock Delay      (SCD):    1.986ns
    Clock Pessimism Removal (CPR):    0.088ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  BUFG_6/O
                         net (fo=102, routed)         1.986     1.986    eth_tx_clk
    RAMB36_X1Y18         RAMB36E1                                     r  storage_11_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y18         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[8])
                                                      2.454     4.440 r  storage_11_reg/DOADO[8]
                         net (fo=1, routed)           1.245     5.685    ethmac_tx_converter_converter_sink_payload_data_reg[10]
    SLICE_X24Y91         LUT6 (Prop_lut6_I0_O)        0.124     5.809 r  ODDR_2_i_8/O
                         net (fo=2, routed)           0.892     6.701    ODDR_2_i_8_n_0
    SLICE_X16Y85         LUT4 (Prop_lut4_I3_O)        0.116     6.817 r  ODDR_2_i_4/O
                         net (fo=1, routed)           0.452     7.269    ODDR_2_i_4_n_0
    SLICE_X16Y85         LUT6 (Prop_lut6_I3_O)        0.328     7.597 r  ODDR_2_i_1/O
                         net (fo=1, routed)           1.191     8.789    ethmac_tx_gap_inserter_source_payload_data[0]
    OLOGIC_X0Y77         ODDR                                         r  ODDR_2/D1
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     8.000 r  BUFG_6/O
                         net (fo=102, routed)         1.865     9.865    eth_tx_clk
    OLOGIC_X0Y77         ODDR                                         r  ODDR_2/C
                         clock pessimism              0.088     9.954    
                         clock uncertainty           -0.069     9.885    
    OLOGIC_X0Y77         ODDR (Setup_oddr_C_D1)      -0.834     9.051    ODDR_2
  -------------------------------------------------------------------
                         required time                          9.051    
                         arrival time                          -8.789    
  -------------------------------------------------------------------
                         slack                                  0.262    

Slack (MET) :             0.275ns  (required time - arrival time)
  Source:                 storage_11_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by eth_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ODDR_4/D2
                            (rising edge-triggered cell ODDR clocked by eth_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (eth_tx_clk rise@8.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        6.788ns  (logic 3.062ns (45.110%)  route 3.726ns (54.890%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.863ns = ( 9.863 - 8.000 ) 
    Source Clock Delay      (SCD):    1.986ns
    Clock Pessimism Removal (CPR):    0.088ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  BUFG_6/O
                         net (fo=102, routed)         1.986     1.986    eth_tx_clk
    RAMB36_X1Y18         RAMB36E1                                     r  storage_11_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y18         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[14])
                                                      2.454     4.440 r  storage_11_reg/DOADO[14]
                         net (fo=1, routed)           1.156     5.596    ethmac_tx_converter_converter_sink_payload_data_reg[16]
    SLICE_X23Y90         LUT6 (Prop_lut6_I0_O)        0.124     5.720 r  ODDR_4_i_8/O
                         net (fo=2, routed)           0.974     6.694    ODDR_4_i_8_n_0
    SLICE_X14Y85         LUT4 (Prop_lut4_I3_O)        0.153     6.847 r  ODDR_4_i_6/O
                         net (fo=1, routed)           0.413     7.260    ODDR_4_i_6_n_0
    SLICE_X12Y85         LUT6 (Prop_lut6_I3_O)        0.331     7.591 r  ODDR_4_i_2/O
                         net (fo=1, routed)           1.183     8.774    ethmac_tx_gap_inserter_source_payload_data[6]
    OLOGIC_X0Y76         ODDR                                         r  ODDR_4/D2
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     8.000 r  BUFG_6/O
                         net (fo=102, routed)         1.863     9.863    eth_tx_clk
    OLOGIC_X0Y76         ODDR                                         r  ODDR_4/C
                         clock pessimism              0.088     9.952    
                         clock uncertainty           -0.069     9.883    
    OLOGIC_X0Y76         ODDR (Setup_oddr_C_D2)      -0.834     9.049    ODDR_4
  -------------------------------------------------------------------
                         required time                          9.049    
                         arrival time                          -8.774    
  -------------------------------------------------------------------
                         slack                                  0.275    

Slack (MET) :             0.371ns  (required time - arrival time)
  Source:                 storage_11_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by eth_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ODDR_4/D1
                            (rising edge-triggered cell ODDR clocked by eth_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (eth_tx_clk rise@8.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        6.692ns  (logic 3.026ns (45.221%)  route 3.666ns (54.779%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.863ns = ( 9.863 - 8.000 ) 
    Source Clock Delay      (SCD):    1.986ns
    Clock Pessimism Removal (CPR):    0.088ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  BUFG_6/O
                         net (fo=102, routed)         1.986     1.986    eth_tx_clk
    RAMB36_X1Y18         RAMB36E1                                     r  storage_11_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y18         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[26])
                                                      2.454     4.440 r  storage_11_reg/DOADO[26]
                         net (fo=1, routed)           1.025     5.465    ethmac_tx_converter_converter_sink_payload_data_reg[32]
    SLICE_X24Y90         LUT6 (Prop_lut6_I2_O)        0.124     5.589 r  ODDR_4_i_7/O
                         net (fo=2, routed)           0.953     6.542    ODDR_4_i_7_n_0
    SLICE_X16Y86         LUT4 (Prop_lut4_I3_O)        0.117     6.659 r  ODDR_4_i_4/O
                         net (fo=1, routed)           0.508     7.167    ODDR_4_i_4_n_0
    SLICE_X12Y86         LUT6 (Prop_lut6_I3_O)        0.331     7.498 r  ODDR_4_i_1/O
                         net (fo=1, routed)           1.180     8.677    ethmac_tx_gap_inserter_source_payload_data[2]
    OLOGIC_X0Y76         ODDR                                         r  ODDR_4/D1
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     8.000 r  BUFG_6/O
                         net (fo=102, routed)         1.863     9.863    eth_tx_clk
    OLOGIC_X0Y76         ODDR                                         r  ODDR_4/C
                         clock pessimism              0.088     9.952    
                         clock uncertainty           -0.069     9.883    
    OLOGIC_X0Y76         ODDR (Setup_oddr_C_D1)      -0.834     9.049    ODDR_4
  -------------------------------------------------------------------
                         required time                          9.049    
                         arrival time                          -8.677    
  -------------------------------------------------------------------
                         slack                                  0.371    

Slack (MET) :             0.382ns  (required time - arrival time)
  Source:                 storage_11_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by eth_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ODDR_2/D2
                            (rising edge-triggered cell ODDR clocked by eth_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (eth_tx_clk rise@8.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        6.683ns  (logic 2.826ns (42.286%)  route 3.857ns (57.714%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.865ns = ( 9.865 - 8.000 ) 
    Source Clock Delay      (SCD):    1.986ns
    Clock Pessimism Removal (CPR):    0.088ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  BUFG_6/O
                         net (fo=102, routed)         1.986     1.986    eth_tx_clk
    RAMB36_X1Y18         RAMB36E1                                     r  storage_11_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y18         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[12])
                                                      2.454     4.440 r  storage_11_reg/DOADO[12]
                         net (fo=1, routed)           1.205     5.645    ethmac_tx_converter_converter_sink_payload_data_reg[14]
    SLICE_X23Y90         LUT6 (Prop_lut6_I0_O)        0.124     5.769 r  ODDR_2_i_9/O
                         net (fo=1, routed)           0.723     6.492    ODDR_2_i_9_n_0
    SLICE_X18Y87         LUT4 (Prop_lut4_I3_O)        0.124     6.616 r  ODDR_2_i_7/O
                         net (fo=4, routed)           0.746     7.362    ODDR_2_i_7_n_0
    SLICE_X12Y86         LUT6 (Prop_lut6_I3_O)        0.124     7.486 r  ODDR_2_i_2/O
                         net (fo=1, routed)           1.183     8.669    ethmac_tx_gap_inserter_source_payload_data[4]
    OLOGIC_X0Y77         ODDR                                         r  ODDR_2/D2
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     8.000 r  BUFG_6/O
                         net (fo=102, routed)         1.865     9.865    eth_tx_clk
    OLOGIC_X0Y77         ODDR                                         r  ODDR_2/C
                         clock pessimism              0.088     9.954    
                         clock uncertainty           -0.069     9.885    
    OLOGIC_X0Y77         ODDR (Setup_oddr_C_D2)      -0.834     9.051    ODDR_2
  -------------------------------------------------------------------
                         required time                          9.051    
                         arrival time                          -8.669    
  -------------------------------------------------------------------
                         slack                                  0.382    

Slack (MET) :             0.500ns  (required time - arrival time)
  Source:                 xilinxmultiregimpl4_regs1_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            storage_11_reg/ADDRARDADDR[11]
                            (rising edge-triggered cell RAMB36E1 clocked by eth_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (eth_tx_clk rise@8.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        6.875ns  (logic 1.935ns (28.146%)  route 4.940ns (71.854%))
  Logic Levels:           9  (LUT2=1 LUT3=3 LUT4=2 LUT6=3)
  Clock Path Skew:        0.009ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.857ns = ( 9.857 - 8.000 ) 
    Source Clock Delay      (SCD):    1.936ns
    Clock Pessimism Removal (CPR):    0.088ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  BUFG_6/O
                         net (fo=102, routed)         1.936     1.936    eth_tx_clk
    SLICE_X25Y89         FDRE                                         r  xilinxmultiregimpl4_regs1_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y89         FDRE (Prop_fdre_C_Q)         0.419     2.355 r  xilinxmultiregimpl4_regs1_reg[2]/Q
                         net (fo=1, routed)           0.669     3.024    xilinxmultiregimpl4_regs1[2]
    SLICE_X25Y89         LUT4 (Prop_lut4_I1_O)        0.296     3.320 f  ethmac_tx_converter_converter_mux[1]_i_4/O
                         net (fo=1, routed)           0.628     3.948    ethmac_tx_converter_converter_mux[1]_i_4_n_0
    SLICE_X24Y88         LUT6 (Prop_lut6_I0_O)        0.124     4.072 f  ethmac_tx_converter_converter_mux[1]_i_3/O
                         net (fo=2, routed)           0.543     4.615    ethmac_tx_cdc_asyncfifo_readable
    SLICE_X23Y87         LUT3 (Prop_lut3_I0_O)        0.124     4.739 f  ethmac_padding_inserter_counter[15]_i_6/O
                         net (fo=5, routed)           0.445     5.184    ethmac_padding_inserter_source_valid
    SLICE_X21Y87         LUT3 (Prop_lut3_I0_O)        0.124     5.308 f  ODDR_1_i_2/O
                         net (fo=5, routed)           0.457     5.765    ethmac_crc32_inserter_source_valid
    SLICE_X21Y87         LUT4 (Prop_lut4_I1_O)        0.150     5.915 r  ethmac_crc32_inserter_cnt[1]_i_2/O
                         net (fo=5, routed)           0.366     6.282    ethmac_preamble_inserter_sink_ready
    SLICE_X23Y88         LUT6 (Prop_lut6_I5_O)        0.326     6.608 r  ethmac_tx_converter_converter_mux[1]_i_2/O
                         net (fo=4, routed)           0.447     7.055    ethmac_tx_converter_converter_mux0
    SLICE_X22Y90         LUT3 (Prop_lut3_I2_O)        0.124     7.179 r  storage_11_reg_i_47/O
                         net (fo=11, routed)          0.208     7.386    ethmac_tx_converter_converter_mux__0
    SLICE_X22Y90         LUT6 (Prop_lut6_I2_O)        0.124     7.510 r  storage_11_reg_i_46/O
                         net (fo=3, routed)           0.444     7.954    storage_11_reg_i_46_n_0
    SLICE_X22Y89         LUT2 (Prop_lut2_I0_O)        0.124     8.078 r  storage_11_reg_i_2/O
                         net (fo=2, routed)           0.733     8.811    ethmac_tx_cdc_graycounter1_q_next_binary[5]
    RAMB36_X1Y18         RAMB36E1                                     r  storage_11_reg/ADDRARDADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     8.000 r  BUFG_6/O
                         net (fo=102, routed)         1.857     9.857    eth_tx_clk
    RAMB36_X1Y18         RAMB36E1                                     r  storage_11_reg/CLKARDCLK
                         clock pessimism              0.088     9.946    
                         clock uncertainty           -0.069     9.877    
    RAMB36_X1Y18         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[11])
                                                     -0.566     9.311    storage_11_reg
  -------------------------------------------------------------------
                         required time                          9.311    
                         arrival time                          -8.811    
  -------------------------------------------------------------------
                         slack                                  0.500    

Slack (MET) :             0.633ns  (required time - arrival time)
  Source:                 xilinxmultiregimpl4_regs1_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            storage_11_reg/ADDRARDADDR[9]
                            (rising edge-triggered cell RAMB36E1 clocked by eth_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (eth_tx_clk rise@8.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        6.741ns  (logic 1.811ns (26.864%)  route 4.930ns (73.136%))
  Logic Levels:           8  (LUT3=3 LUT4=2 LUT5=1 LUT6=2)
  Clock Path Skew:        0.009ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.857ns = ( 9.857 - 8.000 ) 
    Source Clock Delay      (SCD):    1.936ns
    Clock Pessimism Removal (CPR):    0.088ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  BUFG_6/O
                         net (fo=102, routed)         1.936     1.936    eth_tx_clk
    SLICE_X25Y89         FDRE                                         r  xilinxmultiregimpl4_regs1_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y89         FDRE (Prop_fdre_C_Q)         0.419     2.355 r  xilinxmultiregimpl4_regs1_reg[2]/Q
                         net (fo=1, routed)           0.669     3.024    xilinxmultiregimpl4_regs1[2]
    SLICE_X25Y89         LUT4 (Prop_lut4_I1_O)        0.296     3.320 f  ethmac_tx_converter_converter_mux[1]_i_4/O
                         net (fo=1, routed)           0.628     3.948    ethmac_tx_converter_converter_mux[1]_i_4_n_0
    SLICE_X24Y88         LUT6 (Prop_lut6_I0_O)        0.124     4.072 f  ethmac_tx_converter_converter_mux[1]_i_3/O
                         net (fo=2, routed)           0.543     4.615    ethmac_tx_cdc_asyncfifo_readable
    SLICE_X23Y87         LUT3 (Prop_lut3_I0_O)        0.124     4.739 f  ethmac_padding_inserter_counter[15]_i_6/O
                         net (fo=5, routed)           0.445     5.184    ethmac_padding_inserter_source_valid
    SLICE_X21Y87         LUT3 (Prop_lut3_I0_O)        0.124     5.308 f  ODDR_1_i_2/O
                         net (fo=5, routed)           0.457     5.765    ethmac_crc32_inserter_source_valid
    SLICE_X21Y87         LUT4 (Prop_lut4_I1_O)        0.150     5.915 r  ethmac_crc32_inserter_cnt[1]_i_2/O
                         net (fo=5, routed)           0.366     6.282    ethmac_preamble_inserter_sink_ready
    SLICE_X23Y88         LUT6 (Prop_lut6_I5_O)        0.326     6.608 r  ethmac_tx_converter_converter_mux[1]_i_2/O
                         net (fo=4, routed)           0.447     7.055    ethmac_tx_converter_converter_mux0
    SLICE_X22Y90         LUT3 (Prop_lut3_I2_O)        0.124     7.179 r  storage_11_reg_i_47/O
                         net (fo=11, routed)          0.635     7.814    ethmac_tx_converter_converter_mux__0
    SLICE_X23Y90         LUT5 (Prop_lut5_I2_O)        0.124     7.938 r  storage_11_reg_i_4/O
                         net (fo=2, routed)           0.740     8.678    ethmac_tx_cdc_graycounter1_q_next_binary[3]
    RAMB36_X1Y18         RAMB36E1                                     r  storage_11_reg/ADDRARDADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     8.000 r  BUFG_6/O
                         net (fo=102, routed)         1.857     9.857    eth_tx_clk
    RAMB36_X1Y18         RAMB36E1                                     r  storage_11_reg/CLKARDCLK
                         clock pessimism              0.088     9.946    
                         clock uncertainty           -0.069     9.877    
    RAMB36_X1Y18         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[9])
                                                     -0.566     9.311    storage_11_reg
  -------------------------------------------------------------------
                         required time                          9.311    
                         arrival time                          -8.678    
  -------------------------------------------------------------------
                         slack                                  0.633    

Slack (MET) :             0.715ns  (required time - arrival time)
  Source:                 xilinxmultiregimpl4_regs1_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            storage_11_reg/ADDRARDADDR[7]
                            (rising edge-triggered cell RAMB36E1 clocked by eth_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (eth_tx_clk rise@8.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        6.659ns  (logic 1.811ns (27.196%)  route 4.848ns (72.805%))
  Logic Levels:           8  (LUT3=4 LUT4=2 LUT6=2)
  Clock Path Skew:        0.009ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.857ns = ( 9.857 - 8.000 ) 
    Source Clock Delay      (SCD):    1.936ns
    Clock Pessimism Removal (CPR):    0.088ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  BUFG_6/O
                         net (fo=102, routed)         1.936     1.936    eth_tx_clk
    SLICE_X25Y89         FDRE                                         r  xilinxmultiregimpl4_regs1_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y89         FDRE (Prop_fdre_C_Q)         0.419     2.355 r  xilinxmultiregimpl4_regs1_reg[2]/Q
                         net (fo=1, routed)           0.669     3.024    xilinxmultiregimpl4_regs1[2]
    SLICE_X25Y89         LUT4 (Prop_lut4_I1_O)        0.296     3.320 f  ethmac_tx_converter_converter_mux[1]_i_4/O
                         net (fo=1, routed)           0.628     3.948    ethmac_tx_converter_converter_mux[1]_i_4_n_0
    SLICE_X24Y88         LUT6 (Prop_lut6_I0_O)        0.124     4.072 f  ethmac_tx_converter_converter_mux[1]_i_3/O
                         net (fo=2, routed)           0.543     4.615    ethmac_tx_cdc_asyncfifo_readable
    SLICE_X23Y87         LUT3 (Prop_lut3_I0_O)        0.124     4.739 f  ethmac_padding_inserter_counter[15]_i_6/O
                         net (fo=5, routed)           0.445     5.184    ethmac_padding_inserter_source_valid
    SLICE_X21Y87         LUT3 (Prop_lut3_I0_O)        0.124     5.308 f  ODDR_1_i_2/O
                         net (fo=5, routed)           0.457     5.765    ethmac_crc32_inserter_source_valid
    SLICE_X21Y87         LUT4 (Prop_lut4_I1_O)        0.150     5.915 r  ethmac_crc32_inserter_cnt[1]_i_2/O
                         net (fo=5, routed)           0.366     6.282    ethmac_preamble_inserter_sink_ready
    SLICE_X23Y88         LUT6 (Prop_lut6_I5_O)        0.326     6.608 r  ethmac_tx_converter_converter_mux[1]_i_2/O
                         net (fo=4, routed)           0.447     7.055    ethmac_tx_converter_converter_mux0
    SLICE_X22Y90         LUT3 (Prop_lut3_I2_O)        0.124     7.179 r  storage_11_reg_i_47/O
                         net (fo=11, routed)          0.459     7.637    ethmac_tx_converter_converter_mux__0
    SLICE_X24Y90         LUT3 (Prop_lut3_I1_O)        0.124     7.761 r  storage_11_reg_i_6/O
                         net (fo=2, routed)           0.834     8.596    ethmac_tx_cdc_graycounter1_q_next_binary[1]
    RAMB36_X1Y18         RAMB36E1                                     r  storage_11_reg/ADDRARDADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     8.000 r  BUFG_6/O
                         net (fo=102, routed)         1.857     9.857    eth_tx_clk
    RAMB36_X1Y18         RAMB36E1                                     r  storage_11_reg/CLKARDCLK
                         clock pessimism              0.088     9.946    
                         clock uncertainty           -0.069     9.877    
    RAMB36_X1Y18         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[7])
                                                     -0.566     9.311    storage_11_reg
  -------------------------------------------------------------------
                         required time                          9.311    
                         arrival time                          -8.596    
  -------------------------------------------------------------------
                         slack                                  0.715    

Slack (MET) :             0.768ns  (required time - arrival time)
  Source:                 storage_11_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by eth_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ODDR_5/D2
                            (rising edge-triggered cell ODDR clocked by eth_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (eth_tx_clk rise@8.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        6.297ns  (logic 2.826ns (44.880%)  route 3.471ns (55.120%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.865ns = ( 9.865 - 8.000 ) 
    Source Clock Delay      (SCD):    1.986ns
    Clock Pessimism Removal (CPR):    0.088ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  BUFG_6/O
                         net (fo=102, routed)         1.986     1.986    eth_tx_clk
    RAMB36_X1Y18         RAMB36E1                                     r  storage_11_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y18         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[31])
                                                      2.454     4.440 r  storage_11_reg/DOADO[31]
                         net (fo=1, routed)           1.152     5.592    ethmac_tx_converter_converter_sink_payload_data_reg[37]
    SLICE_X23Y93         LUT6 (Prop_lut6_I2_O)        0.124     5.716 r  ODDR_5_i_7/O
                         net (fo=2, routed)           0.830     6.546    ODDR_5_i_7_n_0
    SLICE_X14Y87         LUT6 (Prop_lut6_I1_O)        0.124     6.670 r  ODDR_5_i_5/O
                         net (fo=1, routed)           0.304     6.974    ODDR_5_i_5_n_0
    SLICE_X12Y87         LUT6 (Prop_lut6_I4_O)        0.124     7.098 r  ODDR_5_i_2/O
                         net (fo=1, routed)           1.184     8.283    ethmac_tx_gap_inserter_source_payload_data[7]
    OLOGIC_X0Y78         ODDR                                         r  ODDR_5/D2
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     8.000 r  BUFG_6/O
                         net (fo=102, routed)         1.865     9.865    eth_tx_clk
    OLOGIC_X0Y78         ODDR                                         r  ODDR_5/C
                         clock pessimism              0.088     9.954    
                         clock uncertainty           -0.069     9.885    
    OLOGIC_X0Y78         ODDR (Setup_oddr_C_D2)      -0.834     9.051    ODDR_5
  -------------------------------------------------------------------
                         required time                          9.051    
                         arrival time                          -8.283    
  -------------------------------------------------------------------
                         slack                                  0.768    

Slack (MET) :             0.772ns  (required time - arrival time)
  Source:                 xilinxmultiregimpl4_regs1_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            storage_11_reg/ADDRARDADDR[8]
                            (rising edge-triggered cell RAMB36E1 clocked by eth_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (eth_tx_clk rise@8.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        6.603ns  (logic 1.811ns (27.429%)  route 4.792ns (72.571%))
  Logic Levels:           8  (LUT3=3 LUT4=3 LUT6=2)
  Clock Path Skew:        0.009ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.857ns = ( 9.857 - 8.000 ) 
    Source Clock Delay      (SCD):    1.936ns
    Clock Pessimism Removal (CPR):    0.088ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  BUFG_6/O
                         net (fo=102, routed)         1.936     1.936    eth_tx_clk
    SLICE_X25Y89         FDRE                                         r  xilinxmultiregimpl4_regs1_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y89         FDRE (Prop_fdre_C_Q)         0.419     2.355 r  xilinxmultiregimpl4_regs1_reg[2]/Q
                         net (fo=1, routed)           0.669     3.024    xilinxmultiregimpl4_regs1[2]
    SLICE_X25Y89         LUT4 (Prop_lut4_I1_O)        0.296     3.320 f  ethmac_tx_converter_converter_mux[1]_i_4/O
                         net (fo=1, routed)           0.628     3.948    ethmac_tx_converter_converter_mux[1]_i_4_n_0
    SLICE_X24Y88         LUT6 (Prop_lut6_I0_O)        0.124     4.072 f  ethmac_tx_converter_converter_mux[1]_i_3/O
                         net (fo=2, routed)           0.543     4.615    ethmac_tx_cdc_asyncfifo_readable
    SLICE_X23Y87         LUT3 (Prop_lut3_I0_O)        0.124     4.739 f  ethmac_padding_inserter_counter[15]_i_6/O
                         net (fo=5, routed)           0.445     5.184    ethmac_padding_inserter_source_valid
    SLICE_X21Y87         LUT3 (Prop_lut3_I0_O)        0.124     5.308 f  ODDR_1_i_2/O
                         net (fo=5, routed)           0.457     5.765    ethmac_crc32_inserter_source_valid
    SLICE_X21Y87         LUT4 (Prop_lut4_I1_O)        0.150     5.915 r  ethmac_crc32_inserter_cnt[1]_i_2/O
                         net (fo=5, routed)           0.366     6.282    ethmac_preamble_inserter_sink_ready
    SLICE_X23Y88         LUT6 (Prop_lut6_I5_O)        0.326     6.608 r  ethmac_tx_converter_converter_mux[1]_i_2/O
                         net (fo=4, routed)           0.447     7.055    ethmac_tx_converter_converter_mux0
    SLICE_X22Y90         LUT3 (Prop_lut3_I2_O)        0.124     7.179 r  storage_11_reg_i_47/O
                         net (fo=11, routed)          0.640     7.819    ethmac_tx_converter_converter_mux__0
    SLICE_X23Y90         LUT4 (Prop_lut4_I0_O)        0.124     7.943 r  storage_11_reg_i_5/O
                         net (fo=2, routed)           0.596     8.539    ethmac_tx_cdc_graycounter1_q_next_binary[2]
    RAMB36_X1Y18         RAMB36E1                                     r  storage_11_reg/ADDRARDADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     8.000 r  BUFG_6/O
                         net (fo=102, routed)         1.857     9.857    eth_tx_clk
    RAMB36_X1Y18         RAMB36E1                                     r  storage_11_reg/CLKARDCLK
                         clock pessimism              0.088     9.946    
                         clock uncertainty           -0.069     9.877    
    RAMB36_X1Y18         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[8])
                                                     -0.566     9.311    storage_11_reg
  -------------------------------------------------------------------
                         required time                          9.311    
                         arrival time                          -8.539    
  -------------------------------------------------------------------
                         slack                                  0.772    

Slack (MET) :             0.852ns  (required time - arrival time)
  Source:                 xilinxmultiregimpl4_regs1_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            storage_11_reg/ADDRARDADDR[6]
                            (rising edge-triggered cell RAMB36E1 clocked by eth_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (eth_tx_clk rise@8.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        6.523ns  (logic 1.811ns (27.764%)  route 4.712ns (72.236%))
  Logic Levels:           8  (LUT2=1 LUT3=3 LUT4=2 LUT6=2)
  Clock Path Skew:        0.009ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.857ns = ( 9.857 - 8.000 ) 
    Source Clock Delay      (SCD):    1.936ns
    Clock Pessimism Removal (CPR):    0.088ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  BUFG_6/O
                         net (fo=102, routed)         1.936     1.936    eth_tx_clk
    SLICE_X25Y89         FDRE                                         r  xilinxmultiregimpl4_regs1_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y89         FDRE (Prop_fdre_C_Q)         0.419     2.355 r  xilinxmultiregimpl4_regs1_reg[2]/Q
                         net (fo=1, routed)           0.669     3.024    xilinxmultiregimpl4_regs1[2]
    SLICE_X25Y89         LUT4 (Prop_lut4_I1_O)        0.296     3.320 f  ethmac_tx_converter_converter_mux[1]_i_4/O
                         net (fo=1, routed)           0.628     3.948    ethmac_tx_converter_converter_mux[1]_i_4_n_0
    SLICE_X24Y88         LUT6 (Prop_lut6_I0_O)        0.124     4.072 f  ethmac_tx_converter_converter_mux[1]_i_3/O
                         net (fo=2, routed)           0.543     4.615    ethmac_tx_cdc_asyncfifo_readable
    SLICE_X23Y87         LUT3 (Prop_lut3_I0_O)        0.124     4.739 f  ethmac_padding_inserter_counter[15]_i_6/O
                         net (fo=5, routed)           0.445     5.184    ethmac_padding_inserter_source_valid
    SLICE_X21Y87         LUT3 (Prop_lut3_I0_O)        0.124     5.308 f  ODDR_1_i_2/O
                         net (fo=5, routed)           0.457     5.765    ethmac_crc32_inserter_source_valid
    SLICE_X21Y87         LUT4 (Prop_lut4_I1_O)        0.150     5.915 r  ethmac_crc32_inserter_cnt[1]_i_2/O
                         net (fo=5, routed)           0.366     6.282    ethmac_preamble_inserter_sink_ready
    SLICE_X23Y88         LUT6 (Prop_lut6_I5_O)        0.326     6.608 r  ethmac_tx_converter_converter_mux[1]_i_2/O
                         net (fo=4, routed)           0.447     7.055    ethmac_tx_converter_converter_mux0
    SLICE_X22Y90         LUT3 (Prop_lut3_I2_O)        0.124     7.179 r  storage_11_reg_i_47/O
                         net (fo=11, routed)          0.462     7.640    ethmac_tx_converter_converter_mux__0
    SLICE_X24Y90         LUT2 (Prop_lut2_I1_O)        0.124     7.764 r  storage_11_reg_i_7/O
                         net (fo=2, routed)           0.695     8.459    ethmac_tx_cdc_graycounter1_q_next_binary[0]
    RAMB36_X1Y18         RAMB36E1                                     r  storage_11_reg/ADDRARDADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     8.000 r  BUFG_6/O
                         net (fo=102, routed)         1.857     9.857    eth_tx_clk
    RAMB36_X1Y18         RAMB36E1                                     r  storage_11_reg/CLKARDCLK
                         clock pessimism              0.088     9.946    
                         clock uncertainty           -0.069     9.877    
    RAMB36_X1Y18         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[6])
                                                     -0.566     9.311    storage_11_reg
  -------------------------------------------------------------------
                         required time                          9.311    
                         arrival time                          -8.459    
  -------------------------------------------------------------------
                         slack                                  0.852    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 xilinxmultiregimpl4_regs0_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            xilinxmultiregimpl4_regs1_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_tx_clk rise@0.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.962ns
    Source Clock Delay      (SCD):    0.686ns
    Clock Pessimism Removal (CPR):    0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  BUFG_6/O
                         net (fo=102, routed)         0.686     0.686    eth_tx_clk
    SLICE_X25Y89         FDRE                                         r  xilinxmultiregimpl4_regs0_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y89         FDRE (Prop_fdre_C_Q)         0.141     0.827 r  xilinxmultiregimpl4_regs0_reg[1]/Q
                         net (fo=1, routed)           0.056     0.883    xilinxmultiregimpl4_regs0[1]
    SLICE_X25Y89         FDRE                                         r  xilinxmultiregimpl4_regs1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  BUFG_6/O
                         net (fo=102, routed)         0.962     0.962    eth_tx_clk
    SLICE_X25Y89         FDRE                                         r  xilinxmultiregimpl4_regs1_reg[1]/C
                         clock pessimism             -0.275     0.686    
    SLICE_X25Y89         FDRE (Hold_fdre_C_D)         0.075     0.761    xilinxmultiregimpl4_regs1_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.761    
                         arrival time                           0.883    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.124ns  (arrival time - required time)
  Source:                 xilinxmultiregimpl4_regs0_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            xilinxmultiregimpl4_regs1_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_tx_clk rise@0.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        0.200ns  (logic 0.141ns (70.589%)  route 0.059ns (29.411%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.960ns
    Source Clock Delay      (SCD):    0.685ns
    Clock Pessimism Removal (CPR):    0.274ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  BUFG_6/O
                         net (fo=102, routed)         0.685     0.685    eth_tx_clk
    SLICE_X24Y87         FDRE                                         r  xilinxmultiregimpl4_regs0_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y87         FDRE (Prop_fdre_C_Q)         0.141     0.826 r  xilinxmultiregimpl4_regs0_reg[5]/Q
                         net (fo=1, routed)           0.059     0.885    xilinxmultiregimpl4_regs0[5]
    SLICE_X24Y87         FDRE                                         r  xilinxmultiregimpl4_regs1_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  BUFG_6/O
                         net (fo=102, routed)         0.960     0.960    eth_tx_clk
    SLICE_X24Y87         FDRE                                         r  xilinxmultiregimpl4_regs1_reg[5]/C
                         clock pessimism             -0.274     0.685    
    SLICE_X24Y87         FDRE (Hold_fdre_C_D)         0.076     0.761    xilinxmultiregimpl4_regs1_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.761    
                         arrival time                           0.885    
  -------------------------------------------------------------------
                         slack                                  0.124    

Slack (MET) :             0.126ns  (arrival time - required time)
  Source:                 xilinxmultiregimpl4_regs0_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            xilinxmultiregimpl4_regs1_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_tx_clk rise@0.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.962ns
    Source Clock Delay      (SCD):    0.686ns
    Clock Pessimism Removal (CPR):    0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  BUFG_6/O
                         net (fo=102, routed)         0.686     0.686    eth_tx_clk
    SLICE_X25Y89         FDRE                                         r  xilinxmultiregimpl4_regs0_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y89         FDRE (Prop_fdre_C_Q)         0.141     0.827 r  xilinxmultiregimpl4_regs0_reg[2]/Q
                         net (fo=1, routed)           0.056     0.883    xilinxmultiregimpl4_regs0[2]
    SLICE_X25Y89         FDRE                                         r  xilinxmultiregimpl4_regs1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  BUFG_6/O
                         net (fo=102, routed)         0.962     0.962    eth_tx_clk
    SLICE_X25Y89         FDRE                                         r  xilinxmultiregimpl4_regs1_reg[2]/C
                         clock pessimism             -0.275     0.686    
    SLICE_X25Y89         FDRE (Hold_fdre_C_D)         0.071     0.757    xilinxmultiregimpl4_regs1_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.757    
                         arrival time                           0.883    
  -------------------------------------------------------------------
                         slack                                  0.126    

Slack (MET) :             0.128ns  (arrival time - required time)
  Source:                 xilinxmultiregimpl4_regs0_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            xilinxmultiregimpl4_regs1_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_tx_clk rise@0.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        0.199ns  (logic 0.141ns (70.953%)  route 0.058ns (29.047%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.960ns
    Source Clock Delay      (SCD):    0.685ns
    Clock Pessimism Removal (CPR):    0.274ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  BUFG_6/O
                         net (fo=102, routed)         0.685     0.685    eth_tx_clk
    SLICE_X24Y87         FDRE                                         r  xilinxmultiregimpl4_regs0_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y87         FDRE (Prop_fdre_C_Q)         0.141     0.826 r  xilinxmultiregimpl4_regs0_reg[4]/Q
                         net (fo=1, routed)           0.058     0.884    xilinxmultiregimpl4_regs0[4]
    SLICE_X24Y87         FDRE                                         r  xilinxmultiregimpl4_regs1_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  BUFG_6/O
                         net (fo=102, routed)         0.960     0.960    eth_tx_clk
    SLICE_X24Y87         FDRE                                         r  xilinxmultiregimpl4_regs1_reg[4]/C
                         clock pessimism             -0.274     0.685    
    SLICE_X24Y87         FDRE (Hold_fdre_C_D)         0.071     0.756    xilinxmultiregimpl4_regs1_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.756    
                         arrival time                           0.884    
  -------------------------------------------------------------------
                         slack                                  0.128    

Slack (MET) :             0.128ns  (arrival time - required time)
  Source:                 xilinxmultiregimpl4_regs0_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            xilinxmultiregimpl4_regs1_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_tx_clk rise@0.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        0.199ns  (logic 0.141ns (70.953%)  route 0.058ns (29.047%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.962ns
    Source Clock Delay      (SCD):    0.686ns
    Clock Pessimism Removal (CPR):    0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  BUFG_6/O
                         net (fo=102, routed)         0.686     0.686    eth_tx_clk
    SLICE_X24Y88         FDRE                                         r  xilinxmultiregimpl4_regs0_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y88         FDRE (Prop_fdre_C_Q)         0.141     0.827 r  xilinxmultiregimpl4_regs0_reg[6]/Q
                         net (fo=1, routed)           0.058     0.885    xilinxmultiregimpl4_regs0[6]
    SLICE_X24Y88         FDRE                                         r  xilinxmultiregimpl4_regs1_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  BUFG_6/O
                         net (fo=102, routed)         0.962     0.962    eth_tx_clk
    SLICE_X24Y88         FDRE                                         r  xilinxmultiregimpl4_regs1_reg[6]/C
                         clock pessimism             -0.275     0.686    
    SLICE_X24Y88         FDRE (Hold_fdre_C_D)         0.071     0.757    xilinxmultiregimpl4_regs1_reg[6]
  -------------------------------------------------------------------
                         required time                         -0.757    
                         arrival time                           0.885    
  -------------------------------------------------------------------
                         slack                                  0.128    

Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 xilinxmultiregimpl4_regs0_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            xilinxmultiregimpl4_regs1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_tx_clk rise@0.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        0.206ns  (logic 0.141ns (68.336%)  route 0.065ns (31.664%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.962ns
    Source Clock Delay      (SCD):    0.686ns
    Clock Pessimism Removal (CPR):    0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  BUFG_6/O
                         net (fo=102, routed)         0.686     0.686    eth_tx_clk
    SLICE_X24Y88         FDRE                                         r  xilinxmultiregimpl4_regs0_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y88         FDRE (Prop_fdre_C_Q)         0.141     0.827 r  xilinxmultiregimpl4_regs0_reg[0]/Q
                         net (fo=1, routed)           0.065     0.893    xilinxmultiregimpl4_regs0[0]
    SLICE_X24Y88         FDRE                                         r  xilinxmultiregimpl4_regs1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  BUFG_6/O
                         net (fo=102, routed)         0.962     0.962    eth_tx_clk
    SLICE_X24Y88         FDRE                                         r  xilinxmultiregimpl4_regs1_reg[0]/C
                         clock pessimism             -0.275     0.686    
    SLICE_X24Y88         FDRE (Hold_fdre_C_D)         0.075     0.761    xilinxmultiregimpl4_regs1_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.761    
                         arrival time                           0.893    
  -------------------------------------------------------------------
                         slack                                  0.131    

Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 xilinxmultiregimpl4_regs0_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            xilinxmultiregimpl4_regs1_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_tx_clk rise@0.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        0.206ns  (logic 0.141ns (68.336%)  route 0.065ns (31.664%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.960ns
    Source Clock Delay      (SCD):    0.685ns
    Clock Pessimism Removal (CPR):    0.274ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  BUFG_6/O
                         net (fo=102, routed)         0.685     0.685    eth_tx_clk
    SLICE_X24Y87         FDRE                                         r  xilinxmultiregimpl4_regs0_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y87         FDRE (Prop_fdre_C_Q)         0.141     0.826 r  xilinxmultiregimpl4_regs0_reg[3]/Q
                         net (fo=1, routed)           0.065     0.892    xilinxmultiregimpl4_regs0[3]
    SLICE_X24Y87         FDRE                                         r  xilinxmultiregimpl4_regs1_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  BUFG_6/O
                         net (fo=102, routed)         0.960     0.960    eth_tx_clk
    SLICE_X24Y87         FDRE                                         r  xilinxmultiregimpl4_regs1_reg[3]/C
                         clock pessimism             -0.274     0.685    
    SLICE_X24Y87         FDRE (Hold_fdre_C_D)         0.075     0.760    xilinxmultiregimpl4_regs1_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.760    
                         arrival time                           0.892    
  -------------------------------------------------------------------
                         slack                                  0.131    

Slack (MET) :             0.237ns  (arrival time - required time)
  Source:                 ethmac_crc32_inserter_reg_reg[10]/C
                            (rising edge-triggered cell FDSE clocked by eth_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ethmac_crc32_inserter_reg_reg[18]/D
                            (rising edge-triggered cell FDSE clocked by eth_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_tx_clk rise@0.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        0.395ns  (logic 0.186ns (47.074%)  route 0.209ns (52.926%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.964ns
    Source Clock Delay      (SCD):    0.689ns
    Clock Pessimism Removal (CPR):    0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  BUFG_6/O
                         net (fo=102, routed)         0.689     0.689    eth_tx_clk
    SLICE_X15Y86         FDSE                                         r  ethmac_crc32_inserter_reg_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y86         FDSE (Prop_fdse_C_Q)         0.141     0.830 r  ethmac_crc32_inserter_reg_reg[10]/Q
                         net (fo=2, routed)           0.209     1.039    p_25_in
    SLICE_X16Y86         LUT4 (Prop_lut4_I3_O)        0.045     1.084 r  ethmac_crc32_inserter_reg[18]_i_1/O
                         net (fo=1, routed)           0.000     1.084    ethmac_crc32_inserter_next_reg[18]
    SLICE_X16Y86         FDSE                                         r  ethmac_crc32_inserter_reg_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  BUFG_6/O
                         net (fo=102, routed)         0.964     0.964    eth_tx_clk
    SLICE_X16Y86         FDSE                                         r  ethmac_crc32_inserter_reg_reg[18]/C
                         clock pessimism             -0.237     0.726    
    SLICE_X16Y86         FDSE (Hold_fdse_C_D)         0.121     0.847    ethmac_crc32_inserter_reg_reg[18]
  -------------------------------------------------------------------
                         required time                         -0.847    
                         arrival time                           1.084    
  -------------------------------------------------------------------
                         slack                                  0.237    

Slack (MET) :             0.246ns  (arrival time - required time)
  Source:                 ethmac_crc32_inserter_reg_reg[15]/C
                            (rising edge-triggered cell FDSE clocked by eth_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ethmac_crc32_inserter_reg_reg[23]/D
                            (rising edge-triggered cell FDSE clocked by eth_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_tx_clk rise@0.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        0.353ns  (logic 0.184ns (52.124%)  route 0.169ns (47.876%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.964ns
    Source Clock Delay      (SCD):    0.689ns
    Clock Pessimism Removal (CPR):    0.274ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  BUFG_6/O
                         net (fo=102, routed)         0.689     0.689    eth_tx_clk
    SLICE_X15Y85         FDSE                                         r  ethmac_crc32_inserter_reg_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y85         FDSE (Prop_fdse_C_Q)         0.141     0.830 r  ethmac_crc32_inserter_reg_reg[15]/Q
                         net (fo=2, routed)           0.169     0.999    p_30_in
    SLICE_X15Y85         LUT4 (Prop_lut4_I3_O)        0.043     1.042 r  ethmac_crc32_inserter_reg[23]_i_1/O
                         net (fo=1, routed)           0.000     1.042    ethmac_crc32_inserter_next_reg[23]
    SLICE_X15Y85         FDSE                                         r  ethmac_crc32_inserter_reg_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  BUFG_6/O
                         net (fo=102, routed)         0.964     0.964    eth_tx_clk
    SLICE_X15Y85         FDSE                                         r  ethmac_crc32_inserter_reg_reg[23]/C
                         clock pessimism             -0.274     0.689    
    SLICE_X15Y85         FDSE (Hold_fdse_C_D)         0.107     0.796    ethmac_crc32_inserter_reg_reg[23]
  -------------------------------------------------------------------
                         required time                         -0.796    
                         arrival time                           1.042    
  -------------------------------------------------------------------
                         slack                                  0.246    

Slack (MET) :             0.247ns  (arrival time - required time)
  Source:                 ethmac_tx_cdc_graycounter1_q_binary_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ethmac_tx_cdc_graycounter1_q_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_tx_clk rise@0.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.210ns (57.204%)  route 0.157ns (42.796%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.964ns
    Source Clock Delay      (SCD):    0.688ns
    Clock Pessimism Removal (CPR):    0.262ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  BUFG_6/O
                         net (fo=102, routed)         0.688     0.688    eth_tx_clk
    SLICE_X22Y89         FDRE                                         r  ethmac_tx_cdc_graycounter1_q_binary_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y89         FDRE (Prop_fdre_C_Q)         0.164     0.852 r  ethmac_tx_cdc_graycounter1_q_binary_reg[5]/Q
                         net (fo=4, routed)           0.157     1.009    ethmac_tx_cdc_graycounter1_q_binary_reg__0[5]
    SLICE_X23Y89         LUT3 (Prop_lut3_I1_O)        0.046     1.055 r  ethmac_tx_cdc_graycounter1_q[5]_i_1/O
                         net (fo=1, routed)           0.000     1.055    ethmac_tx_cdc_graycounter1_q_next[5]
    SLICE_X23Y89         FDRE                                         r  ethmac_tx_cdc_graycounter1_q_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  BUFG_6/O
                         net (fo=102, routed)         0.964     0.964    eth_tx_clk
    SLICE_X23Y89         FDRE                                         r  ethmac_tx_cdc_graycounter1_q_reg[5]/C
                         clock pessimism             -0.262     0.701    
    SLICE_X23Y89         FDRE (Hold_fdre_C_D)         0.107     0.808    ethmac_tx_cdc_graycounter1_q_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.808    
                         arrival time                           1.055    
  -------------------------------------------------------------------
                         slack                                  0.247    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         eth_tx_clk
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { BUFG_6/O }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         8.000       5.424      RAMB36_X1Y18   storage_11_reg/CLKARDCLK
Min Period        n/a     ODDR/C              n/a            1.474         8.000       6.526      OLOGIC_X0Y80   ODDR_1/C
Min Period        n/a     ODDR/C              n/a            1.474         8.000       6.526      OLOGIC_X0Y77   ODDR_2/C
Min Period        n/a     ODDR/C              n/a            1.474         8.000       6.526      OLOGIC_X0Y75   ODDR_3/C
Min Period        n/a     ODDR/C              n/a            1.474         8.000       6.526      OLOGIC_X0Y76   ODDR_4/C
Min Period        n/a     ODDR/C              n/a            1.474         8.000       6.526      OLOGIC_X0Y78   ODDR_5/C
Min Period        n/a     FDPE/C              n/a            1.000         8.000       7.000      SLICE_X55Y107  FDPE_6/C
Min Period        n/a     FDPE/C              n/a            1.000         8.000       7.000      SLICE_X55Y107  FDPE_7/C
Min Period        n/a     FDRE/C              n/a            1.000         8.000       7.000      SLICE_X24Y88   xilinxmultiregimpl4_regs0_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         8.000       7.000      SLICE_X25Y89   xilinxmultiregimpl4_regs0_reg[1]/C
Low Pulse Width   Slow    FDPE/C              n/a            0.500         4.000       3.500      SLICE_X55Y107  FDPE_6/C
Low Pulse Width   Slow    FDPE/C              n/a            0.500         4.000       3.500      SLICE_X55Y107  FDPE_7/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X24Y87   xilinxmultiregimpl4_regs0_reg[3]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X24Y87   xilinxmultiregimpl4_regs0_reg[4]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X24Y87   xilinxmultiregimpl4_regs0_reg[5]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X24Y87   xilinxmultiregimpl4_regs1_reg[3]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X24Y87   xilinxmultiregimpl4_regs1_reg[4]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X24Y87   xilinxmultiregimpl4_regs1_reg[5]/C
Low Pulse Width   Fast    FDSE/C              n/a            0.500         4.000       3.500      SLICE_X21Y88   ethmac_padding_inserter_counter_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X20Y88   ethmac_padding_inserter_counter_reg[10]/C
High Pulse Width  Slow    FDSE/C              n/a            0.500         4.000       3.500      SLICE_X14Y87   ethmac_crc32_inserter_reg_reg[12]/C
High Pulse Width  Slow    FDSE/C              n/a            0.500         4.000       3.500      SLICE_X16Y87   ethmac_crc32_inserter_reg_reg[20]/C
High Pulse Width  Slow    FDSE/C              n/a            0.500         4.000       3.500      SLICE_X16Y87   ethmac_crc32_inserter_reg_reg[30]/C
High Pulse Width  Slow    FDSE/C              n/a            0.500         4.000       3.500      SLICE_X15Y87   ethmac_crc32_inserter_reg_reg[4]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X12Y87   ethmac_preamble_inserter_cnt_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X12Y87   ethmac_preamble_inserter_cnt_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X12Y87   ethmac_preamble_inserter_cnt_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X22Y91   ethmac_tx_converter_converter_mux_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X18Y87   liteethmacpreambleinserter_state_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X18Y87   liteethmacpreambleinserter_state_reg[1]/C



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk
  To Clock:  sys_clk

Setup :         1469  Failing Endpoints,  Worst Slack       -3.782ns,  Total Violation    -2044.718ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.057ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -3.782ns  (required time - arrival time)
  Source:                 mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dmmu_gen.mor1kx_dmmu/dtlb[0].dtlb_match_regs/mem_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dcache_gen.mor1kx_dcache/way_memories[0].way_data_ram/bypass_gen.bypass_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        13.731ns  (logic 6.364ns (46.347%)  route 7.367ns (53.653%))
  Logic Levels:           19  (CARRY4=6 LUT4=3 LUT5=1 LUT6=9)
  Clock Path Skew:        -0.071ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.544ns = ( 11.544 - 10.000 ) 
    Source Clock Delay      (SCD):    1.712ns
    Clock Pessimism Removal (CPR):    0.096ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=4370, routed)        1.712     1.712    mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dmmu_gen.mor1kx_dmmu/dtlb[0].dtlb_match_regs/clk100
    RAMB36_X6Y26         RAMB36E1                                     r  mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dmmu_gen.mor1kx_dmmu/dtlb[0].dtlb_match_regs/mem_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X6Y26         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[13])
                                                      2.454     4.166 r  mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dmmu_gen.mor1kx_dmmu/dtlb[0].dtlb_match_regs/mem_reg/DOADO[13]
                         net (fo=2, routed)           1.339     5.505    mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/DOADO[0]
    SLICE_X104Y131       LUT6 (Prop_lut6_I1_O)        0.124     5.629 r  mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/way_hit_00_carry_i_4__0/O
                         net (fo=1, routed)           0.000     5.629    mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dmmu_gen.mor1kx_dmmu/ctrl_lsu_adr_o_reg[23][0]
    SLICE_X104Y131       CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     6.142 r  mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dmmu_gen.mor1kx_dmmu/way_hit_00_carry/CO[3]
                         net (fo=1, routed)           0.000     6.142    mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dmmu_gen.mor1kx_dmmu/way_hit_00_carry_n_0
    SLICE_X104Y132       CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229     6.371 f  mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dmmu_gen.mor1kx_dmmu/way_hit_00_carry__0/CO[2]
                         net (fo=6, routed)           0.448     6.819    mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dmmu_gen.mor1kx_dmmu/dtlb[0].dtlb_match_regs/CO[0]
    SLICE_X107Y131       LUT4 (Prop_lut4_I1_O)        0.310     7.129 r  mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dmmu_gen.mor1kx_dmmu/dtlb[0].dtlb_match_regs/mem_reg_1_i_20/O
                         net (fo=52, routed)          0.604     7.733    mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dmmu_gen.mor1kx_dmmu/dtlb[0].dtlb_match_regs/ctrl_except_dtlb_miss_o_reg
    SLICE_X105Y131       LUT4 (Prop_lut4_I1_O)        0.124     7.857 r  mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dmmu_gen.mor1kx_dmmu/dtlb[0].dtlb_match_regs/check_way_match[0]_carry_i_15__0/O
                         net (fo=3, routed)           0.781     8.639    mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dmmu_gen.mor1kx_dmmu/dtlb[0].dtlb_match_regs/atomic_gen.atomic_reserve_reg_0
    SLICE_X108Y130       LUT6 (Prop_lut6_I3_O)        0.124     8.763 r  mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dmmu_gen.mor1kx_dmmu/dtlb[0].dtlb_match_regs/i__carry_i_1/O
                         net (fo=1, routed)           0.000     8.763    mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dcache_gen.mor1kx_dcache/dbus_adr_reg[13]_0[2]
    SLICE_X108Y130       CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     9.139 r  mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dcache_gen.mor1kx_dcache/refill_hit2_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     9.139    mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dcache_gen.mor1kx_dcache/refill_hit2_inferred__0/i__carry_n_0
    SLICE_X108Y131       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.256 r  mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dcache_gen.mor1kx_dcache/refill_hit2_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     9.256    mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dcache_gen.mor1kx_dcache/refill_hit2_inferred__0/i__carry__0_n_0
    SLICE_X108Y132       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254     9.510 r  mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dcache_gen.mor1kx_dcache/refill_hit2_inferred__0/i__carry__1/CO[0]
                         net (fo=1, routed)           0.296     9.806    mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dcache_gen.mor1kx_dcache/refill_hit2
    SLICE_X109Y133       LUT6 (Prop_lut6_I0_O)        0.367    10.173 f  mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dcache_gen.mor1kx_dcache/access_done_i_5/O
                         net (fo=2, routed)           0.320    10.493    mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dmmu_gen.mor1kx_dmmu/dtlb[0].dtlb_match_regs/mem_reg_2
    SLICE_X112Y133       LUT6 (Prop_lut6_I5_O)        0.124    10.617 r  mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dmmu_gen.mor1kx_dmmu/dtlb[0].dtlb_match_regs/execute_opc_alu_o[3]_i_14/O
                         net (fo=2, routed)           0.174    10.791    mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dmmu_gen.mor1kx_dmmu/dtlb[0].dtlb_match_regs/atomic_gen.atomic_flag_set_reg
    SLICE_X112Y133       LUT6 (Prop_lut6_I1_O)        0.124    10.915 r  mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dmmu_gen.mor1kx_dmmu/dtlb[0].dtlb_match_regs/atomic_gen.atomic_flag_set_i_4/O
                         net (fo=5, routed)           0.324    11.239    mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/lsu_valid_o
    SLICE_X112Y132       LUT6 (Prop_lut6_I4_O)        0.124    11.363 r  mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/mem_reg_i_2__4/O
                         net (fo=7, routed)           0.209    11.571    mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_ctrl_cappuccino/ctrl_op_mfspr_o_reg
    SLICE_X112Y132       LUT6 (Prop_lut6_I4_O)        0.124    11.695 f  mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_ctrl_cappuccino/ctrl_rfd_adr_o[4]_i_2/O
                         net (fo=3, routed)           0.514    12.209    mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_ctrl_cappuccino/ctrl_rfd_adr_o[4]_i_2_n_0
    SLICE_X111Y127       LUT4 (Prop_lut4_I2_O)        0.124    12.333 r  mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_ctrl_cappuccino/ctrl_rfd_adr_o[4]_i_1/O
                         net (fo=121, routed)         0.784    13.117    mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_decode_execute_cappuccino/padv_execute_o
    SLICE_X105Y128       LUT5 (Prop_lut5_I1_O)        0.124    13.241 r  mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_decode_execute_cappuccino/mem_reg_i_4__3/O
                         net (fo=3, routed)           0.855    14.096    mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dcache_gen.mor1kx_dcache/way_memories[0].way_data_ram/dmmu_gen.virt_addr[6]
    SLICE_X102Y127       LUT6 (Prop_lut6_I4_O)        0.124    14.220 r  mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dcache_gen.mor1kx_dcache/way_memories[0].way_data_ram/bypass_gen.bypass2_carry_i_2/O
                         net (fo=1, routed)           0.000    14.220    mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dcache_gen.mor1kx_dcache/way_memories[0].way_data_ram/bypass_gen.bypass2_carry_i_2_n_0
    SLICE_X102Y127       CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    14.600 r  mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dcache_gen.mor1kx_dcache/way_memories[0].way_data_ram/bypass_gen.bypass2_carry/CO[3]
                         net (fo=1, routed)           0.719    15.319    mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dcache_gen.mor1kx_dcache/tag_ram/CO[0]
    SLICE_X102Y128       LUT6 (Prop_lut6_I0_O)        0.124    15.443 r  mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dcache_gen.mor1kx_dcache/tag_ram/bypass_gen.bypass_i_1__0/O
                         net (fo=1, routed)           0.000    15.443    mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dcache_gen.mor1kx_dcache/way_memories[0].way_data_ram/tag_save_lru_reg[0]
    SLICE_X102Y128       FDRE                                         r  mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dcache_gen.mor1kx_dcache/way_memories[0].way_data_ram/bypass_gen.bypass_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    10.000 r  BUFG/O
                         net (fo=4370, routed)        1.544    11.544    mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dcache_gen.mor1kx_dcache/way_memories[0].way_data_ram/clk100
    SLICE_X102Y128       FDRE                                         r  mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dcache_gen.mor1kx_dcache/way_memories[0].way_data_ram/bypass_gen.bypass_reg/C
                         clock pessimism              0.096    11.640    
                         clock uncertainty           -0.057    11.584    
    SLICE_X102Y128       FDRE (Setup_fdre_C_D)        0.077    11.661    mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dcache_gen.mor1kx_dcache/way_memories[0].way_data_ram/bypass_gen.bypass_reg
  -------------------------------------------------------------------
                         required time                         11.661    
                         arrival time                         -15.443    
  -------------------------------------------------------------------
                         slack                                 -3.782    

Slack (VIOLATED) :        -3.779ns  (required time - arrival time)
  Source:                 mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dmmu_gen.mor1kx_dmmu/dtlb[0].dtlb_match_regs/mem_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/immu_gen.mor1kx_immu/itlb[0].itlb_match_regs/mem_reg/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        13.201ns  (logic 5.736ns (43.453%)  route 7.465ns (56.547%))
  Logic Levels:           16  (CARRY4=5 LUT4=2 LUT6=9)
  Clock Path Skew:        0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.676ns = ( 11.676 - 10.000 ) 
    Source Clock Delay      (SCD):    1.712ns
    Clock Pessimism Removal (CPR):    0.080ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=4370, routed)        1.712     1.712    mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dmmu_gen.mor1kx_dmmu/dtlb[0].dtlb_match_regs/clk100
    RAMB36_X6Y26         RAMB36E1                                     r  mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dmmu_gen.mor1kx_dmmu/dtlb[0].dtlb_match_regs/mem_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X6Y26         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[13])
                                                      2.454     4.166 r  mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dmmu_gen.mor1kx_dmmu/dtlb[0].dtlb_match_regs/mem_reg/DOADO[13]
                         net (fo=2, routed)           1.339     5.505    mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/DOADO[0]
    SLICE_X104Y131       LUT6 (Prop_lut6_I1_O)        0.124     5.629 r  mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/way_hit_00_carry_i_4__0/O
                         net (fo=1, routed)           0.000     5.629    mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dmmu_gen.mor1kx_dmmu/ctrl_lsu_adr_o_reg[23][0]
    SLICE_X104Y131       CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     6.142 r  mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dmmu_gen.mor1kx_dmmu/way_hit_00_carry/CO[3]
                         net (fo=1, routed)           0.000     6.142    mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dmmu_gen.mor1kx_dmmu/way_hit_00_carry_n_0
    SLICE_X104Y132       CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229     6.371 f  mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dmmu_gen.mor1kx_dmmu/way_hit_00_carry__0/CO[2]
                         net (fo=6, routed)           0.448     6.819    mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dmmu_gen.mor1kx_dmmu/dtlb[0].dtlb_match_regs/CO[0]
    SLICE_X107Y131       LUT4 (Prop_lut4_I1_O)        0.310     7.129 r  mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dmmu_gen.mor1kx_dmmu/dtlb[0].dtlb_match_regs/mem_reg_1_i_20/O
                         net (fo=52, routed)          0.604     7.733    mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dmmu_gen.mor1kx_dmmu/dtlb[0].dtlb_match_regs/ctrl_except_dtlb_miss_o_reg
    SLICE_X105Y131       LUT4 (Prop_lut4_I1_O)        0.124     7.857 r  mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dmmu_gen.mor1kx_dmmu/dtlb[0].dtlb_match_regs/check_way_match[0]_carry_i_15__0/O
                         net (fo=3, routed)           0.781     8.639    mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dmmu_gen.mor1kx_dmmu/dtlb[0].dtlb_match_regs/atomic_gen.atomic_reserve_reg_0
    SLICE_X108Y130       LUT6 (Prop_lut6_I3_O)        0.124     8.763 r  mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dmmu_gen.mor1kx_dmmu/dtlb[0].dtlb_match_regs/i__carry_i_1/O
                         net (fo=1, routed)           0.000     8.763    mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dcache_gen.mor1kx_dcache/dbus_adr_reg[13]_0[2]
    SLICE_X108Y130       CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     9.139 r  mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dcache_gen.mor1kx_dcache/refill_hit2_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     9.139    mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dcache_gen.mor1kx_dcache/refill_hit2_inferred__0/i__carry_n_0
    SLICE_X108Y131       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.256 r  mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dcache_gen.mor1kx_dcache/refill_hit2_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     9.256    mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dcache_gen.mor1kx_dcache/refill_hit2_inferred__0/i__carry__0_n_0
    SLICE_X108Y132       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254     9.510 r  mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dcache_gen.mor1kx_dcache/refill_hit2_inferred__0/i__carry__1/CO[0]
                         net (fo=1, routed)           0.296     9.806    mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dcache_gen.mor1kx_dcache/refill_hit2
    SLICE_X109Y133       LUT6 (Prop_lut6_I0_O)        0.367    10.173 f  mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dcache_gen.mor1kx_dcache/access_done_i_5/O
                         net (fo=2, routed)           0.320    10.493    mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dmmu_gen.mor1kx_dmmu/dtlb[0].dtlb_match_regs/mem_reg_2
    SLICE_X112Y133       LUT6 (Prop_lut6_I5_O)        0.124    10.617 r  mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dmmu_gen.mor1kx_dmmu/dtlb[0].dtlb_match_regs/execute_opc_alu_o[3]_i_14/O
                         net (fo=2, routed)           0.447    11.064    mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dmmu_gen.mor1kx_dmmu/dtlb[0].dtlb_translate_regs/dbus_ack_reg
    SLICE_X112Y132       LUT6 (Prop_lut6_I2_O)        0.124    11.188 f  mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dmmu_gen.mor1kx_dmmu/dtlb[0].dtlb_translate_regs/execute_opc_alu_o[3]_i_5/O
                         net (fo=1, routed)           0.291    11.479    mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dmmu_gen.mor1kx_dmmu/dtlb[0].dtlb_translate_regs/execute_opc_alu_o[3]_i_5_n_0
    SLICE_X113Y132       LUT6 (Prop_lut6_I3_O)        0.124    11.603 r  mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dmmu_gen.mor1kx_dmmu/dtlb[0].dtlb_translate_regs/execute_opc_alu_o[3]_i_1/O
                         net (fo=254, routed)         0.942    12.545    mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/padv_decode_o
    SLICE_X131Y132       LUT6 (Prop_lut6_I4_O)        0.124    12.669 r  mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/pc_fetch[31]_i_4/O
                         net (fo=14, routed)          0.388    13.056    mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/icache_gen.mor1kx_icache/tag_ram/ctrl_op_mfspr_o_reg
    SLICE_X129Y133       LUT6 (Prop_lut6_I1_O)        0.124    13.180 r  mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/icache_gen.mor1kx_icache/tag_ram/mem_reg_i_38/O
                         net (fo=35, routed)          0.750    13.930    mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/decode_except_itlb_miss_o_reg
    SLICE_X129Y140       LUT6 (Prop_lut6_I4_O)        0.124    14.054 r  mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/mem_reg_i_1__6/O
                         net (fo=1, routed)           0.859    14.912    mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/immu_gen.mor1kx_immu/itlb[0].itlb_match_regs/ctrl_alu_result_o_reg[7][5]
    RAMB36_X7Y28         RAMB36E1                                     r  mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/immu_gen.mor1kx_immu/itlb[0].itlb_match_regs/mem_reg/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    10.000 r  BUFG/O
                         net (fo=4370, routed)        1.676    11.676    mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/immu_gen.mor1kx_immu/itlb[0].itlb_match_regs/clk100
    RAMB36_X7Y28         RAMB36E1                                     r  mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/immu_gen.mor1kx_immu/itlb[0].itlb_match_regs/mem_reg/CLKARDCLK
                         clock pessimism              0.080    11.756    
                         clock uncertainty           -0.057    11.699    
    RAMB36_X7Y28         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[10])
                                                     -0.566    11.133    mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/immu_gen.mor1kx_immu/itlb[0].itlb_match_regs/mem_reg
  -------------------------------------------------------------------
                         required time                         11.133    
                         arrival time                         -14.912    
  -------------------------------------------------------------------
                         slack                                 -3.779    

Slack (VIOLATED) :        -3.777ns  (required time - arrival time)
  Source:                 mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dmmu_gen.mor1kx_dmmu/dtlb[0].dtlb_match_regs/mem_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/immu_gen.mor1kx_immu/itlb[0].itlb_match_regs/mem_reg/ADDRBWRADDR[6]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        13.197ns  (logic 5.736ns (43.464%)  route 7.461ns (56.536%))
  Logic Levels:           16  (CARRY4=5 LUT3=1 LUT4=2 LUT6=8)
  Clock Path Skew:        0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.675ns = ( 11.675 - 10.000 ) 
    Source Clock Delay      (SCD):    1.712ns
    Clock Pessimism Removal (CPR):    0.080ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=4370, routed)        1.712     1.712    mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dmmu_gen.mor1kx_dmmu/dtlb[0].dtlb_match_regs/clk100
    RAMB36_X6Y26         RAMB36E1                                     r  mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dmmu_gen.mor1kx_dmmu/dtlb[0].dtlb_match_regs/mem_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X6Y26         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[13])
                                                      2.454     4.166 r  mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dmmu_gen.mor1kx_dmmu/dtlb[0].dtlb_match_regs/mem_reg/DOADO[13]
                         net (fo=2, routed)           1.339     5.505    mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/DOADO[0]
    SLICE_X104Y131       LUT6 (Prop_lut6_I1_O)        0.124     5.629 r  mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/way_hit_00_carry_i_4__0/O
                         net (fo=1, routed)           0.000     5.629    mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dmmu_gen.mor1kx_dmmu/ctrl_lsu_adr_o_reg[23][0]
    SLICE_X104Y131       CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     6.142 r  mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dmmu_gen.mor1kx_dmmu/way_hit_00_carry/CO[3]
                         net (fo=1, routed)           0.000     6.142    mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dmmu_gen.mor1kx_dmmu/way_hit_00_carry_n_0
    SLICE_X104Y132       CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229     6.371 f  mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dmmu_gen.mor1kx_dmmu/way_hit_00_carry__0/CO[2]
                         net (fo=6, routed)           0.448     6.819    mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dmmu_gen.mor1kx_dmmu/dtlb[0].dtlb_match_regs/CO[0]
    SLICE_X107Y131       LUT4 (Prop_lut4_I1_O)        0.310     7.129 r  mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dmmu_gen.mor1kx_dmmu/dtlb[0].dtlb_match_regs/mem_reg_1_i_20/O
                         net (fo=52, routed)          0.604     7.733    mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dmmu_gen.mor1kx_dmmu/dtlb[0].dtlb_match_regs/ctrl_except_dtlb_miss_o_reg
    SLICE_X105Y131       LUT4 (Prop_lut4_I1_O)        0.124     7.857 r  mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dmmu_gen.mor1kx_dmmu/dtlb[0].dtlb_match_regs/check_way_match[0]_carry_i_15__0/O
                         net (fo=3, routed)           0.781     8.639    mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dmmu_gen.mor1kx_dmmu/dtlb[0].dtlb_match_regs/atomic_gen.atomic_reserve_reg_0
    SLICE_X108Y130       LUT6 (Prop_lut6_I3_O)        0.124     8.763 r  mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dmmu_gen.mor1kx_dmmu/dtlb[0].dtlb_match_regs/i__carry_i_1/O
                         net (fo=1, routed)           0.000     8.763    mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dcache_gen.mor1kx_dcache/dbus_adr_reg[13]_0[2]
    SLICE_X108Y130       CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     9.139 r  mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dcache_gen.mor1kx_dcache/refill_hit2_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     9.139    mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dcache_gen.mor1kx_dcache/refill_hit2_inferred__0/i__carry_n_0
    SLICE_X108Y131       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.256 r  mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dcache_gen.mor1kx_dcache/refill_hit2_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     9.256    mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dcache_gen.mor1kx_dcache/refill_hit2_inferred__0/i__carry__0_n_0
    SLICE_X108Y132       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254     9.510 r  mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dcache_gen.mor1kx_dcache/refill_hit2_inferred__0/i__carry__1/CO[0]
                         net (fo=1, routed)           0.296     9.806    mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dcache_gen.mor1kx_dcache/refill_hit2
    SLICE_X109Y133       LUT6 (Prop_lut6_I0_O)        0.367    10.173 f  mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dcache_gen.mor1kx_dcache/access_done_i_5/O
                         net (fo=2, routed)           0.320    10.493    mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dmmu_gen.mor1kx_dmmu/dtlb[0].dtlb_match_regs/mem_reg_2
    SLICE_X112Y133       LUT6 (Prop_lut6_I5_O)        0.124    10.617 r  mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dmmu_gen.mor1kx_dmmu/dtlb[0].dtlb_match_regs/execute_opc_alu_o[3]_i_14/O
                         net (fo=2, routed)           0.447    11.064    mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dmmu_gen.mor1kx_dmmu/dtlb[0].dtlb_translate_regs/dbus_ack_reg
    SLICE_X112Y132       LUT6 (Prop_lut6_I2_O)        0.124    11.188 f  mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dmmu_gen.mor1kx_dmmu/dtlb[0].dtlb_translate_regs/execute_opc_alu_o[3]_i_5/O
                         net (fo=1, routed)           0.291    11.479    mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dmmu_gen.mor1kx_dmmu/dtlb[0].dtlb_translate_regs/execute_opc_alu_o[3]_i_5_n_0
    SLICE_X113Y132       LUT6 (Prop_lut6_I3_O)        0.124    11.603 r  mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dmmu_gen.mor1kx_dmmu/dtlb[0].dtlb_translate_regs/execute_opc_alu_o[3]_i_1/O
                         net (fo=254, routed)         0.942    12.545    mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/padv_decode_o
    SLICE_X131Y132       LUT6 (Prop_lut6_I4_O)        0.124    12.669 r  mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/pc_fetch[31]_i_4/O
                         net (fo=14, routed)          0.388    13.056    mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/icache_gen.mor1kx_icache/tag_ram/ctrl_op_mfspr_o_reg
    SLICE_X129Y133       LUT6 (Prop_lut6_I1_O)        0.124    13.180 r  mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/icache_gen.mor1kx_icache/tag_ram/mem_reg_i_38/O
                         net (fo=35, routed)          0.709    13.889    mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/icache_gen.mor1kx_icache/tag_ram/mem_reg_0
    SLICE_X139Y134       LUT3 (Prop_lut3_I1_O)        0.124    14.013 r  mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/icache_gen.mor1kx_icache/tag_ram/mem_reg_i_11/O
                         net (fo=2, routed)           0.896    14.909    mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/immu_gen.mor1kx_immu/itlb[0].itlb_match_regs/immu_gen.virt_addr[1]
    RAMB36_X7Y28         RAMB36E1                                     r  mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/immu_gen.mor1kx_immu/itlb[0].itlb_match_regs/mem_reg/ADDRBWRADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    10.000 r  BUFG/O
                         net (fo=4370, routed)        1.675    11.675    mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/immu_gen.mor1kx_immu/itlb[0].itlb_match_regs/clk100
    RAMB36_X7Y28         RAMB36E1                                     r  mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/immu_gen.mor1kx_immu/itlb[0].itlb_match_regs/mem_reg/CLKBWRCLK
                         clock pessimism              0.080    11.755    
                         clock uncertainty           -0.057    11.698    
    RAMB36_X7Y28         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[6])
                                                     -0.566    11.132    mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/immu_gen.mor1kx_immu/itlb[0].itlb_match_regs/mem_reg
  -------------------------------------------------------------------
                         required time                         11.132    
                         arrival time                         -14.909    
  -------------------------------------------------------------------
                         slack                                 -3.777    

Slack (VIOLATED) :        -3.776ns  (required time - arrival time)
  Source:                 mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dmmu_gen.mor1kx_dmmu/dtlb[0].dtlb_match_regs/mem_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/icache_gen.mor1kx_icache/way_memories[0].way_data_ram/mem_reg/ADDRBWRADDR[14]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        13.187ns  (logic 5.736ns (43.497%)  route 7.451ns (56.503%))
  Logic Levels:           16  (CARRY4=5 LUT3=1 LUT4=2 LUT6=8)
  Clock Path Skew:        0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.666ns = ( 11.666 - 10.000 ) 
    Source Clock Delay      (SCD):    1.712ns
    Clock Pessimism Removal (CPR):    0.080ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=4370, routed)        1.712     1.712    mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dmmu_gen.mor1kx_dmmu/dtlb[0].dtlb_match_regs/clk100
    RAMB36_X6Y26         RAMB36E1                                     r  mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dmmu_gen.mor1kx_dmmu/dtlb[0].dtlb_match_regs/mem_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X6Y26         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[13])
                                                      2.454     4.166 r  mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dmmu_gen.mor1kx_dmmu/dtlb[0].dtlb_match_regs/mem_reg/DOADO[13]
                         net (fo=2, routed)           1.339     5.505    mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/DOADO[0]
    SLICE_X104Y131       LUT6 (Prop_lut6_I1_O)        0.124     5.629 r  mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/way_hit_00_carry_i_4__0/O
                         net (fo=1, routed)           0.000     5.629    mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dmmu_gen.mor1kx_dmmu/ctrl_lsu_adr_o_reg[23][0]
    SLICE_X104Y131       CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     6.142 r  mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dmmu_gen.mor1kx_dmmu/way_hit_00_carry/CO[3]
                         net (fo=1, routed)           0.000     6.142    mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dmmu_gen.mor1kx_dmmu/way_hit_00_carry_n_0
    SLICE_X104Y132       CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229     6.371 f  mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dmmu_gen.mor1kx_dmmu/way_hit_00_carry__0/CO[2]
                         net (fo=6, routed)           0.448     6.819    mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dmmu_gen.mor1kx_dmmu/dtlb[0].dtlb_match_regs/CO[0]
    SLICE_X107Y131       LUT4 (Prop_lut4_I1_O)        0.310     7.129 r  mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dmmu_gen.mor1kx_dmmu/dtlb[0].dtlb_match_regs/mem_reg_1_i_20/O
                         net (fo=52, routed)          0.604     7.733    mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dmmu_gen.mor1kx_dmmu/dtlb[0].dtlb_match_regs/ctrl_except_dtlb_miss_o_reg
    SLICE_X105Y131       LUT4 (Prop_lut4_I1_O)        0.124     7.857 r  mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dmmu_gen.mor1kx_dmmu/dtlb[0].dtlb_match_regs/check_way_match[0]_carry_i_15__0/O
                         net (fo=3, routed)           0.781     8.639    mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dmmu_gen.mor1kx_dmmu/dtlb[0].dtlb_match_regs/atomic_gen.atomic_reserve_reg_0
    SLICE_X108Y130       LUT6 (Prop_lut6_I3_O)        0.124     8.763 r  mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dmmu_gen.mor1kx_dmmu/dtlb[0].dtlb_match_regs/i__carry_i_1/O
                         net (fo=1, routed)           0.000     8.763    mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dcache_gen.mor1kx_dcache/dbus_adr_reg[13]_0[2]
    SLICE_X108Y130       CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     9.139 r  mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dcache_gen.mor1kx_dcache/refill_hit2_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     9.139    mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dcache_gen.mor1kx_dcache/refill_hit2_inferred__0/i__carry_n_0
    SLICE_X108Y131       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.256 r  mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dcache_gen.mor1kx_dcache/refill_hit2_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     9.256    mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dcache_gen.mor1kx_dcache/refill_hit2_inferred__0/i__carry__0_n_0
    SLICE_X108Y132       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254     9.510 r  mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dcache_gen.mor1kx_dcache/refill_hit2_inferred__0/i__carry__1/CO[0]
                         net (fo=1, routed)           0.296     9.806    mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dcache_gen.mor1kx_dcache/refill_hit2
    SLICE_X109Y133       LUT6 (Prop_lut6_I0_O)        0.367    10.173 f  mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dcache_gen.mor1kx_dcache/access_done_i_5/O
                         net (fo=2, routed)           0.320    10.493    mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dmmu_gen.mor1kx_dmmu/dtlb[0].dtlb_match_regs/mem_reg_2
    SLICE_X112Y133       LUT6 (Prop_lut6_I5_O)        0.124    10.617 r  mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dmmu_gen.mor1kx_dmmu/dtlb[0].dtlb_match_regs/execute_opc_alu_o[3]_i_14/O
                         net (fo=2, routed)           0.447    11.064    mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dmmu_gen.mor1kx_dmmu/dtlb[0].dtlb_translate_regs/dbus_ack_reg
    SLICE_X112Y132       LUT6 (Prop_lut6_I2_O)        0.124    11.188 f  mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dmmu_gen.mor1kx_dmmu/dtlb[0].dtlb_translate_regs/execute_opc_alu_o[3]_i_5/O
                         net (fo=1, routed)           0.291    11.479    mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dmmu_gen.mor1kx_dmmu/dtlb[0].dtlb_translate_regs/execute_opc_alu_o[3]_i_5_n_0
    SLICE_X113Y132       LUT6 (Prop_lut6_I3_O)        0.124    11.603 r  mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dmmu_gen.mor1kx_dmmu/dtlb[0].dtlb_translate_regs/execute_opc_alu_o[3]_i_1/O
                         net (fo=254, routed)         0.942    12.545    mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/padv_decode_o
    SLICE_X131Y132       LUT6 (Prop_lut6_I4_O)        0.124    12.669 r  mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/pc_fetch[31]_i_4/O
                         net (fo=14, routed)          0.388    13.056    mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/icache_gen.mor1kx_icache/tag_ram/ctrl_op_mfspr_o_reg
    SLICE_X129Y133       LUT6 (Prop_lut6_I1_O)        0.124    13.180 r  mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/icache_gen.mor1kx_icache/tag_ram/mem_reg_i_38/O
                         net (fo=35, routed)          0.745    13.925    mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/icache_gen.mor1kx_icache/tag_ram/mem_reg_0
    SLICE_X139Y129       LUT3 (Prop_lut3_I1_O)        0.124    14.049 r  mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/icache_gen.mor1kx_icache/tag_ram/mem_reg_i_1/O
                         net (fo=2, routed)           0.850    14.899    mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/icache_gen.mor1kx_icache/way_memories[0].way_data_ram/ADDRBWRADDR[9]
    RAMB36_X7Y26         RAMB36E1                                     r  mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/icache_gen.mor1kx_icache/way_memories[0].way_data_ram/mem_reg/ADDRBWRADDR[14]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    10.000 r  BUFG/O
                         net (fo=4370, routed)        1.666    11.666    mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/icache_gen.mor1kx_icache/way_memories[0].way_data_ram/clk100
    RAMB36_X7Y26         RAMB36E1                                     r  mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/icache_gen.mor1kx_icache/way_memories[0].way_data_ram/mem_reg/CLKBWRCLK
                         clock pessimism              0.080    11.746    
                         clock uncertainty           -0.057    11.689    
    RAMB36_X7Y26         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[14])
                                                     -0.566    11.123    mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/icache_gen.mor1kx_icache/way_memories[0].way_data_ram/mem_reg
  -------------------------------------------------------------------
                         required time                         11.123    
                         arrival time                         -14.899    
  -------------------------------------------------------------------
                         slack                                 -3.776    

Slack (VIOLATED) :        -3.757ns  (required time - arrival time)
  Source:                 mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dmmu_gen.mor1kx_dmmu/dtlb[0].dtlb_match_regs/mem_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/immu_gen.mor1kx_immu/itlb[0].itlb_translate_regs/mem_reg/ADDRBWRADDR[5]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        13.174ns  (logic 5.736ns (43.541%)  route 7.438ns (56.459%))
  Logic Levels:           16  (CARRY4=5 LUT3=1 LUT4=2 LUT6=8)
  Clock Path Skew:        0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.671ns = ( 11.671 - 10.000 ) 
    Source Clock Delay      (SCD):    1.712ns
    Clock Pessimism Removal (CPR):    0.080ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=4370, routed)        1.712     1.712    mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dmmu_gen.mor1kx_dmmu/dtlb[0].dtlb_match_regs/clk100
    RAMB36_X6Y26         RAMB36E1                                     r  mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dmmu_gen.mor1kx_dmmu/dtlb[0].dtlb_match_regs/mem_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X6Y26         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[13])
                                                      2.454     4.166 r  mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dmmu_gen.mor1kx_dmmu/dtlb[0].dtlb_match_regs/mem_reg/DOADO[13]
                         net (fo=2, routed)           1.339     5.505    mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/DOADO[0]
    SLICE_X104Y131       LUT6 (Prop_lut6_I1_O)        0.124     5.629 r  mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/way_hit_00_carry_i_4__0/O
                         net (fo=1, routed)           0.000     5.629    mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dmmu_gen.mor1kx_dmmu/ctrl_lsu_adr_o_reg[23][0]
    SLICE_X104Y131       CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     6.142 r  mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dmmu_gen.mor1kx_dmmu/way_hit_00_carry/CO[3]
                         net (fo=1, routed)           0.000     6.142    mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dmmu_gen.mor1kx_dmmu/way_hit_00_carry_n_0
    SLICE_X104Y132       CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229     6.371 f  mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dmmu_gen.mor1kx_dmmu/way_hit_00_carry__0/CO[2]
                         net (fo=6, routed)           0.448     6.819    mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dmmu_gen.mor1kx_dmmu/dtlb[0].dtlb_match_regs/CO[0]
    SLICE_X107Y131       LUT4 (Prop_lut4_I1_O)        0.310     7.129 r  mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dmmu_gen.mor1kx_dmmu/dtlb[0].dtlb_match_regs/mem_reg_1_i_20/O
                         net (fo=52, routed)          0.604     7.733    mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dmmu_gen.mor1kx_dmmu/dtlb[0].dtlb_match_regs/ctrl_except_dtlb_miss_o_reg
    SLICE_X105Y131       LUT4 (Prop_lut4_I1_O)        0.124     7.857 r  mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dmmu_gen.mor1kx_dmmu/dtlb[0].dtlb_match_regs/check_way_match[0]_carry_i_15__0/O
                         net (fo=3, routed)           0.781     8.639    mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dmmu_gen.mor1kx_dmmu/dtlb[0].dtlb_match_regs/atomic_gen.atomic_reserve_reg_0
    SLICE_X108Y130       LUT6 (Prop_lut6_I3_O)        0.124     8.763 r  mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dmmu_gen.mor1kx_dmmu/dtlb[0].dtlb_match_regs/i__carry_i_1/O
                         net (fo=1, routed)           0.000     8.763    mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dcache_gen.mor1kx_dcache/dbus_adr_reg[13]_0[2]
    SLICE_X108Y130       CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     9.139 r  mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dcache_gen.mor1kx_dcache/refill_hit2_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     9.139    mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dcache_gen.mor1kx_dcache/refill_hit2_inferred__0/i__carry_n_0
    SLICE_X108Y131       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.256 r  mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dcache_gen.mor1kx_dcache/refill_hit2_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     9.256    mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dcache_gen.mor1kx_dcache/refill_hit2_inferred__0/i__carry__0_n_0
    SLICE_X108Y132       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254     9.510 r  mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dcache_gen.mor1kx_dcache/refill_hit2_inferred__0/i__carry__1/CO[0]
                         net (fo=1, routed)           0.296     9.806    mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dcache_gen.mor1kx_dcache/refill_hit2
    SLICE_X109Y133       LUT6 (Prop_lut6_I0_O)        0.367    10.173 f  mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dcache_gen.mor1kx_dcache/access_done_i_5/O
                         net (fo=2, routed)           0.320    10.493    mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dmmu_gen.mor1kx_dmmu/dtlb[0].dtlb_match_regs/mem_reg_2
    SLICE_X112Y133       LUT6 (Prop_lut6_I5_O)        0.124    10.617 r  mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dmmu_gen.mor1kx_dmmu/dtlb[0].dtlb_match_regs/execute_opc_alu_o[3]_i_14/O
                         net (fo=2, routed)           0.447    11.064    mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dmmu_gen.mor1kx_dmmu/dtlb[0].dtlb_translate_regs/dbus_ack_reg
    SLICE_X112Y132       LUT6 (Prop_lut6_I2_O)        0.124    11.188 f  mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dmmu_gen.mor1kx_dmmu/dtlb[0].dtlb_translate_regs/execute_opc_alu_o[3]_i_5/O
                         net (fo=1, routed)           0.291    11.479    mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dmmu_gen.mor1kx_dmmu/dtlb[0].dtlb_translate_regs/execute_opc_alu_o[3]_i_5_n_0
    SLICE_X113Y132       LUT6 (Prop_lut6_I3_O)        0.124    11.603 r  mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dmmu_gen.mor1kx_dmmu/dtlb[0].dtlb_translate_regs/execute_opc_alu_o[3]_i_1/O
                         net (fo=254, routed)         0.942    12.545    mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/padv_decode_o
    SLICE_X131Y132       LUT6 (Prop_lut6_I4_O)        0.124    12.669 r  mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/pc_fetch[31]_i_4/O
                         net (fo=14, routed)          0.388    13.056    mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/icache_gen.mor1kx_icache/tag_ram/ctrl_op_mfspr_o_reg
    SLICE_X129Y133       LUT6 (Prop_lut6_I1_O)        0.124    13.180 r  mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/icache_gen.mor1kx_icache/tag_ram/mem_reg_i_38/O
                         net (fo=35, routed)          0.746    13.926    mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/icache_gen.mor1kx_icache/tag_ram/mem_reg_0
    SLICE_X134Y139       LUT3 (Prop_lut3_I1_O)        0.124    14.050 r  mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/icache_gen.mor1kx_icache/tag_ram/mem_reg_i_12/O
                         net (fo=2, routed)           0.836    14.886    mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/immu_gen.mor1kx_immu/itlb[0].itlb_translate_regs/immu_gen.virt_addr[0]
    RAMB36_X7Y27         RAMB36E1                                     r  mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/immu_gen.mor1kx_immu/itlb[0].itlb_translate_regs/mem_reg/ADDRBWRADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    10.000 r  BUFG/O
                         net (fo=4370, routed)        1.671    11.671    mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/immu_gen.mor1kx_immu/itlb[0].itlb_translate_regs/clk100
    RAMB36_X7Y27         RAMB36E1                                     r  mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/immu_gen.mor1kx_immu/itlb[0].itlb_translate_regs/mem_reg/CLKBWRCLK
                         clock pessimism              0.080    11.751    
                         clock uncertainty           -0.057    11.694    
    RAMB36_X7Y27         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[5])
                                                     -0.566    11.128    mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/immu_gen.mor1kx_immu/itlb[0].itlb_translate_regs/mem_reg
  -------------------------------------------------------------------
                         required time                         11.128    
                         arrival time                         -14.886    
  -------------------------------------------------------------------
                         slack                                 -3.757    

Slack (VIOLATED) :        -3.732ns  (required time - arrival time)
  Source:                 mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dmmu_gen.mor1kx_dmmu/dtlb[0].dtlb_match_regs/mem_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/immu_gen.mor1kx_immu/itlb[0].itlb_match_regs/mem_reg/ADDRARDADDR[6]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        13.154ns  (logic 5.736ns (43.607%)  route 7.418ns (56.393%))
  Logic Levels:           16  (CARRY4=5 LUT4=2 LUT6=9)
  Clock Path Skew:        0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.676ns = ( 11.676 - 10.000 ) 
    Source Clock Delay      (SCD):    1.712ns
    Clock Pessimism Removal (CPR):    0.080ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=4370, routed)        1.712     1.712    mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dmmu_gen.mor1kx_dmmu/dtlb[0].dtlb_match_regs/clk100
    RAMB36_X6Y26         RAMB36E1                                     r  mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dmmu_gen.mor1kx_dmmu/dtlb[0].dtlb_match_regs/mem_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X6Y26         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[13])
                                                      2.454     4.166 r  mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dmmu_gen.mor1kx_dmmu/dtlb[0].dtlb_match_regs/mem_reg/DOADO[13]
                         net (fo=2, routed)           1.339     5.505    mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/DOADO[0]
    SLICE_X104Y131       LUT6 (Prop_lut6_I1_O)        0.124     5.629 r  mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/way_hit_00_carry_i_4__0/O
                         net (fo=1, routed)           0.000     5.629    mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dmmu_gen.mor1kx_dmmu/ctrl_lsu_adr_o_reg[23][0]
    SLICE_X104Y131       CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     6.142 r  mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dmmu_gen.mor1kx_dmmu/way_hit_00_carry/CO[3]
                         net (fo=1, routed)           0.000     6.142    mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dmmu_gen.mor1kx_dmmu/way_hit_00_carry_n_0
    SLICE_X104Y132       CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229     6.371 f  mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dmmu_gen.mor1kx_dmmu/way_hit_00_carry__0/CO[2]
                         net (fo=6, routed)           0.448     6.819    mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dmmu_gen.mor1kx_dmmu/dtlb[0].dtlb_match_regs/CO[0]
    SLICE_X107Y131       LUT4 (Prop_lut4_I1_O)        0.310     7.129 r  mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dmmu_gen.mor1kx_dmmu/dtlb[0].dtlb_match_regs/mem_reg_1_i_20/O
                         net (fo=52, routed)          0.604     7.733    mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dmmu_gen.mor1kx_dmmu/dtlb[0].dtlb_match_regs/ctrl_except_dtlb_miss_o_reg
    SLICE_X105Y131       LUT4 (Prop_lut4_I1_O)        0.124     7.857 r  mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dmmu_gen.mor1kx_dmmu/dtlb[0].dtlb_match_regs/check_way_match[0]_carry_i_15__0/O
                         net (fo=3, routed)           0.781     8.639    mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dmmu_gen.mor1kx_dmmu/dtlb[0].dtlb_match_regs/atomic_gen.atomic_reserve_reg_0
    SLICE_X108Y130       LUT6 (Prop_lut6_I3_O)        0.124     8.763 r  mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dmmu_gen.mor1kx_dmmu/dtlb[0].dtlb_match_regs/i__carry_i_1/O
                         net (fo=1, routed)           0.000     8.763    mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dcache_gen.mor1kx_dcache/dbus_adr_reg[13]_0[2]
    SLICE_X108Y130       CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     9.139 r  mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dcache_gen.mor1kx_dcache/refill_hit2_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     9.139    mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dcache_gen.mor1kx_dcache/refill_hit2_inferred__0/i__carry_n_0
    SLICE_X108Y131       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.256 r  mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dcache_gen.mor1kx_dcache/refill_hit2_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     9.256    mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dcache_gen.mor1kx_dcache/refill_hit2_inferred__0/i__carry__0_n_0
    SLICE_X108Y132       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254     9.510 r  mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dcache_gen.mor1kx_dcache/refill_hit2_inferred__0/i__carry__1/CO[0]
                         net (fo=1, routed)           0.296     9.806    mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dcache_gen.mor1kx_dcache/refill_hit2
    SLICE_X109Y133       LUT6 (Prop_lut6_I0_O)        0.367    10.173 f  mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dcache_gen.mor1kx_dcache/access_done_i_5/O
                         net (fo=2, routed)           0.320    10.493    mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dmmu_gen.mor1kx_dmmu/dtlb[0].dtlb_match_regs/mem_reg_2
    SLICE_X112Y133       LUT6 (Prop_lut6_I5_O)        0.124    10.617 r  mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dmmu_gen.mor1kx_dmmu/dtlb[0].dtlb_match_regs/execute_opc_alu_o[3]_i_14/O
                         net (fo=2, routed)           0.447    11.064    mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dmmu_gen.mor1kx_dmmu/dtlb[0].dtlb_translate_regs/dbus_ack_reg
    SLICE_X112Y132       LUT6 (Prop_lut6_I2_O)        0.124    11.188 f  mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dmmu_gen.mor1kx_dmmu/dtlb[0].dtlb_translate_regs/execute_opc_alu_o[3]_i_5/O
                         net (fo=1, routed)           0.291    11.479    mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dmmu_gen.mor1kx_dmmu/dtlb[0].dtlb_translate_regs/execute_opc_alu_o[3]_i_5_n_0
    SLICE_X113Y132       LUT6 (Prop_lut6_I3_O)        0.124    11.603 r  mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dmmu_gen.mor1kx_dmmu/dtlb[0].dtlb_translate_regs/execute_opc_alu_o[3]_i_1/O
                         net (fo=254, routed)         0.942    12.545    mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/padv_decode_o
    SLICE_X131Y132       LUT6 (Prop_lut6_I4_O)        0.124    12.669 r  mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/pc_fetch[31]_i_4/O
                         net (fo=14, routed)          0.388    13.056    mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/icache_gen.mor1kx_icache/tag_ram/ctrl_op_mfspr_o_reg
    SLICE_X129Y133       LUT6 (Prop_lut6_I1_O)        0.124    13.180 r  mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/icache_gen.mor1kx_icache/tag_ram/mem_reg_i_38/O
                         net (fo=35, routed)          0.713    13.893    mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/decode_except_itlb_miss_o_reg
    SLICE_X133Y139       LUT6 (Prop_lut6_I4_O)        0.124    14.017 r  mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/mem_reg_i_5__7/O
                         net (fo=1, routed)           0.849    14.866    mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/immu_gen.mor1kx_immu/itlb[0].itlb_match_regs/ctrl_alu_result_o_reg[7][1]
    RAMB36_X7Y28         RAMB36E1                                     r  mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/immu_gen.mor1kx_immu/itlb[0].itlb_match_regs/mem_reg/ADDRARDADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    10.000 r  BUFG/O
                         net (fo=4370, routed)        1.676    11.676    mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/immu_gen.mor1kx_immu/itlb[0].itlb_match_regs/clk100
    RAMB36_X7Y28         RAMB36E1                                     r  mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/immu_gen.mor1kx_immu/itlb[0].itlb_match_regs/mem_reg/CLKARDCLK
                         clock pessimism              0.080    11.756    
                         clock uncertainty           -0.057    11.699    
    RAMB36_X7Y28         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[6])
                                                     -0.566    11.133    mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/immu_gen.mor1kx_immu/itlb[0].itlb_match_regs/mem_reg
  -------------------------------------------------------------------
                         required time                         11.133    
                         arrival time                         -14.866    
  -------------------------------------------------------------------
                         slack                                 -3.732    

Slack (VIOLATED) :        -3.727ns  (required time - arrival time)
  Source:                 mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dmmu_gen.mor1kx_dmmu/dtlb[0].dtlb_match_regs/mem_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/immu_gen.mor1kx_immu/itlb[0].itlb_translate_regs/mem_reg/ADDRBWRADDR[6]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        13.144ns  (logic 5.736ns (43.641%)  route 7.408ns (56.359%))
  Logic Levels:           16  (CARRY4=5 LUT3=1 LUT4=2 LUT6=8)
  Clock Path Skew:        0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.671ns = ( 11.671 - 10.000 ) 
    Source Clock Delay      (SCD):    1.712ns
    Clock Pessimism Removal (CPR):    0.080ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=4370, routed)        1.712     1.712    mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dmmu_gen.mor1kx_dmmu/dtlb[0].dtlb_match_regs/clk100
    RAMB36_X6Y26         RAMB36E1                                     r  mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dmmu_gen.mor1kx_dmmu/dtlb[0].dtlb_match_regs/mem_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X6Y26         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[13])
                                                      2.454     4.166 r  mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dmmu_gen.mor1kx_dmmu/dtlb[0].dtlb_match_regs/mem_reg/DOADO[13]
                         net (fo=2, routed)           1.339     5.505    mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/DOADO[0]
    SLICE_X104Y131       LUT6 (Prop_lut6_I1_O)        0.124     5.629 r  mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/way_hit_00_carry_i_4__0/O
                         net (fo=1, routed)           0.000     5.629    mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dmmu_gen.mor1kx_dmmu/ctrl_lsu_adr_o_reg[23][0]
    SLICE_X104Y131       CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     6.142 r  mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dmmu_gen.mor1kx_dmmu/way_hit_00_carry/CO[3]
                         net (fo=1, routed)           0.000     6.142    mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dmmu_gen.mor1kx_dmmu/way_hit_00_carry_n_0
    SLICE_X104Y132       CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229     6.371 f  mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dmmu_gen.mor1kx_dmmu/way_hit_00_carry__0/CO[2]
                         net (fo=6, routed)           0.448     6.819    mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dmmu_gen.mor1kx_dmmu/dtlb[0].dtlb_match_regs/CO[0]
    SLICE_X107Y131       LUT4 (Prop_lut4_I1_O)        0.310     7.129 r  mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dmmu_gen.mor1kx_dmmu/dtlb[0].dtlb_match_regs/mem_reg_1_i_20/O
                         net (fo=52, routed)          0.604     7.733    mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dmmu_gen.mor1kx_dmmu/dtlb[0].dtlb_match_regs/ctrl_except_dtlb_miss_o_reg
    SLICE_X105Y131       LUT4 (Prop_lut4_I1_O)        0.124     7.857 r  mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dmmu_gen.mor1kx_dmmu/dtlb[0].dtlb_match_regs/check_way_match[0]_carry_i_15__0/O
                         net (fo=3, routed)           0.781     8.639    mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dmmu_gen.mor1kx_dmmu/dtlb[0].dtlb_match_regs/atomic_gen.atomic_reserve_reg_0
    SLICE_X108Y130       LUT6 (Prop_lut6_I3_O)        0.124     8.763 r  mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dmmu_gen.mor1kx_dmmu/dtlb[0].dtlb_match_regs/i__carry_i_1/O
                         net (fo=1, routed)           0.000     8.763    mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dcache_gen.mor1kx_dcache/dbus_adr_reg[13]_0[2]
    SLICE_X108Y130       CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     9.139 r  mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dcache_gen.mor1kx_dcache/refill_hit2_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     9.139    mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dcache_gen.mor1kx_dcache/refill_hit2_inferred__0/i__carry_n_0
    SLICE_X108Y131       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.256 r  mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dcache_gen.mor1kx_dcache/refill_hit2_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     9.256    mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dcache_gen.mor1kx_dcache/refill_hit2_inferred__0/i__carry__0_n_0
    SLICE_X108Y132       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254     9.510 r  mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dcache_gen.mor1kx_dcache/refill_hit2_inferred__0/i__carry__1/CO[0]
                         net (fo=1, routed)           0.296     9.806    mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dcache_gen.mor1kx_dcache/refill_hit2
    SLICE_X109Y133       LUT6 (Prop_lut6_I0_O)        0.367    10.173 f  mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dcache_gen.mor1kx_dcache/access_done_i_5/O
                         net (fo=2, routed)           0.320    10.493    mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dmmu_gen.mor1kx_dmmu/dtlb[0].dtlb_match_regs/mem_reg_2
    SLICE_X112Y133       LUT6 (Prop_lut6_I5_O)        0.124    10.617 r  mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dmmu_gen.mor1kx_dmmu/dtlb[0].dtlb_match_regs/execute_opc_alu_o[3]_i_14/O
                         net (fo=2, routed)           0.447    11.064    mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dmmu_gen.mor1kx_dmmu/dtlb[0].dtlb_translate_regs/dbus_ack_reg
    SLICE_X112Y132       LUT6 (Prop_lut6_I2_O)        0.124    11.188 f  mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dmmu_gen.mor1kx_dmmu/dtlb[0].dtlb_translate_regs/execute_opc_alu_o[3]_i_5/O
                         net (fo=1, routed)           0.291    11.479    mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dmmu_gen.mor1kx_dmmu/dtlb[0].dtlb_translate_regs/execute_opc_alu_o[3]_i_5_n_0
    SLICE_X113Y132       LUT6 (Prop_lut6_I3_O)        0.124    11.603 r  mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dmmu_gen.mor1kx_dmmu/dtlb[0].dtlb_translate_regs/execute_opc_alu_o[3]_i_1/O
                         net (fo=254, routed)         0.942    12.545    mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/padv_decode_o
    SLICE_X131Y132       LUT6 (Prop_lut6_I4_O)        0.124    12.669 r  mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/pc_fetch[31]_i_4/O
                         net (fo=14, routed)          0.388    13.056    mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/icache_gen.mor1kx_icache/tag_ram/ctrl_op_mfspr_o_reg
    SLICE_X129Y133       LUT6 (Prop_lut6_I1_O)        0.124    13.180 r  mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/icache_gen.mor1kx_icache/tag_ram/mem_reg_i_38/O
                         net (fo=35, routed)          0.709    13.889    mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/icache_gen.mor1kx_icache/tag_ram/mem_reg_0
    SLICE_X139Y134       LUT3 (Prop_lut3_I1_O)        0.124    14.013 r  mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/icache_gen.mor1kx_icache/tag_ram/mem_reg_i_11/O
                         net (fo=2, routed)           0.842    14.855    mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/immu_gen.mor1kx_immu/itlb[0].itlb_translate_regs/immu_gen.virt_addr[1]
    RAMB36_X7Y27         RAMB36E1                                     r  mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/immu_gen.mor1kx_immu/itlb[0].itlb_translate_regs/mem_reg/ADDRBWRADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    10.000 r  BUFG/O
                         net (fo=4370, routed)        1.671    11.671    mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/immu_gen.mor1kx_immu/itlb[0].itlb_translate_regs/clk100
    RAMB36_X7Y27         RAMB36E1                                     r  mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/immu_gen.mor1kx_immu/itlb[0].itlb_translate_regs/mem_reg/CLKBWRCLK
                         clock pessimism              0.080    11.751    
                         clock uncertainty           -0.057    11.694    
    RAMB36_X7Y27         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[6])
                                                     -0.566    11.128    mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/immu_gen.mor1kx_immu/itlb[0].itlb_translate_regs/mem_reg
  -------------------------------------------------------------------
                         required time                         11.128    
                         arrival time                         -14.855    
  -------------------------------------------------------------------
                         slack                                 -3.727    

Slack (VIOLATED) :        -3.697ns  (required time - arrival time)
  Source:                 mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dmmu_gen.mor1kx_dmmu/dtlb[0].dtlb_match_regs/mem_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/immu_gen.mor1kx_immu/itlb[0].itlb_match_regs/mem_reg/ADDRARDADDR[5]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        13.118ns  (logic 5.736ns (43.726%)  route 7.382ns (56.274%))
  Logic Levels:           16  (CARRY4=5 LUT4=2 LUT6=9)
  Clock Path Skew:        0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.676ns = ( 11.676 - 10.000 ) 
    Source Clock Delay      (SCD):    1.712ns
    Clock Pessimism Removal (CPR):    0.080ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=4370, routed)        1.712     1.712    mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dmmu_gen.mor1kx_dmmu/dtlb[0].dtlb_match_regs/clk100
    RAMB36_X6Y26         RAMB36E1                                     r  mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dmmu_gen.mor1kx_dmmu/dtlb[0].dtlb_match_regs/mem_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X6Y26         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[13])
                                                      2.454     4.166 r  mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dmmu_gen.mor1kx_dmmu/dtlb[0].dtlb_match_regs/mem_reg/DOADO[13]
                         net (fo=2, routed)           1.339     5.505    mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/DOADO[0]
    SLICE_X104Y131       LUT6 (Prop_lut6_I1_O)        0.124     5.629 r  mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/way_hit_00_carry_i_4__0/O
                         net (fo=1, routed)           0.000     5.629    mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dmmu_gen.mor1kx_dmmu/ctrl_lsu_adr_o_reg[23][0]
    SLICE_X104Y131       CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     6.142 r  mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dmmu_gen.mor1kx_dmmu/way_hit_00_carry/CO[3]
                         net (fo=1, routed)           0.000     6.142    mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dmmu_gen.mor1kx_dmmu/way_hit_00_carry_n_0
    SLICE_X104Y132       CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229     6.371 f  mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dmmu_gen.mor1kx_dmmu/way_hit_00_carry__0/CO[2]
                         net (fo=6, routed)           0.448     6.819    mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dmmu_gen.mor1kx_dmmu/dtlb[0].dtlb_match_regs/CO[0]
    SLICE_X107Y131       LUT4 (Prop_lut4_I1_O)        0.310     7.129 r  mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dmmu_gen.mor1kx_dmmu/dtlb[0].dtlb_match_regs/mem_reg_1_i_20/O
                         net (fo=52, routed)          0.604     7.733    mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dmmu_gen.mor1kx_dmmu/dtlb[0].dtlb_match_regs/ctrl_except_dtlb_miss_o_reg
    SLICE_X105Y131       LUT4 (Prop_lut4_I1_O)        0.124     7.857 r  mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dmmu_gen.mor1kx_dmmu/dtlb[0].dtlb_match_regs/check_way_match[0]_carry_i_15__0/O
                         net (fo=3, routed)           0.781     8.639    mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dmmu_gen.mor1kx_dmmu/dtlb[0].dtlb_match_regs/atomic_gen.atomic_reserve_reg_0
    SLICE_X108Y130       LUT6 (Prop_lut6_I3_O)        0.124     8.763 r  mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dmmu_gen.mor1kx_dmmu/dtlb[0].dtlb_match_regs/i__carry_i_1/O
                         net (fo=1, routed)           0.000     8.763    mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dcache_gen.mor1kx_dcache/dbus_adr_reg[13]_0[2]
    SLICE_X108Y130       CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     9.139 r  mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dcache_gen.mor1kx_dcache/refill_hit2_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     9.139    mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dcache_gen.mor1kx_dcache/refill_hit2_inferred__0/i__carry_n_0
    SLICE_X108Y131       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.256 r  mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dcache_gen.mor1kx_dcache/refill_hit2_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     9.256    mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dcache_gen.mor1kx_dcache/refill_hit2_inferred__0/i__carry__0_n_0
    SLICE_X108Y132       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254     9.510 r  mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dcache_gen.mor1kx_dcache/refill_hit2_inferred__0/i__carry__1/CO[0]
                         net (fo=1, routed)           0.296     9.806    mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dcache_gen.mor1kx_dcache/refill_hit2
    SLICE_X109Y133       LUT6 (Prop_lut6_I0_O)        0.367    10.173 f  mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dcache_gen.mor1kx_dcache/access_done_i_5/O
                         net (fo=2, routed)           0.320    10.493    mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dmmu_gen.mor1kx_dmmu/dtlb[0].dtlb_match_regs/mem_reg_2
    SLICE_X112Y133       LUT6 (Prop_lut6_I5_O)        0.124    10.617 r  mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dmmu_gen.mor1kx_dmmu/dtlb[0].dtlb_match_regs/execute_opc_alu_o[3]_i_14/O
                         net (fo=2, routed)           0.447    11.064    mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dmmu_gen.mor1kx_dmmu/dtlb[0].dtlb_translate_regs/dbus_ack_reg
    SLICE_X112Y132       LUT6 (Prop_lut6_I2_O)        0.124    11.188 f  mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dmmu_gen.mor1kx_dmmu/dtlb[0].dtlb_translate_regs/execute_opc_alu_o[3]_i_5/O
                         net (fo=1, routed)           0.291    11.479    mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dmmu_gen.mor1kx_dmmu/dtlb[0].dtlb_translate_regs/execute_opc_alu_o[3]_i_5_n_0
    SLICE_X113Y132       LUT6 (Prop_lut6_I3_O)        0.124    11.603 r  mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dmmu_gen.mor1kx_dmmu/dtlb[0].dtlb_translate_regs/execute_opc_alu_o[3]_i_1/O
                         net (fo=254, routed)         0.942    12.545    mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/padv_decode_o
    SLICE_X131Y132       LUT6 (Prop_lut6_I4_O)        0.124    12.669 r  mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/pc_fetch[31]_i_4/O
                         net (fo=14, routed)          0.388    13.056    mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/icache_gen.mor1kx_icache/tag_ram/ctrl_op_mfspr_o_reg
    SLICE_X129Y133       LUT6 (Prop_lut6_I1_O)        0.124    13.180 r  mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/icache_gen.mor1kx_icache/tag_ram/mem_reg_i_38/O
                         net (fo=35, routed)          0.782    13.962    mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/decode_except_itlb_miss_o_reg
    SLICE_X137Y138       LUT6 (Prop_lut6_I4_O)        0.124    14.086 r  mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/mem_reg_i_6__7/O
                         net (fo=1, routed)           0.744    14.830    mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/immu_gen.mor1kx_immu/itlb[0].itlb_match_regs/ctrl_alu_result_o_reg[7][0]
    RAMB36_X7Y28         RAMB36E1                                     r  mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/immu_gen.mor1kx_immu/itlb[0].itlb_match_regs/mem_reg/ADDRARDADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    10.000 r  BUFG/O
                         net (fo=4370, routed)        1.676    11.676    mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/immu_gen.mor1kx_immu/itlb[0].itlb_match_regs/clk100
    RAMB36_X7Y28         RAMB36E1                                     r  mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/immu_gen.mor1kx_immu/itlb[0].itlb_match_regs/mem_reg/CLKARDCLK
                         clock pessimism              0.080    11.756    
                         clock uncertainty           -0.057    11.699    
    RAMB36_X7Y28         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[5])
                                                     -0.566    11.133    mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/immu_gen.mor1kx_immu/itlb[0].itlb_match_regs/mem_reg
  -------------------------------------------------------------------
                         required time                         11.133    
                         arrival time                         -14.830    
  -------------------------------------------------------------------
                         slack                                 -3.697    

Slack (VIOLATED) :        -3.697ns  (required time - arrival time)
  Source:                 mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dmmu_gen.mor1kx_dmmu/dtlb[0].dtlb_match_regs/mem_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/icache_gen.mor1kx_icache/tag_ram/mem_reg/ADDRARDADDR[7]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        13.106ns  (logic 5.736ns (43.767%)  route 7.370ns (56.233%))
  Logic Levels:           16  (CARRY4=5 LUT4=2 LUT6=9)
  Clock Path Skew:        0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.664ns = ( 11.664 - 10.000 ) 
    Source Clock Delay      (SCD):    1.712ns
    Clock Pessimism Removal (CPR):    0.080ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=4370, routed)        1.712     1.712    mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dmmu_gen.mor1kx_dmmu/dtlb[0].dtlb_match_regs/clk100
    RAMB36_X6Y26         RAMB36E1                                     r  mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dmmu_gen.mor1kx_dmmu/dtlb[0].dtlb_match_regs/mem_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X6Y26         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[13])
                                                      2.454     4.166 r  mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dmmu_gen.mor1kx_dmmu/dtlb[0].dtlb_match_regs/mem_reg/DOADO[13]
                         net (fo=2, routed)           1.339     5.505    mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/DOADO[0]
    SLICE_X104Y131       LUT6 (Prop_lut6_I1_O)        0.124     5.629 r  mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/way_hit_00_carry_i_4__0/O
                         net (fo=1, routed)           0.000     5.629    mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dmmu_gen.mor1kx_dmmu/ctrl_lsu_adr_o_reg[23][0]
    SLICE_X104Y131       CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     6.142 r  mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dmmu_gen.mor1kx_dmmu/way_hit_00_carry/CO[3]
                         net (fo=1, routed)           0.000     6.142    mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dmmu_gen.mor1kx_dmmu/way_hit_00_carry_n_0
    SLICE_X104Y132       CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229     6.371 f  mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dmmu_gen.mor1kx_dmmu/way_hit_00_carry__0/CO[2]
                         net (fo=6, routed)           0.448     6.819    mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dmmu_gen.mor1kx_dmmu/dtlb[0].dtlb_match_regs/CO[0]
    SLICE_X107Y131       LUT4 (Prop_lut4_I1_O)        0.310     7.129 r  mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dmmu_gen.mor1kx_dmmu/dtlb[0].dtlb_match_regs/mem_reg_1_i_20/O
                         net (fo=52, routed)          0.604     7.733    mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dmmu_gen.mor1kx_dmmu/dtlb[0].dtlb_match_regs/ctrl_except_dtlb_miss_o_reg
    SLICE_X105Y131       LUT4 (Prop_lut4_I1_O)        0.124     7.857 r  mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dmmu_gen.mor1kx_dmmu/dtlb[0].dtlb_match_regs/check_way_match[0]_carry_i_15__0/O
                         net (fo=3, routed)           0.781     8.639    mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dmmu_gen.mor1kx_dmmu/dtlb[0].dtlb_match_regs/atomic_gen.atomic_reserve_reg_0
    SLICE_X108Y130       LUT6 (Prop_lut6_I3_O)        0.124     8.763 r  mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dmmu_gen.mor1kx_dmmu/dtlb[0].dtlb_match_regs/i__carry_i_1/O
                         net (fo=1, routed)           0.000     8.763    mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dcache_gen.mor1kx_dcache/dbus_adr_reg[13]_0[2]
    SLICE_X108Y130       CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     9.139 r  mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dcache_gen.mor1kx_dcache/refill_hit2_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     9.139    mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dcache_gen.mor1kx_dcache/refill_hit2_inferred__0/i__carry_n_0
    SLICE_X108Y131       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.256 r  mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dcache_gen.mor1kx_dcache/refill_hit2_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     9.256    mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dcache_gen.mor1kx_dcache/refill_hit2_inferred__0/i__carry__0_n_0
    SLICE_X108Y132       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254     9.510 r  mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dcache_gen.mor1kx_dcache/refill_hit2_inferred__0/i__carry__1/CO[0]
                         net (fo=1, routed)           0.296     9.806    mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dcache_gen.mor1kx_dcache/refill_hit2
    SLICE_X109Y133       LUT6 (Prop_lut6_I0_O)        0.367    10.173 f  mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dcache_gen.mor1kx_dcache/access_done_i_5/O
                         net (fo=2, routed)           0.320    10.493    mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dmmu_gen.mor1kx_dmmu/dtlb[0].dtlb_match_regs/mem_reg_2
    SLICE_X112Y133       LUT6 (Prop_lut6_I5_O)        0.124    10.617 r  mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dmmu_gen.mor1kx_dmmu/dtlb[0].dtlb_match_regs/execute_opc_alu_o[3]_i_14/O
                         net (fo=2, routed)           0.447    11.064    mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dmmu_gen.mor1kx_dmmu/dtlb[0].dtlb_translate_regs/dbus_ack_reg
    SLICE_X112Y132       LUT6 (Prop_lut6_I2_O)        0.124    11.188 f  mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dmmu_gen.mor1kx_dmmu/dtlb[0].dtlb_translate_regs/execute_opc_alu_o[3]_i_5/O
                         net (fo=1, routed)           0.291    11.479    mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dmmu_gen.mor1kx_dmmu/dtlb[0].dtlb_translate_regs/execute_opc_alu_o[3]_i_5_n_0
    SLICE_X113Y132       LUT6 (Prop_lut6_I3_O)        0.124    11.603 r  mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dmmu_gen.mor1kx_dmmu/dtlb[0].dtlb_translate_regs/execute_opc_alu_o[3]_i_1/O
                         net (fo=254, routed)         0.942    12.545    mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/padv_decode_o
    SLICE_X131Y132       LUT6 (Prop_lut6_I4_O)        0.124    12.669 r  mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/pc_fetch[31]_i_4/O
                         net (fo=14, routed)          0.388    13.056    mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/icache_gen.mor1kx_icache/tag_ram/ctrl_op_mfspr_o_reg
    SLICE_X129Y133       LUT6 (Prop_lut6_I1_O)        0.124    13.180 r  mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/icache_gen.mor1kx_icache/tag_ram/mem_reg_i_38/O
                         net (fo=35, routed)          0.766    13.946    mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_ctrl_cappuccino/decode_except_itlb_miss_o_reg_1
    SLICE_X138Y131       LUT6 (Prop_lut6_I5_O)        0.124    14.070 r  mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_ctrl_cappuccino/mem_reg_i_6__6/O
                         net (fo=2, routed)           0.748    14.818    mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/icache_gen.mor1kx_icache/tag_ram/spr_epcr_reg[7][2]
    RAMB18_X7Y50         RAMB18E1                                     r  mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/icache_gen.mor1kx_icache/tag_ram/mem_reg/ADDRARDADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    10.000 r  BUFG/O
                         net (fo=4370, routed)        1.664    11.664    mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/icache_gen.mor1kx_icache/tag_ram/clk100
    RAMB18_X7Y50         RAMB18E1                                     r  mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/icache_gen.mor1kx_icache/tag_ram/mem_reg/CLKARDCLK
                         clock pessimism              0.080    11.744    
                         clock uncertainty           -0.057    11.687    
    RAMB18_X7Y50         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[7])
                                                     -0.566    11.121    mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/icache_gen.mor1kx_icache/tag_ram/mem_reg
  -------------------------------------------------------------------
                         required time                         11.121    
                         arrival time                         -14.818    
  -------------------------------------------------------------------
                         slack                                 -3.697    

Slack (VIOLATED) :        -3.691ns  (required time - arrival time)
  Source:                 mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dmmu_gen.mor1kx_dmmu/dtlb[0].dtlb_match_regs/mem_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/immu_gen.mor1kx_immu/itlb[0].itlb_match_regs/mem_reg/ADDRARDADDR[7]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        13.113ns  (logic 5.736ns (43.744%)  route 7.377ns (56.256%))
  Logic Levels:           16  (CARRY4=5 LUT4=2 LUT6=9)
  Clock Path Skew:        0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.676ns = ( 11.676 - 10.000 ) 
    Source Clock Delay      (SCD):    1.712ns
    Clock Pessimism Removal (CPR):    0.080ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=4370, routed)        1.712     1.712    mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dmmu_gen.mor1kx_dmmu/dtlb[0].dtlb_match_regs/clk100
    RAMB36_X6Y26         RAMB36E1                                     r  mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dmmu_gen.mor1kx_dmmu/dtlb[0].dtlb_match_regs/mem_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X6Y26         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[13])
                                                      2.454     4.166 r  mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dmmu_gen.mor1kx_dmmu/dtlb[0].dtlb_match_regs/mem_reg/DOADO[13]
                         net (fo=2, routed)           1.339     5.505    mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/DOADO[0]
    SLICE_X104Y131       LUT6 (Prop_lut6_I1_O)        0.124     5.629 r  mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/way_hit_00_carry_i_4__0/O
                         net (fo=1, routed)           0.000     5.629    mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dmmu_gen.mor1kx_dmmu/ctrl_lsu_adr_o_reg[23][0]
    SLICE_X104Y131       CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     6.142 r  mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dmmu_gen.mor1kx_dmmu/way_hit_00_carry/CO[3]
                         net (fo=1, routed)           0.000     6.142    mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dmmu_gen.mor1kx_dmmu/way_hit_00_carry_n_0
    SLICE_X104Y132       CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229     6.371 f  mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dmmu_gen.mor1kx_dmmu/way_hit_00_carry__0/CO[2]
                         net (fo=6, routed)           0.448     6.819    mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dmmu_gen.mor1kx_dmmu/dtlb[0].dtlb_match_regs/CO[0]
    SLICE_X107Y131       LUT4 (Prop_lut4_I1_O)        0.310     7.129 r  mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dmmu_gen.mor1kx_dmmu/dtlb[0].dtlb_match_regs/mem_reg_1_i_20/O
                         net (fo=52, routed)          0.604     7.733    mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dmmu_gen.mor1kx_dmmu/dtlb[0].dtlb_match_regs/ctrl_except_dtlb_miss_o_reg
    SLICE_X105Y131       LUT4 (Prop_lut4_I1_O)        0.124     7.857 r  mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dmmu_gen.mor1kx_dmmu/dtlb[0].dtlb_match_regs/check_way_match[0]_carry_i_15__0/O
                         net (fo=3, routed)           0.781     8.639    mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dmmu_gen.mor1kx_dmmu/dtlb[0].dtlb_match_regs/atomic_gen.atomic_reserve_reg_0
    SLICE_X108Y130       LUT6 (Prop_lut6_I3_O)        0.124     8.763 r  mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dmmu_gen.mor1kx_dmmu/dtlb[0].dtlb_match_regs/i__carry_i_1/O
                         net (fo=1, routed)           0.000     8.763    mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dcache_gen.mor1kx_dcache/dbus_adr_reg[13]_0[2]
    SLICE_X108Y130       CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     9.139 r  mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dcache_gen.mor1kx_dcache/refill_hit2_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     9.139    mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dcache_gen.mor1kx_dcache/refill_hit2_inferred__0/i__carry_n_0
    SLICE_X108Y131       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.256 r  mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dcache_gen.mor1kx_dcache/refill_hit2_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     9.256    mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dcache_gen.mor1kx_dcache/refill_hit2_inferred__0/i__carry__0_n_0
    SLICE_X108Y132       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254     9.510 r  mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dcache_gen.mor1kx_dcache/refill_hit2_inferred__0/i__carry__1/CO[0]
                         net (fo=1, routed)           0.296     9.806    mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dcache_gen.mor1kx_dcache/refill_hit2
    SLICE_X109Y133       LUT6 (Prop_lut6_I0_O)        0.367    10.173 f  mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dcache_gen.mor1kx_dcache/access_done_i_5/O
                         net (fo=2, routed)           0.320    10.493    mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dmmu_gen.mor1kx_dmmu/dtlb[0].dtlb_match_regs/mem_reg_2
    SLICE_X112Y133       LUT6 (Prop_lut6_I5_O)        0.124    10.617 r  mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dmmu_gen.mor1kx_dmmu/dtlb[0].dtlb_match_regs/execute_opc_alu_o[3]_i_14/O
                         net (fo=2, routed)           0.447    11.064    mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dmmu_gen.mor1kx_dmmu/dtlb[0].dtlb_translate_regs/dbus_ack_reg
    SLICE_X112Y132       LUT6 (Prop_lut6_I2_O)        0.124    11.188 f  mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dmmu_gen.mor1kx_dmmu/dtlb[0].dtlb_translate_regs/execute_opc_alu_o[3]_i_5/O
                         net (fo=1, routed)           0.291    11.479    mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dmmu_gen.mor1kx_dmmu/dtlb[0].dtlb_translate_regs/execute_opc_alu_o[3]_i_5_n_0
    SLICE_X113Y132       LUT6 (Prop_lut6_I3_O)        0.124    11.603 r  mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dmmu_gen.mor1kx_dmmu/dtlb[0].dtlb_translate_regs/execute_opc_alu_o[3]_i_1/O
                         net (fo=254, routed)         0.942    12.545    mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/padv_decode_o
    SLICE_X131Y132       LUT6 (Prop_lut6_I4_O)        0.124    12.669 r  mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/pc_fetch[31]_i_4/O
                         net (fo=14, routed)          0.388    13.056    mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/icache_gen.mor1kx_icache/tag_ram/ctrl_op_mfspr_o_reg
    SLICE_X129Y133       LUT6 (Prop_lut6_I1_O)        0.124    13.180 r  mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/icache_gen.mor1kx_icache/tag_ram/mem_reg_i_38/O
                         net (fo=35, routed)          0.777    13.957    mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/decode_except_itlb_miss_o_reg
    SLICE_X137Y138       LUT6 (Prop_lut6_I4_O)        0.124    14.081 r  mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/mem_reg_i_4__7/O
                         net (fo=1, routed)           0.743    14.824    mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/immu_gen.mor1kx_immu/itlb[0].itlb_match_regs/ctrl_alu_result_o_reg[7][2]
    RAMB36_X7Y28         RAMB36E1                                     r  mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/immu_gen.mor1kx_immu/itlb[0].itlb_match_regs/mem_reg/ADDRARDADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    10.000 r  BUFG/O
                         net (fo=4370, routed)        1.676    11.676    mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/immu_gen.mor1kx_immu/itlb[0].itlb_match_regs/clk100
    RAMB36_X7Y28         RAMB36E1                                     r  mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/immu_gen.mor1kx_immu/itlb[0].itlb_match_regs/mem_reg/CLKARDCLK
                         clock pessimism              0.080    11.756    
                         clock uncertainty           -0.057    11.699    
    RAMB36_X7Y28         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[7])
                                                     -0.566    11.133    mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/immu_gen.mor1kx_immu/itlb[0].itlb_match_regs/mem_reg
  -------------------------------------------------------------------
                         required time                         11.133    
                         arrival time                         -14.824    
  -------------------------------------------------------------------
                         slack                                 -3.691    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.057ns  (arrival time - required time)
  Source:                 mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/ctrl_lsu_adr_o_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/store_buffer_gen.mor1kx_store_buffer/fifo_ram/mem_reg_1/DIADI[1]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.271ns  (logic 0.141ns (51.996%)  route 0.130ns (48.004%))
  Logic Levels:           0  
  Clock Path Skew:        0.059ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.886ns
    Source Clock Delay      (SCD):    0.573ns
    Clock Pessimism Removal (CPR):    0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=4370, routed)        0.573     0.573    mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/clk100
    SLICE_X103Y124       FDRE                                         r  mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/ctrl_lsu_adr_o_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y124       FDRE (Prop_fdre_C_Q)         0.141     0.714 r  mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/ctrl_lsu_adr_o_reg[4]/Q
                         net (fo=10, routed)          0.130     0.844    mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/store_buffer_gen.mor1kx_store_buffer/fifo_ram/din[71]
    RAMB18_X6Y49         RAMB18E1                                     r  mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/store_buffer_gen.mor1kx_store_buffer/fifo_ram/mem_reg_1/DIADI[1]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=4370, routed)        0.886     0.886    mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/store_buffer_gen.mor1kx_store_buffer/fifo_ram/clk100
    RAMB18_X6Y49         RAMB18E1                                     r  mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/store_buffer_gen.mor1kx_store_buffer/fifo_ram/mem_reg_1/CLKBWRCLK
                         clock pessimism             -0.254     0.632    
    RAMB18_X6Y49         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_DIADI[1])
                                                      0.155     0.787    mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/store_buffer_gen.mor1kx_store_buffer/fifo_ram/mem_reg_1
  -------------------------------------------------------------------
                         required time                         -0.787    
                         arrival time                           0.844    
  -------------------------------------------------------------------
                         slack                                  0.057    

Slack (MET) :             0.062ns  (arrival time - required time)
  Source:                 netsoc_netsoc_netsoc_value_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            netsoc_netsoc_netsoc_value_status_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.396ns  (logic 0.141ns (35.634%)  route 0.255ns (64.366%))
  Logic Levels:           0  
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.833ns
    Source Clock Delay      (SCD):    0.566ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=4370, routed)        0.566     0.566    sys_clk
    SLICE_X82Y149        FDRE                                         r  netsoc_netsoc_netsoc_value_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y149        FDRE (Prop_fdre_C_Q)         0.141     0.707 r  netsoc_netsoc_netsoc_value_reg[1]/Q
                         net (fo=4, routed)           0.255     0.961    netsoc_netsoc_netsoc_value_reg_n_0_[1]
    SLICE_X83Y150        FDRE                                         r  netsoc_netsoc_netsoc_value_status_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=4370, routed)        0.833     0.833    sys_clk
    SLICE_X83Y150        FDRE                                         r  netsoc_netsoc_netsoc_value_status_reg[1]/C
                         clock pessimism              0.000     0.833    
    SLICE_X83Y150        FDRE (Hold_fdre_C_D)         0.066     0.899    netsoc_netsoc_netsoc_value_status_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.899    
                         arrival time                           0.961    
  -------------------------------------------------------------------
                         slack                                  0.062    

Slack (MET) :             0.067ns  (arrival time - required time)
  Source:                 netsoc_netsoc_netsoc_reload_storage_full_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            netsoc_netsoc_netsoc_value_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.427ns  (logic 0.186ns (43.522%)  route 0.241ns (56.478%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.834ns
    Source Clock Delay      (SCD):    0.567ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=4370, routed)        0.567     0.567    sys_clk
    SLICE_X86Y149        FDRE                                         r  netsoc_netsoc_netsoc_reload_storage_full_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y149        FDRE (Prop_fdre_C_Q)         0.141     0.708 r  netsoc_netsoc_netsoc_reload_storage_full_reg[16]/Q
                         net (fo=2, routed)           0.241     0.949    netsoc_netsoc_netsoc_reload_storage[16]
    SLICE_X86Y152        LUT5 (Prop_lut5_I0_O)        0.045     0.994 r  netsoc_netsoc_netsoc_value[16]_i_1/O
                         net (fo=1, routed)           0.000     0.994    netsoc_netsoc_netsoc_value[16]_i_1_n_0
    SLICE_X86Y152        FDRE                                         r  netsoc_netsoc_netsoc_value_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=4370, routed)        0.834     0.834    sys_clk
    SLICE_X86Y152        FDRE                                         r  netsoc_netsoc_netsoc_value_reg[16]/C
                         clock pessimism              0.000     0.834    
    SLICE_X86Y152        FDRE (Hold_fdre_C_D)         0.092     0.926    netsoc_netsoc_netsoc_value_reg[16]
  -------------------------------------------------------------------
                         required time                         -0.926    
                         arrival time                           0.994    
  -------------------------------------------------------------------
                         slack                                  0.067    

Slack (MET) :             0.069ns  (arrival time - required time)
  Source:                 mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/ctrl_lsu_adr_o_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/store_buffer_gen.mor1kx_store_buffer/fifo_ram/mem_reg_1/DIADI[2]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.284ns  (logic 0.141ns (49.713%)  route 0.143ns (50.287%))
  Logic Levels:           0  
  Clock Path Skew:        0.059ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.886ns
    Source Clock Delay      (SCD):    0.573ns
    Clock Pessimism Removal (CPR):    0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=4370, routed)        0.573     0.573    mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/clk100
    SLICE_X103Y124       FDRE                                         r  mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/ctrl_lsu_adr_o_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y124       FDRE (Prop_fdre_C_Q)         0.141     0.714 r  mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/ctrl_lsu_adr_o_reg[5]/Q
                         net (fo=10, routed)          0.143     0.856    mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/store_buffer_gen.mor1kx_store_buffer/fifo_ram/din[72]
    RAMB18_X6Y49         RAMB18E1                                     r  mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/store_buffer_gen.mor1kx_store_buffer/fifo_ram/mem_reg_1/DIADI[2]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=4370, routed)        0.886     0.886    mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/store_buffer_gen.mor1kx_store_buffer/fifo_ram/clk100
    RAMB18_X6Y49         RAMB18E1                                     r  mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/store_buffer_gen.mor1kx_store_buffer/fifo_ram/mem_reg_1/CLKBWRCLK
                         clock pessimism             -0.254     0.632    
    RAMB18_X6Y49         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_DIADI[2])
                                                      0.155     0.787    mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/store_buffer_gen.mor1kx_store_buffer/fifo_ram/mem_reg_1
  -------------------------------------------------------------------
                         required time                         -0.787    
                         arrival time                           0.856    
  -------------------------------------------------------------------
                         slack                                  0.069    

Slack (MET) :             0.072ns  (arrival time - required time)
  Source:                 netsoc_uart_phy_phase_accumulator_tx_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            netsoc_uart_phy_phase_accumulator_tx_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.475ns  (logic 0.407ns (85.739%)  route 0.068ns (14.261%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.850ns
    Source Clock Delay      (SCD):    0.582ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=4370, routed)        0.582     0.582    sys_clk
    SLICE_X96Y148        FDRE                                         r  netsoc_uart_phy_phase_accumulator_tx_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y148        FDRE (Prop_fdre_C_Q)         0.164     0.746 r  netsoc_uart_phy_phase_accumulator_tx_reg[17]/Q
                         net (fo=2, routed)           0.067     0.813    netsoc_uart_phy_phase_accumulator_tx[17]
    SLICE_X96Y148        CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.150     0.963 r  netsoc_uart_phy_phase_accumulator_tx_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.963    netsoc_uart_phy_phase_accumulator_tx_reg[19]_i_1_n_0
    SLICE_X96Y149        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     1.003 r  netsoc_uart_phy_phase_accumulator_tx_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.003    netsoc_uart_phy_phase_accumulator_tx_reg[23]_i_1_n_0
    SLICE_X96Y150        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.053     1.056 r  netsoc_uart_phy_phase_accumulator_tx_reg[27]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.056    netsoc_uart_phy_phase_accumulator_tx0[24]
    SLICE_X96Y150        FDRE                                         r  netsoc_uart_phy_phase_accumulator_tx_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=4370, routed)        0.850     0.850    sys_clk
    SLICE_X96Y150        FDRE                                         r  netsoc_uart_phy_phase_accumulator_tx_reg[24]/C
                         clock pessimism              0.000     0.850    
    SLICE_X96Y150        FDRE (Hold_fdre_C_D)         0.134     0.984    netsoc_uart_phy_phase_accumulator_tx_reg[24]
  -------------------------------------------------------------------
                         required time                         -0.984    
                         arrival time                           1.056    
  -------------------------------------------------------------------
                         slack                                  0.072    

Slack (MET) :             0.075ns  (arrival time - required time)
  Source:                 netsoc_uart_phy_phase_accumulator_rx_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            netsoc_uart_phy_phase_accumulator_rx_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.449ns  (logic 0.381ns (84.913%)  route 0.068ns (15.087%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.850ns
    Source Clock Delay      (SCD):    0.582ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=4370, routed)        0.582     0.582    sys_clk
    SLICE_X97Y148        FDRE                                         r  netsoc_uart_phy_phase_accumulator_rx_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y148        FDRE (Prop_fdre_C_Q)         0.141     0.723 r  netsoc_uart_phy_phase_accumulator_rx_reg[17]/Q
                         net (fo=2, routed)           0.067     0.790    netsoc_uart_phy_phase_accumulator_rx[17]
    SLICE_X97Y148        CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.147     0.937 r  netsoc_uart_phy_phase_accumulator_rx_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.937    netsoc_uart_phy_phase_accumulator_rx_reg[19]_i_1_n_0
    SLICE_X97Y149        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     0.976 r  netsoc_uart_phy_phase_accumulator_rx_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.001     0.976    netsoc_uart_phy_phase_accumulator_rx_reg[23]_i_1_n_0
    SLICE_X97Y150        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     1.030 r  netsoc_uart_phy_phase_accumulator_rx_reg[27]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.030    netsoc_uart_phy_phase_accumulator_rx0[24]
    SLICE_X97Y150        FDRE                                         r  netsoc_uart_phy_phase_accumulator_rx_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=4370, routed)        0.850     0.850    sys_clk
    SLICE_X97Y150        FDRE                                         r  netsoc_uart_phy_phase_accumulator_rx_reg[24]/C
                         clock pessimism              0.000     0.850    
    SLICE_X97Y150        FDRE (Hold_fdre_C_D)         0.105     0.955    netsoc_uart_phy_phase_accumulator_rx_reg[24]
  -------------------------------------------------------------------
                         required time                         -0.955    
                         arrival time                           1.030    
  -------------------------------------------------------------------
                         slack                                  0.075    

Slack (MET) :             0.076ns  (arrival time - required time)
  Source:                 netsoc_interface8_bank_bus_dat_r_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            netsoc_netsoc_netsoc_bus_wishbone_dat_r_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.467ns  (logic 0.209ns (44.788%)  route 0.258ns (55.212%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.835ns
    Source Clock Delay      (SCD):    0.565ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=4370, routed)        0.565     0.565    sys_clk
    SLICE_X84Y150        FDRE                                         r  netsoc_interface8_bank_bus_dat_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y150        FDRE (Prop_fdre_C_Q)         0.164     0.729 r  netsoc_interface8_bank_bus_dat_r_reg[1]/Q
                         net (fo=1, routed)           0.258     0.986    netsoc_interface8_bank_bus_dat_r_reg_n_0_[1]
    SLICE_X84Y141        LUT5 (Prop_lut5_I3_O)        0.045     1.031 r  netsoc_netsoc_netsoc_bus_wishbone_dat_r[1]_i_1/O
                         net (fo=1, routed)           0.000     1.031    netsoc_netsoc_netsoc_interface_dat_r[1]
    SLICE_X84Y141        FDRE                                         r  netsoc_netsoc_netsoc_bus_wishbone_dat_r_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=4370, routed)        0.835     0.835    sys_clk
    SLICE_X84Y141        FDRE                                         r  netsoc_netsoc_netsoc_bus_wishbone_dat_r_reg[1]/C
                         clock pessimism              0.000     0.835    
    SLICE_X84Y141        FDRE (Hold_fdre_C_D)         0.121     0.956    netsoc_netsoc_netsoc_bus_wishbone_dat_r_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.956    
                         arrival time                           1.031    
  -------------------------------------------------------------------
                         slack                                  0.076    

Slack (MET) :             0.078ns  (arrival time - required time)
  Source:                 netsoc_uart_rx_fifo_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            storage_1_reg_0_15_6_7/RAMA/WADR0
                            (rising edge-triggered cell RAMD32 clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.427ns  (logic 0.141ns (33.023%)  route 0.286ns (66.977%))
  Logic Levels:           0  
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.846ns
    Source Clock Delay      (SCD):    0.573ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=4370, routed)        0.573     0.573    sys_clk
    SLICE_X89Y141        FDRE                                         r  netsoc_uart_rx_fifo_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y141        FDRE (Prop_fdre_C_Q)         0.141     0.714 r  netsoc_uart_rx_fifo_produce_reg[0]/Q
                         net (fo=20, routed)          0.286     1.000    storage_1_reg_0_15_6_7/ADDRD0
    SLICE_X90Y142        RAMD32                                       r  storage_1_reg_0_15_6_7/RAMA/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=4370, routed)        0.846     0.846    storage_1_reg_0_15_6_7/WCLK
    SLICE_X90Y142        RAMD32                                       r  storage_1_reg_0_15_6_7/RAMA/CLK
                         clock pessimism             -0.234     0.612    
    SLICE_X90Y142        RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     0.922    storage_1_reg_0_15_6_7/RAMA
  -------------------------------------------------------------------
                         required time                         -0.922    
                         arrival time                           1.000    
  -------------------------------------------------------------------
                         slack                                  0.078    

Slack (MET) :             0.078ns  (arrival time - required time)
  Source:                 netsoc_uart_rx_fifo_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            storage_1_reg_0_15_6_7/RAMA_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.427ns  (logic 0.141ns (33.023%)  route 0.286ns (66.977%))
  Logic Levels:           0  
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.846ns
    Source Clock Delay      (SCD):    0.573ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=4370, routed)        0.573     0.573    sys_clk
    SLICE_X89Y141        FDRE                                         r  netsoc_uart_rx_fifo_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y141        FDRE (Prop_fdre_C_Q)         0.141     0.714 r  netsoc_uart_rx_fifo_produce_reg[0]/Q
                         net (fo=20, routed)          0.286     1.000    storage_1_reg_0_15_6_7/ADDRD0
    SLICE_X90Y142        RAMD32                                       r  storage_1_reg_0_15_6_7/RAMA_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=4370, routed)        0.846     0.846    storage_1_reg_0_15_6_7/WCLK
    SLICE_X90Y142        RAMD32                                       r  storage_1_reg_0_15_6_7/RAMA_D1/CLK
                         clock pessimism             -0.234     0.612    
    SLICE_X90Y142        RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     0.922    storage_1_reg_0_15_6_7/RAMA_D1
  -------------------------------------------------------------------
                         required time                         -0.922    
                         arrival time                           1.000    
  -------------------------------------------------------------------
                         slack                                  0.078    

Slack (MET) :             0.078ns  (arrival time - required time)
  Source:                 netsoc_uart_rx_fifo_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            storage_1_reg_0_15_6_7/RAMB/WADR0
                            (rising edge-triggered cell RAMD32 clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.427ns  (logic 0.141ns (33.023%)  route 0.286ns (66.977%))
  Logic Levels:           0  
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.846ns
    Source Clock Delay      (SCD):    0.573ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=4370, routed)        0.573     0.573    sys_clk
    SLICE_X89Y141        FDRE                                         r  netsoc_uart_rx_fifo_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y141        FDRE (Prop_fdre_C_Q)         0.141     0.714 r  netsoc_uart_rx_fifo_produce_reg[0]/Q
                         net (fo=20, routed)          0.286     1.000    storage_1_reg_0_15_6_7/ADDRD0
    SLICE_X90Y142        RAMD32                                       r  storage_1_reg_0_15_6_7/RAMB/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=4370, routed)        0.846     0.846    storage_1_reg_0_15_6_7/WCLK
    SLICE_X90Y142        RAMD32                                       r  storage_1_reg_0_15_6_7/RAMB/CLK
                         clock pessimism             -0.234     0.612    
    SLICE_X90Y142        RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     0.922    storage_1_reg_0_15_6_7/RAMB
  -------------------------------------------------------------------
                         required time                         -0.922    
                         arrival time                           1.000    
  -------------------------------------------------------------------
                         slack                                  0.078    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { BUFG/O }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     XADC/DCLK           n/a            4.000         10.000      6.000      XADC_X0Y0      XADC/DCLK
Min Period        n/a     DSP48E1/CLK         n/a            3.884         10.000      6.116      DSP48_X4Y50    mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_alu/threestagemultiply.mul_result1_reg__0/CLK
Min Period        n/a     DSP48E1/CLK         n/a            3.884         10.000      6.116      DSP48_X4Y51    mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_alu/threestagemultiply.mul_result10/CLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB18_X4Y50   mem_3_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.944         10.000      7.056      RAMB18_X4Y50   mem_3_reg/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB18_X4Y46   mem_4_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.944         10.000      7.056      RAMB18_X4Y46   mem_4_reg/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB36_X6Y23   mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/store_buffer_gen.mor1kx_store_buffer/fifo_ram/mem_reg_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.944         10.000      7.056      RAMB36_X6Y23   mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/store_buffer_gen.mor1kx_store_buffer/fifo_ram/mem_reg_0/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB18_X6Y49   mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/store_buffer_gen.mor1kx_store_buffer/fifo_ram/mem_reg_1/CLKARDCLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X80Y127  storage_13_reg_0_1_0_5/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X80Y127  storage_13_reg_0_1_0_5/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X80Y127  storage_13_reg_0_1_0_5/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X80Y127  storage_13_reg_0_1_0_5/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X80Y127  storage_13_reg_0_1_0_5/RAMC/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X80Y127  storage_13_reg_0_1_0_5/RAMC_D1/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X80Y127  storage_13_reg_0_1_0_5/RAMD/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X80Y127  storage_13_reg_0_1_0_5/RAMD_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X76Y126  storage_13_reg_0_1_12_17/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X76Y126  storage_13_reg_0_1_12_17/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X76Y126  storage_13_reg_0_1_12_17/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X76Y126  storage_13_reg_0_1_12_17/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X76Y126  storage_13_reg_0_1_12_17/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X76Y126  storage_13_reg_0_1_12_17/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X76Y126  storage_13_reg_0_1_12_17/RAMC/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X76Y126  storage_13_reg_0_1_12_17/RAMC_D1/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X76Y126  storage_13_reg_0_1_12_17/RAMD/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X76Y126  storage_13_reg_0_1_12_17/RAMD_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X76Y127  storage_13_reg_0_1_24_29/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X76Y127  storage_13_reg_0_1_24_29/RAMA_D1/CLK



---------------------------------------------------------------------------------------------------
From Clock:  
  To Clock:  netsoc_pll_clk200

Setup :            0  Failing Endpoints,  Worst Slack        3.726ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.726ns  (required time - arrival time)
  Source:                 FDPE_2/Q
                            (internal pin)
  Destination:            FDPE_3/D
                            (rising edge-triggered cell FDPE clocked by netsoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             netsoc_pll_clk200
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            2.000ns  (MaxDelay Path 2.000ns)
  Data Path Delay:        0.066ns  (logic 0.000ns (0.000%)  route 0.066ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        1.952ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.952ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.078ns
  Timing Exception:       MaxDelay Path 2.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y152       FDPE                         0.000     0.000 r  FDPE_2/Q
                         net (fo=1, routed)           0.066     0.066    xilinxasyncresetsynchronizerimpl1_rst_meta
    SLICE_X162Y152       FDPE                                         r  FDPE_3/D
  -------------------------------------------------------------------    -------------------

                         max delay                    2.000     2.000    
    R4                                                0.000     2.000 r  clk100 (IN)
                         net (fo=0)                   0.000     2.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         0.243     2.243 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.440     2.683    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050     2.733 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.546     3.279    netsoc_pll_clk200
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     3.305 r  BUFG_3/O
                         net (fo=9, routed)           0.647     3.952    clk200_clk
    SLICE_X162Y152       FDPE                                         r  FDPE_3/C
                         clock pessimism              0.000     3.952    
                         clock uncertainty           -0.125     3.827    
    SLICE_X162Y152       FDPE (Setup_fdpe_C_D)       -0.035     3.792    FDPE_3
  -------------------------------------------------------------------
                         required time                          3.792    
                         arrival time                          -0.066    
  -------------------------------------------------------------------
                         slack                                  3.726    





---------------------------------------------------------------------------------------------------
From Clock:  
  To Clock:  eth_rx_clk

Setup :            0  Failing Endpoints,  Worst Slack        2.448ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.448ns  (required time - arrival time)
  Source:                 FDPE_8/Q
                            (internal pin)
  Destination:            FDPE_9/D
                            (rising edge-triggered cell FDPE clocked by eth_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            2.000ns  (MaxDelay Path 2.000ns)
  Data Path Delay:        0.066ns  (logic 0.000ns (0.000%)  route 0.066ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.574ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.574ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MaxDelay Path 2.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y113        FDPE                         0.000     0.000 r  FDPE_8/Q
                         net (fo=1, routed)           0.066     0.066    xilinxasyncresetsynchronizerimpl4_rst_meta
    SLICE_X68Y113        FDPE                                         r  FDPE_9/D
  -------------------------------------------------------------------    -------------------

                         max delay                    2.000     2.000    
    BUFGCTRL_X0Y1        BUFG                         0.000     2.000 r  BUFG_5/O
                         net (fo=152, routed)         0.574     2.574    eth_rx_clk
    SLICE_X68Y113        FDPE                                         r  FDPE_9/C
                         clock pessimism              0.000     2.574    
                         clock uncertainty           -0.025     2.549    
    SLICE_X68Y113        FDPE (Setup_fdpe_C_D)       -0.035     2.514    FDPE_9
  -------------------------------------------------------------------
                         required time                          2.514    
                         arrival time                          -0.066    
  -------------------------------------------------------------------
                         slack                                  2.448    





---------------------------------------------------------------------------------------------------
From Clock:  
  To Clock:  eth_tx_clk

Setup :            0  Failing Endpoints,  Worst Slack        2.352ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.352ns  (required time - arrival time)
  Source:                 FDPE_6/Q
                            (internal pin)
  Destination:            FDPE_7/D
                            (rising edge-triggered cell FDPE clocked by eth_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            2.000ns  (MaxDelay Path 2.000ns)
  Data Path Delay:        0.066ns  (logic 0.000ns (0.000%)  route 0.066ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.584ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.584ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.161ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.097ns
  Timing Exception:       MaxDelay Path 2.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y107        FDPE                         0.000     0.000 r  FDPE_6/Q
                         net (fo=1, routed)           0.066     0.066    xilinxasyncresetsynchronizerimpl3_rst_meta
    SLICE_X55Y107        FDPE                                         r  FDPE_7/D
  -------------------------------------------------------------------    -------------------

                         max delay                    2.000     2.000    
    BUFGCTRL_X0Y2        BUFG                         0.000     2.000 r  BUFG_6/O
                         net (fo=102, routed)         0.584     2.584    eth_tx_clk
    SLICE_X55Y107        FDPE                                         r  FDPE_7/C
                         clock pessimism              0.000     2.584    
                         clock uncertainty           -0.161     2.422    
    SLICE_X55Y107        FDPE (Setup_fdpe_C_D)       -0.005     2.417    FDPE_7
  -------------------------------------------------------------------
                         required time                          2.417    
                         arrival time                          -0.066    
  -------------------------------------------------------------------
                         slack                                  2.352    





---------------------------------------------------------------------------------------------------
From Clock:  
  To Clock:  sys_clk

Setup :            0  Failing Endpoints,  Worst Slack        2.447ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.447ns  (required time - arrival time)
  Source:                 FDPE/Q
                            (internal pin)
  Destination:            FDPE_1/D
                            (rising edge-triggered cell FDPE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            2.000ns  (MaxDelay Path 2.000ns)
  Data Path Delay:        0.066ns  (logic 0.000ns (0.000%)  route 0.066ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.647ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.647ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.129ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.078ns
  Timing Exception:       MaxDelay Path 2.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X163Y152       FDPE                         0.000     0.000 r  FDPE/Q
                         net (fo=1, routed)           0.066     0.066    xilinxasyncresetsynchronizerimpl0_rst_meta
    SLICE_X163Y152       FDPE                                         r  FDPE_1/D
  -------------------------------------------------------------------    -------------------

                         max delay                    2.000     2.000    
    BUFGCTRL_X0Y0        BUFG                         0.000     2.000 r  BUFG/O
                         net (fo=4370, routed)        0.647     2.647    sys_clk
    SLICE_X163Y152       FDPE                                         r  FDPE_1/C
                         clock pessimism              0.000     2.647    
                         clock uncertainty           -0.129     2.517    
    SLICE_X163Y152       FDPE (Setup_fdpe_C_D)       -0.005     2.512    FDPE_1
  -------------------------------------------------------------------
                         required time                          2.512    
                         arrival time                          -0.066    
  -------------------------------------------------------------------
                         slack                                  2.447    





------------------------------------------------------------------------------------------------
| Data sheet
| ----------
------------------------------------------------------------------------------------------------

Input Ports Setup/Hold

-----------+------------------+----------------+----------+---------------+---------+---------------+---------+-------------------+
Reference  | Input            | IO Reg         | Delay    |     Setup(ns) | Process |      Hold(ns) | Process | Internal          |
Clock      | Port             | Type           | Type     | to Clk (Edge) | Corner  | to Clk (Edge) | Corner  | Clock             |
-----------+------------------+----------------+----------+---------------+---------+---------------+---------+-------------------+
clk100     | cpu_reset        | FDPE           | -        |    -0.396 (r) | FAST    |     3.586 (r) | SLOW    | netsoc_pll_clk200 |
clk100     | ddram_dq[0]      | ISERDESE2 (IO) | VARIABLE |    -1.263 (r) | FAST    |     5.177 (r) | SLOW    | netsoc_pll_sys4x  |
clk100     | ddram_dq[0]      | ISERDESE2 (IO) | VARIABLE |    -1.191 (f) | FAST    |     5.177 (f) | SLOW    | netsoc_pll_sys4x  |
clk100     | ddram_dq[1]      | ISERDESE2 (IO) | VARIABLE |    -1.268 (r) | FAST    |     5.177 (r) | SLOW    | netsoc_pll_sys4x  |
clk100     | ddram_dq[1]      | ISERDESE2 (IO) | VARIABLE |    -1.196 (f) | FAST    |     5.177 (f) | SLOW    | netsoc_pll_sys4x  |
clk100     | ddram_dq[2]      | ISERDESE2 (IO) | VARIABLE |    -1.274 (r) | FAST    |     5.185 (r) | SLOW    | netsoc_pll_sys4x  |
clk100     | ddram_dq[2]      | ISERDESE2 (IO) | VARIABLE |    -1.202 (f) | FAST    |     5.185 (f) | SLOW    | netsoc_pll_sys4x  |
clk100     | ddram_dq[3]      | ISERDESE2 (IO) | VARIABLE |    -1.247 (r) | FAST    |     5.162 (r) | SLOW    | netsoc_pll_sys4x  |
clk100     | ddram_dq[3]      | ISERDESE2 (IO) | VARIABLE |    -1.175 (f) | FAST    |     5.162 (f) | SLOW    | netsoc_pll_sys4x  |
clk100     | ddram_dq[4]      | ISERDESE2 (IO) | VARIABLE |    -1.245 (r) | FAST    |     5.160 (r) | SLOW    | netsoc_pll_sys4x  |
clk100     | ddram_dq[4]      | ISERDESE2 (IO) | VARIABLE |    -1.173 (f) | FAST    |     5.160 (f) | SLOW    | netsoc_pll_sys4x  |
clk100     | ddram_dq[5]      | ISERDESE2 (IO) | VARIABLE |    -1.267 (r) | FAST    |     5.177 (r) | SLOW    | netsoc_pll_sys4x  |
clk100     | ddram_dq[5]      | ISERDESE2 (IO) | VARIABLE |    -1.195 (f) | FAST    |     5.177 (f) | SLOW    | netsoc_pll_sys4x  |
clk100     | ddram_dq[6]      | ISERDESE2 (IO) | VARIABLE |    -1.262 (r) | FAST    |     5.176 (r) | SLOW    | netsoc_pll_sys4x  |
clk100     | ddram_dq[6]      | ISERDESE2 (IO) | VARIABLE |    -1.190 (f) | FAST    |     5.176 (f) | SLOW    | netsoc_pll_sys4x  |
clk100     | ddram_dq[7]      | ISERDESE2 (IO) | VARIABLE |    -1.277 (r) | FAST    |     5.187 (r) | SLOW    | netsoc_pll_sys4x  |
clk100     | ddram_dq[7]      | ISERDESE2 (IO) | VARIABLE |    -1.205 (f) | FAST    |     5.187 (f) | SLOW    | netsoc_pll_sys4x  |
clk100     | ddram_dq[8]      | ISERDESE2 (IO) | VARIABLE |    -1.259 (r) | FAST    |     5.176 (r) | SLOW    | netsoc_pll_sys4x  |
clk100     | ddram_dq[8]      | ISERDESE2 (IO) | VARIABLE |    -1.187 (f) | FAST    |     5.176 (f) | SLOW    | netsoc_pll_sys4x  |
clk100     | ddram_dq[9]      | ISERDESE2 (IO) | VARIABLE |    -1.248 (r) | FAST    |     5.165 (r) | SLOW    | netsoc_pll_sys4x  |
clk100     | ddram_dq[9]      | ISERDESE2 (IO) | VARIABLE |    -1.176 (f) | FAST    |     5.165 (f) | SLOW    | netsoc_pll_sys4x  |
clk100     | ddram_dq[10]     | ISERDESE2 (IO) | VARIABLE |    -1.271 (r) | FAST    |     5.188 (r) | SLOW    | netsoc_pll_sys4x  |
clk100     | ddram_dq[10]     | ISERDESE2 (IO) | VARIABLE |    -1.199 (f) | FAST    |     5.188 (f) | SLOW    | netsoc_pll_sys4x  |
clk100     | ddram_dq[11]     | ISERDESE2 (IO) | VARIABLE |    -1.251 (r) | FAST    |     5.169 (r) | SLOW    | netsoc_pll_sys4x  |
clk100     | ddram_dq[11]     | ISERDESE2 (IO) | VARIABLE |    -1.179 (f) | FAST    |     5.169 (f) | SLOW    | netsoc_pll_sys4x  |
clk100     | ddram_dq[12]     | ISERDESE2 (IO) | VARIABLE |    -1.256 (r) | FAST    |     5.173 (r) | SLOW    | netsoc_pll_sys4x  |
clk100     | ddram_dq[12]     | ISERDESE2 (IO) | VARIABLE |    -1.184 (f) | FAST    |     5.173 (f) | SLOW    | netsoc_pll_sys4x  |
clk100     | ddram_dq[13]     | ISERDESE2 (IO) | VARIABLE |    -1.241 (r) | FAST    |     5.159 (r) | SLOW    | netsoc_pll_sys4x  |
clk100     | ddram_dq[13]     | ISERDESE2 (IO) | VARIABLE |    -1.169 (f) | FAST    |     5.159 (f) | SLOW    | netsoc_pll_sys4x  |
clk100     | ddram_dq[14]     | ISERDESE2 (IO) | VARIABLE |    -1.258 (r) | FAST    |     5.176 (r) | SLOW    | netsoc_pll_sys4x  |
clk100     | ddram_dq[14]     | ISERDESE2 (IO) | VARIABLE |    -1.186 (f) | FAST    |     5.176 (f) | SLOW    | netsoc_pll_sys4x  |
clk100     | ddram_dq[15]     | ISERDESE2 (IO) | VARIABLE |    -1.251 (r) | FAST    |     5.168 (r) | SLOW    | netsoc_pll_sys4x  |
clk100     | ddram_dq[15]     | ISERDESE2 (IO) | VARIABLE |    -1.179 (f) | FAST    |     5.168 (f) | SLOW    | netsoc_pll_sys4x  |
eth_rx_clk | eth_rx_ctl       | IDDR (IO)      | FIXED    |     0.392 (r) | FAST    |     0.346 (r) | FAST    |                   |
eth_rx_clk | eth_rx_ctl       | IDDR (IO)      | FIXED    |     0.392 (f) | FAST    |     0.346 (f) | FAST    |                   |
eth_rx_clk | eth_rx_data[0]   | IDDR (IO)      | FIXED    |     0.374 (r) | FAST    |     0.364 (r) | FAST    |                   |
eth_rx_clk | eth_rx_data[0]   | IDDR (IO)      | FIXED    |     0.374 (f) | FAST    |     0.364 (f) | FAST    |                   |
eth_rx_clk | eth_rx_data[1]   | IDDR (IO)      | FIXED    |     0.371 (r) | FAST    |     0.367 (r) | FAST    |                   |
eth_rx_clk | eth_rx_data[1]   | IDDR (IO)      | FIXED    |     0.371 (f) | FAST    |     0.367 (f) | FAST    |                   |
eth_rx_clk | eth_rx_data[2]   | IDDR (IO)      | FIXED    |     0.383 (r) | FAST    |     0.356 (r) | FAST    |                   |
eth_rx_clk | eth_rx_data[2]   | IDDR (IO)      | FIXED    |     0.383 (f) | FAST    |     0.356 (f) | FAST    |                   |
eth_rx_clk | eth_rx_data[3]   | IDDR (IO)      | FIXED    |     0.381 (r) | FAST    |     0.357 (r) | FAST    |                   |
eth_rx_clk | eth_rx_data[3]   | IDDR (IO)      | FIXED    |     0.381 (f) | FAST    |     0.357 (f) | FAST    |                   |
sys_clk    | cpu_reset        | FDPE           | -        |     1.942 (r) | SLOW    |    -0.212 (r) | FAST    |                   |
sys_clk    | eth_mdio         | FDRE           | -        |     4.683 (r) | SLOW    |    -1.788 (r) | FAST    |                   |
sys_clk    | serial_rx        | FDRE           | -        |     4.395 (r) | SLOW    |    -1.492 (r) | FAST    |                   |
sys_clk    | spiflash_1x_miso | FDRE           | -        |     3.743 (r) | SLOW    |    -1.138 (r) | FAST    |                   |
sys_clk    | user_sw0         | FDRE           | -        |     9.519 (r) | SLOW    |    -2.358 (r) | FAST    |                   |
-----------+------------------+----------------+----------+---------------+---------+---------------+---------+-------------------+


Output Ports Clock-to-out

-----------+------------------+----------------+-------+----------------+---------+----------------+---------+----------------------+
Reference  | Output           | IO Reg         | Delay | Max Clk (Edge) | Process | Min Clk (Edge) | Process | Internal             |
Clock      | Port             | Type           | Type  |    to port(ns) | Corner  |    to port(ns) | Corner  | Clock                |
-----------+------------------+----------------+-------+----------------+---------+----------------+---------+----------------------+
clk100     | ddram_a[0]       | OSERDESE2 (IO) | -     |      8.627 (r) | SLOW    |      2.538 (r) | FAST    | netsoc_pll_sys4x     |
clk100     | ddram_a[1]       | OSERDESE2 (IO) | -     |      8.647 (r) | SLOW    |      2.553 (r) | FAST    | netsoc_pll_sys4x     |
clk100     | ddram_a[2]       | OSERDESE2 (IO) | -     |      8.639 (r) | SLOW    |      2.550 (r) | FAST    | netsoc_pll_sys4x     |
clk100     | ddram_a[3]       | OSERDESE2 (IO) | -     |      8.635 (r) | SLOW    |      2.549 (r) | FAST    | netsoc_pll_sys4x     |
clk100     | ddram_a[4]       | OSERDESE2 (IO) | -     |      8.611 (r) | SLOW    |      2.518 (r) | FAST    | netsoc_pll_sys4x     |
clk100     | ddram_a[5]       | OSERDESE2 (IO) | -     |      8.649 (r) | SLOW    |      2.557 (r) | FAST    | netsoc_pll_sys4x     |
clk100     | ddram_a[6]       | OSERDESE2 (IO) | -     |      8.651 (r) | SLOW    |      2.559 (r) | FAST    | netsoc_pll_sys4x     |
clk100     | ddram_a[7]       | OSERDESE2 (IO) | -     |      8.636 (r) | SLOW    |      2.543 (r) | FAST    | netsoc_pll_sys4x     |
clk100     | ddram_a[8]       | OSERDESE2 (IO) | -     |      8.649 (r) | SLOW    |      2.556 (r) | FAST    | netsoc_pll_sys4x     |
clk100     | ddram_a[9]       | OSERDESE2 (IO) | -     |      8.657 (r) | SLOW    |      2.565 (r) | FAST    | netsoc_pll_sys4x     |
clk100     | ddram_a[10]      | OSERDESE2 (IO) | -     |      8.614 (r) | SLOW    |      2.523 (r) | FAST    | netsoc_pll_sys4x     |
clk100     | ddram_a[11]      | OSERDESE2 (IO) | -     |      8.637 (r) | SLOW    |      2.544 (r) | FAST    | netsoc_pll_sys4x     |
clk100     | ddram_a[12]      | OSERDESE2 (IO) | -     |      8.661 (r) | SLOW    |      2.569 (r) | FAST    | netsoc_pll_sys4x     |
clk100     | ddram_a[13]      | OSERDESE2 (IO) | -     |      8.644 (r) | SLOW    |      2.551 (r) | FAST    | netsoc_pll_sys4x     |
clk100     | ddram_a[14]      | OSERDESE2 (IO) | -     |      8.635 (r) | SLOW    |      2.542 (r) | FAST    | netsoc_pll_sys4x     |
clk100     | ddram_ba[0]      | OSERDESE2 (IO) | -     |      8.618 (r) | SLOW    |      2.532 (r) | FAST    | netsoc_pll_sys4x     |
clk100     | ddram_ba[1]      | OSERDESE2 (IO) | -     |      8.607 (r) | SLOW    |      2.517 (r) | FAST    | netsoc_pll_sys4x     |
clk100     | ddram_ba[2]      | OSERDESE2 (IO) | -     |      8.622 (r) | SLOW    |      2.531 (r) | FAST    | netsoc_pll_sys4x     |
clk100     | ddram_cas_n      | OSERDESE2 (IO) | -     |      8.612 (r) | SLOW    |      2.526 (r) | FAST    | netsoc_pll_sys4x     |
clk100     | ddram_cke        | OSERDESE2 (IO) | -     |      8.609 (r) | SLOW    |      2.519 (r) | FAST    | netsoc_pll_sys4x     |
clk100     | ddram_clk_n      | OSERDESE2 (IO) | -     |      8.793 (r) | SLOW    |      2.544 (r) | FAST    | netsoc_pll_sys4x     |
clk100     | ddram_clk_p      | OSERDESE2 (IO) | -     |      8.795 (r) | SLOW    |      2.547 (r) | FAST    | netsoc_pll_sys4x     |
clk100     | ddram_dm[0]      | OSERDESE2 (IO) | -     |      8.613 (r) | SLOW    |      2.528 (r) | FAST    | netsoc_pll_sys4x     |
clk100     | ddram_dm[1]      | OSERDESE2 (IO) | -     |      8.635 (r) | SLOW    |      2.543 (r) | FAST    | netsoc_pll_sys4x     |
clk100     | ddram_dq[0]      | OSERDESE2 (IO) | -     |      9.570 (r) | SLOW    |      2.221 (r) | FAST    | netsoc_pll_sys4x     |
clk100     | ddram_dq[1]      | OSERDESE2 (IO) | -     |      9.560 (r) | SLOW    |      2.206 (r) | FAST    | netsoc_pll_sys4x     |
clk100     | ddram_dq[2]      | OSERDESE2 (IO) | -     |      9.563 (r) | SLOW    |      2.203 (r) | FAST    | netsoc_pll_sys4x     |
clk100     | ddram_dq[3]      | OSERDESE2 (IO) | -     |      9.571 (r) | SLOW    |      2.237 (r) | FAST    | netsoc_pll_sys4x     |
clk100     | ddram_dq[4]      | OSERDESE2 (IO) | -     |      9.571 (r) | SLOW    |      2.239 (r) | FAST    | netsoc_pll_sys4x     |
clk100     | ddram_dq[5]      | OSERDESE2 (IO) | -     |      9.562 (r) | SLOW    |      2.209 (r) | FAST    | netsoc_pll_sys4x     |
clk100     | ddram_dq[6]      | OSERDESE2 (IO) | -     |      9.570 (r) | SLOW    |      2.222 (r) | FAST    | netsoc_pll_sys4x     |
clk100     | ddram_dq[7]      | OSERDESE2 (IO) | -     |      9.563 (r) | SLOW    |      2.201 (r) | FAST    | netsoc_pll_sys4x     |
clk100     | ddram_dq[8]      | OSERDESE2 (IO) | -     |      9.574 (r) | SLOW    |      2.228 (r) | FAST    | netsoc_pll_sys4x     |
clk100     | ddram_dq[9]      | OSERDESE2 (IO) | -     |      9.576 (r) | SLOW    |      2.242 (r) | FAST    | netsoc_pll_sys4x     |
clk100     | ddram_dq[10]     | OSERDESE2 (IO) | -     |      9.574 (r) | SLOW    |      2.216 (r) | FAST    | netsoc_pll_sys4x     |
clk100     | ddram_dq[11]     | OSERDESE2 (IO) | -     |      9.575 (r) | SLOW    |      2.236 (r) | FAST    | netsoc_pll_sys4x     |
clk100     | ddram_dq[12]     | OSERDESE2 (IO) | -     |      9.576 (r) | SLOW    |      2.233 (r) | FAST    | netsoc_pll_sys4x     |
clk100     | ddram_dq[13]     | OSERDESE2 (IO) | -     |      9.577 (r) | SLOW    |      2.250 (r) | FAST    | netsoc_pll_sys4x     |
clk100     | ddram_dq[14]     | OSERDESE2 (IO) | -     |      9.575 (r) | SLOW    |      2.229 (r) | FAST    | netsoc_pll_sys4x     |
clk100     | ddram_dq[15]     | OSERDESE2 (IO) | -     |      9.577 (r) | SLOW    |      2.241 (r) | FAST    | netsoc_pll_sys4x     |
clk100     | ddram_odt        | OSERDESE2 (IO) | -     |      8.608 (r) | SLOW    |      2.523 (r) | FAST    | netsoc_pll_sys4x     |
clk100     | ddram_ras_n      | OSERDESE2 (IO) | -     |      8.605 (r) | SLOW    |      2.520 (r) | FAST    | netsoc_pll_sys4x     |
clk100     | ddram_reset_n    | OSERDESE2 (IO) | -     |      8.632 (r) | SLOW    |      2.540 (r) | FAST    | netsoc_pll_sys4x     |
clk100     | ddram_we_n       | OSERDESE2 (IO) | -     |      8.630 (r) | SLOW    |      2.544 (r) | FAST    | netsoc_pll_sys4x     |
clk100     | ddram_dqs_n[0]   | OSERDESE2 (IO) | -     |     10.192 (r) | SLOW    |      2.824 (r) | FAST    | netsoc_pll_sys4x_dqs |
clk100     | ddram_dqs_n[1]   | OSERDESE2 (IO) | -     |     10.199 (r) | SLOW    |      2.829 (r) | FAST    | netsoc_pll_sys4x_dqs |
clk100     | ddram_dqs_p[0]   | OSERDESE2 (IO) | -     |     10.193 (r) | SLOW    |      2.826 (r) | FAST    | netsoc_pll_sys4x_dqs |
clk100     | ddram_dqs_p[1]   | OSERDESE2 (IO) | -     |     10.200 (r) | SLOW    |      2.827 (r) | FAST    | netsoc_pll_sys4x_dqs |
eth_rx_clk | eth_clocks_tx    | ODDR (IO)      | -     |     12.625 (r) | SLOW    |      5.703 (r) | FAST    | ethphy_pll_clk_tx90  |
eth_rx_clk | eth_clocks_tx    | ODDR (IO)      | -     |     12.625 (f) | SLOW    |      5.703 (f) | FAST    | ethphy_pll_clk_tx90  |
eth_tx_clk | eth_tx_ctl       | ODDR (IO)      | -     |      5.633 (r) | SLOW    |      1.969 (r) | FAST    |                      |
eth_tx_clk | eth_tx_ctl       | ODDR (IO)      | -     |      5.633 (f) | SLOW    |      1.969 (f) | FAST    |                      |
eth_tx_clk | eth_tx_data[0]   | ODDR (IO)      | -     |      5.602 (r) | SLOW    |      1.939 (r) | FAST    |                      |
eth_tx_clk | eth_tx_data[0]   | ODDR (IO)      | -     |      5.602 (f) | SLOW    |      1.939 (f) | FAST    |                      |
eth_tx_clk | eth_tx_data[1]   | ODDR (IO)      | -     |      5.607 (r) | SLOW    |      1.944 (r) | FAST    |                      |
eth_tx_clk | eth_tx_data[1]   | ODDR (IO)      | -     |      5.607 (f) | SLOW    |      1.944 (f) | FAST    |                      |
eth_tx_clk | eth_tx_data[2]   | ODDR (IO)      | -     |      5.607 (r) | SLOW    |      1.944 (r) | FAST    |                      |
eth_tx_clk | eth_tx_data[2]   | ODDR (IO)      | -     |      5.607 (f) | SLOW    |      1.944 (f) | FAST    |                      |
eth_tx_clk | eth_tx_data[3]   | ODDR (IO)      | -     |      5.604 (r) | SLOW    |      1.941 (r) | FAST    |                      |
eth_tx_clk | eth_tx_data[3]   | ODDR (IO)      | -     |      5.604 (f) | SLOW    |      1.941 (f) | FAST    |                      |
sys_clk    | ddram_dq[0]      | FDRE           | -     |      6.871 (r) | SLOW    |      1.656 (r) | FAST    |                      |
sys_clk    | ddram_dq[1]      | FDRE           | -     |      7.613 (r) | SLOW    |      1.963 (r) | FAST    |                      |
sys_clk    | ddram_dq[2]      | FDRE           | -     |      7.322 (r) | SLOW    |      1.837 (r) | FAST    |                      |
sys_clk    | ddram_dq[3]      | FDRE           | -     |      6.572 (r) | SLOW    |      1.546 (r) | FAST    |                      |
sys_clk    | ddram_dq[4]      | FDRE           | -     |      6.859 (r) | SLOW    |      1.657 (r) | FAST    |                      |
sys_clk    | ddram_dq[5]      | FDRE           | -     |      7.472 (r) | SLOW    |      1.906 (r) | FAST    |                      |
sys_clk    | ddram_dq[6]      | FDRE           | -     |      6.722 (r) | SLOW    |      1.594 (r) | FAST    |                      |
sys_clk    | ddram_dq[7]      | FDRE           | -     |      7.312 (r) | SLOW    |      1.820 (r) | FAST    |                      |
sys_clk    | ddram_dq[8]      | FDRE           | -     |      6.572 (r) | SLOW    |      1.538 (r) | FAST    |                      |
sys_clk    | ddram_dq[9]      | FDRE           | -     |      7.320 (r) | SLOW    |      1.880 (r) | FAST    |                      |
sys_clk    | ddram_dq[10]     | FDRE           | -     |      6.574 (r) | SLOW    |      1.530 (r) | FAST    |                      |
sys_clk    | ddram_dq[11]     | FDRE           | -     |      6.867 (r) | SLOW    |      1.675 (r) | FAST    |                      |
sys_clk    | ddram_dq[12]     | FDRE           | -     |      7.460 (r) | SLOW    |      1.927 (r) | FAST    |                      |
sys_clk    | ddram_dq[13]     | FDRE           | -     |      7.473 (r) | SLOW    |      1.957 (r) | FAST    |                      |
sys_clk    | ddram_dq[14]     | FDRE           | -     |      7.017 (r) | SLOW    |      1.733 (r) | FAST    |                      |
sys_clk    | ddram_dq[15]     | FDRE           | -     |      7.765 (r) | SLOW    |      2.064 (r) | FAST    |                      |
sys_clk    | ddram_dqs_n[0]   | FDRE           | -     |      7.020 (r) | SLOW    |      1.698 (r) | FAST    |                      |
sys_clk    | ddram_dqs_n[1]   | FDRE           | -     |      7.317 (r) | SLOW    |      1.839 (r) | FAST    |                      |
sys_clk    | ddram_dqs_p[0]   | FDRE           | -     |      7.021 (r) | SLOW    |      1.700 (r) | FAST    |                      |
sys_clk    | ddram_dqs_p[1]   | FDRE           | -     |      7.318 (r) | SLOW    |      1.837 (r) | FAST    |                      |
sys_clk    | eth_mdc          | FDRE           | -     |     10.824 (r) | SLOW    |      4.094 (r) | FAST    |                      |
sys_clk    | eth_mdio         | FDSE           | -     |     11.211 (r) | SLOW    |      3.946 (r) | FAST    |                      |
sys_clk    | eth_rst_n        | FDRE           | -     |     12.853 (r) | SLOW    |      3.977 (r) | FAST    |                      |
sys_clk    | oled_dc          | FDRE           | -     |     10.427 (r) | SLOW    |      3.736 (r) | FAST    |                      |
sys_clk    | oled_res         | FDRE           | -     |     10.358 (r) | SLOW    |      3.691 (r) | FAST    |                      |
sys_clk    | oled_sclk        | FDRE           | -     |     10.246 (r) | SLOW    |      3.658 (r) | FAST    |                      |
sys_clk    | oled_sdin        | FDRE           | -     |     10.510 (r) | SLOW    |      3.757 (r) | FAST    |                      |
sys_clk    | oled_vbat        | FDRE           | -     |     10.220 (r) | SLOW    |      3.647 (r) | FAST    |                      |
sys_clk    | oled_vdd         | FDRE           | -     |      9.951 (r) | SLOW    |      3.415 (r) | FAST    |                      |
sys_clk    | serial_tx        | FDSE           | -     |     11.611 (r) | SLOW    |      4.303 (r) | FAST    |                      |
sys_clk    | spiflash_1x_cs_n | FDRE           | -     |     12.210 (r) | SLOW    |      4.053 (r) | FAST    |                      |
sys_clk    | spiflash_1x_mosi | FDRE           | -     |     11.902 (r) | SLOW    |      3.956 (r) | FAST    |                      |
-----------+------------------+----------------+-------+----------------+---------+----------------+---------+----------------------+


Setup between Clocks

-----------+-------------+---------------+---------+---------------+---------+---------------+---------+---------------+---------+
Source     | Destination |  Src:Rise     | Process |  Src:Rise     | Process |  Src:Fall     | Process |  Src:Fall     | Process |
Clock      | Clock       | Dest:Rise(ns) | Corner  | Dest:Fall(ns) | Corner  | Dest:Rise(ns) | Corner  | Dest:Fall(ns) | Corner  |
-----------+-------------+---------------+---------+---------------+---------+---------------+---------+---------------+---------+
clk100     | clk100      |         2.256 | SLOW    |               |         |               |         |               |         |
eth_rx_clk | eth_rx_clk  |         6.747 | SLOW    |               |         |               |         |               |         |
sys_clk    | eth_rx_clk  |         3.639 | SLOW    |               |         |               |         |               |         |
eth_tx_clk | eth_tx_clk  |         7.738 | SLOW    |               |         |               |         |               |         |
sys_clk    | eth_tx_clk  |         4.679 | SLOW    |               |         |               |         |               |         |
eth_rx_clk | sys_clk     |         1.933 | SLOW    |               |         |               |         |               |         |
eth_tx_clk | sys_clk     |         1.691 | SLOW    |               |         |               |         |               |         |
sys_clk    | sys_clk     |        13.782 | SLOW    |               |         |               |         |               |         |
-----------+-------------+---------------+---------+---------------+---------+---------------+---------+---------------+---------+


Setup / Hold times for input bus
Clocked by: clk100
Worst Case Data Window: 4.018 ns
Ideal Clock Offset to Actual Clock: 3.178 ns
-------------------+-------------+---------+-------------+---------+-----------+-----------+---------------+
                   |             | Process |             | Process | Setup     |  Hold     | Source Offset |
Source             |   Setup(ns) | Corner  |    Hold(ns) | Corner  | Slack(ns) | Slack(ns) | to Center(ns) |
-------------------+-------------+---------+-------------+---------+-----------+-----------+---------------+
ddram_dq[0]        |  -1.263 (r) | FAST    |   5.177 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[0]        |  -1.191 (f) | FAST    |   5.177 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[1]        |  -1.268 (r) | FAST    |   5.177 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[1]        |  -1.196 (f) | FAST    |   5.177 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[2]        |  -1.274 (r) | FAST    |   5.185 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[2]        |  -1.202 (f) | FAST    |   5.185 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[3]        |  -1.247 (r) | FAST    |   5.162 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[3]        |  -1.175 (f) | FAST    |   5.162 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[4]        |  -1.245 (r) | FAST    |   5.160 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[4]        |  -1.173 (f) | FAST    |   5.160 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[5]        |  -1.267 (r) | FAST    |   5.177 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[5]        |  -1.195 (f) | FAST    |   5.177 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[6]        |  -1.262 (r) | FAST    |   5.176 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[6]        |  -1.190 (f) | FAST    |   5.176 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[7]        |  -1.277 (r) | FAST    |   5.187 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[7]        |  -1.205 (f) | FAST    |   5.187 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[8]        |  -1.259 (r) | FAST    |   5.176 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[8]        |  -1.187 (f) | FAST    |   5.176 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[9]        |  -1.248 (r) | FAST    |   5.165 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[9]        |  -1.176 (f) | FAST    |   5.165 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[10]       |  -1.271 (r) | FAST    |   5.188 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[10]       |  -1.199 (f) | FAST    |   5.188 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[11]       |  -1.251 (r) | FAST    |   5.169 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[11]       |  -1.179 (f) | FAST    |   5.169 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[12]       |  -1.256 (r) | FAST    |   5.173 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[12]       |  -1.184 (f) | FAST    |   5.173 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[13]       |  -1.241 (r) | FAST    |   5.159 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[13]       |  -1.169 (f) | FAST    |   5.159 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[14]       |  -1.258 (r) | FAST    |   5.176 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[14]       |  -1.186 (f) | FAST    |   5.176 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[15]       |  -1.251 (r) | FAST    |   5.168 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[15]       |  -1.179 (f) | FAST    |   5.168 (f) | SLOW    |       inf |       inf |             - |
-------------------+-------------+---------+-------------+---------+-----------+-----------+---------------+
Worst Case Summary |  -1.169 (f) | FAST    |   5.188 (r) | SLOW    |       inf |       inf |             - |
-------------------+-------------+---------+-------------+---------+-----------+-----------+---------------+



Setup / Hold times for input bus
Clocked by: eth_rx_clk
Worst Case Data Window: 0.750 ns
Ideal Clock Offset to Actual Clock: -0.008 ns
-------------------+------------+---------+------------+---------+-----------+-----------+---------------+
                   |            | Process |            | Process | Setup     |  Hold     | Source Offset |
Source             |  Setup(ns) | Corner  |   Hold(ns) | Corner  | Slack(ns) | Slack(ns) | to Center(ns) |
-------------------+------------+---------+------------+---------+-----------+-----------+---------------+
eth_rx_data[0]     |  0.374 (r) | FAST    |  0.364 (r) | FAST    |       inf |       inf |             - |
eth_rx_data[0]     |  0.374 (f) | FAST    |  0.364 (f) | FAST    |       inf |       inf |             - |
eth_rx_data[1]     |  0.371 (r) | FAST    |  0.367 (r) | FAST    |       inf |       inf |             - |
eth_rx_data[1]     |  0.371 (f) | FAST    |  0.367 (f) | FAST    |       inf |       inf |             - |
eth_rx_data[2]     |  0.383 (r) | FAST    |  0.356 (r) | FAST    |       inf |       inf |             - |
eth_rx_data[2]     |  0.383 (f) | FAST    |  0.356 (f) | FAST    |       inf |       inf |             - |
eth_rx_data[3]     |  0.381 (r) | FAST    |  0.357 (r) | FAST    |       inf |       inf |             - |
eth_rx_data[3]     |  0.381 (f) | FAST    |  0.357 (f) | FAST    |       inf |       inf |             - |
-------------------+------------+---------+------------+---------+-----------+-----------+---------------+
Worst Case Summary |  0.383 (r) | FAST    |  0.367 (r) | FAST    |       inf |       inf |             - |
-------------------+------------+---------+------------+---------+-----------+-----------+---------------+



Max / Min delays for output bus
Clocked by: clk100
Bus Skew: 0.051 ns
-------------------+-------------+---------+-------------+---------+----------+
                   |     Max     | Process |     Min     | Process | Edge     |
Pad                |   Delay(ns) | Corner  |   Delay(ns) | Corner  | Skew(ns) |
-------------------+-------------+---------+-------------+---------+----------+
ddram_a[0]         |   8.627 (r) | SLOW    |   2.538 (r) | FAST    |    0.019 |
ddram_a[1]         |   8.647 (r) | SLOW    |   2.553 (r) | FAST    |    0.036 |
ddram_a[2]         |   8.639 (r) | SLOW    |   2.550 (r) | FAST    |    0.032 |
ddram_a[3]         |   8.635 (r) | SLOW    |   2.549 (r) | FAST    |    0.030 |
ddram_a[4]         |   8.611 (r) | SLOW    |   2.518 (r) | FAST    |    0.000 |
ddram_a[5]         |   8.649 (r) | SLOW    |   2.557 (r) | FAST    |    0.039 |
ddram_a[6]         |   8.651 (r) | SLOW    |   2.559 (r) | FAST    |    0.041 |
ddram_a[7]         |   8.636 (r) | SLOW    |   2.543 (r) | FAST    |    0.025 |
ddram_a[8]         |   8.649 (r) | SLOW    |   2.556 (r) | FAST    |    0.038 |
ddram_a[9]         |   8.657 (r) | SLOW    |   2.565 (r) | FAST    |    0.047 |
ddram_a[10]        |   8.614 (r) | SLOW    |   2.523 (r) | FAST    |    0.005 |
ddram_a[11]        |   8.637 (r) | SLOW    |   2.544 (r) | FAST    |    0.026 |
ddram_a[12]        |   8.661 (r) | SLOW    |   2.569 (r) | FAST    |    0.051 |
ddram_a[13]        |   8.644 (r) | SLOW    |   2.551 (r) | FAST    |    0.033 |
ddram_a[14]        |   8.635 (r) | SLOW    |   2.542 (r) | FAST    |    0.024 |
-------------------+-------------+---------+-------------+---------+----------+
Worst Case Summary |   8.661 (r) | SLOW    |   2.518 (r) | FAST    |    0.051 |
-------------------+-------------+---------+-------------+---------+----------+



Max / Min delays for output bus
Clocked by: clk100
Bus Skew: 0.015 ns
-------------------+-------------+---------+-------------+---------+----------+
                   |     Max     | Process |     Min     | Process | Edge     |
Pad                |   Delay(ns) | Corner  |   Delay(ns) | Corner  | Skew(ns) |
-------------------+-------------+---------+-------------+---------+----------+
ddram_ba[0]        |   8.618 (r) | SLOW    |   2.532 (r) | FAST    |    0.015 |
ddram_ba[1]        |   8.607 (r) | SLOW    |   2.517 (r) | FAST    |    0.000 |
ddram_ba[2]        |   8.622 (r) | SLOW    |   2.531 (r) | FAST    |    0.015 |
-------------------+-------------+---------+-------------+---------+----------+
Worst Case Summary |   8.622 (r) | SLOW    |   2.517 (r) | FAST    |    0.015 |
-------------------+-------------+---------+-------------+---------+----------+



Max / Min delays for output bus
Clocked by: clk100
Bus Skew: 0.022 ns
-------------------+-------------+---------+-------------+---------+----------+
                   |     Max     | Process |     Min     | Process | Edge     |
Pad                |   Delay(ns) | Corner  |   Delay(ns) | Corner  | Skew(ns) |
-------------------+-------------+---------+-------------+---------+----------+
ddram_dm[0]        |   8.613 (r) | SLOW    |   2.528 (r) | FAST    |    0.000 |
ddram_dm[1]        |   8.635 (r) | SLOW    |   2.543 (r) | FAST    |    0.022 |
-------------------+-------------+---------+-------------+---------+----------+
Worst Case Summary |   8.635 (r) | SLOW    |   2.528 (r) | FAST    |    0.022 |
-------------------+-------------+---------+-------------+---------+----------+



Max / Min delays for output bus
Clocked by: clk100
Bus Skew: 0.049 ns
-------------------+-------------+---------+-------------+---------+----------+
                   |     Max     | Process |     Min     | Process | Edge     |
Pad                |   Delay(ns) | Corner  |   Delay(ns) | Corner  | Skew(ns) |
-------------------+-------------+---------+-------------+---------+----------+
ddram_dq[0]        |   9.570 (r) | SLOW    |   2.221 (r) | FAST    |    0.020 |
ddram_dq[1]        |   9.560 (r) | SLOW    |   2.206 (r) | FAST    |    0.005 |
ddram_dq[2]        |   9.563 (r) | SLOW    |   2.203 (r) | FAST    |    0.003 |
ddram_dq[3]        |   9.571 (r) | SLOW    |   2.237 (r) | FAST    |    0.035 |
ddram_dq[4]        |   9.571 (r) | SLOW    |   2.239 (r) | FAST    |    0.037 |
ddram_dq[5]        |   9.562 (r) | SLOW    |   2.209 (r) | FAST    |    0.008 |
ddram_dq[6]        |   9.570 (r) | SLOW    |   2.222 (r) | FAST    |    0.020 |
ddram_dq[7]        |   9.563 (r) | SLOW    |   2.201 (r) | FAST    |    0.003 |
ddram_dq[8]        |   9.574 (r) | SLOW    |   2.228 (r) | FAST    |    0.027 |
ddram_dq[9]        |   9.576 (r) | SLOW    |   2.242 (r) | FAST    |    0.041 |
ddram_dq[10]       |   9.574 (r) | SLOW    |   2.216 (r) | FAST    |    0.015 |
ddram_dq[11]       |   9.575 (r) | SLOW    |   2.236 (r) | FAST    |    0.035 |
ddram_dq[12]       |   9.576 (r) | SLOW    |   2.233 (r) | FAST    |    0.032 |
ddram_dq[13]       |   9.577 (r) | SLOW    |   2.250 (r) | FAST    |    0.049 |
ddram_dq[14]       |   9.575 (r) | SLOW    |   2.229 (r) | FAST    |    0.028 |
ddram_dq[15]       |   9.577 (r) | SLOW    |   2.241 (r) | FAST    |    0.039 |
-------------------+-------------+---------+-------------+---------+----------+
Worst Case Summary |   9.577 (r) | SLOW    |   2.201 (r) | FAST    |    0.049 |
-------------------+-------------+---------+-------------+---------+----------+



Max / Min delays for output bus
Clocked by: sys_clk
Bus Skew: 1.193 ns
-------------------+-------------+---------+-------------+---------+----------+
                   |     Max     | Process |     Min     | Process | Edge     |
Pad                |   Delay(ns) | Corner  |   Delay(ns) | Corner  | Skew(ns) |
-------------------+-------------+---------+-------------+---------+----------+
ddram_dq[0]        |   6.871 (r) | SLOW    |   1.656 (r) | FAST    |    0.300 |
ddram_dq[1]        |   7.613 (r) | SLOW    |   1.963 (r) | FAST    |    1.041 |
ddram_dq[2]        |   7.322 (r) | SLOW    |   1.837 (r) | FAST    |    0.751 |
ddram_dq[3]        |   6.572 (r) | SLOW    |   1.546 (r) | FAST    |    0.016 |
ddram_dq[4]        |   6.859 (r) | SLOW    |   1.657 (r) | FAST    |    0.287 |
ddram_dq[5]        |   7.472 (r) | SLOW    |   1.906 (r) | FAST    |    0.901 |
ddram_dq[6]        |   6.722 (r) | SLOW    |   1.594 (r) | FAST    |    0.150 |
ddram_dq[7]        |   7.312 (r) | SLOW    |   1.820 (r) | FAST    |    0.741 |
ddram_dq[8]        |   6.572 (r) | SLOW    |   1.538 (r) | FAST    |    0.007 |
ddram_dq[9]        |   7.320 (r) | SLOW    |   1.880 (r) | FAST    |    0.749 |
ddram_dq[10]       |   6.574 (r) | SLOW    |   1.530 (r) | FAST    |    0.002 |
ddram_dq[11]       |   6.867 (r) | SLOW    |   1.675 (r) | FAST    |    0.296 |
ddram_dq[12]       |   7.460 (r) | SLOW    |   1.927 (r) | FAST    |    0.888 |
ddram_dq[13]       |   7.473 (r) | SLOW    |   1.957 (r) | FAST    |    0.901 |
ddram_dq[14]       |   7.017 (r) | SLOW    |   1.733 (r) | FAST    |    0.446 |
ddram_dq[15]       |   7.765 (r) | SLOW    |   2.064 (r) | FAST    |    1.193 |
-------------------+-------------+---------+-------------+---------+----------+
Worst Case Summary |   7.765 (r) | SLOW    |   1.530 (r) | FAST    |    1.193 |
-------------------+-------------+---------+-------------+---------+----------+



Max / Min delays for output bus
Clocked by: clk100
Bus Skew: 0.008 ns
-------------------+--------------+---------+-------------+---------+----------+
                   |      Max     | Process |     Min     | Process | Edge     |
Pad                |    Delay(ns) | Corner  |   Delay(ns) | Corner  | Skew(ns) |
-------------------+--------------+---------+-------------+---------+----------+
ddram_dqs_n[0]     |   10.192 (r) | SLOW    |   2.824 (r) | FAST    |    0.000 |
ddram_dqs_n[1]     |   10.199 (r) | SLOW    |   2.829 (r) | FAST    |    0.007 |
ddram_dqs_p[0]     |   10.193 (r) | SLOW    |   2.826 (r) | FAST    |    0.002 |
ddram_dqs_p[1]     |   10.200 (r) | SLOW    |   2.827 (r) | FAST    |    0.008 |
-------------------+--------------+---------+-------------+---------+----------+
Worst Case Summary |   10.200 (r) | SLOW    |   2.824 (r) | FAST    |    0.008 |
-------------------+--------------+---------+-------------+---------+----------+



Max / Min delays for output bus
Clocked by: sys_clk
Bus Skew: 0.298 ns
-------------------+-------------+---------+-------------+---------+----------+
                   |     Max     | Process |     Min     | Process | Edge     |
Pad                |   Delay(ns) | Corner  |   Delay(ns) | Corner  | Skew(ns) |
-------------------+-------------+---------+-------------+---------+----------+
ddram_dqs_n[0]     |   7.020 (r) | SLOW    |   1.698 (r) | FAST    |    0.000 |
ddram_dqs_n[1]     |   7.317 (r) | SLOW    |   1.839 (r) | FAST    |    0.297 |
ddram_dqs_p[0]     |   7.021 (r) | SLOW    |   1.700 (r) | FAST    |    0.002 |
ddram_dqs_p[1]     |   7.318 (r) | SLOW    |   1.837 (r) | FAST    |    0.298 |
-------------------+-------------+---------+-------------+---------+----------+
Worst Case Summary |   7.318 (r) | SLOW    |   1.698 (r) | FAST    |    0.298 |
-------------------+-------------+---------+-------------+---------+----------+



Max / Min delays for output bus
Clocked by: eth_tx_clk
Bus Skew: 0.006 ns
-------------------+-------------+---------+-------------+---------+----------+
                   |     Max     | Process |     Min     | Process | Edge     |
Pad                |   Delay(ns) | Corner  |   Delay(ns) | Corner  | Skew(ns) |
-------------------+-------------+---------+-------------+---------+----------+
eth_tx_data[0]     |   5.602 (r) | SLOW    |   1.939 (r) | FAST    |    0.000 |
eth_tx_data[0]     |   5.602 (f) | SLOW    |   1.939 (f) | FAST    |    0.000 |
eth_tx_data[1]     |   5.607 (r) | SLOW    |   1.944 (r) | FAST    |    0.006 |
eth_tx_data[1]     |   5.607 (f) | SLOW    |   1.944 (f) | FAST    |    0.006 |
eth_tx_data[2]     |   5.607 (r) | SLOW    |   1.944 (r) | FAST    |    0.006 |
eth_tx_data[2]     |   5.607 (f) | SLOW    |   1.944 (f) | FAST    |    0.006 |
eth_tx_data[3]     |   5.604 (r) | SLOW    |   1.941 (r) | FAST    |    0.002 |
eth_tx_data[3]     |   5.604 (f) | SLOW    |   1.941 (f) | FAST    |    0.002 |
-------------------+-------------+---------+-------------+---------+----------+
Worst Case Summary |   5.607 (r) | SLOW    |   1.939 (r) | FAST    |    0.006 |
-------------------+-------------+---------+-------------+---------+----------+




