# Three Level Storage System
A 3-level storage system based on my [54 instructions MIPS CPU](https://github.com/Mionger/MIPS-CPU/edit/master/CPU54/README.md) in Verilog HDL.
