head	1.1;
branch	1.1.1;
access;
symbols
	OPENBSD_6_1:1.1.1.1.0.8
	OPENBSD_6_1_BASE:1.1.1.1
	OPENBSD_6_0:1.1.1.1.0.6
	OPENBSD_6_0_BASE:1.1.1.1
	OPENBSD_5_9:1.1.1.1.0.2
	OPENBSD_5_9_BASE:1.1.1.1
	OPENBSD_5_8:1.1.1.1.0.4
	OPENBSD_5_8_BASE:1.1.1.1
	kirby_20150407:1.1.1.1
	kirby:1.1.1;
locks; strict;
comment	@# @;


1.1
date	2015.04.07.14.00.07;	author kirby;	state Exp;
branches
	1.1.1.1;
next	;
commitid	TxRSK0Nqqhz20PZ9;

1.1.1.1
date	2015.04.07.14.00.07;	author kirby;	state Exp;
branches;
next	;
commitid	TxRSK0Nqqhz20PZ9;


desc
@@



1.1
log
@Initial revision
@
text
@$OpenBSD$
--- scripts/parms.tcl.orig	Sun Mar  1 00:30:59 2015
+++ scripts/parms.tcl	Mon Mar  2 22:47:25 2015
@@@@ -55,7 +55,7 @@@@ set tkg_borderSize		2
 #
 # Executable for simulator
 #
-set simExec "${tkg_gateHome}/libexec/verga"
+set simExec "${PREFIX}/bin/verga"
 
 ######################################################################
 #
@


1.1.1.1
log
@Import tkgate after new upstream fixed all the bugs.
request, fixes and ok from jasper@@

TkGate is a graphical editor and event-driven simulator for digital
circuits with a tcl/tk-based interface.  Supported circuit elements
include basic gates (AND, OR, etc.), tri-state gates, adders,
multipliers, registers, memories and mos transistors.  Hierarchical
design is also supported with support for user defined modules.  Save
files are based on the Verilog netlist format.
@
text
@@
