

================================================================
== Vitis HLS Report for 'atax'
================================================================
* Date:           Sat Feb 17 11:40:31 2024

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        proj_atax_no_taffo
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtex7
* Target device:  xc7v585t-ffg1761-2


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+-----------+------------+
    |  Clock |  Target  | Estimated | Uncertainty|
    +--------+----------+-----------+------------+
    |ap_clk  |  20.00 ns|  14.600 ns|     5.40 ns|
    +--------+----------+-----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      359|      359|  7.180 us|  7.180 us|  360|  360|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 64
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 26 
26 --> 27 
27 --> 28 
28 --> 29 
29 --> 30 
30 --> 31 
31 --> 32 
32 --> 33 
33 --> 34 
34 --> 35 
35 --> 36 
36 --> 37 
37 --> 38 
38 --> 39 
39 --> 40 
40 --> 41 
41 --> 42 
42 --> 43 
43 --> 44 
44 --> 45 
45 --> 46 
46 --> 47 
47 --> 48 
48 --> 49 
49 --> 50 
50 --> 51 
51 --> 52 
52 --> 53 
53 --> 54 
54 --> 55 
55 --> 56 
56 --> 57 
57 --> 58 
58 --> 59 
59 --> 60 
60 --> 61 
61 --> 62 
62 --> 63 
63 --> 64 
64 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.00>
ST_1 : Operation 65 [1/1] (1.00ns)   --->   "%y_read = read i64 @_ssdm_op_Read.s_axilite.i64, i64 %y"   --->   Operation 65 'read' 'y_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 114 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 66 [1/1] (1.00ns)   --->   "%x_read = read i64 @_ssdm_op_Read.s_axilite.i64, i64 %x"   --->   Operation 66 'read' 'x_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 114 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 67 [1/1] (1.00ns)   --->   "%A_read = read i64 @_ssdm_op_Read.s_axilite.i64, i64 %A"   --->   Operation 67 'read' 'A_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 114 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 68 [1/1] (0.00ns)   --->   "%add195_loc = alloca i64 1"   --->   Operation 68 'alloca' 'add195_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 69 [1/1] (0.00ns)   --->   "%p_loc28 = alloca i64 1"   --->   Operation 69 'alloca' 'p_loc28' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 70 [1/1] (0.00ns)   --->   "%p_loc27 = alloca i64 1"   --->   Operation 70 'alloca' 'p_loc27' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 71 [1/1] (0.00ns)   --->   "%p_loc26 = alloca i64 1"   --->   Operation 71 'alloca' 'p_loc26' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 72 [1/1] (0.00ns)   --->   "%p_loc25 = alloca i64 1"   --->   Operation 72 'alloca' 'p_loc25' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 73 [1/1] (0.00ns)   --->   "%p_loc24 = alloca i64 1"   --->   Operation 73 'alloca' 'p_loc24' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 74 [1/1] (0.00ns)   --->   "%p_loc23 = alloca i64 1"   --->   Operation 74 'alloca' 'p_loc23' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 75 [1/1] (0.00ns)   --->   "%p_loc22 = alloca i64 1"   --->   Operation 75 'alloca' 'p_loc22' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 76 [1/1] (0.00ns)   --->   "%p_loc21 = alloca i64 1"   --->   Operation 76 'alloca' 'p_loc21' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 77 [1/1] (0.00ns)   --->   "%p_loc20 = alloca i64 1"   --->   Operation 77 'alloca' 'p_loc20' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 78 [1/1] (0.00ns)   --->   "%p_loc19 = alloca i64 1"   --->   Operation 78 'alloca' 'p_loc19' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 79 [1/1] (0.00ns)   --->   "%p_loc18 = alloca i64 1"   --->   Operation 79 'alloca' 'p_loc18' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 80 [1/1] (0.00ns)   --->   "%p_loc17 = alloca i64 1"   --->   Operation 80 'alloca' 'p_loc17' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 81 [1/1] (0.00ns)   --->   "%p_loc16 = alloca i64 1"   --->   Operation 81 'alloca' 'p_loc16' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 82 [1/1] (0.00ns)   --->   "%p_loc15 = alloca i64 1"   --->   Operation 82 'alloca' 'p_loc15' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 83 [1/1] (0.00ns)   --->   "%p_loc = alloca i64 1"   --->   Operation 83 'alloca' 'p_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 84 [1/1] (0.00ns)   --->   "%p_cast = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %x_read, i32 2, i32 63"   --->   Operation 84 'partselect' 'p_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 85 [1/1] (0.00ns)   --->   "%p_cast_cast = sext i62 %p_cast"   --->   Operation 85 'sext' 'p_cast_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 86 [1/1] (0.00ns)   --->   "%gmem_addr = getelementptr i32 %gmem, i64 %p_cast_cast"   --->   Operation 86 'getelementptr' 'gmem_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 87 [1/1] (0.00ns)   --->   "%trunc_ln = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %y_read, i32 2, i32 63" [atax_no_taffo.c:60]   --->   Operation 87 'partselect' 'trunc_ln' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 88 [1/1] (0.00ns)   --->   "%sext_ln60 = sext i62 %trunc_ln" [atax_no_taffo.c:60]   --->   Operation 88 'sext' 'sext_ln60' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 89 [1/1] (0.00ns)   --->   "%gmem_addr_1 = getelementptr i32 %gmem, i64 %sext_ln60" [atax_no_taffo.c:60]   --->   Operation 89 'getelementptr' 'gmem_addr_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 90 [1/1] (0.00ns)   --->   "%trunc_ln1 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %A_read, i32 2, i32 63" [atax_no_taffo.c:48]   --->   Operation 90 'partselect' 'trunc_ln1' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 14.6>
ST_2 : Operation 91 [7/7] (14.6ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr, i32 16"   --->   Operation 91 'readreq' 'empty' <Predicate = true> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 3 <SV = 2> <Delay = 14.6>
ST_3 : Operation 92 [6/7] (14.6ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr, i32 16"   --->   Operation 92 'readreq' 'empty' <Predicate = true> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_3 : Operation 93 [7/7] (14.6ns)   --->   "%empty_64 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr_1, i32 16" [atax_no_taffo.c:60]   --->   Operation 93 'readreq' 'empty_64' <Predicate = true> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 4 <SV = 3> <Delay = 14.6>
ST_4 : Operation 94 [5/7] (14.6ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr, i32 16"   --->   Operation 94 'readreq' 'empty' <Predicate = true> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_4 : Operation 95 [6/7] (14.6ns)   --->   "%empty_64 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr_1, i32 16" [atax_no_taffo.c:60]   --->   Operation 95 'readreq' 'empty_64' <Predicate = true> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_4 : Operation 96 [1/1] (0.00ns)   --->   "%sext_ln48 = sext i62 %trunc_ln1" [atax_no_taffo.c:48]   --->   Operation 96 'sext' 'sext_ln48' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 97 [1/1] (0.00ns)   --->   "%gmem_addr_2 = getelementptr i32 %gmem, i64 %sext_ln48" [atax_no_taffo.c:48]   --->   Operation 97 'getelementptr' 'gmem_addr_2' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 98 [7/7] (14.6ns)   --->   "%empty_65 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr_2, i32 256" [atax_no_taffo.c:48]   --->   Operation 98 'readreq' 'empty_65' <Predicate = true> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 5 <SV = 4> <Delay = 14.6>
ST_5 : Operation 99 [4/7] (14.6ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr, i32 16"   --->   Operation 99 'readreq' 'empty' <Predicate = true> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_5 : Operation 100 [5/7] (14.6ns)   --->   "%empty_64 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr_1, i32 16" [atax_no_taffo.c:60]   --->   Operation 100 'readreq' 'empty_64' <Predicate = true> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_5 : Operation 101 [6/7] (14.6ns)   --->   "%empty_65 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr_2, i32 256" [atax_no_taffo.c:48]   --->   Operation 101 'readreq' 'empty_65' <Predicate = true> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 6 <SV = 5> <Delay = 14.6>
ST_6 : Operation 102 [3/7] (14.6ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr, i32 16"   --->   Operation 102 'readreq' 'empty' <Predicate = true> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_6 : Operation 103 [4/7] (14.6ns)   --->   "%empty_64 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr_1, i32 16" [atax_no_taffo.c:60]   --->   Operation 103 'readreq' 'empty_64' <Predicate = true> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_6 : Operation 104 [5/7] (14.6ns)   --->   "%empty_65 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr_2, i32 256" [atax_no_taffo.c:48]   --->   Operation 104 'readreq' 'empty_65' <Predicate = true> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 7 <SV = 6> <Delay = 14.6>
ST_7 : Operation 105 [2/7] (14.6ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr, i32 16"   --->   Operation 105 'readreq' 'empty' <Predicate = true> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_7 : Operation 106 [3/7] (14.6ns)   --->   "%empty_64 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr_1, i32 16" [atax_no_taffo.c:60]   --->   Operation 106 'readreq' 'empty_64' <Predicate = true> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_7 : Operation 107 [4/7] (14.6ns)   --->   "%empty_65 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr_2, i32 256" [atax_no_taffo.c:48]   --->   Operation 107 'readreq' 'empty_65' <Predicate = true> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 8 <SV = 7> <Delay = 14.6>
ST_8 : Operation 108 [1/7] (14.6ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr, i32 16"   --->   Operation 108 'readreq' 'empty' <Predicate = true> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_8 : Operation 109 [2/7] (14.6ns)   --->   "%empty_64 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr_1, i32 16" [atax_no_taffo.c:60]   --->   Operation 109 'readreq' 'empty_64' <Predicate = true> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_8 : Operation 110 [3/7] (14.6ns)   --->   "%empty_65 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr_2, i32 256" [atax_no_taffo.c:48]   --->   Operation 110 'readreq' 'empty_65' <Predicate = true> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 9 <SV = 8> <Delay = 14.6>
ST_9 : Operation 111 [1/1] (14.6ns)   --->   "%gmem_addr_read = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %gmem_addr"   --->   Operation 111 'read' 'gmem_addr_read' <Predicate = true> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_9 : Operation 112 [1/7] (14.6ns)   --->   "%empty_64 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr_1, i32 16" [atax_no_taffo.c:60]   --->   Operation 112 'readreq' 'empty_64' <Predicate = true> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_9 : Operation 113 [2/7] (14.6ns)   --->   "%empty_65 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr_2, i32 256" [atax_no_taffo.c:48]   --->   Operation 113 'readreq' 'empty_65' <Predicate = true> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 10 <SV = 9> <Delay = 14.6>
ST_10 : Operation 114 [1/1] (14.6ns)   --->   "%gmem_addr_read_1 = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %gmem_addr"   --->   Operation 114 'read' 'gmem_addr_read_1' <Predicate = true> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_10 : Operation 115 [1/7] (14.6ns)   --->   "%empty_65 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr_2, i32 256" [atax_no_taffo.c:48]   --->   Operation 115 'readreq' 'empty_65' <Predicate = true> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 11 <SV = 10> <Delay = 14.6>
ST_11 : Operation 116 [1/1] (14.6ns)   --->   "%gmem_addr_read_2 = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %gmem_addr"   --->   Operation 116 'read' 'gmem_addr_read_2' <Predicate = true> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 12 <SV = 11> <Delay = 14.6>
ST_12 : Operation 117 [1/1] (14.6ns)   --->   "%gmem_addr_read_3 = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %gmem_addr"   --->   Operation 117 'read' 'gmem_addr_read_3' <Predicate = true> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 13 <SV = 12> <Delay = 14.6>
ST_13 : Operation 118 [1/1] (14.6ns)   --->   "%gmem_addr_read_4 = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %gmem_addr"   --->   Operation 118 'read' 'gmem_addr_read_4' <Predicate = true> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 14 <SV = 13> <Delay = 14.6>
ST_14 : Operation 119 [1/1] (14.6ns)   --->   "%gmem_addr_read_5 = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %gmem_addr"   --->   Operation 119 'read' 'gmem_addr_read_5' <Predicate = true> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 15 <SV = 14> <Delay = 14.6>
ST_15 : Operation 120 [1/1] (14.6ns)   --->   "%gmem_addr_read_6 = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %gmem_addr"   --->   Operation 120 'read' 'gmem_addr_read_6' <Predicate = true> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 16 <SV = 15> <Delay = 14.6>
ST_16 : Operation 121 [1/1] (14.6ns)   --->   "%gmem_addr_read_7 = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %gmem_addr"   --->   Operation 121 'read' 'gmem_addr_read_7' <Predicate = true> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 17 <SV = 16> <Delay = 14.6>
ST_17 : Operation 122 [1/1] (14.6ns)   --->   "%gmem_addr_read_8 = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %gmem_addr"   --->   Operation 122 'read' 'gmem_addr_read_8' <Predicate = true> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 18 <SV = 17> <Delay = 14.6>
ST_18 : Operation 123 [1/1] (14.6ns)   --->   "%gmem_addr_read_9 = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %gmem_addr"   --->   Operation 123 'read' 'gmem_addr_read_9' <Predicate = true> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 19 <SV = 18> <Delay = 14.6>
ST_19 : Operation 124 [1/1] (14.6ns)   --->   "%gmem_addr_read_10 = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %gmem_addr"   --->   Operation 124 'read' 'gmem_addr_read_10' <Predicate = true> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 20 <SV = 19> <Delay = 14.6>
ST_20 : Operation 125 [1/1] (14.6ns)   --->   "%gmem_addr_read_11 = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %gmem_addr"   --->   Operation 125 'read' 'gmem_addr_read_11' <Predicate = true> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 21 <SV = 20> <Delay = 14.6>
ST_21 : Operation 126 [1/1] (14.6ns)   --->   "%gmem_addr_read_12 = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %gmem_addr"   --->   Operation 126 'read' 'gmem_addr_read_12' <Predicate = true> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 22 <SV = 21> <Delay = 14.6>
ST_22 : Operation 127 [1/1] (14.6ns)   --->   "%gmem_addr_read_13 = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %gmem_addr"   --->   Operation 127 'read' 'gmem_addr_read_13' <Predicate = true> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 23 <SV = 22> <Delay = 14.6>
ST_23 : Operation 128 [1/1] (14.6ns)   --->   "%gmem_addr_read_14 = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %gmem_addr"   --->   Operation 128 'read' 'gmem_addr_read_14' <Predicate = true> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 24 <SV = 23> <Delay = 14.6>
ST_24 : Operation 129 [1/1] (14.6ns)   --->   "%gmem_addr_read_15 = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %gmem_addr"   --->   Operation 129 'read' 'gmem_addr_read_15' <Predicate = true> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 25 <SV = 24> <Delay = 14.6>
ST_25 : Operation 130 [1/1] (14.6ns)   --->   "%gmem_addr_1_read = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %gmem_addr_1" [atax_no_taffo.c:60]   --->   Operation 130 'read' 'gmem_addr_1_read' <Predicate = true> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 26 <SV = 25> <Delay = 14.6>
ST_26 : Operation 131 [1/1] (14.6ns)   --->   "%gmem_addr_1_read_1 = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %gmem_addr_1" [atax_no_taffo.c:60]   --->   Operation 131 'read' 'gmem_addr_1_read_1' <Predicate = true> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 27 <SV = 26> <Delay = 14.6>
ST_27 : Operation 132 [1/1] (14.6ns)   --->   "%gmem_addr_1_read_2 = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %gmem_addr_1" [atax_no_taffo.c:60]   --->   Operation 132 'read' 'gmem_addr_1_read_2' <Predicate = true> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 28 <SV = 27> <Delay = 14.6>
ST_28 : Operation 133 [1/1] (14.6ns)   --->   "%gmem_addr_1_read_3 = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %gmem_addr_1" [atax_no_taffo.c:60]   --->   Operation 133 'read' 'gmem_addr_1_read_3' <Predicate = true> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 29 <SV = 28> <Delay = 14.6>
ST_29 : Operation 134 [1/1] (14.6ns)   --->   "%gmem_addr_1_read_4 = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %gmem_addr_1" [atax_no_taffo.c:60]   --->   Operation 134 'read' 'gmem_addr_1_read_4' <Predicate = true> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 30 <SV = 29> <Delay = 14.6>
ST_30 : Operation 135 [1/1] (14.6ns)   --->   "%gmem_addr_1_read_5 = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %gmem_addr_1" [atax_no_taffo.c:60]   --->   Operation 135 'read' 'gmem_addr_1_read_5' <Predicate = true> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 31 <SV = 30> <Delay = 14.6>
ST_31 : Operation 136 [1/1] (14.6ns)   --->   "%gmem_addr_1_read_6 = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %gmem_addr_1" [atax_no_taffo.c:60]   --->   Operation 136 'read' 'gmem_addr_1_read_6' <Predicate = true> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 32 <SV = 31> <Delay = 14.6>
ST_32 : Operation 137 [1/1] (14.6ns)   --->   "%gmem_addr_1_read_7 = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %gmem_addr_1" [atax_no_taffo.c:60]   --->   Operation 137 'read' 'gmem_addr_1_read_7' <Predicate = true> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 33 <SV = 32> <Delay = 14.6>
ST_33 : Operation 138 [1/1] (14.6ns)   --->   "%gmem_addr_1_read_8 = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %gmem_addr_1" [atax_no_taffo.c:60]   --->   Operation 138 'read' 'gmem_addr_1_read_8' <Predicate = true> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 34 <SV = 33> <Delay = 14.6>
ST_34 : Operation 139 [1/1] (14.6ns)   --->   "%gmem_addr_1_read_9 = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %gmem_addr_1" [atax_no_taffo.c:60]   --->   Operation 139 'read' 'gmem_addr_1_read_9' <Predicate = true> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 35 <SV = 34> <Delay = 14.6>
ST_35 : Operation 140 [1/1] (14.6ns)   --->   "%gmem_addr_1_read_10 = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %gmem_addr_1" [atax_no_taffo.c:60]   --->   Operation 140 'read' 'gmem_addr_1_read_10' <Predicate = true> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 36 <SV = 35> <Delay = 14.6>
ST_36 : Operation 141 [1/1] (14.6ns)   --->   "%gmem_addr_1_read_11 = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %gmem_addr_1" [atax_no_taffo.c:60]   --->   Operation 141 'read' 'gmem_addr_1_read_11' <Predicate = true> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 37 <SV = 36> <Delay = 14.6>
ST_37 : Operation 142 [1/1] (14.6ns)   --->   "%gmem_addr_1_read_12 = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %gmem_addr_1" [atax_no_taffo.c:60]   --->   Operation 142 'read' 'gmem_addr_1_read_12' <Predicate = true> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 38 <SV = 37> <Delay = 14.6>
ST_38 : Operation 143 [1/1] (14.6ns)   --->   "%gmem_addr_1_read_13 = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %gmem_addr_1" [atax_no_taffo.c:60]   --->   Operation 143 'read' 'gmem_addr_1_read_13' <Predicate = true> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 39 <SV = 38> <Delay = 14.6>
ST_39 : Operation 144 [1/1] (14.6ns)   --->   "%gmem_addr_1_read_14 = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %gmem_addr_1" [atax_no_taffo.c:60]   --->   Operation 144 'read' 'gmem_addr_1_read_14' <Predicate = true> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 40 <SV = 39> <Delay = 14.6>
ST_40 : Operation 145 [1/1] (14.6ns)   --->   "%gmem_addr_1_read_15 = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %gmem_addr_1" [atax_no_taffo.c:60]   --->   Operation 145 'read' 'gmem_addr_1_read_15' <Predicate = true> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 41 <SV = 40> <Delay = 0.84>
ST_41 : Operation 146 [1/1] (0.00ns)   --->   "%empty_48 = bitcast i32 %gmem_addr_read"   --->   Operation 146 'bitcast' 'empty_48' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 147 [1/1] (0.00ns)   --->   "%empty_49 = bitcast i32 %gmem_addr_read_1"   --->   Operation 147 'bitcast' 'empty_49' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 148 [1/1] (0.00ns)   --->   "%empty_50 = bitcast i32 %gmem_addr_read_2"   --->   Operation 148 'bitcast' 'empty_50' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 149 [1/1] (0.00ns)   --->   "%empty_51 = bitcast i32 %gmem_addr_read_3"   --->   Operation 149 'bitcast' 'empty_51' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 150 [1/1] (0.00ns)   --->   "%empty_52 = bitcast i32 %gmem_addr_read_4"   --->   Operation 150 'bitcast' 'empty_52' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 151 [1/1] (0.00ns)   --->   "%empty_53 = bitcast i32 %gmem_addr_read_5"   --->   Operation 151 'bitcast' 'empty_53' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 152 [1/1] (0.00ns)   --->   "%empty_54 = bitcast i32 %gmem_addr_read_6"   --->   Operation 152 'bitcast' 'empty_54' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 153 [1/1] (0.00ns)   --->   "%empty_55 = bitcast i32 %gmem_addr_read_7"   --->   Operation 153 'bitcast' 'empty_55' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 154 [1/1] (0.00ns)   --->   "%empty_56 = bitcast i32 %gmem_addr_read_8"   --->   Operation 154 'bitcast' 'empty_56' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 155 [1/1] (0.00ns)   --->   "%empty_57 = bitcast i32 %gmem_addr_read_9"   --->   Operation 155 'bitcast' 'empty_57' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 156 [1/1] (0.00ns)   --->   "%empty_58 = bitcast i32 %gmem_addr_read_10"   --->   Operation 156 'bitcast' 'empty_58' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 157 [1/1] (0.00ns)   --->   "%empty_59 = bitcast i32 %gmem_addr_read_11"   --->   Operation 157 'bitcast' 'empty_59' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 158 [1/1] (0.00ns)   --->   "%empty_60 = bitcast i32 %gmem_addr_read_12"   --->   Operation 158 'bitcast' 'empty_60' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 159 [1/1] (0.00ns)   --->   "%empty_61 = bitcast i32 %gmem_addr_read_13"   --->   Operation 159 'bitcast' 'empty_61' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 160 [1/1] (0.00ns)   --->   "%empty_62 = bitcast i32 %gmem_addr_read_14"   --->   Operation 160 'bitcast' 'empty_62' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 161 [1/1] (0.00ns)   --->   "%empty_63 = bitcast i32 %gmem_addr_read_15"   --->   Operation 161 'bitcast' 'empty_63' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 162 [1/1] (0.00ns)   --->   "%bitcast_ln60 = bitcast i32 %gmem_addr_1_read" [atax_no_taffo.c:60]   --->   Operation 162 'bitcast' 'bitcast_ln60' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 163 [1/1] (0.00ns)   --->   "%bitcast_ln60_1 = bitcast i32 %gmem_addr_1_read_1" [atax_no_taffo.c:60]   --->   Operation 163 'bitcast' 'bitcast_ln60_1' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 164 [1/1] (0.00ns)   --->   "%bitcast_ln60_2 = bitcast i32 %gmem_addr_1_read_2" [atax_no_taffo.c:60]   --->   Operation 164 'bitcast' 'bitcast_ln60_2' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 165 [1/1] (0.00ns)   --->   "%bitcast_ln60_3 = bitcast i32 %gmem_addr_1_read_3" [atax_no_taffo.c:60]   --->   Operation 165 'bitcast' 'bitcast_ln60_3' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 166 [1/1] (0.00ns)   --->   "%bitcast_ln60_4 = bitcast i32 %gmem_addr_1_read_4" [atax_no_taffo.c:60]   --->   Operation 166 'bitcast' 'bitcast_ln60_4' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 167 [1/1] (0.00ns)   --->   "%bitcast_ln60_5 = bitcast i32 %gmem_addr_1_read_5" [atax_no_taffo.c:60]   --->   Operation 167 'bitcast' 'bitcast_ln60_5' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 168 [1/1] (0.00ns)   --->   "%bitcast_ln60_6 = bitcast i32 %gmem_addr_1_read_6" [atax_no_taffo.c:60]   --->   Operation 168 'bitcast' 'bitcast_ln60_6' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 169 [1/1] (0.00ns)   --->   "%bitcast_ln60_7 = bitcast i32 %gmem_addr_1_read_7" [atax_no_taffo.c:60]   --->   Operation 169 'bitcast' 'bitcast_ln60_7' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 170 [1/1] (0.00ns)   --->   "%bitcast_ln60_8 = bitcast i32 %gmem_addr_1_read_8" [atax_no_taffo.c:60]   --->   Operation 170 'bitcast' 'bitcast_ln60_8' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 171 [1/1] (0.00ns)   --->   "%bitcast_ln60_9 = bitcast i32 %gmem_addr_1_read_9" [atax_no_taffo.c:60]   --->   Operation 171 'bitcast' 'bitcast_ln60_9' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 172 [1/1] (0.00ns)   --->   "%bitcast_ln60_10 = bitcast i32 %gmem_addr_1_read_10" [atax_no_taffo.c:60]   --->   Operation 172 'bitcast' 'bitcast_ln60_10' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 173 [1/1] (0.00ns)   --->   "%bitcast_ln60_11 = bitcast i32 %gmem_addr_1_read_11" [atax_no_taffo.c:60]   --->   Operation 173 'bitcast' 'bitcast_ln60_11' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 174 [1/1] (0.00ns)   --->   "%bitcast_ln60_12 = bitcast i32 %gmem_addr_1_read_12" [atax_no_taffo.c:60]   --->   Operation 174 'bitcast' 'bitcast_ln60_12' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 175 [1/1] (0.00ns)   --->   "%bitcast_ln60_13 = bitcast i32 %gmem_addr_1_read_13" [atax_no_taffo.c:60]   --->   Operation 175 'bitcast' 'bitcast_ln60_13' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 176 [1/1] (0.00ns)   --->   "%bitcast_ln60_14 = bitcast i32 %gmem_addr_1_read_14" [atax_no_taffo.c:60]   --->   Operation 176 'bitcast' 'bitcast_ln60_14' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 177 [1/1] (0.00ns)   --->   "%bitcast_ln60_15 = bitcast i32 %gmem_addr_1_read_15" [atax_no_taffo.c:60]   --->   Operation 177 'bitcast' 'bitcast_ln60_15' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 178 [2/2] (0.84ns)   --->   "%call_ln60 = call void @atax_Pipeline_VITIS_LOOP_48_1, i32 %bitcast_ln60_15, i32 %bitcast_ln60_14, i32 %bitcast_ln60_13, i32 %bitcast_ln60_12, i32 %bitcast_ln60_11, i32 %bitcast_ln60_10, i32 %bitcast_ln60_9, i32 %bitcast_ln60_8, i32 %bitcast_ln60_7, i32 %bitcast_ln60_6, i32 %bitcast_ln60_5, i32 %bitcast_ln60_4, i32 %bitcast_ln60_3, i32 %bitcast_ln60_2, i32 %bitcast_ln60_1, i32 %bitcast_ln60, i32 %gmem, i62 %trunc_ln1, i32 %empty_48, i32 %empty_49, i32 %empty_50, i32 %empty_51, i32 %empty_52, i32 %empty_53, i32 %empty_54, i32 %empty_55, i32 %empty_56, i32 %empty_57, i32 %empty_58, i32 %empty_59, i32 %empty_60, i32 %empty_61, i32 %empty_62, i32 %empty_63, i32 %p_loc, i32 %p_loc15, i32 %p_loc16, i32 %p_loc17, i32 %p_loc18, i32 %p_loc19, i32 %p_loc20, i32 %p_loc21, i32 %p_loc22, i32 %p_loc23, i32 %p_loc24, i32 %p_loc25, i32 %p_loc26, i32 %p_loc27, i32 %p_loc28, i32 %add195_loc" [atax_no_taffo.c:60]   --->   Operation 178 'call' 'call_ln60' <Predicate = true> <Delay = 0.84> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 42 <SV = 41> <Delay = 0.00>
ST_42 : Operation 179 [1/2] (0.00ns)   --->   "%call_ln60 = call void @atax_Pipeline_VITIS_LOOP_48_1, i32 %bitcast_ln60_15, i32 %bitcast_ln60_14, i32 %bitcast_ln60_13, i32 %bitcast_ln60_12, i32 %bitcast_ln60_11, i32 %bitcast_ln60_10, i32 %bitcast_ln60_9, i32 %bitcast_ln60_8, i32 %bitcast_ln60_7, i32 %bitcast_ln60_6, i32 %bitcast_ln60_5, i32 %bitcast_ln60_4, i32 %bitcast_ln60_3, i32 %bitcast_ln60_2, i32 %bitcast_ln60_1, i32 %bitcast_ln60, i32 %gmem, i62 %trunc_ln1, i32 %empty_48, i32 %empty_49, i32 %empty_50, i32 %empty_51, i32 %empty_52, i32 %empty_53, i32 %empty_54, i32 %empty_55, i32 %empty_56, i32 %empty_57, i32 %empty_58, i32 %empty_59, i32 %empty_60, i32 %empty_61, i32 %empty_62, i32 %empty_63, i32 %p_loc, i32 %p_loc15, i32 %p_loc16, i32 %p_loc17, i32 %p_loc18, i32 %p_loc19, i32 %p_loc20, i32 %p_loc21, i32 %p_loc22, i32 %p_loc23, i32 %p_loc24, i32 %p_loc25, i32 %p_loc26, i32 %p_loc27, i32 %p_loc28, i32 %add195_loc" [atax_no_taffo.c:60]   --->   Operation 179 'call' 'call_ln60' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 43 <SV = 42> <Delay = 14.6>
ST_43 : Operation 180 [1/1] (14.6ns)   --->   "%empty_66 = writereq i1 @_ssdm_op_WriteReq.m_axi.p1i32, i32 %gmem_addr_1, i32 16" [atax_no_taffo.c:64]   --->   Operation 180 'writereq' 'empty_66' <Predicate = true> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 44 <SV = 43> <Delay = 14.6>
ST_44 : Operation 181 [1/1] (0.00ns)   --->   "%add195_loc_load = load i32 %add195_loc"   --->   Operation 181 'load' 'add195_loc_load' <Predicate = true> <Delay = 0.00>
ST_44 : Operation 182 [1/1] (0.00ns)   --->   "%bitcast_ln64 = bitcast i32 %add195_loc_load" [atax_no_taffo.c:64]   --->   Operation 182 'bitcast' 'bitcast_ln64' <Predicate = true> <Delay = 0.00>
ST_44 : Operation 183 [1/1] (14.6ns)   --->   "%write_ln64 = write void @_ssdm_op_Write.m_axi.p1i32, i32 %gmem_addr_1, i32 %bitcast_ln64, i4 15" [atax_no_taffo.c:64]   --->   Operation 183 'write' 'write_ln64' <Predicate = true> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 45 <SV = 44> <Delay = 14.6>
ST_45 : Operation 184 [1/1] (0.00ns)   --->   "%p_loc28_load = load i32 %p_loc28"   --->   Operation 184 'load' 'p_loc28_load' <Predicate = true> <Delay = 0.00>
ST_45 : Operation 185 [1/1] (0.00ns)   --->   "%bitcast_ln64_1 = bitcast i32 %p_loc28_load" [atax_no_taffo.c:64]   --->   Operation 185 'bitcast' 'bitcast_ln64_1' <Predicate = true> <Delay = 0.00>
ST_45 : Operation 186 [1/1] (14.6ns)   --->   "%write_ln64 = write void @_ssdm_op_Write.m_axi.p1i32, i32 %gmem_addr_1, i32 %bitcast_ln64_1, i4 15" [atax_no_taffo.c:64]   --->   Operation 186 'write' 'write_ln64' <Predicate = true> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 46 <SV = 45> <Delay = 14.6>
ST_46 : Operation 187 [1/1] (0.00ns)   --->   "%p_loc27_load = load i32 %p_loc27"   --->   Operation 187 'load' 'p_loc27_load' <Predicate = true> <Delay = 0.00>
ST_46 : Operation 188 [1/1] (0.00ns)   --->   "%bitcast_ln64_2 = bitcast i32 %p_loc27_load" [atax_no_taffo.c:64]   --->   Operation 188 'bitcast' 'bitcast_ln64_2' <Predicate = true> <Delay = 0.00>
ST_46 : Operation 189 [1/1] (14.6ns)   --->   "%write_ln64 = write void @_ssdm_op_Write.m_axi.p1i32, i32 %gmem_addr_1, i32 %bitcast_ln64_2, i4 15" [atax_no_taffo.c:64]   --->   Operation 189 'write' 'write_ln64' <Predicate = true> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 47 <SV = 46> <Delay = 14.6>
ST_47 : Operation 190 [1/1] (0.00ns)   --->   "%p_loc26_load = load i32 %p_loc26"   --->   Operation 190 'load' 'p_loc26_load' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 191 [1/1] (0.00ns)   --->   "%bitcast_ln64_3 = bitcast i32 %p_loc26_load" [atax_no_taffo.c:64]   --->   Operation 191 'bitcast' 'bitcast_ln64_3' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 192 [1/1] (14.6ns)   --->   "%write_ln64 = write void @_ssdm_op_Write.m_axi.p1i32, i32 %gmem_addr_1, i32 %bitcast_ln64_3, i4 15" [atax_no_taffo.c:64]   --->   Operation 192 'write' 'write_ln64' <Predicate = true> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 48 <SV = 47> <Delay = 14.6>
ST_48 : Operation 193 [1/1] (0.00ns)   --->   "%p_loc25_load = load i32 %p_loc25"   --->   Operation 193 'load' 'p_loc25_load' <Predicate = true> <Delay = 0.00>
ST_48 : Operation 194 [1/1] (0.00ns)   --->   "%bitcast_ln64_4 = bitcast i32 %p_loc25_load" [atax_no_taffo.c:64]   --->   Operation 194 'bitcast' 'bitcast_ln64_4' <Predicate = true> <Delay = 0.00>
ST_48 : Operation 195 [1/1] (14.6ns)   --->   "%write_ln64 = write void @_ssdm_op_Write.m_axi.p1i32, i32 %gmem_addr_1, i32 %bitcast_ln64_4, i4 15" [atax_no_taffo.c:64]   --->   Operation 195 'write' 'write_ln64' <Predicate = true> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 49 <SV = 48> <Delay = 14.6>
ST_49 : Operation 196 [1/1] (0.00ns)   --->   "%p_loc24_load = load i32 %p_loc24"   --->   Operation 196 'load' 'p_loc24_load' <Predicate = true> <Delay = 0.00>
ST_49 : Operation 197 [1/1] (0.00ns)   --->   "%bitcast_ln64_5 = bitcast i32 %p_loc24_load" [atax_no_taffo.c:64]   --->   Operation 197 'bitcast' 'bitcast_ln64_5' <Predicate = true> <Delay = 0.00>
ST_49 : Operation 198 [1/1] (14.6ns)   --->   "%write_ln64 = write void @_ssdm_op_Write.m_axi.p1i32, i32 %gmem_addr_1, i32 %bitcast_ln64_5, i4 15" [atax_no_taffo.c:64]   --->   Operation 198 'write' 'write_ln64' <Predicate = true> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 50 <SV = 49> <Delay = 14.6>
ST_50 : Operation 199 [1/1] (0.00ns)   --->   "%p_loc23_load = load i32 %p_loc23"   --->   Operation 199 'load' 'p_loc23_load' <Predicate = true> <Delay = 0.00>
ST_50 : Operation 200 [1/1] (0.00ns)   --->   "%bitcast_ln64_6 = bitcast i32 %p_loc23_load" [atax_no_taffo.c:64]   --->   Operation 200 'bitcast' 'bitcast_ln64_6' <Predicate = true> <Delay = 0.00>
ST_50 : Operation 201 [1/1] (14.6ns)   --->   "%write_ln64 = write void @_ssdm_op_Write.m_axi.p1i32, i32 %gmem_addr_1, i32 %bitcast_ln64_6, i4 15" [atax_no_taffo.c:64]   --->   Operation 201 'write' 'write_ln64' <Predicate = true> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 51 <SV = 50> <Delay = 14.6>
ST_51 : Operation 202 [1/1] (0.00ns)   --->   "%p_loc22_load = load i32 %p_loc22"   --->   Operation 202 'load' 'p_loc22_load' <Predicate = true> <Delay = 0.00>
ST_51 : Operation 203 [1/1] (0.00ns)   --->   "%bitcast_ln64_7 = bitcast i32 %p_loc22_load" [atax_no_taffo.c:64]   --->   Operation 203 'bitcast' 'bitcast_ln64_7' <Predicate = true> <Delay = 0.00>
ST_51 : Operation 204 [1/1] (14.6ns)   --->   "%write_ln64 = write void @_ssdm_op_Write.m_axi.p1i32, i32 %gmem_addr_1, i32 %bitcast_ln64_7, i4 15" [atax_no_taffo.c:64]   --->   Operation 204 'write' 'write_ln64' <Predicate = true> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 52 <SV = 51> <Delay = 14.6>
ST_52 : Operation 205 [1/1] (0.00ns)   --->   "%p_loc21_load = load i32 %p_loc21"   --->   Operation 205 'load' 'p_loc21_load' <Predicate = true> <Delay = 0.00>
ST_52 : Operation 206 [1/1] (0.00ns)   --->   "%bitcast_ln64_8 = bitcast i32 %p_loc21_load" [atax_no_taffo.c:64]   --->   Operation 206 'bitcast' 'bitcast_ln64_8' <Predicate = true> <Delay = 0.00>
ST_52 : Operation 207 [1/1] (14.6ns)   --->   "%write_ln64 = write void @_ssdm_op_Write.m_axi.p1i32, i32 %gmem_addr_1, i32 %bitcast_ln64_8, i4 15" [atax_no_taffo.c:64]   --->   Operation 207 'write' 'write_ln64' <Predicate = true> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 53 <SV = 52> <Delay = 14.6>
ST_53 : Operation 208 [1/1] (0.00ns)   --->   "%p_loc20_load = load i32 %p_loc20"   --->   Operation 208 'load' 'p_loc20_load' <Predicate = true> <Delay = 0.00>
ST_53 : Operation 209 [1/1] (0.00ns)   --->   "%bitcast_ln64_9 = bitcast i32 %p_loc20_load" [atax_no_taffo.c:64]   --->   Operation 209 'bitcast' 'bitcast_ln64_9' <Predicate = true> <Delay = 0.00>
ST_53 : Operation 210 [1/1] (14.6ns)   --->   "%write_ln64 = write void @_ssdm_op_Write.m_axi.p1i32, i32 %gmem_addr_1, i32 %bitcast_ln64_9, i4 15" [atax_no_taffo.c:64]   --->   Operation 210 'write' 'write_ln64' <Predicate = true> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 54 <SV = 53> <Delay = 14.6>
ST_54 : Operation 211 [1/1] (0.00ns)   --->   "%p_loc19_load = load i32 %p_loc19"   --->   Operation 211 'load' 'p_loc19_load' <Predicate = true> <Delay = 0.00>
ST_54 : Operation 212 [1/1] (0.00ns)   --->   "%bitcast_ln64_10 = bitcast i32 %p_loc19_load" [atax_no_taffo.c:64]   --->   Operation 212 'bitcast' 'bitcast_ln64_10' <Predicate = true> <Delay = 0.00>
ST_54 : Operation 213 [1/1] (14.6ns)   --->   "%write_ln64 = write void @_ssdm_op_Write.m_axi.p1i32, i32 %gmem_addr_1, i32 %bitcast_ln64_10, i4 15" [atax_no_taffo.c:64]   --->   Operation 213 'write' 'write_ln64' <Predicate = true> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 55 <SV = 54> <Delay = 14.6>
ST_55 : Operation 214 [1/1] (0.00ns)   --->   "%p_loc18_load = load i32 %p_loc18"   --->   Operation 214 'load' 'p_loc18_load' <Predicate = true> <Delay = 0.00>
ST_55 : Operation 215 [1/1] (0.00ns)   --->   "%bitcast_ln64_11 = bitcast i32 %p_loc18_load" [atax_no_taffo.c:64]   --->   Operation 215 'bitcast' 'bitcast_ln64_11' <Predicate = true> <Delay = 0.00>
ST_55 : Operation 216 [1/1] (14.6ns)   --->   "%write_ln64 = write void @_ssdm_op_Write.m_axi.p1i32, i32 %gmem_addr_1, i32 %bitcast_ln64_11, i4 15" [atax_no_taffo.c:64]   --->   Operation 216 'write' 'write_ln64' <Predicate = true> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 56 <SV = 55> <Delay = 14.6>
ST_56 : Operation 217 [1/1] (0.00ns)   --->   "%p_loc17_load = load i32 %p_loc17"   --->   Operation 217 'load' 'p_loc17_load' <Predicate = true> <Delay = 0.00>
ST_56 : Operation 218 [1/1] (0.00ns)   --->   "%bitcast_ln64_12 = bitcast i32 %p_loc17_load" [atax_no_taffo.c:64]   --->   Operation 218 'bitcast' 'bitcast_ln64_12' <Predicate = true> <Delay = 0.00>
ST_56 : Operation 219 [1/1] (14.6ns)   --->   "%write_ln64 = write void @_ssdm_op_Write.m_axi.p1i32, i32 %gmem_addr_1, i32 %bitcast_ln64_12, i4 15" [atax_no_taffo.c:64]   --->   Operation 219 'write' 'write_ln64' <Predicate = true> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 57 <SV = 56> <Delay = 14.6>
ST_57 : Operation 220 [1/1] (0.00ns)   --->   "%p_loc16_load = load i32 %p_loc16"   --->   Operation 220 'load' 'p_loc16_load' <Predicate = true> <Delay = 0.00>
ST_57 : Operation 221 [1/1] (0.00ns)   --->   "%bitcast_ln64_13 = bitcast i32 %p_loc16_load" [atax_no_taffo.c:64]   --->   Operation 221 'bitcast' 'bitcast_ln64_13' <Predicate = true> <Delay = 0.00>
ST_57 : Operation 222 [1/1] (14.6ns)   --->   "%write_ln64 = write void @_ssdm_op_Write.m_axi.p1i32, i32 %gmem_addr_1, i32 %bitcast_ln64_13, i4 15" [atax_no_taffo.c:64]   --->   Operation 222 'write' 'write_ln64' <Predicate = true> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 58 <SV = 57> <Delay = 14.6>
ST_58 : Operation 223 [1/1] (0.00ns)   --->   "%p_loc15_load = load i32 %p_loc15"   --->   Operation 223 'load' 'p_loc15_load' <Predicate = true> <Delay = 0.00>
ST_58 : Operation 224 [1/1] (0.00ns)   --->   "%bitcast_ln64_14 = bitcast i32 %p_loc15_load" [atax_no_taffo.c:64]   --->   Operation 224 'bitcast' 'bitcast_ln64_14' <Predicate = true> <Delay = 0.00>
ST_58 : Operation 225 [1/1] (14.6ns)   --->   "%write_ln64 = write void @_ssdm_op_Write.m_axi.p1i32, i32 %gmem_addr_1, i32 %bitcast_ln64_14, i4 15" [atax_no_taffo.c:64]   --->   Operation 225 'write' 'write_ln64' <Predicate = true> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 59 <SV = 58> <Delay = 14.6>
ST_59 : Operation 226 [1/1] (0.00ns)   --->   "%p_loc_load = load i32 %p_loc"   --->   Operation 226 'load' 'p_loc_load' <Predicate = true> <Delay = 0.00>
ST_59 : Operation 227 [1/1] (0.00ns)   --->   "%bitcast_ln64_15 = bitcast i32 %p_loc_load" [atax_no_taffo.c:64]   --->   Operation 227 'bitcast' 'bitcast_ln64_15' <Predicate = true> <Delay = 0.00>
ST_59 : Operation 228 [1/1] (14.6ns)   --->   "%write_ln64 = write void @_ssdm_op_Write.m_axi.p1i32, i32 %gmem_addr_1, i32 %bitcast_ln64_15, i4 15" [atax_no_taffo.c:64]   --->   Operation 228 'write' 'write_ln64' <Predicate = true> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 60 <SV = 59> <Delay = 14.6>
ST_60 : Operation 229 [5/5] (14.6ns)   --->   "%empty_67 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %gmem_addr_1" [atax_no_taffo.c:64]   --->   Operation 229 'writeresp' 'empty_67' <Predicate = true> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 61 <SV = 60> <Delay = 14.6>
ST_61 : Operation 230 [4/5] (14.6ns)   --->   "%empty_67 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %gmem_addr_1" [atax_no_taffo.c:64]   --->   Operation 230 'writeresp' 'empty_67' <Predicate = true> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 62 <SV = 61> <Delay = 14.6>
ST_62 : Operation 231 [3/5] (14.6ns)   --->   "%empty_67 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %gmem_addr_1" [atax_no_taffo.c:64]   --->   Operation 231 'writeresp' 'empty_67' <Predicate = true> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 63 <SV = 62> <Delay = 14.6>
ST_63 : Operation 232 [2/5] (14.6ns)   --->   "%empty_67 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %gmem_addr_1" [atax_no_taffo.c:64]   --->   Operation 232 'writeresp' 'empty_67' <Predicate = true> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 64 <SV = 63> <Delay = 14.6>
ST_64 : Operation 233 [1/1] (0.00ns)   --->   "%spectopmodule_ln23 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_10" [atax_no_taffo.c:23]   --->   Operation 233 'spectopmodule' 'spectopmodule_ln23' <Predicate = true> <Delay = 0.00>
ST_64 : Operation 234 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %gmem, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 256, void @empty_1, void @empty_2, void @empty_0, i32 16, i32 16, i32 16, i32 16, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 234 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_64 : Operation 235 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %gmem"   --->   Operation 235 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_64 : Operation 236 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %A, void @empty_3, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_4, void @empty_5, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_6, i32 4294967295, i32 0"   --->   Operation 236 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_64 : Operation 237 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %A, void @empty_7, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_6, i32 4294967295, i32 0"   --->   Operation 237 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_64 : Operation 238 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %x, void @empty_3, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_4, void @empty_8, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_6, i32 4294967295, i32 0"   --->   Operation 238 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_64 : Operation 239 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %x, void @empty_7, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_6, i32 4294967295, i32 0"   --->   Operation 239 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_64 : Operation 240 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %y, void @empty_3, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_4, void @empty_9, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_6, i32 4294967295, i32 0"   --->   Operation 240 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_64 : Operation 241 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %y, void @empty_7, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_6, i32 4294967295, i32 0"   --->   Operation 241 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_64 : Operation 242 [1/5] (14.6ns)   --->   "%empty_67 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %gmem_addr_1" [atax_no_taffo.c:64]   --->   Operation 242 'writeresp' 'empty_67' <Predicate = true> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_64 : Operation 243 [1/1] (0.00ns)   --->   "%ret_ln64 = ret" [atax_no_taffo.c:64]   --->   Operation 243 'ret' 'ret_ln64' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 20ns, clock uncertainty: 5.4ns.

 <State 1>: 1ns
The critical path consists of the following:
	s_axi read operation ('y') on port 'y' [5]  (1 ns)

 <State 2>: 14.6ns
The critical path consists of the following:
	bus request operation ('empty') on port 'gmem' [36]  (14.6 ns)

 <State 3>: 14.6ns
The critical path consists of the following:
	bus request operation ('empty') on port 'gmem' [36]  (14.6 ns)

 <State 4>: 14.6ns
The critical path consists of the following:
	bus request operation ('empty') on port 'gmem' [36]  (14.6 ns)

 <State 5>: 14.6ns
The critical path consists of the following:
	bus request operation ('empty') on port 'gmem' [36]  (14.6 ns)

 <State 6>: 14.6ns
The critical path consists of the following:
	bus request operation ('empty') on port 'gmem' [36]  (14.6 ns)

 <State 7>: 14.6ns
The critical path consists of the following:
	bus request operation ('empty') on port 'gmem' [36]  (14.6 ns)

 <State 8>: 14.6ns
The critical path consists of the following:
	bus request operation ('empty') on port 'gmem' [36]  (14.6 ns)

 <State 9>: 14.6ns
The critical path consists of the following:
	bus read operation ('gmem_addr_read') on port 'gmem' [37]  (14.6 ns)

 <State 10>: 14.6ns
The critical path consists of the following:
	bus read operation ('gmem_addr_read_1') on port 'gmem' [39]  (14.6 ns)

 <State 11>: 14.6ns
The critical path consists of the following:
	bus read operation ('gmem_addr_read_2') on port 'gmem' [41]  (14.6 ns)

 <State 12>: 14.6ns
The critical path consists of the following:
	bus read operation ('gmem_addr_read_3') on port 'gmem' [43]  (14.6 ns)

 <State 13>: 14.6ns
The critical path consists of the following:
	bus read operation ('gmem_addr_read_4') on port 'gmem' [45]  (14.6 ns)

 <State 14>: 14.6ns
The critical path consists of the following:
	bus read operation ('gmem_addr_read_5') on port 'gmem' [47]  (14.6 ns)

 <State 15>: 14.6ns
The critical path consists of the following:
	bus read operation ('gmem_addr_read_6') on port 'gmem' [49]  (14.6 ns)

 <State 16>: 14.6ns
The critical path consists of the following:
	bus read operation ('gmem_addr_read_7') on port 'gmem' [51]  (14.6 ns)

 <State 17>: 14.6ns
The critical path consists of the following:
	bus read operation ('gmem_addr_read_8') on port 'gmem' [53]  (14.6 ns)

 <State 18>: 14.6ns
The critical path consists of the following:
	bus read operation ('gmem_addr_read_9') on port 'gmem' [55]  (14.6 ns)

 <State 19>: 14.6ns
The critical path consists of the following:
	bus read operation ('gmem_addr_read_10') on port 'gmem' [57]  (14.6 ns)

 <State 20>: 14.6ns
The critical path consists of the following:
	bus read operation ('gmem_addr_read_11') on port 'gmem' [59]  (14.6 ns)

 <State 21>: 14.6ns
The critical path consists of the following:
	bus read operation ('gmem_addr_read_12') on port 'gmem' [61]  (14.6 ns)

 <State 22>: 14.6ns
The critical path consists of the following:
	bus read operation ('gmem_addr_read_13') on port 'gmem' [63]  (14.6 ns)

 <State 23>: 14.6ns
The critical path consists of the following:
	bus read operation ('gmem_addr_read_14') on port 'gmem' [65]  (14.6 ns)

 <State 24>: 14.6ns
The critical path consists of the following:
	bus read operation ('gmem_addr_read_15') on port 'gmem' [67]  (14.6 ns)

 <State 25>: 14.6ns
The critical path consists of the following:
	bus read operation ('gmem_addr_1_read', atax_no_taffo.c:60) on port 'gmem' (atax_no_taffo.c:60) [73]  (14.6 ns)

 <State 26>: 14.6ns
The critical path consists of the following:
	bus read operation ('gmem_addr_1_read_1', atax_no_taffo.c:60) on port 'gmem' (atax_no_taffo.c:60) [75]  (14.6 ns)

 <State 27>: 14.6ns
The critical path consists of the following:
	bus read operation ('gmem_addr_1_read_2', atax_no_taffo.c:60) on port 'gmem' (atax_no_taffo.c:60) [77]  (14.6 ns)

 <State 28>: 14.6ns
The critical path consists of the following:
	bus read operation ('gmem_addr_1_read_3', atax_no_taffo.c:60) on port 'gmem' (atax_no_taffo.c:60) [79]  (14.6 ns)

 <State 29>: 14.6ns
The critical path consists of the following:
	bus read operation ('gmem_addr_1_read_4', atax_no_taffo.c:60) on port 'gmem' (atax_no_taffo.c:60) [81]  (14.6 ns)

 <State 30>: 14.6ns
The critical path consists of the following:
	bus read operation ('gmem_addr_1_read_5', atax_no_taffo.c:60) on port 'gmem' (atax_no_taffo.c:60) [83]  (14.6 ns)

 <State 31>: 14.6ns
The critical path consists of the following:
	bus read operation ('gmem_addr_1_read_6', atax_no_taffo.c:60) on port 'gmem' (atax_no_taffo.c:60) [85]  (14.6 ns)

 <State 32>: 14.6ns
The critical path consists of the following:
	bus read operation ('gmem_addr_1_read_7', atax_no_taffo.c:60) on port 'gmem' (atax_no_taffo.c:60) [87]  (14.6 ns)

 <State 33>: 14.6ns
The critical path consists of the following:
	bus read operation ('gmem_addr_1_read_8', atax_no_taffo.c:60) on port 'gmem' (atax_no_taffo.c:60) [89]  (14.6 ns)

 <State 34>: 14.6ns
The critical path consists of the following:
	bus read operation ('gmem_addr_1_read_9', atax_no_taffo.c:60) on port 'gmem' (atax_no_taffo.c:60) [91]  (14.6 ns)

 <State 35>: 14.6ns
The critical path consists of the following:
	bus read operation ('gmem_addr_1_read_10', atax_no_taffo.c:60) on port 'gmem' (atax_no_taffo.c:60) [93]  (14.6 ns)

 <State 36>: 14.6ns
The critical path consists of the following:
	bus read operation ('gmem_addr_1_read_11', atax_no_taffo.c:60) on port 'gmem' (atax_no_taffo.c:60) [95]  (14.6 ns)

 <State 37>: 14.6ns
The critical path consists of the following:
	bus read operation ('gmem_addr_1_read_12', atax_no_taffo.c:60) on port 'gmem' (atax_no_taffo.c:60) [97]  (14.6 ns)

 <State 38>: 14.6ns
The critical path consists of the following:
	bus read operation ('gmem_addr_1_read_13', atax_no_taffo.c:60) on port 'gmem' (atax_no_taffo.c:60) [99]  (14.6 ns)

 <State 39>: 14.6ns
The critical path consists of the following:
	bus read operation ('gmem_addr_1_read_14', atax_no_taffo.c:60) on port 'gmem' (atax_no_taffo.c:60) [101]  (14.6 ns)

 <State 40>: 14.6ns
The critical path consists of the following:
	bus read operation ('gmem_addr_1_read_15', atax_no_taffo.c:60) on port 'gmem' (atax_no_taffo.c:60) [103]  (14.6 ns)

 <State 41>: 0.844ns
The critical path consists of the following:
	'call' operation ('call_ln60', atax_no_taffo.c:60) to 'atax_Pipeline_VITIS_LOOP_48_1' [109]  (0.844 ns)

 <State 42>: 0ns
The critical path consists of the following:

 <State 43>: 14.6ns
The critical path consists of the following:
	bus request operation ('empty_66', atax_no_taffo.c:64) on port 'gmem' (atax_no_taffo.c:64) [126]  (14.6 ns)

 <State 44>: 14.6ns
The critical path consists of the following:
	'load' operation ('add195_loc_load') on local variable 'add195_loc' [125]  (0 ns)
	bus write operation ('write_ln64', atax_no_taffo.c:64) on port 'gmem' (atax_no_taffo.c:64) [128]  (14.6 ns)

 <State 45>: 14.6ns
The critical path consists of the following:
	'load' operation ('p_loc28_load') on local variable 'p_loc28' [124]  (0 ns)
	bus write operation ('write_ln64', atax_no_taffo.c:64) on port 'gmem' (atax_no_taffo.c:64) [130]  (14.6 ns)

 <State 46>: 14.6ns
The critical path consists of the following:
	'load' operation ('p_loc27_load') on local variable 'p_loc27' [123]  (0 ns)
	bus write operation ('write_ln64', atax_no_taffo.c:64) on port 'gmem' (atax_no_taffo.c:64) [132]  (14.6 ns)

 <State 47>: 14.6ns
The critical path consists of the following:
	'load' operation ('p_loc26_load') on local variable 'p_loc26' [122]  (0 ns)
	bus write operation ('write_ln64', atax_no_taffo.c:64) on port 'gmem' (atax_no_taffo.c:64) [134]  (14.6 ns)

 <State 48>: 14.6ns
The critical path consists of the following:
	'load' operation ('p_loc25_load') on local variable 'p_loc25' [121]  (0 ns)
	bus write operation ('write_ln64', atax_no_taffo.c:64) on port 'gmem' (atax_no_taffo.c:64) [136]  (14.6 ns)

 <State 49>: 14.6ns
The critical path consists of the following:
	'load' operation ('p_loc24_load') on local variable 'p_loc24' [120]  (0 ns)
	bus write operation ('write_ln64', atax_no_taffo.c:64) on port 'gmem' (atax_no_taffo.c:64) [138]  (14.6 ns)

 <State 50>: 14.6ns
The critical path consists of the following:
	'load' operation ('p_loc23_load') on local variable 'p_loc23' [119]  (0 ns)
	bus write operation ('write_ln64', atax_no_taffo.c:64) on port 'gmem' (atax_no_taffo.c:64) [140]  (14.6 ns)

 <State 51>: 14.6ns
The critical path consists of the following:
	'load' operation ('p_loc22_load') on local variable 'p_loc22' [118]  (0 ns)
	bus write operation ('write_ln64', atax_no_taffo.c:64) on port 'gmem' (atax_no_taffo.c:64) [142]  (14.6 ns)

 <State 52>: 14.6ns
The critical path consists of the following:
	'load' operation ('p_loc21_load') on local variable 'p_loc21' [117]  (0 ns)
	bus write operation ('write_ln64', atax_no_taffo.c:64) on port 'gmem' (atax_no_taffo.c:64) [144]  (14.6 ns)

 <State 53>: 14.6ns
The critical path consists of the following:
	'load' operation ('p_loc20_load') on local variable 'p_loc20' [116]  (0 ns)
	bus write operation ('write_ln64', atax_no_taffo.c:64) on port 'gmem' (atax_no_taffo.c:64) [146]  (14.6 ns)

 <State 54>: 14.6ns
The critical path consists of the following:
	'load' operation ('p_loc19_load') on local variable 'p_loc19' [115]  (0 ns)
	bus write operation ('write_ln64', atax_no_taffo.c:64) on port 'gmem' (atax_no_taffo.c:64) [148]  (14.6 ns)

 <State 55>: 14.6ns
The critical path consists of the following:
	'load' operation ('p_loc18_load') on local variable 'p_loc18' [114]  (0 ns)
	bus write operation ('write_ln64', atax_no_taffo.c:64) on port 'gmem' (atax_no_taffo.c:64) [150]  (14.6 ns)

 <State 56>: 14.6ns
The critical path consists of the following:
	'load' operation ('p_loc17_load') on local variable 'p_loc17' [113]  (0 ns)
	bus write operation ('write_ln64', atax_no_taffo.c:64) on port 'gmem' (atax_no_taffo.c:64) [152]  (14.6 ns)

 <State 57>: 14.6ns
The critical path consists of the following:
	'load' operation ('p_loc16_load') on local variable 'p_loc16' [112]  (0 ns)
	bus write operation ('write_ln64', atax_no_taffo.c:64) on port 'gmem' (atax_no_taffo.c:64) [154]  (14.6 ns)

 <State 58>: 14.6ns
The critical path consists of the following:
	'load' operation ('p_loc15_load') on local variable 'p_loc15' [111]  (0 ns)
	bus write operation ('write_ln64', atax_no_taffo.c:64) on port 'gmem' (atax_no_taffo.c:64) [156]  (14.6 ns)

 <State 59>: 14.6ns
The critical path consists of the following:
	'load' operation ('p_loc_load') on local variable 'p_loc' [110]  (0 ns)
	bus write operation ('write_ln64', atax_no_taffo.c:64) on port 'gmem' (atax_no_taffo.c:64) [158]  (14.6 ns)

 <State 60>: 14.6ns
The critical path consists of the following:
	bus response operation ('empty_67', atax_no_taffo.c:64) on port 'gmem' (atax_no_taffo.c:64) [159]  (14.6 ns)

 <State 61>: 14.6ns
The critical path consists of the following:
	bus response operation ('empty_67', atax_no_taffo.c:64) on port 'gmem' (atax_no_taffo.c:64) [159]  (14.6 ns)

 <State 62>: 14.6ns
The critical path consists of the following:
	bus response operation ('empty_67', atax_no_taffo.c:64) on port 'gmem' (atax_no_taffo.c:64) [159]  (14.6 ns)

 <State 63>: 14.6ns
The critical path consists of the following:
	bus response operation ('empty_67', atax_no_taffo.c:64) on port 'gmem' (atax_no_taffo.c:64) [159]  (14.6 ns)

 <State 64>: 14.6ns
The critical path consists of the following:
	bus response operation ('empty_67', atax_no_taffo.c:64) on port 'gmem' (atax_no_taffo.c:64) [159]  (14.6 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33
	State 34
	State 35
	State 36
	State 37
	State 38
	State 39
	State 40
	State 41
	State 42
	State 43
	State 44
	State 45
	State 46
	State 47
	State 48
	State 49
	State 50
	State 51
	State 52
	State 53
	State 54
	State 55
	State 56
	State 57
	State 58
	State 59
	State 60
	State 61
	State 62
	State 63
	State 64


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
