--------------------------------------------------------------------------------
Release 13.3 Trace  (nt)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.

C:\Programme\Xilinx\ISE_DS\ISE\bin\nt\unwrapped\trce.exe -intstyle ise -v 3 -s
2 -n 3 -fastpaths -xml Sieben_Segmenanazeige.twx Sieben_Segmenanazeige.ncd -o
Sieben_Segmenanazeige.twr Sieben_Segmenanazeige.pcf -ucf
Sieben_Segmenanazeige.ucf

Design file:              Sieben_Segmenanazeige.ncd
Physical constraint file: Sieben_Segmenanazeige.pcf
Device,package,speed:     xc5vlx50t,ff1136,-2 (PRODUCTION 1.73 2011-10-03, STEPPING level 0)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock clk
------------+------------+------------+------------------+--------+
            |Max Setup to|Max Hold to |                  | Clock  |
Source      | clk (edge) | clk (edge) |Internal Clock(s) | Phase  |
------------+------------+------------+------------------+--------+
in<0>       |    4.347(R)|   -1.526(R)|clk_BUFGP         |   0.000|
in<1>       |    4.104(R)|   -1.275(R)|clk_BUFGP         |   0.000|
in<2>       |    4.189(R)|   -1.583(R)|clk_BUFGP         |   0.000|
in<3>       |    4.294(R)|   -1.418(R)|clk_BUFGP         |   0.000|
sw          |    4.083(R)|   -1.488(R)|clk_BUFGP         |   0.000|
------------+------------+------------+------------------+--------+

Clock clk to Pad
------------+------------+------------------+--------+
            | clk (edge) |                  | Clock  |
Destination |   to PAD   |Internal Clock(s) | Phase  |
------------+------------+------------------+--------+
out0<0>     |    6.760(R)|clk_BUFGP         |   0.000|
out0<1>     |    6.769(R)|clk_BUFGP         |   0.000|
out0<2>     |    6.715(R)|clk_BUFGP         |   0.000|
out0<3>     |    6.696(R)|clk_BUFGP         |   0.000|
out0<4>     |    6.732(R)|clk_BUFGP         |   0.000|
out0<5>     |    6.695(R)|clk_BUFGP         |   0.000|
out0<6>     |    6.700(R)|clk_BUFGP         |   0.000|
out1<4>     |    6.716(R)|clk_BUFGP         |   0.000|
out1<5>     |    6.712(R)|clk_BUFGP         |   0.000|
------------+------------+------------------+--------+


Analysis completed Fri May 26 09:42:30 2017 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 222 MB



