VERILOG_SOURCES += $(PWD)/tb.v $(PWD)/main.v
TOPLEVEL = tb # Name of the top-level module in Verilog.
MODULE = test # Python file with tests.
include $(shell cocotb-config --makefiles)/Makefile.sim
