 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
        -sort_by group
Design : Skinny_1_0
Version: E-2010.12-SP2
Date   : Fri Jun 21 12:01:39 2019
****************************************

Operating Conditions: tt_1p2v_25c   Library: scx3_cmos8rf_lpvt_tt_1p2v_25c
Wire Load Model Mode: top

  Startpoint: RF/C15/SFF_6/SFFInst
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: RF/C12/SFF_0/SFFInst
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  RF/C15/SFF_6/SFFInst/CK (SDFFQX1TS)                     0.00       0.00 r
  RF/C15/SFF_6/SFFInst/Q (SDFFQX1TS)                      0.73       0.73 f
  RF/C15/SFF_6/Q (dflipfloplw_226)                        0.00       0.73 f
  RF/C15/Q[6] (ScanFF_SIZE8_0)                            0.00       0.73 f
  RF/S3/X[6] (SBox_1_0)                                   0.00       0.73 f
  RF/S3/U6/Y (OAI31XLTS)                                  0.76       1.49 r
  RF/S3/U5/Y (OAI21X1TS)                                  0.45       1.94 f
  RF/S3/U11/Y (OAI31X1TS)                                 0.21       2.14 r
  RF/S3/U15/Y (OAI21XLTS)                                 0.25       2.39 f
  RF/S3/U2/Y (OAI31XLTS)                                  0.21       2.60 r
  RF/S3/U14/Y (OAI21XLTS)                                 0.33       2.92 f
  RF/S3/U1/Y (OAI31XLTS)                                  0.15       3.07 r
  RF/S3/Y[0] (SBox_1_0)                                   0.00       3.07 r
  RF/KA/DATA_IN[24] (AddConstKey_1_0)                     0.00       3.07 r
  RF/KA/U17/Y (XOR2X1TS)                                  0.33       3.40 f
  RF/KA/U18/Y (XOR2X1TS)                                  0.28       3.68 r
  RF/KA/DATA_OUT[24] (AddConstKey_1_0)                    0.00       3.68 r
  RF/MC/X[24] (MixColumns_1)                              0.00       3.68 r
  RF/MC/U6/Y (XOR2X1TS)                                   0.32       4.00 r
  RF/MC/U15/Y (XOR2X1TS)                                  0.29       4.30 f
  RF/MC/Y[24] (MixColumns_1)                              0.00       4.30 f
  RF/U33/Y (AO22X1TS)                                     0.50       4.80 f
  RF/C12/D[0] (ScanFF_SIZE8_10)                           0.00       4.80 f
  RF/C12/SFF_0/D0 (dflipfloplw_208)                       0.00       4.80 f
  RF/C12/SFF_0/SFFInst/D (SDFFQX1TS)                      0.00       4.80 f
  data arrival time                                                  4.80

  clock CLK (rise edge)                               10000.00   10000.00
  clock network delay (ideal)                             0.00   10000.00
  RF/C12/SFF_0/SFFInst/CK (SDFFQX1TS)                     0.00   10000.00 r
  library setup time                                     -0.74    9999.26
  data required time                                              9999.26
  --------------------------------------------------------------------------
  data required time                                              9999.26
  data arrival time                                                 -4.80
  --------------------------------------------------------------------------
  slack (MET)                                                     9994.47


1
