# Reading pref.tcl
# do arithmetic_control_run_msim_rtl_vhdl.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap work rtl_work 
# Copying C:/intelFPGA_lite/20.1/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vcom -93 -work work {C:/Users/Aluno/Downloads/Laboratorio-de-Sistemas-Digitais-main/TP/Structural/FSM/FSM.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 01:20:16 on Dec 11,2025
# vcom -reportprogress 300 -93 -work work C:/Users/Aluno/Downloads/Laboratorio-de-Sistemas-Digitais-main/TP/Structural/FSM/FSM.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity FSM
# -- Compiling architecture behavioral of FSM
# End time: 01:20:16 on Dec 11,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {C:/Users/Aluno/Downloads/Laboratorio-de-Sistemas-Digitais-main/TP/Structural/Components/D__EN_flip_flop/D_EN_flip_flop.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 01:20:16 on Dec 11,2025
# vcom -reportprogress 300 -93 -work work C:/Users/Aluno/Downloads/Laboratorio-de-Sistemas-Digitais-main/TP/Structural/Components/D__EN_flip_flop/D_EN_flip_flop.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity D_EN_flip_flop
# -- Compiling architecture behavioral of D_EN_flip_flop
# End time: 01:20:16 on Dec 11,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {C:/Users/Aluno/Downloads/Laboratorio-de-Sistemas-Digitais-main/TP/Structural/Components/Mux_2x1/Mux_2x1.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 01:20:16 on Dec 11,2025
# vcom -reportprogress 300 -93 -work work C:/Users/Aluno/Downloads/Laboratorio-de-Sistemas-Digitais-main/TP/Structural/Components/Mux_2x1/Mux_2x1.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity Mux_2x1
# -- Compiling architecture data_flow of Mux_2x1
# End time: 01:20:16 on Dec 11,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {C:/Users/Aluno/Downloads/Laboratorio-de-Sistemas-Digitais-main/TP/Structural/Components/D_flip_flop/D_flip_flop.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 01:20:16 on Dec 11,2025
# vcom -reportprogress 300 -93 -work work C:/Users/Aluno/Downloads/Laboratorio-de-Sistemas-Digitais-main/TP/Structural/Components/D_flip_flop/D_flip_flop.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity D_flip_flop
# -- Compiling architecture behavourial of D_flip_flop
# End time: 01:20:16 on Dec 11,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {C:/Users/Aluno/Downloads/Laboratorio-de-Sistemas-Digitais-main/TP/Structural/Components/ALU/ALU.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 01:20:16 on Dec 11,2025
# vcom -reportprogress 300 -93 -work work C:/Users/Aluno/Downloads/Laboratorio-de-Sistemas-Digitais-main/TP/Structural/Components/ALU/ALU.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity ALU
# -- Compiling architecture data_flow of ALU
# End time: 01:20:16 on Dec 11,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {C:/Users/Aluno/Downloads/Laboratorio-de-Sistemas-Digitais-main/TP/Structural/arithmetic_control/arithmetic_control.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 01:20:16 on Dec 11,2025
# vcom -reportprogress 300 -93 -work work C:/Users/Aluno/Downloads/Laboratorio-de-Sistemas-Digitais-main/TP/Structural/arithmetic_control/arithmetic_control.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity arithmetic_control
# -- Compiling architecture structural of arithmetic_control
# -- Loading entity D_flip_flop
# -- Loading entity FSM
# -- Loading entity Mux_2x1
# -- Loading entity D_EN_flip_flop
# -- Loading package NUMERIC_STD
# -- Loading entity ALU
# End time: 01:20:16 on Dec 11,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vcom -93 -work work {C:/Users/Aluno/Downloads/Laboratorio-de-Sistemas-Digitais-main/TP/Structural/arithmetic_control/tb_arithmetic_control.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 01:20:16 on Dec 11,2025
# vcom -reportprogress 300 -93 -work work C:/Users/Aluno/Downloads/Laboratorio-de-Sistemas-Digitais-main/TP/Structural/arithmetic_control/tb_arithmetic_control.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity tb_arithmetic_control
# -- Compiling architecture behavior of tb_arithmetic_control
# End time: 01:20:17 on Dec 11,2025, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera -L lpm -L sgate -L altera_mf -L altera_lnsim -L fiftyfivenm -L rtl_work -L work -voptargs="+acc"  tb_arithmetic_control.vhd
# vsim -t 1ps -L altera -L lpm -L sgate -L altera_mf -L altera_lnsim -L fiftyfivenm -L rtl_work -L work -voptargs=""+acc"" tb_arithmetic_control.vhd 
# Start time: 01:20:17 on Dec 11,2025
# ** Error (suppressible): (vsim-19) Failed to access library 'tb_arithmetic_control' at "tb_arithmetic_control".
# No such file or directory. (errno = ENOENT)
# Error loading design
# Error: Error loading design
#        Pausing macro execution
# MACRO ./arithmetic_control_run_msim_rtl_vhdl.do PAUSED at line 17
vsim -t 1ps -L altera -L lpm -L sgate -L altera_mf -L altera_lnsim -L fiftyfivenm -L rtl_work -L work -voptargs=\"+acc\" work.tb_arithmetic_control
# vsim -t 1ps -L altera -L lpm -L sgate -L altera_mf -L altera_lnsim -L fiftyfivenm -L rtl_work -L work -voptargs=""+acc"" work.tb_arithmetic_control 
# Start time: 01:20:17 on Dec 11,2025
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.tb_arithmetic_control(behavior)
# Loading work.arithmetic_control(structural)
# Loading work.d_flip_flop(behavourial)
# Loading work.fsm(behavioral)
# Loading work.mux_2x1(data_flow)
# Loading work.d_en_flip_flop(behavioral)
# Loading work.alu(data_flow)
add wave  \
sim:/tb_arithmetic_control/tb_RST \
sim:/tb_arithmetic_control/tb_READW \
sim:/tb_arithmetic_control/tb_OUTP \
sim:/tb_arithmetic_control/tb_OPERAND2 \
sim:/tb_arithmetic_control/tb_OPERAND1 \
sim:/tb_arithmetic_control/tb_OPCODE \
sim:/tb_arithmetic_control/tb_DATA \
sim:/tb_arithmetic_control/tb_CLK \
sim:/tb_arithmetic_control/tb_ADDR \
sim:/tb_arithmetic_control/mem_data_to_drive \
sim:/tb_arithmetic_control/CLK_PERIOD
run
# ** Note: TEST 1: LOAD value from Memory
#    Time: 30 ns  Iteration: 0  Instance: /tb_arithmetic_control
# ** Note: TEST 2: ADD (10 + 5)
#    Time: 70 ns  Iteration: 0  Instance: /tb_arithmetic_control
# ** Error: Error: Expected x0F (15), got 10
#    Time: 110 ns  Iteration: 0  Instance: /tb_arithmetic_control
# ** Note: TEST 3: SUB (15 - 5)
#    Time: 110 ns  Iteration: 0  Instance: /tb_arithmetic_control
# ** Error: Error: Expected x0A (10), got 0
#    Time: 150 ns  Iteration: 0  Instance: /tb_arithmetic_control
# ** Note: TEST 4: AND (10 & 7)
#    Time: 150 ns  Iteration: 0  Instance: /tb_arithmetic_control
# ** Error: Error: Expected x02 (2), got 7
#    Time: 190 ns  Iteration: 0  Instance: /tb_arithmetic_control
# ** Note: TEST 5: SLL (2 << 1)
#    Time: 190 ns  Iteration: 0  Instance: /tb_arithmetic_control
run
# ** Error: Error: Expected x04 (4), got 0
#    Time: 230 ns  Iteration: 0  Instance: /tb_arithmetic_control
# ** Note: Simulation Completed Successfully
#    Time: 230 ns  Iteration: 0  Instance: /tb_arithmetic_control
# End time: 01:21:29 on Dec 11,2025, Elapsed time: 0:01:12
# Errors: 5, Warnings: 0
