arch	circuit	script_params	vtr_flow_elapsed_time	vtr_max_mem_stage	vtr_max_mem	error	odin_synth_time	max_odin_mem	parmys_synth_time	max_parmys_mem	abc_depth	abc_synth_time	abc_cec_time	abc_sec_time	max_abc_mem	ace_time	max_ace_mem	num_clb	num_io	num_memories	num_mult	vpr_status	vpr_revision	vpr_build_info	vpr_compiler	vpr_compiled	hostname	rundir	max_vpr_mem	num_primary_inputs	num_primary_outputs	num_pre_packed_nets	num_pre_packed_blocks	num_netlist_clocks	num_post_packed_nets	num_post_packed_blocks	device_width	device_height	device_grid_tiles	device_limiting_resources	device_name	pack_mem	pack_time	initial_placed_wirelength_est	placed_wirelength_est	total_swap	accepted_swap	rejected_swap	aborted_swap	place_mem	place_time	place_quench_time	initial_placed_CPD_est	placed_CPD_est	placed_setup_TNS_est	placed_setup_WNS_est	placed_geomean_nonvirtual_intradomain_critical_path_delay_est	place_delay_matrix_lookup_time	place_quench_timing_analysis_time	place_quench_sta_time	place_total_timing_analysis_time	place_total_sta_time	ap_mem	ap_time	ap_full_legalizer_mem	ap_full_legalizer_time	min_chan_width	routed_wirelength	min_chan_width_route_success_iteration	logic_block_area_total	logic_block_area_used	min_chan_width_routing_area_total	min_chan_width_routing_area_per_tile	min_chan_width_route_time	min_chan_width_total_timing_analysis_time	min_chan_width_total_sta_time	crit_path_num_rr_graph_nodes	crit_path_num_rr_graph_edges	crit_path_collapsed_nodes	crit_path_routed_wirelength	crit_path_route_success_iteration	crit_path_total_nets_routed	crit_path_total_connections_routed	crit_path_total_heap_pushes	crit_path_total_heap_pops	critical_path_delay	geomean_nonvirtual_intradomain_critical_path_delay	setup_TNS	setup_WNS	hold_TNS	hold_WNS	crit_path_routing_area_total	crit_path_routing_area_per_tile	router_lookahead_computation_time	crit_path_route_time	crit_path_create_rr_graph_time	crit_path_create_intra_cluster_rr_graph_time	crit_path_tile_lookahead_computation_time	crit_path_router_lookahead_computation_time	crit_path_total_timing_analysis_time	crit_path_total_sta_time	num_le	num_luts	num_add_blocks	max_add_chain_length	num_sub_blocks	max_sub_chain_length	
k6_frac_N10_4add_2chains_tie_off_depop50_mem20K_22nm.xml	mult_4x4.v	common	2.21	vpr	64.45 MiB		1.16	63360	-1	-1	1	0.02	-1	-1	30140	-1	-1	3	9	0	-1	success	v8.0.0-12648-g259ceba57-dirty	release IPO VTR_ASSERT_LEVEL=2	Clang 18.1.3 on Linux-6.8.0-58-generic x86_64	2025-05-06T12:34:13	betzgrp-wintermute	/home/zhan6738/VTR/vtr-verilog-to-routing/vtr_flow/tasks	65996	9	8	71	66	1	36	20	5	5	25	clb	auto	25.1 MiB	0.31	137	104	641	234	396	11	64.4 MiB	0.01	0.00	2.52843	2.52843	-27.3563	-2.52843	2.52843	0.01	8.3886e-05	7.5678e-05	0.00287988	0.00265606	-1	-1	-1	-1	36	198	14	151211	75605.7	46719.2	1868.77	0.06	0.0208895	0.0176785	2052	7582	-1	134	10	105	135	3075	1640	2.65565	2.65565	-30.2407	-2.65565	0	0	57775.2	2311.01	0.00	0.01	0.00	-1	-1	0.00	0.00421623	0.00386847	14	17	16	6	0	0	
k6_frac_N10_4add_2chains_tie_off_depop50_mem20K_22nm.xml	mult_9x9.v	common	4.88	vpr	65.83 MiB		1.29	66048	-1	-1	1	0.03	-1	-1	30508	-1	-1	8	19	0	-1	success	v8.0.0-12648-g259ceba57-dirty	release IPO VTR_ASSERT_LEVEL=2	Clang 18.1.3 on Linux-6.8.0-58-generic x86_64	2025-05-06T12:34:13	betzgrp-wintermute	/home/zhan6738/VTR/vtr-verilog-to-routing/vtr_flow/tasks	67412	19	18	299	240	1	146	45	6	6	36	clb	auto	26.5 MiB	2.57	653	478	2685	571	2068	46	65.8 MiB	0.02	0.00	4.89372	4.92757	-99.729	-4.92757	4.92757	0.02	0.000299081	0.00027449	0.0126207	0.0117249	-1	-1	-1	-1	54	1009	23	403230	201615	113905.	3164.04	0.18	0.0769279	0.0673934	4050	20995	-1	757	20	679	1069	35690	14737	4.92407	4.92407	-104.302	-4.92407	0	0	146644.	4073.44	0.00	0.03	0.01	-1	-1	0.00	0.0173043	0.0158511	62	82	85	13	0	0	
