{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Sat May 18 22:23:02 2019 " "Info: Processing started: Sat May 18 22:23:02 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off cpu -c cpu --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off cpu -c cpu --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "" "Warning: Timing Analysis is analyzing one or more combinational loops as latches" { { "Warning" "WTDB_COMB_LATCH_NODE" "control:ctrl\|pcsrc\[2\] " "Warning: Node \"control:ctrl\|pcsrc\[2\]\" is a latch" {  } { { "control.v" "" { Text "C:/Users/vinij/Desktop/versaofinaltestes/control.v" 120 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "control:ctrl\|pcsrc\[0\] " "Warning: Node \"control:ctrl\|pcsrc\[0\]\" is a latch" {  } { { "control.v" "" { Text "C:/Users/vinij/Desktop/versaofinaltestes/control.v" 120 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "control:ctrl\|pcsrc\[1\] " "Warning: Node \"control:ctrl\|pcsrc\[1\]\" is a latch" {  } { { "control.v" "" { Text "C:/Users/vinij/Desktop/versaofinaltestes/control.v" 120 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "control:ctrl\|alulogic\[0\] " "Warning: Node \"control:ctrl\|alulogic\[0\]\" is a latch" {  } { { "control.v" "" { Text "C:/Users/vinij/Desktop/versaofinaltestes/control.v" 120 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "control:ctrl\|pcwritecond " "Warning: Node \"control:ctrl\|pcwritecond\" is a latch" {  } { { "control.v" "" { Text "C:/Users/vinij/Desktop/versaofinaltestes/control.v" 25 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "control:ctrl\|alulogic\[1\] " "Warning: Node \"control:ctrl\|alulogic\[1\]\" is a latch" {  } { { "control.v" "" { Text "C:/Users/vinij/Desktop/versaofinaltestes/control.v" 120 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "control:ctrl\|pcwrite " "Warning: Node \"control:ctrl\|pcwrite\" is a latch" {  } { { "control.v" "" { Text "C:/Users/vinij/Desktop/versaofinaltestes/control.v" 24 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "control:ctrl\|aluoutwrite " "Warning: Node \"control:ctrl\|aluoutwrite\" is a latch" {  } { { "control.v" "" { Text "C:/Users/vinij/Desktop/versaofinaltestes/control.v" 22 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "dlr:DLR\|out\[2\] " "Warning: Node \"dlr:DLR\|out\[2\]\" is a latch" {  } { { "dlr.v" "" { Text "C:/Users/vinij/Desktop/versaofinaltestes/dlr.v" 7 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "control:ctrl\|alusrcb\[2\] " "Warning: Node \"control:ctrl\|alusrcb\[2\]\" is a latch" {  } { { "control.v" "" { Text "C:/Users/vinij/Desktop/versaofinaltestes/control.v" 120 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "control:ctrl\|aluop\[2\] " "Warning: Node \"control:ctrl\|aluop\[2\]\" is a latch" {  } { { "control.v" "" { Text "C:/Users/vinij/Desktop/versaofinaltestes/control.v" 120 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "control:ctrl\|aluop\[0\] " "Warning: Node \"control:ctrl\|aluop\[0\]\" is a latch" {  } { { "control.v" "" { Text "C:/Users/vinij/Desktop/versaofinaltestes/control.v" 120 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "control:ctrl\|aluop\[1\] " "Warning: Node \"control:ctrl\|aluop\[1\]\" is a latch" {  } { { "control.v" "" { Text "C:/Users/vinij/Desktop/versaofinaltestes/control.v" 120 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "control:ctrl\|irwrite " "Warning: Node \"control:ctrl\|irwrite\" is a latch" {  } { { "control.v" "" { Text "C:/Users/vinij/Desktop/versaofinaltestes/control.v" 13 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "control:ctrl\|epcwrite " "Warning: Node \"control:ctrl\|epcwrite\" is a latch" {  } { { "control.v" "" { Text "C:/Users/vinij/Desktop/versaofinaltestes/control.v" 41 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "control:ctrl\|alusrca\[0\] " "Warning: Node \"control:ctrl\|alusrca\[0\]\" is a latch" {  } { { "control.v" "" { Text "C:/Users/vinij/Desktop/versaofinaltestes/control.v" 120 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "control:ctrl\|alusrca\[1\] " "Warning: Node \"control:ctrl\|alusrca\[1\]\" is a latch" {  } { { "control.v" "" { Text "C:/Users/vinij/Desktop/versaofinaltestes/control.v" 120 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "control:ctrl\|nextState\[5\] " "Warning: Node \"control:ctrl\|nextState\[5\]\" is a latch" {  } { { "control.v" "" { Text "C:/Users/vinij/Desktop/versaofinaltestes/control.v" 120 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "control:ctrl\|nextState\[4\] " "Warning: Node \"control:ctrl\|nextState\[4\]\" is a latch" {  } { { "control.v" "" { Text "C:/Users/vinij/Desktop/versaofinaltestes/control.v" 120 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "control:ctrl\|nextState\[0\] " "Warning: Node \"control:ctrl\|nextState\[0\]\" is a latch" {  } { { "control.v" "" { Text "C:/Users/vinij/Desktop/versaofinaltestes/control.v" 120 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "control:ctrl\|nextState\[2\] " "Warning: Node \"control:ctrl\|nextState\[2\]\" is a latch" {  } { { "control.v" "" { Text "C:/Users/vinij/Desktop/versaofinaltestes/control.v" 120 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "control:ctrl\|nextState\[1\] " "Warning: Node \"control:ctrl\|nextState\[1\]\" is a latch" {  } { { "control.v" "" { Text "C:/Users/vinij/Desktop/versaofinaltestes/control.v" 120 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "control:ctrl\|nextState\[3\] " "Warning: Node \"control:ctrl\|nextState\[3\]\" is a latch" {  } { { "control.v" "" { Text "C:/Users/vinij/Desktop/versaofinaltestes/control.v" 120 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "control:ctrl\|alusrcb\[0\] " "Warning: Node \"control:ctrl\|alusrcb\[0\]\" is a latch" {  } { { "control.v" "" { Text "C:/Users/vinij/Desktop/versaofinaltestes/control.v" 120 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "control:ctrl\|alusrcb\[1\] " "Warning: Node \"control:ctrl\|alusrcb\[1\]\" is a latch" {  } { { "control.v" "" { Text "C:/Users/vinij/Desktop/versaofinaltestes/control.v" 120 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "control:ctrl\|memrw " "Warning: Node \"control:ctrl\|memrw\" is a latch" {  } { { "control.v" "" { Text "C:/Users/vinij/Desktop/versaofinaltestes/control.v" 12 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "control:ctrl\|mdrwrite " "Warning: Node \"control:ctrl\|mdrwrite\" is a latch" {  } { { "control.v" "" { Text "C:/Users/vinij/Desktop/versaofinaltestes/control.v" 28 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "dsr:DSR\|out\[0\] " "Warning: Node \"dsr:DSR\|out\[0\]\" is a latch" {  } { { "dsr.v" "" { Text "C:/Users/vinij/Desktop/versaofinaltestes/dsr.v" 8 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "control:ctrl\|inccontrol " "Warning: Node \"control:ctrl\|inccontrol\" is a latch" {  } { { "control.v" "" { Text "C:/Users/vinij/Desktop/versaofinaltestes/control.v" 27 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "control:ctrl\|iord\[0\] " "Warning: Node \"control:ctrl\|iord\[0\]\" is a latch" {  } { { "control.v" "" { Text "C:/Users/vinij/Desktop/versaofinaltestes/control.v" 120 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "control:ctrl\|iord\[2\] " "Warning: Node \"control:ctrl\|iord\[2\]\" is a latch" {  } { { "control.v" "" { Text "C:/Users/vinij/Desktop/versaofinaltestes/control.v" 120 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "control:ctrl\|iord\[1\] " "Warning: Node \"control:ctrl\|iord\[1\]\" is a latch" {  } { { "control.v" "" { Text "C:/Users/vinij/Desktop/versaofinaltestes/control.v" 120 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "dsr:DSR\|out\[1\] " "Warning: Node \"dsr:DSR\|out\[1\]\" is a latch" {  } { { "dsr.v" "" { Text "C:/Users/vinij/Desktop/versaofinaltestes/dsr.v" 8 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "dsr:DSR\|out\[2\] " "Warning: Node \"dsr:DSR\|out\[2\]\" is a latch" {  } { { "dsr.v" "" { Text "C:/Users/vinij/Desktop/versaofinaltestes/dsr.v" 8 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "dsr:DSR\|out\[3\] " "Warning: Node \"dsr:DSR\|out\[3\]\" is a latch" {  } { { "dsr.v" "" { Text "C:/Users/vinij/Desktop/versaofinaltestes/dsr.v" 8 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "dsr:DSR\|out\[4\] " "Warning: Node \"dsr:DSR\|out\[4\]\" is a latch" {  } { { "dsr.v" "" { Text "C:/Users/vinij/Desktop/versaofinaltestes/dsr.v" 8 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "dsr:DSR\|out\[5\] " "Warning: Node \"dsr:DSR\|out\[5\]\" is a latch" {  } { { "dsr.v" "" { Text "C:/Users/vinij/Desktop/versaofinaltestes/dsr.v" 8 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "dsr:DSR\|out\[6\] " "Warning: Node \"dsr:DSR\|out\[6\]\" is a latch" {  } { { "dsr.v" "" { Text "C:/Users/vinij/Desktop/versaofinaltestes/dsr.v" 8 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "dsr:DSR\|out\[7\] " "Warning: Node \"dsr:DSR\|out\[7\]\" is a latch" {  } { { "dsr.v" "" { Text "C:/Users/vinij/Desktop/versaofinaltestes/dsr.v" 8 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "control:ctrl\|dlrcontrol\[0\] " "Warning: Node \"control:ctrl\|dlrcontrol\[0\]\" is a latch" {  } { { "control.v" "" { Text "C:/Users/vinij/Desktop/versaofinaltestes/control.v" 120 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "control:ctrl\|dlrcontrol\[1\] " "Warning: Node \"control:ctrl\|dlrcontrol\[1\]\" is a latch" {  } { { "control.v" "" { Text "C:/Users/vinij/Desktop/versaofinaltestes/control.v" 120 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "dsr:DSR\|out\[16\] " "Warning: Node \"dsr:DSR\|out\[16\]\" is a latch" {  } { { "dsr.v" "" { Text "C:/Users/vinij/Desktop/versaofinaltestes/dsr.v" 8 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "dsr:DSR\|out\[17\] " "Warning: Node \"dsr:DSR\|out\[17\]\" is a latch" {  } { { "dsr.v" "" { Text "C:/Users/vinij/Desktop/versaofinaltestes/dsr.v" 8 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "dsr:DSR\|out\[18\] " "Warning: Node \"dsr:DSR\|out\[18\]\" is a latch" {  } { { "dsr.v" "" { Text "C:/Users/vinij/Desktop/versaofinaltestes/dsr.v" 8 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "dsr:DSR\|out\[19\] " "Warning: Node \"dsr:DSR\|out\[19\]\" is a latch" {  } { { "dsr.v" "" { Text "C:/Users/vinij/Desktop/versaofinaltestes/dsr.v" 8 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "dsr:DSR\|out\[20\] " "Warning: Node \"dsr:DSR\|out\[20\]\" is a latch" {  } { { "dsr.v" "" { Text "C:/Users/vinij/Desktop/versaofinaltestes/dsr.v" 8 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "dsr:DSR\|out\[21\] " "Warning: Node \"dsr:DSR\|out\[21\]\" is a latch" {  } { { "dsr.v" "" { Text "C:/Users/vinij/Desktop/versaofinaltestes/dsr.v" 8 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "dsr:DSR\|out\[22\] " "Warning: Node \"dsr:DSR\|out\[22\]\" is a latch" {  } { { "dsr.v" "" { Text "C:/Users/vinij/Desktop/versaofinaltestes/dsr.v" 8 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "dsr:DSR\|out\[23\] " "Warning: Node \"dsr:DSR\|out\[23\]\" is a latch" {  } { { "dsr.v" "" { Text "C:/Users/vinij/Desktop/versaofinaltestes/dsr.v" 8 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "dlr:DLR\|out\[31\] " "Warning: Node \"dlr:DLR\|out\[31\]\" is a latch" {  } { { "dlr.v" "" { Text "C:/Users/vinij/Desktop/versaofinaltestes/dlr.v" 7 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "dsr:DSR\|out\[24\] " "Warning: Node \"dsr:DSR\|out\[24\]\" is a latch" {  } { { "dsr.v" "" { Text "C:/Users/vinij/Desktop/versaofinaltestes/dsr.v" 8 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "dsr:DSR\|out\[25\] " "Warning: Node \"dsr:DSR\|out\[25\]\" is a latch" {  } { { "dsr.v" "" { Text "C:/Users/vinij/Desktop/versaofinaltestes/dsr.v" 8 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "dsr:DSR\|out\[26\] " "Warning: Node \"dsr:DSR\|out\[26\]\" is a latch" {  } { { "dsr.v" "" { Text "C:/Users/vinij/Desktop/versaofinaltestes/dsr.v" 8 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "dsr:DSR\|out\[27\] " "Warning: Node \"dsr:DSR\|out\[27\]\" is a latch" {  } { { "dsr.v" "" { Text "C:/Users/vinij/Desktop/versaofinaltestes/dsr.v" 8 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "dsr:DSR\|out\[28\] " "Warning: Node \"dsr:DSR\|out\[28\]\" is a latch" {  } { { "dsr.v" "" { Text "C:/Users/vinij/Desktop/versaofinaltestes/dsr.v" 8 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "dsr:DSR\|out\[29\] " "Warning: Node \"dsr:DSR\|out\[29\]\" is a latch" {  } { { "dsr.v" "" { Text "C:/Users/vinij/Desktop/versaofinaltestes/dsr.v" 8 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "dsr:DSR\|out\[30\] " "Warning: Node \"dsr:DSR\|out\[30\]\" is a latch" {  } { { "dsr.v" "" { Text "C:/Users/vinij/Desktop/versaofinaltestes/dsr.v" 8 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "dsr:DSR\|out\[31\] " "Warning: Node \"dsr:DSR\|out\[31\]\" is a latch" {  } { { "dsr.v" "" { Text "C:/Users/vinij/Desktop/versaofinaltestes/dsr.v" 8 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "dlr:DLR\|out\[30\] " "Warning: Node \"dlr:DLR\|out\[30\]\" is a latch" {  } { { "dlr.v" "" { Text "C:/Users/vinij/Desktop/versaofinaltestes/dlr.v" 7 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "control:ctrl\|regwrite " "Warning: Node \"control:ctrl\|regwrite\" is a latch" {  } { { "control.v" "" { Text "C:/Users/vinij/Desktop/versaofinaltestes/control.v" 16 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "dlr:DLR\|out\[29\] " "Warning: Node \"dlr:DLR\|out\[29\]\" is a latch" {  } { { "dlr.v" "" { Text "C:/Users/vinij/Desktop/versaofinaltestes/dlr.v" 7 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "dlr:DLR\|out\[28\] " "Warning: Node \"dlr:DLR\|out\[28\]\" is a latch" {  } { { "dlr.v" "" { Text "C:/Users/vinij/Desktop/versaofinaltestes/dlr.v" 7 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "dsr:DSR\|out\[8\] " "Warning: Node \"dsr:DSR\|out\[8\]\" is a latch" {  } { { "dsr.v" "" { Text "C:/Users/vinij/Desktop/versaofinaltestes/dsr.v" 8 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "dsr:DSR\|out\[9\] " "Warning: Node \"dsr:DSR\|out\[9\]\" is a latch" {  } { { "dsr.v" "" { Text "C:/Users/vinij/Desktop/versaofinaltestes/dsr.v" 8 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "dsr:DSR\|out\[10\] " "Warning: Node \"dsr:DSR\|out\[10\]\" is a latch" {  } { { "dsr.v" "" { Text "C:/Users/vinij/Desktop/versaofinaltestes/dsr.v" 8 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "dsr:DSR\|out\[11\] " "Warning: Node \"dsr:DSR\|out\[11\]\" is a latch" {  } { { "dsr.v" "" { Text "C:/Users/vinij/Desktop/versaofinaltestes/dsr.v" 8 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "dsr:DSR\|out\[12\] " "Warning: Node \"dsr:DSR\|out\[12\]\" is a latch" {  } { { "dsr.v" "" { Text "C:/Users/vinij/Desktop/versaofinaltestes/dsr.v" 8 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "dsr:DSR\|out\[13\] " "Warning: Node \"dsr:DSR\|out\[13\]\" is a latch" {  } { { "dsr.v" "" { Text "C:/Users/vinij/Desktop/versaofinaltestes/dsr.v" 8 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "dsr:DSR\|out\[14\] " "Warning: Node \"dsr:DSR\|out\[14\]\" is a latch" {  } { { "dsr.v" "" { Text "C:/Users/vinij/Desktop/versaofinaltestes/dsr.v" 8 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "dsr:DSR\|out\[15\] " "Warning: Node \"dsr:DSR\|out\[15\]\" is a latch" {  } { { "dsr.v" "" { Text "C:/Users/vinij/Desktop/versaofinaltestes/dsr.v" 8 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "dlr:DLR\|out\[0\] " "Warning: Node \"dlr:DLR\|out\[0\]\" is a latch" {  } { { "dlr.v" "" { Text "C:/Users/vinij/Desktop/versaofinaltestes/dlr.v" 7 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "dlr:DLR\|out\[1\] " "Warning: Node \"dlr:DLR\|out\[1\]\" is a latch" {  } { { "dlr.v" "" { Text "C:/Users/vinij/Desktop/versaofinaltestes/dlr.v" 7 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "control:ctrl\|dsrcontrol\[0\] " "Warning: Node \"control:ctrl\|dsrcontrol\[0\]\" is a latch" {  } { { "control.v" "" { Text "C:/Users/vinij/Desktop/versaofinaltestes/control.v" 120 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "control:ctrl\|dsrcontrol\[1\] " "Warning: Node \"control:ctrl\|dsrcontrol\[1\]\" is a latch" {  } { { "control.v" "" { Text "C:/Users/vinij/Desktop/versaofinaltestes/control.v" 120 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "dlr:DLR\|out\[3\] " "Warning: Node \"dlr:DLR\|out\[3\]\" is a latch" {  } { { "dlr.v" "" { Text "C:/Users/vinij/Desktop/versaofinaltestes/dlr.v" 7 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "dlr:DLR\|out\[4\] " "Warning: Node \"dlr:DLR\|out\[4\]\" is a latch" {  } { { "dlr.v" "" { Text "C:/Users/vinij/Desktop/versaofinaltestes/dlr.v" 7 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "dlr:DLR\|out\[5\] " "Warning: Node \"dlr:DLR\|out\[5\]\" is a latch" {  } { { "dlr.v" "" { Text "C:/Users/vinij/Desktop/versaofinaltestes/dlr.v" 7 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "dlr:DLR\|out\[6\] " "Warning: Node \"dlr:DLR\|out\[6\]\" is a latch" {  } { { "dlr.v" "" { Text "C:/Users/vinij/Desktop/versaofinaltestes/dlr.v" 7 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "dlr:DLR\|out\[7\] " "Warning: Node \"dlr:DLR\|out\[7\]\" is a latch" {  } { { "dlr.v" "" { Text "C:/Users/vinij/Desktop/versaofinaltestes/dlr.v" 7 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "control:ctrl\|memtoreg\[0\] " "Warning: Node \"control:ctrl\|memtoreg\[0\]\" is a latch" {  } { { "control.v" "" { Text "C:/Users/vinij/Desktop/versaofinaltestes/control.v" 120 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "control:ctrl\|memtoreg\[2\] " "Warning: Node \"control:ctrl\|memtoreg\[2\]\" is a latch" {  } { { "control.v" "" { Text "C:/Users/vinij/Desktop/versaofinaltestes/control.v" 120 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "control:ctrl\|memtoreg\[1\] " "Warning: Node \"control:ctrl\|memtoreg\[1\]\" is a latch" {  } { { "control.v" "" { Text "C:/Users/vinij/Desktop/versaofinaltestes/control.v" 120 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "control:ctrl\|muxhigh " "Warning: Node \"control:ctrl\|muxhigh\" is a latch" {  } { { "control.v" "" { Text "C:/Users/vinij/Desktop/versaofinaltestes/control.v" 33 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "control:ctrl\|highwrite " "Warning: Node \"control:ctrl\|highwrite\" is a latch" {  } { { "control.v" "" { Text "C:/Users/vinij/Desktop/versaofinaltestes/control.v" 35 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "control:ctrl\|regdest\[0\] " "Warning: Node \"control:ctrl\|regdest\[0\]\" is a latch" {  } { { "control.v" "" { Text "C:/Users/vinij/Desktop/versaofinaltestes/control.v" 120 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "control:ctrl\|regdest\[1\] " "Warning: Node \"control:ctrl\|regdest\[1\]\" is a latch" {  } { { "control.v" "" { Text "C:/Users/vinij/Desktop/versaofinaltestes/control.v" 120 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "dlr:DLR\|out\[26\] " "Warning: Node \"dlr:DLR\|out\[26\]\" is a latch" {  } { { "dlr.v" "" { Text "C:/Users/vinij/Desktop/versaofinaltestes/dlr.v" 7 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "dlr:DLR\|out\[27\] " "Warning: Node \"dlr:DLR\|out\[27\]\" is a latch" {  } { { "dlr.v" "" { Text "C:/Users/vinij/Desktop/versaofinaltestes/dlr.v" 7 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "dlr:DLR\|out\[24\] " "Warning: Node \"dlr:DLR\|out\[24\]\" is a latch" {  } { { "dlr.v" "" { Text "C:/Users/vinij/Desktop/versaofinaltestes/dlr.v" 7 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "dlr:DLR\|out\[22\] " "Warning: Node \"dlr:DLR\|out\[22\]\" is a latch" {  } { { "dlr.v" "" { Text "C:/Users/vinij/Desktop/versaofinaltestes/dlr.v" 7 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "control:ctrl\|dloadab " "Warning: Node \"control:ctrl\|dloadab\" is a latch" {  } { { "control.v" "" { Text "C:/Users/vinij/Desktop/versaofinaltestes/control.v" 31 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "control:ctrl\|mloadab " "Warning: Node \"control:ctrl\|mloadab\" is a latch" {  } { { "control.v" "" { Text "C:/Users/vinij/Desktop/versaofinaltestes/control.v" 29 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "dlr:DLR\|out\[25\] " "Warning: Node \"dlr:DLR\|out\[25\]\" is a latch" {  } { { "dlr.v" "" { Text "C:/Users/vinij/Desktop/versaofinaltestes/dlr.v" 7 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "dlr:DLR\|out\[23\] " "Warning: Node \"dlr:DLR\|out\[23\]\" is a latch" {  } { { "dlr.v" "" { Text "C:/Users/vinij/Desktop/versaofinaltestes/dlr.v" 7 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "dlr:DLR\|out\[20\] " "Warning: Node \"dlr:DLR\|out\[20\]\" is a latch" {  } { { "dlr.v" "" { Text "C:/Users/vinij/Desktop/versaofinaltestes/dlr.v" 7 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "dlr:DLR\|out\[21\] " "Warning: Node \"dlr:DLR\|out\[21\]\" is a latch" {  } { { "dlr.v" "" { Text "C:/Users/vinij/Desktop/versaofinaltestes/dlr.v" 7 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "control:ctrl\|shiftcontrol\[0\] " "Warning: Node \"control:ctrl\|shiftcontrol\[0\]\" is a latch" {  } { { "control.v" "" { Text "C:/Users/vinij/Desktop/versaofinaltestes/control.v" 120 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "control:ctrl\|shiftcontrol\[2\] " "Warning: Node \"control:ctrl\|shiftcontrol\[2\]\" is a latch" {  } { { "control.v" "" { Text "C:/Users/vinij/Desktop/versaofinaltestes/control.v" 120 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "control:ctrl\|shiftcontrol\[1\] " "Warning: Node \"control:ctrl\|shiftcontrol\[1\]\" is a latch" {  } { { "control.v" "" { Text "C:/Users/vinij/Desktop/versaofinaltestes/control.v" 120 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "dlr:DLR\|out\[19\] " "Warning: Node \"dlr:DLR\|out\[19\]\" is a latch" {  } { { "dlr.v" "" { Text "C:/Users/vinij/Desktop/versaofinaltestes/dlr.v" 7 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "dlr:DLR\|out\[18\] " "Warning: Node \"dlr:DLR\|out\[18\]\" is a latch" {  } { { "dlr.v" "" { Text "C:/Users/vinij/Desktop/versaofinaltestes/dlr.v" 7 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "control:ctrl\|shamtcontrol " "Warning: Node \"control:ctrl\|shamtcontrol\" is a latch" {  } { { "control.v" "" { Text "C:/Users/vinij/Desktop/versaofinaltestes/control.v" 38 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "dlr:DLR\|out\[17\] " "Warning: Node \"dlr:DLR\|out\[17\]\" is a latch" {  } { { "dlr.v" "" { Text "C:/Users/vinij/Desktop/versaofinaltestes/dlr.v" 7 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "dlr:DLR\|out\[16\] " "Warning: Node \"dlr:DLR\|out\[16\]\" is a latch" {  } { { "dlr.v" "" { Text "C:/Users/vinij/Desktop/versaofinaltestes/dlr.v" 7 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "dlr:DLR\|out\[15\] " "Warning: Node \"dlr:DLR\|out\[15\]\" is a latch" {  } { { "dlr.v" "" { Text "C:/Users/vinij/Desktop/versaofinaltestes/dlr.v" 7 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "dlr:DLR\|out\[14\] " "Warning: Node \"dlr:DLR\|out\[14\]\" is a latch" {  } { { "dlr.v" "" { Text "C:/Users/vinij/Desktop/versaofinaltestes/dlr.v" 7 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "dlr:DLR\|out\[12\] " "Warning: Node \"dlr:DLR\|out\[12\]\" is a latch" {  } { { "dlr.v" "" { Text "C:/Users/vinij/Desktop/versaofinaltestes/dlr.v" 7 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "dlr:DLR\|out\[8\] " "Warning: Node \"dlr:DLR\|out\[8\]\" is a latch" {  } { { "dlr.v" "" { Text "C:/Users/vinij/Desktop/versaofinaltestes/dlr.v" 7 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "dlr:DLR\|out\[10\] " "Warning: Node \"dlr:DLR\|out\[10\]\" is a latch" {  } { { "dlr.v" "" { Text "C:/Users/vinij/Desktop/versaofinaltestes/dlr.v" 7 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "dlr:DLR\|out\[13\] " "Warning: Node \"dlr:DLR\|out\[13\]\" is a latch" {  } { { "dlr.v" "" { Text "C:/Users/vinij/Desktop/versaofinaltestes/dlr.v" 7 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "dlr:DLR\|out\[11\] " "Warning: Node \"dlr:DLR\|out\[11\]\" is a latch" {  } { { "dlr.v" "" { Text "C:/Users/vinij/Desktop/versaofinaltestes/dlr.v" 7 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "dlr:DLR\|out\[9\] " "Warning: Node \"dlr:DLR\|out\[9\]\" is a latch" {  } { { "dlr.v" "" { Text "C:/Users/vinij/Desktop/versaofinaltestes/dlr.v" 7 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1}  } {  } 0 0 "Timing Analysis is analyzing one or more combinational loops as latches" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "clk " "Info: Assuming node \"clk\" is an undefined clock" {  } { { "cpu.v" "" { Text "C:/Users/vinij/Desktop/versaofinaltestes/cpu.v" 5 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "clk" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "47 " "Warning: Found 47 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_RIPPLE_CLK" "control:ctrl\|dsrcontrol\[1\] " "Info: Detected ripple clock \"control:ctrl\|dsrcontrol\[1\]\" as buffer" {  } { { "control.v" "" { Text "C:/Users/vinij/Desktop/versaofinaltestes/control.v" 120 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "control:ctrl\|dsrcontrol\[1\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "control:ctrl\|dsrcontrol\[0\] " "Info: Detected ripple clock \"control:ctrl\|dsrcontrol\[0\]\" as buffer" {  } { { "control.v" "" { Text "C:/Users/vinij/Desktop/versaofinaltestes/control.v" 120 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "control:ctrl\|dsrcontrol\[0\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "control:ctrl\|dlrcontrol\[1\] " "Info: Detected ripple clock \"control:ctrl\|dlrcontrol\[1\]\" as buffer" {  } { { "control.v" "" { Text "C:/Users/vinij/Desktop/versaofinaltestes/control.v" 120 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "control:ctrl\|dlrcontrol\[1\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "control:ctrl\|dlrcontrol\[0\] " "Info: Detected ripple clock \"control:ctrl\|dlrcontrol\[0\]\" as buffer" {  } { { "control.v" "" { Text "C:/Users/vinij/Desktop/versaofinaltestes/control.v" 120 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "control:ctrl\|dlrcontrol\[0\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "control:ctrl\|Equal1~0 " "Info: Detected gated clock \"control:ctrl\|Equal1~0\" as buffer" {  } { { "control.v" "" { Text "C:/Users/vinij/Desktop/versaofinaltestes/control.v" 691 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "control:ctrl\|Equal1~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "control:ctrl\|WideOr26~0 " "Info: Detected gated clock \"control:ctrl\|WideOr26~0\" as buffer" {  } { { "control.v" "" { Text "C:/Users/vinij/Desktop/versaofinaltestes/control.v" 537 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "control:ctrl\|WideOr26~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "control:ctrl\|Mux5~4 " "Info: Detected gated clock \"control:ctrl\|Mux5~4\" as buffer" {  } { { "control.v" "" { Text "C:/Users/vinij/Desktop/versaofinaltestes/control.v" 120 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "control:ctrl\|Mux5~4" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "control:ctrl\|Equal1~1 " "Info: Detected gated clock \"control:ctrl\|Equal1~1\" as buffer" {  } { { "control.v" "" { Text "C:/Users/vinij/Desktop/versaofinaltestes/control.v" 691 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "control:ctrl\|Equal1~1" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "control:ctrl\|Mux5~5 " "Info: Detected gated clock \"control:ctrl\|Mux5~5\" as buffer" {  } { { "control.v" "" { Text "C:/Users/vinij/Desktop/versaofinaltestes/control.v" 120 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "control:ctrl\|Mux5~5" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "Instr_Reg:ir\|Instr31_26\[5\] " "Info: Detected ripple clock \"Instr_Reg:ir\|Instr31_26\[5\]\" as buffer" {  } { { "Instr_Reg.vhd" "" { Text "C:/Users/vinij/Desktop/versaofinaltestes/Instr_Reg.vhd" 65 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "Instr_Reg:ir\|Instr31_26\[5\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "control:ctrl\|WideOr28~0 " "Info: Detected gated clock \"control:ctrl\|WideOr28~0\" as buffer" {  } { { "control.v" "" { Text "C:/Users/vinij/Desktop/versaofinaltestes/control.v" 2082 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "control:ctrl\|WideOr28~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "dsr:DSR\|Mux24~0 " "Info: Detected gated clock \"dsr:DSR\|Mux24~0\" as buffer" {  } { { "dsr.v" "" { Text "C:/Users/vinij/Desktop/versaofinaltestes/dsr.v" 8 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "dsr:DSR\|Mux24~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "Instr_Reg:ir\|Instr31_26\[3\] " "Info: Detected ripple clock \"Instr_Reg:ir\|Instr31_26\[3\]\" as buffer" {  } { { "Instr_Reg.vhd" "" { Text "C:/Users/vinij/Desktop/versaofinaltestes/Instr_Reg.vhd" 65 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "Instr_Reg:ir\|Instr31_26\[3\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "control:ctrl\|Mux5~6 " "Info: Detected gated clock \"control:ctrl\|Mux5~6\" as buffer" {  } { { "control.v" "" { Text "C:/Users/vinij/Desktop/versaofinaltestes/control.v" 120 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "control:ctrl\|Mux5~6" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "Instr_Reg:ir\|Instr31_26\[0\] " "Info: Detected ripple clock \"Instr_Reg:ir\|Instr31_26\[0\]\" as buffer" {  } { { "Instr_Reg.vhd" "" { Text "C:/Users/vinij/Desktop/versaofinaltestes/Instr_Reg.vhd" 65 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "Instr_Reg:ir\|Instr31_26\[0\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "control:ctrl\|Mux6~2 " "Info: Detected gated clock \"control:ctrl\|Mux6~2\" as buffer" {  } { { "control.v" "" { Text "C:/Users/vinij/Desktop/versaofinaltestes/control.v" 120 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "control:ctrl\|Mux6~2" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "Instr_Reg:ir\|Instr31_26\[1\] " "Info: Detected ripple clock \"Instr_Reg:ir\|Instr31_26\[1\]\" as buffer" {  } { { "Instr_Reg.vhd" "" { Text "C:/Users/vinij/Desktop/versaofinaltestes/Instr_Reg.vhd" 65 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "Instr_Reg:ir\|Instr31_26\[1\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "Instr_Reg:ir\|Instr31_26\[4\] " "Info: Detected ripple clock \"Instr_Reg:ir\|Instr31_26\[4\]\" as buffer" {  } { { "Instr_Reg.vhd" "" { Text "C:/Users/vinij/Desktop/versaofinaltestes/Instr_Reg.vhd" 65 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "Instr_Reg:ir\|Instr31_26\[4\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "Instr_Reg:ir\|Instr31_26\[2\] " "Info: Detected ripple clock \"Instr_Reg:ir\|Instr31_26\[2\]\" as buffer" {  } { { "Instr_Reg.vhd" "" { Text "C:/Users/vinij/Desktop/versaofinaltestes/Instr_Reg.vhd" 65 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "Instr_Reg:ir\|Instr31_26\[2\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "control:ctrl\|Mux5~3 " "Info: Detected gated clock \"control:ctrl\|Mux5~3\" as buffer" {  } { { "control.v" "" { Text "C:/Users/vinij/Desktop/versaofinaltestes/control.v" 120 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "control:ctrl\|Mux5~3" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "control:ctrl\|Mux5~2 " "Info: Detected gated clock \"control:ctrl\|Mux5~2\" as buffer" {  } { { "control.v" "" { Text "C:/Users/vinij/Desktop/versaofinaltestes/control.v" 120 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "control:ctrl\|Mux5~2" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "control:ctrl\|Mux5~8 " "Info: Detected gated clock \"control:ctrl\|Mux5~8\" as buffer" {  } { { "control.v" "" { Text "C:/Users/vinij/Desktop/versaofinaltestes/control.v" 120 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "control:ctrl\|Mux5~8" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "control:ctrl\|Mux5~7 " "Info: Detected gated clock \"control:ctrl\|Mux5~7\" as buffer" {  } { { "control.v" "" { Text "C:/Users/vinij/Desktop/versaofinaltestes/control.v" 120 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "control:ctrl\|Mux5~7" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "control:ctrl\|WideOr7~0 " "Info: Detected gated clock \"control:ctrl\|WideOr7~0\" as buffer" {  } { { "control.v" "" { Text "C:/Users/vinij/Desktop/versaofinaltestes/control.v" 306 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "control:ctrl\|WideOr7~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "control:ctrl\|Decoder1~0 " "Info: Detected gated clock \"control:ctrl\|Decoder1~0\" as buffer" {  } { { "control.v" "" { Text "C:/Users/vinij/Desktop/versaofinaltestes/control.v" 2082 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "control:ctrl\|Decoder1~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "control:ctrl\|Mux11~0 " "Info: Detected gated clock \"control:ctrl\|Mux11~0\" as buffer" {  } { { "control.v" "" { Text "C:/Users/vinij/Desktop/versaofinaltestes/control.v" 120 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "control:ctrl\|Mux11~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "control:ctrl\|Mux5~1 " "Info: Detected gated clock \"control:ctrl\|Mux5~1\" as buffer" {  } { { "control.v" "" { Text "C:/Users/vinij/Desktop/versaofinaltestes/control.v" 120 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "control:ctrl\|Mux5~1" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "control:ctrl\|Mux5~0 " "Info: Detected gated clock \"control:ctrl\|Mux5~0\" as buffer" {  } { { "control.v" "" { Text "C:/Users/vinij/Desktop/versaofinaltestes/control.v" 120 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "control:ctrl\|Mux5~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "Instr_Reg:ir\|Instr15_0\[5\] " "Info: Detected ripple clock \"Instr_Reg:ir\|Instr15_0\[5\]\" as buffer" {  } { { "Instr_Reg.vhd" "" { Text "C:/Users/vinij/Desktop/versaofinaltestes/Instr_Reg.vhd" 65 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "Instr_Reg:ir\|Instr15_0\[5\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "Instr_Reg:ir\|Instr15_0\[4\] " "Info: Detected ripple clock \"Instr_Reg:ir\|Instr15_0\[4\]\" as buffer" {  } { { "Instr_Reg.vhd" "" { Text "C:/Users/vinij/Desktop/versaofinaltestes/Instr_Reg.vhd" 65 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "Instr_Reg:ir\|Instr15_0\[4\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "Instr_Reg:ir\|Instr15_0\[3\] " "Info: Detected ripple clock \"Instr_Reg:ir\|Instr15_0\[3\]\" as buffer" {  } { { "Instr_Reg.vhd" "" { Text "C:/Users/vinij/Desktop/versaofinaltestes/Instr_Reg.vhd" 65 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "Instr_Reg:ir\|Instr15_0\[3\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "Instr_Reg:ir\|Instr15_0\[1\] " "Info: Detected ripple clock \"Instr_Reg:ir\|Instr15_0\[1\]\" as buffer" {  } { { "Instr_Reg.vhd" "" { Text "C:/Users/vinij/Desktop/versaofinaltestes/Instr_Reg.vhd" 65 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "Instr_Reg:ir\|Instr15_0\[1\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "control:ctrl\|WideOr84~1 " "Info: Detected gated clock \"control:ctrl\|WideOr84~1\" as buffer" {  } { { "control.v" "" { Text "C:/Users/vinij/Desktop/versaofinaltestes/control.v" 120 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "control:ctrl\|WideOr84~1" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "control:ctrl\|Mux11~1 " "Info: Detected gated clock \"control:ctrl\|Mux11~1\" as buffer" {  } { { "control.v" "" { Text "C:/Users/vinij/Desktop/versaofinaltestes/control.v" 120 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "control:ctrl\|Mux11~1" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "control:ctrl\|Decoder2~4 " "Info: Detected gated clock \"control:ctrl\|Decoder2~4\" as buffer" {  } { { "control.v" "" { Text "C:/Users/vinij/Desktop/versaofinaltestes/control.v" 120 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "control:ctrl\|Decoder2~4" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "dlr:DLR\|Mux24~0 " "Info: Detected gated clock \"dlr:DLR\|Mux24~0\" as buffer" {  } { { "dlr.v" "" { Text "C:/Users/vinij/Desktop/versaofinaltestes/dlr.v" 7 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "dlr:DLR\|Mux24~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "Instr_Reg:ir\|Instr15_0\[2\] " "Info: Detected ripple clock \"Instr_Reg:ir\|Instr15_0\[2\]\" as buffer" {  } { { "Instr_Reg.vhd" "" { Text "C:/Users/vinij/Desktop/versaofinaltestes/Instr_Reg.vhd" 65 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "Instr_Reg:ir\|Instr15_0\[2\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "control:ctrl\|WideOr84~0 " "Info: Detected gated clock \"control:ctrl\|WideOr84~0\" as buffer" {  } { { "control.v" "" { Text "C:/Users/vinij/Desktop/versaofinaltestes/control.v" 120 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "control:ctrl\|WideOr84~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "control:ctrl\|state\[3\] " "Info: Detected ripple clock \"control:ctrl\|state\[3\]\" as buffer" {  } { { "control.v" "" { Text "C:/Users/vinij/Desktop/versaofinaltestes/control.v" 116 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "control:ctrl\|state\[3\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "control:ctrl\|state\[1\] " "Info: Detected ripple clock \"control:ctrl\|state\[1\]\" as buffer" {  } { { "control.v" "" { Text "C:/Users/vinij/Desktop/versaofinaltestes/control.v" 116 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "control:ctrl\|state\[1\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "control:ctrl\|state\[2\] " "Info: Detected ripple clock \"control:ctrl\|state\[2\]\" as buffer" {  } { { "control.v" "" { Text "C:/Users/vinij/Desktop/versaofinaltestes/control.v" 116 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "control:ctrl\|state\[2\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "control:ctrl\|state\[0\] " "Info: Detected ripple clock \"control:ctrl\|state\[0\]\" as buffer" {  } { { "control.v" "" { Text "C:/Users/vinij/Desktop/versaofinaltestes/control.v" 116 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "control:ctrl\|state\[0\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "control:ctrl\|state\[4\] " "Info: Detected ripple clock \"control:ctrl\|state\[4\]\" as buffer" {  } { { "control.v" "" { Text "C:/Users/vinij/Desktop/versaofinaltestes/control.v" 116 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "control:ctrl\|state\[4\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "control:ctrl\|Mux6~0 " "Info: Detected gated clock \"control:ctrl\|Mux6~0\" as buffer" {  } { { "control.v" "" { Text "C:/Users/vinij/Desktop/versaofinaltestes/control.v" 120 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "control:ctrl\|Mux6~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "control:ctrl\|state\[5\] " "Info: Detected ripple clock \"control:ctrl\|state\[5\]\" as buffer" {  } { { "control.v" "" { Text "C:/Users/vinij/Desktop/versaofinaltestes/control.v" 116 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "control:ctrl\|state\[5\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "control:ctrl\|Decoder2~1 " "Info: Detected gated clock \"control:ctrl\|Decoder2~1\" as buffer" {  } { { "control.v" "" { Text "C:/Users/vinij/Desktop/versaofinaltestes/control.v" 120 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "control:ctrl\|Decoder2~1" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "Instr_Reg:ir\|Instr15_0\[0\] " "Info: Detected ripple clock \"Instr_Reg:ir\|Instr15_0\[0\]\" as buffer" {  } { { "Instr_Reg.vhd" "" { Text "C:/Users/vinij/Desktop/versaofinaltestes/Instr_Reg.vhd" 65 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "Instr_Reg:ir\|Instr15_0\[0\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "clk register control:ctrl\|alusrcb\[2\] register control:ctrl\|nextState\[5\] 40.74 MHz 24.546 ns Internal " "Info: Clock \"clk\" has Internal fmax of 40.74 MHz between source register \"control:ctrl\|alusrcb\[2\]\" and destination register \"control:ctrl\|nextState\[5\]\" (period= 24.546 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "9.392 ns + Longest register register " "Info: + Longest register to register delay is 9.392 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns control:ctrl\|alusrcb\[2\] 1 REG LCCOMB_X13_Y8_N12 99 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCCOMB_X13_Y8_N12; Fanout = 99; REG Node = 'control:ctrl\|alusrcb\[2\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { control:ctrl|alusrcb[2] } "NODE_NAME" } } { "control.v" "" { Text "C:/Users/vinij/Desktop/versaofinaltestes/control.v" 120 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.704 ns) + CELL(0.366 ns) 1.070 ns mux32_8x1:mux_alusrcb\|out\[0\]~0 2 COMB LCCOMB_X14_Y9_N18 3 " "Info: 2: + IC(0.704 ns) + CELL(0.366 ns) = 1.070 ns; Loc. = LCCOMB_X14_Y9_N18; Fanout = 3; COMB Node = 'mux32_8x1:mux_alusrcb\|out\[0\]~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.070 ns" { control:ctrl|alusrcb[2] mux32_8x1:mux_alusrcb|out[0]~0 } "NODE_NAME" } } { "mux32_8x1.v" "" { Text "C:/Users/vinij/Desktop/versaofinaltestes/mux32_8x1.v" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.382 ns) + CELL(0.053 ns) 1.505 ns Ula32:alu\|carry_temp\[0\]~1 3 COMB LCCOMB_X14_Y9_N6 2 " "Info: 3: + IC(0.382 ns) + CELL(0.053 ns) = 1.505 ns; Loc. = LCCOMB_X14_Y9_N6; Fanout = 2; COMB Node = 'Ula32:alu\|carry_temp\[0\]~1'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.435 ns" { mux32_8x1:mux_alusrcb|out[0]~0 Ula32:alu|carry_temp[0]~1 } "NODE_NAME" } } { "ula32.vhd" "" { Text "C:/Users/vinij/Desktop/versaofinaltestes/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.371 ns) + CELL(0.346 ns) 2.222 ns Ula32:alu\|carry_temp\[1\]~2 4 COMB LCCOMB_X14_Y9_N24 5 " "Info: 4: + IC(0.371 ns) + CELL(0.346 ns) = 2.222 ns; Loc. = LCCOMB_X14_Y9_N24; Fanout = 5; COMB Node = 'Ula32:alu\|carry_temp\[1\]~2'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.717 ns" { Ula32:alu|carry_temp[0]~1 Ula32:alu|carry_temp[1]~2 } "NODE_NAME" } } { "ula32.vhd" "" { Text "C:/Users/vinij/Desktop/versaofinaltestes/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.314 ns) + CELL(0.053 ns) 2.589 ns Ula32:alu\|carry_temp\[3\]~23 5 COMB LCCOMB_X14_Y9_N30 1 " "Info: 5: + IC(0.314 ns) + CELL(0.053 ns) = 2.589 ns; Loc. = LCCOMB_X14_Y9_N30; Fanout = 1; COMB Node = 'Ula32:alu\|carry_temp\[3\]~23'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.367 ns" { Ula32:alu|carry_temp[1]~2 Ula32:alu|carry_temp[3]~23 } "NODE_NAME" } } { "ula32.vhd" "" { Text "C:/Users/vinij/Desktop/versaofinaltestes/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.244 ns) + CELL(0.228 ns) 3.061 ns Ula32:alu\|carry_temp\[3\]~3 6 COMB LCCOMB_X14_Y9_N16 4 " "Info: 6: + IC(0.244 ns) + CELL(0.228 ns) = 3.061 ns; Loc. = LCCOMB_X14_Y9_N16; Fanout = 4; COMB Node = 'Ula32:alu\|carry_temp\[3\]~3'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.472 ns" { Ula32:alu|carry_temp[3]~23 Ula32:alu|carry_temp[3]~3 } "NODE_NAME" } } { "ula32.vhd" "" { Text "C:/Users/vinij/Desktop/versaofinaltestes/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.214 ns) + CELL(0.053 ns) 3.328 ns Ula32:alu\|carry_temp\[5\]~4 7 COMB LCCOMB_X14_Y9_N20 4 " "Info: 7: + IC(0.214 ns) + CELL(0.053 ns) = 3.328 ns; Loc. = LCCOMB_X14_Y9_N20; Fanout = 4; COMB Node = 'Ula32:alu\|carry_temp\[5\]~4'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.267 ns" { Ula32:alu|carry_temp[3]~3 Ula32:alu|carry_temp[5]~4 } "NODE_NAME" } } { "ula32.vhd" "" { Text "C:/Users/vinij/Desktop/versaofinaltestes/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.220 ns) + CELL(0.053 ns) 3.601 ns Ula32:alu\|carry_temp\[7\]~5 8 COMB LCCOMB_X14_Y9_N0 4 " "Info: 8: + IC(0.220 ns) + CELL(0.053 ns) = 3.601 ns; Loc. = LCCOMB_X14_Y9_N0; Fanout = 4; COMB Node = 'Ula32:alu\|carry_temp\[7\]~5'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.273 ns" { Ula32:alu|carry_temp[5]~4 Ula32:alu|carry_temp[7]~5 } "NODE_NAME" } } { "ula32.vhd" "" { Text "C:/Users/vinij/Desktop/versaofinaltestes/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.211 ns) + CELL(0.053 ns) 3.865 ns Ula32:alu\|carry_temp\[9\]~39 9 COMB LCCOMB_X14_Y9_N4 4 " "Info: 9: + IC(0.211 ns) + CELL(0.053 ns) = 3.865 ns; Loc. = LCCOMB_X14_Y9_N4; Fanout = 4; COMB Node = 'Ula32:alu\|carry_temp\[9\]~39'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.264 ns" { Ula32:alu|carry_temp[7]~5 Ula32:alu|carry_temp[9]~39 } "NODE_NAME" } } { "ula32.vhd" "" { Text "C:/Users/vinij/Desktop/versaofinaltestes/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.208 ns) + CELL(0.053 ns) 4.126 ns Ula32:alu\|carry_temp\[11\]~6 10 COMB LCCOMB_X14_Y9_N10 4 " "Info: 10: + IC(0.208 ns) + CELL(0.053 ns) = 4.126 ns; Loc. = LCCOMB_X14_Y9_N10; Fanout = 4; COMB Node = 'Ula32:alu\|carry_temp\[11\]~6'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.261 ns" { Ula32:alu|carry_temp[9]~39 Ula32:alu|carry_temp[11]~6 } "NODE_NAME" } } { "ula32.vhd" "" { Text "C:/Users/vinij/Desktop/versaofinaltestes/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.779 ns) + CELL(0.053 ns) 4.958 ns Ula32:alu\|carry_temp\[13\]~7 11 COMB LCCOMB_X9_Y11_N20 4 " "Info: 11: + IC(0.779 ns) + CELL(0.053 ns) = 4.958 ns; Loc. = LCCOMB_X9_Y11_N20; Fanout = 4; COMB Node = 'Ula32:alu\|carry_temp\[13\]~7'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.832 ns" { Ula32:alu|carry_temp[11]~6 Ula32:alu|carry_temp[13]~7 } "NODE_NAME" } } { "ula32.vhd" "" { Text "C:/Users/vinij/Desktop/versaofinaltestes/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.217 ns) + CELL(0.053 ns) 5.228 ns Ula32:alu\|carry_temp\[15\]~8 12 COMB LCCOMB_X9_Y11_N26 4 " "Info: 12: + IC(0.217 ns) + CELL(0.053 ns) = 5.228 ns; Loc. = LCCOMB_X9_Y11_N26; Fanout = 4; COMB Node = 'Ula32:alu\|carry_temp\[15\]~8'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.270 ns" { Ula32:alu|carry_temp[13]~7 Ula32:alu|carry_temp[15]~8 } "NODE_NAME" } } { "ula32.vhd" "" { Text "C:/Users/vinij/Desktop/versaofinaltestes/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.219 ns) + CELL(0.053 ns) 5.500 ns Ula32:alu\|carry_temp\[17\]~9 13 COMB LCCOMB_X9_Y11_N16 4 " "Info: 13: + IC(0.219 ns) + CELL(0.053 ns) = 5.500 ns; Loc. = LCCOMB_X9_Y11_N16; Fanout = 4; COMB Node = 'Ula32:alu\|carry_temp\[17\]~9'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.272 ns" { Ula32:alu|carry_temp[15]~8 Ula32:alu|carry_temp[17]~9 } "NODE_NAME" } } { "ula32.vhd" "" { Text "C:/Users/vinij/Desktop/versaofinaltestes/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.223 ns) + CELL(0.053 ns) 5.776 ns Ula32:alu\|carry_temp\[19\]~10 14 COMB LCCOMB_X9_Y11_N28 4 " "Info: 14: + IC(0.223 ns) + CELL(0.053 ns) = 5.776 ns; Loc. = LCCOMB_X9_Y11_N28; Fanout = 4; COMB Node = 'Ula32:alu\|carry_temp\[19\]~10'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.276 ns" { Ula32:alu|carry_temp[17]~9 Ula32:alu|carry_temp[19]~10 } "NODE_NAME" } } { "ula32.vhd" "" { Text "C:/Users/vinij/Desktop/versaofinaltestes/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.261 ns) + CELL(0.346 ns) 6.383 ns Ula32:alu\|carry_temp\[21\]~11 15 COMB LCCOMB_X9_Y11_N6 4 " "Info: 15: + IC(0.261 ns) + CELL(0.346 ns) = 6.383 ns; Loc. = LCCOMB_X9_Y11_N6; Fanout = 4; COMB Node = 'Ula32:alu\|carry_temp\[21\]~11'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.607 ns" { Ula32:alu|carry_temp[19]~10 Ula32:alu|carry_temp[21]~11 } "NODE_NAME" } } { "ula32.vhd" "" { Text "C:/Users/vinij/Desktop/versaofinaltestes/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.507 ns) + CELL(0.053 ns) 6.943 ns Ula32:alu\|carry_temp\[23\]~12 16 COMB LCCOMB_X6_Y11_N16 4 " "Info: 16: + IC(0.507 ns) + CELL(0.053 ns) = 6.943 ns; Loc. = LCCOMB_X6_Y11_N16; Fanout = 4; COMB Node = 'Ula32:alu\|carry_temp\[23\]~12'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.560 ns" { Ula32:alu|carry_temp[21]~11 Ula32:alu|carry_temp[23]~12 } "NODE_NAME" } } { "ula32.vhd" "" { Text "C:/Users/vinij/Desktop/versaofinaltestes/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.211 ns) + CELL(0.053 ns) 7.207 ns Ula32:alu\|carry_temp\[25\]~13 17 COMB LCCOMB_X6_Y11_N30 4 " "Info: 17: + IC(0.211 ns) + CELL(0.053 ns) = 7.207 ns; Loc. = LCCOMB_X6_Y11_N30; Fanout = 4; COMB Node = 'Ula32:alu\|carry_temp\[25\]~13'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.264 ns" { Ula32:alu|carry_temp[23]~12 Ula32:alu|carry_temp[25]~13 } "NODE_NAME" } } { "ula32.vhd" "" { Text "C:/Users/vinij/Desktop/versaofinaltestes/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.209 ns) + CELL(0.053 ns) 7.469 ns Ula32:alu\|carry_temp\[27\]~14 18 COMB LCCOMB_X6_Y11_N10 4 " "Info: 18: + IC(0.209 ns) + CELL(0.053 ns) = 7.469 ns; Loc. = LCCOMB_X6_Y11_N10; Fanout = 4; COMB Node = 'Ula32:alu\|carry_temp\[27\]~14'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.262 ns" { Ula32:alu|carry_temp[25]~13 Ula32:alu|carry_temp[27]~14 } "NODE_NAME" } } { "ula32.vhd" "" { Text "C:/Users/vinij/Desktop/versaofinaltestes/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.226 ns) + CELL(0.053 ns) 7.748 ns Ula32:alu\|carry_temp\[29\]~15 19 COMB LCCOMB_X6_Y11_N4 7 " "Info: 19: + IC(0.226 ns) + CELL(0.053 ns) = 7.748 ns; Loc. = LCCOMB_X6_Y11_N4; Fanout = 7; COMB Node = 'Ula32:alu\|carry_temp\[29\]~15'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.279 ns" { Ula32:alu|carry_temp[27]~14 Ula32:alu|carry_temp[29]~15 } "NODE_NAME" } } { "ula32.vhd" "" { Text "C:/Users/vinij/Desktop/versaofinaltestes/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.249 ns) + CELL(0.053 ns) 8.050 ns Ula32:alu\|carry_temp\[30\]~16 20 COMB LCCOMB_X6_Y11_N8 3 " "Info: 20: + IC(0.249 ns) + CELL(0.053 ns) = 8.050 ns; Loc. = LCCOMB_X6_Y11_N8; Fanout = 3; COMB Node = 'Ula32:alu\|carry_temp\[30\]~16'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.302 ns" { Ula32:alu|carry_temp[29]~15 Ula32:alu|carry_temp[30]~16 } "NODE_NAME" } } { "ula32.vhd" "" { Text "C:/Users/vinij/Desktop/versaofinaltestes/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.252 ns) + CELL(0.228 ns) 8.530 ns control:ctrl\|Mux6~41 21 COMB LCCOMB_X6_Y11_N24 2 " "Info: 21: + IC(0.252 ns) + CELL(0.228 ns) = 8.530 ns; Loc. = LCCOMB_X6_Y11_N24; Fanout = 2; COMB Node = 'control:ctrl\|Mux6~41'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.480 ns" { Ula32:alu|carry_temp[30]~16 control:ctrl|Mux6~41 } "NODE_NAME" } } { "control.v" "" { Text "C:/Users/vinij/Desktop/versaofinaltestes/control.v" 120 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.300 ns) + CELL(0.053 ns) 8.883 ns control:ctrl\|Mux0~0 22 COMB LCCOMB_X6_Y11_N0 1 " "Info: 22: + IC(0.300 ns) + CELL(0.053 ns) = 8.883 ns; Loc. = LCCOMB_X6_Y11_N0; Fanout = 1; COMB Node = 'control:ctrl\|Mux0~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.353 ns" { control:ctrl|Mux6~41 control:ctrl|Mux0~0 } "NODE_NAME" } } { "control.v" "" { Text "C:/Users/vinij/Desktop/versaofinaltestes/control.v" 120 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.206 ns) + CELL(0.053 ns) 9.142 ns control:ctrl\|Mux0~4 23 COMB LCCOMB_X6_Y11_N20 1 " "Info: 23: + IC(0.206 ns) + CELL(0.053 ns) = 9.142 ns; Loc. = LCCOMB_X6_Y11_N20; Fanout = 1; COMB Node = 'control:ctrl\|Mux0~4'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.259 ns" { control:ctrl|Mux0~0 control:ctrl|Mux0~4 } "NODE_NAME" } } { "control.v" "" { Text "C:/Users/vinij/Desktop/versaofinaltestes/control.v" 120 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.197 ns) + CELL(0.053 ns) 9.392 ns control:ctrl\|nextState\[5\] 24 REG LCCOMB_X6_Y11_N18 1 " "Info: 24: + IC(0.197 ns) + CELL(0.053 ns) = 9.392 ns; Loc. = LCCOMB_X6_Y11_N18; Fanout = 1; REG Node = 'control:ctrl\|nextState\[5\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.250 ns" { control:ctrl|Mux0~4 control:ctrl|nextState[5] } "NODE_NAME" } } { "control.v" "" { Text "C:/Users/vinij/Desktop/versaofinaltestes/control.v" 120 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.468 ns ( 26.28 % ) " "Info: Total cell delay = 2.468 ns ( 26.28 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "6.924 ns ( 73.72 % ) " "Info: Total interconnect delay = 6.924 ns ( 73.72 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "9.392 ns" { control:ctrl|alusrcb[2] mux32_8x1:mux_alusrcb|out[0]~0 Ula32:alu|carry_temp[0]~1 Ula32:alu|carry_temp[1]~2 Ula32:alu|carry_temp[3]~23 Ula32:alu|carry_temp[3]~3 Ula32:alu|carry_temp[5]~4 Ula32:alu|carry_temp[7]~5 Ula32:alu|carry_temp[9]~39 Ula32:alu|carry_temp[11]~6 Ula32:alu|carry_temp[13]~7 Ula32:alu|carry_temp[15]~8 Ula32:alu|carry_temp[17]~9 Ula32:alu|carry_temp[19]~10 Ula32:alu|carry_temp[21]~11 Ula32:alu|carry_temp[23]~12 Ula32:alu|carry_temp[25]~13 Ula32:alu|carry_temp[27]~14 Ula32:alu|carry_temp[29]~15 Ula32:alu|carry_temp[30]~16 control:ctrl|Mux6~41 control:ctrl|Mux0~0 control:ctrl|Mux0~4 control:ctrl|nextState[5] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "9.392 ns" { control:ctrl|alusrcb[2] {} mux32_8x1:mux_alusrcb|out[0]~0 {} Ula32:alu|carry_temp[0]~1 {} Ula32:alu|carry_temp[1]~2 {} Ula32:alu|carry_temp[3]~23 {} Ula32:alu|carry_temp[3]~3 {} Ula32:alu|carry_temp[5]~4 {} Ula32:alu|carry_temp[7]~5 {} Ula32:alu|carry_temp[9]~39 {} Ula32:alu|carry_temp[11]~6 {} Ula32:alu|carry_temp[13]~7 {} Ula32:alu|carry_temp[15]~8 {} Ula32:alu|carry_temp[17]~9 {} Ula32:alu|carry_temp[19]~10 {} Ula32:alu|carry_temp[21]~11 {} Ula32:alu|carry_temp[23]~12 {} Ula32:alu|carry_temp[25]~13 {} Ula32:alu|carry_temp[27]~14 {} Ula32:alu|carry_temp[29]~15 {} Ula32:alu|carry_temp[30]~16 {} control:ctrl|Mux6~41 {} control:ctrl|Mux0~0 {} control:ctrl|Mux0~4 {} control:ctrl|nextState[5] {} } { 0.000ns 0.704ns 0.382ns 0.371ns 0.314ns 0.244ns 0.214ns 0.220ns 0.211ns 0.208ns 0.779ns 0.217ns 0.219ns 0.223ns 0.261ns 0.507ns 0.211ns 0.209ns 0.226ns 0.249ns 0.252ns 0.300ns 0.206ns 0.197ns } { 0.000ns 0.366ns 0.053ns 0.346ns 0.053ns 0.228ns 0.053ns 0.053ns 0.053ns 0.053ns 0.053ns 0.053ns 0.053ns 0.053ns 0.346ns 0.053ns 0.053ns 0.053ns 0.053ns 0.053ns 0.228ns 0.053ns 0.053ns 0.053ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-2.208 ns - Smallest " "Info: - Smallest clock skew is -2.208 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 4.963 ns + Shortest register " "Info: + Shortest clock path from clock \"clk\" to destination register is 4.963 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns clk 1 CLK PIN_N20 19 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 19; CLK Node = 'clk'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "cpu.v" "" { Text "C:/Users/vinij/Desktop/versaofinaltestes/cpu.v" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.609 ns) + CELL(0.712 ns) 2.175 ns Instr_Reg:ir\|Instr31_26\[0\] 2 REG LCFF_X1_Y10_N1 17 " "Info: 2: + IC(0.609 ns) + CELL(0.712 ns) = 2.175 ns; Loc. = LCFF_X1_Y10_N1; Fanout = 17; REG Node = 'Instr_Reg:ir\|Instr31_26\[0\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.321 ns" { clk Instr_Reg:ir|Instr31_26[0] } "NODE_NAME" } } { "Instr_Reg.vhd" "" { Text "C:/Users/vinij/Desktop/versaofinaltestes/Instr_Reg.vhd" 65 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.234 ns) + CELL(0.053 ns) 2.462 ns control:ctrl\|Decoder1~0 3 COMB LCCOMB_X1_Y10_N8 2 " "Info: 3: + IC(0.234 ns) + CELL(0.053 ns) = 2.462 ns; Loc. = LCCOMB_X1_Y10_N8; Fanout = 2; COMB Node = 'control:ctrl\|Decoder1~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.287 ns" { Instr_Reg:ir|Instr31_26[0] control:ctrl|Decoder1~0 } "NODE_NAME" } } { "control.v" "" { Text "C:/Users/vinij/Desktop/versaofinaltestes/control.v" 2082 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.567 ns) + CELL(0.272 ns) 3.301 ns control:ctrl\|Mux11~1 4 COMB LCCOMB_X5_Y10_N22 1 " "Info: 4: + IC(0.567 ns) + CELL(0.272 ns) = 3.301 ns; Loc. = LCCOMB_X5_Y10_N22; Fanout = 1; COMB Node = 'control:ctrl\|Mux11~1'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.839 ns" { control:ctrl|Decoder1~0 control:ctrl|Mux11~1 } "NODE_NAME" } } { "control.v" "" { Text "C:/Users/vinij/Desktop/versaofinaltestes/control.v" 120 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.434 ns) + CELL(0.228 ns) 4.963 ns control:ctrl\|nextState\[5\] 5 REG LCCOMB_X6_Y11_N18 1 " "Info: 5: + IC(1.434 ns) + CELL(0.228 ns) = 4.963 ns; Loc. = LCCOMB_X6_Y11_N18; Fanout = 1; REG Node = 'control:ctrl\|nextState\[5\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.662 ns" { control:ctrl|Mux11~1 control:ctrl|nextState[5] } "NODE_NAME" } } { "control.v" "" { Text "C:/Users/vinij/Desktop/versaofinaltestes/control.v" 120 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.119 ns ( 42.70 % ) " "Info: Total cell delay = 2.119 ns ( 42.70 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.844 ns ( 57.30 % ) " "Info: Total interconnect delay = 2.844 ns ( 57.30 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.963 ns" { clk Instr_Reg:ir|Instr31_26[0] control:ctrl|Decoder1~0 control:ctrl|Mux11~1 control:ctrl|nextState[5] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "4.963 ns" { clk {} clk~combout {} Instr_Reg:ir|Instr31_26[0] {} control:ctrl|Decoder1~0 {} control:ctrl|Mux11~1 {} control:ctrl|nextState[5] {} } { 0.000ns 0.000ns 0.609ns 0.234ns 0.567ns 1.434ns } { 0.000ns 0.854ns 0.712ns 0.053ns 0.272ns 0.228ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 7.171 ns - Longest register " "Info: - Longest clock path from clock \"clk\" to source register is 7.171 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns clk 1 CLK PIN_N20 19 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 19; CLK Node = 'clk'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "cpu.v" "" { Text "C:/Users/vinij/Desktop/versaofinaltestes/cpu.v" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.998 ns) + CELL(0.712 ns) 2.564 ns control:ctrl\|state\[0\] 2 REG LCFF_X5_Y11_N31 77 " "Info: 2: + IC(0.998 ns) + CELL(0.712 ns) = 2.564 ns; Loc. = LCFF_X5_Y11_N31; Fanout = 77; REG Node = 'control:ctrl\|state\[0\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.710 ns" { clk control:ctrl|state[0] } "NODE_NAME" } } { "control.v" "" { Text "C:/Users/vinij/Desktop/versaofinaltestes/control.v" 116 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.591 ns) + CELL(0.225 ns) 3.380 ns control:ctrl\|Mux6~0 3 COMB LCCOMB_X5_Y10_N8 6 " "Info: 3: + IC(0.591 ns) + CELL(0.225 ns) = 3.380 ns; Loc. = LCCOMB_X5_Y10_N8; Fanout = 6; COMB Node = 'control:ctrl\|Mux6~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.816 ns" { control:ctrl|state[0] control:ctrl|Mux6~0 } "NODE_NAME" } } { "control.v" "" { Text "C:/Users/vinij/Desktop/versaofinaltestes/control.v" 120 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.529 ns) + CELL(0.225 ns) 4.134 ns control:ctrl\|Decoder2~0 4 COMB LCCOMB_X7_Y10_N24 5 " "Info: 4: + IC(0.529 ns) + CELL(0.225 ns) = 4.134 ns; Loc. = LCCOMB_X7_Y10_N24; Fanout = 5; COMB Node = 'control:ctrl\|Decoder2~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.754 ns" { control:ctrl|Mux6~0 control:ctrl|Decoder2~0 } "NODE_NAME" } } { "control.v" "" { Text "C:/Users/vinij/Desktop/versaofinaltestes/control.v" 120 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.115 ns) + CELL(0.000 ns) 6.249 ns control:ctrl\|Decoder2~0clkctrl 5 COMB CLKCTRL_G6 38 " "Info: 5: + IC(2.115 ns) + CELL(0.000 ns) = 6.249 ns; Loc. = CLKCTRL_G6; Fanout = 38; COMB Node = 'control:ctrl\|Decoder2~0clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.115 ns" { control:ctrl|Decoder2~0 control:ctrl|Decoder2~0clkctrl } "NODE_NAME" } } { "control.v" "" { Text "C:/Users/vinij/Desktop/versaofinaltestes/control.v" 120 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.869 ns) + CELL(0.053 ns) 7.171 ns control:ctrl\|alusrcb\[2\] 6 REG LCCOMB_X13_Y8_N12 99 " "Info: 6: + IC(0.869 ns) + CELL(0.053 ns) = 7.171 ns; Loc. = LCCOMB_X13_Y8_N12; Fanout = 99; REG Node = 'control:ctrl\|alusrcb\[2\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.922 ns" { control:ctrl|Decoder2~0clkctrl control:ctrl|alusrcb[2] } "NODE_NAME" } } { "control.v" "" { Text "C:/Users/vinij/Desktop/versaofinaltestes/control.v" 120 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.069 ns ( 28.85 % ) " "Info: Total cell delay = 2.069 ns ( 28.85 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.102 ns ( 71.15 % ) " "Info: Total interconnect delay = 5.102 ns ( 71.15 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.171 ns" { clk control:ctrl|state[0] control:ctrl|Mux6~0 control:ctrl|Decoder2~0 control:ctrl|Decoder2~0clkctrl control:ctrl|alusrcb[2] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "7.171 ns" { clk {} clk~combout {} control:ctrl|state[0] {} control:ctrl|Mux6~0 {} control:ctrl|Decoder2~0 {} control:ctrl|Decoder2~0clkctrl {} control:ctrl|alusrcb[2] {} } { 0.000ns 0.000ns 0.998ns 0.591ns 0.529ns 2.115ns 0.869ns } { 0.000ns 0.854ns 0.712ns 0.225ns 0.225ns 0.000ns 0.053ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.963 ns" { clk Instr_Reg:ir|Instr31_26[0] control:ctrl|Decoder1~0 control:ctrl|Mux11~1 control:ctrl|nextState[5] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "4.963 ns" { clk {} clk~combout {} Instr_Reg:ir|Instr31_26[0] {} control:ctrl|Decoder1~0 {} control:ctrl|Mux11~1 {} control:ctrl|nextState[5] {} } { 0.000ns 0.000ns 0.609ns 0.234ns 0.567ns 1.434ns } { 0.000ns 0.854ns 0.712ns 0.053ns 0.272ns 0.228ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.171 ns" { clk control:ctrl|state[0] control:ctrl|Mux6~0 control:ctrl|Decoder2~0 control:ctrl|Decoder2~0clkctrl control:ctrl|alusrcb[2] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "7.171 ns" { clk {} clk~combout {} control:ctrl|state[0] {} control:ctrl|Mux6~0 {} control:ctrl|Decoder2~0 {} control:ctrl|Decoder2~0clkctrl {} control:ctrl|alusrcb[2] {} } { 0.000ns 0.000ns 0.998ns 0.591ns 0.529ns 2.115ns 0.869ns } { 0.000ns 0.854ns 0.712ns 0.225ns 0.225ns 0.000ns 0.053ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.000 ns + " "Info: + Micro clock to output delay of source is 0.000 ns" {  } { { "control.v" "" { Text "C:/Users/vinij/Desktop/versaofinaltestes/control.v" 120 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.673 ns + " "Info: + Micro setup delay of destination is 0.673 ns" {  } { { "control.v" "" { Text "C:/Users/vinij/Desktop/versaofinaltestes/control.v" 120 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_INVERTED_CLOCK_FOUND" "" "Info: Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" {  } { { "control.v" "" { Text "C:/Users/vinij/Desktop/versaofinaltestes/control.v" 120 -1 0 } }  } 0 0 "Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "9.392 ns" { control:ctrl|alusrcb[2] mux32_8x1:mux_alusrcb|out[0]~0 Ula32:alu|carry_temp[0]~1 Ula32:alu|carry_temp[1]~2 Ula32:alu|carry_temp[3]~23 Ula32:alu|carry_temp[3]~3 Ula32:alu|carry_temp[5]~4 Ula32:alu|carry_temp[7]~5 Ula32:alu|carry_temp[9]~39 Ula32:alu|carry_temp[11]~6 Ula32:alu|carry_temp[13]~7 Ula32:alu|carry_temp[15]~8 Ula32:alu|carry_temp[17]~9 Ula32:alu|carry_temp[19]~10 Ula32:alu|carry_temp[21]~11 Ula32:alu|carry_temp[23]~12 Ula32:alu|carry_temp[25]~13 Ula32:alu|carry_temp[27]~14 Ula32:alu|carry_temp[29]~15 Ula32:alu|carry_temp[30]~16 control:ctrl|Mux6~41 control:ctrl|Mux0~0 control:ctrl|Mux0~4 control:ctrl|nextState[5] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "9.392 ns" { control:ctrl|alusrcb[2] {} mux32_8x1:mux_alusrcb|out[0]~0 {} Ula32:alu|carry_temp[0]~1 {} Ula32:alu|carry_temp[1]~2 {} Ula32:alu|carry_temp[3]~23 {} Ula32:alu|carry_temp[3]~3 {} Ula32:alu|carry_temp[5]~4 {} Ula32:alu|carry_temp[7]~5 {} Ula32:alu|carry_temp[9]~39 {} Ula32:alu|carry_temp[11]~6 {} Ula32:alu|carry_temp[13]~7 {} Ula32:alu|carry_temp[15]~8 {} Ula32:alu|carry_temp[17]~9 {} Ula32:alu|carry_temp[19]~10 {} Ula32:alu|carry_temp[21]~11 {} Ula32:alu|carry_temp[23]~12 {} Ula32:alu|carry_temp[25]~13 {} Ula32:alu|carry_temp[27]~14 {} Ula32:alu|carry_temp[29]~15 {} Ula32:alu|carry_temp[30]~16 {} control:ctrl|Mux6~41 {} control:ctrl|Mux0~0 {} control:ctrl|Mux0~4 {} control:ctrl|nextState[5] {} } { 0.000ns 0.704ns 0.382ns 0.371ns 0.314ns 0.244ns 0.214ns 0.220ns 0.211ns 0.208ns 0.779ns 0.217ns 0.219ns 0.223ns 0.261ns 0.507ns 0.211ns 0.209ns 0.226ns 0.249ns 0.252ns 0.300ns 0.206ns 0.197ns } { 0.000ns 0.366ns 0.053ns 0.346ns 0.053ns 0.228ns 0.053ns 0.053ns 0.053ns 0.053ns 0.053ns 0.053ns 0.053ns 0.053ns 0.346ns 0.053ns 0.053ns 0.053ns 0.053ns 0.053ns 0.228ns 0.053ns 0.053ns 0.053ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.963 ns" { clk Instr_Reg:ir|Instr31_26[0] control:ctrl|Decoder1~0 control:ctrl|Mux11~1 control:ctrl|nextState[5] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "4.963 ns" { clk {} clk~combout {} Instr_Reg:ir|Instr31_26[0] {} control:ctrl|Decoder1~0 {} control:ctrl|Mux11~1 {} control:ctrl|nextState[5] {} } { 0.000ns 0.000ns 0.609ns 0.234ns 0.567ns 1.434ns } { 0.000ns 0.854ns 0.712ns 0.053ns 0.272ns 0.228ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.171 ns" { clk control:ctrl|state[0] control:ctrl|Mux6~0 control:ctrl|Decoder2~0 control:ctrl|Decoder2~0clkctrl control:ctrl|alusrcb[2] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "7.171 ns" { clk {} clk~combout {} control:ctrl|state[0] {} control:ctrl|Mux6~0 {} control:ctrl|Decoder2~0 {} control:ctrl|Decoder2~0clkctrl {} control:ctrl|alusrcb[2] {} } { 0.000ns 0.000ns 0.998ns 0.591ns 0.529ns 2.115ns 0.869ns } { 0.000ns 0.854ns 0.712ns 0.225ns 0.225ns 0.000ns 0.053ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Warning" "WTAN_CLOCK_WILL_NOT_OPERATE" "clk 201 " "Warning: Circuit may not operate. Detected 201 non-operational path(s) clocked by clock \"clk\" with clock skew larger than data delay. See Compilation Report for details." {  } {  } 0 0 "Circuit may not operate. Detected %2!d! non-operational path(s) clocked by clock \"%1!s!\" with clock skew larger than data delay. See Compilation Report for details." 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_NEGATIVE_HOLD_RESULT" "control:ctrl\|state\[4\] control:ctrl\|nextState\[4\] clk 6.048 ns " "Info: Found hold time violation between source  pin or register \"control:ctrl\|state\[4\]\" and destination pin or register \"control:ctrl\|nextState\[4\]\" for clock \"clk\" (Hold time is 6.048 ns)" { { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "7.317 ns + Largest " "Info: + Largest clock skew is 7.317 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 9.734 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to destination register is 9.734 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns clk 1 CLK PIN_N20 19 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 19; CLK Node = 'clk'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "cpu.v" "" { Text "C:/Users/vinij/Desktop/versaofinaltestes/cpu.v" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.050 ns) + CELL(0.712 ns) 2.616 ns Instr_Reg:ir\|Instr31_26\[1\] 2 REG LCFF_X5_Y12_N15 17 " "Info: 2: + IC(1.050 ns) + CELL(0.712 ns) = 2.616 ns; Loc. = LCFF_X5_Y12_N15; Fanout = 17; REG Node = 'Instr_Reg:ir\|Instr31_26\[1\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.762 ns" { clk Instr_Reg:ir|Instr31_26[1] } "NODE_NAME" } } { "Instr_Reg.vhd" "" { Text "C:/Users/vinij/Desktop/versaofinaltestes/Instr_Reg.vhd" 65 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.840 ns) + CELL(0.366 ns) 3.822 ns control:ctrl\|WideOr28~0 3 COMB LCCOMB_X1_Y10_N24 1 " "Info: 3: + IC(0.840 ns) + CELL(0.366 ns) = 3.822 ns; Loc. = LCCOMB_X1_Y10_N24; Fanout = 1; COMB Node = 'control:ctrl\|WideOr28~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.206 ns" { Instr_Reg:ir|Instr31_26[1] control:ctrl|WideOr28~0 } "NODE_NAME" } } { "control.v" "" { Text "C:/Users/vinij/Desktop/versaofinaltestes/control.v" 2082 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.220 ns) + CELL(0.225 ns) 4.267 ns control:ctrl\|Mux5~2 4 COMB LCCOMB_X1_Y10_N26 1 " "Info: 4: + IC(0.220 ns) + CELL(0.225 ns) = 4.267 ns; Loc. = LCCOMB_X1_Y10_N26; Fanout = 1; COMB Node = 'control:ctrl\|Mux5~2'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.445 ns" { control:ctrl|WideOr28~0 control:ctrl|Mux5~2 } "NODE_NAME" } } { "control.v" "" { Text "C:/Users/vinij/Desktop/versaofinaltestes/control.v" 120 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.264 ns) + CELL(0.378 ns) 4.909 ns control:ctrl\|Mux11~0 5 COMB LCCOMB_X1_Y10_N12 2 " "Info: 5: + IC(0.264 ns) + CELL(0.378 ns) = 4.909 ns; Loc. = LCCOMB_X1_Y10_N12; Fanout = 2; COMB Node = 'control:ctrl\|Mux11~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.642 ns" { control:ctrl|Mux5~2 control:ctrl|Mux11~0 } "NODE_NAME" } } { "control.v" "" { Text "C:/Users/vinij/Desktop/versaofinaltestes/control.v" 120 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.423 ns) + CELL(0.272 ns) 6.604 ns control:ctrl\|Mux5~8 6 COMB LCCOMB_X5_Y10_N20 1 " "Info: 6: + IC(1.423 ns) + CELL(0.272 ns) = 6.604 ns; Loc. = LCCOMB_X5_Y10_N20; Fanout = 1; COMB Node = 'control:ctrl\|Mux5~8'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.695 ns" { control:ctrl|Mux11~0 control:ctrl|Mux5~8 } "NODE_NAME" } } { "control.v" "" { Text "C:/Users/vinij/Desktop/versaofinaltestes/control.v" 120 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.945 ns) + CELL(0.000 ns) 8.549 ns control:ctrl\|Mux5~8clkctrl 7 COMB CLKCTRL_G4 5 " "Info: 7: + IC(1.945 ns) + CELL(0.000 ns) = 8.549 ns; Loc. = CLKCTRL_G4; Fanout = 5; COMB Node = 'control:ctrl\|Mux5~8clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.945 ns" { control:ctrl|Mux5~8 control:ctrl|Mux5~8clkctrl } "NODE_NAME" } } { "control.v" "" { Text "C:/Users/vinij/Desktop/versaofinaltestes/control.v" 120 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.957 ns) + CELL(0.228 ns) 9.734 ns control:ctrl\|nextState\[4\] 8 REG LCCOMB_X6_Y10_N26 1 " "Info: 8: + IC(0.957 ns) + CELL(0.228 ns) = 9.734 ns; Loc. = LCCOMB_X6_Y10_N26; Fanout = 1; REG Node = 'control:ctrl\|nextState\[4\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.185 ns" { control:ctrl|Mux5~8clkctrl control:ctrl|nextState[4] } "NODE_NAME" } } { "control.v" "" { Text "C:/Users/vinij/Desktop/versaofinaltestes/control.v" 120 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.035 ns ( 31.18 % ) " "Info: Total cell delay = 3.035 ns ( 31.18 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "6.699 ns ( 68.82 % ) " "Info: Total interconnect delay = 6.699 ns ( 68.82 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "9.734 ns" { clk Instr_Reg:ir|Instr31_26[1] control:ctrl|WideOr28~0 control:ctrl|Mux5~2 control:ctrl|Mux11~0 control:ctrl|Mux5~8 control:ctrl|Mux5~8clkctrl control:ctrl|nextState[4] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "9.734 ns" { clk {} clk~combout {} Instr_Reg:ir|Instr31_26[1] {} control:ctrl|WideOr28~0 {} control:ctrl|Mux5~2 {} control:ctrl|Mux11~0 {} control:ctrl|Mux5~8 {} control:ctrl|Mux5~8clkctrl {} control:ctrl|nextState[4] {} } { 0.000ns 0.000ns 1.050ns 0.840ns 0.220ns 0.264ns 1.423ns 1.945ns 0.957ns } { 0.000ns 0.854ns 0.712ns 0.366ns 0.225ns 0.378ns 0.272ns 0.000ns 0.228ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 2.417 ns - Shortest register " "Info: - Shortest clock path from clock \"clk\" to source register is 2.417 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns clk 1 CLK PIN_N20 19 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 19; CLK Node = 'clk'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "cpu.v" "" { Text "C:/Users/vinij/Desktop/versaofinaltestes/cpu.v" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.945 ns) + CELL(0.618 ns) 2.417 ns control:ctrl\|state\[4\] 2 REG LCFF_X6_Y10_N13 55 " "Info: 2: + IC(0.945 ns) + CELL(0.618 ns) = 2.417 ns; Loc. = LCFF_X6_Y10_N13; Fanout = 55; REG Node = 'control:ctrl\|state\[4\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.563 ns" { clk control:ctrl|state[4] } "NODE_NAME" } } { "control.v" "" { Text "C:/Users/vinij/Desktop/versaofinaltestes/control.v" 116 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.472 ns ( 60.90 % ) " "Info: Total cell delay = 1.472 ns ( 60.90 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.945 ns ( 39.10 % ) " "Info: Total interconnect delay = 0.945 ns ( 39.10 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.417 ns" { clk control:ctrl|state[4] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.417 ns" { clk {} clk~combout {} control:ctrl|state[4] {} } { 0.000ns 0.000ns 0.945ns } { 0.000ns 0.854ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "9.734 ns" { clk Instr_Reg:ir|Instr31_26[1] control:ctrl|WideOr28~0 control:ctrl|Mux5~2 control:ctrl|Mux11~0 control:ctrl|Mux5~8 control:ctrl|Mux5~8clkctrl control:ctrl|nextState[4] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "9.734 ns" { clk {} clk~combout {} Instr_Reg:ir|Instr31_26[1] {} control:ctrl|WideOr28~0 {} control:ctrl|Mux5~2 {} control:ctrl|Mux11~0 {} control:ctrl|Mux5~8 {} control:ctrl|Mux5~8clkctrl {} control:ctrl|nextState[4] {} } { 0.000ns 0.000ns 1.050ns 0.840ns 0.220ns 0.264ns 1.423ns 1.945ns 0.957ns } { 0.000ns 0.854ns 0.712ns 0.366ns 0.225ns 0.378ns 0.272ns 0.000ns 0.228ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.417 ns" { clk control:ctrl|state[4] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.417 ns" { clk {} clk~combout {} control:ctrl|state[4] {} } { 0.000ns 0.000ns 0.945ns } { 0.000ns 0.854ns 0.618ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.094 ns - " "Info: - Micro clock to output delay of source is 0.094 ns" {  } { { "control.v" "" { Text "C:/Users/vinij/Desktop/versaofinaltestes/control.v" 116 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "1.175 ns - Shortest register register " "Info: - Shortest register to register delay is 1.175 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns control:ctrl\|state\[4\] 1 REG LCFF_X6_Y10_N13 55 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X6_Y10_N13; Fanout = 55; REG Node = 'control:ctrl\|state\[4\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { control:ctrl|state[4] } "NODE_NAME" } } { "control.v" "" { Text "C:/Users/vinij/Desktop/versaofinaltestes/control.v" 116 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.767 ns) + CELL(0.154 ns) 0.921 ns control:ctrl\|Mux1~4 2 COMB LCCOMB_X6_Y10_N4 1 " "Info: 2: + IC(0.767 ns) + CELL(0.154 ns) = 0.921 ns; Loc. = LCCOMB_X6_Y10_N4; Fanout = 1; COMB Node = 'control:ctrl\|Mux1~4'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.921 ns" { control:ctrl|state[4] control:ctrl|Mux1~4 } "NODE_NAME" } } { "control.v" "" { Text "C:/Users/vinij/Desktop/versaofinaltestes/control.v" 120 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.201 ns) + CELL(0.053 ns) 1.175 ns control:ctrl\|nextState\[4\] 3 REG LCCOMB_X6_Y10_N26 1 " "Info: 3: + IC(0.201 ns) + CELL(0.053 ns) = 1.175 ns; Loc. = LCCOMB_X6_Y10_N26; Fanout = 1; REG Node = 'control:ctrl\|nextState\[4\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.254 ns" { control:ctrl|Mux1~4 control:ctrl|nextState[4] } "NODE_NAME" } } { "control.v" "" { Text "C:/Users/vinij/Desktop/versaofinaltestes/control.v" 120 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.207 ns ( 17.62 % ) " "Info: Total cell delay = 0.207 ns ( 17.62 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.968 ns ( 82.38 % ) " "Info: Total interconnect delay = 0.968 ns ( 82.38 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.175 ns" { control:ctrl|state[4] control:ctrl|Mux1~4 control:ctrl|nextState[4] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "1.175 ns" { control:ctrl|state[4] {} control:ctrl|Mux1~4 {} control:ctrl|nextState[4] {} } { 0.000ns 0.767ns 0.201ns } { 0.000ns 0.154ns 0.053ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.000 ns + " "Info: + Micro hold delay of destination is 0.000 ns" {  } { { "control.v" "" { Text "C:/Users/vinij/Desktop/versaofinaltestes/control.v" 120 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_INVERTED_CLOCK_FOUND" "" "Info: Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" {  } { { "control.v" "" { Text "C:/Users/vinij/Desktop/versaofinaltestes/control.v" 116 -1 0 } } { "control.v" "" { Text "C:/Users/vinij/Desktop/versaofinaltestes/control.v" 120 -1 0 } }  } 0 0 "Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "9.734 ns" { clk Instr_Reg:ir|Instr31_26[1] control:ctrl|WideOr28~0 control:ctrl|Mux5~2 control:ctrl|Mux11~0 control:ctrl|Mux5~8 control:ctrl|Mux5~8clkctrl control:ctrl|nextState[4] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "9.734 ns" { clk {} clk~combout {} Instr_Reg:ir|Instr31_26[1] {} control:ctrl|WideOr28~0 {} control:ctrl|Mux5~2 {} control:ctrl|Mux11~0 {} control:ctrl|Mux5~8 {} control:ctrl|Mux5~8clkctrl {} control:ctrl|nextState[4] {} } { 0.000ns 0.000ns 1.050ns 0.840ns 0.220ns 0.264ns 1.423ns 1.945ns 0.957ns } { 0.000ns 0.854ns 0.712ns 0.366ns 0.225ns 0.378ns 0.272ns 0.000ns 0.228ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.417 ns" { clk control:ctrl|state[4] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.417 ns" { clk {} clk~combout {} control:ctrl|state[4] {} } { 0.000ns 0.000ns 0.945ns } { 0.000ns 0.854ns 0.618ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.175 ns" { control:ctrl|state[4] control:ctrl|Mux1~4 control:ctrl|nextState[4] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "1.175 ns" { control:ctrl|state[4] {} control:ctrl|Mux1~4 {} control:ctrl|nextState[4] {} } { 0.000ns 0.767ns 0.201ns } { 0.000ns 0.154ns 0.053ns } "" } }  } 0 0 "Found hold time violation between source  pin or register \"%1!s!\" and destination pin or register \"%2!s!\" for clock \"%3!s!\" (Hold time is %4!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "div:DIV\|high\[30\] reset clk 11.512 ns register " "Info: tsu for register \"div:DIV\|high\[30\]\" (data pin = \"reset\", clock pin = \"clk\") is 11.512 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "13.910 ns + Longest pin register " "Info: + Longest pin to register delay is 13.910 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.864 ns) 0.864 ns reset 1 PIN PIN_M21 704 " "Info: 1: + IC(0.000 ns) + CELL(0.864 ns) = 0.864 ns; Loc. = PIN_M21; Fanout = 704; PIN Node = 'reset'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { reset } "NODE_NAME" } } { "cpu.v" "" { Text "C:/Users/vinij/Desktop/versaofinaltestes/cpu.v" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(5.475 ns) + CELL(0.545 ns) 6.884 ns div:DIV\|Add2~6 2 COMB LCCOMB_X29_Y18_N18 2 " "Info: 2: + IC(5.475 ns) + CELL(0.545 ns) = 6.884 ns; Loc. = LCCOMB_X29_Y18_N18; Fanout = 2; COMB Node = 'div:DIV\|Add2~6'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.020 ns" { reset div:DIV|Add2~6 } "NODE_NAME" } } { "div.v" "" { Text "C:/Users/vinij/Desktop/versaofinaltestes/div.v" 72 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 6.919 ns div:DIV\|Add2~10 3 COMB LCCOMB_X29_Y18_N20 2 " "Info: 3: + IC(0.000 ns) + CELL(0.035 ns) = 6.919 ns; Loc. = LCCOMB_X29_Y18_N20; Fanout = 2; COMB Node = 'div:DIV\|Add2~10'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { div:DIV|Add2~6 div:DIV|Add2~10 } "NODE_NAME" } } { "div.v" "" { Text "C:/Users/vinij/Desktop/versaofinaltestes/div.v" 72 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 6.954 ns div:DIV\|Add2~14 4 COMB LCCOMB_X29_Y18_N22 2 " "Info: 4: + IC(0.000 ns) + CELL(0.035 ns) = 6.954 ns; Loc. = LCCOMB_X29_Y18_N22; Fanout = 2; COMB Node = 'div:DIV\|Add2~14'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { div:DIV|Add2~10 div:DIV|Add2~14 } "NODE_NAME" } } { "div.v" "" { Text "C:/Users/vinij/Desktop/versaofinaltestes/div.v" 72 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 6.989 ns div:DIV\|Add2~18 5 COMB LCCOMB_X29_Y18_N24 2 " "Info: 5: + IC(0.000 ns) + CELL(0.035 ns) = 6.989 ns; Loc. = LCCOMB_X29_Y18_N24; Fanout = 2; COMB Node = 'div:DIV\|Add2~18'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { div:DIV|Add2~14 div:DIV|Add2~18 } "NODE_NAME" } } { "div.v" "" { Text "C:/Users/vinij/Desktop/versaofinaltestes/div.v" 72 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 7.024 ns div:DIV\|Add2~22 6 COMB LCCOMB_X29_Y18_N26 2 " "Info: 6: + IC(0.000 ns) + CELL(0.035 ns) = 7.024 ns; Loc. = LCCOMB_X29_Y18_N26; Fanout = 2; COMB Node = 'div:DIV\|Add2~22'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { div:DIV|Add2~18 div:DIV|Add2~22 } "NODE_NAME" } } { "div.v" "" { Text "C:/Users/vinij/Desktop/versaofinaltestes/div.v" 72 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 7.059 ns div:DIV\|Add2~26 7 COMB LCCOMB_X29_Y18_N28 2 " "Info: 7: + IC(0.000 ns) + CELL(0.035 ns) = 7.059 ns; Loc. = LCCOMB_X29_Y18_N28; Fanout = 2; COMB Node = 'div:DIV\|Add2~26'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { div:DIV|Add2~22 div:DIV|Add2~26 } "NODE_NAME" } } { "div.v" "" { Text "C:/Users/vinij/Desktop/versaofinaltestes/div.v" 72 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.168 ns) 7.227 ns div:DIV\|Add2~30 8 COMB LCCOMB_X29_Y18_N30 2 " "Info: 8: + IC(0.000 ns) + CELL(0.168 ns) = 7.227 ns; Loc. = LCCOMB_X29_Y18_N30; Fanout = 2; COMB Node = 'div:DIV\|Add2~30'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.168 ns" { div:DIV|Add2~26 div:DIV|Add2~30 } "NODE_NAME" } } { "div.v" "" { Text "C:/Users/vinij/Desktop/versaofinaltestes/div.v" 72 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 7.262 ns div:DIV\|Add2~34 9 COMB LCCOMB_X29_Y17_N0 2 " "Info: 9: + IC(0.000 ns) + CELL(0.035 ns) = 7.262 ns; Loc. = LCCOMB_X29_Y17_N0; Fanout = 2; COMB Node = 'div:DIV\|Add2~34'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { div:DIV|Add2~30 div:DIV|Add2~34 } "NODE_NAME" } } { "div.v" "" { Text "C:/Users/vinij/Desktop/versaofinaltestes/div.v" 72 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 7.297 ns div:DIV\|Add2~38 10 COMB LCCOMB_X29_Y17_N2 2 " "Info: 10: + IC(0.000 ns) + CELL(0.035 ns) = 7.297 ns; Loc. = LCCOMB_X29_Y17_N2; Fanout = 2; COMB Node = 'div:DIV\|Add2~38'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { div:DIV|Add2~34 div:DIV|Add2~38 } "NODE_NAME" } } { "div.v" "" { Text "C:/Users/vinij/Desktop/versaofinaltestes/div.v" 72 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 7.332 ns div:DIV\|Add2~42 11 COMB LCCOMB_X29_Y17_N4 2 " "Info: 11: + IC(0.000 ns) + CELL(0.035 ns) = 7.332 ns; Loc. = LCCOMB_X29_Y17_N4; Fanout = 2; COMB Node = 'div:DIV\|Add2~42'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { div:DIV|Add2~38 div:DIV|Add2~42 } "NODE_NAME" } } { "div.v" "" { Text "C:/Users/vinij/Desktop/versaofinaltestes/div.v" 72 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 7.367 ns div:DIV\|Add2~46 12 COMB LCCOMB_X29_Y17_N6 2 " "Info: 12: + IC(0.000 ns) + CELL(0.035 ns) = 7.367 ns; Loc. = LCCOMB_X29_Y17_N6; Fanout = 2; COMB Node = 'div:DIV\|Add2~46'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { div:DIV|Add2~42 div:DIV|Add2~46 } "NODE_NAME" } } { "div.v" "" { Text "C:/Users/vinij/Desktop/versaofinaltestes/div.v" 72 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 7.402 ns div:DIV\|Add2~50 13 COMB LCCOMB_X29_Y17_N8 2 " "Info: 13: + IC(0.000 ns) + CELL(0.035 ns) = 7.402 ns; Loc. = LCCOMB_X29_Y17_N8; Fanout = 2; COMB Node = 'div:DIV\|Add2~50'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { div:DIV|Add2~46 div:DIV|Add2~50 } "NODE_NAME" } } { "div.v" "" { Text "C:/Users/vinij/Desktop/versaofinaltestes/div.v" 72 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 7.437 ns div:DIV\|Add2~54 14 COMB LCCOMB_X29_Y17_N10 2 " "Info: 14: + IC(0.000 ns) + CELL(0.035 ns) = 7.437 ns; Loc. = LCCOMB_X29_Y17_N10; Fanout = 2; COMB Node = 'div:DIV\|Add2~54'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { div:DIV|Add2~50 div:DIV|Add2~54 } "NODE_NAME" } } { "div.v" "" { Text "C:/Users/vinij/Desktop/versaofinaltestes/div.v" 72 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 7.472 ns div:DIV\|Add2~58 15 COMB LCCOMB_X29_Y17_N12 2 " "Info: 15: + IC(0.000 ns) + CELL(0.035 ns) = 7.472 ns; Loc. = LCCOMB_X29_Y17_N12; Fanout = 2; COMB Node = 'div:DIV\|Add2~58'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { div:DIV|Add2~54 div:DIV|Add2~58 } "NODE_NAME" } } { "div.v" "" { Text "C:/Users/vinij/Desktop/versaofinaltestes/div.v" 72 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.124 ns) 7.596 ns div:DIV\|Add2~62 16 COMB LCCOMB_X29_Y17_N14 2 " "Info: 16: + IC(0.000 ns) + CELL(0.124 ns) = 7.596 ns; Loc. = LCCOMB_X29_Y17_N14; Fanout = 2; COMB Node = 'div:DIV\|Add2~62'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.124 ns" { div:DIV|Add2~58 div:DIV|Add2~62 } "NODE_NAME" } } { "div.v" "" { Text "C:/Users/vinij/Desktop/versaofinaltestes/div.v" 72 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 7.631 ns div:DIV\|Add2~66 17 COMB LCCOMB_X29_Y17_N16 2 " "Info: 17: + IC(0.000 ns) + CELL(0.035 ns) = 7.631 ns; Loc. = LCCOMB_X29_Y17_N16; Fanout = 2; COMB Node = 'div:DIV\|Add2~66'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { div:DIV|Add2~62 div:DIV|Add2~66 } "NODE_NAME" } } { "div.v" "" { Text "C:/Users/vinij/Desktop/versaofinaltestes/div.v" 72 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 7.666 ns div:DIV\|Add2~70 18 COMB LCCOMB_X29_Y17_N18 2 " "Info: 18: + IC(0.000 ns) + CELL(0.035 ns) = 7.666 ns; Loc. = LCCOMB_X29_Y17_N18; Fanout = 2; COMB Node = 'div:DIV\|Add2~70'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { div:DIV|Add2~66 div:DIV|Add2~70 } "NODE_NAME" } } { "div.v" "" { Text "C:/Users/vinij/Desktop/versaofinaltestes/div.v" 72 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 7.701 ns div:DIV\|Add2~74 19 COMB LCCOMB_X29_Y17_N20 2 " "Info: 19: + IC(0.000 ns) + CELL(0.035 ns) = 7.701 ns; Loc. = LCCOMB_X29_Y17_N20; Fanout = 2; COMB Node = 'div:DIV\|Add2~74'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { div:DIV|Add2~70 div:DIV|Add2~74 } "NODE_NAME" } } { "div.v" "" { Text "C:/Users/vinij/Desktop/versaofinaltestes/div.v" 72 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 7.736 ns div:DIV\|Add2~78 20 COMB LCCOMB_X29_Y17_N22 2 " "Info: 20: + IC(0.000 ns) + CELL(0.035 ns) = 7.736 ns; Loc. = LCCOMB_X29_Y17_N22; Fanout = 2; COMB Node = 'div:DIV\|Add2~78'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { div:DIV|Add2~74 div:DIV|Add2~78 } "NODE_NAME" } } { "div.v" "" { Text "C:/Users/vinij/Desktop/versaofinaltestes/div.v" 72 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 7.771 ns div:DIV\|Add2~82 21 COMB LCCOMB_X29_Y17_N24 2 " "Info: 21: + IC(0.000 ns) + CELL(0.035 ns) = 7.771 ns; Loc. = LCCOMB_X29_Y17_N24; Fanout = 2; COMB Node = 'div:DIV\|Add2~82'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { div:DIV|Add2~78 div:DIV|Add2~82 } "NODE_NAME" } } { "div.v" "" { Text "C:/Users/vinij/Desktop/versaofinaltestes/div.v" 72 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 7.806 ns div:DIV\|Add2~86 22 COMB LCCOMB_X29_Y17_N26 2 " "Info: 22: + IC(0.000 ns) + CELL(0.035 ns) = 7.806 ns; Loc. = LCCOMB_X29_Y17_N26; Fanout = 2; COMB Node = 'div:DIV\|Add2~86'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { div:DIV|Add2~82 div:DIV|Add2~86 } "NODE_NAME" } } { "div.v" "" { Text "C:/Users/vinij/Desktop/versaofinaltestes/div.v" 72 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 7.841 ns div:DIV\|Add2~90 23 COMB LCCOMB_X29_Y17_N28 2 " "Info: 23: + IC(0.000 ns) + CELL(0.035 ns) = 7.841 ns; Loc. = LCCOMB_X29_Y17_N28; Fanout = 2; COMB Node = 'div:DIV\|Add2~90'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { div:DIV|Add2~86 div:DIV|Add2~90 } "NODE_NAME" } } { "div.v" "" { Text "C:/Users/vinij/Desktop/versaofinaltestes/div.v" 72 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.168 ns) 8.009 ns div:DIV\|Add2~94 24 COMB LCCOMB_X29_Y17_N30 2 " "Info: 24: + IC(0.000 ns) + CELL(0.168 ns) = 8.009 ns; Loc. = LCCOMB_X29_Y17_N30; Fanout = 2; COMB Node = 'div:DIV\|Add2~94'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.168 ns" { div:DIV|Add2~90 div:DIV|Add2~94 } "NODE_NAME" } } { "div.v" "" { Text "C:/Users/vinij/Desktop/versaofinaltestes/div.v" 72 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 8.044 ns div:DIV\|Add2~98 25 COMB LCCOMB_X29_Y16_N0 2 " "Info: 25: + IC(0.000 ns) + CELL(0.035 ns) = 8.044 ns; Loc. = LCCOMB_X29_Y16_N0; Fanout = 2; COMB Node = 'div:DIV\|Add2~98'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { div:DIV|Add2~94 div:DIV|Add2~98 } "NODE_NAME" } } { "div.v" "" { Text "C:/Users/vinij/Desktop/versaofinaltestes/div.v" 72 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 8.079 ns div:DIV\|Add2~102 26 COMB LCCOMB_X29_Y16_N2 2 " "Info: 26: + IC(0.000 ns) + CELL(0.035 ns) = 8.079 ns; Loc. = LCCOMB_X29_Y16_N2; Fanout = 2; COMB Node = 'div:DIV\|Add2~102'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { div:DIV|Add2~98 div:DIV|Add2~102 } "NODE_NAME" } } { "div.v" "" { Text "C:/Users/vinij/Desktop/versaofinaltestes/div.v" 72 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 8.114 ns div:DIV\|Add2~106 27 COMB LCCOMB_X29_Y16_N4 2 " "Info: 27: + IC(0.000 ns) + CELL(0.035 ns) = 8.114 ns; Loc. = LCCOMB_X29_Y16_N4; Fanout = 2; COMB Node = 'div:DIV\|Add2~106'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { div:DIV|Add2~102 div:DIV|Add2~106 } "NODE_NAME" } } { "div.v" "" { Text "C:/Users/vinij/Desktop/versaofinaltestes/div.v" 72 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 8.149 ns div:DIV\|Add2~110 28 COMB LCCOMB_X29_Y16_N6 2 " "Info: 28: + IC(0.000 ns) + CELL(0.035 ns) = 8.149 ns; Loc. = LCCOMB_X29_Y16_N6; Fanout = 2; COMB Node = 'div:DIV\|Add2~110'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { div:DIV|Add2~106 div:DIV|Add2~110 } "NODE_NAME" } } { "div.v" "" { Text "C:/Users/vinij/Desktop/versaofinaltestes/div.v" 72 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 8.184 ns div:DIV\|Add2~114 29 COMB LCCOMB_X29_Y16_N8 2 " "Info: 29: + IC(0.000 ns) + CELL(0.035 ns) = 8.184 ns; Loc. = LCCOMB_X29_Y16_N8; Fanout = 2; COMB Node = 'div:DIV\|Add2~114'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { div:DIV|Add2~110 div:DIV|Add2~114 } "NODE_NAME" } } { "div.v" "" { Text "C:/Users/vinij/Desktop/versaofinaltestes/div.v" 72 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 8.219 ns div:DIV\|Add2~118 30 COMB LCCOMB_X29_Y16_N10 2 " "Info: 30: + IC(0.000 ns) + CELL(0.035 ns) = 8.219 ns; Loc. = LCCOMB_X29_Y16_N10; Fanout = 2; COMB Node = 'div:DIV\|Add2~118'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { div:DIV|Add2~114 div:DIV|Add2~118 } "NODE_NAME" } } { "div.v" "" { Text "C:/Users/vinij/Desktop/versaofinaltestes/div.v" 72 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 8.254 ns div:DIV\|Add2~122 31 COMB LCCOMB_X29_Y16_N12 2 " "Info: 31: + IC(0.000 ns) + CELL(0.035 ns) = 8.254 ns; Loc. = LCCOMB_X29_Y16_N12; Fanout = 2; COMB Node = 'div:DIV\|Add2~122'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { div:DIV|Add2~118 div:DIV|Add2~122 } "NODE_NAME" } } { "div.v" "" { Text "C:/Users/vinij/Desktop/versaofinaltestes/div.v" 72 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.124 ns) 8.378 ns div:DIV\|Add2~126 32 COMB LCCOMB_X29_Y16_N14 2 " "Info: 32: + IC(0.000 ns) + CELL(0.124 ns) = 8.378 ns; Loc. = LCCOMB_X29_Y16_N14; Fanout = 2; COMB Node = 'div:DIV\|Add2~126'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.124 ns" { div:DIV|Add2~122 div:DIV|Add2~126 } "NODE_NAME" } } { "div.v" "" { Text "C:/Users/vinij/Desktop/versaofinaltestes/div.v" 72 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 8.413 ns div:DIV\|Add2~130 33 COMB LCCOMB_X29_Y16_N16 2 " "Info: 33: + IC(0.000 ns) + CELL(0.035 ns) = 8.413 ns; Loc. = LCCOMB_X29_Y16_N16; Fanout = 2; COMB Node = 'div:DIV\|Add2~130'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { div:DIV|Add2~126 div:DIV|Add2~130 } "NODE_NAME" } } { "div.v" "" { Text "C:/Users/vinij/Desktop/versaofinaltestes/div.v" 72 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 8.448 ns div:DIV\|Add2~134 34 COMB LCCOMB_X29_Y16_N18 2 " "Info: 34: + IC(0.000 ns) + CELL(0.035 ns) = 8.448 ns; Loc. = LCCOMB_X29_Y16_N18; Fanout = 2; COMB Node = 'div:DIV\|Add2~134'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { div:DIV|Add2~130 div:DIV|Add2~134 } "NODE_NAME" } } { "div.v" "" { Text "C:/Users/vinij/Desktop/versaofinaltestes/div.v" 72 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 8.483 ns div:DIV\|Add2~138 35 COMB LCCOMB_X29_Y16_N20 2 " "Info: 35: + IC(0.000 ns) + CELL(0.035 ns) = 8.483 ns; Loc. = LCCOMB_X29_Y16_N20; Fanout = 2; COMB Node = 'div:DIV\|Add2~138'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { div:DIV|Add2~134 div:DIV|Add2~138 } "NODE_NAME" } } { "div.v" "" { Text "C:/Users/vinij/Desktop/versaofinaltestes/div.v" 72 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 8.518 ns div:DIV\|Add2~142 36 COMB LCCOMB_X29_Y16_N22 2 " "Info: 36: + IC(0.000 ns) + CELL(0.035 ns) = 8.518 ns; Loc. = LCCOMB_X29_Y16_N22; Fanout = 2; COMB Node = 'div:DIV\|Add2~142'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { div:DIV|Add2~138 div:DIV|Add2~142 } "NODE_NAME" } } { "div.v" "" { Text "C:/Users/vinij/Desktop/versaofinaltestes/div.v" 72 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 8.553 ns div:DIV\|Add2~146 37 COMB LCCOMB_X29_Y16_N24 2 " "Info: 37: + IC(0.000 ns) + CELL(0.035 ns) = 8.553 ns; Loc. = LCCOMB_X29_Y16_N24; Fanout = 2; COMB Node = 'div:DIV\|Add2~146'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { div:DIV|Add2~142 div:DIV|Add2~146 } "NODE_NAME" } } { "div.v" "" { Text "C:/Users/vinij/Desktop/versaofinaltestes/div.v" 72 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 8.588 ns div:DIV\|Add2~150 38 COMB LCCOMB_X29_Y16_N26 2 " "Info: 38: + IC(0.000 ns) + CELL(0.035 ns) = 8.588 ns; Loc. = LCCOMB_X29_Y16_N26; Fanout = 2; COMB Node = 'div:DIV\|Add2~150'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { div:DIV|Add2~146 div:DIV|Add2~150 } "NODE_NAME" } } { "div.v" "" { Text "C:/Users/vinij/Desktop/versaofinaltestes/div.v" 72 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 8.623 ns div:DIV\|Add2~154 39 COMB LCCOMB_X29_Y16_N28 2 " "Info: 39: + IC(0.000 ns) + CELL(0.035 ns) = 8.623 ns; Loc. = LCCOMB_X29_Y16_N28; Fanout = 2; COMB Node = 'div:DIV\|Add2~154'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { div:DIV|Add2~150 div:DIV|Add2~154 } "NODE_NAME" } } { "div.v" "" { Text "C:/Users/vinij/Desktop/versaofinaltestes/div.v" 72 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.168 ns) 8.791 ns div:DIV\|Add2~158 40 COMB LCCOMB_X29_Y16_N30 2 " "Info: 40: + IC(0.000 ns) + CELL(0.168 ns) = 8.791 ns; Loc. = LCCOMB_X29_Y16_N30; Fanout = 2; COMB Node = 'div:DIV\|Add2~158'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.168 ns" { div:DIV|Add2~154 div:DIV|Add2~158 } "NODE_NAME" } } { "div.v" "" { Text "C:/Users/vinij/Desktop/versaofinaltestes/div.v" 72 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 8.826 ns div:DIV\|Add2~162 41 COMB LCCOMB_X29_Y15_N0 2 " "Info: 41: + IC(0.000 ns) + CELL(0.035 ns) = 8.826 ns; Loc. = LCCOMB_X29_Y15_N0; Fanout = 2; COMB Node = 'div:DIV\|Add2~162'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { div:DIV|Add2~158 div:DIV|Add2~162 } "NODE_NAME" } } { "div.v" "" { Text "C:/Users/vinij/Desktop/versaofinaltestes/div.v" 72 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 8.861 ns div:DIV\|Add2~166 42 COMB LCCOMB_X29_Y15_N2 2 " "Info: 42: + IC(0.000 ns) + CELL(0.035 ns) = 8.861 ns; Loc. = LCCOMB_X29_Y15_N2; Fanout = 2; COMB Node = 'div:DIV\|Add2~166'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { div:DIV|Add2~162 div:DIV|Add2~166 } "NODE_NAME" } } { "div.v" "" { Text "C:/Users/vinij/Desktop/versaofinaltestes/div.v" 72 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 8.896 ns div:DIV\|Add2~170 43 COMB LCCOMB_X29_Y15_N4 2 " "Info: 43: + IC(0.000 ns) + CELL(0.035 ns) = 8.896 ns; Loc. = LCCOMB_X29_Y15_N4; Fanout = 2; COMB Node = 'div:DIV\|Add2~170'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { div:DIV|Add2~166 div:DIV|Add2~170 } "NODE_NAME" } } { "div.v" "" { Text "C:/Users/vinij/Desktop/versaofinaltestes/div.v" 72 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 8.931 ns div:DIV\|Add2~174 44 COMB LCCOMB_X29_Y15_N6 2 " "Info: 44: + IC(0.000 ns) + CELL(0.035 ns) = 8.931 ns; Loc. = LCCOMB_X29_Y15_N6; Fanout = 2; COMB Node = 'div:DIV\|Add2~174'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { div:DIV|Add2~170 div:DIV|Add2~174 } "NODE_NAME" } } { "div.v" "" { Text "C:/Users/vinij/Desktop/versaofinaltestes/div.v" 72 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 8.966 ns div:DIV\|Add2~178 45 COMB LCCOMB_X29_Y15_N8 2 " "Info: 45: + IC(0.000 ns) + CELL(0.035 ns) = 8.966 ns; Loc. = LCCOMB_X29_Y15_N8; Fanout = 2; COMB Node = 'div:DIV\|Add2~178'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { div:DIV|Add2~174 div:DIV|Add2~178 } "NODE_NAME" } } { "div.v" "" { Text "C:/Users/vinij/Desktop/versaofinaltestes/div.v" 72 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 9.001 ns div:DIV\|Add2~182 46 COMB LCCOMB_X29_Y15_N10 2 " "Info: 46: + IC(0.000 ns) + CELL(0.035 ns) = 9.001 ns; Loc. = LCCOMB_X29_Y15_N10; Fanout = 2; COMB Node = 'div:DIV\|Add2~182'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { div:DIV|Add2~178 div:DIV|Add2~182 } "NODE_NAME" } } { "div.v" "" { Text "C:/Users/vinij/Desktop/versaofinaltestes/div.v" 72 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 9.036 ns div:DIV\|Add2~186 47 COMB LCCOMB_X29_Y15_N12 2 " "Info: 47: + IC(0.000 ns) + CELL(0.035 ns) = 9.036 ns; Loc. = LCCOMB_X29_Y15_N12; Fanout = 2; COMB Node = 'div:DIV\|Add2~186'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { div:DIV|Add2~182 div:DIV|Add2~186 } "NODE_NAME" } } { "div.v" "" { Text "C:/Users/vinij/Desktop/versaofinaltestes/div.v" 72 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.124 ns) 9.160 ns div:DIV\|Add2~190 48 COMB LCCOMB_X29_Y15_N14 2 " "Info: 48: + IC(0.000 ns) + CELL(0.124 ns) = 9.160 ns; Loc. = LCCOMB_X29_Y15_N14; Fanout = 2; COMB Node = 'div:DIV\|Add2~190'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.124 ns" { div:DIV|Add2~186 div:DIV|Add2~190 } "NODE_NAME" } } { "div.v" "" { Text "C:/Users/vinij/Desktop/versaofinaltestes/div.v" 72 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 9.195 ns div:DIV\|Add2~194 49 COMB LCCOMB_X29_Y15_N16 2 " "Info: 49: + IC(0.000 ns) + CELL(0.035 ns) = 9.195 ns; Loc. = LCCOMB_X29_Y15_N16; Fanout = 2; COMB Node = 'div:DIV\|Add2~194'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { div:DIV|Add2~190 div:DIV|Add2~194 } "NODE_NAME" } } { "div.v" "" { Text "C:/Users/vinij/Desktop/versaofinaltestes/div.v" 72 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 9.230 ns div:DIV\|Add2~198 50 COMB LCCOMB_X29_Y15_N18 2 " "Info: 50: + IC(0.000 ns) + CELL(0.035 ns) = 9.230 ns; Loc. = LCCOMB_X29_Y15_N18; Fanout = 2; COMB Node = 'div:DIV\|Add2~198'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { div:DIV|Add2~194 div:DIV|Add2~198 } "NODE_NAME" } } { "div.v" "" { Text "C:/Users/vinij/Desktop/versaofinaltestes/div.v" 72 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 9.265 ns div:DIV\|Add2~202 51 COMB LCCOMB_X29_Y15_N20 2 " "Info: 51: + IC(0.000 ns) + CELL(0.035 ns) = 9.265 ns; Loc. = LCCOMB_X29_Y15_N20; Fanout = 2; COMB Node = 'div:DIV\|Add2~202'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { div:DIV|Add2~198 div:DIV|Add2~202 } "NODE_NAME" } } { "div.v" "" { Text "C:/Users/vinij/Desktop/versaofinaltestes/div.v" 72 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 9.300 ns div:DIV\|Add2~206 52 COMB LCCOMB_X29_Y15_N22 2 " "Info: 52: + IC(0.000 ns) + CELL(0.035 ns) = 9.300 ns; Loc. = LCCOMB_X29_Y15_N22; Fanout = 2; COMB Node = 'div:DIV\|Add2~206'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { div:DIV|Add2~202 div:DIV|Add2~206 } "NODE_NAME" } } { "div.v" "" { Text "C:/Users/vinij/Desktop/versaofinaltestes/div.v" 72 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 9.335 ns div:DIV\|Add2~210 53 COMB LCCOMB_X29_Y15_N24 2 " "Info: 53: + IC(0.000 ns) + CELL(0.035 ns) = 9.335 ns; Loc. = LCCOMB_X29_Y15_N24; Fanout = 2; COMB Node = 'div:DIV\|Add2~210'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { div:DIV|Add2~206 div:DIV|Add2~210 } "NODE_NAME" } } { "div.v" "" { Text "C:/Users/vinij/Desktop/versaofinaltestes/div.v" 72 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 9.370 ns div:DIV\|Add2~214 54 COMB LCCOMB_X29_Y15_N26 2 " "Info: 54: + IC(0.000 ns) + CELL(0.035 ns) = 9.370 ns; Loc. = LCCOMB_X29_Y15_N26; Fanout = 2; COMB Node = 'div:DIV\|Add2~214'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { div:DIV|Add2~210 div:DIV|Add2~214 } "NODE_NAME" } } { "div.v" "" { Text "C:/Users/vinij/Desktop/versaofinaltestes/div.v" 72 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 9.405 ns div:DIV\|Add2~218 55 COMB LCCOMB_X29_Y15_N28 2 " "Info: 55: + IC(0.000 ns) + CELL(0.035 ns) = 9.405 ns; Loc. = LCCOMB_X29_Y15_N28; Fanout = 2; COMB Node = 'div:DIV\|Add2~218'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { div:DIV|Add2~214 div:DIV|Add2~218 } "NODE_NAME" } } { "div.v" "" { Text "C:/Users/vinij/Desktop/versaofinaltestes/div.v" 72 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.168 ns) 9.573 ns div:DIV\|Add2~222 56 COMB LCCOMB_X29_Y15_N30 2 " "Info: 56: + IC(0.000 ns) + CELL(0.168 ns) = 9.573 ns; Loc. = LCCOMB_X29_Y15_N30; Fanout = 2; COMB Node = 'div:DIV\|Add2~222'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.168 ns" { div:DIV|Add2~218 div:DIV|Add2~222 } "NODE_NAME" } } { "div.v" "" { Text "C:/Users/vinij/Desktop/versaofinaltestes/div.v" 72 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 9.608 ns div:DIV\|Add2~226 57 COMB LCCOMB_X29_Y14_N0 2 " "Info: 57: + IC(0.000 ns) + CELL(0.035 ns) = 9.608 ns; Loc. = LCCOMB_X29_Y14_N0; Fanout = 2; COMB Node = 'div:DIV\|Add2~226'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { div:DIV|Add2~222 div:DIV|Add2~226 } "NODE_NAME" } } { "div.v" "" { Text "C:/Users/vinij/Desktop/versaofinaltestes/div.v" 72 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 9.643 ns div:DIV\|Add2~230 58 COMB LCCOMB_X29_Y14_N2 2 " "Info: 58: + IC(0.000 ns) + CELL(0.035 ns) = 9.643 ns; Loc. = LCCOMB_X29_Y14_N2; Fanout = 2; COMB Node = 'div:DIV\|Add2~230'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { div:DIV|Add2~226 div:DIV|Add2~230 } "NODE_NAME" } } { "div.v" "" { Text "C:/Users/vinij/Desktop/versaofinaltestes/div.v" 72 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 9.678 ns div:DIV\|Add2~234 59 COMB LCCOMB_X29_Y14_N4 2 " "Info: 59: + IC(0.000 ns) + CELL(0.035 ns) = 9.678 ns; Loc. = LCCOMB_X29_Y14_N4; Fanout = 2; COMB Node = 'div:DIV\|Add2~234'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { div:DIV|Add2~230 div:DIV|Add2~234 } "NODE_NAME" } } { "div.v" "" { Text "C:/Users/vinij/Desktop/versaofinaltestes/div.v" 72 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 9.713 ns div:DIV\|Add2~238 60 COMB LCCOMB_X29_Y14_N6 2 " "Info: 60: + IC(0.000 ns) + CELL(0.035 ns) = 9.713 ns; Loc. = LCCOMB_X29_Y14_N6; Fanout = 2; COMB Node = 'div:DIV\|Add2~238'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { div:DIV|Add2~234 div:DIV|Add2~238 } "NODE_NAME" } } { "div.v" "" { Text "C:/Users/vinij/Desktop/versaofinaltestes/div.v" 72 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 9.748 ns div:DIV\|Add2~242 61 COMB LCCOMB_X29_Y14_N8 2 " "Info: 61: + IC(0.000 ns) + CELL(0.035 ns) = 9.748 ns; Loc. = LCCOMB_X29_Y14_N8; Fanout = 2; COMB Node = 'div:DIV\|Add2~242'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { div:DIV|Add2~238 div:DIV|Add2~242 } "NODE_NAME" } } { "div.v" "" { Text "C:/Users/vinij/Desktop/versaofinaltestes/div.v" 72 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 9.783 ns div:DIV\|Add2~246 62 COMB LCCOMB_X29_Y14_N10 2 " "Info: 62: + IC(0.000 ns) + CELL(0.035 ns) = 9.783 ns; Loc. = LCCOMB_X29_Y14_N10; Fanout = 2; COMB Node = 'div:DIV\|Add2~246'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { div:DIV|Add2~242 div:DIV|Add2~246 } "NODE_NAME" } } { "div.v" "" { Text "C:/Users/vinij/Desktop/versaofinaltestes/div.v" 72 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 9.818 ns div:DIV\|Add2~250 63 COMB LCCOMB_X29_Y14_N12 2 " "Info: 63: + IC(0.000 ns) + CELL(0.035 ns) = 9.818 ns; Loc. = LCCOMB_X29_Y14_N12; Fanout = 2; COMB Node = 'div:DIV\|Add2~250'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { div:DIV|Add2~246 div:DIV|Add2~250 } "NODE_NAME" } } { "div.v" "" { Text "C:/Users/vinij/Desktop/versaofinaltestes/div.v" 72 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.124 ns) 9.942 ns div:DIV\|Add2~254 64 COMB LCCOMB_X29_Y14_N14 1 " "Info: 64: + IC(0.000 ns) + CELL(0.124 ns) = 9.942 ns; Loc. = LCCOMB_X29_Y14_N14; Fanout = 1; COMB Node = 'div:DIV\|Add2~254'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.124 ns" { div:DIV|Add2~250 div:DIV|Add2~254 } "NODE_NAME" } } { "div.v" "" { Text "C:/Users/vinij/Desktop/versaofinaltestes/div.v" 72 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.125 ns) 10.067 ns div:DIV\|Add2~257 65 COMB LCCOMB_X29_Y14_N16 161 " "Info: 65: + IC(0.000 ns) + CELL(0.125 ns) = 10.067 ns; Loc. = LCCOMB_X29_Y14_N16; Fanout = 161; COMB Node = 'div:DIV\|Add2~257'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.125 ns" { div:DIV|Add2~254 div:DIV|Add2~257 } "NODE_NAME" } } { "div.v" "" { Text "C:/Users/vinij/Desktop/versaofinaltestes/div.v" 72 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.661 ns) + CELL(0.516 ns) 11.244 ns div:DIV\|Add5~2 66 COMB LCCOMB_X30_Y14_N0 2 " "Info: 66: + IC(0.661 ns) + CELL(0.516 ns) = 11.244 ns; Loc. = LCCOMB_X30_Y14_N0; Fanout = 2; COMB Node = 'div:DIV\|Add5~2'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.177 ns" { div:DIV|Add2~257 div:DIV|Add5~2 } "NODE_NAME" } } { "div.v" "" { Text "C:/Users/vinij/Desktop/versaofinaltestes/div.v" 94 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 11.279 ns div:DIV\|Add5~6 67 COMB LCCOMB_X30_Y14_N2 2 " "Info: 67: + IC(0.000 ns) + CELL(0.035 ns) = 11.279 ns; Loc. = LCCOMB_X30_Y14_N2; Fanout = 2; COMB Node = 'div:DIV\|Add5~6'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { div:DIV|Add5~2 div:DIV|Add5~6 } "NODE_NAME" } } { "div.v" "" { Text "C:/Users/vinij/Desktop/versaofinaltestes/div.v" 94 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 11.314 ns div:DIV\|Add5~10 68 COMB LCCOMB_X30_Y14_N4 2 " "Info: 68: + IC(0.000 ns) + CELL(0.035 ns) = 11.314 ns; Loc. = LCCOMB_X30_Y14_N4; Fanout = 2; COMB Node = 'div:DIV\|Add5~10'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { div:DIV|Add5~6 div:DIV|Add5~10 } "NODE_NAME" } } { "div.v" "" { Text "C:/Users/vinij/Desktop/versaofinaltestes/div.v" 94 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 11.349 ns div:DIV\|Add5~14 69 COMB LCCOMB_X30_Y14_N6 2 " "Info: 69: + IC(0.000 ns) + CELL(0.035 ns) = 11.349 ns; Loc. = LCCOMB_X30_Y14_N6; Fanout = 2; COMB Node = 'div:DIV\|Add5~14'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { div:DIV|Add5~10 div:DIV|Add5~14 } "NODE_NAME" } } { "div.v" "" { Text "C:/Users/vinij/Desktop/versaofinaltestes/div.v" 94 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 11.384 ns div:DIV\|Add5~18 70 COMB LCCOMB_X30_Y14_N8 2 " "Info: 70: + IC(0.000 ns) + CELL(0.035 ns) = 11.384 ns; Loc. = LCCOMB_X30_Y14_N8; Fanout = 2; COMB Node = 'div:DIV\|Add5~18'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { div:DIV|Add5~14 div:DIV|Add5~18 } "NODE_NAME" } } { "div.v" "" { Text "C:/Users/vinij/Desktop/versaofinaltestes/div.v" 94 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 11.419 ns div:DIV\|Add5~22 71 COMB LCCOMB_X30_Y14_N10 2 " "Info: 71: + IC(0.000 ns) + CELL(0.035 ns) = 11.419 ns; Loc. = LCCOMB_X30_Y14_N10; Fanout = 2; COMB Node = 'div:DIV\|Add5~22'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { div:DIV|Add5~18 div:DIV|Add5~22 } "NODE_NAME" } } { "div.v" "" { Text "C:/Users/vinij/Desktop/versaofinaltestes/div.v" 94 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 11.454 ns div:DIV\|Add5~26 72 COMB LCCOMB_X30_Y14_N12 2 " "Info: 72: + IC(0.000 ns) + CELL(0.035 ns) = 11.454 ns; Loc. = LCCOMB_X30_Y14_N12; Fanout = 2; COMB Node = 'div:DIV\|Add5~26'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { div:DIV|Add5~22 div:DIV|Add5~26 } "NODE_NAME" } } { "div.v" "" { Text "C:/Users/vinij/Desktop/versaofinaltestes/div.v" 94 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.096 ns) 11.550 ns div:DIV\|Add5~30 73 COMB LCCOMB_X30_Y14_N14 2 " "Info: 73: + IC(0.000 ns) + CELL(0.096 ns) = 11.550 ns; Loc. = LCCOMB_X30_Y14_N14; Fanout = 2; COMB Node = 'div:DIV\|Add5~30'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.096 ns" { div:DIV|Add5~26 div:DIV|Add5~30 } "NODE_NAME" } } { "div.v" "" { Text "C:/Users/vinij/Desktop/versaofinaltestes/div.v" 94 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 11.585 ns div:DIV\|Add5~34 74 COMB LCCOMB_X30_Y14_N16 2 " "Info: 74: + IC(0.000 ns) + CELL(0.035 ns) = 11.585 ns; Loc. = LCCOMB_X30_Y14_N16; Fanout = 2; COMB Node = 'div:DIV\|Add5~34'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { div:DIV|Add5~30 div:DIV|Add5~34 } "NODE_NAME" } } { "div.v" "" { Text "C:/Users/vinij/Desktop/versaofinaltestes/div.v" 94 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 11.620 ns div:DIV\|Add5~38 75 COMB LCCOMB_X30_Y14_N18 2 " "Info: 75: + IC(0.000 ns) + CELL(0.035 ns) = 11.620 ns; Loc. = LCCOMB_X30_Y14_N18; Fanout = 2; COMB Node = 'div:DIV\|Add5~38'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { div:DIV|Add5~34 div:DIV|Add5~38 } "NODE_NAME" } } { "div.v" "" { Text "C:/Users/vinij/Desktop/versaofinaltestes/div.v" 94 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 11.655 ns div:DIV\|Add5~42 76 COMB LCCOMB_X30_Y14_N20 2 " "Info: 76: + IC(0.000 ns) + CELL(0.035 ns) = 11.655 ns; Loc. = LCCOMB_X30_Y14_N20; Fanout = 2; COMB Node = 'div:DIV\|Add5~42'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { div:DIV|Add5~38 div:DIV|Add5~42 } "NODE_NAME" } } { "div.v" "" { Text "C:/Users/vinij/Desktop/versaofinaltestes/div.v" 94 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 11.690 ns div:DIV\|Add5~46 77 COMB LCCOMB_X30_Y14_N22 2 " "Info: 77: + IC(0.000 ns) + CELL(0.035 ns) = 11.690 ns; Loc. = LCCOMB_X30_Y14_N22; Fanout = 2; COMB Node = 'div:DIV\|Add5~46'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { div:DIV|Add5~42 div:DIV|Add5~46 } "NODE_NAME" } } { "div.v" "" { Text "C:/Users/vinij/Desktop/versaofinaltestes/div.v" 94 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 11.725 ns div:DIV\|Add5~50 78 COMB LCCOMB_X30_Y14_N24 2 " "Info: 78: + IC(0.000 ns) + CELL(0.035 ns) = 11.725 ns; Loc. = LCCOMB_X30_Y14_N24; Fanout = 2; COMB Node = 'div:DIV\|Add5~50'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { div:DIV|Add5~46 div:DIV|Add5~50 } "NODE_NAME" } } { "div.v" "" { Text "C:/Users/vinij/Desktop/versaofinaltestes/div.v" 94 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 11.760 ns div:DIV\|Add5~54 79 COMB LCCOMB_X30_Y14_N26 2 " "Info: 79: + IC(0.000 ns) + CELL(0.035 ns) = 11.760 ns; Loc. = LCCOMB_X30_Y14_N26; Fanout = 2; COMB Node = 'div:DIV\|Add5~54'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { div:DIV|Add5~50 div:DIV|Add5~54 } "NODE_NAME" } } { "div.v" "" { Text "C:/Users/vinij/Desktop/versaofinaltestes/div.v" 94 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 11.795 ns div:DIV\|Add5~58 80 COMB LCCOMB_X30_Y14_N28 2 " "Info: 80: + IC(0.000 ns) + CELL(0.035 ns) = 11.795 ns; Loc. = LCCOMB_X30_Y14_N28; Fanout = 2; COMB Node = 'div:DIV\|Add5~58'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { div:DIV|Add5~54 div:DIV|Add5~58 } "NODE_NAME" } } { "div.v" "" { Text "C:/Users/vinij/Desktop/versaofinaltestes/div.v" 94 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.200 ns) 11.995 ns div:DIV\|Add5~62 81 COMB LCCOMB_X30_Y14_N30 2 " "Info: 81: + IC(0.000 ns) + CELL(0.200 ns) = 11.995 ns; Loc. = LCCOMB_X30_Y14_N30; Fanout = 2; COMB Node = 'div:DIV\|Add5~62'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.200 ns" { div:DIV|Add5~58 div:DIV|Add5~62 } "NODE_NAME" } } { "div.v" "" { Text "C:/Users/vinij/Desktop/versaofinaltestes/div.v" 94 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 12.030 ns div:DIV\|Add5~66 82 COMB LCCOMB_X30_Y13_N0 2 " "Info: 82: + IC(0.000 ns) + CELL(0.035 ns) = 12.030 ns; Loc. = LCCOMB_X30_Y13_N0; Fanout = 2; COMB Node = 'div:DIV\|Add5~66'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { div:DIV|Add5~62 div:DIV|Add5~66 } "NODE_NAME" } } { "div.v" "" { Text "C:/Users/vinij/Desktop/versaofinaltestes/div.v" 94 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 12.065 ns div:DIV\|Add5~70 83 COMB LCCOMB_X30_Y13_N2 2 " "Info: 83: + IC(0.000 ns) + CELL(0.035 ns) = 12.065 ns; Loc. = LCCOMB_X30_Y13_N2; Fanout = 2; COMB Node = 'div:DIV\|Add5~70'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { div:DIV|Add5~66 div:DIV|Add5~70 } "NODE_NAME" } } { "div.v" "" { Text "C:/Users/vinij/Desktop/versaofinaltestes/div.v" 94 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 12.100 ns div:DIV\|Add5~74 84 COMB LCCOMB_X30_Y13_N4 2 " "Info: 84: + IC(0.000 ns) + CELL(0.035 ns) = 12.100 ns; Loc. = LCCOMB_X30_Y13_N4; Fanout = 2; COMB Node = 'div:DIV\|Add5~74'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { div:DIV|Add5~70 div:DIV|Add5~74 } "NODE_NAME" } } { "div.v" "" { Text "C:/Users/vinij/Desktop/versaofinaltestes/div.v" 94 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 12.135 ns div:DIV\|Add5~78 85 COMB LCCOMB_X30_Y13_N6 2 " "Info: 85: + IC(0.000 ns) + CELL(0.035 ns) = 12.135 ns; Loc. = LCCOMB_X30_Y13_N6; Fanout = 2; COMB Node = 'div:DIV\|Add5~78'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { div:DIV|Add5~74 div:DIV|Add5~78 } "NODE_NAME" } } { "div.v" "" { Text "C:/Users/vinij/Desktop/versaofinaltestes/div.v" 94 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 12.170 ns div:DIV\|Add5~82 86 COMB LCCOMB_X30_Y13_N8 2 " "Info: 86: + IC(0.000 ns) + CELL(0.035 ns) = 12.170 ns; Loc. = LCCOMB_X30_Y13_N8; Fanout = 2; COMB Node = 'div:DIV\|Add5~82'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { div:DIV|Add5~78 div:DIV|Add5~82 } "NODE_NAME" } } { "div.v" "" { Text "C:/Users/vinij/Desktop/versaofinaltestes/div.v" 94 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 12.205 ns div:DIV\|Add5~86 87 COMB LCCOMB_X30_Y13_N10 2 " "Info: 87: + IC(0.000 ns) + CELL(0.035 ns) = 12.205 ns; Loc. = LCCOMB_X30_Y13_N10; Fanout = 2; COMB Node = 'div:DIV\|Add5~86'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { div:DIV|Add5~82 div:DIV|Add5~86 } "NODE_NAME" } } { "div.v" "" { Text "C:/Users/vinij/Desktop/versaofinaltestes/div.v" 94 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 12.240 ns div:DIV\|Add5~90 88 COMB LCCOMB_X30_Y13_N12 2 " "Info: 88: + IC(0.000 ns) + CELL(0.035 ns) = 12.240 ns; Loc. = LCCOMB_X30_Y13_N12; Fanout = 2; COMB Node = 'div:DIV\|Add5~90'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { div:DIV|Add5~86 div:DIV|Add5~90 } "NODE_NAME" } } { "div.v" "" { Text "C:/Users/vinij/Desktop/versaofinaltestes/div.v" 94 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.096 ns) 12.336 ns div:DIV\|Add5~94 89 COMB LCCOMB_X30_Y13_N14 2 " "Info: 89: + IC(0.000 ns) + CELL(0.096 ns) = 12.336 ns; Loc. = LCCOMB_X30_Y13_N14; Fanout = 2; COMB Node = 'div:DIV\|Add5~94'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.096 ns" { div:DIV|Add5~90 div:DIV|Add5~94 } "NODE_NAME" } } { "div.v" "" { Text "C:/Users/vinij/Desktop/versaofinaltestes/div.v" 94 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 12.371 ns div:DIV\|Add5~98 90 COMB LCCOMB_X30_Y13_N16 2 " "Info: 90: + IC(0.000 ns) + CELL(0.035 ns) = 12.371 ns; Loc. = LCCOMB_X30_Y13_N16; Fanout = 2; COMB Node = 'div:DIV\|Add5~98'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { div:DIV|Add5~94 div:DIV|Add5~98 } "NODE_NAME" } } { "div.v" "" { Text "C:/Users/vinij/Desktop/versaofinaltestes/div.v" 94 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 12.406 ns div:DIV\|Add5~102 91 COMB LCCOMB_X30_Y13_N18 2 " "Info: 91: + IC(0.000 ns) + CELL(0.035 ns) = 12.406 ns; Loc. = LCCOMB_X30_Y13_N18; Fanout = 2; COMB Node = 'div:DIV\|Add5~102'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { div:DIV|Add5~98 div:DIV|Add5~102 } "NODE_NAME" } } { "div.v" "" { Text "C:/Users/vinij/Desktop/versaofinaltestes/div.v" 94 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 12.441 ns div:DIV\|Add5~106 92 COMB LCCOMB_X30_Y13_N20 2 " "Info: 92: + IC(0.000 ns) + CELL(0.035 ns) = 12.441 ns; Loc. = LCCOMB_X30_Y13_N20; Fanout = 2; COMB Node = 'div:DIV\|Add5~106'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { div:DIV|Add5~102 div:DIV|Add5~106 } "NODE_NAME" } } { "div.v" "" { Text "C:/Users/vinij/Desktop/versaofinaltestes/div.v" 94 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 12.476 ns div:DIV\|Add5~110 93 COMB LCCOMB_X30_Y13_N22 2 " "Info: 93: + IC(0.000 ns) + CELL(0.035 ns) = 12.476 ns; Loc. = LCCOMB_X30_Y13_N22; Fanout = 2; COMB Node = 'div:DIV\|Add5~110'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { div:DIV|Add5~106 div:DIV|Add5~110 } "NODE_NAME" } } { "div.v" "" { Text "C:/Users/vinij/Desktop/versaofinaltestes/div.v" 94 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 12.511 ns div:DIV\|Add5~114 94 COMB LCCOMB_X30_Y13_N24 2 " "Info: 94: + IC(0.000 ns) + CELL(0.035 ns) = 12.511 ns; Loc. = LCCOMB_X30_Y13_N24; Fanout = 2; COMB Node = 'div:DIV\|Add5~114'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { div:DIV|Add5~110 div:DIV|Add5~114 } "NODE_NAME" } } { "div.v" "" { Text "C:/Users/vinij/Desktop/versaofinaltestes/div.v" 94 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 12.546 ns div:DIV\|Add5~118 95 COMB LCCOMB_X30_Y13_N26 2 " "Info: 95: + IC(0.000 ns) + CELL(0.035 ns) = 12.546 ns; Loc. = LCCOMB_X30_Y13_N26; Fanout = 2; COMB Node = 'div:DIV\|Add5~118'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { div:DIV|Add5~114 div:DIV|Add5~118 } "NODE_NAME" } } { "div.v" "" { Text "C:/Users/vinij/Desktop/versaofinaltestes/div.v" 94 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.125 ns) 12.671 ns div:DIV\|Add5~121 96 COMB LCCOMB_X30_Y13_N28 1 " "Info: 96: + IC(0.000 ns) + CELL(0.125 ns) = 12.671 ns; Loc. = LCCOMB_X30_Y13_N28; Fanout = 1; COMB Node = 'div:DIV\|Add5~121'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.125 ns" { div:DIV|Add5~118 div:DIV|Add5~121 } "NODE_NAME" } } { "div.v" "" { Text "C:/Users/vinij/Desktop/versaofinaltestes/div.v" 94 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.856 ns) + CELL(0.228 ns) 13.755 ns div:DIV\|high\[30\]~feeder 97 COMB LCCOMB_X27_Y14_N14 1 " "Info: 97: + IC(0.856 ns) + CELL(0.228 ns) = 13.755 ns; Loc. = LCCOMB_X27_Y14_N14; Fanout = 1; COMB Node = 'div:DIV\|high\[30\]~feeder'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.084 ns" { div:DIV|Add5~121 div:DIV|high[30]~feeder } "NODE_NAME" } } { "div.v" "" { Text "C:/Users/vinij/Desktop/versaofinaltestes/div.v" 23 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.155 ns) 13.910 ns div:DIV\|high\[30\] 98 REG LCFF_X27_Y14_N15 1 " "Info: 98: + IC(0.000 ns) + CELL(0.155 ns) = 13.910 ns; Loc. = LCFF_X27_Y14_N15; Fanout = 1; REG Node = 'div:DIV\|high\[30\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.155 ns" { div:DIV|high[30]~feeder div:DIV|high[30] } "NODE_NAME" } } { "div.v" "" { Text "C:/Users/vinij/Desktop/versaofinaltestes/div.v" 23 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "6.918 ns ( 49.73 % ) " "Info: Total cell delay = 6.918 ns ( 49.73 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "6.992 ns ( 50.27 % ) " "Info: Total interconnect delay = 6.992 ns ( 50.27 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "13.910 ns" { reset div:DIV|Add2~6 div:DIV|Add2~10 div:DIV|Add2~14 div:DIV|Add2~18 div:DIV|Add2~22 div:DIV|Add2~26 div:DIV|Add2~30 div:DIV|Add2~34 div:DIV|Add2~38 div:DIV|Add2~42 div:DIV|Add2~46 div:DIV|Add2~50 div:DIV|Add2~54 div:DIV|Add2~58 div:DIV|Add2~62 div:DIV|Add2~66 div:DIV|Add2~70 div:DIV|Add2~74 div:DIV|Add2~78 div:DIV|Add2~82 div:DIV|Add2~86 div:DIV|Add2~90 div:DIV|Add2~94 div:DIV|Add2~98 div:DIV|Add2~102 div:DIV|Add2~106 div:DIV|Add2~110 div:DIV|Add2~114 div:DIV|Add2~118 div:DIV|Add2~122 div:DIV|Add2~126 div:DIV|Add2~130 div:DIV|Add2~134 div:DIV|Add2~138 div:DIV|Add2~142 div:DIV|Add2~146 div:DIV|Add2~150 div:DIV|Add2~154 div:DIV|Add2~158 div:DIV|Add2~162 div:DIV|Add2~166 div:DIV|Add2~170 div:DIV|Add2~174 div:DIV|Add2~178 div:DIV|Add2~182 div:DIV|Add2~186 div:DIV|Add2~190 div:DIV|Add2~194 div:DIV|Add2~198 div:DIV|Add2~202 div:DIV|Add2~206 div:DIV|Add2~210 div:DIV|Add2~214 div:DIV|Add2~218 div:DIV|Add2~222 div:DIV|Add2~226 div:DIV|Add2~230 div:DIV|Add2~234 div:DIV|Add2~238 div:DIV|Add2~242 div:DIV|Add2~246 div:DIV|Add2~250 div:DIV|Add2~254 div:DIV|Add2~257 div:DIV|Add5~2 div:DIV|Add5~6 div:DIV|Add5~10 div:DIV|Add5~14 div:DIV|Add5~18 div:DIV|Add5~22 div:DIV|Add5~26 div:DIV|Add5~30 div:DIV|Add5~34 div:DIV|Add5~38 div:DIV|Add5~42 div:DIV|Add5~46 div:DIV|Add5~50 div:DIV|Add5~54 div:DIV|Add5~58 div:DIV|Add5~62 div:DIV|Add5~66 div:DIV|Add5~70 div:DIV|Add5~74 div:DIV|Add5~78 div:DIV|Add5~82 div:DIV|Add5~86 div:DIV|Add5~90 div:DIV|Add5~94 div:DIV|Add5~98 div:DIV|Add5~102 div:DIV|Add5~106 div:DIV|Add5~110 div:DIV|Add5~114 div:DIV|Add5~118 div:DIV|Add5~121 div:DIV|high[30]~feeder div:DIV|high[30] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "13.910 ns" { reset {} reset~combout {} div:DIV|Add2~6 {} div:DIV|Add2~10 {} div:DIV|Add2~14 {} div:DIV|Add2~18 {} div:DIV|Add2~22 {} div:DIV|Add2~26 {} div:DIV|Add2~30 {} div:DIV|Add2~34 {} div:DIV|Add2~38 {} div:DIV|Add2~42 {} div:DIV|Add2~46 {} div:DIV|Add2~50 {} div:DIV|Add2~54 {} div:DIV|Add2~58 {} div:DIV|Add2~62 {} div:DIV|Add2~66 {} div:DIV|Add2~70 {} div:DIV|Add2~74 {} div:DIV|Add2~78 {} div:DIV|Add2~82 {} div:DIV|Add2~86 {} div:DIV|Add2~90 {} div:DIV|Add2~94 {} div:DIV|Add2~98 {} div:DIV|Add2~102 {} div:DIV|Add2~106 {} div:DIV|Add2~110 {} div:DIV|Add2~114 {} div:DIV|Add2~118 {} div:DIV|Add2~122 {} div:DIV|Add2~126 {} div:DIV|Add2~130 {} div:DIV|Add2~134 {} div:DIV|Add2~138 {} div:DIV|Add2~142 {} div:DIV|Add2~146 {} div:DIV|Add2~150 {} div:DIV|Add2~154 {} div:DIV|Add2~158 {} div:DIV|Add2~162 {} div:DIV|Add2~166 {} div:DIV|Add2~170 {} div:DIV|Add2~174 {} div:DIV|Add2~178 {} div:DIV|Add2~182 {} div:DIV|Add2~186 {} div:DIV|Add2~190 {} div:DIV|Add2~194 {} div:DIV|Add2~198 {} div:DIV|Add2~202 {} div:DIV|Add2~206 {} div:DIV|Add2~210 {} div:DIV|Add2~214 {} div:DIV|Add2~218 {} div:DIV|Add2~222 {} div:DIV|Add2~226 {} div:DIV|Add2~230 {} div:DIV|Add2~234 {} div:DIV|Add2~238 {} div:DIV|Add2~242 {} div:DIV|Add2~246 {} div:DIV|Add2~250 {} div:DIV|Add2~254 {} div:DIV|Add2~257 {} div:DIV|Add5~2 {} div:DIV|Add5~6 {} div:DIV|Add5~10 {} div:DIV|Add5~14 {} div:DIV|Add5~18 {} div:DIV|Add5~22 {} div:DIV|Add5~26 {} div:DIV|Add5~30 {} div:DIV|Add5~34 {} div:DIV|Add5~38 {} div:DIV|Add5~42 {} div:DIV|Add5~46 {} div:DIV|Add5~50 {} div:DIV|Add5~54 {} div:DIV|Add5~58 {} div:DIV|Add5~62 {} div:DIV|Add5~66 {} div:DIV|Add5~70 {} div:DIV|Add5~74 {} div:DIV|Add5~78 {} div:DIV|Add5~82 {} div:DIV|Add5~86 {} div:DIV|Add5~90 {} div:DIV|Add5~94 {} div:DIV|Add5~98 {} div:DIV|Add5~102 {} div:DIV|Add5~106 {} div:DIV|Add5~110 {} div:DIV|Add5~114 {} div:DIV|Add5~118 {} div:DIV|Add5~121 {} div:DIV|high[30]~feeder {} div:DIV|high[30] {} } { 0.000ns 0.000ns 5.475ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.661ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.856ns 0.000ns } { 0.000ns 0.864ns 0.545ns 0.035ns 0.035ns 0.035ns 0.035ns 0.035ns 0.168ns 0.035ns 0.035ns 0.035ns 0.035ns 0.035ns 0.035ns 0.035ns 0.124ns 0.035ns 0.035ns 0.035ns 0.035ns 0.035ns 0.035ns 0.035ns 0.168ns 0.035ns 0.035ns 0.035ns 0.035ns 0.035ns 0.035ns 0.035ns 0.124ns 0.035ns 0.035ns 0.035ns 0.035ns 0.035ns 0.035ns 0.035ns 0.168ns 0.035ns 0.035ns 0.035ns 0.035ns 0.035ns 0.035ns 0.035ns 0.124ns 0.035ns 0.035ns 0.035ns 0.035ns 0.035ns 0.035ns 0.035ns 0.168ns 0.035ns 0.035ns 0.035ns 0.035ns 0.035ns 0.035ns 0.035ns 0.124ns 0.125ns 0.516ns 0.035ns 0.035ns 0.035ns 0.035ns 0.035ns 0.035ns 0.096ns 0.035ns 0.035ns 0.035ns 0.035ns 0.035ns 0.035ns 0.035ns 0.200ns 0.035ns 0.035ns 0.035ns 0.035ns 0.035ns 0.035ns 0.035ns 0.096ns 0.035ns 0.035ns 0.035ns 0.035ns 0.035ns 0.035ns 0.125ns 0.228ns 0.155ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.090 ns + " "Info: + Micro setup delay of destination is 0.090 ns" {  } { { "div.v" "" { Text "C:/Users/vinij/Desktop/versaofinaltestes/div.v" 23 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 2.488 ns - Shortest register " "Info: - Shortest clock path from clock \"clk\" to destination register is 2.488 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns clk 1 CLK PIN_N20 19 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 19; CLK Node = 'clk'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "cpu.v" "" { Text "C:/Users/vinij/Desktop/versaofinaltestes/cpu.v" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.343 ns) + CELL(0.000 ns) 1.197 ns clk~clkctrl 2 COMB CLKCTRL_G3 1951 " "Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 1951; COMB Node = 'clk~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.343 ns" { clk clk~clkctrl } "NODE_NAME" } } { "cpu.v" "" { Text "C:/Users/vinij/Desktop/versaofinaltestes/cpu.v" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.673 ns) + CELL(0.618 ns) 2.488 ns div:DIV\|high\[30\] 3 REG LCFF_X27_Y14_N15 1 " "Info: 3: + IC(0.673 ns) + CELL(0.618 ns) = 2.488 ns; Loc. = LCFF_X27_Y14_N15; Fanout = 1; REG Node = 'div:DIV\|high\[30\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.291 ns" { clk~clkctrl div:DIV|high[30] } "NODE_NAME" } } { "div.v" "" { Text "C:/Users/vinij/Desktop/versaofinaltestes/div.v" 23 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.472 ns ( 59.16 % ) " "Info: Total cell delay = 1.472 ns ( 59.16 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.016 ns ( 40.84 % ) " "Info: Total interconnect delay = 1.016 ns ( 40.84 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.488 ns" { clk clk~clkctrl div:DIV|high[30] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.488 ns" { clk {} clk~combout {} clk~clkctrl {} div:DIV|high[30] {} } { 0.000ns 0.000ns 0.343ns 0.673ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "13.910 ns" { reset div:DIV|Add2~6 div:DIV|Add2~10 div:DIV|Add2~14 div:DIV|Add2~18 div:DIV|Add2~22 div:DIV|Add2~26 div:DIV|Add2~30 div:DIV|Add2~34 div:DIV|Add2~38 div:DIV|Add2~42 div:DIV|Add2~46 div:DIV|Add2~50 div:DIV|Add2~54 div:DIV|Add2~58 div:DIV|Add2~62 div:DIV|Add2~66 div:DIV|Add2~70 div:DIV|Add2~74 div:DIV|Add2~78 div:DIV|Add2~82 div:DIV|Add2~86 div:DIV|Add2~90 div:DIV|Add2~94 div:DIV|Add2~98 div:DIV|Add2~102 div:DIV|Add2~106 div:DIV|Add2~110 div:DIV|Add2~114 div:DIV|Add2~118 div:DIV|Add2~122 div:DIV|Add2~126 div:DIV|Add2~130 div:DIV|Add2~134 div:DIV|Add2~138 div:DIV|Add2~142 div:DIV|Add2~146 div:DIV|Add2~150 div:DIV|Add2~154 div:DIV|Add2~158 div:DIV|Add2~162 div:DIV|Add2~166 div:DIV|Add2~170 div:DIV|Add2~174 div:DIV|Add2~178 div:DIV|Add2~182 div:DIV|Add2~186 div:DIV|Add2~190 div:DIV|Add2~194 div:DIV|Add2~198 div:DIV|Add2~202 div:DIV|Add2~206 div:DIV|Add2~210 div:DIV|Add2~214 div:DIV|Add2~218 div:DIV|Add2~222 div:DIV|Add2~226 div:DIV|Add2~230 div:DIV|Add2~234 div:DIV|Add2~238 div:DIV|Add2~242 div:DIV|Add2~246 div:DIV|Add2~250 div:DIV|Add2~254 div:DIV|Add2~257 div:DIV|Add5~2 div:DIV|Add5~6 div:DIV|Add5~10 div:DIV|Add5~14 div:DIV|Add5~18 div:DIV|Add5~22 div:DIV|Add5~26 div:DIV|Add5~30 div:DIV|Add5~34 div:DIV|Add5~38 div:DIV|Add5~42 div:DIV|Add5~46 div:DIV|Add5~50 div:DIV|Add5~54 div:DIV|Add5~58 div:DIV|Add5~62 div:DIV|Add5~66 div:DIV|Add5~70 div:DIV|Add5~74 div:DIV|Add5~78 div:DIV|Add5~82 div:DIV|Add5~86 div:DIV|Add5~90 div:DIV|Add5~94 div:DIV|Add5~98 div:DIV|Add5~102 div:DIV|Add5~106 div:DIV|Add5~110 div:DIV|Add5~114 div:DIV|Add5~118 div:DIV|Add5~121 div:DIV|high[30]~feeder div:DIV|high[30] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "13.910 ns" { reset {} reset~combout {} div:DIV|Add2~6 {} div:DIV|Add2~10 {} div:DIV|Add2~14 {} div:DIV|Add2~18 {} div:DIV|Add2~22 {} div:DIV|Add2~26 {} div:DIV|Add2~30 {} div:DIV|Add2~34 {} div:DIV|Add2~38 {} div:DIV|Add2~42 {} div:DIV|Add2~46 {} div:DIV|Add2~50 {} div:DIV|Add2~54 {} div:DIV|Add2~58 {} div:DIV|Add2~62 {} div:DIV|Add2~66 {} div:DIV|Add2~70 {} div:DIV|Add2~74 {} div:DIV|Add2~78 {} div:DIV|Add2~82 {} div:DIV|Add2~86 {} div:DIV|Add2~90 {} div:DIV|Add2~94 {} div:DIV|Add2~98 {} div:DIV|Add2~102 {} div:DIV|Add2~106 {} div:DIV|Add2~110 {} div:DIV|Add2~114 {} div:DIV|Add2~118 {} div:DIV|Add2~122 {} div:DIV|Add2~126 {} div:DIV|Add2~130 {} div:DIV|Add2~134 {} div:DIV|Add2~138 {} div:DIV|Add2~142 {} div:DIV|Add2~146 {} div:DIV|Add2~150 {} div:DIV|Add2~154 {} div:DIV|Add2~158 {} div:DIV|Add2~162 {} div:DIV|Add2~166 {} div:DIV|Add2~170 {} div:DIV|Add2~174 {} div:DIV|Add2~178 {} div:DIV|Add2~182 {} div:DIV|Add2~186 {} div:DIV|Add2~190 {} div:DIV|Add2~194 {} div:DIV|Add2~198 {} div:DIV|Add2~202 {} div:DIV|Add2~206 {} div:DIV|Add2~210 {} div:DIV|Add2~214 {} div:DIV|Add2~218 {} div:DIV|Add2~222 {} div:DIV|Add2~226 {} div:DIV|Add2~230 {} div:DIV|Add2~234 {} div:DIV|Add2~238 {} div:DIV|Add2~242 {} div:DIV|Add2~246 {} div:DIV|Add2~250 {} div:DIV|Add2~254 {} div:DIV|Add2~257 {} div:DIV|Add5~2 {} div:DIV|Add5~6 {} div:DIV|Add5~10 {} div:DIV|Add5~14 {} div:DIV|Add5~18 {} div:DIV|Add5~22 {} div:DIV|Add5~26 {} div:DIV|Add5~30 {} div:DIV|Add5~34 {} div:DIV|Add5~38 {} div:DIV|Add5~42 {} div:DIV|Add5~46 {} div:DIV|Add5~50 {} div:DIV|Add5~54 {} div:DIV|Add5~58 {} div:DIV|Add5~62 {} div:DIV|Add5~66 {} div:DIV|Add5~70 {} div:DIV|Add5~74 {} div:DIV|Add5~78 {} div:DIV|Add5~82 {} div:DIV|Add5~86 {} div:DIV|Add5~90 {} div:DIV|Add5~94 {} div:DIV|Add5~98 {} div:DIV|Add5~102 {} div:DIV|Add5~106 {} div:DIV|Add5~110 {} div:DIV|Add5~114 {} div:DIV|Add5~118 {} div:DIV|Add5~121 {} div:DIV|high[30]~feeder {} div:DIV|high[30] {} } { 0.000ns 0.000ns 5.475ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.661ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.856ns 0.000ns } { 0.000ns 0.864ns 0.545ns 0.035ns 0.035ns 0.035ns 0.035ns 0.035ns 0.168ns 0.035ns 0.035ns 0.035ns 0.035ns 0.035ns 0.035ns 0.035ns 0.124ns 0.035ns 0.035ns 0.035ns 0.035ns 0.035ns 0.035ns 0.035ns 0.168ns 0.035ns 0.035ns 0.035ns 0.035ns 0.035ns 0.035ns 0.035ns 0.124ns 0.035ns 0.035ns 0.035ns 0.035ns 0.035ns 0.035ns 0.035ns 0.168ns 0.035ns 0.035ns 0.035ns 0.035ns 0.035ns 0.035ns 0.035ns 0.124ns 0.035ns 0.035ns 0.035ns 0.035ns 0.035ns 0.035ns 0.035ns 0.168ns 0.035ns 0.035ns 0.035ns 0.035ns 0.035ns 0.035ns 0.035ns 0.124ns 0.125ns 0.516ns 0.035ns 0.035ns 0.035ns 0.035ns 0.035ns 0.035ns 0.096ns 0.035ns 0.035ns 0.035ns 0.035ns 0.035ns 0.035ns 0.035ns 0.200ns 0.035ns 0.035ns 0.035ns 0.035ns 0.035ns 0.035ns 0.035ns 0.096ns 0.035ns 0.035ns 0.035ns 0.035ns 0.035ns 0.035ns 0.125ns 0.228ns 0.155ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.488 ns" { clk clk~clkctrl div:DIV|high[30] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.488 ns" { clk {} clk~combout {} clk~clkctrl {} div:DIV|high[30] {} } { 0.000ns 0.000ns 0.343ns 0.673ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "clk mem_adress_in\[9\] control:ctrl\|iord\[0\] 15.816 ns register " "Info: tco from clock \"clk\" to destination pin \"mem_adress_in\[9\]\" through register \"control:ctrl\|iord\[0\]\" is 15.816 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 7.375 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to source register is 7.375 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns clk 1 CLK PIN_N20 19 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 19; CLK Node = 'clk'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "cpu.v" "" { Text "C:/Users/vinij/Desktop/versaofinaltestes/cpu.v" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.998 ns) + CELL(0.712 ns) 2.564 ns control:ctrl\|state\[0\] 2 REG LCFF_X5_Y11_N31 77 " "Info: 2: + IC(0.998 ns) + CELL(0.712 ns) = 2.564 ns; Loc. = LCFF_X5_Y11_N31; Fanout = 77; REG Node = 'control:ctrl\|state\[0\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.710 ns" { clk control:ctrl|state[0] } "NODE_NAME" } } { "control.v" "" { Text "C:/Users/vinij/Desktop/versaofinaltestes/control.v" 116 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.591 ns) + CELL(0.225 ns) 3.380 ns control:ctrl\|Mux6~0 3 COMB LCCOMB_X5_Y10_N8 6 " "Info: 3: + IC(0.591 ns) + CELL(0.225 ns) = 3.380 ns; Loc. = LCCOMB_X5_Y10_N8; Fanout = 6; COMB Node = 'control:ctrl\|Mux6~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.816 ns" { control:ctrl|state[0] control:ctrl|Mux6~0 } "NODE_NAME" } } { "control.v" "" { Text "C:/Users/vinij/Desktop/versaofinaltestes/control.v" 120 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.529 ns) + CELL(0.225 ns) 4.134 ns control:ctrl\|Decoder2~0 4 COMB LCCOMB_X7_Y10_N24 5 " "Info: 4: + IC(0.529 ns) + CELL(0.225 ns) = 4.134 ns; Loc. = LCCOMB_X7_Y10_N24; Fanout = 5; COMB Node = 'control:ctrl\|Decoder2~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.754 ns" { control:ctrl|Mux6~0 control:ctrl|Decoder2~0 } "NODE_NAME" } } { "control.v" "" { Text "C:/Users/vinij/Desktop/versaofinaltestes/control.v" 120 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.115 ns) + CELL(0.000 ns) 6.249 ns control:ctrl\|Decoder2~0clkctrl 5 COMB CLKCTRL_G6 38 " "Info: 5: + IC(2.115 ns) + CELL(0.000 ns) = 6.249 ns; Loc. = CLKCTRL_G6; Fanout = 38; COMB Node = 'control:ctrl\|Decoder2~0clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.115 ns" { control:ctrl|Decoder2~0 control:ctrl|Decoder2~0clkctrl } "NODE_NAME" } } { "control.v" "" { Text "C:/Users/vinij/Desktop/versaofinaltestes/control.v" 120 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.901 ns) + CELL(0.225 ns) 7.375 ns control:ctrl\|iord\[0\] 6 REG LCCOMB_X5_Y10_N26 11 " "Info: 6: + IC(0.901 ns) + CELL(0.225 ns) = 7.375 ns; Loc. = LCCOMB_X5_Y10_N26; Fanout = 11; REG Node = 'control:ctrl\|iord\[0\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.126 ns" { control:ctrl|Decoder2~0clkctrl control:ctrl|iord[0] } "NODE_NAME" } } { "control.v" "" { Text "C:/Users/vinij/Desktop/versaofinaltestes/control.v" 120 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.241 ns ( 30.39 % ) " "Info: Total cell delay = 2.241 ns ( 30.39 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.134 ns ( 69.61 % ) " "Info: Total interconnect delay = 5.134 ns ( 69.61 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.375 ns" { clk control:ctrl|state[0] control:ctrl|Mux6~0 control:ctrl|Decoder2~0 control:ctrl|Decoder2~0clkctrl control:ctrl|iord[0] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "7.375 ns" { clk {} clk~combout {} control:ctrl|state[0] {} control:ctrl|Mux6~0 {} control:ctrl|Decoder2~0 {} control:ctrl|Decoder2~0clkctrl {} control:ctrl|iord[0] {} } { 0.000ns 0.000ns 0.998ns 0.591ns 0.529ns 2.115ns 0.901ns } { 0.000ns 0.854ns 0.712ns 0.225ns 0.225ns 0.000ns 0.225ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.000 ns + " "Info: + Micro clock to output delay of source is 0.000 ns" {  } { { "control.v" "" { Text "C:/Users/vinij/Desktop/versaofinaltestes/control.v" 120 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "8.441 ns + Longest register pin " "Info: + Longest register to pin delay is 8.441 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns control:ctrl\|iord\[0\] 1 REG LCCOMB_X5_Y10_N26 11 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCCOMB_X5_Y10_N26; Fanout = 11; REG Node = 'control:ctrl\|iord\[0\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { control:ctrl|iord[0] } "NODE_NAME" } } { "control.v" "" { Text "C:/Users/vinij/Desktop/versaofinaltestes/control.v" 120 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.752 ns) + CELL(0.053 ns) 1.805 ns mux32_8x1:mux_iord\|out\[25\]~10 2 COMB LCCOMB_X14_Y10_N26 17 " "Info: 2: + IC(1.752 ns) + CELL(0.053 ns) = 1.805 ns; Loc. = LCCOMB_X14_Y10_N26; Fanout = 17; COMB Node = 'mux32_8x1:mux_iord\|out\[25\]~10'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.805 ns" { control:ctrl|iord[0] mux32_8x1:mux_iord|out[25]~10 } "NODE_NAME" } } { "mux32_8x1.v" "" { Text "C:/Users/vinij/Desktop/versaofinaltestes/mux32_8x1.v" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.854 ns) + CELL(0.346 ns) 4.005 ns mux32_8x1:mux_iord\|out\[9\]~11 3 COMB LCCOMB_X14_Y14_N24 1 " "Info: 3: + IC(1.854 ns) + CELL(0.346 ns) = 4.005 ns; Loc. = LCCOMB_X14_Y14_N24; Fanout = 1; COMB Node = 'mux32_8x1:mux_iord\|out\[9\]~11'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.200 ns" { mux32_8x1:mux_iord|out[25]~10 mux32_8x1:mux_iord|out[9]~11 } "NODE_NAME" } } { "mux32_8x1.v" "" { Text "C:/Users/vinij/Desktop/versaofinaltestes/mux32_8x1.v" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.504 ns) + CELL(1.932 ns) 8.441 ns mem_adress_in\[9\] 4 PIN PIN_H9 0 " "Info: 4: + IC(2.504 ns) + CELL(1.932 ns) = 8.441 ns; Loc. = PIN_H9; Fanout = 0; PIN Node = 'mem_adress_in\[9\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.436 ns" { mux32_8x1:mux_iord|out[9]~11 mem_adress_in[9] } "NODE_NAME" } } { "cpu.v" "" { Text "C:/Users/vinij/Desktop/versaofinaltestes/cpu.v" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.331 ns ( 27.62 % ) " "Info: Total cell delay = 2.331 ns ( 27.62 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "6.110 ns ( 72.38 % ) " "Info: Total interconnect delay = 6.110 ns ( 72.38 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "8.441 ns" { control:ctrl|iord[0] mux32_8x1:mux_iord|out[25]~10 mux32_8x1:mux_iord|out[9]~11 mem_adress_in[9] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "8.441 ns" { control:ctrl|iord[0] {} mux32_8x1:mux_iord|out[25]~10 {} mux32_8x1:mux_iord|out[9]~11 {} mem_adress_in[9] {} } { 0.000ns 1.752ns 1.854ns 2.504ns } { 0.000ns 0.053ns 0.346ns 1.932ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.375 ns" { clk control:ctrl|state[0] control:ctrl|Mux6~0 control:ctrl|Decoder2~0 control:ctrl|Decoder2~0clkctrl control:ctrl|iord[0] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "7.375 ns" { clk {} clk~combout {} control:ctrl|state[0] {} control:ctrl|Mux6~0 {} control:ctrl|Decoder2~0 {} control:ctrl|Decoder2~0clkctrl {} control:ctrl|iord[0] {} } { 0.000ns 0.000ns 0.998ns 0.591ns 0.529ns 2.115ns 0.901ns } { 0.000ns 0.854ns 0.712ns 0.225ns 0.225ns 0.000ns 0.225ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "8.441 ns" { control:ctrl|iord[0] mux32_8x1:mux_iord|out[25]~10 mux32_8x1:mux_iord|out[9]~11 mem_adress_in[9] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "8.441 ns" { control:ctrl|iord[0] {} mux32_8x1:mux_iord|out[25]~10 {} mux32_8x1:mux_iord|out[9]~11 {} mem_adress_in[9] {} } { 0.000ns 1.752ns 1.854ns 2.504ns } { 0.000ns 0.053ns 0.346ns 1.932ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "mult:MULT\|add\[55\] reset clk -2.746 ns register " "Info: th for register \"mult:MULT\|add\[55\]\" (data pin = \"reset\", clock pin = \"clk\") is -2.746 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 2.483 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to destination register is 2.483 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns clk 1 CLK PIN_N20 19 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 19; CLK Node = 'clk'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "cpu.v" "" { Text "C:/Users/vinij/Desktop/versaofinaltestes/cpu.v" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.343 ns) + CELL(0.000 ns) 1.197 ns clk~clkctrl 2 COMB CLKCTRL_G3 1951 " "Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 1951; COMB Node = 'clk~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.343 ns" { clk clk~clkctrl } "NODE_NAME" } } { "cpu.v" "" { Text "C:/Users/vinij/Desktop/versaofinaltestes/cpu.v" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.668 ns) + CELL(0.618 ns) 2.483 ns mult:MULT\|add\[55\] 3 REG LCFF_X11_Y16_N31 2 " "Info: 3: + IC(0.668 ns) + CELL(0.618 ns) = 2.483 ns; Loc. = LCFF_X11_Y16_N31; Fanout = 2; REG Node = 'mult:MULT\|add\[55\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.286 ns" { clk~clkctrl mult:MULT|add[55] } "NODE_NAME" } } { "mult.v" "" { Text "C:/Users/vinij/Desktop/versaofinaltestes/mult.v" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.472 ns ( 59.28 % ) " "Info: Total cell delay = 1.472 ns ( 59.28 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.011 ns ( 40.72 % ) " "Info: Total interconnect delay = 1.011 ns ( 40.72 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.483 ns" { clk clk~clkctrl mult:MULT|add[55] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.483 ns" { clk {} clk~combout {} clk~clkctrl {} mult:MULT|add[55] {} } { 0.000ns 0.000ns 0.343ns 0.668ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.149 ns + " "Info: + Micro hold delay of destination is 0.149 ns" {  } { { "mult.v" "" { Text "C:/Users/vinij/Desktop/versaofinaltestes/mult.v" 15 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "5.378 ns - Shortest pin register " "Info: - Shortest pin to register delay is 5.378 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.864 ns) 0.864 ns reset 1 PIN PIN_M21 704 " "Info: 1: + IC(0.000 ns) + CELL(0.864 ns) = 0.864 ns; Loc. = PIN_M21; Fanout = 704; PIN Node = 'reset'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { reset } "NODE_NAME" } } { "cpu.v" "" { Text "C:/Users/vinij/Desktop/versaofinaltestes/cpu.v" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.131 ns) + CELL(0.228 ns) 5.223 ns mult:MULT\|add~22 2 COMB LCCOMB_X11_Y16_N30 1 " "Info: 2: + IC(4.131 ns) + CELL(0.228 ns) = 5.223 ns; Loc. = LCCOMB_X11_Y16_N30; Fanout = 1; COMB Node = 'mult:MULT\|add~22'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.359 ns" { reset mult:MULT|add~22 } "NODE_NAME" } } { "mult.v" "" { Text "C:/Users/vinij/Desktop/versaofinaltestes/mult.v" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.155 ns) 5.378 ns mult:MULT\|add\[55\] 3 REG LCFF_X11_Y16_N31 2 " "Info: 3: + IC(0.000 ns) + CELL(0.155 ns) = 5.378 ns; Loc. = LCFF_X11_Y16_N31; Fanout = 2; REG Node = 'mult:MULT\|add\[55\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.155 ns" { mult:MULT|add~22 mult:MULT|add[55] } "NODE_NAME" } } { "mult.v" "" { Text "C:/Users/vinij/Desktop/versaofinaltestes/mult.v" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.247 ns ( 23.19 % ) " "Info: Total cell delay = 1.247 ns ( 23.19 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.131 ns ( 76.81 % ) " "Info: Total interconnect delay = 4.131 ns ( 76.81 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.378 ns" { reset mult:MULT|add~22 mult:MULT|add[55] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "5.378 ns" { reset {} reset~combout {} mult:MULT|add~22 {} mult:MULT|add[55] {} } { 0.000ns 0.000ns 4.131ns 0.000ns } { 0.000ns 0.864ns 0.228ns 0.155ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.483 ns" { clk clk~clkctrl mult:MULT|add[55] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.483 ns" { clk {} clk~combout {} clk~clkctrl {} mult:MULT|add[55] {} } { 0.000ns 0.000ns 0.343ns 0.668ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.378 ns" { reset mult:MULT|add~22 mult:MULT|add[55] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "5.378 ns" { reset {} reset~combout {} mult:MULT|add~22 {} mult:MULT|add[55] {} } { 0.000ns 0.000ns 4.131ns 0.000ns } { 0.000ns 0.864ns 0.228ns 0.155ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 116 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 116 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "239 " "Info: Peak virtual memory: 239 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Sat May 18 22:23:04 2019 " "Info: Processing ended: Sat May 18 22:23:04 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Info: Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Info: Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
