/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire _00_;
  wire _01_;
  wire [4:0] _02_;
  wire celloutsig_0_0z;
  wire [5:0] celloutsig_0_13z;
  wire celloutsig_0_14z;
  wire celloutsig_0_1z;
  wire [2:0] celloutsig_0_2z;
  reg [9:0] celloutsig_0_3z;
  wire celloutsig_0_4z;
  wire [6:0] celloutsig_0_7z;
  wire celloutsig_0_8z;
  wire celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire celloutsig_1_10z;
  wire celloutsig_1_11z;
  wire [14:0] celloutsig_1_12z;
  wire celloutsig_1_13z;
  wire celloutsig_1_18z;
  wire [2:0] celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire [5:0] celloutsig_1_2z;
  wire celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire [9:0] celloutsig_1_7z;
  wire celloutsig_1_8z;
  wire [18:0] celloutsig_1_9z;
  input [127:0] clkin_data;
  wire [127:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_1_11z = ~_00_;
  assign celloutsig_0_14z = ~((celloutsig_0_13z[1] | celloutsig_0_4z) & (celloutsig_0_8z | celloutsig_0_7z[2]));
  assign celloutsig_1_8z = ~((celloutsig_1_7z[4] | celloutsig_1_6z) & (_01_ | celloutsig_1_5z));
  assign celloutsig_1_13z = ~((_00_ | celloutsig_1_2z[3]) & (celloutsig_1_2z[2] | celloutsig_1_1z));
  assign celloutsig_1_1z = celloutsig_1_0z | ~(in_data[130]);
  assign celloutsig_0_9z = celloutsig_0_8z | celloutsig_0_4z;
  assign celloutsig_0_8z = ~(celloutsig_0_3z[3] ^ celloutsig_0_7z[5]);
  assign celloutsig_0_1z = ~(in_data[11] ^ in_data[73]);
  assign celloutsig_0_2z = { celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_1z } + { in_data[58], celloutsig_0_0z, celloutsig_0_0z };
  reg [11:0] _12_;
  always_ff @(negedge celloutsig_1_19z[0], posedge clkin_data[32])
    if (clkin_data[32]) _12_ <= 12'h000;
    else _12_ <= { celloutsig_0_7z[4:0], celloutsig_0_9z, celloutsig_0_13z };
  assign out_data[11:0] = _12_;
  reg [4:0] _13_;
  always_ff @(posedge clkin_data[96], posedge clkin_data[64])
    if (clkin_data[64]) _13_ <= 5'h00;
    else _13_ <= { in_data[143:140], celloutsig_1_1z };
  assign { _01_, _02_[3:1], _00_ } = _13_;
  assign celloutsig_0_7z = { celloutsig_0_1z, celloutsig_0_2z, celloutsig_0_4z, celloutsig_0_1z, celloutsig_0_4z } & in_data[67:61];
  assign celloutsig_0_13z = celloutsig_0_3z[7:2] & { celloutsig_0_3z[9:5], celloutsig_0_1z };
  assign celloutsig_1_2z = { in_data[159:155], celloutsig_1_0z } / { 1'h1, in_data[117], celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_1z, in_data[96] };
  assign celloutsig_1_12z = { celloutsig_1_9z[14:11], celloutsig_1_11z, celloutsig_1_5z, celloutsig_1_6z, celloutsig_1_0z, celloutsig_1_10z, celloutsig_1_2z } / { 1'h1, celloutsig_1_9z[15:13], celloutsig_1_7z, celloutsig_1_8z };
  assign celloutsig_1_10z = { celloutsig_1_9z[5], celloutsig_1_0z, _01_, _02_[3:1], _00_ } == { celloutsig_1_0z, celloutsig_1_5z, celloutsig_1_1z, celloutsig_1_6z, celloutsig_1_5z, celloutsig_1_6z, celloutsig_1_1z };
  assign celloutsig_0_4z = ! { celloutsig_0_3z[8:3], celloutsig_0_3z };
  assign celloutsig_1_19z = celloutsig_1_12z[6:4] % { 1'h1, celloutsig_1_2z[1:0] };
  assign celloutsig_1_9z = { celloutsig_1_2z[5:4], celloutsig_1_5z, celloutsig_1_2z, celloutsig_1_1z, celloutsig_1_0z, celloutsig_1_4z, celloutsig_1_2z, celloutsig_1_5z } % { 1'h1, in_data[182:173], celloutsig_1_5z, celloutsig_1_4z, _01_, _02_[3:1], _00_, celloutsig_1_8z };
  assign celloutsig_1_7z = _01_ ? { celloutsig_1_2z, celloutsig_1_1z, celloutsig_1_6z, celloutsig_1_0z, celloutsig_1_0z } : in_data[128:119];
  assign celloutsig_1_18z = { celloutsig_1_9z[14:2], celloutsig_1_13z, celloutsig_1_11z } != in_data[122:108];
  assign celloutsig_1_5z = { _01_, _02_[3:1], _00_ } != { celloutsig_1_2z[4:1], celloutsig_1_0z };
  assign celloutsig_1_6z = in_data[149:138] != { celloutsig_1_1z, celloutsig_1_1z, celloutsig_1_0z, _01_, _02_[3:1], _00_, celloutsig_1_4z, celloutsig_1_1z, celloutsig_1_4z, celloutsig_1_4z };
  assign celloutsig_0_0z = in_data[19:15] !== in_data[58:54];
  assign celloutsig_1_0z = ~^ in_data[170:163];
  assign celloutsig_1_4z = ~((celloutsig_1_2z[4] & _00_) | celloutsig_1_1z);
  always_latch
    if (clkin_data[32]) celloutsig_0_3z = 10'h000;
    else if (clkin_data[0]) celloutsig_0_3z = { celloutsig_0_1z, celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_1z, celloutsig_0_0z, celloutsig_0_2z, celloutsig_0_1z, celloutsig_0_0z };
  assign { _02_[4], _02_[0] } = { _01_, _00_ };
  assign { out_data[128], out_data[98:96], out_data[32] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_14z };
endmodule
