
===========================================================================
report_checks -unconstrained
===========================================================================
======================= min_ss_100C_1v60 Corner ===================================

Startpoint: _362_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _366_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock core_clock (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.016245    0.000000    0.000000    0.000000 ^ clk_CPU (in)
                                                         clk_CPU (net)
                      0.000527    0.000264    0.000264 ^ clkbuf_0_clk_CPU/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.018915    0.065944    0.189943    0.190207 ^ clkbuf_0_clk_CPU/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk_CPU (net)
                      0.065945    0.000251    0.190457 ^ clkbuf_1_0__f_clk_CPU/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.024903    0.073603    0.226722    0.417179 ^ clkbuf_1_0__f_clk_CPU/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_clk_CPU (net)
                      0.073603    0.000263    0.417442 ^ _362_/CLK (sky130_fd_sc_hd__dfrtp_1)
     5    0.011494    0.151887    0.818603    1.236045 v _362_/Q (sky130_fd_sc_hd__dfrtp_1)
                                                         uart1.counter[0] (net)
                      0.151887    0.000083    1.236127 v _239_/A_N (sky130_fd_sc_hd__and2b_1)
     3    0.008646    0.147010    0.467266    1.703393 ^ _239_/X (sky130_fd_sc_hd__and2b_1)
                                                         _065_ (net)
                      0.147010    0.000075    1.703469 ^ _243_/B1_N (sky130_fd_sc_hd__a21boi_1)
     1    0.002998    0.181471    0.293250    1.996718 ^ _243_/Y (sky130_fd_sc_hd__a21boi_1)
                                                         _069_ (net)
                      0.181471    0.000018    1.996737 ^ _244_/B1 (sky130_fd_sc_hd__o2111a_1)
     2    0.012935    0.225386    0.556595    2.553332 ^ _244_/X (sky130_fd_sc_hd__o2111a_1)
                                                         _070_ (net)
                      0.225386    0.000157    2.553489 ^ _268_/B (sky130_fd_sc_hd__nand4_4)
    10    0.027526    0.318302    0.369114    2.922603 v _268_/Y (sky130_fd_sc_hd__nand4_4)
                                                         _094_ (net)
                      0.318302    0.000487    2.923090 v _321_/A (sky130_fd_sc_hd__and2_1)
     1    0.002567    0.066197    0.392243    3.315333 v _321_/X (sky130_fd_sc_hd__and2_1)
                                                         _012_ (net)
                      0.066197    0.000025    3.315358 v _366_/D (sky130_fd_sc_hd__dfrtp_1)
                                              3.315358   data arrival time

                                 10.000000   10.000000   clock core_clock (rise edge)
                                  0.000000   10.000000   clock source latency
     1    0.016245    0.000000    0.000000   10.000000 ^ clk_CPU (in)
                                                         clk_CPU (net)
                      0.000527    0.000264   10.000264 ^ clkbuf_0_clk_CPU/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.018915    0.065944    0.189943   10.190207 ^ clkbuf_0_clk_CPU/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk_CPU (net)
                      0.065945    0.000250   10.190457 ^ clkbuf_1_0__f_clk_CPU/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.024903    0.073603    0.226722   10.417179 ^ clkbuf_1_0__f_clk_CPU/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_clk_CPU (net)
                      0.073604    0.000376   10.417555 ^ _366_/CLK (sky130_fd_sc_hd__dfrtp_1)
                                  0.000000   10.417555   clock reconvergence pessimism
                                 -0.274018   10.143538   library setup time
                                             10.143538   data required time
---------------------------------------------------------------------------------------------
                                             10.143538   data required time
                                             -3.315358   data arrival time
---------------------------------------------------------------------------------------------
                                              6.828180   slack (MET)




===========================================================================
report_checks --slack_max -0.01
============================================================================
======================= min_ss_100C_1v60 Corner ===================================

No paths found.


===========================================================================
 report_check_types -max_slew -max_cap -max_fanout -violators
============================================================================
======================= min_ss_100C_1v60 Corner ===================================



===========================================================================
report_parasitic_annotation -report_unannotated
============================================================================
Found 2 unannotated drivers.
 _376__32/HI
 _377__33/HI
Found 0 partially unannotated drivers.

===========================================================================
max slew violation count 0
max fanout violation count 0
max cap violation count 0
============================================================================

===========================================================================
check_setup -verbose -unconstrained_endpoints -multiple_clock -no_clock -no_input_delay -loops -generated_clocks
===========================================================================
Warning: There are 18 input ports missing set_input_delay.
  DATA_IN_Rx
  DATA_IN_Tx[0]
  DATA_IN_Tx[1]
  DATA_IN_Tx[2]
  DATA_IN_Tx[3]
  DATA_IN_Tx[4]
  DATA_IN_Tx[5]
  DATA_IN_Tx[6]
  DATA_IN_Tx[7]
  EN
  RST
  UART_BITS
  UART_PARITY
  UART_WRITE
  bitrate[0]
  bitrate[1]
  bitrate[2]
  bitrate[3]
Warning: There are 10 unclocked register/latch pins.
  _346_/CLK
  _347_/CLK
  _348_/CLK
  _349_/CLK
  _357_/CLK
  _358_/CLK
  _359_/CLK
  _360_/CLK
  _361_/CLK
  _373_/CLK
Warning: There are 25 unconstrained endpoints.
  DATA_OUT_Rx[0]
  DATA_OUT_Rx[1]
  DATA_OUT_Rx[2]
  DATA_OUT_Rx[3]
  DATA_OUT_Rx[4]
  DATA_OUT_Rx[5]
  DATA_OUT_Rx[6]
  DATA_OUT_Rx[7]
  DATA_OUT_Rx[8]
  DATA_OUT_Rx[9]
  DATA_OUT_Tx
  IRQ_Rx
  IRQ_Tx
  UART_AVAIL
  uart_clock
  _346_/D
  _347_/D
  _348_/D
  _349_/D
  _357_/D
  _358_/D
  _359_/D
  _360_/D
  _361_/D
  _373_/D
