
FW_CableTest.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000010c  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00008c00  0800010c  0800010c  0001010c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000cec  08008d0c  08008d0c  00018d0c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  080099f8  080099f8  000201fc  2**0
                  CONTENTS
  4 .ARM          00000000  080099f8  080099f8  000201fc  2**0
                  CONTENTS
  5 .preinit_array 00000000  080099f8  080099f8  000201fc  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  080099f8  080099f8  000199f8  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  080099fc  080099fc  000199fc  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000001fc  20000000  08009a00  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000710  200001fc  08009bfc  000201fc  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  2000090c  08009bfc  0002090c  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  000201fc  2**0
                  CONTENTS, READONLY
 12 .debug_info   0001a28b  00000000  00000000  00020225  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_abbrev 00003b9c  00000000  00000000  0003a4b0  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_aranges 000012f0  00000000  00000000  0003e050  2**3
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_ranges 00001150  00000000  00000000  0003f340  2**3
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_macro  0001cdf8  00000000  00000000  00040490  2**0
                  CONTENTS, READONLY, DEBUGGING
 17 .debug_line   00015b2e  00000000  00000000  0005d288  2**0
                  CONTENTS, READONLY, DEBUGGING
 18 .debug_str    00094788  00000000  00000000  00072db6  2**0
                  CONTENTS, READONLY, DEBUGGING
 19 .comment      0000007b  00000000  00000000  0010753e  2**0
                  CONTENTS, READONLY
 20 .debug_frame  000054e8  00000000  00000000  001075bc  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

0800010c <__do_global_dtors_aux>:
 800010c:	b510      	push	{r4, lr}
 800010e:	4c05      	ldr	r4, [pc, #20]	; (8000124 <__do_global_dtors_aux+0x18>)
 8000110:	7823      	ldrb	r3, [r4, #0]
 8000112:	b933      	cbnz	r3, 8000122 <__do_global_dtors_aux+0x16>
 8000114:	4b04      	ldr	r3, [pc, #16]	; (8000128 <__do_global_dtors_aux+0x1c>)
 8000116:	b113      	cbz	r3, 800011e <__do_global_dtors_aux+0x12>
 8000118:	4804      	ldr	r0, [pc, #16]	; (800012c <__do_global_dtors_aux+0x20>)
 800011a:	f3af 8000 	nop.w
 800011e:	2301      	movs	r3, #1
 8000120:	7023      	strb	r3, [r4, #0]
 8000122:	bd10      	pop	{r4, pc}
 8000124:	200001fc 	.word	0x200001fc
 8000128:	00000000 	.word	0x00000000
 800012c:	08008cf4 	.word	0x08008cf4

08000130 <frame_dummy>:
 8000130:	b508      	push	{r3, lr}
 8000132:	4b03      	ldr	r3, [pc, #12]	; (8000140 <frame_dummy+0x10>)
 8000134:	b11b      	cbz	r3, 800013e <frame_dummy+0xe>
 8000136:	4903      	ldr	r1, [pc, #12]	; (8000144 <frame_dummy+0x14>)
 8000138:	4803      	ldr	r0, [pc, #12]	; (8000148 <frame_dummy+0x18>)
 800013a:	f3af 8000 	nop.w
 800013e:	bd08      	pop	{r3, pc}
 8000140:	00000000 	.word	0x00000000
 8000144:	20000200 	.word	0x20000200
 8000148:	08008cf4 	.word	0x08008cf4

0800014c <strlen>:
 800014c:	4603      	mov	r3, r0
 800014e:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000152:	2a00      	cmp	r2, #0
 8000154:	d1fb      	bne.n	800014e <strlen+0x2>
 8000156:	1a18      	subs	r0, r3, r0
 8000158:	3801      	subs	r0, #1
 800015a:	4770      	bx	lr

0800015c <LL_AHB1_GRP1_EnableClock>:
  *
  *         (*) value not defined in all devices.
  * @retval None
*/
__STATIC_INLINE void LL_AHB1_GRP1_EnableClock(uint32_t Periphs)
{
 800015c:	b480      	push	{r7}
 800015e:	b085      	sub	sp, #20
 8000160:	af00      	add	r7, sp, #0
 8000162:	6078      	str	r0, [r7, #4]
  __IO uint32_t tmpreg;
  SET_BIT(RCC->AHBENR, Periphs);
 8000164:	4b08      	ldr	r3, [pc, #32]	; (8000188 <LL_AHB1_GRP1_EnableClock+0x2c>)
 8000166:	695a      	ldr	r2, [r3, #20]
 8000168:	4907      	ldr	r1, [pc, #28]	; (8000188 <LL_AHB1_GRP1_EnableClock+0x2c>)
 800016a:	687b      	ldr	r3, [r7, #4]
 800016c:	4313      	orrs	r3, r2
 800016e:	614b      	str	r3, [r1, #20]
  /* Delay after an RCC peripheral clock enabling */
  tmpreg = READ_BIT(RCC->AHBENR, Periphs);
 8000170:	4b05      	ldr	r3, [pc, #20]	; (8000188 <LL_AHB1_GRP1_EnableClock+0x2c>)
 8000172:	695a      	ldr	r2, [r3, #20]
 8000174:	687b      	ldr	r3, [r7, #4]
 8000176:	4013      	ands	r3, r2
 8000178:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 800017a:	68fb      	ldr	r3, [r7, #12]
}
 800017c:	bf00      	nop
 800017e:	3714      	adds	r7, #20
 8000180:	46bd      	mov	sp, r7
 8000182:	bc80      	pop	{r7}
 8000184:	4770      	bx	lr
 8000186:	bf00      	nop
 8000188:	40021000 	.word	0x40021000

0800018c <MX_CRC_Init>:

/* USER CODE END 0 */

/* CRC init function */
void MX_CRC_Init(void)
{
 800018c:	b580      	push	{r7, lr}
 800018e:	af00      	add	r7, sp, #0

  /* Peripheral clock enable */
  LL_AHB1_GRP1_EnableClock(LL_AHB1_GRP1_PERIPH_CRC);
 8000190:	2040      	movs	r0, #64	; 0x40
 8000192:	f7ff ffe3 	bl	800015c <LL_AHB1_GRP1_EnableClock>

}
 8000196:	bf00      	nop
 8000198:	bd80      	pop	{r7, pc}
	...

0800019c <Display>:
#include "main.h"

void Display(typeEnv *Env)
{
 800019c:	b580      	push	{r7, lr}
 800019e:	b084      	sub	sp, #16
 80001a0:	af00      	add	r7, sp, #0
 80001a2:	6078      	str	r0, [r7, #4]
	uint8_t mode = (*Env).Mode;
 80001a4:	687b      	ldr	r3, [r7, #4]
 80001a6:	f893 309c 	ldrb.w	r3, [r3, #156]	; 0x9c
 80001aa:	73fb      	strb	r3, [r7, #15]
	if(f_RefreshScreen == 1)
 80001ac:	4b1e      	ldr	r3, [pc, #120]	; (8000228 <Display+0x8c>)
 80001ae:	f103 4360 	add.w	r3, r3, #3758096384	; 0xe0000000
 80001b2:	015b      	lsls	r3, r3, #5
 80001b4:	f043 5308 	orr.w	r3, r3, #570425344	; 0x22000000
 80001b8:	f043 0314 	orr.w	r3, r3, #20
 80001bc:	681b      	ldr	r3, [r3, #0]
 80001be:	2b01      	cmp	r3, #1
 80001c0:	d12a      	bne.n	8000218 <Display+0x7c>
	{
		f_RefreshScreen = 0;
 80001c2:	4b19      	ldr	r3, [pc, #100]	; (8000228 <Display+0x8c>)
 80001c4:	f103 4360 	add.w	r3, r3, #3758096384	; 0xe0000000
 80001c8:	015b      	lsls	r3, r3, #5
 80001ca:	f043 5308 	orr.w	r3, r3, #570425344	; 0x22000000
 80001ce:	f043 0314 	orr.w	r3, r3, #20
 80001d2:	461a      	mov	r2, r3
 80001d4:	2300      	movs	r3, #0
 80001d6:	6013      	str	r3, [r2, #0]


		switch(mode)	// назначить действие в зависимости от текущего режима
 80001d8:	7bfb      	ldrb	r3, [r7, #15]
 80001da:	3b01      	subs	r3, #1
 80001dc:	2b03      	cmp	r3, #3
 80001de:	d81d      	bhi.n	800021c <Display+0x80>
 80001e0:	a201      	add	r2, pc, #4	; (adr r2, 80001e8 <Display+0x4c>)
 80001e2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80001e6:	bf00      	nop
 80001e8:	080001f9 	.word	0x080001f9
 80001ec:	08000201 	.word	0x08000201
 80001f0:	08000209 	.word	0x08000209
 80001f4:	08000211 	.word	0x08000211
					{
						case MENU: 			DisplayMenu(Env); 		break;
 80001f8:	6878      	ldr	r0, [r7, #4]
 80001fa:	f000 f817 	bl	800022c <DisplayMenu>
 80001fe:	e00e      	b.n	800021e <Display+0x82>
						case CHECK_SCHEME: 	DisplayChekSchem(Env);  	break;
 8000200:	6878      	ldr	r0, [r7, #4]
 8000202:	f000 f86f 	bl	80002e4 <DisplayChekSchem>
 8000206:	e00a      	b.n	800021e <Display+0x82>
						case TEST: 			DisplayTest(Env);			break;
 8000208:	6878      	ldr	r0, [r7, #4]
 800020a:	f000 f889 	bl	8000320 <DisplayTest>
 800020e:	e006      	b.n	800021e <Display+0x82>
						case RESULT: 		DisplayResult(Env);		break;
 8000210:	6878      	ldr	r0, [r7, #4]
 8000212:	f000 f8ab 	bl	800036c <DisplayResult>
 8000216:	e002      	b.n	800021e <Display+0x82>
							default: break;
					}

	}
 8000218:	bf00      	nop
 800021a:	e000      	b.n	800021e <Display+0x82>
							default: break;
 800021c:	bf00      	nop
//	ST7735_DrawChar(110,40, LatStr,TXT_COLOR,BGR_COLOR);
//	ST7735_DrawChar(110,52, lat_str,TXT_COLOR,BGR_COLOR);
//	//ST7735_DrawChar(110,64, 0x7f,TXT_COLOR,BGR_COLOR);
//	ST7735_DrawChar7x11(110,80, CyrStr,TXT_COLOR,BGR_COLOR);
//	ST7735_DrawChar7x11(110,92, cyr_str,TXT_COLOR,BGR_COLOR);
}
 800021e:	bf00      	nop
 8000220:	3710      	adds	r7, #16
 8000222:	46bd      	mov	sp, r7
 8000224:	bd80      	pop	{r7, pc}
 8000226:	bf00      	nop
 8000228:	20000404 	.word	0x20000404

0800022c <DisplayMenu>:

void DisplayMenu(typeEnv *Env)
{
 800022c:	b580      	push	{r7, lr}
 800022e:	b09e      	sub	sp, #120	; 0x78
 8000230:	af02      	add	r7, sp, #8
 8000232:	6078      	str	r0, [r7, #4]
	ST7735_ListBox_Item Files_on_SD[ITEM_ON_PAGE_MAX];
	ST7735_ListBox FileList;
	uint32_t selectedFile = Env->Menu.ActiveItem;
 8000234:	687b      	ldr	r3, [r7, #4]
 8000236:	f9b3 3078 	ldrsh.w	r3, [r3, #120]	; 0x78
 800023a:	66bb      	str	r3, [r7, #104]	; 0x68
	uint32_t end_list = Env->Menu.NmbrOnPageFiles;
 800023c:	687b      	ldr	r3, [r7, #4]
 800023e:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8000240:	667b      	str	r3, [r7, #100]	; 0x64

	for(uint32_t index =0; index < end_list; index++)
 8000242:	2300      	movs	r3, #0
 8000244:	66fb      	str	r3, [r7, #108]	; 0x6c
 8000246:	e021      	b.n	800028c <DisplayMenu+0x60>
				{
					Files_on_SD[index].text  = &(Env->Menu.FileList[index]);
 8000248:	6efa      	ldr	r2, [r7, #108]	; 0x6c
 800024a:	4613      	mov	r3, r2
 800024c:	005b      	lsls	r3, r3, #1
 800024e:	4413      	add	r3, r2
 8000250:	009b      	lsls	r3, r3, #2
 8000252:	4413      	add	r3, r2
 8000254:	687a      	ldr	r2, [r7, #4]
 8000256:	441a      	add	r2, r3
 8000258:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800025a:	00db      	lsls	r3, r3, #3
 800025c:	f107 0170 	add.w	r1, r7, #112	; 0x70
 8000260:	440b      	add	r3, r1
 8000262:	f843 2c54 	str.w	r2, [r3, #-84]
					Files_on_SD[index].visible=1;
 8000266:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8000268:	00db      	lsls	r3, r3, #3
 800026a:	f107 0270 	add.w	r2, r7, #112	; 0x70
 800026e:	4413      	add	r3, r2
 8000270:	2201      	movs	r2, #1
 8000272:	f803 2c50 	strb.w	r2, [r3, #-80]
					Files_on_SD[index].selected=0;
 8000276:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8000278:	00db      	lsls	r3, r3, #3
 800027a:	f107 0270 	add.w	r2, r7, #112	; 0x70
 800027e:	4413      	add	r3, r2
 8000280:	2200      	movs	r2, #0
 8000282:	f803 2c4f 	strb.w	r2, [r3, #-79]
	for(uint32_t index =0; index < end_list; index++)
 8000286:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8000288:	3301      	adds	r3, #1
 800028a:	66fb      	str	r3, [r7, #108]	; 0x6c
 800028c:	6efa      	ldr	r2, [r7, #108]	; 0x6c
 800028e:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8000290:	429a      	cmp	r2, r3
 8000292:	d3d9      	bcc.n	8000248 <DisplayMenu+0x1c>
				}
			ST7735_ListBox_StructInit(&FileList,0,0,&Files_on_SD,end_list);
 8000294:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8000296:	b2db      	uxtb	r3, r3
 8000298:	f107 021c 	add.w	r2, r7, #28
 800029c:	f107 0008 	add.w	r0, r7, #8
 80002a0:	9300      	str	r3, [sp, #0]
 80002a2:	4613      	mov	r3, r2
 80002a4:	2200      	movs	r2, #0
 80002a6:	2100      	movs	r1, #0
 80002a8:	f002 f970 	bl	800258c <ST7735_ListBox_StructInit>
			Files_on_SD[selectedFile].selected=1;
 80002ac:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 80002ae:	00db      	lsls	r3, r3, #3
 80002b0:	f107 0270 	add.w	r2, r7, #112	; 0x70
 80002b4:	4413      	add	r3, r2
 80002b6:	2201      	movs	r2, #1
 80002b8:	f803 2c4f 	strb.w	r2, [r3, #-79]
			FileList.BackgroundColor = BGR_COLOR;
 80002bc:	2311      	movs	r3, #17
 80002be:	81fb      	strh	r3, [r7, #14]
			FileList.BorderColor	=	BRD_COLOR;
 80002c0:	f24f 73df 	movw	r3, #63455	; 0xf7df
 80002c4:	81bb      	strh	r3, [r7, #12]
			FileList.ItemTextColor	=	TXT_COLOR;
 80002c6:	f24f 73df 	movw	r3, #63455	; 0xf7df
 80002ca:	823b      	strh	r3, [r7, #16]
			FileList.SelectedItemColor	=SEL_COLOR;
 80002cc:	231f      	movs	r3, #31
 80002ce:	827b      	strh	r3, [r7, #18]
			ST7735_ListBox_Draw(&FileList);
 80002d0:	f107 0308 	add.w	r3, r7, #8
 80002d4:	4618      	mov	r0, r3
 80002d6:	f002 f8a7 	bl	8002428 <ST7735_ListBox_Draw>
}
 80002da:	bf00      	nop
 80002dc:	3770      	adds	r7, #112	; 0x70
 80002de:	46bd      	mov	sp, r7
 80002e0:	bd80      	pop	{r7, pc}
	...

080002e4 <DisplayChekSchem>:

void DisplayChekSchem(typeEnv *Env)
{
 80002e4:	b580      	push	{r7, lr}
 80002e6:	b088      	sub	sp, #32
 80002e8:	af02      	add	r7, sp, #8
 80002ea:	6078      	str	r0, [r7, #4]
	char EncoderString[12] = "Check sheme";
 80002ec:	4a0b      	ldr	r2, [pc, #44]	; (800031c <DisplayChekSchem+0x38>)
 80002ee:	f107 030c 	add.w	r3, r7, #12
 80002f2:	ca07      	ldmia	r2, {r0, r1, r2}
 80002f4:	e883 0007 	stmia.w	r3, {r0, r1, r2}
	ST7735_Clear(BGR_COLOR);
 80002f8:	2011      	movs	r0, #17
 80002fa:	f001 fead 	bl	8002058 <ST7735_Clear>
	ST7735_DrawString7x11(1,1,EncoderString,TXT_COLOR,BGR_COLOR);
 80002fe:	f107 020c 	add.w	r2, r7, #12
 8000302:	2311      	movs	r3, #17
 8000304:	9300      	str	r3, [sp, #0]
 8000306:	f24f 73df 	movw	r3, #63455	; 0xf7df
 800030a:	2101      	movs	r1, #1
 800030c:	2001      	movs	r0, #1
 800030e:	f001 ffe9 	bl	80022e4 <ST7735_DrawString7x11>
}
 8000312:	bf00      	nop
 8000314:	3718      	adds	r7, #24
 8000316:	46bd      	mov	sp, r7
 8000318:	bd80      	pop	{r7, pc}
 800031a:	bf00      	nop
 800031c:	08008d0c 	.word	0x08008d0c

08000320 <DisplayTest>:

void DisplayTest(typeEnv *Env)
{
 8000320:	b580      	push	{r7, lr}
 8000322:	b088      	sub	sp, #32
 8000324:	af02      	add	r7, sp, #8
 8000326:	6078      	str	r0, [r7, #4]
	char EncoderString[12] = "Test";
 8000328:	4a0f      	ldr	r2, [pc, #60]	; (8000368 <DisplayTest+0x48>)
 800032a:	f107 030c 	add.w	r3, r7, #12
 800032e:	e892 0003 	ldmia.w	r2, {r0, r1}
 8000332:	6018      	str	r0, [r3, #0]
 8000334:	3304      	adds	r3, #4
 8000336:	7019      	strb	r1, [r3, #0]
 8000338:	f107 0311 	add.w	r3, r7, #17
 800033c:	2200      	movs	r2, #0
 800033e:	601a      	str	r2, [r3, #0]
 8000340:	f8c3 2003 	str.w	r2, [r3, #3]
	ST7735_Clear(BGR_COLOR);
 8000344:	2011      	movs	r0, #17
 8000346:	f001 fe87 	bl	8002058 <ST7735_Clear>
	ST7735_DrawString7x11(1,1,EncoderString,TXT_COLOR,BGR_COLOR);
 800034a:	f107 020c 	add.w	r2, r7, #12
 800034e:	2311      	movs	r3, #17
 8000350:	9300      	str	r3, [sp, #0]
 8000352:	f24f 73df 	movw	r3, #63455	; 0xf7df
 8000356:	2101      	movs	r1, #1
 8000358:	2001      	movs	r0, #1
 800035a:	f001 ffc3 	bl	80022e4 <ST7735_DrawString7x11>
}
 800035e:	bf00      	nop
 8000360:	3718      	adds	r7, #24
 8000362:	46bd      	mov	sp, r7
 8000364:	bd80      	pop	{r7, pc}
 8000366:	bf00      	nop
 8000368:	08008d18 	.word	0x08008d18

0800036c <DisplayResult>:

void DisplayResult(typeEnv *Env)
{
 800036c:	b580      	push	{r7, lr}
 800036e:	b088      	sub	sp, #32
 8000370:	af02      	add	r7, sp, #8
 8000372:	6078      	str	r0, [r7, #4]
	char EncoderString[12] = "Result";
 8000374:	4a10      	ldr	r2, [pc, #64]	; (80003b8 <DisplayResult+0x4c>)
 8000376:	f107 030c 	add.w	r3, r7, #12
 800037a:	e892 0003 	ldmia.w	r2, {r0, r1}
 800037e:	6018      	str	r0, [r3, #0]
 8000380:	3304      	adds	r3, #4
 8000382:	8019      	strh	r1, [r3, #0]
 8000384:	3302      	adds	r3, #2
 8000386:	0c0a      	lsrs	r2, r1, #16
 8000388:	701a      	strb	r2, [r3, #0]
 800038a:	f107 0313 	add.w	r3, r7, #19
 800038e:	2200      	movs	r2, #0
 8000390:	601a      	str	r2, [r3, #0]
 8000392:	711a      	strb	r2, [r3, #4]
	ST7735_Clear(BGR_COLOR);
 8000394:	2011      	movs	r0, #17
 8000396:	f001 fe5f 	bl	8002058 <ST7735_Clear>
	ST7735_DrawString7x11(1,1,EncoderString,TXT_COLOR,BGR_COLOR);
 800039a:	f107 020c 	add.w	r2, r7, #12
 800039e:	2311      	movs	r3, #17
 80003a0:	9300      	str	r3, [sp, #0]
 80003a2:	f24f 73df 	movw	r3, #63455	; 0xf7df
 80003a6:	2101      	movs	r1, #1
 80003a8:	2001      	movs	r0, #1
 80003aa:	f001 ff9b 	bl	80022e4 <ST7735_DrawString7x11>
}
 80003ae:	bf00      	nop
 80003b0:	3718      	adds	r7, #24
 80003b2:	46bd      	mov	sp, r7
 80003b4:	bd80      	pop	{r7, pc}
 80003b6:	bf00      	nop
 80003b8:	08008d24 	.word	0x08008d24

080003bc <LL_APB2_GRP1_EnableClock>:
  *
  *         (*) value not defined in all devices.
  * @retval None
*/
__STATIC_INLINE void LL_APB2_GRP1_EnableClock(uint32_t Periphs)
{
 80003bc:	b480      	push	{r7}
 80003be:	b085      	sub	sp, #20
 80003c0:	af00      	add	r7, sp, #0
 80003c2:	6078      	str	r0, [r7, #4]
  __IO uint32_t tmpreg;
  SET_BIT(RCC->APB2ENR, Periphs);
 80003c4:	4b08      	ldr	r3, [pc, #32]	; (80003e8 <LL_APB2_GRP1_EnableClock+0x2c>)
 80003c6:	699a      	ldr	r2, [r3, #24]
 80003c8:	4907      	ldr	r1, [pc, #28]	; (80003e8 <LL_APB2_GRP1_EnableClock+0x2c>)
 80003ca:	687b      	ldr	r3, [r7, #4]
 80003cc:	4313      	orrs	r3, r2
 80003ce:	618b      	str	r3, [r1, #24]
  /* Delay after an RCC peripheral clock enabling */
  tmpreg = READ_BIT(RCC->APB2ENR, Periphs);
 80003d0:	4b05      	ldr	r3, [pc, #20]	; (80003e8 <LL_APB2_GRP1_EnableClock+0x2c>)
 80003d2:	699a      	ldr	r2, [r3, #24]
 80003d4:	687b      	ldr	r3, [r7, #4]
 80003d6:	4013      	ands	r3, r2
 80003d8:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 80003da:	68fb      	ldr	r3, [r7, #12]
}
 80003dc:	bf00      	nop
 80003de:	3714      	adds	r7, #20
 80003e0:	46bd      	mov	sp, r7
 80003e2:	bc80      	pop	{r7}
 80003e4:	4770      	bx	lr
 80003e6:	bf00      	nop
 80003e8:	40021000 	.word	0x40021000

080003ec <LL_GPIO_ResetOutputPin>:
  *         @arg @ref LL_GPIO_PIN_15
  *         @arg @ref LL_GPIO_PIN_ALL
  * @retval None
  */
__STATIC_INLINE void LL_GPIO_ResetOutputPin(GPIO_TypeDef *GPIOx, uint32_t PinMask)
{
 80003ec:	b480      	push	{r7}
 80003ee:	b083      	sub	sp, #12
 80003f0:	af00      	add	r7, sp, #0
 80003f2:	6078      	str	r0, [r7, #4]
 80003f4:	6039      	str	r1, [r7, #0]
  WRITE_REG(GPIOx->BRR, (PinMask >> GPIO_PIN_MASK_POS) & 0x0000FFFFU);
 80003f6:	683b      	ldr	r3, [r7, #0]
 80003f8:	0a1b      	lsrs	r3, r3, #8
 80003fa:	b29a      	uxth	r2, r3
 80003fc:	687b      	ldr	r3, [r7, #4]
 80003fe:	615a      	str	r2, [r3, #20]
}
 8000400:	bf00      	nop
 8000402:	370c      	adds	r7, #12
 8000404:	46bd      	mov	sp, r7
 8000406:	bc80      	pop	{r7}
 8000408:	4770      	bx	lr
	...

0800040c <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 800040c:	b580      	push	{r7, lr}
 800040e:	b086      	sub	sp, #24
 8000410:	af00      	add	r7, sp, #0

  LL_GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000412:	1d3b      	adds	r3, r7, #4
 8000414:	2200      	movs	r2, #0
 8000416:	601a      	str	r2, [r3, #0]
 8000418:	605a      	str	r2, [r3, #4]
 800041a:	609a      	str	r2, [r3, #8]
 800041c:	60da      	str	r2, [r3, #12]
 800041e:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  LL_APB2_GRP1_EnableClock(LL_APB2_GRP1_PERIPH_GPIOC);
 8000420:	2010      	movs	r0, #16
 8000422:	f7ff ffcb 	bl	80003bc <LL_APB2_GRP1_EnableClock>
  LL_APB2_GRP1_EnableClock(LL_APB2_GRP1_PERIPH_GPIOD);
 8000426:	2020      	movs	r0, #32
 8000428:	f7ff ffc8 	bl	80003bc <LL_APB2_GRP1_EnableClock>
  LL_APB2_GRP1_EnableClock(LL_APB2_GRP1_PERIPH_GPIOA);
 800042c:	2004      	movs	r0, #4
 800042e:	f7ff ffc5 	bl	80003bc <LL_APB2_GRP1_EnableClock>
  LL_APB2_GRP1_EnableClock(LL_APB2_GRP1_PERIPH_GPIOB);
 8000432:	2008      	movs	r0, #8
 8000434:	f7ff ffc2 	bl	80003bc <LL_APB2_GRP1_EnableClock>

  /**/
  LL_GPIO_ResetOutputPin(LED_GPIO_Port, LED_Pin);
 8000438:	4936      	ldr	r1, [pc, #216]	; (8000514 <MX_GPIO_Init+0x108>)
 800043a:	4837      	ldr	r0, [pc, #220]	; (8000518 <MX_GPIO_Init+0x10c>)
 800043c:	f7ff ffd6 	bl	80003ec <LL_GPIO_ResetOutputPin>

  /**/
  LL_GPIO_ResetOutputPin(GPIOA, LCD_RESET_Pin|LCD_A0_Pin|LCD_CS_Pin|EN_INP_Pin);
 8000440:	4936      	ldr	r1, [pc, #216]	; (800051c <MX_GPIO_Init+0x110>)
 8000442:	4837      	ldr	r0, [pc, #220]	; (8000520 <MX_GPIO_Init+0x114>)
 8000444:	f7ff ffd2 	bl	80003ec <LL_GPIO_ResetOutputPin>

  /**/
  LL_GPIO_ResetOutputPin(GPIOB, SD_CS_Pin|ADR_A_Pin|ADR_B_Pin|ADR_C_Pin
 8000448:	4936      	ldr	r1, [pc, #216]	; (8000524 <MX_GPIO_Init+0x118>)
 800044a:	4837      	ldr	r0, [pc, #220]	; (8000528 <MX_GPIO_Init+0x11c>)
 800044c:	f7ff ffce 	bl	80003ec <LL_GPIO_ResetOutputPin>
                          |EN_OUT_Pin);

  /**/
  GPIO_InitStruct.Pin = LED_Pin;
 8000450:	4b30      	ldr	r3, [pc, #192]	; (8000514 <MX_GPIO_Init+0x108>)
 8000452:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_OUTPUT;
 8000454:	2301      	movs	r3, #1
 8000456:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_LOW;
 8000458:	2302      	movs	r3, #2
 800045a:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 800045c:	2300      	movs	r3, #0
 800045e:	613b      	str	r3, [r7, #16]
  LL_GPIO_Init(LED_GPIO_Port, &GPIO_InitStruct);
 8000460:	1d3b      	adds	r3, r7, #4
 8000462:	4619      	mov	r1, r3
 8000464:	482c      	ldr	r0, [pc, #176]	; (8000518 <MX_GPIO_Init+0x10c>)
 8000466:	f003 fe5d 	bl	8004124 <LL_GPIO_Init>

  /**/
  GPIO_InitStruct.Pin = LCD_RESET_Pin|LCD_CS_Pin;
 800046a:	f241 2312 	movw	r3, #4626	; 0x1212
 800046e:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_OUTPUT;
 8000470:	2301      	movs	r3, #1
 8000472:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_LOW;
 8000474:	2302      	movs	r3, #2
 8000476:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 8000478:	2300      	movs	r3, #0
 800047a:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_UP;
 800047c:	2301      	movs	r3, #1
 800047e:	617b      	str	r3, [r7, #20]
  LL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000480:	1d3b      	adds	r3, r7, #4
 8000482:	4619      	mov	r1, r3
 8000484:	4826      	ldr	r0, [pc, #152]	; (8000520 <MX_GPIO_Init+0x114>)
 8000486:	f003 fe4d 	bl	8004124 <LL_GPIO_Init>

  /**/
  GPIO_InitStruct.Pin = LCD_A0_Pin|EN_INP_Pin;
 800048a:	4b28      	ldr	r3, [pc, #160]	; (800052c <MX_GPIO_Init+0x120>)
 800048c:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_OUTPUT;
 800048e:	2301      	movs	r3, #1
 8000490:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_LOW;
 8000492:	2302      	movs	r3, #2
 8000494:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 8000496:	2300      	movs	r3, #0
 8000498:	613b      	str	r3, [r7, #16]
  LL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800049a:	1d3b      	adds	r3, r7, #4
 800049c:	4619      	mov	r1, r3
 800049e:	4820      	ldr	r0, [pc, #128]	; (8000520 <MX_GPIO_Init+0x114>)
 80004a0:	f003 fe40 	bl	8004124 <LL_GPIO_Init>

  /**/
  GPIO_InitStruct.Pin = BUT_DWN_Pin|BUT_OK_Pin|BUT_UP_Pin;
 80004a4:	4b22      	ldr	r3, [pc, #136]	; (8000530 <MX_GPIO_Init+0x124>)
 80004a6:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_INPUT;
 80004a8:	2308      	movs	r3, #8
 80004aa:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_UP;
 80004ac:	2301      	movs	r3, #1
 80004ae:	617b      	str	r3, [r7, #20]
  LL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80004b0:	1d3b      	adds	r3, r7, #4
 80004b2:	4619      	mov	r1, r3
 80004b4:	481c      	ldr	r0, [pc, #112]	; (8000528 <MX_GPIO_Init+0x11c>)
 80004b6:	f003 fe35 	bl	8004124 <LL_GPIO_Init>

  /**/
  GPIO_InitStruct.Pin = SD_CS_Pin;
 80004ba:	f240 2302 	movw	r3, #514	; 0x202
 80004be:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_OUTPUT;
 80004c0:	2301      	movs	r3, #1
 80004c2:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_LOW;
 80004c4:	2302      	movs	r3, #2
 80004c6:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 80004c8:	2300      	movs	r3, #0
 80004ca:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_UP;
 80004cc:	2301      	movs	r3, #1
 80004ce:	617b      	str	r3, [r7, #20]
  LL_GPIO_Init(SD_CS_GPIO_Port, &GPIO_InitStruct);
 80004d0:	1d3b      	adds	r3, r7, #4
 80004d2:	4619      	mov	r1, r3
 80004d4:	4814      	ldr	r0, [pc, #80]	; (8000528 <MX_GPIO_Init+0x11c>)
 80004d6:	f003 fe25 	bl	8004124 <LL_GPIO_Init>

  /**/
  GPIO_InitStruct.Pin = ADR_A_Pin|ADR_B_Pin|ADR_C_Pin|EN_OUT_Pin;
 80004da:	4b16      	ldr	r3, [pc, #88]	; (8000534 <MX_GPIO_Init+0x128>)
 80004dc:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_OUTPUT;
 80004de:	2301      	movs	r3, #1
 80004e0:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_LOW;
 80004e2:	2302      	movs	r3, #2
 80004e4:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 80004e6:	2300      	movs	r3, #0
 80004e8:	613b      	str	r3, [r7, #16]
  LL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80004ea:	1d3b      	adds	r3, r7, #4
 80004ec:	4619      	mov	r1, r3
 80004ee:	480e      	ldr	r0, [pc, #56]	; (8000528 <MX_GPIO_Init+0x11c>)
 80004f0:	f003 fe18 	bl	8004124 <LL_GPIO_Init>

  /**/
  GPIO_InitStruct.Pin = BUTTON_Pin;
 80004f4:	4b10      	ldr	r3, [pc, #64]	; (8000538 <MX_GPIO_Init+0x12c>)
 80004f6:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_INPUT;
 80004f8:	2308      	movs	r3, #8
 80004fa:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_UP;
 80004fc:	2301      	movs	r3, #1
 80004fe:	617b      	str	r3, [r7, #20]
  LL_GPIO_Init(BUTTON_GPIO_Port, &GPIO_InitStruct);
 8000500:	1d3b      	adds	r3, r7, #4
 8000502:	4619      	mov	r1, r3
 8000504:	4806      	ldr	r0, [pc, #24]	; (8000520 <MX_GPIO_Init+0x114>)
 8000506:	f003 fe0d 	bl	8004124 <LL_GPIO_Init>

}
 800050a:	bf00      	nop
 800050c:	3718      	adds	r7, #24
 800050e:	46bd      	mov	sp, r7
 8000510:	bd80      	pop	{r7, pc}
 8000512:	bf00      	nop
 8000514:	04200020 	.word	0x04200020
 8000518:	40011000 	.word	0x40011000
 800051c:	04011a1b 	.word	0x04011a1b
 8000520:	40010800 	.word	0x40010800
 8000524:	04f002f2 	.word	0x04f002f2
 8000528:	40010c00 	.word	0x40010c00
 800052c:	04010809 	.word	0x04010809
 8000530:	040c010d 	.word	0x040c010d
 8000534:	04f000f0 	.word	0x04f000f0
 8000538:	04800080 	.word	0x04800080

0800053c <LL_RCC_HSE_Enable>:
  * @brief  Enable HSE crystal oscillator (HSE ON)
  * @rmtoll CR           HSEON         LL_RCC_HSE_Enable
  * @retval None
  */
__STATIC_INLINE void LL_RCC_HSE_Enable(void)
{
 800053c:	b480      	push	{r7}
 800053e:	af00      	add	r7, sp, #0
  SET_BIT(RCC->CR, RCC_CR_HSEON);
 8000540:	4b04      	ldr	r3, [pc, #16]	; (8000554 <LL_RCC_HSE_Enable+0x18>)
 8000542:	681b      	ldr	r3, [r3, #0]
 8000544:	4a03      	ldr	r2, [pc, #12]	; (8000554 <LL_RCC_HSE_Enable+0x18>)
 8000546:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800054a:	6013      	str	r3, [r2, #0]
}
 800054c:	bf00      	nop
 800054e:	46bd      	mov	sp, r7
 8000550:	bc80      	pop	{r7}
 8000552:	4770      	bx	lr
 8000554:	40021000 	.word	0x40021000

08000558 <LL_RCC_HSE_IsReady>:
  * @brief  Check if HSE oscillator Ready
  * @rmtoll CR           HSERDY        LL_RCC_HSE_IsReady
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_HSE_IsReady(void)
{
 8000558:	b480      	push	{r7}
 800055a:	af00      	add	r7, sp, #0
  return (READ_BIT(RCC->CR, RCC_CR_HSERDY) == (RCC_CR_HSERDY));
 800055c:	4b06      	ldr	r3, [pc, #24]	; (8000578 <LL_RCC_HSE_IsReady+0x20>)
 800055e:	681b      	ldr	r3, [r3, #0]
 8000560:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8000564:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 8000568:	bf0c      	ite	eq
 800056a:	2301      	moveq	r3, #1
 800056c:	2300      	movne	r3, #0
 800056e:	b2db      	uxtb	r3, r3
}
 8000570:	4618      	mov	r0, r3
 8000572:	46bd      	mov	sp, r7
 8000574:	bc80      	pop	{r7}
 8000576:	4770      	bx	lr
 8000578:	40021000 	.word	0x40021000

0800057c <LL_RCC_SetSysClkSource>:
  *         @arg @ref LL_RCC_SYS_CLKSOURCE_HSE
  *         @arg @ref LL_RCC_SYS_CLKSOURCE_PLL
  * @retval None
  */
__STATIC_INLINE void LL_RCC_SetSysClkSource(uint32_t Source)
{
 800057c:	b480      	push	{r7}
 800057e:	b083      	sub	sp, #12
 8000580:	af00      	add	r7, sp, #0
 8000582:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, Source);
 8000584:	4b06      	ldr	r3, [pc, #24]	; (80005a0 <LL_RCC_SetSysClkSource+0x24>)
 8000586:	685b      	ldr	r3, [r3, #4]
 8000588:	f023 0203 	bic.w	r2, r3, #3
 800058c:	4904      	ldr	r1, [pc, #16]	; (80005a0 <LL_RCC_SetSysClkSource+0x24>)
 800058e:	687b      	ldr	r3, [r7, #4]
 8000590:	4313      	orrs	r3, r2
 8000592:	604b      	str	r3, [r1, #4]
}
 8000594:	bf00      	nop
 8000596:	370c      	adds	r7, #12
 8000598:	46bd      	mov	sp, r7
 800059a:	bc80      	pop	{r7}
 800059c:	4770      	bx	lr
 800059e:	bf00      	nop
 80005a0:	40021000 	.word	0x40021000

080005a4 <LL_RCC_GetSysClkSource>:
  *         @arg @ref LL_RCC_SYS_CLKSOURCE_STATUS_HSI
  *         @arg @ref LL_RCC_SYS_CLKSOURCE_STATUS_HSE
  *         @arg @ref LL_RCC_SYS_CLKSOURCE_STATUS_PLL
  */
__STATIC_INLINE uint32_t LL_RCC_GetSysClkSource(void)
{
 80005a4:	b480      	push	{r7}
 80005a6:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_SWS));
 80005a8:	4b03      	ldr	r3, [pc, #12]	; (80005b8 <LL_RCC_GetSysClkSource+0x14>)
 80005aa:	685b      	ldr	r3, [r3, #4]
 80005ac:	f003 030c 	and.w	r3, r3, #12
}
 80005b0:	4618      	mov	r0, r3
 80005b2:	46bd      	mov	sp, r7
 80005b4:	bc80      	pop	{r7}
 80005b6:	4770      	bx	lr
 80005b8:	40021000 	.word	0x40021000

080005bc <LL_RCC_SetAHBPrescaler>:
  *         @arg @ref LL_RCC_SYSCLK_DIV_256
  *         @arg @ref LL_RCC_SYSCLK_DIV_512
  * @retval None
  */
__STATIC_INLINE void LL_RCC_SetAHBPrescaler(uint32_t Prescaler)
{
 80005bc:	b480      	push	{r7}
 80005be:	b083      	sub	sp, #12
 80005c0:	af00      	add	r7, sp, #0
 80005c2:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, Prescaler);
 80005c4:	4b06      	ldr	r3, [pc, #24]	; (80005e0 <LL_RCC_SetAHBPrescaler+0x24>)
 80005c6:	685b      	ldr	r3, [r3, #4]
 80005c8:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 80005cc:	4904      	ldr	r1, [pc, #16]	; (80005e0 <LL_RCC_SetAHBPrescaler+0x24>)
 80005ce:	687b      	ldr	r3, [r7, #4]
 80005d0:	4313      	orrs	r3, r2
 80005d2:	604b      	str	r3, [r1, #4]
}
 80005d4:	bf00      	nop
 80005d6:	370c      	adds	r7, #12
 80005d8:	46bd      	mov	sp, r7
 80005da:	bc80      	pop	{r7}
 80005dc:	4770      	bx	lr
 80005de:	bf00      	nop
 80005e0:	40021000 	.word	0x40021000

080005e4 <LL_RCC_SetAPB1Prescaler>:
  *         @arg @ref LL_RCC_APB1_DIV_8
  *         @arg @ref LL_RCC_APB1_DIV_16
  * @retval None
  */
__STATIC_INLINE void LL_RCC_SetAPB1Prescaler(uint32_t Prescaler)
{
 80005e4:	b480      	push	{r7}
 80005e6:	b083      	sub	sp, #12
 80005e8:	af00      	add	r7, sp, #0
 80005ea:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, Prescaler);
 80005ec:	4b06      	ldr	r3, [pc, #24]	; (8000608 <LL_RCC_SetAPB1Prescaler+0x24>)
 80005ee:	685b      	ldr	r3, [r3, #4]
 80005f0:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 80005f4:	4904      	ldr	r1, [pc, #16]	; (8000608 <LL_RCC_SetAPB1Prescaler+0x24>)
 80005f6:	687b      	ldr	r3, [r7, #4]
 80005f8:	4313      	orrs	r3, r2
 80005fa:	604b      	str	r3, [r1, #4]
}
 80005fc:	bf00      	nop
 80005fe:	370c      	adds	r7, #12
 8000600:	46bd      	mov	sp, r7
 8000602:	bc80      	pop	{r7}
 8000604:	4770      	bx	lr
 8000606:	bf00      	nop
 8000608:	40021000 	.word	0x40021000

0800060c <LL_RCC_SetAPB2Prescaler>:
  *         @arg @ref LL_RCC_APB2_DIV_8
  *         @arg @ref LL_RCC_APB2_DIV_16
  * @retval None
  */
__STATIC_INLINE void LL_RCC_SetAPB2Prescaler(uint32_t Prescaler)
{
 800060c:	b480      	push	{r7}
 800060e:	b083      	sub	sp, #12
 8000610:	af00      	add	r7, sp, #0
 8000612:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, Prescaler);
 8000614:	4b06      	ldr	r3, [pc, #24]	; (8000630 <LL_RCC_SetAPB2Prescaler+0x24>)
 8000616:	685b      	ldr	r3, [r3, #4]
 8000618:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 800061c:	4904      	ldr	r1, [pc, #16]	; (8000630 <LL_RCC_SetAPB2Prescaler+0x24>)
 800061e:	687b      	ldr	r3, [r7, #4]
 8000620:	4313      	orrs	r3, r2
 8000622:	604b      	str	r3, [r1, #4]
}
 8000624:	bf00      	nop
 8000626:	370c      	adds	r7, #12
 8000628:	46bd      	mov	sp, r7
 800062a:	bc80      	pop	{r7}
 800062c:	4770      	bx	lr
 800062e:	bf00      	nop
 8000630:	40021000 	.word	0x40021000

08000634 <LL_RCC_PLL_Enable>:
  * @brief  Enable PLL
  * @rmtoll CR           PLLON         LL_RCC_PLL_Enable
  * @retval None
  */
__STATIC_INLINE void LL_RCC_PLL_Enable(void)
{
 8000634:	b480      	push	{r7}
 8000636:	af00      	add	r7, sp, #0
  SET_BIT(RCC->CR, RCC_CR_PLLON);
 8000638:	4b04      	ldr	r3, [pc, #16]	; (800064c <LL_RCC_PLL_Enable+0x18>)
 800063a:	681b      	ldr	r3, [r3, #0]
 800063c:	4a03      	ldr	r2, [pc, #12]	; (800064c <LL_RCC_PLL_Enable+0x18>)
 800063e:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8000642:	6013      	str	r3, [r2, #0]
}
 8000644:	bf00      	nop
 8000646:	46bd      	mov	sp, r7
 8000648:	bc80      	pop	{r7}
 800064a:	4770      	bx	lr
 800064c:	40021000 	.word	0x40021000

08000650 <LL_RCC_PLL_IsReady>:
  * @brief  Check if PLL Ready
  * @rmtoll CR           PLLRDY        LL_RCC_PLL_IsReady
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_PLL_IsReady(void)
{
 8000650:	b480      	push	{r7}
 8000652:	af00      	add	r7, sp, #0
  return (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == (RCC_CR_PLLRDY));
 8000654:	4b06      	ldr	r3, [pc, #24]	; (8000670 <LL_RCC_PLL_IsReady+0x20>)
 8000656:	681b      	ldr	r3, [r3, #0]
 8000658:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800065c:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 8000660:	bf0c      	ite	eq
 8000662:	2301      	moveq	r3, #1
 8000664:	2300      	movne	r3, #0
 8000666:	b2db      	uxtb	r3, r3
}
 8000668:	4618      	mov	r0, r3
 800066a:	46bd      	mov	sp, r7
 800066c:	bc80      	pop	{r7}
 800066e:	4770      	bx	lr
 8000670:	40021000 	.word	0x40021000

08000674 <LL_RCC_PLL_ConfigDomain_SYS>:
  *
  *         (*) value not defined in all devices
  * @retval None
  */
__STATIC_INLINE void LL_RCC_PLL_ConfigDomain_SYS(uint32_t Source, uint32_t PLLMul)
{
 8000674:	b480      	push	{r7}
 8000676:	b083      	sub	sp, #12
 8000678:	af00      	add	r7, sp, #0
 800067a:	6078      	str	r0, [r7, #4]
 800067c:	6039      	str	r1, [r7, #0]
  MODIFY_REG(RCC->CFGR, RCC_CFGR_PLLSRC | RCC_CFGR_PLLXTPRE | RCC_CFGR_PLLMULL,
 800067e:	4b08      	ldr	r3, [pc, #32]	; (80006a0 <LL_RCC_PLL_ConfigDomain_SYS+0x2c>)
 8000680:	685b      	ldr	r3, [r3, #4]
 8000682:	f423 127c 	bic.w	r2, r3, #4128768	; 0x3f0000
 8000686:	687b      	ldr	r3, [r7, #4]
 8000688:	f403 3140 	and.w	r1, r3, #196608	; 0x30000
 800068c:	683b      	ldr	r3, [r7, #0]
 800068e:	430b      	orrs	r3, r1
 8000690:	4903      	ldr	r1, [pc, #12]	; (80006a0 <LL_RCC_PLL_ConfigDomain_SYS+0x2c>)
 8000692:	4313      	orrs	r3, r2
 8000694:	604b      	str	r3, [r1, #4]
             (Source & RCC_CFGR2_PREDIV1) | ((Source & (RCC_CFGR2_PREDIV1SRC << 4U)) >> 4U));
#else
  MODIFY_REG(RCC->CFGR2, RCC_CFGR2_PREDIV1, (Source & RCC_CFGR2_PREDIV1));
#endif /*RCC_CFGR2_PREDIV1SRC*/
#endif /*RCC_CFGR2_PREDIV1*/
}
 8000696:	bf00      	nop
 8000698:	370c      	adds	r7, #12
 800069a:	46bd      	mov	sp, r7
 800069c:	bc80      	pop	{r7}
 800069e:	4770      	bx	lr
 80006a0:	40021000 	.word	0x40021000

080006a4 <LL_FLASH_SetLatency>:
  *         @arg @ref LL_FLASH_LATENCY_1
  *         @arg @ref LL_FLASH_LATENCY_2
  * @retval None
  */
__STATIC_INLINE void LL_FLASH_SetLatency(uint32_t Latency)
{
 80006a4:	b480      	push	{r7}
 80006a6:	b083      	sub	sp, #12
 80006a8:	af00      	add	r7, sp, #0
 80006aa:	6078      	str	r0, [r7, #4]
  MODIFY_REG(FLASH->ACR, FLASH_ACR_LATENCY, Latency);
 80006ac:	4b06      	ldr	r3, [pc, #24]	; (80006c8 <LL_FLASH_SetLatency+0x24>)
 80006ae:	681b      	ldr	r3, [r3, #0]
 80006b0:	f023 0207 	bic.w	r2, r3, #7
 80006b4:	4904      	ldr	r1, [pc, #16]	; (80006c8 <LL_FLASH_SetLatency+0x24>)
 80006b6:	687b      	ldr	r3, [r7, #4]
 80006b8:	4313      	orrs	r3, r2
 80006ba:	600b      	str	r3, [r1, #0]
}
 80006bc:	bf00      	nop
 80006be:	370c      	adds	r7, #12
 80006c0:	46bd      	mov	sp, r7
 80006c2:	bc80      	pop	{r7}
 80006c4:	4770      	bx	lr
 80006c6:	bf00      	nop
 80006c8:	40022000 	.word	0x40022000

080006cc <LL_FLASH_GetLatency>:
  *         @arg @ref LL_FLASH_LATENCY_0
  *         @arg @ref LL_FLASH_LATENCY_1
  *         @arg @ref LL_FLASH_LATENCY_2
  */
__STATIC_INLINE uint32_t LL_FLASH_GetLatency(void)
{
 80006cc:	b480      	push	{r7}
 80006ce:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(FLASH->ACR, FLASH_ACR_LATENCY));
 80006d0:	4b03      	ldr	r3, [pc, #12]	; (80006e0 <LL_FLASH_GetLatency+0x14>)
 80006d2:	681b      	ldr	r3, [r3, #0]
 80006d4:	f003 0307 	and.w	r3, r3, #7
}
 80006d8:	4618      	mov	r0, r3
 80006da:	46bd      	mov	sp, r7
 80006dc:	bc80      	pop	{r7}
 80006de:	4770      	bx	lr
 80006e0:	40022000 	.word	0x40022000

080006e4 <LL_SPI_Enable>:
  * @rmtoll CR1          SPE           LL_SPI_Enable
  * @param  SPIx SPI Instance
  * @retval None
  */
__STATIC_INLINE void LL_SPI_Enable(SPI_TypeDef *SPIx)
{
 80006e4:	b480      	push	{r7}
 80006e6:	b083      	sub	sp, #12
 80006e8:	af00      	add	r7, sp, #0
 80006ea:	6078      	str	r0, [r7, #4]
  SET_BIT(SPIx->CR1, SPI_CR1_SPE);
 80006ec:	687b      	ldr	r3, [r7, #4]
 80006ee:	681b      	ldr	r3, [r3, #0]
 80006f0:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 80006f4:	687b      	ldr	r3, [r7, #4]
 80006f6:	601a      	str	r2, [r3, #0]
}
 80006f8:	bf00      	nop
 80006fa:	370c      	adds	r7, #12
 80006fc:	46bd      	mov	sp, r7
 80006fe:	bc80      	pop	{r7}
 8000700:	4770      	bx	lr

08000702 <LL_TIM_EnableCounter>:
  * @rmtoll CR1          CEN           LL_TIM_EnableCounter
  * @param  TIMx Timer instance
  * @retval None
  */
__STATIC_INLINE void LL_TIM_EnableCounter(TIM_TypeDef *TIMx)
{
 8000702:	b480      	push	{r7}
 8000704:	b083      	sub	sp, #12
 8000706:	af00      	add	r7, sp, #0
 8000708:	6078      	str	r0, [r7, #4]
  SET_BIT(TIMx->CR1, TIM_CR1_CEN);
 800070a:	687b      	ldr	r3, [r7, #4]
 800070c:	681b      	ldr	r3, [r3, #0]
 800070e:	f043 0201 	orr.w	r2, r3, #1
 8000712:	687b      	ldr	r3, [r7, #4]
 8000714:	601a      	str	r2, [r3, #0]
}
 8000716:	bf00      	nop
 8000718:	370c      	adds	r7, #12
 800071a:	46bd      	mov	sp, r7
 800071c:	bc80      	pop	{r7}
 800071e:	4770      	bx	lr

08000720 <LL_TIM_SetCounter>:
  * @param  TIMx Timer instance
  * @param  Counter Counter value (between Min_Data=0 and Max_Data=0xFFFF)
  * @retval None
  */
__STATIC_INLINE void LL_TIM_SetCounter(TIM_TypeDef *TIMx, uint32_t Counter)
{
 8000720:	b480      	push	{r7}
 8000722:	b083      	sub	sp, #12
 8000724:	af00      	add	r7, sp, #0
 8000726:	6078      	str	r0, [r7, #4]
 8000728:	6039      	str	r1, [r7, #0]
  WRITE_REG(TIMx->CNT, Counter);
 800072a:	687b      	ldr	r3, [r7, #4]
 800072c:	683a      	ldr	r2, [r7, #0]
 800072e:	625a      	str	r2, [r3, #36]	; 0x24
}
 8000730:	bf00      	nop
 8000732:	370c      	adds	r7, #12
 8000734:	46bd      	mov	sp, r7
 8000736:	bc80      	pop	{r7}
 8000738:	4770      	bx	lr

0800073a <LL_GPIO_SetPinMode>:
{
 800073a:	b490      	push	{r4, r7}
 800073c:	b088      	sub	sp, #32
 800073e:	af00      	add	r7, sp, #0
 8000740:	60f8      	str	r0, [r7, #12]
 8000742:	60b9      	str	r1, [r7, #8]
 8000744:	607a      	str	r2, [r7, #4]
  register uint32_t *pReg = (uint32_t *)((uint32_t)((uint32_t)(&GPIOx->CRL) + (Pin >> 24)));
 8000746:	68fb      	ldr	r3, [r7, #12]
 8000748:	461a      	mov	r2, r3
 800074a:	68bb      	ldr	r3, [r7, #8]
 800074c:	0e1b      	lsrs	r3, r3, #24
 800074e:	4413      	add	r3, r2
 8000750:	461c      	mov	r4, r3
  MODIFY_REG(*pReg, ((GPIO_CRL_CNF0 | GPIO_CRL_MODE0) << (POSITION_VAL(Pin) * 4U)), (Mode << (POSITION_VAL(Pin) * 4U)));
 8000752:	6822      	ldr	r2, [r4, #0]
 8000754:	68bb      	ldr	r3, [r7, #8]
 8000756:	617b      	str	r3, [r7, #20]
  uint32_t result;

#if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
     (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
     (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8000758:	697b      	ldr	r3, [r7, #20]
 800075a:	fa93 f3a3 	rbit	r3, r3
 800075e:	613b      	str	r3, [r7, #16]
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return result;
 8000760:	693b      	ldr	r3, [r7, #16]
 8000762:	fab3 f383 	clz	r3, r3
 8000766:	b2db      	uxtb	r3, r3
 8000768:	009b      	lsls	r3, r3, #2
 800076a:	210f      	movs	r1, #15
 800076c:	fa01 f303 	lsl.w	r3, r1, r3
 8000770:	43db      	mvns	r3, r3
 8000772:	401a      	ands	r2, r3
 8000774:	68bb      	ldr	r3, [r7, #8]
 8000776:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8000778:	69fb      	ldr	r3, [r7, #28]
 800077a:	fa93 f3a3 	rbit	r3, r3
 800077e:	61bb      	str	r3, [r7, #24]
  return result;
 8000780:	69bb      	ldr	r3, [r7, #24]
 8000782:	fab3 f383 	clz	r3, r3
 8000786:	b2db      	uxtb	r3, r3
 8000788:	009b      	lsls	r3, r3, #2
 800078a:	6879      	ldr	r1, [r7, #4]
 800078c:	fa01 f303 	lsl.w	r3, r1, r3
 8000790:	4313      	orrs	r3, r2
 8000792:	6023      	str	r3, [r4, #0]
}
 8000794:	bf00      	nop
 8000796:	3720      	adds	r7, #32
 8000798:	46bd      	mov	sp, r7
 800079a:	bc90      	pop	{r4, r7}
 800079c:	4770      	bx	lr

0800079e <LL_GPIO_SetPinPull>:
{
 800079e:	b480      	push	{r7}
 80007a0:	b087      	sub	sp, #28
 80007a2:	af00      	add	r7, sp, #0
 80007a4:	60f8      	str	r0, [r7, #12]
 80007a6:	60b9      	str	r1, [r7, #8]
 80007a8:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->ODR, (Pin >> GPIO_PIN_MASK_POS), Pull << (POSITION_VAL(Pin >> GPIO_PIN_MASK_POS)));
 80007aa:	68fb      	ldr	r3, [r7, #12]
 80007ac:	68da      	ldr	r2, [r3, #12]
 80007ae:	68bb      	ldr	r3, [r7, #8]
 80007b0:	0a1b      	lsrs	r3, r3, #8
 80007b2:	43db      	mvns	r3, r3
 80007b4:	401a      	ands	r2, r3
 80007b6:	68bb      	ldr	r3, [r7, #8]
 80007b8:	0a1b      	lsrs	r3, r3, #8
 80007ba:	617b      	str	r3, [r7, #20]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80007bc:	697b      	ldr	r3, [r7, #20]
 80007be:	fa93 f3a3 	rbit	r3, r3
 80007c2:	613b      	str	r3, [r7, #16]
  return result;
 80007c4:	693b      	ldr	r3, [r7, #16]
 80007c6:	fab3 f383 	clz	r3, r3
 80007ca:	b2db      	uxtb	r3, r3
 80007cc:	4619      	mov	r1, r3
 80007ce:	687b      	ldr	r3, [r7, #4]
 80007d0:	408b      	lsls	r3, r1
 80007d2:	431a      	orrs	r2, r3
 80007d4:	68fb      	ldr	r3, [r7, #12]
 80007d6:	60da      	str	r2, [r3, #12]
}
 80007d8:	bf00      	nop
 80007da:	371c      	adds	r7, #28
 80007dc:	46bd      	mov	sp, r7
 80007de:	bc80      	pop	{r7}
 80007e0:	4770      	bx	lr
	...

080007e4 <LL_GPIO_AF_RemapPartial_TIM3>:
  * @note  PARTIAL: Partial remap (CH1/PB4, CH2/PB5, CH3/PB0, CH4/PB1)
  * @note  TIM3_ETR on PE0 is not re-mapped.
  * @retval None
  */
__STATIC_INLINE void LL_GPIO_AF_RemapPartial_TIM3(void)
{
 80007e4:	b480      	push	{r7}
 80007e6:	af00      	add	r7, sp, #0
  MODIFY_REG(AFIO->MAPR, (AFIO_MAPR_TIM3_REMAP | AFIO_MAPR_SWJ_CFG), (AFIO_MAPR_TIM3_REMAP_PARTIALREMAP | AFIO_MAPR_SWJ_CFG));
 80007e8:	4b07      	ldr	r3, [pc, #28]	; (8000808 <LL_GPIO_AF_RemapPartial_TIM3+0x24>)
 80007ea:	685b      	ldr	r3, [r3, #4]
 80007ec:	f023 63e0 	bic.w	r3, r3, #117440512	; 0x7000000
 80007f0:	f423 6340 	bic.w	r3, r3, #3072	; 0xc00
 80007f4:	4a04      	ldr	r2, [pc, #16]	; (8000808 <LL_GPIO_AF_RemapPartial_TIM3+0x24>)
 80007f6:	f043 63e0 	orr.w	r3, r3, #117440512	; 0x7000000
 80007fa:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 80007fe:	6053      	str	r3, [r2, #4]
}
 8000800:	bf00      	nop
 8000802:	46bd      	mov	sp, r7
 8000804:	bc80      	pop	{r7}
 8000806:	4770      	bx	lr
 8000808:	40010000 	.word	0x40010000

0800080c <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 800080c:	b590      	push	{r4, r7, lr}
 800080e:	f5ad 7d15 	sub.w	sp, sp, #596	; 0x254
 8000812:	af02      	add	r7, sp, #8
  /* USER CODE BEGIN 1 */
	FATFS	FatFs; 	//Fatfs handle
	char status[20] = "123456";
 8000814:	463a      	mov	r2, r7
 8000816:	4998      	ldr	r1, [pc, #608]	; (8000a78 <main+0x26c>)
 8000818:	4613      	mov	r3, r2
 800081a:	c903      	ldmia	r1, {r0, r1}
 800081c:	6018      	str	r0, [r3, #0]
 800081e:	3304      	adds	r3, #4
 8000820:	8019      	strh	r1, [r3, #0]
 8000822:	3302      	adds	r3, #2
 8000824:	0c09      	lsrs	r1, r1, #16
 8000826:	7019      	strb	r1, [r3, #0]
 8000828:	1dd3      	adds	r3, r2, #7
 800082a:	2200      	movs	r2, #0
 800082c:	601a      	str	r2, [r3, #0]
 800082e:	605a      	str	r2, [r3, #4]
 8000830:	609a      	str	r2, [r3, #8]
 8000832:	731a      	strb	r2, [r3, #12]
	Env.Menu.ActiveItem=0;
 8000834:	4b91      	ldr	r3, [pc, #580]	; (8000a7c <main+0x270>)
 8000836:	2200      	movs	r2, #0
 8000838:	f8a3 2078 	strh.w	r2, [r3, #120]	; 0x78
	Env.Menu.ActivePage=0;
 800083c:	4b8f      	ldr	r3, [pc, #572]	; (8000a7c <main+0x270>)
 800083e:	2200      	movs	r2, #0
 8000840:	f8a3 2076 	strh.w	r2, [r3, #118]	; 0x76
	Env.Mode = MENU;
 8000844:	4b8d      	ldr	r3, [pc, #564]	; (8000a7c <main+0x270>)
 8000846:	2201      	movs	r2, #1
 8000848:	f883 209c 	strb.w	r2, [r3, #156]	; 0x9c
	Env.Menu.BGR_Color = COLOR565_DARK_BLUE;	// background
 800084c:	4b8b      	ldr	r3, [pc, #556]	; (8000a7c <main+0x270>)
 800084e:	2211      	movs	r2, #17
 8000850:	f8a3 2088 	strh.w	r2, [r3, #136]	; 0x88
	Env.Menu.TXT_Color	= COLOR565_ALICE_BLUE;	// текст
 8000854:	4b89      	ldr	r3, [pc, #548]	; (8000a7c <main+0x270>)
 8000856:	f24f 72df 	movw	r2, #63455	; 0xf7df
 800085a:	f8a3 208a 	strh.w	r2, [r3, #138]	; 0x8a
	Env.Menu.SEL_Color	= COLOR565_BLUE;		// выделение
 800085e:	4b87      	ldr	r3, [pc, #540]	; (8000a7c <main+0x270>)
 8000860:	221f      	movs	r2, #31
 8000862:	f8a3 208e 	strh.w	r2, [r3, #142]	; 0x8e
	Env.Menu.BRD_Color	= COLOR565_ALICE_BLUE;	// border
 8000866:	4b85      	ldr	r3, [pc, #532]	; (8000a7c <main+0x270>)
 8000868:	f24f 72df 	movw	r2, #63455	; 0xf7df
 800086c:	f8a3 208c 	strh.w	r2, [r3, #140]	; 0x8c
	Env.Menu.DANGER_TXT_Color	=COLOR565_WHITE;
 8000870:	4b82      	ldr	r3, [pc, #520]	; (8000a7c <main+0x270>)
 8000872:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8000876:	f8a3 2090 	strh.w	r2, [r3, #144]	; 0x90
	Env.Menu.DANGER_BGR_Color	=COLOR565_RED;
 800087a:	4b80      	ldr	r3, [pc, #512]	; (8000a7c <main+0x270>)
 800087c:	f44f 4278 	mov.w	r2, #63488	; 0xf800
 8000880:	f8a3 2092 	strh.w	r2, [r3, #146]	; 0x92

	uint8_t mode = Env.Mode;
 8000884:	4b7d      	ldr	r3, [pc, #500]	; (8000a7c <main+0x270>)
 8000886:	f893 309c 	ldrb.w	r3, [r3, #156]	; 0x9c
 800088a:	f887 3247 	strb.w	r3, [r7, #583]	; 0x247
	f_RefreshScreen = 1;
 800088e:	4b7c      	ldr	r3, [pc, #496]	; (8000a80 <main+0x274>)
 8000890:	f103 4360 	add.w	r3, r3, #3758096384	; 0xe0000000
 8000894:	015b      	lsls	r3, r3, #5
 8000896:	f043 5308 	orr.w	r3, r3, #570425344	; 0x22000000
 800089a:	f043 0314 	orr.w	r3, r3, #20
 800089e:	461a      	mov	r2, r3
 80008a0:	2301      	movs	r3, #1
 80008a2:	6013      	str	r3, [r2, #0]
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80008a4:	f001 fe9e 	bl	80025e4 <HAL_Init>

  /* USER CODE BEGIN Init */
  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80008a8:	f000 f900 	bl	8000aac <SystemClock_Config>
  /* USER CODE BEGIN SysInit */
//  LL_SPI_Enable(SPI1);// включить SPI после инициализации
  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80008ac:	f7ff fdae 	bl	800040c <MX_GPIO_Init>
  MX_CRC_Init();
 80008b0:	f7ff fc6c 	bl	800018c <MX_CRC_Init>
  MX_SPI1_Init();
 80008b4:	f000 fca2 	bl	80011fc <MX_SPI1_Init>
  LL_SPI_Enable(SPI1);// включить SPI после инициализации
 80008b8:	4872      	ldr	r0, [pc, #456]	; (8000a84 <main+0x278>)
 80008ba:	f7ff ff13 	bl	80006e4 <LL_SPI_Enable>
  MX_FATFS_Init();
 80008be:	f003 ff0d 	bl	80046dc <MX_FATFS_Init>
  MX_TIM3_Init();
 80008c2:	f001 f8d1 	bl	8001a68 <MX_TIM3_Init>
  MX_TIM1_Init();
 80008c6:	f000 fffd 	bl	80018c4 <MX_TIM1_Init>
  MX_TIM2_Init();
 80008ca:	f001 f87b 	bl	80019c4 <MX_TIM2_Init>
  /* USER CODE BEGIN 2 */
	LL_GPIO_SetPinMode(GPIOB, LL_GPIO_PIN_4, LL_GPIO_MODE_INPUT);
 80008ce:	2208      	movs	r2, #8
 80008d0:	f241 0110 	movw	r1, #4112	; 0x1010
 80008d4:	486c      	ldr	r0, [pc, #432]	; (8000a88 <main+0x27c>)
 80008d6:	f7ff ff30 	bl	800073a <LL_GPIO_SetPinMode>
	LL_GPIO_SetPinPull(GPIOB, LL_GPIO_PIN_4, LL_GPIO_PULL_UP);
 80008da:	2201      	movs	r2, #1
 80008dc:	f241 0110 	movw	r1, #4112	; 0x1010
 80008e0:	4869      	ldr	r0, [pc, #420]	; (8000a88 <main+0x27c>)
 80008e2:	f7ff ff5c 	bl	800079e <LL_GPIO_SetPinPull>
	LL_GPIO_SetPinMode(GPIOB, LL_GPIO_PIN_5, LL_GPIO_MODE_INPUT);
 80008e6:	2208      	movs	r2, #8
 80008e8:	f242 0120 	movw	r1, #8224	; 0x2020
 80008ec:	4866      	ldr	r0, [pc, #408]	; (8000a88 <main+0x27c>)
 80008ee:	f7ff ff24 	bl	800073a <LL_GPIO_SetPinMode>
	LL_GPIO_SetPinPull(GPIOB, LL_GPIO_PIN_5, LL_GPIO_PULL_UP);
 80008f2:	2201      	movs	r2, #1
 80008f4:	f242 0120 	movw	r1, #8224	; 0x2020
 80008f8:	4863      	ldr	r0, [pc, #396]	; (8000a88 <main+0x27c>)
 80008fa:	f7ff ff50 	bl	800079e <LL_GPIO_SetPinPull>
	LL_TIM_SetCounter(TIM3, 0x7fff);
 80008fe:	f647 71ff 	movw	r1, #32767	; 0x7fff
 8000902:	4862      	ldr	r0, [pc, #392]	; (8000a8c <main+0x280>)
 8000904:	f7ff ff0c 	bl	8000720 <LL_TIM_SetCounter>
	LL_GPIO_AF_RemapPartial_TIM3();
 8000908:	f7ff ff6c 	bl	80007e4 <LL_GPIO_AF_RemapPartial_TIM3>
	LL_TIM_EnableCounter(TIM3);
 800090c:	485f      	ldr	r0, [pc, #380]	; (8000a8c <main+0x280>)
 800090e:	f7ff fef8 	bl	8000702 <LL_TIM_EnableCounter>
	HAL_ST7735_Init();
 8000912:	f001 fa17 	bl	8001d44 <HAL_ST7735_Init>
 //Монтируем файловую систему

	if(f_mount(&FatFs, "", 1) != FR_OK)
 8000916:	f107 0314 	add.w	r3, r7, #20
 800091a:	2201      	movs	r2, #1
 800091c:	495c      	ldr	r1, [pc, #368]	; (8000a90 <main+0x284>)
 800091e:	4618      	mov	r0, r3
 8000920:	f006 fdb0 	bl	8007484 <f_mount>
 8000924:	4603      	mov	r3, r0
 8000926:	2b00      	cmp	r3, #0
 8000928:	d06e      	beq.n	8000a08 <main+0x1fc>
	{
		ST7735_Clear(Env.Menu.DANGER_BGR_Color);
 800092a:	4b54      	ldr	r3, [pc, #336]	; (8000a7c <main+0x270>)
 800092c:	f8b3 3092 	ldrh.w	r3, [r3, #146]	; 0x92
 8000930:	4618      	mov	r0, r3
 8000932:	f001 fb91 	bl	8002058 <ST7735_Clear>
		sprintf(status, "SD card" );
 8000936:	463b      	mov	r3, r7
 8000938:	4a56      	ldr	r2, [pc, #344]	; (8000a94 <main+0x288>)
 800093a:	e892 0003 	ldmia.w	r2, {r0, r1}
 800093e:	e883 0003 	stmia.w	r3, {r0, r1}
		ST7735_DrawString7x11(39,1, status,Env.Menu.DANGER_TXT_Color,Env.Menu.DANGER_BGR_Color);
 8000942:	4b4e      	ldr	r3, [pc, #312]	; (8000a7c <main+0x270>)
 8000944:	f8b3 1090 	ldrh.w	r1, [r3, #144]	; 0x90
 8000948:	4b4c      	ldr	r3, [pc, #304]	; (8000a7c <main+0x270>)
 800094a:	f8b3 3092 	ldrh.w	r3, [r3, #146]	; 0x92
 800094e:	463a      	mov	r2, r7
 8000950:	9300      	str	r3, [sp, #0]
 8000952:	460b      	mov	r3, r1
 8000954:	2101      	movs	r1, #1
 8000956:	2027      	movs	r0, #39	; 0x27
 8000958:	f001 fcc4 	bl	80022e4 <ST7735_DrawString7x11>
		sprintf(status, "not find" );
 800095c:	463b      	mov	r3, r7
 800095e:	4a4e      	ldr	r2, [pc, #312]	; (8000a98 <main+0x28c>)
 8000960:	ca07      	ldmia	r2, {r0, r1, r2}
 8000962:	c303      	stmia	r3!, {r0, r1}
 8000964:	701a      	strb	r2, [r3, #0]
		ST7735_DrawString7x11(27,LINE_HEIGTH*1, status,Env.Menu.DANGER_TXT_Color, Env.Menu.DANGER_BGR_Color);
 8000966:	4b45      	ldr	r3, [pc, #276]	; (8000a7c <main+0x270>)
 8000968:	f8b3 1090 	ldrh.w	r1, [r3, #144]	; 0x90
 800096c:	4b43      	ldr	r3, [pc, #268]	; (8000a7c <main+0x270>)
 800096e:	f8b3 3092 	ldrh.w	r3, [r3, #146]	; 0x92
 8000972:	463a      	mov	r2, r7
 8000974:	9300      	str	r3, [sp, #0]
 8000976:	460b      	mov	r3, r1
 8000978:	210d      	movs	r1, #13
 800097a:	201b      	movs	r0, #27
 800097c:	f001 fcb2 	bl	80022e4 <ST7735_DrawString7x11>
		sprintf(status, "Insert SD card" );
 8000980:	463b      	mov	r3, r7
 8000982:	4a46      	ldr	r2, [pc, #280]	; (8000a9c <main+0x290>)
 8000984:	461c      	mov	r4, r3
 8000986:	4613      	mov	r3, r2
 8000988:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 800098a:	c407      	stmia	r4!, {r0, r1, r2}
 800098c:	8023      	strh	r3, [r4, #0]
 800098e:	3402      	adds	r4, #2
 8000990:	0c1b      	lsrs	r3, r3, #16
 8000992:	7023      	strb	r3, [r4, #0]
		ST7735_DrawString7x11(8,LINE_HEIGTH*2, status, Env.Menu.DANGER_TXT_Color, Env.Menu.DANGER_BGR_Color);
 8000994:	4b39      	ldr	r3, [pc, #228]	; (8000a7c <main+0x270>)
 8000996:	f8b3 1090 	ldrh.w	r1, [r3, #144]	; 0x90
 800099a:	4b38      	ldr	r3, [pc, #224]	; (8000a7c <main+0x270>)
 800099c:	f8b3 3092 	ldrh.w	r3, [r3, #146]	; 0x92
 80009a0:	463a      	mov	r2, r7
 80009a2:	9300      	str	r3, [sp, #0]
 80009a4:	460b      	mov	r3, r1
 80009a6:	211a      	movs	r1, #26
 80009a8:	2008      	movs	r0, #8
 80009aa:	f001 fc9b 	bl	80022e4 <ST7735_DrawString7x11>
		sprintf(status, "and reboot" );
 80009ae:	463b      	mov	r3, r7
 80009b0:	4a3b      	ldr	r2, [pc, #236]	; (8000aa0 <main+0x294>)
 80009b2:	ca07      	ldmia	r2, {r0, r1, r2}
 80009b4:	c303      	stmia	r3!, {r0, r1}
 80009b6:	801a      	strh	r2, [r3, #0]
 80009b8:	3302      	adds	r3, #2
 80009ba:	0c12      	lsrs	r2, r2, #16
 80009bc:	701a      	strb	r2, [r3, #0]
		ST7735_DrawString7x11(29,LINE_HEIGTH*3, status,Env.Menu.DANGER_TXT_Color, Env.Menu.DANGER_BGR_Color);
 80009be:	4b2f      	ldr	r3, [pc, #188]	; (8000a7c <main+0x270>)
 80009c0:	f8b3 1090 	ldrh.w	r1, [r3, #144]	; 0x90
 80009c4:	4b2d      	ldr	r3, [pc, #180]	; (8000a7c <main+0x270>)
 80009c6:	f8b3 3092 	ldrh.w	r3, [r3, #146]	; 0x92
 80009ca:	463a      	mov	r2, r7
 80009cc:	9300      	str	r3, [sp, #0]
 80009ce:	460b      	mov	r3, r1
 80009d0:	2127      	movs	r1, #39	; 0x27
 80009d2:	201d      	movs	r0, #29
 80009d4:	f001 fc86 	bl	80022e4 <ST7735_DrawString7x11>
		sprintf(status, "device" );
 80009d8:	463b      	mov	r3, r7
 80009da:	4a32      	ldr	r2, [pc, #200]	; (8000aa4 <main+0x298>)
 80009dc:	e892 0003 	ldmia.w	r2, {r0, r1}
 80009e0:	6018      	str	r0, [r3, #0]
 80009e2:	3304      	adds	r3, #4
 80009e4:	8019      	strh	r1, [r3, #0]
 80009e6:	3302      	adds	r3, #2
 80009e8:	0c0a      	lsrs	r2, r1, #16
 80009ea:	701a      	strb	r2, [r3, #0]
		ST7735_DrawString7x11(42,LINE_HEIGTH*4, status,Env.Menu.DANGER_TXT_Color, Env.Menu.DANGER_BGR_Color);
 80009ec:	4b23      	ldr	r3, [pc, #140]	; (8000a7c <main+0x270>)
 80009ee:	f8b3 1090 	ldrh.w	r1, [r3, #144]	; 0x90
 80009f2:	4b22      	ldr	r3, [pc, #136]	; (8000a7c <main+0x270>)
 80009f4:	f8b3 3092 	ldrh.w	r3, [r3, #146]	; 0x92
 80009f8:	463a      	mov	r2, r7
 80009fa:	9300      	str	r3, [sp, #0]
 80009fc:	460b      	mov	r3, r1
 80009fe:	2134      	movs	r1, #52	; 0x34
 8000a00:	202a      	movs	r0, #42	; 0x2a
 8000a02:	f001 fc6f 	bl	80022e4 <ST7735_DrawString7x11>
		while(1);
 8000a06:	e7fe      	b.n	8000a06 <main+0x1fa>
								}
  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
	ST7735_Clear(BGR_COLOR);
 8000a08:	2011      	movs	r0, #17
 8000a0a:	f001 fb25 	bl	8002058 <ST7735_Clear>
	FS_GetFileList( &Env);
 8000a0e:	481b      	ldr	r0, [pc, #108]	; (8000a7c <main+0x270>)
 8000a10:	f003 fe7e 	bl	8004710 <FS_GetFileList>
	Env.Menu.NmbrAllPages = (uint32_t)(Env.Menu.NmbrAllFiles/ITEM_ON_PAGE_MAX);
 8000a14:	4b19      	ldr	r3, [pc, #100]	; (8000a7c <main+0x270>)
 8000a16:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8000a1a:	4a23      	ldr	r2, [pc, #140]	; (8000aa8 <main+0x29c>)
 8000a1c:	fba2 2303 	umull	r2, r3, r2, r3
 8000a20:	085b      	lsrs	r3, r3, #1
 8000a22:	4a16      	ldr	r2, [pc, #88]	; (8000a7c <main+0x270>)
 8000a24:	f8c2 3084 	str.w	r3, [r2, #132]	; 0x84
  while (1)
  {
	ReadKeyPad();
 8000a28:	f000 fa60 	bl	8000eec <ReadKeyPad>
	switch(mode)	// назначить действие в зависимости от текущего режима
 8000a2c:	f897 3247 	ldrb.w	r3, [r7, #583]	; 0x247
 8000a30:	3b01      	subs	r3, #1
 8000a32:	2b03      	cmp	r3, #3
 8000a34:	d81a      	bhi.n	8000a6c <main+0x260>
 8000a36:	a201      	add	r2, pc, #4	; (adr r2, 8000a3c <main+0x230>)
 8000a38:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000a3c:	08000a4d 	.word	0x08000a4d
 8000a40:	08000a55 	.word	0x08000a55
 8000a44:	08000a5d 	.word	0x08000a5d
 8000a48:	08000a65 	.word	0x08000a65
			{
				case MENU: 			Menu(&Env); 		break;
 8000a4c:	480b      	ldr	r0, [pc, #44]	; (8000a7c <main+0x270>)
 8000a4e:	f000 f8a1 	bl	8000b94 <Menu>
 8000a52:	e00c      	b.n	8000a6e <main+0x262>
				case CHECK_SCHEME: 	ChekSchem(&Env);  	break;
 8000a54:	4809      	ldr	r0, [pc, #36]	; (8000a7c <main+0x270>)
 8000a56:	f000 f953 	bl	8000d00 <ChekSchem>
 8000a5a:	e008      	b.n	8000a6e <main+0x262>
				case TEST: 			Test(&Env);			break;
 8000a5c:	4807      	ldr	r0, [pc, #28]	; (8000a7c <main+0x270>)
 8000a5e:	f000 f9a5 	bl	8000dac <Test>
 8000a62:	e004      	b.n	8000a6e <main+0x262>
				case RESULT: 		Result(&Env);		break;
 8000a64:	4805      	ldr	r0, [pc, #20]	; (8000a7c <main+0x270>)
 8000a66:	f000 fa09 	bl	8000e7c <Result>
 8000a6a:	e000      	b.n	8000a6e <main+0x262>
					default: break;
 8000a6c:	bf00      	nop
			}
	Display(&Env);
 8000a6e:	4803      	ldr	r0, [pc, #12]	; (8000a7c <main+0x270>)
 8000a70:	f7ff fb94 	bl	800019c <Display>
  {
 8000a74:	e7d8      	b.n	8000a28 <main+0x21c>
 8000a76:	bf00      	nop
 8000a78:	08008d6c 	.word	0x08008d6c
 8000a7c:	20000260 	.word	0x20000260
 8000a80:	20000404 	.word	0x20000404
 8000a84:	40013000 	.word	0x40013000
 8000a88:	40010c00 	.word	0x40010c00
 8000a8c:	40000400 	.word	0x40000400
 8000a90:	08008d30 	.word	0x08008d30
 8000a94:	08008d34 	.word	0x08008d34
 8000a98:	08008d3c 	.word	0x08008d3c
 8000a9c:	08008d48 	.word	0x08008d48
 8000aa0:	08008d58 	.word	0x08008d58
 8000aa4:	08008d64 	.word	0x08008d64
 8000aa8:	38e38e39 	.word	0x38e38e39

08000aac <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000aac:	b580      	push	{r7, lr}
 8000aae:	af00      	add	r7, sp, #0
  LL_FLASH_SetLatency(LL_FLASH_LATENCY_2);
 8000ab0:	2002      	movs	r0, #2
 8000ab2:	f7ff fdf7 	bl	80006a4 <LL_FLASH_SetLatency>
  while(LL_FLASH_GetLatency()!= LL_FLASH_LATENCY_2)
 8000ab6:	bf00      	nop
 8000ab8:	f7ff fe08 	bl	80006cc <LL_FLASH_GetLatency>
 8000abc:	4603      	mov	r3, r0
 8000abe:	2b02      	cmp	r3, #2
 8000ac0:	d1fa      	bne.n	8000ab8 <SystemClock_Config+0xc>
  {
  }
  LL_RCC_HSE_Enable();
 8000ac2:	f7ff fd3b 	bl	800053c <LL_RCC_HSE_Enable>

   /* Wait till HSE is ready */
  while(LL_RCC_HSE_IsReady() != 1)
 8000ac6:	bf00      	nop
 8000ac8:	f7ff fd46 	bl	8000558 <LL_RCC_HSE_IsReady>
 8000acc:	4603      	mov	r3, r0
 8000ace:	2b01      	cmp	r3, #1
 8000ad0:	d1fa      	bne.n	8000ac8 <SystemClock_Config+0x1c>
  {

  }
  LL_RCC_PLL_ConfigDomain_SYS(LL_RCC_PLLSOURCE_HSE_DIV_1, LL_RCC_PLL_MUL_9);
 8000ad2:	f44f 11e0 	mov.w	r1, #1835008	; 0x1c0000
 8000ad6:	f44f 3080 	mov.w	r0, #65536	; 0x10000
 8000ada:	f7ff fdcb 	bl	8000674 <LL_RCC_PLL_ConfigDomain_SYS>
  LL_RCC_PLL_Enable();
 8000ade:	f7ff fda9 	bl	8000634 <LL_RCC_PLL_Enable>

   /* Wait till PLL is ready */
  while(LL_RCC_PLL_IsReady() != 1)
 8000ae2:	bf00      	nop
 8000ae4:	f7ff fdb4 	bl	8000650 <LL_RCC_PLL_IsReady>
 8000ae8:	4603      	mov	r3, r0
 8000aea:	2b01      	cmp	r3, #1
 8000aec:	d1fa      	bne.n	8000ae4 <SystemClock_Config+0x38>
  {

  }
  LL_RCC_SetAHBPrescaler(LL_RCC_SYSCLK_DIV_1);
 8000aee:	2000      	movs	r0, #0
 8000af0:	f7ff fd64 	bl	80005bc <LL_RCC_SetAHBPrescaler>
  LL_RCC_SetAPB1Prescaler(LL_RCC_APB1_DIV_2);
 8000af4:	f44f 6080 	mov.w	r0, #1024	; 0x400
 8000af8:	f7ff fd74 	bl	80005e4 <LL_RCC_SetAPB1Prescaler>
  LL_RCC_SetAPB2Prescaler(LL_RCC_APB2_DIV_1);
 8000afc:	2000      	movs	r0, #0
 8000afe:	f7ff fd85 	bl	800060c <LL_RCC_SetAPB2Prescaler>
  LL_RCC_SetSysClkSource(LL_RCC_SYS_CLKSOURCE_PLL);
 8000b02:	2002      	movs	r0, #2
 8000b04:	f7ff fd3a 	bl	800057c <LL_RCC_SetSysClkSource>

   /* Wait till System clock is ready */
  while(LL_RCC_GetSysClkSource() != LL_RCC_SYS_CLKSOURCE_STATUS_PLL)
 8000b08:	bf00      	nop
 8000b0a:	f7ff fd4b 	bl	80005a4 <LL_RCC_GetSysClkSource>
 8000b0e:	4603      	mov	r3, r0
 8000b10:	2b08      	cmp	r3, #8
 8000b12:	d1fa      	bne.n	8000b0a <SystemClock_Config+0x5e>
  {

  }
  LL_SetSystemCoreClock(72000000);
 8000b14:	4806      	ldr	r0, [pc, #24]	; (8000b30 <SystemClock_Config+0x84>)
 8000b16:	f003 fdd3 	bl	80046c0 <LL_SetSystemCoreClock>

   /* Update the time base */
  if (HAL_InitTick (TICK_INT_PRIORITY) != HAL_OK)
 8000b1a:	2000      	movs	r0, #0
 8000b1c:	f001 fd78 	bl	8002610 <HAL_InitTick>
 8000b20:	4603      	mov	r3, r0
 8000b22:	2b00      	cmp	r3, #0
 8000b24:	d001      	beq.n	8000b2a <SystemClock_Config+0x7e>
  {
    Error_Handler();
 8000b26:	f000 f805 	bl	8000b34 <Error_Handler>
  }
}
 8000b2a:	bf00      	nop
 8000b2c:	bd80      	pop	{r7, pc}
 8000b2e:	bf00      	nop
 8000b30:	044aa200 	.word	0x044aa200

08000b34 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000b34:	b480      	push	{r7}
 8000b36:	af00      	add	r7, sp, #0
  __ASM volatile ("cpsid i" : : : "memory");
 8000b38:	b672      	cpsid	i
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000b3a:	e7fe      	b.n	8000b3a <Error_Handler+0x6>

08000b3c <assert_failed>:
  * @param  file: pointer to the source file name
  * @param  line: assert_param error line source number
  * @retval None
  */
void assert_failed(uint8_t *file, uint32_t line)
{
 8000b3c:	b480      	push	{r7}
 8000b3e:	b083      	sub	sp, #12
 8000b40:	af00      	add	r7, sp, #0
 8000b42:	6078      	str	r0, [r7, #4]
 8000b44:	6039      	str	r1, [r7, #0]
  /* USER CODE BEGIN 6 */
  /* User can add his own implementation to report the file name and line number,
     ex: printf("Wrong parameters value: file %s on line %d\r\n", file, line) */
  /* USER CODE END 6 */
}
 8000b46:	bf00      	nop
 8000b48:	370c      	adds	r7, #12
 8000b4a:	46bd      	mov	sp, r7
 8000b4c:	bc80      	pop	{r7}
 8000b4e:	4770      	bx	lr

08000b50 <LL_TIM_GetCounter>:
  * @rmtoll CNT          CNT           LL_TIM_GetCounter
  * @param  TIMx Timer instance
  * @retval Counter value (between Min_Data=0 and Max_Data=0xFFFF)
  */
__STATIC_INLINE uint32_t LL_TIM_GetCounter(TIM_TypeDef *TIMx)
{
 8000b50:	b480      	push	{r7}
 8000b52:	b083      	sub	sp, #12
 8000b54:	af00      	add	r7, sp, #0
 8000b56:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_REG(TIMx->CNT));
 8000b58:	687b      	ldr	r3, [r7, #4]
 8000b5a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
}
 8000b5c:	4618      	mov	r0, r3
 8000b5e:	370c      	adds	r7, #12
 8000b60:	46bd      	mov	sp, r7
 8000b62:	bc80      	pop	{r7}
 8000b64:	4770      	bx	lr

08000b66 <LL_GPIO_IsInputPinSet>:
{
 8000b66:	b480      	push	{r7}
 8000b68:	b083      	sub	sp, #12
 8000b6a:	af00      	add	r7, sp, #0
 8000b6c:	6078      	str	r0, [r7, #4]
 8000b6e:	6039      	str	r1, [r7, #0]
  return (READ_BIT(GPIOx->IDR, (PinMask >> GPIO_PIN_MASK_POS) & 0x0000FFFFU) == ((PinMask >> GPIO_PIN_MASK_POS) & 0x0000FFFFU));
 8000b70:	687b      	ldr	r3, [r7, #4]
 8000b72:	689b      	ldr	r3, [r3, #8]
 8000b74:	43da      	mvns	r2, r3
 8000b76:	683b      	ldr	r3, [r7, #0]
 8000b78:	0a1b      	lsrs	r3, r3, #8
 8000b7a:	4013      	ands	r3, r2
 8000b7c:	b29b      	uxth	r3, r3
 8000b7e:	2b00      	cmp	r3, #0
 8000b80:	bf0c      	ite	eq
 8000b82:	2301      	moveq	r3, #1
 8000b84:	2300      	movne	r3, #0
 8000b86:	b2db      	uxtb	r3, r3
}
 8000b88:	4618      	mov	r0, r3
 8000b8a:	370c      	adds	r7, #12
 8000b8c:	46bd      	mov	sp, r7
 8000b8e:	bc80      	pop	{r7}
 8000b90:	4770      	bx	lr
	...

08000b94 <Menu>:
const uint16_t  COLORS565[140] = {0xF7DF, 0xFF5A, 0x07FF, 0x7FFA, 0xF7FF, 0xF7BB, 0xFF38, 0x0, 0xFF59, 0x001F, 0x895C, 0xA145, 0xDDD0, 0x5CF4, 0x7FE0, 0xD343, 0xFBEA, 0x64BD, 0xFFDB, 0xD8A7, 0x07FF, 0x11, 0x451, 0xBC21, 0xAD55, 0x320, 0xBDAD, 0x8811, 0x5345, 0xFC60, 0x9999, 0x8800, 0xECAF, 0x8DF1, 0x49F1, 0x2A69, 0x067A, 0x901A, 0xF8B2, 0x05FF, 0x6B4D, 0x1C9F, 0xB104, 0xFFDE, 0x2444, 0xF81F, 0xDEFB, 0xFFDF, 0xFEA0, 0xDD24, 0x8410, 0x400, 0xAFE5, 0xF7FE, 0xFB56, 0xCAEB, 0x4810, 0xFFFE, 0xF731, 0xE73F, 0xFF9E, 0x7FE0, 0xFFD9, 0xAEDC, 0xF410, 0xE7FF, 0xFFDA, 0xD69A, 0x9772, 0xFDB8, 0xFD0F, 0x2595, 0x867F, 0x7453, 0xB63B, 0xFFFC, 0x7, 0x3666, 0xFF9C, 0xF81F, 0x8000, 0x6675, 0x19, 0xBABA, 0x939B, 0x3D8E, 0x7B5D, 0x07D3, 0x4E99, 0xC0B0, 0x18CE, 0xF7FF, 0xFF3C, 0xFF36, 0xFEF5, 0x10, 0xFFBC, 0x8400, 0x6C64, 0xFD20, 0xFA20, 0xDB9A, 0xEF55, 0x9FD3, 0xAF7D, 0xDB92, 0xFF7A, 0xFED7, 0xCC27, 0xFE19, 0xDD1B, 0xB71C, 0x8010, 0xF800, 0xBC71, 0x435C, 0x8A22, 0xFC0E, 0xF52C, 0x2C4A, 0xFFBD, 0xA285, 0xC618, 0x867D, 0x6AD9, 0x7412, 0xFFDF, 0x07EF, 0x4416, 0xD5B1, 0x410, 0xDDFB, 0xFB08, 0x471A, 0xEC1D, 0xF6F6, 0xFFFF, 0xF7BE, 0xFFE0, 0x9E66 };



void Menu(typeEnv *Env)
{
 8000b94:	b580      	push	{r7, lr}
 8000b96:	b084      	sub	sp, #16
 8000b98:	af00      	add	r7, sp, #0
 8000b9a:	6078      	str	r0, [r7, #4]
	uint32_t end_list = Env->Menu.NmbrOnPageFiles;
 8000b9c:	687b      	ldr	r3, [r7, #4]
 8000b9e:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8000ba0:	60bb      	str	r3, [r7, #8]
	short int ActiveItem = (*Env).Menu.ActiveItem; // ActiveItem сделать указателем
 8000ba2:	687b      	ldr	r3, [r7, #4]
 8000ba4:	f8b3 3078 	ldrh.w	r3, [r3, #120]	; 0x78
 8000ba8:	81fb      	strh	r3, [r7, #14]
	short int ActivePage = (*Env).Menu.ActivePage; // ActivePage оставить переменной
 8000baa:	687b      	ldr	r3, [r7, #4]
 8000bac:	f8b3 3076 	ldrh.w	r3, [r3, #118]	; 0x76
 8000bb0:	81bb      	strh	r3, [r7, #12]

	if(f_StepMenu != 0) // если необходимо перемещение по меню
 8000bb2:	4b52      	ldr	r3, [pc, #328]	; (8000cfc <Menu+0x168>)
 8000bb4:	f103 4360 	add.w	r3, r3, #3758096384	; 0xe0000000
 8000bb8:	015b      	lsls	r3, r3, #5
 8000bba:	f043 5308 	orr.w	r3, r3, #570425344	; 0x22000000
 8000bbe:	f043 0320 	orr.w	r3, r3, #32
 8000bc2:	681b      	ldr	r3, [r3, #0]
 8000bc4:	2b00      	cmp	r3, #0
 8000bc6:	d06c      	beq.n	8000ca2 <Menu+0x10e>
	{
		f_StepMenu = 0;
 8000bc8:	4b4c      	ldr	r3, [pc, #304]	; (8000cfc <Menu+0x168>)
 8000bca:	f103 4360 	add.w	r3, r3, #3758096384	; 0xe0000000
 8000bce:	015b      	lsls	r3, r3, #5
 8000bd0:	f043 5308 	orr.w	r3, r3, #570425344	; 0x22000000
 8000bd4:	f043 0320 	orr.w	r3, r3, #32
 8000bd8:	461a      	mov	r2, r3
 8000bda:	2300      	movs	r3, #0
 8000bdc:	6013      	str	r3, [r2, #0]
		f_RefreshScreen = 1;				// перерисуй экран
 8000bde:	4b47      	ldr	r3, [pc, #284]	; (8000cfc <Menu+0x168>)
 8000be0:	f103 4360 	add.w	r3, r3, #3758096384	; 0xe0000000
 8000be4:	015b      	lsls	r3, r3, #5
 8000be6:	f043 5308 	orr.w	r3, r3, #570425344	; 0x22000000
 8000bea:	f043 0314 	orr.w	r3, r3, #20
 8000bee:	461a      	mov	r2, r3
 8000bf0:	2301      	movs	r3, #1
 8000bf2:	6013      	str	r3, [r2, #0]
		if(f_DirStepMenu == 0)				//двигаемся вверх по меню
 8000bf4:	4b41      	ldr	r3, [pc, #260]	; (8000cfc <Menu+0x168>)
 8000bf6:	f103 4360 	add.w	r3, r3, #3758096384	; 0xe0000000
 8000bfa:	015b      	lsls	r3, r3, #5
 8000bfc:	f043 5308 	orr.w	r3, r3, #570425344	; 0x22000000
 8000c00:	f043 0324 	orr.w	r3, r3, #36	; 0x24
 8000c04:	681b      	ldr	r3, [r3, #0]
 8000c06:	2b00      	cmp	r3, #0
 8000c08:	d118      	bne.n	8000c3c <Menu+0xa8>
		{
			ActiveItem--;
 8000c0a:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 8000c0e:	b29b      	uxth	r3, r3
 8000c10:	3b01      	subs	r3, #1
 8000c12:	b29b      	uxth	r3, r3
 8000c14:	81fb      	strh	r3, [r7, #14]
			if(ActiveItem < 0)
 8000c16:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 8000c1a:	2b00      	cmp	r3, #0
 8000c1c:	da2c      	bge.n	8000c78 <Menu+0xe4>
			{
				ActiveItem = 0;
 8000c1e:	2300      	movs	r3, #0
 8000c20:	81fb      	strh	r3, [r7, #14]
				ActivePage--;
 8000c22:	f9b7 300c 	ldrsh.w	r3, [r7, #12]
 8000c26:	b29b      	uxth	r3, r3
 8000c28:	3b01      	subs	r3, #1
 8000c2a:	b29b      	uxth	r3, r3
 8000c2c:	81bb      	strh	r3, [r7, #12]
				if(ActivePage < 0) {ActivePage = 0;}
 8000c2e:	f9b7 300c 	ldrsh.w	r3, [r7, #12]
 8000c32:	2b00      	cmp	r3, #0
 8000c34:	da20      	bge.n	8000c78 <Menu+0xe4>
 8000c36:	2300      	movs	r3, #0
 8000c38:	81bb      	strh	r3, [r7, #12]
 8000c3a:	e01d      	b.n	8000c78 <Menu+0xe4>
			}
		}
		else // двигаемся вниз по меню
		{
			ActiveItem++;
 8000c3c:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 8000c40:	b29b      	uxth	r3, r3
 8000c42:	3301      	adds	r3, #1
 8000c44:	b29b      	uxth	r3, r3
 8000c46:	81fb      	strh	r3, [r7, #14]
			if(ActiveItem >= end_list)
 8000c48:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 8000c4c:	68ba      	ldr	r2, [r7, #8]
 8000c4e:	429a      	cmp	r2, r3
 8000c50:	d812      	bhi.n	8000c78 <Menu+0xe4>
				{
				ActiveItem = 0;
 8000c52:	2300      	movs	r3, #0
 8000c54:	81fb      	strh	r3, [r7, #14]
				ActivePage++;
 8000c56:	f9b7 300c 	ldrsh.w	r3, [r7, #12]
 8000c5a:	b29b      	uxth	r3, r3
 8000c5c:	3301      	adds	r3, #1
 8000c5e:	b29b      	uxth	r3, r3
 8000c60:	81bb      	strh	r3, [r7, #12]
				if(ActivePage > Env->Menu.NmbrAllPages) {ActivePage = Env->Menu.NmbrAllPages;}
 8000c62:	f9b7 200c 	ldrsh.w	r2, [r7, #12]
 8000c66:	687b      	ldr	r3, [r7, #4]
 8000c68:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8000c6c:	429a      	cmp	r2, r3
 8000c6e:	d903      	bls.n	8000c78 <Menu+0xe4>
 8000c70:	687b      	ldr	r3, [r7, #4]
 8000c72:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8000c76:	81bb      	strh	r3, [r7, #12]
				}
		}
		if(ActivePage != (*Env).Menu.ActivePage)	// при переходе на новую страницу меню
 8000c78:	687b      	ldr	r3, [r7, #4]
 8000c7a:	f9b3 3076 	ldrsh.w	r3, [r3, #118]	; 0x76
 8000c7e:	f9b7 200c 	ldrsh.w	r2, [r7, #12]
 8000c82:	429a      	cmp	r2, r3
 8000c84:	d009      	beq.n	8000c9a <Menu+0x106>
				{
					(*Env).Menu.ActivePage = ActivePage;
 8000c86:	687b      	ldr	r3, [r7, #4]
 8000c88:	89ba      	ldrh	r2, [r7, #12]
 8000c8a:	f8a3 2076 	strh.w	r2, [r3, #118]	; 0x76
					FS_GetFileList(Env);			// получи новый список файлов
 8000c8e:	6878      	ldr	r0, [r7, #4]
 8000c90:	f003 fd3e 	bl	8004710 <FS_GetFileList>
					ST7735_Clear(BGR_COLOR);
 8000c94:	2011      	movs	r0, #17
 8000c96:	f001 f9df 	bl	8002058 <ST7735_Clear>
				}
				//EncoderCount = currentCount;
		(*Env).Menu.ActiveItem = ActiveItem;	// ActiveItem сделать указателем
 8000c9a:	687b      	ldr	r3, [r7, #4]
 8000c9c:	89fa      	ldrh	r2, [r7, #14]
 8000c9e:	f8a3 2078 	strh.w	r2, [r3, #120]	; 0x78

	}

	if(f_Action !=0)    // если нужно действие в меню (кнопка OK!)
 8000ca2:	4b16      	ldr	r3, [pc, #88]	; (8000cfc <Menu+0x168>)
 8000ca4:	f103 4360 	add.w	r3, r3, #3758096384	; 0xe0000000
 8000ca8:	015b      	lsls	r3, r3, #5
 8000caa:	f043 5308 	orr.w	r3, r3, #570425344	; 0x22000000
 8000cae:	f043 0328 	orr.w	r3, r3, #40	; 0x28
 8000cb2:	681b      	ldr	r3, [r3, #0]
 8000cb4:	2b00      	cmp	r3, #0
 8000cb6:	d01c      	beq.n	8000cf2 <Menu+0x15e>
	{
		f_Action =0;
 8000cb8:	4b10      	ldr	r3, [pc, #64]	; (8000cfc <Menu+0x168>)
 8000cba:	f103 4360 	add.w	r3, r3, #3758096384	; 0xe0000000
 8000cbe:	015b      	lsls	r3, r3, #5
 8000cc0:	f043 5308 	orr.w	r3, r3, #570425344	; 0x22000000
 8000cc4:	f043 0328 	orr.w	r3, r3, #40	; 0x28
 8000cc8:	461a      	mov	r2, r3
 8000cca:	2300      	movs	r3, #0
 8000ccc:	6013      	str	r3, [r2, #0]
		FS_ReadFile(Env);			// прочитать выделенный файл
 8000cce:	6878      	ldr	r0, [r7, #4]
 8000cd0:	f003 fdca 	bl	8004868 <FS_ReadFile>
		(*Env).Mode = CHECK_SCHEME;	// перейти в режим проверки схемы соединений
 8000cd4:	687b      	ldr	r3, [r7, #4]
 8000cd6:	2202      	movs	r2, #2
 8000cd8:	f883 209c 	strb.w	r2, [r3, #156]	; 0x9c
		f_RefreshScreen = 1;				// перерисуй экран
 8000cdc:	4b07      	ldr	r3, [pc, #28]	; (8000cfc <Menu+0x168>)
 8000cde:	f103 4360 	add.w	r3, r3, #3758096384	; 0xe0000000
 8000ce2:	015b      	lsls	r3, r3, #5
 8000ce4:	f043 5308 	orr.w	r3, r3, #570425344	; 0x22000000
 8000ce8:	f043 0314 	orr.w	r3, r3, #20
 8000cec:	461a      	mov	r2, r3
 8000cee:	2301      	movs	r3, #1
 8000cf0:	6013      	str	r3, [r2, #0]
	}
}
 8000cf2:	bf00      	nop
 8000cf4:	3710      	adds	r7, #16
 8000cf6:	46bd      	mov	sp, r7
 8000cf8:	bd80      	pop	{r7, pc}
 8000cfa:	bf00      	nop
 8000cfc:	20000404 	.word	0x20000404

08000d00 <ChekSchem>:

void ChekSchem(typeEnv *Env)
{
 8000d00:	b480      	push	{r7}
 8000d02:	b083      	sub	sp, #12
 8000d04:	af00      	add	r7, sp, #0
 8000d06:	6078      	str	r0, [r7, #4]
	if(f_StepMenu != 0) // если вверх или вниз, направление не важно
 8000d08:	4b27      	ldr	r3, [pc, #156]	; (8000da8 <ChekSchem+0xa8>)
 8000d0a:	f103 4360 	add.w	r3, r3, #3758096384	; 0xe0000000
 8000d0e:	015b      	lsls	r3, r3, #5
 8000d10:	f043 5308 	orr.w	r3, r3, #570425344	; 0x22000000
 8000d14:	f043 0320 	orr.w	r3, r3, #32
 8000d18:	681b      	ldr	r3, [r3, #0]
 8000d1a:	2b00      	cmp	r3, #0
 8000d1c:	d019      	beq.n	8000d52 <ChekSchem+0x52>
		{
			f_StepMenu = 0;
 8000d1e:	4b22      	ldr	r3, [pc, #136]	; (8000da8 <ChekSchem+0xa8>)
 8000d20:	f103 4360 	add.w	r3, r3, #3758096384	; 0xe0000000
 8000d24:	015b      	lsls	r3, r3, #5
 8000d26:	f043 5308 	orr.w	r3, r3, #570425344	; 0x22000000
 8000d2a:	f043 0320 	orr.w	r3, r3, #32
 8000d2e:	461a      	mov	r2, r3
 8000d30:	2300      	movs	r3, #0
 8000d32:	6013      	str	r3, [r2, #0]
			(*Env).Mode = MENU;	// перейти в режим меню
 8000d34:	687b      	ldr	r3, [r7, #4]
 8000d36:	2201      	movs	r2, #1
 8000d38:	f883 209c 	strb.w	r2, [r3, #156]	; 0x9c
			f_RefreshScreen = 1;				// перерисуй экран
 8000d3c:	4b1a      	ldr	r3, [pc, #104]	; (8000da8 <ChekSchem+0xa8>)
 8000d3e:	f103 4360 	add.w	r3, r3, #3758096384	; 0xe0000000
 8000d42:	015b      	lsls	r3, r3, #5
 8000d44:	f043 5308 	orr.w	r3, r3, #570425344	; 0x22000000
 8000d48:	f043 0314 	orr.w	r3, r3, #20
 8000d4c:	461a      	mov	r2, r3
 8000d4e:	2301      	movs	r3, #1
 8000d50:	6013      	str	r3, [r2, #0]
		}
	if(f_Action !=0)    // если нужно действие
 8000d52:	4b15      	ldr	r3, [pc, #84]	; (8000da8 <ChekSchem+0xa8>)
 8000d54:	f103 4360 	add.w	r3, r3, #3758096384	; 0xe0000000
 8000d58:	015b      	lsls	r3, r3, #5
 8000d5a:	f043 5308 	orr.w	r3, r3, #570425344	; 0x22000000
 8000d5e:	f043 0328 	orr.w	r3, r3, #40	; 0x28
 8000d62:	681b      	ldr	r3, [r3, #0]
 8000d64:	2b00      	cmp	r3, #0
 8000d66:	d019      	beq.n	8000d9c <ChekSchem+0x9c>
		{
			f_Action = 0;
 8000d68:	4b0f      	ldr	r3, [pc, #60]	; (8000da8 <ChekSchem+0xa8>)
 8000d6a:	f103 4360 	add.w	r3, r3, #3758096384	; 0xe0000000
 8000d6e:	015b      	lsls	r3, r3, #5
 8000d70:	f043 5308 	orr.w	r3, r3, #570425344	; 0x22000000
 8000d74:	f043 0328 	orr.w	r3, r3, #40	; 0x28
 8000d78:	461a      	mov	r2, r3
 8000d7a:	2300      	movs	r3, #0
 8000d7c:	6013      	str	r3, [r2, #0]
			(*Env).Mode = TEST;	// перейти в режим ТЕСТ
 8000d7e:	687b      	ldr	r3, [r7, #4]
 8000d80:	2203      	movs	r2, #3
 8000d82:	f883 209c 	strb.w	r2, [r3, #156]	; 0x9c
			f_RefreshScreen = 1;				// перерисуй экран
 8000d86:	4b08      	ldr	r3, [pc, #32]	; (8000da8 <ChekSchem+0xa8>)
 8000d88:	f103 4360 	add.w	r3, r3, #3758096384	; 0xe0000000
 8000d8c:	015b      	lsls	r3, r3, #5
 8000d8e:	f043 5308 	orr.w	r3, r3, #570425344	; 0x22000000
 8000d92:	f043 0314 	orr.w	r3, r3, #20
 8000d96:	461a      	mov	r2, r3
 8000d98:	2301      	movs	r3, #1
 8000d9a:	6013      	str	r3, [r2, #0]


	/* процедура проверки схемы*/


}
 8000d9c:	bf00      	nop
 8000d9e:	370c      	adds	r7, #12
 8000da0:	46bd      	mov	sp, r7
 8000da2:	bc80      	pop	{r7}
 8000da4:	4770      	bx	lr
 8000da6:	bf00      	nop
 8000da8:	20000404 	.word	0x20000404

08000dac <Test>:

void Test(typeEnv *Env)
{
 8000dac:	b480      	push	{r7}
 8000dae:	b083      	sub	sp, #12
 8000db0:	af00      	add	r7, sp, #0
 8000db2:	6078      	str	r0, [r7, #4]
	if(f_StepMenu != 0) // если вверх или вниз
 8000db4:	4b30      	ldr	r3, [pc, #192]	; (8000e78 <Test+0xcc>)
 8000db6:	f103 4360 	add.w	r3, r3, #3758096384	; 0xe0000000
 8000dba:	015b      	lsls	r3, r3, #5
 8000dbc:	f043 5308 	orr.w	r3, r3, #570425344	; 0x22000000
 8000dc0:	f043 0320 	orr.w	r3, r3, #32
 8000dc4:	681b      	ldr	r3, [r3, #0]
 8000dc6:	2b00      	cmp	r3, #0
 8000dc8:	d019      	beq.n	8000dfe <Test+0x52>
		{
			f_StepMenu = 0;
 8000dca:	4b2b      	ldr	r3, [pc, #172]	; (8000e78 <Test+0xcc>)
 8000dcc:	f103 4360 	add.w	r3, r3, #3758096384	; 0xe0000000
 8000dd0:	015b      	lsls	r3, r3, #5
 8000dd2:	f043 5308 	orr.w	r3, r3, #570425344	; 0x22000000
 8000dd6:	f043 0320 	orr.w	r3, r3, #32
 8000dda:	461a      	mov	r2, r3
 8000ddc:	2300      	movs	r3, #0
 8000dde:	6013      	str	r3, [r2, #0]
			(*Env).Mode = CHECK_SCHEME;
 8000de0:	687b      	ldr	r3, [r7, #4]
 8000de2:	2202      	movs	r2, #2
 8000de4:	f883 209c 	strb.w	r2, [r3, #156]	; 0x9c
			f_RefreshScreen = 1;				// перерисуй экран
 8000de8:	4b23      	ldr	r3, [pc, #140]	; (8000e78 <Test+0xcc>)
 8000dea:	f103 4360 	add.w	r3, r3, #3758096384	; 0xe0000000
 8000dee:	015b      	lsls	r3, r3, #5
 8000df0:	f043 5308 	orr.w	r3, r3, #570425344	; 0x22000000
 8000df4:	f043 0314 	orr.w	r3, r3, #20
 8000df8:	461a      	mov	r2, r3
 8000dfa:	2301      	movs	r3, #1
 8000dfc:	6013      	str	r3, [r2, #0]
		}
	if(f_Action !=0)    // если нужно действие
 8000dfe:	4b1e      	ldr	r3, [pc, #120]	; (8000e78 <Test+0xcc>)
 8000e00:	f103 4360 	add.w	r3, r3, #3758096384	; 0xe0000000
 8000e04:	015b      	lsls	r3, r3, #5
 8000e06:	f043 5308 	orr.w	r3, r3, #570425344	; 0x22000000
 8000e0a:	f043 0328 	orr.w	r3, r3, #40	; 0x28
 8000e0e:	681b      	ldr	r3, [r3, #0]
 8000e10:	2b00      	cmp	r3, #0
 8000e12:	d015      	beq.n	8000e40 <Test+0x94>
		{
			f_Action =0;
 8000e14:	4b18      	ldr	r3, [pc, #96]	; (8000e78 <Test+0xcc>)
 8000e16:	f103 4360 	add.w	r3, r3, #3758096384	; 0xe0000000
 8000e1a:	015b      	lsls	r3, r3, #5
 8000e1c:	f043 5308 	orr.w	r3, r3, #570425344	; 0x22000000
 8000e20:	f043 0328 	orr.w	r3, r3, #40	; 0x28
 8000e24:	461a      	mov	r2, r3
 8000e26:	2300      	movs	r3, #0
 8000e28:	6013      	str	r3, [r2, #0]
			f_StartTest	= 1;// запустить тест
 8000e2a:	4b13      	ldr	r3, [pc, #76]	; (8000e78 <Test+0xcc>)
 8000e2c:	f103 4360 	add.w	r3, r3, #3758096384	; 0xe0000000
 8000e30:	015b      	lsls	r3, r3, #5
 8000e32:	f043 5308 	orr.w	r3, r3, #570425344	; 0x22000000
 8000e36:	f043 032c 	orr.w	r3, r3, #44	; 0x2c
 8000e3a:	461a      	mov	r2, r3
 8000e3c:	2301      	movs	r3, #1
 8000e3e:	6013      	str	r3, [r2, #0]
		}


	if(f_StartTest	== 1)
 8000e40:	4b0d      	ldr	r3, [pc, #52]	; (8000e78 <Test+0xcc>)
 8000e42:	f103 4360 	add.w	r3, r3, #3758096384	; 0xe0000000
 8000e46:	015b      	lsls	r3, r3, #5
 8000e48:	f043 5308 	orr.w	r3, r3, #570425344	; 0x22000000
 8000e4c:	f043 032c 	orr.w	r3, r3, #44	; 0x2c
 8000e50:	681b      	ldr	r3, [r3, #0]
 8000e52:	2b01      	cmp	r3, #1
 8000e54:	d10a      	bne.n	8000e6c <Test+0xc0>
	{
		f_StartTest = 0;
 8000e56:	4b08      	ldr	r3, [pc, #32]	; (8000e78 <Test+0xcc>)
 8000e58:	f103 4360 	add.w	r3, r3, #3758096384	; 0xe0000000
 8000e5c:	015b      	lsls	r3, r3, #5
 8000e5e:	f043 5308 	orr.w	r3, r3, #570425344	; 0x22000000
 8000e62:	f043 032c 	orr.w	r3, r3, #44	; 0x2c
 8000e66:	461a      	mov	r2, r3
 8000e68:	2300      	movs	r3, #0
 8000e6a:	6013      	str	r3, [r2, #0]
		/* сам тест*/

	}
}
 8000e6c:	bf00      	nop
 8000e6e:	370c      	adds	r7, #12
 8000e70:	46bd      	mov	sp, r7
 8000e72:	bc80      	pop	{r7}
 8000e74:	4770      	bx	lr
 8000e76:	bf00      	nop
 8000e78:	20000404 	.word	0x20000404

08000e7c <Result>:

void Result(typeEnv *Env)
{
 8000e7c:	b480      	push	{r7}
 8000e7e:	b083      	sub	sp, #12
 8000e80:	af00      	add	r7, sp, #0
 8000e82:	6078      	str	r0, [r7, #4]
	if(f_StepMenu != 0) // если вверх или вниз
 8000e84:	4b18      	ldr	r3, [pc, #96]	; (8000ee8 <Result+0x6c>)
 8000e86:	f103 4360 	add.w	r3, r3, #3758096384	; 0xe0000000
 8000e8a:	015b      	lsls	r3, r3, #5
 8000e8c:	f043 5308 	orr.w	r3, r3, #570425344	; 0x22000000
 8000e90:	f043 0320 	orr.w	r3, r3, #32
 8000e94:	681b      	ldr	r3, [r3, #0]
 8000e96:	2b00      	cmp	r3, #0
 8000e98:	d00a      	beq.n	8000eb0 <Result+0x34>
		{
			f_StepMenu = 0;
 8000e9a:	4b13      	ldr	r3, [pc, #76]	; (8000ee8 <Result+0x6c>)
 8000e9c:	f103 4360 	add.w	r3, r3, #3758096384	; 0xe0000000
 8000ea0:	015b      	lsls	r3, r3, #5
 8000ea2:	f043 5308 	orr.w	r3, r3, #570425344	; 0x22000000
 8000ea6:	f043 0320 	orr.w	r3, r3, #32
 8000eaa:	461a      	mov	r2, r3
 8000eac:	2300      	movs	r3, #0
 8000eae:	6013      	str	r3, [r2, #0]

		}
	if(f_Action !=0)    // если нужно действие
 8000eb0:	4b0d      	ldr	r3, [pc, #52]	; (8000ee8 <Result+0x6c>)
 8000eb2:	f103 4360 	add.w	r3, r3, #3758096384	; 0xe0000000
 8000eb6:	015b      	lsls	r3, r3, #5
 8000eb8:	f043 5308 	orr.w	r3, r3, #570425344	; 0x22000000
 8000ebc:	f043 0328 	orr.w	r3, r3, #40	; 0x28
 8000ec0:	681b      	ldr	r3, [r3, #0]
 8000ec2:	2b00      	cmp	r3, #0
 8000ec4:	d00a      	beq.n	8000edc <Result+0x60>
		{
			f_Action =0;
 8000ec6:	4b08      	ldr	r3, [pc, #32]	; (8000ee8 <Result+0x6c>)
 8000ec8:	f103 4360 	add.w	r3, r3, #3758096384	; 0xe0000000
 8000ecc:	015b      	lsls	r3, r3, #5
 8000ece:	f043 5308 	orr.w	r3, r3, #570425344	; 0x22000000
 8000ed2:	f043 0328 	orr.w	r3, r3, #40	; 0x28
 8000ed6:	461a      	mov	r2, r3
 8000ed8:	2300      	movs	r3, #0
 8000eda:	6013      	str	r3, [r2, #0]

		}
}
 8000edc:	bf00      	nop
 8000ede:	370c      	adds	r7, #12
 8000ee0:	46bd      	mov	sp, r7
 8000ee2:	bc80      	pop	{r7}
 8000ee4:	4770      	bx	lr
 8000ee6:	bf00      	nop
 8000ee8:	20000404 	.word	0x20000404

08000eec <ReadKeyPad>:

/* Чтение состояние кнопок и энкодера*/
void ReadKeyPad(void)
{
 8000eec:	b580      	push	{r7, lr}
 8000eee:	b082      	sub	sp, #8
 8000ef0:	af00      	add	r7, sp, #0
	static uint16_t LastEncCount=0;
	uint16_t CurrEncCount=LL_TIM_GetCounter(TIM3);
 8000ef2:	4840      	ldr	r0, [pc, #256]	; (8000ff4 <ReadKeyPad+0x108>)
 8000ef4:	f7ff fe2c 	bl	8000b50 <LL_TIM_GetCounter>
 8000ef8:	4603      	mov	r3, r0
 8000efa:	80fb      	strh	r3, [r7, #6]
	static uint8_t but_latch=0, but_press=0, key=0;
	uint8_t but_OK=0, but_DWN=0, but_UP=0, but_ENC=0;
 8000efc:	2300      	movs	r3, #0
 8000efe:	717b      	strb	r3, [r7, #5]
 8000f00:	2300      	movs	r3, #0
 8000f02:	713b      	strb	r3, [r7, #4]
 8000f04:	2300      	movs	r3, #0
 8000f06:	70fb      	strb	r3, [r7, #3]
 8000f08:	2300      	movs	r3, #0
 8000f0a:	70bb      	strb	r3, [r7, #2]

	if(f_ReadKeyPad !=0)	// по таймеру
 8000f0c:	4b3a      	ldr	r3, [pc, #232]	; (8000ff8 <ReadKeyPad+0x10c>)
 8000f0e:	f103 4360 	add.w	r3, r3, #3758096384	; 0xe0000000
 8000f12:	015b      	lsls	r3, r3, #5
 8000f14:	f043 5308 	orr.w	r3, r3, #570425344	; 0x22000000
 8000f18:	f043 0318 	orr.w	r3, r3, #24
 8000f1c:	681b      	ldr	r3, [r3, #0]
 8000f1e:	2b00      	cmp	r3, #0
 8000f20:	d064      	beq.n	8000fec <ReadKeyPad+0x100>
	{
		f_ReadKeyPad =0;
 8000f22:	4b35      	ldr	r3, [pc, #212]	; (8000ff8 <ReadKeyPad+0x10c>)
 8000f24:	f103 4360 	add.w	r3, r3, #3758096384	; 0xe0000000
 8000f28:	015b      	lsls	r3, r3, #5
 8000f2a:	f043 5308 	orr.w	r3, r3, #570425344	; 0x22000000
 8000f2e:	f043 0318 	orr.w	r3, r3, #24
 8000f32:	461a      	mov	r2, r3
 8000f34:	2300      	movs	r3, #0
 8000f36:	6013      	str	r3, [r2, #0]
		but_ENC = LL_GPIO_IsInputPinSet(BUTTON_GPIO_Port, BUTTON_Pin)<<3;
 8000f38:	4930      	ldr	r1, [pc, #192]	; (8000ffc <ReadKeyPad+0x110>)
 8000f3a:	4831      	ldr	r0, [pc, #196]	; (8001000 <ReadKeyPad+0x114>)
 8000f3c:	f7ff fe13 	bl	8000b66 <LL_GPIO_IsInputPinSet>
 8000f40:	4603      	mov	r3, r0
 8000f42:	b2db      	uxtb	r3, r3
 8000f44:	00db      	lsls	r3, r3, #3
 8000f46:	70bb      	strb	r3, [r7, #2]
		but_UP  = LL_GPIO_IsInputPinSet(BUT_UP_GPIO_Port, BUT_UP_Pin)<<2;
 8000f48:	492e      	ldr	r1, [pc, #184]	; (8001004 <ReadKeyPad+0x118>)
 8000f4a:	482f      	ldr	r0, [pc, #188]	; (8001008 <ReadKeyPad+0x11c>)
 8000f4c:	f7ff fe0b 	bl	8000b66 <LL_GPIO_IsInputPinSet>
 8000f50:	4603      	mov	r3, r0
 8000f52:	b2db      	uxtb	r3, r3
 8000f54:	009b      	lsls	r3, r3, #2
 8000f56:	70fb      	strb	r3, [r7, #3]
		but_OK  = LL_GPIO_IsInputPinSet(BUT_OK_GPIO_Port, BUT_OK_Pin)<<1;
 8000f58:	492c      	ldr	r1, [pc, #176]	; (800100c <ReadKeyPad+0x120>)
 8000f5a:	482b      	ldr	r0, [pc, #172]	; (8001008 <ReadKeyPad+0x11c>)
 8000f5c:	f7ff fe03 	bl	8000b66 <LL_GPIO_IsInputPinSet>
 8000f60:	4603      	mov	r3, r0
 8000f62:	b2db      	uxtb	r3, r3
 8000f64:	005b      	lsls	r3, r3, #1
 8000f66:	717b      	strb	r3, [r7, #5]
		but_DWN = LL_GPIO_IsInputPinSet(BUT_DWN_GPIO_Port,BUT_DWN_Pin);
 8000f68:	f240 1101 	movw	r1, #257	; 0x101
 8000f6c:	4826      	ldr	r0, [pc, #152]	; (8001008 <ReadKeyPad+0x11c>)
 8000f6e:	f7ff fdfa 	bl	8000b66 <LL_GPIO_IsInputPinSet>
 8000f72:	4603      	mov	r3, r0
 8000f74:	713b      	strb	r3, [r7, #4]
		but_latch = but_ENC | but_UP | but_OK | but_DWN;
 8000f76:	78ba      	ldrb	r2, [r7, #2]
 8000f78:	78fb      	ldrb	r3, [r7, #3]
 8000f7a:	4313      	orrs	r3, r2
 8000f7c:	b2da      	uxtb	r2, r3
 8000f7e:	797b      	ldrb	r3, [r7, #5]
 8000f80:	4313      	orrs	r3, r2
 8000f82:	b2da      	uxtb	r2, r3
 8000f84:	793b      	ldrb	r3, [r7, #4]
 8000f86:	4313      	orrs	r3, r2
 8000f88:	b2da      	uxtb	r2, r3
 8000f8a:	4b21      	ldr	r3, [pc, #132]	; (8001010 <ReadKeyPad+0x124>)
 8000f8c:	701a      	strb	r2, [r3, #0]

		if(but_latch !=0xF)
 8000f8e:	4b20      	ldr	r3, [pc, #128]	; (8001010 <ReadKeyPad+0x124>)
 8000f90:	781b      	ldrb	r3, [r3, #0]
 8000f92:	2b0f      	cmp	r3, #15
 8000f94:	d007      	beq.n	8000fa6 <ReadKeyPad+0xba>
		{
			but_press=1;						// фиксируем нажатие
 8000f96:	4b1f      	ldr	r3, [pc, #124]	; (8001014 <ReadKeyPad+0x128>)
 8000f98:	2201      	movs	r2, #1
 8000f9a:	701a      	strb	r2, [r3, #0]
			key = but_latch;
 8000f9c:	4b1c      	ldr	r3, [pc, #112]	; (8001010 <ReadKeyPad+0x124>)
 8000f9e:	781a      	ldrb	r2, [r3, #0]
 8000fa0:	4b1d      	ldr	r3, [pc, #116]	; (8001018 <ReadKeyPad+0x12c>)
 8000fa2:	701a      	strb	r2, [r3, #0]
		{
			Encoder_handler(LastEncCount, CurrEncCount );		// обработка поворота энкодера
			LastEncCount = CurrEncCount;
		}
	}
}
 8000fa4:	e022      	b.n	8000fec <ReadKeyPad+0x100>
		else if( but_latch==0xF &&  but_press == 1)
 8000fa6:	4b1a      	ldr	r3, [pc, #104]	; (8001010 <ReadKeyPad+0x124>)
 8000fa8:	781b      	ldrb	r3, [r3, #0]
 8000faa:	2b0f      	cmp	r3, #15
 8000fac:	d10f      	bne.n	8000fce <ReadKeyPad+0xe2>
 8000fae:	4b19      	ldr	r3, [pc, #100]	; (8001014 <ReadKeyPad+0x128>)
 8000fb0:	781b      	ldrb	r3, [r3, #0]
 8000fb2:	2b01      	cmp	r3, #1
 8000fb4:	d10b      	bne.n	8000fce <ReadKeyPad+0xe2>
			Keyboard_handler(key);		// обработка нажатия после отпускания
 8000fb6:	4b18      	ldr	r3, [pc, #96]	; (8001018 <ReadKeyPad+0x12c>)
 8000fb8:	781b      	ldrb	r3, [r3, #0]
 8000fba:	4618      	mov	r0, r3
 8000fbc:	f000 f86c 	bl	8001098 <Keyboard_handler>
			but_press=0;
 8000fc0:	4b14      	ldr	r3, [pc, #80]	; (8001014 <ReadKeyPad+0x128>)
 8000fc2:	2200      	movs	r2, #0
 8000fc4:	701a      	strb	r2, [r3, #0]
			key=0;
 8000fc6:	4b14      	ldr	r3, [pc, #80]	; (8001018 <ReadKeyPad+0x12c>)
 8000fc8:	2200      	movs	r2, #0
 8000fca:	701a      	strb	r2, [r3, #0]
}
 8000fcc:	e00e      	b.n	8000fec <ReadKeyPad+0x100>
		else if(CurrEncCount != LastEncCount)
 8000fce:	4b13      	ldr	r3, [pc, #76]	; (800101c <ReadKeyPad+0x130>)
 8000fd0:	881b      	ldrh	r3, [r3, #0]
 8000fd2:	88fa      	ldrh	r2, [r7, #6]
 8000fd4:	429a      	cmp	r2, r3
 8000fd6:	d009      	beq.n	8000fec <ReadKeyPad+0x100>
			Encoder_handler(LastEncCount, CurrEncCount );		// обработка поворота энкодера
 8000fd8:	4b10      	ldr	r3, [pc, #64]	; (800101c <ReadKeyPad+0x130>)
 8000fda:	881b      	ldrh	r3, [r3, #0]
 8000fdc:	88fa      	ldrh	r2, [r7, #6]
 8000fde:	4611      	mov	r1, r2
 8000fe0:	4618      	mov	r0, r3
 8000fe2:	f000 f89b 	bl	800111c <Encoder_handler>
			LastEncCount = CurrEncCount;
 8000fe6:	4a0d      	ldr	r2, [pc, #52]	; (800101c <ReadKeyPad+0x130>)
 8000fe8:	88fb      	ldrh	r3, [r7, #6]
 8000fea:	8013      	strh	r3, [r2, #0]
}
 8000fec:	bf00      	nop
 8000fee:	3708      	adds	r7, #8
 8000ff0:	46bd      	mov	sp, r7
 8000ff2:	bd80      	pop	{r7, pc}
 8000ff4:	40000400 	.word	0x40000400
 8000ff8:	20000404 	.word	0x20000404
 8000ffc:	04800080 	.word	0x04800080
 8001000:	40010800 	.word	0x40010800
 8001004:	04080008 	.word	0x04080008
 8001008:	40010c00 	.word	0x40010c00
 800100c:	04040004 	.word	0x04040004
 8001010:	20000218 	.word	0x20000218
 8001014:	20000219 	.word	0x20000219
 8001018:	2000021a 	.word	0x2000021a
 800101c:	2000021c 	.word	0x2000021c

08001020 <StepUP>:



void StepUP(void)
{
 8001020:	b480      	push	{r7}
 8001022:	af00      	add	r7, sp, #0
	f_DirStepMenu=0; f_StepMenu = 1;
 8001024:	4b0c      	ldr	r3, [pc, #48]	; (8001058 <StepUP+0x38>)
 8001026:	f103 4360 	add.w	r3, r3, #3758096384	; 0xe0000000
 800102a:	015b      	lsls	r3, r3, #5
 800102c:	f043 5308 	orr.w	r3, r3, #570425344	; 0x22000000
 8001030:	f043 0324 	orr.w	r3, r3, #36	; 0x24
 8001034:	461a      	mov	r2, r3
 8001036:	2300      	movs	r3, #0
 8001038:	6013      	str	r3, [r2, #0]
 800103a:	4b07      	ldr	r3, [pc, #28]	; (8001058 <StepUP+0x38>)
 800103c:	f103 4360 	add.w	r3, r3, #3758096384	; 0xe0000000
 8001040:	015b      	lsls	r3, r3, #5
 8001042:	f043 5308 	orr.w	r3, r3, #570425344	; 0x22000000
 8001046:	f043 0320 	orr.w	r3, r3, #32
 800104a:	461a      	mov	r2, r3
 800104c:	2301      	movs	r3, #1
 800104e:	6013      	str	r3, [r2, #0]
}
 8001050:	bf00      	nop
 8001052:	46bd      	mov	sp, r7
 8001054:	bc80      	pop	{r7}
 8001056:	4770      	bx	lr
 8001058:	20000404 	.word	0x20000404

0800105c <StepDOWN>:

void StepDOWN(void)
{
 800105c:	b480      	push	{r7}
 800105e:	af00      	add	r7, sp, #0
	f_DirStepMenu=1; f_StepMenu = 1;
 8001060:	4b0c      	ldr	r3, [pc, #48]	; (8001094 <StepDOWN+0x38>)
 8001062:	f103 4360 	add.w	r3, r3, #3758096384	; 0xe0000000
 8001066:	015b      	lsls	r3, r3, #5
 8001068:	f043 5308 	orr.w	r3, r3, #570425344	; 0x22000000
 800106c:	f043 0324 	orr.w	r3, r3, #36	; 0x24
 8001070:	461a      	mov	r2, r3
 8001072:	2301      	movs	r3, #1
 8001074:	6013      	str	r3, [r2, #0]
 8001076:	4b07      	ldr	r3, [pc, #28]	; (8001094 <StepDOWN+0x38>)
 8001078:	f103 4360 	add.w	r3, r3, #3758096384	; 0xe0000000
 800107c:	015b      	lsls	r3, r3, #5
 800107e:	f043 5308 	orr.w	r3, r3, #570425344	; 0x22000000
 8001082:	f043 0320 	orr.w	r3, r3, #32
 8001086:	461a      	mov	r2, r3
 8001088:	2301      	movs	r3, #1
 800108a:	6013      	str	r3, [r2, #0]
}
 800108c:	bf00      	nop
 800108e:	46bd      	mov	sp, r7
 8001090:	bc80      	pop	{r7}
 8001092:	4770      	bx	lr
 8001094:	20000404 	.word	0x20000404

08001098 <Keyboard_handler>:

void Keyboard_handler(uint8_t key)
{
 8001098:	b580      	push	{r7, lr}
 800109a:	b082      	sub	sp, #8
 800109c:	af00      	add	r7, sp, #0
 800109e:	4603      	mov	r3, r0
 80010a0:	71fb      	strb	r3, [r7, #7]
//	char String[8]={0};
//	sprintf(&String, "%X", key);
//	ST7735_DrawString7x11(100,92,String,TXT_COLOR,BGR_COLOR);
	switch(key)
 80010a2:	79fb      	ldrb	r3, [r7, #7]
 80010a4:	3b07      	subs	r3, #7
 80010a6:	2b07      	cmp	r3, #7
 80010a8:	d830      	bhi.n	800110c <Keyboard_handler+0x74>
 80010aa:	a201      	add	r2, pc, #4	; (adr r2, 80010b0 <Keyboard_handler+0x18>)
 80010ac:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80010b0:	080010f5 	.word	0x080010f5
 80010b4:	0800110d 	.word	0x0800110d
 80010b8:	0800110d 	.word	0x0800110d
 80010bc:	0800110d 	.word	0x0800110d
 80010c0:	080010d1 	.word	0x080010d1
 80010c4:	0800110d 	.word	0x0800110d
 80010c8:	080010d7 	.word	0x080010d7
 80010cc:	080010ef 	.word	0x080010ef
	{
	case UP: 		StepUP(); break;
 80010d0:	f7ff ffa6 	bl	8001020 <StepUP>
 80010d4:	e01b      	b.n	800110e <Keyboard_handler+0x76>
	case OK: 		f_Action = 1; break;
 80010d6:	4b10      	ldr	r3, [pc, #64]	; (8001118 <Keyboard_handler+0x80>)
 80010d8:	f103 4360 	add.w	r3, r3, #3758096384	; 0xe0000000
 80010dc:	015b      	lsls	r3, r3, #5
 80010de:	f043 5308 	orr.w	r3, r3, #570425344	; 0x22000000
 80010e2:	f043 0328 	orr.w	r3, r3, #40	; 0x28
 80010e6:	461a      	mov	r2, r3
 80010e8:	2301      	movs	r3, #1
 80010ea:	6013      	str	r3, [r2, #0]
 80010ec:	e00f      	b.n	800110e <Keyboard_handler+0x76>
	case DOWN: 		StepDOWN(); break;
 80010ee:	f7ff ffb5 	bl	800105c <StepDOWN>
 80010f2:	e00c      	b.n	800110e <Keyboard_handler+0x76>
	case ENC_BUT: 	f_Action = 1; break;
 80010f4:	4b08      	ldr	r3, [pc, #32]	; (8001118 <Keyboard_handler+0x80>)
 80010f6:	f103 4360 	add.w	r3, r3, #3758096384	; 0xe0000000
 80010fa:	015b      	lsls	r3, r3, #5
 80010fc:	f043 5308 	orr.w	r3, r3, #570425344	; 0x22000000
 8001100:	f043 0328 	orr.w	r3, r3, #40	; 0x28
 8001104:	461a      	mov	r2, r3
 8001106:	2301      	movs	r3, #1
 8001108:	6013      	str	r3, [r2, #0]
 800110a:	e000      	b.n	800110e <Keyboard_handler+0x76>
		default: break;
 800110c:	bf00      	nop
	}
}
 800110e:	bf00      	nop
 8001110:	3708      	adds	r7, #8
 8001112:	46bd      	mov	sp, r7
 8001114:	bd80      	pop	{r7, pc}
 8001116:	bf00      	nop
 8001118:	20000404 	.word	0x20000404

0800111c <Encoder_handler>:

void Encoder_handler(uint16_t LastCount, uint16_t CurrCount )
{
 800111c:	b580      	push	{r7, lr}
 800111e:	b082      	sub	sp, #8
 8001120:	af00      	add	r7, sp, #0
 8001122:	4603      	mov	r3, r0
 8001124:	460a      	mov	r2, r1
 8001126:	80fb      	strh	r3, [r7, #6]
 8001128:	4613      	mov	r3, r2
 800112a:	80bb      	strh	r3, [r7, #4]
	if( LastCount > CurrCount)
 800112c:	88fa      	ldrh	r2, [r7, #6]
 800112e:	88bb      	ldrh	r3, [r7, #4]
 8001130:	429a      	cmp	r2, r3
 8001132:	d902      	bls.n	800113a <Encoder_handler+0x1e>
	{
		StepDOWN();
 8001134:	f7ff ff92 	bl	800105c <StepDOWN>
	}
	else
	{
		StepUP();
	}
}
 8001138:	e001      	b.n	800113e <Encoder_handler+0x22>
		StepUP();
 800113a:	f7ff ff71 	bl	8001020 <StepUP>
}
 800113e:	bf00      	nop
 8001140:	3708      	adds	r7, #8
 8001142:	46bd      	mov	sp, r7
 8001144:	bd80      	pop	{r7, pc}
	...

08001148 <LL_APB2_GRP1_EnableClock>:
{
 8001148:	b480      	push	{r7}
 800114a:	b085      	sub	sp, #20
 800114c:	af00      	add	r7, sp, #0
 800114e:	6078      	str	r0, [r7, #4]
  SET_BIT(RCC->APB2ENR, Periphs);
 8001150:	4b08      	ldr	r3, [pc, #32]	; (8001174 <LL_APB2_GRP1_EnableClock+0x2c>)
 8001152:	699a      	ldr	r2, [r3, #24]
 8001154:	4907      	ldr	r1, [pc, #28]	; (8001174 <LL_APB2_GRP1_EnableClock+0x2c>)
 8001156:	687b      	ldr	r3, [r7, #4]
 8001158:	4313      	orrs	r3, r2
 800115a:	618b      	str	r3, [r1, #24]
  tmpreg = READ_BIT(RCC->APB2ENR, Periphs);
 800115c:	4b05      	ldr	r3, [pc, #20]	; (8001174 <LL_APB2_GRP1_EnableClock+0x2c>)
 800115e:	699a      	ldr	r2, [r3, #24]
 8001160:	687b      	ldr	r3, [r7, #4]
 8001162:	4013      	ands	r3, r2
 8001164:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 8001166:	68fb      	ldr	r3, [r7, #12]
}
 8001168:	bf00      	nop
 800116a:	3714      	adds	r7, #20
 800116c:	46bd      	mov	sp, r7
 800116e:	bc80      	pop	{r7}
 8001170:	4770      	bx	lr
 8001172:	bf00      	nop
 8001174:	40021000 	.word	0x40021000

08001178 <LL_SPI_IsActiveFlag_RXNE>:
  * @rmtoll SR           RXNE          LL_SPI_IsActiveFlag_RXNE
  * @param  SPIx SPI Instance
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_SPI_IsActiveFlag_RXNE(SPI_TypeDef *SPIx)
{
 8001178:	b480      	push	{r7}
 800117a:	b083      	sub	sp, #12
 800117c:	af00      	add	r7, sp, #0
 800117e:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(SPIx->SR, SPI_SR_RXNE) == (SPI_SR_RXNE)) ? 1UL : 0UL);
 8001180:	687b      	ldr	r3, [r7, #4]
 8001182:	689b      	ldr	r3, [r3, #8]
 8001184:	f003 0301 	and.w	r3, r3, #1
 8001188:	2b01      	cmp	r3, #1
 800118a:	d101      	bne.n	8001190 <LL_SPI_IsActiveFlag_RXNE+0x18>
 800118c:	2301      	movs	r3, #1
 800118e:	e000      	b.n	8001192 <LL_SPI_IsActiveFlag_RXNE+0x1a>
 8001190:	2300      	movs	r3, #0
}
 8001192:	4618      	mov	r0, r3
 8001194:	370c      	adds	r7, #12
 8001196:	46bd      	mov	sp, r7
 8001198:	bc80      	pop	{r7}
 800119a:	4770      	bx	lr

0800119c <LL_SPI_IsActiveFlag_TXE>:
  * @rmtoll SR           TXE           LL_SPI_IsActiveFlag_TXE
  * @param  SPIx SPI Instance
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_SPI_IsActiveFlag_TXE(SPI_TypeDef *SPIx)
{
 800119c:	b480      	push	{r7}
 800119e:	b083      	sub	sp, #12
 80011a0:	af00      	add	r7, sp, #0
 80011a2:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(SPIx->SR, SPI_SR_TXE) == (SPI_SR_TXE)) ? 1UL : 0UL);
 80011a4:	687b      	ldr	r3, [r7, #4]
 80011a6:	689b      	ldr	r3, [r3, #8]
 80011a8:	f003 0302 	and.w	r3, r3, #2
 80011ac:	2b02      	cmp	r3, #2
 80011ae:	d101      	bne.n	80011b4 <LL_SPI_IsActiveFlag_TXE+0x18>
 80011b0:	2301      	movs	r3, #1
 80011b2:	e000      	b.n	80011b6 <LL_SPI_IsActiveFlag_TXE+0x1a>
 80011b4:	2300      	movs	r3, #0
}
 80011b6:	4618      	mov	r0, r3
 80011b8:	370c      	adds	r7, #12
 80011ba:	46bd      	mov	sp, r7
 80011bc:	bc80      	pop	{r7}
 80011be:	4770      	bx	lr

080011c0 <LL_SPI_ReceiveData8>:
  * @rmtoll DR           DR            LL_SPI_ReceiveData8
  * @param  SPIx SPI Instance
  * @retval RxData Value between Min_Data=0x00 and Max_Data=0xFF
  */
__STATIC_INLINE uint8_t LL_SPI_ReceiveData8(SPI_TypeDef *SPIx)
{
 80011c0:	b480      	push	{r7}
 80011c2:	b083      	sub	sp, #12
 80011c4:	af00      	add	r7, sp, #0
 80011c6:	6078      	str	r0, [r7, #4]
  return (uint8_t)(READ_REG(SPIx->DR));
 80011c8:	687b      	ldr	r3, [r7, #4]
 80011ca:	68db      	ldr	r3, [r3, #12]
 80011cc:	b2db      	uxtb	r3, r3
}
 80011ce:	4618      	mov	r0, r3
 80011d0:	370c      	adds	r7, #12
 80011d2:	46bd      	mov	sp, r7
 80011d4:	bc80      	pop	{r7}
 80011d6:	4770      	bx	lr

080011d8 <LL_SPI_TransmitData8>:
  * @param  SPIx SPI Instance
  * @param  TxData Value between Min_Data=0x00 and Max_Data=0xFF
  * @retval None
  */
__STATIC_INLINE void LL_SPI_TransmitData8(SPI_TypeDef *SPIx, uint8_t TxData)
{
 80011d8:	b480      	push	{r7}
 80011da:	b085      	sub	sp, #20
 80011dc:	af00      	add	r7, sp, #0
 80011de:	6078      	str	r0, [r7, #4]
 80011e0:	460b      	mov	r3, r1
 80011e2:	70fb      	strb	r3, [r7, #3]
#if defined (__GNUC__)
  __IO uint8_t *spidr = ((__IO uint8_t *)&SPIx->DR);
 80011e4:	687b      	ldr	r3, [r7, #4]
 80011e6:	330c      	adds	r3, #12
 80011e8:	60fb      	str	r3, [r7, #12]
  *spidr = TxData;
 80011ea:	68fb      	ldr	r3, [r7, #12]
 80011ec:	78fa      	ldrb	r2, [r7, #3]
 80011ee:	701a      	strb	r2, [r3, #0]
#else
  *((__IO uint8_t *)&SPIx->DR) = TxData;
#endif /* __GNUC__ */
}
 80011f0:	bf00      	nop
 80011f2:	3714      	adds	r7, #20
 80011f4:	46bd      	mov	sp, r7
 80011f6:	bc80      	pop	{r7}
 80011f8:	4770      	bx	lr
	...

080011fc <MX_SPI1_Init>:

/* USER CODE END 0 */

/* SPI1 init function */
void MX_SPI1_Init(void)
{
 80011fc:	b580      	push	{r7, lr}
 80011fe:	b090      	sub	sp, #64	; 0x40
 8001200:	af00      	add	r7, sp, #0
  LL_SPI_InitTypeDef SPI_InitStruct = {0};
 8001202:	f107 0318 	add.w	r3, r7, #24
 8001206:	2228      	movs	r2, #40	; 0x28
 8001208:	2100      	movs	r1, #0
 800120a:	4618      	mov	r0, r3
 800120c:	f006 ff65 	bl	80080da <memset>

  LL_GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001210:	1d3b      	adds	r3, r7, #4
 8001212:	2200      	movs	r2, #0
 8001214:	601a      	str	r2, [r3, #0]
 8001216:	605a      	str	r2, [r3, #4]
 8001218:	609a      	str	r2, [r3, #8]
 800121a:	60da      	str	r2, [r3, #12]
 800121c:	611a      	str	r2, [r3, #16]

  /* Peripheral clock enable */
  LL_APB2_GRP1_EnableClock(LL_APB2_GRP1_PERIPH_SPI1);
 800121e:	f44f 5080 	mov.w	r0, #4096	; 0x1000
 8001222:	f7ff ff91 	bl	8001148 <LL_APB2_GRP1_EnableClock>

  LL_APB2_GRP1_EnableClock(LL_APB2_GRP1_PERIPH_GPIOA);
 8001226:	2004      	movs	r0, #4
 8001228:	f7ff ff8e 	bl	8001148 <LL_APB2_GRP1_EnableClock>
  /**SPI1 GPIO Configuration
  PA5   ------> SPI1_SCK
  PA6   ------> SPI1_MISO
  PA7   ------> SPI1_MOSI
  */
  GPIO_InitStruct.Pin = LL_GPIO_PIN_5|LL_GPIO_PIN_7;
 800122c:	f24a 03a0 	movw	r3, #41120	; 0xa0a0
 8001230:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_ALTERNATE;
 8001232:	2309      	movs	r3, #9
 8001234:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_HIGH;
 8001236:	2303      	movs	r3, #3
 8001238:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 800123a:	2300      	movs	r3, #0
 800123c:	613b      	str	r3, [r7, #16]
  LL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800123e:	1d3b      	adds	r3, r7, #4
 8001240:	4619      	mov	r1, r3
 8001242:	4816      	ldr	r0, [pc, #88]	; (800129c <MX_SPI1_Init+0xa0>)
 8001244:	f002 ff6e 	bl	8004124 <LL_GPIO_Init>

  GPIO_InitStruct.Pin = LL_GPIO_PIN_6;
 8001248:	f244 0340 	movw	r3, #16448	; 0x4040
 800124c:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_FLOATING;
 800124e:	2304      	movs	r3, #4
 8001250:	60bb      	str	r3, [r7, #8]
  LL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001252:	1d3b      	adds	r3, r7, #4
 8001254:	4619      	mov	r1, r3
 8001256:	4811      	ldr	r0, [pc, #68]	; (800129c <MX_SPI1_Init+0xa0>)
 8001258:	f002 ff64 	bl	8004124 <LL_GPIO_Init>

  SPI_InitStruct.TransferDirection = LL_SPI_FULL_DUPLEX;
 800125c:	2300      	movs	r3, #0
 800125e:	61bb      	str	r3, [r7, #24]
  SPI_InitStruct.Mode = LL_SPI_MODE_MASTER;
 8001260:	f44f 7382 	mov.w	r3, #260	; 0x104
 8001264:	61fb      	str	r3, [r7, #28]
  SPI_InitStruct.DataWidth = LL_SPI_DATAWIDTH_8BIT;
 8001266:	2300      	movs	r3, #0
 8001268:	623b      	str	r3, [r7, #32]
  SPI_InitStruct.ClockPolarity = LL_SPI_POLARITY_LOW;
 800126a:	2300      	movs	r3, #0
 800126c:	627b      	str	r3, [r7, #36]	; 0x24
  SPI_InitStruct.ClockPhase = LL_SPI_PHASE_1EDGE;
 800126e:	2300      	movs	r3, #0
 8001270:	62bb      	str	r3, [r7, #40]	; 0x28
  SPI_InitStruct.NSS = LL_SPI_NSS_SOFT;
 8001272:	f44f 7300 	mov.w	r3, #512	; 0x200
 8001276:	62fb      	str	r3, [r7, #44]	; 0x2c
  SPI_InitStruct.BaudRate = LL_SPI_BAUDRATEPRESCALER_DIV128;
 8001278:	2330      	movs	r3, #48	; 0x30
 800127a:	633b      	str	r3, [r7, #48]	; 0x30
  SPI_InitStruct.BitOrder = LL_SPI_MSB_FIRST;
 800127c:	2300      	movs	r3, #0
 800127e:	637b      	str	r3, [r7, #52]	; 0x34
  SPI_InitStruct.CRCCalculation = LL_SPI_CRCCALCULATION_DISABLE;
 8001280:	2300      	movs	r3, #0
 8001282:	63bb      	str	r3, [r7, #56]	; 0x38
  SPI_InitStruct.CRCPoly = 10;
 8001284:	230a      	movs	r3, #10
 8001286:	63fb      	str	r3, [r7, #60]	; 0x3c
  LL_SPI_Init(SPI1, &SPI_InitStruct);
 8001288:	f107 0318 	add.w	r3, r7, #24
 800128c:	4619      	mov	r1, r3
 800128e:	4804      	ldr	r0, [pc, #16]	; (80012a0 <MX_SPI1_Init+0xa4>)
 8001290:	f003 f842 	bl	8004318 <LL_SPI_Init>

}
 8001294:	bf00      	nop
 8001296:	3740      	adds	r7, #64	; 0x40
 8001298:	46bd      	mov	sp, r7
 800129a:	bd80      	pop	{r7, pc}
 800129c:	40010800 	.word	0x40010800
 80012a0:	40013000 	.word	0x40013000

080012a4 <LL_SPI_TransmitReceive>:

/* USER CODE BEGIN 1 */
uint8_t LL_SPI_TransmitReceive(SPI_TypeDef* SPIx, uint8_t TxByte)
{
 80012a4:	b580      	push	{r7, lr}
 80012a6:	b082      	sub	sp, #8
 80012a8:	af00      	add	r7, sp, #0
 80012aa:	6078      	str	r0, [r7, #4]
 80012ac:	460b      	mov	r3, r1
 80012ae:	70fb      	strb	r3, [r7, #3]
	while(	LL_SPI_IsActiveFlag_TXE(SPIx) == RESET	);
 80012b0:	bf00      	nop
 80012b2:	6878      	ldr	r0, [r7, #4]
 80012b4:	f7ff ff72 	bl	800119c <LL_SPI_IsActiveFlag_TXE>
 80012b8:	4603      	mov	r3, r0
 80012ba:	2b00      	cmp	r3, #0
 80012bc:	d0f9      	beq.n	80012b2 <LL_SPI_TransmitReceive+0xe>
	LL_SPI_TransmitData8(SPIx, TxByte);
 80012be:	78fb      	ldrb	r3, [r7, #3]
 80012c0:	4619      	mov	r1, r3
 80012c2:	6878      	ldr	r0, [r7, #4]
 80012c4:	f7ff ff88 	bl	80011d8 <LL_SPI_TransmitData8>

	while(	LL_SPI_IsActiveFlag_RXNE(SPIx) == RESET	);
 80012c8:	bf00      	nop
 80012ca:	6878      	ldr	r0, [r7, #4]
 80012cc:	f7ff ff54 	bl	8001178 <LL_SPI_IsActiveFlag_RXNE>
 80012d0:	4603      	mov	r3, r0
 80012d2:	2b00      	cmp	r3, #0
 80012d4:	d0f9      	beq.n	80012ca <LL_SPI_TransmitReceive+0x26>
	return LL_SPI_ReceiveData8(SPIx);
 80012d6:	6878      	ldr	r0, [r7, #4]
 80012d8:	f7ff ff72 	bl	80011c0 <LL_SPI_ReceiveData8>
 80012dc:	4603      	mov	r3, r0
}
 80012de:	4618      	mov	r0, r3
 80012e0:	3708      	adds	r7, #8
 80012e2:	46bd      	mov	sp, r7
 80012e4:	bd80      	pop	{r7, pc}
	...

080012e8 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80012e8:	b480      	push	{r7}
 80012ea:	b085      	sub	sp, #20
 80012ec:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 80012ee:	4b15      	ldr	r3, [pc, #84]	; (8001344 <HAL_MspInit+0x5c>)
 80012f0:	699b      	ldr	r3, [r3, #24]
 80012f2:	4a14      	ldr	r2, [pc, #80]	; (8001344 <HAL_MspInit+0x5c>)
 80012f4:	f043 0301 	orr.w	r3, r3, #1
 80012f8:	6193      	str	r3, [r2, #24]
 80012fa:	4b12      	ldr	r3, [pc, #72]	; (8001344 <HAL_MspInit+0x5c>)
 80012fc:	699b      	ldr	r3, [r3, #24]
 80012fe:	f003 0301 	and.w	r3, r3, #1
 8001302:	60bb      	str	r3, [r7, #8]
 8001304:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_PWR_CLK_ENABLE();
 8001306:	4b0f      	ldr	r3, [pc, #60]	; (8001344 <HAL_MspInit+0x5c>)
 8001308:	69db      	ldr	r3, [r3, #28]
 800130a:	4a0e      	ldr	r2, [pc, #56]	; (8001344 <HAL_MspInit+0x5c>)
 800130c:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001310:	61d3      	str	r3, [r2, #28]
 8001312:	4b0c      	ldr	r3, [pc, #48]	; (8001344 <HAL_MspInit+0x5c>)
 8001314:	69db      	ldr	r3, [r3, #28]
 8001316:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800131a:	607b      	str	r3, [r7, #4]
 800131c:	687b      	ldr	r3, [r7, #4]

  /* System interrupt init*/

  /** NOJTAG: JTAG-DP Disabled and SW-DP Enabled
  */
  __HAL_AFIO_REMAP_SWJ_NOJTAG();
 800131e:	4b0a      	ldr	r3, [pc, #40]	; (8001348 <HAL_MspInit+0x60>)
 8001320:	685b      	ldr	r3, [r3, #4]
 8001322:	60fb      	str	r3, [r7, #12]
 8001324:	68fb      	ldr	r3, [r7, #12]
 8001326:	f023 63e0 	bic.w	r3, r3, #117440512	; 0x7000000
 800132a:	60fb      	str	r3, [r7, #12]
 800132c:	68fb      	ldr	r3, [r7, #12]
 800132e:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 8001332:	60fb      	str	r3, [r7, #12]
 8001334:	4a04      	ldr	r2, [pc, #16]	; (8001348 <HAL_MspInit+0x60>)
 8001336:	68fb      	ldr	r3, [r7, #12]
 8001338:	6053      	str	r3, [r2, #4]

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800133a:	bf00      	nop
 800133c:	3714      	adds	r7, #20
 800133e:	46bd      	mov	sp, r7
 8001340:	bc80      	pop	{r7}
 8001342:	4770      	bx	lr
 8001344:	40021000 	.word	0x40021000
 8001348:	40010000 	.word	0x40010000

0800134c <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 800134c:	b480      	push	{r7}
 800134e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8001350:	e7fe      	b.n	8001350 <NMI_Handler+0x4>

08001352 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001352:	b480      	push	{r7}
 8001354:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001356:	e7fe      	b.n	8001356 <HardFault_Handler+0x4>

08001358 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001358:	b480      	push	{r7}
 800135a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 800135c:	e7fe      	b.n	800135c <MemManage_Handler+0x4>

0800135e <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 800135e:	b480      	push	{r7}
 8001360:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001362:	e7fe      	b.n	8001362 <BusFault_Handler+0x4>

08001364 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001364:	b480      	push	{r7}
 8001366:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001368:	e7fe      	b.n	8001368 <UsageFault_Handler+0x4>

0800136a <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 800136a:	b480      	push	{r7}
 800136c:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 800136e:	bf00      	nop
 8001370:	46bd      	mov	sp, r7
 8001372:	bc80      	pop	{r7}
 8001374:	4770      	bx	lr

08001376 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001376:	b480      	push	{r7}
 8001378:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 800137a:	bf00      	nop
 800137c:	46bd      	mov	sp, r7
 800137e:	bc80      	pop	{r7}
 8001380:	4770      	bx	lr

08001382 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8001382:	b480      	push	{r7}
 8001384:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8001386:	bf00      	nop
 8001388:	46bd      	mov	sp, r7
 800138a:	bc80      	pop	{r7}
 800138c:	4770      	bx	lr

0800138e <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 800138e:	b580      	push	{r7, lr}
 8001390:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8001392:	f001 f96d 	bl	8002670 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */
  timer_1ms();
 8001396:	f000 f803 	bl	80013a0 <timer_1ms>
  /* USER CODE END SysTick_IRQn 1 */
}
 800139a:	bf00      	nop
 800139c:	bd80      	pop	{r7, pc}
	...

080013a0 <timer_1ms>:
/* please refer to the startup file (startup_stm32f1xx.s).                    */
/******************************************************************************/

/* USER CODE BEGIN 1 */
void timer_1ms(void)
{
 80013a0:	b580      	push	{r7, lr}
 80013a2:	af00      	add	r7, sp, #0
	if (    (f_1ms = !f_1ms)==0        )
 80013a4:	4b0c      	ldr	r3, [pc, #48]	; (80013d8 <timer_1ms+0x38>)
 80013a6:	f103 4360 	add.w	r3, r3, #3758096384	; 0xe0000000
 80013aa:	015b      	lsls	r3, r3, #5
 80013ac:	f043 5308 	orr.w	r3, r3, #570425344	; 0x22000000
 80013b0:	681b      	ldr	r3, [r3, #0]
 80013b2:	2b00      	cmp	r3, #0
 80013b4:	bf0c      	ite	eq
 80013b6:	2301      	moveq	r3, #1
 80013b8:	2300      	movne	r3, #0
 80013ba:	b2da      	uxtb	r2, r3
 80013bc:	4b06      	ldr	r3, [pc, #24]	; (80013d8 <timer_1ms+0x38>)
 80013be:	f103 4360 	add.w	r3, r3, #3758096384	; 0xe0000000
 80013c2:	015b      	lsls	r3, r3, #5
 80013c4:	f043 5308 	orr.w	r3, r3, #570425344	; 0x22000000
 80013c8:	601a      	str	r2, [r3, #0]
 80013ca:	681b      	ldr	r3, [r3, #0]
 80013cc:	2b00      	cmp	r3, #0
 80013ce:	d101      	bne.n	80013d4 <timer_1ms+0x34>
	  {
	   Flags_1ms();
 80013d0:	f000 f804 	bl	80013dc <Flags_1ms>
	  }
}
 80013d4:	bf00      	nop
 80013d6:	bd80      	pop	{r7, pc}
 80013d8:	20000404 	.word	0x20000404

080013dc <Flags_1ms>:

void Flags_1ms(void)
{
 80013dc:	b580      	push	{r7, lr}
 80013de:	af00      	add	r7, sp, #0
	f_1ms = 1; // user flag every 1 ms
 80013e0:	4b0c      	ldr	r3, [pc, #48]	; (8001414 <Flags_1ms+0x38>)
 80013e2:	f103 4360 	add.w	r3, r3, #3758096384	; 0xe0000000
 80013e6:	015b      	lsls	r3, r3, #5
 80013e8:	f043 5308 	orr.w	r3, r3, #570425344	; 0x22000000
 80013ec:	461a      	mov	r2, r3
 80013ee:	2301      	movs	r3, #1
 80013f0:	6013      	str	r3, [r2, #0]


	  if (--t_10ms == 0x00)
 80013f2:	4b09      	ldr	r3, [pc, #36]	; (8001418 <Flags_1ms+0x3c>)
 80013f4:	881b      	ldrh	r3, [r3, #0]
 80013f6:	3b01      	subs	r3, #1
 80013f8:	b29a      	uxth	r2, r3
 80013fa:	4b07      	ldr	r3, [pc, #28]	; (8001418 <Flags_1ms+0x3c>)
 80013fc:	801a      	strh	r2, [r3, #0]
 80013fe:	4b06      	ldr	r3, [pc, #24]	; (8001418 <Flags_1ms+0x3c>)
 8001400:	881b      	ldrh	r3, [r3, #0]
 8001402:	2b00      	cmp	r3, #0
 8001404:	d104      	bne.n	8001410 <Flags_1ms+0x34>
	    {
	      t_10ms = cl_ms10;
 8001406:	4b04      	ldr	r3, [pc, #16]	; (8001418 <Flags_1ms+0x3c>)
 8001408:	220a      	movs	r2, #10
 800140a:	801a      	strh	r2, [r3, #0]
	      Flags_10msec();
 800140c:	f000 f806 	bl	800141c <Flags_10msec>
	    }
}
 8001410:	bf00      	nop
 8001412:	bd80      	pop	{r7, pc}
 8001414:	20000404 	.word	0x20000404
 8001418:	20000000 	.word	0x20000000

0800141c <Flags_10msec>:

void Flags_10msec()
{
 800141c:	b580      	push	{r7, lr}
 800141e:	af00      	add	r7, sp, #0
	f_10ms = 1;		// user flag every 10 ms
 8001420:	4b13      	ldr	r3, [pc, #76]	; (8001470 <Flags_10msec+0x54>)
 8001422:	f103 4360 	add.w	r3, r3, #3758096384	; 0xe0000000
 8001426:	015b      	lsls	r3, r3, #5
 8001428:	f043 5308 	orr.w	r3, r3, #570425344	; 0x22000000
 800142c:	f043 0304 	orr.w	r3, r3, #4
 8001430:	461a      	mov	r2, r3
 8001432:	2301      	movs	r3, #1
 8001434:	6013      	str	r3, [r2, #0]
	f_ReadKeyPad=1;
 8001436:	4b0e      	ldr	r3, [pc, #56]	; (8001470 <Flags_10msec+0x54>)
 8001438:	f103 4360 	add.w	r3, r3, #3758096384	; 0xe0000000
 800143c:	015b      	lsls	r3, r3, #5
 800143e:	f043 5308 	orr.w	r3, r3, #570425344	; 0x22000000
 8001442:	f043 0318 	orr.w	r3, r3, #24
 8001446:	461a      	mov	r2, r3
 8001448:	2301      	movs	r3, #1
 800144a:	6013      	str	r3, [r2, #0]
	  if (--t_100ms == 0x00)
 800144c:	4b09      	ldr	r3, [pc, #36]	; (8001474 <Flags_10msec+0x58>)
 800144e:	881b      	ldrh	r3, [r3, #0]
 8001450:	3b01      	subs	r3, #1
 8001452:	b29a      	uxth	r2, r3
 8001454:	4b07      	ldr	r3, [pc, #28]	; (8001474 <Flags_10msec+0x58>)
 8001456:	801a      	strh	r2, [r3, #0]
 8001458:	4b06      	ldr	r3, [pc, #24]	; (8001474 <Flags_10msec+0x58>)
 800145a:	881b      	ldrh	r3, [r3, #0]
 800145c:	2b00      	cmp	r3, #0
 800145e:	d104      	bne.n	800146a <Flags_10msec+0x4e>
		{
		  t_100ms = cl_ms100;
 8001460:	4b04      	ldr	r3, [pc, #16]	; (8001474 <Flags_10msec+0x58>)
 8001462:	220a      	movs	r2, #10
 8001464:	801a      	strh	r2, [r3, #0]
		  Flags_100ms();
 8001466:	f000 f807 	bl	8001478 <Flags_100ms>
		}
}
 800146a:	bf00      	nop
 800146c:	bd80      	pop	{r7, pc}
 800146e:	bf00      	nop
 8001470:	20000404 	.word	0x20000404
 8001474:	20000002 	.word	0x20000002

08001478 <Flags_100ms>:

void Flags_100ms(void)
{
 8001478:	b580      	push	{r7, lr}
 800147a:	af00      	add	r7, sp, #0
	f_100ms = 1;		// user flag every 100 ms
 800147c:	4b0d      	ldr	r3, [pc, #52]	; (80014b4 <Flags_100ms+0x3c>)
 800147e:	f103 4360 	add.w	r3, r3, #3758096384	; 0xe0000000
 8001482:	015b      	lsls	r3, r3, #5
 8001484:	f043 5308 	orr.w	r3, r3, #570425344	; 0x22000000
 8001488:	f043 0308 	orr.w	r3, r3, #8
 800148c:	461a      	mov	r2, r3
 800148e:	2301      	movs	r3, #1
 8001490:	6013      	str	r3, [r2, #0]
	//f_EncoderRead = 1;
	  if (--t_sec == 0x00)
 8001492:	4b09      	ldr	r3, [pc, #36]	; (80014b8 <Flags_100ms+0x40>)
 8001494:	881b      	ldrh	r3, [r3, #0]
 8001496:	3b01      	subs	r3, #1
 8001498:	b29a      	uxth	r2, r3
 800149a:	4b07      	ldr	r3, [pc, #28]	; (80014b8 <Flags_100ms+0x40>)
 800149c:	801a      	strh	r2, [r3, #0]
 800149e:	4b06      	ldr	r3, [pc, #24]	; (80014b8 <Flags_100ms+0x40>)
 80014a0:	881b      	ldrh	r3, [r3, #0]
 80014a2:	2b00      	cmp	r3, #0
 80014a4:	d104      	bne.n	80014b0 <Flags_100ms+0x38>
		{
		  t_sec = cl_sec;
 80014a6:	4b04      	ldr	r3, [pc, #16]	; (80014b8 <Flags_100ms+0x40>)
 80014a8:	220a      	movs	r2, #10
 80014aa:	801a      	strh	r2, [r3, #0]
		  Flags_1s();
 80014ac:	f000 f806 	bl	80014bc <Flags_1s>
		}
}
 80014b0:	bf00      	nop
 80014b2:	bd80      	pop	{r7, pc}
 80014b4:	20000404 	.word	0x20000404
 80014b8:	20000004 	.word	0x20000004

080014bc <Flags_1s>:

void Flags_1s(void)
{
 80014bc:	b480      	push	{r7}
 80014be:	af00      	add	r7, sp, #0
	f_1sec = 1;		// user flag every 1 sec
 80014c0:	4b13      	ldr	r3, [pc, #76]	; (8001510 <Flags_1s+0x54>)
 80014c2:	f103 4360 	add.w	r3, r3, #3758096384	; 0xe0000000
 80014c6:	015b      	lsls	r3, r3, #5
 80014c8:	f043 5308 	orr.w	r3, r3, #570425344	; 0x22000000
 80014cc:	f043 030c 	orr.w	r3, r3, #12
 80014d0:	461a      	mov	r2, r3
 80014d2:	2301      	movs	r3, #1
 80014d4:	6013      	str	r3, [r2, #0]
	if (--t_min == 0x00)
 80014d6:	4b0f      	ldr	r3, [pc, #60]	; (8001514 <Flags_1s+0x58>)
 80014d8:	881b      	ldrh	r3, [r3, #0]
 80014da:	3b01      	subs	r3, #1
 80014dc:	b29a      	uxth	r2, r3
 80014de:	4b0d      	ldr	r3, [pc, #52]	; (8001514 <Flags_1s+0x58>)
 80014e0:	801a      	strh	r2, [r3, #0]
 80014e2:	4b0c      	ldr	r3, [pc, #48]	; (8001514 <Flags_1s+0x58>)
 80014e4:	881b      	ldrh	r3, [r3, #0]
 80014e6:	2b00      	cmp	r3, #0
 80014e8:	d10d      	bne.n	8001506 <Flags_1s+0x4a>
			{
				f_1min = 1;
 80014ea:	4b09      	ldr	r3, [pc, #36]	; (8001510 <Flags_1s+0x54>)
 80014ec:	f103 4360 	add.w	r3, r3, #3758096384	; 0xe0000000
 80014f0:	015b      	lsls	r3, r3, #5
 80014f2:	f043 5308 	orr.w	r3, r3, #570425344	; 0x22000000
 80014f6:	f043 0310 	orr.w	r3, r3, #16
 80014fa:	461a      	mov	r2, r3
 80014fc:	2301      	movs	r3, #1
 80014fe:	6013      	str	r3, [r2, #0]
				t_min = cl_min;
 8001500:	4b04      	ldr	r3, [pc, #16]	; (8001514 <Flags_1s+0x58>)
 8001502:	223c      	movs	r2, #60	; 0x3c
 8001504:	801a      	strh	r2, [r3, #0]

			}
}
 8001506:	bf00      	nop
 8001508:	46bd      	mov	sp, r7
 800150a:	bc80      	pop	{r7}
 800150c:	4770      	bx	lr
 800150e:	bf00      	nop
 8001510:	20000404 	.word	0x20000404
 8001514:	20000006 	.word	0x20000006

08001518 <_sbrk>:
 8001518:	b580      	push	{r7, lr}
 800151a:	b086      	sub	sp, #24
 800151c:	af00      	add	r7, sp, #0
 800151e:	6078      	str	r0, [r7, #4]
 8001520:	4a14      	ldr	r2, [pc, #80]	; (8001574 <_sbrk+0x5c>)
 8001522:	4b15      	ldr	r3, [pc, #84]	; (8001578 <_sbrk+0x60>)
 8001524:	1ad3      	subs	r3, r2, r3
 8001526:	617b      	str	r3, [r7, #20]
 8001528:	697b      	ldr	r3, [r7, #20]
 800152a:	613b      	str	r3, [r7, #16]
 800152c:	4b13      	ldr	r3, [pc, #76]	; (800157c <_sbrk+0x64>)
 800152e:	681b      	ldr	r3, [r3, #0]
 8001530:	2b00      	cmp	r3, #0
 8001532:	d102      	bne.n	800153a <_sbrk+0x22>
 8001534:	4b11      	ldr	r3, [pc, #68]	; (800157c <_sbrk+0x64>)
 8001536:	4a12      	ldr	r2, [pc, #72]	; (8001580 <_sbrk+0x68>)
 8001538:	601a      	str	r2, [r3, #0]
 800153a:	4b10      	ldr	r3, [pc, #64]	; (800157c <_sbrk+0x64>)
 800153c:	681a      	ldr	r2, [r3, #0]
 800153e:	687b      	ldr	r3, [r7, #4]
 8001540:	4413      	add	r3, r2
 8001542:	693a      	ldr	r2, [r7, #16]
 8001544:	429a      	cmp	r2, r3
 8001546:	d207      	bcs.n	8001558 <_sbrk+0x40>
 8001548:	f006 fd84 	bl	8008054 <__errno>
 800154c:	4602      	mov	r2, r0
 800154e:	230c      	movs	r3, #12
 8001550:	6013      	str	r3, [r2, #0]
 8001552:	f04f 33ff 	mov.w	r3, #4294967295
 8001556:	e009      	b.n	800156c <_sbrk+0x54>
 8001558:	4b08      	ldr	r3, [pc, #32]	; (800157c <_sbrk+0x64>)
 800155a:	681b      	ldr	r3, [r3, #0]
 800155c:	60fb      	str	r3, [r7, #12]
 800155e:	4b07      	ldr	r3, [pc, #28]	; (800157c <_sbrk+0x64>)
 8001560:	681a      	ldr	r2, [r3, #0]
 8001562:	687b      	ldr	r3, [r7, #4]
 8001564:	4413      	add	r3, r2
 8001566:	4a05      	ldr	r2, [pc, #20]	; (800157c <_sbrk+0x64>)
 8001568:	6013      	str	r3, [r2, #0]
 800156a:	68fb      	ldr	r3, [r7, #12]
 800156c:	4618      	mov	r0, r3
 800156e:	3718      	adds	r7, #24
 8001570:	46bd      	mov	sp, r7
 8001572:	bd80      	pop	{r7, pc}
 8001574:	20005000 	.word	0x20005000
 8001578:	00000400 	.word	0x00000400
 800157c:	20000220 	.word	0x20000220
 8001580:	20000910 	.word	0x20000910

08001584 <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 8001584:	b480      	push	{r7}
 8001586:	af00      	add	r7, sp, #0

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8001588:	bf00      	nop
 800158a:	46bd      	mov	sp, r7
 800158c:	bc80      	pop	{r7}
 800158e:	4770      	bx	lr

08001590 <LL_APB1_GRP1_EnableClock>:
{
 8001590:	b480      	push	{r7}
 8001592:	b085      	sub	sp, #20
 8001594:	af00      	add	r7, sp, #0
 8001596:	6078      	str	r0, [r7, #4]
  SET_BIT(RCC->APB1ENR, Periphs);
 8001598:	4b08      	ldr	r3, [pc, #32]	; (80015bc <LL_APB1_GRP1_EnableClock+0x2c>)
 800159a:	69da      	ldr	r2, [r3, #28]
 800159c:	4907      	ldr	r1, [pc, #28]	; (80015bc <LL_APB1_GRP1_EnableClock+0x2c>)
 800159e:	687b      	ldr	r3, [r7, #4]
 80015a0:	4313      	orrs	r3, r2
 80015a2:	61cb      	str	r3, [r1, #28]
  tmpreg = READ_BIT(RCC->APB1ENR, Periphs);
 80015a4:	4b05      	ldr	r3, [pc, #20]	; (80015bc <LL_APB1_GRP1_EnableClock+0x2c>)
 80015a6:	69da      	ldr	r2, [r3, #28]
 80015a8:	687b      	ldr	r3, [r7, #4]
 80015aa:	4013      	ands	r3, r2
 80015ac:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 80015ae:	68fb      	ldr	r3, [r7, #12]
}
 80015b0:	bf00      	nop
 80015b2:	3714      	adds	r7, #20
 80015b4:	46bd      	mov	sp, r7
 80015b6:	bc80      	pop	{r7}
 80015b8:	4770      	bx	lr
 80015ba:	bf00      	nop
 80015bc:	40021000 	.word	0x40021000

080015c0 <LL_APB2_GRP1_EnableClock>:
{
 80015c0:	b480      	push	{r7}
 80015c2:	b085      	sub	sp, #20
 80015c4:	af00      	add	r7, sp, #0
 80015c6:	6078      	str	r0, [r7, #4]
  SET_BIT(RCC->APB2ENR, Periphs);
 80015c8:	4b08      	ldr	r3, [pc, #32]	; (80015ec <LL_APB2_GRP1_EnableClock+0x2c>)
 80015ca:	699a      	ldr	r2, [r3, #24]
 80015cc:	4907      	ldr	r1, [pc, #28]	; (80015ec <LL_APB2_GRP1_EnableClock+0x2c>)
 80015ce:	687b      	ldr	r3, [r7, #4]
 80015d0:	4313      	orrs	r3, r2
 80015d2:	618b      	str	r3, [r1, #24]
  tmpreg = READ_BIT(RCC->APB2ENR, Periphs);
 80015d4:	4b05      	ldr	r3, [pc, #20]	; (80015ec <LL_APB2_GRP1_EnableClock+0x2c>)
 80015d6:	699a      	ldr	r2, [r3, #24]
 80015d8:	687b      	ldr	r3, [r7, #4]
 80015da:	4013      	ands	r3, r2
 80015dc:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 80015de:	68fb      	ldr	r3, [r7, #12]
}
 80015e0:	bf00      	nop
 80015e2:	3714      	adds	r7, #20
 80015e4:	46bd      	mov	sp, r7
 80015e6:	bc80      	pop	{r7}
 80015e8:	4770      	bx	lr
 80015ea:	bf00      	nop
 80015ec:	40021000 	.word	0x40021000

080015f0 <LL_TIM_DisableARRPreload>:
{
 80015f0:	b480      	push	{r7}
 80015f2:	b083      	sub	sp, #12
 80015f4:	af00      	add	r7, sp, #0
 80015f6:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(TIMx->CR1, TIM_CR1_ARPE);
 80015f8:	687b      	ldr	r3, [r7, #4]
 80015fa:	681b      	ldr	r3, [r3, #0]
 80015fc:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8001600:	687b      	ldr	r3, [r7, #4]
 8001602:	601a      	str	r2, [r3, #0]
}
 8001604:	bf00      	nop
 8001606:	370c      	adds	r7, #12
 8001608:	46bd      	mov	sp, r7
 800160a:	bc80      	pop	{r7}
 800160c:	4770      	bx	lr
	...

08001610 <LL_TIM_IC_SetActiveInput>:
  *         @arg @ref LL_TIM_ACTIVEINPUT_INDIRECTTI
  *         @arg @ref LL_TIM_ACTIVEINPUT_TRC
  * @retval None
  */
__STATIC_INLINE void LL_TIM_IC_SetActiveInput(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ICActiveInput)
{
 8001610:	b480      	push	{r7}
 8001612:	b087      	sub	sp, #28
 8001614:	af00      	add	r7, sp, #0
 8001616:	60f8      	str	r0, [r7, #12]
 8001618:	60b9      	str	r1, [r7, #8]
 800161a:	607a      	str	r2, [r7, #4]
  uint8_t iChannel = TIM_GET_CHANNEL_INDEX(Channel);
 800161c:	68bb      	ldr	r3, [r7, #8]
 800161e:	2b01      	cmp	r3, #1
 8001620:	d01c      	beq.n	800165c <LL_TIM_IC_SetActiveInput+0x4c>
 8001622:	68bb      	ldr	r3, [r7, #8]
 8001624:	2b04      	cmp	r3, #4
 8001626:	d017      	beq.n	8001658 <LL_TIM_IC_SetActiveInput+0x48>
 8001628:	68bb      	ldr	r3, [r7, #8]
 800162a:	2b10      	cmp	r3, #16
 800162c:	d012      	beq.n	8001654 <LL_TIM_IC_SetActiveInput+0x44>
 800162e:	68bb      	ldr	r3, [r7, #8]
 8001630:	2b40      	cmp	r3, #64	; 0x40
 8001632:	d00d      	beq.n	8001650 <LL_TIM_IC_SetActiveInput+0x40>
 8001634:	68bb      	ldr	r3, [r7, #8]
 8001636:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800163a:	d007      	beq.n	800164c <LL_TIM_IC_SetActiveInput+0x3c>
 800163c:	68bb      	ldr	r3, [r7, #8]
 800163e:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8001642:	d101      	bne.n	8001648 <LL_TIM_IC_SetActiveInput+0x38>
 8001644:	2305      	movs	r3, #5
 8001646:	e00a      	b.n	800165e <LL_TIM_IC_SetActiveInput+0x4e>
 8001648:	2306      	movs	r3, #6
 800164a:	e008      	b.n	800165e <LL_TIM_IC_SetActiveInput+0x4e>
 800164c:	2304      	movs	r3, #4
 800164e:	e006      	b.n	800165e <LL_TIM_IC_SetActiveInput+0x4e>
 8001650:	2303      	movs	r3, #3
 8001652:	e004      	b.n	800165e <LL_TIM_IC_SetActiveInput+0x4e>
 8001654:	2302      	movs	r3, #2
 8001656:	e002      	b.n	800165e <LL_TIM_IC_SetActiveInput+0x4e>
 8001658:	2301      	movs	r3, #1
 800165a:	e000      	b.n	800165e <LL_TIM_IC_SetActiveInput+0x4e>
 800165c:	2300      	movs	r3, #0
 800165e:	75fb      	strb	r3, [r7, #23]
  __IO uint32_t *pReg = (__IO uint32_t *)((uint32_t)((uint32_t)(&TIMx->CCMR1) + OFFSET_TAB_CCMRx[iChannel]));
 8001660:	68fb      	ldr	r3, [r7, #12]
 8001662:	3318      	adds	r3, #24
 8001664:	4619      	mov	r1, r3
 8001666:	7dfb      	ldrb	r3, [r7, #23]
 8001668:	4a0d      	ldr	r2, [pc, #52]	; (80016a0 <LL_TIM_IC_SetActiveInput+0x90>)
 800166a:	5cd3      	ldrb	r3, [r2, r3]
 800166c:	440b      	add	r3, r1
 800166e:	613b      	str	r3, [r7, #16]
  MODIFY_REG(*pReg, ((TIM_CCMR1_CC1S) << SHIFT_TAB_ICxx[iChannel]), (ICActiveInput >> 16U) << SHIFT_TAB_ICxx[iChannel]);
 8001670:	693b      	ldr	r3, [r7, #16]
 8001672:	681a      	ldr	r2, [r3, #0]
 8001674:	7dfb      	ldrb	r3, [r7, #23]
 8001676:	490b      	ldr	r1, [pc, #44]	; (80016a4 <LL_TIM_IC_SetActiveInput+0x94>)
 8001678:	5ccb      	ldrb	r3, [r1, r3]
 800167a:	4619      	mov	r1, r3
 800167c:	2303      	movs	r3, #3
 800167e:	408b      	lsls	r3, r1
 8001680:	43db      	mvns	r3, r3
 8001682:	401a      	ands	r2, r3
 8001684:	687b      	ldr	r3, [r7, #4]
 8001686:	0c1b      	lsrs	r3, r3, #16
 8001688:	7df9      	ldrb	r1, [r7, #23]
 800168a:	4806      	ldr	r0, [pc, #24]	; (80016a4 <LL_TIM_IC_SetActiveInput+0x94>)
 800168c:	5c41      	ldrb	r1, [r0, r1]
 800168e:	408b      	lsls	r3, r1
 8001690:	431a      	orrs	r2, r3
 8001692:	693b      	ldr	r3, [r7, #16]
 8001694:	601a      	str	r2, [r3, #0]
}
 8001696:	bf00      	nop
 8001698:	371c      	adds	r7, #28
 800169a:	46bd      	mov	sp, r7
 800169c:	bc80      	pop	{r7}
 800169e:	4770      	bx	lr
 80016a0:	08008f94 	.word	0x08008f94
 80016a4:	08008f9c 	.word	0x08008f9c

080016a8 <LL_TIM_IC_SetPrescaler>:
  *         @arg @ref LL_TIM_ICPSC_DIV4
  *         @arg @ref LL_TIM_ICPSC_DIV8
  * @retval None
  */
__STATIC_INLINE void LL_TIM_IC_SetPrescaler(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ICPrescaler)
{
 80016a8:	b480      	push	{r7}
 80016aa:	b087      	sub	sp, #28
 80016ac:	af00      	add	r7, sp, #0
 80016ae:	60f8      	str	r0, [r7, #12]
 80016b0:	60b9      	str	r1, [r7, #8]
 80016b2:	607a      	str	r2, [r7, #4]
  uint8_t iChannel = TIM_GET_CHANNEL_INDEX(Channel);
 80016b4:	68bb      	ldr	r3, [r7, #8]
 80016b6:	2b01      	cmp	r3, #1
 80016b8:	d01c      	beq.n	80016f4 <LL_TIM_IC_SetPrescaler+0x4c>
 80016ba:	68bb      	ldr	r3, [r7, #8]
 80016bc:	2b04      	cmp	r3, #4
 80016be:	d017      	beq.n	80016f0 <LL_TIM_IC_SetPrescaler+0x48>
 80016c0:	68bb      	ldr	r3, [r7, #8]
 80016c2:	2b10      	cmp	r3, #16
 80016c4:	d012      	beq.n	80016ec <LL_TIM_IC_SetPrescaler+0x44>
 80016c6:	68bb      	ldr	r3, [r7, #8]
 80016c8:	2b40      	cmp	r3, #64	; 0x40
 80016ca:	d00d      	beq.n	80016e8 <LL_TIM_IC_SetPrescaler+0x40>
 80016cc:	68bb      	ldr	r3, [r7, #8]
 80016ce:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80016d2:	d007      	beq.n	80016e4 <LL_TIM_IC_SetPrescaler+0x3c>
 80016d4:	68bb      	ldr	r3, [r7, #8]
 80016d6:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80016da:	d101      	bne.n	80016e0 <LL_TIM_IC_SetPrescaler+0x38>
 80016dc:	2305      	movs	r3, #5
 80016de:	e00a      	b.n	80016f6 <LL_TIM_IC_SetPrescaler+0x4e>
 80016e0:	2306      	movs	r3, #6
 80016e2:	e008      	b.n	80016f6 <LL_TIM_IC_SetPrescaler+0x4e>
 80016e4:	2304      	movs	r3, #4
 80016e6:	e006      	b.n	80016f6 <LL_TIM_IC_SetPrescaler+0x4e>
 80016e8:	2303      	movs	r3, #3
 80016ea:	e004      	b.n	80016f6 <LL_TIM_IC_SetPrescaler+0x4e>
 80016ec:	2302      	movs	r3, #2
 80016ee:	e002      	b.n	80016f6 <LL_TIM_IC_SetPrescaler+0x4e>
 80016f0:	2301      	movs	r3, #1
 80016f2:	e000      	b.n	80016f6 <LL_TIM_IC_SetPrescaler+0x4e>
 80016f4:	2300      	movs	r3, #0
 80016f6:	75fb      	strb	r3, [r7, #23]
  __IO uint32_t *pReg = (__IO uint32_t *)((uint32_t)((uint32_t)(&TIMx->CCMR1) + OFFSET_TAB_CCMRx[iChannel]));
 80016f8:	68fb      	ldr	r3, [r7, #12]
 80016fa:	3318      	adds	r3, #24
 80016fc:	4619      	mov	r1, r3
 80016fe:	7dfb      	ldrb	r3, [r7, #23]
 8001700:	4a0d      	ldr	r2, [pc, #52]	; (8001738 <LL_TIM_IC_SetPrescaler+0x90>)
 8001702:	5cd3      	ldrb	r3, [r2, r3]
 8001704:	440b      	add	r3, r1
 8001706:	613b      	str	r3, [r7, #16]
  MODIFY_REG(*pReg, ((TIM_CCMR1_IC1PSC) << SHIFT_TAB_ICxx[iChannel]), (ICPrescaler >> 16U) << SHIFT_TAB_ICxx[iChannel]);
 8001708:	693b      	ldr	r3, [r7, #16]
 800170a:	681a      	ldr	r2, [r3, #0]
 800170c:	7dfb      	ldrb	r3, [r7, #23]
 800170e:	490b      	ldr	r1, [pc, #44]	; (800173c <LL_TIM_IC_SetPrescaler+0x94>)
 8001710:	5ccb      	ldrb	r3, [r1, r3]
 8001712:	4619      	mov	r1, r3
 8001714:	230c      	movs	r3, #12
 8001716:	408b      	lsls	r3, r1
 8001718:	43db      	mvns	r3, r3
 800171a:	401a      	ands	r2, r3
 800171c:	687b      	ldr	r3, [r7, #4]
 800171e:	0c1b      	lsrs	r3, r3, #16
 8001720:	7df9      	ldrb	r1, [r7, #23]
 8001722:	4806      	ldr	r0, [pc, #24]	; (800173c <LL_TIM_IC_SetPrescaler+0x94>)
 8001724:	5c41      	ldrb	r1, [r0, r1]
 8001726:	408b      	lsls	r3, r1
 8001728:	431a      	orrs	r2, r3
 800172a:	693b      	ldr	r3, [r7, #16]
 800172c:	601a      	str	r2, [r3, #0]
}
 800172e:	bf00      	nop
 8001730:	371c      	adds	r7, #28
 8001732:	46bd      	mov	sp, r7
 8001734:	bc80      	pop	{r7}
 8001736:	4770      	bx	lr
 8001738:	08008f94 	.word	0x08008f94
 800173c:	08008f9c 	.word	0x08008f9c

08001740 <LL_TIM_IC_SetFilter>:
  *         @arg @ref LL_TIM_IC_FILTER_FDIV32_N6
  *         @arg @ref LL_TIM_IC_FILTER_FDIV32_N8
  * @retval None
  */
__STATIC_INLINE void LL_TIM_IC_SetFilter(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ICFilter)
{
 8001740:	b480      	push	{r7}
 8001742:	b087      	sub	sp, #28
 8001744:	af00      	add	r7, sp, #0
 8001746:	60f8      	str	r0, [r7, #12]
 8001748:	60b9      	str	r1, [r7, #8]
 800174a:	607a      	str	r2, [r7, #4]
  uint8_t iChannel = TIM_GET_CHANNEL_INDEX(Channel);
 800174c:	68bb      	ldr	r3, [r7, #8]
 800174e:	2b01      	cmp	r3, #1
 8001750:	d01c      	beq.n	800178c <LL_TIM_IC_SetFilter+0x4c>
 8001752:	68bb      	ldr	r3, [r7, #8]
 8001754:	2b04      	cmp	r3, #4
 8001756:	d017      	beq.n	8001788 <LL_TIM_IC_SetFilter+0x48>
 8001758:	68bb      	ldr	r3, [r7, #8]
 800175a:	2b10      	cmp	r3, #16
 800175c:	d012      	beq.n	8001784 <LL_TIM_IC_SetFilter+0x44>
 800175e:	68bb      	ldr	r3, [r7, #8]
 8001760:	2b40      	cmp	r3, #64	; 0x40
 8001762:	d00d      	beq.n	8001780 <LL_TIM_IC_SetFilter+0x40>
 8001764:	68bb      	ldr	r3, [r7, #8]
 8001766:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800176a:	d007      	beq.n	800177c <LL_TIM_IC_SetFilter+0x3c>
 800176c:	68bb      	ldr	r3, [r7, #8]
 800176e:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8001772:	d101      	bne.n	8001778 <LL_TIM_IC_SetFilter+0x38>
 8001774:	2305      	movs	r3, #5
 8001776:	e00a      	b.n	800178e <LL_TIM_IC_SetFilter+0x4e>
 8001778:	2306      	movs	r3, #6
 800177a:	e008      	b.n	800178e <LL_TIM_IC_SetFilter+0x4e>
 800177c:	2304      	movs	r3, #4
 800177e:	e006      	b.n	800178e <LL_TIM_IC_SetFilter+0x4e>
 8001780:	2303      	movs	r3, #3
 8001782:	e004      	b.n	800178e <LL_TIM_IC_SetFilter+0x4e>
 8001784:	2302      	movs	r3, #2
 8001786:	e002      	b.n	800178e <LL_TIM_IC_SetFilter+0x4e>
 8001788:	2301      	movs	r3, #1
 800178a:	e000      	b.n	800178e <LL_TIM_IC_SetFilter+0x4e>
 800178c:	2300      	movs	r3, #0
 800178e:	75fb      	strb	r3, [r7, #23]
  __IO uint32_t *pReg = (__IO uint32_t *)((uint32_t)((uint32_t)(&TIMx->CCMR1) + OFFSET_TAB_CCMRx[iChannel]));
 8001790:	68fb      	ldr	r3, [r7, #12]
 8001792:	3318      	adds	r3, #24
 8001794:	4619      	mov	r1, r3
 8001796:	7dfb      	ldrb	r3, [r7, #23]
 8001798:	4a0d      	ldr	r2, [pc, #52]	; (80017d0 <LL_TIM_IC_SetFilter+0x90>)
 800179a:	5cd3      	ldrb	r3, [r2, r3]
 800179c:	440b      	add	r3, r1
 800179e:	613b      	str	r3, [r7, #16]
  MODIFY_REG(*pReg, ((TIM_CCMR1_IC1F) << SHIFT_TAB_ICxx[iChannel]), (ICFilter >> 16U) << SHIFT_TAB_ICxx[iChannel]);
 80017a0:	693b      	ldr	r3, [r7, #16]
 80017a2:	681a      	ldr	r2, [r3, #0]
 80017a4:	7dfb      	ldrb	r3, [r7, #23]
 80017a6:	490b      	ldr	r1, [pc, #44]	; (80017d4 <LL_TIM_IC_SetFilter+0x94>)
 80017a8:	5ccb      	ldrb	r3, [r1, r3]
 80017aa:	4619      	mov	r1, r3
 80017ac:	23f0      	movs	r3, #240	; 0xf0
 80017ae:	408b      	lsls	r3, r1
 80017b0:	43db      	mvns	r3, r3
 80017b2:	401a      	ands	r2, r3
 80017b4:	687b      	ldr	r3, [r7, #4]
 80017b6:	0c1b      	lsrs	r3, r3, #16
 80017b8:	7df9      	ldrb	r1, [r7, #23]
 80017ba:	4806      	ldr	r0, [pc, #24]	; (80017d4 <LL_TIM_IC_SetFilter+0x94>)
 80017bc:	5c41      	ldrb	r1, [r0, r1]
 80017be:	408b      	lsls	r3, r1
 80017c0:	431a      	orrs	r2, r3
 80017c2:	693b      	ldr	r3, [r7, #16]
 80017c4:	601a      	str	r2, [r3, #0]
}
 80017c6:	bf00      	nop
 80017c8:	371c      	adds	r7, #28
 80017ca:	46bd      	mov	sp, r7
 80017cc:	bc80      	pop	{r7}
 80017ce:	4770      	bx	lr
 80017d0:	08008f94 	.word	0x08008f94
 80017d4:	08008f9c 	.word	0x08008f9c

080017d8 <LL_TIM_IC_SetPolarity>:
  *         @arg @ref LL_TIM_IC_POLARITY_RISING
  *         @arg @ref LL_TIM_IC_POLARITY_FALLING
  * @retval None
  */
__STATIC_INLINE void LL_TIM_IC_SetPolarity(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ICPolarity)
{
 80017d8:	b480      	push	{r7}
 80017da:	b087      	sub	sp, #28
 80017dc:	af00      	add	r7, sp, #0
 80017de:	60f8      	str	r0, [r7, #12]
 80017e0:	60b9      	str	r1, [r7, #8]
 80017e2:	607a      	str	r2, [r7, #4]
  uint8_t iChannel = TIM_GET_CHANNEL_INDEX(Channel);
 80017e4:	68bb      	ldr	r3, [r7, #8]
 80017e6:	2b01      	cmp	r3, #1
 80017e8:	d01c      	beq.n	8001824 <LL_TIM_IC_SetPolarity+0x4c>
 80017ea:	68bb      	ldr	r3, [r7, #8]
 80017ec:	2b04      	cmp	r3, #4
 80017ee:	d017      	beq.n	8001820 <LL_TIM_IC_SetPolarity+0x48>
 80017f0:	68bb      	ldr	r3, [r7, #8]
 80017f2:	2b10      	cmp	r3, #16
 80017f4:	d012      	beq.n	800181c <LL_TIM_IC_SetPolarity+0x44>
 80017f6:	68bb      	ldr	r3, [r7, #8]
 80017f8:	2b40      	cmp	r3, #64	; 0x40
 80017fa:	d00d      	beq.n	8001818 <LL_TIM_IC_SetPolarity+0x40>
 80017fc:	68bb      	ldr	r3, [r7, #8]
 80017fe:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8001802:	d007      	beq.n	8001814 <LL_TIM_IC_SetPolarity+0x3c>
 8001804:	68bb      	ldr	r3, [r7, #8]
 8001806:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800180a:	d101      	bne.n	8001810 <LL_TIM_IC_SetPolarity+0x38>
 800180c:	2305      	movs	r3, #5
 800180e:	e00a      	b.n	8001826 <LL_TIM_IC_SetPolarity+0x4e>
 8001810:	2306      	movs	r3, #6
 8001812:	e008      	b.n	8001826 <LL_TIM_IC_SetPolarity+0x4e>
 8001814:	2304      	movs	r3, #4
 8001816:	e006      	b.n	8001826 <LL_TIM_IC_SetPolarity+0x4e>
 8001818:	2303      	movs	r3, #3
 800181a:	e004      	b.n	8001826 <LL_TIM_IC_SetPolarity+0x4e>
 800181c:	2302      	movs	r3, #2
 800181e:	e002      	b.n	8001826 <LL_TIM_IC_SetPolarity+0x4e>
 8001820:	2301      	movs	r3, #1
 8001822:	e000      	b.n	8001826 <LL_TIM_IC_SetPolarity+0x4e>
 8001824:	2300      	movs	r3, #0
 8001826:	75fb      	strb	r3, [r7, #23]
  MODIFY_REG(TIMx->CCER, ((TIM_CCER_CC1NP | TIM_CCER_CC1P) << SHIFT_TAB_CCxP[iChannel]),
 8001828:	68fb      	ldr	r3, [r7, #12]
 800182a:	6a1a      	ldr	r2, [r3, #32]
 800182c:	7dfb      	ldrb	r3, [r7, #23]
 800182e:	490a      	ldr	r1, [pc, #40]	; (8001858 <LL_TIM_IC_SetPolarity+0x80>)
 8001830:	5ccb      	ldrb	r3, [r1, r3]
 8001832:	4619      	mov	r1, r3
 8001834:	230a      	movs	r3, #10
 8001836:	408b      	lsls	r3, r1
 8001838:	43db      	mvns	r3, r3
 800183a:	401a      	ands	r2, r3
 800183c:	7dfb      	ldrb	r3, [r7, #23]
 800183e:	4906      	ldr	r1, [pc, #24]	; (8001858 <LL_TIM_IC_SetPolarity+0x80>)
 8001840:	5ccb      	ldrb	r3, [r1, r3]
 8001842:	4619      	mov	r1, r3
 8001844:	687b      	ldr	r3, [r7, #4]
 8001846:	408b      	lsls	r3, r1
 8001848:	431a      	orrs	r2, r3
 800184a:	68fb      	ldr	r3, [r7, #12]
 800184c:	621a      	str	r2, [r3, #32]
             ICPolarity << SHIFT_TAB_CCxP[iChannel]);
}
 800184e:	bf00      	nop
 8001850:	371c      	adds	r7, #28
 8001852:	46bd      	mov	sp, r7
 8001854:	bc80      	pop	{r7}
 8001856:	4770      	bx	lr
 8001858:	08008fa4 	.word	0x08008fa4

0800185c <LL_TIM_SetEncoderMode>:
  *         @arg @ref LL_TIM_ENCODERMODE_X2_TI2
  *         @arg @ref LL_TIM_ENCODERMODE_X4_TI12
  * @retval None
  */
__STATIC_INLINE void LL_TIM_SetEncoderMode(TIM_TypeDef *TIMx, uint32_t EncoderMode)
{
 800185c:	b480      	push	{r7}
 800185e:	b083      	sub	sp, #12
 8001860:	af00      	add	r7, sp, #0
 8001862:	6078      	str	r0, [r7, #4]
 8001864:	6039      	str	r1, [r7, #0]
  MODIFY_REG(TIMx->SMCR, TIM_SMCR_SMS, EncoderMode);
 8001866:	687b      	ldr	r3, [r7, #4]
 8001868:	689b      	ldr	r3, [r3, #8]
 800186a:	f023 0207 	bic.w	r2, r3, #7
 800186e:	683b      	ldr	r3, [r7, #0]
 8001870:	431a      	orrs	r2, r3
 8001872:	687b      	ldr	r3, [r7, #4]
 8001874:	609a      	str	r2, [r3, #8]
}
 8001876:	bf00      	nop
 8001878:	370c      	adds	r7, #12
 800187a:	46bd      	mov	sp, r7
 800187c:	bc80      	pop	{r7}
 800187e:	4770      	bx	lr

08001880 <LL_TIM_SetTriggerOutput>:
  *         @arg @ref LL_TIM_TRGO_OC3REF
  *         @arg @ref LL_TIM_TRGO_OC4REF
  * @retval None
  */
__STATIC_INLINE void LL_TIM_SetTriggerOutput(TIM_TypeDef *TIMx, uint32_t TimerSynchronization)
{
 8001880:	b480      	push	{r7}
 8001882:	b083      	sub	sp, #12
 8001884:	af00      	add	r7, sp, #0
 8001886:	6078      	str	r0, [r7, #4]
 8001888:	6039      	str	r1, [r7, #0]
  MODIFY_REG(TIMx->CR2, TIM_CR2_MMS, TimerSynchronization);
 800188a:	687b      	ldr	r3, [r7, #4]
 800188c:	685b      	ldr	r3, [r3, #4]
 800188e:	f023 0270 	bic.w	r2, r3, #112	; 0x70
 8001892:	683b      	ldr	r3, [r7, #0]
 8001894:	431a      	orrs	r2, r3
 8001896:	687b      	ldr	r3, [r7, #4]
 8001898:	605a      	str	r2, [r3, #4]
}
 800189a:	bf00      	nop
 800189c:	370c      	adds	r7, #12
 800189e:	46bd      	mov	sp, r7
 80018a0:	bc80      	pop	{r7}
 80018a2:	4770      	bx	lr

080018a4 <LL_TIM_DisableMasterSlaveMode>:
  * @rmtoll SMCR         MSM           LL_TIM_DisableMasterSlaveMode
  * @param  TIMx Timer instance
  * @retval None
  */
__STATIC_INLINE void LL_TIM_DisableMasterSlaveMode(TIM_TypeDef *TIMx)
{
 80018a4:	b480      	push	{r7}
 80018a6:	b083      	sub	sp, #12
 80018a8:	af00      	add	r7, sp, #0
 80018aa:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(TIMx->SMCR, TIM_SMCR_MSM);
 80018ac:	687b      	ldr	r3, [r7, #4]
 80018ae:	689b      	ldr	r3, [r3, #8]
 80018b0:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 80018b4:	687b      	ldr	r3, [r7, #4]
 80018b6:	609a      	str	r2, [r3, #8]
}
 80018b8:	bf00      	nop
 80018ba:	370c      	adds	r7, #12
 80018bc:	46bd      	mov	sp, r7
 80018be:	bc80      	pop	{r7}
 80018c0:	4770      	bx	lr
	...

080018c4 <MX_TIM1_Init>:
TIM_HandleTypeDef htim1;
TIM_HandleTypeDef htim2;

/* TIM1 init function */
void MX_TIM1_Init(void)
{
 80018c4:	b580      	push	{r7, lr}
 80018c6:	b092      	sub	sp, #72	; 0x48
 80018c8:	af00      	add	r7, sp, #0
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80018ca:	f107 0340 	add.w	r3, r7, #64	; 0x40
 80018ce:	2200      	movs	r2, #0
 80018d0:	601a      	str	r2, [r3, #0]
 80018d2:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 80018d4:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80018d8:	2200      	movs	r2, #0
 80018da:	601a      	str	r2, [r3, #0]
 80018dc:	605a      	str	r2, [r3, #4]
 80018de:	609a      	str	r2, [r3, #8]
 80018e0:	60da      	str	r2, [r3, #12]
 80018e2:	611a      	str	r2, [r3, #16]
 80018e4:	615a      	str	r2, [r3, #20]
 80018e6:	619a      	str	r2, [r3, #24]
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 80018e8:	1d3b      	adds	r3, r7, #4
 80018ea:	2220      	movs	r2, #32
 80018ec:	2100      	movs	r1, #0
 80018ee:	4618      	mov	r0, r3
 80018f0:	f006 fbf3 	bl	80080da <memset>

  htim1.Instance = TIM1;
 80018f4:	4b31      	ldr	r3, [pc, #196]	; (80019bc <MX_TIM1_Init+0xf8>)
 80018f6:	4a32      	ldr	r2, [pc, #200]	; (80019c0 <MX_TIM1_Init+0xfc>)
 80018f8:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 72;
 80018fa:	4b30      	ldr	r3, [pc, #192]	; (80019bc <MX_TIM1_Init+0xf8>)
 80018fc:	2248      	movs	r2, #72	; 0x48
 80018fe:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001900:	4b2e      	ldr	r3, [pc, #184]	; (80019bc <MX_TIM1_Init+0xf8>)
 8001902:	2200      	movs	r2, #0
 8001904:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 100;
 8001906:	4b2d      	ldr	r3, [pc, #180]	; (80019bc <MX_TIM1_Init+0xf8>)
 8001908:	2264      	movs	r2, #100	; 0x64
 800190a:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800190c:	4b2b      	ldr	r3, [pc, #172]	; (80019bc <MX_TIM1_Init+0xf8>)
 800190e:	2200      	movs	r2, #0
 8001910:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 8001912:	4b2a      	ldr	r3, [pc, #168]	; (80019bc <MX_TIM1_Init+0xf8>)
 8001914:	2200      	movs	r2, #0
 8001916:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 8001918:	4b28      	ldr	r3, [pc, #160]	; (80019bc <MX_TIM1_Init+0xf8>)
 800191a:	2280      	movs	r2, #128	; 0x80
 800191c:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_PWM_Init(&htim1) != HAL_OK)
 800191e:	4827      	ldr	r0, [pc, #156]	; (80019bc <MX_TIM1_Init+0xf8>)
 8001920:	f001 fa58 	bl	8002dd4 <HAL_TIM_PWM_Init>
 8001924:	4603      	mov	r3, r0
 8001926:	2b00      	cmp	r3, #0
 8001928:	d001      	beq.n	800192e <MX_TIM1_Init+0x6a>
  {
    Error_Handler();
 800192a:	f7ff f903 	bl	8000b34 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800192e:	2300      	movs	r3, #0
 8001930:	643b      	str	r3, [r7, #64]	; 0x40
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001932:	2300      	movs	r3, #0
 8001934:	647b      	str	r3, [r7, #68]	; 0x44
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 8001936:	f107 0340 	add.w	r3, r7, #64	; 0x40
 800193a:	4619      	mov	r1, r3
 800193c:	481f      	ldr	r0, [pc, #124]	; (80019bc <MX_TIM1_Init+0xf8>)
 800193e:	f002 f9c9 	bl	8003cd4 <HAL_TIMEx_MasterConfigSynchronization>
 8001942:	4603      	mov	r3, r0
 8001944:	2b00      	cmp	r3, #0
 8001946:	d001      	beq.n	800194c <MX_TIM1_Init+0x88>
  {
    Error_Handler();
 8001948:	f7ff f8f4 	bl	8000b34 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 800194c:	2360      	movs	r3, #96	; 0x60
 800194e:	627b      	str	r3, [r7, #36]	; 0x24
  sConfigOC.Pulse = 0;
 8001950:	2300      	movs	r3, #0
 8001952:	62bb      	str	r3, [r7, #40]	; 0x28
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8001954:	2300      	movs	r3, #0
 8001956:	62fb      	str	r3, [r7, #44]	; 0x2c
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8001958:	2300      	movs	r3, #0
 800195a:	637b      	str	r3, [r7, #52]	; 0x34
  sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 800195c:	2300      	movs	r3, #0
 800195e:	63bb      	str	r3, [r7, #56]	; 0x38
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 8001960:	2300      	movs	r3, #0
 8001962:	63fb      	str	r3, [r7, #60]	; 0x3c
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_4) != HAL_OK)
 8001964:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001968:	220c      	movs	r2, #12
 800196a:	4619      	mov	r1, r3
 800196c:	4813      	ldr	r0, [pc, #76]	; (80019bc <MX_TIM1_Init+0xf8>)
 800196e:	f001 fcc5 	bl	80032fc <HAL_TIM_PWM_ConfigChannel>
 8001972:	4603      	mov	r3, r0
 8001974:	2b00      	cmp	r3, #0
 8001976:	d001      	beq.n	800197c <MX_TIM1_Init+0xb8>
  {
    Error_Handler();
 8001978:	f7ff f8dc 	bl	8000b34 <Error_Handler>
  }
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 800197c:	2300      	movs	r3, #0
 800197e:	607b      	str	r3, [r7, #4]
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 8001980:	2300      	movs	r3, #0
 8001982:	60bb      	str	r3, [r7, #8]
  sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 8001984:	2300      	movs	r3, #0
 8001986:	60fb      	str	r3, [r7, #12]
  sBreakDeadTimeConfig.DeadTime = 0;
 8001988:	2300      	movs	r3, #0
 800198a:	613b      	str	r3, [r7, #16]
  sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 800198c:	2300      	movs	r3, #0
 800198e:	617b      	str	r3, [r7, #20]
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 8001990:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8001994:	61bb      	str	r3, [r7, #24]
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 8001996:	2300      	movs	r3, #0
 8001998:	623b      	str	r3, [r7, #32]
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim1, &sBreakDeadTimeConfig) != HAL_OK)
 800199a:	1d3b      	adds	r3, r7, #4
 800199c:	4619      	mov	r1, r3
 800199e:	4807      	ldr	r0, [pc, #28]	; (80019bc <MX_TIM1_Init+0xf8>)
 80019a0:	f002 fa42 	bl	8003e28 <HAL_TIMEx_ConfigBreakDeadTime>
 80019a4:	4603      	mov	r3, r0
 80019a6:	2b00      	cmp	r3, #0
 80019a8:	d001      	beq.n	80019ae <MX_TIM1_Init+0xea>
  {
    Error_Handler();
 80019aa:	f7ff f8c3 	bl	8000b34 <Error_Handler>
  }
  HAL_TIM_MspPostInit(&htim1);
 80019ae:	4803      	ldr	r0, [pc, #12]	; (80019bc <MX_TIM1_Init+0xf8>)
 80019b0:	f000 f92a 	bl	8001c08 <HAL_TIM_MspPostInit>

}
 80019b4:	bf00      	nop
 80019b6:	3748      	adds	r7, #72	; 0x48
 80019b8:	46bd      	mov	sp, r7
 80019ba:	bd80      	pop	{r7, pc}
 80019bc:	20000408 	.word	0x20000408
 80019c0:	40012c00 	.word	0x40012c00

080019c4 <MX_TIM2_Init>:
/* TIM2 init function */
void MX_TIM2_Init(void)
{
 80019c4:	b580      	push	{r7, lr}
 80019c6:	b086      	sub	sp, #24
 80019c8:	af00      	add	r7, sp, #0
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80019ca:	f107 0310 	add.w	r3, r7, #16
 80019ce:	2200      	movs	r2, #0
 80019d0:	601a      	str	r2, [r3, #0]
 80019d2:	605a      	str	r2, [r3, #4]
  TIM_IC_InitTypeDef sConfigIC = {0};
 80019d4:	463b      	mov	r3, r7
 80019d6:	2200      	movs	r2, #0
 80019d8:	601a      	str	r2, [r3, #0]
 80019da:	605a      	str	r2, [r3, #4]
 80019dc:	609a      	str	r2, [r3, #8]
 80019de:	60da      	str	r2, [r3, #12]

  htim2.Instance = TIM2;
 80019e0:	4b20      	ldr	r3, [pc, #128]	; (8001a64 <MX_TIM2_Init+0xa0>)
 80019e2:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 80019e6:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 71;
 80019e8:	4b1e      	ldr	r3, [pc, #120]	; (8001a64 <MX_TIM2_Init+0xa0>)
 80019ea:	2247      	movs	r2, #71	; 0x47
 80019ec:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 80019ee:	4b1d      	ldr	r3, [pc, #116]	; (8001a64 <MX_TIM2_Init+0xa0>)
 80019f0:	2200      	movs	r2, #0
 80019f2:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 60000;
 80019f4:	4b1b      	ldr	r3, [pc, #108]	; (8001a64 <MX_TIM2_Init+0xa0>)
 80019f6:	f64e 2260 	movw	r2, #60000	; 0xea60
 80019fa:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80019fc:	4b19      	ldr	r3, [pc, #100]	; (8001a64 <MX_TIM2_Init+0xa0>)
 80019fe:	2200      	movs	r2, #0
 8001a00:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001a02:	4b18      	ldr	r3, [pc, #96]	; (8001a64 <MX_TIM2_Init+0xa0>)
 8001a04:	2200      	movs	r2, #0
 8001a06:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_IC_Init(&htim2) != HAL_OK)
 8001a08:	4816      	ldr	r0, [pc, #88]	; (8001a64 <MX_TIM2_Init+0xa0>)
 8001a0a:	f001 fa8d 	bl	8002f28 <HAL_TIM_IC_Init>
 8001a0e:	4603      	mov	r3, r0
 8001a10:	2b00      	cmp	r3, #0
 8001a12:	d001      	beq.n	8001a18 <MX_TIM2_Init+0x54>
  {
    Error_Handler();
 8001a14:	f7ff f88e 	bl	8000b34 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001a18:	2300      	movs	r3, #0
 8001a1a:	613b      	str	r3, [r7, #16]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001a1c:	2300      	movs	r3, #0
 8001a1e:	617b      	str	r3, [r7, #20]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8001a20:	f107 0310 	add.w	r3, r7, #16
 8001a24:	4619      	mov	r1, r3
 8001a26:	480f      	ldr	r0, [pc, #60]	; (8001a64 <MX_TIM2_Init+0xa0>)
 8001a28:	f002 f954 	bl	8003cd4 <HAL_TIMEx_MasterConfigSynchronization>
 8001a2c:	4603      	mov	r3, r0
 8001a2e:	2b00      	cmp	r3, #0
 8001a30:	d001      	beq.n	8001a36 <MX_TIM2_Init+0x72>
  {
    Error_Handler();
 8001a32:	f7ff f87f 	bl	8000b34 <Error_Handler>
  }
  sConfigIC.ICPolarity = TIM_INPUTCHANNELPOLARITY_RISING;
 8001a36:	2300      	movs	r3, #0
 8001a38:	603b      	str	r3, [r7, #0]
  sConfigIC.ICSelection = TIM_ICSELECTION_DIRECTTI;
 8001a3a:	2301      	movs	r3, #1
 8001a3c:	607b      	str	r3, [r7, #4]
  sConfigIC.ICPrescaler = TIM_ICPSC_DIV1;
 8001a3e:	2300      	movs	r3, #0
 8001a40:	60bb      	str	r3, [r7, #8]
  sConfigIC.ICFilter = 0;
 8001a42:	2300      	movs	r3, #0
 8001a44:	60fb      	str	r3, [r7, #12]
  if (HAL_TIM_IC_ConfigChannel(&htim2, &sConfigIC, TIM_CHANNEL_1) != HAL_OK)
 8001a46:	463b      	mov	r3, r7
 8001a48:	2200      	movs	r2, #0
 8001a4a:	4619      	mov	r1, r3
 8001a4c:	4805      	ldr	r0, [pc, #20]	; (8001a64 <MX_TIM2_Init+0xa0>)
 8001a4e:	f001 fb15 	bl	800307c <HAL_TIM_IC_ConfigChannel>
 8001a52:	4603      	mov	r3, r0
 8001a54:	2b00      	cmp	r3, #0
 8001a56:	d001      	beq.n	8001a5c <MX_TIM2_Init+0x98>
  {
    Error_Handler();
 8001a58:	f7ff f86c 	bl	8000b34 <Error_Handler>
  }

}
 8001a5c:	bf00      	nop
 8001a5e:	3718      	adds	r7, #24
 8001a60:	46bd      	mov	sp, r7
 8001a62:	bd80      	pop	{r7, pc}
 8001a64:	20000450 	.word	0x20000450

08001a68 <MX_TIM3_Init>:
/* TIM3 init function */
void MX_TIM3_Init(void)
{
 8001a68:	b580      	push	{r7, lr}
 8001a6a:	b08a      	sub	sp, #40	; 0x28
 8001a6c:	af00      	add	r7, sp, #0
  LL_TIM_InitTypeDef TIM_InitStruct = {0};
 8001a6e:	f107 0314 	add.w	r3, r7, #20
 8001a72:	2200      	movs	r2, #0
 8001a74:	601a      	str	r2, [r3, #0]
 8001a76:	605a      	str	r2, [r3, #4]
 8001a78:	609a      	str	r2, [r3, #8]
 8001a7a:	60da      	str	r2, [r3, #12]
 8001a7c:	611a      	str	r2, [r3, #16]

  LL_GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001a7e:	463b      	mov	r3, r7
 8001a80:	2200      	movs	r2, #0
 8001a82:	601a      	str	r2, [r3, #0]
 8001a84:	605a      	str	r2, [r3, #4]
 8001a86:	609a      	str	r2, [r3, #8]
 8001a88:	60da      	str	r2, [r3, #12]
 8001a8a:	611a      	str	r2, [r3, #16]

  /* Peripheral clock enable */
  LL_APB1_GRP1_EnableClock(LL_APB1_GRP1_PERIPH_TIM3);
 8001a8c:	2002      	movs	r0, #2
 8001a8e:	f7ff fd7f 	bl	8001590 <LL_APB1_GRP1_EnableClock>

  LL_APB2_GRP1_EnableClock(LL_APB2_GRP1_PERIPH_GPIOB);
 8001a92:	2008      	movs	r0, #8
 8001a94:	f7ff fd94 	bl	80015c0 <LL_APB2_GRP1_EnableClock>
  /**TIM3 GPIO Configuration
  PB4   ------> TIM3_CH1
  PB5   ------> TIM3_CH2
  */
  GPIO_InitStruct.Pin = LL_GPIO_PIN_4|LL_GPIO_PIN_5;
 8001a98:	f243 0330 	movw	r3, #12336	; 0x3030
 8001a9c:	603b      	str	r3, [r7, #0]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_FLOATING;
 8001a9e:	2304      	movs	r3, #4
 8001aa0:	607b      	str	r3, [r7, #4]
  LL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001aa2:	463b      	mov	r3, r7
 8001aa4:	4619      	mov	r1, r3
 8001aa6:	4829      	ldr	r0, [pc, #164]	; (8001b4c <MX_TIM3_Init+0xe4>)
 8001aa8:	f002 fb3c 	bl	8004124 <LL_GPIO_Init>

  LL_TIM_SetEncoderMode(TIM3, LL_TIM_ENCODERMODE_X4_TI12);
 8001aac:	2103      	movs	r1, #3
 8001aae:	4828      	ldr	r0, [pc, #160]	; (8001b50 <MX_TIM3_Init+0xe8>)
 8001ab0:	f7ff fed4 	bl	800185c <LL_TIM_SetEncoderMode>
  LL_TIM_IC_SetActiveInput(TIM3, LL_TIM_CHANNEL_CH1, LL_TIM_ACTIVEINPUT_DIRECTTI);
 8001ab4:	f44f 3280 	mov.w	r2, #65536	; 0x10000
 8001ab8:	2101      	movs	r1, #1
 8001aba:	4825      	ldr	r0, [pc, #148]	; (8001b50 <MX_TIM3_Init+0xe8>)
 8001abc:	f7ff fda8 	bl	8001610 <LL_TIM_IC_SetActiveInput>
  LL_TIM_IC_SetPrescaler(TIM3, LL_TIM_CHANNEL_CH1, LL_TIM_ICPSC_DIV2);
 8001ac0:	f44f 2280 	mov.w	r2, #262144	; 0x40000
 8001ac4:	2101      	movs	r1, #1
 8001ac6:	4822      	ldr	r0, [pc, #136]	; (8001b50 <MX_TIM3_Init+0xe8>)
 8001ac8:	f7ff fdee 	bl	80016a8 <LL_TIM_IC_SetPrescaler>
  LL_TIM_IC_SetFilter(TIM3, LL_TIM_CHANNEL_CH1, LL_TIM_IC_FILTER_FDIV4_N6);
 8001acc:	f44f 02c0 	mov.w	r2, #6291456	; 0x600000
 8001ad0:	2101      	movs	r1, #1
 8001ad2:	481f      	ldr	r0, [pc, #124]	; (8001b50 <MX_TIM3_Init+0xe8>)
 8001ad4:	f7ff fe34 	bl	8001740 <LL_TIM_IC_SetFilter>
  LL_TIM_IC_SetPolarity(TIM3, LL_TIM_CHANNEL_CH1, LL_TIM_IC_POLARITY_RISING);
 8001ad8:	2200      	movs	r2, #0
 8001ada:	2101      	movs	r1, #1
 8001adc:	481c      	ldr	r0, [pc, #112]	; (8001b50 <MX_TIM3_Init+0xe8>)
 8001ade:	f7ff fe7b 	bl	80017d8 <LL_TIM_IC_SetPolarity>
  LL_TIM_IC_SetActiveInput(TIM3, LL_TIM_CHANNEL_CH2, LL_TIM_ACTIVEINPUT_DIRECTTI);
 8001ae2:	f44f 3280 	mov.w	r2, #65536	; 0x10000
 8001ae6:	2110      	movs	r1, #16
 8001ae8:	4819      	ldr	r0, [pc, #100]	; (8001b50 <MX_TIM3_Init+0xe8>)
 8001aea:	f7ff fd91 	bl	8001610 <LL_TIM_IC_SetActiveInput>
  LL_TIM_IC_SetPrescaler(TIM3, LL_TIM_CHANNEL_CH2, LL_TIM_ICPSC_DIV2);
 8001aee:	f44f 2280 	mov.w	r2, #262144	; 0x40000
 8001af2:	2110      	movs	r1, #16
 8001af4:	4816      	ldr	r0, [pc, #88]	; (8001b50 <MX_TIM3_Init+0xe8>)
 8001af6:	f7ff fdd7 	bl	80016a8 <LL_TIM_IC_SetPrescaler>
  LL_TIM_IC_SetFilter(TIM3, LL_TIM_CHANNEL_CH2, LL_TIM_IC_FILTER_FDIV4_N6);
 8001afa:	f44f 02c0 	mov.w	r2, #6291456	; 0x600000
 8001afe:	2110      	movs	r1, #16
 8001b00:	4813      	ldr	r0, [pc, #76]	; (8001b50 <MX_TIM3_Init+0xe8>)
 8001b02:	f7ff fe1d 	bl	8001740 <LL_TIM_IC_SetFilter>
  LL_TIM_IC_SetPolarity(TIM3, LL_TIM_CHANNEL_CH2, LL_TIM_IC_POLARITY_RISING);
 8001b06:	2200      	movs	r2, #0
 8001b08:	2110      	movs	r1, #16
 8001b0a:	4811      	ldr	r0, [pc, #68]	; (8001b50 <MX_TIM3_Init+0xe8>)
 8001b0c:	f7ff fe64 	bl	80017d8 <LL_TIM_IC_SetPolarity>
  TIM_InitStruct.Prescaler = 0;
 8001b10:	2300      	movs	r3, #0
 8001b12:	82bb      	strh	r3, [r7, #20]
  TIM_InitStruct.CounterMode = LL_TIM_COUNTERMODE_UP;
 8001b14:	2300      	movs	r3, #0
 8001b16:	61bb      	str	r3, [r7, #24]
  TIM_InitStruct.Autoreload = 65535;
 8001b18:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8001b1c:	61fb      	str	r3, [r7, #28]
  TIM_InitStruct.ClockDivision = LL_TIM_CLOCKDIVISION_DIV1;
 8001b1e:	2300      	movs	r3, #0
 8001b20:	623b      	str	r3, [r7, #32]
  LL_TIM_Init(TIM3, &TIM_InitStruct);
 8001b22:	f107 0314 	add.w	r3, r7, #20
 8001b26:	4619      	mov	r1, r3
 8001b28:	4809      	ldr	r0, [pc, #36]	; (8001b50 <MX_TIM3_Init+0xe8>)
 8001b2a:	f002 fd29 	bl	8004580 <LL_TIM_Init>
  LL_TIM_DisableARRPreload(TIM3);
 8001b2e:	4808      	ldr	r0, [pc, #32]	; (8001b50 <MX_TIM3_Init+0xe8>)
 8001b30:	f7ff fd5e 	bl	80015f0 <LL_TIM_DisableARRPreload>
  LL_TIM_SetTriggerOutput(TIM3, LL_TIM_TRGO_RESET);
 8001b34:	2100      	movs	r1, #0
 8001b36:	4806      	ldr	r0, [pc, #24]	; (8001b50 <MX_TIM3_Init+0xe8>)
 8001b38:	f7ff fea2 	bl	8001880 <LL_TIM_SetTriggerOutput>
  LL_TIM_DisableMasterSlaveMode(TIM3);
 8001b3c:	4804      	ldr	r0, [pc, #16]	; (8001b50 <MX_TIM3_Init+0xe8>)
 8001b3e:	f7ff feb1 	bl	80018a4 <LL_TIM_DisableMasterSlaveMode>

}
 8001b42:	bf00      	nop
 8001b44:	3728      	adds	r7, #40	; 0x28
 8001b46:	46bd      	mov	sp, r7
 8001b48:	bd80      	pop	{r7, pc}
 8001b4a:	bf00      	nop
 8001b4c:	40010c00 	.word	0x40010c00
 8001b50:	40000400 	.word	0x40000400

08001b54 <HAL_TIM_PWM_MspInit>:

void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef* tim_pwmHandle)
{
 8001b54:	b480      	push	{r7}
 8001b56:	b085      	sub	sp, #20
 8001b58:	af00      	add	r7, sp, #0
 8001b5a:	6078      	str	r0, [r7, #4]

  if(tim_pwmHandle->Instance==TIM1)
 8001b5c:	687b      	ldr	r3, [r7, #4]
 8001b5e:	681b      	ldr	r3, [r3, #0]
 8001b60:	4a09      	ldr	r2, [pc, #36]	; (8001b88 <HAL_TIM_PWM_MspInit+0x34>)
 8001b62:	4293      	cmp	r3, r2
 8001b64:	d10b      	bne.n	8001b7e <HAL_TIM_PWM_MspInit+0x2a>
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* TIM1 clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 8001b66:	4b09      	ldr	r3, [pc, #36]	; (8001b8c <HAL_TIM_PWM_MspInit+0x38>)
 8001b68:	699b      	ldr	r3, [r3, #24]
 8001b6a:	4a08      	ldr	r2, [pc, #32]	; (8001b8c <HAL_TIM_PWM_MspInit+0x38>)
 8001b6c:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 8001b70:	6193      	str	r3, [r2, #24]
 8001b72:	4b06      	ldr	r3, [pc, #24]	; (8001b8c <HAL_TIM_PWM_MspInit+0x38>)
 8001b74:	699b      	ldr	r3, [r3, #24]
 8001b76:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8001b7a:	60fb      	str	r3, [r7, #12]
 8001b7c:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN TIM1_MspInit 1 */

  /* USER CODE END TIM1_MspInit 1 */
  }
}
 8001b7e:	bf00      	nop
 8001b80:	3714      	adds	r7, #20
 8001b82:	46bd      	mov	sp, r7
 8001b84:	bc80      	pop	{r7}
 8001b86:	4770      	bx	lr
 8001b88:	40012c00 	.word	0x40012c00
 8001b8c:	40021000 	.word	0x40021000

08001b90 <HAL_TIM_IC_MspInit>:

void HAL_TIM_IC_MspInit(TIM_HandleTypeDef* tim_icHandle)
{
 8001b90:	b580      	push	{r7, lr}
 8001b92:	b088      	sub	sp, #32
 8001b94:	af00      	add	r7, sp, #0
 8001b96:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001b98:	f107 0310 	add.w	r3, r7, #16
 8001b9c:	2200      	movs	r2, #0
 8001b9e:	601a      	str	r2, [r3, #0]
 8001ba0:	605a      	str	r2, [r3, #4]
 8001ba2:	609a      	str	r2, [r3, #8]
 8001ba4:	60da      	str	r2, [r3, #12]
  if(tim_icHandle->Instance==TIM2)
 8001ba6:	687b      	ldr	r3, [r7, #4]
 8001ba8:	681b      	ldr	r3, [r3, #0]
 8001baa:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8001bae:	d123      	bne.n	8001bf8 <HAL_TIM_IC_MspInit+0x68>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* TIM2 clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 8001bb0:	4b13      	ldr	r3, [pc, #76]	; (8001c00 <HAL_TIM_IC_MspInit+0x70>)
 8001bb2:	69db      	ldr	r3, [r3, #28]
 8001bb4:	4a12      	ldr	r2, [pc, #72]	; (8001c00 <HAL_TIM_IC_MspInit+0x70>)
 8001bb6:	f043 0301 	orr.w	r3, r3, #1
 8001bba:	61d3      	str	r3, [r2, #28]
 8001bbc:	4b10      	ldr	r3, [pc, #64]	; (8001c00 <HAL_TIM_IC_MspInit+0x70>)
 8001bbe:	69db      	ldr	r3, [r3, #28]
 8001bc0:	f003 0301 	and.w	r3, r3, #1
 8001bc4:	60fb      	str	r3, [r7, #12]
 8001bc6:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001bc8:	4b0d      	ldr	r3, [pc, #52]	; (8001c00 <HAL_TIM_IC_MspInit+0x70>)
 8001bca:	699b      	ldr	r3, [r3, #24]
 8001bcc:	4a0c      	ldr	r2, [pc, #48]	; (8001c00 <HAL_TIM_IC_MspInit+0x70>)
 8001bce:	f043 0304 	orr.w	r3, r3, #4
 8001bd2:	6193      	str	r3, [r2, #24]
 8001bd4:	4b0a      	ldr	r3, [pc, #40]	; (8001c00 <HAL_TIM_IC_MspInit+0x70>)
 8001bd6:	699b      	ldr	r3, [r3, #24]
 8001bd8:	f003 0304 	and.w	r3, r3, #4
 8001bdc:	60bb      	str	r3, [r7, #8]
 8001bde:	68bb      	ldr	r3, [r7, #8]
    /**TIM2 GPIO Configuration
    PA0-WKUP     ------> TIM2_CH1
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0;
 8001be0:	2301      	movs	r3, #1
 8001be2:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001be4:	2300      	movs	r3, #0
 8001be6:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001be8:	2300      	movs	r3, #0
 8001bea:	61bb      	str	r3, [r7, #24]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001bec:	f107 0310 	add.w	r3, r7, #16
 8001bf0:	4619      	mov	r1, r3
 8001bf2:	4804      	ldr	r0, [pc, #16]	; (8001c04 <HAL_TIM_IC_MspInit+0x74>)
 8001bf4:	f000 fe82 	bl	80028fc <HAL_GPIO_Init>

  /* USER CODE BEGIN TIM2_MspInit 1 */

  /* USER CODE END TIM2_MspInit 1 */
  }
}
 8001bf8:	bf00      	nop
 8001bfa:	3720      	adds	r7, #32
 8001bfc:	46bd      	mov	sp, r7
 8001bfe:	bd80      	pop	{r7, pc}
 8001c00:	40021000 	.word	0x40021000
 8001c04:	40010800 	.word	0x40010800

08001c08 <HAL_TIM_MspPostInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef* timHandle)
{
 8001c08:	b580      	push	{r7, lr}
 8001c0a:	b088      	sub	sp, #32
 8001c0c:	af00      	add	r7, sp, #0
 8001c0e:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001c10:	f107 0310 	add.w	r3, r7, #16
 8001c14:	2200      	movs	r2, #0
 8001c16:	601a      	str	r2, [r3, #0]
 8001c18:	605a      	str	r2, [r3, #4]
 8001c1a:	609a      	str	r2, [r3, #8]
 8001c1c:	60da      	str	r2, [r3, #12]
  if(timHandle->Instance==TIM1)
 8001c1e:	687b      	ldr	r3, [r7, #4]
 8001c20:	681b      	ldr	r3, [r3, #0]
 8001c22:	4a10      	ldr	r2, [pc, #64]	; (8001c64 <HAL_TIM_MspPostInit+0x5c>)
 8001c24:	4293      	cmp	r3, r2
 8001c26:	d118      	bne.n	8001c5a <HAL_TIM_MspPostInit+0x52>
  {
  /* USER CODE BEGIN TIM1_MspPostInit 0 */

  /* USER CODE END TIM1_MspPostInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001c28:	4b0f      	ldr	r3, [pc, #60]	; (8001c68 <HAL_TIM_MspPostInit+0x60>)
 8001c2a:	699b      	ldr	r3, [r3, #24]
 8001c2c:	4a0e      	ldr	r2, [pc, #56]	; (8001c68 <HAL_TIM_MspPostInit+0x60>)
 8001c2e:	f043 0304 	orr.w	r3, r3, #4
 8001c32:	6193      	str	r3, [r2, #24]
 8001c34:	4b0c      	ldr	r3, [pc, #48]	; (8001c68 <HAL_TIM_MspPostInit+0x60>)
 8001c36:	699b      	ldr	r3, [r3, #24]
 8001c38:	f003 0304 	and.w	r3, r3, #4
 8001c3c:	60fb      	str	r3, [r7, #12]
 8001c3e:	68fb      	ldr	r3, [r7, #12]
    /**TIM1 GPIO Configuration
    PA11     ------> TIM1_CH4
    */
    GPIO_InitStruct.Pin = GPIO_PIN_11;
 8001c40:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8001c44:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001c46:	2302      	movs	r3, #2
 8001c48:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001c4a:	2302      	movs	r3, #2
 8001c4c:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001c4e:	f107 0310 	add.w	r3, r7, #16
 8001c52:	4619      	mov	r1, r3
 8001c54:	4805      	ldr	r0, [pc, #20]	; (8001c6c <HAL_TIM_MspPostInit+0x64>)
 8001c56:	f000 fe51 	bl	80028fc <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM1_MspPostInit 1 */

  /* USER CODE END TIM1_MspPostInit 1 */
  }

}
 8001c5a:	bf00      	nop
 8001c5c:	3720      	adds	r7, #32
 8001c5e:	46bd      	mov	sp, r7
 8001c60:	bd80      	pop	{r7, pc}
 8001c62:	bf00      	nop
 8001c64:	40012c00 	.word	0x40012c00
 8001c68:	40021000 	.word	0x40021000
 8001c6c:	40010800 	.word	0x40010800

08001c70 <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Copy the data segment initializers from flash to SRAM */
  movs r1, #0
 8001c70:	2100      	movs	r1, #0
  b LoopCopyDataInit
 8001c72:	e003      	b.n	8001c7c <LoopCopyDataInit>

08001c74 <CopyDataInit>:

CopyDataInit:
  ldr r3, =_sidata
 8001c74:	4b0b      	ldr	r3, [pc, #44]	; (8001ca4 <LoopFillZerobss+0x14>)
  ldr r3, [r3, r1]
 8001c76:	585b      	ldr	r3, [r3, r1]
  str r3, [r0, r1]
 8001c78:	5043      	str	r3, [r0, r1]
  adds r1, r1, #4
 8001c7a:	3104      	adds	r1, #4

08001c7c <LoopCopyDataInit>:

LoopCopyDataInit:
  ldr r0, =_sdata
 8001c7c:	480a      	ldr	r0, [pc, #40]	; (8001ca8 <LoopFillZerobss+0x18>)
  ldr r3, =_edata
 8001c7e:	4b0b      	ldr	r3, [pc, #44]	; (8001cac <LoopFillZerobss+0x1c>)
  adds r2, r0, r1
 8001c80:	1842      	adds	r2, r0, r1
  cmp r2, r3
 8001c82:	429a      	cmp	r2, r3
  bcc CopyDataInit
 8001c84:	d3f6      	bcc.n	8001c74 <CopyDataInit>
  ldr r2, =_sbss
 8001c86:	4a0a      	ldr	r2, [pc, #40]	; (8001cb0 <LoopFillZerobss+0x20>)
  b LoopFillZerobss
 8001c88:	e002      	b.n	8001c90 <LoopFillZerobss>

08001c8a <FillZerobss>:
/* Zero fill the bss segment. */
FillZerobss:
  movs r3, #0
 8001c8a:	2300      	movs	r3, #0
  str r3, [r2], #4
 8001c8c:	f842 3b04 	str.w	r3, [r2], #4

08001c90 <LoopFillZerobss>:

LoopFillZerobss:
  ldr r3, = _ebss
 8001c90:	4b08      	ldr	r3, [pc, #32]	; (8001cb4 <LoopFillZerobss+0x24>)
  cmp r2, r3
 8001c92:	429a      	cmp	r2, r3
  bcc FillZerobss
 8001c94:	d3f9      	bcc.n	8001c8a <FillZerobss>

/* Call the clock system intitialization function.*/
    bl  SystemInit
 8001c96:	f7ff fc75 	bl	8001584 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8001c9a:	f006 f9e1 	bl	8008060 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 8001c9e:	f7fe fdb5 	bl	800080c <main>
  bx lr
 8001ca2:	4770      	bx	lr
  ldr r3, =_sidata
 8001ca4:	08009a00 	.word	0x08009a00
  ldr r0, =_sdata
 8001ca8:	20000000 	.word	0x20000000
  ldr r3, =_edata
 8001cac:	200001fc 	.word	0x200001fc
  ldr r2, =_sbss
 8001cb0:	200001fc 	.word	0x200001fc
  ldr r3, = _ebss
 8001cb4:	2000090c 	.word	0x2000090c

08001cb8 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8001cb8:	e7fe      	b.n	8001cb8 <ADC1_2_IRQHandler>
	...

08001cbc <ST7735_write>:

uint8_t LL_SPI_TransmitReceive(SPI_TypeDef* SPIx, uint8_t TxByte);


void ST7735_write(uint8_t data)
{
 8001cbc:	b580      	push	{r7, lr}
 8001cbe:	b082      	sub	sp, #8
 8001cc0:	af00      	add	r7, sp, #0
 8001cc2:	4603      	mov	r3, r0
 8001cc4:	71fb      	strb	r3, [r7, #7]
CS_LOW_ST7735  ;
 8001cc6:	2200      	movs	r2, #0
 8001cc8:	2110      	movs	r1, #16
 8001cca:	4808      	ldr	r0, [pc, #32]	; (8001cec <ST7735_write+0x30>)
 8001ccc:	f001 f850 	bl	8002d70 <HAL_GPIO_WritePin>
LL_SPI_TransmitReceive(SPI1, data);
 8001cd0:	79fb      	ldrb	r3, [r7, #7]
 8001cd2:	4619      	mov	r1, r3
 8001cd4:	4806      	ldr	r0, [pc, #24]	; (8001cf0 <ST7735_write+0x34>)
 8001cd6:	f7ff fae5 	bl	80012a4 <LL_SPI_TransmitReceive>
CS_HIGH_ST7735 ;
 8001cda:	2201      	movs	r2, #1
 8001cdc:	2110      	movs	r1, #16
 8001cde:	4803      	ldr	r0, [pc, #12]	; (8001cec <ST7735_write+0x30>)
 8001ce0:	f001 f846 	bl	8002d70 <HAL_GPIO_WritePin>
}
 8001ce4:	bf00      	nop
 8001ce6:	3708      	adds	r7, #8
 8001ce8:	46bd      	mov	sp, r7
 8001cea:	bd80      	pop	{r7, pc}
 8001cec:	40010800 	.word	0x40010800
 8001cf0:	40013000 	.word	0x40013000

08001cf4 <ST7735_SendData>:
#define ST7735_Send(x) ST7735_write(x)

void ST7735_SendData(uint8_t data)
{
 8001cf4:	b580      	push	{r7, lr}
 8001cf6:	b082      	sub	sp, #8
 8001cf8:	af00      	add	r7, sp, #0
 8001cfa:	4603      	mov	r3, r0
 8001cfc:	71fb      	strb	r3, [r7, #7]
	A0_HIGH_ST7735 ; //A0_HIGH;
 8001cfe:	2201      	movs	r2, #1
 8001d00:	2108      	movs	r1, #8
 8001d02:	4805      	ldr	r0, [pc, #20]	; (8001d18 <ST7735_SendData+0x24>)
 8001d04:	f001 f834 	bl	8002d70 <HAL_GPIO_WritePin>
	ST7735_write(data);
 8001d08:	79fb      	ldrb	r3, [r7, #7]
 8001d0a:	4618      	mov	r0, r3
 8001d0c:	f7ff ffd6 	bl	8001cbc <ST7735_write>
}
 8001d10:	bf00      	nop
 8001d12:	3708      	adds	r7, #8
 8001d14:	46bd      	mov	sp, r7
 8001d16:	bd80      	pop	{r7, pc}
 8001d18:	40010800 	.word	0x40010800

08001d1c <ST7735_SendCmd>:

void ST7735_SendCmd(uint8_t cmd)
{
 8001d1c:	b580      	push	{r7, lr}
 8001d1e:	b082      	sub	sp, #8
 8001d20:	af00      	add	r7, sp, #0
 8001d22:	4603      	mov	r3, r0
 8001d24:	71fb      	strb	r3, [r7, #7]
	A0_LOW_ST7735 ; //A0_LOW;
 8001d26:	2200      	movs	r2, #0
 8001d28:	2108      	movs	r1, #8
 8001d2a:	4805      	ldr	r0, [pc, #20]	; (8001d40 <ST7735_SendCmd+0x24>)
 8001d2c:	f001 f820 	bl	8002d70 <HAL_GPIO_WritePin>
	ST7735_write(cmd);
 8001d30:	79fb      	ldrb	r3, [r7, #7]
 8001d32:	4618      	mov	r0, r3
 8001d34:	f7ff ffc2 	bl	8001cbc <ST7735_write>
}
 8001d38:	bf00      	nop
 8001d3a:	3708      	adds	r7, #8
 8001d3c:	46bd      	mov	sp, r7
 8001d3e:	bd80      	pop	{r7, pc}
 8001d40:	40010800 	.word	0x40010800

08001d44 <HAL_ST7735_Init>:

void HAL_ST7735_Init(void)
{
 8001d44:	b580      	push	{r7, lr}
 8001d46:	af00      	add	r7, sp, #0
/*#1*/
    CS_HIGH_ST7735 ;
 8001d48:	2201      	movs	r2, #1
 8001d4a:	2110      	movs	r1, #16
 8001d4c:	489d      	ldr	r0, [pc, #628]	; (8001fc4 <HAL_ST7735_Init+0x280>)
 8001d4e:	f001 f80f 	bl	8002d70 <HAL_GPIO_WritePin>
	RESET_HIGH_ST7735 ;
 8001d52:	2201      	movs	r2, #1
 8001d54:	2102      	movs	r1, #2
 8001d56:	489b      	ldr	r0, [pc, #620]	; (8001fc4 <HAL_ST7735_Init+0x280>)
 8001d58:	f001 f80a 	bl	8002d70 <HAL_GPIO_WritePin>
	HAL_Delay(10);
 8001d5c:	200a      	movs	r0, #10
 8001d5e:	f000 fca3 	bl	80026a8 <HAL_Delay>
	RESET_LOW_ST7735 ;
 8001d62:	2200      	movs	r2, #0
 8001d64:	2102      	movs	r1, #2
 8001d66:	4897      	ldr	r0, [pc, #604]	; (8001fc4 <HAL_ST7735_Init+0x280>)
 8001d68:	f001 f802 	bl	8002d70 <HAL_GPIO_WritePin>
	HAL_Delay(10);
 8001d6c:	200a      	movs	r0, #10
 8001d6e:	f000 fc9b 	bl	80026a8 <HAL_Delay>
	RESET_HIGH_ST7735 ;
 8001d72:	2201      	movs	r2, #1
 8001d74:	2102      	movs	r1, #2
 8001d76:	4893      	ldr	r0, [pc, #588]	; (8001fc4 <HAL_ST7735_Init+0x280>)
 8001d78:	f000 fffa 	bl	8002d70 <HAL_GPIO_WritePin>
    CS_LOW_ST7735 ;
 8001d7c:	2200      	movs	r2, #0
 8001d7e:	2110      	movs	r1, #16
 8001d80:	4890      	ldr	r0, [pc, #576]	; (8001fc4 <HAL_ST7735_Init+0x280>)
 8001d82:	f000 fff5 	bl	8002d70 <HAL_GPIO_WritePin>
	
	ST7735_SendCmd(ST7735_SWRESET);// программный ресет
 8001d86:	2001      	movs	r0, #1
 8001d88:	f7ff ffc8 	bl	8001d1c <ST7735_SendCmd>
	HAL_Delay(150);
 8001d8c:	2096      	movs	r0, #150	; 0x96
 8001d8e:	f000 fc8b 	bl	80026a8 <HAL_Delay>
	
	ST7735_SendCmd(ST7735_SLPOUT); // выход из спящего режима
 8001d92:	2011      	movs	r0, #17
 8001d94:	f7ff ffc2 	bl	8001d1c <ST7735_SendCmd>
	HAL_Delay(500);
 8001d98:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 8001d9c:	f000 fc84 	bl	80026a8 <HAL_Delay>
	
	ST7735_SendCmd(ST7735_FRMCTR1);//FRMCTR1 (B1h): Frame Rate Control (In normal mode/ Full colors)
 8001da0:	20b1      	movs	r0, #177	; 0xb1
 8001da2:	f7ff ffbb 	bl	8001d1c <ST7735_SendCmd>
	ST7735_SendData(0x01);
 8001da6:	2001      	movs	r0, #1
 8001da8:	f7ff ffa4 	bl	8001cf4 <ST7735_SendData>
	ST7735_SendData(0x2C);
 8001dac:	202c      	movs	r0, #44	; 0x2c
 8001dae:	f7ff ffa1 	bl	8001cf4 <ST7735_SendData>
	ST7735_SendData(0x2D);
 8001db2:	202d      	movs	r0, #45	; 0x2d
 8001db4:	f7ff ff9e 	bl	8001cf4 <ST7735_SendData>
	
	ST7735_SendCmd(ST7735_FRMCTR2);//Frame Rate Control (In Idle mode/ 8-colors)
 8001db8:	20b2      	movs	r0, #178	; 0xb2
 8001dba:	f7ff ffaf 	bl	8001d1c <ST7735_SendCmd>
	ST7735_SendData(0x01);
 8001dbe:	2001      	movs	r0, #1
 8001dc0:	f7ff ff98 	bl	8001cf4 <ST7735_SendData>
	ST7735_SendData(0x2C);
 8001dc4:	202c      	movs	r0, #44	; 0x2c
 8001dc6:	f7ff ff95 	bl	8001cf4 <ST7735_SendData>
	ST7735_SendData(0x2D);
 8001dca:	202d      	movs	r0, #45	; 0x2d
 8001dcc:	f7ff ff92 	bl	8001cf4 <ST7735_SendData>
	
	ST7735_SendCmd(ST7735_FRMCTR3);//Frame Rate Control (In Partial mode/ full colors)
 8001dd0:	20b3      	movs	r0, #179	; 0xb3
 8001dd2:	f7ff ffa3 	bl	8001d1c <ST7735_SendCmd>
	ST7735_SendData(0x01);
 8001dd6:	2001      	movs	r0, #1
 8001dd8:	f7ff ff8c 	bl	8001cf4 <ST7735_SendData>
	ST7735_SendData(0x2C);
 8001ddc:	202c      	movs	r0, #44	; 0x2c
 8001dde:	f7ff ff89 	bl	8001cf4 <ST7735_SendData>
	ST7735_SendData(0x2D);
 8001de2:	202d      	movs	r0, #45	; 0x2d
 8001de4:	f7ff ff86 	bl	8001cf4 <ST7735_SendData>
	ST7735_SendData(0x01);
 8001de8:	2001      	movs	r0, #1
 8001dea:	f7ff ff83 	bl	8001cf4 <ST7735_SendData>
	ST7735_SendData(0x2C);
 8001dee:	202c      	movs	r0, #44	; 0x2c
 8001df0:	f7ff ff80 	bl	8001cf4 <ST7735_SendData>
	ST7735_SendData(0x2D);
 8001df4:	202d      	movs	r0, #45	; 0x2d
 8001df6:	f7ff ff7d 	bl	8001cf4 <ST7735_SendData>
	
	ST7735_SendCmd(ST7735_INVCTR); //  Display Inversion Control
 8001dfa:	20b4      	movs	r0, #180	; 0xb4
 8001dfc:	f7ff ff8e 	bl	8001d1c <ST7735_SendCmd>
	ST7735_SendData(0x07);
 8001e00:	2007      	movs	r0, #7
 8001e02:	f7ff ff77 	bl	8001cf4 <ST7735_SendData>
	
	ST7735_SendCmd(ST7735_PWCTR1);
 8001e06:	20c0      	movs	r0, #192	; 0xc0
 8001e08:	f7ff ff88 	bl	8001d1c <ST7735_SendCmd>
	ST7735_SendData(0xA2);
 8001e0c:	20a2      	movs	r0, #162	; 0xa2
 8001e0e:	f7ff ff71 	bl	8001cf4 <ST7735_SendData>
	ST7735_SendData(0x02);
 8001e12:	2002      	movs	r0, #2
 8001e14:	f7ff ff6e 	bl	8001cf4 <ST7735_SendData>
	ST7735_SendData(0x84);
 8001e18:	2084      	movs	r0, #132	; 0x84
 8001e1a:	f7ff ff6b 	bl	8001cf4 <ST7735_SendData>
	
	ST7735_SendCmd(ST7735_PWCTR2);
 8001e1e:	20c1      	movs	r0, #193	; 0xc1
 8001e20:	f7ff ff7c 	bl	8001d1c <ST7735_SendCmd>
	ST7735_SendData(0xC5);
 8001e24:	20c5      	movs	r0, #197	; 0xc5
 8001e26:	f7ff ff65 	bl	8001cf4 <ST7735_SendData>
	
	ST7735_SendCmd(ST7735_PWCTR3);
 8001e2a:	20c2      	movs	r0, #194	; 0xc2
 8001e2c:	f7ff ff76 	bl	8001d1c <ST7735_SendCmd>
	ST7735_SendData(0x0A);
 8001e30:	200a      	movs	r0, #10
 8001e32:	f7ff ff5f 	bl	8001cf4 <ST7735_SendData>
	ST7735_SendData(0x00);
 8001e36:	2000      	movs	r0, #0
 8001e38:	f7ff ff5c 	bl	8001cf4 <ST7735_SendData>
	
	ST7735_SendCmd(ST7735_PWCTR4);
 8001e3c:	20c3      	movs	r0, #195	; 0xc3
 8001e3e:	f7ff ff6d 	bl	8001d1c <ST7735_SendCmd>
	ST7735_SendData(0x8A);
 8001e42:	208a      	movs	r0, #138	; 0x8a
 8001e44:	f7ff ff56 	bl	8001cf4 <ST7735_SendData>
	ST7735_SendData(0x2A);
 8001e48:	202a      	movs	r0, #42	; 0x2a
 8001e4a:	f7ff ff53 	bl	8001cf4 <ST7735_SendData>
	
	ST7735_SendCmd(ST7735_PWCTR5);
 8001e4e:	20c4      	movs	r0, #196	; 0xc4
 8001e50:	f7ff ff64 	bl	8001d1c <ST7735_SendCmd>
	ST7735_SendData(0x8A);
 8001e54:	208a      	movs	r0, #138	; 0x8a
 8001e56:	f7ff ff4d 	bl	8001cf4 <ST7735_SendData>
	ST7735_SendData(0xEE);
 8001e5a:	20ee      	movs	r0, #238	; 0xee
 8001e5c:	f7ff ff4a 	bl	8001cf4 <ST7735_SendData>
	
	ST7735_SendCmd(ST7735_VMCTR1);
 8001e60:	20c5      	movs	r0, #197	; 0xc5
 8001e62:	f7ff ff5b 	bl	8001d1c <ST7735_SendCmd>
	ST7735_SendData(0x0E);
 8001e66:	200e      	movs	r0, #14
 8001e68:	f7ff ff44 	bl	8001cf4 <ST7735_SendData>
	
	ST7735_SendCmd(ST7735_INVOFF);
 8001e6c:	2020      	movs	r0, #32
 8001e6e:	f7ff ff55 	bl	8001d1c <ST7735_SendCmd>
	
	ST7735_SendCmd(ST7735_MADCTL);	//
 8001e72:	2036      	movs	r0, #54	; 0x36
 8001e74:	f7ff ff52 	bl	8001d1c <ST7735_SendCmd>
	ST7735_SendData(0xC8);			// RGB =1 => BGR color filter panel)
 8001e78:	20c8      	movs	r0, #200	; 0xc8
 8001e7a:	f7ff ff3b 	bl	8001cf4 <ST7735_SendData>
	
	ST7735_SendCmd(ST7735_COLMOD);
 8001e7e:	203a      	movs	r0, #58	; 0x3a
 8001e80:	f7ff ff4c 	bl	8001d1c <ST7735_SendCmd>
	ST7735_SendData(0x05);
 8001e84:	2005      	movs	r0, #5
 8001e86:	f7ff ff35 	bl	8001cf4 <ST7735_SendData>
	
	ST7735_SendCmd(ST7735_CASET);
 8001e8a:	202a      	movs	r0, #42	; 0x2a
 8001e8c:	f7ff ff46 	bl	8001d1c <ST7735_SendCmd>
	ST7735_SendData(0x00);
 8001e90:	2000      	movs	r0, #0
 8001e92:	f7ff ff2f 	bl	8001cf4 <ST7735_SendData>
	ST7735_SendData(0x00);
 8001e96:	2000      	movs	r0, #0
 8001e98:	f7ff ff2c 	bl	8001cf4 <ST7735_SendData>
	ST7735_SendData(0x00);
 8001e9c:	2000      	movs	r0, #0
 8001e9e:	f7ff ff29 	bl	8001cf4 <ST7735_SendData>
	ST7735_SendData(0x7F);
 8001ea2:	207f      	movs	r0, #127	; 0x7f
 8001ea4:	f7ff ff26 	bl	8001cf4 <ST7735_SendData>

	ST7735_SendCmd(ST7735_RASET);
 8001ea8:	202b      	movs	r0, #43	; 0x2b
 8001eaa:	f7ff ff37 	bl	8001d1c <ST7735_SendCmd>
	ST7735_SendData(0x00);
 8001eae:	2000      	movs	r0, #0
 8001eb0:	f7ff ff20 	bl	8001cf4 <ST7735_SendData>
	ST7735_SendData(0x00);
 8001eb4:	2000      	movs	r0, #0
 8001eb6:	f7ff ff1d 	bl	8001cf4 <ST7735_SendData>
	ST7735_SendData(0x00);
 8001eba:	2000      	movs	r0, #0
 8001ebc:	f7ff ff1a 	bl	8001cf4 <ST7735_SendData>
	ST7735_SendData(0x9F);
 8001ec0:	209f      	movs	r0, #159	; 0x9f
 8001ec2:	f7ff ff17 	bl	8001cf4 <ST7735_SendData>
	
	ST7735_SendCmd(ST7735_GMCTRP1);
 8001ec6:	20e0      	movs	r0, #224	; 0xe0
 8001ec8:	f7ff ff28 	bl	8001d1c <ST7735_SendCmd>
	ST7735_SendData(0x02);
 8001ecc:	2002      	movs	r0, #2
 8001ece:	f7ff ff11 	bl	8001cf4 <ST7735_SendData>
	ST7735_SendData(0x1c);
 8001ed2:	201c      	movs	r0, #28
 8001ed4:	f7ff ff0e 	bl	8001cf4 <ST7735_SendData>
	ST7735_SendData(0x07);
 8001ed8:	2007      	movs	r0, #7
 8001eda:	f7ff ff0b 	bl	8001cf4 <ST7735_SendData>
	ST7735_SendData(0x12);
 8001ede:	2012      	movs	r0, #18
 8001ee0:	f7ff ff08 	bl	8001cf4 <ST7735_SendData>
	ST7735_SendData(0x37);
 8001ee4:	2037      	movs	r0, #55	; 0x37
 8001ee6:	f7ff ff05 	bl	8001cf4 <ST7735_SendData>
	ST7735_SendData(0x32);
 8001eea:	2032      	movs	r0, #50	; 0x32
 8001eec:	f7ff ff02 	bl	8001cf4 <ST7735_SendData>
	ST7735_SendData(0x29);
 8001ef0:	2029      	movs	r0, #41	; 0x29
 8001ef2:	f7ff feff 	bl	8001cf4 <ST7735_SendData>
	ST7735_SendData(0x2d);
 8001ef6:	202d      	movs	r0, #45	; 0x2d
 8001ef8:	f7ff fefc 	bl	8001cf4 <ST7735_SendData>
	ST7735_SendData(0x29);
 8001efc:	2029      	movs	r0, #41	; 0x29
 8001efe:	f7ff fef9 	bl	8001cf4 <ST7735_SendData>
	ST7735_SendData(0x25);
 8001f02:	2025      	movs	r0, #37	; 0x25
 8001f04:	f7ff fef6 	bl	8001cf4 <ST7735_SendData>
	ST7735_SendData(0x2B);
 8001f08:	202b      	movs	r0, #43	; 0x2b
 8001f0a:	f7ff fef3 	bl	8001cf4 <ST7735_SendData>
	ST7735_SendData(0x39);	
 8001f0e:	2039      	movs	r0, #57	; 0x39
 8001f10:	f7ff fef0 	bl	8001cf4 <ST7735_SendData>
	ST7735_SendData(0x00);
 8001f14:	2000      	movs	r0, #0
 8001f16:	f7ff feed 	bl	8001cf4 <ST7735_SendData>
	ST7735_SendData(0x01);
 8001f1a:	2001      	movs	r0, #1
 8001f1c:	f7ff feea 	bl	8001cf4 <ST7735_SendData>
	ST7735_SendData(0x03);
 8001f20:	2003      	movs	r0, #3
 8001f22:	f7ff fee7 	bl	8001cf4 <ST7735_SendData>
	ST7735_SendData(0x10);
 8001f26:	2010      	movs	r0, #16
 8001f28:	f7ff fee4 	bl	8001cf4 <ST7735_SendData>
	
	ST7735_SendCmd(ST7735_GMCTRN1);
 8001f2c:	20e1      	movs	r0, #225	; 0xe1
 8001f2e:	f7ff fef5 	bl	8001d1c <ST7735_SendCmd>
	ST7735_SendData(0x03);
 8001f32:	2003      	movs	r0, #3
 8001f34:	f7ff fede 	bl	8001cf4 <ST7735_SendData>
	ST7735_SendData(0x1d);
 8001f38:	201d      	movs	r0, #29
 8001f3a:	f7ff fedb 	bl	8001cf4 <ST7735_SendData>
	ST7735_SendData(0x07);
 8001f3e:	2007      	movs	r0, #7
 8001f40:	f7ff fed8 	bl	8001cf4 <ST7735_SendData>
	ST7735_SendData(0x06);
 8001f44:	2006      	movs	r0, #6
 8001f46:	f7ff fed5 	bl	8001cf4 <ST7735_SendData>
	ST7735_SendData(0x2E);
 8001f4a:	202e      	movs	r0, #46	; 0x2e
 8001f4c:	f7ff fed2 	bl	8001cf4 <ST7735_SendData>
	ST7735_SendData(0x2C);
 8001f50:	202c      	movs	r0, #44	; 0x2c
 8001f52:	f7ff fecf 	bl	8001cf4 <ST7735_SendData>
	ST7735_SendData(0x29);
 8001f56:	2029      	movs	r0, #41	; 0x29
 8001f58:	f7ff fecc 	bl	8001cf4 <ST7735_SendData>
	ST7735_SendData(0x2D);
 8001f5c:	202d      	movs	r0, #45	; 0x2d
 8001f5e:	f7ff fec9 	bl	8001cf4 <ST7735_SendData>
	ST7735_SendData(0x2E);
 8001f62:	202e      	movs	r0, #46	; 0x2e
 8001f64:	f7ff fec6 	bl	8001cf4 <ST7735_SendData>
	ST7735_SendData(0x2E);
 8001f68:	202e      	movs	r0, #46	; 0x2e
 8001f6a:	f7ff fec3 	bl	8001cf4 <ST7735_SendData>
	ST7735_SendData(0x37);
 8001f6e:	2037      	movs	r0, #55	; 0x37
 8001f70:	f7ff fec0 	bl	8001cf4 <ST7735_SendData>
	ST7735_SendData(0x3F);	
 8001f74:	203f      	movs	r0, #63	; 0x3f
 8001f76:	f7ff febd 	bl	8001cf4 <ST7735_SendData>
	ST7735_SendData(0x00);
 8001f7a:	2000      	movs	r0, #0
 8001f7c:	f7ff feba 	bl	8001cf4 <ST7735_SendData>
	ST7735_SendData(0x00);
 8001f80:	2000      	movs	r0, #0
 8001f82:	f7ff feb7 	bl	8001cf4 <ST7735_SendData>
	ST7735_SendData(0x02);
 8001f86:	2002      	movs	r0, #2
 8001f88:	f7ff feb4 	bl	8001cf4 <ST7735_SendData>
	ST7735_SendData(0x10);
 8001f8c:	2010      	movs	r0, #16
 8001f8e:	f7ff feb1 	bl	8001cf4 <ST7735_SendData>
	
	ST7735_SendCmd(ST7735_NORON);//  Normal Display Mode On
 8001f92:	2013      	movs	r0, #19
 8001f94:	f7ff fec2 	bl	8001d1c <ST7735_SendCmd>
	HAL_Delay(10);
 8001f98:	200a      	movs	r0, #10
 8001f9a:	f000 fb85 	bl	80026a8 <HAL_Delay>
	
	ST7735_SendCmd(ST7735_DISPON); // Display On
 8001f9e:	2029      	movs	r0, #41	; 0x29
 8001fa0:	f7ff febc 	bl	8001d1c <ST7735_SendCmd>
	HAL_Delay(100);
 8001fa4:	2064      	movs	r0, #100	; 0x64
 8001fa6:	f000 fb7f 	bl	80026a8 <HAL_Delay>
	
	ST7735_SendCmd(ST7735_MADCTL);  // Memory Data Access Control
 8001faa:	2036      	movs	r0, #54	; 0x36
 8001fac:	f7ff feb6 	bl	8001d1c <ST7735_SendCmd>
#ifdef VERTICAL
	ST7735_SendData(0x00);		    // Parameter D7 D6 D5 D4 D3  D2 D1 D0
									//			 MY MX MV ML RGB MH x  x
#endif									//           0  1  1  0   0  0  0  0   -> 0x60 - rotate display 90
	ST7735_SendData(0x60);
 8001fb0:	2060      	movs	r0, #96	; 0x60
 8001fb2:	f7ff fe9f 	bl	8001cf4 <ST7735_SendData>

	CS_HIGH_ST7735 ;
 8001fb6:	2201      	movs	r2, #1
 8001fb8:	2110      	movs	r1, #16
 8001fba:	4802      	ldr	r0, [pc, #8]	; (8001fc4 <HAL_ST7735_Init+0x280>)
 8001fbc:	f000 fed8 	bl	8002d70 <HAL_GPIO_WritePin>

}
 8001fc0:	bf00      	nop
 8001fc2:	bd80      	pop	{r7, pc}
 8001fc4:	40010800 	.word	0x40010800

08001fc8 <ST7735_AddrSet>:




void ST7735_AddrSet(uint16_t XS, uint16_t YS, uint16_t XE, uint16_t YE)
{
 8001fc8:	b590      	push	{r4, r7, lr}
 8001fca:	b083      	sub	sp, #12
 8001fcc:	af00      	add	r7, sp, #0
 8001fce:	4604      	mov	r4, r0
 8001fd0:	4608      	mov	r0, r1
 8001fd2:	4611      	mov	r1, r2
 8001fd4:	461a      	mov	r2, r3
 8001fd6:	4623      	mov	r3, r4
 8001fd8:	80fb      	strh	r3, [r7, #6]
 8001fda:	4603      	mov	r3, r0
 8001fdc:	80bb      	strh	r3, [r7, #4]
 8001fde:	460b      	mov	r3, r1
 8001fe0:	807b      	strh	r3, [r7, #2]
 8001fe2:	4613      	mov	r3, r2
 8001fe4:	803b      	strh	r3, [r7, #0]
  ST7735_SendCmd(ST7735_CASET); // Column address set
 8001fe6:	202a      	movs	r0, #42	; 0x2a
 8001fe8:	f7ff fe98 	bl	8001d1c <ST7735_SendCmd>
	A0_HIGH_ST7735 ;
 8001fec:	2201      	movs	r2, #1
 8001fee:	2108      	movs	r1, #8
 8001ff0:	4818      	ldr	r0, [pc, #96]	; (8002054 <ST7735_AddrSet+0x8c>)
 8001ff2:	f000 febd 	bl	8002d70 <HAL_GPIO_WritePin>
	ST7735_write(0x00);
 8001ff6:	2000      	movs	r0, #0
 8001ff8:	f7ff fe60 	bl	8001cbc <ST7735_write>
	ST7735_write(XS);
 8001ffc:	88fb      	ldrh	r3, [r7, #6]
 8001ffe:	b2db      	uxtb	r3, r3
 8002000:	4618      	mov	r0, r3
 8002002:	f7ff fe5b 	bl	8001cbc <ST7735_write>
	ST7735_write(0x00);
 8002006:	2000      	movs	r0, #0
 8002008:	f7ff fe58 	bl	8001cbc <ST7735_write>
	ST7735_write(XE);
 800200c:	887b      	ldrh	r3, [r7, #2]
 800200e:	b2db      	uxtb	r3, r3
 8002010:	4618      	mov	r0, r3
 8002012:	f7ff fe53 	bl	8001cbc <ST7735_write>

  ST7735_SendCmd(ST7735_RASET); // Row address set
 8002016:	202b      	movs	r0, #43	; 0x2b
 8002018:	f7ff fe80 	bl	8001d1c <ST7735_SendCmd>
	A0_HIGH_ST7735 ;
 800201c:	2201      	movs	r2, #1
 800201e:	2108      	movs	r1, #8
 8002020:	480c      	ldr	r0, [pc, #48]	; (8002054 <ST7735_AddrSet+0x8c>)
 8002022:	f000 fea5 	bl	8002d70 <HAL_GPIO_WritePin>
	ST7735_write(0x00);
 8002026:	2000      	movs	r0, #0
 8002028:	f7ff fe48 	bl	8001cbc <ST7735_write>
	ST7735_write(YS);
 800202c:	88bb      	ldrh	r3, [r7, #4]
 800202e:	b2db      	uxtb	r3, r3
 8002030:	4618      	mov	r0, r3
 8002032:	f7ff fe43 	bl	8001cbc <ST7735_write>
	ST7735_write(0x00);
 8002036:	2000      	movs	r0, #0
 8002038:	f7ff fe40 	bl	8001cbc <ST7735_write>
	ST7735_write(YE);
 800203c:	883b      	ldrh	r3, [r7, #0]
 800203e:	b2db      	uxtb	r3, r3
 8002040:	4618      	mov	r0, r3
 8002042:	f7ff fe3b 	bl	8001cbc <ST7735_write>

  ST7735_SendCmd(ST7735_RAMWR); // Memory write
 8002046:	202c      	movs	r0, #44	; 0x2c
 8002048:	f7ff fe68 	bl	8001d1c <ST7735_SendCmd>
}
 800204c:	bf00      	nop
 800204e:	370c      	adds	r7, #12
 8002050:	46bd      	mov	sp, r7
 8002052:	bd90      	pop	{r4, r7, pc}
 8002054:	40010800 	.word	0x40010800

08002058 <ST7735_Clear>:

void ST7735_Clear(uint16_t Color)
{
 8002058:	b580      	push	{r7, lr}
 800205a:	b084      	sub	sp, #16
 800205c:	af00      	add	r7, sp, #0
 800205e:	4603      	mov	r3, r0
 8002060:	80fb      	strh	r3, [r7, #6]
	//	ST7735_Send(Color);


	uint16_t i;
	uint8_t CL,CH;
	CL = Color & 0xFF;
 8002062:	88fb      	ldrh	r3, [r7, #6]
 8002064:	737b      	strb	r3, [r7, #13]
	CH = (Color>>8) & 0xFF;
 8002066:	88fb      	ldrh	r3, [r7, #6]
 8002068:	0a1b      	lsrs	r3, r3, #8
 800206a:	b29b      	uxth	r3, r3
 800206c:	733b      	strb	r3, [r7, #12]
	ST7735_AddrSet(0,0,WIDTH+1,HEIGHT+1);
 800206e:	2380      	movs	r3, #128	; 0x80
 8002070:	22a0      	movs	r2, #160	; 0xa0
 8002072:	2100      	movs	r1, #0
 8002074:	2000      	movs	r0, #0
 8002076:	f7ff ffa7 	bl	8001fc8 <ST7735_AddrSet>
	A0_HIGH_ST7735 ;
 800207a:	2201      	movs	r2, #1
 800207c:	2108      	movs	r1, #8
 800207e:	480c      	ldr	r0, [pc, #48]	; (80020b0 <ST7735_Clear+0x58>)
 8002080:	f000 fe76 	bl	8002d70 <HAL_GPIO_WritePin>
	for(i=0;i<20480;i++)
 8002084:	2300      	movs	r3, #0
 8002086:	81fb      	strh	r3, [r7, #14]
 8002088:	e00a      	b.n	80020a0 <ST7735_Clear+0x48>
	{
		ST7735_write(CH);
 800208a:	7b3b      	ldrb	r3, [r7, #12]
 800208c:	4618      	mov	r0, r3
 800208e:	f7ff fe15 	bl	8001cbc <ST7735_write>
		ST7735_write(CL);
 8002092:	7b7b      	ldrb	r3, [r7, #13]
 8002094:	4618      	mov	r0, r3
 8002096:	f7ff fe11 	bl	8001cbc <ST7735_write>
	for(i=0;i<20480;i++)
 800209a:	89fb      	ldrh	r3, [r7, #14]
 800209c:	3301      	adds	r3, #1
 800209e:	81fb      	strh	r3, [r7, #14]
 80020a0:	89fb      	ldrh	r3, [r7, #14]
 80020a2:	f5b3 4fa0 	cmp.w	r3, #20480	; 0x5000
 80020a6:	d3f0      	bcc.n	800208a <ST7735_Clear+0x32>
	}
}
 80020a8:	bf00      	nop
 80020aa:	3710      	adds	r7, #16
 80020ac:	46bd      	mov	sp, r7
 80020ae:	bd80      	pop	{r7, pc}
 80020b0:	40010800 	.word	0x40010800

080020b4 <ST7735_DrawHLine>:
	ST7735_Send(CH);
	ST7735_Send(CL);
}

void ST7735_DrawHLine(uint8_t x,uint8_t x1,uint8_t y,uint16_t Color)
{
 80020b4:	b590      	push	{r4, r7, lr}
 80020b6:	b085      	sub	sp, #20
 80020b8:	af00      	add	r7, sp, #0
 80020ba:	4604      	mov	r4, r0
 80020bc:	4608      	mov	r0, r1
 80020be:	4611      	mov	r1, r2
 80020c0:	461a      	mov	r2, r3
 80020c2:	4623      	mov	r3, r4
 80020c4:	71fb      	strb	r3, [r7, #7]
 80020c6:	4603      	mov	r3, r0
 80020c8:	71bb      	strb	r3, [r7, #6]
 80020ca:	460b      	mov	r3, r1
 80020cc:	717b      	strb	r3, [r7, #5]
 80020ce:	4613      	mov	r3, r2
 80020d0:	807b      	strh	r3, [r7, #2]
	uint16_t i,len;
	uint8_t CL,CH;
	CL = Color & 0xFF;
 80020d2:	887b      	ldrh	r3, [r7, #2]
 80020d4:	737b      	strb	r3, [r7, #13]
	CH = (Color>>8) & 0xFF;
 80020d6:	887b      	ldrh	r3, [r7, #2]
 80020d8:	0a1b      	lsrs	r3, r3, #8
 80020da:	b29b      	uxth	r3, r3
 80020dc:	733b      	strb	r3, [r7, #12]
	ST7735_AddrSet(x,y,x1,y);
 80020de:	79fb      	ldrb	r3, [r7, #7]
 80020e0:	b298      	uxth	r0, r3
 80020e2:	797b      	ldrb	r3, [r7, #5]
 80020e4:	b299      	uxth	r1, r3
 80020e6:	79bb      	ldrb	r3, [r7, #6]
 80020e8:	b29a      	uxth	r2, r3
 80020ea:	797b      	ldrb	r3, [r7, #5]
 80020ec:	b29b      	uxth	r3, r3
 80020ee:	f7ff ff6b 	bl	8001fc8 <ST7735_AddrSet>
	len = x1-x;
 80020f2:	79bb      	ldrb	r3, [r7, #6]
 80020f4:	b29a      	uxth	r2, r3
 80020f6:	79fb      	ldrb	r3, [r7, #7]
 80020f8:	b29b      	uxth	r3, r3
 80020fa:	1ad3      	subs	r3, r2, r3
 80020fc:	817b      	strh	r3, [r7, #10]
	A0_HIGH_ST7735;
 80020fe:	2201      	movs	r2, #1
 8002100:	2108      	movs	r1, #8
 8002102:	480c      	ldr	r0, [pc, #48]	; (8002134 <ST7735_DrawHLine+0x80>)
 8002104:	f000 fe34 	bl	8002d70 <HAL_GPIO_WritePin>
	for(i=0;i<len;i++)
 8002108:	2300      	movs	r3, #0
 800210a:	81fb      	strh	r3, [r7, #14]
 800210c:	e00a      	b.n	8002124 <ST7735_DrawHLine+0x70>
	{
		ST7735_Send(CH);
 800210e:	7b3b      	ldrb	r3, [r7, #12]
 8002110:	4618      	mov	r0, r3
 8002112:	f7ff fdd3 	bl	8001cbc <ST7735_write>
		ST7735_Send(CL);
 8002116:	7b7b      	ldrb	r3, [r7, #13]
 8002118:	4618      	mov	r0, r3
 800211a:	f7ff fdcf 	bl	8001cbc <ST7735_write>
	for(i=0;i<len;i++)
 800211e:	89fb      	ldrh	r3, [r7, #14]
 8002120:	3301      	adds	r3, #1
 8002122:	81fb      	strh	r3, [r7, #14]
 8002124:	89fa      	ldrh	r2, [r7, #14]
 8002126:	897b      	ldrh	r3, [r7, #10]
 8002128:	429a      	cmp	r2, r3
 800212a:	d3f0      	bcc.n	800210e <ST7735_DrawHLine+0x5a>
	}
}
 800212c:	bf00      	nop
 800212e:	3714      	adds	r7, #20
 8002130:	46bd      	mov	sp, r7
 8002132:	bd90      	pop	{r4, r7, pc}
 8002134:	40010800 	.word	0x40010800

08002138 <ST7735_DrawVLine>:

void ST7735_DrawVLine(uint8_t x,uint8_t y,uint8_t y1,uint16_t Color)
{
 8002138:	b590      	push	{r4, r7, lr}
 800213a:	b085      	sub	sp, #20
 800213c:	af00      	add	r7, sp, #0
 800213e:	4604      	mov	r4, r0
 8002140:	4608      	mov	r0, r1
 8002142:	4611      	mov	r1, r2
 8002144:	461a      	mov	r2, r3
 8002146:	4623      	mov	r3, r4
 8002148:	71fb      	strb	r3, [r7, #7]
 800214a:	4603      	mov	r3, r0
 800214c:	71bb      	strb	r3, [r7, #6]
 800214e:	460b      	mov	r3, r1
 8002150:	717b      	strb	r3, [r7, #5]
 8002152:	4613      	mov	r3, r2
 8002154:	807b      	strh	r3, [r7, #2]
	uint16_t i,len;
	uint8_t CL,CH;
	CL = Color & 0xFF;
 8002156:	887b      	ldrh	r3, [r7, #2]
 8002158:	737b      	strb	r3, [r7, #13]
	CH = (Color>>8) & 0xFF;
 800215a:	887b      	ldrh	r3, [r7, #2]
 800215c:	0a1b      	lsrs	r3, r3, #8
 800215e:	b29b      	uxth	r3, r3
 8002160:	733b      	strb	r3, [r7, #12]
	ST7735_AddrSet(x,y,x,y1);
 8002162:	79fb      	ldrb	r3, [r7, #7]
 8002164:	b298      	uxth	r0, r3
 8002166:	79bb      	ldrb	r3, [r7, #6]
 8002168:	b299      	uxth	r1, r3
 800216a:	79fb      	ldrb	r3, [r7, #7]
 800216c:	b29a      	uxth	r2, r3
 800216e:	797b      	ldrb	r3, [r7, #5]
 8002170:	b29b      	uxth	r3, r3
 8002172:	f7ff ff29 	bl	8001fc8 <ST7735_AddrSet>
	len = y1-y;
 8002176:	797b      	ldrb	r3, [r7, #5]
 8002178:	b29a      	uxth	r2, r3
 800217a:	79bb      	ldrb	r3, [r7, #6]
 800217c:	b29b      	uxth	r3, r3
 800217e:	1ad3      	subs	r3, r2, r3
 8002180:	817b      	strh	r3, [r7, #10]
	A0_HIGH_ST7735;
 8002182:	2201      	movs	r2, #1
 8002184:	2108      	movs	r1, #8
 8002186:	480c      	ldr	r0, [pc, #48]	; (80021b8 <ST7735_DrawVLine+0x80>)
 8002188:	f000 fdf2 	bl	8002d70 <HAL_GPIO_WritePin>
	for(i=0;i<len;i++)
 800218c:	2300      	movs	r3, #0
 800218e:	81fb      	strh	r3, [r7, #14]
 8002190:	e00a      	b.n	80021a8 <ST7735_DrawVLine+0x70>
	{
		ST7735_Send(CH);
 8002192:	7b3b      	ldrb	r3, [r7, #12]
 8002194:	4618      	mov	r0, r3
 8002196:	f7ff fd91 	bl	8001cbc <ST7735_write>
		ST7735_Send(CL);
 800219a:	7b7b      	ldrb	r3, [r7, #13]
 800219c:	4618      	mov	r0, r3
 800219e:	f7ff fd8d 	bl	8001cbc <ST7735_write>
	for(i=0;i<len;i++)
 80021a2:	89fb      	ldrh	r3, [r7, #14]
 80021a4:	3301      	adds	r3, #1
 80021a6:	81fb      	strh	r3, [r7, #14]
 80021a8:	89fa      	ldrh	r2, [r7, #14]
 80021aa:	897b      	ldrh	r3, [r7, #10]
 80021ac:	429a      	cmp	r2, r3
 80021ae:	d3f0      	bcc.n	8002192 <ST7735_DrawVLine+0x5a>
	}
}
 80021b0:	bf00      	nop
 80021b2:	3714      	adds	r7, #20
 80021b4:	46bd      	mov	sp, r7
 80021b6:	bd90      	pop	{r4, r7, pc}
 80021b8:	40010800 	.word	0x40010800

080021bc <ST7735_DrawChar7x11>:
	}
}


void ST7735_DrawChar7x11(uint8_t x,uint8_t y,uint8_t chr,uint16_t color,uint16_t background_color)
{
 80021bc:	b590      	push	{r4, r7, lr}
 80021be:	b089      	sub	sp, #36	; 0x24
 80021c0:	af00      	add	r7, sp, #0
 80021c2:	4604      	mov	r4, r0
 80021c4:	4608      	mov	r0, r1
 80021c6:	4611      	mov	r1, r2
 80021c8:	461a      	mov	r2, r3
 80021ca:	4623      	mov	r3, r4
 80021cc:	71fb      	strb	r3, [r7, #7]
 80021ce:	4603      	mov	r3, r0
 80021d0:	71bb      	strb	r3, [r7, #6]
 80021d2:	460b      	mov	r3, r1
 80021d4:	717b      	strb	r3, [r7, #5]
 80021d6:	4613      	mov	r3, r2
 80021d8:	807b      	strh	r3, [r7, #2]
	uint8_t i,j;
	uint8_t CH,CL,BCH,BCL;
	uint8_t buffer[11];	// содержит код символа uint8_t chr
	
	CL = color & 0xFF;
 80021da:	887b      	ldrh	r3, [r7, #2]
 80021dc:	777b      	strb	r3, [r7, #29]
	CH = (color>>8) & 0xFF;
 80021de:	887b      	ldrh	r3, [r7, #2]
 80021e0:	0a1b      	lsrs	r3, r3, #8
 80021e2:	b29b      	uxth	r3, r3
 80021e4:	773b      	strb	r3, [r7, #28]
	
	BCL = background_color & 0xFF;
 80021e6:	8e3b      	ldrh	r3, [r7, #48]	; 0x30
 80021e8:	76fb      	strb	r3, [r7, #27]
	BCH = (background_color>>8) & 0xFF;
 80021ea:	8e3b      	ldrh	r3, [r7, #48]	; 0x30
 80021ec:	0a1b      	lsrs	r3, r3, #8
 80021ee:	b29b      	uxth	r3, r3
 80021f0:	76bb      	strb	r3, [r7, #26]
	
	memcpy(buffer,&Font7x11[(chr-32)*11],11);	// 32 - символ пробела - с него начинаются символы алфавита ASCII;
 80021f2:	797b      	ldrb	r3, [r7, #5]
 80021f4:	f1a3 0220 	sub.w	r2, r3, #32
 80021f8:	4613      	mov	r3, r2
 80021fa:	009b      	lsls	r3, r3, #2
 80021fc:	4413      	add	r3, r2
 80021fe:	005b      	lsls	r3, r3, #1
 8002200:	4413      	add	r3, r2
 8002202:	4a36      	ldr	r2, [pc, #216]	; (80022dc <ST7735_DrawChar7x11+0x120>)
 8002204:	441a      	add	r2, r3
 8002206:	f107 030c 	add.w	r3, r7, #12
 800220a:	6810      	ldr	r0, [r2, #0]
 800220c:	6851      	ldr	r1, [r2, #4]
 800220e:	c303      	stmia	r3!, {r0, r1}
 8002210:	8911      	ldrh	r1, [r2, #8]
 8002212:	7a92      	ldrb	r2, [r2, #10]
 8002214:	8019      	strh	r1, [r3, #0]
 8002216:	709a      	strb	r2, [r3, #2]
												//таблица шрифтов начинается с символа пробела
												// копируем от начала символа, в таблице шрифтов, 11 элементов,
												//из 11 элементов состоит один символ шрифта
	ST7735_AddrSet(x,y,x+7,y+11);
 8002218:	79fb      	ldrb	r3, [r7, #7]
 800221a:	b298      	uxth	r0, r3
 800221c:	79bb      	ldrb	r3, [r7, #6]
 800221e:	b299      	uxth	r1, r3
 8002220:	79fb      	ldrb	r3, [r7, #7]
 8002222:	b29b      	uxth	r3, r3
 8002224:	3307      	adds	r3, #7
 8002226:	b29a      	uxth	r2, r3
 8002228:	79bb      	ldrb	r3, [r7, #6]
 800222a:	b29b      	uxth	r3, r3
 800222c:	330b      	adds	r3, #11
 800222e:	b29b      	uxth	r3, r3
 8002230:	f7ff feca 	bl	8001fc8 <ST7735_AddrSet>
	A0_HIGH_ST7735;
 8002234:	2201      	movs	r2, #1
 8002236:	2108      	movs	r1, #8
 8002238:	4829      	ldr	r0, [pc, #164]	; (80022e0 <ST7735_DrawChar7x11+0x124>)
 800223a:	f000 fd99 	bl	8002d70 <HAL_GPIO_WritePin>
	for(j=0;j<11;j++)
 800223e:	2300      	movs	r3, #0
 8002240:	77bb      	strb	r3, [r7, #30]
 8002242:	e032      	b.n	80022aa <ST7735_DrawChar7x11+0xee>
	{
		for(i=0;i<7;i++)
 8002244:	2300      	movs	r3, #0
 8002246:	77fb      	strb	r3, [r7, #31]
 8002248:	e021      	b.n	800228e <ST7735_DrawChar7x11+0xd2>
		{
			if((buffer[j] & (1<<i))==0)
 800224a:	7fbb      	ldrb	r3, [r7, #30]
 800224c:	f107 0220 	add.w	r2, r7, #32
 8002250:	4413      	add	r3, r2
 8002252:	f813 3c14 	ldrb.w	r3, [r3, #-20]
 8002256:	461a      	mov	r2, r3
 8002258:	7ffb      	ldrb	r3, [r7, #31]
 800225a:	fa42 f303 	asr.w	r3, r2, r3
 800225e:	f003 0301 	and.w	r3, r3, #1
 8002262:	2b00      	cmp	r3, #0
 8002264:	d108      	bne.n	8002278 <ST7735_DrawChar7x11+0xbc>
			{
				ST7735_write(BCH);
 8002266:	7ebb      	ldrb	r3, [r7, #26]
 8002268:	4618      	mov	r0, r3
 800226a:	f7ff fd27 	bl	8001cbc <ST7735_write>
				ST7735_write(BCL);
 800226e:	7efb      	ldrb	r3, [r7, #27]
 8002270:	4618      	mov	r0, r3
 8002272:	f7ff fd23 	bl	8001cbc <ST7735_write>
 8002276:	e007      	b.n	8002288 <ST7735_DrawChar7x11+0xcc>
			}
			else
			{
				ST7735_write(CH);
 8002278:	7f3b      	ldrb	r3, [r7, #28]
 800227a:	4618      	mov	r0, r3
 800227c:	f7ff fd1e 	bl	8001cbc <ST7735_write>
				ST7735_write(CL);
 8002280:	7f7b      	ldrb	r3, [r7, #29]
 8002282:	4618      	mov	r0, r3
 8002284:	f7ff fd1a 	bl	8001cbc <ST7735_write>
		for(i=0;i<7;i++)
 8002288:	7ffb      	ldrb	r3, [r7, #31]
 800228a:	3301      	adds	r3, #1
 800228c:	77fb      	strb	r3, [r7, #31]
 800228e:	7ffb      	ldrb	r3, [r7, #31]
 8002290:	2b06      	cmp	r3, #6
 8002292:	d9da      	bls.n	800224a <ST7735_DrawChar7x11+0x8e>
			}			
		}
		ST7735_write(BCH);
 8002294:	7ebb      	ldrb	r3, [r7, #26]
 8002296:	4618      	mov	r0, r3
 8002298:	f7ff fd10 	bl	8001cbc <ST7735_write>
		ST7735_write(BCL);
 800229c:	7efb      	ldrb	r3, [r7, #27]
 800229e:	4618      	mov	r0, r3
 80022a0:	f7ff fd0c 	bl	8001cbc <ST7735_write>
	for(j=0;j<11;j++)
 80022a4:	7fbb      	ldrb	r3, [r7, #30]
 80022a6:	3301      	adds	r3, #1
 80022a8:	77bb      	strb	r3, [r7, #30]
 80022aa:	7fbb      	ldrb	r3, [r7, #30]
 80022ac:	2b0a      	cmp	r3, #10
 80022ae:	d9c9      	bls.n	8002244 <ST7735_DrawChar7x11+0x88>
	}
	for(i=0;i<8;i++)
 80022b0:	2300      	movs	r3, #0
 80022b2:	77fb      	strb	r3, [r7, #31]
 80022b4:	e00a      	b.n	80022cc <ST7735_DrawChar7x11+0x110>
	{
		ST7735_write(BCH);
 80022b6:	7ebb      	ldrb	r3, [r7, #26]
 80022b8:	4618      	mov	r0, r3
 80022ba:	f7ff fcff 	bl	8001cbc <ST7735_write>
		ST7735_write(BCL);
 80022be:	7efb      	ldrb	r3, [r7, #27]
 80022c0:	4618      	mov	r0, r3
 80022c2:	f7ff fcfb 	bl	8001cbc <ST7735_write>
	for(i=0;i<8;i++)
 80022c6:	7ffb      	ldrb	r3, [r7, #31]
 80022c8:	3301      	adds	r3, #1
 80022ca:	77fb      	strb	r3, [r7, #31]
 80022cc:	7ffb      	ldrb	r3, [r7, #31]
 80022ce:	2b07      	cmp	r3, #7
 80022d0:	d9f1      	bls.n	80022b6 <ST7735_DrawChar7x11+0xfa>
	}
}
 80022d2:	bf00      	nop
 80022d4:	3724      	adds	r7, #36	; 0x24
 80022d6:	46bd      	mov	sp, r7
 80022d8:	bd90      	pop	{r4, r7, pc}
 80022da:	bf00      	nop
 80022dc:	08008fac 	.word	0x08008fac
 80022e0:	40010800 	.word	0x40010800

080022e4 <ST7735_DrawString7x11>:

void ST7735_DrawString7x11(uint8_t x,uint8_t y,uint8_t* chr,uint16_t color,uint16_t background_color)
{
 80022e4:	b590      	push	{r4, r7, lr}
 80022e6:	b087      	sub	sp, #28
 80022e8:	af02      	add	r7, sp, #8
 80022ea:	603a      	str	r2, [r7, #0]
 80022ec:	461a      	mov	r2, r3
 80022ee:	4603      	mov	r3, r0
 80022f0:	71fb      	strb	r3, [r7, #7]
 80022f2:	460b      	mov	r3, r1
 80022f4:	71bb      	strb	r3, [r7, #6]
 80022f6:	4613      	mov	r3, r2
 80022f8:	80bb      	strh	r3, [r7, #4]
	uint8_t i=0;
 80022fa:	2300      	movs	r3, #0
 80022fc:	73fb      	strb	r3, [r7, #15]
	while(chr[i] != '\0')
 80022fe:	e013      	b.n	8002328 <ST7735_DrawString7x11+0x44>
	{
		ST7735_DrawChar7x11(x+(8*i),y,chr[i],color,background_color);
 8002300:	7bfb      	ldrb	r3, [r7, #15]
 8002302:	00db      	lsls	r3, r3, #3
 8002304:	b2da      	uxtb	r2, r3
 8002306:	79fb      	ldrb	r3, [r7, #7]
 8002308:	4413      	add	r3, r2
 800230a:	b2d8      	uxtb	r0, r3
 800230c:	7bfb      	ldrb	r3, [r7, #15]
 800230e:	683a      	ldr	r2, [r7, #0]
 8002310:	4413      	add	r3, r2
 8002312:	781a      	ldrb	r2, [r3, #0]
 8002314:	88bc      	ldrh	r4, [r7, #4]
 8002316:	79b9      	ldrb	r1, [r7, #6]
 8002318:	8c3b      	ldrh	r3, [r7, #32]
 800231a:	9300      	str	r3, [sp, #0]
 800231c:	4623      	mov	r3, r4
 800231e:	f7ff ff4d 	bl	80021bc <ST7735_DrawChar7x11>
		i++;
 8002322:	7bfb      	ldrb	r3, [r7, #15]
 8002324:	3301      	adds	r3, #1
 8002326:	73fb      	strb	r3, [r7, #15]
	while(chr[i] != '\0')
 8002328:	7bfb      	ldrb	r3, [r7, #15]
 800232a:	683a      	ldr	r2, [r7, #0]
 800232c:	4413      	add	r3, r2
 800232e:	781b      	ldrb	r3, [r3, #0]
 8002330:	2b00      	cmp	r3, #0
 8002332:	d1e5      	bne.n	8002300 <ST7735_DrawString7x11+0x1c>
	}
}
 8002334:	bf00      	nop
 8002336:	3714      	adds	r7, #20
 8002338:	46bd      	mov	sp, r7
 800233a:	bd90      	pop	{r4, r7, pc}

0800233c <ST7735_DrawNString7x11>:

void ST7735_DrawNString7x11(uint8_t x,uint8_t y,uint8_t* chr,uint16_t color,uint16_t background_color, uint8_t n)
{
 800233c:	b590      	push	{r4, r7, lr}
 800233e:	b087      	sub	sp, #28
 8002340:	af02      	add	r7, sp, #8
 8002342:	603a      	str	r2, [r7, #0]
 8002344:	461a      	mov	r2, r3
 8002346:	4603      	mov	r3, r0
 8002348:	71fb      	strb	r3, [r7, #7]
 800234a:	460b      	mov	r3, r1
 800234c:	71bb      	strb	r3, [r7, #6]
 800234e:	4613      	mov	r3, r2
 8002350:	80bb      	strh	r3, [r7, #4]
	uint8_t i=0;
 8002352:	2300      	movs	r3, #0
 8002354:	73fb      	strb	r3, [r7, #15]
	uint8_t CHR=0;
 8002356:	2300      	movs	r3, #0
 8002358:	73bb      	strb	r3, [r7, #14]
	while(n-- != 0)
 800235a:	e01a      	b.n	8002392 <ST7735_DrawNString7x11+0x56>
	{
		//ST7735_DrawChar7x11(x+(8*i),y, *chr++,color,background_color);
		CHR = chr[i];
 800235c:	7bfb      	ldrb	r3, [r7, #15]
 800235e:	683a      	ldr	r2, [r7, #0]
 8002360:	4413      	add	r3, r2
 8002362:	781b      	ldrb	r3, [r3, #0]
 8002364:	73bb      	strb	r3, [r7, #14]
		if(CHR == '\0') CHR=0x20;
 8002366:	7bbb      	ldrb	r3, [r7, #14]
 8002368:	2b00      	cmp	r3, #0
 800236a:	d101      	bne.n	8002370 <ST7735_DrawNString7x11+0x34>
 800236c:	2320      	movs	r3, #32
 800236e:	73bb      	strb	r3, [r7, #14]
		ST7735_DrawChar7x11(x+(8*i),y,CHR,color,background_color);
 8002370:	7bfb      	ldrb	r3, [r7, #15]
 8002372:	00db      	lsls	r3, r3, #3
 8002374:	b2da      	uxtb	r2, r3
 8002376:	79fb      	ldrb	r3, [r7, #7]
 8002378:	4413      	add	r3, r2
 800237a:	b2d8      	uxtb	r0, r3
 800237c:	88bc      	ldrh	r4, [r7, #4]
 800237e:	7bba      	ldrb	r2, [r7, #14]
 8002380:	79b9      	ldrb	r1, [r7, #6]
 8002382:	8c3b      	ldrh	r3, [r7, #32]
 8002384:	9300      	str	r3, [sp, #0]
 8002386:	4623      	mov	r3, r4
 8002388:	f7ff ff18 	bl	80021bc <ST7735_DrawChar7x11>
		i++;
 800238c:	7bfb      	ldrb	r3, [r7, #15]
 800238e:	3301      	adds	r3, #1
 8002390:	73fb      	strb	r3, [r7, #15]
	while(n-- != 0)
 8002392:	f897 3024 	ldrb.w	r3, [r7, #36]	; 0x24
 8002396:	1e5a      	subs	r2, r3, #1
 8002398:	f887 2024 	strb.w	r2, [r7, #36]	; 0x24
 800239c:	2b00      	cmp	r3, #0
 800239e:	d1dd      	bne.n	800235c <ST7735_DrawNString7x11+0x20>
	}
}
 80023a0:	bf00      	nop
 80023a2:	3714      	adds	r7, #20
 80023a4:	46bd      	mov	sp, r7
 80023a6:	bd90      	pop	{r4, r7, pc}

080023a8 <ST7735_DrawRectangle>:

void ST7735_DrawRectangle (uint8_t x,uint8_t y,uint8_t w,uint8_t h,uint16_t Color)
{
 80023a8:	b590      	push	{r4, r7, lr}
 80023aa:	b083      	sub	sp, #12
 80023ac:	af00      	add	r7, sp, #0
 80023ae:	4604      	mov	r4, r0
 80023b0:	4608      	mov	r0, r1
 80023b2:	4611      	mov	r1, r2
 80023b4:	461a      	mov	r2, r3
 80023b6:	4623      	mov	r3, r4
 80023b8:	71fb      	strb	r3, [r7, #7]
 80023ba:	4603      	mov	r3, r0
 80023bc:	71bb      	strb	r3, [r7, #6]
 80023be:	460b      	mov	r3, r1
 80023c0:	717b      	strb	r3, [r7, #5]
 80023c2:	4613      	mov	r3, r2
 80023c4:	713b      	strb	r3, [r7, #4]
	ST7735_DrawHLine(x,x+w,y,Color);
 80023c6:	79fa      	ldrb	r2, [r7, #7]
 80023c8:	797b      	ldrb	r3, [r7, #5]
 80023ca:	4413      	add	r3, r2
 80023cc:	b2d9      	uxtb	r1, r3
 80023ce:	8b3b      	ldrh	r3, [r7, #24]
 80023d0:	79ba      	ldrb	r2, [r7, #6]
 80023d2:	79f8      	ldrb	r0, [r7, #7]
 80023d4:	f7ff fe6e 	bl	80020b4 <ST7735_DrawHLine>
	ST7735_DrawVLine(x+w,y,y+h+1,Color);
 80023d8:	79fa      	ldrb	r2, [r7, #7]
 80023da:	797b      	ldrb	r3, [r7, #5]
 80023dc:	4413      	add	r3, r2
 80023de:	b2d8      	uxtb	r0, r3
 80023e0:	79ba      	ldrb	r2, [r7, #6]
 80023e2:	793b      	ldrb	r3, [r7, #4]
 80023e4:	4413      	add	r3, r2
 80023e6:	b2db      	uxtb	r3, r3
 80023e8:	3301      	adds	r3, #1
 80023ea:	b2da      	uxtb	r2, r3
 80023ec:	8b3b      	ldrh	r3, [r7, #24]
 80023ee:	79b9      	ldrb	r1, [r7, #6]
 80023f0:	f7ff fea2 	bl	8002138 <ST7735_DrawVLine>
	ST7735_DrawHLine(x,x+w,y+h,Color);
 80023f4:	79fa      	ldrb	r2, [r7, #7]
 80023f6:	797b      	ldrb	r3, [r7, #5]
 80023f8:	4413      	add	r3, r2
 80023fa:	b2d9      	uxtb	r1, r3
 80023fc:	79ba      	ldrb	r2, [r7, #6]
 80023fe:	793b      	ldrb	r3, [r7, #4]
 8002400:	4413      	add	r3, r2
 8002402:	b2da      	uxtb	r2, r3
 8002404:	8b3b      	ldrh	r3, [r7, #24]
 8002406:	79f8      	ldrb	r0, [r7, #7]
 8002408:	f7ff fe54 	bl	80020b4 <ST7735_DrawHLine>
	ST7735_DrawVLine(x,y,y+h,Color);
 800240c:	79ba      	ldrb	r2, [r7, #6]
 800240e:	793b      	ldrb	r3, [r7, #4]
 8002410:	4413      	add	r3, r2
 8002412:	b2da      	uxtb	r2, r3
 8002414:	8b3b      	ldrh	r3, [r7, #24]
 8002416:	79b9      	ldrb	r1, [r7, #6]
 8002418:	79f8      	ldrb	r0, [r7, #7]
 800241a:	f7ff fe8d 	bl	8002138 <ST7735_DrawVLine>
}
 800241e:	bf00      	nop
 8002420:	370c      	adds	r7, #12
 8002422:	46bd      	mov	sp, r7
 8002424:	bd90      	pop	{r4, r7, pc}
	...

08002428 <ST7735_ListBox_Draw>:
		ST7735_Send(BCL);
	}
}
//ListBox
void ST7735_ListBox_Draw(ST7735_ListBox* lb)
{
 8002428:	b590      	push	{r4, r7, lr}
 800242a:	b089      	sub	sp, #36	; 0x24
 800242c:	af02      	add	r7, sp, #8
 800242e:	6078      	str	r0, [r7, #4]
	uint8_t BCH,BCL,SCH,SCL;
	uint16_t tmp,i, item, BGCol;
	
	ST7735_DrawRectangle(lb->x,lb->y,lb->w,lb->h,lb->BorderColor);
 8002430:	687b      	ldr	r3, [r7, #4]
 8002432:	7818      	ldrb	r0, [r3, #0]
 8002434:	687b      	ldr	r3, [r7, #4]
 8002436:	7859      	ldrb	r1, [r3, #1]
 8002438:	687b      	ldr	r3, [r7, #4]
 800243a:	78da      	ldrb	r2, [r3, #3]
 800243c:	687b      	ldr	r3, [r7, #4]
 800243e:	789c      	ldrb	r4, [r3, #2]
 8002440:	687b      	ldr	r3, [r7, #4]
 8002442:	889b      	ldrh	r3, [r3, #4]
 8002444:	9300      	str	r3, [sp, #0]
 8002446:	4623      	mov	r3, r4
 8002448:	f7ff ffae 	bl	80023a8 <ST7735_DrawRectangle>
	ST7735_DrawRectangle(lb->x+2,lb->y+2,lb->w-4,lb->h-4,lb->BorderColor);
 800244c:	687b      	ldr	r3, [r7, #4]
 800244e:	781b      	ldrb	r3, [r3, #0]
 8002450:	3302      	adds	r3, #2
 8002452:	b2d8      	uxtb	r0, r3
 8002454:	687b      	ldr	r3, [r7, #4]
 8002456:	785b      	ldrb	r3, [r3, #1]
 8002458:	3302      	adds	r3, #2
 800245a:	b2d9      	uxtb	r1, r3
 800245c:	687b      	ldr	r3, [r7, #4]
 800245e:	78db      	ldrb	r3, [r3, #3]
 8002460:	3b04      	subs	r3, #4
 8002462:	b2da      	uxtb	r2, r3
 8002464:	687b      	ldr	r3, [r7, #4]
 8002466:	789b      	ldrb	r3, [r3, #2]
 8002468:	3b04      	subs	r3, #4
 800246a:	b2dc      	uxtb	r4, r3
 800246c:	687b      	ldr	r3, [r7, #4]
 800246e:	889b      	ldrh	r3, [r3, #4]
 8002470:	9300      	str	r3, [sp, #0]
 8002472:	4623      	mov	r3, r4
 8002474:	f7ff ff98 	bl	80023a8 <ST7735_DrawRectangle>

	ST7735_AddrSet(lb->x+1,lb->y+1,lb->x+lb->w-1,lb->y+lb->h-1);
 8002478:	687b      	ldr	r3, [r7, #4]
 800247a:	781b      	ldrb	r3, [r3, #0]
 800247c:	b29b      	uxth	r3, r3
 800247e:	3301      	adds	r3, #1
 8002480:	b298      	uxth	r0, r3
 8002482:	687b      	ldr	r3, [r7, #4]
 8002484:	785b      	ldrb	r3, [r3, #1]
 8002486:	b29b      	uxth	r3, r3
 8002488:	3301      	adds	r3, #1
 800248a:	b299      	uxth	r1, r3
 800248c:	687b      	ldr	r3, [r7, #4]
 800248e:	781b      	ldrb	r3, [r3, #0]
 8002490:	b29a      	uxth	r2, r3
 8002492:	687b      	ldr	r3, [r7, #4]
 8002494:	78db      	ldrb	r3, [r3, #3]
 8002496:	b29b      	uxth	r3, r3
 8002498:	4413      	add	r3, r2
 800249a:	b29b      	uxth	r3, r3
 800249c:	3b01      	subs	r3, #1
 800249e:	b29c      	uxth	r4, r3
 80024a0:	687b      	ldr	r3, [r7, #4]
 80024a2:	785b      	ldrb	r3, [r3, #1]
 80024a4:	b29a      	uxth	r2, r3
 80024a6:	687b      	ldr	r3, [r7, #4]
 80024a8:	789b      	ldrb	r3, [r3, #2]
 80024aa:	b29b      	uxth	r3, r3
 80024ac:	4413      	add	r3, r2
 80024ae:	b29b      	uxth	r3, r3
 80024b0:	3b01      	subs	r3, #1
 80024b2:	b29b      	uxth	r3, r3
 80024b4:	4622      	mov	r2, r4
 80024b6:	f7ff fd87 	bl	8001fc8 <ST7735_AddrSet>
	tmp = lb->w * lb->h;
 80024ba:	687b      	ldr	r3, [r7, #4]
 80024bc:	78db      	ldrb	r3, [r3, #3]
 80024be:	b29b      	uxth	r3, r3
 80024c0:	687a      	ldr	r2, [r7, #4]
 80024c2:	7892      	ldrb	r2, [r2, #2]
 80024c4:	b292      	uxth	r2, r2
 80024c6:	fb02 f303 	mul.w	r3, r2, r3
 80024ca:	827b      	strh	r3, [r7, #18]
	
	BCL = lb->BackgroundColor & 0xFF;
 80024cc:	687b      	ldr	r3, [r7, #4]
 80024ce:	88db      	ldrh	r3, [r3, #6]
 80024d0:	747b      	strb	r3, [r7, #17]
	BCH = (lb->BackgroundColor>>8) & 0xFF;
 80024d2:	687b      	ldr	r3, [r7, #4]
 80024d4:	88db      	ldrh	r3, [r3, #6]
 80024d6:	0a1b      	lsrs	r3, r3, #8
 80024d8:	b29b      	uxth	r3, r3
 80024da:	743b      	strb	r3, [r7, #16]
	SCL = lb->SelectedItemColor & 0xFF;
 80024dc:	687b      	ldr	r3, [r7, #4]
 80024de:	895b      	ldrh	r3, [r3, #10]
 80024e0:	73fb      	strb	r3, [r7, #15]
	SCH = (lb->SelectedItemColor>>8) & 0xFF;
 80024e2:	687b      	ldr	r3, [r7, #4]
 80024e4:	895b      	ldrh	r3, [r3, #10]
 80024e6:	0a1b      	lsrs	r3, r3, #8
 80024e8:	b29b      	uxth	r3, r3
 80024ea:	73bb      	strb	r3, [r7, #14]
	A0_HIGH_ST7735;
 80024ec:	2201      	movs	r2, #1
 80024ee:	2108      	movs	r1, #8
 80024f0:	4825      	ldr	r0, [pc, #148]	; (8002588 <ST7735_ListBox_Draw+0x160>)
 80024f2:	f000 fc3d 	bl	8002d70 <HAL_GPIO_WritePin>
		ST7735_Send(BCH);
		ST7735_Send(BCL);
	}*/
	
	//item = 0;
	for(i=0;i<lb->items_count;i++)
 80024f6:	2300      	movs	r3, #0
 80024f8:	82fb      	strh	r3, [r7, #22]
 80024fa:	e03b      	b.n	8002574 <ST7735_ListBox_Draw+0x14c>
	{
		if(lb->items[i].visible == 1)
 80024fc:	687b      	ldr	r3, [r7, #4]
 80024fe:	68da      	ldr	r2, [r3, #12]
 8002500:	8afb      	ldrh	r3, [r7, #22]
 8002502:	00db      	lsls	r3, r3, #3
 8002504:	4413      	add	r3, r2
 8002506:	791b      	ldrb	r3, [r3, #4]
 8002508:	2b01      	cmp	r3, #1
 800250a:	d130      	bne.n	800256e <ST7735_ListBox_Draw+0x146>
		{
			BGCol = lb->BackgroundColor;
 800250c:	687b      	ldr	r3, [r7, #4]
 800250e:	88db      	ldrh	r3, [r3, #6]
 8002510:	82bb      	strh	r3, [r7, #20]
			uint16_t ty = lb->y + (LINE_HEIGTH*i)+5;
 8002512:	687b      	ldr	r3, [r7, #4]
 8002514:	785b      	ldrb	r3, [r3, #1]
 8002516:	b29a      	uxth	r2, r3
 8002518:	8afb      	ldrh	r3, [r7, #22]
 800251a:	4619      	mov	r1, r3
 800251c:	0049      	lsls	r1, r1, #1
 800251e:	4419      	add	r1, r3
 8002520:	0089      	lsls	r1, r1, #2
 8002522:	440b      	add	r3, r1
 8002524:	b29b      	uxth	r3, r3
 8002526:	4413      	add	r3, r2
 8002528:	b29b      	uxth	r3, r3
 800252a:	3305      	adds	r3, #5
 800252c:	81bb      	strh	r3, [r7, #12]
			if(lb->items[i].selected)
 800252e:	687b      	ldr	r3, [r7, #4]
 8002530:	68da      	ldr	r2, [r3, #12]
 8002532:	8afb      	ldrh	r3, [r7, #22]
 8002534:	00db      	lsls	r3, r3, #3
 8002536:	4413      	add	r3, r2
 8002538:	795b      	ldrb	r3, [r3, #5]
 800253a:	2b00      	cmp	r3, #0
 800253c:	d002      	beq.n	8002544 <ST7735_ListBox_Draw+0x11c>
				for(j = 0;j<colored;j++)
				{
					ST7735_Send(SCH);
					ST7735_Send(SCL);
				}*/
				BGCol = lb->SelectedItemColor;
 800253e:	687b      	ldr	r3, [r7, #4]
 8002540:	895b      	ldrh	r3, [r3, #10]
 8002542:	82bb      	strh	r3, [r7, #20]
			}
			ST7735_DrawNString7x11(lb->x+9,ty,(uint8_t *)lb->items[i].text,lb->ItemTextColor,BGCol, FILENAME_SIZE);
 8002544:	687b      	ldr	r3, [r7, #4]
 8002546:	781b      	ldrb	r3, [r3, #0]
 8002548:	3309      	adds	r3, #9
 800254a:	b2d8      	uxtb	r0, r3
 800254c:	89bb      	ldrh	r3, [r7, #12]
 800254e:	b2d9      	uxtb	r1, r3
 8002550:	687b      	ldr	r3, [r7, #4]
 8002552:	68da      	ldr	r2, [r3, #12]
 8002554:	8afb      	ldrh	r3, [r7, #22]
 8002556:	00db      	lsls	r3, r3, #3
 8002558:	4413      	add	r3, r2
 800255a:	681a      	ldr	r2, [r3, #0]
 800255c:	687b      	ldr	r3, [r7, #4]
 800255e:	891c      	ldrh	r4, [r3, #8]
 8002560:	230d      	movs	r3, #13
 8002562:	9301      	str	r3, [sp, #4]
 8002564:	8abb      	ldrh	r3, [r7, #20]
 8002566:	9300      	str	r3, [sp, #0]
 8002568:	4623      	mov	r3, r4
 800256a:	f7ff fee7 	bl	800233c <ST7735_DrawNString7x11>
	for(i=0;i<lb->items_count;i++)
 800256e:	8afb      	ldrh	r3, [r7, #22]
 8002570:	3301      	adds	r3, #1
 8002572:	82fb      	strh	r3, [r7, #22]
 8002574:	687b      	ldr	r3, [r7, #4]
 8002576:	7c1b      	ldrb	r3, [r3, #16]
 8002578:	b29b      	uxth	r3, r3
 800257a:	8afa      	ldrh	r2, [r7, #22]
 800257c:	429a      	cmp	r2, r3
 800257e:	d3bd      	bcc.n	80024fc <ST7735_ListBox_Draw+0xd4>
		}
	}
}
 8002580:	bf00      	nop
 8002582:	371c      	adds	r7, #28
 8002584:	46bd      	mov	sp, r7
 8002586:	bd90      	pop	{r4, r7, pc}
 8002588:	40010800 	.word	0x40010800

0800258c <ST7735_ListBox_StructInit>:
{
	return lb->items[lb->SelectedItemIndex];
}

void ST7735_ListBox_StructInit(ST7735_ListBox* lb,uint8_t x,uint8_t y,ST7735_ListBox_Item* items,uint8_t item_count)
{
 800258c:	b480      	push	{r7}
 800258e:	b085      	sub	sp, #20
 8002590:	af00      	add	r7, sp, #0
 8002592:	60f8      	str	r0, [r7, #12]
 8002594:	607b      	str	r3, [r7, #4]
 8002596:	460b      	mov	r3, r1
 8002598:	72fb      	strb	r3, [r7, #11]
 800259a:	4613      	mov	r3, r2
 800259c:	72bb      	strb	r3, [r7, #10]
	FileList.BorderColor=COLOR565_DARK_SLATE_BLUE;
	FileList.SelectedItemColor=COLOR565_BLANCHED_ALMOND;
	FileList.ItemTextColor=COLOR565_TEAL;*/
	//lb->BackgroundColor = COLOR565_CRIMSON;
	//lb->BorderColor = COLOR565_ALICE_BLUE;
	lb->items = items;
 800259e:	68fb      	ldr	r3, [r7, #12]
 80025a0:	687a      	ldr	r2, [r7, #4]
 80025a2:	60da      	str	r2, [r3, #12]
	lb->items_count = item_count;
 80025a4:	68fb      	ldr	r3, [r7, #12]
 80025a6:	7e3a      	ldrb	r2, [r7, #24]
 80025a8:	741a      	strb	r2, [r3, #16]
	//lb->ItemTextColor = COLOR565_ALICE_BLUE;
	//lb->SelectedItemColor = COLOR565_DARK_BLUE;
	lb->SelectedItemIndex = 0;
 80025aa:	68fb      	ldr	r3, [r7, #12]
 80025ac:	2200      	movs	r2, #0
 80025ae:	745a      	strb	r2, [r3, #17]
	//lb->w = 75;
	lb->w = WIDTH;
 80025b0:	68fb      	ldr	r3, [r7, #12]
 80025b2:	229f      	movs	r2, #159	; 0x9f
 80025b4:	70da      	strb	r2, [r3, #3]
	//lb->w = FILENAME_SIZE*8;
	lb->h = item_count *LINE_HEIGTH+7;
 80025b6:	7e3b      	ldrb	r3, [r7, #24]
 80025b8:	461a      	mov	r2, r3
 80025ba:	0052      	lsls	r2, r2, #1
 80025bc:	441a      	add	r2, r3
 80025be:	0092      	lsls	r2, r2, #2
 80025c0:	4413      	add	r3, r2
 80025c2:	b2db      	uxtb	r3, r3
 80025c4:	3307      	adds	r3, #7
 80025c6:	b2da      	uxtb	r2, r3
 80025c8:	68fb      	ldr	r3, [r7, #12]
 80025ca:	709a      	strb	r2, [r3, #2]
	lb->x = x;
 80025cc:	68fb      	ldr	r3, [r7, #12]
 80025ce:	7afa      	ldrb	r2, [r7, #11]
 80025d0:	701a      	strb	r2, [r3, #0]
	lb->y = y;///////////////смещение вниз от верхнего края на 15 пикселей
 80025d2:	68fb      	ldr	r3, [r7, #12]
 80025d4:	7aba      	ldrb	r2, [r7, #10]
 80025d6:	705a      	strb	r2, [r3, #1]
}
 80025d8:	bf00      	nop
 80025da:	3714      	adds	r7, #20
 80025dc:	46bd      	mov	sp, r7
 80025de:	bc80      	pop	{r7}
 80025e0:	4770      	bx	lr
	...

080025e4 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80025e4:	b580      	push	{r7, lr}
 80025e6:	af00      	add	r7, sp, #0
    defined(STM32F102x6) || defined(STM32F102xB) || \
    defined(STM32F103x6) || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG) || \
    defined(STM32F105xC) || defined(STM32F107xC)

  /* Prefetch buffer is not available on value line devices */
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 80025e8:	4b08      	ldr	r3, [pc, #32]	; (800260c <HAL_Init+0x28>)
 80025ea:	681b      	ldr	r3, [r3, #0]
 80025ec:	4a07      	ldr	r2, [pc, #28]	; (800260c <HAL_Init+0x28>)
 80025ee:	f043 0310 	orr.w	r3, r3, #16
 80025f2:	6013      	str	r3, [r2, #0]
#endif
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80025f4:	2003      	movs	r0, #3
 80025f6:	f000 f929 	bl	800284c <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 80025fa:	2000      	movs	r0, #0
 80025fc:	f000 f808 	bl	8002610 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8002600:	f7fe fe72 	bl	80012e8 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8002604:	2300      	movs	r3, #0
}
 8002606:	4618      	mov	r0, r3
 8002608:	bd80      	pop	{r7, pc}
 800260a:	bf00      	nop
 800260c:	40022000 	.word	0x40022000

08002610 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8002610:	b580      	push	{r7, lr}
 8002612:	b082      	sub	sp, #8
 8002614:	af00      	add	r7, sp, #0
 8002616:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8002618:	4b12      	ldr	r3, [pc, #72]	; (8002664 <HAL_InitTick+0x54>)
 800261a:	681a      	ldr	r2, [r3, #0]
 800261c:	4b12      	ldr	r3, [pc, #72]	; (8002668 <HAL_InitTick+0x58>)
 800261e:	781b      	ldrb	r3, [r3, #0]
 8002620:	4619      	mov	r1, r3
 8002622:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8002626:	fbb3 f3f1 	udiv	r3, r3, r1
 800262a:	fbb2 f3f3 	udiv	r3, r2, r3
 800262e:	4618      	mov	r0, r3
 8002630:	f000 f958 	bl	80028e4 <HAL_SYSTICK_Config>
 8002634:	4603      	mov	r3, r0
 8002636:	2b00      	cmp	r3, #0
 8002638:	d001      	beq.n	800263e <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 800263a:	2301      	movs	r3, #1
 800263c:	e00e      	b.n	800265c <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 800263e:	687b      	ldr	r3, [r7, #4]
 8002640:	2b0f      	cmp	r3, #15
 8002642:	d80a      	bhi.n	800265a <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8002644:	2200      	movs	r2, #0
 8002646:	6879      	ldr	r1, [r7, #4]
 8002648:	f04f 30ff 	mov.w	r0, #4294967295
 800264c:	f000 f91e 	bl	800288c <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8002650:	4a06      	ldr	r2, [pc, #24]	; (800266c <HAL_InitTick+0x5c>)
 8002652:	687b      	ldr	r3, [r7, #4]
 8002654:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8002656:	2300      	movs	r3, #0
 8002658:	e000      	b.n	800265c <HAL_InitTick+0x4c>
    return HAL_ERROR;
 800265a:	2301      	movs	r3, #1
}
 800265c:	4618      	mov	r0, r3
 800265e:	3708      	adds	r7, #8
 8002660:	46bd      	mov	sp, r7
 8002662:	bd80      	pop	{r7, pc}
 8002664:	20000008 	.word	0x20000008
 8002668:	20000010 	.word	0x20000010
 800266c:	2000000c 	.word	0x2000000c

08002670 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8002670:	b480      	push	{r7}
 8002672:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8002674:	4b05      	ldr	r3, [pc, #20]	; (800268c <HAL_IncTick+0x1c>)
 8002676:	781b      	ldrb	r3, [r3, #0]
 8002678:	461a      	mov	r2, r3
 800267a:	4b05      	ldr	r3, [pc, #20]	; (8002690 <HAL_IncTick+0x20>)
 800267c:	681b      	ldr	r3, [r3, #0]
 800267e:	4413      	add	r3, r2
 8002680:	4a03      	ldr	r2, [pc, #12]	; (8002690 <HAL_IncTick+0x20>)
 8002682:	6013      	str	r3, [r2, #0]
}
 8002684:	bf00      	nop
 8002686:	46bd      	mov	sp, r7
 8002688:	bc80      	pop	{r7}
 800268a:	4770      	bx	lr
 800268c:	20000010 	.word	0x20000010
 8002690:	20000498 	.word	0x20000498

08002694 <HAL_GetTick>:
  * @note  This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8002694:	b480      	push	{r7}
 8002696:	af00      	add	r7, sp, #0
  return uwTick;
 8002698:	4b02      	ldr	r3, [pc, #8]	; (80026a4 <HAL_GetTick+0x10>)
 800269a:	681b      	ldr	r3, [r3, #0]
}
 800269c:	4618      	mov	r0, r3
 800269e:	46bd      	mov	sp, r7
 80026a0:	bc80      	pop	{r7}
 80026a2:	4770      	bx	lr
 80026a4:	20000498 	.word	0x20000498

080026a8 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 80026a8:	b580      	push	{r7, lr}
 80026aa:	b084      	sub	sp, #16
 80026ac:	af00      	add	r7, sp, #0
 80026ae:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 80026b0:	f7ff fff0 	bl	8002694 <HAL_GetTick>
 80026b4:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 80026b6:	687b      	ldr	r3, [r7, #4]
 80026b8:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 80026ba:	68fb      	ldr	r3, [r7, #12]
 80026bc:	f1b3 3fff 	cmp.w	r3, #4294967295
 80026c0:	d005      	beq.n	80026ce <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 80026c2:	4b09      	ldr	r3, [pc, #36]	; (80026e8 <HAL_Delay+0x40>)
 80026c4:	781b      	ldrb	r3, [r3, #0]
 80026c6:	461a      	mov	r2, r3
 80026c8:	68fb      	ldr	r3, [r7, #12]
 80026ca:	4413      	add	r3, r2
 80026cc:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 80026ce:	bf00      	nop
 80026d0:	f7ff ffe0 	bl	8002694 <HAL_GetTick>
 80026d4:	4602      	mov	r2, r0
 80026d6:	68bb      	ldr	r3, [r7, #8]
 80026d8:	1ad3      	subs	r3, r2, r3
 80026da:	68fa      	ldr	r2, [r7, #12]
 80026dc:	429a      	cmp	r2, r3
 80026de:	d8f7      	bhi.n	80026d0 <HAL_Delay+0x28>
  {
  }
}
 80026e0:	bf00      	nop
 80026e2:	3710      	adds	r7, #16
 80026e4:	46bd      	mov	sp, r7
 80026e6:	bd80      	pop	{r7, pc}
 80026e8:	20000010 	.word	0x20000010

080026ec <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80026ec:	b480      	push	{r7}
 80026ee:	b085      	sub	sp, #20
 80026f0:	af00      	add	r7, sp, #0
 80026f2:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80026f4:	687b      	ldr	r3, [r7, #4]
 80026f6:	f003 0307 	and.w	r3, r3, #7
 80026fa:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80026fc:	4b0c      	ldr	r3, [pc, #48]	; (8002730 <__NVIC_SetPriorityGrouping+0x44>)
 80026fe:	68db      	ldr	r3, [r3, #12]
 8002700:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8002702:	68ba      	ldr	r2, [r7, #8]
 8002704:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8002708:	4013      	ands	r3, r2
 800270a:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 800270c:	68fb      	ldr	r3, [r7, #12]
 800270e:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8002710:	68bb      	ldr	r3, [r7, #8]
 8002712:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8002714:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8002718:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800271c:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800271e:	4a04      	ldr	r2, [pc, #16]	; (8002730 <__NVIC_SetPriorityGrouping+0x44>)
 8002720:	68bb      	ldr	r3, [r7, #8]
 8002722:	60d3      	str	r3, [r2, #12]
}
 8002724:	bf00      	nop
 8002726:	3714      	adds	r7, #20
 8002728:	46bd      	mov	sp, r7
 800272a:	bc80      	pop	{r7}
 800272c:	4770      	bx	lr
 800272e:	bf00      	nop
 8002730:	e000ed00 	.word	0xe000ed00

08002734 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8002734:	b480      	push	{r7}
 8002736:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8002738:	4b04      	ldr	r3, [pc, #16]	; (800274c <__NVIC_GetPriorityGrouping+0x18>)
 800273a:	68db      	ldr	r3, [r3, #12]
 800273c:	0a1b      	lsrs	r3, r3, #8
 800273e:	f003 0307 	and.w	r3, r3, #7
}
 8002742:	4618      	mov	r0, r3
 8002744:	46bd      	mov	sp, r7
 8002746:	bc80      	pop	{r7}
 8002748:	4770      	bx	lr
 800274a:	bf00      	nop
 800274c:	e000ed00 	.word	0xe000ed00

08002750 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8002750:	b480      	push	{r7}
 8002752:	b083      	sub	sp, #12
 8002754:	af00      	add	r7, sp, #0
 8002756:	4603      	mov	r3, r0
 8002758:	6039      	str	r1, [r7, #0]
 800275a:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800275c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002760:	2b00      	cmp	r3, #0
 8002762:	db0a      	blt.n	800277a <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002764:	683b      	ldr	r3, [r7, #0]
 8002766:	b2da      	uxtb	r2, r3
 8002768:	490c      	ldr	r1, [pc, #48]	; (800279c <__NVIC_SetPriority+0x4c>)
 800276a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800276e:	0112      	lsls	r2, r2, #4
 8002770:	b2d2      	uxtb	r2, r2
 8002772:	440b      	add	r3, r1
 8002774:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8002778:	e00a      	b.n	8002790 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800277a:	683b      	ldr	r3, [r7, #0]
 800277c:	b2da      	uxtb	r2, r3
 800277e:	4908      	ldr	r1, [pc, #32]	; (80027a0 <__NVIC_SetPriority+0x50>)
 8002780:	79fb      	ldrb	r3, [r7, #7]
 8002782:	f003 030f 	and.w	r3, r3, #15
 8002786:	3b04      	subs	r3, #4
 8002788:	0112      	lsls	r2, r2, #4
 800278a:	b2d2      	uxtb	r2, r2
 800278c:	440b      	add	r3, r1
 800278e:	761a      	strb	r2, [r3, #24]
}
 8002790:	bf00      	nop
 8002792:	370c      	adds	r7, #12
 8002794:	46bd      	mov	sp, r7
 8002796:	bc80      	pop	{r7}
 8002798:	4770      	bx	lr
 800279a:	bf00      	nop
 800279c:	e000e100 	.word	0xe000e100
 80027a0:	e000ed00 	.word	0xe000ed00

080027a4 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80027a4:	b480      	push	{r7}
 80027a6:	b089      	sub	sp, #36	; 0x24
 80027a8:	af00      	add	r7, sp, #0
 80027aa:	60f8      	str	r0, [r7, #12]
 80027ac:	60b9      	str	r1, [r7, #8]
 80027ae:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80027b0:	68fb      	ldr	r3, [r7, #12]
 80027b2:	f003 0307 	and.w	r3, r3, #7
 80027b6:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80027b8:	69fb      	ldr	r3, [r7, #28]
 80027ba:	f1c3 0307 	rsb	r3, r3, #7
 80027be:	2b04      	cmp	r3, #4
 80027c0:	bf28      	it	cs
 80027c2:	2304      	movcs	r3, #4
 80027c4:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80027c6:	69fb      	ldr	r3, [r7, #28]
 80027c8:	3304      	adds	r3, #4
 80027ca:	2b06      	cmp	r3, #6
 80027cc:	d902      	bls.n	80027d4 <NVIC_EncodePriority+0x30>
 80027ce:	69fb      	ldr	r3, [r7, #28]
 80027d0:	3b03      	subs	r3, #3
 80027d2:	e000      	b.n	80027d6 <NVIC_EncodePriority+0x32>
 80027d4:	2300      	movs	r3, #0
 80027d6:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80027d8:	f04f 32ff 	mov.w	r2, #4294967295
 80027dc:	69bb      	ldr	r3, [r7, #24]
 80027de:	fa02 f303 	lsl.w	r3, r2, r3
 80027e2:	43da      	mvns	r2, r3
 80027e4:	68bb      	ldr	r3, [r7, #8]
 80027e6:	401a      	ands	r2, r3
 80027e8:	697b      	ldr	r3, [r7, #20]
 80027ea:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80027ec:	f04f 31ff 	mov.w	r1, #4294967295
 80027f0:	697b      	ldr	r3, [r7, #20]
 80027f2:	fa01 f303 	lsl.w	r3, r1, r3
 80027f6:	43d9      	mvns	r1, r3
 80027f8:	687b      	ldr	r3, [r7, #4]
 80027fa:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80027fc:	4313      	orrs	r3, r2
         );
}
 80027fe:	4618      	mov	r0, r3
 8002800:	3724      	adds	r7, #36	; 0x24
 8002802:	46bd      	mov	sp, r7
 8002804:	bc80      	pop	{r7}
 8002806:	4770      	bx	lr

08002808 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8002808:	b580      	push	{r7, lr}
 800280a:	b082      	sub	sp, #8
 800280c:	af00      	add	r7, sp, #0
 800280e:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8002810:	687b      	ldr	r3, [r7, #4]
 8002812:	3b01      	subs	r3, #1
 8002814:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8002818:	d301      	bcc.n	800281e <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 800281a:	2301      	movs	r3, #1
 800281c:	e00f      	b.n	800283e <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 800281e:	4a0a      	ldr	r2, [pc, #40]	; (8002848 <SysTick_Config+0x40>)
 8002820:	687b      	ldr	r3, [r7, #4]
 8002822:	3b01      	subs	r3, #1
 8002824:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8002826:	210f      	movs	r1, #15
 8002828:	f04f 30ff 	mov.w	r0, #4294967295
 800282c:	f7ff ff90 	bl	8002750 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8002830:	4b05      	ldr	r3, [pc, #20]	; (8002848 <SysTick_Config+0x40>)
 8002832:	2200      	movs	r2, #0
 8002834:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8002836:	4b04      	ldr	r3, [pc, #16]	; (8002848 <SysTick_Config+0x40>)
 8002838:	2207      	movs	r2, #7
 800283a:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 800283c:	2300      	movs	r3, #0
}
 800283e:	4618      	mov	r0, r3
 8002840:	3708      	adds	r7, #8
 8002842:	46bd      	mov	sp, r7
 8002844:	bd80      	pop	{r7, pc}
 8002846:	bf00      	nop
 8002848:	e000e010 	.word	0xe000e010

0800284c <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800284c:	b580      	push	{r7, lr}
 800284e:	b082      	sub	sp, #8
 8002850:	af00      	add	r7, sp, #0
 8002852:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
 8002854:	687b      	ldr	r3, [r7, #4]
 8002856:	2b07      	cmp	r3, #7
 8002858:	d00f      	beq.n	800287a <HAL_NVIC_SetPriorityGrouping+0x2e>
 800285a:	687b      	ldr	r3, [r7, #4]
 800285c:	2b06      	cmp	r3, #6
 800285e:	d00c      	beq.n	800287a <HAL_NVIC_SetPriorityGrouping+0x2e>
 8002860:	687b      	ldr	r3, [r7, #4]
 8002862:	2b05      	cmp	r3, #5
 8002864:	d009      	beq.n	800287a <HAL_NVIC_SetPriorityGrouping+0x2e>
 8002866:	687b      	ldr	r3, [r7, #4]
 8002868:	2b04      	cmp	r3, #4
 800286a:	d006      	beq.n	800287a <HAL_NVIC_SetPriorityGrouping+0x2e>
 800286c:	687b      	ldr	r3, [r7, #4]
 800286e:	2b03      	cmp	r3, #3
 8002870:	d003      	beq.n	800287a <HAL_NVIC_SetPriorityGrouping+0x2e>
 8002872:	2192      	movs	r1, #146	; 0x92
 8002874:	4804      	ldr	r0, [pc, #16]	; (8002888 <HAL_NVIC_SetPriorityGrouping+0x3c>)
 8002876:	f7fe f961 	bl	8000b3c <assert_failed>
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 800287a:	6878      	ldr	r0, [r7, #4]
 800287c:	f7ff ff36 	bl	80026ec <__NVIC_SetPriorityGrouping>
}
 8002880:	bf00      	nop
 8002882:	3708      	adds	r7, #8
 8002884:	46bd      	mov	sp, r7
 8002886:	bd80      	pop	{r7, pc}
 8002888:	08008d80 	.word	0x08008d80

0800288c <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 800288c:	b580      	push	{r7, lr}
 800288e:	b086      	sub	sp, #24
 8002890:	af00      	add	r7, sp, #0
 8002892:	4603      	mov	r3, r0
 8002894:	60b9      	str	r1, [r7, #8]
 8002896:	607a      	str	r2, [r7, #4]
 8002898:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 800289a:	2300      	movs	r3, #0
 800289c:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
 800289e:	687b      	ldr	r3, [r7, #4]
 80028a0:	2b0f      	cmp	r3, #15
 80028a2:	d903      	bls.n	80028ac <HAL_NVIC_SetPriority+0x20>
 80028a4:	21aa      	movs	r1, #170	; 0xaa
 80028a6:	480e      	ldr	r0, [pc, #56]	; (80028e0 <HAL_NVIC_SetPriority+0x54>)
 80028a8:	f7fe f948 	bl	8000b3c <assert_failed>
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
 80028ac:	68bb      	ldr	r3, [r7, #8]
 80028ae:	2b0f      	cmp	r3, #15
 80028b0:	d903      	bls.n	80028ba <HAL_NVIC_SetPriority+0x2e>
 80028b2:	21ab      	movs	r1, #171	; 0xab
 80028b4:	480a      	ldr	r0, [pc, #40]	; (80028e0 <HAL_NVIC_SetPriority+0x54>)
 80028b6:	f7fe f941 	bl	8000b3c <assert_failed>
  
  prioritygroup = NVIC_GetPriorityGrouping();
 80028ba:	f7ff ff3b 	bl	8002734 <__NVIC_GetPriorityGrouping>
 80028be:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80028c0:	687a      	ldr	r2, [r7, #4]
 80028c2:	68b9      	ldr	r1, [r7, #8]
 80028c4:	6978      	ldr	r0, [r7, #20]
 80028c6:	f7ff ff6d 	bl	80027a4 <NVIC_EncodePriority>
 80028ca:	4602      	mov	r2, r0
 80028cc:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80028d0:	4611      	mov	r1, r2
 80028d2:	4618      	mov	r0, r3
 80028d4:	f7ff ff3c 	bl	8002750 <__NVIC_SetPriority>
}
 80028d8:	bf00      	nop
 80028da:	3718      	adds	r7, #24
 80028dc:	46bd      	mov	sp, r7
 80028de:	bd80      	pop	{r7, pc}
 80028e0:	08008d80 	.word	0x08008d80

080028e4 <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80028e4:	b580      	push	{r7, lr}
 80028e6:	b082      	sub	sp, #8
 80028e8:	af00      	add	r7, sp, #0
 80028ea:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 80028ec:	6878      	ldr	r0, [r7, #4]
 80028ee:	f7ff ff8b 	bl	8002808 <SysTick_Config>
 80028f2:	4603      	mov	r3, r0
}
 80028f4:	4618      	mov	r0, r3
 80028f6:	3708      	adds	r7, #8
 80028f8:	46bd      	mov	sp, r7
 80028fa:	bd80      	pop	{r7, pc}

080028fc <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80028fc:	b580      	push	{r7, lr}
 80028fe:	b08a      	sub	sp, #40	; 0x28
 8002900:	af00      	add	r7, sp, #0
 8002902:	6078      	str	r0, [r7, #4]
 8002904:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8002906:	2300      	movs	r3, #0
 8002908:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t ioposition;
  uint32_t iocurrent;
  uint32_t temp;
  uint32_t config = 0x00u;
 800290a:	2300      	movs	r3, #0
 800290c:	623b      	str	r3, [r7, #32]
  __IO uint32_t *configregister; /* Store the address of CRL or CRH register based on pin number */
  uint32_t registeroffset;       /* offset used during computation of CNF and MODE bits placement inside CRL or CRH register */

  /* Check the parameters */
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
 800290e:	687b      	ldr	r3, [r7, #4]
 8002910:	4a9c      	ldr	r2, [pc, #624]	; (8002b84 <HAL_GPIO_Init+0x288>)
 8002912:	4293      	cmp	r3, r2
 8002914:	d013      	beq.n	800293e <HAL_GPIO_Init+0x42>
 8002916:	687b      	ldr	r3, [r7, #4]
 8002918:	4a9b      	ldr	r2, [pc, #620]	; (8002b88 <HAL_GPIO_Init+0x28c>)
 800291a:	4293      	cmp	r3, r2
 800291c:	d00f      	beq.n	800293e <HAL_GPIO_Init+0x42>
 800291e:	687b      	ldr	r3, [r7, #4]
 8002920:	4a9a      	ldr	r2, [pc, #616]	; (8002b8c <HAL_GPIO_Init+0x290>)
 8002922:	4293      	cmp	r3, r2
 8002924:	d00b      	beq.n	800293e <HAL_GPIO_Init+0x42>
 8002926:	687b      	ldr	r3, [r7, #4]
 8002928:	4a99      	ldr	r2, [pc, #612]	; (8002b90 <HAL_GPIO_Init+0x294>)
 800292a:	4293      	cmp	r3, r2
 800292c:	d007      	beq.n	800293e <HAL_GPIO_Init+0x42>
 800292e:	687b      	ldr	r3, [r7, #4]
 8002930:	4a98      	ldr	r2, [pc, #608]	; (8002b94 <HAL_GPIO_Init+0x298>)
 8002932:	4293      	cmp	r3, r2
 8002934:	d003      	beq.n	800293e <HAL_GPIO_Init+0x42>
 8002936:	21bd      	movs	r1, #189	; 0xbd
 8002938:	4897      	ldr	r0, [pc, #604]	; (8002b98 <HAL_GPIO_Init+0x29c>)
 800293a:	f7fe f8ff 	bl	8000b3c <assert_failed>
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
 800293e:	683b      	ldr	r3, [r7, #0]
 8002940:	681b      	ldr	r3, [r3, #0]
 8002942:	b29b      	uxth	r3, r3
 8002944:	2b00      	cmp	r3, #0
 8002946:	d005      	beq.n	8002954 <HAL_GPIO_Init+0x58>
 8002948:	683b      	ldr	r3, [r7, #0]
 800294a:	681b      	ldr	r3, [r3, #0]
 800294c:	0c1b      	lsrs	r3, r3, #16
 800294e:	041b      	lsls	r3, r3, #16
 8002950:	2b00      	cmp	r3, #0
 8002952:	d003      	beq.n	800295c <HAL_GPIO_Init+0x60>
 8002954:	21be      	movs	r1, #190	; 0xbe
 8002956:	4890      	ldr	r0, [pc, #576]	; (8002b98 <HAL_GPIO_Init+0x29c>)
 8002958:	f7fe f8f0 	bl	8000b3c <assert_failed>
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
 800295c:	683b      	ldr	r3, [r7, #0]
 800295e:	685b      	ldr	r3, [r3, #4]
 8002960:	2b00      	cmp	r3, #0
 8002962:	f000 81eb 	beq.w	8002d3c <HAL_GPIO_Init+0x440>
 8002966:	683b      	ldr	r3, [r7, #0]
 8002968:	685b      	ldr	r3, [r3, #4]
 800296a:	2b01      	cmp	r3, #1
 800296c:	f000 81e6 	beq.w	8002d3c <HAL_GPIO_Init+0x440>
 8002970:	683b      	ldr	r3, [r7, #0]
 8002972:	685b      	ldr	r3, [r3, #4]
 8002974:	2b11      	cmp	r3, #17
 8002976:	f000 81e1 	beq.w	8002d3c <HAL_GPIO_Init+0x440>
 800297a:	683b      	ldr	r3, [r7, #0]
 800297c:	685b      	ldr	r3, [r3, #4]
 800297e:	2b02      	cmp	r3, #2
 8002980:	f000 81dc 	beq.w	8002d3c <HAL_GPIO_Init+0x440>
 8002984:	683b      	ldr	r3, [r7, #0]
 8002986:	685b      	ldr	r3, [r3, #4]
 8002988:	2b12      	cmp	r3, #18
 800298a:	f000 81d7 	beq.w	8002d3c <HAL_GPIO_Init+0x440>
 800298e:	683b      	ldr	r3, [r7, #0]
 8002990:	685b      	ldr	r3, [r3, #4]
 8002992:	4a82      	ldr	r2, [pc, #520]	; (8002b9c <HAL_GPIO_Init+0x2a0>)
 8002994:	4293      	cmp	r3, r2
 8002996:	f000 81d1 	beq.w	8002d3c <HAL_GPIO_Init+0x440>
 800299a:	683b      	ldr	r3, [r7, #0]
 800299c:	685b      	ldr	r3, [r3, #4]
 800299e:	4a80      	ldr	r2, [pc, #512]	; (8002ba0 <HAL_GPIO_Init+0x2a4>)
 80029a0:	4293      	cmp	r3, r2
 80029a2:	f000 81cb 	beq.w	8002d3c <HAL_GPIO_Init+0x440>
 80029a6:	683b      	ldr	r3, [r7, #0]
 80029a8:	685b      	ldr	r3, [r3, #4]
 80029aa:	4a7e      	ldr	r2, [pc, #504]	; (8002ba4 <HAL_GPIO_Init+0x2a8>)
 80029ac:	4293      	cmp	r3, r2
 80029ae:	f000 81c5 	beq.w	8002d3c <HAL_GPIO_Init+0x440>
 80029b2:	683b      	ldr	r3, [r7, #0]
 80029b4:	685b      	ldr	r3, [r3, #4]
 80029b6:	4a7c      	ldr	r2, [pc, #496]	; (8002ba8 <HAL_GPIO_Init+0x2ac>)
 80029b8:	4293      	cmp	r3, r2
 80029ba:	f000 81bf 	beq.w	8002d3c <HAL_GPIO_Init+0x440>
 80029be:	683b      	ldr	r3, [r7, #0]
 80029c0:	685b      	ldr	r3, [r3, #4]
 80029c2:	4a7a      	ldr	r2, [pc, #488]	; (8002bac <HAL_GPIO_Init+0x2b0>)
 80029c4:	4293      	cmp	r3, r2
 80029c6:	f000 81b9 	beq.w	8002d3c <HAL_GPIO_Init+0x440>
 80029ca:	683b      	ldr	r3, [r7, #0]
 80029cc:	685b      	ldr	r3, [r3, #4]
 80029ce:	4a78      	ldr	r2, [pc, #480]	; (8002bb0 <HAL_GPIO_Init+0x2b4>)
 80029d0:	4293      	cmp	r3, r2
 80029d2:	f000 81b3 	beq.w	8002d3c <HAL_GPIO_Init+0x440>
 80029d6:	683b      	ldr	r3, [r7, #0]
 80029d8:	685b      	ldr	r3, [r3, #4]
 80029da:	2b03      	cmp	r3, #3
 80029dc:	f000 81ae 	beq.w	8002d3c <HAL_GPIO_Init+0x440>
 80029e0:	21bf      	movs	r1, #191	; 0xbf
 80029e2:	486d      	ldr	r0, [pc, #436]	; (8002b98 <HAL_GPIO_Init+0x29c>)
 80029e4:	f7fe f8aa 	bl	8000b3c <assert_failed>

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80029e8:	e1a8      	b.n	8002d3c <HAL_GPIO_Init+0x440>
  {
    /* Get the IO position */
    ioposition = (0x01uL << position);
 80029ea:	2201      	movs	r2, #1
 80029ec:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80029ee:	fa02 f303 	lsl.w	r3, r2, r3
 80029f2:	61fb      	str	r3, [r7, #28]

    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 80029f4:	683b      	ldr	r3, [r7, #0]
 80029f6:	681b      	ldr	r3, [r3, #0]
 80029f8:	69fa      	ldr	r2, [r7, #28]
 80029fa:	4013      	ands	r3, r2
 80029fc:	61bb      	str	r3, [r7, #24]

    if (iocurrent == ioposition)
 80029fe:	69ba      	ldr	r2, [r7, #24]
 8002a00:	69fb      	ldr	r3, [r7, #28]
 8002a02:	429a      	cmp	r2, r3
 8002a04:	f040 8197 	bne.w	8002d36 <HAL_GPIO_Init+0x43a>
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
 8002a08:	687b      	ldr	r3, [r7, #4]
 8002a0a:	4a5e      	ldr	r2, [pc, #376]	; (8002b84 <HAL_GPIO_Init+0x288>)
 8002a0c:	4293      	cmp	r3, r2
 8002a0e:	d013      	beq.n	8002a38 <HAL_GPIO_Init+0x13c>
 8002a10:	687b      	ldr	r3, [r7, #4]
 8002a12:	4a5d      	ldr	r2, [pc, #372]	; (8002b88 <HAL_GPIO_Init+0x28c>)
 8002a14:	4293      	cmp	r3, r2
 8002a16:	d00f      	beq.n	8002a38 <HAL_GPIO_Init+0x13c>
 8002a18:	687b      	ldr	r3, [r7, #4]
 8002a1a:	4a5c      	ldr	r2, [pc, #368]	; (8002b8c <HAL_GPIO_Init+0x290>)
 8002a1c:	4293      	cmp	r3, r2
 8002a1e:	d00b      	beq.n	8002a38 <HAL_GPIO_Init+0x13c>
 8002a20:	687b      	ldr	r3, [r7, #4]
 8002a22:	4a5b      	ldr	r2, [pc, #364]	; (8002b90 <HAL_GPIO_Init+0x294>)
 8002a24:	4293      	cmp	r3, r2
 8002a26:	d007      	beq.n	8002a38 <HAL_GPIO_Init+0x13c>
 8002a28:	687b      	ldr	r3, [r7, #4]
 8002a2a:	4a5a      	ldr	r2, [pc, #360]	; (8002b94 <HAL_GPIO_Init+0x298>)
 8002a2c:	4293      	cmp	r3, r2
 8002a2e:	d003      	beq.n	8002a38 <HAL_GPIO_Init+0x13c>
 8002a30:	21cd      	movs	r1, #205	; 0xcd
 8002a32:	4859      	ldr	r0, [pc, #356]	; (8002b98 <HAL_GPIO_Init+0x29c>)
 8002a34:	f7fe f882 	bl	8000b3c <assert_failed>

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 8002a38:	683b      	ldr	r3, [r7, #0]
 8002a3a:	685b      	ldr	r3, [r3, #4]
 8002a3c:	2b12      	cmp	r3, #18
 8002a3e:	d065      	beq.n	8002b0c <HAL_GPIO_Init+0x210>
 8002a40:	2b12      	cmp	r3, #18
 8002a42:	d80e      	bhi.n	8002a62 <HAL_GPIO_Init+0x166>
 8002a44:	2b02      	cmp	r3, #2
 8002a46:	d04c      	beq.n	8002ae2 <HAL_GPIO_Init+0x1e6>
 8002a48:	2b02      	cmp	r3, #2
 8002a4a:	d804      	bhi.n	8002a56 <HAL_GPIO_Init+0x15a>
 8002a4c:	2b00      	cmp	r3, #0
 8002a4e:	d072      	beq.n	8002b36 <HAL_GPIO_Init+0x23a>
 8002a50:	2b01      	cmp	r3, #1
 8002a52:	d01d      	beq.n	8002a90 <HAL_GPIO_Init+0x194>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
          break;

        /* Parameters are checked with assert_param */
        default:
          break;
 8002a54:	e0b1      	b.n	8002bba <HAL_GPIO_Init+0x2be>
      switch (GPIO_Init->Mode)
 8002a56:	2b03      	cmp	r3, #3
 8002a58:	f000 80ac 	beq.w	8002bb4 <HAL_GPIO_Init+0x2b8>
 8002a5c:	2b11      	cmp	r3, #17
 8002a5e:	d02b      	beq.n	8002ab8 <HAL_GPIO_Init+0x1bc>
          break;
 8002a60:	e0ab      	b.n	8002bba <HAL_GPIO_Init+0x2be>
      switch (GPIO_Init->Mode)
 8002a62:	4a4f      	ldr	r2, [pc, #316]	; (8002ba0 <HAL_GPIO_Init+0x2a4>)
 8002a64:	4293      	cmp	r3, r2
 8002a66:	d066      	beq.n	8002b36 <HAL_GPIO_Init+0x23a>
 8002a68:	4a4d      	ldr	r2, [pc, #308]	; (8002ba0 <HAL_GPIO_Init+0x2a4>)
 8002a6a:	4293      	cmp	r3, r2
 8002a6c:	d806      	bhi.n	8002a7c <HAL_GPIO_Init+0x180>
 8002a6e:	4a4b      	ldr	r2, [pc, #300]	; (8002b9c <HAL_GPIO_Init+0x2a0>)
 8002a70:	4293      	cmp	r3, r2
 8002a72:	d060      	beq.n	8002b36 <HAL_GPIO_Init+0x23a>
 8002a74:	4a4c      	ldr	r2, [pc, #304]	; (8002ba8 <HAL_GPIO_Init+0x2ac>)
 8002a76:	4293      	cmp	r3, r2
 8002a78:	d05d      	beq.n	8002b36 <HAL_GPIO_Init+0x23a>
          break;
 8002a7a:	e09e      	b.n	8002bba <HAL_GPIO_Init+0x2be>
      switch (GPIO_Init->Mode)
 8002a7c:	4a49      	ldr	r2, [pc, #292]	; (8002ba4 <HAL_GPIO_Init+0x2a8>)
 8002a7e:	4293      	cmp	r3, r2
 8002a80:	d059      	beq.n	8002b36 <HAL_GPIO_Init+0x23a>
 8002a82:	4a4b      	ldr	r2, [pc, #300]	; (8002bb0 <HAL_GPIO_Init+0x2b4>)
 8002a84:	4293      	cmp	r3, r2
 8002a86:	d056      	beq.n	8002b36 <HAL_GPIO_Init+0x23a>
 8002a88:	4a48      	ldr	r2, [pc, #288]	; (8002bac <HAL_GPIO_Init+0x2b0>)
 8002a8a:	4293      	cmp	r3, r2
 8002a8c:	d053      	beq.n	8002b36 <HAL_GPIO_Init+0x23a>
          break;
 8002a8e:	e094      	b.n	8002bba <HAL_GPIO_Init+0x2be>
          assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
 8002a90:	683b      	ldr	r3, [r7, #0]
 8002a92:	68db      	ldr	r3, [r3, #12]
 8002a94:	2b02      	cmp	r3, #2
 8002a96:	d00b      	beq.n	8002ab0 <HAL_GPIO_Init+0x1b4>
 8002a98:	683b      	ldr	r3, [r7, #0]
 8002a9a:	68db      	ldr	r3, [r3, #12]
 8002a9c:	2b01      	cmp	r3, #1
 8002a9e:	d007      	beq.n	8002ab0 <HAL_GPIO_Init+0x1b4>
 8002aa0:	683b      	ldr	r3, [r7, #0]
 8002aa2:	68db      	ldr	r3, [r3, #12]
 8002aa4:	2b03      	cmp	r3, #3
 8002aa6:	d003      	beq.n	8002ab0 <HAL_GPIO_Init+0x1b4>
 8002aa8:	21d5      	movs	r1, #213	; 0xd5
 8002aaa:	483b      	ldr	r0, [pc, #236]	; (8002b98 <HAL_GPIO_Init+0x29c>)
 8002aac:	f7fe f846 	bl	8000b3c <assert_failed>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 8002ab0:	683b      	ldr	r3, [r7, #0]
 8002ab2:	68db      	ldr	r3, [r3, #12]
 8002ab4:	623b      	str	r3, [r7, #32]
          break;
 8002ab6:	e080      	b.n	8002bba <HAL_GPIO_Init+0x2be>
          assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
 8002ab8:	683b      	ldr	r3, [r7, #0]
 8002aba:	68db      	ldr	r3, [r3, #12]
 8002abc:	2b02      	cmp	r3, #2
 8002abe:	d00b      	beq.n	8002ad8 <HAL_GPIO_Init+0x1dc>
 8002ac0:	683b      	ldr	r3, [r7, #0]
 8002ac2:	68db      	ldr	r3, [r3, #12]
 8002ac4:	2b01      	cmp	r3, #1
 8002ac6:	d007      	beq.n	8002ad8 <HAL_GPIO_Init+0x1dc>
 8002ac8:	683b      	ldr	r3, [r7, #0]
 8002aca:	68db      	ldr	r3, [r3, #12]
 8002acc:	2b03      	cmp	r3, #3
 8002ace:	d003      	beq.n	8002ad8 <HAL_GPIO_Init+0x1dc>
 8002ad0:	21dc      	movs	r1, #220	; 0xdc
 8002ad2:	4831      	ldr	r0, [pc, #196]	; (8002b98 <HAL_GPIO_Init+0x29c>)
 8002ad4:	f7fe f832 	bl	8000b3c <assert_failed>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 8002ad8:	683b      	ldr	r3, [r7, #0]
 8002ada:	68db      	ldr	r3, [r3, #12]
 8002adc:	3304      	adds	r3, #4
 8002ade:	623b      	str	r3, [r7, #32]
          break;
 8002ae0:	e06b      	b.n	8002bba <HAL_GPIO_Init+0x2be>
          assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
 8002ae2:	683b      	ldr	r3, [r7, #0]
 8002ae4:	68db      	ldr	r3, [r3, #12]
 8002ae6:	2b02      	cmp	r3, #2
 8002ae8:	d00b      	beq.n	8002b02 <HAL_GPIO_Init+0x206>
 8002aea:	683b      	ldr	r3, [r7, #0]
 8002aec:	68db      	ldr	r3, [r3, #12]
 8002aee:	2b01      	cmp	r3, #1
 8002af0:	d007      	beq.n	8002b02 <HAL_GPIO_Init+0x206>
 8002af2:	683b      	ldr	r3, [r7, #0]
 8002af4:	68db      	ldr	r3, [r3, #12]
 8002af6:	2b03      	cmp	r3, #3
 8002af8:	d003      	beq.n	8002b02 <HAL_GPIO_Init+0x206>
 8002afa:	21e3      	movs	r1, #227	; 0xe3
 8002afc:	4826      	ldr	r0, [pc, #152]	; (8002b98 <HAL_GPIO_Init+0x29c>)
 8002afe:	f7fe f81d 	bl	8000b3c <assert_failed>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 8002b02:	683b      	ldr	r3, [r7, #0]
 8002b04:	68db      	ldr	r3, [r3, #12]
 8002b06:	3308      	adds	r3, #8
 8002b08:	623b      	str	r3, [r7, #32]
          break;
 8002b0a:	e056      	b.n	8002bba <HAL_GPIO_Init+0x2be>
          assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
 8002b0c:	683b      	ldr	r3, [r7, #0]
 8002b0e:	68db      	ldr	r3, [r3, #12]
 8002b10:	2b02      	cmp	r3, #2
 8002b12:	d00b      	beq.n	8002b2c <HAL_GPIO_Init+0x230>
 8002b14:	683b      	ldr	r3, [r7, #0]
 8002b16:	68db      	ldr	r3, [r3, #12]
 8002b18:	2b01      	cmp	r3, #1
 8002b1a:	d007      	beq.n	8002b2c <HAL_GPIO_Init+0x230>
 8002b1c:	683b      	ldr	r3, [r7, #0]
 8002b1e:	68db      	ldr	r3, [r3, #12]
 8002b20:	2b03      	cmp	r3, #3
 8002b22:	d003      	beq.n	8002b2c <HAL_GPIO_Init+0x230>
 8002b24:	21ea      	movs	r1, #234	; 0xea
 8002b26:	481c      	ldr	r0, [pc, #112]	; (8002b98 <HAL_GPIO_Init+0x29c>)
 8002b28:	f7fe f808 	bl	8000b3c <assert_failed>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 8002b2c:	683b      	ldr	r3, [r7, #0]
 8002b2e:	68db      	ldr	r3, [r3, #12]
 8002b30:	330c      	adds	r3, #12
 8002b32:	623b      	str	r3, [r7, #32]
          break;
 8002b34:	e041      	b.n	8002bba <HAL_GPIO_Init+0x2be>
          assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
 8002b36:	683b      	ldr	r3, [r7, #0]
 8002b38:	689b      	ldr	r3, [r3, #8]
 8002b3a:	2b00      	cmp	r3, #0
 8002b3c:	d00b      	beq.n	8002b56 <HAL_GPIO_Init+0x25a>
 8002b3e:	683b      	ldr	r3, [r7, #0]
 8002b40:	689b      	ldr	r3, [r3, #8]
 8002b42:	2b01      	cmp	r3, #1
 8002b44:	d007      	beq.n	8002b56 <HAL_GPIO_Init+0x25a>
 8002b46:	683b      	ldr	r3, [r7, #0]
 8002b48:	689b      	ldr	r3, [r3, #8]
 8002b4a:	2b02      	cmp	r3, #2
 8002b4c:	d003      	beq.n	8002b56 <HAL_GPIO_Init+0x25a>
 8002b4e:	21f7      	movs	r1, #247	; 0xf7
 8002b50:	4811      	ldr	r0, [pc, #68]	; (8002b98 <HAL_GPIO_Init+0x29c>)
 8002b52:	f7fd fff3 	bl	8000b3c <assert_failed>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 8002b56:	683b      	ldr	r3, [r7, #0]
 8002b58:	689b      	ldr	r3, [r3, #8]
 8002b5a:	2b00      	cmp	r3, #0
 8002b5c:	d102      	bne.n	8002b64 <HAL_GPIO_Init+0x268>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 8002b5e:	2304      	movs	r3, #4
 8002b60:	623b      	str	r3, [r7, #32]
          break;
 8002b62:	e02a      	b.n	8002bba <HAL_GPIO_Init+0x2be>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 8002b64:	683b      	ldr	r3, [r7, #0]
 8002b66:	689b      	ldr	r3, [r3, #8]
 8002b68:	2b01      	cmp	r3, #1
 8002b6a:	d105      	bne.n	8002b78 <HAL_GPIO_Init+0x27c>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8002b6c:	2308      	movs	r3, #8
 8002b6e:	623b      	str	r3, [r7, #32]
            GPIOx->BSRR = ioposition;
 8002b70:	687b      	ldr	r3, [r7, #4]
 8002b72:	69fa      	ldr	r2, [r7, #28]
 8002b74:	611a      	str	r2, [r3, #16]
          break;
 8002b76:	e020      	b.n	8002bba <HAL_GPIO_Init+0x2be>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8002b78:	2308      	movs	r3, #8
 8002b7a:	623b      	str	r3, [r7, #32]
            GPIOx->BRR = ioposition;
 8002b7c:	687b      	ldr	r3, [r7, #4]
 8002b7e:	69fa      	ldr	r2, [r7, #28]
 8002b80:	615a      	str	r2, [r3, #20]
          break;
 8002b82:	e01a      	b.n	8002bba <HAL_GPIO_Init+0x2be>
 8002b84:	40010800 	.word	0x40010800
 8002b88:	40010c00 	.word	0x40010c00
 8002b8c:	40011000 	.word	0x40011000
 8002b90:	40011400 	.word	0x40011400
 8002b94:	40011800 	.word	0x40011800
 8002b98:	08008dbc 	.word	0x08008dbc
 8002b9c:	10110000 	.word	0x10110000
 8002ba0:	10210000 	.word	0x10210000
 8002ba4:	10310000 	.word	0x10310000
 8002ba8:	10120000 	.word	0x10120000
 8002bac:	10220000 	.word	0x10220000
 8002bb0:	10320000 	.word	0x10320000
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 8002bb4:	2300      	movs	r3, #0
 8002bb6:	623b      	str	r3, [r7, #32]
          break;
 8002bb8:	bf00      	nop
      }

      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 8002bba:	69bb      	ldr	r3, [r7, #24]
 8002bbc:	2bff      	cmp	r3, #255	; 0xff
 8002bbe:	d801      	bhi.n	8002bc4 <HAL_GPIO_Init+0x2c8>
 8002bc0:	687b      	ldr	r3, [r7, #4]
 8002bc2:	e001      	b.n	8002bc8 <HAL_GPIO_Init+0x2cc>
 8002bc4:	687b      	ldr	r3, [r7, #4]
 8002bc6:	3304      	adds	r3, #4
 8002bc8:	617b      	str	r3, [r7, #20]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 8002bca:	69bb      	ldr	r3, [r7, #24]
 8002bcc:	2bff      	cmp	r3, #255	; 0xff
 8002bce:	d802      	bhi.n	8002bd6 <HAL_GPIO_Init+0x2da>
 8002bd0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002bd2:	009b      	lsls	r3, r3, #2
 8002bd4:	e002      	b.n	8002bdc <HAL_GPIO_Init+0x2e0>
 8002bd6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002bd8:	3b08      	subs	r3, #8
 8002bda:	009b      	lsls	r3, r3, #2
 8002bdc:	613b      	str	r3, [r7, #16]

      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 8002bde:	697b      	ldr	r3, [r7, #20]
 8002be0:	681a      	ldr	r2, [r3, #0]
 8002be2:	210f      	movs	r1, #15
 8002be4:	693b      	ldr	r3, [r7, #16]
 8002be6:	fa01 f303 	lsl.w	r3, r1, r3
 8002bea:	43db      	mvns	r3, r3
 8002bec:	401a      	ands	r2, r3
 8002bee:	6a39      	ldr	r1, [r7, #32]
 8002bf0:	693b      	ldr	r3, [r7, #16]
 8002bf2:	fa01 f303 	lsl.w	r3, r1, r3
 8002bf6:	431a      	orrs	r2, r3
 8002bf8:	697b      	ldr	r3, [r7, #20]
 8002bfa:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8002bfc:	683b      	ldr	r3, [r7, #0]
 8002bfe:	685b      	ldr	r3, [r3, #4]
 8002c00:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002c04:	2b00      	cmp	r3, #0
 8002c06:	f000 8096 	beq.w	8002d36 <HAL_GPIO_Init+0x43a>
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 8002c0a:	4b52      	ldr	r3, [pc, #328]	; (8002d54 <HAL_GPIO_Init+0x458>)
 8002c0c:	699b      	ldr	r3, [r3, #24]
 8002c0e:	4a51      	ldr	r2, [pc, #324]	; (8002d54 <HAL_GPIO_Init+0x458>)
 8002c10:	f043 0301 	orr.w	r3, r3, #1
 8002c14:	6193      	str	r3, [r2, #24]
 8002c16:	4b4f      	ldr	r3, [pc, #316]	; (8002d54 <HAL_GPIO_Init+0x458>)
 8002c18:	699b      	ldr	r3, [r3, #24]
 8002c1a:	f003 0301 	and.w	r3, r3, #1
 8002c1e:	60bb      	str	r3, [r7, #8]
 8002c20:	68bb      	ldr	r3, [r7, #8]
        temp = AFIO->EXTICR[position >> 2u];
 8002c22:	4a4d      	ldr	r2, [pc, #308]	; (8002d58 <HAL_GPIO_Init+0x45c>)
 8002c24:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002c26:	089b      	lsrs	r3, r3, #2
 8002c28:	3302      	adds	r3, #2
 8002c2a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002c2e:	60fb      	str	r3, [r7, #12]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 8002c30:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002c32:	f003 0303 	and.w	r3, r3, #3
 8002c36:	009b      	lsls	r3, r3, #2
 8002c38:	220f      	movs	r2, #15
 8002c3a:	fa02 f303 	lsl.w	r3, r2, r3
 8002c3e:	43db      	mvns	r3, r3
 8002c40:	68fa      	ldr	r2, [r7, #12]
 8002c42:	4013      	ands	r3, r2
 8002c44:	60fb      	str	r3, [r7, #12]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 8002c46:	687b      	ldr	r3, [r7, #4]
 8002c48:	4a44      	ldr	r2, [pc, #272]	; (8002d5c <HAL_GPIO_Init+0x460>)
 8002c4a:	4293      	cmp	r3, r2
 8002c4c:	d013      	beq.n	8002c76 <HAL_GPIO_Init+0x37a>
 8002c4e:	687b      	ldr	r3, [r7, #4]
 8002c50:	4a43      	ldr	r2, [pc, #268]	; (8002d60 <HAL_GPIO_Init+0x464>)
 8002c52:	4293      	cmp	r3, r2
 8002c54:	d00d      	beq.n	8002c72 <HAL_GPIO_Init+0x376>
 8002c56:	687b      	ldr	r3, [r7, #4]
 8002c58:	4a42      	ldr	r2, [pc, #264]	; (8002d64 <HAL_GPIO_Init+0x468>)
 8002c5a:	4293      	cmp	r3, r2
 8002c5c:	d007      	beq.n	8002c6e <HAL_GPIO_Init+0x372>
 8002c5e:	687b      	ldr	r3, [r7, #4]
 8002c60:	4a41      	ldr	r2, [pc, #260]	; (8002d68 <HAL_GPIO_Init+0x46c>)
 8002c62:	4293      	cmp	r3, r2
 8002c64:	d101      	bne.n	8002c6a <HAL_GPIO_Init+0x36e>
 8002c66:	2303      	movs	r3, #3
 8002c68:	e006      	b.n	8002c78 <HAL_GPIO_Init+0x37c>
 8002c6a:	2304      	movs	r3, #4
 8002c6c:	e004      	b.n	8002c78 <HAL_GPIO_Init+0x37c>
 8002c6e:	2302      	movs	r3, #2
 8002c70:	e002      	b.n	8002c78 <HAL_GPIO_Init+0x37c>
 8002c72:	2301      	movs	r3, #1
 8002c74:	e000      	b.n	8002c78 <HAL_GPIO_Init+0x37c>
 8002c76:	2300      	movs	r3, #0
 8002c78:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8002c7a:	f002 0203 	and.w	r2, r2, #3
 8002c7e:	0092      	lsls	r2, r2, #2
 8002c80:	4093      	lsls	r3, r2
 8002c82:	68fa      	ldr	r2, [r7, #12]
 8002c84:	4313      	orrs	r3, r2
 8002c86:	60fb      	str	r3, [r7, #12]
        AFIO->EXTICR[position >> 2u] = temp;
 8002c88:	4933      	ldr	r1, [pc, #204]	; (8002d58 <HAL_GPIO_Init+0x45c>)
 8002c8a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002c8c:	089b      	lsrs	r3, r3, #2
 8002c8e:	3302      	adds	r3, #2
 8002c90:	68fa      	ldr	r2, [r7, #12]
 8002c92:	f841 2023 	str.w	r2, [r1, r3, lsl #2]


        /* Configure the interrupt mask */
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8002c96:	683b      	ldr	r3, [r7, #0]
 8002c98:	685b      	ldr	r3, [r3, #4]
 8002c9a:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8002c9e:	2b00      	cmp	r3, #0
 8002ca0:	d006      	beq.n	8002cb0 <HAL_GPIO_Init+0x3b4>
        {
          SET_BIT(EXTI->IMR, iocurrent);
 8002ca2:	4b32      	ldr	r3, [pc, #200]	; (8002d6c <HAL_GPIO_Init+0x470>)
 8002ca4:	681a      	ldr	r2, [r3, #0]
 8002ca6:	4931      	ldr	r1, [pc, #196]	; (8002d6c <HAL_GPIO_Init+0x470>)
 8002ca8:	69bb      	ldr	r3, [r7, #24]
 8002caa:	4313      	orrs	r3, r2
 8002cac:	600b      	str	r3, [r1, #0]
 8002cae:	e006      	b.n	8002cbe <HAL_GPIO_Init+0x3c2>
        }
        else
        {
          CLEAR_BIT(EXTI->IMR, iocurrent);
 8002cb0:	4b2e      	ldr	r3, [pc, #184]	; (8002d6c <HAL_GPIO_Init+0x470>)
 8002cb2:	681a      	ldr	r2, [r3, #0]
 8002cb4:	69bb      	ldr	r3, [r7, #24]
 8002cb6:	43db      	mvns	r3, r3
 8002cb8:	492c      	ldr	r1, [pc, #176]	; (8002d6c <HAL_GPIO_Init+0x470>)
 8002cba:	4013      	ands	r3, r2
 8002cbc:	600b      	str	r3, [r1, #0]
        }

        /* Configure the event mask */
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8002cbe:	683b      	ldr	r3, [r7, #0]
 8002cc0:	685b      	ldr	r3, [r3, #4]
 8002cc2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002cc6:	2b00      	cmp	r3, #0
 8002cc8:	d006      	beq.n	8002cd8 <HAL_GPIO_Init+0x3dc>
        {
          SET_BIT(EXTI->EMR, iocurrent);
 8002cca:	4b28      	ldr	r3, [pc, #160]	; (8002d6c <HAL_GPIO_Init+0x470>)
 8002ccc:	685a      	ldr	r2, [r3, #4]
 8002cce:	4927      	ldr	r1, [pc, #156]	; (8002d6c <HAL_GPIO_Init+0x470>)
 8002cd0:	69bb      	ldr	r3, [r7, #24]
 8002cd2:	4313      	orrs	r3, r2
 8002cd4:	604b      	str	r3, [r1, #4]
 8002cd6:	e006      	b.n	8002ce6 <HAL_GPIO_Init+0x3ea>
        }
        else
        {
          CLEAR_BIT(EXTI->EMR, iocurrent);
 8002cd8:	4b24      	ldr	r3, [pc, #144]	; (8002d6c <HAL_GPIO_Init+0x470>)
 8002cda:	685a      	ldr	r2, [r3, #4]
 8002cdc:	69bb      	ldr	r3, [r7, #24]
 8002cde:	43db      	mvns	r3, r3
 8002ce0:	4922      	ldr	r1, [pc, #136]	; (8002d6c <HAL_GPIO_Init+0x470>)
 8002ce2:	4013      	ands	r3, r2
 8002ce4:	604b      	str	r3, [r1, #4]
        }

        /* Enable or disable the rising trigger */
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8002ce6:	683b      	ldr	r3, [r7, #0]
 8002ce8:	685b      	ldr	r3, [r3, #4]
 8002cea:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8002cee:	2b00      	cmp	r3, #0
 8002cf0:	d006      	beq.n	8002d00 <HAL_GPIO_Init+0x404>
        {
          SET_BIT(EXTI->RTSR, iocurrent);
 8002cf2:	4b1e      	ldr	r3, [pc, #120]	; (8002d6c <HAL_GPIO_Init+0x470>)
 8002cf4:	689a      	ldr	r2, [r3, #8]
 8002cf6:	491d      	ldr	r1, [pc, #116]	; (8002d6c <HAL_GPIO_Init+0x470>)
 8002cf8:	69bb      	ldr	r3, [r7, #24]
 8002cfa:	4313      	orrs	r3, r2
 8002cfc:	608b      	str	r3, [r1, #8]
 8002cfe:	e006      	b.n	8002d0e <HAL_GPIO_Init+0x412>
        }
        else
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 8002d00:	4b1a      	ldr	r3, [pc, #104]	; (8002d6c <HAL_GPIO_Init+0x470>)
 8002d02:	689a      	ldr	r2, [r3, #8]
 8002d04:	69bb      	ldr	r3, [r7, #24]
 8002d06:	43db      	mvns	r3, r3
 8002d08:	4918      	ldr	r1, [pc, #96]	; (8002d6c <HAL_GPIO_Init+0x470>)
 8002d0a:	4013      	ands	r3, r2
 8002d0c:	608b      	str	r3, [r1, #8]
        }

        /* Enable or disable the falling trigger */
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8002d0e:	683b      	ldr	r3, [r7, #0]
 8002d10:	685b      	ldr	r3, [r3, #4]
 8002d12:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8002d16:	2b00      	cmp	r3, #0
 8002d18:	d006      	beq.n	8002d28 <HAL_GPIO_Init+0x42c>
        {
          SET_BIT(EXTI->FTSR, iocurrent);
 8002d1a:	4b14      	ldr	r3, [pc, #80]	; (8002d6c <HAL_GPIO_Init+0x470>)
 8002d1c:	68da      	ldr	r2, [r3, #12]
 8002d1e:	4913      	ldr	r1, [pc, #76]	; (8002d6c <HAL_GPIO_Init+0x470>)
 8002d20:	69bb      	ldr	r3, [r7, #24]
 8002d22:	4313      	orrs	r3, r2
 8002d24:	60cb      	str	r3, [r1, #12]
 8002d26:	e006      	b.n	8002d36 <HAL_GPIO_Init+0x43a>
        }
        else
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 8002d28:	4b10      	ldr	r3, [pc, #64]	; (8002d6c <HAL_GPIO_Init+0x470>)
 8002d2a:	68da      	ldr	r2, [r3, #12]
 8002d2c:	69bb      	ldr	r3, [r7, #24]
 8002d2e:	43db      	mvns	r3, r3
 8002d30:	490e      	ldr	r1, [pc, #56]	; (8002d6c <HAL_GPIO_Init+0x470>)
 8002d32:	4013      	ands	r3, r2
 8002d34:	60cb      	str	r3, [r1, #12]
        }
      }
    }

	position++;
 8002d36:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002d38:	3301      	adds	r3, #1
 8002d3a:	627b      	str	r3, [r7, #36]	; 0x24
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8002d3c:	683b      	ldr	r3, [r7, #0]
 8002d3e:	681a      	ldr	r2, [r3, #0]
 8002d40:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002d42:	fa22 f303 	lsr.w	r3, r2, r3
 8002d46:	2b00      	cmp	r3, #0
 8002d48:	f47f ae4f 	bne.w	80029ea <HAL_GPIO_Init+0xee>
  }
}
 8002d4c:	bf00      	nop
 8002d4e:	3728      	adds	r7, #40	; 0x28
 8002d50:	46bd      	mov	sp, r7
 8002d52:	bd80      	pop	{r7, pc}
 8002d54:	40021000 	.word	0x40021000
 8002d58:	40010000 	.word	0x40010000
 8002d5c:	40010800 	.word	0x40010800
 8002d60:	40010c00 	.word	0x40010c00
 8002d64:	40011000 	.word	0x40011000
 8002d68:	40011400 	.word	0x40011400
 8002d6c:	40010400 	.word	0x40010400

08002d70 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8002d70:	b580      	push	{r7, lr}
 8002d72:	b082      	sub	sp, #8
 8002d74:	af00      	add	r7, sp, #0
 8002d76:	6078      	str	r0, [r7, #4]
 8002d78:	460b      	mov	r3, r1
 8002d7a:	807b      	strh	r3, [r7, #2]
 8002d7c:	4613      	mov	r3, r2
 8002d7e:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
 8002d80:	887b      	ldrh	r3, [r7, #2]
 8002d82:	2b00      	cmp	r3, #0
 8002d84:	d004      	beq.n	8002d90 <HAL_GPIO_WritePin+0x20>
 8002d86:	887b      	ldrh	r3, [r7, #2]
 8002d88:	0c1b      	lsrs	r3, r3, #16
 8002d8a:	041b      	lsls	r3, r3, #16
 8002d8c:	2b00      	cmp	r3, #0
 8002d8e:	d004      	beq.n	8002d9a <HAL_GPIO_WritePin+0x2a>
 8002d90:	f44f 71ea 	mov.w	r1, #468	; 0x1d4
 8002d94:	480e      	ldr	r0, [pc, #56]	; (8002dd0 <HAL_GPIO_WritePin+0x60>)
 8002d96:	f7fd fed1 	bl	8000b3c <assert_failed>
  assert_param(IS_GPIO_PIN_ACTION(PinState));
 8002d9a:	787b      	ldrb	r3, [r7, #1]
 8002d9c:	2b00      	cmp	r3, #0
 8002d9e:	d007      	beq.n	8002db0 <HAL_GPIO_WritePin+0x40>
 8002da0:	787b      	ldrb	r3, [r7, #1]
 8002da2:	2b01      	cmp	r3, #1
 8002da4:	d004      	beq.n	8002db0 <HAL_GPIO_WritePin+0x40>
 8002da6:	f240 11d5 	movw	r1, #469	; 0x1d5
 8002daa:	4809      	ldr	r0, [pc, #36]	; (8002dd0 <HAL_GPIO_WritePin+0x60>)
 8002dac:	f7fd fec6 	bl	8000b3c <assert_failed>

  if (PinState != GPIO_PIN_RESET)
 8002db0:	787b      	ldrb	r3, [r7, #1]
 8002db2:	2b00      	cmp	r3, #0
 8002db4:	d003      	beq.n	8002dbe <HAL_GPIO_WritePin+0x4e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8002db6:	887a      	ldrh	r2, [r7, #2]
 8002db8:	687b      	ldr	r3, [r7, #4]
 8002dba:	611a      	str	r2, [r3, #16]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
  }
}
 8002dbc:	e003      	b.n	8002dc6 <HAL_GPIO_WritePin+0x56>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
 8002dbe:	887b      	ldrh	r3, [r7, #2]
 8002dc0:	041a      	lsls	r2, r3, #16
 8002dc2:	687b      	ldr	r3, [r7, #4]
 8002dc4:	611a      	str	r2, [r3, #16]
}
 8002dc6:	bf00      	nop
 8002dc8:	3708      	adds	r7, #8
 8002dca:	46bd      	mov	sp, r7
 8002dcc:	bd80      	pop	{r7, pc}
 8002dce:	bf00      	nop
 8002dd0:	08008dbc 	.word	0x08008dbc

08002dd4 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 8002dd4:	b580      	push	{r7, lr}
 8002dd6:	b082      	sub	sp, #8
 8002dd8:	af00      	add	r7, sp, #0
 8002dda:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8002ddc:	687b      	ldr	r3, [r7, #4]
 8002dde:	2b00      	cmp	r3, #0
 8002de0:	d101      	bne.n	8002de6 <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 8002de2:	2301      	movs	r3, #1
 8002de4:	e093      	b.n	8002f0e <HAL_TIM_PWM_Init+0x13a>
  }

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));
 8002de6:	687b      	ldr	r3, [r7, #4]
 8002de8:	681b      	ldr	r3, [r3, #0]
 8002dea:	4a4b      	ldr	r2, [pc, #300]	; (8002f18 <HAL_TIM_PWM_Init+0x144>)
 8002dec:	4293      	cmp	r3, r2
 8002dee:	d013      	beq.n	8002e18 <HAL_TIM_PWM_Init+0x44>
 8002df0:	687b      	ldr	r3, [r7, #4]
 8002df2:	681b      	ldr	r3, [r3, #0]
 8002df4:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8002df8:	d00e      	beq.n	8002e18 <HAL_TIM_PWM_Init+0x44>
 8002dfa:	687b      	ldr	r3, [r7, #4]
 8002dfc:	681b      	ldr	r3, [r3, #0]
 8002dfe:	4a47      	ldr	r2, [pc, #284]	; (8002f1c <HAL_TIM_PWM_Init+0x148>)
 8002e00:	4293      	cmp	r3, r2
 8002e02:	d009      	beq.n	8002e18 <HAL_TIM_PWM_Init+0x44>
 8002e04:	687b      	ldr	r3, [r7, #4]
 8002e06:	681b      	ldr	r3, [r3, #0]
 8002e08:	4a45      	ldr	r2, [pc, #276]	; (8002f20 <HAL_TIM_PWM_Init+0x14c>)
 8002e0a:	4293      	cmp	r3, r2
 8002e0c:	d004      	beq.n	8002e18 <HAL_TIM_PWM_Init+0x44>
 8002e0e:	f240 510e 	movw	r1, #1294	; 0x50e
 8002e12:	4844      	ldr	r0, [pc, #272]	; (8002f24 <HAL_TIM_PWM_Init+0x150>)
 8002e14:	f7fd fe92 	bl	8000b3c <assert_failed>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
 8002e18:	687b      	ldr	r3, [r7, #4]
 8002e1a:	689b      	ldr	r3, [r3, #8]
 8002e1c:	2b00      	cmp	r3, #0
 8002e1e:	d014      	beq.n	8002e4a <HAL_TIM_PWM_Init+0x76>
 8002e20:	687b      	ldr	r3, [r7, #4]
 8002e22:	689b      	ldr	r3, [r3, #8]
 8002e24:	2b10      	cmp	r3, #16
 8002e26:	d010      	beq.n	8002e4a <HAL_TIM_PWM_Init+0x76>
 8002e28:	687b      	ldr	r3, [r7, #4]
 8002e2a:	689b      	ldr	r3, [r3, #8]
 8002e2c:	2b20      	cmp	r3, #32
 8002e2e:	d00c      	beq.n	8002e4a <HAL_TIM_PWM_Init+0x76>
 8002e30:	687b      	ldr	r3, [r7, #4]
 8002e32:	689b      	ldr	r3, [r3, #8]
 8002e34:	2b40      	cmp	r3, #64	; 0x40
 8002e36:	d008      	beq.n	8002e4a <HAL_TIM_PWM_Init+0x76>
 8002e38:	687b      	ldr	r3, [r7, #4]
 8002e3a:	689b      	ldr	r3, [r3, #8]
 8002e3c:	2b60      	cmp	r3, #96	; 0x60
 8002e3e:	d004      	beq.n	8002e4a <HAL_TIM_PWM_Init+0x76>
 8002e40:	f240 510f 	movw	r1, #1295	; 0x50f
 8002e44:	4837      	ldr	r0, [pc, #220]	; (8002f24 <HAL_TIM_PWM_Init+0x150>)
 8002e46:	f7fd fe79 	bl	8000b3c <assert_failed>
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
 8002e4a:	687b      	ldr	r3, [r7, #4]
 8002e4c:	691b      	ldr	r3, [r3, #16]
 8002e4e:	2b00      	cmp	r3, #0
 8002e50:	d00e      	beq.n	8002e70 <HAL_TIM_PWM_Init+0x9c>
 8002e52:	687b      	ldr	r3, [r7, #4]
 8002e54:	691b      	ldr	r3, [r3, #16]
 8002e56:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8002e5a:	d009      	beq.n	8002e70 <HAL_TIM_PWM_Init+0x9c>
 8002e5c:	687b      	ldr	r3, [r7, #4]
 8002e5e:	691b      	ldr	r3, [r3, #16]
 8002e60:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8002e64:	d004      	beq.n	8002e70 <HAL_TIM_PWM_Init+0x9c>
 8002e66:	f44f 61a2 	mov.w	r1, #1296	; 0x510
 8002e6a:	482e      	ldr	r0, [pc, #184]	; (8002f24 <HAL_TIM_PWM_Init+0x150>)
 8002e6c:	f7fd fe66 	bl	8000b3c <assert_failed>
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));
 8002e70:	687b      	ldr	r3, [r7, #4]
 8002e72:	699b      	ldr	r3, [r3, #24]
 8002e74:	2b00      	cmp	r3, #0
 8002e76:	d008      	beq.n	8002e8a <HAL_TIM_PWM_Init+0xb6>
 8002e78:	687b      	ldr	r3, [r7, #4]
 8002e7a:	699b      	ldr	r3, [r3, #24]
 8002e7c:	2b80      	cmp	r3, #128	; 0x80
 8002e7e:	d004      	beq.n	8002e8a <HAL_TIM_PWM_Init+0xb6>
 8002e80:	f240 5111 	movw	r1, #1297	; 0x511
 8002e84:	4827      	ldr	r0, [pc, #156]	; (8002f24 <HAL_TIM_PWM_Init+0x150>)
 8002e86:	f7fd fe59 	bl	8000b3c <assert_failed>

  if (htim->State == HAL_TIM_STATE_RESET)
 8002e8a:	687b      	ldr	r3, [r7, #4]
 8002e8c:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8002e90:	b2db      	uxtb	r3, r3
 8002e92:	2b00      	cmp	r3, #0
 8002e94:	d106      	bne.n	8002ea4 <HAL_TIM_PWM_Init+0xd0>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8002e96:	687b      	ldr	r3, [r7, #4]
 8002e98:	2200      	movs	r2, #0
 8002e9a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 8002e9e:	6878      	ldr	r0, [r7, #4]
 8002ea0:	f7fe fe58 	bl	8001b54 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8002ea4:	687b      	ldr	r3, [r7, #4]
 8002ea6:	2202      	movs	r2, #2
 8002ea8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8002eac:	687b      	ldr	r3, [r7, #4]
 8002eae:	681a      	ldr	r2, [r3, #0]
 8002eb0:	687b      	ldr	r3, [r7, #4]
 8002eb2:	3304      	adds	r3, #4
 8002eb4:	4619      	mov	r1, r3
 8002eb6:	4610      	mov	r0, r2
 8002eb8:	f000 fb86 	bl	80035c8 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8002ebc:	687b      	ldr	r3, [r7, #4]
 8002ebe:	2201      	movs	r2, #1
 8002ec0:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8002ec4:	687b      	ldr	r3, [r7, #4]
 8002ec6:	2201      	movs	r2, #1
 8002ec8:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8002ecc:	687b      	ldr	r3, [r7, #4]
 8002ece:	2201      	movs	r2, #1
 8002ed0:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8002ed4:	687b      	ldr	r3, [r7, #4]
 8002ed6:	2201      	movs	r2, #1
 8002ed8:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8002edc:	687b      	ldr	r3, [r7, #4]
 8002ede:	2201      	movs	r2, #1
 8002ee0:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8002ee4:	687b      	ldr	r3, [r7, #4]
 8002ee6:	2201      	movs	r2, #1
 8002ee8:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8002eec:	687b      	ldr	r3, [r7, #4]
 8002eee:	2201      	movs	r2, #1
 8002ef0:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8002ef4:	687b      	ldr	r3, [r7, #4]
 8002ef6:	2201      	movs	r2, #1
 8002ef8:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8002efc:	687b      	ldr	r3, [r7, #4]
 8002efe:	2201      	movs	r2, #1
 8002f00:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8002f04:	687b      	ldr	r3, [r7, #4]
 8002f06:	2201      	movs	r2, #1
 8002f08:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8002f0c:	2300      	movs	r3, #0
}
 8002f0e:	4618      	mov	r0, r3
 8002f10:	3708      	adds	r7, #8
 8002f12:	46bd      	mov	sp, r7
 8002f14:	bd80      	pop	{r7, pc}
 8002f16:	bf00      	nop
 8002f18:	40012c00 	.word	0x40012c00
 8002f1c:	40000400 	.word	0x40000400
 8002f20:	40000800 	.word	0x40000800
 8002f24:	08008df8 	.word	0x08008df8

08002f28 <HAL_TIM_IC_Init>:
  *         Ex: call @ref HAL_TIM_IC_DeInit() before HAL_TIM_IC_Init()
  * @param  htim TIM Input Capture handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_Init(TIM_HandleTypeDef *htim)
{
 8002f28:	b580      	push	{r7, lr}
 8002f2a:	b082      	sub	sp, #8
 8002f2c:	af00      	add	r7, sp, #0
 8002f2e:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8002f30:	687b      	ldr	r3, [r7, #4]
 8002f32:	2b00      	cmp	r3, #0
 8002f34:	d101      	bne.n	8002f3a <HAL_TIM_IC_Init+0x12>
  {
    return HAL_ERROR;
 8002f36:	2301      	movs	r3, #1
 8002f38:	e093      	b.n	8003062 <HAL_TIM_IC_Init+0x13a>
  }

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));
 8002f3a:	687b      	ldr	r3, [r7, #4]
 8002f3c:	681b      	ldr	r3, [r3, #0]
 8002f3e:	4a4b      	ldr	r2, [pc, #300]	; (800306c <HAL_TIM_IC_Init+0x144>)
 8002f40:	4293      	cmp	r3, r2
 8002f42:	d013      	beq.n	8002f6c <HAL_TIM_IC_Init+0x44>
 8002f44:	687b      	ldr	r3, [r7, #4]
 8002f46:	681b      	ldr	r3, [r3, #0]
 8002f48:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8002f4c:	d00e      	beq.n	8002f6c <HAL_TIM_IC_Init+0x44>
 8002f4e:	687b      	ldr	r3, [r7, #4]
 8002f50:	681b      	ldr	r3, [r3, #0]
 8002f52:	4a47      	ldr	r2, [pc, #284]	; (8003070 <HAL_TIM_IC_Init+0x148>)
 8002f54:	4293      	cmp	r3, r2
 8002f56:	d009      	beq.n	8002f6c <HAL_TIM_IC_Init+0x44>
 8002f58:	687b      	ldr	r3, [r7, #4]
 8002f5a:	681b      	ldr	r3, [r3, #0]
 8002f5c:	4a45      	ldr	r2, [pc, #276]	; (8003074 <HAL_TIM_IC_Init+0x14c>)
 8002f5e:	4293      	cmp	r3, r2
 8002f60:	d004      	beq.n	8002f6c <HAL_TIM_IC_Init+0x44>
 8002f62:	f240 7189 	movw	r1, #1929	; 0x789
 8002f66:	4844      	ldr	r0, [pc, #272]	; (8003078 <HAL_TIM_IC_Init+0x150>)
 8002f68:	f7fd fde8 	bl	8000b3c <assert_failed>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
 8002f6c:	687b      	ldr	r3, [r7, #4]
 8002f6e:	689b      	ldr	r3, [r3, #8]
 8002f70:	2b00      	cmp	r3, #0
 8002f72:	d014      	beq.n	8002f9e <HAL_TIM_IC_Init+0x76>
 8002f74:	687b      	ldr	r3, [r7, #4]
 8002f76:	689b      	ldr	r3, [r3, #8]
 8002f78:	2b10      	cmp	r3, #16
 8002f7a:	d010      	beq.n	8002f9e <HAL_TIM_IC_Init+0x76>
 8002f7c:	687b      	ldr	r3, [r7, #4]
 8002f7e:	689b      	ldr	r3, [r3, #8]
 8002f80:	2b20      	cmp	r3, #32
 8002f82:	d00c      	beq.n	8002f9e <HAL_TIM_IC_Init+0x76>
 8002f84:	687b      	ldr	r3, [r7, #4]
 8002f86:	689b      	ldr	r3, [r3, #8]
 8002f88:	2b40      	cmp	r3, #64	; 0x40
 8002f8a:	d008      	beq.n	8002f9e <HAL_TIM_IC_Init+0x76>
 8002f8c:	687b      	ldr	r3, [r7, #4]
 8002f8e:	689b      	ldr	r3, [r3, #8]
 8002f90:	2b60      	cmp	r3, #96	; 0x60
 8002f92:	d004      	beq.n	8002f9e <HAL_TIM_IC_Init+0x76>
 8002f94:	f240 718a 	movw	r1, #1930	; 0x78a
 8002f98:	4837      	ldr	r0, [pc, #220]	; (8003078 <HAL_TIM_IC_Init+0x150>)
 8002f9a:	f7fd fdcf 	bl	8000b3c <assert_failed>
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
 8002f9e:	687b      	ldr	r3, [r7, #4]
 8002fa0:	691b      	ldr	r3, [r3, #16]
 8002fa2:	2b00      	cmp	r3, #0
 8002fa4:	d00e      	beq.n	8002fc4 <HAL_TIM_IC_Init+0x9c>
 8002fa6:	687b      	ldr	r3, [r7, #4]
 8002fa8:	691b      	ldr	r3, [r3, #16]
 8002faa:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8002fae:	d009      	beq.n	8002fc4 <HAL_TIM_IC_Init+0x9c>
 8002fb0:	687b      	ldr	r3, [r7, #4]
 8002fb2:	691b      	ldr	r3, [r3, #16]
 8002fb4:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8002fb8:	d004      	beq.n	8002fc4 <HAL_TIM_IC_Init+0x9c>
 8002fba:	f240 718b 	movw	r1, #1931	; 0x78b
 8002fbe:	482e      	ldr	r0, [pc, #184]	; (8003078 <HAL_TIM_IC_Init+0x150>)
 8002fc0:	f7fd fdbc 	bl	8000b3c <assert_failed>
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));
 8002fc4:	687b      	ldr	r3, [r7, #4]
 8002fc6:	699b      	ldr	r3, [r3, #24]
 8002fc8:	2b00      	cmp	r3, #0
 8002fca:	d008      	beq.n	8002fde <HAL_TIM_IC_Init+0xb6>
 8002fcc:	687b      	ldr	r3, [r7, #4]
 8002fce:	699b      	ldr	r3, [r3, #24]
 8002fd0:	2b80      	cmp	r3, #128	; 0x80
 8002fd2:	d004      	beq.n	8002fde <HAL_TIM_IC_Init+0xb6>
 8002fd4:	f240 718c 	movw	r1, #1932	; 0x78c
 8002fd8:	4827      	ldr	r0, [pc, #156]	; (8003078 <HAL_TIM_IC_Init+0x150>)
 8002fda:	f7fd fdaf 	bl	8000b3c <assert_failed>

  if (htim->State == HAL_TIM_STATE_RESET)
 8002fde:	687b      	ldr	r3, [r7, #4]
 8002fe0:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8002fe4:	b2db      	uxtb	r3, r3
 8002fe6:	2b00      	cmp	r3, #0
 8002fe8:	d106      	bne.n	8002ff8 <HAL_TIM_IC_Init+0xd0>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8002fea:	687b      	ldr	r3, [r7, #4]
 8002fec:	2200      	movs	r2, #0
 8002fee:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->IC_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_IC_MspInit(htim);
 8002ff2:	6878      	ldr	r0, [r7, #4]
 8002ff4:	f7fe fdcc 	bl	8001b90 <HAL_TIM_IC_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8002ff8:	687b      	ldr	r3, [r7, #4]
 8002ffa:	2202      	movs	r2, #2
 8002ffc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the input capture */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8003000:	687b      	ldr	r3, [r7, #4]
 8003002:	681a      	ldr	r2, [r3, #0]
 8003004:	687b      	ldr	r3, [r7, #4]
 8003006:	3304      	adds	r3, #4
 8003008:	4619      	mov	r1, r3
 800300a:	4610      	mov	r0, r2
 800300c:	f000 fadc 	bl	80035c8 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8003010:	687b      	ldr	r3, [r7, #4]
 8003012:	2201      	movs	r2, #1
 8003014:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8003018:	687b      	ldr	r3, [r7, #4]
 800301a:	2201      	movs	r2, #1
 800301c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8003020:	687b      	ldr	r3, [r7, #4]
 8003022:	2201      	movs	r2, #1
 8003024:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8003028:	687b      	ldr	r3, [r7, #4]
 800302a:	2201      	movs	r2, #1
 800302c:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8003030:	687b      	ldr	r3, [r7, #4]
 8003032:	2201      	movs	r2, #1
 8003034:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8003038:	687b      	ldr	r3, [r7, #4]
 800303a:	2201      	movs	r2, #1
 800303c:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8003040:	687b      	ldr	r3, [r7, #4]
 8003042:	2201      	movs	r2, #1
 8003044:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8003048:	687b      	ldr	r3, [r7, #4]
 800304a:	2201      	movs	r2, #1
 800304c:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8003050:	687b      	ldr	r3, [r7, #4]
 8003052:	2201      	movs	r2, #1
 8003054:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8003058:	687b      	ldr	r3, [r7, #4]
 800305a:	2201      	movs	r2, #1
 800305c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8003060:	2300      	movs	r3, #0
}
 8003062:	4618      	mov	r0, r3
 8003064:	3708      	adds	r7, #8
 8003066:	46bd      	mov	sp, r7
 8003068:	bd80      	pop	{r7, pc}
 800306a:	bf00      	nop
 800306c:	40012c00 	.word	0x40012c00
 8003070:	40000400 	.word	0x40000400
 8003074:	40000800 	.word	0x40000800
 8003078:	08008df8 	.word	0x08008df8

0800307c <HAL_TIM_IC_ConfigChannel>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_ConfigChannel(TIM_HandleTypeDef *htim, TIM_IC_InitTypeDef *sConfig, uint32_t Channel)
{
 800307c:	b580      	push	{r7, lr}
 800307e:	b084      	sub	sp, #16
 8003080:	af00      	add	r7, sp, #0
 8003082:	60f8      	str	r0, [r7, #12]
 8003084:	60b9      	str	r1, [r7, #8]
 8003086:	607a      	str	r2, [r7, #4]
  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));
 8003088:	68fb      	ldr	r3, [r7, #12]
 800308a:	681b      	ldr	r3, [r3, #0]
 800308c:	4a97      	ldr	r2, [pc, #604]	; (80032ec <HAL_TIM_IC_ConfigChannel+0x270>)
 800308e:	4293      	cmp	r3, r2
 8003090:	d013      	beq.n	80030ba <HAL_TIM_IC_ConfigChannel+0x3e>
 8003092:	68fb      	ldr	r3, [r7, #12]
 8003094:	681b      	ldr	r3, [r3, #0]
 8003096:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800309a:	d00e      	beq.n	80030ba <HAL_TIM_IC_ConfigChannel+0x3e>
 800309c:	68fb      	ldr	r3, [r7, #12]
 800309e:	681b      	ldr	r3, [r3, #0]
 80030a0:	4a93      	ldr	r2, [pc, #588]	; (80032f0 <HAL_TIM_IC_ConfigChannel+0x274>)
 80030a2:	4293      	cmp	r3, r2
 80030a4:	d009      	beq.n	80030ba <HAL_TIM_IC_ConfigChannel+0x3e>
 80030a6:	68fb      	ldr	r3, [r7, #12]
 80030a8:	681b      	ldr	r3, [r3, #0]
 80030aa:	4a92      	ldr	r2, [pc, #584]	; (80032f4 <HAL_TIM_IC_ConfigChannel+0x278>)
 80030ac:	4293      	cmp	r3, r2
 80030ae:	d004      	beq.n	80030ba <HAL_TIM_IC_ConfigChannel+0x3e>
 80030b0:	f640 71b3 	movw	r1, #4019	; 0xfb3
 80030b4:	4890      	ldr	r0, [pc, #576]	; (80032f8 <HAL_TIM_IC_ConfigChannel+0x27c>)
 80030b6:	f7fd fd41 	bl	8000b3c <assert_failed>
  assert_param(IS_TIM_IC_POLARITY(sConfig->ICPolarity));
 80030ba:	68bb      	ldr	r3, [r7, #8]
 80030bc:	681b      	ldr	r3, [r3, #0]
 80030be:	2b00      	cmp	r3, #0
 80030c0:	d00c      	beq.n	80030dc <HAL_TIM_IC_ConfigChannel+0x60>
 80030c2:	68bb      	ldr	r3, [r7, #8]
 80030c4:	681b      	ldr	r3, [r3, #0]
 80030c6:	2b02      	cmp	r3, #2
 80030c8:	d008      	beq.n	80030dc <HAL_TIM_IC_ConfigChannel+0x60>
 80030ca:	68bb      	ldr	r3, [r7, #8]
 80030cc:	681b      	ldr	r3, [r3, #0]
 80030ce:	2b0a      	cmp	r3, #10
 80030d0:	d004      	beq.n	80030dc <HAL_TIM_IC_ConfigChannel+0x60>
 80030d2:	f640 71b4 	movw	r1, #4020	; 0xfb4
 80030d6:	4888      	ldr	r0, [pc, #544]	; (80032f8 <HAL_TIM_IC_ConfigChannel+0x27c>)
 80030d8:	f7fd fd30 	bl	8000b3c <assert_failed>
  assert_param(IS_TIM_IC_SELECTION(sConfig->ICSelection));
 80030dc:	68bb      	ldr	r3, [r7, #8]
 80030de:	685b      	ldr	r3, [r3, #4]
 80030e0:	2b01      	cmp	r3, #1
 80030e2:	d00c      	beq.n	80030fe <HAL_TIM_IC_ConfigChannel+0x82>
 80030e4:	68bb      	ldr	r3, [r7, #8]
 80030e6:	685b      	ldr	r3, [r3, #4]
 80030e8:	2b02      	cmp	r3, #2
 80030ea:	d008      	beq.n	80030fe <HAL_TIM_IC_ConfigChannel+0x82>
 80030ec:	68bb      	ldr	r3, [r7, #8]
 80030ee:	685b      	ldr	r3, [r3, #4]
 80030f0:	2b03      	cmp	r3, #3
 80030f2:	d004      	beq.n	80030fe <HAL_TIM_IC_ConfigChannel+0x82>
 80030f4:	f640 71b5 	movw	r1, #4021	; 0xfb5
 80030f8:	487f      	ldr	r0, [pc, #508]	; (80032f8 <HAL_TIM_IC_ConfigChannel+0x27c>)
 80030fa:	f7fd fd1f 	bl	8000b3c <assert_failed>
  assert_param(IS_TIM_IC_PRESCALER(sConfig->ICPrescaler));
 80030fe:	68bb      	ldr	r3, [r7, #8]
 8003100:	689b      	ldr	r3, [r3, #8]
 8003102:	2b00      	cmp	r3, #0
 8003104:	d010      	beq.n	8003128 <HAL_TIM_IC_ConfigChannel+0xac>
 8003106:	68bb      	ldr	r3, [r7, #8]
 8003108:	689b      	ldr	r3, [r3, #8]
 800310a:	2b04      	cmp	r3, #4
 800310c:	d00c      	beq.n	8003128 <HAL_TIM_IC_ConfigChannel+0xac>
 800310e:	68bb      	ldr	r3, [r7, #8]
 8003110:	689b      	ldr	r3, [r3, #8]
 8003112:	2b08      	cmp	r3, #8
 8003114:	d008      	beq.n	8003128 <HAL_TIM_IC_ConfigChannel+0xac>
 8003116:	68bb      	ldr	r3, [r7, #8]
 8003118:	689b      	ldr	r3, [r3, #8]
 800311a:	2b0c      	cmp	r3, #12
 800311c:	d004      	beq.n	8003128 <HAL_TIM_IC_ConfigChannel+0xac>
 800311e:	f640 71b6 	movw	r1, #4022	; 0xfb6
 8003122:	4875      	ldr	r0, [pc, #468]	; (80032f8 <HAL_TIM_IC_ConfigChannel+0x27c>)
 8003124:	f7fd fd0a 	bl	8000b3c <assert_failed>
  assert_param(IS_TIM_IC_FILTER(sConfig->ICFilter));
 8003128:	68bb      	ldr	r3, [r7, #8]
 800312a:	68db      	ldr	r3, [r3, #12]
 800312c:	2b0f      	cmp	r3, #15
 800312e:	d904      	bls.n	800313a <HAL_TIM_IC_ConfigChannel+0xbe>
 8003130:	f640 71b7 	movw	r1, #4023	; 0xfb7
 8003134:	4870      	ldr	r0, [pc, #448]	; (80032f8 <HAL_TIM_IC_ConfigChannel+0x27c>)
 8003136:	f7fd fd01 	bl	8000b3c <assert_failed>

  /* Process Locked */
  __HAL_LOCK(htim);
 800313a:	68fb      	ldr	r3, [r7, #12]
 800313c:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8003140:	2b01      	cmp	r3, #1
 8003142:	d101      	bne.n	8003148 <HAL_TIM_IC_ConfigChannel+0xcc>
 8003144:	2302      	movs	r3, #2
 8003146:	e0cd      	b.n	80032e4 <HAL_TIM_IC_ConfigChannel+0x268>
 8003148:	68fb      	ldr	r3, [r7, #12]
 800314a:	2201      	movs	r2, #1
 800314c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  if (Channel == TIM_CHANNEL_1)
 8003150:	687b      	ldr	r3, [r7, #4]
 8003152:	2b00      	cmp	r3, #0
 8003154:	d11b      	bne.n	800318e <HAL_TIM_IC_ConfigChannel+0x112>
  {
    /* TI1 Configuration */
    TIM_TI1_SetConfig(htim->Instance,
 8003156:	68fb      	ldr	r3, [r7, #12]
 8003158:	6818      	ldr	r0, [r3, #0]
 800315a:	68bb      	ldr	r3, [r7, #8]
 800315c:	6819      	ldr	r1, [r3, #0]
 800315e:	68bb      	ldr	r3, [r7, #8]
 8003160:	685a      	ldr	r2, [r3, #4]
 8003162:	68bb      	ldr	r3, [r7, #8]
 8003164:	68db      	ldr	r3, [r3, #12]
 8003166:	f000 fca7 	bl	8003ab8 <TIM_TI1_SetConfig>
                      sConfig->ICPolarity,
                      sConfig->ICSelection,
                      sConfig->ICFilter);

    /* Reset the IC1PSC Bits */
    htim->Instance->CCMR1 &= ~TIM_CCMR1_IC1PSC;
 800316a:	68fb      	ldr	r3, [r7, #12]
 800316c:	681b      	ldr	r3, [r3, #0]
 800316e:	699a      	ldr	r2, [r3, #24]
 8003170:	68fb      	ldr	r3, [r7, #12]
 8003172:	681b      	ldr	r3, [r3, #0]
 8003174:	f022 020c 	bic.w	r2, r2, #12
 8003178:	619a      	str	r2, [r3, #24]

    /* Set the IC1PSC value */
    htim->Instance->CCMR1 |= sConfig->ICPrescaler;
 800317a:	68fb      	ldr	r3, [r7, #12]
 800317c:	681b      	ldr	r3, [r3, #0]
 800317e:	6999      	ldr	r1, [r3, #24]
 8003180:	68bb      	ldr	r3, [r7, #8]
 8003182:	689a      	ldr	r2, [r3, #8]
 8003184:	68fb      	ldr	r3, [r7, #12]
 8003186:	681b      	ldr	r3, [r3, #0]
 8003188:	430a      	orrs	r2, r1
 800318a:	619a      	str	r2, [r3, #24]
 800318c:	e0a5      	b.n	80032da <HAL_TIM_IC_ConfigChannel+0x25e>
  }
  else if (Channel == TIM_CHANNEL_2)
 800318e:	687b      	ldr	r3, [r7, #4]
 8003190:	2b04      	cmp	r3, #4
 8003192:	d135      	bne.n	8003200 <HAL_TIM_IC_ConfigChannel+0x184>
  {
    /* TI2 Configuration */
    assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));
 8003194:	68fb      	ldr	r3, [r7, #12]
 8003196:	681b      	ldr	r3, [r3, #0]
 8003198:	4a54      	ldr	r2, [pc, #336]	; (80032ec <HAL_TIM_IC_ConfigChannel+0x270>)
 800319a:	4293      	cmp	r3, r2
 800319c:	d013      	beq.n	80031c6 <HAL_TIM_IC_ConfigChannel+0x14a>
 800319e:	68fb      	ldr	r3, [r7, #12]
 80031a0:	681b      	ldr	r3, [r3, #0]
 80031a2:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80031a6:	d00e      	beq.n	80031c6 <HAL_TIM_IC_ConfigChannel+0x14a>
 80031a8:	68fb      	ldr	r3, [r7, #12]
 80031aa:	681b      	ldr	r3, [r3, #0]
 80031ac:	4a50      	ldr	r2, [pc, #320]	; (80032f0 <HAL_TIM_IC_ConfigChannel+0x274>)
 80031ae:	4293      	cmp	r3, r2
 80031b0:	d009      	beq.n	80031c6 <HAL_TIM_IC_ConfigChannel+0x14a>
 80031b2:	68fb      	ldr	r3, [r7, #12]
 80031b4:	681b      	ldr	r3, [r3, #0]
 80031b6:	4a4f      	ldr	r2, [pc, #316]	; (80032f4 <HAL_TIM_IC_ConfigChannel+0x278>)
 80031b8:	4293      	cmp	r3, r2
 80031ba:	d004      	beq.n	80031c6 <HAL_TIM_IC_ConfigChannel+0x14a>
 80031bc:	f640 71cd 	movw	r1, #4045	; 0xfcd
 80031c0:	484d      	ldr	r0, [pc, #308]	; (80032f8 <HAL_TIM_IC_ConfigChannel+0x27c>)
 80031c2:	f7fd fcbb 	bl	8000b3c <assert_failed>

    TIM_TI2_SetConfig(htim->Instance,
 80031c6:	68fb      	ldr	r3, [r7, #12]
 80031c8:	6818      	ldr	r0, [r3, #0]
 80031ca:	68bb      	ldr	r3, [r7, #8]
 80031cc:	6819      	ldr	r1, [r3, #0]
 80031ce:	68bb      	ldr	r3, [r7, #8]
 80031d0:	685a      	ldr	r2, [r3, #4]
 80031d2:	68bb      	ldr	r3, [r7, #8]
 80031d4:	68db      	ldr	r3, [r3, #12]
 80031d6:	f000 fcc9 	bl	8003b6c <TIM_TI2_SetConfig>
                      sConfig->ICPolarity,
                      sConfig->ICSelection,
                      sConfig->ICFilter);

    /* Reset the IC2PSC Bits */
    htim->Instance->CCMR1 &= ~TIM_CCMR1_IC2PSC;
 80031da:	68fb      	ldr	r3, [r7, #12]
 80031dc:	681b      	ldr	r3, [r3, #0]
 80031de:	699a      	ldr	r2, [r3, #24]
 80031e0:	68fb      	ldr	r3, [r7, #12]
 80031e2:	681b      	ldr	r3, [r3, #0]
 80031e4:	f422 6240 	bic.w	r2, r2, #3072	; 0xc00
 80031e8:	619a      	str	r2, [r3, #24]

    /* Set the IC2PSC value */
    htim->Instance->CCMR1 |= (sConfig->ICPrescaler << 8U);
 80031ea:	68fb      	ldr	r3, [r7, #12]
 80031ec:	681b      	ldr	r3, [r3, #0]
 80031ee:	6999      	ldr	r1, [r3, #24]
 80031f0:	68bb      	ldr	r3, [r7, #8]
 80031f2:	689b      	ldr	r3, [r3, #8]
 80031f4:	021a      	lsls	r2, r3, #8
 80031f6:	68fb      	ldr	r3, [r7, #12]
 80031f8:	681b      	ldr	r3, [r3, #0]
 80031fa:	430a      	orrs	r2, r1
 80031fc:	619a      	str	r2, [r3, #24]
 80031fe:	e06c      	b.n	80032da <HAL_TIM_IC_ConfigChannel+0x25e>
  }
  else if (Channel == TIM_CHANNEL_3)
 8003200:	687b      	ldr	r3, [r7, #4]
 8003202:	2b08      	cmp	r3, #8
 8003204:	d134      	bne.n	8003270 <HAL_TIM_IC_ConfigChannel+0x1f4>
  {
    /* TI3 Configuration */
    assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));
 8003206:	68fb      	ldr	r3, [r7, #12]
 8003208:	681b      	ldr	r3, [r3, #0]
 800320a:	4a38      	ldr	r2, [pc, #224]	; (80032ec <HAL_TIM_IC_ConfigChannel+0x270>)
 800320c:	4293      	cmp	r3, r2
 800320e:	d013      	beq.n	8003238 <HAL_TIM_IC_ConfigChannel+0x1bc>
 8003210:	68fb      	ldr	r3, [r7, #12]
 8003212:	681b      	ldr	r3, [r3, #0]
 8003214:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8003218:	d00e      	beq.n	8003238 <HAL_TIM_IC_ConfigChannel+0x1bc>
 800321a:	68fb      	ldr	r3, [r7, #12]
 800321c:	681b      	ldr	r3, [r3, #0]
 800321e:	4a34      	ldr	r2, [pc, #208]	; (80032f0 <HAL_TIM_IC_ConfigChannel+0x274>)
 8003220:	4293      	cmp	r3, r2
 8003222:	d009      	beq.n	8003238 <HAL_TIM_IC_ConfigChannel+0x1bc>
 8003224:	68fb      	ldr	r3, [r7, #12]
 8003226:	681b      	ldr	r3, [r3, #0]
 8003228:	4a32      	ldr	r2, [pc, #200]	; (80032f4 <HAL_TIM_IC_ConfigChannel+0x278>)
 800322a:	4293      	cmp	r3, r2
 800322c:	d004      	beq.n	8003238 <HAL_TIM_IC_ConfigChannel+0x1bc>
 800322e:	f640 71dd 	movw	r1, #4061	; 0xfdd
 8003232:	4831      	ldr	r0, [pc, #196]	; (80032f8 <HAL_TIM_IC_ConfigChannel+0x27c>)
 8003234:	f7fd fc82 	bl	8000b3c <assert_failed>

    TIM_TI3_SetConfig(htim->Instance,
 8003238:	68fb      	ldr	r3, [r7, #12]
 800323a:	6818      	ldr	r0, [r3, #0]
 800323c:	68bb      	ldr	r3, [r7, #8]
 800323e:	6819      	ldr	r1, [r3, #0]
 8003240:	68bb      	ldr	r3, [r7, #8]
 8003242:	685a      	ldr	r2, [r3, #4]
 8003244:	68bb      	ldr	r3, [r7, #8]
 8003246:	68db      	ldr	r3, [r3, #12]
 8003248:	f000 fccc 	bl	8003be4 <TIM_TI3_SetConfig>
                      sConfig->ICPolarity,
                      sConfig->ICSelection,
                      sConfig->ICFilter);

    /* Reset the IC3PSC Bits */
    htim->Instance->CCMR2 &= ~TIM_CCMR2_IC3PSC;
 800324c:	68fb      	ldr	r3, [r7, #12]
 800324e:	681b      	ldr	r3, [r3, #0]
 8003250:	69da      	ldr	r2, [r3, #28]
 8003252:	68fb      	ldr	r3, [r7, #12]
 8003254:	681b      	ldr	r3, [r3, #0]
 8003256:	f022 020c 	bic.w	r2, r2, #12
 800325a:	61da      	str	r2, [r3, #28]

    /* Set the IC3PSC value */
    htim->Instance->CCMR2 |= sConfig->ICPrescaler;
 800325c:	68fb      	ldr	r3, [r7, #12]
 800325e:	681b      	ldr	r3, [r3, #0]
 8003260:	69d9      	ldr	r1, [r3, #28]
 8003262:	68bb      	ldr	r3, [r7, #8]
 8003264:	689a      	ldr	r2, [r3, #8]
 8003266:	68fb      	ldr	r3, [r7, #12]
 8003268:	681b      	ldr	r3, [r3, #0]
 800326a:	430a      	orrs	r2, r1
 800326c:	61da      	str	r2, [r3, #28]
 800326e:	e034      	b.n	80032da <HAL_TIM_IC_ConfigChannel+0x25e>
  }
  else
  {
    /* TI4 Configuration */
    assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));
 8003270:	68fb      	ldr	r3, [r7, #12]
 8003272:	681b      	ldr	r3, [r3, #0]
 8003274:	4a1d      	ldr	r2, [pc, #116]	; (80032ec <HAL_TIM_IC_ConfigChannel+0x270>)
 8003276:	4293      	cmp	r3, r2
 8003278:	d013      	beq.n	80032a2 <HAL_TIM_IC_ConfigChannel+0x226>
 800327a:	68fb      	ldr	r3, [r7, #12]
 800327c:	681b      	ldr	r3, [r3, #0]
 800327e:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8003282:	d00e      	beq.n	80032a2 <HAL_TIM_IC_ConfigChannel+0x226>
 8003284:	68fb      	ldr	r3, [r7, #12]
 8003286:	681b      	ldr	r3, [r3, #0]
 8003288:	4a19      	ldr	r2, [pc, #100]	; (80032f0 <HAL_TIM_IC_ConfigChannel+0x274>)
 800328a:	4293      	cmp	r3, r2
 800328c:	d009      	beq.n	80032a2 <HAL_TIM_IC_ConfigChannel+0x226>
 800328e:	68fb      	ldr	r3, [r7, #12]
 8003290:	681b      	ldr	r3, [r3, #0]
 8003292:	4a18      	ldr	r2, [pc, #96]	; (80032f4 <HAL_TIM_IC_ConfigChannel+0x278>)
 8003294:	4293      	cmp	r3, r2
 8003296:	d004      	beq.n	80032a2 <HAL_TIM_IC_ConfigChannel+0x226>
 8003298:	f640 71ed 	movw	r1, #4077	; 0xfed
 800329c:	4816      	ldr	r0, [pc, #88]	; (80032f8 <HAL_TIM_IC_ConfigChannel+0x27c>)
 800329e:	f7fd fc4d 	bl	8000b3c <assert_failed>

    TIM_TI4_SetConfig(htim->Instance,
 80032a2:	68fb      	ldr	r3, [r7, #12]
 80032a4:	6818      	ldr	r0, [r3, #0]
 80032a6:	68bb      	ldr	r3, [r7, #8]
 80032a8:	6819      	ldr	r1, [r3, #0]
 80032aa:	68bb      	ldr	r3, [r7, #8]
 80032ac:	685a      	ldr	r2, [r3, #4]
 80032ae:	68bb      	ldr	r3, [r7, #8]
 80032b0:	68db      	ldr	r3, [r3, #12]
 80032b2:	f000 fcd2 	bl	8003c5a <TIM_TI4_SetConfig>
                      sConfig->ICPolarity,
                      sConfig->ICSelection,
                      sConfig->ICFilter);

    /* Reset the IC4PSC Bits */
    htim->Instance->CCMR2 &= ~TIM_CCMR2_IC4PSC;
 80032b6:	68fb      	ldr	r3, [r7, #12]
 80032b8:	681b      	ldr	r3, [r3, #0]
 80032ba:	69da      	ldr	r2, [r3, #28]
 80032bc:	68fb      	ldr	r3, [r7, #12]
 80032be:	681b      	ldr	r3, [r3, #0]
 80032c0:	f422 6240 	bic.w	r2, r2, #3072	; 0xc00
 80032c4:	61da      	str	r2, [r3, #28]

    /* Set the IC4PSC value */
    htim->Instance->CCMR2 |= (sConfig->ICPrescaler << 8U);
 80032c6:	68fb      	ldr	r3, [r7, #12]
 80032c8:	681b      	ldr	r3, [r3, #0]
 80032ca:	69d9      	ldr	r1, [r3, #28]
 80032cc:	68bb      	ldr	r3, [r7, #8]
 80032ce:	689b      	ldr	r3, [r3, #8]
 80032d0:	021a      	lsls	r2, r3, #8
 80032d2:	68fb      	ldr	r3, [r7, #12]
 80032d4:	681b      	ldr	r3, [r3, #0]
 80032d6:	430a      	orrs	r2, r1
 80032d8:	61da      	str	r2, [r3, #28]
  }

  __HAL_UNLOCK(htim);
 80032da:	68fb      	ldr	r3, [r7, #12]
 80032dc:	2200      	movs	r2, #0
 80032de:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 80032e2:	2300      	movs	r3, #0
}
 80032e4:	4618      	mov	r0, r3
 80032e6:	3710      	adds	r7, #16
 80032e8:	46bd      	mov	sp, r7
 80032ea:	bd80      	pop	{r7, pc}
 80032ec:	40012c00 	.word	0x40012c00
 80032f0:	40000400 	.word	0x40000400
 80032f4:	40000800 	.word	0x40000800
 80032f8:	08008df8 	.word	0x08008df8

080032fc <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 80032fc:	b580      	push	{r7, lr}
 80032fe:	b084      	sub	sp, #16
 8003300:	af00      	add	r7, sp, #0
 8003302:	60f8      	str	r0, [r7, #12]
 8003304:	60b9      	str	r1, [r7, #8]
 8003306:	607a      	str	r2, [r7, #4]
  /* Check the parameters */
  assert_param(IS_TIM_CHANNELS(Channel));
 8003308:	687b      	ldr	r3, [r7, #4]
 800330a:	2b00      	cmp	r3, #0
 800330c:	d010      	beq.n	8003330 <HAL_TIM_PWM_ConfigChannel+0x34>
 800330e:	687b      	ldr	r3, [r7, #4]
 8003310:	2b04      	cmp	r3, #4
 8003312:	d00d      	beq.n	8003330 <HAL_TIM_PWM_ConfigChannel+0x34>
 8003314:	687b      	ldr	r3, [r7, #4]
 8003316:	2b08      	cmp	r3, #8
 8003318:	d00a      	beq.n	8003330 <HAL_TIM_PWM_ConfigChannel+0x34>
 800331a:	687b      	ldr	r3, [r7, #4]
 800331c:	2b0c      	cmp	r3, #12
 800331e:	d007      	beq.n	8003330 <HAL_TIM_PWM_ConfigChannel+0x34>
 8003320:	687b      	ldr	r3, [r7, #4]
 8003322:	2b3c      	cmp	r3, #60	; 0x3c
 8003324:	d004      	beq.n	8003330 <HAL_TIM_PWM_ConfigChannel+0x34>
 8003326:	f241 0112 	movw	r1, #4114	; 0x1012
 800332a:	489e      	ldr	r0, [pc, #632]	; (80035a4 <HAL_TIM_PWM_ConfigChannel+0x2a8>)
 800332c:	f7fd fc06 	bl	8000b3c <assert_failed>
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
 8003330:	68bb      	ldr	r3, [r7, #8]
 8003332:	681b      	ldr	r3, [r3, #0]
 8003334:	2b60      	cmp	r3, #96	; 0x60
 8003336:	d008      	beq.n	800334a <HAL_TIM_PWM_ConfigChannel+0x4e>
 8003338:	68bb      	ldr	r3, [r7, #8]
 800333a:	681b      	ldr	r3, [r3, #0]
 800333c:	2b70      	cmp	r3, #112	; 0x70
 800333e:	d004      	beq.n	800334a <HAL_TIM_PWM_ConfigChannel+0x4e>
 8003340:	f241 0113 	movw	r1, #4115	; 0x1013
 8003344:	4897      	ldr	r0, [pc, #604]	; (80035a4 <HAL_TIM_PWM_ConfigChannel+0x2a8>)
 8003346:	f7fd fbf9 	bl	8000b3c <assert_failed>
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
 800334a:	68bb      	ldr	r3, [r7, #8]
 800334c:	689b      	ldr	r3, [r3, #8]
 800334e:	2b00      	cmp	r3, #0
 8003350:	d008      	beq.n	8003364 <HAL_TIM_PWM_ConfigChannel+0x68>
 8003352:	68bb      	ldr	r3, [r7, #8]
 8003354:	689b      	ldr	r3, [r3, #8]
 8003356:	2b02      	cmp	r3, #2
 8003358:	d004      	beq.n	8003364 <HAL_TIM_PWM_ConfigChannel+0x68>
 800335a:	f241 0114 	movw	r1, #4116	; 0x1014
 800335e:	4891      	ldr	r0, [pc, #580]	; (80035a4 <HAL_TIM_PWM_ConfigChannel+0x2a8>)
 8003360:	f7fd fbec 	bl	8000b3c <assert_failed>
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));
 8003364:	68bb      	ldr	r3, [r7, #8]
 8003366:	691b      	ldr	r3, [r3, #16]
 8003368:	2b00      	cmp	r3, #0
 800336a:	d008      	beq.n	800337e <HAL_TIM_PWM_ConfigChannel+0x82>
 800336c:	68bb      	ldr	r3, [r7, #8]
 800336e:	691b      	ldr	r3, [r3, #16]
 8003370:	2b04      	cmp	r3, #4
 8003372:	d004      	beq.n	800337e <HAL_TIM_PWM_ConfigChannel+0x82>
 8003374:	f241 0115 	movw	r1, #4117	; 0x1015
 8003378:	488a      	ldr	r0, [pc, #552]	; (80035a4 <HAL_TIM_PWM_ConfigChannel+0x2a8>)
 800337a:	f7fd fbdf 	bl	8000b3c <assert_failed>

  /* Process Locked */
  __HAL_LOCK(htim);
 800337e:	68fb      	ldr	r3, [r7, #12]
 8003380:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8003384:	2b01      	cmp	r3, #1
 8003386:	d101      	bne.n	800338c <HAL_TIM_PWM_ConfigChannel+0x90>
 8003388:	2302      	movs	r3, #2
 800338a:	e119      	b.n	80035c0 <HAL_TIM_PWM_ConfigChannel+0x2c4>
 800338c:	68fb      	ldr	r3, [r7, #12]
 800338e:	2201      	movs	r2, #1
 8003390:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  switch (Channel)
 8003394:	687b      	ldr	r3, [r7, #4]
 8003396:	2b0c      	cmp	r3, #12
 8003398:	f200 810c 	bhi.w	80035b4 <HAL_TIM_PWM_ConfigChannel+0x2b8>
 800339c:	a201      	add	r2, pc, #4	; (adr r2, 80033a4 <HAL_TIM_PWM_ConfigChannel+0xa8>)
 800339e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80033a2:	bf00      	nop
 80033a4:	080033d9 	.word	0x080033d9
 80033a8:	080035b5 	.word	0x080035b5
 80033ac:	080035b5 	.word	0x080035b5
 80033b0:	080035b5 	.word	0x080035b5
 80033b4:	0800344b 	.word	0x0800344b
 80033b8:	080035b5 	.word	0x080035b5
 80033bc:	080035b5 	.word	0x080035b5
 80033c0:	080035b5 	.word	0x080035b5
 80033c4:	080034bf 	.word	0x080034bf
 80033c8:	080035b5 	.word	0x080035b5
 80033cc:	080035b5 	.word	0x080035b5
 80033d0:	080035b5 	.word	0x080035b5
 80033d4:	08003531 	.word	0x08003531
  {
    case TIM_CHANNEL_1:
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));
 80033d8:	68fb      	ldr	r3, [r7, #12]
 80033da:	681b      	ldr	r3, [r3, #0]
 80033dc:	4a72      	ldr	r2, [pc, #456]	; (80035a8 <HAL_TIM_PWM_ConfigChannel+0x2ac>)
 80033de:	4293      	cmp	r3, r2
 80033e0:	d013      	beq.n	800340a <HAL_TIM_PWM_ConfigChannel+0x10e>
 80033e2:	68fb      	ldr	r3, [r7, #12]
 80033e4:	681b      	ldr	r3, [r3, #0]
 80033e6:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80033ea:	d00e      	beq.n	800340a <HAL_TIM_PWM_ConfigChannel+0x10e>
 80033ec:	68fb      	ldr	r3, [r7, #12]
 80033ee:	681b      	ldr	r3, [r3, #0]
 80033f0:	4a6e      	ldr	r2, [pc, #440]	; (80035ac <HAL_TIM_PWM_ConfigChannel+0x2b0>)
 80033f2:	4293      	cmp	r3, r2
 80033f4:	d009      	beq.n	800340a <HAL_TIM_PWM_ConfigChannel+0x10e>
 80033f6:	68fb      	ldr	r3, [r7, #12]
 80033f8:	681b      	ldr	r3, [r3, #0]
 80033fa:	4a6d      	ldr	r2, [pc, #436]	; (80035b0 <HAL_TIM_PWM_ConfigChannel+0x2b4>)
 80033fc:	4293      	cmp	r3, r2
 80033fe:	d004      	beq.n	800340a <HAL_TIM_PWM_ConfigChannel+0x10e>
 8003400:	f241 011f 	movw	r1, #4127	; 0x101f
 8003404:	4867      	ldr	r0, [pc, #412]	; (80035a4 <HAL_TIM_PWM_ConfigChannel+0x2a8>)
 8003406:	f7fd fb99 	bl	8000b3c <assert_failed>

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 800340a:	68fb      	ldr	r3, [r7, #12]
 800340c:	681b      	ldr	r3, [r3, #0]
 800340e:	68b9      	ldr	r1, [r7, #8]
 8003410:	4618      	mov	r0, r3
 8003412:	f000 f93b 	bl	800368c <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8003416:	68fb      	ldr	r3, [r7, #12]
 8003418:	681b      	ldr	r3, [r3, #0]
 800341a:	699a      	ldr	r2, [r3, #24]
 800341c:	68fb      	ldr	r3, [r7, #12]
 800341e:	681b      	ldr	r3, [r3, #0]
 8003420:	f042 0208 	orr.w	r2, r2, #8
 8003424:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8003426:	68fb      	ldr	r3, [r7, #12]
 8003428:	681b      	ldr	r3, [r3, #0]
 800342a:	699a      	ldr	r2, [r3, #24]
 800342c:	68fb      	ldr	r3, [r7, #12]
 800342e:	681b      	ldr	r3, [r3, #0]
 8003430:	f022 0204 	bic.w	r2, r2, #4
 8003434:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8003436:	68fb      	ldr	r3, [r7, #12]
 8003438:	681b      	ldr	r3, [r3, #0]
 800343a:	6999      	ldr	r1, [r3, #24]
 800343c:	68bb      	ldr	r3, [r7, #8]
 800343e:	691a      	ldr	r2, [r3, #16]
 8003440:	68fb      	ldr	r3, [r7, #12]
 8003442:	681b      	ldr	r3, [r3, #0]
 8003444:	430a      	orrs	r2, r1
 8003446:	619a      	str	r2, [r3, #24]
      break;
 8003448:	e0b5      	b.n	80035b6 <HAL_TIM_PWM_ConfigChannel+0x2ba>
    }

    case TIM_CHANNEL_2:
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));
 800344a:	68fb      	ldr	r3, [r7, #12]
 800344c:	681b      	ldr	r3, [r3, #0]
 800344e:	4a56      	ldr	r2, [pc, #344]	; (80035a8 <HAL_TIM_PWM_ConfigChannel+0x2ac>)
 8003450:	4293      	cmp	r3, r2
 8003452:	d013      	beq.n	800347c <HAL_TIM_PWM_ConfigChannel+0x180>
 8003454:	68fb      	ldr	r3, [r7, #12]
 8003456:	681b      	ldr	r3, [r3, #0]
 8003458:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800345c:	d00e      	beq.n	800347c <HAL_TIM_PWM_ConfigChannel+0x180>
 800345e:	68fb      	ldr	r3, [r7, #12]
 8003460:	681b      	ldr	r3, [r3, #0]
 8003462:	4a52      	ldr	r2, [pc, #328]	; (80035ac <HAL_TIM_PWM_ConfigChannel+0x2b0>)
 8003464:	4293      	cmp	r3, r2
 8003466:	d009      	beq.n	800347c <HAL_TIM_PWM_ConfigChannel+0x180>
 8003468:	68fb      	ldr	r3, [r7, #12]
 800346a:	681b      	ldr	r3, [r3, #0]
 800346c:	4a50      	ldr	r2, [pc, #320]	; (80035b0 <HAL_TIM_PWM_ConfigChannel+0x2b4>)
 800346e:	4293      	cmp	r3, r2
 8003470:	d004      	beq.n	800347c <HAL_TIM_PWM_ConfigChannel+0x180>
 8003472:	f241 0130 	movw	r1, #4144	; 0x1030
 8003476:	484b      	ldr	r0, [pc, #300]	; (80035a4 <HAL_TIM_PWM_ConfigChannel+0x2a8>)
 8003478:	f7fd fb60 	bl	8000b3c <assert_failed>

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 800347c:	68fb      	ldr	r3, [r7, #12]
 800347e:	681b      	ldr	r3, [r3, #0]
 8003480:	68b9      	ldr	r1, [r7, #8]
 8003482:	4618      	mov	r0, r3
 8003484:	f000 f992 	bl	80037ac <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8003488:	68fb      	ldr	r3, [r7, #12]
 800348a:	681b      	ldr	r3, [r3, #0]
 800348c:	699a      	ldr	r2, [r3, #24]
 800348e:	68fb      	ldr	r3, [r7, #12]
 8003490:	681b      	ldr	r3, [r3, #0]
 8003492:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8003496:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8003498:	68fb      	ldr	r3, [r7, #12]
 800349a:	681b      	ldr	r3, [r3, #0]
 800349c:	699a      	ldr	r2, [r3, #24]
 800349e:	68fb      	ldr	r3, [r7, #12]
 80034a0:	681b      	ldr	r3, [r3, #0]
 80034a2:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80034a6:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 80034a8:	68fb      	ldr	r3, [r7, #12]
 80034aa:	681b      	ldr	r3, [r3, #0]
 80034ac:	6999      	ldr	r1, [r3, #24]
 80034ae:	68bb      	ldr	r3, [r7, #8]
 80034b0:	691b      	ldr	r3, [r3, #16]
 80034b2:	021a      	lsls	r2, r3, #8
 80034b4:	68fb      	ldr	r3, [r7, #12]
 80034b6:	681b      	ldr	r3, [r3, #0]
 80034b8:	430a      	orrs	r2, r1
 80034ba:	619a      	str	r2, [r3, #24]
      break;
 80034bc:	e07b      	b.n	80035b6 <HAL_TIM_PWM_ConfigChannel+0x2ba>
    }

    case TIM_CHANNEL_3:
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));
 80034be:	68fb      	ldr	r3, [r7, #12]
 80034c0:	681b      	ldr	r3, [r3, #0]
 80034c2:	4a39      	ldr	r2, [pc, #228]	; (80035a8 <HAL_TIM_PWM_ConfigChannel+0x2ac>)
 80034c4:	4293      	cmp	r3, r2
 80034c6:	d013      	beq.n	80034f0 <HAL_TIM_PWM_ConfigChannel+0x1f4>
 80034c8:	68fb      	ldr	r3, [r7, #12]
 80034ca:	681b      	ldr	r3, [r3, #0]
 80034cc:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80034d0:	d00e      	beq.n	80034f0 <HAL_TIM_PWM_ConfigChannel+0x1f4>
 80034d2:	68fb      	ldr	r3, [r7, #12]
 80034d4:	681b      	ldr	r3, [r3, #0]
 80034d6:	4a35      	ldr	r2, [pc, #212]	; (80035ac <HAL_TIM_PWM_ConfigChannel+0x2b0>)
 80034d8:	4293      	cmp	r3, r2
 80034da:	d009      	beq.n	80034f0 <HAL_TIM_PWM_ConfigChannel+0x1f4>
 80034dc:	68fb      	ldr	r3, [r7, #12]
 80034de:	681b      	ldr	r3, [r3, #0]
 80034e0:	4a33      	ldr	r2, [pc, #204]	; (80035b0 <HAL_TIM_PWM_ConfigChannel+0x2b4>)
 80034e2:	4293      	cmp	r3, r2
 80034e4:	d004      	beq.n	80034f0 <HAL_TIM_PWM_ConfigChannel+0x1f4>
 80034e6:	f241 0141 	movw	r1, #4161	; 0x1041
 80034ea:	482e      	ldr	r0, [pc, #184]	; (80035a4 <HAL_TIM_PWM_ConfigChannel+0x2a8>)
 80034ec:	f7fd fb26 	bl	8000b3c <assert_failed>

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 80034f0:	68fb      	ldr	r3, [r7, #12]
 80034f2:	681b      	ldr	r3, [r3, #0]
 80034f4:	68b9      	ldr	r1, [r7, #8]
 80034f6:	4618      	mov	r0, r3
 80034f8:	f000 f9ec 	bl	80038d4 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 80034fc:	68fb      	ldr	r3, [r7, #12]
 80034fe:	681b      	ldr	r3, [r3, #0]
 8003500:	69da      	ldr	r2, [r3, #28]
 8003502:	68fb      	ldr	r3, [r7, #12]
 8003504:	681b      	ldr	r3, [r3, #0]
 8003506:	f042 0208 	orr.w	r2, r2, #8
 800350a:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 800350c:	68fb      	ldr	r3, [r7, #12]
 800350e:	681b      	ldr	r3, [r3, #0]
 8003510:	69da      	ldr	r2, [r3, #28]
 8003512:	68fb      	ldr	r3, [r7, #12]
 8003514:	681b      	ldr	r3, [r3, #0]
 8003516:	f022 0204 	bic.w	r2, r2, #4
 800351a:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 800351c:	68fb      	ldr	r3, [r7, #12]
 800351e:	681b      	ldr	r3, [r3, #0]
 8003520:	69d9      	ldr	r1, [r3, #28]
 8003522:	68bb      	ldr	r3, [r7, #8]
 8003524:	691a      	ldr	r2, [r3, #16]
 8003526:	68fb      	ldr	r3, [r7, #12]
 8003528:	681b      	ldr	r3, [r3, #0]
 800352a:	430a      	orrs	r2, r1
 800352c:	61da      	str	r2, [r3, #28]
      break;
 800352e:	e042      	b.n	80035b6 <HAL_TIM_PWM_ConfigChannel+0x2ba>
    }

    case TIM_CHANNEL_4:
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));
 8003530:	68fb      	ldr	r3, [r7, #12]
 8003532:	681b      	ldr	r3, [r3, #0]
 8003534:	4a1c      	ldr	r2, [pc, #112]	; (80035a8 <HAL_TIM_PWM_ConfigChannel+0x2ac>)
 8003536:	4293      	cmp	r3, r2
 8003538:	d013      	beq.n	8003562 <HAL_TIM_PWM_ConfigChannel+0x266>
 800353a:	68fb      	ldr	r3, [r7, #12]
 800353c:	681b      	ldr	r3, [r3, #0]
 800353e:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8003542:	d00e      	beq.n	8003562 <HAL_TIM_PWM_ConfigChannel+0x266>
 8003544:	68fb      	ldr	r3, [r7, #12]
 8003546:	681b      	ldr	r3, [r3, #0]
 8003548:	4a18      	ldr	r2, [pc, #96]	; (80035ac <HAL_TIM_PWM_ConfigChannel+0x2b0>)
 800354a:	4293      	cmp	r3, r2
 800354c:	d009      	beq.n	8003562 <HAL_TIM_PWM_ConfigChannel+0x266>
 800354e:	68fb      	ldr	r3, [r7, #12]
 8003550:	681b      	ldr	r3, [r3, #0]
 8003552:	4a17      	ldr	r2, [pc, #92]	; (80035b0 <HAL_TIM_PWM_ConfigChannel+0x2b4>)
 8003554:	4293      	cmp	r3, r2
 8003556:	d004      	beq.n	8003562 <HAL_TIM_PWM_ConfigChannel+0x266>
 8003558:	f241 0152 	movw	r1, #4178	; 0x1052
 800355c:	4811      	ldr	r0, [pc, #68]	; (80035a4 <HAL_TIM_PWM_ConfigChannel+0x2a8>)
 800355e:	f7fd faed 	bl	8000b3c <assert_failed>

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8003562:	68fb      	ldr	r3, [r7, #12]
 8003564:	681b      	ldr	r3, [r3, #0]
 8003566:	68b9      	ldr	r1, [r7, #8]
 8003568:	4618      	mov	r0, r3
 800356a:	f000 fa47 	bl	80039fc <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 800356e:	68fb      	ldr	r3, [r7, #12]
 8003570:	681b      	ldr	r3, [r3, #0]
 8003572:	69da      	ldr	r2, [r3, #28]
 8003574:	68fb      	ldr	r3, [r7, #12]
 8003576:	681b      	ldr	r3, [r3, #0]
 8003578:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 800357c:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 800357e:	68fb      	ldr	r3, [r7, #12]
 8003580:	681b      	ldr	r3, [r3, #0]
 8003582:	69da      	ldr	r2, [r3, #28]
 8003584:	68fb      	ldr	r3, [r7, #12]
 8003586:	681b      	ldr	r3, [r3, #0]
 8003588:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800358c:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 800358e:	68fb      	ldr	r3, [r7, #12]
 8003590:	681b      	ldr	r3, [r3, #0]
 8003592:	69d9      	ldr	r1, [r3, #28]
 8003594:	68bb      	ldr	r3, [r7, #8]
 8003596:	691b      	ldr	r3, [r3, #16]
 8003598:	021a      	lsls	r2, r3, #8
 800359a:	68fb      	ldr	r3, [r7, #12]
 800359c:	681b      	ldr	r3, [r3, #0]
 800359e:	430a      	orrs	r2, r1
 80035a0:	61da      	str	r2, [r3, #28]
      break;
 80035a2:	e008      	b.n	80035b6 <HAL_TIM_PWM_ConfigChannel+0x2ba>
 80035a4:	08008df8 	.word	0x08008df8
 80035a8:	40012c00 	.word	0x40012c00
 80035ac:	40000400 	.word	0x40000400
 80035b0:	40000800 	.word	0x40000800
    }

    default:
      break;
 80035b4:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 80035b6:	68fb      	ldr	r3, [r7, #12]
 80035b8:	2200      	movs	r2, #0
 80035ba:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 80035be:	2300      	movs	r3, #0
}
 80035c0:	4618      	mov	r0, r3
 80035c2:	3710      	adds	r7, #16
 80035c4:	46bd      	mov	sp, r7
 80035c6:	bd80      	pop	{r7, pc}

080035c8 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 80035c8:	b480      	push	{r7}
 80035ca:	b085      	sub	sp, #20
 80035cc:	af00      	add	r7, sp, #0
 80035ce:	6078      	str	r0, [r7, #4]
 80035d0:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 80035d2:	687b      	ldr	r3, [r7, #4]
 80035d4:	681b      	ldr	r3, [r3, #0]
 80035d6:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 80035d8:	687b      	ldr	r3, [r7, #4]
 80035da:	4a29      	ldr	r2, [pc, #164]	; (8003680 <TIM_Base_SetConfig+0xb8>)
 80035dc:	4293      	cmp	r3, r2
 80035de:	d00b      	beq.n	80035f8 <TIM_Base_SetConfig+0x30>
 80035e0:	687b      	ldr	r3, [r7, #4]
 80035e2:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80035e6:	d007      	beq.n	80035f8 <TIM_Base_SetConfig+0x30>
 80035e8:	687b      	ldr	r3, [r7, #4]
 80035ea:	4a26      	ldr	r2, [pc, #152]	; (8003684 <TIM_Base_SetConfig+0xbc>)
 80035ec:	4293      	cmp	r3, r2
 80035ee:	d003      	beq.n	80035f8 <TIM_Base_SetConfig+0x30>
 80035f0:	687b      	ldr	r3, [r7, #4]
 80035f2:	4a25      	ldr	r2, [pc, #148]	; (8003688 <TIM_Base_SetConfig+0xc0>)
 80035f4:	4293      	cmp	r3, r2
 80035f6:	d108      	bne.n	800360a <TIM_Base_SetConfig+0x42>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 80035f8:	68fb      	ldr	r3, [r7, #12]
 80035fa:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80035fe:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8003600:	683b      	ldr	r3, [r7, #0]
 8003602:	685b      	ldr	r3, [r3, #4]
 8003604:	68fa      	ldr	r2, [r7, #12]
 8003606:	4313      	orrs	r3, r2
 8003608:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800360a:	687b      	ldr	r3, [r7, #4]
 800360c:	4a1c      	ldr	r2, [pc, #112]	; (8003680 <TIM_Base_SetConfig+0xb8>)
 800360e:	4293      	cmp	r3, r2
 8003610:	d00b      	beq.n	800362a <TIM_Base_SetConfig+0x62>
 8003612:	687b      	ldr	r3, [r7, #4]
 8003614:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8003618:	d007      	beq.n	800362a <TIM_Base_SetConfig+0x62>
 800361a:	687b      	ldr	r3, [r7, #4]
 800361c:	4a19      	ldr	r2, [pc, #100]	; (8003684 <TIM_Base_SetConfig+0xbc>)
 800361e:	4293      	cmp	r3, r2
 8003620:	d003      	beq.n	800362a <TIM_Base_SetConfig+0x62>
 8003622:	687b      	ldr	r3, [r7, #4]
 8003624:	4a18      	ldr	r2, [pc, #96]	; (8003688 <TIM_Base_SetConfig+0xc0>)
 8003626:	4293      	cmp	r3, r2
 8003628:	d108      	bne.n	800363c <TIM_Base_SetConfig+0x74>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 800362a:	68fb      	ldr	r3, [r7, #12]
 800362c:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8003630:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8003632:	683b      	ldr	r3, [r7, #0]
 8003634:	68db      	ldr	r3, [r3, #12]
 8003636:	68fa      	ldr	r2, [r7, #12]
 8003638:	4313      	orrs	r3, r2
 800363a:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 800363c:	68fb      	ldr	r3, [r7, #12]
 800363e:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8003642:	683b      	ldr	r3, [r7, #0]
 8003644:	695b      	ldr	r3, [r3, #20]
 8003646:	4313      	orrs	r3, r2
 8003648:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 800364a:	687b      	ldr	r3, [r7, #4]
 800364c:	68fa      	ldr	r2, [r7, #12]
 800364e:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8003650:	683b      	ldr	r3, [r7, #0]
 8003652:	689a      	ldr	r2, [r3, #8]
 8003654:	687b      	ldr	r3, [r7, #4]
 8003656:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8003658:	683b      	ldr	r3, [r7, #0]
 800365a:	681a      	ldr	r2, [r3, #0]
 800365c:	687b      	ldr	r3, [r7, #4]
 800365e:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8003660:	687b      	ldr	r3, [r7, #4]
 8003662:	4a07      	ldr	r2, [pc, #28]	; (8003680 <TIM_Base_SetConfig+0xb8>)
 8003664:	4293      	cmp	r3, r2
 8003666:	d103      	bne.n	8003670 <TIM_Base_SetConfig+0xa8>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8003668:	683b      	ldr	r3, [r7, #0]
 800366a:	691a      	ldr	r2, [r3, #16]
 800366c:	687b      	ldr	r3, [r7, #4]
 800366e:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8003670:	687b      	ldr	r3, [r7, #4]
 8003672:	2201      	movs	r2, #1
 8003674:	615a      	str	r2, [r3, #20]
}
 8003676:	bf00      	nop
 8003678:	3714      	adds	r7, #20
 800367a:	46bd      	mov	sp, r7
 800367c:	bc80      	pop	{r7}
 800367e:	4770      	bx	lr
 8003680:	40012c00 	.word	0x40012c00
 8003684:	40000400 	.word	0x40000400
 8003688:	40000800 	.word	0x40000800

0800368c <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 800368c:	b580      	push	{r7, lr}
 800368e:	b086      	sub	sp, #24
 8003690:	af00      	add	r7, sp, #0
 8003692:	6078      	str	r0, [r7, #4]
 8003694:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8003696:	687b      	ldr	r3, [r7, #4]
 8003698:	6a1b      	ldr	r3, [r3, #32]
 800369a:	f023 0201 	bic.w	r2, r3, #1
 800369e:	687b      	ldr	r3, [r7, #4]
 80036a0:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80036a2:	687b      	ldr	r3, [r7, #4]
 80036a4:	6a1b      	ldr	r3, [r3, #32]
 80036a6:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80036a8:	687b      	ldr	r3, [r7, #4]
 80036aa:	685b      	ldr	r3, [r3, #4]
 80036ac:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 80036ae:	687b      	ldr	r3, [r7, #4]
 80036b0:	699b      	ldr	r3, [r3, #24]
 80036b2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 80036b4:	68fb      	ldr	r3, [r7, #12]
 80036b6:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80036ba:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 80036bc:	68fb      	ldr	r3, [r7, #12]
 80036be:	f023 0303 	bic.w	r3, r3, #3
 80036c2:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 80036c4:	683b      	ldr	r3, [r7, #0]
 80036c6:	681b      	ldr	r3, [r3, #0]
 80036c8:	68fa      	ldr	r2, [r7, #12]
 80036ca:	4313      	orrs	r3, r2
 80036cc:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 80036ce:	697b      	ldr	r3, [r7, #20]
 80036d0:	f023 0302 	bic.w	r3, r3, #2
 80036d4:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 80036d6:	683b      	ldr	r3, [r7, #0]
 80036d8:	689b      	ldr	r3, [r3, #8]
 80036da:	697a      	ldr	r2, [r7, #20]
 80036dc:	4313      	orrs	r3, r2
 80036de:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 80036e0:	687b      	ldr	r3, [r7, #4]
 80036e2:	4a30      	ldr	r2, [pc, #192]	; (80037a4 <TIM_OC1_SetConfig+0x118>)
 80036e4:	4293      	cmp	r3, r2
 80036e6:	d119      	bne.n	800371c <TIM_OC1_SetConfig+0x90>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));
 80036e8:	683b      	ldr	r3, [r7, #0]
 80036ea:	68db      	ldr	r3, [r3, #12]
 80036ec:	2b00      	cmp	r3, #0
 80036ee:	d008      	beq.n	8003702 <TIM_OC1_SetConfig+0x76>
 80036f0:	683b      	ldr	r3, [r7, #0]
 80036f2:	68db      	ldr	r3, [r3, #12]
 80036f4:	2b08      	cmp	r3, #8
 80036f6:	d004      	beq.n	8003702 <TIM_OC1_SetConfig+0x76>
 80036f8:	f641 2103 	movw	r1, #6659	; 0x1a03
 80036fc:	482a      	ldr	r0, [pc, #168]	; (80037a8 <TIM_OC1_SetConfig+0x11c>)
 80036fe:	f7fd fa1d 	bl	8000b3c <assert_failed>

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8003702:	697b      	ldr	r3, [r7, #20]
 8003704:	f023 0308 	bic.w	r3, r3, #8
 8003708:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 800370a:	683b      	ldr	r3, [r7, #0]
 800370c:	68db      	ldr	r3, [r3, #12]
 800370e:	697a      	ldr	r2, [r7, #20]
 8003710:	4313      	orrs	r3, r2
 8003712:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 8003714:	697b      	ldr	r3, [r7, #20]
 8003716:	f023 0304 	bic.w	r3, r3, #4
 800371a:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800371c:	687b      	ldr	r3, [r7, #4]
 800371e:	4a21      	ldr	r2, [pc, #132]	; (80037a4 <TIM_OC1_SetConfig+0x118>)
 8003720:	4293      	cmp	r3, r2
 8003722:	d12d      	bne.n	8003780 <TIM_OC1_SetConfig+0xf4>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
 8003724:	683b      	ldr	r3, [r7, #0]
 8003726:	699b      	ldr	r3, [r3, #24]
 8003728:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800372c:	d008      	beq.n	8003740 <TIM_OC1_SetConfig+0xb4>
 800372e:	683b      	ldr	r3, [r7, #0]
 8003730:	699b      	ldr	r3, [r3, #24]
 8003732:	2b00      	cmp	r3, #0
 8003734:	d004      	beq.n	8003740 <TIM_OC1_SetConfig+0xb4>
 8003736:	f641 2110 	movw	r1, #6672	; 0x1a10
 800373a:	481b      	ldr	r0, [pc, #108]	; (80037a8 <TIM_OC1_SetConfig+0x11c>)
 800373c:	f7fd f9fe 	bl	8000b3c <assert_failed>
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));
 8003740:	683b      	ldr	r3, [r7, #0]
 8003742:	695b      	ldr	r3, [r3, #20]
 8003744:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8003748:	d008      	beq.n	800375c <TIM_OC1_SetConfig+0xd0>
 800374a:	683b      	ldr	r3, [r7, #0]
 800374c:	695b      	ldr	r3, [r3, #20]
 800374e:	2b00      	cmp	r3, #0
 8003750:	d004      	beq.n	800375c <TIM_OC1_SetConfig+0xd0>
 8003752:	f641 2111 	movw	r1, #6673	; 0x1a11
 8003756:	4814      	ldr	r0, [pc, #80]	; (80037a8 <TIM_OC1_SetConfig+0x11c>)
 8003758:	f7fd f9f0 	bl	8000b3c <assert_failed>

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 800375c:	693b      	ldr	r3, [r7, #16]
 800375e:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8003762:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 8003764:	693b      	ldr	r3, [r7, #16]
 8003766:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 800376a:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 800376c:	683b      	ldr	r3, [r7, #0]
 800376e:	695b      	ldr	r3, [r3, #20]
 8003770:	693a      	ldr	r2, [r7, #16]
 8003772:	4313      	orrs	r3, r2
 8003774:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8003776:	683b      	ldr	r3, [r7, #0]
 8003778:	699b      	ldr	r3, [r3, #24]
 800377a:	693a      	ldr	r2, [r7, #16]
 800377c:	4313      	orrs	r3, r2
 800377e:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8003780:	687b      	ldr	r3, [r7, #4]
 8003782:	693a      	ldr	r2, [r7, #16]
 8003784:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8003786:	687b      	ldr	r3, [r7, #4]
 8003788:	68fa      	ldr	r2, [r7, #12]
 800378a:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 800378c:	683b      	ldr	r3, [r7, #0]
 800378e:	685a      	ldr	r2, [r3, #4]
 8003790:	687b      	ldr	r3, [r7, #4]
 8003792:	635a      	str	r2, [r3, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8003794:	687b      	ldr	r3, [r7, #4]
 8003796:	697a      	ldr	r2, [r7, #20]
 8003798:	621a      	str	r2, [r3, #32]
}
 800379a:	bf00      	nop
 800379c:	3718      	adds	r7, #24
 800379e:	46bd      	mov	sp, r7
 80037a0:	bd80      	pop	{r7, pc}
 80037a2:	bf00      	nop
 80037a4:	40012c00 	.word	0x40012c00
 80037a8:	08008df8 	.word	0x08008df8

080037ac <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 80037ac:	b580      	push	{r7, lr}
 80037ae:	b086      	sub	sp, #24
 80037b0:	af00      	add	r7, sp, #0
 80037b2:	6078      	str	r0, [r7, #4]
 80037b4:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80037b6:	687b      	ldr	r3, [r7, #4]
 80037b8:	6a1b      	ldr	r3, [r3, #32]
 80037ba:	f023 0210 	bic.w	r2, r3, #16
 80037be:	687b      	ldr	r3, [r7, #4]
 80037c0:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80037c2:	687b      	ldr	r3, [r7, #4]
 80037c4:	6a1b      	ldr	r3, [r3, #32]
 80037c6:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80037c8:	687b      	ldr	r3, [r7, #4]
 80037ca:	685b      	ldr	r3, [r3, #4]
 80037cc:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 80037ce:	687b      	ldr	r3, [r7, #4]
 80037d0:	699b      	ldr	r3, [r3, #24]
 80037d2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 80037d4:	68fb      	ldr	r3, [r7, #12]
 80037d6:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 80037da:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 80037dc:	68fb      	ldr	r3, [r7, #12]
 80037de:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80037e2:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 80037e4:	683b      	ldr	r3, [r7, #0]
 80037e6:	681b      	ldr	r3, [r3, #0]
 80037e8:	021b      	lsls	r3, r3, #8
 80037ea:	68fa      	ldr	r2, [r7, #12]
 80037ec:	4313      	orrs	r3, r2
 80037ee:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 80037f0:	697b      	ldr	r3, [r7, #20]
 80037f2:	f023 0320 	bic.w	r3, r3, #32
 80037f6:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 80037f8:	683b      	ldr	r3, [r7, #0]
 80037fa:	689b      	ldr	r3, [r3, #8]
 80037fc:	011b      	lsls	r3, r3, #4
 80037fe:	697a      	ldr	r2, [r7, #20]
 8003800:	4313      	orrs	r3, r2
 8003802:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8003804:	687b      	ldr	r3, [r7, #4]
 8003806:	4a31      	ldr	r2, [pc, #196]	; (80038cc <TIM_OC2_SetConfig+0x120>)
 8003808:	4293      	cmp	r3, r2
 800380a:	d11a      	bne.n	8003842 <TIM_OC2_SetConfig+0x96>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));
 800380c:	683b      	ldr	r3, [r7, #0]
 800380e:	68db      	ldr	r3, [r3, #12]
 8003810:	2b00      	cmp	r3, #0
 8003812:	d008      	beq.n	8003826 <TIM_OC2_SetConfig+0x7a>
 8003814:	683b      	ldr	r3, [r7, #0]
 8003816:	68db      	ldr	r3, [r3, #12]
 8003818:	2b08      	cmp	r3, #8
 800381a:	d004      	beq.n	8003826 <TIM_OC2_SetConfig+0x7a>
 800381c:	f641 214e 	movw	r1, #6734	; 0x1a4e
 8003820:	482b      	ldr	r0, [pc, #172]	; (80038d0 <TIM_OC2_SetConfig+0x124>)
 8003822:	f7fd f98b 	bl	8000b3c <assert_failed>

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 8003826:	697b      	ldr	r3, [r7, #20]
 8003828:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800382c:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 800382e:	683b      	ldr	r3, [r7, #0]
 8003830:	68db      	ldr	r3, [r3, #12]
 8003832:	011b      	lsls	r3, r3, #4
 8003834:	697a      	ldr	r2, [r7, #20]
 8003836:	4313      	orrs	r3, r2
 8003838:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 800383a:	697b      	ldr	r3, [r7, #20]
 800383c:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8003840:	617b      	str	r3, [r7, #20]

  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8003842:	687b      	ldr	r3, [r7, #4]
 8003844:	4a21      	ldr	r2, [pc, #132]	; (80038cc <TIM_OC2_SetConfig+0x120>)
 8003846:	4293      	cmp	r3, r2
 8003848:	d12f      	bne.n	80038aa <TIM_OC2_SetConfig+0xfe>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
 800384a:	683b      	ldr	r3, [r7, #0]
 800384c:	699b      	ldr	r3, [r3, #24]
 800384e:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8003852:	d008      	beq.n	8003866 <TIM_OC2_SetConfig+0xba>
 8003854:	683b      	ldr	r3, [r7, #0]
 8003856:	699b      	ldr	r3, [r3, #24]
 8003858:	2b00      	cmp	r3, #0
 800385a:	d004      	beq.n	8003866 <TIM_OC2_SetConfig+0xba>
 800385c:	f641 215c 	movw	r1, #6748	; 0x1a5c
 8003860:	481b      	ldr	r0, [pc, #108]	; (80038d0 <TIM_OC2_SetConfig+0x124>)
 8003862:	f7fd f96b 	bl	8000b3c <assert_failed>
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));
 8003866:	683b      	ldr	r3, [r7, #0]
 8003868:	695b      	ldr	r3, [r3, #20]
 800386a:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800386e:	d008      	beq.n	8003882 <TIM_OC2_SetConfig+0xd6>
 8003870:	683b      	ldr	r3, [r7, #0]
 8003872:	695b      	ldr	r3, [r3, #20]
 8003874:	2b00      	cmp	r3, #0
 8003876:	d004      	beq.n	8003882 <TIM_OC2_SetConfig+0xd6>
 8003878:	f641 215d 	movw	r1, #6749	; 0x1a5d
 800387c:	4814      	ldr	r0, [pc, #80]	; (80038d0 <TIM_OC2_SetConfig+0x124>)
 800387e:	f7fd f95d 	bl	8000b3c <assert_failed>

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 8003882:	693b      	ldr	r3, [r7, #16]
 8003884:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8003888:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 800388a:	693b      	ldr	r3, [r7, #16]
 800388c:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8003890:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8003892:	683b      	ldr	r3, [r7, #0]
 8003894:	695b      	ldr	r3, [r3, #20]
 8003896:	009b      	lsls	r3, r3, #2
 8003898:	693a      	ldr	r2, [r7, #16]
 800389a:	4313      	orrs	r3, r2
 800389c:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 800389e:	683b      	ldr	r3, [r7, #0]
 80038a0:	699b      	ldr	r3, [r3, #24]
 80038a2:	009b      	lsls	r3, r3, #2
 80038a4:	693a      	ldr	r2, [r7, #16]
 80038a6:	4313      	orrs	r3, r2
 80038a8:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80038aa:	687b      	ldr	r3, [r7, #4]
 80038ac:	693a      	ldr	r2, [r7, #16]
 80038ae:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 80038b0:	687b      	ldr	r3, [r7, #4]
 80038b2:	68fa      	ldr	r2, [r7, #12]
 80038b4:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 80038b6:	683b      	ldr	r3, [r7, #0]
 80038b8:	685a      	ldr	r2, [r3, #4]
 80038ba:	687b      	ldr	r3, [r7, #4]
 80038bc:	639a      	str	r2, [r3, #56]	; 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80038be:	687b      	ldr	r3, [r7, #4]
 80038c0:	697a      	ldr	r2, [r7, #20]
 80038c2:	621a      	str	r2, [r3, #32]
}
 80038c4:	bf00      	nop
 80038c6:	3718      	adds	r7, #24
 80038c8:	46bd      	mov	sp, r7
 80038ca:	bd80      	pop	{r7, pc}
 80038cc:	40012c00 	.word	0x40012c00
 80038d0:	08008df8 	.word	0x08008df8

080038d4 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 80038d4:	b580      	push	{r7, lr}
 80038d6:	b086      	sub	sp, #24
 80038d8:	af00      	add	r7, sp, #0
 80038da:	6078      	str	r0, [r7, #4]
 80038dc:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 80038de:	687b      	ldr	r3, [r7, #4]
 80038e0:	6a1b      	ldr	r3, [r3, #32]
 80038e2:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 80038e6:	687b      	ldr	r3, [r7, #4]
 80038e8:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80038ea:	687b      	ldr	r3, [r7, #4]
 80038ec:	6a1b      	ldr	r3, [r3, #32]
 80038ee:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80038f0:	687b      	ldr	r3, [r7, #4]
 80038f2:	685b      	ldr	r3, [r3, #4]
 80038f4:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 80038f6:	687b      	ldr	r3, [r7, #4]
 80038f8:	69db      	ldr	r3, [r3, #28]
 80038fa:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 80038fc:	68fb      	ldr	r3, [r7, #12]
 80038fe:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8003902:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8003904:	68fb      	ldr	r3, [r7, #12]
 8003906:	f023 0303 	bic.w	r3, r3, #3
 800390a:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 800390c:	683b      	ldr	r3, [r7, #0]
 800390e:	681b      	ldr	r3, [r3, #0]
 8003910:	68fa      	ldr	r2, [r7, #12]
 8003912:	4313      	orrs	r3, r2
 8003914:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 8003916:	697b      	ldr	r3, [r7, #20]
 8003918:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 800391c:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 800391e:	683b      	ldr	r3, [r7, #0]
 8003920:	689b      	ldr	r3, [r3, #8]
 8003922:	021b      	lsls	r3, r3, #8
 8003924:	697a      	ldr	r2, [r7, #20]
 8003926:	4313      	orrs	r3, r2
 8003928:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 800392a:	687b      	ldr	r3, [r7, #4]
 800392c:	4a31      	ldr	r2, [pc, #196]	; (80039f4 <TIM_OC3_SetConfig+0x120>)
 800392e:	4293      	cmp	r3, r2
 8003930:	d11a      	bne.n	8003968 <TIM_OC3_SetConfig+0x94>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));
 8003932:	683b      	ldr	r3, [r7, #0]
 8003934:	68db      	ldr	r3, [r3, #12]
 8003936:	2b00      	cmp	r3, #0
 8003938:	d008      	beq.n	800394c <TIM_OC3_SetConfig+0x78>
 800393a:	683b      	ldr	r3, [r7, #0]
 800393c:	68db      	ldr	r3, [r3, #12]
 800393e:	2b08      	cmp	r3, #8
 8003940:	d004      	beq.n	800394c <TIM_OC3_SetConfig+0x78>
 8003942:	f641 2199 	movw	r1, #6809	; 0x1a99
 8003946:	482c      	ldr	r0, [pc, #176]	; (80039f8 <TIM_OC3_SetConfig+0x124>)
 8003948:	f7fd f8f8 	bl	8000b3c <assert_failed>

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 800394c:	697b      	ldr	r3, [r7, #20]
 800394e:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8003952:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8003954:	683b      	ldr	r3, [r7, #0]
 8003956:	68db      	ldr	r3, [r3, #12]
 8003958:	021b      	lsls	r3, r3, #8
 800395a:	697a      	ldr	r2, [r7, #20]
 800395c:	4313      	orrs	r3, r2
 800395e:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 8003960:	697b      	ldr	r3, [r7, #20]
 8003962:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8003966:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8003968:	687b      	ldr	r3, [r7, #4]
 800396a:	4a22      	ldr	r2, [pc, #136]	; (80039f4 <TIM_OC3_SetConfig+0x120>)
 800396c:	4293      	cmp	r3, r2
 800396e:	d12f      	bne.n	80039d0 <TIM_OC3_SetConfig+0xfc>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
 8003970:	683b      	ldr	r3, [r7, #0]
 8003972:	699b      	ldr	r3, [r3, #24]
 8003974:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8003978:	d008      	beq.n	800398c <TIM_OC3_SetConfig+0xb8>
 800397a:	683b      	ldr	r3, [r7, #0]
 800397c:	699b      	ldr	r3, [r3, #24]
 800397e:	2b00      	cmp	r3, #0
 8003980:	d004      	beq.n	800398c <TIM_OC3_SetConfig+0xb8>
 8003982:	f641 21a6 	movw	r1, #6822	; 0x1aa6
 8003986:	481c      	ldr	r0, [pc, #112]	; (80039f8 <TIM_OC3_SetConfig+0x124>)
 8003988:	f7fd f8d8 	bl	8000b3c <assert_failed>
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));
 800398c:	683b      	ldr	r3, [r7, #0]
 800398e:	695b      	ldr	r3, [r3, #20]
 8003990:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8003994:	d008      	beq.n	80039a8 <TIM_OC3_SetConfig+0xd4>
 8003996:	683b      	ldr	r3, [r7, #0]
 8003998:	695b      	ldr	r3, [r3, #20]
 800399a:	2b00      	cmp	r3, #0
 800399c:	d004      	beq.n	80039a8 <TIM_OC3_SetConfig+0xd4>
 800399e:	f641 21a7 	movw	r1, #6823	; 0x1aa7
 80039a2:	4815      	ldr	r0, [pc, #84]	; (80039f8 <TIM_OC3_SetConfig+0x124>)
 80039a4:	f7fd f8ca 	bl	8000b3c <assert_failed>

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 80039a8:	693b      	ldr	r3, [r7, #16]
 80039aa:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 80039ae:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 80039b0:	693b      	ldr	r3, [r7, #16]
 80039b2:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 80039b6:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 80039b8:	683b      	ldr	r3, [r7, #0]
 80039ba:	695b      	ldr	r3, [r3, #20]
 80039bc:	011b      	lsls	r3, r3, #4
 80039be:	693a      	ldr	r2, [r7, #16]
 80039c0:	4313      	orrs	r3, r2
 80039c2:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 80039c4:	683b      	ldr	r3, [r7, #0]
 80039c6:	699b      	ldr	r3, [r3, #24]
 80039c8:	011b      	lsls	r3, r3, #4
 80039ca:	693a      	ldr	r2, [r7, #16]
 80039cc:	4313      	orrs	r3, r2
 80039ce:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80039d0:	687b      	ldr	r3, [r7, #4]
 80039d2:	693a      	ldr	r2, [r7, #16]
 80039d4:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 80039d6:	687b      	ldr	r3, [r7, #4]
 80039d8:	68fa      	ldr	r2, [r7, #12]
 80039da:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 80039dc:	683b      	ldr	r3, [r7, #0]
 80039de:	685a      	ldr	r2, [r3, #4]
 80039e0:	687b      	ldr	r3, [r7, #4]
 80039e2:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80039e4:	687b      	ldr	r3, [r7, #4]
 80039e6:	697a      	ldr	r2, [r7, #20]
 80039e8:	621a      	str	r2, [r3, #32]
}
 80039ea:	bf00      	nop
 80039ec:	3718      	adds	r7, #24
 80039ee:	46bd      	mov	sp, r7
 80039f0:	bd80      	pop	{r7, pc}
 80039f2:	bf00      	nop
 80039f4:	40012c00 	.word	0x40012c00
 80039f8:	08008df8 	.word	0x08008df8

080039fc <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 80039fc:	b580      	push	{r7, lr}
 80039fe:	b086      	sub	sp, #24
 8003a00:	af00      	add	r7, sp, #0
 8003a02:	6078      	str	r0, [r7, #4]
 8003a04:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8003a06:	687b      	ldr	r3, [r7, #4]
 8003a08:	6a1b      	ldr	r3, [r3, #32]
 8003a0a:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 8003a0e:	687b      	ldr	r3, [r7, #4]
 8003a10:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8003a12:	687b      	ldr	r3, [r7, #4]
 8003a14:	6a1b      	ldr	r3, [r3, #32]
 8003a16:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8003a18:	687b      	ldr	r3, [r7, #4]
 8003a1a:	685b      	ldr	r3, [r3, #4]
 8003a1c:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8003a1e:	687b      	ldr	r3, [r7, #4]
 8003a20:	69db      	ldr	r3, [r3, #28]
 8003a22:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8003a24:	68fb      	ldr	r3, [r7, #12]
 8003a26:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8003a2a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8003a2c:	68fb      	ldr	r3, [r7, #12]
 8003a2e:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8003a32:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8003a34:	683b      	ldr	r3, [r7, #0]
 8003a36:	681b      	ldr	r3, [r3, #0]
 8003a38:	021b      	lsls	r3, r3, #8
 8003a3a:	68fa      	ldr	r2, [r7, #12]
 8003a3c:	4313      	orrs	r3, r2
 8003a3e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8003a40:	693b      	ldr	r3, [r7, #16]
 8003a42:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8003a46:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8003a48:	683b      	ldr	r3, [r7, #0]
 8003a4a:	689b      	ldr	r3, [r3, #8]
 8003a4c:	031b      	lsls	r3, r3, #12
 8003a4e:	693a      	ldr	r2, [r7, #16]
 8003a50:	4313      	orrs	r3, r2
 8003a52:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8003a54:	687b      	ldr	r3, [r7, #4]
 8003a56:	4a16      	ldr	r2, [pc, #88]	; (8003ab0 <TIM_OC4_SetConfig+0xb4>)
 8003a58:	4293      	cmp	r3, r2
 8003a5a:	d117      	bne.n	8003a8c <TIM_OC4_SetConfig+0x90>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));
 8003a5c:	683b      	ldr	r3, [r7, #0]
 8003a5e:	695b      	ldr	r3, [r3, #20]
 8003a60:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8003a64:	d008      	beq.n	8003a78 <TIM_OC4_SetConfig+0x7c>
 8003a66:	683b      	ldr	r3, [r7, #0]
 8003a68:	695b      	ldr	r3, [r3, #20]
 8003a6a:	2b00      	cmp	r3, #0
 8003a6c:	d004      	beq.n	8003a78 <TIM_OC4_SetConfig+0x7c>
 8003a6e:	f641 21e5 	movw	r1, #6885	; 0x1ae5
 8003a72:	4810      	ldr	r0, [pc, #64]	; (8003ab4 <TIM_OC4_SetConfig+0xb8>)
 8003a74:	f7fd f862 	bl	8000b3c <assert_failed>

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8003a78:	697b      	ldr	r3, [r7, #20]
 8003a7a:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8003a7e:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8003a80:	683b      	ldr	r3, [r7, #0]
 8003a82:	695b      	ldr	r3, [r3, #20]
 8003a84:	019b      	lsls	r3, r3, #6
 8003a86:	697a      	ldr	r2, [r7, #20]
 8003a88:	4313      	orrs	r3, r2
 8003a8a:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8003a8c:	687b      	ldr	r3, [r7, #4]
 8003a8e:	697a      	ldr	r2, [r7, #20]
 8003a90:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8003a92:	687b      	ldr	r3, [r7, #4]
 8003a94:	68fa      	ldr	r2, [r7, #12]
 8003a96:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8003a98:	683b      	ldr	r3, [r7, #0]
 8003a9a:	685a      	ldr	r2, [r3, #4]
 8003a9c:	687b      	ldr	r3, [r7, #4]
 8003a9e:	641a      	str	r2, [r3, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8003aa0:	687b      	ldr	r3, [r7, #4]
 8003aa2:	693a      	ldr	r2, [r7, #16]
 8003aa4:	621a      	str	r2, [r3, #32]
}
 8003aa6:	bf00      	nop
 8003aa8:	3718      	adds	r7, #24
 8003aaa:	46bd      	mov	sp, r7
 8003aac:	bd80      	pop	{r7, pc}
 8003aae:	bf00      	nop
 8003ab0:	40012c00 	.word	0x40012c00
 8003ab4:	08008df8 	.word	0x08008df8

08003ab8 <TIM_TI1_SetConfig>:
  *       (on channel2 path) is used as the input signal. Therefore CCMR1 must be
  *        protected against un-initialized filter and polarity values.
  */
void TIM_TI1_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                       uint32_t TIM_ICFilter)
{
 8003ab8:	b480      	push	{r7}
 8003aba:	b087      	sub	sp, #28
 8003abc:	af00      	add	r7, sp, #0
 8003abe:	60f8      	str	r0, [r7, #12]
 8003ac0:	60b9      	str	r1, [r7, #8]
 8003ac2:	607a      	str	r2, [r7, #4]
 8003ac4:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8003ac6:	68fb      	ldr	r3, [r7, #12]
 8003ac8:	6a1b      	ldr	r3, [r3, #32]
 8003aca:	f023 0201 	bic.w	r2, r3, #1
 8003ace:	68fb      	ldr	r3, [r7, #12]
 8003ad0:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8003ad2:	68fb      	ldr	r3, [r7, #12]
 8003ad4:	699b      	ldr	r3, [r3, #24]
 8003ad6:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8003ad8:	68fb      	ldr	r3, [r7, #12]
 8003ada:	6a1b      	ldr	r3, [r3, #32]
 8003adc:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  if (IS_TIM_CC2_INSTANCE(TIMx) != RESET)
 8003ade:	68fb      	ldr	r3, [r7, #12]
 8003ae0:	4a1f      	ldr	r2, [pc, #124]	; (8003b60 <TIM_TI1_SetConfig+0xa8>)
 8003ae2:	4293      	cmp	r3, r2
 8003ae4:	d00b      	beq.n	8003afe <TIM_TI1_SetConfig+0x46>
 8003ae6:	68fb      	ldr	r3, [r7, #12]
 8003ae8:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8003aec:	d007      	beq.n	8003afe <TIM_TI1_SetConfig+0x46>
 8003aee:	68fb      	ldr	r3, [r7, #12]
 8003af0:	4a1c      	ldr	r2, [pc, #112]	; (8003b64 <TIM_TI1_SetConfig+0xac>)
 8003af2:	4293      	cmp	r3, r2
 8003af4:	d003      	beq.n	8003afe <TIM_TI1_SetConfig+0x46>
 8003af6:	68fb      	ldr	r3, [r7, #12]
 8003af8:	4a1b      	ldr	r2, [pc, #108]	; (8003b68 <TIM_TI1_SetConfig+0xb0>)
 8003afa:	4293      	cmp	r3, r2
 8003afc:	d101      	bne.n	8003b02 <TIM_TI1_SetConfig+0x4a>
 8003afe:	2301      	movs	r3, #1
 8003b00:	e000      	b.n	8003b04 <TIM_TI1_SetConfig+0x4c>
 8003b02:	2300      	movs	r3, #0
 8003b04:	2b00      	cmp	r3, #0
 8003b06:	d008      	beq.n	8003b1a <TIM_TI1_SetConfig+0x62>
  {
    tmpccmr1 &= ~TIM_CCMR1_CC1S;
 8003b08:	697b      	ldr	r3, [r7, #20]
 8003b0a:	f023 0303 	bic.w	r3, r3, #3
 8003b0e:	617b      	str	r3, [r7, #20]
    tmpccmr1 |= TIM_ICSelection;
 8003b10:	697a      	ldr	r2, [r7, #20]
 8003b12:	687b      	ldr	r3, [r7, #4]
 8003b14:	4313      	orrs	r3, r2
 8003b16:	617b      	str	r3, [r7, #20]
 8003b18:	e003      	b.n	8003b22 <TIM_TI1_SetConfig+0x6a>
  }
  else
  {
    tmpccmr1 |= TIM_CCMR1_CC1S_0;
 8003b1a:	697b      	ldr	r3, [r7, #20]
 8003b1c:	f043 0301 	orr.w	r3, r3, #1
 8003b20:	617b      	str	r3, [r7, #20]
  }

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8003b22:	697b      	ldr	r3, [r7, #20]
 8003b24:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8003b28:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= ((TIM_ICFilter << 4U) & TIM_CCMR1_IC1F);
 8003b2a:	683b      	ldr	r3, [r7, #0]
 8003b2c:	011b      	lsls	r3, r3, #4
 8003b2e:	b2db      	uxtb	r3, r3
 8003b30:	697a      	ldr	r2, [r7, #20]
 8003b32:	4313      	orrs	r3, r2
 8003b34:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8003b36:	693b      	ldr	r3, [r7, #16]
 8003b38:	f023 030a 	bic.w	r3, r3, #10
 8003b3c:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity & (TIM_CCER_CC1P | TIM_CCER_CC1NP));
 8003b3e:	68bb      	ldr	r3, [r7, #8]
 8003b40:	f003 030a 	and.w	r3, r3, #10
 8003b44:	693a      	ldr	r2, [r7, #16]
 8003b46:	4313      	orrs	r3, r2
 8003b48:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8003b4a:	68fb      	ldr	r3, [r7, #12]
 8003b4c:	697a      	ldr	r2, [r7, #20]
 8003b4e:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8003b50:	68fb      	ldr	r3, [r7, #12]
 8003b52:	693a      	ldr	r2, [r7, #16]
 8003b54:	621a      	str	r2, [r3, #32]
}
 8003b56:	bf00      	nop
 8003b58:	371c      	adds	r7, #28
 8003b5a:	46bd      	mov	sp, r7
 8003b5c:	bc80      	pop	{r7}
 8003b5e:	4770      	bx	lr
 8003b60:	40012c00 	.word	0x40012c00
 8003b64:	40000400 	.word	0x40000400
 8003b68:	40000800 	.word	0x40000800

08003b6c <TIM_TI2_SetConfig>:
  *       (on channel1 path) is used as the input signal. Therefore CCMR1 must be
  *        protected against un-initialized filter and polarity values.
  */
static void TIM_TI2_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 8003b6c:	b480      	push	{r7}
 8003b6e:	b087      	sub	sp, #28
 8003b70:	af00      	add	r7, sp, #0
 8003b72:	60f8      	str	r0, [r7, #12]
 8003b74:	60b9      	str	r1, [r7, #8]
 8003b76:	607a      	str	r2, [r7, #4]
 8003b78:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8003b7a:	68fb      	ldr	r3, [r7, #12]
 8003b7c:	6a1b      	ldr	r3, [r3, #32]
 8003b7e:	f023 0210 	bic.w	r2, r3, #16
 8003b82:	68fb      	ldr	r3, [r7, #12]
 8003b84:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8003b86:	68fb      	ldr	r3, [r7, #12]
 8003b88:	699b      	ldr	r3, [r3, #24]
 8003b8a:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8003b8c:	68fb      	ldr	r3, [r7, #12]
 8003b8e:	6a1b      	ldr	r3, [r3, #32]
 8003b90:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr1 &= ~TIM_CCMR1_CC2S;
 8003b92:	697b      	ldr	r3, [r7, #20]
 8003b94:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8003b98:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICSelection << 8U);
 8003b9a:	687b      	ldr	r3, [r7, #4]
 8003b9c:	021b      	lsls	r3, r3, #8
 8003b9e:	697a      	ldr	r2, [r7, #20]
 8003ba0:	4313      	orrs	r3, r2
 8003ba2:	617b      	str	r3, [r7, #20]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8003ba4:	697b      	ldr	r3, [r7, #20]
 8003ba6:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8003baa:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= ((TIM_ICFilter << 12U) & TIM_CCMR1_IC2F);
 8003bac:	683b      	ldr	r3, [r7, #0]
 8003bae:	031b      	lsls	r3, r3, #12
 8003bb0:	b29b      	uxth	r3, r3
 8003bb2:	697a      	ldr	r2, [r7, #20]
 8003bb4:	4313      	orrs	r3, r2
 8003bb6:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8003bb8:	693b      	ldr	r3, [r7, #16]
 8003bba:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 8003bbe:	613b      	str	r3, [r7, #16]
  tmpccer |= ((TIM_ICPolarity << 4U) & (TIM_CCER_CC2P | TIM_CCER_CC2NP));
 8003bc0:	68bb      	ldr	r3, [r7, #8]
 8003bc2:	011b      	lsls	r3, r3, #4
 8003bc4:	f003 03a0 	and.w	r3, r3, #160	; 0xa0
 8003bc8:	693a      	ldr	r2, [r7, #16]
 8003bca:	4313      	orrs	r3, r2
 8003bcc:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8003bce:	68fb      	ldr	r3, [r7, #12]
 8003bd0:	697a      	ldr	r2, [r7, #20]
 8003bd2:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8003bd4:	68fb      	ldr	r3, [r7, #12]
 8003bd6:	693a      	ldr	r2, [r7, #16]
 8003bd8:	621a      	str	r2, [r3, #32]
}
 8003bda:	bf00      	nop
 8003bdc:	371c      	adds	r7, #28
 8003bde:	46bd      	mov	sp, r7
 8003be0:	bc80      	pop	{r7}
 8003be2:	4770      	bx	lr

08003be4 <TIM_TI3_SetConfig>:
  *       (on channel1 path) is used as the input signal. Therefore CCMR2 must be
  *        protected against un-initialized filter and polarity values.
  */
static void TIM_TI3_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 8003be4:	b480      	push	{r7}
 8003be6:	b087      	sub	sp, #28
 8003be8:	af00      	add	r7, sp, #0
 8003bea:	60f8      	str	r0, [r7, #12]
 8003bec:	60b9      	str	r1, [r7, #8]
 8003bee:	607a      	str	r2, [r7, #4]
 8003bf0:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr2;
  uint32_t tmpccer;

  /* Disable the Channel 3: Reset the CC3E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8003bf2:	68fb      	ldr	r3, [r7, #12]
 8003bf4:	6a1b      	ldr	r3, [r3, #32]
 8003bf6:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8003bfa:	68fb      	ldr	r3, [r7, #12]
 8003bfc:	621a      	str	r2, [r3, #32]
  tmpccmr2 = TIMx->CCMR2;
 8003bfe:	68fb      	ldr	r3, [r7, #12]
 8003c00:	69db      	ldr	r3, [r3, #28]
 8003c02:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8003c04:	68fb      	ldr	r3, [r7, #12]
 8003c06:	6a1b      	ldr	r3, [r3, #32]
 8003c08:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr2 &= ~TIM_CCMR2_CC3S;
 8003c0a:	697b      	ldr	r3, [r7, #20]
 8003c0c:	f023 0303 	bic.w	r3, r3, #3
 8003c10:	617b      	str	r3, [r7, #20]
  tmpccmr2 |= TIM_ICSelection;
 8003c12:	697a      	ldr	r2, [r7, #20]
 8003c14:	687b      	ldr	r3, [r7, #4]
 8003c16:	4313      	orrs	r3, r2
 8003c18:	617b      	str	r3, [r7, #20]

  /* Set the filter */
  tmpccmr2 &= ~TIM_CCMR2_IC3F;
 8003c1a:	697b      	ldr	r3, [r7, #20]
 8003c1c:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8003c20:	617b      	str	r3, [r7, #20]
  tmpccmr2 |= ((TIM_ICFilter << 4U) & TIM_CCMR2_IC3F);
 8003c22:	683b      	ldr	r3, [r7, #0]
 8003c24:	011b      	lsls	r3, r3, #4
 8003c26:	b2db      	uxtb	r3, r3
 8003c28:	697a      	ldr	r2, [r7, #20]
 8003c2a:	4313      	orrs	r3, r2
 8003c2c:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC3E Bit */
  tmpccer &= ~(TIM_CCER_CC3P);
 8003c2e:	693b      	ldr	r3, [r7, #16]
 8003c30:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8003c34:	613b      	str	r3, [r7, #16]
  tmpccer |= ((TIM_ICPolarity << 8U) & TIM_CCER_CC3P);
 8003c36:	68bb      	ldr	r3, [r7, #8]
 8003c38:	021b      	lsls	r3, r3, #8
 8003c3a:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8003c3e:	693a      	ldr	r2, [r7, #16]
 8003c40:	4313      	orrs	r3, r2
 8003c42:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR2 and CCER registers */
  TIMx->CCMR2 = tmpccmr2;
 8003c44:	68fb      	ldr	r3, [r7, #12]
 8003c46:	697a      	ldr	r2, [r7, #20]
 8003c48:	61da      	str	r2, [r3, #28]
  TIMx->CCER = tmpccer;
 8003c4a:	68fb      	ldr	r3, [r7, #12]
 8003c4c:	693a      	ldr	r2, [r7, #16]
 8003c4e:	621a      	str	r2, [r3, #32]
}
 8003c50:	bf00      	nop
 8003c52:	371c      	adds	r7, #28
 8003c54:	46bd      	mov	sp, r7
 8003c56:	bc80      	pop	{r7}
 8003c58:	4770      	bx	lr

08003c5a <TIM_TI4_SetConfig>:
  *        protected against un-initialized filter and polarity values.
  * @retval None
  */
static void TIM_TI4_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 8003c5a:	b480      	push	{r7}
 8003c5c:	b087      	sub	sp, #28
 8003c5e:	af00      	add	r7, sp, #0
 8003c60:	60f8      	str	r0, [r7, #12]
 8003c62:	60b9      	str	r1, [r7, #8]
 8003c64:	607a      	str	r2, [r7, #4]
 8003c66:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr2;
  uint32_t tmpccer;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8003c68:	68fb      	ldr	r3, [r7, #12]
 8003c6a:	6a1b      	ldr	r3, [r3, #32]
 8003c6c:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 8003c70:	68fb      	ldr	r3, [r7, #12]
 8003c72:	621a      	str	r2, [r3, #32]
  tmpccmr2 = TIMx->CCMR2;
 8003c74:	68fb      	ldr	r3, [r7, #12]
 8003c76:	69db      	ldr	r3, [r3, #28]
 8003c78:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8003c7a:	68fb      	ldr	r3, [r7, #12]
 8003c7c:	6a1b      	ldr	r3, [r3, #32]
 8003c7e:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr2 &= ~TIM_CCMR2_CC4S;
 8003c80:	697b      	ldr	r3, [r7, #20]
 8003c82:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8003c86:	617b      	str	r3, [r7, #20]
  tmpccmr2 |= (TIM_ICSelection << 8U);
 8003c88:	687b      	ldr	r3, [r7, #4]
 8003c8a:	021b      	lsls	r3, r3, #8
 8003c8c:	697a      	ldr	r2, [r7, #20]
 8003c8e:	4313      	orrs	r3, r2
 8003c90:	617b      	str	r3, [r7, #20]

  /* Set the filter */
  tmpccmr2 &= ~TIM_CCMR2_IC4F;
 8003c92:	697b      	ldr	r3, [r7, #20]
 8003c94:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8003c98:	617b      	str	r3, [r7, #20]
  tmpccmr2 |= ((TIM_ICFilter << 12U) & TIM_CCMR2_IC4F);
 8003c9a:	683b      	ldr	r3, [r7, #0]
 8003c9c:	031b      	lsls	r3, r3, #12
 8003c9e:	b29b      	uxth	r3, r3
 8003ca0:	697a      	ldr	r2, [r7, #20]
 8003ca2:	4313      	orrs	r3, r2
 8003ca4:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC4E Bit */
  tmpccer &= ~(TIM_CCER_CC4P);
 8003ca6:	693b      	ldr	r3, [r7, #16]
 8003ca8:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8003cac:	613b      	str	r3, [r7, #16]
  tmpccer |= ((TIM_ICPolarity << 12U) & TIM_CCER_CC4P);
 8003cae:	68bb      	ldr	r3, [r7, #8]
 8003cb0:	031b      	lsls	r3, r3, #12
 8003cb2:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8003cb6:	693a      	ldr	r2, [r7, #16]
 8003cb8:	4313      	orrs	r3, r2
 8003cba:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR2 and CCER registers */
  TIMx->CCMR2 = tmpccmr2;
 8003cbc:	68fb      	ldr	r3, [r7, #12]
 8003cbe:	697a      	ldr	r2, [r7, #20]
 8003cc0:	61da      	str	r2, [r3, #28]
  TIMx->CCER = tmpccer ;
 8003cc2:	68fb      	ldr	r3, [r7, #12]
 8003cc4:	693a      	ldr	r2, [r7, #16]
 8003cc6:	621a      	str	r2, [r3, #32]
}
 8003cc8:	bf00      	nop
 8003cca:	371c      	adds	r7, #28
 8003ccc:	46bd      	mov	sp, r7
 8003cce:	bc80      	pop	{r7}
 8003cd0:	4770      	bx	lr
	...

08003cd4 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 8003cd4:	b580      	push	{r7, lr}
 8003cd6:	b084      	sub	sp, #16
 8003cd8:	af00      	add	r7, sp, #0
 8003cda:	6078      	str	r0, [r7, #4]
 8003cdc:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr2;
  uint32_t tmpsmcr;

  /* Check the parameters */
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
 8003cde:	687b      	ldr	r3, [r7, #4]
 8003ce0:	681b      	ldr	r3, [r3, #0]
 8003ce2:	4a4d      	ldr	r2, [pc, #308]	; (8003e18 <HAL_TIMEx_MasterConfigSynchronization+0x144>)
 8003ce4:	4293      	cmp	r3, r2
 8003ce6:	d013      	beq.n	8003d10 <HAL_TIMEx_MasterConfigSynchronization+0x3c>
 8003ce8:	687b      	ldr	r3, [r7, #4]
 8003cea:	681b      	ldr	r3, [r3, #0]
 8003cec:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8003cf0:	d00e      	beq.n	8003d10 <HAL_TIMEx_MasterConfigSynchronization+0x3c>
 8003cf2:	687b      	ldr	r3, [r7, #4]
 8003cf4:	681b      	ldr	r3, [r3, #0]
 8003cf6:	4a49      	ldr	r2, [pc, #292]	; (8003e1c <HAL_TIMEx_MasterConfigSynchronization+0x148>)
 8003cf8:	4293      	cmp	r3, r2
 8003cfa:	d009      	beq.n	8003d10 <HAL_TIMEx_MasterConfigSynchronization+0x3c>
 8003cfc:	687b      	ldr	r3, [r7, #4]
 8003cfe:	681b      	ldr	r3, [r3, #0]
 8003d00:	4a47      	ldr	r2, [pc, #284]	; (8003e20 <HAL_TIMEx_MasterConfigSynchronization+0x14c>)
 8003d02:	4293      	cmp	r3, r2
 8003d04:	d004      	beq.n	8003d10 <HAL_TIMEx_MasterConfigSynchronization+0x3c>
 8003d06:	f240 715f 	movw	r1, #1887	; 0x75f
 8003d0a:	4846      	ldr	r0, [pc, #280]	; (8003e24 <HAL_TIMEx_MasterConfigSynchronization+0x150>)
 8003d0c:	f7fc ff16 	bl	8000b3c <assert_failed>
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
 8003d10:	683b      	ldr	r3, [r7, #0]
 8003d12:	681b      	ldr	r3, [r3, #0]
 8003d14:	2b00      	cmp	r3, #0
 8003d16:	d020      	beq.n	8003d5a <HAL_TIMEx_MasterConfigSynchronization+0x86>
 8003d18:	683b      	ldr	r3, [r7, #0]
 8003d1a:	681b      	ldr	r3, [r3, #0]
 8003d1c:	2b10      	cmp	r3, #16
 8003d1e:	d01c      	beq.n	8003d5a <HAL_TIMEx_MasterConfigSynchronization+0x86>
 8003d20:	683b      	ldr	r3, [r7, #0]
 8003d22:	681b      	ldr	r3, [r3, #0]
 8003d24:	2b20      	cmp	r3, #32
 8003d26:	d018      	beq.n	8003d5a <HAL_TIMEx_MasterConfigSynchronization+0x86>
 8003d28:	683b      	ldr	r3, [r7, #0]
 8003d2a:	681b      	ldr	r3, [r3, #0]
 8003d2c:	2b30      	cmp	r3, #48	; 0x30
 8003d2e:	d014      	beq.n	8003d5a <HAL_TIMEx_MasterConfigSynchronization+0x86>
 8003d30:	683b      	ldr	r3, [r7, #0]
 8003d32:	681b      	ldr	r3, [r3, #0]
 8003d34:	2b40      	cmp	r3, #64	; 0x40
 8003d36:	d010      	beq.n	8003d5a <HAL_TIMEx_MasterConfigSynchronization+0x86>
 8003d38:	683b      	ldr	r3, [r7, #0]
 8003d3a:	681b      	ldr	r3, [r3, #0]
 8003d3c:	2b50      	cmp	r3, #80	; 0x50
 8003d3e:	d00c      	beq.n	8003d5a <HAL_TIMEx_MasterConfigSynchronization+0x86>
 8003d40:	683b      	ldr	r3, [r7, #0]
 8003d42:	681b      	ldr	r3, [r3, #0]
 8003d44:	2b60      	cmp	r3, #96	; 0x60
 8003d46:	d008      	beq.n	8003d5a <HAL_TIMEx_MasterConfigSynchronization+0x86>
 8003d48:	683b      	ldr	r3, [r7, #0]
 8003d4a:	681b      	ldr	r3, [r3, #0]
 8003d4c:	2b70      	cmp	r3, #112	; 0x70
 8003d4e:	d004      	beq.n	8003d5a <HAL_TIMEx_MasterConfigSynchronization+0x86>
 8003d50:	f44f 61ec 	mov.w	r1, #1888	; 0x760
 8003d54:	4833      	ldr	r0, [pc, #204]	; (8003e24 <HAL_TIMEx_MasterConfigSynchronization+0x150>)
 8003d56:	f7fc fef1 	bl	8000b3c <assert_failed>
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));
 8003d5a:	683b      	ldr	r3, [r7, #0]
 8003d5c:	685b      	ldr	r3, [r3, #4]
 8003d5e:	2b80      	cmp	r3, #128	; 0x80
 8003d60:	d008      	beq.n	8003d74 <HAL_TIMEx_MasterConfigSynchronization+0xa0>
 8003d62:	683b      	ldr	r3, [r7, #0]
 8003d64:	685b      	ldr	r3, [r3, #4]
 8003d66:	2b00      	cmp	r3, #0
 8003d68:	d004      	beq.n	8003d74 <HAL_TIMEx_MasterConfigSynchronization+0xa0>
 8003d6a:	f240 7161 	movw	r1, #1889	; 0x761
 8003d6e:	482d      	ldr	r0, [pc, #180]	; (8003e24 <HAL_TIMEx_MasterConfigSynchronization+0x150>)
 8003d70:	f7fc fee4 	bl	8000b3c <assert_failed>

  /* Check input state */
  __HAL_LOCK(htim);
 8003d74:	687b      	ldr	r3, [r7, #4]
 8003d76:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8003d7a:	2b01      	cmp	r3, #1
 8003d7c:	d101      	bne.n	8003d82 <HAL_TIMEx_MasterConfigSynchronization+0xae>
 8003d7e:	2302      	movs	r3, #2
 8003d80:	e046      	b.n	8003e10 <HAL_TIMEx_MasterConfigSynchronization+0x13c>
 8003d82:	687b      	ldr	r3, [r7, #4]
 8003d84:	2201      	movs	r2, #1
 8003d86:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8003d8a:	687b      	ldr	r3, [r7, #4]
 8003d8c:	2202      	movs	r2, #2
 8003d8e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8003d92:	687b      	ldr	r3, [r7, #4]
 8003d94:	681b      	ldr	r3, [r3, #0]
 8003d96:	685b      	ldr	r3, [r3, #4]
 8003d98:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8003d9a:	687b      	ldr	r3, [r7, #4]
 8003d9c:	681b      	ldr	r3, [r3, #0]
 8003d9e:	689b      	ldr	r3, [r3, #8]
 8003da0:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8003da2:	68fb      	ldr	r3, [r7, #12]
 8003da4:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8003da8:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8003daa:	683b      	ldr	r3, [r7, #0]
 8003dac:	681b      	ldr	r3, [r3, #0]
 8003dae:	68fa      	ldr	r2, [r7, #12]
 8003db0:	4313      	orrs	r3, r2
 8003db2:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8003db4:	687b      	ldr	r3, [r7, #4]
 8003db6:	681b      	ldr	r3, [r3, #0]
 8003db8:	68fa      	ldr	r2, [r7, #12]
 8003dba:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8003dbc:	687b      	ldr	r3, [r7, #4]
 8003dbe:	681b      	ldr	r3, [r3, #0]
 8003dc0:	4a15      	ldr	r2, [pc, #84]	; (8003e18 <HAL_TIMEx_MasterConfigSynchronization+0x144>)
 8003dc2:	4293      	cmp	r3, r2
 8003dc4:	d00e      	beq.n	8003de4 <HAL_TIMEx_MasterConfigSynchronization+0x110>
 8003dc6:	687b      	ldr	r3, [r7, #4]
 8003dc8:	681b      	ldr	r3, [r3, #0]
 8003dca:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8003dce:	d009      	beq.n	8003de4 <HAL_TIMEx_MasterConfigSynchronization+0x110>
 8003dd0:	687b      	ldr	r3, [r7, #4]
 8003dd2:	681b      	ldr	r3, [r3, #0]
 8003dd4:	4a11      	ldr	r2, [pc, #68]	; (8003e1c <HAL_TIMEx_MasterConfigSynchronization+0x148>)
 8003dd6:	4293      	cmp	r3, r2
 8003dd8:	d004      	beq.n	8003de4 <HAL_TIMEx_MasterConfigSynchronization+0x110>
 8003dda:	687b      	ldr	r3, [r7, #4]
 8003ddc:	681b      	ldr	r3, [r3, #0]
 8003dde:	4a10      	ldr	r2, [pc, #64]	; (8003e20 <HAL_TIMEx_MasterConfigSynchronization+0x14c>)
 8003de0:	4293      	cmp	r3, r2
 8003de2:	d10c      	bne.n	8003dfe <HAL_TIMEx_MasterConfigSynchronization+0x12a>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8003de4:	68bb      	ldr	r3, [r7, #8]
 8003de6:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8003dea:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8003dec:	683b      	ldr	r3, [r7, #0]
 8003dee:	685b      	ldr	r3, [r3, #4]
 8003df0:	68ba      	ldr	r2, [r7, #8]
 8003df2:	4313      	orrs	r3, r2
 8003df4:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8003df6:	687b      	ldr	r3, [r7, #4]
 8003df8:	681b      	ldr	r3, [r3, #0]
 8003dfa:	68ba      	ldr	r2, [r7, #8]
 8003dfc:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8003dfe:	687b      	ldr	r3, [r7, #4]
 8003e00:	2201      	movs	r2, #1
 8003e02:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8003e06:	687b      	ldr	r3, [r7, #4]
 8003e08:	2200      	movs	r2, #0
 8003e0a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8003e0e:	2300      	movs	r3, #0
}
 8003e10:	4618      	mov	r0, r3
 8003e12:	3710      	adds	r7, #16
 8003e14:	46bd      	mov	sp, r7
 8003e16:	bd80      	pop	{r7, pc}
 8003e18:	40012c00 	.word	0x40012c00
 8003e1c:	40000400 	.word	0x40000400
 8003e20:	40000800 	.word	0x40000800
 8003e24:	08008e30 	.word	0x08008e30

08003e28 <HAL_TIMEx_ConfigBreakDeadTime>:
  *         interrupt can be enabled by calling the @ref __HAL_TIM_ENABLE_IT macro.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_ConfigBreakDeadTime(TIM_HandleTypeDef *htim,
                                                TIM_BreakDeadTimeConfigTypeDef *sBreakDeadTimeConfig)
{
 8003e28:	b580      	push	{r7, lr}
 8003e2a:	b084      	sub	sp, #16
 8003e2c:	af00      	add	r7, sp, #0
 8003e2e:	6078      	str	r0, [r7, #4]
 8003e30:	6039      	str	r1, [r7, #0]
  /* Keep this variable initialized to 0 as it is used to configure BDTR register */
  uint32_t tmpbdtr = 0U;
 8003e32:	2300      	movs	r3, #0
 8003e34:	60fb      	str	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_TIM_BREAK_INSTANCE(htim->Instance));
 8003e36:	687b      	ldr	r3, [r7, #4]
 8003e38:	681b      	ldr	r3, [r3, #0]
 8003e3a:	4a5c      	ldr	r2, [pc, #368]	; (8003fac <HAL_TIMEx_ConfigBreakDeadTime+0x184>)
 8003e3c:	4293      	cmp	r3, r2
 8003e3e:	d004      	beq.n	8003e4a <HAL_TIMEx_ConfigBreakDeadTime+0x22>
 8003e40:	f240 719c 	movw	r1, #1948	; 0x79c
 8003e44:	485a      	ldr	r0, [pc, #360]	; (8003fb0 <HAL_TIMEx_ConfigBreakDeadTime+0x188>)
 8003e46:	f7fc fe79 	bl	8000b3c <assert_failed>
  assert_param(IS_TIM_OSSR_STATE(sBreakDeadTimeConfig->OffStateRunMode));
 8003e4a:	683b      	ldr	r3, [r7, #0]
 8003e4c:	681b      	ldr	r3, [r3, #0]
 8003e4e:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8003e52:	d008      	beq.n	8003e66 <HAL_TIMEx_ConfigBreakDeadTime+0x3e>
 8003e54:	683b      	ldr	r3, [r7, #0]
 8003e56:	681b      	ldr	r3, [r3, #0]
 8003e58:	2b00      	cmp	r3, #0
 8003e5a:	d004      	beq.n	8003e66 <HAL_TIMEx_ConfigBreakDeadTime+0x3e>
 8003e5c:	f240 719d 	movw	r1, #1949	; 0x79d
 8003e60:	4853      	ldr	r0, [pc, #332]	; (8003fb0 <HAL_TIMEx_ConfigBreakDeadTime+0x188>)
 8003e62:	f7fc fe6b 	bl	8000b3c <assert_failed>
  assert_param(IS_TIM_OSSI_STATE(sBreakDeadTimeConfig->OffStateIDLEMode));
 8003e66:	683b      	ldr	r3, [r7, #0]
 8003e68:	685b      	ldr	r3, [r3, #4]
 8003e6a:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8003e6e:	d008      	beq.n	8003e82 <HAL_TIMEx_ConfigBreakDeadTime+0x5a>
 8003e70:	683b      	ldr	r3, [r7, #0]
 8003e72:	685b      	ldr	r3, [r3, #4]
 8003e74:	2b00      	cmp	r3, #0
 8003e76:	d004      	beq.n	8003e82 <HAL_TIMEx_ConfigBreakDeadTime+0x5a>
 8003e78:	f240 719e 	movw	r1, #1950	; 0x79e
 8003e7c:	484c      	ldr	r0, [pc, #304]	; (8003fb0 <HAL_TIMEx_ConfigBreakDeadTime+0x188>)
 8003e7e:	f7fc fe5d 	bl	8000b3c <assert_failed>
  assert_param(IS_TIM_LOCK_LEVEL(sBreakDeadTimeConfig->LockLevel));
 8003e82:	683b      	ldr	r3, [r7, #0]
 8003e84:	689b      	ldr	r3, [r3, #8]
 8003e86:	2b00      	cmp	r3, #0
 8003e88:	d013      	beq.n	8003eb2 <HAL_TIMEx_ConfigBreakDeadTime+0x8a>
 8003e8a:	683b      	ldr	r3, [r7, #0]
 8003e8c:	689b      	ldr	r3, [r3, #8]
 8003e8e:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8003e92:	d00e      	beq.n	8003eb2 <HAL_TIMEx_ConfigBreakDeadTime+0x8a>
 8003e94:	683b      	ldr	r3, [r7, #0]
 8003e96:	689b      	ldr	r3, [r3, #8]
 8003e98:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8003e9c:	d009      	beq.n	8003eb2 <HAL_TIMEx_ConfigBreakDeadTime+0x8a>
 8003e9e:	683b      	ldr	r3, [r7, #0]
 8003ea0:	689b      	ldr	r3, [r3, #8]
 8003ea2:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8003ea6:	d004      	beq.n	8003eb2 <HAL_TIMEx_ConfigBreakDeadTime+0x8a>
 8003ea8:	f240 719f 	movw	r1, #1951	; 0x79f
 8003eac:	4840      	ldr	r0, [pc, #256]	; (8003fb0 <HAL_TIMEx_ConfigBreakDeadTime+0x188>)
 8003eae:	f7fc fe45 	bl	8000b3c <assert_failed>
  assert_param(IS_TIM_DEADTIME(sBreakDeadTimeConfig->DeadTime));
 8003eb2:	683b      	ldr	r3, [r7, #0]
 8003eb4:	68db      	ldr	r3, [r3, #12]
 8003eb6:	2bff      	cmp	r3, #255	; 0xff
 8003eb8:	d904      	bls.n	8003ec4 <HAL_TIMEx_ConfigBreakDeadTime+0x9c>
 8003eba:	f44f 61f4 	mov.w	r1, #1952	; 0x7a0
 8003ebe:	483c      	ldr	r0, [pc, #240]	; (8003fb0 <HAL_TIMEx_ConfigBreakDeadTime+0x188>)
 8003ec0:	f7fc fe3c 	bl	8000b3c <assert_failed>
  assert_param(IS_TIM_BREAK_STATE(sBreakDeadTimeConfig->BreakState));
 8003ec4:	683b      	ldr	r3, [r7, #0]
 8003ec6:	691b      	ldr	r3, [r3, #16]
 8003ec8:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8003ecc:	d008      	beq.n	8003ee0 <HAL_TIMEx_ConfigBreakDeadTime+0xb8>
 8003ece:	683b      	ldr	r3, [r7, #0]
 8003ed0:	691b      	ldr	r3, [r3, #16]
 8003ed2:	2b00      	cmp	r3, #0
 8003ed4:	d004      	beq.n	8003ee0 <HAL_TIMEx_ConfigBreakDeadTime+0xb8>
 8003ed6:	f240 71a1 	movw	r1, #1953	; 0x7a1
 8003eda:	4835      	ldr	r0, [pc, #212]	; (8003fb0 <HAL_TIMEx_ConfigBreakDeadTime+0x188>)
 8003edc:	f7fc fe2e 	bl	8000b3c <assert_failed>
  assert_param(IS_TIM_BREAK_POLARITY(sBreakDeadTimeConfig->BreakPolarity));
 8003ee0:	683b      	ldr	r3, [r7, #0]
 8003ee2:	695b      	ldr	r3, [r3, #20]
 8003ee4:	2b00      	cmp	r3, #0
 8003ee6:	d009      	beq.n	8003efc <HAL_TIMEx_ConfigBreakDeadTime+0xd4>
 8003ee8:	683b      	ldr	r3, [r7, #0]
 8003eea:	695b      	ldr	r3, [r3, #20]
 8003eec:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8003ef0:	d004      	beq.n	8003efc <HAL_TIMEx_ConfigBreakDeadTime+0xd4>
 8003ef2:	f240 71a2 	movw	r1, #1954	; 0x7a2
 8003ef6:	482e      	ldr	r0, [pc, #184]	; (8003fb0 <HAL_TIMEx_ConfigBreakDeadTime+0x188>)
 8003ef8:	f7fc fe20 	bl	8000b3c <assert_failed>
  assert_param(IS_TIM_AUTOMATIC_OUTPUT_STATE(sBreakDeadTimeConfig->AutomaticOutput));
 8003efc:	683b      	ldr	r3, [r7, #0]
 8003efe:	69db      	ldr	r3, [r3, #28]
 8003f00:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8003f04:	d008      	beq.n	8003f18 <HAL_TIMEx_ConfigBreakDeadTime+0xf0>
 8003f06:	683b      	ldr	r3, [r7, #0]
 8003f08:	69db      	ldr	r3, [r3, #28]
 8003f0a:	2b00      	cmp	r3, #0
 8003f0c:	d004      	beq.n	8003f18 <HAL_TIMEx_ConfigBreakDeadTime+0xf0>
 8003f0e:	f240 71a3 	movw	r1, #1955	; 0x7a3
 8003f12:	4827      	ldr	r0, [pc, #156]	; (8003fb0 <HAL_TIMEx_ConfigBreakDeadTime+0x188>)
 8003f14:	f7fc fe12 	bl	8000b3c <assert_failed>

  /* Check input state */
  __HAL_LOCK(htim);
 8003f18:	687b      	ldr	r3, [r7, #4]
 8003f1a:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8003f1e:	2b01      	cmp	r3, #1
 8003f20:	d101      	bne.n	8003f26 <HAL_TIMEx_ConfigBreakDeadTime+0xfe>
 8003f22:	2302      	movs	r3, #2
 8003f24:	e03d      	b.n	8003fa2 <HAL_TIMEx_ConfigBreakDeadTime+0x17a>
 8003f26:	687b      	ldr	r3, [r7, #4]
 8003f28:	2201      	movs	r2, #1
 8003f2a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Set the Lock level, the Break enable Bit and the Polarity, the OSSR State,
     the OSSI State, the dead time value and the Automatic Output Enable Bit */

  /* Set the BDTR bits */
  MODIFY_REG(tmpbdtr, TIM_BDTR_DTG, sBreakDeadTimeConfig->DeadTime);
 8003f2e:	68fb      	ldr	r3, [r7, #12]
 8003f30:	f023 02ff 	bic.w	r2, r3, #255	; 0xff
 8003f34:	683b      	ldr	r3, [r7, #0]
 8003f36:	68db      	ldr	r3, [r3, #12]
 8003f38:	4313      	orrs	r3, r2
 8003f3a:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_LOCK, sBreakDeadTimeConfig->LockLevel);
 8003f3c:	68fb      	ldr	r3, [r7, #12]
 8003f3e:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8003f42:	683b      	ldr	r3, [r7, #0]
 8003f44:	689b      	ldr	r3, [r3, #8]
 8003f46:	4313      	orrs	r3, r2
 8003f48:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSI, sBreakDeadTimeConfig->OffStateIDLEMode);
 8003f4a:	68fb      	ldr	r3, [r7, #12]
 8003f4c:	f423 6280 	bic.w	r2, r3, #1024	; 0x400
 8003f50:	683b      	ldr	r3, [r7, #0]
 8003f52:	685b      	ldr	r3, [r3, #4]
 8003f54:	4313      	orrs	r3, r2
 8003f56:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSR, sBreakDeadTimeConfig->OffStateRunMode);
 8003f58:	68fb      	ldr	r3, [r7, #12]
 8003f5a:	f423 6200 	bic.w	r2, r3, #2048	; 0x800
 8003f5e:	683b      	ldr	r3, [r7, #0]
 8003f60:	681b      	ldr	r3, [r3, #0]
 8003f62:	4313      	orrs	r3, r2
 8003f64:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKE, sBreakDeadTimeConfig->BreakState);
 8003f66:	68fb      	ldr	r3, [r7, #12]
 8003f68:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 8003f6c:	683b      	ldr	r3, [r7, #0]
 8003f6e:	691b      	ldr	r3, [r3, #16]
 8003f70:	4313      	orrs	r3, r2
 8003f72:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, sBreakDeadTimeConfig->BreakPolarity);
 8003f74:	68fb      	ldr	r3, [r7, #12]
 8003f76:	f423 5200 	bic.w	r2, r3, #8192	; 0x2000
 8003f7a:	683b      	ldr	r3, [r7, #0]
 8003f7c:	695b      	ldr	r3, [r3, #20]
 8003f7e:	4313      	orrs	r3, r2
 8003f80:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, sBreakDeadTimeConfig->AutomaticOutput);
 8003f82:	68fb      	ldr	r3, [r7, #12]
 8003f84:	f423 4280 	bic.w	r2, r3, #16384	; 0x4000
 8003f88:	683b      	ldr	r3, [r7, #0]
 8003f8a:	69db      	ldr	r3, [r3, #28]
 8003f8c:	4313      	orrs	r3, r2
 8003f8e:	60fb      	str	r3, [r7, #12]


  /* Set TIMx_BDTR */
  htim->Instance->BDTR = tmpbdtr;
 8003f90:	687b      	ldr	r3, [r7, #4]
 8003f92:	681b      	ldr	r3, [r3, #0]
 8003f94:	68fa      	ldr	r2, [r7, #12]
 8003f96:	645a      	str	r2, [r3, #68]	; 0x44

  __HAL_UNLOCK(htim);
 8003f98:	687b      	ldr	r3, [r7, #4]
 8003f9a:	2200      	movs	r2, #0
 8003f9c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8003fa0:	2300      	movs	r3, #0
}
 8003fa2:	4618      	mov	r0, r3
 8003fa4:	3710      	adds	r7, #16
 8003fa6:	46bd      	mov	sp, r7
 8003fa8:	bd80      	pop	{r7, pc}
 8003faa:	bf00      	nop
 8003fac:	40012c00 	.word	0x40012c00
 8003fb0:	08008e30 	.word	0x08008e30

08003fb4 <LL_GPIO_SetPinMode>:
{
 8003fb4:	b490      	push	{r4, r7}
 8003fb6:	b088      	sub	sp, #32
 8003fb8:	af00      	add	r7, sp, #0
 8003fba:	60f8      	str	r0, [r7, #12]
 8003fbc:	60b9      	str	r1, [r7, #8]
 8003fbe:	607a      	str	r2, [r7, #4]
  register uint32_t *pReg = (uint32_t *)((uint32_t)((uint32_t)(&GPIOx->CRL) + (Pin >> 24)));
 8003fc0:	68fb      	ldr	r3, [r7, #12]
 8003fc2:	461a      	mov	r2, r3
 8003fc4:	68bb      	ldr	r3, [r7, #8]
 8003fc6:	0e1b      	lsrs	r3, r3, #24
 8003fc8:	4413      	add	r3, r2
 8003fca:	461c      	mov	r4, r3
  MODIFY_REG(*pReg, ((GPIO_CRL_CNF0 | GPIO_CRL_MODE0) << (POSITION_VAL(Pin) * 4U)), (Mode << (POSITION_VAL(Pin) * 4U)));
 8003fcc:	6822      	ldr	r2, [r4, #0]
 8003fce:	68bb      	ldr	r3, [r7, #8]
 8003fd0:	617b      	str	r3, [r7, #20]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003fd2:	697b      	ldr	r3, [r7, #20]
 8003fd4:	fa93 f3a3 	rbit	r3, r3
 8003fd8:	613b      	str	r3, [r7, #16]
  return result;
 8003fda:	693b      	ldr	r3, [r7, #16]
 8003fdc:	fab3 f383 	clz	r3, r3
 8003fe0:	b2db      	uxtb	r3, r3
 8003fe2:	009b      	lsls	r3, r3, #2
 8003fe4:	210f      	movs	r1, #15
 8003fe6:	fa01 f303 	lsl.w	r3, r1, r3
 8003fea:	43db      	mvns	r3, r3
 8003fec:	401a      	ands	r2, r3
 8003fee:	68bb      	ldr	r3, [r7, #8]
 8003ff0:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003ff2:	69fb      	ldr	r3, [r7, #28]
 8003ff4:	fa93 f3a3 	rbit	r3, r3
 8003ff8:	61bb      	str	r3, [r7, #24]
  return result;
 8003ffa:	69bb      	ldr	r3, [r7, #24]
 8003ffc:	fab3 f383 	clz	r3, r3
 8004000:	b2db      	uxtb	r3, r3
 8004002:	009b      	lsls	r3, r3, #2
 8004004:	6879      	ldr	r1, [r7, #4]
 8004006:	fa01 f303 	lsl.w	r3, r1, r3
 800400a:	4313      	orrs	r3, r2
 800400c:	6023      	str	r3, [r4, #0]
}
 800400e:	bf00      	nop
 8004010:	3720      	adds	r7, #32
 8004012:	46bd      	mov	sp, r7
 8004014:	bc90      	pop	{r4, r7}
 8004016:	4770      	bx	lr

08004018 <LL_GPIO_SetPinSpeed>:
{
 8004018:	b490      	push	{r4, r7}
 800401a:	b088      	sub	sp, #32
 800401c:	af00      	add	r7, sp, #0
 800401e:	60f8      	str	r0, [r7, #12]
 8004020:	60b9      	str	r1, [r7, #8]
 8004022:	607a      	str	r2, [r7, #4]
  register uint32_t *pReg = (uint32_t *)((uint32_t)((uint32_t)(&GPIOx->CRL) + (Pin >> 24)));
 8004024:	68fb      	ldr	r3, [r7, #12]
 8004026:	461a      	mov	r2, r3
 8004028:	68bb      	ldr	r3, [r7, #8]
 800402a:	0e1b      	lsrs	r3, r3, #24
 800402c:	4413      	add	r3, r2
 800402e:	461c      	mov	r4, r3
  MODIFY_REG(*pReg, (GPIO_CRL_MODE0 << (POSITION_VAL(Pin) * 4U)),
 8004030:	6822      	ldr	r2, [r4, #0]
 8004032:	68bb      	ldr	r3, [r7, #8]
 8004034:	617b      	str	r3, [r7, #20]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004036:	697b      	ldr	r3, [r7, #20]
 8004038:	fa93 f3a3 	rbit	r3, r3
 800403c:	613b      	str	r3, [r7, #16]
  return result;
 800403e:	693b      	ldr	r3, [r7, #16]
 8004040:	fab3 f383 	clz	r3, r3
 8004044:	b2db      	uxtb	r3, r3
 8004046:	009b      	lsls	r3, r3, #2
 8004048:	2103      	movs	r1, #3
 800404a:	fa01 f303 	lsl.w	r3, r1, r3
 800404e:	43db      	mvns	r3, r3
 8004050:	401a      	ands	r2, r3
 8004052:	68bb      	ldr	r3, [r7, #8]
 8004054:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004056:	69fb      	ldr	r3, [r7, #28]
 8004058:	fa93 f3a3 	rbit	r3, r3
 800405c:	61bb      	str	r3, [r7, #24]
  return result;
 800405e:	69bb      	ldr	r3, [r7, #24]
 8004060:	fab3 f383 	clz	r3, r3
 8004064:	b2db      	uxtb	r3, r3
 8004066:	009b      	lsls	r3, r3, #2
 8004068:	6879      	ldr	r1, [r7, #4]
 800406a:	fa01 f303 	lsl.w	r3, r1, r3
 800406e:	4313      	orrs	r3, r2
 8004070:	6023      	str	r3, [r4, #0]
}
 8004072:	bf00      	nop
 8004074:	3720      	adds	r7, #32
 8004076:	46bd      	mov	sp, r7
 8004078:	bc90      	pop	{r4, r7}
 800407a:	4770      	bx	lr

0800407c <LL_GPIO_SetPinOutputType>:
{
 800407c:	b490      	push	{r4, r7}
 800407e:	b088      	sub	sp, #32
 8004080:	af00      	add	r7, sp, #0
 8004082:	60f8      	str	r0, [r7, #12]
 8004084:	60b9      	str	r1, [r7, #8]
 8004086:	607a      	str	r2, [r7, #4]
  register uint32_t *pReg = (uint32_t *)((uint32_t)((uint32_t)(&GPIOx->CRL) + (Pin >> 24)));
 8004088:	68fb      	ldr	r3, [r7, #12]
 800408a:	461a      	mov	r2, r3
 800408c:	68bb      	ldr	r3, [r7, #8]
 800408e:	0e1b      	lsrs	r3, r3, #24
 8004090:	4413      	add	r3, r2
 8004092:	461c      	mov	r4, r3
  MODIFY_REG(*pReg, (GPIO_CRL_CNF0_0 << (POSITION_VAL(Pin) * 4U)),
 8004094:	6822      	ldr	r2, [r4, #0]
 8004096:	68bb      	ldr	r3, [r7, #8]
 8004098:	617b      	str	r3, [r7, #20]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800409a:	697b      	ldr	r3, [r7, #20]
 800409c:	fa93 f3a3 	rbit	r3, r3
 80040a0:	613b      	str	r3, [r7, #16]
  return result;
 80040a2:	693b      	ldr	r3, [r7, #16]
 80040a4:	fab3 f383 	clz	r3, r3
 80040a8:	b2db      	uxtb	r3, r3
 80040aa:	009b      	lsls	r3, r3, #2
 80040ac:	2104      	movs	r1, #4
 80040ae:	fa01 f303 	lsl.w	r3, r1, r3
 80040b2:	43db      	mvns	r3, r3
 80040b4:	401a      	ands	r2, r3
 80040b6:	68bb      	ldr	r3, [r7, #8]
 80040b8:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80040ba:	69fb      	ldr	r3, [r7, #28]
 80040bc:	fa93 f3a3 	rbit	r3, r3
 80040c0:	61bb      	str	r3, [r7, #24]
  return result;
 80040c2:	69bb      	ldr	r3, [r7, #24]
 80040c4:	fab3 f383 	clz	r3, r3
 80040c8:	b2db      	uxtb	r3, r3
 80040ca:	009b      	lsls	r3, r3, #2
 80040cc:	6879      	ldr	r1, [r7, #4]
 80040ce:	fa01 f303 	lsl.w	r3, r1, r3
 80040d2:	4313      	orrs	r3, r2
 80040d4:	6023      	str	r3, [r4, #0]
}
 80040d6:	bf00      	nop
 80040d8:	3720      	adds	r7, #32
 80040da:	46bd      	mov	sp, r7
 80040dc:	bc90      	pop	{r4, r7}
 80040de:	4770      	bx	lr

080040e0 <LL_GPIO_SetPinPull>:
{
 80040e0:	b480      	push	{r7}
 80040e2:	b087      	sub	sp, #28
 80040e4:	af00      	add	r7, sp, #0
 80040e6:	60f8      	str	r0, [r7, #12]
 80040e8:	60b9      	str	r1, [r7, #8]
 80040ea:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->ODR, (Pin >> GPIO_PIN_MASK_POS), Pull << (POSITION_VAL(Pin >> GPIO_PIN_MASK_POS)));
 80040ec:	68fb      	ldr	r3, [r7, #12]
 80040ee:	68da      	ldr	r2, [r3, #12]
 80040f0:	68bb      	ldr	r3, [r7, #8]
 80040f2:	0a1b      	lsrs	r3, r3, #8
 80040f4:	43db      	mvns	r3, r3
 80040f6:	401a      	ands	r2, r3
 80040f8:	68bb      	ldr	r3, [r7, #8]
 80040fa:	0a1b      	lsrs	r3, r3, #8
 80040fc:	617b      	str	r3, [r7, #20]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80040fe:	697b      	ldr	r3, [r7, #20]
 8004100:	fa93 f3a3 	rbit	r3, r3
 8004104:	613b      	str	r3, [r7, #16]
  return result;
 8004106:	693b      	ldr	r3, [r7, #16]
 8004108:	fab3 f383 	clz	r3, r3
 800410c:	b2db      	uxtb	r3, r3
 800410e:	4619      	mov	r1, r3
 8004110:	687b      	ldr	r3, [r7, #4]
 8004112:	408b      	lsls	r3, r1
 8004114:	431a      	orrs	r2, r3
 8004116:	68fb      	ldr	r3, [r7, #12]
 8004118:	60da      	str	r2, [r3, #12]
}
 800411a:	bf00      	nop
 800411c:	371c      	adds	r7, #28
 800411e:	46bd      	mov	sp, r7
 8004120:	bc80      	pop	{r7}
 8004122:	4770      	bx	lr

08004124 <LL_GPIO_Init>:
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS: GPIO registers are initialized according to GPIO_InitStruct content
  *          - ERROR:   Not applicable
  */
ErrorStatus LL_GPIO_Init(GPIO_TypeDef *GPIOx, LL_GPIO_InitTypeDef *GPIO_InitStruct)
{
 8004124:	b580      	push	{r7, lr}
 8004126:	b088      	sub	sp, #32
 8004128:	af00      	add	r7, sp, #0
 800412a:	6078      	str	r0, [r7, #4]
 800412c:	6039      	str	r1, [r7, #0]
  uint32_t pinmask;
  uint32_t pinpos;
  uint32_t currentpin;

  /* Check the parameters */
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
 800412e:	687b      	ldr	r3, [r7, #4]
 8004130:	4a62      	ldr	r2, [pc, #392]	; (80042bc <LL_GPIO_Init+0x198>)
 8004132:	4293      	cmp	r3, r2
 8004134:	d013      	beq.n	800415e <LL_GPIO_Init+0x3a>
 8004136:	687b      	ldr	r3, [r7, #4]
 8004138:	4a61      	ldr	r2, [pc, #388]	; (80042c0 <LL_GPIO_Init+0x19c>)
 800413a:	4293      	cmp	r3, r2
 800413c:	d00f      	beq.n	800415e <LL_GPIO_Init+0x3a>
 800413e:	687b      	ldr	r3, [r7, #4]
 8004140:	4a60      	ldr	r2, [pc, #384]	; (80042c4 <LL_GPIO_Init+0x1a0>)
 8004142:	4293      	cmp	r3, r2
 8004144:	d00b      	beq.n	800415e <LL_GPIO_Init+0x3a>
 8004146:	687b      	ldr	r3, [r7, #4]
 8004148:	4a5f      	ldr	r2, [pc, #380]	; (80042c8 <LL_GPIO_Init+0x1a4>)
 800414a:	4293      	cmp	r3, r2
 800414c:	d007      	beq.n	800415e <LL_GPIO_Init+0x3a>
 800414e:	687b      	ldr	r3, [r7, #4]
 8004150:	4a5e      	ldr	r2, [pc, #376]	; (80042cc <LL_GPIO_Init+0x1a8>)
 8004152:	4293      	cmp	r3, r2
 8004154:	d003      	beq.n	800415e <LL_GPIO_Init+0x3a>
 8004156:	21a3      	movs	r1, #163	; 0xa3
 8004158:	485d      	ldr	r0, [pc, #372]	; (80042d0 <LL_GPIO_Init+0x1ac>)
 800415a:	f7fc fcef 	bl	8000b3c <assert_failed>
  assert_param(IS_LL_GPIO_PIN(GPIO_InitStruct->Pin));
 800415e:	683b      	ldr	r3, [r7, #0]
 8004160:	681b      	ldr	r3, [r3, #0]
 8004162:	f023 437b 	bic.w	r3, r3, #4211081216	; 0xfb000000
 8004166:	2b00      	cmp	r3, #0
 8004168:	d005      	beq.n	8004176 <LL_GPIO_Init+0x52>
 800416a:	683b      	ldr	r3, [r7, #0]
 800416c:	681b      	ldr	r3, [r3, #0]
 800416e:	f003 437b 	and.w	r3, r3, #4211081216	; 0xfb000000
 8004172:	2b00      	cmp	r3, #0
 8004174:	d003      	beq.n	800417e <LL_GPIO_Init+0x5a>
 8004176:	21a4      	movs	r1, #164	; 0xa4
 8004178:	4855      	ldr	r0, [pc, #340]	; (80042d0 <LL_GPIO_Init+0x1ac>)
 800417a:	f7fc fcdf 	bl	8000b3c <assert_failed>

  /* ------------------------- Configure the port pins ---------------- */
  /* Initialize  pinpos on first pin set */

  pinmask = ((GPIO_InitStruct->Pin) << GPIO_PIN_MASK_POS) >> GPIO_PIN_NB;
 800417e:	683b      	ldr	r3, [r7, #0]
 8004180:	681b      	ldr	r3, [r3, #0]
 8004182:	021b      	lsls	r3, r3, #8
 8004184:	0c1b      	lsrs	r3, r3, #16
 8004186:	617b      	str	r3, [r7, #20]
 8004188:	697b      	ldr	r3, [r7, #20]
 800418a:	613b      	str	r3, [r7, #16]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800418c:	693b      	ldr	r3, [r7, #16]
 800418e:	fa93 f3a3 	rbit	r3, r3
 8004192:	60fb      	str	r3, [r7, #12]
  return result;
 8004194:	68fb      	ldr	r3, [r7, #12]
  pinpos = POSITION_VAL(pinmask);
 8004196:	fab3 f383 	clz	r3, r3
 800419a:	b2db      	uxtb	r3, r3
 800419c:	61fb      	str	r3, [r7, #28]

  /* Configure the port pins */
  while ((pinmask  >> pinpos) != 0u)
 800419e:	e080      	b.n	80042a2 <LL_GPIO_Init+0x17e>
  {
    /* skip if bit is not set */
    if ((pinmask & (1u << pinpos)) != 0u)
 80041a0:	2201      	movs	r2, #1
 80041a2:	69fb      	ldr	r3, [r7, #28]
 80041a4:	409a      	lsls	r2, r3
 80041a6:	697b      	ldr	r3, [r7, #20]
 80041a8:	4013      	ands	r3, r2
 80041aa:	2b00      	cmp	r3, #0
 80041ac:	d076      	beq.n	800429c <LL_GPIO_Init+0x178>
    {
      /* Get current io position */
      if (pinpos < GPIO_PIN_MASK_POS)
 80041ae:	69fb      	ldr	r3, [r7, #28]
 80041b0:	2b07      	cmp	r3, #7
 80041b2:	d806      	bhi.n	80041c2 <LL_GPIO_Init+0x9e>
      {
        currentpin = (0x00000101uL << pinpos);
 80041b4:	f240 1201 	movw	r2, #257	; 0x101
 80041b8:	69fb      	ldr	r3, [r7, #28]
 80041ba:	fa02 f303 	lsl.w	r3, r2, r3
 80041be:	61bb      	str	r3, [r7, #24]
 80041c0:	e008      	b.n	80041d4 <LL_GPIO_Init+0xb0>
      }
      else
      {
        currentpin = ((0x00010001u << (pinpos - GPIO_PIN_MASK_POS)) | 0x04000000u);
 80041c2:	69fb      	ldr	r3, [r7, #28]
 80041c4:	3b08      	subs	r3, #8
 80041c6:	f04f 1201 	mov.w	r2, #65537	; 0x10001
 80041ca:	fa02 f303 	lsl.w	r3, r2, r3
 80041ce:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 80041d2:	61bb      	str	r3, [r7, #24]
      }

      /* Check Pin Mode and Pin Pull parameters */
      assert_param(IS_LL_GPIO_MODE(GPIO_InitStruct->Mode));
 80041d4:	683b      	ldr	r3, [r7, #0]
 80041d6:	685b      	ldr	r3, [r3, #4]
 80041d8:	2b00      	cmp	r3, #0
 80041da:	d013      	beq.n	8004204 <LL_GPIO_Init+0xe0>
 80041dc:	683b      	ldr	r3, [r7, #0]
 80041de:	685b      	ldr	r3, [r3, #4]
 80041e0:	2b04      	cmp	r3, #4
 80041e2:	d00f      	beq.n	8004204 <LL_GPIO_Init+0xe0>
 80041e4:	683b      	ldr	r3, [r7, #0]
 80041e6:	685b      	ldr	r3, [r3, #4]
 80041e8:	2b08      	cmp	r3, #8
 80041ea:	d00b      	beq.n	8004204 <LL_GPIO_Init+0xe0>
 80041ec:	683b      	ldr	r3, [r7, #0]
 80041ee:	685b      	ldr	r3, [r3, #4]
 80041f0:	2b01      	cmp	r3, #1
 80041f2:	d007      	beq.n	8004204 <LL_GPIO_Init+0xe0>
 80041f4:	683b      	ldr	r3, [r7, #0]
 80041f6:	685b      	ldr	r3, [r3, #4]
 80041f8:	2b09      	cmp	r3, #9
 80041fa:	d003      	beq.n	8004204 <LL_GPIO_Init+0xe0>
 80041fc:	21bd      	movs	r1, #189	; 0xbd
 80041fe:	4834      	ldr	r0, [pc, #208]	; (80042d0 <LL_GPIO_Init+0x1ac>)
 8004200:	f7fc fc9c 	bl	8000b3c <assert_failed>
      assert_param(IS_LL_GPIO_PULL(GPIO_InitStruct->Pull));
 8004204:	683b      	ldr	r3, [r7, #0]
 8004206:	691b      	ldr	r3, [r3, #16]
 8004208:	2b00      	cmp	r3, #0
 800420a:	d007      	beq.n	800421c <LL_GPIO_Init+0xf8>
 800420c:	683b      	ldr	r3, [r7, #0]
 800420e:	691b      	ldr	r3, [r3, #16]
 8004210:	2b01      	cmp	r3, #1
 8004212:	d003      	beq.n	800421c <LL_GPIO_Init+0xf8>
 8004214:	21be      	movs	r1, #190	; 0xbe
 8004216:	482e      	ldr	r0, [pc, #184]	; (80042d0 <LL_GPIO_Init+0x1ac>)
 8004218:	f7fc fc90 	bl	8000b3c <assert_failed>

      /* Pull-up Pull-down resistor configuration*/
      LL_GPIO_SetPinPull(GPIOx, currentpin, GPIO_InitStruct->Pull);
 800421c:	683b      	ldr	r3, [r7, #0]
 800421e:	691b      	ldr	r3, [r3, #16]
 8004220:	461a      	mov	r2, r3
 8004222:	69b9      	ldr	r1, [r7, #24]
 8004224:	6878      	ldr	r0, [r7, #4]
 8004226:	f7ff ff5b 	bl	80040e0 <LL_GPIO_SetPinPull>

      /* Pin Mode configuration */
      LL_GPIO_SetPinMode(GPIOx, currentpin, GPIO_InitStruct->Mode);
 800422a:	683b      	ldr	r3, [r7, #0]
 800422c:	685b      	ldr	r3, [r3, #4]
 800422e:	461a      	mov	r2, r3
 8004230:	69b9      	ldr	r1, [r7, #24]
 8004232:	6878      	ldr	r0, [r7, #4]
 8004234:	f7ff febe 	bl	8003fb4 <LL_GPIO_SetPinMode>

      if ((GPIO_InitStruct->Mode == LL_GPIO_MODE_OUTPUT) || (GPIO_InitStruct->Mode == LL_GPIO_MODE_ALTERNATE))
 8004238:	683b      	ldr	r3, [r7, #0]
 800423a:	685b      	ldr	r3, [r3, #4]
 800423c:	2b01      	cmp	r3, #1
 800423e:	d003      	beq.n	8004248 <LL_GPIO_Init+0x124>
 8004240:	683b      	ldr	r3, [r7, #0]
 8004242:	685b      	ldr	r3, [r3, #4]
 8004244:	2b09      	cmp	r3, #9
 8004246:	d129      	bne.n	800429c <LL_GPIO_Init+0x178>
      {
        /* Check speed and Output mode parameters */
        assert_param(IS_LL_GPIO_SPEED(GPIO_InitStruct->Speed));
 8004248:	683b      	ldr	r3, [r7, #0]
 800424a:	689b      	ldr	r3, [r3, #8]
 800424c:	2b02      	cmp	r3, #2
 800424e:	d00b      	beq.n	8004268 <LL_GPIO_Init+0x144>
 8004250:	683b      	ldr	r3, [r7, #0]
 8004252:	689b      	ldr	r3, [r3, #8]
 8004254:	2b01      	cmp	r3, #1
 8004256:	d007      	beq.n	8004268 <LL_GPIO_Init+0x144>
 8004258:	683b      	ldr	r3, [r7, #0]
 800425a:	689b      	ldr	r3, [r3, #8]
 800425c:	2b03      	cmp	r3, #3
 800425e:	d003      	beq.n	8004268 <LL_GPIO_Init+0x144>
 8004260:	21c9      	movs	r1, #201	; 0xc9
 8004262:	481b      	ldr	r0, [pc, #108]	; (80042d0 <LL_GPIO_Init+0x1ac>)
 8004264:	f7fc fc6a 	bl	8000b3c <assert_failed>
        assert_param(IS_LL_GPIO_OUTPUT_TYPE(GPIO_InitStruct->OutputType));
 8004268:	683b      	ldr	r3, [r7, #0]
 800426a:	68db      	ldr	r3, [r3, #12]
 800426c:	2b00      	cmp	r3, #0
 800426e:	d007      	beq.n	8004280 <LL_GPIO_Init+0x15c>
 8004270:	683b      	ldr	r3, [r7, #0]
 8004272:	68db      	ldr	r3, [r3, #12]
 8004274:	2b04      	cmp	r3, #4
 8004276:	d003      	beq.n	8004280 <LL_GPIO_Init+0x15c>
 8004278:	21ca      	movs	r1, #202	; 0xca
 800427a:	4815      	ldr	r0, [pc, #84]	; (80042d0 <LL_GPIO_Init+0x1ac>)
 800427c:	f7fc fc5e 	bl	8000b3c <assert_failed>

        /* Speed mode configuration */
        LL_GPIO_SetPinSpeed(GPIOx, currentpin, GPIO_InitStruct->Speed);
 8004280:	683b      	ldr	r3, [r7, #0]
 8004282:	689b      	ldr	r3, [r3, #8]
 8004284:	461a      	mov	r2, r3
 8004286:	69b9      	ldr	r1, [r7, #24]
 8004288:	6878      	ldr	r0, [r7, #4]
 800428a:	f7ff fec5 	bl	8004018 <LL_GPIO_SetPinSpeed>

        /* Output mode configuration*/
        LL_GPIO_SetPinOutputType(GPIOx, currentpin, GPIO_InitStruct->OutputType);
 800428e:	683b      	ldr	r3, [r7, #0]
 8004290:	68db      	ldr	r3, [r3, #12]
 8004292:	461a      	mov	r2, r3
 8004294:	69b9      	ldr	r1, [r7, #24]
 8004296:	6878      	ldr	r0, [r7, #4]
 8004298:	f7ff fef0 	bl	800407c <LL_GPIO_SetPinOutputType>
      }
    }
    pinpos++;
 800429c:	69fb      	ldr	r3, [r7, #28]
 800429e:	3301      	adds	r3, #1
 80042a0:	61fb      	str	r3, [r7, #28]
  while ((pinmask  >> pinpos) != 0u)
 80042a2:	697a      	ldr	r2, [r7, #20]
 80042a4:	69fb      	ldr	r3, [r7, #28]
 80042a6:	fa22 f303 	lsr.w	r3, r2, r3
 80042aa:	2b00      	cmp	r3, #0
 80042ac:	f47f af78 	bne.w	80041a0 <LL_GPIO_Init+0x7c>
  }
  return (SUCCESS);
 80042b0:	2300      	movs	r3, #0
}
 80042b2:	4618      	mov	r0, r3
 80042b4:	3720      	adds	r7, #32
 80042b6:	46bd      	mov	sp, r7
 80042b8:	bd80      	pop	{r7, pc}
 80042ba:	bf00      	nop
 80042bc:	40010800 	.word	0x40010800
 80042c0:	40010c00 	.word	0x40010c00
 80042c4:	40011000 	.word	0x40011000
 80042c8:	40011400 	.word	0x40011400
 80042cc:	40011800 	.word	0x40011800
 80042d0:	08008e6c 	.word	0x08008e6c

080042d4 <LL_SPI_IsEnabled>:
{
 80042d4:	b480      	push	{r7}
 80042d6:	b083      	sub	sp, #12
 80042d8:	af00      	add	r7, sp, #0
 80042da:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(SPIx->CR1, SPI_CR1_SPE) == (SPI_CR1_SPE)) ? 1UL : 0UL);
 80042dc:	687b      	ldr	r3, [r7, #4]
 80042de:	681b      	ldr	r3, [r3, #0]
 80042e0:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80042e4:	2b40      	cmp	r3, #64	; 0x40
 80042e6:	d101      	bne.n	80042ec <LL_SPI_IsEnabled+0x18>
 80042e8:	2301      	movs	r3, #1
 80042ea:	e000      	b.n	80042ee <LL_SPI_IsEnabled+0x1a>
 80042ec:	2300      	movs	r3, #0
}
 80042ee:	4618      	mov	r0, r3
 80042f0:	370c      	adds	r7, #12
 80042f2:	46bd      	mov	sp, r7
 80042f4:	bc80      	pop	{r7}
 80042f6:	4770      	bx	lr

080042f8 <LL_SPI_SetCRCPolynomial>:
{
 80042f8:	b480      	push	{r7}
 80042fa:	b083      	sub	sp, #12
 80042fc:	af00      	add	r7, sp, #0
 80042fe:	6078      	str	r0, [r7, #4]
 8004300:	6039      	str	r1, [r7, #0]
  WRITE_REG(SPIx->CRCPR, (uint16_t)CRCPoly);
 8004302:	683b      	ldr	r3, [r7, #0]
 8004304:	b29b      	uxth	r3, r3
 8004306:	461a      	mov	r2, r3
 8004308:	687b      	ldr	r3, [r7, #4]
 800430a:	611a      	str	r2, [r3, #16]
}
 800430c:	bf00      	nop
 800430e:	370c      	adds	r7, #12
 8004310:	46bd      	mov	sp, r7
 8004312:	bc80      	pop	{r7}
 8004314:	4770      	bx	lr
	...

08004318 <LL_SPI_Init>:
  * @param  SPIx SPI Instance
  * @param  SPI_InitStruct pointer to a @ref LL_SPI_InitTypeDef structure
  * @retval An ErrorStatus enumeration value. (Return always SUCCESS)
  */
ErrorStatus LL_SPI_Init(SPI_TypeDef *SPIx, LL_SPI_InitTypeDef *SPI_InitStruct)
{
 8004318:	b580      	push	{r7, lr}
 800431a:	b084      	sub	sp, #16
 800431c:	af00      	add	r7, sp, #0
 800431e:	6078      	str	r0, [r7, #4]
 8004320:	6039      	str	r1, [r7, #0]
  ErrorStatus status = ERROR;
 8004322:	2301      	movs	r3, #1
 8004324:	73fb      	strb	r3, [r7, #15]

  /* Check the SPI Instance SPIx*/
  assert_param(IS_SPI_ALL_INSTANCE(SPIx));
 8004326:	687b      	ldr	r3, [r7, #4]
 8004328:	4a77      	ldr	r2, [pc, #476]	; (8004508 <LL_SPI_Init+0x1f0>)
 800432a:	4293      	cmp	r3, r2
 800432c:	d007      	beq.n	800433e <LL_SPI_Init+0x26>
 800432e:	687b      	ldr	r3, [r7, #4]
 8004330:	4a76      	ldr	r2, [pc, #472]	; (800450c <LL_SPI_Init+0x1f4>)
 8004332:	4293      	cmp	r3, r2
 8004334:	d003      	beq.n	800433e <LL_SPI_Init+0x26>
 8004336:	21b7      	movs	r1, #183	; 0xb7
 8004338:	4875      	ldr	r0, [pc, #468]	; (8004510 <LL_SPI_Init+0x1f8>)
 800433a:	f7fc fbff 	bl	8000b3c <assert_failed>

  /* Check the SPI parameters from SPI_InitStruct*/
  assert_param(IS_LL_SPI_TRANSFER_DIRECTION(SPI_InitStruct->TransferDirection));
 800433e:	683b      	ldr	r3, [r7, #0]
 8004340:	681b      	ldr	r3, [r3, #0]
 8004342:	2b00      	cmp	r3, #0
 8004344:	d012      	beq.n	800436c <LL_SPI_Init+0x54>
 8004346:	683b      	ldr	r3, [r7, #0]
 8004348:	681b      	ldr	r3, [r3, #0]
 800434a:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800434e:	d00d      	beq.n	800436c <LL_SPI_Init+0x54>
 8004350:	683b      	ldr	r3, [r7, #0]
 8004352:	681b      	ldr	r3, [r3, #0]
 8004354:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8004358:	d008      	beq.n	800436c <LL_SPI_Init+0x54>
 800435a:	683b      	ldr	r3, [r7, #0]
 800435c:	681b      	ldr	r3, [r3, #0]
 800435e:	f5b3 4f40 	cmp.w	r3, #49152	; 0xc000
 8004362:	d003      	beq.n	800436c <LL_SPI_Init+0x54>
 8004364:	21ba      	movs	r1, #186	; 0xba
 8004366:	486a      	ldr	r0, [pc, #424]	; (8004510 <LL_SPI_Init+0x1f8>)
 8004368:	f7fc fbe8 	bl	8000b3c <assert_failed>
  assert_param(IS_LL_SPI_MODE(SPI_InitStruct->Mode));
 800436c:	683b      	ldr	r3, [r7, #0]
 800436e:	685b      	ldr	r3, [r3, #4]
 8004370:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8004374:	d007      	beq.n	8004386 <LL_SPI_Init+0x6e>
 8004376:	683b      	ldr	r3, [r7, #0]
 8004378:	685b      	ldr	r3, [r3, #4]
 800437a:	2b00      	cmp	r3, #0
 800437c:	d003      	beq.n	8004386 <LL_SPI_Init+0x6e>
 800437e:	21bb      	movs	r1, #187	; 0xbb
 8004380:	4863      	ldr	r0, [pc, #396]	; (8004510 <LL_SPI_Init+0x1f8>)
 8004382:	f7fc fbdb 	bl	8000b3c <assert_failed>
  assert_param(IS_LL_SPI_DATAWIDTH(SPI_InitStruct->DataWidth));
 8004386:	683b      	ldr	r3, [r7, #0]
 8004388:	689b      	ldr	r3, [r3, #8]
 800438a:	2b00      	cmp	r3, #0
 800438c:	d008      	beq.n	80043a0 <LL_SPI_Init+0x88>
 800438e:	683b      	ldr	r3, [r7, #0]
 8004390:	689b      	ldr	r3, [r3, #8]
 8004392:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8004396:	d003      	beq.n	80043a0 <LL_SPI_Init+0x88>
 8004398:	21bc      	movs	r1, #188	; 0xbc
 800439a:	485d      	ldr	r0, [pc, #372]	; (8004510 <LL_SPI_Init+0x1f8>)
 800439c:	f7fc fbce 	bl	8000b3c <assert_failed>
  assert_param(IS_LL_SPI_POLARITY(SPI_InitStruct->ClockPolarity));
 80043a0:	683b      	ldr	r3, [r7, #0]
 80043a2:	68db      	ldr	r3, [r3, #12]
 80043a4:	2b00      	cmp	r3, #0
 80043a6:	d007      	beq.n	80043b8 <LL_SPI_Init+0xa0>
 80043a8:	683b      	ldr	r3, [r7, #0]
 80043aa:	68db      	ldr	r3, [r3, #12]
 80043ac:	2b02      	cmp	r3, #2
 80043ae:	d003      	beq.n	80043b8 <LL_SPI_Init+0xa0>
 80043b0:	21bd      	movs	r1, #189	; 0xbd
 80043b2:	4857      	ldr	r0, [pc, #348]	; (8004510 <LL_SPI_Init+0x1f8>)
 80043b4:	f7fc fbc2 	bl	8000b3c <assert_failed>
  assert_param(IS_LL_SPI_PHASE(SPI_InitStruct->ClockPhase));
 80043b8:	683b      	ldr	r3, [r7, #0]
 80043ba:	691b      	ldr	r3, [r3, #16]
 80043bc:	2b00      	cmp	r3, #0
 80043be:	d007      	beq.n	80043d0 <LL_SPI_Init+0xb8>
 80043c0:	683b      	ldr	r3, [r7, #0]
 80043c2:	691b      	ldr	r3, [r3, #16]
 80043c4:	2b01      	cmp	r3, #1
 80043c6:	d003      	beq.n	80043d0 <LL_SPI_Init+0xb8>
 80043c8:	21be      	movs	r1, #190	; 0xbe
 80043ca:	4851      	ldr	r0, [pc, #324]	; (8004510 <LL_SPI_Init+0x1f8>)
 80043cc:	f7fc fbb6 	bl	8000b3c <assert_failed>
  assert_param(IS_LL_SPI_NSS(SPI_InitStruct->NSS));
 80043d0:	683b      	ldr	r3, [r7, #0]
 80043d2:	695b      	ldr	r3, [r3, #20]
 80043d4:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80043d8:	d00c      	beq.n	80043f4 <LL_SPI_Init+0xdc>
 80043da:	683b      	ldr	r3, [r7, #0]
 80043dc:	695b      	ldr	r3, [r3, #20]
 80043de:	2b00      	cmp	r3, #0
 80043e0:	d008      	beq.n	80043f4 <LL_SPI_Init+0xdc>
 80043e2:	683b      	ldr	r3, [r7, #0]
 80043e4:	695b      	ldr	r3, [r3, #20]
 80043e6:	f5b3 2f80 	cmp.w	r3, #262144	; 0x40000
 80043ea:	d003      	beq.n	80043f4 <LL_SPI_Init+0xdc>
 80043ec:	21bf      	movs	r1, #191	; 0xbf
 80043ee:	4848      	ldr	r0, [pc, #288]	; (8004510 <LL_SPI_Init+0x1f8>)
 80043f0:	f7fc fba4 	bl	8000b3c <assert_failed>
  assert_param(IS_LL_SPI_BAUDRATE(SPI_InitStruct->BaudRate));
 80043f4:	683b      	ldr	r3, [r7, #0]
 80043f6:	699b      	ldr	r3, [r3, #24]
 80043f8:	2b00      	cmp	r3, #0
 80043fa:	d01f      	beq.n	800443c <LL_SPI_Init+0x124>
 80043fc:	683b      	ldr	r3, [r7, #0]
 80043fe:	699b      	ldr	r3, [r3, #24]
 8004400:	2b08      	cmp	r3, #8
 8004402:	d01b      	beq.n	800443c <LL_SPI_Init+0x124>
 8004404:	683b      	ldr	r3, [r7, #0]
 8004406:	699b      	ldr	r3, [r3, #24]
 8004408:	2b10      	cmp	r3, #16
 800440a:	d017      	beq.n	800443c <LL_SPI_Init+0x124>
 800440c:	683b      	ldr	r3, [r7, #0]
 800440e:	699b      	ldr	r3, [r3, #24]
 8004410:	2b18      	cmp	r3, #24
 8004412:	d013      	beq.n	800443c <LL_SPI_Init+0x124>
 8004414:	683b      	ldr	r3, [r7, #0]
 8004416:	699b      	ldr	r3, [r3, #24]
 8004418:	2b20      	cmp	r3, #32
 800441a:	d00f      	beq.n	800443c <LL_SPI_Init+0x124>
 800441c:	683b      	ldr	r3, [r7, #0]
 800441e:	699b      	ldr	r3, [r3, #24]
 8004420:	2b28      	cmp	r3, #40	; 0x28
 8004422:	d00b      	beq.n	800443c <LL_SPI_Init+0x124>
 8004424:	683b      	ldr	r3, [r7, #0]
 8004426:	699b      	ldr	r3, [r3, #24]
 8004428:	2b30      	cmp	r3, #48	; 0x30
 800442a:	d007      	beq.n	800443c <LL_SPI_Init+0x124>
 800442c:	683b      	ldr	r3, [r7, #0]
 800442e:	699b      	ldr	r3, [r3, #24]
 8004430:	2b38      	cmp	r3, #56	; 0x38
 8004432:	d003      	beq.n	800443c <LL_SPI_Init+0x124>
 8004434:	21c0      	movs	r1, #192	; 0xc0
 8004436:	4836      	ldr	r0, [pc, #216]	; (8004510 <LL_SPI_Init+0x1f8>)
 8004438:	f7fc fb80 	bl	8000b3c <assert_failed>
  assert_param(IS_LL_SPI_BITORDER(SPI_InitStruct->BitOrder));
 800443c:	683b      	ldr	r3, [r7, #0]
 800443e:	69db      	ldr	r3, [r3, #28]
 8004440:	2b80      	cmp	r3, #128	; 0x80
 8004442:	d007      	beq.n	8004454 <LL_SPI_Init+0x13c>
 8004444:	683b      	ldr	r3, [r7, #0]
 8004446:	69db      	ldr	r3, [r3, #28]
 8004448:	2b00      	cmp	r3, #0
 800444a:	d003      	beq.n	8004454 <LL_SPI_Init+0x13c>
 800444c:	21c1      	movs	r1, #193	; 0xc1
 800444e:	4830      	ldr	r0, [pc, #192]	; (8004510 <LL_SPI_Init+0x1f8>)
 8004450:	f7fc fb74 	bl	8000b3c <assert_failed>
  assert_param(IS_LL_SPI_CRCCALCULATION(SPI_InitStruct->CRCCalculation));
 8004454:	683b      	ldr	r3, [r7, #0]
 8004456:	6a1b      	ldr	r3, [r3, #32]
 8004458:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800445c:	d007      	beq.n	800446e <LL_SPI_Init+0x156>
 800445e:	683b      	ldr	r3, [r7, #0]
 8004460:	6a1b      	ldr	r3, [r3, #32]
 8004462:	2b00      	cmp	r3, #0
 8004464:	d003      	beq.n	800446e <LL_SPI_Init+0x156>
 8004466:	21c2      	movs	r1, #194	; 0xc2
 8004468:	4829      	ldr	r0, [pc, #164]	; (8004510 <LL_SPI_Init+0x1f8>)
 800446a:	f7fc fb67 	bl	8000b3c <assert_failed>

  if (LL_SPI_IsEnabled(SPIx) == 0x00000000U)
 800446e:	6878      	ldr	r0, [r7, #4]
 8004470:	f7ff ff30 	bl	80042d4 <LL_SPI_IsEnabled>
 8004474:	4603      	mov	r3, r0
 8004476:	2b00      	cmp	r3, #0
 8004478:	d141      	bne.n	80044fe <LL_SPI_Init+0x1e6>
     * - NSS management:     SPI_CR1_SSM bit
     * - BaudRate prescaler: SPI_CR1_BR[2:0] bits
     * - BitOrder:           SPI_CR1_LSBFIRST bit
     * - CRCCalculation:     SPI_CR1_CRCEN bit
     */
    MODIFY_REG(SPIx->CR1,
 800447a:	687b      	ldr	r3, [r7, #4]
 800447c:	681b      	ldr	r3, [r3, #0]
 800447e:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8004482:	f023 03bf 	bic.w	r3, r3, #191	; 0xbf
 8004486:	683a      	ldr	r2, [r7, #0]
 8004488:	6811      	ldr	r1, [r2, #0]
 800448a:	683a      	ldr	r2, [r7, #0]
 800448c:	6852      	ldr	r2, [r2, #4]
 800448e:	4311      	orrs	r1, r2
 8004490:	683a      	ldr	r2, [r7, #0]
 8004492:	6892      	ldr	r2, [r2, #8]
 8004494:	4311      	orrs	r1, r2
 8004496:	683a      	ldr	r2, [r7, #0]
 8004498:	68d2      	ldr	r2, [r2, #12]
 800449a:	4311      	orrs	r1, r2
 800449c:	683a      	ldr	r2, [r7, #0]
 800449e:	6912      	ldr	r2, [r2, #16]
 80044a0:	4311      	orrs	r1, r2
 80044a2:	683a      	ldr	r2, [r7, #0]
 80044a4:	6952      	ldr	r2, [r2, #20]
 80044a6:	4311      	orrs	r1, r2
 80044a8:	683a      	ldr	r2, [r7, #0]
 80044aa:	6992      	ldr	r2, [r2, #24]
 80044ac:	4311      	orrs	r1, r2
 80044ae:	683a      	ldr	r2, [r7, #0]
 80044b0:	69d2      	ldr	r2, [r2, #28]
 80044b2:	4311      	orrs	r1, r2
 80044b4:	683a      	ldr	r2, [r7, #0]
 80044b6:	6a12      	ldr	r2, [r2, #32]
 80044b8:	430a      	orrs	r2, r1
 80044ba:	431a      	orrs	r2, r3
 80044bc:	687b      	ldr	r3, [r7, #4]
 80044be:	601a      	str	r2, [r3, #0]

    /*---------------------------- SPIx CR2 Configuration ------------------------
     * Configure SPIx CR2 with parameters:
     * - NSS management:     SSOE bit
     */
    MODIFY_REG(SPIx->CR2, SPI_CR2_SSOE, (SPI_InitStruct->NSS >> 16U));
 80044c0:	687b      	ldr	r3, [r7, #4]
 80044c2:	685b      	ldr	r3, [r3, #4]
 80044c4:	f023 0204 	bic.w	r2, r3, #4
 80044c8:	683b      	ldr	r3, [r7, #0]
 80044ca:	695b      	ldr	r3, [r3, #20]
 80044cc:	0c1b      	lsrs	r3, r3, #16
 80044ce:	431a      	orrs	r2, r3
 80044d0:	687b      	ldr	r3, [r7, #4]
 80044d2:	605a      	str	r2, [r3, #4]

    /*---------------------------- SPIx CRCPR Configuration ----------------------
     * Configure SPIx CRCPR with parameters:
     * - CRCPoly:            CRCPOLY[15:0] bits
     */
    if (SPI_InitStruct->CRCCalculation == LL_SPI_CRCCALCULATION_ENABLE)
 80044d4:	683b      	ldr	r3, [r7, #0]
 80044d6:	6a1b      	ldr	r3, [r3, #32]
 80044d8:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80044dc:	d10d      	bne.n	80044fa <LL_SPI_Init+0x1e2>
    {
      assert_param(IS_LL_SPI_CRC_POLYNOMIAL(SPI_InitStruct->CRCPoly));
 80044de:	683b      	ldr	r3, [r7, #0]
 80044e0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80044e2:	2b00      	cmp	r3, #0
 80044e4:	d103      	bne.n	80044ee <LL_SPI_Init+0x1d6>
 80044e6:	21e5      	movs	r1, #229	; 0xe5
 80044e8:	4809      	ldr	r0, [pc, #36]	; (8004510 <LL_SPI_Init+0x1f8>)
 80044ea:	f7fc fb27 	bl	8000b3c <assert_failed>
      LL_SPI_SetCRCPolynomial(SPIx, SPI_InitStruct->CRCPoly);
 80044ee:	683b      	ldr	r3, [r7, #0]
 80044f0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80044f2:	4619      	mov	r1, r3
 80044f4:	6878      	ldr	r0, [r7, #4]
 80044f6:	f7ff feff 	bl	80042f8 <LL_SPI_SetCRCPolynomial>
    }
    status = SUCCESS;
 80044fa:	2300      	movs	r3, #0
 80044fc:	73fb      	strb	r3, [r7, #15]

#if defined (SPI_I2S_SUPPORT)
  /* Activate the SPI mode (Reset I2SMOD bit in I2SCFGR register) */
  CLEAR_BIT(SPIx->I2SCFGR, SPI_I2SCFGR_I2SMOD);
#endif /* SPI_I2S_SUPPORT */
  return status;
 80044fe:	7bfb      	ldrb	r3, [r7, #15]
}
 8004500:	4618      	mov	r0, r3
 8004502:	3710      	adds	r7, #16
 8004504:	46bd      	mov	sp, r7
 8004506:	bd80      	pop	{r7, pc}
 8004508:	40013000 	.word	0x40013000
 800450c:	40003800 	.word	0x40003800
 8004510:	08008ea4 	.word	0x08008ea4

08004514 <LL_TIM_SetPrescaler>:
{
 8004514:	b480      	push	{r7}
 8004516:	b083      	sub	sp, #12
 8004518:	af00      	add	r7, sp, #0
 800451a:	6078      	str	r0, [r7, #4]
 800451c:	6039      	str	r1, [r7, #0]
  WRITE_REG(TIMx->PSC, Prescaler);
 800451e:	687b      	ldr	r3, [r7, #4]
 8004520:	683a      	ldr	r2, [r7, #0]
 8004522:	629a      	str	r2, [r3, #40]	; 0x28
}
 8004524:	bf00      	nop
 8004526:	370c      	adds	r7, #12
 8004528:	46bd      	mov	sp, r7
 800452a:	bc80      	pop	{r7}
 800452c:	4770      	bx	lr

0800452e <LL_TIM_SetAutoReload>:
{
 800452e:	b480      	push	{r7}
 8004530:	b083      	sub	sp, #12
 8004532:	af00      	add	r7, sp, #0
 8004534:	6078      	str	r0, [r7, #4]
 8004536:	6039      	str	r1, [r7, #0]
  WRITE_REG(TIMx->ARR, AutoReload);
 8004538:	687b      	ldr	r3, [r7, #4]
 800453a:	683a      	ldr	r2, [r7, #0]
 800453c:	62da      	str	r2, [r3, #44]	; 0x2c
}
 800453e:	bf00      	nop
 8004540:	370c      	adds	r7, #12
 8004542:	46bd      	mov	sp, r7
 8004544:	bc80      	pop	{r7}
 8004546:	4770      	bx	lr

08004548 <LL_TIM_SetRepetitionCounter>:
{
 8004548:	b480      	push	{r7}
 800454a:	b083      	sub	sp, #12
 800454c:	af00      	add	r7, sp, #0
 800454e:	6078      	str	r0, [r7, #4]
 8004550:	6039      	str	r1, [r7, #0]
  WRITE_REG(TIMx->RCR, RepetitionCounter);
 8004552:	687b      	ldr	r3, [r7, #4]
 8004554:	683a      	ldr	r2, [r7, #0]
 8004556:	631a      	str	r2, [r3, #48]	; 0x30
}
 8004558:	bf00      	nop
 800455a:	370c      	adds	r7, #12
 800455c:	46bd      	mov	sp, r7
 800455e:	bc80      	pop	{r7}
 8004560:	4770      	bx	lr

08004562 <LL_TIM_GenerateEvent_UPDATE>:
  * @rmtoll EGR          UG            LL_TIM_GenerateEvent_UPDATE
  * @param  TIMx Timer instance
  * @retval None
  */
__STATIC_INLINE void LL_TIM_GenerateEvent_UPDATE(TIM_TypeDef *TIMx)
{
 8004562:	b480      	push	{r7}
 8004564:	b083      	sub	sp, #12
 8004566:	af00      	add	r7, sp, #0
 8004568:	6078      	str	r0, [r7, #4]
  SET_BIT(TIMx->EGR, TIM_EGR_UG);
 800456a:	687b      	ldr	r3, [r7, #4]
 800456c:	695b      	ldr	r3, [r3, #20]
 800456e:	f043 0201 	orr.w	r2, r3, #1
 8004572:	687b      	ldr	r3, [r7, #4]
 8004574:	615a      	str	r2, [r3, #20]
}
 8004576:	bf00      	nop
 8004578:	370c      	adds	r7, #12
 800457a:	46bd      	mov	sp, r7
 800457c:	bc80      	pop	{r7}
 800457e:	4770      	bx	lr

08004580 <LL_TIM_Init>:
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS: TIMx registers are de-initialized
  *          - ERROR: not applicable
  */
ErrorStatus LL_TIM_Init(TIM_TypeDef *TIMx, LL_TIM_InitTypeDef *TIM_InitStruct)
{
 8004580:	b580      	push	{r7, lr}
 8004582:	b084      	sub	sp, #16
 8004584:	af00      	add	r7, sp, #0
 8004586:	6078      	str	r0, [r7, #4]
 8004588:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(TIMx));
 800458a:	687b      	ldr	r3, [r7, #4]
 800458c:	4a48      	ldr	r2, [pc, #288]	; (80046b0 <LL_TIM_Init+0x130>)
 800458e:	4293      	cmp	r3, r2
 8004590:	d010      	beq.n	80045b4 <LL_TIM_Init+0x34>
 8004592:	687b      	ldr	r3, [r7, #4]
 8004594:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8004598:	d00c      	beq.n	80045b4 <LL_TIM_Init+0x34>
 800459a:	687b      	ldr	r3, [r7, #4]
 800459c:	4a45      	ldr	r2, [pc, #276]	; (80046b4 <LL_TIM_Init+0x134>)
 800459e:	4293      	cmp	r3, r2
 80045a0:	d008      	beq.n	80045b4 <LL_TIM_Init+0x34>
 80045a2:	687b      	ldr	r3, [r7, #4]
 80045a4:	4a44      	ldr	r2, [pc, #272]	; (80046b8 <LL_TIM_Init+0x138>)
 80045a6:	4293      	cmp	r3, r2
 80045a8:	d004      	beq.n	80045b4 <LL_TIM_Init+0x34>
 80045aa:	f240 1149 	movw	r1, #329	; 0x149
 80045ae:	4843      	ldr	r0, [pc, #268]	; (80046bc <LL_TIM_Init+0x13c>)
 80045b0:	f7fc fac4 	bl	8000b3c <assert_failed>
  assert_param(IS_LL_TIM_COUNTERMODE(TIM_InitStruct->CounterMode));
 80045b4:	683b      	ldr	r3, [r7, #0]
 80045b6:	685b      	ldr	r3, [r3, #4]
 80045b8:	2b00      	cmp	r3, #0
 80045ba:	d014      	beq.n	80045e6 <LL_TIM_Init+0x66>
 80045bc:	683b      	ldr	r3, [r7, #0]
 80045be:	685b      	ldr	r3, [r3, #4]
 80045c0:	2b10      	cmp	r3, #16
 80045c2:	d010      	beq.n	80045e6 <LL_TIM_Init+0x66>
 80045c4:	683b      	ldr	r3, [r7, #0]
 80045c6:	685b      	ldr	r3, [r3, #4]
 80045c8:	2b40      	cmp	r3, #64	; 0x40
 80045ca:	d00c      	beq.n	80045e6 <LL_TIM_Init+0x66>
 80045cc:	683b      	ldr	r3, [r7, #0]
 80045ce:	685b      	ldr	r3, [r3, #4]
 80045d0:	2b20      	cmp	r3, #32
 80045d2:	d008      	beq.n	80045e6 <LL_TIM_Init+0x66>
 80045d4:	683b      	ldr	r3, [r7, #0]
 80045d6:	685b      	ldr	r3, [r3, #4]
 80045d8:	2b60      	cmp	r3, #96	; 0x60
 80045da:	d004      	beq.n	80045e6 <LL_TIM_Init+0x66>
 80045dc:	f44f 71a5 	mov.w	r1, #330	; 0x14a
 80045e0:	4836      	ldr	r0, [pc, #216]	; (80046bc <LL_TIM_Init+0x13c>)
 80045e2:	f7fc faab 	bl	8000b3c <assert_failed>
  assert_param(IS_LL_TIM_CLOCKDIVISION(TIM_InitStruct->ClockDivision));
 80045e6:	683b      	ldr	r3, [r7, #0]
 80045e8:	68db      	ldr	r3, [r3, #12]
 80045ea:	2b00      	cmp	r3, #0
 80045ec:	d00e      	beq.n	800460c <LL_TIM_Init+0x8c>
 80045ee:	683b      	ldr	r3, [r7, #0]
 80045f0:	68db      	ldr	r3, [r3, #12]
 80045f2:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80045f6:	d009      	beq.n	800460c <LL_TIM_Init+0x8c>
 80045f8:	683b      	ldr	r3, [r7, #0]
 80045fa:	68db      	ldr	r3, [r3, #12]
 80045fc:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8004600:	d004      	beq.n	800460c <LL_TIM_Init+0x8c>
 8004602:	f240 114b 	movw	r1, #331	; 0x14b
 8004606:	482d      	ldr	r0, [pc, #180]	; (80046bc <LL_TIM_Init+0x13c>)
 8004608:	f7fc fa98 	bl	8000b3c <assert_failed>

  tmpcr1 = LL_TIM_ReadReg(TIMx, CR1);
 800460c:	687b      	ldr	r3, [r7, #4]
 800460e:	681b      	ldr	r3, [r3, #0]
 8004610:	60fb      	str	r3, [r7, #12]

  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8004612:	687b      	ldr	r3, [r7, #4]
 8004614:	4a26      	ldr	r2, [pc, #152]	; (80046b0 <LL_TIM_Init+0x130>)
 8004616:	4293      	cmp	r3, r2
 8004618:	d00b      	beq.n	8004632 <LL_TIM_Init+0xb2>
 800461a:	687b      	ldr	r3, [r7, #4]
 800461c:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8004620:	d007      	beq.n	8004632 <LL_TIM_Init+0xb2>
 8004622:	687b      	ldr	r3, [r7, #4]
 8004624:	4a23      	ldr	r2, [pc, #140]	; (80046b4 <LL_TIM_Init+0x134>)
 8004626:	4293      	cmp	r3, r2
 8004628:	d003      	beq.n	8004632 <LL_TIM_Init+0xb2>
 800462a:	687b      	ldr	r3, [r7, #4]
 800462c:	4a22      	ldr	r2, [pc, #136]	; (80046b8 <LL_TIM_Init+0x138>)
 800462e:	4293      	cmp	r3, r2
 8004630:	d106      	bne.n	8004640 <LL_TIM_Init+0xc0>
  {
    /* Select the Counter Mode */
    MODIFY_REG(tmpcr1, (TIM_CR1_DIR | TIM_CR1_CMS), TIM_InitStruct->CounterMode);
 8004632:	68fb      	ldr	r3, [r7, #12]
 8004634:	f023 0270 	bic.w	r2, r3, #112	; 0x70
 8004638:	683b      	ldr	r3, [r7, #0]
 800463a:	685b      	ldr	r3, [r3, #4]
 800463c:	4313      	orrs	r3, r2
 800463e:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8004640:	687b      	ldr	r3, [r7, #4]
 8004642:	4a1b      	ldr	r2, [pc, #108]	; (80046b0 <LL_TIM_Init+0x130>)
 8004644:	4293      	cmp	r3, r2
 8004646:	d00b      	beq.n	8004660 <LL_TIM_Init+0xe0>
 8004648:	687b      	ldr	r3, [r7, #4]
 800464a:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800464e:	d007      	beq.n	8004660 <LL_TIM_Init+0xe0>
 8004650:	687b      	ldr	r3, [r7, #4]
 8004652:	4a18      	ldr	r2, [pc, #96]	; (80046b4 <LL_TIM_Init+0x134>)
 8004654:	4293      	cmp	r3, r2
 8004656:	d003      	beq.n	8004660 <LL_TIM_Init+0xe0>
 8004658:	687b      	ldr	r3, [r7, #4]
 800465a:	4a17      	ldr	r2, [pc, #92]	; (80046b8 <LL_TIM_Init+0x138>)
 800465c:	4293      	cmp	r3, r2
 800465e:	d106      	bne.n	800466e <LL_TIM_Init+0xee>
  {
    /* Set the clock division */
    MODIFY_REG(tmpcr1, TIM_CR1_CKD, TIM_InitStruct->ClockDivision);
 8004660:	68fb      	ldr	r3, [r7, #12]
 8004662:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8004666:	683b      	ldr	r3, [r7, #0]
 8004668:	68db      	ldr	r3, [r3, #12]
 800466a:	4313      	orrs	r3, r2
 800466c:	60fb      	str	r3, [r7, #12]
  }

  /* Write to TIMx CR1 */
  LL_TIM_WriteReg(TIMx, CR1, tmpcr1);
 800466e:	687b      	ldr	r3, [r7, #4]
 8004670:	68fa      	ldr	r2, [r7, #12]
 8004672:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  LL_TIM_SetAutoReload(TIMx, TIM_InitStruct->Autoreload);
 8004674:	683b      	ldr	r3, [r7, #0]
 8004676:	689b      	ldr	r3, [r3, #8]
 8004678:	4619      	mov	r1, r3
 800467a:	6878      	ldr	r0, [r7, #4]
 800467c:	f7ff ff57 	bl	800452e <LL_TIM_SetAutoReload>

  /* Set the Prescaler value */
  LL_TIM_SetPrescaler(TIMx, TIM_InitStruct->Prescaler);
 8004680:	683b      	ldr	r3, [r7, #0]
 8004682:	881b      	ldrh	r3, [r3, #0]
 8004684:	4619      	mov	r1, r3
 8004686:	6878      	ldr	r0, [r7, #4]
 8004688:	f7ff ff44 	bl	8004514 <LL_TIM_SetPrescaler>

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 800468c:	687b      	ldr	r3, [r7, #4]
 800468e:	4a08      	ldr	r2, [pc, #32]	; (80046b0 <LL_TIM_Init+0x130>)
 8004690:	4293      	cmp	r3, r2
 8004692:	d105      	bne.n	80046a0 <LL_TIM_Init+0x120>
  {
    /* Set the Repetition Counter value */
    LL_TIM_SetRepetitionCounter(TIMx, TIM_InitStruct->RepetitionCounter);
 8004694:	683b      	ldr	r3, [r7, #0]
 8004696:	691b      	ldr	r3, [r3, #16]
 8004698:	4619      	mov	r1, r3
 800469a:	6878      	ldr	r0, [r7, #4]
 800469c:	f7ff ff54 	bl	8004548 <LL_TIM_SetRepetitionCounter>
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter value (if applicable) immediately */
  LL_TIM_GenerateEvent_UPDATE(TIMx);
 80046a0:	6878      	ldr	r0, [r7, #4]
 80046a2:	f7ff ff5e 	bl	8004562 <LL_TIM_GenerateEvent_UPDATE>

  return SUCCESS;
 80046a6:	2300      	movs	r3, #0
}
 80046a8:	4618      	mov	r0, r3
 80046aa:	3710      	adds	r7, #16
 80046ac:	46bd      	mov	sp, r7
 80046ae:	bd80      	pop	{r7, pc}
 80046b0:	40012c00 	.word	0x40012c00
 80046b4:	40000400 	.word	0x40000400
 80046b8:	40000800 	.word	0x40000800
 80046bc:	08008edc 	.word	0x08008edc

080046c0 <LL_SetSystemCoreClock>:
  * @note   Variable can be calculated also through SystemCoreClockUpdate function.
  * @param  HCLKFrequency HCLK frequency in Hz (can be calculated thanks to RCC helper macro)
  * @retval None
  */
void LL_SetSystemCoreClock(uint32_t HCLKFrequency)
{
 80046c0:	b480      	push	{r7}
 80046c2:	b083      	sub	sp, #12
 80046c4:	af00      	add	r7, sp, #0
 80046c6:	6078      	str	r0, [r7, #4]
  /* HCLK clock frequency */
  SystemCoreClock = HCLKFrequency;
 80046c8:	4a03      	ldr	r2, [pc, #12]	; (80046d8 <LL_SetSystemCoreClock+0x18>)
 80046ca:	687b      	ldr	r3, [r7, #4]
 80046cc:	6013      	str	r3, [r2, #0]
}
 80046ce:	bf00      	nop
 80046d0:	370c      	adds	r7, #12
 80046d2:	46bd      	mov	sp, r7
 80046d4:	bc80      	pop	{r7}
 80046d6:	4770      	bx	lr
 80046d8:	20000008 	.word	0x20000008

080046dc <MX_FATFS_Init>:
uint32_t count_tic = 0; // счётчик тиков для подсчёта времени выполнения кода

/* USER CODE END Variables */

void MX_FATFS_Init(void)
{
 80046dc:	b580      	push	{r7, lr}
 80046de:	af00      	add	r7, sp, #0
  /*## FatFS: Link the USER driver ###########################*/
  retUSER = FATFS_LinkDriver(&USER_Driver, USERPath);
 80046e0:	4904      	ldr	r1, [pc, #16]	; (80046f4 <MX_FATFS_Init+0x18>)
 80046e2:	4805      	ldr	r0, [pc, #20]	; (80046f8 <MX_FATFS_Init+0x1c>)
 80046e4:	f003 fca6 	bl	8008034 <FATFS_LinkDriver>
 80046e8:	4603      	mov	r3, r0
 80046ea:	461a      	mov	r2, r3
 80046ec:	4b03      	ldr	r3, [pc, #12]	; (80046fc <MX_FATFS_Init+0x20>)
 80046ee:	701a      	strb	r2, [r3, #0]

  /* USER CODE BEGIN Init */
  /* additional user code for init */
  /* USER CODE END Init */
}
 80046f0:	bf00      	nop
 80046f2:	bd80      	pop	{r7, pc}
 80046f4:	2000049c 	.word	0x2000049c
 80046f8:	20000014 	.word	0x20000014
 80046fc:	200004a0 	.word	0x200004a0

08004700 <get_fattime>:
  * @brief  Gets Time from RTC
  * @param  None
  * @retval Time in DWORD
  */
DWORD get_fattime(void)
{
 8004700:	b480      	push	{r7}
 8004702:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN get_fattime */
  return 0;
 8004704:	2300      	movs	r3, #0
  /* USER CODE END get_fattime */
}
 8004706:	4618      	mov	r0, r3
 8004708:	46bd      	mov	sp, r7
 800470a:	bc80      	pop	{r7}
 800470c:	4770      	bx	lr
	...

08004710 <FS_GetFileList>:
#include "main.h"
//extern ST7735_ListBox_Item Files_on_SD[ITEM_ON_PAGE_MAX];


uint8_t FS_GetFileList(typeEnv *Env)
{
 8004710:	b590      	push	{r4, r7, lr}
 8004712:	f5ad 7d17 	sub.w	sp, sp, #604	; 0x25c
 8004716:	af00      	add	r7, sp, #0
 8004718:	1d3b      	adds	r3, r7, #4
 800471a:	6018      	str	r0, [r3, #0]
	DIR dir;
	FRESULT fs_result;
	FILINFO fs_info;
	char* path ="";
 800471c:	4b51      	ldr	r3, [pc, #324]	; (8004864 <FS_GetFileList+0x154>)
 800471e:	f8c7 324c 	str.w	r3, [r7, #588]	; 0x24c
	uint32_t cnt_file=0, indx=0;
 8004722:	2300      	movs	r3, #0
 8004724:	f8c7 3254 	str.w	r3, [r7, #596]	; 0x254
 8004728:	2300      	movs	r3, #0
 800472a:	f8c7 3250 	str.w	r3, [r7, #592]	; 0x250
	uint32_t start_list=0, end_list=0;
 800472e:	2300      	movs	r3, #0
 8004730:	f8c7 3248 	str.w	r3, [r7, #584]	; 0x248
 8004734:	2300      	movs	r3, #0
 8004736:	f8c7 3244 	str.w	r3, [r7, #580]	; 0x244

	fs_result = f_opendir (&dir, path);
 800473a:	f107 0320 	add.w	r3, r7, #32
 800473e:	f8d7 124c 	ldr.w	r1, [r7, #588]	; 0x24c
 8004742:	4618      	mov	r0, r3
 8004744:	f003 fb3e 	bl	8007dc4 <f_opendir>
 8004748:	4603      	mov	r3, r0
 800474a:	f887 3243 	strb.w	r3, [r7, #579]	; 0x243
	if(fs_result != FR_OK)
 800474e:	f897 3243 	ldrb.w	r3, [r7, #579]	; 0x243
 8004752:	2b00      	cmp	r3, #0
 8004754:	d001      	beq.n	800475a <FS_GetFileList+0x4a>
	{ return 1; }
 8004756:	2301      	movs	r3, #1
 8004758:	e07e      	b.n	8004858 <FS_GetFileList+0x148>

	start_list	= Env->Menu.ActivePage*ITEM_ON_PAGE_MAX ;
 800475a:	1d3b      	adds	r3, r7, #4
 800475c:	681b      	ldr	r3, [r3, #0]
 800475e:	f9b3 3076 	ldrsh.w	r3, [r3, #118]	; 0x76
 8004762:	461a      	mov	r2, r3
 8004764:	4613      	mov	r3, r2
 8004766:	00db      	lsls	r3, r3, #3
 8004768:	4413      	add	r3, r2
 800476a:	f8c7 3248 	str.w	r3, [r7, #584]	; 0x248
	end_list	= Env->Menu.ActivePage*ITEM_ON_PAGE_MAX + (ITEM_ON_PAGE_MAX);
 800476e:	1d3b      	adds	r3, r7, #4
 8004770:	681b      	ldr	r3, [r3, #0]
 8004772:	f9b3 3076 	ldrsh.w	r3, [r3, #118]	; 0x76
 8004776:	1c5a      	adds	r2, r3, #1
 8004778:	4613      	mov	r3, r2
 800477a:	00db      	lsls	r3, r3, #3
 800477c:	4413      	add	r3, r2
 800477e:	f8c7 3244 	str.w	r3, [r7, #580]	; 0x244
	memset( &(Env->Menu.FileList[0][0]), 0, sizeof(Env->Menu.FileList));
 8004782:	1d3b      	adds	r3, r7, #4
 8004784:	681b      	ldr	r3, [r3, #0]
 8004786:	2275      	movs	r2, #117	; 0x75
 8004788:	2100      	movs	r1, #0
 800478a:	4618      	mov	r0, r3
 800478c:	f003 fca5 	bl	80080da <memset>

	for (;;)
	{
		fs_result = f_readdir(&dir, &fs_info);  /* Чтение объекта директории */
 8004790:	f107 0208 	add.w	r2, r7, #8
 8004794:	f107 0320 	add.w	r3, r7, #32
 8004798:	4611      	mov	r1, r2
 800479a:	4618      	mov	r0, r3
 800479c:	f003 fbb9 	bl	8007f12 <f_readdir>
 80047a0:	4603      	mov	r3, r0
 80047a2:	f887 3243 	strb.w	r3, [r7, #579]	; 0x243
		if (fs_result != FR_OK || fs_info.fname[0] == 0 ){ break;} /* Останов цикла при ошибке или при достижении конца списка директории */
 80047a6:	f897 3243 	ldrb.w	r3, [r7, #579]	; 0x243
 80047aa:	2b00      	cmp	r3, #0
 80047ac:	d14e      	bne.n	800484c <FS_GetFileList+0x13c>
 80047ae:	f107 0308 	add.w	r3, r7, #8
 80047b2:	7a5b      	ldrb	r3, [r3, #9]
 80047b4:	2b00      	cmp	r3, #0
 80047b6:	d049      	beq.n	800484c <FS_GetFileList+0x13c>
		if (fs_info.fname[0] == '.') {continue;} /* игнорирование элемента 'точка' */
 80047b8:	f107 0308 	add.w	r3, r7, #8
 80047bc:	7a5b      	ldrb	r3, [r3, #9]
 80047be:	2b2e      	cmp	r3, #46	; 0x2e
 80047c0:	d040      	beq.n	8004844 <FS_GetFileList+0x134>
		if (fs_info.fattrib & AM_DIR){continue;}/* игнорирование элемента 'директория' */
 80047c2:	f107 0308 	add.w	r3, r7, #8
 80047c6:	7a1b      	ldrb	r3, [r3, #8]
 80047c8:	f003 0310 	and.w	r3, r3, #16
 80047cc:	2b00      	cmp	r3, #0
 80047ce:	d13b      	bne.n	8004848 <FS_GetFileList+0x138>
		else
		{   /* Это файл. Заносим название в список файлов */
			if(cnt_file >= start_list && cnt_file < end_list)
 80047d0:	f8d7 2254 	ldr.w	r2, [r7, #596]	; 0x254
 80047d4:	f8d7 3248 	ldr.w	r3, [r7, #584]	; 0x248
 80047d8:	429a      	cmp	r2, r3
 80047da:	d327      	bcc.n	800482c <FS_GetFileList+0x11c>
 80047dc:	f8d7 2254 	ldr.w	r2, [r7, #596]	; 0x254
 80047e0:	f8d7 3244 	ldr.w	r3, [r7, #580]	; 0x244
 80047e4:	429a      	cmp	r2, r3
 80047e6:	d221      	bcs.n	800482c <FS_GetFileList+0x11c>
			{
				strncpy( &(Env->Menu.FileList[indx][0]),  &fs_info.fname, strlen(fs_info.fname));
 80047e8:	1d39      	adds	r1, r7, #4
 80047ea:	f8d7 2250 	ldr.w	r2, [r7, #592]	; 0x250
 80047ee:	4613      	mov	r3, r2
 80047f0:	005b      	lsls	r3, r3, #1
 80047f2:	4413      	add	r3, r2
 80047f4:	009b      	lsls	r3, r3, #2
 80047f6:	4413      	add	r3, r2
 80047f8:	680a      	ldr	r2, [r1, #0]
 80047fa:	18d4      	adds	r4, r2, r3
 80047fc:	f107 0308 	add.w	r3, r7, #8
 8004800:	3309      	adds	r3, #9
 8004802:	4618      	mov	r0, r3
 8004804:	f7fb fca2 	bl	800014c <strlen>
 8004808:	4602      	mov	r2, r0
 800480a:	f107 0308 	add.w	r3, r7, #8
 800480e:	3309      	adds	r3, #9
 8004810:	4619      	mov	r1, r3
 8004812:	4620      	mov	r0, r4
 8004814:	f003 fca3 	bl	800815e <strncpy>
				indx++;
 8004818:	f8d7 3250 	ldr.w	r3, [r7, #592]	; 0x250
 800481c:	3301      	adds	r3, #1
 800481e:	f8c7 3250 	str.w	r3, [r7, #592]	; 0x250
				Env->Menu.NmbrOnPageFiles=indx;
 8004822:	1d3b      	adds	r3, r7, #4
 8004824:	681b      	ldr	r3, [r3, #0]
 8004826:	f8d7 2250 	ldr.w	r2, [r7, #592]	; 0x250
 800482a:	67da      	str	r2, [r3, #124]	; 0x7c
			}
			cnt_file++;
 800482c:	f8d7 3254 	ldr.w	r3, [r7, #596]	; 0x254
 8004830:	3301      	adds	r3, #1
 8004832:	f8c7 3254 	str.w	r3, [r7, #596]	; 0x254
		}
		Env->Menu.NmbrAllFiles=cnt_file;
 8004836:	1d3b      	adds	r3, r7, #4
 8004838:	681b      	ldr	r3, [r3, #0]
 800483a:	f8d7 2254 	ldr.w	r2, [r7, #596]	; 0x254
 800483e:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
 8004842:	e7a5      	b.n	8004790 <FS_GetFileList+0x80>
		if (fs_info.fname[0] == '.') {continue;} /* игнорирование элемента 'точка' */
 8004844:	bf00      	nop
 8004846:	e7a3      	b.n	8004790 <FS_GetFileList+0x80>
		if (fs_info.fattrib & AM_DIR){continue;}/* игнорирование элемента 'директория' */
 8004848:	bf00      	nop
		fs_result = f_readdir(&dir, &fs_info);  /* Чтение объекта директории */
 800484a:	e7a1      	b.n	8004790 <FS_GetFileList+0x80>
	}

	f_closedir(&dir);
 800484c:	f107 0320 	add.w	r3, r7, #32
 8004850:	4618      	mov	r0, r3
 8004852:	f003 fb39 	bl	8007ec8 <f_closedir>
	return 0;
 8004856:	2300      	movs	r3, #0
}
 8004858:	4618      	mov	r0, r3
 800485a:	f507 7717 	add.w	r7, r7, #604	; 0x25c
 800485e:	46bd      	mov	sp, r7
 8004860:	bd90      	pop	{r4, r7, pc}
 8004862:	bf00      	nop
 8004864:	08008f14 	.word	0x08008f14

08004868 <FS_ReadFile>:

uint8_t FS_ReadFile(typeEnv *Env)
{
 8004868:	b580      	push	{r7, lr}
 800486a:	f5ad 6da1 	sub.w	sp, sp, #1288	; 0x508
 800486e:	af0e      	add	r7, sp, #56	; 0x38
 8004870:	1d3b      	adds	r3, r7, #4
 8004872:	6018      	str	r0, [r3, #0]
	char *FileName = (*Env).FileNameForTest;
 8004874:	1d3b      	adds	r3, r7, #4
 8004876:	681b      	ldr	r3, [r3, #0]
 8004878:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 800487c:	f8c7 34cc 	str.w	r3, [r7, #1228]	; 0x4cc
	//memset((*Env).DataForTest, 0, sizeof((*Env).DataForTest));
	char X1[64]={0}, X2[64]={0};
 8004880:	f507 638f 	add.w	r3, r7, #1144	; 0x478
 8004884:	2240      	movs	r2, #64	; 0x40
 8004886:	2100      	movs	r1, #0
 8004888:	4618      	mov	r0, r3
 800488a:	f003 fc26 	bl	80080da <memset>
 800488e:	f507 6387 	add.w	r3, r7, #1080	; 0x438
 8004892:	2240      	movs	r2, #64	; 0x40
 8004894:	2100      	movs	r1, #0
 8004896:	4618      	mov	r0, r3
 8004898:	f003 fc1f 	bl	80080da <memset>
	char string[DATA_TEST_SIZE]={0}; // строка прочитанная из файла ; 255 байт
 800489c:	f507 734e 	add.w	r3, r7, #824	; 0x338
 80048a0:	4618      	mov	r0, r3
 80048a2:	23ff      	movs	r3, #255	; 0xff
 80048a4:	461a      	mov	r2, r3
 80048a6:	2100      	movs	r1, #0
 80048a8:	f003 fc17 	bl	80080da <memset>
	char *p_start=0;
 80048ac:	2300      	movs	r3, #0
 80048ae:	f8c7 34c8 	str.w	r3, [r7, #1224]	; 0x4c8
	char *p_end=0;
 80048b2:	2300      	movs	r3, #0
 80048b4:	f8c7 34c4 	str.w	r3, [r7, #1220]	; 0x4c4
	int LenData=0;
 80048b8:	2300      	movs	r3, #0
 80048ba:	f8c7 34c0 	str.w	r3, [r7, #1216]	; 0x4c0
	uint32_t DataBuf[2][32]={0};
 80048be:	f507 730e 	add.w	r3, r7, #568	; 0x238
 80048c2:	4618      	mov	r0, r3
 80048c4:	f44f 7380 	mov.w	r3, #256	; 0x100
 80048c8:	461a      	mov	r2, r3
 80048ca:	2100      	movs	r1, #0
 80048cc:	f003 fc05 	bl	80080da <memset>
	//uint32_t *DataBuf=(*Env).DataForTest;
	FIL fs_file;
	FRESULT fs_result=0;
 80048d0:	2300      	movs	r3, #0
 80048d2:	f887 34bf 	strb.w	r3, [r7, #1215]	; 0x4bf
	uint32_t byteRead=0;
 80048d6:	f107 0308 	add.w	r3, r7, #8
 80048da:	2200      	movs	r2, #0
 80048dc:	601a      	str	r2, [r3, #0]
	uint32_t ofs=0;	// смещение от начала файла
 80048de:	2300      	movs	r3, #0
 80048e0:	f8c7 34b8 	str.w	r3, [r7, #1208]	; 0x4b8
	fs_result = f_open(&fs_file, FileName, FA_READ);
 80048e4:	f107 030c 	add.w	r3, r7, #12
 80048e8:	2201      	movs	r2, #1
 80048ea:	f8d7 14cc 	ldr.w	r1, [r7, #1228]	; 0x4cc
 80048ee:	4618      	mov	r0, r3
 80048f0:	f002 fe10 	bl	8007514 <f_open>
 80048f4:	4603      	mov	r3, r0
 80048f6:	f887 34bf 	strb.w	r3, [r7, #1215]	; 0x4bf
		if(fs_result != FR_OK)	{ return 1; }
 80048fa:	f897 34bf 	ldrb.w	r3, [r7, #1215]	; 0x4bf
 80048fe:	2b00      	cmp	r3, #0
 8004900:	d001      	beq.n	8004906 <FS_ReadFile+0x9e>
 8004902:	2301      	movs	r3, #1
 8004904:	e109      	b.n	8004b1a <FS_ReadFile+0x2b2>

		/*++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++*/
		  SCB_DEMCR |= CoreDebug_DEMCR_TRCENA_Msk;// разрешаем использовать DWT // измерение времени выполнения куска кода в мащинных тиках
 8004906:	4b87      	ldr	r3, [pc, #540]	; (8004b24 <FS_ReadFile+0x2bc>)
 8004908:	681b      	ldr	r3, [r3, #0]
 800490a:	4a86      	ldr	r2, [pc, #536]	; (8004b24 <FS_ReadFile+0x2bc>)
 800490c:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8004910:	6013      	str	r3, [r2, #0]
		  DWT_CYCCNT = 0;// обнуляем значение
 8004912:	4b85      	ldr	r3, [pc, #532]	; (8004b28 <FS_ReadFile+0x2c0>)
 8004914:	2200      	movs	r2, #0
 8004916:	601a      	str	r2, [r3, #0]
		  DWT_CONTROL|= DWT_CTRL_CYCCNTENA_Msk; // включаем счётчик
 8004918:	4b84      	ldr	r3, [pc, #528]	; (8004b2c <FS_ReadFile+0x2c4>)
 800491a:	681b      	ldr	r3, [r3, #0]
 800491c:	4a83      	ldr	r2, [pc, #524]	; (8004b2c <FS_ReadFile+0x2c4>)
 800491e:	f043 0301 	orr.w	r3, r3, #1
 8004922:	6013      	str	r3, [r2, #0]
		/*+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++*/



		// читаем всесь файл в буфер
		fs_result = f_read(&fs_file, string, DATA_TEST_SIZE, &byteRead);
 8004924:	f107 0308 	add.w	r3, r7, #8
 8004928:	f507 714e 	add.w	r1, r7, #824	; 0x338
 800492c:	f107 000c 	add.w	r0, r7, #12
 8004930:	22ff      	movs	r2, #255	; 0xff
 8004932:	f002 fffa 	bl	800792a <f_read>
 8004936:	4603      	mov	r3, r0
 8004938:	f887 34bf 	strb.w	r3, [r7, #1215]	; 0x4bf
		if(fs_result != FR_OK)	{ return 1; }
 800493c:	f897 34bf 	ldrb.w	r3, [r7, #1215]	; 0x4bf
 8004940:	2b00      	cmp	r3, #0
 8004942:	d001      	beq.n	8004948 <FS_ReadFile+0xe0>
 8004944:	2301      	movs	r3, #1
 8004946:	e0e8      	b.n	8004b1a <FS_ReadFile+0x2b2>
		(*Env).RealDataSize = byteRead;
 8004948:	f107 0308 	add.w	r3, r7, #8
 800494c:	681b      	ldr	r3, [r3, #0]
 800494e:	b2da      	uxtb	r2, r3
 8004950:	1d3b      	adds	r3, r7, #4
 8004952:	681b      	ldr	r3, [r3, #0]
 8004954:	f883 21a0 	strb.w	r2, [r3, #416]	; 0x1a0

		// выделяем данные заключенные в скобки [] для разъёма X1
		p_start = strchr(&string, PARS_START_DATA);
 8004958:	f507 734e 	add.w	r3, r7, #824	; 0x338
 800495c:	215b      	movs	r1, #91	; 0x5b
 800495e:	4618      	mov	r0, r3
 8004960:	f003 fbf0 	bl	8008144 <strchr>
 8004964:	f8c7 04c8 	str.w	r0, [r7, #1224]	; 0x4c8
		p_end = strchr(&string, PARS_END_DATA);
 8004968:	f507 734e 	add.w	r3, r7, #824	; 0x338
 800496c:	215d      	movs	r1, #93	; 0x5d
 800496e:	4618      	mov	r0, r3
 8004970:	f003 fbe8 	bl	8008144 <strchr>
 8004974:	f8c7 04c4 	str.w	r0, [r7, #1220]	; 0x4c4
		LenData = p_end - p_start;
 8004978:	f8d7 24c4 	ldr.w	r2, [r7, #1220]	; 0x4c4
 800497c:	f8d7 34c8 	ldr.w	r3, [r7, #1224]	; 0x4c8
 8004980:	1ad3      	subs	r3, r2, r3
 8004982:	f8c7 34c0 	str.w	r3, [r7, #1216]	; 0x4c0
		memmove(&X1, (p_start+1),  LenData-1);
 8004986:	f8d7 34c8 	ldr.w	r3, [r7, #1224]	; 0x4c8
 800498a:	1c59      	adds	r1, r3, #1
 800498c:	f8d7 34c0 	ldr.w	r3, [r7, #1216]	; 0x4c0
 8004990:	3b01      	subs	r3, #1
 8004992:	461a      	mov	r2, r3
 8004994:	f507 638f 	add.w	r3, r7, #1144	; 0x478
 8004998:	4618      	mov	r0, r3
 800499a:	f003 fb85 	bl	80080a8 <memmove>
		sscanf(&X1, "%d%*c%d%*c%d%*c%d%*c%d%*c%d%*c%d%*c%d%*c%d",	&DataBuf[0][0], \
 800499e:	f507 730e 	add.w	r3, r7, #568	; 0x238
 80049a2:	1d19      	adds	r1, r3, #4
 80049a4:	f507 720e 	add.w	r2, r7, #568	; 0x238
 80049a8:	f507 608f 	add.w	r0, r7, #1144	; 0x478
 80049ac:	f507 730e 	add.w	r3, r7, #568	; 0x238
 80049b0:	333c      	adds	r3, #60	; 0x3c
 80049b2:	930d      	str	r3, [sp, #52]	; 0x34
 80049b4:	f507 730e 	add.w	r3, r7, #568	; 0x238
 80049b8:	3338      	adds	r3, #56	; 0x38
 80049ba:	930c      	str	r3, [sp, #48]	; 0x30
 80049bc:	f507 730e 	add.w	r3, r7, #568	; 0x238
 80049c0:	3334      	adds	r3, #52	; 0x34
 80049c2:	930b      	str	r3, [sp, #44]	; 0x2c
 80049c4:	f507 730e 	add.w	r3, r7, #568	; 0x238
 80049c8:	3330      	adds	r3, #48	; 0x30
 80049ca:	930a      	str	r3, [sp, #40]	; 0x28
 80049cc:	f507 730e 	add.w	r3, r7, #568	; 0x238
 80049d0:	332c      	adds	r3, #44	; 0x2c
 80049d2:	9309      	str	r3, [sp, #36]	; 0x24
 80049d4:	f507 730e 	add.w	r3, r7, #568	; 0x238
 80049d8:	3328      	adds	r3, #40	; 0x28
 80049da:	9308      	str	r3, [sp, #32]
 80049dc:	f507 730e 	add.w	r3, r7, #568	; 0x238
 80049e0:	3324      	adds	r3, #36	; 0x24
 80049e2:	9307      	str	r3, [sp, #28]
 80049e4:	f507 730e 	add.w	r3, r7, #568	; 0x238
 80049e8:	3320      	adds	r3, #32
 80049ea:	9306      	str	r3, [sp, #24]
 80049ec:	f507 730e 	add.w	r3, r7, #568	; 0x238
 80049f0:	331c      	adds	r3, #28
 80049f2:	9305      	str	r3, [sp, #20]
 80049f4:	f507 730e 	add.w	r3, r7, #568	; 0x238
 80049f8:	3318      	adds	r3, #24
 80049fa:	9304      	str	r3, [sp, #16]
 80049fc:	f507 730e 	add.w	r3, r7, #568	; 0x238
 8004a00:	3314      	adds	r3, #20
 8004a02:	9303      	str	r3, [sp, #12]
 8004a04:	f507 730e 	add.w	r3, r7, #568	; 0x238
 8004a08:	3310      	adds	r3, #16
 8004a0a:	9302      	str	r3, [sp, #8]
 8004a0c:	f507 730e 	add.w	r3, r7, #568	; 0x238
 8004a10:	330c      	adds	r3, #12
 8004a12:	9301      	str	r3, [sp, #4]
 8004a14:	f507 730e 	add.w	r3, r7, #568	; 0x238
 8004a18:	3308      	adds	r3, #8
 8004a1a:	9300      	str	r3, [sp, #0]
 8004a1c:	460b      	mov	r3, r1
 8004a1e:	4944      	ldr	r1, [pc, #272]	; (8004b30 <FS_ReadFile+0x2c8>)
 8004a20:	f003 fb64 	bl	80080ec <siscanf>
																	&DataBuf[0][12], \
																	&DataBuf[0][13], \
																	&DataBuf[0][14], \
																	&DataBuf[0][15]);
		// выделяем данные заключенные в скобки [] для разъёма X2
		p_start = strchr(p_end, PARS_START_DATA);
 8004a24:	215b      	movs	r1, #91	; 0x5b
 8004a26:	f8d7 04c4 	ldr.w	r0, [r7, #1220]	; 0x4c4
 8004a2a:	f003 fb8b 	bl	8008144 <strchr>
 8004a2e:	f8c7 04c8 	str.w	r0, [r7, #1224]	; 0x4c8
		p_end = strchr(p_start, PARS_END_DATA);
 8004a32:	215d      	movs	r1, #93	; 0x5d
 8004a34:	f8d7 04c8 	ldr.w	r0, [r7, #1224]	; 0x4c8
 8004a38:	f003 fb84 	bl	8008144 <strchr>
 8004a3c:	f8c7 04c4 	str.w	r0, [r7, #1220]	; 0x4c4
		LenData = p_end - p_start;
 8004a40:	f8d7 24c4 	ldr.w	r2, [r7, #1220]	; 0x4c4
 8004a44:	f8d7 34c8 	ldr.w	r3, [r7, #1224]	; 0x4c8
 8004a48:	1ad3      	subs	r3, r2, r3
 8004a4a:	f8c7 34c0 	str.w	r3, [r7, #1216]	; 0x4c0
		memmove(&X2, (p_start+1),  LenData-1);
 8004a4e:	f8d7 34c8 	ldr.w	r3, [r7, #1224]	; 0x4c8
 8004a52:	1c59      	adds	r1, r3, #1
 8004a54:	f8d7 34c0 	ldr.w	r3, [r7, #1216]	; 0x4c0
 8004a58:	3b01      	subs	r3, #1
 8004a5a:	461a      	mov	r2, r3
 8004a5c:	f507 6387 	add.w	r3, r7, #1080	; 0x438
 8004a60:	4618      	mov	r0, r3
 8004a62:	f003 fb21 	bl	80080a8 <memmove>
		sscanf(&X2, "%d%*c%d%*c%d%*c%d%*c%d%*c%d%*c%d%*c%d%*c%d", 	&DataBuf[1][0], \
 8004a66:	f507 730e 	add.w	r3, r7, #568	; 0x238
 8004a6a:	f103 0184 	add.w	r1, r3, #132	; 0x84
 8004a6e:	f507 730e 	add.w	r3, r7, #568	; 0x238
 8004a72:	f103 0280 	add.w	r2, r3, #128	; 0x80
 8004a76:	f507 6087 	add.w	r0, r7, #1080	; 0x438
 8004a7a:	f507 730e 	add.w	r3, r7, #568	; 0x238
 8004a7e:	33bc      	adds	r3, #188	; 0xbc
 8004a80:	930d      	str	r3, [sp, #52]	; 0x34
 8004a82:	f507 730e 	add.w	r3, r7, #568	; 0x238
 8004a86:	33b8      	adds	r3, #184	; 0xb8
 8004a88:	930c      	str	r3, [sp, #48]	; 0x30
 8004a8a:	f507 730e 	add.w	r3, r7, #568	; 0x238
 8004a8e:	33b4      	adds	r3, #180	; 0xb4
 8004a90:	930b      	str	r3, [sp, #44]	; 0x2c
 8004a92:	f507 730e 	add.w	r3, r7, #568	; 0x238
 8004a96:	33b0      	adds	r3, #176	; 0xb0
 8004a98:	930a      	str	r3, [sp, #40]	; 0x28
 8004a9a:	f507 730e 	add.w	r3, r7, #568	; 0x238
 8004a9e:	33ac      	adds	r3, #172	; 0xac
 8004aa0:	9309      	str	r3, [sp, #36]	; 0x24
 8004aa2:	f507 730e 	add.w	r3, r7, #568	; 0x238
 8004aa6:	33a8      	adds	r3, #168	; 0xa8
 8004aa8:	9308      	str	r3, [sp, #32]
 8004aaa:	f507 730e 	add.w	r3, r7, #568	; 0x238
 8004aae:	33a4      	adds	r3, #164	; 0xa4
 8004ab0:	9307      	str	r3, [sp, #28]
 8004ab2:	f507 730e 	add.w	r3, r7, #568	; 0x238
 8004ab6:	33a0      	adds	r3, #160	; 0xa0
 8004ab8:	9306      	str	r3, [sp, #24]
 8004aba:	f507 730e 	add.w	r3, r7, #568	; 0x238
 8004abe:	339c      	adds	r3, #156	; 0x9c
 8004ac0:	9305      	str	r3, [sp, #20]
 8004ac2:	f507 730e 	add.w	r3, r7, #568	; 0x238
 8004ac6:	3398      	adds	r3, #152	; 0x98
 8004ac8:	9304      	str	r3, [sp, #16]
 8004aca:	f507 730e 	add.w	r3, r7, #568	; 0x238
 8004ace:	3394      	adds	r3, #148	; 0x94
 8004ad0:	9303      	str	r3, [sp, #12]
 8004ad2:	f507 730e 	add.w	r3, r7, #568	; 0x238
 8004ad6:	3390      	adds	r3, #144	; 0x90
 8004ad8:	9302      	str	r3, [sp, #8]
 8004ada:	f507 730e 	add.w	r3, r7, #568	; 0x238
 8004ade:	338c      	adds	r3, #140	; 0x8c
 8004ae0:	9301      	str	r3, [sp, #4]
 8004ae2:	f507 730e 	add.w	r3, r7, #568	; 0x238
 8004ae6:	3388      	adds	r3, #136	; 0x88
 8004ae8:	9300      	str	r3, [sp, #0]
 8004aea:	460b      	mov	r3, r1
 8004aec:	4910      	ldr	r1, [pc, #64]	; (8004b30 <FS_ReadFile+0x2c8>)
 8004aee:	f003 fafd 	bl	80080ec <siscanf>
																	&DataBuf[1][11], \
																	&DataBuf[1][12], \
																	&DataBuf[1][13], \
																	&DataBuf[1][14], \
																	&DataBuf[1][15]);
	f_close(&fs_file);
 8004af2:	f107 030c 	add.w	r3, r7, #12
 8004af6:	4618      	mov	r0, r3
 8004af8:	f003 f93c 	bl	8007d74 <f_close>
	///*++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++*/
	   count_tic = DWT_CYCCNT;//смотрим сколько натикало
 8004afc:	4b0a      	ldr	r3, [pc, #40]	; (8004b28 <FS_ReadFile+0x2c0>)
 8004afe:	681b      	ldr	r3, [r3, #0]
 8004b00:	4a0c      	ldr	r2, [pc, #48]	; (8004b34 <FS_ReadFile+0x2cc>)
 8004b02:	6013      	str	r3, [r2, #0]
	///*++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++*/
	memmove( (*Env).DataForTest, &DataBuf, sizeof(DataBuf)	);
 8004b04:	1d3b      	adds	r3, r7, #4
 8004b06:	681b      	ldr	r3, [r3, #0]
 8004b08:	33a0      	adds	r3, #160	; 0xa0
 8004b0a:	f507 710e 	add.w	r1, r7, #568	; 0x238
 8004b0e:	f44f 7280 	mov.w	r2, #256	; 0x100
 8004b12:	4618      	mov	r0, r3
 8004b14:	f003 fac8 	bl	80080a8 <memmove>
	return 0;
 8004b18:	2300      	movs	r3, #0
}
 8004b1a:	4618      	mov	r0, r3
 8004b1c:	f507 679a 	add.w	r7, r7, #1232	; 0x4d0
 8004b20:	46bd      	mov	sp, r7
 8004b22:	bd80      	pop	{r7, pc}
 8004b24:	e000edfc 	.word	0xe000edfc
 8004b28:	e0001004 	.word	0xe0001004
 8004b2c:	e0001000 	.word	0xe0001000
 8004b30:	08008f18 	.word	0x08008f18
 8004b34:	20000224 	.word	0x20000224

08004b38 <USER_initialize>:
  * @retval DSTATUS: Operation status
  */
DSTATUS USER_initialize (
	BYTE pdrv           /* Physical drive nmuber to identify the drive */
)
{
 8004b38:	b580      	push	{r7, lr}
 8004b3a:	b082      	sub	sp, #8
 8004b3c:	af00      	add	r7, sp, #0
 8004b3e:	4603      	mov	r3, r0
 8004b40:	71fb      	strb	r3, [r7, #7]
  /* USER CODE BEGIN INIT */
	return USER_SPI_initialize(pdrv); //ADD THIS LINE
 8004b42:	79fb      	ldrb	r3, [r7, #7]
 8004b44:	4618      	mov	r0, r3
 8004b46:	f000 fa05 	bl	8004f54 <USER_SPI_initialize>
 8004b4a:	4603      	mov	r3, r0
//    Stat = STA_NOINIT;
//    return Stat;
  /* USER CODE END INIT */
}
 8004b4c:	4618      	mov	r0, r3
 8004b4e:	3708      	adds	r7, #8
 8004b50:	46bd      	mov	sp, r7
 8004b52:	bd80      	pop	{r7, pc}

08004b54 <USER_status>:
  * @retval DSTATUS: Operation status
  */
DSTATUS USER_status (
	BYTE pdrv       /* Physical drive number to identify the drive */
)
{
 8004b54:	b580      	push	{r7, lr}
 8004b56:	b082      	sub	sp, #8
 8004b58:	af00      	add	r7, sp, #0
 8004b5a:	4603      	mov	r3, r0
 8004b5c:	71fb      	strb	r3, [r7, #7]
  /* USER CODE BEGIN STATUS */
	return USER_SPI_status(pdrv); //ADD THIS LINE
 8004b5e:	79fb      	ldrb	r3, [r7, #7]
 8004b60:	4618      	mov	r0, r3
 8004b62:	f000 fad7 	bl	8005114 <USER_SPI_status>
 8004b66:	4603      	mov	r3, r0
//    Stat = STA_NOINIT;
//    return Stat;
  /* USER CODE END STATUS */
}
 8004b68:	4618      	mov	r0, r3
 8004b6a:	3708      	adds	r7, #8
 8004b6c:	46bd      	mov	sp, r7
 8004b6e:	bd80      	pop	{r7, pc}

08004b70 <USER_read>:
	BYTE pdrv,      /* Physical drive nmuber to identify the drive */
	BYTE *buff,     /* Data buffer to store read data */
	DWORD sector,   /* Sector address in LBA */
	UINT count      /* Number of sectors to read */
)
{
 8004b70:	b580      	push	{r7, lr}
 8004b72:	b084      	sub	sp, #16
 8004b74:	af00      	add	r7, sp, #0
 8004b76:	60b9      	str	r1, [r7, #8]
 8004b78:	607a      	str	r2, [r7, #4]
 8004b7a:	603b      	str	r3, [r7, #0]
 8004b7c:	4603      	mov	r3, r0
 8004b7e:	73fb      	strb	r3, [r7, #15]
  /* USER CODE BEGIN READ */
	return USER_SPI_read(pdrv, buff, sector, count); //ADD THIS LINE
 8004b80:	7bf8      	ldrb	r0, [r7, #15]
 8004b82:	683b      	ldr	r3, [r7, #0]
 8004b84:	687a      	ldr	r2, [r7, #4]
 8004b86:	68b9      	ldr	r1, [r7, #8]
 8004b88:	f000 fad8 	bl	800513c <USER_SPI_read>
 8004b8c:	4603      	mov	r3, r0
//    return RES_OK;
  /* USER CODE END READ */
}
 8004b8e:	4618      	mov	r0, r3
 8004b90:	3710      	adds	r7, #16
 8004b92:	46bd      	mov	sp, r7
 8004b94:	bd80      	pop	{r7, pc}

08004b96 <USER_write>:
	BYTE pdrv,          /* Physical drive nmuber to identify the drive */
	const BYTE *buff,   /* Data to be written */
	DWORD sector,       /* Sector address in LBA */
	UINT count          /* Number of sectors to write */
)
{
 8004b96:	b580      	push	{r7, lr}
 8004b98:	b084      	sub	sp, #16
 8004b9a:	af00      	add	r7, sp, #0
 8004b9c:	60b9      	str	r1, [r7, #8]
 8004b9e:	607a      	str	r2, [r7, #4]
 8004ba0:	603b      	str	r3, [r7, #0]
 8004ba2:	4603      	mov	r3, r0
 8004ba4:	73fb      	strb	r3, [r7, #15]
  /* USER CODE BEGIN WRITE */
  /* USER CODE HERE */
	return USER_SPI_write(pdrv, buff, sector, count); //ADD THIS LINE
 8004ba6:	7bf8      	ldrb	r0, [r7, #15]
 8004ba8:	683b      	ldr	r3, [r7, #0]
 8004baa:	687a      	ldr	r2, [r7, #4]
 8004bac:	68b9      	ldr	r1, [r7, #8]
 8004bae:	f000 fb2b 	bl	8005208 <USER_SPI_write>
 8004bb2:	4603      	mov	r3, r0
//    return RES_OK;
  /* USER CODE END WRITE */
}
 8004bb4:	4618      	mov	r0, r3
 8004bb6:	3710      	adds	r7, #16
 8004bb8:	46bd      	mov	sp, r7
 8004bba:	bd80      	pop	{r7, pc}

08004bbc <USER_ioctl>:
DRESULT USER_ioctl (
	BYTE pdrv,      /* Physical drive nmuber (0..) */
	BYTE cmd,       /* Control code */
	void *buff      /* Buffer to send/receive control data */
)
{
 8004bbc:	b580      	push	{r7, lr}
 8004bbe:	b082      	sub	sp, #8
 8004bc0:	af00      	add	r7, sp, #0
 8004bc2:	4603      	mov	r3, r0
 8004bc4:	603a      	str	r2, [r7, #0]
 8004bc6:	71fb      	strb	r3, [r7, #7]
 8004bc8:	460b      	mov	r3, r1
 8004bca:	71bb      	strb	r3, [r7, #6]
  /* USER CODE BEGIN IOCTL */
	return USER_SPI_ioctl(pdrv, cmd, buff); //ADD THIS LINE
 8004bcc:	79b9      	ldrb	r1, [r7, #6]
 8004bce:	79fb      	ldrb	r3, [r7, #7]
 8004bd0:	683a      	ldr	r2, [r7, #0]
 8004bd2:	4618      	mov	r0, r3
 8004bd4:	f000 fb94 	bl	8005300 <USER_SPI_ioctl>
 8004bd8:	4603      	mov	r3, r0
//   n res;
  /* USER CODE END IOCTL */
}
 8004bda:	4618      	mov	r0, r3
 8004bdc:	3708      	adds	r7, #8
 8004bde:	46bd      	mov	sp, r7
 8004be0:	bd80      	pop	{r7, pc}

08004be2 <LL_SPI_SetBaudRatePrescaler>:
{
 8004be2:	b480      	push	{r7}
 8004be4:	b083      	sub	sp, #12
 8004be6:	af00      	add	r7, sp, #0
 8004be8:	6078      	str	r0, [r7, #4]
 8004bea:	6039      	str	r1, [r7, #0]
  MODIFY_REG(SPIx->CR1, SPI_CR1_BR, BaudRate);
 8004bec:	687b      	ldr	r3, [r7, #4]
 8004bee:	681b      	ldr	r3, [r3, #0]
 8004bf0:	f023 0238 	bic.w	r2, r3, #56	; 0x38
 8004bf4:	683b      	ldr	r3, [r7, #0]
 8004bf6:	431a      	orrs	r2, r3
 8004bf8:	687b      	ldr	r3, [r7, #4]
 8004bfa:	601a      	str	r2, [r3, #0]
}
 8004bfc:	bf00      	nop
 8004bfe:	370c      	adds	r7, #12
 8004c00:	46bd      	mov	sp, r7
 8004c02:	bc80      	pop	{r7}
 8004c04:	4770      	bx	lr

08004c06 <LL_GPIO_SetOutputPin>:
{
 8004c06:	b480      	push	{r7}
 8004c08:	b083      	sub	sp, #12
 8004c0a:	af00      	add	r7, sp, #0
 8004c0c:	6078      	str	r0, [r7, #4]
 8004c0e:	6039      	str	r1, [r7, #0]
  WRITE_REG(GPIOx->BSRR, (PinMask >> GPIO_PIN_MASK_POS) & 0x0000FFFFU);
 8004c10:	683b      	ldr	r3, [r7, #0]
 8004c12:	0a1b      	lsrs	r3, r3, #8
 8004c14:	b29a      	uxth	r2, r3
 8004c16:	687b      	ldr	r3, [r7, #4]
 8004c18:	611a      	str	r2, [r3, #16]
}
 8004c1a:	bf00      	nop
 8004c1c:	370c      	adds	r7, #12
 8004c1e:	46bd      	mov	sp, r7
 8004c20:	bc80      	pop	{r7}
 8004c22:	4770      	bx	lr

08004c24 <LL_GPIO_ResetOutputPin>:
{
 8004c24:	b480      	push	{r7}
 8004c26:	b083      	sub	sp, #12
 8004c28:	af00      	add	r7, sp, #0
 8004c2a:	6078      	str	r0, [r7, #4]
 8004c2c:	6039      	str	r1, [r7, #0]
  WRITE_REG(GPIOx->BRR, (PinMask >> GPIO_PIN_MASK_POS) & 0x0000FFFFU);
 8004c2e:	683b      	ldr	r3, [r7, #0]
 8004c30:	0a1b      	lsrs	r3, r3, #8
 8004c32:	b29a      	uxth	r2, r3
 8004c34:	687b      	ldr	r3, [r7, #4]
 8004c36:	615a      	str	r2, [r3, #20]
}
 8004c38:	bf00      	nop
 8004c3a:	370c      	adds	r7, #12
 8004c3c:	46bd      	mov	sp, r7
 8004c3e:	bc80      	pop	{r7}
 8004c40:	4770      	bx	lr
	...

08004c44 <SPI_Timer_On>:
BYTE CardType;			/* Card type flags */

uint32_t spiTimerTickStart;
uint32_t spiTimerTickDelay;

void SPI_Timer_On(uint32_t waitTicks) {
 8004c44:	b580      	push	{r7, lr}
 8004c46:	b082      	sub	sp, #8
 8004c48:	af00      	add	r7, sp, #0
 8004c4a:	6078      	str	r0, [r7, #4]
    spiTimerTickStart = HAL_GetTick();
 8004c4c:	f7fd fd22 	bl	8002694 <HAL_GetTick>
 8004c50:	4602      	mov	r2, r0
 8004c52:	4b04      	ldr	r3, [pc, #16]	; (8004c64 <SPI_Timer_On+0x20>)
 8004c54:	601a      	str	r2, [r3, #0]
    spiTimerTickDelay = waitTicks;
 8004c56:	4a04      	ldr	r2, [pc, #16]	; (8004c68 <SPI_Timer_On+0x24>)
 8004c58:	687b      	ldr	r3, [r7, #4]
 8004c5a:	6013      	str	r3, [r2, #0]
}
 8004c5c:	bf00      	nop
 8004c5e:	3708      	adds	r7, #8
 8004c60:	46bd      	mov	sp, r7
 8004c62:	bd80      	pop	{r7, pc}
 8004c64:	20000900 	.word	0x20000900
 8004c68:	20000904 	.word	0x20000904

08004c6c <SPI_Timer_Status>:

uint8_t SPI_Timer_Status() {
 8004c6c:	b580      	push	{r7, lr}
 8004c6e:	af00      	add	r7, sp, #0
    return ((HAL_GetTick() - spiTimerTickStart) < spiTimerTickDelay);
 8004c70:	f7fd fd10 	bl	8002694 <HAL_GetTick>
 8004c74:	4602      	mov	r2, r0
 8004c76:	4b06      	ldr	r3, [pc, #24]	; (8004c90 <SPI_Timer_Status+0x24>)
 8004c78:	681b      	ldr	r3, [r3, #0]
 8004c7a:	1ad2      	subs	r2, r2, r3
 8004c7c:	4b05      	ldr	r3, [pc, #20]	; (8004c94 <SPI_Timer_Status+0x28>)
 8004c7e:	681b      	ldr	r3, [r3, #0]
 8004c80:	429a      	cmp	r2, r3
 8004c82:	bf34      	ite	cc
 8004c84:	2301      	movcc	r3, #1
 8004c86:	2300      	movcs	r3, #0
 8004c88:	b2db      	uxtb	r3, r3
}
 8004c8a:	4618      	mov	r0, r3
 8004c8c:	bd80      	pop	{r7, pc}
 8004c8e:	bf00      	nop
 8004c90:	20000900 	.word	0x20000900
 8004c94:	20000904 	.word	0x20000904

08004c98 <xchg_spi>:
/* Exchange a byte */
static
BYTE xchg_spi (
	BYTE dat	/* Data to send */
)
{
 8004c98:	b580      	push	{r7, lr}
 8004c9a:	b084      	sub	sp, #16
 8004c9c:	af00      	add	r7, sp, #0
 8004c9e:	4603      	mov	r3, r0
 8004ca0:	71fb      	strb	r3, [r7, #7]
	BYTE rxDat;
  //  HAL_SPI_TransmitReceive(&SD_SPI_HANDLE, &dat, &rxDat, 1, 50);
	rxDat = LL_SPI_TransmitReceive(SPI1, dat);
 8004ca2:	79fb      	ldrb	r3, [r7, #7]
 8004ca4:	4619      	mov	r1, r3
 8004ca6:	4805      	ldr	r0, [pc, #20]	; (8004cbc <xchg_spi+0x24>)
 8004ca8:	f7fc fafc 	bl	80012a4 <LL_SPI_TransmitReceive>
 8004cac:	4603      	mov	r3, r0
 8004cae:	73fb      	strb	r3, [r7, #15]
	return rxDat;
 8004cb0:	7bfb      	ldrb	r3, [r7, #15]
}
 8004cb2:	4618      	mov	r0, r3
 8004cb4:	3710      	adds	r7, #16
 8004cb6:	46bd      	mov	sp, r7
 8004cb8:	bd80      	pop	{r7, pc}
 8004cba:	bf00      	nop
 8004cbc:	40013000 	.word	0x40013000

08004cc0 <rcvr_spi_multi>:
static
void rcvr_spi_multi (
	BYTE *buff,		/* Pointer to data buffer */
	UINT btr		/* Number of bytes to receive (even number) */
)
{
 8004cc0:	b590      	push	{r4, r7, lr}
 8004cc2:	b085      	sub	sp, #20
 8004cc4:	af00      	add	r7, sp, #0
 8004cc6:	6078      	str	r0, [r7, #4]
 8004cc8:	6039      	str	r1, [r7, #0]
	for(UINT i=0; i<btr; i++) {
 8004cca:	2300      	movs	r3, #0
 8004ccc:	60fb      	str	r3, [r7, #12]
 8004cce:	e00a      	b.n	8004ce6 <rcvr_spi_multi+0x26>
		*(buff+i) = xchg_spi(0xFF);
 8004cd0:	687a      	ldr	r2, [r7, #4]
 8004cd2:	68fb      	ldr	r3, [r7, #12]
 8004cd4:	18d4      	adds	r4, r2, r3
 8004cd6:	20ff      	movs	r0, #255	; 0xff
 8004cd8:	f7ff ffde 	bl	8004c98 <xchg_spi>
 8004cdc:	4603      	mov	r3, r0
 8004cde:	7023      	strb	r3, [r4, #0]
	for(UINT i=0; i<btr; i++) {
 8004ce0:	68fb      	ldr	r3, [r7, #12]
 8004ce2:	3301      	adds	r3, #1
 8004ce4:	60fb      	str	r3, [r7, #12]
 8004ce6:	68fa      	ldr	r2, [r7, #12]
 8004ce8:	683b      	ldr	r3, [r7, #0]
 8004cea:	429a      	cmp	r2, r3
 8004cec:	d3f0      	bcc.n	8004cd0 <rcvr_spi_multi+0x10>
	}
}
 8004cee:	bf00      	nop
 8004cf0:	3714      	adds	r7, #20
 8004cf2:	46bd      	mov	sp, r7
 8004cf4:	bd90      	pop	{r4, r7, pc}

08004cf6 <xmit_spi_multi>:
static
void xmit_spi_multi (
	const BYTE *buff,	/* Pointer to the data */
	UINT btx			/* Number of bytes to send (even number) */
)
{
 8004cf6:	b580      	push	{r7, lr}
 8004cf8:	b084      	sub	sp, #16
 8004cfa:	af00      	add	r7, sp, #0
 8004cfc:	6078      	str	r0, [r7, #4]
 8004cfe:	6039      	str	r1, [r7, #0]
	for(UINT i=0; i<btx; i++) {
 8004d00:	2300      	movs	r3, #0
 8004d02:	60fb      	str	r3, [r7, #12]
 8004d04:	e009      	b.n	8004d1a <xmit_spi_multi+0x24>
		xchg_spi(*(buff+i));
 8004d06:	687a      	ldr	r2, [r7, #4]
 8004d08:	68fb      	ldr	r3, [r7, #12]
 8004d0a:	4413      	add	r3, r2
 8004d0c:	781b      	ldrb	r3, [r3, #0]
 8004d0e:	4618      	mov	r0, r3
 8004d10:	f7ff ffc2 	bl	8004c98 <xchg_spi>
	for(UINT i=0; i<btx; i++) {
 8004d14:	68fb      	ldr	r3, [r7, #12]
 8004d16:	3301      	adds	r3, #1
 8004d18:	60fb      	str	r3, [r7, #12]
 8004d1a:	68fa      	ldr	r2, [r7, #12]
 8004d1c:	683b      	ldr	r3, [r7, #0]
 8004d1e:	429a      	cmp	r2, r3
 8004d20:	d3f1      	bcc.n	8004d06 <xmit_spi_multi+0x10>
	}
}
 8004d22:	bf00      	nop
 8004d24:	3710      	adds	r7, #16
 8004d26:	46bd      	mov	sp, r7
 8004d28:	bd80      	pop	{r7, pc}

08004d2a <wait_ready>:

static
int wait_ready (	/* 1:Ready, 0:Timeout */
	UINT wt			/* Timeout [ms] */
)
{
 8004d2a:	b580      	push	{r7, lr}
 8004d2c:	b086      	sub	sp, #24
 8004d2e:	af00      	add	r7, sp, #0
 8004d30:	6078      	str	r0, [r7, #4]
	//wait_ready needs its own timer, unfortunately, so it can't use the
	//spi_timer functions
	uint32_t waitSpiTimerTickStart;
	uint32_t waitSpiTimerTickDelay;

	waitSpiTimerTickStart = HAL_GetTick();
 8004d32:	f7fd fcaf 	bl	8002694 <HAL_GetTick>
 8004d36:	6178      	str	r0, [r7, #20]
	waitSpiTimerTickDelay = (uint32_t)wt;
 8004d38:	687b      	ldr	r3, [r7, #4]
 8004d3a:	613b      	str	r3, [r7, #16]
	do {
		d = xchg_spi(0xFF);
 8004d3c:	20ff      	movs	r0, #255	; 0xff
 8004d3e:	f7ff ffab 	bl	8004c98 <xchg_spi>
 8004d42:	4603      	mov	r3, r0
 8004d44:	73fb      	strb	r3, [r7, #15]
		/* This loop takes a time. Insert rot_rdq() here for multitask envilonment. */
	} while (d != 0xFF && ((HAL_GetTick() - waitSpiTimerTickStart) < waitSpiTimerTickDelay));	/* Wait for card goes ready or timeout */
 8004d46:	7bfb      	ldrb	r3, [r7, #15]
 8004d48:	2bff      	cmp	r3, #255	; 0xff
 8004d4a:	d007      	beq.n	8004d5c <wait_ready+0x32>
 8004d4c:	f7fd fca2 	bl	8002694 <HAL_GetTick>
 8004d50:	4602      	mov	r2, r0
 8004d52:	697b      	ldr	r3, [r7, #20]
 8004d54:	1ad3      	subs	r3, r2, r3
 8004d56:	693a      	ldr	r2, [r7, #16]
 8004d58:	429a      	cmp	r2, r3
 8004d5a:	d8ef      	bhi.n	8004d3c <wait_ready+0x12>

	return (d == 0xFF) ? 1 : 0;
 8004d5c:	7bfb      	ldrb	r3, [r7, #15]
 8004d5e:	2bff      	cmp	r3, #255	; 0xff
 8004d60:	bf0c      	ite	eq
 8004d62:	2301      	moveq	r3, #1
 8004d64:	2300      	movne	r3, #0
 8004d66:	b2db      	uxtb	r3, r3
}
 8004d68:	4618      	mov	r0, r3
 8004d6a:	3718      	adds	r7, #24
 8004d6c:	46bd      	mov	sp, r7
 8004d6e:	bd80      	pop	{r7, pc}

08004d70 <despiselect>:
/* Despiselect card and release SPI                                         */
/*-----------------------------------------------------------------------*/

static
void despiselect (void)
{
 8004d70:	b580      	push	{r7, lr}
 8004d72:	af00      	add	r7, sp, #0
	CS_HIGH();		/* Set CS# high */
 8004d74:	f240 2102 	movw	r1, #514	; 0x202
 8004d78:	4803      	ldr	r0, [pc, #12]	; (8004d88 <despiselect+0x18>)
 8004d7a:	f7ff ff44 	bl	8004c06 <LL_GPIO_SetOutputPin>
	xchg_spi(0xFF);	/* Dummy clock (force DO hi-z for multiple slave SPI) */
 8004d7e:	20ff      	movs	r0, #255	; 0xff
 8004d80:	f7ff ff8a 	bl	8004c98 <xchg_spi>

}
 8004d84:	bf00      	nop
 8004d86:	bd80      	pop	{r7, pc}
 8004d88:	40010c00 	.word	0x40010c00

08004d8c <spiselect>:
/* Select card and wait for ready                                        */
/*-----------------------------------------------------------------------*/

static
int spiselect (void)	/* 1:OK, 0:Timeout */
{
 8004d8c:	b580      	push	{r7, lr}
 8004d8e:	af00      	add	r7, sp, #0
	CS_LOW();		/* Set CS# low */
 8004d90:	f240 2102 	movw	r1, #514	; 0x202
 8004d94:	4809      	ldr	r0, [pc, #36]	; (8004dbc <spiselect+0x30>)
 8004d96:	f7ff ff45 	bl	8004c24 <LL_GPIO_ResetOutputPin>
	xchg_spi(0xFF);	/* Dummy clock (force DO enabled) */
 8004d9a:	20ff      	movs	r0, #255	; 0xff
 8004d9c:	f7ff ff7c 	bl	8004c98 <xchg_spi>
	if (wait_ready(500)) return 1;	/* Wait for card ready */
 8004da0:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 8004da4:	f7ff ffc1 	bl	8004d2a <wait_ready>
 8004da8:	4603      	mov	r3, r0
 8004daa:	2b00      	cmp	r3, #0
 8004dac:	d001      	beq.n	8004db2 <spiselect+0x26>
 8004dae:	2301      	movs	r3, #1
 8004db0:	e002      	b.n	8004db8 <spiselect+0x2c>

	despiselect();
 8004db2:	f7ff ffdd 	bl	8004d70 <despiselect>
	return 0;	/* Timeout */
 8004db6:	2300      	movs	r3, #0
}
 8004db8:	4618      	mov	r0, r3
 8004dba:	bd80      	pop	{r7, pc}
 8004dbc:	40010c00 	.word	0x40010c00

08004dc0 <rcvr_datablock>:
static
int rcvr_datablock (	/* 1:OK, 0:Error */
	BYTE *buff,			/* Data buffer */
	UINT btr			/* Data block length (byte) */
)
{
 8004dc0:	b580      	push	{r7, lr}
 8004dc2:	b084      	sub	sp, #16
 8004dc4:	af00      	add	r7, sp, #0
 8004dc6:	6078      	str	r0, [r7, #4]
 8004dc8:	6039      	str	r1, [r7, #0]
	BYTE token;


	SPI_Timer_On(200);
 8004dca:	20c8      	movs	r0, #200	; 0xc8
 8004dcc:	f7ff ff3a 	bl	8004c44 <SPI_Timer_On>
	do {							/* Wait for DataStart token in timeout of 200ms */
		token = xchg_spi(0xFF);
 8004dd0:	20ff      	movs	r0, #255	; 0xff
 8004dd2:	f7ff ff61 	bl	8004c98 <xchg_spi>
 8004dd6:	4603      	mov	r3, r0
 8004dd8:	73fb      	strb	r3, [r7, #15]
		/* This loop will take a time. Insert rot_rdq() here for multitask envilonment. */
	} while ((token == 0xFF) && SPI_Timer_Status());
 8004dda:	7bfb      	ldrb	r3, [r7, #15]
 8004ddc:	2bff      	cmp	r3, #255	; 0xff
 8004dde:	d104      	bne.n	8004dea <rcvr_datablock+0x2a>
 8004de0:	f7ff ff44 	bl	8004c6c <SPI_Timer_Status>
 8004de4:	4603      	mov	r3, r0
 8004de6:	2b00      	cmp	r3, #0
 8004de8:	d1f2      	bne.n	8004dd0 <rcvr_datablock+0x10>
	if(token != 0xFE) return 0;		/* Function fails if invalid DataStart token or timeout */
 8004dea:	7bfb      	ldrb	r3, [r7, #15]
 8004dec:	2bfe      	cmp	r3, #254	; 0xfe
 8004dee:	d001      	beq.n	8004df4 <rcvr_datablock+0x34>
 8004df0:	2300      	movs	r3, #0
 8004df2:	e00a      	b.n	8004e0a <rcvr_datablock+0x4a>

	rcvr_spi_multi(buff, btr);		/* Store trailing data to the buffer */
 8004df4:	6839      	ldr	r1, [r7, #0]
 8004df6:	6878      	ldr	r0, [r7, #4]
 8004df8:	f7ff ff62 	bl	8004cc0 <rcvr_spi_multi>
	xchg_spi(0xFF); xchg_spi(0xFF);			/* Discard CRC */
 8004dfc:	20ff      	movs	r0, #255	; 0xff
 8004dfe:	f7ff ff4b 	bl	8004c98 <xchg_spi>
 8004e02:	20ff      	movs	r0, #255	; 0xff
 8004e04:	f7ff ff48 	bl	8004c98 <xchg_spi>

	return 1;						/* Function succeeded */
 8004e08:	2301      	movs	r3, #1
}
 8004e0a:	4618      	mov	r0, r3
 8004e0c:	3710      	adds	r7, #16
 8004e0e:	46bd      	mov	sp, r7
 8004e10:	bd80      	pop	{r7, pc}

08004e12 <xmit_datablock>:
static
int xmit_datablock (	/* 1:OK, 0:Failed */
	const BYTE *buff,	/* Ponter to 512 byte data to be sent */
	BYTE token			/* Token */
)
{
 8004e12:	b580      	push	{r7, lr}
 8004e14:	b084      	sub	sp, #16
 8004e16:	af00      	add	r7, sp, #0
 8004e18:	6078      	str	r0, [r7, #4]
 8004e1a:	460b      	mov	r3, r1
 8004e1c:	70fb      	strb	r3, [r7, #3]
	BYTE resp;


	if (!wait_ready(500)) return 0;		/* Wait for card ready */
 8004e1e:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 8004e22:	f7ff ff82 	bl	8004d2a <wait_ready>
 8004e26:	4603      	mov	r3, r0
 8004e28:	2b00      	cmp	r3, #0
 8004e2a:	d101      	bne.n	8004e30 <xmit_datablock+0x1e>
 8004e2c:	2300      	movs	r3, #0
 8004e2e:	e01e      	b.n	8004e6e <xmit_datablock+0x5c>

	xchg_spi(token);					/* Send token */
 8004e30:	78fb      	ldrb	r3, [r7, #3]
 8004e32:	4618      	mov	r0, r3
 8004e34:	f7ff ff30 	bl	8004c98 <xchg_spi>
	if (token != 0xFD) {				/* Send data if token is other than StopTran */
 8004e38:	78fb      	ldrb	r3, [r7, #3]
 8004e3a:	2bfd      	cmp	r3, #253	; 0xfd
 8004e3c:	d016      	beq.n	8004e6c <xmit_datablock+0x5a>
		xmit_spi_multi(buff, 512);		/* Data */
 8004e3e:	f44f 7100 	mov.w	r1, #512	; 0x200
 8004e42:	6878      	ldr	r0, [r7, #4]
 8004e44:	f7ff ff57 	bl	8004cf6 <xmit_spi_multi>
		xchg_spi(0xFF); xchg_spi(0xFF);	/* Dummy CRC */
 8004e48:	20ff      	movs	r0, #255	; 0xff
 8004e4a:	f7ff ff25 	bl	8004c98 <xchg_spi>
 8004e4e:	20ff      	movs	r0, #255	; 0xff
 8004e50:	f7ff ff22 	bl	8004c98 <xchg_spi>

		resp = xchg_spi(0xFF);				/* Receive data resp */
 8004e54:	20ff      	movs	r0, #255	; 0xff
 8004e56:	f7ff ff1f 	bl	8004c98 <xchg_spi>
 8004e5a:	4603      	mov	r3, r0
 8004e5c:	73fb      	strb	r3, [r7, #15]
		if ((resp & 0x1F) != 0x05) return 0;	/* Function fails if the data packet was not accepted */
 8004e5e:	7bfb      	ldrb	r3, [r7, #15]
 8004e60:	f003 031f 	and.w	r3, r3, #31
 8004e64:	2b05      	cmp	r3, #5
 8004e66:	d001      	beq.n	8004e6c <xmit_datablock+0x5a>
 8004e68:	2300      	movs	r3, #0
 8004e6a:	e000      	b.n	8004e6e <xmit_datablock+0x5c>
	}
	return 1;
 8004e6c:	2301      	movs	r3, #1
}
 8004e6e:	4618      	mov	r0, r3
 8004e70:	3710      	adds	r7, #16
 8004e72:	46bd      	mov	sp, r7
 8004e74:	bd80      	pop	{r7, pc}

08004e76 <send_cmd>:
static
BYTE send_cmd (		/* Return value: R1 resp (bit7==1:Failed to send) */
	BYTE cmd,		/* Command index */
	DWORD arg		/* Argument */
)
{
 8004e76:	b580      	push	{r7, lr}
 8004e78:	b084      	sub	sp, #16
 8004e7a:	af00      	add	r7, sp, #0
 8004e7c:	4603      	mov	r3, r0
 8004e7e:	6039      	str	r1, [r7, #0]
 8004e80:	71fb      	strb	r3, [r7, #7]
	BYTE n, res;


	if (cmd & 0x80) {	/* Send a CMD55 prior to ACMD<n> */
 8004e82:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004e86:	2b00      	cmp	r3, #0
 8004e88:	da0e      	bge.n	8004ea8 <send_cmd+0x32>
		cmd &= 0x7F;
 8004e8a:	79fb      	ldrb	r3, [r7, #7]
 8004e8c:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8004e90:	71fb      	strb	r3, [r7, #7]
		res = send_cmd(CMD55, 0);
 8004e92:	2100      	movs	r1, #0
 8004e94:	2037      	movs	r0, #55	; 0x37
 8004e96:	f7ff ffee 	bl	8004e76 <send_cmd>
 8004e9a:	4603      	mov	r3, r0
 8004e9c:	73bb      	strb	r3, [r7, #14]
		if (res > 1) return res;
 8004e9e:	7bbb      	ldrb	r3, [r7, #14]
 8004ea0:	2b01      	cmp	r3, #1
 8004ea2:	d901      	bls.n	8004ea8 <send_cmd+0x32>
 8004ea4:	7bbb      	ldrb	r3, [r7, #14]
 8004ea6:	e051      	b.n	8004f4c <send_cmd+0xd6>
	}

	/* Select the card and wait for ready except to stop multiple block read */
	if (cmd != CMD12) {
 8004ea8:	79fb      	ldrb	r3, [r7, #7]
 8004eaa:	2b0c      	cmp	r3, #12
 8004eac:	d008      	beq.n	8004ec0 <send_cmd+0x4a>
		despiselect();
 8004eae:	f7ff ff5f 	bl	8004d70 <despiselect>
		if (!spiselect()) return 0xFF;
 8004eb2:	f7ff ff6b 	bl	8004d8c <spiselect>
 8004eb6:	4603      	mov	r3, r0
 8004eb8:	2b00      	cmp	r3, #0
 8004eba:	d101      	bne.n	8004ec0 <send_cmd+0x4a>
 8004ebc:	23ff      	movs	r3, #255	; 0xff
 8004ebe:	e045      	b.n	8004f4c <send_cmd+0xd6>
	}

	/* Send command packet */
	xchg_spi(0x40 | cmd);				/* Start + command index */
 8004ec0:	79fb      	ldrb	r3, [r7, #7]
 8004ec2:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8004ec6:	b2db      	uxtb	r3, r3
 8004ec8:	4618      	mov	r0, r3
 8004eca:	f7ff fee5 	bl	8004c98 <xchg_spi>
	xchg_spi((BYTE)(arg >> 24));		/* Argument[31..24] */
 8004ece:	683b      	ldr	r3, [r7, #0]
 8004ed0:	0e1b      	lsrs	r3, r3, #24
 8004ed2:	b2db      	uxtb	r3, r3
 8004ed4:	4618      	mov	r0, r3
 8004ed6:	f7ff fedf 	bl	8004c98 <xchg_spi>
	xchg_spi((BYTE)(arg >> 16));		/* Argument[23..16] */
 8004eda:	683b      	ldr	r3, [r7, #0]
 8004edc:	0c1b      	lsrs	r3, r3, #16
 8004ede:	b2db      	uxtb	r3, r3
 8004ee0:	4618      	mov	r0, r3
 8004ee2:	f7ff fed9 	bl	8004c98 <xchg_spi>
	xchg_spi((BYTE)(arg >> 8));			/* Argument[15..8] */
 8004ee6:	683b      	ldr	r3, [r7, #0]
 8004ee8:	0a1b      	lsrs	r3, r3, #8
 8004eea:	b2db      	uxtb	r3, r3
 8004eec:	4618      	mov	r0, r3
 8004eee:	f7ff fed3 	bl	8004c98 <xchg_spi>
	xchg_spi((BYTE)arg);				/* Argument[7..0] */
 8004ef2:	683b      	ldr	r3, [r7, #0]
 8004ef4:	b2db      	uxtb	r3, r3
 8004ef6:	4618      	mov	r0, r3
 8004ef8:	f7ff fece 	bl	8004c98 <xchg_spi>
	n = 0x01;							/* Dummy CRC + Stop */
 8004efc:	2301      	movs	r3, #1
 8004efe:	73fb      	strb	r3, [r7, #15]
	if (cmd == CMD0) n = 0x95;			/* Valid CRC for CMD0(0) */
 8004f00:	79fb      	ldrb	r3, [r7, #7]
 8004f02:	2b00      	cmp	r3, #0
 8004f04:	d101      	bne.n	8004f0a <send_cmd+0x94>
 8004f06:	2395      	movs	r3, #149	; 0x95
 8004f08:	73fb      	strb	r3, [r7, #15]
	if (cmd == CMD8) n = 0x87;			/* Valid CRC for CMD8(0x1AA) */
 8004f0a:	79fb      	ldrb	r3, [r7, #7]
 8004f0c:	2b08      	cmp	r3, #8
 8004f0e:	d101      	bne.n	8004f14 <send_cmd+0x9e>
 8004f10:	2387      	movs	r3, #135	; 0x87
 8004f12:	73fb      	strb	r3, [r7, #15]
	xchg_spi(n);
 8004f14:	7bfb      	ldrb	r3, [r7, #15]
 8004f16:	4618      	mov	r0, r3
 8004f18:	f7ff febe 	bl	8004c98 <xchg_spi>

	/* Receive command resp */
	if (cmd == CMD12) xchg_spi(0xFF);	/* Diacard following one byte when CMD12 */
 8004f1c:	79fb      	ldrb	r3, [r7, #7]
 8004f1e:	2b0c      	cmp	r3, #12
 8004f20:	d102      	bne.n	8004f28 <send_cmd+0xb2>
 8004f22:	20ff      	movs	r0, #255	; 0xff
 8004f24:	f7ff feb8 	bl	8004c98 <xchg_spi>
	n = 10;								/* Wait for response (10 bytes max) */
 8004f28:	230a      	movs	r3, #10
 8004f2a:	73fb      	strb	r3, [r7, #15]
	do {
		res = xchg_spi(0xFF);
 8004f2c:	20ff      	movs	r0, #255	; 0xff
 8004f2e:	f7ff feb3 	bl	8004c98 <xchg_spi>
 8004f32:	4603      	mov	r3, r0
 8004f34:	73bb      	strb	r3, [r7, #14]
	} while ((res & 0x80) && --n);
 8004f36:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8004f3a:	2b00      	cmp	r3, #0
 8004f3c:	da05      	bge.n	8004f4a <send_cmd+0xd4>
 8004f3e:	7bfb      	ldrb	r3, [r7, #15]
 8004f40:	3b01      	subs	r3, #1
 8004f42:	73fb      	strb	r3, [r7, #15]
 8004f44:	7bfb      	ldrb	r3, [r7, #15]
 8004f46:	2b00      	cmp	r3, #0
 8004f48:	d1f0      	bne.n	8004f2c <send_cmd+0xb6>

	return res;							/* Return received response */
 8004f4a:	7bbb      	ldrb	r3, [r7, #14]
}
 8004f4c:	4618      	mov	r0, r3
 8004f4e:	3710      	adds	r7, #16
 8004f50:	46bd      	mov	sp, r7
 8004f52:	bd80      	pop	{r7, pc}

08004f54 <USER_SPI_initialize>:
/*-----------------------------------------------------------------------*/

inline DSTATUS USER_SPI_initialize (
	BYTE drv		/* Physical drive number (0) */
)
{
 8004f54:	b590      	push	{r4, r7, lr}
 8004f56:	b085      	sub	sp, #20
 8004f58:	af00      	add	r7, sp, #0
 8004f5a:	4603      	mov	r3, r0
 8004f5c:	71fb      	strb	r3, [r7, #7]
	BYTE n, cmd, ty, ocr[4];

	if (drv != 0) return STA_NOINIT;		/* Supports only drive 0 */
 8004f5e:	79fb      	ldrb	r3, [r7, #7]
 8004f60:	2b00      	cmp	r3, #0
 8004f62:	d001      	beq.n	8004f68 <USER_SPI_initialize+0x14>
 8004f64:	2301      	movs	r3, #1
 8004f66:	e0ca      	b.n	80050fe <USER_SPI_initialize+0x1aa>
	//assume SPI already init init_spi();	/* Initialize SPI */

	if (Stat & STA_NODISK) return Stat;	/* Is card existing in the soket? */
 8004f68:	4b67      	ldr	r3, [pc, #412]	; (8005108 <USER_SPI_initialize+0x1b4>)
 8004f6a:	781b      	ldrb	r3, [r3, #0]
 8004f6c:	b2db      	uxtb	r3, r3
 8004f6e:	f003 0302 	and.w	r3, r3, #2
 8004f72:	2b00      	cmp	r3, #0
 8004f74:	d003      	beq.n	8004f7e <USER_SPI_initialize+0x2a>
 8004f76:	4b64      	ldr	r3, [pc, #400]	; (8005108 <USER_SPI_initialize+0x1b4>)
 8004f78:	781b      	ldrb	r3, [r3, #0]
 8004f7a:	b2db      	uxtb	r3, r3
 8004f7c:	e0bf      	b.n	80050fe <USER_SPI_initialize+0x1aa>

	FCLK_SLOW();
 8004f7e:	2130      	movs	r1, #48	; 0x30
 8004f80:	4862      	ldr	r0, [pc, #392]	; (800510c <USER_SPI_initialize+0x1b8>)
 8004f82:	f7ff fe2e 	bl	8004be2 <LL_SPI_SetBaudRatePrescaler>
	for (n = 10; n; n--) xchg_spi(0xFF);	/* Send 80 dummy clocks */
 8004f86:	230a      	movs	r3, #10
 8004f88:	73fb      	strb	r3, [r7, #15]
 8004f8a:	e005      	b.n	8004f98 <USER_SPI_initialize+0x44>
 8004f8c:	20ff      	movs	r0, #255	; 0xff
 8004f8e:	f7ff fe83 	bl	8004c98 <xchg_spi>
 8004f92:	7bfb      	ldrb	r3, [r7, #15]
 8004f94:	3b01      	subs	r3, #1
 8004f96:	73fb      	strb	r3, [r7, #15]
 8004f98:	7bfb      	ldrb	r3, [r7, #15]
 8004f9a:	2b00      	cmp	r3, #0
 8004f9c:	d1f6      	bne.n	8004f8c <USER_SPI_initialize+0x38>

	ty = 0;
 8004f9e:	2300      	movs	r3, #0
 8004fa0:	737b      	strb	r3, [r7, #13]
	if (send_cmd(CMD0, 0) == 1) {			/* Put the card SPI/Idle state */
 8004fa2:	2100      	movs	r1, #0
 8004fa4:	2000      	movs	r0, #0
 8004fa6:	f7ff ff66 	bl	8004e76 <send_cmd>
 8004faa:	4603      	mov	r3, r0
 8004fac:	2b01      	cmp	r3, #1
 8004fae:	f040 808b 	bne.w	80050c8 <USER_SPI_initialize+0x174>
		SPI_Timer_On(1000);					/* Initialization timeout = 1 sec */
 8004fb2:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8004fb6:	f7ff fe45 	bl	8004c44 <SPI_Timer_On>
		if (send_cmd(CMD8, 0x1AA) == 1) {	/* SDv2? */
 8004fba:	f44f 71d5 	mov.w	r1, #426	; 0x1aa
 8004fbe:	2008      	movs	r0, #8
 8004fc0:	f7ff ff59 	bl	8004e76 <send_cmd>
 8004fc4:	4603      	mov	r3, r0
 8004fc6:	2b01      	cmp	r3, #1
 8004fc8:	d151      	bne.n	800506e <USER_SPI_initialize+0x11a>
			for (n = 0; n < 4; n++) ocr[n] = xchg_spi(0xFF);	/* Get 32 bit return value of R7 resp */
 8004fca:	2300      	movs	r3, #0
 8004fcc:	73fb      	strb	r3, [r7, #15]
 8004fce:	e00d      	b.n	8004fec <USER_SPI_initialize+0x98>
 8004fd0:	7bfc      	ldrb	r4, [r7, #15]
 8004fd2:	20ff      	movs	r0, #255	; 0xff
 8004fd4:	f7ff fe60 	bl	8004c98 <xchg_spi>
 8004fd8:	4603      	mov	r3, r0
 8004fda:	461a      	mov	r2, r3
 8004fdc:	f107 0310 	add.w	r3, r7, #16
 8004fe0:	4423      	add	r3, r4
 8004fe2:	f803 2c08 	strb.w	r2, [r3, #-8]
 8004fe6:	7bfb      	ldrb	r3, [r7, #15]
 8004fe8:	3301      	adds	r3, #1
 8004fea:	73fb      	strb	r3, [r7, #15]
 8004fec:	7bfb      	ldrb	r3, [r7, #15]
 8004fee:	2b03      	cmp	r3, #3
 8004ff0:	d9ee      	bls.n	8004fd0 <USER_SPI_initialize+0x7c>
			if (ocr[2] == 0x01 && ocr[3] == 0xAA) {				/* Is the card supports vcc of 2.7-3.6V? */
 8004ff2:	7abb      	ldrb	r3, [r7, #10]
 8004ff4:	2b01      	cmp	r3, #1
 8004ff6:	d167      	bne.n	80050c8 <USER_SPI_initialize+0x174>
 8004ff8:	7afb      	ldrb	r3, [r7, #11]
 8004ffa:	2baa      	cmp	r3, #170	; 0xaa
 8004ffc:	d164      	bne.n	80050c8 <USER_SPI_initialize+0x174>
				while (SPI_Timer_Status() && send_cmd(ACMD41, 1UL << 30)) ;	/* Wait for end of initialization with ACMD41(HCS) */
 8004ffe:	bf00      	nop
 8005000:	f7ff fe34 	bl	8004c6c <SPI_Timer_Status>
 8005004:	4603      	mov	r3, r0
 8005006:	2b00      	cmp	r3, #0
 8005008:	d007      	beq.n	800501a <USER_SPI_initialize+0xc6>
 800500a:	f04f 4180 	mov.w	r1, #1073741824	; 0x40000000
 800500e:	20a9      	movs	r0, #169	; 0xa9
 8005010:	f7ff ff31 	bl	8004e76 <send_cmd>
 8005014:	4603      	mov	r3, r0
 8005016:	2b00      	cmp	r3, #0
 8005018:	d1f2      	bne.n	8005000 <USER_SPI_initialize+0xac>
				if (SPI_Timer_Status() && send_cmd(CMD58, 0) == 0) {		/* Check CCS bit in the OCR */
 800501a:	f7ff fe27 	bl	8004c6c <SPI_Timer_Status>
 800501e:	4603      	mov	r3, r0
 8005020:	2b00      	cmp	r3, #0
 8005022:	d051      	beq.n	80050c8 <USER_SPI_initialize+0x174>
 8005024:	2100      	movs	r1, #0
 8005026:	203a      	movs	r0, #58	; 0x3a
 8005028:	f7ff ff25 	bl	8004e76 <send_cmd>
 800502c:	4603      	mov	r3, r0
 800502e:	2b00      	cmp	r3, #0
 8005030:	d14a      	bne.n	80050c8 <USER_SPI_initialize+0x174>
					for (n = 0; n < 4; n++) ocr[n] = xchg_spi(0xFF);
 8005032:	2300      	movs	r3, #0
 8005034:	73fb      	strb	r3, [r7, #15]
 8005036:	e00d      	b.n	8005054 <USER_SPI_initialize+0x100>
 8005038:	7bfc      	ldrb	r4, [r7, #15]
 800503a:	20ff      	movs	r0, #255	; 0xff
 800503c:	f7ff fe2c 	bl	8004c98 <xchg_spi>
 8005040:	4603      	mov	r3, r0
 8005042:	461a      	mov	r2, r3
 8005044:	f107 0310 	add.w	r3, r7, #16
 8005048:	4423      	add	r3, r4
 800504a:	f803 2c08 	strb.w	r2, [r3, #-8]
 800504e:	7bfb      	ldrb	r3, [r7, #15]
 8005050:	3301      	adds	r3, #1
 8005052:	73fb      	strb	r3, [r7, #15]
 8005054:	7bfb      	ldrb	r3, [r7, #15]
 8005056:	2b03      	cmp	r3, #3
 8005058:	d9ee      	bls.n	8005038 <USER_SPI_initialize+0xe4>
					ty = (ocr[0] & 0x40) ? CT_SD2 | CT_BLOCK : CT_SD2;	/* Card id SDv2 */
 800505a:	7a3b      	ldrb	r3, [r7, #8]
 800505c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005060:	2b00      	cmp	r3, #0
 8005062:	d001      	beq.n	8005068 <USER_SPI_initialize+0x114>
 8005064:	230c      	movs	r3, #12
 8005066:	e000      	b.n	800506a <USER_SPI_initialize+0x116>
 8005068:	2304      	movs	r3, #4
 800506a:	737b      	strb	r3, [r7, #13]
 800506c:	e02c      	b.n	80050c8 <USER_SPI_initialize+0x174>
				}
			}
		} else {	/* Not SDv2 card */
			if (send_cmd(ACMD41, 0) <= 1) 	{	/* SDv1 or MMC? */
 800506e:	2100      	movs	r1, #0
 8005070:	20a9      	movs	r0, #169	; 0xa9
 8005072:	f7ff ff00 	bl	8004e76 <send_cmd>
 8005076:	4603      	mov	r3, r0
 8005078:	2b01      	cmp	r3, #1
 800507a:	d804      	bhi.n	8005086 <USER_SPI_initialize+0x132>
				ty = CT_SD1; cmd = ACMD41;	/* SDv1 (ACMD41(0)) */
 800507c:	2302      	movs	r3, #2
 800507e:	737b      	strb	r3, [r7, #13]
 8005080:	23a9      	movs	r3, #169	; 0xa9
 8005082:	73bb      	strb	r3, [r7, #14]
 8005084:	e003      	b.n	800508e <USER_SPI_initialize+0x13a>
			} else {
				ty = CT_MMC; cmd = CMD1;	/* MMCv3 (CMD1(0)) */
 8005086:	2301      	movs	r3, #1
 8005088:	737b      	strb	r3, [r7, #13]
 800508a:	2301      	movs	r3, #1
 800508c:	73bb      	strb	r3, [r7, #14]
			}
			while (SPI_Timer_Status() && send_cmd(cmd, 0)) ;		/* Wait for end of initialization */
 800508e:	bf00      	nop
 8005090:	f7ff fdec 	bl	8004c6c <SPI_Timer_Status>
 8005094:	4603      	mov	r3, r0
 8005096:	2b00      	cmp	r3, #0
 8005098:	d007      	beq.n	80050aa <USER_SPI_initialize+0x156>
 800509a:	7bbb      	ldrb	r3, [r7, #14]
 800509c:	2100      	movs	r1, #0
 800509e:	4618      	mov	r0, r3
 80050a0:	f7ff fee9 	bl	8004e76 <send_cmd>
 80050a4:	4603      	mov	r3, r0
 80050a6:	2b00      	cmp	r3, #0
 80050a8:	d1f2      	bne.n	8005090 <USER_SPI_initialize+0x13c>
			if (!SPI_Timer_Status() || send_cmd(CMD16, 512) != 0)	/* Set block length: 512 */
 80050aa:	f7ff fddf 	bl	8004c6c <SPI_Timer_Status>
 80050ae:	4603      	mov	r3, r0
 80050b0:	2b00      	cmp	r3, #0
 80050b2:	d007      	beq.n	80050c4 <USER_SPI_initialize+0x170>
 80050b4:	f44f 7100 	mov.w	r1, #512	; 0x200
 80050b8:	2010      	movs	r0, #16
 80050ba:	f7ff fedc 	bl	8004e76 <send_cmd>
 80050be:	4603      	mov	r3, r0
 80050c0:	2b00      	cmp	r3, #0
 80050c2:	d001      	beq.n	80050c8 <USER_SPI_initialize+0x174>
				ty = 0;
 80050c4:	2300      	movs	r3, #0
 80050c6:	737b      	strb	r3, [r7, #13]
		}
	}
	CardType = ty;	/* Card type */
 80050c8:	4a11      	ldr	r2, [pc, #68]	; (8005110 <USER_SPI_initialize+0x1bc>)
 80050ca:	7b7b      	ldrb	r3, [r7, #13]
 80050cc:	7013      	strb	r3, [r2, #0]
	despiselect();
 80050ce:	f7ff fe4f 	bl	8004d70 <despiselect>

	if (ty) {			/* OK */
 80050d2:	7b7b      	ldrb	r3, [r7, #13]
 80050d4:	2b00      	cmp	r3, #0
 80050d6:	d00c      	beq.n	80050f2 <USER_SPI_initialize+0x19e>
		FCLK_FAST();			/* Set fast clock */
 80050d8:	2118      	movs	r1, #24
 80050da:	480c      	ldr	r0, [pc, #48]	; (800510c <USER_SPI_initialize+0x1b8>)
 80050dc:	f7ff fd81 	bl	8004be2 <LL_SPI_SetBaudRatePrescaler>
		Stat &= ~STA_NOINIT;	/* Clear STA_NOINIT flag */
 80050e0:	4b09      	ldr	r3, [pc, #36]	; (8005108 <USER_SPI_initialize+0x1b4>)
 80050e2:	781b      	ldrb	r3, [r3, #0]
 80050e4:	b2db      	uxtb	r3, r3
 80050e6:	f023 0301 	bic.w	r3, r3, #1
 80050ea:	b2da      	uxtb	r2, r3
 80050ec:	4b06      	ldr	r3, [pc, #24]	; (8005108 <USER_SPI_initialize+0x1b4>)
 80050ee:	701a      	strb	r2, [r3, #0]
 80050f0:	e002      	b.n	80050f8 <USER_SPI_initialize+0x1a4>
	} else {			/* Failed */
		Stat = STA_NOINIT;
 80050f2:	4b05      	ldr	r3, [pc, #20]	; (8005108 <USER_SPI_initialize+0x1b4>)
 80050f4:	2201      	movs	r2, #1
 80050f6:	701a      	strb	r2, [r3, #0]
	}

	return Stat;
 80050f8:	4b03      	ldr	r3, [pc, #12]	; (8005108 <USER_SPI_initialize+0x1b4>)
 80050fa:	781b      	ldrb	r3, [r3, #0]
 80050fc:	b2db      	uxtb	r3, r3
}
 80050fe:	4618      	mov	r0, r3
 8005100:	3714      	adds	r7, #20
 8005102:	46bd      	mov	sp, r7
 8005104:	bd90      	pop	{r4, r7, pc}
 8005106:	bf00      	nop
 8005108:	20000028 	.word	0x20000028
 800510c:	40013000 	.word	0x40013000
 8005110:	20000228 	.word	0x20000228

08005114 <USER_SPI_status>:
/*-----------------------------------------------------------------------*/

inline DSTATUS USER_SPI_status (
	BYTE drv		/* Physical drive number (0) */
)
{
 8005114:	b480      	push	{r7}
 8005116:	b083      	sub	sp, #12
 8005118:	af00      	add	r7, sp, #0
 800511a:	4603      	mov	r3, r0
 800511c:	71fb      	strb	r3, [r7, #7]
	if (drv) return STA_NOINIT;		/* Supports only drive 0 */
 800511e:	79fb      	ldrb	r3, [r7, #7]
 8005120:	2b00      	cmp	r3, #0
 8005122:	d001      	beq.n	8005128 <USER_SPI_status+0x14>
 8005124:	2301      	movs	r3, #1
 8005126:	e002      	b.n	800512e <USER_SPI_status+0x1a>

	return Stat;	/* Return disk status */
 8005128:	4b03      	ldr	r3, [pc, #12]	; (8005138 <USER_SPI_status+0x24>)
 800512a:	781b      	ldrb	r3, [r3, #0]
 800512c:	b2db      	uxtb	r3, r3
}
 800512e:	4618      	mov	r0, r3
 8005130:	370c      	adds	r7, #12
 8005132:	46bd      	mov	sp, r7
 8005134:	bc80      	pop	{r7}
 8005136:	4770      	bx	lr
 8005138:	20000028 	.word	0x20000028

0800513c <USER_SPI_read>:
	BYTE drv,		/* Physical drive number (0) */
	BYTE *buff,		/* Pointer to the data buffer to store read data */
	DWORD sector,	/* Start sector number (LBA) */
	UINT count		/* Number of sectors to read (1..128) */
)
{
 800513c:	b580      	push	{r7, lr}
 800513e:	b084      	sub	sp, #16
 8005140:	af00      	add	r7, sp, #0
 8005142:	60b9      	str	r1, [r7, #8]
 8005144:	607a      	str	r2, [r7, #4]
 8005146:	603b      	str	r3, [r7, #0]
 8005148:	4603      	mov	r3, r0
 800514a:	73fb      	strb	r3, [r7, #15]
	if (drv || !count) return RES_PARERR;		/* Check parameter */
 800514c:	7bfb      	ldrb	r3, [r7, #15]
 800514e:	2b00      	cmp	r3, #0
 8005150:	d102      	bne.n	8005158 <USER_SPI_read+0x1c>
 8005152:	683b      	ldr	r3, [r7, #0]
 8005154:	2b00      	cmp	r3, #0
 8005156:	d101      	bne.n	800515c <USER_SPI_read+0x20>
 8005158:	2304      	movs	r3, #4
 800515a:	e04d      	b.n	80051f8 <USER_SPI_read+0xbc>
	if (Stat & STA_NOINIT) return RES_NOTRDY;	/* Check if drive is ready */
 800515c:	4b28      	ldr	r3, [pc, #160]	; (8005200 <USER_SPI_read+0xc4>)
 800515e:	781b      	ldrb	r3, [r3, #0]
 8005160:	b2db      	uxtb	r3, r3
 8005162:	f003 0301 	and.w	r3, r3, #1
 8005166:	2b00      	cmp	r3, #0
 8005168:	d001      	beq.n	800516e <USER_SPI_read+0x32>
 800516a:	2303      	movs	r3, #3
 800516c:	e044      	b.n	80051f8 <USER_SPI_read+0xbc>

	if (!(CardType & CT_BLOCK)) sector *= 512;	/* LBA ot BA conversion (byte addressing cards) */
 800516e:	4b25      	ldr	r3, [pc, #148]	; (8005204 <USER_SPI_read+0xc8>)
 8005170:	781b      	ldrb	r3, [r3, #0]
 8005172:	f003 0308 	and.w	r3, r3, #8
 8005176:	2b00      	cmp	r3, #0
 8005178:	d102      	bne.n	8005180 <USER_SPI_read+0x44>
 800517a:	687b      	ldr	r3, [r7, #4]
 800517c:	025b      	lsls	r3, r3, #9
 800517e:	607b      	str	r3, [r7, #4]

	if (count == 1) {	/* Single sector read */
 8005180:	683b      	ldr	r3, [r7, #0]
 8005182:	2b01      	cmp	r3, #1
 8005184:	d111      	bne.n	80051aa <USER_SPI_read+0x6e>
		if ((send_cmd(CMD17, sector) == 0)	/* READ_SINGLE_BLOCK */
 8005186:	6879      	ldr	r1, [r7, #4]
 8005188:	2011      	movs	r0, #17
 800518a:	f7ff fe74 	bl	8004e76 <send_cmd>
 800518e:	4603      	mov	r3, r0
 8005190:	2b00      	cmp	r3, #0
 8005192:	d129      	bne.n	80051e8 <USER_SPI_read+0xac>
			&& rcvr_datablock(buff, 512)) {
 8005194:	f44f 7100 	mov.w	r1, #512	; 0x200
 8005198:	68b8      	ldr	r0, [r7, #8]
 800519a:	f7ff fe11 	bl	8004dc0 <rcvr_datablock>
 800519e:	4603      	mov	r3, r0
 80051a0:	2b00      	cmp	r3, #0
 80051a2:	d021      	beq.n	80051e8 <USER_SPI_read+0xac>
			count = 0;
 80051a4:	2300      	movs	r3, #0
 80051a6:	603b      	str	r3, [r7, #0]
 80051a8:	e01e      	b.n	80051e8 <USER_SPI_read+0xac>
		}
	}
	else {				/* Multiple sector read */
		if (send_cmd(CMD18, sector) == 0) {	/* READ_MULTIPLE_BLOCK */
 80051aa:	6879      	ldr	r1, [r7, #4]
 80051ac:	2012      	movs	r0, #18
 80051ae:	f7ff fe62 	bl	8004e76 <send_cmd>
 80051b2:	4603      	mov	r3, r0
 80051b4:	2b00      	cmp	r3, #0
 80051b6:	d117      	bne.n	80051e8 <USER_SPI_read+0xac>
			do {
				if (!rcvr_datablock(buff, 512)) break;
 80051b8:	f44f 7100 	mov.w	r1, #512	; 0x200
 80051bc:	68b8      	ldr	r0, [r7, #8]
 80051be:	f7ff fdff 	bl	8004dc0 <rcvr_datablock>
 80051c2:	4603      	mov	r3, r0
 80051c4:	2b00      	cmp	r3, #0
 80051c6:	d00a      	beq.n	80051de <USER_SPI_read+0xa2>
				buff += 512;
 80051c8:	68bb      	ldr	r3, [r7, #8]
 80051ca:	f503 7300 	add.w	r3, r3, #512	; 0x200
 80051ce:	60bb      	str	r3, [r7, #8]
			} while (--count);
 80051d0:	683b      	ldr	r3, [r7, #0]
 80051d2:	3b01      	subs	r3, #1
 80051d4:	603b      	str	r3, [r7, #0]
 80051d6:	683b      	ldr	r3, [r7, #0]
 80051d8:	2b00      	cmp	r3, #0
 80051da:	d1ed      	bne.n	80051b8 <USER_SPI_read+0x7c>
 80051dc:	e000      	b.n	80051e0 <USER_SPI_read+0xa4>
				if (!rcvr_datablock(buff, 512)) break;
 80051de:	bf00      	nop
			send_cmd(CMD12, 0);				/* STOP_TRANSMISSION */
 80051e0:	2100      	movs	r1, #0
 80051e2:	200c      	movs	r0, #12
 80051e4:	f7ff fe47 	bl	8004e76 <send_cmd>
		}
	}
	despiselect();
 80051e8:	f7ff fdc2 	bl	8004d70 <despiselect>

	return count ? RES_ERROR : RES_OK;	/* Return result */
 80051ec:	683b      	ldr	r3, [r7, #0]
 80051ee:	2b00      	cmp	r3, #0
 80051f0:	bf14      	ite	ne
 80051f2:	2301      	movne	r3, #1
 80051f4:	2300      	moveq	r3, #0
 80051f6:	b2db      	uxtb	r3, r3
}
 80051f8:	4618      	mov	r0, r3
 80051fa:	3710      	adds	r7, #16
 80051fc:	46bd      	mov	sp, r7
 80051fe:	bd80      	pop	{r7, pc}
 8005200:	20000028 	.word	0x20000028
 8005204:	20000228 	.word	0x20000228

08005208 <USER_SPI_write>:
	BYTE drv,			/* Physical drive number (0) */
	const BYTE *buff,	/* Ponter to the data to write */
	DWORD sector,		/* Start sector number (LBA) */
	UINT count			/* Number of sectors to write (1..128) */
)
{
 8005208:	b580      	push	{r7, lr}
 800520a:	b084      	sub	sp, #16
 800520c:	af00      	add	r7, sp, #0
 800520e:	60b9      	str	r1, [r7, #8]
 8005210:	607a      	str	r2, [r7, #4]
 8005212:	603b      	str	r3, [r7, #0]
 8005214:	4603      	mov	r3, r0
 8005216:	73fb      	strb	r3, [r7, #15]
	if (drv || !count) return RES_PARERR;		/* Check parameter */
 8005218:	7bfb      	ldrb	r3, [r7, #15]
 800521a:	2b00      	cmp	r3, #0
 800521c:	d102      	bne.n	8005224 <USER_SPI_write+0x1c>
 800521e:	683b      	ldr	r3, [r7, #0]
 8005220:	2b00      	cmp	r3, #0
 8005222:	d101      	bne.n	8005228 <USER_SPI_write+0x20>
 8005224:	2304      	movs	r3, #4
 8005226:	e063      	b.n	80052f0 <USER_SPI_write+0xe8>
	if (Stat & STA_NOINIT) return RES_NOTRDY;	/* Check drive status */
 8005228:	4b33      	ldr	r3, [pc, #204]	; (80052f8 <USER_SPI_write+0xf0>)
 800522a:	781b      	ldrb	r3, [r3, #0]
 800522c:	b2db      	uxtb	r3, r3
 800522e:	f003 0301 	and.w	r3, r3, #1
 8005232:	2b00      	cmp	r3, #0
 8005234:	d001      	beq.n	800523a <USER_SPI_write+0x32>
 8005236:	2303      	movs	r3, #3
 8005238:	e05a      	b.n	80052f0 <USER_SPI_write+0xe8>
	if (Stat & STA_PROTECT) return RES_WRPRT;	/* Check write protect */
 800523a:	4b2f      	ldr	r3, [pc, #188]	; (80052f8 <USER_SPI_write+0xf0>)
 800523c:	781b      	ldrb	r3, [r3, #0]
 800523e:	b2db      	uxtb	r3, r3
 8005240:	f003 0304 	and.w	r3, r3, #4
 8005244:	2b00      	cmp	r3, #0
 8005246:	d001      	beq.n	800524c <USER_SPI_write+0x44>
 8005248:	2302      	movs	r3, #2
 800524a:	e051      	b.n	80052f0 <USER_SPI_write+0xe8>

	if (!(CardType & CT_BLOCK)) sector *= 512;	/* LBA ==> BA conversion (byte addressing cards) */
 800524c:	4b2b      	ldr	r3, [pc, #172]	; (80052fc <USER_SPI_write+0xf4>)
 800524e:	781b      	ldrb	r3, [r3, #0]
 8005250:	f003 0308 	and.w	r3, r3, #8
 8005254:	2b00      	cmp	r3, #0
 8005256:	d102      	bne.n	800525e <USER_SPI_write+0x56>
 8005258:	687b      	ldr	r3, [r7, #4]
 800525a:	025b      	lsls	r3, r3, #9
 800525c:	607b      	str	r3, [r7, #4]

	if (count == 1) {	/* Single sector write */
 800525e:	683b      	ldr	r3, [r7, #0]
 8005260:	2b01      	cmp	r3, #1
 8005262:	d110      	bne.n	8005286 <USER_SPI_write+0x7e>
		if ((send_cmd(CMD24, sector) == 0)	/* WRITE_BLOCK */
 8005264:	6879      	ldr	r1, [r7, #4]
 8005266:	2018      	movs	r0, #24
 8005268:	f7ff fe05 	bl	8004e76 <send_cmd>
 800526c:	4603      	mov	r3, r0
 800526e:	2b00      	cmp	r3, #0
 8005270:	d136      	bne.n	80052e0 <USER_SPI_write+0xd8>
			&& xmit_datablock(buff, 0xFE)) {
 8005272:	21fe      	movs	r1, #254	; 0xfe
 8005274:	68b8      	ldr	r0, [r7, #8]
 8005276:	f7ff fdcc 	bl	8004e12 <xmit_datablock>
 800527a:	4603      	mov	r3, r0
 800527c:	2b00      	cmp	r3, #0
 800527e:	d02f      	beq.n	80052e0 <USER_SPI_write+0xd8>
			count = 0;
 8005280:	2300      	movs	r3, #0
 8005282:	603b      	str	r3, [r7, #0]
 8005284:	e02c      	b.n	80052e0 <USER_SPI_write+0xd8>
		}
	}
	else {				/* Multiple sector write */
		if (CardType & CT_SDC) send_cmd(ACMD23, count);	/* Predefine number of sectors */
 8005286:	4b1d      	ldr	r3, [pc, #116]	; (80052fc <USER_SPI_write+0xf4>)
 8005288:	781b      	ldrb	r3, [r3, #0]
 800528a:	f003 0306 	and.w	r3, r3, #6
 800528e:	2b00      	cmp	r3, #0
 8005290:	d003      	beq.n	800529a <USER_SPI_write+0x92>
 8005292:	6839      	ldr	r1, [r7, #0]
 8005294:	2097      	movs	r0, #151	; 0x97
 8005296:	f7ff fdee 	bl	8004e76 <send_cmd>
		if (send_cmd(CMD25, sector) == 0) {	/* WRITE_MULTIPLE_BLOCK */
 800529a:	6879      	ldr	r1, [r7, #4]
 800529c:	2019      	movs	r0, #25
 800529e:	f7ff fdea 	bl	8004e76 <send_cmd>
 80052a2:	4603      	mov	r3, r0
 80052a4:	2b00      	cmp	r3, #0
 80052a6:	d11b      	bne.n	80052e0 <USER_SPI_write+0xd8>
			do {
				if (!xmit_datablock(buff, 0xFC)) break;
 80052a8:	21fc      	movs	r1, #252	; 0xfc
 80052aa:	68b8      	ldr	r0, [r7, #8]
 80052ac:	f7ff fdb1 	bl	8004e12 <xmit_datablock>
 80052b0:	4603      	mov	r3, r0
 80052b2:	2b00      	cmp	r3, #0
 80052b4:	d00a      	beq.n	80052cc <USER_SPI_write+0xc4>
				buff += 512;
 80052b6:	68bb      	ldr	r3, [r7, #8]
 80052b8:	f503 7300 	add.w	r3, r3, #512	; 0x200
 80052bc:	60bb      	str	r3, [r7, #8]
			} while (--count);
 80052be:	683b      	ldr	r3, [r7, #0]
 80052c0:	3b01      	subs	r3, #1
 80052c2:	603b      	str	r3, [r7, #0]
 80052c4:	683b      	ldr	r3, [r7, #0]
 80052c6:	2b00      	cmp	r3, #0
 80052c8:	d1ee      	bne.n	80052a8 <USER_SPI_write+0xa0>
 80052ca:	e000      	b.n	80052ce <USER_SPI_write+0xc6>
				if (!xmit_datablock(buff, 0xFC)) break;
 80052cc:	bf00      	nop
			if (!xmit_datablock(0, 0xFD)) count = 1;	/* STOP_TRAN token */
 80052ce:	21fd      	movs	r1, #253	; 0xfd
 80052d0:	2000      	movs	r0, #0
 80052d2:	f7ff fd9e 	bl	8004e12 <xmit_datablock>
 80052d6:	4603      	mov	r3, r0
 80052d8:	2b00      	cmp	r3, #0
 80052da:	d101      	bne.n	80052e0 <USER_SPI_write+0xd8>
 80052dc:	2301      	movs	r3, #1
 80052de:	603b      	str	r3, [r7, #0]
		}
	}
	despiselect();
 80052e0:	f7ff fd46 	bl	8004d70 <despiselect>

	return count ? RES_ERROR : RES_OK;	/* Return result */
 80052e4:	683b      	ldr	r3, [r7, #0]
 80052e6:	2b00      	cmp	r3, #0
 80052e8:	bf14      	ite	ne
 80052ea:	2301      	movne	r3, #1
 80052ec:	2300      	moveq	r3, #0
 80052ee:	b2db      	uxtb	r3, r3
}
 80052f0:	4618      	mov	r0, r3
 80052f2:	3710      	adds	r7, #16
 80052f4:	46bd      	mov	sp, r7
 80052f6:	bd80      	pop	{r7, pc}
 80052f8:	20000028 	.word	0x20000028
 80052fc:	20000228 	.word	0x20000228

08005300 <USER_SPI_ioctl>:
inline DRESULT USER_SPI_ioctl (
	BYTE drv,		/* Physical drive number (0) */
	BYTE cmd,		/* Control command code */
	void *buff		/* Pointer to the conrtol data */
)
{
 8005300:	b580      	push	{r7, lr}
 8005302:	b08c      	sub	sp, #48	; 0x30
 8005304:	af00      	add	r7, sp, #0
 8005306:	4603      	mov	r3, r0
 8005308:	603a      	str	r2, [r7, #0]
 800530a:	71fb      	strb	r3, [r7, #7]
 800530c:	460b      	mov	r3, r1
 800530e:	71bb      	strb	r3, [r7, #6]
	DRESULT res;
	BYTE n, csd[16];
	DWORD *dp, st, ed, csize;


	if (drv) return RES_PARERR;					/* Check parameter */
 8005310:	79fb      	ldrb	r3, [r7, #7]
 8005312:	2b00      	cmp	r3, #0
 8005314:	d001      	beq.n	800531a <USER_SPI_ioctl+0x1a>
 8005316:	2304      	movs	r3, #4
 8005318:	e15a      	b.n	80055d0 <USER_SPI_ioctl+0x2d0>
	if (Stat & STA_NOINIT) return RES_NOTRDY;	/* Check if drive is ready */
 800531a:	4baf      	ldr	r3, [pc, #700]	; (80055d8 <USER_SPI_ioctl+0x2d8>)
 800531c:	781b      	ldrb	r3, [r3, #0]
 800531e:	b2db      	uxtb	r3, r3
 8005320:	f003 0301 	and.w	r3, r3, #1
 8005324:	2b00      	cmp	r3, #0
 8005326:	d001      	beq.n	800532c <USER_SPI_ioctl+0x2c>
 8005328:	2303      	movs	r3, #3
 800532a:	e151      	b.n	80055d0 <USER_SPI_ioctl+0x2d0>

	res = RES_ERROR;
 800532c:	2301      	movs	r3, #1
 800532e:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f

	switch (cmd) {
 8005332:	79bb      	ldrb	r3, [r7, #6]
 8005334:	2b04      	cmp	r3, #4
 8005336:	f200 8136 	bhi.w	80055a6 <USER_SPI_ioctl+0x2a6>
 800533a:	a201      	add	r2, pc, #4	; (adr r2, 8005340 <USER_SPI_ioctl+0x40>)
 800533c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005340:	08005355 	.word	0x08005355
 8005344:	08005369 	.word	0x08005369
 8005348:	080055a7 	.word	0x080055a7
 800534c:	08005415 	.word	0x08005415
 8005350:	0800550b 	.word	0x0800550b
	case CTRL_SYNC :		/* Wait for end of internal write process of the drive */
		if (spiselect()) res = RES_OK;
 8005354:	f7ff fd1a 	bl	8004d8c <spiselect>
 8005358:	4603      	mov	r3, r0
 800535a:	2b00      	cmp	r3, #0
 800535c:	f000 8127 	beq.w	80055ae <USER_SPI_ioctl+0x2ae>
 8005360:	2300      	movs	r3, #0
 8005362:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
		break;
 8005366:	e122      	b.n	80055ae <USER_SPI_ioctl+0x2ae>

	case GET_SECTOR_COUNT :	/* Get drive capacity in unit of sector (DWORD) */
		if ((send_cmd(CMD9, 0) == 0) && rcvr_datablock(csd, 16)) {
 8005368:	2100      	movs	r1, #0
 800536a:	2009      	movs	r0, #9
 800536c:	f7ff fd83 	bl	8004e76 <send_cmd>
 8005370:	4603      	mov	r3, r0
 8005372:	2b00      	cmp	r3, #0
 8005374:	f040 811d 	bne.w	80055b2 <USER_SPI_ioctl+0x2b2>
 8005378:	f107 030c 	add.w	r3, r7, #12
 800537c:	2110      	movs	r1, #16
 800537e:	4618      	mov	r0, r3
 8005380:	f7ff fd1e 	bl	8004dc0 <rcvr_datablock>
 8005384:	4603      	mov	r3, r0
 8005386:	2b00      	cmp	r3, #0
 8005388:	f000 8113 	beq.w	80055b2 <USER_SPI_ioctl+0x2b2>
			if ((csd[0] >> 6) == 1) {	/* SDC ver 2.00 */
 800538c:	7b3b      	ldrb	r3, [r7, #12]
 800538e:	099b      	lsrs	r3, r3, #6
 8005390:	b2db      	uxtb	r3, r3
 8005392:	2b01      	cmp	r3, #1
 8005394:	d111      	bne.n	80053ba <USER_SPI_ioctl+0xba>
				csize = csd[9] + ((WORD)csd[8] << 8) + ((DWORD)(csd[7] & 63) << 16) + 1;
 8005396:	7d7b      	ldrb	r3, [r7, #21]
 8005398:	461a      	mov	r2, r3
 800539a:	7d3b      	ldrb	r3, [r7, #20]
 800539c:	021b      	lsls	r3, r3, #8
 800539e:	4413      	add	r3, r2
 80053a0:	461a      	mov	r2, r3
 80053a2:	7cfb      	ldrb	r3, [r7, #19]
 80053a4:	041b      	lsls	r3, r3, #16
 80053a6:	f403 137c 	and.w	r3, r3, #4128768	; 0x3f0000
 80053aa:	4413      	add	r3, r2
 80053ac:	3301      	adds	r3, #1
 80053ae:	61fb      	str	r3, [r7, #28]
				*(DWORD*)buff = csize << 10;
 80053b0:	69fb      	ldr	r3, [r7, #28]
 80053b2:	029a      	lsls	r2, r3, #10
 80053b4:	683b      	ldr	r3, [r7, #0]
 80053b6:	601a      	str	r2, [r3, #0]
 80053b8:	e028      	b.n	800540c <USER_SPI_ioctl+0x10c>
			} else {					/* SDC ver 1.XX or MMC ver 3 */
				n = (csd[5] & 15) + ((csd[10] & 128) >> 7) + ((csd[9] & 3) << 1) + 2;
 80053ba:	7c7b      	ldrb	r3, [r7, #17]
 80053bc:	f003 030f 	and.w	r3, r3, #15
 80053c0:	b2da      	uxtb	r2, r3
 80053c2:	7dbb      	ldrb	r3, [r7, #22]
 80053c4:	09db      	lsrs	r3, r3, #7
 80053c6:	b2db      	uxtb	r3, r3
 80053c8:	4413      	add	r3, r2
 80053ca:	b2da      	uxtb	r2, r3
 80053cc:	7d7b      	ldrb	r3, [r7, #21]
 80053ce:	005b      	lsls	r3, r3, #1
 80053d0:	b2db      	uxtb	r3, r3
 80053d2:	f003 0306 	and.w	r3, r3, #6
 80053d6:	b2db      	uxtb	r3, r3
 80053d8:	4413      	add	r3, r2
 80053da:	b2db      	uxtb	r3, r3
 80053dc:	3302      	adds	r3, #2
 80053de:	f887 302e 	strb.w	r3, [r7, #46]	; 0x2e
				csize = (csd[8] >> 6) + ((WORD)csd[7] << 2) + ((WORD)(csd[6] & 3) << 10) + 1;
 80053e2:	7d3b      	ldrb	r3, [r7, #20]
 80053e4:	099b      	lsrs	r3, r3, #6
 80053e6:	b2db      	uxtb	r3, r3
 80053e8:	461a      	mov	r2, r3
 80053ea:	7cfb      	ldrb	r3, [r7, #19]
 80053ec:	009b      	lsls	r3, r3, #2
 80053ee:	441a      	add	r2, r3
 80053f0:	7cbb      	ldrb	r3, [r7, #18]
 80053f2:	029b      	lsls	r3, r3, #10
 80053f4:	f403 6340 	and.w	r3, r3, #3072	; 0xc00
 80053f8:	4413      	add	r3, r2
 80053fa:	3301      	adds	r3, #1
 80053fc:	61fb      	str	r3, [r7, #28]
				*(DWORD*)buff = csize << (n - 9);
 80053fe:	f897 302e 	ldrb.w	r3, [r7, #46]	; 0x2e
 8005402:	3b09      	subs	r3, #9
 8005404:	69fa      	ldr	r2, [r7, #28]
 8005406:	409a      	lsls	r2, r3
 8005408:	683b      	ldr	r3, [r7, #0]
 800540a:	601a      	str	r2, [r3, #0]
			}
			res = RES_OK;
 800540c:	2300      	movs	r3, #0
 800540e:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
		}
		break;
 8005412:	e0ce      	b.n	80055b2 <USER_SPI_ioctl+0x2b2>

	case GET_BLOCK_SIZE :	/* Get erase block size in unit of sector (DWORD) */
		if (CardType & CT_SD2) {	/* SDC ver 2.00 */
 8005414:	4b71      	ldr	r3, [pc, #452]	; (80055dc <USER_SPI_ioctl+0x2dc>)
 8005416:	781b      	ldrb	r3, [r3, #0]
 8005418:	f003 0304 	and.w	r3, r3, #4
 800541c:	2b00      	cmp	r3, #0
 800541e:	d031      	beq.n	8005484 <USER_SPI_ioctl+0x184>
			if (send_cmd(ACMD13, 0) == 0) {	/* Read SD status */
 8005420:	2100      	movs	r1, #0
 8005422:	208d      	movs	r0, #141	; 0x8d
 8005424:	f7ff fd27 	bl	8004e76 <send_cmd>
 8005428:	4603      	mov	r3, r0
 800542a:	2b00      	cmp	r3, #0
 800542c:	f040 80c3 	bne.w	80055b6 <USER_SPI_ioctl+0x2b6>
				xchg_spi(0xFF);
 8005430:	20ff      	movs	r0, #255	; 0xff
 8005432:	f7ff fc31 	bl	8004c98 <xchg_spi>
				if (rcvr_datablock(csd, 16)) {				/* Read partial block */
 8005436:	f107 030c 	add.w	r3, r7, #12
 800543a:	2110      	movs	r1, #16
 800543c:	4618      	mov	r0, r3
 800543e:	f7ff fcbf 	bl	8004dc0 <rcvr_datablock>
 8005442:	4603      	mov	r3, r0
 8005444:	2b00      	cmp	r3, #0
 8005446:	f000 80b6 	beq.w	80055b6 <USER_SPI_ioctl+0x2b6>
					for (n = 64 - 16; n; n--) xchg_spi(0xFF);	/* Purge trailing data */
 800544a:	2330      	movs	r3, #48	; 0x30
 800544c:	f887 302e 	strb.w	r3, [r7, #46]	; 0x2e
 8005450:	e007      	b.n	8005462 <USER_SPI_ioctl+0x162>
 8005452:	20ff      	movs	r0, #255	; 0xff
 8005454:	f7ff fc20 	bl	8004c98 <xchg_spi>
 8005458:	f897 302e 	ldrb.w	r3, [r7, #46]	; 0x2e
 800545c:	3b01      	subs	r3, #1
 800545e:	f887 302e 	strb.w	r3, [r7, #46]	; 0x2e
 8005462:	f897 302e 	ldrb.w	r3, [r7, #46]	; 0x2e
 8005466:	2b00      	cmp	r3, #0
 8005468:	d1f3      	bne.n	8005452 <USER_SPI_ioctl+0x152>
					*(DWORD*)buff = 16UL << (csd[10] >> 4);
 800546a:	7dbb      	ldrb	r3, [r7, #22]
 800546c:	091b      	lsrs	r3, r3, #4
 800546e:	b2db      	uxtb	r3, r3
 8005470:	461a      	mov	r2, r3
 8005472:	2310      	movs	r3, #16
 8005474:	fa03 f202 	lsl.w	r2, r3, r2
 8005478:	683b      	ldr	r3, [r7, #0]
 800547a:	601a      	str	r2, [r3, #0]
					res = RES_OK;
 800547c:	2300      	movs	r3, #0
 800547e:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
					*(DWORD*)buff = ((WORD)((csd[10] & 124) >> 2) + 1) * (((csd[11] & 3) << 3) + ((csd[11] & 224) >> 5) + 1);
				}
				res = RES_OK;
			}
		}
		break;
 8005482:	e098      	b.n	80055b6 <USER_SPI_ioctl+0x2b6>
			if ((send_cmd(CMD9, 0) == 0) && rcvr_datablock(csd, 16)) {	/* Read CSD */
 8005484:	2100      	movs	r1, #0
 8005486:	2009      	movs	r0, #9
 8005488:	f7ff fcf5 	bl	8004e76 <send_cmd>
 800548c:	4603      	mov	r3, r0
 800548e:	2b00      	cmp	r3, #0
 8005490:	f040 8091 	bne.w	80055b6 <USER_SPI_ioctl+0x2b6>
 8005494:	f107 030c 	add.w	r3, r7, #12
 8005498:	2110      	movs	r1, #16
 800549a:	4618      	mov	r0, r3
 800549c:	f7ff fc90 	bl	8004dc0 <rcvr_datablock>
 80054a0:	4603      	mov	r3, r0
 80054a2:	2b00      	cmp	r3, #0
 80054a4:	f000 8087 	beq.w	80055b6 <USER_SPI_ioctl+0x2b6>
				if (CardType & CT_SD1) {	/* SDC ver 1.XX */
 80054a8:	4b4c      	ldr	r3, [pc, #304]	; (80055dc <USER_SPI_ioctl+0x2dc>)
 80054aa:	781b      	ldrb	r3, [r3, #0]
 80054ac:	f003 0302 	and.w	r3, r3, #2
 80054b0:	2b00      	cmp	r3, #0
 80054b2:	d012      	beq.n	80054da <USER_SPI_ioctl+0x1da>
					*(DWORD*)buff = (((csd[10] & 63) << 1) + ((WORD)(csd[11] & 128) >> 7) + 1) << ((csd[13] >> 6) - 1);
 80054b4:	7dbb      	ldrb	r3, [r7, #22]
 80054b6:	005b      	lsls	r3, r3, #1
 80054b8:	f003 037e 	and.w	r3, r3, #126	; 0x7e
 80054bc:	7dfa      	ldrb	r2, [r7, #23]
 80054be:	09d2      	lsrs	r2, r2, #7
 80054c0:	b2d2      	uxtb	r2, r2
 80054c2:	4413      	add	r3, r2
 80054c4:	1c5a      	adds	r2, r3, #1
 80054c6:	7e7b      	ldrb	r3, [r7, #25]
 80054c8:	099b      	lsrs	r3, r3, #6
 80054ca:	b2db      	uxtb	r3, r3
 80054cc:	3b01      	subs	r3, #1
 80054ce:	fa02 f303 	lsl.w	r3, r2, r3
 80054d2:	461a      	mov	r2, r3
 80054d4:	683b      	ldr	r3, [r7, #0]
 80054d6:	601a      	str	r2, [r3, #0]
 80054d8:	e013      	b.n	8005502 <USER_SPI_ioctl+0x202>
					*(DWORD*)buff = ((WORD)((csd[10] & 124) >> 2) + 1) * (((csd[11] & 3) << 3) + ((csd[11] & 224) >> 5) + 1);
 80054da:	7dbb      	ldrb	r3, [r7, #22]
 80054dc:	109b      	asrs	r3, r3, #2
 80054de:	b29b      	uxth	r3, r3
 80054e0:	f003 031f 	and.w	r3, r3, #31
 80054e4:	3301      	adds	r3, #1
 80054e6:	7dfa      	ldrb	r2, [r7, #23]
 80054e8:	00d2      	lsls	r2, r2, #3
 80054ea:	f002 0218 	and.w	r2, r2, #24
 80054ee:	7df9      	ldrb	r1, [r7, #23]
 80054f0:	0949      	lsrs	r1, r1, #5
 80054f2:	b2c9      	uxtb	r1, r1
 80054f4:	440a      	add	r2, r1
 80054f6:	3201      	adds	r2, #1
 80054f8:	fb02 f303 	mul.w	r3, r2, r3
 80054fc:	461a      	mov	r2, r3
 80054fe:	683b      	ldr	r3, [r7, #0]
 8005500:	601a      	str	r2, [r3, #0]
				res = RES_OK;
 8005502:	2300      	movs	r3, #0
 8005504:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
		break;
 8005508:	e055      	b.n	80055b6 <USER_SPI_ioctl+0x2b6>

	case CTRL_TRIM :	/* Erase a block of sectors (used when _USE_ERASE == 1) */
		if (!(CardType & CT_SDC)) break;				/* Check if the card is SDC */
 800550a:	4b34      	ldr	r3, [pc, #208]	; (80055dc <USER_SPI_ioctl+0x2dc>)
 800550c:	781b      	ldrb	r3, [r3, #0]
 800550e:	f003 0306 	and.w	r3, r3, #6
 8005512:	2b00      	cmp	r3, #0
 8005514:	d051      	beq.n	80055ba <USER_SPI_ioctl+0x2ba>
		if (USER_SPI_ioctl(drv, MMC_GET_CSD, csd)) break;	/* Get CSD */
 8005516:	f107 020c 	add.w	r2, r7, #12
 800551a:	79fb      	ldrb	r3, [r7, #7]
 800551c:	210b      	movs	r1, #11
 800551e:	4618      	mov	r0, r3
 8005520:	f7ff feee 	bl	8005300 <USER_SPI_ioctl>
 8005524:	4603      	mov	r3, r0
 8005526:	2b00      	cmp	r3, #0
 8005528:	d149      	bne.n	80055be <USER_SPI_ioctl+0x2be>
		if (!(csd[0] >> 6) && !(csd[10] & 0x40)) break;	/* Check if sector erase can be applied to the card */
 800552a:	7b3b      	ldrb	r3, [r7, #12]
 800552c:	099b      	lsrs	r3, r3, #6
 800552e:	b2db      	uxtb	r3, r3
 8005530:	2b00      	cmp	r3, #0
 8005532:	d104      	bne.n	800553e <USER_SPI_ioctl+0x23e>
 8005534:	7dbb      	ldrb	r3, [r7, #22]
 8005536:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800553a:	2b00      	cmp	r3, #0
 800553c:	d041      	beq.n	80055c2 <USER_SPI_ioctl+0x2c2>
		dp = buff; st = dp[0]; ed = dp[1];				/* Load sector block */
 800553e:	683b      	ldr	r3, [r7, #0]
 8005540:	623b      	str	r3, [r7, #32]
 8005542:	6a3b      	ldr	r3, [r7, #32]
 8005544:	681b      	ldr	r3, [r3, #0]
 8005546:	62bb      	str	r3, [r7, #40]	; 0x28
 8005548:	6a3b      	ldr	r3, [r7, #32]
 800554a:	685b      	ldr	r3, [r3, #4]
 800554c:	627b      	str	r3, [r7, #36]	; 0x24
		if (!(CardType & CT_BLOCK)) {
 800554e:	4b23      	ldr	r3, [pc, #140]	; (80055dc <USER_SPI_ioctl+0x2dc>)
 8005550:	781b      	ldrb	r3, [r3, #0]
 8005552:	f003 0308 	and.w	r3, r3, #8
 8005556:	2b00      	cmp	r3, #0
 8005558:	d105      	bne.n	8005566 <USER_SPI_ioctl+0x266>
			st *= 512; ed *= 512;
 800555a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800555c:	025b      	lsls	r3, r3, #9
 800555e:	62bb      	str	r3, [r7, #40]	; 0x28
 8005560:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005562:	025b      	lsls	r3, r3, #9
 8005564:	627b      	str	r3, [r7, #36]	; 0x24
		}
		if (send_cmd(CMD32, st) == 0 && send_cmd(CMD33, ed) == 0 && send_cmd(CMD38, 0) == 0 && wait_ready(30000)) {	/* Erase sector block */
 8005566:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8005568:	2020      	movs	r0, #32
 800556a:	f7ff fc84 	bl	8004e76 <send_cmd>
 800556e:	4603      	mov	r3, r0
 8005570:	2b00      	cmp	r3, #0
 8005572:	d128      	bne.n	80055c6 <USER_SPI_ioctl+0x2c6>
 8005574:	6a79      	ldr	r1, [r7, #36]	; 0x24
 8005576:	2021      	movs	r0, #33	; 0x21
 8005578:	f7ff fc7d 	bl	8004e76 <send_cmd>
 800557c:	4603      	mov	r3, r0
 800557e:	2b00      	cmp	r3, #0
 8005580:	d121      	bne.n	80055c6 <USER_SPI_ioctl+0x2c6>
 8005582:	2100      	movs	r1, #0
 8005584:	2026      	movs	r0, #38	; 0x26
 8005586:	f7ff fc76 	bl	8004e76 <send_cmd>
 800558a:	4603      	mov	r3, r0
 800558c:	2b00      	cmp	r3, #0
 800558e:	d11a      	bne.n	80055c6 <USER_SPI_ioctl+0x2c6>
 8005590:	f247 5030 	movw	r0, #30000	; 0x7530
 8005594:	f7ff fbc9 	bl	8004d2a <wait_ready>
 8005598:	4603      	mov	r3, r0
 800559a:	2b00      	cmp	r3, #0
 800559c:	d013      	beq.n	80055c6 <USER_SPI_ioctl+0x2c6>
			res = RES_OK;	/* FatFs does not check result of this command */
 800559e:	2300      	movs	r3, #0
 80055a0:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
		}
		break;
 80055a4:	e00f      	b.n	80055c6 <USER_SPI_ioctl+0x2c6>

	default:
		res = RES_PARERR;
 80055a6:	2304      	movs	r3, #4
 80055a8:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
 80055ac:	e00c      	b.n	80055c8 <USER_SPI_ioctl+0x2c8>
		break;
 80055ae:	bf00      	nop
 80055b0:	e00a      	b.n	80055c8 <USER_SPI_ioctl+0x2c8>
		break;
 80055b2:	bf00      	nop
 80055b4:	e008      	b.n	80055c8 <USER_SPI_ioctl+0x2c8>
		break;
 80055b6:	bf00      	nop
 80055b8:	e006      	b.n	80055c8 <USER_SPI_ioctl+0x2c8>
		if (!(CardType & CT_SDC)) break;				/* Check if the card is SDC */
 80055ba:	bf00      	nop
 80055bc:	e004      	b.n	80055c8 <USER_SPI_ioctl+0x2c8>
		if (USER_SPI_ioctl(drv, MMC_GET_CSD, csd)) break;	/* Get CSD */
 80055be:	bf00      	nop
 80055c0:	e002      	b.n	80055c8 <USER_SPI_ioctl+0x2c8>
		if (!(csd[0] >> 6) && !(csd[10] & 0x40)) break;	/* Check if sector erase can be applied to the card */
 80055c2:	bf00      	nop
 80055c4:	e000      	b.n	80055c8 <USER_SPI_ioctl+0x2c8>
		break;
 80055c6:	bf00      	nop
	}

	despiselect();
 80055c8:	f7ff fbd2 	bl	8004d70 <despiselect>

	return res;
 80055cc:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
}
 80055d0:	4618      	mov	r0, r3
 80055d2:	3730      	adds	r7, #48	; 0x30
 80055d4:	46bd      	mov	sp, r7
 80055d6:	bd80      	pop	{r7, pc}
 80055d8:	20000028 	.word	0x20000028
 80055dc:	20000228 	.word	0x20000228

080055e0 <disk_status>:
  * @retval DSTATUS: Operation status
  */
DSTATUS disk_status (
	BYTE pdrv		/* Physical drive nmuber to identify the drive */
)
{
 80055e0:	b580      	push	{r7, lr}
 80055e2:	b084      	sub	sp, #16
 80055e4:	af00      	add	r7, sp, #0
 80055e6:	4603      	mov	r3, r0
 80055e8:	71fb      	strb	r3, [r7, #7]
  DSTATUS stat;
  
  stat = disk.drv[pdrv]->disk_status(disk.lun[pdrv]);
 80055ea:	79fb      	ldrb	r3, [r7, #7]
 80055ec:	4a08      	ldr	r2, [pc, #32]	; (8005610 <disk_status+0x30>)
 80055ee:	009b      	lsls	r3, r3, #2
 80055f0:	4413      	add	r3, r2
 80055f2:	685b      	ldr	r3, [r3, #4]
 80055f4:	685b      	ldr	r3, [r3, #4]
 80055f6:	79fa      	ldrb	r2, [r7, #7]
 80055f8:	4905      	ldr	r1, [pc, #20]	; (8005610 <disk_status+0x30>)
 80055fa:	440a      	add	r2, r1
 80055fc:	7a12      	ldrb	r2, [r2, #8]
 80055fe:	4610      	mov	r0, r2
 8005600:	4798      	blx	r3
 8005602:	4603      	mov	r3, r0
 8005604:	73fb      	strb	r3, [r7, #15]
  return stat;
 8005606:	7bfb      	ldrb	r3, [r7, #15]
}
 8005608:	4618      	mov	r0, r3
 800560a:	3710      	adds	r7, #16
 800560c:	46bd      	mov	sp, r7
 800560e:	bd80      	pop	{r7, pc}
 8005610:	2000024c 	.word	0x2000024c

08005614 <disk_initialize>:
  * @retval DSTATUS: Operation status
  */
DSTATUS disk_initialize (
	BYTE pdrv				/* Physical drive nmuber to identify the drive */
)
{
 8005614:	b580      	push	{r7, lr}
 8005616:	b084      	sub	sp, #16
 8005618:	af00      	add	r7, sp, #0
 800561a:	4603      	mov	r3, r0
 800561c:	71fb      	strb	r3, [r7, #7]
  DSTATUS stat = RES_OK;
 800561e:	2300      	movs	r3, #0
 8005620:	73fb      	strb	r3, [r7, #15]
  
  if(disk.is_initialized[pdrv] == 0)
 8005622:	79fb      	ldrb	r3, [r7, #7]
 8005624:	4a0d      	ldr	r2, [pc, #52]	; (800565c <disk_initialize+0x48>)
 8005626:	5cd3      	ldrb	r3, [r2, r3]
 8005628:	2b00      	cmp	r3, #0
 800562a:	d111      	bne.n	8005650 <disk_initialize+0x3c>
  { 
    disk.is_initialized[pdrv] = 1;
 800562c:	79fb      	ldrb	r3, [r7, #7]
 800562e:	4a0b      	ldr	r2, [pc, #44]	; (800565c <disk_initialize+0x48>)
 8005630:	2101      	movs	r1, #1
 8005632:	54d1      	strb	r1, [r2, r3]
    stat = disk.drv[pdrv]->disk_initialize(disk.lun[pdrv]);
 8005634:	79fb      	ldrb	r3, [r7, #7]
 8005636:	4a09      	ldr	r2, [pc, #36]	; (800565c <disk_initialize+0x48>)
 8005638:	009b      	lsls	r3, r3, #2
 800563a:	4413      	add	r3, r2
 800563c:	685b      	ldr	r3, [r3, #4]
 800563e:	681b      	ldr	r3, [r3, #0]
 8005640:	79fa      	ldrb	r2, [r7, #7]
 8005642:	4906      	ldr	r1, [pc, #24]	; (800565c <disk_initialize+0x48>)
 8005644:	440a      	add	r2, r1
 8005646:	7a12      	ldrb	r2, [r2, #8]
 8005648:	4610      	mov	r0, r2
 800564a:	4798      	blx	r3
 800564c:	4603      	mov	r3, r0
 800564e:	73fb      	strb	r3, [r7, #15]
  }
  return stat;
 8005650:	7bfb      	ldrb	r3, [r7, #15]
}
 8005652:	4618      	mov	r0, r3
 8005654:	3710      	adds	r7, #16
 8005656:	46bd      	mov	sp, r7
 8005658:	bd80      	pop	{r7, pc}
 800565a:	bf00      	nop
 800565c:	2000024c 	.word	0x2000024c

08005660 <disk_read>:
	BYTE pdrv,		/* Physical drive nmuber to identify the drive */
	BYTE *buff,		/* Data buffer to store read data */
	DWORD sector,	        /* Sector address in LBA */
	UINT count		/* Number of sectors to read */
)
{
 8005660:	b590      	push	{r4, r7, lr}
 8005662:	b087      	sub	sp, #28
 8005664:	af00      	add	r7, sp, #0
 8005666:	60b9      	str	r1, [r7, #8]
 8005668:	607a      	str	r2, [r7, #4]
 800566a:	603b      	str	r3, [r7, #0]
 800566c:	4603      	mov	r3, r0
 800566e:	73fb      	strb	r3, [r7, #15]
  DRESULT res;
 
  res = disk.drv[pdrv]->disk_read(disk.lun[pdrv], buff, sector, count);
 8005670:	7bfb      	ldrb	r3, [r7, #15]
 8005672:	4a0a      	ldr	r2, [pc, #40]	; (800569c <disk_read+0x3c>)
 8005674:	009b      	lsls	r3, r3, #2
 8005676:	4413      	add	r3, r2
 8005678:	685b      	ldr	r3, [r3, #4]
 800567a:	689c      	ldr	r4, [r3, #8]
 800567c:	7bfb      	ldrb	r3, [r7, #15]
 800567e:	4a07      	ldr	r2, [pc, #28]	; (800569c <disk_read+0x3c>)
 8005680:	4413      	add	r3, r2
 8005682:	7a18      	ldrb	r0, [r3, #8]
 8005684:	683b      	ldr	r3, [r7, #0]
 8005686:	687a      	ldr	r2, [r7, #4]
 8005688:	68b9      	ldr	r1, [r7, #8]
 800568a:	47a0      	blx	r4
 800568c:	4603      	mov	r3, r0
 800568e:	75fb      	strb	r3, [r7, #23]
  return res;
 8005690:	7dfb      	ldrb	r3, [r7, #23]
}
 8005692:	4618      	mov	r0, r3
 8005694:	371c      	adds	r7, #28
 8005696:	46bd      	mov	sp, r7
 8005698:	bd90      	pop	{r4, r7, pc}
 800569a:	bf00      	nop
 800569c:	2000024c 	.word	0x2000024c

080056a0 <disk_write>:
	BYTE pdrv,		/* Physical drive nmuber to identify the drive */
	const BYTE *buff,	/* Data to be written */
	DWORD sector,		/* Sector address in LBA */
	UINT count        	/* Number of sectors to write */
)
{
 80056a0:	b590      	push	{r4, r7, lr}
 80056a2:	b087      	sub	sp, #28
 80056a4:	af00      	add	r7, sp, #0
 80056a6:	60b9      	str	r1, [r7, #8]
 80056a8:	607a      	str	r2, [r7, #4]
 80056aa:	603b      	str	r3, [r7, #0]
 80056ac:	4603      	mov	r3, r0
 80056ae:	73fb      	strb	r3, [r7, #15]
  DRESULT res;
  
  res = disk.drv[pdrv]->disk_write(disk.lun[pdrv], buff, sector, count);
 80056b0:	7bfb      	ldrb	r3, [r7, #15]
 80056b2:	4a0a      	ldr	r2, [pc, #40]	; (80056dc <disk_write+0x3c>)
 80056b4:	009b      	lsls	r3, r3, #2
 80056b6:	4413      	add	r3, r2
 80056b8:	685b      	ldr	r3, [r3, #4]
 80056ba:	68dc      	ldr	r4, [r3, #12]
 80056bc:	7bfb      	ldrb	r3, [r7, #15]
 80056be:	4a07      	ldr	r2, [pc, #28]	; (80056dc <disk_write+0x3c>)
 80056c0:	4413      	add	r3, r2
 80056c2:	7a18      	ldrb	r0, [r3, #8]
 80056c4:	683b      	ldr	r3, [r7, #0]
 80056c6:	687a      	ldr	r2, [r7, #4]
 80056c8:	68b9      	ldr	r1, [r7, #8]
 80056ca:	47a0      	blx	r4
 80056cc:	4603      	mov	r3, r0
 80056ce:	75fb      	strb	r3, [r7, #23]
  return res;
 80056d0:	7dfb      	ldrb	r3, [r7, #23]
}
 80056d2:	4618      	mov	r0, r3
 80056d4:	371c      	adds	r7, #28
 80056d6:	46bd      	mov	sp, r7
 80056d8:	bd90      	pop	{r4, r7, pc}
 80056da:	bf00      	nop
 80056dc:	2000024c 	.word	0x2000024c

080056e0 <disk_ioctl>:
DRESULT disk_ioctl (
	BYTE pdrv,		/* Physical drive nmuber (0..) */
	BYTE cmd,		/* Control code */
	void *buff		/* Buffer to send/receive control data */
)
{
 80056e0:	b580      	push	{r7, lr}
 80056e2:	b084      	sub	sp, #16
 80056e4:	af00      	add	r7, sp, #0
 80056e6:	4603      	mov	r3, r0
 80056e8:	603a      	str	r2, [r7, #0]
 80056ea:	71fb      	strb	r3, [r7, #7]
 80056ec:	460b      	mov	r3, r1
 80056ee:	71bb      	strb	r3, [r7, #6]
  DRESULT res;

  res = disk.drv[pdrv]->disk_ioctl(disk.lun[pdrv], cmd, buff);
 80056f0:	79fb      	ldrb	r3, [r7, #7]
 80056f2:	4a09      	ldr	r2, [pc, #36]	; (8005718 <disk_ioctl+0x38>)
 80056f4:	009b      	lsls	r3, r3, #2
 80056f6:	4413      	add	r3, r2
 80056f8:	685b      	ldr	r3, [r3, #4]
 80056fa:	691b      	ldr	r3, [r3, #16]
 80056fc:	79fa      	ldrb	r2, [r7, #7]
 80056fe:	4906      	ldr	r1, [pc, #24]	; (8005718 <disk_ioctl+0x38>)
 8005700:	440a      	add	r2, r1
 8005702:	7a10      	ldrb	r0, [r2, #8]
 8005704:	79b9      	ldrb	r1, [r7, #6]
 8005706:	683a      	ldr	r2, [r7, #0]
 8005708:	4798      	blx	r3
 800570a:	4603      	mov	r3, r0
 800570c:	73fb      	strb	r3, [r7, #15]
  return res;
 800570e:	7bfb      	ldrb	r3, [r7, #15]
}
 8005710:	4618      	mov	r0, r3
 8005712:	3710      	adds	r7, #16
 8005714:	46bd      	mov	sp, r7
 8005716:	bd80      	pop	{r7, pc}
 8005718:	2000024c 	.word	0x2000024c

0800571c <mem_cpy>:
/* String functions                                                      */
/*-----------------------------------------------------------------------*/

/* Copy memory to memory */
static
void mem_cpy (void* dst, const void* src, UINT cnt) {
 800571c:	b480      	push	{r7}
 800571e:	b087      	sub	sp, #28
 8005720:	af00      	add	r7, sp, #0
 8005722:	60f8      	str	r0, [r7, #12]
 8005724:	60b9      	str	r1, [r7, #8]
 8005726:	607a      	str	r2, [r7, #4]
	BYTE *d = (BYTE*)dst;
 8005728:	68fb      	ldr	r3, [r7, #12]
 800572a:	617b      	str	r3, [r7, #20]
	const BYTE *s = (const BYTE*)src;
 800572c:	68bb      	ldr	r3, [r7, #8]
 800572e:	613b      	str	r3, [r7, #16]
		*(int*)d = *(int*)s;
		d += sizeof (int); s += sizeof (int);
		cnt -= sizeof (int);
	}
#endif
	while (cnt--)
 8005730:	e007      	b.n	8005742 <mem_cpy+0x26>
		*d++ = *s++;
 8005732:	693a      	ldr	r2, [r7, #16]
 8005734:	1c53      	adds	r3, r2, #1
 8005736:	613b      	str	r3, [r7, #16]
 8005738:	697b      	ldr	r3, [r7, #20]
 800573a:	1c59      	adds	r1, r3, #1
 800573c:	6179      	str	r1, [r7, #20]
 800573e:	7812      	ldrb	r2, [r2, #0]
 8005740:	701a      	strb	r2, [r3, #0]
	while (cnt--)
 8005742:	687b      	ldr	r3, [r7, #4]
 8005744:	1e5a      	subs	r2, r3, #1
 8005746:	607a      	str	r2, [r7, #4]
 8005748:	2b00      	cmp	r3, #0
 800574a:	d1f2      	bne.n	8005732 <mem_cpy+0x16>
}
 800574c:	bf00      	nop
 800574e:	371c      	adds	r7, #28
 8005750:	46bd      	mov	sp, r7
 8005752:	bc80      	pop	{r7}
 8005754:	4770      	bx	lr

08005756 <mem_set>:

/* Fill memory */
static
void mem_set (void* dst, int val, UINT cnt) {
 8005756:	b480      	push	{r7}
 8005758:	b087      	sub	sp, #28
 800575a:	af00      	add	r7, sp, #0
 800575c:	60f8      	str	r0, [r7, #12]
 800575e:	60b9      	str	r1, [r7, #8]
 8005760:	607a      	str	r2, [r7, #4]
	BYTE *d = (BYTE*)dst;
 8005762:	68fb      	ldr	r3, [r7, #12]
 8005764:	617b      	str	r3, [r7, #20]

	while (cnt--)
 8005766:	e005      	b.n	8005774 <mem_set+0x1e>
		*d++ = (BYTE)val;
 8005768:	697b      	ldr	r3, [r7, #20]
 800576a:	1c5a      	adds	r2, r3, #1
 800576c:	617a      	str	r2, [r7, #20]
 800576e:	68ba      	ldr	r2, [r7, #8]
 8005770:	b2d2      	uxtb	r2, r2
 8005772:	701a      	strb	r2, [r3, #0]
	while (cnt--)
 8005774:	687b      	ldr	r3, [r7, #4]
 8005776:	1e5a      	subs	r2, r3, #1
 8005778:	607a      	str	r2, [r7, #4]
 800577a:	2b00      	cmp	r3, #0
 800577c:	d1f4      	bne.n	8005768 <mem_set+0x12>
}
 800577e:	bf00      	nop
 8005780:	371c      	adds	r7, #28
 8005782:	46bd      	mov	sp, r7
 8005784:	bc80      	pop	{r7}
 8005786:	4770      	bx	lr

08005788 <mem_cmp>:

/* Compare memory to memory */
static
int mem_cmp (const void* dst, const void* src, UINT cnt) {
 8005788:	b480      	push	{r7}
 800578a:	b089      	sub	sp, #36	; 0x24
 800578c:	af00      	add	r7, sp, #0
 800578e:	60f8      	str	r0, [r7, #12]
 8005790:	60b9      	str	r1, [r7, #8]
 8005792:	607a      	str	r2, [r7, #4]
	const BYTE *d = (const BYTE *)dst, *s = (const BYTE *)src;
 8005794:	68fb      	ldr	r3, [r7, #12]
 8005796:	61fb      	str	r3, [r7, #28]
 8005798:	68bb      	ldr	r3, [r7, #8]
 800579a:	61bb      	str	r3, [r7, #24]
	int r = 0;
 800579c:	2300      	movs	r3, #0
 800579e:	617b      	str	r3, [r7, #20]

	while (cnt-- && (r = *d++ - *s++) == 0) ;
 80057a0:	bf00      	nop
 80057a2:	687b      	ldr	r3, [r7, #4]
 80057a4:	1e5a      	subs	r2, r3, #1
 80057a6:	607a      	str	r2, [r7, #4]
 80057a8:	2b00      	cmp	r3, #0
 80057aa:	d00d      	beq.n	80057c8 <mem_cmp+0x40>
 80057ac:	69fb      	ldr	r3, [r7, #28]
 80057ae:	1c5a      	adds	r2, r3, #1
 80057b0:	61fa      	str	r2, [r7, #28]
 80057b2:	781b      	ldrb	r3, [r3, #0]
 80057b4:	4619      	mov	r1, r3
 80057b6:	69bb      	ldr	r3, [r7, #24]
 80057b8:	1c5a      	adds	r2, r3, #1
 80057ba:	61ba      	str	r2, [r7, #24]
 80057bc:	781b      	ldrb	r3, [r3, #0]
 80057be:	1acb      	subs	r3, r1, r3
 80057c0:	617b      	str	r3, [r7, #20]
 80057c2:	697b      	ldr	r3, [r7, #20]
 80057c4:	2b00      	cmp	r3, #0
 80057c6:	d0ec      	beq.n	80057a2 <mem_cmp+0x1a>
	return r;
 80057c8:	697b      	ldr	r3, [r7, #20]
}
 80057ca:	4618      	mov	r0, r3
 80057cc:	3724      	adds	r7, #36	; 0x24
 80057ce:	46bd      	mov	sp, r7
 80057d0:	bc80      	pop	{r7}
 80057d2:	4770      	bx	lr

080057d4 <chk_chr>:

/* Check if chr is contained in the string */
static
int chk_chr (const char* str, int chr) {
 80057d4:	b480      	push	{r7}
 80057d6:	b083      	sub	sp, #12
 80057d8:	af00      	add	r7, sp, #0
 80057da:	6078      	str	r0, [r7, #4]
 80057dc:	6039      	str	r1, [r7, #0]
	while (*str && *str != chr) str++;
 80057de:	e002      	b.n	80057e6 <chk_chr+0x12>
 80057e0:	687b      	ldr	r3, [r7, #4]
 80057e2:	3301      	adds	r3, #1
 80057e4:	607b      	str	r3, [r7, #4]
 80057e6:	687b      	ldr	r3, [r7, #4]
 80057e8:	781b      	ldrb	r3, [r3, #0]
 80057ea:	2b00      	cmp	r3, #0
 80057ec:	d005      	beq.n	80057fa <chk_chr+0x26>
 80057ee:	687b      	ldr	r3, [r7, #4]
 80057f0:	781b      	ldrb	r3, [r3, #0]
 80057f2:	461a      	mov	r2, r3
 80057f4:	683b      	ldr	r3, [r7, #0]
 80057f6:	4293      	cmp	r3, r2
 80057f8:	d1f2      	bne.n	80057e0 <chk_chr+0xc>
	return *str;
 80057fa:	687b      	ldr	r3, [r7, #4]
 80057fc:	781b      	ldrb	r3, [r3, #0]
}
 80057fe:	4618      	mov	r0, r3
 8005800:	370c      	adds	r7, #12
 8005802:	46bd      	mov	sp, r7
 8005804:	bc80      	pop	{r7}
 8005806:	4770      	bx	lr

08005808 <chk_lock>:
static
FRESULT chk_lock (	/* Check if the file can be accessed */
	DIR* dp,		/* Directory object pointing the file to be checked */
	int acc			/* Desired access type (0:Read, 1:Write, 2:Delete/Rename) */
)
{
 8005808:	b480      	push	{r7}
 800580a:	b085      	sub	sp, #20
 800580c:	af00      	add	r7, sp, #0
 800580e:	6078      	str	r0, [r7, #4]
 8005810:	6039      	str	r1, [r7, #0]
	UINT i, be;

	/* Search file semaphore table */
	for (i = be = 0; i < _FS_LOCK; i++) {
 8005812:	2300      	movs	r3, #0
 8005814:	60bb      	str	r3, [r7, #8]
 8005816:	68bb      	ldr	r3, [r7, #8]
 8005818:	60fb      	str	r3, [r7, #12]
 800581a:	e038      	b.n	800588e <chk_lock+0x86>
		if (Files[i].fs) {	/* Existing entry */
 800581c:	492f      	ldr	r1, [pc, #188]	; (80058dc <chk_lock+0xd4>)
 800581e:	68fa      	ldr	r2, [r7, #12]
 8005820:	4613      	mov	r3, r2
 8005822:	005b      	lsls	r3, r3, #1
 8005824:	4413      	add	r3, r2
 8005826:	009b      	lsls	r3, r3, #2
 8005828:	440b      	add	r3, r1
 800582a:	681b      	ldr	r3, [r3, #0]
 800582c:	2b00      	cmp	r3, #0
 800582e:	d029      	beq.n	8005884 <chk_lock+0x7c>
			if (Files[i].fs == dp->fs &&	 	/* Check if the object matched with an open object */
 8005830:	492a      	ldr	r1, [pc, #168]	; (80058dc <chk_lock+0xd4>)
 8005832:	68fa      	ldr	r2, [r7, #12]
 8005834:	4613      	mov	r3, r2
 8005836:	005b      	lsls	r3, r3, #1
 8005838:	4413      	add	r3, r2
 800583a:	009b      	lsls	r3, r3, #2
 800583c:	440b      	add	r3, r1
 800583e:	681a      	ldr	r2, [r3, #0]
 8005840:	687b      	ldr	r3, [r7, #4]
 8005842:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 8005846:	429a      	cmp	r2, r3
 8005848:	d11e      	bne.n	8005888 <chk_lock+0x80>
				Files[i].clu == dp->sclust &&
 800584a:	4924      	ldr	r1, [pc, #144]	; (80058dc <chk_lock+0xd4>)
 800584c:	68fa      	ldr	r2, [r7, #12]
 800584e:	4613      	mov	r3, r2
 8005850:	005b      	lsls	r3, r3, #1
 8005852:	4413      	add	r3, r2
 8005854:	009b      	lsls	r3, r3, #2
 8005856:	440b      	add	r3, r1
 8005858:	3304      	adds	r3, #4
 800585a:	681a      	ldr	r2, [r3, #0]
 800585c:	687b      	ldr	r3, [r7, #4]
 800585e:	f8d3 3208 	ldr.w	r3, [r3, #520]	; 0x208
			if (Files[i].fs == dp->fs &&	 	/* Check if the object matched with an open object */
 8005862:	429a      	cmp	r2, r3
 8005864:	d110      	bne.n	8005888 <chk_lock+0x80>
				Files[i].idx == dp->index) break;
 8005866:	491d      	ldr	r1, [pc, #116]	; (80058dc <chk_lock+0xd4>)
 8005868:	68fa      	ldr	r2, [r7, #12]
 800586a:	4613      	mov	r3, r2
 800586c:	005b      	lsls	r3, r3, #1
 800586e:	4413      	add	r3, r2
 8005870:	009b      	lsls	r3, r3, #2
 8005872:	440b      	add	r3, r1
 8005874:	3308      	adds	r3, #8
 8005876:	881a      	ldrh	r2, [r3, #0]
 8005878:	687b      	ldr	r3, [r7, #4]
 800587a:	f8b3 3206 	ldrh.w	r3, [r3, #518]	; 0x206
				Files[i].clu == dp->sclust &&
 800587e:	429a      	cmp	r2, r3
 8005880:	d102      	bne.n	8005888 <chk_lock+0x80>
				Files[i].idx == dp->index) break;
 8005882:	e007      	b.n	8005894 <chk_lock+0x8c>
		} else {			/* Blank entry */
			be = 1;
 8005884:	2301      	movs	r3, #1
 8005886:	60bb      	str	r3, [r7, #8]
	for (i = be = 0; i < _FS_LOCK; i++) {
 8005888:	68fb      	ldr	r3, [r7, #12]
 800588a:	3301      	adds	r3, #1
 800588c:	60fb      	str	r3, [r7, #12]
 800588e:	68fb      	ldr	r3, [r7, #12]
 8005890:	2b01      	cmp	r3, #1
 8005892:	d9c3      	bls.n	800581c <chk_lock+0x14>
		}
	}
	if (i == _FS_LOCK)	/* The object is not opened */
 8005894:	68fb      	ldr	r3, [r7, #12]
 8005896:	2b02      	cmp	r3, #2
 8005898:	d109      	bne.n	80058ae <chk_lock+0xa6>
		return (be || acc == 2) ? FR_OK : FR_TOO_MANY_OPEN_FILES;	/* Is there a blank entry for new object? */
 800589a:	68bb      	ldr	r3, [r7, #8]
 800589c:	2b00      	cmp	r3, #0
 800589e:	d102      	bne.n	80058a6 <chk_lock+0x9e>
 80058a0:	683b      	ldr	r3, [r7, #0]
 80058a2:	2b02      	cmp	r3, #2
 80058a4:	d101      	bne.n	80058aa <chk_lock+0xa2>
 80058a6:	2300      	movs	r3, #0
 80058a8:	e013      	b.n	80058d2 <chk_lock+0xca>
 80058aa:	2312      	movs	r3, #18
 80058ac:	e011      	b.n	80058d2 <chk_lock+0xca>

	/* The object has been opened. Reject any open against writing file and all write mode open */
	return (acc || Files[i].ctr == 0x100) ? FR_LOCKED : FR_OK;
 80058ae:	683b      	ldr	r3, [r7, #0]
 80058b0:	2b00      	cmp	r3, #0
 80058b2:	d10b      	bne.n	80058cc <chk_lock+0xc4>
 80058b4:	4909      	ldr	r1, [pc, #36]	; (80058dc <chk_lock+0xd4>)
 80058b6:	68fa      	ldr	r2, [r7, #12]
 80058b8:	4613      	mov	r3, r2
 80058ba:	005b      	lsls	r3, r3, #1
 80058bc:	4413      	add	r3, r2
 80058be:	009b      	lsls	r3, r3, #2
 80058c0:	440b      	add	r3, r1
 80058c2:	330a      	adds	r3, #10
 80058c4:	881b      	ldrh	r3, [r3, #0]
 80058c6:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80058ca:	d101      	bne.n	80058d0 <chk_lock+0xc8>
 80058cc:	2310      	movs	r3, #16
 80058ce:	e000      	b.n	80058d2 <chk_lock+0xca>
 80058d0:	2300      	movs	r3, #0
}
 80058d2:	4618      	mov	r0, r3
 80058d4:	3714      	adds	r7, #20
 80058d6:	46bd      	mov	sp, r7
 80058d8:	bc80      	pop	{r7}
 80058da:	4770      	bx	lr
 80058dc:	20000234 	.word	0x20000234

080058e0 <enq_lock>:


static
int enq_lock (void)	/* Check if an entry is available for a new object */
{
 80058e0:	b480      	push	{r7}
 80058e2:	b083      	sub	sp, #12
 80058e4:	af00      	add	r7, sp, #0
	UINT i;

	for (i = 0; i < _FS_LOCK && Files[i].fs; i++) ;
 80058e6:	2300      	movs	r3, #0
 80058e8:	607b      	str	r3, [r7, #4]
 80058ea:	e002      	b.n	80058f2 <enq_lock+0x12>
 80058ec:	687b      	ldr	r3, [r7, #4]
 80058ee:	3301      	adds	r3, #1
 80058f0:	607b      	str	r3, [r7, #4]
 80058f2:	687b      	ldr	r3, [r7, #4]
 80058f4:	2b01      	cmp	r3, #1
 80058f6:	d809      	bhi.n	800590c <enq_lock+0x2c>
 80058f8:	490a      	ldr	r1, [pc, #40]	; (8005924 <enq_lock+0x44>)
 80058fa:	687a      	ldr	r2, [r7, #4]
 80058fc:	4613      	mov	r3, r2
 80058fe:	005b      	lsls	r3, r3, #1
 8005900:	4413      	add	r3, r2
 8005902:	009b      	lsls	r3, r3, #2
 8005904:	440b      	add	r3, r1
 8005906:	681b      	ldr	r3, [r3, #0]
 8005908:	2b00      	cmp	r3, #0
 800590a:	d1ef      	bne.n	80058ec <enq_lock+0xc>
	return (i == _FS_LOCK) ? 0 : 1;
 800590c:	687b      	ldr	r3, [r7, #4]
 800590e:	2b02      	cmp	r3, #2
 8005910:	bf14      	ite	ne
 8005912:	2301      	movne	r3, #1
 8005914:	2300      	moveq	r3, #0
 8005916:	b2db      	uxtb	r3, r3
}
 8005918:	4618      	mov	r0, r3
 800591a:	370c      	adds	r7, #12
 800591c:	46bd      	mov	sp, r7
 800591e:	bc80      	pop	{r7}
 8005920:	4770      	bx	lr
 8005922:	bf00      	nop
 8005924:	20000234 	.word	0x20000234

08005928 <inc_lock>:
static
UINT inc_lock (	/* Increment object open counter and returns its index (0:Internal error) */
	DIR* dp,	/* Directory object pointing the file to register or increment */
	int acc		/* Desired access (0:Read, 1:Write, 2:Delete/Rename) */
)
{
 8005928:	b480      	push	{r7}
 800592a:	b085      	sub	sp, #20
 800592c:	af00      	add	r7, sp, #0
 800592e:	6078      	str	r0, [r7, #4]
 8005930:	6039      	str	r1, [r7, #0]
	UINT i;


	for (i = 0; i < _FS_LOCK; i++) {	/* Find the object */
 8005932:	2300      	movs	r3, #0
 8005934:	60fb      	str	r3, [r7, #12]
 8005936:	e02b      	b.n	8005990 <inc_lock+0x68>
		if (Files[i].fs == dp->fs &&
 8005938:	4955      	ldr	r1, [pc, #340]	; (8005a90 <inc_lock+0x168>)
 800593a:	68fa      	ldr	r2, [r7, #12]
 800593c:	4613      	mov	r3, r2
 800593e:	005b      	lsls	r3, r3, #1
 8005940:	4413      	add	r3, r2
 8005942:	009b      	lsls	r3, r3, #2
 8005944:	440b      	add	r3, r1
 8005946:	681a      	ldr	r2, [r3, #0]
 8005948:	687b      	ldr	r3, [r7, #4]
 800594a:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 800594e:	429a      	cmp	r2, r3
 8005950:	d11b      	bne.n	800598a <inc_lock+0x62>
			Files[i].clu == dp->sclust &&
 8005952:	494f      	ldr	r1, [pc, #316]	; (8005a90 <inc_lock+0x168>)
 8005954:	68fa      	ldr	r2, [r7, #12]
 8005956:	4613      	mov	r3, r2
 8005958:	005b      	lsls	r3, r3, #1
 800595a:	4413      	add	r3, r2
 800595c:	009b      	lsls	r3, r3, #2
 800595e:	440b      	add	r3, r1
 8005960:	3304      	adds	r3, #4
 8005962:	681a      	ldr	r2, [r3, #0]
 8005964:	687b      	ldr	r3, [r7, #4]
 8005966:	f8d3 3208 	ldr.w	r3, [r3, #520]	; 0x208
		if (Files[i].fs == dp->fs &&
 800596a:	429a      	cmp	r2, r3
 800596c:	d10d      	bne.n	800598a <inc_lock+0x62>
			Files[i].idx == dp->index) break;
 800596e:	4948      	ldr	r1, [pc, #288]	; (8005a90 <inc_lock+0x168>)
 8005970:	68fa      	ldr	r2, [r7, #12]
 8005972:	4613      	mov	r3, r2
 8005974:	005b      	lsls	r3, r3, #1
 8005976:	4413      	add	r3, r2
 8005978:	009b      	lsls	r3, r3, #2
 800597a:	440b      	add	r3, r1
 800597c:	3308      	adds	r3, #8
 800597e:	881a      	ldrh	r2, [r3, #0]
 8005980:	687b      	ldr	r3, [r7, #4]
 8005982:	f8b3 3206 	ldrh.w	r3, [r3, #518]	; 0x206
			Files[i].clu == dp->sclust &&
 8005986:	429a      	cmp	r2, r3
 8005988:	d006      	beq.n	8005998 <inc_lock+0x70>
	for (i = 0; i < _FS_LOCK; i++) {	/* Find the object */
 800598a:	68fb      	ldr	r3, [r7, #12]
 800598c:	3301      	adds	r3, #1
 800598e:	60fb      	str	r3, [r7, #12]
 8005990:	68fb      	ldr	r3, [r7, #12]
 8005992:	2b01      	cmp	r3, #1
 8005994:	d9d0      	bls.n	8005938 <inc_lock+0x10>
 8005996:	e000      	b.n	800599a <inc_lock+0x72>
			Files[i].idx == dp->index) break;
 8005998:	bf00      	nop
	}

	if (i == _FS_LOCK) {				/* Not opened. Register it as new. */
 800599a:	68fb      	ldr	r3, [r7, #12]
 800599c:	2b02      	cmp	r3, #2
 800599e:	d145      	bne.n	8005a2c <inc_lock+0x104>
		for (i = 0; i < _FS_LOCK && Files[i].fs; i++) ;
 80059a0:	2300      	movs	r3, #0
 80059a2:	60fb      	str	r3, [r7, #12]
 80059a4:	e002      	b.n	80059ac <inc_lock+0x84>
 80059a6:	68fb      	ldr	r3, [r7, #12]
 80059a8:	3301      	adds	r3, #1
 80059aa:	60fb      	str	r3, [r7, #12]
 80059ac:	68fb      	ldr	r3, [r7, #12]
 80059ae:	2b01      	cmp	r3, #1
 80059b0:	d809      	bhi.n	80059c6 <inc_lock+0x9e>
 80059b2:	4937      	ldr	r1, [pc, #220]	; (8005a90 <inc_lock+0x168>)
 80059b4:	68fa      	ldr	r2, [r7, #12]
 80059b6:	4613      	mov	r3, r2
 80059b8:	005b      	lsls	r3, r3, #1
 80059ba:	4413      	add	r3, r2
 80059bc:	009b      	lsls	r3, r3, #2
 80059be:	440b      	add	r3, r1
 80059c0:	681b      	ldr	r3, [r3, #0]
 80059c2:	2b00      	cmp	r3, #0
 80059c4:	d1ef      	bne.n	80059a6 <inc_lock+0x7e>
		if (i == _FS_LOCK) return 0;	/* No free entry to register (int err) */
 80059c6:	68fb      	ldr	r3, [r7, #12]
 80059c8:	2b02      	cmp	r3, #2
 80059ca:	d101      	bne.n	80059d0 <inc_lock+0xa8>
 80059cc:	2300      	movs	r3, #0
 80059ce:	e05a      	b.n	8005a86 <inc_lock+0x15e>
		Files[i].fs = dp->fs;
 80059d0:	687b      	ldr	r3, [r7, #4]
 80059d2:	f8d3 1200 	ldr.w	r1, [r3, #512]	; 0x200
 80059d6:	482e      	ldr	r0, [pc, #184]	; (8005a90 <inc_lock+0x168>)
 80059d8:	68fa      	ldr	r2, [r7, #12]
 80059da:	4613      	mov	r3, r2
 80059dc:	005b      	lsls	r3, r3, #1
 80059de:	4413      	add	r3, r2
 80059e0:	009b      	lsls	r3, r3, #2
 80059e2:	4403      	add	r3, r0
 80059e4:	6019      	str	r1, [r3, #0]
		Files[i].clu = dp->sclust;
 80059e6:	687b      	ldr	r3, [r7, #4]
 80059e8:	f8d3 1208 	ldr.w	r1, [r3, #520]	; 0x208
 80059ec:	4828      	ldr	r0, [pc, #160]	; (8005a90 <inc_lock+0x168>)
 80059ee:	68fa      	ldr	r2, [r7, #12]
 80059f0:	4613      	mov	r3, r2
 80059f2:	005b      	lsls	r3, r3, #1
 80059f4:	4413      	add	r3, r2
 80059f6:	009b      	lsls	r3, r3, #2
 80059f8:	4403      	add	r3, r0
 80059fa:	3304      	adds	r3, #4
 80059fc:	6019      	str	r1, [r3, #0]
		Files[i].idx = dp->index;
 80059fe:	687b      	ldr	r3, [r7, #4]
 8005a00:	f8b3 0206 	ldrh.w	r0, [r3, #518]	; 0x206
 8005a04:	4922      	ldr	r1, [pc, #136]	; (8005a90 <inc_lock+0x168>)
 8005a06:	68fa      	ldr	r2, [r7, #12]
 8005a08:	4613      	mov	r3, r2
 8005a0a:	005b      	lsls	r3, r3, #1
 8005a0c:	4413      	add	r3, r2
 8005a0e:	009b      	lsls	r3, r3, #2
 8005a10:	440b      	add	r3, r1
 8005a12:	3308      	adds	r3, #8
 8005a14:	4602      	mov	r2, r0
 8005a16:	801a      	strh	r2, [r3, #0]
		Files[i].ctr = 0;
 8005a18:	491d      	ldr	r1, [pc, #116]	; (8005a90 <inc_lock+0x168>)
 8005a1a:	68fa      	ldr	r2, [r7, #12]
 8005a1c:	4613      	mov	r3, r2
 8005a1e:	005b      	lsls	r3, r3, #1
 8005a20:	4413      	add	r3, r2
 8005a22:	009b      	lsls	r3, r3, #2
 8005a24:	440b      	add	r3, r1
 8005a26:	330a      	adds	r3, #10
 8005a28:	2200      	movs	r2, #0
 8005a2a:	801a      	strh	r2, [r3, #0]
	}

	if (acc && Files[i].ctr) return 0;	/* Access violation (int err) */
 8005a2c:	683b      	ldr	r3, [r7, #0]
 8005a2e:	2b00      	cmp	r3, #0
 8005a30:	d00c      	beq.n	8005a4c <inc_lock+0x124>
 8005a32:	4917      	ldr	r1, [pc, #92]	; (8005a90 <inc_lock+0x168>)
 8005a34:	68fa      	ldr	r2, [r7, #12]
 8005a36:	4613      	mov	r3, r2
 8005a38:	005b      	lsls	r3, r3, #1
 8005a3a:	4413      	add	r3, r2
 8005a3c:	009b      	lsls	r3, r3, #2
 8005a3e:	440b      	add	r3, r1
 8005a40:	330a      	adds	r3, #10
 8005a42:	881b      	ldrh	r3, [r3, #0]
 8005a44:	2b00      	cmp	r3, #0
 8005a46:	d001      	beq.n	8005a4c <inc_lock+0x124>
 8005a48:	2300      	movs	r3, #0
 8005a4a:	e01c      	b.n	8005a86 <inc_lock+0x15e>

	Files[i].ctr = acc ? 0x100 : Files[i].ctr + 1;	/* Set semaphore value */
 8005a4c:	683b      	ldr	r3, [r7, #0]
 8005a4e:	2b00      	cmp	r3, #0
 8005a50:	d10b      	bne.n	8005a6a <inc_lock+0x142>
 8005a52:	490f      	ldr	r1, [pc, #60]	; (8005a90 <inc_lock+0x168>)
 8005a54:	68fa      	ldr	r2, [r7, #12]
 8005a56:	4613      	mov	r3, r2
 8005a58:	005b      	lsls	r3, r3, #1
 8005a5a:	4413      	add	r3, r2
 8005a5c:	009b      	lsls	r3, r3, #2
 8005a5e:	440b      	add	r3, r1
 8005a60:	330a      	adds	r3, #10
 8005a62:	881b      	ldrh	r3, [r3, #0]
 8005a64:	3301      	adds	r3, #1
 8005a66:	b299      	uxth	r1, r3
 8005a68:	e001      	b.n	8005a6e <inc_lock+0x146>
 8005a6a:	f44f 7180 	mov.w	r1, #256	; 0x100
 8005a6e:	4808      	ldr	r0, [pc, #32]	; (8005a90 <inc_lock+0x168>)
 8005a70:	68fa      	ldr	r2, [r7, #12]
 8005a72:	4613      	mov	r3, r2
 8005a74:	005b      	lsls	r3, r3, #1
 8005a76:	4413      	add	r3, r2
 8005a78:	009b      	lsls	r3, r3, #2
 8005a7a:	4403      	add	r3, r0
 8005a7c:	330a      	adds	r3, #10
 8005a7e:	460a      	mov	r2, r1
 8005a80:	801a      	strh	r2, [r3, #0]

	return i + 1;
 8005a82:	68fb      	ldr	r3, [r7, #12]
 8005a84:	3301      	adds	r3, #1
}
 8005a86:	4618      	mov	r0, r3
 8005a88:	3714      	adds	r7, #20
 8005a8a:	46bd      	mov	sp, r7
 8005a8c:	bc80      	pop	{r7}
 8005a8e:	4770      	bx	lr
 8005a90:	20000234 	.word	0x20000234

08005a94 <dec_lock>:

static
FRESULT dec_lock (	/* Decrement object open counter */
	UINT i			/* Semaphore index (1..) */
)
{
 8005a94:	b480      	push	{r7}
 8005a96:	b085      	sub	sp, #20
 8005a98:	af00      	add	r7, sp, #0
 8005a9a:	6078      	str	r0, [r7, #4]
	WORD n;
	FRESULT res;


	if (--i < _FS_LOCK) {	/* Shift index number origin from 0 */
 8005a9c:	687b      	ldr	r3, [r7, #4]
 8005a9e:	3b01      	subs	r3, #1
 8005aa0:	607b      	str	r3, [r7, #4]
 8005aa2:	687b      	ldr	r3, [r7, #4]
 8005aa4:	2b01      	cmp	r3, #1
 8005aa6:	d82e      	bhi.n	8005b06 <dec_lock+0x72>
		n = Files[i].ctr;
 8005aa8:	491b      	ldr	r1, [pc, #108]	; (8005b18 <dec_lock+0x84>)
 8005aaa:	687a      	ldr	r2, [r7, #4]
 8005aac:	4613      	mov	r3, r2
 8005aae:	005b      	lsls	r3, r3, #1
 8005ab0:	4413      	add	r3, r2
 8005ab2:	009b      	lsls	r3, r3, #2
 8005ab4:	440b      	add	r3, r1
 8005ab6:	330a      	adds	r3, #10
 8005ab8:	881b      	ldrh	r3, [r3, #0]
 8005aba:	81fb      	strh	r3, [r7, #14]
		if (n == 0x100) n = 0;		/* If write mode open, delete the entry */
 8005abc:	89fb      	ldrh	r3, [r7, #14]
 8005abe:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8005ac2:	d101      	bne.n	8005ac8 <dec_lock+0x34>
 8005ac4:	2300      	movs	r3, #0
 8005ac6:	81fb      	strh	r3, [r7, #14]
		if (n) n--;					/* Decrement read mode open count */
 8005ac8:	89fb      	ldrh	r3, [r7, #14]
 8005aca:	2b00      	cmp	r3, #0
 8005acc:	d002      	beq.n	8005ad4 <dec_lock+0x40>
 8005ace:	89fb      	ldrh	r3, [r7, #14]
 8005ad0:	3b01      	subs	r3, #1
 8005ad2:	81fb      	strh	r3, [r7, #14]
		Files[i].ctr = n;
 8005ad4:	4910      	ldr	r1, [pc, #64]	; (8005b18 <dec_lock+0x84>)
 8005ad6:	687a      	ldr	r2, [r7, #4]
 8005ad8:	4613      	mov	r3, r2
 8005ada:	005b      	lsls	r3, r3, #1
 8005adc:	4413      	add	r3, r2
 8005ade:	009b      	lsls	r3, r3, #2
 8005ae0:	440b      	add	r3, r1
 8005ae2:	330a      	adds	r3, #10
 8005ae4:	89fa      	ldrh	r2, [r7, #14]
 8005ae6:	801a      	strh	r2, [r3, #0]
		if (!n) Files[i].fs = 0;	/* Delete the entry if open count gets zero */
 8005ae8:	89fb      	ldrh	r3, [r7, #14]
 8005aea:	2b00      	cmp	r3, #0
 8005aec:	d108      	bne.n	8005b00 <dec_lock+0x6c>
 8005aee:	490a      	ldr	r1, [pc, #40]	; (8005b18 <dec_lock+0x84>)
 8005af0:	687a      	ldr	r2, [r7, #4]
 8005af2:	4613      	mov	r3, r2
 8005af4:	005b      	lsls	r3, r3, #1
 8005af6:	4413      	add	r3, r2
 8005af8:	009b      	lsls	r3, r3, #2
 8005afa:	440b      	add	r3, r1
 8005afc:	2200      	movs	r2, #0
 8005afe:	601a      	str	r2, [r3, #0]
		res = FR_OK;
 8005b00:	2300      	movs	r3, #0
 8005b02:	737b      	strb	r3, [r7, #13]
 8005b04:	e001      	b.n	8005b0a <dec_lock+0x76>
	} else {
		res = FR_INT_ERR;			/* Invalid index nunber */
 8005b06:	2302      	movs	r3, #2
 8005b08:	737b      	strb	r3, [r7, #13]
	}
	return res;
 8005b0a:	7b7b      	ldrb	r3, [r7, #13]
}
 8005b0c:	4618      	mov	r0, r3
 8005b0e:	3714      	adds	r7, #20
 8005b10:	46bd      	mov	sp, r7
 8005b12:	bc80      	pop	{r7}
 8005b14:	4770      	bx	lr
 8005b16:	bf00      	nop
 8005b18:	20000234 	.word	0x20000234

08005b1c <clear_lock>:

static
void clear_lock (	/* Clear lock entries of the volume */
	FATFS *fs
)
{
 8005b1c:	b480      	push	{r7}
 8005b1e:	b085      	sub	sp, #20
 8005b20:	af00      	add	r7, sp, #0
 8005b22:	6078      	str	r0, [r7, #4]
	UINT i;

	for (i = 0; i < _FS_LOCK; i++) {
 8005b24:	2300      	movs	r3, #0
 8005b26:	60fb      	str	r3, [r7, #12]
 8005b28:	e016      	b.n	8005b58 <clear_lock+0x3c>
		if (Files[i].fs == fs) Files[i].fs = 0;
 8005b2a:	490f      	ldr	r1, [pc, #60]	; (8005b68 <clear_lock+0x4c>)
 8005b2c:	68fa      	ldr	r2, [r7, #12]
 8005b2e:	4613      	mov	r3, r2
 8005b30:	005b      	lsls	r3, r3, #1
 8005b32:	4413      	add	r3, r2
 8005b34:	009b      	lsls	r3, r3, #2
 8005b36:	440b      	add	r3, r1
 8005b38:	681b      	ldr	r3, [r3, #0]
 8005b3a:	687a      	ldr	r2, [r7, #4]
 8005b3c:	429a      	cmp	r2, r3
 8005b3e:	d108      	bne.n	8005b52 <clear_lock+0x36>
 8005b40:	4909      	ldr	r1, [pc, #36]	; (8005b68 <clear_lock+0x4c>)
 8005b42:	68fa      	ldr	r2, [r7, #12]
 8005b44:	4613      	mov	r3, r2
 8005b46:	005b      	lsls	r3, r3, #1
 8005b48:	4413      	add	r3, r2
 8005b4a:	009b      	lsls	r3, r3, #2
 8005b4c:	440b      	add	r3, r1
 8005b4e:	2200      	movs	r2, #0
 8005b50:	601a      	str	r2, [r3, #0]
	for (i = 0; i < _FS_LOCK; i++) {
 8005b52:	68fb      	ldr	r3, [r7, #12]
 8005b54:	3301      	adds	r3, #1
 8005b56:	60fb      	str	r3, [r7, #12]
 8005b58:	68fb      	ldr	r3, [r7, #12]
 8005b5a:	2b01      	cmp	r3, #1
 8005b5c:	d9e5      	bls.n	8005b2a <clear_lock+0xe>
	}
}
 8005b5e:	bf00      	nop
 8005b60:	3714      	adds	r7, #20
 8005b62:	46bd      	mov	sp, r7
 8005b64:	bc80      	pop	{r7}
 8005b66:	4770      	bx	lr
 8005b68:	20000234 	.word	0x20000234

08005b6c <sync_window>:
#if !_FS_READONLY
static
FRESULT sync_window (
	FATFS* fs		/* File system object */
)
{
 8005b6c:	b580      	push	{r7, lr}
 8005b6e:	b086      	sub	sp, #24
 8005b70:	af00      	add	r7, sp, #0
 8005b72:	6078      	str	r0, [r7, #4]
	DWORD wsect;
	UINT nf;
	FRESULT res = FR_OK;
 8005b74:	2300      	movs	r3, #0
 8005b76:	73fb      	strb	r3, [r7, #15]


	if (fs->wflag) {	/* Write back the sector if it is dirty */
 8005b78:	687b      	ldr	r3, [r7, #4]
 8005b7a:	f893 3204 	ldrb.w	r3, [r3, #516]	; 0x204
 8005b7e:	2b00      	cmp	r3, #0
 8005b80:	d038      	beq.n	8005bf4 <sync_window+0x88>
		wsect = fs->winsect;	/* Current sector number */
 8005b82:	687b      	ldr	r3, [r7, #4]
 8005b84:	f8d3 322c 	ldr.w	r3, [r3, #556]	; 0x22c
 8005b88:	617b      	str	r3, [r7, #20]
		if (disk_write(fs->drv, fs->win.d8, wsect, 1) != RES_OK) {
 8005b8a:	687b      	ldr	r3, [r7, #4]
 8005b8c:	f893 0201 	ldrb.w	r0, [r3, #513]	; 0x201
 8005b90:	6879      	ldr	r1, [r7, #4]
 8005b92:	2301      	movs	r3, #1
 8005b94:	697a      	ldr	r2, [r7, #20]
 8005b96:	f7ff fd83 	bl	80056a0 <disk_write>
 8005b9a:	4603      	mov	r3, r0
 8005b9c:	2b00      	cmp	r3, #0
 8005b9e:	d002      	beq.n	8005ba6 <sync_window+0x3a>
			res = FR_DISK_ERR;
 8005ba0:	2301      	movs	r3, #1
 8005ba2:	73fb      	strb	r3, [r7, #15]
 8005ba4:	e026      	b.n	8005bf4 <sync_window+0x88>
		} else {
			fs->wflag = 0;
 8005ba6:	687b      	ldr	r3, [r7, #4]
 8005ba8:	2200      	movs	r2, #0
 8005baa:	f883 2204 	strb.w	r2, [r3, #516]	; 0x204
			if (wsect - fs->fatbase < fs->fsize) {		/* Is it in the FAT area? */
 8005bae:	687b      	ldr	r3, [r7, #4]
 8005bb0:	f8d3 3220 	ldr.w	r3, [r3, #544]	; 0x220
 8005bb4:	697a      	ldr	r2, [r7, #20]
 8005bb6:	1ad2      	subs	r2, r2, r3
 8005bb8:	687b      	ldr	r3, [r7, #4]
 8005bba:	f8d3 3218 	ldr.w	r3, [r3, #536]	; 0x218
 8005bbe:	429a      	cmp	r2, r3
 8005bc0:	d218      	bcs.n	8005bf4 <sync_window+0x88>
				for (nf = fs->n_fats; nf >= 2; nf--) {	/* Reflect the change to all FAT copies */
 8005bc2:	687b      	ldr	r3, [r7, #4]
 8005bc4:	f893 3203 	ldrb.w	r3, [r3, #515]	; 0x203
 8005bc8:	613b      	str	r3, [r7, #16]
 8005bca:	e010      	b.n	8005bee <sync_window+0x82>
					wsect += fs->fsize;
 8005bcc:	687b      	ldr	r3, [r7, #4]
 8005bce:	f8d3 3218 	ldr.w	r3, [r3, #536]	; 0x218
 8005bd2:	697a      	ldr	r2, [r7, #20]
 8005bd4:	4413      	add	r3, r2
 8005bd6:	617b      	str	r3, [r7, #20]
					disk_write(fs->drv, fs->win.d8, wsect, 1);
 8005bd8:	687b      	ldr	r3, [r7, #4]
 8005bda:	f893 0201 	ldrb.w	r0, [r3, #513]	; 0x201
 8005bde:	6879      	ldr	r1, [r7, #4]
 8005be0:	2301      	movs	r3, #1
 8005be2:	697a      	ldr	r2, [r7, #20]
 8005be4:	f7ff fd5c 	bl	80056a0 <disk_write>
				for (nf = fs->n_fats; nf >= 2; nf--) {	/* Reflect the change to all FAT copies */
 8005be8:	693b      	ldr	r3, [r7, #16]
 8005bea:	3b01      	subs	r3, #1
 8005bec:	613b      	str	r3, [r7, #16]
 8005bee:	693b      	ldr	r3, [r7, #16]
 8005bf0:	2b01      	cmp	r3, #1
 8005bf2:	d8eb      	bhi.n	8005bcc <sync_window+0x60>
				}
			}
		}
	}
	return res;
 8005bf4:	7bfb      	ldrb	r3, [r7, #15]
}
 8005bf6:	4618      	mov	r0, r3
 8005bf8:	3718      	adds	r7, #24
 8005bfa:	46bd      	mov	sp, r7
 8005bfc:	bd80      	pop	{r7, pc}

08005bfe <move_window>:
static
FRESULT move_window (
	FATFS* fs,		/* File system object */
	DWORD sector	/* Sector number to make appearance in the fs->win[].d8 */
)
{
 8005bfe:	b580      	push	{r7, lr}
 8005c00:	b084      	sub	sp, #16
 8005c02:	af00      	add	r7, sp, #0
 8005c04:	6078      	str	r0, [r7, #4]
 8005c06:	6039      	str	r1, [r7, #0]
	FRESULT res = FR_OK;
 8005c08:	2300      	movs	r3, #0
 8005c0a:	73fb      	strb	r3, [r7, #15]


	if (sector != fs->winsect) {	/* Window offset changed? */
 8005c0c:	687b      	ldr	r3, [r7, #4]
 8005c0e:	f8d3 322c 	ldr.w	r3, [r3, #556]	; 0x22c
 8005c12:	683a      	ldr	r2, [r7, #0]
 8005c14:	429a      	cmp	r2, r3
 8005c16:	d01b      	beq.n	8005c50 <move_window+0x52>
#if !_FS_READONLY
		res = sync_window(fs);		/* Write-back changes */
 8005c18:	6878      	ldr	r0, [r7, #4]
 8005c1a:	f7ff ffa7 	bl	8005b6c <sync_window>
 8005c1e:	4603      	mov	r3, r0
 8005c20:	73fb      	strb	r3, [r7, #15]
#endif
		if (res == FR_OK) {			/* Fill sector window with new data */
 8005c22:	7bfb      	ldrb	r3, [r7, #15]
 8005c24:	2b00      	cmp	r3, #0
 8005c26:	d113      	bne.n	8005c50 <move_window+0x52>
			if (disk_read(fs->drv, fs->win.d8, sector, 1) != RES_OK) {
 8005c28:	687b      	ldr	r3, [r7, #4]
 8005c2a:	f893 0201 	ldrb.w	r0, [r3, #513]	; 0x201
 8005c2e:	6879      	ldr	r1, [r7, #4]
 8005c30:	2301      	movs	r3, #1
 8005c32:	683a      	ldr	r2, [r7, #0]
 8005c34:	f7ff fd14 	bl	8005660 <disk_read>
 8005c38:	4603      	mov	r3, r0
 8005c3a:	2b00      	cmp	r3, #0
 8005c3c:	d004      	beq.n	8005c48 <move_window+0x4a>
				sector = 0xFFFFFFFF;	/* Invalidate window if data is not reliable */
 8005c3e:	f04f 33ff 	mov.w	r3, #4294967295
 8005c42:	603b      	str	r3, [r7, #0]
				res = FR_DISK_ERR;
 8005c44:	2301      	movs	r3, #1
 8005c46:	73fb      	strb	r3, [r7, #15]
			}
			fs->winsect = sector;
 8005c48:	687b      	ldr	r3, [r7, #4]
 8005c4a:	683a      	ldr	r2, [r7, #0]
 8005c4c:	f8c3 222c 	str.w	r2, [r3, #556]	; 0x22c
		}
	}
	return res;
 8005c50:	7bfb      	ldrb	r3, [r7, #15]
}
 8005c52:	4618      	mov	r0, r3
 8005c54:	3710      	adds	r7, #16
 8005c56:	46bd      	mov	sp, r7
 8005c58:	bd80      	pop	{r7, pc}

08005c5a <sync_fs>:
#if !_FS_READONLY
static
FRESULT sync_fs (	/* FR_OK: successful, FR_DISK_ERR: failed */
	FATFS* fs		/* File system object */
)
{
 8005c5a:	b580      	push	{r7, lr}
 8005c5c:	b084      	sub	sp, #16
 8005c5e:	af00      	add	r7, sp, #0
 8005c60:	6078      	str	r0, [r7, #4]
	FRESULT res;


	res = sync_window(fs);
 8005c62:	6878      	ldr	r0, [r7, #4]
 8005c64:	f7ff ff82 	bl	8005b6c <sync_window>
 8005c68:	4603      	mov	r3, r0
 8005c6a:	73fb      	strb	r3, [r7, #15]
	if (res == FR_OK) {
 8005c6c:	7bfb      	ldrb	r3, [r7, #15]
 8005c6e:	2b00      	cmp	r3, #0
 8005c70:	f040 809b 	bne.w	8005daa <sync_fs+0x150>
		/* Update FSINFO sector if needed */
		if (fs->fs_type == FS_FAT32 && fs->fsi_flag == 1) {
 8005c74:	687b      	ldr	r3, [r7, #4]
 8005c76:	f893 3200 	ldrb.w	r3, [r3, #512]	; 0x200
 8005c7a:	2b03      	cmp	r3, #3
 8005c7c:	f040 8088 	bne.w	8005d90 <sync_fs+0x136>
 8005c80:	687b      	ldr	r3, [r7, #4]
 8005c82:	f893 3205 	ldrb.w	r3, [r3, #517]	; 0x205
 8005c86:	2b01      	cmp	r3, #1
 8005c88:	f040 8082 	bne.w	8005d90 <sync_fs+0x136>
			/* Create FSINFO structure */
			mem_set(fs->win.d8, 0, SS(fs));
 8005c8c:	687b      	ldr	r3, [r7, #4]
 8005c8e:	f44f 7200 	mov.w	r2, #512	; 0x200
 8005c92:	2100      	movs	r1, #0
 8005c94:	4618      	mov	r0, r3
 8005c96:	f7ff fd5e 	bl	8005756 <mem_set>
			ST_WORD(fs->win.d8 + BS_55AA, 0xAA55);
 8005c9a:	687b      	ldr	r3, [r7, #4]
 8005c9c:	2255      	movs	r2, #85	; 0x55
 8005c9e:	f883 21fe 	strb.w	r2, [r3, #510]	; 0x1fe
 8005ca2:	687b      	ldr	r3, [r7, #4]
 8005ca4:	22aa      	movs	r2, #170	; 0xaa
 8005ca6:	f883 21ff 	strb.w	r2, [r3, #511]	; 0x1ff
			ST_DWORD(fs->win.d8 + FSI_LeadSig, 0x41615252);
 8005caa:	687b      	ldr	r3, [r7, #4]
 8005cac:	2252      	movs	r2, #82	; 0x52
 8005cae:	701a      	strb	r2, [r3, #0]
 8005cb0:	687b      	ldr	r3, [r7, #4]
 8005cb2:	2252      	movs	r2, #82	; 0x52
 8005cb4:	705a      	strb	r2, [r3, #1]
 8005cb6:	687b      	ldr	r3, [r7, #4]
 8005cb8:	2261      	movs	r2, #97	; 0x61
 8005cba:	709a      	strb	r2, [r3, #2]
 8005cbc:	687b      	ldr	r3, [r7, #4]
 8005cbe:	2241      	movs	r2, #65	; 0x41
 8005cc0:	70da      	strb	r2, [r3, #3]
			ST_DWORD(fs->win.d8 + FSI_StrucSig, 0x61417272);
 8005cc2:	687b      	ldr	r3, [r7, #4]
 8005cc4:	2272      	movs	r2, #114	; 0x72
 8005cc6:	f883 21e4 	strb.w	r2, [r3, #484]	; 0x1e4
 8005cca:	687b      	ldr	r3, [r7, #4]
 8005ccc:	2272      	movs	r2, #114	; 0x72
 8005cce:	f883 21e5 	strb.w	r2, [r3, #485]	; 0x1e5
 8005cd2:	687b      	ldr	r3, [r7, #4]
 8005cd4:	2241      	movs	r2, #65	; 0x41
 8005cd6:	f883 21e6 	strb.w	r2, [r3, #486]	; 0x1e6
 8005cda:	687b      	ldr	r3, [r7, #4]
 8005cdc:	2261      	movs	r2, #97	; 0x61
 8005cde:	f883 21e7 	strb.w	r2, [r3, #487]	; 0x1e7
			ST_DWORD(fs->win.d8 + FSI_Free_Count, fs->free_clust);
 8005ce2:	687b      	ldr	r3, [r7, #4]
 8005ce4:	f8d3 3210 	ldr.w	r3, [r3, #528]	; 0x210
 8005ce8:	b2da      	uxtb	r2, r3
 8005cea:	687b      	ldr	r3, [r7, #4]
 8005cec:	f883 21e8 	strb.w	r2, [r3, #488]	; 0x1e8
 8005cf0:	687b      	ldr	r3, [r7, #4]
 8005cf2:	f8d3 3210 	ldr.w	r3, [r3, #528]	; 0x210
 8005cf6:	b29b      	uxth	r3, r3
 8005cf8:	0a1b      	lsrs	r3, r3, #8
 8005cfa:	b29b      	uxth	r3, r3
 8005cfc:	b2da      	uxtb	r2, r3
 8005cfe:	687b      	ldr	r3, [r7, #4]
 8005d00:	f883 21e9 	strb.w	r2, [r3, #489]	; 0x1e9
 8005d04:	687b      	ldr	r3, [r7, #4]
 8005d06:	f8d3 3210 	ldr.w	r3, [r3, #528]	; 0x210
 8005d0a:	0c1b      	lsrs	r3, r3, #16
 8005d0c:	b2da      	uxtb	r2, r3
 8005d0e:	687b      	ldr	r3, [r7, #4]
 8005d10:	f883 21ea 	strb.w	r2, [r3, #490]	; 0x1ea
 8005d14:	687b      	ldr	r3, [r7, #4]
 8005d16:	f8d3 3210 	ldr.w	r3, [r3, #528]	; 0x210
 8005d1a:	0e1b      	lsrs	r3, r3, #24
 8005d1c:	b2da      	uxtb	r2, r3
 8005d1e:	687b      	ldr	r3, [r7, #4]
 8005d20:	f883 21eb 	strb.w	r2, [r3, #491]	; 0x1eb
			ST_DWORD(fs->win.d8 + FSI_Nxt_Free, fs->last_clust);
 8005d24:	687b      	ldr	r3, [r7, #4]
 8005d26:	f8d3 320c 	ldr.w	r3, [r3, #524]	; 0x20c
 8005d2a:	b2da      	uxtb	r2, r3
 8005d2c:	687b      	ldr	r3, [r7, #4]
 8005d2e:	f883 21ec 	strb.w	r2, [r3, #492]	; 0x1ec
 8005d32:	687b      	ldr	r3, [r7, #4]
 8005d34:	f8d3 320c 	ldr.w	r3, [r3, #524]	; 0x20c
 8005d38:	b29b      	uxth	r3, r3
 8005d3a:	0a1b      	lsrs	r3, r3, #8
 8005d3c:	b29b      	uxth	r3, r3
 8005d3e:	b2da      	uxtb	r2, r3
 8005d40:	687b      	ldr	r3, [r7, #4]
 8005d42:	f883 21ed 	strb.w	r2, [r3, #493]	; 0x1ed
 8005d46:	687b      	ldr	r3, [r7, #4]
 8005d48:	f8d3 320c 	ldr.w	r3, [r3, #524]	; 0x20c
 8005d4c:	0c1b      	lsrs	r3, r3, #16
 8005d4e:	b2da      	uxtb	r2, r3
 8005d50:	687b      	ldr	r3, [r7, #4]
 8005d52:	f883 21ee 	strb.w	r2, [r3, #494]	; 0x1ee
 8005d56:	687b      	ldr	r3, [r7, #4]
 8005d58:	f8d3 320c 	ldr.w	r3, [r3, #524]	; 0x20c
 8005d5c:	0e1b      	lsrs	r3, r3, #24
 8005d5e:	b2da      	uxtb	r2, r3
 8005d60:	687b      	ldr	r3, [r7, #4]
 8005d62:	f883 21ef 	strb.w	r2, [r3, #495]	; 0x1ef
			/* Write it into the FSINFO sector */
			fs->winsect = fs->volbase + 1;
 8005d66:	687b      	ldr	r3, [r7, #4]
 8005d68:	f8d3 321c 	ldr.w	r3, [r3, #540]	; 0x21c
 8005d6c:	1c5a      	adds	r2, r3, #1
 8005d6e:	687b      	ldr	r3, [r7, #4]
 8005d70:	f8c3 222c 	str.w	r2, [r3, #556]	; 0x22c
			disk_write(fs->drv, fs->win.d8, fs->winsect, 1);
 8005d74:	687b      	ldr	r3, [r7, #4]
 8005d76:	f893 0201 	ldrb.w	r0, [r3, #513]	; 0x201
 8005d7a:	6879      	ldr	r1, [r7, #4]
 8005d7c:	687b      	ldr	r3, [r7, #4]
 8005d7e:	f8d3 222c 	ldr.w	r2, [r3, #556]	; 0x22c
 8005d82:	2301      	movs	r3, #1
 8005d84:	f7ff fc8c 	bl	80056a0 <disk_write>
			fs->fsi_flag = 0;
 8005d88:	687b      	ldr	r3, [r7, #4]
 8005d8a:	2200      	movs	r2, #0
 8005d8c:	f883 2205 	strb.w	r2, [r3, #517]	; 0x205
		}
		/* Make sure that no pending write process in the physical drive */
		if (disk_ioctl(fs->drv, CTRL_SYNC, 0) != RES_OK)
 8005d90:	687b      	ldr	r3, [r7, #4]
 8005d92:	f893 3201 	ldrb.w	r3, [r3, #513]	; 0x201
 8005d96:	2200      	movs	r2, #0
 8005d98:	2100      	movs	r1, #0
 8005d9a:	4618      	mov	r0, r3
 8005d9c:	f7ff fca0 	bl	80056e0 <disk_ioctl>
 8005da0:	4603      	mov	r3, r0
 8005da2:	2b00      	cmp	r3, #0
 8005da4:	d001      	beq.n	8005daa <sync_fs+0x150>
			res = FR_DISK_ERR;
 8005da6:	2301      	movs	r3, #1
 8005da8:	73fb      	strb	r3, [r7, #15]
	}

	return res;
 8005daa:	7bfb      	ldrb	r3, [r7, #15]
}
 8005dac:	4618      	mov	r0, r3
 8005dae:	3710      	adds	r7, #16
 8005db0:	46bd      	mov	sp, r7
 8005db2:	bd80      	pop	{r7, pc}

08005db4 <clust2sect>:

DWORD clust2sect (	/* !=0: Sector number, 0: Failed - invalid cluster# */
	FATFS* fs,		/* File system object */
	DWORD clst		/* Cluster# to be converted */
)
{
 8005db4:	b480      	push	{r7}
 8005db6:	b083      	sub	sp, #12
 8005db8:	af00      	add	r7, sp, #0
 8005dba:	6078      	str	r0, [r7, #4]
 8005dbc:	6039      	str	r1, [r7, #0]
	clst -= 2;
 8005dbe:	683b      	ldr	r3, [r7, #0]
 8005dc0:	3b02      	subs	r3, #2
 8005dc2:	603b      	str	r3, [r7, #0]
	if (clst >= fs->n_fatent - 2) return 0;		/* Invalid cluster# */
 8005dc4:	687b      	ldr	r3, [r7, #4]
 8005dc6:	f8d3 3214 	ldr.w	r3, [r3, #532]	; 0x214
 8005dca:	3b02      	subs	r3, #2
 8005dcc:	683a      	ldr	r2, [r7, #0]
 8005dce:	429a      	cmp	r2, r3
 8005dd0:	d301      	bcc.n	8005dd6 <clust2sect+0x22>
 8005dd2:	2300      	movs	r3, #0
 8005dd4:	e00a      	b.n	8005dec <clust2sect+0x38>
	return clst * fs->csize + fs->database;
 8005dd6:	687b      	ldr	r3, [r7, #4]
 8005dd8:	f893 3202 	ldrb.w	r3, [r3, #514]	; 0x202
 8005ddc:	461a      	mov	r2, r3
 8005dde:	683b      	ldr	r3, [r7, #0]
 8005de0:	fb03 f202 	mul.w	r2, r3, r2
 8005de4:	687b      	ldr	r3, [r7, #4]
 8005de6:	f8d3 3228 	ldr.w	r3, [r3, #552]	; 0x228
 8005dea:	4413      	add	r3, r2
}
 8005dec:	4618      	mov	r0, r3
 8005dee:	370c      	adds	r7, #12
 8005df0:	46bd      	mov	sp, r7
 8005df2:	bc80      	pop	{r7}
 8005df4:	4770      	bx	lr

08005df6 <get_fat>:

DWORD get_fat (	/* 0xFFFFFFFF:Disk error, 1:Internal error, 2..0x0FFFFFFF:Cluster status */
	FATFS* fs,	/* File system object */
	DWORD clst	/* FAT index number (cluster number) to get the value */
)
{
 8005df6:	b580      	push	{r7, lr}
 8005df8:	b086      	sub	sp, #24
 8005dfa:	af00      	add	r7, sp, #0
 8005dfc:	6078      	str	r0, [r7, #4]
 8005dfe:	6039      	str	r1, [r7, #0]
	UINT wc, bc;
	BYTE *p;
	DWORD val;


	if (clst < 2 || clst >= fs->n_fatent) {	/* Check range */
 8005e00:	683b      	ldr	r3, [r7, #0]
 8005e02:	2b01      	cmp	r3, #1
 8005e04:	d905      	bls.n	8005e12 <get_fat+0x1c>
 8005e06:	687b      	ldr	r3, [r7, #4]
 8005e08:	f8d3 3214 	ldr.w	r3, [r3, #532]	; 0x214
 8005e0c:	683a      	ldr	r2, [r7, #0]
 8005e0e:	429a      	cmp	r2, r3
 8005e10:	d302      	bcc.n	8005e18 <get_fat+0x22>
		val = 1;	/* Internal error */
 8005e12:	2301      	movs	r3, #1
 8005e14:	617b      	str	r3, [r7, #20]
 8005e16:	e0a0      	b.n	8005f5a <get_fat+0x164>

	} else {
		val = 0xFFFFFFFF;	/* Default value falls on disk error */
 8005e18:	f04f 33ff 	mov.w	r3, #4294967295
 8005e1c:	617b      	str	r3, [r7, #20]

		switch (fs->fs_type) {
 8005e1e:	687b      	ldr	r3, [r7, #4]
 8005e20:	f893 3200 	ldrb.w	r3, [r3, #512]	; 0x200
 8005e24:	2b02      	cmp	r3, #2
 8005e26:	d044      	beq.n	8005eb2 <get_fat+0xbc>
 8005e28:	2b03      	cmp	r3, #3
 8005e2a:	d063      	beq.n	8005ef4 <get_fat+0xfe>
 8005e2c:	2b01      	cmp	r3, #1
 8005e2e:	f040 808a 	bne.w	8005f46 <get_fat+0x150>
		case FS_FAT12 :
			bc = (UINT)clst; bc += bc / 2;
 8005e32:	683b      	ldr	r3, [r7, #0]
 8005e34:	60fb      	str	r3, [r7, #12]
 8005e36:	68fb      	ldr	r3, [r7, #12]
 8005e38:	085b      	lsrs	r3, r3, #1
 8005e3a:	68fa      	ldr	r2, [r7, #12]
 8005e3c:	4413      	add	r3, r2
 8005e3e:	60fb      	str	r3, [r7, #12]
			if (move_window(fs, fs->fatbase + (bc / SS(fs))) != FR_OK) break;
 8005e40:	687b      	ldr	r3, [r7, #4]
 8005e42:	f8d3 2220 	ldr.w	r2, [r3, #544]	; 0x220
 8005e46:	68fb      	ldr	r3, [r7, #12]
 8005e48:	0a5b      	lsrs	r3, r3, #9
 8005e4a:	4413      	add	r3, r2
 8005e4c:	4619      	mov	r1, r3
 8005e4e:	6878      	ldr	r0, [r7, #4]
 8005e50:	f7ff fed5 	bl	8005bfe <move_window>
 8005e54:	4603      	mov	r3, r0
 8005e56:	2b00      	cmp	r3, #0
 8005e58:	d178      	bne.n	8005f4c <get_fat+0x156>
			wc = fs->win.d8[bc++ % SS(fs)];
 8005e5a:	68fb      	ldr	r3, [r7, #12]
 8005e5c:	1c5a      	adds	r2, r3, #1
 8005e5e:	60fa      	str	r2, [r7, #12]
 8005e60:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8005e64:	687a      	ldr	r2, [r7, #4]
 8005e66:	5cd3      	ldrb	r3, [r2, r3]
 8005e68:	60bb      	str	r3, [r7, #8]
			if (move_window(fs, fs->fatbase + (bc / SS(fs))) != FR_OK) break;
 8005e6a:	687b      	ldr	r3, [r7, #4]
 8005e6c:	f8d3 2220 	ldr.w	r2, [r3, #544]	; 0x220
 8005e70:	68fb      	ldr	r3, [r7, #12]
 8005e72:	0a5b      	lsrs	r3, r3, #9
 8005e74:	4413      	add	r3, r2
 8005e76:	4619      	mov	r1, r3
 8005e78:	6878      	ldr	r0, [r7, #4]
 8005e7a:	f7ff fec0 	bl	8005bfe <move_window>
 8005e7e:	4603      	mov	r3, r0
 8005e80:	2b00      	cmp	r3, #0
 8005e82:	d165      	bne.n	8005f50 <get_fat+0x15a>
			wc |= fs->win.d8[bc % SS(fs)] << 8;
 8005e84:	68fb      	ldr	r3, [r7, #12]
 8005e86:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8005e8a:	687a      	ldr	r2, [r7, #4]
 8005e8c:	5cd3      	ldrb	r3, [r2, r3]
 8005e8e:	021b      	lsls	r3, r3, #8
 8005e90:	461a      	mov	r2, r3
 8005e92:	68bb      	ldr	r3, [r7, #8]
 8005e94:	4313      	orrs	r3, r2
 8005e96:	60bb      	str	r3, [r7, #8]
			val = clst & 1 ? wc >> 4 : (wc & 0xFFF);
 8005e98:	683b      	ldr	r3, [r7, #0]
 8005e9a:	f003 0301 	and.w	r3, r3, #1
 8005e9e:	2b00      	cmp	r3, #0
 8005ea0:	d002      	beq.n	8005ea8 <get_fat+0xb2>
 8005ea2:	68bb      	ldr	r3, [r7, #8]
 8005ea4:	091b      	lsrs	r3, r3, #4
 8005ea6:	e002      	b.n	8005eae <get_fat+0xb8>
 8005ea8:	68bb      	ldr	r3, [r7, #8]
 8005eaa:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8005eae:	617b      	str	r3, [r7, #20]
			break;
 8005eb0:	e053      	b.n	8005f5a <get_fat+0x164>

		case FS_FAT16 :
			if (move_window(fs, fs->fatbase + (clst / (SS(fs) / 2))) != FR_OK) break;
 8005eb2:	687b      	ldr	r3, [r7, #4]
 8005eb4:	f8d3 2220 	ldr.w	r2, [r3, #544]	; 0x220
 8005eb8:	683b      	ldr	r3, [r7, #0]
 8005eba:	0a1b      	lsrs	r3, r3, #8
 8005ebc:	4413      	add	r3, r2
 8005ebe:	4619      	mov	r1, r3
 8005ec0:	6878      	ldr	r0, [r7, #4]
 8005ec2:	f7ff fe9c 	bl	8005bfe <move_window>
 8005ec6:	4603      	mov	r3, r0
 8005ec8:	2b00      	cmp	r3, #0
 8005eca:	d143      	bne.n	8005f54 <get_fat+0x15e>
			p = &fs->win.d8[clst * 2 % SS(fs)];
 8005ecc:	683b      	ldr	r3, [r7, #0]
 8005ece:	005b      	lsls	r3, r3, #1
 8005ed0:	f403 73ff 	and.w	r3, r3, #510	; 0x1fe
 8005ed4:	687a      	ldr	r2, [r7, #4]
 8005ed6:	4413      	add	r3, r2
 8005ed8:	613b      	str	r3, [r7, #16]
			val = LD_WORD(p);
 8005eda:	693b      	ldr	r3, [r7, #16]
 8005edc:	3301      	adds	r3, #1
 8005ede:	781b      	ldrb	r3, [r3, #0]
 8005ee0:	021b      	lsls	r3, r3, #8
 8005ee2:	b21a      	sxth	r2, r3
 8005ee4:	693b      	ldr	r3, [r7, #16]
 8005ee6:	781b      	ldrb	r3, [r3, #0]
 8005ee8:	b21b      	sxth	r3, r3
 8005eea:	4313      	orrs	r3, r2
 8005eec:	b21b      	sxth	r3, r3
 8005eee:	b29b      	uxth	r3, r3
 8005ef0:	617b      	str	r3, [r7, #20]
			break;
 8005ef2:	e032      	b.n	8005f5a <get_fat+0x164>

		case FS_FAT32 :
			if (move_window(fs, fs->fatbase + (clst / (SS(fs) / 4))) != FR_OK) break;
 8005ef4:	687b      	ldr	r3, [r7, #4]
 8005ef6:	f8d3 2220 	ldr.w	r2, [r3, #544]	; 0x220
 8005efa:	683b      	ldr	r3, [r7, #0]
 8005efc:	09db      	lsrs	r3, r3, #7
 8005efe:	4413      	add	r3, r2
 8005f00:	4619      	mov	r1, r3
 8005f02:	6878      	ldr	r0, [r7, #4]
 8005f04:	f7ff fe7b 	bl	8005bfe <move_window>
 8005f08:	4603      	mov	r3, r0
 8005f0a:	2b00      	cmp	r3, #0
 8005f0c:	d124      	bne.n	8005f58 <get_fat+0x162>
			p = &fs->win.d8[clst * 4 % SS(fs)];
 8005f0e:	683b      	ldr	r3, [r7, #0]
 8005f10:	009b      	lsls	r3, r3, #2
 8005f12:	f403 73fe 	and.w	r3, r3, #508	; 0x1fc
 8005f16:	687a      	ldr	r2, [r7, #4]
 8005f18:	4413      	add	r3, r2
 8005f1a:	613b      	str	r3, [r7, #16]
			val = LD_DWORD(p) & 0x0FFFFFFF;
 8005f1c:	693b      	ldr	r3, [r7, #16]
 8005f1e:	3303      	adds	r3, #3
 8005f20:	781b      	ldrb	r3, [r3, #0]
 8005f22:	061a      	lsls	r2, r3, #24
 8005f24:	693b      	ldr	r3, [r7, #16]
 8005f26:	3302      	adds	r3, #2
 8005f28:	781b      	ldrb	r3, [r3, #0]
 8005f2a:	041b      	lsls	r3, r3, #16
 8005f2c:	4313      	orrs	r3, r2
 8005f2e:	693a      	ldr	r2, [r7, #16]
 8005f30:	3201      	adds	r2, #1
 8005f32:	7812      	ldrb	r2, [r2, #0]
 8005f34:	0212      	lsls	r2, r2, #8
 8005f36:	4313      	orrs	r3, r2
 8005f38:	693a      	ldr	r2, [r7, #16]
 8005f3a:	7812      	ldrb	r2, [r2, #0]
 8005f3c:	4313      	orrs	r3, r2
 8005f3e:	f023 4370 	bic.w	r3, r3, #4026531840	; 0xf0000000
 8005f42:	617b      	str	r3, [r7, #20]
			break;
 8005f44:	e009      	b.n	8005f5a <get_fat+0x164>

		default:
			val = 1;	/* Internal error */
 8005f46:	2301      	movs	r3, #1
 8005f48:	617b      	str	r3, [r7, #20]
 8005f4a:	e006      	b.n	8005f5a <get_fat+0x164>
			if (move_window(fs, fs->fatbase + (bc / SS(fs))) != FR_OK) break;
 8005f4c:	bf00      	nop
 8005f4e:	e004      	b.n	8005f5a <get_fat+0x164>
			if (move_window(fs, fs->fatbase + (bc / SS(fs))) != FR_OK) break;
 8005f50:	bf00      	nop
 8005f52:	e002      	b.n	8005f5a <get_fat+0x164>
			if (move_window(fs, fs->fatbase + (clst / (SS(fs) / 2))) != FR_OK) break;
 8005f54:	bf00      	nop
 8005f56:	e000      	b.n	8005f5a <get_fat+0x164>
			if (move_window(fs, fs->fatbase + (clst / (SS(fs) / 4))) != FR_OK) break;
 8005f58:	bf00      	nop
		}
	}

	return val;
 8005f5a:	697b      	ldr	r3, [r7, #20]
}
 8005f5c:	4618      	mov	r0, r3
 8005f5e:	3718      	adds	r7, #24
 8005f60:	46bd      	mov	sp, r7
 8005f62:	bd80      	pop	{r7, pc}

08005f64 <put_fat>:
FRESULT put_fat (
	FATFS* fs,	/* File system object */
	DWORD clst,	/* FAT index number (cluster number) to be changed */
	DWORD val	/* New value to be set to the entry */
)
{
 8005f64:	b580      	push	{r7, lr}
 8005f66:	b088      	sub	sp, #32
 8005f68:	af00      	add	r7, sp, #0
 8005f6a:	60f8      	str	r0, [r7, #12]
 8005f6c:	60b9      	str	r1, [r7, #8]
 8005f6e:	607a      	str	r2, [r7, #4]
	UINT bc;
	BYTE *p;
	FRESULT res;


	if (clst < 2 || clst >= fs->n_fatent) {	/* Check range */
 8005f70:	68bb      	ldr	r3, [r7, #8]
 8005f72:	2b01      	cmp	r3, #1
 8005f74:	d905      	bls.n	8005f82 <put_fat+0x1e>
 8005f76:	68fb      	ldr	r3, [r7, #12]
 8005f78:	f8d3 3214 	ldr.w	r3, [r3, #532]	; 0x214
 8005f7c:	68ba      	ldr	r2, [r7, #8]
 8005f7e:	429a      	cmp	r2, r3
 8005f80:	d302      	bcc.n	8005f88 <put_fat+0x24>
		res = FR_INT_ERR;
 8005f82:	2302      	movs	r3, #2
 8005f84:	77fb      	strb	r3, [r7, #31]
 8005f86:	e0f3      	b.n	8006170 <put_fat+0x20c>

	} else {
		switch (fs->fs_type) {
 8005f88:	68fb      	ldr	r3, [r7, #12]
 8005f8a:	f893 3200 	ldrb.w	r3, [r3, #512]	; 0x200
 8005f8e:	2b02      	cmp	r3, #2
 8005f90:	d074      	beq.n	800607c <put_fat+0x118>
 8005f92:	2b03      	cmp	r3, #3
 8005f94:	f000 8099 	beq.w	80060ca <put_fat+0x166>
 8005f98:	2b01      	cmp	r3, #1
 8005f9a:	f040 80df 	bne.w	800615c <put_fat+0x1f8>
		case FS_FAT12 :
			bc = (UINT)clst; bc += bc / 2;
 8005f9e:	68bb      	ldr	r3, [r7, #8]
 8005fa0:	617b      	str	r3, [r7, #20]
 8005fa2:	697b      	ldr	r3, [r7, #20]
 8005fa4:	085b      	lsrs	r3, r3, #1
 8005fa6:	697a      	ldr	r2, [r7, #20]
 8005fa8:	4413      	add	r3, r2
 8005faa:	617b      	str	r3, [r7, #20]
			res = move_window(fs, fs->fatbase + (bc / SS(fs)));
 8005fac:	68fb      	ldr	r3, [r7, #12]
 8005fae:	f8d3 2220 	ldr.w	r2, [r3, #544]	; 0x220
 8005fb2:	697b      	ldr	r3, [r7, #20]
 8005fb4:	0a5b      	lsrs	r3, r3, #9
 8005fb6:	4413      	add	r3, r2
 8005fb8:	4619      	mov	r1, r3
 8005fba:	68f8      	ldr	r0, [r7, #12]
 8005fbc:	f7ff fe1f 	bl	8005bfe <move_window>
 8005fc0:	4603      	mov	r3, r0
 8005fc2:	77fb      	strb	r3, [r7, #31]
			if (res != FR_OK) break;
 8005fc4:	7ffb      	ldrb	r3, [r7, #31]
 8005fc6:	2b00      	cmp	r3, #0
 8005fc8:	f040 80cb 	bne.w	8006162 <put_fat+0x1fe>
			p = &fs->win.d8[bc++ % SS(fs)];
 8005fcc:	697b      	ldr	r3, [r7, #20]
 8005fce:	1c5a      	adds	r2, r3, #1
 8005fd0:	617a      	str	r2, [r7, #20]
 8005fd2:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8005fd6:	68fa      	ldr	r2, [r7, #12]
 8005fd8:	4413      	add	r3, r2
 8005fda:	61bb      	str	r3, [r7, #24]
			*p = (clst & 1) ? ((*p & 0x0F) | ((BYTE)val << 4)) : (BYTE)val;
 8005fdc:	68bb      	ldr	r3, [r7, #8]
 8005fde:	f003 0301 	and.w	r3, r3, #1
 8005fe2:	2b00      	cmp	r3, #0
 8005fe4:	d00d      	beq.n	8006002 <put_fat+0x9e>
 8005fe6:	69bb      	ldr	r3, [r7, #24]
 8005fe8:	781b      	ldrb	r3, [r3, #0]
 8005fea:	b25b      	sxtb	r3, r3
 8005fec:	f003 030f 	and.w	r3, r3, #15
 8005ff0:	b25a      	sxtb	r2, r3
 8005ff2:	687b      	ldr	r3, [r7, #4]
 8005ff4:	b2db      	uxtb	r3, r3
 8005ff6:	011b      	lsls	r3, r3, #4
 8005ff8:	b25b      	sxtb	r3, r3
 8005ffa:	4313      	orrs	r3, r2
 8005ffc:	b25b      	sxtb	r3, r3
 8005ffe:	b2db      	uxtb	r3, r3
 8006000:	e001      	b.n	8006006 <put_fat+0xa2>
 8006002:	687b      	ldr	r3, [r7, #4]
 8006004:	b2db      	uxtb	r3, r3
 8006006:	69ba      	ldr	r2, [r7, #24]
 8006008:	7013      	strb	r3, [r2, #0]
			fs->wflag = 1;
 800600a:	68fb      	ldr	r3, [r7, #12]
 800600c:	2201      	movs	r2, #1
 800600e:	f883 2204 	strb.w	r2, [r3, #516]	; 0x204
			res = move_window(fs, fs->fatbase + (bc / SS(fs)));
 8006012:	68fb      	ldr	r3, [r7, #12]
 8006014:	f8d3 2220 	ldr.w	r2, [r3, #544]	; 0x220
 8006018:	697b      	ldr	r3, [r7, #20]
 800601a:	0a5b      	lsrs	r3, r3, #9
 800601c:	4413      	add	r3, r2
 800601e:	4619      	mov	r1, r3
 8006020:	68f8      	ldr	r0, [r7, #12]
 8006022:	f7ff fdec 	bl	8005bfe <move_window>
 8006026:	4603      	mov	r3, r0
 8006028:	77fb      	strb	r3, [r7, #31]
			if (res != FR_OK) break;
 800602a:	7ffb      	ldrb	r3, [r7, #31]
 800602c:	2b00      	cmp	r3, #0
 800602e:	f040 809a 	bne.w	8006166 <put_fat+0x202>
			p = &fs->win.d8[bc % SS(fs)];
 8006032:	697b      	ldr	r3, [r7, #20]
 8006034:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8006038:	68fa      	ldr	r2, [r7, #12]
 800603a:	4413      	add	r3, r2
 800603c:	61bb      	str	r3, [r7, #24]
			*p = (clst & 1) ? (BYTE)(val >> 4) : ((*p & 0xF0) | ((BYTE)(val >> 8) & 0x0F));
 800603e:	68bb      	ldr	r3, [r7, #8]
 8006040:	f003 0301 	and.w	r3, r3, #1
 8006044:	2b00      	cmp	r3, #0
 8006046:	d003      	beq.n	8006050 <put_fat+0xec>
 8006048:	687b      	ldr	r3, [r7, #4]
 800604a:	091b      	lsrs	r3, r3, #4
 800604c:	b2db      	uxtb	r3, r3
 800604e:	e00e      	b.n	800606e <put_fat+0x10a>
 8006050:	69bb      	ldr	r3, [r7, #24]
 8006052:	781b      	ldrb	r3, [r3, #0]
 8006054:	b25b      	sxtb	r3, r3
 8006056:	f023 030f 	bic.w	r3, r3, #15
 800605a:	b25a      	sxtb	r2, r3
 800605c:	687b      	ldr	r3, [r7, #4]
 800605e:	0a1b      	lsrs	r3, r3, #8
 8006060:	b25b      	sxtb	r3, r3
 8006062:	f003 030f 	and.w	r3, r3, #15
 8006066:	b25b      	sxtb	r3, r3
 8006068:	4313      	orrs	r3, r2
 800606a:	b25b      	sxtb	r3, r3
 800606c:	b2db      	uxtb	r3, r3
 800606e:	69ba      	ldr	r2, [r7, #24]
 8006070:	7013      	strb	r3, [r2, #0]
			fs->wflag = 1;
 8006072:	68fb      	ldr	r3, [r7, #12]
 8006074:	2201      	movs	r2, #1
 8006076:	f883 2204 	strb.w	r2, [r3, #516]	; 0x204
			break;
 800607a:	e079      	b.n	8006170 <put_fat+0x20c>

		case FS_FAT16 :
			res = move_window(fs, fs->fatbase + (clst / (SS(fs) / 2)));
 800607c:	68fb      	ldr	r3, [r7, #12]
 800607e:	f8d3 2220 	ldr.w	r2, [r3, #544]	; 0x220
 8006082:	68bb      	ldr	r3, [r7, #8]
 8006084:	0a1b      	lsrs	r3, r3, #8
 8006086:	4413      	add	r3, r2
 8006088:	4619      	mov	r1, r3
 800608a:	68f8      	ldr	r0, [r7, #12]
 800608c:	f7ff fdb7 	bl	8005bfe <move_window>
 8006090:	4603      	mov	r3, r0
 8006092:	77fb      	strb	r3, [r7, #31]
			if (res != FR_OK) break;
 8006094:	7ffb      	ldrb	r3, [r7, #31]
 8006096:	2b00      	cmp	r3, #0
 8006098:	d167      	bne.n	800616a <put_fat+0x206>
			p = &fs->win.d8[clst * 2 % SS(fs)];
 800609a:	68bb      	ldr	r3, [r7, #8]
 800609c:	005b      	lsls	r3, r3, #1
 800609e:	f403 73ff 	and.w	r3, r3, #510	; 0x1fe
 80060a2:	68fa      	ldr	r2, [r7, #12]
 80060a4:	4413      	add	r3, r2
 80060a6:	61bb      	str	r3, [r7, #24]
			ST_WORD(p, (WORD)val);
 80060a8:	687b      	ldr	r3, [r7, #4]
 80060aa:	b2da      	uxtb	r2, r3
 80060ac:	69bb      	ldr	r3, [r7, #24]
 80060ae:	701a      	strb	r2, [r3, #0]
 80060b0:	687b      	ldr	r3, [r7, #4]
 80060b2:	b29b      	uxth	r3, r3
 80060b4:	0a1b      	lsrs	r3, r3, #8
 80060b6:	b29a      	uxth	r2, r3
 80060b8:	69bb      	ldr	r3, [r7, #24]
 80060ba:	3301      	adds	r3, #1
 80060bc:	b2d2      	uxtb	r2, r2
 80060be:	701a      	strb	r2, [r3, #0]
			fs->wflag = 1;
 80060c0:	68fb      	ldr	r3, [r7, #12]
 80060c2:	2201      	movs	r2, #1
 80060c4:	f883 2204 	strb.w	r2, [r3, #516]	; 0x204
			break;
 80060c8:	e052      	b.n	8006170 <put_fat+0x20c>

		case FS_FAT32 :
			res = move_window(fs, fs->fatbase + (clst / (SS(fs) / 4)));
 80060ca:	68fb      	ldr	r3, [r7, #12]
 80060cc:	f8d3 2220 	ldr.w	r2, [r3, #544]	; 0x220
 80060d0:	68bb      	ldr	r3, [r7, #8]
 80060d2:	09db      	lsrs	r3, r3, #7
 80060d4:	4413      	add	r3, r2
 80060d6:	4619      	mov	r1, r3
 80060d8:	68f8      	ldr	r0, [r7, #12]
 80060da:	f7ff fd90 	bl	8005bfe <move_window>
 80060de:	4603      	mov	r3, r0
 80060e0:	77fb      	strb	r3, [r7, #31]
			if (res != FR_OK) break;
 80060e2:	7ffb      	ldrb	r3, [r7, #31]
 80060e4:	2b00      	cmp	r3, #0
 80060e6:	d142      	bne.n	800616e <put_fat+0x20a>
			p = &fs->win.d8[clst * 4 % SS(fs)];
 80060e8:	68bb      	ldr	r3, [r7, #8]
 80060ea:	009b      	lsls	r3, r3, #2
 80060ec:	f403 73fe 	and.w	r3, r3, #508	; 0x1fc
 80060f0:	68fa      	ldr	r2, [r7, #12]
 80060f2:	4413      	add	r3, r2
 80060f4:	61bb      	str	r3, [r7, #24]
			val |= LD_DWORD(p) & 0xF0000000;
 80060f6:	69bb      	ldr	r3, [r7, #24]
 80060f8:	3303      	adds	r3, #3
 80060fa:	781b      	ldrb	r3, [r3, #0]
 80060fc:	061a      	lsls	r2, r3, #24
 80060fe:	69bb      	ldr	r3, [r7, #24]
 8006100:	3302      	adds	r3, #2
 8006102:	781b      	ldrb	r3, [r3, #0]
 8006104:	041b      	lsls	r3, r3, #16
 8006106:	4313      	orrs	r3, r2
 8006108:	69ba      	ldr	r2, [r7, #24]
 800610a:	3201      	adds	r2, #1
 800610c:	7812      	ldrb	r2, [r2, #0]
 800610e:	0212      	lsls	r2, r2, #8
 8006110:	4313      	orrs	r3, r2
 8006112:	69ba      	ldr	r2, [r7, #24]
 8006114:	7812      	ldrb	r2, [r2, #0]
 8006116:	4313      	orrs	r3, r2
 8006118:	f003 4370 	and.w	r3, r3, #4026531840	; 0xf0000000
 800611c:	687a      	ldr	r2, [r7, #4]
 800611e:	4313      	orrs	r3, r2
 8006120:	607b      	str	r3, [r7, #4]
			ST_DWORD(p, val);
 8006122:	687b      	ldr	r3, [r7, #4]
 8006124:	b2da      	uxtb	r2, r3
 8006126:	69bb      	ldr	r3, [r7, #24]
 8006128:	701a      	strb	r2, [r3, #0]
 800612a:	687b      	ldr	r3, [r7, #4]
 800612c:	b29b      	uxth	r3, r3
 800612e:	0a1b      	lsrs	r3, r3, #8
 8006130:	b29a      	uxth	r2, r3
 8006132:	69bb      	ldr	r3, [r7, #24]
 8006134:	3301      	adds	r3, #1
 8006136:	b2d2      	uxtb	r2, r2
 8006138:	701a      	strb	r2, [r3, #0]
 800613a:	687b      	ldr	r3, [r7, #4]
 800613c:	0c1a      	lsrs	r2, r3, #16
 800613e:	69bb      	ldr	r3, [r7, #24]
 8006140:	3302      	adds	r3, #2
 8006142:	b2d2      	uxtb	r2, r2
 8006144:	701a      	strb	r2, [r3, #0]
 8006146:	687b      	ldr	r3, [r7, #4]
 8006148:	0e1a      	lsrs	r2, r3, #24
 800614a:	69bb      	ldr	r3, [r7, #24]
 800614c:	3303      	adds	r3, #3
 800614e:	b2d2      	uxtb	r2, r2
 8006150:	701a      	strb	r2, [r3, #0]
			fs->wflag = 1;
 8006152:	68fb      	ldr	r3, [r7, #12]
 8006154:	2201      	movs	r2, #1
 8006156:	f883 2204 	strb.w	r2, [r3, #516]	; 0x204
			break;
 800615a:	e009      	b.n	8006170 <put_fat+0x20c>

		default :
			res = FR_INT_ERR;
 800615c:	2302      	movs	r3, #2
 800615e:	77fb      	strb	r3, [r7, #31]
 8006160:	e006      	b.n	8006170 <put_fat+0x20c>
			if (res != FR_OK) break;
 8006162:	bf00      	nop
 8006164:	e004      	b.n	8006170 <put_fat+0x20c>
			if (res != FR_OK) break;
 8006166:	bf00      	nop
 8006168:	e002      	b.n	8006170 <put_fat+0x20c>
			if (res != FR_OK) break;
 800616a:	bf00      	nop
 800616c:	e000      	b.n	8006170 <put_fat+0x20c>
			if (res != FR_OK) break;
 800616e:	bf00      	nop
		}
	}

	return res;
 8006170:	7ffb      	ldrb	r3, [r7, #31]
}
 8006172:	4618      	mov	r0, r3
 8006174:	3720      	adds	r7, #32
 8006176:	46bd      	mov	sp, r7
 8006178:	bd80      	pop	{r7, pc}

0800617a <remove_chain>:
static
FRESULT remove_chain (
	FATFS* fs,			/* File system object */
	DWORD clst			/* Cluster# to remove a chain from */
)
{
 800617a:	b580      	push	{r7, lr}
 800617c:	b084      	sub	sp, #16
 800617e:	af00      	add	r7, sp, #0
 8006180:	6078      	str	r0, [r7, #4]
 8006182:	6039      	str	r1, [r7, #0]
	DWORD nxt;
#if _USE_TRIM
	DWORD scl = clst, ecl = clst, rt[2];
#endif

	if (clst < 2 || clst >= fs->n_fatent) {	/* Check range */
 8006184:	683b      	ldr	r3, [r7, #0]
 8006186:	2b01      	cmp	r3, #1
 8006188:	d905      	bls.n	8006196 <remove_chain+0x1c>
 800618a:	687b      	ldr	r3, [r7, #4]
 800618c:	f8d3 3214 	ldr.w	r3, [r3, #532]	; 0x214
 8006190:	683a      	ldr	r2, [r7, #0]
 8006192:	429a      	cmp	r2, r3
 8006194:	d302      	bcc.n	800619c <remove_chain+0x22>
		res = FR_INT_ERR;
 8006196:	2302      	movs	r3, #2
 8006198:	73fb      	strb	r3, [r7, #15]
 800619a:	e043      	b.n	8006224 <remove_chain+0xaa>

	} else {
		res = FR_OK;
 800619c:	2300      	movs	r3, #0
 800619e:	73fb      	strb	r3, [r7, #15]
		while (clst < fs->n_fatent) {			/* Not a last link? */
 80061a0:	e036      	b.n	8006210 <remove_chain+0x96>
			nxt = get_fat(fs, clst);			/* Get cluster status */
 80061a2:	6839      	ldr	r1, [r7, #0]
 80061a4:	6878      	ldr	r0, [r7, #4]
 80061a6:	f7ff fe26 	bl	8005df6 <get_fat>
 80061aa:	60b8      	str	r0, [r7, #8]
			if (nxt == 0) break;				/* Empty cluster? */
 80061ac:	68bb      	ldr	r3, [r7, #8]
 80061ae:	2b00      	cmp	r3, #0
 80061b0:	d035      	beq.n	800621e <remove_chain+0xa4>
			if (nxt == 1) { res = FR_INT_ERR; break; }	/* Internal error? */
 80061b2:	68bb      	ldr	r3, [r7, #8]
 80061b4:	2b01      	cmp	r3, #1
 80061b6:	d102      	bne.n	80061be <remove_chain+0x44>
 80061b8:	2302      	movs	r3, #2
 80061ba:	73fb      	strb	r3, [r7, #15]
 80061bc:	e032      	b.n	8006224 <remove_chain+0xaa>
			if (nxt == 0xFFFFFFFF) { res = FR_DISK_ERR; break; }	/* Disk error? */
 80061be:	68bb      	ldr	r3, [r7, #8]
 80061c0:	f1b3 3fff 	cmp.w	r3, #4294967295
 80061c4:	d102      	bne.n	80061cc <remove_chain+0x52>
 80061c6:	2301      	movs	r3, #1
 80061c8:	73fb      	strb	r3, [r7, #15]
 80061ca:	e02b      	b.n	8006224 <remove_chain+0xaa>
			res = put_fat(fs, clst, 0);			/* Mark the cluster "empty" */
 80061cc:	2200      	movs	r2, #0
 80061ce:	6839      	ldr	r1, [r7, #0]
 80061d0:	6878      	ldr	r0, [r7, #4]
 80061d2:	f7ff fec7 	bl	8005f64 <put_fat>
 80061d6:	4603      	mov	r3, r0
 80061d8:	73fb      	strb	r3, [r7, #15]
			if (res != FR_OK) break;
 80061da:	7bfb      	ldrb	r3, [r7, #15]
 80061dc:	2b00      	cmp	r3, #0
 80061de:	d120      	bne.n	8006222 <remove_chain+0xa8>
			if (fs->free_clust != 0xFFFFFFFF) {	/* Update FSINFO */
 80061e0:	687b      	ldr	r3, [r7, #4]
 80061e2:	f8d3 3210 	ldr.w	r3, [r3, #528]	; 0x210
 80061e6:	f1b3 3fff 	cmp.w	r3, #4294967295
 80061ea:	d00f      	beq.n	800620c <remove_chain+0x92>
				fs->free_clust++;
 80061ec:	687b      	ldr	r3, [r7, #4]
 80061ee:	f8d3 3210 	ldr.w	r3, [r3, #528]	; 0x210
 80061f2:	1c5a      	adds	r2, r3, #1
 80061f4:	687b      	ldr	r3, [r7, #4]
 80061f6:	f8c3 2210 	str.w	r2, [r3, #528]	; 0x210
				fs->fsi_flag |= 1;
 80061fa:	687b      	ldr	r3, [r7, #4]
 80061fc:	f893 3205 	ldrb.w	r3, [r3, #517]	; 0x205
 8006200:	f043 0301 	orr.w	r3, r3, #1
 8006204:	b2da      	uxtb	r2, r3
 8006206:	687b      	ldr	r3, [r7, #4]
 8006208:	f883 2205 	strb.w	r2, [r3, #517]	; 0x205
				rt[1] = clust2sect(fs, ecl) + fs->csize - 1;	/* End sector */
				disk_ioctl(fs->drv, CTRL_TRIM, rt);				/* Erase the block */
				scl = ecl = nxt;
			}
#endif
			clst = nxt;	/* Next cluster */
 800620c:	68bb      	ldr	r3, [r7, #8]
 800620e:	603b      	str	r3, [r7, #0]
		while (clst < fs->n_fatent) {			/* Not a last link? */
 8006210:	687b      	ldr	r3, [r7, #4]
 8006212:	f8d3 3214 	ldr.w	r3, [r3, #532]	; 0x214
 8006216:	683a      	ldr	r2, [r7, #0]
 8006218:	429a      	cmp	r2, r3
 800621a:	d3c2      	bcc.n	80061a2 <remove_chain+0x28>
 800621c:	e002      	b.n	8006224 <remove_chain+0xaa>
			if (nxt == 0) break;				/* Empty cluster? */
 800621e:	bf00      	nop
 8006220:	e000      	b.n	8006224 <remove_chain+0xaa>
			if (res != FR_OK) break;
 8006222:	bf00      	nop
		}
	}

	return res;
 8006224:	7bfb      	ldrb	r3, [r7, #15]
}
 8006226:	4618      	mov	r0, r3
 8006228:	3710      	adds	r7, #16
 800622a:	46bd      	mov	sp, r7
 800622c:	bd80      	pop	{r7, pc}

0800622e <create_chain>:
static
DWORD create_chain (	/* 0:No free cluster, 1:Internal error, 0xFFFFFFFF:Disk error, >=2:New cluster# */
	FATFS* fs,			/* File system object */
	DWORD clst			/* Cluster# to stretch. 0 means create a new chain. */
)
{
 800622e:	b580      	push	{r7, lr}
 8006230:	b086      	sub	sp, #24
 8006232:	af00      	add	r7, sp, #0
 8006234:	6078      	str	r0, [r7, #4]
 8006236:	6039      	str	r1, [r7, #0]
	DWORD cs, ncl, scl;
	FRESULT res;


	if (clst == 0) {		/* Create a new chain */
 8006238:	683b      	ldr	r3, [r7, #0]
 800623a:	2b00      	cmp	r3, #0
 800623c:	d10f      	bne.n	800625e <create_chain+0x30>
		scl = fs->last_clust;			/* Get suggested start point */
 800623e:	687b      	ldr	r3, [r7, #4]
 8006240:	f8d3 320c 	ldr.w	r3, [r3, #524]	; 0x20c
 8006244:	613b      	str	r3, [r7, #16]
		if (!scl || scl >= fs->n_fatent) scl = 1;
 8006246:	693b      	ldr	r3, [r7, #16]
 8006248:	2b00      	cmp	r3, #0
 800624a:	d005      	beq.n	8006258 <create_chain+0x2a>
 800624c:	687b      	ldr	r3, [r7, #4]
 800624e:	f8d3 3214 	ldr.w	r3, [r3, #532]	; 0x214
 8006252:	693a      	ldr	r2, [r7, #16]
 8006254:	429a      	cmp	r2, r3
 8006256:	d31c      	bcc.n	8006292 <create_chain+0x64>
 8006258:	2301      	movs	r3, #1
 800625a:	613b      	str	r3, [r7, #16]
 800625c:	e019      	b.n	8006292 <create_chain+0x64>
	}
	else {					/* Stretch the current chain */
		cs = get_fat(fs, clst);			/* Check the cluster status */
 800625e:	6839      	ldr	r1, [r7, #0]
 8006260:	6878      	ldr	r0, [r7, #4]
 8006262:	f7ff fdc8 	bl	8005df6 <get_fat>
 8006266:	60b8      	str	r0, [r7, #8]
		if (cs < 2) return 1;			/* Invalid value */
 8006268:	68bb      	ldr	r3, [r7, #8]
 800626a:	2b01      	cmp	r3, #1
 800626c:	d801      	bhi.n	8006272 <create_chain+0x44>
 800626e:	2301      	movs	r3, #1
 8006270:	e076      	b.n	8006360 <create_chain+0x132>
		if (cs == 0xFFFFFFFF) return cs;	/* A disk error occurred */
 8006272:	68bb      	ldr	r3, [r7, #8]
 8006274:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006278:	d101      	bne.n	800627e <create_chain+0x50>
 800627a:	68bb      	ldr	r3, [r7, #8]
 800627c:	e070      	b.n	8006360 <create_chain+0x132>
		if (cs < fs->n_fatent) return cs;	/* It is already followed by next cluster */
 800627e:	687b      	ldr	r3, [r7, #4]
 8006280:	f8d3 3214 	ldr.w	r3, [r3, #532]	; 0x214
 8006284:	68ba      	ldr	r2, [r7, #8]
 8006286:	429a      	cmp	r2, r3
 8006288:	d201      	bcs.n	800628e <create_chain+0x60>
 800628a:	68bb      	ldr	r3, [r7, #8]
 800628c:	e068      	b.n	8006360 <create_chain+0x132>
		scl = clst;
 800628e:	683b      	ldr	r3, [r7, #0]
 8006290:	613b      	str	r3, [r7, #16]
	}

	ncl = scl;				/* Start cluster */
 8006292:	693b      	ldr	r3, [r7, #16]
 8006294:	617b      	str	r3, [r7, #20]
	for (;;) {
		ncl++;							/* Next cluster */
 8006296:	697b      	ldr	r3, [r7, #20]
 8006298:	3301      	adds	r3, #1
 800629a:	617b      	str	r3, [r7, #20]
		if (ncl >= fs->n_fatent) {		/* Check wrap around */
 800629c:	687b      	ldr	r3, [r7, #4]
 800629e:	f8d3 3214 	ldr.w	r3, [r3, #532]	; 0x214
 80062a2:	697a      	ldr	r2, [r7, #20]
 80062a4:	429a      	cmp	r2, r3
 80062a6:	d307      	bcc.n	80062b8 <create_chain+0x8a>
			ncl = 2;
 80062a8:	2302      	movs	r3, #2
 80062aa:	617b      	str	r3, [r7, #20]
			if (ncl > scl) return 0;	/* No free cluster */
 80062ac:	697a      	ldr	r2, [r7, #20]
 80062ae:	693b      	ldr	r3, [r7, #16]
 80062b0:	429a      	cmp	r2, r3
 80062b2:	d901      	bls.n	80062b8 <create_chain+0x8a>
 80062b4:	2300      	movs	r3, #0
 80062b6:	e053      	b.n	8006360 <create_chain+0x132>
		}
		cs = get_fat(fs, ncl);			/* Get the cluster status */
 80062b8:	6979      	ldr	r1, [r7, #20]
 80062ba:	6878      	ldr	r0, [r7, #4]
 80062bc:	f7ff fd9b 	bl	8005df6 <get_fat>
 80062c0:	60b8      	str	r0, [r7, #8]
		if (cs == 0) break;				/* Found a free cluster */
 80062c2:	68bb      	ldr	r3, [r7, #8]
 80062c4:	2b00      	cmp	r3, #0
 80062c6:	d00e      	beq.n	80062e6 <create_chain+0xb8>
		if (cs == 0xFFFFFFFF || cs == 1)/* An error occurred */
 80062c8:	68bb      	ldr	r3, [r7, #8]
 80062ca:	f1b3 3fff 	cmp.w	r3, #4294967295
 80062ce:	d002      	beq.n	80062d6 <create_chain+0xa8>
 80062d0:	68bb      	ldr	r3, [r7, #8]
 80062d2:	2b01      	cmp	r3, #1
 80062d4:	d101      	bne.n	80062da <create_chain+0xac>
			return cs;
 80062d6:	68bb      	ldr	r3, [r7, #8]
 80062d8:	e042      	b.n	8006360 <create_chain+0x132>
		if (ncl == scl) return 0;		/* No free cluster */
 80062da:	697a      	ldr	r2, [r7, #20]
 80062dc:	693b      	ldr	r3, [r7, #16]
 80062de:	429a      	cmp	r2, r3
 80062e0:	d1d9      	bne.n	8006296 <create_chain+0x68>
 80062e2:	2300      	movs	r3, #0
 80062e4:	e03c      	b.n	8006360 <create_chain+0x132>
		if (cs == 0) break;				/* Found a free cluster */
 80062e6:	bf00      	nop
	}

	res = put_fat(fs, ncl, 0x0FFFFFFF);	/* Mark the new cluster "last link" */
 80062e8:	f06f 4270 	mvn.w	r2, #4026531840	; 0xf0000000
 80062ec:	6979      	ldr	r1, [r7, #20]
 80062ee:	6878      	ldr	r0, [r7, #4]
 80062f0:	f7ff fe38 	bl	8005f64 <put_fat>
 80062f4:	4603      	mov	r3, r0
 80062f6:	73fb      	strb	r3, [r7, #15]
	if (res == FR_OK && clst != 0) {
 80062f8:	7bfb      	ldrb	r3, [r7, #15]
 80062fa:	2b00      	cmp	r3, #0
 80062fc:	d109      	bne.n	8006312 <create_chain+0xe4>
 80062fe:	683b      	ldr	r3, [r7, #0]
 8006300:	2b00      	cmp	r3, #0
 8006302:	d006      	beq.n	8006312 <create_chain+0xe4>
		res = put_fat(fs, clst, ncl);	/* Link it to the previous one if needed */
 8006304:	697a      	ldr	r2, [r7, #20]
 8006306:	6839      	ldr	r1, [r7, #0]
 8006308:	6878      	ldr	r0, [r7, #4]
 800630a:	f7ff fe2b 	bl	8005f64 <put_fat>
 800630e:	4603      	mov	r3, r0
 8006310:	73fb      	strb	r3, [r7, #15]
	}
	if (res == FR_OK) {
 8006312:	7bfb      	ldrb	r3, [r7, #15]
 8006314:	2b00      	cmp	r3, #0
 8006316:	d11a      	bne.n	800634e <create_chain+0x120>
		fs->last_clust = ncl;			/* Update FSINFO */
 8006318:	687b      	ldr	r3, [r7, #4]
 800631a:	697a      	ldr	r2, [r7, #20]
 800631c:	f8c3 220c 	str.w	r2, [r3, #524]	; 0x20c
		if (fs->free_clust != 0xFFFFFFFF) {
 8006320:	687b      	ldr	r3, [r7, #4]
 8006322:	f8d3 3210 	ldr.w	r3, [r3, #528]	; 0x210
 8006326:	f1b3 3fff 	cmp.w	r3, #4294967295
 800632a:	d018      	beq.n	800635e <create_chain+0x130>
			fs->free_clust--;
 800632c:	687b      	ldr	r3, [r7, #4]
 800632e:	f8d3 3210 	ldr.w	r3, [r3, #528]	; 0x210
 8006332:	1e5a      	subs	r2, r3, #1
 8006334:	687b      	ldr	r3, [r7, #4]
 8006336:	f8c3 2210 	str.w	r2, [r3, #528]	; 0x210
			fs->fsi_flag |= 1;
 800633a:	687b      	ldr	r3, [r7, #4]
 800633c:	f893 3205 	ldrb.w	r3, [r3, #517]	; 0x205
 8006340:	f043 0301 	orr.w	r3, r3, #1
 8006344:	b2da      	uxtb	r2, r3
 8006346:	687b      	ldr	r3, [r7, #4]
 8006348:	f883 2205 	strb.w	r2, [r3, #517]	; 0x205
 800634c:	e007      	b.n	800635e <create_chain+0x130>
		}
	} else {
		ncl = (res == FR_DISK_ERR) ? 0xFFFFFFFF : 1;
 800634e:	7bfb      	ldrb	r3, [r7, #15]
 8006350:	2b01      	cmp	r3, #1
 8006352:	d102      	bne.n	800635a <create_chain+0x12c>
 8006354:	f04f 33ff 	mov.w	r3, #4294967295
 8006358:	e000      	b.n	800635c <create_chain+0x12e>
 800635a:	2301      	movs	r3, #1
 800635c:	617b      	str	r3, [r7, #20]
	}

	return ncl;		/* Return new cluster number or error code */
 800635e:	697b      	ldr	r3, [r7, #20]
}
 8006360:	4618      	mov	r0, r3
 8006362:	3718      	adds	r7, #24
 8006364:	46bd      	mov	sp, r7
 8006366:	bd80      	pop	{r7, pc}

08006368 <clmt_clust>:
static
DWORD clmt_clust (	/* <2:Error, >=2:Cluster number */
	FIL* fp,		/* Pointer to the file object */
	DWORD ofs		/* File offset to be converted to cluster# */
)
{
 8006368:	b480      	push	{r7}
 800636a:	b087      	sub	sp, #28
 800636c:	af00      	add	r7, sp, #0
 800636e:	6078      	str	r0, [r7, #4]
 8006370:	6039      	str	r1, [r7, #0]
	DWORD cl, ncl, *tbl;


	tbl = fp->cltbl + 1;	/* Top of CLMT */
 8006372:	687b      	ldr	r3, [r7, #4]
 8006374:	f8d3 3224 	ldr.w	r3, [r3, #548]	; 0x224
 8006378:	3304      	adds	r3, #4
 800637a:	613b      	str	r3, [r7, #16]
	cl = ofs / SS(fp->fs) / fp->fs->csize;	/* Cluster order from top of the file */
 800637c:	683b      	ldr	r3, [r7, #0]
 800637e:	0a5b      	lsrs	r3, r3, #9
 8006380:	687a      	ldr	r2, [r7, #4]
 8006382:	f8d2 2200 	ldr.w	r2, [r2, #512]	; 0x200
 8006386:	f892 2202 	ldrb.w	r2, [r2, #514]	; 0x202
 800638a:	fbb3 f3f2 	udiv	r3, r3, r2
 800638e:	617b      	str	r3, [r7, #20]
	for (;;) {
		ncl = *tbl++;			/* Number of cluters in the fragment */
 8006390:	693b      	ldr	r3, [r7, #16]
 8006392:	1d1a      	adds	r2, r3, #4
 8006394:	613a      	str	r2, [r7, #16]
 8006396:	681b      	ldr	r3, [r3, #0]
 8006398:	60fb      	str	r3, [r7, #12]
		if (!ncl) return 0;		/* End of table? (error) */
 800639a:	68fb      	ldr	r3, [r7, #12]
 800639c:	2b00      	cmp	r3, #0
 800639e:	d101      	bne.n	80063a4 <clmt_clust+0x3c>
 80063a0:	2300      	movs	r3, #0
 80063a2:	e010      	b.n	80063c6 <clmt_clust+0x5e>
		if (cl < ncl) break;	/* In this fragment? */
 80063a4:	697a      	ldr	r2, [r7, #20]
 80063a6:	68fb      	ldr	r3, [r7, #12]
 80063a8:	429a      	cmp	r2, r3
 80063aa:	d307      	bcc.n	80063bc <clmt_clust+0x54>
		cl -= ncl; tbl++;		/* Next fragment */
 80063ac:	697a      	ldr	r2, [r7, #20]
 80063ae:	68fb      	ldr	r3, [r7, #12]
 80063b0:	1ad3      	subs	r3, r2, r3
 80063b2:	617b      	str	r3, [r7, #20]
 80063b4:	693b      	ldr	r3, [r7, #16]
 80063b6:	3304      	adds	r3, #4
 80063b8:	613b      	str	r3, [r7, #16]
		ncl = *tbl++;			/* Number of cluters in the fragment */
 80063ba:	e7e9      	b.n	8006390 <clmt_clust+0x28>
		if (cl < ncl) break;	/* In this fragment? */
 80063bc:	bf00      	nop
	}
	return cl + *tbl;	/* Return the cluster number */
 80063be:	693b      	ldr	r3, [r7, #16]
 80063c0:	681a      	ldr	r2, [r3, #0]
 80063c2:	697b      	ldr	r3, [r7, #20]
 80063c4:	4413      	add	r3, r2
}
 80063c6:	4618      	mov	r0, r3
 80063c8:	371c      	adds	r7, #28
 80063ca:	46bd      	mov	sp, r7
 80063cc:	bc80      	pop	{r7}
 80063ce:	4770      	bx	lr

080063d0 <dir_sdi>:
static
FRESULT dir_sdi (
	DIR* dp,		/* Pointer to directory object */
	UINT idx		/* Index of directory table */
)
{
 80063d0:	b580      	push	{r7, lr}
 80063d2:	b086      	sub	sp, #24
 80063d4:	af00      	add	r7, sp, #0
 80063d6:	6078      	str	r0, [r7, #4]
 80063d8:	6039      	str	r1, [r7, #0]
	DWORD clst, sect;
	UINT ic;


	dp->index = (WORD)idx;	/* Current index */
 80063da:	683b      	ldr	r3, [r7, #0]
 80063dc:	b29a      	uxth	r2, r3
 80063de:	687b      	ldr	r3, [r7, #4]
 80063e0:	f8a3 2206 	strh.w	r2, [r3, #518]	; 0x206
	clst = dp->sclust;		/* Table start cluster (0:root) */
 80063e4:	687b      	ldr	r3, [r7, #4]
 80063e6:	f8d3 3208 	ldr.w	r3, [r3, #520]	; 0x208
 80063ea:	617b      	str	r3, [r7, #20]
	if (clst == 1 || clst >= dp->fs->n_fatent)	/* Check start cluster range */
 80063ec:	697b      	ldr	r3, [r7, #20]
 80063ee:	2b01      	cmp	r3, #1
 80063f0:	d007      	beq.n	8006402 <dir_sdi+0x32>
 80063f2:	687b      	ldr	r3, [r7, #4]
 80063f4:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 80063f8:	f8d3 3214 	ldr.w	r3, [r3, #532]	; 0x214
 80063fc:	697a      	ldr	r2, [r7, #20]
 80063fe:	429a      	cmp	r2, r3
 8006400:	d301      	bcc.n	8006406 <dir_sdi+0x36>
		return FR_INT_ERR;
 8006402:	2302      	movs	r3, #2
 8006404:	e074      	b.n	80064f0 <dir_sdi+0x120>
	if (!clst && dp->fs->fs_type == FS_FAT32)	/* Replace cluster# 0 with root cluster# if in FAT32 */
 8006406:	697b      	ldr	r3, [r7, #20]
 8006408:	2b00      	cmp	r3, #0
 800640a:	d10c      	bne.n	8006426 <dir_sdi+0x56>
 800640c:	687b      	ldr	r3, [r7, #4]
 800640e:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 8006412:	f893 3200 	ldrb.w	r3, [r3, #512]	; 0x200
 8006416:	2b03      	cmp	r3, #3
 8006418:	d105      	bne.n	8006426 <dir_sdi+0x56>
		clst = dp->fs->dirbase;
 800641a:	687b      	ldr	r3, [r7, #4]
 800641c:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 8006420:	f8d3 3224 	ldr.w	r3, [r3, #548]	; 0x224
 8006424:	617b      	str	r3, [r7, #20]

	if (clst == 0) {	/* Static table (root-directory in FAT12/16) */
 8006426:	697b      	ldr	r3, [r7, #20]
 8006428:	2b00      	cmp	r3, #0
 800642a:	d111      	bne.n	8006450 <dir_sdi+0x80>
		if (idx >= dp->fs->n_rootdir)	/* Is index out of range? */
 800642c:	687b      	ldr	r3, [r7, #4]
 800642e:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 8006432:	f8b3 3208 	ldrh.w	r3, [r3, #520]	; 0x208
 8006436:	461a      	mov	r2, r3
 8006438:	683b      	ldr	r3, [r7, #0]
 800643a:	4293      	cmp	r3, r2
 800643c:	d301      	bcc.n	8006442 <dir_sdi+0x72>
			return FR_INT_ERR;
 800643e:	2302      	movs	r3, #2
 8006440:	e056      	b.n	80064f0 <dir_sdi+0x120>
		sect = dp->fs->dirbase;
 8006442:	687b      	ldr	r3, [r7, #4]
 8006444:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 8006448:	f8d3 3224 	ldr.w	r3, [r3, #548]	; 0x224
 800644c:	613b      	str	r3, [r7, #16]
 800644e:	e032      	b.n	80064b6 <dir_sdi+0xe6>
	}
	else {				/* Dynamic table (root-directory in FAT32 or sub-directory) */
		ic = SS(dp->fs) / SZ_DIRE * dp->fs->csize;	/* Entries per cluster */
 8006450:	687b      	ldr	r3, [r7, #4]
 8006452:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 8006456:	f893 3202 	ldrb.w	r3, [r3, #514]	; 0x202
 800645a:	011b      	lsls	r3, r3, #4
 800645c:	60fb      	str	r3, [r7, #12]
		while (idx >= ic) {	/* Follow cluster chain */
 800645e:	e01e      	b.n	800649e <dir_sdi+0xce>
			clst = get_fat(dp->fs, clst);				/* Get next cluster */
 8006460:	687b      	ldr	r3, [r7, #4]
 8006462:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 8006466:	6979      	ldr	r1, [r7, #20]
 8006468:	4618      	mov	r0, r3
 800646a:	f7ff fcc4 	bl	8005df6 <get_fat>
 800646e:	6178      	str	r0, [r7, #20]
			if (clst == 0xFFFFFFFF) return FR_DISK_ERR;	/* Disk error */
 8006470:	697b      	ldr	r3, [r7, #20]
 8006472:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006476:	d101      	bne.n	800647c <dir_sdi+0xac>
 8006478:	2301      	movs	r3, #1
 800647a:	e039      	b.n	80064f0 <dir_sdi+0x120>
			if (clst < 2 || clst >= dp->fs->n_fatent)	/* Reached to end of table or internal error */
 800647c:	697b      	ldr	r3, [r7, #20]
 800647e:	2b01      	cmp	r3, #1
 8006480:	d907      	bls.n	8006492 <dir_sdi+0xc2>
 8006482:	687b      	ldr	r3, [r7, #4]
 8006484:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 8006488:	f8d3 3214 	ldr.w	r3, [r3, #532]	; 0x214
 800648c:	697a      	ldr	r2, [r7, #20]
 800648e:	429a      	cmp	r2, r3
 8006490:	d301      	bcc.n	8006496 <dir_sdi+0xc6>
				return FR_INT_ERR;
 8006492:	2302      	movs	r3, #2
 8006494:	e02c      	b.n	80064f0 <dir_sdi+0x120>
			idx -= ic;
 8006496:	683a      	ldr	r2, [r7, #0]
 8006498:	68fb      	ldr	r3, [r7, #12]
 800649a:	1ad3      	subs	r3, r2, r3
 800649c:	603b      	str	r3, [r7, #0]
		while (idx >= ic) {	/* Follow cluster chain */
 800649e:	683a      	ldr	r2, [r7, #0]
 80064a0:	68fb      	ldr	r3, [r7, #12]
 80064a2:	429a      	cmp	r2, r3
 80064a4:	d2dc      	bcs.n	8006460 <dir_sdi+0x90>
		}
		sect = clust2sect(dp->fs, clst);
 80064a6:	687b      	ldr	r3, [r7, #4]
 80064a8:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 80064ac:	6979      	ldr	r1, [r7, #20]
 80064ae:	4618      	mov	r0, r3
 80064b0:	f7ff fc80 	bl	8005db4 <clust2sect>
 80064b4:	6138      	str	r0, [r7, #16]
	}
	dp->clust = clst;	/* Current cluster# */
 80064b6:	687b      	ldr	r3, [r7, #4]
 80064b8:	697a      	ldr	r2, [r7, #20]
 80064ba:	f8c3 220c 	str.w	r2, [r3, #524]	; 0x20c
	if (!sect) return FR_INT_ERR;
 80064be:	693b      	ldr	r3, [r7, #16]
 80064c0:	2b00      	cmp	r3, #0
 80064c2:	d101      	bne.n	80064c8 <dir_sdi+0xf8>
 80064c4:	2302      	movs	r3, #2
 80064c6:	e013      	b.n	80064f0 <dir_sdi+0x120>
	dp->sect = sect + idx / (SS(dp->fs) / SZ_DIRE);					/* Sector# of the directory entry */
 80064c8:	683b      	ldr	r3, [r7, #0]
 80064ca:	091a      	lsrs	r2, r3, #4
 80064cc:	693b      	ldr	r3, [r7, #16]
 80064ce:	441a      	add	r2, r3
 80064d0:	687b      	ldr	r3, [r7, #4]
 80064d2:	f8c3 2210 	str.w	r2, [r3, #528]	; 0x210
	dp->dir = dp->fs->win.d8 + (idx % (SS(dp->fs) / SZ_DIRE)) * SZ_DIRE;	/* Ptr to the entry in the sector */
 80064d6:	687b      	ldr	r3, [r7, #4]
 80064d8:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 80064dc:	461a      	mov	r2, r3
 80064de:	683b      	ldr	r3, [r7, #0]
 80064e0:	f003 030f 	and.w	r3, r3, #15
 80064e4:	015b      	lsls	r3, r3, #5
 80064e6:	441a      	add	r2, r3
 80064e8:	687b      	ldr	r3, [r7, #4]
 80064ea:	f8c3 2214 	str.w	r2, [r3, #532]	; 0x214

	return FR_OK;
 80064ee:	2300      	movs	r3, #0
}
 80064f0:	4618      	mov	r0, r3
 80064f2:	3718      	adds	r7, #24
 80064f4:	46bd      	mov	sp, r7
 80064f6:	bd80      	pop	{r7, pc}

080064f8 <dir_next>:
static
FRESULT dir_next (	/* FR_OK:Succeeded, FR_NO_FILE:End of table, FR_DENIED:Could not stretch */
	DIR* dp,		/* Pointer to the directory object */
	int stretch		/* 0: Do not stretch table, 1: Stretch table if needed */
)
{
 80064f8:	b590      	push	{r4, r7, lr}
 80064fa:	b087      	sub	sp, #28
 80064fc:	af00      	add	r7, sp, #0
 80064fe:	6078      	str	r0, [r7, #4]
 8006500:	6039      	str	r1, [r7, #0]
#if !_FS_READONLY
	UINT c;
#endif


	i = dp->index + 1;
 8006502:	687b      	ldr	r3, [r7, #4]
 8006504:	f8b3 3206 	ldrh.w	r3, [r3, #518]	; 0x206
 8006508:	3301      	adds	r3, #1
 800650a:	60fb      	str	r3, [r7, #12]
	if (!(i & 0xFFFF) || !dp->sect)	/* Report EOT when index has reached 65535 */
 800650c:	68fb      	ldr	r3, [r7, #12]
 800650e:	b29b      	uxth	r3, r3
 8006510:	2b00      	cmp	r3, #0
 8006512:	d004      	beq.n	800651e <dir_next+0x26>
 8006514:	687b      	ldr	r3, [r7, #4]
 8006516:	f8d3 3210 	ldr.w	r3, [r3, #528]	; 0x210
 800651a:	2b00      	cmp	r3, #0
 800651c:	d101      	bne.n	8006522 <dir_next+0x2a>
		return FR_NO_FILE;
 800651e:	2304      	movs	r3, #4
 8006520:	e0dd      	b.n	80066de <dir_next+0x1e6>

	if (!(i % (SS(dp->fs) / SZ_DIRE))) {	/* Sector changed? */
 8006522:	68fb      	ldr	r3, [r7, #12]
 8006524:	f003 030f 	and.w	r3, r3, #15
 8006528:	2b00      	cmp	r3, #0
 800652a:	f040 80c6 	bne.w	80066ba <dir_next+0x1c2>
		dp->sect++;					/* Next sector */
 800652e:	687b      	ldr	r3, [r7, #4]
 8006530:	f8d3 3210 	ldr.w	r3, [r3, #528]	; 0x210
 8006534:	1c5a      	adds	r2, r3, #1
 8006536:	687b      	ldr	r3, [r7, #4]
 8006538:	f8c3 2210 	str.w	r2, [r3, #528]	; 0x210

		if (!dp->clust) {		/* Static table */
 800653c:	687b      	ldr	r3, [r7, #4]
 800653e:	f8d3 320c 	ldr.w	r3, [r3, #524]	; 0x20c
 8006542:	2b00      	cmp	r3, #0
 8006544:	d10b      	bne.n	800655e <dir_next+0x66>
			if (i >= dp->fs->n_rootdir)	/* Report EOT if it reached end of static table */
 8006546:	687b      	ldr	r3, [r7, #4]
 8006548:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 800654c:	f8b3 3208 	ldrh.w	r3, [r3, #520]	; 0x208
 8006550:	461a      	mov	r2, r3
 8006552:	68fb      	ldr	r3, [r7, #12]
 8006554:	4293      	cmp	r3, r2
 8006556:	f0c0 80b0 	bcc.w	80066ba <dir_next+0x1c2>
				return FR_NO_FILE;
 800655a:	2304      	movs	r3, #4
 800655c:	e0bf      	b.n	80066de <dir_next+0x1e6>
		}
		else {					/* Dynamic table */
			if (((i / (SS(dp->fs) / SZ_DIRE)) & (dp->fs->csize - 1)) == 0) {	/* Cluster changed? */
 800655e:	68fb      	ldr	r3, [r7, #12]
 8006560:	091b      	lsrs	r3, r3, #4
 8006562:	687a      	ldr	r2, [r7, #4]
 8006564:	f8d2 2200 	ldr.w	r2, [r2, #512]	; 0x200
 8006568:	f892 2202 	ldrb.w	r2, [r2, #514]	; 0x202
 800656c:	3a01      	subs	r2, #1
 800656e:	4013      	ands	r3, r2
 8006570:	2b00      	cmp	r3, #0
 8006572:	f040 80a2 	bne.w	80066ba <dir_next+0x1c2>
				clst = get_fat(dp->fs, dp->clust);				/* Get next cluster */
 8006576:	687b      	ldr	r3, [r7, #4]
 8006578:	f8d3 2200 	ldr.w	r2, [r3, #512]	; 0x200
 800657c:	687b      	ldr	r3, [r7, #4]
 800657e:	f8d3 320c 	ldr.w	r3, [r3, #524]	; 0x20c
 8006582:	4619      	mov	r1, r3
 8006584:	4610      	mov	r0, r2
 8006586:	f7ff fc36 	bl	8005df6 <get_fat>
 800658a:	6178      	str	r0, [r7, #20]
				if (clst <= 1) return FR_INT_ERR;
 800658c:	697b      	ldr	r3, [r7, #20]
 800658e:	2b01      	cmp	r3, #1
 8006590:	d801      	bhi.n	8006596 <dir_next+0x9e>
 8006592:	2302      	movs	r3, #2
 8006594:	e0a3      	b.n	80066de <dir_next+0x1e6>
				if (clst == 0xFFFFFFFF) return FR_DISK_ERR;
 8006596:	697b      	ldr	r3, [r7, #20]
 8006598:	f1b3 3fff 	cmp.w	r3, #4294967295
 800659c:	d101      	bne.n	80065a2 <dir_next+0xaa>
 800659e:	2301      	movs	r3, #1
 80065a0:	e09d      	b.n	80066de <dir_next+0x1e6>
				if (clst >= dp->fs->n_fatent) {					/* If it reached end of dynamic table, */
 80065a2:	687b      	ldr	r3, [r7, #4]
 80065a4:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 80065a8:	f8d3 3214 	ldr.w	r3, [r3, #532]	; 0x214
 80065ac:	697a      	ldr	r2, [r7, #20]
 80065ae:	429a      	cmp	r2, r3
 80065b0:	d374      	bcc.n	800669c <dir_next+0x1a4>
#if !_FS_READONLY
					if (!stretch) return FR_NO_FILE;			/* If do not stretch, report EOT */
 80065b2:	683b      	ldr	r3, [r7, #0]
 80065b4:	2b00      	cmp	r3, #0
 80065b6:	d101      	bne.n	80065bc <dir_next+0xc4>
 80065b8:	2304      	movs	r3, #4
 80065ba:	e090      	b.n	80066de <dir_next+0x1e6>
					clst = create_chain(dp->fs, dp->clust);		/* Stretch cluster chain */
 80065bc:	687b      	ldr	r3, [r7, #4]
 80065be:	f8d3 2200 	ldr.w	r2, [r3, #512]	; 0x200
 80065c2:	687b      	ldr	r3, [r7, #4]
 80065c4:	f8d3 320c 	ldr.w	r3, [r3, #524]	; 0x20c
 80065c8:	4619      	mov	r1, r3
 80065ca:	4610      	mov	r0, r2
 80065cc:	f7ff fe2f 	bl	800622e <create_chain>
 80065d0:	6178      	str	r0, [r7, #20]
					if (clst == 0) return FR_DENIED;			/* No free cluster */
 80065d2:	697b      	ldr	r3, [r7, #20]
 80065d4:	2b00      	cmp	r3, #0
 80065d6:	d101      	bne.n	80065dc <dir_next+0xe4>
 80065d8:	2307      	movs	r3, #7
 80065da:	e080      	b.n	80066de <dir_next+0x1e6>
					if (clst == 1) return FR_INT_ERR;
 80065dc:	697b      	ldr	r3, [r7, #20]
 80065de:	2b01      	cmp	r3, #1
 80065e0:	d101      	bne.n	80065e6 <dir_next+0xee>
 80065e2:	2302      	movs	r3, #2
 80065e4:	e07b      	b.n	80066de <dir_next+0x1e6>
					if (clst == 0xFFFFFFFF) return FR_DISK_ERR;
 80065e6:	697b      	ldr	r3, [r7, #20]
 80065e8:	f1b3 3fff 	cmp.w	r3, #4294967295
 80065ec:	d101      	bne.n	80065f2 <dir_next+0xfa>
 80065ee:	2301      	movs	r3, #1
 80065f0:	e075      	b.n	80066de <dir_next+0x1e6>
					/* Clean-up stretched table */
					if (sync_window(dp->fs)) return FR_DISK_ERR;/* Flush disk access window */
 80065f2:	687b      	ldr	r3, [r7, #4]
 80065f4:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 80065f8:	4618      	mov	r0, r3
 80065fa:	f7ff fab7 	bl	8005b6c <sync_window>
 80065fe:	4603      	mov	r3, r0
 8006600:	2b00      	cmp	r3, #0
 8006602:	d001      	beq.n	8006608 <dir_next+0x110>
 8006604:	2301      	movs	r3, #1
 8006606:	e06a      	b.n	80066de <dir_next+0x1e6>
					mem_set(dp->fs->win.d8, 0, SS(dp->fs));		/* Clear window buffer */
 8006608:	687b      	ldr	r3, [r7, #4]
 800660a:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 800660e:	f44f 7200 	mov.w	r2, #512	; 0x200
 8006612:	2100      	movs	r1, #0
 8006614:	4618      	mov	r0, r3
 8006616:	f7ff f89e 	bl	8005756 <mem_set>
					dp->fs->winsect = clust2sect(dp->fs, clst);	/* Cluster start sector */
 800661a:	687b      	ldr	r3, [r7, #4]
 800661c:	f8d3 2200 	ldr.w	r2, [r3, #512]	; 0x200
 8006620:	687b      	ldr	r3, [r7, #4]
 8006622:	f8d3 4200 	ldr.w	r4, [r3, #512]	; 0x200
 8006626:	6979      	ldr	r1, [r7, #20]
 8006628:	4610      	mov	r0, r2
 800662a:	f7ff fbc3 	bl	8005db4 <clust2sect>
 800662e:	4603      	mov	r3, r0
 8006630:	f8c4 322c 	str.w	r3, [r4, #556]	; 0x22c
					for (c = 0; c < dp->fs->csize; c++) {		/* Fill the new cluster with 0 */
 8006634:	2300      	movs	r3, #0
 8006636:	613b      	str	r3, [r7, #16]
 8006638:	e01b      	b.n	8006672 <dir_next+0x17a>
						dp->fs->wflag = 1;
 800663a:	687b      	ldr	r3, [r7, #4]
 800663c:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 8006640:	2201      	movs	r2, #1
 8006642:	f883 2204 	strb.w	r2, [r3, #516]	; 0x204
						if (sync_window(dp->fs)) return FR_DISK_ERR;
 8006646:	687b      	ldr	r3, [r7, #4]
 8006648:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 800664c:	4618      	mov	r0, r3
 800664e:	f7ff fa8d 	bl	8005b6c <sync_window>
 8006652:	4603      	mov	r3, r0
 8006654:	2b00      	cmp	r3, #0
 8006656:	d001      	beq.n	800665c <dir_next+0x164>
 8006658:	2301      	movs	r3, #1
 800665a:	e040      	b.n	80066de <dir_next+0x1e6>
						dp->fs->winsect++;
 800665c:	687b      	ldr	r3, [r7, #4]
 800665e:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 8006662:	f8d3 222c 	ldr.w	r2, [r3, #556]	; 0x22c
 8006666:	3201      	adds	r2, #1
 8006668:	f8c3 222c 	str.w	r2, [r3, #556]	; 0x22c
					for (c = 0; c < dp->fs->csize; c++) {		/* Fill the new cluster with 0 */
 800666c:	693b      	ldr	r3, [r7, #16]
 800666e:	3301      	adds	r3, #1
 8006670:	613b      	str	r3, [r7, #16]
 8006672:	687b      	ldr	r3, [r7, #4]
 8006674:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 8006678:	f893 3202 	ldrb.w	r3, [r3, #514]	; 0x202
 800667c:	461a      	mov	r2, r3
 800667e:	693b      	ldr	r3, [r7, #16]
 8006680:	4293      	cmp	r3, r2
 8006682:	d3da      	bcc.n	800663a <dir_next+0x142>
					}
					dp->fs->winsect -= c;						/* Rewind window offset */
 8006684:	687b      	ldr	r3, [r7, #4]
 8006686:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 800668a:	f8d3 122c 	ldr.w	r1, [r3, #556]	; 0x22c
 800668e:	687b      	ldr	r3, [r7, #4]
 8006690:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 8006694:	693a      	ldr	r2, [r7, #16]
 8006696:	1a8a      	subs	r2, r1, r2
 8006698:	f8c3 222c 	str.w	r2, [r3, #556]	; 0x22c
#else
					if (!stretch) return FR_NO_FILE;			/* If do not stretch, report EOT (this is to suppress warning) */
					return FR_NO_FILE;							/* Report EOT */
#endif
				}
				dp->clust = clst;				/* Initialize data for new cluster */
 800669c:	687b      	ldr	r3, [r7, #4]
 800669e:	697a      	ldr	r2, [r7, #20]
 80066a0:	f8c3 220c 	str.w	r2, [r3, #524]	; 0x20c
				dp->sect = clust2sect(dp->fs, clst);
 80066a4:	687b      	ldr	r3, [r7, #4]
 80066a6:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 80066aa:	6979      	ldr	r1, [r7, #20]
 80066ac:	4618      	mov	r0, r3
 80066ae:	f7ff fb81 	bl	8005db4 <clust2sect>
 80066b2:	4602      	mov	r2, r0
 80066b4:	687b      	ldr	r3, [r7, #4]
 80066b6:	f8c3 2210 	str.w	r2, [r3, #528]	; 0x210
			}
		}
	}

	dp->index = (WORD)i;	/* Current index */
 80066ba:	68fb      	ldr	r3, [r7, #12]
 80066bc:	b29a      	uxth	r2, r3
 80066be:	687b      	ldr	r3, [r7, #4]
 80066c0:	f8a3 2206 	strh.w	r2, [r3, #518]	; 0x206
	dp->dir = dp->fs->win.d8 + (i % (SS(dp->fs) / SZ_DIRE)) * SZ_DIRE;	/* Current entry in the window */
 80066c4:	687b      	ldr	r3, [r7, #4]
 80066c6:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 80066ca:	461a      	mov	r2, r3
 80066cc:	68fb      	ldr	r3, [r7, #12]
 80066ce:	f003 030f 	and.w	r3, r3, #15
 80066d2:	015b      	lsls	r3, r3, #5
 80066d4:	441a      	add	r2, r3
 80066d6:	687b      	ldr	r3, [r7, #4]
 80066d8:	f8c3 2214 	str.w	r2, [r3, #532]	; 0x214

	return FR_OK;
 80066dc:	2300      	movs	r3, #0
}
 80066de:	4618      	mov	r0, r3
 80066e0:	371c      	adds	r7, #28
 80066e2:	46bd      	mov	sp, r7
 80066e4:	bd90      	pop	{r4, r7, pc}

080066e6 <dir_alloc>:
static
FRESULT dir_alloc (
	DIR* dp,	/* Pointer to the directory object */
	UINT nent	/* Number of contiguous entries to allocate (1-21) */
)
{
 80066e6:	b580      	push	{r7, lr}
 80066e8:	b084      	sub	sp, #16
 80066ea:	af00      	add	r7, sp, #0
 80066ec:	6078      	str	r0, [r7, #4]
 80066ee:	6039      	str	r1, [r7, #0]
	FRESULT res;
	UINT n;


	res = dir_sdi(dp, 0);
 80066f0:	2100      	movs	r1, #0
 80066f2:	6878      	ldr	r0, [r7, #4]
 80066f4:	f7ff fe6c 	bl	80063d0 <dir_sdi>
 80066f8:	4603      	mov	r3, r0
 80066fa:	73fb      	strb	r3, [r7, #15]
	if (res == FR_OK) {
 80066fc:	7bfb      	ldrb	r3, [r7, #15]
 80066fe:	2b00      	cmp	r3, #0
 8006700:	d131      	bne.n	8006766 <dir_alloc+0x80>
		n = 0;
 8006702:	2300      	movs	r3, #0
 8006704:	60bb      	str	r3, [r7, #8]
		do {
			res = move_window(dp->fs, dp->sect);
 8006706:	687b      	ldr	r3, [r7, #4]
 8006708:	f8d3 2200 	ldr.w	r2, [r3, #512]	; 0x200
 800670c:	687b      	ldr	r3, [r7, #4]
 800670e:	f8d3 3210 	ldr.w	r3, [r3, #528]	; 0x210
 8006712:	4619      	mov	r1, r3
 8006714:	4610      	mov	r0, r2
 8006716:	f7ff fa72 	bl	8005bfe <move_window>
 800671a:	4603      	mov	r3, r0
 800671c:	73fb      	strb	r3, [r7, #15]
			if (res != FR_OK) break;
 800671e:	7bfb      	ldrb	r3, [r7, #15]
 8006720:	2b00      	cmp	r3, #0
 8006722:	d11f      	bne.n	8006764 <dir_alloc+0x7e>
			if (dp->dir[0] == DDEM || dp->dir[0] == 0) {	/* Is it a free entry? */
 8006724:	687b      	ldr	r3, [r7, #4]
 8006726:	f8d3 3214 	ldr.w	r3, [r3, #532]	; 0x214
 800672a:	781b      	ldrb	r3, [r3, #0]
 800672c:	2be5      	cmp	r3, #229	; 0xe5
 800672e:	d005      	beq.n	800673c <dir_alloc+0x56>
 8006730:	687b      	ldr	r3, [r7, #4]
 8006732:	f8d3 3214 	ldr.w	r3, [r3, #532]	; 0x214
 8006736:	781b      	ldrb	r3, [r3, #0]
 8006738:	2b00      	cmp	r3, #0
 800673a:	d107      	bne.n	800674c <dir_alloc+0x66>
				if (++n == nent) break;	/* A block of contiguous free entries is found */
 800673c:	68bb      	ldr	r3, [r7, #8]
 800673e:	3301      	adds	r3, #1
 8006740:	60bb      	str	r3, [r7, #8]
 8006742:	68ba      	ldr	r2, [r7, #8]
 8006744:	683b      	ldr	r3, [r7, #0]
 8006746:	429a      	cmp	r2, r3
 8006748:	d102      	bne.n	8006750 <dir_alloc+0x6a>
 800674a:	e00c      	b.n	8006766 <dir_alloc+0x80>
			} else {
				n = 0;					/* Not a blank entry. Restart to search */
 800674c:	2300      	movs	r3, #0
 800674e:	60bb      	str	r3, [r7, #8]
			}
			res = dir_next(dp, 1);		/* Next entry with table stretch enabled */
 8006750:	2101      	movs	r1, #1
 8006752:	6878      	ldr	r0, [r7, #4]
 8006754:	f7ff fed0 	bl	80064f8 <dir_next>
 8006758:	4603      	mov	r3, r0
 800675a:	73fb      	strb	r3, [r7, #15]
		} while (res == FR_OK);
 800675c:	7bfb      	ldrb	r3, [r7, #15]
 800675e:	2b00      	cmp	r3, #0
 8006760:	d0d1      	beq.n	8006706 <dir_alloc+0x20>
 8006762:	e000      	b.n	8006766 <dir_alloc+0x80>
			if (res != FR_OK) break;
 8006764:	bf00      	nop
	}
	if (res == FR_NO_FILE) res = FR_DENIED;	/* No directory entry to allocate */
 8006766:	7bfb      	ldrb	r3, [r7, #15]
 8006768:	2b04      	cmp	r3, #4
 800676a:	d101      	bne.n	8006770 <dir_alloc+0x8a>
 800676c:	2307      	movs	r3, #7
 800676e:	73fb      	strb	r3, [r7, #15]
	return res;
 8006770:	7bfb      	ldrb	r3, [r7, #15]
}
 8006772:	4618      	mov	r0, r3
 8006774:	3710      	adds	r7, #16
 8006776:	46bd      	mov	sp, r7
 8006778:	bd80      	pop	{r7, pc}

0800677a <ld_clust>:
static
DWORD ld_clust (
	FATFS* fs,	/* Pointer to the fs object */
	BYTE* dir	/* Pointer to the directory entry */
)
{
 800677a:	b480      	push	{r7}
 800677c:	b085      	sub	sp, #20
 800677e:	af00      	add	r7, sp, #0
 8006780:	6078      	str	r0, [r7, #4]
 8006782:	6039      	str	r1, [r7, #0]
	DWORD cl;

	cl = LD_WORD(dir + DIR_FstClusLO);
 8006784:	683b      	ldr	r3, [r7, #0]
 8006786:	331b      	adds	r3, #27
 8006788:	781b      	ldrb	r3, [r3, #0]
 800678a:	021b      	lsls	r3, r3, #8
 800678c:	b21a      	sxth	r2, r3
 800678e:	683b      	ldr	r3, [r7, #0]
 8006790:	331a      	adds	r3, #26
 8006792:	781b      	ldrb	r3, [r3, #0]
 8006794:	b21b      	sxth	r3, r3
 8006796:	4313      	orrs	r3, r2
 8006798:	b21b      	sxth	r3, r3
 800679a:	b29b      	uxth	r3, r3
 800679c:	60fb      	str	r3, [r7, #12]
	if (fs->fs_type == FS_FAT32)
 800679e:	687b      	ldr	r3, [r7, #4]
 80067a0:	f893 3200 	ldrb.w	r3, [r3, #512]	; 0x200
 80067a4:	2b03      	cmp	r3, #3
 80067a6:	d10f      	bne.n	80067c8 <ld_clust+0x4e>
		cl |= (DWORD)LD_WORD(dir + DIR_FstClusHI) << 16;
 80067a8:	683b      	ldr	r3, [r7, #0]
 80067aa:	3315      	adds	r3, #21
 80067ac:	781b      	ldrb	r3, [r3, #0]
 80067ae:	021b      	lsls	r3, r3, #8
 80067b0:	b21a      	sxth	r2, r3
 80067b2:	683b      	ldr	r3, [r7, #0]
 80067b4:	3314      	adds	r3, #20
 80067b6:	781b      	ldrb	r3, [r3, #0]
 80067b8:	b21b      	sxth	r3, r3
 80067ba:	4313      	orrs	r3, r2
 80067bc:	b21b      	sxth	r3, r3
 80067be:	b29b      	uxth	r3, r3
 80067c0:	041b      	lsls	r3, r3, #16
 80067c2:	68fa      	ldr	r2, [r7, #12]
 80067c4:	4313      	orrs	r3, r2
 80067c6:	60fb      	str	r3, [r7, #12]

	return cl;
 80067c8:	68fb      	ldr	r3, [r7, #12]
}
 80067ca:	4618      	mov	r0, r3
 80067cc:	3714      	adds	r7, #20
 80067ce:	46bd      	mov	sp, r7
 80067d0:	bc80      	pop	{r7}
 80067d2:	4770      	bx	lr

080067d4 <st_clust>:
static
void st_clust (
	BYTE* dir,	/* Pointer to the directory entry */
	DWORD cl	/* Value to be set */
)
{
 80067d4:	b480      	push	{r7}
 80067d6:	b083      	sub	sp, #12
 80067d8:	af00      	add	r7, sp, #0
 80067da:	6078      	str	r0, [r7, #4]
 80067dc:	6039      	str	r1, [r7, #0]
	ST_WORD(dir + DIR_FstClusLO, cl);
 80067de:	687b      	ldr	r3, [r7, #4]
 80067e0:	331a      	adds	r3, #26
 80067e2:	683a      	ldr	r2, [r7, #0]
 80067e4:	b2d2      	uxtb	r2, r2
 80067e6:	701a      	strb	r2, [r3, #0]
 80067e8:	683b      	ldr	r3, [r7, #0]
 80067ea:	b29b      	uxth	r3, r3
 80067ec:	0a1b      	lsrs	r3, r3, #8
 80067ee:	b29a      	uxth	r2, r3
 80067f0:	687b      	ldr	r3, [r7, #4]
 80067f2:	331b      	adds	r3, #27
 80067f4:	b2d2      	uxtb	r2, r2
 80067f6:	701a      	strb	r2, [r3, #0]
	ST_WORD(dir + DIR_FstClusHI, cl >> 16);
 80067f8:	683b      	ldr	r3, [r7, #0]
 80067fa:	0c1a      	lsrs	r2, r3, #16
 80067fc:	687b      	ldr	r3, [r7, #4]
 80067fe:	3314      	adds	r3, #20
 8006800:	b2d2      	uxtb	r2, r2
 8006802:	701a      	strb	r2, [r3, #0]
 8006804:	683b      	ldr	r3, [r7, #0]
 8006806:	0c1b      	lsrs	r3, r3, #16
 8006808:	b29b      	uxth	r3, r3
 800680a:	0a1b      	lsrs	r3, r3, #8
 800680c:	b29a      	uxth	r2, r3
 800680e:	687b      	ldr	r3, [r7, #4]
 8006810:	3315      	adds	r3, #21
 8006812:	b2d2      	uxtb	r2, r2
 8006814:	701a      	strb	r2, [r3, #0]
}
 8006816:	bf00      	nop
 8006818:	370c      	adds	r7, #12
 800681a:	46bd      	mov	sp, r7
 800681c:	bc80      	pop	{r7}
 800681e:	4770      	bx	lr

08006820 <dir_find>:

static
FRESULT dir_find (
	DIR* dp			/* Pointer to the directory object linked to the file name */
)
{
 8006820:	b580      	push	{r7, lr}
 8006822:	b086      	sub	sp, #24
 8006824:	af00      	add	r7, sp, #0
 8006826:	6078      	str	r0, [r7, #4]
	BYTE c, *dir;
#if _USE_LFN
	BYTE a, ord, sum;
#endif

	res = dir_sdi(dp, 0);			/* Rewind directory object */
 8006828:	2100      	movs	r1, #0
 800682a:	6878      	ldr	r0, [r7, #4]
 800682c:	f7ff fdd0 	bl	80063d0 <dir_sdi>
 8006830:	4603      	mov	r3, r0
 8006832:	75fb      	strb	r3, [r7, #23]
	if (res != FR_OK) return res;
 8006834:	7dfb      	ldrb	r3, [r7, #23]
 8006836:	2b00      	cmp	r3, #0
 8006838:	d001      	beq.n	800683e <dir_find+0x1e>
 800683a:	7dfb      	ldrb	r3, [r7, #23]
 800683c:	e03b      	b.n	80068b6 <dir_find+0x96>

#if _USE_LFN
	ord = sum = 0xFF; dp->lfn_idx = 0xFFFF;	/* Reset LFN sequence */
#endif
	do {
		res = move_window(dp->fs, dp->sect);
 800683e:	687b      	ldr	r3, [r7, #4]
 8006840:	f8d3 2200 	ldr.w	r2, [r3, #512]	; 0x200
 8006844:	687b      	ldr	r3, [r7, #4]
 8006846:	f8d3 3210 	ldr.w	r3, [r3, #528]	; 0x210
 800684a:	4619      	mov	r1, r3
 800684c:	4610      	mov	r0, r2
 800684e:	f7ff f9d6 	bl	8005bfe <move_window>
 8006852:	4603      	mov	r3, r0
 8006854:	75fb      	strb	r3, [r7, #23]
		if (res != FR_OK) break;
 8006856:	7dfb      	ldrb	r3, [r7, #23]
 8006858:	2b00      	cmp	r3, #0
 800685a:	d128      	bne.n	80068ae <dir_find+0x8e>
		dir = dp->dir;					/* Ptr to the directory entry of current index */
 800685c:	687b      	ldr	r3, [r7, #4]
 800685e:	f8d3 3214 	ldr.w	r3, [r3, #532]	; 0x214
 8006862:	613b      	str	r3, [r7, #16]
		c = dir[DIR_Name];
 8006864:	693b      	ldr	r3, [r7, #16]
 8006866:	781b      	ldrb	r3, [r3, #0]
 8006868:	73fb      	strb	r3, [r7, #15]
		if (c == 0) { res = FR_NO_FILE; break; }	/* Reached to end of table */
 800686a:	7bfb      	ldrb	r3, [r7, #15]
 800686c:	2b00      	cmp	r3, #0
 800686e:	d102      	bne.n	8006876 <dir_find+0x56>
 8006870:	2304      	movs	r3, #4
 8006872:	75fb      	strb	r3, [r7, #23]
 8006874:	e01e      	b.n	80068b4 <dir_find+0x94>
				if (!(dp->fn[NSFLAG] & NS_LOSS) && !mem_cmp(dir, dp->fn, 11)) break;	/* SFN matched? */
				ord = 0xFF; dp->lfn_idx = 0xFFFF;	/* Reset LFN sequence */
			}
		}
#else		/* Non LFN configuration */
		if (!(dir[DIR_Attr] & AM_VOL) && !mem_cmp(dir, dp->fn, 11)) /* Is it a valid entry? */
 8006876:	693b      	ldr	r3, [r7, #16]
 8006878:	330b      	adds	r3, #11
 800687a:	781b      	ldrb	r3, [r3, #0]
 800687c:	f003 0308 	and.w	r3, r3, #8
 8006880:	2b00      	cmp	r3, #0
 8006882:	d10a      	bne.n	800689a <dir_find+0x7a>
 8006884:	687b      	ldr	r3, [r7, #4]
 8006886:	f8d3 3218 	ldr.w	r3, [r3, #536]	; 0x218
 800688a:	220b      	movs	r2, #11
 800688c:	4619      	mov	r1, r3
 800688e:	6938      	ldr	r0, [r7, #16]
 8006890:	f7fe ff7a 	bl	8005788 <mem_cmp>
 8006894:	4603      	mov	r3, r0
 8006896:	2b00      	cmp	r3, #0
 8006898:	d00b      	beq.n	80068b2 <dir_find+0x92>
			break;
#endif
		res = dir_next(dp, 0);		/* Next entry */
 800689a:	2100      	movs	r1, #0
 800689c:	6878      	ldr	r0, [r7, #4]
 800689e:	f7ff fe2b 	bl	80064f8 <dir_next>
 80068a2:	4603      	mov	r3, r0
 80068a4:	75fb      	strb	r3, [r7, #23]
	} while (res == FR_OK);
 80068a6:	7dfb      	ldrb	r3, [r7, #23]
 80068a8:	2b00      	cmp	r3, #0
 80068aa:	d0c8      	beq.n	800683e <dir_find+0x1e>
 80068ac:	e002      	b.n	80068b4 <dir_find+0x94>
		if (res != FR_OK) break;
 80068ae:	bf00      	nop
 80068b0:	e000      	b.n	80068b4 <dir_find+0x94>
			break;
 80068b2:	bf00      	nop

	return res;
 80068b4:	7dfb      	ldrb	r3, [r7, #23]
}
 80068b6:	4618      	mov	r0, r3
 80068b8:	3718      	adds	r7, #24
 80068ba:	46bd      	mov	sp, r7
 80068bc:	bd80      	pop	{r7, pc}

080068be <dir_read>:
static
FRESULT dir_read (
	DIR* dp,		/* Pointer to the directory object */
	int vol			/* Filtered by 0:file/directory or 1:volume label */
)
{
 80068be:	b580      	push	{r7, lr}
 80068c0:	b086      	sub	sp, #24
 80068c2:	af00      	add	r7, sp, #0
 80068c4:	6078      	str	r0, [r7, #4]
 80068c6:	6039      	str	r1, [r7, #0]
	BYTE a, c, *dir;
#if _USE_LFN
	BYTE ord = 0xFF, sum = 0xFF;
#endif

	res = FR_NO_FILE;
 80068c8:	2304      	movs	r3, #4
 80068ca:	75fb      	strb	r3, [r7, #23]
	while (dp->sect) {
 80068cc:	e03f      	b.n	800694e <dir_read+0x90>
		res = move_window(dp->fs, dp->sect);
 80068ce:	687b      	ldr	r3, [r7, #4]
 80068d0:	f8d3 2200 	ldr.w	r2, [r3, #512]	; 0x200
 80068d4:	687b      	ldr	r3, [r7, #4]
 80068d6:	f8d3 3210 	ldr.w	r3, [r3, #528]	; 0x210
 80068da:	4619      	mov	r1, r3
 80068dc:	4610      	mov	r0, r2
 80068de:	f7ff f98e 	bl	8005bfe <move_window>
 80068e2:	4603      	mov	r3, r0
 80068e4:	75fb      	strb	r3, [r7, #23]
		if (res != FR_OK) break;
 80068e6:	7dfb      	ldrb	r3, [r7, #23]
 80068e8:	2b00      	cmp	r3, #0
 80068ea:	d136      	bne.n	800695a <dir_read+0x9c>
		dir = dp->dir;					/* Ptr to the directory entry of current index */
 80068ec:	687b      	ldr	r3, [r7, #4]
 80068ee:	f8d3 3214 	ldr.w	r3, [r3, #532]	; 0x214
 80068f2:	613b      	str	r3, [r7, #16]
		c = dir[DIR_Name];
 80068f4:	693b      	ldr	r3, [r7, #16]
 80068f6:	781b      	ldrb	r3, [r3, #0]
 80068f8:	73fb      	strb	r3, [r7, #15]
		if (c == 0) { res = FR_NO_FILE; break; }	/* Reached to end of table */
 80068fa:	7bfb      	ldrb	r3, [r7, #15]
 80068fc:	2b00      	cmp	r3, #0
 80068fe:	d102      	bne.n	8006906 <dir_read+0x48>
 8006900:	2304      	movs	r3, #4
 8006902:	75fb      	strb	r3, [r7, #23]
 8006904:	e02e      	b.n	8006964 <dir_read+0xa6>
		a = dir[DIR_Attr] & AM_MASK;
 8006906:	693b      	ldr	r3, [r7, #16]
 8006908:	330b      	adds	r3, #11
 800690a:	781b      	ldrb	r3, [r3, #0]
 800690c:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8006910:	73bb      	strb	r3, [r7, #14]
					dp->lfn_idx = 0xFFFF;		/* It has no LFN. */
				break;
			}
		}
#else		/* Non LFN configuration */
		if (c != DDEM && (_FS_RPATH || c != '.') && a != AM_LFN && (int)((a & ~AM_ARC) == AM_VOL) == vol)	/* Is it a valid entry? */
 8006912:	7bfb      	ldrb	r3, [r7, #15]
 8006914:	2be5      	cmp	r3, #229	; 0xe5
 8006916:	d011      	beq.n	800693c <dir_read+0x7e>
 8006918:	7bfb      	ldrb	r3, [r7, #15]
 800691a:	2b2e      	cmp	r3, #46	; 0x2e
 800691c:	d00e      	beq.n	800693c <dir_read+0x7e>
 800691e:	7bbb      	ldrb	r3, [r7, #14]
 8006920:	2b0f      	cmp	r3, #15
 8006922:	d00b      	beq.n	800693c <dir_read+0x7e>
 8006924:	7bbb      	ldrb	r3, [r7, #14]
 8006926:	f023 0320 	bic.w	r3, r3, #32
 800692a:	2b08      	cmp	r3, #8
 800692c:	bf0c      	ite	eq
 800692e:	2301      	moveq	r3, #1
 8006930:	2300      	movne	r3, #0
 8006932:	b2db      	uxtb	r3, r3
 8006934:	461a      	mov	r2, r3
 8006936:	683b      	ldr	r3, [r7, #0]
 8006938:	4293      	cmp	r3, r2
 800693a:	d010      	beq.n	800695e <dir_read+0xa0>
			break;
#endif
		res = dir_next(dp, 0);				/* Next entry */
 800693c:	2100      	movs	r1, #0
 800693e:	6878      	ldr	r0, [r7, #4]
 8006940:	f7ff fdda 	bl	80064f8 <dir_next>
 8006944:	4603      	mov	r3, r0
 8006946:	75fb      	strb	r3, [r7, #23]
		if (res != FR_OK) break;
 8006948:	7dfb      	ldrb	r3, [r7, #23]
 800694a:	2b00      	cmp	r3, #0
 800694c:	d109      	bne.n	8006962 <dir_read+0xa4>
	while (dp->sect) {
 800694e:	687b      	ldr	r3, [r7, #4]
 8006950:	f8d3 3210 	ldr.w	r3, [r3, #528]	; 0x210
 8006954:	2b00      	cmp	r3, #0
 8006956:	d1ba      	bne.n	80068ce <dir_read+0x10>
 8006958:	e004      	b.n	8006964 <dir_read+0xa6>
		if (res != FR_OK) break;
 800695a:	bf00      	nop
 800695c:	e002      	b.n	8006964 <dir_read+0xa6>
			break;
 800695e:	bf00      	nop
 8006960:	e000      	b.n	8006964 <dir_read+0xa6>
		if (res != FR_OK) break;
 8006962:	bf00      	nop
	}

	if (res != FR_OK) dp->sect = 0;
 8006964:	7dfb      	ldrb	r3, [r7, #23]
 8006966:	2b00      	cmp	r3, #0
 8006968:	d003      	beq.n	8006972 <dir_read+0xb4>
 800696a:	687b      	ldr	r3, [r7, #4]
 800696c:	2200      	movs	r2, #0
 800696e:	f8c3 2210 	str.w	r2, [r3, #528]	; 0x210

	return res;
 8006972:	7dfb      	ldrb	r3, [r7, #23]
}
 8006974:	4618      	mov	r0, r3
 8006976:	3718      	adds	r7, #24
 8006978:	46bd      	mov	sp, r7
 800697a:	bd80      	pop	{r7, pc}

0800697c <dir_register>:
#if !_FS_READONLY
static
FRESULT dir_register (	/* FR_OK:Successful, FR_DENIED:No free entry or too many SFN collision, FR_DISK_ERR:Disk error */
	DIR* dp				/* Target directory with object name to be created */
)
{
 800697c:	b580      	push	{r7, lr}
 800697e:	b084      	sub	sp, #16
 8006980:	af00      	add	r7, sp, #0
 8006982:	6078      	str	r0, [r7, #4]
				res = dir_next(dp, 0);	/* Next entry */
			} while (res == FR_OK && --nent);
		}
	}
#else	/* Non LFN configuration */
	res = dir_alloc(dp, 1);		/* Allocate an entry for SFN */
 8006984:	2101      	movs	r1, #1
 8006986:	6878      	ldr	r0, [r7, #4]
 8006988:	f7ff fead 	bl	80066e6 <dir_alloc>
 800698c:	4603      	mov	r3, r0
 800698e:	73fb      	strb	r3, [r7, #15]
#endif

	if (res == FR_OK) {				/* Set SFN entry */
 8006990:	7bfb      	ldrb	r3, [r7, #15]
 8006992:	2b00      	cmp	r3, #0
 8006994:	d126      	bne.n	80069e4 <dir_register+0x68>
		res = move_window(dp->fs, dp->sect);
 8006996:	687b      	ldr	r3, [r7, #4]
 8006998:	f8d3 2200 	ldr.w	r2, [r3, #512]	; 0x200
 800699c:	687b      	ldr	r3, [r7, #4]
 800699e:	f8d3 3210 	ldr.w	r3, [r3, #528]	; 0x210
 80069a2:	4619      	mov	r1, r3
 80069a4:	4610      	mov	r0, r2
 80069a6:	f7ff f92a 	bl	8005bfe <move_window>
 80069aa:	4603      	mov	r3, r0
 80069ac:	73fb      	strb	r3, [r7, #15]
		if (res == FR_OK) {
 80069ae:	7bfb      	ldrb	r3, [r7, #15]
 80069b0:	2b00      	cmp	r3, #0
 80069b2:	d117      	bne.n	80069e4 <dir_register+0x68>
			mem_set(dp->dir, 0, SZ_DIRE);	/* Clean the entry */
 80069b4:	687b      	ldr	r3, [r7, #4]
 80069b6:	f8d3 3214 	ldr.w	r3, [r3, #532]	; 0x214
 80069ba:	2220      	movs	r2, #32
 80069bc:	2100      	movs	r1, #0
 80069be:	4618      	mov	r0, r3
 80069c0:	f7fe fec9 	bl	8005756 <mem_set>
			mem_cpy(dp->dir, dp->fn, 11);	/* Put SFN */
 80069c4:	687b      	ldr	r3, [r7, #4]
 80069c6:	f8d3 0214 	ldr.w	r0, [r3, #532]	; 0x214
 80069ca:	687b      	ldr	r3, [r7, #4]
 80069cc:	f8d3 3218 	ldr.w	r3, [r3, #536]	; 0x218
 80069d0:	220b      	movs	r2, #11
 80069d2:	4619      	mov	r1, r3
 80069d4:	f7fe fea2 	bl	800571c <mem_cpy>
#if _USE_LFN
			dp->dir[DIR_NTres] = dp->fn[NSFLAG] & (NS_BODY | NS_EXT);	/* Put NT flag */
#endif
			dp->fs->wflag = 1;
 80069d8:	687b      	ldr	r3, [r7, #4]
 80069da:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 80069de:	2201      	movs	r2, #1
 80069e0:	f883 2204 	strb.w	r2, [r3, #516]	; 0x204
		}
	}

	return res;
 80069e4:	7bfb      	ldrb	r3, [r7, #15]
}
 80069e6:	4618      	mov	r0, r3
 80069e8:	3710      	adds	r7, #16
 80069ea:	46bd      	mov	sp, r7
 80069ec:	bd80      	pop	{r7, pc}

080069ee <get_fileinfo>:
static
void get_fileinfo (		/* No return code */
	DIR* dp,			/* Pointer to the directory object */
	FILINFO* fno	 	/* Pointer to the file information to be filled */
)
{
 80069ee:	b480      	push	{r7}
 80069f0:	b087      	sub	sp, #28
 80069f2:	af00      	add	r7, sp, #0
 80069f4:	6078      	str	r0, [r7, #4]
 80069f6:	6039      	str	r1, [r7, #0]
	BYTE *dir;
#if _USE_LFN
	WCHAR w, *lfn;
#endif

	p = fno->fname;
 80069f8:	683b      	ldr	r3, [r7, #0]
 80069fa:	3309      	adds	r3, #9
 80069fc:	613b      	str	r3, [r7, #16]
	if (dp->sect) {		/* Get SFN */
 80069fe:	687b      	ldr	r3, [r7, #4]
 8006a00:	f8d3 3210 	ldr.w	r3, [r3, #528]	; 0x210
 8006a04:	2b00      	cmp	r3, #0
 8006a06:	d05a      	beq.n	8006abe <get_fileinfo+0xd0>
		dir = dp->dir;
 8006a08:	687b      	ldr	r3, [r7, #4]
 8006a0a:	f8d3 3214 	ldr.w	r3, [r3, #532]	; 0x214
 8006a0e:	60bb      	str	r3, [r7, #8]
		i = 0;
 8006a10:	2300      	movs	r3, #0
 8006a12:	617b      	str	r3, [r7, #20]
		while (i < 11) {		/* Copy name body and extension */
 8006a14:	e01c      	b.n	8006a50 <get_fileinfo+0x62>
			c = (TCHAR)dir[i++];
 8006a16:	697b      	ldr	r3, [r7, #20]
 8006a18:	1c5a      	adds	r2, r3, #1
 8006a1a:	617a      	str	r2, [r7, #20]
 8006a1c:	68ba      	ldr	r2, [r7, #8]
 8006a1e:	4413      	add	r3, r2
 8006a20:	781b      	ldrb	r3, [r3, #0]
 8006a22:	73fb      	strb	r3, [r7, #15]
			if (c == ' ') continue;				/* Skip padding spaces */
 8006a24:	7bfb      	ldrb	r3, [r7, #15]
 8006a26:	2b20      	cmp	r3, #32
 8006a28:	d100      	bne.n	8006a2c <get_fileinfo+0x3e>
 8006a2a:	e011      	b.n	8006a50 <get_fileinfo+0x62>
			if (c == RDDEM) c = (TCHAR)DDEM;	/* Restore replaced DDEM character */
 8006a2c:	7bfb      	ldrb	r3, [r7, #15]
 8006a2e:	2b05      	cmp	r3, #5
 8006a30:	d101      	bne.n	8006a36 <get_fileinfo+0x48>
 8006a32:	23e5      	movs	r3, #229	; 0xe5
 8006a34:	73fb      	strb	r3, [r7, #15]
			if (i == 9) *p++ = '.';				/* Insert a . if extension is exist */
 8006a36:	697b      	ldr	r3, [r7, #20]
 8006a38:	2b09      	cmp	r3, #9
 8006a3a:	d104      	bne.n	8006a46 <get_fileinfo+0x58>
 8006a3c:	693b      	ldr	r3, [r7, #16]
 8006a3e:	1c5a      	adds	r2, r3, #1
 8006a40:	613a      	str	r2, [r7, #16]
 8006a42:	222e      	movs	r2, #46	; 0x2e
 8006a44:	701a      	strb	r2, [r3, #0]
				c = c << 8 | dir[i++];
			c = ff_convert(c, 1);	/* OEM -> Unicode */
			if (!c) c = '?';
#endif
#endif
			*p++ = c;
 8006a46:	693b      	ldr	r3, [r7, #16]
 8006a48:	1c5a      	adds	r2, r3, #1
 8006a4a:	613a      	str	r2, [r7, #16]
 8006a4c:	7bfa      	ldrb	r2, [r7, #15]
 8006a4e:	701a      	strb	r2, [r3, #0]
		while (i < 11) {		/* Copy name body and extension */
 8006a50:	697b      	ldr	r3, [r7, #20]
 8006a52:	2b0a      	cmp	r3, #10
 8006a54:	d9df      	bls.n	8006a16 <get_fileinfo+0x28>
		}
		fno->fattrib = dir[DIR_Attr];				/* Attribute */
 8006a56:	68bb      	ldr	r3, [r7, #8]
 8006a58:	7ada      	ldrb	r2, [r3, #11]
 8006a5a:	683b      	ldr	r3, [r7, #0]
 8006a5c:	721a      	strb	r2, [r3, #8]
		fno->fsize = LD_DWORD(dir + DIR_FileSize);	/* Size */
 8006a5e:	68bb      	ldr	r3, [r7, #8]
 8006a60:	331f      	adds	r3, #31
 8006a62:	781b      	ldrb	r3, [r3, #0]
 8006a64:	061a      	lsls	r2, r3, #24
 8006a66:	68bb      	ldr	r3, [r7, #8]
 8006a68:	331e      	adds	r3, #30
 8006a6a:	781b      	ldrb	r3, [r3, #0]
 8006a6c:	041b      	lsls	r3, r3, #16
 8006a6e:	4313      	orrs	r3, r2
 8006a70:	68ba      	ldr	r2, [r7, #8]
 8006a72:	321d      	adds	r2, #29
 8006a74:	7812      	ldrb	r2, [r2, #0]
 8006a76:	0212      	lsls	r2, r2, #8
 8006a78:	4313      	orrs	r3, r2
 8006a7a:	68ba      	ldr	r2, [r7, #8]
 8006a7c:	321c      	adds	r2, #28
 8006a7e:	7812      	ldrb	r2, [r2, #0]
 8006a80:	431a      	orrs	r2, r3
 8006a82:	683b      	ldr	r3, [r7, #0]
 8006a84:	601a      	str	r2, [r3, #0]
		fno->fdate = LD_WORD(dir + DIR_WrtDate);	/* Date */
 8006a86:	68bb      	ldr	r3, [r7, #8]
 8006a88:	3319      	adds	r3, #25
 8006a8a:	781b      	ldrb	r3, [r3, #0]
 8006a8c:	021b      	lsls	r3, r3, #8
 8006a8e:	b21a      	sxth	r2, r3
 8006a90:	68bb      	ldr	r3, [r7, #8]
 8006a92:	3318      	adds	r3, #24
 8006a94:	781b      	ldrb	r3, [r3, #0]
 8006a96:	b21b      	sxth	r3, r3
 8006a98:	4313      	orrs	r3, r2
 8006a9a:	b21b      	sxth	r3, r3
 8006a9c:	b29a      	uxth	r2, r3
 8006a9e:	683b      	ldr	r3, [r7, #0]
 8006aa0:	809a      	strh	r2, [r3, #4]
		fno->ftime = LD_WORD(dir + DIR_WrtTime);	/* Time */
 8006aa2:	68bb      	ldr	r3, [r7, #8]
 8006aa4:	3317      	adds	r3, #23
 8006aa6:	781b      	ldrb	r3, [r3, #0]
 8006aa8:	021b      	lsls	r3, r3, #8
 8006aaa:	b21a      	sxth	r2, r3
 8006aac:	68bb      	ldr	r3, [r7, #8]
 8006aae:	3316      	adds	r3, #22
 8006ab0:	781b      	ldrb	r3, [r3, #0]
 8006ab2:	b21b      	sxth	r3, r3
 8006ab4:	4313      	orrs	r3, r2
 8006ab6:	b21b      	sxth	r3, r3
 8006ab8:	b29a      	uxth	r2, r3
 8006aba:	683b      	ldr	r3, [r7, #0]
 8006abc:	80da      	strh	r2, [r3, #6]
	}
	*p = 0;		/* Terminate SFN string by a \0 */
 8006abe:	693b      	ldr	r3, [r7, #16]
 8006ac0:	2200      	movs	r2, #0
 8006ac2:	701a      	strb	r2, [r3, #0]
			}
		}
		p[i] = 0;	/* Terminate LFN string by a \0 */
	}
#endif
}
 8006ac4:	bf00      	nop
 8006ac6:	371c      	adds	r7, #28
 8006ac8:	46bd      	mov	sp, r7
 8006aca:	bc80      	pop	{r7}
 8006acc:	4770      	bx	lr
	...

08006ad0 <create_name>:
static
FRESULT create_name (
	DIR* dp,			/* Pointer to the directory object */
	const TCHAR** path	/* Pointer to pointer to the segment in the path string */
)
{
 8006ad0:	b580      	push	{r7, lr}
 8006ad2:	b088      	sub	sp, #32
 8006ad4:	af00      	add	r7, sp, #0
 8006ad6:	6078      	str	r0, [r7, #4]
 8006ad8:	6039      	str	r1, [r7, #0]
	BYTE b, c, d, *sfn;
	UINT ni, si, i;
	const char *p;

	/* Create file name in directory form */
	for (p = *path; *p == '/' || *p == '\\'; p++) ;	/* Strip duplicated separator */
 8006ada:	683b      	ldr	r3, [r7, #0]
 8006adc:	681b      	ldr	r3, [r3, #0]
 8006ade:	60fb      	str	r3, [r7, #12]
 8006ae0:	e002      	b.n	8006ae8 <create_name+0x18>
 8006ae2:	68fb      	ldr	r3, [r7, #12]
 8006ae4:	3301      	adds	r3, #1
 8006ae6:	60fb      	str	r3, [r7, #12]
 8006ae8:	68fb      	ldr	r3, [r7, #12]
 8006aea:	781b      	ldrb	r3, [r3, #0]
 8006aec:	2b2f      	cmp	r3, #47	; 0x2f
 8006aee:	d0f8      	beq.n	8006ae2 <create_name+0x12>
 8006af0:	68fb      	ldr	r3, [r7, #12]
 8006af2:	781b      	ldrb	r3, [r3, #0]
 8006af4:	2b5c      	cmp	r3, #92	; 0x5c
 8006af6:	d0f4      	beq.n	8006ae2 <create_name+0x12>
	sfn = dp->fn;
 8006af8:	687b      	ldr	r3, [r7, #4]
 8006afa:	f8d3 3218 	ldr.w	r3, [r3, #536]	; 0x218
 8006afe:	60bb      	str	r3, [r7, #8]
	mem_set(sfn, ' ', 11);
 8006b00:	220b      	movs	r2, #11
 8006b02:	2120      	movs	r1, #32
 8006b04:	68b8      	ldr	r0, [r7, #8]
 8006b06:	f7fe fe26 	bl	8005756 <mem_set>
	si = i = b = 0; ni = 8;
 8006b0a:	2300      	movs	r3, #0
 8006b0c:	77fb      	strb	r3, [r7, #31]
 8006b0e:	2300      	movs	r3, #0
 8006b10:	613b      	str	r3, [r7, #16]
 8006b12:	693b      	ldr	r3, [r7, #16]
 8006b14:	617b      	str	r3, [r7, #20]
 8006b16:	2308      	movs	r3, #8
 8006b18:	61bb      	str	r3, [r7, #24]
		sfn[NSFLAG] = (c <= ' ') ? NS_LAST | NS_DOT : NS_DOT;	/* Set last segment flag if end of path */
		return FR_OK;
	}
#endif
	for (;;) {
		c = (BYTE)p[si++];
 8006b1a:	697b      	ldr	r3, [r7, #20]
 8006b1c:	1c5a      	adds	r2, r3, #1
 8006b1e:	617a      	str	r2, [r7, #20]
 8006b20:	68fa      	ldr	r2, [r7, #12]
 8006b22:	4413      	add	r3, r2
 8006b24:	781b      	ldrb	r3, [r3, #0]
 8006b26:	77bb      	strb	r3, [r7, #30]
		if (c <= ' ' || c == '/' || c == '\\') break;	/* Break on end of segment */
 8006b28:	7fbb      	ldrb	r3, [r7, #30]
 8006b2a:	2b20      	cmp	r3, #32
 8006b2c:	d953      	bls.n	8006bd6 <create_name+0x106>
 8006b2e:	7fbb      	ldrb	r3, [r7, #30]
 8006b30:	2b2f      	cmp	r3, #47	; 0x2f
 8006b32:	d050      	beq.n	8006bd6 <create_name+0x106>
 8006b34:	7fbb      	ldrb	r3, [r7, #30]
 8006b36:	2b5c      	cmp	r3, #92	; 0x5c
 8006b38:	d04d      	beq.n	8006bd6 <create_name+0x106>
		if (c == '.' || i >= ni) {
 8006b3a:	7fbb      	ldrb	r3, [r7, #30]
 8006b3c:	2b2e      	cmp	r3, #46	; 0x2e
 8006b3e:	d003      	beq.n	8006b48 <create_name+0x78>
 8006b40:	693a      	ldr	r2, [r7, #16]
 8006b42:	69bb      	ldr	r3, [r7, #24]
 8006b44:	429a      	cmp	r2, r3
 8006b46:	d30f      	bcc.n	8006b68 <create_name+0x98>
			if (ni != 8 || c != '.') return FR_INVALID_NAME;
 8006b48:	69bb      	ldr	r3, [r7, #24]
 8006b4a:	2b08      	cmp	r3, #8
 8006b4c:	d102      	bne.n	8006b54 <create_name+0x84>
 8006b4e:	7fbb      	ldrb	r3, [r7, #30]
 8006b50:	2b2e      	cmp	r3, #46	; 0x2e
 8006b52:	d001      	beq.n	8006b58 <create_name+0x88>
 8006b54:	2306      	movs	r3, #6
 8006b56:	e073      	b.n	8006c40 <create_name+0x170>
			i = 8; ni = 11;
 8006b58:	2308      	movs	r3, #8
 8006b5a:	613b      	str	r3, [r7, #16]
 8006b5c:	230b      	movs	r3, #11
 8006b5e:	61bb      	str	r3, [r7, #24]
			b <<= 2; continue;
 8006b60:	7ffb      	ldrb	r3, [r7, #31]
 8006b62:	009b      	lsls	r3, r3, #2
 8006b64:	77fb      	strb	r3, [r7, #31]
 8006b66:	e035      	b.n	8006bd4 <create_name+0x104>
		}
		if (c >= 0x80) {				/* Extended character? */
 8006b68:	f997 301e 	ldrsb.w	r3, [r7, #30]
 8006b6c:	2b00      	cmp	r3, #0
 8006b6e:	da08      	bge.n	8006b82 <create_name+0xb2>
			b |= 3;						/* Eliminate NT flag */
 8006b70:	7ffb      	ldrb	r3, [r7, #31]
 8006b72:	f043 0303 	orr.w	r3, r3, #3
 8006b76:	77fb      	strb	r3, [r7, #31]
#ifdef _EXCVT
			c = ExCvt[c - 0x80];		/* To upper extended characters (SBCS cfg) */
 8006b78:	7fbb      	ldrb	r3, [r7, #30]
 8006b7a:	3b80      	subs	r3, #128	; 0x80
 8006b7c:	4a32      	ldr	r2, [pc, #200]	; (8006c48 <create_name+0x178>)
 8006b7e:	5cd3      	ldrb	r3, [r2, r3]
 8006b80:	77bb      	strb	r3, [r7, #30]
			if (!IsDBCS2(d) || i >= ni - 1)	/* Reject invalid DBC */
				return FR_INVALID_NAME;
			sfn[i++] = c;
			sfn[i++] = d;
		} else {						/* SBC */
			if (chk_chr("\"*+,:;<=>\?[]|\x7F", c))	/* Reject illegal chrs for SFN */
 8006b82:	7fbb      	ldrb	r3, [r7, #30]
 8006b84:	4619      	mov	r1, r3
 8006b86:	4831      	ldr	r0, [pc, #196]	; (8006c4c <create_name+0x17c>)
 8006b88:	f7fe fe24 	bl	80057d4 <chk_chr>
 8006b8c:	4603      	mov	r3, r0
 8006b8e:	2b00      	cmp	r3, #0
 8006b90:	d001      	beq.n	8006b96 <create_name+0xc6>
				return FR_INVALID_NAME;
 8006b92:	2306      	movs	r3, #6
 8006b94:	e054      	b.n	8006c40 <create_name+0x170>
			if (IsUpper(c)) {			/* ASCII large capital? */
 8006b96:	7fbb      	ldrb	r3, [r7, #30]
 8006b98:	2b40      	cmp	r3, #64	; 0x40
 8006b9a:	d907      	bls.n	8006bac <create_name+0xdc>
 8006b9c:	7fbb      	ldrb	r3, [r7, #30]
 8006b9e:	2b5a      	cmp	r3, #90	; 0x5a
 8006ba0:	d804      	bhi.n	8006bac <create_name+0xdc>
				b |= 2;
 8006ba2:	7ffb      	ldrb	r3, [r7, #31]
 8006ba4:	f043 0302 	orr.w	r3, r3, #2
 8006ba8:	77fb      	strb	r3, [r7, #31]
 8006baa:	e00c      	b.n	8006bc6 <create_name+0xf6>
			} else {
				if (IsLower(c)) {		/* ASCII small capital? */
 8006bac:	7fbb      	ldrb	r3, [r7, #30]
 8006bae:	2b60      	cmp	r3, #96	; 0x60
 8006bb0:	d909      	bls.n	8006bc6 <create_name+0xf6>
 8006bb2:	7fbb      	ldrb	r3, [r7, #30]
 8006bb4:	2b7a      	cmp	r3, #122	; 0x7a
 8006bb6:	d806      	bhi.n	8006bc6 <create_name+0xf6>
					b |= 1; c -= 0x20;
 8006bb8:	7ffb      	ldrb	r3, [r7, #31]
 8006bba:	f043 0301 	orr.w	r3, r3, #1
 8006bbe:	77fb      	strb	r3, [r7, #31]
 8006bc0:	7fbb      	ldrb	r3, [r7, #30]
 8006bc2:	3b20      	subs	r3, #32
 8006bc4:	77bb      	strb	r3, [r7, #30]
				}
			}
			sfn[i++] = c;
 8006bc6:	693b      	ldr	r3, [r7, #16]
 8006bc8:	1c5a      	adds	r2, r3, #1
 8006bca:	613a      	str	r2, [r7, #16]
 8006bcc:	68ba      	ldr	r2, [r7, #8]
 8006bce:	4413      	add	r3, r2
 8006bd0:	7fba      	ldrb	r2, [r7, #30]
 8006bd2:	701a      	strb	r2, [r3, #0]
		c = (BYTE)p[si++];
 8006bd4:	e7a1      	b.n	8006b1a <create_name+0x4a>
		}
	}
	*path = &p[si];						/* Return pointer to the next segment */
 8006bd6:	68fa      	ldr	r2, [r7, #12]
 8006bd8:	697b      	ldr	r3, [r7, #20]
 8006bda:	441a      	add	r2, r3
 8006bdc:	683b      	ldr	r3, [r7, #0]
 8006bde:	601a      	str	r2, [r3, #0]
	c = (c <= ' ') ? NS_LAST : 0;		/* Set last segment flag if end of path */
 8006be0:	7fbb      	ldrb	r3, [r7, #30]
 8006be2:	2b20      	cmp	r3, #32
 8006be4:	d801      	bhi.n	8006bea <create_name+0x11a>
 8006be6:	2304      	movs	r3, #4
 8006be8:	e000      	b.n	8006bec <create_name+0x11c>
 8006bea:	2300      	movs	r3, #0
 8006bec:	77bb      	strb	r3, [r7, #30]

	if (!i) return FR_INVALID_NAME;		/* Reject nul string */
 8006bee:	693b      	ldr	r3, [r7, #16]
 8006bf0:	2b00      	cmp	r3, #0
 8006bf2:	d101      	bne.n	8006bf8 <create_name+0x128>
 8006bf4:	2306      	movs	r3, #6
 8006bf6:	e023      	b.n	8006c40 <create_name+0x170>
	if (sfn[0] == DDEM) sfn[0] = RDDEM;	/* When first character collides with DDEM, replace it with RDDEM */
 8006bf8:	68bb      	ldr	r3, [r7, #8]
 8006bfa:	781b      	ldrb	r3, [r3, #0]
 8006bfc:	2be5      	cmp	r3, #229	; 0xe5
 8006bfe:	d102      	bne.n	8006c06 <create_name+0x136>
 8006c00:	68bb      	ldr	r3, [r7, #8]
 8006c02:	2205      	movs	r2, #5
 8006c04:	701a      	strb	r2, [r3, #0]

	if (ni == 8) b <<= 2;
 8006c06:	69bb      	ldr	r3, [r7, #24]
 8006c08:	2b08      	cmp	r3, #8
 8006c0a:	d102      	bne.n	8006c12 <create_name+0x142>
 8006c0c:	7ffb      	ldrb	r3, [r7, #31]
 8006c0e:	009b      	lsls	r3, r3, #2
 8006c10:	77fb      	strb	r3, [r7, #31]
	if ((b & 0x03) == 0x01) c |= NS_EXT;	/* NT flag (Name extension has only small capital) */
 8006c12:	7ffb      	ldrb	r3, [r7, #31]
 8006c14:	f003 0303 	and.w	r3, r3, #3
 8006c18:	2b01      	cmp	r3, #1
 8006c1a:	d103      	bne.n	8006c24 <create_name+0x154>
 8006c1c:	7fbb      	ldrb	r3, [r7, #30]
 8006c1e:	f043 0310 	orr.w	r3, r3, #16
 8006c22:	77bb      	strb	r3, [r7, #30]
	if ((b & 0x0C) == 0x04) c |= NS_BODY;	/* NT flag (Name body has only small capital) */
 8006c24:	7ffb      	ldrb	r3, [r7, #31]
 8006c26:	f003 030c 	and.w	r3, r3, #12
 8006c2a:	2b04      	cmp	r3, #4
 8006c2c:	d103      	bne.n	8006c36 <create_name+0x166>
 8006c2e:	7fbb      	ldrb	r3, [r7, #30]
 8006c30:	f043 0308 	orr.w	r3, r3, #8
 8006c34:	77bb      	strb	r3, [r7, #30]

	sfn[NSFLAG] = c;		/* Store NT flag, File name is created */
 8006c36:	68bb      	ldr	r3, [r7, #8]
 8006c38:	330b      	adds	r3, #11
 8006c3a:	7fba      	ldrb	r2, [r7, #30]
 8006c3c:	701a      	strb	r2, [r3, #0]

	return FR_OK;
 8006c3e:	2300      	movs	r3, #0
#endif
}
 8006c40:	4618      	mov	r0, r3
 8006c42:	3720      	adds	r7, #32
 8006c44:	46bd      	mov	sp, r7
 8006c46:	bd80      	pop	{r7, pc}
 8006c48:	080097ec 	.word	0x080097ec
 8006c4c:	08008f44 	.word	0x08008f44

08006c50 <follow_path>:
static
FRESULT follow_path (	/* FR_OK(0): successful, !=0: error code */
	DIR* dp,			/* Directory object to return last directory and found object */
	const TCHAR* path	/* Full-path string to find a file or directory */
)
{
 8006c50:	b580      	push	{r7, lr}
 8006c52:	b084      	sub	sp, #16
 8006c54:	af00      	add	r7, sp, #0
 8006c56:	6078      	str	r0, [r7, #4]
 8006c58:	6039      	str	r1, [r7, #0]
		path++;	dp->sclust = 0;				/* Strip it and start from the root directory */
	} else {								/* No heading separator */
		dp->sclust = dp->fs->cdir;			/* Start from the current directory */
	}
#else
	if (*path == '/' || *path == '\\')		/* Strip heading separator if exist */
 8006c5a:	683b      	ldr	r3, [r7, #0]
 8006c5c:	781b      	ldrb	r3, [r3, #0]
 8006c5e:	2b2f      	cmp	r3, #47	; 0x2f
 8006c60:	d003      	beq.n	8006c6a <follow_path+0x1a>
 8006c62:	683b      	ldr	r3, [r7, #0]
 8006c64:	781b      	ldrb	r3, [r3, #0]
 8006c66:	2b5c      	cmp	r3, #92	; 0x5c
 8006c68:	d102      	bne.n	8006c70 <follow_path+0x20>
		path++;
 8006c6a:	683b      	ldr	r3, [r7, #0]
 8006c6c:	3301      	adds	r3, #1
 8006c6e:	603b      	str	r3, [r7, #0]
	dp->sclust = 0;							/* Always start from the root directory */
 8006c70:	687b      	ldr	r3, [r7, #4]
 8006c72:	2200      	movs	r2, #0
 8006c74:	f8c3 2208 	str.w	r2, [r3, #520]	; 0x208
#endif

	if ((UINT)*path < ' ') {				/* Null path name is the origin directory itself */
 8006c78:	683b      	ldr	r3, [r7, #0]
 8006c7a:	781b      	ldrb	r3, [r3, #0]
 8006c7c:	2b1f      	cmp	r3, #31
 8006c7e:	d80a      	bhi.n	8006c96 <follow_path+0x46>
		res = dir_sdi(dp, 0);
 8006c80:	2100      	movs	r1, #0
 8006c82:	6878      	ldr	r0, [r7, #4]
 8006c84:	f7ff fba4 	bl	80063d0 <dir_sdi>
 8006c88:	4603      	mov	r3, r0
 8006c8a:	73fb      	strb	r3, [r7, #15]
		dp->dir = 0;
 8006c8c:	687b      	ldr	r3, [r7, #4]
 8006c8e:	2200      	movs	r2, #0
 8006c90:	f8c3 2214 	str.w	r2, [r3, #532]	; 0x214
 8006c94:	e045      	b.n	8006d22 <follow_path+0xd2>
	} else {								/* Follow path */
		for (;;) {
			res = create_name(dp, &path);	/* Get a segment name of the path */
 8006c96:	463b      	mov	r3, r7
 8006c98:	4619      	mov	r1, r3
 8006c9a:	6878      	ldr	r0, [r7, #4]
 8006c9c:	f7ff ff18 	bl	8006ad0 <create_name>
 8006ca0:	4603      	mov	r3, r0
 8006ca2:	73fb      	strb	r3, [r7, #15]
			if (res != FR_OK) break;
 8006ca4:	7bfb      	ldrb	r3, [r7, #15]
 8006ca6:	2b00      	cmp	r3, #0
 8006ca8:	d136      	bne.n	8006d18 <follow_path+0xc8>
			res = dir_find(dp);				/* Find an object with the sagment name */
 8006caa:	6878      	ldr	r0, [r7, #4]
 8006cac:	f7ff fdb8 	bl	8006820 <dir_find>
 8006cb0:	4603      	mov	r3, r0
 8006cb2:	73fb      	strb	r3, [r7, #15]
			ns = dp->fn[NSFLAG];
 8006cb4:	687b      	ldr	r3, [r7, #4]
 8006cb6:	f8d3 3218 	ldr.w	r3, [r3, #536]	; 0x218
 8006cba:	7adb      	ldrb	r3, [r3, #11]
 8006cbc:	73bb      	strb	r3, [r7, #14]
			if (res != FR_OK) {				/* Failed to find the object */
 8006cbe:	7bfb      	ldrb	r3, [r7, #15]
 8006cc0:	2b00      	cmp	r3, #0
 8006cc2:	d00a      	beq.n	8006cda <follow_path+0x8a>
				if (res == FR_NO_FILE) {	/* Object is not found */
 8006cc4:	7bfb      	ldrb	r3, [r7, #15]
 8006cc6:	2b04      	cmp	r3, #4
 8006cc8:	d128      	bne.n	8006d1c <follow_path+0xcc>
					if (_FS_RPATH && (ns & NS_DOT)) {	/* If dot entry is not exist, */
						dp->sclust = 0; dp->dir = 0;	/* it is the root directory and stay there */
						if (!(ns & NS_LAST)) continue;	/* Continue to follow if not last segment */
						res = FR_OK;					/* Ended at the root directroy. Function completed. */
					} else {							/* Could not find the object */
						if (!(ns & NS_LAST)) res = FR_NO_PATH;	/* Adjust error code if not last segment */
 8006cca:	7bbb      	ldrb	r3, [r7, #14]
 8006ccc:	f003 0304 	and.w	r3, r3, #4
 8006cd0:	2b00      	cmp	r3, #0
 8006cd2:	d123      	bne.n	8006d1c <follow_path+0xcc>
 8006cd4:	2305      	movs	r3, #5
 8006cd6:	73fb      	strb	r3, [r7, #15]
					}
				}
				break;
 8006cd8:	e020      	b.n	8006d1c <follow_path+0xcc>
			}
			if (ns & NS_LAST) break;			/* Last segment matched. Function completed. */
 8006cda:	7bbb      	ldrb	r3, [r7, #14]
 8006cdc:	f003 0304 	and.w	r3, r3, #4
 8006ce0:	2b00      	cmp	r3, #0
 8006ce2:	d11d      	bne.n	8006d20 <follow_path+0xd0>
			dir = dp->dir;						/* Follow the sub-directory */
 8006ce4:	687b      	ldr	r3, [r7, #4]
 8006ce6:	f8d3 3214 	ldr.w	r3, [r3, #532]	; 0x214
 8006cea:	60bb      	str	r3, [r7, #8]
			if (!(dir[DIR_Attr] & AM_DIR)) {	/* It is not a sub-directory and cannot follow */
 8006cec:	68bb      	ldr	r3, [r7, #8]
 8006cee:	330b      	adds	r3, #11
 8006cf0:	781b      	ldrb	r3, [r3, #0]
 8006cf2:	f003 0310 	and.w	r3, r3, #16
 8006cf6:	2b00      	cmp	r3, #0
 8006cf8:	d102      	bne.n	8006d00 <follow_path+0xb0>
				res = FR_NO_PATH; break;
 8006cfa:	2305      	movs	r3, #5
 8006cfc:	73fb      	strb	r3, [r7, #15]
 8006cfe:	e010      	b.n	8006d22 <follow_path+0xd2>
			}
			dp->sclust = ld_clust(dp->fs, dir);
 8006d00:	687b      	ldr	r3, [r7, #4]
 8006d02:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 8006d06:	68b9      	ldr	r1, [r7, #8]
 8006d08:	4618      	mov	r0, r3
 8006d0a:	f7ff fd36 	bl	800677a <ld_clust>
 8006d0e:	4602      	mov	r2, r0
 8006d10:	687b      	ldr	r3, [r7, #4]
 8006d12:	f8c3 2208 	str.w	r2, [r3, #520]	; 0x208
			res = create_name(dp, &path);	/* Get a segment name of the path */
 8006d16:	e7be      	b.n	8006c96 <follow_path+0x46>
			if (res != FR_OK) break;
 8006d18:	bf00      	nop
 8006d1a:	e002      	b.n	8006d22 <follow_path+0xd2>
				break;
 8006d1c:	bf00      	nop
 8006d1e:	e000      	b.n	8006d22 <follow_path+0xd2>
			if (ns & NS_LAST) break;			/* Last segment matched. Function completed. */
 8006d20:	bf00      	nop
		}
	}

	return res;
 8006d22:	7bfb      	ldrb	r3, [r7, #15]
}
 8006d24:	4618      	mov	r0, r3
 8006d26:	3710      	adds	r7, #16
 8006d28:	46bd      	mov	sp, r7
 8006d2a:	bd80      	pop	{r7, pc}

08006d2c <get_ldnumber>:

static
int get_ldnumber (		/* Returns logical drive number (-1:invalid drive) */
	const TCHAR** path	/* Pointer to pointer to the path name */
)
{
 8006d2c:	b480      	push	{r7}
 8006d2e:	b087      	sub	sp, #28
 8006d30:	af00      	add	r7, sp, #0
 8006d32:	6078      	str	r0, [r7, #4]
	const TCHAR *tp, *tt;
	UINT i;
	int vol = -1;
 8006d34:	f04f 33ff 	mov.w	r3, #4294967295
 8006d38:	613b      	str	r3, [r7, #16]
	char c;
	TCHAR tc;
#endif


	if (*path) {	/* If the pointer is not a null */
 8006d3a:	687b      	ldr	r3, [r7, #4]
 8006d3c:	681b      	ldr	r3, [r3, #0]
 8006d3e:	2b00      	cmp	r3, #0
 8006d40:	d031      	beq.n	8006da6 <get_ldnumber+0x7a>
		for (tt = *path; (UINT)*tt >= (_USE_LFN ? ' ' : '!') && *tt != ':'; tt++) ;	/* Find ':' in the path */
 8006d42:	687b      	ldr	r3, [r7, #4]
 8006d44:	681b      	ldr	r3, [r3, #0]
 8006d46:	617b      	str	r3, [r7, #20]
 8006d48:	e002      	b.n	8006d50 <get_ldnumber+0x24>
 8006d4a:	697b      	ldr	r3, [r7, #20]
 8006d4c:	3301      	adds	r3, #1
 8006d4e:	617b      	str	r3, [r7, #20]
 8006d50:	697b      	ldr	r3, [r7, #20]
 8006d52:	781b      	ldrb	r3, [r3, #0]
 8006d54:	2b20      	cmp	r3, #32
 8006d56:	d903      	bls.n	8006d60 <get_ldnumber+0x34>
 8006d58:	697b      	ldr	r3, [r7, #20]
 8006d5a:	781b      	ldrb	r3, [r3, #0]
 8006d5c:	2b3a      	cmp	r3, #58	; 0x3a
 8006d5e:	d1f4      	bne.n	8006d4a <get_ldnumber+0x1e>
		if (*tt == ':') {	/* If a ':' is exist in the path name */
 8006d60:	697b      	ldr	r3, [r7, #20]
 8006d62:	781b      	ldrb	r3, [r3, #0]
 8006d64:	2b3a      	cmp	r3, #58	; 0x3a
 8006d66:	d11c      	bne.n	8006da2 <get_ldnumber+0x76>
			tp = *path;
 8006d68:	687b      	ldr	r3, [r7, #4]
 8006d6a:	681b      	ldr	r3, [r3, #0]
 8006d6c:	60fb      	str	r3, [r7, #12]
			i = *tp++ - '0'; 
 8006d6e:	68fb      	ldr	r3, [r7, #12]
 8006d70:	1c5a      	adds	r2, r3, #1
 8006d72:	60fa      	str	r2, [r7, #12]
 8006d74:	781b      	ldrb	r3, [r3, #0]
 8006d76:	3b30      	subs	r3, #48	; 0x30
 8006d78:	60bb      	str	r3, [r7, #8]
			if (i < 10 && tp == tt) {	/* Is there a numeric drive id? */
 8006d7a:	68bb      	ldr	r3, [r7, #8]
 8006d7c:	2b09      	cmp	r3, #9
 8006d7e:	d80e      	bhi.n	8006d9e <get_ldnumber+0x72>
 8006d80:	68fa      	ldr	r2, [r7, #12]
 8006d82:	697b      	ldr	r3, [r7, #20]
 8006d84:	429a      	cmp	r2, r3
 8006d86:	d10a      	bne.n	8006d9e <get_ldnumber+0x72>
				if (i < _VOLUMES) {	/* If a drive id is found, get the value and strip it */
 8006d88:	68bb      	ldr	r3, [r7, #8]
 8006d8a:	2b00      	cmp	r3, #0
 8006d8c:	d107      	bne.n	8006d9e <get_ldnumber+0x72>
					vol = (int)i;
 8006d8e:	68bb      	ldr	r3, [r7, #8]
 8006d90:	613b      	str	r3, [r7, #16]
					*path = ++tt;
 8006d92:	697b      	ldr	r3, [r7, #20]
 8006d94:	3301      	adds	r3, #1
 8006d96:	617b      	str	r3, [r7, #20]
 8006d98:	687b      	ldr	r3, [r7, #4]
 8006d9a:	697a      	ldr	r2, [r7, #20]
 8006d9c:	601a      	str	r2, [r3, #0]
					vol = (int)i;
					*path = tt;
				}
			}
#endif
			return vol;
 8006d9e:	693b      	ldr	r3, [r7, #16]
 8006da0:	e002      	b.n	8006da8 <get_ldnumber+0x7c>
		}
#if _FS_RPATH && _VOLUMES >= 2
		vol = CurrVol;	/* Current drive */
#else
		vol = 0;		/* Drive 0 */
 8006da2:	2300      	movs	r3, #0
 8006da4:	613b      	str	r3, [r7, #16]
#endif
	}
	return vol;
 8006da6:	693b      	ldr	r3, [r7, #16]
}
 8006da8:	4618      	mov	r0, r3
 8006daa:	371c      	adds	r7, #28
 8006dac:	46bd      	mov	sp, r7
 8006dae:	bc80      	pop	{r7}
 8006db0:	4770      	bx	lr
	...

08006db4 <check_fs>:
static
BYTE check_fs (	/* 0:FAT boor sector, 1:Valid boor sector but not FAT, 2:Not a boot sector, 3:Disk error */
	FATFS* fs,	/* File system object */
	DWORD sect	/* Sector# (lba) to check if it is an FAT boot record or not */
)
{
 8006db4:	b580      	push	{r7, lr}
 8006db6:	b082      	sub	sp, #8
 8006db8:	af00      	add	r7, sp, #0
 8006dba:	6078      	str	r0, [r7, #4]
 8006dbc:	6039      	str	r1, [r7, #0]
	fs->wflag = 0; fs->winsect = 0xFFFFFFFF;	/* Invaidate window */
 8006dbe:	687b      	ldr	r3, [r7, #4]
 8006dc0:	2200      	movs	r2, #0
 8006dc2:	f883 2204 	strb.w	r2, [r3, #516]	; 0x204
 8006dc6:	687b      	ldr	r3, [r7, #4]
 8006dc8:	f04f 32ff 	mov.w	r2, #4294967295
 8006dcc:	f8c3 222c 	str.w	r2, [r3, #556]	; 0x22c
	if (move_window(fs, sect) != FR_OK)			/* Load boot record */
 8006dd0:	6839      	ldr	r1, [r7, #0]
 8006dd2:	6878      	ldr	r0, [r7, #4]
 8006dd4:	f7fe ff13 	bl	8005bfe <move_window>
 8006dd8:	4603      	mov	r3, r0
 8006dda:	2b00      	cmp	r3, #0
 8006ddc:	d001      	beq.n	8006de2 <check_fs+0x2e>
		return 3;
 8006dde:	2303      	movs	r3, #3
 8006de0:	e04a      	b.n	8006e78 <check_fs+0xc4>

	if (LD_WORD(&fs->win.d8[BS_55AA]) != 0xAA55)	/* Check boot record signature (always placed at offset 510 even if the sector size is >512) */
 8006de2:	687b      	ldr	r3, [r7, #4]
 8006de4:	f503 73ff 	add.w	r3, r3, #510	; 0x1fe
 8006de8:	3301      	adds	r3, #1
 8006dea:	781b      	ldrb	r3, [r3, #0]
 8006dec:	021b      	lsls	r3, r3, #8
 8006dee:	b21a      	sxth	r2, r3
 8006df0:	687b      	ldr	r3, [r7, #4]
 8006df2:	f893 31fe 	ldrb.w	r3, [r3, #510]	; 0x1fe
 8006df6:	b21b      	sxth	r3, r3
 8006df8:	4313      	orrs	r3, r2
 8006dfa:	b21b      	sxth	r3, r3
 8006dfc:	4a20      	ldr	r2, [pc, #128]	; (8006e80 <check_fs+0xcc>)
 8006dfe:	4293      	cmp	r3, r2
 8006e00:	d001      	beq.n	8006e06 <check_fs+0x52>
		return 2;
 8006e02:	2302      	movs	r3, #2
 8006e04:	e038      	b.n	8006e78 <check_fs+0xc4>

	if ((LD_DWORD(&fs->win.d8[BS_FilSysType]) & 0xFFFFFF) == 0x544146)		/* Check "FAT" string */
 8006e06:	687b      	ldr	r3, [r7, #4]
 8006e08:	3336      	adds	r3, #54	; 0x36
 8006e0a:	3303      	adds	r3, #3
 8006e0c:	781b      	ldrb	r3, [r3, #0]
 8006e0e:	061a      	lsls	r2, r3, #24
 8006e10:	687b      	ldr	r3, [r7, #4]
 8006e12:	3336      	adds	r3, #54	; 0x36
 8006e14:	3302      	adds	r3, #2
 8006e16:	781b      	ldrb	r3, [r3, #0]
 8006e18:	041b      	lsls	r3, r3, #16
 8006e1a:	4313      	orrs	r3, r2
 8006e1c:	687a      	ldr	r2, [r7, #4]
 8006e1e:	3236      	adds	r2, #54	; 0x36
 8006e20:	3201      	adds	r2, #1
 8006e22:	7812      	ldrb	r2, [r2, #0]
 8006e24:	0212      	lsls	r2, r2, #8
 8006e26:	4313      	orrs	r3, r2
 8006e28:	687a      	ldr	r2, [r7, #4]
 8006e2a:	f892 2036 	ldrb.w	r2, [r2, #54]	; 0x36
 8006e2e:	4313      	orrs	r3, r2
 8006e30:	f023 437f 	bic.w	r3, r3, #4278190080	; 0xff000000
 8006e34:	4a13      	ldr	r2, [pc, #76]	; (8006e84 <check_fs+0xd0>)
 8006e36:	4293      	cmp	r3, r2
 8006e38:	d101      	bne.n	8006e3e <check_fs+0x8a>
		return 0;
 8006e3a:	2300      	movs	r3, #0
 8006e3c:	e01c      	b.n	8006e78 <check_fs+0xc4>
	if ((LD_DWORD(&fs->win.d8[BS_FilSysType32]) & 0xFFFFFF) == 0x544146)	/* Check "FAT" string */
 8006e3e:	687b      	ldr	r3, [r7, #4]
 8006e40:	3352      	adds	r3, #82	; 0x52
 8006e42:	3303      	adds	r3, #3
 8006e44:	781b      	ldrb	r3, [r3, #0]
 8006e46:	061a      	lsls	r2, r3, #24
 8006e48:	687b      	ldr	r3, [r7, #4]
 8006e4a:	3352      	adds	r3, #82	; 0x52
 8006e4c:	3302      	adds	r3, #2
 8006e4e:	781b      	ldrb	r3, [r3, #0]
 8006e50:	041b      	lsls	r3, r3, #16
 8006e52:	4313      	orrs	r3, r2
 8006e54:	687a      	ldr	r2, [r7, #4]
 8006e56:	3252      	adds	r2, #82	; 0x52
 8006e58:	3201      	adds	r2, #1
 8006e5a:	7812      	ldrb	r2, [r2, #0]
 8006e5c:	0212      	lsls	r2, r2, #8
 8006e5e:	4313      	orrs	r3, r2
 8006e60:	687a      	ldr	r2, [r7, #4]
 8006e62:	f892 2052 	ldrb.w	r2, [r2, #82]	; 0x52
 8006e66:	4313      	orrs	r3, r2
 8006e68:	f023 437f 	bic.w	r3, r3, #4278190080	; 0xff000000
 8006e6c:	4a05      	ldr	r2, [pc, #20]	; (8006e84 <check_fs+0xd0>)
 8006e6e:	4293      	cmp	r3, r2
 8006e70:	d101      	bne.n	8006e76 <check_fs+0xc2>
		return 0;
 8006e72:	2300      	movs	r3, #0
 8006e74:	e000      	b.n	8006e78 <check_fs+0xc4>

	return 1;
 8006e76:	2301      	movs	r3, #1
}
 8006e78:	4618      	mov	r0, r3
 8006e7a:	3708      	adds	r7, #8
 8006e7c:	46bd      	mov	sp, r7
 8006e7e:	bd80      	pop	{r7, pc}
 8006e80:	ffffaa55 	.word	0xffffaa55
 8006e84:	00544146 	.word	0x00544146

08006e88 <find_volume>:
FRESULT find_volume (	/* FR_OK(0): successful, !=0: any error occurred */
	FATFS** rfs,		/* Pointer to pointer to the found file system object */
	const TCHAR** path,	/* Pointer to pointer to the path name (drive number) */
	BYTE wmode			/* !=0: Check write protection for write access */
)
{
 8006e88:	b580      	push	{r7, lr}
 8006e8a:	b096      	sub	sp, #88	; 0x58
 8006e8c:	af00      	add	r7, sp, #0
 8006e8e:	60f8      	str	r0, [r7, #12]
 8006e90:	60b9      	str	r1, [r7, #8]
 8006e92:	4613      	mov	r3, r2
 8006e94:	71fb      	strb	r3, [r7, #7]
	FATFS *fs;
	UINT i;


	/* Get logical drive number from the path name */
	*rfs = 0;
 8006e96:	68fb      	ldr	r3, [r7, #12]
 8006e98:	2200      	movs	r2, #0
 8006e9a:	601a      	str	r2, [r3, #0]
	vol = get_ldnumber(path);
 8006e9c:	68b8      	ldr	r0, [r7, #8]
 8006e9e:	f7ff ff45 	bl	8006d2c <get_ldnumber>
 8006ea2:	63f8      	str	r0, [r7, #60]	; 0x3c
	if (vol < 0) return FR_INVALID_DRIVE;
 8006ea4:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8006ea6:	2b00      	cmp	r3, #0
 8006ea8:	da01      	bge.n	8006eae <find_volume+0x26>
 8006eaa:	230b      	movs	r3, #11
 8006eac:	e2aa      	b.n	8007404 <find_volume+0x57c>

	/* Check if the file system object is valid or not */
	fs = FatFs[vol];					/* Get pointer to the file system object */
 8006eae:	4a9e      	ldr	r2, [pc, #632]	; (8007128 <find_volume+0x2a0>)
 8006eb0:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8006eb2:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8006eb6:	63bb      	str	r3, [r7, #56]	; 0x38
	if (!fs) return FR_NOT_ENABLED;		/* Is the file system object available? */
 8006eb8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006eba:	2b00      	cmp	r3, #0
 8006ebc:	d101      	bne.n	8006ec2 <find_volume+0x3a>
 8006ebe:	230c      	movs	r3, #12
 8006ec0:	e2a0      	b.n	8007404 <find_volume+0x57c>

	ENTER_FF(fs);						/* Lock the volume */
	*rfs = fs;							/* Return pointer to the file system object */
 8006ec2:	68fb      	ldr	r3, [r7, #12]
 8006ec4:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8006ec6:	601a      	str	r2, [r3, #0]

	if (fs->fs_type) {					/* If the volume has been mounted */
 8006ec8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006eca:	f893 3200 	ldrb.w	r3, [r3, #512]	; 0x200
 8006ece:	2b00      	cmp	r3, #0
 8006ed0:	d01b      	beq.n	8006f0a <find_volume+0x82>
		stat = disk_status(fs->drv);
 8006ed2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006ed4:	f893 3201 	ldrb.w	r3, [r3, #513]	; 0x201
 8006ed8:	4618      	mov	r0, r3
 8006eda:	f7fe fb81 	bl	80055e0 <disk_status>
 8006ede:	4603      	mov	r3, r0
 8006ee0:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
		if (!(stat & STA_NOINIT)) {		/* and the physical drive is kept initialized */
 8006ee4:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 8006ee8:	f003 0301 	and.w	r3, r3, #1
 8006eec:	2b00      	cmp	r3, #0
 8006eee:	d10c      	bne.n	8006f0a <find_volume+0x82>
			if (!_FS_READONLY && wmode && (stat & STA_PROTECT))	/* Check write protection if needed */
 8006ef0:	79fb      	ldrb	r3, [r7, #7]
 8006ef2:	2b00      	cmp	r3, #0
 8006ef4:	d007      	beq.n	8006f06 <find_volume+0x7e>
 8006ef6:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 8006efa:	f003 0304 	and.w	r3, r3, #4
 8006efe:	2b00      	cmp	r3, #0
 8006f00:	d001      	beq.n	8006f06 <find_volume+0x7e>
				return FR_WRITE_PROTECTED;
 8006f02:	230a      	movs	r3, #10
 8006f04:	e27e      	b.n	8007404 <find_volume+0x57c>
			return FR_OK;				/* The file system object is valid */
 8006f06:	2300      	movs	r3, #0
 8006f08:	e27c      	b.n	8007404 <find_volume+0x57c>
	}

	/* The file system object is not valid. */
	/* Following code attempts to mount the volume. (analyze BPB and initialize the fs object) */

	fs->fs_type = 0;					/* Clear the file system object */
 8006f0a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006f0c:	2200      	movs	r2, #0
 8006f0e:	f883 2200 	strb.w	r2, [r3, #512]	; 0x200
	fs->drv = LD2PD(vol);				/* Bind the logical drive and a physical drive */
 8006f12:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8006f14:	b2da      	uxtb	r2, r3
 8006f16:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006f18:	f883 2201 	strb.w	r2, [r3, #513]	; 0x201
	stat = disk_initialize(fs->drv);	/* Initialize the physical drive */
 8006f1c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006f1e:	f893 3201 	ldrb.w	r3, [r3, #513]	; 0x201
 8006f22:	4618      	mov	r0, r3
 8006f24:	f7fe fb76 	bl	8005614 <disk_initialize>
 8006f28:	4603      	mov	r3, r0
 8006f2a:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
	if (stat & STA_NOINIT)				/* Check if the initialization succeeded */
 8006f2e:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 8006f32:	f003 0301 	and.w	r3, r3, #1
 8006f36:	2b00      	cmp	r3, #0
 8006f38:	d001      	beq.n	8006f3e <find_volume+0xb6>
		return FR_NOT_READY;			/* Failed to initialize due to no medium or hard error */
 8006f3a:	2303      	movs	r3, #3
 8006f3c:	e262      	b.n	8007404 <find_volume+0x57c>
	if (!_FS_READONLY && wmode && (stat & STA_PROTECT))	/* Check disk write protection if needed */
 8006f3e:	79fb      	ldrb	r3, [r7, #7]
 8006f40:	2b00      	cmp	r3, #0
 8006f42:	d007      	beq.n	8006f54 <find_volume+0xcc>
 8006f44:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 8006f48:	f003 0304 	and.w	r3, r3, #4
 8006f4c:	2b00      	cmp	r3, #0
 8006f4e:	d001      	beq.n	8006f54 <find_volume+0xcc>
		return FR_WRITE_PROTECTED;
 8006f50:	230a      	movs	r3, #10
 8006f52:	e257      	b.n	8007404 <find_volume+0x57c>
#if _MAX_SS != _MIN_SS						/* Get sector size (multiple sector size cfg only) */
	if (disk_ioctl(fs->drv, GET_SECTOR_SIZE, &SS(fs)) != RES_OK
		|| SS(fs) < _MIN_SS || SS(fs) > _MAX_SS) return FR_DISK_ERR;
#endif
	/* Find an FAT partition on the drive. Supports only generic partitioning, FDISK and SFD. */
	bsect = 0;
 8006f54:	2300      	movs	r3, #0
 8006f56:	653b      	str	r3, [r7, #80]	; 0x50
	fmt = check_fs(fs, bsect);					/* Load sector 0 and check if it is an FAT boot sector as SFD */
 8006f58:	6d39      	ldr	r1, [r7, #80]	; 0x50
 8006f5a:	6bb8      	ldr	r0, [r7, #56]	; 0x38
 8006f5c:	f7ff ff2a 	bl	8006db4 <check_fs>
 8006f60:	4603      	mov	r3, r0
 8006f62:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
	if (fmt == 1 || (!fmt && (LD2PT(vol)))) {	/* Not an FAT boot sector or forced partition number */
 8006f66:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 8006f6a:	2b01      	cmp	r3, #1
 8006f6c:	d155      	bne.n	800701a <find_volume+0x192>
		for (i = 0; i < 4; i++) {			/* Get partition offset */
 8006f6e:	2300      	movs	r3, #0
 8006f70:	643b      	str	r3, [r7, #64]	; 0x40
 8006f72:	e029      	b.n	8006fc8 <find_volume+0x140>
			pt = fs->win.d8 + MBR_Table + i * SZ_PTE;
 8006f74:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8006f76:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8006f78:	011b      	lsls	r3, r3, #4
 8006f7a:	f503 73df 	add.w	r3, r3, #446	; 0x1be
 8006f7e:	4413      	add	r3, r2
 8006f80:	633b      	str	r3, [r7, #48]	; 0x30
			br[i] = pt[4] ? LD_DWORD(&pt[8]) : 0;
 8006f82:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006f84:	3304      	adds	r3, #4
 8006f86:	781b      	ldrb	r3, [r3, #0]
 8006f88:	2b00      	cmp	r3, #0
 8006f8a:	d012      	beq.n	8006fb2 <find_volume+0x12a>
 8006f8c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006f8e:	330b      	adds	r3, #11
 8006f90:	781b      	ldrb	r3, [r3, #0]
 8006f92:	061a      	lsls	r2, r3, #24
 8006f94:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006f96:	330a      	adds	r3, #10
 8006f98:	781b      	ldrb	r3, [r3, #0]
 8006f9a:	041b      	lsls	r3, r3, #16
 8006f9c:	4313      	orrs	r3, r2
 8006f9e:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8006fa0:	3209      	adds	r2, #9
 8006fa2:	7812      	ldrb	r2, [r2, #0]
 8006fa4:	0212      	lsls	r2, r2, #8
 8006fa6:	4313      	orrs	r3, r2
 8006fa8:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8006faa:	3208      	adds	r2, #8
 8006fac:	7812      	ldrb	r2, [r2, #0]
 8006fae:	431a      	orrs	r2, r3
 8006fb0:	e000      	b.n	8006fb4 <find_volume+0x12c>
 8006fb2:	2200      	movs	r2, #0
 8006fb4:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8006fb6:	009b      	lsls	r3, r3, #2
 8006fb8:	f107 0158 	add.w	r1, r7, #88	; 0x58
 8006fbc:	440b      	add	r3, r1
 8006fbe:	f843 2c44 	str.w	r2, [r3, #-68]
		for (i = 0; i < 4; i++) {			/* Get partition offset */
 8006fc2:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8006fc4:	3301      	adds	r3, #1
 8006fc6:	643b      	str	r3, [r7, #64]	; 0x40
 8006fc8:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8006fca:	2b03      	cmp	r3, #3
 8006fcc:	d9d2      	bls.n	8006f74 <find_volume+0xec>
		}
		i = LD2PT(vol);						/* Partition number: 0:auto, 1-4:forced */
 8006fce:	2300      	movs	r3, #0
 8006fd0:	643b      	str	r3, [r7, #64]	; 0x40
		if (i) i--;
 8006fd2:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8006fd4:	2b00      	cmp	r3, #0
 8006fd6:	d002      	beq.n	8006fde <find_volume+0x156>
 8006fd8:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8006fda:	3b01      	subs	r3, #1
 8006fdc:	643b      	str	r3, [r7, #64]	; 0x40
		do {								/* Find an FAT volume */
			bsect = br[i];
 8006fde:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8006fe0:	009b      	lsls	r3, r3, #2
 8006fe2:	f107 0258 	add.w	r2, r7, #88	; 0x58
 8006fe6:	4413      	add	r3, r2
 8006fe8:	f853 3c44 	ldr.w	r3, [r3, #-68]
 8006fec:	653b      	str	r3, [r7, #80]	; 0x50
			fmt = bsect ? check_fs(fs, bsect) : 2;	/* Check the partition */
 8006fee:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8006ff0:	2b00      	cmp	r3, #0
 8006ff2:	d005      	beq.n	8007000 <find_volume+0x178>
 8006ff4:	6d39      	ldr	r1, [r7, #80]	; 0x50
 8006ff6:	6bb8      	ldr	r0, [r7, #56]	; 0x38
 8006ff8:	f7ff fedc 	bl	8006db4 <check_fs>
 8006ffc:	4603      	mov	r3, r0
 8006ffe:	e000      	b.n	8007002 <find_volume+0x17a>
 8007000:	2302      	movs	r3, #2
 8007002:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
		} while (!LD2PT(vol) && fmt && ++i < 4);
 8007006:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 800700a:	2b00      	cmp	r3, #0
 800700c:	d005      	beq.n	800701a <find_volume+0x192>
 800700e:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8007010:	3301      	adds	r3, #1
 8007012:	643b      	str	r3, [r7, #64]	; 0x40
 8007014:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8007016:	2b03      	cmp	r3, #3
 8007018:	d9e1      	bls.n	8006fde <find_volume+0x156>
	}
	if (fmt == 3) return FR_DISK_ERR;		/* An error occured in the disk I/O layer */
 800701a:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 800701e:	2b03      	cmp	r3, #3
 8007020:	d101      	bne.n	8007026 <find_volume+0x19e>
 8007022:	2301      	movs	r3, #1
 8007024:	e1ee      	b.n	8007404 <find_volume+0x57c>
	if (fmt) return FR_NO_FILESYSTEM;		/* No FAT volume is found */
 8007026:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 800702a:	2b00      	cmp	r3, #0
 800702c:	d001      	beq.n	8007032 <find_volume+0x1aa>
 800702e:	230d      	movs	r3, #13
 8007030:	e1e8      	b.n	8007404 <find_volume+0x57c>

	/* An FAT volume is found. Following code initializes the file system object */

	if (LD_WORD(fs->win.d8 + BPB_BytsPerSec) != SS(fs))	/* (BPB_BytsPerSec must be equal to the physical sector size) */
 8007032:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007034:	7b1b      	ldrb	r3, [r3, #12]
 8007036:	021b      	lsls	r3, r3, #8
 8007038:	b21a      	sxth	r2, r3
 800703a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800703c:	7adb      	ldrb	r3, [r3, #11]
 800703e:	b21b      	sxth	r3, r3
 8007040:	4313      	orrs	r3, r2
 8007042:	b21b      	sxth	r3, r3
 8007044:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8007048:	d001      	beq.n	800704e <find_volume+0x1c6>
		return FR_NO_FILESYSTEM;
 800704a:	230d      	movs	r3, #13
 800704c:	e1da      	b.n	8007404 <find_volume+0x57c>

	fasize = LD_WORD(fs->win.d8 + BPB_FATSz16);			/* Number of sectors per FAT */
 800704e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007050:	7ddb      	ldrb	r3, [r3, #23]
 8007052:	021b      	lsls	r3, r3, #8
 8007054:	b21a      	sxth	r2, r3
 8007056:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007058:	7d9b      	ldrb	r3, [r3, #22]
 800705a:	b21b      	sxth	r3, r3
 800705c:	4313      	orrs	r3, r2
 800705e:	b21b      	sxth	r3, r3
 8007060:	b29b      	uxth	r3, r3
 8007062:	64fb      	str	r3, [r7, #76]	; 0x4c
	if (!fasize) fasize = LD_DWORD(fs->win.d8 + BPB_FATSz32);
 8007064:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8007066:	2b00      	cmp	r3, #0
 8007068:	d112      	bne.n	8007090 <find_volume+0x208>
 800706a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800706c:	f893 3027 	ldrb.w	r3, [r3, #39]	; 0x27
 8007070:	061a      	lsls	r2, r3, #24
 8007072:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007074:	f893 3026 	ldrb.w	r3, [r3, #38]	; 0x26
 8007078:	041b      	lsls	r3, r3, #16
 800707a:	4313      	orrs	r3, r2
 800707c:	6bba      	ldr	r2, [r7, #56]	; 0x38
 800707e:	f892 2025 	ldrb.w	r2, [r2, #37]	; 0x25
 8007082:	0212      	lsls	r2, r2, #8
 8007084:	4313      	orrs	r3, r2
 8007086:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8007088:	f892 2024 	ldrb.w	r2, [r2, #36]	; 0x24
 800708c:	4313      	orrs	r3, r2
 800708e:	64fb      	str	r3, [r7, #76]	; 0x4c
	fs->fsize = fasize;
 8007090:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007092:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 8007094:	f8c3 2218 	str.w	r2, [r3, #536]	; 0x218

	fs->n_fats = fs->win.d8[BPB_NumFATs];					/* Number of FAT copies */
 8007098:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800709a:	7c1a      	ldrb	r2, [r3, #16]
 800709c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800709e:	f883 2203 	strb.w	r2, [r3, #515]	; 0x203
	if (fs->n_fats != 1 && fs->n_fats != 2)				/* (Must be 1 or 2) */
 80070a2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80070a4:	f893 3203 	ldrb.w	r3, [r3, #515]	; 0x203
 80070a8:	2b01      	cmp	r3, #1
 80070aa:	d006      	beq.n	80070ba <find_volume+0x232>
 80070ac:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80070ae:	f893 3203 	ldrb.w	r3, [r3, #515]	; 0x203
 80070b2:	2b02      	cmp	r3, #2
 80070b4:	d001      	beq.n	80070ba <find_volume+0x232>
		return FR_NO_FILESYSTEM;
 80070b6:	230d      	movs	r3, #13
 80070b8:	e1a4      	b.n	8007404 <find_volume+0x57c>
	fasize *= fs->n_fats;								/* Number of sectors for FAT area */
 80070ba:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80070bc:	f893 3203 	ldrb.w	r3, [r3, #515]	; 0x203
 80070c0:	461a      	mov	r2, r3
 80070c2:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80070c4:	fb02 f303 	mul.w	r3, r2, r3
 80070c8:	64fb      	str	r3, [r7, #76]	; 0x4c

	fs->csize = fs->win.d8[BPB_SecPerClus];				/* Number of sectors per cluster */
 80070ca:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80070cc:	7b5a      	ldrb	r2, [r3, #13]
 80070ce:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80070d0:	f883 2202 	strb.w	r2, [r3, #514]	; 0x202
	if (!fs->csize || (fs->csize & (fs->csize - 1)))	/* (Must be power of 2) */
 80070d4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80070d6:	f893 3202 	ldrb.w	r3, [r3, #514]	; 0x202
 80070da:	2b00      	cmp	r3, #0
 80070dc:	d00a      	beq.n	80070f4 <find_volume+0x26c>
 80070de:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80070e0:	f893 3202 	ldrb.w	r3, [r3, #514]	; 0x202
 80070e4:	461a      	mov	r2, r3
 80070e6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80070e8:	f893 3202 	ldrb.w	r3, [r3, #514]	; 0x202
 80070ec:	3b01      	subs	r3, #1
 80070ee:	4013      	ands	r3, r2
 80070f0:	2b00      	cmp	r3, #0
 80070f2:	d001      	beq.n	80070f8 <find_volume+0x270>
		return FR_NO_FILESYSTEM;
 80070f4:	230d      	movs	r3, #13
 80070f6:	e185      	b.n	8007404 <find_volume+0x57c>

	fs->n_rootdir = LD_WORD(fs->win.d8 + BPB_RootEntCnt);	/* Number of root directory entries */
 80070f8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80070fa:	7c9b      	ldrb	r3, [r3, #18]
 80070fc:	021b      	lsls	r3, r3, #8
 80070fe:	b21a      	sxth	r2, r3
 8007100:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007102:	7c5b      	ldrb	r3, [r3, #17]
 8007104:	b21b      	sxth	r3, r3
 8007106:	4313      	orrs	r3, r2
 8007108:	b21b      	sxth	r3, r3
 800710a:	b29a      	uxth	r2, r3
 800710c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800710e:	f8a3 2208 	strh.w	r2, [r3, #520]	; 0x208
	if (fs->n_rootdir % (SS(fs) / SZ_DIRE))				/* (Must be sector aligned) */
 8007112:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007114:	f8b3 3208 	ldrh.w	r3, [r3, #520]	; 0x208
 8007118:	f003 030f 	and.w	r3, r3, #15
 800711c:	b29b      	uxth	r3, r3
 800711e:	2b00      	cmp	r3, #0
 8007120:	d004      	beq.n	800712c <find_volume+0x2a4>
		return FR_NO_FILESYSTEM;
 8007122:	230d      	movs	r3, #13
 8007124:	e16e      	b.n	8007404 <find_volume+0x57c>
 8007126:	bf00      	nop
 8007128:	2000022c 	.word	0x2000022c

	tsect = LD_WORD(fs->win.d8 + BPB_TotSec16);			/* Number of sectors on the volume */
 800712c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800712e:	7d1b      	ldrb	r3, [r3, #20]
 8007130:	021b      	lsls	r3, r3, #8
 8007132:	b21a      	sxth	r2, r3
 8007134:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007136:	7cdb      	ldrb	r3, [r3, #19]
 8007138:	b21b      	sxth	r3, r3
 800713a:	4313      	orrs	r3, r2
 800713c:	b21b      	sxth	r3, r3
 800713e:	b29b      	uxth	r3, r3
 8007140:	64bb      	str	r3, [r7, #72]	; 0x48
	if (!tsect) tsect = LD_DWORD(fs->win.d8 + BPB_TotSec32);
 8007142:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8007144:	2b00      	cmp	r3, #0
 8007146:	d112      	bne.n	800716e <find_volume+0x2e6>
 8007148:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800714a:	f893 3023 	ldrb.w	r3, [r3, #35]	; 0x23
 800714e:	061a      	lsls	r2, r3, #24
 8007150:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007152:	f893 3022 	ldrb.w	r3, [r3, #34]	; 0x22
 8007156:	041b      	lsls	r3, r3, #16
 8007158:	4313      	orrs	r3, r2
 800715a:	6bba      	ldr	r2, [r7, #56]	; 0x38
 800715c:	f892 2021 	ldrb.w	r2, [r2, #33]	; 0x21
 8007160:	0212      	lsls	r2, r2, #8
 8007162:	4313      	orrs	r3, r2
 8007164:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8007166:	f892 2020 	ldrb.w	r2, [r2, #32]
 800716a:	4313      	orrs	r3, r2
 800716c:	64bb      	str	r3, [r7, #72]	; 0x48

	nrsv = LD_WORD(fs->win.d8 + BPB_RsvdSecCnt);			/* Number of reserved sectors */
 800716e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007170:	7bdb      	ldrb	r3, [r3, #15]
 8007172:	021b      	lsls	r3, r3, #8
 8007174:	b21a      	sxth	r2, r3
 8007176:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007178:	7b9b      	ldrb	r3, [r3, #14]
 800717a:	b21b      	sxth	r3, r3
 800717c:	4313      	orrs	r3, r2
 800717e:	b21b      	sxth	r3, r3
 8007180:	85fb      	strh	r3, [r7, #46]	; 0x2e
	if (!nrsv) return FR_NO_FILESYSTEM;					/* (Must not be 0) */
 8007182:	8dfb      	ldrh	r3, [r7, #46]	; 0x2e
 8007184:	2b00      	cmp	r3, #0
 8007186:	d101      	bne.n	800718c <find_volume+0x304>
 8007188:	230d      	movs	r3, #13
 800718a:	e13b      	b.n	8007404 <find_volume+0x57c>

	/* Determine the FAT sub type */
	sysect = nrsv + fasize + fs->n_rootdir / (SS(fs) / SZ_DIRE);	/* RSV + FAT + DIR */
 800718c:	8dfa      	ldrh	r2, [r7, #46]	; 0x2e
 800718e:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8007190:	4413      	add	r3, r2
 8007192:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8007194:	f8b2 2208 	ldrh.w	r2, [r2, #520]	; 0x208
 8007198:	0912      	lsrs	r2, r2, #4
 800719a:	b292      	uxth	r2, r2
 800719c:	4413      	add	r3, r2
 800719e:	62bb      	str	r3, [r7, #40]	; 0x28
	if (tsect < sysect) return FR_NO_FILESYSTEM;		/* (Invalid volume size) */
 80071a0:	6cba      	ldr	r2, [r7, #72]	; 0x48
 80071a2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80071a4:	429a      	cmp	r2, r3
 80071a6:	d201      	bcs.n	80071ac <find_volume+0x324>
 80071a8:	230d      	movs	r3, #13
 80071aa:	e12b      	b.n	8007404 <find_volume+0x57c>
	nclst = (tsect - sysect) / fs->csize;				/* Number of clusters */
 80071ac:	6cba      	ldr	r2, [r7, #72]	; 0x48
 80071ae:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80071b0:	1ad3      	subs	r3, r2, r3
 80071b2:	6bba      	ldr	r2, [r7, #56]	; 0x38
 80071b4:	f892 2202 	ldrb.w	r2, [r2, #514]	; 0x202
 80071b8:	fbb3 f3f2 	udiv	r3, r3, r2
 80071bc:	627b      	str	r3, [r7, #36]	; 0x24
	if (!nclst) return FR_NO_FILESYSTEM;				/* (Invalid volume size) */
 80071be:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80071c0:	2b00      	cmp	r3, #0
 80071c2:	d101      	bne.n	80071c8 <find_volume+0x340>
 80071c4:	230d      	movs	r3, #13
 80071c6:	e11d      	b.n	8007404 <find_volume+0x57c>
	fmt = FS_FAT12;
 80071c8:	2301      	movs	r3, #1
 80071ca:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
	if (nclst >= MIN_FAT16) fmt = FS_FAT16;
 80071ce:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80071d0:	f640 72f5 	movw	r2, #4085	; 0xff5
 80071d4:	4293      	cmp	r3, r2
 80071d6:	d902      	bls.n	80071de <find_volume+0x356>
 80071d8:	2302      	movs	r3, #2
 80071da:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
	if (nclst >= MIN_FAT32) fmt = FS_FAT32;
 80071de:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80071e0:	f64f 72f5 	movw	r2, #65525	; 0xfff5
 80071e4:	4293      	cmp	r3, r2
 80071e6:	d902      	bls.n	80071ee <find_volume+0x366>
 80071e8:	2303      	movs	r3, #3
 80071ea:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57

	/* Boundaries and Limits */
	fs->n_fatent = nclst + 2;							/* Number of FAT entries */
 80071ee:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80071f0:	1c9a      	adds	r2, r3, #2
 80071f2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80071f4:	f8c3 2214 	str.w	r2, [r3, #532]	; 0x214
	fs->volbase = bsect;								/* Volume start sector */
 80071f8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80071fa:	6d3a      	ldr	r2, [r7, #80]	; 0x50
 80071fc:	f8c3 221c 	str.w	r2, [r3, #540]	; 0x21c
	fs->fatbase = bsect + nrsv; 						/* FAT start sector */
 8007200:	8dfa      	ldrh	r2, [r7, #46]	; 0x2e
 8007202:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8007204:	441a      	add	r2, r3
 8007206:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007208:	f8c3 2220 	str.w	r2, [r3, #544]	; 0x220
	fs->database = bsect + sysect;						/* Data start sector */
 800720c:	6d3a      	ldr	r2, [r7, #80]	; 0x50
 800720e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007210:	441a      	add	r2, r3
 8007212:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007214:	f8c3 2228 	str.w	r2, [r3, #552]	; 0x228
	if (fmt == FS_FAT32) {
 8007218:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 800721c:	2b03      	cmp	r3, #3
 800721e:	d121      	bne.n	8007264 <find_volume+0x3dc>
		if (fs->n_rootdir) return FR_NO_FILESYSTEM;		/* (BPB_RootEntCnt must be 0) */
 8007220:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007222:	f8b3 3208 	ldrh.w	r3, [r3, #520]	; 0x208
 8007226:	2b00      	cmp	r3, #0
 8007228:	d001      	beq.n	800722e <find_volume+0x3a6>
 800722a:	230d      	movs	r3, #13
 800722c:	e0ea      	b.n	8007404 <find_volume+0x57c>
		fs->dirbase = LD_DWORD(fs->win.d8 + BPB_RootClus);	/* Root directory start cluster */
 800722e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007230:	f893 302f 	ldrb.w	r3, [r3, #47]	; 0x2f
 8007234:	061a      	lsls	r2, r3, #24
 8007236:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007238:	f893 302e 	ldrb.w	r3, [r3, #46]	; 0x2e
 800723c:	041b      	lsls	r3, r3, #16
 800723e:	4313      	orrs	r3, r2
 8007240:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8007242:	f892 202d 	ldrb.w	r2, [r2, #45]	; 0x2d
 8007246:	0212      	lsls	r2, r2, #8
 8007248:	4313      	orrs	r3, r2
 800724a:	6bba      	ldr	r2, [r7, #56]	; 0x38
 800724c:	f892 202c 	ldrb.w	r2, [r2, #44]	; 0x2c
 8007250:	431a      	orrs	r2, r3
 8007252:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007254:	f8c3 2224 	str.w	r2, [r3, #548]	; 0x224
		szbfat = fs->n_fatent * 4;						/* (Needed FAT size) */
 8007258:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800725a:	f8d3 3214 	ldr.w	r3, [r3, #532]	; 0x214
 800725e:	009b      	lsls	r3, r3, #2
 8007260:	647b      	str	r3, [r7, #68]	; 0x44
 8007262:	e025      	b.n	80072b0 <find_volume+0x428>
	} else {
		if (!fs->n_rootdir)	return FR_NO_FILESYSTEM;	/* (BPB_RootEntCnt must not be 0) */
 8007264:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007266:	f8b3 3208 	ldrh.w	r3, [r3, #520]	; 0x208
 800726a:	2b00      	cmp	r3, #0
 800726c:	d101      	bne.n	8007272 <find_volume+0x3ea>
 800726e:	230d      	movs	r3, #13
 8007270:	e0c8      	b.n	8007404 <find_volume+0x57c>
		fs->dirbase = fs->fatbase + fasize;				/* Root directory start sector */
 8007272:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007274:	f8d3 2220 	ldr.w	r2, [r3, #544]	; 0x220
 8007278:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800727a:	441a      	add	r2, r3
 800727c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800727e:	f8c3 2224 	str.w	r2, [r3, #548]	; 0x224
		szbfat = (fmt == FS_FAT16) ?					/* (Needed FAT size) */
			fs->n_fatent * 2 : fs->n_fatent * 3 / 2 + (fs->n_fatent & 1);
 8007282:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 8007286:	2b02      	cmp	r3, #2
 8007288:	d104      	bne.n	8007294 <find_volume+0x40c>
 800728a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800728c:	f8d3 3214 	ldr.w	r3, [r3, #532]	; 0x214
 8007290:	005b      	lsls	r3, r3, #1
 8007292:	e00c      	b.n	80072ae <find_volume+0x426>
 8007294:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007296:	f8d3 2214 	ldr.w	r2, [r3, #532]	; 0x214
 800729a:	4613      	mov	r3, r2
 800729c:	005b      	lsls	r3, r3, #1
 800729e:	4413      	add	r3, r2
 80072a0:	085a      	lsrs	r2, r3, #1
 80072a2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80072a4:	f8d3 3214 	ldr.w	r3, [r3, #532]	; 0x214
 80072a8:	f003 0301 	and.w	r3, r3, #1
 80072ac:	4413      	add	r3, r2
		szbfat = (fmt == FS_FAT16) ?					/* (Needed FAT size) */
 80072ae:	647b      	str	r3, [r7, #68]	; 0x44
	}
	if (fs->fsize < (szbfat + (SS(fs) - 1)) / SS(fs))	/* (BPB_FATSz must not be less than the size needed) */
 80072b0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80072b2:	f8d3 2218 	ldr.w	r2, [r3, #536]	; 0x218
 80072b6:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80072b8:	f203 13ff 	addw	r3, r3, #511	; 0x1ff
 80072bc:	0a5b      	lsrs	r3, r3, #9
 80072be:	429a      	cmp	r2, r3
 80072c0:	d201      	bcs.n	80072c6 <find_volume+0x43e>
		return FR_NO_FILESYSTEM;
 80072c2:	230d      	movs	r3, #13
 80072c4:	e09e      	b.n	8007404 <find_volume+0x57c>

#if !_FS_READONLY
	/* Initialize cluster allocation information */
	fs->last_clust = fs->free_clust = 0xFFFFFFFF;
 80072c6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80072c8:	f04f 32ff 	mov.w	r2, #4294967295
 80072cc:	f8c3 2210 	str.w	r2, [r3, #528]	; 0x210
 80072d0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80072d2:	f8d3 2210 	ldr.w	r2, [r3, #528]	; 0x210
 80072d6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80072d8:	f8c3 220c 	str.w	r2, [r3, #524]	; 0x20c

	/* Get fsinfo if available */
	fs->fsi_flag = 0x80;
 80072dc:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80072de:	2280      	movs	r2, #128	; 0x80
 80072e0:	f883 2205 	strb.w	r2, [r3, #517]	; 0x205
#if (_FS_NOFSINFO & 3) != 3
	if (fmt == FS_FAT32				/* Enable FSINFO only if FAT32 and BPB_FSInfo is 1 */
 80072e4:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 80072e8:	2b03      	cmp	r3, #3
 80072ea:	d177      	bne.n	80073dc <find_volume+0x554>
		&& LD_WORD(fs->win.d8 + BPB_FSInfo) == 1
 80072ec:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80072ee:	f893 3031 	ldrb.w	r3, [r3, #49]	; 0x31
 80072f2:	021b      	lsls	r3, r3, #8
 80072f4:	b21a      	sxth	r2, r3
 80072f6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80072f8:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 80072fc:	b21b      	sxth	r3, r3
 80072fe:	4313      	orrs	r3, r2
 8007300:	b21b      	sxth	r3, r3
 8007302:	2b01      	cmp	r3, #1
 8007304:	d16a      	bne.n	80073dc <find_volume+0x554>
		&& move_window(fs, bsect + 1) == FR_OK)
 8007306:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8007308:	3301      	adds	r3, #1
 800730a:	4619      	mov	r1, r3
 800730c:	6bb8      	ldr	r0, [r7, #56]	; 0x38
 800730e:	f7fe fc76 	bl	8005bfe <move_window>
 8007312:	4603      	mov	r3, r0
 8007314:	2b00      	cmp	r3, #0
 8007316:	d161      	bne.n	80073dc <find_volume+0x554>
	{
		fs->fsi_flag = 0;
 8007318:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800731a:	2200      	movs	r2, #0
 800731c:	f883 2205 	strb.w	r2, [r3, #517]	; 0x205
		if (LD_WORD(fs->win.d8 + BS_55AA) == 0xAA55	/* Load FSINFO data if available */
 8007320:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007322:	f893 31ff 	ldrb.w	r3, [r3, #511]	; 0x1ff
 8007326:	021b      	lsls	r3, r3, #8
 8007328:	b21a      	sxth	r2, r3
 800732a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800732c:	f893 31fe 	ldrb.w	r3, [r3, #510]	; 0x1fe
 8007330:	b21b      	sxth	r3, r3
 8007332:	4313      	orrs	r3, r2
 8007334:	b21b      	sxth	r3, r3
 8007336:	4a35      	ldr	r2, [pc, #212]	; (800740c <find_volume+0x584>)
 8007338:	4293      	cmp	r3, r2
 800733a:	d14f      	bne.n	80073dc <find_volume+0x554>
			&& LD_DWORD(fs->win.d8 + FSI_LeadSig) == 0x41615252
 800733c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800733e:	78db      	ldrb	r3, [r3, #3]
 8007340:	061a      	lsls	r2, r3, #24
 8007342:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007344:	789b      	ldrb	r3, [r3, #2]
 8007346:	041b      	lsls	r3, r3, #16
 8007348:	4313      	orrs	r3, r2
 800734a:	6bba      	ldr	r2, [r7, #56]	; 0x38
 800734c:	7852      	ldrb	r2, [r2, #1]
 800734e:	0212      	lsls	r2, r2, #8
 8007350:	4313      	orrs	r3, r2
 8007352:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8007354:	7812      	ldrb	r2, [r2, #0]
 8007356:	4313      	orrs	r3, r2
 8007358:	4a2d      	ldr	r2, [pc, #180]	; (8007410 <find_volume+0x588>)
 800735a:	4293      	cmp	r3, r2
 800735c:	d13e      	bne.n	80073dc <find_volume+0x554>
			&& LD_DWORD(fs->win.d8 + FSI_StrucSig) == 0x61417272)
 800735e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007360:	f893 31e7 	ldrb.w	r3, [r3, #487]	; 0x1e7
 8007364:	061a      	lsls	r2, r3, #24
 8007366:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007368:	f893 31e6 	ldrb.w	r3, [r3, #486]	; 0x1e6
 800736c:	041b      	lsls	r3, r3, #16
 800736e:	4313      	orrs	r3, r2
 8007370:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8007372:	f892 21e5 	ldrb.w	r2, [r2, #485]	; 0x1e5
 8007376:	0212      	lsls	r2, r2, #8
 8007378:	4313      	orrs	r3, r2
 800737a:	6bba      	ldr	r2, [r7, #56]	; 0x38
 800737c:	f892 21e4 	ldrb.w	r2, [r2, #484]	; 0x1e4
 8007380:	4313      	orrs	r3, r2
 8007382:	4a24      	ldr	r2, [pc, #144]	; (8007414 <find_volume+0x58c>)
 8007384:	4293      	cmp	r3, r2
 8007386:	d129      	bne.n	80073dc <find_volume+0x554>
		{
#if (_FS_NOFSINFO & 1) == 0
			fs->free_clust = LD_DWORD(fs->win.d8 + FSI_Free_Count);
 8007388:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800738a:	f893 31eb 	ldrb.w	r3, [r3, #491]	; 0x1eb
 800738e:	061a      	lsls	r2, r3, #24
 8007390:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007392:	f893 31ea 	ldrb.w	r3, [r3, #490]	; 0x1ea
 8007396:	041b      	lsls	r3, r3, #16
 8007398:	4313      	orrs	r3, r2
 800739a:	6bba      	ldr	r2, [r7, #56]	; 0x38
 800739c:	f892 21e9 	ldrb.w	r2, [r2, #489]	; 0x1e9
 80073a0:	0212      	lsls	r2, r2, #8
 80073a2:	4313      	orrs	r3, r2
 80073a4:	6bba      	ldr	r2, [r7, #56]	; 0x38
 80073a6:	f892 21e8 	ldrb.w	r2, [r2, #488]	; 0x1e8
 80073aa:	431a      	orrs	r2, r3
 80073ac:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80073ae:	f8c3 2210 	str.w	r2, [r3, #528]	; 0x210
#endif
#if (_FS_NOFSINFO & 2) == 0
			fs->last_clust = LD_DWORD(fs->win.d8 + FSI_Nxt_Free);
 80073b2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80073b4:	f893 31ef 	ldrb.w	r3, [r3, #495]	; 0x1ef
 80073b8:	061a      	lsls	r2, r3, #24
 80073ba:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80073bc:	f893 31ee 	ldrb.w	r3, [r3, #494]	; 0x1ee
 80073c0:	041b      	lsls	r3, r3, #16
 80073c2:	4313      	orrs	r3, r2
 80073c4:	6bba      	ldr	r2, [r7, #56]	; 0x38
 80073c6:	f892 21ed 	ldrb.w	r2, [r2, #493]	; 0x1ed
 80073ca:	0212      	lsls	r2, r2, #8
 80073cc:	4313      	orrs	r3, r2
 80073ce:	6bba      	ldr	r2, [r7, #56]	; 0x38
 80073d0:	f892 21ec 	ldrb.w	r2, [r2, #492]	; 0x1ec
 80073d4:	431a      	orrs	r2, r3
 80073d6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80073d8:	f8c3 220c 	str.w	r2, [r3, #524]	; 0x20c
#endif
		}
	}
#endif
#endif
	fs->fs_type = fmt;	/* FAT sub-type */
 80073dc:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80073de:	f897 2057 	ldrb.w	r2, [r7, #87]	; 0x57
 80073e2:	f883 2200 	strb.w	r2, [r3, #512]	; 0x200
	fs->id = ++Fsid;	/* File system mount ID */
 80073e6:	4b0c      	ldr	r3, [pc, #48]	; (8007418 <find_volume+0x590>)
 80073e8:	881b      	ldrh	r3, [r3, #0]
 80073ea:	3301      	adds	r3, #1
 80073ec:	b29a      	uxth	r2, r3
 80073ee:	4b0a      	ldr	r3, [pc, #40]	; (8007418 <find_volume+0x590>)
 80073f0:	801a      	strh	r2, [r3, #0]
 80073f2:	4b09      	ldr	r3, [pc, #36]	; (8007418 <find_volume+0x590>)
 80073f4:	881a      	ldrh	r2, [r3, #0]
 80073f6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80073f8:	f8a3 2206 	strh.w	r2, [r3, #518]	; 0x206
#if _FS_RPATH
	fs->cdir = 0;		/* Set current directory to root */
#endif
#if _FS_LOCK			/* Clear file lock semaphores */
	clear_lock(fs);
 80073fc:	6bb8      	ldr	r0, [r7, #56]	; 0x38
 80073fe:	f7fe fb8d 	bl	8005b1c <clear_lock>
#endif

	return FR_OK;
 8007402:	2300      	movs	r3, #0
}
 8007404:	4618      	mov	r0, r3
 8007406:	3758      	adds	r7, #88	; 0x58
 8007408:	46bd      	mov	sp, r7
 800740a:	bd80      	pop	{r7, pc}
 800740c:	ffffaa55 	.word	0xffffaa55
 8007410:	41615252 	.word	0x41615252
 8007414:	61417272 	.word	0x61417272
 8007418:	20000230 	.word	0x20000230

0800741c <validate>:

static
FRESULT validate (	/* FR_OK(0): The object is valid, !=0: Invalid */
	void* obj		/* Pointer to the object FIL/DIR to check validity */
)
{
 800741c:	b580      	push	{r7, lr}
 800741e:	b084      	sub	sp, #16
 8007420:	af00      	add	r7, sp, #0
 8007422:	6078      	str	r0, [r7, #4]
	FIL *fil = (FIL*)obj;	/* Assuming offset of .fs and .id in the FIL/DIR structure is identical */
 8007424:	687b      	ldr	r3, [r7, #4]
 8007426:	60fb      	str	r3, [r7, #12]


	if (!fil || !fil->fs || !fil->fs->fs_type || fil->fs->id != fil->id || (disk_status(fil->fs->drv) & STA_NOINIT))
 8007428:	68fb      	ldr	r3, [r7, #12]
 800742a:	2b00      	cmp	r3, #0
 800742c:	d022      	beq.n	8007474 <validate+0x58>
 800742e:	68fb      	ldr	r3, [r7, #12]
 8007430:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 8007434:	2b00      	cmp	r3, #0
 8007436:	d01d      	beq.n	8007474 <validate+0x58>
 8007438:	68fb      	ldr	r3, [r7, #12]
 800743a:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 800743e:	f893 3200 	ldrb.w	r3, [r3, #512]	; 0x200
 8007442:	2b00      	cmp	r3, #0
 8007444:	d016      	beq.n	8007474 <validate+0x58>
 8007446:	68fb      	ldr	r3, [r7, #12]
 8007448:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 800744c:	f8b3 2206 	ldrh.w	r2, [r3, #518]	; 0x206
 8007450:	68fb      	ldr	r3, [r7, #12]
 8007452:	f8b3 3204 	ldrh.w	r3, [r3, #516]	; 0x204
 8007456:	429a      	cmp	r2, r3
 8007458:	d10c      	bne.n	8007474 <validate+0x58>
 800745a:	68fb      	ldr	r3, [r7, #12]
 800745c:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 8007460:	f893 3201 	ldrb.w	r3, [r3, #513]	; 0x201
 8007464:	4618      	mov	r0, r3
 8007466:	f7fe f8bb 	bl	80055e0 <disk_status>
 800746a:	4603      	mov	r3, r0
 800746c:	f003 0301 	and.w	r3, r3, #1
 8007470:	2b00      	cmp	r3, #0
 8007472:	d001      	beq.n	8007478 <validate+0x5c>
		return FR_INVALID_OBJECT;
 8007474:	2309      	movs	r3, #9
 8007476:	e000      	b.n	800747a <validate+0x5e>

	ENTER_FF(fil->fs);		/* Lock file system */

	return FR_OK;
 8007478:	2300      	movs	r3, #0
}
 800747a:	4618      	mov	r0, r3
 800747c:	3710      	adds	r7, #16
 800747e:	46bd      	mov	sp, r7
 8007480:	bd80      	pop	{r7, pc}
	...

08007484 <f_mount>:
FRESULT f_mount (
	FATFS* fs,			/* Pointer to the file system object (NULL:unmount)*/
	const TCHAR* path,	/* Logical drive number to be mounted/unmounted */
	BYTE opt			/* 0:Do not mount (delayed mount), 1:Mount immediately */
)
{
 8007484:	b580      	push	{r7, lr}
 8007486:	b088      	sub	sp, #32
 8007488:	af00      	add	r7, sp, #0
 800748a:	60f8      	str	r0, [r7, #12]
 800748c:	60b9      	str	r1, [r7, #8]
 800748e:	4613      	mov	r3, r2
 8007490:	71fb      	strb	r3, [r7, #7]
	FATFS *cfs;
	int vol;
	FRESULT res;
	const TCHAR *rp = path;
 8007492:	68bb      	ldr	r3, [r7, #8]
 8007494:	613b      	str	r3, [r7, #16]


	vol = get_ldnumber(&rp);
 8007496:	f107 0310 	add.w	r3, r7, #16
 800749a:	4618      	mov	r0, r3
 800749c:	f7ff fc46 	bl	8006d2c <get_ldnumber>
 80074a0:	61f8      	str	r0, [r7, #28]
	if (vol < 0) return FR_INVALID_DRIVE;
 80074a2:	69fb      	ldr	r3, [r7, #28]
 80074a4:	2b00      	cmp	r3, #0
 80074a6:	da01      	bge.n	80074ac <f_mount+0x28>
 80074a8:	230b      	movs	r3, #11
 80074aa:	e02d      	b.n	8007508 <f_mount+0x84>
	cfs = FatFs[vol];					/* Pointer to fs object */
 80074ac:	4a18      	ldr	r2, [pc, #96]	; (8007510 <f_mount+0x8c>)
 80074ae:	69fb      	ldr	r3, [r7, #28]
 80074b0:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80074b4:	61bb      	str	r3, [r7, #24]

	if (cfs) {
 80074b6:	69bb      	ldr	r3, [r7, #24]
 80074b8:	2b00      	cmp	r3, #0
 80074ba:	d006      	beq.n	80074ca <f_mount+0x46>
#if _FS_LOCK
		clear_lock(cfs);
 80074bc:	69b8      	ldr	r0, [r7, #24]
 80074be:	f7fe fb2d 	bl	8005b1c <clear_lock>
#endif
#if _FS_REENTRANT						/* Discard sync object of the current volume */
		if (!ff_del_syncobj(cfs->sobj)) return FR_INT_ERR;
#endif
		cfs->fs_type = 0;				/* Clear old fs object */
 80074c2:	69bb      	ldr	r3, [r7, #24]
 80074c4:	2200      	movs	r2, #0
 80074c6:	f883 2200 	strb.w	r2, [r3, #512]	; 0x200
	}

	if (fs) {
 80074ca:	68fb      	ldr	r3, [r7, #12]
 80074cc:	2b00      	cmp	r3, #0
 80074ce:	d003      	beq.n	80074d8 <f_mount+0x54>
		fs->fs_type = 0;				/* Clear new fs object */
 80074d0:	68fb      	ldr	r3, [r7, #12]
 80074d2:	2200      	movs	r2, #0
 80074d4:	f883 2200 	strb.w	r2, [r3, #512]	; 0x200
#if _FS_REENTRANT						/* Create sync object for the new volume */
		if (!ff_cre_syncobj((BYTE)vol, &fs->sobj)) return FR_INT_ERR;
#endif
	}
	FatFs[vol] = fs;					/* Register new fs object */
 80074d8:	68fa      	ldr	r2, [r7, #12]
 80074da:	490d      	ldr	r1, [pc, #52]	; (8007510 <f_mount+0x8c>)
 80074dc:	69fb      	ldr	r3, [r7, #28]
 80074de:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

	if (!fs || opt != 1) return FR_OK;	/* Do not mount now, it will be mounted later */
 80074e2:	68fb      	ldr	r3, [r7, #12]
 80074e4:	2b00      	cmp	r3, #0
 80074e6:	d002      	beq.n	80074ee <f_mount+0x6a>
 80074e8:	79fb      	ldrb	r3, [r7, #7]
 80074ea:	2b01      	cmp	r3, #1
 80074ec:	d001      	beq.n	80074f2 <f_mount+0x6e>
 80074ee:	2300      	movs	r3, #0
 80074f0:	e00a      	b.n	8007508 <f_mount+0x84>

	res = find_volume(&fs, &path, 0);	/* Force mounted the volume */
 80074f2:	f107 0108 	add.w	r1, r7, #8
 80074f6:	f107 030c 	add.w	r3, r7, #12
 80074fa:	2200      	movs	r2, #0
 80074fc:	4618      	mov	r0, r3
 80074fe:	f7ff fcc3 	bl	8006e88 <find_volume>
 8007502:	4603      	mov	r3, r0
 8007504:	75fb      	strb	r3, [r7, #23]
	LEAVE_FF(fs, res);
 8007506:	7dfb      	ldrb	r3, [r7, #23]
}
 8007508:	4618      	mov	r0, r3
 800750a:	3720      	adds	r7, #32
 800750c:	46bd      	mov	sp, r7
 800750e:	bd80      	pop	{r7, pc}
 8007510:	2000022c 	.word	0x2000022c

08007514 <f_open>:
FRESULT f_open (
	FIL* fp,			/* Pointer to the blank file object */
	const TCHAR* path,	/* Pointer to the file name */
	BYTE mode			/* Access mode and file open mode flags */
)
{
 8007514:	b580      	push	{r7, lr}
 8007516:	f5ad 7d14 	sub.w	sp, sp, #592	; 0x250
 800751a:	af00      	add	r7, sp, #0
 800751c:	f107 030c 	add.w	r3, r7, #12
 8007520:	6018      	str	r0, [r3, #0]
 8007522:	f107 0308 	add.w	r3, r7, #8
 8007526:	6019      	str	r1, [r3, #0]
 8007528:	1dfb      	adds	r3, r7, #7
 800752a:	701a      	strb	r2, [r3, #0]
#if !_FS_READONLY
	DWORD dw, cl;
#endif


	if (!fp) return FR_INVALID_OBJECT;
 800752c:	f107 030c 	add.w	r3, r7, #12
 8007530:	681b      	ldr	r3, [r3, #0]
 8007532:	2b00      	cmp	r3, #0
 8007534:	d101      	bne.n	800753a <f_open+0x26>
 8007536:	2309      	movs	r3, #9
 8007538:	e1f2      	b.n	8007920 <f_open+0x40c>
	fp->fs = 0;			/* Clear file object */
 800753a:	f107 030c 	add.w	r3, r7, #12
 800753e:	681b      	ldr	r3, [r3, #0]
 8007540:	2200      	movs	r2, #0
 8007542:	f8c3 2200 	str.w	r2, [r3, #512]	; 0x200

	/* Get logical drive number */
#if !_FS_READONLY
	mode &= FA_READ | FA_WRITE | FA_CREATE_ALWAYS | FA_OPEN_ALWAYS | FA_CREATE_NEW;
 8007546:	1dfb      	adds	r3, r7, #7
 8007548:	1dfa      	adds	r2, r7, #7
 800754a:	7812      	ldrb	r2, [r2, #0]
 800754c:	f002 021f 	and.w	r2, r2, #31
 8007550:	701a      	strb	r2, [r3, #0]
	res = find_volume(&dj.fs, &path, (BYTE)(mode & ~FA_READ));
 8007552:	1dfb      	adds	r3, r7, #7
 8007554:	781b      	ldrb	r3, [r3, #0]
 8007556:	f023 0301 	bic.w	r3, r3, #1
 800755a:	b2da      	uxtb	r2, r3
 800755c:	f107 0108 	add.w	r1, r7, #8
 8007560:	f107 0320 	add.w	r3, r7, #32
 8007564:	f503 7300 	add.w	r3, r3, #512	; 0x200
 8007568:	4618      	mov	r0, r3
 800756a:	f7ff fc8d 	bl	8006e88 <find_volume>
 800756e:	4603      	mov	r3, r0
 8007570:	f887 324f 	strb.w	r3, [r7, #591]	; 0x24f
#else
	mode &= FA_READ;
	res = find_volume(&dj.fs, &path, 0);
#endif
	if (res == FR_OK) {
 8007574:	f897 324f 	ldrb.w	r3, [r7, #591]	; 0x24f
 8007578:	2b00      	cmp	r3, #0
 800757a:	f040 81cf 	bne.w	800791c <f_open+0x408>
		INIT_BUF(dj);
 800757e:	f107 0320 	add.w	r3, r7, #32
 8007582:	f107 0214 	add.w	r2, r7, #20
 8007586:	f8c3 2218 	str.w	r2, [r3, #536]	; 0x218
		res = follow_path(&dj, path);	/* Follow the file path */
 800758a:	f107 0308 	add.w	r3, r7, #8
 800758e:	681a      	ldr	r2, [r3, #0]
 8007590:	f107 0320 	add.w	r3, r7, #32
 8007594:	4611      	mov	r1, r2
 8007596:	4618      	mov	r0, r3
 8007598:	f7ff fb5a 	bl	8006c50 <follow_path>
 800759c:	4603      	mov	r3, r0
 800759e:	f887 324f 	strb.w	r3, [r7, #591]	; 0x24f
		dir = dj.dir;
 80075a2:	f107 0320 	add.w	r3, r7, #32
 80075a6:	f8d3 3214 	ldr.w	r3, [r3, #532]	; 0x214
 80075aa:	f8c7 3248 	str.w	r3, [r7, #584]	; 0x248
#if !_FS_READONLY	/* R/W configuration */
		if (res == FR_OK) {
 80075ae:	f897 324f 	ldrb.w	r3, [r7, #591]	; 0x24f
 80075b2:	2b00      	cmp	r3, #0
 80075b4:	d11a      	bne.n	80075ec <f_open+0xd8>
			if (!dir)	/* Default directory itself */
 80075b6:	f8d7 3248 	ldr.w	r3, [r7, #584]	; 0x248
 80075ba:	2b00      	cmp	r3, #0
 80075bc:	d103      	bne.n	80075c6 <f_open+0xb2>
				res = FR_INVALID_NAME;
 80075be:	2306      	movs	r3, #6
 80075c0:	f887 324f 	strb.w	r3, [r7, #591]	; 0x24f
 80075c4:	e012      	b.n	80075ec <f_open+0xd8>
#if _FS_LOCK
			else
				res = chk_lock(&dj, (mode & ~FA_READ) ? 1 : 0);
 80075c6:	1dfb      	adds	r3, r7, #7
 80075c8:	781b      	ldrb	r3, [r3, #0]
 80075ca:	f023 0301 	bic.w	r3, r3, #1
 80075ce:	2b00      	cmp	r3, #0
 80075d0:	bf14      	ite	ne
 80075d2:	2301      	movne	r3, #1
 80075d4:	2300      	moveq	r3, #0
 80075d6:	b2db      	uxtb	r3, r3
 80075d8:	461a      	mov	r2, r3
 80075da:	f107 0320 	add.w	r3, r7, #32
 80075de:	4611      	mov	r1, r2
 80075e0:	4618      	mov	r0, r3
 80075e2:	f7fe f911 	bl	8005808 <chk_lock>
 80075e6:	4603      	mov	r3, r0
 80075e8:	f887 324f 	strb.w	r3, [r7, #591]	; 0x24f
#endif
		}
		/* Create or Open a file */
		if (mode & (FA_CREATE_ALWAYS | FA_OPEN_ALWAYS | FA_CREATE_NEW)) {
 80075ec:	1dfb      	adds	r3, r7, #7
 80075ee:	781b      	ldrb	r3, [r3, #0]
 80075f0:	f003 031c 	and.w	r3, r3, #28
 80075f4:	2b00      	cmp	r3, #0
 80075f6:	f000 80cc 	beq.w	8007792 <f_open+0x27e>
			if (res != FR_OK) {					/* No file, create new */
 80075fa:	f897 324f 	ldrb.w	r3, [r7, #591]	; 0x24f
 80075fe:	2b00      	cmp	r3, #0
 8007600:	d01f      	beq.n	8007642 <f_open+0x12e>
				if (res == FR_NO_FILE)			/* There is no file to open, create a new entry */
 8007602:	f897 324f 	ldrb.w	r3, [r7, #591]	; 0x24f
 8007606:	2b04      	cmp	r3, #4
 8007608:	d10e      	bne.n	8007628 <f_open+0x114>
#if _FS_LOCK
					res = enq_lock() ? dir_register(&dj) : FR_TOO_MANY_OPEN_FILES;
 800760a:	f7fe f969 	bl	80058e0 <enq_lock>
 800760e:	4603      	mov	r3, r0
 8007610:	2b00      	cmp	r3, #0
 8007612:	d006      	beq.n	8007622 <f_open+0x10e>
 8007614:	f107 0320 	add.w	r3, r7, #32
 8007618:	4618      	mov	r0, r3
 800761a:	f7ff f9af 	bl	800697c <dir_register>
 800761e:	4603      	mov	r3, r0
 8007620:	e000      	b.n	8007624 <f_open+0x110>
 8007622:	2312      	movs	r3, #18
 8007624:	f887 324f 	strb.w	r3, [r7, #591]	; 0x24f
#else
					res = dir_register(&dj);
#endif
				mode |= FA_CREATE_ALWAYS;		/* File is created */
 8007628:	1dfb      	adds	r3, r7, #7
 800762a:	1dfa      	adds	r2, r7, #7
 800762c:	7812      	ldrb	r2, [r2, #0]
 800762e:	f042 0208 	orr.w	r2, r2, #8
 8007632:	701a      	strb	r2, [r3, #0]
				dir = dj.dir;					/* New entry */
 8007634:	f107 0320 	add.w	r3, r7, #32
 8007638:	f8d3 3214 	ldr.w	r3, [r3, #532]	; 0x214
 800763c:	f8c7 3248 	str.w	r3, [r7, #584]	; 0x248
 8007640:	e014      	b.n	800766c <f_open+0x158>
			}
			else {								/* Any object is already existing */
				if (dir[DIR_Attr] & (AM_RDO | AM_DIR)) {	/* Cannot overwrite it (R/O or DIR) */
 8007642:	f8d7 3248 	ldr.w	r3, [r7, #584]	; 0x248
 8007646:	330b      	adds	r3, #11
 8007648:	781b      	ldrb	r3, [r3, #0]
 800764a:	f003 0311 	and.w	r3, r3, #17
 800764e:	2b00      	cmp	r3, #0
 8007650:	d003      	beq.n	800765a <f_open+0x146>
					res = FR_DENIED;
 8007652:	2307      	movs	r3, #7
 8007654:	f887 324f 	strb.w	r3, [r7, #591]	; 0x24f
 8007658:	e008      	b.n	800766c <f_open+0x158>
				} else {
					if (mode & FA_CREATE_NEW)	/* Cannot create as new file */
 800765a:	1dfb      	adds	r3, r7, #7
 800765c:	781b      	ldrb	r3, [r3, #0]
 800765e:	f003 0304 	and.w	r3, r3, #4
 8007662:	2b00      	cmp	r3, #0
 8007664:	d002      	beq.n	800766c <f_open+0x158>
						res = FR_EXIST;
 8007666:	2308      	movs	r3, #8
 8007668:	f887 324f 	strb.w	r3, [r7, #591]	; 0x24f
				}
			}
			if (res == FR_OK && (mode & FA_CREATE_ALWAYS)) {	/* Truncate it if overwrite mode */
 800766c:	f897 324f 	ldrb.w	r3, [r7, #591]	; 0x24f
 8007670:	2b00      	cmp	r3, #0
 8007672:	f040 80af 	bne.w	80077d4 <f_open+0x2c0>
 8007676:	1dfb      	adds	r3, r7, #7
 8007678:	781b      	ldrb	r3, [r3, #0]
 800767a:	f003 0308 	and.w	r3, r3, #8
 800767e:	2b00      	cmp	r3, #0
 8007680:	f000 80a8 	beq.w	80077d4 <f_open+0x2c0>
				dw = GET_FATTIME();				/* Created time */
 8007684:	f7fd f83c 	bl	8004700 <get_fattime>
 8007688:	f8c7 0244 	str.w	r0, [r7, #580]	; 0x244
				ST_DWORD(dir + DIR_CrtTime, dw);
 800768c:	f8d7 3248 	ldr.w	r3, [r7, #584]	; 0x248
 8007690:	330e      	adds	r3, #14
 8007692:	f8d7 2244 	ldr.w	r2, [r7, #580]	; 0x244
 8007696:	b2d2      	uxtb	r2, r2
 8007698:	701a      	strb	r2, [r3, #0]
 800769a:	f8d7 3244 	ldr.w	r3, [r7, #580]	; 0x244
 800769e:	b29b      	uxth	r3, r3
 80076a0:	0a1b      	lsrs	r3, r3, #8
 80076a2:	b29a      	uxth	r2, r3
 80076a4:	f8d7 3248 	ldr.w	r3, [r7, #584]	; 0x248
 80076a8:	330f      	adds	r3, #15
 80076aa:	b2d2      	uxtb	r2, r2
 80076ac:	701a      	strb	r2, [r3, #0]
 80076ae:	f8d7 3244 	ldr.w	r3, [r7, #580]	; 0x244
 80076b2:	0c1a      	lsrs	r2, r3, #16
 80076b4:	f8d7 3248 	ldr.w	r3, [r7, #584]	; 0x248
 80076b8:	3310      	adds	r3, #16
 80076ba:	b2d2      	uxtb	r2, r2
 80076bc:	701a      	strb	r2, [r3, #0]
 80076be:	f8d7 3244 	ldr.w	r3, [r7, #580]	; 0x244
 80076c2:	0e1a      	lsrs	r2, r3, #24
 80076c4:	f8d7 3248 	ldr.w	r3, [r7, #584]	; 0x248
 80076c8:	3311      	adds	r3, #17
 80076ca:	b2d2      	uxtb	r2, r2
 80076cc:	701a      	strb	r2, [r3, #0]
				dir[DIR_Attr] = 0;				/* Reset attribute */
 80076ce:	f8d7 3248 	ldr.w	r3, [r7, #584]	; 0x248
 80076d2:	330b      	adds	r3, #11
 80076d4:	2200      	movs	r2, #0
 80076d6:	701a      	strb	r2, [r3, #0]
				ST_DWORD(dir + DIR_FileSize, 0);/* size = 0 */
 80076d8:	f8d7 3248 	ldr.w	r3, [r7, #584]	; 0x248
 80076dc:	331c      	adds	r3, #28
 80076de:	2200      	movs	r2, #0
 80076e0:	701a      	strb	r2, [r3, #0]
 80076e2:	f8d7 3248 	ldr.w	r3, [r7, #584]	; 0x248
 80076e6:	331d      	adds	r3, #29
 80076e8:	2200      	movs	r2, #0
 80076ea:	701a      	strb	r2, [r3, #0]
 80076ec:	f8d7 3248 	ldr.w	r3, [r7, #584]	; 0x248
 80076f0:	331e      	adds	r3, #30
 80076f2:	2200      	movs	r2, #0
 80076f4:	701a      	strb	r2, [r3, #0]
 80076f6:	f8d7 3248 	ldr.w	r3, [r7, #584]	; 0x248
 80076fa:	331f      	adds	r3, #31
 80076fc:	2200      	movs	r2, #0
 80076fe:	701a      	strb	r2, [r3, #0]
				cl = ld_clust(dj.fs, dir);		/* Get start cluster */
 8007700:	f107 0320 	add.w	r3, r7, #32
 8007704:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 8007708:	f8d7 1248 	ldr.w	r1, [r7, #584]	; 0x248
 800770c:	4618      	mov	r0, r3
 800770e:	f7ff f834 	bl	800677a <ld_clust>
 8007712:	f8c7 0240 	str.w	r0, [r7, #576]	; 0x240
				st_clust(dir, 0);				/* cluster = 0 */
 8007716:	2100      	movs	r1, #0
 8007718:	f8d7 0248 	ldr.w	r0, [r7, #584]	; 0x248
 800771c:	f7ff f85a 	bl	80067d4 <st_clust>
				dj.fs->wflag = 1;
 8007720:	f107 0320 	add.w	r3, r7, #32
 8007724:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 8007728:	2201      	movs	r2, #1
 800772a:	f883 2204 	strb.w	r2, [r3, #516]	; 0x204
				if (cl) {						/* Remove the cluster chain if exist */
 800772e:	f8d7 3240 	ldr.w	r3, [r7, #576]	; 0x240
 8007732:	2b00      	cmp	r3, #0
 8007734:	d04e      	beq.n	80077d4 <f_open+0x2c0>
					dw = dj.fs->winsect;
 8007736:	f107 0320 	add.w	r3, r7, #32
 800773a:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 800773e:	f8d3 322c 	ldr.w	r3, [r3, #556]	; 0x22c
 8007742:	f8c7 3244 	str.w	r3, [r7, #580]	; 0x244
					res = remove_chain(dj.fs, cl);
 8007746:	f107 0320 	add.w	r3, r7, #32
 800774a:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 800774e:	f8d7 1240 	ldr.w	r1, [r7, #576]	; 0x240
 8007752:	4618      	mov	r0, r3
 8007754:	f7fe fd11 	bl	800617a <remove_chain>
 8007758:	4603      	mov	r3, r0
 800775a:	f887 324f 	strb.w	r3, [r7, #591]	; 0x24f
					if (res == FR_OK) {
 800775e:	f897 324f 	ldrb.w	r3, [r7, #591]	; 0x24f
 8007762:	2b00      	cmp	r3, #0
 8007764:	d136      	bne.n	80077d4 <f_open+0x2c0>
						dj.fs->last_clust = cl - 1;	/* Reuse the cluster hole */
 8007766:	f107 0320 	add.w	r3, r7, #32
 800776a:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 800776e:	f8d7 2240 	ldr.w	r2, [r7, #576]	; 0x240
 8007772:	3a01      	subs	r2, #1
 8007774:	f8c3 220c 	str.w	r2, [r3, #524]	; 0x20c
						res = move_window(dj.fs, dw);
 8007778:	f107 0320 	add.w	r3, r7, #32
 800777c:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 8007780:	f8d7 1244 	ldr.w	r1, [r7, #580]	; 0x244
 8007784:	4618      	mov	r0, r3
 8007786:	f7fe fa3a 	bl	8005bfe <move_window>
 800778a:	4603      	mov	r3, r0
 800778c:	f887 324f 	strb.w	r3, [r7, #591]	; 0x24f
 8007790:	e020      	b.n	80077d4 <f_open+0x2c0>
					}
				}
			}
		}
		else {	/* Open an existing file */
			if (res == FR_OK) {					/* Follow succeeded */
 8007792:	f897 324f 	ldrb.w	r3, [r7, #591]	; 0x24f
 8007796:	2b00      	cmp	r3, #0
 8007798:	d11c      	bne.n	80077d4 <f_open+0x2c0>
				if (dir[DIR_Attr] & AM_DIR) {	/* It is a directory */
 800779a:	f8d7 3248 	ldr.w	r3, [r7, #584]	; 0x248
 800779e:	330b      	adds	r3, #11
 80077a0:	781b      	ldrb	r3, [r3, #0]
 80077a2:	f003 0310 	and.w	r3, r3, #16
 80077a6:	2b00      	cmp	r3, #0
 80077a8:	d003      	beq.n	80077b2 <f_open+0x29e>
					res = FR_NO_FILE;
 80077aa:	2304      	movs	r3, #4
 80077ac:	f887 324f 	strb.w	r3, [r7, #591]	; 0x24f
 80077b0:	e010      	b.n	80077d4 <f_open+0x2c0>
				} else {
					if ((mode & FA_WRITE) && (dir[DIR_Attr] & AM_RDO)) /* R/O violation */
 80077b2:	1dfb      	adds	r3, r7, #7
 80077b4:	781b      	ldrb	r3, [r3, #0]
 80077b6:	f003 0302 	and.w	r3, r3, #2
 80077ba:	2b00      	cmp	r3, #0
 80077bc:	d00a      	beq.n	80077d4 <f_open+0x2c0>
 80077be:	f8d7 3248 	ldr.w	r3, [r7, #584]	; 0x248
 80077c2:	330b      	adds	r3, #11
 80077c4:	781b      	ldrb	r3, [r3, #0]
 80077c6:	f003 0301 	and.w	r3, r3, #1
 80077ca:	2b00      	cmp	r3, #0
 80077cc:	d002      	beq.n	80077d4 <f_open+0x2c0>
						res = FR_DENIED;
 80077ce:	2307      	movs	r3, #7
 80077d0:	f887 324f 	strb.w	r3, [r7, #591]	; 0x24f
				}
			}
		}
		if (res == FR_OK) {
 80077d4:	f897 324f 	ldrb.w	r3, [r7, #591]	; 0x24f
 80077d8:	2b00      	cmp	r3, #0
 80077da:	d13d      	bne.n	8007858 <f_open+0x344>
			if (mode & FA_CREATE_ALWAYS)		/* Set file change flag if created or overwritten */
 80077dc:	1dfb      	adds	r3, r7, #7
 80077de:	781b      	ldrb	r3, [r3, #0]
 80077e0:	f003 0308 	and.w	r3, r3, #8
 80077e4:	2b00      	cmp	r3, #0
 80077e6:	d005      	beq.n	80077f4 <f_open+0x2e0>
				mode |= FA__WRITTEN;
 80077e8:	1dfb      	adds	r3, r7, #7
 80077ea:	1dfa      	adds	r2, r7, #7
 80077ec:	7812      	ldrb	r2, [r2, #0]
 80077ee:	f042 0220 	orr.w	r2, r2, #32
 80077f2:	701a      	strb	r2, [r3, #0]
			fp->dir_sect = dj.fs->winsect;		/* Pointer to the directory entry */
 80077f4:	f107 0320 	add.w	r3, r7, #32
 80077f8:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 80077fc:	f8d3 222c 	ldr.w	r2, [r3, #556]	; 0x22c
 8007800:	f107 030c 	add.w	r3, r7, #12
 8007804:	681b      	ldr	r3, [r3, #0]
 8007806:	f8c3 221c 	str.w	r2, [r3, #540]	; 0x21c
			fp->dir_ptr = dir;
 800780a:	f107 030c 	add.w	r3, r7, #12
 800780e:	681b      	ldr	r3, [r3, #0]
 8007810:	f8d7 2248 	ldr.w	r2, [r7, #584]	; 0x248
 8007814:	f8c3 2220 	str.w	r2, [r3, #544]	; 0x220
#if _FS_LOCK
			fp->lockid = inc_lock(&dj, (mode & ~FA_READ) ? 1 : 0);
 8007818:	1dfb      	adds	r3, r7, #7
 800781a:	781b      	ldrb	r3, [r3, #0]
 800781c:	f023 0301 	bic.w	r3, r3, #1
 8007820:	2b00      	cmp	r3, #0
 8007822:	bf14      	ite	ne
 8007824:	2301      	movne	r3, #1
 8007826:	2300      	moveq	r3, #0
 8007828:	b2db      	uxtb	r3, r3
 800782a:	461a      	mov	r2, r3
 800782c:	f107 0320 	add.w	r3, r7, #32
 8007830:	4611      	mov	r1, r2
 8007832:	4618      	mov	r0, r3
 8007834:	f7fe f878 	bl	8005928 <inc_lock>
 8007838:	4602      	mov	r2, r0
 800783a:	f107 030c 	add.w	r3, r7, #12
 800783e:	681b      	ldr	r3, [r3, #0]
 8007840:	f8c3 2228 	str.w	r2, [r3, #552]	; 0x228
			if (!fp->lockid) res = FR_INT_ERR;
 8007844:	f107 030c 	add.w	r3, r7, #12
 8007848:	681b      	ldr	r3, [r3, #0]
 800784a:	f8d3 3228 	ldr.w	r3, [r3, #552]	; 0x228
 800784e:	2b00      	cmp	r3, #0
 8007850:	d102      	bne.n	8007858 <f_open+0x344>
 8007852:	2302      	movs	r3, #2
 8007854:	f887 324f 	strb.w	r3, [r7, #591]	; 0x24f
			}
		}
#endif
		FREE_BUF();

		if (res == FR_OK) {
 8007858:	f897 324f 	ldrb.w	r3, [r7, #591]	; 0x24f
 800785c:	2b00      	cmp	r3, #0
 800785e:	d15d      	bne.n	800791c <f_open+0x408>
			fp->flag = mode;					/* File access mode */
 8007860:	f107 030c 	add.w	r3, r7, #12
 8007864:	681b      	ldr	r3, [r3, #0]
 8007866:	1dfa      	adds	r2, r7, #7
 8007868:	7812      	ldrb	r2, [r2, #0]
 800786a:	f883 2206 	strb.w	r2, [r3, #518]	; 0x206
			fp->err = 0;						/* Clear error flag */
 800786e:	f107 030c 	add.w	r3, r7, #12
 8007872:	681b      	ldr	r3, [r3, #0]
 8007874:	2200      	movs	r2, #0
 8007876:	f883 2207 	strb.w	r2, [r3, #519]	; 0x207
			fp->sclust = ld_clust(dj.fs, dir);	/* File start cluster */
 800787a:	f107 0320 	add.w	r3, r7, #32
 800787e:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 8007882:	f8d7 1248 	ldr.w	r1, [r7, #584]	; 0x248
 8007886:	4618      	mov	r0, r3
 8007888:	f7fe ff77 	bl	800677a <ld_clust>
 800788c:	4602      	mov	r2, r0
 800788e:	f107 030c 	add.w	r3, r7, #12
 8007892:	681b      	ldr	r3, [r3, #0]
 8007894:	f8c3 2210 	str.w	r2, [r3, #528]	; 0x210
			fp->fsize = LD_DWORD(dir + DIR_FileSize);	/* File size */
 8007898:	f8d7 3248 	ldr.w	r3, [r7, #584]	; 0x248
 800789c:	331f      	adds	r3, #31
 800789e:	781b      	ldrb	r3, [r3, #0]
 80078a0:	061a      	lsls	r2, r3, #24
 80078a2:	f8d7 3248 	ldr.w	r3, [r7, #584]	; 0x248
 80078a6:	331e      	adds	r3, #30
 80078a8:	781b      	ldrb	r3, [r3, #0]
 80078aa:	041b      	lsls	r3, r3, #16
 80078ac:	4313      	orrs	r3, r2
 80078ae:	f8d7 2248 	ldr.w	r2, [r7, #584]	; 0x248
 80078b2:	321d      	adds	r2, #29
 80078b4:	7812      	ldrb	r2, [r2, #0]
 80078b6:	0212      	lsls	r2, r2, #8
 80078b8:	4313      	orrs	r3, r2
 80078ba:	f8d7 2248 	ldr.w	r2, [r7, #584]	; 0x248
 80078be:	321c      	adds	r2, #28
 80078c0:	7812      	ldrb	r2, [r2, #0]
 80078c2:	431a      	orrs	r2, r3
 80078c4:	f107 030c 	add.w	r3, r7, #12
 80078c8:	681b      	ldr	r3, [r3, #0]
 80078ca:	f8c3 220c 	str.w	r2, [r3, #524]	; 0x20c
			fp->fptr = 0;						/* File pointer */
 80078ce:	f107 030c 	add.w	r3, r7, #12
 80078d2:	681b      	ldr	r3, [r3, #0]
 80078d4:	2200      	movs	r2, #0
 80078d6:	f8c3 2208 	str.w	r2, [r3, #520]	; 0x208
			fp->dsect = 0;
 80078da:	f107 030c 	add.w	r3, r7, #12
 80078de:	681b      	ldr	r3, [r3, #0]
 80078e0:	2200      	movs	r2, #0
 80078e2:	f8c3 2218 	str.w	r2, [r3, #536]	; 0x218
#if _USE_FASTSEEK
			fp->cltbl = 0;						/* Normal seek mode */
 80078e6:	f107 030c 	add.w	r3, r7, #12
 80078ea:	681b      	ldr	r3, [r3, #0]
 80078ec:	2200      	movs	r2, #0
 80078ee:	f8c3 2224 	str.w	r2, [r3, #548]	; 0x224
#endif
			fp->fs = dj.fs;	 					/* Validate file object */
 80078f2:	f107 0320 	add.w	r3, r7, #32
 80078f6:	f8d3 2200 	ldr.w	r2, [r3, #512]	; 0x200
 80078fa:	f107 030c 	add.w	r3, r7, #12
 80078fe:	681b      	ldr	r3, [r3, #0]
 8007900:	f8c3 2200 	str.w	r2, [r3, #512]	; 0x200
			fp->id = fp->fs->id;
 8007904:	f107 030c 	add.w	r3, r7, #12
 8007908:	681b      	ldr	r3, [r3, #0]
 800790a:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 800790e:	f8b3 2206 	ldrh.w	r2, [r3, #518]	; 0x206
 8007912:	f107 030c 	add.w	r3, r7, #12
 8007916:	681b      	ldr	r3, [r3, #0]
 8007918:	f8a3 2204 	strh.w	r2, [r3, #516]	; 0x204
		}
	}

	LEAVE_FF(dj.fs, res);
 800791c:	f897 324f 	ldrb.w	r3, [r7, #591]	; 0x24f
}
 8007920:	4618      	mov	r0, r3
 8007922:	f507 7714 	add.w	r7, r7, #592	; 0x250
 8007926:	46bd      	mov	sp, r7
 8007928:	bd80      	pop	{r7, pc}

0800792a <f_read>:
	FIL* fp, 		/* Pointer to the file object */
	void* buff,		/* Pointer to data buffer */
	UINT btr,		/* Number of bytes to read */
	UINT* br		/* Pointer to number of bytes read */
)
{
 800792a:	b580      	push	{r7, lr}
 800792c:	b08c      	sub	sp, #48	; 0x30
 800792e:	af00      	add	r7, sp, #0
 8007930:	60f8      	str	r0, [r7, #12]
 8007932:	60b9      	str	r1, [r7, #8]
 8007934:	607a      	str	r2, [r7, #4]
 8007936:	603b      	str	r3, [r7, #0]
	FRESULT res;
	DWORD clst, sect, remain;
	UINT rcnt, cc;
	BYTE csect, *rbuff = (BYTE*)buff;
 8007938:	68bb      	ldr	r3, [r7, #8]
 800793a:	623b      	str	r3, [r7, #32]


	*br = 0;	/* Clear read byte counter */
 800793c:	683b      	ldr	r3, [r7, #0]
 800793e:	2200      	movs	r2, #0
 8007940:	601a      	str	r2, [r3, #0]

	res = validate(fp);							/* Check validity */
 8007942:	68f8      	ldr	r0, [r7, #12]
 8007944:	f7ff fd6a 	bl	800741c <validate>
 8007948:	4603      	mov	r3, r0
 800794a:	77fb      	strb	r3, [r7, #31]
	if (res != FR_OK) LEAVE_FF(fp->fs, res);
 800794c:	7ffb      	ldrb	r3, [r7, #31]
 800794e:	2b00      	cmp	r3, #0
 8007950:	d001      	beq.n	8007956 <f_read+0x2c>
 8007952:	7ffb      	ldrb	r3, [r7, #31]
 8007954:	e150      	b.n	8007bf8 <f_read+0x2ce>
	if (fp->err)								/* Check error */
 8007956:	68fb      	ldr	r3, [r7, #12]
 8007958:	f893 3207 	ldrb.w	r3, [r3, #519]	; 0x207
 800795c:	2b00      	cmp	r3, #0
 800795e:	d003      	beq.n	8007968 <f_read+0x3e>
		LEAVE_FF(fp->fs, (FRESULT)fp->err);
 8007960:	68fb      	ldr	r3, [r7, #12]
 8007962:	f893 3207 	ldrb.w	r3, [r3, #519]	; 0x207
 8007966:	e147      	b.n	8007bf8 <f_read+0x2ce>
	if (!(fp->flag & FA_READ)) 					/* Check access mode */
 8007968:	68fb      	ldr	r3, [r7, #12]
 800796a:	f893 3206 	ldrb.w	r3, [r3, #518]	; 0x206
 800796e:	f003 0301 	and.w	r3, r3, #1
 8007972:	2b00      	cmp	r3, #0
 8007974:	d101      	bne.n	800797a <f_read+0x50>
		LEAVE_FF(fp->fs, FR_DENIED);
 8007976:	2307      	movs	r3, #7
 8007978:	e13e      	b.n	8007bf8 <f_read+0x2ce>
	remain = fp->fsize - fp->fptr;
 800797a:	68fb      	ldr	r3, [r7, #12]
 800797c:	f8d3 220c 	ldr.w	r2, [r3, #524]	; 0x20c
 8007980:	68fb      	ldr	r3, [r7, #12]
 8007982:	f8d3 3208 	ldr.w	r3, [r3, #520]	; 0x208
 8007986:	1ad3      	subs	r3, r2, r3
 8007988:	61bb      	str	r3, [r7, #24]
	if (btr > remain) btr = (UINT)remain;		/* Truncate btr by remaining bytes */
 800798a:	687a      	ldr	r2, [r7, #4]
 800798c:	69bb      	ldr	r3, [r7, #24]
 800798e:	429a      	cmp	r2, r3
 8007990:	f240 812d 	bls.w	8007bee <f_read+0x2c4>
 8007994:	69bb      	ldr	r3, [r7, #24]
 8007996:	607b      	str	r3, [r7, #4]

	for ( ;  btr;								/* Repeat until all data read */
 8007998:	e129      	b.n	8007bee <f_read+0x2c4>
		rbuff += rcnt, fp->fptr += rcnt, *br += rcnt, btr -= rcnt) {
		if ((fp->fptr % SS(fp->fs)) == 0) {		/* On the sector boundary? */
 800799a:	68fb      	ldr	r3, [r7, #12]
 800799c:	f8d3 3208 	ldr.w	r3, [r3, #520]	; 0x208
 80079a0:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80079a4:	2b00      	cmp	r3, #0
 80079a6:	f040 80f2 	bne.w	8007b8e <f_read+0x264>
			csect = (BYTE)(fp->fptr / SS(fp->fs) & (fp->fs->csize - 1));	/* Sector offset in the cluster */
 80079aa:	68fb      	ldr	r3, [r7, #12]
 80079ac:	f8d3 3208 	ldr.w	r3, [r3, #520]	; 0x208
 80079b0:	0a5b      	lsrs	r3, r3, #9
 80079b2:	b2da      	uxtb	r2, r3
 80079b4:	68fb      	ldr	r3, [r7, #12]
 80079b6:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 80079ba:	f893 3202 	ldrb.w	r3, [r3, #514]	; 0x202
 80079be:	3b01      	subs	r3, #1
 80079c0:	b2db      	uxtb	r3, r3
 80079c2:	4013      	ands	r3, r2
 80079c4:	75fb      	strb	r3, [r7, #23]
			if (!csect) {						/* On the cluster boundary? */
 80079c6:	7dfb      	ldrb	r3, [r7, #23]
 80079c8:	2b00      	cmp	r3, #0
 80079ca:	d139      	bne.n	8007a40 <f_read+0x116>
				if (fp->fptr == 0) {			/* On the top of the file? */
 80079cc:	68fb      	ldr	r3, [r7, #12]
 80079ce:	f8d3 3208 	ldr.w	r3, [r3, #520]	; 0x208
 80079d2:	2b00      	cmp	r3, #0
 80079d4:	d104      	bne.n	80079e0 <f_read+0xb6>
					clst = fp->sclust;			/* Follow from the origin */
 80079d6:	68fb      	ldr	r3, [r7, #12]
 80079d8:	f8d3 3210 	ldr.w	r3, [r3, #528]	; 0x210
 80079dc:	62fb      	str	r3, [r7, #44]	; 0x2c
 80079de:	e018      	b.n	8007a12 <f_read+0xe8>
				} else {						/* Middle or end of the file */
#if _USE_FASTSEEK
					if (fp->cltbl)
 80079e0:	68fb      	ldr	r3, [r7, #12]
 80079e2:	f8d3 3224 	ldr.w	r3, [r3, #548]	; 0x224
 80079e6:	2b00      	cmp	r3, #0
 80079e8:	d008      	beq.n	80079fc <f_read+0xd2>
						clst = clmt_clust(fp, fp->fptr);	/* Get cluster# from the CLMT */
 80079ea:	68fb      	ldr	r3, [r7, #12]
 80079ec:	f8d3 3208 	ldr.w	r3, [r3, #520]	; 0x208
 80079f0:	4619      	mov	r1, r3
 80079f2:	68f8      	ldr	r0, [r7, #12]
 80079f4:	f7fe fcb8 	bl	8006368 <clmt_clust>
 80079f8:	62f8      	str	r0, [r7, #44]	; 0x2c
 80079fa:	e00a      	b.n	8007a12 <f_read+0xe8>
					else
#endif
						clst = get_fat(fp->fs, fp->clust);	/* Follow cluster chain on the FAT */
 80079fc:	68fb      	ldr	r3, [r7, #12]
 80079fe:	f8d3 2200 	ldr.w	r2, [r3, #512]	; 0x200
 8007a02:	68fb      	ldr	r3, [r7, #12]
 8007a04:	f8d3 3214 	ldr.w	r3, [r3, #532]	; 0x214
 8007a08:	4619      	mov	r1, r3
 8007a0a:	4610      	mov	r0, r2
 8007a0c:	f7fe f9f3 	bl	8005df6 <get_fat>
 8007a10:	62f8      	str	r0, [r7, #44]	; 0x2c
				}
				if (clst < 2) ABORT(fp->fs, FR_INT_ERR);
 8007a12:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007a14:	2b01      	cmp	r3, #1
 8007a16:	d805      	bhi.n	8007a24 <f_read+0xfa>
 8007a18:	68fb      	ldr	r3, [r7, #12]
 8007a1a:	2202      	movs	r2, #2
 8007a1c:	f883 2207 	strb.w	r2, [r3, #519]	; 0x207
 8007a20:	2302      	movs	r3, #2
 8007a22:	e0e9      	b.n	8007bf8 <f_read+0x2ce>
				if (clst == 0xFFFFFFFF) ABORT(fp->fs, FR_DISK_ERR);
 8007a24:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007a26:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007a2a:	d105      	bne.n	8007a38 <f_read+0x10e>
 8007a2c:	68fb      	ldr	r3, [r7, #12]
 8007a2e:	2201      	movs	r2, #1
 8007a30:	f883 2207 	strb.w	r2, [r3, #519]	; 0x207
 8007a34:	2301      	movs	r3, #1
 8007a36:	e0df      	b.n	8007bf8 <f_read+0x2ce>
				fp->clust = clst;				/* Update current cluster */
 8007a38:	68fb      	ldr	r3, [r7, #12]
 8007a3a:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8007a3c:	f8c3 2214 	str.w	r2, [r3, #532]	; 0x214
			}
			sect = clust2sect(fp->fs, fp->clust);	/* Get current sector */
 8007a40:	68fb      	ldr	r3, [r7, #12]
 8007a42:	f8d3 2200 	ldr.w	r2, [r3, #512]	; 0x200
 8007a46:	68fb      	ldr	r3, [r7, #12]
 8007a48:	f8d3 3214 	ldr.w	r3, [r3, #532]	; 0x214
 8007a4c:	4619      	mov	r1, r3
 8007a4e:	4610      	mov	r0, r2
 8007a50:	f7fe f9b0 	bl	8005db4 <clust2sect>
 8007a54:	6138      	str	r0, [r7, #16]
			if (!sect) ABORT(fp->fs, FR_INT_ERR);
 8007a56:	693b      	ldr	r3, [r7, #16]
 8007a58:	2b00      	cmp	r3, #0
 8007a5a:	d105      	bne.n	8007a68 <f_read+0x13e>
 8007a5c:	68fb      	ldr	r3, [r7, #12]
 8007a5e:	2202      	movs	r2, #2
 8007a60:	f883 2207 	strb.w	r2, [r3, #519]	; 0x207
 8007a64:	2302      	movs	r3, #2
 8007a66:	e0c7      	b.n	8007bf8 <f_read+0x2ce>
			sect += csect;
 8007a68:	7dfb      	ldrb	r3, [r7, #23]
 8007a6a:	693a      	ldr	r2, [r7, #16]
 8007a6c:	4413      	add	r3, r2
 8007a6e:	613b      	str	r3, [r7, #16]
			cc = btr / SS(fp->fs);				/* When remaining bytes >= sector size, */
 8007a70:	687b      	ldr	r3, [r7, #4]
 8007a72:	0a5b      	lsrs	r3, r3, #9
 8007a74:	627b      	str	r3, [r7, #36]	; 0x24
			if (cc) {							/* Read maximum contiguous sectors directly */
 8007a76:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007a78:	2b00      	cmp	r3, #0
 8007a7a:	d046      	beq.n	8007b0a <f_read+0x1e0>
				if (csect + cc > fp->fs->csize)	/* Clip at cluster boundary */
 8007a7c:	7dfa      	ldrb	r2, [r7, #23]
 8007a7e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007a80:	4413      	add	r3, r2
 8007a82:	68fa      	ldr	r2, [r7, #12]
 8007a84:	f8d2 2200 	ldr.w	r2, [r2, #512]	; 0x200
 8007a88:	f892 2202 	ldrb.w	r2, [r2, #514]	; 0x202
 8007a8c:	4293      	cmp	r3, r2
 8007a8e:	d908      	bls.n	8007aa2 <f_read+0x178>
					cc = fp->fs->csize - csect;
 8007a90:	68fb      	ldr	r3, [r7, #12]
 8007a92:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 8007a96:	f893 3202 	ldrb.w	r3, [r3, #514]	; 0x202
 8007a9a:	461a      	mov	r2, r3
 8007a9c:	7dfb      	ldrb	r3, [r7, #23]
 8007a9e:	1ad3      	subs	r3, r2, r3
 8007aa0:	627b      	str	r3, [r7, #36]	; 0x24
				if (disk_read(fp->fs->drv, rbuff, sect, cc) != RES_OK)
 8007aa2:	68fb      	ldr	r3, [r7, #12]
 8007aa4:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 8007aa8:	f893 0201 	ldrb.w	r0, [r3, #513]	; 0x201
 8007aac:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007aae:	693a      	ldr	r2, [r7, #16]
 8007ab0:	6a39      	ldr	r1, [r7, #32]
 8007ab2:	f7fd fdd5 	bl	8005660 <disk_read>
 8007ab6:	4603      	mov	r3, r0
 8007ab8:	2b00      	cmp	r3, #0
 8007aba:	d005      	beq.n	8007ac8 <f_read+0x19e>
					ABORT(fp->fs, FR_DISK_ERR);
 8007abc:	68fb      	ldr	r3, [r7, #12]
 8007abe:	2201      	movs	r2, #1
 8007ac0:	f883 2207 	strb.w	r2, [r3, #519]	; 0x207
 8007ac4:	2301      	movs	r3, #1
 8007ac6:	e097      	b.n	8007bf8 <f_read+0x2ce>
#if !_FS_READONLY && _FS_MINIMIZE <= 2			/* Replace one of the read sectors with cached data if it contains a dirty sector */
#if _FS_TINY
				if (fp->fs->wflag && fp->fs->winsect - sect < cc)
					mem_cpy(rbuff + ((fp->fs->winsect - sect) * SS(fp->fs)), fp->fs->win.d8, SS(fp->fs));
#else
				if ((fp->flag & FA__DIRTY) && fp->dsect - sect < cc)
 8007ac8:	68fb      	ldr	r3, [r7, #12]
 8007aca:	f893 3206 	ldrb.w	r3, [r3, #518]	; 0x206
 8007ace:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8007ad2:	2b00      	cmp	r3, #0
 8007ad4:	d015      	beq.n	8007b02 <f_read+0x1d8>
 8007ad6:	68fb      	ldr	r3, [r7, #12]
 8007ad8:	f8d3 2218 	ldr.w	r2, [r3, #536]	; 0x218
 8007adc:	693b      	ldr	r3, [r7, #16]
 8007ade:	1ad3      	subs	r3, r2, r3
 8007ae0:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8007ae2:	429a      	cmp	r2, r3
 8007ae4:	d90d      	bls.n	8007b02 <f_read+0x1d8>
					mem_cpy(rbuff + ((fp->dsect - sect) * SS(fp->fs)), fp->buf.d8, SS(fp->fs));
 8007ae6:	68fb      	ldr	r3, [r7, #12]
 8007ae8:	f8d3 2218 	ldr.w	r2, [r3, #536]	; 0x218
 8007aec:	693b      	ldr	r3, [r7, #16]
 8007aee:	1ad3      	subs	r3, r2, r3
 8007af0:	025b      	lsls	r3, r3, #9
 8007af2:	6a3a      	ldr	r2, [r7, #32]
 8007af4:	4413      	add	r3, r2
 8007af6:	68f9      	ldr	r1, [r7, #12]
 8007af8:	f44f 7200 	mov.w	r2, #512	; 0x200
 8007afc:	4618      	mov	r0, r3
 8007afe:	f7fd fe0d 	bl	800571c <mem_cpy>
#endif
#endif
				rcnt = SS(fp->fs) * cc;			/* Number of bytes transferred */
 8007b02:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007b04:	025b      	lsls	r3, r3, #9
 8007b06:	62bb      	str	r3, [r7, #40]	; 0x28
				continue;
 8007b08:	e05b      	b.n	8007bc2 <f_read+0x298>
			}
#if !_FS_TINY
			if (fp->dsect != sect) {			/* Load data sector if not in cache */
 8007b0a:	68fb      	ldr	r3, [r7, #12]
 8007b0c:	f8d3 3218 	ldr.w	r3, [r3, #536]	; 0x218
 8007b10:	693a      	ldr	r2, [r7, #16]
 8007b12:	429a      	cmp	r2, r3
 8007b14:	d037      	beq.n	8007b86 <f_read+0x25c>
#if !_FS_READONLY
				if (fp->flag & FA__DIRTY) {		/* Write-back dirty sector cache */
 8007b16:	68fb      	ldr	r3, [r7, #12]
 8007b18:	f893 3206 	ldrb.w	r3, [r3, #518]	; 0x206
 8007b1c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8007b20:	2b00      	cmp	r3, #0
 8007b22:	d01d      	beq.n	8007b60 <f_read+0x236>
					if (disk_write(fp->fs->drv, fp->buf.d8, fp->dsect, 1) != RES_OK)
 8007b24:	68fb      	ldr	r3, [r7, #12]
 8007b26:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 8007b2a:	f893 0201 	ldrb.w	r0, [r3, #513]	; 0x201
 8007b2e:	68f9      	ldr	r1, [r7, #12]
 8007b30:	68fb      	ldr	r3, [r7, #12]
 8007b32:	f8d3 2218 	ldr.w	r2, [r3, #536]	; 0x218
 8007b36:	2301      	movs	r3, #1
 8007b38:	f7fd fdb2 	bl	80056a0 <disk_write>
 8007b3c:	4603      	mov	r3, r0
 8007b3e:	2b00      	cmp	r3, #0
 8007b40:	d005      	beq.n	8007b4e <f_read+0x224>
						ABORT(fp->fs, FR_DISK_ERR);
 8007b42:	68fb      	ldr	r3, [r7, #12]
 8007b44:	2201      	movs	r2, #1
 8007b46:	f883 2207 	strb.w	r2, [r3, #519]	; 0x207
 8007b4a:	2301      	movs	r3, #1
 8007b4c:	e054      	b.n	8007bf8 <f_read+0x2ce>
					fp->flag &= ~FA__DIRTY;
 8007b4e:	68fb      	ldr	r3, [r7, #12]
 8007b50:	f893 3206 	ldrb.w	r3, [r3, #518]	; 0x206
 8007b54:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8007b58:	b2da      	uxtb	r2, r3
 8007b5a:	68fb      	ldr	r3, [r7, #12]
 8007b5c:	f883 2206 	strb.w	r2, [r3, #518]	; 0x206
				}
#endif
				if (disk_read(fp->fs->drv, fp->buf.d8, sect, 1) != RES_OK)	/* Fill sector cache */
 8007b60:	68fb      	ldr	r3, [r7, #12]
 8007b62:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 8007b66:	f893 0201 	ldrb.w	r0, [r3, #513]	; 0x201
 8007b6a:	68f9      	ldr	r1, [r7, #12]
 8007b6c:	2301      	movs	r3, #1
 8007b6e:	693a      	ldr	r2, [r7, #16]
 8007b70:	f7fd fd76 	bl	8005660 <disk_read>
 8007b74:	4603      	mov	r3, r0
 8007b76:	2b00      	cmp	r3, #0
 8007b78:	d005      	beq.n	8007b86 <f_read+0x25c>
					ABORT(fp->fs, FR_DISK_ERR);
 8007b7a:	68fb      	ldr	r3, [r7, #12]
 8007b7c:	2201      	movs	r2, #1
 8007b7e:	f883 2207 	strb.w	r2, [r3, #519]	; 0x207
 8007b82:	2301      	movs	r3, #1
 8007b84:	e038      	b.n	8007bf8 <f_read+0x2ce>
			}
#endif
			fp->dsect = sect;
 8007b86:	68fb      	ldr	r3, [r7, #12]
 8007b88:	693a      	ldr	r2, [r7, #16]
 8007b8a:	f8c3 2218 	str.w	r2, [r3, #536]	; 0x218
		}
		rcnt = SS(fp->fs) - ((UINT)fp->fptr % SS(fp->fs));	/* Get partial sector data from sector buffer */
 8007b8e:	68fb      	ldr	r3, [r7, #12]
 8007b90:	f8d3 3208 	ldr.w	r3, [r3, #520]	; 0x208
 8007b94:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8007b98:	f5c3 7300 	rsb	r3, r3, #512	; 0x200
 8007b9c:	62bb      	str	r3, [r7, #40]	; 0x28
		if (rcnt > btr) rcnt = btr;
 8007b9e:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8007ba0:	687b      	ldr	r3, [r7, #4]
 8007ba2:	429a      	cmp	r2, r3
 8007ba4:	d901      	bls.n	8007baa <f_read+0x280>
 8007ba6:	687b      	ldr	r3, [r7, #4]
 8007ba8:	62bb      	str	r3, [r7, #40]	; 0x28
#if _FS_TINY
		if (move_window(fp->fs, fp->dsect) != FR_OK)		/* Move sector window */
			ABORT(fp->fs, FR_DISK_ERR);
		mem_cpy(rbuff, &fp->fs->win.d8[fp->fptr % SS(fp->fs)], rcnt);	/* Pick partial sector */
#else
		mem_cpy(rbuff, &fp->buf.d8[fp->fptr % SS(fp->fs)], rcnt);	/* Pick partial sector */
 8007baa:	68fb      	ldr	r3, [r7, #12]
 8007bac:	f8d3 3208 	ldr.w	r3, [r3, #520]	; 0x208
 8007bb0:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8007bb4:	68fa      	ldr	r2, [r7, #12]
 8007bb6:	4413      	add	r3, r2
 8007bb8:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8007bba:	4619      	mov	r1, r3
 8007bbc:	6a38      	ldr	r0, [r7, #32]
 8007bbe:	f7fd fdad 	bl	800571c <mem_cpy>
		rbuff += rcnt, fp->fptr += rcnt, *br += rcnt, btr -= rcnt) {
 8007bc2:	6a3a      	ldr	r2, [r7, #32]
 8007bc4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007bc6:	4413      	add	r3, r2
 8007bc8:	623b      	str	r3, [r7, #32]
 8007bca:	68fb      	ldr	r3, [r7, #12]
 8007bcc:	f8d3 2208 	ldr.w	r2, [r3, #520]	; 0x208
 8007bd0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007bd2:	441a      	add	r2, r3
 8007bd4:	68fb      	ldr	r3, [r7, #12]
 8007bd6:	f8c3 2208 	str.w	r2, [r3, #520]	; 0x208
 8007bda:	683b      	ldr	r3, [r7, #0]
 8007bdc:	681a      	ldr	r2, [r3, #0]
 8007bde:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007be0:	441a      	add	r2, r3
 8007be2:	683b      	ldr	r3, [r7, #0]
 8007be4:	601a      	str	r2, [r3, #0]
 8007be6:	687a      	ldr	r2, [r7, #4]
 8007be8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007bea:	1ad3      	subs	r3, r2, r3
 8007bec:	607b      	str	r3, [r7, #4]
	for ( ;  btr;								/* Repeat until all data read */
 8007bee:	687b      	ldr	r3, [r7, #4]
 8007bf0:	2b00      	cmp	r3, #0
 8007bf2:	f47f aed2 	bne.w	800799a <f_read+0x70>
#endif
	}

	LEAVE_FF(fp->fs, FR_OK);
 8007bf6:	2300      	movs	r3, #0
}
 8007bf8:	4618      	mov	r0, r3
 8007bfa:	3730      	adds	r7, #48	; 0x30
 8007bfc:	46bd      	mov	sp, r7
 8007bfe:	bd80      	pop	{r7, pc}

08007c00 <f_sync>:
/*-----------------------------------------------------------------------*/

FRESULT f_sync (
	FIL* fp		/* Pointer to the file object */
)
{
 8007c00:	b580      	push	{r7, lr}
 8007c02:	b086      	sub	sp, #24
 8007c04:	af00      	add	r7, sp, #0
 8007c06:	6078      	str	r0, [r7, #4]
	FRESULT res;
	DWORD tm;
	BYTE *dir;


	res = validate(fp);					/* Check validity of the object */
 8007c08:	6878      	ldr	r0, [r7, #4]
 8007c0a:	f7ff fc07 	bl	800741c <validate>
 8007c0e:	4603      	mov	r3, r0
 8007c10:	75fb      	strb	r3, [r7, #23]
	if (res == FR_OK) {
 8007c12:	7dfb      	ldrb	r3, [r7, #23]
 8007c14:	2b00      	cmp	r3, #0
 8007c16:	f040 80a8 	bne.w	8007d6a <f_sync+0x16a>
		if (fp->flag & FA__WRITTEN) {	/* Has the file been written? */
 8007c1a:	687b      	ldr	r3, [r7, #4]
 8007c1c:	f893 3206 	ldrb.w	r3, [r3, #518]	; 0x206
 8007c20:	f003 0320 	and.w	r3, r3, #32
 8007c24:	2b00      	cmp	r3, #0
 8007c26:	f000 80a0 	beq.w	8007d6a <f_sync+0x16a>
			/* Write-back dirty buffer */
#if !_FS_TINY
			if (fp->flag & FA__DIRTY) {
 8007c2a:	687b      	ldr	r3, [r7, #4]
 8007c2c:	f893 3206 	ldrb.w	r3, [r3, #518]	; 0x206
 8007c30:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8007c34:	2b00      	cmp	r3, #0
 8007c36:	d019      	beq.n	8007c6c <f_sync+0x6c>
				if (disk_write(fp->fs->drv, fp->buf.d8, fp->dsect, 1) != RES_OK)
 8007c38:	687b      	ldr	r3, [r7, #4]
 8007c3a:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 8007c3e:	f893 0201 	ldrb.w	r0, [r3, #513]	; 0x201
 8007c42:	6879      	ldr	r1, [r7, #4]
 8007c44:	687b      	ldr	r3, [r7, #4]
 8007c46:	f8d3 2218 	ldr.w	r2, [r3, #536]	; 0x218
 8007c4a:	2301      	movs	r3, #1
 8007c4c:	f7fd fd28 	bl	80056a0 <disk_write>
 8007c50:	4603      	mov	r3, r0
 8007c52:	2b00      	cmp	r3, #0
 8007c54:	d001      	beq.n	8007c5a <f_sync+0x5a>
					LEAVE_FF(fp->fs, FR_DISK_ERR);
 8007c56:	2301      	movs	r3, #1
 8007c58:	e088      	b.n	8007d6c <f_sync+0x16c>
				fp->flag &= ~FA__DIRTY;
 8007c5a:	687b      	ldr	r3, [r7, #4]
 8007c5c:	f893 3206 	ldrb.w	r3, [r3, #518]	; 0x206
 8007c60:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8007c64:	b2da      	uxtb	r2, r3
 8007c66:	687b      	ldr	r3, [r7, #4]
 8007c68:	f883 2206 	strb.w	r2, [r3, #518]	; 0x206
			}
#endif
			/* Update the directory entry */
			res = move_window(fp->fs, fp->dir_sect);
 8007c6c:	687b      	ldr	r3, [r7, #4]
 8007c6e:	f8d3 2200 	ldr.w	r2, [r3, #512]	; 0x200
 8007c72:	687b      	ldr	r3, [r7, #4]
 8007c74:	f8d3 321c 	ldr.w	r3, [r3, #540]	; 0x21c
 8007c78:	4619      	mov	r1, r3
 8007c7a:	4610      	mov	r0, r2
 8007c7c:	f7fd ffbf 	bl	8005bfe <move_window>
 8007c80:	4603      	mov	r3, r0
 8007c82:	75fb      	strb	r3, [r7, #23]
			if (res == FR_OK) {
 8007c84:	7dfb      	ldrb	r3, [r7, #23]
 8007c86:	2b00      	cmp	r3, #0
 8007c88:	d16f      	bne.n	8007d6a <f_sync+0x16a>
				dir = fp->dir_ptr;
 8007c8a:	687b      	ldr	r3, [r7, #4]
 8007c8c:	f8d3 3220 	ldr.w	r3, [r3, #544]	; 0x220
 8007c90:	613b      	str	r3, [r7, #16]
				dir[DIR_Attr] |= AM_ARC;					/* Set archive bit */
 8007c92:	693b      	ldr	r3, [r7, #16]
 8007c94:	330b      	adds	r3, #11
 8007c96:	781a      	ldrb	r2, [r3, #0]
 8007c98:	693b      	ldr	r3, [r7, #16]
 8007c9a:	330b      	adds	r3, #11
 8007c9c:	f042 0220 	orr.w	r2, r2, #32
 8007ca0:	b2d2      	uxtb	r2, r2
 8007ca2:	701a      	strb	r2, [r3, #0]
				ST_DWORD(dir + DIR_FileSize, fp->fsize);	/* Update file size */
 8007ca4:	687b      	ldr	r3, [r7, #4]
 8007ca6:	f8d3 220c 	ldr.w	r2, [r3, #524]	; 0x20c
 8007caa:	693b      	ldr	r3, [r7, #16]
 8007cac:	331c      	adds	r3, #28
 8007cae:	b2d2      	uxtb	r2, r2
 8007cb0:	701a      	strb	r2, [r3, #0]
 8007cb2:	687b      	ldr	r3, [r7, #4]
 8007cb4:	f8d3 320c 	ldr.w	r3, [r3, #524]	; 0x20c
 8007cb8:	b29b      	uxth	r3, r3
 8007cba:	0a1b      	lsrs	r3, r3, #8
 8007cbc:	b29a      	uxth	r2, r3
 8007cbe:	693b      	ldr	r3, [r7, #16]
 8007cc0:	331d      	adds	r3, #29
 8007cc2:	b2d2      	uxtb	r2, r2
 8007cc4:	701a      	strb	r2, [r3, #0]
 8007cc6:	687b      	ldr	r3, [r7, #4]
 8007cc8:	f8d3 320c 	ldr.w	r3, [r3, #524]	; 0x20c
 8007ccc:	0c1a      	lsrs	r2, r3, #16
 8007cce:	693b      	ldr	r3, [r7, #16]
 8007cd0:	331e      	adds	r3, #30
 8007cd2:	b2d2      	uxtb	r2, r2
 8007cd4:	701a      	strb	r2, [r3, #0]
 8007cd6:	687b      	ldr	r3, [r7, #4]
 8007cd8:	f8d3 320c 	ldr.w	r3, [r3, #524]	; 0x20c
 8007cdc:	0e1a      	lsrs	r2, r3, #24
 8007cde:	693b      	ldr	r3, [r7, #16]
 8007ce0:	331f      	adds	r3, #31
 8007ce2:	b2d2      	uxtb	r2, r2
 8007ce4:	701a      	strb	r2, [r3, #0]
				st_clust(dir, fp->sclust);					/* Update start cluster */
 8007ce6:	687b      	ldr	r3, [r7, #4]
 8007ce8:	f8d3 3210 	ldr.w	r3, [r3, #528]	; 0x210
 8007cec:	4619      	mov	r1, r3
 8007cee:	6938      	ldr	r0, [r7, #16]
 8007cf0:	f7fe fd70 	bl	80067d4 <st_clust>
				tm = GET_FATTIME();							/* Update updated time */
 8007cf4:	f7fc fd04 	bl	8004700 <get_fattime>
 8007cf8:	60f8      	str	r0, [r7, #12]
				ST_DWORD(dir + DIR_WrtTime, tm);
 8007cfa:	693b      	ldr	r3, [r7, #16]
 8007cfc:	3316      	adds	r3, #22
 8007cfe:	68fa      	ldr	r2, [r7, #12]
 8007d00:	b2d2      	uxtb	r2, r2
 8007d02:	701a      	strb	r2, [r3, #0]
 8007d04:	68fb      	ldr	r3, [r7, #12]
 8007d06:	b29b      	uxth	r3, r3
 8007d08:	0a1b      	lsrs	r3, r3, #8
 8007d0a:	b29a      	uxth	r2, r3
 8007d0c:	693b      	ldr	r3, [r7, #16]
 8007d0e:	3317      	adds	r3, #23
 8007d10:	b2d2      	uxtb	r2, r2
 8007d12:	701a      	strb	r2, [r3, #0]
 8007d14:	68fb      	ldr	r3, [r7, #12]
 8007d16:	0c1a      	lsrs	r2, r3, #16
 8007d18:	693b      	ldr	r3, [r7, #16]
 8007d1a:	3318      	adds	r3, #24
 8007d1c:	b2d2      	uxtb	r2, r2
 8007d1e:	701a      	strb	r2, [r3, #0]
 8007d20:	68fb      	ldr	r3, [r7, #12]
 8007d22:	0e1a      	lsrs	r2, r3, #24
 8007d24:	693b      	ldr	r3, [r7, #16]
 8007d26:	3319      	adds	r3, #25
 8007d28:	b2d2      	uxtb	r2, r2
 8007d2a:	701a      	strb	r2, [r3, #0]
				ST_WORD(dir + DIR_LstAccDate, 0);
 8007d2c:	693b      	ldr	r3, [r7, #16]
 8007d2e:	3312      	adds	r3, #18
 8007d30:	2200      	movs	r2, #0
 8007d32:	701a      	strb	r2, [r3, #0]
 8007d34:	693b      	ldr	r3, [r7, #16]
 8007d36:	3313      	adds	r3, #19
 8007d38:	2200      	movs	r2, #0
 8007d3a:	701a      	strb	r2, [r3, #0]
				fp->flag &= ~FA__WRITTEN;
 8007d3c:	687b      	ldr	r3, [r7, #4]
 8007d3e:	f893 3206 	ldrb.w	r3, [r3, #518]	; 0x206
 8007d42:	f023 0320 	bic.w	r3, r3, #32
 8007d46:	b2da      	uxtb	r2, r3
 8007d48:	687b      	ldr	r3, [r7, #4]
 8007d4a:	f883 2206 	strb.w	r2, [r3, #518]	; 0x206
				fp->fs->wflag = 1;
 8007d4e:	687b      	ldr	r3, [r7, #4]
 8007d50:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 8007d54:	2201      	movs	r2, #1
 8007d56:	f883 2204 	strb.w	r2, [r3, #516]	; 0x204
				res = sync_fs(fp->fs);
 8007d5a:	687b      	ldr	r3, [r7, #4]
 8007d5c:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 8007d60:	4618      	mov	r0, r3
 8007d62:	f7fd ff7a 	bl	8005c5a <sync_fs>
 8007d66:	4603      	mov	r3, r0
 8007d68:	75fb      	strb	r3, [r7, #23]
			}
		}
	}

	LEAVE_FF(fp->fs, res);
 8007d6a:	7dfb      	ldrb	r3, [r7, #23]
}
 8007d6c:	4618      	mov	r0, r3
 8007d6e:	3718      	adds	r7, #24
 8007d70:	46bd      	mov	sp, r7
 8007d72:	bd80      	pop	{r7, pc}

08007d74 <f_close>:
/*-----------------------------------------------------------------------*/

FRESULT f_close (
	FIL *fp		/* Pointer to the file object to be closed */
)
{
 8007d74:	b580      	push	{r7, lr}
 8007d76:	b084      	sub	sp, #16
 8007d78:	af00      	add	r7, sp, #0
 8007d7a:	6078      	str	r0, [r7, #4]
	FRESULT res;


#if !_FS_READONLY
	res = f_sync(fp);					/* Flush cached data */
 8007d7c:	6878      	ldr	r0, [r7, #4]
 8007d7e:	f7ff ff3f 	bl	8007c00 <f_sync>
 8007d82:	4603      	mov	r3, r0
 8007d84:	73fb      	strb	r3, [r7, #15]
	if (res == FR_OK)
 8007d86:	7bfb      	ldrb	r3, [r7, #15]
 8007d88:	2b00      	cmp	r3, #0
 8007d8a:	d116      	bne.n	8007dba <f_close+0x46>
#endif
	{
		res = validate(fp);				/* Lock volume */
 8007d8c:	6878      	ldr	r0, [r7, #4]
 8007d8e:	f7ff fb45 	bl	800741c <validate>
 8007d92:	4603      	mov	r3, r0
 8007d94:	73fb      	strb	r3, [r7, #15]
		if (res == FR_OK) {
 8007d96:	7bfb      	ldrb	r3, [r7, #15]
 8007d98:	2b00      	cmp	r3, #0
 8007d9a:	d10e      	bne.n	8007dba <f_close+0x46>
#if _FS_REENTRANT
			FATFS *fs = fp->fs;
#endif
#if _FS_LOCK
			res = dec_lock(fp->lockid);	/* Decrement file open counter */
 8007d9c:	687b      	ldr	r3, [r7, #4]
 8007d9e:	f8d3 3228 	ldr.w	r3, [r3, #552]	; 0x228
 8007da2:	4618      	mov	r0, r3
 8007da4:	f7fd fe76 	bl	8005a94 <dec_lock>
 8007da8:	4603      	mov	r3, r0
 8007daa:	73fb      	strb	r3, [r7, #15]
			if (res == FR_OK)
 8007dac:	7bfb      	ldrb	r3, [r7, #15]
 8007dae:	2b00      	cmp	r3, #0
 8007db0:	d103      	bne.n	8007dba <f_close+0x46>
#endif
				fp->fs = 0;				/* Invalidate file object */
 8007db2:	687b      	ldr	r3, [r7, #4]
 8007db4:	2200      	movs	r2, #0
 8007db6:	f8c3 2200 	str.w	r2, [r3, #512]	; 0x200
#if _FS_REENTRANT
			unlock_fs(fs, FR_OK);		/* Unlock volume */
#endif
		}
	}
	return res;
 8007dba:	7bfb      	ldrb	r3, [r7, #15]
}
 8007dbc:	4618      	mov	r0, r3
 8007dbe:	3710      	adds	r7, #16
 8007dc0:	46bd      	mov	sp, r7
 8007dc2:	bd80      	pop	{r7, pc}

08007dc4 <f_opendir>:

FRESULT f_opendir (
	DIR* dp,			/* Pointer to directory object to create */
	const TCHAR* path	/* Pointer to the directory path */
)
{
 8007dc4:	b580      	push	{r7, lr}
 8007dc6:	b088      	sub	sp, #32
 8007dc8:	af00      	add	r7, sp, #0
 8007dca:	6078      	str	r0, [r7, #4]
 8007dcc:	6039      	str	r1, [r7, #0]
	FRESULT res;
	FATFS* fs;
	DEFINE_NAMEBUF;


	if (!dp) return FR_INVALID_OBJECT;
 8007dce:	687b      	ldr	r3, [r7, #4]
 8007dd0:	2b00      	cmp	r3, #0
 8007dd2:	d101      	bne.n	8007dd8 <f_opendir+0x14>
 8007dd4:	2309      	movs	r3, #9
 8007dd6:	e073      	b.n	8007ec0 <f_opendir+0xfc>

	/* Get logical drive number */
	res = find_volume(&fs, &path, 0);
 8007dd8:	4639      	mov	r1, r7
 8007dda:	f107 0318 	add.w	r3, r7, #24
 8007dde:	2200      	movs	r2, #0
 8007de0:	4618      	mov	r0, r3
 8007de2:	f7ff f851 	bl	8006e88 <find_volume>
 8007de6:	4603      	mov	r3, r0
 8007de8:	77fb      	strb	r3, [r7, #31]
	if (res == FR_OK) {
 8007dea:	7ffb      	ldrb	r3, [r7, #31]
 8007dec:	2b00      	cmp	r3, #0
 8007dee:	d15f      	bne.n	8007eb0 <f_opendir+0xec>
		dp->fs = fs;
 8007df0:	69ba      	ldr	r2, [r7, #24]
 8007df2:	687b      	ldr	r3, [r7, #4]
 8007df4:	f8c3 2200 	str.w	r2, [r3, #512]	; 0x200
		INIT_BUF(*dp);
 8007df8:	687b      	ldr	r3, [r7, #4]
 8007dfa:	f107 020c 	add.w	r2, r7, #12
 8007dfe:	f8c3 2218 	str.w	r2, [r3, #536]	; 0x218
		res = follow_path(dp, path);			/* Follow the path to the directory */
 8007e02:	683b      	ldr	r3, [r7, #0]
 8007e04:	4619      	mov	r1, r3
 8007e06:	6878      	ldr	r0, [r7, #4]
 8007e08:	f7fe ff22 	bl	8006c50 <follow_path>
 8007e0c:	4603      	mov	r3, r0
 8007e0e:	77fb      	strb	r3, [r7, #31]
		FREE_BUF();
		if (res == FR_OK) {						/* Follow completed */
 8007e10:	7ffb      	ldrb	r3, [r7, #31]
 8007e12:	2b00      	cmp	r3, #0
 8007e14:	d147      	bne.n	8007ea6 <f_opendir+0xe2>
			if (dp->dir) {						/* It is not the origin directory itself */
 8007e16:	687b      	ldr	r3, [r7, #4]
 8007e18:	f8d3 3214 	ldr.w	r3, [r3, #532]	; 0x214
 8007e1c:	2b00      	cmp	r3, #0
 8007e1e:	d017      	beq.n	8007e50 <f_opendir+0x8c>
				if (dp->dir[DIR_Attr] & AM_DIR)	/* The object is a sub directory */
 8007e20:	687b      	ldr	r3, [r7, #4]
 8007e22:	f8d3 3214 	ldr.w	r3, [r3, #532]	; 0x214
 8007e26:	330b      	adds	r3, #11
 8007e28:	781b      	ldrb	r3, [r3, #0]
 8007e2a:	f003 0310 	and.w	r3, r3, #16
 8007e2e:	2b00      	cmp	r3, #0
 8007e30:	d00c      	beq.n	8007e4c <f_opendir+0x88>
					dp->sclust = ld_clust(fs, dp->dir);
 8007e32:	69ba      	ldr	r2, [r7, #24]
 8007e34:	687b      	ldr	r3, [r7, #4]
 8007e36:	f8d3 3214 	ldr.w	r3, [r3, #532]	; 0x214
 8007e3a:	4619      	mov	r1, r3
 8007e3c:	4610      	mov	r0, r2
 8007e3e:	f7fe fc9c 	bl	800677a <ld_clust>
 8007e42:	4602      	mov	r2, r0
 8007e44:	687b      	ldr	r3, [r7, #4]
 8007e46:	f8c3 2208 	str.w	r2, [r3, #520]	; 0x208
 8007e4a:	e001      	b.n	8007e50 <f_opendir+0x8c>
				else							/* The object is a file */
					res = FR_NO_PATH;
 8007e4c:	2305      	movs	r3, #5
 8007e4e:	77fb      	strb	r3, [r7, #31]
			}
			if (res == FR_OK) {
 8007e50:	7ffb      	ldrb	r3, [r7, #31]
 8007e52:	2b00      	cmp	r3, #0
 8007e54:	d127      	bne.n	8007ea6 <f_opendir+0xe2>
				dp->id = fs->id;
 8007e56:	69bb      	ldr	r3, [r7, #24]
 8007e58:	f8b3 2206 	ldrh.w	r2, [r3, #518]	; 0x206
 8007e5c:	687b      	ldr	r3, [r7, #4]
 8007e5e:	f8a3 2204 	strh.w	r2, [r3, #516]	; 0x204
				res = dir_sdi(dp, 0);			/* Rewind directory */
 8007e62:	2100      	movs	r1, #0
 8007e64:	6878      	ldr	r0, [r7, #4]
 8007e66:	f7fe fab3 	bl	80063d0 <dir_sdi>
 8007e6a:	4603      	mov	r3, r0
 8007e6c:	77fb      	strb	r3, [r7, #31]
#if _FS_LOCK
				if (res == FR_OK) {
 8007e6e:	7ffb      	ldrb	r3, [r7, #31]
 8007e70:	2b00      	cmp	r3, #0
 8007e72:	d118      	bne.n	8007ea6 <f_opendir+0xe2>
					if (dp->sclust) {
 8007e74:	687b      	ldr	r3, [r7, #4]
 8007e76:	f8d3 3208 	ldr.w	r3, [r3, #520]	; 0x208
 8007e7a:	2b00      	cmp	r3, #0
 8007e7c:	d00f      	beq.n	8007e9e <f_opendir+0xda>
						dp->lockid = inc_lock(dp, 0);	/* Lock the sub directory */
 8007e7e:	2100      	movs	r1, #0
 8007e80:	6878      	ldr	r0, [r7, #4]
 8007e82:	f7fd fd51 	bl	8005928 <inc_lock>
 8007e86:	4602      	mov	r2, r0
 8007e88:	687b      	ldr	r3, [r7, #4]
 8007e8a:	f8c3 221c 	str.w	r2, [r3, #540]	; 0x21c
						if (!dp->lockid)
 8007e8e:	687b      	ldr	r3, [r7, #4]
 8007e90:	f8d3 321c 	ldr.w	r3, [r3, #540]	; 0x21c
 8007e94:	2b00      	cmp	r3, #0
 8007e96:	d106      	bne.n	8007ea6 <f_opendir+0xe2>
							res = FR_TOO_MANY_OPEN_FILES;
 8007e98:	2312      	movs	r3, #18
 8007e9a:	77fb      	strb	r3, [r7, #31]
 8007e9c:	e003      	b.n	8007ea6 <f_opendir+0xe2>
					} else {
						dp->lockid = 0;	/* Root directory need not to be locked */
 8007e9e:	687b      	ldr	r3, [r7, #4]
 8007ea0:	2200      	movs	r2, #0
 8007ea2:	f8c3 221c 	str.w	r2, [r3, #540]	; 0x21c
					}
				}
#endif
			}
		}
		if (res == FR_NO_FILE) res = FR_NO_PATH;
 8007ea6:	7ffb      	ldrb	r3, [r7, #31]
 8007ea8:	2b04      	cmp	r3, #4
 8007eaa:	d101      	bne.n	8007eb0 <f_opendir+0xec>
 8007eac:	2305      	movs	r3, #5
 8007eae:	77fb      	strb	r3, [r7, #31]
	}
	if (res != FR_OK) dp->fs = 0;		/* Invalidate the directory object if function faild */
 8007eb0:	7ffb      	ldrb	r3, [r7, #31]
 8007eb2:	2b00      	cmp	r3, #0
 8007eb4:	d003      	beq.n	8007ebe <f_opendir+0xfa>
 8007eb6:	687b      	ldr	r3, [r7, #4]
 8007eb8:	2200      	movs	r2, #0
 8007eba:	f8c3 2200 	str.w	r2, [r3, #512]	; 0x200

	LEAVE_FF(fs, res);
 8007ebe:	7ffb      	ldrb	r3, [r7, #31]
}
 8007ec0:	4618      	mov	r0, r3
 8007ec2:	3720      	adds	r7, #32
 8007ec4:	46bd      	mov	sp, r7
 8007ec6:	bd80      	pop	{r7, pc}

08007ec8 <f_closedir>:
/*-----------------------------------------------------------------------*/

FRESULT f_closedir (
	DIR *dp		/* Pointer to the directory object to be closed */
)
{
 8007ec8:	b580      	push	{r7, lr}
 8007eca:	b084      	sub	sp, #16
 8007ecc:	af00      	add	r7, sp, #0
 8007ece:	6078      	str	r0, [r7, #4]
	FRESULT res;


	res = validate(dp);
 8007ed0:	6878      	ldr	r0, [r7, #4]
 8007ed2:	f7ff faa3 	bl	800741c <validate>
 8007ed6:	4603      	mov	r3, r0
 8007ed8:	73fb      	strb	r3, [r7, #15]
	if (res == FR_OK) {
 8007eda:	7bfb      	ldrb	r3, [r7, #15]
 8007edc:	2b00      	cmp	r3, #0
 8007ede:	d113      	bne.n	8007f08 <f_closedir+0x40>
#if _FS_REENTRANT
		FATFS *fs = dp->fs;
#endif
#if _FS_LOCK
		if (dp->lockid)				/* Decrement sub-directory open counter */
 8007ee0:	687b      	ldr	r3, [r7, #4]
 8007ee2:	f8d3 321c 	ldr.w	r3, [r3, #540]	; 0x21c
 8007ee6:	2b00      	cmp	r3, #0
 8007ee8:	d007      	beq.n	8007efa <f_closedir+0x32>
			res = dec_lock(dp->lockid);
 8007eea:	687b      	ldr	r3, [r7, #4]
 8007eec:	f8d3 321c 	ldr.w	r3, [r3, #540]	; 0x21c
 8007ef0:	4618      	mov	r0, r3
 8007ef2:	f7fd fdcf 	bl	8005a94 <dec_lock>
 8007ef6:	4603      	mov	r3, r0
 8007ef8:	73fb      	strb	r3, [r7, #15]
		if (res == FR_OK)
 8007efa:	7bfb      	ldrb	r3, [r7, #15]
 8007efc:	2b00      	cmp	r3, #0
 8007efe:	d103      	bne.n	8007f08 <f_closedir+0x40>
#endif
			dp->fs = 0;				/* Invalidate directory object */
 8007f00:	687b      	ldr	r3, [r7, #4]
 8007f02:	2200      	movs	r2, #0
 8007f04:	f8c3 2200 	str.w	r2, [r3, #512]	; 0x200
#if _FS_REENTRANT
		unlock_fs(fs, FR_OK);		/* Unlock volume */
#endif
	}
	return res;
 8007f08:	7bfb      	ldrb	r3, [r7, #15]
}
 8007f0a:	4618      	mov	r0, r3
 8007f0c:	3710      	adds	r7, #16
 8007f0e:	46bd      	mov	sp, r7
 8007f10:	bd80      	pop	{r7, pc}

08007f12 <f_readdir>:

FRESULT f_readdir (
	DIR* dp,			/* Pointer to the open directory object */
	FILINFO* fno		/* Pointer to file information to return */
)
{
 8007f12:	b580      	push	{r7, lr}
 8007f14:	b086      	sub	sp, #24
 8007f16:	af00      	add	r7, sp, #0
 8007f18:	6078      	str	r0, [r7, #4]
 8007f1a:	6039      	str	r1, [r7, #0]
	FRESULT res;
	DEFINE_NAMEBUF;


	res = validate(dp);						/* Check validity of the object */
 8007f1c:	6878      	ldr	r0, [r7, #4]
 8007f1e:	f7ff fa7d 	bl	800741c <validate>
 8007f22:	4603      	mov	r3, r0
 8007f24:	75fb      	strb	r3, [r7, #23]
	if (res == FR_OK) {
 8007f26:	7dfb      	ldrb	r3, [r7, #23]
 8007f28:	2b00      	cmp	r3, #0
 8007f2a:	d133      	bne.n	8007f94 <f_readdir+0x82>
		if (!fno) {
 8007f2c:	683b      	ldr	r3, [r7, #0]
 8007f2e:	2b00      	cmp	r3, #0
 8007f30:	d106      	bne.n	8007f40 <f_readdir+0x2e>
			res = dir_sdi(dp, 0);			/* Rewind the directory object */
 8007f32:	2100      	movs	r1, #0
 8007f34:	6878      	ldr	r0, [r7, #4]
 8007f36:	f7fe fa4b 	bl	80063d0 <dir_sdi>
 8007f3a:	4603      	mov	r3, r0
 8007f3c:	75fb      	strb	r3, [r7, #23]
 8007f3e:	e029      	b.n	8007f94 <f_readdir+0x82>
		} else {
			INIT_BUF(*dp);
 8007f40:	687b      	ldr	r3, [r7, #4]
 8007f42:	f107 0208 	add.w	r2, r7, #8
 8007f46:	f8c3 2218 	str.w	r2, [r3, #536]	; 0x218
			res = dir_read(dp, 0);			/* Read an item */
 8007f4a:	2100      	movs	r1, #0
 8007f4c:	6878      	ldr	r0, [r7, #4]
 8007f4e:	f7fe fcb6 	bl	80068be <dir_read>
 8007f52:	4603      	mov	r3, r0
 8007f54:	75fb      	strb	r3, [r7, #23]
			if (res == FR_NO_FILE) {		/* Reached end of directory */
 8007f56:	7dfb      	ldrb	r3, [r7, #23]
 8007f58:	2b04      	cmp	r3, #4
 8007f5a:	d105      	bne.n	8007f68 <f_readdir+0x56>
				dp->sect = 0;
 8007f5c:	687b      	ldr	r3, [r7, #4]
 8007f5e:	2200      	movs	r2, #0
 8007f60:	f8c3 2210 	str.w	r2, [r3, #528]	; 0x210
				res = FR_OK;
 8007f64:	2300      	movs	r3, #0
 8007f66:	75fb      	strb	r3, [r7, #23]
			}
			if (res == FR_OK) {				/* A valid entry is found */
 8007f68:	7dfb      	ldrb	r3, [r7, #23]
 8007f6a:	2b00      	cmp	r3, #0
 8007f6c:	d112      	bne.n	8007f94 <f_readdir+0x82>
				get_fileinfo(dp, fno);		/* Get the object information */
 8007f6e:	6839      	ldr	r1, [r7, #0]
 8007f70:	6878      	ldr	r0, [r7, #4]
 8007f72:	f7fe fd3c 	bl	80069ee <get_fileinfo>
				res = dir_next(dp, 0);		/* Increment index for next */
 8007f76:	2100      	movs	r1, #0
 8007f78:	6878      	ldr	r0, [r7, #4]
 8007f7a:	f7fe fabd 	bl	80064f8 <dir_next>
 8007f7e:	4603      	mov	r3, r0
 8007f80:	75fb      	strb	r3, [r7, #23]
				if (res == FR_NO_FILE) {
 8007f82:	7dfb      	ldrb	r3, [r7, #23]
 8007f84:	2b04      	cmp	r3, #4
 8007f86:	d105      	bne.n	8007f94 <f_readdir+0x82>
					dp->sect = 0;
 8007f88:	687b      	ldr	r3, [r7, #4]
 8007f8a:	2200      	movs	r2, #0
 8007f8c:	f8c3 2210 	str.w	r2, [r3, #528]	; 0x210
					res = FR_OK;
 8007f90:	2300      	movs	r3, #0
 8007f92:	75fb      	strb	r3, [r7, #23]
			}
			FREE_BUF();
		}
	}

	LEAVE_FF(dp->fs, res);
 8007f94:	7dfb      	ldrb	r3, [r7, #23]
}
 8007f96:	4618      	mov	r0, r3
 8007f98:	3718      	adds	r7, #24
 8007f9a:	46bd      	mov	sp, r7
 8007f9c:	bd80      	pop	{r7, pc}
	...

08007fa0 <FATFS_LinkDriverEx>:
  * @param  lun : only used for USB Key Disk to add multi-lun management
            else the paramter must be equal to 0
  * @retval Returns 0 in case of success, otherwise 1.
  */
uint8_t FATFS_LinkDriverEx(Diskio_drvTypeDef *drv, char *path, uint8_t lun)
{
 8007fa0:	b480      	push	{r7}
 8007fa2:	b087      	sub	sp, #28
 8007fa4:	af00      	add	r7, sp, #0
 8007fa6:	60f8      	str	r0, [r7, #12]
 8007fa8:	60b9      	str	r1, [r7, #8]
 8007faa:	4613      	mov	r3, r2
 8007fac:	71fb      	strb	r3, [r7, #7]
  uint8_t ret = 1;
 8007fae:	2301      	movs	r3, #1
 8007fb0:	75fb      	strb	r3, [r7, #23]
  uint8_t DiskNum = 0;
 8007fb2:	2300      	movs	r3, #0
 8007fb4:	75bb      	strb	r3, [r7, #22]
  
  if(disk.nbr <= _VOLUMES)
 8007fb6:	4b1e      	ldr	r3, [pc, #120]	; (8008030 <FATFS_LinkDriverEx+0x90>)
 8007fb8:	7a5b      	ldrb	r3, [r3, #9]
 8007fba:	b2db      	uxtb	r3, r3
 8007fbc:	2b01      	cmp	r3, #1
 8007fbe:	d831      	bhi.n	8008024 <FATFS_LinkDriverEx+0x84>
  {
    disk.is_initialized[disk.nbr] = 0;
 8007fc0:	4b1b      	ldr	r3, [pc, #108]	; (8008030 <FATFS_LinkDriverEx+0x90>)
 8007fc2:	7a5b      	ldrb	r3, [r3, #9]
 8007fc4:	b2db      	uxtb	r3, r3
 8007fc6:	461a      	mov	r2, r3
 8007fc8:	4b19      	ldr	r3, [pc, #100]	; (8008030 <FATFS_LinkDriverEx+0x90>)
 8007fca:	2100      	movs	r1, #0
 8007fcc:	5499      	strb	r1, [r3, r2]
    disk.drv[disk.nbr] = drv;  
 8007fce:	4b18      	ldr	r3, [pc, #96]	; (8008030 <FATFS_LinkDriverEx+0x90>)
 8007fd0:	7a5b      	ldrb	r3, [r3, #9]
 8007fd2:	b2db      	uxtb	r3, r3
 8007fd4:	4a16      	ldr	r2, [pc, #88]	; (8008030 <FATFS_LinkDriverEx+0x90>)
 8007fd6:	009b      	lsls	r3, r3, #2
 8007fd8:	4413      	add	r3, r2
 8007fda:	68fa      	ldr	r2, [r7, #12]
 8007fdc:	605a      	str	r2, [r3, #4]
    disk.lun[disk.nbr] = lun;  
 8007fde:	4b14      	ldr	r3, [pc, #80]	; (8008030 <FATFS_LinkDriverEx+0x90>)
 8007fe0:	7a5b      	ldrb	r3, [r3, #9]
 8007fe2:	b2db      	uxtb	r3, r3
 8007fe4:	461a      	mov	r2, r3
 8007fe6:	4b12      	ldr	r3, [pc, #72]	; (8008030 <FATFS_LinkDriverEx+0x90>)
 8007fe8:	4413      	add	r3, r2
 8007fea:	79fa      	ldrb	r2, [r7, #7]
 8007fec:	721a      	strb	r2, [r3, #8]
    DiskNum = disk.nbr++;
 8007fee:	4b10      	ldr	r3, [pc, #64]	; (8008030 <FATFS_LinkDriverEx+0x90>)
 8007ff0:	7a5b      	ldrb	r3, [r3, #9]
 8007ff2:	b2db      	uxtb	r3, r3
 8007ff4:	1c5a      	adds	r2, r3, #1
 8007ff6:	b2d1      	uxtb	r1, r2
 8007ff8:	4a0d      	ldr	r2, [pc, #52]	; (8008030 <FATFS_LinkDriverEx+0x90>)
 8007ffa:	7251      	strb	r1, [r2, #9]
 8007ffc:	75bb      	strb	r3, [r7, #22]
    path[0] = DiskNum + '0';
 8007ffe:	7dbb      	ldrb	r3, [r7, #22]
 8008000:	3330      	adds	r3, #48	; 0x30
 8008002:	b2da      	uxtb	r2, r3
 8008004:	68bb      	ldr	r3, [r7, #8]
 8008006:	701a      	strb	r2, [r3, #0]
    path[1] = ':';
 8008008:	68bb      	ldr	r3, [r7, #8]
 800800a:	3301      	adds	r3, #1
 800800c:	223a      	movs	r2, #58	; 0x3a
 800800e:	701a      	strb	r2, [r3, #0]
    path[2] = '/';
 8008010:	68bb      	ldr	r3, [r7, #8]
 8008012:	3302      	adds	r3, #2
 8008014:	222f      	movs	r2, #47	; 0x2f
 8008016:	701a      	strb	r2, [r3, #0]
    path[3] = 0;
 8008018:	68bb      	ldr	r3, [r7, #8]
 800801a:	3303      	adds	r3, #3
 800801c:	2200      	movs	r2, #0
 800801e:	701a      	strb	r2, [r3, #0]
    ret = 0;
 8008020:	2300      	movs	r3, #0
 8008022:	75fb      	strb	r3, [r7, #23]
  }
  
  return ret;
 8008024:	7dfb      	ldrb	r3, [r7, #23]
}
 8008026:	4618      	mov	r0, r3
 8008028:	371c      	adds	r7, #28
 800802a:	46bd      	mov	sp, r7
 800802c:	bc80      	pop	{r7}
 800802e:	4770      	bx	lr
 8008030:	2000024c 	.word	0x2000024c

08008034 <FATFS_LinkDriver>:
  * @param  drv: pointer to the disk IO Driver structure
  * @param  path: pointer to the logical drive path 
  * @retval Returns 0 in case of success, otherwise 1.
  */
uint8_t FATFS_LinkDriver(Diskio_drvTypeDef *drv, char *path)
{
 8008034:	b580      	push	{r7, lr}
 8008036:	b082      	sub	sp, #8
 8008038:	af00      	add	r7, sp, #0
 800803a:	6078      	str	r0, [r7, #4]
 800803c:	6039      	str	r1, [r7, #0]
  return FATFS_LinkDriverEx(drv, path, 0);
 800803e:	2200      	movs	r2, #0
 8008040:	6839      	ldr	r1, [r7, #0]
 8008042:	6878      	ldr	r0, [r7, #4]
 8008044:	f7ff ffac 	bl	8007fa0 <FATFS_LinkDriverEx>
 8008048:	4603      	mov	r3, r0
}
 800804a:	4618      	mov	r0, r3
 800804c:	3708      	adds	r7, #8
 800804e:	46bd      	mov	sp, r7
 8008050:	bd80      	pop	{r7, pc}
	...

08008054 <__errno>:
 8008054:	4b01      	ldr	r3, [pc, #4]	; (800805c <__errno+0x8>)
 8008056:	6818      	ldr	r0, [r3, #0]
 8008058:	4770      	bx	lr
 800805a:	bf00      	nop
 800805c:	2000002c 	.word	0x2000002c

08008060 <__libc_init_array>:
 8008060:	b570      	push	{r4, r5, r6, lr}
 8008062:	2500      	movs	r5, #0
 8008064:	4e0c      	ldr	r6, [pc, #48]	; (8008098 <__libc_init_array+0x38>)
 8008066:	4c0d      	ldr	r4, [pc, #52]	; (800809c <__libc_init_array+0x3c>)
 8008068:	1ba4      	subs	r4, r4, r6
 800806a:	10a4      	asrs	r4, r4, #2
 800806c:	42a5      	cmp	r5, r4
 800806e:	d109      	bne.n	8008084 <__libc_init_array+0x24>
 8008070:	f000 fe40 	bl	8008cf4 <_init>
 8008074:	2500      	movs	r5, #0
 8008076:	4e0a      	ldr	r6, [pc, #40]	; (80080a0 <__libc_init_array+0x40>)
 8008078:	4c0a      	ldr	r4, [pc, #40]	; (80080a4 <__libc_init_array+0x44>)
 800807a:	1ba4      	subs	r4, r4, r6
 800807c:	10a4      	asrs	r4, r4, #2
 800807e:	42a5      	cmp	r5, r4
 8008080:	d105      	bne.n	800808e <__libc_init_array+0x2e>
 8008082:	bd70      	pop	{r4, r5, r6, pc}
 8008084:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8008088:	4798      	blx	r3
 800808a:	3501      	adds	r5, #1
 800808c:	e7ee      	b.n	800806c <__libc_init_array+0xc>
 800808e:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8008092:	4798      	blx	r3
 8008094:	3501      	adds	r5, #1
 8008096:	e7f2      	b.n	800807e <__libc_init_array+0x1e>
 8008098:	080099f8 	.word	0x080099f8
 800809c:	080099f8 	.word	0x080099f8
 80080a0:	080099f8 	.word	0x080099f8
 80080a4:	080099fc 	.word	0x080099fc

080080a8 <memmove>:
 80080a8:	4288      	cmp	r0, r1
 80080aa:	b510      	push	{r4, lr}
 80080ac:	eb01 0302 	add.w	r3, r1, r2
 80080b0:	d807      	bhi.n	80080c2 <memmove+0x1a>
 80080b2:	1e42      	subs	r2, r0, #1
 80080b4:	4299      	cmp	r1, r3
 80080b6:	d00a      	beq.n	80080ce <memmove+0x26>
 80080b8:	f811 4b01 	ldrb.w	r4, [r1], #1
 80080bc:	f802 4f01 	strb.w	r4, [r2, #1]!
 80080c0:	e7f8      	b.n	80080b4 <memmove+0xc>
 80080c2:	4283      	cmp	r3, r0
 80080c4:	d9f5      	bls.n	80080b2 <memmove+0xa>
 80080c6:	1881      	adds	r1, r0, r2
 80080c8:	1ad2      	subs	r2, r2, r3
 80080ca:	42d3      	cmn	r3, r2
 80080cc:	d100      	bne.n	80080d0 <memmove+0x28>
 80080ce:	bd10      	pop	{r4, pc}
 80080d0:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 80080d4:	f801 4d01 	strb.w	r4, [r1, #-1]!
 80080d8:	e7f7      	b.n	80080ca <memmove+0x22>

080080da <memset>:
 80080da:	4603      	mov	r3, r0
 80080dc:	4402      	add	r2, r0
 80080de:	4293      	cmp	r3, r2
 80080e0:	d100      	bne.n	80080e4 <memset+0xa>
 80080e2:	4770      	bx	lr
 80080e4:	f803 1b01 	strb.w	r1, [r3], #1
 80080e8:	e7f9      	b.n	80080de <memset+0x4>
	...

080080ec <siscanf>:
 80080ec:	b40e      	push	{r1, r2, r3}
 80080ee:	f44f 7201 	mov.w	r2, #516	; 0x204
 80080f2:	b530      	push	{r4, r5, lr}
 80080f4:	b09c      	sub	sp, #112	; 0x70
 80080f6:	ac1f      	add	r4, sp, #124	; 0x7c
 80080f8:	f854 5b04 	ldr.w	r5, [r4], #4
 80080fc:	f8ad 2014 	strh.w	r2, [sp, #20]
 8008100:	9002      	str	r0, [sp, #8]
 8008102:	9006      	str	r0, [sp, #24]
 8008104:	f7f8 f822 	bl	800014c <strlen>
 8008108:	4b0b      	ldr	r3, [pc, #44]	; (8008138 <siscanf+0x4c>)
 800810a:	9003      	str	r0, [sp, #12]
 800810c:	930b      	str	r3, [sp, #44]	; 0x2c
 800810e:	2300      	movs	r3, #0
 8008110:	930f      	str	r3, [sp, #60]	; 0x3c
 8008112:	9314      	str	r3, [sp, #80]	; 0x50
 8008114:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8008118:	9007      	str	r0, [sp, #28]
 800811a:	4808      	ldr	r0, [pc, #32]	; (800813c <siscanf+0x50>)
 800811c:	f8ad 3016 	strh.w	r3, [sp, #22]
 8008120:	462a      	mov	r2, r5
 8008122:	4623      	mov	r3, r4
 8008124:	a902      	add	r1, sp, #8
 8008126:	6800      	ldr	r0, [r0, #0]
 8008128:	9401      	str	r4, [sp, #4]
 800812a:	f000 f887 	bl	800823c <__ssvfiscanf_r>
 800812e:	b01c      	add	sp, #112	; 0x70
 8008130:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8008134:	b003      	add	sp, #12
 8008136:	4770      	bx	lr
 8008138:	08008141 	.word	0x08008141
 800813c:	2000002c 	.word	0x2000002c

08008140 <__seofread>:
 8008140:	2000      	movs	r0, #0
 8008142:	4770      	bx	lr

08008144 <strchr>:
 8008144:	b2c9      	uxtb	r1, r1
 8008146:	4603      	mov	r3, r0
 8008148:	f810 2b01 	ldrb.w	r2, [r0], #1
 800814c:	b11a      	cbz	r2, 8008156 <strchr+0x12>
 800814e:	428a      	cmp	r2, r1
 8008150:	d1f9      	bne.n	8008146 <strchr+0x2>
 8008152:	4618      	mov	r0, r3
 8008154:	4770      	bx	lr
 8008156:	2900      	cmp	r1, #0
 8008158:	bf18      	it	ne
 800815a:	2300      	movne	r3, #0
 800815c:	e7f9      	b.n	8008152 <strchr+0xe>

0800815e <strncpy>:
 800815e:	b570      	push	{r4, r5, r6, lr}
 8008160:	4604      	mov	r4, r0
 8008162:	3901      	subs	r1, #1
 8008164:	b902      	cbnz	r2, 8008168 <strncpy+0xa>
 8008166:	bd70      	pop	{r4, r5, r6, pc}
 8008168:	4623      	mov	r3, r4
 800816a:	f811 5f01 	ldrb.w	r5, [r1, #1]!
 800816e:	1e56      	subs	r6, r2, #1
 8008170:	f803 5b01 	strb.w	r5, [r3], #1
 8008174:	b92d      	cbnz	r5, 8008182 <strncpy+0x24>
 8008176:	4414      	add	r4, r2
 8008178:	42a3      	cmp	r3, r4
 800817a:	d0f4      	beq.n	8008166 <strncpy+0x8>
 800817c:	f803 5b01 	strb.w	r5, [r3], #1
 8008180:	e7fa      	b.n	8008178 <strncpy+0x1a>
 8008182:	461c      	mov	r4, r3
 8008184:	4632      	mov	r2, r6
 8008186:	e7ed      	b.n	8008164 <strncpy+0x6>

08008188 <_sungetc_r>:
 8008188:	b538      	push	{r3, r4, r5, lr}
 800818a:	1c4b      	adds	r3, r1, #1
 800818c:	4614      	mov	r4, r2
 800818e:	d103      	bne.n	8008198 <_sungetc_r+0x10>
 8008190:	f04f 35ff 	mov.w	r5, #4294967295
 8008194:	4628      	mov	r0, r5
 8008196:	bd38      	pop	{r3, r4, r5, pc}
 8008198:	8993      	ldrh	r3, [r2, #12]
 800819a:	b2cd      	uxtb	r5, r1
 800819c:	f023 0320 	bic.w	r3, r3, #32
 80081a0:	8193      	strh	r3, [r2, #12]
 80081a2:	6b63      	ldr	r3, [r4, #52]	; 0x34
 80081a4:	6852      	ldr	r2, [r2, #4]
 80081a6:	b18b      	cbz	r3, 80081cc <_sungetc_r+0x44>
 80081a8:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 80081aa:	4293      	cmp	r3, r2
 80081ac:	dd08      	ble.n	80081c0 <_sungetc_r+0x38>
 80081ae:	6823      	ldr	r3, [r4, #0]
 80081b0:	1e5a      	subs	r2, r3, #1
 80081b2:	6022      	str	r2, [r4, #0]
 80081b4:	f803 5c01 	strb.w	r5, [r3, #-1]
 80081b8:	6863      	ldr	r3, [r4, #4]
 80081ba:	3301      	adds	r3, #1
 80081bc:	6063      	str	r3, [r4, #4]
 80081be:	e7e9      	b.n	8008194 <_sungetc_r+0xc>
 80081c0:	4621      	mov	r1, r4
 80081c2:	f000 fc2d 	bl	8008a20 <__submore>
 80081c6:	2800      	cmp	r0, #0
 80081c8:	d0f1      	beq.n	80081ae <_sungetc_r+0x26>
 80081ca:	e7e1      	b.n	8008190 <_sungetc_r+0x8>
 80081cc:	6921      	ldr	r1, [r4, #16]
 80081ce:	6823      	ldr	r3, [r4, #0]
 80081d0:	b151      	cbz	r1, 80081e8 <_sungetc_r+0x60>
 80081d2:	4299      	cmp	r1, r3
 80081d4:	d208      	bcs.n	80081e8 <_sungetc_r+0x60>
 80081d6:	f813 1c01 	ldrb.w	r1, [r3, #-1]
 80081da:	42a9      	cmp	r1, r5
 80081dc:	d104      	bne.n	80081e8 <_sungetc_r+0x60>
 80081de:	3b01      	subs	r3, #1
 80081e0:	3201      	adds	r2, #1
 80081e2:	6023      	str	r3, [r4, #0]
 80081e4:	6062      	str	r2, [r4, #4]
 80081e6:	e7d5      	b.n	8008194 <_sungetc_r+0xc>
 80081e8:	e9c4 320f 	strd	r3, r2, [r4, #60]	; 0x3c
 80081ec:	f104 0344 	add.w	r3, r4, #68	; 0x44
 80081f0:	6363      	str	r3, [r4, #52]	; 0x34
 80081f2:	2303      	movs	r3, #3
 80081f4:	63a3      	str	r3, [r4, #56]	; 0x38
 80081f6:	4623      	mov	r3, r4
 80081f8:	f803 5f46 	strb.w	r5, [r3, #70]!
 80081fc:	6023      	str	r3, [r4, #0]
 80081fe:	2301      	movs	r3, #1
 8008200:	e7dc      	b.n	80081bc <_sungetc_r+0x34>

08008202 <__ssrefill_r>:
 8008202:	b510      	push	{r4, lr}
 8008204:	460c      	mov	r4, r1
 8008206:	6b49      	ldr	r1, [r1, #52]	; 0x34
 8008208:	b169      	cbz	r1, 8008226 <__ssrefill_r+0x24>
 800820a:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800820e:	4299      	cmp	r1, r3
 8008210:	d001      	beq.n	8008216 <__ssrefill_r+0x14>
 8008212:	f000 fc7b 	bl	8008b0c <_free_r>
 8008216:	2000      	movs	r0, #0
 8008218:	6c23      	ldr	r3, [r4, #64]	; 0x40
 800821a:	6360      	str	r0, [r4, #52]	; 0x34
 800821c:	6063      	str	r3, [r4, #4]
 800821e:	b113      	cbz	r3, 8008226 <__ssrefill_r+0x24>
 8008220:	6be3      	ldr	r3, [r4, #60]	; 0x3c
 8008222:	6023      	str	r3, [r4, #0]
 8008224:	bd10      	pop	{r4, pc}
 8008226:	6923      	ldr	r3, [r4, #16]
 8008228:	f04f 30ff 	mov.w	r0, #4294967295
 800822c:	6023      	str	r3, [r4, #0]
 800822e:	2300      	movs	r3, #0
 8008230:	6063      	str	r3, [r4, #4]
 8008232:	89a3      	ldrh	r3, [r4, #12]
 8008234:	f043 0320 	orr.w	r3, r3, #32
 8008238:	81a3      	strh	r3, [r4, #12]
 800823a:	e7f3      	b.n	8008224 <__ssrefill_r+0x22>

0800823c <__ssvfiscanf_r>:
 800823c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008240:	460c      	mov	r4, r1
 8008242:	2100      	movs	r1, #0
 8008244:	4606      	mov	r6, r0
 8008246:	4692      	mov	sl, r2
 8008248:	270a      	movs	r7, #10
 800824a:	f5ad 7d23 	sub.w	sp, sp, #652	; 0x28c
 800824e:	9144      	str	r1, [sp, #272]	; 0x110
 8008250:	9145      	str	r1, [sp, #276]	; 0x114
 8008252:	499e      	ldr	r1, [pc, #632]	; (80084cc <__ssvfiscanf_r+0x290>)
 8008254:	f10d 0804 	add.w	r8, sp, #4
 8008258:	91a0      	str	r1, [sp, #640]	; 0x280
 800825a:	499d      	ldr	r1, [pc, #628]	; (80084d0 <__ssvfiscanf_r+0x294>)
 800825c:	f8df 9274 	ldr.w	r9, [pc, #628]	; 80084d4 <__ssvfiscanf_r+0x298>
 8008260:	f8cd 8118 	str.w	r8, [sp, #280]	; 0x118
 8008264:	91a1      	str	r1, [sp, #644]	; 0x284
 8008266:	9300      	str	r3, [sp, #0]
 8008268:	f89a 3000 	ldrb.w	r3, [sl]
 800826c:	2b00      	cmp	r3, #0
 800826e:	f000 812a 	beq.w	80084c6 <__ssvfiscanf_r+0x28a>
 8008272:	4655      	mov	r5, sl
 8008274:	f000 fc10 	bl	8008a98 <__locale_ctype_ptr>
 8008278:	f815 bb01 	ldrb.w	fp, [r5], #1
 800827c:	4458      	add	r0, fp
 800827e:	7843      	ldrb	r3, [r0, #1]
 8008280:	f013 0308 	ands.w	r3, r3, #8
 8008284:	d01c      	beq.n	80082c0 <__ssvfiscanf_r+0x84>
 8008286:	6863      	ldr	r3, [r4, #4]
 8008288:	2b00      	cmp	r3, #0
 800828a:	dd12      	ble.n	80082b2 <__ssvfiscanf_r+0x76>
 800828c:	f000 fc04 	bl	8008a98 <__locale_ctype_ptr>
 8008290:	6823      	ldr	r3, [r4, #0]
 8008292:	781a      	ldrb	r2, [r3, #0]
 8008294:	4410      	add	r0, r2
 8008296:	7842      	ldrb	r2, [r0, #1]
 8008298:	0712      	lsls	r2, r2, #28
 800829a:	d401      	bmi.n	80082a0 <__ssvfiscanf_r+0x64>
 800829c:	46aa      	mov	sl, r5
 800829e:	e7e3      	b.n	8008268 <__ssvfiscanf_r+0x2c>
 80082a0:	9a45      	ldr	r2, [sp, #276]	; 0x114
 80082a2:	3301      	adds	r3, #1
 80082a4:	3201      	adds	r2, #1
 80082a6:	9245      	str	r2, [sp, #276]	; 0x114
 80082a8:	6862      	ldr	r2, [r4, #4]
 80082aa:	6023      	str	r3, [r4, #0]
 80082ac:	3a01      	subs	r2, #1
 80082ae:	6062      	str	r2, [r4, #4]
 80082b0:	e7e9      	b.n	8008286 <__ssvfiscanf_r+0x4a>
 80082b2:	9ba1      	ldr	r3, [sp, #644]	; 0x284
 80082b4:	4621      	mov	r1, r4
 80082b6:	4630      	mov	r0, r6
 80082b8:	4798      	blx	r3
 80082ba:	2800      	cmp	r0, #0
 80082bc:	d0e6      	beq.n	800828c <__ssvfiscanf_r+0x50>
 80082be:	e7ed      	b.n	800829c <__ssvfiscanf_r+0x60>
 80082c0:	f1bb 0f25 	cmp.w	fp, #37	; 0x25
 80082c4:	f040 8082 	bne.w	80083cc <__ssvfiscanf_r+0x190>
 80082c8:	9343      	str	r3, [sp, #268]	; 0x10c
 80082ca:	9341      	str	r3, [sp, #260]	; 0x104
 80082cc:	f89a 3001 	ldrb.w	r3, [sl, #1]
 80082d0:	2b2a      	cmp	r3, #42	; 0x2a
 80082d2:	d103      	bne.n	80082dc <__ssvfiscanf_r+0xa0>
 80082d4:	2310      	movs	r3, #16
 80082d6:	f10a 0502 	add.w	r5, sl, #2
 80082da:	9341      	str	r3, [sp, #260]	; 0x104
 80082dc:	46aa      	mov	sl, r5
 80082de:	f815 1b01 	ldrb.w	r1, [r5], #1
 80082e2:	f1a1 0230 	sub.w	r2, r1, #48	; 0x30
 80082e6:	2a09      	cmp	r2, #9
 80082e8:	d922      	bls.n	8008330 <__ssvfiscanf_r+0xf4>
 80082ea:	2203      	movs	r2, #3
 80082ec:	4879      	ldr	r0, [pc, #484]	; (80084d4 <__ssvfiscanf_r+0x298>)
 80082ee:	f000 fbf3 	bl	8008ad8 <memchr>
 80082f2:	b138      	cbz	r0, 8008304 <__ssvfiscanf_r+0xc8>
 80082f4:	eba0 0309 	sub.w	r3, r0, r9
 80082f8:	2001      	movs	r0, #1
 80082fa:	46aa      	mov	sl, r5
 80082fc:	4098      	lsls	r0, r3
 80082fe:	9b41      	ldr	r3, [sp, #260]	; 0x104
 8008300:	4318      	orrs	r0, r3
 8008302:	9041      	str	r0, [sp, #260]	; 0x104
 8008304:	f89a 3000 	ldrb.w	r3, [sl]
 8008308:	f10a 0501 	add.w	r5, sl, #1
 800830c:	2b67      	cmp	r3, #103	; 0x67
 800830e:	d82b      	bhi.n	8008368 <__ssvfiscanf_r+0x12c>
 8008310:	2b65      	cmp	r3, #101	; 0x65
 8008312:	f080 809f 	bcs.w	8008454 <__ssvfiscanf_r+0x218>
 8008316:	2b47      	cmp	r3, #71	; 0x47
 8008318:	d810      	bhi.n	800833c <__ssvfiscanf_r+0x100>
 800831a:	2b45      	cmp	r3, #69	; 0x45
 800831c:	f080 809a 	bcs.w	8008454 <__ssvfiscanf_r+0x218>
 8008320:	2b00      	cmp	r3, #0
 8008322:	d06c      	beq.n	80083fe <__ssvfiscanf_r+0x1c2>
 8008324:	2b25      	cmp	r3, #37	; 0x25
 8008326:	d051      	beq.n	80083cc <__ssvfiscanf_r+0x190>
 8008328:	2303      	movs	r3, #3
 800832a:	9742      	str	r7, [sp, #264]	; 0x108
 800832c:	9347      	str	r3, [sp, #284]	; 0x11c
 800832e:	e027      	b.n	8008380 <__ssvfiscanf_r+0x144>
 8008330:	9b43      	ldr	r3, [sp, #268]	; 0x10c
 8008332:	fb07 1303 	mla	r3, r7, r3, r1
 8008336:	3b30      	subs	r3, #48	; 0x30
 8008338:	9343      	str	r3, [sp, #268]	; 0x10c
 800833a:	e7cf      	b.n	80082dc <__ssvfiscanf_r+0xa0>
 800833c:	2b5b      	cmp	r3, #91	; 0x5b
 800833e:	d06a      	beq.n	8008416 <__ssvfiscanf_r+0x1da>
 8008340:	d80c      	bhi.n	800835c <__ssvfiscanf_r+0x120>
 8008342:	2b58      	cmp	r3, #88	; 0x58
 8008344:	d1f0      	bne.n	8008328 <__ssvfiscanf_r+0xec>
 8008346:	9a41      	ldr	r2, [sp, #260]	; 0x104
 8008348:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800834c:	9241      	str	r2, [sp, #260]	; 0x104
 800834e:	2210      	movs	r2, #16
 8008350:	9242      	str	r2, [sp, #264]	; 0x108
 8008352:	2b6e      	cmp	r3, #110	; 0x6e
 8008354:	bf8c      	ite	hi
 8008356:	2304      	movhi	r3, #4
 8008358:	2303      	movls	r3, #3
 800835a:	e010      	b.n	800837e <__ssvfiscanf_r+0x142>
 800835c:	2b63      	cmp	r3, #99	; 0x63
 800835e:	d065      	beq.n	800842c <__ssvfiscanf_r+0x1f0>
 8008360:	2b64      	cmp	r3, #100	; 0x64
 8008362:	d1e1      	bne.n	8008328 <__ssvfiscanf_r+0xec>
 8008364:	9742      	str	r7, [sp, #264]	; 0x108
 8008366:	e7f4      	b.n	8008352 <__ssvfiscanf_r+0x116>
 8008368:	2b70      	cmp	r3, #112	; 0x70
 800836a:	d04b      	beq.n	8008404 <__ssvfiscanf_r+0x1c8>
 800836c:	d826      	bhi.n	80083bc <__ssvfiscanf_r+0x180>
 800836e:	2b6e      	cmp	r3, #110	; 0x6e
 8008370:	d062      	beq.n	8008438 <__ssvfiscanf_r+0x1fc>
 8008372:	d84c      	bhi.n	800840e <__ssvfiscanf_r+0x1d2>
 8008374:	2b69      	cmp	r3, #105	; 0x69
 8008376:	d1d7      	bne.n	8008328 <__ssvfiscanf_r+0xec>
 8008378:	2300      	movs	r3, #0
 800837a:	9342      	str	r3, [sp, #264]	; 0x108
 800837c:	2303      	movs	r3, #3
 800837e:	9347      	str	r3, [sp, #284]	; 0x11c
 8008380:	6863      	ldr	r3, [r4, #4]
 8008382:	2b00      	cmp	r3, #0
 8008384:	dd68      	ble.n	8008458 <__ssvfiscanf_r+0x21c>
 8008386:	9b41      	ldr	r3, [sp, #260]	; 0x104
 8008388:	0659      	lsls	r1, r3, #25
 800838a:	d407      	bmi.n	800839c <__ssvfiscanf_r+0x160>
 800838c:	f000 fb84 	bl	8008a98 <__locale_ctype_ptr>
 8008390:	6823      	ldr	r3, [r4, #0]
 8008392:	781a      	ldrb	r2, [r3, #0]
 8008394:	4410      	add	r0, r2
 8008396:	7842      	ldrb	r2, [r0, #1]
 8008398:	0712      	lsls	r2, r2, #28
 800839a:	d464      	bmi.n	8008466 <__ssvfiscanf_r+0x22a>
 800839c:	9b47      	ldr	r3, [sp, #284]	; 0x11c
 800839e:	2b02      	cmp	r3, #2
 80083a0:	dc73      	bgt.n	800848a <__ssvfiscanf_r+0x24e>
 80083a2:	466b      	mov	r3, sp
 80083a4:	4622      	mov	r2, r4
 80083a6:	a941      	add	r1, sp, #260	; 0x104
 80083a8:	4630      	mov	r0, r6
 80083aa:	f000 f897 	bl	80084dc <_scanf_chars>
 80083ae:	2801      	cmp	r0, #1
 80083b0:	f000 8089 	beq.w	80084c6 <__ssvfiscanf_r+0x28a>
 80083b4:	2802      	cmp	r0, #2
 80083b6:	f47f af71 	bne.w	800829c <__ssvfiscanf_r+0x60>
 80083ba:	e01d      	b.n	80083f8 <__ssvfiscanf_r+0x1bc>
 80083bc:	2b75      	cmp	r3, #117	; 0x75
 80083be:	d0d1      	beq.n	8008364 <__ssvfiscanf_r+0x128>
 80083c0:	2b78      	cmp	r3, #120	; 0x78
 80083c2:	d0c0      	beq.n	8008346 <__ssvfiscanf_r+0x10a>
 80083c4:	2b73      	cmp	r3, #115	; 0x73
 80083c6:	d1af      	bne.n	8008328 <__ssvfiscanf_r+0xec>
 80083c8:	2302      	movs	r3, #2
 80083ca:	e7d8      	b.n	800837e <__ssvfiscanf_r+0x142>
 80083cc:	6863      	ldr	r3, [r4, #4]
 80083ce:	2b00      	cmp	r3, #0
 80083d0:	dd0c      	ble.n	80083ec <__ssvfiscanf_r+0x1b0>
 80083d2:	6823      	ldr	r3, [r4, #0]
 80083d4:	781a      	ldrb	r2, [r3, #0]
 80083d6:	455a      	cmp	r2, fp
 80083d8:	d175      	bne.n	80084c6 <__ssvfiscanf_r+0x28a>
 80083da:	3301      	adds	r3, #1
 80083dc:	6862      	ldr	r2, [r4, #4]
 80083de:	6023      	str	r3, [r4, #0]
 80083e0:	9b45      	ldr	r3, [sp, #276]	; 0x114
 80083e2:	3a01      	subs	r2, #1
 80083e4:	3301      	adds	r3, #1
 80083e6:	6062      	str	r2, [r4, #4]
 80083e8:	9345      	str	r3, [sp, #276]	; 0x114
 80083ea:	e757      	b.n	800829c <__ssvfiscanf_r+0x60>
 80083ec:	9ba1      	ldr	r3, [sp, #644]	; 0x284
 80083ee:	4621      	mov	r1, r4
 80083f0:	4630      	mov	r0, r6
 80083f2:	4798      	blx	r3
 80083f4:	2800      	cmp	r0, #0
 80083f6:	d0ec      	beq.n	80083d2 <__ssvfiscanf_r+0x196>
 80083f8:	9844      	ldr	r0, [sp, #272]	; 0x110
 80083fa:	2800      	cmp	r0, #0
 80083fc:	d159      	bne.n	80084b2 <__ssvfiscanf_r+0x276>
 80083fe:	f04f 30ff 	mov.w	r0, #4294967295
 8008402:	e05c      	b.n	80084be <__ssvfiscanf_r+0x282>
 8008404:	9a41      	ldr	r2, [sp, #260]	; 0x104
 8008406:	f042 0220 	orr.w	r2, r2, #32
 800840a:	9241      	str	r2, [sp, #260]	; 0x104
 800840c:	e79b      	b.n	8008346 <__ssvfiscanf_r+0x10a>
 800840e:	2308      	movs	r3, #8
 8008410:	9342      	str	r3, [sp, #264]	; 0x108
 8008412:	2304      	movs	r3, #4
 8008414:	e7b3      	b.n	800837e <__ssvfiscanf_r+0x142>
 8008416:	4629      	mov	r1, r5
 8008418:	4640      	mov	r0, r8
 800841a:	f000 f9b7 	bl	800878c <__sccl>
 800841e:	9b41      	ldr	r3, [sp, #260]	; 0x104
 8008420:	4605      	mov	r5, r0
 8008422:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8008426:	9341      	str	r3, [sp, #260]	; 0x104
 8008428:	2301      	movs	r3, #1
 800842a:	e7a8      	b.n	800837e <__ssvfiscanf_r+0x142>
 800842c:	9b41      	ldr	r3, [sp, #260]	; 0x104
 800842e:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8008432:	9341      	str	r3, [sp, #260]	; 0x104
 8008434:	2300      	movs	r3, #0
 8008436:	e7a2      	b.n	800837e <__ssvfiscanf_r+0x142>
 8008438:	9841      	ldr	r0, [sp, #260]	; 0x104
 800843a:	06c3      	lsls	r3, r0, #27
 800843c:	f53f af2e 	bmi.w	800829c <__ssvfiscanf_r+0x60>
 8008440:	9b00      	ldr	r3, [sp, #0]
 8008442:	9a45      	ldr	r2, [sp, #276]	; 0x114
 8008444:	1d19      	adds	r1, r3, #4
 8008446:	9100      	str	r1, [sp, #0]
 8008448:	681b      	ldr	r3, [r3, #0]
 800844a:	07c0      	lsls	r0, r0, #31
 800844c:	bf4c      	ite	mi
 800844e:	801a      	strhmi	r2, [r3, #0]
 8008450:	601a      	strpl	r2, [r3, #0]
 8008452:	e723      	b.n	800829c <__ssvfiscanf_r+0x60>
 8008454:	2305      	movs	r3, #5
 8008456:	e792      	b.n	800837e <__ssvfiscanf_r+0x142>
 8008458:	9ba1      	ldr	r3, [sp, #644]	; 0x284
 800845a:	4621      	mov	r1, r4
 800845c:	4630      	mov	r0, r6
 800845e:	4798      	blx	r3
 8008460:	2800      	cmp	r0, #0
 8008462:	d090      	beq.n	8008386 <__ssvfiscanf_r+0x14a>
 8008464:	e7c8      	b.n	80083f8 <__ssvfiscanf_r+0x1bc>
 8008466:	9a45      	ldr	r2, [sp, #276]	; 0x114
 8008468:	3201      	adds	r2, #1
 800846a:	9245      	str	r2, [sp, #276]	; 0x114
 800846c:	6862      	ldr	r2, [r4, #4]
 800846e:	3a01      	subs	r2, #1
 8008470:	2a00      	cmp	r2, #0
 8008472:	6062      	str	r2, [r4, #4]
 8008474:	dd02      	ble.n	800847c <__ssvfiscanf_r+0x240>
 8008476:	3301      	adds	r3, #1
 8008478:	6023      	str	r3, [r4, #0]
 800847a:	e787      	b.n	800838c <__ssvfiscanf_r+0x150>
 800847c:	9ba1      	ldr	r3, [sp, #644]	; 0x284
 800847e:	4621      	mov	r1, r4
 8008480:	4630      	mov	r0, r6
 8008482:	4798      	blx	r3
 8008484:	2800      	cmp	r0, #0
 8008486:	d081      	beq.n	800838c <__ssvfiscanf_r+0x150>
 8008488:	e7b6      	b.n	80083f8 <__ssvfiscanf_r+0x1bc>
 800848a:	2b04      	cmp	r3, #4
 800848c:	dc06      	bgt.n	800849c <__ssvfiscanf_r+0x260>
 800848e:	466b      	mov	r3, sp
 8008490:	4622      	mov	r2, r4
 8008492:	a941      	add	r1, sp, #260	; 0x104
 8008494:	4630      	mov	r0, r6
 8008496:	f000 f883 	bl	80085a0 <_scanf_i>
 800849a:	e788      	b.n	80083ae <__ssvfiscanf_r+0x172>
 800849c:	4b0e      	ldr	r3, [pc, #56]	; (80084d8 <__ssvfiscanf_r+0x29c>)
 800849e:	2b00      	cmp	r3, #0
 80084a0:	f43f aefc 	beq.w	800829c <__ssvfiscanf_r+0x60>
 80084a4:	466b      	mov	r3, sp
 80084a6:	4622      	mov	r2, r4
 80084a8:	a941      	add	r1, sp, #260	; 0x104
 80084aa:	4630      	mov	r0, r6
 80084ac:	f3af 8000 	nop.w
 80084b0:	e77d      	b.n	80083ae <__ssvfiscanf_r+0x172>
 80084b2:	89a3      	ldrh	r3, [r4, #12]
 80084b4:	f013 0f40 	tst.w	r3, #64	; 0x40
 80084b8:	bf18      	it	ne
 80084ba:	f04f 30ff 	movne.w	r0, #4294967295
 80084be:	f50d 7d23 	add.w	sp, sp, #652	; 0x28c
 80084c2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80084c6:	9844      	ldr	r0, [sp, #272]	; 0x110
 80084c8:	e7f9      	b.n	80084be <__ssvfiscanf_r+0x282>
 80084ca:	bf00      	nop
 80084cc:	08008189 	.word	0x08008189
 80084d0:	08008203 	.word	0x08008203
 80084d4:	0800986c 	.word	0x0800986c
 80084d8:	00000000 	.word	0x00000000

080084dc <_scanf_chars>:
 80084dc:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80084e0:	4615      	mov	r5, r2
 80084e2:	688a      	ldr	r2, [r1, #8]
 80084e4:	4680      	mov	r8, r0
 80084e6:	460c      	mov	r4, r1
 80084e8:	b932      	cbnz	r2, 80084f8 <_scanf_chars+0x1c>
 80084ea:	698a      	ldr	r2, [r1, #24]
 80084ec:	2a00      	cmp	r2, #0
 80084ee:	bf14      	ite	ne
 80084f0:	f04f 32ff 	movne.w	r2, #4294967295
 80084f4:	2201      	moveq	r2, #1
 80084f6:	608a      	str	r2, [r1, #8]
 80084f8:	2600      	movs	r6, #0
 80084fa:	6822      	ldr	r2, [r4, #0]
 80084fc:	06d1      	lsls	r1, r2, #27
 80084fe:	bf5f      	itttt	pl
 8008500:	681a      	ldrpl	r2, [r3, #0]
 8008502:	1d11      	addpl	r1, r2, #4
 8008504:	6019      	strpl	r1, [r3, #0]
 8008506:	6817      	ldrpl	r7, [r2, #0]
 8008508:	69a3      	ldr	r3, [r4, #24]
 800850a:	b1db      	cbz	r3, 8008544 <_scanf_chars+0x68>
 800850c:	2b01      	cmp	r3, #1
 800850e:	d107      	bne.n	8008520 <_scanf_chars+0x44>
 8008510:	682b      	ldr	r3, [r5, #0]
 8008512:	6962      	ldr	r2, [r4, #20]
 8008514:	781b      	ldrb	r3, [r3, #0]
 8008516:	5cd3      	ldrb	r3, [r2, r3]
 8008518:	b9a3      	cbnz	r3, 8008544 <_scanf_chars+0x68>
 800851a:	2e00      	cmp	r6, #0
 800851c:	d131      	bne.n	8008582 <_scanf_chars+0xa6>
 800851e:	e006      	b.n	800852e <_scanf_chars+0x52>
 8008520:	2b02      	cmp	r3, #2
 8008522:	d007      	beq.n	8008534 <_scanf_chars+0x58>
 8008524:	2e00      	cmp	r6, #0
 8008526:	d12c      	bne.n	8008582 <_scanf_chars+0xa6>
 8008528:	69a3      	ldr	r3, [r4, #24]
 800852a:	2b01      	cmp	r3, #1
 800852c:	d129      	bne.n	8008582 <_scanf_chars+0xa6>
 800852e:	2001      	movs	r0, #1
 8008530:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8008534:	f000 fab0 	bl	8008a98 <__locale_ctype_ptr>
 8008538:	682b      	ldr	r3, [r5, #0]
 800853a:	781b      	ldrb	r3, [r3, #0]
 800853c:	4418      	add	r0, r3
 800853e:	7843      	ldrb	r3, [r0, #1]
 8008540:	071b      	lsls	r3, r3, #28
 8008542:	d4ef      	bmi.n	8008524 <_scanf_chars+0x48>
 8008544:	6823      	ldr	r3, [r4, #0]
 8008546:	3601      	adds	r6, #1
 8008548:	06da      	lsls	r2, r3, #27
 800854a:	bf5e      	ittt	pl
 800854c:	682b      	ldrpl	r3, [r5, #0]
 800854e:	781b      	ldrbpl	r3, [r3, #0]
 8008550:	703b      	strbpl	r3, [r7, #0]
 8008552:	682a      	ldr	r2, [r5, #0]
 8008554:	686b      	ldr	r3, [r5, #4]
 8008556:	f102 0201 	add.w	r2, r2, #1
 800855a:	602a      	str	r2, [r5, #0]
 800855c:	68a2      	ldr	r2, [r4, #8]
 800855e:	f103 33ff 	add.w	r3, r3, #4294967295
 8008562:	f102 32ff 	add.w	r2, r2, #4294967295
 8008566:	606b      	str	r3, [r5, #4]
 8008568:	bf58      	it	pl
 800856a:	3701      	addpl	r7, #1
 800856c:	60a2      	str	r2, [r4, #8]
 800856e:	b142      	cbz	r2, 8008582 <_scanf_chars+0xa6>
 8008570:	2b00      	cmp	r3, #0
 8008572:	dcc9      	bgt.n	8008508 <_scanf_chars+0x2c>
 8008574:	f8d4 3180 	ldr.w	r3, [r4, #384]	; 0x180
 8008578:	4629      	mov	r1, r5
 800857a:	4640      	mov	r0, r8
 800857c:	4798      	blx	r3
 800857e:	2800      	cmp	r0, #0
 8008580:	d0c2      	beq.n	8008508 <_scanf_chars+0x2c>
 8008582:	6823      	ldr	r3, [r4, #0]
 8008584:	f013 0310 	ands.w	r3, r3, #16
 8008588:	d105      	bne.n	8008596 <_scanf_chars+0xba>
 800858a:	68e2      	ldr	r2, [r4, #12]
 800858c:	3201      	adds	r2, #1
 800858e:	60e2      	str	r2, [r4, #12]
 8008590:	69a2      	ldr	r2, [r4, #24]
 8008592:	b102      	cbz	r2, 8008596 <_scanf_chars+0xba>
 8008594:	703b      	strb	r3, [r7, #0]
 8008596:	6923      	ldr	r3, [r4, #16]
 8008598:	2000      	movs	r0, #0
 800859a:	441e      	add	r6, r3
 800859c:	6126      	str	r6, [r4, #16]
 800859e:	e7c7      	b.n	8008530 <_scanf_chars+0x54>

080085a0 <_scanf_i>:
 80085a0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80085a4:	460c      	mov	r4, r1
 80085a6:	469a      	mov	sl, r3
 80085a8:	4b74      	ldr	r3, [pc, #464]	; (800877c <_scanf_i+0x1dc>)
 80085aa:	b087      	sub	sp, #28
 80085ac:	4683      	mov	fp, r0
 80085ae:	4616      	mov	r6, r2
 80085b0:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 80085b4:	ab03      	add	r3, sp, #12
 80085b6:	68a7      	ldr	r7, [r4, #8]
 80085b8:	e883 0007 	stmia.w	r3, {r0, r1, r2}
 80085bc:	4b70      	ldr	r3, [pc, #448]	; (8008780 <_scanf_i+0x1e0>)
 80085be:	69a1      	ldr	r1, [r4, #24]
 80085c0:	4a70      	ldr	r2, [pc, #448]	; (8008784 <_scanf_i+0x1e4>)
 80085c2:	f104 091c 	add.w	r9, r4, #28
 80085c6:	2903      	cmp	r1, #3
 80085c8:	bf08      	it	eq
 80085ca:	461a      	moveq	r2, r3
 80085cc:	1e7b      	subs	r3, r7, #1
 80085ce:	f5b3 7fae 	cmp.w	r3, #348	; 0x15c
 80085d2:	bf84      	itt	hi
 80085d4:	f240 135d 	movwhi	r3, #349	; 0x15d
 80085d8:	60a3      	strhi	r3, [r4, #8]
 80085da:	6823      	ldr	r3, [r4, #0]
 80085dc:	bf88      	it	hi
 80085de:	f46f 75ae 	mvnhi.w	r5, #348	; 0x15c
 80085e2:	f443 6350 	orr.w	r3, r3, #3328	; 0xd00
 80085e6:	6023      	str	r3, [r4, #0]
 80085e8:	bf98      	it	ls
 80085ea:	2700      	movls	r7, #0
 80085ec:	464b      	mov	r3, r9
 80085ee:	f04f 0800 	mov.w	r8, #0
 80085f2:	9200      	str	r2, [sp, #0]
 80085f4:	bf88      	it	hi
 80085f6:	197f      	addhi	r7, r7, r5
 80085f8:	6831      	ldr	r1, [r6, #0]
 80085fa:	9301      	str	r3, [sp, #4]
 80085fc:	ab03      	add	r3, sp, #12
 80085fe:	f853 0028 	ldr.w	r0, [r3, r8, lsl #2]
 8008602:	2202      	movs	r2, #2
 8008604:	7809      	ldrb	r1, [r1, #0]
 8008606:	f000 fa67 	bl	8008ad8 <memchr>
 800860a:	9b01      	ldr	r3, [sp, #4]
 800860c:	b330      	cbz	r0, 800865c <_scanf_i+0xbc>
 800860e:	f1b8 0f01 	cmp.w	r8, #1
 8008612:	d15a      	bne.n	80086ca <_scanf_i+0x12a>
 8008614:	6862      	ldr	r2, [r4, #4]
 8008616:	b92a      	cbnz	r2, 8008624 <_scanf_i+0x84>
 8008618:	2108      	movs	r1, #8
 800861a:	6822      	ldr	r2, [r4, #0]
 800861c:	6061      	str	r1, [r4, #4]
 800861e:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8008622:	6022      	str	r2, [r4, #0]
 8008624:	6822      	ldr	r2, [r4, #0]
 8008626:	f422 62a0 	bic.w	r2, r2, #1280	; 0x500
 800862a:	6022      	str	r2, [r4, #0]
 800862c:	68a2      	ldr	r2, [r4, #8]
 800862e:	1e51      	subs	r1, r2, #1
 8008630:	60a1      	str	r1, [r4, #8]
 8008632:	b19a      	cbz	r2, 800865c <_scanf_i+0xbc>
 8008634:	6832      	ldr	r2, [r6, #0]
 8008636:	1c5d      	adds	r5, r3, #1
 8008638:	1c51      	adds	r1, r2, #1
 800863a:	6031      	str	r1, [r6, #0]
 800863c:	7812      	ldrb	r2, [r2, #0]
 800863e:	701a      	strb	r2, [r3, #0]
 8008640:	6873      	ldr	r3, [r6, #4]
 8008642:	3b01      	subs	r3, #1
 8008644:	2b00      	cmp	r3, #0
 8008646:	6073      	str	r3, [r6, #4]
 8008648:	dc07      	bgt.n	800865a <_scanf_i+0xba>
 800864a:	f8d4 3180 	ldr.w	r3, [r4, #384]	; 0x180
 800864e:	4631      	mov	r1, r6
 8008650:	4658      	mov	r0, fp
 8008652:	4798      	blx	r3
 8008654:	2800      	cmp	r0, #0
 8008656:	f040 8087 	bne.w	8008768 <_scanf_i+0x1c8>
 800865a:	462b      	mov	r3, r5
 800865c:	f108 0801 	add.w	r8, r8, #1
 8008660:	f1b8 0f03 	cmp.w	r8, #3
 8008664:	d1c8      	bne.n	80085f8 <_scanf_i+0x58>
 8008666:	6862      	ldr	r2, [r4, #4]
 8008668:	b90a      	cbnz	r2, 800866e <_scanf_i+0xce>
 800866a:	220a      	movs	r2, #10
 800866c:	6062      	str	r2, [r4, #4]
 800866e:	6862      	ldr	r2, [r4, #4]
 8008670:	4945      	ldr	r1, [pc, #276]	; (8008788 <_scanf_i+0x1e8>)
 8008672:	6960      	ldr	r0, [r4, #20]
 8008674:	1a89      	subs	r1, r1, r2
 8008676:	9301      	str	r3, [sp, #4]
 8008678:	f000 f888 	bl	800878c <__sccl>
 800867c:	9b01      	ldr	r3, [sp, #4]
 800867e:	f04f 0800 	mov.w	r8, #0
 8008682:	461d      	mov	r5, r3
 8008684:	68a3      	ldr	r3, [r4, #8]
 8008686:	6822      	ldr	r2, [r4, #0]
 8008688:	2b00      	cmp	r3, #0
 800868a:	d03b      	beq.n	8008704 <_scanf_i+0x164>
 800868c:	6831      	ldr	r1, [r6, #0]
 800868e:	6960      	ldr	r0, [r4, #20]
 8008690:	f891 c000 	ldrb.w	ip, [r1]
 8008694:	f810 000c 	ldrb.w	r0, [r0, ip]
 8008698:	2800      	cmp	r0, #0
 800869a:	d033      	beq.n	8008704 <_scanf_i+0x164>
 800869c:	f1bc 0f30 	cmp.w	ip, #48	; 0x30
 80086a0:	d121      	bne.n	80086e6 <_scanf_i+0x146>
 80086a2:	0510      	lsls	r0, r2, #20
 80086a4:	d51f      	bpl.n	80086e6 <_scanf_i+0x146>
 80086a6:	f108 0801 	add.w	r8, r8, #1
 80086aa:	b117      	cbz	r7, 80086b2 <_scanf_i+0x112>
 80086ac:	3301      	adds	r3, #1
 80086ae:	3f01      	subs	r7, #1
 80086b0:	60a3      	str	r3, [r4, #8]
 80086b2:	6873      	ldr	r3, [r6, #4]
 80086b4:	3b01      	subs	r3, #1
 80086b6:	2b00      	cmp	r3, #0
 80086b8:	6073      	str	r3, [r6, #4]
 80086ba:	dd1c      	ble.n	80086f6 <_scanf_i+0x156>
 80086bc:	6833      	ldr	r3, [r6, #0]
 80086be:	3301      	adds	r3, #1
 80086c0:	6033      	str	r3, [r6, #0]
 80086c2:	68a3      	ldr	r3, [r4, #8]
 80086c4:	3b01      	subs	r3, #1
 80086c6:	60a3      	str	r3, [r4, #8]
 80086c8:	e7dc      	b.n	8008684 <_scanf_i+0xe4>
 80086ca:	f1b8 0f02 	cmp.w	r8, #2
 80086ce:	d1ad      	bne.n	800862c <_scanf_i+0x8c>
 80086d0:	6822      	ldr	r2, [r4, #0]
 80086d2:	f402 61c0 	and.w	r1, r2, #1536	; 0x600
 80086d6:	f5b1 7f00 	cmp.w	r1, #512	; 0x200
 80086da:	d1bf      	bne.n	800865c <_scanf_i+0xbc>
 80086dc:	2110      	movs	r1, #16
 80086de:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 80086e2:	6061      	str	r1, [r4, #4]
 80086e4:	e7a1      	b.n	800862a <_scanf_i+0x8a>
 80086e6:	f422 6210 	bic.w	r2, r2, #2304	; 0x900
 80086ea:	6022      	str	r2, [r4, #0]
 80086ec:	780b      	ldrb	r3, [r1, #0]
 80086ee:	3501      	adds	r5, #1
 80086f0:	f805 3c01 	strb.w	r3, [r5, #-1]
 80086f4:	e7dd      	b.n	80086b2 <_scanf_i+0x112>
 80086f6:	f8d4 3180 	ldr.w	r3, [r4, #384]	; 0x180
 80086fa:	4631      	mov	r1, r6
 80086fc:	4658      	mov	r0, fp
 80086fe:	4798      	blx	r3
 8008700:	2800      	cmp	r0, #0
 8008702:	d0de      	beq.n	80086c2 <_scanf_i+0x122>
 8008704:	6823      	ldr	r3, [r4, #0]
 8008706:	05d9      	lsls	r1, r3, #23
 8008708:	d50c      	bpl.n	8008724 <_scanf_i+0x184>
 800870a:	454d      	cmp	r5, r9
 800870c:	d908      	bls.n	8008720 <_scanf_i+0x180>
 800870e:	f815 1c01 	ldrb.w	r1, [r5, #-1]
 8008712:	1e6f      	subs	r7, r5, #1
 8008714:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 8008718:	4632      	mov	r2, r6
 800871a:	4658      	mov	r0, fp
 800871c:	4798      	blx	r3
 800871e:	463d      	mov	r5, r7
 8008720:	454d      	cmp	r5, r9
 8008722:	d029      	beq.n	8008778 <_scanf_i+0x1d8>
 8008724:	6822      	ldr	r2, [r4, #0]
 8008726:	f012 0210 	ands.w	r2, r2, #16
 800872a:	d113      	bne.n	8008754 <_scanf_i+0x1b4>
 800872c:	702a      	strb	r2, [r5, #0]
 800872e:	6863      	ldr	r3, [r4, #4]
 8008730:	4649      	mov	r1, r9
 8008732:	4658      	mov	r0, fp
 8008734:	9e00      	ldr	r6, [sp, #0]
 8008736:	47b0      	blx	r6
 8008738:	f8da 3000 	ldr.w	r3, [sl]
 800873c:	6821      	ldr	r1, [r4, #0]
 800873e:	1d1a      	adds	r2, r3, #4
 8008740:	f8ca 2000 	str.w	r2, [sl]
 8008744:	f011 0f20 	tst.w	r1, #32
 8008748:	681b      	ldr	r3, [r3, #0]
 800874a:	d010      	beq.n	800876e <_scanf_i+0x1ce>
 800874c:	6018      	str	r0, [r3, #0]
 800874e:	68e3      	ldr	r3, [r4, #12]
 8008750:	3301      	adds	r3, #1
 8008752:	60e3      	str	r3, [r4, #12]
 8008754:	2000      	movs	r0, #0
 8008756:	eba5 0509 	sub.w	r5, r5, r9
 800875a:	44a8      	add	r8, r5
 800875c:	6925      	ldr	r5, [r4, #16]
 800875e:	4445      	add	r5, r8
 8008760:	6125      	str	r5, [r4, #16]
 8008762:	b007      	add	sp, #28
 8008764:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008768:	f04f 0800 	mov.w	r8, #0
 800876c:	e7ca      	b.n	8008704 <_scanf_i+0x164>
 800876e:	07ca      	lsls	r2, r1, #31
 8008770:	bf4c      	ite	mi
 8008772:	8018      	strhmi	r0, [r3, #0]
 8008774:	6018      	strpl	r0, [r3, #0]
 8008776:	e7ea      	b.n	800874e <_scanf_i+0x1ae>
 8008778:	2001      	movs	r0, #1
 800877a:	e7f2      	b.n	8008762 <_scanf_i+0x1c2>
 800877c:	08008f88 	.word	0x08008f88
 8008780:	080088e5 	.word	0x080088e5
 8008784:	080089fd 	.word	0x080089fd
 8008788:	08009880 	.word	0x08009880

0800878c <__sccl>:
 800878c:	b570      	push	{r4, r5, r6, lr}
 800878e:	780b      	ldrb	r3, [r1, #0]
 8008790:	1e44      	subs	r4, r0, #1
 8008792:	2b5e      	cmp	r3, #94	; 0x5e
 8008794:	bf13      	iteet	ne
 8008796:	1c4a      	addne	r2, r1, #1
 8008798:	1c8a      	addeq	r2, r1, #2
 800879a:	784b      	ldrbeq	r3, [r1, #1]
 800879c:	2100      	movne	r1, #0
 800879e:	bf08      	it	eq
 80087a0:	2101      	moveq	r1, #1
 80087a2:	f100 05ff 	add.w	r5, r0, #255	; 0xff
 80087a6:	f804 1f01 	strb.w	r1, [r4, #1]!
 80087aa:	42ac      	cmp	r4, r5
 80087ac:	d1fb      	bne.n	80087a6 <__sccl+0x1a>
 80087ae:	b913      	cbnz	r3, 80087b6 <__sccl+0x2a>
 80087b0:	3a01      	subs	r2, #1
 80087b2:	4610      	mov	r0, r2
 80087b4:	bd70      	pop	{r4, r5, r6, pc}
 80087b6:	f081 0401 	eor.w	r4, r1, #1
 80087ba:	54c4      	strb	r4, [r0, r3]
 80087bc:	1c51      	adds	r1, r2, #1
 80087be:	f811 5c01 	ldrb.w	r5, [r1, #-1]
 80087c2:	1e4e      	subs	r6, r1, #1
 80087c4:	2d2d      	cmp	r5, #45	; 0x2d
 80087c6:	460a      	mov	r2, r1
 80087c8:	d006      	beq.n	80087d8 <__sccl+0x4c>
 80087ca:	2d5d      	cmp	r5, #93	; 0x5d
 80087cc:	d0f1      	beq.n	80087b2 <__sccl+0x26>
 80087ce:	b90d      	cbnz	r5, 80087d4 <__sccl+0x48>
 80087d0:	4632      	mov	r2, r6
 80087d2:	e7ee      	b.n	80087b2 <__sccl+0x26>
 80087d4:	462b      	mov	r3, r5
 80087d6:	e7f0      	b.n	80087ba <__sccl+0x2e>
 80087d8:	780e      	ldrb	r6, [r1, #0]
 80087da:	2e5d      	cmp	r6, #93	; 0x5d
 80087dc:	d0fa      	beq.n	80087d4 <__sccl+0x48>
 80087de:	42b3      	cmp	r3, r6
 80087e0:	dcf8      	bgt.n	80087d4 <__sccl+0x48>
 80087e2:	3301      	adds	r3, #1
 80087e4:	429e      	cmp	r6, r3
 80087e6:	54c4      	strb	r4, [r0, r3]
 80087e8:	dcfb      	bgt.n	80087e2 <__sccl+0x56>
 80087ea:	3102      	adds	r1, #2
 80087ec:	e7e7      	b.n	80087be <__sccl+0x32>

080087ee <_strtol_l.isra.0>:
 80087ee:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80087f2:	4680      	mov	r8, r0
 80087f4:	4689      	mov	r9, r1
 80087f6:	4692      	mov	sl, r2
 80087f8:	461e      	mov	r6, r3
 80087fa:	460f      	mov	r7, r1
 80087fc:	463d      	mov	r5, r7
 80087fe:	9808      	ldr	r0, [sp, #32]
 8008800:	f815 4b01 	ldrb.w	r4, [r5], #1
 8008804:	f000 f944 	bl	8008a90 <__locale_ctype_ptr_l>
 8008808:	4420      	add	r0, r4
 800880a:	7843      	ldrb	r3, [r0, #1]
 800880c:	f013 0308 	ands.w	r3, r3, #8
 8008810:	d132      	bne.n	8008878 <_strtol_l.isra.0+0x8a>
 8008812:	2c2d      	cmp	r4, #45	; 0x2d
 8008814:	d132      	bne.n	800887c <_strtol_l.isra.0+0x8e>
 8008816:	2201      	movs	r2, #1
 8008818:	787c      	ldrb	r4, [r7, #1]
 800881a:	1cbd      	adds	r5, r7, #2
 800881c:	2e00      	cmp	r6, #0
 800881e:	d05d      	beq.n	80088dc <_strtol_l.isra.0+0xee>
 8008820:	2e10      	cmp	r6, #16
 8008822:	d109      	bne.n	8008838 <_strtol_l.isra.0+0x4a>
 8008824:	2c30      	cmp	r4, #48	; 0x30
 8008826:	d107      	bne.n	8008838 <_strtol_l.isra.0+0x4a>
 8008828:	782b      	ldrb	r3, [r5, #0]
 800882a:	f003 03df 	and.w	r3, r3, #223	; 0xdf
 800882e:	2b58      	cmp	r3, #88	; 0x58
 8008830:	d14f      	bne.n	80088d2 <_strtol_l.isra.0+0xe4>
 8008832:	2610      	movs	r6, #16
 8008834:	786c      	ldrb	r4, [r5, #1]
 8008836:	3502      	adds	r5, #2
 8008838:	2a00      	cmp	r2, #0
 800883a:	bf14      	ite	ne
 800883c:	f04f 4100 	movne.w	r1, #2147483648	; 0x80000000
 8008840:	f06f 4100 	mvneq.w	r1, #2147483648	; 0x80000000
 8008844:	2700      	movs	r7, #0
 8008846:	fbb1 fcf6 	udiv	ip, r1, r6
 800884a:	4638      	mov	r0, r7
 800884c:	fb06 1e1c 	mls	lr, r6, ip, r1
 8008850:	f1a4 0330 	sub.w	r3, r4, #48	; 0x30
 8008854:	2b09      	cmp	r3, #9
 8008856:	d817      	bhi.n	8008888 <_strtol_l.isra.0+0x9a>
 8008858:	461c      	mov	r4, r3
 800885a:	42a6      	cmp	r6, r4
 800885c:	dd23      	ble.n	80088a6 <_strtol_l.isra.0+0xb8>
 800885e:	1c7b      	adds	r3, r7, #1
 8008860:	d007      	beq.n	8008872 <_strtol_l.isra.0+0x84>
 8008862:	4584      	cmp	ip, r0
 8008864:	d31c      	bcc.n	80088a0 <_strtol_l.isra.0+0xb2>
 8008866:	d101      	bne.n	800886c <_strtol_l.isra.0+0x7e>
 8008868:	45a6      	cmp	lr, r4
 800886a:	db19      	blt.n	80088a0 <_strtol_l.isra.0+0xb2>
 800886c:	2701      	movs	r7, #1
 800886e:	fb00 4006 	mla	r0, r0, r6, r4
 8008872:	f815 4b01 	ldrb.w	r4, [r5], #1
 8008876:	e7eb      	b.n	8008850 <_strtol_l.isra.0+0x62>
 8008878:	462f      	mov	r7, r5
 800887a:	e7bf      	b.n	80087fc <_strtol_l.isra.0+0xe>
 800887c:	2c2b      	cmp	r4, #43	; 0x2b
 800887e:	bf04      	itt	eq
 8008880:	1cbd      	addeq	r5, r7, #2
 8008882:	787c      	ldrbeq	r4, [r7, #1]
 8008884:	461a      	mov	r2, r3
 8008886:	e7c9      	b.n	800881c <_strtol_l.isra.0+0x2e>
 8008888:	f1a4 0341 	sub.w	r3, r4, #65	; 0x41
 800888c:	2b19      	cmp	r3, #25
 800888e:	d801      	bhi.n	8008894 <_strtol_l.isra.0+0xa6>
 8008890:	3c37      	subs	r4, #55	; 0x37
 8008892:	e7e2      	b.n	800885a <_strtol_l.isra.0+0x6c>
 8008894:	f1a4 0361 	sub.w	r3, r4, #97	; 0x61
 8008898:	2b19      	cmp	r3, #25
 800889a:	d804      	bhi.n	80088a6 <_strtol_l.isra.0+0xb8>
 800889c:	3c57      	subs	r4, #87	; 0x57
 800889e:	e7dc      	b.n	800885a <_strtol_l.isra.0+0x6c>
 80088a0:	f04f 37ff 	mov.w	r7, #4294967295
 80088a4:	e7e5      	b.n	8008872 <_strtol_l.isra.0+0x84>
 80088a6:	1c7b      	adds	r3, r7, #1
 80088a8:	d108      	bne.n	80088bc <_strtol_l.isra.0+0xce>
 80088aa:	2322      	movs	r3, #34	; 0x22
 80088ac:	4608      	mov	r0, r1
 80088ae:	f8c8 3000 	str.w	r3, [r8]
 80088b2:	f1ba 0f00 	cmp.w	sl, #0
 80088b6:	d107      	bne.n	80088c8 <_strtol_l.isra.0+0xda>
 80088b8:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80088bc:	b102      	cbz	r2, 80088c0 <_strtol_l.isra.0+0xd2>
 80088be:	4240      	negs	r0, r0
 80088c0:	f1ba 0f00 	cmp.w	sl, #0
 80088c4:	d0f8      	beq.n	80088b8 <_strtol_l.isra.0+0xca>
 80088c6:	b10f      	cbz	r7, 80088cc <_strtol_l.isra.0+0xde>
 80088c8:	f105 39ff 	add.w	r9, r5, #4294967295
 80088cc:	f8ca 9000 	str.w	r9, [sl]
 80088d0:	e7f2      	b.n	80088b8 <_strtol_l.isra.0+0xca>
 80088d2:	2430      	movs	r4, #48	; 0x30
 80088d4:	2e00      	cmp	r6, #0
 80088d6:	d1af      	bne.n	8008838 <_strtol_l.isra.0+0x4a>
 80088d8:	2608      	movs	r6, #8
 80088da:	e7ad      	b.n	8008838 <_strtol_l.isra.0+0x4a>
 80088dc:	2c30      	cmp	r4, #48	; 0x30
 80088de:	d0a3      	beq.n	8008828 <_strtol_l.isra.0+0x3a>
 80088e0:	260a      	movs	r6, #10
 80088e2:	e7a9      	b.n	8008838 <_strtol_l.isra.0+0x4a>

080088e4 <_strtol_r>:
 80088e4:	b537      	push	{r0, r1, r2, r4, r5, lr}
 80088e6:	4c06      	ldr	r4, [pc, #24]	; (8008900 <_strtol_r+0x1c>)
 80088e8:	4d06      	ldr	r5, [pc, #24]	; (8008904 <_strtol_r+0x20>)
 80088ea:	6824      	ldr	r4, [r4, #0]
 80088ec:	6a24      	ldr	r4, [r4, #32]
 80088ee:	2c00      	cmp	r4, #0
 80088f0:	bf08      	it	eq
 80088f2:	462c      	moveq	r4, r5
 80088f4:	9400      	str	r4, [sp, #0]
 80088f6:	f7ff ff7a 	bl	80087ee <_strtol_l.isra.0>
 80088fa:	b003      	add	sp, #12
 80088fc:	bd30      	pop	{r4, r5, pc}
 80088fe:	bf00      	nop
 8008900:	2000002c 	.word	0x2000002c
 8008904:	20000090 	.word	0x20000090

08008908 <_strtoul_l.isra.0>:
 8008908:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800890c:	4680      	mov	r8, r0
 800890e:	4689      	mov	r9, r1
 8008910:	4692      	mov	sl, r2
 8008912:	461e      	mov	r6, r3
 8008914:	460f      	mov	r7, r1
 8008916:	463d      	mov	r5, r7
 8008918:	9808      	ldr	r0, [sp, #32]
 800891a:	f815 4b01 	ldrb.w	r4, [r5], #1
 800891e:	f000 f8b7 	bl	8008a90 <__locale_ctype_ptr_l>
 8008922:	4420      	add	r0, r4
 8008924:	7843      	ldrb	r3, [r0, #1]
 8008926:	f013 0308 	ands.w	r3, r3, #8
 800892a:	d130      	bne.n	800898e <_strtoul_l.isra.0+0x86>
 800892c:	2c2d      	cmp	r4, #45	; 0x2d
 800892e:	d130      	bne.n	8008992 <_strtoul_l.isra.0+0x8a>
 8008930:	2101      	movs	r1, #1
 8008932:	787c      	ldrb	r4, [r7, #1]
 8008934:	1cbd      	adds	r5, r7, #2
 8008936:	2e00      	cmp	r6, #0
 8008938:	d05c      	beq.n	80089f4 <_strtoul_l.isra.0+0xec>
 800893a:	2e10      	cmp	r6, #16
 800893c:	d109      	bne.n	8008952 <_strtoul_l.isra.0+0x4a>
 800893e:	2c30      	cmp	r4, #48	; 0x30
 8008940:	d107      	bne.n	8008952 <_strtoul_l.isra.0+0x4a>
 8008942:	782b      	ldrb	r3, [r5, #0]
 8008944:	f003 03df 	and.w	r3, r3, #223	; 0xdf
 8008948:	2b58      	cmp	r3, #88	; 0x58
 800894a:	d14e      	bne.n	80089ea <_strtoul_l.isra.0+0xe2>
 800894c:	2610      	movs	r6, #16
 800894e:	786c      	ldrb	r4, [r5, #1]
 8008950:	3502      	adds	r5, #2
 8008952:	f04f 32ff 	mov.w	r2, #4294967295
 8008956:	fbb2 f2f6 	udiv	r2, r2, r6
 800895a:	2300      	movs	r3, #0
 800895c:	fb06 fc02 	mul.w	ip, r6, r2
 8008960:	4618      	mov	r0, r3
 8008962:	ea6f 0c0c 	mvn.w	ip, ip
 8008966:	f1a4 0730 	sub.w	r7, r4, #48	; 0x30
 800896a:	2f09      	cmp	r7, #9
 800896c:	d817      	bhi.n	800899e <_strtoul_l.isra.0+0x96>
 800896e:	463c      	mov	r4, r7
 8008970:	42a6      	cmp	r6, r4
 8008972:	dd23      	ble.n	80089bc <_strtoul_l.isra.0+0xb4>
 8008974:	2b00      	cmp	r3, #0
 8008976:	db1e      	blt.n	80089b6 <_strtoul_l.isra.0+0xae>
 8008978:	4282      	cmp	r2, r0
 800897a:	d31c      	bcc.n	80089b6 <_strtoul_l.isra.0+0xae>
 800897c:	d101      	bne.n	8008982 <_strtoul_l.isra.0+0x7a>
 800897e:	45a4      	cmp	ip, r4
 8008980:	db19      	blt.n	80089b6 <_strtoul_l.isra.0+0xae>
 8008982:	2301      	movs	r3, #1
 8008984:	fb00 4006 	mla	r0, r0, r6, r4
 8008988:	f815 4b01 	ldrb.w	r4, [r5], #1
 800898c:	e7eb      	b.n	8008966 <_strtoul_l.isra.0+0x5e>
 800898e:	462f      	mov	r7, r5
 8008990:	e7c1      	b.n	8008916 <_strtoul_l.isra.0+0xe>
 8008992:	2c2b      	cmp	r4, #43	; 0x2b
 8008994:	bf04      	itt	eq
 8008996:	1cbd      	addeq	r5, r7, #2
 8008998:	787c      	ldrbeq	r4, [r7, #1]
 800899a:	4619      	mov	r1, r3
 800899c:	e7cb      	b.n	8008936 <_strtoul_l.isra.0+0x2e>
 800899e:	f1a4 0741 	sub.w	r7, r4, #65	; 0x41
 80089a2:	2f19      	cmp	r7, #25
 80089a4:	d801      	bhi.n	80089aa <_strtoul_l.isra.0+0xa2>
 80089a6:	3c37      	subs	r4, #55	; 0x37
 80089a8:	e7e2      	b.n	8008970 <_strtoul_l.isra.0+0x68>
 80089aa:	f1a4 0761 	sub.w	r7, r4, #97	; 0x61
 80089ae:	2f19      	cmp	r7, #25
 80089b0:	d804      	bhi.n	80089bc <_strtoul_l.isra.0+0xb4>
 80089b2:	3c57      	subs	r4, #87	; 0x57
 80089b4:	e7dc      	b.n	8008970 <_strtoul_l.isra.0+0x68>
 80089b6:	f04f 33ff 	mov.w	r3, #4294967295
 80089ba:	e7e5      	b.n	8008988 <_strtoul_l.isra.0+0x80>
 80089bc:	2b00      	cmp	r3, #0
 80089be:	da09      	bge.n	80089d4 <_strtoul_l.isra.0+0xcc>
 80089c0:	2322      	movs	r3, #34	; 0x22
 80089c2:	f04f 30ff 	mov.w	r0, #4294967295
 80089c6:	f8c8 3000 	str.w	r3, [r8]
 80089ca:	f1ba 0f00 	cmp.w	sl, #0
 80089ce:	d107      	bne.n	80089e0 <_strtoul_l.isra.0+0xd8>
 80089d0:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80089d4:	b101      	cbz	r1, 80089d8 <_strtoul_l.isra.0+0xd0>
 80089d6:	4240      	negs	r0, r0
 80089d8:	f1ba 0f00 	cmp.w	sl, #0
 80089dc:	d0f8      	beq.n	80089d0 <_strtoul_l.isra.0+0xc8>
 80089de:	b10b      	cbz	r3, 80089e4 <_strtoul_l.isra.0+0xdc>
 80089e0:	f105 39ff 	add.w	r9, r5, #4294967295
 80089e4:	f8ca 9000 	str.w	r9, [sl]
 80089e8:	e7f2      	b.n	80089d0 <_strtoul_l.isra.0+0xc8>
 80089ea:	2430      	movs	r4, #48	; 0x30
 80089ec:	2e00      	cmp	r6, #0
 80089ee:	d1b0      	bne.n	8008952 <_strtoul_l.isra.0+0x4a>
 80089f0:	2608      	movs	r6, #8
 80089f2:	e7ae      	b.n	8008952 <_strtoul_l.isra.0+0x4a>
 80089f4:	2c30      	cmp	r4, #48	; 0x30
 80089f6:	d0a4      	beq.n	8008942 <_strtoul_l.isra.0+0x3a>
 80089f8:	260a      	movs	r6, #10
 80089fa:	e7aa      	b.n	8008952 <_strtoul_l.isra.0+0x4a>

080089fc <_strtoul_r>:
 80089fc:	b537      	push	{r0, r1, r2, r4, r5, lr}
 80089fe:	4c06      	ldr	r4, [pc, #24]	; (8008a18 <_strtoul_r+0x1c>)
 8008a00:	4d06      	ldr	r5, [pc, #24]	; (8008a1c <_strtoul_r+0x20>)
 8008a02:	6824      	ldr	r4, [r4, #0]
 8008a04:	6a24      	ldr	r4, [r4, #32]
 8008a06:	2c00      	cmp	r4, #0
 8008a08:	bf08      	it	eq
 8008a0a:	462c      	moveq	r4, r5
 8008a0c:	9400      	str	r4, [sp, #0]
 8008a0e:	f7ff ff7b 	bl	8008908 <_strtoul_l.isra.0>
 8008a12:	b003      	add	sp, #12
 8008a14:	bd30      	pop	{r4, r5, pc}
 8008a16:	bf00      	nop
 8008a18:	2000002c 	.word	0x2000002c
 8008a1c:	20000090 	.word	0x20000090

08008a20 <__submore>:
 8008a20:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8008a24:	460c      	mov	r4, r1
 8008a26:	6b49      	ldr	r1, [r1, #52]	; 0x34
 8008a28:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8008a2c:	4299      	cmp	r1, r3
 8008a2e:	d11b      	bne.n	8008a68 <__submore+0x48>
 8008a30:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8008a34:	f000 f8b6 	bl	8008ba4 <_malloc_r>
 8008a38:	b918      	cbnz	r0, 8008a42 <__submore+0x22>
 8008a3a:	f04f 30ff 	mov.w	r0, #4294967295
 8008a3e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8008a42:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8008a46:	63a3      	str	r3, [r4, #56]	; 0x38
 8008a48:	f894 3046 	ldrb.w	r3, [r4, #70]	; 0x46
 8008a4c:	6360      	str	r0, [r4, #52]	; 0x34
 8008a4e:	f880 33ff 	strb.w	r3, [r0, #1023]	; 0x3ff
 8008a52:	f894 3045 	ldrb.w	r3, [r4, #69]	; 0x45
 8008a56:	f200 30fd 	addw	r0, r0, #1021	; 0x3fd
 8008a5a:	7043      	strb	r3, [r0, #1]
 8008a5c:	f894 3044 	ldrb.w	r3, [r4, #68]	; 0x44
 8008a60:	7003      	strb	r3, [r0, #0]
 8008a62:	6020      	str	r0, [r4, #0]
 8008a64:	2000      	movs	r0, #0
 8008a66:	e7ea      	b.n	8008a3e <__submore+0x1e>
 8008a68:	6ba6      	ldr	r6, [r4, #56]	; 0x38
 8008a6a:	0077      	lsls	r7, r6, #1
 8008a6c:	463a      	mov	r2, r7
 8008a6e:	f000 f8f3 	bl	8008c58 <_realloc_r>
 8008a72:	4605      	mov	r5, r0
 8008a74:	2800      	cmp	r0, #0
 8008a76:	d0e0      	beq.n	8008a3a <__submore+0x1a>
 8008a78:	eb00 0806 	add.w	r8, r0, r6
 8008a7c:	4601      	mov	r1, r0
 8008a7e:	4632      	mov	r2, r6
 8008a80:	4640      	mov	r0, r8
 8008a82:	f000 f837 	bl	8008af4 <memcpy>
 8008a86:	f8c4 8000 	str.w	r8, [r4]
 8008a8a:	e9c4 570d 	strd	r5, r7, [r4, #52]	; 0x34
 8008a8e:	e7e9      	b.n	8008a64 <__submore+0x44>

08008a90 <__locale_ctype_ptr_l>:
 8008a90:	f8d0 00ec 	ldr.w	r0, [r0, #236]	; 0xec
 8008a94:	4770      	bx	lr
	...

08008a98 <__locale_ctype_ptr>:
 8008a98:	4b04      	ldr	r3, [pc, #16]	; (8008aac <__locale_ctype_ptr+0x14>)
 8008a9a:	4a05      	ldr	r2, [pc, #20]	; (8008ab0 <__locale_ctype_ptr+0x18>)
 8008a9c:	681b      	ldr	r3, [r3, #0]
 8008a9e:	6a1b      	ldr	r3, [r3, #32]
 8008aa0:	2b00      	cmp	r3, #0
 8008aa2:	bf08      	it	eq
 8008aa4:	4613      	moveq	r3, r2
 8008aa6:	f8d3 00ec 	ldr.w	r0, [r3, #236]	; 0xec
 8008aaa:	4770      	bx	lr
 8008aac:	2000002c 	.word	0x2000002c
 8008ab0:	20000090 	.word	0x20000090

08008ab4 <__ascii_mbtowc>:
 8008ab4:	b082      	sub	sp, #8
 8008ab6:	b901      	cbnz	r1, 8008aba <__ascii_mbtowc+0x6>
 8008ab8:	a901      	add	r1, sp, #4
 8008aba:	b142      	cbz	r2, 8008ace <__ascii_mbtowc+0x1a>
 8008abc:	b14b      	cbz	r3, 8008ad2 <__ascii_mbtowc+0x1e>
 8008abe:	7813      	ldrb	r3, [r2, #0]
 8008ac0:	600b      	str	r3, [r1, #0]
 8008ac2:	7812      	ldrb	r2, [r2, #0]
 8008ac4:	1c10      	adds	r0, r2, #0
 8008ac6:	bf18      	it	ne
 8008ac8:	2001      	movne	r0, #1
 8008aca:	b002      	add	sp, #8
 8008acc:	4770      	bx	lr
 8008ace:	4610      	mov	r0, r2
 8008ad0:	e7fb      	b.n	8008aca <__ascii_mbtowc+0x16>
 8008ad2:	f06f 0001 	mvn.w	r0, #1
 8008ad6:	e7f8      	b.n	8008aca <__ascii_mbtowc+0x16>

08008ad8 <memchr>:
 8008ad8:	b510      	push	{r4, lr}
 8008ada:	b2c9      	uxtb	r1, r1
 8008adc:	4402      	add	r2, r0
 8008ade:	4290      	cmp	r0, r2
 8008ae0:	4603      	mov	r3, r0
 8008ae2:	d101      	bne.n	8008ae8 <memchr+0x10>
 8008ae4:	2300      	movs	r3, #0
 8008ae6:	e003      	b.n	8008af0 <memchr+0x18>
 8008ae8:	781c      	ldrb	r4, [r3, #0]
 8008aea:	3001      	adds	r0, #1
 8008aec:	428c      	cmp	r4, r1
 8008aee:	d1f6      	bne.n	8008ade <memchr+0x6>
 8008af0:	4618      	mov	r0, r3
 8008af2:	bd10      	pop	{r4, pc}

08008af4 <memcpy>:
 8008af4:	b510      	push	{r4, lr}
 8008af6:	1e43      	subs	r3, r0, #1
 8008af8:	440a      	add	r2, r1
 8008afa:	4291      	cmp	r1, r2
 8008afc:	d100      	bne.n	8008b00 <memcpy+0xc>
 8008afe:	bd10      	pop	{r4, pc}
 8008b00:	f811 4b01 	ldrb.w	r4, [r1], #1
 8008b04:	f803 4f01 	strb.w	r4, [r3, #1]!
 8008b08:	e7f7      	b.n	8008afa <memcpy+0x6>
	...

08008b0c <_free_r>:
 8008b0c:	b538      	push	{r3, r4, r5, lr}
 8008b0e:	4605      	mov	r5, r0
 8008b10:	2900      	cmp	r1, #0
 8008b12:	d043      	beq.n	8008b9c <_free_r+0x90>
 8008b14:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8008b18:	1f0c      	subs	r4, r1, #4
 8008b1a:	2b00      	cmp	r3, #0
 8008b1c:	bfb8      	it	lt
 8008b1e:	18e4      	addlt	r4, r4, r3
 8008b20:	f000 f8dd 	bl	8008cde <__malloc_lock>
 8008b24:	4a1e      	ldr	r2, [pc, #120]	; (8008ba0 <_free_r+0x94>)
 8008b26:	6813      	ldr	r3, [r2, #0]
 8008b28:	4610      	mov	r0, r2
 8008b2a:	b933      	cbnz	r3, 8008b3a <_free_r+0x2e>
 8008b2c:	6063      	str	r3, [r4, #4]
 8008b2e:	6014      	str	r4, [r2, #0]
 8008b30:	4628      	mov	r0, r5
 8008b32:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8008b36:	f000 b8d3 	b.w	8008ce0 <__malloc_unlock>
 8008b3a:	42a3      	cmp	r3, r4
 8008b3c:	d90b      	bls.n	8008b56 <_free_r+0x4a>
 8008b3e:	6821      	ldr	r1, [r4, #0]
 8008b40:	1862      	adds	r2, r4, r1
 8008b42:	4293      	cmp	r3, r2
 8008b44:	bf01      	itttt	eq
 8008b46:	681a      	ldreq	r2, [r3, #0]
 8008b48:	685b      	ldreq	r3, [r3, #4]
 8008b4a:	1852      	addeq	r2, r2, r1
 8008b4c:	6022      	streq	r2, [r4, #0]
 8008b4e:	6063      	str	r3, [r4, #4]
 8008b50:	6004      	str	r4, [r0, #0]
 8008b52:	e7ed      	b.n	8008b30 <_free_r+0x24>
 8008b54:	4613      	mov	r3, r2
 8008b56:	685a      	ldr	r2, [r3, #4]
 8008b58:	b10a      	cbz	r2, 8008b5e <_free_r+0x52>
 8008b5a:	42a2      	cmp	r2, r4
 8008b5c:	d9fa      	bls.n	8008b54 <_free_r+0x48>
 8008b5e:	6819      	ldr	r1, [r3, #0]
 8008b60:	1858      	adds	r0, r3, r1
 8008b62:	42a0      	cmp	r0, r4
 8008b64:	d10b      	bne.n	8008b7e <_free_r+0x72>
 8008b66:	6820      	ldr	r0, [r4, #0]
 8008b68:	4401      	add	r1, r0
 8008b6a:	1858      	adds	r0, r3, r1
 8008b6c:	4282      	cmp	r2, r0
 8008b6e:	6019      	str	r1, [r3, #0]
 8008b70:	d1de      	bne.n	8008b30 <_free_r+0x24>
 8008b72:	6810      	ldr	r0, [r2, #0]
 8008b74:	6852      	ldr	r2, [r2, #4]
 8008b76:	4401      	add	r1, r0
 8008b78:	6019      	str	r1, [r3, #0]
 8008b7a:	605a      	str	r2, [r3, #4]
 8008b7c:	e7d8      	b.n	8008b30 <_free_r+0x24>
 8008b7e:	d902      	bls.n	8008b86 <_free_r+0x7a>
 8008b80:	230c      	movs	r3, #12
 8008b82:	602b      	str	r3, [r5, #0]
 8008b84:	e7d4      	b.n	8008b30 <_free_r+0x24>
 8008b86:	6820      	ldr	r0, [r4, #0]
 8008b88:	1821      	adds	r1, r4, r0
 8008b8a:	428a      	cmp	r2, r1
 8008b8c:	bf01      	itttt	eq
 8008b8e:	6811      	ldreq	r1, [r2, #0]
 8008b90:	6852      	ldreq	r2, [r2, #4]
 8008b92:	1809      	addeq	r1, r1, r0
 8008b94:	6021      	streq	r1, [r4, #0]
 8008b96:	6062      	str	r2, [r4, #4]
 8008b98:	605c      	str	r4, [r3, #4]
 8008b9a:	e7c9      	b.n	8008b30 <_free_r+0x24>
 8008b9c:	bd38      	pop	{r3, r4, r5, pc}
 8008b9e:	bf00      	nop
 8008ba0:	20000258 	.word	0x20000258

08008ba4 <_malloc_r>:
 8008ba4:	b570      	push	{r4, r5, r6, lr}
 8008ba6:	1ccd      	adds	r5, r1, #3
 8008ba8:	f025 0503 	bic.w	r5, r5, #3
 8008bac:	3508      	adds	r5, #8
 8008bae:	2d0c      	cmp	r5, #12
 8008bb0:	bf38      	it	cc
 8008bb2:	250c      	movcc	r5, #12
 8008bb4:	2d00      	cmp	r5, #0
 8008bb6:	4606      	mov	r6, r0
 8008bb8:	db01      	blt.n	8008bbe <_malloc_r+0x1a>
 8008bba:	42a9      	cmp	r1, r5
 8008bbc:	d903      	bls.n	8008bc6 <_malloc_r+0x22>
 8008bbe:	230c      	movs	r3, #12
 8008bc0:	6033      	str	r3, [r6, #0]
 8008bc2:	2000      	movs	r0, #0
 8008bc4:	bd70      	pop	{r4, r5, r6, pc}
 8008bc6:	f000 f88a 	bl	8008cde <__malloc_lock>
 8008bca:	4a21      	ldr	r2, [pc, #132]	; (8008c50 <_malloc_r+0xac>)
 8008bcc:	6814      	ldr	r4, [r2, #0]
 8008bce:	4621      	mov	r1, r4
 8008bd0:	b991      	cbnz	r1, 8008bf8 <_malloc_r+0x54>
 8008bd2:	4c20      	ldr	r4, [pc, #128]	; (8008c54 <_malloc_r+0xb0>)
 8008bd4:	6823      	ldr	r3, [r4, #0]
 8008bd6:	b91b      	cbnz	r3, 8008be0 <_malloc_r+0x3c>
 8008bd8:	4630      	mov	r0, r6
 8008bda:	f000 f863 	bl	8008ca4 <_sbrk_r>
 8008bde:	6020      	str	r0, [r4, #0]
 8008be0:	4629      	mov	r1, r5
 8008be2:	4630      	mov	r0, r6
 8008be4:	f000 f85e 	bl	8008ca4 <_sbrk_r>
 8008be8:	1c43      	adds	r3, r0, #1
 8008bea:	d124      	bne.n	8008c36 <_malloc_r+0x92>
 8008bec:	230c      	movs	r3, #12
 8008bee:	4630      	mov	r0, r6
 8008bf0:	6033      	str	r3, [r6, #0]
 8008bf2:	f000 f875 	bl	8008ce0 <__malloc_unlock>
 8008bf6:	e7e4      	b.n	8008bc2 <_malloc_r+0x1e>
 8008bf8:	680b      	ldr	r3, [r1, #0]
 8008bfa:	1b5b      	subs	r3, r3, r5
 8008bfc:	d418      	bmi.n	8008c30 <_malloc_r+0x8c>
 8008bfe:	2b0b      	cmp	r3, #11
 8008c00:	d90f      	bls.n	8008c22 <_malloc_r+0x7e>
 8008c02:	600b      	str	r3, [r1, #0]
 8008c04:	18cc      	adds	r4, r1, r3
 8008c06:	50cd      	str	r5, [r1, r3]
 8008c08:	4630      	mov	r0, r6
 8008c0a:	f000 f869 	bl	8008ce0 <__malloc_unlock>
 8008c0e:	f104 000b 	add.w	r0, r4, #11
 8008c12:	1d23      	adds	r3, r4, #4
 8008c14:	f020 0007 	bic.w	r0, r0, #7
 8008c18:	1ac3      	subs	r3, r0, r3
 8008c1a:	d0d3      	beq.n	8008bc4 <_malloc_r+0x20>
 8008c1c:	425a      	negs	r2, r3
 8008c1e:	50e2      	str	r2, [r4, r3]
 8008c20:	e7d0      	b.n	8008bc4 <_malloc_r+0x20>
 8008c22:	684b      	ldr	r3, [r1, #4]
 8008c24:	428c      	cmp	r4, r1
 8008c26:	bf16      	itet	ne
 8008c28:	6063      	strne	r3, [r4, #4]
 8008c2a:	6013      	streq	r3, [r2, #0]
 8008c2c:	460c      	movne	r4, r1
 8008c2e:	e7eb      	b.n	8008c08 <_malloc_r+0x64>
 8008c30:	460c      	mov	r4, r1
 8008c32:	6849      	ldr	r1, [r1, #4]
 8008c34:	e7cc      	b.n	8008bd0 <_malloc_r+0x2c>
 8008c36:	1cc4      	adds	r4, r0, #3
 8008c38:	f024 0403 	bic.w	r4, r4, #3
 8008c3c:	42a0      	cmp	r0, r4
 8008c3e:	d005      	beq.n	8008c4c <_malloc_r+0xa8>
 8008c40:	1a21      	subs	r1, r4, r0
 8008c42:	4630      	mov	r0, r6
 8008c44:	f000 f82e 	bl	8008ca4 <_sbrk_r>
 8008c48:	3001      	adds	r0, #1
 8008c4a:	d0cf      	beq.n	8008bec <_malloc_r+0x48>
 8008c4c:	6025      	str	r5, [r4, #0]
 8008c4e:	e7db      	b.n	8008c08 <_malloc_r+0x64>
 8008c50:	20000258 	.word	0x20000258
 8008c54:	2000025c 	.word	0x2000025c

08008c58 <_realloc_r>:
 8008c58:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008c5a:	4607      	mov	r7, r0
 8008c5c:	4614      	mov	r4, r2
 8008c5e:	460e      	mov	r6, r1
 8008c60:	b921      	cbnz	r1, 8008c6c <_realloc_r+0x14>
 8008c62:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
 8008c66:	4611      	mov	r1, r2
 8008c68:	f7ff bf9c 	b.w	8008ba4 <_malloc_r>
 8008c6c:	b922      	cbnz	r2, 8008c78 <_realloc_r+0x20>
 8008c6e:	f7ff ff4d 	bl	8008b0c <_free_r>
 8008c72:	4625      	mov	r5, r4
 8008c74:	4628      	mov	r0, r5
 8008c76:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8008c78:	f000 f833 	bl	8008ce2 <_malloc_usable_size_r>
 8008c7c:	42a0      	cmp	r0, r4
 8008c7e:	d20f      	bcs.n	8008ca0 <_realloc_r+0x48>
 8008c80:	4621      	mov	r1, r4
 8008c82:	4638      	mov	r0, r7
 8008c84:	f7ff ff8e 	bl	8008ba4 <_malloc_r>
 8008c88:	4605      	mov	r5, r0
 8008c8a:	2800      	cmp	r0, #0
 8008c8c:	d0f2      	beq.n	8008c74 <_realloc_r+0x1c>
 8008c8e:	4631      	mov	r1, r6
 8008c90:	4622      	mov	r2, r4
 8008c92:	f7ff ff2f 	bl	8008af4 <memcpy>
 8008c96:	4631      	mov	r1, r6
 8008c98:	4638      	mov	r0, r7
 8008c9a:	f7ff ff37 	bl	8008b0c <_free_r>
 8008c9e:	e7e9      	b.n	8008c74 <_realloc_r+0x1c>
 8008ca0:	4635      	mov	r5, r6
 8008ca2:	e7e7      	b.n	8008c74 <_realloc_r+0x1c>

08008ca4 <_sbrk_r>:
 8008ca4:	b538      	push	{r3, r4, r5, lr}
 8008ca6:	2300      	movs	r3, #0
 8008ca8:	4c05      	ldr	r4, [pc, #20]	; (8008cc0 <_sbrk_r+0x1c>)
 8008caa:	4605      	mov	r5, r0
 8008cac:	4608      	mov	r0, r1
 8008cae:	6023      	str	r3, [r4, #0]
 8008cb0:	f7f8 fc32 	bl	8001518 <_sbrk>
 8008cb4:	1c43      	adds	r3, r0, #1
 8008cb6:	d102      	bne.n	8008cbe <_sbrk_r+0x1a>
 8008cb8:	6823      	ldr	r3, [r4, #0]
 8008cba:	b103      	cbz	r3, 8008cbe <_sbrk_r+0x1a>
 8008cbc:	602b      	str	r3, [r5, #0]
 8008cbe:	bd38      	pop	{r3, r4, r5, pc}
 8008cc0:	20000908 	.word	0x20000908

08008cc4 <__ascii_wctomb>:
 8008cc4:	b149      	cbz	r1, 8008cda <__ascii_wctomb+0x16>
 8008cc6:	2aff      	cmp	r2, #255	; 0xff
 8008cc8:	bf8b      	itete	hi
 8008cca:	238a      	movhi	r3, #138	; 0x8a
 8008ccc:	700a      	strbls	r2, [r1, #0]
 8008cce:	6003      	strhi	r3, [r0, #0]
 8008cd0:	2001      	movls	r0, #1
 8008cd2:	bf88      	it	hi
 8008cd4:	f04f 30ff 	movhi.w	r0, #4294967295
 8008cd8:	4770      	bx	lr
 8008cda:	4608      	mov	r0, r1
 8008cdc:	4770      	bx	lr

08008cde <__malloc_lock>:
 8008cde:	4770      	bx	lr

08008ce0 <__malloc_unlock>:
 8008ce0:	4770      	bx	lr

08008ce2 <_malloc_usable_size_r>:
 8008ce2:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8008ce6:	1f18      	subs	r0, r3, #4
 8008ce8:	2b00      	cmp	r3, #0
 8008cea:	bfbc      	itt	lt
 8008cec:	580b      	ldrlt	r3, [r1, r0]
 8008cee:	18c0      	addlt	r0, r0, r3
 8008cf0:	4770      	bx	lr
	...

08008cf4 <_init>:
 8008cf4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008cf6:	bf00      	nop
 8008cf8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8008cfa:	bc08      	pop	{r3}
 8008cfc:	469e      	mov	lr, r3
 8008cfe:	4770      	bx	lr

08008d00 <_fini>:
 8008d00:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008d02:	bf00      	nop
 8008d04:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8008d06:	bc08      	pop	{r3}
 8008d08:	469e      	mov	lr, r3
 8008d0a:	4770      	bx	lr
