

================================================================
== Vitis HLS Report for 'sao_top_Pipeline_VITIS_LOOP_54_1'
================================================================
* Date:           Sun May  7 10:30:19 2023

* Version:        2021.2 (Build 3367213 on Tue Oct 19 02:47:39 MDT 2021)
* Project:        cabac_top
* Solution:       solution1 (Vitis Kernel Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  6.029 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_54_1  |        ?|        ?|         3|          3|          1|     ?|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|    338|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    -|       -|      -|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       -|    124|    -|
|Register         |        -|    -|     227|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    0|     227|    462|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    0|      ~0|     ~0|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------+----------+----+---+-----+------------+------------+
    |     Variable Name     | Operation| DSP| FF| LUT | Bitwidth P0| Bitwidth P1|
    +-----------------------+----------+----+---+-----+------------+------------+
    |add_ln14_fu_289_p2     |         +|   0|  0|   14|           9|           2|
    |add_ln16_fu_251_p2     |         +|   0|  0|   15|           8|           2|
    |add_ln56_fu_245_p2     |         +|   0|  0|   39|          32|           1|
    |add_ln6_fu_270_p2      |         +|   0|  0|   39|          32|           1|
    |sub_ln229_fu_367_p2    |         -|   0|  0|   39|          32|          32|
    |and_ln57_fu_396_p2     |       and|   0|  0|    2|           1|           1|
    |icmp_ln1076_fu_362_p2  |      icmp|   0|  0|   18|          32|          32|
    |icmp_ln13_fu_239_p2    |      icmp|   0|  0|   11|           8|           1|
    |icmp_ln57_fu_391_p2    |      icmp|   0|  0|   18|          32|           3|
    |retVal_5_fu_302_p2     |      lshr|   0|  0|  100|          32|          32|
    |or_ln1543_fu_350_p2    |        or|   0|  0|    9|           9|           9|
    |ret_3_fu_372_p3        |    select|   0|  0|   32|           1|          32|
    |binVal_fu_385_p2       |       xor|   0|  0|    2|           1|           2|
    +-----------------------+----------+----+---+-----+------------+------------+
    |Total                  |          |   0|  0|  338|         229|         150|
    +-----------------------+----------+----+---+-----+------------+------------+

    * Multiplexer: 
    +--------------------------------------------------+----+-----------+-----+-----------+
    |                       Name                       | LUT| Input Size| Bits| Total Bits|
    +--------------------------------------------------+----+-----------+-----+-----------+
    |aligned_word_fu_90                                |   9|          2|    8|         16|
    |ap_NS_fsm                                         |  20|          4|    1|          4|
    |ap_done_int                                       |   9|          2|    1|          2|
    |ap_phi_reg_pp0_iter0_val_reg_176                  |   9|          2|    1|          2|
    |ap_sig_allocacmp_p_in_load                        |   9|          2|   31|         62|
    |ap_sig_allocacmp_p_load                           |   9|          2|   32|         64|
    |ap_sig_allocacmp_state_bstate_currIdx_6_load      |   9|          2|   32|         64|
    |ap_sig_allocacmp_state_bstate_n_bits_held_6_load  |   9|          2|    8|         16|
    |empty_fu_78                                       |   9|          2|   32|         64|
    |p_in_fu_82                                        |   9|          2|   31|         62|
    |state_bstate_currIdx_6_fu_94                      |   9|          2|   32|         64|
    |state_bstate_n_bits_held_6_fu_86                  |  14|          3|    8|         24|
    +--------------------------------------------------+----+-----------+-----+-----------+
    |Total                                             | 124|         27|  217|        444|
    +--------------------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------+----+----+-----+-----------+
    |               Name               | FF | LUT| Bits| Const Bits|
    +----------------------------------+----+----+-----+-----------+
    |add_ln56_reg_492                  |  32|   0|   32|          0|
    |aligned_word_fu_90                |   8|   0|    8|          0|
    |ap_CS_fsm                         |   3|   0|    3|          0|
    |ap_done_reg                       |   1|   0|    1|          0|
    |ap_phi_reg_pp0_iter0_val_reg_176  |   1|   0|    9|          8|
    |empty_45_reg_473                  |   8|   0|    8|          0|
    |empty_fu_78                       |  32|   0|   32|          0|
    |icmp_ln13_reg_488                 |   1|   0|    1|          0|
    |p_in_fu_82                        |  31|   0|   31|          0|
    |p_in_load_reg_468                 |  31|   0|   31|          0|
    |shl_ln_reg_478                    |   8|   0|    9|          1|
    |state_bstate_currIdx_6_fu_94      |  32|   0|   32|          0|
    |state_bstate_n_bits_held_6_fu_86  |   8|   0|    8|          0|
    |tmp_s_reg_513                     |  23|   0|   23|          0|
    |zext_ln13_reg_483                 |   8|   0|    9|          1|
    +----------------------------------+----+----+-----+-----------+
    |Total                             | 227|   0|  237|         10|
    +----------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------------------------------------+-----+-----+------------+--------------------------------------+--------------+
|                  RTL Ports                  | Dir | Bits|  Protocol  |             Source Object            |    C Type    |
+---------------------------------------------+-----+-----+------------+--------------------------------------+--------------+
|ap_clk                                       |   in|    1|  ap_ctrl_hs|      sao_top_Pipeline_VITIS_LOOP_54_1|  return value|
|ap_rst                                       |   in|    1|  ap_ctrl_hs|      sao_top_Pipeline_VITIS_LOOP_54_1|  return value|
|ap_start                                     |   in|    1|  ap_ctrl_hs|      sao_top_Pipeline_VITIS_LOOP_54_1|  return value|
|ap_done                                      |  out|    1|  ap_ctrl_hs|      sao_top_Pipeline_VITIS_LOOP_54_1|  return value|
|ap_idle                                      |  out|    1|  ap_ctrl_hs|      sao_top_Pipeline_VITIS_LOOP_54_1|  return value|
|ap_ready                                     |  out|    1|  ap_ctrl_hs|      sao_top_Pipeline_VITIS_LOOP_54_1|  return value|
|state_bstate_currIdx_5                       |   in|   32|     ap_none|                state_bstate_currIdx_5|        scalar|
|state_bstate_n_bits_held_5                   |   in|    8|     ap_none|            state_bstate_n_bits_held_5|        scalar|
|state_bstate_held_aligned_word_5             |   in|    8|     ap_none|      state_bstate_held_aligned_word_5|        scalar|
|state_ivlOffset_5                            |   in|   31|     ap_none|                     state_ivlOffset_5|        scalar|
|baeState_0_constprop_load                    |   in|   32|     ap_none|             baeState_0_constprop_load|        scalar|
|bStream_address0                             |  out|    3|   ap_memory|                               bStream|         array|
|bStream_ce0                                  |  out|    1|   ap_memory|                               bStream|         array|
|bStream_q0                                   |   in|    8|   ap_memory|                               bStream|         array|
|p_out                                        |  out|    8|      ap_vld|                                 p_out|       pointer|
|p_out_ap_vld                                 |  out|    1|      ap_vld|                                 p_out|       pointer|
|state_bstate_currIdx_7_out                   |  out|   32|      ap_vld|            state_bstate_currIdx_7_out|       pointer|
|state_bstate_currIdx_7_out_ap_vld            |  out|    1|      ap_vld|            state_bstate_currIdx_7_out|       pointer|
|state_bstate_n_bits_held_7_out               |  out|    8|      ap_vld|        state_bstate_n_bits_held_7_out|       pointer|
|state_bstate_n_bits_held_7_out_ap_vld        |  out|    1|      ap_vld|        state_bstate_n_bits_held_7_out|       pointer|
|state_bstate_held_aligned_word_7_out         |  out|    8|      ap_vld|  state_bstate_held_aligned_word_7_out|       pointer|
|state_bstate_held_aligned_word_7_out_ap_vld  |  out|    1|      ap_vld|  state_bstate_held_aligned_word_7_out|       pointer|
|ret_1_out                                    |  out|   32|      ap_vld|                             ret_1_out|       pointer|
|ret_1_out_ap_vld                             |  out|    1|      ap_vld|                             ret_1_out|       pointer|
+---------------------------------------------+-----+-----+------------+--------------------------------------+--------------+

