Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2015.2 (lin64) Build 1266856 Fri Jun 26 16:35:25 MDT 2015
| Date              : Wed Oct  3 17:32:41 2018
| Host              : te7aegdev08.te.rl.ac.uk running 64-bit CentOS Linux release 7.5.1804 (Core)
| Command           : report_clock_utilization -file c2c_top_wrapper_clock_utilization_routed.rpt
| Design            : c2c_top_wrapper
| Device            : 7vx690t-ffg1930
| Speed File        : -2  PRODUCTION 1.11 2014-09-11
| Temperature Grade : C
--------------------------------------------------------------------------------------------------

Clock Utilization Report

Table of Contents
-----------------
1. Clock Primitive Utilization
2. Details of Global Clocks
3. Details of Regional Clocks
4. Details of Multi-Regional Clocks
5. Details of I/O Clocks
6. Details of Local Clocks
7. List of Nets using CMT BACKBONE routing
8. Clock Regions : Key Resource Utilization
9. Net wise resources used in clock region X1Y0
10. Net wise resources used in clock region X0Y4
11. Net wise resources used in clock region X1Y4
12. Net wise resources used in clock region X0Y5
13. Net wise resources used in clock region X1Y5
14. Net wise resources used in clock region X0Y6
15. Net wise resources used in clock region X1Y6
16. Net wise resources used in clock region X1Y7
17. Net wise resources used in clock region X1Y8

1. Clock Primitive Utilization
------------------------------

+-------+------+-----------+-----------+
| Type  | Used | Available | Num Fixed |
+-------+------+-----------+-----------+
| BUFG  |    7 |        32 |         0 |
| BUFH  |    1 |       240 |         0 |
| BUFIO |    0 |        80 |         0 |
| MMCM  |    4 |        20 |         1 |
| PLL   |    1 |        20 |         1 |
| BUFR  |    0 |        80 |         0 |
| BUFMR |    0 |        40 |         0 |
+-------+------+-----------+-----------+


2. Details of Global Clocks
---------------------------

+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------+-------+
|       |                                                                                                                                                               |                                                                                                                                                                |   Num Loads   |       |
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+-------+-------+-------+
| Index | BUFG Cell                                                                                                                                                     | Net Name                                                                                                                                                       |  BELs | Sites | Fixed |
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+-------+-------+-------+
|     1 | c2c_top_i/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_phy_inst/slave_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/fb_bufg_inst | c2c_top_i/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_phy_inst/slave_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/clkfbout_bufg |     1 |     1 |    no |
|     2 | c2c_top_i/clk_wiz_0/U0/clkf_buf                                                                                                                               | c2c_top_i/clk_wiz_0/U0/CLKFBIN                                                                                                                                 |     1 |     1 |    no |
|     3 | c2c_top_i/mig_7series_0/u_c2c_top_mig_7series_0_0_mig/u_iodelay_ctrl/clk_ref_300_400_en.clk_ref_400.u_bufg_clk_ref_400                                        | c2c_top_i/mig_7series_0/u_c2c_top_mig_7series_0_0_mig/u_iodelay_ctrl/clk_ref_300_400_en.clk_ref_400.u_bufg_clk_ref_400_n_0                                     |    17 |     7 |    no |
|     4 | c2c_top_i/mig_7series_0/u_c2c_top_mig_7series_0_0_mig/u_ddr3_infrastructure/gen_ui_extra_clocks.u_bufg_mmcm_ps_clk                                            | c2c_top_i/mig_7series_0/u_c2c_top_mig_7series_0_0_mig/u_ddr3_infrastructure/mmcm_ps_clk                                                                        |    22 |    17 |    no |
|     5 | c2c_top_i/clk_wiz_0/U0/clkout1_buf                                                                                                                            | c2c_top_i/clk_wiz_0/U0/clk_out1                                                                                                                                |   334 |   112 |    no |
|     6 | c2c_top_i/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_phy_inst/slave_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/bufg_inst    | c2c_top_i/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_phy_inst/slave_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/CLK           |  1070 |   348 |    no |
|     7 | c2c_top_i/mig_7series_0/u_c2c_top_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0                                                                    | c2c_top_i/mig_7series_0/u_c2c_top_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__29_0                                                      | 22112 |  6627 |    no |
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+-------+-------+-------+


+-------+---------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------+--------------+-------+
|       |                                                                                             |                                                                                      |   Num Loads  |       |
+-------+---------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------+------+-------+-------+
| Index | BUFH Cell                                                                                   | Net Name                                                                             | BELs | Sites | Fixed |
+-------+---------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------+------+-------+-------+
|     1 | c2c_top_i/mig_7series_0/u_c2c_top_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufh_pll_clk3 | c2c_top_i/mig_7series_0/u_c2c_top_mig_7series_0_0_mig/u_ddr3_infrastructure/pll_clk3 |    1 |     1 |    no |
+-------+---------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------+------+-------+-------+


+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------+
|       |                                                                                                                                                                |                                                                                                                                                           |   Num Loads  |       |
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+------+-------+-------+
| Index | MMCM Cell                                                                                                                                                      | Net Name                                                                                                                                                  | BELs | Sites | Fixed |
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+------+-------+-------+
|     1 | c2c_top_i/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_phy_inst/slave_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/mmcm_adv_inst | c2c_top_i/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_phy_inst/slave_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/clk_out  |    1 |     1 |    no |
|     2 | c2c_top_i/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_phy_inst/slave_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/mmcm_adv_inst | c2c_top_i/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_phy_inst/slave_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/clkfbout |    1 |     1 |    no |
|     3 | c2c_top_i/clk_wiz_0/U0/mmcm_adv_inst                                                                                                                           | c2c_top_i/clk_wiz_0/U0/clk_out1_c2c_top_clk_wiz_0_0                                                                                                       |    1 |     1 |    no |
|     4 | c2c_top_i/clk_wiz_0/U0/mmcm_adv_inst                                                                                                                           | c2c_top_i/clk_wiz_0/U0/clkfbout_c2c_top_clk_wiz_0_0                                                                                                       |    1 |     1 |    no |
|     5 | c2c_top_i/mig_7series_0/u_c2c_top_mig_7series_0_0_mig/u_ddr3_infrastructure/gen_ui_extra_clocks.mmcm_i                                                         | c2c_top_i/mig_7series_0/u_c2c_top_mig_7series_0_0_mig/u_ddr3_infrastructure/clk_pll_i                                                                     |    1 |     1 |   yes |
|     6 | c2c_top_i/mig_7series_0/u_c2c_top_mig_7series_0_0_mig/u_ddr3_infrastructure/gen_ui_extra_clocks.mmcm_i                                                         | c2c_top_i/mig_7series_0/u_c2c_top_mig_7series_0_0_mig/u_ddr3_infrastructure/mmcm_ps_clk_bufg_in                                                           |    1 |     1 |   yes |
|     7 | c2c_top_i/mig_7series_0/u_c2c_top_mig_7series_0_0_mig/u_iodelay_ctrl/clk_ref_mmcm_gen.mmcm_i                                                                   | c2c_top_i/mig_7series_0/u_c2c_top_mig_7series_0_0_mig/u_iodelay_ctrl/clk_ref_mmcm_400                                                                     |    1 |     1 |    no |
|     8 | c2c_top_i/mig_7series_0/u_c2c_top_mig_7series_0_0_mig/u_iodelay_ctrl/clk_ref_mmcm_gen.mmcm_i                                                                   | c2c_top_i/mig_7series_0/u_c2c_top_mig_7series_0_0_mig/u_iodelay_ctrl/mmcm_clkfbout                                                                        |    1 |     1 |    no |
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+------+-------+-------+


+-------+-------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------+--------------+-------+
|       |                                                                                     |                                                                                          |   Num Loads  |       |
+-------+-------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------+------+-------+-------+
| Index | PLL Cell                                                                            | Net Name                                                                                 | BELs | Sites | Fixed |
+-------+-------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------+------+-------+-------+
|     1 | c2c_top_i/mig_7series_0/u_c2c_top_mig_7series_0_0_mig/u_ddr3_infrastructure/plle2_i | c2c_top_i/mig_7series_0/u_c2c_top_mig_7series_0_0_mig/u_ddr3_infrastructure/pll_clk3_out |    1 |     1 |   yes |
|     2 | c2c_top_i/mig_7series_0/u_c2c_top_mig_7series_0_0_mig/u_ddr3_infrastructure/plle2_i | c2c_top_i/mig_7series_0/u_c2c_top_mig_7series_0_0_mig/u_ddr3_infrastructure/pll_clkfbout |    1 |     1 |   yes |
|     3 | c2c_top_i/mig_7series_0/u_c2c_top_mig_7series_0_0_mig/u_ddr3_infrastructure/plle2_i | c2c_top_i/mig_7series_0/u_c2c_top_mig_7series_0_0_mig/u_ddr3_infrastructure/freq_refclk  |   23 |    23 |   yes |
|     4 | c2c_top_i/mig_7series_0/u_c2c_top_mig_7series_0_0_mig/u_ddr3_infrastructure/plle2_i | c2c_top_i/mig_7series_0/u_c2c_top_mig_7series_0_0_mig/u_ddr3_infrastructure/mem_refclk   |   23 |    23 |   yes |
|     5 | c2c_top_i/mig_7series_0/u_c2c_top_mig_7series_0_0_mig/u_ddr3_infrastructure/plle2_i | c2c_top_i/mig_7series_0/u_c2c_top_mig_7series_0_0_mig/u_ddr3_infrastructure/sync_pulse   |   23 |    23 |   yes |
+-------+-------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------+------+-------+-------+


3. Details of Regional Clocks
-----------------------------

4. Details of Multi-Regional Clocks
-----------------------------------

5. Details of I/O Clocks
------------------------

6. Details of Local Clocks
--------------------------

+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------+
|       |                                                                                                                                                                                                                             |                                                                                                                                                                                                                                                    |   Num Loads  |       |
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+-------+-------+
| Index | Local Clk Src                                                                                                                                                                                                               | Net Name                                                                                                                                                                                                                                           | BELs | Sites | Fixed |
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+-------+-------+
|     1 | c2c_top_i/mig_7series_0/u_c2c_top_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out              | c2c_top_i/mig_7series_0/u_c2c_top_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/oserdes_clk                                    |    1 |     1 |   yes |
|     2 | c2c_top_i/mig_7series_0/u_c2c_top_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out              | c2c_top_i/mig_7series_0/u_c2c_top_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/oserdes_clk_delayed                            |    2 |     2 |   yes |
|     3 | c2c_top_i/mig_7series_0/u_c2c_top_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out              | c2c_top_i/mig_7series_0/u_c2c_top_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/oserdes_clk_delayed                            |    2 |     2 |   yes |
|     4 | c2c_top_i/mig_7series_0/u_c2c_top_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out              | c2c_top_i/mig_7series_0/u_c2c_top_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/oserdes_clk_delayed                            |    2 |     2 |   yes |
|     5 | c2c_top_i/mig_7series_0/u_c2c_top_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out              | c2c_top_i/mig_7series_0/u_c2c_top_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/oserdes_clk_delayed                            |    2 |     2 |   yes |
|     6 | c2c_top_i/mig_7series_0/u_c2c_top_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out              | c2c_top_i/mig_7series_0/u_c2c_top_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/oserdes_clk_delayed                            |    2 |     2 |   yes |
|     7 | c2c_top_i/mig_7series_0/u_c2c_top_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out              | c2c_top_i/mig_7series_0/u_c2c_top_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/oserdes_clk_delayed                            |    2 |     2 |   yes |
|     8 | c2c_top_i/mig_7series_0/u_c2c_top_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out              | c2c_top_i/mig_7series_0/u_c2c_top_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/oserdes_clk_delayed                            |    2 |     2 |   yes |
|     9 | c2c_top_i/mig_7series_0/u_c2c_top_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out              | c2c_top_i/mig_7series_0/u_c2c_top_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/oserdes_clk_delayed                            |    2 |     2 |   yes |
|    10 | c2c_top_i/mig_7series_0/u_c2c_top_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out              | c2c_top_i/mig_7series_0/u_c2c_top_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/oserdes_clk                                    |    4 |     4 |   yes |
|    11 | c2c_top_i/mig_7series_0/u_c2c_top_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out              | c2c_top_i/mig_7series_0/u_c2c_top_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/oserdes_clk                                    |    7 |     7 |   yes |
|    12 | c2c_top_i/mig_7series_0/u_c2c_top_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_in_gen.phaser_in | c2c_top_i/mig_7series_0/u_c2c_top_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.if_empty_r_reg[3]_0 |    8 |    16 |   yes |
|    13 | c2c_top_i/mig_7series_0/u_c2c_top_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_in_gen.phaser_in | c2c_top_i/mig_7series_0/u_c2c_top_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/dq_gen_40.if_post_fifo_gen.if_empty_r_reg[3]_0 |    8 |    16 |   yes |
|    14 | c2c_top_i/mig_7series_0/u_c2c_top_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in | c2c_top_i/mig_7series_0/u_c2c_top_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.if_empty_r_reg[3]_0 |    8 |    16 |   yes |
|    15 | c2c_top_i/mig_7series_0/u_c2c_top_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_in_gen.phaser_in | c2c_top_i/mig_7series_0/u_c2c_top_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/dq_gen_40.if_post_fifo_gen.if_empty_r_reg[3]_0 |    8 |    16 |   yes |
|    16 | c2c_top_i/mig_7series_0/u_c2c_top_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_in_gen.phaser_in | c2c_top_i/mig_7series_0/u_c2c_top_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.if_empty_r_reg[3]_0 |    8 |    16 |   yes |
|    17 | c2c_top_i/mig_7series_0/u_c2c_top_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_in_gen.phaser_in | c2c_top_i/mig_7series_0/u_c2c_top_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/dq_gen_40.if_post_fifo_gen.if_empty_r_reg[3]_0 |    8 |    16 |   yes |
|    18 | c2c_top_i/mig_7series_0/u_c2c_top_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in | c2c_top_i/mig_7series_0/u_c2c_top_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.if_empty_r_reg[3]_0 |    8 |    16 |   yes |
|    19 | c2c_top_i/mig_7series_0/u_c2c_top_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_in_gen.phaser_in | c2c_top_i/mig_7series_0/u_c2c_top_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/dq_gen_40.if_post_fifo_gen.if_empty_r_reg[3]_0 |    8 |    16 |   yes |
|    20 | c2c_top_i/mig_7series_0/u_c2c_top_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out              | c2c_top_i/mig_7series_0/u_c2c_top_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/oserdes_clk                                    |   11 |    11 |   yes |
|    21 | c2c_top_i/mig_7series_0/u_c2c_top_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out              | c2c_top_i/mig_7series_0/u_c2c_top_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/oserdes_clk                                    |   18 |    18 |   yes |
|    22 | c2c_top_i/mig_7series_0/u_c2c_top_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out              | c2c_top_i/mig_7series_0/u_c2c_top_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/oserdes_clk                                    |   18 |    18 |   yes |
|    23 | c2c_top_i/mig_7series_0/u_c2c_top_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out              | c2c_top_i/mig_7series_0/u_c2c_top_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/oserdes_clk                                    |   18 |    18 |   yes |
|    24 | c2c_top_i/mig_7series_0/u_c2c_top_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out              | c2c_top_i/mig_7series_0/u_c2c_top_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/oserdes_clk                                    |   18 |    18 |   yes |
|    25 | c2c_top_i/mig_7series_0/u_c2c_top_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out              | c2c_top_i/mig_7series_0/u_c2c_top_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/oserdes_clk                                    |   18 |    18 |   yes |
|    26 | c2c_top_i/mig_7series_0/u_c2c_top_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out              | c2c_top_i/mig_7series_0/u_c2c_top_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/oserdes_clk                                    |   18 |    18 |   yes |
|    27 | c2c_top_i/mig_7series_0/u_c2c_top_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out              | c2c_top_i/mig_7series_0/u_c2c_top_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/oserdes_clk                                    |   18 |    18 |   yes |
|    28 | c2c_top_i/mig_7series_0/u_c2c_top_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out              | c2c_top_i/mig_7series_0/u_c2c_top_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/oserdes_clk                                    |   18 |    18 |   yes |
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+-------+-------+


7. List of Nets using CMT BACKBONE routing
------------------------------------------

+-------+-----------------------------------------------------------------------------------------+------------------------------------------------+------------+-----------------+------------------------------------------+---------------------+-----------------------------+-------------------+-------------------+----------------+--------------------+
| Index | Net Name                                                                                | Sample Node Name                               | CMT Column | Source LIB_CELL | Destination LIB_CELL(s)                  | Source Clock Region | Destination Clock Region(s) | Clock Region Used | Clock Region Req. | CDR Constraint | CMT Backbone Route |
+-------+-----------------------------------------------------------------------------------------+------------------------------------------------+------------+-----------------+------------------------------------------+---------------------+-----------------------------+-------------------+-------------------+----------------+--------------------+
|     1 | c2c_top_i/mig_7series_0/u_c2c_top_mig_7series_0_0_mig/u_ddr3_infrastructure/freq_refclk | CMT_TOP_L_UPPER_T_X295Y408/PLL_CLK_FREQ_BB0_NS |    Right   | PLLE2_ADV       | PHASER_REF PHASER_IN_PHY PHASER_OUT_PHY  | X1Y7                | X1Y8 X1Y7 X1Y6              | X1Y7 X1Y8 X1Y6    |  X1Y6 X1Y7 X1Y8   |                | All Backbone       |
|     2 | c2c_top_i/mig_7series_0/u_c2c_top_mig_7series_0_0_mig/u_ddr3_infrastructure/mem_refclk  | CMT_TOP_L_UPPER_T_X295Y408/PLL_CLK_FREQ_BB1_NS |    Right   | PLLE2_ADV       | PHY_CONTROL PHASER_IN_PHY PHASER_OUT_PHY | X1Y7                | X1Y8 X1Y7 X1Y6              | X1Y7 X1Y8 X1Y6    |  X1Y6 X1Y7 X1Y8   |                | All Backbone       |
|     3 | c2c_top_i/mig_7series_0/u_c2c_top_mig_7series_0_0_mig/u_ddr3_infrastructure/sync_pulse  | CMT_TOP_L_UPPER_T_X295Y408/PLL_CLK_FREQ_BB2_NS |    Right   | PLLE2_ADV       | PHY_CONTROL PHASER_IN_PHY PHASER_OUT_PHY | X1Y7                | X1Y8 X1Y7 X1Y6              | X1Y7 X1Y8 X1Y6    |  X1Y6 X1Y7 X1Y8   |                | All Backbone       |
+-------+-----------------------------------------------------------------------------------------+------------------------------------------------+------------+-----------------+------------------------------------------+---------------------+-----------------------------+-------------------+-------------------+----------------+--------------------+


8. Clock Regions : Key Resource Utilization
-------------------------------------------

+-------------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+---------------+--------------+--------------+--------------+--------------+
|                   | Global Clock |     BUFRs    |    BUFMRs    |    BUFIOs    |     MMCM     |      PLL     |      GT      |      PCI     |    ILOGIC    |    OLOGIC    |       FF      |     LUTM     |    RAMB18    |    RAMB36    |    DSP48E1   |
+-------------------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+-------+-------+------+-------+------+-------+------+-------+------+-------+
| Clock Region Name | Used | Avail | Used | Avail | Used | Avail | Used | Avail | Used | Avail | Used | Avail | Used | Avail | Used | Avail | Used | Avail | Used | Avail |  Used | Avail | Used | Avail | Used | Avail | Used | Avail | Used | Avail |
+-------------------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+-------+-------+------+-------+------+-------+------+-------+------+-------+
| X0Y0              |    0 |    12 |    0 |     4 |    0 |     2 |    0 |     4 |    0 |     1 |    0 |     1 |    0 |     5 |    0 |     0 |    0 |    50 |    0 |    50 |     0 | 42400 |    0 |  7400 |    0 |   140 |    0 |    70 |    0 |   140 |
| X1Y0              |    1 |    12 |    0 |     4 |    0 |     2 |    0 |     4 |    1 |     1 |    0 |     1 |    0 |     5 |    0 |     0 |    0 |    50 |    0 |    50 |     0 | 46400 |    0 | 10200 |    0 |   160 |    0 |    80 |    0 |   220 |
| X0Y1              |    0 |    12 |    0 |     4 |    0 |     2 |    0 |     4 |    0 |     1 |    0 |     1 |    0 |     5 |    0 |     0 |    0 |    50 |    0 |    50 |     0 | 42400 |    0 |  7400 |    0 |   140 |    0 |    70 |    0 |   140 |
| X1Y1              |    0 |    12 |    0 |     4 |    0 |     2 |    0 |     4 |    0 |     1 |    0 |     1 |    0 |     5 |    0 |     0 |    0 |    50 |    0 |    50 |     0 | 44400 |    0 |  9900 |    0 |   150 |    0 |    75 |    0 |   220 |
| X0Y2              |    0 |    12 |    0 |     4 |    0 |     2 |    0 |     4 |    0 |     1 |    0 |     1 |    0 |     5 |    0 |     0 |    0 |    50 |    0 |    50 |     0 | 42400 |    0 |  7400 |    0 |   140 |    0 |    70 |    0 |   140 |
| X1Y2              |    0 |    12 |    0 |     4 |    0 |     2 |    0 |     4 |    0 |     1 |    0 |     1 |    0 |     5 |    0 |     0 |    0 |    50 |    0 |    50 |     0 | 44400 |    0 |  9900 |    0 |   150 |    0 |    75 |    0 |   220 |
| X0Y3              |    0 |    12 |    0 |     4 |    0 |     2 |    0 |     4 |    0 |     1 |    0 |     1 |    0 |     5 |    0 |     0 |    0 |    50 |    0 |    50 |     0 | 42400 |    0 |  7400 |    0 |   140 |    0 |    70 |    0 |   140 |
| X1Y3              |    0 |    12 |    0 |     4 |    0 |     2 |    0 |     4 |    0 |     1 |    0 |     1 |    0 |     5 |    0 |     0 |    0 |    50 |    0 |    50 |     0 | 46400 |    0 | 10200 |    0 |   160 |    0 |    80 |    0 |   220 |
| X0Y4              |    4 |    12 |    0 |     4 |    0 |     2 |    0 |     4 |    1 |     1 |    0 |     1 |    0 |     5 |    0 |     0 |   13 |    50 |   11 |    50 |    11 | 37600 |    0 |  7400 |    0 |   140 |    0 |    70 |    0 |   140 |
| X1Y4              |    2 |    12 |    0 |     4 |    0 |     2 |    0 |     4 |    1 |     1 |    0 |     1 |    0 |     5 |    0 |     0 |    0 |    50 |    0 |    50 |     0 | 44400 |    0 |  9900 |    0 |   150 |    0 |    75 |    0 |   220 |
| X0Y5              |    3 |    12 |    0 |     4 |    0 |     2 |    0 |     4 |    0 |     1 |    0 |     1 |    0 |     5 |    0 |     0 |    0 |    50 |    0 |    50 |   343 | 37600 |    2 |  7400 |    0 |   140 |    0 |    70 |    0 |   140 |
| X1Y5              |    2 |    12 |    0 |     4 |    0 |     2 |    0 |     4 |    0 |     1 |    0 |     1 |    0 |     5 |    0 |     0 |    0 |    50 |    0 |    50 |   316 | 44400 |    0 |  9900 |    0 |   150 |    0 |    75 |    0 |   220 |
| X0Y6              |    1 |    12 |    0 |     4 |    0 |     2 |    0 |     4 |    0 |     1 |    0 |     1 |    0 |     5 |    0 |     0 |    0 |    50 |    0 |    50 |     3 | 42400 |    0 |  7400 |    0 |   140 |    0 |    70 |    0 |   140 |
| X1Y6              |    5 |    12 |    0 |     4 |    0 |     2 |    0 |     4 |    0 |     1 |    0 |     1 |    0 |     5 |    0 |     0 |   36 |    50 |   44 |    50 | 11166 | 46400 | 2261 | 10200 |    0 |   160 |    5 |    80 |    0 |   220 |
| X0Y7              |    0 |    12 |    0 |     4 |    0 |     2 |    0 |     4 |    0 |     1 |    0 |     1 |    0 |     5 |    0 |     0 |    0 |    50 |    0 |    50 |     0 | 42400 |    0 |  7400 |    0 |   140 |    0 |    70 |    0 |   140 |
| X1Y7              |    3 |    12 |    0 |     4 |    0 |     2 |    0 |     4 |    1 |     1 |    1 |     1 |    0 |     5 |    0 |     0 |    0 |    50 |   23 |    50 |  6845 | 44400 | 2004 |  9900 |    1 |   150 |    1 |    75 |    0 |   220 |
| X0Y8              |    0 |    12 |    0 |     4 |    0 |     2 |    0 |     4 |    0 |     1 |    0 |     1 |    0 |     5 |    0 |     0 |    0 |    50 |    0 |    50 |     0 | 42400 |    0 |  7400 |    0 |   140 |    0 |    70 |    0 |   140 |
| X1Y8              |    3 |    12 |    0 |     4 |    0 |     2 |    0 |     4 |    0 |     1 |    0 |     1 |    0 |     5 |    0 |     0 |   36 |    50 |   44 |    50 |   321 | 44400 |  117 |  9900 |    0 |   150 |    0 |    75 |    0 |   220 |
| X0Y9              |    0 |    12 |    0 |     4 |    0 |     2 |    0 |     4 |    0 |     1 |    0 |     1 |    0 |     5 |    0 |     0 |    0 |    50 |    0 |    50 |     0 | 42400 |    0 |  7400 |    0 |   140 |    0 |    70 |    0 |   140 |
| X1Y9              |    0 |    12 |    0 |     4 |    0 |     2 |    0 |     4 |    0 |     1 |    0 |     1 |    0 |     5 |    0 |     0 |    0 |    50 |    0 |    50 |     0 | 46400 |    0 | 10200 |    0 |   160 |    0 |    80 |    0 |   220 |
+-------------------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+-------+-------+------+-------+------+-------+------+-------+------+-------+
* RAMB36 site can be used as two RAMB18/FIFO18 sites.


9. Net wise resources used in clock region X1Y0
-----------------------------------------------

+-------------+-------------+-------+-----------+----------+---------+-----------+---------+---------+-----+-------+----------+-----------------------------------------------------------------------------------------------------------+
| Source Type | BUFHCE Site | Fixed | MMCM Pins | PLL Pins | GT Pins | BRAM Pins | ILOGICs | OLOGICs | FFs | LUTMs | DSP48E1s |                                               Clock Net Name                                              |
+-------------+-------------+-------+-----------+----------+---------+-----------+---------+---------+-----+-------+----------+-----------------------------------------------------------------------------------------------------------+
| BUFG        | BUFHCE_X1Y0 |   no  |         1 |        0 |       0 |         0 |       0 |       0 |   0 |     0 |        0 | c2c_top_i/mig_7series_0/u_c2c_top_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__29_0 |
+-------------+-------------+-------+-----------+----------+---------+-----------+---------+---------+-----+-------+----------+-----------------------------------------------------------------------------------------------------------+


10. Net wise resources used in clock region X0Y4
------------------------------------------------

+-------------+--------------+-------+-----------+----------+---------+-----------+---------+---------+-----+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
| Source Type | BUFHCE Site  | Fixed | MMCM Pins | PLL Pins | GT Pins | BRAM Pins | ILOGICs | OLOGICs | FFs | LUTMs | DSP48E1s |                                                                         Clock Net Name                                                                         |
+-------------+--------------+-------+-----------+----------+---------+-----------+---------+---------+-----+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
| BUFG        | BUFHCE_X0Y48 |   no  |         1 |        0 |       0 |         0 |       0 |       0 |   0 |     0 |        0 | c2c_top_i/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_phy_inst/slave_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/clkfbout_bufg |
| BUFG        | BUFHCE_X0Y58 |   no  |         0 |        0 |       0 |         0 |       4 |       1 |   0 |     0 |        0 | c2c_top_i/clk_wiz_0/U0/clk_out1                                                                                                                                |
| BUFG        | BUFHCE_X0Y59 |   no  |         0 |        0 |       0 |         0 |       9 |      10 |  11 |     0 |        0 | c2c_top_i/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_phy_inst/slave_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/CLK           |
+-------------+--------------+-------+-----------+----------+---------+-----------+---------+---------+-----+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+


11. Net wise resources used in clock region X1Y4
------------------------------------------------

+-------------+--------------+-------+-----------+----------+---------+-----------+---------+---------+-----+-------+----------+-----------------------------------------------------------------------------------------------------------+
| Source Type | BUFHCE Site  | Fixed | MMCM Pins | PLL Pins | GT Pins | BRAM Pins | ILOGICs | OLOGICs | FFs | LUTMs | DSP48E1s |                                               Clock Net Name                                              |
+-------------+--------------+-------+-----------+----------+---------+-----------+---------+---------+-----+-------+----------+-----------------------------------------------------------------------------------------------------------+
| BUFG        | BUFHCE_X1Y48 |   no  |         1 |        0 |       0 |         0 |       0 |       0 |   0 |     0 |        0 | c2c_top_i/clk_wiz_0/U0/CLKFBIN                                                                            |
| BUFG        | BUFHCE_X1Y49 |   no  |         1 |        0 |       0 |         0 |       0 |       0 |   0 |     0 |        0 | c2c_top_i/mig_7series_0/u_c2c_top_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__29_0 |
+-------------+--------------+-------+-----------+----------+---------+-----------+---------+---------+-----+-------+----------+-----------------------------------------------------------------------------------------------------------+


12. Net wise resources used in clock region X0Y5
------------------------------------------------

+-------------+--------------+-------+-----------+----------+---------+-----------+---------+---------+-----+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------+
| Source Type | BUFHCE Site  | Fixed | MMCM Pins | PLL Pins | GT Pins | BRAM Pins | ILOGICs | OLOGICs | FFs | LUTMs | DSP48E1s |                                                                    Clock Net Name                                                                    |
+-------------+--------------+-------+-----------+----------+---------+-----------+---------+---------+-----+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------+
| BUFG        | BUFHCE_X0Y69 |   no  |         0 |        0 |       0 |         0 |       0 |       0 |   2 |     0 |        0 | c2c_top_i/clk_wiz_0/U0/clk_out1                                                                                                                      |
| BUFG        | BUFHCE_X0Y70 |   no  |         0 |        0 |       0 |         0 |       0 |       0 |  56 |     0 |        0 | c2c_top_i/mig_7series_0/u_c2c_top_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__29_0                                            |
| BUFG        | BUFHCE_X0Y68 |   no  |         0 |        0 |       0 |         0 |       0 |       0 | 285 |     2 |        0 | c2c_top_i/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_phy_inst/slave_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/CLK |
+-------------+--------------+-------+-----------+----------+---------+-----------+---------+---------+-----+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------+


13. Net wise resources used in clock region X1Y5
------------------------------------------------

+-------------+--------------+-------+-----------+----------+---------+-----------+---------+---------+-----+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------+
| Source Type | BUFHCE Site  | Fixed | MMCM Pins | PLL Pins | GT Pins | BRAM Pins | ILOGICs | OLOGICs | FFs | LUTMs | DSP48E1s |                                                                    Clock Net Name                                                                    |
+-------------+--------------+-------+-----------+----------+---------+-----------+---------+---------+-----+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------+
| BUFG        | BUFHCE_X1Y69 |   no  |         0 |        0 |       0 |         0 |       0 |       0 | 126 |     0 |        0 | c2c_top_i/mig_7series_0/u_c2c_top_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__29_0                                            |
| BUFG        | BUFHCE_X1Y68 |   no  |         0 |        0 |       0 |         0 |       0 |       0 | 190 |     0 |        0 | c2c_top_i/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_phy_inst/slave_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/CLK |
+-------------+--------------+-------+-----------+----------+---------+-----------+---------+---------+-----+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------+


14. Net wise resources used in clock region X0Y6
------------------------------------------------

+-------------+--------------+-------+-----------+----------+---------+-----------+---------+---------+-----+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------+
| Source Type | BUFHCE Site  | Fixed | MMCM Pins | PLL Pins | GT Pins | BRAM Pins | ILOGICs | OLOGICs | FFs | LUTMs | DSP48E1s |                                                                    Clock Net Name                                                                    |
+-------------+--------------+-------+-----------+----------+---------+-----------+---------+---------+-----+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------+
| BUFG        | BUFHCE_X0Y80 |   no  |         0 |        0 |       0 |         0 |       0 |       0 |   3 |     0 |        0 | c2c_top_i/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_phy_inst/slave_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/CLK |
+-------------+--------------+-------+-----------+----------+---------+-----------+---------+---------+-----+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------+


15. Net wise resources used in clock region X1Y6
------------------------------------------------

+-------------+--------------+-------+-----------+----------+---------+-----------+---------+---------+-------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------+
| Source Type | BUFHCE Site  | Fixed | MMCM Pins | PLL Pins | GT Pins | BRAM Pins | ILOGICs | OLOGICs |   FFs | LUTMs | DSP48E1s |                                                                    Clock Net Name                                                                    |
+-------------+--------------+-------+-----------+----------+---------+-----------+---------+---------+-------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------+
| BUFG        | BUFHCE_X1Y83 |   no  |         0 |        0 |       0 |         0 |       4 |       0 |     8 |     0 |        0 | c2c_top_i/mig_7series_0/u_c2c_top_mig_7series_0_0_mig/u_ddr3_infrastructure/mmcm_ps_clk                                                              |
| BUFG        | BUFHCE_X1Y81 |   no  |         0 |        0 |       0 |         0 |       0 |       0 |   279 |    48 |        0 | c2c_top_i/clk_wiz_0/U0/clk_out1                                                                                                                      |
| BUFG        | BUFHCE_X1Y80 |   no  |         0 |        0 |       0 |         4 |       0 |       0 |   547 |     0 |        0 | c2c_top_i/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_phy_inst/slave_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/CLK |
| BUFG        | BUFHCE_X1Y82 |   no  |         0 |        0 |       0 |         6 |       0 |       0 | 10332 |  2213 |        0 | c2c_top_i/mig_7series_0/u_c2c_top_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__29_0                                            |
+-------------+--------------+-------+-----------+----------+---------+-----------+---------+---------+-------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------+


16. Net wise resources used in clock region X1Y7
------------------------------------------------

+-------------+--------------+-------+-----------+----------+---------+-----------+---------+---------+------+-------+----------+-----------------------------------------------------------------------------------------------------------+
| Source Type | BUFHCE Site  | Fixed | MMCM Pins | PLL Pins | GT Pins | BRAM Pins | ILOGICs | OLOGICs |  FFs | LUTMs | DSP48E1s |                                               Clock Net Name                                              |
+-------------+--------------+-------+-----------+----------+---------+-----------+---------+---------+------+-------+----------+-----------------------------------------------------------------------------------------------------------+
| BUFH        |      ---     |   no  |         1 |        0 |       0 |         0 |       0 |       0 |    0 |     0 |        0 | c2c_top_i/mig_7series_0/u_c2c_top_mig_7series_0_0_mig/u_ddr3_infrastructure/pll_clk3                      |
| BUFG        | BUFHCE_X1Y92 |   no  |         0 |        0 |       0 |         0 |       0 |       0 |    6 |     0 |        0 | c2c_top_i/mig_7series_0/u_c2c_top_mig_7series_0_0_mig/u_ddr3_infrastructure/mmcm_ps_clk                   |
| BUFG        | BUFHCE_X1Y85 |   no  |         2 |        0 |       0 |         2 |       0 |       0 | 6839 |  2004 |        0 | c2c_top_i/mig_7series_0/u_c2c_top_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__29_0 |
+-------------+--------------+-------+-----------+----------+---------+-----------+---------+---------+------+-------+----------+-----------------------------------------------------------------------------------------------------------+


17. Net wise resources used in clock region X1Y8
------------------------------------------------

+-------------+---------------+-------+-----------+----------+---------+-----------+---------+---------+-----+-------+----------+----------------------------------------------------------------------------------------------------------------------------+
| Source Type | BUFHCE Site   | Fixed | MMCM Pins | PLL Pins | GT Pins | BRAM Pins | ILOGICs | OLOGICs | FFs | LUTMs | DSP48E1s |                                                       Clock Net Name                                                       |
+-------------+---------------+-------+-----------+----------+---------+-----------+---------+---------+-----+-------+----------+----------------------------------------------------------------------------------------------------------------------------+
| BUFG        | BUFHCE_X1Y107 |   no  |         0 |        0 |       0 |         0 |       4 |       0 |   0 |     0 |        0 | c2c_top_i/mig_7series_0/u_c2c_top_mig_7series_0_0_mig/u_ddr3_infrastructure/mmcm_ps_clk                                    |
| BUFG        | BUFHCE_X1Y106 |   no  |         0 |        0 |       0 |         0 |       0 |       0 |  15 |     0 |        0 | c2c_top_i/mig_7series_0/u_c2c_top_mig_7series_0_0_mig/u_iodelay_ctrl/clk_ref_300_400_en.clk_ref_400.u_bufg_clk_ref_400_n_0 |
| BUFG        | BUFHCE_X1Y104 |   no  |         0 |        0 |       0 |         0 |       0 |       0 | 306 |   117 |        0 | c2c_top_i/mig_7series_0/u_c2c_top_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__29_0                  |
+-------------+---------------+-------+-----------+----------+---------+-----------+---------+---------+-----+-------+----------+----------------------------------------------------------------------------------------------------------------------------+



# Location of BUFG Primitives 
set_property LOC BUFGCTRL_X0Y0 [get_cells c2c_top_i/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_phy_inst/slave_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/bufg_inst]
set_property LOC BUFGCTRL_X0Y3 [get_cells c2c_top_i/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_phy_inst/slave_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/fb_bufg_inst]
set_property LOC BUFGCTRL_X0Y4 [get_cells c2c_top_i/clk_wiz_0/U0/clkf_buf]
set_property LOC BUFGCTRL_X0Y1 [get_cells c2c_top_i/clk_wiz_0/U0/clkout1_buf]
set_property LOC BUFGCTRL_X0Y17 [get_cells c2c_top_i/mig_7series_0/u_c2c_top_mig_7series_0_0_mig/u_ddr3_infrastructure/gen_ui_extra_clocks.u_bufg_mmcm_ps_clk]
set_property LOC BUFGCTRL_X0Y16 [get_cells c2c_top_i/mig_7series_0/u_c2c_top_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0]
set_property LOC BUFGCTRL_X0Y2 [get_cells c2c_top_i/mig_7series_0/u_c2c_top_mig_7series_0_0_mig/u_iodelay_ctrl/clk_ref_300_400_en.clk_ref_400.u_bufg_clk_ref_400]

# Location of IO Clock Primitives

# Location of MMCM Clock Primitives
set_property LOC MMCME2_ADV_X0Y4 [get_cells c2c_top_i/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_phy_inst/slave_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/mmcm_adv_inst]
set_property LOC MMCME2_ADV_X1Y4 [get_cells c2c_top_i/clk_wiz_0/U0/mmcm_adv_inst]
set_property LOC MMCME2_ADV_X1Y7 [get_cells c2c_top_i/mig_7series_0/u_c2c_top_mig_7series_0_0_mig/u_ddr3_infrastructure/gen_ui_extra_clocks.mmcm_i]
set_property LOC MMCME2_ADV_X1Y0 [get_cells c2c_top_i/mig_7series_0/u_c2c_top_mig_7series_0_0_mig/u_iodelay_ctrl/clk_ref_mmcm_gen.mmcm_i]

# Location of BUFH Clock Primitives
set_property LOC BUFHCE_X1Y84 [get_cells c2c_top_i/mig_7series_0/u_c2c_top_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufh_pll_clk3]

# Location of BUFR Clock Primitives

# Location of BUFMR Clock Primitives

# Location of PLL Clock Primitives
set_property LOC PLLE2_ADV_X1Y7 [get_cells c2c_top_i/mig_7series_0/u_c2c_top_mig_7series_0_0_mig/u_ddr3_infrastructure/plle2_i]

# Location of IO Primitives which is load of clock spine

# Location of clock ports
set_property LOC IOB_X1Y373 [get_ports SYS_CLK_clk_n]
set_property LOC IOB_X1Y374 [get_ports SYS_CLK_clk_p]
set_property LOC IOB_X0Y224 [get_ports axi_c2c_selio_rx_clk_in]

# Clock net "c2c_top_i/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_phy_inst/slave_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/CLK" driven by instance "c2c_top_i/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_phy_inst/slave_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/bufg_inst" located at site "BUFGCTRL_X0Y0"
#startgroup
create_pblock {CLKAG_c2c_top_i/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_phy_inst/slave_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/CLK}
add_cells_to_pblock [get_pblocks  {CLKAG_c2c_top_i/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_phy_inst/slave_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/CLK}] [get_cells -filter { PRIMITIVE_GROUP != I/O && IS_PRIMITIVE==1 && PRIMITIVE_LEVEL !=INTERNAL } -of_object [get_pins -filter {DIRECTION==IN} -of_objects [get_nets -hierarchical -filter {PARENT=="c2c_top_i/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_phy_inst/slave_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/CLK"}]]]
resize_pblock [get_pblocks {CLKAG_c2c_top_i/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_phy_inst/slave_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/CLK}] -add {CLOCKREGION_X0Y4:CLOCKREGION_X0Y4 CLOCKREGION_X0Y5:CLOCKREGION_X0Y5 CLOCKREGION_X0Y6:CLOCKREGION_X0Y6 CLOCKREGION_X1Y5:CLOCKREGION_X1Y5 CLOCKREGION_X1Y6:CLOCKREGION_X1Y6}
#endgroup

# Clock net "c2c_top_i/clk_wiz_0/U0/clk_out1" driven by instance "c2c_top_i/clk_wiz_0/U0/clkout1_buf" located at site "BUFGCTRL_X0Y1"
#startgroup
create_pblock {CLKAG_c2c_top_i/clk_wiz_0/U0/clk_out1}
add_cells_to_pblock [get_pblocks  {CLKAG_c2c_top_i/clk_wiz_0/U0/clk_out1}] [get_cells -filter { PRIMITIVE_GROUP != I/O && IS_PRIMITIVE==1 && PRIMITIVE_LEVEL !=INTERNAL } -of_object [get_pins -filter {DIRECTION==IN} -of_objects [get_nets -hierarchical -filter {PARENT=="c2c_top_i/clk_wiz_0/U0/clk_out1"}]]]
resize_pblock [get_pblocks {CLKAG_c2c_top_i/clk_wiz_0/U0/clk_out1}] -add {CLOCKREGION_X0Y4:CLOCKREGION_X0Y4 CLOCKREGION_X0Y5:CLOCKREGION_X0Y5 CLOCKREGION_X1Y6:CLOCKREGION_X1Y6}
#endgroup

# Clock net "c2c_top_i/mig_7series_0/u_c2c_top_mig_7series_0_0_mig/u_ddr3_infrastructure/freq_refclk" driven by instance "c2c_top_i/mig_7series_0/u_c2c_top_mig_7series_0_0_mig/u_ddr3_infrastructure/plle2_i" located at site "PLLE2_ADV_X1Y7"
#startgroup
create_pblock {CLKAG_c2c_top_i/mig_7series_0/u_c2c_top_mig_7series_0_0_mig/u_ddr3_infrastructure/freq_refclk}
add_cells_to_pblock [get_pblocks  {CLKAG_c2c_top_i/mig_7series_0/u_c2c_top_mig_7series_0_0_mig/u_ddr3_infrastructure/freq_refclk}] [get_cells -filter { PRIMITIVE_GROUP != I/O && IS_PRIMITIVE==1 && PRIMITIVE_LEVEL !=INTERNAL } -of_object [get_pins -filter {DIRECTION==IN} -of_objects [get_nets -hierarchical -filter {PARENT=="c2c_top_i/mig_7series_0/u_c2c_top_mig_7series_0_0_mig/u_ddr3_infrastructure/freq_refclk"}]]]
resize_pblock [get_pblocks {CLKAG_c2c_top_i/mig_7series_0/u_c2c_top_mig_7series_0_0_mig/u_ddr3_infrastructure/freq_refclk}] -add {CLOCKREGION_X1Y6:CLOCKREGION_X1Y6 CLOCKREGION_X1Y7:CLOCKREGION_X1Y7 CLOCKREGION_X1Y8:CLOCKREGION_X1Y8}
#endgroup

# Clock net "c2c_top_i/mig_7series_0/u_c2c_top_mig_7series_0_0_mig/u_ddr3_infrastructure/mem_refclk" driven by instance "c2c_top_i/mig_7series_0/u_c2c_top_mig_7series_0_0_mig/u_ddr3_infrastructure/plle2_i" located at site "PLLE2_ADV_X1Y7"
#startgroup
create_pblock {CLKAG_c2c_top_i/mig_7series_0/u_c2c_top_mig_7series_0_0_mig/u_ddr3_infrastructure/mem_refclk}
add_cells_to_pblock [get_pblocks  {CLKAG_c2c_top_i/mig_7series_0/u_c2c_top_mig_7series_0_0_mig/u_ddr3_infrastructure/mem_refclk}] [get_cells -filter { PRIMITIVE_GROUP != I/O && IS_PRIMITIVE==1 && PRIMITIVE_LEVEL !=INTERNAL } -of_object [get_pins -filter {DIRECTION==IN} -of_objects [get_nets -hierarchical -filter {PARENT=="c2c_top_i/mig_7series_0/u_c2c_top_mig_7series_0_0_mig/u_ddr3_infrastructure/mem_refclk"}]]]
resize_pblock [get_pblocks {CLKAG_c2c_top_i/mig_7series_0/u_c2c_top_mig_7series_0_0_mig/u_ddr3_infrastructure/mem_refclk}] -add {CLOCKREGION_X1Y6:CLOCKREGION_X1Y6 CLOCKREGION_X1Y7:CLOCKREGION_X1Y7 CLOCKREGION_X1Y8:CLOCKREGION_X1Y8}
#endgroup

# Clock net "c2c_top_i/mig_7series_0/u_c2c_top_mig_7series_0_0_mig/u_ddr3_infrastructure/mmcm_ps_clk" driven by instance "c2c_top_i/mig_7series_0/u_c2c_top_mig_7series_0_0_mig/u_ddr3_infrastructure/gen_ui_extra_clocks.u_bufg_mmcm_ps_clk" located at site "BUFGCTRL_X0Y17"
#startgroup
create_pblock {CLKAG_c2c_top_i/mig_7series_0/u_c2c_top_mig_7series_0_0_mig/u_ddr3_infrastructure/mmcm_ps_clk}
add_cells_to_pblock [get_pblocks  {CLKAG_c2c_top_i/mig_7series_0/u_c2c_top_mig_7series_0_0_mig/u_ddr3_infrastructure/mmcm_ps_clk}] [get_cells -filter { PRIMITIVE_GROUP != I/O && IS_PRIMITIVE==1 && PRIMITIVE_LEVEL !=INTERNAL } -of_object [get_pins -filter {DIRECTION==IN} -of_objects [get_nets -hierarchical -filter {PARENT=="c2c_top_i/mig_7series_0/u_c2c_top_mig_7series_0_0_mig/u_ddr3_infrastructure/mmcm_ps_clk"}]]]
resize_pblock [get_pblocks {CLKAG_c2c_top_i/mig_7series_0/u_c2c_top_mig_7series_0_0_mig/u_ddr3_infrastructure/mmcm_ps_clk}] -add {CLOCKREGION_X1Y6:CLOCKREGION_X1Y6 CLOCKREGION_X1Y7:CLOCKREGION_X1Y7 CLOCKREGION_X1Y8:CLOCKREGION_X1Y8}
#endgroup

# Clock net "c2c_top_i/mig_7series_0/u_c2c_top_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__29_0" driven by instance "c2c_top_i/mig_7series_0/u_c2c_top_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0" located at site "BUFGCTRL_X0Y16"
#startgroup
create_pblock {CLKAG_c2c_top_i/mig_7series_0/u_c2c_top_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__29_0}
add_cells_to_pblock [get_pblocks  {CLKAG_c2c_top_i/mig_7series_0/u_c2c_top_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__29_0}] [get_cells -filter { PRIMITIVE_GROUP != I/O && IS_PRIMITIVE==1 && PRIMITIVE_LEVEL !=INTERNAL && NAME!=c2c_top_i/clk_wiz_0/U0/mmcm_adv_inst && NAME!=c2c_top_i/mig_7series_0/u_c2c_top_mig_7series_0_0_mig/u_ddr3_infrastructure/gen_ui_extra_clocks.mmcm_i && NAME!=c2c_top_i/mig_7series_0/u_c2c_top_mig_7series_0_0_mig/u_iodelay_ctrl/clk_ref_mmcm_gen.mmcm_i} -of_object [get_pins -filter {DIRECTION==IN} -of_objects [get_nets -hierarchical -filter {PARENT=="c2c_top_i/mig_7series_0/u_c2c_top_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__29_0"}]]]
resize_pblock [get_pblocks {CLKAG_c2c_top_i/mig_7series_0/u_c2c_top_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__29_0}] -add {CLOCKREGION_X0Y4:CLOCKREGION_X0Y4 CLOCKREGION_X0Y5:CLOCKREGION_X0Y5 CLOCKREGION_X1Y5:CLOCKREGION_X1Y5 CLOCKREGION_X1Y6:CLOCKREGION_X1Y6 CLOCKREGION_X1Y7:CLOCKREGION_X1Y7 CLOCKREGION_X1Y8:CLOCKREGION_X1Y8}
#endgroup

# Clock net "c2c_top_i/mig_7series_0/u_c2c_top_mig_7series_0_0_mig/u_ddr3_infrastructure/sync_pulse" driven by instance "c2c_top_i/mig_7series_0/u_c2c_top_mig_7series_0_0_mig/u_ddr3_infrastructure/plle2_i" located at site "PLLE2_ADV_X1Y7"
#startgroup
create_pblock {CLKAG_c2c_top_i/mig_7series_0/u_c2c_top_mig_7series_0_0_mig/u_ddr3_infrastructure/sync_pulse}
add_cells_to_pblock [get_pblocks  {CLKAG_c2c_top_i/mig_7series_0/u_c2c_top_mig_7series_0_0_mig/u_ddr3_infrastructure/sync_pulse}] [get_cells -filter { PRIMITIVE_GROUP != I/O && IS_PRIMITIVE==1 && PRIMITIVE_LEVEL !=INTERNAL } -of_object [get_pins -filter {DIRECTION==IN} -of_objects [get_nets -hierarchical -filter {PARENT=="c2c_top_i/mig_7series_0/u_c2c_top_mig_7series_0_0_mig/u_ddr3_infrastructure/sync_pulse"}]]]
resize_pblock [get_pblocks {CLKAG_c2c_top_i/mig_7series_0/u_c2c_top_mig_7series_0_0_mig/u_ddr3_infrastructure/sync_pulse}] -add {CLOCKREGION_X1Y6:CLOCKREGION_X1Y6 CLOCKREGION_X1Y7:CLOCKREGION_X1Y7 CLOCKREGION_X1Y8:CLOCKREGION_X1Y8}
#endgroup

# Clock net "c2c_top_i/mig_7series_0/u_c2c_top_mig_7series_0_0_mig/u_iodelay_ctrl/clk_ref_300_400_en.clk_ref_400.u_bufg_clk_ref_400_n_0" driven by instance "c2c_top_i/mig_7series_0/u_c2c_top_mig_7series_0_0_mig/u_iodelay_ctrl/clk_ref_300_400_en.clk_ref_400.u_bufg_clk_ref_400" located at site "BUFGCTRL_X0Y2"
#startgroup
create_pblock {CLKAG_c2c_top_i/mig_7series_0/u_c2c_top_mig_7series_0_0_mig/u_iodelay_ctrl/clk_ref_300_400_en.clk_ref_400.u_bufg_clk_ref_400_n_0}
add_cells_to_pblock [get_pblocks  {CLKAG_c2c_top_i/mig_7series_0/u_c2c_top_mig_7series_0_0_mig/u_iodelay_ctrl/clk_ref_300_400_en.clk_ref_400.u_bufg_clk_ref_400_n_0}] [get_cells -filter { PRIMITIVE_GROUP != I/O && IS_PRIMITIVE==1 && PRIMITIVE_LEVEL !=INTERNAL } -of_object [get_pins -filter {DIRECTION==IN} -of_objects [get_nets -hierarchical -filter {PARENT=="c2c_top_i/mig_7series_0/u_c2c_top_mig_7series_0_0_mig/u_iodelay_ctrl/clk_ref_300_400_en.clk_ref_400.u_bufg_clk_ref_400_n_0"}]]]
resize_pblock [get_pblocks {CLKAG_c2c_top_i/mig_7series_0/u_c2c_top_mig_7series_0_0_mig/u_iodelay_ctrl/clk_ref_300_400_en.clk_ref_400.u_bufg_clk_ref_400_n_0}] -add {CLOCKREGION_X1Y6:CLOCKREGION_X1Y6 CLOCKREGION_X1Y8:CLOCKREGION_X1Y8}
#endgroup

# Clock net "c2c_top_i/mig_7series_0/u_c2c_top_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.if_empty_r_reg[3]_0" driven by instance "c2c_top_i/mig_7series_0/u_c2c_top_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_in_gen.phaser_in" located at site "PHASER_IN_PHY_X1Y32"
#startgroup
create_pblock {CLKAG_c2c_top_i/mig_7series_0/u_c2c_top_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.if_empty_r_reg[3]_0}
add_cells_to_pblock [get_pblocks  {CLKAG_c2c_top_i/mig_7series_0/u_c2c_top_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.if_empty_r_reg[3]_0}] [get_cells -filter { PRIMITIVE_GROUP != I/O && IS_PRIMITIVE==1 && PRIMITIVE_LEVEL !=INTERNAL } -of_object [get_pins -filter {DIRECTION==IN} -of_objects [get_nets -hierarchical -filter {PARENT=="c2c_top_i/mig_7series_0/u_c2c_top_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.if_empty_r_reg[3]_0"}]]]
resize_pblock [get_pblocks {CLKAG_c2c_top_i/mig_7series_0/u_c2c_top_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.if_empty_r_reg[3]_0}] -add {CLOCKREGION_X1Y8:CLOCKREGION_X1Y8}
#endgroup

# Clock net "c2c_top_i/mig_7series_0/u_c2c_top_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/oserdes_clk" driven by instance "c2c_top_i/mig_7series_0/u_c2c_top_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out" located at site "PHASER_OUT_PHY_X1Y32"
#startgroup
create_pblock {CLKAG_c2c_top_i/mig_7series_0/u_c2c_top_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/oserdes_clk}
add_cells_to_pblock [get_pblocks  {CLKAG_c2c_top_i/mig_7series_0/u_c2c_top_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/oserdes_clk}] [get_cells -filter { PRIMITIVE_GROUP != I/O && IS_PRIMITIVE==1 && PRIMITIVE_LEVEL !=INTERNAL } -of_object [get_pins -filter {DIRECTION==IN} -of_objects [get_nets -hierarchical -filter {PARENT=="c2c_top_i/mig_7series_0/u_c2c_top_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/oserdes_clk"}]]]
resize_pblock [get_pblocks {CLKAG_c2c_top_i/mig_7series_0/u_c2c_top_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/oserdes_clk}] -add {CLOCKREGION_X1Y8:CLOCKREGION_X1Y8}
#endgroup

# Clock net "c2c_top_i/mig_7series_0/u_c2c_top_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/oserdes_clk_delayed" driven by instance "c2c_top_i/mig_7series_0/u_c2c_top_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out" located at site "PHASER_OUT_PHY_X1Y32"
#startgroup
create_pblock {CLKAG_c2c_top_i/mig_7series_0/u_c2c_top_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/oserdes_clk_delayed}
add_cells_to_pblock [get_pblocks  {CLKAG_c2c_top_i/mig_7series_0/u_c2c_top_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/oserdes_clk_delayed}] [get_cells -filter { PRIMITIVE_GROUP != I/O && IS_PRIMITIVE==1 && PRIMITIVE_LEVEL !=INTERNAL } -of_object [get_pins -filter {DIRECTION==IN} -of_objects [get_nets -hierarchical -filter {PARENT=="c2c_top_i/mig_7series_0/u_c2c_top_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/oserdes_clk_delayed"}]]]
resize_pblock [get_pblocks {CLKAG_c2c_top_i/mig_7series_0/u_c2c_top_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/oserdes_clk_delayed}] -add {CLOCKREGION_X1Y8:CLOCKREGION_X1Y8}
#endgroup

# Clock net "c2c_top_i/mig_7series_0/u_c2c_top_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/dq_gen_40.if_post_fifo_gen.if_empty_r_reg[3]_0" driven by instance "c2c_top_i/mig_7series_0/u_c2c_top_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_in_gen.phaser_in" located at site "PHASER_IN_PHY_X1Y33"
#startgroup
create_pblock {CLKAG_c2c_top_i/mig_7series_0/u_c2c_top_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/dq_gen_40.if_post_fifo_gen.if_empty_r_reg[3]_0}
add_cells_to_pblock [get_pblocks  {CLKAG_c2c_top_i/mig_7series_0/u_c2c_top_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/dq_gen_40.if_post_fifo_gen.if_empty_r_reg[3]_0}] [get_cells -filter { PRIMITIVE_GROUP != I/O && IS_PRIMITIVE==1 && PRIMITIVE_LEVEL !=INTERNAL } -of_object [get_pins -filter {DIRECTION==IN} -of_objects [get_nets -hierarchical -filter {PARENT=="c2c_top_i/mig_7series_0/u_c2c_top_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/dq_gen_40.if_post_fifo_gen.if_empty_r_reg[3]_0"}]]]
resize_pblock [get_pblocks {CLKAG_c2c_top_i/mig_7series_0/u_c2c_top_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/dq_gen_40.if_post_fifo_gen.if_empty_r_reg[3]_0}] -add {CLOCKREGION_X1Y8:CLOCKREGION_X1Y8}
#endgroup

# Clock net "c2c_top_i/mig_7series_0/u_c2c_top_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/oserdes_clk" driven by instance "c2c_top_i/mig_7series_0/u_c2c_top_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out" located at site "PHASER_OUT_PHY_X1Y33"
#startgroup
create_pblock {CLKAG_c2c_top_i/mig_7series_0/u_c2c_top_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/oserdes_clk}
add_cells_to_pblock [get_pblocks  {CLKAG_c2c_top_i/mig_7series_0/u_c2c_top_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/oserdes_clk}] [get_cells -filter { PRIMITIVE_GROUP != I/O && IS_PRIMITIVE==1 && PRIMITIVE_LEVEL !=INTERNAL } -of_object [get_pins -filter {DIRECTION==IN} -of_objects [get_nets -hierarchical -filter {PARENT=="c2c_top_i/mig_7series_0/u_c2c_top_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/oserdes_clk"}]]]
resize_pblock [get_pblocks {CLKAG_c2c_top_i/mig_7series_0/u_c2c_top_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/oserdes_clk}] -add {CLOCKREGION_X1Y8:CLOCKREGION_X1Y8}
#endgroup

# Clock net "c2c_top_i/mig_7series_0/u_c2c_top_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/oserdes_clk_delayed" driven by instance "c2c_top_i/mig_7series_0/u_c2c_top_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out" located at site "PHASER_OUT_PHY_X1Y33"
#startgroup
create_pblock {CLKAG_c2c_top_i/mig_7series_0/u_c2c_top_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/oserdes_clk_delayed}
add_cells_to_pblock [get_pblocks  {CLKAG_c2c_top_i/mig_7series_0/u_c2c_top_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/oserdes_clk_delayed}] [get_cells -filter { PRIMITIVE_GROUP != I/O && IS_PRIMITIVE==1 && PRIMITIVE_LEVEL !=INTERNAL } -of_object [get_pins -filter {DIRECTION==IN} -of_objects [get_nets -hierarchical -filter {PARENT=="c2c_top_i/mig_7series_0/u_c2c_top_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/oserdes_clk_delayed"}]]]
resize_pblock [get_pblocks {CLKAG_c2c_top_i/mig_7series_0/u_c2c_top_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/oserdes_clk_delayed}] -add {CLOCKREGION_X1Y8:CLOCKREGION_X1Y8}
#endgroup

# Clock net "c2c_top_i/mig_7series_0/u_c2c_top_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.if_empty_r_reg[3]_0" driven by instance "c2c_top_i/mig_7series_0/u_c2c_top_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in" located at site "PHASER_IN_PHY_X1Y34"
#startgroup
create_pblock {CLKAG_c2c_top_i/mig_7series_0/u_c2c_top_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.if_empty_r_reg[3]_0}
add_cells_to_pblock [get_pblocks  {CLKAG_c2c_top_i/mig_7series_0/u_c2c_top_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.if_empty_r_reg[3]_0}] [get_cells -filter { PRIMITIVE_GROUP != I/O && IS_PRIMITIVE==1 && PRIMITIVE_LEVEL !=INTERNAL } -of_object [get_pins -filter {DIRECTION==IN} -of_objects [get_nets -hierarchical -filter {PARENT=="c2c_top_i/mig_7series_0/u_c2c_top_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.if_empty_r_reg[3]_0"}]]]
resize_pblock [get_pblocks {CLKAG_c2c_top_i/mig_7series_0/u_c2c_top_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.if_empty_r_reg[3]_0}] -add {CLOCKREGION_X1Y8:CLOCKREGION_X1Y8}
#endgroup

# Clock net "c2c_top_i/mig_7series_0/u_c2c_top_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/oserdes_clk" driven by instance "c2c_top_i/mig_7series_0/u_c2c_top_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out" located at site "PHASER_OUT_PHY_X1Y34"
#startgroup
create_pblock {CLKAG_c2c_top_i/mig_7series_0/u_c2c_top_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/oserdes_clk}
add_cells_to_pblock [get_pblocks  {CLKAG_c2c_top_i/mig_7series_0/u_c2c_top_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/oserdes_clk}] [get_cells -filter { PRIMITIVE_GROUP != I/O && IS_PRIMITIVE==1 && PRIMITIVE_LEVEL !=INTERNAL } -of_object [get_pins -filter {DIRECTION==IN} -of_objects [get_nets -hierarchical -filter {PARENT=="c2c_top_i/mig_7series_0/u_c2c_top_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/oserdes_clk"}]]]
resize_pblock [get_pblocks {CLKAG_c2c_top_i/mig_7series_0/u_c2c_top_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/oserdes_clk}] -add {CLOCKREGION_X1Y8:CLOCKREGION_X1Y8}
#endgroup

# Clock net "c2c_top_i/mig_7series_0/u_c2c_top_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/oserdes_clk_delayed" driven by instance "c2c_top_i/mig_7series_0/u_c2c_top_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out" located at site "PHASER_OUT_PHY_X1Y34"
#startgroup
create_pblock {CLKAG_c2c_top_i/mig_7series_0/u_c2c_top_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/oserdes_clk_delayed}
add_cells_to_pblock [get_pblocks  {CLKAG_c2c_top_i/mig_7series_0/u_c2c_top_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/oserdes_clk_delayed}] [get_cells -filter { PRIMITIVE_GROUP != I/O && IS_PRIMITIVE==1 && PRIMITIVE_LEVEL !=INTERNAL } -of_object [get_pins -filter {DIRECTION==IN} -of_objects [get_nets -hierarchical -filter {PARENT=="c2c_top_i/mig_7series_0/u_c2c_top_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/oserdes_clk_delayed"}]]]
resize_pblock [get_pblocks {CLKAG_c2c_top_i/mig_7series_0/u_c2c_top_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/oserdes_clk_delayed}] -add {CLOCKREGION_X1Y8:CLOCKREGION_X1Y8}
#endgroup

# Clock net "c2c_top_i/mig_7series_0/u_c2c_top_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/dq_gen_40.if_post_fifo_gen.if_empty_r_reg[3]_0" driven by instance "c2c_top_i/mig_7series_0/u_c2c_top_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_in_gen.phaser_in" located at site "PHASER_IN_PHY_X1Y35"
#startgroup
create_pblock {CLKAG_c2c_top_i/mig_7series_0/u_c2c_top_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/dq_gen_40.if_post_fifo_gen.if_empty_r_reg[3]_0}
add_cells_to_pblock [get_pblocks  {CLKAG_c2c_top_i/mig_7series_0/u_c2c_top_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/dq_gen_40.if_post_fifo_gen.if_empty_r_reg[3]_0}] [get_cells -filter { PRIMITIVE_GROUP != I/O && IS_PRIMITIVE==1 && PRIMITIVE_LEVEL !=INTERNAL } -of_object [get_pins -filter {DIRECTION==IN} -of_objects [get_nets -hierarchical -filter {PARENT=="c2c_top_i/mig_7series_0/u_c2c_top_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/dq_gen_40.if_post_fifo_gen.if_empty_r_reg[3]_0"}]]]
resize_pblock [get_pblocks {CLKAG_c2c_top_i/mig_7series_0/u_c2c_top_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/dq_gen_40.if_post_fifo_gen.if_empty_r_reg[3]_0}] -add {CLOCKREGION_X1Y8:CLOCKREGION_X1Y8}
#endgroup

# Clock net "c2c_top_i/mig_7series_0/u_c2c_top_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/oserdes_clk" driven by instance "c2c_top_i/mig_7series_0/u_c2c_top_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out" located at site "PHASER_OUT_PHY_X1Y35"
#startgroup
create_pblock {CLKAG_c2c_top_i/mig_7series_0/u_c2c_top_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/oserdes_clk}
add_cells_to_pblock [get_pblocks  {CLKAG_c2c_top_i/mig_7series_0/u_c2c_top_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/oserdes_clk}] [get_cells -filter { PRIMITIVE_GROUP != I/O && IS_PRIMITIVE==1 && PRIMITIVE_LEVEL !=INTERNAL } -of_object [get_pins -filter {DIRECTION==IN} -of_objects [get_nets -hierarchical -filter {PARENT=="c2c_top_i/mig_7series_0/u_c2c_top_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/oserdes_clk"}]]]
resize_pblock [get_pblocks {CLKAG_c2c_top_i/mig_7series_0/u_c2c_top_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/oserdes_clk}] -add {CLOCKREGION_X1Y8:CLOCKREGION_X1Y8}
#endgroup

# Clock net "c2c_top_i/mig_7series_0/u_c2c_top_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/oserdes_clk_delayed" driven by instance "c2c_top_i/mig_7series_0/u_c2c_top_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out" located at site "PHASER_OUT_PHY_X1Y35"
#startgroup
create_pblock {CLKAG_c2c_top_i/mig_7series_0/u_c2c_top_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/oserdes_clk_delayed}
add_cells_to_pblock [get_pblocks  {CLKAG_c2c_top_i/mig_7series_0/u_c2c_top_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/oserdes_clk_delayed}] [get_cells -filter { PRIMITIVE_GROUP != I/O && IS_PRIMITIVE==1 && PRIMITIVE_LEVEL !=INTERNAL } -of_object [get_pins -filter {DIRECTION==IN} -of_objects [get_nets -hierarchical -filter {PARENT=="c2c_top_i/mig_7series_0/u_c2c_top_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/oserdes_clk_delayed"}]]]
resize_pblock [get_pblocks {CLKAG_c2c_top_i/mig_7series_0/u_c2c_top_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/oserdes_clk_delayed}] -add {CLOCKREGION_X1Y8:CLOCKREGION_X1Y8}
#endgroup

# Clock net "c2c_top_i/mig_7series_0/u_c2c_top_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/oserdes_clk" driven by instance "c2c_top_i/mig_7series_0/u_c2c_top_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out" located at site "PHASER_OUT_PHY_X1Y28"
#startgroup
create_pblock {CLKAG_c2c_top_i/mig_7series_0/u_c2c_top_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/oserdes_clk}
add_cells_to_pblock [get_pblocks  {CLKAG_c2c_top_i/mig_7series_0/u_c2c_top_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/oserdes_clk}] [get_cells -filter { PRIMITIVE_GROUP != I/O && IS_PRIMITIVE==1 && PRIMITIVE_LEVEL !=INTERNAL } -of_object [get_pins -filter {DIRECTION==IN} -of_objects [get_nets -hierarchical -filter {PARENT=="c2c_top_i/mig_7series_0/u_c2c_top_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/oserdes_clk"}]]]
resize_pblock [get_pblocks {CLKAG_c2c_top_i/mig_7series_0/u_c2c_top_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/oserdes_clk}] -add {CLOCKREGION_X1Y7:CLOCKREGION_X1Y7}
#endgroup

# Clock net "c2c_top_i/mig_7series_0/u_c2c_top_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/oserdes_clk" driven by instance "c2c_top_i/mig_7series_0/u_c2c_top_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out" located at site "PHASER_OUT_PHY_X1Y29"
#startgroup
create_pblock {CLKAG_c2c_top_i/mig_7series_0/u_c2c_top_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/oserdes_clk}
add_cells_to_pblock [get_pblocks  {CLKAG_c2c_top_i/mig_7series_0/u_c2c_top_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/oserdes_clk}] [get_cells -filter { PRIMITIVE_GROUP != I/O && IS_PRIMITIVE==1 && PRIMITIVE_LEVEL !=INTERNAL } -of_object [get_pins -filter {DIRECTION==IN} -of_objects [get_nets -hierarchical -filter {PARENT=="c2c_top_i/mig_7series_0/u_c2c_top_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/oserdes_clk"}]]]
resize_pblock [get_pblocks {CLKAG_c2c_top_i/mig_7series_0/u_c2c_top_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/oserdes_clk}] -add {CLOCKREGION_X1Y7:CLOCKREGION_X1Y7}
#endgroup

# Clock net "c2c_top_i/mig_7series_0/u_c2c_top_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/oserdes_clk" driven by instance "c2c_top_i/mig_7series_0/u_c2c_top_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out" located at site "PHASER_OUT_PHY_X1Y30"
#startgroup
create_pblock {CLKAG_c2c_top_i/mig_7series_0/u_c2c_top_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/oserdes_clk}
add_cells_to_pblock [get_pblocks  {CLKAG_c2c_top_i/mig_7series_0/u_c2c_top_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/oserdes_clk}] [get_cells -filter { PRIMITIVE_GROUP != I/O && IS_PRIMITIVE==1 && PRIMITIVE_LEVEL !=INTERNAL } -of_object [get_pins -filter {DIRECTION==IN} -of_objects [get_nets -hierarchical -filter {PARENT=="c2c_top_i/mig_7series_0/u_c2c_top_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/oserdes_clk"}]]]
resize_pblock [get_pblocks {CLKAG_c2c_top_i/mig_7series_0/u_c2c_top_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/oserdes_clk}] -add {CLOCKREGION_X1Y7:CLOCKREGION_X1Y7}
#endgroup

# Clock net "c2c_top_i/mig_7series_0/u_c2c_top_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/oserdes_clk" driven by instance "c2c_top_i/mig_7series_0/u_c2c_top_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out" located at site "PHASER_OUT_PHY_X1Y31"
#startgroup
create_pblock {CLKAG_c2c_top_i/mig_7series_0/u_c2c_top_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/oserdes_clk}
add_cells_to_pblock [get_pblocks  {CLKAG_c2c_top_i/mig_7series_0/u_c2c_top_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/oserdes_clk}] [get_cells -filter { PRIMITIVE_GROUP != I/O && IS_PRIMITIVE==1 && PRIMITIVE_LEVEL !=INTERNAL } -of_object [get_pins -filter {DIRECTION==IN} -of_objects [get_nets -hierarchical -filter {PARENT=="c2c_top_i/mig_7series_0/u_c2c_top_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/oserdes_clk"}]]]
resize_pblock [get_pblocks {CLKAG_c2c_top_i/mig_7series_0/u_c2c_top_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/oserdes_clk}] -add {CLOCKREGION_X1Y7:CLOCKREGION_X1Y7}
#endgroup

# Clock net "c2c_top_i/mig_7series_0/u_c2c_top_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.if_empty_r_reg[3]_0" driven by instance "c2c_top_i/mig_7series_0/u_c2c_top_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_in_gen.phaser_in" located at site "PHASER_IN_PHY_X1Y24"
#startgroup
create_pblock {CLKAG_c2c_top_i/mig_7series_0/u_c2c_top_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.if_empty_r_reg[3]_0}
add_cells_to_pblock [get_pblocks  {CLKAG_c2c_top_i/mig_7series_0/u_c2c_top_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.if_empty_r_reg[3]_0}] [get_cells -filter { PRIMITIVE_GROUP != I/O && IS_PRIMITIVE==1 && PRIMITIVE_LEVEL !=INTERNAL } -of_object [get_pins -filter {DIRECTION==IN} -of_objects [get_nets -hierarchical -filter {PARENT=="c2c_top_i/mig_7series_0/u_c2c_top_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.if_empty_r_reg[3]_0"}]]]
resize_pblock [get_pblocks {CLKAG_c2c_top_i/mig_7series_0/u_c2c_top_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.if_empty_r_reg[3]_0}] -add {CLOCKREGION_X1Y6:CLOCKREGION_X1Y6}
#endgroup

# Clock net "c2c_top_i/mig_7series_0/u_c2c_top_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/oserdes_clk" driven by instance "c2c_top_i/mig_7series_0/u_c2c_top_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out" located at site "PHASER_OUT_PHY_X1Y24"
#startgroup
create_pblock {CLKAG_c2c_top_i/mig_7series_0/u_c2c_top_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/oserdes_clk}
add_cells_to_pblock [get_pblocks  {CLKAG_c2c_top_i/mig_7series_0/u_c2c_top_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/oserdes_clk}] [get_cells -filter { PRIMITIVE_GROUP != I/O && IS_PRIMITIVE==1 && PRIMITIVE_LEVEL !=INTERNAL } -of_object [get_pins -filter {DIRECTION==IN} -of_objects [get_nets -hierarchical -filter {PARENT=="c2c_top_i/mig_7series_0/u_c2c_top_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/oserdes_clk"}]]]
resize_pblock [get_pblocks {CLKAG_c2c_top_i/mig_7series_0/u_c2c_top_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/oserdes_clk}] -add {CLOCKREGION_X1Y6:CLOCKREGION_X1Y6}
#endgroup

# Clock net "c2c_top_i/mig_7series_0/u_c2c_top_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/oserdes_clk_delayed" driven by instance "c2c_top_i/mig_7series_0/u_c2c_top_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out" located at site "PHASER_OUT_PHY_X1Y24"
#startgroup
create_pblock {CLKAG_c2c_top_i/mig_7series_0/u_c2c_top_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/oserdes_clk_delayed}
add_cells_to_pblock [get_pblocks  {CLKAG_c2c_top_i/mig_7series_0/u_c2c_top_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/oserdes_clk_delayed}] [get_cells -filter { PRIMITIVE_GROUP != I/O && IS_PRIMITIVE==1 && PRIMITIVE_LEVEL !=INTERNAL } -of_object [get_pins -filter {DIRECTION==IN} -of_objects [get_nets -hierarchical -filter {PARENT=="c2c_top_i/mig_7series_0/u_c2c_top_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/oserdes_clk_delayed"}]]]
resize_pblock [get_pblocks {CLKAG_c2c_top_i/mig_7series_0/u_c2c_top_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/oserdes_clk_delayed}] -add {CLOCKREGION_X1Y6:CLOCKREGION_X1Y6}
#endgroup

# Clock net "c2c_top_i/mig_7series_0/u_c2c_top_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/dq_gen_40.if_post_fifo_gen.if_empty_r_reg[3]_0" driven by instance "c2c_top_i/mig_7series_0/u_c2c_top_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_in_gen.phaser_in" located at site "PHASER_IN_PHY_X1Y25"
#startgroup
create_pblock {CLKAG_c2c_top_i/mig_7series_0/u_c2c_top_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/dq_gen_40.if_post_fifo_gen.if_empty_r_reg[3]_0}
add_cells_to_pblock [get_pblocks  {CLKAG_c2c_top_i/mig_7series_0/u_c2c_top_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/dq_gen_40.if_post_fifo_gen.if_empty_r_reg[3]_0}] [get_cells -filter { PRIMITIVE_GROUP != I/O && IS_PRIMITIVE==1 && PRIMITIVE_LEVEL !=INTERNAL } -of_object [get_pins -filter {DIRECTION==IN} -of_objects [get_nets -hierarchical -filter {PARENT=="c2c_top_i/mig_7series_0/u_c2c_top_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/dq_gen_40.if_post_fifo_gen.if_empty_r_reg[3]_0"}]]]
resize_pblock [get_pblocks {CLKAG_c2c_top_i/mig_7series_0/u_c2c_top_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/dq_gen_40.if_post_fifo_gen.if_empty_r_reg[3]_0}] -add {CLOCKREGION_X1Y6:CLOCKREGION_X1Y6}
#endgroup

# Clock net "c2c_top_i/mig_7series_0/u_c2c_top_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/oserdes_clk" driven by instance "c2c_top_i/mig_7series_0/u_c2c_top_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out" located at site "PHASER_OUT_PHY_X1Y25"
#startgroup
create_pblock {CLKAG_c2c_top_i/mig_7series_0/u_c2c_top_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/oserdes_clk}
add_cells_to_pblock [get_pblocks  {CLKAG_c2c_top_i/mig_7series_0/u_c2c_top_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/oserdes_clk}] [get_cells -filter { PRIMITIVE_GROUP != I/O && IS_PRIMITIVE==1 && PRIMITIVE_LEVEL !=INTERNAL } -of_object [get_pins -filter {DIRECTION==IN} -of_objects [get_nets -hierarchical -filter {PARENT=="c2c_top_i/mig_7series_0/u_c2c_top_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/oserdes_clk"}]]]
resize_pblock [get_pblocks {CLKAG_c2c_top_i/mig_7series_0/u_c2c_top_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/oserdes_clk}] -add {CLOCKREGION_X1Y6:CLOCKREGION_X1Y6}
#endgroup

# Clock net "c2c_top_i/mig_7series_0/u_c2c_top_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/oserdes_clk_delayed" driven by instance "c2c_top_i/mig_7series_0/u_c2c_top_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out" located at site "PHASER_OUT_PHY_X1Y25"
#startgroup
create_pblock {CLKAG_c2c_top_i/mig_7series_0/u_c2c_top_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/oserdes_clk_delayed}
add_cells_to_pblock [get_pblocks  {CLKAG_c2c_top_i/mig_7series_0/u_c2c_top_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/oserdes_clk_delayed}] [get_cells -filter { PRIMITIVE_GROUP != I/O && IS_PRIMITIVE==1 && PRIMITIVE_LEVEL !=INTERNAL } -of_object [get_pins -filter {DIRECTION==IN} -of_objects [get_nets -hierarchical -filter {PARENT=="c2c_top_i/mig_7series_0/u_c2c_top_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/oserdes_clk_delayed"}]]]
resize_pblock [get_pblocks {CLKAG_c2c_top_i/mig_7series_0/u_c2c_top_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/oserdes_clk_delayed}] -add {CLOCKREGION_X1Y6:CLOCKREGION_X1Y6}
#endgroup

# Clock net "c2c_top_i/mig_7series_0/u_c2c_top_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.if_empty_r_reg[3]_0" driven by instance "c2c_top_i/mig_7series_0/u_c2c_top_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in" located at site "PHASER_IN_PHY_X1Y26"
#startgroup
create_pblock {CLKAG_c2c_top_i/mig_7series_0/u_c2c_top_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.if_empty_r_reg[3]_0}
add_cells_to_pblock [get_pblocks  {CLKAG_c2c_top_i/mig_7series_0/u_c2c_top_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.if_empty_r_reg[3]_0}] [get_cells -filter { PRIMITIVE_GROUP != I/O && IS_PRIMITIVE==1 && PRIMITIVE_LEVEL !=INTERNAL } -of_object [get_pins -filter {DIRECTION==IN} -of_objects [get_nets -hierarchical -filter {PARENT=="c2c_top_i/mig_7series_0/u_c2c_top_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.if_empty_r_reg[3]_0"}]]]
resize_pblock [get_pblocks {CLKAG_c2c_top_i/mig_7series_0/u_c2c_top_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.if_empty_r_reg[3]_0}] -add {CLOCKREGION_X1Y6:CLOCKREGION_X1Y6}
#endgroup

# Clock net "c2c_top_i/mig_7series_0/u_c2c_top_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/oserdes_clk" driven by instance "c2c_top_i/mig_7series_0/u_c2c_top_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out" located at site "PHASER_OUT_PHY_X1Y26"
#startgroup
create_pblock {CLKAG_c2c_top_i/mig_7series_0/u_c2c_top_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/oserdes_clk}
add_cells_to_pblock [get_pblocks  {CLKAG_c2c_top_i/mig_7series_0/u_c2c_top_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/oserdes_clk}] [get_cells -filter { PRIMITIVE_GROUP != I/O && IS_PRIMITIVE==1 && PRIMITIVE_LEVEL !=INTERNAL } -of_object [get_pins -filter {DIRECTION==IN} -of_objects [get_nets -hierarchical -filter {PARENT=="c2c_top_i/mig_7series_0/u_c2c_top_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/oserdes_clk"}]]]
resize_pblock [get_pblocks {CLKAG_c2c_top_i/mig_7series_0/u_c2c_top_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/oserdes_clk}] -add {CLOCKREGION_X1Y6:CLOCKREGION_X1Y6}
#endgroup

# Clock net "c2c_top_i/mig_7series_0/u_c2c_top_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/oserdes_clk_delayed" driven by instance "c2c_top_i/mig_7series_0/u_c2c_top_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out" located at site "PHASER_OUT_PHY_X1Y26"
#startgroup
create_pblock {CLKAG_c2c_top_i/mig_7series_0/u_c2c_top_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/oserdes_clk_delayed}
add_cells_to_pblock [get_pblocks  {CLKAG_c2c_top_i/mig_7series_0/u_c2c_top_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/oserdes_clk_delayed}] [get_cells -filter { PRIMITIVE_GROUP != I/O && IS_PRIMITIVE==1 && PRIMITIVE_LEVEL !=INTERNAL } -of_object [get_pins -filter {DIRECTION==IN} -of_objects [get_nets -hierarchical -filter {PARENT=="c2c_top_i/mig_7series_0/u_c2c_top_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/oserdes_clk_delayed"}]]]
resize_pblock [get_pblocks {CLKAG_c2c_top_i/mig_7series_0/u_c2c_top_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/oserdes_clk_delayed}] -add {CLOCKREGION_X1Y6:CLOCKREGION_X1Y6}
#endgroup

# Clock net "c2c_top_i/mig_7series_0/u_c2c_top_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/dq_gen_40.if_post_fifo_gen.if_empty_r_reg[3]_0" driven by instance "c2c_top_i/mig_7series_0/u_c2c_top_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_in_gen.phaser_in" located at site "PHASER_IN_PHY_X1Y27"
#startgroup
create_pblock {CLKAG_c2c_top_i/mig_7series_0/u_c2c_top_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/dq_gen_40.if_post_fifo_gen.if_empty_r_reg[3]_0}
add_cells_to_pblock [get_pblocks  {CLKAG_c2c_top_i/mig_7series_0/u_c2c_top_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/dq_gen_40.if_post_fifo_gen.if_empty_r_reg[3]_0}] [get_cells -filter { PRIMITIVE_GROUP != I/O && IS_PRIMITIVE==1 && PRIMITIVE_LEVEL !=INTERNAL } -of_object [get_pins -filter {DIRECTION==IN} -of_objects [get_nets -hierarchical -filter {PARENT=="c2c_top_i/mig_7series_0/u_c2c_top_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/dq_gen_40.if_post_fifo_gen.if_empty_r_reg[3]_0"}]]]
resize_pblock [get_pblocks {CLKAG_c2c_top_i/mig_7series_0/u_c2c_top_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/dq_gen_40.if_post_fifo_gen.if_empty_r_reg[3]_0}] -add {CLOCKREGION_X1Y6:CLOCKREGION_X1Y6}
#endgroup

# Clock net "c2c_top_i/mig_7series_0/u_c2c_top_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/oserdes_clk" driven by instance "c2c_top_i/mig_7series_0/u_c2c_top_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out" located at site "PHASER_OUT_PHY_X1Y27"
#startgroup
create_pblock {CLKAG_c2c_top_i/mig_7series_0/u_c2c_top_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/oserdes_clk}
add_cells_to_pblock [get_pblocks  {CLKAG_c2c_top_i/mig_7series_0/u_c2c_top_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/oserdes_clk}] [get_cells -filter { PRIMITIVE_GROUP != I/O && IS_PRIMITIVE==1 && PRIMITIVE_LEVEL !=INTERNAL } -of_object [get_pins -filter {DIRECTION==IN} -of_objects [get_nets -hierarchical -filter {PARENT=="c2c_top_i/mig_7series_0/u_c2c_top_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/oserdes_clk"}]]]
resize_pblock [get_pblocks {CLKAG_c2c_top_i/mig_7series_0/u_c2c_top_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/oserdes_clk}] -add {CLOCKREGION_X1Y6:CLOCKREGION_X1Y6}
#endgroup

# Clock net "c2c_top_i/mig_7series_0/u_c2c_top_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/oserdes_clk_delayed" driven by instance "c2c_top_i/mig_7series_0/u_c2c_top_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out" located at site "PHASER_OUT_PHY_X1Y27"
#startgroup
create_pblock {CLKAG_c2c_top_i/mig_7series_0/u_c2c_top_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/oserdes_clk_delayed}
add_cells_to_pblock [get_pblocks  {CLKAG_c2c_top_i/mig_7series_0/u_c2c_top_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/oserdes_clk_delayed}] [get_cells -filter { PRIMITIVE_GROUP != I/O && IS_PRIMITIVE==1 && PRIMITIVE_LEVEL !=INTERNAL } -of_object [get_pins -filter {DIRECTION==IN} -of_objects [get_nets -hierarchical -filter {PARENT=="c2c_top_i/mig_7series_0/u_c2c_top_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/oserdes_clk_delayed"}]]]
resize_pblock [get_pblocks {CLKAG_c2c_top_i/mig_7series_0/u_c2c_top_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/oserdes_clk_delayed}] -add {CLOCKREGION_X1Y6:CLOCKREGION_X1Y6}
#endgroup
