
Bastian_freeRTOS-TRACE.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .text         00005a74  00000000  00000000  00008000  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .got          00000208  00005a74  00005a74  0000da74  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  2 .got.plt      0000000c  00005c7c  00005c7c  0000dc7c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  3 .relocate     00000438  20000000  00005c88  00010000  2**3
                  CONTENTS, ALLOC, LOAD, DATA
  4 .bss          00001a68  20000438  000060c0  00010438  2**2
                  ALLOC
  5 .stack        00002000  20001ea0  00007b28  00010438  2**0
                  ALLOC
  6 .ARM.attributes 00000028  00000000  00000000  00010438  2**0
                  CONTENTS, READONLY
  7 .comment      0000005b  00000000  00000000  00010460  2**0
                  CONTENTS, READONLY
  8 .debug_info   00025308  00000000  00000000  000104bb  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_abbrev 000033f9  00000000  00000000  000357c3  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_loc    00007fd1  00000000  00000000  00038bbc  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_aranges 00000798  00000000  00000000  00040b8d  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_ranges 00000828  00000000  00000000  00041325  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_line   0000642c  00000000  00000000  00041b4d  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_str    00006c88  00000000  00000000  00047f79  2**0
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_frame  00001604  00000000  00000000  0004ec04  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00000000 <_sfixed>:
       0:	20003ea0 	.word	0x20003ea0
       4:	00004c3d 	.word	0x00004c3d
       8:	00004c39 	.word	0x00004c39
       c:	00004c39 	.word	0x00004c39
	...
      2c:	00002e41 	.word	0x00002e41
	...
      38:	00002eb5 	.word	0x00002eb5
      3c:	00002ef9 	.word	0x00002ef9
      40:	00004c39 	.word	0x00004c39
      44:	00004c39 	.word	0x00004c39
      48:	00004c39 	.word	0x00004c39
      4c:	00004c39 	.word	0x00004c39
      50:	00004c39 	.word	0x00004c39
      54:	00004c39 	.word	0x00004c39
      58:	00004c39 	.word	0x00004c39
      5c:	00004c39 	.word	0x00004c39
      60:	00004c39 	.word	0x00004c39
      64:	000026a1 	.word	0x000026a1
      68:	000026b5 	.word	0x000026b5
      6c:	000026c9 	.word	0x000026c9
      70:	000026dd 	.word	0x000026dd
	...
      7c:	00004c39 	.word	0x00004c39
      80:	00004c39 	.word	0x00004c39
      84:	00004c39 	.word	0x00004c39
      88:	00004c39 	.word	0x00004c39
      8c:	00004c39 	.word	0x00004c39
      90:	00004c39 	.word	0x00004c39
	...
      9c:	00004c39 	.word	0x00004c39
      a0:	00004c39 	.word	0x00004c39
      a4:	00004c39 	.word	0x00004c39
      a8:	00004c39 	.word	0x00004c39
      ac:	00004c39 	.word	0x00004c39

000000b0 <__do_global_dtors_aux>:
      b0:	b510      	push	{r4, lr}
      b2:	4c06      	ldr	r4, [pc, #24]	; (cc <__do_global_dtors_aux+0x1c>)
      b4:	7823      	ldrb	r3, [r4, #0]
      b6:	2b00      	cmp	r3, #0
      b8:	d107      	bne.n	ca <__do_global_dtors_aux+0x1a>
      ba:	4b05      	ldr	r3, [pc, #20]	; (d0 <__do_global_dtors_aux+0x20>)
      bc:	2b00      	cmp	r3, #0
      be:	d002      	beq.n	c6 <__do_global_dtors_aux+0x16>
      c0:	4804      	ldr	r0, [pc, #16]	; (d4 <__do_global_dtors_aux+0x24>)
      c2:	e000      	b.n	c6 <__do_global_dtors_aux+0x16>
      c4:	bf00      	nop
      c6:	2301      	movs	r3, #1
      c8:	7023      	strb	r3, [r4, #0]
      ca:	bd10      	pop	{r4, pc}
      cc:	20000438 	.word	0x20000438
      d0:	00000000 	.word	0x00000000
      d4:	00005a74 	.word	0x00005a74

000000d8 <frame_dummy>:
      d8:	b508      	push	{r3, lr}
      da:	4b08      	ldr	r3, [pc, #32]	; (fc <frame_dummy+0x24>)
      dc:	2b00      	cmp	r3, #0
      de:	d003      	beq.n	e8 <frame_dummy+0x10>
      e0:	4807      	ldr	r0, [pc, #28]	; (100 <frame_dummy+0x28>)
      e2:	4908      	ldr	r1, [pc, #32]	; (104 <frame_dummy+0x2c>)
      e4:	e000      	b.n	e8 <frame_dummy+0x10>
      e6:	bf00      	nop
      e8:	4807      	ldr	r0, [pc, #28]	; (108 <frame_dummy+0x30>)
      ea:	6803      	ldr	r3, [r0, #0]
      ec:	2b00      	cmp	r3, #0
      ee:	d003      	beq.n	f8 <frame_dummy+0x20>
      f0:	4b06      	ldr	r3, [pc, #24]	; (10c <frame_dummy+0x34>)
      f2:	2b00      	cmp	r3, #0
      f4:	d000      	beq.n	f8 <frame_dummy+0x20>
      f6:	4798      	blx	r3
      f8:	bd08      	pop	{r3, pc}
      fa:	46c0      	nop			; (mov r8, r8)
      fc:	00000000 	.word	0x00000000
     100:	00005a74 	.word	0x00005a74
     104:	2000043c 	.word	0x2000043c
     108:	00005a74 	.word	0x00005a74
     10c:	00000000 	.word	0x00000000

00000110 <irda_communication_task>:

//#define IRDA_BEACON_PING	(( uint8_t ) 0x01 )		// This is the 
uint8_t irda_comm_state;
uint8_t irda_tx_array[6] = { 0 };
uint8_t irda_rx_array[6] = { 0 };
void irda_communication_task(void) {
     110:	b5f0      	push	{r4, r5, r6, r7, lr}
     112:	4657      	mov	r7, sl
     114:	464e      	mov	r6, r9
     116:	4645      	mov	r5, r8
     118:	b4e0      	push	{r5, r6, r7}
     11a:	b084      	sub	sp, #16
     11c:	4c5f      	ldr	r4, [pc, #380]	; (29c <irda_communication_task+0x18c>)
     11e:	447c      	add	r4, pc
	
	// Start this task by pinging out
	irda_comm_state = IRDA_SLAT_PING;
     120:	4b5f      	ldr	r3, [pc, #380]	; (2a0 <irda_communication_task+0x190>)
     122:	58e3      	ldr	r3, [r4, r3]
     124:	9302      	str	r3, [sp, #8]
     126:	2301      	movs	r3, #1
     128:	9902      	ldr	r1, [sp, #8]
     12a:	700b      	strb	r3, [r1, #0]
	
	while (1) {
		//port_pin_toggle_output_level(LED_BUSY);
		//vTracePrintF(event_channel, "IRDA: %d", irda_comm_state);
		switch( irda_comm_state )
     12c:	4b5c      	ldr	r3, [pc, #368]	; (2a0 <irda_communication_task+0x190>)
     12e:	58e2      	ldr	r2, [r4, r3]
     130:	4692      	mov	sl, r2
				usart_read_buffer_job( &irda_master, irda_rx_array, 3 );	// Try to get the 3-Byte ping
			break;
			case IRDA_SLAT_FIRST:  // Send the response back and reset
				
				// Send out the ping and wait
				irda_tx_array[0] = 0xBB;
     132:	23bb      	movs	r3, #187	; 0xbb
     134:	4698      	mov	r8, r3
				irda_tx_array[3] = slat.system_address;
				
				//vTracePrintF(event_channel, "Send Resp.");
				
				// Send this data now
				xTimerReset( timer_IrDA_Ping, 0 );
     136:	2500      	movs	r5, #0
	irda_comm_state = IRDA_SLAT_PING;
	
	while (1) {
		//port_pin_toggle_output_level(LED_BUSY);
		//vTracePrintF(event_channel, "IRDA: %d", irda_comm_state);
		switch( irda_comm_state )
     138:	4656      	mov	r6, sl
     13a:	7833      	ldrb	r3, [r6, #0]
     13c:	2b02      	cmp	r3, #2
     13e:	d036      	beq.n	1ae <irda_communication_task+0x9e>
     140:	2b05      	cmp	r3, #5
     142:	d058      	beq.n	1f6 <irda_communication_task+0xe6>
     144:	2b01      	cmp	r3, #1
     146:	d000      	beq.n	14a <irda_communication_task+0x3a>
     148:	e097      	b.n	27a <irda_communication_task+0x16a>
		{
			case IRDA_SLAT_PING:
				irda_timed_out = pdFALSE;
     14a:	4b56      	ldr	r3, [pc, #344]	; (2a4 <irda_communication_task+0x194>)
     14c:	58e3      	ldr	r3, [r4, r3]
     14e:	601d      	str	r5, [r3, #0]
				//port_pin_set_output_level(LED_ERROR, pdFALSE);
				//port_pin_set_output_level(LED_BUSY, pdFALSE); // UNCOMMENT
				
				// Start the necessary timers 
				//vTracePrintF(event_channel, "Rx Request.");
				xTimerReset( timer_IrDA_Ping, 0 );
     150:	4b55      	ldr	r3, [pc, #340]	; (2a8 <irda_communication_task+0x198>)
     152:	58e3      	ldr	r3, [r4, r3]
     154:	681e      	ldr	r6, [r3, #0]
     156:	4b55      	ldr	r3, [pc, #340]	; (2ac <irda_communication_task+0x19c>)
     158:	58e3      	ldr	r3, [r4, r3]
     15a:	4798      	blx	r3
     15c:	1c02      	adds	r2, r0, #0
     15e:	9500      	str	r5, [sp, #0]
     160:	1c30      	adds	r0, r6, #0
     162:	2102      	movs	r1, #2
     164:	1c2b      	adds	r3, r5, #0
     166:	4e52      	ldr	r6, [pc, #328]	; (2b0 <irda_communication_task+0x1a0>)
     168:	59a6      	ldr	r6, [r4, r6]
     16a:	47b0      	blx	r6
	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);

	/* Get a pointer to the hardware module instance */
	SercomUsart *const usart_hw = &(module->hw->USART);
     16c:	4b51      	ldr	r3, [pc, #324]	; (2b4 <irda_communication_task+0x1a4>)
     16e:	58e3      	ldr	r3, [r4, r3]
     170:	681a      	ldr	r2, [r3, #0]
	Assert(module->hw);

	SercomUsart *const usart_hw = &(module->hw->USART);

#ifdef FEATURE_USART_SYNC_SCHEME_V2
	return (usart_hw->SYNCBUSY.reg);
     172:	69d3      	ldr	r3, [r2, #28]
		const struct usart_module *const module)
{
	/* Sanity check */
	Assert(module);

	while (usart_is_syncing(module)) {
     174:	2b00      	cmp	r3, #0
     176:	d1fc      	bne.n	172 <irda_communication_task+0x62>
	_usart_wait_for_sync(module);

	switch (transceiver_type) {
		case USART_TRANSCEIVER_RX:
			/* Enable RX */
			usart_hw->CTRLB.reg |= SERCOM_USART_CTRLB_RXEN;
     178:	6851      	ldr	r1, [r2, #4]
     17a:	2380      	movs	r3, #128	; 0x80
     17c:	029b      	lsls	r3, r3, #10
     17e:	430b      	orrs	r3, r1
     180:	6053      	str	r3, [r2, #4]
			module->receiver_enabled = true;
     182:	4b4c      	ldr	r3, [pc, #304]	; (2b4 <irda_communication_task+0x1a4>)
     184:	58e3      	ldr	r3, [r4, r3]
     186:	9302      	str	r3, [sp, #8]
     188:	2301      	movs	r3, #1
     18a:	9f02      	ldr	r7, [sp, #8]
     18c:	71bb      	strb	r3, [r7, #6]
	Assert(module->hw);

	SercomUsart *const usart_hw = &(module->hw->USART);

#ifdef FEATURE_USART_SYNC_SCHEME_V2
	return (usart_hw->SYNCBUSY.reg);
     18e:	69d1      	ldr	r1, [r2, #28]
		const struct usart_module *const module)
{
	/* Sanity check */
	Assert(module);

	while (usart_is_syncing(module)) {
     190:	2900      	cmp	r1, #0
     192:	d1fc      	bne.n	18e <irda_communication_task+0x7e>
				//xTimerReset( timer_IrDA_Sync, 0 );	// Reset, immediately, the syncing timers
				
				usart_enable_transceiver( &irda_master, USART_TRANSCEIVER_RX );	// Enable Receiving Transceiver
				usart_read_buffer_job( &irda_master, irda_rx_array, 3 );	// Try to get the 3-Byte ping
     194:	4b47      	ldr	r3, [pc, #284]	; (2b4 <irda_communication_task+0x1a4>)
     196:	58e3      	ldr	r3, [r4, r3]
     198:	9302      	str	r3, [sp, #8]
     19a:	4b47      	ldr	r3, [pc, #284]	; (2b8 <irda_communication_task+0x1a8>)
     19c:	58e3      	ldr	r3, [r4, r3]
     19e:	9303      	str	r3, [sp, #12]
     1a0:	9802      	ldr	r0, [sp, #8]
     1a2:	1c19      	adds	r1, r3, #0
     1a4:	2203      	movs	r2, #3
     1a6:	4b45      	ldr	r3, [pc, #276]	; (2bc <irda_communication_task+0x1ac>)
     1a8:	58e3      	ldr	r3, [r4, r3]
     1aa:	4798      	blx	r3
			break;
     1ac:	e065      	b.n	27a <irda_communication_task+0x16a>
			case IRDA_SLAT_FIRST:  // Send the response back and reset
				
				// Send out the ping and wait
				irda_tx_array[0] = 0xBB;
     1ae:	4b44      	ldr	r3, [pc, #272]	; (2c0 <irda_communication_task+0x1b0>)
     1b0:	58e6      	ldr	r6, [r4, r3]
     1b2:	4641      	mov	r1, r8
     1b4:	7031      	strb	r1, [r6, #0]
				irda_tx_array[1] = 0xBB;
     1b6:	7071      	strb	r1, [r6, #1]
				irda_tx_array[2] = 0xBB;
     1b8:	70b1      	strb	r1, [r6, #2]
				irda_tx_array[3] = slat.system_address;
     1ba:	4b42      	ldr	r3, [pc, #264]	; (2c4 <irda_communication_task+0x1b4>)
     1bc:	58e3      	ldr	r3, [r4, r3]
     1be:	9302      	str	r3, [sp, #8]
     1c0:	781b      	ldrb	r3, [r3, #0]
     1c2:	70f3      	strb	r3, [r6, #3]
				
				//vTracePrintF(event_channel, "Send Resp.");
				
				// Send this data now
				xTimerReset( timer_IrDA_Ping, 0 );
     1c4:	4b38      	ldr	r3, [pc, #224]	; (2a8 <irda_communication_task+0x198>)
     1c6:	58e3      	ldr	r3, [r4, r3]
     1c8:	681a      	ldr	r2, [r3, #0]
     1ca:	4691      	mov	r9, r2
     1cc:	4b37      	ldr	r3, [pc, #220]	; (2ac <irda_communication_task+0x19c>)
     1ce:	58e3      	ldr	r3, [r4, r3]
     1d0:	4798      	blx	r3
     1d2:	1c02      	adds	r2, r0, #0
     1d4:	9500      	str	r5, [sp, #0]
     1d6:	4648      	mov	r0, r9
     1d8:	2102      	movs	r1, #2
     1da:	1c2b      	adds	r3, r5, #0
     1dc:	4f34      	ldr	r7, [pc, #208]	; (2b0 <irda_communication_task+0x1a0>)
     1de:	59e7      	ldr	r7, [r4, r7]
     1e0:	47b8      	blx	r7
				usart_write_buffer_job(&irda_master, irda_tx_array, 4);
     1e2:	4b34      	ldr	r3, [pc, #208]	; (2b4 <irda_communication_task+0x1a4>)
     1e4:	58e3      	ldr	r3, [r4, r3]
     1e6:	9302      	str	r3, [sp, #8]
     1e8:	1c18      	adds	r0, r3, #0
     1ea:	1c31      	adds	r1, r6, #0
     1ec:	2204      	movs	r2, #4
     1ee:	4b36      	ldr	r3, [pc, #216]	; (2c8 <irda_communication_task+0x1b8>)
     1f0:	58e3      	ldr	r3, [r4, r3]
     1f2:	4798      	blx	r3
			break;
     1f4:	e041      	b.n	27a <irda_communication_task+0x16a>
			case IRDA_SLAT_STAGE_7A:
				// Post r010716-1818:: This stage sends the next message 0xDD
				// Send out the ping and wait
				// Send out the ping and wait
				irda_tx_array[0] = slat.system_address;
     1f6:	4b33      	ldr	r3, [pc, #204]	; (2c4 <irda_communication_task+0x1b4>)
     1f8:	58e3      	ldr	r3, [r4, r3]
     1fa:	9302      	str	r3, [sp, #8]
     1fc:	781b      	ldrb	r3, [r3, #0]
     1fe:	4a30      	ldr	r2, [pc, #192]	; (2c0 <irda_communication_task+0x1b0>)
     200:	58a2      	ldr	r2, [r4, r2]
     202:	7013      	strb	r3, [r2, #0]
				
				// Will the motor report the job right now?
				if ( motor.motor_report_past_job ) {
     204:	4b31      	ldr	r3, [pc, #196]	; (2cc <irda_communication_task+0x1bc>)
     206:	58e3      	ldr	r3, [r4, r3]
     208:	9302      	str	r3, [sp, #8]
     20a:	2342      	movs	r3, #66	; 0x42
     20c:	9902      	ldr	r1, [sp, #8]
     20e:	5ccb      	ldrb	r3, [r1, r3]
     210:	2b00      	cmp	r3, #0
     212:	d00a      	beq.n	22a <irda_communication_task+0x11a>
					irda_tx_array[1] = motor.motor_job_number;
     214:	4b2d      	ldr	r3, [pc, #180]	; (2cc <irda_communication_task+0x1bc>)
     216:	58e2      	ldr	r2, [r4, r3]
     218:	2344      	movs	r3, #68	; 0x44
     21a:	5cd1      	ldrb	r1, [r2, r3]
     21c:	4b28      	ldr	r3, [pc, #160]	; (2c0 <irda_communication_task+0x1b0>)
     21e:	58e3      	ldr	r3, [r4, r3]
     220:	7059      	strb	r1, [r3, #1]
					irda_tx_array[2] = motor.motor_job_report;
     222:	2143      	movs	r1, #67	; 0x43
     224:	5c52      	ldrb	r2, [r2, r1]
     226:	709a      	strb	r2, [r3, #2]
     228:	e003      	b.n	232 <irda_communication_task+0x122>
				} else {
					irda_tx_array[1] = 0x00;
     22a:	4b25      	ldr	r3, [pc, #148]	; (2c0 <irda_communication_task+0x1b0>)
     22c:	58e3      	ldr	r3, [r4, r3]
     22e:	705d      	strb	r5, [r3, #1]
					irda_tx_array[2] = 0x00;
     230:	709d      	strb	r5, [r3, #2]
				}
				
				motor.motor_report_past_job = false;
     232:	4b26      	ldr	r3, [pc, #152]	; (2cc <irda_communication_task+0x1bc>)
     234:	58e3      	ldr	r3, [r4, r3]
     236:	2242      	movs	r2, #66	; 0x42
     238:	549d      	strb	r5, [r3, r2]
				
				irda_tx_array[3] = motor.health;
     23a:	789b      	ldrb	r3, [r3, #2]
     23c:	4a20      	ldr	r2, [pc, #128]	; (2c0 <irda_communication_task+0x1b0>)
     23e:	58a7      	ldr	r7, [r4, r2]
     240:	70fb      	strb	r3, [r7, #3]
				
				crc_generate(&irda_tx_array, 4);	// Generate the CRC byte for this packet
     242:	1c38      	adds	r0, r7, #0
     244:	2104      	movs	r1, #4
     246:	4b22      	ldr	r3, [pc, #136]	; (2d0 <irda_communication_task+0x1c0>)
     248:	58e3      	ldr	r3, [r4, r3]
     24a:	4798      	blx	r3
				
				//vTracePrintF(event_channel, "Send Resp.");
				
				// Send this data now
				xTimerReset( timer_IrDA_Ping, 0 );
     24c:	4b16      	ldr	r3, [pc, #88]	; (2a8 <irda_communication_task+0x198>)
     24e:	58e3      	ldr	r3, [r4, r3]
     250:	681e      	ldr	r6, [r3, #0]
     252:	4b16      	ldr	r3, [pc, #88]	; (2ac <irda_communication_task+0x19c>)
     254:	58e3      	ldr	r3, [r4, r3]
     256:	4798      	blx	r3
     258:	1c02      	adds	r2, r0, #0
     25a:	9500      	str	r5, [sp, #0]
     25c:	1c30      	adds	r0, r6, #0
     25e:	2102      	movs	r1, #2
     260:	1c2b      	adds	r3, r5, #0
     262:	4e13      	ldr	r6, [pc, #76]	; (2b0 <irda_communication_task+0x1a0>)
     264:	59a6      	ldr	r6, [r4, r6]
     266:	47b0      	blx	r6
				usart_write_buffer_job(&irda_master, irda_tx_array, 5);
     268:	4b12      	ldr	r3, [pc, #72]	; (2b4 <irda_communication_task+0x1a4>)
     26a:	58e3      	ldr	r3, [r4, r3]
     26c:	9303      	str	r3, [sp, #12]
     26e:	1c18      	adds	r0, r3, #0
     270:	1c39      	adds	r1, r7, #0
     272:	2205      	movs	r2, #5
     274:	4b14      	ldr	r3, [pc, #80]	; (2c8 <irda_communication_task+0x1b8>)
     276:	58e3      	ldr	r3, [r4, r3]
     278:	4798      	blx	r3
 *
 * Enables global interrupts in the device to fire any enabled interrupt handlers.
 */
static inline void system_interrupt_enable_global(void)
{
	cpu_irq_enable();
     27a:	4b16      	ldr	r3, [pc, #88]	; (2d4 <irda_communication_task+0x1c4>)
     27c:	58e6      	ldr	r6, [r4, r3]
     27e:	2301      	movs	r3, #1
     280:	7033      	strb	r3, [r6, #0]
    This function ensures the apparent order of the explicit memory operations before
    and after the instruction, without ensuring their completion.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __DMB(void)
{
  __ASM volatile ("dmb");
     282:	f3bf 8f5f 	dmb	sy
  This function enables IRQ interrupts by clearing the I-bit in the CPSR.
  Can only be executed in Privileged modes.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __enable_irq(void)
{
  __ASM volatile ("cpsie i" : : : "memory");
     286:	b662      	cpsie	i
			break;
		}
		
		system_interrupt_enable_global();
		vTaskSuspend( NULL );
     288:	1c28      	adds	r0, r5, #0
     28a:	4b13      	ldr	r3, [pc, #76]	; (2d8 <irda_communication_task+0x1c8>)
     28c:	58e3      	ldr	r3, [r4, r3]
     28e:	4798      	blx	r3
  This function disables IRQ interrupts by setting the I-bit in the CPSR.
  Can only be executed in Privileged modes.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
     290:	b672      	cpsid	i
     292:	f3bf 8f5f 	dmb	sy
 * Disabled global interrupts in the device, preventing any enabled interrupt
 * handlers from executing.
 */
static inline void system_interrupt_disable_global(void)
{
	cpu_irq_disable();
     296:	7035      	strb	r5, [r6, #0]
     298:	e74e      	b.n	138 <irda_communication_task+0x28>
     29a:	46c0      	nop			; (mov r8, r8)
     29c:	00005952 	.word	0x00005952
     2a0:	000000c4 	.word	0x000000c4
     2a4:	00000130 	.word	0x00000130
     2a8:	00000128 	.word	0x00000128
     2ac:	000000bc 	.word	0x000000bc
     2b0:	00000118 	.word	0x00000118
     2b4:	0000011c 	.word	0x0000011c
     2b8:	0000002c 	.word	0x0000002c
     2bc:	00000188 	.word	0x00000188
     2c0:	0000009c 	.word	0x0000009c
     2c4:	00000020 	.word	0x00000020
     2c8:	000001e4 	.word	0x000001e4
     2cc:	000001a8 	.word	0x000001a8
     2d0:	00000150 	.word	0x00000150
     2d4:	00000090 	.word	0x00000090
     2d8:	00000120 	.word	0x00000120

000002dc <timer_irda_ping_callback>:
}


// vTracePrintF(event_channel, "IrDA Reset!");
void timer_irda_ping_callback(TimerHandle_t pxTimer) 
{
     2dc:	b510      	push	{r4, lr}
     2de:	b082      	sub	sp, #8
     2e0:	4c21      	ldr	r4, [pc, #132]	; (368 <timer_irda_ping_callback+0x8c>)
     2e2:	447c      	add	r4, pc
     2e4:	b672      	cpsid	i
     2e6:	f3bf 8f5f 	dmb	sy
     2ea:	4b20      	ldr	r3, [pc, #128]	; (36c <timer_irda_ping_callback+0x90>)
     2ec:	58e3      	ldr	r3, [r4, r3]
     2ee:	9301      	str	r3, [sp, #4]
     2f0:	2300      	movs	r3, #0
     2f2:	9a01      	ldr	r2, [sp, #4]
     2f4:	7013      	strb	r3, [r2, #0]
	system_interrupt_disable_global();
	
	configASSERT( pxTimer );
     2f6:	2800      	cmp	r0, #0
     2f8:	d101      	bne.n	2fe <timer_irda_ping_callback+0x22>
     2fa:	b672      	cpsid	i
     2fc:	e7fe      	b.n	2fc <timer_irda_ping_callback+0x20>
	
	switch ( irda_comm_state ) {
     2fe:	4b1c      	ldr	r3, [pc, #112]	; (370 <timer_irda_ping_callback+0x94>)
     300:	58e3      	ldr	r3, [r4, r3]
     302:	7818      	ldrb	r0, [r3, #0]
     304:	3801      	subs	r0, #1
     306:	2805      	cmp	r0, #5
     308:	d822      	bhi.n	350 <timer_irda_ping_callback+0x74>
     30a:	f005 fa0f 	bl	572c <__gnu_thumb1_case_uqi>
     30e:	210f      	.short	0x210f
     310:	09032103 	.word	0x09032103
			// r010716-1608: IRDA_SLAT_FIRST_RESPONSE T.O. code
		case IRDA_SLAT_FIRST_RESPONSE:
		case IRDA_SLAT_STAGE_7A:
			motor.job_is_incoming = false;
     314:	4b17      	ldr	r3, [pc, #92]	; (374 <timer_irda_ping_callback+0x98>)
     316:	58e3      	ldr	r3, [r4, r3]
     318:	9301      	str	r3, [sp, #4]
     31a:	2300      	movs	r3, #0
     31c:	9a01      	ldr	r2, [sp, #4]
     31e:	7113      	strb	r3, [r2, #4]
		case IRDA_SLAT_STAGE_7B:
			irda_comm_state = IRDA_SLAT_PING;	// Go back to the Ping Mode
     320:	4b13      	ldr	r3, [pc, #76]	; (370 <timer_irda_ping_callback+0x94>)
     322:	58e3      	ldr	r3, [r4, r3]
     324:	9301      	str	r3, [sp, #4]
     326:	2301      	movs	r3, #1
     328:	9a01      	ldr	r2, [sp, #4]
     32a:	7013      	strb	r3, [r2, #0]
		case IRDA_SLAT_PING:
			irda_timed_out = pdTRUE;
     32c:	4b12      	ldr	r3, [pc, #72]	; (378 <timer_irda_ping_callback+0x9c>)
     32e:	58e3      	ldr	r3, [r4, r3]
     330:	2201      	movs	r2, #1
     332:	601a      	str	r2, [r3, #0]
			//port_pin_set_output_level(LED_ERROR, pdFALSE);
			
			//port_pin_set_output_level(LED_BUSY, pdFALSE); // UNCOMMENT!
			// There was no significant response to the ping,
			// Reset accordingly
			usart_abort_job( &irda_master, USART_TRANSCEIVER_RX );
     334:	4b11      	ldr	r3, [pc, #68]	; (37c <timer_irda_ping_callback+0xa0>)
     336:	58e3      	ldr	r3, [r4, r3]
     338:	9301      	str	r3, [sp, #4]
     33a:	1c18      	adds	r0, r3, #0
     33c:	2100      	movs	r1, #0
     33e:	4b10      	ldr	r3, [pc, #64]	; (380 <timer_irda_ping_callback+0xa4>)
     340:	58e3      	ldr	r3, [r4, r3]
     342:	4798      	blx	r3
			
			// The IrDA task is now to reset and ping again
			vTaskResume( irda_task_handler );
     344:	4b0f      	ldr	r3, [pc, #60]	; (384 <timer_irda_ping_callback+0xa8>)
     346:	58e3      	ldr	r3, [r4, r3]
     348:	6818      	ldr	r0, [r3, #0]
     34a:	4b0f      	ldr	r3, [pc, #60]	; (388 <timer_irda_ping_callback+0xac>)
     34c:	58e3      	ldr	r3, [r4, r3]
     34e:	4798      	blx	r3
     350:	b672      	cpsid	i
     352:	f3bf 8f5f 	dmb	sy
     356:	4b05      	ldr	r3, [pc, #20]	; (36c <timer_irda_ping_callback+0x90>)
     358:	58e3      	ldr	r3, [r4, r3]
     35a:	9301      	str	r3, [sp, #4]
     35c:	2300      	movs	r3, #0
     35e:	9a01      	ldr	r2, [sp, #4]
     360:	7013      	strb	r3, [r2, #0]
		break;
	}	
	
	system_interrupt_disable_global();
}
     362:	b002      	add	sp, #8
     364:	bd10      	pop	{r4, pc}
     366:	46c0      	nop			; (mov r8, r8)
     368:	0000578e 	.word	0x0000578e
     36c:	00000090 	.word	0x00000090
     370:	000000c4 	.word	0x000000c4
     374:	000001a8 	.word	0x000001a8
     378:	00000130 	.word	0x00000130
     37c:	0000011c 	.word	0x0000011c
     380:	00000034 	.word	0x00000034
     384:	00000158 	.word	0x00000158
     388:	00000104 	.word	0x00000104

0000038c <get_system_address>:
	configASSERT( pxTimer );
	
	
}

void get_system_address(void) {
     38c:	b082      	sub	sp, #8
     38e:	4b2d      	ldr	r3, [pc, #180]	; (444 <get_system_address+0xb8>)
     390:	447b      	add	r3, pc
	slat.system_address = 0x00;
     392:	4a2d      	ldr	r2, [pc, #180]	; (448 <get_system_address+0xbc>)
     394:	589a      	ldr	r2, [r3, r2]
     396:	9201      	str	r2, [sp, #4]
     398:	2200      	movs	r2, #0
     39a:	9901      	ldr	r1, [sp, #4]
     39c:	700a      	strb	r2, [r1, #0]
		const uint8_t gpio_pin)
{
	PortGroup *const port_base = port_get_group_from_gpio_pin(gpio_pin);
	uint32_t pin_mask  = (1UL << (gpio_pin % 32));

	return (port_base->IN.reg & pin_mask);
     39e:	4a2b      	ldr	r2, [pc, #172]	; (44c <get_system_address+0xc0>)
     3a0:	6a12      	ldr	r2, [r2, #32]
	
	if ( port_pin_get_input_level(ADDR_BIT_7) ) {
     3a2:	0411      	lsls	r1, r2, #16
     3a4:	d505      	bpl.n	3b2 <get_system_address+0x26>
		slat.system_address = slat.system_address | 0b10000000;
     3a6:	4a28      	ldr	r2, [pc, #160]	; (448 <get_system_address+0xbc>)
     3a8:	589a      	ldr	r2, [r3, r2]
     3aa:	7810      	ldrb	r0, [r2, #0]
     3ac:	2180      	movs	r1, #128	; 0x80
     3ae:	4301      	orrs	r1, r0
     3b0:	7011      	strb	r1, [r2, #0]
     3b2:	4a26      	ldr	r2, [pc, #152]	; (44c <get_system_address+0xc0>)
     3b4:	6a12      	ldr	r2, [r2, #32]
	}
	
	if ( port_pin_get_input_level(ADDR_BIT_6) ) {
     3b6:	0751      	lsls	r1, r2, #29
     3b8:	d505      	bpl.n	3c6 <get_system_address+0x3a>
		slat.system_address = slat.system_address | 0b01000000;
     3ba:	4a23      	ldr	r2, [pc, #140]	; (448 <get_system_address+0xbc>)
     3bc:	589a      	ldr	r2, [r3, r2]
     3be:	7810      	ldrb	r0, [r2, #0]
     3c0:	2140      	movs	r1, #64	; 0x40
     3c2:	4301      	orrs	r1, r0
     3c4:	7011      	strb	r1, [r2, #0]
     3c6:	4a21      	ldr	r2, [pc, #132]	; (44c <get_system_address+0xc0>)
     3c8:	6a12      	ldr	r2, [r2, #32]
	}
	
	if ( port_pin_get_input_level(ADDR_BIT_5) ) {
     3ca:	0711      	lsls	r1, r2, #28
     3cc:	d505      	bpl.n	3da <get_system_address+0x4e>
		slat.system_address = slat.system_address | 0b00100000;
     3ce:	4a1e      	ldr	r2, [pc, #120]	; (448 <get_system_address+0xbc>)
     3d0:	589a      	ldr	r2, [r3, r2]
     3d2:	7810      	ldrb	r0, [r2, #0]
     3d4:	2120      	movs	r1, #32
     3d6:	4301      	orrs	r1, r0
     3d8:	7011      	strb	r1, [r2, #0]
     3da:	4a1c      	ldr	r2, [pc, #112]	; (44c <get_system_address+0xc0>)
     3dc:	6a12      	ldr	r2, [r2, #32]
	}
	
	if ( port_pin_get_input_level(ADDR_BIT_4) ) {
     3de:	06d1      	lsls	r1, r2, #27
     3e0:	d505      	bpl.n	3ee <get_system_address+0x62>
		slat.system_address = slat.system_address | 0b00010000;
     3e2:	4a19      	ldr	r2, [pc, #100]	; (448 <get_system_address+0xbc>)
     3e4:	589a      	ldr	r2, [r3, r2]
     3e6:	7810      	ldrb	r0, [r2, #0]
     3e8:	2110      	movs	r1, #16
     3ea:	4301      	orrs	r1, r0
     3ec:	7011      	strb	r1, [r2, #0]
     3ee:	4a17      	ldr	r2, [pc, #92]	; (44c <get_system_address+0xc0>)
     3f0:	6a12      	ldr	r2, [r2, #32]
	}
	
	if ( port_pin_get_input_level(ADDR_BIT_3) ) {
     3f2:	0691      	lsls	r1, r2, #26
     3f4:	d505      	bpl.n	402 <get_system_address+0x76>
		slat.system_address = slat.system_address | 0b00001000;
     3f6:	4a14      	ldr	r2, [pc, #80]	; (448 <get_system_address+0xbc>)
     3f8:	589a      	ldr	r2, [r3, r2]
     3fa:	7810      	ldrb	r0, [r2, #0]
     3fc:	2108      	movs	r1, #8
     3fe:	4301      	orrs	r1, r0
     400:	7011      	strb	r1, [r2, #0]
     402:	4a12      	ldr	r2, [pc, #72]	; (44c <get_system_address+0xc0>)
     404:	6a12      	ldr	r2, [r2, #32]
	}
	
	if ( port_pin_get_input_level(ADDR_BIT_2) ) {
     406:	0651      	lsls	r1, r2, #25
     408:	d505      	bpl.n	416 <get_system_address+0x8a>
		slat.system_address = slat.system_address | 0b00000100;
     40a:	4a0f      	ldr	r2, [pc, #60]	; (448 <get_system_address+0xbc>)
     40c:	589a      	ldr	r2, [r3, r2]
     40e:	7810      	ldrb	r0, [r2, #0]
     410:	2104      	movs	r1, #4
     412:	4301      	orrs	r1, r0
     414:	7011      	strb	r1, [r2, #0]
     416:	4a0d      	ldr	r2, [pc, #52]	; (44c <get_system_address+0xc0>)
     418:	6a12      	ldr	r2, [r2, #32]
	}
	
	if ( port_pin_get_input_level(ADDR_BIT_1) ) {
     41a:	0611      	lsls	r1, r2, #24
     41c:	d505      	bpl.n	42a <get_system_address+0x9e>
		slat.system_address = slat.system_address | 0b00000010;
     41e:	4a0a      	ldr	r2, [pc, #40]	; (448 <get_system_address+0xbc>)
     420:	589a      	ldr	r2, [r3, r2]
     422:	7810      	ldrb	r0, [r2, #0]
     424:	2102      	movs	r1, #2
     426:	4301      	orrs	r1, r0
     428:	7011      	strb	r1, [r2, #0]
     42a:	4a08      	ldr	r2, [pc, #32]	; (44c <get_system_address+0xc0>)
     42c:	6a12      	ldr	r2, [r2, #32]
	}
	
	if ( port_pin_get_input_level(ADDR_BIT_0) ) {
     42e:	00d1      	lsls	r1, r2, #3
     430:	d505      	bpl.n	43e <get_system_address+0xb2>
		slat.system_address = slat.system_address | 0b00000001;
     432:	4a05      	ldr	r2, [pc, #20]	; (448 <get_system_address+0xbc>)
     434:	589b      	ldr	r3, [r3, r2]
     436:	7819      	ldrb	r1, [r3, #0]
     438:	2201      	movs	r2, #1
     43a:	430a      	orrs	r2, r1
     43c:	701a      	strb	r2, [r3, #0]
	}
     43e:	b002      	add	sp, #8
     440:	4770      	bx	lr
     442:	46c0      	nop			; (mov r8, r8)
     444:	000056e0 	.word	0x000056e0
     448:	00000020 	.word	0x00000020
     44c:	41004400 	.word	0x41004400

00000450 <main>:
//traceLabel event_channel;

//struct tc_module tc_instance;

int main(void)
{
     450:	b5f0      	push	{r4, r5, r6, r7, lr}
     452:	4647      	mov	r7, r8
     454:	b480      	push	{r7}
     456:	b088      	sub	sp, #32
     458:	4c3b      	ldr	r4, [pc, #236]	; (548 <main+0xf8>)
     45a:	447c      	add	r4, pc
    /* Initialize the SAM system */
	system_init();
     45c:	4b3b      	ldr	r3, [pc, #236]	; (54c <main+0xfc>)
     45e:	58e3      	ldr	r3, [r4, r3]
     460:	4798      	blx	r3
	/* Sanity check arguments */
	Assert(config);

	/* Default configuration values */
	config->direction  = PORT_PIN_DIR_INPUT;
	config->input_pull = PORT_PIN_PULL_UP;
     462:	2201      	movs	r2, #1
     464:	4690      	mov	r8, r2
     466:	ad07      	add	r5, sp, #28
     468:	706a      	strb	r2, [r5, #1]
	config->powersave  = false;
     46a:	2700      	movs	r7, #0
     46c:	70af      	strb	r7, [r5, #2]
	//////////////////////////////////////////////////////////////////////////
	// Set the LED outputs for this board.
	struct port_config led_out;
	port_get_config_defaults(&led_out);
	
	led_out.direction = PORT_PIN_DIR_OUTPUT;
     46e:	702a      	strb	r2, [r5, #0]
	port_pin_set_config(LED_BUSY, &led_out);
     470:	201b      	movs	r0, #27
     472:	1c29      	adds	r1, r5, #0
     474:	4b36      	ldr	r3, [pc, #216]	; (550 <main+0x100>)
     476:	58e6      	ldr	r6, [r4, r3]
     478:	47b0      	blx	r6
	port_pin_set_config(LED_ERROR, &led_out);
     47a:	2019      	movs	r0, #25
     47c:	1c29      	adds	r1, r5, #0
     47e:	47b0      	blx	r6
{
	/* Sanity check arguments */
	Assert(config);

	/* Default configuration values */
	config->direction  = PORT_PIN_DIR_INPUT;
     480:	ad06      	add	r5, sp, #24
     482:	702f      	strb	r7, [r5, #0]
	config->input_pull = PORT_PIN_PULL_UP;
	config->powersave  = false;
     484:	70af      	strb	r7, [r5, #2]
	
	struct port_config sw_input;
	port_get_config_defaults(&sw_input);
	
	sw_input.direction = PORT_PIN_DIR_INPUT;
	sw_input.input_pull = PORT_PIN_PULL_DOWN;
     486:	2302      	movs	r3, #2
     488:	706b      	strb	r3, [r5, #1]
	
	// Set the pins for determining the address of the slat
	port_pin_set_config(ADDR_BIT_0, &sw_input);
     48a:	201c      	movs	r0, #28
     48c:	1c29      	adds	r1, r5, #0
     48e:	47b0      	blx	r6
	port_pin_set_config(ADDR_BIT_1, &sw_input);
     490:	2007      	movs	r0, #7
     492:	1c29      	adds	r1, r5, #0
     494:	47b0      	blx	r6
	port_pin_set_config(ADDR_BIT_2, &sw_input);
     496:	2006      	movs	r0, #6
     498:	1c29      	adds	r1, r5, #0
     49a:	47b0      	blx	r6
	port_pin_set_config(ADDR_BIT_3, &sw_input);
     49c:	2005      	movs	r0, #5
     49e:	1c29      	adds	r1, r5, #0
     4a0:	47b0      	blx	r6
	port_pin_set_config(ADDR_BIT_4, &sw_input);
     4a2:	2004      	movs	r0, #4
     4a4:	1c29      	adds	r1, r5, #0
     4a6:	47b0      	blx	r6
	port_pin_set_config(ADDR_BIT_5, &sw_input);
     4a8:	2003      	movs	r0, #3
     4aa:	1c29      	adds	r1, r5, #0
     4ac:	47b0      	blx	r6
	port_pin_set_config(ADDR_BIT_6, &sw_input);
     4ae:	2002      	movs	r0, #2
     4b0:	1c29      	adds	r1, r5, #0
     4b2:	47b0      	blx	r6
	port_pin_set_config(ADDR_BIT_7, &sw_input);
     4b4:	200f      	movs	r0, #15
     4b6:	1c29      	adds	r1, r5, #0
     4b8:	47b0      	blx	r6
	port_pin_set_config(ADDR_BIT_8, &sw_input);
     4ba:	200e      	movs	r0, #14
     4bc:	1c29      	adds	r1, r5, #0
     4be:	47b0      	blx	r6
	//////////////////////////////////////////////////////////////////////////
	//	Obtain the slat address
	get_system_address();
     4c0:	4b24      	ldr	r3, [pc, #144]	; (554 <main+0x104>)
     4c2:	58e3      	ldr	r3, [r4, r3]
     4c4:	4798      	blx	r3
	
	//////////////////////////////////////////////////////////////////////////
	// Start the IrDA communication port
	bastian_IrDA_configuration();
     4c6:	4b24      	ldr	r3, [pc, #144]	; (558 <main+0x108>)
     4c8:	58e3      	ldr	r3, [r4, r3]
     4ca:	4798      	blx	r3
	// Setting up the port for communication
	ebp_papst_motor_setup();
     4cc:	4b23      	ldr	r3, [pc, #140]	; (55c <main+0x10c>)
     4ce:	58e3      	ldr	r3, [r4, r3]
     4d0:	4798      	blx	r3
	//event_channel = xTraceOpenLabel("Debug");

	
	
	// Create the task
	xTaskCreate(irda_communication_task,
     4d2:	4b23      	ldr	r3, [pc, #140]	; (560 <main+0x110>)
     4d4:	58e3      	ldr	r3, [r4, r3]
     4d6:	9304      	str	r3, [sp, #16]
     4d8:	2303      	movs	r3, #3
     4da:	9300      	str	r3, [sp, #0]
     4dc:	4b21      	ldr	r3, [pc, #132]	; (564 <main+0x114>)
     4de:	58e3      	ldr	r3, [r4, r3]
     4e0:	9301      	str	r3, [sp, #4]
     4e2:	9702      	str	r7, [sp, #8]
     4e4:	9703      	str	r7, [sp, #12]
     4e6:	9804      	ldr	r0, [sp, #16]
     4e8:	491f      	ldr	r1, [pc, #124]	; (568 <main+0x118>)
     4ea:	4479      	add	r1, pc
     4ec:	22d2      	movs	r2, #210	; 0xd2
     4ee:	0052      	lsls	r2, r2, #1
     4f0:	2300      	movs	r3, #0
     4f2:	4d1e      	ldr	r5, [pc, #120]	; (56c <main+0x11c>)
     4f4:	5965      	ldr	r5, [r4, r5]
     4f6:	47a8      	blx	r5
					NULL,
					3,
					&irda_task_handler );
					
	// Create motor handling tasks
	ebp_papst_motor_task_setup();
     4f8:	4b1d      	ldr	r3, [pc, #116]	; (570 <main+0x120>)
     4fa:	58e3      	ldr	r3, [r4, r3]
     4fc:	4798      	blx	r3
 *
 * Enables global interrupts in the device to fire any enabled interrupt handlers.
 */
static inline void system_interrupt_enable_global(void)
{
	cpu_irq_enable();
     4fe:	4b1d      	ldr	r3, [pc, #116]	; (574 <main+0x124>)
     500:	58e3      	ldr	r3, [r4, r3]
     502:	4645      	mov	r5, r8
     504:	701d      	strb	r5, [r3, #0]
     506:	f3bf 8f5f 	dmb	sy
  This function enables IRQ interrupts by clearing the I-bit in the CPSR.
  Can only be executed in Privileged modes.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __enable_irq(void)
{
  __ASM volatile ("cpsie i" : : : "memory");
     50a:	b662      	cpsie	i
	
	// Enable global interrupts
	system_interrupt_enable_global();
	
	// Create the necessary timer
	timer_IrDA_Ping = xTimerCreate("Ping", 2, pdFALSE, 0, timer_irda_ping_callback);
     50c:	4b1a      	ldr	r3, [pc, #104]	; (578 <main+0x128>)
     50e:	58e3      	ldr	r3, [r4, r3]
     510:	9300      	str	r3, [sp, #0]
     512:	481a      	ldr	r0, [pc, #104]	; (57c <main+0x12c>)
     514:	4478      	add	r0, pc
     516:	2102      	movs	r1, #2
     518:	2200      	movs	r2, #0
     51a:	2300      	movs	r3, #0
     51c:	4d18      	ldr	r5, [pc, #96]	; (580 <main+0x130>)
     51e:	5965      	ldr	r5, [r4, r5]
     520:	47a8      	blx	r5
     522:	1c05      	adds	r5, r0, #0
     524:	4b17      	ldr	r3, [pc, #92]	; (584 <main+0x134>)
     526:	58e3      	ldr	r3, [r4, r3]
     528:	6018      	str	r0, [r3, #0]
	xTimerStart(timer_IrDA_Ping, 0);	// Start timer that keeps track of Linking
     52a:	4b17      	ldr	r3, [pc, #92]	; (588 <main+0x138>)
     52c:	58e3      	ldr	r3, [r4, r3]
     52e:	4798      	blx	r3
     530:	1c02      	adds	r2, r0, #0
     532:	9700      	str	r7, [sp, #0]
     534:	1c28      	adds	r0, r5, #0
     536:	2101      	movs	r1, #1
     538:	2300      	movs	r3, #0
     53a:	4d14      	ldr	r5, [pc, #80]	; (58c <main+0x13c>)
     53c:	5965      	ldr	r5, [r4, r5]
     53e:	47a8      	blx	r5
	
	// ..and let FreeRTOS run tasks!
	vTaskStartScheduler();
     540:	4b13      	ldr	r3, [pc, #76]	; (590 <main+0x140>)
     542:	58e3      	ldr	r3, [r4, r3]
     544:	4798      	blx	r3
     546:	e7fe      	b.n	546 <main+0xf6>
     548:	00005616 	.word	0x00005616
     54c:	00000028 	.word	0x00000028
     550:	00000174 	.word	0x00000174
     554:	000001b4 	.word	0x000001b4
     558:	00000138 	.word	0x00000138
     55c:	000001cc 	.word	0x000001cc
     560:	00000184 	.word	0x00000184
     564:	00000158 	.word	0x00000158
     568:	0000551a 	.word	0x0000551a
     56c:	0000005c 	.word	0x0000005c
     570:	00000148 	.word	0x00000148
     574:	00000090 	.word	0x00000090
     578:	00000170 	.word	0x00000170
     57c:	000054f8 	.word	0x000054f8
     580:	00000014 	.word	0x00000014
     584:	00000128 	.word	0x00000128
     588:	000000bc 	.word	0x000000bc
     58c:	00000118 	.word	0x00000118
     590:	00000180 	.word	0x00000180

00000594 <_sercom_get_sync_baud_val>:
 */
enum status_code _sercom_get_sync_baud_val(
		const uint32_t baudrate,
		const uint32_t external_clock,
		uint16_t *const baudvalue)
{
     594:	b510      	push	{r4, lr}
     596:	1c03      	adds	r3, r0, #0
	uint16_t baud_calculated = 0;
	uint32_t clock_value = external_clock;


	/* Check if baudrate is outside of valid range */
	if (baudrate > (external_clock / 2)) {
     598:	0849      	lsrs	r1, r1, #1
		/* Return with error code */
		return STATUS_ERR_BAUDRATE_UNAVAILABLE;
     59a:	2040      	movs	r0, #64	; 0x40
	uint16_t baud_calculated = 0;
	uint32_t clock_value = external_clock;


	/* Check if baudrate is outside of valid range */
	if (baudrate > (external_clock / 2)) {
     59c:	4299      	cmp	r1, r3
     59e:	d30c      	bcc.n	5ba <_sercom_get_sync_baud_val+0x26>
     5a0:	2400      	movs	r4, #0
	}

	/* Calculate BAUD value from clock frequency and baudrate */
	clock_value = external_clock / 2;
	while (clock_value >= baudrate) {
		clock_value = clock_value - baudrate;
     5a2:	1ac9      	subs	r1, r1, r3
		baud_calculated++;
     5a4:	1c60      	adds	r0, r4, #1
     5a6:	b280      	uxth	r0, r0
		return STATUS_ERR_BAUDRATE_UNAVAILABLE;
	}

	/* Calculate BAUD value from clock frequency and baudrate */
	clock_value = external_clock / 2;
	while (clock_value >= baudrate) {
     5a8:	428b      	cmp	r3, r1
     5aa:	d801      	bhi.n	5b0 <_sercom_get_sync_baud_val+0x1c>
		clock_value = clock_value - baudrate;
		baud_calculated++;
     5ac:	1c04      	adds	r4, r0, #0
     5ae:	e7f8      	b.n	5a2 <_sercom_get_sync_baud_val+0xe>

	/* Check if BAUD value is more than 255, which is maximum
	 * for synchronous mode */
	if (baud_calculated > 0xFF) {
		/* Return with an error code */
		return STATUS_ERR_BAUDRATE_UNAVAILABLE;
     5b0:	2040      	movs	r0, #64	; 0x40
	}
	baud_calculated = baud_calculated - 1;

	/* Check if BAUD value is more than 255, which is maximum
	 * for synchronous mode */
	if (baud_calculated > 0xFF) {
     5b2:	2cff      	cmp	r4, #255	; 0xff
     5b4:	d801      	bhi.n	5ba <_sercom_get_sync_baud_val+0x26>
		/* Return with an error code */
		return STATUS_ERR_BAUDRATE_UNAVAILABLE;
	} else {
		*baudvalue = baud_calculated;
     5b6:	8014      	strh	r4, [r2, #0]
		return STATUS_OK;
     5b8:	2000      	movs	r0, #0
	}
}
     5ba:	bd10      	pop	{r4, pc}
     5bc:	0000      	movs	r0, r0
	...

000005c0 <_sercom_get_async_baud_val>:
		const uint32_t baudrate,
		const uint32_t peripheral_clock,
		uint16_t *const baudval,
		enum sercom_asynchronous_operation_mode mode,
		enum sercom_asynchronous_sample_num sample_num)
{
     5c0:	b5f0      	push	{r4, r5, r6, r7, lr}
     5c2:	465f      	mov	r7, fp
     5c4:	4656      	mov	r6, sl
     5c6:	464d      	mov	r5, r9
     5c8:	4644      	mov	r4, r8
     5ca:	b4f0      	push	{r4, r5, r6, r7}
     5cc:	b087      	sub	sp, #28
     5ce:	1c06      	adds	r6, r0, #0
     5d0:	1c0d      	adds	r5, r1, #0
     5d2:	9204      	str	r2, [sp, #16]
     5d4:	aa10      	add	r2, sp, #64	; 0x40
     5d6:	7810      	ldrb	r0, [r2, #0]
     5d8:	4a67      	ldr	r2, [pc, #412]	; (778 <_sercom_get_async_baud_val+0x1b8>)
     5da:	447a      	add	r2, pc
	uint8_t baud_fp;
	uint32_t baud_int = 0;
	uint64_t temp1, temp2;

	/* Check if the baudrate is outside of valid range */
	if ((baudrate * sample_num) > peripheral_clock) {
     5dc:	1c31      	adds	r1, r6, #0
     5de:	4341      	muls	r1, r0
		/* Return with error code */
		return STATUS_ERR_BAUDRATE_UNAVAILABLE;
     5e0:	2440      	movs	r4, #64	; 0x40
	uint8_t baud_fp;
	uint32_t baud_int = 0;
	uint64_t temp1, temp2;

	/* Check if the baudrate is outside of valid range */
	if ((baudrate * sample_num) > peripheral_clock) {
     5e2:	42a9      	cmp	r1, r5
     5e4:	d900      	bls.n	5e8 <_sercom_get_async_baud_val+0x28>
     5e6:	e0ba      	b.n	75e <_sercom_get_async_baud_val+0x19e>
		/* Return with error code */
		return STATUS_ERR_BAUDRATE_UNAVAILABLE;
	}

	if(mode == SERCOM_ASYNC_OPERATION_MODE_ARITHMETIC) {
     5e8:	2b00      	cmp	r3, #0
     5ea:	d14f      	bne.n	68c <_sercom_get_async_baud_val+0xcc>
		/* Calculate the BAUD value */
		temp1 = ((sample_num * (uint64_t)baudrate) << SHIFT);
     5ec:	4b63      	ldr	r3, [pc, #396]	; (77c <_sercom_get_async_baud_val+0x1bc>)
     5ee:	58d3      	ldr	r3, [r2, r3]
     5f0:	9302      	str	r3, [sp, #8]
     5f2:	2100      	movs	r1, #0
     5f4:	1c32      	adds	r2, r6, #0
     5f6:	2300      	movs	r3, #0
     5f8:	9c02      	ldr	r4, [sp, #8]
     5fa:	47a0      	blx	r4
     5fc:	4683      	mov	fp, r0
		ratio = long_division(temp1, peripheral_clock);
     5fe:	1c2e      	adds	r6, r5, #0
     600:	2700      	movs	r7, #0
 * http://en.wikipedia.org/wiki/Division_algorithm#Long_division
 */
static uint64_t long_division(uint64_t n, uint64_t d)
{
	int32_t i;
	uint64_t q = 0, r = 0, bit_shift;
     602:	2000      	movs	r0, #0
     604:	2100      	movs	r1, #0
     606:	2200      	movs	r2, #0
     608:	2300      	movs	r3, #0
	for (i = 63; i >= 0; i--) {
     60a:	253f      	movs	r5, #63	; 0x3f
     60c:	46ac      	mov	ip, r5
		bit_shift = (uint64_t)1 << i;
     60e:	2401      	movs	r4, #1
     610:	46a0      	mov	r8, r4
     612:	9002      	str	r0, [sp, #8]
     614:	9103      	str	r1, [sp, #12]
     616:	4661      	mov	r1, ip
     618:	3920      	subs	r1, #32
     61a:	d403      	bmi.n	624 <_sercom_get_async_baud_val+0x64>
     61c:	4645      	mov	r5, r8
     61e:	408d      	lsls	r5, r1
     620:	46a9      	mov	r9, r5
     622:	e005      	b.n	630 <_sercom_get_async_baud_val+0x70>
     624:	2020      	movs	r0, #32
     626:	4661      	mov	r1, ip
     628:	1a44      	subs	r4, r0, r1
     62a:	4645      	mov	r5, r8
     62c:	40e5      	lsrs	r5, r4
     62e:	46a9      	mov	r9, r5
     630:	4640      	mov	r0, r8
     632:	4661      	mov	r1, ip
     634:	4088      	lsls	r0, r1
     636:	4682      	mov	sl, r0

		r = r << 1;
     638:	1c10      	adds	r0, r2, #0
     63a:	1c19      	adds	r1, r3, #0
     63c:	1880      	adds	r0, r0, r2
     63e:	4159      	adcs	r1, r3
     640:	1c02      	adds	r2, r0, #0
     642:	1c0b      	adds	r3, r1, #0

		if (n & bit_shift) {
     644:	465c      	mov	r4, fp
     646:	464d      	mov	r5, r9
     648:	422c      	tst	r4, r5
     64a:	d002      	beq.n	652 <_sercom_get_async_baud_val+0x92>
			r |= 0x01;
     64c:	4642      	mov	r2, r8
     64e:	4302      	orrs	r2, r0
     650:	1c0b      	adds	r3, r1, #0
		}

		if (r >= d) {
     652:	429f      	cmp	r7, r3
     654:	d80c      	bhi.n	670 <_sercom_get_async_baud_val+0xb0>
     656:	d101      	bne.n	65c <_sercom_get_async_baud_val+0x9c>
     658:	4296      	cmp	r6, r2
     65a:	d809      	bhi.n	670 <_sercom_get_async_baud_val+0xb0>
			r = r - d;
     65c:	1b92      	subs	r2, r2, r6
     65e:	41bb      	sbcs	r3, r7
			q |= bit_shift;
     660:	4650      	mov	r0, sl
     662:	9902      	ldr	r1, [sp, #8]
     664:	4308      	orrs	r0, r1
     666:	4649      	mov	r1, r9
     668:	9c03      	ldr	r4, [sp, #12]
     66a:	4321      	orrs	r1, r4
     66c:	9002      	str	r0, [sp, #8]
     66e:	9103      	str	r1, [sp, #12]
 */
static uint64_t long_division(uint64_t n, uint64_t d)
{
	int32_t i;
	uint64_t q = 0, r = 0, bit_shift;
	for (i = 63; i >= 0; i--) {
     670:	4665      	mov	r5, ip
     672:	3d01      	subs	r5, #1
     674:	46ac      	mov	ip, r5
     676:	d2ce      	bcs.n	616 <_sercom_get_async_baud_val+0x56>
     678:	9802      	ldr	r0, [sp, #8]
     67a:	9903      	ldr	r1, [sp, #12]

	if(mode == SERCOM_ASYNC_OPERATION_MODE_ARITHMETIC) {
		/* Calculate the BAUD value */
		temp1 = ((sample_num * (uint64_t)baudrate) << SHIFT);
		ratio = long_division(temp1, peripheral_clock);
		scale = ((uint64_t)1 << SHIFT) - ratio;
     67c:	4b3d      	ldr	r3, [pc, #244]	; (774 <_sercom_get_async_baud_val+0x1b4>)
     67e:	4a3c      	ldr	r2, [pc, #240]	; (770 <_sercom_get_async_baud_val+0x1b0>)
     680:	1a12      	subs	r2, r2, r0
     682:	418b      	sbcs	r3, r1
		baud_calculated = (65536 * scale) >> SHIFT;
     684:	0c11      	lsrs	r1, r2, #16
     686:	041b      	lsls	r3, r3, #16
     688:	4319      	orrs	r1, r3
     68a:	e065      	b.n	758 <_sercom_get_async_baud_val+0x198>
		enum sercom_asynchronous_sample_num sample_num)
{
	/* Temporary variables  */
	uint64_t ratio = 0;
	uint64_t scale = 0;
	uint64_t baud_calculated = 0;
     68c:	2100      	movs	r1, #0
		/* Calculate the BAUD value */
		temp1 = ((sample_num * (uint64_t)baudrate) << SHIFT);
		ratio = long_division(temp1, peripheral_clock);
		scale = ((uint64_t)1 << SHIFT) - ratio;
		baud_calculated = (65536 * scale) >> SHIFT;
	} else if(mode == SERCOM_ASYNC_OPERATION_MODE_FRACTIONAL) {
     68e:	2b01      	cmp	r3, #1
     690:	d162      	bne.n	758 <_sercom_get_async_baud_val+0x198>
		for(baud_fp = 0; baud_fp < BAUD_FP_MAX; baud_fp++) {
			temp1 = BAUD_FP_MAX * (uint64_t)peripheral_clock;
     692:	0f6c      	lsrs	r4, r5, #29
     694:	00ed      	lsls	r5, r5, #3
     696:	46ab      	mov	fp, r5
			temp2 = ((uint64_t)baudrate * sample_num);
     698:	4b38      	ldr	r3, [pc, #224]	; (77c <_sercom_get_async_baud_val+0x1bc>)
     69a:	58d3      	ldr	r3, [r2, r3]
     69c:	9302      	str	r3, [sp, #8]
     69e:	1c32      	adds	r2, r6, #0
     6a0:	2300      	movs	r3, #0
     6a2:	9e02      	ldr	r6, [sp, #8]
     6a4:	47b0      	blx	r6
     6a6:	1c06      	adds	r6, r0, #0
     6a8:	1c0f      	adds	r7, r1, #0
     6aa:	2300      	movs	r3, #0
static uint64_t long_division(uint64_t n, uint64_t d)
{
	int32_t i;
	uint64_t q = 0, r = 0, bit_shift;
	for (i = 63; i >= 0; i--) {
		bit_shift = (uint64_t)1 << i;
     6ac:	2501      	movs	r5, #1
			temp1 = BAUD_FP_MAX * (uint64_t)peripheral_clock;
			temp2 = ((uint64_t)baudrate * sample_num);
			baud_int = long_division(temp1, temp2);
			baud_int -= baud_fp;
			baud_int = baud_int / BAUD_FP_MAX;
			if(baud_int < BAUD_INT_MAX) {
     6ae:	9602      	str	r6, [sp, #8]
     6b0:	9703      	str	r7, [sp, #12]
     6b2:	469a      	mov	sl, r3
     6b4:	46a1      	mov	r9, r4
     6b6:	4657      	mov	r7, sl
     6b8:	b2ff      	uxtb	r7, r7
     6ba:	9705      	str	r7, [sp, #20]
 * http://en.wikipedia.org/wiki/Division_algorithm#Long_division
 */
static uint64_t long_division(uint64_t n, uint64_t d)
{
	int32_t i;
	uint64_t q = 0, r = 0, bit_shift;
     6bc:	2000      	movs	r0, #0
     6be:	4680      	mov	r8, r0
     6c0:	2200      	movs	r2, #0
     6c2:	2300      	movs	r3, #0
	for (i = 63; i >= 0; i--) {
     6c4:	243f      	movs	r4, #63	; 0x3f
		bit_shift = (uint64_t)1 << i;
     6c6:	1c27      	adds	r7, r4, #0
     6c8:	3f20      	subs	r7, #32
     6ca:	d403      	bmi.n	6d4 <_sercom_get_async_baud_val+0x114>
     6cc:	1c29      	adds	r1, r5, #0
     6ce:	40b9      	lsls	r1, r7
     6d0:	9101      	str	r1, [sp, #4]
     6d2:	e004      	b.n	6de <_sercom_get_async_baud_val+0x11e>
     6d4:	2620      	movs	r6, #32
     6d6:	1b37      	subs	r7, r6, r4
     6d8:	1c28      	adds	r0, r5, #0
     6da:	40f8      	lsrs	r0, r7
     6dc:	9001      	str	r0, [sp, #4]
     6de:	1c29      	adds	r1, r5, #0
     6e0:	40a1      	lsls	r1, r4
     6e2:	9100      	str	r1, [sp, #0]

		r = r << 1;
     6e4:	1c10      	adds	r0, r2, #0
     6e6:	1c19      	adds	r1, r3, #0
     6e8:	1880      	adds	r0, r0, r2
     6ea:	4159      	adcs	r1, r3
     6ec:	1c02      	adds	r2, r0, #0
     6ee:	1c0b      	adds	r3, r1, #0

		if (n & bit_shift) {
     6f0:	465e      	mov	r6, fp
     6f2:	9f00      	ldr	r7, [sp, #0]
     6f4:	403e      	ands	r6, r7
     6f6:	46b4      	mov	ip, r6
     6f8:	9e01      	ldr	r6, [sp, #4]
     6fa:	464f      	mov	r7, r9
     6fc:	403e      	ands	r6, r7
     6fe:	4667      	mov	r7, ip
     700:	433e      	orrs	r6, r7
     702:	d002      	beq.n	70a <_sercom_get_async_baud_val+0x14a>
			r |= 0x01;
     704:	1c2a      	adds	r2, r5, #0
     706:	4302      	orrs	r2, r0
     708:	1c0b      	adds	r3, r1, #0
		}

		if (r >= d) {
     70a:	9803      	ldr	r0, [sp, #12]
     70c:	4298      	cmp	r0, r3
     70e:	d80b      	bhi.n	728 <_sercom_get_async_baud_val+0x168>
     710:	d102      	bne.n	718 <_sercom_get_async_baud_val+0x158>
     712:	9902      	ldr	r1, [sp, #8]
     714:	4291      	cmp	r1, r2
     716:	d807      	bhi.n	728 <_sercom_get_async_baud_val+0x168>
			r = r - d;
     718:	9e02      	ldr	r6, [sp, #8]
     71a:	9f03      	ldr	r7, [sp, #12]
     71c:	1b92      	subs	r2, r2, r6
     71e:	41bb      	sbcs	r3, r7
			q |= bit_shift;
     720:	4647      	mov	r7, r8
     722:	9800      	ldr	r0, [sp, #0]
     724:	4307      	orrs	r7, r0
     726:	46b8      	mov	r8, r7
 */
static uint64_t long_division(uint64_t n, uint64_t d)
{
	int32_t i;
	uint64_t q = 0, r = 0, bit_shift;
	for (i = 63; i >= 0; i--) {
     728:	3c01      	subs	r4, #1
     72a:	d2cc      	bcs.n	6c6 <_sercom_get_async_baud_val+0x106>
	} else if(mode == SERCOM_ASYNC_OPERATION_MODE_FRACTIONAL) {
		for(baud_fp = 0; baud_fp < BAUD_FP_MAX; baud_fp++) {
			temp1 = BAUD_FP_MAX * (uint64_t)peripheral_clock;
			temp2 = ((uint64_t)baudrate * sample_num);
			baud_int = long_division(temp1, temp2);
			baud_int -= baud_fp;
     72c:	4641      	mov	r1, r8
     72e:	4652      	mov	r2, sl
     730:	1a8b      	subs	r3, r1, r2
			baud_int = baud_int / BAUD_FP_MAX;
     732:	08db      	lsrs	r3, r3, #3
			if(baud_int < BAUD_INT_MAX) {
     734:	4c12      	ldr	r4, [pc, #72]	; (780 <_sercom_get_async_baud_val+0x1c0>)
     736:	42a3      	cmp	r3, r4
     738:	d908      	bls.n	74c <_sercom_get_async_baud_val+0x18c>
     73a:	9a05      	ldr	r2, [sp, #20]
     73c:	3201      	adds	r2, #1
     73e:	b2d2      	uxtb	r2, r2
     740:	9205      	str	r2, [sp, #20]
     742:	2601      	movs	r6, #1
     744:	44b2      	add	sl, r6
		temp1 = ((sample_num * (uint64_t)baudrate) << SHIFT);
		ratio = long_division(temp1, peripheral_clock);
		scale = ((uint64_t)1 << SHIFT) - ratio;
		baud_calculated = (65536 * scale) >> SHIFT;
	} else if(mode == SERCOM_ASYNC_OPERATION_MODE_FRACTIONAL) {
		for(baud_fp = 0; baud_fp < BAUD_FP_MAX; baud_fp++) {
     746:	4657      	mov	r7, sl
     748:	2f08      	cmp	r7, #8
     74a:	d1b4      	bne.n	6b6 <_sercom_get_async_baud_val+0xf6>
			if(baud_int < BAUD_INT_MAX) {
				break;
			}
		}
		if(baud_fp == BAUD_FP_MAX) {
			return STATUS_ERR_BAUDRATE_UNAVAILABLE;
     74c:	2440      	movs	r4, #64	; 0x40
			baud_int = baud_int / BAUD_FP_MAX;
			if(baud_int < BAUD_INT_MAX) {
				break;
			}
		}
		if(baud_fp == BAUD_FP_MAX) {
     74e:	9805      	ldr	r0, [sp, #20]
     750:	2808      	cmp	r0, #8
     752:	d004      	beq.n	75e <_sercom_get_async_baud_val+0x19e>
			return STATUS_ERR_BAUDRATE_UNAVAILABLE;
		}
		baud_calculated = baud_int | (baud_fp << 13);
     754:	0341      	lsls	r1, r0, #13
     756:	4319      	orrs	r1, r3
	}

	*baudval = baud_calculated;
     758:	9c04      	ldr	r4, [sp, #16]
     75a:	8021      	strh	r1, [r4, #0]
	return STATUS_OK;
     75c:	2400      	movs	r4, #0
}
     75e:	1c20      	adds	r0, r4, #0
     760:	b007      	add	sp, #28
     762:	bc3c      	pop	{r2, r3, r4, r5}
     764:	4690      	mov	r8, r2
     766:	4699      	mov	r9, r3
     768:	46a2      	mov	sl, r4
     76a:	46ab      	mov	fp, r5
     76c:	bdf0      	pop	{r4, r5, r6, r7, pc}
     76e:	46c0      	nop			; (mov r8, r8)
     770:	00000000 	.word	0x00000000
     774:	00000001 	.word	0x00000001
     778:	00005496 	.word	0x00005496
     77c:	000000a0 	.word	0x000000a0
     780:	00001fff 	.word	0x00001fff
     784:	46c0      	nop			; (mov r8, r8)
     786:	46c0      	nop			; (mov r8, r8)

00000788 <sercom_set_gclk_generator>:
 *                                         forced.
 */
enum status_code sercom_set_gclk_generator(
		const enum gclk_generator generator_source,
		const bool force_change)
{
     788:	b530      	push	{r4, r5, lr}
     78a:	b085      	sub	sp, #20
     78c:	1c05      	adds	r5, r0, #0
     78e:	4c12      	ldr	r4, [pc, #72]	; (7d8 <sercom_set_gclk_generator+0x50>)
     790:	447c      	add	r4, pc
	/* Check if valid option */
	if (!_sercom_config.generator_is_set || force_change) {
     792:	4b12      	ldr	r3, [pc, #72]	; (7dc <sercom_set_gclk_generator+0x54>)
     794:	447b      	add	r3, pc
     796:	781b      	ldrb	r3, [r3, #0]
     798:	2b00      	cmp	r3, #0
     79a:	d001      	beq.n	7a0 <sercom_set_gclk_generator+0x18>
     79c:	2900      	cmp	r1, #0
     79e:	d010      	beq.n	7c2 <sercom_set_gclk_generator+0x3a>
		/* Create and fill a GCLK configuration structure for the new config */
		struct system_gclk_chan_config gclk_chan_conf;
		system_gclk_chan_get_config_defaults(&gclk_chan_conf);
		gclk_chan_conf.source_generator = generator_source;
     7a0:	a903      	add	r1, sp, #12
     7a2:	700d      	strb	r5, [r1, #0]
		system_gclk_chan_set_config(SERCOM_GCLK_ID, &gclk_chan_conf);
     7a4:	2013      	movs	r0, #19
     7a6:	4b0e      	ldr	r3, [pc, #56]	; (7e0 <sercom_set_gclk_generator+0x58>)
     7a8:	58e3      	ldr	r3, [r4, r3]
     7aa:	4798      	blx	r3
		system_gclk_chan_enable(SERCOM_GCLK_ID);
     7ac:	2013      	movs	r0, #19
     7ae:	4b0d      	ldr	r3, [pc, #52]	; (7e4 <sercom_set_gclk_generator+0x5c>)
     7b0:	58e3      	ldr	r3, [r4, r3]
     7b2:	4798      	blx	r3

		/* Save config */
		_sercom_config.generator_source = generator_source;
     7b4:	4b0c      	ldr	r3, [pc, #48]	; (7e8 <sercom_set_gclk_generator+0x60>)
     7b6:	447b      	add	r3, pc
     7b8:	705d      	strb	r5, [r3, #1]
		_sercom_config.generator_is_set = true;
     7ba:	2201      	movs	r2, #1
     7bc:	701a      	strb	r2, [r3, #0]

		return STATUS_OK;
     7be:	2000      	movs	r0, #0
     7c0:	e008      	b.n	7d4 <sercom_set_gclk_generator+0x4c>
	} else if (generator_source == _sercom_config.generator_source) {
     7c2:	4b0a      	ldr	r3, [pc, #40]	; (7ec <sercom_set_gclk_generator+0x64>)
     7c4:	447b      	add	r3, pc
     7c6:	785a      	ldrb	r2, [r3, #1]
		/* Return status OK if same config */
		return STATUS_OK;
	}

	/* Return invalid config to already initialized GCLK */
	return STATUS_ERR_ALREADY_INITIALIZED;
     7c8:	201d      	movs	r0, #29
		_sercom_config.generator_is_set = true;

		return STATUS_OK;
	} else if (generator_source == _sercom_config.generator_source) {
		/* Return status OK if same config */
		return STATUS_OK;
     7ca:	1b55      	subs	r5, r2, r5
     7cc:	1e6a      	subs	r2, r5, #1
     7ce:	4195      	sbcs	r5, r2
     7d0:	426d      	negs	r5, r5
     7d2:	4028      	ands	r0, r5
	}

	/* Return invalid config to already initialized GCLK */
	return STATUS_ERR_ALREADY_INITIALIZED;
}
     7d4:	b005      	add	sp, #20
     7d6:	bd30      	pop	{r4, r5, pc}
     7d8:	000052e0 	.word	0x000052e0
     7dc:	1ffffcd0 	.word	0x1ffffcd0
     7e0:	00000070 	.word	0x00000070
     7e4:	0000016c 	.word	0x0000016c
     7e8:	1ffffcae 	.word	0x1ffffcae
     7ec:	1ffffca0 	.word	0x1ffffca0

000007f0 <_sercom_get_default_pad>:
 *
 */
uint32_t _sercom_get_default_pad(
		Sercom *const sercom_module,
		const uint8_t pad)
{
     7f0:	b500      	push	{lr}
	switch ((uintptr_t)sercom_module) {
     7f2:	4b28      	ldr	r3, [pc, #160]	; (894 <_sercom_get_default_pad+0xa4>)
     7f4:	4298      	cmp	r0, r3
     7f6:	d019      	beq.n	82c <_sercom_get_default_pad+0x3c>
     7f8:	d803      	bhi.n	802 <_sercom_get_default_pad+0x12>
     7fa:	4b27      	ldr	r3, [pc, #156]	; (898 <_sercom_get_default_pad+0xa8>)
     7fc:	4298      	cmp	r0, r3
     7fe:	d007      	beq.n	810 <_sercom_get_default_pad+0x20>
     800:	e03e      	b.n	880 <_sercom_get_default_pad+0x90>
     802:	4b26      	ldr	r3, [pc, #152]	; (89c <_sercom_get_default_pad+0xac>)
     804:	4298      	cmp	r0, r3
     806:	d01f      	beq.n	848 <_sercom_get_default_pad+0x58>
     808:	4b25      	ldr	r3, [pc, #148]	; (8a0 <_sercom_get_default_pad+0xb0>)
     80a:	4298      	cmp	r0, r3
     80c:	d02a      	beq.n	864 <_sercom_get_default_pad+0x74>
     80e:	e037      	b.n	880 <_sercom_get_default_pad+0x90>
		/* Auto-generate a lookup table for the default SERCOM pad defaults */
		MREPEAT(SERCOM_INST_NUM, _SERCOM_PAD_DEFAULTS_CASE, pad)
	}

	Assert(false);
	return 0;
     810:	2000      	movs	r0, #0
		Sercom *const sercom_module,
		const uint8_t pad)
{
	switch ((uintptr_t)sercom_module) {
		/* Auto-generate a lookup table for the default SERCOM pad defaults */
		MREPEAT(SERCOM_INST_NUM, _SERCOM_PAD_DEFAULTS_CASE, pad)
     812:	2903      	cmp	r1, #3
     814:	d83d      	bhi.n	892 <_sercom_get_default_pad+0xa2>
     816:	1c08      	adds	r0, r1, #0
     818:	f004 ff88 	bl	572c <__gnu_thumb1_case_uqi>
     81c:	06043402 	.word	0x06043402
     820:	4820      	ldr	r0, [pc, #128]	; (8a4 <_sercom_get_default_pad+0xb4>)
     822:	e036      	b.n	892 <_sercom_get_default_pad+0xa2>
     824:	4820      	ldr	r0, [pc, #128]	; (8a8 <_sercom_get_default_pad+0xb8>)
     826:	e034      	b.n	892 <_sercom_get_default_pad+0xa2>
     828:	4820      	ldr	r0, [pc, #128]	; (8ac <_sercom_get_default_pad+0xbc>)
     82a:	e032      	b.n	892 <_sercom_get_default_pad+0xa2>
	}

	Assert(false);
	return 0;
     82c:	2000      	movs	r0, #0
		Sercom *const sercom_module,
		const uint8_t pad)
{
	switch ((uintptr_t)sercom_module) {
		/* Auto-generate a lookup table for the default SERCOM pad defaults */
		MREPEAT(SERCOM_INST_NUM, _SERCOM_PAD_DEFAULTS_CASE, pad)
     82e:	2903      	cmp	r1, #3
     830:	d82f      	bhi.n	892 <_sercom_get_default_pad+0xa2>
     832:	1c08      	adds	r0, r1, #0
     834:	f004 ff7a 	bl	572c <__gnu_thumb1_case_uqi>
     838:	06042802 	.word	0x06042802
     83c:	2003      	movs	r0, #3
     83e:	e028      	b.n	892 <_sercom_get_default_pad+0xa2>
     840:	481b      	ldr	r0, [pc, #108]	; (8b0 <_sercom_get_default_pad+0xc0>)
     842:	e026      	b.n	892 <_sercom_get_default_pad+0xa2>
     844:	481b      	ldr	r0, [pc, #108]	; (8b4 <_sercom_get_default_pad+0xc4>)
     846:	e024      	b.n	892 <_sercom_get_default_pad+0xa2>
	}

	Assert(false);
	return 0;
     848:	2000      	movs	r0, #0
		Sercom *const sercom_module,
		const uint8_t pad)
{
	switch ((uintptr_t)sercom_module) {
		/* Auto-generate a lookup table for the default SERCOM pad defaults */
		MREPEAT(SERCOM_INST_NUM, _SERCOM_PAD_DEFAULTS_CASE, pad)
     84a:	2903      	cmp	r1, #3
     84c:	d821      	bhi.n	892 <_sercom_get_default_pad+0xa2>
     84e:	1c08      	adds	r0, r1, #0
     850:	f004 ff6c 	bl	572c <__gnu_thumb1_case_uqi>
     854:	06041c02 	.word	0x06041c02
     858:	4817      	ldr	r0, [pc, #92]	; (8b8 <_sercom_get_default_pad+0xc8>)
     85a:	e01a      	b.n	892 <_sercom_get_default_pad+0xa2>
     85c:	4817      	ldr	r0, [pc, #92]	; (8bc <_sercom_get_default_pad+0xcc>)
     85e:	e018      	b.n	892 <_sercom_get_default_pad+0xa2>
     860:	4817      	ldr	r0, [pc, #92]	; (8c0 <_sercom_get_default_pad+0xd0>)
     862:	e016      	b.n	892 <_sercom_get_default_pad+0xa2>
	}

	Assert(false);
	return 0;
     864:	2000      	movs	r0, #0
		Sercom *const sercom_module,
		const uint8_t pad)
{
	switch ((uintptr_t)sercom_module) {
		/* Auto-generate a lookup table for the default SERCOM pad defaults */
		MREPEAT(SERCOM_INST_NUM, _SERCOM_PAD_DEFAULTS_CASE, pad)
     866:	2903      	cmp	r1, #3
     868:	d813      	bhi.n	892 <_sercom_get_default_pad+0xa2>
     86a:	1c08      	adds	r0, r1, #0
     86c:	f004 ff5e 	bl	572c <__gnu_thumb1_case_uqi>
     870:	06041002 	.word	0x06041002
     874:	4813      	ldr	r0, [pc, #76]	; (8c4 <_sercom_get_default_pad+0xd4>)
     876:	e00c      	b.n	892 <_sercom_get_default_pad+0xa2>
     878:	4813      	ldr	r0, [pc, #76]	; (8c8 <_sercom_get_default_pad+0xd8>)
     87a:	e00a      	b.n	892 <_sercom_get_default_pad+0xa2>
     87c:	4813      	ldr	r0, [pc, #76]	; (8cc <_sercom_get_default_pad+0xdc>)
     87e:	e008      	b.n	892 <_sercom_get_default_pad+0xa2>
	}

	Assert(false);
	return 0;
     880:	2000      	movs	r0, #0
     882:	e006      	b.n	892 <_sercom_get_default_pad+0xa2>
		Sercom *const sercom_module,
		const uint8_t pad)
{
	switch ((uintptr_t)sercom_module) {
		/* Auto-generate a lookup table for the default SERCOM pad defaults */
		MREPEAT(SERCOM_INST_NUM, _SERCOM_PAD_DEFAULTS_CASE, pad)
     884:	4812      	ldr	r0, [pc, #72]	; (8d0 <_sercom_get_default_pad+0xe0>)
     886:	e004      	b.n	892 <_sercom_get_default_pad+0xa2>
     888:	4812      	ldr	r0, [pc, #72]	; (8d4 <_sercom_get_default_pad+0xe4>)
     88a:	e002      	b.n	892 <_sercom_get_default_pad+0xa2>
     88c:	4812      	ldr	r0, [pc, #72]	; (8d8 <_sercom_get_default_pad+0xe8>)
     88e:	e000      	b.n	892 <_sercom_get_default_pad+0xa2>
     890:	4812      	ldr	r0, [pc, #72]	; (8dc <_sercom_get_default_pad+0xec>)
	}

	Assert(false);
	return 0;
}
     892:	bd00      	pop	{pc}
     894:	42000c00 	.word	0x42000c00
     898:	42000800 	.word	0x42000800
     89c:	42001000 	.word	0x42001000
     8a0:	42001400 	.word	0x42001400
     8a4:	00040003 	.word	0x00040003
     8a8:	00060003 	.word	0x00060003
     8ac:	00070003 	.word	0x00070003
     8b0:	001e0003 	.word	0x001e0003
     8b4:	001f0003 	.word	0x001f0003
     8b8:	00080003 	.word	0x00080003
     8bc:	000a0003 	.word	0x000a0003
     8c0:	000b0003 	.word	0x000b0003
     8c4:	00100003 	.word	0x00100003
     8c8:	00120003 	.word	0x00120003
     8cc:	00130003 	.word	0x00130003
     8d0:	00050003 	.word	0x00050003
     8d4:	00010003 	.word	0x00010003
     8d8:	00090003 	.word	0x00090003
     8dc:	00110003 	.word	0x00110003

000008e0 <_sercom_get_sercom_inst_index>:
 *
 * \return Index of given instance.
 */
uint8_t _sercom_get_sercom_inst_index(
		Sercom *const sercom_instance)
{
     8e0:	b570      	push	{r4, r5, r6, lr}
     8e2:	b084      	sub	sp, #16
	/* Save all available SERCOM instances for compare */
	Sercom *sercom_instances[SERCOM_INST_NUM] = SERCOM_INSTS;
     8e4:	4a0f      	ldr	r2, [pc, #60]	; (924 <_sercom_get_sercom_inst_index+0x44>)
     8e6:	447a      	add	r2, pc
     8e8:	4669      	mov	r1, sp
     8ea:	ca70      	ldmia	r2!, {r4, r5, r6}
     8ec:	c170      	stmia	r1!, {r4, r5, r6}
     8ee:	6812      	ldr	r2, [r2, #0]
     8f0:	600a      	str	r2, [r1, #0]

	/* Find index for sercom instance */
	for (uint32_t i = 0; i < SERCOM_INST_NUM; i++) {
		if ((uintptr_t)sercom_instance == (uintptr_t)sercom_instances[i]) {
     8f2:	1c03      	adds	r3, r0, #0
     8f4:	9a00      	ldr	r2, [sp, #0]
     8f6:	4282      	cmp	r2, r0
     8f8:	d00f      	beq.n	91a <_sercom_get_sercom_inst_index+0x3a>
     8fa:	9c01      	ldr	r4, [sp, #4]
     8fc:	4284      	cmp	r4, r0
     8fe:	d008      	beq.n	912 <_sercom_get_sercom_inst_index+0x32>
     900:	9d02      	ldr	r5, [sp, #8]
     902:	4285      	cmp	r5, r0
     904:	d007      	beq.n	916 <_sercom_get_sercom_inst_index+0x36>
		}
	}

	/* Invalid data given */
	Assert(false);
	return 0;
     906:	2000      	movs	r0, #0
	/* Save all available SERCOM instances for compare */
	Sercom *sercom_instances[SERCOM_INST_NUM] = SERCOM_INSTS;

	/* Find index for sercom instance */
	for (uint32_t i = 0; i < SERCOM_INST_NUM; i++) {
		if ((uintptr_t)sercom_instance == (uintptr_t)sercom_instances[i]) {
     908:	9e03      	ldr	r6, [sp, #12]
     90a:	429e      	cmp	r6, r3
     90c:	d107      	bne.n	91e <_sercom_get_sercom_inst_index+0x3e>
{
	/* Save all available SERCOM instances for compare */
	Sercom *sercom_instances[SERCOM_INST_NUM] = SERCOM_INSTS;

	/* Find index for sercom instance */
	for (uint32_t i = 0; i < SERCOM_INST_NUM; i++) {
     90e:	2003      	movs	r0, #3
     910:	e004      	b.n	91c <_sercom_get_sercom_inst_index+0x3c>
     912:	2001      	movs	r0, #1
     914:	e002      	b.n	91c <_sercom_get_sercom_inst_index+0x3c>
     916:	2002      	movs	r0, #2
     918:	e000      	b.n	91c <_sercom_get_sercom_inst_index+0x3c>
     91a:	2000      	movs	r0, #0
		if ((uintptr_t)sercom_instance == (uintptr_t)sercom_instances[i]) {
			return i;
     91c:	b2c0      	uxtb	r0, r0
	}

	/* Invalid data given */
	Assert(false);
	return 0;
}
     91e:	b004      	add	sp, #16
     920:	bd70      	pop	{r4, r5, r6, pc}
     922:	46c0      	nop			; (mov r8, r8)
     924:	0000512e 	.word	0x0000512e

00000928 <irda_master_callback_received>:
BaseType_t lock_allow_main_discovery = pdTRUE;
volatile TickType_t lock_main_discovery_count;
BaseType_t lock_trace = pdFALSE;
TickType_t unlock_count;
BaseType_t irda_timed_out = pdFALSE;
static void irda_master_callback_received(const struct usart_module *const module) {
     928:	b5f0      	push	{r4, r5, r6, r7, lr}
     92a:	b085      	sub	sp, #20
     92c:	4cb5      	ldr	r4, [pc, #724]	; (c04 <irda_master_callback_received+0x2dc>)
     92e:	447c      	add	r4, pc
	
	BaseType_t xYieldRequired; 
	
	if ( !irda_timed_out ) {
     930:	4bb5      	ldr	r3, [pc, #724]	; (c08 <irda_master_callback_received+0x2e0>)
     932:	58e3      	ldr	r3, [r4, r3]
     934:	681b      	ldr	r3, [r3, #0]
     936:	2b00      	cmp	r3, #0
     938:	d000      	beq.n	93c <irda_master_callback_received+0x14>
     93a:	e161      	b.n	c00 <irda_master_callback_received+0x2d8>
	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);

	/* Get a pointer to the hardware module instance */
	SercomUsart *const usart_hw = &(module->hw->USART);
     93c:	4bb3      	ldr	r3, [pc, #716]	; (c0c <irda_master_callback_received+0x2e4>)
     93e:	58e3      	ldr	r3, [r4, r3]
     940:	681a      	ldr	r2, [r3, #0]
	Assert(module->hw);

	SercomUsart *const usart_hw = &(module->hw->USART);

#ifdef FEATURE_USART_SYNC_SCHEME_V2
	return (usart_hw->SYNCBUSY.reg);
     942:	69d3      	ldr	r3, [r2, #28]
		const struct usart_module *const module)
{
	/* Sanity check */
	Assert(module);

	while (usart_is_syncing(module)) {
     944:	2b00      	cmp	r3, #0
     946:	d1fc      	bne.n	942 <irda_master_callback_received+0x1a>
	_usart_wait_for_sync(module);

	switch (transceiver_type) {
		case USART_TRANSCEIVER_RX:
			/* Disable RX */
			usart_hw->CTRLB.reg &= ~SERCOM_USART_CTRLB_RXEN;
     948:	6851      	ldr	r1, [r2, #4]
     94a:	4bb1      	ldr	r3, [pc, #708]	; (c10 <irda_master_callback_received+0x2e8>)
     94c:	400b      	ands	r3, r1
     94e:	6053      	str	r3, [r2, #4]
			module->receiver_enabled = false;
     950:	4bae      	ldr	r3, [pc, #696]	; (c0c <irda_master_callback_received+0x2e4>)
     952:	58e3      	ldr	r3, [r4, r3]
     954:	9303      	str	r3, [sp, #12]
     956:	2300      	movs	r3, #0
     958:	9903      	ldr	r1, [sp, #12]
     95a:	718b      	strb	r3, [r1, #6]
		usart_disable_transceiver(&irda_master, USART_TRANSCEIVER_RX);
	
		switch ( irda_comm_state )
     95c:	4bad      	ldr	r3, [pc, #692]	; (c14 <irda_master_callback_received+0x2ec>)
     95e:	58e3      	ldr	r3, [r4, r3]
     960:	9303      	str	r3, [sp, #12]
     962:	781b      	ldrb	r3, [r3, #0]
     964:	2b03      	cmp	r3, #3
     966:	d100      	bne.n	96a <irda_master_callback_received+0x42>
     968:	e086      	b.n	a78 <irda_master_callback_received+0x150>
     96a:	2b06      	cmp	r3, #6
     96c:	d100      	bne.n	970 <irda_master_callback_received+0x48>
     96e:	e0d9      	b.n	b24 <irda_master_callback_received+0x1fc>
     970:	2b01      	cmp	r3, #1
     972:	d000      	beq.n	976 <irda_master_callback_received+0x4e>
     974:	e144      	b.n	c00 <irda_master_callback_received+0x2d8>
		{
			case IRDA_SLAT_PING:
						// Check if main discovery is allowed
				if ( lock_allow_main_discovery == pdFALSE ) {
     976:	4ba8      	ldr	r3, [pc, #672]	; (c18 <irda_master_callback_received+0x2f0>)
     978:	58e3      	ldr	r3, [r4, r3]
     97a:	681b      	ldr	r3, [r3, #0]
     97c:	2b00      	cmp	r3, #0
     97e:	d11e      	bne.n	9be <irda_master_callback_received+0x96>
					unlock_count = xTaskGetTickCountFromISR();
     980:	4ba6      	ldr	r3, [pc, #664]	; (c1c <irda_master_callback_received+0x2f4>)
     982:	58e3      	ldr	r3, [r4, r3]
     984:	4798      	blx	r3
     986:	4ba6      	ldr	r3, [pc, #664]	; (c20 <irda_master_callback_received+0x2f8>)
     988:	58e3      	ldr	r3, [r4, r3]
     98a:	6018      	str	r0, [r3, #0]
				
					if ( unlock_count >= lock_main_discovery_count && 
     98c:	4ba5      	ldr	r3, [pc, #660]	; (c24 <irda_master_callback_received+0x2fc>)
     98e:	58e3      	ldr	r3, [r4, r3]
     990:	681b      	ldr	r3, [r3, #0]
     992:	4298      	cmp	r0, r3
     994:	d313      	bcc.n	9be <irda_master_callback_received+0x96>
							motor.is_motor_queued == false && 
     996:	4ba4      	ldr	r3, [pc, #656]	; (c28 <irda_master_callback_received+0x300>)
     998:	58e3      	ldr	r3, [r4, r3]
     99a:	9303      	str	r3, [sp, #12]
     99c:	233f      	movs	r3, #63	; 0x3f
     99e:	9a03      	ldr	r2, [sp, #12]
     9a0:	5cd3      	ldrb	r3, [r2, r3]
			case IRDA_SLAT_PING:
						// Check if main discovery is allowed
				if ( lock_allow_main_discovery == pdFALSE ) {
					unlock_count = xTaskGetTickCountFromISR();
				
					if ( unlock_count >= lock_main_discovery_count && 
     9a2:	2b00      	cmp	r3, #0
     9a4:	d10b      	bne.n	9be <irda_master_callback_received+0x96>
							motor.is_motor_queued == false && 
							motor.is_motor_running == false ) {
     9a6:	4ba0      	ldr	r3, [pc, #640]	; (c28 <irda_master_callback_received+0x300>)
     9a8:	58e3      	ldr	r3, [r4, r3]
     9aa:	9303      	str	r3, [sp, #12]
     9ac:	2340      	movs	r3, #64	; 0x40
     9ae:	9d03      	ldr	r5, [sp, #12]
     9b0:	5ceb      	ldrb	r3, [r5, r3]
						// Check if main discovery is allowed
				if ( lock_allow_main_discovery == pdFALSE ) {
					unlock_count = xTaskGetTickCountFromISR();
				
					if ( unlock_count >= lock_main_discovery_count && 
							motor.is_motor_queued == false && 
     9b2:	2b00      	cmp	r3, #0
     9b4:	d103      	bne.n	9be <irda_master_callback_received+0x96>
							motor.is_motor_running == false ) {
						lock_allow_main_discovery = pdTRUE;
     9b6:	4b98      	ldr	r3, [pc, #608]	; (c18 <irda_master_callback_received+0x2f0>)
     9b8:	58e3      	ldr	r3, [r4, r3]
     9ba:	2201      	movs	r2, #1
     9bc:	601a      	str	r2, [r3, #0]
					}
				}
	
				if ( ( irda_rx_array[0] == irda_rx_array[1] && irda_rx_array[1] == irda_rx_array[2] && irda_rx_array[0] == 0xAA ) &&
     9be:	4b9b      	ldr	r3, [pc, #620]	; (c2c <irda_master_callback_received+0x304>)
     9c0:	58e3      	ldr	r3, [r4, r3]
     9c2:	781a      	ldrb	r2, [r3, #0]
     9c4:	785b      	ldrb	r3, [r3, #1]
     9c6:	4293      	cmp	r3, r2
     9c8:	d14f      	bne.n	a6a <irda_master_callback_received+0x142>
     9ca:	4b98      	ldr	r3, [pc, #608]	; (c2c <irda_master_callback_received+0x304>)
     9cc:	58e3      	ldr	r3, [r4, r3]
     9ce:	9303      	str	r3, [sp, #12]
     9d0:	789b      	ldrb	r3, [r3, #2]
     9d2:	4293      	cmp	r3, r2
     9d4:	d149      	bne.n	a6a <irda_master_callback_received+0x142>
     9d6:	2aaa      	cmp	r2, #170	; 0xaa
     9d8:	d147      	bne.n	a6a <irda_master_callback_received+0x142>
						motor.is_motor_queued == false && motor.is_motor_running == false )
     9da:	4b93      	ldr	r3, [pc, #588]	; (c28 <irda_master_callback_received+0x300>)
     9dc:	58e3      	ldr	r3, [r4, r3]
     9de:	9303      	str	r3, [sp, #12]
     9e0:	233f      	movs	r3, #63	; 0x3f
     9e2:	9903      	ldr	r1, [sp, #12]
     9e4:	5ccb      	ldrb	r3, [r1, r3]
							motor.is_motor_running == false ) {
						lock_allow_main_discovery = pdTRUE;
					}
				}
	
				if ( ( irda_rx_array[0] == irda_rx_array[1] && irda_rx_array[1] == irda_rx_array[2] && irda_rx_array[0] == 0xAA ) &&
     9e6:	2b00      	cmp	r3, #0
     9e8:	d13f      	bne.n	a6a <irda_master_callback_received+0x142>
						motor.is_motor_queued == false && motor.is_motor_running == false )
     9ea:	4b8f      	ldr	r3, [pc, #572]	; (c28 <irda_master_callback_received+0x300>)
     9ec:	58e3      	ldr	r3, [r4, r3]
     9ee:	9303      	str	r3, [sp, #12]
     9f0:	2340      	movs	r3, #64	; 0x40
     9f2:	9a03      	ldr	r2, [sp, #12]
     9f4:	5cd3      	ldrb	r3, [r2, r3]
     9f6:	2b00      	cmp	r3, #0
     9f8:	d137      	bne.n	a6a <irda_master_callback_received+0x142>
				{	
					if ( lock_allow_main_discovery ) {
     9fa:	4b87      	ldr	r3, [pc, #540]	; (c18 <irda_master_callback_received+0x2f0>)
     9fc:	58e3      	ldr	r3, [r4, r3]
     9fe:	681b      	ldr	r3, [r3, #0]
     a00:	2b00      	cmp	r3, #0
     a02:	d100      	bne.n	a06 <irda_master_callback_received+0xde>
     a04:	e0fc      	b.n	c00 <irda_master_callback_received+0x2d8>
						if ( lock_trace == pdFALSE ) {
     a06:	4b8a      	ldr	r3, [pc, #552]	; (c30 <irda_master_callback_received+0x308>)
     a08:	58e3      	ldr	r3, [r4, r3]
     a0a:	681b      	ldr	r3, [r3, #0]
     a0c:	2b00      	cmp	r3, #0
     a0e:	d000      	beq.n	a12 <irda_master_callback_received+0xea>
     a10:	e0d8      	b.n	bc4 <irda_master_callback_received+0x29c>
							lock_trace = pdTRUE;
     a12:	4b87      	ldr	r3, [pc, #540]	; (c30 <irda_master_callback_received+0x308>)
     a14:	58e3      	ldr	r3, [r4, r3]
     a16:	2201      	movs	r2, #1
     a18:	601a      	str	r2, [r3, #0]
 						//vTracePrintF(event_channel, "Rxd Header!"); 					
						// Send out the ping and wait
						//irda_tx_array[0] = 0xBB;
						//irda_tx_array[0] = 0xBB;
						//irda_tx_array[0] = 0xBB;
 						irda_comm_state = IRDA_SLAT_FIRST;	// Change state to send first response
     a1a:	4b7e      	ldr	r3, [pc, #504]	; (c14 <irda_master_callback_received+0x2ec>)
     a1c:	58e3      	ldr	r3, [r4, r3]
     a1e:	9303      	str	r3, [sp, #12]
     a20:	2302      	movs	r3, #2
     a22:	9d03      	ldr	r5, [sp, #12]
     a24:	702b      	strb	r3, [r5, #0]
						xTimerResetFromISR ( timer_IrDA_Ping, 0 );
     a26:	4b83      	ldr	r3, [pc, #524]	; (c34 <irda_master_callback_received+0x30c>)
     a28:	58e3      	ldr	r3, [r4, r3]
     a2a:	681d      	ldr	r5, [r3, #0]
     a2c:	4b7b      	ldr	r3, [pc, #492]	; (c1c <irda_master_callback_received+0x2f4>)
     a2e:	58e3      	ldr	r3, [r4, r3]
     a30:	4798      	blx	r3
     a32:	1c02      	adds	r2, r0, #0
     a34:	2300      	movs	r3, #0
     a36:	9300      	str	r3, [sp, #0]
     a38:	1c28      	adds	r0, r5, #0
     a3a:	2107      	movs	r1, #7
     a3c:	4d7e      	ldr	r5, [pc, #504]	; (c38 <irda_master_callback_received+0x310>)
     a3e:	5965      	ldr	r5, [r4, r5]
     a40:	47a8      	blx	r5

 						// The board has been discovered, note so that 0xAA is ignored next pass
 						//lock_allow_main_discovery = pdFALSE;
 						//lock_main_discovery_count = xTaskGetTickCountFromISR();
 						//lock_main_discovery_count += 16;	// Wait half-a-second
						xYieldRequired = xTaskResumeFromISR( irda_task_handler );
     a42:	4b7e      	ldr	r3, [pc, #504]	; (c3c <irda_master_callback_received+0x314>)
     a44:	58e3      	ldr	r3, [r4, r3]
     a46:	6818      	ldr	r0, [r3, #0]
     a48:	4b7d      	ldr	r3, [pc, #500]	; (c40 <irda_master_callback_received+0x318>)
     a4a:	58e3      	ldr	r3, [r4, r3]
     a4c:	4798      	blx	r3
					
						if( xYieldRequired == pdTRUE )
     a4e:	2801      	cmp	r0, #1
     a50:	d104      	bne.n	a5c <irda_master_callback_received+0x134>
						{
							// We should switch context so the ISR returns to a different task.
							// NOTE:  How this is done depends on the port you are using.  Check
							// the documentation and examples for your port.
							//vTracePrintF(event_channel, "Yield ISR!");
							portYIELD_FROM_ISR(xYieldRequired);
     a52:	2280      	movs	r2, #128	; 0x80
     a54:	0552      	lsls	r2, r2, #21
     a56:	4b7b      	ldr	r3, [pc, #492]	; (c44 <irda_master_callback_received+0x31c>)
     a58:	601a      	str	r2, [r3, #0]
     a5a:	e0d1      	b.n	c00 <irda_master_callback_received+0x2d8>
						} else {
							irda_comm_state = IRDA_SLAT_PING;
     a5c:	4b6d      	ldr	r3, [pc, #436]	; (c14 <irda_master_callback_received+0x2ec>)
     a5e:	58e3      	ldr	r3, [r4, r3]
     a60:	9303      	str	r3, [sp, #12]
     a62:	2301      	movs	r3, #1
     a64:	9903      	ldr	r1, [sp, #12]
     a66:	700b      	strb	r3, [r1, #0]
     a68:	e0ca      	b.n	c00 <irda_master_callback_received+0x2d8>
							//vTracePrintF(event_channel, "No Yield! Changed to PING");
						}
					}
				} else {
					irda_comm_state = IRDA_SLAT_PING;
     a6a:	4b6a      	ldr	r3, [pc, #424]	; (c14 <irda_master_callback_received+0x2ec>)
     a6c:	58e3      	ldr	r3, [r4, r3]
     a6e:	9303      	str	r3, [sp, #12]
     a70:	2301      	movs	r3, #1
     a72:	9a03      	ldr	r2, [sp, #12]
     a74:	7013      	strb	r3, [r2, #0]
     a76:	e0c3      	b.n	c00 <irda_master_callback_received+0x2d8>
					//irda_comm_state = IRDA_SLAT_PING;
				}
			break;
			case IRDA_SLAT_FIRST_RESPONSE:	// r010716-1608: This the code to execute when we get 0xCC. Stage 6
						// If this is correct, this board can be safely assumed to be synchronized
				if ( crc_check(&irda_rx_array, 4) )
     a78:	4b6c      	ldr	r3, [pc, #432]	; (c2c <irda_master_callback_received+0x304>)
     a7a:	58e3      	ldr	r3, [r4, r3]
     a7c:	9303      	str	r3, [sp, #12]
     a7e:	1c18      	adds	r0, r3, #0
     a80:	2104      	movs	r1, #4
     a82:	4b71      	ldr	r3, [pc, #452]	; (c48 <irda_master_callback_received+0x320>)
     a84:	58e3      	ldr	r3, [r4, r3]
     a86:	4798      	blx	r3
     a88:	2800      	cmp	r0, #0
     a8a:	d044      	beq.n	b16 <irda_master_callback_received+0x1ee>
	PortGroup *const port_base = port_get_group_from_gpio_pin(gpio_pin);
	uint32_t pin_mask  = (1UL << (gpio_pin % 32));

	/* Set the pin to high or low atomically based on the requested level */
	if (level) {
		port_base->OUTSET.reg = pin_mask;
     a8c:	2280      	movs	r2, #128	; 0x80
     a8e:	0512      	lsls	r2, r2, #20
     a90:	4b6e      	ldr	r3, [pc, #440]	; (c4c <irda_master_callback_received+0x324>)
     a92:	619a      	str	r2, [r3, #24]
				{
					port_pin_set_output_level(LED_BUSY, pdTRUE);
					
						// Check if we have an incoming job
					if ( irda_rx_array[0] > 0x00 && !motor.is_motor_error) {	// if there is a job number, we note this as the start of a job
     a94:	4b65      	ldr	r3, [pc, #404]	; (c2c <irda_master_callback_received+0x304>)
     a96:	58e3      	ldr	r3, [r4, r3]
     a98:	9303      	str	r3, [sp, #12]
     a9a:	781b      	ldrb	r3, [r3, #0]
     a9c:	2b00      	cmp	r3, #0
     a9e:	d018      	beq.n	ad2 <irda_master_callback_received+0x1aa>
     aa0:	4a61      	ldr	r2, [pc, #388]	; (c28 <irda_master_callback_received+0x300>)
     aa2:	58a2      	ldr	r2, [r4, r2]
     aa4:	9203      	str	r2, [sp, #12]
     aa6:	2241      	movs	r2, #65	; 0x41
     aa8:	9d03      	ldr	r5, [sp, #12]
     aaa:	5caa      	ldrb	r2, [r5, r2]
     aac:	2a00      	cmp	r2, #0
     aae:	d110      	bne.n	ad2 <irda_master_callback_received+0x1aa>
						motor.rx_data_A[0] = irda_rx_array[0];
     ab0:	4a5d      	ldr	r2, [pc, #372]	; (c28 <irda_master_callback_received+0x300>)
     ab2:	58a2      	ldr	r2, [r4, r2]
     ab4:	212d      	movs	r1, #45	; 0x2d
     ab6:	5453      	strb	r3, [r2, r1]
						motor.rx_data_A[1] = irda_rx_array[1];
     ab8:	4b5c      	ldr	r3, [pc, #368]	; (c2c <irda_master_callback_received+0x304>)
     aba:	58e3      	ldr	r3, [r4, r3]
     abc:	7858      	ldrb	r0, [r3, #1]
     abe:	212e      	movs	r1, #46	; 0x2e
     ac0:	5450      	strb	r0, [r2, r1]
						motor.rx_data_A[2] = irda_rx_array[2];
     ac2:	7898      	ldrb	r0, [r3, #2]
     ac4:	212f      	movs	r1, #47	; 0x2f
     ac6:	5450      	strb	r0, [r2, r1]
						motor.rx_data_A[3] = irda_rx_array[3];
     ac8:	78d9      	ldrb	r1, [r3, #3]
     aca:	2330      	movs	r3, #48	; 0x30
     acc:	54d1      	strb	r1, [r2, r3]
						
						motor.job_is_incoming = true;
     ace:	2301      	movs	r3, #1
     ad0:	7113      	strb	r3, [r2, #4]
					}

					//vTracePrintF(event_channel, "Rxd Header!");

					//port_pin_toggle_output_level(LED_BUSY);
					irda_comm_state = IRDA_SLAT_STAGE_7A;	// Change state to send first response
     ad2:	4b50      	ldr	r3, [pc, #320]	; (c14 <irda_master_callback_received+0x2ec>)
     ad4:	58e3      	ldr	r3, [r4, r3]
     ad6:	9303      	str	r3, [sp, #12]
     ad8:	2305      	movs	r3, #5
     ada:	9903      	ldr	r1, [sp, #12]
     adc:	700b      	strb	r3, [r1, #0]
						// The slat card has been synched at this point.
					//port_pin_set_output_level(LED_BUSY, pdTRUE); // UNCOMMENT THIS LINE!!!
					
					// Resetting the timer
					xTimerResetFromISR ( timer_IrDA_Ping, 0 );
     ade:	4b55      	ldr	r3, [pc, #340]	; (c34 <irda_master_callback_received+0x30c>)
     ae0:	58e3      	ldr	r3, [r4, r3]
     ae2:	681d      	ldr	r5, [r3, #0]
     ae4:	4b4d      	ldr	r3, [pc, #308]	; (c1c <irda_master_callback_received+0x2f4>)
     ae6:	58e3      	ldr	r3, [r4, r3]
     ae8:	4798      	blx	r3
     aea:	1c02      	adds	r2, r0, #0
     aec:	2300      	movs	r3, #0
     aee:	9300      	str	r3, [sp, #0]
     af0:	1c28      	adds	r0, r5, #0
     af2:	2107      	movs	r1, #7
     af4:	4d50      	ldr	r5, [pc, #320]	; (c38 <irda_master_callback_received+0x310>)
     af6:	5965      	ldr	r5, [r4, r5]
     af8:	47a8      	blx	r5
					
					xYieldRequired = xTaskResumeFromISR( irda_task_handler );
     afa:	4b50      	ldr	r3, [pc, #320]	; (c3c <irda_master_callback_received+0x314>)
     afc:	58e3      	ldr	r3, [r4, r3]
     afe:	6818      	ldr	r0, [r3, #0]
     b00:	4b4f      	ldr	r3, [pc, #316]	; (c40 <irda_master_callback_received+0x318>)
     b02:	58e3      	ldr	r3, [r4, r3]
     b04:	4798      	blx	r3
					{
						// We should switch context so the ISR returns to a different task.
						// NOTE:  How this is done depends on the port you are using.  Check
						// the documentation and examples for your port.
						//vTracePrintF(event_channel, "Yield ISR!");
						portYIELD_FROM_ISR(xYieldRequired);
     b06:	2801      	cmp	r0, #1
     b08:	d000      	beq.n	b0c <irda_master_callback_received+0x1e4>
     b0a:	e079      	b.n	c00 <irda_master_callback_received+0x2d8>
     b0c:	2280      	movs	r2, #128	; 0x80
     b0e:	0552      	lsls	r2, r2, #21
     b10:	4b4c      	ldr	r3, [pc, #304]	; (c44 <irda_master_callback_received+0x31c>)
     b12:	601a      	str	r2, [r3, #0]
     b14:	e074      	b.n	c00 <irda_master_callback_received+0x2d8>
						//vTracePrintF(event_channel, "No Yield! Changed to PING");
					}
				} else {
					//vTracePrintF(event_channel, "Wrong Data!");
					//port_pin_set_output_level(LED_ERROR, pdTRUE);
					irda_comm_state = IRDA_SLAT_PING;
     b16:	4b3f      	ldr	r3, [pc, #252]	; (c14 <irda_master_callback_received+0x2ec>)
     b18:	58e3      	ldr	r3, [r4, r3]
     b1a:	9303      	str	r3, [sp, #12]
     b1c:	2301      	movs	r3, #1
     b1e:	9a03      	ldr	r2, [sp, #12]
     b20:	7013      	strb	r3, [r2, #0]
     b22:	e06d      	b.n	c00 <irda_master_callback_received+0x2d8>
				}
			break;
			case IRDA_SLAT_STAGE_7B:	// r010716-1608: This the code to execute when we get 0xCC. Stage 6
				// If this is correct, this board can be safely assumed to be synchronized
				if ( crc_check(&irda_rx_array, 4) )
     b24:	4b41      	ldr	r3, [pc, #260]	; (c2c <irda_master_callback_received+0x304>)
     b26:	58e3      	ldr	r3, [r4, r3]
     b28:	9303      	str	r3, [sp, #12]
     b2a:	1c18      	adds	r0, r3, #0
     b2c:	2104      	movs	r1, #4
     b2e:	4b46      	ldr	r3, [pc, #280]	; (c48 <irda_master_callback_received+0x320>)
     b30:	58e3      	ldr	r3, [r4, r3]
     b32:	4798      	blx	r3
     b34:	2800      	cmp	r0, #0
     b36:	d03e      	beq.n	bb6 <irda_master_callback_received+0x28e>
				{
					irda_comm_state = IRDA_SLAT_PING;	// Change state to send first response
     b38:	4b36      	ldr	r3, [pc, #216]	; (c14 <irda_master_callback_received+0x2ec>)
     b3a:	58e3      	ldr	r3, [r4, r3]
     b3c:	9303      	str	r3, [sp, #12]
     b3e:	2301      	movs	r3, #1
     b40:	9d03      	ldr	r5, [sp, #12]
     b42:	702b      	strb	r3, [r5, #0]
					// The slat card has been synched at this point.
					//port_pin_set_output_level(LED_BUSY, pdTRUE);
					
					// Check if there is a job to do
					if ( motor.job_is_incoming ) {
     b44:	4b38      	ldr	r3, [pc, #224]	; (c28 <irda_master_callback_received+0x300>)
     b46:	58e3      	ldr	r3, [r4, r3]
     b48:	9303      	str	r3, [sp, #12]
     b4a:	791b      	ldrb	r3, [r3, #4]
     b4c:	2b00      	cmp	r3, #0
     b4e:	d014      	beq.n	b7a <irda_master_callback_received+0x252>
						// There is a job that is due for completion
						motor.rx_data_B[0] = irda_rx_array[0];
     b50:	4b36      	ldr	r3, [pc, #216]	; (c2c <irda_master_callback_received+0x304>)
     b52:	58e2      	ldr	r2, [r4, r3]
     b54:	7810      	ldrb	r0, [r2, #0]
     b56:	4b34      	ldr	r3, [pc, #208]	; (c28 <irda_master_callback_received+0x300>)
     b58:	58e3      	ldr	r3, [r4, r3]
     b5a:	2131      	movs	r1, #49	; 0x31
     b5c:	5458      	strb	r0, [r3, r1]
						motor.rx_data_B[1] = irda_rx_array[1];
     b5e:	7850      	ldrb	r0, [r2, #1]
     b60:	2132      	movs	r1, #50	; 0x32
     b62:	5458      	strb	r0, [r3, r1]
						motor.rx_data_B[2] = irda_rx_array[2];
     b64:	7890      	ldrb	r0, [r2, #2]
     b66:	2133      	movs	r1, #51	; 0x33
     b68:	5458      	strb	r0, [r3, r1]
						motor.rx_data_B[3] = irda_rx_array[3];
     b6a:	78d1      	ldrb	r1, [r2, #3]
     b6c:	2234      	movs	r2, #52	; 0x34
     b6e:	5499      	strb	r1, [r3, r2]
						
						motor.job_is_incoming = false;
     b70:	2200      	movs	r2, #0
     b72:	711a      	strb	r2, [r3, #4]
						motor.is_motor_queued = true;
     b74:	2101      	movs	r1, #1
     b76:	223f      	movs	r2, #63	; 0x3f
     b78:	5499      	strb	r1, [r3, r2]
					}
					
					// Since this is the end  of a transaction, we lock the discovery
					lock_allow_main_discovery = pdFALSE;
     b7a:	4b27      	ldr	r3, [pc, #156]	; (c18 <irda_master_callback_received+0x2f0>)
     b7c:	58e3      	ldr	r3, [r4, r3]
     b7e:	2600      	movs	r6, #0
     b80:	601e      	str	r6, [r3, #0]
					lock_main_discovery_count = xTaskGetTickCountFromISR();
     b82:	4b26      	ldr	r3, [pc, #152]	; (c1c <irda_master_callback_received+0x2f4>)
     b84:	58e5      	ldr	r5, [r4, r3]
     b86:	47a8      	blx	r5
     b88:	4b26      	ldr	r3, [pc, #152]	; (c24 <irda_master_callback_received+0x2fc>)
     b8a:	58e3      	ldr	r3, [r4, r3]
     b8c:	6018      	str	r0, [r3, #0]
					lock_main_discovery_count += IRDA_PING_PERIOD;	// Receive data again in about half a second
     b8e:	681a      	ldr	r2, [r3, #0]
     b90:	323c      	adds	r2, #60	; 0x3c
     b92:	601a      	str	r2, [r3, #0]
				
					// Resetting the timer
					xTimerResetFromISR ( timer_IrDA_Ping, 0 );
     b94:	4b27      	ldr	r3, [pc, #156]	; (c34 <irda_master_callback_received+0x30c>)
     b96:	58e3      	ldr	r3, [r4, r3]
     b98:	681f      	ldr	r7, [r3, #0]
     b9a:	47a8      	blx	r5
     b9c:	1c02      	adds	r2, r0, #0
     b9e:	9600      	str	r6, [sp, #0]
     ba0:	1c38      	adds	r0, r7, #0
     ba2:	2107      	movs	r1, #7
     ba4:	2300      	movs	r3, #0
     ba6:	4d24      	ldr	r5, [pc, #144]	; (c38 <irda_master_callback_received+0x310>)
     ba8:	5965      	ldr	r5, [r4, r5]
     baa:	47a8      	blx	r5
	} else {
		port_base->OUTCLR.reg = pin_mask;
     bac:	2280      	movs	r2, #128	; 0x80
     bae:	0512      	lsls	r2, r2, #20
     bb0:	4b26      	ldr	r3, [pc, #152]	; (c4c <irda_master_callback_received+0x324>)
     bb2:	615a      	str	r2, [r3, #20]
     bb4:	e024      	b.n	c00 <irda_master_callback_received+0x2d8>
					port_pin_set_output_level(LED_BUSY, pdFALSE);
				} else {
					//vTracePrintF(event_channel, "Wrong Data!");
					//port_pin_set_output_level(LED_ERROR, pdTRUE);
					irda_comm_state = IRDA_SLAT_PING;
     bb6:	4b17      	ldr	r3, [pc, #92]	; (c14 <irda_master_callback_received+0x2ec>)
     bb8:	58e3      	ldr	r3, [r4, r3]
     bba:	9303      	str	r3, [sp, #12]
     bbc:	2301      	movs	r3, #1
     bbe:	9903      	ldr	r1, [sp, #12]
     bc0:	700b      	strb	r3, [r1, #0]
     bc2:	e01d      	b.n	c00 <irda_master_callback_received+0x2d8>
 						//vTracePrintF(event_channel, "Rxd Header!"); 					
						// Send out the ping and wait
						//irda_tx_array[0] = 0xBB;
						//irda_tx_array[0] = 0xBB;
						//irda_tx_array[0] = 0xBB;
 						irda_comm_state = IRDA_SLAT_FIRST;	// Change state to send first response
     bc4:	4b13      	ldr	r3, [pc, #76]	; (c14 <irda_master_callback_received+0x2ec>)
     bc6:	58e3      	ldr	r3, [r4, r3]
     bc8:	9303      	str	r3, [sp, #12]
     bca:	2302      	movs	r3, #2
     bcc:	9a03      	ldr	r2, [sp, #12]
     bce:	7013      	strb	r3, [r2, #0]
						xTimerResetFromISR ( timer_IrDA_Ping, 0 );
     bd0:	4b18      	ldr	r3, [pc, #96]	; (c34 <irda_master_callback_received+0x30c>)
     bd2:	58e3      	ldr	r3, [r4, r3]
     bd4:	681d      	ldr	r5, [r3, #0]
     bd6:	4b11      	ldr	r3, [pc, #68]	; (c1c <irda_master_callback_received+0x2f4>)
     bd8:	58e3      	ldr	r3, [r4, r3]
     bda:	4798      	blx	r3
     bdc:	1c02      	adds	r2, r0, #0
     bde:	2300      	movs	r3, #0
     be0:	9300      	str	r3, [sp, #0]
     be2:	1c28      	adds	r0, r5, #0
     be4:	2107      	movs	r1, #7
     be6:	4d14      	ldr	r5, [pc, #80]	; (c38 <irda_master_callback_received+0x310>)
     be8:	5965      	ldr	r5, [r4, r5]
     bea:	47a8      	blx	r5

 						// The board has been discovered, note so that 0xAA is ignored next pass
 						//lock_allow_main_discovery = pdFALSE;
 						//lock_main_discovery_count = xTaskGetTickCountFromISR();
 						//lock_main_discovery_count += 16;	// Wait half-a-second
						xYieldRequired = xTaskResumeFromISR( irda_task_handler );
     bec:	4b13      	ldr	r3, [pc, #76]	; (c3c <irda_master_callback_received+0x314>)
     bee:	58e3      	ldr	r3, [r4, r3]
     bf0:	6818      	ldr	r0, [r3, #0]
     bf2:	4b13      	ldr	r3, [pc, #76]	; (c40 <irda_master_callback_received+0x318>)
     bf4:	58e3      	ldr	r3, [r4, r3]
     bf6:	4798      	blx	r3
					
						if( xYieldRequired == pdTRUE )
     bf8:	2801      	cmp	r0, #1
     bfa:	d000      	beq.n	bfe <irda_master_callback_received+0x2d6>
     bfc:	e72e      	b.n	a5c <irda_master_callback_received+0x134>
     bfe:	e728      	b.n	a52 <irda_master_callback_received+0x12a>
					irda_comm_state = IRDA_SLAT_PING;
				}
			break;
		}	
	}
}
     c00:	b005      	add	sp, #20
     c02:	bdf0      	pop	{r4, r5, r6, r7, pc}
     c04:	00005142 	.word	0x00005142
     c08:	00000130 	.word	0x00000130
     c0c:	0000011c 	.word	0x0000011c
     c10:	fffdffff 	.word	0xfffdffff
     c14:	000000c4 	.word	0x000000c4
     c18:	00000000 	.word	0x00000000
     c1c:	000000f0 	.word	0x000000f0
     c20:	00000038 	.word	0x00000038
     c24:	000000ec 	.word	0x000000ec
     c28:	000001a8 	.word	0x000001a8
     c2c:	0000002c 	.word	0x0000002c
     c30:	000000cc 	.word	0x000000cc
     c34:	00000128 	.word	0x00000128
     c38:	00000118 	.word	0x00000118
     c3c:	00000158 	.word	0x00000158
     c40:	00000088 	.word	0x00000088
     c44:	e000ed04 	.word	0xe000ed04
     c48:	000001c4 	.word	0x000001c4
     c4c:	41004400 	.word	0x41004400

00000c50 <irda_master_callback_transmitted>:
// IrDA Tx Callback Function
static void irda_master_callback_transmitted(const struct usart_module *const module) {
     c50:	b530      	push	{r4, r5, lr}
     c52:	b085      	sub	sp, #20
     c54:	4c3a      	ldr	r4, [pc, #232]	; (d40 <irda_master_callback_transmitted+0xf0>)
     c56:	447c      	add	r4, pc
	// Update post r010716-1608
		// ** In this update, the machine state is changed so that we can continue receiving data
		// Change::: IRDA_SLAT_PING to IRDA_SLAT_FIRST_RESPONSE
		// ** In this update, we also queue the Rx job for 0xCC
	
	switch ( irda_comm_state ) {
     c58:	4b3a      	ldr	r3, [pc, #232]	; (d44 <irda_master_callback_transmitted+0xf4>)
     c5a:	58e3      	ldr	r3, [r4, r3]
     c5c:	9302      	str	r3, [sp, #8]
     c5e:	781b      	ldrb	r3, [r3, #0]
     c60:	2b02      	cmp	r3, #2
     c62:	d002      	beq.n	c6a <irda_master_callback_transmitted+0x1a>
     c64:	2b05      	cmp	r3, #5
     c66:	d035      	beq.n	cd4 <irda_master_callback_transmitted+0x84>
     c68:	e068      	b.n	d3c <irda_master_callback_transmitted+0xec>
		case IRDA_SLAT_FIRST:	// This is the case where the first Response has been sent
			// r010716-1608: Change the machine state accordingly
			irda_comm_state = IRDA_SLAT_FIRST_RESPONSE;	// Go back to the First Response mode
     c6a:	4b36      	ldr	r3, [pc, #216]	; (d44 <irda_master_callback_transmitted+0xf4>)
     c6c:	58e3      	ldr	r3, [r4, r3]
     c6e:	9302      	str	r3, [sp, #8]
     c70:	2303      	movs	r3, #3
     c72:	9902      	ldr	r1, [sp, #8]
     c74:	700b      	strb	r3, [r1, #0]
			
				// Make sure to reset the timer
			xTimerResetFromISR ( timer_IrDA_Ping, 0 );
     c76:	4b34      	ldr	r3, [pc, #208]	; (d48 <irda_master_callback_transmitted+0xf8>)
     c78:	58e3      	ldr	r3, [r4, r3]
     c7a:	681d      	ldr	r5, [r3, #0]
     c7c:	4b33      	ldr	r3, [pc, #204]	; (d4c <irda_master_callback_transmitted+0xfc>)
     c7e:	58e3      	ldr	r3, [r4, r3]
     c80:	4798      	blx	r3
     c82:	1c02      	adds	r2, r0, #0
     c84:	2300      	movs	r3, #0
     c86:	9300      	str	r3, [sp, #0]
     c88:	1c28      	adds	r0, r5, #0
     c8a:	2107      	movs	r1, #7
     c8c:	4d30      	ldr	r5, [pc, #192]	; (d50 <irda_master_callback_transmitted+0x100>)
     c8e:	5965      	ldr	r5, [r4, r5]
     c90:	47a8      	blx	r5
	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);

	/* Get a pointer to the hardware module instance */
	SercomUsart *const usart_hw = &(module->hw->USART);
     c92:	4b30      	ldr	r3, [pc, #192]	; (d54 <irda_master_callback_transmitted+0x104>)
     c94:	58e3      	ldr	r3, [r4, r3]
     c96:	681b      	ldr	r3, [r3, #0]
	Assert(module->hw);

	SercomUsart *const usart_hw = &(module->hw->USART);

#ifdef FEATURE_USART_SYNC_SCHEME_V2
	return (usart_hw->SYNCBUSY.reg);
     c98:	69da      	ldr	r2, [r3, #28]
		const struct usart_module *const module)
{
	/* Sanity check */
	Assert(module);

	while (usart_is_syncing(module)) {
     c9a:	2a00      	cmp	r2, #0
     c9c:	d1fc      	bne.n	c98 <irda_master_callback_transmitted+0x48>
	_usart_wait_for_sync(module);

	switch (transceiver_type) {
		case USART_TRANSCEIVER_RX:
			/* Enable RX */
			usart_hw->CTRLB.reg |= SERCOM_USART_CTRLB_RXEN;
     c9e:	6859      	ldr	r1, [r3, #4]
     ca0:	2280      	movs	r2, #128	; 0x80
     ca2:	0292      	lsls	r2, r2, #10
     ca4:	430a      	orrs	r2, r1
     ca6:	605a      	str	r2, [r3, #4]
			module->receiver_enabled = true;
     ca8:	4a2a      	ldr	r2, [pc, #168]	; (d54 <irda_master_callback_transmitted+0x104>)
     caa:	58a2      	ldr	r2, [r4, r2]
     cac:	9202      	str	r2, [sp, #8]
     cae:	2201      	movs	r2, #1
     cb0:	9d02      	ldr	r5, [sp, #8]
     cb2:	71aa      	strb	r2, [r5, #6]
	Assert(module->hw);

	SercomUsart *const usart_hw = &(module->hw->USART);

#ifdef FEATURE_USART_SYNC_SCHEME_V2
	return (usart_hw->SYNCBUSY.reg);
     cb4:	69da      	ldr	r2, [r3, #28]
		const struct usart_module *const module)
{
	/* Sanity check */
	Assert(module);

	while (usart_is_syncing(module)) {
     cb6:	2a00      	cmp	r2, #0
     cb8:	d1fc      	bne.n	cb4 <irda_master_callback_transmitted+0x64>
			
			// r010716-1608: Request the 0xCC data reception right away
			usart_enable_transceiver( &irda_master, USART_TRANSCEIVER_RX );	// Enable Receiving Transceiver
			
			
			usart_read_buffer_job( &irda_master, irda_rx_array, 5 );	// Try to get the 3-Byte ping
     cba:	4b26      	ldr	r3, [pc, #152]	; (d54 <irda_master_callback_transmitted+0x104>)
     cbc:	58e3      	ldr	r3, [r4, r3]
     cbe:	9302      	str	r3, [sp, #8]
     cc0:	4b25      	ldr	r3, [pc, #148]	; (d58 <irda_master_callback_transmitted+0x108>)
     cc2:	58e3      	ldr	r3, [r4, r3]
     cc4:	9303      	str	r3, [sp, #12]
     cc6:	9802      	ldr	r0, [sp, #8]
     cc8:	1c19      	adds	r1, r3, #0
     cca:	2205      	movs	r2, #5
     ccc:	4b23      	ldr	r3, [pc, #140]	; (d5c <irda_master_callback_transmitted+0x10c>)
     cce:	58e3      	ldr	r3, [r4, r3]
     cd0:	4798      	blx	r3
				// We should switch context so the ISR returns to a different task.
				// NOTE:  How this is done depends on the port you are using.  Check
				// the documentation and examples for your port.
			//	portYIELD_FROM_ISR(xYieldRequired);
			//}
		break;
     cd2:	e033      	b.n	d3c <irda_master_callback_transmitted+0xec>
		case IRDA_SLAT_STAGE_7A:
			// Post: r010716-1818: Change the machine state accordingly
			irda_comm_state = IRDA_SLAT_STAGE_7B;	// Go back to the First Response mode
     cd4:	4b1b      	ldr	r3, [pc, #108]	; (d44 <irda_master_callback_transmitted+0xf4>)
     cd6:	58e3      	ldr	r3, [r4, r3]
     cd8:	9302      	str	r3, [sp, #8]
     cda:	2306      	movs	r3, #6
     cdc:	9902      	ldr	r1, [sp, #8]
     cde:	700b      	strb	r3, [r1, #0]
			
			
			
			// Make sure to reset the timer
			xTimerResetFromISR ( timer_IrDA_Ping, 0 );
     ce0:	4b19      	ldr	r3, [pc, #100]	; (d48 <irda_master_callback_transmitted+0xf8>)
     ce2:	58e3      	ldr	r3, [r4, r3]
     ce4:	681d      	ldr	r5, [r3, #0]
     ce6:	4b19      	ldr	r3, [pc, #100]	; (d4c <irda_master_callback_transmitted+0xfc>)
     ce8:	58e3      	ldr	r3, [r4, r3]
     cea:	4798      	blx	r3
     cec:	1c02      	adds	r2, r0, #0
     cee:	2300      	movs	r3, #0
     cf0:	9300      	str	r3, [sp, #0]
     cf2:	1c28      	adds	r0, r5, #0
     cf4:	2107      	movs	r1, #7
     cf6:	4d16      	ldr	r5, [pc, #88]	; (d50 <irda_master_callback_transmitted+0x100>)
     cf8:	5965      	ldr	r5, [r4, r5]
     cfa:	47a8      	blx	r5
	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);

	/* Get a pointer to the hardware module instance */
	SercomUsart *const usart_hw = &(module->hw->USART);
     cfc:	4b15      	ldr	r3, [pc, #84]	; (d54 <irda_master_callback_transmitted+0x104>)
     cfe:	58e3      	ldr	r3, [r4, r3]
     d00:	681b      	ldr	r3, [r3, #0]
	Assert(module->hw);

	SercomUsart *const usart_hw = &(module->hw->USART);

#ifdef FEATURE_USART_SYNC_SCHEME_V2
	return (usart_hw->SYNCBUSY.reg);
     d02:	69da      	ldr	r2, [r3, #28]
		const struct usart_module *const module)
{
	/* Sanity check */
	Assert(module);

	while (usart_is_syncing(module)) {
     d04:	2a00      	cmp	r2, #0
     d06:	d1fc      	bne.n	d02 <irda_master_callback_transmitted+0xb2>
	_usart_wait_for_sync(module);

	switch (transceiver_type) {
		case USART_TRANSCEIVER_RX:
			/* Enable RX */
			usart_hw->CTRLB.reg |= SERCOM_USART_CTRLB_RXEN;
     d08:	6859      	ldr	r1, [r3, #4]
     d0a:	2280      	movs	r2, #128	; 0x80
     d0c:	0292      	lsls	r2, r2, #10
     d0e:	430a      	orrs	r2, r1
     d10:	605a      	str	r2, [r3, #4]
			module->receiver_enabled = true;
     d12:	4a10      	ldr	r2, [pc, #64]	; (d54 <irda_master_callback_transmitted+0x104>)
     d14:	58a2      	ldr	r2, [r4, r2]
     d16:	9202      	str	r2, [sp, #8]
     d18:	2201      	movs	r2, #1
     d1a:	9d02      	ldr	r5, [sp, #8]
     d1c:	71aa      	strb	r2, [r5, #6]
	Assert(module->hw);

	SercomUsart *const usart_hw = &(module->hw->USART);

#ifdef FEATURE_USART_SYNC_SCHEME_V2
	return (usart_hw->SYNCBUSY.reg);
     d1e:	69da      	ldr	r2, [r3, #28]
		const struct usart_module *const module)
{
	/* Sanity check */
	Assert(module);

	while (usart_is_syncing(module)) {
     d20:	2a00      	cmp	r2, #0
     d22:	d1fc      	bne.n	d1e <irda_master_callback_transmitted+0xce>
			
			
			// Post: r010716-1818: Request the 0xCC data reception right away
			usart_enable_transceiver( &irda_master, USART_TRANSCEIVER_RX );	// Enable Receiving Transceiver
			usart_read_buffer_job( &irda_master, irda_rx_array, 5 );	// Try to get the 3-Byte ping
     d24:	4b0b      	ldr	r3, [pc, #44]	; (d54 <irda_master_callback_transmitted+0x104>)
     d26:	58e3      	ldr	r3, [r4, r3]
     d28:	9302      	str	r3, [sp, #8]
     d2a:	4b0b      	ldr	r3, [pc, #44]	; (d58 <irda_master_callback_transmitted+0x108>)
     d2c:	58e3      	ldr	r3, [r4, r3]
     d2e:	9303      	str	r3, [sp, #12]
     d30:	9802      	ldr	r0, [sp, #8]
     d32:	1c19      	adds	r1, r3, #0
     d34:	2205      	movs	r2, #5
     d36:	4b09      	ldr	r3, [pc, #36]	; (d5c <irda_master_callback_transmitted+0x10c>)
     d38:	58e3      	ldr	r3, [r4, r3]
     d3a:	4798      	blx	r3
		break;
	}
}
     d3c:	b005      	add	sp, #20
     d3e:	bd30      	pop	{r4, r5, pc}
     d40:	00004e1a 	.word	0x00004e1a
     d44:	000000c4 	.word	0x000000c4
     d48:	00000128 	.word	0x00000128
     d4c:	000000f0 	.word	0x000000f0
     d50:	00000118 	.word	0x00000118
     d54:	0000011c 	.word	0x0000011c
     d58:	0000002c 	.word	0x0000002c
     d5c:	00000188 	.word	0x00000188

00000d60 <bastian_IrDA_configuration>:
static void irda_master_callback_received(const struct usart_module *const module);
static void irda_master_callback_transmitted(const struct usart_module *const module);

//////////////////////////////////////////////////////////////////////////
// IrDA Port COnfiguration
void bastian_IrDA_configuration (void){
     d60:	b5f0      	push	{r4, r5, r6, r7, lr}
     d62:	b093      	sub	sp, #76	; 0x4c
     d64:	4d31      	ldr	r5, [pc, #196]	; (e2c <bastian_IrDA_configuration+0xcc>)
     d66:	447d      	add	r5, pc
{
	/* Sanity check arguments */
	Assert(config);

	/* Set default config in the config struct */
	config->data_order       = USART_DATAORDER_LSB;
     d68:	2380      	movs	r3, #128	; 0x80
     d6a:	05db      	lsls	r3, r3, #23
     d6c:	9302      	str	r3, [sp, #8]
	config->transfer_mode    = USART_TRANSFER_ASYNCHRONOUSLY;
     d6e:	2300      	movs	r3, #0
     d70:	aa02      	add	r2, sp, #8
     d72:	6053      	str	r3, [r2, #4]
	config->parity           = USART_PARITY_NONE;
	config->stopbits         = USART_STOPBITS_1;
     d74:	2100      	movs	r1, #0
     d76:	7293      	strb	r3, [r2, #10]
	config->character_size   = USART_CHARACTER_SIZE_8BIT;
     d78:	72d3      	strb	r3, [r2, #11]
	config->baudrate         = 9600;
	config->receiver_enable  = true;
     d7a:	2401      	movs	r4, #1
     d7c:	2024      	movs	r0, #36	; 0x24
     d7e:	5414      	strb	r4, [r2, r0]
	config->transmitter_enable = true;
     d80:	2025      	movs	r0, #37	; 0x25
     d82:	5414      	strb	r4, [r2, r0]
	config->clock_polarity_inverted = false;
     d84:	2026      	movs	r0, #38	; 0x26
     d86:	5413      	strb	r3, [r2, r0]
	config->use_external_clock = false;
     d88:	2027      	movs	r0, #39	; 0x27
     d8a:	5413      	strb	r3, [r2, r0]
	config->ext_clock_freq   = 0;
     d8c:	6293      	str	r3, [r2, #40]	; 0x28
	config->mux_setting      = USART_RX_1_TX_2_XCK_3;
	config->run_in_standby   = false;
     d8e:	202c      	movs	r0, #44	; 0x2c
     d90:	5413      	strb	r3, [r2, r0]
	config->generator_source = GCLK_GENERATOR_0;
     d92:	202d      	movs	r0, #45	; 0x2d
     d94:	5413      	strb	r3, [r2, r0]
	config->pinmux_pad0      = PINMUX_DEFAULT;
	config->pinmux_pad1      = PINMUX_DEFAULT;
	config->pinmux_pad2      = PINMUX_DEFAULT;
	config->pinmux_pad3      = PINMUX_DEFAULT;
#ifdef FEATURE_USART_OVER_SAMPLE
	config->sample_adjustment     = USART_SAMPLE_ADJUSTMENT_7_8_9;
     d96:	6153      	str	r3, [r2, #20]
	config->sample_rate           = USART_SAMPLE_RATE_16X_ARITHMETIC;
     d98:	8213      	strh	r3, [r2, #16]
#endif
#ifdef FEATURE_USART_LIN_SLAVE
	config->lin_slave_enable      = false;
     d9a:	2000      	movs	r0, #0
     d9c:	76d0      	strb	r0, [r2, #27]
	config->lin_header_delay = LIN_MASTER_HEADER_DELAY_0;
	config->lin_break_length = LIN_MASTER_BREAK_LENGTH_13_BIT;
#endif

#ifdef FEATURE_USART_IMMEDIATE_BUFFER_OVERFLOW_NOTIFICATION
	config->immediate_buffer_overflow_notification  = false;
     d9e:	7611      	strb	r1, [r2, #24]
#endif
#ifdef FEATURE_USART_START_FRAME_DECTION
	config->start_frame_detection_enable            = false;
     da0:	7711      	strb	r1, [r2, #28]
#endif
#ifdef FEATURE_USART_IRDA
	config->encoding_format_enable                  = false;
	config->receive_pulse_length                    = 19;
     da2:	2013      	movs	r0, #19
     da4:	7690      	strb	r0, [r2, #26]
	config->iso7816_config.inhibit_nack             = ISO7816_INHIBIT_NACK_DISABLE;
	config->iso7816_config.successive_recv_nack     = ISO7816_SUCCESSIVE_RECV_NACK_DISABLE;
	config->iso7816_config.max_iterations           = 7;
#endif
#ifdef FEATURE_USART_COLLISION_DECTION
	config->collision_detection_enable              = false;
     da6:	7751      	strb	r1, [r2, #29]
	usart_get_config_defaults(&irda_conf);
	
	// Port Configuration
	irda_conf.transfer_mode = USART_TRANSFER_ASYNCHRONOUSLY;	// Asynchronous Communication Mode
	irda_conf.generator_source = GCLK_GENERATOR_0;				// Use the Generic Clock 0 as source
	irda_conf.baudrate = 115200;								// IrDA Baudrate
     da8:	21e1      	movs	r1, #225	; 0xe1
     daa:	0249      	lsls	r1, r1, #9
     dac:	6211      	str	r1, [r2, #32]
	irda_conf.character_size = USART_CHARACTER_SIZE_8BIT;
	irda_conf.stopbits = USART_STOPBITS_1;
	irda_conf.parity = USART_PARITY_EVEN;
     dae:	8113      	strh	r3, [r2, #8]
	irda_conf.encoding_format_enable = true;	// Enable IrDA Encoding
     db0:	7654      	strb	r4, [r2, #25]
	
	// Pin Multiplexer Settings
	irda_conf.mux_setting = USART_RX_1_TX_0_XCK_1;
     db2:	2380      	movs	r3, #128	; 0x80
     db4:	035b      	lsls	r3, r3, #13
     db6:	60d3      	str	r3, [r2, #12]
	irda_conf.pinmux_pad0 = PINMUX_PA22C_SERCOM3_PAD0;
     db8:	4b1d      	ldr	r3, [pc, #116]	; (e30 <bastian_IrDA_configuration+0xd0>)
     dba:	6313      	str	r3, [r2, #48]	; 0x30
	irda_conf.pinmux_pad1 = PINMUX_PA23C_SERCOM3_PAD1;
     dbc:	4b1d      	ldr	r3, [pc, #116]	; (e34 <bastian_IrDA_configuration+0xd4>)
     dbe:	6353      	str	r3, [r2, #52]	; 0x34
	irda_conf.pinmux_pad2 = PINMUX_UNUSED;
     dc0:	2301      	movs	r3, #1
     dc2:	425b      	negs	r3, r3
     dc4:	6393      	str	r3, [r2, #56]	; 0x38
	irda_conf.pinmux_pad3 = PINMUX_UNUSED;
     dc6:	63d3      	str	r3, [r2, #60]	; 0x3c

	// Initialize the previous settings
	usart_init((struct usart_module*) &irda_master, SERCOM3, &irda_conf);
     dc8:	4b1b      	ldr	r3, [pc, #108]	; (e38 <bastian_IrDA_configuration+0xd8>)
     dca:	58ef      	ldr	r7, [r5, r3]
     dcc:	1c38      	adds	r0, r7, #0
     dce:	491b      	ldr	r1, [pc, #108]	; (e3c <bastian_IrDA_configuration+0xdc>)
     dd0:	4b1b      	ldr	r3, [pc, #108]	; (e40 <bastian_IrDA_configuration+0xe0>)
     dd2:	58eb      	ldr	r3, [r5, r3]
     dd4:	4798      	blx	r3
	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);

	/* Get a pointer to the hardware module instance */
	SercomUsart *const usart_hw = &(module->hw->USART);
     dd6:	683e      	ldr	r6, [r7, #0]

#if USART_CALLBACK_MODE == true
	/* Enable Global interrupt for module */
	system_interrupt_enable(_sercom_get_interrupt_vector(module->hw));
     dd8:	1c30      	adds	r0, r6, #0
     dda:	4b1a      	ldr	r3, [pc, #104]	; (e44 <bastian_IrDA_configuration+0xe4>)
     ddc:	58eb      	ldr	r3, [r5, r3]
     dde:	4798      	blx	r3
 * \param[in] vector Interrupt vector to enable
 */
static inline void system_interrupt_enable(
		const enum system_interrupt_vector vector)
{
	NVIC->ISER[0] = (uint32_t)(1 << ((uint32_t)vector & 0x0000001f));
     de0:	231f      	movs	r3, #31
     de2:	4018      	ands	r0, r3
     de4:	4084      	lsls	r4, r0
     de6:	4b18      	ldr	r3, [pc, #96]	; (e48 <bastian_IrDA_configuration+0xe8>)
     de8:	601c      	str	r4, [r3, #0]
{
	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);

	SercomUsart *const usart_hw = &(module->hw->USART);
     dea:	683a      	ldr	r2, [r7, #0]

#ifdef FEATURE_USART_SYNC_SCHEME_V2
	return (usart_hw->SYNCBUSY.reg);
     dec:	69d3      	ldr	r3, [r2, #28]
		const struct usart_module *const module)
{
	/* Sanity check */
	Assert(module);

	while (usart_is_syncing(module)) {
     dee:	2b00      	cmp	r3, #0
     df0:	d1fc      	bne.n	dec <bastian_IrDA_configuration+0x8c>

	/* Wait until synchronization is complete */
	_usart_wait_for_sync(module);

	/* Enable USART module */
	usart_hw->CTRLA.reg |= SERCOM_USART_CTRLA_ENABLE;
     df2:	6832      	ldr	r2, [r6, #0]
     df4:	2302      	movs	r3, #2
     df6:	4313      	orrs	r3, r2
     df8:	6033      	str	r3, [r6, #0]

	// Enable the module
	usart_enable((struct usart_module*) &irda_master);

	// ******** Callback setup
	usart_register_callback((struct usart_module*) &irda_master, (usart_callback_t)irda_master_callback_received, USART_CALLBACK_BUFFER_RECEIVED);
     dfa:	4b0f      	ldr	r3, [pc, #60]	; (e38 <bastian_IrDA_configuration+0xd8>)
     dfc:	58ec      	ldr	r4, [r5, r3]
     dfe:	1c20      	adds	r0, r4, #0
     e00:	4912      	ldr	r1, [pc, #72]	; (e4c <bastian_IrDA_configuration+0xec>)
     e02:	4479      	add	r1, pc
     e04:	2201      	movs	r2, #1
     e06:	4b12      	ldr	r3, [pc, #72]	; (e50 <bastian_IrDA_configuration+0xf0>)
     e08:	58ee      	ldr	r6, [r5, r3]
     e0a:	47b0      	blx	r6
{
	/* Sanity check arguments */
	Assert(module);

	/* Enable callback */
	module->callback_enable_mask |= (1 << callback_type);
     e0c:	2531      	movs	r5, #49	; 0x31
     e0e:	5d62      	ldrb	r2, [r4, r5]
     e10:	2302      	movs	r3, #2
     e12:	4313      	orrs	r3, r2
     e14:	5563      	strb	r3, [r4, r5]
	usart_enable_callback((struct usart_module*) &irda_master, USART_CALLBACK_BUFFER_RECEIVED);

	usart_register_callback((struct usart_module*) &irda_master, (usart_callback_t)irda_master_callback_transmitted, USART_CALLBACK_BUFFER_TRANSMITTED);
     e16:	1c20      	adds	r0, r4, #0
     e18:	490e      	ldr	r1, [pc, #56]	; (e54 <bastian_IrDA_configuration+0xf4>)
     e1a:	4479      	add	r1, pc
     e1c:	2200      	movs	r2, #0
     e1e:	47b0      	blx	r6
     e20:	5d62      	ldrb	r2, [r4, r5]
     e22:	2301      	movs	r3, #1
     e24:	4313      	orrs	r3, r2
     e26:	5563      	strb	r3, [r4, r5]
	usart_enable_callback((struct usart_module*) &irda_master, USART_CALLBACK_BUFFER_TRANSMITTED);
}
     e28:	b013      	add	sp, #76	; 0x4c
     e2a:	bdf0      	pop	{r4, r5, r6, r7, pc}
     e2c:	00004d0a 	.word	0x00004d0a
     e30:	00160002 	.word	0x00160002
     e34:	00170002 	.word	0x00170002
     e38:	0000011c 	.word	0x0000011c
     e3c:	42001400 	.word	0x42001400
     e40:	0000012c 	.word	0x0000012c
     e44:	00000068 	.word	0x00000068
     e48:	e000e100 	.word	0xe000e100
     e4c:	fffffb23 	.word	0xfffffb23
     e50:	0000000c 	.word	0x0000000c
     e54:	fffffe33 	.word	0xfffffe33

00000e58 <crc_check>:
#include "asf.h"
#include "bastian_sercom.h"

// This is the function that will check the validity of the crc byte as received
BaseType_t crc_check( uint8_t* data, uint8_t size ) {
     e58:	b530      	push	{r4, r5, lr}
	uint8_t i;
	uint8_t crc_result = 0;
	
	// Add all the contents of the packet
	for( i=0; i<size; i++) crc_result += *( data + i );
     e5a:	2900      	cmp	r1, #0
     e5c:	d00c      	beq.n	e78 <crc_check+0x20>
     e5e:	1c03      	adds	r3, r0, #0
     e60:	1c42      	adds	r2, r0, #1
     e62:	1e4c      	subs	r4, r1, #1
     e64:	b2e4      	uxtb	r4, r4
     e66:	1915      	adds	r5, r2, r4
#include "bastian_sercom.h"

// This is the function that will check the validity of the crc byte as received
BaseType_t crc_check( uint8_t* data, uint8_t size ) {
	uint8_t i;
	uint8_t crc_result = 0;
     e68:	2200      	movs	r2, #0
	
	// Add all the contents of the packet
	for( i=0; i<size; i++) crc_result += *( data + i );
     e6a:	781c      	ldrb	r4, [r3, #0]
     e6c:	1912      	adds	r2, r2, r4
     e6e:	b2d2      	uxtb	r2, r2
     e70:	3301      	adds	r3, #1
     e72:	42ab      	cmp	r3, r5
     e74:	d1f9      	bne.n	e6a <crc_check+0x12>
     e76:	e000      	b.n	e7a <crc_check+0x22>
#include "bastian_sercom.h"

// This is the function that will check the validity of the crc byte as received
BaseType_t crc_check( uint8_t* data, uint8_t size ) {
	uint8_t i;
	uint8_t crc_result = 0;
     e78:	2200      	movs	r2, #0
	
	// Return result as boolean
	// pdTRUE  -> CRC Checks Out
	// pdFALSE -> CRC does NOT check out
	//*( data + 5 ) = crc_result;
	if ( crc_result == *(data + size) ) return pdTRUE;
     e7a:	5c43      	ldrb	r3, [r0, r1]
     e7c:	2055      	movs	r0, #85	; 0x55
     e7e:	4302      	orrs	r2, r0
     e80:	1a98      	subs	r0, r3, r2
     e82:	4242      	negs	r2, r0
     e84:	4150      	adcs	r0, r2
	else return pdFALSE;
}
     e86:	bd30      	pop	{r4, r5, pc}

00000e88 <crc_generate>:

// This is the function that generates the CRC byte
// The size does not include the spot for the CRC byte
void crc_generate( uint8_t* data, uint8_t size ) {
     e88:	b510      	push	{r4, lr}
	uint8_t i;
	*( data + size ) = 0;
     e8a:	1842      	adds	r2, r0, r1
     e8c:	2300      	movs	r3, #0
     e8e:	7013      	strb	r3, [r2, #0]
	
	// Add all the contents of the packet
	for( i=0; i<size; i++) *( data + size ) += *( data + i );
     e90:	2900      	cmp	r1, #0
     e92:	d00b      	beq.n	eac <crc_generate+0x24>
     e94:	1c03      	adds	r3, r0, #0
     e96:	3001      	adds	r0, #1
     e98:	3901      	subs	r1, #1
     e9a:	b2c9      	uxtb	r1, r1
     e9c:	1840      	adds	r0, r0, r1
     e9e:	781c      	ldrb	r4, [r3, #0]
     ea0:	7811      	ldrb	r1, [r2, #0]
     ea2:	1861      	adds	r1, r4, r1
     ea4:	7011      	strb	r1, [r2, #0]
     ea6:	3301      	adds	r3, #1
     ea8:	4283      	cmp	r3, r0
     eaa:	d1f8      	bne.n	e9e <crc_generate+0x16>
	
	*( data + size ) |= 0x55;	// OR the CRC byte
     eac:	7811      	ldrb	r1, [r2, #0]
     eae:	2355      	movs	r3, #85	; 0x55
     eb0:	430b      	orrs	r3, r1
     eb2:	7013      	strb	r3, [r2, #0]
}
     eb4:	bd10      	pop	{r4, pc}
     eb6:	46c0      	nop			; (mov r8, r8)

00000eb8 <motor_comm_ping_callback>:
		vTaskSuspend(NULL);
	}
}

void motor_comm_ping_callback(TimerHandle_t pxTimer)
{
     eb8:	b530      	push	{r4, r5, lr}
     eba:	b083      	sub	sp, #12
     ebc:	4c69      	ldr	r4, [pc, #420]	; (1064 <motor_comm_ping_callback+0x1ac>)
     ebe:	447c      	add	r4, pc
  This function disables IRQ interrupts by setting the I-bit in the CPSR.
  Can only be executed in Privileged modes.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
     ec0:	b672      	cpsid	i
     ec2:	f3bf 8f5f 	dmb	sy
 * Disabled global interrupts in the device, preventing any enabled interrupt
 * handlers from executing.
 */
static inline void system_interrupt_disable_global(void)
{
	cpu_irq_disable();
     ec6:	4b68      	ldr	r3, [pc, #416]	; (1068 <motor_comm_ping_callback+0x1b0>)
     ec8:	58e3      	ldr	r3, [r4, r3]
     eca:	9301      	str	r3, [sp, #4]
     ecc:	2300      	movs	r3, #0
     ece:	9901      	ldr	r1, [sp, #4]
     ed0:	700b      	strb	r3, [r1, #0]
	system_interrupt_disable_global();
	
	configASSERT( pxTimer );
     ed2:	2800      	cmp	r0, #0
     ed4:	d101      	bne.n	eda <motor_comm_ping_callback+0x22>
     ed6:	b672      	cpsid	i
     ed8:	e7fe      	b.n	ed8 <motor_comm_ping_callback+0x20>
	
	
	switch ( motor.motor_state ) {
     eda:	4b64      	ldr	r3, [pc, #400]	; (106c <motor_comm_ping_callback+0x1b4>)
     edc:	58e3      	ldr	r3, [r4, r3]
     ede:	9301      	str	r3, [sp, #4]
     ee0:	781b      	ldrb	r3, [r3, #0]
     ee2:	b2db      	uxtb	r3, r3
     ee4:	2b71      	cmp	r3, #113	; 0x71
     ee6:	d814      	bhi.n	f12 <motor_comm_ping_callback+0x5a>
     ee8:	2b70      	cmp	r3, #112	; 0x70
     eea:	d23d      	bcs.n	f68 <motor_comm_ping_callback+0xb0>
     eec:	2b10      	cmp	r3, #16
     eee:	d03b      	beq.n	f68 <motor_comm_ping_callback+0xb0>
     ef0:	d808      	bhi.n	f04 <motor_comm_ping_callback+0x4c>
     ef2:	2b01      	cmp	r3, #1
     ef4:	d068      	beq.n	fc8 <motor_comm_ping_callback+0x110>
     ef6:	2b00      	cmp	r3, #0
     ef8:	d100      	bne.n	efc <motor_comm_ping_callback+0x44>
     efa:	e0a7      	b.n	104c <motor_comm_ping_callback+0x194>
     efc:	3b04      	subs	r3, #4
     efe:	2b0a      	cmp	r3, #10
     f00:	d96c      	bls.n	fdc <motor_comm_ping_callback+0x124>
     f02:	e0a3      	b.n	104c <motor_comm_ping_callback+0x194>
     f04:	2b11      	cmp	r3, #17
     f06:	d03d      	beq.n	f84 <motor_comm_ping_callback+0xcc>
     f08:	3b50      	subs	r3, #80	; 0x50
     f0a:	2b03      	cmp	r3, #3
     f0c:	d900      	bls.n	f10 <motor_comm_ping_callback+0x58>
     f0e:	e09d      	b.n	104c <motor_comm_ping_callback+0x194>
     f10:	e064      	b.n	fdc <motor_comm_ping_callback+0x124>
     f12:	2b9b      	cmp	r3, #155	; 0x9b
     f14:	d809      	bhi.n	f2a <motor_comm_ping_callback+0x72>
     f16:	2b9a      	cmp	r3, #154	; 0x9a
     f18:	d260      	bcs.n	fdc <motor_comm_ping_callback+0x124>
     f1a:	2b7a      	cmp	r3, #122	; 0x7a
     f1c:	d00a      	beq.n	f34 <motor_comm_ping_callback+0x7c>
     f1e:	2b7b      	cmp	r3, #123	; 0x7b
     f20:	d015      	beq.n	f4e <motor_comm_ping_callback+0x96>
     f22:	2b72      	cmp	r3, #114	; 0x72
     f24:	d000      	beq.n	f28 <motor_comm_ping_callback+0x70>
     f26:	e091      	b.n	104c <motor_comm_ping_callback+0x194>
     f28:	e073      	b.n	1012 <motor_comm_ping_callback+0x15a>
     f2a:	2bed      	cmp	r3, #237	; 0xed
     f2c:	d056      	beq.n	fdc <motor_comm_ping_callback+0x124>
     f2e:	2bee      	cmp	r3, #238	; 0xee
     f30:	d028      	beq.n	f84 <motor_comm_ping_callback+0xcc>
     f32:	e08b      	b.n	104c <motor_comm_ping_callback+0x194>
		case MOTOR_STATE_RUNNING_TO:
			motor.motor_state = MOTOR_STATE_RUNNING;
     f34:	4b4d      	ldr	r3, [pc, #308]	; (106c <motor_comm_ping_callback+0x1b4>)
     f36:	58e3      	ldr	r3, [r4, r3]
     f38:	9301      	str	r3, [sp, #4]
     f3a:	2370      	movs	r3, #112	; 0x70
     f3c:	9a01      	ldr	r2, [sp, #4]
     f3e:	7013      	strb	r3, [r2, #0]
				// The IrDA task is now to reset and ping again
			vTaskResume( motor_task_handler );
     f40:	4b4b      	ldr	r3, [pc, #300]	; (1070 <motor_comm_ping_callback+0x1b8>)
     f42:	58e3      	ldr	r3, [r4, r3]
     f44:	6818      	ldr	r0, [r3, #0]
     f46:	4b4b      	ldr	r3, [pc, #300]	; (1074 <motor_comm_ping_callback+0x1bc>)
     f48:	58e3      	ldr	r3, [r4, r3]
     f4a:	4798      	blx	r3
		break;
     f4c:	e07e      	b.n	104c <motor_comm_ping_callback+0x194>
		case MOTOR_STATE_DEAD_TO:
			motor.motor_state = MOTOR_STATE_DEAD_TIME;	
     f4e:	4b47      	ldr	r3, [pc, #284]	; (106c <motor_comm_ping_callback+0x1b4>)
     f50:	58e3      	ldr	r3, [r4, r3]
     f52:	9301      	str	r3, [sp, #4]
     f54:	2371      	movs	r3, #113	; 0x71
     f56:	9901      	ldr	r1, [sp, #4]
     f58:	700b      	strb	r3, [r1, #0]
				// The IrDA task is now to reset and ping again
			vTaskResume( motor_task_handler );
     f5a:	4b45      	ldr	r3, [pc, #276]	; (1070 <motor_comm_ping_callback+0x1b8>)
     f5c:	58e3      	ldr	r3, [r4, r3]
     f5e:	6818      	ldr	r0, [r3, #0]
     f60:	4b44      	ldr	r3, [pc, #272]	; (1074 <motor_comm_ping_callback+0x1bc>)
     f62:	58e3      	ldr	r3, [r4, r3]
     f64:	4798      	blx	r3
		break;
     f66:	e071      	b.n	104c <motor_comm_ping_callback+0x194>
		case MOTOR_STATE_CHECK_HEALTH:
		case MOTOR_STATE_RUNNING:	// Motor did not respond at the time when it was supposed to run
		case MOTOR_STATE_DEAD_TIME:
			motor.is_motor_running = false;
     f68:	4b40      	ldr	r3, [pc, #256]	; (106c <motor_comm_ping_callback+0x1b4>)
     f6a:	58e3      	ldr	r3, [r4, r3]
     f6c:	2200      	movs	r2, #0
     f6e:	2140      	movs	r1, #64	; 0x40
     f70:	545a      	strb	r2, [r3, r1]
			motor.is_motor_ready = false;
     f72:	213e      	movs	r1, #62	; 0x3e
     f74:	545a      	strb	r2, [r3, r1]
			motor.is_motor_queued = false;
     f76:	213f      	movs	r1, #63	; 0x3f
     f78:	545a      	strb	r2, [r3, r1]
			motor.health = 0x00;	// Motor is no longer there....
     f7a:	709a      	strb	r2, [r3, #2]
	PortGroup *const port_base = port_get_group_from_gpio_pin(gpio_pin);
	uint32_t pin_mask  = (1UL << (gpio_pin % 32));

	/* Set the pin to high or low atomically based on the requested level */
	if (level) {
		port_base->OUTSET.reg = pin_mask;
     f7c:	2280      	movs	r2, #128	; 0x80
     f7e:	0492      	lsls	r2, r2, #18
     f80:	4b3d      	ldr	r3, [pc, #244]	; (1078 <motor_comm_ping_callback+0x1c0>)
     f82:	619a      	str	r2, [r3, #24]
			port_pin_set_output_level(LED_ERROR, pdTRUE);
		case MOTOR_COMM_ERROR:
		case MOTOR_STATE_HEALTH_RESPONSE:
		
			if ( motor.motor_state == MOTOR_STATE_CHECK_HEALTH ) {
     f84:	4b39      	ldr	r3, [pc, #228]	; (106c <motor_comm_ping_callback+0x1b4>)
     f86:	58e3      	ldr	r3, [r4, r3]
     f88:	9301      	str	r3, [sp, #4]
     f8a:	781b      	ldrb	r3, [r3, #0]
     f8c:	2b10      	cmp	r3, #16
     f8e:	d106      	bne.n	f9e <motor_comm_ping_callback+0xe6>
				motor.motor_state = MOTOR_STATE_START_UP_CHECK_HEALTH;
     f90:	4b36      	ldr	r3, [pc, #216]	; (106c <motor_comm_ping_callback+0x1b4>)
     f92:	58e3      	ldr	r3, [r4, r3]
     f94:	9301      	str	r3, [sp, #4]
     f96:	2301      	movs	r3, #1
     f98:	9a01      	ldr	r2, [sp, #4]
     f9a:	7013      	strb	r3, [r2, #0]
     f9c:	e005      	b.n	faa <motor_comm_ping_callback+0xf2>
			} else {
				motor.motor_state = MOTOR_STATE_CHECK_HEALTH;
     f9e:	4b33      	ldr	r3, [pc, #204]	; (106c <motor_comm_ping_callback+0x1b4>)
     fa0:	58e3      	ldr	r3, [r4, r3]
     fa2:	9301      	str	r3, [sp, #4]
     fa4:	2310      	movs	r3, #16
     fa6:	9901      	ldr	r1, [sp, #4]
     fa8:	700b      	strb	r3, [r1, #0]
			}
			
			usart_abort_job( &motor_serial, USART_TRANSCEIVER_RX );
     faa:	4b34      	ldr	r3, [pc, #208]	; (107c <motor_comm_ping_callback+0x1c4>)
     fac:	58e3      	ldr	r3, [r4, r3]
     fae:	9301      	str	r3, [sp, #4]
     fb0:	1c18      	adds	r0, r3, #0
     fb2:	2100      	movs	r1, #0
     fb4:	4b32      	ldr	r3, [pc, #200]	; (1080 <motor_comm_ping_callback+0x1c8>)
     fb6:	58e3      	ldr	r3, [r4, r3]
     fb8:	4798      	blx	r3
			
				// The IrDA task is now to reset and ping again
			vTaskResume( motor_task_handler );
     fba:	4b2d      	ldr	r3, [pc, #180]	; (1070 <motor_comm_ping_callback+0x1b8>)
     fbc:	58e3      	ldr	r3, [r4, r3]
     fbe:	6818      	ldr	r0, [r3, #0]
     fc0:	4b2c      	ldr	r3, [pc, #176]	; (1074 <motor_comm_ping_callback+0x1bc>)
     fc2:	58e3      	ldr	r3, [r4, r3]
     fc4:	4798      	blx	r3
		break;
     fc6:	e041      	b.n	104c <motor_comm_ping_callback+0x194>
		case MOTOR_STATE_START_UP_CHECK_HEALTH:
			motor.health = 0x00;	// Motor is no longer there....
     fc8:	4b28      	ldr	r3, [pc, #160]	; (106c <motor_comm_ping_callback+0x1b4>)
     fca:	58e3      	ldr	r3, [r4, r3]
     fcc:	9301      	str	r3, [sp, #4]
     fce:	2300      	movs	r3, #0
     fd0:	9a01      	ldr	r2, [sp, #4]
     fd2:	7093      	strb	r3, [r2, #2]
     fd4:	2280      	movs	r2, #128	; 0x80
     fd6:	0492      	lsls	r2, r2, #18
     fd8:	4b27      	ldr	r3, [pc, #156]	; (1078 <motor_comm_ping_callback+0x1c0>)
     fda:	619a      	str	r2, [r3, #24]
		case MOTOR_STATE_CHANGE_CW_RAMP_DOWN:
		case MOTOR_STATE_CHANGE_CCW_RAMP_UP:
		case MOTOR_STATE_CHANGE_CCW_RAMP_DOWN:
		case MOTOR_COMM_GET_MOTOR_ACCESS_START_UP:
		case MOTOR_COMM_GET_MOTOR_ACCESS:
			motor.motor_state = MOTOR_STATE_START_UP_CHECK_HEALTH;
     fdc:	4b23      	ldr	r3, [pc, #140]	; (106c <motor_comm_ping_callback+0x1b4>)
     fde:	58e5      	ldr	r5, [r4, r3]
     fe0:	2301      	movs	r3, #1
     fe2:	702b      	strb	r3, [r5, #0]
			usart_abort_job( &motor_serial, USART_TRANSCEIVER_RX );	
     fe4:	4b25      	ldr	r3, [pc, #148]	; (107c <motor_comm_ping_callback+0x1c4>)
     fe6:	58e3      	ldr	r3, [r4, r3]
     fe8:	9301      	str	r3, [sp, #4]
     fea:	1c18      	adds	r0, r3, #0
     fec:	2100      	movs	r1, #0
     fee:	4b24      	ldr	r3, [pc, #144]	; (1080 <motor_comm_ping_callback+0x1c8>)
     ff0:	58e3      	ldr	r3, [r4, r3]
     ff2:	4798      	blx	r3
			
			if ( motor.motor_state == MOTOR_COMM_START_UP_ERROR ||
     ff4:	782b      	ldrb	r3, [r5, #0]
     ff6:	b2db      	uxtb	r3, r3
     ff8:	2bed      	cmp	r3, #237	; 0xed
     ffa:	d003      	beq.n	1004 <motor_comm_ping_callback+0x14c>
				 motor.motor_state == MOTOR_STATE_START_UP_CHECK_HEALTH ) {
     ffc:	4b1b      	ldr	r3, [pc, #108]	; (106c <motor_comm_ping_callback+0x1b4>)
     ffe:	58e3      	ldr	r3, [r4, r3]
    1000:	9301      	str	r3, [sp, #4]
    1002:	781b      	ldrb	r3, [r3, #0]
				//port_pin_set_output_level(LED_ERROR, pdTRUE);
			}
			
			// The IrDA task is now to reset and ping again
			vTaskResume( motor_task_handler );
    1004:	4b1a      	ldr	r3, [pc, #104]	; (1070 <motor_comm_ping_callback+0x1b8>)
    1006:	58e3      	ldr	r3, [r4, r3]
    1008:	6818      	ldr	r0, [r3, #0]
    100a:	4b1a      	ldr	r3, [pc, #104]	; (1074 <motor_comm_ping_callback+0x1bc>)
    100c:	58e3      	ldr	r3, [r4, r3]
    100e:	4798      	blx	r3
		break;
    1010:	e01c      	b.n	104c <motor_comm_ping_callback+0x194>
		case MOTOR_STATE_END_RUN:	// This is the case when the run has been ended
			motor.motor_state = MOTOR_STATE_CHECK_HEALTH;
    1012:	4b16      	ldr	r3, [pc, #88]	; (106c <motor_comm_ping_callback+0x1b4>)
    1014:	58e3      	ldr	r3, [r4, r3]
    1016:	2210      	movs	r2, #16
    1018:	701a      	strb	r2, [r3, #0]
			
			motor.is_motor_running = false;
    101a:	2200      	movs	r2, #0
    101c:	2140      	movs	r1, #64	; 0x40
    101e:	545a      	strb	r2, [r3, r1]
			motor.is_motor_queued = false;
    1020:	213f      	movs	r1, #63	; 0x3f
    1022:	545a      	strb	r2, [r3, r1]
			
				// Since we have finished a run, go ahead and report the job
			motor.motor_report_past_job = true;
    1024:	2101      	movs	r1, #1
    1026:	2242      	movs	r2, #66	; 0x42
    1028:	5499      	strb	r1, [r3, r2]
			if ( !motor.motor_job_report ) motor.motor_job_report = 0xFF;	// Job Completed fine
    102a:	2243      	movs	r2, #67	; 0x43
    102c:	5c9b      	ldrb	r3, [r3, r2]
    102e:	2b00      	cmp	r3, #0
    1030:	d106      	bne.n	1040 <motor_comm_ping_callback+0x188>
    1032:	4b0e      	ldr	r3, [pc, #56]	; (106c <motor_comm_ping_callback+0x1b4>)
    1034:	58e3      	ldr	r3, [r4, r3]
    1036:	9301      	str	r3, [sp, #4]
    1038:	22ff      	movs	r2, #255	; 0xff
    103a:	2343      	movs	r3, #67	; 0x43
    103c:	9901      	ldr	r1, [sp, #4]
    103e:	54ca      	strb	r2, [r1, r3]
			
			// The IrDA task is now to reset and ping again
			vTaskResume( motor_task_handler );
    1040:	4b0b      	ldr	r3, [pc, #44]	; (1070 <motor_comm_ping_callback+0x1b8>)
    1042:	58e3      	ldr	r3, [r4, r3]
    1044:	6818      	ldr	r0, [r3, #0]
    1046:	4b0b      	ldr	r3, [pc, #44]	; (1074 <motor_comm_ping_callback+0x1bc>)
    1048:	58e3      	ldr	r3, [r4, r3]
    104a:	4798      	blx	r3
    104c:	b672      	cpsid	i
    104e:	f3bf 8f5f 	dmb	sy
    1052:	4b05      	ldr	r3, [pc, #20]	; (1068 <motor_comm_ping_callback+0x1b0>)
    1054:	58e3      	ldr	r3, [r4, r3]
    1056:	9301      	str	r3, [sp, #4]
    1058:	2300      	movs	r3, #0
    105a:	9a01      	ldr	r2, [sp, #4]
    105c:	7013      	strb	r3, [r2, #0]
		break;
	}
	
	system_interrupt_disable_global();
}
    105e:	b003      	add	sp, #12
    1060:	bd30      	pop	{r4, r5, pc}
    1062:	46c0      	nop			; (mov r8, r8)
    1064:	00004bb2 	.word	0x00004bb2
    1068:	00000090 	.word	0x00000090
    106c:	000001a8 	.word	0x000001a8
    1070:	000001ec 	.word	0x000001ec
    1074:	00000104 	.word	0x00000104
    1078:	41004400 	.word	0x41004400
    107c:	000001a0 	.word	0x000001a0
    1080:	00000034 	.word	0x00000034

00001084 <ebp_papst_motor_task_setup>:
	usart_enable_callback((struct usart_module*) &motor_serial, USART_CALLBACK_BUFFER_TRANSMITTED);
	usart_enable_callback((struct usart_module*) &motor_serial, USART_CALLBACK_BUFFER_RECEIVED);
}

// This always needs to be a lower priority than the motor task
void ebp_papst_motor_task_setup( void ) {
    1084:	b530      	push	{r4, r5, lr}
    1086:	b087      	sub	sp, #28
    1088:	4c0b      	ldr	r4, [pc, #44]	; (10b8 <ebp_papst_motor_task_setup+0x34>)
    108a:	447c      	add	r4, pc
	xTaskCreate(motor_task,
    108c:	4b0b      	ldr	r3, [pc, #44]	; (10bc <ebp_papst_motor_task_setup+0x38>)
    108e:	58e3      	ldr	r3, [r4, r3]
    1090:	9304      	str	r3, [sp, #16]
    1092:	2302      	movs	r3, #2
    1094:	9300      	str	r3, [sp, #0]
    1096:	4b0a      	ldr	r3, [pc, #40]	; (10c0 <ebp_papst_motor_task_setup+0x3c>)
    1098:	58e3      	ldr	r3, [r4, r3]
    109a:	9301      	str	r3, [sp, #4]
    109c:	2300      	movs	r3, #0
    109e:	9302      	str	r3, [sp, #8]
    10a0:	9303      	str	r3, [sp, #12]
    10a2:	9804      	ldr	r0, [sp, #16]
    10a4:	4907      	ldr	r1, [pc, #28]	; (10c4 <ebp_papst_motor_task_setup+0x40>)
    10a6:	4479      	add	r1, pc
    10a8:	228c      	movs	r2, #140	; 0x8c
    10aa:	0052      	lsls	r2, r2, #1
    10ac:	4d06      	ldr	r5, [pc, #24]	; (10c8 <ebp_papst_motor_task_setup+0x44>)
    10ae:	5965      	ldr	r5, [r4, r5]
    10b0:	9504      	str	r5, [sp, #16]
    10b2:	47a8      	blx	r5
		(const char *)"MOT",
		configMINIMAL_STACK_SIZE*2,
		NULL,
		2,		
		&motor_task_handler );
}
    10b4:	b007      	add	sp, #28
    10b6:	bd30      	pop	{r4, r5, pc}
    10b8:	000049e6 	.word	0x000049e6
    10bc:	00000154 	.word	0x00000154
    10c0:	000001ec 	.word	0x000001ec
    10c4:	0000497e 	.word	0x0000497e
    10c8:	0000005c 	.word	0x0000005c

000010cc <motor_enable_TX>:
    10cc:	2280      	movs	r2, #128	; 0x80
    10ce:	00d2      	lsls	r2, r2, #3
    10d0:	4b01      	ldr	r3, [pc, #4]	; (10d8 <motor_enable_TX+0xc>)
    10d2:	619a      	str	r2, [r3, #24]
	}
}

void motor_enable_TX(void) {
	port_pin_set_output_level(MOTOR_TRANSCEIVER_ENABLE_PIN, pdTRUE);
}
    10d4:	4770      	bx	lr
    10d6:	46c0      	nop			; (mov r8, r8)
    10d8:	41004400 	.word	0x41004400

000010dc <motor_enable_RX>:
	} else {
		port_base->OUTCLR.reg = pin_mask;
    10dc:	2280      	movs	r2, #128	; 0x80
    10de:	00d2      	lsls	r2, r2, #3
    10e0:	4b01      	ldr	r3, [pc, #4]	; (10e8 <motor_enable_RX+0xc>)
    10e2:	615a      	str	r2, [r3, #20]

void motor_enable_RX(void) {
	port_pin_set_output_level(MOTOR_TRANSCEIVER_ENABLE_PIN, pdFALSE);
}
    10e4:	4770      	bx	lr
    10e6:	46c0      	nop			; (mov r8, r8)
    10e8:	41004400 	.word	0x41004400

000010ec <motor_callback_transmitted>:
			}
		break;
	}
}
// Motor Tx Callback Function
static void motor_callback_transmitted(const struct usart_module *const module) {
    10ec:	b510      	push	{r4, lr}
    10ee:	b082      	sub	sp, #8
    10f0:	4c3d      	ldr	r4, [pc, #244]	; (11e8 <motor_callback_transmitted+0xfc>)
    10f2:	447c      	add	r4, pc
	motor_enable_RX();	// Enable the RS485 chip to receive
    10f4:	4b3d      	ldr	r3, [pc, #244]	; (11ec <motor_callback_transmitted+0x100>)
    10f6:	58e3      	ldr	r3, [r4, r3]
    10f8:	4798      	blx	r3
	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);

	/* Get a pointer to the hardware module instance */
	SercomUsart *const usart_hw = &(module->hw->USART);
    10fa:	4b3d      	ldr	r3, [pc, #244]	; (11f0 <motor_callback_transmitted+0x104>)
    10fc:	58e3      	ldr	r3, [r4, r3]
    10fe:	681b      	ldr	r3, [r3, #0]
	Assert(module->hw);

	SercomUsart *const usart_hw = &(module->hw->USART);

#ifdef FEATURE_USART_SYNC_SCHEME_V2
	return (usart_hw->SYNCBUSY.reg);
    1100:	69da      	ldr	r2, [r3, #28]
		const struct usart_module *const module)
{
	/* Sanity check */
	Assert(module);

	while (usart_is_syncing(module)) {
    1102:	2a00      	cmp	r2, #0
    1104:	d1fc      	bne.n	1100 <motor_callback_transmitted+0x14>
	_usart_wait_for_sync(module);

	switch (transceiver_type) {
		case USART_TRANSCEIVER_RX:
			/* Enable RX */
			usart_hw->CTRLB.reg |= SERCOM_USART_CTRLB_RXEN;
    1106:	6859      	ldr	r1, [r3, #4]
    1108:	2280      	movs	r2, #128	; 0x80
    110a:	0292      	lsls	r2, r2, #10
    110c:	430a      	orrs	r2, r1
    110e:	605a      	str	r2, [r3, #4]
			module->receiver_enabled = true;
    1110:	4a37      	ldr	r2, [pc, #220]	; (11f0 <motor_callback_transmitted+0x104>)
    1112:	58a2      	ldr	r2, [r4, r2]
    1114:	9200      	str	r2, [sp, #0]
    1116:	2201      	movs	r2, #1
    1118:	9900      	ldr	r1, [sp, #0]
    111a:	718a      	strb	r2, [r1, #6]
	Assert(module->hw);

	SercomUsart *const usart_hw = &(module->hw->USART);

#ifdef FEATURE_USART_SYNC_SCHEME_V2
	return (usart_hw->SYNCBUSY.reg);
    111c:	69da      	ldr	r2, [r3, #28]
		const struct usart_module *const module)
{
	/* Sanity check */
	Assert(module);

	while (usart_is_syncing(module)) {
    111e:	2a00      	cmp	r2, #0
    1120:	d1fc      	bne.n	111c <motor_callback_transmitted+0x30>
	
	// Enable the Receiver back up
	usart_enable_transceiver((struct usart_module*) &motor_serial, USART_TRANSCEIVER_RX);
	
	switch ( motor.motor_state ) {
    1122:	4b34      	ldr	r3, [pc, #208]	; (11f4 <motor_callback_transmitted+0x108>)
    1124:	58e3      	ldr	r3, [r4, r3]
    1126:	9300      	str	r3, [sp, #0]
    1128:	781b      	ldrb	r3, [r3, #0]
    112a:	b2db      	uxtb	r3, r3
    112c:	2b10      	cmp	r3, #16
    112e:	d019      	beq.n	1164 <motor_callback_transmitted+0x78>
    1130:	d80b      	bhi.n	114a <motor_callback_transmitted+0x5e>
    1132:	2b05      	cmp	r3, #5
    1134:	d804      	bhi.n	1140 <motor_callback_transmitted+0x54>
    1136:	2b04      	cmp	r3, #4
    1138:	d22e      	bcs.n	1198 <motor_callback_transmitted+0xac>
    113a:	2b01      	cmp	r3, #1
    113c:	d012      	beq.n	1164 <motor_callback_transmitted+0x78>
    113e:	e051      	b.n	11e4 <motor_callback_transmitted+0xf8>
    1140:	2b0d      	cmp	r3, #13
    1142:	d943      	bls.n	11cc <motor_callback_transmitted+0xe0>
    1144:	2b0e      	cmp	r3, #14
    1146:	d034      	beq.n	11b2 <motor_callback_transmitted+0xc6>
    1148:	e04c      	b.n	11e4 <motor_callback_transmitted+0xf8>
    114a:	2b71      	cmp	r3, #113	; 0x71
    114c:	d805      	bhi.n	115a <motor_callback_transmitted+0x6e>
    114e:	2b70      	cmp	r3, #112	; 0x70
    1150:	d215      	bcs.n	117e <motor_callback_transmitted+0x92>
    1152:	3b50      	subs	r3, #80	; 0x50
    1154:	2b03      	cmp	r3, #3
    1156:	d939      	bls.n	11cc <motor_callback_transmitted+0xe0>
    1158:	e044      	b.n	11e4 <motor_callback_transmitted+0xf8>
    115a:	3366      	adds	r3, #102	; 0x66
    115c:	b2db      	uxtb	r3, r3
    115e:	2b01      	cmp	r3, #1
    1160:	d927      	bls.n	11b2 <motor_callback_transmitted+0xc6>
    1162:	e03f      	b.n	11e4 <motor_callback_transmitted+0xf8>
		case MOTOR_STATE_CHECK_HEALTH:
		case MOTOR_STATE_START_UP_CHECK_HEALTH:
			usart_read_buffer_job((struct usart_module*) &motor_serial, (uint8_t*)motor.rx_buffer, 5);
    1164:	4b22      	ldr	r3, [pc, #136]	; (11f0 <motor_callback_transmitted+0x104>)
    1166:	58e3      	ldr	r3, [r4, r3]
    1168:	9300      	str	r3, [sp, #0]
    116a:	4b22      	ldr	r3, [pc, #136]	; (11f4 <motor_callback_transmitted+0x108>)
    116c:	58e3      	ldr	r3, [r4, r3]
    116e:	1c19      	adds	r1, r3, #0
    1170:	3105      	adds	r1, #5
    1172:	9800      	ldr	r0, [sp, #0]
    1174:	2205      	movs	r2, #5
    1176:	4b20      	ldr	r3, [pc, #128]	; (11f8 <motor_callback_transmitted+0x10c>)
    1178:	58e3      	ldr	r3, [r4, r3]
    117a:	4798      	blx	r3
		break;
    117c:	e032      	b.n	11e4 <motor_callback_transmitted+0xf8>
		case MOTOR_STATE_RUNNING:
		case MOTOR_STATE_DEAD_TIME:
			usart_read_buffer_job((struct usart_module*) &motor_serial, (uint8_t*)motor.rx_buffer, 13);
    117e:	4b1c      	ldr	r3, [pc, #112]	; (11f0 <motor_callback_transmitted+0x104>)
    1180:	58e3      	ldr	r3, [r4, r3]
    1182:	9300      	str	r3, [sp, #0]
    1184:	4b1b      	ldr	r3, [pc, #108]	; (11f4 <motor_callback_transmitted+0x108>)
    1186:	58e3      	ldr	r3, [r4, r3]
    1188:	1c19      	adds	r1, r3, #0
    118a:	3105      	adds	r1, #5
    118c:	9800      	ldr	r0, [sp, #0]
    118e:	220d      	movs	r2, #13
    1190:	4b19      	ldr	r3, [pc, #100]	; (11f8 <motor_callback_transmitted+0x10c>)
    1192:	58e3      	ldr	r3, [r4, r3]
    1194:	4798      	blx	r3
		break;
    1196:	e025      	b.n	11e4 <motor_callback_transmitted+0xf8>
		case MOTOR_STATE_START_UP_CHECK_MODE_1:	// Check Motor-Mode 1
		case MOTOR_STATE_START_UP_CHECK_MODE_2:	// Check Motor-Mode 1
			usart_read_buffer_job((struct usart_module*) &motor_serial, (uint8_t*)motor.rx_buffer, 8);
    1198:	4b15      	ldr	r3, [pc, #84]	; (11f0 <motor_callback_transmitted+0x104>)
    119a:	58e3      	ldr	r3, [r4, r3]
    119c:	9300      	str	r3, [sp, #0]
    119e:	4b15      	ldr	r3, [pc, #84]	; (11f4 <motor_callback_transmitted+0x108>)
    11a0:	58e3      	ldr	r3, [r4, r3]
    11a2:	1c19      	adds	r1, r3, #0
    11a4:	3105      	adds	r1, #5
    11a6:	9800      	ldr	r0, [sp, #0]
    11a8:	2208      	movs	r2, #8
    11aa:	4b13      	ldr	r3, [pc, #76]	; (11f8 <motor_callback_transmitted+0x10c>)
    11ac:	58e3      	ldr	r3, [r4, r3]
    11ae:	4798      	blx	r3
		break;
    11b0:	e018      	b.n	11e4 <motor_callback_transmitted+0xf8>
		case MOTOR_COMM_GET_MOTOR_ACCESS_START_UP:
		case MOTOR_COMM_GET_MOTOR_ACCESS:
		case MOTOR_STATE_SAVE_EEPROM:
			usart_read_buffer_job((struct usart_module*) &motor_serial, (uint8_t*)motor.rx_buffer, 4);
    11b2:	4b0f      	ldr	r3, [pc, #60]	; (11f0 <motor_callback_transmitted+0x104>)
    11b4:	58e3      	ldr	r3, [r4, r3]
    11b6:	9300      	str	r3, [sp, #0]
    11b8:	4b0e      	ldr	r3, [pc, #56]	; (11f4 <motor_callback_transmitted+0x108>)
    11ba:	58e3      	ldr	r3, [r4, r3]
    11bc:	1c19      	adds	r1, r3, #0
    11be:	3105      	adds	r1, #5
    11c0:	9800      	ldr	r0, [sp, #0]
    11c2:	2204      	movs	r2, #4
    11c4:	4b0c      	ldr	r3, [pc, #48]	; (11f8 <motor_callback_transmitted+0x10c>)
    11c6:	58e3      	ldr	r3, [r4, r3]
    11c8:	4798      	blx	r3
		break;
    11ca:	e00b      	b.n	11e4 <motor_callback_transmitted+0xf8>
		case MOTOR_STATE_CHANGE_CW_RAMP_DOWN:
		case MOTOR_STATE_CHANGE_CCW_RAMP_UP:
		case MOTOR_STATE_CHANGE_CCW_RAMP_DOWN:
		case MOTOR_RESET_ACKNOWLEDGE:
		case MOTOR_RESET_UNDERVOLTAGE:
			usart_read_buffer_job((struct usart_module*) &motor_serial, (uint8_t*)motor.rx_buffer, 10);
    11cc:	4b08      	ldr	r3, [pc, #32]	; (11f0 <motor_callback_transmitted+0x104>)
    11ce:	58e3      	ldr	r3, [r4, r3]
    11d0:	9300      	str	r3, [sp, #0]
    11d2:	4b08      	ldr	r3, [pc, #32]	; (11f4 <motor_callback_transmitted+0x108>)
    11d4:	58e3      	ldr	r3, [r4, r3]
    11d6:	1c19      	adds	r1, r3, #0
    11d8:	3105      	adds	r1, #5
    11da:	9800      	ldr	r0, [sp, #0]
    11dc:	220a      	movs	r2, #10
    11de:	4b06      	ldr	r3, [pc, #24]	; (11f8 <motor_callback_transmitted+0x10c>)
    11e0:	58e3      	ldr	r3, [r4, r3]
    11e2:	4798      	blx	r3
		break;
	}
}
    11e4:	b002      	add	sp, #8
    11e6:	bd10      	pop	{r4, pc}
    11e8:	0000497e 	.word	0x0000497e
    11ec:	000001d4 	.word	0x000001d4
    11f0:	000001a0 	.word	0x000001a0
    11f4:	000001a8 	.word	0x000001a8
    11f8:	00000188 	.word	0x00000188

000011fc <motor_enable_A>:
    11fc:	2280      	movs	r2, #128	; 0x80
    11fe:	0112      	lsls	r2, r2, #4
    1200:	4b01      	ldr	r3, [pc, #4]	; (1208 <motor_enable_A+0xc>)
    1202:	615a      	str	r2, [r3, #20]
	port_pin_set_output_level(MOTOR_TRANSCEIVER_ENABLE_PIN, pdFALSE);
}

void motor_enable_A(void) {
	port_pin_set_output_level(MOTOR_A_SIGNAL, pdFALSE);
}
    1204:	4770      	bx	lr
    1206:	46c0      	nop			; (mov r8, r8)
    1208:	41004400 	.word	0x41004400

0000120c <motor_disable_A>:
	PortGroup *const port_base = port_get_group_from_gpio_pin(gpio_pin);
	uint32_t pin_mask  = (1UL << (gpio_pin % 32));

	/* Set the pin to high or low atomically based on the requested level */
	if (level) {
		port_base->OUTSET.reg = pin_mask;
    120c:	2280      	movs	r2, #128	; 0x80
    120e:	0112      	lsls	r2, r2, #4
    1210:	4b01      	ldr	r3, [pc, #4]	; (1218 <motor_disable_A+0xc>)
    1212:	619a      	str	r2, [r3, #24]

void motor_disable_A(void) {
	port_pin_set_output_level(MOTOR_A_SIGNAL, pdTRUE);
}
    1214:	4770      	bx	lr
    1216:	46c0      	nop			; (mov r8, r8)
    1218:	41004400 	.word	0x41004400

0000121c <ebp_papst_motor_setup>:
//uint8_t motor_rx_array[10] = { 0 };

void motor_task( void );
void motor_comm_ping_callback(TimerHandle_t pxTimer);

void ebp_papst_motor_setup( void ) {
    121c:	b5f0      	push	{r4, r5, r6, r7, lr}
    121e:	464f      	mov	r7, r9
    1220:	b480      	push	{r7}
    1222:	b094      	sub	sp, #80	; 0x50
    1224:	4f3e      	ldr	r7, [pc, #248]	; (1320 <ebp_papst_motor_setup+0x104>)
    1226:	447f      	add	r7, pc
	/* Sanity check arguments */
	Assert(config);

	/* Default configuration values */
	config->direction  = PORT_PIN_DIR_INPUT;
	config->input_pull = PORT_PIN_PULL_UP;
    1228:	2101      	movs	r1, #1
    122a:	4689      	mov	r9, r1
    122c:	ad13      	add	r5, sp, #76	; 0x4c
    122e:	7069      	strb	r1, [r5, #1]
	config->powersave  = false;
    1230:	2400      	movs	r4, #0
    1232:	2600      	movs	r6, #0
    1234:	70ac      	strb	r4, [r5, #2]
	// Set the configuration of the pin that is going to enable the
	// transceiver
	struct port_config mot_enable_output;
	port_get_config_defaults(&mot_enable_output);
	
	mot_enable_output.direction = PORT_PIN_DIR_OUTPUT;
    1236:	7029      	strb	r1, [r5, #0]
	port_pin_set_config(MOTOR_TRANSCEIVER_ENABLE_PIN, &mot_enable_output);
    1238:	200a      	movs	r0, #10
    123a:	1c29      	adds	r1, r5, #0
    123c:	4b39      	ldr	r3, [pc, #228]	; (1324 <ebp_papst_motor_setup+0x108>)
    123e:	58fb      	ldr	r3, [r7, r3]
    1240:	9301      	str	r3, [sp, #4]
    1242:	4798      	blx	r3
	port_pin_set_config(MOTOR_A_SIGNAL, &mot_enable_output);
    1244:	200b      	movs	r0, #11
    1246:	1c29      	adds	r1, r5, #0
    1248:	9b01      	ldr	r3, [sp, #4]
    124a:	4798      	blx	r3
	
	// Set A signal Low Now!
	motor_disable_A();
    124c:	4b36      	ldr	r3, [pc, #216]	; (1328 <ebp_papst_motor_setup+0x10c>)
    124e:	58fb      	ldr	r3, [r7, r3]
    1250:	4798      	blx	r3
{
	/* Sanity check arguments */
	Assert(config);

	/* Set default config in the config struct */
	config->data_order       = USART_DATAORDER_LSB;
    1252:	2380      	movs	r3, #128	; 0x80
    1254:	05db      	lsls	r3, r3, #23
    1256:	9303      	str	r3, [sp, #12]
	config->transfer_mode    = USART_TRANSFER_ASYNCHRONOUSLY;
    1258:	ab03      	add	r3, sp, #12
    125a:	605c      	str	r4, [r3, #4]
	config->parity           = USART_PARITY_NONE;
	config->stopbits         = USART_STOPBITS_1;
    125c:	729c      	strb	r4, [r3, #10]
	config->character_size   = USART_CHARACTER_SIZE_8BIT;
    125e:	72dc      	strb	r4, [r3, #11]
	config->baudrate         = 9600;
	config->receiver_enable  = true;
    1260:	2224      	movs	r2, #36	; 0x24
    1262:	4649      	mov	r1, r9
    1264:	5499      	strb	r1, [r3, r2]
	config->transmitter_enable = true;
    1266:	2225      	movs	r2, #37	; 0x25
    1268:	5499      	strb	r1, [r3, r2]
	config->clock_polarity_inverted = false;
    126a:	2226      	movs	r2, #38	; 0x26
    126c:	549c      	strb	r4, [r3, r2]
	config->use_external_clock = false;
    126e:	2227      	movs	r2, #39	; 0x27
    1270:	549c      	strb	r4, [r3, r2]
	config->ext_clock_freq   = 0;
    1272:	629c      	str	r4, [r3, #40]	; 0x28
	config->mux_setting      = USART_RX_1_TX_2_XCK_3;
	config->run_in_standby   = false;
    1274:	222c      	movs	r2, #44	; 0x2c
    1276:	549c      	strb	r4, [r3, r2]
	config->generator_source = GCLK_GENERATOR_0;
    1278:	222d      	movs	r2, #45	; 0x2d
    127a:	549c      	strb	r4, [r3, r2]
	config->pinmux_pad0      = PINMUX_DEFAULT;
	config->pinmux_pad1      = PINMUX_DEFAULT;
	config->pinmux_pad2      = PINMUX_DEFAULT;
	config->pinmux_pad3      = PINMUX_DEFAULT;
#ifdef FEATURE_USART_OVER_SAMPLE
	config->sample_adjustment     = USART_SAMPLE_ADJUSTMENT_7_8_9;
    127c:	615c      	str	r4, [r3, #20]
	config->sample_rate           = USART_SAMPLE_RATE_16X_ARITHMETIC;
    127e:	821c      	strh	r4, [r3, #16]
#endif
#ifdef FEATURE_USART_LIN_SLAVE
	config->lin_slave_enable      = false;
    1280:	2200      	movs	r2, #0
    1282:	76da      	strb	r2, [r3, #27]
	config->lin_header_delay = LIN_MASTER_HEADER_DELAY_0;
	config->lin_break_length = LIN_MASTER_BREAK_LENGTH_13_BIT;
#endif

#ifdef FEATURE_USART_IMMEDIATE_BUFFER_OVERFLOW_NOTIFICATION
	config->immediate_buffer_overflow_notification  = false;
    1284:	761e      	strb	r6, [r3, #24]
#endif
#ifdef FEATURE_USART_START_FRAME_DECTION
	config->start_frame_detection_enable            = false;
    1286:	771e      	strb	r6, [r3, #28]
#endif
#ifdef FEATURE_USART_IRDA
	config->encoding_format_enable                  = false;
    1288:	765e      	strb	r6, [r3, #25]
	config->receive_pulse_length                    = 19;
    128a:	2213      	movs	r2, #19
    128c:	769a      	strb	r2, [r3, #26]
	config->iso7816_config.inhibit_nack             = ISO7816_INHIBIT_NACK_DISABLE;
	config->iso7816_config.successive_recv_nack     = ISO7816_SUCCESSIVE_RECV_NACK_DISABLE;
	config->iso7816_config.max_iterations           = 7;
#endif
#ifdef FEATURE_USART_COLLISION_DECTION
	config->collision_detection_enable              = false;
    128e:	775e      	strb	r6, [r3, #29]
	struct usart_config config_usart;
	usart_get_config_defaults(&config_usart);
	
	config_usart.transfer_mode = USART_TRANSFER_ASYNCHRONOUSLY;
	config_usart.generator_source = GCLK_GENERATOR_0;
	config_usart.baudrate = 115200;
    1290:	22e1      	movs	r2, #225	; 0xe1
    1292:	0252      	lsls	r2, r2, #9
    1294:	621a      	str	r2, [r3, #32]
	config_usart.character_size = USART_CHARACTER_SIZE_8BIT;
	config_usart.stopbits = USART_STOPBITS_1;
	config_usart.parity = USART_PARITY_EVEN;
    1296:	811c      	strh	r4, [r3, #8]
	
	config_usart.mux_setting = USART_RX_1_TX_0_XCK_1;
    1298:	2280      	movs	r2, #128	; 0x80
    129a:	0352      	lsls	r2, r2, #13
    129c:	60da      	str	r2, [r3, #12]
	config_usart.pinmux_pad0 = PINMUX_PA08C_SERCOM0_PAD0;
    129e:	4a23      	ldr	r2, [pc, #140]	; (132c <ebp_papst_motor_setup+0x110>)
    12a0:	631a      	str	r2, [r3, #48]	; 0x30
	config_usart.pinmux_pad1 = PINMUX_PA09C_SERCOM0_PAD1;
    12a2:	4a23      	ldr	r2, [pc, #140]	; (1330 <ebp_papst_motor_setup+0x114>)
    12a4:	635a      	str	r2, [r3, #52]	; 0x34
	config_usart.pinmux_pad2 = PINMUX_UNUSED;
    12a6:	2201      	movs	r2, #1
    12a8:	4252      	negs	r2, r2
    12aa:	639a      	str	r2, [r3, #56]	; 0x38
	config_usart.pinmux_pad3 = PINMUX_UNUSED;
    12ac:	63da      	str	r2, [r3, #60]	; 0x3c
	
	while ( usart_init((struct usart_module*) &motor_serial, SERCOM0, &config_usart) != STATUS_OK )
    12ae:	4b21      	ldr	r3, [pc, #132]	; (1334 <ebp_papst_motor_setup+0x118>)
    12b0:	58fe      	ldr	r6, [r7, r3]
    12b2:	4d21      	ldr	r5, [pc, #132]	; (1338 <ebp_papst_motor_setup+0x11c>)
    12b4:	4b21      	ldr	r3, [pc, #132]	; (133c <ebp_papst_motor_setup+0x120>)
    12b6:	58fc      	ldr	r4, [r7, r3]
    12b8:	1c30      	adds	r0, r6, #0
    12ba:	1c29      	adds	r1, r5, #0
    12bc:	aa03      	add	r2, sp, #12
    12be:	47a0      	blx	r4
    12c0:	2800      	cmp	r0, #0
    12c2:	d1f9      	bne.n	12b8 <ebp_papst_motor_setup+0x9c>
	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);

	/* Get a pointer to the hardware module instance */
	SercomUsart *const usart_hw = &(module->hw->USART);
    12c4:	4b1b      	ldr	r3, [pc, #108]	; (1334 <ebp_papst_motor_setup+0x118>)
    12c6:	58fd      	ldr	r5, [r7, r3]
    12c8:	682c      	ldr	r4, [r5, #0]

#if USART_CALLBACK_MODE == true
	/* Enable Global interrupt for module */
	system_interrupt_enable(_sercom_get_interrupt_vector(module->hw));
    12ca:	1c20      	adds	r0, r4, #0
    12cc:	4b1c      	ldr	r3, [pc, #112]	; (1340 <ebp_papst_motor_setup+0x124>)
    12ce:	58fb      	ldr	r3, [r7, r3]
    12d0:	4798      	blx	r3
 * \param[in] vector Interrupt vector to enable
 */
static inline void system_interrupt_enable(
		const enum system_interrupt_vector vector)
{
	NVIC->ISER[0] = (uint32_t)(1 << ((uint32_t)vector & 0x0000001f));
    12d2:	231f      	movs	r3, #31
    12d4:	4018      	ands	r0, r3
    12d6:	2301      	movs	r3, #1
    12d8:	4083      	lsls	r3, r0
    12da:	1c18      	adds	r0, r3, #0
    12dc:	4b19      	ldr	r3, [pc, #100]	; (1344 <ebp_papst_motor_setup+0x128>)
    12de:	6018      	str	r0, [r3, #0]
{
	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);

	SercomUsart *const usart_hw = &(module->hw->USART);
    12e0:	682a      	ldr	r2, [r5, #0]

#ifdef FEATURE_USART_SYNC_SCHEME_V2
	return (usart_hw->SYNCBUSY.reg);
    12e2:	69d3      	ldr	r3, [r2, #28]
		const struct usart_module *const module)
{
	/* Sanity check */
	Assert(module);

	while (usart_is_syncing(module)) {
    12e4:	2b00      	cmp	r3, #0
    12e6:	d1fc      	bne.n	12e2 <ebp_papst_motor_setup+0xc6>

	/* Wait until synchronization is complete */
	_usart_wait_for_sync(module);

	/* Enable USART module */
	usart_hw->CTRLA.reg |= SERCOM_USART_CTRLA_ENABLE;
    12e8:	6822      	ldr	r2, [r4, #0]
    12ea:	2302      	movs	r3, #2
    12ec:	4313      	orrs	r3, r2
    12ee:	6023      	str	r3, [r4, #0]
	}

	usart_enable((struct usart_module*)  &motor_serial );
	
	// Set the callbacks for the serial communication protocol
	usart_register_callback((struct usart_module*) &motor_serial, (usart_callback_t) motor_callback_transmitted, USART_CALLBACK_BUFFER_TRANSMITTED);
    12f0:	4b10      	ldr	r3, [pc, #64]	; (1334 <ebp_papst_motor_setup+0x118>)
    12f2:	58fc      	ldr	r4, [r7, r3]
    12f4:	1c20      	adds	r0, r4, #0
    12f6:	4914      	ldr	r1, [pc, #80]	; (1348 <ebp_papst_motor_setup+0x12c>)
    12f8:	4479      	add	r1, pc
    12fa:	2200      	movs	r2, #0
    12fc:	4b13      	ldr	r3, [pc, #76]	; (134c <ebp_papst_motor_setup+0x130>)
    12fe:	58fd      	ldr	r5, [r7, r3]
    1300:	47a8      	blx	r5
	usart_register_callback((struct usart_module*) &motor_serial, (usart_callback_t) motor_callback_received, USART_CALLBACK_BUFFER_RECEIVED);
    1302:	1c20      	adds	r0, r4, #0
    1304:	4912      	ldr	r1, [pc, #72]	; (1350 <ebp_papst_motor_setup+0x134>)
    1306:	4479      	add	r1, pc
    1308:	2201      	movs	r2, #1
    130a:	47a8      	blx	r5
    130c:	2331      	movs	r3, #49	; 0x31
    130e:	5ce1      	ldrb	r1, [r4, r3]
    1310:	2203      	movs	r2, #3
    1312:	430a      	orrs	r2, r1
    1314:	54e2      	strb	r2, [r4, r3]
	
	usart_enable_callback((struct usart_module*) &motor_serial, USART_CALLBACK_BUFFER_TRANSMITTED);
	usart_enable_callback((struct usart_module*) &motor_serial, USART_CALLBACK_BUFFER_RECEIVED);
}
    1316:	b014      	add	sp, #80	; 0x50
    1318:	bc04      	pop	{r2}
    131a:	4691      	mov	r9, r2
    131c:	bdf0      	pop	{r4, r5, r6, r7, pc}
    131e:	46c0      	nop			; (mov r8, r8)
    1320:	0000484a 	.word	0x0000484a
    1324:	00000174 	.word	0x00000174
    1328:	00000074 	.word	0x00000074
    132c:	00080002 	.word	0x00080002
    1330:	00090002 	.word	0x00090002
    1334:	000001a0 	.word	0x000001a0
    1338:	42000800 	.word	0x42000800
    133c:	0000012c 	.word	0x0000012c
    1340:	00000068 	.word	0x00000068
    1344:	e000e100 	.word	0xe000e100
    1348:	fffffdf1 	.word	0xfffffdf1
    134c:	0000000c 	.word	0x0000000c
    1350:	0000004b 	.word	0x0000004b

00001354 <motor_callback_received>:
//////////////////////////////////////////////////////////////////////////
////////////////////// MOTOR CALLBACK FUNCTIONS ////////////////////////////
//////////////////////////////////////////////////////////////////////////
//////////////////////////////////////////////////////////////////////////
// Motor Rx Callback Function
static void motor_callback_received(const struct usart_module *const module) {
    1354:	b530      	push	{r4, r5, lr}
    1356:	b085      	sub	sp, #20
    1358:	4c9e      	ldr	r4, [pc, #632]	; (15d4 <motor_callback_received+0x280>)
    135a:	447c      	add	r4, pc
	BaseType_t xYieldRequired;
	//int16_t temp_s16bit_integer;

	switch ( motor.motor_state ) {
    135c:	4b9e      	ldr	r3, [pc, #632]	; (15d8 <motor_callback_received+0x284>)
    135e:	58e3      	ldr	r3, [r4, r3]
    1360:	9303      	str	r3, [sp, #12]
    1362:	781b      	ldrb	r3, [r3, #0]
    1364:	b2db      	uxtb	r3, r3
    1366:	2b0e      	cmp	r3, #14
    1368:	d100      	bne.n	136c <motor_callback_received+0x18>
    136a:	e306      	b.n	197a <motor_callback_received+0x626>
    136c:	d810      	bhi.n	1390 <motor_callback_received+0x3c>
    136e:	2b0b      	cmp	r3, #11
    1370:	d901      	bls.n	1376 <motor_callback_received+0x22>
    1372:	f000 fc3f 	bl	1bf4 <motor_callback_received+0x8a0>
    1376:	2b06      	cmp	r3, #6
    1378:	d300      	bcc.n	137c <motor_callback_received+0x28>
    137a:	e360      	b.n	1a3e <motor_callback_received+0x6ea>
    137c:	2b04      	cmp	r3, #4
    137e:	d100      	bne.n	1382 <motor_callback_received+0x2e>
    1380:	e24a      	b.n	1818 <motor_callback_received+0x4c4>
    1382:	d900      	bls.n	1386 <motor_callback_received+0x32>
    1384:	e2ac      	b.n	18e0 <motor_callback_received+0x58c>
    1386:	2b01      	cmp	r3, #1
    1388:	d100      	bne.n	138c <motor_callback_received+0x38>
    138a:	e087      	b.n	149c <motor_callback_received+0x148>
    138c:	f000 fc6d 	bl	1c6a <motor_callback_received+0x916>
    1390:	2b71      	cmp	r3, #113	; 0x71
    1392:	d80d      	bhi.n	13b0 <motor_callback_received+0x5c>
    1394:	2b70      	cmp	r3, #112	; 0x70
    1396:	d300      	bcc.n	139a <motor_callback_received+0x46>
    1398:	e0f3      	b.n	1582 <motor_callback_received+0x22e>
    139a:	2b10      	cmp	r3, #16
    139c:	d00f      	beq.n	13be <motor_callback_received+0x6a>
    139e:	d201      	bcs.n	13a4 <motor_callback_received+0x50>
    13a0:	f000 fc63 	bl	1c6a <motor_callback_received+0x916>
    13a4:	3b50      	subs	r3, #80	; 0x50
    13a6:	2b03      	cmp	r3, #3
    13a8:	d800      	bhi.n	13ac <motor_callback_received+0x58>
    13aa:	e1a9      	b.n	1700 <motor_callback_received+0x3ac>
    13ac:	f000 fc5d 	bl	1c6a <motor_callback_received+0x916>
    13b0:	3366      	adds	r3, #102	; 0x66
    13b2:	b2db      	uxtb	r3, r3
    13b4:	2b01      	cmp	r3, #1
    13b6:	d800      	bhi.n	13ba <motor_callback_received+0x66>
    13b8:	e2df      	b.n	197a <motor_callback_received+0x626>
    13ba:	f000 fc56 	bl	1c6a <motor_callback_received+0x916>
		case MOTOR_STATE_CHECK_HEALTH:	// We are about to check the health of the motor
				// Check if the CRC is good
			if ( crc_check( &motor.rx_buffer, 4 ) ) {
    13be:	4b86      	ldr	r3, [pc, #536]	; (15d8 <motor_callback_received+0x284>)
    13c0:	58e3      	ldr	r3, [r4, r3]
    13c2:	1c18      	adds	r0, r3, #0
    13c4:	3005      	adds	r0, #5
    13c6:	2104      	movs	r1, #4
    13c8:	4b84      	ldr	r3, [pc, #528]	; (15dc <motor_callback_received+0x288>)
    13ca:	58e3      	ldr	r3, [r4, r3]
    13cc:	4798      	blx	r3
    13ce:	2800      	cmp	r0, #0
    13d0:	d101      	bne.n	13d6 <motor_callback_received+0x82>
    13d2:	f000 fc4a 	bl	1c6a <motor_callback_received+0x916>
				xTimerResetFromISR( timer_motor_comm, 0 );
    13d6:	4b82      	ldr	r3, [pc, #520]	; (15e0 <motor_callback_received+0x28c>)
    13d8:	58e3      	ldr	r3, [r4, r3]
    13da:	681d      	ldr	r5, [r3, #0]
    13dc:	4b81      	ldr	r3, [pc, #516]	; (15e4 <motor_callback_received+0x290>)
    13de:	58e3      	ldr	r3, [r4, r3]
    13e0:	4798      	blx	r3
    13e2:	1c02      	adds	r2, r0, #0
    13e4:	2300      	movs	r3, #0
    13e6:	9300      	str	r3, [sp, #0]
    13e8:	1c28      	adds	r0, r5, #0
    13ea:	2107      	movs	r1, #7
    13ec:	4d7e      	ldr	r5, [pc, #504]	; (15e8 <motor_callback_received+0x294>)
    13ee:	5965      	ldr	r5, [r4, r5]
    13f0:	47a8      	blx	r5
				
					// Check if the motor sent successful response
				if ( motor.rx_buffer[3] == 0x00 ) {
    13f2:	4b79      	ldr	r3, [pc, #484]	; (15d8 <motor_callback_received+0x284>)
    13f4:	58e3      	ldr	r3, [r4, r3]
    13f6:	9303      	str	r3, [sp, #12]
    13f8:	7a1b      	ldrb	r3, [r3, #8]
    13fa:	2b00      	cmp	r3, #0
    13fc:	d131      	bne.n	1462 <motor_callback_received+0x10e>
					motor.health = motor.rx_buffer[2];
    13fe:	4b76      	ldr	r3, [pc, #472]	; (15d8 <motor_callback_received+0x284>)
    1400:	58e3      	ldr	r3, [r4, r3]
    1402:	79da      	ldrb	r2, [r3, #7]
    1404:	b2d2      	uxtb	r2, r2
    1406:	709a      	strb	r2, [r3, #2]
					if ( motor.health & 0x08 ) {
    1408:	789b      	ldrb	r3, [r3, #2]
    140a:	0719      	lsls	r1, r3, #28
    140c:	d50d      	bpl.n	142a <motor_callback_received+0xd6>
							// Motor needs acknowledgment
						motor_disable_A();
    140e:	4b77      	ldr	r3, [pc, #476]	; (15ec <motor_callback_received+0x298>)
    1410:	58e3      	ldr	r3, [r4, r3]
    1412:	4798      	blx	r3
						motor.motor_state = MOTOR_STATE_START_UP_CHECK_HEALTH;
    1414:	4b70      	ldr	r3, [pc, #448]	; (15d8 <motor_callback_received+0x284>)
    1416:	58e3      	ldr	r3, [r4, r3]
    1418:	2201      	movs	r2, #1
    141a:	701a      	strb	r2, [r3, #0]
	PortGroup *const port_base = port_get_group_from_gpio_pin(gpio_pin);
	uint32_t pin_mask  = (1UL << (gpio_pin % 32));

	/* Set the pin to high or low atomically based on the requested level */
	if (level) {
		port_base->OUTSET.reg = pin_mask;
    141c:	2080      	movs	r0, #128	; 0x80
    141e:	0480      	lsls	r0, r0, #18
    1420:	4973      	ldr	r1, [pc, #460]	; (15f0 <motor_callback_received+0x29c>)
    1422:	6188      	str	r0, [r1, #24]
						port_pin_set_output_level(LED_ERROR, pdTRUE);
						motor.is_motor_error = true;
    1424:	2141      	movs	r1, #65	; 0x41
    1426:	545a      	strb	r2, [r3, r1]
    1428:	e021      	b.n	146e <motor_callback_received+0x11a>
						//motor.motor_state = MOTOR_RESET_UNDERVOLTAGE;
					} else if ( motor.health & 0x40 ) {
    142a:	4b6b      	ldr	r3, [pc, #428]	; (15d8 <motor_callback_received+0x284>)
    142c:	58e3      	ldr	r3, [r4, r3]
    142e:	9303      	str	r3, [sp, #12]
    1430:	789b      	ldrb	r3, [r3, #2]
    1432:	065a      	lsls	r2, r3, #25
    1434:	d50d      	bpl.n	1452 <motor_callback_received+0xfe>
							// Motor needs acknowledgment
						motor_disable_A();
    1436:	4b6d      	ldr	r3, [pc, #436]	; (15ec <motor_callback_received+0x298>)
    1438:	58e3      	ldr	r3, [r4, r3]
    143a:	4798      	blx	r3
						motor.motor_state = MOTOR_STATE_START_UP_CHECK_HEALTH;
    143c:	4b66      	ldr	r3, [pc, #408]	; (15d8 <motor_callback_received+0x284>)
    143e:	58e3      	ldr	r3, [r4, r3]
    1440:	2201      	movs	r2, #1
    1442:	701a      	strb	r2, [r3, #0]
    1444:	2080      	movs	r0, #128	; 0x80
    1446:	0480      	lsls	r0, r0, #18
    1448:	4969      	ldr	r1, [pc, #420]	; (15f0 <motor_callback_received+0x29c>)
    144a:	6188      	str	r0, [r1, #24]
						port_pin_set_output_level(LED_ERROR, pdTRUE);
						motor.is_motor_error = true;
    144c:	2141      	movs	r1, #65	; 0x41
    144e:	545a      	strb	r2, [r3, r1]
    1450:	e00d      	b.n	146e <motor_callback_received+0x11a>
						//motor.motor_state = MOTOR_RESET_ACKNOWLEDGE;	
					} else {
						 motor.motor_state = MOTOR_STATE_HEALTH_RESPONSE;
    1452:	4b61      	ldr	r3, [pc, #388]	; (15d8 <motor_callback_received+0x284>)
    1454:	58e3      	ldr	r3, [r4, r3]
    1456:	2211      	movs	r2, #17
    1458:	701a      	strb	r2, [r3, #0]
						 motor.is_motor_error = false;
    145a:	2100      	movs	r1, #0
    145c:	2241      	movs	r2, #65	; 0x41
    145e:	5499      	strb	r1, [r3, r2]
    1460:	e005      	b.n	146e <motor_callback_received+0x11a>
					}
				} else {
					motor.motor_state = MOTOR_COMM_ERROR;	// Mark motor as having reported an error
    1462:	4b5d      	ldr	r3, [pc, #372]	; (15d8 <motor_callback_received+0x284>)
    1464:	58e3      	ldr	r3, [r4, r3]
    1466:	9303      	str	r3, [sp, #12]
    1468:	23ee      	movs	r3, #238	; 0xee
    146a:	9d03      	ldr	r5, [sp, #12]
    146c:	702b      	strb	r3, [r5, #0]
				}
				
				
				// Get back to the task, and respond accordingly
				xYieldRequired = xTaskResumeFromISR( motor_task_handler );
    146e:	4b61      	ldr	r3, [pc, #388]	; (15f4 <motor_callback_received+0x2a0>)
    1470:	58e3      	ldr	r3, [r4, r3]
    1472:	6818      	ldr	r0, [r3, #0]
    1474:	4b60      	ldr	r3, [pc, #384]	; (15f8 <motor_callback_received+0x2a4>)
    1476:	58e3      	ldr	r3, [r4, r3]
    1478:	4798      	blx	r3
				if( xYieldRequired == pdTRUE )
    147a:	2801      	cmp	r0, #1
    147c:	d001      	beq.n	1482 <motor_callback_received+0x12e>
    147e:	f000 fbf4 	bl	1c6a <motor_callback_received+0x916>
				{
					// We should switch context so the ISR returns to a different task.
					// NOTE:  How this is done depends on the port you are using.  Check
					// the documentation and examples for your port.
					portYIELD_FROM_ISR(motor_task_handler);
    1482:	4b5c      	ldr	r3, [pc, #368]	; (15f4 <motor_callback_received+0x2a0>)
    1484:	58e3      	ldr	r3, [r4, r3]
    1486:	681b      	ldr	r3, [r3, #0]
    1488:	2b00      	cmp	r3, #0
    148a:	d101      	bne.n	1490 <motor_callback_received+0x13c>
    148c:	f000 fbed 	bl	1c6a <motor_callback_received+0x916>
    1490:	2280      	movs	r2, #128	; 0x80
    1492:	0552      	lsls	r2, r2, #21
    1494:	4b59      	ldr	r3, [pc, #356]	; (15fc <motor_callback_received+0x2a8>)
    1496:	601a      	str	r2, [r3, #0]
    1498:	f000 fbe7 	bl	1c6a <motor_callback_received+0x916>
				}
			}
		break;
		case MOTOR_STATE_START_UP_CHECK_HEALTH:	// This is the first health check that is performed
				// Check if the CRC is good
			if ( crc_check( &motor.rx_buffer, 4 ) ) {
    149c:	4b4e      	ldr	r3, [pc, #312]	; (15d8 <motor_callback_received+0x284>)
    149e:	58e3      	ldr	r3, [r4, r3]
    14a0:	1c18      	adds	r0, r3, #0
    14a2:	3005      	adds	r0, #5
    14a4:	2104      	movs	r1, #4
    14a6:	4b4d      	ldr	r3, [pc, #308]	; (15dc <motor_callback_received+0x288>)
    14a8:	58e3      	ldr	r3, [r4, r3]
    14aa:	4798      	blx	r3
    14ac:	2800      	cmp	r0, #0
    14ae:	d101      	bne.n	14b4 <motor_callback_received+0x160>
    14b0:	f000 fbdb 	bl	1c6a <motor_callback_received+0x916>
				xTimerResetFromISR( timer_motor_comm, 0 );
    14b4:	4b4a      	ldr	r3, [pc, #296]	; (15e0 <motor_callback_received+0x28c>)
    14b6:	58e3      	ldr	r3, [r4, r3]
    14b8:	681d      	ldr	r5, [r3, #0]
    14ba:	4b4a      	ldr	r3, [pc, #296]	; (15e4 <motor_callback_received+0x290>)
    14bc:	58e3      	ldr	r3, [r4, r3]
    14be:	4798      	blx	r3
    14c0:	1c02      	adds	r2, r0, #0
    14c2:	2300      	movs	r3, #0
    14c4:	9300      	str	r3, [sp, #0]
    14c6:	1c28      	adds	r0, r5, #0
    14c8:	2107      	movs	r1, #7
    14ca:	4d47      	ldr	r5, [pc, #284]	; (15e8 <motor_callback_received+0x294>)
    14cc:	5965      	ldr	r5, [r4, r5]
    14ce:	47a8      	blx	r5
				
					// Check if the motor sent successful response, if so, check the first mode 1
				if ( motor.rx_buffer[3] == 0x00 ) {
    14d0:	4b41      	ldr	r3, [pc, #260]	; (15d8 <motor_callback_received+0x284>)
    14d2:	58e3      	ldr	r3, [r4, r3]
    14d4:	9303      	str	r3, [sp, #12]
    14d6:	7a1b      	ldrb	r3, [r3, #8]
    14d8:	2b00      	cmp	r3, #0
    14da:	d135      	bne.n	1548 <motor_callback_received+0x1f4>
					motor.health = motor.rx_buffer[2];
    14dc:	4b3e      	ldr	r3, [pc, #248]	; (15d8 <motor_callback_received+0x284>)
    14de:	58e3      	ldr	r3, [r4, r3]
    14e0:	79da      	ldrb	r2, [r3, #7]
    14e2:	b2d2      	uxtb	r2, r2
    14e4:	709a      	strb	r2, [r3, #2]
					if ( motor.health & 0x08 ) {
    14e6:	789b      	ldrb	r3, [r3, #2]
    14e8:	0719      	lsls	r1, r3, #28
    14ea:	d50f      	bpl.n	150c <motor_callback_received+0x1b8>
							// Motor needs acknowledgment
						motor_disable_A();
    14ec:	4b3f      	ldr	r3, [pc, #252]	; (15ec <motor_callback_received+0x298>)
    14ee:	58e3      	ldr	r3, [r4, r3]
    14f0:	4798      	blx	r3
						motor.motor_state_callback = MOTOR_STATE_START_UP_CHECK_HEALTH;
    14f2:	4b39      	ldr	r3, [pc, #228]	; (15d8 <motor_callback_received+0x284>)
    14f4:	58e3      	ldr	r3, [r4, r3]
    14f6:	2201      	movs	r2, #1
    14f8:	705a      	strb	r2, [r3, #1]
						motor.motor_state = MOTOR_RESET_UNDERVOLTAGE;
    14fa:	210d      	movs	r1, #13
    14fc:	7019      	strb	r1, [r3, #0]
    14fe:	2080      	movs	r0, #128	; 0x80
    1500:	0480      	lsls	r0, r0, #18
    1502:	493b      	ldr	r1, [pc, #236]	; (15f0 <motor_callback_received+0x29c>)
    1504:	6188      	str	r0, [r1, #24]
						port_pin_set_output_level(LED_ERROR, pdTRUE);
						motor.is_motor_error = true;
    1506:	2141      	movs	r1, #65	; 0x41
    1508:	545a      	strb	r2, [r3, r1]
    150a:	e023      	b.n	1554 <motor_callback_received+0x200>
					} else if ( motor.health & 0x40 ) {
    150c:	4b32      	ldr	r3, [pc, #200]	; (15d8 <motor_callback_received+0x284>)
    150e:	58e3      	ldr	r3, [r4, r3]
    1510:	9303      	str	r3, [sp, #12]
    1512:	789b      	ldrb	r3, [r3, #2]
    1514:	065a      	lsls	r2, r3, #25
    1516:	d50f      	bpl.n	1538 <motor_callback_received+0x1e4>
							// Motor needs acknowledgment
						motor_disable_A();
    1518:	4b34      	ldr	r3, [pc, #208]	; (15ec <motor_callback_received+0x298>)
    151a:	58e3      	ldr	r3, [r4, r3]
    151c:	4798      	blx	r3
						motor.motor_state_callback = MOTOR_STATE_START_UP_CHECK_HEALTH;
    151e:	4b2e      	ldr	r3, [pc, #184]	; (15d8 <motor_callback_received+0x284>)
    1520:	58e3      	ldr	r3, [r4, r3]
    1522:	2201      	movs	r2, #1
    1524:	705a      	strb	r2, [r3, #1]
						motor.motor_state = MOTOR_RESET_ACKNOWLEDGE;
    1526:	210c      	movs	r1, #12
    1528:	7019      	strb	r1, [r3, #0]
    152a:	2080      	movs	r0, #128	; 0x80
    152c:	0480      	lsls	r0, r0, #18
    152e:	4930      	ldr	r1, [pc, #192]	; (15f0 <motor_callback_received+0x29c>)
    1530:	6188      	str	r0, [r1, #24]
						port_pin_set_output_level(LED_ERROR, pdTRUE);	
						motor.is_motor_error = true;
    1532:	2141      	movs	r1, #65	; 0x41
    1534:	545a      	strb	r2, [r3, r1]
    1536:	e00d      	b.n	1554 <motor_callback_received+0x200>
					} else {
						motor.motor_state = MOTOR_STATE_START_UP_CHECK_MODE_1;
    1538:	4b27      	ldr	r3, [pc, #156]	; (15d8 <motor_callback_received+0x284>)
    153a:	58e3      	ldr	r3, [r4, r3]
    153c:	2204      	movs	r2, #4
    153e:	701a      	strb	r2, [r3, #0]
						motor.is_motor_error = false;
    1540:	2100      	movs	r1, #0
    1542:	2241      	movs	r2, #65	; 0x41
    1544:	5499      	strb	r1, [r3, r2]
    1546:	e005      	b.n	1554 <motor_callback_received+0x200>
					}
				} else {
					motor.motor_state = MOTOR_COMM_GET_MOTOR_ACCESS_START_UP;	// Mark motor as having reported an error
    1548:	4b23      	ldr	r3, [pc, #140]	; (15d8 <motor_callback_received+0x284>)
    154a:	58e3      	ldr	r3, [r4, r3]
    154c:	9303      	str	r3, [sp, #12]
    154e:	239a      	movs	r3, #154	; 0x9a
    1550:	9d03      	ldr	r5, [sp, #12]
    1552:	702b      	strb	r3, [r5, #0]
				}
				
				// Get back to the task, and respond accordingly
				xYieldRequired = xTaskResumeFromISR( motor_task_handler );
    1554:	4b27      	ldr	r3, [pc, #156]	; (15f4 <motor_callback_received+0x2a0>)
    1556:	58e3      	ldr	r3, [r4, r3]
    1558:	6818      	ldr	r0, [r3, #0]
    155a:	4b27      	ldr	r3, [pc, #156]	; (15f8 <motor_callback_received+0x2a4>)
    155c:	58e3      	ldr	r3, [r4, r3]
    155e:	4798      	blx	r3
				if( xYieldRequired == pdTRUE )
    1560:	2801      	cmp	r0, #1
    1562:	d001      	beq.n	1568 <motor_callback_received+0x214>
    1564:	f000 fb81 	bl	1c6a <motor_callback_received+0x916>
				{
					// We should switch context so the ISR returns to a different task.
					// NOTE:  How this is done depends on the port you are using.  Check
					// the documentation and examples for your port.
					portYIELD_FROM_ISR(motor_task_handler);
    1568:	4b22      	ldr	r3, [pc, #136]	; (15f4 <motor_callback_received+0x2a0>)
    156a:	58e3      	ldr	r3, [r4, r3]
    156c:	681b      	ldr	r3, [r3, #0]
    156e:	2b00      	cmp	r3, #0
    1570:	d101      	bne.n	1576 <motor_callback_received+0x222>
    1572:	f000 fb7a 	bl	1c6a <motor_callback_received+0x916>
    1576:	2280      	movs	r2, #128	; 0x80
    1578:	0552      	lsls	r2, r2, #21
    157a:	4b20      	ldr	r3, [pc, #128]	; (15fc <motor_callback_received+0x2a8>)
    157c:	601a      	str	r2, [r3, #0]
    157e:	f000 fb74 	bl	1c6a <motor_callback_received+0x916>
				}
			}	
		break;
		case MOTOR_STATE_RUNNING:
		case MOTOR_STATE_DEAD_TIME:
			if ( crc_check( &motor.rx_buffer, 12) ) {
    1582:	4b15      	ldr	r3, [pc, #84]	; (15d8 <motor_callback_received+0x284>)
    1584:	58e3      	ldr	r3, [r4, r3]
    1586:	1c18      	adds	r0, r3, #0
    1588:	3005      	adds	r0, #5
    158a:	210c      	movs	r1, #12
    158c:	4b13      	ldr	r3, [pc, #76]	; (15dc <motor_callback_received+0x288>)
    158e:	58e3      	ldr	r3, [r4, r3]
    1590:	4798      	blx	r3
    1592:	2800      	cmp	r0, #0
    1594:	d100      	bne.n	1598 <motor_callback_received+0x244>
    1596:	e368      	b.n	1c6a <motor_callback_received+0x916>
				xTimerResetFromISR( timer_motor_comm, 0 );
    1598:	4b11      	ldr	r3, [pc, #68]	; (15e0 <motor_callback_received+0x28c>)
    159a:	58e3      	ldr	r3, [r4, r3]
    159c:	681d      	ldr	r5, [r3, #0]
    159e:	4b11      	ldr	r3, [pc, #68]	; (15e4 <motor_callback_received+0x290>)
    15a0:	58e3      	ldr	r3, [r4, r3]
    15a2:	4798      	blx	r3
    15a4:	1c02      	adds	r2, r0, #0
    15a6:	2300      	movs	r3, #0
    15a8:	9300      	str	r3, [sp, #0]
    15aa:	1c28      	adds	r0, r5, #0
    15ac:	2107      	movs	r1, #7
    15ae:	4d0e      	ldr	r5, [pc, #56]	; (15e8 <motor_callback_received+0x294>)
    15b0:	5965      	ldr	r5, [r4, r5]
    15b2:	47a8      	blx	r5
				
				motor.health = motor.rx_buffer[10];
    15b4:	4b08      	ldr	r3, [pc, #32]	; (15d8 <motor_callback_received+0x284>)
    15b6:	58e3      	ldr	r3, [r4, r3]
    15b8:	7bda      	ldrb	r2, [r3, #15]
    15ba:	b2d2      	uxtb	r2, r2
    15bc:	709a      	strb	r2, [r3, #2]
				
				if ( motor.health & 0x48 ) {	// If there is an undervoltage error
    15be:	789a      	ldrb	r2, [r3, #2]
    15c0:	2348      	movs	r3, #72	; 0x48
    15c2:	421a      	tst	r2, r3
    15c4:	d01c      	beq.n	1600 <motor_callback_received+0x2ac>
					motor.motor_state = MOTOR_STATE_END_RUN;
    15c6:	4b04      	ldr	r3, [pc, #16]	; (15d8 <motor_callback_received+0x284>)
    15c8:	58e3      	ldr	r3, [r4, r3]
    15ca:	9303      	str	r3, [sp, #12]
    15cc:	2372      	movs	r3, #114	; 0x72
    15ce:	9903      	ldr	r1, [sp, #12]
    15d0:	700b      	strb	r3, [r1, #0]
    15d2:	e081      	b.n	16d8 <motor_callback_received+0x384>
    15d4:	00004716 	.word	0x00004716
    15d8:	000001a8 	.word	0x000001a8
    15dc:	000001c4 	.word	0x000001c4
    15e0:	00000044 	.word	0x00000044
    15e4:	000000f0 	.word	0x000000f0
    15e8:	00000118 	.word	0x00000118
    15ec:	00000074 	.word	0x00000074
    15f0:	41004400 	.word	0x41004400
    15f4:	000001ec 	.word	0x000001ec
    15f8:	00000088 	.word	0x00000088
    15fc:	e000ed04 	.word	0xe000ed04
				} else {	// Everything is fine
					current_consumption = 0x00;
    1600:	4bac      	ldr	r3, [pc, #688]	; (18b4 <motor_callback_received+0x560>)
    1602:	58e3      	ldr	r3, [r4, r3]
    1604:	2200      	movs	r2, #0
    1606:	801a      	strh	r2, [r3, #0]
					current_consumption |= (int16_t) (motor.rx_buffer[4] << 8);
    1608:	4aab      	ldr	r2, [pc, #684]	; (18b8 <motor_callback_received+0x564>)
    160a:	58a2      	ldr	r2, [r4, r2]
    160c:	7a51      	ldrb	r1, [r2, #9]
    160e:	8818      	ldrh	r0, [r3, #0]
    1610:	0209      	lsls	r1, r1, #8
    1612:	4301      	orrs	r1, r0
    1614:	8019      	strh	r1, [r3, #0]
					current_consumption |= (int16_t) (motor.rx_buffer[5]);
    1616:	7a92      	ldrb	r2, [r2, #10]
    1618:	8819      	ldrh	r1, [r3, #0]
    161a:	430a      	orrs	r2, r1
    161c:	801a      	strh	r2, [r3, #0]
					current_consumption = current_consumption * 10;	// Current usage in mA
    161e:	881a      	ldrh	r2, [r3, #0]
    1620:	0091      	lsls	r1, r2, #2
    1622:	188a      	adds	r2, r1, r2
    1624:	0052      	lsls	r2, r2, #1
    1626:	b292      	uxth	r2, r2
    1628:	801a      	strh	r2, [r3, #0]
					// ############## We have to handle errors in this area
					
					if ( current_consumption < 0 ) {
    162a:	881b      	ldrh	r3, [r3, #0]
    162c:	b21b      	sxth	r3, r3
    162e:	2b00      	cmp	r3, #0
    1630:	da05      	bge.n	163e <motor_callback_received+0x2ea>
						current_consumption = current_consumption * (-1);
    1632:	4ba0      	ldr	r3, [pc, #640]	; (18b4 <motor_callback_received+0x560>)
    1634:	58e3      	ldr	r3, [r4, r3]
    1636:	881a      	ldrh	r2, [r3, #0]
    1638:	4252      	negs	r2, r2
    163a:	b292      	uxth	r2, r2
    163c:	801a      	strh	r2, [r3, #0]
					}
					
					if ( motor.motor_state == MOTOR_STATE_RUNNING &&
    163e:	4b9e      	ldr	r3, [pc, #632]	; (18b8 <motor_callback_received+0x564>)
    1640:	58e3      	ldr	r3, [r4, r3]
    1642:	9303      	str	r3, [sp, #12]
    1644:	781b      	ldrb	r3, [r3, #0]
    1646:	2b70      	cmp	r3, #112	; 0x70
    1648:	d133      	bne.n	16b2 <motor_callback_received+0x35e>
					motor.rx_buffer[2] == 0 && motor.rx_buffer[3] == 0 && current_consumption > motor.allocated_current ) {
    164a:	4b9b      	ldr	r3, [pc, #620]	; (18b8 <motor_callback_received+0x564>)
    164c:	58e3      	ldr	r3, [r4, r3]
    164e:	9303      	str	r3, [sp, #12]
    1650:	79db      	ldrb	r3, [r3, #7]
					
					if ( current_consumption < 0 ) {
						current_consumption = current_consumption * (-1);
					}
					
					if ( motor.motor_state == MOTOR_STATE_RUNNING &&
    1652:	2b00      	cmp	r3, #0
    1654:	d12d      	bne.n	16b2 <motor_callback_received+0x35e>
					motor.rx_buffer[2] == 0 && motor.rx_buffer[3] == 0 && current_consumption > motor.allocated_current ) {
    1656:	4b98      	ldr	r3, [pc, #608]	; (18b8 <motor_callback_received+0x564>)
    1658:	58e3      	ldr	r3, [r4, r3]
    165a:	9303      	str	r3, [sp, #12]
    165c:	7a1b      	ldrb	r3, [r3, #8]
    165e:	2b00      	cmp	r3, #0
    1660:	d127      	bne.n	16b2 <motor_callback_received+0x35e>
    1662:	4b94      	ldr	r3, [pc, #592]	; (18b4 <motor_callback_received+0x560>)
    1664:	58e3      	ldr	r3, [r4, r3]
    1666:	881a      	ldrh	r2, [r3, #0]
    1668:	4b93      	ldr	r3, [pc, #588]	; (18b8 <motor_callback_received+0x564>)
    166a:	58e3      	ldr	r3, [r4, r3]
    166c:	9303      	str	r3, [sp, #12]
    166e:	2362      	movs	r3, #98	; 0x62
    1670:	9d03      	ldr	r5, [sp, #12]
    1672:	5aeb      	ldrh	r3, [r5, r3]
    1674:	b29b      	uxth	r3, r3
    1676:	b212      	sxth	r2, r2
    1678:	429a      	cmp	r2, r3
    167a:	dd1a      	ble.n	16b2 <motor_callback_received+0x35e>
    167c:	2280      	movs	r2, #128	; 0x80
    167e:	0492      	lsls	r2, r2, #18
    1680:	4b8e      	ldr	r3, [pc, #568]	; (18bc <motor_callback_received+0x568>)
    1682:	619a      	str	r2, [r3, #24]
						port_pin_set_output_level(LED_ERROR, pdTRUE);
						motor.rx_buffer[2] = 0xEE;
    1684:	4b8c      	ldr	r3, [pc, #560]	; (18b8 <motor_callback_received+0x564>)
    1686:	58e3      	ldr	r3, [r4, r3]
    1688:	22ee      	movs	r2, #238	; 0xee
    168a:	71da      	strb	r2, [r3, #7]
						
						motor.speed_high_nibble = 0;
    168c:	2200      	movs	r2, #0
    168e:	215e      	movs	r1, #94	; 0x5e
    1690:	545a      	strb	r2, [r3, r1]
						motor.speed_low_nibble = 0;
    1692:	215f      	movs	r1, #95	; 0x5f
    1694:	545a      	strb	r2, [r3, r1]
						
						if ( !motor.motor_job_report ) motor.motor_job_report = 0xCC;	// Job did not complete due to over-current
    1696:	2243      	movs	r2, #67	; 0x43
    1698:	5c9b      	ldrb	r3, [r3, r2]
    169a:	2b00      	cmp	r3, #0
    169c:	d106      	bne.n	16ac <motor_callback_received+0x358>
    169e:	4b86      	ldr	r3, [pc, #536]	; (18b8 <motor_callback_received+0x564>)
    16a0:	58e3      	ldr	r3, [r4, r3]
    16a2:	9303      	str	r3, [sp, #12]
    16a4:	22cc      	movs	r2, #204	; 0xcc
    16a6:	2343      	movs	r3, #67	; 0x43
    16a8:	9903      	ldr	r1, [sp, #12]
    16aa:	54ca      	strb	r2, [r1, r3]
						
						motor_disable_A();
    16ac:	4b84      	ldr	r3, [pc, #528]	; (18c0 <motor_callback_received+0x56c>)
    16ae:	58e3      	ldr	r3, [r4, r3]
    16b0:	4798      	blx	r3
						
					}
					
					// Continue with case logic for the time being
					if ( motor.motor_state == MOTOR_STATE_RUNNING ) {
    16b2:	4b81      	ldr	r3, [pc, #516]	; (18b8 <motor_callback_received+0x564>)
    16b4:	58e3      	ldr	r3, [r4, r3]
    16b6:	9303      	str	r3, [sp, #12]
    16b8:	781b      	ldrb	r3, [r3, #0]
    16ba:	2b70      	cmp	r3, #112	; 0x70
    16bc:	d106      	bne.n	16cc <motor_callback_received+0x378>
						motor.motor_state = MOTOR_STATE_RUNNING_TO;
    16be:	4b7e      	ldr	r3, [pc, #504]	; (18b8 <motor_callback_received+0x564>)
    16c0:	58e3      	ldr	r3, [r4, r3]
    16c2:	9303      	str	r3, [sp, #12]
    16c4:	237a      	movs	r3, #122	; 0x7a
    16c6:	9a03      	ldr	r2, [sp, #12]
    16c8:	7013      	strb	r3, [r2, #0]
    16ca:	e005      	b.n	16d8 <motor_callback_received+0x384>
					} else {
						motor.motor_state = MOTOR_STATE_DEAD_TO;
    16cc:	4b7a      	ldr	r3, [pc, #488]	; (18b8 <motor_callback_received+0x564>)
    16ce:	58e3      	ldr	r3, [r4, r3]
    16d0:	9303      	str	r3, [sp, #12]
    16d2:	237b      	movs	r3, #123	; 0x7b
    16d4:	9d03      	ldr	r5, [sp, #12]
    16d6:	702b      	strb	r3, [r5, #0]
					}
				}
				
				// Get back to the task, and respond accordingly
				xYieldRequired = xTaskResumeFromISR( motor_task_handler );
    16d8:	4b7a      	ldr	r3, [pc, #488]	; (18c4 <motor_callback_received+0x570>)
    16da:	58e3      	ldr	r3, [r4, r3]
    16dc:	6818      	ldr	r0, [r3, #0]
    16de:	4b7a      	ldr	r3, [pc, #488]	; (18c8 <motor_callback_received+0x574>)
    16e0:	58e3      	ldr	r3, [r4, r3]
    16e2:	4798      	blx	r3
				if( xYieldRequired == pdTRUE )
    16e4:	2801      	cmp	r0, #1
    16e6:	d000      	beq.n	16ea <motor_callback_received+0x396>
    16e8:	e2bf      	b.n	1c6a <motor_callback_received+0x916>
				{
					// We should switch context so the ISR returns to a different task.
					// NOTE:  How this is done depends on the port you are using.  Check
					// the documentation and examples for your port.
					portYIELD_FROM_ISR(motor_task_handler);
    16ea:	4b76      	ldr	r3, [pc, #472]	; (18c4 <motor_callback_received+0x570>)
    16ec:	58e3      	ldr	r3, [r4, r3]
    16ee:	681b      	ldr	r3, [r3, #0]
    16f0:	2b00      	cmp	r3, #0
    16f2:	d100      	bne.n	16f6 <motor_callback_received+0x3a2>
    16f4:	e2b9      	b.n	1c6a <motor_callback_received+0x916>
    16f6:	2280      	movs	r2, #128	; 0x80
    16f8:	0552      	lsls	r2, r2, #21
    16fa:	4b74      	ldr	r3, [pc, #464]	; (18cc <motor_callback_received+0x578>)
    16fc:	601a      	str	r2, [r3, #0]
    16fe:	e2b4      	b.n	1c6a <motor_callback_received+0x916>
		case MOTOR_STATE_CHANGE_CW_RAMP_UP:		// Modes for changing the ramps on the motor
		case MOTOR_STATE_CHANGE_CW_RAMP_DOWN:
		case MOTOR_STATE_CHANGE_CCW_RAMP_UP:
		case MOTOR_STATE_CHANGE_CCW_RAMP_DOWN:
			// Check if the CRC byte is OK
			if ( crc_check( &motor.rx_buffer, 9) ) {
    1700:	4b6d      	ldr	r3, [pc, #436]	; (18b8 <motor_callback_received+0x564>)
    1702:	58e3      	ldr	r3, [r4, r3]
    1704:	1c18      	adds	r0, r3, #0
    1706:	3005      	adds	r0, #5
    1708:	2109      	movs	r1, #9
    170a:	4b71      	ldr	r3, [pc, #452]	; (18d0 <motor_callback_received+0x57c>)
    170c:	58e3      	ldr	r3, [r4, r3]
    170e:	4798      	blx	r3
    1710:	2800      	cmp	r0, #0
    1712:	d100      	bne.n	1716 <motor_callback_received+0x3c2>
    1714:	e2a9      	b.n	1c6a <motor_callback_received+0x916>
				xTimerResetFromISR( timer_motor_comm, 0 );	// Resetting the timer value
    1716:	4b6f      	ldr	r3, [pc, #444]	; (18d4 <motor_callback_received+0x580>)
    1718:	58e3      	ldr	r3, [r4, r3]
    171a:	681d      	ldr	r5, [r3, #0]
    171c:	4b6e      	ldr	r3, [pc, #440]	; (18d8 <motor_callback_received+0x584>)
    171e:	58e3      	ldr	r3, [r4, r3]
    1720:	4798      	blx	r3
    1722:	1c02      	adds	r2, r0, #0
    1724:	2300      	movs	r3, #0
    1726:	9300      	str	r3, [sp, #0]
    1728:	1c28      	adds	r0, r5, #0
    172a:	2107      	movs	r1, #7
    172c:	4d6b      	ldr	r5, [pc, #428]	; (18dc <motor_callback_received+0x588>)
    172e:	5965      	ldr	r5, [r4, r5]
    1730:	47a8      	blx	r5
				
				if ( motor.rx_buffer[8] == 0x00 ) {
    1732:	4b61      	ldr	r3, [pc, #388]	; (18b8 <motor_callback_received+0x564>)
    1734:	58e3      	ldr	r3, [r4, r3]
    1736:	9303      	str	r3, [sp, #12]
    1738:	7b5b      	ldrb	r3, [r3, #13]
    173a:	2b00      	cmp	r3, #0
    173c:	d14b      	bne.n	17d6 <motor_callback_received+0x482>
					if ( motor.rx_buffer[4] == motor.ramp_high_nibble && motor.rx_buffer[5] == motor.ramp_low_nibble )
    173e:	4b5e      	ldr	r3, [pc, #376]	; (18b8 <motor_callback_received+0x564>)
    1740:	58e3      	ldr	r3, [r4, r3]
    1742:	7a5a      	ldrb	r2, [r3, #9]
    1744:	215c      	movs	r1, #92	; 0x5c
    1746:	5c5b      	ldrb	r3, [r3, r1]
    1748:	b2d2      	uxtb	r2, r2
    174a:	429a      	cmp	r2, r3
    174c:	d13c      	bne.n	17c8 <motor_callback_received+0x474>
    174e:	4b5a      	ldr	r3, [pc, #360]	; (18b8 <motor_callback_received+0x564>)
    1750:	58e3      	ldr	r3, [r4, r3]
    1752:	7a9a      	ldrb	r2, [r3, #10]
    1754:	215d      	movs	r1, #93	; 0x5d
    1756:	5c5b      	ldrb	r3, [r3, r1]
    1758:	b2d2      	uxtb	r2, r2
    175a:	429a      	cmp	r2, r3
    175c:	d134      	bne.n	17c8 <motor_callback_received+0x474>
					{
							switch ( motor.motor_state ) {
    175e:	4b56      	ldr	r3, [pc, #344]	; (18b8 <motor_callback_received+0x564>)
    1760:	58e3      	ldr	r3, [r4, r3]
    1762:	7818      	ldrb	r0, [r3, #0]
    1764:	3850      	subs	r0, #80	; 0x50
    1766:	2803      	cmp	r0, #3
    1768:	d842      	bhi.n	17f0 <motor_callback_received+0x49c>
    176a:	f003 ffdf 	bl	572c <__gnu_thumb1_case_uqi>
    176e:	0902      	.short	0x0902
    1770:	1710      	.short	0x1710
								case MOTOR_STATE_CHANGE_CW_RAMP_UP:
									motor.motor_state = MOTOR_STATE_CHANGE_CW_RAMP_DOWN;
    1772:	4b51      	ldr	r3, [pc, #324]	; (18b8 <motor_callback_received+0x564>)
    1774:	58e3      	ldr	r3, [r4, r3]
    1776:	9303      	str	r3, [sp, #12]
    1778:	2351      	movs	r3, #81	; 0x51
    177a:	9903      	ldr	r1, [sp, #12]
    177c:	700b      	strb	r3, [r1, #0]
								break;
    177e:	e037      	b.n	17f0 <motor_callback_received+0x49c>
								case MOTOR_STATE_CHANGE_CW_RAMP_DOWN:
									motor.motor_state = MOTOR_STATE_CHANGE_CCW_RAMP_UP;
    1780:	4b4d      	ldr	r3, [pc, #308]	; (18b8 <motor_callback_received+0x564>)
    1782:	58e3      	ldr	r3, [r4, r3]
    1784:	9303      	str	r3, [sp, #12]
    1786:	2352      	movs	r3, #82	; 0x52
    1788:	9a03      	ldr	r2, [sp, #12]
    178a:	7013      	strb	r3, [r2, #0]
								break;
    178c:	e030      	b.n	17f0 <motor_callback_received+0x49c>
								case MOTOR_STATE_CHANGE_CCW_RAMP_UP:
									motor.motor_state = MOTOR_STATE_CHANGE_CCW_RAMP_DOWN;
    178e:	4b4a      	ldr	r3, [pc, #296]	; (18b8 <motor_callback_received+0x564>)
    1790:	58e3      	ldr	r3, [r4, r3]
    1792:	9303      	str	r3, [sp, #12]
    1794:	2353      	movs	r3, #83	; 0x53
    1796:	9d03      	ldr	r5, [sp, #12]
    1798:	702b      	strb	r3, [r5, #0]
								break;
    179a:	e029      	b.n	17f0 <motor_callback_received+0x49c>
								case MOTOR_STATE_CHANGE_CCW_RAMP_DOWN:
									if ( motor.is_motor_error ) motor.motor_state = MOTOR_STATE_CHECK_HEALTH;
    179c:	4b46      	ldr	r3, [pc, #280]	; (18b8 <motor_callback_received+0x564>)
    179e:	58e3      	ldr	r3, [r4, r3]
    17a0:	9303      	str	r3, [sp, #12]
    17a2:	2341      	movs	r3, #65	; 0x41
    17a4:	9903      	ldr	r1, [sp, #12]
    17a6:	5ccb      	ldrb	r3, [r1, r3]
    17a8:	2b00      	cmp	r3, #0
    17aa:	d006      	beq.n	17ba <motor_callback_received+0x466>
    17ac:	4b42      	ldr	r3, [pc, #264]	; (18b8 <motor_callback_received+0x564>)
    17ae:	58e3      	ldr	r3, [r4, r3]
    17b0:	9303      	str	r3, [sp, #12]
    17b2:	2310      	movs	r3, #16
    17b4:	9a03      	ldr	r2, [sp, #12]
    17b6:	7013      	strb	r3, [r2, #0]
    17b8:	e01a      	b.n	17f0 <motor_callback_received+0x49c>
									else motor.motor_state = MOTOR_STATE_RUNNING;	// Ramps saved, get to running the motor
    17ba:	4b3f      	ldr	r3, [pc, #252]	; (18b8 <motor_callback_received+0x564>)
    17bc:	58e3      	ldr	r3, [r4, r3]
    17be:	9303      	str	r3, [sp, #12]
    17c0:	2370      	movs	r3, #112	; 0x70
    17c2:	9d03      	ldr	r5, [sp, #12]
    17c4:	702b      	strb	r3, [r5, #0]
    17c6:	e013      	b.n	17f0 <motor_callback_received+0x49c>
								break;
							}
						} else {
						motor.motor_state = MOTOR_STATE_START_UP_CHECK_HEALTH;
    17c8:	4b3b      	ldr	r3, [pc, #236]	; (18b8 <motor_callback_received+0x564>)
    17ca:	58e3      	ldr	r3, [r4, r3]
    17cc:	9303      	str	r3, [sp, #12]
    17ce:	2301      	movs	r3, #1
    17d0:	9903      	ldr	r1, [sp, #12]
    17d2:	700b      	strb	r3, [r1, #0]
    17d4:	e00c      	b.n	17f0 <motor_callback_received+0x49c>
					}
				} else if ( motor.rx_buffer[8] == 0x10 ) {
    17d6:	4b38      	ldr	r3, [pc, #224]	; (18b8 <motor_callback_received+0x564>)
    17d8:	58e3      	ldr	r3, [r4, r3]
    17da:	9303      	str	r3, [sp, #12]
    17dc:	7b5b      	ldrb	r3, [r3, #13]
    17de:	2b10      	cmp	r3, #16
    17e0:	d106      	bne.n	17f0 <motor_callback_received+0x49c>
					motor.motor_state_callback = motor.motor_state;
    17e2:	4b35      	ldr	r3, [pc, #212]	; (18b8 <motor_callback_received+0x564>)
    17e4:	58e3      	ldr	r3, [r4, r3]
    17e6:	781a      	ldrb	r2, [r3, #0]
    17e8:	b2d2      	uxtb	r2, r2
    17ea:	705a      	strb	r2, [r3, #1]
					motor.motor_state = MOTOR_COMM_GET_MOTOR_ACCESS;
    17ec:	229b      	movs	r2, #155	; 0x9b
    17ee:	701a      	strb	r2, [r3, #0]
				}
			
				// Get back to the task, and respond accordingly
				xYieldRequired = xTaskResumeFromISR( motor_task_handler );
    17f0:	4b34      	ldr	r3, [pc, #208]	; (18c4 <motor_callback_received+0x570>)
    17f2:	58e3      	ldr	r3, [r4, r3]
    17f4:	6818      	ldr	r0, [r3, #0]
    17f6:	4b34      	ldr	r3, [pc, #208]	; (18c8 <motor_callback_received+0x574>)
    17f8:	58e3      	ldr	r3, [r4, r3]
    17fa:	4798      	blx	r3
				if( xYieldRequired == pdTRUE )
    17fc:	2801      	cmp	r0, #1
    17fe:	d000      	beq.n	1802 <motor_callback_received+0x4ae>
    1800:	e233      	b.n	1c6a <motor_callback_received+0x916>
				{
					// We should switch context so the ISR returns to a different task.
					// NOTE:  How this is done depends on the port you are using.  Check
					// the documentation and examples for your port.
					portYIELD_FROM_ISR(motor_task_handler);
    1802:	4b30      	ldr	r3, [pc, #192]	; (18c4 <motor_callback_received+0x570>)
    1804:	58e3      	ldr	r3, [r4, r3]
    1806:	681b      	ldr	r3, [r3, #0]
    1808:	2b00      	cmp	r3, #0
    180a:	d100      	bne.n	180e <motor_callback_received+0x4ba>
    180c:	e22d      	b.n	1c6a <motor_callback_received+0x916>
    180e:	2280      	movs	r2, #128	; 0x80
    1810:	0552      	lsls	r2, r2, #21
    1812:	4b2e      	ldr	r3, [pc, #184]	; (18cc <motor_callback_received+0x578>)
    1814:	601a      	str	r2, [r3, #0]
    1816:	e228      	b.n	1c6a <motor_callback_received+0x916>
				}
			}
		break;
		case MOTOR_STATE_START_UP_CHECK_MODE_1:		// We have received the mode 1 parameter
				// Check if the CRC is good
			if ( crc_check( &motor.rx_buffer, 7 ) ) {	// Check CRC
    1818:	4b27      	ldr	r3, [pc, #156]	; (18b8 <motor_callback_received+0x564>)
    181a:	58e3      	ldr	r3, [r4, r3]
    181c:	1c18      	adds	r0, r3, #0
    181e:	3005      	adds	r0, #5
    1820:	2107      	movs	r1, #7
    1822:	4b2b      	ldr	r3, [pc, #172]	; (18d0 <motor_callback_received+0x57c>)
    1824:	58e3      	ldr	r3, [r4, r3]
    1826:	4798      	blx	r3
    1828:	2800      	cmp	r0, #0
    182a:	d100      	bne.n	182e <motor_callback_received+0x4da>
    182c:	e21d      	b.n	1c6a <motor_callback_received+0x916>
				xTimerResetFromISR( timer_motor_comm, 0 );
    182e:	4b29      	ldr	r3, [pc, #164]	; (18d4 <motor_callback_received+0x580>)
    1830:	58e3      	ldr	r3, [r4, r3]
    1832:	681d      	ldr	r5, [r3, #0]
    1834:	4b28      	ldr	r3, [pc, #160]	; (18d8 <motor_callback_received+0x584>)
    1836:	58e3      	ldr	r3, [r4, r3]
    1838:	4798      	blx	r3
    183a:	1c02      	adds	r2, r0, #0
    183c:	2300      	movs	r3, #0
    183e:	9300      	str	r3, [sp, #0]
    1840:	1c28      	adds	r0, r5, #0
    1842:	2107      	movs	r1, #7
    1844:	4d25      	ldr	r5, [pc, #148]	; (18dc <motor_callback_received+0x588>)
    1846:	5965      	ldr	r5, [r4, r5]
    1848:	47a8      	blx	r5
					
				// Check if the motor sent successful response, if so, check the first mode 1
					// If this is the correct mode, continue and check the next mode
				if ( motor.rx_buffer[6] == 0x00 ) {	// If we are fine and got access
    184a:	4b1b      	ldr	r3, [pc, #108]	; (18b8 <motor_callback_received+0x564>)
    184c:	58e3      	ldr	r3, [r4, r3]
    184e:	9303      	str	r3, [sp, #12]
    1850:	7adb      	ldrb	r3, [r3, #11]
    1852:	2b00      	cmp	r3, #0
    1854:	d113      	bne.n	187e <motor_callback_received+0x52a>
					if ( motor.rx_buffer[5] == MOTOR_OPERATION_MODE_1 ) {
    1856:	4b18      	ldr	r3, [pc, #96]	; (18b8 <motor_callback_received+0x564>)
    1858:	58e3      	ldr	r3, [r4, r3]
    185a:	9303      	str	r3, [sp, #12]
    185c:	7a9b      	ldrb	r3, [r3, #10]
    185e:	2b09      	cmp	r3, #9
    1860:	d106      	bne.n	1870 <motor_callback_received+0x51c>
						// if motor is ready, continue by checking the operation mode
						motor.motor_state = MOTOR_STATE_START_UP_CHECK_MODE_2;
    1862:	4b15      	ldr	r3, [pc, #84]	; (18b8 <motor_callback_received+0x564>)
    1864:	58e3      	ldr	r3, [r4, r3]
    1866:	9303      	str	r3, [sp, #12]
    1868:	2305      	movs	r3, #5
    186a:	9a03      	ldr	r2, [sp, #12]
    186c:	7013      	strb	r3, [r2, #0]
    186e:	e00c      	b.n	188a <motor_callback_received+0x536>
					} else {
						// If this is not the right Mode, Continue by setting all necessary parameters
						// Start by getting access
						// ************** At this point in time, we go into ERROR for the time being,
						// ***************** however, we must start re-parameterization at this point
						motor.motor_state = MOTOR_STATE_START_UP_CHANGE_MODE_1;
    1870:	4b11      	ldr	r3, [pc, #68]	; (18b8 <motor_callback_received+0x564>)
    1872:	58e3      	ldr	r3, [r4, r3]
    1874:	9303      	str	r3, [sp, #12]
    1876:	2306      	movs	r3, #6
    1878:	9d03      	ldr	r5, [sp, #12]
    187a:	702b      	strb	r3, [r5, #0]
    187c:	e005      	b.n	188a <motor_callback_received+0x536>
					}	
				} else {	// If this is a packet that reported an error in access
					// Change to access routine
					motor.motor_state = MOTOR_COMM_GET_MOTOR_ACCESS_START_UP;
    187e:	4b0e      	ldr	r3, [pc, #56]	; (18b8 <motor_callback_received+0x564>)
    1880:	58e3      	ldr	r3, [r4, r3]
    1882:	9303      	str	r3, [sp, #12]
    1884:	239a      	movs	r3, #154	; 0x9a
    1886:	9903      	ldr	r1, [sp, #12]
    1888:	700b      	strb	r3, [r1, #0]
				}
				
				// Get back to the task, and respond accordingly
				xYieldRequired = xTaskResumeFromISR( motor_task_handler );
    188a:	4b0e      	ldr	r3, [pc, #56]	; (18c4 <motor_callback_received+0x570>)
    188c:	58e3      	ldr	r3, [r4, r3]
    188e:	6818      	ldr	r0, [r3, #0]
    1890:	4b0d      	ldr	r3, [pc, #52]	; (18c8 <motor_callback_received+0x574>)
    1892:	58e3      	ldr	r3, [r4, r3]
    1894:	4798      	blx	r3
				if( xYieldRequired == pdTRUE )
    1896:	2801      	cmp	r0, #1
    1898:	d000      	beq.n	189c <motor_callback_received+0x548>
    189a:	e1e6      	b.n	1c6a <motor_callback_received+0x916>
				{
					// We should switch context so the ISR returns to a different task.
					// NOTE:  How this is done depends on the port you are using.  Check
					// the documentation and examples for your port.
					portYIELD_FROM_ISR(motor_task_handler);
    189c:	4b09      	ldr	r3, [pc, #36]	; (18c4 <motor_callback_received+0x570>)
    189e:	58e3      	ldr	r3, [r4, r3]
    18a0:	681b      	ldr	r3, [r3, #0]
    18a2:	2b00      	cmp	r3, #0
    18a4:	d100      	bne.n	18a8 <motor_callback_received+0x554>
    18a6:	e1e0      	b.n	1c6a <motor_callback_received+0x916>
    18a8:	2280      	movs	r2, #128	; 0x80
    18aa:	0552      	lsls	r2, r2, #21
    18ac:	4b07      	ldr	r3, [pc, #28]	; (18cc <motor_callback_received+0x578>)
    18ae:	601a      	str	r2, [r3, #0]
    18b0:	e1db      	b.n	1c6a <motor_callback_received+0x916>
    18b2:	46c0      	nop			; (mov r8, r8)
    18b4:	000000d4 	.word	0x000000d4
    18b8:	000001a8 	.word	0x000001a8
    18bc:	41004400 	.word	0x41004400
    18c0:	00000074 	.word	0x00000074
    18c4:	000001ec 	.word	0x000001ec
    18c8:	00000088 	.word	0x00000088
    18cc:	e000ed04 	.word	0xe000ed04
    18d0:	000001c4 	.word	0x000001c4
    18d4:	00000044 	.word	0x00000044
    18d8:	000000f0 	.word	0x000000f0
    18dc:	00000118 	.word	0x00000118
				}
			}
		break;
		case MOTOR_STATE_START_UP_CHECK_MODE_2:		// We have received the mode 1 parameter
				// Check if the CRC is good
			if ( crc_check( &motor.rx_buffer, 7 ) ) {	// Check CRC
    18e0:	4bb0      	ldr	r3, [pc, #704]	; (1ba4 <motor_callback_received+0x850>)
    18e2:	58e3      	ldr	r3, [r4, r3]
    18e4:	1c18      	adds	r0, r3, #0
    18e6:	3005      	adds	r0, #5
    18e8:	2107      	movs	r1, #7
    18ea:	4baf      	ldr	r3, [pc, #700]	; (1ba8 <motor_callback_received+0x854>)
    18ec:	58e3      	ldr	r3, [r4, r3]
    18ee:	4798      	blx	r3
    18f0:	2800      	cmp	r0, #0
    18f2:	d100      	bne.n	18f6 <motor_callback_received+0x5a2>
    18f4:	e1b9      	b.n	1c6a <motor_callback_received+0x916>
				xTimerResetFromISR( timer_motor_comm, 0 );
    18f6:	4bad      	ldr	r3, [pc, #692]	; (1bac <motor_callback_received+0x858>)
    18f8:	58e3      	ldr	r3, [r4, r3]
    18fa:	681d      	ldr	r5, [r3, #0]
    18fc:	4bac      	ldr	r3, [pc, #688]	; (1bb0 <motor_callback_received+0x85c>)
    18fe:	58e3      	ldr	r3, [r4, r3]
    1900:	4798      	blx	r3
    1902:	1c02      	adds	r2, r0, #0
    1904:	2300      	movs	r3, #0
    1906:	9300      	str	r3, [sp, #0]
    1908:	1c28      	adds	r0, r5, #0
    190a:	2107      	movs	r1, #7
    190c:	4da9      	ldr	r5, [pc, #676]	; (1bb4 <motor_callback_received+0x860>)
    190e:	5965      	ldr	r5, [r4, r5]
    1910:	47a8      	blx	r5
			
				// Check if the motor sent successful response, if so, check the first mode 1
				// If this is the correct mode, continue and check the next mode
				if ( motor.rx_buffer[6] == 0x00 ) {
    1912:	4ba4      	ldr	r3, [pc, #656]	; (1ba4 <motor_callback_received+0x850>)
    1914:	58e3      	ldr	r3, [r4, r3]
    1916:	9303      	str	r3, [sp, #12]
    1918:	7adb      	ldrb	r3, [r3, #11]
    191a:	2b00      	cmp	r3, #0
    191c:	d113      	bne.n	1946 <motor_callback_received+0x5f2>
					if ( motor.rx_buffer[5] == MOTOR_OPERATION_MODE_2 ) {
    191e:	4ba1      	ldr	r3, [pc, #644]	; (1ba4 <motor_callback_received+0x850>)
    1920:	58e3      	ldr	r3, [r4, r3]
    1922:	9303      	str	r3, [sp, #12]
    1924:	7a9b      	ldrb	r3, [r3, #10]
    1926:	2b01      	cmp	r3, #1
    1928:	d106      	bne.n	1938 <motor_callback_received+0x5e4>
						// if motor is ready, continue by checking the operation mode
						// At this point, this is
						motor.motor_state_callback = MOTOR_STATE_START_UP_CHANGE_CW_RAMP_UP;
    192a:	4b9e      	ldr	r3, [pc, #632]	; (1ba4 <motor_callback_received+0x850>)
    192c:	58e3      	ldr	r3, [r4, r3]
    192e:	2208      	movs	r2, #8
    1930:	705a      	strb	r2, [r3, #1]
						motor.motor_state = MOTOR_RESET_UNDERVOLTAGE;
    1932:	220d      	movs	r2, #13
    1934:	701a      	strb	r2, [r3, #0]
    1936:	e00c      	b.n	1952 <motor_callback_received+0x5fe>
					} else {
						// If this is not the right Mode, Continue by setting all necessary parameters
						// Start by getting access
						// ************** At this point in time, we go into ERROR for the time being,
						// ***************** however, we must start re-parameterization at this point
						motor.motor_state = MOTOR_STATE_START_UP_CHANGE_MODE_1;
    1938:	4b9a      	ldr	r3, [pc, #616]	; (1ba4 <motor_callback_received+0x850>)
    193a:	58e3      	ldr	r3, [r4, r3]
    193c:	9303      	str	r3, [sp, #12]
    193e:	2306      	movs	r3, #6
    1940:	9a03      	ldr	r2, [sp, #12]
    1942:	7013      	strb	r3, [r2, #0]
    1944:	e005      	b.n	1952 <motor_callback_received+0x5fe>
					}
				} else {	// If this is a packet that reported an error in access
					// Change to access routine
					motor.motor_state = MOTOR_COMM_GET_MOTOR_ACCESS_START_UP;
    1946:	4b97      	ldr	r3, [pc, #604]	; (1ba4 <motor_callback_received+0x850>)
    1948:	58e3      	ldr	r3, [r4, r3]
    194a:	9303      	str	r3, [sp, #12]
    194c:	239a      	movs	r3, #154	; 0x9a
    194e:	9d03      	ldr	r5, [sp, #12]
    1950:	702b      	strb	r3, [r5, #0]
				}
				
				// Get back to the task, and respond accordingly
				xYieldRequired = xTaskResumeFromISR( motor_task_handler );
    1952:	4b99      	ldr	r3, [pc, #612]	; (1bb8 <motor_callback_received+0x864>)
    1954:	58e3      	ldr	r3, [r4, r3]
    1956:	6818      	ldr	r0, [r3, #0]
    1958:	4b98      	ldr	r3, [pc, #608]	; (1bbc <motor_callback_received+0x868>)
    195a:	58e3      	ldr	r3, [r4, r3]
    195c:	4798      	blx	r3
				if( xYieldRequired == pdTRUE )
    195e:	2801      	cmp	r0, #1
    1960:	d000      	beq.n	1964 <motor_callback_received+0x610>
    1962:	e182      	b.n	1c6a <motor_callback_received+0x916>
				{
					// We should switch context so the ISR returns to a different task.
					// NOTE:  How this is done depends on the port you are using.  Check
					// the documentation and examples for your port.
					portYIELD_FROM_ISR(motor_task_handler);
    1964:	4b94      	ldr	r3, [pc, #592]	; (1bb8 <motor_callback_received+0x864>)
    1966:	58e3      	ldr	r3, [r4, r3]
    1968:	681b      	ldr	r3, [r3, #0]
    196a:	2b00      	cmp	r3, #0
    196c:	d100      	bne.n	1970 <motor_callback_received+0x61c>
    196e:	e17c      	b.n	1c6a <motor_callback_received+0x916>
    1970:	2280      	movs	r2, #128	; 0x80
    1972:	0552      	lsls	r2, r2, #21
    1974:	4b92      	ldr	r3, [pc, #584]	; (1bc0 <motor_callback_received+0x86c>)
    1976:	601a      	str	r2, [r3, #0]
    1978:	e177      	b.n	1c6a <motor_callback_received+0x916>
		break;
		case MOTOR_COMM_GET_MOTOR_ACCESS:
		case MOTOR_COMM_GET_MOTOR_ACCESS_START_UP:	// This is the result of getting the motor start-up
		case MOTOR_STATE_SAVE_EEPROM:	//	This is the state where we save the parameters selected
				// Check if the CRC is good
			if ( crc_check( &motor.rx_buffer, 3 ) ) {
    197a:	4b8a      	ldr	r3, [pc, #552]	; (1ba4 <motor_callback_received+0x850>)
    197c:	58e3      	ldr	r3, [r4, r3]
    197e:	1c18      	adds	r0, r3, #0
    1980:	3005      	adds	r0, #5
    1982:	2103      	movs	r1, #3
    1984:	4b88      	ldr	r3, [pc, #544]	; (1ba8 <motor_callback_received+0x854>)
    1986:	58e3      	ldr	r3, [r4, r3]
    1988:	4798      	blx	r3
    198a:	2800      	cmp	r0, #0
    198c:	d100      	bne.n	1990 <motor_callback_received+0x63c>
    198e:	e16c      	b.n	1c6a <motor_callback_received+0x916>
				xTimerResetFromISR( timer_motor_comm, 0 );
    1990:	4b86      	ldr	r3, [pc, #536]	; (1bac <motor_callback_received+0x858>)
    1992:	58e3      	ldr	r3, [r4, r3]
    1994:	681d      	ldr	r5, [r3, #0]
    1996:	4b86      	ldr	r3, [pc, #536]	; (1bb0 <motor_callback_received+0x85c>)
    1998:	58e3      	ldr	r3, [r4, r3]
    199a:	4798      	blx	r3
    199c:	1c02      	adds	r2, r0, #0
    199e:	2300      	movs	r3, #0
    19a0:	9300      	str	r3, [sp, #0]
    19a2:	1c28      	adds	r0, r5, #0
    19a4:	2107      	movs	r1, #7
    19a6:	4d83      	ldr	r5, [pc, #524]	; (1bb4 <motor_callback_received+0x860>)
    19a8:	5965      	ldr	r5, [r4, r5]
    19aa:	47a8      	blx	r5
					
				// Check if the motor sent successful response, if so, check the first mode 1
				if ( motor.rx_buffer[2] == 0x00 || motor.rx_buffer[2] == 0x08 ) {
    19ac:	4b7d      	ldr	r3, [pc, #500]	; (1ba4 <motor_callback_received+0x850>)
    19ae:	58e3      	ldr	r3, [r4, r3]
    19b0:	9303      	str	r3, [sp, #12]
    19b2:	79db      	ldrb	r3, [r3, #7]
    19b4:	2b00      	cmp	r3, #0
    19b6:	d005      	beq.n	19c4 <motor_callback_received+0x670>
    19b8:	4b7a      	ldr	r3, [pc, #488]	; (1ba4 <motor_callback_received+0x850>)
    19ba:	58e3      	ldr	r3, [r4, r3]
    19bc:	9303      	str	r3, [sp, #12]
    19be:	79db      	ldrb	r3, [r3, #7]
    19c0:	2b08      	cmp	r3, #8
    19c2:	d135      	bne.n	1a30 <motor_callback_received+0x6dc>
					
					if ( motor.motor_state == MOTOR_COMM_GET_MOTOR_ACCESS_START_UP ) {
    19c4:	4b77      	ldr	r3, [pc, #476]	; (1ba4 <motor_callback_received+0x850>)
    19c6:	58e3      	ldr	r3, [r4, r3]
    19c8:	9303      	str	r3, [sp, #12]
    19ca:	781b      	ldrb	r3, [r3, #0]
    19cc:	b2db      	uxtb	r3, r3
    19ce:	2b9a      	cmp	r3, #154	; 0x9a
    19d0:	d106      	bne.n	19e0 <motor_callback_received+0x68c>
						motor.motor_state = MOTOR_STATE_START_UP_CHECK_HEALTH;	
    19d2:	4b74      	ldr	r3, [pc, #464]	; (1ba4 <motor_callback_received+0x850>)
    19d4:	58e3      	ldr	r3, [r4, r3]
    19d6:	9303      	str	r3, [sp, #12]
    19d8:	2301      	movs	r3, #1
    19da:	9903      	ldr	r1, [sp, #12]
    19dc:	700b      	strb	r3, [r1, #0]
    19de:	e013      	b.n	1a08 <motor_callback_received+0x6b4>
					} else if ( motor.motor_state == MOTOR_COMM_GET_MOTOR_ACCESS ) {
    19e0:	4b70      	ldr	r3, [pc, #448]	; (1ba4 <motor_callback_received+0x850>)
    19e2:	58e3      	ldr	r3, [r4, r3]
    19e4:	9303      	str	r3, [sp, #12]
    19e6:	781b      	ldrb	r3, [r3, #0]
    19e8:	b2db      	uxtb	r3, r3
    19ea:	2b9b      	cmp	r3, #155	; 0x9b
    19ec:	d105      	bne.n	19fa <motor_callback_received+0x6a6>
						motor.motor_state = motor.motor_state_callback;
    19ee:	4b6d      	ldr	r3, [pc, #436]	; (1ba4 <motor_callback_received+0x850>)
    19f0:	58e3      	ldr	r3, [r4, r3]
    19f2:	785a      	ldrb	r2, [r3, #1]
    19f4:	b2d2      	uxtb	r2, r2
    19f6:	701a      	strb	r2, [r3, #0]
    19f8:	e006      	b.n	1a08 <motor_callback_received+0x6b4>
					} else {
						motor.is_motor_ready = true;	// Motor is now ready to run
    19fa:	4b6a      	ldr	r3, [pc, #424]	; (1ba4 <motor_callback_received+0x850>)
    19fc:	58e3      	ldr	r3, [r4, r3]
    19fe:	2101      	movs	r1, #1
    1a00:	223e      	movs	r2, #62	; 0x3e
    1a02:	5499      	strb	r1, [r3, r2]
						motor.motor_state = MOTOR_STATE_CHECK_HEALTH;
    1a04:	2210      	movs	r2, #16
    1a06:	701a      	strb	r2, [r3, #0]
					}
					
					// Get back to the task, and respond accordingly
					xYieldRequired = xTaskResumeFromISR( motor_task_handler );
    1a08:	4b6b      	ldr	r3, [pc, #428]	; (1bb8 <motor_callback_received+0x864>)
    1a0a:	58e3      	ldr	r3, [r4, r3]
    1a0c:	6818      	ldr	r0, [r3, #0]
    1a0e:	4b6b      	ldr	r3, [pc, #428]	; (1bbc <motor_callback_received+0x868>)
    1a10:	58e3      	ldr	r3, [r4, r3]
    1a12:	4798      	blx	r3
					if( xYieldRequired == pdTRUE )
    1a14:	2801      	cmp	r0, #1
    1a16:	d000      	beq.n	1a1a <motor_callback_received+0x6c6>
    1a18:	e127      	b.n	1c6a <motor_callback_received+0x916>
					{
						// We should switch context so the ISR returns to a different task.
						// NOTE:  How this is done depends on the port you are using.  Check
						// the documentation and examples for your port.
						portYIELD_FROM_ISR(motor_task_handler);
    1a1a:	4b67      	ldr	r3, [pc, #412]	; (1bb8 <motor_callback_received+0x864>)
    1a1c:	58e3      	ldr	r3, [r4, r3]
    1a1e:	681b      	ldr	r3, [r3, #0]
    1a20:	2b00      	cmp	r3, #0
    1a22:	d100      	bne.n	1a26 <motor_callback_received+0x6d2>
    1a24:	e121      	b.n	1c6a <motor_callback_received+0x916>
    1a26:	2280      	movs	r2, #128	; 0x80
    1a28:	0552      	lsls	r2, r2, #21
    1a2a:	4b65      	ldr	r3, [pc, #404]	; (1bc0 <motor_callback_received+0x86c>)
    1a2c:	601a      	str	r2, [r3, #0]
    1a2e:	e11c      	b.n	1c6a <motor_callback_received+0x916>
					}
				} else {
					motor.motor_state = MOTOR_COMM_GET_MOTOR_ACCESS_START_UP;	// Mark motor as having reported an error
    1a30:	4b5c      	ldr	r3, [pc, #368]	; (1ba4 <motor_callback_received+0x850>)
    1a32:	58e3      	ldr	r3, [r4, r3]
    1a34:	9303      	str	r3, [sp, #12]
    1a36:	239a      	movs	r3, #154	; 0x9a
    1a38:	9a03      	ldr	r2, [sp, #12]
    1a3a:	7013      	strb	r3, [r2, #0]
    1a3c:	e115      	b.n	1c6a <motor_callback_received+0x916>
		case MOTOR_STATE_START_UP_CHANGE_CW_RAMP_UP:		// Modes for changing the ramps on the motor
		case MOTOR_STATE_START_UP_CHANGE_CW_RAMP_DOWN:
		case MOTOR_STATE_START_UP_CHANGE_CCW_RAMP_UP:
		case MOTOR_STATE_START_UP_CHANGE_CCW_RAMP_DOWN:
				// Check if the CRC byte is OK
			if ( crc_check( &motor.rx_buffer, 9) ) {
    1a3e:	4b59      	ldr	r3, [pc, #356]	; (1ba4 <motor_callback_received+0x850>)
    1a40:	58e3      	ldr	r3, [r4, r3]
    1a42:	1c18      	adds	r0, r3, #0
    1a44:	3005      	adds	r0, #5
    1a46:	2109      	movs	r1, #9
    1a48:	4b57      	ldr	r3, [pc, #348]	; (1ba8 <motor_callback_received+0x854>)
    1a4a:	58e3      	ldr	r3, [r4, r3]
    1a4c:	4798      	blx	r3
    1a4e:	2800      	cmp	r0, #0
    1a50:	d100      	bne.n	1a54 <motor_callback_received+0x700>
    1a52:	e10a      	b.n	1c6a <motor_callback_received+0x916>
				xTimerResetFromISR( timer_motor_comm, 0 );	// Resetting the timer value 
    1a54:	4b55      	ldr	r3, [pc, #340]	; (1bac <motor_callback_received+0x858>)
    1a56:	58e3      	ldr	r3, [r4, r3]
    1a58:	681d      	ldr	r5, [r3, #0]
    1a5a:	4b55      	ldr	r3, [pc, #340]	; (1bb0 <motor_callback_received+0x85c>)
    1a5c:	58e3      	ldr	r3, [r4, r3]
    1a5e:	4798      	blx	r3
    1a60:	1c02      	adds	r2, r0, #0
    1a62:	2300      	movs	r3, #0
    1a64:	9300      	str	r3, [sp, #0]
    1a66:	1c28      	adds	r0, r5, #0
    1a68:	2107      	movs	r1, #7
    1a6a:	4d52      	ldr	r5, [pc, #328]	; (1bb4 <motor_callback_received+0x860>)
    1a6c:	5965      	ldr	r5, [r4, r5]
    1a6e:	47a8      	blx	r5
				
				switch ( motor.motor_state ) {
    1a70:	4b4c      	ldr	r3, [pc, #304]	; (1ba4 <motor_callback_received+0x850>)
    1a72:	58e3      	ldr	r3, [r4, r3]
    1a74:	7818      	ldrb	r0, [r3, #0]
    1a76:	3806      	subs	r0, #6
    1a78:	2805      	cmp	r0, #5
    1a7a:	d900      	bls.n	1a7e <motor_callback_received+0x72a>
    1a7c:	e0a8      	b.n	1bd0 <motor_callback_received+0x87c>
    1a7e:	f003 fe55 	bl	572c <__gnu_thumb1_case_uqi>
    1a82:	1703      	.short	0x1703
    1a84:	7c61462b 	.word	0x7c61462b
					case MOTOR_STATE_START_UP_CHANGE_MODE_1:
							// If this got entered as the correct mode, continue
						if ( motor.rx_buffer[5] == MOTOR_OPERATION_MODE_1 ) motor.motor_state = MOTOR_STATE_START_UP_CHANGE_MODE_2;
    1a88:	4b46      	ldr	r3, [pc, #280]	; (1ba4 <motor_callback_received+0x850>)
    1a8a:	58e3      	ldr	r3, [r4, r3]
    1a8c:	9303      	str	r3, [sp, #12]
    1a8e:	7a9b      	ldrb	r3, [r3, #10]
    1a90:	2b09      	cmp	r3, #9
    1a92:	d106      	bne.n	1aa2 <motor_callback_received+0x74e>
    1a94:	4b43      	ldr	r3, [pc, #268]	; (1ba4 <motor_callback_received+0x850>)
    1a96:	58e3      	ldr	r3, [r4, r3]
    1a98:	9303      	str	r3, [sp, #12]
    1a9a:	2307      	movs	r3, #7
    1a9c:	9d03      	ldr	r5, [sp, #12]
    1a9e:	702b      	strb	r3, [r5, #0]
    1aa0:	e096      	b.n	1bd0 <motor_callback_received+0x87c>
						else motor.motor_state = MOTOR_STATE_START_UP_CHECK_HEALTH;
    1aa2:	4b40      	ldr	r3, [pc, #256]	; (1ba4 <motor_callback_received+0x850>)
    1aa4:	58e3      	ldr	r3, [r4, r3]
    1aa6:	9303      	str	r3, [sp, #12]
    1aa8:	2301      	movs	r3, #1
    1aaa:	9903      	ldr	r1, [sp, #12]
    1aac:	700b      	strb	r3, [r1, #0]
    1aae:	e08f      	b.n	1bd0 <motor_callback_received+0x87c>
					break;
					case MOTOR_STATE_START_UP_CHANGE_MODE_2:
							// If this got entered as the correct mode, continue
						if ( motor.rx_buffer[5] == MOTOR_OPERATION_MODE_2 ) motor.motor_state = MOTOR_STATE_START_UP_CHANGE_CW_RAMP_UP;
    1ab0:	4b3c      	ldr	r3, [pc, #240]	; (1ba4 <motor_callback_received+0x850>)
    1ab2:	58e3      	ldr	r3, [r4, r3]
    1ab4:	9303      	str	r3, [sp, #12]
    1ab6:	7a9b      	ldrb	r3, [r3, #10]
    1ab8:	2b01      	cmp	r3, #1
    1aba:	d106      	bne.n	1aca <motor_callback_received+0x776>
    1abc:	4b39      	ldr	r3, [pc, #228]	; (1ba4 <motor_callback_received+0x850>)
    1abe:	58e3      	ldr	r3, [r4, r3]
    1ac0:	9303      	str	r3, [sp, #12]
    1ac2:	2308      	movs	r3, #8
    1ac4:	9a03      	ldr	r2, [sp, #12]
    1ac6:	7013      	strb	r3, [r2, #0]
    1ac8:	e082      	b.n	1bd0 <motor_callback_received+0x87c>
						else motor.motor_state = MOTOR_STATE_START_UP_CHECK_HEALTH;
    1aca:	4b36      	ldr	r3, [pc, #216]	; (1ba4 <motor_callback_received+0x850>)
    1acc:	58e3      	ldr	r3, [r4, r3]
    1ace:	9303      	str	r3, [sp, #12]
    1ad0:	2301      	movs	r3, #1
    1ad2:	9d03      	ldr	r5, [sp, #12]
    1ad4:	702b      	strb	r3, [r5, #0]
    1ad6:	e07b      	b.n	1bd0 <motor_callback_received+0x87c>
					break;
					case MOTOR_STATE_START_UP_CHANGE_CW_RAMP_UP:
							// If this got entered as the correct mode, continue
						if ( motor.rx_buffer[4] == MOTOR_DEFAULT_RAMP_UP_H &&
    1ad8:	4b32      	ldr	r3, [pc, #200]	; (1ba4 <motor_callback_received+0x850>)
    1ada:	58e3      	ldr	r3, [r4, r3]
    1adc:	9303      	str	r3, [sp, #12]
    1ade:	7a5b      	ldrb	r3, [r3, #9]
    1ae0:	2b00      	cmp	r3, #0
    1ae2:	d10d      	bne.n	1b00 <motor_callback_received+0x7ac>
							 motor.rx_buffer[5] == MOTOR_DEFAULT_RAMP_UP_L ) motor.motor_state = MOTOR_STATE_START_UP_CHANGE_CW_RAMP_DOWN;
    1ae4:	4b2f      	ldr	r3, [pc, #188]	; (1ba4 <motor_callback_received+0x850>)
    1ae6:	58e3      	ldr	r3, [r4, r3]
    1ae8:	9303      	str	r3, [sp, #12]
    1aea:	7a9b      	ldrb	r3, [r3, #10]
    1aec:	b2db      	uxtb	r3, r3
						if ( motor.rx_buffer[5] == MOTOR_OPERATION_MODE_2 ) motor.motor_state = MOTOR_STATE_START_UP_CHANGE_CW_RAMP_UP;
						else motor.motor_state = MOTOR_STATE_START_UP_CHECK_HEALTH;
					break;
					case MOTOR_STATE_START_UP_CHANGE_CW_RAMP_UP:
							// If this got entered as the correct mode, continue
						if ( motor.rx_buffer[4] == MOTOR_DEFAULT_RAMP_UP_H &&
    1aee:	2bff      	cmp	r3, #255	; 0xff
    1af0:	d106      	bne.n	1b00 <motor_callback_received+0x7ac>
							 motor.rx_buffer[5] == MOTOR_DEFAULT_RAMP_UP_L ) motor.motor_state = MOTOR_STATE_START_UP_CHANGE_CW_RAMP_DOWN;
    1af2:	4b2c      	ldr	r3, [pc, #176]	; (1ba4 <motor_callback_received+0x850>)
    1af4:	58e3      	ldr	r3, [r4, r3]
    1af6:	9303      	str	r3, [sp, #12]
    1af8:	2309      	movs	r3, #9
    1afa:	9903      	ldr	r1, [sp, #12]
    1afc:	700b      	strb	r3, [r1, #0]
    1afe:	e067      	b.n	1bd0 <motor_callback_received+0x87c>
						else motor.motor_state = MOTOR_STATE_START_UP_CHECK_HEALTH;
    1b00:	4b28      	ldr	r3, [pc, #160]	; (1ba4 <motor_callback_received+0x850>)
    1b02:	58e3      	ldr	r3, [r4, r3]
    1b04:	9303      	str	r3, [sp, #12]
    1b06:	2301      	movs	r3, #1
    1b08:	9a03      	ldr	r2, [sp, #12]
    1b0a:	7013      	strb	r3, [r2, #0]
    1b0c:	e060      	b.n	1bd0 <motor_callback_received+0x87c>
					break;
					case MOTOR_STATE_START_UP_CHANGE_CW_RAMP_DOWN:
							// If this got entered as the correct mode, continue
						if ( motor.rx_buffer[4] == MOTOR_DEFAULT_RAMP_DN_H &&
    1b0e:	4b25      	ldr	r3, [pc, #148]	; (1ba4 <motor_callback_received+0x850>)
    1b10:	58e3      	ldr	r3, [r4, r3]
    1b12:	9303      	str	r3, [sp, #12]
    1b14:	7a5b      	ldrb	r3, [r3, #9]
    1b16:	2b00      	cmp	r3, #0
    1b18:	d10d      	bne.n	1b36 <motor_callback_received+0x7e2>
							 motor.rx_buffer[5] == MOTOR_DEFAULT_RAMP_DN_L ) motor.motor_state = MOTOR_STATE_START_UP_CHANGE_CCW_RAMP_UP;
    1b1a:	4b22      	ldr	r3, [pc, #136]	; (1ba4 <motor_callback_received+0x850>)
    1b1c:	58e3      	ldr	r3, [r4, r3]
    1b1e:	9303      	str	r3, [sp, #12]
    1b20:	7a9b      	ldrb	r3, [r3, #10]
    1b22:	b2db      	uxtb	r3, r3
							 motor.rx_buffer[5] == MOTOR_DEFAULT_RAMP_UP_L ) motor.motor_state = MOTOR_STATE_START_UP_CHANGE_CW_RAMP_DOWN;
						else motor.motor_state = MOTOR_STATE_START_UP_CHECK_HEALTH;
					break;
					case MOTOR_STATE_START_UP_CHANGE_CW_RAMP_DOWN:
							// If this got entered as the correct mode, continue
						if ( motor.rx_buffer[4] == MOTOR_DEFAULT_RAMP_DN_H &&
    1b24:	2bff      	cmp	r3, #255	; 0xff
    1b26:	d106      	bne.n	1b36 <motor_callback_received+0x7e2>
							 motor.rx_buffer[5] == MOTOR_DEFAULT_RAMP_DN_L ) motor.motor_state = MOTOR_STATE_START_UP_CHANGE_CCW_RAMP_UP;
    1b28:	4b1e      	ldr	r3, [pc, #120]	; (1ba4 <motor_callback_received+0x850>)
    1b2a:	58e3      	ldr	r3, [r4, r3]
    1b2c:	9303      	str	r3, [sp, #12]
    1b2e:	230a      	movs	r3, #10
    1b30:	9d03      	ldr	r5, [sp, #12]
    1b32:	702b      	strb	r3, [r5, #0]
    1b34:	e04c      	b.n	1bd0 <motor_callback_received+0x87c>
						else motor.motor_state = MOTOR_STATE_START_UP_CHECK_HEALTH;
    1b36:	4b1b      	ldr	r3, [pc, #108]	; (1ba4 <motor_callback_received+0x850>)
    1b38:	58e3      	ldr	r3, [r4, r3]
    1b3a:	9303      	str	r3, [sp, #12]
    1b3c:	2301      	movs	r3, #1
    1b3e:	9903      	ldr	r1, [sp, #12]
    1b40:	700b      	strb	r3, [r1, #0]
    1b42:	e045      	b.n	1bd0 <motor_callback_received+0x87c>
					break;
					case MOTOR_STATE_START_UP_CHANGE_CCW_RAMP_UP:
							// If this got entered as the correct mode, continue
						if ( motor.rx_buffer[4] == MOTOR_DEFAULT_RAMP_UP_H &&
    1b44:	4b17      	ldr	r3, [pc, #92]	; (1ba4 <motor_callback_received+0x850>)
    1b46:	58e3      	ldr	r3, [r4, r3]
    1b48:	9303      	str	r3, [sp, #12]
    1b4a:	7a5b      	ldrb	r3, [r3, #9]
    1b4c:	2b00      	cmp	r3, #0
    1b4e:	d10d      	bne.n	1b6c <motor_callback_received+0x818>
							 motor.rx_buffer[5] == MOTOR_DEFAULT_RAMP_UP_L ) motor.motor_state = MOTOR_STATE_START_UP_CHANGE_CCW_RAMP_DOWN;
    1b50:	4b14      	ldr	r3, [pc, #80]	; (1ba4 <motor_callback_received+0x850>)
    1b52:	58e3      	ldr	r3, [r4, r3]
    1b54:	9303      	str	r3, [sp, #12]
    1b56:	7a9b      	ldrb	r3, [r3, #10]
    1b58:	b2db      	uxtb	r3, r3
							 motor.rx_buffer[5] == MOTOR_DEFAULT_RAMP_DN_L ) motor.motor_state = MOTOR_STATE_START_UP_CHANGE_CCW_RAMP_UP;
						else motor.motor_state = MOTOR_STATE_START_UP_CHECK_HEALTH;
					break;
					case MOTOR_STATE_START_UP_CHANGE_CCW_RAMP_UP:
							// If this got entered as the correct mode, continue
						if ( motor.rx_buffer[4] == MOTOR_DEFAULT_RAMP_UP_H &&
    1b5a:	2bff      	cmp	r3, #255	; 0xff
    1b5c:	d106      	bne.n	1b6c <motor_callback_received+0x818>
							 motor.rx_buffer[5] == MOTOR_DEFAULT_RAMP_UP_L ) motor.motor_state = MOTOR_STATE_START_UP_CHANGE_CCW_RAMP_DOWN;
    1b5e:	4b11      	ldr	r3, [pc, #68]	; (1ba4 <motor_callback_received+0x850>)
    1b60:	58e3      	ldr	r3, [r4, r3]
    1b62:	9303      	str	r3, [sp, #12]
    1b64:	230b      	movs	r3, #11
    1b66:	9a03      	ldr	r2, [sp, #12]
    1b68:	7013      	strb	r3, [r2, #0]
    1b6a:	e031      	b.n	1bd0 <motor_callback_received+0x87c>
						else motor.motor_state = MOTOR_STATE_START_UP_CHECK_HEALTH;
    1b6c:	4b0d      	ldr	r3, [pc, #52]	; (1ba4 <motor_callback_received+0x850>)
    1b6e:	58e3      	ldr	r3, [r4, r3]
    1b70:	9303      	str	r3, [sp, #12]
    1b72:	2301      	movs	r3, #1
    1b74:	9d03      	ldr	r5, [sp, #12]
    1b76:	702b      	strb	r3, [r5, #0]
    1b78:	e02a      	b.n	1bd0 <motor_callback_received+0x87c>
					break;
					case MOTOR_STATE_START_UP_CHANGE_CCW_RAMP_DOWN:
							// If this got entered as the correct mode, continue
						if ( motor.rx_buffer[4] == MOTOR_DEFAULT_RAMP_DN_H && 
    1b7a:	4b0a      	ldr	r3, [pc, #40]	; (1ba4 <motor_callback_received+0x850>)
    1b7c:	58e3      	ldr	r3, [r4, r3]
    1b7e:	9303      	str	r3, [sp, #12]
    1b80:	7a5b      	ldrb	r3, [r3, #9]
    1b82:	2b00      	cmp	r3, #0
    1b84:	d11e      	bne.n	1bc4 <motor_callback_received+0x870>
							 motor.rx_buffer[5] == MOTOR_DEFAULT_RAMP_DN_L ) motor.motor_state = MOTOR_STATE_SAVE_EEPROM;	// Send to EEPROM Save
    1b86:	4b07      	ldr	r3, [pc, #28]	; (1ba4 <motor_callback_received+0x850>)
    1b88:	58e3      	ldr	r3, [r4, r3]
    1b8a:	9303      	str	r3, [sp, #12]
    1b8c:	7a9b      	ldrb	r3, [r3, #10]
    1b8e:	b2db      	uxtb	r3, r3
							 motor.rx_buffer[5] == MOTOR_DEFAULT_RAMP_UP_L ) motor.motor_state = MOTOR_STATE_START_UP_CHANGE_CCW_RAMP_DOWN;
						else motor.motor_state = MOTOR_STATE_START_UP_CHECK_HEALTH;
					break;
					case MOTOR_STATE_START_UP_CHANGE_CCW_RAMP_DOWN:
							// If this got entered as the correct mode, continue
						if ( motor.rx_buffer[4] == MOTOR_DEFAULT_RAMP_DN_H && 
    1b90:	2bff      	cmp	r3, #255	; 0xff
    1b92:	d117      	bne.n	1bc4 <motor_callback_received+0x870>
							 motor.rx_buffer[5] == MOTOR_DEFAULT_RAMP_DN_L ) motor.motor_state = MOTOR_STATE_SAVE_EEPROM;	// Send to EEPROM Save
    1b94:	4b03      	ldr	r3, [pc, #12]	; (1ba4 <motor_callback_received+0x850>)
    1b96:	58e3      	ldr	r3, [r4, r3]
    1b98:	9303      	str	r3, [sp, #12]
    1b9a:	230e      	movs	r3, #14
    1b9c:	9903      	ldr	r1, [sp, #12]
    1b9e:	700b      	strb	r3, [r1, #0]
    1ba0:	e016      	b.n	1bd0 <motor_callback_received+0x87c>
    1ba2:	46c0      	nop			; (mov r8, r8)
    1ba4:	000001a8 	.word	0x000001a8
    1ba8:	000001c4 	.word	0x000001c4
    1bac:	00000044 	.word	0x00000044
    1bb0:	000000f0 	.word	0x000000f0
    1bb4:	00000118 	.word	0x00000118
    1bb8:	000001ec 	.word	0x000001ec
    1bbc:	00000088 	.word	0x00000088
    1bc0:	e000ed04 	.word	0xe000ed04
						else motor.motor_state = MOTOR_STATE_START_UP_CHECK_HEALTH;
    1bc4:	4b2a      	ldr	r3, [pc, #168]	; (1c70 <motor_callback_received+0x91c>)
    1bc6:	58e3      	ldr	r3, [r4, r3]
    1bc8:	9303      	str	r3, [sp, #12]
    1bca:	2301      	movs	r3, #1
    1bcc:	9a03      	ldr	r2, [sp, #12]
    1bce:	7013      	strb	r3, [r2, #0]
					break;
				}
				
				// Get back to the task, and respond accordingly
				xYieldRequired = xTaskResumeFromISR( motor_task_handler );
    1bd0:	4b28      	ldr	r3, [pc, #160]	; (1c74 <motor_callback_received+0x920>)
    1bd2:	58e3      	ldr	r3, [r4, r3]
    1bd4:	6818      	ldr	r0, [r3, #0]
    1bd6:	4b28      	ldr	r3, [pc, #160]	; (1c78 <motor_callback_received+0x924>)
    1bd8:	58e3      	ldr	r3, [r4, r3]
    1bda:	4798      	blx	r3
				if( xYieldRequired == pdTRUE )
    1bdc:	2801      	cmp	r0, #1
    1bde:	d144      	bne.n	1c6a <motor_callback_received+0x916>
				{
					// We should switch context so the ISR returns to a different task.
					// NOTE:  How this is done depends on the port you are using.  Check
					// the documentation and examples for your port.
					portYIELD_FROM_ISR(motor_task_handler);
    1be0:	4b24      	ldr	r3, [pc, #144]	; (1c74 <motor_callback_received+0x920>)
    1be2:	58e3      	ldr	r3, [r4, r3]
    1be4:	681b      	ldr	r3, [r3, #0]
    1be6:	2b00      	cmp	r3, #0
    1be8:	d03f      	beq.n	1c6a <motor_callback_received+0x916>
    1bea:	2280      	movs	r2, #128	; 0x80
    1bec:	0552      	lsls	r2, r2, #21
    1bee:	4b23      	ldr	r3, [pc, #140]	; (1c7c <motor_callback_received+0x928>)
    1bf0:	601a      	str	r2, [r3, #0]
    1bf2:	e03a      	b.n	1c6a <motor_callback_received+0x916>
			}
		break;
		case MOTOR_RESET_ACKNOWLEDGE:
		case MOTOR_RESET_UNDERVOLTAGE:
				// Check if the CRC byte is OK
			if ( crc_check( &motor.rx_buffer, 9) ) {
    1bf4:	4b1e      	ldr	r3, [pc, #120]	; (1c70 <motor_callback_received+0x91c>)
    1bf6:	58e3      	ldr	r3, [r4, r3]
    1bf8:	1c18      	adds	r0, r3, #0
    1bfa:	3005      	adds	r0, #5
    1bfc:	2109      	movs	r1, #9
    1bfe:	4b20      	ldr	r3, [pc, #128]	; (1c80 <motor_callback_received+0x92c>)
    1c00:	58e3      	ldr	r3, [r4, r3]
    1c02:	4798      	blx	r3
    1c04:	2800      	cmp	r0, #0
    1c06:	d030      	beq.n	1c6a <motor_callback_received+0x916>
				xTimerResetFromISR( timer_motor_comm, 0 );	// Resetting the timer value 
    1c08:	4b1e      	ldr	r3, [pc, #120]	; (1c84 <motor_callback_received+0x930>)
    1c0a:	58e3      	ldr	r3, [r4, r3]
    1c0c:	681d      	ldr	r5, [r3, #0]
    1c0e:	4b1e      	ldr	r3, [pc, #120]	; (1c88 <motor_callback_received+0x934>)
    1c10:	58e3      	ldr	r3, [r4, r3]
    1c12:	4798      	blx	r3
    1c14:	1c02      	adds	r2, r0, #0
    1c16:	2300      	movs	r3, #0
    1c18:	9300      	str	r3, [sp, #0]
    1c1a:	1c28      	adds	r0, r5, #0
    1c1c:	2107      	movs	r1, #7
    1c1e:	4d1b      	ldr	r5, [pc, #108]	; (1c8c <motor_callback_received+0x938>)
    1c20:	5965      	ldr	r5, [r4, r5]
    1c22:	47a8      	blx	r5
				
				if ( motor.rx_buffer[8] == 0x10 ) motor.motor_state = MOTOR_COMM_GET_MOTOR_ACCESS;
    1c24:	4b12      	ldr	r3, [pc, #72]	; (1c70 <motor_callback_received+0x91c>)
    1c26:	58e3      	ldr	r3, [r4, r3]
    1c28:	9303      	str	r3, [sp, #12]
    1c2a:	7b5b      	ldrb	r3, [r3, #13]
    1c2c:	2b10      	cmp	r3, #16
    1c2e:	d106      	bne.n	1c3e <motor_callback_received+0x8ea>
    1c30:	4b0f      	ldr	r3, [pc, #60]	; (1c70 <motor_callback_received+0x91c>)
    1c32:	58e3      	ldr	r3, [r4, r3]
    1c34:	9303      	str	r3, [sp, #12]
    1c36:	239b      	movs	r3, #155	; 0x9b
    1c38:	9d03      	ldr	r5, [sp, #12]
    1c3a:	702b      	strb	r3, [r5, #0]
    1c3c:	e004      	b.n	1c48 <motor_callback_received+0x8f4>
				else motor.motor_state = motor.motor_state_callback;	// Go back to where we came from
    1c3e:	4b0c      	ldr	r3, [pc, #48]	; (1c70 <motor_callback_received+0x91c>)
    1c40:	58e3      	ldr	r3, [r4, r3]
    1c42:	785a      	ldrb	r2, [r3, #1]
    1c44:	b2d2      	uxtb	r2, r2
    1c46:	701a      	strb	r2, [r3, #0]
				
				// Get back to the task, and respond accordingly
				xYieldRequired = xTaskResumeFromISR( motor_task_handler );
    1c48:	4b0a      	ldr	r3, [pc, #40]	; (1c74 <motor_callback_received+0x920>)
    1c4a:	58e3      	ldr	r3, [r4, r3]
    1c4c:	6818      	ldr	r0, [r3, #0]
    1c4e:	4b0a      	ldr	r3, [pc, #40]	; (1c78 <motor_callback_received+0x924>)
    1c50:	58e3      	ldr	r3, [r4, r3]
    1c52:	4798      	blx	r3
				if( xYieldRequired == pdTRUE )
    1c54:	2801      	cmp	r0, #1
    1c56:	d108      	bne.n	1c6a <motor_callback_received+0x916>
				{
					// We should switch context so the ISR returns to a different task.
					// NOTE:  How this is done depends on the port you are using.  Check
					// the documentation and examples for your port.
					portYIELD_FROM_ISR(motor_task_handler);
    1c58:	4b06      	ldr	r3, [pc, #24]	; (1c74 <motor_callback_received+0x920>)
    1c5a:	58e3      	ldr	r3, [r4, r3]
    1c5c:	681b      	ldr	r3, [r3, #0]
    1c5e:	2b00      	cmp	r3, #0
    1c60:	d003      	beq.n	1c6a <motor_callback_received+0x916>
    1c62:	2280      	movs	r2, #128	; 0x80
    1c64:	0552      	lsls	r2, r2, #21
    1c66:	4b05      	ldr	r3, [pc, #20]	; (1c7c <motor_callback_received+0x928>)
    1c68:	601a      	str	r2, [r3, #0]
				}
			}
		break;
	}
}
    1c6a:	b005      	add	sp, #20
    1c6c:	bd30      	pop	{r4, r5, pc}
    1c6e:	46c0      	nop			; (mov r8, r8)
    1c70:	000001a8 	.word	0x000001a8
    1c74:	000001ec 	.word	0x000001ec
    1c78:	00000088 	.word	0x00000088
    1c7c:	e000ed04 	.word	0xe000ed04
    1c80:	000001c4 	.word	0x000001c4
    1c84:	00000044 	.word	0x00000044
    1c88:	000000f0 	.word	0x000000f0
    1c8c:	00000118 	.word	0x00000118

00001c90 <motor_task>:
//////////////////////////////////////////////////////////////////////////
//////////////////////////////////////////////////////////////////////////
////////////////////// MOTOR TASK FUNCTIONS //////////////////////////////
//////////////////////////////////////////////////////////////////////////
//////////////////////////////////////////////////////////////////////////
void motor_task( void ) {
    1c90:	b5f0      	push	{r4, r5, r6, r7, lr}
    1c92:	465f      	mov	r7, fp
    1c94:	4656      	mov	r6, sl
    1c96:	464d      	mov	r5, r9
    1c98:	4644      	mov	r4, r8
    1c9a:	b4f0      	push	{r4, r5, r6, r7}
    1c9c:	b085      	sub	sp, #20
    1c9e:	4cbd      	ldr	r4, [pc, #756]	; (1f94 <motor_task+0x304>)
    1ca0:	447c      	add	r4, pc
	uint16_t temp_16bit_variable;
	uint8_t temp_8bit_variable;
	TickType_t currentTickCount;
	
	// Initialize the task and motor status
	motor.motor_state = MOTOR_STATE_START_UP_CHECK_HEALTH;	// Start with the Start Up health status check
    1ca2:	4bbd      	ldr	r3, [pc, #756]	; (1f98 <motor_task+0x308>)
    1ca4:	58e3      	ldr	r3, [r4, r3]
    1ca6:	2201      	movs	r2, #1
    1ca8:	701a      	strb	r2, [r3, #0]
	motor.is_motor_ready = false;		// The motor is NOT ready to run
    1caa:	2500      	movs	r5, #0
    1cac:	213e      	movs	r1, #62	; 0x3e
    1cae:	545d      	strb	r5, [r3, r1]
	motor.is_motor_running = false;
    1cb0:	2140      	movs	r1, #64	; 0x40
    1cb2:	545d      	strb	r5, [r3, r1]
	motor.is_motor_queued = false;
    1cb4:	213f      	movs	r1, #63	; 0x3f
    1cb6:	545d      	strb	r5, [r3, r1]
	motor.is_motor_error = false;
    1cb8:	2141      	movs	r1, #65	; 0x41
    1cba:	545d      	strb	r5, [r3, r1]
	motor.job_is_incoming = false;
    1cbc:	711d      	strb	r5, [r3, #4]
	motor.motor_report_past_job = true;
    1cbe:	2142      	movs	r1, #66	; 0x42
    1cc0:	545a      	strb	r2, [r3, r1]
	
	timer_motor_comm = xTimerCreate("Motr", 20, pdFALSE, 0, motor_comm_ping_callback);
    1cc2:	4bb6      	ldr	r3, [pc, #728]	; (1f9c <motor_task+0x30c>)
    1cc4:	58e3      	ldr	r3, [r4, r3]
    1cc6:	9300      	str	r3, [sp, #0]
    1cc8:	48b5      	ldr	r0, [pc, #724]	; (1fa0 <motor_task+0x310>)
    1cca:	4478      	add	r0, pc
    1ccc:	2114      	movs	r1, #20
    1cce:	2200      	movs	r2, #0
    1cd0:	2300      	movs	r3, #0
    1cd2:	4eb4      	ldr	r6, [pc, #720]	; (1fa4 <motor_task+0x314>)
    1cd4:	59a6      	ldr	r6, [r4, r6]
    1cd6:	47b0      	blx	r6
    1cd8:	4bb3      	ldr	r3, [pc, #716]	; (1fa8 <motor_task+0x318>)
    1cda:	58e6      	ldr	r6, [r4, r3]
    1cdc:	6030      	str	r0, [r6, #0]
	
	
	
		// Delay this task initially by about 200ms
	vTaskDelay(200);
    1cde:	20c8      	movs	r0, #200	; 0xc8
    1ce0:	4bb2      	ldr	r3, [pc, #712]	; (1fac <motor_task+0x31c>)
    1ce2:	58e3      	ldr	r3, [r4, r3]
    1ce4:	4798      	blx	r3
	xTimerStart(timer_motor_comm, 0);	// Start timer that keeps track of Linking
    1ce6:	6836      	ldr	r6, [r6, #0]
    1ce8:	4bb1      	ldr	r3, [pc, #708]	; (1fb0 <motor_task+0x320>)
    1cea:	58e3      	ldr	r3, [r4, r3]
    1cec:	4798      	blx	r3
    1cee:	1c02      	adds	r2, r0, #0
    1cf0:	9500      	str	r5, [sp, #0]
    1cf2:	1c30      	adds	r0, r6, #0
    1cf4:	2101      	movs	r1, #1
    1cf6:	2300      	movs	r3, #0
    1cf8:	4dae      	ldr	r5, [pc, #696]	; (1fb4 <motor_task+0x324>)
    1cfa:	5965      	ldr	r5, [r4, r5]
    1cfc:	47a8      	blx	r5
	
	while(1) {	// Run this task forever
		switch ( motor.motor_state ) {
    1cfe:	4ba6      	ldr	r3, [pc, #664]	; (1f98 <motor_task+0x308>)
    1d00:	58e6      	ldr	r6, [r4, r3]
				} else if ( motor.health & 0x08 ) {
					port_pin_set_output_level(LED_ERROR, pdTRUE);
				}
			break;
			case MOTOR_STATE_HEALTH_RESPONSE:
				xTimerReset( timer_motor_comm, 0 );
    1d02:	2500      	movs	r5, #0
				
				if ( motor.health == 0x80 ) {
					//port_pin_set_output_level(LED_ERROR, pdFALSE);	
				} else if ( motor.health & 0x08 ) {
    1d04:	2008      	movs	r0, #8
    1d06:	4680      	mov	r8, r0
		// Delay this task initially by about 200ms
	vTaskDelay(200);
	xTimerStart(timer_motor_comm, 0);	// Start timer that keeps track of Linking
	
	while(1) {	// Run this task forever
		switch ( motor.motor_state ) {
    1d08:	7832      	ldrb	r2, [r6, #0]
    1d0a:	b2d2      	uxtb	r2, r2
    1d0c:	2a11      	cmp	r2, #17
    1d0e:	d101      	bne.n	1d14 <motor_task+0x84>
    1d10:	f000 fbe0 	bl	24d4 <STACK_SIZE+0x4d4>
    1d14:	d819      	bhi.n	1d4a <motor_task+0xba>
    1d16:	2a0b      	cmp	r2, #11
    1d18:	d80d      	bhi.n	1d36 <motor_task+0xa6>
    1d1a:	2a06      	cmp	r2, #6
    1d1c:	d300      	bcc.n	1d20 <motor_task+0x90>
    1d1e:	e313      	b.n	2348 <STACK_SIZE+0x348>
    1d20:	2a01      	cmp	r2, #1
    1d22:	d032      	beq.n	1d8a <motor_task+0xfa>
    1d24:	2a00      	cmp	r2, #0
    1d26:	d101      	bne.n	1d2c <motor_task+0x9c>
    1d28:	f000 fc52 	bl	25d0 <STACK_SIZE+0x5d0>
    1d2c:	2a04      	cmp	r2, #4
    1d2e:	d300      	bcc.n	1d32 <motor_task+0xa2>
    1d30:	e276      	b.n	2220 <STACK_SIZE+0x220>
    1d32:	f000 fc4d 	bl	25d0 <STACK_SIZE+0x5d0>
    1d36:	2a0e      	cmp	r2, #14
    1d38:	d100      	bne.n	1d3c <motor_task+0xac>
    1d3a:	e372      	b.n	2422 <STACK_SIZE+0x422>
    1d3c:	d201      	bcs.n	1d42 <motor_task+0xb2>
    1d3e:	f000 fbfd 	bl	253c <STACK_SIZE+0x53c>
    1d42:	2a10      	cmp	r2, #16
    1d44:	d021      	beq.n	1d8a <motor_task+0xfa>
    1d46:	f000 fc43 	bl	25d0 <STACK_SIZE+0x5d0>
    1d4a:	2a7b      	cmp	r2, #123	; 0x7b
    1d4c:	d810      	bhi.n	1d70 <motor_task+0xe0>
    1d4e:	2a7a      	cmp	r2, #122	; 0x7a
    1d50:	d301      	bcc.n	1d56 <motor_task+0xc6>
    1d52:	f000 fb9c 	bl	248e <STACK_SIZE+0x48e>
    1d56:	2a50      	cmp	r2, #80	; 0x50
    1d58:	d201      	bcs.n	1d5e <motor_task+0xce>
    1d5a:	f000 fc39 	bl	25d0 <STACK_SIZE+0x5d0>
    1d5e:	2a53      	cmp	r2, #83	; 0x53
    1d60:	d800      	bhi.n	1d64 <motor_task+0xd4>
    1d62:	e1fd      	b.n	2160 <STACK_SIZE+0x160>
    1d64:	3a70      	subs	r2, #112	; 0x70
    1d66:	2a01      	cmp	r2, #1
    1d68:	d800      	bhi.n	1d6c <motor_task+0xdc>
    1d6a:	e187      	b.n	207c <STACK_SIZE+0x7c>
    1d6c:	f000 fc30 	bl	25d0 <STACK_SIZE+0x5d0>
    1d70:	2a9a      	cmp	r2, #154	; 0x9a
    1d72:	d201      	bcs.n	1d78 <motor_task+0xe8>
    1d74:	f000 fc2c 	bl	25d0 <STACK_SIZE+0x5d0>
    1d78:	2a9b      	cmp	r2, #155	; 0x9b
    1d7a:	d800      	bhi.n	1d7e <motor_task+0xee>
    1d7c:	e2ae      	b.n	22dc <STACK_SIZE+0x2dc>
    1d7e:	2aee      	cmp	r2, #238	; 0xee
    1d80:	d101      	bne.n	1d86 <motor_task+0xf6>
    1d82:	f000 fbc8 	bl	2516 <STACK_SIZE+0x516>
    1d86:	f000 fc23 	bl	25d0 <STACK_SIZE+0x5d0>
			case MOTOR_STATE_CHECK_HEALTH:	// We are about to check the health of the motor
			case MOTOR_STATE_START_UP_CHECK_HEALTH:	// This is the first health check and preceeds
														// any necessary change in mode
					// Check if the motor is ready to run
				if ( motor.is_motor_queued && motor.is_motor_ready && !motor.is_motor_error ) {	// There is a job waiting
    1d8a:	4b83      	ldr	r3, [pc, #524]	; (1f98 <motor_task+0x308>)
    1d8c:	58e3      	ldr	r3, [r4, r3]
    1d8e:	9303      	str	r3, [sp, #12]
    1d90:	233f      	movs	r3, #63	; 0x3f
    1d92:	9903      	ldr	r1, [sp, #12]
    1d94:	5ccb      	ldrb	r3, [r1, r3]
    1d96:	2b00      	cmp	r3, #0
    1d98:	d100      	bne.n	1d9c <motor_task+0x10c>
    1d9a:	e11d      	b.n	1fd8 <motor_task+0x348>
    1d9c:	4b7e      	ldr	r3, [pc, #504]	; (1f98 <motor_task+0x308>)
    1d9e:	58e3      	ldr	r3, [r4, r3]
    1da0:	9303      	str	r3, [sp, #12]
    1da2:	233e      	movs	r3, #62	; 0x3e
    1da4:	9a03      	ldr	r2, [sp, #12]
    1da6:	5cd3      	ldrb	r3, [r2, r3]
    1da8:	2b00      	cmp	r3, #0
    1daa:	d100      	bne.n	1dae <motor_task+0x11e>
    1dac:	e114      	b.n	1fd8 <motor_task+0x348>
    1dae:	4b7a      	ldr	r3, [pc, #488]	; (1f98 <motor_task+0x308>)
    1db0:	58e3      	ldr	r3, [r4, r3]
    1db2:	9303      	str	r3, [sp, #12]
    1db4:	2341      	movs	r3, #65	; 0x41
    1db6:	9f03      	ldr	r7, [sp, #12]
    1db8:	5cfb      	ldrb	r3, [r7, r3]
    1dba:	2b00      	cmp	r3, #0
    1dbc:	d000      	beq.n	1dc0 <motor_task+0x130>
    1dbe:	e10b      	b.n	1fd8 <motor_task+0x348>
						// At this point, we set all the data necessary for the motor to run
					motor.allocated_power = motor.rx_data_B[3];
    1dc0:	4b75      	ldr	r3, [pc, #468]	; (1f98 <motor_task+0x308>)
    1dc2:	58e7      	ldr	r7, [r4, r3]
    1dc4:	2334      	movs	r3, #52	; 0x34
    1dc6:	5cfa      	ldrb	r2, [r7, r3]
    1dc8:	b2d2      	uxtb	r2, r2
    1dca:	2360      	movs	r3, #96	; 0x60
    1dcc:	54fa      	strb	r2, [r7, r3]
					motor.motor_job_number = motor.rx_data_A[0];
    1dce:	232d      	movs	r3, #45	; 0x2d
    1dd0:	5cfa      	ldrb	r2, [r7, r3]
    1dd2:	b2d2      	uxtb	r2, r2
    1dd4:	2344      	movs	r3, #68	; 0x44
    1dd6:	54fa      	strb	r2, [r7, r3]
						// Getting the Ramp
					motor.rx_ramp_value = ( uint16_t ) motor.rx_data_A[3];
    1dd8:	2330      	movs	r3, #48	; 0x30
    1dda:	5cfb      	ldrb	r3, [r7, r3]
    1ddc:	b2db      	uxtb	r3, r3
    1dde:	86fb      	strh	r3, [r7, #54]	; 0x36
					motor.rx_ramp_value = motor.rx_ramp_value << 4;
    1de0:	8efb      	ldrh	r3, [r7, #54]	; 0x36
    1de2:	011b      	lsls	r3, r3, #4
    1de4:	b29b      	uxth	r3, r3
    1de6:	86fb      	strh	r3, [r7, #54]	; 0x36
					temp_8bit_variable = motor.rx_data_A[2];
    1de8:	222f      	movs	r2, #47	; 0x2f
    1dea:	5cb9      	ldrb	r1, [r7, r2]
					temp_8bit_variable = temp_8bit_variable & 0x0F;
    1dec:	200f      	movs	r0, #15
    1dee:	4681      	mov	r9, r0
					temp_16bit_variable = ( uint16_t ) temp_8bit_variable;
    1df0:	1c0b      	adds	r3, r1, #0
    1df2:	4003      	ands	r3, r0
					temp_16bit_variable = temp_16bit_variable << 12;
					motor.rx_ramp_value = motor.rx_ramp_value | temp_16bit_variable; // Ramp Value Obtained!
    1df4:	8ef9      	ldrh	r1, [r7, #54]	; 0x36
					motor.rx_ramp_value = ( uint16_t ) motor.rx_data_A[3];
					motor.rx_ramp_value = motor.rx_ramp_value << 4;
					temp_8bit_variable = motor.rx_data_A[2];
					temp_8bit_variable = temp_8bit_variable & 0x0F;
					temp_16bit_variable = ( uint16_t ) temp_8bit_variable;
					temp_16bit_variable = temp_16bit_variable << 12;
    1df6:	031b      	lsls	r3, r3, #12
					motor.rx_ramp_value = motor.rx_ramp_value | temp_16bit_variable; // Ramp Value Obtained!
    1df8:	430b      	orrs	r3, r1
    1dfa:	86fb      	strh	r3, [r7, #54]	; 0x36
						// Getting the duration
					motor.rx_duration_value = ( uint16_t ) motor.rx_data_B[2];
    1dfc:	2133      	movs	r1, #51	; 0x33
    1dfe:	5c79      	ldrb	r1, [r7, r1]
    1e00:	b2c9      	uxtb	r1, r1
    1e02:	8739      	strh	r1, [r7, #56]	; 0x38
					motor.rx_duration_value = motor.rx_duration_value << 4;
    1e04:	8f39      	ldrh	r1, [r7, #56]	; 0x38
    1e06:	0109      	lsls	r1, r1, #4
    1e08:	b289      	uxth	r1, r1
    1e0a:	8739      	strh	r1, [r7, #56]	; 0x38
					temp_8bit_variable = motor.rx_data_B[1];
    1e0c:	2132      	movs	r1, #50	; 0x32
    1e0e:	5c7b      	ldrb	r3, [r7, r1]
					temp_8bit_variable = temp_8bit_variable & 0x0F;
					temp_16bit_variable = ( uint16_t ) temp_8bit_variable;
    1e10:	4018      	ands	r0, r3
					temp_16bit_variable = temp_16bit_variable << 12;
					motor.rx_duration_value = motor.rx_duration_value | temp_16bit_variable; // Ramp Value Obtained!
    1e12:	8f3b      	ldrh	r3, [r7, #56]	; 0x38
					motor.rx_duration_value = ( uint16_t ) motor.rx_data_B[2];
					motor.rx_duration_value = motor.rx_duration_value << 4;
					temp_8bit_variable = motor.rx_data_B[1];
					temp_8bit_variable = temp_8bit_variable & 0x0F;
					temp_16bit_variable = ( uint16_t ) temp_8bit_variable;
					temp_16bit_variable = temp_16bit_variable << 12;
    1e14:	0300      	lsls	r0, r0, #12
					motor.rx_duration_value = motor.rx_duration_value | temp_16bit_variable; // Ramp Value Obtained!
    1e16:	4318      	orrs	r0, r3
    1e18:	8738      	strh	r0, [r7, #56]	; 0x38
						// Getting the Speed
					temp_16bit_variable = 0;
					temp_16bit_variable = ( uint16_t ) motor.rx_data_B[0];
    1e1a:	2031      	movs	r0, #49	; 0x31
    1e1c:	5c38      	ldrb	r0, [r7, r0]
					motor.rx_speed_value = ( int16_t ) temp_16bit_variable << 8;
    1e1e:	0200      	lsls	r0, r0, #8
    1e20:	8778      	strh	r0, [r7, #58]	; 0x3a
					temp_8bit_variable = ( uint8_t ) motor.rx_data_B[1];
    1e22:	5c79      	ldrb	r1, [r7, r1]
					temp_8bit_variable = temp_8bit_variable & 0xF0;
					motor.rx_speed_value = motor.rx_speed_value | (int16_t)temp_8bit_variable; // Speed value obtained!
    1e24:	8f78      	ldrh	r0, [r7, #58]	; 0x3a
    1e26:	464b      	mov	r3, r9
    1e28:	4399      	bics	r1, r3
    1e2a:	4301      	orrs	r1, r0
    1e2c:	8779      	strh	r1, [r7, #58]	; 0x3a
						// Getting the delay
					temp_16bit_variable = 0;
					temp_16bit_variable = (uint16_t) ( motor.rx_data_A[1] << 8 );
    1e2e:	212e      	movs	r1, #46	; 0x2e
    1e30:	5c79      	ldrb	r1, [r7, r1]
    1e32:	0209      	lsls	r1, r1, #8
					motor.rx_delay_value = temp_16bit_variable;
    1e34:	87b9      	strh	r1, [r7, #60]	; 0x3c
					temp_8bit_variable = (uint8_t) motor.rx_data_A[2] & 0xF0;
    1e36:	5cb9      	ldrb	r1, [r7, r2]
					motor.rx_delay_value = motor.rx_delay_value | (uint16_t) temp_8bit_variable;	// Delay value obtained!
    1e38:	8fba      	ldrh	r2, [r7, #60]	; 0x3c
    1e3a:	1c0b      	adds	r3, r1, #0
    1e3c:	4648      	mov	r0, r9
    1e3e:	4383      	bics	r3, r0
    1e40:	4313      	orrs	r3, r2
    1e42:	87bb      	strh	r3, [r7, #60]	; 0x3c
					
					
						// We populate the delay duration at this point
					motor.run_delay_duration = xTaskGetTickCount();
    1e44:	4b5a      	ldr	r3, [pc, #360]	; (1fb0 <motor_task+0x320>)
    1e46:	58e3      	ldr	r3, [r4, r3]
    1e48:	4798      	blx	r3
    1e4a:	64b8      	str	r0, [r7, #72]	; 0x48
					motor.run_delay_duration += (TickType_t) motor.rx_delay_value;
    1e4c:	6cbb      	ldr	r3, [r7, #72]	; 0x48
    1e4e:	8fba      	ldrh	r2, [r7, #60]	; 0x3c
    1e50:	18d3      	adds	r3, r2, r3
    1e52:	64bb      	str	r3, [r7, #72]	; 0x48
					
						// we will change the operating mode and start by doing the necessary math 
					motor.run_total_duration = ( TickType_t ) ( (motor.rx_ramp_value * 2) + motor.rx_duration_value );
    1e54:	8efb      	ldrh	r3, [r7, #54]	; 0x36
    1e56:	8f3a      	ldrh	r2, [r7, #56]	; 0x38
    1e58:	005b      	lsls	r3, r3, #1
    1e5a:	18d3      	adds	r3, r2, r3
    1e5c:	64fb      	str	r3, [r7, #76]	; 0x4c
					motor.run_total_duration += motor.run_delay_duration;	// Add to the total duration with a dead_time included
    1e5e:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
    1e60:	6cba      	ldr	r2, [r7, #72]	; 0x48
    1e62:	18d3      	adds	r3, r2, r3
    1e64:	64fb      	str	r3, [r7, #76]	; 0x4c
					motor.motor_dead_time = motor.run_total_duration + MOTOR_RUN_DEAD_TIME;	// Adding the dead-time
    1e66:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
    1e68:	33f5      	adds	r3, #245	; 0xf5
    1e6a:	33ff      	adds	r3, #255	; 0xff
    1e6c:	657b      	str	r3, [r7, #84]	; 0x54
					
						// We now set the time for the duration of non-zero data to the motor
					motor.run_nzdata_duration = ( TickType_t ) ( motor.rx_ramp_value + motor.rx_duration_value );
    1e6e:	8efb      	ldrh	r3, [r7, #54]	; 0x36
    1e70:	8f3a      	ldrh	r2, [r7, #56]	; 0x38
    1e72:	18d3      	adds	r3, r2, r3
    1e74:	653b      	str	r3, [r7, #80]	; 0x50
					motor.run_nzdata_duration += motor.run_delay_duration;
    1e76:	6d3b      	ldr	r3, [r7, #80]	; 0x50
    1e78:	6cba      	ldr	r2, [r7, #72]	; 0x48
    1e7a:	18d3      	adds	r3, r2, r3
    1e7c:	653b      	str	r3, [r7, #80]	; 0x50
					
						// Then we set the adjusted ramp time that is to be sent to the motor
					temp_32bit_variable = (uint32_t) ( motor.rx_ramp_value * 1000 );
    1e7e:	8efa      	ldrh	r2, [r7, #54]	; 0x36
    1e80:	23fa      	movs	r3, #250	; 0xfa
    1e82:	009b      	lsls	r3, r3, #2
    1e84:	1c10      	adds	r0, r2, #0
    1e86:	4358      	muls	r0, r3
					if ( motor.rx_speed_value < 0 ) {	// If speed is a negative value, we need to get the positive
    1e88:	8f7b      	ldrh	r3, [r7, #58]	; 0x3a
    1e8a:	b21b      	sxth	r3, r3
    1e8c:	2b00      	cmp	r3, #0
    1e8e:	da08      	bge.n	1ea2 <motor_task+0x212>
						temp_16bit_variable = motor.rx_speed_value * (-1);	// Change the sign
    1e90:	4b41      	ldr	r3, [pc, #260]	; (1f98 <motor_task+0x308>)
    1e92:	58e3      	ldr	r3, [r4, r3]
    1e94:	8f59      	ldrh	r1, [r3, #58]	; 0x3a
    1e96:	4249      	negs	r1, r1
						temp_32bit_variable = temp_32bit_variable / temp_16bit_variable;
    1e98:	b289      	uxth	r1, r1
    1e9a:	4b47      	ldr	r3, [pc, #284]	; (1fb8 <motor_task+0x328>)
    1e9c:	58e3      	ldr	r3, [r4, r3]
    1e9e:	4798      	blx	r3
    1ea0:	e006      	b.n	1eb0 <motor_task+0x220>
					} else {
						temp_32bit_variable = temp_32bit_variable / motor.rx_speed_value;
    1ea2:	4b3d      	ldr	r3, [pc, #244]	; (1f98 <motor_task+0x308>)
    1ea4:	58e3      	ldr	r3, [r4, r3]
    1ea6:	8f59      	ldrh	r1, [r3, #58]	; 0x3a
    1ea8:	b209      	sxth	r1, r1
    1eaa:	4b43      	ldr	r3, [pc, #268]	; (1fb8 <motor_task+0x328>)
    1eac:	58e3      	ldr	r3, [r4, r3]
    1eae:	4798      	blx	r3
					}
					motor.motor_ramp_ms = ( uint16_t ) temp_32bit_variable;	// We truncate the calculated value and store
    1eb0:	b283      	uxth	r3, r0
    1eb2:	4a39      	ldr	r2, [pc, #228]	; (1f98 <motor_task+0x308>)
    1eb4:	58a7      	ldr	r7, [r4, r2]
    1eb6:	225a      	movs	r2, #90	; 0x5a
    1eb8:	52bb      	strh	r3, [r7, r2]
					
						// We store and save the motor run speed
					motor.motor_speed_rpm = motor.rx_speed_value;	// Raw, no need to convert
    1eba:	8f79      	ldrh	r1, [r7, #58]	; 0x3a
    1ebc:	2358      	movs	r3, #88	; 0x58
    1ebe:	52f9      	strh	r1, [r7, r3]
					
						// At this point, the variables to prep the motor have been set, we proceed to send the necessary
							// variables to make the motor run as desired
					motor.is_motor_running = true;
    1ec0:	2140      	movs	r1, #64	; 0x40
    1ec2:	2001      	movs	r0, #1
    1ec4:	5478      	strb	r0, [r7, r1]
					
						// We now set the correct data variables;
					temp_16bit_variable = motor.motor_ramp_ms >> 8;	// bit-shift the ramp and save it to the utility
    1ec6:	5ab9      	ldrh	r1, [r7, r2]
					motor.ramp_high_nibble = ( uint8_t ) temp_16bit_variable;
    1ec8:	0a09      	lsrs	r1, r1, #8
    1eca:	468c      	mov	ip, r1
    1ecc:	215c      	movs	r1, #92	; 0x5c
    1ece:	468b      	mov	fp, r1
    1ed0:	4661      	mov	r1, ip
    1ed2:	4658      	mov	r0, fp
    1ed4:	5439      	strb	r1, [r7, r0]
					temp_16bit_variable = motor.motor_ramp_ms & 0x00FF;	// Mask to obtain lower nibble 
    1ed6:	5aba      	ldrh	r2, [r7, r2]
    1ed8:	20ff      	movs	r0, #255	; 0xff
    1eda:	4684      	mov	ip, r0
					motor.ramp_low_nibble = ( uint8_t ) temp_16bit_variable;
    1edc:	1c01      	adds	r1, r0, #0
    1ede:	4011      	ands	r1, r2
    1ee0:	205d      	movs	r0, #93	; 0x5d
    1ee2:	5439      	strb	r1, [r7, r0]
					
					temp_16bit_variable = motor.motor_speed_rpm >> 8;	// bit-shift the ramp and save it to the utility
    1ee4:	5afa      	ldrh	r2, [r7, r3]
					motor.speed_high_nibble = ( uint8_t ) temp_16bit_variable;
    1ee6:	0a12      	lsrs	r2, r2, #8
    1ee8:	215e      	movs	r1, #94	; 0x5e
    1eea:	547a      	strb	r2, [r7, r1]
					temp_16bit_variable = motor.motor_speed_rpm & 0x00FF;	// Mask to obtain lower nibble
    1eec:	5afb      	ldrh	r3, [r7, r3]
					motor.speed_low_nibble = ( uint8_t ) temp_16bit_variable;
    1eee:	4662      	mov	r2, ip
    1ef0:	401a      	ands	r2, r3
    1ef2:	235f      	movs	r3, #95	; 0x5f
    1ef4:	54fa      	strb	r2, [r7, r3]
					
						// Determine the allocated power for this slat
					motor.allocated_current = motor.allocated_power * MOTOR_POWER_LIMITER;
    1ef6:	2360      	movs	r3, #96	; 0x60
    1ef8:	5cfb      	ldrb	r3, [r7, r3]
    1efa:	469c      	mov	ip, r3
    1efc:	2332      	movs	r3, #50	; 0x32
    1efe:	4661      	mov	r1, ip
    1f00:	4359      	muls	r1, r3
    1f02:	2362      	movs	r3, #98	; 0x62
    1f04:	52f9      	strh	r1, [r7, r3]
					
						// At this point, we must send all the ramps to the motor
							// Change the state
					motor.motor_state = MOTOR_STATE_CHANGE_CW_RAMP_UP;
    1f06:	2350      	movs	r3, #80	; 0x50
    1f08:	703b      	strb	r3, [r7, #0]
					
					motor.motor_job_report = 0x00;	// Start with a clean job report
    1f0a:	2343      	movs	r3, #67	; 0x43
    1f0c:	54fd      	strb	r5, [r7, r3]
					
						// Populate the buffer
					motor.tx_buffer[0] = 0x03;
    1f0e:	2303      	movs	r3, #3
    1f10:	767b      	strb	r3, [r7, #25]
					motor.tx_buffer[1] = 0x01;
    1f12:	2301      	movs	r3, #1
    1f14:	76bb      	strb	r3, [r7, #26]
					motor.tx_buffer[2] = 0x00;
    1f16:	76fd      	strb	r5, [r7, #27]
					motor.tx_buffer[3] = 0x1A;
    1f18:	231a      	movs	r3, #26
    1f1a:	773b      	strb	r3, [r7, #28]
					motor.tx_buffer[4] = motor.ramp_high_nibble;
    1f1c:	4659      	mov	r1, fp
    1f1e:	5c7b      	ldrb	r3, [r7, r1]
    1f20:	b2db      	uxtb	r3, r3
    1f22:	777b      	strb	r3, [r7, #29]
					motor.tx_buffer[5] = motor.ramp_low_nibble;
    1f24:	5c3b      	ldrb	r3, [r7, r0]
    1f26:	b2db      	uxtb	r3, r3
    1f28:	77bb      	strb	r3, [r7, #30]
					motor_enable_A();	// Enable the motor to start running any commands
    1f2a:	4b24      	ldr	r3, [pc, #144]	; (1fbc <motor_task+0x32c>)
    1f2c:	58e3      	ldr	r3, [r4, r3]
    1f2e:	4798      	blx	r3
	} else {
		port_base->OUTCLR.reg = pin_mask;
    1f30:	2280      	movs	r2, #128	; 0x80
    1f32:	0492      	lsls	r2, r2, #18
    1f34:	4b22      	ldr	r3, [pc, #136]	; (1fc0 <motor_task+0x330>)
    1f36:	615a      	str	r2, [r3, #20]
					port_pin_set_output_level(LED_ERROR, pdFALSE);
					
						// Calculate the CRC
					crc_generate(motor.tx_buffer, 6);	// CRC generation for this packet
    1f38:	1c38      	adds	r0, r7, #0
    1f3a:	3019      	adds	r0, #25
    1f3c:	2106      	movs	r1, #6
    1f3e:	4b21      	ldr	r3, [pc, #132]	; (1fc4 <motor_task+0x334>)
    1f40:	58e3      	ldr	r3, [r4, r3]
    1f42:	4798      	blx	r3
					
					// Send the data to the motor
					xTimerReset( timer_motor_comm, 0 );
    1f44:	4b18      	ldr	r3, [pc, #96]	; (1fa8 <motor_task+0x318>)
    1f46:	58e3      	ldr	r3, [r4, r3]
    1f48:	681f      	ldr	r7, [r3, #0]
    1f4a:	4b19      	ldr	r3, [pc, #100]	; (1fb0 <motor_task+0x320>)
    1f4c:	58e3      	ldr	r3, [r4, r3]
    1f4e:	4798      	blx	r3
    1f50:	1c02      	adds	r2, r0, #0
    1f52:	9500      	str	r5, [sp, #0]
    1f54:	1c38      	adds	r0, r7, #0
    1f56:	2102      	movs	r1, #2
    1f58:	1c2b      	adds	r3, r5, #0
    1f5a:	4f16      	ldr	r7, [pc, #88]	; (1fb4 <motor_task+0x324>)
    1f5c:	59e7      	ldr	r7, [r4, r7]
    1f5e:	47b8      	blx	r7
					motor_enable_TX();
    1f60:	4b19      	ldr	r3, [pc, #100]	; (1fc8 <motor_task+0x338>)
    1f62:	58e3      	ldr	r3, [r4, r3]
    1f64:	4798      	blx	r3
	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);

	/* Get a pointer to the hardware module instance */
	SercomUsart *const usart_hw = &(module->hw->USART);
    1f66:	4b19      	ldr	r3, [pc, #100]	; (1fcc <motor_task+0x33c>)
    1f68:	58e3      	ldr	r3, [r4, r3]
    1f6a:	681a      	ldr	r2, [r3, #0]
	Assert(module->hw);

	SercomUsart *const usart_hw = &(module->hw->USART);

#ifdef FEATURE_USART_SYNC_SCHEME_V2
	return (usart_hw->SYNCBUSY.reg);
    1f6c:	69d3      	ldr	r3, [r2, #28]
		const struct usart_module *const module)
{
	/* Sanity check */
	Assert(module);

	while (usart_is_syncing(module)) {
    1f6e:	2b00      	cmp	r3, #0
    1f70:	d1fc      	bne.n	1f6c <motor_task+0x2dc>
	_usart_wait_for_sync(module);

	switch (transceiver_type) {
		case USART_TRANSCEIVER_RX:
			/* Disable RX */
			usart_hw->CTRLB.reg &= ~SERCOM_USART_CTRLB_RXEN;
    1f72:	6851      	ldr	r1, [r2, #4]
    1f74:	4b16      	ldr	r3, [pc, #88]	; (1fd0 <motor_task+0x340>)
    1f76:	400b      	ands	r3, r1
    1f78:	6053      	str	r3, [r2, #4]
			module->receiver_enabled = false;
    1f7a:	4b14      	ldr	r3, [pc, #80]	; (1fcc <motor_task+0x33c>)
    1f7c:	58e0      	ldr	r0, [r4, r3]
    1f7e:	7185      	strb	r5, [r0, #6]
					usart_disable_transceiver((struct usart_module*) &motor_serial, USART_TRANSCEIVER_RX);
					usart_write_buffer_job((struct usart_module*) &motor_serial, (uint8_t*)motor.tx_buffer, 7);
    1f80:	4b05      	ldr	r3, [pc, #20]	; (1f98 <motor_task+0x308>)
    1f82:	58e3      	ldr	r3, [r4, r3]
    1f84:	1c19      	adds	r1, r3, #0
    1f86:	3119      	adds	r1, #25
    1f88:	2207      	movs	r2, #7
    1f8a:	4b12      	ldr	r3, [pc, #72]	; (1fd4 <motor_task+0x344>)
    1f8c:	58e3      	ldr	r3, [r4, r3]
    1f8e:	4798      	blx	r3
    1f90:	e31e      	b.n	25d0 <STACK_SIZE+0x5d0>
    1f92:	46c0      	nop			; (mov r8, r8)
    1f94:	00003dd0 	.word	0x00003dd0
    1f98:	000001a8 	.word	0x000001a8
    1f9c:	000001b0 	.word	0x000001b0
    1fa0:	00003d5e 	.word	0x00003d5e
    1fa4:	00000014 	.word	0x00000014
    1fa8:	00000044 	.word	0x00000044
    1fac:	000001d8 	.word	0x000001d8
    1fb0:	000000bc 	.word	0x000000bc
    1fb4:	00000118 	.word	0x00000118
    1fb8:	00000140 	.word	0x00000140
    1fbc:	00000048 	.word	0x00000048
    1fc0:	41004400 	.word	0x41004400
    1fc4:	00000150 	.word	0x00000150
    1fc8:	000001f0 	.word	0x000001f0
    1fcc:	000001a0 	.word	0x000001a0
    1fd0:	fffdffff 	.word	0xfffdffff
    1fd4:	000001e4 	.word	0x000001e4
				} else {
					if ( motor.motor_state == MOTOR_STATE_START_UP_CHECK_HEALTH ) {
    1fd8:	4bb4      	ldr	r3, [pc, #720]	; (22ac <STACK_SIZE+0x2ac>)
    1fda:	58e3      	ldr	r3, [r4, r3]
    1fdc:	9303      	str	r3, [sp, #12]
    1fde:	781b      	ldrb	r3, [r3, #0]
    1fe0:	2b01      	cmp	r3, #1
    1fe2:	d10e      	bne.n	2002 <STACK_SIZE+0x2>
 						motor.motor_state_callback = motor.motor_state;
    1fe4:	4bb1      	ldr	r3, [pc, #708]	; (22ac <STACK_SIZE+0x2ac>)
    1fe6:	58e7      	ldr	r7, [r4, r3]
    1fe8:	783b      	ldrb	r3, [r7, #0]
    1fea:	b2db      	uxtb	r3, r3
    1fec:	707b      	strb	r3, [r7, #1]
 						motor.motor_state = MOTOR_RESET_TIMEOUT;
    1fee:	230f      	movs	r3, #15
    1ff0:	703b      	strb	r3, [r7, #0]
 						vTaskDelay(500);
    1ff2:	20fa      	movs	r0, #250	; 0xfa
    1ff4:	0040      	lsls	r0, r0, #1
    1ff6:	4bae      	ldr	r3, [pc, #696]	; (22b0 <STACK_SIZE+0x2b0>)
    1ff8:	58e3      	ldr	r3, [r4, r3]
    1ffa:	4798      	blx	r3
 						motor.motor_state = motor.motor_state_callback;
    1ffc:	787b      	ldrb	r3, [r7, #1]
    1ffe:	b2db      	uxtb	r3, r3
    2000:	703b      	strb	r3, [r7, #0]
 					}
					
					if ( motor.health & 0x80 ) { 
    2002:	4baa      	ldr	r3, [pc, #680]	; (22ac <STACK_SIZE+0x2ac>)
    2004:	58e3      	ldr	r3, [r4, r3]
    2006:	9303      	str	r3, [sp, #12]
    2008:	789b      	ldrb	r3, [r3, #2]
    200a:	b25b      	sxtb	r3, r3
    200c:	2b00      	cmp	r3, #0
    200e:	da03      	bge.n	2018 <STACK_SIZE+0x18>
    2010:	2280      	movs	r2, #128	; 0x80
    2012:	0492      	lsls	r2, r2, #18
    2014:	4ba7      	ldr	r3, [pc, #668]	; (22b4 <STACK_SIZE+0x2b4>)
    2016:	615a      	str	r2, [r3, #20]
						//motor.is_motor_queued = true;
						port_pin_set_output_level(LED_ERROR, pdFALSE);
					}
					
					motor.tx_buffer[0] = 0x05;
    2018:	4ba4      	ldr	r3, [pc, #656]	; (22ac <STACK_SIZE+0x2ac>)
    201a:	58e0      	ldr	r0, [r4, r3]
    201c:	2305      	movs	r3, #5
    201e:	7643      	strb	r3, [r0, #25]
					motor.tx_buffer[1] = 0x01;
    2020:	2301      	movs	r3, #1
    2022:	7683      	strb	r3, [r0, #26]
					crc_generate(motor.tx_buffer, 2);	// CRC generation for this packet
    2024:	3019      	adds	r0, #25
    2026:	2102      	movs	r1, #2
    2028:	4ba3      	ldr	r3, [pc, #652]	; (22b8 <STACK_SIZE+0x2b8>)
    202a:	58e3      	ldr	r3, [r4, r3]
    202c:	4798      	blx	r3
					
					xTimerReset( timer_motor_comm, 0 );
    202e:	4ba3      	ldr	r3, [pc, #652]	; (22bc <STACK_SIZE+0x2bc>)
    2030:	58e3      	ldr	r3, [r4, r3]
    2032:	681f      	ldr	r7, [r3, #0]
    2034:	4ba2      	ldr	r3, [pc, #648]	; (22c0 <STACK_SIZE+0x2c0>)
    2036:	58e3      	ldr	r3, [r4, r3]
    2038:	4798      	blx	r3
    203a:	1c02      	adds	r2, r0, #0
    203c:	9500      	str	r5, [sp, #0]
    203e:	1c38      	adds	r0, r7, #0
    2040:	2102      	movs	r1, #2
    2042:	1c2b      	adds	r3, r5, #0
    2044:	4f9f      	ldr	r7, [pc, #636]	; (22c4 <STACK_SIZE+0x2c4>)
    2046:	59e7      	ldr	r7, [r4, r7]
    2048:	47b8      	blx	r7
					motor_enable_TX();
    204a:	4b9f      	ldr	r3, [pc, #636]	; (22c8 <STACK_SIZE+0x2c8>)
    204c:	58e3      	ldr	r3, [r4, r3]
    204e:	4798      	blx	r3
	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);

	/* Get a pointer to the hardware module instance */
	SercomUsart *const usart_hw = &(module->hw->USART);
    2050:	4b9e      	ldr	r3, [pc, #632]	; (22cc <STACK_SIZE+0x2cc>)
    2052:	58e3      	ldr	r3, [r4, r3]
    2054:	681a      	ldr	r2, [r3, #0]
	Assert(module->hw);

	SercomUsart *const usart_hw = &(module->hw->USART);

#ifdef FEATURE_USART_SYNC_SCHEME_V2
	return (usart_hw->SYNCBUSY.reg);
    2056:	69d3      	ldr	r3, [r2, #28]
		const struct usart_module *const module)
{
	/* Sanity check */
	Assert(module);

	while (usart_is_syncing(module)) {
    2058:	2b00      	cmp	r3, #0
    205a:	d1fc      	bne.n	2056 <STACK_SIZE+0x56>
	_usart_wait_for_sync(module);

	switch (transceiver_type) {
		case USART_TRANSCEIVER_RX:
			/* Disable RX */
			usart_hw->CTRLB.reg &= ~SERCOM_USART_CTRLB_RXEN;
    205c:	6851      	ldr	r1, [r2, #4]
    205e:	4b9c      	ldr	r3, [pc, #624]	; (22d0 <STACK_SIZE+0x2d0>)
    2060:	400b      	ands	r3, r1
    2062:	6053      	str	r3, [r2, #4]
			module->receiver_enabled = false;
    2064:	4b99      	ldr	r3, [pc, #612]	; (22cc <STACK_SIZE+0x2cc>)
    2066:	58e0      	ldr	r0, [r4, r3]
    2068:	7185      	strb	r5, [r0, #6]
					usart_disable_transceiver((struct usart_module*) &motor_serial, USART_TRANSCEIVER_RX);
					usart_write_buffer_job((struct usart_module*) &motor_serial, (uint8_t*)motor.tx_buffer, 3);	
    206a:	4b90      	ldr	r3, [pc, #576]	; (22ac <STACK_SIZE+0x2ac>)
    206c:	58e3      	ldr	r3, [r4, r3]
    206e:	1c19      	adds	r1, r3, #0
    2070:	3119      	adds	r1, #25
    2072:	2203      	movs	r2, #3
    2074:	4b97      	ldr	r3, [pc, #604]	; (22d4 <STACK_SIZE+0x2d4>)
    2076:	58e3      	ldr	r3, [r4, r3]
    2078:	4798      	blx	r3
    207a:	e2a9      	b.n	25d0 <STACK_SIZE+0x5d0>
				}
			break;
			case MOTOR_STATE_RUNNING:	// The Motor is running at this stage
			case MOTOR_STATE_DEAD_TIME:
				motor.tx_buffer[0] = 0x00;
    207c:	4b8b      	ldr	r3, [pc, #556]	; (22ac <STACK_SIZE+0x2ac>)
    207e:	58e7      	ldr	r7, [r4, r3]
    2080:	767d      	strb	r5, [r7, #25]
				motor.tx_buffer[1] = 0x01;
    2082:	2301      	movs	r3, #1
    2084:	76bb      	strb	r3, [r7, #26]
				
				currentTickCount = xTaskGetTickCount();
    2086:	4b8e      	ldr	r3, [pc, #568]	; (22c0 <STACK_SIZE+0x2c0>)
    2088:	58e3      	ldr	r3, [r4, r3]
    208a:	4798      	blx	r3
					// At this point, we have to check the speed that we have to send
				if ( currentTickCount < motor.run_delay_duration ) {
    208c:	6cbb      	ldr	r3, [r7, #72]	; 0x48
    208e:	4298      	cmp	r0, r3
    2090:	d204      	bcs.n	209c <STACK_SIZE+0x9c>
					//port_pin_set_output_level(LED_ERROR, pdTRUE);
					motor.tx_buffer[2] = 0x00;
    2092:	4b86      	ldr	r3, [pc, #536]	; (22ac <STACK_SIZE+0x2ac>)
    2094:	58e3      	ldr	r3, [r4, r3]
    2096:	76dd      	strb	r5, [r3, #27]
					motor.tx_buffer[3] = 0x00;	// Set the run speed to ZERO
    2098:	771d      	strb	r5, [r3, #28]
    209a:	e02e      	b.n	20fa <STACK_SIZE+0xfa>
				} else if ( currentTickCount <= motor.run_nzdata_duration ) {	// If we are still within the
    209c:	4b83      	ldr	r3, [pc, #524]	; (22ac <STACK_SIZE+0x2ac>)
    209e:	58e3      	ldr	r3, [r4, r3]
    20a0:	6d1b      	ldr	r3, [r3, #80]	; 0x50
    20a2:	4298      	cmp	r0, r3
    20a4:	d80a      	bhi.n	20bc <STACK_SIZE+0xbc>
					//port_pin_set_output_level(LED_ERROR, pdFALSE);
					motor.tx_buffer[2] = motor.speed_high_nibble;
    20a6:	4b81      	ldr	r3, [pc, #516]	; (22ac <STACK_SIZE+0x2ac>)
    20a8:	58e3      	ldr	r3, [r4, r3]
    20aa:	225e      	movs	r2, #94	; 0x5e
    20ac:	5c9a      	ldrb	r2, [r3, r2]
    20ae:	b2d2      	uxtb	r2, r2
    20b0:	76da      	strb	r2, [r3, #27]
					motor.tx_buffer[3] = motor.speed_low_nibble;	
    20b2:	225f      	movs	r2, #95	; 0x5f
    20b4:	5c9a      	ldrb	r2, [r3, r2]
    20b6:	b2d2      	uxtb	r2, r2
    20b8:	771a      	strb	r2, [r3, #28]
    20ba:	e01e      	b.n	20fa <STACK_SIZE+0xfa>
				} else if ( currentTickCount <= motor.run_total_duration ) {	// If we are to ramp down
    20bc:	4b7b      	ldr	r3, [pc, #492]	; (22ac <STACK_SIZE+0x2ac>)
    20be:	58e3      	ldr	r3, [r4, r3]
    20c0:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
    20c2:	4298      	cmp	r0, r3
    20c4:	d804      	bhi.n	20d0 <STACK_SIZE+0xd0>
					motor.tx_buffer[2] = 0x00;
    20c6:	4b79      	ldr	r3, [pc, #484]	; (22ac <STACK_SIZE+0x2ac>)
    20c8:	58e3      	ldr	r3, [r4, r3]
    20ca:	76dd      	strb	r5, [r3, #27]
					motor.tx_buffer[3] = 0x00;	// Set the run speed to ZERO
    20cc:	771d      	strb	r5, [r3, #28]
    20ce:	e014      	b.n	20fa <STACK_SIZE+0xfa>
				} else if ( currentTickCount <= motor.motor_dead_time) {
    20d0:	4b76      	ldr	r3, [pc, #472]	; (22ac <STACK_SIZE+0x2ac>)
    20d2:	58e3      	ldr	r3, [r4, r3]
    20d4:	6d5b      	ldr	r3, [r3, #84]	; 0x54
    20d6:	4298      	cmp	r0, r3
    20d8:	d809      	bhi.n	20ee <STACK_SIZE+0xee>
					motor.tx_buffer[2] = 0x00;
    20da:	4b74      	ldr	r3, [pc, #464]	; (22ac <STACK_SIZE+0x2ac>)
    20dc:	58e3      	ldr	r3, [r4, r3]
    20de:	76dd      	strb	r5, [r3, #27]
					motor.tx_buffer[3] = 0x00;	// Set the run speed to ZERO
    20e0:	771d      	strb	r5, [r3, #28]
					motor.motor_state = MOTOR_STATE_DEAD_TIME;
    20e2:	2271      	movs	r2, #113	; 0x71
    20e4:	701a      	strb	r2, [r3, #0]
					
					motor_disable_A();	// Disable the pin on the motor
    20e6:	4b7c      	ldr	r3, [pc, #496]	; (22d8 <STACK_SIZE+0x2d8>)
    20e8:	58e3      	ldr	r3, [r4, r3]
    20ea:	4798      	blx	r3
    20ec:	e005      	b.n	20fa <STACK_SIZE+0xfa>
				} else {	// This is the moment that we go into dead time
					
					motor.tx_buffer[2] = 0x00;
    20ee:	4b6f      	ldr	r3, [pc, #444]	; (22ac <STACK_SIZE+0x2ac>)
    20f0:	58e3      	ldr	r3, [r4, r3]
    20f2:	76dd      	strb	r5, [r3, #27]
					motor.tx_buffer[3] = 0x00;	// Set the run speed to ZERO
    20f4:	771d      	strb	r5, [r3, #28]
					motor.motor_state = MOTOR_STATE_END_RUN;
    20f6:	2272      	movs	r2, #114	; 0x72
    20f8:	701a      	strb	r2, [r3, #0]
				}
				
				motor.tx_buffer[4] = 0x00;
    20fa:	4b6c      	ldr	r3, [pc, #432]	; (22ac <STACK_SIZE+0x2ac>)
    20fc:	58e0      	ldr	r0, [r4, r3]
    20fe:	7745      	strb	r5, [r0, #29]
				motor.tx_buffer[5] = motor.allocated_power;	// 20% current allocation, constant for now
    2100:	2360      	movs	r3, #96	; 0x60
    2102:	5cc3      	ldrb	r3, [r0, r3]
    2104:	b2db      	uxtb	r3, r3
    2106:	7783      	strb	r3, [r0, #30]
				
				crc_generate(motor.tx_buffer, 6);	// CRC generation for this packet
    2108:	3019      	adds	r0, #25
    210a:	2106      	movs	r1, #6
    210c:	4b6a      	ldr	r3, [pc, #424]	; (22b8 <STACK_SIZE+0x2b8>)
    210e:	58e3      	ldr	r3, [r4, r3]
    2110:	4798      	blx	r3
				
				xTimerReset( timer_motor_comm, 0 );
    2112:	4b6a      	ldr	r3, [pc, #424]	; (22bc <STACK_SIZE+0x2bc>)
    2114:	58e3      	ldr	r3, [r4, r3]
    2116:	681f      	ldr	r7, [r3, #0]
    2118:	4b69      	ldr	r3, [pc, #420]	; (22c0 <STACK_SIZE+0x2c0>)
    211a:	58e3      	ldr	r3, [r4, r3]
    211c:	4798      	blx	r3
    211e:	1c02      	adds	r2, r0, #0
    2120:	9500      	str	r5, [sp, #0]
    2122:	1c38      	adds	r0, r7, #0
    2124:	2102      	movs	r1, #2
    2126:	1c2b      	adds	r3, r5, #0
    2128:	4f66      	ldr	r7, [pc, #408]	; (22c4 <STACK_SIZE+0x2c4>)
    212a:	59e7      	ldr	r7, [r4, r7]
    212c:	47b8      	blx	r7
				motor_enable_TX();
    212e:	4b66      	ldr	r3, [pc, #408]	; (22c8 <STACK_SIZE+0x2c8>)
    2130:	58e3      	ldr	r3, [r4, r3]
    2132:	4798      	blx	r3
	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);

	/* Get a pointer to the hardware module instance */
	SercomUsart *const usart_hw = &(module->hw->USART);
    2134:	4b65      	ldr	r3, [pc, #404]	; (22cc <STACK_SIZE+0x2cc>)
    2136:	58e3      	ldr	r3, [r4, r3]
    2138:	681a      	ldr	r2, [r3, #0]
	Assert(module->hw);

	SercomUsart *const usart_hw = &(module->hw->USART);

#ifdef FEATURE_USART_SYNC_SCHEME_V2
	return (usart_hw->SYNCBUSY.reg);
    213a:	69d3      	ldr	r3, [r2, #28]
		const struct usart_module *const module)
{
	/* Sanity check */
	Assert(module);

	while (usart_is_syncing(module)) {
    213c:	2b00      	cmp	r3, #0
    213e:	d1fc      	bne.n	213a <STACK_SIZE+0x13a>
	_usart_wait_for_sync(module);

	switch (transceiver_type) {
		case USART_TRANSCEIVER_RX:
			/* Disable RX */
			usart_hw->CTRLB.reg &= ~SERCOM_USART_CTRLB_RXEN;
    2140:	6851      	ldr	r1, [r2, #4]
    2142:	4b63      	ldr	r3, [pc, #396]	; (22d0 <STACK_SIZE+0x2d0>)
    2144:	400b      	ands	r3, r1
    2146:	6053      	str	r3, [r2, #4]
			module->receiver_enabled = false;
    2148:	4b60      	ldr	r3, [pc, #384]	; (22cc <STACK_SIZE+0x2cc>)
    214a:	58e0      	ldr	r0, [r4, r3]
    214c:	7185      	strb	r5, [r0, #6]
				usart_disable_transceiver((struct usart_module*) &motor_serial, USART_TRANSCEIVER_RX);
				usart_write_buffer_job((struct usart_module*) &motor_serial, (uint8_t*)motor.tx_buffer, 7);
    214e:	4b57      	ldr	r3, [pc, #348]	; (22ac <STACK_SIZE+0x2ac>)
    2150:	58e3      	ldr	r3, [r4, r3]
    2152:	1c19      	adds	r1, r3, #0
    2154:	3119      	adds	r1, #25
    2156:	2207      	movs	r2, #7
    2158:	4b5e      	ldr	r3, [pc, #376]	; (22d4 <STACK_SIZE+0x2d4>)
    215a:	58e3      	ldr	r3, [r4, r3]
    215c:	4798      	blx	r3
			break;
    215e:	e237      	b.n	25d0 <STACK_SIZE+0x5d0>
			case MOTOR_STATE_CHANGE_CW_RAMP_UP:		// Modes for changing the ramps on the motor
			case MOTOR_STATE_CHANGE_CW_RAMP_DOWN:
			case MOTOR_STATE_CHANGE_CCW_RAMP_UP:
			case MOTOR_STATE_CHANGE_CCW_RAMP_DOWN:
				motor.tx_buffer[0] = 0x03;
    2160:	4b52      	ldr	r3, [pc, #328]	; (22ac <STACK_SIZE+0x2ac>)
    2162:	58e3      	ldr	r3, [r4, r3]
    2164:	2203      	movs	r2, #3
    2166:	765a      	strb	r2, [r3, #25]
				motor.tx_buffer[1] = 0x01;
    2168:	2201      	movs	r2, #1
    216a:	769a      	strb	r2, [r3, #26]
				motor.tx_buffer[2] = 0x00;
    216c:	76dd      	strb	r5, [r3, #27]
			
				switch ( motor.motor_state ) {
    216e:	7818      	ldrb	r0, [r3, #0]
    2170:	3850      	subs	r0, #80	; 0x50
    2172:	2803      	cmp	r0, #3
    2174:	d81e      	bhi.n	21b4 <STACK_SIZE+0x1b4>
    2176:	f003 fad9 	bl	572c <__gnu_thumb1_case_uqi>
    217a:	0902      	.short	0x0902
    217c:	1710      	.short	0x1710
					case MOTOR_STATE_CHANGE_CW_RAMP_UP:
						motor.tx_buffer[3] = 0x1A;
    217e:	4b4b      	ldr	r3, [pc, #300]	; (22ac <STACK_SIZE+0x2ac>)
    2180:	58e3      	ldr	r3, [r4, r3]
    2182:	9303      	str	r3, [sp, #12]
    2184:	231a      	movs	r3, #26
    2186:	9a03      	ldr	r2, [sp, #12]
    2188:	7713      	strb	r3, [r2, #28]
					break;
    218a:	e013      	b.n	21b4 <STACK_SIZE+0x1b4>
					case MOTOR_STATE_CHANGE_CW_RAMP_DOWN:
						motor.tx_buffer[3] = 0x1B;
    218c:	4b47      	ldr	r3, [pc, #284]	; (22ac <STACK_SIZE+0x2ac>)
    218e:	58e3      	ldr	r3, [r4, r3]
    2190:	9303      	str	r3, [sp, #12]
    2192:	231b      	movs	r3, #27
    2194:	9f03      	ldr	r7, [sp, #12]
    2196:	773b      	strb	r3, [r7, #28]
					break;
    2198:	e00c      	b.n	21b4 <STACK_SIZE+0x1b4>
					case MOTOR_STATE_CHANGE_CCW_RAMP_UP:
						motor.tx_buffer[3] = 0x1C;
    219a:	4b44      	ldr	r3, [pc, #272]	; (22ac <STACK_SIZE+0x2ac>)
    219c:	58e3      	ldr	r3, [r4, r3]
    219e:	9303      	str	r3, [sp, #12]
    21a0:	231c      	movs	r3, #28
    21a2:	9803      	ldr	r0, [sp, #12]
    21a4:	7703      	strb	r3, [r0, #28]
					break;
    21a6:	e005      	b.n	21b4 <STACK_SIZE+0x1b4>
					case MOTOR_STATE_CHANGE_CCW_RAMP_DOWN:
						motor.tx_buffer[3] = 0x1D;
    21a8:	4b40      	ldr	r3, [pc, #256]	; (22ac <STACK_SIZE+0x2ac>)
    21aa:	58e3      	ldr	r3, [r4, r3]
    21ac:	9303      	str	r3, [sp, #12]
    21ae:	231d      	movs	r3, #29
    21b0:	9903      	ldr	r1, [sp, #12]
    21b2:	770b      	strb	r3, [r1, #28]
					break;
				}
				
				motor.tx_buffer[4] = motor.ramp_high_nibble;
    21b4:	4b3d      	ldr	r3, [pc, #244]	; (22ac <STACK_SIZE+0x2ac>)
    21b6:	58e0      	ldr	r0, [r4, r3]
    21b8:	235c      	movs	r3, #92	; 0x5c
    21ba:	5cc3      	ldrb	r3, [r0, r3]
    21bc:	b2db      	uxtb	r3, r3
    21be:	7743      	strb	r3, [r0, #29]
				motor.tx_buffer[5] = motor.ramp_low_nibble;
    21c0:	235d      	movs	r3, #93	; 0x5d
    21c2:	5cc3      	ldrb	r3, [r0, r3]
    21c4:	b2db      	uxtb	r3, r3
    21c6:	7783      	strb	r3, [r0, #30]
			
				crc_generate(motor.tx_buffer, 6);	// CRC generation for this packet
    21c8:	3019      	adds	r0, #25
    21ca:	2106      	movs	r1, #6
    21cc:	4b3a      	ldr	r3, [pc, #232]	; (22b8 <STACK_SIZE+0x2b8>)
    21ce:	58e3      	ldr	r3, [r4, r3]
    21d0:	4798      	blx	r3
			
				xTimerReset( timer_motor_comm, 0 );
    21d2:	4b3a      	ldr	r3, [pc, #232]	; (22bc <STACK_SIZE+0x2bc>)
    21d4:	58e3      	ldr	r3, [r4, r3]
    21d6:	681f      	ldr	r7, [r3, #0]
    21d8:	4b39      	ldr	r3, [pc, #228]	; (22c0 <STACK_SIZE+0x2c0>)
    21da:	58e3      	ldr	r3, [r4, r3]
    21dc:	4798      	blx	r3
    21de:	1c02      	adds	r2, r0, #0
    21e0:	9500      	str	r5, [sp, #0]
    21e2:	1c38      	adds	r0, r7, #0
    21e4:	2102      	movs	r1, #2
    21e6:	1c2b      	adds	r3, r5, #0
    21e8:	4f36      	ldr	r7, [pc, #216]	; (22c4 <STACK_SIZE+0x2c4>)
    21ea:	59e7      	ldr	r7, [r4, r7]
    21ec:	47b8      	blx	r7
				motor_enable_TX();
    21ee:	4b36      	ldr	r3, [pc, #216]	; (22c8 <STACK_SIZE+0x2c8>)
    21f0:	58e3      	ldr	r3, [r4, r3]
    21f2:	4798      	blx	r3
	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);

	/* Get a pointer to the hardware module instance */
	SercomUsart *const usart_hw = &(module->hw->USART);
    21f4:	4b35      	ldr	r3, [pc, #212]	; (22cc <STACK_SIZE+0x2cc>)
    21f6:	58e3      	ldr	r3, [r4, r3]
    21f8:	681a      	ldr	r2, [r3, #0]
	Assert(module->hw);

	SercomUsart *const usart_hw = &(module->hw->USART);

#ifdef FEATURE_USART_SYNC_SCHEME_V2
	return (usart_hw->SYNCBUSY.reg);
    21fa:	69d3      	ldr	r3, [r2, #28]
		const struct usart_module *const module)
{
	/* Sanity check */
	Assert(module);

	while (usart_is_syncing(module)) {
    21fc:	2b00      	cmp	r3, #0
    21fe:	d1fc      	bne.n	21fa <STACK_SIZE+0x1fa>
	_usart_wait_for_sync(module);

	switch (transceiver_type) {
		case USART_TRANSCEIVER_RX:
			/* Disable RX */
			usart_hw->CTRLB.reg &= ~SERCOM_USART_CTRLB_RXEN;
    2200:	6851      	ldr	r1, [r2, #4]
    2202:	4b33      	ldr	r3, [pc, #204]	; (22d0 <STACK_SIZE+0x2d0>)
    2204:	400b      	ands	r3, r1
    2206:	6053      	str	r3, [r2, #4]
			module->receiver_enabled = false;
    2208:	4b30      	ldr	r3, [pc, #192]	; (22cc <STACK_SIZE+0x2cc>)
    220a:	58e0      	ldr	r0, [r4, r3]
    220c:	7185      	strb	r5, [r0, #6]
				usart_disable_transceiver((struct usart_module*) &motor_serial, USART_TRANSCEIVER_RX);
				usart_write_buffer_job((struct usart_module*) &motor_serial, (uint8_t*)motor.tx_buffer, 7);
    220e:	4b27      	ldr	r3, [pc, #156]	; (22ac <STACK_SIZE+0x2ac>)
    2210:	58e3      	ldr	r3, [r4, r3]
    2212:	1c19      	adds	r1, r3, #0
    2214:	3119      	adds	r1, #25
    2216:	2207      	movs	r2, #7
    2218:	4b2e      	ldr	r3, [pc, #184]	; (22d4 <STACK_SIZE+0x2d4>)
    221a:	58e3      	ldr	r3, [r4, r3]
    221c:	4798      	blx	r3
			break;
    221e:	e1d7      	b.n	25d0 <STACK_SIZE+0x5d0>
			case MOTOR_STATE_START_UP_CHECK_MODE_1:	// We will be checking mode 1 at this point
			case MOTOR_STATE_START_UP_CHECK_MODE_2:	// We will be checking mode 2 at this point
				motor.tx_buffer[0] = 0x04;
    2220:	4b22      	ldr	r3, [pc, #136]	; (22ac <STACK_SIZE+0x2ac>)
    2222:	58e3      	ldr	r3, [r4, r3]
    2224:	2204      	movs	r2, #4
    2226:	765a      	strb	r2, [r3, #25]
				motor.tx_buffer[1] = 0x01;
    2228:	2201      	movs	r2, #1
    222a:	769a      	strb	r2, [r3, #26]
				motor.tx_buffer[2] = 0x00;
    222c:	76dd      	strb	r5, [r3, #27]
				
				if ( motor.motor_state == MOTOR_STATE_START_UP_CHECK_MODE_1 ) {		// Change request queue
    222e:	781b      	ldrb	r3, [r3, #0]
    2230:	2b04      	cmp	r3, #4
    2232:	d106      	bne.n	2242 <STACK_SIZE+0x242>
					motor.tx_buffer[3] = 0x01; // THIS WAS JUST CHANGED
    2234:	4b1d      	ldr	r3, [pc, #116]	; (22ac <STACK_SIZE+0x2ac>)
    2236:	58e3      	ldr	r3, [r4, r3]
    2238:	9303      	str	r3, [sp, #12]
    223a:	2301      	movs	r3, #1
    223c:	9a03      	ldr	r2, [sp, #12]
    223e:	7713      	strb	r3, [r2, #28]
    2240:	e005      	b.n	224e <STACK_SIZE+0x24e>
				} else {
					motor.tx_buffer[3] = 0x02;
    2242:	4b1a      	ldr	r3, [pc, #104]	; (22ac <STACK_SIZE+0x2ac>)
    2244:	58e3      	ldr	r3, [r4, r3]
    2246:	9303      	str	r3, [sp, #12]
    2248:	2302      	movs	r3, #2
    224a:	9f03      	ldr	r7, [sp, #12]
    224c:	773b      	strb	r3, [r7, #28]
				}
				
				crc_generate(motor.tx_buffer, 4);	// CRC generation for this packet
    224e:	4b17      	ldr	r3, [pc, #92]	; (22ac <STACK_SIZE+0x2ac>)
    2250:	58e3      	ldr	r3, [r4, r3]
    2252:	1c18      	adds	r0, r3, #0
    2254:	3019      	adds	r0, #25
    2256:	2104      	movs	r1, #4
    2258:	4b17      	ldr	r3, [pc, #92]	; (22b8 <STACK_SIZE+0x2b8>)
    225a:	58e3      	ldr	r3, [r4, r3]
    225c:	4798      	blx	r3
				
				xTimerReset( timer_motor_comm, 0 );
    225e:	4b17      	ldr	r3, [pc, #92]	; (22bc <STACK_SIZE+0x2bc>)
    2260:	58e3      	ldr	r3, [r4, r3]
    2262:	681f      	ldr	r7, [r3, #0]
    2264:	4b16      	ldr	r3, [pc, #88]	; (22c0 <STACK_SIZE+0x2c0>)
    2266:	58e3      	ldr	r3, [r4, r3]
    2268:	4798      	blx	r3
    226a:	1c02      	adds	r2, r0, #0
    226c:	9500      	str	r5, [sp, #0]
    226e:	1c38      	adds	r0, r7, #0
    2270:	2102      	movs	r1, #2
    2272:	1c2b      	adds	r3, r5, #0
    2274:	4f13      	ldr	r7, [pc, #76]	; (22c4 <STACK_SIZE+0x2c4>)
    2276:	59e7      	ldr	r7, [r4, r7]
    2278:	47b8      	blx	r7
				motor_enable_TX();
    227a:	4b13      	ldr	r3, [pc, #76]	; (22c8 <STACK_SIZE+0x2c8>)
    227c:	58e3      	ldr	r3, [r4, r3]
    227e:	4798      	blx	r3
	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);

	/* Get a pointer to the hardware module instance */
	SercomUsart *const usart_hw = &(module->hw->USART);
    2280:	4b12      	ldr	r3, [pc, #72]	; (22cc <STACK_SIZE+0x2cc>)
    2282:	58e3      	ldr	r3, [r4, r3]
    2284:	681a      	ldr	r2, [r3, #0]
	Assert(module->hw);

	SercomUsart *const usart_hw = &(module->hw->USART);

#ifdef FEATURE_USART_SYNC_SCHEME_V2
	return (usart_hw->SYNCBUSY.reg);
    2286:	69d3      	ldr	r3, [r2, #28]
		const struct usart_module *const module)
{
	/* Sanity check */
	Assert(module);

	while (usart_is_syncing(module)) {
    2288:	2b00      	cmp	r3, #0
    228a:	d1fc      	bne.n	2286 <STACK_SIZE+0x286>
	_usart_wait_for_sync(module);

	switch (transceiver_type) {
		case USART_TRANSCEIVER_RX:
			/* Disable RX */
			usart_hw->CTRLB.reg &= ~SERCOM_USART_CTRLB_RXEN;
    228c:	6851      	ldr	r1, [r2, #4]
    228e:	4b10      	ldr	r3, [pc, #64]	; (22d0 <STACK_SIZE+0x2d0>)
    2290:	400b      	ands	r3, r1
    2292:	6053      	str	r3, [r2, #4]
			module->receiver_enabled = false;
    2294:	4b0d      	ldr	r3, [pc, #52]	; (22cc <STACK_SIZE+0x2cc>)
    2296:	58e0      	ldr	r0, [r4, r3]
    2298:	7185      	strb	r5, [r0, #6]
				usart_disable_transceiver((struct usart_module*) &motor_serial, USART_TRANSCEIVER_RX);
				usart_write_buffer_job((struct usart_module*) &motor_serial, (uint8_t*)motor.tx_buffer, 5);
    229a:	4b04      	ldr	r3, [pc, #16]	; (22ac <STACK_SIZE+0x2ac>)
    229c:	58e3      	ldr	r3, [r4, r3]
    229e:	1c19      	adds	r1, r3, #0
    22a0:	3119      	adds	r1, #25
    22a2:	2205      	movs	r2, #5
    22a4:	4b0b      	ldr	r3, [pc, #44]	; (22d4 <STACK_SIZE+0x2d4>)
    22a6:	58e3      	ldr	r3, [r4, r3]
    22a8:	4798      	blx	r3
			break;
    22aa:	e191      	b.n	25d0 <STACK_SIZE+0x5d0>
    22ac:	000001a8 	.word	0x000001a8
    22b0:	000001d8 	.word	0x000001d8
    22b4:	41004400 	.word	0x41004400
    22b8:	00000150 	.word	0x00000150
    22bc:	00000044 	.word	0x00000044
    22c0:	000000bc 	.word	0x000000bc
    22c4:	00000118 	.word	0x00000118
    22c8:	000001f0 	.word	0x000001f0
    22cc:	000001a0 	.word	0x000001a0
    22d0:	fffdffff 	.word	0xfffdffff
    22d4:	000001e4 	.word	0x000001e4
    22d8:	00000074 	.word	0x00000074
			case MOTOR_COMM_GET_MOTOR_ACCESS_START_UP:	// We will be checking mode 2 at this point
			case MOTOR_COMM_GET_MOTOR_ACCESS:	// We will be checking mode 2 at this point
				motor.tx_buffer[0] = 0x09;
    22dc:	4bbf      	ldr	r3, [pc, #764]	; (25dc <STACK_SIZE+0x5dc>)
    22de:	58e0      	ldr	r0, [r4, r3]
    22e0:	2309      	movs	r3, #9
    22e2:	7643      	strb	r3, [r0, #25]
				motor.tx_buffer[1] = 0x01;
    22e4:	2301      	movs	r3, #1
    22e6:	7683      	strb	r3, [r0, #26]
				motor.tx_buffer[2] = 0x00;
    22e8:	76c5      	strb	r5, [r0, #27]
				motor.tx_buffer[3] = 0x00;
    22ea:	7705      	strb	r5, [r0, #28]
				motor.tx_buffer[4] = 0x00;
    22ec:	7745      	strb	r5, [r0, #29]
				motor.tx_buffer[5] = 0x00;
    22ee:	7785      	strb	r5, [r0, #30]
			
				crc_generate(motor.tx_buffer, 6);	// CRC generation for this packet
    22f0:	3019      	adds	r0, #25
    22f2:	2106      	movs	r1, #6
    22f4:	4bba      	ldr	r3, [pc, #744]	; (25e0 <STACK_SIZE+0x5e0>)
    22f6:	58e3      	ldr	r3, [r4, r3]
    22f8:	4798      	blx	r3
			
				xTimerReset( timer_motor_comm, 0 );
    22fa:	4bba      	ldr	r3, [pc, #744]	; (25e4 <STACK_SIZE+0x5e4>)
    22fc:	58e3      	ldr	r3, [r4, r3]
    22fe:	681f      	ldr	r7, [r3, #0]
    2300:	4bb9      	ldr	r3, [pc, #740]	; (25e8 <STACK_SIZE+0x5e8>)
    2302:	58e3      	ldr	r3, [r4, r3]
    2304:	4798      	blx	r3
    2306:	1c02      	adds	r2, r0, #0
    2308:	9500      	str	r5, [sp, #0]
    230a:	1c38      	adds	r0, r7, #0
    230c:	2102      	movs	r1, #2
    230e:	1c2b      	adds	r3, r5, #0
    2310:	4fb6      	ldr	r7, [pc, #728]	; (25ec <STACK_SIZE+0x5ec>)
    2312:	59e7      	ldr	r7, [r4, r7]
    2314:	47b8      	blx	r7
				motor_enable_TX();
    2316:	4bb6      	ldr	r3, [pc, #728]	; (25f0 <STACK_SIZE+0x5f0>)
    2318:	58e3      	ldr	r3, [r4, r3]
    231a:	4798      	blx	r3
	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);

	/* Get a pointer to the hardware module instance */
	SercomUsart *const usart_hw = &(module->hw->USART);
    231c:	4bb5      	ldr	r3, [pc, #724]	; (25f4 <STACK_SIZE+0x5f4>)
    231e:	58e3      	ldr	r3, [r4, r3]
    2320:	681a      	ldr	r2, [r3, #0]
	Assert(module->hw);

	SercomUsart *const usart_hw = &(module->hw->USART);

#ifdef FEATURE_USART_SYNC_SCHEME_V2
	return (usart_hw->SYNCBUSY.reg);
    2322:	69d3      	ldr	r3, [r2, #28]
		const struct usart_module *const module)
{
	/* Sanity check */
	Assert(module);

	while (usart_is_syncing(module)) {
    2324:	2b00      	cmp	r3, #0
    2326:	d1fc      	bne.n	2322 <STACK_SIZE+0x322>
	_usart_wait_for_sync(module);

	switch (transceiver_type) {
		case USART_TRANSCEIVER_RX:
			/* Disable RX */
			usart_hw->CTRLB.reg &= ~SERCOM_USART_CTRLB_RXEN;
    2328:	6851      	ldr	r1, [r2, #4]
    232a:	4bb3      	ldr	r3, [pc, #716]	; (25f8 <STACK_SIZE+0x5f8>)
    232c:	400b      	ands	r3, r1
    232e:	6053      	str	r3, [r2, #4]
			module->receiver_enabled = false;
    2330:	4bb0      	ldr	r3, [pc, #704]	; (25f4 <STACK_SIZE+0x5f4>)
    2332:	58e0      	ldr	r0, [r4, r3]
    2334:	7185      	strb	r5, [r0, #6]
				usart_disable_transceiver((struct usart_module*) &motor_serial, USART_TRANSCEIVER_RX);
				usart_write_buffer_job((struct usart_module*) &motor_serial, (uint8_t*)motor.tx_buffer, 7);
    2336:	4ba9      	ldr	r3, [pc, #676]	; (25dc <STACK_SIZE+0x5dc>)
    2338:	58e3      	ldr	r3, [r4, r3]
    233a:	1c19      	adds	r1, r3, #0
    233c:	3119      	adds	r1, #25
    233e:	2207      	movs	r2, #7
    2340:	4bae      	ldr	r3, [pc, #696]	; (25fc <STACK_SIZE+0x5fc>)
    2342:	58e3      	ldr	r3, [r4, r3]
    2344:	4798      	blx	r3
			break;
    2346:	e143      	b.n	25d0 <STACK_SIZE+0x5d0>
			case MOTOR_STATE_START_UP_CHANGE_MODE_2:	// We will be changing mode 2 at this point
			case MOTOR_STATE_START_UP_CHANGE_CW_RAMP_UP:		// Modes for changing the ramps on the motor
			case MOTOR_STATE_START_UP_CHANGE_CW_RAMP_DOWN:
			case MOTOR_STATE_START_UP_CHANGE_CCW_RAMP_UP:
			case MOTOR_STATE_START_UP_CHANGE_CCW_RAMP_DOWN:
				motor.tx_buffer[0] = 0x03;
    2348:	4ba4      	ldr	r3, [pc, #656]	; (25dc <STACK_SIZE+0x5dc>)
    234a:	58e3      	ldr	r3, [r4, r3]
    234c:	2203      	movs	r2, #3
    234e:	765a      	strb	r2, [r3, #25]
				motor.tx_buffer[1] = 0x01;
    2350:	2201      	movs	r2, #1
    2352:	769a      	strb	r2, [r3, #26]
				motor.tx_buffer[2] = 0x00;
    2354:	76dd      	strb	r5, [r3, #27]
				motor.tx_buffer[4] = 0x00;
    2356:	775d      	strb	r5, [r3, #29]
				
				switch ( motor.motor_state ) {
    2358:	7818      	ldrb	r0, [r3, #0]
    235a:	3806      	subs	r0, #6
    235c:	2805      	cmp	r0, #5
    235e:	d831      	bhi.n	23c4 <STACK_SIZE+0x3c4>
    2360:	f003 f9e4 	bl	572c <__gnu_thumb1_case_uqi>
    2364:	19110a03 	.word	0x19110a03
    2368:	2921      	.short	0x2921
					case MOTOR_STATE_START_UP_CHANGE_MODE_1:
						motor.tx_buffer[3] = 0x01;
    236a:	4b9c      	ldr	r3, [pc, #624]	; (25dc <STACK_SIZE+0x5dc>)
    236c:	58e3      	ldr	r3, [r4, r3]
    236e:	2201      	movs	r2, #1
    2370:	771a      	strb	r2, [r3, #28]
						motor.tx_buffer[5] = MOTOR_OPERATION_MODE_1;
    2372:	2209      	movs	r2, #9
    2374:	779a      	strb	r2, [r3, #30]
					break;
    2376:	e025      	b.n	23c4 <STACK_SIZE+0x3c4>
					case MOTOR_STATE_START_UP_CHANGE_MODE_2:
						motor.tx_buffer[3] = 0x02;
    2378:	4b98      	ldr	r3, [pc, #608]	; (25dc <STACK_SIZE+0x5dc>)
    237a:	58e3      	ldr	r3, [r4, r3]
    237c:	2202      	movs	r2, #2
    237e:	771a      	strb	r2, [r3, #28]
						motor.tx_buffer[5] = MOTOR_OPERATION_MODE_2;
    2380:	2201      	movs	r2, #1
    2382:	779a      	strb	r2, [r3, #30]
					break;
    2384:	e01e      	b.n	23c4 <STACK_SIZE+0x3c4>
					case MOTOR_STATE_START_UP_CHANGE_CW_RAMP_UP:
						motor.tx_buffer[3] = 0x1A;
    2386:	4b95      	ldr	r3, [pc, #596]	; (25dc <STACK_SIZE+0x5dc>)
    2388:	58e3      	ldr	r3, [r4, r3]
    238a:	221a      	movs	r2, #26
    238c:	771a      	strb	r2, [r3, #28]
						motor.tx_buffer[4] = MOTOR_DEFAULT_RAMP_UP_H;
    238e:	775d      	strb	r5, [r3, #29]
						motor.tx_buffer[5] = MOTOR_DEFAULT_RAMP_UP_L;
    2390:	22ff      	movs	r2, #255	; 0xff
    2392:	779a      	strb	r2, [r3, #30]
					break;
    2394:	e016      	b.n	23c4 <STACK_SIZE+0x3c4>
					case MOTOR_STATE_START_UP_CHANGE_CW_RAMP_DOWN:
						motor.tx_buffer[3] = 0x1B;
    2396:	4b91      	ldr	r3, [pc, #580]	; (25dc <STACK_SIZE+0x5dc>)
    2398:	58e3      	ldr	r3, [r4, r3]
    239a:	221b      	movs	r2, #27
    239c:	771a      	strb	r2, [r3, #28]
						motor.tx_buffer[4] = MOTOR_DEFAULT_RAMP_DN_H;
    239e:	775d      	strb	r5, [r3, #29]
						motor.tx_buffer[5] = MOTOR_DEFAULT_RAMP_DN_L;
    23a0:	22ff      	movs	r2, #255	; 0xff
    23a2:	779a      	strb	r2, [r3, #30]
					break;
    23a4:	e00e      	b.n	23c4 <STACK_SIZE+0x3c4>
					case MOTOR_STATE_START_UP_CHANGE_CCW_RAMP_UP:
						motor.tx_buffer[3] = 0x1C;
    23a6:	4b8d      	ldr	r3, [pc, #564]	; (25dc <STACK_SIZE+0x5dc>)
    23a8:	58e3      	ldr	r3, [r4, r3]
    23aa:	221c      	movs	r2, #28
    23ac:	771a      	strb	r2, [r3, #28]
						motor.tx_buffer[4] = MOTOR_DEFAULT_RAMP_UP_H;
    23ae:	775d      	strb	r5, [r3, #29]
						motor.tx_buffer[5] = MOTOR_DEFAULT_RAMP_UP_L;
    23b0:	22ff      	movs	r2, #255	; 0xff
    23b2:	779a      	strb	r2, [r3, #30]
					break;
    23b4:	e006      	b.n	23c4 <STACK_SIZE+0x3c4>
					case MOTOR_STATE_START_UP_CHANGE_CCW_RAMP_DOWN:
						motor.tx_buffer[3] = 0x1D;
    23b6:	4b89      	ldr	r3, [pc, #548]	; (25dc <STACK_SIZE+0x5dc>)
    23b8:	58e3      	ldr	r3, [r4, r3]
    23ba:	221d      	movs	r2, #29
    23bc:	771a      	strb	r2, [r3, #28]
						motor.tx_buffer[4] = MOTOR_DEFAULT_RAMP_DN_H;
    23be:	775d      	strb	r5, [r3, #29]
						motor.tx_buffer[5] = MOTOR_DEFAULT_RAMP_DN_L;
    23c0:	22ff      	movs	r2, #255	; 0xff
    23c2:	779a      	strb	r2, [r3, #30]
					break;
				}
			
				crc_generate(motor.tx_buffer, 6);	// CRC generation for this packet
    23c4:	4b85      	ldr	r3, [pc, #532]	; (25dc <STACK_SIZE+0x5dc>)
    23c6:	58e3      	ldr	r3, [r4, r3]
    23c8:	1c18      	adds	r0, r3, #0
    23ca:	3019      	adds	r0, #25
    23cc:	2106      	movs	r1, #6
    23ce:	4b84      	ldr	r3, [pc, #528]	; (25e0 <STACK_SIZE+0x5e0>)
    23d0:	58e3      	ldr	r3, [r4, r3]
    23d2:	4798      	blx	r3
			
				xTimerReset( timer_motor_comm, 0 );
    23d4:	4b83      	ldr	r3, [pc, #524]	; (25e4 <STACK_SIZE+0x5e4>)
    23d6:	58e3      	ldr	r3, [r4, r3]
    23d8:	681f      	ldr	r7, [r3, #0]
    23da:	4b83      	ldr	r3, [pc, #524]	; (25e8 <STACK_SIZE+0x5e8>)
    23dc:	58e3      	ldr	r3, [r4, r3]
    23de:	4798      	blx	r3
    23e0:	1c02      	adds	r2, r0, #0
    23e2:	9500      	str	r5, [sp, #0]
    23e4:	1c38      	adds	r0, r7, #0
    23e6:	2102      	movs	r1, #2
    23e8:	1c2b      	adds	r3, r5, #0
    23ea:	4f80      	ldr	r7, [pc, #512]	; (25ec <STACK_SIZE+0x5ec>)
    23ec:	59e7      	ldr	r7, [r4, r7]
    23ee:	47b8      	blx	r7
				motor_enable_TX();
    23f0:	4b7f      	ldr	r3, [pc, #508]	; (25f0 <STACK_SIZE+0x5f0>)
    23f2:	58e3      	ldr	r3, [r4, r3]
    23f4:	4798      	blx	r3
	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);

	/* Get a pointer to the hardware module instance */
	SercomUsart *const usart_hw = &(module->hw->USART);
    23f6:	4b7f      	ldr	r3, [pc, #508]	; (25f4 <STACK_SIZE+0x5f4>)
    23f8:	58e3      	ldr	r3, [r4, r3]
    23fa:	681a      	ldr	r2, [r3, #0]
	Assert(module->hw);

	SercomUsart *const usart_hw = &(module->hw->USART);

#ifdef FEATURE_USART_SYNC_SCHEME_V2
	return (usart_hw->SYNCBUSY.reg);
    23fc:	69d3      	ldr	r3, [r2, #28]
		const struct usart_module *const module)
{
	/* Sanity check */
	Assert(module);

	while (usart_is_syncing(module)) {
    23fe:	2b00      	cmp	r3, #0
    2400:	d1fc      	bne.n	23fc <STACK_SIZE+0x3fc>
	_usart_wait_for_sync(module);

	switch (transceiver_type) {
		case USART_TRANSCEIVER_RX:
			/* Disable RX */
			usart_hw->CTRLB.reg &= ~SERCOM_USART_CTRLB_RXEN;
    2402:	6851      	ldr	r1, [r2, #4]
    2404:	4b7c      	ldr	r3, [pc, #496]	; (25f8 <STACK_SIZE+0x5f8>)
    2406:	400b      	ands	r3, r1
    2408:	6053      	str	r3, [r2, #4]
			module->receiver_enabled = false;
    240a:	4b7a      	ldr	r3, [pc, #488]	; (25f4 <STACK_SIZE+0x5f4>)
    240c:	58e0      	ldr	r0, [r4, r3]
    240e:	7185      	strb	r5, [r0, #6]
				usart_disable_transceiver((struct usart_module*) &motor_serial, USART_TRANSCEIVER_RX);
				usart_write_buffer_job((struct usart_module*) &motor_serial, (uint8_t*)motor.tx_buffer, 7);
    2410:	4b72      	ldr	r3, [pc, #456]	; (25dc <STACK_SIZE+0x5dc>)
    2412:	58e3      	ldr	r3, [r4, r3]
    2414:	1c19      	adds	r1, r3, #0
    2416:	3119      	adds	r1, #25
    2418:	2207      	movs	r2, #7
    241a:	4b78      	ldr	r3, [pc, #480]	; (25fc <STACK_SIZE+0x5fc>)
    241c:	58e3      	ldr	r3, [r4, r3]
    241e:	4798      	blx	r3
			break;
    2420:	e0d6      	b.n	25d0 <STACK_SIZE+0x5d0>
			case MOTOR_STATE_SAVE_EEPROM:
				motor.tx_buffer[0] = 0x02;
    2422:	4b6e      	ldr	r3, [pc, #440]	; (25dc <STACK_SIZE+0x5dc>)
    2424:	58e0      	ldr	r0, [r4, r3]
    2426:	2302      	movs	r3, #2
    2428:	7643      	strb	r3, [r0, #25]
				motor.tx_buffer[1] = 0x01;
    242a:	2301      	movs	r3, #1
    242c:	7683      	strb	r3, [r0, #26]
				motor.tx_buffer[2] = 0x00;
    242e:	76c5      	strb	r5, [r0, #27]
				motor.tx_buffer[3] = 0x00;
    2430:	7705      	strb	r5, [r0, #28]
				motor.tx_buffer[4] = 0x00;
    2432:	7745      	strb	r5, [r0, #29]
				motor.tx_buffer[5] = 0x00;
    2434:	7785      	strb	r5, [r0, #30]
				
				crc_generate(motor.tx_buffer, 6);	// CRC generation for this packet
    2436:	3019      	adds	r0, #25
    2438:	2106      	movs	r1, #6
    243a:	4b69      	ldr	r3, [pc, #420]	; (25e0 <STACK_SIZE+0x5e0>)
    243c:	58e3      	ldr	r3, [r4, r3]
    243e:	4798      	blx	r3
				
				xTimerReset( timer_motor_comm, 0 );
    2440:	4b68      	ldr	r3, [pc, #416]	; (25e4 <STACK_SIZE+0x5e4>)
    2442:	58e3      	ldr	r3, [r4, r3]
    2444:	681f      	ldr	r7, [r3, #0]
    2446:	4b68      	ldr	r3, [pc, #416]	; (25e8 <STACK_SIZE+0x5e8>)
    2448:	58e3      	ldr	r3, [r4, r3]
    244a:	4798      	blx	r3
    244c:	1c02      	adds	r2, r0, #0
    244e:	9500      	str	r5, [sp, #0]
    2450:	1c38      	adds	r0, r7, #0
    2452:	2102      	movs	r1, #2
    2454:	1c2b      	adds	r3, r5, #0
    2456:	4f65      	ldr	r7, [pc, #404]	; (25ec <STACK_SIZE+0x5ec>)
    2458:	59e7      	ldr	r7, [r4, r7]
    245a:	47b8      	blx	r7
				motor_enable_TX();
    245c:	4b64      	ldr	r3, [pc, #400]	; (25f0 <STACK_SIZE+0x5f0>)
    245e:	58e3      	ldr	r3, [r4, r3]
    2460:	4798      	blx	r3
	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);

	/* Get a pointer to the hardware module instance */
	SercomUsart *const usart_hw = &(module->hw->USART);
    2462:	4b64      	ldr	r3, [pc, #400]	; (25f4 <STACK_SIZE+0x5f4>)
    2464:	58e3      	ldr	r3, [r4, r3]
    2466:	681a      	ldr	r2, [r3, #0]
	Assert(module->hw);

	SercomUsart *const usart_hw = &(module->hw->USART);

#ifdef FEATURE_USART_SYNC_SCHEME_V2
	return (usart_hw->SYNCBUSY.reg);
    2468:	69d3      	ldr	r3, [r2, #28]
		const struct usart_module *const module)
{
	/* Sanity check */
	Assert(module);

	while (usart_is_syncing(module)) {
    246a:	2b00      	cmp	r3, #0
    246c:	d1fc      	bne.n	2468 <STACK_SIZE+0x468>
	_usart_wait_for_sync(module);

	switch (transceiver_type) {
		case USART_TRANSCEIVER_RX:
			/* Disable RX */
			usart_hw->CTRLB.reg &= ~SERCOM_USART_CTRLB_RXEN;
    246e:	6851      	ldr	r1, [r2, #4]
    2470:	4b61      	ldr	r3, [pc, #388]	; (25f8 <STACK_SIZE+0x5f8>)
    2472:	400b      	ands	r3, r1
    2474:	6053      	str	r3, [r2, #4]
			module->receiver_enabled = false;
    2476:	4b5f      	ldr	r3, [pc, #380]	; (25f4 <STACK_SIZE+0x5f4>)
    2478:	58e0      	ldr	r0, [r4, r3]
    247a:	7185      	strb	r5, [r0, #6]
				usart_disable_transceiver((struct usart_module*) &motor_serial, USART_TRANSCEIVER_RX);
				usart_write_buffer_job((struct usart_module*) &motor_serial, (uint8_t*)motor.tx_buffer, 7);
    247c:	4b57      	ldr	r3, [pc, #348]	; (25dc <STACK_SIZE+0x5dc>)
    247e:	58e3      	ldr	r3, [r4, r3]
    2480:	1c19      	adds	r1, r3, #0
    2482:	3119      	adds	r1, #25
    2484:	2207      	movs	r2, #7
    2486:	4b5d      	ldr	r3, [pc, #372]	; (25fc <STACK_SIZE+0x5fc>)
    2488:	58e3      	ldr	r3, [r4, r3]
    248a:	4798      	blx	r3
			break;
    248c:	e0a0      	b.n	25d0 <STACK_SIZE+0x5d0>
			case MOTOR_STATE_RUNNING_TO:
			case MOTOR_STATE_DEAD_TO:
				xTimerReset( timer_motor_comm, 0 );
    248e:	4b55      	ldr	r3, [pc, #340]	; (25e4 <STACK_SIZE+0x5e4>)
    2490:	58e3      	ldr	r3, [r4, r3]
    2492:	681f      	ldr	r7, [r3, #0]
    2494:	4b54      	ldr	r3, [pc, #336]	; (25e8 <STACK_SIZE+0x5e8>)
    2496:	58e3      	ldr	r3, [r4, r3]
    2498:	4798      	blx	r3
    249a:	1c02      	adds	r2, r0, #0
    249c:	9500      	str	r5, [sp, #0]
    249e:	1c38      	adds	r0, r7, #0
    24a0:	2102      	movs	r1, #2
    24a2:	1c2b      	adds	r3, r5, #0
    24a4:	4f51      	ldr	r7, [pc, #324]	; (25ec <STACK_SIZE+0x5ec>)
    24a6:	59e7      	ldr	r7, [r4, r7]
    24a8:	47b8      	blx	r7
				
				if ( motor.health == 0x80 ) {
    24aa:	4b4c      	ldr	r3, [pc, #304]	; (25dc <STACK_SIZE+0x5dc>)
    24ac:	58e3      	ldr	r3, [r4, r3]
    24ae:	9303      	str	r3, [sp, #12]
    24b0:	789b      	ldrb	r3, [r3, #2]
    24b2:	b2db      	uxtb	r3, r3
    24b4:	2b80      	cmp	r3, #128	; 0x80
    24b6:	d100      	bne.n	24ba <STACK_SIZE+0x4ba>
    24b8:	e08a      	b.n	25d0 <STACK_SIZE+0x5d0>
					//port_pin_set_output_level(LED_ERROR, pdFALSE);
				} else if ( motor.health & 0x08 ) {
    24ba:	4b48      	ldr	r3, [pc, #288]	; (25dc <STACK_SIZE+0x5dc>)
    24bc:	58e3      	ldr	r3, [r4, r3]
    24be:	9303      	str	r3, [sp, #12]
    24c0:	789b      	ldrb	r3, [r3, #2]
    24c2:	4640      	mov	r0, r8
    24c4:	4203      	tst	r3, r0
    24c6:	d100      	bne.n	24ca <STACK_SIZE+0x4ca>
    24c8:	e082      	b.n	25d0 <STACK_SIZE+0x5d0>
	PortGroup *const port_base = port_get_group_from_gpio_pin(gpio_pin);
	uint32_t pin_mask  = (1UL << (gpio_pin % 32));

	/* Set the pin to high or low atomically based on the requested level */
	if (level) {
		port_base->OUTSET.reg = pin_mask;
    24ca:	2280      	movs	r2, #128	; 0x80
    24cc:	0492      	lsls	r2, r2, #18
    24ce:	4b4c      	ldr	r3, [pc, #304]	; (2600 <STACK_SIZE+0x600>)
    24d0:	619a      	str	r2, [r3, #24]
    24d2:	e07d      	b.n	25d0 <STACK_SIZE+0x5d0>
					port_pin_set_output_level(LED_ERROR, pdTRUE);
				}
			break;
			case MOTOR_STATE_HEALTH_RESPONSE:
				xTimerReset( timer_motor_comm, 0 );
    24d4:	4b43      	ldr	r3, [pc, #268]	; (25e4 <STACK_SIZE+0x5e4>)
    24d6:	58e3      	ldr	r3, [r4, r3]
    24d8:	681f      	ldr	r7, [r3, #0]
    24da:	4b43      	ldr	r3, [pc, #268]	; (25e8 <STACK_SIZE+0x5e8>)
    24dc:	58e3      	ldr	r3, [r4, r3]
    24de:	4798      	blx	r3
    24e0:	1c02      	adds	r2, r0, #0
    24e2:	9500      	str	r5, [sp, #0]
    24e4:	1c38      	adds	r0, r7, #0
    24e6:	2102      	movs	r1, #2
    24e8:	1c2b      	adds	r3, r5, #0
    24ea:	4f40      	ldr	r7, [pc, #256]	; (25ec <STACK_SIZE+0x5ec>)
    24ec:	59e7      	ldr	r7, [r4, r7]
    24ee:	47b8      	blx	r7
				
				if ( motor.health == 0x80 ) {
    24f0:	4b3a      	ldr	r3, [pc, #232]	; (25dc <STACK_SIZE+0x5dc>)
    24f2:	58e3      	ldr	r3, [r4, r3]
    24f4:	9303      	str	r3, [sp, #12]
    24f6:	789b      	ldrb	r3, [r3, #2]
    24f8:	b2db      	uxtb	r3, r3
    24fa:	2b80      	cmp	r3, #128	; 0x80
    24fc:	d068      	beq.n	25d0 <STACK_SIZE+0x5d0>
					//port_pin_set_output_level(LED_ERROR, pdFALSE);	
				} else if ( motor.health & 0x08 ) {
    24fe:	4b37      	ldr	r3, [pc, #220]	; (25dc <STACK_SIZE+0x5dc>)
    2500:	58e3      	ldr	r3, [r4, r3]
    2502:	9303      	str	r3, [sp, #12]
    2504:	789b      	ldrb	r3, [r3, #2]
    2506:	4641      	mov	r1, r8
    2508:	420b      	tst	r3, r1
    250a:	d061      	beq.n	25d0 <STACK_SIZE+0x5d0>
    250c:	2280      	movs	r2, #128	; 0x80
    250e:	0492      	lsls	r2, r2, #18
    2510:	4b3b      	ldr	r3, [pc, #236]	; (2600 <STACK_SIZE+0x600>)
    2512:	619a      	str	r2, [r3, #24]
    2514:	e05c      	b.n	25d0 <STACK_SIZE+0x5d0>
				}
				
				//motor.motor_state = MOTOR_STATE_CHECK_HEALTH;
			break;
			case MOTOR_COMM_ERROR:
				xTimerReset( timer_motor_comm, 0 );
    2516:	4b33      	ldr	r3, [pc, #204]	; (25e4 <STACK_SIZE+0x5e4>)
    2518:	58e3      	ldr	r3, [r4, r3]
    251a:	681f      	ldr	r7, [r3, #0]
    251c:	4b32      	ldr	r3, [pc, #200]	; (25e8 <STACK_SIZE+0x5e8>)
    251e:	58e3      	ldr	r3, [r4, r3]
    2520:	4798      	blx	r3
    2522:	1c02      	adds	r2, r0, #0
    2524:	9500      	str	r5, [sp, #0]
    2526:	1c38      	adds	r0, r7, #0
    2528:	2102      	movs	r1, #2
    252a:	1c2b      	adds	r3, r5, #0
    252c:	4f2f      	ldr	r7, [pc, #188]	; (25ec <STACK_SIZE+0x5ec>)
    252e:	59e7      	ldr	r7, [r4, r7]
    2530:	47b8      	blx	r7
    2532:	2280      	movs	r2, #128	; 0x80
    2534:	0492      	lsls	r2, r2, #18
    2536:	4b32      	ldr	r3, [pc, #200]	; (2600 <STACK_SIZE+0x600>)
    2538:	619a      	str	r2, [r3, #24]
    253a:	e049      	b.n	25d0 <STACK_SIZE+0x5d0>
				//motor.motor_state = MOTOR_STATE_CHECK_HEALTH;
				port_pin_set_output_level(LED_ERROR, pdTRUE);
			break;
			case MOTOR_RESET_ACKNOWLEDGE:
			case MOTOR_RESET_UNDERVOLTAGE:
				motor.tx_buffer[0] = 0x03;
    253c:	4b27      	ldr	r3, [pc, #156]	; (25dc <STACK_SIZE+0x5dc>)
    253e:	58e3      	ldr	r3, [r4, r3]
    2540:	2203      	movs	r2, #3
    2542:	765a      	strb	r2, [r3, #25]
				motor.tx_buffer[1] = 0x01;
    2544:	2201      	movs	r2, #1
    2546:	769a      	strb	r2, [r3, #26]
				motor.tx_buffer[2] = 0x00;
    2548:	76dd      	strb	r5, [r3, #27]
				if ( motor.motor_state == MOTOR_RESET_ACKNOWLEDGE ) {
    254a:	781b      	ldrb	r3, [r3, #0]
    254c:	2b0c      	cmp	r3, #12
    254e:	d106      	bne.n	255e <STACK_SIZE+0x55e>
					motor.tx_buffer[3] = 0x06;
    2550:	4b22      	ldr	r3, [pc, #136]	; (25dc <STACK_SIZE+0x5dc>)
    2552:	58e3      	ldr	r3, [r4, r3]
    2554:	2206      	movs	r2, #6
    2556:	771a      	strb	r2, [r3, #28]
					motor.tx_buffer[4] = 0x00;
    2558:	775d      	strb	r5, [r3, #29]
					motor.tx_buffer[5] = 0x00;
    255a:	779d      	strb	r5, [r3, #30]
    255c:	e007      	b.n	256e <STACK_SIZE+0x56e>
				} else {
						// We now set the correct data variables;
					temp_16bit_variable = MOTOR_DEFAULT_UNDERVOLTAGE >> 8;	// bit-shift the ramp and save it to the utility
					motor.tx_buffer[4] = ( uint8_t ) temp_16bit_variable;
    255e:	4b1f      	ldr	r3, [pc, #124]	; (25dc <STACK_SIZE+0x5dc>)
    2560:	58e3      	ldr	r3, [r4, r3]
    2562:	2206      	movs	r2, #6
    2564:	775a      	strb	r2, [r3, #29]
					temp_16bit_variable = MOTOR_DEFAULT_UNDERVOLTAGE & 0x00FF;	// Mask to obtain lower nibble 
					motor.tx_buffer[5] = ( uint8_t ) temp_16bit_variable;
    2566:	2272      	movs	r2, #114	; 0x72
    2568:	779a      	strb	r2, [r3, #30]
					
					motor.tx_buffer[3] = 0x4B;
    256a:	224b      	movs	r2, #75	; 0x4b
    256c:	771a      	strb	r2, [r3, #28]
				}
				
				motor_enable_A();
    256e:	4b25      	ldr	r3, [pc, #148]	; (2604 <STACK_SIZE+0x604>)
    2570:	58e3      	ldr	r3, [r4, r3]
    2572:	4798      	blx	r3
				
				crc_generate(motor.tx_buffer, 6);	// CRC generation for this packet
    2574:	4b19      	ldr	r3, [pc, #100]	; (25dc <STACK_SIZE+0x5dc>)
    2576:	58e3      	ldr	r3, [r4, r3]
    2578:	1c18      	adds	r0, r3, #0
    257a:	3019      	adds	r0, #25
    257c:	2106      	movs	r1, #6
    257e:	4b18      	ldr	r3, [pc, #96]	; (25e0 <STACK_SIZE+0x5e0>)
    2580:	58e3      	ldr	r3, [r4, r3]
    2582:	4798      	blx	r3
				
				xTimerReset( timer_motor_comm, 0 );
    2584:	4b17      	ldr	r3, [pc, #92]	; (25e4 <STACK_SIZE+0x5e4>)
    2586:	58e3      	ldr	r3, [r4, r3]
    2588:	681f      	ldr	r7, [r3, #0]
    258a:	4b17      	ldr	r3, [pc, #92]	; (25e8 <STACK_SIZE+0x5e8>)
    258c:	58e3      	ldr	r3, [r4, r3]
    258e:	4798      	blx	r3
    2590:	1c02      	adds	r2, r0, #0
    2592:	9500      	str	r5, [sp, #0]
    2594:	1c38      	adds	r0, r7, #0
    2596:	2102      	movs	r1, #2
    2598:	1c2b      	adds	r3, r5, #0
    259a:	4f14      	ldr	r7, [pc, #80]	; (25ec <STACK_SIZE+0x5ec>)
    259c:	59e7      	ldr	r7, [r4, r7]
    259e:	47b8      	blx	r7
				motor_enable_TX();
    25a0:	4b13      	ldr	r3, [pc, #76]	; (25f0 <STACK_SIZE+0x5f0>)
    25a2:	58e3      	ldr	r3, [r4, r3]
    25a4:	4798      	blx	r3
	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);

	/* Get a pointer to the hardware module instance */
	SercomUsart *const usart_hw = &(module->hw->USART);
    25a6:	4b13      	ldr	r3, [pc, #76]	; (25f4 <STACK_SIZE+0x5f4>)
    25a8:	58e3      	ldr	r3, [r4, r3]
    25aa:	681a      	ldr	r2, [r3, #0]
	Assert(module->hw);

	SercomUsart *const usart_hw = &(module->hw->USART);

#ifdef FEATURE_USART_SYNC_SCHEME_V2
	return (usart_hw->SYNCBUSY.reg);
    25ac:	69d3      	ldr	r3, [r2, #28]
		const struct usart_module *const module)
{
	/* Sanity check */
	Assert(module);

	while (usart_is_syncing(module)) {
    25ae:	2b00      	cmp	r3, #0
    25b0:	d1fc      	bne.n	25ac <STACK_SIZE+0x5ac>
	_usart_wait_for_sync(module);

	switch (transceiver_type) {
		case USART_TRANSCEIVER_RX:
			/* Disable RX */
			usart_hw->CTRLB.reg &= ~SERCOM_USART_CTRLB_RXEN;
    25b2:	6851      	ldr	r1, [r2, #4]
    25b4:	4b10      	ldr	r3, [pc, #64]	; (25f8 <STACK_SIZE+0x5f8>)
    25b6:	400b      	ands	r3, r1
    25b8:	6053      	str	r3, [r2, #4]
			module->receiver_enabled = false;
    25ba:	4b0e      	ldr	r3, [pc, #56]	; (25f4 <STACK_SIZE+0x5f4>)
    25bc:	58e0      	ldr	r0, [r4, r3]
    25be:	7185      	strb	r5, [r0, #6]
				usart_disable_transceiver((struct usart_module*) &motor_serial, USART_TRANSCEIVER_RX);
				usart_write_buffer_job((struct usart_module*) &motor_serial, (uint8_t*)motor.tx_buffer, 7);
    25c0:	4b06      	ldr	r3, [pc, #24]	; (25dc <STACK_SIZE+0x5dc>)
    25c2:	58e3      	ldr	r3, [r4, r3]
    25c4:	1c19      	adds	r1, r3, #0
    25c6:	3119      	adds	r1, #25
    25c8:	2207      	movs	r2, #7
    25ca:	4b0c      	ldr	r3, [pc, #48]	; (25fc <STACK_SIZE+0x5fc>)
    25cc:	58e3      	ldr	r3, [r4, r3]
    25ce:	4798      	blx	r3
			break;
		}
		
			// Timeout for about 15ms
		//vTaskDelayUntil(&xLastWakeTime, (TickType_t)15);
		vTaskSuspend(NULL);
    25d0:	1c28      	adds	r0, r5, #0
    25d2:	4b0d      	ldr	r3, [pc, #52]	; (2608 <STACK_SIZE+0x608>)
    25d4:	58e3      	ldr	r3, [r4, r3]
    25d6:	4798      	blx	r3
	}
    25d8:	f7ff fb96 	bl	1d08 <motor_task+0x78>
    25dc:	000001a8 	.word	0x000001a8
    25e0:	00000150 	.word	0x00000150
    25e4:	00000044 	.word	0x00000044
    25e8:	000000bc 	.word	0x000000bc
    25ec:	00000118 	.word	0x00000118
    25f0:	000001f0 	.word	0x000001f0
    25f4:	000001a0 	.word	0x000001a0
    25f8:	fffdffff 	.word	0xfffdffff
    25fc:	000001e4 	.word	0x000001e4
    2600:	41004400 	.word	0x41004400
    2604:	00000048 	.word	0x00000048
    2608:	00000120 	.word	0x00000120

0000260c <_sercom_default_handler>:
 */
static void _sercom_default_handler(
		const uint8_t instance)
{
	Assert(false);
}
    260c:	4770      	bx	lr
    260e:	46c0      	nop			; (mov r8, r8)

00002610 <_sercom_set_handler>:
 * \param[in]  interrupt_handler  Pointer to instance callback handler.
 */
void _sercom_set_handler(
		const uint8_t instance,
		const sercom_handler_t interrupt_handler)
{
    2610:	b530      	push	{r4, r5, lr}
    2612:	4a0f      	ldr	r2, [pc, #60]	; (2650 <_sercom_set_handler+0x40>)
    2614:	447a      	add	r2, pc
	/* Initialize handlers with default handler and device instances with 0 */
	if (_handler_table_initialized == false) {
    2616:	4b0f      	ldr	r3, [pc, #60]	; (2654 <_sercom_set_handler+0x44>)
    2618:	447b      	add	r3, pc
    261a:	781b      	ldrb	r3, [r3, #0]
    261c:	2b00      	cmp	r3, #0
    261e:	d110      	bne.n	2642 <_sercom_set_handler+0x32>
		for (uint32_t i = 0; i < SERCOM_INST_NUM; i++) {
			_sercom_interrupt_handlers[i] = &_sercom_default_handler;
    2620:	4b0d      	ldr	r3, [pc, #52]	; (2658 <_sercom_set_handler+0x48>)
    2622:	447b      	add	r3, pc
    2624:	4d0d      	ldr	r5, [pc, #52]	; (265c <_sercom_set_handler+0x4c>)
    2626:	447d      	add	r5, pc
    2628:	605d      	str	r5, [r3, #4]
			_sercom_instances[i] = NULL;
    262a:	4c0d      	ldr	r4, [pc, #52]	; (2660 <_sercom_set_handler+0x50>)
    262c:	5912      	ldr	r2, [r2, r4]
    262e:	2400      	movs	r4, #0
    2630:	6014      	str	r4, [r2, #0]
		const sercom_handler_t interrupt_handler)
{
	/* Initialize handlers with default handler and device instances with 0 */
	if (_handler_table_initialized == false) {
		for (uint32_t i = 0; i < SERCOM_INST_NUM; i++) {
			_sercom_interrupt_handlers[i] = &_sercom_default_handler;
    2632:	609d      	str	r5, [r3, #8]
			_sercom_instances[i] = NULL;
    2634:	6054      	str	r4, [r2, #4]
		const sercom_handler_t interrupt_handler)
{
	/* Initialize handlers with default handler and device instances with 0 */
	if (_handler_table_initialized == false) {
		for (uint32_t i = 0; i < SERCOM_INST_NUM; i++) {
			_sercom_interrupt_handlers[i] = &_sercom_default_handler;
    2636:	60dd      	str	r5, [r3, #12]
			_sercom_instances[i] = NULL;
    2638:	6094      	str	r4, [r2, #8]
		const sercom_handler_t interrupt_handler)
{
	/* Initialize handlers with default handler and device instances with 0 */
	if (_handler_table_initialized == false) {
		for (uint32_t i = 0; i < SERCOM_INST_NUM; i++) {
			_sercom_interrupt_handlers[i] = &_sercom_default_handler;
    263a:	611d      	str	r5, [r3, #16]
			_sercom_instances[i] = NULL;
    263c:	60d4      	str	r4, [r2, #12]
		}

		_handler_table_initialized = true;
    263e:	2201      	movs	r2, #1
    2640:	701a      	strb	r2, [r3, #0]
	}

	/* Save interrupt handler */
	_sercom_interrupt_handlers[instance] = interrupt_handler;
    2642:	0080      	lsls	r0, r0, #2
    2644:	4b07      	ldr	r3, [pc, #28]	; (2664 <_sercom_set_handler+0x54>)
    2646:	447b      	add	r3, pc
    2648:	1818      	adds	r0, r3, r0
    264a:	6041      	str	r1, [r0, #4]
}
    264c:	bd30      	pop	{r4, r5, pc}
    264e:	46c0      	nop			; (mov r8, r8)
    2650:	0000345c 	.word	0x0000345c
    2654:	1fffde64 	.word	0x1fffde64
    2658:	1fffde5a 	.word	0x1fffde5a
    265c:	ffffffe3 	.word	0xffffffe3
    2660:	000000d0 	.word	0x000000d0
    2664:	1fffde36 	.word	0x1fffde36

00002668 <_sercom_get_interrupt_vector>:
 * \retval SYSTEM_INTERRUPT_MODULE_SERCOM6
 * \retval SYSTEM_INTERRUPT_MODULE_SERCOM7
 */
enum system_interrupt_vector _sercom_get_interrupt_vector(
		Sercom *const sercom_instance)
{
    2668:	b570      	push	{r4, r5, r6, lr}
    266a:	b084      	sub	sp, #16
    266c:	1c06      	adds	r6, r0, #0
    266e:	4c08      	ldr	r4, [pc, #32]	; (2690 <_sercom_get_interrupt_vector+0x28>)
    2670:	447c      	add	r4, pc
	const uint8_t sercom_int_vectors[SERCOM_INST_NUM] =
    2672:	ad03      	add	r5, sp, #12
    2674:	1c28      	adds	r0, r5, #0
    2676:	4907      	ldr	r1, [pc, #28]	; (2694 <_sercom_get_interrupt_vector+0x2c>)
    2678:	4479      	add	r1, pc
    267a:	2204      	movs	r2, #4
    267c:	4b06      	ldr	r3, [pc, #24]	; (2698 <_sercom_get_interrupt_vector+0x30>)
    267e:	58e3      	ldr	r3, [r4, r3]
    2680:	4798      	blx	r3
		{
			MREPEAT(SERCOM_INST_NUM, _SERCOM_INTERRUPT_VECT_NUM, ~)
		};

	/* Retrieve the index of the SERCOM being requested */
	uint8_t instance_index = _sercom_get_sercom_inst_index(sercom_instance);
    2682:	1c30      	adds	r0, r6, #0
    2684:	4b05      	ldr	r3, [pc, #20]	; (269c <_sercom_get_interrupt_vector+0x34>)
    2686:	58e3      	ldr	r3, [r4, r3]
    2688:	4798      	blx	r3

	/* Get the vector number from the lookup table for the requested SERCOM */
	return (enum system_interrupt_vector)sercom_int_vectors[instance_index];
    268a:	5628      	ldrsb	r0, [r5, r0]
}
    268c:	b004      	add	sp, #16
    268e:	bd70      	pop	{r4, r5, r6, pc}
    2690:	00003400 	.word	0x00003400
    2694:	000033b8 	.word	0x000033b8
    2698:	00000054 	.word	0x00000054
    269c:	000001e0 	.word	0x000001e0

000026a0 <SERCOM0_Handler>:

/** Auto-generate a set of interrupt handlers for each SERCOM in the device */
MREPEAT(SERCOM_INST_NUM, _SERCOM_INTERRUPT_HANDLER, ~)
    26a0:	b508      	push	{r3, lr}
    26a2:	4b03      	ldr	r3, [pc, #12]	; (26b0 <SERCOM0_Handler+0x10>)
    26a4:	447b      	add	r3, pc
    26a6:	685b      	ldr	r3, [r3, #4]
    26a8:	2000      	movs	r0, #0
    26aa:	4798      	blx	r3
    26ac:	bd08      	pop	{r3, pc}
    26ae:	46c0      	nop			; (mov r8, r8)
    26b0:	1fffddd8 	.word	0x1fffddd8

000026b4 <SERCOM1_Handler>:
    26b4:	b508      	push	{r3, lr}
    26b6:	4b03      	ldr	r3, [pc, #12]	; (26c4 <SERCOM1_Handler+0x10>)
    26b8:	447b      	add	r3, pc
    26ba:	689b      	ldr	r3, [r3, #8]
    26bc:	2001      	movs	r0, #1
    26be:	4798      	blx	r3
    26c0:	bd08      	pop	{r3, pc}
    26c2:	46c0      	nop			; (mov r8, r8)
    26c4:	1fffddc4 	.word	0x1fffddc4

000026c8 <SERCOM2_Handler>:
    26c8:	b508      	push	{r3, lr}
    26ca:	4b03      	ldr	r3, [pc, #12]	; (26d8 <SERCOM2_Handler+0x10>)
    26cc:	447b      	add	r3, pc
    26ce:	68db      	ldr	r3, [r3, #12]
    26d0:	2002      	movs	r0, #2
    26d2:	4798      	blx	r3
    26d4:	bd08      	pop	{r3, pc}
    26d6:	46c0      	nop			; (mov r8, r8)
    26d8:	1fffddb0 	.word	0x1fffddb0

000026dc <SERCOM3_Handler>:
    26dc:	b508      	push	{r3, lr}
    26de:	4b03      	ldr	r3, [pc, #12]	; (26ec <SERCOM3_Handler+0x10>)
    26e0:	447b      	add	r3, pc
    26e2:	691b      	ldr	r3, [r3, #16]
    26e4:	2003      	movs	r0, #3
    26e6:	4798      	blx	r3
    26e8:	bd08      	pop	{r3, pc}
    26ea:	46c0      	nop			; (mov r8, r8)
    26ec:	1fffdd9c 	.word	0x1fffdd9c

000026f0 <usart_init>:
 */
enum status_code usart_init(
		struct usart_module *const module,
		Sercom *const hw,
		const struct usart_config *const config)
{
    26f0:	b5f0      	push	{r4, r5, r6, r7, lr}
    26f2:	465f      	mov	r7, fp
    26f4:	4656      	mov	r6, sl
    26f6:	464d      	mov	r5, r9
    26f8:	4644      	mov	r4, r8
    26fa:	b4f0      	push	{r4, r5, r6, r7}
    26fc:	b09b      	sub	sp, #108	; 0x6c
    26fe:	1c06      	adds	r6, r0, #0
    2700:	1c0c      	adds	r4, r1, #0
    2702:	9208      	str	r2, [sp, #32]
    2704:	4dc6      	ldr	r5, [pc, #792]	; (2a20 <usart_init+0x330>)
    2706:	447d      	add	r5, pc
    2708:	9509      	str	r5, [sp, #36]	; 0x24
	Assert(config);

	enum status_code status_code = STATUS_OK;

	/* Assign module pointer to software instance struct */
	module->hw = hw;
    270a:	6031      	str	r1, [r6, #0]

	/* Get a pointer to the hardware module instance */
	SercomUsart *const usart_hw = &(module->hw->USART);

	uint32_t sercom_index = _sercom_get_sercom_inst_index(module->hw);
    270c:	1c08      	adds	r0, r1, #0
    270e:	4bc5      	ldr	r3, [pc, #788]	; (2a24 <usart_init+0x334>)
    2710:	58eb      	ldr	r3, [r5, r3]
    2712:	4798      	blx	r3
    2714:	1c02      	adds	r2, r0, #0
#else
	pm_index     = sercom_index + PM_APBCMASK_SERCOM0_Pos;
	gclk_index   = sercom_index + SERCOM0_GCLK_ID_CORE;
#endif

	if (usart_hw->CTRLA.reg & SERCOM_USART_CTRLA_SWRST) {
    2716:	6823      	ldr	r3, [r4, #0]
		/* The module is busy resetting itself */
		return STATUS_BUSY;
    2718:	2005      	movs	r0, #5
#else
	pm_index     = sercom_index + PM_APBCMASK_SERCOM0_Pos;
	gclk_index   = sercom_index + SERCOM0_GCLK_ID_CORE;
#endif

	if (usart_hw->CTRLA.reg & SERCOM_USART_CTRLA_SWRST) {
    271a:	07df      	lsls	r7, r3, #31
    271c:	d500      	bpl.n	2720 <usart_init+0x30>
    271e:	e177      	b.n	2a10 <usart_init+0x320>
		/* The module is busy resetting itself */
		return STATUS_BUSY;
	}

	if (usart_hw->CTRLA.reg & SERCOM_USART_CTRLA_ENABLE) {
    2720:	6823      	ldr	r3, [r4, #0]
		/* Check the module is enabled */
		return STATUS_ERR_DENIED;
    2722:	201c      	movs	r0, #28
	if (usart_hw->CTRLA.reg & SERCOM_USART_CTRLA_SWRST) {
		/* The module is busy resetting itself */
		return STATUS_BUSY;
	}

	if (usart_hw->CTRLA.reg & SERCOM_USART_CTRLA_ENABLE) {
    2724:	0799      	lsls	r1, r3, #30
    2726:	d500      	bpl.n	272a <usart_init+0x3a>
    2728:	e172      	b.n	2a10 <usart_init+0x320>
		case SYSTEM_CLOCK_APB_APBB:
			PM->APBBMASK.reg |= mask;
			break;

		case SYSTEM_CLOCK_APB_APBC:
			PM->APBCMASK.reg |= mask;
    272a:	4bbf      	ldr	r3, [pc, #764]	; (2a28 <usart_init+0x338>)
    272c:	6a18      	ldr	r0, [r3, #32]
#else
	pm_index     = sercom_index + MCLK_APBCMASK_SERCOM0_Pos;
	gclk_index   = sercom_index + SERCOM0_GCLK_ID_CORE;
#endif
#else
	pm_index     = sercom_index + PM_APBCMASK_SERCOM0_Pos;
    272e:	1c95      	adds	r5, r2, #2
		system_apb_clock_set_mask(SYSTEM_CLOCK_APB_APBD, 1 << pm_index);
	} else {
		system_apb_clock_set_mask(SYSTEM_CLOCK_APB_APBC, 1 << pm_index);	
	}
#else
	system_apb_clock_set_mask(SYSTEM_CLOCK_APB_APBC, 1 << pm_index);
    2730:	2701      	movs	r7, #1
    2732:	1c39      	adds	r1, r7, #0
    2734:	40a9      	lsls	r1, r5
    2736:	4301      	orrs	r1, r0
    2738:	6219      	str	r1, [r3, #32]
#endif

	/* Set up the GCLK for the module */
	struct system_gclk_chan_config gclk_chan_conf;
	system_gclk_chan_get_config_defaults(&gclk_chan_conf);
	gclk_chan_conf.source_generator = config->generator_source;
    273a:	232d      	movs	r3, #45	; 0x2d
    273c:	9d08      	ldr	r5, [sp, #32]
    273e:	1c1f      	adds	r7, r3, #0
    2740:	5ceb      	ldrb	r3, [r5, r3]
    2742:	a919      	add	r1, sp, #100	; 0x64
    2744:	700b      	strb	r3, [r1, #0]
	pm_index     = sercom_index + MCLK_APBCMASK_SERCOM0_Pos;
	gclk_index   = sercom_index + SERCOM0_GCLK_ID_CORE;
#endif
#else
	pm_index     = sercom_index + PM_APBCMASK_SERCOM0_Pos;
	gclk_index   = sercom_index + SERCOM0_GCLK_ID_CORE;
    2746:	3214      	adds	r2, #20

	/* Set up the GCLK for the module */
	struct system_gclk_chan_config gclk_chan_conf;
	system_gclk_chan_get_config_defaults(&gclk_chan_conf);
	gclk_chan_conf.source_generator = config->generator_source;
	system_gclk_chan_set_config(gclk_index, &gclk_chan_conf);
    2748:	b2d2      	uxtb	r2, r2
    274a:	4691      	mov	r9, r2
    274c:	1c10      	adds	r0, r2, #0
    274e:	4bb7      	ldr	r3, [pc, #732]	; (2a2c <usart_init+0x33c>)
    2750:	9d09      	ldr	r5, [sp, #36]	; 0x24
    2752:	58eb      	ldr	r3, [r5, r3]
    2754:	4798      	blx	r3
	system_gclk_chan_enable(gclk_index);
    2756:	4648      	mov	r0, r9
    2758:	4bb5      	ldr	r3, [pc, #724]	; (2a30 <usart_init+0x340>)
    275a:	58eb      	ldr	r3, [r5, r3]
    275c:	4798      	blx	r3
	sercom_set_gclk_generator(config->generator_source, false);
    275e:	9d08      	ldr	r5, [sp, #32]
    2760:	5de8      	ldrb	r0, [r5, r7]
    2762:	2100      	movs	r1, #0
    2764:	4bb3      	ldr	r3, [pc, #716]	; (2a34 <usart_init+0x344>)
    2766:	9d09      	ldr	r5, [sp, #36]	; 0x24
    2768:	58eb      	ldr	r3, [r5, r3]
    276a:	4798      	blx	r3

	/* Set character size */
	module->character_size = config->character_size;
    276c:	9d08      	ldr	r5, [sp, #32]
    276e:	7aeb      	ldrb	r3, [r5, #11]
    2770:	7173      	strb	r3, [r6, #5]

	/* Set transmitter and receiver status */
	module->receiver_enabled = config->receiver_enable;
    2772:	2324      	movs	r3, #36	; 0x24
    2774:	5ceb      	ldrb	r3, [r5, r3]
    2776:	71b3      	strb	r3, [r6, #6]
	module->transmitter_enabled = config->transmitter_enable;
    2778:	2325      	movs	r3, #37	; 0x25
    277a:	5ceb      	ldrb	r3, [r5, r3]
    277c:	71f3      	strb	r3, [r6, #7]

#ifdef FEATURE_USART_LIN_SLAVE
	module->lin_slave_enabled = config->lin_slave_enable;
    277e:	7eeb      	ldrb	r3, [r5, #27]
    2780:	7233      	strb	r3, [r6, #8]
#endif
#ifdef FEATURE_USART_START_FRAME_DECTION
	module->start_frame_detection_enabled = config->start_frame_detection_enable;
    2782:	7f2b      	ldrb	r3, [r5, #28]
    2784:	7273      	strb	r3, [r6, #9]
	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);

	/* Get a pointer to the hardware module instance */
	SercomUsart *const usart_hw = &(module->hw->USART);
    2786:	6837      	ldr	r7, [r6, #0]
    2788:	46b9      	mov	r9, r7

	/* Index for generic clock */
	uint32_t sercom_index = _sercom_get_sercom_inst_index(module->hw);
    278a:	1c38      	adds	r0, r7, #0
    278c:	4ba5      	ldr	r3, [pc, #660]	; (2a24 <usart_init+0x334>)
    278e:	9d09      	ldr	r5, [sp, #36]	; 0x24
    2790:	58eb      	ldr	r3, [r5, r3]
    2792:	4798      	blx	r3
	uint32_t gclk_index   = sercom_index + SERCOM0_GCLK_ID_CORE;
    2794:	3014      	adds	r0, #20
	uint32_t ctrla = 0;
	uint32_t ctrlb = 0;
#ifdef FEATURE_USART_ISO7816
	uint32_t ctrlc = 0;
#endif
	uint16_t baud  = 0;
    2796:	2200      	movs	r2, #0
    2798:	466b      	mov	r3, sp
    279a:	334e      	adds	r3, #78	; 0x4e
    279c:	801a      	strh	r2, [r3, #0]

	enum sercom_asynchronous_operation_mode mode = SERCOM_ASYNC_OPERATION_MODE_ARITHMETIC;
	enum sercom_asynchronous_sample_num sample_num = SERCOM_ASYNC_SAMPLE_NUM_16;

#ifdef FEATURE_USART_OVER_SAMPLE
	switch (config->sample_rate) {
    279e:	9d08      	ldr	r5, [sp, #32]
    27a0:	8a2d      	ldrh	r5, [r5, #16]
    27a2:	46a8      	mov	r8, r5
    27a4:	2380      	movs	r3, #128	; 0x80
    27a6:	01db      	lsls	r3, r3, #7
    27a8:	429d      	cmp	r5, r3
    27aa:	d01c      	beq.n	27e6 <usart_init+0xf6>
    27ac:	2380      	movs	r3, #128	; 0x80
    27ae:	01db      	lsls	r3, r3, #7
    27b0:	429d      	cmp	r5, r3
    27b2:	d804      	bhi.n	27be <usart_init+0xce>
    27b4:	2380      	movs	r3, #128	; 0x80
    27b6:	019b      	lsls	r3, r3, #6
    27b8:	429d      	cmp	r5, r3
    27ba:	d00e      	beq.n	27da <usart_init+0xea>
    27bc:	e007      	b.n	27ce <usart_init+0xde>
    27be:	23c0      	movs	r3, #192	; 0xc0
    27c0:	01db      	lsls	r3, r3, #7
    27c2:	429d      	cmp	r5, r3
    27c4:	d00c      	beq.n	27e0 <usart_init+0xf0>
    27c6:	2380      	movs	r3, #128	; 0x80
    27c8:	021b      	lsls	r3, r3, #8
    27ca:	429d      	cmp	r5, r3
    27cc:	d002      	beq.n	27d4 <usart_init+0xe4>
#endif
	uint16_t baud  = 0;
	uint32_t transfer_mode;

	enum sercom_asynchronous_operation_mode mode = SERCOM_ASYNC_OPERATION_MODE_ARITHMETIC;
	enum sercom_asynchronous_sample_num sample_num = SERCOM_ASYNC_SAMPLE_NUM_16;
    27ce:	2710      	movs	r7, #16
	uint32_t ctrlc = 0;
#endif
	uint16_t baud  = 0;
	uint32_t transfer_mode;

	enum sercom_asynchronous_operation_mode mode = SERCOM_ASYNC_OPERATION_MODE_ARITHMETIC;
    27d0:	2500      	movs	r5, #0
    27d2:	e00a      	b.n	27ea <usart_init+0xfa>
			mode = SERCOM_ASYNC_OPERATION_MODE_ARITHMETIC;
			sample_num = SERCOM_ASYNC_SAMPLE_NUM_8;
			break;
		case USART_SAMPLE_RATE_3X_ARITHMETIC:
			mode = SERCOM_ASYNC_OPERATION_MODE_ARITHMETIC;
			sample_num = SERCOM_ASYNC_SAMPLE_NUM_3;
    27d4:	2703      	movs	r7, #3
		case USART_SAMPLE_RATE_8X_ARITHMETIC:
			mode = SERCOM_ASYNC_OPERATION_MODE_ARITHMETIC;
			sample_num = SERCOM_ASYNC_SAMPLE_NUM_8;
			break;
		case USART_SAMPLE_RATE_3X_ARITHMETIC:
			mode = SERCOM_ASYNC_OPERATION_MODE_ARITHMETIC;
    27d6:	2500      	movs	r5, #0
    27d8:	e007      	b.n	27ea <usart_init+0xfa>
			sample_num = SERCOM_ASYNC_SAMPLE_NUM_3;
			break;
		case USART_SAMPLE_RATE_16X_FRACTIONAL:
			mode = SERCOM_ASYNC_OPERATION_MODE_FRACTIONAL;
			sample_num = SERCOM_ASYNC_SAMPLE_NUM_16;
    27da:	2710      	movs	r7, #16
		case USART_SAMPLE_RATE_3X_ARITHMETIC:
			mode = SERCOM_ASYNC_OPERATION_MODE_ARITHMETIC;
			sample_num = SERCOM_ASYNC_SAMPLE_NUM_3;
			break;
		case USART_SAMPLE_RATE_16X_FRACTIONAL:
			mode = SERCOM_ASYNC_OPERATION_MODE_FRACTIONAL;
    27dc:	2501      	movs	r5, #1
    27de:	e004      	b.n	27ea <usart_init+0xfa>
			sample_num = SERCOM_ASYNC_SAMPLE_NUM_16;
			break;
		case USART_SAMPLE_RATE_8X_FRACTIONAL:
			mode = SERCOM_ASYNC_OPERATION_MODE_FRACTIONAL;
			sample_num = SERCOM_ASYNC_SAMPLE_NUM_8;
    27e0:	2708      	movs	r7, #8
		case USART_SAMPLE_RATE_16X_FRACTIONAL:
			mode = SERCOM_ASYNC_OPERATION_MODE_FRACTIONAL;
			sample_num = SERCOM_ASYNC_SAMPLE_NUM_16;
			break;
		case USART_SAMPLE_RATE_8X_FRACTIONAL:
			mode = SERCOM_ASYNC_OPERATION_MODE_FRACTIONAL;
    27e2:	2501      	movs	r5, #1
    27e4:	e001      	b.n	27ea <usart_init+0xfa>
			mode = SERCOM_ASYNC_OPERATION_MODE_ARITHMETIC;
			sample_num = SERCOM_ASYNC_SAMPLE_NUM_16;
			break;
		case USART_SAMPLE_RATE_8X_ARITHMETIC:
			mode = SERCOM_ASYNC_OPERATION_MODE_ARITHMETIC;
			sample_num = SERCOM_ASYNC_SAMPLE_NUM_8;
    27e6:	2708      	movs	r7, #8
		case USART_SAMPLE_RATE_16X_ARITHMETIC:
			mode = SERCOM_ASYNC_OPERATION_MODE_ARITHMETIC;
			sample_num = SERCOM_ASYNC_SAMPLE_NUM_16;
			break;
		case USART_SAMPLE_RATE_8X_ARITHMETIC:
			mode = SERCOM_ASYNC_OPERATION_MODE_ARITHMETIC;
    27e8:	2500      	movs	r5, #0
			break;
	}
#endif

	/* Set data order, internal muxing, and clock polarity */
	ctrla = (uint32_t)config->data_order |
    27ea:	9908      	ldr	r1, [sp, #32]
    27ec:	6809      	ldr	r1, [r1, #0]
    27ee:	910a      	str	r1, [sp, #40]	; 0x28
		(uint32_t)config->mux_setting |
    27f0:	9a08      	ldr	r2, [sp, #32]
    27f2:	68d2      	ldr	r2, [r2, #12]
    27f4:	920c      	str	r2, [sp, #48]	; 0x30
	#ifdef FEATURE_USART_OVER_SAMPLE
		config->sample_adjustment |
    27f6:	9b08      	ldr	r3, [sp, #32]
    27f8:	695b      	ldr	r3, [r3, #20]
    27fa:	930d      	str	r3, [sp, #52]	; 0x34
		config->sample_rate |
	#endif
	#ifdef FEATURE_USART_IMMEDIATE_BUFFER_OVERFLOW_NOTIFICATION
		(config->immediate_buffer_overflow_notification << SERCOM_USART_CTRLA_IBON_Pos) |
    27fc:	9908      	ldr	r1, [sp, #32]
    27fe:	7e09      	ldrb	r1, [r1, #24]
    2800:	910e      	str	r1, [sp, #56]	; 0x38
	#endif
		(config->clock_polarity_inverted << SERCOM_USART_CTRLA_CPOL_Pos);
    2802:	2326      	movs	r3, #38	; 0x26
    2804:	9a08      	ldr	r2, [sp, #32]
    2806:	5cd3      	ldrb	r3, [r2, r3]
    2808:	469b      	mov	fp, r3

	enum status_code status_code = STATUS_OK;

	transfer_mode = (uint32_t)config->transfer_mode;
    280a:	6853      	ldr	r3, [r2, #4]
    280c:	469a      	mov	sl, r3
#ifdef FEATURE_USART_ISO7816
	if(config->iso7816_config.enabled) {
		baud = config->baudrate;
	} else {
#endif
	switch (transfer_mode)
    280e:	2b00      	cmp	r3, #0
    2810:	d017      	beq.n	2842 <usart_init+0x152>
    2812:	2380      	movs	r3, #128	; 0x80
    2814:	055b      	lsls	r3, r3, #21
    2816:	459a      	cmp	sl, r3
    2818:	d13c      	bne.n	2894 <usart_init+0x1a4>
	{
		case USART_TRANSFER_SYNCHRONOUSLY:
			if (!config->use_external_clock) {
    281a:	2327      	movs	r3, #39	; 0x27
    281c:	5cd3      	ldrb	r3, [r2, r3]
    281e:	2b00      	cmp	r3, #0
    2820:	d13c      	bne.n	289c <usart_init+0x1ac>
				status_code = _sercom_get_sync_baud_val(config->baudrate,
    2822:	6a15      	ldr	r5, [r2, #32]
    2824:	b2c0      	uxtb	r0, r0
    2826:	4b84      	ldr	r3, [pc, #528]	; (2a38 <usart_init+0x348>)
    2828:	9a09      	ldr	r2, [sp, #36]	; 0x24
    282a:	58d3      	ldr	r3, [r2, r3]
    282c:	4798      	blx	r3
    282e:	1c01      	adds	r1, r0, #0
    2830:	1c28      	adds	r0, r5, #0
    2832:	466a      	mov	r2, sp
    2834:	324e      	adds	r2, #78	; 0x4e
    2836:	4b81      	ldr	r3, [pc, #516]	; (2a3c <usart_init+0x34c>)
    2838:	9d09      	ldr	r5, [sp, #36]	; 0x24
    283a:	58eb      	ldr	r3, [r5, r3]
    283c:	4798      	blx	r3
    283e:	1c03      	adds	r3, r0, #0
    2840:	e029      	b.n	2896 <usart_init+0x1a6>
			}

			break;

		case USART_TRANSFER_ASYNCHRONOUSLY:
			if (config->use_external_clock) {
    2842:	2327      	movs	r3, #39	; 0x27
    2844:	9908      	ldr	r1, [sp, #32]
    2846:	5ccb      	ldrb	r3, [r1, r3]
    2848:	2b00      	cmp	r3, #0
    284a:	d00f      	beq.n	286c <usart_init+0x17c>
				status_code =
    284c:	6a0a      	ldr	r2, [r1, #32]
    284e:	9207      	str	r2, [sp, #28]
    2850:	6a8b      	ldr	r3, [r1, #40]	; 0x28
    2852:	9306      	str	r3, [sp, #24]
    2854:	9700      	str	r7, [sp, #0]
    2856:	1c10      	adds	r0, r2, #0
    2858:	1c19      	adds	r1, r3, #0
    285a:	466a      	mov	r2, sp
    285c:	324e      	adds	r2, #78	; 0x4e
    285e:	1c2b      	adds	r3, r5, #0
    2860:	4d77      	ldr	r5, [pc, #476]	; (2a40 <usart_init+0x350>)
    2862:	9f09      	ldr	r7, [sp, #36]	; 0x24
    2864:	597f      	ldr	r7, [r7, r5]
    2866:	47b8      	blx	r7
    2868:	1c03      	adds	r3, r0, #0
    286a:	e014      	b.n	2896 <usart_init+0x1a6>
						_sercom_get_async_baud_val(config->baudrate,
							config->ext_clock_freq, &baud, mode, sample_num);
			} else {
				status_code =
						_sercom_get_async_baud_val(config->baudrate,
    286c:	9908      	ldr	r1, [sp, #32]
    286e:	6a09      	ldr	r1, [r1, #32]
    2870:	9110      	str	r1, [sp, #64]	; 0x40
    2872:	b2c0      	uxtb	r0, r0
    2874:	4b70      	ldr	r3, [pc, #448]	; (2a38 <usart_init+0x348>)
    2876:	9a09      	ldr	r2, [sp, #36]	; 0x24
    2878:	58d3      	ldr	r3, [r2, r3]
    287a:	4798      	blx	r3
    287c:	1c01      	adds	r1, r0, #0
			if (config->use_external_clock) {
				status_code =
						_sercom_get_async_baud_val(config->baudrate,
							config->ext_clock_freq, &baud, mode, sample_num);
			} else {
				status_code =
    287e:	9700      	str	r7, [sp, #0]
    2880:	9810      	ldr	r0, [sp, #64]	; 0x40
    2882:	466a      	mov	r2, sp
    2884:	324e      	adds	r2, #78	; 0x4e
    2886:	1c2b      	adds	r3, r5, #0
    2888:	4d6d      	ldr	r5, [pc, #436]	; (2a40 <usart_init+0x350>)
    288a:	9f09      	ldr	r7, [sp, #36]	; 0x24
    288c:	597f      	ldr	r7, [r7, r5]
    288e:	47b8      	blx	r7
    2890:	1c03      	adds	r3, r0, #0
    2892:	e000      	b.n	2896 <usart_init+0x1a6>
	#ifdef FEATURE_USART_IMMEDIATE_BUFFER_OVERFLOW_NOTIFICATION
		(config->immediate_buffer_overflow_notification << SERCOM_USART_CTRLA_IBON_Pos) |
	#endif
		(config->clock_polarity_inverted << SERCOM_USART_CTRLA_CPOL_Pos);

	enum status_code status_code = STATUS_OK;
    2894:	2300      	movs	r3, #0
    2896:	1e18      	subs	r0, r3, #0

			break;
	}

	/* Check if calculating the baudrate failed */
	if (status_code != STATUS_OK) {
    2898:	d000      	beq.n	289c <usart_init+0x1ac>
    289a:	e0b9      	b.n	2a10 <usart_init+0x320>
#ifdef FEATURE_USART_ISO7816
	}
#endif

#ifdef FEATURE_USART_IRDA
	if(config->encoding_format_enable) {
    289c:	9d08      	ldr	r5, [sp, #32]
    289e:	7e6b      	ldrb	r3, [r5, #25]
    28a0:	2b00      	cmp	r3, #0
    28a2:	d002      	beq.n	28aa <usart_init+0x1ba>
		usart_hw->RXPL.reg = config->receive_pulse_length;
    28a4:	7eab      	ldrb	r3, [r5, #26]
    28a6:	464f      	mov	r7, r9
    28a8:	73bb      	strb	r3, [r7, #14]
{
	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);

	SercomUsart *const usart_hw = &(module->hw->USART);
    28aa:	6832      	ldr	r2, [r6, #0]
    28ac:	9f08      	ldr	r7, [sp, #32]
    28ae:	9d09      	ldr	r5, [sp, #36]	; 0x24

#ifdef FEATURE_USART_SYNC_SCHEME_V2
	return (usart_hw->SYNCBUSY.reg);
    28b0:	69d3      	ldr	r3, [r2, #28]
		const struct usart_module *const module)
{
	/* Sanity check */
	Assert(module);

	while (usart_is_syncing(module)) {
    28b2:	2b00      	cmp	r3, #0
    28b4:	d1fc      	bne.n	28b0 <usart_init+0x1c0>
    28b6:	9708      	str	r7, [sp, #32]
    28b8:	9509      	str	r5, [sp, #36]	; 0x24

	/* Wait until synchronization is complete */
	_usart_wait_for_sync(module);

	/*Set baud val */
	usart_hw->BAUD.reg = baud;
    28ba:	466b      	mov	r3, sp
    28bc:	334e      	adds	r3, #78	; 0x4e
    28be:	881b      	ldrh	r3, [r3, #0]
    28c0:	4648      	mov	r0, r9
    28c2:	8183      	strh	r3, [r0, #12]
			break;
	}
#endif

	/* Set data order, internal muxing, and clock polarity */
	ctrla = (uint32_t)config->data_order |
    28c4:	990c      	ldr	r1, [sp, #48]	; 0x30
    28c6:	9d0a      	ldr	r5, [sp, #40]	; 0x28
    28c8:	4329      	orrs	r1, r5
		(uint32_t)config->mux_setting |
    28ca:	9f0d      	ldr	r7, [sp, #52]	; 0x34
    28cc:	4339      	orrs	r1, r7
	#ifdef FEATURE_USART_OVER_SAMPLE
		config->sample_adjustment |
    28ce:	4650      	mov	r0, sl
    28d0:	4301      	orrs	r1, r0
		config->sample_rate |
    28d2:	4642      	mov	r2, r8
    28d4:	4311      	orrs	r1, r2
	#endif
	#ifdef FEATURE_USART_IMMEDIATE_BUFFER_OVERFLOW_NOTIFICATION
		(config->immediate_buffer_overflow_notification << SERCOM_USART_CTRLA_IBON_Pos) |
    28d6:	9d0e      	ldr	r5, [sp, #56]	; 0x38
    28d8:	022b      	lsls	r3, r5, #8
			break;
	}
#endif

	/* Set data order, internal muxing, and clock polarity */
	ctrla = (uint32_t)config->data_order |
    28da:	4319      	orrs	r1, r3
		config->sample_rate |
	#endif
	#ifdef FEATURE_USART_IMMEDIATE_BUFFER_OVERFLOW_NOTIFICATION
		(config->immediate_buffer_overflow_notification << SERCOM_USART_CTRLA_IBON_Pos) |
	#endif
		(config->clock_polarity_inverted << SERCOM_USART_CTRLA_CPOL_Pos);
    28dc:	465f      	mov	r7, fp
    28de:	077b      	lsls	r3, r7, #29

	/*Set baud val */
	usart_hw->BAUD.reg = baud;

	/* Set sample mode */
	ctrla |= transfer_mode;
    28e0:	4319      	orrs	r1, r3

	if (config->use_external_clock == false) {
    28e2:	2327      	movs	r3, #39	; 0x27
    28e4:	9d08      	ldr	r5, [sp, #32]
    28e6:	5ceb      	ldrb	r3, [r5, r3]
    28e8:	2b00      	cmp	r3, #0
    28ea:	d101      	bne.n	28f0 <usart_init+0x200>
		ctrla |= SERCOM_USART_CTRLA_MODE(0x1);
    28ec:	2304      	movs	r3, #4
    28ee:	4319      	orrs	r1, r3
	ctrlb =  
		#ifdef FEATURE_USART_IRDA
			(config->encoding_format_enable << SERCOM_USART_CTRLB_ENC_Pos) |
		#endif
		#ifdef FEATURE_USART_START_FRAME_DECTION
			(config->start_frame_detection_enable << SERCOM_USART_CTRLB_SFDE_Pos) |
    28f0:	9d08      	ldr	r5, [sp, #32]
    28f2:	7f28      	ldrb	r0, [r5, #28]
    28f4:	0240      	lsls	r0, r0, #9
	}

	/* Set stopbits and enable transceivers */
	ctrlb =  
		#ifdef FEATURE_USART_IRDA
			(config->encoding_format_enable << SERCOM_USART_CTRLB_ENC_Pos) |
    28f6:	7e6b      	ldrb	r3, [r5, #25]
    28f8:	029b      	lsls	r3, r3, #10
    28fa:	4318      	orrs	r0, r3
		#endif
		#ifdef FEATURE_USART_START_FRAME_DECTION
			(config->start_frame_detection_enable << SERCOM_USART_CTRLB_SFDE_Pos) |
		#endif
		#ifdef FEATURE_USART_COLLISION_DECTION
			(config->collision_detection_enable << SERCOM_USART_CTRLB_COLDEN_Pos) |
    28fc:	7f6b      	ldrb	r3, [r5, #29]
    28fe:	021b      	lsls	r3, r3, #8
	ctrlb =  
		#ifdef FEATURE_USART_IRDA
			(config->encoding_format_enable << SERCOM_USART_CTRLB_ENC_Pos) |
		#endif
		#ifdef FEATURE_USART_START_FRAME_DECTION
			(config->start_frame_detection_enable << SERCOM_USART_CTRLB_SFDE_Pos) |
    2900:	4318      	orrs	r0, r3
		#endif
		#ifdef FEATURE_USART_COLLISION_DECTION
			(config->collision_detection_enable << SERCOM_USART_CTRLB_COLDEN_Pos) |
		#endif
			(config->receiver_enable << SERCOM_USART_CTRLB_RXEN_Pos) |
    2902:	2324      	movs	r3, #36	; 0x24
    2904:	5ceb      	ldrb	r3, [r5, r3]
    2906:	045b      	lsls	r3, r3, #17
		#endif
		#ifdef FEATURE_USART_START_FRAME_DECTION
			(config->start_frame_detection_enable << SERCOM_USART_CTRLB_SFDE_Pos) |
		#endif
		#ifdef FEATURE_USART_COLLISION_DECTION
			(config->collision_detection_enable << SERCOM_USART_CTRLB_COLDEN_Pos) |
    2908:	4318      	orrs	r0, r3
		#endif
			(config->receiver_enable << SERCOM_USART_CTRLB_RXEN_Pos) |
			(config->transmitter_enable << SERCOM_USART_CTRLB_TXEN_Pos);
    290a:	2325      	movs	r3, #37	; 0x25
    290c:	5ceb      	ldrb	r3, [r5, r3]
    290e:	041b      	lsls	r3, r3, #16
			(config->start_frame_detection_enable << SERCOM_USART_CTRLB_SFDE_Pos) |
		#endif
		#ifdef FEATURE_USART_COLLISION_DECTION
			(config->collision_detection_enable << SERCOM_USART_CTRLB_COLDEN_Pos) |
		#endif
			(config->receiver_enable << SERCOM_USART_CTRLB_RXEN_Pos) |
    2910:	4318      	orrs	r0, r3
				ctrlb |= USART_STOPBITS_1;
				break;		
		}
	} else {
#endif
	ctrlb |= (uint32_t)config->character_size;
    2912:	7aeb      	ldrb	r3, [r5, #11]
    2914:	4318      	orrs	r0, r3
	/* Check parity mode bits */
	if (config->parity != USART_PARITY_NONE) {
    2916:	892b      	ldrh	r3, [r5, #8]
    2918:	2bff      	cmp	r3, #255	; 0xff
    291a:	d004      	beq.n	2926 <usart_init+0x236>
		ctrla |= SERCOM_USART_CTRLA_FORM(1);
    291c:	2280      	movs	r2, #128	; 0x80
    291e:	0452      	lsls	r2, r2, #17
    2920:	4311      	orrs	r1, r2
		ctrlb |= config->parity;
    2922:	4318      	orrs	r0, r3
    2924:	e006      	b.n	2934 <usart_init+0x244>
	} else {
#ifdef FEATURE_USART_LIN_SLAVE
		if(config->lin_slave_enable) {
    2926:	9d08      	ldr	r5, [sp, #32]
    2928:	7eeb      	ldrb	r3, [r5, #27]
    292a:	2b00      	cmp	r3, #0
    292c:	d002      	beq.n	2934 <usart_init+0x244>
			ctrla |= SERCOM_USART_CTRLA_FORM(0x4);
    292e:	2380      	movs	r3, #128	; 0x80
    2930:	04db      	lsls	r3, r3, #19
    2932:	4319      	orrs	r1, r3
		ctrla |= config->lin_node;
	}
#endif

	/* Set whether module should run in standby. */
	if (config->run_in_standby || system_is_debugger_present()) {
    2934:	232c      	movs	r3, #44	; 0x2c
    2936:	9d08      	ldr	r5, [sp, #32]
    2938:	5ceb      	ldrb	r3, [r5, r3]
    293a:	2b00      	cmp	r3, #0
    293c:	d103      	bne.n	2946 <usart_init+0x256>
 * \retval false Debugger is not connected to the system
 *
 */
static inline bool system_is_debugger_present(void)
{
	return DSU->STATUSB.reg & DSU_STATUSB_DBGPRES;
    293e:	4b41      	ldr	r3, [pc, #260]	; (2a44 <usart_init+0x354>)
    2940:	789b      	ldrb	r3, [r3, #2]
    2942:	079f      	lsls	r7, r3, #30
    2944:	d501      	bpl.n	294a <usart_init+0x25a>
		ctrla |= SERCOM_USART_CTRLA_RUNSTDBY;
    2946:	2380      	movs	r3, #128	; 0x80
    2948:	4319      	orrs	r1, r3
{
	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);

	SercomUsart *const usart_hw = &(module->hw->USART);
    294a:	6832      	ldr	r2, [r6, #0]
    294c:	9f08      	ldr	r7, [sp, #32]
    294e:	9d09      	ldr	r5, [sp, #36]	; 0x24

#ifdef FEATURE_USART_SYNC_SCHEME_V2
	return (usart_hw->SYNCBUSY.reg);
    2950:	69d3      	ldr	r3, [r2, #28]
		const struct usart_module *const module)
{
	/* Sanity check */
	Assert(module);

	while (usart_is_syncing(module)) {
    2952:	2b00      	cmp	r3, #0
    2954:	d1fc      	bne.n	2950 <usart_init+0x260>
    2956:	9708      	str	r7, [sp, #32]
    2958:	9509      	str	r5, [sp, #36]	; 0x24

	/* Wait until synchronization is complete */
	_usart_wait_for_sync(module);

	/* Write configuration to CTRLB */
	usart_hw->CTRLB.reg = ctrlb;
    295a:	464a      	mov	r2, r9
    295c:	6050      	str	r0, [r2, #4]
{
	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);

	SercomUsart *const usart_hw = &(module->hw->USART);
    295e:	6832      	ldr	r2, [r6, #0]

#ifdef FEATURE_USART_SYNC_SCHEME_V2
	return (usart_hw->SYNCBUSY.reg);
    2960:	69d3      	ldr	r3, [r2, #28]
		const struct usart_module *const module)
{
	/* Sanity check */
	Assert(module);

	while (usart_is_syncing(module)) {
    2962:	2b00      	cmp	r3, #0
    2964:	d1fc      	bne.n	2960 <usart_init+0x270>
    2966:	9708      	str	r7, [sp, #32]
    2968:	9509      	str	r5, [sp, #36]	; 0x24

	/* Wait until synchronization is complete */
	_usart_wait_for_sync(module);

	/* Write configuration to CTRLA */
	usart_hw->CTRLA.reg = ctrla;
    296a:	464b      	mov	r3, r9
    296c:	6019      	str	r1, [r3, #0]
{
	/* Sanity check arguments */
	Assert(config);

	/* Default configuration values */
	config->mux_position = SYSTEM_PINMUX_GPIO;
    296e:	2280      	movs	r2, #128	; 0x80
    2970:	ab18      	add	r3, sp, #96	; 0x60
    2972:	701a      	strb	r2, [r3, #0]
	config->direction    = SYSTEM_PINMUX_PIN_DIR_INPUT;
    2974:	2200      	movs	r2, #0
    2976:	705a      	strb	r2, [r3, #1]
	config->input_pull   = SYSTEM_PINMUX_PIN_PULL_UP;
	config->powersave    = false;
    2978:	70da      	strb	r2, [r3, #3]
	}

	struct system_pinmux_config pin_conf;
	system_pinmux_get_config_defaults(&pin_conf);
	pin_conf.direction = SYSTEM_PINMUX_PIN_DIR_INPUT;
	pin_conf.input_pull = SYSTEM_PINMUX_PIN_PULL_NONE;
    297a:	709a      	strb	r2, [r3, #2]

	uint32_t pad_pinmuxes[] = {
    297c:	6b3d      	ldr	r5, [r7, #48]	; 0x30
    297e:	9514      	str	r5, [sp, #80]	; 0x50
    2980:	6b7f      	ldr	r7, [r7, #52]	; 0x34
    2982:	9715      	str	r7, [sp, #84]	; 0x54
    2984:	9808      	ldr	r0, [sp, #32]
    2986:	6b80      	ldr	r0, [r0, #56]	; 0x38
    2988:	9016      	str	r0, [sp, #88]	; 0x58
    298a:	9908      	ldr	r1, [sp, #32]
    298c:	6bc9      	ldr	r1, [r1, #60]	; 0x3c
    298e:	9117      	str	r1, [sp, #92]	; 0x5c
    2990:	2700      	movs	r7, #0
		if (current_pinmux == PINMUX_DEFAULT) {
			current_pinmux = _sercom_get_default_pad(hw, pad);
		}

		if (current_pinmux != PINMUX_UNUSED) {
			pin_conf.mux_position = current_pinmux & 0xFFFF;
    2992:	aa18      	add	r2, sp, #96	; 0x60
    2994:	9d09      	ldr	r5, [sp, #36]	; 0x24
    2996:	46a0      	mov	r8, r4
    2998:	1c14      	adds	r4, r2, #0
    299a:	b2f9      	uxtb	r1, r7
    299c:	00bb      	lsls	r3, r7, #2
			config->pinmux_pad2, config->pinmux_pad3
		};

	/* Configure the SERCOM pins according to the user configuration */
	for (uint8_t pad = 0; pad < 4; pad++) {
		uint32_t current_pinmux = pad_pinmuxes[pad];
    299e:	aa14      	add	r2, sp, #80	; 0x50
    29a0:	5898      	ldr	r0, [r3, r2]

		if (current_pinmux == PINMUX_DEFAULT) {
    29a2:	2800      	cmp	r0, #0
    29a4:	d103      	bne.n	29ae <usart_init+0x2be>
			current_pinmux = _sercom_get_default_pad(hw, pad);
    29a6:	4640      	mov	r0, r8
    29a8:	4b27      	ldr	r3, [pc, #156]	; (2a48 <usart_init+0x358>)
    29aa:	58eb      	ldr	r3, [r5, r3]
    29ac:	4798      	blx	r3
		}

		if (current_pinmux != PINMUX_UNUSED) {
    29ae:	1c43      	adds	r3, r0, #1
    29b0:	d006      	beq.n	29c0 <usart_init+0x2d0>
			pin_conf.mux_position = current_pinmux & 0xFFFF;
    29b2:	7020      	strb	r0, [r4, #0]
			system_pinmux_pin_set_config(current_pinmux >> 16, &pin_conf);
    29b4:	0c00      	lsrs	r0, r0, #16
    29b6:	b2c0      	uxtb	r0, r0
    29b8:	1c21      	adds	r1, r4, #0
    29ba:	4b24      	ldr	r3, [pc, #144]	; (2a4c <usart_init+0x35c>)
    29bc:	58eb      	ldr	r3, [r5, r3]
    29be:	4798      	blx	r3
    29c0:	3701      	adds	r7, #1
			config->pinmux_pad0, config->pinmux_pad1,
			config->pinmux_pad2, config->pinmux_pad3
		};

	/* Configure the SERCOM pins according to the user configuration */
	for (uint8_t pad = 0; pad < 4; pad++) {
    29c2:	2f04      	cmp	r7, #4
    29c4:	d1e9      	bne.n	299a <usart_init+0x2aa>
	}

#if USART_CALLBACK_MODE == true
	/* Initialize parameters */
	for (uint32_t i = 0; i < USART_CALLBACK_N; i++) {
		module->callback[i]            = NULL;
    29c6:	2300      	movs	r3, #0
    29c8:	60f3      	str	r3, [r6, #12]
    29ca:	6133      	str	r3, [r6, #16]
    29cc:	6173      	str	r3, [r6, #20]
    29ce:	61b3      	str	r3, [r6, #24]
    29d0:	61f3      	str	r3, [r6, #28]
    29d2:	6233      	str	r3, [r6, #32]
	}

	module->tx_buffer_ptr              = NULL;
    29d4:	62b3      	str	r3, [r6, #40]	; 0x28
	module->rx_buffer_ptr              = NULL;
    29d6:	6273      	str	r3, [r6, #36]	; 0x24
	module->remaining_tx_buffer_length = 0x0000;
    29d8:	2200      	movs	r2, #0
    29da:	85f3      	strh	r3, [r6, #46]	; 0x2e
	module->remaining_rx_buffer_length = 0x0000;
    29dc:	85b3      	strh	r3, [r6, #44]	; 0x2c
	module->callback_reg_mask          = 0x00;
    29de:	2330      	movs	r3, #48	; 0x30
    29e0:	54f2      	strb	r2, [r6, r3]
	module->callback_enable_mask       = 0x00;
    29e2:	2331      	movs	r3, #49	; 0x31
    29e4:	54f2      	strb	r2, [r6, r3]
	module->rx_status                  = STATUS_OK;
    29e6:	2332      	movs	r3, #50	; 0x32
    29e8:	54f2      	strb	r2, [r6, r3]
	module->tx_status                  = STATUS_OK;
    29ea:	2333      	movs	r3, #51	; 0x33
    29ec:	54f2      	strb	r2, [r6, r3]

	/* Set interrupt handler and register USART software module struct in
	 * look-up table */
	uint8_t instance_index = _sercom_get_sercom_inst_index(module->hw);
    29ee:	6830      	ldr	r0, [r6, #0]
    29f0:	4b0c      	ldr	r3, [pc, #48]	; (2a24 <usart_init+0x334>)
    29f2:	58eb      	ldr	r3, [r5, r3]
    29f4:	4798      	blx	r3
    29f6:	1c04      	adds	r4, r0, #0
	_sercom_set_handler(instance_index, _usart_interrupt_handler);
    29f8:	4b15      	ldr	r3, [pc, #84]	; (2a50 <usart_init+0x360>)
    29fa:	58eb      	ldr	r3, [r5, r3]
    29fc:	930a      	str	r3, [sp, #40]	; 0x28
    29fe:	1c19      	adds	r1, r3, #0
    2a00:	4b14      	ldr	r3, [pc, #80]	; (2a54 <usart_init+0x364>)
    2a02:	58eb      	ldr	r3, [r5, r3]
    2a04:	4798      	blx	r3
	_sercom_instances[instance_index] = module;
    2a06:	4b14      	ldr	r3, [pc, #80]	; (2a58 <usart_init+0x368>)
    2a08:	58eb      	ldr	r3, [r5, r3]
    2a0a:	00a4      	lsls	r4, r4, #2
    2a0c:	50e6      	str	r6, [r4, r3]
#endif

	return status_code;
    2a0e:	2000      	movs	r0, #0
}
    2a10:	b01b      	add	sp, #108	; 0x6c
    2a12:	bc3c      	pop	{r2, r3, r4, r5}
    2a14:	4690      	mov	r8, r2
    2a16:	4699      	mov	r9, r3
    2a18:	46a2      	mov	sl, r4
    2a1a:	46ab      	mov	fp, r5
    2a1c:	bdf0      	pop	{r4, r5, r6, r7, pc}
    2a1e:	46c0      	nop			; (mov r8, r8)
    2a20:	0000336a 	.word	0x0000336a
    2a24:	000001e0 	.word	0x000001e0
    2a28:	40000400 	.word	0x40000400
    2a2c:	00000070 	.word	0x00000070
    2a30:	0000016c 	.word	0x0000016c
    2a34:	00000168 	.word	0x00000168
    2a38:	000000fc 	.word	0x000000fc
    2a3c:	000000b0 	.word	0x000000b0
    2a40:	0000001c 	.word	0x0000001c
    2a44:	41002000 	.word	0x41002000
    2a48:	000001fc 	.word	0x000001fc
    2a4c:	000001e8 	.word	0x000001e8
    2a50:	00000178 	.word	0x00000178
    2a54:	000000d8 	.word	0x000000d8
    2a58:	000000d0 	.word	0x000000d0

00002a5c <_usart_write_buffer>:
 */
enum status_code _usart_write_buffer(
		struct usart_module *const module,
		uint8_t *tx_data,
		uint16_t length)
{
    2a5c:	b5f0      	push	{r4, r5, r6, r7, lr}
    2a5e:	4647      	mov	r7, r8
    2a60:	b480      	push	{r7}
    2a62:	b082      	sub	sp, #8
    2a64:	1c05      	adds	r5, r0, #0
    2a66:	1c0f      	adds	r7, r1, #0
    2a68:	4690      	mov	r8, r2
    2a6a:	4c0f      	ldr	r4, [pc, #60]	; (2aa8 <_usart_write_buffer+0x4c>)
    2a6c:	447c      	add	r4, pc
	Assert(module);
	Assert(module->hw);
	Assert(tx_data);

	/* Get a pointer to the hardware module instance */
	SercomUsart *const usart_hw = &(module->hw->USART);
    2a6e:	6806      	ldr	r6, [r0, #0]
 * are only re-enabled upon leaving the outermost nested critical section.
 *
 */
static inline void system_interrupt_enter_critical_section(void)
{
	cpu_irq_enter_critical();
    2a70:	4b0e      	ldr	r3, [pc, #56]	; (2aac <_usart_write_buffer+0x50>)
    2a72:	58e3      	ldr	r3, [r4, r3]
    2a74:	4798      	blx	r3

	system_interrupt_enter_critical_section();

	/* Check if the USART transmitter is busy */
	if (module->remaining_tx_buffer_length > 0) {
    2a76:	8deb      	ldrh	r3, [r5, #46]	; 0x2e
    2a78:	b29b      	uxth	r3, r3
    2a7a:	2b00      	cmp	r3, #0
    2a7c:	d004      	beq.n	2a88 <_usart_write_buffer+0x2c>
 * are only re-enabled upon leaving the outermost nested critical section.
 *
 */
static inline void system_interrupt_leave_critical_section(void)
{
	cpu_irq_leave_critical();
    2a7e:	4b0c      	ldr	r3, [pc, #48]	; (2ab0 <_usart_write_buffer+0x54>)
    2a80:	58e3      	ldr	r3, [r4, r3]
    2a82:	4798      	blx	r3
		system_interrupt_leave_critical_section();
		return STATUS_BUSY;
    2a84:	2005      	movs	r0, #5
    2a86:	e00b      	b.n	2aa0 <_usart_write_buffer+0x44>
	}

	/* Write parameters to the device instance */
	module->remaining_tx_buffer_length = length;
    2a88:	4643      	mov	r3, r8
    2a8a:	85eb      	strh	r3, [r5, #46]	; 0x2e
    2a8c:	4b08      	ldr	r3, [pc, #32]	; (2ab0 <_usart_write_buffer+0x54>)
    2a8e:	58e3      	ldr	r3, [r4, r3]
    2a90:	4798      	blx	r3

	system_interrupt_leave_critical_section();

	module->tx_buffer_ptr              = tx_data;
    2a92:	62af      	str	r7, [r5, #40]	; 0x28
	module->tx_status                  = STATUS_BUSY;
    2a94:	2205      	movs	r2, #5
    2a96:	2333      	movs	r3, #51	; 0x33
    2a98:	54ea      	strb	r2, [r5, r3]

	/* Enable the Data Register Empty Interrupt */
	usart_hw->INTENSET.reg = SERCOM_USART_INTFLAG_DRE;
    2a9a:	2301      	movs	r3, #1
    2a9c:	75b3      	strb	r3, [r6, #22]

	return STATUS_OK;
    2a9e:	2000      	movs	r0, #0
}
    2aa0:	b002      	add	sp, #8
    2aa2:	bc04      	pop	{r2}
    2aa4:	4690      	mov	r8, r2
    2aa6:	bdf0      	pop	{r4, r5, r6, r7, pc}
    2aa8:	00003004 	.word	0x00003004
    2aac:	00000080 	.word	0x00000080
    2ab0:	00000008 	.word	0x00000008

00002ab4 <_usart_read_buffer>:
 */
enum status_code _usart_read_buffer(
		struct usart_module *const module,
		uint8_t *rx_data,
		uint16_t length)
{
    2ab4:	b5f0      	push	{r4, r5, r6, r7, lr}
    2ab6:	4647      	mov	r7, r8
    2ab8:	b480      	push	{r7}
    2aba:	b082      	sub	sp, #8
    2abc:	1c04      	adds	r4, r0, #0
    2abe:	1c0f      	adds	r7, r1, #0
    2ac0:	4690      	mov	r8, r2
    2ac2:	4d14      	ldr	r5, [pc, #80]	; (2b14 <_usart_read_buffer+0x60>)
    2ac4:	447d      	add	r5, pc
	Assert(module);
	Assert(module->hw);
	Assert(rx_data);

	/* Get a pointer to the hardware module instance */
	SercomUsart *const usart_hw = &(module->hw->USART);
    2ac6:	6806      	ldr	r6, [r0, #0]
 * are only re-enabled upon leaving the outermost nested critical section.
 *
 */
static inline void system_interrupt_enter_critical_section(void)
{
	cpu_irq_enter_critical();
    2ac8:	4b13      	ldr	r3, [pc, #76]	; (2b18 <_usart_read_buffer+0x64>)
    2aca:	58eb      	ldr	r3, [r5, r3]
    2acc:	4798      	blx	r3

	system_interrupt_enter_critical_section();

	/* Check if the USART receiver is busy */
	if (module->remaining_rx_buffer_length > 0) {
    2ace:	8da3      	ldrh	r3, [r4, #44]	; 0x2c
    2ad0:	b29b      	uxth	r3, r3
    2ad2:	2b00      	cmp	r3, #0
    2ad4:	d004      	beq.n	2ae0 <_usart_read_buffer+0x2c>
 * are only re-enabled upon leaving the outermost nested critical section.
 *
 */
static inline void system_interrupt_leave_critical_section(void)
{
	cpu_irq_leave_critical();
    2ad6:	4b11      	ldr	r3, [pc, #68]	; (2b1c <_usart_read_buffer+0x68>)
    2ad8:	58eb      	ldr	r3, [r5, r3]
    2ada:	4798      	blx	r3
		system_interrupt_leave_critical_section();
		return STATUS_BUSY;
    2adc:	2005      	movs	r0, #5
    2ade:	e015      	b.n	2b0c <_usart_read_buffer+0x58>
	}

	/* Set length for the buffer and the pointer, and let
	 * the interrupt handler do the rest */
	module->remaining_rx_buffer_length = length;
    2ae0:	4643      	mov	r3, r8
    2ae2:	85a3      	strh	r3, [r4, #44]	; 0x2c
    2ae4:	4b0d      	ldr	r3, [pc, #52]	; (2b1c <_usart_read_buffer+0x68>)
    2ae6:	58eb      	ldr	r3, [r5, r3]
    2ae8:	4798      	blx	r3

	system_interrupt_leave_critical_section();

	module->rx_buffer_ptr              = rx_data;
    2aea:	6267      	str	r7, [r4, #36]	; 0x24
	module->rx_status                  = STATUS_BUSY;
    2aec:	2205      	movs	r2, #5
    2aee:	2332      	movs	r3, #50	; 0x32
    2af0:	54e2      	strb	r2, [r4, r3]

	/* Enable the RX Complete Interrupt */
	usart_hw->INTENSET.reg = SERCOM_USART_INTFLAG_RXC;
    2af2:	2304      	movs	r3, #4
    2af4:	75b3      	strb	r3, [r6, #22]

#ifdef FEATURE_USART_LIN_SLAVE
	/* Enable the break character is received Interrupt */
	if(module->lin_slave_enabled) {
    2af6:	7a23      	ldrb	r3, [r4, #8]
    2af8:	2b00      	cmp	r3, #0
    2afa:	d001      	beq.n	2b00 <_usart_read_buffer+0x4c>
		usart_hw->INTENSET.reg = SERCOM_USART_INTFLAG_RXBRK;
    2afc:	2320      	movs	r3, #32
    2afe:	75b3      	strb	r3, [r6, #22]
	}
#endif

#ifdef FEATURE_USART_START_FRAME_DECTION
	/* Enable a start condition is detected Interrupt */
	if(module->start_frame_detection_enabled) {
    2b00:	7a63      	ldrb	r3, [r4, #9]
		usart_hw->INTENSET.reg = SERCOM_USART_INTFLAG_RXS;
	}
#endif

	return STATUS_OK;
    2b02:	2000      	movs	r0, #0
	}
#endif

#ifdef FEATURE_USART_START_FRAME_DECTION
	/* Enable a start condition is detected Interrupt */
	if(module->start_frame_detection_enabled) {
    2b04:	2b00      	cmp	r3, #0
    2b06:	d001      	beq.n	2b0c <_usart_read_buffer+0x58>
		usart_hw->INTENSET.reg = SERCOM_USART_INTFLAG_RXS;
    2b08:	2308      	movs	r3, #8
    2b0a:	75b3      	strb	r3, [r6, #22]
	}
#endif

	return STATUS_OK;
}
    2b0c:	b002      	add	sp, #8
    2b0e:	bc04      	pop	{r2}
    2b10:	4690      	mov	r8, r2
    2b12:	bdf0      	pop	{r4, r5, r6, r7, pc}
    2b14:	00002fac 	.word	0x00002fac
    2b18:	00000080 	.word	0x00000080
    2b1c:	00000008 	.word	0x00000008

00002b20 <usart_register_callback>:
	/* Sanity check arguments */
	Assert(module);
	Assert(callback_func);

	/* Register callback function */
	module->callback[callback_type] = callback_func;
    2b20:	1c93      	adds	r3, r2, #2
    2b22:	009b      	lsls	r3, r3, #2
    2b24:	18c3      	adds	r3, r0, r3
    2b26:	6059      	str	r1, [r3, #4]

	/* Set the bit corresponding to the callback_type */
	module->callback_reg_mask |= (1 << callback_type);
    2b28:	2301      	movs	r3, #1
    2b2a:	4093      	lsls	r3, r2
    2b2c:	1c1a      	adds	r2, r3, #0
    2b2e:	2330      	movs	r3, #48	; 0x30
    2b30:	5cc1      	ldrb	r1, [r0, r3]
    2b32:	430a      	orrs	r2, r1
    2b34:	54c2      	strb	r2, [r0, r3]
}
    2b36:	4770      	bx	lr

00002b38 <usart_write_buffer_job>:
 */
enum status_code usart_write_buffer_job(
		struct usart_module *const module,
		uint8_t *tx_data,
		uint16_t length)
{
    2b38:	b530      	push	{r4, r5, lr}
    2b3a:	b083      	sub	sp, #12
    2b3c:	4c07      	ldr	r4, [pc, #28]	; (2b5c <usart_write_buffer_job+0x24>)
    2b3e:	447c      	add	r4, pc
	/* Sanity check arguments */
	Assert(module);
	Assert(tx_data);

	if (length == 0) {
		return STATUS_ERR_INVALID_ARG;
    2b40:	2317      	movs	r3, #23
{
	/* Sanity check arguments */
	Assert(module);
	Assert(tx_data);

	if (length == 0) {
    2b42:	2a00      	cmp	r2, #0
    2b44:	d007      	beq.n	2b56 <usart_write_buffer_job+0x1e>
		return STATUS_ERR_INVALID_ARG;
	}

	/* Check that the receiver is enabled */
	if (!(module->transmitter_enabled)) {
    2b46:	79c5      	ldrb	r5, [r0, #7]
		return STATUS_ERR_DENIED;
    2b48:	231c      	movs	r3, #28
	if (length == 0) {
		return STATUS_ERR_INVALID_ARG;
	}

	/* Check that the receiver is enabled */
	if (!(module->transmitter_enabled)) {
    2b4a:	2d00      	cmp	r5, #0
    2b4c:	d003      	beq.n	2b56 <usart_write_buffer_job+0x1e>
		return STATUS_ERR_DENIED;
	}

	/* Issue internal asynchronous write */
	return _usart_write_buffer(module, tx_data, length);
    2b4e:	4b04      	ldr	r3, [pc, #16]	; (2b60 <usart_write_buffer_job+0x28>)
    2b50:	58e3      	ldr	r3, [r4, r3]
    2b52:	4798      	blx	r3
    2b54:	1c03      	adds	r3, r0, #0
}
    2b56:	1c18      	adds	r0, r3, #0
    2b58:	b003      	add	sp, #12
    2b5a:	bd30      	pop	{r4, r5, pc}
    2b5c:	00002f32 	.word	0x00002f32
    2b60:	00000094 	.word	0x00000094

00002b64 <usart_read_buffer_job>:
 */
enum status_code usart_read_buffer_job(
		struct usart_module *const module,
		uint8_t *rx_data,
		uint16_t length)
{
    2b64:	b530      	push	{r4, r5, lr}
    2b66:	b083      	sub	sp, #12
    2b68:	4c07      	ldr	r4, [pc, #28]	; (2b88 <usart_read_buffer_job+0x24>)
    2b6a:	447c      	add	r4, pc
	/* Sanity check arguments */
	Assert(module);
	Assert(rx_data);

	if (length == 0) {
		return STATUS_ERR_INVALID_ARG;
    2b6c:	2317      	movs	r3, #23
{
	/* Sanity check arguments */
	Assert(module);
	Assert(rx_data);

	if (length == 0) {
    2b6e:	2a00      	cmp	r2, #0
    2b70:	d007      	beq.n	2b82 <usart_read_buffer_job+0x1e>
		return STATUS_ERR_INVALID_ARG;
	}

	/* Check that the receiver is enabled */
	if (!(module->receiver_enabled)) {
    2b72:	7985      	ldrb	r5, [r0, #6]
		return STATUS_ERR_DENIED;
    2b74:	231c      	movs	r3, #28
	if (length == 0) {
		return STATUS_ERR_INVALID_ARG;
	}

	/* Check that the receiver is enabled */
	if (!(module->receiver_enabled)) {
    2b76:	2d00      	cmp	r5, #0
    2b78:	d003      	beq.n	2b82 <usart_read_buffer_job+0x1e>
		return STATUS_ERR_DENIED;
	}

	/* Issue internal asynchronous read */
	return _usart_read_buffer(module, rx_data, length);
    2b7a:	4b04      	ldr	r3, [pc, #16]	; (2b8c <usart_read_buffer_job+0x28>)
    2b7c:	58e3      	ldr	r3, [r4, r3]
    2b7e:	4798      	blx	r3
    2b80:	1c03      	adds	r3, r0, #0
}
    2b82:	1c18      	adds	r0, r3, #0
    2b84:	b003      	add	sp, #12
    2b86:	bd30      	pop	{r4, r5, pc}
    2b88:	00002f06 	.word	0x00002f06
    2b8c:	000000a8 	.word	0x000000a8

00002b90 <usart_abort_job>:
	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);

	/* Get a pointer to the hardware module instance */
	SercomUsart *const usart_hw = &(module->hw->USART);
    2b90:	6803      	ldr	r3, [r0, #0]

	switch(transceiver_type) {
    2b92:	2900      	cmp	r1, #0
    2b94:	d002      	beq.n	2b9c <usart_abort_job+0xc>
    2b96:	2901      	cmp	r1, #1
    2b98:	d005      	beq.n	2ba6 <usart_abort_job+0x16>
    2b9a:	e008      	b.n	2bae <usart_abort_job+0x1e>
		case USART_TRANSCEIVER_RX:
			/* Clear the interrupt flag in order to prevent the receive
			 * complete callback to fire */
			usart_hw->INTFLAG.reg = SERCOM_USART_INTFLAG_RXC;
    2b9c:	2204      	movs	r2, #4
    2b9e:	761a      	strb	r2, [r3, #24]

			/* Clear the software reception buffer */
			module->remaining_rx_buffer_length = 0;
    2ba0:	2300      	movs	r3, #0
    2ba2:	8583      	strh	r3, [r0, #44]	; 0x2c

			break;
    2ba4:	e003      	b.n	2bae <usart_abort_job+0x1e>

		case USART_TRANSCEIVER_TX:
			/* Clear the interrupt flag in order to prevent the receive
			 * complete callback to fire */
			usart_hw->INTFLAG.reg = SERCOM_USART_INTFLAG_TXC;
    2ba6:	2202      	movs	r2, #2
    2ba8:	761a      	strb	r2, [r3, #24]

			/* Clear the software reception buffer */
			module->remaining_tx_buffer_length = 0;
    2baa:	2300      	movs	r3, #0
    2bac:	85c3      	strh	r3, [r0, #46]	; 0x2e

			break;
	}
}
    2bae:	4770      	bx	lr

00002bb0 <_usart_interrupt_handler>:
 * \param[in]  instance  ID of the SERCOM instance calling the interrupt
 *                       handler.
 */
void _usart_interrupt_handler(
		uint8_t instance)
{
    2bb0:	b5f0      	push	{r4, r5, r6, r7, lr}
    2bb2:	b083      	sub	sp, #12
    2bb4:	4b66      	ldr	r3, [pc, #408]	; (2d50 <_usart_interrupt_handler+0x1a0>)
    2bb6:	447b      	add	r3, pc
	uint16_t callback_status;
	uint8_t error_code;


	/* Get device instance from the look-up table */
	struct usart_module *module
    2bb8:	4a66      	ldr	r2, [pc, #408]	; (2d54 <_usart_interrupt_handler+0x1a4>)
    2bba:	589a      	ldr	r2, [r3, r2]
    2bbc:	0080      	lsls	r0, r0, #2
    2bbe:	5885      	ldr	r5, [r0, r2]
		= (struct usart_module *)_sercom_instances[instance];

	/* Pointer to the hardware module instance */
	SercomUsart *const usart_hw
		= &(module->hw->USART);
    2bc0:	682c      	ldr	r4, [r5, #0]
	Assert(module->hw);

	SercomUsart *const usart_hw = &(module->hw->USART);

#ifdef FEATURE_USART_SYNC_SCHEME_V2
	return (usart_hw->SYNCBUSY.reg);
    2bc2:	69e3      	ldr	r3, [r4, #28]
		const struct usart_module *const module)
{
	/* Sanity check */
	Assert(module);

	while (usart_is_syncing(module)) {
    2bc4:	2b00      	cmp	r3, #0
    2bc6:	d1fc      	bne.n	2bc2 <_usart_interrupt_handler+0x12>

	/* Wait for the synchronization to complete */
	_usart_wait_for_sync(module);

	/* Read and mask interrupt flag register */
	interrupt_status = usart_hw->INTFLAG.reg;
    2bc8:	7e23      	ldrb	r3, [r4, #24]
	interrupt_status &= usart_hw->INTENSET.reg;
    2bca:	7da6      	ldrb	r6, [r4, #22]
    2bcc:	401e      	ands	r6, r3
	callback_status = module->callback_reg_mask &
			module->callback_enable_mask;
    2bce:	2331      	movs	r3, #49	; 0x31
	_usart_wait_for_sync(module);

	/* Read and mask interrupt flag register */
	interrupt_status = usart_hw->INTFLAG.reg;
	interrupt_status &= usart_hw->INTENSET.reg;
	callback_status = module->callback_reg_mask &
    2bd0:	5ceb      	ldrb	r3, [r5, r3]
    2bd2:	2230      	movs	r2, #48	; 0x30
    2bd4:	5caf      	ldrb	r7, [r5, r2]
    2bd6:	401f      	ands	r7, r3
			module->callback_enable_mask;

	/* Check if a DATA READY interrupt has occurred,
	 * and if there is more to transfer */
	if (interrupt_status & SERCOM_USART_INTFLAG_DRE) {
    2bd8:	07f1      	lsls	r1, r6, #31
    2bda:	d520      	bpl.n	2c1e <_usart_interrupt_handler+0x6e>
		if (module->remaining_tx_buffer_length) {
    2bdc:	8deb      	ldrh	r3, [r5, #46]	; 0x2e
    2bde:	b29b      	uxth	r3, r3
    2be0:	2b00      	cmp	r3, #0
    2be2:	d01a      	beq.n	2c1a <_usart_interrupt_handler+0x6a>
			/* Write value will be at least 8-bits long */
			uint16_t data_to_send = *(module->tx_buffer_ptr);
    2be4:	6aab      	ldr	r3, [r5, #40]	; 0x28
    2be6:	781a      	ldrb	r2, [r3, #0]
    2be8:	b2d2      	uxtb	r2, r2
			/* Increment 8-bit pointer */
			(module->tx_buffer_ptr)++;
    2bea:	1c59      	adds	r1, r3, #1
    2bec:	62a9      	str	r1, [r5, #40]	; 0x28

			if (module->character_size == USART_CHARACTER_SIZE_9BIT) {
    2bee:	7969      	ldrb	r1, [r5, #5]
    2bf0:	2901      	cmp	r1, #1
    2bf2:	d104      	bne.n	2bfe <_usart_interrupt_handler+0x4e>
				data_to_send |= (*(module->tx_buffer_ptr) << 8);
    2bf4:	7859      	ldrb	r1, [r3, #1]
    2bf6:	0209      	lsls	r1, r1, #8
    2bf8:	430a      	orrs	r2, r1
				/* Increment 8-bit pointer */
				(module->tx_buffer_ptr)++;
    2bfa:	3302      	adds	r3, #2
    2bfc:	62ab      	str	r3, [r5, #40]	; 0x28
			}
			/* Write the data to send */
			usart_hw->DATA.reg = (data_to_send & SERCOM_USART_DATA_MASK);
    2bfe:	05d3      	lsls	r3, r2, #23
    2c00:	0ddb      	lsrs	r3, r3, #23
    2c02:	8523      	strh	r3, [r4, #40]	; 0x28

			if (--(module->remaining_tx_buffer_length) == 0) {
    2c04:	8deb      	ldrh	r3, [r5, #46]	; 0x2e
    2c06:	3b01      	subs	r3, #1
    2c08:	b29b      	uxth	r3, r3
    2c0a:	85eb      	strh	r3, [r5, #46]	; 0x2e
    2c0c:	2b00      	cmp	r3, #0
    2c0e:	d106      	bne.n	2c1e <_usart_interrupt_handler+0x6e>
				/* Disable the Data Register Empty Interrupt */
				usart_hw->INTENCLR.reg = SERCOM_USART_INTFLAG_DRE;
    2c10:	2301      	movs	r3, #1
    2c12:	7523      	strb	r3, [r4, #20]
				/* Enable Transmission Complete interrupt */
				usart_hw->INTENSET.reg = SERCOM_USART_INTFLAG_TXC;
    2c14:	2302      	movs	r3, #2
    2c16:	75a3      	strb	r3, [r4, #22]
    2c18:	e001      	b.n	2c1e <_usart_interrupt_handler+0x6e>

			}
		} else {
			usart_hw->INTENCLR.reg = SERCOM_USART_INTFLAG_DRE;
    2c1a:	2301      	movs	r3, #1
    2c1c:	7523      	strb	r3, [r4, #20]

	/* Check if the Transmission Complete interrupt has occurred and
	 * that the transmit buffer is empty */
	}

	if (interrupt_status & SERCOM_USART_INTFLAG_TXC) {
    2c1e:	07b2      	lsls	r2, r6, #30
    2c20:	d509      	bpl.n	2c36 <_usart_interrupt_handler+0x86>

		/* Disable TX Complete Interrupt, and set STATUS_OK */
		usart_hw->INTENCLR.reg = SERCOM_USART_INTFLAG_TXC;
    2c22:	2302      	movs	r3, #2
    2c24:	7523      	strb	r3, [r4, #20]
		module->tx_status = STATUS_OK;
    2c26:	2200      	movs	r2, #0
    2c28:	2333      	movs	r3, #51	; 0x33
    2c2a:	54ea      	strb	r2, [r5, r3]

		/* Run callback if registered and enabled */
		if (callback_status & (1 << USART_CALLBACK_BUFFER_TRANSMITTED)) {
    2c2c:	07fb      	lsls	r3, r7, #31
    2c2e:	d502      	bpl.n	2c36 <_usart_interrupt_handler+0x86>
			(*(module->callback[USART_CALLBACK_BUFFER_TRANSMITTED]))(module);
    2c30:	1c28      	adds	r0, r5, #0
    2c32:	68e9      	ldr	r1, [r5, #12]
    2c34:	4788      	blx	r1

	/* Check if the Receive Complete interrupt has occurred, and that
	 * there's more data to receive */
	}

	if (interrupt_status & SERCOM_USART_INTFLAG_RXC) {
    2c36:	0772      	lsls	r2, r6, #29
    2c38:	d56a      	bpl.n	2d10 <_usart_interrupt_handler+0x160>

		if (module->remaining_rx_buffer_length) {
    2c3a:	8dab      	ldrh	r3, [r5, #44]	; 0x2c
    2c3c:	b29b      	uxth	r3, r3
    2c3e:	2b00      	cmp	r3, #0
    2c40:	d064      	beq.n	2d0c <_usart_interrupt_handler+0x15c>
			/* Read out the status code and mask away all but the 4 LSBs*/
			error_code = (uint8_t)(usart_hw->STATUS.reg & SERCOM_USART_STATUS_MASK);
    2c42:	8b63      	ldrh	r3, [r4, #26]
    2c44:	b2db      	uxtb	r3, r3
#if !SAMD20
			/* CTS status should not be considered as an error */
			if(error_code & SERCOM_USART_STATUS_CTS) {
    2c46:	0719      	lsls	r1, r3, #28
    2c48:	d402      	bmi.n	2c50 <_usart_interrupt_handler+0xa0>

	if (interrupt_status & SERCOM_USART_INTFLAG_RXC) {

		if (module->remaining_rx_buffer_length) {
			/* Read out the status code and mask away all but the 4 LSBs*/
			error_code = (uint8_t)(usart_hw->STATUS.reg & SERCOM_USART_STATUS_MASK);
    2c4a:	223f      	movs	r2, #63	; 0x3f
    2c4c:	4013      	ands	r3, r2
    2c4e:	e001      	b.n	2c54 <_usart_interrupt_handler+0xa4>
#if !SAMD20
			/* CTS status should not be considered as an error */
			if(error_code & SERCOM_USART_STATUS_CTS) {
				error_code &= ~SERCOM_USART_STATUS_CTS;
    2c50:	2237      	movs	r2, #55	; 0x37
    2c52:	4013      	ands	r3, r2
			if(error_code & SERCOM_USART_STATUS_TXE) {
				error_code &= ~SERCOM_USART_STATUS_TXE;
			}
#endif
			/* Check if an error has occurred during the receiving */
			if (error_code) {
    2c54:	2b00      	cmp	r3, #0
    2c56:	d037      	beq.n	2cc8 <_usart_interrupt_handler+0x118>
				/* Check which error occurred */
				if (error_code & SERCOM_USART_STATUS_FERR) {
    2c58:	079a      	lsls	r2, r3, #30
    2c5a:	d507      	bpl.n	2c6c <_usart_interrupt_handler+0xbc>
					/* Store the error code and clear flag by writing 1 to it */
					module->rx_status = STATUS_ERR_BAD_FORMAT;
    2c5c:	221a      	movs	r2, #26
    2c5e:	2332      	movs	r3, #50	; 0x32
    2c60:	54ea      	strb	r2, [r5, r3]
					usart_hw->STATUS.reg |= SERCOM_USART_STATUS_FERR;
    2c62:	8b62      	ldrh	r2, [r4, #26]
    2c64:	2302      	movs	r3, #2
    2c66:	4313      	orrs	r3, r2
    2c68:	8363      	strh	r3, [r4, #26]
    2c6a:	e027      	b.n	2cbc <_usart_interrupt_handler+0x10c>
				} else if (error_code & SERCOM_USART_STATUS_BUFOVF) {
    2c6c:	0759      	lsls	r1, r3, #29
    2c6e:	d507      	bpl.n	2c80 <_usart_interrupt_handler+0xd0>
					/* Store the error code and clear flag by writing 1 to it */
					module->rx_status = STATUS_ERR_OVERFLOW;
    2c70:	221e      	movs	r2, #30
    2c72:	2332      	movs	r3, #50	; 0x32
    2c74:	54ea      	strb	r2, [r5, r3]
					usart_hw->STATUS.reg |= SERCOM_USART_STATUS_BUFOVF;
    2c76:	8b62      	ldrh	r2, [r4, #26]
    2c78:	2304      	movs	r3, #4
    2c7a:	4313      	orrs	r3, r2
    2c7c:	8363      	strh	r3, [r4, #26]
    2c7e:	e01d      	b.n	2cbc <_usart_interrupt_handler+0x10c>
				} else if (error_code & SERCOM_USART_STATUS_PERR) {
    2c80:	07da      	lsls	r2, r3, #31
    2c82:	d507      	bpl.n	2c94 <_usart_interrupt_handler+0xe4>
					/* Store the error code and clear flag by writing 1 to it */
					module->rx_status = STATUS_ERR_BAD_DATA;
    2c84:	2213      	movs	r2, #19
    2c86:	2332      	movs	r3, #50	; 0x32
    2c88:	54ea      	strb	r2, [r5, r3]
					usart_hw->STATUS.reg |= SERCOM_USART_STATUS_PERR;
    2c8a:	8b62      	ldrh	r2, [r4, #26]
    2c8c:	2301      	movs	r3, #1
    2c8e:	4313      	orrs	r3, r2
    2c90:	8363      	strh	r3, [r4, #26]
    2c92:	e013      	b.n	2cbc <_usart_interrupt_handler+0x10c>
				}
#ifdef FEATURE_USART_LIN_SLAVE
				else if (error_code & SERCOM_USART_STATUS_ISF) {
    2c94:	06d9      	lsls	r1, r3, #27
    2c96:	d507      	bpl.n	2ca8 <_usart_interrupt_handler+0xf8>
					/* Store the error code and clear flag by writing 1 to it */
					module->rx_status = STATUS_ERR_PROTOCOL;
    2c98:	2242      	movs	r2, #66	; 0x42
    2c9a:	2332      	movs	r3, #50	; 0x32
    2c9c:	54ea      	strb	r2, [r5, r3]
					usart_hw->STATUS.reg |= SERCOM_USART_STATUS_ISF;
    2c9e:	8b62      	ldrh	r2, [r4, #26]
    2ca0:	2310      	movs	r3, #16
    2ca2:	4313      	orrs	r3, r2
    2ca4:	8363      	strh	r3, [r4, #26]
    2ca6:	e009      	b.n	2cbc <_usart_interrupt_handler+0x10c>
				}
#endif
#ifdef FEATURE_USART_COLLISION_DECTION
				else if (error_code & SERCOM_USART_STATUS_COLL) {
    2ca8:	2220      	movs	r2, #32
    2caa:	421a      	tst	r2, r3
    2cac:	d006      	beq.n	2cbc <_usart_interrupt_handler+0x10c>
					/* Store the error code and clear flag by writing 1 to it */
					module->rx_status = STATUS_ERR_PACKET_COLLISION;
    2cae:	2241      	movs	r2, #65	; 0x41
    2cb0:	2332      	movs	r3, #50	; 0x32
    2cb2:	54ea      	strb	r2, [r5, r3]
					usart_hw->STATUS.reg |= SERCOM_USART_STATUS_COLL;
    2cb4:	8b62      	ldrh	r2, [r4, #26]
    2cb6:	2320      	movs	r3, #32
    2cb8:	4313      	orrs	r3, r2
    2cba:	8363      	strh	r3, [r4, #26]
				}
#endif

				/* Run callback if registered and enabled */
				if (callback_status
    2cbc:	077a      	lsls	r2, r7, #29
    2cbe:	d527      	bpl.n	2d10 <_usart_interrupt_handler+0x160>
						& (1 << USART_CALLBACK_ERROR)) {
					(*(module->callback[USART_CALLBACK_ERROR]))(module);
    2cc0:	1c28      	adds	r0, r5, #0
    2cc2:	696b      	ldr	r3, [r5, #20]
    2cc4:	4798      	blx	r3
    2cc6:	e023      	b.n	2d10 <_usart_interrupt_handler+0x160>

			} else {

				/* Read current packet from DATA register,
				 * increment buffer pointer and decrement buffer length */
				uint16_t received_data = (usart_hw->DATA.reg & SERCOM_USART_DATA_MASK);
    2cc8:	8d22      	ldrh	r2, [r4, #40]	; 0x28
    2cca:	05d2      	lsls	r2, r2, #23
    2ccc:	0dd2      	lsrs	r2, r2, #23

				/* Read value will be at least 8-bits long */
				*(module->rx_buffer_ptr) = received_data;
    2cce:	b2d3      	uxtb	r3, r2
    2cd0:	6a69      	ldr	r1, [r5, #36]	; 0x24
    2cd2:	700b      	strb	r3, [r1, #0]
				/* Increment 8-bit pointer */
				module->rx_buffer_ptr += 1;
    2cd4:	6a6b      	ldr	r3, [r5, #36]	; 0x24
    2cd6:	1c59      	adds	r1, r3, #1
    2cd8:	6269      	str	r1, [r5, #36]	; 0x24

				if (module->character_size == USART_CHARACTER_SIZE_9BIT) {
    2cda:	7969      	ldrb	r1, [r5, #5]
    2cdc:	2901      	cmp	r1, #1
    2cde:	d104      	bne.n	2cea <_usart_interrupt_handler+0x13a>
					/* 9-bit data, write next received byte to the buffer */
					*(module->rx_buffer_ptr) = (received_data >> 8);
    2ce0:	0a12      	lsrs	r2, r2, #8
    2ce2:	705a      	strb	r2, [r3, #1]
					/* Increment 8-bit pointer */
					module->rx_buffer_ptr += 1;
    2ce4:	6a6b      	ldr	r3, [r5, #36]	; 0x24
    2ce6:	3301      	adds	r3, #1
    2ce8:	626b      	str	r3, [r5, #36]	; 0x24
				}

				/* Check if the last character have been received */
				if(--(module->remaining_rx_buffer_length) == 0) {
    2cea:	8dab      	ldrh	r3, [r5, #44]	; 0x2c
    2cec:	3b01      	subs	r3, #1
    2cee:	b29b      	uxth	r3, r3
    2cf0:	85ab      	strh	r3, [r5, #44]	; 0x2c
    2cf2:	2b00      	cmp	r3, #0
    2cf4:	d10c      	bne.n	2d10 <_usart_interrupt_handler+0x160>
					/* Disable RX Complete Interrupt,
					 * and set STATUS_OK */
					usart_hw->INTENCLR.reg = SERCOM_USART_INTFLAG_RXC;
    2cf6:	2304      	movs	r3, #4
    2cf8:	7523      	strb	r3, [r4, #20]
					module->rx_status = STATUS_OK;
    2cfa:	2200      	movs	r2, #0
    2cfc:	2332      	movs	r3, #50	; 0x32
    2cfe:	54ea      	strb	r2, [r5, r3]

					/* Run callback if registered and enabled */
					if (callback_status
    2d00:	07ba      	lsls	r2, r7, #30
    2d02:	d505      	bpl.n	2d10 <_usart_interrupt_handler+0x160>
							& (1 << USART_CALLBACK_BUFFER_RECEIVED)) {
						(*(module->callback[USART_CALLBACK_BUFFER_RECEIVED]))(module);
    2d04:	1c28      	adds	r0, r5, #0
    2d06:	692b      	ldr	r3, [r5, #16]
    2d08:	4798      	blx	r3
    2d0a:	e001      	b.n	2d10 <_usart_interrupt_handler+0x160>
					}
				}
			}
		} else {
			/* This should not happen. Disable Receive Complete interrupt. */
			usart_hw->INTENCLR.reg = SERCOM_USART_INTFLAG_RXC;
    2d0c:	2304      	movs	r3, #4
    2d0e:	7523      	strb	r3, [r4, #20]
		}
	}

#ifdef FEATURE_USART_HARDWARE_FLOW_CONTROL
	if (interrupt_status & SERCOM_USART_INTFLAG_CTSIC) {
    2d10:	06f1      	lsls	r1, r6, #27
    2d12:	d507      	bpl.n	2d24 <_usart_interrupt_handler+0x174>
		/* Disable interrupts */
		usart_hw->INTENCLR.reg = SERCOM_USART_INTENCLR_CTSIC;
    2d14:	2310      	movs	r3, #16
    2d16:	7523      	strb	r3, [r4, #20]
		/* Clear interrupt flag */
		usart_hw->INTFLAG.reg = SERCOM_USART_INTFLAG_CTSIC;
    2d18:	7623      	strb	r3, [r4, #24]

		/* Run callback if registered and enabled */
		if (callback_status & (1 << USART_CALLBACK_CTS_INPUT_CHANGE)) {
    2d1a:	06fa      	lsls	r2, r7, #27
    2d1c:	d502      	bpl.n	2d24 <_usart_interrupt_handler+0x174>
			(*(module->callback[USART_CALLBACK_CTS_INPUT_CHANGE]))(module);
    2d1e:	1c28      	adds	r0, r5, #0
    2d20:	69eb      	ldr	r3, [r5, #28]
    2d22:	4798      	blx	r3
		}
	}
#endif

#ifdef FEATURE_USART_LIN_SLAVE
	if (interrupt_status & SERCOM_USART_INTFLAG_RXBRK) {
    2d24:	06b1      	lsls	r1, r6, #26
    2d26:	d507      	bpl.n	2d38 <_usart_interrupt_handler+0x188>
		/* Disable interrupts */
		usart_hw->INTENCLR.reg = SERCOM_USART_INTENCLR_RXBRK;
    2d28:	2320      	movs	r3, #32
    2d2a:	7523      	strb	r3, [r4, #20]
		/* Clear interrupt flag */
		usart_hw->INTFLAG.reg = SERCOM_USART_INTFLAG_RXBRK;
    2d2c:	7623      	strb	r3, [r4, #24]

		/* Run callback if registered and enabled */
		if (callback_status & (1 << USART_CALLBACK_BREAK_RECEIVED)) {
    2d2e:	073a      	lsls	r2, r7, #28
    2d30:	d502      	bpl.n	2d38 <_usart_interrupt_handler+0x188>
			(*(module->callback[USART_CALLBACK_BREAK_RECEIVED]))(module);
    2d32:	1c28      	adds	r0, r5, #0
    2d34:	69ab      	ldr	r3, [r5, #24]
    2d36:	4798      	blx	r3
		}
	}
#endif

#ifdef FEATURE_USART_START_FRAME_DECTION
	if (interrupt_status & SERCOM_USART_INTFLAG_RXS) {
    2d38:	0731      	lsls	r1, r6, #28
    2d3a:	d507      	bpl.n	2d4c <_usart_interrupt_handler+0x19c>
		/* Disable interrupts */
		usart_hw->INTENCLR.reg = SERCOM_USART_INTENCLR_RXS;
    2d3c:	2308      	movs	r3, #8
    2d3e:	7523      	strb	r3, [r4, #20]
		/* Clear interrupt flag */
		usart_hw->INTFLAG.reg = SERCOM_USART_INTFLAG_RXS;
    2d40:	7623      	strb	r3, [r4, #24]

		/* Run callback if registered and enabled */
		if (callback_status & (1 << USART_CALLBACK_START_RECEIVED)) {
    2d42:	06ba      	lsls	r2, r7, #26
    2d44:	d502      	bpl.n	2d4c <_usart_interrupt_handler+0x19c>
			(*(module->callback[USART_CALLBACK_START_RECEIVED]))(module);
    2d46:	6a2b      	ldr	r3, [r5, #32]
    2d48:	1c28      	adds	r0, r5, #0
    2d4a:	4798      	blx	r3
		}
	}
#endif
}
    2d4c:	b003      	add	sp, #12
    2d4e:	bdf0      	pop	{r4, r5, r6, r7, pc}
    2d50:	00002eba 	.word	0x00002eba
    2d54:	000000d0 	.word	0x000000d0

00002d58 <vListInitialise>:
void vListInitialise( List_t * const pxList )
{
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
    2d58:	1c03      	adds	r3, r0, #0
    2d5a:	3308      	adds	r3, #8
    2d5c:	6043      	str	r3, [r0, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
    2d5e:	2201      	movs	r2, #1
    2d60:	4252      	negs	r2, r2
    2d62:	6082      	str	r2, [r0, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
    2d64:	60c3      	str	r3, [r0, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
    2d66:	6103      	str	r3, [r0, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
    2d68:	2300      	movs	r3, #0
    2d6a:	6003      	str	r3, [r0, #0]
}
    2d6c:	4770      	bx	lr
    2d6e:	46c0      	nop			; (mov r8, r8)

00002d70 <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pvContainer = NULL;
    2d70:	2300      	movs	r3, #0
    2d72:	6103      	str	r3, [r0, #16]
}
    2d74:	4770      	bx	lr
    2d76:	46c0      	nop			; (mov r8, r8)

00002d78 <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
ListItem_t * const pxIndex = pxList->pxIndex;
    2d78:	6843      	ldr	r3, [r0, #4]

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
    2d7a:	604b      	str	r3, [r1, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
    2d7c:	689a      	ldr	r2, [r3, #8]
    2d7e:	608a      	str	r2, [r1, #8]
	pxIndex->pxPrevious->pxNext = pxNewListItem;
    2d80:	689a      	ldr	r2, [r3, #8]
    2d82:	6051      	str	r1, [r2, #4]
	pxIndex->pxPrevious = pxNewListItem;
    2d84:	6099      	str	r1, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pvContainer = ( void * ) pxList;
    2d86:	6108      	str	r0, [r1, #16]

	( pxList->uxNumberOfItems )++;
    2d88:	6803      	ldr	r3, [r0, #0]
    2d8a:	3301      	adds	r3, #1
    2d8c:	6003      	str	r3, [r0, #0]
}
    2d8e:	4770      	bx	lr

00002d90 <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
    2d90:	b530      	push	{r4, r5, lr}
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
    2d92:	680c      	ldr	r4, [r1, #0]
			   before vTaskStartScheduler() has been called?).
		See http://www.freertos.org/FAQHelp.html for more tips, and ensure
		configASSERT() is defined!  http://www.freertos.org/a00110.html#configASSERT
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
    2d94:	1c02      	adds	r2, r0, #0
    2d96:	3208      	adds	r2, #8
	are stored in ready lists (all of which have the same xItemValue value)
	get an equal share of the CPU.  However, if the xItemValue is the same as
	the back marker the iteration loop below will not end.  This means we need
	to guard against this by checking the value first and modifying the
	algorithm slightly if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
    2d98:	1c63      	adds	r3, r4, #1
    2d9a:	d101      	bne.n	2da0 <vListInsert+0x10>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
    2d9c:	6902      	ldr	r2, [r0, #16]
    2d9e:	e005      	b.n	2dac <vListInsert+0x1c>
			   before vTaskStartScheduler() has been called?).
		See http://www.freertos.org/FAQHelp.html for more tips, and ensure
		configASSERT() is defined!  http://www.freertos.org/a00110.html#configASSERT
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
    2da0:	6853      	ldr	r3, [r2, #4]
    2da2:	681d      	ldr	r5, [r3, #0]
    2da4:	42ac      	cmp	r4, r5
    2da6:	d301      	bcc.n	2dac <vListInsert+0x1c>
    2da8:	1c1a      	adds	r2, r3, #0
    2daa:	e7f9      	b.n	2da0 <vListInsert+0x10>
			/* There is nothing to do here, we are just iterating to the
			wanted insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
    2dac:	6853      	ldr	r3, [r2, #4]
    2dae:	604b      	str	r3, [r1, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
    2db0:	6099      	str	r1, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
    2db2:	608a      	str	r2, [r1, #8]
	pxIterator->pxNext = pxNewListItem;
    2db4:	6051      	str	r1, [r2, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pvContainer = ( void * ) pxList;
    2db6:	6108      	str	r0, [r1, #16]

	( pxList->uxNumberOfItems )++;
    2db8:	6803      	ldr	r3, [r0, #0]
    2dba:	3301      	adds	r3, #1
    2dbc:	6003      	str	r3, [r0, #0]
}
    2dbe:	bd30      	pop	{r4, r5, pc}

00002dc0 <uxListRemove>:

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = ( List_t * ) pxItemToRemove->pvContainer;
    2dc0:	6903      	ldr	r3, [r0, #16]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
    2dc2:	6842      	ldr	r2, [r0, #4]
    2dc4:	6881      	ldr	r1, [r0, #8]
    2dc6:	6091      	str	r1, [r2, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
    2dc8:	6882      	ldr	r2, [r0, #8]
    2dca:	6841      	ldr	r1, [r0, #4]
    2dcc:	6051      	str	r1, [r2, #4]

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
    2dce:	685a      	ldr	r2, [r3, #4]
    2dd0:	4282      	cmp	r2, r0
    2dd2:	d101      	bne.n	2dd8 <uxListRemove+0x18>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
    2dd4:	6892      	ldr	r2, [r2, #8]
    2dd6:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pvContainer = NULL;
    2dd8:	2200      	movs	r2, #0
    2dda:	6102      	str	r2, [r0, #16]
	( pxList->uxNumberOfItems )--;
    2ddc:	6818      	ldr	r0, [r3, #0]
    2dde:	3801      	subs	r0, #1
    2de0:	6018      	str	r0, [r3, #0]

	return pxList->uxNumberOfItems;
}
    2de2:	4770      	bx	lr

00002de4 <prvTaskExitError>:
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
    2de4:	4b04      	ldr	r3, [pc, #16]	; (2df8 <prvTaskExitError+0x14>)
    2de6:	447b      	add	r3, pc
    2de8:	681b      	ldr	r3, [r3, #0]
    2dea:	3301      	adds	r3, #1
    2dec:	d001      	beq.n	2df2 <prvTaskExitError+0xe>
    2dee:	b672      	cpsid	i
    2df0:	e7fe      	b.n	2df0 <prvTaskExitError+0xc>
	portDISABLE_INTERRUPTS();
    2df2:	b672      	cpsid	i
    2df4:	e7fe      	b.n	2df4 <prvTaskExitError+0x10>
    2df6:	46c0      	nop			; (mov r8, r8)
    2df8:	1fffd21a 	.word	0x1fffd21a

00002dfc <vPortStartFirstTask>:
void vPortStartFirstTask( void )
{
	/* The MSP stack is not reset as, unlike on M3/4 parts, there is no vector
	table offset register that can be used to locate the initial stack value.
	Not all M0 parts have the application vector table at address 0. */
	__asm volatile(
    2dfc:	4a06      	ldr	r2, [pc, #24]	; (2e18 <pxCurrentTCBConst2>)
    2dfe:	6813      	ldr	r3, [r2, #0]
    2e00:	6818      	ldr	r0, [r3, #0]
    2e02:	3020      	adds	r0, #32
    2e04:	f380 8809 	msr	PSP, r0
    2e08:	2002      	movs	r0, #2
    2e0a:	f380 8814 	msr	CONTROL, r0
    2e0e:	bc3f      	pop	{r0, r1, r2, r3, r4, r5}
    2e10:	46ae      	mov	lr, r5
    2e12:	b662      	cpsie	i
    2e14:	bd00      	pop	{pc}
    2e16:	46c0      	nop			; (mov r8, r8)

00002e18 <pxCurrentTCBConst2>:
    2e18:	20001d0c 	.word	0x20001d0c

00002e1c <pxPortInitialiseStack>:

/*
 * See header file for description.
 */
StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )
{
    2e1c:	b510      	push	{r4, lr}
	/* Simulate the stack frame as it would be created by a context switch
	interrupt. */
	pxTopOfStack--; /* Offset added to account for the way the MCU uses the stack on entry/exit of interrupts. */
	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
    2e1e:	1f03      	subs	r3, r0, #4
    2e20:	2480      	movs	r4, #128	; 0x80
    2e22:	0464      	lsls	r4, r4, #17
    2e24:	601c      	str	r4, [r3, #0]
	pxTopOfStack--;
	*pxTopOfStack = ( StackType_t ) pxCode;	/* PC */
    2e26:	3b04      	subs	r3, #4
    2e28:	6019      	str	r1, [r3, #0]
	pxTopOfStack--;
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
    2e2a:	3b04      	subs	r3, #4
    2e2c:	4903      	ldr	r1, [pc, #12]	; (2e3c <pxPortInitialiseStack+0x20>)
    2e2e:	4479      	add	r1, pc
    2e30:	6019      	str	r1, [r3, #0]
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
    2e32:	3b14      	subs	r3, #20
    2e34:	601a      	str	r2, [r3, #0]
	pxTopOfStack -= 8; /* R11..R4. */

	return pxTopOfStack;
    2e36:	3840      	subs	r0, #64	; 0x40
}
    2e38:	bd10      	pop	{r4, pc}
    2e3a:	46c0      	nop			; (mov r8, r8)
    2e3c:	ffffffb3 	.word	0xffffffb3

00002e40 <SVC_Handler>:

void vPortSVCHandler( void )
{
	/* This function is no longer used, but retained for backward
	compatibility. */
}
    2e40:	4770      	bx	lr
    2e42:	46c0      	nop			; (mov r8, r8)

00002e44 <vPortYield>:
/*-----------------------------------------------------------*/

void vPortYield( void )
{
	/* Set a PendSV to request a context switch. */
	*( portNVIC_INT_CTRL ) = portNVIC_PENDSVSET;
    2e44:	2280      	movs	r2, #128	; 0x80
    2e46:	0552      	lsls	r2, r2, #21
    2e48:	4b03      	ldr	r3, [pc, #12]	; (2e58 <vPortYield+0x14>)
    2e4a:	601a      	str	r2, [r3, #0]

	/* Barriers are normally not required but do ensure the code is completely
	within the specified behaviour for the architecture. */
	__asm volatile( "dsb" );
    2e4c:	f3bf 8f4f 	dsb	sy
	__asm volatile( "isb" );
    2e50:	f3bf 8f6f 	isb	sy
}
    2e54:	4770      	bx	lr
    2e56:	46c0      	nop			; (mov r8, r8)
    2e58:	e000ed04 	.word	0xe000ed04

00002e5c <vPortEnterCritical>:
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
    portDISABLE_INTERRUPTS();
    2e5c:	b672      	cpsid	i
    uxCriticalNesting++;
    2e5e:	4b05      	ldr	r3, [pc, #20]	; (2e74 <vPortEnterCritical+0x18>)
    2e60:	447b      	add	r3, pc
    2e62:	681a      	ldr	r2, [r3, #0]
    2e64:	3201      	adds	r2, #1
    2e66:	601a      	str	r2, [r3, #0]
	__asm volatile( "dsb" );
    2e68:	f3bf 8f4f 	dsb	sy
	__asm volatile( "isb" );
    2e6c:	f3bf 8f6f 	isb	sy
}
    2e70:	4770      	bx	lr
    2e72:	46c0      	nop			; (mov r8, r8)
    2e74:	1fffd1a0 	.word	0x1fffd1a0

00002e78 <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
	configASSERT( uxCriticalNesting );
    2e78:	4b07      	ldr	r3, [pc, #28]	; (2e98 <vPortExitCritical+0x20>)
    2e7a:	447b      	add	r3, pc
    2e7c:	681b      	ldr	r3, [r3, #0]
    2e7e:	2b00      	cmp	r3, #0
    2e80:	d101      	bne.n	2e86 <vPortExitCritical+0xe>
    2e82:	b672      	cpsid	i
    2e84:	e7fe      	b.n	2e84 <vPortExitCritical+0xc>
    uxCriticalNesting--;
    2e86:	3b01      	subs	r3, #1
    2e88:	4a04      	ldr	r2, [pc, #16]	; (2e9c <vPortExitCritical+0x24>)
    2e8a:	447a      	add	r2, pc
    2e8c:	6013      	str	r3, [r2, #0]
    if( uxCriticalNesting == 0 )
    2e8e:	2b00      	cmp	r3, #0
    2e90:	d100      	bne.n	2e94 <vPortExitCritical+0x1c>
    {
        portENABLE_INTERRUPTS();
    2e92:	b662      	cpsie	i
    }
}
    2e94:	4770      	bx	lr
    2e96:	46c0      	nop			; (mov r8, r8)
    2e98:	1fffd186 	.word	0x1fffd186
    2e9c:	1fffd176 	.word	0x1fffd176

00002ea0 <ulSetInterruptMaskFromISR>:
/*-----------------------------------------------------------*/

uint32_t ulSetInterruptMaskFromISR( void )
{
	__asm volatile(
    2ea0:	f3ef 8010 	mrs	r0, PRIMASK
    2ea4:	b672      	cpsid	i
    2ea6:	4770      	bx	lr
					" bx lr				  "
				  );

	/* To avoid compiler warnings.  This line will never be reached. */
	return 0;
}
    2ea8:	2000      	movs	r0, #0
    2eaa:	46c0      	nop			; (mov r8, r8)

00002eac <vClearInterruptMaskFromISR>:
/*-----------------------------------------------------------*/

void vClearInterruptMaskFromISR( uint32_t ulMask )
{
	__asm volatile(
    2eac:	f380 8810 	msr	PRIMASK, r0
    2eb0:	4770      	bx	lr
    2eb2:	46c0      	nop			; (mov r8, r8)

00002eb4 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
    2eb4:	f3ef 8009 	mrs	r0, PSP
    2eb8:	4b0e      	ldr	r3, [pc, #56]	; (2ef4 <pxCurrentTCBConst>)
    2eba:	681a      	ldr	r2, [r3, #0]
    2ebc:	3820      	subs	r0, #32
    2ebe:	6010      	str	r0, [r2, #0]
    2ec0:	c0f0      	stmia	r0!, {r4, r5, r6, r7}
    2ec2:	4644      	mov	r4, r8
    2ec4:	464d      	mov	r5, r9
    2ec6:	4656      	mov	r6, sl
    2ec8:	465f      	mov	r7, fp
    2eca:	c0f0      	stmia	r0!, {r4, r5, r6, r7}
    2ecc:	b508      	push	{r3, lr}
    2ece:	b672      	cpsid	i
    2ed0:	f001 f986 	bl	41e0 <vTaskSwitchContext>
    2ed4:	b662      	cpsie	i
    2ed6:	bc0c      	pop	{r2, r3}
    2ed8:	6811      	ldr	r1, [r2, #0]
    2eda:	6808      	ldr	r0, [r1, #0]
    2edc:	3010      	adds	r0, #16
    2ede:	c8f0      	ldmia	r0!, {r4, r5, r6, r7}
    2ee0:	46a0      	mov	r8, r4
    2ee2:	46a9      	mov	r9, r5
    2ee4:	46b2      	mov	sl, r6
    2ee6:	46bb      	mov	fp, r7
    2ee8:	f380 8809 	msr	PSP, r0
    2eec:	3820      	subs	r0, #32
    2eee:	c8f0      	ldmia	r0!, {r4, r5, r6, r7}
    2ef0:	4718      	bx	r3
    2ef2:	46c0      	nop			; (mov r8, r8)

00002ef4 <pxCurrentTCBConst>:
    2ef4:	20001d0c 	.word	0x20001d0c

00002ef8 <SysTick_Handler>:
	);
}
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
    2ef8:	b530      	push	{r4, r5, lr}
    2efa:	b083      	sub	sp, #12
    2efc:	4c0a      	ldr	r4, [pc, #40]	; (2f28 <SysTick_Handler+0x30>)
    2efe:	447c      	add	r4, pc
uint32_t ulPreviousMask;

	ulPreviousMask = portSET_INTERRUPT_MASK_FROM_ISR();
    2f00:	4b0a      	ldr	r3, [pc, #40]	; (2f2c <SysTick_Handler+0x34>)
    2f02:	58e3      	ldr	r3, [r4, r3]
    2f04:	4798      	blx	r3
    2f06:	1c05      	adds	r5, r0, #0
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
    2f08:	4b09      	ldr	r3, [pc, #36]	; (2f30 <SysTick_Handler+0x38>)
    2f0a:	58e3      	ldr	r3, [r4, r3]
    2f0c:	4798      	blx	r3
    2f0e:	2800      	cmp	r0, #0
    2f10:	d003      	beq.n	2f1a <SysTick_Handler+0x22>
		{
			/* Pend a context switch. */
			*(portNVIC_INT_CTRL) = portNVIC_PENDSVSET;
    2f12:	2280      	movs	r2, #128	; 0x80
    2f14:	0552      	lsls	r2, r2, #21
    2f16:	4b07      	ldr	r3, [pc, #28]	; (2f34 <SysTick_Handler+0x3c>)
    2f18:	601a      	str	r2, [r3, #0]
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( ulPreviousMask );
    2f1a:	1c28      	adds	r0, r5, #0
    2f1c:	4b06      	ldr	r3, [pc, #24]	; (2f38 <SysTick_Handler+0x40>)
    2f1e:	58e3      	ldr	r3, [r4, r3]
    2f20:	4798      	blx	r3
}
    2f22:	b003      	add	sp, #12
    2f24:	bd30      	pop	{r4, r5, pc}
    2f26:	46c0      	nop			; (mov r8, r8)
    2f28:	00002b72 	.word	0x00002b72
    2f2c:	000001d0 	.word	0x000001d0
    2f30:	000001a4 	.word	0x000001a4
    2f34:	e000ed04 	.word	0xe000ed04
    2f38:	000000e4 	.word	0x000000e4

00002f3c <vPortSetupTimerInterrupt>:
 * frequency.
 */
__attribute__(( weak )) void vPortSetupTimerInterrupt( void )
{
	/* Configure SysTick to interrupt at the requested rate. */
	*(portNVIC_SYSTICK_VAL)  = 0; /* Load the SysTick Counter Value */
    2f3c:	2200      	movs	r2, #0
    2f3e:	4b04      	ldr	r3, [pc, #16]	; (2f50 <vPortSetupTimerInterrupt+0x14>)
    2f40:	601a      	str	r2, [r3, #0]
	*(portNVIC_SYSTICK_LOAD) = ( configCPU_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
    2f42:	4a04      	ldr	r2, [pc, #16]	; (2f54 <vPortSetupTimerInterrupt+0x18>)
    2f44:	4b04      	ldr	r3, [pc, #16]	; (2f58 <vPortSetupTimerInterrupt+0x1c>)
    2f46:	601a      	str	r2, [r3, #0]
	*(portNVIC_SYSTICK_CTRL) = portNVIC_SYSTICK_CLK | portNVIC_SYSTICK_INT | portNVIC_SYSTICK_ENABLE;
    2f48:	2207      	movs	r2, #7
    2f4a:	4b04      	ldr	r3, [pc, #16]	; (2f5c <vPortSetupTimerInterrupt+0x20>)
    2f4c:	601a      	str	r2, [r3, #0]
}
    2f4e:	4770      	bx	lr
    2f50:	e000e018 	.word	0xe000e018
    2f54:	0000bb7f 	.word	0x0000bb7f
    2f58:	e000e014 	.word	0xe000e014
    2f5c:	e000e010 	.word	0xe000e010

00002f60 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
    2f60:	b500      	push	{lr}
    2f62:	b083      	sub	sp, #12
    2f64:	4a0c      	ldr	r2, [pc, #48]	; (2f98 <xPortStartScheduler+0x38>)
    2f66:	447a      	add	r2, pc
	/* Make PendSV, CallSV and SysTick the same priroity as the kernel. */
	*(portNVIC_SYSPRI2) |= portNVIC_PENDSV_PRI;
    2f68:	4b0c      	ldr	r3, [pc, #48]	; (2f9c <xPortStartScheduler+0x3c>)
    2f6a:	6818      	ldr	r0, [r3, #0]
    2f6c:	21ff      	movs	r1, #255	; 0xff
    2f6e:	0409      	lsls	r1, r1, #16
    2f70:	4301      	orrs	r1, r0
    2f72:	6019      	str	r1, [r3, #0]
	*(portNVIC_SYSPRI2) |= portNVIC_SYSTICK_PRI;
    2f74:	6818      	ldr	r0, [r3, #0]
    2f76:	21ff      	movs	r1, #255	; 0xff
    2f78:	0609      	lsls	r1, r1, #24
    2f7a:	4301      	orrs	r1, r0
    2f7c:	6019      	str	r1, [r3, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	vPortSetupTimerInterrupt();
    2f7e:	4b08      	ldr	r3, [pc, #32]	; (2fa0 <xPortStartScheduler+0x40>)
    2f80:	58d3      	ldr	r3, [r2, r3]
    2f82:	4798      	blx	r3

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
    2f84:	2200      	movs	r2, #0
    2f86:	4b07      	ldr	r3, [pc, #28]	; (2fa4 <xPortStartScheduler+0x44>)
    2f88:	447b      	add	r3, pc
    2f8a:	601a      	str	r2, [r3, #0]

	/* Start the first task. */
	vPortStartFirstTask();
    2f8c:	4b06      	ldr	r3, [pc, #24]	; (2fa8 <xPortStartScheduler+0x48>)
    2f8e:	447b      	add	r3, pc
    2f90:	4798      	blx	r3

	/* Should never get here as the tasks will now be executing!  Call the task
	exit error function to prevent compiler warnings about a static function
	not being called in the case that the application writer overrides this
	functionality by defining configTASK_RETURN_ADDRESS. */
	prvTaskExitError();
    2f92:	4b06      	ldr	r3, [pc, #24]	; (2fac <xPortStartScheduler+0x4c>)
    2f94:	447b      	add	r3, pc
    2f96:	4798      	blx	r3
    2f98:	00002b0a 	.word	0x00002b0a
    2f9c:	e000ed20 	.word	0xe000ed20
    2fa0:	00000064 	.word	0x00000064
    2fa4:	1fffd078 	.word	0x1fffd078
    2fa8:	fffffe6b 	.word	0xfffffe6b
    2fac:	fffffe4d 	.word	0xfffffe4d

00002fb0 <pvPortMalloc>:
static size_t xNextFreeByte = ( size_t ) 0;

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
    2fb0:	b570      	push	{r4, r5, r6, lr}
    2fb2:	b082      	sub	sp, #8
    2fb4:	1c05      	adds	r5, r0, #0
    2fb6:	4c18      	ldr	r4, [pc, #96]	; (3018 <pvPortMalloc+0x68>)
    2fb8:	447c      	add	r4, pc
void *pvReturn = NULL;
static uint8_t *pucAlignedHeap = NULL;

	/* Ensure that blocks are always aligned to the required number of bytes. */
	#if portBYTE_ALIGNMENT != 1
		if( xWantedSize & portBYTE_ALIGNMENT_MASK )
    2fba:	0743      	lsls	r3, r0, #29
    2fbc:	d002      	beq.n	2fc4 <pvPortMalloc+0x14>
		{
			/* Byte alignment required. */
			xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
    2fbe:	2307      	movs	r3, #7
    2fc0:	439d      	bics	r5, r3
    2fc2:	3508      	adds	r5, #8
		}
	#endif

	vTaskSuspendAll();
    2fc4:	4b15      	ldr	r3, [pc, #84]	; (301c <pvPortMalloc+0x6c>)
    2fc6:	58e3      	ldr	r3, [r4, r3]
    2fc8:	4798      	blx	r3
	{
		if( pucAlignedHeap == NULL )
    2fca:	4b15      	ldr	r3, [pc, #84]	; (3020 <pvPortMalloc+0x70>)
    2fcc:	447b      	add	r3, pc
    2fce:	681b      	ldr	r3, [r3, #0]
    2fd0:	2b00      	cmp	r3, #0
    2fd2:	d106      	bne.n	2fe2 <pvPortMalloc+0x32>
		{
			/* Ensure the heap starts on a correctly aligned boundary. */
			pucAlignedHeap = ( uint8_t * ) ( ( ( portPOINTER_SIZE_TYPE ) &ucHeap[ portBYTE_ALIGNMENT ] ) & ( ( portPOINTER_SIZE_TYPE ) ~portBYTE_ALIGNMENT_MASK ) );
    2fd4:	4b13      	ldr	r3, [pc, #76]	; (3024 <pvPortMalloc+0x74>)
    2fd6:	447b      	add	r3, pc
    2fd8:	1c1a      	adds	r2, r3, #0
    2fda:	320c      	adds	r2, #12
    2fdc:	2107      	movs	r1, #7
    2fde:	438a      	bics	r2, r1
    2fe0:	601a      	str	r2, [r3, #0]
		}

		/* Check there is enough room left for the allocation. */
		if( ( ( xNextFreeByte + xWantedSize ) < configADJUSTED_HEAP_SIZE ) &&
    2fe2:	4b11      	ldr	r3, [pc, #68]	; (3028 <pvPortMalloc+0x78>)
    2fe4:	447b      	add	r3, pc
    2fe6:	6f5b      	ldr	r3, [r3, #116]	; 0x74
    2fe8:	18ed      	adds	r5, r5, r3
    2fea:	4a10      	ldr	r2, [pc, #64]	; (302c <pvPortMalloc+0x7c>)
    2fec:	4295      	cmp	r5, r2
    2fee:	d809      	bhi.n	3004 <pvPortMalloc+0x54>
    2ff0:	42ab      	cmp	r3, r5
    2ff2:	d209      	bcs.n	3008 <pvPortMalloc+0x58>
			( ( xNextFreeByte + xWantedSize ) > xNextFreeByte )	)/* Check for overflow. */
		{
			/* Return the next free byte then increment the index past this
			block. */
			pvReturn = pucAlignedHeap + xNextFreeByte;
    2ff4:	4a0e      	ldr	r2, [pc, #56]	; (3030 <pvPortMalloc+0x80>)
    2ff6:	447a      	add	r2, pc
    2ff8:	6816      	ldr	r6, [r2, #0]
    2ffa:	18f6      	adds	r6, r6, r3
			xNextFreeByte += xWantedSize;
    2ffc:	4b0d      	ldr	r3, [pc, #52]	; (3034 <pvPortMalloc+0x84>)
    2ffe:	447b      	add	r3, pc
    3000:	675d      	str	r5, [r3, #116]	; 0x74
    3002:	e002      	b.n	300a <pvPortMalloc+0x5a>

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
void *pvReturn = NULL;
    3004:	2600      	movs	r6, #0
    3006:	e000      	b.n	300a <pvPortMalloc+0x5a>
    3008:	2600      	movs	r6, #0
			xNextFreeByte += xWantedSize;
		}

		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
    300a:	4b0b      	ldr	r3, [pc, #44]	; (3038 <pvPortMalloc+0x88>)
    300c:	58e3      	ldr	r3, [r4, r3]
    300e:	4798      	blx	r3
		}
	}
	#endif

	return pvReturn;
}
    3010:	1c30      	adds	r0, r6, #0
    3012:	b002      	add	sp, #8
    3014:	bd70      	pop	{r4, r5, r6, pc}
    3016:	46c0      	nop			; (mov r8, r8)
    3018:	00002ab8 	.word	0x00002ab8
    301c:	000000e8 	.word	0x000000e8
    3020:	1fffd4cc 	.word	0x1fffd4cc
    3024:	1fffd4c2 	.word	0x1fffd4c2
    3028:	1fffebb4 	.word	0x1fffebb4
    302c:	00001767 	.word	0x00001767
    3030:	1fffd4a2 	.word	0x1fffd4a2
    3034:	1fffeb9a 	.word	0x1fffeb9a
    3038:	0000017c 	.word	0x0000017c

0000303c <vPortFree>:
	heap_4.c for alternative implementations, and the memory management pages of
	http://www.FreeRTOS.org for more information. */
	( void ) pv;

	/* Force an assert as it is invalid to call this function. */
	configASSERT( pv == NULL );
    303c:	2800      	cmp	r0, #0
    303e:	d001      	beq.n	3044 <vPortFree+0x8>
    3040:	b672      	cpsid	i
    3042:	e7fe      	b.n	3042 <vPortFree+0x6>
}
    3044:	4770      	bx	lr
    3046:	46c0      	nop			; (mov r8, r8)

00003048 <prvCopyDataToQueue>:

#endif /* configUSE_TRACE_FACILITY */
/*-----------------------------------------------------------*/

static void prvCopyDataToQueue( Queue_t * const pxQueue, const void *pvItemToQueue, const BaseType_t xPosition )
{
    3048:	b570      	push	{r4, r5, r6, lr}
    304a:	b082      	sub	sp, #8
    304c:	1c04      	adds	r4, r0, #0
    304e:	1c16      	adds	r6, r2, #0
    3050:	4b1e      	ldr	r3, [pc, #120]	; (30cc <prvCopyDataToQueue+0x84>)
    3052:	447b      	add	r3, pc
	if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
    3054:	6c02      	ldr	r2, [r0, #64]	; 0x40
    3056:	2a00      	cmp	r2, #0
    3058:	d109      	bne.n	306e <prvCopyDataToQueue+0x26>
	{
		#if ( configUSE_MUTEXES == 1 )
		{
			if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
    305a:	6800      	ldr	r0, [r0, #0]
    305c:	2800      	cmp	r0, #0
    305e:	d12f      	bne.n	30c0 <prvCopyDataToQueue+0x78>
			{
				/* The mutex is no longer being held. */
				vTaskPriorityDisinherit( ( void * ) pxQueue->pxMutexHolder );
    3060:	6860      	ldr	r0, [r4, #4]
    3062:	4a1b      	ldr	r2, [pc, #108]	; (30d0 <prvCopyDataToQueue+0x88>)
    3064:	589a      	ldr	r2, [r3, r2]
    3066:	4790      	blx	r2
				pxQueue->pxMutexHolder = NULL;
    3068:	2300      	movs	r3, #0
    306a:	6063      	str	r3, [r4, #4]
    306c:	e028      	b.n	30c0 <prvCopyDataToQueue+0x78>
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configUSE_MUTEXES */
	}
	else if( xPosition == queueSEND_TO_BACK )
    306e:	2e00      	cmp	r6, #0
    3070:	d10e      	bne.n	3090 <prvCopyDataToQueue+0x48>
	{
		( void ) memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 MISRA exception as the casts are only redundant for some ports, plus previous logic ensures a null pointer can only be passed to memcpy() if the copy size is 0. */
    3072:	6880      	ldr	r0, [r0, #8]
    3074:	4d17      	ldr	r5, [pc, #92]	; (30d4 <prvCopyDataToQueue+0x8c>)
    3076:	595d      	ldr	r5, [r3, r5]
    3078:	9501      	str	r5, [sp, #4]
    307a:	47a8      	blx	r5
		pxQueue->pcWriteTo += pxQueue->uxItemSize;
    307c:	68a1      	ldr	r1, [r4, #8]
    307e:	6c22      	ldr	r2, [r4, #64]	; 0x40
    3080:	188b      	adds	r3, r1, r2
    3082:	60a3      	str	r3, [r4, #8]
		if( pxQueue->pcWriteTo >= pxQueue->pcTail ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
    3084:	6860      	ldr	r0, [r4, #4]
    3086:	4283      	cmp	r3, r0
    3088:	d31a      	bcc.n	30c0 <prvCopyDataToQueue+0x78>
		{
			pxQueue->pcWriteTo = pxQueue->pcHead;
    308a:	6821      	ldr	r1, [r4, #0]
    308c:	60a1      	str	r1, [r4, #8]
    308e:	e017      	b.n	30c0 <prvCopyDataToQueue+0x78>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		( void ) memcpy( ( void * ) pxQueue->u.pcReadFrom, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
    3090:	68c0      	ldr	r0, [r0, #12]
    3092:	4d10      	ldr	r5, [pc, #64]	; (30d4 <prvCopyDataToQueue+0x8c>)
    3094:	595d      	ldr	r5, [r3, r5]
    3096:	9501      	str	r5, [sp, #4]
    3098:	47a8      	blx	r5
		pxQueue->u.pcReadFrom -= pxQueue->uxItemSize;
    309a:	6c23      	ldr	r3, [r4, #64]	; 0x40
    309c:	425a      	negs	r2, r3
    309e:	68e0      	ldr	r0, [r4, #12]
    30a0:	1883      	adds	r3, r0, r2
    30a2:	60e3      	str	r3, [r4, #12]
		if( pxQueue->u.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
    30a4:	6821      	ldr	r1, [r4, #0]
    30a6:	428b      	cmp	r3, r1
    30a8:	d202      	bcs.n	30b0 <prvCopyDataToQueue+0x68>
		{
			pxQueue->u.pcReadFrom = ( pxQueue->pcTail - pxQueue->uxItemSize );
    30aa:	6863      	ldr	r3, [r4, #4]
    30ac:	189a      	adds	r2, r3, r2
    30ae:	60e2      	str	r2, [r4, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		if( xPosition == queueOVERWRITE )
    30b0:	2e02      	cmp	r6, #2
    30b2:	d105      	bne.n	30c0 <prvCopyDataToQueue+0x78>
		{
			if( pxQueue->uxMessagesWaiting > ( UBaseType_t ) 0 )
    30b4:	6ba3      	ldr	r3, [r4, #56]	; 0x38
    30b6:	2b00      	cmp	r3, #0
    30b8:	d002      	beq.n	30c0 <prvCopyDataToQueue+0x78>
			{
				/* An item is not being added but overwritten, so subtract
				one from the recorded number of items in the queue so when
				one is added again below the number of recorded items remains
				correct. */
				--( pxQueue->uxMessagesWaiting );
    30ba:	6ba3      	ldr	r3, [r4, #56]	; 0x38
    30bc:	3b01      	subs	r3, #1
    30be:	63a3      	str	r3, [r4, #56]	; 0x38
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	++( pxQueue->uxMessagesWaiting );
    30c0:	6ba3      	ldr	r3, [r4, #56]	; 0x38
    30c2:	3301      	adds	r3, #1
    30c4:	63a3      	str	r3, [r4, #56]	; 0x38
}
    30c6:	b002      	add	sp, #8
    30c8:	bd70      	pop	{r4, r5, r6, pc}
    30ca:	46c0      	nop			; (mov r8, r8)
    30cc:	00002a1e 	.word	0x00002a1e
    30d0:	000000f8 	.word	0x000000f8
    30d4:	00000054 	.word	0x00000054

000030d8 <prvNotifyQueueSetContainer>:
/*-----------------------------------------------------------*/

#if ( configUSE_QUEUE_SETS == 1 )

	static BaseType_t prvNotifyQueueSetContainer( const Queue_t * const pxQueue, const BaseType_t xCopyPosition )
	{
    30d8:	b530      	push	{r4, r5, lr}
    30da:	b083      	sub	sp, #12
    30dc:	9001      	str	r0, [sp, #4]
    30de:	1c0a      	adds	r2, r1, #0
    30e0:	4d11      	ldr	r5, [pc, #68]	; (3128 <prvNotifyQueueSetContainer+0x50>)
    30e2:	447d      	add	r5, pc
	Queue_t *pxQueueSetContainer = pxQueue->pxQueueSetContainer;
    30e4:	6cc4      	ldr	r4, [r0, #76]	; 0x4c
	BaseType_t xReturn = pdFALSE;

		/* This function must be called form a critical section. */

		configASSERT( pxQueueSetContainer );
    30e6:	2c00      	cmp	r4, #0
    30e8:	d101      	bne.n	30ee <prvNotifyQueueSetContainer+0x16>
    30ea:	b672      	cpsid	i
    30ec:	e7fe      	b.n	30ec <prvNotifyQueueSetContainer+0x14>
		configASSERT( pxQueueSetContainer->uxMessagesWaiting < pxQueueSetContainer->uxLength );
    30ee:	6ba1      	ldr	r1, [r4, #56]	; 0x38
    30f0:	6be3      	ldr	r3, [r4, #60]	; 0x3c
    30f2:	4299      	cmp	r1, r3
    30f4:	d301      	bcc.n	30fa <prvNotifyQueueSetContainer+0x22>
    30f6:	b672      	cpsid	i
    30f8:	e7fe      	b.n	30f8 <prvNotifyQueueSetContainer+0x20>

		if( pxQueueSetContainer->uxMessagesWaiting < pxQueueSetContainer->uxLength )
    30fa:	6ba1      	ldr	r1, [r4, #56]	; 0x38
#if ( configUSE_QUEUE_SETS == 1 )

	static BaseType_t prvNotifyQueueSetContainer( const Queue_t * const pxQueue, const BaseType_t xCopyPosition )
	{
	Queue_t *pxQueueSetContainer = pxQueue->pxQueueSetContainer;
	BaseType_t xReturn = pdFALSE;
    30fc:	2000      	movs	r0, #0
		/* This function must be called form a critical section. */

		configASSERT( pxQueueSetContainer );
		configASSERT( pxQueueSetContainer->uxMessagesWaiting < pxQueueSetContainer->uxLength );

		if( pxQueueSetContainer->uxMessagesWaiting < pxQueueSetContainer->uxLength )
    30fe:	428b      	cmp	r3, r1
    3100:	d90f      	bls.n	3122 <prvNotifyQueueSetContainer+0x4a>
		{
			traceQUEUE_SEND( pxQueueSetContainer );
			/* The data copies is the handle of the queue that contains data. */
			prvCopyDataToQueue( pxQueueSetContainer, &pxQueue, xCopyPosition );
    3102:	1c20      	adds	r0, r4, #0
    3104:	a901      	add	r1, sp, #4
    3106:	4b09      	ldr	r3, [pc, #36]	; (312c <prvNotifyQueueSetContainer+0x54>)
    3108:	447b      	add	r3, pc
    310a:	4798      	blx	r3
#if ( configUSE_QUEUE_SETS == 1 )

	static BaseType_t prvNotifyQueueSetContainer( const Queue_t * const pxQueue, const BaseType_t xCopyPosition )
	{
	Queue_t *pxQueueSetContainer = pxQueue->pxQueueSetContainer;
	BaseType_t xReturn = pdFALSE;
    310c:	2000      	movs	r0, #0
		if( pxQueueSetContainer->uxMessagesWaiting < pxQueueSetContainer->uxLength )
		{
			traceQUEUE_SEND( pxQueueSetContainer );
			/* The data copies is the handle of the queue that contains data. */
			prvCopyDataToQueue( pxQueueSetContainer, &pxQueue, xCopyPosition );
			if( listLIST_IS_EMPTY( &( pxQueueSetContainer->xTasksWaitingToReceive ) ) == pdFALSE )
    310e:	6a63      	ldr	r3, [r4, #36]	; 0x24
    3110:	2b00      	cmp	r3, #0
    3112:	d006      	beq.n	3122 <prvNotifyQueueSetContainer+0x4a>
			{
				if( xTaskRemoveFromEventList( &( pxQueueSetContainer->xTasksWaitingToReceive ) ) != pdFALSE )
    3114:	1c20      	adds	r0, r4, #0
    3116:	3024      	adds	r0, #36	; 0x24
    3118:	4b05      	ldr	r3, [pc, #20]	; (3130 <prvNotifyQueueSetContainer+0x58>)
    311a:	58eb      	ldr	r3, [r5, r3]
    311c:	4798      	blx	r3
#if ( configUSE_QUEUE_SETS == 1 )

	static BaseType_t prvNotifyQueueSetContainer( const Queue_t * const pxQueue, const BaseType_t xCopyPosition )
	{
	Queue_t *pxQueueSetContainer = pxQueue->pxQueueSetContainer;
	BaseType_t xReturn = pdFALSE;
    311e:	1e43      	subs	r3, r0, #1
    3120:	4198      	sbcs	r0, r3
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
	}
    3122:	b003      	add	sp, #12
    3124:	bd30      	pop	{r4, r5, pc}
    3126:	46c0      	nop			; (mov r8, r8)
    3128:	0000298e 	.word	0x0000298e
    312c:	ffffff3d 	.word	0xffffff3d
    3130:	000000c8 	.word	0x000000c8

00003134 <prvCopyDataFromQueue>:
	++( pxQueue->uxMessagesWaiting );
}
/*-----------------------------------------------------------*/

static void prvCopyDataFromQueue( Queue_t * const pxQueue, void * const pvBuffer )
{
    3134:	b570      	push	{r4, r5, r6, lr}
    3136:	b082      	sub	sp, #8
    3138:	4b0a      	ldr	r3, [pc, #40]	; (3164 <prvCopyDataFromQueue+0x30>)
    313a:	447b      	add	r3, pc
	if( pxQueue->uxQueueType != queueQUEUE_IS_MUTEX )
    313c:	6805      	ldr	r5, [r0, #0]
    313e:	2d00      	cmp	r5, #0
    3140:	d00d      	beq.n	315e <prvCopyDataFromQueue+0x2a>
	{
		pxQueue->u.pcReadFrom += pxQueue->uxItemSize;
    3142:	6c02      	ldr	r2, [r0, #64]	; 0x40
    3144:	68c6      	ldr	r6, [r0, #12]
    3146:	18b4      	adds	r4, r6, r2
    3148:	60c4      	str	r4, [r0, #12]
		if( pxQueue->u.pcReadFrom >= pxQueue->pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
    314a:	6846      	ldr	r6, [r0, #4]
    314c:	42b4      	cmp	r4, r6
    314e:	d300      	bcc.n	3152 <prvCopyDataFromQueue+0x1e>
		{
			pxQueue->u.pcReadFrom = pxQueue->pcHead;
    3150:	60c5      	str	r5, [r0, #12]
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		( void ) memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->u.pcReadFrom, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 MISRA exception as the casts are only redundant for some ports.  Also previous logic ensures a null pointer can only be passed to memcpy() when the count is 0. */
    3152:	68c4      	ldr	r4, [r0, #12]
    3154:	1c08      	adds	r0, r1, #0
    3156:	1c21      	adds	r1, r4, #0
    3158:	4c03      	ldr	r4, [pc, #12]	; (3168 <prvCopyDataFromQueue+0x34>)
    315a:	591c      	ldr	r4, [r3, r4]
    315c:	47a0      	blx	r4
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
    315e:	b002      	add	sp, #8
    3160:	bd70      	pop	{r4, r5, r6, pc}
    3162:	46c0      	nop			; (mov r8, r8)
    3164:	00002936 	.word	0x00002936
    3168:	00000054 	.word	0x00000054

0000316c <prvUnlockQueue>:
/*-----------------------------------------------------------*/

static void prvUnlockQueue( Queue_t * const pxQueue )
{
    316c:	b5f0      	push	{r4, r5, r6, r7, lr}
    316e:	b083      	sub	sp, #12
    3170:	1c04      	adds	r4, r0, #0
    3172:	4d2b      	ldr	r5, [pc, #172]	; (3220 <prvUnlockQueue+0xb4>)
    3174:	447d      	add	r5, pc

	/* The lock counts contains the number of extra data items placed or
	removed from the queue while the queue was locked.  When a queue is
	locked items can be added or removed, but the event lists cannot be
	updated. */
	taskENTER_CRITICAL();
    3176:	4b2b      	ldr	r3, [pc, #172]	; (3224 <prvUnlockQueue+0xb8>)
    3178:	58eb      	ldr	r3, [r5, r3]
    317a:	4798      	blx	r3
	{
		/* See if data was added to the queue while it was locked. */
		while( pxQueue->xTxLock > queueLOCKED_UNMODIFIED )
    317c:	6ca3      	ldr	r3, [r4, #72]	; 0x48
    317e:	2b00      	cmp	r3, #0
    3180:	dd21      	ble.n	31c6 <prvUnlockQueue+0x5a>
				{
					/* Tasks that are removed from the event list will get added to
					the pending ready list as the scheduler is still suspended. */
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
    3182:	1c27      	adds	r7, r4, #0
    3184:	3724      	adds	r7, #36	; 0x24
			blocked waiting for data to become available? */
			#if ( configUSE_QUEUE_SETS == 1 )
			{
				if( pxQueue->pxQueueSetContainer != NULL )
				{
					if( prvNotifyQueueSetContainer( pxQueue, queueSEND_TO_BACK ) == pdTRUE )
    3186:	4e28      	ldr	r6, [pc, #160]	; (3228 <prvUnlockQueue+0xbc>)
    3188:	447e      	add	r6, pc
		{
			/* Data was posted while the queue was locked.  Are any tasks
			blocked waiting for data to become available? */
			#if ( configUSE_QUEUE_SETS == 1 )
			{
				if( pxQueue->pxQueueSetContainer != NULL )
    318a:	6ce3      	ldr	r3, [r4, #76]	; 0x4c
    318c:	2b00      	cmp	r3, #0
    318e:	d008      	beq.n	31a2 <prvUnlockQueue+0x36>
				{
					if( prvNotifyQueueSetContainer( pxQueue, queueSEND_TO_BACK ) == pdTRUE )
    3190:	1c20      	adds	r0, r4, #0
    3192:	2100      	movs	r1, #0
    3194:	47b0      	blx	r6
    3196:	2801      	cmp	r0, #1
    3198:	d10f      	bne.n	31ba <prvUnlockQueue+0x4e>
					{
						/* The queue is a member of a queue set, and posting to
						the queue set caused a higher priority task to unblock.
						A context switch is required. */
						vTaskMissedYield();
    319a:	4b24      	ldr	r3, [pc, #144]	; (322c <prvUnlockQueue+0xc0>)
    319c:	58eb      	ldr	r3, [r5, r3]
    319e:	4798      	blx	r3
    31a0:	e00b      	b.n	31ba <prvUnlockQueue+0x4e>
				}
				else
				{
					/* Tasks that are removed from the event list will get added to
					the pending ready list as the scheduler is still suspended. */
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
    31a2:	6a63      	ldr	r3, [r4, #36]	; 0x24
    31a4:	2b00      	cmp	r3, #0
    31a6:	d00e      	beq.n	31c6 <prvUnlockQueue+0x5a>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
    31a8:	1c38      	adds	r0, r7, #0
    31aa:	4b21      	ldr	r3, [pc, #132]	; (3230 <prvUnlockQueue+0xc4>)
    31ac:	58eb      	ldr	r3, [r5, r3]
    31ae:	4798      	blx	r3
    31b0:	2800      	cmp	r0, #0
    31b2:	d002      	beq.n	31ba <prvUnlockQueue+0x4e>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							vTaskMissedYield();
    31b4:	4b1d      	ldr	r3, [pc, #116]	; (322c <prvUnlockQueue+0xc0>)
    31b6:	58eb      	ldr	r3, [r5, r3]
    31b8:	4798      	blx	r3
					break;
				}
			}
			#endif /* configUSE_QUEUE_SETS */

			--( pxQueue->xTxLock );
    31ba:	6ca3      	ldr	r3, [r4, #72]	; 0x48
    31bc:	3b01      	subs	r3, #1
    31be:	64a3      	str	r3, [r4, #72]	; 0x48
	locked items can be added or removed, but the event lists cannot be
	updated. */
	taskENTER_CRITICAL();
	{
		/* See if data was added to the queue while it was locked. */
		while( pxQueue->xTxLock > queueLOCKED_UNMODIFIED )
    31c0:	6ca3      	ldr	r3, [r4, #72]	; 0x48
    31c2:	2b00      	cmp	r3, #0
    31c4:	dce1      	bgt.n	318a <prvUnlockQueue+0x1e>
			#endif /* configUSE_QUEUE_SETS */

			--( pxQueue->xTxLock );
		}

		pxQueue->xTxLock = queueUNLOCKED;
    31c6:	2301      	movs	r3, #1
    31c8:	425b      	negs	r3, r3
    31ca:	64a3      	str	r3, [r4, #72]	; 0x48
	}
	taskEXIT_CRITICAL();
    31cc:	4b19      	ldr	r3, [pc, #100]	; (3234 <prvUnlockQueue+0xc8>)
    31ce:	58eb      	ldr	r3, [r5, r3]
    31d0:	4798      	blx	r3

	/* Do the same for the Rx lock. */
	taskENTER_CRITICAL();
    31d2:	4b14      	ldr	r3, [pc, #80]	; (3224 <prvUnlockQueue+0xb8>)
    31d4:	58eb      	ldr	r3, [r5, r3]
    31d6:	4798      	blx	r3
	{
		while( pxQueue->xRxLock > queueLOCKED_UNMODIFIED )
    31d8:	6c63      	ldr	r3, [r4, #68]	; 0x44
    31da:	2b00      	cmp	r3, #0
    31dc:	dd17      	ble.n	320e <prvUnlockQueue+0xa2>
		{
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
    31de:	6923      	ldr	r3, [r4, #16]
    31e0:	2b00      	cmp	r3, #0
    31e2:	d014      	beq.n	320e <prvUnlockQueue+0xa2>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
    31e4:	1c27      	adds	r7, r4, #0
    31e6:	3710      	adds	r7, #16
    31e8:	4b11      	ldr	r3, [pc, #68]	; (3230 <prvUnlockQueue+0xc4>)
    31ea:	58ee      	ldr	r6, [r5, r3]
    31ec:	e002      	b.n	31f4 <prvUnlockQueue+0x88>
	/* Do the same for the Rx lock. */
	taskENTER_CRITICAL();
	{
		while( pxQueue->xRxLock > queueLOCKED_UNMODIFIED )
		{
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
    31ee:	6923      	ldr	r3, [r4, #16]
    31f0:	2b00      	cmp	r3, #0
    31f2:	d00c      	beq.n	320e <prvUnlockQueue+0xa2>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
    31f4:	1c38      	adds	r0, r7, #0
    31f6:	47b0      	blx	r6
    31f8:	2800      	cmp	r0, #0
    31fa:	d002      	beq.n	3202 <prvUnlockQueue+0x96>
				{
					vTaskMissedYield();
    31fc:	4b0b      	ldr	r3, [pc, #44]	; (322c <prvUnlockQueue+0xc0>)
    31fe:	58eb      	ldr	r3, [r5, r3]
    3200:	4798      	blx	r3
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				--( pxQueue->xRxLock );
    3202:	6c63      	ldr	r3, [r4, #68]	; 0x44
    3204:	3b01      	subs	r3, #1
    3206:	6463      	str	r3, [r4, #68]	; 0x44
	taskEXIT_CRITICAL();

	/* Do the same for the Rx lock. */
	taskENTER_CRITICAL();
	{
		while( pxQueue->xRxLock > queueLOCKED_UNMODIFIED )
    3208:	6c63      	ldr	r3, [r4, #68]	; 0x44
    320a:	2b00      	cmp	r3, #0
    320c:	dcef      	bgt.n	31ee <prvUnlockQueue+0x82>
			{
				break;
			}
		}

		pxQueue->xRxLock = queueUNLOCKED;
    320e:	2301      	movs	r3, #1
    3210:	425b      	negs	r3, r3
    3212:	6463      	str	r3, [r4, #68]	; 0x44
	}
	taskEXIT_CRITICAL();
    3214:	4b07      	ldr	r3, [pc, #28]	; (3234 <prvUnlockQueue+0xc8>)
    3216:	58eb      	ldr	r3, [r5, r3]
    3218:	4798      	blx	r3
}
    321a:	b003      	add	sp, #12
    321c:	bdf0      	pop	{r4, r5, r6, r7, pc}
    321e:	46c0      	nop			; (mov r8, r8)
    3220:	000028fc 	.word	0x000028fc
    3224:	00000204 	.word	0x00000204
    3228:	ffffff4d 	.word	0xffffff4d
    322c:	00000198 	.word	0x00000198
    3230:	000000c8 	.word	0x000000c8
    3234:	00000010 	.word	0x00000010

00003238 <xQueueGenericReset>:
	}														\
	taskEXIT_CRITICAL()
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericReset( QueueHandle_t xQueue, BaseType_t xNewQueue )
{
    3238:	b570      	push	{r4, r5, r6, lr}
    323a:	b082      	sub	sp, #8
    323c:	1c04      	adds	r4, r0, #0
    323e:	1c0e      	adds	r6, r1, #0
    3240:	4d1b      	ldr	r5, [pc, #108]	; (32b0 <xQueueGenericReset+0x78>)
    3242:	447d      	add	r5, pc
Queue_t * const pxQueue = ( Queue_t * ) xQueue;

	configASSERT( pxQueue );
    3244:	2800      	cmp	r0, #0
    3246:	d101      	bne.n	324c <xQueueGenericReset+0x14>
    3248:	b672      	cpsid	i
    324a:	e7fe      	b.n	324a <xQueueGenericReset+0x12>

	taskENTER_CRITICAL();
    324c:	4b19      	ldr	r3, [pc, #100]	; (32b4 <xQueueGenericReset+0x7c>)
    324e:	58eb      	ldr	r3, [r5, r3]
    3250:	4798      	blx	r3
	{
		pxQueue->pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize );
    3252:	6823      	ldr	r3, [r4, #0]
    3254:	6c22      	ldr	r2, [r4, #64]	; 0x40
    3256:	6be0      	ldr	r0, [r4, #60]	; 0x3c
    3258:	4350      	muls	r0, r2
    325a:	1819      	adds	r1, r3, r0
    325c:	6061      	str	r1, [r4, #4]
		pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
    325e:	2100      	movs	r1, #0
    3260:	63a1      	str	r1, [r4, #56]	; 0x38
		pxQueue->pcWriteTo = pxQueue->pcHead;
    3262:	60a3      	str	r3, [r4, #8]
		pxQueue->u.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - ( UBaseType_t ) 1U ) * pxQueue->uxItemSize );
    3264:	1a82      	subs	r2, r0, r2
    3266:	189b      	adds	r3, r3, r2
    3268:	60e3      	str	r3, [r4, #12]
		pxQueue->xRxLock = queueUNLOCKED;
    326a:	2301      	movs	r3, #1
    326c:	425b      	negs	r3, r3
    326e:	6463      	str	r3, [r4, #68]	; 0x44
		pxQueue->xTxLock = queueUNLOCKED;
    3270:	64a3      	str	r3, [r4, #72]	; 0x48

		if( xNewQueue == pdFALSE )
    3272:	2e00      	cmp	r6, #0
    3274:	d10d      	bne.n	3292 <xQueueGenericReset+0x5a>
			/* If there are tasks blocked waiting to read from the queue, then
			the tasks will remain blocked as after this function exits the queue
			will still be empty.  If there are tasks blocked waiting to write to
			the queue, then one should be unblocked as after this function exits
			it will be possible to write to it. */
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
    3276:	6921      	ldr	r1, [r4, #16]
    3278:	2900      	cmp	r1, #0
    327a:	d012      	beq.n	32a2 <xQueueGenericReset+0x6a>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) == pdTRUE )
    327c:	1c20      	adds	r0, r4, #0
    327e:	3010      	adds	r0, #16
    3280:	4b0d      	ldr	r3, [pc, #52]	; (32b8 <xQueueGenericReset+0x80>)
    3282:	58eb      	ldr	r3, [r5, r3]
    3284:	4798      	blx	r3
    3286:	2801      	cmp	r0, #1
    3288:	d10b      	bne.n	32a2 <xQueueGenericReset+0x6a>
				{
					queueYIELD_IF_USING_PREEMPTION();
    328a:	4b0c      	ldr	r3, [pc, #48]	; (32bc <xQueueGenericReset+0x84>)
    328c:	58eb      	ldr	r3, [r5, r3]
    328e:	4798      	blx	r3
    3290:	e007      	b.n	32a2 <xQueueGenericReset+0x6a>
			}
		}
		else
		{
			/* Ensure the event queues start in the correct state. */
			vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
    3292:	1c20      	adds	r0, r4, #0
    3294:	3010      	adds	r0, #16
    3296:	4b0a      	ldr	r3, [pc, #40]	; (32c0 <xQueueGenericReset+0x88>)
    3298:	58ee      	ldr	r6, [r5, r3]
    329a:	47b0      	blx	r6
			vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
    329c:	1c20      	adds	r0, r4, #0
    329e:	3024      	adds	r0, #36	; 0x24
    32a0:	47b0      	blx	r6
		}
	}
	taskEXIT_CRITICAL();
    32a2:	4b08      	ldr	r3, [pc, #32]	; (32c4 <xQueueGenericReset+0x8c>)
    32a4:	58eb      	ldr	r3, [r5, r3]
    32a6:	4798      	blx	r3

	/* A value is returned for calling semantic consistency with previous
	versions. */
	return pdPASS;
}
    32a8:	2001      	movs	r0, #1
    32aa:	b002      	add	sp, #8
    32ac:	bd70      	pop	{r4, r5, r6, pc}
    32ae:	46c0      	nop			; (mov r8, r8)
    32b0:	0000282e 	.word	0x0000282e
    32b4:	00000204 	.word	0x00000204
    32b8:	000000c8 	.word	0x000000c8
    32bc:	00000124 	.word	0x00000124
    32c0:	000000b4 	.word	0x000000b4
    32c4:	00000010 	.word	0x00000010

000032c8 <xQueueGenericCreate>:
/*-----------------------------------------------------------*/

QueueHandle_t xQueueGenericCreate( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, const uint8_t ucQueueType )
{
    32c8:	b5f0      	push	{r4, r5, r6, r7, lr}
    32ca:	b083      	sub	sp, #12
    32cc:	1c06      	adds	r6, r0, #0
    32ce:	1c0f      	adds	r7, r1, #0
    32d0:	4d13      	ldr	r5, [pc, #76]	; (3320 <xQueueGenericCreate+0x58>)
    32d2:	447d      	add	r5, pc
	/* Remove compiler warnings about unused parameters should
	configUSE_TRACE_FACILITY not be set to 1. */
	( void ) ucQueueType;

	/* Allocate the new queue structure. */
	if( uxQueueLength > ( UBaseType_t ) 0 )
    32d4:	2800      	cmp	r0, #0
    32d6:	d014      	beq.n	3302 <xQueueGenericCreate+0x3a>
	{
		pxNewQueue = ( Queue_t * ) pvPortMalloc( sizeof( Queue_t ) );
    32d8:	2050      	movs	r0, #80	; 0x50
    32da:	4b12      	ldr	r3, [pc, #72]	; (3324 <xQueueGenericCreate+0x5c>)
    32dc:	58eb      	ldr	r3, [r5, r3]
    32de:	4798      	blx	r3
    32e0:	1e04      	subs	r4, r0, #0
		if( pxNewQueue != NULL )
    32e2:	d00e      	beq.n	3302 <xQueueGenericCreate+0x3a>
		{
			/* Create the list of pointers to queue items.  The queue is one byte
			longer than asked for to make wrap checking easier/faster. */
			xQueueSizeInBytes = ( size_t ) ( uxQueueLength * uxItemSize ) + ( size_t ) 1; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
    32e4:	1c38      	adds	r0, r7, #0
    32e6:	4370      	muls	r0, r6
    32e8:	3001      	adds	r0, #1

			pxNewQueue->pcHead = ( int8_t * ) pvPortMalloc( xQueueSizeInBytes );
    32ea:	4b0e      	ldr	r3, [pc, #56]	; (3324 <xQueueGenericCreate+0x5c>)
    32ec:	58eb      	ldr	r3, [r5, r3]
    32ee:	4798      	blx	r3
    32f0:	6020      	str	r0, [r4, #0]
			if( pxNewQueue->pcHead != NULL )
    32f2:	2800      	cmp	r0, #0
    32f4:	d107      	bne.n	3306 <xQueueGenericCreate+0x3e>
				xReturn = pxNewQueue;
			}
			else
			{
				traceQUEUE_CREATE_FAILED( ucQueueType );
				vPortFree( pxNewQueue );
    32f6:	1c20      	adds	r0, r4, #0
    32f8:	4b0b      	ldr	r3, [pc, #44]	; (3328 <xQueueGenericCreate+0x60>)
    32fa:	58eb      	ldr	r3, [r5, r3]
    32fc:	4798      	blx	r3
    32fe:	e000      	b.n	3302 <xQueueGenericCreate+0x3a>
    3300:	e7fe      	b.n	3300 <xQueueGenericCreate+0x38>
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	configASSERT( xReturn );
    3302:	b672      	cpsid	i
    3304:	e7fc      	b.n	3300 <xQueueGenericCreate+0x38>
			pxNewQueue->pcHead = ( int8_t * ) pvPortMalloc( xQueueSizeInBytes );
			if( pxNewQueue->pcHead != NULL )
			{
				/* Initialise the queue members as described above where the
				queue type is defined. */
				pxNewQueue->uxLength = uxQueueLength;
    3306:	63e6      	str	r6, [r4, #60]	; 0x3c
				pxNewQueue->uxItemSize = uxItemSize;
    3308:	6427      	str	r7, [r4, #64]	; 0x40
				( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
    330a:	1c20      	adds	r0, r4, #0
    330c:	2101      	movs	r1, #1
    330e:	4b07      	ldr	r3, [pc, #28]	; (332c <xQueueGenericCreate+0x64>)
    3310:	58eb      	ldr	r3, [r5, r3]
    3312:	4798      	blx	r3
				}
				#endif /* configUSE_TRACE_FACILITY */

				#if( configUSE_QUEUE_SETS == 1 )
				{
					pxNewQueue->pxQueueSetContainer = NULL;
    3314:	2300      	movs	r3, #0
    3316:	64e3      	str	r3, [r4, #76]	; 0x4c
	}

	configASSERT( xReturn );

	return xReturn;
}
    3318:	1c20      	adds	r0, r4, #0
    331a:	b003      	add	sp, #12
    331c:	bdf0      	pop	{r4, r5, r6, r7, pc}
    331e:	46c0      	nop			; (mov r8, r8)
    3320:	0000279e 	.word	0x0000279e
    3324:	000000ac 	.word	0x000000ac
    3328:	0000006c 	.word	0x0000006c
    332c:	000001bc 	.word	0x000001bc

00003330 <xQueueGenericSend>:

#endif /* configUSE_COUNTING_SEMAPHORES */
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSend( QueueHandle_t xQueue, const void * const pvItemToQueue, TickType_t xTicksToWait, const BaseType_t xCopyPosition )
{
    3330:	b5f0      	push	{r4, r5, r6, r7, lr}
    3332:	465f      	mov	r7, fp
    3334:	4656      	mov	r6, sl
    3336:	464d      	mov	r5, r9
    3338:	4644      	mov	r4, r8
    333a:	b4f0      	push	{r4, r5, r6, r7}
    333c:	b087      	sub	sp, #28
    333e:	1c05      	adds	r5, r0, #0
    3340:	1c0f      	adds	r7, r1, #0
    3342:	9203      	str	r2, [sp, #12]
    3344:	1c1e      	adds	r6, r3, #0
    3346:	4c5c      	ldr	r4, [pc, #368]	; (34b8 <xQueueGenericSend+0x188>)
    3348:	447c      	add	r4, pc
BaseType_t xEntryTimeSet = pdFALSE;
TimeOut_t xTimeOut;
Queue_t * const pxQueue = ( Queue_t * ) xQueue;

	configASSERT( pxQueue );
    334a:	2800      	cmp	r0, #0
    334c:	d101      	bne.n	3352 <xQueueGenericSend+0x22>
    334e:	b672      	cpsid	i
    3350:	e7fe      	b.n	3350 <xQueueGenericSend+0x20>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
    3352:	2900      	cmp	r1, #0
    3354:	d104      	bne.n	3360 <xQueueGenericSend+0x30>
    3356:	6c02      	ldr	r2, [r0, #64]	; 0x40
    3358:	2a00      	cmp	r2, #0
    335a:	d001      	beq.n	3360 <xQueueGenericSend+0x30>
    335c:	b672      	cpsid	i
    335e:	e7fe      	b.n	335e <xQueueGenericSend+0x2e>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
    3360:	2e02      	cmp	r6, #2
    3362:	d104      	bne.n	336e <xQueueGenericSend+0x3e>
    3364:	6beb      	ldr	r3, [r5, #60]	; 0x3c
    3366:	2b01      	cmp	r3, #1
    3368:	d001      	beq.n	336e <xQueueGenericSend+0x3e>
    336a:	b672      	cpsid	i
    336c:	e7fe      	b.n	336c <xQueueGenericSend+0x3c>
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
    336e:	4b53      	ldr	r3, [pc, #332]	; (34bc <xQueueGenericSend+0x18c>)
    3370:	58e3      	ldr	r3, [r4, r3]
    3372:	4798      	blx	r3
    3374:	2800      	cmp	r0, #0
    3376:	d102      	bne.n	337e <xQueueGenericSend+0x4e>
    3378:	9a03      	ldr	r2, [sp, #12]
    337a:	2a00      	cmp	r2, #0
    337c:	d107      	bne.n	338e <xQueueGenericSend+0x5e>

#endif /* configUSE_COUNTING_SEMAPHORES */
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSend( QueueHandle_t xQueue, const void * const pvItemToQueue, TickType_t xTicksToWait, const BaseType_t xCopyPosition )
{
    337e:	2300      	movs	r3, #0
    3380:	4699      	mov	r9, r3
	/* This function relaxes the coding standard somewhat to allow return
	statements within the function itself.  This is done in the interest
	of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
    3382:	4b4f      	ldr	r3, [pc, #316]	; (34c0 <xQueueGenericSend+0x190>)
    3384:	58e3      	ldr	r3, [r4, r3]
    3386:	9302      	str	r3, [sp, #8]
				}
				else if( xEntryTimeSet == pdFALSE )
				{
					/* The queue was full and a block time was specified so
					configure the timeout structure. */
					vTaskSetTimeOutState( &xTimeOut );
    3388:	aa04      	add	r2, sp, #16
    338a:	4690      	mov	r8, r2
    338c:	e001      	b.n	3392 <xQueueGenericSend+0x62>
	configASSERT( pxQueue );
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
    338e:	b672      	cpsid	i
    3390:	e7fe      	b.n	3390 <xQueueGenericSend+0x60>
	/* This function relaxes the coding standard somewhat to allow return
	statements within the function itself.  This is done in the interest
	of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
    3392:	9b02      	ldr	r3, [sp, #8]
    3394:	4798      	blx	r3
		{
			/* Is there room on the queue now?  The running task must be
			the highest priority task wanting to access the queue.  If
			the head item in the queue is to be overwritten then it does
			not matter if the queue is full. */
			if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
    3396:	6bab      	ldr	r3, [r5, #56]	; 0x38
    3398:	6bea      	ldr	r2, [r5, #60]	; 0x3c
    339a:	4293      	cmp	r3, r2
    339c:	d301      	bcc.n	33a2 <xQueueGenericSend+0x72>
    339e:	2e02      	cmp	r6, #2
    33a0:	d125      	bne.n	33ee <xQueueGenericSend+0xbe>
			{
				traceQUEUE_SEND( pxQueue );
				prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
    33a2:	1c28      	adds	r0, r5, #0
    33a4:	1c39      	adds	r1, r7, #0
    33a6:	1c32      	adds	r2, r6, #0
    33a8:	4b46      	ldr	r3, [pc, #280]	; (34c4 <xQueueGenericSend+0x194>)
    33aa:	447b      	add	r3, pc
    33ac:	4798      	blx	r3

				#if ( configUSE_QUEUE_SETS == 1 )
				{
					if( pxQueue->pxQueueSetContainer != NULL )
    33ae:	6ceb      	ldr	r3, [r5, #76]	; 0x4c
    33b0:	2b00      	cmp	r3, #0
    33b2:	d00a      	beq.n	33ca <xQueueGenericSend+0x9a>
					{
						if( prvNotifyQueueSetContainer( pxQueue, xCopyPosition ) == pdTRUE )
    33b4:	1c28      	adds	r0, r5, #0
    33b6:	1c31      	adds	r1, r6, #0
    33b8:	4b43      	ldr	r3, [pc, #268]	; (34c8 <xQueueGenericSend+0x198>)
    33ba:	447b      	add	r3, pc
    33bc:	4798      	blx	r3
    33be:	2801      	cmp	r0, #1
    33c0:	d110      	bne.n	33e4 <xQueueGenericSend+0xb4>
						{
							/* The queue is a member of a queue set, and posting
							to the queue set caused a higher priority task to
							unblock. A context switch is required. */
							queueYIELD_IF_USING_PREEMPTION();
    33c2:	4b42      	ldr	r3, [pc, #264]	; (34cc <xQueueGenericSend+0x19c>)
    33c4:	58e3      	ldr	r3, [r4, r3]
    33c6:	4798      	blx	r3
    33c8:	e00c      	b.n	33e4 <xQueueGenericSend+0xb4>
					}
					else
					{
						/* If there was a task waiting for data to arrive on the
						queue then unblock it now. */
						if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
    33ca:	6a6a      	ldr	r2, [r5, #36]	; 0x24
    33cc:	2a00      	cmp	r2, #0
    33ce:	d009      	beq.n	33e4 <xQueueGenericSend+0xb4>
						{
							if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) == pdTRUE )
    33d0:	1c28      	adds	r0, r5, #0
    33d2:	3024      	adds	r0, #36	; 0x24
    33d4:	4b3e      	ldr	r3, [pc, #248]	; (34d0 <xQueueGenericSend+0x1a0>)
    33d6:	58e3      	ldr	r3, [r4, r3]
    33d8:	4798      	blx	r3
    33da:	2801      	cmp	r0, #1
    33dc:	d102      	bne.n	33e4 <xQueueGenericSend+0xb4>
							{
								/* The unblocked task has a priority higher than
								our own so yield immediately.  Yes it is ok to
								do this from within the critical section - the
								kernel takes care of that. */
								queueYIELD_IF_USING_PREEMPTION();
    33de:	4b3b      	ldr	r3, [pc, #236]	; (34cc <xQueueGenericSend+0x19c>)
    33e0:	58e3      	ldr	r3, [r4, r3]
    33e2:	4798      	blx	r3
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif /* configUSE_QUEUE_SETS */

				taskEXIT_CRITICAL();
    33e4:	4b3b      	ldr	r3, [pc, #236]	; (34d4 <xQueueGenericSend+0x1a4>)
    33e6:	58e3      	ldr	r3, [r4, r3]
    33e8:	4798      	blx	r3

				/* Return to the original privilege level before exiting the
				function. */
				return pdPASS;
    33ea:	2001      	movs	r0, #1
    33ec:	e05d      	b.n	34aa <xQueueGenericSend+0x17a>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
    33ee:	9b03      	ldr	r3, [sp, #12]
    33f0:	2b00      	cmp	r3, #0
    33f2:	d104      	bne.n	33fe <xQueueGenericSend+0xce>
				{
					/* The queue was full and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
    33f4:	4b37      	ldr	r3, [pc, #220]	; (34d4 <xQueueGenericSend+0x1a4>)
    33f6:	58e3      	ldr	r3, [r4, r3]
    33f8:	4798      	blx	r3

					/* Return to the original privilege level before exiting
					the function. */
					traceQUEUE_SEND_FAILED( pxQueue );
					return errQUEUE_FULL;
    33fa:	2000      	movs	r0, #0
    33fc:	e055      	b.n	34aa <xQueueGenericSend+0x17a>
				}
				else if( xEntryTimeSet == pdFALSE )
    33fe:	464a      	mov	r2, r9
    3400:	2a00      	cmp	r2, #0
    3402:	d105      	bne.n	3410 <xQueueGenericSend+0xe0>
				{
					/* The queue was full and a block time was specified so
					configure the timeout structure. */
					vTaskSetTimeOutState( &xTimeOut );
    3404:	4640      	mov	r0, r8
    3406:	4b34      	ldr	r3, [pc, #208]	; (34d8 <xQueueGenericSend+0x1a8>)
    3408:	58e3      	ldr	r3, [r4, r3]
    340a:	4798      	blx	r3
					xEntryTimeSet = pdTRUE;
    340c:	2301      	movs	r3, #1
    340e:	4699      	mov	r9, r3
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
    3410:	4b30      	ldr	r3, [pc, #192]	; (34d4 <xQueueGenericSend+0x1a4>)
    3412:	58e3      	ldr	r3, [r4, r3]
    3414:	4798      	blx	r3

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
    3416:	4b31      	ldr	r3, [pc, #196]	; (34dc <xQueueGenericSend+0x1ac>)
    3418:	58e3      	ldr	r3, [r4, r3]
    341a:	4798      	blx	r3
		prvLockQueue( pxQueue );
    341c:	4b28      	ldr	r3, [pc, #160]	; (34c0 <xQueueGenericSend+0x190>)
    341e:	58e3      	ldr	r3, [r4, r3]
    3420:	4798      	blx	r3
    3422:	6c6b      	ldr	r3, [r5, #68]	; 0x44
    3424:	3301      	adds	r3, #1
    3426:	d101      	bne.n	342c <xQueueGenericSend+0xfc>
    3428:	2300      	movs	r3, #0
    342a:	646b      	str	r3, [r5, #68]	; 0x44
    342c:	6cab      	ldr	r3, [r5, #72]	; 0x48
    342e:	3301      	adds	r3, #1
    3430:	d101      	bne.n	3436 <xQueueGenericSend+0x106>
    3432:	2300      	movs	r3, #0
    3434:	64ab      	str	r3, [r5, #72]	; 0x48
    3436:	4b27      	ldr	r3, [pc, #156]	; (34d4 <xQueueGenericSend+0x1a4>)
    3438:	58e3      	ldr	r3, [r4, r3]
    343a:	4798      	blx	r3

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
    343c:	4640      	mov	r0, r8
    343e:	a903      	add	r1, sp, #12
    3440:	4b27      	ldr	r3, [pc, #156]	; (34e0 <xQueueGenericSend+0x1b0>)
    3442:	58e3      	ldr	r3, [r4, r3]
    3444:	4798      	blx	r3
    3446:	2800      	cmp	r0, #0
    3448:	d127      	bne.n	349a <xQueueGenericSend+0x16a>

static BaseType_t prvIsQueueFull( const Queue_t *pxQueue )
{
BaseType_t xReturn;

	taskENTER_CRITICAL();
    344a:	4b1d      	ldr	r3, [pc, #116]	; (34c0 <xQueueGenericSend+0x190>)
    344c:	58e3      	ldr	r3, [r4, r3]
    344e:	4798      	blx	r3
	{
		if( pxQueue->uxMessagesWaiting == pxQueue->uxLength )
    3450:	6baa      	ldr	r2, [r5, #56]	; 0x38
    3452:	4693      	mov	fp, r2
    3454:	6beb      	ldr	r3, [r5, #60]	; 0x3c
    3456:	469a      	mov	sl, r3
		else
		{
			xReturn = pdFALSE;
		}
	}
	taskEXIT_CRITICAL();
    3458:	4b1e      	ldr	r3, [pc, #120]	; (34d4 <xQueueGenericSend+0x1a4>)
    345a:	58e3      	ldr	r3, [r4, r3]
    345c:	4798      	blx	r3
		prvLockQueue( pxQueue );

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
		{
			if( prvIsQueueFull( pxQueue ) != pdFALSE )
    345e:	45d3      	cmp	fp, sl
    3460:	d113      	bne.n	348a <xQueueGenericSend+0x15a>
			{
				traceBLOCKING_ON_QUEUE_SEND( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
    3462:	1c28      	adds	r0, r5, #0
    3464:	3010      	adds	r0, #16
    3466:	9903      	ldr	r1, [sp, #12]
    3468:	4b1e      	ldr	r3, [pc, #120]	; (34e4 <xQueueGenericSend+0x1b4>)
    346a:	58e3      	ldr	r3, [r4, r3]
    346c:	4798      	blx	r3
				/* Unlocking the queue means queue events can effect the
				event list.  It is possible	that interrupts occurring now
				remove this task from the event	list again - but as the
				scheduler is suspended the task will go onto the pending
				ready last instead of the actual ready list. */
				prvUnlockQueue( pxQueue );
    346e:	1c28      	adds	r0, r5, #0
    3470:	4b1d      	ldr	r3, [pc, #116]	; (34e8 <xQueueGenericSend+0x1b8>)
    3472:	447b      	add	r3, pc
    3474:	4798      	blx	r3
				/* Resuming the scheduler will move tasks from the pending
				ready list into the ready list - so it is feasible that this
				task is already in a ready list before it yields - in which
				case the yield will not cause a context switch unless there
				is also a higher priority task in the pending ready list. */
				if( xTaskResumeAll() == pdFALSE )
    3476:	4b1d      	ldr	r3, [pc, #116]	; (34ec <xQueueGenericSend+0x1bc>)
    3478:	58e3      	ldr	r3, [r4, r3]
    347a:	4798      	blx	r3
    347c:	2800      	cmp	r0, #0
    347e:	d000      	beq.n	3482 <xQueueGenericSend+0x152>
    3480:	e787      	b.n	3392 <xQueueGenericSend+0x62>
				{
					portYIELD_WITHIN_API();
    3482:	4b12      	ldr	r3, [pc, #72]	; (34cc <xQueueGenericSend+0x19c>)
    3484:	58e3      	ldr	r3, [r4, r3]
    3486:	4798      	blx	r3
    3488:	e783      	b.n	3392 <xQueueGenericSend+0x62>
				}
			}
			else
			{
				/* Try again. */
				prvUnlockQueue( pxQueue );
    348a:	1c28      	adds	r0, r5, #0
    348c:	4b18      	ldr	r3, [pc, #96]	; (34f0 <xQueueGenericSend+0x1c0>)
    348e:	447b      	add	r3, pc
    3490:	4798      	blx	r3
				( void ) xTaskResumeAll();
    3492:	4b16      	ldr	r3, [pc, #88]	; (34ec <xQueueGenericSend+0x1bc>)
    3494:	58e3      	ldr	r3, [r4, r3]
    3496:	4798      	blx	r3
    3498:	e77b      	b.n	3392 <xQueueGenericSend+0x62>
			}
		}
		else
		{
			/* The timeout has expired. */
			prvUnlockQueue( pxQueue );
    349a:	1c28      	adds	r0, r5, #0
    349c:	4b15      	ldr	r3, [pc, #84]	; (34f4 <xQueueGenericSend+0x1c4>)
    349e:	447b      	add	r3, pc
    34a0:	4798      	blx	r3
			( void ) xTaskResumeAll();
    34a2:	4b12      	ldr	r3, [pc, #72]	; (34ec <xQueueGenericSend+0x1bc>)
    34a4:	58e3      	ldr	r3, [r4, r3]
    34a6:	4798      	blx	r3

			/* Return to the original privilege level before exiting the
			function. */
			traceQUEUE_SEND_FAILED( pxQueue );
			return errQUEUE_FULL;
    34a8:	2000      	movs	r0, #0
		}
	}
}
    34aa:	b007      	add	sp, #28
    34ac:	bc3c      	pop	{r2, r3, r4, r5}
    34ae:	4690      	mov	r8, r2
    34b0:	4699      	mov	r9, r3
    34b2:	46a2      	mov	sl, r4
    34b4:	46ab      	mov	fp, r5
    34b6:	bdf0      	pop	{r4, r5, r6, r7, pc}
    34b8:	00002728 	.word	0x00002728
    34bc:	000001dc 	.word	0x000001dc
    34c0:	00000204 	.word	0x00000204
    34c4:	fffffc9b 	.word	0xfffffc9b
    34c8:	fffffd1b 	.word	0xfffffd1b
    34cc:	00000124 	.word	0x00000124
    34d0:	000000c8 	.word	0x000000c8
    34d4:	00000010 	.word	0x00000010
    34d8:	00000200 	.word	0x00000200
    34dc:	000000e8 	.word	0x000000e8
    34e0:	000000e0 	.word	0x000000e0
    34e4:	00000058 	.word	0x00000058
    34e8:	fffffcf7 	.word	0xfffffcf7
    34ec:	0000017c 	.word	0x0000017c
    34f0:	fffffcdb 	.word	0xfffffcdb
    34f4:	fffffccb 	.word	0xfffffccb

000034f8 <xQueueGenericSendFromISR>:

#endif /* configUSE_ALTERNATIVE_API */
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSendFromISR( QueueHandle_t xQueue, const void * const pvItemToQueue, BaseType_t * const pxHigherPriorityTaskWoken, const BaseType_t xCopyPosition )
{
    34f8:	b5f0      	push	{r4, r5, r6, r7, lr}
    34fa:	464f      	mov	r7, r9
    34fc:	4646      	mov	r6, r8
    34fe:	b4c0      	push	{r6, r7}
    3500:	b083      	sub	sp, #12
    3502:	1c04      	adds	r4, r0, #0
    3504:	4689      	mov	r9, r1
    3506:	1c17      	adds	r7, r2, #0
    3508:	1c1d      	adds	r5, r3, #0
    350a:	4e30      	ldr	r6, [pc, #192]	; (35cc <xQueueGenericSendFromISR+0xd4>)
    350c:	447e      	add	r6, pc
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = ( Queue_t * ) xQueue;

	configASSERT( pxQueue );
    350e:	2800      	cmp	r0, #0
    3510:	d101      	bne.n	3516 <xQueueGenericSendFromISR+0x1e>
    3512:	b672      	cpsid	i
    3514:	e7fe      	b.n	3514 <xQueueGenericSendFromISR+0x1c>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
    3516:	2900      	cmp	r1, #0
    3518:	d104      	bne.n	3524 <xQueueGenericSendFromISR+0x2c>
    351a:	6c03      	ldr	r3, [r0, #64]	; 0x40
    351c:	2b00      	cmp	r3, #0
    351e:	d001      	beq.n	3524 <xQueueGenericSendFromISR+0x2c>
    3520:	b672      	cpsid	i
    3522:	e7fe      	b.n	3522 <xQueueGenericSendFromISR+0x2a>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
    3524:	2d02      	cmp	r5, #2
    3526:	d136      	bne.n	3596 <xQueueGenericSendFromISR+0x9e>
    3528:	6be2      	ldr	r2, [r4, #60]	; 0x3c
    352a:	2a01      	cmp	r2, #1
    352c:	d03d      	beq.n	35aa <xQueueGenericSendFromISR+0xb2>
    352e:	b672      	cpsid	i
    3530:	e7fe      	b.n	3530 <xQueueGenericSendFromISR+0x38>
	{
		if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
		{
			traceQUEUE_SEND_FROM_ISR( pxQueue );

			prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
    3532:	1c20      	adds	r0, r4, #0
    3534:	4649      	mov	r1, r9
    3536:	1c2a      	adds	r2, r5, #0
    3538:	4b25      	ldr	r3, [pc, #148]	; (35d0 <xQueueGenericSendFromISR+0xd8>)
    353a:	447b      	add	r3, pc
    353c:	4798      	blx	r3

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( pxQueue->xTxLock == queueUNLOCKED )
    353e:	6ca3      	ldr	r3, [r4, #72]	; 0x48
    3540:	3301      	adds	r3, #1
    3542:	d11f      	bne.n	3584 <xQueueGenericSendFromISR+0x8c>
			{
				#if ( configUSE_QUEUE_SETS == 1 )
				{
					if( pxQueue->pxQueueSetContainer != NULL )
    3544:	6ce3      	ldr	r3, [r4, #76]	; 0x4c
    3546:	2b00      	cmp	r3, #0
    3548:	d00c      	beq.n	3564 <xQueueGenericSendFromISR+0x6c>
					{
						if( prvNotifyQueueSetContainer( pxQueue, xCopyPosition ) == pdTRUE )
    354a:	1c20      	adds	r0, r4, #0
    354c:	1c29      	adds	r1, r5, #0
    354e:	4b21      	ldr	r3, [pc, #132]	; (35d4 <xQueueGenericSendFromISR+0xdc>)
    3550:	447b      	add	r3, pc
    3552:	4798      	blx	r3
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				++( pxQueue->xTxLock );
			}

			xReturn = pdPASS;
    3554:	2501      	movs	r5, #1
			{
				#if ( configUSE_QUEUE_SETS == 1 )
				{
					if( pxQueue->pxQueueSetContainer != NULL )
					{
						if( prvNotifyQueueSetContainer( pxQueue, xCopyPosition ) == pdTRUE )
    3556:	2801      	cmp	r0, #1
    3558:	d12d      	bne.n	35b6 <xQueueGenericSendFromISR+0xbe>
						{
							/* The queue is a member of a queue set, and posting
							to the queue set caused a higher priority task to
							unblock.  A context switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
    355a:	2f00      	cmp	r7, #0
    355c:	d017      	beq.n	358e <xQueueGenericSendFromISR+0x96>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
    355e:	2301      	movs	r3, #1
    3560:	603b      	str	r3, [r7, #0]
    3562:	e028      	b.n	35b6 <xQueueGenericSendFromISR+0xbe>
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				++( pxQueue->xTxLock );
			}

			xReturn = pdPASS;
    3564:	2501      	movs	r5, #1
							mtCOVERAGE_TEST_MARKER();
						}
					}
					else
					{
						if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
    3566:	6a62      	ldr	r2, [r4, #36]	; 0x24
    3568:	2a00      	cmp	r2, #0
    356a:	d024      	beq.n	35b6 <xQueueGenericSendFromISR+0xbe>
						{
							if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
    356c:	1c20      	adds	r0, r4, #0
    356e:	3024      	adds	r0, #36	; 0x24
    3570:	4b19      	ldr	r3, [pc, #100]	; (35d8 <xQueueGenericSendFromISR+0xe0>)
    3572:	58f3      	ldr	r3, [r6, r3]
    3574:	4798      	blx	r3
    3576:	2800      	cmp	r0, #0
    3578:	d01d      	beq.n	35b6 <xQueueGenericSendFromISR+0xbe>
							{
								/* The task waiting has a higher priority so record that a
								context	switch is required. */
								if( pxHigherPriorityTaskWoken != NULL )
    357a:	2f00      	cmp	r7, #0
    357c:	d009      	beq.n	3592 <xQueueGenericSendFromISR+0x9a>
								{
									*pxHigherPriorityTaskWoken = pdTRUE;
    357e:	2301      	movs	r3, #1
    3580:	603b      	str	r3, [r7, #0]
    3582:	e018      	b.n	35b6 <xQueueGenericSendFromISR+0xbe>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				++( pxQueue->xTxLock );
    3584:	6ca3      	ldr	r3, [r4, #72]	; 0x48
    3586:	3301      	adds	r3, #1
    3588:	64a3      	str	r3, [r4, #72]	; 0x48
			}

			xReturn = pdPASS;
    358a:	2501      	movs	r5, #1
    358c:	e013      	b.n	35b6 <xQueueGenericSendFromISR+0xbe>
    358e:	2501      	movs	r5, #1
    3590:	e011      	b.n	35b6 <xQueueGenericSendFromISR+0xbe>
    3592:	2501      	movs	r5, #1
    3594:	e00f      	b.n	35b6 <xQueueGenericSendFromISR+0xbe>
	/* Similar to xQueueGenericSend, except without blocking if there is no room
	in the queue.  Also don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */
	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
    3596:	4b11      	ldr	r3, [pc, #68]	; (35dc <xQueueGenericSendFromISR+0xe4>)
    3598:	58f3      	ldr	r3, [r6, r3]
    359a:	4798      	blx	r3
    359c:	4680      	mov	r8, r0
	{
		if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
    359e:	6ba3      	ldr	r3, [r4, #56]	; 0x38
    35a0:	6be2      	ldr	r2, [r4, #60]	; 0x3c
    35a2:	4293      	cmp	r3, r2
    35a4:	d3c5      	bcc.n	3532 <xQueueGenericSendFromISR+0x3a>
			xReturn = pdPASS;
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
    35a6:	2500      	movs	r5, #0
    35a8:	e005      	b.n	35b6 <xQueueGenericSendFromISR+0xbe>
	/* Similar to xQueueGenericSend, except without blocking if there is no room
	in the queue.  Also don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */
	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
    35aa:	4b0c      	ldr	r3, [pc, #48]	; (35dc <xQueueGenericSendFromISR+0xe4>)
    35ac:	58f3      	ldr	r3, [r6, r3]
    35ae:	4798      	blx	r3
    35b0:	4680      	mov	r8, r0
	{
		if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
    35b2:	6ba3      	ldr	r3, [r4, #56]	; 0x38
    35b4:	e7bd      	b.n	3532 <xQueueGenericSendFromISR+0x3a>
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );
    35b6:	4640      	mov	r0, r8
    35b8:	4b09      	ldr	r3, [pc, #36]	; (35e0 <xQueueGenericSendFromISR+0xe8>)
    35ba:	58f3      	ldr	r3, [r6, r3]
    35bc:	4798      	blx	r3

	return xReturn;
}
    35be:	1c28      	adds	r0, r5, #0
    35c0:	b003      	add	sp, #12
    35c2:	bc0c      	pop	{r2, r3}
    35c4:	4690      	mov	r8, r2
    35c6:	4699      	mov	r9, r3
    35c8:	bdf0      	pop	{r4, r5, r6, r7, pc}
    35ca:	46c0      	nop			; (mov r8, r8)
    35cc:	00002564 	.word	0x00002564
    35d0:	fffffb0b 	.word	0xfffffb0b
    35d4:	fffffb85 	.word	0xfffffb85
    35d8:	000000c8 	.word	0x000000c8
    35dc:	000001d0 	.word	0x000001d0
    35e0:	000000e4 	.word	0x000000e4

000035e4 <xQueueGenericReceive>:
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericReceive( QueueHandle_t xQueue, void * const pvBuffer, TickType_t xTicksToWait, const BaseType_t xJustPeeking )
{
    35e4:	b5f0      	push	{r4, r5, r6, r7, lr}
    35e6:	465f      	mov	r7, fp
    35e8:	4656      	mov	r6, sl
    35ea:	464d      	mov	r5, r9
    35ec:	4644      	mov	r4, r8
    35ee:	b4f0      	push	{r4, r5, r6, r7}
    35f0:	b087      	sub	sp, #28
    35f2:	1c05      	adds	r5, r0, #0
    35f4:	1c0e      	adds	r6, r1, #0
    35f6:	9203      	str	r2, [sp, #12]
    35f8:	4699      	mov	r9, r3
    35fa:	4c64      	ldr	r4, [pc, #400]	; (378c <xQueueGenericReceive+0x1a8>)
    35fc:	447c      	add	r4, pc
BaseType_t xEntryTimeSet = pdFALSE;
TimeOut_t xTimeOut;
int8_t *pcOriginalReadPosition;
Queue_t * const pxQueue = ( Queue_t * ) xQueue;

	configASSERT( pxQueue );
    35fe:	2800      	cmp	r0, #0
    3600:	d101      	bne.n	3606 <xQueueGenericReceive+0x22>
    3602:	b672      	cpsid	i
    3604:	e7fe      	b.n	3604 <xQueueGenericReceive+0x20>
	configASSERT( !( ( pvBuffer == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
    3606:	2900      	cmp	r1, #0
    3608:	d104      	bne.n	3614 <xQueueGenericReceive+0x30>
    360a:	6c03      	ldr	r3, [r0, #64]	; 0x40
    360c:	2b00      	cmp	r3, #0
    360e:	d001      	beq.n	3614 <xQueueGenericReceive+0x30>
    3610:	b672      	cpsid	i
    3612:	e7fe      	b.n	3612 <xQueueGenericReceive+0x2e>
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
    3614:	4b5e      	ldr	r3, [pc, #376]	; (3790 <xQueueGenericReceive+0x1ac>)
    3616:	58e3      	ldr	r3, [r4, r3]
    3618:	4798      	blx	r3
    361a:	2800      	cmp	r0, #0
    361c:	d102      	bne.n	3624 <xQueueGenericReceive+0x40>
    361e:	9b03      	ldr	r3, [sp, #12]
    3620:	2b00      	cmp	r3, #0
    3622:	d108      	bne.n	3636 <xQueueGenericReceive+0x52>
	return xReturn;
}
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericReceive( QueueHandle_t xQueue, void * const pvBuffer, TickType_t xTicksToWait, const BaseType_t xJustPeeking )
{
    3624:	2300      	movs	r3, #0
    3626:	4698      	mov	r8, r3
	statements within the function itself.  This is done in the interest
	of execution time efficiency. */

	for( ;; )
	{
		taskENTER_CRITICAL();
    3628:	4b5a      	ldr	r3, [pc, #360]	; (3794 <xQueueGenericReceive+0x1b0>)
    362a:	58e3      	ldr	r3, [r4, r3]
    362c:	9302      	str	r3, [sp, #8]
				}
				else if( xEntryTimeSet == pdFALSE )
				{
					/* The queue was empty and a block time was specified so
					configure the timeout structure. */
					vTaskSetTimeOutState( &xTimeOut );
    362e:	af04      	add	r7, sp, #16
					xEntryTimeSet = pdTRUE;
    3630:	2301      	movs	r3, #1
    3632:	469a      	mov	sl, r3
    3634:	e001      	b.n	363a <xQueueGenericReceive+0x56>

	configASSERT( pxQueue );
	configASSERT( !( ( pvBuffer == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
    3636:	b672      	cpsid	i
    3638:	e7fe      	b.n	3638 <xQueueGenericReceive+0x54>
	statements within the function itself.  This is done in the interest
	of execution time efficiency. */

	for( ;; )
	{
		taskENTER_CRITICAL();
    363a:	9b02      	ldr	r3, [sp, #8]
    363c:	4798      	blx	r3
		{
			/* Is there data in the queue now?  To be running we must be
			the highest priority task wanting to access the queue. */
			if( pxQueue->uxMessagesWaiting > ( UBaseType_t ) 0 )
    363e:	6bab      	ldr	r3, [r5, #56]	; 0x38
    3640:	2b00      	cmp	r3, #0
    3642:	d033      	beq.n	36ac <xQueueGenericReceive+0xc8>
			{
				/* Remember the read position in case the queue is only being
				peeked. */
				pcOriginalReadPosition = pxQueue->u.pcReadFrom;
    3644:	68ef      	ldr	r7, [r5, #12]

				prvCopyDataFromQueue( pxQueue, pvBuffer );
    3646:	1c28      	adds	r0, r5, #0
    3648:	1c31      	adds	r1, r6, #0
    364a:	4b53      	ldr	r3, [pc, #332]	; (3798 <xQueueGenericReceive+0x1b4>)
    364c:	447b      	add	r3, pc
    364e:	4798      	blx	r3

				if( xJustPeeking == pdFALSE )
    3650:	464b      	mov	r3, r9
    3652:	2b00      	cmp	r3, #0
    3654:	d117      	bne.n	3686 <xQueueGenericReceive+0xa2>
				{
					traceQUEUE_RECEIVE( pxQueue );

					/* Actually removing data, not just peeking. */
					--( pxQueue->uxMessagesWaiting );
    3656:	6bab      	ldr	r3, [r5, #56]	; 0x38
    3658:	3b01      	subs	r3, #1
    365a:	63ab      	str	r3, [r5, #56]	; 0x38

					#if ( configUSE_MUTEXES == 1 )
					{
						if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
    365c:	682b      	ldr	r3, [r5, #0]
    365e:	2b00      	cmp	r3, #0
    3660:	d103      	bne.n	366a <xQueueGenericReceive+0x86>
						{
							/* Record the information required to implement
							priority inheritance should it become necessary. */
							pxQueue->pxMutexHolder = ( int8_t * ) xTaskGetCurrentTaskHandle(); /*lint !e961 Cast is not redundant as TaskHandle_t is a typedef. */
    3662:	4b4e      	ldr	r3, [pc, #312]	; (379c <xQueueGenericReceive+0x1b8>)
    3664:	58e3      	ldr	r3, [r4, r3]
    3666:	4798      	blx	r3
    3668:	6068      	str	r0, [r5, #4]
							mtCOVERAGE_TEST_MARKER();
						}
					}
					#endif

					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
    366a:	692b      	ldr	r3, [r5, #16]
    366c:	2b00      	cmp	r3, #0
    366e:	d018      	beq.n	36a2 <xQueueGenericReceive+0xbe>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) == pdTRUE )
    3670:	1c28      	adds	r0, r5, #0
    3672:	3010      	adds	r0, #16
    3674:	4b4a      	ldr	r3, [pc, #296]	; (37a0 <xQueueGenericReceive+0x1bc>)
    3676:	58e3      	ldr	r3, [r4, r3]
    3678:	4798      	blx	r3
    367a:	2801      	cmp	r0, #1
    367c:	d111      	bne.n	36a2 <xQueueGenericReceive+0xbe>
						{
							queueYIELD_IF_USING_PREEMPTION();
    367e:	4b49      	ldr	r3, [pc, #292]	; (37a4 <xQueueGenericReceive+0x1c0>)
    3680:	58e3      	ldr	r3, [r4, r3]
    3682:	4798      	blx	r3
    3684:	e00d      	b.n	36a2 <xQueueGenericReceive+0xbe>
				{
					traceQUEUE_PEEK( pxQueue );

					/* The data is not being removed, so reset the read
					pointer. */
					pxQueue->u.pcReadFrom = pcOriginalReadPosition;
    3686:	60ef      	str	r7, [r5, #12]

					/* The data is being left in the queue, so see if there are
					any other tasks waiting for the data. */
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
    3688:	6a6b      	ldr	r3, [r5, #36]	; 0x24
    368a:	2b00      	cmp	r3, #0
    368c:	d009      	beq.n	36a2 <xQueueGenericReceive+0xbe>
					{
						/* Tasks that are removed from the event list will get added to
						the pending ready list as the scheduler is still suspended. */
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
    368e:	1c28      	adds	r0, r5, #0
    3690:	3024      	adds	r0, #36	; 0x24
    3692:	4b43      	ldr	r3, [pc, #268]	; (37a0 <xQueueGenericReceive+0x1bc>)
    3694:	58e3      	ldr	r3, [r4, r3]
    3696:	4798      	blx	r3
    3698:	2800      	cmp	r0, #0
    369a:	d002      	beq.n	36a2 <xQueueGenericReceive+0xbe>
						{
							/* The task waiting has a higher priority than this task. */
							queueYIELD_IF_USING_PREEMPTION();
    369c:	4b41      	ldr	r3, [pc, #260]	; (37a4 <xQueueGenericReceive+0x1c0>)
    369e:	58e3      	ldr	r3, [r4, r3]
    36a0:	4798      	blx	r3
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				taskEXIT_CRITICAL();
    36a2:	4b41      	ldr	r3, [pc, #260]	; (37a8 <xQueueGenericReceive+0x1c4>)
    36a4:	58e3      	ldr	r3, [r4, r3]
    36a6:	4798      	blx	r3
				return pdPASS;
    36a8:	2001      	movs	r0, #1
    36aa:	e068      	b.n	377e <xQueueGenericReceive+0x19a>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
    36ac:	9b03      	ldr	r3, [sp, #12]
    36ae:	2b00      	cmp	r3, #0
    36b0:	d104      	bne.n	36bc <xQueueGenericReceive+0xd8>
				{
					/* The queue was empty and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
    36b2:	4b3d      	ldr	r3, [pc, #244]	; (37a8 <xQueueGenericReceive+0x1c4>)
    36b4:	58e3      	ldr	r3, [r4, r3]
    36b6:	4798      	blx	r3
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
    36b8:	2000      	movs	r0, #0
    36ba:	e060      	b.n	377e <xQueueGenericReceive+0x19a>
				}
				else if( xEntryTimeSet == pdFALSE )
    36bc:	4643      	mov	r3, r8
    36be:	2b00      	cmp	r3, #0
    36c0:	d104      	bne.n	36cc <xQueueGenericReceive+0xe8>
				{
					/* The queue was empty and a block time was specified so
					configure the timeout structure. */
					vTaskSetTimeOutState( &xTimeOut );
    36c2:	1c38      	adds	r0, r7, #0
    36c4:	4b39      	ldr	r3, [pc, #228]	; (37ac <xQueueGenericReceive+0x1c8>)
    36c6:	58e3      	ldr	r3, [r4, r3]
    36c8:	4798      	blx	r3
					xEntryTimeSet = pdTRUE;
    36ca:	46d0      	mov	r8, sl
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
    36cc:	4b36      	ldr	r3, [pc, #216]	; (37a8 <xQueueGenericReceive+0x1c4>)
    36ce:	58e3      	ldr	r3, [r4, r3]
    36d0:	4798      	blx	r3

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
    36d2:	4b37      	ldr	r3, [pc, #220]	; (37b0 <xQueueGenericReceive+0x1cc>)
    36d4:	58e3      	ldr	r3, [r4, r3]
    36d6:	4798      	blx	r3
		prvLockQueue( pxQueue );
    36d8:	4b2e      	ldr	r3, [pc, #184]	; (3794 <xQueueGenericReceive+0x1b0>)
    36da:	58e3      	ldr	r3, [r4, r3]
    36dc:	4798      	blx	r3
    36de:	6c6b      	ldr	r3, [r5, #68]	; 0x44
    36e0:	3301      	adds	r3, #1
    36e2:	d101      	bne.n	36e8 <xQueueGenericReceive+0x104>
    36e4:	2300      	movs	r3, #0
    36e6:	646b      	str	r3, [r5, #68]	; 0x44
    36e8:	6cab      	ldr	r3, [r5, #72]	; 0x48
    36ea:	3301      	adds	r3, #1
    36ec:	d101      	bne.n	36f2 <xQueueGenericReceive+0x10e>
    36ee:	2300      	movs	r3, #0
    36f0:	64ab      	str	r3, [r5, #72]	; 0x48
    36f2:	4b2d      	ldr	r3, [pc, #180]	; (37a8 <xQueueGenericReceive+0x1c4>)
    36f4:	58e3      	ldr	r3, [r4, r3]
    36f6:	4798      	blx	r3

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
    36f8:	1c38      	adds	r0, r7, #0
    36fa:	a903      	add	r1, sp, #12
    36fc:	4b2d      	ldr	r3, [pc, #180]	; (37b4 <xQueueGenericReceive+0x1d0>)
    36fe:	58e3      	ldr	r3, [r4, r3]
    3700:	4798      	blx	r3
    3702:	2800      	cmp	r0, #0
    3704:	d133      	bne.n	376e <xQueueGenericReceive+0x18a>

static BaseType_t prvIsQueueEmpty( const Queue_t *pxQueue )
{
BaseType_t xReturn;

	taskENTER_CRITICAL();
    3706:	4b23      	ldr	r3, [pc, #140]	; (3794 <xQueueGenericReceive+0x1b0>)
    3708:	58e3      	ldr	r3, [r4, r3]
    370a:	4798      	blx	r3
	{
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t )  0 )
    370c:	6bab      	ldr	r3, [r5, #56]	; 0x38
    370e:	469b      	mov	fp, r3
		else
		{
			xReturn = pdFALSE;
		}
	}
	taskEXIT_CRITICAL();
    3710:	4b25      	ldr	r3, [pc, #148]	; (37a8 <xQueueGenericReceive+0x1c4>)
    3712:	58e3      	ldr	r3, [r4, r3]
    3714:	4798      	blx	r3
		prvLockQueue( pxQueue );

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
		{
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
    3716:	465b      	mov	r3, fp
    3718:	2b00      	cmp	r3, #0
    371a:	d120      	bne.n	375e <xQueueGenericReceive+0x17a>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );

				#if ( configUSE_MUTEXES == 1 )
				{
					if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
    371c:	682b      	ldr	r3, [r5, #0]
    371e:	2b00      	cmp	r3, #0
    3720:	d109      	bne.n	3736 <xQueueGenericReceive+0x152>
					{
						taskENTER_CRITICAL();
    3722:	4b1c      	ldr	r3, [pc, #112]	; (3794 <xQueueGenericReceive+0x1b0>)
    3724:	58e3      	ldr	r3, [r4, r3]
    3726:	4798      	blx	r3
						{
							vTaskPriorityInherit( ( void * ) pxQueue->pxMutexHolder );
    3728:	6868      	ldr	r0, [r5, #4]
    372a:	4b23      	ldr	r3, [pc, #140]	; (37b8 <xQueueGenericReceive+0x1d4>)
    372c:	58e3      	ldr	r3, [r4, r3]
    372e:	4798      	blx	r3
						}
						taskEXIT_CRITICAL();
    3730:	4b1d      	ldr	r3, [pc, #116]	; (37a8 <xQueueGenericReceive+0x1c4>)
    3732:	58e3      	ldr	r3, [r4, r3]
    3734:	4798      	blx	r3
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif

				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
    3736:	1c28      	adds	r0, r5, #0
    3738:	3024      	adds	r0, #36	; 0x24
    373a:	9903      	ldr	r1, [sp, #12]
    373c:	4b1f      	ldr	r3, [pc, #124]	; (37bc <xQueueGenericReceive+0x1d8>)
    373e:	58e3      	ldr	r3, [r4, r3]
    3740:	4798      	blx	r3
				prvUnlockQueue( pxQueue );
    3742:	1c28      	adds	r0, r5, #0
    3744:	4b1e      	ldr	r3, [pc, #120]	; (37c0 <xQueueGenericReceive+0x1dc>)
    3746:	447b      	add	r3, pc
    3748:	4798      	blx	r3
				if( xTaskResumeAll() == pdFALSE )
    374a:	4b1e      	ldr	r3, [pc, #120]	; (37c4 <xQueueGenericReceive+0x1e0>)
    374c:	58e3      	ldr	r3, [r4, r3]
    374e:	4798      	blx	r3
    3750:	2800      	cmp	r0, #0
    3752:	d000      	beq.n	3756 <xQueueGenericReceive+0x172>
    3754:	e771      	b.n	363a <xQueueGenericReceive+0x56>
				{
					portYIELD_WITHIN_API();
    3756:	4b13      	ldr	r3, [pc, #76]	; (37a4 <xQueueGenericReceive+0x1c0>)
    3758:	58e3      	ldr	r3, [r4, r3]
    375a:	4798      	blx	r3
    375c:	e76d      	b.n	363a <xQueueGenericReceive+0x56>
				}
			}
			else
			{
				/* Try again. */
				prvUnlockQueue( pxQueue );
    375e:	1c28      	adds	r0, r5, #0
    3760:	4b19      	ldr	r3, [pc, #100]	; (37c8 <xQueueGenericReceive+0x1e4>)
    3762:	447b      	add	r3, pc
    3764:	4798      	blx	r3
				( void ) xTaskResumeAll();
    3766:	4b17      	ldr	r3, [pc, #92]	; (37c4 <xQueueGenericReceive+0x1e0>)
    3768:	58e3      	ldr	r3, [r4, r3]
    376a:	4798      	blx	r3
    376c:	e765      	b.n	363a <xQueueGenericReceive+0x56>
			}
		}
		else
		{
			prvUnlockQueue( pxQueue );
    376e:	1c28      	adds	r0, r5, #0
    3770:	4b16      	ldr	r3, [pc, #88]	; (37cc <xQueueGenericReceive+0x1e8>)
    3772:	447b      	add	r3, pc
    3774:	4798      	blx	r3
			( void ) xTaskResumeAll();
    3776:	4b13      	ldr	r3, [pc, #76]	; (37c4 <xQueueGenericReceive+0x1e0>)
    3778:	58e3      	ldr	r3, [r4, r3]
    377a:	4798      	blx	r3
			traceQUEUE_RECEIVE_FAILED( pxQueue );
			return errQUEUE_EMPTY;
    377c:	2000      	movs	r0, #0
		}
	}
}
    377e:	b007      	add	sp, #28
    3780:	bc3c      	pop	{r2, r3, r4, r5}
    3782:	4690      	mov	r8, r2
    3784:	4699      	mov	r9, r3
    3786:	46a2      	mov	sl, r4
    3788:	46ab      	mov	fp, r5
    378a:	bdf0      	pop	{r4, r5, r6, r7, pc}
    378c:	00002474 	.word	0x00002474
    3790:	000001dc 	.word	0x000001dc
    3794:	00000204 	.word	0x00000204
    3798:	fffffae5 	.word	0xfffffae5
    379c:	0000015c 	.word	0x0000015c
    37a0:	000000c8 	.word	0x000000c8
    37a4:	00000124 	.word	0x00000124
    37a8:	00000010 	.word	0x00000010
    37ac:	00000200 	.word	0x00000200
    37b0:	000000e8 	.word	0x000000e8
    37b4:	000000e0 	.word	0x000000e0
    37b8:	00000100 	.word	0x00000100
    37bc:	00000058 	.word	0x00000058
    37c0:	fffffa23 	.word	0xfffffa23
    37c4:	0000017c 	.word	0x0000017c
    37c8:	fffffa07 	.word	0xfffffa07
    37cc:	fffff9f7 	.word	0xfffff9f7

000037d0 <vQueueWaitForMessageRestricted>:
/*-----------------------------------------------------------*/

#if ( configUSE_TIMERS == 1 )

	void vQueueWaitForMessageRestricted( QueueHandle_t xQueue, TickType_t xTicksToWait )
	{
    37d0:	b570      	push	{r4, r5, r6, lr}
    37d2:	b082      	sub	sp, #8
    37d4:	1c04      	adds	r4, r0, #0
    37d6:	1c0e      	adds	r6, r1, #0
    37d8:	4d10      	ldr	r5, [pc, #64]	; (381c <vQueueWaitForMessageRestricted+0x4c>)
    37da:	447d      	add	r5, pc
		will not actually cause the task to block, just place it on a blocked
		list.  It will not block until the scheduler is unlocked - at which
		time a yield will be performed.  If an item is added to the queue while
		the queue is locked, and the calling task blocks on the queue, then the
		calling task will be immediately unblocked when the queue is unlocked. */
		prvLockQueue( pxQueue );
    37dc:	4b10      	ldr	r3, [pc, #64]	; (3820 <vQueueWaitForMessageRestricted+0x50>)
    37de:	58eb      	ldr	r3, [r5, r3]
    37e0:	4798      	blx	r3
    37e2:	6c63      	ldr	r3, [r4, #68]	; 0x44
    37e4:	3301      	adds	r3, #1
    37e6:	d101      	bne.n	37ec <vQueueWaitForMessageRestricted+0x1c>
    37e8:	2300      	movs	r3, #0
    37ea:	6463      	str	r3, [r4, #68]	; 0x44
    37ec:	6ca3      	ldr	r3, [r4, #72]	; 0x48
    37ee:	3301      	adds	r3, #1
    37f0:	d101      	bne.n	37f6 <vQueueWaitForMessageRestricted+0x26>
    37f2:	2300      	movs	r3, #0
    37f4:	64a3      	str	r3, [r4, #72]	; 0x48
    37f6:	4b0b      	ldr	r3, [pc, #44]	; (3824 <vQueueWaitForMessageRestricted+0x54>)
    37f8:	58eb      	ldr	r3, [r5, r3]
    37fa:	4798      	blx	r3
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t ) 0U )
    37fc:	6ba3      	ldr	r3, [r4, #56]	; 0x38
    37fe:	2b00      	cmp	r3, #0
    3800:	d105      	bne.n	380e <vQueueWaitForMessageRestricted+0x3e>
		{
			/* There is nothing in the queue, block for the specified period. */
			vTaskPlaceOnEventListRestricted( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
    3802:	1c20      	adds	r0, r4, #0
    3804:	3024      	adds	r0, #36	; 0x24
    3806:	1c31      	adds	r1, r6, #0
    3808:	4b07      	ldr	r3, [pc, #28]	; (3828 <vQueueWaitForMessageRestricted+0x58>)
    380a:	58eb      	ldr	r3, [r5, r3]
    380c:	4798      	blx	r3
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		prvUnlockQueue( pxQueue );
    380e:	1c20      	adds	r0, r4, #0
    3810:	4b06      	ldr	r3, [pc, #24]	; (382c <vQueueWaitForMessageRestricted+0x5c>)
    3812:	447b      	add	r3, pc
    3814:	4798      	blx	r3
	}
    3816:	b002      	add	sp, #8
    3818:	bd70      	pop	{r4, r5, r6, pc}
    381a:	46c0      	nop			; (mov r8, r8)
    381c:	00002296 	.word	0x00002296
    3820:	00000204 	.word	0x00000204
    3824:	00000010 	.word	0x00000010
    3828:	0000010c 	.word	0x0000010c
    382c:	fffff957 	.word	0xfffff957

00003830 <prvTaskIsTaskSuspended>:

		/* Accesses xPendingReadyList so must be called from a critical
		section. */

		/* It does not make sense to check if the calling task is suspended. */
		configASSERT( xTask );
    3830:	2800      	cmp	r0, #0
    3832:	d101      	bne.n	3838 <prvTaskIsTaskSuspended+0x8>
    3834:	b672      	cpsid	i
    3836:	e7fe      	b.n	3836 <prvTaskIsTaskSuspended+0x6>

#if ( INCLUDE_vTaskSuspend == 1 )

	static BaseType_t prvTaskIsTaskSuspended( const TaskHandle_t xTask )
	{
	BaseType_t xReturn = pdFALSE;
    3838:	2300      	movs	r3, #0

		/* It does not make sense to check if the calling task is suspended. */
		configASSERT( xTask );

		/* Is the task being resumed actually in the suspended list? */
		if( listIS_CONTAINED_WITHIN( &xSuspendedTaskList, &( pxTCB->xGenericListItem ) ) != pdFALSE )
    383a:	4a08      	ldr	r2, [pc, #32]	; (385c <prvTaskIsTaskSuspended+0x2c>)
    383c:	447a      	add	r2, pc
    383e:	6941      	ldr	r1, [r0, #20]
    3840:	4291      	cmp	r1, r2
    3842:	d109      	bne.n	3858 <prvTaskIsTaskSuspended+0x28>
		{
			/* Has the task already been resumed from within an ISR? */
			if( listIS_CONTAINED_WITHIN( &xPendingReadyList, &( pxTCB->xEventListItem ) ) == pdFALSE )
    3844:	6a83      	ldr	r3, [r0, #40]	; 0x28
    3846:	4a06      	ldr	r2, [pc, #24]	; (3860 <prvTaskIsTaskSuspended+0x30>)
    3848:	447a      	add	r2, pc
    384a:	3214      	adds	r2, #20
    384c:	4293      	cmp	r3, r2
    384e:	d002      	beq.n	3856 <prvTaskIsTaskSuspended+0x26>

#if ( INCLUDE_vTaskSuspend == 1 )

	static BaseType_t prvTaskIsTaskSuspended( const TaskHandle_t xTask )
	{
	BaseType_t xReturn = pdFALSE;
    3850:	425a      	negs	r2, r3
    3852:	4153      	adcs	r3, r2
    3854:	e000      	b.n	3858 <prvTaskIsTaskSuspended+0x28>
    3856:	2300      	movs	r3, #0
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
	} /*lint !e818 xTask cannot be a pointer to const because it is a typedef. */
    3858:	1c18      	adds	r0, r3, #0
    385a:	4770      	bx	lr
    385c:	1fffe3d4 	.word	0x1fffe3d4
    3860:	1fffe3c8 	.word	0x1fffe3c8

00003864 <prvResetNextTaskUnblockTime>:

static void prvResetNextTaskUnblockTime( void )
{
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
    3864:	4b0a      	ldr	r3, [pc, #40]	; (3890 <prvResetNextTaskUnblockTime+0x2c>)
    3866:	447b      	add	r3, pc
    3868:	6a9b      	ldr	r3, [r3, #40]	; 0x28
    386a:	681b      	ldr	r3, [r3, #0]
    386c:	2b00      	cmp	r3, #0
    386e:	d105      	bne.n	387c <prvResetNextTaskUnblockTime+0x18>
		/* The new current delayed list is empty.  Set
		xNextTaskUnblockTime to the maximum possible value so it is
		extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
    3870:	2201      	movs	r2, #1
    3872:	4252      	negs	r2, r2
    3874:	4b07      	ldr	r3, [pc, #28]	; (3894 <prvResetNextTaskUnblockTime+0x30>)
    3876:	447b      	add	r3, pc
    3878:	601a      	str	r2, [r3, #0]
    387a:	e008      	b.n	388e <prvResetNextTaskUnblockTime+0x2a>
	{
		/* The new current delayed list is not empty, get the value of
		the item at the head of the delayed list.  This is the time at
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList );
    387c:	4b06      	ldr	r3, [pc, #24]	; (3898 <prvResetNextTaskUnblockTime+0x34>)
    387e:	447b      	add	r3, pc
    3880:	6a9b      	ldr	r3, [r3, #40]	; 0x28
    3882:	68db      	ldr	r3, [r3, #12]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xGenericListItem ) );
    3884:	68db      	ldr	r3, [r3, #12]
    3886:	685a      	ldr	r2, [r3, #4]
    3888:	4b04      	ldr	r3, [pc, #16]	; (389c <prvResetNextTaskUnblockTime+0x38>)
    388a:	447b      	add	r3, pc
    388c:	601a      	str	r2, [r3, #0]
	}
}
    388e:	4770      	bx	lr
    3890:	1fffe3aa 	.word	0x1fffe3aa
    3894:	1fffc78e 	.word	0x1fffc78e
    3898:	1fffe392 	.word	0x1fffe392
    389c:	1fffc77a 	.word	0x1fffc77a

000038a0 <prvAddCurrentTaskToDelayedList>:
	#endif /* vTaskDelete */
}
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( const TickType_t xTimeToWake )
{
    38a0:	b510      	push	{r4, lr}
    38a2:	b082      	sub	sp, #8
    38a4:	1c04      	adds	r4, r0, #0
    38a6:	4b16      	ldr	r3, [pc, #88]	; (3900 <prvAddCurrentTaskToDelayedList+0x60>)
    38a8:	447b      	add	r3, pc
	/* The list item will be inserted in wake time order. */
	listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xGenericListItem ), xTimeToWake );
    38aa:	4a16      	ldr	r2, [pc, #88]	; (3904 <prvAddCurrentTaskToDelayedList+0x64>)
    38ac:	589a      	ldr	r2, [r3, r2]
    38ae:	6812      	ldr	r2, [r2, #0]
    38b0:	6050      	str	r0, [r2, #4]

	if( xTimeToWake < xTickCount )
    38b2:	4a15      	ldr	r2, [pc, #84]	; (3908 <prvAddCurrentTaskToDelayedList+0x68>)
    38b4:	447a      	add	r2, pc
    38b6:	6ad2      	ldr	r2, [r2, #44]	; 0x2c
    38b8:	4290      	cmp	r0, r2
    38ba:	d20b      	bcs.n	38d4 <prvAddCurrentTaskToDelayedList+0x34>
	{
		/* Wake time has overflowed.  Place this item in the overflow list. */
		vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xGenericListItem ) );
    38bc:	4a13      	ldr	r2, [pc, #76]	; (390c <prvAddCurrentTaskToDelayedList+0x6c>)
    38be:	447a      	add	r2, pc
    38c0:	6b10      	ldr	r0, [r2, #48]	; 0x30
    38c2:	4a10      	ldr	r2, [pc, #64]	; (3904 <prvAddCurrentTaskToDelayedList+0x64>)
    38c4:	589a      	ldr	r2, [r3, r2]
    38c6:	6811      	ldr	r1, [r2, #0]
    38c8:	3104      	adds	r1, #4
    38ca:	4a11      	ldr	r2, [pc, #68]	; (3910 <prvAddCurrentTaskToDelayedList+0x70>)
    38cc:	589a      	ldr	r2, [r3, r2]
    38ce:	9201      	str	r2, [sp, #4]
    38d0:	4790      	blx	r2
    38d2:	e012      	b.n	38fa <prvAddCurrentTaskToDelayedList+0x5a>
	}
	else
	{
		/* The wake time has not overflowed, so the current block list is used. */
		vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xGenericListItem ) );
    38d4:	4a0f      	ldr	r2, [pc, #60]	; (3914 <prvAddCurrentTaskToDelayedList+0x74>)
    38d6:	447a      	add	r2, pc
    38d8:	6a90      	ldr	r0, [r2, #40]	; 0x28
    38da:	4a0a      	ldr	r2, [pc, #40]	; (3904 <prvAddCurrentTaskToDelayedList+0x64>)
    38dc:	589a      	ldr	r2, [r3, r2]
    38de:	6811      	ldr	r1, [r2, #0]
    38e0:	3104      	adds	r1, #4
    38e2:	4a0b      	ldr	r2, [pc, #44]	; (3910 <prvAddCurrentTaskToDelayedList+0x70>)
    38e4:	589a      	ldr	r2, [r3, r2]
    38e6:	9201      	str	r2, [sp, #4]
    38e8:	4790      	blx	r2

		/* If the task entering the blocked state was placed at the head of the
		list of blocked tasks then xNextTaskUnblockTime needs to be updated
		too. */
		if( xTimeToWake < xNextTaskUnblockTime )
    38ea:	4b0b      	ldr	r3, [pc, #44]	; (3918 <prvAddCurrentTaskToDelayedList+0x78>)
    38ec:	447b      	add	r3, pc
    38ee:	681b      	ldr	r3, [r3, #0]
    38f0:	429c      	cmp	r4, r3
    38f2:	d202      	bcs.n	38fa <prvAddCurrentTaskToDelayedList+0x5a>
		{
			xNextTaskUnblockTime = xTimeToWake;
    38f4:	4b09      	ldr	r3, [pc, #36]	; (391c <prvAddCurrentTaskToDelayedList+0x7c>)
    38f6:	447b      	add	r3, pc
    38f8:	601c      	str	r4, [r3, #0]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
}
    38fa:	b002      	add	sp, #8
    38fc:	bd10      	pop	{r4, pc}
    38fe:	46c0      	nop			; (mov r8, r8)
    3900:	000021c8 	.word	0x000021c8
    3904:	0000003c 	.word	0x0000003c
    3908:	1fffe35c 	.word	0x1fffe35c
    390c:	1fffe352 	.word	0x1fffe352
    3910:	0000013c 	.word	0x0000013c
    3914:	1fffe33a 	.word	0x1fffe33a
    3918:	1fffc718 	.word	0x1fffc718
    391c:	1fffc70e 	.word	0x1fffc70e

00003920 <xTaskGenericCreate>:
static void prvResetNextTaskUnblockTime( void );

/*-----------------------------------------------------------*/

BaseType_t xTaskGenericCreate( TaskFunction_t pxTaskCode, const char * const pcName, const uint16_t usStackDepth, void * const pvParameters, UBaseType_t uxPriority, TaskHandle_t * const pxCreatedTask, StackType_t * const puxStackBuffer, const MemoryRegion_t * const xRegions ) /*lint !e971 Unqualified char types are allowed for strings and single characters only. */
{
    3920:	b5f0      	push	{r4, r5, r6, r7, lr}
    3922:	465f      	mov	r7, fp
    3924:	4656      	mov	r6, sl
    3926:	464d      	mov	r5, r9
    3928:	4644      	mov	r4, r8
    392a:	b4f0      	push	{r4, r5, r6, r7}
    392c:	b085      	sub	sp, #20
    392e:	4680      	mov	r8, r0
    3930:	1c0f      	adds	r7, r1, #0
    3932:	1c16      	adds	r6, r2, #0
    3934:	469b      	mov	fp, r3
    3936:	4d75      	ldr	r5, [pc, #468]	; (3b0c <xTaskGenericCreate+0x1ec>)
    3938:	447d      	add	r5, pc
BaseType_t xReturn;
TCB_t * pxNewTCB;

	configASSERT( pxTaskCode );
    393a:	2800      	cmp	r0, #0
    393c:	d101      	bne.n	3942 <xTaskGenericCreate+0x22>
    393e:	b672      	cpsid	i
    3940:	e7fe      	b.n	3940 <xTaskGenericCreate+0x20>
	configASSERT( ( ( uxPriority & ( ~portPRIVILEGE_BIT ) ) < configMAX_PRIORITIES ) );
    3942:	9a0e      	ldr	r2, [sp, #56]	; 0x38
    3944:	2a04      	cmp	r2, #4
    3946:	d901      	bls.n	394c <xTaskGenericCreate+0x2c>
    3948:	b672      	cpsid	i
    394a:	e7fe      	b.n	394a <xTaskGenericCreate+0x2a>
{
TCB_t *pxNewTCB;

	/* Allocate space for the TCB.  Where the memory comes from depends on
	the implementation of the port malloc function. */
	pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) );
    394c:	2040      	movs	r0, #64	; 0x40
    394e:	4b70      	ldr	r3, [pc, #448]	; (3b10 <xTaskGenericCreate+0x1f0>)
    3950:	58eb      	ldr	r3, [r5, r3]
    3952:	4798      	blx	r3
    3954:	1e04      	subs	r4, r0, #0

	if( pxNewTCB != NULL )
    3956:	d100      	bne.n	395a <xTaskGenericCreate+0x3a>
    3958:	e0ce      	b.n	3af8 <xTaskGenericCreate+0x1d8>
	{
		/* Allocate space for the stack used by the task being created.
		The base of the stack memory stored in the TCB so the task can
		be deleted later if required. */
		pxNewTCB->pxStack = ( StackType_t * ) pvPortMallocAligned( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ), puxStackBuffer ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
    395a:	9b10      	ldr	r3, [sp, #64]	; 0x40
    395c:	2b00      	cmp	r3, #0
    395e:	d000      	beq.n	3962 <xTaskGenericCreate+0x42>
    3960:	e0b7      	b.n	3ad2 <xTaskGenericCreate+0x1b2>
    3962:	00b0      	lsls	r0, r6, #2
    3964:	4b6a      	ldr	r3, [pc, #424]	; (3b10 <xTaskGenericCreate+0x1f0>)
    3966:	58eb      	ldr	r3, [r5, r3]
    3968:	4798      	blx	r3
    396a:	6320      	str	r0, [r4, #48]	; 0x30

		if( pxNewTCB->pxStack == NULL )
    396c:	2800      	cmp	r0, #0
    396e:	d000      	beq.n	3972 <xTaskGenericCreate+0x52>
    3970:	e0b1      	b.n	3ad6 <xTaskGenericCreate+0x1b6>
		{
			/* Could not allocate the stack.  Delete the allocated TCB. */
			vPortFree( pxNewTCB );
    3972:	1c20      	adds	r0, r4, #0
    3974:	4b67      	ldr	r3, [pc, #412]	; (3b14 <xTaskGenericCreate+0x1f4>)
    3976:	58eb      	ldr	r3, [r5, r3]
    3978:	4798      	blx	r3
    397a:	e0bd      	b.n	3af8 <xTaskGenericCreate+0x1d8>
UBaseType_t x;

	/* Store the task name in the TCB. */
	for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
	{
		pxTCB->pcTaskName[ x ] = pcName[ x ];
    397c:	5cf9      	ldrb	r1, [r7, r3]
    397e:	18e2      	adds	r2, r4, r3
    3980:	3234      	adds	r2, #52	; 0x34
    3982:	7011      	strb	r1, [r2, #0]

		/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
		configMAX_TASK_NAME_LEN characters just in case the memory after the
		string is not accessible (extremely unlikely). */
		if( pcName[ x ] == 0x00 )
    3984:	5cfa      	ldrb	r2, [r7, r3]
    3986:	2a00      	cmp	r2, #0
    3988:	d002      	beq.n	3990 <xTaskGenericCreate+0x70>
static void prvInitialiseTCBVariables( TCB_t * const pxTCB, const char * const pcName, UBaseType_t uxPriority, const MemoryRegion_t * const xRegions, const uint16_t usStackDepth ) /*lint !e971 Unqualified char types are allowed for strings and single characters only. */
{
UBaseType_t x;

	/* Store the task name in the TCB. */
	for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
    398a:	3301      	adds	r3, #1
    398c:	2b05      	cmp	r3, #5
    398e:	d1f5      	bne.n	397c <xTaskGenericCreate+0x5c>
		}
	}

	/* Ensure the name string is terminated in the case that the string length
	was greater or equal to configMAX_TASK_NAME_LEN. */
	pxTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
    3990:	2200      	movs	r2, #0
    3992:	2338      	movs	r3, #56	; 0x38
    3994:	54e2      	strb	r2, [r4, r3]
    3996:	9f0e      	ldr	r7, [sp, #56]	; 0x38
    3998:	2f04      	cmp	r7, #4
    399a:	d900      	bls.n	399e <xTaskGenericCreate+0x7e>
    399c:	2704      	movs	r7, #4
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxTCB->uxPriority = uxPriority;
    399e:	62e7      	str	r7, [r4, #44]	; 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxTCB->uxBasePriority = uxPriority;
    39a0:	63e7      	str	r7, [r4, #60]	; 0x3c
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxTCB->xGenericListItem ) );
    39a2:	1d22      	adds	r2, r4, #4
    39a4:	4691      	mov	r9, r2
    39a6:	1c10      	adds	r0, r2, #0
    39a8:	4b5b      	ldr	r3, [pc, #364]	; (3b18 <xTaskGenericCreate+0x1f8>)
    39aa:	58eb      	ldr	r3, [r5, r3]
    39ac:	9301      	str	r3, [sp, #4]
    39ae:	4798      	blx	r3
	vListInitialiseItem( &( pxTCB->xEventListItem ) );
    39b0:	1c20      	adds	r0, r4, #0
    39b2:	3018      	adds	r0, #24
    39b4:	9b01      	ldr	r3, [sp, #4]
    39b6:	4798      	blx	r3

	/* Set the pxTCB as a link back from the ListItem_t.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxTCB->xGenericListItem ), pxTCB );
    39b8:	6124      	str	r4, [r4, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
    39ba:	2305      	movs	r3, #5
    39bc:	1bdf      	subs	r7, r3, r7
    39be:	61a7      	str	r7, [r4, #24]
	listSET_LIST_ITEM_OWNER( &( pxTCB->xEventListItem ), pxTCB );
    39c0:	6264      	str	r4, [r4, #36]	; 0x24
		{
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters, xRunPrivileged );
		}
		#else /* portUSING_MPU_WRAPPERS */
		{
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
    39c2:	1c30      	adds	r0, r6, #0
    39c4:	4641      	mov	r1, r8
    39c6:	465a      	mov	r2, fp
    39c8:	4b54      	ldr	r3, [pc, #336]	; (3b1c <xTaskGenericCreate+0x1fc>)
    39ca:	58eb      	ldr	r3, [r5, r3]
    39cc:	4798      	blx	r3
    39ce:	6020      	str	r0, [r4, #0]
		}
		#endif /* portUSING_MPU_WRAPPERS */

		if( ( void * ) pxCreatedTask != NULL )
    39d0:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
    39d2:	2a00      	cmp	r2, #0
    39d4:	d000      	beq.n	39d8 <xTaskGenericCreate+0xb8>
		{
			/* Pass the TCB out - in an anonymous way.  The calling function/
			task can use this as a handle to delete the task later if
			required.*/
			*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
    39d6:	6014      	str	r4, [r2, #0]
			mtCOVERAGE_TEST_MARKER();
		}

		/* Ensure interrupts don't access the task lists while they are being
		updated. */
		taskENTER_CRITICAL();
    39d8:	4b51      	ldr	r3, [pc, #324]	; (3b20 <xTaskGenericCreate+0x200>)
    39da:	58eb      	ldr	r3, [r5, r3]
    39dc:	4798      	blx	r3
		{
			uxCurrentNumberOfTasks++;
    39de:	4b51      	ldr	r3, [pc, #324]	; (3b24 <xTaskGenericCreate+0x204>)
    39e0:	447b      	add	r3, pc
    39e2:	6b5a      	ldr	r2, [r3, #52]	; 0x34
    39e4:	3201      	adds	r2, #1
    39e6:	635a      	str	r2, [r3, #52]	; 0x34
			if( pxCurrentTCB == NULL )
    39e8:	4b4f      	ldr	r3, [pc, #316]	; (3b28 <xTaskGenericCreate+0x208>)
    39ea:	58eb      	ldr	r3, [r5, r3]
    39ec:	681b      	ldr	r3, [r3, #0]
    39ee:	2b00      	cmp	r3, #0
    39f0:	d134      	bne.n	3a5c <xTaskGenericCreate+0x13c>
			{
				/* There are no other tasks, or all the other tasks are in
				the suspended state - make this the current task. */
				pxCurrentTCB =  pxNewTCB;
    39f2:	4b4d      	ldr	r3, [pc, #308]	; (3b28 <xTaskGenericCreate+0x208>)
    39f4:	58eb      	ldr	r3, [r5, r3]
    39f6:	601c      	str	r4, [r3, #0]

				if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
    39f8:	4b4c      	ldr	r3, [pc, #304]	; (3b2c <xTaskGenericCreate+0x20c>)
    39fa:	447b      	add	r3, pc
    39fc:	6b5b      	ldr	r3, [r3, #52]	; 0x34
    39fe:	2b01      	cmp	r3, #1
    3a00:	d13b      	bne.n	3a7a <xTaskGenericCreate+0x15a>
    3a02:	4b4b      	ldr	r3, [pc, #300]	; (3b30 <xTaskGenericCreate+0x210>)
    3a04:	447b      	add	r3, pc
    3a06:	1c1e      	adds	r6, r3, #0
    3a08:	3638      	adds	r6, #56	; 0x38
    3a0a:	1c1f      	adds	r7, r3, #0
    3a0c:	379c      	adds	r7, #156	; 0x9c
{
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
    3a0e:	4b49      	ldr	r3, [pc, #292]	; (3b34 <xTaskGenericCreate+0x214>)
    3a10:	58eb      	ldr	r3, [r5, r3]
    3a12:	9300      	str	r3, [sp, #0]
    3a14:	1c30      	adds	r0, r6, #0
    3a16:	9b00      	ldr	r3, [sp, #0]
    3a18:	4798      	blx	r3
    3a1a:	3614      	adds	r6, #20

static void prvInitialiseTaskLists( void )
{
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
    3a1c:	42be      	cmp	r6, r7
    3a1e:	d1f9      	bne.n	3a14 <xTaskGenericCreate+0xf4>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
	}

	vListInitialise( &xDelayedTaskList1 );
    3a20:	4a45      	ldr	r2, [pc, #276]	; (3b38 <xTaskGenericCreate+0x218>)
    3a22:	447a      	add	r2, pc
    3a24:	4690      	mov	r8, r2
    3a26:	231c      	movs	r3, #28
    3a28:	469b      	mov	fp, r3
    3a2a:	44c3      	add	fp, r8
    3a2c:	4658      	mov	r0, fp
    3a2e:	4b41      	ldr	r3, [pc, #260]	; (3b34 <xTaskGenericCreate+0x214>)
    3a30:	58ee      	ldr	r6, [r5, r3]
    3a32:	47b0      	blx	r6
	vListInitialise( &xDelayedTaskList2 );
    3a34:	2230      	movs	r2, #48	; 0x30
    3a36:	4692      	mov	sl, r2
    3a38:	44c2      	add	sl, r8
    3a3a:	4650      	mov	r0, sl
    3a3c:	47b0      	blx	r6
	vListInitialise( &xPendingReadyList );
    3a3e:	4f3f      	ldr	r7, [pc, #252]	; (3b3c <xTaskGenericCreate+0x21c>)
    3a40:	447f      	add	r7, pc
    3a42:	1c38      	adds	r0, r7, #0
    3a44:	3014      	adds	r0, #20
    3a46:	47b0      	blx	r6

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
    3a48:	4640      	mov	r0, r8
    3a4a:	3044      	adds	r0, #68	; 0x44
    3a4c:	47b0      	blx	r6
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
    3a4e:	1c38      	adds	r0, r7, #0
    3a50:	47b0      	blx	r6
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
    3a52:	465b      	mov	r3, fp
    3a54:	62bb      	str	r3, [r7, #40]	; 0x28
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
    3a56:	4652      	mov	r2, sl
    3a58:	633a      	str	r2, [r7, #48]	; 0x30
    3a5a:	e00e      	b.n	3a7a <xTaskGenericCreate+0x15a>
			else
			{
				/* If the scheduler is not already running, make this task the
				current task if it is the highest priority task to be created
				so far. */
				if( xSchedulerRunning == pdFALSE )
    3a5c:	4b38      	ldr	r3, [pc, #224]	; (3b40 <xTaskGenericCreate+0x220>)
    3a5e:	447b      	add	r3, pc
    3a60:	6d9b      	ldr	r3, [r3, #88]	; 0x58
    3a62:	2b00      	cmp	r3, #0
    3a64:	d109      	bne.n	3a7a <xTaskGenericCreate+0x15a>
				{
					if( pxCurrentTCB->uxPriority <= uxPriority )
    3a66:	4b30      	ldr	r3, [pc, #192]	; (3b28 <xTaskGenericCreate+0x208>)
    3a68:	58eb      	ldr	r3, [r5, r3]
    3a6a:	681b      	ldr	r3, [r3, #0]
    3a6c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
    3a6e:	9a0e      	ldr	r2, [sp, #56]	; 0x38
    3a70:	429a      	cmp	r2, r3
    3a72:	d302      	bcc.n	3a7a <xTaskGenericCreate+0x15a>
					{
						pxCurrentTCB = pxNewTCB;
    3a74:	4b2c      	ldr	r3, [pc, #176]	; (3b28 <xTaskGenericCreate+0x208>)
    3a76:	58eb      	ldr	r3, [r5, r3]
    3a78:	601c      	str	r4, [r3, #0]
				{
					mtCOVERAGE_TEST_MARKER();
				}
			}

			uxTaskNumber++;
    3a7a:	4a32      	ldr	r2, [pc, #200]	; (3b44 <xTaskGenericCreate+0x224>)
    3a7c:	447a      	add	r2, pc
    3a7e:	6dd3      	ldr	r3, [r2, #92]	; 0x5c
    3a80:	3301      	adds	r3, #1
    3a82:	65d3      	str	r3, [r2, #92]	; 0x5c
				pxNewTCB->uxTCBNumber = uxTaskNumber;
			}
			#endif /* configUSE_TRACE_FACILITY */
			traceTASK_CREATE( pxNewTCB );

			prvAddTaskToReadyList( pxNewTCB );
    3a84:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
    3a86:	6e12      	ldr	r2, [r2, #96]	; 0x60
    3a88:	4293      	cmp	r3, r2
    3a8a:	d902      	bls.n	3a92 <xTaskGenericCreate+0x172>
    3a8c:	4a2e      	ldr	r2, [pc, #184]	; (3b48 <xTaskGenericCreate+0x228>)
    3a8e:	447a      	add	r2, pc
    3a90:	6613      	str	r3, [r2, #96]	; 0x60
    3a92:	009a      	lsls	r2, r3, #2
    3a94:	18d3      	adds	r3, r2, r3
    3a96:	009b      	lsls	r3, r3, #2
    3a98:	482c      	ldr	r0, [pc, #176]	; (3b4c <xTaskGenericCreate+0x22c>)
    3a9a:	4478      	add	r0, pc
    3a9c:	3038      	adds	r0, #56	; 0x38
    3a9e:	18c0      	adds	r0, r0, r3
    3aa0:	4649      	mov	r1, r9
    3aa2:	4b2b      	ldr	r3, [pc, #172]	; (3b50 <xTaskGenericCreate+0x230>)
    3aa4:	58eb      	ldr	r3, [r5, r3]
    3aa6:	4798      	blx	r3

			xReturn = pdPASS;
			portSETUP_TCB( pxNewTCB );
		}
		taskEXIT_CRITICAL();
    3aa8:	4b2a      	ldr	r3, [pc, #168]	; (3b54 <xTaskGenericCreate+0x234>)
    3aaa:	58eb      	ldr	r3, [r5, r3]
    3aac:	4798      	blx	r3
		traceTASK_CREATE_FAILED();
	}

	if( xReturn == pdPASS )
	{
		if( xSchedulerRunning != pdFALSE )
    3aae:	4b2a      	ldr	r3, [pc, #168]	; (3b58 <xTaskGenericCreate+0x238>)
    3ab0:	447b      	add	r3, pc
    3ab2:	6d9b      	ldr	r3, [r3, #88]	; 0x58
			#endif /* configUSE_TRACE_FACILITY */
			traceTASK_CREATE( pxNewTCB );

			prvAddTaskToReadyList( pxNewTCB );

			xReturn = pdPASS;
    3ab4:	2001      	movs	r0, #1
		traceTASK_CREATE_FAILED();
	}

	if( xReturn == pdPASS )
	{
		if( xSchedulerRunning != pdFALSE )
    3ab6:	2b00      	cmp	r3, #0
    3ab8:	d020      	beq.n	3afc <xTaskGenericCreate+0x1dc>
		{
			/* If the created task is of a higher priority than the current task
			then it should run now. */
			if( pxCurrentTCB->uxPriority < uxPriority )
    3aba:	4b1b      	ldr	r3, [pc, #108]	; (3b28 <xTaskGenericCreate+0x208>)
    3abc:	58eb      	ldr	r3, [r5, r3]
    3abe:	681b      	ldr	r3, [r3, #0]
    3ac0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
    3ac2:	9a0e      	ldr	r2, [sp, #56]	; 0x38
    3ac4:	429a      	cmp	r2, r3
    3ac6:	d919      	bls.n	3afc <xTaskGenericCreate+0x1dc>
			{
				taskYIELD_IF_USING_PREEMPTION();
    3ac8:	4b24      	ldr	r3, [pc, #144]	; (3b5c <xTaskGenericCreate+0x23c>)
    3aca:	58eb      	ldr	r3, [r5, r3]
    3acc:	4798      	blx	r3
			#endif /* configUSE_TRACE_FACILITY */
			traceTASK_CREATE( pxNewTCB );

			prvAddTaskToReadyList( pxNewTCB );

			xReturn = pdPASS;
    3ace:	2001      	movs	r0, #1
    3ad0:	e014      	b.n	3afc <xTaskGenericCreate+0x1dc>
	if( pxNewTCB != NULL )
	{
		/* Allocate space for the stack used by the task being created.
		The base of the stack memory stored in the TCB so the task can
		be deleted later if required. */
		pxNewTCB->pxStack = ( StackType_t * ) pvPortMallocAligned( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ), puxStackBuffer ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
    3ad2:	9b10      	ldr	r3, [sp, #64]	; 0x40
    3ad4:	6303      	str	r3, [r0, #48]	; 0x30
		stack grows from high memory to low (as per the 80x86) or vice versa.
		portSTACK_GROWTH is used to make the result positive or negative as
		required by the port. */
		#if( portSTACK_GROWTH < 0 )
		{
			pxTopOfStack = pxNewTCB->pxStack + ( usStackDepth - ( uint16_t ) 1 );
    3ad6:	4a22      	ldr	r2, [pc, #136]	; (3b60 <xTaskGenericCreate+0x240>)
    3ad8:	18b3      	adds	r3, r6, r2
    3ada:	009b      	lsls	r3, r3, #2
    3adc:	6b22      	ldr	r2, [r4, #48]	; 0x30
    3ade:	18d3      	adds	r3, r2, r3
			pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ( portPOINTER_SIZE_TYPE ) ~portBYTE_ALIGNMENT_MASK  ) ); /*lint !e923 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type. */
    3ae0:	2207      	movs	r2, #7
    3ae2:	1c1e      	adds	r6, r3, #0
    3ae4:	4396      	bics	r6, r2
UBaseType_t x;

	/* Store the task name in the TCB. */
	for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
	{
		pxTCB->pcTaskName[ x ] = pcName[ x ];
    3ae6:	783a      	ldrb	r2, [r7, #0]
    3ae8:	2334      	movs	r3, #52	; 0x34
    3aea:	54e2      	strb	r2, [r4, r3]

		/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
		configMAX_TASK_NAME_LEN characters just in case the memory after the
		string is not accessible (extremely unlikely). */
		if( pcName[ x ] == 0x00 )
    3aec:	783b      	ldrb	r3, [r7, #0]
    3aee:	2b00      	cmp	r3, #0
    3af0:	d100      	bne.n	3af4 <xTaskGenericCreate+0x1d4>
    3af2:	e74d      	b.n	3990 <xTaskGenericCreate+0x70>
static void prvInitialiseTCBVariables( TCB_t * const pxTCB, const char * const pcName, UBaseType_t uxPriority, const MemoryRegion_t * const xRegions, const uint16_t usStackDepth ) /*lint !e971 Unqualified char types are allowed for strings and single characters only. */
{
UBaseType_t x;

	/* Store the task name in the TCB. */
	for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
    3af4:	2301      	movs	r3, #1
    3af6:	e741      	b.n	397c <xTaskGenericCreate+0x5c>
		}
		taskEXIT_CRITICAL();
	}
	else
	{
		xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
    3af8:	2001      	movs	r0, #1
    3afa:	4240      	negs	r0, r0
			mtCOVERAGE_TEST_MARKER();
		}
	}

	return xReturn;
}
    3afc:	b005      	add	sp, #20
    3afe:	bc3c      	pop	{r2, r3, r4, r5}
    3b00:	4690      	mov	r8, r2
    3b02:	4699      	mov	r9, r3
    3b04:	46a2      	mov	sl, r4
    3b06:	46ab      	mov	fp, r5
    3b08:	bdf0      	pop	{r4, r5, r6, r7, pc}
    3b0a:	46c0      	nop			; (mov r8, r8)
    3b0c:	00002138 	.word	0x00002138
    3b10:	000000ac 	.word	0x000000ac
    3b14:	0000006c 	.word	0x0000006c
    3b18:	0000008c 	.word	0x0000008c
    3b1c:	000001f4 	.word	0x000001f4
    3b20:	00000204 	.word	0x00000204
    3b24:	1fffe230 	.word	0x1fffe230
    3b28:	0000003c 	.word	0x0000003c
    3b2c:	1fffe216 	.word	0x1fffe216
    3b30:	1fffe20c 	.word	0x1fffe20c
    3b34:	000000b4 	.word	0x000000b4
    3b38:	1fffe26e 	.word	0x1fffe26e
    3b3c:	1fffe1d0 	.word	0x1fffe1d0
    3b40:	1fffe232 	.word	0x1fffe232
    3b44:	1fffe214 	.word	0x1fffe214
    3b48:	1fffe202 	.word	0x1fffe202
    3b4c:	1fffe176 	.word	0x1fffe176
    3b50:	00000078 	.word	0x00000078
    3b54:	00000010 	.word	0x00000010
    3b58:	1fffe1e0 	.word	0x1fffe1e0
    3b5c:	00000124 	.word	0x00000124
    3b60:	3fffffff 	.word	0x3fffffff

00003b64 <vTaskResume>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskSuspend == 1 )

	void vTaskResume( TaskHandle_t xTaskToResume )
	{
    3b64:	b570      	push	{r4, r5, r6, lr}
    3b66:	b082      	sub	sp, #8
    3b68:	1c05      	adds	r5, r0, #0
    3b6a:	4c1e      	ldr	r4, [pc, #120]	; (3be4 <vTaskResume+0x80>)
    3b6c:	447c      	add	r4, pc
	TCB_t * const pxTCB = ( TCB_t * ) xTaskToResume;

		/* It does not make sense to resume the calling task. */
		configASSERT( xTaskToResume );
    3b6e:	2800      	cmp	r0, #0
    3b70:	d101      	bne.n	3b76 <vTaskResume+0x12>
    3b72:	b672      	cpsid	i
    3b74:	e7fe      	b.n	3b74 <vTaskResume+0x10>

		/* The parameter cannot be NULL as it is impossible to resume the
		currently executing task. */
		if( ( pxTCB != NULL ) && ( pxTCB != pxCurrentTCB ) )
    3b76:	4b1c      	ldr	r3, [pc, #112]	; (3be8 <vTaskResume+0x84>)
    3b78:	58e3      	ldr	r3, [r4, r3]
    3b7a:	681b      	ldr	r3, [r3, #0]
    3b7c:	4298      	cmp	r0, r3
    3b7e:	d02e      	beq.n	3bde <vTaskResume+0x7a>
		{
			taskENTER_CRITICAL();
    3b80:	4b1a      	ldr	r3, [pc, #104]	; (3bec <vTaskResume+0x88>)
    3b82:	58e3      	ldr	r3, [r4, r3]
    3b84:	4798      	blx	r3
			{
				if( prvTaskIsTaskSuspended( pxTCB ) == pdTRUE )
    3b86:	1c28      	adds	r0, r5, #0
    3b88:	4b19      	ldr	r3, [pc, #100]	; (3bf0 <vTaskResume+0x8c>)
    3b8a:	447b      	add	r3, pc
    3b8c:	4798      	blx	r3
    3b8e:	2801      	cmp	r0, #1
    3b90:	d122      	bne.n	3bd8 <vTaskResume+0x74>
				{
					traceTASK_RESUME( pxTCB );

					/* As we are in a critical section we can access the ready
					lists even if the scheduler is suspended. */
					( void ) uxListRemove(  &( pxTCB->xGenericListItem ) );
    3b92:	1d2e      	adds	r6, r5, #4
    3b94:	1c30      	adds	r0, r6, #0
    3b96:	4b17      	ldr	r3, [pc, #92]	; (3bf4 <vTaskResume+0x90>)
    3b98:	58e3      	ldr	r3, [r4, r3]
    3b9a:	4798      	blx	r3
					prvAddTaskToReadyList( pxTCB );
    3b9c:	6aeb      	ldr	r3, [r5, #44]	; 0x2c
    3b9e:	4a16      	ldr	r2, [pc, #88]	; (3bf8 <vTaskResume+0x94>)
    3ba0:	447a      	add	r2, pc
    3ba2:	6e12      	ldr	r2, [r2, #96]	; 0x60
    3ba4:	4293      	cmp	r3, r2
    3ba6:	d902      	bls.n	3bae <vTaskResume+0x4a>
    3ba8:	4a14      	ldr	r2, [pc, #80]	; (3bfc <vTaskResume+0x98>)
    3baa:	447a      	add	r2, pc
    3bac:	6613      	str	r3, [r2, #96]	; 0x60
    3bae:	009a      	lsls	r2, r3, #2
    3bb0:	18d3      	adds	r3, r2, r3
    3bb2:	009b      	lsls	r3, r3, #2
    3bb4:	4812      	ldr	r0, [pc, #72]	; (3c00 <vTaskResume+0x9c>)
    3bb6:	4478      	add	r0, pc
    3bb8:	3038      	adds	r0, #56	; 0x38
    3bba:	18c0      	adds	r0, r0, r3
    3bbc:	1c31      	adds	r1, r6, #0
    3bbe:	4b11      	ldr	r3, [pc, #68]	; (3c04 <vTaskResume+0xa0>)
    3bc0:	58e3      	ldr	r3, [r4, r3]
    3bc2:	4798      	blx	r3

					/* We may have just resumed a higher priority task. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
    3bc4:	4b08      	ldr	r3, [pc, #32]	; (3be8 <vTaskResume+0x84>)
    3bc6:	58e3      	ldr	r3, [r4, r3]
    3bc8:	681b      	ldr	r3, [r3, #0]
    3bca:	6aea      	ldr	r2, [r5, #44]	; 0x2c
    3bcc:	6adb      	ldr	r3, [r3, #44]	; 0x2c
    3bce:	429a      	cmp	r2, r3
    3bd0:	d302      	bcc.n	3bd8 <vTaskResume+0x74>
					{
						/* This yield may not cause the task just resumed to run,
						but will leave the lists in the correct state for the
						next yield. */
						taskYIELD_IF_USING_PREEMPTION();
    3bd2:	4b0d      	ldr	r3, [pc, #52]	; (3c08 <vTaskResume+0xa4>)
    3bd4:	58e3      	ldr	r3, [r4, r3]
    3bd6:	4798      	blx	r3
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}
			}
			taskEXIT_CRITICAL();
    3bd8:	4b0c      	ldr	r3, [pc, #48]	; (3c0c <vTaskResume+0xa8>)
    3bda:	58e3      	ldr	r3, [r4, r3]
    3bdc:	4798      	blx	r3
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
    3bde:	b002      	add	sp, #8
    3be0:	bd70      	pop	{r4, r5, r6, pc}
    3be2:	46c0      	nop			; (mov r8, r8)
    3be4:	00001f04 	.word	0x00001f04
    3be8:	0000003c 	.word	0x0000003c
    3bec:	00000204 	.word	0x00000204
    3bf0:	fffffca3 	.word	0xfffffca3
    3bf4:	000000f4 	.word	0x000000f4
    3bf8:	1fffe0f0 	.word	0x1fffe0f0
    3bfc:	1fffe0e6 	.word	0x1fffe0e6
    3c00:	1fffe05a 	.word	0x1fffe05a
    3c04:	00000078 	.word	0x00000078
    3c08:	00000124 	.word	0x00000124
    3c0c:	00000010 	.word	0x00000010

00003c10 <xTaskResumeFromISR>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) )

	BaseType_t xTaskResumeFromISR( TaskHandle_t xTaskToResume )
	{
    3c10:	b5f0      	push	{r4, r5, r6, r7, lr}
    3c12:	4647      	mov	r7, r8
    3c14:	b480      	push	{r7}
    3c16:	b082      	sub	sp, #8
    3c18:	1c05      	adds	r5, r0, #0
    3c1a:	4c24      	ldr	r4, [pc, #144]	; (3cac <xTaskResumeFromISR+0x9c>)
    3c1c:	447c      	add	r4, pc
	BaseType_t xYieldRequired = pdFALSE;
	TCB_t * const pxTCB = ( TCB_t * ) xTaskToResume;
	UBaseType_t uxSavedInterruptStatus;

		configASSERT( xTaskToResume );
    3c1e:	2800      	cmp	r0, #0
    3c20:	d101      	bne.n	3c26 <xTaskResumeFromISR+0x16>
    3c22:	b672      	cpsid	i
    3c24:	e7fe      	b.n	3c24 <xTaskResumeFromISR+0x14>
		simple as possible.  More information (albeit Cortex-M specific) is
		provided on the following link:
		http://www.freertos.org/RTOS-Cortex-M3-M4.html */
		portASSERT_IF_INTERRUPT_PRIORITY_INVALID();

		uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
    3c26:	4b22      	ldr	r3, [pc, #136]	; (3cb0 <xTaskResumeFromISR+0xa0>)
    3c28:	58e3      	ldr	r3, [r4, r3]
    3c2a:	4798      	blx	r3
    3c2c:	4680      	mov	r8, r0
		{
			if( prvTaskIsTaskSuspended( pxTCB ) == pdTRUE )
    3c2e:	1c28      	adds	r0, r5, #0
    3c30:	4b20      	ldr	r3, [pc, #128]	; (3cb4 <xTaskResumeFromISR+0xa4>)
    3c32:	447b      	add	r3, pc
    3c34:	4798      	blx	r3

#if ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) )

	BaseType_t xTaskResumeFromISR( TaskHandle_t xTaskToResume )
	{
	BaseType_t xYieldRequired = pdFALSE;
    3c36:	2600      	movs	r6, #0
		http://www.freertos.org/RTOS-Cortex-M3-M4.html */
		portASSERT_IF_INTERRUPT_PRIORITY_INVALID();

		uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
		{
			if( prvTaskIsTaskSuspended( pxTCB ) == pdTRUE )
    3c38:	2801      	cmp	r0, #1
    3c3a:	d12e      	bne.n	3c9a <xTaskResumeFromISR+0x8a>
			{
				traceTASK_RESUME_FROM_ISR( pxTCB );

				/* Check the ready lists can be accessed. */
				if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
    3c3c:	4b1e      	ldr	r3, [pc, #120]	; (3cb8 <xTaskResumeFromISR+0xa8>)
    3c3e:	447b      	add	r3, pc
    3c40:	6e9b      	ldr	r3, [r3, #104]	; 0x68
    3c42:	2b00      	cmp	r3, #0
    3c44:	d120      	bne.n	3c88 <xTaskResumeFromISR+0x78>
				{
					/* Ready lists can be accessed so move the task from the
					suspended list to the ready list directly. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
    3c46:	4b1d      	ldr	r3, [pc, #116]	; (3cbc <xTaskResumeFromISR+0xac>)
    3c48:	58e3      	ldr	r3, [r4, r3]
    3c4a:	681b      	ldr	r3, [r3, #0]
    3c4c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
    3c4e:	6aea      	ldr	r2, [r5, #44]	; 0x2c
    3c50:	429a      	cmp	r2, r3
    3c52:	4176      	adcs	r6, r6
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}

					( void ) uxListRemove(  &( pxTCB->xGenericListItem ) );
    3c54:	1d2f      	adds	r7, r5, #4
    3c56:	1c38      	adds	r0, r7, #0
    3c58:	4b19      	ldr	r3, [pc, #100]	; (3cc0 <xTaskResumeFromISR+0xb0>)
    3c5a:	58e3      	ldr	r3, [r4, r3]
    3c5c:	4798      	blx	r3
					prvAddTaskToReadyList( pxTCB );
    3c5e:	6aeb      	ldr	r3, [r5, #44]	; 0x2c
    3c60:	4a18      	ldr	r2, [pc, #96]	; (3cc4 <xTaskResumeFromISR+0xb4>)
    3c62:	447a      	add	r2, pc
    3c64:	6e12      	ldr	r2, [r2, #96]	; 0x60
    3c66:	4293      	cmp	r3, r2
    3c68:	d902      	bls.n	3c70 <xTaskResumeFromISR+0x60>
    3c6a:	4a17      	ldr	r2, [pc, #92]	; (3cc8 <xTaskResumeFromISR+0xb8>)
    3c6c:	447a      	add	r2, pc
    3c6e:	6613      	str	r3, [r2, #96]	; 0x60
    3c70:	009a      	lsls	r2, r3, #2
    3c72:	18d3      	adds	r3, r2, r3
    3c74:	009b      	lsls	r3, r3, #2
    3c76:	4815      	ldr	r0, [pc, #84]	; (3ccc <xTaskResumeFromISR+0xbc>)
    3c78:	4478      	add	r0, pc
    3c7a:	3038      	adds	r0, #56	; 0x38
    3c7c:	18c0      	adds	r0, r0, r3
    3c7e:	1c39      	adds	r1, r7, #0
    3c80:	4b13      	ldr	r3, [pc, #76]	; (3cd0 <xTaskResumeFromISR+0xc0>)
    3c82:	58e3      	ldr	r3, [r4, r3]
    3c84:	4798      	blx	r3
    3c86:	e008      	b.n	3c9a <xTaskResumeFromISR+0x8a>
				else
				{
					/* The delayed or ready lists cannot be accessed so the task
					is held in the pending ready list until the scheduler is
					unsuspended. */
					vListInsertEnd( &( xPendingReadyList ), &( pxTCB->xEventListItem ) );
    3c88:	1c29      	adds	r1, r5, #0
    3c8a:	3118      	adds	r1, #24
    3c8c:	4811      	ldr	r0, [pc, #68]	; (3cd4 <xTaskResumeFromISR+0xc4>)
    3c8e:	4478      	add	r0, pc
    3c90:	3014      	adds	r0, #20
    3c92:	4b0f      	ldr	r3, [pc, #60]	; (3cd0 <xTaskResumeFromISR+0xc0>)
    3c94:	58e3      	ldr	r3, [r4, r3]
    3c96:	4798      	blx	r3

#if ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) )

	BaseType_t xTaskResumeFromISR( TaskHandle_t xTaskToResume )
	{
	BaseType_t xYieldRequired = pdFALSE;
    3c98:	2600      	movs	r6, #0
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
		portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );
    3c9a:	4640      	mov	r0, r8
    3c9c:	4b0e      	ldr	r3, [pc, #56]	; (3cd8 <xTaskResumeFromISR+0xc8>)
    3c9e:	58e3      	ldr	r3, [r4, r3]
    3ca0:	4798      	blx	r3

		return xYieldRequired;
	}
    3ca2:	1c30      	adds	r0, r6, #0
    3ca4:	b002      	add	sp, #8
    3ca6:	bc04      	pop	{r2}
    3ca8:	4690      	mov	r8, r2
    3caa:	bdf0      	pop	{r4, r5, r6, r7, pc}
    3cac:	00001e54 	.word	0x00001e54
    3cb0:	000001d0 	.word	0x000001d0
    3cb4:	fffffbfb 	.word	0xfffffbfb
    3cb8:	1fffe052 	.word	0x1fffe052
    3cbc:	0000003c 	.word	0x0000003c
    3cc0:	000000f4 	.word	0x000000f4
    3cc4:	1fffe02e 	.word	0x1fffe02e
    3cc8:	1fffe024 	.word	0x1fffe024
    3ccc:	1fffdf98 	.word	0x1fffdf98
    3cd0:	00000078 	.word	0x00000078
    3cd4:	1fffdf82 	.word	0x1fffdf82
    3cd8:	000000e4 	.word	0x000000e4

00003cdc <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
    3cdc:	b530      	push	{r4, r5, lr}
    3cde:	b087      	sub	sp, #28
    3ce0:	4c14      	ldr	r4, [pc, #80]	; (3d34 <vTaskStartScheduler+0x58>)
    3ce2:	447c      	add	r4, pc
		xReturn = xTaskCreate( prvIdleTask, "IDLE", tskIDLE_STACK_SIZE, ( void * ) NULL, ( tskIDLE_PRIORITY | portPRIVILEGE_BIT ), &xIdleTaskHandle ); /*lint !e961 MISRA exception, justified as it is not a redundant explicit cast to all supported compilers. */
	}
	#else
	{
		/* Create the idle task without storing its handle. */
		xReturn = xTaskCreate( prvIdleTask, "IDLE", tskIDLE_STACK_SIZE, ( void * ) NULL, ( tskIDLE_PRIORITY | portPRIVILEGE_BIT ), NULL );  /*lint !e961 MISRA exception, justified as it is not a redundant explicit cast to all supported compilers. */
    3ce4:	2300      	movs	r3, #0
    3ce6:	9300      	str	r3, [sp, #0]
    3ce8:	9301      	str	r3, [sp, #4]
    3cea:	9302      	str	r3, [sp, #8]
    3cec:	9303      	str	r3, [sp, #12]
    3cee:	4812      	ldr	r0, [pc, #72]	; (3d38 <vTaskStartScheduler+0x5c>)
    3cf0:	4478      	add	r0, pc
    3cf2:	4912      	ldr	r1, [pc, #72]	; (3d3c <vTaskStartScheduler+0x60>)
    3cf4:	4479      	add	r1, pc
    3cf6:	228c      	movs	r2, #140	; 0x8c
    3cf8:	4d11      	ldr	r5, [pc, #68]	; (3d40 <vTaskStartScheduler+0x64>)
    3cfa:	5965      	ldr	r5, [r4, r5]
    3cfc:	47a8      	blx	r5
	}
	#endif /* INCLUDE_xTaskGetIdleTaskHandle */

	#if ( configUSE_TIMERS == 1 )
	{
		if( xReturn == pdPASS )
    3cfe:	2801      	cmp	r0, #1
    3d00:	d111      	bne.n	3d26 <vTaskStartScheduler+0x4a>
		{
			xReturn = xTimerCreateTimerTask();
    3d02:	4b10      	ldr	r3, [pc, #64]	; (3d44 <vTaskStartScheduler+0x68>)
    3d04:	58e3      	ldr	r3, [r4, r3]
    3d06:	4798      	blx	r3
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_TIMERS */

	if( xReturn == pdPASS )
    3d08:	2801      	cmp	r0, #1
    3d0a:	d10c      	bne.n	3d26 <vTaskStartScheduler+0x4a>
		/* Interrupts are turned off here, to ensure a tick does not occur
		before or during the call to xPortStartScheduler().  The stacks of
		the created tasks contain a status word with interrupts switched on
		so interrupts will automatically get re-enabled when the first task
		starts to run. */
		portDISABLE_INTERRUPTS();
    3d0c:	b672      	cpsid	i
			structure specific to the task that will run first. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */

		xSchedulerRunning = pdTRUE;
    3d0e:	2201      	movs	r2, #1
    3d10:	4b0d      	ldr	r3, [pc, #52]	; (3d48 <vTaskStartScheduler+0x6c>)
    3d12:	447b      	add	r3, pc
    3d14:	659a      	str	r2, [r3, #88]	; 0x58
		xTickCount = ( TickType_t ) 0U;
    3d16:	2200      	movs	r2, #0
    3d18:	4b0c      	ldr	r3, [pc, #48]	; (3d4c <vTaskStartScheduler+0x70>)
    3d1a:	447b      	add	r3, pc
    3d1c:	62da      	str	r2, [r3, #44]	; 0x2c
		the run time counter time base. */
		portCONFIGURE_TIMER_FOR_RUN_TIME_STATS();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
    3d1e:	4b0c      	ldr	r3, [pc, #48]	; (3d50 <vTaskStartScheduler+0x74>)
    3d20:	58e3      	ldr	r3, [r4, r3]
    3d22:	4798      	blx	r3
    3d24:	e003      	b.n	3d2e <vTaskStartScheduler+0x52>
	else
	{
		/* This line will only be reached if the kernel could not be started,
		because there was not enough FreeRTOS heap to create the idle task
		or the timer task. */
		configASSERT( xReturn );
    3d26:	2800      	cmp	r0, #0
    3d28:	d101      	bne.n	3d2e <vTaskStartScheduler+0x52>
    3d2a:	b672      	cpsid	i
    3d2c:	e7fe      	b.n	3d2c <vTaskStartScheduler+0x50>
	}
}
    3d2e:	b007      	add	sp, #28
    3d30:	bd30      	pop	{r4, r5, pc}
    3d32:	46c0      	nop			; (mov r8, r8)
    3d34:	00001d8e 	.word	0x00001d8e
    3d38:	00000435 	.word	0x00000435
    3d3c:	00001d40 	.word	0x00001d40
    3d40:	0000005c 	.word	0x0000005c
    3d44:	00000144 	.word	0x00000144
    3d48:	1fffdf7e 	.word	0x1fffdf7e
    3d4c:	1fffdef6 	.word	0x1fffdef6
    3d50:	00000050 	.word	0x00000050

00003d54 <vTaskSuspendAll>:
{
	/* A critical section is not required as the variable is of type
	BaseType_t.  Please read Richard Barry's reply in the following link to a
	post in the FreeRTOS support forum before reporting this as a bug! -
	http://goo.gl/wu4acr */
	++uxSchedulerSuspended;
    3d54:	4b02      	ldr	r3, [pc, #8]	; (3d60 <vTaskSuspendAll+0xc>)
    3d56:	447b      	add	r3, pc
    3d58:	6e9a      	ldr	r2, [r3, #104]	; 0x68
    3d5a:	3201      	adds	r2, #1
    3d5c:	669a      	str	r2, [r3, #104]	; 0x68
}
    3d5e:	4770      	bx	lr
    3d60:	1fffdf3a 	.word	0x1fffdf3a

00003d64 <xTaskGetTickCount>:
	return xAlreadyYielded;
}
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCount( void )
{
    3d64:	b530      	push	{r4, r5, lr}
    3d66:	b083      	sub	sp, #12
    3d68:	4c06      	ldr	r4, [pc, #24]	; (3d84 <xTaskGetTickCount+0x20>)
    3d6a:	447c      	add	r4, pc
TickType_t xTicks;

	/* Critical section required if running on a 16 bit processor. */
	taskENTER_CRITICAL();
    3d6c:	4b06      	ldr	r3, [pc, #24]	; (3d88 <xTaskGetTickCount+0x24>)
    3d6e:	58e3      	ldr	r3, [r4, r3]
    3d70:	4798      	blx	r3
	{
		xTicks = xTickCount;
    3d72:	4b06      	ldr	r3, [pc, #24]	; (3d8c <xTaskGetTickCount+0x28>)
    3d74:	447b      	add	r3, pc
    3d76:	6add      	ldr	r5, [r3, #44]	; 0x2c
	}
	taskEXIT_CRITICAL();
    3d78:	4b05      	ldr	r3, [pc, #20]	; (3d90 <xTaskGetTickCount+0x2c>)
    3d7a:	58e3      	ldr	r3, [r4, r3]
    3d7c:	4798      	blx	r3

	return xTicks;
}
    3d7e:	1c28      	adds	r0, r5, #0
    3d80:	b003      	add	sp, #12
    3d82:	bd30      	pop	{r4, r5, pc}
    3d84:	00001d06 	.word	0x00001d06
    3d88:	00000204 	.word	0x00000204
    3d8c:	1fffde9c 	.word	0x1fffde9c
    3d90:	00000010 	.word	0x00000010

00003d94 <xTaskGetTickCountFromISR>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCountFromISR( void )
{
    3d94:	b530      	push	{r4, r5, lr}
    3d96:	b083      	sub	sp, #12
    3d98:	4c06      	ldr	r4, [pc, #24]	; (3db4 <xTaskGetTickCountFromISR+0x20>)
    3d9a:	447c      	add	r4, pc
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();

	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
    3d9c:	4b06      	ldr	r3, [pc, #24]	; (3db8 <xTaskGetTickCountFromISR+0x24>)
    3d9e:	58e3      	ldr	r3, [r4, r3]
    3da0:	4798      	blx	r3
	{
		xReturn = xTickCount;
    3da2:	4b06      	ldr	r3, [pc, #24]	; (3dbc <xTaskGetTickCountFromISR+0x28>)
    3da4:	447b      	add	r3, pc
    3da6:	6add      	ldr	r5, [r3, #44]	; 0x2c
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );
    3da8:	4b05      	ldr	r3, [pc, #20]	; (3dc0 <xTaskGetTickCountFromISR+0x2c>)
    3daa:	58e3      	ldr	r3, [r4, r3]
    3dac:	4798      	blx	r3

	return xReturn;
}
    3dae:	1c28      	adds	r0, r5, #0
    3db0:	b003      	add	sp, #12
    3db2:	bd30      	pop	{r4, r5, pc}
    3db4:	00001cd6 	.word	0x00001cd6
    3db8:	000001d0 	.word	0x000001d0
    3dbc:	1fffde6c 	.word	0x1fffde6c
    3dc0:	000000e4 	.word	0x000000e4

00003dc4 <xTaskIncrementTick>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
    3dc4:	b5f0      	push	{r4, r5, r6, r7, lr}
    3dc6:	4657      	mov	r7, sl
    3dc8:	464e      	mov	r6, r9
    3dca:	4645      	mov	r5, r8
    3dcc:	b4e0      	push	{r5, r6, r7}
    3dce:	b082      	sub	sp, #8
    3dd0:	4d4a      	ldr	r5, [pc, #296]	; (3efc <xTaskIncrementTick+0x138>)
    3dd2:	447d      	add	r5, pc

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
    3dd4:	4b4a      	ldr	r3, [pc, #296]	; (3f00 <xTaskIncrementTick+0x13c>)
    3dd6:	447b      	add	r3, pc
    3dd8:	6e9b      	ldr	r3, [r3, #104]	; 0x68
    3dda:	2b00      	cmp	r3, #0
    3ddc:	d000      	beq.n	3de0 <xTaskIncrementTick+0x1c>
    3dde:	e078      	b.n	3ed2 <xTaskIncrementTick+0x10e>
	{
		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		++xTickCount;
    3de0:	4b48      	ldr	r3, [pc, #288]	; (3f04 <xTaskIncrementTick+0x140>)
    3de2:	447b      	add	r3, pc
    3de4:	6ada      	ldr	r2, [r3, #44]	; 0x2c
    3de6:	3201      	adds	r2, #1
    3de8:	62da      	str	r2, [r3, #44]	; 0x2c

		{
			/* Minor optimisation.  The tick count cannot change in this
			block. */
			const TickType_t xConstTickCount = xTickCount;
    3dea:	6adf      	ldr	r7, [r3, #44]	; 0x2c

			if( xConstTickCount == ( TickType_t ) 0U )
    3dec:	2f00      	cmp	r7, #0
    3dee:	d115      	bne.n	3e1c <xTaskIncrementTick+0x58>
			{
				taskSWITCH_DELAYED_LISTS();
    3df0:	4b45      	ldr	r3, [pc, #276]	; (3f08 <xTaskIncrementTick+0x144>)
    3df2:	447b      	add	r3, pc
    3df4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
    3df6:	681b      	ldr	r3, [r3, #0]
    3df8:	2b00      	cmp	r3, #0
    3dfa:	d001      	beq.n	3e00 <xTaskIncrementTick+0x3c>
    3dfc:	b672      	cpsid	i
    3dfe:	e7fe      	b.n	3dfe <xTaskIncrementTick+0x3a>
    3e00:	4b42      	ldr	r3, [pc, #264]	; (3f0c <xTaskIncrementTick+0x148>)
    3e02:	447b      	add	r3, pc
    3e04:	6a9a      	ldr	r2, [r3, #40]	; 0x28
    3e06:	6b19      	ldr	r1, [r3, #48]	; 0x30
    3e08:	6299      	str	r1, [r3, #40]	; 0x28
    3e0a:	631a      	str	r2, [r3, #48]	; 0x30
    3e0c:	4b40      	ldr	r3, [pc, #256]	; (3f10 <xTaskIncrementTick+0x14c>)
    3e0e:	447b      	add	r3, pc
    3e10:	6eda      	ldr	r2, [r3, #108]	; 0x6c
    3e12:	3201      	adds	r2, #1
    3e14:	66da      	str	r2, [r3, #108]	; 0x6c
    3e16:	4b3f      	ldr	r3, [pc, #252]	; (3f14 <xTaskIncrementTick+0x150>)
    3e18:	447b      	add	r3, pc
    3e1a:	4798      	blx	r3

			/* See if this tick has made a timeout expire.  Tasks are stored in
			the	queue in the order of their wake time - meaning once one task
			has been found whose block time has not expired there is no need to
			look any further	down the list. */
			if( xConstTickCount >= xNextTaskUnblockTime )
    3e1c:	4b3e      	ldr	r3, [pc, #248]	; (3f18 <xTaskIncrementTick+0x154>)
    3e1e:	447b      	add	r3, pc
    3e20:	681b      	ldr	r3, [r3, #0]

BaseType_t xTaskIncrementTick( void )
{
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
    3e22:	2400      	movs	r4, #0

			/* See if this tick has made a timeout expire.  Tasks are stored in
			the	queue in the order of their wake time - meaning once one task
			has been found whose block time has not expired there is no need to
			look any further	down the list. */
			if( xConstTickCount >= xNextTaskUnblockTime )
    3e24:	429f      	cmp	r7, r3
    3e26:	d346      	bcc.n	3eb6 <xTaskIncrementTick+0xf2>
			{
				for( ;; )
				{
					if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
    3e28:	4a3c      	ldr	r2, [pc, #240]	; (3f1c <xTaskIncrementTick+0x158>)
    3e2a:	447a      	add	r2, pc
    3e2c:	4692      	mov	sl, r2
							mtCOVERAGE_TEST_MARKER();
						}

						/* Place the unblocked task into the appropriate ready
						list. */
						prvAddTaskToReadyList( pxTCB );
    3e2e:	4b3c      	ldr	r3, [pc, #240]	; (3f20 <xTaskIncrementTick+0x15c>)
    3e30:	447b      	add	r3, pc
    3e32:	3338      	adds	r3, #56	; 0x38
    3e34:	4699      	mov	r9, r3
    3e36:	e000      	b.n	3e3a <xTaskIncrementTick+0x76>
							only be performed if the unblocked task has a
							priority that is equal to or higher than the
							currently executing task. */
							if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
							{
								xSwitchRequired = pdTRUE;
    3e38:	2401      	movs	r4, #1
			look any further	down the list. */
			if( xConstTickCount >= xNextTaskUnblockTime )
			{
				for( ;; )
				{
					if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
    3e3a:	4652      	mov	r2, sl
    3e3c:	6a93      	ldr	r3, [r2, #40]	; 0x28
    3e3e:	681b      	ldr	r3, [r3, #0]
    3e40:	2b00      	cmp	r3, #0
    3e42:	d105      	bne.n	3e50 <xTaskIncrementTick+0x8c>
						/* The delayed list is empty.  Set xNextTaskUnblockTime
						to the maximum possible value so it is extremely
						unlikely that the
						if( xTickCount >= xNextTaskUnblockTime ) test will pass
						next time through. */
						xNextTaskUnblockTime = portMAX_DELAY;
    3e44:	2201      	movs	r2, #1
    3e46:	4252      	negs	r2, r2
    3e48:	4b36      	ldr	r3, [pc, #216]	; (3f24 <xTaskIncrementTick+0x160>)
    3e4a:	447b      	add	r3, pc
    3e4c:	601a      	str	r2, [r3, #0]
						break;
    3e4e:	e032      	b.n	3eb6 <xTaskIncrementTick+0xf2>
					{
						/* The delayed list is not empty, get the value of the
						item at the head of the delayed list.  This is the time
						at which the task at the head of the delayed list must
						be removed from the Blocked state. */
						pxTCB = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList );
    3e50:	4b35      	ldr	r3, [pc, #212]	; (3f28 <xTaskIncrementTick+0x164>)
    3e52:	447b      	add	r3, pc
    3e54:	6a9b      	ldr	r3, [r3, #40]	; 0x28
    3e56:	68db      	ldr	r3, [r3, #12]
    3e58:	68de      	ldr	r6, [r3, #12]
						xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xGenericListItem ) );
    3e5a:	6873      	ldr	r3, [r6, #4]

						if( xConstTickCount < xItemValue )
    3e5c:	429f      	cmp	r7, r3
    3e5e:	d203      	bcs.n	3e68 <xTaskIncrementTick+0xa4>
							/* It is not time to unblock this item yet, but the
							item value is the time at which the task at the head
							of the blocked list must be removed from the Blocked
							state -	so record the item value in
							xNextTaskUnblockTime. */
							xNextTaskUnblockTime = xItemValue;
    3e60:	4a32      	ldr	r2, [pc, #200]	; (3f2c <xTaskIncrementTick+0x168>)
    3e62:	447a      	add	r2, pc
    3e64:	6013      	str	r3, [r2, #0]
							break;
    3e66:	e026      	b.n	3eb6 <xTaskIncrementTick+0xf2>
						{
							mtCOVERAGE_TEST_MARKER();
						}

						/* It is time to remove the item from the Blocked state. */
						( void ) uxListRemove( &( pxTCB->xGenericListItem ) );
    3e68:	1d33      	adds	r3, r6, #4
    3e6a:	4698      	mov	r8, r3
    3e6c:	1c18      	adds	r0, r3, #0
    3e6e:	4b30      	ldr	r3, [pc, #192]	; (3f30 <xTaskIncrementTick+0x16c>)
    3e70:	58eb      	ldr	r3, [r5, r3]
    3e72:	4798      	blx	r3

						/* Is the task waiting on an event also?  If so remove
						it from the event list. */
						if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
    3e74:	6ab2      	ldr	r2, [r6, #40]	; 0x28
    3e76:	2a00      	cmp	r2, #0
    3e78:	d004      	beq.n	3e84 <xTaskIncrementTick+0xc0>
						{
							( void ) uxListRemove( &( pxTCB->xEventListItem ) );
    3e7a:	1c30      	adds	r0, r6, #0
    3e7c:	3018      	adds	r0, #24
    3e7e:	4b2c      	ldr	r3, [pc, #176]	; (3f30 <xTaskIncrementTick+0x16c>)
    3e80:	58eb      	ldr	r3, [r5, r3]
    3e82:	4798      	blx	r3
							mtCOVERAGE_TEST_MARKER();
						}

						/* Place the unblocked task into the appropriate ready
						list. */
						prvAddTaskToReadyList( pxTCB );
    3e84:	6af3      	ldr	r3, [r6, #44]	; 0x2c
    3e86:	4a2b      	ldr	r2, [pc, #172]	; (3f34 <xTaskIncrementTick+0x170>)
    3e88:	447a      	add	r2, pc
    3e8a:	6e12      	ldr	r2, [r2, #96]	; 0x60
    3e8c:	4293      	cmp	r3, r2
    3e8e:	d902      	bls.n	3e96 <xTaskIncrementTick+0xd2>
    3e90:	4a29      	ldr	r2, [pc, #164]	; (3f38 <xTaskIncrementTick+0x174>)
    3e92:	447a      	add	r2, pc
    3e94:	6613      	str	r3, [r2, #96]	; 0x60
    3e96:	0098      	lsls	r0, r3, #2
    3e98:	18c0      	adds	r0, r0, r3
    3e9a:	0080      	lsls	r0, r0, #2
    3e9c:	4448      	add	r0, r9
    3e9e:	4641      	mov	r1, r8
    3ea0:	4b26      	ldr	r3, [pc, #152]	; (3f3c <xTaskIncrementTick+0x178>)
    3ea2:	58eb      	ldr	r3, [r5, r3]
    3ea4:	4798      	blx	r3
						{
							/* Preemption is on, but a context switch should
							only be performed if the unblocked task has a
							priority that is equal to or higher than the
							currently executing task. */
							if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
    3ea6:	4b26      	ldr	r3, [pc, #152]	; (3f40 <xTaskIncrementTick+0x17c>)
    3ea8:	58eb      	ldr	r3, [r5, r3]
    3eaa:	681b      	ldr	r3, [r3, #0]
    3eac:	6af2      	ldr	r2, [r6, #44]	; 0x2c
    3eae:	6adb      	ldr	r3, [r3, #44]	; 0x2c
    3eb0:	429a      	cmp	r2, r3
    3eb2:	d2c1      	bcs.n	3e38 <xTaskIncrementTick+0x74>
    3eb4:	e7c1      	b.n	3e3a <xTaskIncrementTick+0x76>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
    3eb6:	4b22      	ldr	r3, [pc, #136]	; (3f40 <xTaskIncrementTick+0x17c>)
    3eb8:	58eb      	ldr	r3, [r5, r3]
    3eba:	681b      	ldr	r3, [r3, #0]
    3ebc:	6adb      	ldr	r3, [r3, #44]	; 0x2c
    3ebe:	009a      	lsls	r2, r3, #2
    3ec0:	18d3      	adds	r3, r2, r3
    3ec2:	009b      	lsls	r3, r3, #2
    3ec4:	4a1f      	ldr	r2, [pc, #124]	; (3f44 <xTaskIncrementTick+0x180>)
    3ec6:	447a      	add	r2, pc
    3ec8:	18d3      	adds	r3, r2, r3
    3eca:	6b9b      	ldr	r3, [r3, #56]	; 0x38
    3ecc:	2b01      	cmp	r3, #1
    3ece:	d807      	bhi.n	3ee0 <xTaskIncrementTick+0x11c>
    3ed0:	e007      	b.n	3ee2 <xTaskIncrementTick+0x11e>
		}
		#endif /* configUSE_TICK_HOOK */
	}
	else
	{
		++uxPendedTicks;
    3ed2:	4b1d      	ldr	r3, [pc, #116]	; (3f48 <xTaskIncrementTick+0x184>)
    3ed4:	447b      	add	r3, pc
    3ed6:	6f1a      	ldr	r2, [r3, #112]	; 0x70
    3ed8:	3201      	adds	r2, #1
    3eda:	671a      	str	r2, [r3, #112]	; 0x70

BaseType_t xTaskIncrementTick( void )
{
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
    3edc:	2400      	movs	r4, #0
    3ede:	e000      	b.n	3ee2 <xTaskIncrementTick+0x11e>
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
			{
				xSwitchRequired = pdTRUE;
    3ee0:	2401      	movs	r4, #1
		#endif
	}

	#if ( configUSE_PREEMPTION == 1 )
	{
		if( xYieldPending != pdFALSE )
    3ee2:	4b1a      	ldr	r3, [pc, #104]	; (3f4c <xTaskIncrementTick+0x188>)
    3ee4:	447b      	add	r3, pc
    3ee6:	6f5b      	ldr	r3, [r3, #116]	; 0x74
    3ee8:	2b00      	cmp	r3, #0
    3eea:	d000      	beq.n	3eee <xTaskIncrementTick+0x12a>
		{
			xSwitchRequired = pdTRUE;
    3eec:	2401      	movs	r4, #1
		}
	}
	#endif /* configUSE_PREEMPTION */

	return xSwitchRequired;
}
    3eee:	1c20      	adds	r0, r4, #0
    3ef0:	b002      	add	sp, #8
    3ef2:	bc1c      	pop	{r2, r3, r4}
    3ef4:	4690      	mov	r8, r2
    3ef6:	4699      	mov	r9, r3
    3ef8:	46a2      	mov	sl, r4
    3efa:	bdf0      	pop	{r4, r5, r6, r7, pc}
    3efc:	00001c9e 	.word	0x00001c9e
    3f00:	1fffdeba 	.word	0x1fffdeba
    3f04:	1fffde2e 	.word	0x1fffde2e
    3f08:	1fffde1e 	.word	0x1fffde1e
    3f0c:	1fffde0e 	.word	0x1fffde0e
    3f10:	1fffde82 	.word	0x1fffde82
    3f14:	fffffa49 	.word	0xfffffa49
    3f18:	1fffc1e6 	.word	0x1fffc1e6
    3f1c:	1fffdde6 	.word	0x1fffdde6
    3f20:	1fffdde0 	.word	0x1fffdde0
    3f24:	1fffc1ba 	.word	0x1fffc1ba
    3f28:	1fffddbe 	.word	0x1fffddbe
    3f2c:	1fffc1a2 	.word	0x1fffc1a2
    3f30:	000000f4 	.word	0x000000f4
    3f34:	1fffde08 	.word	0x1fffde08
    3f38:	1fffddfe 	.word	0x1fffddfe
    3f3c:	00000078 	.word	0x00000078
    3f40:	0000003c 	.word	0x0000003c
    3f44:	1fffdd4a 	.word	0x1fffdd4a
    3f48:	1fffddbc 	.word	0x1fffddbc
    3f4c:	1fffddac 	.word	0x1fffddac

00003f50 <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
    3f50:	b5f0      	push	{r4, r5, r6, r7, lr}
    3f52:	464f      	mov	r7, r9
    3f54:	b480      	push	{r7}
    3f56:	b082      	sub	sp, #8
    3f58:	4c3f      	ldr	r4, [pc, #252]	; (4058 <xTaskResumeAll+0x108>)
    3f5a:	447c      	add	r4, pc
TCB_t *pxTCB;
BaseType_t xAlreadyYielded = pdFALSE;

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
    3f5c:	4b3f      	ldr	r3, [pc, #252]	; (405c <xTaskResumeAll+0x10c>)
    3f5e:	447b      	add	r3, pc
    3f60:	6e9b      	ldr	r3, [r3, #104]	; 0x68
    3f62:	2b00      	cmp	r3, #0
    3f64:	d101      	bne.n	3f6a <xTaskResumeAll+0x1a>
    3f66:	b672      	cpsid	i
    3f68:	e7fe      	b.n	3f68 <xTaskResumeAll+0x18>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
    3f6a:	4b3d      	ldr	r3, [pc, #244]	; (4060 <xTaskResumeAll+0x110>)
    3f6c:	58e3      	ldr	r3, [r4, r3]
    3f6e:	4798      	blx	r3
	{
		--uxSchedulerSuspended;
    3f70:	4b3c      	ldr	r3, [pc, #240]	; (4064 <xTaskResumeAll+0x114>)
    3f72:	447b      	add	r3, pc
    3f74:	6e9a      	ldr	r2, [r3, #104]	; 0x68
    3f76:	3a01      	subs	r2, #1
    3f78:	669a      	str	r2, [r3, #104]	; 0x68

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
    3f7a:	6e9b      	ldr	r3, [r3, #104]	; 0x68
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
TCB_t *pxTCB;
BaseType_t xAlreadyYielded = pdFALSE;
    3f7c:	2500      	movs	r5, #0
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
	{
		--uxSchedulerSuspended;

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
    3f7e:	2b00      	cmp	r3, #0
    3f80:	d161      	bne.n	4046 <xTaskResumeAll+0xf6>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
    3f82:	4b39      	ldr	r3, [pc, #228]	; (4068 <xTaskResumeAll+0x118>)
    3f84:	447b      	add	r3, pc
    3f86:	6b5b      	ldr	r3, [r3, #52]	; 0x34
    3f88:	2b00      	cmp	r3, #0
    3f8a:	d05c      	beq.n	4046 <xTaskResumeAll+0xf6>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
    3f8c:	4a37      	ldr	r2, [pc, #220]	; (406c <xTaskResumeAll+0x11c>)
    3f8e:	447a      	add	r2, pc
    3f90:	4691      	mov	r9, r2
				{
					pxTCB = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) );
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
					( void ) uxListRemove( &( pxTCB->xGenericListItem ) );
					prvAddTaskToReadyList( pxTCB );
    3f92:	4b37      	ldr	r3, [pc, #220]	; (4070 <xTaskResumeAll+0x120>)
    3f94:	447b      	add	r3, pc
    3f96:	1c1e      	adds	r6, r3, #0
    3f98:	3638      	adds	r6, #56	; 0x38
    3f9a:	e029      	b.n	3ff0 <xTaskResumeAll+0xa0>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
				{
					pxTCB = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) );
    3f9c:	4b35      	ldr	r3, [pc, #212]	; (4074 <xTaskResumeAll+0x124>)
    3f9e:	447b      	add	r3, pc
    3fa0:	6a1b      	ldr	r3, [r3, #32]
    3fa2:	68dd      	ldr	r5, [r3, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
    3fa4:	1c28      	adds	r0, r5, #0
    3fa6:	3018      	adds	r0, #24
    3fa8:	4b33      	ldr	r3, [pc, #204]	; (4078 <xTaskResumeAll+0x128>)
    3faa:	58e3      	ldr	r3, [r4, r3]
    3fac:	9301      	str	r3, [sp, #4]
    3fae:	4798      	blx	r3
					( void ) uxListRemove( &( pxTCB->xGenericListItem ) );
    3fb0:	1d2f      	adds	r7, r5, #4
    3fb2:	1c38      	adds	r0, r7, #0
    3fb4:	9b01      	ldr	r3, [sp, #4]
    3fb6:	4798      	blx	r3
					prvAddTaskToReadyList( pxTCB );
    3fb8:	6aeb      	ldr	r3, [r5, #44]	; 0x2c
    3fba:	4a30      	ldr	r2, [pc, #192]	; (407c <xTaskResumeAll+0x12c>)
    3fbc:	447a      	add	r2, pc
    3fbe:	6e12      	ldr	r2, [r2, #96]	; 0x60
    3fc0:	4293      	cmp	r3, r2
    3fc2:	d902      	bls.n	3fca <xTaskResumeAll+0x7a>
    3fc4:	4a2e      	ldr	r2, [pc, #184]	; (4080 <xTaskResumeAll+0x130>)
    3fc6:	447a      	add	r2, pc
    3fc8:	6613      	str	r3, [r2, #96]	; 0x60
    3fca:	0098      	lsls	r0, r3, #2
    3fcc:	18c0      	adds	r0, r0, r3
    3fce:	0080      	lsls	r0, r0, #2
    3fd0:	1830      	adds	r0, r6, r0
    3fd2:	1c39      	adds	r1, r7, #0
    3fd4:	4b2b      	ldr	r3, [pc, #172]	; (4084 <xTaskResumeAll+0x134>)
    3fd6:	58e3      	ldr	r3, [r4, r3]
    3fd8:	4798      	blx	r3

					/* If we have moved a task that has a priority higher than
					the current task then we should yield. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
    3fda:	4b2b      	ldr	r3, [pc, #172]	; (4088 <xTaskResumeAll+0x138>)
    3fdc:	58e3      	ldr	r3, [r4, r3]
    3fde:	681b      	ldr	r3, [r3, #0]
    3fe0:	6aea      	ldr	r2, [r5, #44]	; 0x2c
    3fe2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
    3fe4:	429a      	cmp	r2, r3
    3fe6:	d303      	bcc.n	3ff0 <xTaskResumeAll+0xa0>
					{
						xYieldPending = pdTRUE;
    3fe8:	2201      	movs	r2, #1
    3fea:	4b28      	ldr	r3, [pc, #160]	; (408c <xTaskResumeAll+0x13c>)
    3fec:	447b      	add	r3, pc
    3fee:	675a      	str	r2, [r3, #116]	; 0x74
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
    3ff0:	464a      	mov	r2, r9
    3ff2:	6952      	ldr	r2, [r2, #20]
    3ff4:	2a00      	cmp	r2, #0
    3ff6:	d1d1      	bne.n	3f9c <xTaskResumeAll+0x4c>

				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				if( uxPendedTicks > ( UBaseType_t ) 0U )
    3ff8:	4b25      	ldr	r3, [pc, #148]	; (4090 <xTaskResumeAll+0x140>)
    3ffa:	447b      	add	r3, pc
    3ffc:	6f1b      	ldr	r3, [r3, #112]	; 0x70
    3ffe:	2b00      	cmp	r3, #0
    4000:	d017      	beq.n	4032 <xTaskResumeAll+0xe2>
				{
					while( uxPendedTicks > ( UBaseType_t ) 0U )
    4002:	4b24      	ldr	r3, [pc, #144]	; (4094 <xTaskResumeAll+0x144>)
    4004:	447b      	add	r3, pc
    4006:	6f1b      	ldr	r3, [r3, #112]	; 0x70
    4008:	2b00      	cmp	r3, #0
    400a:	d012      	beq.n	4032 <xTaskResumeAll+0xe2>
					{
						if( xTaskIncrementTick() != pdFALSE )
    400c:	4b22      	ldr	r3, [pc, #136]	; (4098 <xTaskResumeAll+0x148>)
    400e:	58e3      	ldr	r3, [r4, r3]
    4010:	9301      	str	r3, [sp, #4]
						{
							xYieldPending = pdTRUE;
    4012:	4e22      	ldr	r6, [pc, #136]	; (409c <xTaskResumeAll+0x14c>)
    4014:	447e      	add	r6, pc
    4016:	2501      	movs	r5, #1
				time. */
				if( uxPendedTicks > ( UBaseType_t ) 0U )
				{
					while( uxPendedTicks > ( UBaseType_t ) 0U )
					{
						if( xTaskIncrementTick() != pdFALSE )
    4018:	9b01      	ldr	r3, [sp, #4]
    401a:	4798      	blx	r3
    401c:	2800      	cmp	r0, #0
    401e:	d000      	beq.n	4022 <xTaskResumeAll+0xd2>
						{
							xYieldPending = pdTRUE;
    4020:	6775      	str	r5, [r6, #116]	; 0x74
						}
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}
						--uxPendedTicks;
    4022:	4b1f      	ldr	r3, [pc, #124]	; (40a0 <xTaskResumeAll+0x150>)
    4024:	447b      	add	r3, pc
    4026:	6f1a      	ldr	r2, [r3, #112]	; 0x70
    4028:	3a01      	subs	r2, #1
    402a:	671a      	str	r2, [r3, #112]	; 0x70
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				if( uxPendedTicks > ( UBaseType_t ) 0U )
				{
					while( uxPendedTicks > ( UBaseType_t ) 0U )
    402c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
    402e:	2b00      	cmp	r3, #0
    4030:	d1f2      	bne.n	4018 <xTaskResumeAll+0xc8>
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				if( xYieldPending == pdTRUE )
    4032:	4b1c      	ldr	r3, [pc, #112]	; (40a4 <xTaskResumeAll+0x154>)
    4034:	447b      	add	r3, pc
    4036:	6f5b      	ldr	r3, [r3, #116]	; 0x74
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
TCB_t *pxTCB;
BaseType_t xAlreadyYielded = pdFALSE;
    4038:	2500      	movs	r5, #0
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				if( xYieldPending == pdTRUE )
    403a:	2b01      	cmp	r3, #1
    403c:	d103      	bne.n	4046 <xTaskResumeAll+0xf6>
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
					}
					#endif
					taskYIELD_IF_USING_PREEMPTION();
    403e:	4b1a      	ldr	r3, [pc, #104]	; (40a8 <xTaskResumeAll+0x158>)
    4040:	58e3      	ldr	r3, [r4, r3]
    4042:	4798      	blx	r3

				if( xYieldPending == pdTRUE )
				{
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
    4044:	2501      	movs	r5, #1
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
    4046:	4b19      	ldr	r3, [pc, #100]	; (40ac <xTaskResumeAll+0x15c>)
    4048:	58e3      	ldr	r3, [r4, r3]
    404a:	4798      	blx	r3

	return xAlreadyYielded;
}
    404c:	1c28      	adds	r0, r5, #0
    404e:	b002      	add	sp, #8
    4050:	bc04      	pop	{r2}
    4052:	4691      	mov	r9, r2
    4054:	bdf0      	pop	{r4, r5, r6, r7, pc}
    4056:	46c0      	nop			; (mov r8, r8)
    4058:	00001b16 	.word	0x00001b16
    405c:	1fffdd32 	.word	0x1fffdd32
    4060:	00000204 	.word	0x00000204
    4064:	1fffdd1e 	.word	0x1fffdd1e
    4068:	1fffdc8c 	.word	0x1fffdc8c
    406c:	1fffdc82 	.word	0x1fffdc82
    4070:	1fffdc7c 	.word	0x1fffdc7c
    4074:	1fffdc72 	.word	0x1fffdc72
    4078:	000000f4 	.word	0x000000f4
    407c:	1fffdcd4 	.word	0x1fffdcd4
    4080:	1fffdcca 	.word	0x1fffdcca
    4084:	00000078 	.word	0x00000078
    4088:	0000003c 	.word	0x0000003c
    408c:	1fffdca4 	.word	0x1fffdca4
    4090:	1fffdc96 	.word	0x1fffdc96
    4094:	1fffdc8c 	.word	0x1fffdc8c
    4098:	000001a4 	.word	0x000001a4
    409c:	1fffdc7c 	.word	0x1fffdc7c
    40a0:	1fffdc6c 	.word	0x1fffdc6c
    40a4:	1fffdc5c 	.word	0x1fffdc5c
    40a8:	00000124 	.word	0x00000124
    40ac:	00000010 	.word	0x00000010

000040b0 <vTaskDelay>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelay == 1 )

	void vTaskDelay( const TickType_t xTicksToDelay )
	{
    40b0:	b530      	push	{r4, r5, lr}
    40b2:	b083      	sub	sp, #12
    40b4:	1c05      	adds	r5, r0, #0
    40b6:	4c13      	ldr	r4, [pc, #76]	; (4104 <vTaskDelay+0x54>)
    40b8:	447c      	add	r4, pc
	TickType_t xTimeToWake;
	BaseType_t xAlreadyYielded = pdFALSE;


		/* A delay time of zero just forces a reschedule. */
		if( xTicksToDelay > ( TickType_t ) 0U )
    40ba:	2800      	cmp	r0, #0
    40bc:	d01d      	beq.n	40fa <vTaskDelay+0x4a>
		{
			configASSERT( uxSchedulerSuspended == 0 );
    40be:	4b12      	ldr	r3, [pc, #72]	; (4108 <vTaskDelay+0x58>)
    40c0:	447b      	add	r3, pc
    40c2:	6e9b      	ldr	r3, [r3, #104]	; 0x68
    40c4:	2b00      	cmp	r3, #0
    40c6:	d001      	beq.n	40cc <vTaskDelay+0x1c>
    40c8:	b672      	cpsid	i
    40ca:	e7fe      	b.n	40ca <vTaskDelay+0x1a>
			vTaskSuspendAll();
    40cc:	4b0f      	ldr	r3, [pc, #60]	; (410c <vTaskDelay+0x5c>)
    40ce:	58e3      	ldr	r3, [r4, r3]
    40d0:	4798      	blx	r3
				This task cannot be in an event list as it is the currently
				executing task. */

				/* Calculate the time to wake - this may overflow but this is
				not a problem. */
				xTimeToWake = xTickCount + xTicksToDelay;
    40d2:	4b0f      	ldr	r3, [pc, #60]	; (4110 <vTaskDelay+0x60>)
    40d4:	447b      	add	r3, pc
    40d6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
    40d8:	18ed      	adds	r5, r5, r3

				/* We must remove ourselves from the ready list before adding
				ourselves to the blocked list as the same list item is used for
				both lists. */
				if( uxListRemove( &( pxCurrentTCB->xGenericListItem ) ) == ( UBaseType_t ) 0 )
    40da:	4b0e      	ldr	r3, [pc, #56]	; (4114 <vTaskDelay+0x64>)
    40dc:	58e3      	ldr	r3, [r4, r3]
    40de:	6818      	ldr	r0, [r3, #0]
    40e0:	3004      	adds	r0, #4
    40e2:	4b0d      	ldr	r3, [pc, #52]	; (4118 <vTaskDelay+0x68>)
    40e4:	58e3      	ldr	r3, [r4, r3]
    40e6:	4798      	blx	r3
				}
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}
				prvAddCurrentTaskToDelayedList( xTimeToWake );
    40e8:	1c28      	adds	r0, r5, #0
    40ea:	4b0c      	ldr	r3, [pc, #48]	; (411c <vTaskDelay+0x6c>)
    40ec:	447b      	add	r3, pc
    40ee:	4798      	blx	r3
			}
			xAlreadyYielded = xTaskResumeAll();
    40f0:	4b0b      	ldr	r3, [pc, #44]	; (4120 <vTaskDelay+0x70>)
    40f2:	58e3      	ldr	r3, [r4, r3]
    40f4:	4798      	blx	r3
			mtCOVERAGE_TEST_MARKER();
		}

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
    40f6:	2800      	cmp	r0, #0
    40f8:	d102      	bne.n	4100 <vTaskDelay+0x50>
		{
			portYIELD_WITHIN_API();
    40fa:	4b0a      	ldr	r3, [pc, #40]	; (4124 <vTaskDelay+0x74>)
    40fc:	58e3      	ldr	r3, [r4, r3]
    40fe:	4798      	blx	r3
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
    4100:	b003      	add	sp, #12
    4102:	bd30      	pop	{r4, r5, pc}
    4104:	000019b8 	.word	0x000019b8
    4108:	1fffdbd0 	.word	0x1fffdbd0
    410c:	000000e8 	.word	0x000000e8
    4110:	1fffdb3c 	.word	0x1fffdb3c
    4114:	0000003c 	.word	0x0000003c
    4118:	000000f4 	.word	0x000000f4
    411c:	fffff7b1 	.word	0xfffff7b1
    4120:	0000017c 	.word	0x0000017c
    4124:	00000124 	.word	0x00000124

00004128 <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
    4128:	b5f0      	push	{r4, r5, r6, r7, lr}
    412a:	464f      	mov	r7, r9
    412c:	4646      	mov	r6, r8
    412e:	b4c0      	push	{r6, r7}
    4130:	b083      	sub	sp, #12
    4132:	4c1e      	ldr	r4, [pc, #120]	; (41ac <prvIdleTask+0x84>)
    4134:	447c      	add	r4, pc
	{
		BaseType_t xListIsEmpty;

		/* ucTasksDeleted is used to prevent vTaskSuspendAll() being called
		too often in the idle task. */
		while( uxTasksDeleted > ( UBaseType_t ) 0U )
    4136:	4e1e      	ldr	r6, [pc, #120]	; (41b0 <prvIdleTask+0x88>)
    4138:	447e      	add	r6, pc

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
    413a:	4a1e      	ldr	r2, [pc, #120]	; (41b4 <prvIdleTask+0x8c>)
    413c:	447a      	add	r2, pc
    413e:	4690      	mov	r8, r2
		too often in the idle task. */
		while( uxTasksDeleted > ( UBaseType_t ) 0U )
		{
			vTaskSuspendAll();
			{
				xListIsEmpty = listLIST_IS_EMPTY( &xTasksWaitingTermination );
    4140:	4f1d      	ldr	r7, [pc, #116]	; (41b8 <prvIdleTask+0x90>)
    4142:	447f      	add	r7, pc
    4144:	e027      	b.n	4196 <prvIdleTask+0x6e>

		/* ucTasksDeleted is used to prevent vTaskSuspendAll() being called
		too often in the idle task. */
		while( uxTasksDeleted > ( UBaseType_t ) 0U )
		{
			vTaskSuspendAll();
    4146:	4b1d      	ldr	r3, [pc, #116]	; (41bc <prvIdleTask+0x94>)
    4148:	58e3      	ldr	r3, [r4, r3]
    414a:	4798      	blx	r3
			{
				xListIsEmpty = listLIST_IS_EMPTY( &xTasksWaitingTermination );
    414c:	6c7d      	ldr	r5, [r7, #68]	; 0x44
			}
			( void ) xTaskResumeAll();
    414e:	4b1c      	ldr	r3, [pc, #112]	; (41c0 <prvIdleTask+0x98>)
    4150:	58e3      	ldr	r3, [r4, r3]
    4152:	4798      	blx	r3

			if( xListIsEmpty == pdFALSE )
    4154:	2d00      	cmp	r5, #0
    4156:	d01e      	beq.n	4196 <prvIdleTask+0x6e>
			{
				TCB_t *pxTCB;

				taskENTER_CRITICAL();
    4158:	4b1a      	ldr	r3, [pc, #104]	; (41c4 <prvIdleTask+0x9c>)
    415a:	58e3      	ldr	r3, [r4, r3]
    415c:	4798      	blx	r3
				{
					pxTCB = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) );
    415e:	4d1a      	ldr	r5, [pc, #104]	; (41c8 <prvIdleTask+0xa0>)
    4160:	447d      	add	r5, pc
    4162:	6d2b      	ldr	r3, [r5, #80]	; 0x50
    4164:	68da      	ldr	r2, [r3, #12]
    4166:	4691      	mov	r9, r2
					( void ) uxListRemove( &( pxTCB->xGenericListItem ) );
    4168:	1c10      	adds	r0, r2, #0
    416a:	3004      	adds	r0, #4
    416c:	4b17      	ldr	r3, [pc, #92]	; (41cc <prvIdleTask+0xa4>)
    416e:	58e3      	ldr	r3, [r4, r3]
    4170:	4798      	blx	r3
					--uxCurrentNumberOfTasks;
    4172:	4b17      	ldr	r3, [pc, #92]	; (41d0 <prvIdleTask+0xa8>)
    4174:	447b      	add	r3, pc
    4176:	6b5a      	ldr	r2, [r3, #52]	; 0x34
    4178:	3a01      	subs	r2, #1
    417a:	635a      	str	r2, [r3, #52]	; 0x34
					--uxTasksDeleted;
    417c:	6e6b      	ldr	r3, [r5, #100]	; 0x64
    417e:	3b01      	subs	r3, #1
    4180:	666b      	str	r3, [r5, #100]	; 0x64
				}
				taskEXIT_CRITICAL();
    4182:	4b14      	ldr	r3, [pc, #80]	; (41d4 <prvIdleTask+0xac>)
    4184:	58e3      	ldr	r3, [r4, r3]
    4186:	4798      	blx	r3
		#if ( configUSE_NEWLIB_REENTRANT == 1 )
		{
			_reclaim_reent( &( pxTCB->xNewLib_reent ) );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
		vPortFreeAligned( pxTCB->pxStack );
    4188:	464b      	mov	r3, r9
    418a:	6b18      	ldr	r0, [r3, #48]	; 0x30
    418c:	4b12      	ldr	r3, [pc, #72]	; (41d8 <prvIdleTask+0xb0>)
    418e:	58e5      	ldr	r5, [r4, r3]
    4190:	47a8      	blx	r5
		vPortFree( pxTCB );
    4192:	4648      	mov	r0, r9
    4194:	47a8      	blx	r5
	{
		BaseType_t xListIsEmpty;

		/* ucTasksDeleted is used to prevent vTaskSuspendAll() being called
		too often in the idle task. */
		while( uxTasksDeleted > ( UBaseType_t ) 0U )
    4196:	6e73      	ldr	r3, [r6, #100]	; 0x64
    4198:	2b00      	cmp	r3, #0
    419a:	d1d4      	bne.n	4146 <prvIdleTask+0x1e>

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
    419c:	4642      	mov	r2, r8
    419e:	6b92      	ldr	r2, [r2, #56]	; 0x38
    41a0:	2a01      	cmp	r2, #1
    41a2:	d9f8      	bls.n	4196 <prvIdleTask+0x6e>
			{
				taskYIELD();
    41a4:	4b0d      	ldr	r3, [pc, #52]	; (41dc <prvIdleTask+0xb4>)
    41a6:	58e3      	ldr	r3, [r4, r3]
    41a8:	4798      	blx	r3
    41aa:	e7f4      	b.n	4196 <prvIdleTask+0x6e>
    41ac:	0000193c 	.word	0x0000193c
    41b0:	1fffdb58 	.word	0x1fffdb58
    41b4:	1fffdad4 	.word	0x1fffdad4
    41b8:	1fffdb4e 	.word	0x1fffdb4e
    41bc:	000000e8 	.word	0x000000e8
    41c0:	0000017c 	.word	0x0000017c
    41c4:	00000204 	.word	0x00000204
    41c8:	1fffdb30 	.word	0x1fffdb30
    41cc:	000000f4 	.word	0x000000f4
    41d0:	1fffda9c 	.word	0x1fffda9c
    41d4:	00000010 	.word	0x00000010
    41d8:	0000006c 	.word	0x0000006c
    41dc:	00000124 	.word	0x00000124

000041e0 <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
    41e0:	b530      	push	{r4, r5, lr}
    41e2:	4827      	ldr	r0, [pc, #156]	; (4280 <vTaskSwitchContext+0xa0>)
    41e4:	4478      	add	r0, pc
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
    41e6:	4b27      	ldr	r3, [pc, #156]	; (4284 <vTaskSwitchContext+0xa4>)
    41e8:	447b      	add	r3, pc
    41ea:	6e9b      	ldr	r3, [r3, #104]	; 0x68
    41ec:	2b00      	cmp	r3, #0
    41ee:	d004      	beq.n	41fa <vTaskSwitchContext+0x1a>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
    41f0:	2201      	movs	r2, #1
    41f2:	4b25      	ldr	r3, [pc, #148]	; (4288 <vTaskSwitchContext+0xa8>)
    41f4:	447b      	add	r3, pc
    41f6:	675a      	str	r2, [r3, #116]	; 0x74
    41f8:	e041      	b.n	427e <vTaskSwitchContext+0x9e>
	}
	else
	{
		xYieldPending = pdFALSE;
    41fa:	4b24      	ldr	r3, [pc, #144]	; (428c <vTaskSwitchContext+0xac>)
    41fc:	447b      	add	r3, pc
    41fe:	2200      	movs	r2, #0
    4200:	675a      	str	r2, [r3, #116]	; 0x74
		#endif /* configGENERATE_RUN_TIME_STATS */

		taskFIRST_CHECK_FOR_STACK_OVERFLOW();
		taskSECOND_CHECK_FOR_STACK_OVERFLOW();

		taskSELECT_HIGHEST_PRIORITY_TASK();
    4202:	6e1b      	ldr	r3, [r3, #96]	; 0x60
    4204:	009a      	lsls	r2, r3, #2
    4206:	18d3      	adds	r3, r2, r3
    4208:	009b      	lsls	r3, r3, #2
    420a:	4a21      	ldr	r2, [pc, #132]	; (4290 <vTaskSwitchContext+0xb0>)
    420c:	447a      	add	r2, pc
    420e:	18d3      	adds	r3, r2, r3
    4210:	6b9b      	ldr	r3, [r3, #56]	; 0x38
    4212:	2b00      	cmp	r3, #0
    4214:	d11b      	bne.n	424e <vTaskSwitchContext+0x6e>
    4216:	4b1f      	ldr	r3, [pc, #124]	; (4294 <vTaskSwitchContext+0xb4>)
    4218:	447b      	add	r3, pc
    421a:	6e1b      	ldr	r3, [r3, #96]	; 0x60
    421c:	2b00      	cmp	r3, #0
    421e:	d105      	bne.n	422c <vTaskSwitchContext+0x4c>
    4220:	e002      	b.n	4228 <vTaskSwitchContext+0x48>
    4222:	6e22      	ldr	r2, [r4, #96]	; 0x60
    4224:	2a00      	cmp	r2, #0
    4226:	d107      	bne.n	4238 <vTaskSwitchContext+0x58>
    4228:	b672      	cpsid	i
    422a:	e7fe      	b.n	422a <vTaskSwitchContext+0x4a>
    422c:	4b1a      	ldr	r3, [pc, #104]	; (4298 <vTaskSwitchContext+0xb8>)
    422e:	447b      	add	r3, pc
    4230:	4d1a      	ldr	r5, [pc, #104]	; (429c <vTaskSwitchContext+0xbc>)
    4232:	447d      	add	r5, pc
    4234:	4c1a      	ldr	r4, [pc, #104]	; (42a0 <vTaskSwitchContext+0xc0>)
    4236:	447c      	add	r4, pc
    4238:	6e1a      	ldr	r2, [r3, #96]	; 0x60
    423a:	3a01      	subs	r2, #1
    423c:	661a      	str	r2, [r3, #96]	; 0x60
    423e:	6e1a      	ldr	r2, [r3, #96]	; 0x60
    4240:	0091      	lsls	r1, r2, #2
    4242:	188a      	adds	r2, r1, r2
    4244:	0092      	lsls	r2, r2, #2
    4246:	18aa      	adds	r2, r5, r2
    4248:	6b92      	ldr	r2, [r2, #56]	; 0x38
    424a:	2a00      	cmp	r2, #0
    424c:	d0e9      	beq.n	4222 <vTaskSwitchContext+0x42>
    424e:	4b15      	ldr	r3, [pc, #84]	; (42a4 <vTaskSwitchContext+0xc4>)
    4250:	447b      	add	r3, pc
    4252:	6e1b      	ldr	r3, [r3, #96]	; 0x60
    4254:	009a      	lsls	r2, r3, #2
    4256:	18d3      	adds	r3, r2, r3
    4258:	009b      	lsls	r3, r3, #2
    425a:	4a13      	ldr	r2, [pc, #76]	; (42a8 <vTaskSwitchContext+0xc8>)
    425c:	447a      	add	r2, pc
    425e:	3238      	adds	r2, #56	; 0x38
    4260:	18d3      	adds	r3, r2, r3
    4262:	685a      	ldr	r2, [r3, #4]
    4264:	6852      	ldr	r2, [r2, #4]
    4266:	605a      	str	r2, [r3, #4]
    4268:	1c19      	adds	r1, r3, #0
    426a:	3108      	adds	r1, #8
    426c:	428a      	cmp	r2, r1
    426e:	d101      	bne.n	4274 <vTaskSwitchContext+0x94>
    4270:	6852      	ldr	r2, [r2, #4]
    4272:	605a      	str	r2, [r3, #4]
    4274:	685b      	ldr	r3, [r3, #4]
    4276:	68da      	ldr	r2, [r3, #12]
    4278:	4b0c      	ldr	r3, [pc, #48]	; (42ac <vTaskSwitchContext+0xcc>)
    427a:	58c3      	ldr	r3, [r0, r3]
    427c:	601a      	str	r2, [r3, #0]
			structure specific to this task. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
    427e:	bd30      	pop	{r4, r5, pc}
    4280:	0000188c 	.word	0x0000188c
    4284:	1fffdaa8 	.word	0x1fffdaa8
    4288:	1fffda9c 	.word	0x1fffda9c
    428c:	1fffda94 	.word	0x1fffda94
    4290:	1fffda04 	.word	0x1fffda04
    4294:	1fffda78 	.word	0x1fffda78
    4298:	1fffda62 	.word	0x1fffda62
    429c:	1fffd9de 	.word	0x1fffd9de
    42a0:	1fffda5a 	.word	0x1fffda5a
    42a4:	1fffda40 	.word	0x1fffda40
    42a8:	1fffd9b4 	.word	0x1fffd9b4
    42ac:	0000003c 	.word	0x0000003c

000042b0 <vTaskSuspend>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskSuspend == 1 )

	void vTaskSuspend( TaskHandle_t xTaskToSuspend )
	{
    42b0:	b570      	push	{r4, r5, r6, lr}
    42b2:	b082      	sub	sp, #8
    42b4:	1c05      	adds	r5, r0, #0
    42b6:	4c2a      	ldr	r4, [pc, #168]	; (4360 <vTaskSuspend+0xb0>)
    42b8:	447c      	add	r4, pc
	TCB_t *pxTCB;

		taskENTER_CRITICAL();
    42ba:	4b2a      	ldr	r3, [pc, #168]	; (4364 <vTaskSuspend+0xb4>)
    42bc:	58e3      	ldr	r3, [r4, r3]
    42be:	4798      	blx	r3
		{
			/* If null is passed in here then it is the running task that is
			being suspended. */
			pxTCB = prvGetTCBFromHandle( xTaskToSuspend );
    42c0:	2d00      	cmp	r5, #0
    42c2:	d102      	bne.n	42ca <vTaskSuspend+0x1a>
    42c4:	4b28      	ldr	r3, [pc, #160]	; (4368 <vTaskSuspend+0xb8>)
    42c6:	58e3      	ldr	r3, [r4, r3]
    42c8:	681d      	ldr	r5, [r3, #0]

			traceTASK_SUSPEND( pxTCB );

			/* Remove task from the ready/delayed list and place in the
			suspended list. */
			if( uxListRemove( &( pxTCB->xGenericListItem ) ) == ( UBaseType_t ) 0 )
    42ca:	1d2e      	adds	r6, r5, #4
    42cc:	1c30      	adds	r0, r6, #0
    42ce:	4b27      	ldr	r3, [pc, #156]	; (436c <vTaskSuspend+0xbc>)
    42d0:	58e3      	ldr	r3, [r4, r3]
    42d2:	4798      	blx	r3
			{
				mtCOVERAGE_TEST_MARKER();
			}

			/* Is the task waiting on an event also? */
			if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
    42d4:	6aab      	ldr	r3, [r5, #40]	; 0x28
    42d6:	2b00      	cmp	r3, #0
    42d8:	d004      	beq.n	42e4 <vTaskSuspend+0x34>
			{
				( void ) uxListRemove( &( pxTCB->xEventListItem ) );
    42da:	1c28      	adds	r0, r5, #0
    42dc:	3018      	adds	r0, #24
    42de:	4b23      	ldr	r3, [pc, #140]	; (436c <vTaskSuspend+0xbc>)
    42e0:	58e3      	ldr	r3, [r4, r3]
    42e2:	4798      	blx	r3
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			vListInsertEnd( &xSuspendedTaskList, &( pxTCB->xGenericListItem ) );
    42e4:	4822      	ldr	r0, [pc, #136]	; (4370 <vTaskSuspend+0xc0>)
    42e6:	4478      	add	r0, pc
    42e8:	1c31      	adds	r1, r6, #0
    42ea:	4b22      	ldr	r3, [pc, #136]	; (4374 <vTaskSuspend+0xc4>)
    42ec:	58e3      	ldr	r3, [r4, r3]
    42ee:	4798      	blx	r3
		}
		taskEXIT_CRITICAL();
    42f0:	4b21      	ldr	r3, [pc, #132]	; (4378 <vTaskSuspend+0xc8>)
    42f2:	58e3      	ldr	r3, [r4, r3]
    42f4:	4798      	blx	r3

		if( pxTCB == pxCurrentTCB )
    42f6:	4b1c      	ldr	r3, [pc, #112]	; (4368 <vTaskSuspend+0xb8>)
    42f8:	58e3      	ldr	r3, [r4, r3]
    42fa:	681b      	ldr	r3, [r3, #0]
    42fc:	429d      	cmp	r5, r3
    42fe:	d11e      	bne.n	433e <vTaskSuspend+0x8e>
		{
			if( xSchedulerRunning != pdFALSE )
    4300:	4b1e      	ldr	r3, [pc, #120]	; (437c <vTaskSuspend+0xcc>)
    4302:	447b      	add	r3, pc
    4304:	6d9b      	ldr	r3, [r3, #88]	; 0x58
    4306:	2b00      	cmp	r3, #0
    4308:	d00a      	beq.n	4320 <vTaskSuspend+0x70>
			{
				/* The current task has just been suspended. */
				configASSERT( uxSchedulerSuspended == 0 );
    430a:	4b1d      	ldr	r3, [pc, #116]	; (4380 <vTaskSuspend+0xd0>)
    430c:	447b      	add	r3, pc
    430e:	6e9b      	ldr	r3, [r3, #104]	; 0x68
    4310:	2b00      	cmp	r3, #0
    4312:	d001      	beq.n	4318 <vTaskSuspend+0x68>
    4314:	b672      	cpsid	i
    4316:	e7fe      	b.n	4316 <vTaskSuspend+0x66>
				portYIELD_WITHIN_API();
    4318:	4b1a      	ldr	r3, [pc, #104]	; (4384 <vTaskSuspend+0xd4>)
    431a:	58e3      	ldr	r3, [r4, r3]
    431c:	4798      	blx	r3
    431e:	e01c      	b.n	435a <vTaskSuspend+0xaa>
			else
			{
				/* The scheduler is not running, but the task that was pointed
				to by pxCurrentTCB has just been suspended and pxCurrentTCB
				must be adjusted to point to a different task. */
				if( listCURRENT_LIST_LENGTH( &xSuspendedTaskList ) == uxCurrentNumberOfTasks )
    4320:	4b19      	ldr	r3, [pc, #100]	; (4388 <vTaskSuspend+0xd8>)
    4322:	447b      	add	r3, pc
    4324:	6b5a      	ldr	r2, [r3, #52]	; 0x34
    4326:	681b      	ldr	r3, [r3, #0]
    4328:	4293      	cmp	r3, r2
    432a:	d104      	bne.n	4336 <vTaskSuspend+0x86>
				{
					/* No other tasks are ready, so set pxCurrentTCB back to
					NULL so when the next task is created pxCurrentTCB will
					be set to point to it no matter what its relative priority
					is. */
					pxCurrentTCB = NULL;
    432c:	4b0e      	ldr	r3, [pc, #56]	; (4368 <vTaskSuspend+0xb8>)
    432e:	58e3      	ldr	r3, [r4, r3]
    4330:	2200      	movs	r2, #0
    4332:	601a      	str	r2, [r3, #0]
    4334:	e011      	b.n	435a <vTaskSuspend+0xaa>
				}
				else
				{
					vTaskSwitchContext();
    4336:	4b15      	ldr	r3, [pc, #84]	; (438c <vTaskSuspend+0xdc>)
    4338:	58e3      	ldr	r3, [r4, r3]
    433a:	4798      	blx	r3
    433c:	e00d      	b.n	435a <vTaskSuspend+0xaa>
				}
			}
		}
		else
		{
			if( xSchedulerRunning != pdFALSE )
    433e:	4b14      	ldr	r3, [pc, #80]	; (4390 <vTaskSuspend+0xe0>)
    4340:	447b      	add	r3, pc
    4342:	6d9b      	ldr	r3, [r3, #88]	; 0x58
    4344:	2b00      	cmp	r3, #0
    4346:	d008      	beq.n	435a <vTaskSuspend+0xaa>
			{
				/* A task other than the currently running task was suspended,
				reset the next expected unblock time in case it referred to the
				task that is now in the Suspended state. */
				taskENTER_CRITICAL();
    4348:	4b06      	ldr	r3, [pc, #24]	; (4364 <vTaskSuspend+0xb4>)
    434a:	58e3      	ldr	r3, [r4, r3]
    434c:	4798      	blx	r3
				{
					prvResetNextTaskUnblockTime();
    434e:	4b11      	ldr	r3, [pc, #68]	; (4394 <vTaskSuspend+0xe4>)
    4350:	447b      	add	r3, pc
    4352:	4798      	blx	r3
				}
				taskEXIT_CRITICAL();
    4354:	4b08      	ldr	r3, [pc, #32]	; (4378 <vTaskSuspend+0xc8>)
    4356:	58e3      	ldr	r3, [r4, r3]
    4358:	4798      	blx	r3
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	}
    435a:	b002      	add	sp, #8
    435c:	bd70      	pop	{r4, r5, r6, pc}
    435e:	46c0      	nop			; (mov r8, r8)
    4360:	000017b8 	.word	0x000017b8
    4364:	00000204 	.word	0x00000204
    4368:	0000003c 	.word	0x0000003c
    436c:	000000f4 	.word	0x000000f4
    4370:	1fffd92a 	.word	0x1fffd92a
    4374:	00000078 	.word	0x00000078
    4378:	00000010 	.word	0x00000010
    437c:	1fffd98e 	.word	0x1fffd98e
    4380:	1fffd984 	.word	0x1fffd984
    4384:	00000124 	.word	0x00000124
    4388:	1fffd8ee 	.word	0x1fffd8ee
    438c:	00000108 	.word	0x00000108
    4390:	1fffd950 	.word	0x1fffd950
    4394:	fffff511 	.word	0xfffff511

00004398 <vTaskPlaceOnEventList>:
	}
}
/*-----------------------------------------------------------*/

void vTaskPlaceOnEventList( List_t * const pxEventList, const TickType_t xTicksToWait )
{
    4398:	b570      	push	{r4, r5, r6, lr}
    439a:	b082      	sub	sp, #8
    439c:	1c0d      	adds	r5, r1, #0
    439e:	4c13      	ldr	r4, [pc, #76]	; (43ec <vTaskPlaceOnEventList+0x54>)
    43a0:	447c      	add	r4, pc
TickType_t xTimeToWake;

	configASSERT( pxEventList );
    43a2:	2800      	cmp	r0, #0
    43a4:	d101      	bne.n	43aa <vTaskPlaceOnEventList+0x12>
    43a6:	b672      	cpsid	i
    43a8:	e7fe      	b.n	43a8 <vTaskPlaceOnEventList+0x10>

	/* Place the event list item of the TCB in the appropriate event list.
	This is placed in the list in priority order so the highest priority task
	is the first to be woken by the event.  The queue that contains the event
	list is locked, preventing simultaneous access from interrupts. */
	vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
    43aa:	4b11      	ldr	r3, [pc, #68]	; (43f0 <vTaskPlaceOnEventList+0x58>)
    43ac:	58e6      	ldr	r6, [r4, r3]
    43ae:	6831      	ldr	r1, [r6, #0]
    43b0:	3118      	adds	r1, #24
    43b2:	4b10      	ldr	r3, [pc, #64]	; (43f4 <vTaskPlaceOnEventList+0x5c>)
    43b4:	58e3      	ldr	r3, [r4, r3]
    43b6:	4798      	blx	r3

	/* The task must be removed from from the ready list before it is added to
	the blocked list as the same list item is used for both lists.  Exclusive
	access to the ready lists guaranteed because the scheduler is locked. */
	if( uxListRemove( &( pxCurrentTCB->xGenericListItem ) ) == ( UBaseType_t ) 0 )
    43b8:	6830      	ldr	r0, [r6, #0]
    43ba:	3004      	adds	r0, #4
    43bc:	4b0e      	ldr	r3, [pc, #56]	; (43f8 <vTaskPlaceOnEventList+0x60>)
    43be:	58e3      	ldr	r3, [r4, r3]
    43c0:	4798      	blx	r3
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( xTicksToWait == portMAX_DELAY )
    43c2:	1c6b      	adds	r3, r5, #1
    43c4:	d109      	bne.n	43da <vTaskPlaceOnEventList+0x42>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure the task is not woken by a timing event.  It will
			block indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xGenericListItem ) );
    43c6:	4b0a      	ldr	r3, [pc, #40]	; (43f0 <vTaskPlaceOnEventList+0x58>)
    43c8:	58e3      	ldr	r3, [r4, r3]
    43ca:	6819      	ldr	r1, [r3, #0]
    43cc:	3104      	adds	r1, #4
    43ce:	480b      	ldr	r0, [pc, #44]	; (43fc <vTaskPlaceOnEventList+0x64>)
    43d0:	4478      	add	r0, pc
    43d2:	4b0b      	ldr	r3, [pc, #44]	; (4400 <vTaskPlaceOnEventList+0x68>)
    43d4:	58e3      	ldr	r3, [r4, r3]
    43d6:	4798      	blx	r3
    43d8:	e006      	b.n	43e8 <vTaskPlaceOnEventList+0x50>
		else
		{
			/* Calculate the time at which the task should be woken if the event
			does not occur.  This may overflow but this doesn't matter, the
			scheduler will handle it. */
			xTimeToWake = xTickCount + xTicksToWait;
    43da:	4b0a      	ldr	r3, [pc, #40]	; (4404 <vTaskPlaceOnEventList+0x6c>)
    43dc:	447b      	add	r3, pc
    43de:	6ad8      	ldr	r0, [r3, #44]	; 0x2c
    43e0:	1828      	adds	r0, r5, r0
			prvAddCurrentTaskToDelayedList( xTimeToWake );
    43e2:	4b09      	ldr	r3, [pc, #36]	; (4408 <vTaskPlaceOnEventList+0x70>)
    43e4:	447b      	add	r3, pc
    43e6:	4798      	blx	r3
			will handle it. */
			xTimeToWake = xTickCount + xTicksToWait;
			prvAddCurrentTaskToDelayedList( xTimeToWake );
	}
	#endif /* INCLUDE_vTaskSuspend */
}
    43e8:	b002      	add	sp, #8
    43ea:	bd70      	pop	{r4, r5, r6, pc}
    43ec:	000016d0 	.word	0x000016d0
    43f0:	0000003c 	.word	0x0000003c
    43f4:	0000013c 	.word	0x0000013c
    43f8:	000000f4 	.word	0x000000f4
    43fc:	1fffd840 	.word	0x1fffd840
    4400:	00000078 	.word	0x00000078
    4404:	1fffd834 	.word	0x1fffd834
    4408:	fffff4b9 	.word	0xfffff4b9

0000440c <vTaskPlaceOnEventListRestricted>:
/*-----------------------------------------------------------*/

#if configUSE_TIMERS == 1

	void vTaskPlaceOnEventListRestricted( List_t * const pxEventList, const TickType_t xTicksToWait )
	{
    440c:	b570      	push	{r4, r5, r6, lr}
    440e:	b082      	sub	sp, #8
    4410:	1c0e      	adds	r6, r1, #0
    4412:	4c0d      	ldr	r4, [pc, #52]	; (4448 <vTaskPlaceOnEventListRestricted+0x3c>)
    4414:	447c      	add	r4, pc
	TickType_t xTimeToWake;

		configASSERT( pxEventList );
    4416:	2800      	cmp	r0, #0
    4418:	d101      	bne.n	441e <vTaskPlaceOnEventListRestricted+0x12>
    441a:	b672      	cpsid	i
    441c:	e7fe      	b.n	441c <vTaskPlaceOnEventListRestricted+0x10>

		/* Place the event list item of the TCB in the appropriate event list.
		In this case it is assume that this is the only task that is going to
		be waiting on this event list, so the faster vListInsertEnd() function
		can be used in place of vListInsert. */
		vListInsertEnd( pxEventList, &( pxCurrentTCB->xEventListItem ) );
    441e:	4b0b      	ldr	r3, [pc, #44]	; (444c <vTaskPlaceOnEventListRestricted+0x40>)
    4420:	58e5      	ldr	r5, [r4, r3]
    4422:	6829      	ldr	r1, [r5, #0]
    4424:	3118      	adds	r1, #24
    4426:	4b0a      	ldr	r3, [pc, #40]	; (4450 <vTaskPlaceOnEventListRestricted+0x44>)
    4428:	58e3      	ldr	r3, [r4, r3]
    442a:	4798      	blx	r3

		/* We must remove this task from the ready list before adding it to the
		blocked list as the same list item is used for both lists.  This
		function is called form a critical section. */
		if( uxListRemove( &( pxCurrentTCB->xGenericListItem ) ) == ( UBaseType_t ) 0 )
    442c:	6828      	ldr	r0, [r5, #0]
    442e:	3004      	adds	r0, #4
    4430:	4b08      	ldr	r3, [pc, #32]	; (4454 <vTaskPlaceOnEventListRestricted+0x48>)
    4432:	58e3      	ldr	r3, [r4, r3]
    4434:	4798      	blx	r3
			mtCOVERAGE_TEST_MARKER();
		}

		/* Calculate the time at which the task should be woken if the event does
		not occur.  This may overflow but this doesn't matter. */
		xTimeToWake = xTickCount + xTicksToWait;
    4436:	4b08      	ldr	r3, [pc, #32]	; (4458 <vTaskPlaceOnEventListRestricted+0x4c>)
    4438:	447b      	add	r3, pc
    443a:	6ad8      	ldr	r0, [r3, #44]	; 0x2c
    443c:	1830      	adds	r0, r6, r0

		traceTASK_DELAY_UNTIL();
		prvAddCurrentTaskToDelayedList( xTimeToWake );
    443e:	4b07      	ldr	r3, [pc, #28]	; (445c <vTaskPlaceOnEventListRestricted+0x50>)
    4440:	447b      	add	r3, pc
    4442:	4798      	blx	r3
	}
    4444:	b002      	add	sp, #8
    4446:	bd70      	pop	{r4, r5, r6, pc}
    4448:	0000165c 	.word	0x0000165c
    444c:	0000003c 	.word	0x0000003c
    4450:	00000078 	.word	0x00000078
    4454:	000000f4 	.word	0x000000f4
    4458:	1fffd7d8 	.word	0x1fffd7d8
    445c:	fffff45d 	.word	0xfffff45d

00004460 <xTaskRemoveFromEventList>:

#endif /* configUSE_TIMERS */
/*-----------------------------------------------------------*/

BaseType_t xTaskRemoveFromEventList( const List_t * const pxEventList )
{
    4460:	b570      	push	{r4, r5, r6, lr}
    4462:	b082      	sub	sp, #8
    4464:	4c21      	ldr	r4, [pc, #132]	; (44ec <xTaskRemoveFromEventList+0x8c>)
    4466:	447c      	add	r4, pc
	get called - the lock count on the queue will get modified instead.  This
	means exclusive access to the event list is guaranteed here.

	This function assumes that a check has already been made to ensure that
	pxEventList is not empty. */
	pxUnblockedTCB = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxEventList );
    4468:	68c3      	ldr	r3, [r0, #12]
    446a:	68dd      	ldr	r5, [r3, #12]
	configASSERT( pxUnblockedTCB );
    446c:	2d00      	cmp	r5, #0
    446e:	d101      	bne.n	4474 <xTaskRemoveFromEventList+0x14>
    4470:	b672      	cpsid	i
    4472:	e7fe      	b.n	4472 <xTaskRemoveFromEventList+0x12>
	( void ) uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
    4474:	1c2e      	adds	r6, r5, #0
    4476:	3618      	adds	r6, #24
    4478:	1c30      	adds	r0, r6, #0
    447a:	4b1d      	ldr	r3, [pc, #116]	; (44f0 <xTaskRemoveFromEventList+0x90>)
    447c:	58e3      	ldr	r3, [r4, r3]
    447e:	4798      	blx	r3

	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
    4480:	4b1c      	ldr	r3, [pc, #112]	; (44f4 <xTaskRemoveFromEventList+0x94>)
    4482:	447b      	add	r3, pc
    4484:	6e9b      	ldr	r3, [r3, #104]	; 0x68
    4486:	2b00      	cmp	r3, #0
    4488:	d119      	bne.n	44be <xTaskRemoveFromEventList+0x5e>
	{
		( void ) uxListRemove( &( pxUnblockedTCB->xGenericListItem ) );
    448a:	1d2e      	adds	r6, r5, #4
    448c:	1c30      	adds	r0, r6, #0
    448e:	4b18      	ldr	r3, [pc, #96]	; (44f0 <xTaskRemoveFromEventList+0x90>)
    4490:	58e3      	ldr	r3, [r4, r3]
    4492:	4798      	blx	r3
		prvAddTaskToReadyList( pxUnblockedTCB );
    4494:	6aeb      	ldr	r3, [r5, #44]	; 0x2c
    4496:	4a18      	ldr	r2, [pc, #96]	; (44f8 <xTaskRemoveFromEventList+0x98>)
    4498:	447a      	add	r2, pc
    449a:	6e12      	ldr	r2, [r2, #96]	; 0x60
    449c:	4293      	cmp	r3, r2
    449e:	d902      	bls.n	44a6 <xTaskRemoveFromEventList+0x46>
    44a0:	4a16      	ldr	r2, [pc, #88]	; (44fc <xTaskRemoveFromEventList+0x9c>)
    44a2:	447a      	add	r2, pc
    44a4:	6613      	str	r3, [r2, #96]	; 0x60
    44a6:	009a      	lsls	r2, r3, #2
    44a8:	18d3      	adds	r3, r2, r3
    44aa:	009b      	lsls	r3, r3, #2
    44ac:	4814      	ldr	r0, [pc, #80]	; (4500 <xTaskRemoveFromEventList+0xa0>)
    44ae:	4478      	add	r0, pc
    44b0:	3038      	adds	r0, #56	; 0x38
    44b2:	18c0      	adds	r0, r0, r3
    44b4:	1c31      	adds	r1, r6, #0
    44b6:	4b13      	ldr	r3, [pc, #76]	; (4504 <xTaskRemoveFromEventList+0xa4>)
    44b8:	58e3      	ldr	r3, [r4, r3]
    44ba:	4798      	blx	r3
    44bc:	e006      	b.n	44cc <xTaskRemoveFromEventList+0x6c>
	}
	else
	{
		/* The delayed and ready lists cannot be accessed, so hold this task
		pending until the scheduler is resumed. */
		vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
    44be:	4812      	ldr	r0, [pc, #72]	; (4508 <xTaskRemoveFromEventList+0xa8>)
    44c0:	4478      	add	r0, pc
    44c2:	3014      	adds	r0, #20
    44c4:	1c31      	adds	r1, r6, #0
    44c6:	4b0f      	ldr	r3, [pc, #60]	; (4504 <xTaskRemoveFromEventList+0xa4>)
    44c8:	58e3      	ldr	r3, [r4, r3]
    44ca:	4798      	blx	r3
	}

	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
    44cc:	4b0f      	ldr	r3, [pc, #60]	; (450c <xTaskRemoveFromEventList+0xac>)
    44ce:	58e3      	ldr	r3, [r4, r3]
    44d0:	681b      	ldr	r3, [r3, #0]
    44d2:	6aea      	ldr	r2, [r5, #44]	; 0x2c
    44d4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
		"xHigherPriorityTaskWoken" parameter to an ISR safe FreeRTOS function. */
		xYieldPending = pdTRUE;
	}
	else
	{
		xReturn = pdFALSE;
    44d6:	2000      	movs	r0, #0
		/* The delayed and ready lists cannot be accessed, so hold this task
		pending until the scheduler is resumed. */
		vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
	}

	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
    44d8:	429a      	cmp	r2, r3
    44da:	d904      	bls.n	44e6 <xTaskRemoveFromEventList+0x86>
		it should force a context switch now. */
		xReturn = pdTRUE;

		/* Mark that a yield is pending in case the user is not using the
		"xHigherPriorityTaskWoken" parameter to an ISR safe FreeRTOS function. */
		xYieldPending = pdTRUE;
    44dc:	2201      	movs	r2, #1
    44de:	4b0c      	ldr	r3, [pc, #48]	; (4510 <xTaskRemoveFromEventList+0xb0>)
    44e0:	447b      	add	r3, pc
    44e2:	675a      	str	r2, [r3, #116]	; 0x74
	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
	{
		/* Return true if the task removed from the event list has a higher
		priority than the calling task.  This allows the calling task to know if
		it should force a context switch now. */
		xReturn = pdTRUE;
    44e4:	2001      	movs	r0, #1
	{
		xReturn = pdFALSE;
	}

	return xReturn;
}
    44e6:	b002      	add	sp, #8
    44e8:	bd70      	pop	{r4, r5, r6, pc}
    44ea:	46c0      	nop			; (mov r8, r8)
    44ec:	0000160a 	.word	0x0000160a
    44f0:	000000f4 	.word	0x000000f4
    44f4:	1fffd80e 	.word	0x1fffd80e
    44f8:	1fffd7f8 	.word	0x1fffd7f8
    44fc:	1fffd7ee 	.word	0x1fffd7ee
    4500:	1fffd762 	.word	0x1fffd762
    4504:	00000078 	.word	0x00000078
    4508:	1fffd750 	.word	0x1fffd750
    450c:	0000003c 	.word	0x0000003c
    4510:	1fffd7b0 	.word	0x1fffd7b0

00004514 <vTaskSetTimeOutState>:
}
/*-----------------------------------------------------------*/

void vTaskSetTimeOutState( TimeOut_t * const pxTimeOut )
{
	configASSERT( pxTimeOut );
    4514:	2800      	cmp	r0, #0
    4516:	d101      	bne.n	451c <vTaskSetTimeOutState+0x8>
    4518:	b672      	cpsid	i
    451a:	e7fe      	b.n	451a <vTaskSetTimeOutState+0x6>
	pxTimeOut->xOverflowCount = xNumOfOverflows;
    451c:	4b04      	ldr	r3, [pc, #16]	; (4530 <vTaskSetTimeOutState+0x1c>)
    451e:	447b      	add	r3, pc
    4520:	6edb      	ldr	r3, [r3, #108]	; 0x6c
    4522:	6003      	str	r3, [r0, #0]
	pxTimeOut->xTimeOnEntering = xTickCount;
    4524:	4b03      	ldr	r3, [pc, #12]	; (4534 <vTaskSetTimeOutState+0x20>)
    4526:	447b      	add	r3, pc
    4528:	6adb      	ldr	r3, [r3, #44]	; 0x2c
    452a:	6043      	str	r3, [r0, #4]
}
    452c:	4770      	bx	lr
    452e:	46c0      	nop			; (mov r8, r8)
    4530:	1fffd772 	.word	0x1fffd772
    4534:	1fffd6ea 	.word	0x1fffd6ea

00004538 <xTaskCheckForTimeOut>:
/*-----------------------------------------------------------*/

BaseType_t xTaskCheckForTimeOut( TimeOut_t * const pxTimeOut, TickType_t * const pxTicksToWait )
{
    4538:	b5f0      	push	{r4, r5, r6, r7, lr}
    453a:	b083      	sub	sp, #12
    453c:	1c04      	adds	r4, r0, #0
    453e:	1c0f      	adds	r7, r1, #0
    4540:	4e18      	ldr	r6, [pc, #96]	; (45a4 <xTaskCheckForTimeOut+0x6c>)
    4542:	447e      	add	r6, pc
BaseType_t xReturn;

	configASSERT( pxTimeOut );
    4544:	2800      	cmp	r0, #0
    4546:	d101      	bne.n	454c <xTaskCheckForTimeOut+0x14>
    4548:	b672      	cpsid	i
    454a:	e7fe      	b.n	454a <xTaskCheckForTimeOut+0x12>
	configASSERT( pxTicksToWait );
    454c:	2900      	cmp	r1, #0
    454e:	d101      	bne.n	4554 <xTaskCheckForTimeOut+0x1c>
    4550:	b672      	cpsid	i
    4552:	e7fe      	b.n	4552 <xTaskCheckForTimeOut+0x1a>

	taskENTER_CRITICAL();
    4554:	4b14      	ldr	r3, [pc, #80]	; (45a8 <xTaskCheckForTimeOut+0x70>)
    4556:	58f3      	ldr	r3, [r6, r3]
    4558:	4798      	blx	r3
	{
		/* Minor optimisation.  The tick count cannot change in this block. */
		const TickType_t xConstTickCount = xTickCount;
    455a:	4b14      	ldr	r3, [pc, #80]	; (45ac <xTaskCheckForTimeOut+0x74>)
    455c:	447b      	add	r3, pc
    455e:	6ada      	ldr	r2, [r3, #44]	; 0x2c

		#if ( INCLUDE_vTaskSuspend == 1 )
			/* If INCLUDE_vTaskSuspend is set to 1 and the block time specified is
			the maximum block time then the task should block indefinitely, and
			therefore never time out. */
			if( *pxTicksToWait == portMAX_DELAY )
    4560:	683b      	ldr	r3, [r7, #0]
    4562:	1c58      	adds	r0, r3, #1
    4564:	d017      	beq.n	4596 <xTaskCheckForTimeOut+0x5e>
				xReturn = pdFALSE;
			}
			else /* We are not blocking indefinitely, perform the checks below. */
		#endif

		if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
    4566:	4912      	ldr	r1, [pc, #72]	; (45b0 <xTaskCheckForTimeOut+0x78>)
    4568:	4479      	add	r1, pc
    456a:	6ec9      	ldr	r1, [r1, #108]	; 0x6c
    456c:	6820      	ldr	r0, [r4, #0]
    456e:	4288      	cmp	r0, r1
    4570:	d003      	beq.n	457a <xTaskCheckForTimeOut+0x42>
		{
			/* The tick count is greater than the time at which vTaskSetTimeout()
			was called, but has also overflowed since vTaskSetTimeOut() was called.
			It must have wrapped all the way around and gone past us again. This
			passed since vTaskSetTimeout() was called. */
			xReturn = pdTRUE;
    4572:	2501      	movs	r5, #1
				xReturn = pdFALSE;
			}
			else /* We are not blocking indefinitely, perform the checks below. */
		#endif

		if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
    4574:	6861      	ldr	r1, [r4, #4]
    4576:	428a      	cmp	r2, r1
    4578:	d20e      	bcs.n	4598 <xTaskCheckForTimeOut+0x60>
			was called, but has also overflowed since vTaskSetTimeOut() was called.
			It must have wrapped all the way around and gone past us again. This
			passed since vTaskSetTimeout() was called. */
			xReturn = pdTRUE;
		}
		else if( ( xConstTickCount - pxTimeOut->xTimeOnEntering ) < *pxTicksToWait )
    457a:	6861      	ldr	r1, [r4, #4]
    457c:	1a50      	subs	r0, r2, r1
			vTaskSetTimeOutState( pxTimeOut );
			xReturn = pdFALSE;
		}
		else
		{
			xReturn = pdTRUE;
    457e:	2501      	movs	r5, #1
			was called, but has also overflowed since vTaskSetTimeOut() was called.
			It must have wrapped all the way around and gone past us again. This
			passed since vTaskSetTimeout() was called. */
			xReturn = pdTRUE;
		}
		else if( ( xConstTickCount - pxTimeOut->xTimeOnEntering ) < *pxTicksToWait )
    4580:	4283      	cmp	r3, r0
    4582:	d909      	bls.n	4598 <xTaskCheckForTimeOut+0x60>
		{
			/* Not a genuine timeout. Adjust parameters for time remaining. */
			*pxTicksToWait -= ( xConstTickCount -  pxTimeOut->xTimeOnEntering );
    4584:	1a8a      	subs	r2, r1, r2
    4586:	18d3      	adds	r3, r2, r3
    4588:	603b      	str	r3, [r7, #0]
			vTaskSetTimeOutState( pxTimeOut );
    458a:	1c20      	adds	r0, r4, #0
    458c:	4b09      	ldr	r3, [pc, #36]	; (45b4 <xTaskCheckForTimeOut+0x7c>)
    458e:	58f3      	ldr	r3, [r6, r3]
    4590:	4798      	blx	r3
			xReturn = pdFALSE;
    4592:	2500      	movs	r5, #0
    4594:	e000      	b.n	4598 <xTaskCheckForTimeOut+0x60>
			/* If INCLUDE_vTaskSuspend is set to 1 and the block time specified is
			the maximum block time then the task should block indefinitely, and
			therefore never time out. */
			if( *pxTicksToWait == portMAX_DELAY )
			{
				xReturn = pdFALSE;
    4596:	2500      	movs	r5, #0
		else
		{
			xReturn = pdTRUE;
		}
	}
	taskEXIT_CRITICAL();
    4598:	4b07      	ldr	r3, [pc, #28]	; (45b8 <xTaskCheckForTimeOut+0x80>)
    459a:	58f3      	ldr	r3, [r6, r3]
    459c:	4798      	blx	r3

	return xReturn;
}
    459e:	1c28      	adds	r0, r5, #0
    45a0:	b003      	add	sp, #12
    45a2:	bdf0      	pop	{r4, r5, r6, r7, pc}
    45a4:	0000152e 	.word	0x0000152e
    45a8:	00000204 	.word	0x00000204
    45ac:	1fffd6b4 	.word	0x1fffd6b4
    45b0:	1fffd728 	.word	0x1fffd728
    45b4:	00000200 	.word	0x00000200
    45b8:	00000010 	.word	0x00000010

000045bc <vTaskMissedYield>:
/*-----------------------------------------------------------*/

void vTaskMissedYield( void )
{
	xYieldPending = pdTRUE;
    45bc:	2201      	movs	r2, #1
    45be:	4b02      	ldr	r3, [pc, #8]	; (45c8 <vTaskMissedYield+0xc>)
    45c0:	447b      	add	r3, pc
    45c2:	675a      	str	r2, [r3, #116]	; 0x74
}
    45c4:	4770      	bx	lr
    45c6:	46c0      	nop			; (mov r8, r8)
    45c8:	1fffd6d0 	.word	0x1fffd6d0

000045cc <xTaskGetCurrentTaskHandle>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetCurrentTaskHandle == 1 ) || ( configUSE_MUTEXES == 1 ) )

	TaskHandle_t xTaskGetCurrentTaskHandle( void )
	{
    45cc:	4b02      	ldr	r3, [pc, #8]	; (45d8 <xTaskGetCurrentTaskHandle+0xc>)
    45ce:	447b      	add	r3, pc
	TaskHandle_t xReturn;

		/* A critical section is not required as this is not called from
		an interrupt and the current TCB will always be the same for any
		individual execution thread. */
		xReturn = pxCurrentTCB;
    45d0:	4a02      	ldr	r2, [pc, #8]	; (45dc <xTaskGetCurrentTaskHandle+0x10>)
    45d2:	589b      	ldr	r3, [r3, r2]
    45d4:	6818      	ldr	r0, [r3, #0]

		return xReturn;
	}
    45d6:	4770      	bx	lr
    45d8:	000014a2 	.word	0x000014a2
    45dc:	0000003c 	.word	0x0000003c

000045e0 <xTaskGetSchedulerState>:

	BaseType_t xTaskGetSchedulerState( void )
	{
	BaseType_t xReturn;

		if( xSchedulerRunning == pdFALSE )
    45e0:	4b06      	ldr	r3, [pc, #24]	; (45fc <xTaskGetSchedulerState+0x1c>)
    45e2:	447b      	add	r3, pc
    45e4:	6d9b      	ldr	r3, [r3, #88]	; 0x58
		{
			xReturn = taskSCHEDULER_NOT_STARTED;
    45e6:	2001      	movs	r0, #1

	BaseType_t xTaskGetSchedulerState( void )
	{
	BaseType_t xReturn;

		if( xSchedulerRunning == pdFALSE )
    45e8:	2b00      	cmp	r3, #0
    45ea:	d005      	beq.n	45f8 <xTaskGetSchedulerState+0x18>
		{
			xReturn = taskSCHEDULER_NOT_STARTED;
		}
		else
		{
			if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
    45ec:	4b04      	ldr	r3, [pc, #16]	; (4600 <xTaskGetSchedulerState+0x20>)
    45ee:	447b      	add	r3, pc
    45f0:	6e98      	ldr	r0, [r3, #104]	; 0x68
			{
				xReturn = taskSCHEDULER_RUNNING;
    45f2:	4243      	negs	r3, r0
    45f4:	4158      	adcs	r0, r3
    45f6:	0040      	lsls	r0, r0, #1
				xReturn = taskSCHEDULER_SUSPENDED;
			}
		}

		return xReturn;
	}
    45f8:	4770      	bx	lr
    45fa:	46c0      	nop			; (mov r8, r8)
    45fc:	1fffd6ae 	.word	0x1fffd6ae
    4600:	1fffd6a2 	.word	0x1fffd6a2

00004604 <vTaskPriorityInherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	void vTaskPriorityInherit( TaskHandle_t const pxMutexHolder )
	{
    4604:	b570      	push	{r4, r5, r6, lr}
    4606:	b082      	sub	sp, #8
    4608:	1c04      	adds	r4, r0, #0
    460a:	4d22      	ldr	r5, [pc, #136]	; (4694 <vTaskPriorityInherit+0x90>)
    460c:	447d      	add	r5, pc
	TCB_t * const pxTCB = ( TCB_t * ) pxMutexHolder;

		/* If the mutex was given back by an interrupt while the queue was
		locked then the mutex holder might now be NULL. */
		if( pxMutexHolder != NULL )
    460e:	2800      	cmp	r0, #0
    4610:	d03d      	beq.n	468e <vTaskPriorityInherit+0x8a>
		{
			if( pxTCB->uxPriority < pxCurrentTCB->uxPriority )
    4612:	6ac3      	ldr	r3, [r0, #44]	; 0x2c
    4614:	4a20      	ldr	r2, [pc, #128]	; (4698 <vTaskPriorityInherit+0x94>)
    4616:	58aa      	ldr	r2, [r5, r2]
    4618:	6812      	ldr	r2, [r2, #0]
    461a:	6ad2      	ldr	r2, [r2, #44]	; 0x2c
    461c:	4293      	cmp	r3, r2
    461e:	d236      	bcs.n	468e <vTaskPriorityInherit+0x8a>
			{
				/* Adjust the mutex holder state to account for its new
				priority.  Only reset the event list item value if the value is
				not	being used for anything else. */
				if( ( listGET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ) ) & taskEVENT_LIST_ITEM_VALUE_IN_USE ) == 0UL )
    4620:	6982      	ldr	r2, [r0, #24]
    4622:	2a00      	cmp	r2, #0
    4624:	db06      	blt.n	4634 <vTaskPriorityInherit+0x30>
				{
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxCurrentTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
    4626:	4a1c      	ldr	r2, [pc, #112]	; (4698 <vTaskPriorityInherit+0x94>)
    4628:	58aa      	ldr	r2, [r5, r2]
    462a:	6812      	ldr	r2, [r2, #0]
    462c:	6ad2      	ldr	r2, [r2, #44]	; 0x2c
    462e:	2105      	movs	r1, #5
    4630:	1a8a      	subs	r2, r1, r2
    4632:	6182      	str	r2, [r0, #24]
					mtCOVERAGE_TEST_MARKER();
				}

				/* If the task being modified is in the ready state it will need to
				be moved into a new list. */
				if( listIS_CONTAINED_WITHIN( &( pxReadyTasksLists[ pxTCB->uxPriority ] ), &( pxTCB->xGenericListItem ) ) != pdFALSE )
    4634:	009a      	lsls	r2, r3, #2
    4636:	18d3      	adds	r3, r2, r3
    4638:	009b      	lsls	r3, r3, #2
    463a:	4a18      	ldr	r2, [pc, #96]	; (469c <vTaskPriorityInherit+0x98>)
    463c:	447a      	add	r2, pc
    463e:	3238      	adds	r2, #56	; 0x38
    4640:	18d3      	adds	r3, r2, r3
    4642:	6962      	ldr	r2, [r4, #20]
    4644:	429a      	cmp	r2, r3
    4646:	d11d      	bne.n	4684 <vTaskPriorityInherit+0x80>
				{
					if( uxListRemove( &( pxTCB->xGenericListItem ) ) == ( UBaseType_t ) 0 )
    4648:	1d26      	adds	r6, r4, #4
    464a:	1c30      	adds	r0, r6, #0
    464c:	4b14      	ldr	r3, [pc, #80]	; (46a0 <vTaskPriorityInherit+0x9c>)
    464e:	58eb      	ldr	r3, [r5, r3]
    4650:	4798      	blx	r3
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* Inherit the priority before being moved into the new list. */
					pxTCB->uxPriority = pxCurrentTCB->uxPriority;
    4652:	4b11      	ldr	r3, [pc, #68]	; (4698 <vTaskPriorityInherit+0x94>)
    4654:	58eb      	ldr	r3, [r5, r3]
    4656:	681b      	ldr	r3, [r3, #0]
    4658:	6adb      	ldr	r3, [r3, #44]	; 0x2c
    465a:	62e3      	str	r3, [r4, #44]	; 0x2c
					prvAddTaskToReadyList( pxTCB );
    465c:	4a11      	ldr	r2, [pc, #68]	; (46a4 <vTaskPriorityInherit+0xa0>)
    465e:	447a      	add	r2, pc
    4660:	6e12      	ldr	r2, [r2, #96]	; 0x60
    4662:	4293      	cmp	r3, r2
    4664:	d902      	bls.n	466c <vTaskPriorityInherit+0x68>
    4666:	4a10      	ldr	r2, [pc, #64]	; (46a8 <vTaskPriorityInherit+0xa4>)
    4668:	447a      	add	r2, pc
    466a:	6613      	str	r3, [r2, #96]	; 0x60
    466c:	0098      	lsls	r0, r3, #2
    466e:	18c3      	adds	r3, r0, r3
    4670:	009b      	lsls	r3, r3, #2
    4672:	480e      	ldr	r0, [pc, #56]	; (46ac <vTaskPriorityInherit+0xa8>)
    4674:	4478      	add	r0, pc
    4676:	3038      	adds	r0, #56	; 0x38
    4678:	18c0      	adds	r0, r0, r3
    467a:	1c31      	adds	r1, r6, #0
    467c:	4b0c      	ldr	r3, [pc, #48]	; (46b0 <vTaskPriorityInherit+0xac>)
    467e:	58eb      	ldr	r3, [r5, r3]
    4680:	4798      	blx	r3
    4682:	e004      	b.n	468e <vTaskPriorityInherit+0x8a>
				}
				else
				{
					/* Just inherit the priority. */
					pxTCB->uxPriority = pxCurrentTCB->uxPriority;
    4684:	4b04      	ldr	r3, [pc, #16]	; (4698 <vTaskPriorityInherit+0x94>)
    4686:	58eb      	ldr	r3, [r5, r3]
    4688:	681b      	ldr	r3, [r3, #0]
    468a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
    468c:	62e3      	str	r3, [r4, #44]	; 0x2c
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
    468e:	b002      	add	sp, #8
    4690:	bd70      	pop	{r4, r5, r6, pc}
    4692:	46c0      	nop			; (mov r8, r8)
    4694:	00001464 	.word	0x00001464
    4698:	0000003c 	.word	0x0000003c
    469c:	1fffd5d4 	.word	0x1fffd5d4
    46a0:	000000f4 	.word	0x000000f4
    46a4:	1fffd632 	.word	0x1fffd632
    46a8:	1fffd628 	.word	0x1fffd628
    46ac:	1fffd59c 	.word	0x1fffd59c
    46b0:	00000078 	.word	0x00000078

000046b4 <vTaskPriorityDisinherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	void vTaskPriorityDisinherit( TaskHandle_t const pxMutexHolder )
	{
    46b4:	b570      	push	{r4, r5, r6, lr}
    46b6:	b082      	sub	sp, #8
    46b8:	1c04      	adds	r4, r0, #0
    46ba:	4d15      	ldr	r5, [pc, #84]	; (4710 <vTaskPriorityDisinherit+0x5c>)
    46bc:	447d      	add	r5, pc
	TCB_t * const pxTCB = ( TCB_t * ) pxMutexHolder;

		if( pxMutexHolder != NULL )
    46be:	2800      	cmp	r0, #0
    46c0:	d023      	beq.n	470a <vTaskPriorityDisinherit+0x56>
		{
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
    46c2:	6ac2      	ldr	r2, [r0, #44]	; 0x2c
    46c4:	6bc3      	ldr	r3, [r0, #60]	; 0x3c
    46c6:	429a      	cmp	r2, r3
    46c8:	d01f      	beq.n	470a <vTaskPriorityDisinherit+0x56>
			{
				/* We must be the running task to be able to give the mutex back.
				Remove ourselves from the ready list we currently appear in. */
				if( uxListRemove( &( pxTCB->xGenericListItem ) ) == ( UBaseType_t ) 0 )
    46ca:	1d06      	adds	r6, r0, #4
    46cc:	1c30      	adds	r0, r6, #0
    46ce:	4b11      	ldr	r3, [pc, #68]	; (4714 <vTaskPriorityDisinherit+0x60>)
    46d0:	58eb      	ldr	r3, [r5, r3]
    46d2:	4798      	blx	r3
				}

				/* Disinherit the priority before adding the task into the new
				ready list. */
				traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
				pxTCB->uxPriority = pxTCB->uxBasePriority;
    46d4:	6be3      	ldr	r3, [r4, #60]	; 0x3c
    46d6:	62e3      	str	r3, [r4, #44]	; 0x2c

				/* Only reset the event list item value if the value is not
				being used for anything else. */
				if( ( listGET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ) ) & taskEVENT_LIST_ITEM_VALUE_IN_USE ) == 0UL )
    46d8:	69a2      	ldr	r2, [r4, #24]
    46da:	2a00      	cmp	r2, #0
    46dc:	db02      	blt.n	46e4 <vTaskPriorityDisinherit+0x30>
				{
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
    46de:	2205      	movs	r2, #5
    46e0:	1ad2      	subs	r2, r2, r3
    46e2:	61a2      	str	r2, [r4, #24]
				}
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}
				prvAddTaskToReadyList( pxTCB );
    46e4:	4a0c      	ldr	r2, [pc, #48]	; (4718 <vTaskPriorityDisinherit+0x64>)
    46e6:	447a      	add	r2, pc
    46e8:	6e12      	ldr	r2, [r2, #96]	; 0x60
    46ea:	4293      	cmp	r3, r2
    46ec:	d902      	bls.n	46f4 <vTaskPriorityDisinherit+0x40>
    46ee:	4a0b      	ldr	r2, [pc, #44]	; (471c <vTaskPriorityDisinherit+0x68>)
    46f0:	447a      	add	r2, pc
    46f2:	6613      	str	r3, [r2, #96]	; 0x60
    46f4:	0098      	lsls	r0, r3, #2
    46f6:	18c3      	adds	r3, r0, r3
    46f8:	009b      	lsls	r3, r3, #2
    46fa:	4809      	ldr	r0, [pc, #36]	; (4720 <vTaskPriorityDisinherit+0x6c>)
    46fc:	4478      	add	r0, pc
    46fe:	3038      	adds	r0, #56	; 0x38
    4700:	18c0      	adds	r0, r0, r3
    4702:	1c31      	adds	r1, r6, #0
    4704:	4b07      	ldr	r3, [pc, #28]	; (4724 <vTaskPriorityDisinherit+0x70>)
    4706:	58eb      	ldr	r3, [r5, r3]
    4708:	4798      	blx	r3
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
    470a:	b002      	add	sp, #8
    470c:	bd70      	pop	{r4, r5, r6, pc}
    470e:	46c0      	nop			; (mov r8, r8)
    4710:	000013b4 	.word	0x000013b4
    4714:	000000f4 	.word	0x000000f4
    4718:	1fffd5aa 	.word	0x1fffd5aa
    471c:	1fffd5a0 	.word	0x1fffd5a0
    4720:	1fffd514 	.word	0x1fffd514
    4724:	00000078 	.word	0x00000078

00004728 <prvInsertTimerInActiveList>:
	return xTimeNow;
}
/*-----------------------------------------------------------*/

static BaseType_t prvInsertTimerInActiveList( Timer_t * const pxTimer, const TickType_t xNextExpiryTime, const TickType_t xTimeNow, const TickType_t xCommandTime )
{
    4728:	b530      	push	{r4, r5, lr}
    472a:	b083      	sub	sp, #12
    472c:	1c04      	adds	r4, r0, #0
    472e:	4d11      	ldr	r5, [pc, #68]	; (4774 <prvInsertTimerInActiveList+0x4c>)
    4730:	447d      	add	r5, pc
BaseType_t xProcessTimerNow = pdFALSE;

	listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xNextExpiryTime );
    4732:	6041      	str	r1, [r0, #4]
	listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
    4734:	6120      	str	r0, [r4, #16]

	if( xNextExpiryTime <= xTimeNow )
    4736:	4291      	cmp	r1, r2
    4738:	d80d      	bhi.n	4756 <prvInsertTimerInActiveList+0x2e>
	{
		/* Has the expiry time elapsed between the command to start/reset a
		timer was issued, and the time the command was processed? */
		if( ( xTimeNow - xCommandTime ) >= pxTimer->xTimerPeriodInTicks )
    473a:	1ad2      	subs	r2, r2, r3
		{
			/* The time between a command being issued and the command being
			processed actually exceeds the timers period.  */
			xProcessTimerNow = pdTRUE;
    473c:	2001      	movs	r0, #1

	if( xNextExpiryTime <= xTimeNow )
	{
		/* Has the expiry time elapsed between the command to start/reset a
		timer was issued, and the time the command was processed? */
		if( ( xTimeNow - xCommandTime ) >= pxTimer->xTimerPeriodInTicks )
    473e:	69a3      	ldr	r3, [r4, #24]
    4740:	429a      	cmp	r2, r3
    4742:	d215      	bcs.n	4770 <prvInsertTimerInActiveList+0x48>
			processed actually exceeds the timers period.  */
			xProcessTimerNow = pdTRUE;
		}
		else
		{
			vListInsert( pxOverflowTimerList, &( pxTimer->xTimerListItem ) );
    4744:	4b0c      	ldr	r3, [pc, #48]	; (4778 <prvInsertTimerInActiveList+0x50>)
    4746:	447b      	add	r3, pc
    4748:	6818      	ldr	r0, [r3, #0]
    474a:	1d21      	adds	r1, r4, #4
    474c:	4b0b      	ldr	r3, [pc, #44]	; (477c <prvInsertTimerInActiveList+0x54>)
    474e:	58eb      	ldr	r3, [r5, r3]
    4750:	4798      	blx	r3
}
/*-----------------------------------------------------------*/

static BaseType_t prvInsertTimerInActiveList( Timer_t * const pxTimer, const TickType_t xNextExpiryTime, const TickType_t xTimeNow, const TickType_t xCommandTime )
{
BaseType_t xProcessTimerNow = pdFALSE;
    4752:	2000      	movs	r0, #0
    4754:	e00c      	b.n	4770 <prvInsertTimerInActiveList+0x48>
			vListInsert( pxOverflowTimerList, &( pxTimer->xTimerListItem ) );
		}
	}
	else
	{
		if( ( xTimeNow < xCommandTime ) && ( xNextExpiryTime >= xCommandTime ) )
    4756:	429a      	cmp	r2, r3
    4758:	d202      	bcs.n	4760 <prvInsertTimerInActiveList+0x38>
		{
			/* If, since the command was issued, the tick count has overflowed
			but the expiry time has not, then the timer must have already passed
			its expiry time and should be processed immediately. */
			xProcessTimerNow = pdTRUE;
    475a:	2001      	movs	r0, #1
			vListInsert( pxOverflowTimerList, &( pxTimer->xTimerListItem ) );
		}
	}
	else
	{
		if( ( xTimeNow < xCommandTime ) && ( xNextExpiryTime >= xCommandTime ) )
    475c:	4299      	cmp	r1, r3
    475e:	d207      	bcs.n	4770 <prvInsertTimerInActiveList+0x48>
			its expiry time and should be processed immediately. */
			xProcessTimerNow = pdTRUE;
		}
		else
		{
			vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
    4760:	4b07      	ldr	r3, [pc, #28]	; (4780 <prvInsertTimerInActiveList+0x58>)
    4762:	447b      	add	r3, pc
    4764:	6858      	ldr	r0, [r3, #4]
    4766:	1d21      	adds	r1, r4, #4
    4768:	4b04      	ldr	r3, [pc, #16]	; (477c <prvInsertTimerInActiveList+0x54>)
    476a:	58eb      	ldr	r3, [r5, r3]
    476c:	4798      	blx	r3
}
/*-----------------------------------------------------------*/

static BaseType_t prvInsertTimerInActiveList( Timer_t * const pxTimer, const TickType_t xNextExpiryTime, const TickType_t xTimeNow, const TickType_t xCommandTime )
{
BaseType_t xProcessTimerNow = pdFALSE;
    476e:	2000      	movs	r0, #0
			vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
		}
	}

	return xProcessTimerNow;
}
    4770:	b003      	add	sp, #12
    4772:	bd30      	pop	{r4, r5, pc}
    4774:	00001340 	.word	0x00001340
    4778:	1fffd5c6 	.word	0x1fffd5c6
    477c:	0000013c 	.word	0x0000013c
    4780:	1fffd5aa 	.word	0x1fffd5aa

00004784 <prvCheckForValidListAndQueue>:
	pxOverflowTimerList = pxTemp;
}
/*-----------------------------------------------------------*/

static void prvCheckForValidListAndQueue( void )
{
    4784:	b5f0      	push	{r4, r5, r6, r7, lr}
    4786:	b083      	sub	sp, #12
    4788:	4c16      	ldr	r4, [pc, #88]	; (47e4 <prvCheckForValidListAndQueue+0x60>)
    478a:	447c      	add	r4, pc
	/* Check that the list from which active timers are referenced, and the
	queue used to communicate with the timer service, have been
	initialised. */
	taskENTER_CRITICAL();
    478c:	4b16      	ldr	r3, [pc, #88]	; (47e8 <prvCheckForValidListAndQueue+0x64>)
    478e:	58e3      	ldr	r3, [r4, r3]
    4790:	4798      	blx	r3
	{
		if( xTimerQueue == NULL )
    4792:	4b16      	ldr	r3, [pc, #88]	; (47ec <prvCheckForValidListAndQueue+0x68>)
    4794:	447b      	add	r3, pc
    4796:	689b      	ldr	r3, [r3, #8]
    4798:	2b00      	cmp	r3, #0
    479a:	d11d      	bne.n	47d8 <prvCheckForValidListAndQueue+0x54>
		{
			vListInitialise( &xActiveTimerList1 );
    479c:	4d14      	ldr	r5, [pc, #80]	; (47f0 <prvCheckForValidListAndQueue+0x6c>)
    479e:	447d      	add	r5, pc
    47a0:	1c2e      	adds	r6, r5, #0
    47a2:	360c      	adds	r6, #12
    47a4:	1c30      	adds	r0, r6, #0
    47a6:	4b13      	ldr	r3, [pc, #76]	; (47f4 <prvCheckForValidListAndQueue+0x70>)
    47a8:	58e3      	ldr	r3, [r4, r3]
    47aa:	9301      	str	r3, [sp, #4]
    47ac:	4798      	blx	r3
			vListInitialise( &xActiveTimerList2 );
    47ae:	1c2f      	adds	r7, r5, #0
    47b0:	3720      	adds	r7, #32
    47b2:	1c38      	adds	r0, r7, #0
    47b4:	9b01      	ldr	r3, [sp, #4]
    47b6:	4798      	blx	r3
			pxCurrentTimerList = &xActiveTimerList1;
    47b8:	606e      	str	r6, [r5, #4]
			pxOverflowTimerList = &xActiveTimerList2;
    47ba:	602f      	str	r7, [r5, #0]
			xTimerQueue = xQueueCreate( ( UBaseType_t ) configTIMER_QUEUE_LENGTH, sizeof( DaemonTaskMessage_t ) );
    47bc:	2002      	movs	r0, #2
    47be:	210c      	movs	r1, #12
    47c0:	2200      	movs	r2, #0
    47c2:	4b0d      	ldr	r3, [pc, #52]	; (47f8 <prvCheckForValidListAndQueue+0x74>)
    47c4:	58e3      	ldr	r3, [r4, r3]
    47c6:	4798      	blx	r3
			configASSERT( xTimerQueue );
    47c8:	2800      	cmp	r0, #0
    47ca:	d003      	beq.n	47d4 <prvCheckForValidListAndQueue+0x50>
		{
			vListInitialise( &xActiveTimerList1 );
			vListInitialise( &xActiveTimerList2 );
			pxCurrentTimerList = &xActiveTimerList1;
			pxOverflowTimerList = &xActiveTimerList2;
			xTimerQueue = xQueueCreate( ( UBaseType_t ) configTIMER_QUEUE_LENGTH, sizeof( DaemonTaskMessage_t ) );
    47cc:	4b0b      	ldr	r3, [pc, #44]	; (47fc <prvCheckForValidListAndQueue+0x78>)
    47ce:	447b      	add	r3, pc
    47d0:	6098      	str	r0, [r3, #8]
    47d2:	e001      	b.n	47d8 <prvCheckForValidListAndQueue+0x54>
			configASSERT( xTimerQueue );
    47d4:	b672      	cpsid	i
    47d6:	e7fe      	b.n	47d6 <prvCheckForValidListAndQueue+0x52>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
    47d8:	4b09      	ldr	r3, [pc, #36]	; (4800 <prvCheckForValidListAndQueue+0x7c>)
    47da:	58e3      	ldr	r3, [r4, r3]
    47dc:	4798      	blx	r3
}
    47de:	b003      	add	sp, #12
    47e0:	bdf0      	pop	{r4, r5, r6, r7, pc}
    47e2:	46c0      	nop			; (mov r8, r8)
    47e4:	000012e6 	.word	0x000012e6
    47e8:	00000204 	.word	0x00000204
    47ec:	1fffd578 	.word	0x1fffd578
    47f0:	1fffd56e 	.word	0x1fffd56e
    47f4:	000000b4 	.word	0x000000b4
    47f8:	00000160 	.word	0x00000160
    47fc:	1fffd53e 	.word	0x1fffd53e
    4800:	00000010 	.word	0x00000010

00004804 <xTimerCreateTimerTask>:
static void prvProcessTimerOrBlockTask( const TickType_t xNextExpireTime, const BaseType_t xListWasEmpty ) PRIVILEGED_FUNCTION;

/*-----------------------------------------------------------*/

BaseType_t xTimerCreateTimerTask( void )
{
    4804:	b530      	push	{r4, r5, lr}
    4806:	b087      	sub	sp, #28
    4808:	4c0f      	ldr	r4, [pc, #60]	; (4848 <xTimerCreateTimerTask+0x44>)
    480a:	447c      	add	r4, pc

	/* This function is called when the scheduler is started if
	configUSE_TIMERS is set to 1.  Check that the infrastructure used by the
	timer service task has been created/initialised.  If timers have already
	been created then the initialisation will already have been performed. */
	prvCheckForValidListAndQueue();
    480c:	4b0f      	ldr	r3, [pc, #60]	; (484c <xTimerCreateTimerTask+0x48>)
    480e:	447b      	add	r3, pc
    4810:	4798      	blx	r3

	if( xTimerQueue != NULL )
    4812:	4b0f      	ldr	r3, [pc, #60]	; (4850 <xTimerCreateTimerTask+0x4c>)
    4814:	447b      	add	r3, pc
    4816:	689b      	ldr	r3, [r3, #8]
    4818:	2b00      	cmp	r3, #0
    481a:	d010      	beq.n	483e <xTimerCreateTimerTask+0x3a>
			xReturn = xTaskCreate( prvTimerTask, "Tmr Svc", ( uint16_t ) configTIMER_TASK_STACK_DEPTH, NULL, ( ( UBaseType_t ) configTIMER_TASK_PRIORITY ) | portPRIVILEGE_BIT, &xTimerTaskHandle );
		}
		#else
		{
			/* Create the timer task without storing its handle. */
			xReturn = xTaskCreate( prvTimerTask, "Tmr Svc", ( uint16_t ) configTIMER_TASK_STACK_DEPTH, NULL, ( ( UBaseType_t ) configTIMER_TASK_PRIORITY ) | portPRIVILEGE_BIT, NULL);
    481c:	2303      	movs	r3, #3
    481e:	9300      	str	r3, [sp, #0]
    4820:	2300      	movs	r3, #0
    4822:	9301      	str	r3, [sp, #4]
    4824:	9302      	str	r3, [sp, #8]
    4826:	9303      	str	r3, [sp, #12]
    4828:	480a      	ldr	r0, [pc, #40]	; (4854 <xTimerCreateTimerTask+0x50>)
    482a:	4478      	add	r0, pc
    482c:	490a      	ldr	r1, [pc, #40]	; (4858 <xTimerCreateTimerTask+0x54>)
    482e:	4479      	add	r1, pc
    4830:	22aa      	movs	r2, #170	; 0xaa
    4832:	4d0a      	ldr	r5, [pc, #40]	; (485c <xTimerCreateTimerTask+0x58>)
    4834:	5965      	ldr	r5, [r4, r5]
    4836:	9505      	str	r5, [sp, #20]
    4838:	47a8      	blx	r5
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	configASSERT( xReturn );
    483a:	2800      	cmp	r0, #0
    483c:	d101      	bne.n	4842 <xTimerCreateTimerTask+0x3e>
    483e:	b672      	cpsid	i
    4840:	e7fe      	b.n	4840 <xTimerCreateTimerTask+0x3c>
	return xReturn;
}
    4842:	b007      	add	sp, #28
    4844:	bd30      	pop	{r4, r5, pc}
    4846:	46c0      	nop			; (mov r8, r8)
    4848:	00001266 	.word	0x00001266
    484c:	ffffff73 	.word	0xffffff73
    4850:	1fffd4f8 	.word	0x1fffd4f8
    4854:	0000020b 	.word	0x0000020b
    4858:	0000120e 	.word	0x0000120e
    485c:	0000005c 	.word	0x0000005c

00004860 <xTimerCreate>:
/*-----------------------------------------------------------*/

TimerHandle_t xTimerCreate( const char * const pcTimerName, const TickType_t xTimerPeriodInTicks, const UBaseType_t uxAutoReload, void * const pvTimerID, TimerCallbackFunction_t pxCallbackFunction ) /*lint !e971 Unqualified char types are allowed for strings and single characters only. */
{
    4860:	b5f0      	push	{r4, r5, r6, r7, lr}
    4862:	464f      	mov	r7, r9
    4864:	4646      	mov	r6, r8
    4866:	b4c0      	push	{r6, r7}
    4868:	b083      	sub	sp, #12
    486a:	4681      	mov	r9, r0
    486c:	1c0e      	adds	r6, r1, #0
    486e:	4690      	mov	r8, r2
    4870:	1c1f      	adds	r7, r3, #0
    4872:	4d11      	ldr	r5, [pc, #68]	; (48b8 <xTimerCreate+0x58>)
    4874:	447d      	add	r5, pc
Timer_t *pxNewTimer;

	/* Allocate the timer structure. */
	if( xTimerPeriodInTicks == ( TickType_t ) 0U )
    4876:	2900      	cmp	r1, #0
    4878:	d016      	beq.n	48a8 <xTimerCreate+0x48>
	{
		pxNewTimer = NULL;
	}
	else
	{
		pxNewTimer = ( Timer_t * ) pvPortMalloc( sizeof( Timer_t ) );
    487a:	2028      	movs	r0, #40	; 0x28
    487c:	4b0f      	ldr	r3, [pc, #60]	; (48bc <xTimerCreate+0x5c>)
    487e:	58eb      	ldr	r3, [r5, r3]
    4880:	4798      	blx	r3
    4882:	1e04      	subs	r4, r0, #0
		if( pxNewTimer != NULL )
    4884:	d012      	beq.n	48ac <xTimerCreate+0x4c>
		{
			/* Ensure the infrastructure used by the timer service task has been
			created/initialised. */
			prvCheckForValidListAndQueue();
    4886:	4b0e      	ldr	r3, [pc, #56]	; (48c0 <xTimerCreate+0x60>)
    4888:	447b      	add	r3, pc
    488a:	4798      	blx	r3

			/* Initialise the timer structure members using the function parameters. */
			pxNewTimer->pcTimerName = pcTimerName;
    488c:	464b      	mov	r3, r9
    488e:	6023      	str	r3, [r4, #0]
			pxNewTimer->xTimerPeriodInTicks = xTimerPeriodInTicks;
    4890:	61a6      	str	r6, [r4, #24]
			pxNewTimer->uxAutoReload = uxAutoReload;
    4892:	4643      	mov	r3, r8
    4894:	61e3      	str	r3, [r4, #28]
			pxNewTimer->pvTimerID = pvTimerID;
    4896:	6227      	str	r7, [r4, #32]
			pxNewTimer->pxCallbackFunction = pxCallbackFunction;
    4898:	9b0a      	ldr	r3, [sp, #40]	; 0x28
    489a:	6263      	str	r3, [r4, #36]	; 0x24
			vListInitialiseItem( &( pxNewTimer->xTimerListItem ) );
    489c:	1d20      	adds	r0, r4, #4
    489e:	4b09      	ldr	r3, [pc, #36]	; (48c4 <xTimerCreate+0x64>)
    48a0:	58eb      	ldr	r3, [r5, r3]
    48a2:	4798      	blx	r3
    48a4:	e002      	b.n	48ac <xTimerCreate+0x4c>
    48a6:	e7fe      	b.n	48a6 <xTimerCreate+0x46>
			traceTIMER_CREATE_FAILED();
		}
	}

	/* 0 is not a valid value for xTimerPeriodInTicks. */
	configASSERT( ( xTimerPeriodInTicks > 0 ) );
    48a8:	b672      	cpsid	i
    48aa:	e7fc      	b.n	48a6 <xTimerCreate+0x46>

	return ( TimerHandle_t ) pxNewTimer;
}
    48ac:	1c20      	adds	r0, r4, #0
    48ae:	b003      	add	sp, #12
    48b0:	bc0c      	pop	{r2, r3}
    48b2:	4690      	mov	r8, r2
    48b4:	4699      	mov	r9, r3
    48b6:	bdf0      	pop	{r4, r5, r6, r7, pc}
    48b8:	000011fc 	.word	0x000011fc
    48bc:	000000ac 	.word	0x000000ac
    48c0:	fffffef9 	.word	0xfffffef9
    48c4:	0000008c 	.word	0x0000008c

000048c8 <xTimerGenericCommand>:
/*-----------------------------------------------------------*/

BaseType_t xTimerGenericCommand( TimerHandle_t xTimer, const BaseType_t xCommandID, const TickType_t xOptionalValue, BaseType_t * const pxHigherPriorityTaskWoken, const TickType_t xTicksToWait )
{
    48c8:	b570      	push	{r4, r5, r6, lr}
    48ca:	b086      	sub	sp, #24
    48cc:	4c19      	ldr	r4, [pc, #100]	; (4934 <xTimerGenericCommand+0x6c>)
    48ce:	447c      	add	r4, pc
BaseType_t xReturn = pdFAIL;
DaemonTaskMessage_t xMessage;

	/* Send a message to the timer service task to perform a particular action
	on a particular timer definition. */
	if( xTimerQueue != NULL )
    48d0:	4d19      	ldr	r5, [pc, #100]	; (4938 <xTimerGenericCommand+0x70>)
    48d2:	447d      	add	r5, pc
    48d4:	68ae      	ldr	r6, [r5, #8]
    48d6:	2e00      	cmp	r6, #0
    48d8:	d028      	beq.n	492c <xTimerGenericCommand+0x64>
	{
		/* Send a command to the timer service task to start the xTimer timer. */
		xMessage.xMessageID = xCommandID;
    48da:	9103      	str	r1, [sp, #12]
		xMessage.u.xTimerParameters.xMessageValue = xOptionalValue;
    48dc:	9204      	str	r2, [sp, #16]
		xMessage.u.xTimerParameters.pxTimer = ( Timer_t * ) xTimer;
    48de:	9005      	str	r0, [sp, #20]

		if( xCommandID < tmrFIRST_FROM_ISR_COMMAND )
    48e0:	2905      	cmp	r1, #5
    48e2:	dc1a      	bgt.n	491a <xTimerGenericCommand+0x52>
		{
			if( xTaskGetSchedulerState() == taskSCHEDULER_RUNNING )
    48e4:	4b15      	ldr	r3, [pc, #84]	; (493c <xTimerGenericCommand+0x74>)
    48e6:	58e3      	ldr	r3, [r4, r3]
    48e8:	4798      	blx	r3
    48ea:	2802      	cmp	r0, #2
    48ec:	d10a      	bne.n	4904 <xTimerGenericCommand+0x3c>
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, xTicksToWait );
    48ee:	4b14      	ldr	r3, [pc, #80]	; (4940 <xTimerGenericCommand+0x78>)
    48f0:	447b      	add	r3, pc
    48f2:	6898      	ldr	r0, [r3, #8]
    48f4:	a903      	add	r1, sp, #12
    48f6:	9a0a      	ldr	r2, [sp, #40]	; 0x28
    48f8:	2300      	movs	r3, #0
    48fa:	4d12      	ldr	r5, [pc, #72]	; (4944 <xTimerGenericCommand+0x7c>)
    48fc:	5965      	ldr	r5, [r4, r5]
    48fe:	9501      	str	r5, [sp, #4]
    4900:	47a8      	blx	r5
    4902:	e014      	b.n	492e <xTimerGenericCommand+0x66>
			}
			else
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, tmrNO_DELAY );
    4904:	4b10      	ldr	r3, [pc, #64]	; (4948 <xTimerGenericCommand+0x80>)
    4906:	447b      	add	r3, pc
    4908:	6898      	ldr	r0, [r3, #8]
    490a:	a903      	add	r1, sp, #12
    490c:	2200      	movs	r2, #0
    490e:	2300      	movs	r3, #0
    4910:	4d0c      	ldr	r5, [pc, #48]	; (4944 <xTimerGenericCommand+0x7c>)
    4912:	5965      	ldr	r5, [r4, r5]
    4914:	9501      	str	r5, [sp, #4]
    4916:	47a8      	blx	r5
    4918:	e009      	b.n	492e <xTimerGenericCommand+0x66>
			}
		}
		else
		{
			xReturn = xQueueSendToBackFromISR( xTimerQueue, &xMessage, pxHigherPriorityTaskWoken );
    491a:	1c30      	adds	r0, r6, #0
    491c:	a903      	add	r1, sp, #12
    491e:	1c1a      	adds	r2, r3, #0
    4920:	2300      	movs	r3, #0
    4922:	4d0a      	ldr	r5, [pc, #40]	; (494c <xTimerGenericCommand+0x84>)
    4924:	5965      	ldr	r5, [r4, r5]
    4926:	9501      	str	r5, [sp, #4]
    4928:	47a8      	blx	r5
    492a:	e000      	b.n	492e <xTimerGenericCommand+0x66>
}
/*-----------------------------------------------------------*/

BaseType_t xTimerGenericCommand( TimerHandle_t xTimer, const BaseType_t xCommandID, const TickType_t xOptionalValue, BaseType_t * const pxHigherPriorityTaskWoken, const TickType_t xTicksToWait )
{
BaseType_t xReturn = pdFAIL;
    492c:	2000      	movs	r0, #0
	{
		mtCOVERAGE_TEST_MARKER();
	}

	return xReturn;
}
    492e:	b006      	add	sp, #24
    4930:	bd70      	pop	{r4, r5, r6, pc}
    4932:	46c0      	nop			; (mov r8, r8)
    4934:	000011a2 	.word	0x000011a2
    4938:	1fffd43a 	.word	0x1fffd43a
    493c:	000001dc 	.word	0x000001dc
    4940:	1fffd41c 	.word	0x1fffd41c
    4944:	000000c0 	.word	0x000000c0
    4948:	1fffd406 	.word	0x1fffd406
    494c:	00000024 	.word	0x00000024

00004950 <prvSampleTimeNow>:
	return xNextExpireTime;
}
/*-----------------------------------------------------------*/

static TickType_t prvSampleTimeNow( BaseType_t * const pxTimerListsWereSwitched )
{
    4950:	b5f0      	push	{r4, r5, r6, r7, lr}
    4952:	465f      	mov	r7, fp
    4954:	4656      	mov	r6, sl
    4956:	464d      	mov	r5, r9
    4958:	4644      	mov	r4, r8
    495a:	b4f0      	push	{r4, r5, r6, r7}
    495c:	b085      	sub	sp, #20
    495e:	4682      	mov	sl, r0
    4960:	4e2b      	ldr	r6, [pc, #172]	; (4a10 <prvSampleTimeNow+0xc0>)
    4962:	447e      	add	r6, pc
TickType_t xTimeNow;
PRIVILEGED_DATA static TickType_t xLastTime = ( TickType_t ) 0U; /*lint !e956 Variable is only accessible to one task. */

	xTimeNow = xTaskGetTickCount();
    4964:	4b2b      	ldr	r3, [pc, #172]	; (4a14 <prvSampleTimeNow+0xc4>)
    4966:	58f3      	ldr	r3, [r6, r3]
    4968:	4798      	blx	r3
    496a:	4681      	mov	r9, r0

	if( xTimeNow < xLastTime )
    496c:	4b2a      	ldr	r3, [pc, #168]	; (4a18 <prvSampleTimeNow+0xc8>)
    496e:	447b      	add	r3, pc
    4970:	6b5b      	ldr	r3, [r3, #52]	; 0x34
    4972:	4298      	cmp	r0, r3
    4974:	d23d      	bcs.n	49f2 <prvSampleTimeNow+0xa2>

	/* The tick count has overflowed.  The timer lists must be switched.
	If there are any timers still referenced from the current timer list
	then they must have expired and should be processed before the lists
	are switched. */
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
    4976:	4929      	ldr	r1, [pc, #164]	; (4a1c <prvSampleTimeNow+0xcc>)
    4978:	4479      	add	r1, pc
    497a:	4688      	mov	r8, r1
				listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
				vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
			}
			else
			{
				xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
    497c:	2200      	movs	r2, #0
    497e:	4693      	mov	fp, r2
			xReloadTime = ( xNextExpireTime + pxTimer->xTimerPeriodInTicks );
			if( xReloadTime > xNextExpireTime )
			{
				listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xReloadTime );
				listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
				vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
    4980:	4c27      	ldr	r4, [pc, #156]	; (4a20 <prvSampleTimeNow+0xd0>)
    4982:	447c      	add	r4, pc
    4984:	9403      	str	r4, [sp, #12]
    4986:	e026      	b.n	49d6 <prvSampleTimeNow+0x86>
	If there are any timers still referenced from the current timer list
	then they must have expired and should be processed before the lists
	are switched. */
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
    4988:	68db      	ldr	r3, [r3, #12]
    498a:	681f      	ldr	r7, [r3, #0]

		/* Remove the timer from the list. */
		pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList );
    498c:	68dc      	ldr	r4, [r3, #12]
		( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
    498e:	1d25      	adds	r5, r4, #4
    4990:	1c28      	adds	r0, r5, #0
    4992:	4b24      	ldr	r3, [pc, #144]	; (4a24 <prvSampleTimeNow+0xd4>)
    4994:	58f3      	ldr	r3, [r6, r3]
    4996:	4798      	blx	r3
		traceTIMER_EXPIRED( pxTimer );

		/* Execute its callback, then send a command to restart the timer if
		it is an auto-reload timer.  It cannot be restarted here as the lists
		have not yet been switched. */
		pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
    4998:	1c20      	adds	r0, r4, #0
    499a:	6a61      	ldr	r1, [r4, #36]	; 0x24
    499c:	4788      	blx	r1

		if( pxTimer->uxAutoReload == ( UBaseType_t ) pdTRUE )
    499e:	69e2      	ldr	r2, [r4, #28]
    49a0:	2a01      	cmp	r2, #1
    49a2:	d118      	bne.n	49d6 <prvSampleTimeNow+0x86>
			the timer going into the same timer list then it has already expired
			and the timer should be re-inserted into the current list so it is
			processed again within this loop.  Otherwise a command should be sent
			to restart the timer to ensure it is only inserted into a list after
			the lists have been swapped. */
			xReloadTime = ( xNextExpireTime + pxTimer->xTimerPeriodInTicks );
    49a4:	69a1      	ldr	r1, [r4, #24]
    49a6:	187b      	adds	r3, r7, r1
			if( xReloadTime > xNextExpireTime )
    49a8:	42bb      	cmp	r3, r7
    49aa:	d908      	bls.n	49be <prvSampleTimeNow+0x6e>
			{
				listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xReloadTime );
    49ac:	6063      	str	r3, [r4, #4]
				listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
    49ae:	6124      	str	r4, [r4, #16]
				vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
    49b0:	9c03      	ldr	r4, [sp, #12]
    49b2:	6860      	ldr	r0, [r4, #4]
    49b4:	1c29      	adds	r1, r5, #0
    49b6:	4b1c      	ldr	r3, [pc, #112]	; (4a28 <prvSampleTimeNow+0xd8>)
    49b8:	58f3      	ldr	r3, [r6, r3]
    49ba:	4798      	blx	r3
    49bc:	e00b      	b.n	49d6 <prvSampleTimeNow+0x86>
			}
			else
			{
				xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
    49be:	4659      	mov	r1, fp
    49c0:	9100      	str	r1, [sp, #0]
    49c2:	1c20      	adds	r0, r4, #0
    49c4:	1c3a      	adds	r2, r7, #0
    49c6:	465b      	mov	r3, fp
    49c8:	4c18      	ldr	r4, [pc, #96]	; (4a2c <prvSampleTimeNow+0xdc>)
    49ca:	5934      	ldr	r4, [r6, r4]
    49cc:	47a0      	blx	r4
				configASSERT( xResult );
    49ce:	2800      	cmp	r0, #0
    49d0:	d101      	bne.n	49d6 <prvSampleTimeNow+0x86>
    49d2:	b672      	cpsid	i
    49d4:	e7fe      	b.n	49d4 <prvSampleTimeNow+0x84>

	/* The tick count has overflowed.  The timer lists must be switched.
	If there are any timers still referenced from the current timer list
	then they must have expired and should be processed before the lists
	are switched. */
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
    49d6:	4642      	mov	r2, r8
    49d8:	6853      	ldr	r3, [r2, #4]
    49da:	681c      	ldr	r4, [r3, #0]
    49dc:	2c00      	cmp	r4, #0
    49de:	d1d3      	bne.n	4988 <prvSampleTimeNow+0x38>
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxTemp = pxCurrentTimerList;
	pxCurrentTimerList = pxOverflowTimerList;
    49e0:	4a13      	ldr	r2, [pc, #76]	; (4a30 <prvSampleTimeNow+0xe0>)
    49e2:	447a      	add	r2, pc
    49e4:	6811      	ldr	r1, [r2, #0]
    49e6:	6051      	str	r1, [r2, #4]
	pxOverflowTimerList = pxTemp;
    49e8:	6013      	str	r3, [r2, #0]
	xTimeNow = xTaskGetTickCount();

	if( xTimeNow < xLastTime )
	{
		prvSwitchTimerLists();
		*pxTimerListsWereSwitched = pdTRUE;
    49ea:	2301      	movs	r3, #1
    49ec:	4652      	mov	r2, sl
    49ee:	6013      	str	r3, [r2, #0]
    49f0:	e002      	b.n	49f8 <prvSampleTimeNow+0xa8>
	}
	else
	{
		*pxTimerListsWereSwitched = pdFALSE;
    49f2:	2300      	movs	r3, #0
    49f4:	4654      	mov	r4, sl
    49f6:	6023      	str	r3, [r4, #0]
	}

	xLastTime = xTimeNow;
    49f8:	4b0e      	ldr	r3, [pc, #56]	; (4a34 <prvSampleTimeNow+0xe4>)
    49fa:	447b      	add	r3, pc
    49fc:	4649      	mov	r1, r9
    49fe:	6359      	str	r1, [r3, #52]	; 0x34

	return xTimeNow;
}
    4a00:	4648      	mov	r0, r9
    4a02:	b005      	add	sp, #20
    4a04:	bc3c      	pop	{r2, r3, r4, r5}
    4a06:	4690      	mov	r8, r2
    4a08:	4699      	mov	r9, r3
    4a0a:	46a2      	mov	sl, r4
    4a0c:	46ab      	mov	fp, r5
    4a0e:	bdf0      	pop	{r4, r5, r6, r7, pc}
    4a10:	0000110e 	.word	0x0000110e
    4a14:	000000bc 	.word	0x000000bc
    4a18:	1fffd39e 	.word	0x1fffd39e
    4a1c:	1fffd394 	.word	0x1fffd394
    4a20:	1fffd38a 	.word	0x1fffd38a
    4a24:	000000f4 	.word	0x000000f4
    4a28:	0000013c 	.word	0x0000013c
    4a2c:	00000118 	.word	0x00000118
    4a30:	1fffd32a 	.word	0x1fffd32a
    4a34:	1fffd312 	.word	0x1fffd312

00004a38 <prvTimerTask>:
	pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
}
/*-----------------------------------------------------------*/

static void prvTimerTask( void *pvParameters )
{
    4a38:	b5f0      	push	{r4, r5, r6, r7, lr}
    4a3a:	465f      	mov	r7, fp
    4a3c:	4656      	mov	r6, sl
    4a3e:	464d      	mov	r5, r9
    4a40:	4644      	mov	r4, r8
    4a42:	b4f0      	push	{r4, r5, r6, r7}
    4a44:	b089      	sub	sp, #36	; 0x24
    4a46:	4869      	ldr	r0, [pc, #420]	; (4bec <prvTimerTask+0x1b4>)
    4a48:	4478      	add	r0, pc
    4a4a:	4683      	mov	fp, r0
	the timer with the nearest expiry time will expire.  If there are no
	active timers then just set the next expire time to 0.  That will cause
	this task to unblock when the tick count overflows, at which point the
	timer lists will be switched and the next expiry time can be
	re-assessed.  */
	*pxListWasEmpty = listLIST_IS_EMPTY( pxCurrentTimerList );
    4a4c:	4968      	ldr	r1, [pc, #416]	; (4bf0 <prvTimerTask+0x1b8>)
    4a4e:	4479      	add	r1, pc
    4a50:	4689      	mov	r9, r1
		/* Obtain the time now to make an assessment as to whether the timer
		has expired or not.  If obtaining the time causes the lists to switch
		then don't process this timer as any timers that remained in the list
		when the lists were switched will have been processed within the
		prvSampleTimeNow() function. */
		xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
    4a52:	ac05      	add	r4, sp, #20
    4a54:	4a67      	ldr	r2, [pc, #412]	; (4bf4 <prvTimerTask+0x1bc>)
    4a56:	447a      	add	r2, pc
    4a58:	4692      	mov	sl, r2
	the timer with the nearest expiry time will expire.  If there are no
	active timers then just set the next expire time to 0.  That will cause
	this task to unblock when the tick count overflows, at which point the
	timer lists will be switched and the next expiry time can be
	re-assessed.  */
	*pxListWasEmpty = listLIST_IS_EMPTY( pxCurrentTimerList );
    4a5a:	464d      	mov	r5, r9
    4a5c:	686b      	ldr	r3, [r5, #4]
	if( *pxListWasEmpty == pdFALSE )
    4a5e:	681e      	ldr	r6, [r3, #0]
    4a60:	2e00      	cmp	r6, #0
    4a62:	d100      	bne.n	4a66 <prvTimerTask+0x2e>
    4a64:	e0b5      	b.n	4bd2 <prvTimerTask+0x19a>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
    4a66:	68db      	ldr	r3, [r3, #12]
    4a68:	681d      	ldr	r5, [r3, #0]
static void prvProcessTimerOrBlockTask( const TickType_t xNextExpireTime, const BaseType_t xListWasEmpty )
{
TickType_t xTimeNow;
BaseType_t xTimerListsWereSwitched;

	vTaskSuspendAll();
    4a6a:	4b63      	ldr	r3, [pc, #396]	; (4bf8 <prvTimerTask+0x1c0>)
    4a6c:	465f      	mov	r7, fp
    4a6e:	58fb      	ldr	r3, [r7, r3]
    4a70:	4798      	blx	r3
		/* Obtain the time now to make an assessment as to whether the timer
		has expired or not.  If obtaining the time causes the lists to switch
		then don't process this timer as any timers that remained in the list
		when the lists were switched will have been processed within the
		prvSampleTimeNow() function. */
		xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
    4a72:	1c20      	adds	r0, r4, #0
    4a74:	4b61      	ldr	r3, [pc, #388]	; (4bfc <prvTimerTask+0x1c4>)
    4a76:	447b      	add	r3, pc
    4a78:	4798      	blx	r3
    4a7a:	1c06      	adds	r6, r0, #0
		if( xTimerListsWereSwitched == pdFALSE )
    4a7c:	9805      	ldr	r0, [sp, #20]
    4a7e:	2800      	cmp	r0, #0
    4a80:	d140      	bne.n	4b04 <prvTimerTask+0xcc>
		{
			/* The tick count has not overflowed, has the timer expired? */
			if( ( xListWasEmpty == pdFALSE ) && ( xNextExpireTime <= xTimeNow ) )
    4a82:	42b5      	cmp	r5, r6
    4a84:	d82d      	bhi.n	4ae2 <prvTimerTask+0xaa>
			{
				( void ) xTaskResumeAll();
    4a86:	4b5e      	ldr	r3, [pc, #376]	; (4c00 <prvTimerTask+0x1c8>)
    4a88:	58fb      	ldr	r3, [r7, r3]
    4a8a:	4798      	blx	r3
/*-----------------------------------------------------------*/

static void prvProcessExpiredTimer( const TickType_t xNextExpireTime, const TickType_t xTimeNow )
{
BaseType_t xResult;
Timer_t * const pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList );
    4a8c:	4b5d      	ldr	r3, [pc, #372]	; (4c04 <prvTimerTask+0x1cc>)
    4a8e:	447b      	add	r3, pc
    4a90:	685b      	ldr	r3, [r3, #4]
    4a92:	68db      	ldr	r3, [r3, #12]
    4a94:	68d9      	ldr	r1, [r3, #12]
    4a96:	4688      	mov	r8, r1

	/* Remove the timer from the list of active timers.  A check has already
	been performed to ensure the list is not empty. */
	( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
    4a98:	1c08      	adds	r0, r1, #0
    4a9a:	3004      	adds	r0, #4
    4a9c:	4b5a      	ldr	r3, [pc, #360]	; (4c08 <prvTimerTask+0x1d0>)
    4a9e:	58fb      	ldr	r3, [r7, r3]
    4aa0:	4798      	blx	r3
	traceTIMER_EXPIRED( pxTimer );

	/* If the timer is an auto reload timer then calculate the next
	expiry time and re-insert the timer in the list of active timers. */
	if( pxTimer->uxAutoReload == ( UBaseType_t ) pdTRUE )
    4aa2:	4642      	mov	r2, r8
    4aa4:	69d2      	ldr	r2, [r2, #28]
    4aa6:	2a01      	cmp	r2, #1
    4aa8:	d116      	bne.n	4ad8 <prvTimerTask+0xa0>
	{
		/* The timer is inserted into a list using a time relative to anything
		other than the current time.  It will therefore be inserted into the
		correct list relative to the time this task thinks it is now. */
		if( prvInsertTimerInActiveList( pxTimer, ( xNextExpireTime + pxTimer->xTimerPeriodInTicks ), xTimeNow, xNextExpireTime ) == pdTRUE )
    4aaa:	4643      	mov	r3, r8
    4aac:	699b      	ldr	r3, [r3, #24]
    4aae:	18e9      	adds	r1, r5, r3
    4ab0:	4640      	mov	r0, r8
    4ab2:	1c32      	adds	r2, r6, #0
    4ab4:	1c2b      	adds	r3, r5, #0
    4ab6:	4e55      	ldr	r6, [pc, #340]	; (4c0c <prvTimerTask+0x1d4>)
    4ab8:	447e      	add	r6, pc
    4aba:	47b0      	blx	r6
    4abc:	2801      	cmp	r0, #1
    4abe:	d10b      	bne.n	4ad8 <prvTimerTask+0xa0>
		{
			/* The timer expired before it was added to the active timer
			list.  Reload it now.  */
			xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
    4ac0:	2300      	movs	r3, #0
    4ac2:	9300      	str	r3, [sp, #0]
    4ac4:	4640      	mov	r0, r8
    4ac6:	2100      	movs	r1, #0
    4ac8:	1c2a      	adds	r2, r5, #0
    4aca:	4d51      	ldr	r5, [pc, #324]	; (4c10 <prvTimerTask+0x1d8>)
    4acc:	597d      	ldr	r5, [r7, r5]
    4ace:	47a8      	blx	r5
			configASSERT( xResult );
    4ad0:	2800      	cmp	r0, #0
    4ad2:	d101      	bne.n	4ad8 <prvTimerTask+0xa0>
    4ad4:	b672      	cpsid	i
    4ad6:	e7fe      	b.n	4ad6 <prvTimerTask+0x9e>
	{
		mtCOVERAGE_TEST_MARKER();
	}

	/* Call the timer callback. */
	pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
    4ad8:	4645      	mov	r5, r8
    4ada:	6a6b      	ldr	r3, [r5, #36]	; 0x24
    4adc:	4640      	mov	r0, r8
    4ade:	4798      	blx	r3
    4ae0:	e014      	b.n	4b0c <prvTimerTask+0xd4>
				time has not been reached yet.  This task should therefore
				block to wait for the next expire time or a command to be
				received - whichever comes first.  The following line cannot
				be reached unless xNextExpireTime > xTimeNow, except in the
				case when the current timer list is empty. */
				vQueueWaitForMessageRestricted( xTimerQueue, ( xNextExpireTime - xTimeNow ) );
    4ae2:	4b4c      	ldr	r3, [pc, #304]	; (4c14 <prvTimerTask+0x1dc>)
    4ae4:	447b      	add	r3, pc
    4ae6:	6898      	ldr	r0, [r3, #8]
    4ae8:	1ba9      	subs	r1, r5, r6
    4aea:	4b4b      	ldr	r3, [pc, #300]	; (4c18 <prvTimerTask+0x1e0>)
    4aec:	465e      	mov	r6, fp
    4aee:	58f3      	ldr	r3, [r6, r3]
    4af0:	4798      	blx	r3

				if( xTaskResumeAll() == pdFALSE )
    4af2:	4b43      	ldr	r3, [pc, #268]	; (4c00 <prvTimerTask+0x1c8>)
    4af4:	58f3      	ldr	r3, [r6, r3]
    4af6:	4798      	blx	r3
    4af8:	2800      	cmp	r0, #0
    4afa:	d107      	bne.n	4b0c <prvTimerTask+0xd4>
				{
					/* Yield to wait for either a command to arrive, or the block time
					to expire.  If a command arrived between the critical section being
					exited and this yield then the yield will not cause the task
					to block. */
					portYIELD_WITHIN_API();
    4afc:	4b47      	ldr	r3, [pc, #284]	; (4c1c <prvTimerTask+0x1e4>)
    4afe:	58f3      	ldr	r3, [r6, r3]
    4b00:	4798      	blx	r3
    4b02:	e003      	b.n	4b0c <prvTimerTask+0xd4>
				}
			}
		}
		else
		{
			( void ) xTaskResumeAll();
    4b04:	4b3e      	ldr	r3, [pc, #248]	; (4c00 <prvTimerTask+0x1c8>)
    4b06:	465f      	mov	r7, fp
    4b08:	58fb      	ldr	r3, [r7, r3]
    4b0a:	4798      	blx	r3
DaemonTaskMessage_t xMessage;
Timer_t *pxTimer;
BaseType_t xTimerListsWereSwitched, xResult;
TickType_t xTimeNow;

	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
    4b0c:	4e44      	ldr	r6, [pc, #272]	; (4c20 <prvTimerTask+0x1e8>)
    4b0e:	447e      	add	r6, pc
    4b10:	4b44      	ldr	r3, [pc, #272]	; (4c24 <prvTimerTask+0x1ec>)
    4b12:	4658      	mov	r0, fp
    4b14:	58c5      	ldr	r5, [r0, r3]
    4b16:	e054      	b.n	4bc2 <prvTimerTask+0x18a>
		}
		#endif /* INCLUDE_xTimerPendFunctionCall */

		/* Commands that are positive are timer commands rather than pended
		function calls. */
		if( xMessage.xMessageID >= ( BaseType_t ) 0 )
    4b18:	6821      	ldr	r1, [r4, #0]
    4b1a:	2900      	cmp	r1, #0
    4b1c:	db51      	blt.n	4bc2 <prvTimerTask+0x18a>
		{
			/* The messages uses the xTimerParameters member to work on a
			software timer. */
			pxTimer = xMessage.u.xTimerParameters.pxTimer;
    4b1e:	68a2      	ldr	r2, [r4, #8]
    4b20:	4690      	mov	r8, r2

			if( listIS_CONTAINED_WITHIN( NULL, &( pxTimer->xTimerListItem ) ) == pdFALSE )
    4b22:	6953      	ldr	r3, [r2, #20]
    4b24:	2b00      	cmp	r3, #0
    4b26:	d005      	beq.n	4b34 <prvTimerTask+0xfc>
			{
				/* The timer is in a list, remove it. */
				( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
    4b28:	1c10      	adds	r0, r2, #0
    4b2a:	3004      	adds	r0, #4
    4b2c:	4b36      	ldr	r3, [pc, #216]	; (4c08 <prvTimerTask+0x1d0>)
    4b2e:	465f      	mov	r7, fp
    4b30:	58fb      	ldr	r3, [r7, r3]
    4b32:	4798      	blx	r3
			it must be present in the function call.  prvSampleTimeNow() must be
			called after the message is received from xTimerQueue so there is no
			possibility of a higher priority task adding a message to the message
			queue with a time that is ahead of the timer daemon task (because it
			pre-empted the timer daemon task after the xTimeNow value was set). */
			xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
    4b34:	a804      	add	r0, sp, #16
    4b36:	4b3c      	ldr	r3, [pc, #240]	; (4c28 <prvTimerTask+0x1f0>)
    4b38:	447b      	add	r3, pc
    4b3a:	4798      	blx	r3
    4b3c:	1c03      	adds	r3, r0, #0

			switch( xMessage.xMessageID )
    4b3e:	6820      	ldr	r0, [r4, #0]
    4b40:	2809      	cmp	r0, #9
    4b42:	d83e      	bhi.n	4bc2 <prvTimerTask+0x18a>
    4b44:	f000 fdf2 	bl	572c <__gnu_thumb1_case_uqi>
    4b48:	3d050505 	.word	0x3d050505
    4b4c:	0505382a 	.word	0x0505382a
    4b50:	2a3d      	.short	0x2a3d
			    case tmrCOMMAND_START_FROM_ISR :
			    case tmrCOMMAND_RESET :
			    case tmrCOMMAND_RESET_FROM_ISR :
				case tmrCOMMAND_START_DONT_TRACE :
					/* Start or restart a timer. */
					if( prvInsertTimerInActiveList( pxTimer,  xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, xTimeNow, xMessage.u.xTimerParameters.xMessageValue ) == pdTRUE )
    4b52:	6867      	ldr	r7, [r4, #4]
    4b54:	4640      	mov	r0, r8
    4b56:	6980      	ldr	r0, [r0, #24]
    4b58:	1839      	adds	r1, r7, r0
    4b5a:	4640      	mov	r0, r8
    4b5c:	1c1a      	adds	r2, r3, #0
    4b5e:	1c3b      	adds	r3, r7, #0
    4b60:	4f32      	ldr	r7, [pc, #200]	; (4c2c <prvTimerTask+0x1f4>)
    4b62:	447f      	add	r7, pc
    4b64:	47b8      	blx	r7
    4b66:	2801      	cmp	r0, #1
    4b68:	d12b      	bne.n	4bc2 <prvTimerTask+0x18a>
					{
						/* The timer expired before it was added to the active
						timer list.  Process it now. */
						pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
    4b6a:	4640      	mov	r0, r8
    4b6c:	6a41      	ldr	r1, [r0, #36]	; 0x24
    4b6e:	4788      	blx	r1
						traceTIMER_EXPIRED( pxTimer );

						if( pxTimer->uxAutoReload == ( UBaseType_t ) pdTRUE )
    4b70:	4642      	mov	r2, r8
    4b72:	69d2      	ldr	r2, [r2, #28]
    4b74:	2a01      	cmp	r2, #1
    4b76:	d124      	bne.n	4bc2 <prvTimerTask+0x18a>
						{
							xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, NULL, tmrNO_DELAY );
    4b78:	4643      	mov	r3, r8
    4b7a:	699b      	ldr	r3, [r3, #24]
    4b7c:	6867      	ldr	r7, [r4, #4]
    4b7e:	19da      	adds	r2, r3, r7
    4b80:	2300      	movs	r3, #0
    4b82:	9300      	str	r3, [sp, #0]
    4b84:	4640      	mov	r0, r8
    4b86:	2100      	movs	r1, #0
    4b88:	4f21      	ldr	r7, [pc, #132]	; (4c10 <prvTimerTask+0x1d8>)
    4b8a:	46bc      	mov	ip, r7
    4b8c:	465f      	mov	r7, fp
    4b8e:	4467      	add	r7, ip
    4b90:	683f      	ldr	r7, [r7, #0]
    4b92:	47b8      	blx	r7
							configASSERT( xResult );
    4b94:	2800      	cmp	r0, #0
    4b96:	d114      	bne.n	4bc2 <prvTimerTask+0x18a>
    4b98:	b672      	cpsid	i
    4b9a:	e7fe      	b.n	4b9a <prvTimerTask+0x162>
					There is nothing to do here. */
					break;

				case tmrCOMMAND_CHANGE_PERIOD :
				case tmrCOMMAND_CHANGE_PERIOD_FROM_ISR :
					pxTimer->xTimerPeriodInTicks = xMessage.u.xTimerParameters.xMessageValue;
    4b9c:	6861      	ldr	r1, [r4, #4]
    4b9e:	4640      	mov	r0, r8
    4ba0:	6181      	str	r1, [r0, #24]
					configASSERT( ( pxTimer->xTimerPeriodInTicks > 0 ) );
    4ba2:	2900      	cmp	r1, #0
    4ba4:	d101      	bne.n	4baa <prvTimerTask+0x172>
    4ba6:	b672      	cpsid	i
    4ba8:	e7fe      	b.n	4ba8 <prvTimerTask+0x170>
					longer or shorter than the old one.  The command time is
					therefore set to the current time, and as the period cannot be
					zero the next expiry time can only be in the future, meaning
					(unlike for the xTimerStart() case above) there is no fail case
					that needs to be handled here. */
					( void ) prvInsertTimerInActiveList( pxTimer, ( xTimeNow + pxTimer->xTimerPeriodInTicks ), xTimeNow, xTimeNow );
    4baa:	1859      	adds	r1, r3, r1
    4bac:	4640      	mov	r0, r8
    4bae:	1c1a      	adds	r2, r3, #0
    4bb0:	4f1f      	ldr	r7, [pc, #124]	; (4c30 <prvTimerTask+0x1f8>)
    4bb2:	447f      	add	r7, pc
    4bb4:	47b8      	blx	r7
    4bb6:	e004      	b.n	4bc2 <prvTimerTask+0x18a>
					break;

				case tmrCOMMAND_DELETE :
					/* The timer has already been removed from the active list,
					just free up the memory. */
					vPortFree( pxTimer );
    4bb8:	4640      	mov	r0, r8
    4bba:	4b1e      	ldr	r3, [pc, #120]	; (4c34 <prvTimerTask+0x1fc>)
    4bbc:	4659      	mov	r1, fp
    4bbe:	58cb      	ldr	r3, [r1, r3]
    4bc0:	4798      	blx	r3
DaemonTaskMessage_t xMessage;
Timer_t *pxTimer;
BaseType_t xTimerListsWereSwitched, xResult;
TickType_t xTimeNow;

	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
    4bc2:	68b0      	ldr	r0, [r6, #8]
    4bc4:	1c21      	adds	r1, r4, #0
    4bc6:	2200      	movs	r2, #0
    4bc8:	2300      	movs	r3, #0
    4bca:	47a8      	blx	r5
    4bcc:	2800      	cmp	r0, #0
    4bce:	d1a3      	bne.n	4b18 <prvTimerTask+0xe0>
    4bd0:	e743      	b.n	4a5a <prvTimerTask+0x22>
static void prvProcessTimerOrBlockTask( const TickType_t xNextExpireTime, const BaseType_t xListWasEmpty )
{
TickType_t xTimeNow;
BaseType_t xTimerListsWereSwitched;

	vTaskSuspendAll();
    4bd2:	4b09      	ldr	r3, [pc, #36]	; (4bf8 <prvTimerTask+0x1c0>)
    4bd4:	465a      	mov	r2, fp
    4bd6:	58d3      	ldr	r3, [r2, r3]
    4bd8:	4798      	blx	r3
		/* Obtain the time now to make an assessment as to whether the timer
		has expired or not.  If obtaining the time causes the lists to switch
		then don't process this timer as any timers that remained in the list
		when the lists were switched will have been processed within the
		prvSampleTimeNow() function. */
		xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
    4bda:	1c20      	adds	r0, r4, #0
    4bdc:	47d0      	blx	sl
    4bde:	1c06      	adds	r6, r0, #0
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
	}
	else
	{
		/* Ensure the task unblocks when the tick count rolls over. */
		xNextExpireTime = ( TickType_t ) 0U;
    4be0:	2500      	movs	r5, #0
		has expired or not.  If obtaining the time causes the lists to switch
		then don't process this timer as any timers that remained in the list
		when the lists were switched will have been processed within the
		prvSampleTimeNow() function. */
		xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
		if( xTimerListsWereSwitched == pdFALSE )
    4be2:	9b05      	ldr	r3, [sp, #20]
    4be4:	42ab      	cmp	r3, r5
    4be6:	d100      	bne.n	4bea <prvTimerTask+0x1b2>
    4be8:	e77b      	b.n	4ae2 <prvTimerTask+0xaa>
    4bea:	e78b      	b.n	4b04 <prvTimerTask+0xcc>
    4bec:	00001028 	.word	0x00001028
    4bf0:	1fffd2be 	.word	0x1fffd2be
    4bf4:	fffffef7 	.word	0xfffffef7
    4bf8:	000000e8 	.word	0x000000e8
    4bfc:	fffffed7 	.word	0xfffffed7
    4c00:	0000017c 	.word	0x0000017c
    4c04:	1fffd27e 	.word	0x1fffd27e
    4c08:	000000f4 	.word	0x000000f4
    4c0c:	fffffc6d 	.word	0xfffffc6d
    4c10:	00000118 	.word	0x00000118
    4c14:	1fffd228 	.word	0x1fffd228
    4c18:	00000018 	.word	0x00000018
    4c1c:	00000124 	.word	0x00000124
    4c20:	1fffd1fe 	.word	0x1fffd1fe
    4c24:	0000019c 	.word	0x0000019c
    4c28:	fffffe15 	.word	0xfffffe15
    4c2c:	fffffbc3 	.word	0xfffffbc3
    4c30:	fffffb73 	.word	0xfffffb73
    4c34:	0000006c 	.word	0x0000006c

00004c38 <Dummy_Handler>:

/**
 * \brief Default interrupt handler for unused IRQs.
 */
void Dummy_Handler(void)
{
    4c38:	e7fe      	b.n	4c38 <Dummy_Handler>
    4c3a:	46c0      	nop			; (mov r8, r8)

00004c3c <Reset_Handler>:
/**
 * \brief This is the code that gets called on processor reset.
 * To initialize the device, and call the main() routine.
 */
void Reset_Handler(void)
{
    4c3c:	b5f0      	push	{r4, r5, r6, r7, lr}
    4c3e:	b083      	sub	sp, #12
    4c40:	4c3b      	ldr	r4, [pc, #236]	; (4d30 <Reset_Handler+0xf4>)
    4c42:	447c      	add	r4, pc

        /* Initialize the relocate segment */
        pSrc = &_etext;
        pDest = &_srelocate;

        if (pSrc != pDest) {
    4c44:	4b3b      	ldr	r3, [pc, #236]	; (4d34 <Reset_Handler+0xf8>)
    4c46:	58e3      	ldr	r3, [r4, r3]
    4c48:	9300      	str	r3, [sp, #0]
    4c4a:	4b3b      	ldr	r3, [pc, #236]	; (4d38 <Reset_Handler+0xfc>)
    4c4c:	58e3      	ldr	r3, [r4, r3]
    4c4e:	9800      	ldr	r0, [sp, #0]
    4c50:	4298      	cmp	r0, r3
    4c52:	d007      	beq.n	4c64 <Reset_Handler+0x28>
                for (; pDest < &_erelocate;) {
    4c54:	4b38      	ldr	r3, [pc, #224]	; (4d38 <Reset_Handler+0xfc>)
    4c56:	58e3      	ldr	r3, [r4, r3]
    4c58:	9300      	str	r3, [sp, #0]
    4c5a:	4b38      	ldr	r3, [pc, #224]	; (4d3c <Reset_Handler+0x100>)
    4c5c:	58e3      	ldr	r3, [r4, r3]
    4c5e:	9a00      	ldr	r2, [sp, #0]
    4c60:	429a      	cmp	r2, r3
    4c62:	d308      	bcc.n	4c76 <Reset_Handler+0x3a>
                        *pDest++ = *pSrc++;
                }
        }

        /* Clear the zero segment */
        for (pDest = &_szero; pDest < &_ezero;) {
    4c64:	4b36      	ldr	r3, [pc, #216]	; (4d40 <Reset_Handler+0x104>)
    4c66:	58e3      	ldr	r3, [r4, r3]
    4c68:	9300      	str	r3, [sp, #0]
    4c6a:	4b36      	ldr	r3, [pc, #216]	; (4d44 <Reset_Handler+0x108>)
    4c6c:	58e3      	ldr	r3, [r4, r3]
    4c6e:	9d00      	ldr	r5, [sp, #0]
    4c70:	429d      	cmp	r5, r3
    4c72:	d318      	bcc.n	4ca6 <Reset_Handler+0x6a>
    4c74:	e026      	b.n	4cc4 <Reset_Handler+0x88>
    4c76:	4b31      	ldr	r3, [pc, #196]	; (4d3c <Reset_Handler+0x100>)
    4c78:	58e3      	ldr	r3, [r4, r3]
    4c7a:	9300      	str	r3, [sp, #0]
    4c7c:	4b2e      	ldr	r3, [pc, #184]	; (4d38 <Reset_Handler+0xfc>)
    4c7e:	58e3      	ldr	r3, [r4, r3]
    4c80:	43d9      	mvns	r1, r3
    4c82:	9800      	ldr	r0, [sp, #0]
    4c84:	1809      	adds	r1, r1, r0
    4c86:	0889      	lsrs	r1, r1, #2
    4c88:	3101      	adds	r1, #1
    4c8a:	0089      	lsls	r1, r1, #2
        /* Initialize the relocate segment */
        pSrc = &_etext;
        pDest = &_srelocate;

        if (pSrc != pDest) {
                for (; pDest < &_erelocate;) {
    4c8c:	2300      	movs	r3, #0
                        *pDest++ = *pSrc++;
    4c8e:	4a2a      	ldr	r2, [pc, #168]	; (4d38 <Reset_Handler+0xfc>)
    4c90:	58a2      	ldr	r2, [r4, r2]
    4c92:	9201      	str	r2, [sp, #4]
    4c94:	4a27      	ldr	r2, [pc, #156]	; (4d34 <Reset_Handler+0xf8>)
    4c96:	58a2      	ldr	r2, [r4, r2]
    4c98:	58d0      	ldr	r0, [r2, r3]
    4c9a:	9d01      	ldr	r5, [sp, #4]
    4c9c:	50e8      	str	r0, [r5, r3]
    4c9e:	3304      	adds	r3, #4
        /* Initialize the relocate segment */
        pSrc = &_etext;
        pDest = &_srelocate;

        if (pSrc != pDest) {
                for (; pDest < &_erelocate;) {
    4ca0:	428b      	cmp	r3, r1
    4ca2:	d1f9      	bne.n	4c98 <Reset_Handler+0x5c>
    4ca4:	e7de      	b.n	4c64 <Reset_Handler+0x28>
    4ca6:	4b26      	ldr	r3, [pc, #152]	; (4d40 <Reset_Handler+0x104>)
    4ca8:	58e3      	ldr	r3, [r4, r3]
    4caa:	1d1a      	adds	r2, r3, #4
    4cac:	4925      	ldr	r1, [pc, #148]	; (4d44 <Reset_Handler+0x108>)
    4cae:	5861      	ldr	r1, [r4, r1]
    4cb0:	9100      	str	r1, [sp, #0]
    4cb2:	3103      	adds	r1, #3
    4cb4:	1a89      	subs	r1, r1, r2
    4cb6:	0889      	lsrs	r1, r1, #2
    4cb8:	0089      	lsls	r1, r1, #2
    4cba:	1852      	adds	r2, r2, r1
                }
        }

        /* Clear the zero segment */
        for (pDest = &_szero; pDest < &_ezero;) {
                *pDest++ = 0;
    4cbc:	2100      	movs	r1, #0
    4cbe:	c302      	stmia	r3!, {r1}
                        *pDest++ = *pSrc++;
                }
        }

        /* Clear the zero segment */
        for (pDest = &_szero; pDest < &_ezero;) {
    4cc0:	4293      	cmp	r3, r2
    4cc2:	d1fc      	bne.n	4cbe <Reset_Handler+0x82>
                *pDest++ = 0;
        }

        /* Set the vector table base address */
        pSrc = (uint32_t *) & _sfixed;
        SCB->VTOR = ((uint32_t) pSrc & SCB_VTOR_TBLOFF_Msk);
    4cc4:	4b20      	ldr	r3, [pc, #128]	; (4d48 <Reset_Handler+0x10c>)
    4cc6:	58e3      	ldr	r3, [r4, r3]
    4cc8:	9300      	str	r3, [sp, #0]
    4cca:	23ff      	movs	r3, #255	; 0xff
    4ccc:	9a00      	ldr	r2, [sp, #0]
    4cce:	439a      	bics	r2, r3
    4cd0:	4b1e      	ldr	r3, [pc, #120]	; (4d4c <Reset_Handler+0x110>)
    4cd2:	609a      	str	r2, [r3, #8]

        /* Change default QOS values to have the best performance and correct USB behaviour */
        SBMATRIX->SFR[SBMATRIX_SLAVE_HMCRAMC0].reg = 2;
    4cd4:	2102      	movs	r1, #2
    4cd6:	2390      	movs	r3, #144	; 0x90
    4cd8:	005b      	lsls	r3, r3, #1
    4cda:	4a1d      	ldr	r2, [pc, #116]	; (4d50 <Reset_Handler+0x114>)
    4cdc:	50d1      	str	r1, [r2, r3]
#if defined(ID_USB)
        USB->DEVICE.QOSCTRL.bit.CQOS = 2;
    4cde:	4b1d      	ldr	r3, [pc, #116]	; (4d54 <Reset_Handler+0x118>)
    4ce0:	78d8      	ldrb	r0, [r3, #3]
    4ce2:	2103      	movs	r1, #3
    4ce4:	4388      	bics	r0, r1
    4ce6:	2202      	movs	r2, #2
    4ce8:	4310      	orrs	r0, r2
    4cea:	70d8      	strb	r0, [r3, #3]
        USB->DEVICE.QOSCTRL.bit.DQOS = 2;
    4cec:	78de      	ldrb	r6, [r3, #3]
    4cee:	250c      	movs	r5, #12
    4cf0:	43ae      	bics	r6, r5
    4cf2:	2008      	movs	r0, #8
    4cf4:	4306      	orrs	r6, r0
    4cf6:	70de      	strb	r6, [r3, #3]
#endif
        DMAC->QOSCTRL.bit.DQOS = 2;
    4cf8:	4b17      	ldr	r3, [pc, #92]	; (4d58 <Reset_Handler+0x11c>)
    4cfa:	7b9f      	ldrb	r7, [r3, #14]
    4cfc:	2630      	movs	r6, #48	; 0x30
    4cfe:	43b7      	bics	r7, r6
    4d00:	2620      	movs	r6, #32
    4d02:	433e      	orrs	r6, r7
    4d04:	739e      	strb	r6, [r3, #14]
        DMAC->QOSCTRL.bit.FQOS = 2;
    4d06:	7b9e      	ldrb	r6, [r3, #14]
    4d08:	43ae      	bics	r6, r5
    4d0a:	4330      	orrs	r0, r6
    4d0c:	7398      	strb	r0, [r3, #14]
        DMAC->QOSCTRL.bit.WRBQOS = 2;
    4d0e:	7b98      	ldrb	r0, [r3, #14]
    4d10:	4388      	bics	r0, r1
    4d12:	4302      	orrs	r2, r0
    4d14:	739a      	strb	r2, [r3, #14]

        /* Overwriting the default value of the NVMCTRL.CTRLB.MANW bit (errata reference 13134) */
        NVMCTRL->CTRLB.bit.MANW = 1;
    4d16:	4b11      	ldr	r3, [pc, #68]	; (4d5c <Reset_Handler+0x120>)
    4d18:	6859      	ldr	r1, [r3, #4]
    4d1a:	2280      	movs	r2, #128	; 0x80
    4d1c:	430a      	orrs	r2, r1
    4d1e:	605a      	str	r2, [r3, #4]

        /* Initialize the C library */
        __libc_init_array();
    4d20:	4b0f      	ldr	r3, [pc, #60]	; (4d60 <Reset_Handler+0x124>)
    4d22:	58e3      	ldr	r3, [r4, r3]
    4d24:	4798      	blx	r3

        /* Branch to main function */
        main();
    4d26:	4b0f      	ldr	r3, [pc, #60]	; (4d64 <Reset_Handler+0x128>)
    4d28:	58e3      	ldr	r3, [r4, r3]
    4d2a:	4798      	blx	r3
    4d2c:	e7fe      	b.n	4d2c <Reset_Handler+0xf0>
    4d2e:	46c0      	nop			; (mov r8, r8)
    4d30:	00000e2e 	.word	0x00000e2e
    4d34:	00000040 	.word	0x00000040
    4d38:	00000060 	.word	0x00000060
    4d3c:	000001b8 	.word	0x000001b8
    4d40:	0000004c 	.word	0x0000004c
    4d44:	0000014c 	.word	0x0000014c
    4d48:	00000030 	.word	0x00000030
    4d4c:	e000ed00 	.word	0xe000ed00
    4d50:	41007000 	.word	0x41007000
    4d54:	41005000 	.word	0x41005000
    4d58:	41004800 	.word	0x41004800
    4d5c:	41004000 	.word	0x41004000
    4d60:	000000a4 	.word	0x000000a4
    4d64:	00000134 	.word	0x00000134

00004d68 <system_clock_source_get_hz>:
 *
 * \returns Frequency of the given clock source, in Hz.
 */
uint32_t system_clock_source_get_hz(
		const enum system_clock_source clock_source)
{
    4d68:	b500      	push	{lr}
    4d6a:	b083      	sub	sp, #12
    4d6c:	4b23      	ldr	r3, [pc, #140]	; (4dfc <system_clock_source_get_hz+0x94>)
    4d6e:	447b      	add	r3, pc
	switch (clock_source) {
    4d70:	2808      	cmp	r0, #8
    4d72:	d83e      	bhi.n	4df2 <system_clock_source_get_hz+0x8a>
    4d74:	f000 fcda 	bl	572c <__gnu_thumb1_case_uqi>
    4d78:	053d3d08 	.word	0x053d3d08
    4d7c:	180c1405 	.word	0x180c1405
    4d80:	33          	.byte	0x33
    4d81:	00          	.byte	0x00

	case SYSTEM_CLOCK_SOURCE_OSC8M:
		return 8000000UL >> SYSCTRL->OSC8M.bit.PRESC;

	case SYSTEM_CLOCK_SOURCE_OSC32K:
		return 32768UL;
    4d82:	2080      	movs	r0, #128	; 0x80
    4d84:	0200      	lsls	r0, r0, #8
    4d86:	e037      	b.n	4df8 <system_clock_source_get_hz+0x90>
uint32_t system_clock_source_get_hz(
		const enum system_clock_source clock_source)
{
	switch (clock_source) {
	case SYSTEM_CLOCK_SOURCE_XOSC:
		return _system_clock_inst.xosc.frequency;
    4d88:	4b1d      	ldr	r3, [pc, #116]	; (4e00 <system_clock_source_get_hz+0x98>)
    4d8a:	447b      	add	r3, pc
    4d8c:	6918      	ldr	r0, [r3, #16]
    4d8e:	e033      	b.n	4df8 <system_clock_source_get_hz+0x90>

	case SYSTEM_CLOCK_SOURCE_OSC8M:
		return 8000000UL >> SYSCTRL->OSC8M.bit.PRESC;
    4d90:	4b1c      	ldr	r3, [pc, #112]	; (4e04 <system_clock_source_get_hz+0x9c>)
    4d92:	6a18      	ldr	r0, [r3, #32]
    4d94:	0580      	lsls	r0, r0, #22
    4d96:	0f80      	lsrs	r0, r0, #30
    4d98:	4b1b      	ldr	r3, [pc, #108]	; (4e08 <system_clock_source_get_hz+0xa0>)
    4d9a:	40c3      	lsrs	r3, r0
    4d9c:	1c18      	adds	r0, r3, #0
    4d9e:	e02b      	b.n	4df8 <system_clock_source_get_hz+0x90>

	case SYSTEM_CLOCK_SOURCE_ULP32K:
		return 32768UL;

	case SYSTEM_CLOCK_SOURCE_XOSC32K:
		return _system_clock_inst.xosc32k.frequency;
    4da0:	4b1a      	ldr	r3, [pc, #104]	; (4e0c <system_clock_source_get_hz+0xa4>)
    4da2:	447b      	add	r3, pc
    4da4:	6958      	ldr	r0, [r3, #20]
    4da6:	e027      	b.n	4df8 <system_clock_source_get_hz+0x90>

	case SYSTEM_CLOCK_SOURCE_DFLL:

		/* Check if the DFLL has been configured */
		if (!(_system_clock_inst.dfll.control & SYSCTRL_DFLLCTRL_ENABLE))
    4da8:	4a19      	ldr	r2, [pc, #100]	; (4e10 <system_clock_source_get_hz+0xa8>)
    4daa:	447a      	add	r2, pc
    4dac:	6812      	ldr	r2, [r2, #0]
    4dae:	2002      	movs	r0, #2
    4db0:	4010      	ands	r0, r2
    4db2:	d021      	beq.n	4df8 <system_clock_source_get_hz+0x90>
 * \internal
 * \brief Wait for sync to the DFLL control registers.
 */
static inline void _system_dfll_wait_for_sync(void)
{
	while (!(SYSCTRL->PCLKSR.reg & SYSCTRL_PCLKSR_DFLLRDY)) {
    4db4:	4813      	ldr	r0, [pc, #76]	; (4e04 <system_clock_source_get_hz+0x9c>)
    4db6:	2110      	movs	r1, #16
    4db8:	68c2      	ldr	r2, [r0, #12]
    4dba:	4211      	tst	r1, r2
    4dbc:	d0fc      	beq.n	4db8 <system_clock_source_get_hz+0x50>

		/* Make sure that the DFLL module is ready */
		_system_dfll_wait_for_sync();

		/* Check if operating in closed loop mode */
		if (_system_clock_inst.dfll.control & SYSCTRL_DFLLCTRL_MODE) {
    4dbe:	4a15      	ldr	r2, [pc, #84]	; (4e14 <system_clock_source_get_hz+0xac>)
    4dc0:	447a      	add	r2, pc
    4dc2:	6812      	ldr	r2, [r2, #0]
    4dc4:	0751      	lsls	r1, r2, #29
    4dc6:	d516      	bpl.n	4df6 <system_clock_source_get_hz+0x8e>
			return system_gclk_chan_get_hz(SYSCTRL_GCLK_ID_DFLL48) *
    4dc8:	2000      	movs	r0, #0
    4dca:	4a13      	ldr	r2, [pc, #76]	; (4e18 <system_clock_source_get_hz+0xb0>)
    4dcc:	589a      	ldr	r2, [r3, r2]
    4dce:	4790      	blx	r2
					(_system_clock_inst.dfll.mul & 0xffff);
    4dd0:	4b12      	ldr	r3, [pc, #72]	; (4e1c <system_clock_source_get_hz+0xb4>)
    4dd2:	447b      	add	r3, pc
    4dd4:	689b      	ldr	r3, [r3, #8]
    4dd6:	041b      	lsls	r3, r3, #16
    4dd8:	0c1b      	lsrs	r3, r3, #16
		/* Make sure that the DFLL module is ready */
		_system_dfll_wait_for_sync();

		/* Check if operating in closed loop mode */
		if (_system_clock_inst.dfll.control & SYSCTRL_DFLLCTRL_MODE) {
			return system_gclk_chan_get_hz(SYSCTRL_GCLK_ID_DFLL48) *
    4dda:	4358      	muls	r0, r3
    4ddc:	e00c      	b.n	4df8 <system_clock_source_get_hz+0x90>

		return 48000000UL;

#ifdef FEATURE_SYSTEM_CLOCK_DPLL
	case SYSTEM_CLOCK_SOURCE_DPLL:
		if (!(SYSCTRL->DPLLSTATUS.reg & SYSCTRL_DPLLSTATUS_ENABLE)) {
    4dde:	2350      	movs	r3, #80	; 0x50
    4de0:	4a08      	ldr	r2, [pc, #32]	; (4e04 <system_clock_source_get_hz+0x9c>)
    4de2:	5cd3      	ldrb	r3, [r2, r3]
			return 0;
    4de4:	2000      	movs	r0, #0

		return 48000000UL;

#ifdef FEATURE_SYSTEM_CLOCK_DPLL
	case SYSTEM_CLOCK_SOURCE_DPLL:
		if (!(SYSCTRL->DPLLSTATUS.reg & SYSCTRL_DPLLSTATUS_ENABLE)) {
    4de6:	075a      	lsls	r2, r3, #29
    4de8:	d506      	bpl.n	4df8 <system_clock_source_get_hz+0x90>
			return 0;
		}

		return _system_clock_inst.dpll.frequency;
    4dea:	4b0d      	ldr	r3, [pc, #52]	; (4e20 <system_clock_source_get_hz+0xb8>)
    4dec:	447b      	add	r3, pc
    4dee:	68d8      	ldr	r0, [r3, #12]
    4df0:	e002      	b.n	4df8 <system_clock_source_get_hz+0x90>
#endif

	default:
		return 0;
    4df2:	2000      	movs	r0, #0
    4df4:	e000      	b.n	4df8 <system_clock_source_get_hz+0x90>
		if (_system_clock_inst.dfll.control & SYSCTRL_DFLLCTRL_MODE) {
			return system_gclk_chan_get_hz(SYSCTRL_GCLK_ID_DFLL48) *
					(_system_clock_inst.dfll.mul & 0xffff);
		}

		return 48000000UL;
    4df6:	480b      	ldr	r0, [pc, #44]	; (4e24 <system_clock_source_get_hz+0xbc>)
#endif

	default:
		return 0;
	}
}
    4df8:	b003      	add	sp, #12
    4dfa:	bd00      	pop	{pc}
    4dfc:	00000d02 	.word	0x00000d02
    4e00:	1fffcfba 	.word	0x1fffcfba
    4e04:	40000800 	.word	0x40000800
    4e08:	007a1200 	.word	0x007a1200
    4e0c:	1fffcfa2 	.word	0x1fffcfa2
    4e10:	1fffcf9a 	.word	0x1fffcf9a
    4e14:	1fffcf84 	.word	0x1fffcf84
    4e18:	000000fc 	.word	0x000000fc
    4e1c:	1fffcf72 	.word	0x1fffcf72
    4e20:	1fffcf58 	.word	0x1fffcf58
    4e24:	02dc6c00 	.word	0x02dc6c00

00004e28 <system_clock_source_osc8m_set_config>:
 *
 * \param[in] config  OSC8M configuration structure containing the new config
 */
void system_clock_source_osc8m_set_config(
		struct system_clock_source_osc8m_config *const config)
{
    4e28:	b570      	push	{r4, r5, r6, lr}
	SYSCTRL_OSC8M_Type temp = SYSCTRL->OSC8M;
    4e2a:	4b0c      	ldr	r3, [pc, #48]	; (4e5c <system_clock_source_osc8m_set_config+0x34>)
    4e2c:	6a1c      	ldr	r4, [r3, #32]

	/* Use temporary struct to reduce register access */
	temp.bit.PRESC    = config->prescaler;
    4e2e:	7801      	ldrb	r1, [r0, #0]
	temp.bit.ONDEMAND = config->on_demand;
    4e30:	7885      	ldrb	r5, [r0, #2]
	temp.bit.RUNSTDBY = config->run_in_standby;

	SYSCTRL->OSC8M = temp;
    4e32:	7840      	ldrb	r0, [r0, #1]
    4e34:	2201      	movs	r2, #1
    4e36:	4010      	ands	r0, r2
    4e38:	0180      	lsls	r0, r0, #6
    4e3a:	2640      	movs	r6, #64	; 0x40
    4e3c:	43b4      	bics	r4, r6
    4e3e:	4304      	orrs	r4, r0
    4e40:	402a      	ands	r2, r5
    4e42:	01d0      	lsls	r0, r2, #7
    4e44:	2280      	movs	r2, #128	; 0x80
    4e46:	4394      	bics	r4, r2
    4e48:	1c22      	adds	r2, r4, #0
    4e4a:	4302      	orrs	r2, r0
    4e4c:	2003      	movs	r0, #3
    4e4e:	4001      	ands	r1, r0
    4e50:	0209      	lsls	r1, r1, #8
    4e52:	4803      	ldr	r0, [pc, #12]	; (4e60 <system_clock_source_osc8m_set_config+0x38>)
    4e54:	4002      	ands	r2, r0
    4e56:	430a      	orrs	r2, r1
    4e58:	621a      	str	r2, [r3, #32]
}
    4e5a:	bd70      	pop	{r4, r5, r6, pc}
    4e5c:	40000800 	.word	0x40000800
    4e60:	fffffcff 	.word	0xfffffcff

00004e64 <system_clock_source_xosc32k_set_config>:
 *
 * \param[in] config  XOSC32K configuration structure containing the new config
 */
void system_clock_source_xosc32k_set_config(
		struct system_clock_source_xosc32k_config *const config)
{
    4e64:	b5f0      	push	{r4, r5, r6, r7, lr}
    4e66:	465f      	mov	r7, fp
    4e68:	4656      	mov	r6, sl
    4e6a:	464d      	mov	r5, r9
    4e6c:	4644      	mov	r4, r8
    4e6e:	b4f0      	push	{r4, r5, r6, r7}
	SYSCTRL_XOSC32K_Type temp = SYSCTRL->XOSC32K;
    4e70:	4a26      	ldr	r2, [pc, #152]	; (4f0c <system_clock_source_xosc32k_set_config+0xa8>)
    4e72:	8a94      	ldrh	r4, [r2, #20]

	temp.bit.STARTUP = config->startup_time;
    4e74:	7845      	ldrb	r5, [r0, #1]

	if (config->external_clock == SYSTEM_CLOCK_EXTERNAL_CRYSTAL) {
    4e76:	7803      	ldrb	r3, [r0, #0]
    4e78:	4259      	negs	r1, r3
    4e7a:	4159      	adcs	r1, r3
    4e7c:	468a      	mov	sl, r1
		temp.bit.XTALEN = 1;
	} else {
		temp.bit.XTALEN = 0;
	}

	temp.bit.AAMPEN = config->auto_gain_control;
    4e7e:	7883      	ldrb	r3, [r0, #2]
    4e80:	469c      	mov	ip, r3
	temp.bit.EN1K = config->enable_1khz_output;
    4e82:	78c1      	ldrb	r1, [r0, #3]
    4e84:	4688      	mov	r8, r1
	temp.bit.EN32K = config->enable_32khz_output;
    4e86:	7903      	ldrb	r3, [r0, #4]
    4e88:	4699      	mov	r9, r3

	temp.bit.ONDEMAND = config->on_demand;
    4e8a:	7b46      	ldrb	r6, [r0, #13]
	temp.bit.RUNSTDBY = config->run_in_standby;
    4e8c:	7b07      	ldrb	r7, [r0, #12]
	temp.bit.WRTLOCK  = config->write_once;
    4e8e:	7b81      	ldrb	r1, [r0, #14]
    4e90:	468b      	mov	fp, r1

	/* Cache the new frequency in case the user needs to check the current
	 * operating frequency later */
	_system_clock_inst.xosc32k.frequency = config->frequency;
    4e92:	6880      	ldr	r0, [r0, #8]
    4e94:	4b1e      	ldr	r3, [pc, #120]	; (4f10 <system_clock_source_xosc32k_set_config+0xac>)
    4e96:	447b      	add	r3, pc
    4e98:	6158      	str	r0, [r3, #20]

	SYSCTRL->XOSC32K = temp;
    4e9a:	2301      	movs	r3, #1
    4e9c:	4651      	mov	r1, sl
    4e9e:	0088      	lsls	r0, r1, #2
    4ea0:	2104      	movs	r1, #4
    4ea2:	438c      	bics	r4, r1
    4ea4:	4304      	orrs	r4, r0
    4ea6:	4648      	mov	r0, r9
    4ea8:	4018      	ands	r0, r3
    4eaa:	00c0      	lsls	r0, r0, #3
    4eac:	2108      	movs	r1, #8
    4eae:	438c      	bics	r4, r1
    4eb0:	4304      	orrs	r4, r0
    4eb2:	4640      	mov	r0, r8
    4eb4:	4018      	ands	r0, r3
    4eb6:	0100      	lsls	r0, r0, #4
    4eb8:	2110      	movs	r1, #16
    4eba:	438c      	bics	r4, r1
    4ebc:	4304      	orrs	r4, r0
    4ebe:	4660      	mov	r0, ip
    4ec0:	4018      	ands	r0, r3
    4ec2:	0140      	lsls	r0, r0, #5
    4ec4:	2120      	movs	r1, #32
    4ec6:	438c      	bics	r4, r1
    4ec8:	4304      	orrs	r4, r0
    4eca:	1c18      	adds	r0, r3, #0
    4ecc:	4038      	ands	r0, r7
    4ece:	0180      	lsls	r0, r0, #6
    4ed0:	2740      	movs	r7, #64	; 0x40
    4ed2:	43bc      	bics	r4, r7
    4ed4:	4304      	orrs	r4, r0
    4ed6:	1c18      	adds	r0, r3, #0
    4ed8:	4030      	ands	r0, r6
    4eda:	01c0      	lsls	r0, r0, #7
    4edc:	2680      	movs	r6, #128	; 0x80
    4ede:	43b4      	bics	r4, r6
    4ee0:	4304      	orrs	r4, r0
    4ee2:	2007      	movs	r0, #7
    4ee4:	4028      	ands	r0, r5
    4ee6:	0200      	lsls	r0, r0, #8
    4ee8:	4d0a      	ldr	r5, [pc, #40]	; (4f14 <system_clock_source_xosc32k_set_config+0xb0>)
    4eea:	402c      	ands	r4, r5
    4eec:	4304      	orrs	r4, r0
    4eee:	4659      	mov	r1, fp
    4ef0:	400b      	ands	r3, r1
    4ef2:	0319      	lsls	r1, r3, #12
    4ef4:	4808      	ldr	r0, [pc, #32]	; (4f18 <system_clock_source_xosc32k_set_config+0xb4>)
    4ef6:	1c23      	adds	r3, r4, #0
    4ef8:	4003      	ands	r3, r0
    4efa:	430b      	orrs	r3, r1
    4efc:	8293      	strh	r3, [r2, #20]
}
    4efe:	bc3c      	pop	{r2, r3, r4, r5}
    4f00:	4690      	mov	r8, r2
    4f02:	4699      	mov	r9, r3
    4f04:	46a2      	mov	sl, r4
    4f06:	46ab      	mov	fp, r5
    4f08:	bdf0      	pop	{r4, r5, r6, r7, pc}
    4f0a:	46c0      	nop			; (mov r8, r8)
    4f0c:	40000800 	.word	0x40000800
    4f10:	1fffceae 	.word	0x1fffceae
    4f14:	fffff8ff 	.word	0xfffff8ff
    4f18:	ffffefff 	.word	0xffffefff

00004f1c <system_clock_source_dpll_set_config>:
 *
 * \param[in] config  DPLL configuration structure containing the new config
 */
void system_clock_source_dpll_set_config(
		struct system_clock_source_dpll_config *const config)
{
    4f1c:	b5f0      	push	{r4, r5, r6, r7, lr}
    4f1e:	b083      	sub	sp, #12
    4f20:	1c04      	adds	r4, r0, #0
    4f22:	4e26      	ldr	r6, [pc, #152]	; (4fbc <system_clock_source_dpll_set_config+0xa0>)
    4f24:	447e      	add	r6, pc

	uint32_t tmpldr;
	uint8_t  tmpldrfrac;
	uint32_t refclk;

	refclk = config->reference_frequency;
    4f26:	68c5      	ldr	r5, [r0, #12]

	/* Only reference clock REF1 can be divided */
	if (config->reference_clock == SYSTEM_CLOCK_SOURCE_DPLL_REFERENCE_CLOCK_XOSC) {
    4f28:	7d03      	ldrb	r3, [r0, #20]
    4f2a:	2b01      	cmp	r3, #1
    4f2c:	d107      	bne.n	4f3e <system_clock_source_dpll_set_config+0x22>
		refclk = refclk / (2 * (config->reference_divider + 1));
    4f2e:	8a01      	ldrh	r1, [r0, #16]
    4f30:	3101      	adds	r1, #1
    4f32:	0049      	lsls	r1, r1, #1
    4f34:	4b22      	ldr	r3, [pc, #136]	; (4fc0 <system_clock_source_dpll_set_config+0xa4>)
    4f36:	58f3      	ldr	r3, [r6, r3]
    4f38:	1c28      	adds	r0, r5, #0
    4f3a:	4798      	blx	r3
    4f3c:	1c05      	adds	r5, r0, #0
	}

	/* Calculate LDRFRAC and LDR */
	tmpldr = (config->output_frequency << 4) / refclk;
    4f3e:	68a3      	ldr	r3, [r4, #8]
    4f40:	0118      	lsls	r0, r3, #4
    4f42:	4b1f      	ldr	r3, [pc, #124]	; (4fc0 <system_clock_source_dpll_set_config+0xa4>)
    4f44:	58f3      	ldr	r3, [r6, r3]
    4f46:	1c29      	adds	r1, r5, #0
    4f48:	4798      	blx	r3
	tmpldrfrac = tmpldr & 0x0f;
    4f4a:	220f      	movs	r2, #15
    4f4c:	4002      	ands	r2, r0
	tmpldr = (tmpldr >> 4) - 1;
    4f4e:	0900      	lsrs	r0, r0, #4

	SYSCTRL->DPLLCTRLA.reg =
    4f50:	7866      	ldrb	r6, [r4, #1]
    4f52:	01b6      	lsls	r6, r6, #6
    4f54:	7823      	ldrb	r3, [r4, #0]
    4f56:	01db      	lsls	r3, r3, #7
    4f58:	431e      	orrs	r6, r3
    4f5a:	b2f6      	uxtb	r6, r6
    4f5c:	4b19      	ldr	r3, [pc, #100]	; (4fc4 <system_clock_source_dpll_set_config+0xa8>)
    4f5e:	2144      	movs	r1, #68	; 0x44
    4f60:	545e      	strb	r6, [r3, r1]
			((uint32_t)config->on_demand << SYSCTRL_DPLLCTRLA_ONDEMAND_Pos) |
			((uint32_t)config->run_in_standby << SYSCTRL_DPLLCTRLA_RUNSTDBY_Pos);

	SYSCTRL->DPLLRATIO.reg =
			SYSCTRL_DPLLRATIO_LDRFRAC(tmpldrfrac) |
    4f62:	0416      	lsls	r6, r2, #16
	}

	/* Calculate LDRFRAC and LDR */
	tmpldr = (config->output_frequency << 4) / refclk;
	tmpldrfrac = tmpldr & 0x0f;
	tmpldr = (tmpldr >> 4) - 1;
    4f64:	1e41      	subs	r1, r0, #1
			((uint32_t)config->on_demand << SYSCTRL_DPLLCTRLA_ONDEMAND_Pos) |
			((uint32_t)config->run_in_standby << SYSCTRL_DPLLCTRLA_RUNSTDBY_Pos);

	SYSCTRL->DPLLRATIO.reg =
			SYSCTRL_DPLLRATIO_LDRFRAC(tmpldrfrac) |
			SYSCTRL_DPLLRATIO_LDR(tmpldr);
    4f66:	0509      	lsls	r1, r1, #20
    4f68:	0d09      	lsrs	r1, r1, #20
	SYSCTRL->DPLLCTRLA.reg =
			((uint32_t)config->on_demand << SYSCTRL_DPLLCTRLA_ONDEMAND_Pos) |
			((uint32_t)config->run_in_standby << SYSCTRL_DPLLCTRLA_RUNSTDBY_Pos);

	SYSCTRL->DPLLRATIO.reg =
			SYSCTRL_DPLLRATIO_LDRFRAC(tmpldrfrac) |
    4f6a:	4331      	orrs	r1, r6

	SYSCTRL->DPLLCTRLA.reg =
			((uint32_t)config->on_demand << SYSCTRL_DPLLCTRLA_ONDEMAND_Pos) |
			((uint32_t)config->run_in_standby << SYSCTRL_DPLLCTRLA_RUNSTDBY_Pos);

	SYSCTRL->DPLLRATIO.reg =
    4f6c:	6499      	str	r1, [r3, #72]	; 0x48
	SYSCTRL->DPLLCTRLB.reg =
			SYSCTRL_DPLLCTRLB_DIV(config->reference_divider) |
			((uint32_t)config->lock_bypass << SYSCTRL_DPLLCTRLB_LBYPASS_Pos) |
			SYSCTRL_DPLLCTRLB_LTIME(config->lock_time) |
			SYSCTRL_DPLLCTRLB_REFCLK(config->reference_clock) |
			((uint32_t)config->wake_up_fast << SYSCTRL_DPLLCTRLB_WUF_Pos) |
    4f6e:	78e6      	ldrb	r6, [r4, #3]
    4f70:	00f6      	lsls	r6, r6, #3
			SYSCTRL_DPLLRATIO_LDRFRAC(tmpldrfrac) |
			SYSCTRL_DPLLRATIO_LDR(tmpldr);

	SYSCTRL->DPLLCTRLB.reg =
			SYSCTRL_DPLLCTRLB_DIV(config->reference_divider) |
			((uint32_t)config->lock_bypass << SYSCTRL_DPLLCTRLB_LBYPASS_Pos) |
    4f72:	78a1      	ldrb	r1, [r4, #2]
    4f74:	0309      	lsls	r1, r1, #12
	SYSCTRL->DPLLRATIO.reg =
			SYSCTRL_DPLLRATIO_LDRFRAC(tmpldrfrac) |
			SYSCTRL_DPLLRATIO_LDR(tmpldr);

	SYSCTRL->DPLLCTRLB.reg =
			SYSCTRL_DPLLCTRLB_DIV(config->reference_divider) |
    4f76:	4331      	orrs	r1, r6
			((uint32_t)config->lock_bypass << SYSCTRL_DPLLCTRLB_LBYPASS_Pos) |
			SYSCTRL_DPLLCTRLB_LTIME(config->lock_time) |
			SYSCTRL_DPLLCTRLB_REFCLK(config->reference_clock) |
			((uint32_t)config->wake_up_fast << SYSCTRL_DPLLCTRLB_WUF_Pos) |
			((uint32_t)config->low_power_enable << SYSCTRL_DPLLCTRLB_LPEN_Pos) |
    4f78:	7926      	ldrb	r6, [r4, #4]
    4f7a:	00b6      	lsls	r6, r6, #2
			SYSCTRL_DPLLRATIO_LDRFRAC(tmpldrfrac) |
			SYSCTRL_DPLLRATIO_LDR(tmpldr);

	SYSCTRL->DPLLCTRLB.reg =
			SYSCTRL_DPLLCTRLB_DIV(config->reference_divider) |
			((uint32_t)config->lock_bypass << SYSCTRL_DPLLCTRLB_LBYPASS_Pos) |
    4f7c:	4331      	orrs	r1, r6
			SYSCTRL_DPLLCTRLB_LTIME(config->lock_time) |
			SYSCTRL_DPLLCTRLB_REFCLK(config->reference_clock) |
			((uint32_t)config->wake_up_fast << SYSCTRL_DPLLCTRLB_WUF_Pos) |
			((uint32_t)config->low_power_enable << SYSCTRL_DPLLCTRLB_LPEN_Pos) |
			SYSCTRL_DPLLCTRLB_FILTER(config->filter);
    4f7e:	7ca6      	ldrb	r6, [r4, #18]
    4f80:	2703      	movs	r7, #3
    4f82:	403e      	ands	r6, r7
			SYSCTRL_DPLLRATIO_LDR(tmpldr);

	SYSCTRL->DPLLCTRLB.reg =
			SYSCTRL_DPLLCTRLB_DIV(config->reference_divider) |
			((uint32_t)config->lock_bypass << SYSCTRL_DPLLCTRLB_LBYPASS_Pos) |
			SYSCTRL_DPLLCTRLB_LTIME(config->lock_time) |
    4f84:	4331      	orrs	r1, r6
	SYSCTRL->DPLLRATIO.reg =
			SYSCTRL_DPLLRATIO_LDRFRAC(tmpldrfrac) |
			SYSCTRL_DPLLRATIO_LDR(tmpldr);

	SYSCTRL->DPLLCTRLB.reg =
			SYSCTRL_DPLLCTRLB_DIV(config->reference_divider) |
    4f86:	8a26      	ldrh	r6, [r4, #16]
    4f88:	0436      	lsls	r6, r6, #16
    4f8a:	4f0f      	ldr	r7, [pc, #60]	; (4fc8 <system_clock_source_dpll_set_config+0xac>)
    4f8c:	403e      	ands	r6, r7
			((uint32_t)config->lock_bypass << SYSCTRL_DPLLCTRLB_LBYPASS_Pos) |
			SYSCTRL_DPLLCTRLB_LTIME(config->lock_time) |
			SYSCTRL_DPLLCTRLB_REFCLK(config->reference_clock) |
    4f8e:	4331      	orrs	r1, r6
			SYSCTRL_DPLLRATIO_LDR(tmpldr);

	SYSCTRL->DPLLCTRLB.reg =
			SYSCTRL_DPLLCTRLB_DIV(config->reference_divider) |
			((uint32_t)config->lock_bypass << SYSCTRL_DPLLCTRLB_LBYPASS_Pos) |
			SYSCTRL_DPLLCTRLB_LTIME(config->lock_time) |
    4f90:	7ce7      	ldrb	r7, [r4, #19]
    4f92:	023f      	lsls	r7, r7, #8
    4f94:	26e0      	movs	r6, #224	; 0xe0
    4f96:	00f6      	lsls	r6, r6, #3
    4f98:	403e      	ands	r6, r7
			SYSCTRL_DPLLCTRLB_REFCLK(config->reference_clock) |
			((uint32_t)config->wake_up_fast << SYSCTRL_DPLLCTRLB_WUF_Pos) |
    4f9a:	4331      	orrs	r1, r6

	SYSCTRL->DPLLCTRLB.reg =
			SYSCTRL_DPLLCTRLB_DIV(config->reference_divider) |
			((uint32_t)config->lock_bypass << SYSCTRL_DPLLCTRLB_LBYPASS_Pos) |
			SYSCTRL_DPLLCTRLB_LTIME(config->lock_time) |
			SYSCTRL_DPLLCTRLB_REFCLK(config->reference_clock) |
    4f9c:	7d24      	ldrb	r4, [r4, #20]
    4f9e:	0124      	lsls	r4, r4, #4
    4fa0:	2630      	movs	r6, #48	; 0x30
    4fa2:	4034      	ands	r4, r6
			((uint32_t)config->wake_up_fast << SYSCTRL_DPLLCTRLB_WUF_Pos) |
			((uint32_t)config->low_power_enable << SYSCTRL_DPLLCTRLB_LPEN_Pos) |
    4fa4:	4321      	orrs	r1, r4

	SYSCTRL->DPLLRATIO.reg =
			SYSCTRL_DPLLRATIO_LDRFRAC(tmpldrfrac) |
			SYSCTRL_DPLLRATIO_LDR(tmpldr);

	SYSCTRL->DPLLCTRLB.reg =
    4fa6:	64d9      	str	r1, [r3, #76]	; 0x4c

	/*
	 * Fck = Fckrx * (LDR + 1 + LDRFRAC / 16)
	 */
	_system_clock_inst.dpll.frequency =
			(refclk * (((tmpldr + 1) << 4) + tmpldrfrac)) >> 4;
    4fa8:	0100      	lsls	r0, r0, #4
    4faa:	1812      	adds	r2, r2, r0
    4fac:	4355      	muls	r5, r2
    4fae:	092d      	lsrs	r5, r5, #4
			SYSCTRL_DPLLCTRLB_FILTER(config->filter);

	/*
	 * Fck = Fckrx * (LDR + 1 + LDRFRAC / 16)
	 */
	_system_clock_inst.dpll.frequency =
    4fb0:	4b06      	ldr	r3, [pc, #24]	; (4fcc <system_clock_source_dpll_set_config+0xb0>)
    4fb2:	447b      	add	r3, pc
    4fb4:	60dd      	str	r5, [r3, #12]
			(refclk * (((tmpldr + 1) << 4) + tmpldrfrac)) >> 4;
}
    4fb6:	b003      	add	sp, #12
    4fb8:	bdf0      	pop	{r4, r5, r6, r7, pc}
    4fba:	46c0      	nop			; (mov r8, r8)
    4fbc:	00000b4c 	.word	0x00000b4c
    4fc0:	00000140 	.word	0x00000140
    4fc4:	40000800 	.word	0x40000800
    4fc8:	07ff0000 	.word	0x07ff0000
    4fcc:	1fffcd92 	.word	0x1fffcd92

00004fd0 <system_clock_source_enable>:
 * \retval STATUS_ERR_INVALID_ARG  The clock source is not available on this
 *                                 device
 */
enum status_code system_clock_source_enable(
		const enum system_clock_source clock_source)
{
    4fd0:	b500      	push	{lr}
	switch (clock_source) {
    4fd2:	2808      	cmp	r0, #8
    4fd4:	d84f      	bhi.n	5076 <system_clock_source_enable+0xa6>
    4fd6:	f000 fba9 	bl	572c <__gnu_thumb1_case_uqi>
    4fda:	4e15      	.short	0x4e15
    4fdc:	1c0e054e 	.word	0x1c0e054e
    4fe0:	2307      	.short	0x2307
    4fe2:	46          	.byte	0x46
    4fe3:	00          	.byte	0x00
		break;
#endif

	case SYSTEM_CLOCK_SOURCE_ULP32K:
		/* Always enabled */
		return STATUS_OK;
    4fe4:	2000      	movs	r0, #0
    4fe6:	e047      	b.n	5078 <system_clock_source_enable+0xa8>
enum status_code system_clock_source_enable(
		const enum system_clock_source clock_source)
{
	switch (clock_source) {
	case SYSTEM_CLOCK_SOURCE_OSC8M:
		SYSCTRL->OSC8M.reg |= SYSCTRL_OSC8M_ENABLE;
    4fe8:	4b24      	ldr	r3, [pc, #144]	; (507c <system_clock_source_enable+0xac>)
    4fea:	6a19      	ldr	r1, [r3, #32]
    4fec:	2202      	movs	r2, #2
    4fee:	430a      	orrs	r2, r1
    4ff0:	621a      	str	r2, [r3, #32]
		return STATUS_OK;
    4ff2:	2000      	movs	r0, #0
    4ff4:	e040      	b.n	5078 <system_clock_source_enable+0xa8>

	case SYSTEM_CLOCK_SOURCE_OSC32K:
		SYSCTRL->OSC32K.reg |= SYSCTRL_OSC32K_ENABLE;
    4ff6:	4b21      	ldr	r3, [pc, #132]	; (507c <system_clock_source_enable+0xac>)
    4ff8:	6999      	ldr	r1, [r3, #24]
    4ffa:	2202      	movs	r2, #2
    4ffc:	430a      	orrs	r2, r1
    4ffe:	619a      	str	r2, [r3, #24]
	default:
		Assert(false);
		return STATUS_ERR_INVALID_ARG;
	}

	return STATUS_OK;
    5000:	2000      	movs	r0, #0
		SYSCTRL->OSC8M.reg |= SYSCTRL_OSC8M_ENABLE;
		return STATUS_OK;

	case SYSTEM_CLOCK_SOURCE_OSC32K:
		SYSCTRL->OSC32K.reg |= SYSCTRL_OSC32K_ENABLE;
		break;
    5002:	e039      	b.n	5078 <system_clock_source_enable+0xa8>

	case SYSTEM_CLOCK_SOURCE_XOSC:
		SYSCTRL->XOSC.reg |= SYSCTRL_XOSC_ENABLE;
    5004:	4b1d      	ldr	r3, [pc, #116]	; (507c <system_clock_source_enable+0xac>)
    5006:	8a19      	ldrh	r1, [r3, #16]
    5008:	2202      	movs	r2, #2
    500a:	430a      	orrs	r2, r1
    500c:	821a      	strh	r2, [r3, #16]
	default:
		Assert(false);
		return STATUS_ERR_INVALID_ARG;
	}

	return STATUS_OK;
    500e:	2000      	movs	r0, #0
		SYSCTRL->OSC32K.reg |= SYSCTRL_OSC32K_ENABLE;
		break;

	case SYSTEM_CLOCK_SOURCE_XOSC:
		SYSCTRL->XOSC.reg |= SYSCTRL_XOSC_ENABLE;
		break;
    5010:	e032      	b.n	5078 <system_clock_source_enable+0xa8>

	case SYSTEM_CLOCK_SOURCE_XOSC32K:
		SYSCTRL->XOSC32K.reg |= SYSCTRL_XOSC32K_ENABLE;
    5012:	4b1a      	ldr	r3, [pc, #104]	; (507c <system_clock_source_enable+0xac>)
    5014:	8a99      	ldrh	r1, [r3, #20]
    5016:	2202      	movs	r2, #2
    5018:	430a      	orrs	r2, r1
    501a:	829a      	strh	r2, [r3, #20]
	default:
		Assert(false);
		return STATUS_ERR_INVALID_ARG;
	}

	return STATUS_OK;
    501c:	2000      	movs	r0, #0
		SYSCTRL->XOSC.reg |= SYSCTRL_XOSC_ENABLE;
		break;

	case SYSTEM_CLOCK_SOURCE_XOSC32K:
		SYSCTRL->XOSC32K.reg |= SYSCTRL_XOSC32K_ENABLE;
		break;
    501e:	e02b      	b.n	5078 <system_clock_source_enable+0xa8>

	case SYSTEM_CLOCK_SOURCE_DFLL:
		_system_clock_inst.dfll.control |= SYSCTRL_DFLLCTRL_ENABLE;
    5020:	4a17      	ldr	r2, [pc, #92]	; (5080 <system_clock_source_enable+0xb0>)
    5022:	447a      	add	r2, pc
    5024:	6811      	ldr	r1, [r2, #0]
    5026:	2302      	movs	r3, #2
    5028:	4319      	orrs	r1, r3
    502a:	6011      	str	r1, [r2, #0]

static inline void _system_clock_source_dfll_set_config_errata_9905(void)
{

	/* Disable ONDEMAND mode while writing configurations */
	SYSCTRL->DFLLCTRL.reg = SYSCTRL_DFLLCTRL_ENABLE;
    502c:	4a13      	ldr	r2, [pc, #76]	; (507c <system_clock_source_enable+0xac>)
    502e:	8493      	strh	r3, [r2, #36]	; 0x24
 * \internal
 * \brief Wait for sync to the DFLL control registers.
 */
static inline void _system_dfll_wait_for_sync(void)
{
	while (!(SYSCTRL->PCLKSR.reg & SYSCTRL_PCLKSR_DFLLRDY)) {
    5030:	1c11      	adds	r1, r2, #0
    5032:	2210      	movs	r2, #16
    5034:	68cb      	ldr	r3, [r1, #12]
    5036:	421a      	tst	r2, r3
    5038:	d0fc      	beq.n	5034 <system_clock_source_enable+0x64>

	/* Disable ONDEMAND mode while writing configurations */
	SYSCTRL->DFLLCTRL.reg = SYSCTRL_DFLLCTRL_ENABLE;
	_system_dfll_wait_for_sync();

	SYSCTRL->DFLLMUL.reg = _system_clock_inst.dfll.mul;
    503a:	4a12      	ldr	r2, [pc, #72]	; (5084 <system_clock_source_enable+0xb4>)
    503c:	447a      	add	r2, pc
    503e:	6891      	ldr	r1, [r2, #8]
    5040:	4b0e      	ldr	r3, [pc, #56]	; (507c <system_clock_source_enable+0xac>)
    5042:	62d9      	str	r1, [r3, #44]	; 0x2c
	SYSCTRL->DFLLVAL.reg = _system_clock_inst.dfll.val;
    5044:	6852      	ldr	r2, [r2, #4]
    5046:	629a      	str	r2, [r3, #40]	; 0x28

	/* Write full configuration to DFLL control register */
	SYSCTRL->DFLLCTRL.reg = 0;
    5048:	2200      	movs	r2, #0
    504a:	849a      	strh	r2, [r3, #36]	; 0x24
 * \internal
 * \brief Wait for sync to the DFLL control registers.
 */
static inline void _system_dfll_wait_for_sync(void)
{
	while (!(SYSCTRL->PCLKSR.reg & SYSCTRL_PCLKSR_DFLLRDY)) {
    504c:	1c19      	adds	r1, r3, #0
    504e:	2210      	movs	r2, #16
    5050:	68cb      	ldr	r3, [r1, #12]
    5052:	421a      	tst	r2, r3
    5054:	d0fc      	beq.n	5050 <system_clock_source_enable+0x80>
	SYSCTRL->DFLLVAL.reg = _system_clock_inst.dfll.val;

	/* Write full configuration to DFLL control register */
	SYSCTRL->DFLLCTRL.reg = 0;
	_system_dfll_wait_for_sync();
	SYSCTRL->DFLLCTRL.reg = _system_clock_inst.dfll.control;
    5056:	4b0c      	ldr	r3, [pc, #48]	; (5088 <system_clock_source_enable+0xb8>)
    5058:	447b      	add	r3, pc
    505a:	681a      	ldr	r2, [r3, #0]
    505c:	b292      	uxth	r2, r2
    505e:	4b07      	ldr	r3, [pc, #28]	; (507c <system_clock_source_enable+0xac>)
    5060:	849a      	strh	r2, [r3, #36]	; 0x24
	default:
		Assert(false);
		return STATUS_ERR_INVALID_ARG;
	}

	return STATUS_OK;
    5062:	2000      	movs	r0, #0
    5064:	e008      	b.n	5078 <system_clock_source_enable+0xa8>
		_system_clock_source_dfll_set_config_errata_9905();
		break;

#ifdef FEATURE_SYSTEM_CLOCK_DPLL
	case SYSTEM_CLOCK_SOURCE_DPLL:
		SYSCTRL->DPLLCTRLA.reg |= SYSCTRL_DPLLCTRLA_ENABLE;
    5066:	4a05      	ldr	r2, [pc, #20]	; (507c <system_clock_source_enable+0xac>)
    5068:	2344      	movs	r3, #68	; 0x44
    506a:	5cd0      	ldrb	r0, [r2, r3]
    506c:	2102      	movs	r1, #2
    506e:	4301      	orrs	r1, r0
    5070:	54d1      	strb	r1, [r2, r3]
	default:
		Assert(false);
		return STATUS_ERR_INVALID_ARG;
	}

	return STATUS_OK;
    5072:	2000      	movs	r0, #0
		break;

#ifdef FEATURE_SYSTEM_CLOCK_DPLL
	case SYSTEM_CLOCK_SOURCE_DPLL:
		SYSCTRL->DPLLCTRLA.reg |= SYSCTRL_DPLLCTRLA_ENABLE;
		break;
    5074:	e000      	b.n	5078 <system_clock_source_enable+0xa8>
		/* Always enabled */
		return STATUS_OK;

	default:
		Assert(false);
		return STATUS_ERR_INVALID_ARG;
    5076:	2017      	movs	r0, #23
	}

	return STATUS_OK;
}
    5078:	bd00      	pop	{pc}
    507a:	46c0      	nop			; (mov r8, r8)
    507c:	40000800 	.word	0x40000800
    5080:	1fffcd22 	.word	0x1fffcd22
    5084:	1fffcd08 	.word	0x1fffcd08
    5088:	1fffccec 	.word	0x1fffccec

0000508c <system_clock_source_is_ready>:
 * \retval true   Clock source is enabled and ready
 * \retval false  Clock source is disabled or not yet ready
 */
bool system_clock_source_is_ready(
		const enum system_clock_source clock_source)
{
    508c:	b500      	push	{lr}
	uint32_t mask = 0;

	switch (clock_source) {
    508e:	2808      	cmp	r0, #8
    5090:	d823      	bhi.n	50da <system_clock_source_is_ready+0x4e>
    5092:	f000 fb4b 	bl	572c <__gnu_thumb1_case_uqi>
    5096:	2207      	.short	0x2207
    5098:	09190522 	.word	0x09190522
    509c:	0b17      	.short	0x0b17
    509e:	0d          	.byte	0x0d
    509f:	00          	.byte	0x00
				(SYSCTRL_DPLLSTATUS_CLKRDY | SYSCTRL_DPLLSTATUS_LOCK));
#endif

	case SYSTEM_CLOCK_SOURCE_ULP32K:
		/* Not possible to disable */
		return true;
    50a0:	2001      	movs	r0, #1
    50a2:	e01b      	b.n	50dc <system_clock_source_is_ready+0x50>
	case SYSTEM_CLOCK_SOURCE_OSC32K:
		mask = SYSCTRL_PCLKSR_OSC32KRDY;
		break;

	case SYSTEM_CLOCK_SOURCE_XOSC:
		mask = SYSCTRL_PCLKSR_XOSCRDY;
    50a4:	2301      	movs	r3, #1
		break;
    50a6:	e010      	b.n	50ca <system_clock_source_is_ready+0x3e>

	case SYSTEM_CLOCK_SOURCE_XOSC32K:
		mask = SYSCTRL_PCLKSR_XOSC32KRDY;
    50a8:	2302      	movs	r3, #2
		break;
    50aa:	e00e      	b.n	50ca <system_clock_source_is_ready+0x3e>
	case SYSTEM_CLOCK_SOURCE_DFLL:
		if (CONF_CLOCK_DFLL_LOOP_MODE == SYSTEM_CLOCK_DFLL_LOOP_MODE_CLOSED) {
			mask = (SYSCTRL_PCLKSR_DFLLRDY |
			        SYSCTRL_PCLKSR_DFLLLCKF | SYSCTRL_PCLKSR_DFLLLCKC);
		} else {
			mask = SYSCTRL_PCLKSR_DFLLRDY;
    50ac:	2310      	movs	r3, #16
		}
		break;
    50ae:	e00c      	b.n	50ca <system_clock_source_is_ready+0x3e>

#ifdef FEATURE_SYSTEM_CLOCK_DPLL
	case SYSTEM_CLOCK_SOURCE_DPLL:
		return ((SYSCTRL->DPLLSTATUS.reg &
    50b0:	2350      	movs	r3, #80	; 0x50
    50b2:	4a0b      	ldr	r2, [pc, #44]	; (50e0 <system_clock_source_is_ready+0x54>)
    50b4:	5cd0      	ldrb	r0, [r2, r3]
    50b6:	2303      	movs	r3, #3
    50b8:	4018      	ands	r0, r3
    50ba:	3803      	subs	r0, #3
    50bc:	4243      	negs	r3, r0
    50be:	4158      	adcs	r0, r3
    50c0:	b2c0      	uxtb	r0, r0
    50c2:	e00b      	b.n	50dc <system_clock_source_is_ready+0x50>
{
	uint32_t mask = 0;

	switch (clock_source) {
	case SYSTEM_CLOCK_SOURCE_OSC8M:
		mask = SYSCTRL_PCLKSR_OSC8MRDY;
    50c4:	2308      	movs	r3, #8
    50c6:	e000      	b.n	50ca <system_clock_source_is_ready+0x3e>
		break;

	case SYSTEM_CLOCK_SOURCE_OSC32K:
		mask = SYSCTRL_PCLKSR_OSC32KRDY;
    50c8:	2304      	movs	r3, #4

	default:
		return false;
	}

	return ((SYSCTRL->PCLKSR.reg & mask) == mask);
    50ca:	4a05      	ldr	r2, [pc, #20]	; (50e0 <system_clock_source_is_ready+0x54>)
    50cc:	68d0      	ldr	r0, [r2, #12]
    50ce:	4018      	ands	r0, r3
    50d0:	1ac0      	subs	r0, r0, r3
    50d2:	4243      	negs	r3, r0
    50d4:	4158      	adcs	r0, r3
    50d6:	b2c0      	uxtb	r0, r0
    50d8:	e000      	b.n	50dc <system_clock_source_is_ready+0x50>
	case SYSTEM_CLOCK_SOURCE_ULP32K:
		/* Not possible to disable */
		return true;

	default:
		return false;
    50da:	2000      	movs	r0, #0
	}

	return ((SYSCTRL->PCLKSR.reg & mask) == mask);
}
    50dc:	bd00      	pop	{pc}
    50de:	46c0      	nop			; (mov r8, r8)
    50e0:	40000800 	.word	0x40000800

000050e4 <system_clock_init>:
 * \note OSC8M is always enabled and if user selects other clocks for GCLK generators,
 * the OSC8M default enable can be disabled after system_clock_init. Make sure the
 * clock switch successfully before disabling OSC8M.
 */
void system_clock_init(void)
{
    50e4:	b5f0      	push	{r4, r5, r6, r7, lr}
    50e6:	b091      	sub	sp, #68	; 0x44
    50e8:	4f48      	ldr	r7, [pc, #288]	; (520c <system_clock_init+0x128>)
    50ea:	447f      	add	r7, pc
	/* Various bits in the INTFLAG register can be set to one at startup.
	   This will ensure that these bits are cleared */
	SYSCTRL->INTFLAG.reg = SYSCTRL_INTFLAG_BOD33RDY | SYSCTRL_INTFLAG_BOD33DET |
    50ec:	22c2      	movs	r2, #194	; 0xc2
    50ee:	00d2      	lsls	r2, r2, #3
    50f0:	4b47      	ldr	r3, [pc, #284]	; (5210 <system_clock_init+0x12c>)
    50f2:	609a      	str	r2, [r3, #8]
static inline void system_flash_set_waitstates(uint8_t wait_states)
{
	Assert(NVMCTRL_CTRLB_RWS((uint32_t)wait_states) ==
			((uint32_t)wait_states << NVMCTRL_CTRLB_RWS_Pos));

	NVMCTRL->CTRLB.bit.RWS = wait_states;
    50f4:	4a47      	ldr	r2, [pc, #284]	; (5214 <system_clock_init+0x130>)
    50f6:	6851      	ldr	r1, [r2, #4]
    50f8:	231e      	movs	r3, #30
    50fa:	4399      	bics	r1, r3
    50fc:	2302      	movs	r3, #2
    50fe:	4319      	orrs	r1, r3
    5100:	6051      	str	r1, [r2, #4]
	struct system_gclk_chan_config gclk_conf;

#if CONF_CLOCK_GCLK_1_ENABLE == false
	gclk_conf.source_generator = GCLK_GENERATOR_1;
#elif CONF_CLOCK_GCLK_2_ENABLE == false
	gclk_conf.source_generator = GCLK_GENERATOR_2;
    5102:	aa02      	add	r2, sp, #8
    5104:	7013      	strb	r3, [r2, #0]
	gclk_conf.source_generator = GCLK_GENERATOR_7;
#else
	gclk_conf.source_generator = GCLK_GENERATOR_7;
#endif

	for (gclk_id = 0; gclk_id < GCLK_NUM; gclk_id++) {
    5106:	2400      	movs	r4, #0
		system_gclk_chan_set_config(gclk_id, &gclk_conf);
    5108:	1c16      	adds	r6, r2, #0
    510a:	4b43      	ldr	r3, [pc, #268]	; (5218 <system_clock_init+0x134>)
    510c:	58fd      	ldr	r5, [r7, r3]
    510e:	b2e0      	uxtb	r0, r4
    5110:	1c31      	adds	r1, r6, #0
    5112:	47a8      	blx	r5
	gclk_conf.source_generator = GCLK_GENERATOR_7;
#else
	gclk_conf.source_generator = GCLK_GENERATOR_7;
#endif

	for (gclk_id = 0; gclk_id < GCLK_NUM; gclk_id++) {
    5114:	3401      	adds	r4, #1
    5116:	2c25      	cmp	r4, #37	; 0x25
    5118:	d1f9      	bne.n	510e <system_clock_init+0x2a>
static inline void system_clock_source_xosc32k_get_config_defaults(
		struct system_clock_source_xosc32k_config *const config)
{
	Assert(config);

	config->external_clock      = SYSTEM_CLOCK_EXTERNAL_CRYSTAL;
    511a:	2300      	movs	r3, #0
    511c:	a80c      	add	r0, sp, #48	; 0x30
    511e:	7003      	strb	r3, [r0, #0]
	config->startup_time        = SYSTEM_XOSC32K_STARTUP_16384;
	config->auto_gain_control   = false;
    5120:	7083      	strb	r3, [r0, #2]
	config->frequency           = 32768UL;
    5122:	2280      	movs	r2, #128	; 0x80
    5124:	0212      	lsls	r2, r2, #8
    5126:	6082      	str	r2, [r0, #8]
	config->enable_1khz_output  = false;
    5128:	70c3      	strb	r3, [r0, #3]
	config->enable_32khz_output = true;
    512a:	2201      	movs	r2, #1
    512c:	7102      	strb	r2, [r0, #4]
	config->run_in_standby      = false;
    512e:	7303      	strb	r3, [r0, #12]
	config->on_demand           = true;
	config->write_once          = false;
    5130:	7383      	strb	r3, [r0, #14]
	struct system_clock_source_xosc32k_config xosc32k_conf;
	system_clock_source_xosc32k_get_config_defaults(&xosc32k_conf);

	xosc32k_conf.frequency           = 32768UL;
	xosc32k_conf.external_clock      = CONF_CLOCK_XOSC32K_EXTERNAL_CRYSTAL;
	xosc32k_conf.startup_time        = CONF_CLOCK_XOSC32K_STARTUP_TIME;
    5132:	2206      	movs	r2, #6
    5134:	7042      	strb	r2, [r0, #1]
	xosc32k_conf.auto_gain_control   = CONF_CLOCK_XOSC32K_AUTO_AMPLITUDE_CONTROL;
	xosc32k_conf.enable_1khz_output  = CONF_CLOCK_XOSC32K_ENABLE_1KHZ_OUPUT;
	xosc32k_conf.enable_32khz_output = CONF_CLOCK_XOSC32K_ENABLE_32KHZ_OUTPUT;
	xosc32k_conf.on_demand           = false;
    5136:	7343      	strb	r3, [r0, #13]
	xosc32k_conf.run_in_standby      = CONF_CLOCK_XOSC32K_RUN_IN_STANDBY;

	system_clock_source_xosc32k_set_config(&xosc32k_conf);
    5138:	4b38      	ldr	r3, [pc, #224]	; (521c <system_clock_init+0x138>)
    513a:	58fb      	ldr	r3, [r7, r3]
    513c:	4798      	blx	r3
	system_clock_source_enable(SYSTEM_CLOCK_SOURCE_XOSC32K);
    513e:	2005      	movs	r0, #5
    5140:	4b37      	ldr	r3, [pc, #220]	; (5220 <system_clock_init+0x13c>)
    5142:	58fb      	ldr	r3, [r7, r3]
    5144:	4798      	blx	r3
	while(!system_clock_source_is_ready(SYSTEM_CLOCK_SOURCE_XOSC32K));
    5146:	4b37      	ldr	r3, [pc, #220]	; (5224 <system_clock_init+0x140>)
    5148:	58fc      	ldr	r4, [r7, r3]
    514a:	2005      	movs	r0, #5
    514c:	47a0      	blx	r4
    514e:	2800      	cmp	r0, #0
    5150:	d0fb      	beq.n	514a <system_clock_init+0x66>
	if (CONF_CLOCK_XOSC32K_ON_DEMAND) {
		SYSCTRL->XOSC32K.bit.ONDEMAND = 1;
    5152:	4b2f      	ldr	r3, [pc, #188]	; (5210 <system_clock_init+0x12c>)
    5154:	8a99      	ldrh	r1, [r3, #20]
    5156:	2280      	movs	r2, #128	; 0x80
    5158:	430a      	orrs	r2, r1
    515a:	829a      	strh	r2, [r3, #20]
		struct system_clock_source_osc8m_config *const config)
{
	Assert(config);

	config->prescaler       = SYSTEM_OSC8M_DIV_8;
	config->run_in_standby  = false;
    515c:	2400      	movs	r4, #0
    515e:	a80b      	add	r0, sp, #44	; 0x2c
    5160:	7044      	strb	r4, [r0, #1]
	config->on_demand       = true;
    5162:	2601      	movs	r6, #1
    5164:	7086      	strb	r6, [r0, #2]

	/* OSC8M */
	struct system_clock_source_osc8m_config osc8m_conf;
	system_clock_source_osc8m_get_config_defaults(&osc8m_conf);

	osc8m_conf.prescaler       = CONF_CLOCK_OSC8M_PRESCALER;
    5166:	7004      	strb	r4, [r0, #0]
	osc8m_conf.on_demand       = CONF_CLOCK_OSC8M_ON_DEMAND;
	osc8m_conf.run_in_standby  = CONF_CLOCK_OSC8M_RUN_IN_STANDBY;

	system_clock_source_osc8m_set_config(&osc8m_conf);
    5168:	4b2f      	ldr	r3, [pc, #188]	; (5228 <system_clock_init+0x144>)
    516a:	58fb      	ldr	r3, [r7, r3]
    516c:	4798      	blx	r3
	system_clock_source_enable(SYSTEM_CLOCK_SOURCE_OSC8M);
    516e:	2006      	movs	r0, #6
    5170:	4b2b      	ldr	r3, [pc, #172]	; (5220 <system_clock_init+0x13c>)
    5172:	58fd      	ldr	r5, [r7, r3]
    5174:	47a8      	blx	r5


	/* GCLK */
#if CONF_CLOCK_CONFIGURE_GCLK == true
	system_gclk_init();
    5176:	4b2d      	ldr	r3, [pc, #180]	; (522c <system_clock_init+0x148>)
    5178:	58fb      	ldr	r3, [r7, r3]
    517a:	4798      	blx	r3
{
	/* Sanity check arguments */
	Assert(config);

	/* Default configuration values */
	config->division_factor    = 1;
    517c:	a902      	add	r1, sp, #8
    517e:	604e      	str	r6, [r1, #4]
	config->high_when_disabled = false;
    5180:	704c      	strb	r4, [r1, #1]
#elif (SAMC20) || (SAMC21)
	config->source_clock       = GCLK_SOURCE_OSC48M;
#else
	config->source_clock       = GCLK_SOURCE_OSC8M;
#endif
	config->run_in_standby     = false;
    5182:	720c      	strb	r4, [r1, #8]
	config->output_enable      = false;
    5184:	724c      	strb	r4, [r1, #9]

	/* Configure all GCLK generators except for the main generator, which
	 * is configured later after all other clock systems are set up */
	MREPEAT(GCLK_GEN_NUM, _CONF_CLOCK_GCLK_CONFIG_NONMAIN, ~);
    5186:	2304      	movs	r3, #4
    5188:	700b      	strb	r3, [r1, #0]
    518a:	2001      	movs	r0, #1
    518c:	4b28      	ldr	r3, [pc, #160]	; (5230 <system_clock_init+0x14c>)
    518e:	58fb      	ldr	r3, [r7, r3]
    5190:	4798      	blx	r3
    5192:	2001      	movs	r0, #1
    5194:	4b27      	ldr	r3, [pc, #156]	; (5234 <system_clock_init+0x150>)
    5196:	58fb      	ldr	r3, [r7, r3]
    5198:	4798      	blx	r3
 */
static inline void system_clock_source_dpll_get_config_defaults(
		struct system_clock_source_dpll_config *const config)
{
	config->on_demand           = true;
	config->run_in_standby      = false;
    519a:	a805      	add	r0, sp, #20
    519c:	7044      	strb	r4, [r0, #1]
	config->lock_bypass         = false;
    519e:	7084      	strb	r4, [r0, #2]
	config->wake_up_fast        = false;
    51a0:	70c4      	strb	r4, [r0, #3]
	config->low_power_enable    = false;
    51a2:	7104      	strb	r4, [r0, #4]

	config->output_frequency    = 48000000;
    51a4:	4b24      	ldr	r3, [pc, #144]	; (5238 <system_clock_init+0x154>)
    51a6:	6083      	str	r3, [r0, #8]
	config->reference_frequency = 32768;
    51a8:	2380      	movs	r3, #128	; 0x80
    51aa:	021b      	lsls	r3, r3, #8
    51ac:	60c3      	str	r3, [r0, #12]
	config->reference_divider   = 1;
    51ae:	8206      	strh	r6, [r0, #16]
	config->reference_clock     = SYSTEM_CLOCK_SOURCE_DPLL_REFERENCE_CLOCK_XOSC32K;
    51b0:	7504      	strb	r4, [r0, #20]

	config->lock_time           = SYSTEM_CLOCK_SOURCE_DPLL_LOCK_TIME_DEFAULT;
    51b2:	74c4      	strb	r4, [r0, #19]
	config->filter              = SYSTEM_CLOCK_SOURCE_DPLL_FILTER_DEFAULT;
    51b4:	7484      	strb	r4, [r0, #18]
	}

	struct system_clock_source_dpll_config dpll_config;
	system_clock_source_dpll_get_config_defaults(&dpll_config);

	dpll_config.on_demand        = false;
    51b6:	7004      	strb	r4, [r0, #0]
	dpll_config.reference_clock     = CONF_CLOCK_DPLL_REFERENCE_CLOCK;
	dpll_config.reference_frequency = CONF_CLOCK_DPLL_REFERENCE_FREQUENCY;
	dpll_config.reference_divider   = CONF_CLOCK_DPLL_REFERENCE_DIVIDER;
	dpll_config.output_frequency    = CONF_CLOCK_DPLL_OUTPUT_FREQUENCY;

	system_clock_source_dpll_set_config(&dpll_config);
    51b8:	4b20      	ldr	r3, [pc, #128]	; (523c <system_clock_init+0x158>)
    51ba:	58fb      	ldr	r3, [r7, r3]
    51bc:	4798      	blx	r3
	system_clock_source_enable(SYSTEM_CLOCK_SOURCE_DPLL);
    51be:	2008      	movs	r0, #8
    51c0:	47a8      	blx	r5
	while(!system_clock_source_is_ready(SYSTEM_CLOCK_SOURCE_DPLL));
    51c2:	4b18      	ldr	r3, [pc, #96]	; (5224 <system_clock_init+0x140>)
    51c4:	58fc      	ldr	r4, [r7, r3]
    51c6:	2008      	movs	r0, #8
    51c8:	47a0      	blx	r4
    51ca:	2800      	cmp	r0, #0
    51cc:	d0fb      	beq.n	51c6 <system_clock_init+0xe2>
	if (CONF_CLOCK_DPLL_ON_DEMAND) {
		SYSCTRL->DPLLCTRLA.bit.ONDEMAND = 1;
    51ce:	4a10      	ldr	r2, [pc, #64]	; (5210 <system_clock_init+0x12c>)
    51d0:	2344      	movs	r3, #68	; 0x44
    51d2:	5cd0      	ldrb	r0, [r2, r3]
    51d4:	2180      	movs	r1, #128	; 0x80
    51d6:	4249      	negs	r1, r1
    51d8:	4301      	orrs	r1, r0
    51da:	54d1      	strb	r1, [r2, r3]
 */
static inline void system_cpu_clock_set_divider(
		const enum system_main_clock_div divider)
{
	Assert(((uint32_t)divider & PM_CPUSEL_CPUDIV_Msk) == divider);
	PM->CPUSEL.reg = (uint32_t)divider;
    51dc:	4a18      	ldr	r2, [pc, #96]	; (5240 <system_clock_init+0x15c>)
    51de:	2300      	movs	r3, #0
    51e0:	7213      	strb	r3, [r2, #8]
		const enum system_clock_apb_bus bus,
		const enum system_main_clock_div divider)
{
	switch (bus) {
		case SYSTEM_CLOCK_APB_APBA:
			PM->APBASEL.reg = (uint32_t)divider;
    51e2:	7253      	strb	r3, [r2, #9]
			break;
		case SYSTEM_CLOCK_APB_APBB:
			PM->APBBSEL.reg = (uint32_t)divider;
    51e4:	7293      	strb	r3, [r2, #10]
			break;
		case SYSTEM_CLOCK_APB_APBC:
			PM->APBCSEL.reg = (uint32_t)divider;
    51e6:	72d3      	strb	r3, [r2, #11]
{
	/* Sanity check arguments */
	Assert(config);

	/* Default configuration values */
	config->division_factor    = 1;
    51e8:	2201      	movs	r2, #1
    51ea:	a902      	add	r1, sp, #8
    51ec:	604a      	str	r2, [r1, #4]
	config->high_when_disabled = false;
    51ee:	704b      	strb	r3, [r1, #1]
#elif (SAMC20) || (SAMC21)
	config->source_clock       = GCLK_SOURCE_OSC48M;
#else
	config->source_clock       = GCLK_SOURCE_OSC8M;
#endif
	config->run_in_standby     = false;
    51f0:	720b      	strb	r3, [r1, #8]
	config->output_enable      = false;
    51f2:	724b      	strb	r3, [r1, #9]
	system_apb_clock_set_divider(SYSTEM_CLOCK_APB_APBC, CONF_CLOCK_APBC_DIVIDER);

	/* GCLK 0 */
#if CONF_CLOCK_CONFIGURE_GCLK == true
	/* Configure the main GCLK last as it might depend on other generators */
	_CONF_CLOCK_GCLK_CONFIG(0, ~);
    51f4:	2308      	movs	r3, #8
    51f6:	700b      	strb	r3, [r1, #0]
    51f8:	2000      	movs	r0, #0
    51fa:	4b0d      	ldr	r3, [pc, #52]	; (5230 <system_clock_init+0x14c>)
    51fc:	58fb      	ldr	r3, [r7, r3]
    51fe:	4798      	blx	r3
    5200:	2000      	movs	r0, #0
    5202:	4b0c      	ldr	r3, [pc, #48]	; (5234 <system_clock_init+0x150>)
    5204:	58fb      	ldr	r3, [r7, r3]
    5206:	4798      	blx	r3
#endif
}
    5208:	b011      	add	sp, #68	; 0x44
    520a:	bdf0      	pop	{r4, r5, r6, r7, pc}
    520c:	00000986 	.word	0x00000986
    5210:	40000800 	.word	0x40000800
    5214:	41004000 	.word	0x41004000
    5218:	00000070 	.word	0x00000070
    521c:	00000164 	.word	0x00000164
    5220:	00000194 	.word	0x00000194
    5224:	000001c0 	.word	0x000001c0
    5228:	000000b8 	.word	0x000000b8
    522c:	000001f8 	.word	0x000001f8
    5230:	00000098 	.word	0x00000098
    5234:	00000114 	.word	0x00000114
    5238:	02dc6c00 	.word	0x02dc6c00
    523c:	00000004 	.word	0x00000004
    5240:	40000400 	.word	0x40000400

00005244 <system_gclk_init>:
		const enum system_clock_apb_bus bus,
		const uint32_t mask)
{
	switch (bus) {
		case SYSTEM_CLOCK_APB_APBA:
			PM->APBAMASK.reg |= mask;
    5244:	4b06      	ldr	r3, [pc, #24]	; (5260 <system_gclk_init+0x1c>)
    5246:	6999      	ldr	r1, [r3, #24]
    5248:	2208      	movs	r2, #8
    524a:	430a      	orrs	r2, r1
    524c:	619a      	str	r2, [r3, #24]
{
	/* Turn on the digital interface clock */
	system_apb_clock_set_mask(SYSTEM_CLOCK_APB_APBA, PM_APBAMASK_GCLK);

	/* Software reset the module to ensure it is re-initialized correctly */
	GCLK->CTRL.reg = GCLK_CTRL_SWRST;
    524e:	2201      	movs	r2, #1
    5250:	4b04      	ldr	r3, [pc, #16]	; (5264 <system_gclk_init+0x20>)
    5252:	701a      	strb	r2, [r3, #0]
	while (GCLK->CTRL.reg & GCLK_CTRL_SWRST) {
    5254:	1c19      	adds	r1, r3, #0
    5256:	780b      	ldrb	r3, [r1, #0]
    5258:	4213      	tst	r3, r2
    525a:	d1fc      	bne.n	5256 <system_gclk_init+0x12>
		/* Wait for reset to complete */
	}
}
    525c:	4770      	bx	lr
    525e:	46c0      	nop			; (mov r8, r8)
    5260:	40000400 	.word	0x40000400
    5264:	40000c00 	.word	0x40000c00

00005268 <system_gclk_gen_set_config>:
 * \param[in] config     Configuration settings for the generator
 */
void system_gclk_gen_set_config(
		const uint8_t generator,
		struct system_gclk_gen_config *const config)
{
    5268:	b5f0      	push	{r4, r5, r6, r7, lr}
    526a:	4647      	mov	r7, r8
    526c:	b480      	push	{r7}
    526e:	b082      	sub	sp, #8
    5270:	1c07      	adds	r7, r0, #0
    5272:	4e2d      	ldr	r6, [pc, #180]	; (5328 <system_gclk_gen_set_config+0xc0>)
    5274:	447e      	add	r6, pc
	/* Sanity check arguments */
	Assert(config);

	/* Cache new register configurations to minimize sync requirements. */
	uint32_t new_genctrl_config = (generator << GCLK_GENCTRL_ID_Pos);
    5276:	4680      	mov	r8, r0
	uint32_t new_gendiv_config  = (generator << GCLK_GENDIV_ID_Pos);

	/* Select the requested source clock for the generator */
	new_genctrl_config |= config->source_clock << GCLK_GENCTRL_SRC_Pos;
    5278:	780d      	ldrb	r5, [r1, #0]
    527a:	022d      	lsls	r5, r5, #8
    527c:	4305      	orrs	r5, r0

	/* Configure the clock to be either high or low when disabled */
	if (config->high_when_disabled) {
    527e:	784b      	ldrb	r3, [r1, #1]
    5280:	2b00      	cmp	r3, #0
    5282:	d002      	beq.n	528a <system_gclk_gen_set_config+0x22>
		new_genctrl_config |= GCLK_GENCTRL_OOV;
    5284:	2380      	movs	r3, #128	; 0x80
    5286:	02db      	lsls	r3, r3, #11
    5288:	431d      	orrs	r5, r3
	}

	/* Configure if the clock output to I/O pin should be enabled. */
	if (config->output_enable) {
    528a:	7a4b      	ldrb	r3, [r1, #9]
    528c:	2b00      	cmp	r3, #0
    528e:	d002      	beq.n	5296 <system_gclk_gen_set_config+0x2e>
		new_genctrl_config |= GCLK_GENCTRL_OE;
    5290:	2380      	movs	r3, #128	; 0x80
    5292:	031b      	lsls	r3, r3, #12
    5294:	431d      	orrs	r5, r3
	}

	/* Set division factor */
	if (config->division_factor > 1) {
    5296:	684c      	ldr	r4, [r1, #4]
    5298:	2c01      	cmp	r4, #1
    529a:	d919      	bls.n	52d0 <system_gclk_gen_set_config+0x68>
		/* Check if division is a power of two */
		if (((config->division_factor & (config->division_factor - 1)) == 0)) {
    529c:	1e63      	subs	r3, r4, #1
    529e:	421c      	tst	r4, r3
    52a0:	d110      	bne.n	52c4 <system_gclk_gen_set_config+0x5c>
			 * register */

			uint32_t div2_count = 0;

			uint32_t mask;
			for (mask = (1UL << 1); mask < config->division_factor;
    52a2:	2c02      	cmp	r4, #2
    52a4:	d906      	bls.n	52b4 <system_gclk_gen_set_config+0x4c>
    52a6:	2302      	movs	r3, #2
    52a8:	2200      	movs	r2, #0
						mask <<= 1) {
				div2_count++;
    52aa:	3201      	adds	r2, #1

			uint32_t div2_count = 0;

			uint32_t mask;
			for (mask = (1UL << 1); mask < config->division_factor;
						mask <<= 1) {
    52ac:	005b      	lsls	r3, r3, #1
			 * register */

			uint32_t div2_count = 0;

			uint32_t mask;
			for (mask = (1UL << 1); mask < config->division_factor;
    52ae:	429c      	cmp	r4, r3
    52b0:	d8fb      	bhi.n	52aa <system_gclk_gen_set_config+0x42>
    52b2:	e000      	b.n	52b6 <system_gclk_gen_set_config+0x4e>
    52b4:	2200      	movs	r2, #0
						mask <<= 1) {
				div2_count++;
			}

			/* Set binary divider power of 2 division factor */
			new_gendiv_config  |= div2_count << GCLK_GENDIV_DIV_Pos;
    52b6:	0212      	lsls	r2, r2, #8
    52b8:	433a      	orrs	r2, r7
    52ba:	4690      	mov	r8, r2
			new_genctrl_config |= GCLK_GENCTRL_DIVSEL;
    52bc:	2380      	movs	r3, #128	; 0x80
    52be:	035b      	lsls	r3, r3, #13
    52c0:	431d      	orrs	r5, r3
    52c2:	e005      	b.n	52d0 <system_gclk_gen_set_config+0x68>
		} else {
			/* Set integer division factor */

			new_gendiv_config  |=
					(config->division_factor) << GCLK_GENDIV_DIV_Pos;
    52c4:	0224      	lsls	r4, r4, #8
			new_gendiv_config  |= div2_count << GCLK_GENDIV_DIV_Pos;
			new_genctrl_config |= GCLK_GENCTRL_DIVSEL;
		} else {
			/* Set integer division factor */

			new_gendiv_config  |=
    52c6:	433c      	orrs	r4, r7
    52c8:	46a0      	mov	r8, r4
					(config->division_factor) << GCLK_GENDIV_DIV_Pos;

			/* Enable non-binary division with increased duty cycle accuracy */
			new_genctrl_config |= GCLK_GENCTRL_IDC;
    52ca:	2380      	movs	r3, #128	; 0x80
    52cc:	029b      	lsls	r3, r3, #10
    52ce:	431d      	orrs	r5, r3
		}

	}

	/* Enable or disable the clock in standby mode */
	if (config->run_in_standby) {
    52d0:	7a0b      	ldrb	r3, [r1, #8]
    52d2:	2b00      	cmp	r3, #0
    52d4:	d002      	beq.n	52dc <system_gclk_gen_set_config+0x74>
		new_genctrl_config |= GCLK_GENCTRL_RUNSTDBY;
    52d6:	2380      	movs	r3, #128	; 0x80
    52d8:	039b      	lsls	r3, r3, #14
    52da:	431d      	orrs	r5, r3
 * \retval false if the module has completed synchronization
 * \retval true if the module synchronization is ongoing
 */
static inline bool system_gclk_is_syncing(void)
{
	if (GCLK->STATUS.reg & GCLK_STATUS_SYNCBUSY){
    52dc:	4a13      	ldr	r2, [pc, #76]	; (532c <system_gclk_gen_set_config+0xc4>)
    52de:	7853      	ldrb	r3, [r2, #1]
	/* Enable or disable the clock in standby mode */
	if (config->run_in_standby) {
		new_genctrl_config |= GCLK_GENCTRL_RUNSTDBY;
	}

	while (system_gclk_is_syncing()) {
    52e0:	b25b      	sxtb	r3, r3
    52e2:	2b00      	cmp	r3, #0
    52e4:	dbfb      	blt.n	52de <system_gclk_gen_set_config+0x76>
 * are only re-enabled upon leaving the outermost nested critical section.
 *
 */
static inline void system_interrupt_enter_critical_section(void)
{
	cpu_irq_enter_critical();
    52e6:	4b12      	ldr	r3, [pc, #72]	; (5330 <system_gclk_gen_set_config+0xc8>)
    52e8:	58f3      	ldr	r3, [r6, r3]
    52ea:	4798      	blx	r3
	};

	system_interrupt_enter_critical_section();

	/* Select the correct generator */
	*((uint8_t*)&GCLK->GENDIV.reg) = generator;
    52ec:	4b11      	ldr	r3, [pc, #68]	; (5334 <system_gclk_gen_set_config+0xcc>)
    52ee:	701f      	strb	r7, [r3, #0]
 * \retval false if the module has completed synchronization
 * \retval true if the module synchronization is ongoing
 */
static inline bool system_gclk_is_syncing(void)
{
	if (GCLK->STATUS.reg & GCLK_STATUS_SYNCBUSY){
    52f0:	4a0e      	ldr	r2, [pc, #56]	; (532c <system_gclk_gen_set_config+0xc4>)
    52f2:	7853      	ldrb	r3, [r2, #1]

	/* Select the correct generator */
	*((uint8_t*)&GCLK->GENDIV.reg) = generator;

	/* Write the new generator configuration */
	while (system_gclk_is_syncing()) {
    52f4:	b25b      	sxtb	r3, r3
    52f6:	2b00      	cmp	r3, #0
    52f8:	dbfb      	blt.n	52f2 <system_gclk_gen_set_config+0x8a>
		/* Wait for synchronization */
	};
	GCLK->GENDIV.reg  = new_gendiv_config;
    52fa:	4b0c      	ldr	r3, [pc, #48]	; (532c <system_gclk_gen_set_config+0xc4>)
    52fc:	4642      	mov	r2, r8
    52fe:	609a      	str	r2, [r3, #8]
 * \retval false if the module has completed synchronization
 * \retval true if the module synchronization is ongoing
 */
static inline bool system_gclk_is_syncing(void)
{
	if (GCLK->STATUS.reg & GCLK_STATUS_SYNCBUSY){
    5300:	1c1a      	adds	r2, r3, #0
    5302:	7853      	ldrb	r3, [r2, #1]
	while (system_gclk_is_syncing()) {
		/* Wait for synchronization */
	};
	GCLK->GENDIV.reg  = new_gendiv_config;

	while (system_gclk_is_syncing()) {
    5304:	b25b      	sxtb	r3, r3
    5306:	2b00      	cmp	r3, #0
    5308:	dbfb      	blt.n	5302 <system_gclk_gen_set_config+0x9a>
		/* Wait for synchronization */
	};
	GCLK->GENCTRL.reg = new_genctrl_config | (GCLK->GENCTRL.reg & GCLK_GENCTRL_GENEN);
    530a:	4b08      	ldr	r3, [pc, #32]	; (532c <system_gclk_gen_set_config+0xc4>)
    530c:	6859      	ldr	r1, [r3, #4]
    530e:	2280      	movs	r2, #128	; 0x80
    5310:	0252      	lsls	r2, r2, #9
    5312:	400a      	ands	r2, r1
    5314:	4315      	orrs	r5, r2
    5316:	605d      	str	r5, [r3, #4]
 * are only re-enabled upon leaving the outermost nested critical section.
 *
 */
static inline void system_interrupt_leave_critical_section(void)
{
	cpu_irq_leave_critical();
    5318:	4b07      	ldr	r3, [pc, #28]	; (5338 <system_gclk_gen_set_config+0xd0>)
    531a:	58f3      	ldr	r3, [r6, r3]
    531c:	4798      	blx	r3

	system_interrupt_leave_critical_section();
}
    531e:	b002      	add	sp, #8
    5320:	bc04      	pop	{r2}
    5322:	4690      	mov	r8, r2
    5324:	bdf0      	pop	{r4, r5, r6, r7, pc}
    5326:	46c0      	nop			; (mov r8, r8)
    5328:	000007fc 	.word	0x000007fc
    532c:	40000c00 	.word	0x40000c00
    5330:	00000080 	.word	0x00000080
    5334:	40000c08 	.word	0x40000c08
    5338:	00000008 	.word	0x00000008

0000533c <system_gclk_gen_enable>:
 *
 * \param[in] generator  Generic Clock Generator index to enable
 */
void system_gclk_gen_enable(
		const uint8_t generator)
{
    533c:	b530      	push	{r4, r5, lr}
    533e:	b083      	sub	sp, #12
    5340:	1c05      	adds	r5, r0, #0
    5342:	4c0e      	ldr	r4, [pc, #56]	; (537c <system_gclk_gen_enable+0x40>)
    5344:	447c      	add	r4, pc
 * \retval false if the module has completed synchronization
 * \retval true if the module synchronization is ongoing
 */
static inline bool system_gclk_is_syncing(void)
{
	if (GCLK->STATUS.reg & GCLK_STATUS_SYNCBUSY){
    5346:	4a0e      	ldr	r2, [pc, #56]	; (5380 <system_gclk_gen_enable+0x44>)
    5348:	7853      	ldrb	r3, [r2, #1]
 * \param[in] generator  Generic Clock Generator index to enable
 */
void system_gclk_gen_enable(
		const uint8_t generator)
{
	while (system_gclk_is_syncing()) {
    534a:	b25b      	sxtb	r3, r3
    534c:	2b00      	cmp	r3, #0
    534e:	dbfb      	blt.n	5348 <system_gclk_gen_enable+0xc>
 * are only re-enabled upon leaving the outermost nested critical section.
 *
 */
static inline void system_interrupt_enter_critical_section(void)
{
	cpu_irq_enter_critical();
    5350:	4b0c      	ldr	r3, [pc, #48]	; (5384 <system_gclk_gen_enable+0x48>)
    5352:	58e3      	ldr	r3, [r4, r3]
    5354:	4798      	blx	r3
	};

	system_interrupt_enter_critical_section();

	/* Select the requested generator */
	*((uint8_t*)&GCLK->GENCTRL.reg) = generator;
    5356:	4b0c      	ldr	r3, [pc, #48]	; (5388 <system_gclk_gen_enable+0x4c>)
    5358:	701d      	strb	r5, [r3, #0]
 * \retval false if the module has completed synchronization
 * \retval true if the module synchronization is ongoing
 */
static inline bool system_gclk_is_syncing(void)
{
	if (GCLK->STATUS.reg & GCLK_STATUS_SYNCBUSY){
    535a:	4a09      	ldr	r2, [pc, #36]	; (5380 <system_gclk_gen_enable+0x44>)
    535c:	7853      	ldrb	r3, [r2, #1]

	system_interrupt_enter_critical_section();

	/* Select the requested generator */
	*((uint8_t*)&GCLK->GENCTRL.reg) = generator;
	while (system_gclk_is_syncing()) {
    535e:	b25b      	sxtb	r3, r3
    5360:	2b00      	cmp	r3, #0
    5362:	dbfb      	blt.n	535c <system_gclk_gen_enable+0x20>
		/* Wait for synchronization */
	};

	/* Enable generator */
	GCLK->GENCTRL.reg |= GCLK_GENCTRL_GENEN;
    5364:	4b06      	ldr	r3, [pc, #24]	; (5380 <system_gclk_gen_enable+0x44>)
    5366:	6859      	ldr	r1, [r3, #4]
    5368:	2280      	movs	r2, #128	; 0x80
    536a:	0252      	lsls	r2, r2, #9
    536c:	430a      	orrs	r2, r1
    536e:	605a      	str	r2, [r3, #4]
 * are only re-enabled upon leaving the outermost nested critical section.
 *
 */
static inline void system_interrupt_leave_critical_section(void)
{
	cpu_irq_leave_critical();
    5370:	4b06      	ldr	r3, [pc, #24]	; (538c <system_gclk_gen_enable+0x50>)
    5372:	58e3      	ldr	r3, [r4, r3]
    5374:	4798      	blx	r3

	system_interrupt_leave_critical_section();
}
    5376:	b003      	add	sp, #12
    5378:	bd30      	pop	{r4, r5, pc}
    537a:	46c0      	nop			; (mov r8, r8)
    537c:	0000072c 	.word	0x0000072c
    5380:	40000c00 	.word	0x40000c00
    5384:	00000080 	.word	0x00000080
    5388:	40000c04 	.word	0x40000c04
    538c:	00000008 	.word	0x00000008

00005390 <system_gclk_gen_get_hz>:
 *
 * \return The frequency of the generic clock generator, in Hz.
 */
uint32_t system_gclk_gen_get_hz(
		const uint8_t generator)
{
    5390:	b5f0      	push	{r4, r5, r6, r7, lr}
    5392:	b083      	sub	sp, #12
    5394:	1c05      	adds	r5, r0, #0
    5396:	4c1e      	ldr	r4, [pc, #120]	; (5410 <system_gclk_gen_get_hz+0x80>)
    5398:	447c      	add	r4, pc
 * \retval false if the module has completed synchronization
 * \retval true if the module synchronization is ongoing
 */
static inline bool system_gclk_is_syncing(void)
{
	if (GCLK->STATUS.reg & GCLK_STATUS_SYNCBUSY){
    539a:	4a1e      	ldr	r2, [pc, #120]	; (5414 <system_gclk_gen_get_hz+0x84>)
    539c:	7853      	ldrb	r3, [r2, #1]
 * \return The frequency of the generic clock generator, in Hz.
 */
uint32_t system_gclk_gen_get_hz(
		const uint8_t generator)
{
	while (system_gclk_is_syncing()) {
    539e:	b25b      	sxtb	r3, r3
    53a0:	2b00      	cmp	r3, #0
    53a2:	dbfb      	blt.n	539c <system_gclk_gen_get_hz+0xc>
 * are only re-enabled upon leaving the outermost nested critical section.
 *
 */
static inline void system_interrupt_enter_critical_section(void)
{
	cpu_irq_enter_critical();
    53a4:	4b1c      	ldr	r3, [pc, #112]	; (5418 <system_gclk_gen_get_hz+0x88>)
    53a6:	58e3      	ldr	r3, [r4, r3]
    53a8:	4798      	blx	r3
	};

	system_interrupt_enter_critical_section();

	/* Select the appropriate generator */
	*((uint8_t*)&GCLK->GENCTRL.reg) = generator;
    53aa:	4b1c      	ldr	r3, [pc, #112]	; (541c <system_gclk_gen_get_hz+0x8c>)
    53ac:	701d      	strb	r5, [r3, #0]
 * \retval false if the module has completed synchronization
 * \retval true if the module synchronization is ongoing
 */
static inline bool system_gclk_is_syncing(void)
{
	if (GCLK->STATUS.reg & GCLK_STATUS_SYNCBUSY){
    53ae:	4a19      	ldr	r2, [pc, #100]	; (5414 <system_gclk_gen_get_hz+0x84>)
    53b0:	7853      	ldrb	r3, [r2, #1]

	system_interrupt_enter_critical_section();

	/* Select the appropriate generator */
	*((uint8_t*)&GCLK->GENCTRL.reg) = generator;
	while (system_gclk_is_syncing()) {
    53b2:	b25b      	sxtb	r3, r3
    53b4:	2b00      	cmp	r3, #0
    53b6:	dbfb      	blt.n	53b0 <system_gclk_gen_get_hz+0x20>
		/* Wait for synchronization */
	};

	/* Get the frequency of the source connected to the GCLK generator */
	uint32_t gen_input_hz = system_clock_source_get_hz(
			(enum system_clock_source)GCLK->GENCTRL.bit.SRC);
    53b8:	4f16      	ldr	r7, [pc, #88]	; (5414 <system_gclk_gen_get_hz+0x84>)
    53ba:	6878      	ldr	r0, [r7, #4]
    53bc:	04c0      	lsls	r0, r0, #19
    53be:	0ec0      	lsrs	r0, r0, #27
	while (system_gclk_is_syncing()) {
		/* Wait for synchronization */
	};

	/* Get the frequency of the source connected to the GCLK generator */
	uint32_t gen_input_hz = system_clock_source_get_hz(
    53c0:	4b17      	ldr	r3, [pc, #92]	; (5420 <system_gclk_gen_get_hz+0x90>)
    53c2:	58e3      	ldr	r3, [r4, r3]
    53c4:	4798      	blx	r3
    53c6:	1c06      	adds	r6, r0, #0
			(enum system_clock_source)GCLK->GENCTRL.bit.SRC);

	*((uint8_t*)&GCLK->GENCTRL.reg) = generator;
    53c8:	4b14      	ldr	r3, [pc, #80]	; (541c <system_gclk_gen_get_hz+0x8c>)
    53ca:	701d      	strb	r5, [r3, #0]

	uint8_t divsel = GCLK->GENCTRL.bit.DIVSEL;
    53cc:	687f      	ldr	r7, [r7, #4]
    53ce:	02ff      	lsls	r7, r7, #11
    53d0:	0fff      	lsrs	r7, r7, #31

	/* Select the appropriate generator division register */
	*((uint8_t*)&GCLK->GENDIV.reg) = generator;
    53d2:	4b14      	ldr	r3, [pc, #80]	; (5424 <system_gclk_gen_get_hz+0x94>)
    53d4:	701d      	strb	r5, [r3, #0]
 * \retval false if the module has completed synchronization
 * \retval true if the module synchronization is ongoing
 */
static inline bool system_gclk_is_syncing(void)
{
	if (GCLK->STATUS.reg & GCLK_STATUS_SYNCBUSY){
    53d6:	4a0f      	ldr	r2, [pc, #60]	; (5414 <system_gclk_gen_get_hz+0x84>)
    53d8:	7853      	ldrb	r3, [r2, #1]

	uint8_t divsel = GCLK->GENCTRL.bit.DIVSEL;

	/* Select the appropriate generator division register */
	*((uint8_t*)&GCLK->GENDIV.reg) = generator;
	while (system_gclk_is_syncing()) {
    53da:	b25b      	sxtb	r3, r3
    53dc:	2b00      	cmp	r3, #0
    53de:	dbfb      	blt.n	53d8 <system_gclk_gen_get_hz+0x48>
		/* Wait for synchronization */
	};

	uint32_t divider = GCLK->GENDIV.bit.DIV;
    53e0:	4b0c      	ldr	r3, [pc, #48]	; (5414 <system_gclk_gen_get_hz+0x84>)
    53e2:	689d      	ldr	r5, [r3, #8]
    53e4:	0a2d      	lsrs	r5, r5, #8
    53e6:	b2ad      	uxth	r5, r5
 * are only re-enabled upon leaving the outermost nested critical section.
 *
 */
static inline void system_interrupt_leave_critical_section(void)
{
	cpu_irq_leave_critical();
    53e8:	4b0f      	ldr	r3, [pc, #60]	; (5428 <system_gclk_gen_get_hz+0x98>)
    53ea:	58e3      	ldr	r3, [r4, r3]
    53ec:	4798      	blx	r3

	system_interrupt_leave_critical_section();

	/* Check if the generator is using fractional or binary division */
	if (!divsel && divider > 1) {
    53ee:	2f00      	cmp	r7, #0
    53f0:	d108      	bne.n	5404 <system_gclk_gen_get_hz+0x74>
    53f2:	2d01      	cmp	r5, #1
    53f4:	d908      	bls.n	5408 <system_gclk_gen_get_hz+0x78>
		gen_input_hz /= divider;
    53f6:	4b0d      	ldr	r3, [pc, #52]	; (542c <system_gclk_gen_get_hz+0x9c>)
    53f8:	58e3      	ldr	r3, [r4, r3]
    53fa:	1c30      	adds	r0, r6, #0
    53fc:	1c29      	adds	r1, r5, #0
    53fe:	4798      	blx	r3
    5400:	1c06      	adds	r6, r0, #0
    5402:	e001      	b.n	5408 <system_gclk_gen_get_hz+0x78>
	} else if (divsel) {
		gen_input_hz >>= (divider+1);
    5404:	3501      	adds	r5, #1
    5406:	40ee      	lsrs	r6, r5
	}

	return gen_input_hz;
}
    5408:	1c30      	adds	r0, r6, #0
    540a:	b003      	add	sp, #12
    540c:	bdf0      	pop	{r4, r5, r6, r7, pc}
    540e:	46c0      	nop			; (mov r8, r8)
    5410:	000006d8 	.word	0x000006d8
    5414:	40000c00 	.word	0x40000c00
    5418:	00000080 	.word	0x00000080
    541c:	40000c04 	.word	0x40000c04
    5420:	000001ac 	.word	0x000001ac
    5424:	40000c08 	.word	0x40000c08
    5428:	00000008 	.word	0x00000008
    542c:	00000140 	.word	0x00000140

00005430 <system_gclk_chan_enable>:
 *
 * \param[in] channel   Generic Clock channel to enable
 */
void system_gclk_chan_enable(
		const uint8_t channel)
{
    5430:	b530      	push	{r4, r5, lr}
    5432:	b083      	sub	sp, #12
    5434:	1c05      	adds	r5, r0, #0
    5436:	4c09      	ldr	r4, [pc, #36]	; (545c <system_gclk_chan_enable+0x2c>)
    5438:	447c      	add	r4, pc
 * are only re-enabled upon leaving the outermost nested critical section.
 *
 */
static inline void system_interrupt_enter_critical_section(void)
{
	cpu_irq_enter_critical();
    543a:	4b09      	ldr	r3, [pc, #36]	; (5460 <system_gclk_chan_enable+0x30>)
    543c:	58e3      	ldr	r3, [r4, r3]
    543e:	4798      	blx	r3
	system_interrupt_enter_critical_section();

	/* Select the requested generator channel */
	*((uint8_t*)&GCLK->CLKCTRL.reg) = channel;
    5440:	4b08      	ldr	r3, [pc, #32]	; (5464 <system_gclk_chan_enable+0x34>)
    5442:	701d      	strb	r5, [r3, #0]

	/* Enable the generic clock */
	GCLK->CLKCTRL.reg |= GCLK_CLKCTRL_CLKEN;
    5444:	4b08      	ldr	r3, [pc, #32]	; (5468 <system_gclk_chan_enable+0x38>)
    5446:	8859      	ldrh	r1, [r3, #2]
    5448:	2280      	movs	r2, #128	; 0x80
    544a:	01d2      	lsls	r2, r2, #7
    544c:	430a      	orrs	r2, r1
    544e:	805a      	strh	r2, [r3, #2]
 * are only re-enabled upon leaving the outermost nested critical section.
 *
 */
static inline void system_interrupt_leave_critical_section(void)
{
	cpu_irq_leave_critical();
    5450:	4b06      	ldr	r3, [pc, #24]	; (546c <system_gclk_chan_enable+0x3c>)
    5452:	58e3      	ldr	r3, [r4, r3]
    5454:	4798      	blx	r3

	system_interrupt_leave_critical_section();
}
    5456:	b003      	add	sp, #12
    5458:	bd30      	pop	{r4, r5, pc}
    545a:	46c0      	nop			; (mov r8, r8)
    545c:	00000638 	.word	0x00000638
    5460:	00000080 	.word	0x00000080
    5464:	40000c02 	.word	0x40000c02
    5468:	40000c00 	.word	0x40000c00
    546c:	00000008 	.word	0x00000008

00005470 <system_gclk_chan_disable>:
 *
 * \param[in] channel  Generic Clock channel to disable
 */
void system_gclk_chan_disable(
		const uint8_t channel)
{
    5470:	b530      	push	{r4, r5, lr}
    5472:	b083      	sub	sp, #12
    5474:	1c05      	adds	r5, r0, #0
    5476:	4c12      	ldr	r4, [pc, #72]	; (54c0 <system_gclk_chan_disable+0x50>)
    5478:	447c      	add	r4, pc
 * are only re-enabled upon leaving the outermost nested critical section.
 *
 */
static inline void system_interrupt_enter_critical_section(void)
{
	cpu_irq_enter_critical();
    547a:	4b12      	ldr	r3, [pc, #72]	; (54c4 <system_gclk_chan_disable+0x54>)
    547c:	58e3      	ldr	r3, [r4, r3]
    547e:	4798      	blx	r3
	system_interrupt_enter_critical_section();

	/* Select the requested generator channel */
	*((uint8_t*)&GCLK->CLKCTRL.reg) = channel;
    5480:	4b11      	ldr	r3, [pc, #68]	; (54c8 <system_gclk_chan_disable+0x58>)
    5482:	701d      	strb	r5, [r3, #0]

	/* Sanity check WRTLOCK */
	Assert(!GCLK->CLKCTRL.bit.WRTLOCK);

	/* Switch to known-working source so that the channel can be disabled */
	uint32_t prev_gen_id = GCLK->CLKCTRL.bit.GEN;
    5484:	4b11      	ldr	r3, [pc, #68]	; (54cc <system_gclk_chan_disable+0x5c>)
    5486:	8858      	ldrh	r0, [r3, #2]
    5488:	0500      	lsls	r0, r0, #20
    548a:	0f00      	lsrs	r0, r0, #28
	GCLK->CLKCTRL.bit.GEN = 0;
    548c:	8859      	ldrh	r1, [r3, #2]
    548e:	4a10      	ldr	r2, [pc, #64]	; (54d0 <system_gclk_chan_disable+0x60>)
    5490:	400a      	ands	r2, r1
    5492:	805a      	strh	r2, [r3, #2]

	/* Disable the generic clock */
	GCLK->CLKCTRL.reg &= ~GCLK_CLKCTRL_CLKEN;
    5494:	8859      	ldrh	r1, [r3, #2]
    5496:	4a0f      	ldr	r2, [pc, #60]	; (54d4 <system_gclk_chan_disable+0x64>)
    5498:	400a      	ands	r2, r1
    549a:	805a      	strh	r2, [r3, #2]
	while (GCLK->CLKCTRL.reg & GCLK_CLKCTRL_CLKEN) {
    549c:	1c19      	adds	r1, r3, #0
    549e:	2280      	movs	r2, #128	; 0x80
    54a0:	01d2      	lsls	r2, r2, #7
    54a2:	884b      	ldrh	r3, [r1, #2]
    54a4:	4213      	tst	r3, r2
    54a6:	d1fc      	bne.n	54a2 <system_gclk_chan_disable+0x32>
		/* Wait for clock to become disabled */
	}

	/* Restore previous configured clock generator */
	GCLK->CLKCTRL.bit.GEN = prev_gen_id;
    54a8:	4b08      	ldr	r3, [pc, #32]	; (54cc <system_gclk_chan_disable+0x5c>)
    54aa:	0201      	lsls	r1, r0, #8
    54ac:	8858      	ldrh	r0, [r3, #2]
    54ae:	4a08      	ldr	r2, [pc, #32]	; (54d0 <system_gclk_chan_disable+0x60>)
    54b0:	4002      	ands	r2, r0
    54b2:	430a      	orrs	r2, r1
    54b4:	805a      	strh	r2, [r3, #2]
 * are only re-enabled upon leaving the outermost nested critical section.
 *
 */
static inline void system_interrupt_leave_critical_section(void)
{
	cpu_irq_leave_critical();
    54b6:	4b08      	ldr	r3, [pc, #32]	; (54d8 <system_gclk_chan_disable+0x68>)
    54b8:	58e3      	ldr	r3, [r4, r3]
    54ba:	4798      	blx	r3

	system_interrupt_leave_critical_section();
}
    54bc:	b003      	add	sp, #12
    54be:	bd30      	pop	{r4, r5, pc}
    54c0:	000005f8 	.word	0x000005f8
    54c4:	00000080 	.word	0x00000080
    54c8:	40000c02 	.word	0x40000c02
    54cc:	40000c00 	.word	0x40000c00
    54d0:	fffff0ff 	.word	0xfffff0ff
    54d4:	ffffbfff 	.word	0xffffbfff
    54d8:	00000008 	.word	0x00000008

000054dc <system_gclk_chan_set_config>:
 *
 */
void system_gclk_chan_set_config(
		const uint8_t channel,
		struct system_gclk_chan_config *const config)
{
    54dc:	b510      	push	{r4, lr}
    54de:	b082      	sub	sp, #8
    54e0:	4b06      	ldr	r3, [pc, #24]	; (54fc <system_gclk_chan_set_config+0x20>)
    54e2:	447b      	add	r3, pc

	/* Cache the new config to reduce sync requirements */
	uint32_t new_clkctrl_config = (channel << GCLK_CLKCTRL_ID_Pos);

	/* Select the desired generic clock generator */
	new_clkctrl_config |= config->source_generator << GCLK_CLKCTRL_GEN_Pos;
    54e4:	780c      	ldrb	r4, [r1, #0]
    54e6:	0224      	lsls	r4, r4, #8
    54e8:	4304      	orrs	r4, r0

	/* Disable generic clock channel */
	system_gclk_chan_disable(channel);
    54ea:	4a05      	ldr	r2, [pc, #20]	; (5500 <system_gclk_chan_set_config+0x24>)
    54ec:	589a      	ldr	r2, [r3, r2]
    54ee:	9201      	str	r2, [sp, #4]
    54f0:	4790      	blx	r2

	/* Write the new configuration */
	GCLK->CLKCTRL.reg = new_clkctrl_config;
    54f2:	b2a4      	uxth	r4, r4
    54f4:	4b03      	ldr	r3, [pc, #12]	; (5504 <system_gclk_chan_set_config+0x28>)
    54f6:	805c      	strh	r4, [r3, #2]
}
    54f8:	b002      	add	sp, #8
    54fa:	bd10      	pop	{r4, pc}
    54fc:	0000058e 	.word	0x0000058e
    5500:	000001c8 	.word	0x000001c8
    5504:	40000c00 	.word	0x40000c00

00005508 <system_gclk_chan_get_hz>:
 *
 * \return The frequency of the generic clock channel, in Hz.
 */
uint32_t system_gclk_chan_get_hz(
		const uint8_t channel)
{
    5508:	b530      	push	{r4, r5, lr}
    550a:	b083      	sub	sp, #12
    550c:	1c05      	adds	r5, r0, #0
    550e:	4c0a      	ldr	r4, [pc, #40]	; (5538 <system_gclk_chan_get_hz+0x30>)
    5510:	447c      	add	r4, pc
 * are only re-enabled upon leaving the outermost nested critical section.
 *
 */
static inline void system_interrupt_enter_critical_section(void)
{
	cpu_irq_enter_critical();
    5512:	4b0a      	ldr	r3, [pc, #40]	; (553c <system_gclk_chan_get_hz+0x34>)
    5514:	58e3      	ldr	r3, [r4, r3]
    5516:	4798      	blx	r3
	uint8_t gen_id;

	system_interrupt_enter_critical_section();

	/* Select the requested generic clock channel */
	*((uint8_t*)&GCLK->CLKCTRL.reg) = channel;
    5518:	4b09      	ldr	r3, [pc, #36]	; (5540 <system_gclk_chan_get_hz+0x38>)
    551a:	701d      	strb	r5, [r3, #0]
	gen_id = GCLK->CLKCTRL.bit.GEN;
    551c:	4b09      	ldr	r3, [pc, #36]	; (5544 <system_gclk_chan_get_hz+0x3c>)
    551e:	885d      	ldrh	r5, [r3, #2]
    5520:	052d      	lsls	r5, r5, #20
    5522:	0f2d      	lsrs	r5, r5, #28
 * are only re-enabled upon leaving the outermost nested critical section.
 *
 */
static inline void system_interrupt_leave_critical_section(void)
{
	cpu_irq_leave_critical();
    5524:	4b08      	ldr	r3, [pc, #32]	; (5548 <system_gclk_chan_get_hz+0x40>)
    5526:	58e3      	ldr	r3, [r4, r3]
    5528:	4798      	blx	r3

	system_interrupt_leave_critical_section();

	/* Return the clock speed of the associated GCLK generator */
	return system_gclk_gen_get_hz(gen_id);
    552a:	1c28      	adds	r0, r5, #0
    552c:	4b07      	ldr	r3, [pc, #28]	; (554c <system_gclk_chan_get_hz+0x44>)
    552e:	58e3      	ldr	r3, [r4, r3]
    5530:	4798      	blx	r3
}
    5532:	b003      	add	sp, #12
    5534:	bd30      	pop	{r4, r5, pc}
    5536:	46c0      	nop			; (mov r8, r8)
    5538:	00000560 	.word	0x00000560
    553c:	00000080 	.word	0x00000080
    5540:	40000c02 	.word	0x40000c02
    5544:	40000c00 	.word	0x40000c00
    5548:	00000008 	.word	0x00000008
    554c:	00000084 	.word	0x00000084

00005550 <_system_dummy_init>:
 */
void _system_dummy_init(void);
void _system_dummy_init(void)
{
	return;
}
    5550:	4770      	bx	lr
    5552:	46c0      	nop			; (mov r8, r8)

00005554 <system_init>:
 *  - Board hardware initialization (via the Board module)
 *  - Event system driver initialization (via the EVSYS module)
 *  - External Interrupt driver initialization (via the EXTINT module)
 */
void system_init(void)
{
    5554:	b510      	push	{r4, lr}
    5556:	b082      	sub	sp, #8
    5558:	4c09      	ldr	r4, [pc, #36]	; (5580 <system_init+0x2c>)
    555a:	447c      	add	r4, pc
	/* Configure GCLK and clock sources according to conf_clocks.h */
	system_clock_init();
    555c:	4b09      	ldr	r3, [pc, #36]	; (5584 <system_init+0x30>)
    555e:	58e3      	ldr	r3, [r4, r3]
    5560:	4798      	blx	r3

	/* Initialize board hardware */
	system_board_init();
    5562:	4b09      	ldr	r3, [pc, #36]	; (5588 <system_init+0x34>)
    5564:	58e3      	ldr	r3, [r4, r3]
    5566:	4798      	blx	r3

	/* Initialize EVSYS hardware */
	_system_events_init();
    5568:	4b08      	ldr	r3, [pc, #32]	; (558c <system_init+0x38>)
    556a:	58e3      	ldr	r3, [r4, r3]
    556c:	4798      	blx	r3

	/* Initialize External hardware */
	_system_extint_init();
    556e:	4b08      	ldr	r3, [pc, #32]	; (5590 <system_init+0x3c>)
    5570:	58e3      	ldr	r3, [r4, r3]
    5572:	4798      	blx	r3
	
	/* Initialize DIVAS hardware */
	_system_divas_init();
    5574:	4b07      	ldr	r3, [pc, #28]	; (5594 <system_init+0x40>)
    5576:	58e3      	ldr	r3, [r4, r3]
    5578:	4798      	blx	r3
}
    557a:	b002      	add	sp, #8
    557c:	bd10      	pop	{r4, pc}
    557e:	46c0      	nop			; (mov r8, r8)
    5580:	00000516 	.word	0x00000516
    5584:	00000190 	.word	0x00000190
    5588:	00000110 	.word	0x00000110
    558c:	0000018c 	.word	0x0000018c
    5590:	000000dc 	.word	0x000000dc
    5594:	0000007c 	.word	0x0000007c

00005598 <cpu_irq_enter_critical>:
 */
volatile bool g_interrupt_enabled = true;
#endif

void cpu_irq_enter_critical(void)
{
    5598:	b082      	sub	sp, #8
    559a:	4b11      	ldr	r3, [pc, #68]	; (55e0 <cpu_irq_enter_critical+0x48>)
    559c:	447b      	add	r3, pc
	if (cpu_irq_critical_section_counter == 0) {
    559e:	4a11      	ldr	r2, [pc, #68]	; (55e4 <cpu_irq_enter_critical+0x4c>)
    55a0:	447a      	add	r2, pc
    55a2:	6812      	ldr	r2, [r2, #0]
    55a4:	2a00      	cmp	r2, #0
    55a6:	d113      	bne.n	55d0 <cpu_irq_enter_critical+0x38>
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __get_PRIMASK(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, primask" : "=r" (result) );
    55a8:	f3ef 8210 	mrs	r2, PRIMASK
		if (cpu_irq_is_enabled()) {
    55ac:	2a00      	cmp	r2, #0
    55ae:	d10b      	bne.n	55c8 <cpu_irq_enter_critical+0x30>
  This function disables IRQ interrupts by setting the I-bit in the CPSR.
  Can only be executed in Privileged modes.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
    55b0:	b672      	cpsid	i
    55b2:	f3bf 8f5f 	dmb	sy
			cpu_irq_disable();
    55b6:	4a0c      	ldr	r2, [pc, #48]	; (55e8 <cpu_irq_enter_critical+0x50>)
    55b8:	589a      	ldr	r2, [r3, r2]
    55ba:	2300      	movs	r3, #0
    55bc:	7013      	strb	r3, [r2, #0]
			cpu_irq_prev_interrupt_state = true;
    55be:	2201      	movs	r2, #1
    55c0:	4b0a      	ldr	r3, [pc, #40]	; (55ec <cpu_irq_enter_critical+0x54>)
    55c2:	447b      	add	r3, pc
    55c4:	711a      	strb	r2, [r3, #4]
    55c6:	e003      	b.n	55d0 <cpu_irq_enter_critical+0x38>
		} else {
			/* Make sure the to save the prev state as false */
			cpu_irq_prev_interrupt_state = false;
    55c8:	2200      	movs	r2, #0
    55ca:	4b09      	ldr	r3, [pc, #36]	; (55f0 <cpu_irq_enter_critical+0x58>)
    55cc:	447b      	add	r3, pc
    55ce:	711a      	strb	r2, [r3, #4]
		}

	}

	cpu_irq_critical_section_counter++;
    55d0:	4b08      	ldr	r3, [pc, #32]	; (55f4 <cpu_irq_enter_critical+0x5c>)
    55d2:	447b      	add	r3, pc
    55d4:	681a      	ldr	r2, [r3, #0]
    55d6:	3201      	adds	r2, #1
    55d8:	601a      	str	r2, [r3, #0]
}
    55da:	b002      	add	sp, #8
    55dc:	4770      	bx	lr
    55de:	46c0      	nop			; (mov r8, r8)
    55e0:	000004d4 	.word	0x000004d4
    55e4:	1fffc7c4 	.word	0x1fffc7c4
    55e8:	00000090 	.word	0x00000090
    55ec:	1fffc7a2 	.word	0x1fffc7a2
    55f0:	1fffc798 	.word	0x1fffc798
    55f4:	1fffc792 	.word	0x1fffc792

000055f8 <cpu_irq_leave_critical>:

void cpu_irq_leave_critical(void)
{
    55f8:	b082      	sub	sp, #8
    55fa:	4a0d      	ldr	r2, [pc, #52]	; (5630 <cpu_irq_leave_critical+0x38>)
    55fc:	447a      	add	r2, pc
	/* Check if the user is trying to leave a critical section when not in a critical section */
	Assert(cpu_irq_critical_section_counter > 0);

	cpu_irq_critical_section_counter--;
    55fe:	4b0d      	ldr	r3, [pc, #52]	; (5634 <cpu_irq_leave_critical+0x3c>)
    5600:	447b      	add	r3, pc
    5602:	6819      	ldr	r1, [r3, #0]
    5604:	3901      	subs	r1, #1
    5606:	6019      	str	r1, [r3, #0]

	/* Only enable global interrupts when the counter reaches 0 and the state of the global interrupt flag
	   was enabled when entering critical state */
	if ((cpu_irq_critical_section_counter == 0) && (cpu_irq_prev_interrupt_state)) {
    5608:	681b      	ldr	r3, [r3, #0]
    560a:	2b00      	cmp	r3, #0
    560c:	d10d      	bne.n	562a <cpu_irq_leave_critical+0x32>
    560e:	4b0a      	ldr	r3, [pc, #40]	; (5638 <cpu_irq_leave_critical+0x40>)
    5610:	447b      	add	r3, pc
    5612:	791b      	ldrb	r3, [r3, #4]
    5614:	2b00      	cmp	r3, #0
    5616:	d008      	beq.n	562a <cpu_irq_leave_critical+0x32>
		cpu_irq_enable();
    5618:	4b08      	ldr	r3, [pc, #32]	; (563c <cpu_irq_leave_critical+0x44>)
    561a:	58d3      	ldr	r3, [r2, r3]
    561c:	9301      	str	r3, [sp, #4]
    561e:	2301      	movs	r3, #1
    5620:	9a01      	ldr	r2, [sp, #4]
    5622:	7013      	strb	r3, [r2, #0]
    5624:	f3bf 8f5f 	dmb	sy
  This function enables IRQ interrupts by clearing the I-bit in the CPSR.
  Can only be executed in Privileged modes.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __enable_irq(void)
{
  __ASM volatile ("cpsie i" : : : "memory");
    5628:	b662      	cpsie	i
	}
}
    562a:	b002      	add	sp, #8
    562c:	4770      	bx	lr
    562e:	46c0      	nop			; (mov r8, r8)
    5630:	00000474 	.word	0x00000474
    5634:	1fffc764 	.word	0x1fffc764
    5638:	1fffc754 	.word	0x1fffc754
    563c:	00000090 	.word	0x00000090

00005640 <port_pin_set_config>:
 *  \param[in] config    Configuration settings for the pin
 */
void port_pin_set_config(
		const uint8_t gpio_pin,
		const struct port_config *const config)
{
    5640:	b510      	push	{r4, lr}
    5642:	b084      	sub	sp, #16
    5644:	4a08      	ldr	r2, [pc, #32]	; (5668 <port_pin_set_config+0x28>)
    5646:	447a      	add	r2, pc
{
	/* Sanity check arguments */
	Assert(config);

	/* Default configuration values */
	config->mux_position = SYSTEM_PINMUX_GPIO;
    5648:	2480      	movs	r4, #128	; 0x80
    564a:	ab03      	add	r3, sp, #12
    564c:	701c      	strb	r4, [r3, #0]

	struct system_pinmux_config pinmux_config;
	system_pinmux_get_config_defaults(&pinmux_config);

	pinmux_config.mux_position = SYSTEM_PINMUX_GPIO;
	pinmux_config.direction    = (enum system_pinmux_pin_dir)config->direction;
    564e:	780c      	ldrb	r4, [r1, #0]
    5650:	705c      	strb	r4, [r3, #1]
	pinmux_config.input_pull   = (enum system_pinmux_pin_pull)config->input_pull;
    5652:	784c      	ldrb	r4, [r1, #1]
    5654:	709c      	strb	r4, [r3, #2]
	pinmux_config.powersave    = config->powersave;
    5656:	7889      	ldrb	r1, [r1, #2]
    5658:	70d9      	strb	r1, [r3, #3]

	system_pinmux_pin_set_config(gpio_pin, &pinmux_config);
    565a:	1c19      	adds	r1, r3, #0
    565c:	4b03      	ldr	r3, [pc, #12]	; (566c <port_pin_set_config+0x2c>)
    565e:	58d3      	ldr	r3, [r2, r3]
    5660:	4798      	blx	r3
}
    5662:	b004      	add	sp, #16
    5664:	bd10      	pop	{r4, pc}
    5666:	46c0      	nop			; (mov r8, r8)
    5668:	0000042a 	.word	0x0000042a
    566c:	000001e8 	.word	0x000001e8

00005670 <_system_pinmux_config>:
 */
static void _system_pinmux_config(
		PortGroup *const port,
		const uint32_t pin_mask,
		const struct system_pinmux_config *const config)
{
    5670:	b530      	push	{r4, r5, lr}

	/* Track the configuration bits into a temporary variable before writing */
	uint32_t pin_cfg = 0;

	/* Enabled powersave mode, don't create configuration */
	if (!config->powersave) {
    5672:	78d3      	ldrb	r3, [r2, #3]
    5674:	2b00      	cmp	r3, #0
    5676:	d11e      	bne.n	56b6 <_system_pinmux_config+0x46>
		/* Enable the pin peripheral MUX flag if non-GPIO selected (pinmux will
		 * be written later) and store the new MUX mask */
		if (config->mux_position != SYSTEM_PINMUX_GPIO) {
    5678:	7813      	ldrb	r3, [r2, #0]
    567a:	2b80      	cmp	r3, #128	; 0x80
    567c:	d004      	beq.n	5688 <_system_pinmux_config+0x18>
			pin_cfg |= PORT_WRCONFIG_PMUXEN;
			pin_cfg |= (config->mux_position << PORT_WRCONFIG_PMUX_Pos);
    567e:	061b      	lsls	r3, r3, #24
    5680:	2480      	movs	r4, #128	; 0x80
    5682:	0264      	lsls	r4, r4, #9
    5684:	4323      	orrs	r3, r4
    5686:	e000      	b.n	568a <_system_pinmux_config+0x1a>
{
	Assert(port);
	Assert(config);

	/* Track the configuration bits into a temporary variable before writing */
	uint32_t pin_cfg = 0;
    5688:	2300      	movs	r3, #0
			pin_cfg |= PORT_WRCONFIG_PMUXEN;
			pin_cfg |= (config->mux_position << PORT_WRCONFIG_PMUX_Pos);
		}

		/* Check if the user has requested that the input buffer be enabled */
		if ((config->direction == SYSTEM_PINMUX_PIN_DIR_INPUT) ||
    568a:	7854      	ldrb	r4, [r2, #1]
    568c:	2502      	movs	r5, #2
    568e:	43ac      	bics	r4, r5
    5690:	d10a      	bne.n	56a8 <_system_pinmux_config+0x38>
				(config->direction == SYSTEM_PINMUX_PIN_DIR_OUTPUT_WITH_READBACK)) {
			/* Enable input buffer flag */
			pin_cfg |= PORT_WRCONFIG_INEN;

			/* Enable pull-up/pull-down control flag if requested */
			if (config->input_pull != SYSTEM_PINMUX_PIN_PULL_NONE) {
    5692:	7894      	ldrb	r4, [r2, #2]
    5694:	2c00      	cmp	r4, #0
    5696:	d103      	bne.n	56a0 <_system_pinmux_config+0x30>

		/* Check if the user has requested that the input buffer be enabled */
		if ((config->direction == SYSTEM_PINMUX_PIN_DIR_INPUT) ||
				(config->direction == SYSTEM_PINMUX_PIN_DIR_OUTPUT_WITH_READBACK)) {
			/* Enable input buffer flag */
			pin_cfg |= PORT_WRCONFIG_INEN;
    5698:	2480      	movs	r4, #128	; 0x80
    569a:	02a4      	lsls	r4, r4, #10
    569c:	4323      	orrs	r3, r4
    569e:	e002      	b.n	56a6 <_system_pinmux_config+0x36>

			/* Enable pull-up/pull-down control flag if requested */
			if (config->input_pull != SYSTEM_PINMUX_PIN_PULL_NONE) {
				pin_cfg |= PORT_WRCONFIG_PULLEN;
    56a0:	24c0      	movs	r4, #192	; 0xc0
    56a2:	02e4      	lsls	r4, r4, #11
    56a4:	4323      	orrs	r3, r4
			}

			/* Clear the port DIR bits to disable the output buffer */
			port->DIRCLR.reg = pin_mask;
    56a6:	6041      	str	r1, [r0, #4]
		}

		/* Check if the user has requested that the output buffer be enabled */
		if ((config->direction == SYSTEM_PINMUX_PIN_DIR_OUTPUT) ||
    56a8:	7854      	ldrb	r4, [r2, #1]
    56aa:	3c01      	subs	r4, #1
    56ac:	2c01      	cmp	r4, #1
    56ae:	d804      	bhi.n	56ba <_system_pinmux_config+0x4a>
				(config->direction == SYSTEM_PINMUX_PIN_DIR_OUTPUT_WITH_READBACK)) {
			/* Cannot use a pull-up if the output driver is enabled,
			 * if requested the input buffer can only sample the current
			 * output state */
			pin_cfg &= ~PORT_WRCONFIG_PULLEN;
    56b0:	4c11      	ldr	r4, [pc, #68]	; (56f8 <_system_pinmux_config+0x88>)
    56b2:	4023      	ands	r3, r4
    56b4:	e001      	b.n	56ba <_system_pinmux_config+0x4a>
		}
	} else {
		port->DIRCLR.reg = pin_mask;
    56b6:	6041      	str	r1, [r0, #4]
{
	Assert(port);
	Assert(config);

	/* Track the configuration bits into a temporary variable before writing */
	uint32_t pin_cfg = 0;
    56b8:	2300      	movs	r3, #0
		port->DIRCLR.reg = pin_mask;
	}

	/* The Write Configuration register (WRCONFIG) requires the
	 * pins to to grouped into two 16-bit half-words - split them out here */
	uint32_t lower_pin_mask = (pin_mask & 0xFFFF);
    56ba:	040d      	lsls	r5, r1, #16
    56bc:	0c2d      	lsrs	r5, r5, #16
	uint32_t upper_pin_mask = (pin_mask >> 16);

	/* Configure the lower 16-bits of the port to the desired configuration,
	 * including the pin peripheral multiplexer just in case it is enabled */
	port->WRCONFIG.reg
		= (lower_pin_mask << PORT_WRCONFIG_PINMASK_Pos) |
    56be:	24a0      	movs	r4, #160	; 0xa0
    56c0:	05e4      	lsls	r4, r4, #23
    56c2:	432c      	orrs	r4, r5
			pin_cfg | PORT_WRCONFIG_WRPMUX | PORT_WRCONFIG_WRPINCFG;
    56c4:	431c      	orrs	r4, r3
	uint32_t upper_pin_mask = (pin_mask >> 16);

	/* Configure the lower 16-bits of the port to the desired configuration,
	 * including the pin peripheral multiplexer just in case it is enabled */
	port->WRCONFIG.reg
		= (lower_pin_mask << PORT_WRCONFIG_PINMASK_Pos) |
    56c6:	6284      	str	r4, [r0, #40]	; 0x28
	}

	/* The Write Configuration register (WRCONFIG) requires the
	 * pins to to grouped into two 16-bit half-words - split them out here */
	uint32_t lower_pin_mask = (pin_mask & 0xFFFF);
	uint32_t upper_pin_mask = (pin_mask >> 16);
    56c8:	0c0d      	lsrs	r5, r1, #16
			pin_cfg | PORT_WRCONFIG_WRPMUX | PORT_WRCONFIG_WRPINCFG;

	/* Configure the upper 16-bits of the port to the desired configuration,
	 * including the pin peripheral multiplexer just in case it is enabled */
	port->WRCONFIG.reg
		= (upper_pin_mask << PORT_WRCONFIG_PINMASK_Pos) |
    56ca:	24d0      	movs	r4, #208	; 0xd0
    56cc:	0624      	lsls	r4, r4, #24
    56ce:	432c      	orrs	r4, r5
			pin_cfg | PORT_WRCONFIG_WRPMUX | PORT_WRCONFIG_WRPINCFG |
    56d0:	431c      	orrs	r4, r3
			pin_cfg | PORT_WRCONFIG_WRPMUX | PORT_WRCONFIG_WRPINCFG;

	/* Configure the upper 16-bits of the port to the desired configuration,
	 * including the pin peripheral multiplexer just in case it is enabled */
	port->WRCONFIG.reg
		= (upper_pin_mask << PORT_WRCONFIG_PINMASK_Pos) |
    56d2:	6284      	str	r4, [r0, #40]	; 0x28
			pin_cfg | PORT_WRCONFIG_WRPMUX | PORT_WRCONFIG_WRPINCFG |
			PORT_WRCONFIG_HWSEL;

	if(!config->powersave) {
    56d4:	78d4      	ldrb	r4, [r2, #3]
    56d6:	2c00      	cmp	r4, #0
    56d8:	d10c      	bne.n	56f4 <_system_pinmux_config+0x84>
		/* Set the pull-up state once the port pins are configured if one was
		 * requested and it does not violate the valid set of port
		 * configurations */
		if (pin_cfg & PORT_WRCONFIG_PULLEN) {
    56da:	035c      	lsls	r4, r3, #13
    56dc:	d505      	bpl.n	56ea <_system_pinmux_config+0x7a>
			/* Set the OUT register bits to enable the pull-up if requested,
			 * clear to enable pull-down */
			if (config->input_pull == SYSTEM_PINMUX_PIN_PULL_UP) {
    56de:	7893      	ldrb	r3, [r2, #2]
    56e0:	2b01      	cmp	r3, #1
    56e2:	d101      	bne.n	56e8 <_system_pinmux_config+0x78>
				port->OUTSET.reg = pin_mask;
    56e4:	6181      	str	r1, [r0, #24]
    56e6:	e000      	b.n	56ea <_system_pinmux_config+0x7a>
			} else {
				port->OUTCLR.reg = pin_mask;
    56e8:	6141      	str	r1, [r0, #20]
			}
		}

		/* Check if the user has requested that the output buffer be enabled */
		if ((config->direction == SYSTEM_PINMUX_PIN_DIR_OUTPUT) ||
    56ea:	7853      	ldrb	r3, [r2, #1]
    56ec:	3b01      	subs	r3, #1
    56ee:	2b01      	cmp	r3, #1
    56f0:	d800      	bhi.n	56f4 <_system_pinmux_config+0x84>
				(config->direction == SYSTEM_PINMUX_PIN_DIR_OUTPUT_WITH_READBACK)) {
			/* Set the port DIR bits to enable the output buffer */
			port->DIRSET.reg = pin_mask;
    56f2:	6081      	str	r1, [r0, #8]
		}
	}
}
    56f4:	bd30      	pop	{r4, r5, pc}
    56f6:	46c0      	nop			; (mov r8, r8)
    56f8:	fffbffff 	.word	0xfffbffff

000056fc <system_pinmux_pin_set_config>:
 * \param[in] config    Configuration settings for the pin
 */
void system_pinmux_pin_set_config(
		const uint8_t gpio_pin,
		const struct system_pinmux_config *const config)
{
    56fc:	b508      	push	{r3, lr}
    56fe:	1c03      	adds	r3, r0, #0
    5700:	1c0a      	adds	r2, r1, #0
	uint8_t group_index = (gpio_pin / 32);

	/* Array of available ports */
	Port *const ports[PORT_INST_NUM] = PORT_INSTS;

	if (port_index < PORT_INST_NUM) {
    5702:	09c1      	lsrs	r1, r0, #7
		return &(ports[port_index]->Group[group_index]);
	} else {
		Assert(false);
		return NULL;
    5704:	2000      	movs	r0, #0
	uint8_t group_index = (gpio_pin / 32);

	/* Array of available ports */
	Port *const ports[PORT_INST_NUM] = PORT_INSTS;

	if (port_index < PORT_INST_NUM) {
    5706:	2900      	cmp	r1, #0
    5708:	d103      	bne.n	5712 <system_pinmux_pin_set_config+0x16>
		return &(ports[port_index]->Group[group_index]);
    570a:	0958      	lsrs	r0, r3, #5
    570c:	01c0      	lsls	r0, r0, #7
    570e:	4905      	ldr	r1, [pc, #20]	; (5724 <system_pinmux_pin_set_config+0x28>)
    5710:	1840      	adds	r0, r0, r1
	PortGroup *const port = system_pinmux_get_group_from_gpio_pin(gpio_pin);
	uint32_t pin_mask = (1UL << (gpio_pin % 32));
    5712:	211f      	movs	r1, #31
    5714:	400b      	ands	r3, r1
    5716:	2101      	movs	r1, #1
    5718:	4099      	lsls	r1, r3

	_system_pinmux_config(port, pin_mask, config);
    571a:	4b03      	ldr	r3, [pc, #12]	; (5728 <system_pinmux_pin_set_config+0x2c>)
    571c:	447b      	add	r3, pc
    571e:	4798      	blx	r3
}
    5720:	bd08      	pop	{r3, pc}
    5722:	46c0      	nop			; (mov r8, r8)
    5724:	41004400 	.word	0x41004400
    5728:	ffffff51 	.word	0xffffff51

0000572c <__gnu_thumb1_case_uqi>:
    572c:	b402      	push	{r1}
    572e:	4671      	mov	r1, lr
    5730:	0849      	lsrs	r1, r1, #1
    5732:	0049      	lsls	r1, r1, #1
    5734:	5c09      	ldrb	r1, [r1, r0]
    5736:	0049      	lsls	r1, r1, #1
    5738:	448e      	add	lr, r1
    573a:	bc02      	pop	{r1}
    573c:	4770      	bx	lr
    573e:	46c0      	nop			; (mov r8, r8)

00005740 <__udivsi3>:
    5740:	2900      	cmp	r1, #0
    5742:	d034      	beq.n	57ae <.udivsi3_skip_div0_test+0x6a>

00005744 <.udivsi3_skip_div0_test>:
    5744:	2301      	movs	r3, #1
    5746:	2200      	movs	r2, #0
    5748:	b410      	push	{r4}
    574a:	4288      	cmp	r0, r1
    574c:	d32c      	bcc.n	57a8 <.udivsi3_skip_div0_test+0x64>
    574e:	2401      	movs	r4, #1
    5750:	0724      	lsls	r4, r4, #28
    5752:	42a1      	cmp	r1, r4
    5754:	d204      	bcs.n	5760 <.udivsi3_skip_div0_test+0x1c>
    5756:	4281      	cmp	r1, r0
    5758:	d202      	bcs.n	5760 <.udivsi3_skip_div0_test+0x1c>
    575a:	0109      	lsls	r1, r1, #4
    575c:	011b      	lsls	r3, r3, #4
    575e:	e7f8      	b.n	5752 <.udivsi3_skip_div0_test+0xe>
    5760:	00e4      	lsls	r4, r4, #3
    5762:	42a1      	cmp	r1, r4
    5764:	d204      	bcs.n	5770 <.udivsi3_skip_div0_test+0x2c>
    5766:	4281      	cmp	r1, r0
    5768:	d202      	bcs.n	5770 <.udivsi3_skip_div0_test+0x2c>
    576a:	0049      	lsls	r1, r1, #1
    576c:	005b      	lsls	r3, r3, #1
    576e:	e7f8      	b.n	5762 <.udivsi3_skip_div0_test+0x1e>
    5770:	4288      	cmp	r0, r1
    5772:	d301      	bcc.n	5778 <.udivsi3_skip_div0_test+0x34>
    5774:	1a40      	subs	r0, r0, r1
    5776:	431a      	orrs	r2, r3
    5778:	084c      	lsrs	r4, r1, #1
    577a:	42a0      	cmp	r0, r4
    577c:	d302      	bcc.n	5784 <.udivsi3_skip_div0_test+0x40>
    577e:	1b00      	subs	r0, r0, r4
    5780:	085c      	lsrs	r4, r3, #1
    5782:	4322      	orrs	r2, r4
    5784:	088c      	lsrs	r4, r1, #2
    5786:	42a0      	cmp	r0, r4
    5788:	d302      	bcc.n	5790 <.udivsi3_skip_div0_test+0x4c>
    578a:	1b00      	subs	r0, r0, r4
    578c:	089c      	lsrs	r4, r3, #2
    578e:	4322      	orrs	r2, r4
    5790:	08cc      	lsrs	r4, r1, #3
    5792:	42a0      	cmp	r0, r4
    5794:	d302      	bcc.n	579c <.udivsi3_skip_div0_test+0x58>
    5796:	1b00      	subs	r0, r0, r4
    5798:	08dc      	lsrs	r4, r3, #3
    579a:	4322      	orrs	r2, r4
    579c:	2800      	cmp	r0, #0
    579e:	d003      	beq.n	57a8 <.udivsi3_skip_div0_test+0x64>
    57a0:	091b      	lsrs	r3, r3, #4
    57a2:	d001      	beq.n	57a8 <.udivsi3_skip_div0_test+0x64>
    57a4:	0909      	lsrs	r1, r1, #4
    57a6:	e7e3      	b.n	5770 <.udivsi3_skip_div0_test+0x2c>
    57a8:	1c10      	adds	r0, r2, #0
    57aa:	bc10      	pop	{r4}
    57ac:	4770      	bx	lr
    57ae:	2800      	cmp	r0, #0
    57b0:	d001      	beq.n	57b6 <.udivsi3_skip_div0_test+0x72>
    57b2:	2000      	movs	r0, #0
    57b4:	43c0      	mvns	r0, r0
    57b6:	b407      	push	{r0, r1, r2}
    57b8:	4802      	ldr	r0, [pc, #8]	; (57c4 <.udivsi3_skip_div0_test+0x80>)
    57ba:	a102      	add	r1, pc, #8	; (adr r1, 57c4 <.udivsi3_skip_div0_test+0x80>)
    57bc:	1840      	adds	r0, r0, r1
    57be:	9002      	str	r0, [sp, #8]
    57c0:	bd03      	pop	{r0, r1, pc}
    57c2:	46c0      	nop			; (mov r8, r8)
    57c4:	00000019 	.word	0x00000019

000057c8 <__aeabi_uidivmod>:
    57c8:	2900      	cmp	r1, #0
    57ca:	d0f0      	beq.n	57ae <.udivsi3_skip_div0_test+0x6a>
    57cc:	b503      	push	{r0, r1, lr}
    57ce:	f7ff ffb9 	bl	5744 <.udivsi3_skip_div0_test>
    57d2:	bc0e      	pop	{r1, r2, r3}
    57d4:	4342      	muls	r2, r0
    57d6:	1a89      	subs	r1, r1, r2
    57d8:	4718      	bx	r3
    57da:	46c0      	nop			; (mov r8, r8)

000057dc <__aeabi_idiv0>:
    57dc:	4770      	bx	lr
    57de:	46c0      	nop			; (mov r8, r8)

000057e0 <__muldi3>:
    57e0:	469c      	mov	ip, r3
    57e2:	0403      	lsls	r3, r0, #16
    57e4:	b5f0      	push	{r4, r5, r6, r7, lr}
    57e6:	0c1b      	lsrs	r3, r3, #16
    57e8:	0417      	lsls	r7, r2, #16
    57ea:	0c3f      	lsrs	r7, r7, #16
    57ec:	0c15      	lsrs	r5, r2, #16
    57ee:	1c1e      	adds	r6, r3, #0
    57f0:	1c04      	adds	r4, r0, #0
    57f2:	0c00      	lsrs	r0, r0, #16
    57f4:	437e      	muls	r6, r7
    57f6:	436b      	muls	r3, r5
    57f8:	4347      	muls	r7, r0
    57fa:	4345      	muls	r5, r0
    57fc:	18fb      	adds	r3, r7, r3
    57fe:	0c30      	lsrs	r0, r6, #16
    5800:	1818      	adds	r0, r3, r0
    5802:	4287      	cmp	r7, r0
    5804:	d902      	bls.n	580c <__muldi3+0x2c>
    5806:	2380      	movs	r3, #128	; 0x80
    5808:	025b      	lsls	r3, r3, #9
    580a:	18ed      	adds	r5, r5, r3
    580c:	0c03      	lsrs	r3, r0, #16
    580e:	18ed      	adds	r5, r5, r3
    5810:	4663      	mov	r3, ip
    5812:	435c      	muls	r4, r3
    5814:	434a      	muls	r2, r1
    5816:	0436      	lsls	r6, r6, #16
    5818:	0c36      	lsrs	r6, r6, #16
    581a:	18a1      	adds	r1, r4, r2
    581c:	0400      	lsls	r0, r0, #16
    581e:	1980      	adds	r0, r0, r6
    5820:	1949      	adds	r1, r1, r5
    5822:	bdf0      	pop	{r4, r5, r6, r7, pc}

00005824 <__libc_init_array>:
    5824:	b570      	push	{r4, r5, r6, lr}
    5826:	4e0d      	ldr	r6, [pc, #52]	; (585c <__libc_init_array+0x38>)
    5828:	4d0d      	ldr	r5, [pc, #52]	; (5860 <__libc_init_array+0x3c>)
    582a:	2400      	movs	r4, #0
    582c:	1bad      	subs	r5, r5, r6
    582e:	10ad      	asrs	r5, r5, #2
    5830:	d005      	beq.n	583e <__libc_init_array+0x1a>
    5832:	00a3      	lsls	r3, r4, #2
    5834:	58f3      	ldr	r3, [r6, r3]
    5836:	3401      	adds	r4, #1
    5838:	4798      	blx	r3
    583a:	42a5      	cmp	r5, r4
    583c:	d1f9      	bne.n	5832 <__libc_init_array+0xe>
    583e:	f000 f907 	bl	5a50 <_init>
    5842:	4e08      	ldr	r6, [pc, #32]	; (5864 <__libc_init_array+0x40>)
    5844:	4d08      	ldr	r5, [pc, #32]	; (5868 <__libc_init_array+0x44>)
    5846:	2400      	movs	r4, #0
    5848:	1bad      	subs	r5, r5, r6
    584a:	10ad      	asrs	r5, r5, #2
    584c:	d005      	beq.n	585a <__libc_init_array+0x36>
    584e:	00a3      	lsls	r3, r4, #2
    5850:	58f3      	ldr	r3, [r6, r3]
    5852:	3401      	adds	r4, #1
    5854:	4798      	blx	r3
    5856:	42a5      	cmp	r5, r4
    5858:	d1f9      	bne.n	584e <__libc_init_array+0x2a>
    585a:	bd70      	pop	{r4, r5, r6, pc}
    585c:	00005a5c 	.word	0x00005a5c
    5860:	00005a5c 	.word	0x00005a5c
    5864:	00005a5c 	.word	0x00005a5c
    5868:	00005a64 	.word	0x00005a64

0000586c <memcpy>:
    586c:	b5f0      	push	{r4, r5, r6, r7, lr}
    586e:	2a0f      	cmp	r2, #15
    5870:	d935      	bls.n	58de <memcpy+0x72>
    5872:	1c03      	adds	r3, r0, #0
    5874:	430b      	orrs	r3, r1
    5876:	079c      	lsls	r4, r3, #30
    5878:	d135      	bne.n	58e6 <memcpy+0x7a>
    587a:	1c16      	adds	r6, r2, #0
    587c:	3e10      	subs	r6, #16
    587e:	0936      	lsrs	r6, r6, #4
    5880:	0135      	lsls	r5, r6, #4
    5882:	1945      	adds	r5, r0, r5
    5884:	3510      	adds	r5, #16
    5886:	1c0c      	adds	r4, r1, #0
    5888:	1c03      	adds	r3, r0, #0
    588a:	6827      	ldr	r7, [r4, #0]
    588c:	601f      	str	r7, [r3, #0]
    588e:	6867      	ldr	r7, [r4, #4]
    5890:	605f      	str	r7, [r3, #4]
    5892:	68a7      	ldr	r7, [r4, #8]
    5894:	609f      	str	r7, [r3, #8]
    5896:	68e7      	ldr	r7, [r4, #12]
    5898:	3410      	adds	r4, #16
    589a:	60df      	str	r7, [r3, #12]
    589c:	3310      	adds	r3, #16
    589e:	42ab      	cmp	r3, r5
    58a0:	d1f3      	bne.n	588a <memcpy+0x1e>
    58a2:	1c73      	adds	r3, r6, #1
    58a4:	011b      	lsls	r3, r3, #4
    58a6:	18c5      	adds	r5, r0, r3
    58a8:	18c9      	adds	r1, r1, r3
    58aa:	230f      	movs	r3, #15
    58ac:	4013      	ands	r3, r2
    58ae:	2b03      	cmp	r3, #3
    58b0:	d91b      	bls.n	58ea <memcpy+0x7e>
    58b2:	1f1c      	subs	r4, r3, #4
    58b4:	08a4      	lsrs	r4, r4, #2
    58b6:	3401      	adds	r4, #1
    58b8:	00a4      	lsls	r4, r4, #2
    58ba:	2300      	movs	r3, #0
    58bc:	58ce      	ldr	r6, [r1, r3]
    58be:	50ee      	str	r6, [r5, r3]
    58c0:	3304      	adds	r3, #4
    58c2:	42a3      	cmp	r3, r4
    58c4:	d1fa      	bne.n	58bc <memcpy+0x50>
    58c6:	18ed      	adds	r5, r5, r3
    58c8:	18c9      	adds	r1, r1, r3
    58ca:	2303      	movs	r3, #3
    58cc:	401a      	ands	r2, r3
    58ce:	d005      	beq.n	58dc <memcpy+0x70>
    58d0:	2300      	movs	r3, #0
    58d2:	5ccc      	ldrb	r4, [r1, r3]
    58d4:	54ec      	strb	r4, [r5, r3]
    58d6:	3301      	adds	r3, #1
    58d8:	4293      	cmp	r3, r2
    58da:	d1fa      	bne.n	58d2 <memcpy+0x66>
    58dc:	bdf0      	pop	{r4, r5, r6, r7, pc}
    58de:	1c05      	adds	r5, r0, #0
    58e0:	2a00      	cmp	r2, #0
    58e2:	d1f5      	bne.n	58d0 <memcpy+0x64>
    58e4:	e7fa      	b.n	58dc <memcpy+0x70>
    58e6:	1c05      	adds	r5, r0, #0
    58e8:	e7f2      	b.n	58d0 <memcpy+0x64>
    58ea:	1c1a      	adds	r2, r3, #0
    58ec:	e7f8      	b.n	58e0 <memcpy+0x74>
    58ee:	46c0      	nop			; (mov r8, r8)

000058f0 <register_fini>:
    58f0:	b508      	push	{r3, lr}
    58f2:	4b03      	ldr	r3, [pc, #12]	; (5900 <register_fini+0x10>)
    58f4:	2b00      	cmp	r3, #0
    58f6:	d002      	beq.n	58fe <register_fini+0xe>
    58f8:	4802      	ldr	r0, [pc, #8]	; (5904 <register_fini+0x14>)
    58fa:	f000 f805 	bl	5908 <atexit>
    58fe:	bd08      	pop	{r3, pc}
    5900:	00000000 	.word	0x00000000
    5904:	00005919 	.word	0x00005919

00005908 <atexit>:
    5908:	b508      	push	{r3, lr}
    590a:	1c01      	adds	r1, r0, #0
    590c:	2200      	movs	r2, #0
    590e:	2000      	movs	r0, #0
    5910:	2300      	movs	r3, #0
    5912:	f000 f819 	bl	5948 <__register_exitproc>
    5916:	bd08      	pop	{r3, pc}

00005918 <__libc_fini_array>:
    5918:	b538      	push	{r3, r4, r5, lr}
    591a:	4b09      	ldr	r3, [pc, #36]	; (5940 <__libc_fini_array+0x28>)
    591c:	4d09      	ldr	r5, [pc, #36]	; (5944 <__libc_fini_array+0x2c>)
    591e:	1aed      	subs	r5, r5, r3
    5920:	10ad      	asrs	r5, r5, #2
    5922:	d009      	beq.n	5938 <__libc_fini_array+0x20>
    5924:	3d01      	subs	r5, #1
    5926:	00ac      	lsls	r4, r5, #2
    5928:	18e4      	adds	r4, r4, r3
    592a:	e000      	b.n	592e <__libc_fini_array+0x16>
    592c:	3d01      	subs	r5, #1
    592e:	6823      	ldr	r3, [r4, #0]
    5930:	4798      	blx	r3
    5932:	3c04      	subs	r4, #4
    5934:	2d00      	cmp	r5, #0
    5936:	d1f9      	bne.n	592c <__libc_fini_array+0x14>
    5938:	f000 f894 	bl	5a64 <_fini>
    593c:	bd38      	pop	{r3, r4, r5, pc}
    593e:	46c0      	nop			; (mov r8, r8)
    5940:	00005a70 	.word	0x00005a70
    5944:	00005a74 	.word	0x00005a74

00005948 <__register_exitproc>:
    5948:	b5f0      	push	{r4, r5, r6, r7, lr}
    594a:	464f      	mov	r7, r9
    594c:	4646      	mov	r6, r8
    594e:	b4c0      	push	{r6, r7}
    5950:	4698      	mov	r8, r3
    5952:	4b2b      	ldr	r3, [pc, #172]	; (5a00 <__register_exitproc+0xb8>)
    5954:	25a4      	movs	r5, #164	; 0xa4
    5956:	681b      	ldr	r3, [r3, #0]
    5958:	006d      	lsls	r5, r5, #1
    595a:	595c      	ldr	r4, [r3, r5]
    595c:	b083      	sub	sp, #12
    595e:	1c06      	adds	r6, r0, #0
    5960:	1c0f      	adds	r7, r1, #0
    5962:	4691      	mov	r9, r2
    5964:	9301      	str	r3, [sp, #4]
    5966:	2c00      	cmp	r4, #0
    5968:	d044      	beq.n	59f4 <__register_exitproc+0xac>
    596a:	6865      	ldr	r5, [r4, #4]
    596c:	2d1f      	cmp	r5, #31
    596e:	dd1a      	ble.n	59a6 <__register_exitproc+0x5e>
    5970:	4b24      	ldr	r3, [pc, #144]	; (5a04 <__register_exitproc+0xbc>)
    5972:	2b00      	cmp	r3, #0
    5974:	d102      	bne.n	597c <__register_exitproc+0x34>
    5976:	2001      	movs	r0, #1
    5978:	4240      	negs	r0, r0
    597a:	e01c      	b.n	59b6 <__register_exitproc+0x6e>
    597c:	20c8      	movs	r0, #200	; 0xc8
    597e:	0040      	lsls	r0, r0, #1
    5980:	e000      	b.n	5984 <__register_exitproc+0x3c>
    5982:	bf00      	nop
    5984:	1e04      	subs	r4, r0, #0
    5986:	d0f6      	beq.n	5976 <__register_exitproc+0x2e>
    5988:	2500      	movs	r5, #0
    598a:	6045      	str	r5, [r0, #4]
    598c:	23a4      	movs	r3, #164	; 0xa4
    598e:	9801      	ldr	r0, [sp, #4]
    5990:	005b      	lsls	r3, r3, #1
    5992:	58c0      	ldr	r0, [r0, r3]
    5994:	9901      	ldr	r1, [sp, #4]
    5996:	6020      	str	r0, [r4, #0]
    5998:	50cc      	str	r4, [r1, r3]
    599a:	23c4      	movs	r3, #196	; 0xc4
    599c:	005b      	lsls	r3, r3, #1
    599e:	50e5      	str	r5, [r4, r3]
    59a0:	23c6      	movs	r3, #198	; 0xc6
    59a2:	005b      	lsls	r3, r3, #1
    59a4:	50e5      	str	r5, [r4, r3]
    59a6:	2e00      	cmp	r6, #0
    59a8:	d10a      	bne.n	59c0 <__register_exitproc+0x78>
    59aa:	1c6b      	adds	r3, r5, #1
    59ac:	3502      	adds	r5, #2
    59ae:	00ad      	lsls	r5, r5, #2
    59b0:	6063      	str	r3, [r4, #4]
    59b2:	2000      	movs	r0, #0
    59b4:	512f      	str	r7, [r5, r4]
    59b6:	b003      	add	sp, #12
    59b8:	bc0c      	pop	{r2, r3}
    59ba:	4690      	mov	r8, r2
    59bc:	4699      	mov	r9, r3
    59be:	bdf0      	pop	{r4, r5, r6, r7, pc}
    59c0:	00ab      	lsls	r3, r5, #2
    59c2:	18e3      	adds	r3, r4, r3
    59c4:	2288      	movs	r2, #136	; 0x88
    59c6:	4648      	mov	r0, r9
    59c8:	5098      	str	r0, [r3, r2]
    59ca:	20c4      	movs	r0, #196	; 0xc4
    59cc:	0040      	lsls	r0, r0, #1
    59ce:	1822      	adds	r2, r4, r0
    59d0:	6810      	ldr	r0, [r2, #0]
    59d2:	2101      	movs	r1, #1
    59d4:	40a9      	lsls	r1, r5
    59d6:	4308      	orrs	r0, r1
    59d8:	6010      	str	r0, [r2, #0]
    59da:	2284      	movs	r2, #132	; 0x84
    59dc:	0052      	lsls	r2, r2, #1
    59de:	4640      	mov	r0, r8
    59e0:	5098      	str	r0, [r3, r2]
    59e2:	2e02      	cmp	r6, #2
    59e4:	d1e1      	bne.n	59aa <__register_exitproc+0x62>
    59e6:	22c6      	movs	r2, #198	; 0xc6
    59e8:	0052      	lsls	r2, r2, #1
    59ea:	18a3      	adds	r3, r4, r2
    59ec:	6818      	ldr	r0, [r3, #0]
    59ee:	4301      	orrs	r1, r0
    59f0:	6019      	str	r1, [r3, #0]
    59f2:	e7da      	b.n	59aa <__register_exitproc+0x62>
    59f4:	1c1c      	adds	r4, r3, #0
    59f6:	344d      	adds	r4, #77	; 0x4d
    59f8:	34ff      	adds	r4, #255	; 0xff
    59fa:	515c      	str	r4, [r3, r5]
    59fc:	e7b5      	b.n	596a <__register_exitproc+0x22>
    59fe:	46c0      	nop			; (mov r8, r8)
    5a00:	00005a4c 	.word	0x00005a4c
    5a04:	00000000 	.word	0x00000000
    5a08:	41447249 	.word	0x41447249
    5a0c:	00000000 	.word	0x00000000
    5a10:	676e6950 	.word	0x676e6950
    5a14:	00000000 	.word	0x00000000
    5a18:	42000800 	.word	0x42000800
    5a1c:	42000c00 	.word	0x42000c00
    5a20:	42001000 	.word	0x42001000
    5a24:	42001400 	.word	0x42001400
    5a28:	00544f4d 	.word	0x00544f4d
    5a2c:	72746f4d 	.word	0x72746f4d
    5a30:	00000000 	.word	0x00000000
    5a34:	0c0b0a09 	.word	0x0c0b0a09
    5a38:	454c4449 	.word	0x454c4449
    5a3c:	00000000 	.word	0x00000000
    5a40:	20726d54 	.word	0x20726d54
    5a44:	00637653 	.word	0x00637653
    5a48:	00000043 	.word	0x00000043

00005a4c <_global_impure_ptr>:
    5a4c:	20000010                                ... 

00005a50 <_init>:
    5a50:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    5a52:	46c0      	nop			; (mov r8, r8)
    5a54:	bcf8      	pop	{r3, r4, r5, r6, r7}
    5a56:	bc08      	pop	{r3}
    5a58:	469e      	mov	lr, r3
    5a5a:	4770      	bx	lr

00005a5c <__init_array_start>:
    5a5c:	000058f1 	.word	0x000058f1

00005a60 <__frame_dummy_init_array_entry>:
    5a60:	000000d9                                ....

00005a64 <_fini>:
    5a64:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    5a66:	46c0      	nop			; (mov r8, r8)
    5a68:	bcf8      	pop	{r3, r4, r5, r6, r7}
    5a6a:	bc08      	pop	{r3}
    5a6c:	469e      	mov	lr, r3
    5a6e:	4770      	bx	lr

00005a70 <__fini_array_start>:
    5a70:	000000b1 	.word	0x000000b1
