#-----------------------------------------------------------
# Vivado v2019.2 (64-bit)
# SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
# IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
# Start of session at: Mon Mar 25 13:27:35 2024
# Process ID: 10048
# Current directory: C:/Users/ianse/OneDrive/Documents/SCHOOL/Winter 24/ECEN 340/integrator/vivado_integrator
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent19404 C:\Users\ianse\OneDrive\Documents\SCHOOL\Winter 24\ECEN 340\integrator\vivado_integrator\integrator.xpr
# Log file: C:/Users/ianse/OneDrive/Documents/SCHOOL/Winter 24/ECEN 340/integrator/vivado_integrator/vivado.log
# Journal file: C:/Users/ianse/OneDrive/Documents/SCHOOL/Winter 24/ECEN 340/integrator/vivado_integrator\vivado.jou
#-----------------------------------------------------------
start_gui
open_project {C:/Users/ianse/OneDrive/Documents/SCHOOL/Winter 24/ECEN 340/integrator/vivado_integrator/integrator.xpr}
INFO: [ProjectBase 1-489] The host OS only allows 260 characters in a normal path. The project is stored in a path with more than 80 characters. If you experience issues with IP, Block Designs, or files not being found, please consider moving the project to a location with a shorter path. Alternately consider using the OS subst command to map part of the path to a drive letter.
Current project path is 'C:/Users/ianse/OneDrive/Documents/SCHOOL/Winter 24/ECEN 340/integrator/vivado_integrator'
INFO: [Project 1-313] Project file moved from 'C:/Users/ianse/OneDrive/Documents/SCHOOL/Winter 24/ECEN 340/integrator' since last save.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2019.2/data/ip'.
open_project: Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 788.945 ; gain = 119.945
update_compile_order -fileset sources_1
import_files -norecurse {{C:/Users/ianse/OneDrive/Documents/SCHOOL/Winter 24/ECEN 340/lab_8_mem/lab_8_mem.srcs/sources_1/imports/ianse/Downloads/debounce_div.v} {C:/Users/ianse/OneDrive/Documents/SCHOOL/Winter 24/ECEN 340/lab_8_mem/lab_8_mem.srcs/sources_1/imports/ianse/Downloads/btn_debounce.v}}
update_compile_order -fileset sources_1
close [ open {C:/Users/ianse/OneDrive/Documents/SCHOOL/Winter 24/ECEN 340/integrator/vivado_integrator/integrator.srcs/sources_1/new/debounce.v} w ]
add_files {{C:/Users/ianse/OneDrive/Documents/SCHOOL/Winter 24/ECEN 340/integrator/vivado_integrator/integrator.srcs/sources_1/new/debounce.v}}
update_compile_order -fileset sources_1
export_ip_user_files -of_objects  [get_files {{C:/Users/ianse/OneDrive/Documents/SCHOOL/Winter 24/ECEN 340/integrator/vivado_integrator/integrator.srcs/sources_1/imports/Downloads/debounce_div.v}}] -no_script -reset -force -quiet
remove_files  {{C:/Users/ianse/OneDrive/Documents/SCHOOL/Winter 24/ECEN 340/integrator/vivado_integrator/integrator.srcs/sources_1/imports/Downloads/debounce_div.v}}
remove_files  {{C:/Users/ianse/OneDrive/Documents/SCHOOL/Winter 24/ECEN 340/integrator/vivado_integrator/integrator.srcs/sources_1/imports/Downloads/debounce_div.v}}
WARNING: [Vivado 12-818] No files matched 'C:/Users/ianse/OneDrive/Documents/SCHOOL/Winter 24/ECEN 340/integrator/vivado_integrator/integrator.srcs/sources_1/imports/Downloads/debounce_div.v'
export_ip_user_files -of_objects  [get_files {{C:/Users/ianse/OneDrive/Documents/SCHOOL/Winter 24/ECEN 340/integrator/vivado_integrator/integrator.srcs/sources_1/imports/Downloads/btn_debounce.v}}] -no_script -reset -force -quiet
remove_files  {{C:/Users/ianse/OneDrive/Documents/SCHOOL/Winter 24/ECEN 340/integrator/vivado_integrator/integrator.srcs/sources_1/imports/Downloads/btn_debounce.v}}
remove_files  {{C:/Users/ianse/OneDrive/Documents/SCHOOL/Winter 24/ECEN 340/integrator/vivado_integrator/integrator.srcs/sources_1/imports/Downloads/debounce_div.v}}
WARNING: [Vivado 12-818] No files matched 'C:/Users/ianse/OneDrive/Documents/SCHOOL/Winter 24/ECEN 340/integrator/vivado_integrator/integrator.srcs/sources_1/imports/Downloads/debounce_div.v'
file delete -force {C:/Users/ianse/OneDrive/Documents/SCHOOL/Winter 24/ECEN 340/integrator/vivado_integrator/integrator.srcs/sources_1/imports/Downloads/debounce_div.v}
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/ianse/OneDrive/Documents/SCHOOL/Winter 24/ECEN 340/integrator/vivado_integrator/integrator.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'integrator_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/ianse/OneDrive/Documents/SCHOOL/Winter 24/ECEN 340/integrator/vivado_integrator/integrator.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj integrator_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ianse/OneDrive/Documents/SCHOOL/Winter 24/ECEN 340/integrator/vivado_integrator/integrator.srcs/sources_1/new/integrator.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module integrator
WARNING: [VRFC 10-3380] identifier 'upperbound' is used before its declaration [C:/Users/ianse/OneDrive/Documents/SCHOOL/Winter 24/ECEN 340/integrator/vivado_integrator/integrator.srcs/sources_1/new/integrator.v:35]
WARNING: [VRFC 10-3380] identifier 'lowerbound' is used before its declaration [C:/Users/ianse/OneDrive/Documents/SCHOOL/Winter 24/ECEN 340/integrator/vivado_integrator/integrator.srcs/sources_1/new/integrator.v:36]
INFO: [VRFC 10-311] analyzing module fixed_point
INFO: [VRFC 10-311] analyzing module fixed_point_pipelined
WARNING: [VRFC 10-3380] identifier 'temp_x0' is used before its declaration [C:/Users/ianse/OneDrive/Documents/SCHOOL/Winter 24/ECEN 340/integrator/vivado_integrator/integrator.srcs/sources_1/new/integrator.v:149]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ianse/OneDrive/Documents/SCHOOL/Winter 24/ECEN 340/integrator/vivado_integrator/integrator.srcs/sim_1/new/integrator_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module integrator_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ianse/OneDrive/Documents/SCHOOL/Winter 24/ECEN 340/integrator/vivado_integrator/integrator.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/ianse/OneDrive/Documents/SCHOOL/Winter 24/ECEN 340/integrator/vivado_integrator/integrator.sim/sim_1/behav/xsim'
"xelab -wto 67273da937c2433b9a9f94b5a9d974ed --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot integrator_tb_behav xil_defaultlib.integrator_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 67273da937c2433b9a9f94b5a9d974ed --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot integrator_tb_behav xil_defaultlib.integrator_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.fixed_point_pipelined
Compiling module xil_defaultlib.integrator_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot integrator_tb_behav

****** Webtalk v2019.2 (64-bit)
  **** SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
  **** IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source C:/Users/ianse/OneDrive/Documents/SCHOOL/Winter -notrace
couldn't read file "C:/Users/ianse/OneDrive/Documents/SCHOOL/Winter": permission denied
INFO: [Common 17-206] Exiting Webtalk at Mon Mar 25 14:11:01 2024...
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/ianse/OneDrive/Documents/SCHOOL/Winter 24/ECEN 340/integrator/vivado_integrator/integrator.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "integrator_tb_behav -key {Behavioral:sim_1:Functional:integrator_tb} -tclbatch {integrator_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
source integrator_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
$finish called at time : 400 ns : File "C:/Users/ianse/OneDrive/Documents/SCHOOL/Winter 24/ECEN 340/integrator/vivado_integrator/integrator.srcs/sim_1/new/integrator_tb.v" Line 45
INFO: [USF-XSim-96] XSim completed. Design snapshot 'integrator_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:11 . Memory (MB): peak = 886.133 ; gain = 55.648
current_wave_config {Untitled 1}
Untitled 1
add_wave {{/integrator_tb/u0/calc_done}} 
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/ianse/OneDrive/Documents/SCHOOL/Winter 24/ECEN 340/integrator/vivado_integrator/integrator.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'integrator_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/ianse/OneDrive/Documents/SCHOOL/Winter 24/ECEN 340/integrator/vivado_integrator/integrator.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj integrator_tb_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/ianse/OneDrive/Documents/SCHOOL/Winter 24/ECEN 340/integrator/vivado_integrator/integrator.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/ianse/OneDrive/Documents/SCHOOL/Winter 24/ECEN 340/integrator/vivado_integrator/integrator.sim/sim_1/behav/xsim'
"xelab -wto 67273da937c2433b9a9f94b5a9d974ed --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot integrator_tb_behav xil_defaultlib.integrator_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 67273da937c2433b9a9f94b5a9d974ed --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot integrator_tb_behav xil_defaultlib.integrator_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2019.2
Time resolution is 1 ps
$finish called at time : 400 ns : File "C:/Users/ianse/OneDrive/Documents/SCHOOL/Winter 24/ECEN 340/integrator/vivado_integrator/integrator.srcs/sim_1/new/integrator_tb.v" Line 45
relaunch_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 886.234 ; gain = 0.000
current_wave_config {Untitled 1}
Untitled 1
add_wave {{/integrator_tb/u0/upperbound}} {{/integrator_tb/u0/lowerbound}} 
current_wave_config {Untitled 1}
Untitled 1
add_wave {{/integrator_tb/u0/current_pos}} 
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/ianse/OneDrive/Documents/SCHOOL/Winter 24/ECEN 340/integrator/vivado_integrator/integrator.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'integrator_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/ianse/OneDrive/Documents/SCHOOL/Winter 24/ECEN 340/integrator/vivado_integrator/integrator.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj integrator_tb_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/ianse/OneDrive/Documents/SCHOOL/Winter 24/ECEN 340/integrator/vivado_integrator/integrator.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/ianse/OneDrive/Documents/SCHOOL/Winter 24/ECEN 340/integrator/vivado_integrator/integrator.sim/sim_1/behav/xsim'
"xelab -wto 67273da937c2433b9a9f94b5a9d974ed --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot integrator_tb_behav xil_defaultlib.integrator_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 67273da937c2433b9a9f94b5a9d974ed --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot integrator_tb_behav xil_defaultlib.integrator_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2019.2
Time resolution is 1 ps
$finish called at time : 400 ns : File "C:/Users/ianse/OneDrive/Documents/SCHOOL/Winter 24/ECEN 340/integrator/vivado_integrator/integrator.srcs/sim_1/new/integrator_tb.v" Line 45
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/ianse/OneDrive/Documents/SCHOOL/Winter 24/ECEN 340/integrator/vivado_integrator/integrator.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'integrator_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/ianse/OneDrive/Documents/SCHOOL/Winter 24/ECEN 340/integrator/vivado_integrator/integrator.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj integrator_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ianse/OneDrive/Documents/SCHOOL/Winter 24/ECEN 340/integrator/vivado_integrator/integrator.srcs/sources_1/new/integrator.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module integrator
WARNING: [VRFC 10-3380] identifier 'upperbound' is used before its declaration [C:/Users/ianse/OneDrive/Documents/SCHOOL/Winter 24/ECEN 340/integrator/vivado_integrator/integrator.srcs/sources_1/new/integrator.v:35]
WARNING: [VRFC 10-3380] identifier 'lowerbound' is used before its declaration [C:/Users/ianse/OneDrive/Documents/SCHOOL/Winter 24/ECEN 340/integrator/vivado_integrator/integrator.srcs/sources_1/new/integrator.v:36]
INFO: [VRFC 10-311] analyzing module fixed_point
INFO: [VRFC 10-311] analyzing module fixed_point_pipelined
WARNING: [VRFC 10-3380] identifier 'temp_x0' is used before its declaration [C:/Users/ianse/OneDrive/Documents/SCHOOL/Winter 24/ECEN 340/integrator/vivado_integrator/integrator.srcs/sources_1/new/integrator.v:149]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ianse/OneDrive/Documents/SCHOOL/Winter 24/ECEN 340/integrator/vivado_integrator/integrator.srcs/sim_1/new/integrator_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module integrator_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/ianse/OneDrive/Documents/SCHOOL/Winter 24/ECEN 340/integrator/vivado_integrator/integrator.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/ianse/OneDrive/Documents/SCHOOL/Winter 24/ECEN 340/integrator/vivado_integrator/integrator.sim/sim_1/behav/xsim'
"xelab -wto 67273da937c2433b9a9f94b5a9d974ed --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot integrator_tb_behav xil_defaultlib.integrator_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 67273da937c2433b9a9f94b5a9d974ed --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot integrator_tb_behav xil_defaultlib.integrator_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.fixed_point_pipelined
Compiling module xil_defaultlib.integrator_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot integrator_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2019.2
Time resolution is 1 ps
$finish called at time : 400 ns : File "C:/Users/ianse/OneDrive/Documents/SCHOOL/Winter 24/ECEN 340/integrator/vivado_integrator/integrator.srcs/sim_1/new/integrator_tb.v" Line 45
current_wave_config {Untitled 1}
Untitled 1
add_wave {{/integrator_tb/u0/temp_x2}} {{/integrator_tb/u0/temp_x1}} {{/integrator_tb/u0/temp_x0}} 
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/ianse/OneDrive/Documents/SCHOOL/Winter 24/ECEN 340/integrator/vivado_integrator/integrator.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'integrator_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/ianse/OneDrive/Documents/SCHOOL/Winter 24/ECEN 340/integrator/vivado_integrator/integrator.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj integrator_tb_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/ianse/OneDrive/Documents/SCHOOL/Winter 24/ECEN 340/integrator/vivado_integrator/integrator.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/ianse/OneDrive/Documents/SCHOOL/Winter 24/ECEN 340/integrator/vivado_integrator/integrator.sim/sim_1/behav/xsim'
"xelab -wto 67273da937c2433b9a9f94b5a9d974ed --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot integrator_tb_behav xil_defaultlib.integrator_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 67273da937c2433b9a9f94b5a9d974ed --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot integrator_tb_behav xil_defaultlib.integrator_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2019.2
Time resolution is 1 ps
$finish called at time : 400 ns : File "C:/Users/ianse/OneDrive/Documents/SCHOOL/Winter 24/ECEN 340/integrator/vivado_integrator/integrator.srcs/sim_1/new/integrator_tb.v" Line 45
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 898.324 ; gain = 0.000
current_wave_config {Untitled 1}
Untitled 1
add_wave {{/integrator_tb/u0/x2}} {{/integrator_tb/u0/x1}} {{/integrator_tb/u0/x0}} 
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/ianse/OneDrive/Documents/SCHOOL/Winter 24/ECEN 340/integrator/vivado_integrator/integrator.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'integrator_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/ianse/OneDrive/Documents/SCHOOL/Winter 24/ECEN 340/integrator/vivado_integrator/integrator.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj integrator_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ianse/OneDrive/Documents/SCHOOL/Winter 24/ECEN 340/integrator/vivado_integrator/integrator.srcs/sources_1/new/integrator.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module integrator
WARNING: [VRFC 10-3380] identifier 'upperbound' is used before its declaration [C:/Users/ianse/OneDrive/Documents/SCHOOL/Winter 24/ECEN 340/integrator/vivado_integrator/integrator.srcs/sources_1/new/integrator.v:35]
WARNING: [VRFC 10-3380] identifier 'lowerbound' is used before its declaration [C:/Users/ianse/OneDrive/Documents/SCHOOL/Winter 24/ECEN 340/integrator/vivado_integrator/integrator.srcs/sources_1/new/integrator.v:36]
INFO: [VRFC 10-311] analyzing module fixed_point
INFO: [VRFC 10-311] analyzing module fixed_point_pipelined
WARNING: [VRFC 10-3380] identifier 'temp_x0' is used before its declaration [C:/Users/ianse/OneDrive/Documents/SCHOOL/Winter 24/ECEN 340/integrator/vivado_integrator/integrator.srcs/sources_1/new/integrator.v:149]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ianse/OneDrive/Documents/SCHOOL/Winter 24/ECEN 340/integrator/vivado_integrator/integrator.srcs/sim_1/new/integrator_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module integrator_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/ianse/OneDrive/Documents/SCHOOL/Winter 24/ECEN 340/integrator/vivado_integrator/integrator.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/ianse/OneDrive/Documents/SCHOOL/Winter 24/ECEN 340/integrator/vivado_integrator/integrator.sim/sim_1/behav/xsim'
"xelab -wto 67273da937c2433b9a9f94b5a9d974ed --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot integrator_tb_behav xil_defaultlib.integrator_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 67273da937c2433b9a9f94b5a9d974ed --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot integrator_tb_behav xil_defaultlib.integrator_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.fixed_point_pipelined
Compiling module xil_defaultlib.integrator_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot integrator_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2019.2
Time resolution is 1 ps
$finish called at time : 400 ns : File "C:/Users/ianse/OneDrive/Documents/SCHOOL/Winter 24/ECEN 340/integrator/vivado_integrator/integrator.srcs/sim_1/new/integrator_tb.v" Line 45
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 899.715 ; gain = 1.109
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Mon Mar 25 14:22:29 2024...
