Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2015.2 (win64) Build 1266856 Fri Jun 26 16:35:25 MDT 2015
| Date         : Fri Jul 01 20:19:35 2016
| Host         : WIN-K3K4L7S5779 running 64-bit Service Pack 1  (build 7601)
| Command      : report_timing_summary -warn_on_violation -max_paths 10 -file One_Cycle_timing_summary_routed.rpt -rpx One_Cycle_timing_summary_routed.rpx
| Design       : One_Cycle
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.14 2014-09-11
-----------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 3 register/latch pins with no clock driven by root clock pin: DigitClk/ClkOutput_reg/C (HIGH)

 There are 2097 register/latch pins with no clock driven by root clock pin: SysClk/ClkOutput_reg/C (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 53 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.530        0.000                      0                   66        0.261        0.000                      0                   66        4.500        0.000                       0                    67  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         5.530        0.000                      0                   66        0.261        0.000                      0                   66        4.500        0.000                       0                    67  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        5.530ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.261ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.530ns  (required time - arrival time)
  Source:                 DigitClk/count_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DigitClk/count_reg[28]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.433ns  (logic 0.964ns (21.745%)  route 3.469ns (78.255%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.694ns = ( 14.694 - 10.000 ) 
    Source Clock Delay      (SCD):    4.979ns
    Clock Pessimism Removal (CPR):    0.252ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.780     3.262    clk_OUT_LED_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.358 r  clk_OUT_LED_OBUF_BUFG_inst/O
                         net (fo=67, routed)          1.620     4.979    DigitClk/CLK
    SLICE_X37Y74         FDCE                                         r  DigitClk/count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y74         FDCE (Prop_fdce_C_Q)         0.419     5.398 r  DigitClk/count_reg[7]/Q
                         net (fo=2, routed)           1.078     6.476    DigitClk/count_reg_n_0_[7]
    SLICE_X37Y74         LUT6 (Prop_lut6_I1_O)        0.297     6.773 r  DigitClk/count[31]_i_5__0/O
                         net (fo=1, routed)           0.974     7.747    DigitClk/count[31]_i_5__0_n_0
    SLICE_X37Y76         LUT6 (Prop_lut6_I1_O)        0.124     7.871 r  DigitClk/count[31]_i_2__0/O
                         net (fo=33, routed)          1.416     9.288    DigitClk/count[31]_i_2__0_n_0
    SLICE_X37Y79         LUT3 (Prop_lut3_I0_O)        0.124     9.412 r  DigitClk/count[28]_i_1__0/O
                         net (fo=1, routed)           0.000     9.412    DigitClk/count[28]
    SLICE_X37Y79         FDCE                                         r  DigitClk/count_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.683    13.094    clk_OUT_LED_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.185 r  clk_OUT_LED_OBUF_BUFG_inst/O
                         net (fo=67, routed)          1.508    14.694    DigitClk/CLK
    SLICE_X37Y79         FDCE                                         r  DigitClk/count_reg[28]/C
                         clock pessimism              0.252    14.946    
                         clock uncertainty           -0.035    14.910    
    SLICE_X37Y79         FDCE (Setup_fdce_C_D)        0.031    14.941    DigitClk/count_reg[28]
  -------------------------------------------------------------------
                         required time                         14.941    
                         arrival time                          -9.412    
  -------------------------------------------------------------------
                         slack                                  5.530    

Slack (MET) :             5.530ns  (required time - arrival time)
  Source:                 DigitClk/count_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DigitClk/count_reg[26]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.431ns  (logic 0.964ns (21.755%)  route 3.467ns (78.245%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.694ns = ( 14.694 - 10.000 ) 
    Source Clock Delay      (SCD):    4.979ns
    Clock Pessimism Removal (CPR):    0.252ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.780     3.262    clk_OUT_LED_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.358 r  clk_OUT_LED_OBUF_BUFG_inst/O
                         net (fo=67, routed)          1.620     4.979    DigitClk/CLK
    SLICE_X37Y74         FDCE                                         r  DigitClk/count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y74         FDCE (Prop_fdce_C_Q)         0.419     5.398 r  DigitClk/count_reg[7]/Q
                         net (fo=2, routed)           1.078     6.476    DigitClk/count_reg_n_0_[7]
    SLICE_X37Y74         LUT6 (Prop_lut6_I1_O)        0.297     6.773 r  DigitClk/count[31]_i_5__0/O
                         net (fo=1, routed)           0.974     7.747    DigitClk/count[31]_i_5__0_n_0
    SLICE_X37Y76         LUT6 (Prop_lut6_I1_O)        0.124     7.871 r  DigitClk/count[31]_i_2__0/O
                         net (fo=33, routed)          1.414     9.286    DigitClk/count[31]_i_2__0_n_0
    SLICE_X37Y79         LUT3 (Prop_lut3_I0_O)        0.124     9.410 r  DigitClk/count[26]_i_1__0/O
                         net (fo=1, routed)           0.000     9.410    DigitClk/count[26]
    SLICE_X37Y79         FDCE                                         r  DigitClk/count_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.683    13.094    clk_OUT_LED_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.185 r  clk_OUT_LED_OBUF_BUFG_inst/O
                         net (fo=67, routed)          1.508    14.694    DigitClk/CLK
    SLICE_X37Y79         FDCE                                         r  DigitClk/count_reg[26]/C
                         clock pessimism              0.252    14.946    
                         clock uncertainty           -0.035    14.910    
    SLICE_X37Y79         FDCE (Setup_fdce_C_D)        0.029    14.939    DigitClk/count_reg[26]
  -------------------------------------------------------------------
                         required time                         14.939    
                         arrival time                          -9.410    
  -------------------------------------------------------------------
                         slack                                  5.530    

Slack (MET) :             5.540ns  (required time - arrival time)
  Source:                 DigitClk/count_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DigitClk/count_reg[24]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.422ns  (logic 0.964ns (21.802%)  route 3.458ns (78.198%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.693ns = ( 14.693 - 10.000 ) 
    Source Clock Delay      (SCD):    4.979ns
    Clock Pessimism Removal (CPR):    0.252ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.780     3.262    clk_OUT_LED_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.358 r  clk_OUT_LED_OBUF_BUFG_inst/O
                         net (fo=67, routed)          1.620     4.979    DigitClk/CLK
    SLICE_X37Y74         FDCE                                         r  DigitClk/count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y74         FDCE (Prop_fdce_C_Q)         0.419     5.398 r  DigitClk/count_reg[7]/Q
                         net (fo=2, routed)           1.078     6.476    DigitClk/count_reg_n_0_[7]
    SLICE_X37Y74         LUT6 (Prop_lut6_I1_O)        0.297     6.773 r  DigitClk/count[31]_i_5__0/O
                         net (fo=1, routed)           0.974     7.747    DigitClk/count[31]_i_5__0_n_0
    SLICE_X37Y76         LUT6 (Prop_lut6_I1_O)        0.124     7.871 r  DigitClk/count[31]_i_2__0/O
                         net (fo=33, routed)          1.405     9.276    DigitClk/count[31]_i_2__0_n_0
    SLICE_X37Y78         LUT3 (Prop_lut3_I0_O)        0.124     9.400 r  DigitClk/count[24]_i_1__0/O
                         net (fo=1, routed)           0.000     9.400    DigitClk/count[24]
    SLICE_X37Y78         FDCE                                         r  DigitClk/count_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.683    13.094    clk_OUT_LED_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.185 r  clk_OUT_LED_OBUF_BUFG_inst/O
                         net (fo=67, routed)          1.507    14.693    DigitClk/CLK
    SLICE_X37Y78         FDCE                                         r  DigitClk/count_reg[24]/C
                         clock pessimism              0.252    14.945    
                         clock uncertainty           -0.035    14.909    
    SLICE_X37Y78         FDCE (Setup_fdce_C_D)        0.031    14.940    DigitClk/count_reg[24]
  -------------------------------------------------------------------
                         required time                         14.940    
                         arrival time                          -9.400    
  -------------------------------------------------------------------
                         slack                                  5.540    

Slack (MET) :             5.540ns  (required time - arrival time)
  Source:                 DigitClk/count_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DigitClk/count_reg[22]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.420ns  (logic 0.964ns (21.812%)  route 3.456ns (78.188%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.693ns = ( 14.693 - 10.000 ) 
    Source Clock Delay      (SCD):    4.979ns
    Clock Pessimism Removal (CPR):    0.252ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.780     3.262    clk_OUT_LED_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.358 r  clk_OUT_LED_OBUF_BUFG_inst/O
                         net (fo=67, routed)          1.620     4.979    DigitClk/CLK
    SLICE_X37Y74         FDCE                                         r  DigitClk/count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y74         FDCE (Prop_fdce_C_Q)         0.419     5.398 r  DigitClk/count_reg[7]/Q
                         net (fo=2, routed)           1.078     6.476    DigitClk/count_reg_n_0_[7]
    SLICE_X37Y74         LUT6 (Prop_lut6_I1_O)        0.297     6.773 r  DigitClk/count[31]_i_5__0/O
                         net (fo=1, routed)           0.974     7.747    DigitClk/count[31]_i_5__0_n_0
    SLICE_X37Y76         LUT6 (Prop_lut6_I1_O)        0.124     7.871 r  DigitClk/count[31]_i_2__0/O
                         net (fo=33, routed)          1.403     9.274    DigitClk/count[31]_i_2__0_n_0
    SLICE_X37Y78         LUT3 (Prop_lut3_I0_O)        0.124     9.398 r  DigitClk/count[22]_i_1__0/O
                         net (fo=1, routed)           0.000     9.398    DigitClk/count[22]
    SLICE_X37Y78         FDCE                                         r  DigitClk/count_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.683    13.094    clk_OUT_LED_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.185 r  clk_OUT_LED_OBUF_BUFG_inst/O
                         net (fo=67, routed)          1.507    14.693    DigitClk/CLK
    SLICE_X37Y78         FDCE                                         r  DigitClk/count_reg[22]/C
                         clock pessimism              0.252    14.945    
                         clock uncertainty           -0.035    14.909    
    SLICE_X37Y78         FDCE (Setup_fdce_C_D)        0.029    14.938    DigitClk/count_reg[22]
  -------------------------------------------------------------------
                         required time                         14.938    
                         arrival time                          -9.398    
  -------------------------------------------------------------------
                         slack                                  5.540    

Slack (MET) :             5.546ns  (required time - arrival time)
  Source:                 DigitClk/count_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DigitClk/count_reg[29]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.461ns  (logic 0.992ns (22.237%)  route 3.469ns (77.763%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.694ns = ( 14.694 - 10.000 ) 
    Source Clock Delay      (SCD):    4.979ns
    Clock Pessimism Removal (CPR):    0.252ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.780     3.262    clk_OUT_LED_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.358 r  clk_OUT_LED_OBUF_BUFG_inst/O
                         net (fo=67, routed)          1.620     4.979    DigitClk/CLK
    SLICE_X37Y74         FDCE                                         r  DigitClk/count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y74         FDCE (Prop_fdce_C_Q)         0.419     5.398 r  DigitClk/count_reg[7]/Q
                         net (fo=2, routed)           1.078     6.476    DigitClk/count_reg_n_0_[7]
    SLICE_X37Y74         LUT6 (Prop_lut6_I1_O)        0.297     6.773 r  DigitClk/count[31]_i_5__0/O
                         net (fo=1, routed)           0.974     7.747    DigitClk/count[31]_i_5__0_n_0
    SLICE_X37Y76         LUT6 (Prop_lut6_I1_O)        0.124     7.871 r  DigitClk/count[31]_i_2__0/O
                         net (fo=33, routed)          1.416     9.288    DigitClk/count[31]_i_2__0_n_0
    SLICE_X37Y79         LUT3 (Prop_lut3_I0_O)        0.152     9.440 r  DigitClk/count[29]_i_1__0/O
                         net (fo=1, routed)           0.000     9.440    DigitClk/count[29]
    SLICE_X37Y79         FDCE                                         r  DigitClk/count_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.683    13.094    clk_OUT_LED_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.185 r  clk_OUT_LED_OBUF_BUFG_inst/O
                         net (fo=67, routed)          1.508    14.694    DigitClk/CLK
    SLICE_X37Y79         FDCE                                         r  DigitClk/count_reg[29]/C
                         clock pessimism              0.252    14.946    
                         clock uncertainty           -0.035    14.910    
    SLICE_X37Y79         FDCE (Setup_fdce_C_D)        0.075    14.985    DigitClk/count_reg[29]
  -------------------------------------------------------------------
                         required time                         14.985    
                         arrival time                          -9.440    
  -------------------------------------------------------------------
                         slack                                  5.546    

Slack (MET) :             5.548ns  (required time - arrival time)
  Source:                 DigitClk/count_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DigitClk/count_reg[27]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.459ns  (logic 0.992ns (22.247%)  route 3.467ns (77.753%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.694ns = ( 14.694 - 10.000 ) 
    Source Clock Delay      (SCD):    4.979ns
    Clock Pessimism Removal (CPR):    0.252ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.780     3.262    clk_OUT_LED_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.358 r  clk_OUT_LED_OBUF_BUFG_inst/O
                         net (fo=67, routed)          1.620     4.979    DigitClk/CLK
    SLICE_X37Y74         FDCE                                         r  DigitClk/count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y74         FDCE (Prop_fdce_C_Q)         0.419     5.398 r  DigitClk/count_reg[7]/Q
                         net (fo=2, routed)           1.078     6.476    DigitClk/count_reg_n_0_[7]
    SLICE_X37Y74         LUT6 (Prop_lut6_I1_O)        0.297     6.773 r  DigitClk/count[31]_i_5__0/O
                         net (fo=1, routed)           0.974     7.747    DigitClk/count[31]_i_5__0_n_0
    SLICE_X37Y76         LUT6 (Prop_lut6_I1_O)        0.124     7.871 r  DigitClk/count[31]_i_2__0/O
                         net (fo=33, routed)          1.414     9.286    DigitClk/count[31]_i_2__0_n_0
    SLICE_X37Y79         LUT3 (Prop_lut3_I0_O)        0.152     9.438 r  DigitClk/count[27]_i_1__0/O
                         net (fo=1, routed)           0.000     9.438    DigitClk/count[27]
    SLICE_X37Y79         FDCE                                         r  DigitClk/count_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.683    13.094    clk_OUT_LED_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.185 r  clk_OUT_LED_OBUF_BUFG_inst/O
                         net (fo=67, routed)          1.508    14.694    DigitClk/CLK
    SLICE_X37Y79         FDCE                                         r  DigitClk/count_reg[27]/C
                         clock pessimism              0.252    14.946    
                         clock uncertainty           -0.035    14.910    
    SLICE_X37Y79         FDCE (Setup_fdce_C_D)        0.075    14.985    DigitClk/count_reg[27]
  -------------------------------------------------------------------
                         required time                         14.985    
                         arrival time                          -9.438    
  -------------------------------------------------------------------
                         slack                                  5.548    

Slack (MET) :             5.556ns  (required time - arrival time)
  Source:                 DigitClk/count_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DigitClk/count_reg[25]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.450ns  (logic 0.992ns (22.294%)  route 3.458ns (77.706%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.693ns = ( 14.693 - 10.000 ) 
    Source Clock Delay      (SCD):    4.979ns
    Clock Pessimism Removal (CPR):    0.252ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.780     3.262    clk_OUT_LED_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.358 r  clk_OUT_LED_OBUF_BUFG_inst/O
                         net (fo=67, routed)          1.620     4.979    DigitClk/CLK
    SLICE_X37Y74         FDCE                                         r  DigitClk/count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y74         FDCE (Prop_fdce_C_Q)         0.419     5.398 r  DigitClk/count_reg[7]/Q
                         net (fo=2, routed)           1.078     6.476    DigitClk/count_reg_n_0_[7]
    SLICE_X37Y74         LUT6 (Prop_lut6_I1_O)        0.297     6.773 r  DigitClk/count[31]_i_5__0/O
                         net (fo=1, routed)           0.974     7.747    DigitClk/count[31]_i_5__0_n_0
    SLICE_X37Y76         LUT6 (Prop_lut6_I1_O)        0.124     7.871 r  DigitClk/count[31]_i_2__0/O
                         net (fo=33, routed)          1.405     9.276    DigitClk/count[31]_i_2__0_n_0
    SLICE_X37Y78         LUT3 (Prop_lut3_I0_O)        0.152     9.428 r  DigitClk/count[25]_i_1__0/O
                         net (fo=1, routed)           0.000     9.428    DigitClk/count[25]
    SLICE_X37Y78         FDCE                                         r  DigitClk/count_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.683    13.094    clk_OUT_LED_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.185 r  clk_OUT_LED_OBUF_BUFG_inst/O
                         net (fo=67, routed)          1.507    14.693    DigitClk/CLK
    SLICE_X37Y78         FDCE                                         r  DigitClk/count_reg[25]/C
                         clock pessimism              0.252    14.945    
                         clock uncertainty           -0.035    14.909    
    SLICE_X37Y78         FDCE (Setup_fdce_C_D)        0.075    14.984    DigitClk/count_reg[25]
  -------------------------------------------------------------------
                         required time                         14.984    
                         arrival time                          -9.428    
  -------------------------------------------------------------------
                         slack                                  5.556    

Slack (MET) :             5.558ns  (required time - arrival time)
  Source:                 DigitClk/count_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DigitClk/count_reg[23]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.448ns  (logic 0.992ns (22.304%)  route 3.456ns (77.696%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.693ns = ( 14.693 - 10.000 ) 
    Source Clock Delay      (SCD):    4.979ns
    Clock Pessimism Removal (CPR):    0.252ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.780     3.262    clk_OUT_LED_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.358 r  clk_OUT_LED_OBUF_BUFG_inst/O
                         net (fo=67, routed)          1.620     4.979    DigitClk/CLK
    SLICE_X37Y74         FDCE                                         r  DigitClk/count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y74         FDCE (Prop_fdce_C_Q)         0.419     5.398 r  DigitClk/count_reg[7]/Q
                         net (fo=2, routed)           1.078     6.476    DigitClk/count_reg_n_0_[7]
    SLICE_X37Y74         LUT6 (Prop_lut6_I1_O)        0.297     6.773 r  DigitClk/count[31]_i_5__0/O
                         net (fo=1, routed)           0.974     7.747    DigitClk/count[31]_i_5__0_n_0
    SLICE_X37Y76         LUT6 (Prop_lut6_I1_O)        0.124     7.871 r  DigitClk/count[31]_i_2__0/O
                         net (fo=33, routed)          1.403     9.274    DigitClk/count[31]_i_2__0_n_0
    SLICE_X37Y78         LUT3 (Prop_lut3_I0_O)        0.152     9.426 r  DigitClk/count[23]_i_1__0/O
                         net (fo=1, routed)           0.000     9.426    DigitClk/count[23]
    SLICE_X37Y78         FDCE                                         r  DigitClk/count_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.683    13.094    clk_OUT_LED_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.185 r  clk_OUT_LED_OBUF_BUFG_inst/O
                         net (fo=67, routed)          1.507    14.693    DigitClk/CLK
    SLICE_X37Y78         FDCE                                         r  DigitClk/count_reg[23]/C
                         clock pessimism              0.252    14.945    
                         clock uncertainty           -0.035    14.909    
    SLICE_X37Y78         FDCE (Setup_fdce_C_D)        0.075    14.984    DigitClk/count_reg[23]
  -------------------------------------------------------------------
                         required time                         14.984    
                         arrival time                          -9.426    
  -------------------------------------------------------------------
                         slack                                  5.558    

Slack (MET) :             5.697ns  (required time - arrival time)
  Source:                 DigitClk/count_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DigitClk/count_reg[30]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.266ns  (logic 0.964ns (22.597%)  route 3.302ns (77.403%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.694ns = ( 14.694 - 10.000 ) 
    Source Clock Delay      (SCD):    4.979ns
    Clock Pessimism Removal (CPR):    0.252ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.780     3.262    clk_OUT_LED_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.358 r  clk_OUT_LED_OBUF_BUFG_inst/O
                         net (fo=67, routed)          1.620     4.979    DigitClk/CLK
    SLICE_X37Y74         FDCE                                         r  DigitClk/count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y74         FDCE (Prop_fdce_C_Q)         0.419     5.398 r  DigitClk/count_reg[7]/Q
                         net (fo=2, routed)           1.078     6.476    DigitClk/count_reg_n_0_[7]
    SLICE_X37Y74         LUT6 (Prop_lut6_I1_O)        0.297     6.773 r  DigitClk/count[31]_i_5__0/O
                         net (fo=1, routed)           0.974     7.747    DigitClk/count[31]_i_5__0_n_0
    SLICE_X37Y76         LUT6 (Prop_lut6_I1_O)        0.124     7.871 r  DigitClk/count[31]_i_2__0/O
                         net (fo=33, routed)          1.249     9.121    DigitClk/count[31]_i_2__0_n_0
    SLICE_X37Y79         LUT3 (Prop_lut3_I0_O)        0.124     9.245 r  DigitClk/count[30]_i_1__0/O
                         net (fo=1, routed)           0.000     9.245    DigitClk/count[30]
    SLICE_X37Y79         FDCE                                         r  DigitClk/count_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.683    13.094    clk_OUT_LED_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.185 r  clk_OUT_LED_OBUF_BUFG_inst/O
                         net (fo=67, routed)          1.508    14.694    DigitClk/CLK
    SLICE_X37Y79         FDCE                                         r  DigitClk/count_reg[30]/C
                         clock pessimism              0.252    14.946    
                         clock uncertainty           -0.035    14.910    
    SLICE_X37Y79         FDCE (Setup_fdce_C_D)        0.031    14.941    DigitClk/count_reg[30]
  -------------------------------------------------------------------
                         required time                         14.941    
                         arrival time                          -9.245    
  -------------------------------------------------------------------
                         slack                                  5.697    

Slack (MET) :             5.700ns  (required time - arrival time)
  Source:                 DigitClk/count_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DigitClk/count_reg[31]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.307ns  (logic 2.505ns (58.160%)  route 1.802ns (41.840%))
  Logic Levels:           9  (CARRY4=8 LUT3=1)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.694ns = ( 14.694 - 10.000 ) 
    Source Clock Delay      (SCD):    4.979ns
    Clock Pessimism Removal (CPR):    0.252ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.780     3.262    clk_OUT_LED_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.358 r  clk_OUT_LED_OBUF_BUFG_inst/O
                         net (fo=67, routed)          1.620     4.979    DigitClk/CLK
    SLICE_X35Y74         FDCE                                         r  DigitClk/count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y74         FDCE (Prop_fdce_C_Q)         0.419     5.398 r  DigitClk/count_reg[1]/Q
                         net (fo=2, routed)           0.992     6.389    DigitClk/count_reg_n_0_[1]
    SLICE_X36Y73         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.831     7.220 r  DigitClk/count_reg[4]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000     7.220    DigitClk/count_reg[4]_i_2__0_n_0
    SLICE_X36Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.334 r  DigitClk/count_reg[8]_i_2__0/CO[3]
                         net (fo=1, routed)           0.009     7.343    DigitClk/count_reg[8]_i_2__0_n_0
    SLICE_X36Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.457 r  DigitClk/count_reg[12]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000     7.457    DigitClk/count_reg[12]_i_2__0_n_0
    SLICE_X36Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.571 r  DigitClk/count_reg[16]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000     7.571    DigitClk/count_reg[16]_i_2__0_n_0
    SLICE_X36Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.685 r  DigitClk/count_reg[20]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000     7.685    DigitClk/count_reg[20]_i_2__0_n_0
    SLICE_X36Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.799 r  DigitClk/count_reg[24]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000     7.799    DigitClk/count_reg[24]_i_2__0_n_0
    SLICE_X36Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.913 r  DigitClk/count_reg[28]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000     7.913    DigitClk/count_reg[28]_i_2__0_n_0
    SLICE_X36Y80         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     8.152 r  DigitClk/count_reg[31]_i_3__0/O[2]
                         net (fo=1, routed)           0.802     8.954    DigitClk/count_reg[31]_i_3__0_n_5
    SLICE_X37Y79         LUT3 (Prop_lut3_I2_O)        0.332     9.286 r  DigitClk/count[31]_i_1__0/O
                         net (fo=1, routed)           0.000     9.286    DigitClk/count[31]
    SLICE_X37Y79         FDCE                                         r  DigitClk/count_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.683    13.094    clk_OUT_LED_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.185 r  clk_OUT_LED_OBUF_BUFG_inst/O
                         net (fo=67, routed)          1.508    14.694    DigitClk/CLK
    SLICE_X37Y79         FDCE                                         r  DigitClk/count_reg[31]/C
                         clock pessimism              0.252    14.946    
                         clock uncertainty           -0.035    14.910    
    SLICE_X37Y79         FDCE (Setup_fdce_C_D)        0.075    14.985    DigitClk/count_reg[31]
  -------------------------------------------------------------------
                         required time                         14.985    
                         arrival time                          -9.286    
  -------------------------------------------------------------------
                         slack                                  5.700    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 SysClk/count_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SysClk/count_reg[16]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.383ns  (logic 0.190ns (49.551%)  route 0.193ns (50.449%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.896ns
    Source Clock Delay      (SCD):    1.391ns
    Clock Pessimism Removal (CPR):    0.489ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.558     0.808    clk_OUT_LED_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.834 r  clk_OUT_LED_OBUF_BUFG_inst/O
                         net (fo=67, routed)          0.558     1.391    SysClk/CLK
    SLICE_X43Y78         FDCE                                         r  SysClk/count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y78         FDCE (Prop_fdce_C_Q)         0.141     1.532 r  SysClk/count_reg[0]/Q
                         net (fo=34, routed)          0.193     1.726    SysClk/count[0]
    SLICE_X43Y79         LUT3 (Prop_lut3_I1_O)        0.049     1.775 r  SysClk/count[16]_i_1/O
                         net (fo=1, routed)           0.000     1.775    SysClk/count_0[16]
    SLICE_X43Y79         FDCE                                         r  SysClk/count_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.603     1.040    clk_OUT_LED_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.069 r  clk_OUT_LED_OBUF_BUFG_inst/O
                         net (fo=67, routed)          0.827     1.896    SysClk/CLK
    SLICE_X43Y79         FDCE                                         r  SysClk/count_reg[16]/C
                         clock pessimism             -0.489     1.406    
    SLICE_X43Y79         FDCE (Hold_fdce_C_D)         0.107     1.513    SysClk/count_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.513    
                         arrival time                           1.775    
  -------------------------------------------------------------------
                         slack                                  0.261    

Slack (MET) :             0.268ns  (arrival time - required time)
  Source:                 DigitClk/count_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DigitClk/count_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.408ns  (logic 0.189ns (46.374%)  route 0.219ns (53.626%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.894ns
    Source Clock Delay      (SCD):    1.391ns
    Clock Pessimism Removal (CPR):    0.469ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.558     0.808    clk_OUT_LED_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.834 r  clk_OUT_LED_OBUF_BUFG_inst/O
                         net (fo=67, routed)          0.558     1.391    DigitClk/CLK
    SLICE_X35Y76         FDCE                                         r  DigitClk/count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y76         FDCE (Prop_fdce_C_Q)         0.141     1.532 r  DigitClk/count_reg[0]/Q
                         net (fo=34, routed)          0.219     1.751    DigitClk/count_reg_n_0_[0]
    SLICE_X35Y74         LUT3 (Prop_lut3_I1_O)        0.048     1.799 r  DigitClk/count[1]_i_1__0/O
                         net (fo=1, routed)           0.000     1.799    DigitClk/count[1]
    SLICE_X35Y74         FDCE                                         r  DigitClk/count_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.603     1.040    clk_OUT_LED_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.069 r  clk_OUT_LED_OBUF_BUFG_inst/O
                         net (fo=67, routed)          0.825     1.894    DigitClk/CLK
    SLICE_X35Y74         FDCE                                         r  DigitClk/count_reg[1]/C
                         clock pessimism             -0.469     1.424    
    SLICE_X35Y74         FDCE (Hold_fdce_C_D)         0.107     1.531    DigitClk/count_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.531    
                         arrival time                           1.799    
  -------------------------------------------------------------------
                         slack                                  0.268    

Slack (MET) :             0.272ns  (arrival time - required time)
  Source:                 SysClk/count_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SysClk/count_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.379ns  (logic 0.186ns (49.019%)  route 0.193ns (50.981%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.896ns
    Source Clock Delay      (SCD):    1.391ns
    Clock Pessimism Removal (CPR):    0.489ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.558     0.808    clk_OUT_LED_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.834 r  clk_OUT_LED_OBUF_BUFG_inst/O
                         net (fo=67, routed)          0.558     1.391    SysClk/CLK
    SLICE_X43Y78         FDCE                                         r  SysClk/count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y78         FDCE (Prop_fdce_C_Q)         0.141     1.532 r  SysClk/count_reg[0]/Q
                         net (fo=34, routed)          0.193     1.726    SysClk/count[0]
    SLICE_X43Y79         LUT3 (Prop_lut3_I1_O)        0.045     1.771 r  SysClk/count[15]_i_1/O
                         net (fo=1, routed)           0.000     1.771    SysClk/count_0[15]
    SLICE_X43Y79         FDCE                                         r  SysClk/count_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.603     1.040    clk_OUT_LED_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.069 r  clk_OUT_LED_OBUF_BUFG_inst/O
                         net (fo=67, routed)          0.827     1.896    SysClk/CLK
    SLICE_X43Y79         FDCE                                         r  SysClk/count_reg[15]/C
                         clock pessimism             -0.489     1.406    
    SLICE_X43Y79         FDCE (Hold_fdce_C_D)         0.092     1.498    SysClk/count_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.498    
                         arrival time                           1.771    
  -------------------------------------------------------------------
                         slack                                  0.272    

Slack (MET) :             0.278ns  (arrival time - required time)
  Source:                 SysClk/ClkOutput_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SysClk/ClkOutput_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.186ns (50.452%)  route 0.183ns (49.548%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.899ns
    Source Clock Delay      (SCD):    1.395ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.558     0.808    clk_OUT_LED_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.834 r  clk_OUT_LED_OBUF_BUFG_inst/O
                         net (fo=67, routed)          0.562     1.395    SysClk/CLK
    SLICE_X43Y82         FDCE                                         r  SysClk/ClkOutput_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y82         FDCE (Prop_fdce_C_Q)         0.141     1.536 r  SysClk/ClkOutput_reg/Q
                         net (fo=3, routed)           0.183     1.719    SysClk/ClkCycle_OBUF
    SLICE_X43Y82         LUT3 (Prop_lut3_I2_O)        0.045     1.764 r  SysClk/ClkOutput_i_1/O
                         net (fo=1, routed)           0.000     1.764    SysClk/ClkOutput_i_1_n_0
    SLICE_X43Y82         FDCE                                         r  SysClk/ClkOutput_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.603     1.040    clk_OUT_LED_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.069 r  clk_OUT_LED_OBUF_BUFG_inst/O
                         net (fo=67, routed)          0.830     1.899    SysClk/CLK
    SLICE_X43Y82         FDCE                                         r  SysClk/ClkOutput_reg/C
                         clock pessimism             -0.503     1.395    
    SLICE_X43Y82         FDCE (Hold_fdce_C_D)         0.091     1.486    SysClk/ClkOutput_reg
  -------------------------------------------------------------------
                         required time                         -1.486    
                         arrival time                           1.764    
  -------------------------------------------------------------------
                         slack                                  0.278    

Slack (MET) :             0.281ns  (arrival time - required time)
  Source:                 DigitClk/count_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DigitClk/ClkOutput_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.405ns  (logic 0.186ns (45.976%)  route 0.219ns (54.024%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.894ns
    Source Clock Delay      (SCD):    1.391ns
    Clock Pessimism Removal (CPR):    0.469ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.558     0.808    clk_OUT_LED_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.834 r  clk_OUT_LED_OBUF_BUFG_inst/O
                         net (fo=67, routed)          0.558     1.391    DigitClk/CLK
    SLICE_X35Y76         FDCE                                         r  DigitClk/count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y76         FDCE (Prop_fdce_C_Q)         0.141     1.532 r  DigitClk/count_reg[0]/Q
                         net (fo=34, routed)          0.219     1.751    DigitClk/count_reg_n_0_[0]
    SLICE_X35Y74         LUT3 (Prop_lut3_I1_O)        0.045     1.796 r  DigitClk/ClkOutput_i_1__0/O
                         net (fo=1, routed)           0.000     1.796    DigitClk/ClkOutput_i_1__0_n_0
    SLICE_X35Y74         FDCE                                         r  DigitClk/ClkOutput_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.603     1.040    clk_OUT_LED_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.069 r  clk_OUT_LED_OBUF_BUFG_inst/O
                         net (fo=67, routed)          0.825     1.894    DigitClk/CLK
    SLICE_X35Y74         FDCE                                         r  DigitClk/ClkOutput_reg/C
                         clock pessimism             -0.469     1.424    
    SLICE_X35Y74         FDCE (Hold_fdce_C_D)         0.091     1.515    DigitClk/ClkOutput_reg
  -------------------------------------------------------------------
                         required time                         -1.515    
                         arrival time                           1.796    
  -------------------------------------------------------------------
                         slack                                  0.281    

Slack (MET) :             0.283ns  (arrival time - required time)
  Source:                 DigitClk/count_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DigitClk/count_reg[23]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.406ns  (logic 0.189ns (46.584%)  route 0.217ns (53.416%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.898ns
    Source Clock Delay      (SCD):    1.391ns
    Clock Pessimism Removal (CPR):    0.490ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.558     0.808    clk_OUT_LED_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.834 r  clk_OUT_LED_OBUF_BUFG_inst/O
                         net (fo=67, routed)          0.558     1.391    DigitClk/CLK
    SLICE_X35Y76         FDCE                                         r  DigitClk/count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y76         FDCE (Prop_fdce_C_Q)         0.141     1.532 r  DigitClk/count_reg[0]/Q
                         net (fo=34, routed)          0.217     1.749    DigitClk/count_reg_n_0_[0]
    SLICE_X37Y78         LUT3 (Prop_lut3_I1_O)        0.048     1.797 r  DigitClk/count[23]_i_1__0/O
                         net (fo=1, routed)           0.000     1.797    DigitClk/count[23]
    SLICE_X37Y78         FDCE                                         r  DigitClk/count_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.603     1.040    clk_OUT_LED_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.069 r  clk_OUT_LED_OBUF_BUFG_inst/O
                         net (fo=67, routed)          0.829     1.898    DigitClk/CLK
    SLICE_X37Y78         FDCE                                         r  DigitClk/count_reg[23]/C
                         clock pessimism             -0.490     1.407    
    SLICE_X37Y78         FDCE (Hold_fdce_C_D)         0.107     1.514    DigitClk/count_reg[23]
  -------------------------------------------------------------------
                         required time                         -1.514    
                         arrival time                           1.797    
  -------------------------------------------------------------------
                         slack                                  0.283    

Slack (MET) :             0.288ns  (arrival time - required time)
  Source:                 DigitClk/count_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DigitClk/count_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.379ns  (logic 0.186ns (49.132%)  route 0.193ns (50.868%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.895ns
    Source Clock Delay      (SCD):    1.391ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.558     0.808    clk_OUT_LED_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.834 r  clk_OUT_LED_OBUF_BUFG_inst/O
                         net (fo=67, routed)          0.558     1.391    DigitClk/CLK
    SLICE_X35Y76         FDCE                                         r  DigitClk/count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y76         FDCE (Prop_fdce_C_Q)         0.141     1.532 f  DigitClk/count_reg[0]/Q
                         net (fo=34, routed)          0.193     1.725    DigitClk/count_reg_n_0_[0]
    SLICE_X35Y76         LUT2 (Prop_lut2_I1_O)        0.045     1.770 r  DigitClk/count[0]_i_1__0/O
                         net (fo=1, routed)           0.000     1.770    DigitClk/count[0]
    SLICE_X35Y76         FDCE                                         r  DigitClk/count_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.603     1.040    clk_OUT_LED_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.069 r  clk_OUT_LED_OBUF_BUFG_inst/O
                         net (fo=67, routed)          0.826     1.895    DigitClk/CLK
    SLICE_X35Y76         FDCE                                         r  DigitClk/count_reg[0]/C
                         clock pessimism             -0.503     1.391    
    SLICE_X35Y76         FDCE (Hold_fdce_C_D)         0.091     1.482    DigitClk/count_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.482    
                         arrival time                           1.770    
  -------------------------------------------------------------------
                         slack                                  0.288    

Slack (MET) :             0.296ns  (arrival time - required time)
  Source:                 DigitClk/count_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DigitClk/count_reg[22]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.403ns  (logic 0.186ns (46.186%)  route 0.217ns (53.814%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.898ns
    Source Clock Delay      (SCD):    1.391ns
    Clock Pessimism Removal (CPR):    0.490ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.558     0.808    clk_OUT_LED_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.834 r  clk_OUT_LED_OBUF_BUFG_inst/O
                         net (fo=67, routed)          0.558     1.391    DigitClk/CLK
    SLICE_X35Y76         FDCE                                         r  DigitClk/count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y76         FDCE (Prop_fdce_C_Q)         0.141     1.532 r  DigitClk/count_reg[0]/Q
                         net (fo=34, routed)          0.217     1.749    DigitClk/count_reg_n_0_[0]
    SLICE_X37Y78         LUT3 (Prop_lut3_I1_O)        0.045     1.794 r  DigitClk/count[22]_i_1__0/O
                         net (fo=1, routed)           0.000     1.794    DigitClk/count[22]
    SLICE_X37Y78         FDCE                                         r  DigitClk/count_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.603     1.040    clk_OUT_LED_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.069 r  clk_OUT_LED_OBUF_BUFG_inst/O
                         net (fo=67, routed)          0.829     1.898    DigitClk/CLK
    SLICE_X37Y78         FDCE                                         r  DigitClk/count_reg[22]/C
                         clock pessimism             -0.490     1.407    
    SLICE_X37Y78         FDCE (Hold_fdce_C_D)         0.091     1.498    DigitClk/count_reg[22]
  -------------------------------------------------------------------
                         required time                         -1.498    
                         arrival time                           1.794    
  -------------------------------------------------------------------
                         slack                                  0.296    

Slack (MET) :             0.348ns  (arrival time - required time)
  Source:                 SysClk/count_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SysClk/count_reg[14]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.470ns  (logic 0.183ns (38.938%)  route 0.287ns (61.062%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.896ns
    Source Clock Delay      (SCD):    1.391ns
    Clock Pessimism Removal (CPR):    0.489ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.558     0.808    clk_OUT_LED_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.834 r  clk_OUT_LED_OBUF_BUFG_inst/O
                         net (fo=67, routed)          0.558     1.391    SysClk/CLK
    SLICE_X43Y78         FDCE                                         r  SysClk/count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y78         FDCE (Prop_fdce_C_Q)         0.141     1.532 r  SysClk/count_reg[0]/Q
                         net (fo=34, routed)          0.287     1.819    SysClk/count[0]
    SLICE_X43Y79         LUT3 (Prop_lut3_I1_O)        0.042     1.861 r  SysClk/count[14]_i_1/O
                         net (fo=1, routed)           0.000     1.861    SysClk/count_0[14]
    SLICE_X43Y79         FDCE                                         r  SysClk/count_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.603     1.040    clk_OUT_LED_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.069 r  clk_OUT_LED_OBUF_BUFG_inst/O
                         net (fo=67, routed)          0.827     1.896    SysClk/CLK
    SLICE_X43Y79         FDCE                                         r  SysClk/count_reg[14]/C
                         clock pessimism             -0.489     1.406    
    SLICE_X43Y79         FDCE (Hold_fdce_C_D)         0.107     1.513    SysClk/count_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.513    
                         arrival time                           1.861    
  -------------------------------------------------------------------
                         slack                                  0.348    

Slack (MET) :             0.355ns  (arrival time - required time)
  Source:                 SysClk/count_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SysClk/count_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.475ns  (logic 0.186ns (39.174%)  route 0.289ns (60.826%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.894ns
    Source Clock Delay      (SCD):    1.391ns
    Clock Pessimism Removal (CPR):    0.489ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.558     0.808    clk_OUT_LED_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.834 r  clk_OUT_LED_OBUF_BUFG_inst/O
                         net (fo=67, routed)          0.558     1.391    SysClk/CLK
    SLICE_X43Y78         FDCE                                         r  SysClk/count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y78         FDCE (Prop_fdce_C_Q)         0.141     1.532 r  SysClk/count_reg[0]/Q
                         net (fo=34, routed)          0.289     1.821    SysClk/count[0]
    SLICE_X43Y77         LUT3 (Prop_lut3_I1_O)        0.045     1.866 r  SysClk/count[8]_i_1/O
                         net (fo=1, routed)           0.000     1.866    SysClk/count_0[8]
    SLICE_X43Y77         FDCE                                         r  SysClk/count_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.603     1.040    clk_OUT_LED_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.069 r  clk_OUT_LED_OBUF_BUFG_inst/O
                         net (fo=67, routed)          0.825     1.894    SysClk/CLK
    SLICE_X43Y77         FDCE                                         r  SysClk/count_reg[8]/C
                         clock pessimism             -0.489     1.404    
    SLICE_X43Y77         FDCE (Hold_fdce_C_D)         0.107     1.511    SysClk/count_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.511    
                         arrival time                           1.866    
  -------------------------------------------------------------------
                         slack                                  0.355    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  clk_OUT_LED_OBUF_BUFG_inst/I
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X35Y74    DigitClk/ClkOutput_reg/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X35Y76    DigitClk/count_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X37Y75    DigitClk/count_reg[10]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X37Y75    DigitClk/count_reg[11]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X37Y76    DigitClk/count_reg[12]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X37Y76    DigitClk/count_reg[13]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X37Y76    DigitClk/count_reg[14]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X37Y76    DigitClk/count_reg[15]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X37Y77    DigitClk/count_reg[16]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X37Y78    DigitClk/count_reg[22]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X37Y78    DigitClk/count_reg[23]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X37Y78    DigitClk/count_reg[24]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X37Y78    DigitClk/count_reg[25]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X37Y79    DigitClk/count_reg[26]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X37Y79    DigitClk/count_reg[27]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X37Y79    DigitClk/count_reg[28]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X37Y79    DigitClk/count_reg[29]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X37Y79    DigitClk/count_reg[30]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X37Y79    DigitClk/count_reg[31]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X43Y76    SysClk/count_reg[1]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X43Y76    SysClk/count_reg[2]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X43Y76    SysClk/count_reg[3]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X43Y76    SysClk/count_reg[4]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X43Y77    SysClk/count_reg[5]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X43Y77    SysClk/count_reg[6]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X43Y77    SysClk/count_reg[7]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X43Y77    SysClk/count_reg[8]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X35Y74    DigitClk/ClkOutput_reg/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X35Y76    DigitClk/count_reg[0]/C



