{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1714804310707 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 21.1.0 Build 842 10/21/2021 SJ Lite Edition " "Version 21.1.0 Build 842 10/21/2021 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1714804310708 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri May  3 23:31:50 2024 " "Processing started: Fri May  3 23:31:50 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1714804310708 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714804310708 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off pacman -c pacman_top " "Command: quartus_map --read_settings_files=on --write_settings_files=off pacman -c pacman_top" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714804310708 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1714804310938 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "12 12 " "Parallel compilation is enabled and will use 12 of the 12 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1714804310938 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pacman_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file pacman_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 pacman_tb " "Found entity 1: pacman_tb" {  } { { "pacman_tb.sv" "" { Text "C:/Users/bryan/Documents/school/ucla/ieee dav 2023/pacman/pacman_tb.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714804314917 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714804314917 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "start START pacman.sv(6) " "Verilog HDL Declaration information at pacman.sv(6): object \"start\" differs only in case from object \"START\" in the same scope" {  } { { "pacman.sv" "" { Text "C:/Users/bryan/Documents/school/ucla/ieee dav 2023/pacman/pacman.sv" 6 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1714804314925 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "pause PAUSE pacman.sv(8) " "Verilog HDL Declaration information at pacman.sv(8): object \"pause\" differs only in case from object \"PAUSE\" in the same scope" {  } { { "pacman.sv" "" { Text "C:/Users/bryan/Documents/school/ucla/ieee dav 2023/pacman/pacman.sv" 8 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1714804314925 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "right RIGHT pacman.sv(4) " "Verilog HDL Declaration information at pacman.sv(4): object \"right\" differs only in case from object \"RIGHT\" in the same scope" {  } { { "pacman.sv" "" { Text "C:/Users/bryan/Documents/school/ucla/ieee dav 2023/pacman/pacman.sv" 4 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1714804314925 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "left LEFT pacman.sv(3) " "Verilog HDL Declaration information at pacman.sv(3): object \"left\" differs only in case from object \"LEFT\" in the same scope" {  } { { "pacman.sv" "" { Text "C:/Users/bryan/Documents/school/ucla/ieee dav 2023/pacman/pacman.sv" 3 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1714804314925 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pacman.sv 1 1 " "Found 1 design units, including 1 entities, in source file pacman.sv" { { "Info" "ISGN_ENTITY_NAME" "1 pacman " "Found entity 1: pacman" {  } { { "pacman.sv" "" { Text "C:/Users/bryan/Documents/school/ucla/ieee dav 2023/pacman/pacman.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714804314925 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714804314925 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clockdivider.sv 1 1 " "Found 1 design units, including 1 entities, in source file clockdivider.sv" { { "Info" "ISGN_ENTITY_NAME" "1 clockDivider " "Found entity 1: clockDivider" {  } { { "clockDivider.sv" "" { Text "C:/Users/bryan/Documents/school/ucla/ieee dav 2023/pacman/clockDivider.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714804314926 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714804314926 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "game_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file game_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 game_tb " "Found entity 1: game_tb" {  } { { "game_tb.sv" "" { Text "C:/Users/bryan/Documents/school/ucla/ieee dav 2023/pacman/game_tb.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714804314927 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714804314927 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "game_ghost.sv 1 1 " "Found 1 design units, including 1 entities, in source file game_ghost.sv" { { "Info" "ISGN_ENTITY_NAME" "1 game_ghost " "Found entity 1: game_ghost" {  } { { "game_ghost.sv" "" { Text "C:/Users/bryan/Documents/school/ucla/ieee dav 2023/pacman/game_ghost.sv" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714804314929 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714804314929 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "maze_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file maze_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 maze_tb " "Found entity 1: maze_tb" {  } { { "maze_tb.sv" "" { Text "C:/Users/bryan/Documents/school/ucla/ieee dav 2023/pacman/maze_tb.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714804314930 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714804314930 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "wall WALL maze.sv(150) " "Verilog HDL Declaration information at maze.sv(150): object \"wall\" differs only in case from object \"WALL\" in the same scope" {  } { { "maze.sv" "" { Text "C:/Users/bryan/Documents/school/ucla/ieee dav 2023/pacman/maze.sv" 150 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1714804314931 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "maze.sv 1 1 " "Found 1 design units, including 1 entities, in source file maze.sv" { { "Info" "ISGN_ENTITY_NAME" "1 maze " "Found entity 1: maze" {  } { { "maze.sv" "" { Text "C:/Users/bryan/Documents/school/ucla/ieee dav 2023/pacman/maze.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714804314931 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714804314931 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_top.sv 1 1 " "Found 1 design units, including 1 entities, in source file vga_top.sv" { { "Info" "ISGN_ENTITY_NAME" "1 vga_top " "Found entity 1: vga_top" {  } { { "vga_top.sv" "" { Text "C:/Users/bryan/Documents/school/ucla/ieee dav 2023/pacman/vga_top.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714804314932 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714804314932 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "graphics.sv(142) " "Verilog HDL Module Instantiation warning at graphics.sv(142): ignored dangling comma in List of Port Connections" {  } { { "graphics.sv" "" { Text "C:/Users/bryan/Documents/school/ucla/ieee dav 2023/pacman/graphics.sv" 142 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1714804314933 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "graphics.sv(154) " "Verilog HDL Module Instantiation warning at graphics.sv(154): ignored dangling comma in List of Port Connections" {  } { { "graphics.sv" "" { Text "C:/Users/bryan/Documents/school/ucla/ieee dav 2023/pacman/graphics.sv" 154 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1714804314933 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "graphics.sv(166) " "Verilog HDL Module Instantiation warning at graphics.sv(166): ignored dangling comma in List of Port Connections" {  } { { "graphics.sv" "" { Text "C:/Users/bryan/Documents/school/ucla/ieee dav 2023/pacman/graphics.sv" 166 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1714804314933 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "graphics.sv(178) " "Verilog HDL Module Instantiation warning at graphics.sv(178): ignored dangling comma in List of Port Connections" {  } { { "graphics.sv" "" { Text "C:/Users/bryan/Documents/school/ucla/ieee dav 2023/pacman/graphics.sv" 178 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1714804314933 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "graphics.sv 1 1 " "Found 1 design units, including 1 entities, in source file graphics.sv" { { "Info" "ISGN_ENTITY_NAME" "1 graphics " "Found entity 1: graphics" {  } { { "graphics.sv" "" { Text "C:/Users/bryan/Documents/school/ucla/ieee dav 2023/pacman/graphics.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714804314933 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714804314933 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file vga_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 vga_tb " "Found entity 1: vga_tb" {  } { { "vga_tb.sv" "" { Text "C:/Users/bryan/Documents/school/ucla/ieee dav 2023/pacman/vga_tb.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714804314934 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714804314934 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "vga_ram.sv(75) " "Verilog HDL warning at vga_ram.sv(75): extended using \"x\" or \"z\"" {  } { { "vga_ram.sv" "" { Text "C:/Users/bryan/Documents/school/ucla/ieee dav 2023/pacman/vga_ram.sv" 75 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1714804314934 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "vga_ram.sv(84) " "Verilog HDL warning at vga_ram.sv(84): extended using \"x\" or \"z\"" {  } { { "vga_ram.sv" "" { Text "C:/Users/bryan/Documents/school/ucla/ieee dav 2023/pacman/vga_ram.sv" 84 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1714804314934 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_ram.sv 1 1 " "Found 1 design units, including 1 entities, in source file vga_ram.sv" { { "Info" "ISGN_ENTITY_NAME" "1 vga_ram " "Found entity 1: vga_ram" {  } { { "vga_ram.sv" "" { Text "C:/Users/bryan/Documents/school/ucla/ieee dav 2023/pacman/vga_ram.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714804314934 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714804314934 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga.sv 1 1 " "Found 1 design units, including 1 entities, in source file vga.sv" { { "Info" "ISGN_ENTITY_NAME" "1 vga " "Found entity 1: vga" {  } { { "vga.sv" "" { Text "C:/Users/bryan/Documents/school/ucla/ieee dav 2023/pacman/vga.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714804314935 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714804314935 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ram_ip.v 1 1 " "Found 1 design units, including 1 entities, in source file ram_ip.v" { { "Info" "ISGN_ENTITY_NAME" "1 ram_ip " "Found entity 1: ram_ip" {  } { { "ram_ip.v" "" { Text "C:/Users/bryan/Documents/school/ucla/ieee dav 2023/pacman/ram_ip.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714804314936 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714804314936 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pacman_top.sv 1 1 " "Found 1 design units, including 1 entities, in source file pacman_top.sv" { { "Info" "ISGN_ENTITY_NAME" "1 pacman_top " "Found entity 1: pacman_top" {  } { { "pacman_top.sv" "" { Text "C:/Users/bryan/Documents/school/ucla/ieee dav 2023/pacman/pacman_top.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714804314942 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714804314942 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "graphics_ghost_lut.sv 1 1 " "Found 1 design units, including 1 entities, in source file graphics_ghost_lut.sv" { { "Info" "ISGN_ENTITY_NAME" "1 graphics_ghost_LUT " "Found entity 1: graphics_ghost_LUT" {  } { { "graphics_ghost_LUT.sv" "" { Text "C:/Users/bryan/Documents/school/ucla/ieee dav 2023/pacman/graphics_ghost_LUT.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714804314943 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714804314943 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "game_controller.sv 1 1 " "Found 1 design units, including 1 entities, in source file game_controller.sv" { { "Info" "ISGN_ENTITY_NAME" "1 game_controller " "Found entity 1: game_controller" {  } { { "game_controller.sv" "" { Text "C:/Users/bryan/Documents/school/ucla/ieee dav 2023/pacman/game_controller.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714804314944 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714804314944 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clk_vga.v 1 1 " "Found 1 design units, including 1 entities, in source file clk_vga.v" { { "Info" "ISGN_ENTITY_NAME" "1 clk_vga " "Found entity 1: clk_vga" {  } { { "clk_vga.v" "" { Text "C:/Users/bryan/Documents/school/ucla/ieee dav 2023/pacman/clk_vga.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714804314945 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714804314945 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "blinky_tiles game_tb.sv(38) " "Verilog HDL Implicit Net warning at game_tb.sv(38): created implicit net for \"blinky_tiles\"" {  } { { "game_tb.sv" "" { Text "C:/Users/bryan/Documents/school/ucla/ieee dav 2023/pacman/game_tb.sv" 38 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714804314946 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "pinky_tiles game_tb.sv(39) " "Verilog HDL Implicit Net warning at game_tb.sv(39): created implicit net for \"pinky_tiles\"" {  } { { "game_tb.sv" "" { Text "C:/Users/bryan/Documents/school/ucla/ieee dav 2023/pacman/game_tb.sv" 39 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714804314946 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "inky_tiles game_tb.sv(40) " "Verilog HDL Implicit Net warning at game_tb.sv(40): created implicit net for \"inky_tiles\"" {  } { { "game_tb.sv" "" { Text "C:/Users/bryan/Documents/school/ucla/ieee dav 2023/pacman/game_tb.sv" 40 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714804314946 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "clyde_tiles game_tb.sv(41) " "Verilog HDL Implicit Net warning at game_tb.sv(41): created implicit net for \"clyde_tiles\"" {  } { { "game_tb.sv" "" { Text "C:/Users/bryan/Documents/school/ucla/ieee dav 2023/pacman/game_tb.sv" 41 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714804314946 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "btn game_tb.sv(42) " "Verilog HDL Implicit Net warning at game_tb.sv(42): created implicit net for \"btn\"" {  } { { "game_tb.sv" "" { Text "C:/Users/bryan/Documents/school/ucla/ieee dav 2023/pacman/game_tb.sv" 42 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714804314946 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "pacman_pellet game_tb.sv(44) " "Verilog HDL Implicit Net warning at game_tb.sv(44): created implicit net for \"pacman_pellet\"" {  } { { "game_tb.sv" "" { Text "C:/Users/bryan/Documents/school/ucla/ieee dav 2023/pacman/game_tb.sv" 44 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714804314946 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "power_pellet game_tb.sv(45) " "Verilog HDL Implicit Net warning at game_tb.sv(45): created implicit net for \"power_pellet\"" {  } { { "game_tb.sv" "" { Text "C:/Users/bryan/Documents/school/ucla/ieee dav 2023/pacman/game_tb.sv" 45 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714804314946 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "pacman_tile_info game_tb.sv(46) " "Verilog HDL Implicit Net warning at game_tb.sv(46): created implicit net for \"pacman_tile_info\"" {  } { { "game_tb.sv" "" { Text "C:/Users/bryan/Documents/school/ucla/ieee dav 2023/pacman/game_tb.sv" 46 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714804314946 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "blinky_tile_info game_tb.sv(47) " "Verilog HDL Implicit Net warning at game_tb.sv(47): created implicit net for \"blinky_tile_info\"" {  } { { "game_tb.sv" "" { Text "C:/Users/bryan/Documents/school/ucla/ieee dav 2023/pacman/game_tb.sv" 47 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714804314946 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "pinky_tile_info game_tb.sv(48) " "Verilog HDL Implicit Net warning at game_tb.sv(48): created implicit net for \"pinky_tile_info\"" {  } { { "game_tb.sv" "" { Text "C:/Users/bryan/Documents/school/ucla/ieee dav 2023/pacman/game_tb.sv" 48 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714804314946 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "inky_tile_info game_tb.sv(49) " "Verilog HDL Implicit Net warning at game_tb.sv(49): created implicit net for \"inky_tile_info\"" {  } { { "game_tb.sv" "" { Text "C:/Users/bryan/Documents/school/ucla/ieee dav 2023/pacman/game_tb.sv" 49 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714804314946 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "clyde_tile_info game_tb.sv(50) " "Verilog HDL Implicit Net warning at game_tb.sv(50): created implicit net for \"clyde_tile_info\"" {  } { { "game_tb.sv" "" { Text "C:/Users/bryan/Documents/school/ucla/ieee dav 2023/pacman/game_tb.sv" 50 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714804314946 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "pacman.sv(77) " "Verilog HDL or VHDL warning at pacman.sv(77): conditional expression evaluates to a constant" {  } { { "pacman.sv" "" { Text "C:/Users/bryan/Documents/school/ucla/ieee dav 2023/pacman/pacman.sv" 77 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1714804314949 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "pacman_top " "Elaborating entity \"pacman_top\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1714804314995 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 pacman_top.sv(305) " "Verilog HDL assignment warning at pacman_top.sv(305): truncated value with size 32 to match size of target (10)" {  } { { "pacman_top.sv" "" { Text "C:/Users/bryan/Documents/school/ucla/ieee dav 2023/pacman/pacman_top.sv" 305 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714804314999 "|pacman_top"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 pacman_top.sv(306) " "Verilog HDL assignment warning at pacman_top.sv(306): truncated value with size 32 to match size of target (10)" {  } { { "pacman_top.sv" "" { Text "C:/Users/bryan/Documents/school/ucla/ieee dav 2023/pacman/pacman_top.sv" 306 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714804314999 "|pacman_top"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 pacman_top.sv(309) " "Verilog HDL assignment warning at pacman_top.sv(309): truncated value with size 32 to match size of target (10)" {  } { { "pacman_top.sv" "" { Text "C:/Users/bryan/Documents/school/ucla/ieee dav 2023/pacman/pacman_top.sv" 309 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714804314999 "|pacman_top"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 pacman_top.sv(310) " "Verilog HDL assignment warning at pacman_top.sv(310): truncated value with size 32 to match size of target (10)" {  } { { "pacman_top.sv" "" { Text "C:/Users/bryan/Documents/school/ucla/ieee dav 2023/pacman/pacman_top.sv" 310 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714804314999 "|pacman_top"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clk_vga clk_vga:TICK " "Elaborating entity \"clk_vga\" for hierarchy \"clk_vga:TICK\"" {  } { { "pacman_top.sv" "TICK" { Text "C:/Users/bryan/Documents/school/ucla/ieee dav 2023/pacman/pacman_top.sv" 160 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714804315010 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll clk_vga:TICK\|altpll:altpll_component " "Elaborating entity \"altpll\" for hierarchy \"clk_vga:TICK\|altpll:altpll_component\"" {  } { { "clk_vga.v" "altpll_component" { Text "C:/Users/bryan/Documents/school/ucla/ieee dav 2023/pacman/clk_vga.v" 91 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714804315028 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "clk_vga:TICK\|altpll:altpll_component " "Elaborated megafunction instantiation \"clk_vga:TICK\|altpll:altpll_component\"" {  } { { "clk_vga.v" "" { Text "C:/Users/bryan/Documents/school/ucla/ieee dav 2023/pacman/clk_vga.v" 91 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714804315028 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "clk_vga:TICK\|altpll:altpll_component " "Instantiated megafunction \"clk_vga:TICK\|altpll:altpll_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "bandwidth_type AUTO " "Parameter \"bandwidth_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714804315028 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 2 " "Parameter \"clk0_divide_by\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714804315028 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714804315028 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 1 " "Parameter \"clk0_multiply_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714804315028 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714804315028 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714804315028 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 20000 " "Parameter \"inclk0_input_frequency\" = \"20000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714804315028 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family MAX 10 " "Parameter \"intended_device_family\" = \"MAX 10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714804315028 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint CBX_MODULE_PREFIX=clk_vga " "Parameter \"lpm_hint\" = \"CBX_MODULE_PREFIX=clk_vga\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714804315028 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714804315028 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714804315028 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type AUTO " "Parameter \"pll_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714804315028 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_activeclock PORT_UNUSED " "Parameter \"port_activeclock\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714804315028 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_areset PORT_UNUSED " "Parameter \"port_areset\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714804315028 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad0 PORT_UNUSED " "Parameter \"port_clkbad0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714804315028 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad1 PORT_UNUSED " "Parameter \"port_clkbad1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714804315028 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkloss PORT_UNUSED " "Parameter \"port_clkloss\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714804315028 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkswitch PORT_UNUSED " "Parameter \"port_clkswitch\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714804315028 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_configupdate PORT_UNUSED " "Parameter \"port_configupdate\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714804315028 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_fbin PORT_UNUSED " "Parameter \"port_fbin\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714804315028 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk0 PORT_USED " "Parameter \"port_inclk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714804315028 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk1 PORT_UNUSED " "Parameter \"port_inclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714804315028 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_locked PORT_UNUSED " "Parameter \"port_locked\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714804315028 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pfdena PORT_UNUSED " "Parameter \"port_pfdena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714804315028 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasecounterselect PORT_UNUSED " "Parameter \"port_phasecounterselect\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714804315028 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasedone PORT_UNUSED " "Parameter \"port_phasedone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714804315028 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasestep PORT_UNUSED " "Parameter \"port_phasestep\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714804315028 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phaseupdown PORT_UNUSED " "Parameter \"port_phaseupdown\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714804315028 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pllena PORT_UNUSED " "Parameter \"port_pllena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714804315028 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanaclr PORT_UNUSED " "Parameter \"port_scanaclr\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714804315028 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclk PORT_UNUSED " "Parameter \"port_scanclk\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714804315028 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclkena PORT_UNUSED " "Parameter \"port_scanclkena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714804315028 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandata PORT_UNUSED " "Parameter \"port_scandata\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714804315028 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandataout PORT_UNUSED " "Parameter \"port_scandataout\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714804315028 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandone PORT_UNUSED " "Parameter \"port_scandone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714804315028 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanread PORT_UNUSED " "Parameter \"port_scanread\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714804315028 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanwrite PORT_UNUSED " "Parameter \"port_scanwrite\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714804315028 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk0 PORT_USED " "Parameter \"port_clk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714804315028 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk1 PORT_UNUSED " "Parameter \"port_clk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714804315028 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk2 PORT_UNUSED " "Parameter \"port_clk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714804315028 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk3 PORT_UNUSED " "Parameter \"port_clk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714804315028 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk4 PORT_UNUSED " "Parameter \"port_clk4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714804315028 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk5 PORT_UNUSED " "Parameter \"port_clk5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714804315028 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena0 PORT_UNUSED " "Parameter \"port_clkena0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714804315028 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena1 PORT_UNUSED " "Parameter \"port_clkena1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714804315028 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena2 PORT_UNUSED " "Parameter \"port_clkena2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714804315028 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena3 PORT_UNUSED " "Parameter \"port_clkena3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714804315028 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena4 PORT_UNUSED " "Parameter \"port_clkena4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714804315028 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena5 PORT_UNUSED " "Parameter \"port_clkena5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714804315028 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk0 PORT_UNUSED " "Parameter \"port_extclk0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714804315028 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk1 PORT_UNUSED " "Parameter \"port_extclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714804315028 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk2 PORT_UNUSED " "Parameter \"port_extclk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714804315028 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk3 PORT_UNUSED " "Parameter \"port_extclk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714804315028 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_clock 5 " "Parameter \"width_clock\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714804315028 ""}  } { { "clk_vga.v" "" { Text "C:/Users/bryan/Documents/school/ucla/ieee dav 2023/pacman/clk_vga.v" 91 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1714804315028 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/clk_vga_altpll.v 1 1 " "Found 1 design units, including 1 entities, in source file db/clk_vga_altpll.v" { { "Info" "ISGN_ENTITY_NAME" "1 clk_vga_altpll " "Found entity 1: clk_vga_altpll" {  } { { "db/clk_vga_altpll.v" "" { Text "C:/Users/bryan/Documents/school/ucla/ieee dav 2023/pacman/db/clk_vga_altpll.v" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714804315055 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714804315055 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clk_vga_altpll clk_vga:TICK\|altpll:altpll_component\|clk_vga_altpll:auto_generated " "Elaborating entity \"clk_vga_altpll\" for hierarchy \"clk_vga:TICK\|altpll:altpll_component\|clk_vga_altpll:auto_generated\"" {  } { { "altpll.tdf" "auto_generated" { Text "c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/altpll.tdf" 898 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714804315056 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga vga:DISPLAY " "Elaborating entity \"vga\" for hierarchy \"vga:DISPLAY\"" {  } { { "pacman_top.sv" "DISPLAY" { Text "C:/Users/bryan/Documents/school/ucla/ieee dav 2023/pacman/pacman_top.sv" 161 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714804315057 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga_ram vga_ram:PONG " "Elaborating entity \"vga_ram\" for hierarchy \"vga_ram:PONG\"" {  } { { "pacman_top.sv" "PONG" { Text "C:/Users/bryan/Documents/school/ucla/ieee dav 2023/pacman/pacman_top.sv" 163 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714804315058 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 vga_ram.sv(53) " "Verilog HDL assignment warning at vga_ram.sv(53): truncated value with size 32 to match size of target (9)" {  } { { "vga_ram.sv" "" { Text "C:/Users/bryan/Documents/school/ucla/ieee dav 2023/pacman/vga_ram.sv" 53 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714804315058 "|pacman_top|vga_ram:PONG"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 vga_ram.sv(54) " "Verilog HDL assignment warning at vga_ram.sv(54): truncated value with size 32 to match size of target (9)" {  } { { "vga_ram.sv" "" { Text "C:/Users/bryan/Documents/school/ucla/ieee dav 2023/pacman/vga_ram.sv" 54 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714804315058 "|pacman_top|vga_ram:PONG"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 vga_ram.sv(57) " "Verilog HDL assignment warning at vga_ram.sv(57): truncated value with size 32 to match size of target (9)" {  } { { "vga_ram.sv" "" { Text "C:/Users/bryan/Documents/school/ucla/ieee dav 2023/pacman/vga_ram.sv" 57 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714804315058 "|pacman_top|vga_ram:PONG"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 vga_ram.sv(58) " "Verilog HDL assignment warning at vga_ram.sv(58): truncated value with size 32 to match size of target (9)" {  } { { "vga_ram.sv" "" { Text "C:/Users/bryan/Documents/school/ucla/ieee dav 2023/pacman/vga_ram.sv" 58 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714804315058 "|pacman_top|vga_ram:PONG"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 vga_ram.sv(70) " "Verilog HDL assignment warning at vga_ram.sv(70): truncated value with size 32 to match size of target (16)" {  } { { "vga_ram.sv" "" { Text "C:/Users/bryan/Documents/school/ucla/ieee dav 2023/pacman/vga_ram.sv" 70 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714804315058 "|pacman_top|vga_ram:PONG"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 vga_ram.sv(72) " "Verilog HDL assignment warning at vga_ram.sv(72): truncated value with size 32 to match size of target (16)" {  } { { "vga_ram.sv" "" { Text "C:/Users/bryan/Documents/school/ucla/ieee dav 2023/pacman/vga_ram.sv" 72 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714804315058 "|pacman_top|vga_ram:PONG"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 vga_ram.sv(79) " "Verilog HDL assignment warning at vga_ram.sv(79): truncated value with size 32 to match size of target (16)" {  } { { "vga_ram.sv" "" { Text "C:/Users/bryan/Documents/school/ucla/ieee dav 2023/pacman/vga_ram.sv" 79 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714804315058 "|pacman_top|vga_ram:PONG"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 vga_ram.sv(81) " "Verilog HDL assignment warning at vga_ram.sv(81): truncated value with size 32 to match size of target (16)" {  } { { "vga_ram.sv" "" { Text "C:/Users/bryan/Documents/school/ucla/ieee dav 2023/pacman/vga_ram.sv" 81 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714804315058 "|pacman_top|vga_ram:PONG"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ram_ip vga_ram:PONG\|ram_ip:PING " "Elaborating entity \"ram_ip\" for hierarchy \"vga_ram:PONG\|ram_ip:PING\"" {  } { { "vga_ram.sv" "PING" { Text "C:/Users/bryan/Documents/school/ucla/ieee dav 2023/pacman/vga_ram.sv" 23 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714804315061 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram vga_ram:PONG\|ram_ip:PING\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"vga_ram:PONG\|ram_ip:PING\|altsyncram:altsyncram_component\"" {  } { { "ram_ip.v" "altsyncram_component" { Text "C:/Users/bryan/Documents/school/ucla/ieee dav 2023/pacman/ram_ip.v" 86 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714804315078 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "vga_ram:PONG\|ram_ip:PING\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"vga_ram:PONG\|ram_ip:PING\|altsyncram:altsyncram_component\"" {  } { { "ram_ip.v" "" { Text "C:/Users/bryan/Documents/school/ucla/ieee dav 2023/pacman/ram_ip.v" 86 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714804315079 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "vga_ram:PONG\|ram_ip:PING\|altsyncram:altsyncram_component " "Instantiated megafunction \"vga_ram:PONG\|ram_ip:PING\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714804315079 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714804315079 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family MAX 10 " "Parameter \"intended_device_family\" = \"MAX 10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714804315079 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714804315079 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714804315079 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 65536 " "Parameter \"numwords_a\" = \"65536\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714804315079 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714804315079 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714804315079 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a CLOCK0 " "Parameter \"outdata_reg_a\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714804315079 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714804315079 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a OLD_DATA " "Parameter \"read_during_write_mode_port_a\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714804315079 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 16 " "Parameter \"widthad_a\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714804315079 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 8 " "Parameter \"width_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714804315079 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714804315079 ""}  } { { "ram_ip.v" "" { Text "C:/Users/bryan/Documents/school/ucla/ieee dav 2023/pacman/ram_ip.v" 86 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1714804315079 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_end1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_end1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_end1 " "Found entity 1: altsyncram_end1" {  } { { "db/altsyncram_end1.tdf" "" { Text "C:/Users/bryan/Documents/school/ucla/ieee dav 2023/pacman/db/altsyncram_end1.tdf" 34 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714804315106 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714804315106 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_end1 vga_ram:PONG\|ram_ip:PING\|altsyncram:altsyncram_component\|altsyncram_end1:auto_generated " "Elaborating entity \"altsyncram_end1\" for hierarchy \"vga_ram:PONG\|ram_ip:PING\|altsyncram:altsyncram_component\|altsyncram_end1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714804315106 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_h7a.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_h7a.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_h7a " "Found entity 1: decode_h7a" {  } { { "db/decode_h7a.tdf" "" { Text "C:/Users/bryan/Documents/school/ucla/ieee dav 2023/pacman/db/decode_h7a.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714804315130 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714804315130 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_h7a vga_ram:PONG\|ram_ip:PING\|altsyncram:altsyncram_component\|altsyncram_end1:auto_generated\|decode_h7a:decode3 " "Elaborating entity \"decode_h7a\" for hierarchy \"vga_ram:PONG\|ram_ip:PING\|altsyncram:altsyncram_component\|altsyncram_end1:auto_generated\|decode_h7a:decode3\"" {  } { { "db/altsyncram_end1.tdf" "decode3" { Text "C:/Users/bryan/Documents/school/ucla/ieee dav 2023/pacman/db/altsyncram_end1.tdf" 45 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714804315130 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_aj9.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_aj9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_aj9 " "Found entity 1: decode_aj9" {  } { { "db/decode_aj9.tdf" "" { Text "C:/Users/bryan/Documents/school/ucla/ieee dav 2023/pacman/db/decode_aj9.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714804315153 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714804315153 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_aj9 vga_ram:PONG\|ram_ip:PING\|altsyncram:altsyncram_component\|altsyncram_end1:auto_generated\|decode_aj9:rden_decode " "Elaborating entity \"decode_aj9\" for hierarchy \"vga_ram:PONG\|ram_ip:PING\|altsyncram:altsyncram_component\|altsyncram_end1:auto_generated\|decode_aj9:rden_decode\"" {  } { { "db/altsyncram_end1.tdf" "rden_decode" { Text "C:/Users/bryan/Documents/school/ucla/ieee dav 2023/pacman/db/altsyncram_end1.tdf" 46 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714804315153 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_12b.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_12b.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_12b " "Found entity 1: mux_12b" {  } { { "db/mux_12b.tdf" "" { Text "C:/Users/bryan/Documents/school/ucla/ieee dav 2023/pacman/db/mux_12b.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714804315176 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714804315176 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_12b vga_ram:PONG\|ram_ip:PING\|altsyncram:altsyncram_component\|altsyncram_end1:auto_generated\|mux_12b:mux2 " "Elaborating entity \"mux_12b\" for hierarchy \"vga_ram:PONG\|ram_ip:PING\|altsyncram:altsyncram_component\|altsyncram_end1:auto_generated\|mux_12b:mux2\"" {  } { { "db/altsyncram_end1.tdf" "mux2" { Text "C:/Users/bryan/Documents/school/ucla/ieee dav 2023/pacman/db/altsyncram_end1.tdf" 47 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714804315176 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "graphics graphics:BOO " "Elaborating entity \"graphics\" for hierarchy \"graphics:BOO\"" {  } { { "pacman_top.sv" "BOO" { Text "C:/Users/bryan/Documents/school/ucla/ieee dav 2023/pacman/pacman_top.sv" 181 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714804315185 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 graphics.sv(220) " "Verilog HDL assignment warning at graphics.sv(220): truncated value with size 32 to match size of target (9)" {  } { { "graphics.sv" "" { Text "C:/Users/bryan/Documents/school/ucla/ieee dav 2023/pacman/graphics.sv" 220 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714804315186 "|pacman_top|graphics:BOO"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 graphics.sv(221) " "Verilog HDL assignment warning at graphics.sv(221): truncated value with size 32 to match size of target (9)" {  } { { "graphics.sv" "" { Text "C:/Users/bryan/Documents/school/ucla/ieee dav 2023/pacman/graphics.sv" 221 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714804315186 "|pacman_top|graphics:BOO"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 graphics.sv(224) " "Verilog HDL assignment warning at graphics.sv(224): truncated value with size 32 to match size of target (9)" {  } { { "graphics.sv" "" { Text "C:/Users/bryan/Documents/school/ucla/ieee dav 2023/pacman/graphics.sv" 224 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714804315186 "|pacman_top|graphics:BOO"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 graphics.sv(225) " "Verilog HDL assignment warning at graphics.sv(225): truncated value with size 32 to match size of target (9)" {  } { { "graphics.sv" "" { Text "C:/Users/bryan/Documents/school/ucla/ieee dav 2023/pacman/graphics.sv" 225 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714804315186 "|pacman_top|graphics:BOO"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 graphics.sv(238) " "Verilog HDL assignment warning at graphics.sv(238): truncated value with size 32 to match size of target (16)" {  } { { "graphics.sv" "" { Text "C:/Users/bryan/Documents/school/ucla/ieee dav 2023/pacman/graphics.sv" 238 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714804315186 "|pacman_top|graphics:BOO"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 graphics.sv(240) " "Verilog HDL assignment warning at graphics.sv(240): truncated value with size 32 to match size of target (16)" {  } { { "graphics.sv" "" { Text "C:/Users/bryan/Documents/school/ucla/ieee dav 2023/pacman/graphics.sv" 240 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714804315186 "|pacman_top|graphics:BOO"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "graphics_ghost_LUT graphics:BOO\|graphics_ghost_LUT:GLUT " "Elaborating entity \"graphics_ghost_LUT\" for hierarchy \"graphics:BOO\|graphics_ghost_LUT:GLUT\"" {  } { { "graphics.sv" "GLUT" { Text "C:/Users/bryan/Documents/school/ucla/ieee dav 2023/pacman/graphics.sv" 130 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714804315186 ""}
{ "Warning" "WSGN_SEARCH_FILE" "graphics_ghost.sv 1 1 " "Using design file graphics_ghost.sv, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 graphics_ghost " "Found entity 1: graphics_ghost" {  } { { "graphics_ghost.sv" "" { Text "C:/Users/bryan/Documents/school/ucla/ieee dav 2023/pacman/graphics_ghost.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714804315193 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1714804315193 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "graphics_ghost graphics:BOO\|graphics_ghost:BLINKY " "Elaborating entity \"graphics_ghost\" for hierarchy \"graphics:BOO\|graphics_ghost:BLINKY\"" {  } { { "graphics.sv" "BLINKY" { Text "C:/Users/bryan/Documents/school/ucla/ieee dav 2023/pacman/graphics.sv" 142 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714804315194 ""}
{ "Warning" "WSGN_SEARCH_FILE" "graphics_pacman.sv 1 1 " "Using design file graphics_pacman.sv, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 graphics_pacman " "Found entity 1: graphics_pacman" {  } { { "graphics_pacman.sv" "" { Text "C:/Users/bryan/Documents/school/ucla/ieee dav 2023/pacman/graphics_pacman.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714804315200 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1714804315200 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "graphics_pacman graphics:BOO\|graphics_pacman:PACMAN " "Elaborating entity \"graphics_pacman\" for hierarchy \"graphics:BOO\|graphics_pacman:PACMAN\"" {  } { { "graphics.sv" "PACMAN" { Text "C:/Users/bryan/Documents/school/ucla/ieee dav 2023/pacman/graphics.sv" 183 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714804315201 ""}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "pacman_frames.data_a 0 graphics_pacman.sv(30) " "Net \"pacman_frames.data_a\" at graphics_pacman.sv(30) has no driver or initial value, using a default initial value '0'" {  } { { "graphics_pacman.sv" "" { Text "C:/Users/bryan/Documents/school/ucla/ieee dav 2023/pacman/graphics_pacman.sv" 30 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1714804315202 "|pacman_top|graphics:BOO|graphics_pacman:PACMAN"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "pacman_frames.waddr_a 0 graphics_pacman.sv(30) " "Net \"pacman_frames.waddr_a\" at graphics_pacman.sv(30) has no driver or initial value, using a default initial value '0'" {  } { { "graphics_pacman.sv" "" { Text "C:/Users/bryan/Documents/school/ucla/ieee dav 2023/pacman/graphics_pacman.sv" 30 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1714804315202 "|pacman_top|graphics:BOO|graphics_pacman:PACMAN"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "pacman_frames.we_a 0 graphics_pacman.sv(30) " "Net \"pacman_frames.we_a\" at graphics_pacman.sv(30) has no driver or initial value, using a default initial value '0'" {  } { { "graphics_pacman.sv" "" { Text "C:/Users/bryan/Documents/school/ucla/ieee dav 2023/pacman/graphics_pacman.sv" 30 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1714804315202 "|pacman_top|graphics:BOO|graphics_pacman:PACMAN"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clockDivider clockDivider:TOCK " "Elaborating entity \"clockDivider\" for hierarchy \"clockDivider:TOCK\"" {  } { { "pacman_top.sv" "TOCK" { Text "C:/Users/bryan/Documents/school/ucla/ieee dav 2023/pacman/pacman_top.sv" 183 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714804315202 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "maze maze:MAZEPIN " "Elaborating entity \"maze\" for hierarchy \"maze:MAZEPIN\"" {  } { { "pacman_top.sv" "MAZEPIN" { Text "C:/Users/bryan/Documents/school/ucla/ieee dav 2023/pacman/pacman_top.sv" 205 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714804315203 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "10 7 maze.sv(147) " "Verilog HDL assignment warning at maze.sv(147): truncated value with size 10 to match size of target (7)" {  } { { "maze.sv" "" { Text "C:/Users/bryan/Documents/school/ucla/ieee dav 2023/pacman/maze.sv" 147 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714804315215 "|pacman_top|maze:MAZEPIN"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "10 7 maze.sv(148) " "Verilog HDL assignment warning at maze.sv(148): truncated value with size 10 to match size of target (7)" {  } { { "maze.sv" "" { Text "C:/Users/bryan/Documents/school/ucla/ieee dav 2023/pacman/maze.sv" 148 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714804315215 "|pacman_top|maze:MAZEPIN"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 maze.sv(155) " "Verilog HDL assignment warning at maze.sv(155): truncated value with size 32 to match size of target (3)" {  } { { "maze.sv" "" { Text "C:/Users/bryan/Documents/school/ucla/ieee dav 2023/pacman/maze.sv" 155 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714804315215 "|pacman_top|maze:MAZEPIN"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 maze.sv(156) " "Verilog HDL assignment warning at maze.sv(156): truncated value with size 32 to match size of target (3)" {  } { { "maze.sv" "" { Text "C:/Users/bryan/Documents/school/ucla/ieee dav 2023/pacman/maze.sv" 156 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714804315215 "|pacman_top|maze:MAZEPIN"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "maze_walls.data_a 0 maze.sv(93) " "Net \"maze_walls.data_a\" at maze.sv(93) has no driver or initial value, using a default initial value '0'" {  } { { "maze.sv" "" { Text "C:/Users/bryan/Documents/school/ucla/ieee dav 2023/pacman/maze.sv" 93 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1714804315215 "|pacman_top|maze:MAZEPIN"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "maze_walls.waddr_a 0 maze.sv(93) " "Net \"maze_walls.waddr_a\" at maze.sv(93) has no driver or initial value, using a default initial value '0'" {  } { { "maze.sv" "" { Text "C:/Users/bryan/Documents/school/ucla/ieee dav 2023/pacman/maze.sv" 93 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1714804315215 "|pacman_top|maze:MAZEPIN"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "house_walls.data_a 0 maze.sv(102) " "Net \"house_walls.data_a\" at maze.sv(102) has no driver or initial value, using a default initial value '0'" {  } { { "maze.sv" "" { Text "C:/Users/bryan/Documents/school/ucla/ieee dav 2023/pacman/maze.sv" 102 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1714804315215 "|pacman_top|maze:MAZEPIN"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "house_walls.waddr_a 0 maze.sv(102) " "Net \"house_walls.waddr_a\" at maze.sv(102) has no driver or initial value, using a default initial value '0'" {  } { { "maze.sv" "" { Text "C:/Users/bryan/Documents/school/ucla/ieee dav 2023/pacman/maze.sv" 102 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1714804315215 "|pacman_top|maze:MAZEPIN"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "maze.data_a 0 maze.sv(142) " "Net \"maze.data_a\" at maze.sv(142) has no driver or initial value, using a default initial value '0'" {  } { { "maze.sv" "" { Text "C:/Users/bryan/Documents/school/ucla/ieee dav 2023/pacman/maze.sv" 142 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1714804315215 "|pacman_top|maze:MAZEPIN"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "maze.waddr_a 0 maze.sv(142) " "Net \"maze.waddr_a\" at maze.sv(142) has no driver or initial value, using a default initial value '0'" {  } { { "maze.sv" "" { Text "C:/Users/bryan/Documents/school/ucla/ieee dav 2023/pacman/maze.sv" 142 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1714804315215 "|pacman_top|maze:MAZEPIN"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "maze_walls.we_a 0 maze.sv(93) " "Net \"maze_walls.we_a\" at maze.sv(93) has no driver or initial value, using a default initial value '0'" {  } { { "maze.sv" "" { Text "C:/Users/bryan/Documents/school/ucla/ieee dav 2023/pacman/maze.sv" 93 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1714804315215 "|pacman_top|maze:MAZEPIN"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "house_walls.we_a 0 maze.sv(102) " "Net \"house_walls.we_a\" at maze.sv(102) has no driver or initial value, using a default initial value '0'" {  } { { "maze.sv" "" { Text "C:/Users/bryan/Documents/school/ucla/ieee dav 2023/pacman/maze.sv" 102 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1714804315215 "|pacman_top|maze:MAZEPIN"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "maze.we_a 0 maze.sv(142) " "Net \"maze.we_a\" at maze.sv(142) has no driver or initial value, using a default initial value '0'" {  } { { "maze.sv" "" { Text "C:/Users/bryan/Documents/school/ucla/ieee dav 2023/pacman/maze.sv" 142 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1714804315215 "|pacman_top|maze:MAZEPIN"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "game_ghost game_ghost:BLINKY " "Elaborating entity \"game_ghost\" for hierarchy \"game_ghost:BLINKY\"" {  } { { "pacman_top.sv" "BLINKY" { Text "C:/Users/bryan/Documents/school/ucla/ieee dav 2023/pacman/pacman_top.sv" 221 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714804315216 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "10 7 game_ghost.sv(54) " "Verilog HDL assignment warning at game_ghost.sv(54): truncated value with size 10 to match size of target (7)" {  } { { "game_ghost.sv" "" { Text "C:/Users/bryan/Documents/school/ucla/ieee dav 2023/pacman/game_ghost.sv" 54 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714804315217 "|pacman_top|game_ghost:BLINKY"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "10 7 game_ghost.sv(55) " "Verilog HDL assignment warning at game_ghost.sv(55): truncated value with size 10 to match size of target (7)" {  } { { "game_ghost.sv" "" { Text "C:/Users/bryan/Documents/school/ucla/ieee dav 2023/pacman/game_ghost.sv" 55 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714804315217 "|pacman_top|game_ghost:BLINKY"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "10 7 game_ghost.sv(146) " "Verilog HDL assignment warning at game_ghost.sv(146): truncated value with size 10 to match size of target (7)" {  } { { "game_ghost.sv" "" { Text "C:/Users/bryan/Documents/school/ucla/ieee dav 2023/pacman/game_ghost.sv" 146 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714804315217 "|pacman_top|game_ghost:BLINKY"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "10 7 game_ghost.sv(147) " "Verilog HDL assignment warning at game_ghost.sv(147): truncated value with size 10 to match size of target (7)" {  } { { "game_ghost.sv" "" { Text "C:/Users/bryan/Documents/school/ucla/ieee dav 2023/pacman/game_ghost.sv" 147 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714804315217 "|pacman_top|game_ghost:BLINKY"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "10 7 game_ghost.sv(169) " "Verilog HDL assignment warning at game_ghost.sv(169): truncated value with size 10 to match size of target (7)" {  } { { "game_ghost.sv" "" { Text "C:/Users/bryan/Documents/school/ucla/ieee dav 2023/pacman/game_ghost.sv" 169 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714804315217 "|pacman_top|game_ghost:BLINKY"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "10 7 game_ghost.sv(170) " "Verilog HDL assignment warning at game_ghost.sv(170): truncated value with size 10 to match size of target (7)" {  } { { "game_ghost.sv" "" { Text "C:/Users/bryan/Documents/school/ucla/ieee dav 2023/pacman/game_ghost.sv" 170 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714804315217 "|pacman_top|game_ghost:BLINKY"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pacman pacman:PACMAN " "Elaborating entity \"pacman\" for hierarchy \"pacman:PACMAN\"" {  } { { "pacman_top.sv" "PACMAN" { Text "C:/Users/bryan/Documents/school/ucla/ieee dav 2023/pacman/pacman_top.sv" 287 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714804315261 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "10 7 pacman.sv(53) " "Verilog HDL assignment warning at pacman.sv(53): truncated value with size 10 to match size of target (7)" {  } { { "pacman.sv" "" { Text "C:/Users/bryan/Documents/school/ucla/ieee dav 2023/pacman/pacman.sv" 53 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714804315262 "|pacman_top|pacman:PACMAN"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 pacman.sv(54) " "Verilog HDL assignment warning at pacman.sv(54): truncated value with size 32 to match size of target (7)" {  } { { "pacman.sv" "" { Text "C:/Users/bryan/Documents/school/ucla/ieee dav 2023/pacman/pacman.sv" 54 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714804315262 "|pacman_top|pacman:PACMAN"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 pacman.sv(181) " "Verilog HDL assignment warning at pacman.sv(181): truncated value with size 32 to match size of target (10)" {  } { { "pacman.sv" "" { Text "C:/Users/bryan/Documents/school/ucla/ieee dav 2023/pacman/pacman.sv" 181 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714804315262 "|pacman_top|pacman:PACMAN"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 pacman.sv(187) " "Verilog HDL assignment warning at pacman.sv(187): truncated value with size 32 to match size of target (10)" {  } { { "pacman.sv" "" { Text "C:/Users/bryan/Documents/school/ucla/ieee dav 2023/pacman/pacman.sv" 187 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714804315262 "|pacman_top|pacman:PACMAN"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 pacman.sv(191) " "Verilog HDL assignment warning at pacman.sv(191): truncated value with size 32 to match size of target (10)" {  } { { "pacman.sv" "" { Text "C:/Users/bryan/Documents/school/ucla/ieee dav 2023/pacman/pacman.sv" 191 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714804315262 "|pacman_top|pacman:PACMAN"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 pacman.sv(197) " "Verilog HDL assignment warning at pacman.sv(197): truncated value with size 32 to match size of target (10)" {  } { { "pacman.sv" "" { Text "C:/Users/bryan/Documents/school/ucla/ieee dav 2023/pacman/pacman.sv" 197 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714804315262 "|pacman_top|pacman:PACMAN"}
{ "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR_HDR" "" "Tri-state node(s) do not directly drive top-level pin(s)" { { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "vga_ram:PONG\|ram1_in\[7\] " "Converted tri-state buffer \"vga_ram:PONG\|ram1_in\[7\]\" feeding internal logic into a wire" {  } { { "vga_ram.sv" "" { Text "C:/Users/bryan/Documents/school/ucla/ieee dav 2023/pacman/vga_ram.sv" 18 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1714804315589 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "vga_ram:PONG\|ram1_in\[6\] " "Converted tri-state buffer \"vga_ram:PONG\|ram1_in\[6\]\" feeding internal logic into a wire" {  } { { "vga_ram.sv" "" { Text "C:/Users/bryan/Documents/school/ucla/ieee dav 2023/pacman/vga_ram.sv" 18 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1714804315589 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "vga_ram:PONG\|ram1_in\[5\] " "Converted tri-state buffer \"vga_ram:PONG\|ram1_in\[5\]\" feeding internal logic into a wire" {  } { { "vga_ram.sv" "" { Text "C:/Users/bryan/Documents/school/ucla/ieee dav 2023/pacman/vga_ram.sv" 18 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1714804315589 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "vga_ram:PONG\|ram1_in\[4\] " "Converted tri-state buffer \"vga_ram:PONG\|ram1_in\[4\]\" feeding internal logic into a wire" {  } { { "vga_ram.sv" "" { Text "C:/Users/bryan/Documents/school/ucla/ieee dav 2023/pacman/vga_ram.sv" 18 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1714804315589 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "vga_ram:PONG\|ram1_in\[3\] " "Converted tri-state buffer \"vga_ram:PONG\|ram1_in\[3\]\" feeding internal logic into a wire" {  } { { "vga_ram.sv" "" { Text "C:/Users/bryan/Documents/school/ucla/ieee dav 2023/pacman/vga_ram.sv" 18 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1714804315589 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "vga_ram:PONG\|ram1_in\[2\] " "Converted tri-state buffer \"vga_ram:PONG\|ram1_in\[2\]\" feeding internal logic into a wire" {  } { { "vga_ram.sv" "" { Text "C:/Users/bryan/Documents/school/ucla/ieee dav 2023/pacman/vga_ram.sv" 18 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1714804315589 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "vga_ram:PONG\|ram1_in\[1\] " "Converted tri-state buffer \"vga_ram:PONG\|ram1_in\[1\]\" feeding internal logic into a wire" {  } { { "vga_ram.sv" "" { Text "C:/Users/bryan/Documents/school/ucla/ieee dav 2023/pacman/vga_ram.sv" 18 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1714804315589 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "vga_ram:PONG\|ram1_in\[0\] " "Converted tri-state buffer \"vga_ram:PONG\|ram1_in\[0\]\" feeding internal logic into a wire" {  } { { "vga_ram.sv" "" { Text "C:/Users/bryan/Documents/school/ucla/ieee dav 2023/pacman/vga_ram.sv" 18 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1714804315589 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "vga_ram:PONG\|ram2_in\[7\] " "Converted tri-state buffer \"vga_ram:PONG\|ram2_in\[7\]\" feeding internal logic into a wire" {  } { { "vga_ram.sv" "" { Text "C:/Users/bryan/Documents/school/ucla/ieee dav 2023/pacman/vga_ram.sv" 20 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1714804315589 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "vga_ram:PONG\|ram2_in\[6\] " "Converted tri-state buffer \"vga_ram:PONG\|ram2_in\[6\]\" feeding internal logic into a wire" {  } { { "vga_ram.sv" "" { Text "C:/Users/bryan/Documents/school/ucla/ieee dav 2023/pacman/vga_ram.sv" 20 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1714804315589 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "vga_ram:PONG\|ram2_in\[5\] " "Converted tri-state buffer \"vga_ram:PONG\|ram2_in\[5\]\" feeding internal logic into a wire" {  } { { "vga_ram.sv" "" { Text "C:/Users/bryan/Documents/school/ucla/ieee dav 2023/pacman/vga_ram.sv" 20 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1714804315589 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "vga_ram:PONG\|ram2_in\[4\] " "Converted tri-state buffer \"vga_ram:PONG\|ram2_in\[4\]\" feeding internal logic into a wire" {  } { { "vga_ram.sv" "" { Text "C:/Users/bryan/Documents/school/ucla/ieee dav 2023/pacman/vga_ram.sv" 20 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1714804315589 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "vga_ram:PONG\|ram2_in\[3\] " "Converted tri-state buffer \"vga_ram:PONG\|ram2_in\[3\]\" feeding internal logic into a wire" {  } { { "vga_ram.sv" "" { Text "C:/Users/bryan/Documents/school/ucla/ieee dav 2023/pacman/vga_ram.sv" 20 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1714804315589 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "vga_ram:PONG\|ram2_in\[2\] " "Converted tri-state buffer \"vga_ram:PONG\|ram2_in\[2\]\" feeding internal logic into a wire" {  } { { "vga_ram.sv" "" { Text "C:/Users/bryan/Documents/school/ucla/ieee dav 2023/pacman/vga_ram.sv" 20 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1714804315589 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "vga_ram:PONG\|ram2_in\[1\] " "Converted tri-state buffer \"vga_ram:PONG\|ram2_in\[1\]\" feeding internal logic into a wire" {  } { { "vga_ram.sv" "" { Text "C:/Users/bryan/Documents/school/ucla/ieee dav 2023/pacman/vga_ram.sv" 20 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1714804315589 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "vga_ram:PONG\|ram2_in\[0\] " "Converted tri-state buffer \"vga_ram:PONG\|ram2_in\[0\]\" feeding internal logic into a wire" {  } { { "vga_ram.sv" "" { Text "C:/Users/bryan/Documents/school/ucla/ieee dav 2023/pacman/vga_ram.sv" 20 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1714804315589 ""}  } {  } 0 13046 "Tri-state node(s) do not directly drive top-level pin(s)" 0 0 "Analysis & Synthesis" 0 -1 1714804315589 ""}
{ "Critical Warning" "WCDB_CDB_LESS_INI_CONTENT" "8 6 C:/Users/bryan/Documents/school/ucla/ieee dav 2023/pacman/db/pacman_top.ram1_maze_3ddc11.hdl.mif " "Memory depth (8) in the design file differs from memory depth (6) in the Memory Initialization File \"C:/Users/bryan/Documents/school/ucla/ieee dav 2023/pacman/db/pacman_top.ram1_maze_3ddc11.hdl.mif\" -- setting initial value for remaining addresses to 0" {  } {  } 1 127005 "Memory depth (%1!d!) in the design file differs from memory depth (%2!d!) in the Memory Initialization File \"%3!s!\" -- setting initial value for remaining addresses to 0" 0 0 "Analysis & Synthesis" 0 -1 1714804322160 ""}
{ "Critical Warning" "WCDB_CDB_LESS_INI_CONTENT" "1024 990 C:/Users/bryan/Documents/school/ucla/ieee dav 2023/pacman/db/pacman_top.ram2_maze_3ddc11.hdl.mif " "Memory depth (1024) in the design file differs from memory depth (990) in the Memory Initialization File \"C:/Users/bryan/Documents/school/ucla/ieee dav 2023/pacman/db/pacman_top.ram2_maze_3ddc11.hdl.mif\" -- setting initial value for remaining addresses to 0" {  } {  } 1 127005 "Memory depth (%1!d!) in the design file differs from memory depth (%2!d!) in the Memory Initialization File \"%3!s!\" -- setting initial value for remaining addresses to 0" 0 0 "Analysis & Synthesis" 0 -1 1714804322163 ""}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "4 " "Found 4 instances of uninferred RAM logic" { { "Info" "IINFER_MIF_NOT_SUPPORTED_FOR_HARDCOPY" "maze:MAZEPIN\|maze_walls " "RAM logic \"maze:MAZEPIN\|maze_walls\" is uninferred because MIF is not supported for the selected family" {  } { { "maze.sv" "maze_walls" { Text "C:/Users/bryan/Documents/school/ucla/ieee dav 2023/pacman/maze.sv" 93 -1 0 } }  } 0 276013 "RAM logic \"%1!s!\" is uninferred because MIF is not supported for the selected family" 0 0 "Design Software" 0 -1 1714804322188 ""} { "Info" "IINFER_MIF_NOT_SUPPORTED_FOR_HARDCOPY" "maze:MAZEPIN\|house_walls " "RAM logic \"maze:MAZEPIN\|house_walls\" is uninferred because MIF is not supported for the selected family" {  } { { "maze.sv" "house_walls" { Text "C:/Users/bryan/Documents/school/ucla/ieee dav 2023/pacman/maze.sv" 102 -1 0 } }  } 0 276013 "RAM logic \"%1!s!\" is uninferred because MIF is not supported for the selected family" 0 0 "Design Software" 0 -1 1714804322188 ""} { "Info" "IINFER_MIF_NOT_SUPPORTED_FOR_HARDCOPY" "maze:MAZEPIN\|maze " "RAM logic \"maze:MAZEPIN\|maze\" is uninferred because MIF is not supported for the selected family" {  } { { "maze.sv" "maze" { Text "C:/Users/bryan/Documents/school/ucla/ieee dav 2023/pacman/maze.sv" 142 -1 0 } }  } 0 276013 "RAM logic \"%1!s!\" is uninferred because MIF is not supported for the selected family" 0 0 "Design Software" 0 -1 1714804322188 ""} { "Info" "IINFER_MIF_NOT_SUPPORTED_FOR_HARDCOPY" "graphics:BOO\|graphics_pacman:PACMAN\|pacman_frames " "RAM logic \"graphics:BOO\|graphics_pacman:PACMAN\|pacman_frames\" is uninferred because MIF is not supported for the selected family" {  } { { "graphics_pacman.sv" "pacman_frames" { Text "C:/Users/bryan/Documents/school/ucla/ieee dav 2023/pacman/graphics_pacman.sv" 30 -1 0 } }  } 0 276013 "RAM logic \"%1!s!\" is uninferred because MIF is not supported for the selected family" 0 0 "Design Software" 0 -1 1714804322188 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Analysis & Synthesis" 0 -1 1714804322188 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "30 " "Inferred 30 megafunctions from design logic" { { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "game_ghost:PINKY\|Mod0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"game_ghost:PINKY\|Mod0\"" {  } { { "game_ghost.sv" "Mod0" { Text "C:/Users/bryan/Documents/school/ucla/ieee dav 2023/pacman/game_ghost.sv" 395 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1714804329953 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "game_ghost:CLYDE\|Mod0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"game_ghost:CLYDE\|Mod0\"" {  } { { "game_ghost.sv" "Mod0" { Text "C:/Users/bryan/Documents/school/ucla/ieee dav 2023/pacman/game_ghost.sv" 395 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1714804329953 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "game_ghost:INKY\|Mod0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"game_ghost:INKY\|Mod0\"" {  } { { "game_ghost.sv" "Mod0" { Text "C:/Users/bryan/Documents/school/ucla/ieee dav 2023/pacman/game_ghost.sv" 395 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1714804329953 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "game_ghost:BLINKY\|Mod0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"game_ghost:BLINKY\|Mod0\"" {  } { { "game_ghost.sv" "Mod0" { Text "C:/Users/bryan/Documents/school/ucla/ieee dav 2023/pacman/game_ghost.sv" 395 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1714804329953 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "game_ghost:PINKY\|Mult4 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"game_ghost:PINKY\|Mult4\"" {  } { { "game_ghost.sv" "Mult4" { Text "C:/Users/bryan/Documents/school/ucla/ieee dav 2023/pacman/game_ghost.sv" 679 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1714804329953 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "game_ghost:PINKY\|Mult5 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"game_ghost:PINKY\|Mult5\"" {  } { { "game_ghost.sv" "Mult5" { Text "C:/Users/bryan/Documents/school/ucla/ieee dav 2023/pacman/game_ghost.sv" 679 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1714804329953 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "game_ghost:PINKY\|Mult7 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"game_ghost:PINKY\|Mult7\"" {  } { { "game_ghost.sv" "Mult7" { Text "C:/Users/bryan/Documents/school/ucla/ieee dav 2023/pacman/game_ghost.sv" 684 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1714804329953 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "game_ghost:PINKY\|Mult8 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"game_ghost:PINKY\|Mult8\"" {  } { { "game_ghost.sv" "Mult8" { Text "C:/Users/bryan/Documents/school/ucla/ieee dav 2023/pacman/game_ghost.sv" 689 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1714804329953 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "game_ghost:PINKY\|Mult9 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"game_ghost:PINKY\|Mult9\"" {  } { { "game_ghost.sv" "Mult9" { Text "C:/Users/bryan/Documents/school/ucla/ieee dav 2023/pacman/game_ghost.sv" 689 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1714804329953 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "game_ghost:PINKY\|Mult10 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"game_ghost:PINKY\|Mult10\"" {  } { { "game_ghost.sv" "Mult10" { Text "C:/Users/bryan/Documents/school/ucla/ieee dav 2023/pacman/game_ghost.sv" 694 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1714804329953 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "game_ghost:CLYDE\|Mult4 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"game_ghost:CLYDE\|Mult4\"" {  } { { "game_ghost.sv" "Mult4" { Text "C:/Users/bryan/Documents/school/ucla/ieee dav 2023/pacman/game_ghost.sv" 679 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1714804329953 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "game_ghost:CLYDE\|Mult5 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"game_ghost:CLYDE\|Mult5\"" {  } { { "game_ghost.sv" "Mult5" { Text "C:/Users/bryan/Documents/school/ucla/ieee dav 2023/pacman/game_ghost.sv" 679 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1714804329953 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "game_ghost:CLYDE\|Mult7 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"game_ghost:CLYDE\|Mult7\"" {  } { { "game_ghost.sv" "Mult7" { Text "C:/Users/bryan/Documents/school/ucla/ieee dav 2023/pacman/game_ghost.sv" 684 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1714804329953 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "game_ghost:CLYDE\|Mult8 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"game_ghost:CLYDE\|Mult8\"" {  } { { "game_ghost.sv" "Mult8" { Text "C:/Users/bryan/Documents/school/ucla/ieee dav 2023/pacman/game_ghost.sv" 689 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1714804329953 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "game_ghost:CLYDE\|Mult9 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"game_ghost:CLYDE\|Mult9\"" {  } { { "game_ghost.sv" "Mult9" { Text "C:/Users/bryan/Documents/school/ucla/ieee dav 2023/pacman/game_ghost.sv" 689 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1714804329953 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "game_ghost:CLYDE\|Mult10 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"game_ghost:CLYDE\|Mult10\"" {  } { { "game_ghost.sv" "Mult10" { Text "C:/Users/bryan/Documents/school/ucla/ieee dav 2023/pacman/game_ghost.sv" 694 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1714804329953 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "game_ghost:INKY\|Mult4 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"game_ghost:INKY\|Mult4\"" {  } { { "game_ghost.sv" "Mult4" { Text "C:/Users/bryan/Documents/school/ucla/ieee dav 2023/pacman/game_ghost.sv" 679 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1714804329953 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "game_ghost:INKY\|Mult5 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"game_ghost:INKY\|Mult5\"" {  } { { "game_ghost.sv" "Mult5" { Text "C:/Users/bryan/Documents/school/ucla/ieee dav 2023/pacman/game_ghost.sv" 679 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1714804329953 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "game_ghost:INKY\|Mult7 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"game_ghost:INKY\|Mult7\"" {  } { { "game_ghost.sv" "Mult7" { Text "C:/Users/bryan/Documents/school/ucla/ieee dav 2023/pacman/game_ghost.sv" 684 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1714804329953 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "game_ghost:INKY\|Mult8 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"game_ghost:INKY\|Mult8\"" {  } { { "game_ghost.sv" "Mult8" { Text "C:/Users/bryan/Documents/school/ucla/ieee dav 2023/pacman/game_ghost.sv" 689 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1714804329953 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "game_ghost:INKY\|Mult9 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"game_ghost:INKY\|Mult9\"" {  } { { "game_ghost.sv" "Mult9" { Text "C:/Users/bryan/Documents/school/ucla/ieee dav 2023/pacman/game_ghost.sv" 689 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1714804329953 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "game_ghost:INKY\|Mult10 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"game_ghost:INKY\|Mult10\"" {  } { { "game_ghost.sv" "Mult10" { Text "C:/Users/bryan/Documents/school/ucla/ieee dav 2023/pacman/game_ghost.sv" 694 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1714804329953 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "game_ghost:BLINKY\|Mult4 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"game_ghost:BLINKY\|Mult4\"" {  } { { "game_ghost.sv" "Mult4" { Text "C:/Users/bryan/Documents/school/ucla/ieee dav 2023/pacman/game_ghost.sv" 679 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1714804329953 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "game_ghost:BLINKY\|Mult5 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"game_ghost:BLINKY\|Mult5\"" {  } { { "game_ghost.sv" "Mult5" { Text "C:/Users/bryan/Documents/school/ucla/ieee dav 2023/pacman/game_ghost.sv" 679 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1714804329953 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "game_ghost:BLINKY\|Mult7 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"game_ghost:BLINKY\|Mult7\"" {  } { { "game_ghost.sv" "Mult7" { Text "C:/Users/bryan/Documents/school/ucla/ieee dav 2023/pacman/game_ghost.sv" 684 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1714804329953 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "game_ghost:BLINKY\|Mult8 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"game_ghost:BLINKY\|Mult8\"" {  } { { "game_ghost.sv" "Mult8" { Text "C:/Users/bryan/Documents/school/ucla/ieee dav 2023/pacman/game_ghost.sv" 689 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1714804329953 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "game_ghost:BLINKY\|Mult9 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"game_ghost:BLINKY\|Mult9\"" {  } { { "game_ghost.sv" "Mult9" { Text "C:/Users/bryan/Documents/school/ucla/ieee dav 2023/pacman/game_ghost.sv" 689 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1714804329953 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "game_ghost:BLINKY\|Mult10 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"game_ghost:BLINKY\|Mult10\"" {  } { { "game_ghost.sv" "Mult10" { Text "C:/Users/bryan/Documents/school/ucla/ieee dav 2023/pacman/game_ghost.sv" 694 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1714804329953 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "game_ghost:CLYDE\|Mult12 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"game_ghost:CLYDE\|Mult12\"" {  } { { "game_ghost.sv" "Mult12" { Text "C:/Users/bryan/Documents/school/ucla/ieee dav 2023/pacman/game_ghost.sv" 854 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1714804329953 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "game_ghost:CLYDE\|Mult13 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"game_ghost:CLYDE\|Mult13\"" {  } { { "game_ghost.sv" "Mult13" { Text "C:/Users/bryan/Documents/school/ucla/ieee dav 2023/pacman/game_ghost.sv" 854 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1714804329953 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1714804329953 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "game_ghost:PINKY\|lpm_divide:Mod0 " "Elaborated megafunction instantiation \"game_ghost:PINKY\|lpm_divide:Mod0\"" {  } { { "game_ghost.sv" "" { Text "C:/Users/bryan/Documents/school/ucla/ieee dav 2023/pacman/game_ghost.sv" 395 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714804329973 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "game_ghost:PINKY\|lpm_divide:Mod0 " "Instantiated megafunction \"game_ghost:PINKY\|lpm_divide:Mod0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 32 " "Parameter \"LPM_WIDTHN\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714804329973 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714804329973 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714804329973 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714804329973 ""}  } { { "game_ghost.sv" "" { Text "C:/Users/bryan/Documents/school/ucla/ieee dav 2023/pacman/game_ghost.sv" 395 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1714804329973 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_pll.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_pll.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_pll " "Found entity 1: lpm_divide_pll" {  } { { "db/lpm_divide_pll.tdf" "" { Text "C:/Users/bryan/Documents/school/ucla/ieee dav 2023/pacman/db/lpm_divide_pll.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714804329995 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714804329995 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_olh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_olh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_olh " "Found entity 1: sign_div_unsign_olh" {  } { { "db/sign_div_unsign_olh.tdf" "" { Text "C:/Users/bryan/Documents/school/ucla/ieee dav 2023/pacman/db/sign_div_unsign_olh.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714804330001 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714804330001 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_qhe.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_qhe.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_qhe " "Found entity 1: alt_u_div_qhe" {  } { { "db/alt_u_div_qhe.tdf" "" { Text "C:/Users/bryan/Documents/school/ucla/ieee dav 2023/pacman/db/alt_u_div_qhe.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714804330018 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714804330018 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_t3c.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_t3c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_t3c " "Found entity 1: add_sub_t3c" {  } { { "db/add_sub_t3c.tdf" "" { Text "C:/Users/bryan/Documents/school/ucla/ieee dav 2023/pacman/db/add_sub_t3c.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714804330045 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714804330045 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_u3c.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_u3c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_u3c " "Found entity 1: add_sub_u3c" {  } { { "db/add_sub_u3c.tdf" "" { Text "C:/Users/bryan/Documents/school/ucla/ieee dav 2023/pacman/db/add_sub_u3c.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714804330068 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714804330068 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "game_ghost:PINKY\|lpm_mult:Mult4 " "Elaborated megafunction instantiation \"game_ghost:PINKY\|lpm_mult:Mult4\"" {  } { { "game_ghost.sv" "" { Text "C:/Users/bryan/Documents/school/ucla/ieee dav 2023/pacman/game_ghost.sv" 679 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714804330093 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "game_ghost:PINKY\|lpm_mult:Mult4 " "Instantiated megafunction \"game_ghost:PINKY\|lpm_mult:Mult4\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 9 " "Parameter \"LPM_WIDTHA\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714804330093 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 9 " "Parameter \"LPM_WIDTHB\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714804330093 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 18 " "Parameter \"LPM_WIDTHP\" = \"18\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714804330093 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 18 " "Parameter \"LPM_WIDTHR\" = \"18\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714804330093 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714804330093 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714804330093 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714804330093 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714804330093 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714804330093 ""}  } { { "game_ghost.sv" "" { Text "C:/Users/bryan/Documents/school/ucla/ieee dav 2023/pacman/game_ghost.sv" 679 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1714804330093 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_1es.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_1es.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_1es " "Found entity 1: mult_1es" {  } { { "db/mult_1es.tdf" "" { Text "C:/Users/bryan/Documents/school/ucla/ieee dav 2023/pacman/db/mult_1es.tdf" 29 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714804330116 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714804330116 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "game_ghost:PINKY\|lpm_mult:Mult5 " "Elaborated megafunction instantiation \"game_ghost:PINKY\|lpm_mult:Mult5\"" {  } { { "game_ghost.sv" "" { Text "C:/Users/bryan/Documents/school/ucla/ieee dav 2023/pacman/game_ghost.sv" 679 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714804330119 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "game_ghost:PINKY\|lpm_mult:Mult5 " "Instantiated megafunction \"game_ghost:PINKY\|lpm_mult:Mult5\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 8 " "Parameter \"LPM_WIDTHA\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714804330119 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 8 " "Parameter \"LPM_WIDTHB\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714804330119 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 16 " "Parameter \"LPM_WIDTHP\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714804330119 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 16 " "Parameter \"LPM_WIDTHR\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714804330119 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714804330119 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714804330119 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714804330119 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714804330119 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714804330119 ""}  } { { "game_ghost.sv" "" { Text "C:/Users/bryan/Documents/school/ucla/ieee dav 2023/pacman/game_ghost.sv" 679 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1714804330119 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_tds.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_tds.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_tds " "Found entity 1: mult_tds" {  } { { "db/mult_tds.tdf" "" { Text "C:/Users/bryan/Documents/school/ucla/ieee dav 2023/pacman/db/mult_tds.tdf" 29 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714804330142 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714804330142 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "game_ghost:CLYDE\|lpm_mult:Mult12 " "Elaborated megafunction instantiation \"game_ghost:CLYDE\|lpm_mult:Mult12\"" {  } { { "game_ghost.sv" "" { Text "C:/Users/bryan/Documents/school/ucla/ieee dav 2023/pacman/game_ghost.sv" 854 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714804330180 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "game_ghost:CLYDE\|lpm_mult:Mult12 " "Instantiated megafunction \"game_ghost:CLYDE\|lpm_mult:Mult12\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 8 " "Parameter \"LPM_WIDTHA\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714804330180 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 8 " "Parameter \"LPM_WIDTHB\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714804330180 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 16 " "Parameter \"LPM_WIDTHP\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714804330180 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 16 " "Parameter \"LPM_WIDTHR\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714804330180 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714804330180 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714804330180 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714804330180 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714804330180 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714804330180 ""}  } { { "game_ghost.sv" "" { Text "C:/Users/bryan/Documents/school/ucla/ieee dav 2023/pacman/game_ghost.sv" 854 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1714804330180 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "5 " "5 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1714804331622 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "red\[0\] GND " "Pin \"red\[0\]\" is stuck at GND" {  } { { "pacman_top.sv" "" { Text "C:/Users/bryan/Documents/school/ucla/ieee dav 2023/pacman/pacman_top.sv" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1714804340743 "|pacman_top|red[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "green\[0\] GND " "Pin \"green\[0\]\" is stuck at GND" {  } { { "pacman_top.sv" "" { Text "C:/Users/bryan/Documents/school/ucla/ieee dav 2023/pacman/pacman_top.sv" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1714804340743 "|pacman_top|green[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "blue\[0\] GND " "Pin \"blue\[0\]\" is stuck at GND" {  } { { "pacman_top.sv" "" { Text "C:/Users/bryan/Documents/school/ucla/ieee dav 2023/pacman/pacman_top.sv" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1714804340743 "|pacman_top|blue[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "blue\[1\] GND " "Pin \"blue\[1\]\" is stuck at GND" {  } { { "pacman_top.sv" "" { Text "C:/Users/bryan/Documents/school/ucla/ieee dav 2023/pacman/pacman_top.sv" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1714804340743 "|pacman_top|blue[1]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1714804340743 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1714804341045 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "72 " "72 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1714804357606 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/bryan/Documents/school/ucla/ieee dav 2023/pacman/output_files/pacman_top.map.smsg " "Generated suppressed messages file C:/Users/bryan/Documents/school/ucla/ieee dav 2023/pacman/output_files/pacman_top.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714804357823 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "1 0 1 0 0 " "Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1714804358217 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714804358217 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "22209 " "Implemented 22209 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "13 " "Implemented 13 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1714804358666 ""} { "Info" "ICUT_CUT_TM_OPINS" "24 " "Implemented 24 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1714804358666 ""} { "Info" "ICUT_CUT_TM_LCELLS" "22017 " "Implemented 22017 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1714804358666 ""} { "Info" "ICUT_CUT_TM_RAMS" "128 " "Implemented 128 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1714804358666 ""} { "Info" "ICUT_CUT_TM_PLLS" "1 " "Implemented 1 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Design Software" 0 -1 1714804358666 ""} { "Info" "ICUT_CUT_TM_DSP_ELEM" "26 " "Implemented 26 DSP elements" {  } {  } 0 21062 "Implemented %1!d! DSP elements" 0 0 "Design Software" 0 -1 1714804358666 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1714804358666 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 91 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 91 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5016 " "Peak virtual memory: 5016 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1714804358703 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri May  3 23:32:38 2024 " "Processing ended: Fri May  3 23:32:38 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1714804358703 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:48 " "Elapsed time: 00:00:48" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1714804358703 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:25 " "Total CPU time (on all processors): 00:00:25" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1714804358703 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1714804358703 ""}
