# Mips-in-Verlilog
Mips processor implement in Verlilog


`iverilog -o module_out module_name.v [module_name_i.v]`