/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire _00_;
  wire _01_;
  wire _02_;
  wire [25:0] _03_;
  wire celloutsig_0_0z;
  wire celloutsig_0_10z;
  wire celloutsig_0_11z;
  wire [2:0] celloutsig_0_16z;
  wire celloutsig_0_17z;
  wire [4:0] celloutsig_0_23z;
  wire celloutsig_0_29z;
  wire celloutsig_0_2z;
  wire [3:0] celloutsig_0_30z;
  wire [14:0] celloutsig_0_3z;
  wire [9:0] celloutsig_0_4z;
  wire celloutsig_0_5z;
  wire [3:0] celloutsig_0_6z;
  wire [8:0] celloutsig_0_7z;
  wire celloutsig_0_8z;
  wire [28:0] celloutsig_0_9z;
  wire [7:0] celloutsig_1_0z;
  wire celloutsig_1_10z;
  wire celloutsig_1_11z;
  wire [10:0] celloutsig_1_12z;
  wire celloutsig_1_14z;
  wire [10:0] celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire [24:0] celloutsig_1_1z;
  wire [12:0] celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire [3:0] celloutsig_1_5z;
  wire [11:0] celloutsig_1_6z;
  wire celloutsig_1_8z;
  wire celloutsig_1_9z;
  input [31:0] clkin_data;
  wire [31:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_1_11z = ~(in_data[98] | celloutsig_1_9z);
  assign celloutsig_1_10z = celloutsig_1_0z[0] | ~(celloutsig_1_0z[3]);
  assign celloutsig_0_5z = celloutsig_0_2z | ~(in_data[84]);
  assign celloutsig_0_17z = celloutsig_0_16z[2] | ~(celloutsig_0_10z);
  assign celloutsig_0_2z = _00_ | ~(in_data[59]);
  assign celloutsig_1_9z = ~(celloutsig_1_6z[9] ^ celloutsig_1_4z);
  assign celloutsig_0_8z = ~(_01_ ^ in_data[13]);
  assign celloutsig_0_29z = ~(_02_ ^ celloutsig_0_11z);
  assign celloutsig_0_16z = celloutsig_0_9z[16:14] + celloutsig_0_6z[3:1];
  reg [25:0] _13_;
  always_ff @(posedge clkin_data[0], negedge celloutsig_1_19z)
    if (!celloutsig_1_19z) _13_ <= 26'h0000000;
    else _13_ <= { in_data[29:5], celloutsig_0_0z };
  assign { _03_[25], _01_, _03_[23:13], _00_, _03_[11:9], _02_, _03_[7:0] } = _13_;
  assign celloutsig_1_5z = { celloutsig_1_2z[1:0], celloutsig_1_3z, celloutsig_1_4z } & celloutsig_1_1z[15:12];
  assign celloutsig_1_1z = { in_data[183:167], celloutsig_1_0z } & in_data[148:124];
  assign celloutsig_1_2z = in_data[164:152] / { 1'h1, in_data[146:135] };
  assign celloutsig_1_3z = celloutsig_1_0z[5:1] == in_data[143:139];
  assign celloutsig_0_0z = in_data[30:25] >= in_data[67:62];
  assign celloutsig_1_8z = celloutsig_1_6z[9:6] >= celloutsig_1_1z[24:21];
  assign celloutsig_1_6z = { celloutsig_1_5z, celloutsig_1_0z } % { 1'h1, celloutsig_1_1z[19:9] };
  assign celloutsig_0_7z = celloutsig_0_3z[10:2] % { 1'h1, celloutsig_0_3z[11:5], celloutsig_0_5z };
  assign celloutsig_0_6z = celloutsig_0_0z ? _03_[7:4] : { celloutsig_0_4z[3:2], 1'h0, celloutsig_0_2z };
  assign celloutsig_1_14z = { celloutsig_1_12z[9:5], celloutsig_1_8z } !== { in_data[183:179], celloutsig_1_11z };
  assign celloutsig_0_23z = ~ celloutsig_0_9z[8:4];
  assign celloutsig_0_30z = ~ { celloutsig_0_23z[3:1], celloutsig_0_17z };
  assign celloutsig_1_4z = | in_data[172:163];
  assign celloutsig_0_11z = in_data[60] & celloutsig_0_9z[12];
  assign celloutsig_1_19z = | { celloutsig_1_18z, celloutsig_1_5z[2:1] };
  assign celloutsig_1_0z = in_data[184:177] >> in_data[128:121];
  assign celloutsig_0_3z = { _03_[14:13], _00_, _03_[11:9], _02_, _03_[7:0] } >> in_data[53:39];
  assign celloutsig_1_12z = { celloutsig_1_1z[24:17], celloutsig_1_4z, celloutsig_1_4z, celloutsig_1_4z } <<< { in_data[117:108], celloutsig_1_10z };
  assign celloutsig_0_9z = { in_data[9:6], celloutsig_0_3z, celloutsig_0_4z } <<< in_data[32:4];
  assign celloutsig_0_4z = celloutsig_0_3z[14:5] >>> celloutsig_0_3z[13:4];
  assign celloutsig_1_18z = { celloutsig_1_12z[5:4], celloutsig_1_5z, celloutsig_1_5z, celloutsig_1_11z } ^ { celloutsig_1_0z, celloutsig_1_9z, celloutsig_1_10z, celloutsig_1_14z };
  assign celloutsig_0_10z = ~((in_data[57] & celloutsig_0_8z) | celloutsig_0_7z[7]);
  assign { _03_[24], _03_[12], _03_[8] } = { _01_, _00_, _02_ };
  assign { out_data[138:128], out_data[96], out_data[32], out_data[3:0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_29z, celloutsig_0_30z };
endmodule
