;redcode
;assert 1
	SPL 0, <332
	CMP -207, <-120
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	SUB @127, 106
	SUB @-127, 100
	SUB @127, 306
	SLT 721, 0
	MOV -1, <-20
	SUB @127, 106
	SUB @127, 106
	SUB 1, <-1
	MOV -7, <-20
	SPL 41, 690
	JMN <121, 106
	SLT 210, 30
	JMN <121, 106
	SUB -207, <-120
	SUB -207, <-120
	SUB -205, <-120
	SUB @-127, 100
	JMN @72, #200
	JMN @72, #200
	JMN <-127, #146
	SPL 41, 690
	DJN 300, 90
	ADD 12, <70
	JMN 0, -33
	CMP <-30, 9
	SPL 41, 690
	JMN 1, 9
	JMN 1, 9
	SUB #1, @9
	JMN 1, 9
	SUB @121, 106
	CMP #201, @100
	CMP #201, @100
	SPL 41, 690
	SUB @127, 106
	JMN 1, 9
	MOV -1, <-20
	MOV -1, <-20
	MOV -1, <-20
	DJN -1, @-20
	SUB -7, <-20
	ADD 12, <70
	DJN -1, @-20
	DJN -1, @-20
	DJN -1, @-20
	MOV -7, <-23
