#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Wed May 29 20:13:59 2019
# Process ID: 18164
# Current directory: D:/zybo-z10_workspace/Uart
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent17224 D:\zybo-z10_workspace\Uart\Uart.xpr
# Log file: D:/zybo-z10_workspace/Uart/vivado.log
# Journal file: D:/zybo-z10_workspace/Uart\vivado.jou
#-----------------------------------------------------------
start_gui
open_project D:/zybo-z10_workspace/Uart/Uart.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2018.3/data/ip'.
open_project: Time (s): cpu = 00:00:17 ; elapsed = 00:00:08 . Memory (MB): peak = 681.402 ; gain = 89.301
update_compile_order -fileset sources_1
reset_run synth_1
launch_runs synth_1 -jobs 4
[Wed May 29 20:17:59 2019] Launched synth_1...
Run output will be captured here: D:/zybo-z10_workspace/Uart/Uart.runs/synth_1/runme.log
reset_run synth_1
launch_runs synth_1 -jobs 4
[Wed May 29 21:27:34 2019] Launched synth_1...
Run output will be captured here: D:/zybo-z10_workspace/Uart/Uart.runs/synth_1/runme.log
reset_run synth_1
launch_runs synth_1 -jobs 4
[Wed May 29 21:29:18 2019] Launched synth_1...
Run output will be captured here: D:/zybo-z10_workspace/Uart/Uart.runs/synth_1/runme.log
reset_run synth_1
launch_runs synth_1 -jobs 4
[Wed May 29 21:35:56 2019] Launched synth_1...
Run output will be captured here: D:/zybo-z10_workspace/Uart/Uart.runs/synth_1/runme.log
launch_runs impl_1 -jobs 4
[Wed May 29 21:36:57 2019] Launched impl_1...
Run output will be captured here: D:/zybo-z10_workspace/Uart/Uart.runs/impl_1/runme.log
reset_run synth_1
launch_runs synth_1 -jobs 4
[Wed May 29 21:38:14 2019] Launched synth_1...
Run output will be captured here: D:/zybo-z10_workspace/Uart/Uart.runs/synth_1/runme.log
launch_runs impl_1 -jobs 4
[Wed May 29 21:39:22 2019] Launched impl_1...
Run output will be captured here: D:/zybo-z10_workspace/Uart/Uart.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Wed May 29 21:40:45 2019] Launched impl_1...
Run output will be captured here: D:/zybo-z10_workspace/Uart/Uart.runs/impl_1/runme.log
reset_run synth_1
launch_runs synth_1 -jobs 4
[Wed May 29 21:42:36 2019] Launched synth_1...
Run output will be captured here: D:/zybo-z10_workspace/Uart/Uart.runs/synth_1/runme.log
launch_runs impl_1 -jobs 4
[Wed May 29 21:44:04 2019] Launched impl_1...
Run output will be captured here: D:/zybo-z10_workspace/Uart/Uart.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Wed May 29 21:45:16 2019] Launched impl_1...
Run output will be captured here: D:/zybo-z10_workspace/Uart/Uart.runs/impl_1/runme.log
open_hw
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2018.3
  **** Build date : Dec  7 2018-00:40:27
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.


disconnect_hw_server localhost:3121
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210351A81A07A
open_hw_target: Time (s): cpu = 00:00:04 ; elapsed = 00:00:07 . Memory (MB): peak = 1784.129 ; gain = 611.504
set_property PROGRAM.FILE {D:/zybo-z10_workspace/Uart/Uart.runs/impl_1/UartReceiver.bit} [get_hw_devices xc7z010_1]
current_hw_device [get_hw_devices xc7z010_1]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7z010_1] 0]
INFO: [Labtools 27-1435] Device xc7z010 (JTAG device index = 1) is not programmed (DONE status = 0).
set_property PROBES.FILE {} [get_hw_devices xc7z010_1]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7z010_1]
set_property PROGRAM.FILE {D:/zybo-z10_workspace/Uart/Uart.runs/impl_1/UartReceiver.bit} [get_hw_devices xc7z010_1]
program_hw_devices [get_hw_devices xc7z010_1]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7z010_1] 0]
INFO: [Labtools 27-1434] Device xc7z010 (JTAG device index = 1) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory D:/zybo-z10_workspace/Uart/Uart.runs/synth_1

launch_runs synth_1 -jobs 4
[Wed May 29 21:48:51 2019] Launched synth_1...
Run output will be captured here: D:/zybo-z10_workspace/Uart/Uart.runs/synth_1/runme.log
synth_design -rtl -name rtl_1
Command: synth_design -rtl -name rtl_1
Starting synth_design
Using part: xc7z010clg400-1
Top: UartReceiver
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1882.199 ; gain = 82.277
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'UartReceiver' [D:/zybo-z10_workspace/Uart/Uart.srcs/sources_1/new/UartReceiver.vhd:42]
INFO: [Synth 8-3491] module 'ClockDivider' declared at 'D:/zybo-z10_workspace/Uart/Uart.srcs/sources_1/new/ClockDivider.vhd:35' bound to instance 'U0' of component 'ClockDivider' [D:/zybo-z10_workspace/Uart/Uart.srcs/sources_1/new/UartReceiver.vhd:55]
INFO: [Synth 8-638] synthesizing module 'ClockDivider' [D:/zybo-z10_workspace/Uart/Uart.srcs/sources_1/new/ClockDivider.vhd:43]
	Parameter triggerLimit bound to: 62500000 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'ClockDivider' (1#1) [D:/zybo-z10_workspace/Uart/Uart.srcs/sources_1/new/ClockDivider.vhd:43]
INFO: [Synth 8-256] done synthesizing module 'UartReceiver' (2#1) [D:/zybo-z10_workspace/Uart/Uart.srcs/sources_1/new/UartReceiver.vhd:42]
WARNING: [Synth 8-3331] design UartReceiver has unconnected port ReceivePin
WARNING: [Synth 8-3331] design UartReceiver has unconnected port i_clk
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 1919.348 ; gain = 119.426
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 1919.430 ; gain = 119.508
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 1919.430 ; gain = 119.508
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7z010clg400-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [D:/zybo-z10_workspace/Uart/Uart.srcs/constrs_1/imports/zybo-z10_workspace/Zybo-Z7-Master.xdc]
Finished Parsing XDC File [D:/zybo-z10_workspace/Uart/Uart.srcs/constrs_1/imports/zybo-z10_workspace/Zybo-Z7-Master.xdc]
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2245.063 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

RTL Elaboration Complete:  : Time (s): cpu = 00:00:29 ; elapsed = 00:00:26 . Memory (MB): peak = 2306.938 ; gain = 507.016
9 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:29 ; elapsed = 00:00:26 . Memory (MB): peak = 2306.938 ; gain = 507.016
launch_runs impl_1 -jobs 4
[Wed May 29 21:49:44 2019] Launched impl_1...
Run output will be captured here: D:/zybo-z10_workspace/Uart/Uart.runs/impl_1/runme.log
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Digilent/210351A81A07A
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Wed May 29 21:51:05 2019] Launched impl_1...
Run output will be captured here: D:/zybo-z10_workspace/Uart/Uart.runs/impl_1/runme.log
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210351A81A07A
WARNING: [Labtoolstcl 44-129] No matching hw_ila_data was found.
INFO: [Labtools 27-1435] Device xc7z010 (JTAG device index = 1) is not programmed (DONE status = 0).
WARNING: [Labtoolstcl 44-129] No matching hw_ila_data was found.
set_property PROBES.FILE {} [get_hw_devices xc7z010_1]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7z010_1]
set_property PROGRAM.FILE {D:/zybo-z10_workspace/Uart/Uart.runs/impl_1/UartReceiver.bit} [get_hw_devices xc7z010_1]
program_hw_devices [get_hw_devices xc7z010_1]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7z010_1] 0]
INFO: [Labtools 27-1434] Device xc7z010 (JTAG device index = 1) is programmed with a design that has no supported debug core(s) in it.
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Digilent/210351A81A07A
exit
INFO: [Common 17-206] Exiting Vivado at Thu May 30 00:40:08 2019...
