{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II " "Info: Running Quartus II Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 184 04/29/2009 Service Pack 1 SJ Web Edition " "Info: Version 9.0 Build 184 04/29/2009 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Sun Jan 03 09:20:19 2021 " "Info: Processing started: Sun Jan 03 09:20:19 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off CPU -c CPU " "Info: Command: quartus_fit --read_settings_files=off --write_settings_files=off CPU -c CPU" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IMPP_MPP_USER_DEVICE" "CPU EP1C3T100C8 " "Info: Selected device EP1C3T100C8 for design \"CPU\"" {  } {  } 0 0 "Selected device %2!s! for design \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Info: Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 0 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "" 0 -1}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Warning: Feature LogicLock is not available with your current license" {  } {  } 0 0 "Feature %1!s! is not available with your current license" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Info: Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP1C3T100A8 " "Info: Device EP1C3T100A8 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1}  } {  } 2 0 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "" 0 -1}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "2 " "Info: Fitter converted 2 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~nCSO~ 6 " "Info: Pin ~nCSO~ is reserved at location 6" {  } { { "d:/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartus/bin/pin_planner.ppl" { ~nCSO~ } } } { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~nCSO~ } "NODE_NAME" } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ASDO~ 17 " "Info: Pin ~ASDO~ is reserved at location 17" {  } { { "d:/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartus/bin/pin_planner.ppl" { ~ASDO~ } } } { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~ASDO~ } "NODE_NAME" } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "" 0 -1}
{ "Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "25 60 " "Warning: No exact pin location assignment(s) for 25 pins of 60 total pins" { { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "LED\[7\] " "Info: Pin LED\[7\] not assigned to an exact location on the device" {  } { { "d:/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartus/bin/pin_planner.ppl" { LED[7] } } } { "CPU.bdf" "" { Schematic "D:/文档/数电实验/CPU/CPU.bdf" { { -896 1312 1488 -880 "LED\[7..0\]" "" } } } } { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { LED[7] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "LED\[6\] " "Info: Pin LED\[6\] not assigned to an exact location on the device" {  } { { "d:/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartus/bin/pin_planner.ppl" { LED[6] } } } { "CPU.bdf" "" { Schematic "D:/文档/数电实验/CPU/CPU.bdf" { { -896 1312 1488 -880 "LED\[7..0\]" "" } } } } { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { LED[6] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "LED\[5\] " "Info: Pin LED\[5\] not assigned to an exact location on the device" {  } { { "d:/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartus/bin/pin_planner.ppl" { LED[5] } } } { "CPU.bdf" "" { Schematic "D:/文档/数电实验/CPU/CPU.bdf" { { -896 1312 1488 -880 "LED\[7..0\]" "" } } } } { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { LED[5] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "LED\[4\] " "Info: Pin LED\[4\] not assigned to an exact location on the device" {  } { { "d:/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartus/bin/pin_planner.ppl" { LED[4] } } } { "CPU.bdf" "" { Schematic "D:/文档/数电实验/CPU/CPU.bdf" { { -896 1312 1488 -880 "LED\[7..0\]" "" } } } } { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { LED[4] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "LED\[3\] " "Info: Pin LED\[3\] not assigned to an exact location on the device" {  } { { "d:/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartus/bin/pin_planner.ppl" { LED[3] } } } { "CPU.bdf" "" { Schematic "D:/文档/数电实验/CPU/CPU.bdf" { { -896 1312 1488 -880 "LED\[7..0\]" "" } } } } { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { LED[3] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "LED\[2\] " "Info: Pin LED\[2\] not assigned to an exact location on the device" {  } { { "d:/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartus/bin/pin_planner.ppl" { LED[2] } } } { "CPU.bdf" "" { Schematic "D:/文档/数电实验/CPU/CPU.bdf" { { -896 1312 1488 -880 "LED\[7..0\]" "" } } } } { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { LED[2] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "LED\[1\] " "Info: Pin LED\[1\] not assigned to an exact location on the device" {  } { { "d:/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartus/bin/pin_planner.ppl" { LED[1] } } } { "CPU.bdf" "" { Schematic "D:/文档/数电实验/CPU/CPU.bdf" { { -896 1312 1488 -880 "LED\[7..0\]" "" } } } } { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { LED[1] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "LED\[0\] " "Info: Pin LED\[0\] not assigned to an exact location on the device" {  } { { "d:/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartus/bin/pin_planner.ppl" { LED[0] } } } { "CPU.bdf" "" { Schematic "D:/文档/数电实验/CPU/CPU.bdf" { { -896 1312 1488 -880 "LED\[7..0\]" "" } } } } { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { LED[0] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "cc\[7\] " "Info: Pin cc\[7\] not assigned to an exact location on the device" {  } { { "d:/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartus/bin/pin_planner.ppl" { cc[7] } } } { "CPU.bdf" "" { Schematic "D:/文档/数电实验/CPU/CPU.bdf" { { -304 896 1072 -288 "cc\[7..0\]" "" } } } } { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { cc[7] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "cc\[6\] " "Info: Pin cc\[6\] not assigned to an exact location on the device" {  } { { "d:/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartus/bin/pin_planner.ppl" { cc[6] } } } { "CPU.bdf" "" { Schematic "D:/文档/数电实验/CPU/CPU.bdf" { { -304 896 1072 -288 "cc\[7..0\]" "" } } } } { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { cc[6] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "cc\[5\] " "Info: Pin cc\[5\] not assigned to an exact location on the device" {  } { { "d:/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartus/bin/pin_planner.ppl" { cc[5] } } } { "CPU.bdf" "" { Schematic "D:/文档/数电实验/CPU/CPU.bdf" { { -304 896 1072 -288 "cc\[7..0\]" "" } } } } { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { cc[5] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "cc\[4\] " "Info: Pin cc\[4\] not assigned to an exact location on the device" {  } { { "d:/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartus/bin/pin_planner.ppl" { cc[4] } } } { "CPU.bdf" "" { Schematic "D:/文档/数电实验/CPU/CPU.bdf" { { -304 896 1072 -288 "cc\[7..0\]" "" } } } } { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { cc[4] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "cc\[3\] " "Info: Pin cc\[3\] not assigned to an exact location on the device" {  } { { "d:/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartus/bin/pin_planner.ppl" { cc[3] } } } { "CPU.bdf" "" { Schematic "D:/文档/数电实验/CPU/CPU.bdf" { { -304 896 1072 -288 "cc\[7..0\]" "" } } } } { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { cc[3] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "cc\[2\] " "Info: Pin cc\[2\] not assigned to an exact location on the device" {  } { { "d:/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartus/bin/pin_planner.ppl" { cc[2] } } } { "CPU.bdf" "" { Schematic "D:/文档/数电实验/CPU/CPU.bdf" { { -304 896 1072 -288 "cc\[7..0\]" "" } } } } { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { cc[2] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "cc\[1\] " "Info: Pin cc\[1\] not assigned to an exact location on the device" {  } { { "d:/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartus/bin/pin_planner.ppl" { cc[1] } } } { "CPU.bdf" "" { Schematic "D:/文档/数电实验/CPU/CPU.bdf" { { -304 896 1072 -288 "cc\[7..0\]" "" } } } } { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { cc[1] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "cc\[0\] " "Info: Pin cc\[0\] not assigned to an exact location on the device" {  } { { "d:/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartus/bin/pin_planner.ppl" { cc[0] } } } { "CPU.bdf" "" { Schematic "D:/文档/数电实验/CPU/CPU.bdf" { { -304 896 1072 -288 "cc\[7..0\]" "" } } } } { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { cc[0] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PC\[7\] " "Info: Pin PC\[7\] not assigned to an exact location on the device" {  } { { "d:/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartus/bin/pin_planner.ppl" { PC[7] } } } { "CPU.bdf" "" { Schematic "D:/文档/数电实验/CPU/CPU.bdf" { { -240 -176 0 -224 "PC\[7..0\]" "" } } } } { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { PC[7] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PC\[6\] " "Info: Pin PC\[6\] not assigned to an exact location on the device" {  } { { "d:/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartus/bin/pin_planner.ppl" { PC[6] } } } { "CPU.bdf" "" { Schematic "D:/文档/数电实验/CPU/CPU.bdf" { { -240 -176 0 -224 "PC\[7..0\]" "" } } } } { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { PC[6] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PC\[5\] " "Info: Pin PC\[5\] not assigned to an exact location on the device" {  } { { "d:/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartus/bin/pin_planner.ppl" { PC[5] } } } { "CPU.bdf" "" { Schematic "D:/文档/数电实验/CPU/CPU.bdf" { { -240 -176 0 -224 "PC\[7..0\]" "" } } } } { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { PC[5] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PC\[4\] " "Info: Pin PC\[4\] not assigned to an exact location on the device" {  } { { "d:/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartus/bin/pin_planner.ppl" { PC[4] } } } { "CPU.bdf" "" { Schematic "D:/文档/数电实验/CPU/CPU.bdf" { { -240 -176 0 -224 "PC\[7..0\]" "" } } } } { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { PC[4] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PC\[3\] " "Info: Pin PC\[3\] not assigned to an exact location on the device" {  } { { "d:/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartus/bin/pin_planner.ppl" { PC[3] } } } { "CPU.bdf" "" { Schematic "D:/文档/数电实验/CPU/CPU.bdf" { { -240 -176 0 -224 "PC\[7..0\]" "" } } } } { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { PC[3] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PC\[2\] " "Info: Pin PC\[2\] not assigned to an exact location on the device" {  } { { "d:/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartus/bin/pin_planner.ppl" { PC[2] } } } { "CPU.bdf" "" { Schematic "D:/文档/数电实验/CPU/CPU.bdf" { { -240 -176 0 -224 "PC\[7..0\]" "" } } } } { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { PC[2] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PC\[1\] " "Info: Pin PC\[1\] not assigned to an exact location on the device" {  } { { "d:/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartus/bin/pin_planner.ppl" { PC[1] } } } { "CPU.bdf" "" { Schematic "D:/文档/数电实验/CPU/CPU.bdf" { { -240 -176 0 -224 "PC\[7..0\]" "" } } } } { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { PC[1] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PC\[0\] " "Info: Pin PC\[0\] not assigned to an exact location on the device" {  } { { "d:/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartus/bin/pin_planner.ppl" { PC[0] } } } { "CPU.bdf" "" { Schematic "D:/文档/数电实验/CPU/CPU.bdf" { { -240 -176 0 -224 "PC\[7..0\]" "" } } } } { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { PC[0] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "clock " "Info: Pin clock not assigned to an exact location on the device" {  } { { "d:/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartus/bin/pin_planner.ppl" { clock } } } { "CPU.bdf" "" { Schematic "D:/文档/数电实验/CPU/CPU.bdf" { { -1048 -96 72 -1032 "clock" "" } } } } { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1}  } {  } 0 0 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins" 0 0 "" 0 -1}
{ "Info" "ITDC_FITTER_TIMING_ENGINE" "Classic " "Info: Fitter is using the Classic Timing Analyzer" {  } {  } 0 0 "Fitter is using the %1!s! Timing Analyzer" 0 0 "" 0 -1}
{ "Info" "ITAN_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Info: Timing requirements not specified -- quality metrics such as performance and power consumption may be sacrificed to reduce compilation time." {  } {  } 0 0 "Timing requirements not specified -- quality metrics such as performance and power consumption may be sacrificed to reduce compilation time." 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Extra Info: Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Performing register packing on registers with non-logic cell location assignments" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Extra Info: Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Completed register packing on registers with non-logic cell location assignments" 0 0 "" 0 -1}
{ "Info" "IFYGR_FYGR_OPINFO_COMPLETED_OP" "User Assigned Global Signals Promotion Operation " "Info: Completed User Assigned Global Signals Promotion Operation" {  } {  } 0 0 "Completed %1!s!" 0 0 "" 0 -1}
{ "Info" "IFYGR_FYGR_GLOBAL_LINES_NEEDED_FOR_TORNADO_DQS" "0 " "Info: DQS I/O pins require 0 global routing resources" {  } {  } 0 0 "DQS I/O pins require %1!d! global routing resources" 0 0 "" 0 -1}
{ "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_ALL_TO_GLOBAL" "clock Global clock in PIN 10 " "Info: Automatically promoted signal \"clock\" to use Global clock in PIN 10" {  } { { "CPU.bdf" "" { Schematic "D:/文档/数电实验/CPU/CPU.bdf" { { -1048 -96 72 -1032 "clock" "" } } } }  } 0 0 "Automatically promoted signal \"%1!s!\" to use %2!s!" 0 0 "" 0 -1}
{ "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL" "ALU:inst\|Zf~4 Global clock " "Info: Automatically promoted some destinations of signal \"ALU:inst\|Zf~4\" to use Global clock" { { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "Cf_dff:inst2\|Cf~17 " "Info: Destination \"Cf_dff:inst2\|Cf~17\" may be non-global or may not use global clock" {  } { { "Cf_dff.vhd" "" { Text "D:/文档/数电实验/CPU/Cf_dff.vhd" 5 -1 0 } }  } 0 0 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "" 0 -1} { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "Zf_dff:inst14\|Zf~1 " "Info: Destination \"Zf_dff:inst14\|Zf~1\" may be non-global or may not use global clock" {  } { { "../Zf寄存器/Zf_dff.vhd" "" { Text "D:/文档/数电实验/Zf寄存器/Zf_dff.vhd" 5 -1 0 } }  } 0 0 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "" 0 -1}  } { { "ALU.vhd" "" { Text "D:/文档/数电实验/CPU/ALU.vhd" 10 -1 0 } }  } 0 0 "Automatically promoted some destinations of signal \"%1!s!\" to use %2!s!" 0 0 "" 0 -1}
{ "Info" "IFYGR_FYGR_OPINFO_COMPLETED_OP" "Auto Global Promotion Operation " "Info: Completed Auto Global Promotion Operation" {  } {  } 0 0 "Completed %1!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_FYGR_REGPACKING_INFO" "" "Info: Starting register packing" {  } {  } 0 0 "Starting register packing" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Extra Info: Started Fast Input/Output/OE register processing" {  } {  } 1 0 "Started Fast Input/Output/OE register processing" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Extra Info: Finished Fast Input/Output/OE register processing" {  } {  } 1 0 "Finished Fast Input/Output/OE register processing" 0 0 "" 0 -1}
{ "Info" "IFYGR_FYGR_INFO_AUTO_MODE_REGISTER_PACKING" "Auto Normal " "Info: Fitter is using Normal packing mode for logic elements with Auto setting for Auto Packed Registers logic option" {  } {  } 0 0 "Fitter is using %2!s! packing mode for logic elements with %1!s! setting for Auto Packed Registers logic option" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_START_LUT_IO_RAM_PACKING" "" "Extra Info: Moving registers into I/O cells, LUTs, and RAM blocks to improve timing and density" {  } {  } 1 0 "Moving registers into I/O cells, LUTs, and RAM blocks to improve timing and density" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_FINISH_LUT_IO_RAM_PACKING" "" "Info: Finished moving registers into I/O cells, LUTs, and RAM blocks" {  } {  } 0 0 "Finished moving registers into I/O cells, LUTs, and RAM blocks" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Info: Finished register packing" {  } {  } 0 0 "Finished register packing" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Info: Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "24 unused 3.3V 0 24 0 " "Info: Number of I/O pins in group: 24 (unused VREF, 3.3V VCCIO, 0 input, 24 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "3.3-V LVTTL. " "Info: I/O standards used: 3.3-V LVTTL." {  } {  } 0 0 "I/O standards used: %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "" 0 -1}  } {  } 0 0 "Statistics of %1!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "Info: I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Info: Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use 3.3V 6 8 " "Info: I/O bank number 1 does not use VREF pins and has 3.3V VCCIO pins. 6 total pin(s) used --  8 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use 3.3V 9 8 " "Info: I/O bank number 2 does not use VREF pins and has 3.3V VCCIO pins. 9 total pin(s) used --  8 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use 3.3V 13 4 " "Info: I/O bank number 3 does not use VREF pins and has 3.3V VCCIO pins. 13 total pin(s) used --  4 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use 3.3V 10 7 " "Info: I/O bank number 4 does not use VREF pins and has 3.3V VCCIO pins. 10 total pin(s) used --  7 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1}  } {  } 0 0 "Statistics of %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "I/O bank details %1!s! I/O pin placement" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Info: Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 0 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "" 0 -1}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:00 " "Info: Fitter preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Info: Fitter placement preparation operations beginning" {  } {  } 0 0 "Fitter placement preparation operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Info: Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Info: Fitter placement operations beginning" {  } {  } 0 0 "Fitter placement operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Info: Fitter placement was successful" {  } {  } 0 0 "Fitter placement was successful" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:00 " "Info: Fitter placement operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_SLACK_TPD_RESULT" "register IR:inst4\|output_b\[0\] memory lpm_ram_io:inst13\|altram:sram\|altsyncram:ram_block\|altsyncram_c591:auto_generated\|ram_block1a6~porta_datain_reg0 -14.004 ns " "Info: Slack time is -14.004 ns between source register \"IR:inst4\|output_b\[0\]\" and destination memory \"lpm_ram_io:inst13\|altram:sram\|altsyncram:ram_block\|altsyncram_c591:auto_generated\|ram_block1a6~porta_datain_reg0\"" { { "Info" "ITDB_FULL_P2P_REQUIREMENT_RESULT" "0.194 ns + Largest register memory " "Info: + Largest register to memory requirement is 0.194 ns" {  } {  } 0 0 "%2!c! %3!s! %4!s! to %5!s! requirement is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clock destination 2.764 ns   Shortest register " "Info:   Shortest clock path from clock \"clock\" to destination register is 2.764 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.469 ns) 1.469 ns clock 1 CLK Unassigned 195 " "Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = Unassigned; Fanout = 195; CLK Node = 'clock'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } } { "CPU.bdf" "" { Schematic "D:/文档/数电实验/CPU/CPU.bdf" { { -1048 -96 72 -1032 "clock" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.573 ns) + CELL(0.722 ns) 2.764 ns lpm_ram_io:inst13\|altram:sram\|altsyncram:ram_block\|altsyncram_c591:auto_generated\|ram_block1a6~porta_datain_reg0 2 MEM Unassigned 1 " "Info: 2: + IC(0.573 ns) + CELL(0.722 ns) = 2.764 ns; Loc. = Unassigned; Fanout = 1; MEM Node = 'lpm_ram_io:inst13\|altram:sram\|altsyncram:ram_block\|altsyncram_c591:auto_generated\|ram_block1a6~porta_datain_reg0'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "1.295 ns" { clock lpm_ram_io:inst13|altram:sram|altsyncram:ram_block|altsyncram_c591:auto_generated|ram_block1a6~porta_datain_reg0 } "NODE_NAME" } } { "db/altsyncram_c591.tdf" "" { Text "D:/文档/数电实验/CPU/db/altsyncram_c591.tdf" 162 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.191 ns ( 79.27 % ) " "Info: Total cell delay = 2.191 ns ( 79.27 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.573 ns ( 20.73 % ) " "Info: Total interconnect delay = 0.573 ns ( 20.73 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "CPU.bdf" "" { Schematic "D:/文档/数电实验/CPU/CPU.bdf" { { -1048 -96 72 -1032 "clock" "" } } } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clock destination 2.764 ns   Longest register " "Info:   Longest clock path from clock \"clock\" to destination register is 2.764 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.469 ns) 1.469 ns clock 1 CLK Unassigned 195 " "Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = Unassigned; Fanout = 195; CLK Node = 'clock'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } } { "CPU.bdf" "" { Schematic "D:/文档/数电实验/CPU/CPU.bdf" { { -1048 -96 72 -1032 "clock" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.573 ns) + CELL(0.722 ns) 2.764 ns lpm_ram_io:inst13\|altram:sram\|altsyncram:ram_block\|altsyncram_c591:auto_generated\|ram_block1a6~porta_datain_reg0 2 MEM Unassigned 1 " "Info: 2: + IC(0.573 ns) + CELL(0.722 ns) = 2.764 ns; Loc. = Unassigned; Fanout = 1; MEM Node = 'lpm_ram_io:inst13\|altram:sram\|altsyncram:ram_block\|altsyncram_c591:auto_generated\|ram_block1a6~porta_datain_reg0'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "1.295 ns" { clock lpm_ram_io:inst13|altram:sram|altsyncram:ram_block|altsyncram_c591:auto_generated|ram_block1a6~porta_datain_reg0 } "NODE_NAME" } } { "db/altsyncram_c591.tdf" "" { Text "D:/文档/数电实验/CPU/db/altsyncram_c591.tdf" 162 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.191 ns ( 79.27 % ) " "Info: Total cell delay = 2.191 ns ( 79.27 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.573 ns ( 20.73 % ) " "Info: Total interconnect delay = 0.573 ns ( 20.73 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "CPU.bdf" "" { Schematic "D:/文档/数电实验/CPU/CPU.bdf" { { -1048 -96 72 -1032 "clock" "" } } } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clock source 2.753 ns   Shortest register " "Info:   Shortest clock path from clock \"clock\" to source register is 2.753 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.469 ns) 1.469 ns clock 1 CLK Unassigned 195 " "Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = Unassigned; Fanout = 195; CLK Node = 'clock'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } } { "CPU.bdf" "" { Schematic "D:/文档/数电实验/CPU/CPU.bdf" { { -1048 -96 72 -1032 "clock" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.573 ns) + CELL(0.711 ns) 2.753 ns IR:inst4\|output_b\[0\] 2 REG Unassigned 18 " "Info: 2: + IC(0.573 ns) + CELL(0.711 ns) = 2.753 ns; Loc. = Unassigned; Fanout = 18; REG Node = 'IR:inst4\|output_b\[0\]'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "1.284 ns" { clock IR:inst4|output_b[0] } "NODE_NAME" } } { "../指令寄存器IR/IR.vhd" "" { Text "D:/文档/数电实验/指令寄存器IR/IR.vhd" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.180 ns ( 79.19 % ) " "Info: Total cell delay = 2.180 ns ( 79.19 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.573 ns ( 20.81 % ) " "Info: Total interconnect delay = 0.573 ns ( 20.81 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "CPU.bdf" "" { Schematic "D:/文档/数电实验/CPU/CPU.bdf" { { -1048 -96 72 -1032 "clock" "" } } } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clock source 2.753 ns   Longest register " "Info:   Longest clock path from clock \"clock\" to source register is 2.753 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.469 ns) 1.469 ns clock 1 CLK Unassigned 195 " "Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = Unassigned; Fanout = 195; CLK Node = 'clock'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } } { "CPU.bdf" "" { Schematic "D:/文档/数电实验/CPU/CPU.bdf" { { -1048 -96 72 -1032 "clock" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.573 ns) + CELL(0.711 ns) 2.753 ns IR:inst4\|output_b\[0\] 2 REG Unassigned 18 " "Info: 2: + IC(0.573 ns) + CELL(0.711 ns) = 2.753 ns; Loc. = Unassigned; Fanout = 18; REG Node = 'IR:inst4\|output_b\[0\]'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "1.284 ns" { clock IR:inst4|output_b[0] } "NODE_NAME" } } { "../指令寄存器IR/IR.vhd" "" { Text "D:/文档/数电实验/指令寄存器IR/IR.vhd" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.180 ns ( 79.19 % ) " "Info: Total cell delay = 2.180 ns ( 79.19 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.573 ns ( 20.81 % ) " "Info: Total interconnect delay = 0.573 ns ( 20.81 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "CPU.bdf" "" { Schematic "D:/文档/数电实验/CPU/CPU.bdf" { { -1048 -96 72 -1032 "clock" "" } } } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.224 ns   " "Info:   Micro clock to output delay of source is 0.224 ns" {  } { { "../指令寄存器IR/IR.vhd" "" { Text "D:/文档/数电实验/指令寄存器IR/IR.vhd" 14 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.093 ns   " "Info:   Micro setup delay of destination is 0.093 ns" {  } { { "db/altsyncram_c591.tdf" "" { Text "D:/文档/数电实验/CPU/db/altsyncram_c591.tdf" 162 2 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "14.198 ns - Longest register memory " "Info: - Longest register to memory delay is 14.198 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns IR:inst4\|output_b\[0\] 1 REG Unassigned 18 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = Unassigned; Fanout = 18; REG Node = 'IR:inst4\|output_b\[0\]'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { IR:inst4|output_b[0] } "NODE_NAME" } } { "../指令寄存器IR/IR.vhd" "" { Text "D:/文档/数电实验/指令寄存器IR/IR.vhd" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.904 ns) + CELL(0.590 ns) 1.494 ns SRG_group:inst9\|S\[3\]~22 2 COMB Unassigned 2 " "Info: 2: + IC(0.904 ns) + CELL(0.590 ns) = 1.494 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'SRG_group:inst9\|S\[3\]~22'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "1.494 ns" { IR:inst4|output_b[0] SRG_group:inst9|S[3]~22 } "NODE_NAME" } } { "../通用寄存器组/SRG_group.vhd" "" { Text "D:/文档/数电实验/通用寄存器组/SRG_group.vhd" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.810 ns) + CELL(0.590 ns) 2.894 ns SRG_group:inst9\|S\[3\]~23 3 COMB Unassigned 11 " "Info: 3: + IC(0.810 ns) + CELL(0.590 ns) = 2.894 ns; Loc. = Unassigned; Fanout = 11; COMB Node = 'SRG_group:inst9\|S\[3\]~23'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "1.400 ns" { SRG_group:inst9|S[3]~22 SRG_group:inst9|S[3]~23 } "NODE_NAME" } } { "../通用寄存器组/SRG_group.vhd" "" { Text "D:/文档/数电实验/通用寄存器组/SRG_group.vhd" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.407 ns) + CELL(0.564 ns) 4.865 ns ALU:inst\|lpm_add_sub:Add0~5 4 COMB Unassigned 2 " "Info: 4: + IC(1.407 ns) + CELL(0.564 ns) = 4.865 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'ALU:inst\|lpm_add_sub:Add0~5'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "1.971 ns" { SRG_group:inst9|S[3]~23 ALU:inst|lpm_add_sub:Add0~5 } "NODE_NAME" } } { "d:/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "d:/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 836 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.271 ns) 5.136 ns ALU:inst\|lpm_add_sub:Add0~1 5 COMB Unassigned 3 " "Info: 5: + IC(0.000 ns) + CELL(0.271 ns) = 5.136 ns; Loc. = Unassigned; Fanout = 3; COMB Node = 'ALU:inst\|lpm_add_sub:Add0~1'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "0.271 ns" { ALU:inst|lpm_add_sub:Add0~5 ALU:inst|lpm_add_sub:Add0~1 } "NODE_NAME" } } { "d:/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "d:/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 836 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.679 ns) 5.815 ns ALU:inst\|lpm_add_sub:Add0~2 6 COMB Unassigned 1 " "Info: 6: + IC(0.000 ns) + CELL(0.679 ns) = 5.815 ns; Loc. = Unassigned; Fanout = 1; COMB Node = 'ALU:inst\|lpm_add_sub:Add0~2'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "0.679 ns" { ALU:inst|lpm_add_sub:Add0~1 ALU:inst|lpm_add_sub:Add0~2 } "NODE_NAME" } } { "d:/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "d:/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 836 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.922 ns) + CELL(0.442 ns) 7.179 ns ALU:inst\|T\[5\]~64 7 COMB Unassigned 1 " "Info: 7: + IC(0.922 ns) + CELL(0.442 ns) = 7.179 ns; Loc. = Unassigned; Fanout = 1; COMB Node = 'ALU:inst\|T\[5\]~64'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "1.364 ns" { ALU:inst|lpm_add_sub:Add0~2 ALU:inst|T[5]~64 } "NODE_NAME" } } { "ALU.vhd" "" { Text "D:/文档/数电实验/CPU/ALU.vhd" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.212 ns) + CELL(0.442 ns) 7.833 ns ALU:inst\|T\[5\]~65 8 COMB Unassigned 1 " "Info: 8: + IC(0.212 ns) + CELL(0.442 ns) = 7.833 ns; Loc. = Unassigned; Fanout = 1; COMB Node = 'ALU:inst\|T\[5\]~65'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "0.654 ns" { ALU:inst|T[5]~64 ALU:inst|T[5]~65 } "NODE_NAME" } } { "ALU.vhd" "" { Text "D:/文档/数电实验/CPU/ALU.vhd" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.212 ns) + CELL(0.442 ns) 8.487 ns ALU:inst\|T\[5\]~66 9 COMB Unassigned 3 " "Info: 9: + IC(0.212 ns) + CELL(0.442 ns) = 8.487 ns; Loc. = Unassigned; Fanout = 3; COMB Node = 'ALU:inst\|T\[5\]~66'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "0.654 ns" { ALU:inst|T[5]~65 ALU:inst|T[5]~66 } "NODE_NAME" } } { "ALU.vhd" "" { Text "D:/文档/数电实验/CPU/ALU.vhd" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.905 ns) + CELL(0.442 ns) 9.834 ns shift:inst7\|W\[6\]~33 10 COMB Unassigned 1 " "Info: 10: + IC(0.905 ns) + CELL(0.442 ns) = 9.834 ns; Loc. = Unassigned; Fanout = 1; COMB Node = 'shift:inst7\|W\[6\]~33'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "1.347 ns" { ALU:inst|T[5]~66 shift:inst7|W[6]~33 } "NODE_NAME" } } { "../移位逻辑/shift.vhd" "" { Text "D:/文档/数电实验/移位逻辑/shift.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.055 ns) + CELL(0.292 ns) 11.181 ns inst17\[6\]~7 11 COMB Unassigned 2 " "Info: 11: + IC(1.055 ns) + CELL(0.292 ns) = 11.181 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'inst17\[6\]~7'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "1.347 ns" { shift:inst7|W[6]~33 inst17[6]~7 } "NODE_NAME" } } { "CPU.bdf" "" { Schematic "D:/文档/数电实验/CPU/CPU.bdf" { { -256 904 952 -224 "inst17" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.064 ns) + CELL(0.590 ns) 11.835 ns inst17\[6\]~8 12 COMB Unassigned 6 " "Info: 12: + IC(0.064 ns) + CELL(0.590 ns) = 11.835 ns; Loc. = Unassigned; Fanout = 6; COMB Node = 'inst17\[6\]~8'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "0.654 ns" { inst17[6]~7 inst17[6]~8 } "NODE_NAME" } } { "CPU.bdf" "" { Schematic "D:/文档/数电实验/CPU/CPU.bdf" { { -256 904 952 -224 "inst17" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.007 ns) + CELL(0.356 ns) 14.198 ns lpm_ram_io:inst13\|altram:sram\|altsyncram:ram_block\|altsyncram_c591:auto_generated\|ram_block1a6~porta_datain_reg0 13 MEM Unassigned 1 " "Info: 13: + IC(2.007 ns) + CELL(0.356 ns) = 14.198 ns; Loc. = Unassigned; Fanout = 1; MEM Node = 'lpm_ram_io:inst13\|altram:sram\|altsyncram:ram_block\|altsyncram_c591:auto_generated\|ram_block1a6~porta_datain_reg0'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "2.363 ns" { inst17[6]~8 lpm_ram_io:inst13|altram:sram|altsyncram:ram_block|altsyncram_c591:auto_generated|ram_block1a6~porta_datain_reg0 } "NODE_NAME" } } { "db/altsyncram_c591.tdf" "" { Text "D:/文档/数电实验/CPU/db/altsyncram_c591.tdf" 162 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "5.700 ns ( 40.15 % ) " "Info: Total cell delay = 5.700 ns ( 40.15 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "8.498 ns ( 59.85 % ) " "Info: Total interconnect delay = 8.498 ns ( 59.85 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "14.198 ns" { IR:inst4|output_b[0] SRG_group:inst9|S[3]~22 SRG_group:inst9|S[3]~23 ALU:inst|lpm_add_sub:Add0~5 ALU:inst|lpm_add_sub:Add0~1 ALU:inst|lpm_add_sub:Add0~2 ALU:inst|T[5]~64 ALU:inst|T[5]~65 ALU:inst|T[5]~66 shift:inst7|W[6]~33 inst17[6]~7 inst17[6]~8 lpm_ram_io:inst13|altram:sram|altsyncram:ram_block|altsyncram_c591:auto_generated|ram_block1a6~porta_datain_reg0 } "NODE_NAME" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "14.198 ns" { IR:inst4|output_b[0] SRG_group:inst9|S[3]~22 SRG_group:inst9|S[3]~23 ALU:inst|lpm_add_sub:Add0~5 ALU:inst|lpm_add_sub:Add0~1 ALU:inst|lpm_add_sub:Add0~2 ALU:inst|T[5]~64 ALU:inst|T[5]~65 ALU:inst|T[5]~66 shift:inst7|W[6]~33 inst17[6]~7 inst17[6]~8 lpm_ram_io:inst13|altram:sram|altsyncram:ram_block|altsyncram_c591:auto_generated|ram_block1a6~porta_datain_reg0 } "NODE_NAME" } }  } 0 0 "Slack time is %5!s! between source %1!s! \"%2!s!\" and destination %3!s! \"%4!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_ESTIMATED_DATA_PATH_RESULT" "14.198 ns register memory " "Info: Estimated most critical path is register to memory delay of 14.198 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns IR:inst4\|output_b\[0\] 1 REG LAB_X22_Y4 18 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LAB_X22_Y4; Fanout = 18; REG Node = 'IR:inst4\|output_b\[0\]'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { IR:inst4|output_b[0] } "NODE_NAME" } } { "../指令寄存器IR/IR.vhd" "" { Text "D:/文档/数电实验/指令寄存器IR/IR.vhd" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.904 ns) + CELL(0.590 ns) 1.494 ns SRG_group:inst9\|S\[3\]~22 2 COMB LAB_X22_Y6 2 " "Info: 2: + IC(0.904 ns) + CELL(0.590 ns) = 1.494 ns; Loc. = LAB_X22_Y6; Fanout = 2; COMB Node = 'SRG_group:inst9\|S\[3\]~22'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "1.494 ns" { IR:inst4|output_b[0] SRG_group:inst9|S[3]~22 } "NODE_NAME" } } { "../通用寄存器组/SRG_group.vhd" "" { Text "D:/文档/数电实验/通用寄存器组/SRG_group.vhd" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.810 ns) + CELL(0.590 ns) 2.894 ns SRG_group:inst9\|S\[3\]~23 3 COMB LAB_X21_Y5 11 " "Info: 3: + IC(0.810 ns) + CELL(0.590 ns) = 2.894 ns; Loc. = LAB_X21_Y5; Fanout = 11; COMB Node = 'SRG_group:inst9\|S\[3\]~23'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "1.400 ns" { SRG_group:inst9|S[3]~22 SRG_group:inst9|S[3]~23 } "NODE_NAME" } } { "../通用寄存器组/SRG_group.vhd" "" { Text "D:/文档/数电实验/通用寄存器组/SRG_group.vhd" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.407 ns) + CELL(0.564 ns) 4.865 ns ALU:inst\|lpm_add_sub:Add0~5 4 COMB LAB_X23_Y6 2 " "Info: 4: + IC(1.407 ns) + CELL(0.564 ns) = 4.865 ns; Loc. = LAB_X23_Y6; Fanout = 2; COMB Node = 'ALU:inst\|lpm_add_sub:Add0~5'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "1.971 ns" { SRG_group:inst9|S[3]~23 ALU:inst|lpm_add_sub:Add0~5 } "NODE_NAME" } } { "d:/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "d:/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 836 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.271 ns) 5.136 ns ALU:inst\|lpm_add_sub:Add0~1 5 COMB LAB_X23_Y6 3 " "Info: 5: + IC(0.000 ns) + CELL(0.271 ns) = 5.136 ns; Loc. = LAB_X23_Y6; Fanout = 3; COMB Node = 'ALU:inst\|lpm_add_sub:Add0~1'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "0.271 ns" { ALU:inst|lpm_add_sub:Add0~5 ALU:inst|lpm_add_sub:Add0~1 } "NODE_NAME" } } { "d:/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "d:/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 836 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.679 ns) 5.815 ns ALU:inst\|lpm_add_sub:Add0~2 6 COMB LAB_X23_Y6 1 " "Info: 6: + IC(0.000 ns) + CELL(0.679 ns) = 5.815 ns; Loc. = LAB_X23_Y6; Fanout = 1; COMB Node = 'ALU:inst\|lpm_add_sub:Add0~2'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "0.679 ns" { ALU:inst|lpm_add_sub:Add0~1 ALU:inst|lpm_add_sub:Add0~2 } "NODE_NAME" } } { "d:/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "d:/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 836 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.922 ns) + CELL(0.442 ns) 7.179 ns ALU:inst\|T\[5\]~64 7 COMB LAB_X23_Y4 1 " "Info: 7: + IC(0.922 ns) + CELL(0.442 ns) = 7.179 ns; Loc. = LAB_X23_Y4; Fanout = 1; COMB Node = 'ALU:inst\|T\[5\]~64'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "1.364 ns" { ALU:inst|lpm_add_sub:Add0~2 ALU:inst|T[5]~64 } "NODE_NAME" } } { "ALU.vhd" "" { Text "D:/文档/数电实验/CPU/ALU.vhd" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.212 ns) + CELL(0.442 ns) 7.833 ns ALU:inst\|T\[5\]~65 8 COMB LAB_X23_Y4 1 " "Info: 8: + IC(0.212 ns) + CELL(0.442 ns) = 7.833 ns; Loc. = LAB_X23_Y4; Fanout = 1; COMB Node = 'ALU:inst\|T\[5\]~65'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "0.654 ns" { ALU:inst|T[5]~64 ALU:inst|T[5]~65 } "NODE_NAME" } } { "ALU.vhd" "" { Text "D:/文档/数电实验/CPU/ALU.vhd" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.212 ns) + CELL(0.442 ns) 8.487 ns ALU:inst\|T\[5\]~66 9 COMB LAB_X23_Y4 3 " "Info: 9: + IC(0.212 ns) + CELL(0.442 ns) = 8.487 ns; Loc. = LAB_X23_Y4; Fanout = 3; COMB Node = 'ALU:inst\|T\[5\]~66'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "0.654 ns" { ALU:inst|T[5]~65 ALU:inst|T[5]~66 } "NODE_NAME" } } { "ALU.vhd" "" { Text "D:/文档/数电实验/CPU/ALU.vhd" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.905 ns) + CELL(0.442 ns) 9.834 ns shift:inst7\|W\[6\]~33 10 COMB LAB_X22_Y3 1 " "Info: 10: + IC(0.905 ns) + CELL(0.442 ns) = 9.834 ns; Loc. = LAB_X22_Y3; Fanout = 1; COMB Node = 'shift:inst7\|W\[6\]~33'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "1.347 ns" { ALU:inst|T[5]~66 shift:inst7|W[6]~33 } "NODE_NAME" } } { "../移位逻辑/shift.vhd" "" { Text "D:/文档/数电实验/移位逻辑/shift.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.055 ns) + CELL(0.292 ns) 11.181 ns inst17\[6\]~7 11 COMB LAB_X22_Y4 2 " "Info: 11: + IC(1.055 ns) + CELL(0.292 ns) = 11.181 ns; Loc. = LAB_X22_Y4; Fanout = 2; COMB Node = 'inst17\[6\]~7'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "1.347 ns" { shift:inst7|W[6]~33 inst17[6]~7 } "NODE_NAME" } } { "CPU.bdf" "" { Schematic "D:/文档/数电实验/CPU/CPU.bdf" { { -256 904 952 -224 "inst17" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.064 ns) + CELL(0.590 ns) 11.835 ns inst17\[6\]~8 12 COMB LAB_X22_Y4 6 " "Info: 12: + IC(0.064 ns) + CELL(0.590 ns) = 11.835 ns; Loc. = LAB_X22_Y4; Fanout = 6; COMB Node = 'inst17\[6\]~8'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "0.654 ns" { inst17[6]~7 inst17[6]~8 } "NODE_NAME" } } { "CPU.bdf" "" { Schematic "D:/文档/数电实验/CPU/CPU.bdf" { { -256 904 952 -224 "inst17" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.007 ns) + CELL(0.356 ns) 14.198 ns lpm_ram_io:inst13\|altram:sram\|altsyncram:ram_block\|altsyncram_c591:auto_generated\|ram_block1a6~porta_datain_reg0 13 MEM M4K_X13_Y6 1 " "Info: 13: + IC(2.007 ns) + CELL(0.356 ns) = 14.198 ns; Loc. = M4K_X13_Y6; Fanout = 1; MEM Node = 'lpm_ram_io:inst13\|altram:sram\|altsyncram:ram_block\|altsyncram_c591:auto_generated\|ram_block1a6~porta_datain_reg0'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "2.363 ns" { inst17[6]~8 lpm_ram_io:inst13|altram:sram|altsyncram:ram_block|altsyncram_c591:auto_generated|ram_block1a6~porta_datain_reg0 } "NODE_NAME" } } { "db/altsyncram_c591.tdf" "" { Text "D:/文档/数电实验/CPU/db/altsyncram_c591.tdf" 162 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "5.700 ns ( 40.15 % ) " "Info: Total cell delay = 5.700 ns ( 40.15 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "8.498 ns ( 59.85 % ) " "Info: Total interconnect delay = 8.498 ns ( 59.85 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "14.198 ns" { IR:inst4|output_b[0] SRG_group:inst9|S[3]~22 SRG_group:inst9|S[3]~23 ALU:inst|lpm_add_sub:Add0~5 ALU:inst|lpm_add_sub:Add0~1 ALU:inst|lpm_add_sub:Add0~2 ALU:inst|T[5]~64 ALU:inst|T[5]~65 ALU:inst|T[5]~66 shift:inst7|W[6]~33 inst17[6]~7 inst17[6]~8 lpm_ram_io:inst13|altram:sram|altsyncram:ram_block|altsyncram_c591:auto_generated|ram_block1a6~porta_datain_reg0 } "NODE_NAME" } }  } 0 0 "Estimated most critical path is %2!s! to %3!s! delay of %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Info: Fitter routing operations beginning" {  } {  } 0 0 "Fitter routing operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "6 " "Info: Average interconnect usage is 6% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "10 X14_Y0 X27_Y14 " "Info: Peak interconnect usage is 10% of the available device resources in the region that extends from location X14_Y0 to location X27_Y14" {  } {  } 0 0 "Peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "Average interconnect usage is %1!d!%% of the available device resources" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:00 " "Info: Fitter routing operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "Info: The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Info: Optimizations that may affect the design's routability were skipped" {  } {  } 0 0 "Optimizations that may affect the design's routability were skipped" 0 0 "" 0 -1} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Info: Optimizations that may affect the design's timing were skipped" {  } {  } 0 0 "Optimizations that may affect the design's timing were skipped" 0 0 "" 0 -1}  } {  } 0 0 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "" 0 -1}
{ "Info" "IFYGR_FYGR_OPINFO_COMPLETED_OP" "Fixed Delay Chain Operation " "Info: Completed Fixed Delay Chain Operation" {  } {  } 0 0 "Completed %1!s!" 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0 "" 0 -1}
{ "Info" "IFYGR_FYGR_OPINFO_COMPLETED_OP" "Auto Delay Chain Operation " "Info: Completed Auto Delay Chain Operation" {  } {  } 0 0 "Completed %1!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Info: Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 0 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 2 s Quartus II " "Info: Quartus II Fitter was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "265 " "Info: Peak virtual memory: 265 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Sun Jan 03 09:20:21 2021 " "Info: Processing ended: Sun Jan 03 09:20:21 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Info: Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Info: Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
