Analysis & Synthesis report for PBL3
Wed Aug 08 15:20:19 2018
Quartus II 64-Bit Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Analysis & Synthesis IP Cores Summary
 10. State Machine - |PBL3V2|Coprocessador:inst9|state
 11. State Machine - |PBL3V2|VGAController:inst|state
 12. User-Specified and Inferred Latches
 13. Registers Removed During Synthesis
 14. General Register Statistics
 15. Inverted Register Statistics
 16. Multiplexer Restructuring Statistics (Restructuring Performed)
 17. Source assignments for ram2port:inst11|altsyncram:altsyncram_component|altsyncram_67l1:auto_generated
 18. Source assignments for memoria_coprocess:inst1|altsyncram:altsyncram_component|altsyncram_f2q1:auto_generated
 19. Parameter Settings for User Entity Instance: VGAController:inst
 20. Parameter Settings for User Entity Instance: ram2port:inst11|altsyncram:altsyncram_component
 21. Parameter Settings for User Entity Instance: Coprocessador:inst9
 22. Parameter Settings for User Entity Instance: memoria_coprocess:inst1|altsyncram:altsyncram_component
 23. altsyncram Parameter Settings by Entity Instance
 24. Port Connectivity Checks: "VGAController:inst|hvsync_generator:hvsync"
 25. Elapsed Time Per Partition
 26. Analysis & Synthesis Messages
 27. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+--------------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                         ;
+------------------------------------+-------------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Wed Aug 08 15:20:19 2018           ;
; Quartus II 64-Bit Version          ; 13.0.1 Build 232 06/12/2013 SP 1 SJ Web Edition ;
; Revision Name                      ; PBL3                                            ;
; Top-level Entity Name              ; PBL3V2                                          ;
; Family                             ; Cyclone IV E                                    ;
; Total logic elements               ; 382                                             ;
;     Total combinational functions  ; 379                                             ;
;     Dedicated logic registers      ; 155                                             ;
; Total registers                    ; 155                                             ;
; Total pins                         ; 38                                              ;
; Total virtual pins                 ; 0                                               ;
; Total memory bits                  ; 36,864                                          ;
; Embedded Multiplier 9-bit elements ; 0                                               ;
; Total PLLs                         ; 0                                               ;
+------------------------------------+-------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                        ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                     ; Setting            ; Default Value      ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                     ; EP4CE30F23C7       ;                    ;
; Top-level entity name                                                      ; PBL3V2             ; PBL3               ;
; Family name                                                                ; Cyclone IV E       ; Cyclone IV GX      ;
; Use smart compilation                                                      ; Off                ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                                ; Off                ; Off                ;
; Restructure Multiplexers                                                   ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                                        ; Off                ; Off                ;
; Preserve fewer node names                                                  ; On                 ; On                 ;
; Disable OpenCore Plus hardware evaluation                                  ; Off                ; Off                ;
; Verilog Version                                                            ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                               ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                   ; Auto               ; Auto               ;
; Safe State Machine                                                         ; Off                ; Off                ;
; Extract Verilog State Machines                                             ; On                 ; On                 ;
; Extract VHDL State Machines                                                ; On                 ; On                 ;
; Ignore Verilog initial constructs                                          ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                 ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                             ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                    ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                  ; On                 ; On                 ;
; Parallel Synthesis                                                         ; On                 ; On                 ;
; DSP Block Balancing                                                        ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                         ; On                 ; On                 ;
; Power-Up Don't Care                                                        ; On                 ; On                 ;
; Remove Redundant Logic Cells                                               ; Off                ; Off                ;
; Remove Duplicate Registers                                                 ; On                 ; On                 ;
; Ignore CARRY Buffers                                                       ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                     ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                      ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                  ; Off                ; Off                ;
; Ignore LCELL Buffers                                                       ; Off                ; Off                ;
; Ignore SOFT Buffers                                                        ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                             ; Off                ; Off                ;
; Optimization Technique                                                     ; Balanced           ; Balanced           ;
; Carry Chain Length                                                         ; 70                 ; 70                 ;
; Auto Carry Chains                                                          ; On                 ; On                 ;
; Auto Open-Drain Pins                                                       ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                      ; Off                ; Off                ;
; Auto ROM Replacement                                                       ; On                 ; On                 ;
; Auto RAM Replacement                                                       ; On                 ; On                 ;
; Auto DSP Block Replacement                                                 ; On                 ; On                 ;
; Auto Shift Register Replacement                                            ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                            ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                              ; On                 ; On                 ;
; Strict RAM Replacement                                                     ; Off                ; Off                ;
; Allow Synchronous Control Signals                                          ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                     ; Off                ; Off                ;
; Auto RAM Block Balancing                                                   ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                      ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                              ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                        ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                          ; Off                ; Off                ;
; Timing-Driven Synthesis                                                    ; On                 ; On                 ;
; Report Parameter Settings                                                  ; On                 ; On                 ;
; Report Source Assignments                                                  ; On                 ; On                 ;
; Report Connectivity Checks                                                 ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                         ; Off                ; Off                ;
; Synchronization Register Chain Length                                      ; 2                  ; 2                  ;
; PowerPlay Power Optimization                                               ; Normal compilation ; Normal compilation ;
; HDL message level                                                          ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                            ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                   ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                         ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                  ; 100                ; 100                ;
; Clock MUX Protection                                                       ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                ; Off                ; Off                ;
; Block Design Naming                                                        ; Auto               ; Auto               ;
; SDC constraint protection                                                  ; Off                ; Off                ;
; Synthesis Effort                                                           ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal               ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                       ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                         ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                     ; On                 ; On                 ;
; Synthesis Seed                                                             ; 1                  ; 1                  ;
+----------------------------------------------------------------------------+--------------------+--------------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 4      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                      ;
+----------------------------------+-----------------+------------------------------------+-------------------------------------------------------------------------+---------+
; File Name with User-Entered Path ; Used in Netlist ; File Type                          ; File Name with Absolute Path                                            ; Library ;
+----------------------------------+-----------------+------------------------------------+-------------------------------------------------------------------------+---------+
; VGAController.v                  ; yes             ; User Verilog HDL File              ; C:/altera/13.0sp1/PBLV1000/VGAController.v                              ;         ;
; Coprocessador.v                  ; yes             ; User Verilog HDL File              ; C:/altera/13.0sp1/PBLV1000/Coprocessador.v                              ;         ;
; hvsync_generator.v               ; yes             ; User Verilog HDL File              ; C:/altera/13.0sp1/PBLV1000/hvsync_generator.v                           ;         ;
; ram2port.v                       ; yes             ; User Wizard-Generated File         ; C:/altera/13.0sp1/PBLV1000/ram2port.v                                   ;         ;
; memoria_coprocess.v              ; yes             ; User Wizard-Generated File         ; C:/altera/13.0sp1/PBLV1000/memoria_coprocess.v                          ;         ;
; PBL3V2.bdf                       ; yes             ; User Block Diagram/Schematic File  ; C:/altera/13.0sp1/PBLV1000/PBL3V2.bdf                                   ;         ;
; coprocess.mif                    ; yes             ; User Memory Initialization File    ; C:/altera/13.0sp1/PBLV1000/coprocess.mif                                ;         ;
; altsyncram.tdf                   ; yes             ; Megafunction                       ; c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf        ;         ;
; stratix_ram_block.inc            ; yes             ; Megafunction                       ; c:/altera/13.0sp1/quartus/libraries/megafunctions/stratix_ram_block.inc ;         ;
; lpm_mux.inc                      ; yes             ; Megafunction                       ; c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_mux.inc           ;         ;
; lpm_decode.inc                   ; yes             ; Megafunction                       ; c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_decode.inc        ;         ;
; aglobal130.inc                   ; yes             ; Megafunction                       ; c:/altera/13.0sp1/quartus/libraries/megafunctions/aglobal130.inc        ;         ;
; a_rdenreg.inc                    ; yes             ; Megafunction                       ; c:/altera/13.0sp1/quartus/libraries/megafunctions/a_rdenreg.inc         ;         ;
; altrom.inc                       ; yes             ; Megafunction                       ; c:/altera/13.0sp1/quartus/libraries/megafunctions/altrom.inc            ;         ;
; altram.inc                       ; yes             ; Megafunction                       ; c:/altera/13.0sp1/quartus/libraries/megafunctions/altram.inc            ;         ;
; altdpram.inc                     ; yes             ; Megafunction                       ; c:/altera/13.0sp1/quartus/libraries/megafunctions/altdpram.inc          ;         ;
; db/altsyncram_67l1.tdf           ; yes             ; Auto-Generated Megafunction        ; C:/altera/13.0sp1/PBLV1000/db/altsyncram_67l1.tdf                       ;         ;
; db/altsyncram_f2q1.tdf           ; yes             ; Auto-Generated Megafunction        ; C:/altera/13.0sp1/PBLV1000/db/altsyncram_f2q1.tdf                       ;         ;
+----------------------------------+-----------------+------------------------------------+-------------------------------------------------------------------------+---------+


+-----------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary               ;
+---------------------------------------------+-------------+
; Resource                                    ; Usage       ;
+---------------------------------------------+-------------+
; Estimated Total logic elements              ; 382         ;
;                                             ;             ;
; Total combinational functions               ; 379         ;
; Logic element usage by number of LUT inputs ;             ;
;     -- 4 input functions                    ; 73          ;
;     -- 3 input functions                    ; 172         ;
;     -- <=2 input functions                  ; 134         ;
;                                             ;             ;
; Logic elements by mode                      ;             ;
;     -- normal mode                          ; 220         ;
;     -- arithmetic mode                      ; 159         ;
;                                             ;             ;
; Total registers                             ; 155         ;
;     -- Dedicated logic registers            ; 155         ;
;     -- I/O registers                        ; 0           ;
;                                             ;             ;
; I/O pins                                    ; 38          ;
; Total memory bits                           ; 36864       ;
; Embedded Multiplier 9-bit elements          ; 0           ;
; Maximum fan-out node                        ; clock~input ;
; Maximum fan-out                             ; 129         ;
; Total fan-out                               ; 1816        ;
; Average fan-out                             ; 2.93        ;
+---------------------------------------------+-------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                   ;
+-------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+------------------------------------------------------------------------------------------------+--------------+
; Compilation Hierarchy Node                ; LC Combinationals ; LC Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                            ; Library Name ;
+-------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+------------------------------------------------------------------------------------------------+--------------+
; |PBL3V2                                   ; 379 (0)           ; 155 (0)      ; 36864       ; 0            ; 0       ; 0         ; 38   ; 0            ; |PBL3V2                                                                                        ; work         ;
;    |Coprocessador:inst9|                  ; 322 (322)         ; 119 (119)    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |PBL3V2|Coprocessador:inst9                                                                    ; work         ;
;    |VGAController:inst|                   ; 57 (19)           ; 36 (13)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |PBL3V2|VGAController:inst                                                                     ; work         ;
;       |hvsync_generator:hvsync|           ; 38 (38)           ; 23 (23)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |PBL3V2|VGAController:inst|hvsync_generator:hvsync                                             ; work         ;
;    |memoria_coprocess:inst1|              ; 0 (0)             ; 0 (0)        ; 32768       ; 0            ; 0       ; 0         ; 0    ; 0            ; |PBL3V2|memoria_coprocess:inst1                                                                ; work         ;
;       |altsyncram:altsyncram_component|   ; 0 (0)             ; 0 (0)        ; 32768       ; 0            ; 0       ; 0         ; 0    ; 0            ; |PBL3V2|memoria_coprocess:inst1|altsyncram:altsyncram_component                                ; work         ;
;          |altsyncram_f2q1:auto_generated| ; 0 (0)             ; 0 (0)        ; 32768       ; 0            ; 0       ; 0         ; 0    ; 0            ; |PBL3V2|memoria_coprocess:inst1|altsyncram:altsyncram_component|altsyncram_f2q1:auto_generated ; work         ;
;    |ram2port:inst11|                      ; 0 (0)             ; 0 (0)        ; 4096        ; 0            ; 0       ; 0         ; 0    ; 0            ; |PBL3V2|ram2port:inst11                                                                        ; work         ;
;       |altsyncram:altsyncram_component|   ; 0 (0)             ; 0 (0)        ; 4096        ; 0            ; 0       ; 0         ; 0    ; 0            ; |PBL3V2|ram2port:inst11|altsyncram:altsyncram_component                                        ; work         ;
;          |altsyncram_67l1:auto_generated| ; 0 (0)             ; 0 (0)        ; 4096        ; 0            ; 0       ; 0         ; 0    ; 0            ; |PBL3V2|ram2port:inst11|altsyncram:altsyncram_component|altsyncram_67l1:auto_generated         ; work         ;
+-------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+------------------------------------------------------------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                ;
+---------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+-------+---------------+
; Name                                                                                              ; Type ; Mode             ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size  ; MIF           ;
+---------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+-------+---------------+
; memoria_coprocess:inst1|altsyncram:altsyncram_component|altsyncram_f2q1:auto_generated|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 4096         ; 8            ; 4096         ; 8            ; 32768 ; coprocess.mif ;
; ram2port:inst11|altsyncram:altsyncram_component|altsyncram_67l1:auto_generated|ALTSYNCRAM         ; AUTO ; Simple Dual Port ; 4096         ; 1            ; 4096         ; 1            ; 4096  ; None          ;
+---------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+-------+---------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                                                            ;
+--------+--------------+---------+--------------+--------------+---------------------------------+------------------------------------------------+
; Vendor ; IP Core Name ; Version ; Release Date ; License Type ; Entity Instance                 ; IP Include File                                ;
+--------+--------------+---------+--------------+--------------+---------------------------------+------------------------------------------------+
; Altera ; RAM: 2-PORT  ; 13.0    ; N/A          ; N/A          ; |PBL3V2|memoria_coprocess:inst1 ; C:/altera/13.0sp1/PBLV1000/memoria_coprocess.v ;
; Altera ; RAM: 2-PORT  ; 13.0    ; N/A          ; N/A          ; |PBL3V2|ram2port:inst11         ; C:/altera/13.0sp1/PBLV1000/ram2port.v          ;
+--------+--------------+---------+--------------+--------------+---------------------------------+------------------------------------------------+


Encoding Type:  One-Hot
+------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |PBL3V2|Coprocessador:inst9|state                                                                            ;
+--------------------+--------------------+------------------+------------------+------------------+---------------+-----------+
; Name               ; state.MANDAR_PIXEL ; state.CALCULAR_3 ; state.CALCULAR_2 ; state.CALCULAR_1 ; state.VIZINHO ; state.FIM ;
+--------------------+--------------------+------------------+------------------+------------------+---------------+-----------+
; state.VIZINHO      ; 0                  ; 0                ; 0                ; 0                ; 0             ; 0         ;
; state.CALCULAR_1   ; 0                  ; 0                ; 0                ; 1                ; 1             ; 0         ;
; state.CALCULAR_2   ; 0                  ; 0                ; 1                ; 0                ; 1             ; 0         ;
; state.CALCULAR_3   ; 0                  ; 1                ; 0                ; 0                ; 1             ; 0         ;
; state.MANDAR_PIXEL ; 1                  ; 0                ; 0                ; 0                ; 1             ; 0         ;
; state.FIM          ; 0                  ; 0                ; 0                ; 0                ; 1             ; 1         ;
+--------------------+--------------------+------------------+------------------+------------------+---------------+-----------+


Encoding Type:  One-Hot
+--------------------------------------------------+
; State Machine - |PBL3V2|VGAController:inst|state ;
+--------------------------------------------------+
; Name                                             ;
+--------------------------------------------------+
; state.NOVO_DADO                                  ;
+--------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------+
; User-Specified and Inferred Latches                                                                                   ;
+-----------------------------------------------------+----------------------------------------+------------------------+
; Latch Name                                          ; Latch Enable Signal                    ; Free of Timing Hazards ;
+-----------------------------------------------------+----------------------------------------+------------------------+
; Coprocessador:inst9|enable                          ; Coprocessador:inst9|WideOr6            ; yes                    ;
; Coprocessador:inst9|pixel                           ; Coprocessador:inst9|state.MANDAR_PIXEL ; yes                    ;
; Coprocessador:inst9|wraddress[0]                    ; Coprocessador:inst9|state.MANDAR_PIXEL ; yes                    ;
; Coprocessador:inst9|wraddress[1]                    ; Coprocessador:inst9|state.MANDAR_PIXEL ; yes                    ;
; Coprocessador:inst9|wraddress[2]                    ; Coprocessador:inst9|state.MANDAR_PIXEL ; yes                    ;
; Coprocessador:inst9|wraddress[3]                    ; Coprocessador:inst9|state.MANDAR_PIXEL ; yes                    ;
; Coprocessador:inst9|wraddress[4]                    ; Coprocessador:inst9|state.MANDAR_PIXEL ; yes                    ;
; Coprocessador:inst9|wraddress[5]                    ; Coprocessador:inst9|state.MANDAR_PIXEL ; yes                    ;
; Coprocessador:inst9|wraddress[6]                    ; Coprocessador:inst9|state.MANDAR_PIXEL ; yes                    ;
; Coprocessador:inst9|wraddress[7]                    ; Coprocessador:inst9|state.MANDAR_PIXEL ; yes                    ;
; Coprocessador:inst9|wraddress[8]                    ; Coprocessador:inst9|state.MANDAR_PIXEL ; yes                    ;
; Coprocessador:inst9|wraddress[9]                    ; Coprocessador:inst9|state.MANDAR_PIXEL ; yes                    ;
; Coprocessador:inst9|wraddress[10]                   ; Coprocessador:inst9|state.MANDAR_PIXEL ; yes                    ;
; Coprocessador:inst9|wraddress[11]                   ; Coprocessador:inst9|state.MANDAR_PIXEL ; yes                    ;
; Coprocessador:inst9|rdaddress[0]                    ; Coprocessador:inst9|state.VIZINHO      ; yes                    ;
; Coprocessador:inst9|rdaddress[1]                    ; Coprocessador:inst9|state.VIZINHO      ; yes                    ;
; Coprocessador:inst9|rdaddress[2]                    ; Coprocessador:inst9|state.VIZINHO      ; yes                    ;
; Coprocessador:inst9|rdaddress[3]                    ; Coprocessador:inst9|state.VIZINHO      ; yes                    ;
; Coprocessador:inst9|rdaddress[4]                    ; Coprocessador:inst9|state.VIZINHO      ; yes                    ;
; Coprocessador:inst9|rdaddress[5]                    ; Coprocessador:inst9|state.VIZINHO      ; yes                    ;
; Coprocessador:inst9|rdaddress[6]                    ; Coprocessador:inst9|state.VIZINHO      ; yes                    ;
; Coprocessador:inst9|rdaddress[7]                    ; Coprocessador:inst9|state.VIZINHO      ; yes                    ;
; Coprocessador:inst9|rdaddress[8]                    ; Coprocessador:inst9|state.VIZINHO      ; yes                    ;
; Coprocessador:inst9|rdaddress[9]                    ; Coprocessador:inst9|state.VIZINHO      ; yes                    ;
; Coprocessador:inst9|rdaddress[10]                   ; Coprocessador:inst9|state.VIZINHO      ; yes                    ;
; Coprocessador:inst9|rdaddress[11]                   ; Coprocessador:inst9|state.VIZINHO      ; yes                    ;
; Number of user-specified and inferred latches = 26  ;                                        ;                        ;
+-----------------------------------------------------+----------------------------------------+------------------------+
Note: All latches listed above may not be present at the end of synthesis due to various synthesis optimizations.


+-------------------------------------------------------------+
; Registers Removed During Synthesis                          ;
+----------------------------------------+--------------------+
; Register name                          ; Reason for Removal ;
+----------------------------------------+--------------------+
; Coprocessador:inst9|dado_final[0..6]   ; Lost fanout        ;
; Coprocessador:inst9|state~2            ; Lost fanout        ;
; Coprocessador:inst9|state~3            ; Lost fanout        ;
; Coprocessador:inst9|state~4            ; Lost fanout        ;
; Coprocessador:inst9|state~6            ; Lost fanout        ;
; VGAController:inst|state~2             ; Lost fanout        ;
; VGAController:inst|state~3             ; Lost fanout        ;
; Total Number of Removed Registers = 13 ;                    ;
+----------------------------------------+--------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 155   ;
; Number of registers using Synchronous Clear  ; 17    ;
; Number of registers using Synchronous Load   ; 17    ;
; Number of registers using Asynchronous Clear ; 0     ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 108   ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+--------------------------------------------------+
; Inverted Register Statistics                     ;
+----------------------------------------+---------+
; Inverted Register                      ; Fan out ;
+----------------------------------------+---------+
; Coprocessador:inst9|contador[0]        ; 11      ;
; Coprocessador:inst9|contador[6]        ; 10      ;
; Coprocessador:inst9|linhaatual[6]      ; 3       ;
; Coprocessador:inst9|posvizinho[0]      ; 2       ;
; Total number of inverted registers = 4 ;         ;
+----------------------------------------+---------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                          ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-------------------------------------------+
; 3:1                ; 10 bits   ; 20 LEs        ; 20 LEs               ; 0 LEs                  ; Yes        ; |PBL3V2|Coprocessador:inst9|contador[7]   ;
; 9:1                ; 11 bits   ; 66 LEs        ; 44 LEs               ; 22 LEs                 ; Yes        ; |PBL3V2|Coprocessador:inst9|posvizinho[1] ;
; 4:1                ; 7 bits    ; 14 LEs        ; 7 LEs                ; 7 LEs                  ; Yes        ; |PBL3V2|Coprocessador:inst9|vizinho[5][5] ;
; 4:1                ; 7 bits    ; 14 LEs        ; 7 LEs                ; 7 LEs                  ; Yes        ; |PBL3V2|Coprocessador:inst9|vizinho[4][6] ;
; 4:1                ; 7 bits    ; 14 LEs        ; 7 LEs                ; 7 LEs                  ; Yes        ; |PBL3V2|Coprocessador:inst9|vizinho[3][6] ;
; 4:1                ; 7 bits    ; 14 LEs        ; 7 LEs                ; 7 LEs                  ; Yes        ; |PBL3V2|Coprocessador:inst9|vizinho[2][5] ;
; 4:1                ; 7 bits    ; 14 LEs        ; 7 LEs                ; 7 LEs                  ; Yes        ; |PBL3V2|Coprocessador:inst9|vizinho[1][6] ;
; 4:1                ; 7 bits    ; 14 LEs        ; 7 LEs                ; 7 LEs                  ; Yes        ; |PBL3V2|Coprocessador:inst9|vizinho[0][6] ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |PBL3V2|Coprocessador:inst9|contador[0]   ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |PBL3V2|VGAController:inst|pixel[1]       ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-------------------------------------------+


+-------------------------------------------------------------------------------------------------------+
; Source assignments for ram2port:inst11|altsyncram:altsyncram_component|altsyncram_67l1:auto_generated ;
+---------------------------------+--------------------+------+-----------------------------------------+
; Assignment                      ; Value              ; From ; To                                      ;
+---------------------------------+--------------------+------+-----------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                       ;
+---------------------------------+--------------------+------+-----------------------------------------+


+---------------------------------------------------------------------------------------------------------------+
; Source assignments for memoria_coprocess:inst1|altsyncram:altsyncram_component|altsyncram_f2q1:auto_generated ;
+---------------------------------+--------------------+------+-------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                              ;
+---------------------------------+--------------------+------+-------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                               ;
+---------------------------------+--------------------+------+-------------------------------------------------+


+-----------------------------------------------------------------+
; Parameter Settings for User Entity Instance: VGAController:inst ;
+----------------+-------+----------------------------------------+
; Parameter Name ; Value ; Type                                   ;
+----------------+-------+----------------------------------------+
; NOVO_DADO      ; 00    ; Unsigned Binary                        ;
; FIM            ; 01    ; Unsigned Binary                        ;
+----------------+-------+----------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ram2port:inst11|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+----------------------------------+
; Parameter Name                     ; Value                ; Type                             ;
+------------------------------------+----------------------+----------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                          ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                       ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                     ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                     ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                   ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                          ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                          ;
; WIDTH_A                            ; 1                    ; Signed Integer                   ;
; WIDTHAD_A                          ; 12                   ; Signed Integer                   ;
; NUMWORDS_A                         ; 4096                 ; Signed Integer                   ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                          ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                          ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                          ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                          ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                          ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                          ;
; WIDTH_B                            ; 1                    ; Signed Integer                   ;
; WIDTHAD_B                          ; 12                   ; Signed Integer                   ;
; NUMWORDS_B                         ; 4096                 ; Signed Integer                   ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                          ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                          ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                          ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                          ;
; OUTDATA_REG_B                      ; CLOCK1               ; Untyped                          ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                          ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                          ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                          ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                          ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                          ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                          ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                          ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                   ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                          ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                          ;
; BYTE_SIZE                          ; 8                    ; Untyped                          ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                          ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                          ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                          ;
; INIT_FILE                          ; UNUSED               ; Untyped                          ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                          ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                          ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                          ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                          ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                          ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                          ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                          ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                          ;
; ENABLE_ECC                         ; FALSE                ; Untyped                          ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                          ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                          ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped                          ;
; CBXI_PARAMETER                     ; altsyncram_67l1      ; Untyped                          ;
+------------------------------------+----------------------+----------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Coprocessador:inst9 ;
+----------------+-------+-----------------------------------------+
; Parameter Name ; Value ; Type                                    ;
+----------------+-------+-----------------------------------------+
; VIZINHO        ; 00000 ; Unsigned Binary                         ;
; CALCULAR_1     ; 00001 ; Unsigned Binary                         ;
; CALCULAR_2     ; 00010 ; Unsigned Binary                         ;
; CALCULAR_3     ; 00011 ; Unsigned Binary                         ;
; MANDAR_PIXEL   ; 00100 ; Unsigned Binary                         ;
; FIM            ; 11111 ; Unsigned Binary                         ;
+----------------+-------+-----------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: memoria_coprocess:inst1|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+------------------------------------------+
; Parameter Name                     ; Value                ; Type                                     ;
+------------------------------------+----------------------+------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                  ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                               ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                             ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                             ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                           ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                  ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                  ;
; WIDTH_A                            ; 8                    ; Signed Integer                           ;
; WIDTHAD_A                          ; 12                   ; Signed Integer                           ;
; NUMWORDS_A                         ; 4096                 ; Signed Integer                           ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                  ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                  ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                  ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                  ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                  ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                  ;
; WIDTH_B                            ; 8                    ; Signed Integer                           ;
; WIDTHAD_B                          ; 12                   ; Signed Integer                           ;
; NUMWORDS_B                         ; 4096                 ; Signed Integer                           ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                  ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                  ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                  ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                  ;
; OUTDATA_REG_B                      ; CLOCK0               ; Untyped                                  ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                  ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                  ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                  ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                  ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                  ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                  ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                  ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                           ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                  ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                  ;
; BYTE_SIZE                          ; 8                    ; Untyped                                  ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                  ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                  ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                  ;
; INIT_FILE                          ; coprocess.mif        ; Untyped                                  ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                  ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                  ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                  ;
; CLOCK_ENABLE_INPUT_B               ; BYPASS               ; Untyped                                  ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                  ;
; CLOCK_ENABLE_OUTPUT_B              ; BYPASS               ; Untyped                                  ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                  ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                  ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                  ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                  ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                  ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped                                  ;
; CBXI_PARAMETER                     ; altsyncram_f2q1      ; Untyped                                  ;
+------------------------------------+----------------------+------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                                    ;
+-------------------------------------------+---------------------------------------------------------+
; Name                                      ; Value                                                   ;
+-------------------------------------------+---------------------------------------------------------+
; Number of entity instances                ; 2                                                       ;
; Entity Instance                           ; ram2port:inst11|altsyncram:altsyncram_component         ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                               ;
;     -- WIDTH_A                            ; 1                                                       ;
;     -- NUMWORDS_A                         ; 4096                                                    ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                            ;
;     -- WIDTH_B                            ; 1                                                       ;
;     -- NUMWORDS_B                         ; 4096                                                    ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                  ;
;     -- OUTDATA_REG_B                      ; CLOCK1                                                  ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                    ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                               ;
; Entity Instance                           ; memoria_coprocess:inst1|altsyncram:altsyncram_component ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                               ;
;     -- WIDTH_A                            ; 8                                                       ;
;     -- NUMWORDS_A                         ; 4096                                                    ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                            ;
;     -- WIDTH_B                            ; 8                                                       ;
;     -- NUMWORDS_B                         ; 4096                                                    ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                  ;
;     -- OUTDATA_REG_B                      ; CLOCK0                                                  ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                    ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                               ;
+-------------------------------------------+---------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "VGAController:inst|hvsync_generator:hvsync"                                                                   ;
+-----------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                                                  ;
+-----------+--------+----------+----------------------------------------------------------------------------------------------------------+
; zerar     ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                      ;
; contadorX ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; contadorY ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+-----------+--------+----------+----------------------------------------------------------------------------------------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:01     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit Analysis & Synthesis
    Info: Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition
    Info: Processing started: Wed Aug 08 15:20:15 2018
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off PBL3 -c PBL3
Warning (20028): Parallel compilation is not licensed and has been disabled
Info (12021): Found 1 design units, including 1 entities, in source file concertar_nome_3.v
    Info (12023): Found entity 1: Concertar_nome_3
Info (12021): Found 1 design units, including 1 entities, in source file concertar_nome_2.v
    Info (12023): Found entity 1: Concertar_nome_2
Warning (10229): Verilog HDL Expression warning at Coprocessador_2.v(30): truncated literal to match 5 bits
Info (12021): Found 1 design units, including 1 entities, in source file coprocessador_2.v
    Info (12023): Found entity 1: Coprocessador_2
Info (12021): Found 1 design units, including 1 entities, in source file escrever.v
    Info (12023): Found entity 1: Escrever
Info (12021): Found 1 design units, including 1 entities, in source file vgacontroller.v
    Info (12023): Found entity 1: VGAController
Info (12021): Found 1 design units, including 1 entities, in source file concertar_nome.v
    Info (12023): Found entity 1: Concertar_nome
Info (12021): Found 1 design units, including 1 entities, in source file nios/synthesis/nios.v
    Info (12023): Found entity 1: nios
Info (12021): Found 1 design units, including 1 entities, in source file nios/synthesis/submodules/nios_irq_mapper.sv
    Info (12023): Found entity 1: nios_irq_mapper
Info (12021): Found 2 design units, including 2 entities, in source file nios/synthesis/submodules/altera_merlin_arbitrator.sv
    Info (12023): Found entity 1: altera_merlin_arbitrator
    Info (12023): Found entity 2: altera_merlin_arb_adder
Info (12021): Found 1 design units, including 1 entities, in source file nios/synthesis/submodules/nios_rsp_xbar_mux.sv
    Info (12023): Found entity 1: nios_rsp_xbar_mux
Info (12021): Found 1 design units, including 1 entities, in source file nios/synthesis/submodules/nios_rsp_xbar_demux.sv
    Info (12023): Found entity 1: nios_rsp_xbar_demux
Info (12021): Found 1 design units, including 1 entities, in source file nios/synthesis/submodules/nios_cmd_xbar_mux.sv
    Info (12023): Found entity 1: nios_cmd_xbar_mux
Info (12021): Found 1 design units, including 1 entities, in source file nios/synthesis/submodules/nios_cmd_xbar_demux.sv
    Info (12023): Found entity 1: nios_cmd_xbar_demux
Info (12021): Found 1 design units, including 1 entities, in source file nios/synthesis/submodules/altera_reset_controller.v
    Info (12023): Found entity 1: altera_reset_controller
Info (12021): Found 1 design units, including 1 entities, in source file nios/synthesis/submodules/altera_reset_synchronizer.v
    Info (12023): Found entity 1: altera_reset_synchronizer
Info (12021): Found 2 design units, including 2 entities, in source file nios/synthesis/submodules/nios_id_router.sv
    Info (12023): Found entity 1: nios_id_router_default_decode
    Info (12023): Found entity 2: nios_id_router
Info (12021): Found 2 design units, including 2 entities, in source file nios/synthesis/submodules/nios_addr_router.sv
    Info (12023): Found entity 1: nios_addr_router_default_decode
    Info (12023): Found entity 2: nios_addr_router
Info (12021): Found 1 design units, including 1 entities, in source file nios/synthesis/submodules/altera_avalon_sc_fifo.v
    Info (12023): Found entity 1: altera_avalon_sc_fifo
Info (12021): Found 1 design units, including 1 entities, in source file nios/synthesis/submodules/altera_merlin_slave_agent.sv
    Info (12023): Found entity 1: altera_merlin_slave_agent
Info (12021): Found 1 design units, including 1 entities, in source file nios/synthesis/submodules/altera_merlin_burst_uncompressor.sv
    Info (12023): Found entity 1: altera_merlin_burst_uncompressor
Info (12021): Found 1 design units, including 1 entities, in source file nios/synthesis/submodules/altera_merlin_master_agent.sv
    Info (12023): Found entity 1: altera_merlin_master_agent
Info (12021): Found 1 design units, including 1 entities, in source file nios/synthesis/submodules/altera_merlin_slave_translator.sv
    Info (12023): Found entity 1: altera_merlin_slave_translator
Info (12021): Found 1 design units, including 1 entities, in source file nios/synthesis/submodules/altera_merlin_master_translator.sv
    Info (12023): Found entity 1: altera_merlin_master_translator
Info (12021): Found 1 design units, including 1 entities, in source file nios/synthesis/submodules/nios_q_in.v
    Info (12023): Found entity 1: nios_q_in
Info (12021): Found 1 design units, including 1 entities, in source file nios/synthesis/submodules/nios_wren.v
    Info (12023): Found entity 1: nios_wren
Info (12021): Found 1 design units, including 1 entities, in source file nios/synthesis/submodules/nios_wraddress.v
    Info (12023): Found entity 1: nios_wraddress
Info (12021): Found 1 design units, including 1 entities, in source file nios/synthesis/submodules/nios_data.v
    Info (12023): Found entity 1: nios_data
Info (12021): Found 5 design units, including 5 entities, in source file nios/synthesis/submodules/nios_jtag_uart_0.v
    Info (12023): Found entity 1: nios_jtag_uart_0_sim_scfifo_w
    Info (12023): Found entity 2: nios_jtag_uart_0_scfifo_w
    Info (12023): Found entity 3: nios_jtag_uart_0_sim_scfifo_r
    Info (12023): Found entity 4: nios_jtag_uart_0_scfifo_r
    Info (12023): Found entity 5: nios_jtag_uart_0
Info (12021): Found 1 design units, including 1 entities, in source file nios/synthesis/submodules/nios_onchip_memory2_0.v
    Info (12023): Found entity 1: nios_onchip_memory2_0
Info (12021): Found 21 design units, including 21 entities, in source file nios/synthesis/submodules/nios_nios2_qsys_0.v
    Info (12023): Found entity 1: nios_nios2_qsys_0_register_bank_a_module
    Info (12023): Found entity 2: nios_nios2_qsys_0_register_bank_b_module
    Info (12023): Found entity 3: nios_nios2_qsys_0_nios2_oci_debug
    Info (12023): Found entity 4: nios_nios2_qsys_0_ociram_sp_ram_module
    Info (12023): Found entity 5: nios_nios2_qsys_0_nios2_ocimem
    Info (12023): Found entity 6: nios_nios2_qsys_0_nios2_avalon_reg
    Info (12023): Found entity 7: nios_nios2_qsys_0_nios2_oci_break
    Info (12023): Found entity 8: nios_nios2_qsys_0_nios2_oci_xbrk
    Info (12023): Found entity 9: nios_nios2_qsys_0_nios2_oci_dbrk
    Info (12023): Found entity 10: nios_nios2_qsys_0_nios2_oci_itrace
    Info (12023): Found entity 11: nios_nios2_qsys_0_nios2_oci_td_mode
    Info (12023): Found entity 12: nios_nios2_qsys_0_nios2_oci_dtrace
    Info (12023): Found entity 13: nios_nios2_qsys_0_nios2_oci_compute_tm_count
    Info (12023): Found entity 14: nios_nios2_qsys_0_nios2_oci_fifowp_inc
    Info (12023): Found entity 15: nios_nios2_qsys_0_nios2_oci_fifocount_inc
    Info (12023): Found entity 16: nios_nios2_qsys_0_nios2_oci_fifo
    Info (12023): Found entity 17: nios_nios2_qsys_0_nios2_oci_pib
    Info (12023): Found entity 18: nios_nios2_qsys_0_nios2_oci_im
    Info (12023): Found entity 19: nios_nios2_qsys_0_nios2_performance_monitors
    Info (12023): Found entity 20: nios_nios2_qsys_0_nios2_oci
    Info (12023): Found entity 21: nios_nios2_qsys_0
Info (12021): Found 1 design units, including 1 entities, in source file nios/synthesis/submodules/nios_nios2_qsys_0_jtag_debug_module_sysclk.v
    Info (12023): Found entity 1: nios_nios2_qsys_0_jtag_debug_module_sysclk
Info (12021): Found 1 design units, including 1 entities, in source file nios/synthesis/submodules/nios_nios2_qsys_0_jtag_debug_module_tck.v
    Info (12023): Found entity 1: nios_nios2_qsys_0_jtag_debug_module_tck
Info (12021): Found 1 design units, including 1 entities, in source file nios/synthesis/submodules/nios_nios2_qsys_0_jtag_debug_module_wrapper.v
    Info (12023): Found entity 1: nios_nios2_qsys_0_jtag_debug_module_wrapper
Info (12021): Found 1 design units, including 1 entities, in source file nios/synthesis/submodules/nios_nios2_qsys_0_oci_test_bench.v
    Info (12023): Found entity 1: nios_nios2_qsys_0_oci_test_bench
Info (12021): Found 1 design units, including 1 entities, in source file nios/synthesis/submodules/nios_nios2_qsys_0_test_bench.v
    Info (12023): Found entity 1: nios_nios2_qsys_0_test_bench
Warning (10229): Verilog HDL Expression warning at Coprocessador.v(30): truncated literal to match 5 bits
Info (12021): Found 1 design units, including 1 entities, in source file coprocessador.v
    Info (12023): Found entity 1: Coprocessador
Info (12021): Found 1 design units, including 1 entities, in source file hvsync_generator.v
    Info (12023): Found entity 1: hvsync_generator
Info (12021): Found 1 design units, including 1 entities, in source file ram2port.v
    Info (12023): Found entity 1: ram2port
Info (12021): Found 1 design units, including 1 entities, in source file pbl3.bdf
    Info (12023): Found entity 1: PBL3
Info (12021): Found 1 design units, including 1 entities, in source file output_files/pbl3_final.bdf
    Info (12023): Found entity 1: PBL3_Final
Info (12021): Found 1 design units, including 1 entities, in source file memoria_coprocess.v
    Info (12023): Found entity 1: memoria_coprocess
Info (12021): Found 1 design units, including 1 entities, in source file pbl3v2.bdf
    Info (12023): Found entity 1: PBL3V2
Info (12021): Found 1 design units, including 1 entities, in source file teste_escrita.bdf
    Info (12023): Found entity 1: Teste_Escrita
Info (12021): Found 1 design units, including 1 entities, in source file teste8bits.bdf
    Info (12023): Found entity 1: Teste8bits
Info (12021): Found 1 design units, including 1 entities, in source file memoria_compatilhada.v
    Info (12023): Found entity 1: memoria_compatilhada
Info (12021): Found 1 design units, including 1 entities, in source file pbl3final2.bdf
    Info (12023): Found entity 1: PBL3FINAL2
Warning (10236): Verilog HDL Implicit Net warning at VGAController.v(28): created implicit net for "ENABLE"
Warning (10037): Verilog HDL or VHDL warning at nios_nios2_qsys_0.v(1567): conditional expression evaluates to a constant
Warning (10037): Verilog HDL or VHDL warning at nios_nios2_qsys_0.v(1569): conditional expression evaluates to a constant
Warning (10037): Verilog HDL or VHDL warning at nios_nios2_qsys_0.v(1725): conditional expression evaluates to a constant
Warning (10037): Verilog HDL or VHDL warning at nios_nios2_qsys_0.v(2553): conditional expression evaluates to a constant
Info (12127): Elaborating entity "PBL3V2" for the top level hierarchy
Info (12128): Elaborating entity "VGAController" for hierarchy "VGAController:inst"
Warning (10036): Verilog HDL or VHDL warning at VGAController.v(28): object "ENABLE" assigned a value but never read
Warning (10230): Verilog HDL assignment warning at VGAController.v(48): truncated value with size 32 to match size of target (12)
Warning (10235): Verilog HDL Always Construct warning at VGAController.v(59): variable "contadorX" is read inside the Always Construct but isn't in the Always Construct's Event Control
Warning (10235): Verilog HDL Always Construct warning at VGAController.v(60): variable "inDisplayArea" is read inside the Always Construct but isn't in the Always Construct's Event Control
Warning (10235): Verilog HDL Always Construct warning at VGAController.v(61): variable "frame_imagem" is read inside the Always Construct but isn't in the Always Construct's Event Control
Warning (10235): Verilog HDL Always Construct warning at VGAController.v(62): variable "q" is read inside the Always Construct but isn't in the Always Construct's Event Control
Info (12128): Elaborating entity "hvsync_generator" for hierarchy "VGAController:inst|hvsync_generator:hvsync"
Warning (10230): Verilog HDL assignment warning at hvsync_generator.v(21): truncated value with size 32 to match size of target (10)
Warning (10230): Verilog HDL assignment warning at hvsync_generator.v(30): truncated value with size 32 to match size of target (9)
Info (12128): Elaborating entity "ram2port" for hierarchy "ram2port:inst11"
Info (12128): Elaborating entity "altsyncram" for hierarchy "ram2port:inst11|altsyncram:altsyncram_component"
Info (12130): Elaborated megafunction instantiation "ram2port:inst11|altsyncram:altsyncram_component"
Info (12133): Instantiated megafunction "ram2port:inst11|altsyncram:altsyncram_component" with the following parameter:
    Info (12134): Parameter "address_aclr_b" = "NONE"
    Info (12134): Parameter "address_reg_b" = "CLOCK1"
    Info (12134): Parameter "clock_enable_input_a" = "NORMAL"
    Info (12134): Parameter "clock_enable_input_b" = "NORMAL"
    Info (12134): Parameter "clock_enable_output_b" = "NORMAL"
    Info (12134): Parameter "intended_device_family" = "Cyclone IV E"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "4096"
    Info (12134): Parameter "numwords_b" = "4096"
    Info (12134): Parameter "operation_mode" = "DUAL_PORT"
    Info (12134): Parameter "outdata_aclr_b" = "NONE"
    Info (12134): Parameter "outdata_reg_b" = "CLOCK1"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "widthad_a" = "12"
    Info (12134): Parameter "widthad_b" = "12"
    Info (12134): Parameter "width_a" = "1"
    Info (12134): Parameter "width_b" = "1"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_67l1.tdf
    Info (12023): Found entity 1: altsyncram_67l1
Info (12128): Elaborating entity "altsyncram_67l1" for hierarchy "ram2port:inst11|altsyncram:altsyncram_component|altsyncram_67l1:auto_generated"
Info (12128): Elaborating entity "Coprocessador" for hierarchy "Coprocessador:inst9"
Warning (10230): Verilog HDL assignment warning at Coprocessador.v(41): truncated value with size 32 to match size of target (12)
Warning (10230): Verilog HDL assignment warning at Coprocessador.v(43): truncated value with size 32 to match size of target (12)
Warning (10230): Verilog HDL assignment warning at Coprocessador.v(45): truncated value with size 32 to match size of target (12)
Warning (10230): Verilog HDL assignment warning at Coprocessador.v(47): truncated value with size 32 to match size of target (12)
Warning (10230): Verilog HDL assignment warning at Coprocessador.v(49): truncated value with size 32 to match size of target (12)
Warning (10230): Verilog HDL assignment warning at Coprocessador.v(52): truncated value with size 32 to match size of target (12)
Warning (10230): Verilog HDL assignment warning at Coprocessador.v(54): truncated value with size 32 to match size of target (12)
Warning (10230): Verilog HDL assignment warning at Coprocessador.v(62): truncated value with size 32 to match size of target (3)
Warning (10230): Verilog HDL assignment warning at Coprocessador.v(130): truncated value with size 32 to match size of target (12)
Warning (10230): Verilog HDL assignment warning at Coprocessador.v(131): truncated value with size 32 to match size of target (12)
Warning (10230): Verilog HDL assignment warning at Coprocessador.v(133): truncated value with size 32 to match size of target (12)
Info (10264): Verilog HDL Case Statement information at Coprocessador.v(33): all case item expressions in this case statement are onehot
Warning (10235): Verilog HDL Always Construct warning at Coprocessador.v(148): variable "posvizinho" is read inside the Always Construct but isn't in the Always Construct's Event Control
Warning (10235): Verilog HDL Always Construct warning at Coprocessador.v(165): variable "dado_final" is read inside the Always Construct but isn't in the Always Construct's Event Control
Warning (10235): Verilog HDL Always Construct warning at Coprocessador.v(170): variable "contador" is read inside the Always Construct but isn't in the Always Construct's Event Control
Warning (10230): Verilog HDL assignment warning at Coprocessador.v(170): truncated value with size 32 to match size of target (12)
Warning (10240): Verilog HDL Always Construct warning at Coprocessador.v(144): inferring latch(es) for variable "rdaddress", which holds its previous value in one or more paths through the always construct
Warning (10240): Verilog HDL Always Construct warning at Coprocessador.v(144): inferring latch(es) for variable "enable", which holds its previous value in one or more paths through the always construct
Warning (10240): Verilog HDL Always Construct warning at Coprocessador.v(144): inferring latch(es) for variable "pixel", which holds its previous value in one or more paths through the always construct
Warning (10240): Verilog HDL Always Construct warning at Coprocessador.v(144): inferring latch(es) for variable "wraddress", which holds its previous value in one or more paths through the always construct
Warning (10240): Verilog HDL Always Construct warning at Coprocessador.v(144): inferring latch(es) for variable "fim", which holds its previous value in one or more paths through the always construct
Info (10041): Inferred latch for "fim" at Coprocessador.v(144)
Info (10041): Inferred latch for "wraddress[0]" at Coprocessador.v(144)
Info (10041): Inferred latch for "wraddress[1]" at Coprocessador.v(144)
Info (10041): Inferred latch for "wraddress[2]" at Coprocessador.v(144)
Info (10041): Inferred latch for "wraddress[3]" at Coprocessador.v(144)
Info (10041): Inferred latch for "wraddress[4]" at Coprocessador.v(144)
Info (10041): Inferred latch for "wraddress[5]" at Coprocessador.v(144)
Info (10041): Inferred latch for "wraddress[6]" at Coprocessador.v(144)
Info (10041): Inferred latch for "wraddress[7]" at Coprocessador.v(144)
Info (10041): Inferred latch for "wraddress[8]" at Coprocessador.v(144)
Info (10041): Inferred latch for "wraddress[9]" at Coprocessador.v(144)
Info (10041): Inferred latch for "wraddress[10]" at Coprocessador.v(144)
Info (10041): Inferred latch for "wraddress[11]" at Coprocessador.v(144)
Info (10041): Inferred latch for "pixel" at Coprocessador.v(144)
Info (10041): Inferred latch for "enable" at Coprocessador.v(144)
Info (10041): Inferred latch for "rdaddress[0]" at Coprocessador.v(144)
Info (10041): Inferred latch for "rdaddress[1]" at Coprocessador.v(144)
Info (10041): Inferred latch for "rdaddress[2]" at Coprocessador.v(144)
Info (10041): Inferred latch for "rdaddress[3]" at Coprocessador.v(144)
Info (10041): Inferred latch for "rdaddress[4]" at Coprocessador.v(144)
Info (10041): Inferred latch for "rdaddress[5]" at Coprocessador.v(144)
Info (10041): Inferred latch for "rdaddress[6]" at Coprocessador.v(144)
Info (10041): Inferred latch for "rdaddress[7]" at Coprocessador.v(144)
Info (10041): Inferred latch for "rdaddress[8]" at Coprocessador.v(144)
Info (10041): Inferred latch for "rdaddress[9]" at Coprocessador.v(144)
Info (10041): Inferred latch for "rdaddress[10]" at Coprocessador.v(144)
Info (10041): Inferred latch for "rdaddress[11]" at Coprocessador.v(144)
Info (12128): Elaborating entity "memoria_coprocess" for hierarchy "memoria_coprocess:inst1"
Info (12128): Elaborating entity "altsyncram" for hierarchy "memoria_coprocess:inst1|altsyncram:altsyncram_component"
Info (12130): Elaborated megafunction instantiation "memoria_coprocess:inst1|altsyncram:altsyncram_component"
Info (12133): Instantiated megafunction "memoria_coprocess:inst1|altsyncram:altsyncram_component" with the following parameter:
    Info (12134): Parameter "address_aclr_b" = "NONE"
    Info (12134): Parameter "address_reg_b" = "CLOCK0"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_input_b" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_b" = "BYPASS"
    Info (12134): Parameter "init_file" = "coprocess.mif"
    Info (12134): Parameter "intended_device_family" = "Cyclone IV E"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "4096"
    Info (12134): Parameter "numwords_b" = "4096"
    Info (12134): Parameter "operation_mode" = "DUAL_PORT"
    Info (12134): Parameter "outdata_aclr_b" = "NONE"
    Info (12134): Parameter "outdata_reg_b" = "CLOCK0"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
    Info (12134): Parameter "widthad_a" = "12"
    Info (12134): Parameter "widthad_b" = "12"
    Info (12134): Parameter "width_a" = "8"
    Info (12134): Parameter "width_b" = "8"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_f2q1.tdf
    Info (12023): Found entity 1: altsyncram_f2q1
Info (12128): Elaborating entity "altsyncram_f2q1" for hierarchy "memoria_coprocess:inst1|altsyncram:altsyncram_component|altsyncram_f2q1:auto_generated"
Warning (12241): 1 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Info (286030): Timing-Driven Synthesis is running
Info (17049): 13 registers lost all their fanouts during netlist optimizations.
Warning (20013): Ignored assignments for entity "altera_avalon_sc_fifo" -- entity does not exist in design
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_avalon_sc_fifo -entity altera_avalon_sc_fifo -qip nios/synthesis/nios.qip -library nios was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_VERSION 13.0 -entity altera_avalon_sc_fifo -qip nios/synthesis/nios.qip -library nios was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_ENV Qsys -entity altera_avalon_sc_fifo -qip nios/synthesis/nios.qip -library nios was ignored
Warning (20013): Ignored assignments for entity "altera_merlin_master_agent" -- entity does not exist in design
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_merlin_master_agent -entity altera_merlin_master_agent -qip nios/synthesis/nios.qip -library nios was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_VERSION 13.0 -entity altera_merlin_master_agent -qip nios/synthesis/nios.qip -library nios was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_ENV Qsys -entity altera_merlin_master_agent -qip nios/synthesis/nios.qip -library nios was ignored
Warning (20013): Ignored assignments for entity "altera_merlin_master_translator" -- entity does not exist in design
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_merlin_master_translator -entity altera_merlin_master_translator -qip nios/synthesis/nios.qip -library nios was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_VERSION 13.0 -entity altera_merlin_master_translator -qip nios/synthesis/nios.qip -library nios was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_ENV Qsys -entity altera_merlin_master_translator -qip nios/synthesis/nios.qip -library nios was ignored
Warning (20013): Ignored assignments for entity "altera_merlin_slave_agent" -- entity does not exist in design
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_merlin_slave_agent -entity altera_merlin_slave_agent -qip nios/synthesis/nios.qip -library nios was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_VERSION 13.0 -entity altera_merlin_slave_agent -qip nios/synthesis/nios.qip -library nios was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_ENV Qsys -entity altera_merlin_slave_agent -qip nios/synthesis/nios.qip -library nios was ignored
Warning (20013): Ignored assignments for entity "altera_merlin_slave_translator" -- entity does not exist in design
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_merlin_slave_translator -entity altera_merlin_slave_translator -qip nios/synthesis/nios.qip -library nios was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_VERSION 13.0 -entity altera_merlin_slave_translator -qip nios/synthesis/nios.qip -library nios was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_ENV Qsys -entity altera_merlin_slave_translator -qip nios/synthesis/nios.qip -library nios was ignored
Warning (20013): Ignored assignments for entity "altera_reset_controller" -- entity does not exist in design
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_reset_controller -entity altera_reset_controller -qip nios/synthesis/nios.qip -library nios was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_VERSION 13.0 -entity altera_reset_controller -qip nios/synthesis/nios.qip -library nios was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_ENV Qsys -entity altera_reset_controller -qip nios/synthesis/nios.qip -library nios was ignored
Warning (20013): Ignored assignments for entity "nios" -- entity does not exist in design
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_NAME Qsys -entity nios -qip nios/synthesis/nios.qip -library nios was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_VERSION 13.0sp1 -entity nios -qip nios/synthesis/nios.qip -library nios was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_ENV Qsys -entity nios -qip nios/synthesis/nios.qip -library nios was ignored
    Warning (20014): Assignment for entity set_global_assignment -name SLD_INFO "QSYS_NAME nios HAS_SOPCINFO 1 GENERATION_ID 1533683549" -entity nios -qip nios/synthesis/nios.qip -library nios was ignored
Warning (20013): Ignored assignments for entity "nios_addr_router" -- entity does not exist in design
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_merlin_router -entity nios_addr_router -qip nios/synthesis/nios.qip -library nios was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_VERSION 13.0 -entity nios_addr_router -qip nios/synthesis/nios.qip -library nios was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_ENV Qsys -entity nios_addr_router -qip nios/synthesis/nios.qip -library nios was ignored
Warning (20013): Ignored assignments for entity "nios_cmd_xbar_demux" -- entity does not exist in design
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_merlin_demultiplexer -entity nios_cmd_xbar_demux -qip nios/synthesis/nios.qip -library nios was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_VERSION 13.0 -entity nios_cmd_xbar_demux -qip nios/synthesis/nios.qip -library nios was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_ENV Qsys -entity nios_cmd_xbar_demux -qip nios/synthesis/nios.qip -library nios was ignored
Warning (20013): Ignored assignments for entity "nios_cmd_xbar_mux" -- entity does not exist in design
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_merlin_multiplexer -entity nios_cmd_xbar_mux -qip nios/synthesis/nios.qip -library nios was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_VERSION 13.0 -entity nios_cmd_xbar_mux -qip nios/synthesis/nios.qip -library nios was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_ENV Qsys -entity nios_cmd_xbar_mux -qip nios/synthesis/nios.qip -library nios was ignored
Warning (20013): Ignored assignments for entity "nios_data" -- entity does not exist in design
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_avalon_pio -entity nios_data -qip nios/synthesis/nios.qip -library nios was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_VERSION 13.0.1.99.2 -entity nios_data -qip nios/synthesis/nios.qip -library nios was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_ENV Qsys -entity nios_data -qip nios/synthesis/nios.qip -library nios was ignored
Warning (20013): Ignored assignments for entity "nios_id_router" -- entity does not exist in design
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_merlin_router -entity nios_id_router -qip nios/synthesis/nios.qip -library nios was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_VERSION 13.0 -entity nios_id_router -qip nios/synthesis/nios.qip -library nios was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_ENV Qsys -entity nios_id_router -qip nios/synthesis/nios.qip -library nios was ignored
Warning (20013): Ignored assignments for entity "nios_irq_mapper" -- entity does not exist in design
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_irq_mapper -entity nios_irq_mapper -qip nios/synthesis/nios.qip -library nios was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_VERSION 13.0 -entity nios_irq_mapper -qip nios/synthesis/nios.qip -library nios was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_ENV Qsys -entity nios_irq_mapper -qip nios/synthesis/nios.qip -library nios was ignored
Warning (20013): Ignored assignments for entity "nios_jtag_uart_0" -- entity does not exist in design
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_avalon_jtag_uart -entity nios_jtag_uart_0 -qip nios/synthesis/nios.qip -library nios was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_VERSION 13.0.1.99.2 -entity nios_jtag_uart_0 -qip nios/synthesis/nios.qip -library nios was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_ENV Qsys -entity nios_jtag_uart_0 -qip nios/synthesis/nios.qip -library nios was ignored
Warning (20013): Ignored assignments for entity "nios_nios2_qsys_0" -- entity does not exist in design
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_nios2_qsys -entity nios_nios2_qsys_0 -qip nios/synthesis/nios.qip -library nios was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_VERSION 13.0 -entity nios_nios2_qsys_0 -qip nios/synthesis/nios.qip -library nios was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_ENV Qsys -entity nios_nios2_qsys_0 -qip nios/synthesis/nios.qip -library nios was ignored
Warning (20013): Ignored assignments for entity "nios_onchip_memory2_0" -- entity does not exist in design
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_avalon_onchip_memory2 -entity nios_onchip_memory2_0 -qip nios/synthesis/nios.qip -library nios was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_VERSION 13.0.1.99.2 -entity nios_onchip_memory2_0 -qip nios/synthesis/nios.qip -library nios was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_ENV Qsys -entity nios_onchip_memory2_0 -qip nios/synthesis/nios.qip -library nios was ignored
Warning (20013): Ignored assignments for entity "nios_q_in" -- entity does not exist in design
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_avalon_pio -entity nios_q_in -qip nios/synthesis/nios.qip -library nios was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_VERSION 13.0.1.99.2 -entity nios_q_in -qip nios/synthesis/nios.qip -library nios was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_ENV Qsys -entity nios_q_in -qip nios/synthesis/nios.qip -library nios was ignored
Warning (20013): Ignored assignments for entity "nios_rsp_xbar_demux" -- entity does not exist in design
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_merlin_demultiplexer -entity nios_rsp_xbar_demux -qip nios/synthesis/nios.qip -library nios was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_VERSION 13.0 -entity nios_rsp_xbar_demux -qip nios/synthesis/nios.qip -library nios was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_ENV Qsys -entity nios_rsp_xbar_demux -qip nios/synthesis/nios.qip -library nios was ignored
Warning (20013): Ignored assignments for entity "nios_rsp_xbar_mux" -- entity does not exist in design
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_merlin_multiplexer -entity nios_rsp_xbar_mux -qip nios/synthesis/nios.qip -library nios was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_VERSION 13.0 -entity nios_rsp_xbar_mux -qip nios/synthesis/nios.qip -library nios was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_ENV Qsys -entity nios_rsp_xbar_mux -qip nios/synthesis/nios.qip -library nios was ignored
Warning (20013): Ignored assignments for entity "nios_wraddress" -- entity does not exist in design
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_avalon_pio -entity nios_wraddress -qip nios/synthesis/nios.qip -library nios was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_VERSION 13.0.1.99.2 -entity nios_wraddress -qip nios/synthesis/nios.qip -library nios was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_ENV Qsys -entity nios_wraddress -qip nios/synthesis/nios.qip -library nios was ignored
Warning (20013): Ignored assignments for entity "nios_wren" -- entity does not exist in design
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_avalon_pio -entity nios_wren -qip nios/synthesis/nios.qip -library nios was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_VERSION 13.0.1.99.2 -entity nios_wren -qip nios/synthesis/nios.qip -library nios was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_ENV Qsys -entity nios_wren -qip nios/synthesis/nios.qip -library nios was ignored
Info (144001): Generated suppressed messages file C:/altera/13.0sp1/PBLV1000/output_files/PBL3.map.smsg
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Info (21057): Implemented 429 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 21 input pins
    Info (21059): Implemented 17 output pins
    Info (21061): Implemented 382 logic cells
    Info (21064): Implemented 9 RAM segments
Info: Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 122 warnings
    Info: Peak virtual memory: 4645 megabytes
    Info: Processing ended: Wed Aug 08 15:20:19 2018
    Info: Elapsed time: 00:00:04
    Info: Total CPU time (on all processors): 00:00:03


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in C:/altera/13.0sp1/PBLV1000/output_files/PBL3.map.smsg.


