;redcode
;assert 1
	SPL 0, <753
	CMP -233, <-120
	MOV -1, <-20
	MOV -16, <-20
	DJN -1, @-20
	SUB 12, 92
	SUB @126, @106
	DJN -1, @-20
	DJN -1, @-20
	DJN -1, @-20
	DJN -1, @-20
	SUB @126, @106
	ADD 270, 981
	SUB @126, @106
	SUB @121, 103
	DAT #30, #21
	ADD #62, @200
	SUB -207, <-120
	SUB -207, <-120
	SUB #0, @2
	SPL 621
	SUB @121, 103
	DJN -1, @-20
	SLT -4, <-20
	SUB @121, 103
	SUB @-127, 100
	JMN -207, @-120
	SLT -4, <-20
	SUB #-30, 9
	SLT @0, 7
	SPL 0, <753
	SLT -0, @2
	SUB @124, 101
	DAT #30, #21
	JMZ 30, 21
	SPL 0, <353
	SPL <0, <7
	SPL 0, <353
	JMN -207, @-120
	DAT #30, #21
	SUB @124, 101
	SUB @121, 103
	SLT @0, 7
	SPL 0, <753
	SPL <0, <7
	DJN -1, @-20
	DJN -1, @-20
	CMP -207, <-120
	CMP -233, <-120
	SPL 0, <753
