// Seed: 1833934638
module module_0 (
    id_1,
    id_2,
    id_3
);
  input wire id_3;
  inout wire id_2;
  input wire id_1;
  assign id_2 = id_2;
  module_2 modCall_1 ();
  tri id_4 = 1;
endmodule
module module_1 (
    id_1,
    id_2
);
  inout wire id_2;
  inout wire id_1;
  assign id_2 = 1;
  assign id_1 = id_2 != 1;
  module_0 modCall_1 (
      id_2,
      id_1,
      id_1
  );
endmodule
module module_2 ();
  final $display(id_1);
  wire id_2, id_3;
  generate
    assign id_1 = id_1;
  endgenerate
endmodule
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    module_3,
    id_5
);
  input wire id_6;
  output wire id_5;
  input wire id_4;
  inout wire id_3;
  inout wire id_2;
  input wire id_1;
  integer id_7;
  and primCall (id_2, id_3, id_4, id_7);
  module_2 modCall_1 ();
  logic [7:0] id_8 = id_8[1'b0];
endmodule
