// Seed: 140399325
module module_0 (
    id_1,
    id_2
);
  inout wire id_2;
  inout wire id_1;
  assign id_2 = 1;
  assign module_1.id_4 = 0;
endmodule
module module_1 (
    output tri1 id_0,
    input uwire id_1,
    output tri id_2,
    input wor id_3,
    output supply1 id_4,
    input tri1 id_5,
    input tri1 id_6,
    output uwire id_7
);
  wire id_9;
  module_0 modCall_1 (
      id_9,
      id_9
  );
  assign id_7 = 1'b0;
  xor primCall (id_2, id_5, id_6);
endmodule
module module_2 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  input wire id_6;
  input wire id_5;
  output wire id_4;
  output wire id_3;
  inout wire id_2;
  input wire id_1;
  always disable id_7;
  module_0 modCall_1 (
      id_7,
      id_2
  );
endmodule
