{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1718065425418 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Elaboration Quartus Prime " "Running Quartus Prime Analysis & Elaboration" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition " "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1718065425418 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Jun 10 18:23:45 2024 " "Processing started: Mon Jun 10 18:23:45 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1718065425418 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Design Software" 0 -1 1718065425418 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off CPU_Final -c CPU_Final --analysis_and_elaboration " "Command: quartus_map --read_settings_files=on --write_settings_files=off CPU_Final -c CPU_Final --analysis_and_elaboration" {  } {  } 0 0 "Command: %1!s!" 0 0 "Design Software" 0 -1 1718065425419 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Design Software" 0 -1 1718065425914 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "12 12 " "Parallel compilation is enabled and will use 12 of the 12 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Design Software" 0 -1 1718065425914 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.v 1 1 " "Found 1 design units, including 1 entities, in source file alu.v" { { "Info" "ISGN_ENTITY_NAME" "1 ALU " "Found entity 1: ALU" {  } { { "ALU.v" "" { Text "C:/Users/artur/OneDrive/Desktop/CPU_Final/ALU.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718065436394 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1718065436394 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ram.v 1 1 " "Found 1 design units, including 1 entities, in source file ram.v" { { "Info" "ISGN_ENTITY_NAME" "1 RAM " "Found entity 1: RAM" {  } { { "RAM.v" "" { Text "C:/Users/artur/OneDrive/Desktop/CPU_Final/RAM.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718065436399 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1718065436399 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "registerfile.v 1 1 " "Found 1 design units, including 1 entities, in source file registerfile.v" { { "Info" "ISGN_ENTITY_NAME" "1 RegisterFile " "Found entity 1: RegisterFile" {  } { { "RegisterFile.v" "" { Text "C:/Users/artur/OneDrive/Desktop/CPU_Final/RegisterFile.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718065436402 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1718065436402 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu.v 1 1 " "Found 1 design units, including 1 entities, in source file cpu.v" { { "Info" "ISGN_ENTITY_NAME" "1 CPU " "Found entity 1: CPU" {  } { { "CPU.v" "" { Text "C:/Users/artur/OneDrive/Desktop/CPU_Final/CPU.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718065436405 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1718065436405 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "programcounter.v 1 1 " "Found 1 design units, including 1 entities, in source file programcounter.v" { { "Info" "ISGN_ENTITY_NAME" "1 ProgramCounter " "Found entity 1: ProgramCounter" {  } { { "ProgramCounter.v" "" { Text "C:/Users/artur/OneDrive/Desktop/CPU_Final/ProgramCounter.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718065436407 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1718065436407 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "programmemory.v 1 1 " "Found 1 design units, including 1 entities, in source file programmemory.v" { { "Info" "ISGN_ENTITY_NAME" "1 ProgramMemory " "Found entity 1: ProgramMemory" {  } { { "ProgramMemory.v" "" { Text "C:/Users/artur/OneDrive/Desktop/CPU_Final/ProgramMemory.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718065436411 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1718065436411 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "controlunit.v 1 1 " "Found 1 design units, including 1 entities, in source file controlunit.v" { { "Info" "ISGN_ENTITY_NAME" "1 ControlUnit " "Found entity 1: ControlUnit" {  } { { "ControlUnit.v" "" { Text "C:/Users/artur/OneDrive/Desktop/CPU_Final/ControlUnit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718065436415 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1718065436415 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "prueba_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file prueba_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 Prueba_tb " "Found entity 1: Prueba_tb" {  } { { "Prueba_tb.v" "" { Text "C:/Users/artur/OneDrive/Desktop/CPU_Final/Prueba_tb.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718065436419 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1718065436419 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "verilog10.v 0 0 " "Found 0 design units, including 0 entities, in source file verilog10.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1718065436421 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "datamemory.v 1 1 " "Found 1 design units, including 1 entities, in source file datamemory.v" { { "Info" "ISGN_ENTITY_NAME" "1 DataMemory " "Found entity 1: DataMemory" {  } { { "DataMemory.v" "" { Text "C:/Users/artur/OneDrive/Desktop/CPU_Final/DataMemory.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718065436425 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1718065436425 ""}
{ "Error" "EVRFX_VERI_FEATURE_REQUIRES_SV" "declaring global objects Fibonacci_tb.v(64) " "Verilog HDL error at Fibonacci_tb.v(64): declaring global objects is a SystemVerilog feature" {  } { { "Fibonacci_tb.v" "" { Text "C:/Users/artur/OneDrive/Desktop/CPU_Final/Fibonacci_tb.v" 64 0 0 } }  } 0 10839 "Verilog HDL error at %2!s!: %1!s! is a SystemVerilog feature" 0 0 "Design Software" 0 -1 1718065436427 ""}
{ "Error" "EVRFX_VERI_FEATURE_REQUIRES_SV" "declaring global objects Fibonacci_tb.v(65) " "Verilog HDL error at Fibonacci_tb.v(65): declaring global objects is a SystemVerilog feature" {  } { { "Fibonacci_tb.v" "" { Text "C:/Users/artur/OneDrive/Desktop/CPU_Final/Fibonacci_tb.v" 65 0 0 } }  } 0 10839 "Verilog HDL error at %2!s!: %1!s! is a SystemVerilog feature" 0 0 "Design Software" 0 -1 1718065436427 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"(\";  expecting \";\" Fibonacci_tb.v(68) " "Verilog HDL syntax error at Fibonacci_tb.v(68) near text: \"(\";  expecting \";\". Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "Fibonacci_tb.v" "" { Text "C:/Users/artur/OneDrive/Desktop/CPU_Final/Fibonacci_tb.v" 68 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text: %1!s!. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Design Software" 0 -1 1718065436427 ""}
{ "Error" "EVRFX_VERI_FEATURE_REQUIRES_SV" "declaring global objects Fibonacci_tb.v(68) " "Verilog HDL error at Fibonacci_tb.v(68): declaring global objects is a SystemVerilog feature" {  } { { "Fibonacci_tb.v" "" { Text "C:/Users/artur/OneDrive/Desktop/CPU_Final/Fibonacci_tb.v" 68 0 0 } }  } 0 10839 "Verilog HDL error at %2!s!: %1!s! is a SystemVerilog feature" 0 0 "Design Software" 0 -1 1718065436427 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fibonacci_tb.v 0 0 " "Found 0 design units, including 0 entities, in source file fibonacci_tb.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1718065436428 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Elaboration 4 s 1  Quartus Prime " "Quartus Prime Analysis & Elaboration was unsuccessful. 4 errors, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4706 " "Peak virtual memory: 4706 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1718065436481 ""} { "Error" "EQEXE_END_BANNER_TIME" "Mon Jun 10 18:23:56 2024 " "Processing ended: Mon Jun 10 18:23:56 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1718065436481 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:11 " "Elapsed time: 00:00:11" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1718065436481 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:14 " "Total CPU time (on all processors): 00:00:14" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1718065436481 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Design Software" 0 -1 1718065436481 ""}
