xrun: 23.03-s008: (c) Copyright 1995-2023 Cadence Design Systems, Inc.
TOOL:	xrun	23.03-s008: Started on Jan 14, 2026 at 11:51:30 KST
xrun
	-sv
	-access +rwc
	-define Case6
	-log ./Log/Case6.log
	-f ./List/TEST_LIST.vc
		/user/student/cadedu11/Intership_Sangwook.Woo/Proj4/TestBench/TbTop/TbTop_Prj_Axi.v
		/user/student/cadedu11/Intership_Sangwook.Woo/Proj4/RTL/Src/ApbSlave.v
		/user/student/cadedu11/Intership_Sangwook.Woo/Proj4/RTL/Src/Axi2Apb.v
		/user/student/cadedu11/Intership_Sangwook.Woo/Proj4/RTL/Src/Prj_Axi_Top.v
		/user/student/cadedu11/Intership_Sangwook.Woo/Proj4/RTL/Src/Cp_Top.v
		/user/student/cadedu11/Intership_Sangwook.Woo/Proj4/RTL/Src/Cp_ApbIfBlk.v
		/user/student/cadedu11/Intership_Sangwook.Woo/Proj4/RTL/Src/AES/Cp_BufWrap.v
		/user/student/cadedu11/Intership_Sangwook.Woo/Proj4/RTL/Src/AES/Cp_Ctrl.v
		/user/student/cadedu11/Intership_Sangwook.Woo/Proj4/RTL/Src/AES/Cp_RdDtConv.v
		/user/student/cadedu11/Intership_Sangwook.Woo/Proj4/RTL/Src/AES/Cp_WrDtConv.v
		/user/student/cadedu11/Intership_Sangwook.Woo/Proj4/RTL/Src/AES/SpSram_128x128.v
		/user/student/cadedu11/Intership_Sangwook.Woo/Proj4/RTL/Src/AES/Aescore/AesCore.v
		/user/student/cadedu11/Intership_Sangwook.Woo/Proj4/RTL/Src/AES/Aescore/AesCtrl.v
		/user/student/cadedu11/Intership_Sangwook.Woo/Proj4/RTL/Src/AES/Aescore/KeyExpansion.v
		/user/student/cadedu11/Intership_Sangwook.Woo/Proj4/RTL/Src/AES/Aescore/MixColumns.v
		/user/student/cadedu11/Intership_Sangwook.Woo/Proj4/RTL/Src/AES/Aescore/RoundFunc.v
		/user/student/cadedu11/Intership_Sangwook.Woo/Proj4/RTL/Src/AES/Aescore/Sbox.v
		/user/student/cadedu11/Intership_Sangwook.Woo/Proj4/RTL/Src/AES/Aescore/ShiftRows.v
		/user/student/cadedu11/Intership_Sangwook.Woo/Proj4/RTL/Src/AES/Aescore/SubBytes.v
file: /user/student/cadedu11/Intership_Sangwook.Woo/Proj4/TestBench/TbTop/TbTop_Prj_Axi.v
	module worklib.TbTop_Prj_Axi:v
		errors: 0, warnings: 0
		Caching library 'worklib' ....... Done
	Elaborating the design hierarchy:
	Top level design units:
		TbTop_Prj_Axi
	Building instance overlay tables: .................... Done
	Generating native compiled code:
		worklib.TbTop_Prj_Axi:v <0x313d9874>
			streams:  41, words: 64703
	Building instance specific data structures.
	Loading native compiled code:     .................... Done
	Design hierarchy summary:
		                  Instances  Unique
		Modules:                 42      19
		Registers:               83      67
		Scalar wires:            88       -
		Expanded wires:         548      57
		Vectored wires:        5199       -
		Always blocks:           33      24
		Initial blocks:           4       4
		Parallel blocks:          2       2
		Cont. assignments:      125     382
		Pseudo assignments:      30       -
		Simulation timescale:  10ps
	Writing initial simulation snapshot: worklib.TbTop_Prj_Axi:v
Loading snapshot worklib.TbTop_Prj_Axi:v .................... Done
xcelium> source /user/tools/cadence/XCELIUM2303/tools/xcelium/files/xmsimrc
xcelium> run
OOOOO Reset released !!! OOOOO
---------------------------------------------------
 Multi-Slave Access with AES Block 
---------------------------------------------------
[@99500] [WRITE START] Addr: 0x70034000 Data: 0x33221100 Len: 0
OO [@107500] [WRITE DONE ] Addr: 0x70034000 Data: 0x33221100 OO
[@108500] [WRITE START] Addr: 0x70034004 Data: 0x77665544 Len: 0
OO [@116500] [WRITE DONE ] Addr: 0x70034004 Data: 0x77665544 OO
[@117500] [WRITE START] Addr: 0x70034008 Data: 0xbbaa9988 Len: 0
OO [@125500] [WRITE DONE ] Addr: 0x70034008 Data: 0xbbaa9988 OO
[@126500] [WRITE START] Addr: 0x7003400c Data: 0xffeeddcc Len: 0
OO [@134500] [WRITE DONE ] Addr: 0x7003400c Data: 0xffeeddcc OO
[@135500] [WRITE START] Addr: 0x70032000 Data: 0x03020100 Len: 0
OO [@143500] [WRITE DONE ] Addr: 0x70032000 Data: 0x03020100 OO
[@144500] [WRITE START] Addr: 0x70032004 Data: 0x07060504 Len: 0
OO [@152500] [WRITE DONE ] Addr: 0x70032004 Data: 0x07060504 OO
[@153500] [WRITE START] Addr: 0x70032008 Data: 0x0b0a0908 Len: 0
OO [@161500] [WRITE DONE ] Addr: 0x70032008 Data: 0x0b0a0908 OO
[@162500] [WRITE START] Addr: 0x7003200c Data: 0x0f0e0d0c Len: 0
OO [@170500] [WRITE DONE ] Addr: 0x7003200c Data: 0x0f0e0d0c OO
[@171500] [WRITE START] Addr: 0x7003a000 Data: 0x00000001 Len: 0
OO [@179500] [WRITE DONE ] Addr: 0x7003a000 Data: 0x00000001 OO
[@180500] [WRITE START] Addr: 0x7003a008 Data: 0x00000001 Len: 0
OO [@188500] [WRITE DONE ] Addr: 0x7003a008 Data: 0x00000001 OO
[@239500] [WRITE START] Addr: 0x70030004 Data: 0x00000010 Len: 0
OO [@247500] [WRITE DONE ] Addr: 0x70030004 Data: 0x00000010 OO
[@253500] [WRITE START] Addr: 0x70030000 Data: 0x00000001 Len: 0
OO [@261500] [WRITE DONE ] Addr: 0x70030000 Data: 0x00000001 OO
=====================================
OOOOO 0x0004 0x0000 write DtCp module Start
======================================
[@277500] [READ  START] Addr: 0x7003a004 Len: 0
OO [@282500] [READ DONE] 0 Addr: 0x7003a004, Data: 0x00000001 OO
OO [READ ALL DONE] OO
[@284500] [WRITE START] Addr: 0x7003a004 Data: 0x00000001 Len: 0
OO [@292500] [WRITE DONE ] Addr: 0x7003a004 Data: 0x00000001 OO
-------------------------------------------
AES READ START
-------------------------------------------
[@293500] [READ  START] Addr: 0x70036000 Len: 0
OO [@298500] [READ DONE] 0 Addr: 0x70036000, Data: 0xd8e0c469 OO
OO [READ ALL DONE] OO
[@300500] [READ  START] Addr: 0x70036004 Len: 0
OO [@305500] [READ DONE] 0 Addr: 0x70036004, Data: 0x30047b6a OO
OO [READ ALL DONE] OO
[@307500] [READ  START] Addr: 0x70036008 Len: 0
OO [@312500] [READ DONE] 0 Addr: 0x70036008, Data: 0x80b7cdd8 OO
OO [READ ALL DONE] OO
[@314500] [READ  START] Addr: 0x7003600c Len: 0
OO [@319500] [READ DONE] 0 Addr: 0x7003600c, Data: 0x5ac5b470 OO
OO [READ ALL DONE] OO
Simulation Finished
Simulation complete via $finish(1) at time 3505 NS + 0
./TbTop/TbTop_Prj_Axi.v:506     $finish;
xcelium> exit
TOOL:	xrun	23.03-s008: Exiting on Jan 14, 2026 at 11:51:31 KST  (total: 00:00:01)
