{
  "name": "core::core_arch::aarch64::neon::generated::vtst_s64",
  "span": "$library/core/src/../../stdarch/crates/core_arch/src/aarch64/neon/generated.rs:28009:1: 28009:58",
  "mir": "fn core::core_arch::aarch64::neon::generated::vtst_s64(_1: core_arch::arm_shared::neon::int64x1_t, _2: core_arch::arm_shared::neon::int64x1_t) -> core_arch::arm_shared::neon::uint64x1_t {\n    let mut _0: core_arch::arm_shared::neon::uint64x1_t;\n    let  _3: core_arch::arm_shared::neon::int64x1_t;\n    let  _4: core_arch::simd::i64x1;\n    let mut _5: core_arch::arm_shared::neon::int64x1_t;\n    debug a => _1;\n    debug b => _2;\n    debug c => _3;\n    debug d => _4;\n    bb0: {\n        _3 = intrinsics::simd::simd_and::<core_arch::arm_shared::neon::int64x1_t>(_1, _2) -> [return: bb1, unwind unreachable];\n    }\n    bb1: {\n        _4 = core_arch::simd::i64x1::new(0_i64) -> [return: bb2, unwind unreachable];\n    }\n    bb2: {\n        StorageLive(_5);\n        _5 = _4 as core_arch::arm_shared::neon::int64x1_t;\n        _0 = intrinsics::simd::simd_ne::<core_arch::arm_shared::neon::int64x1_t, core_arch::arm_shared::neon::uint64x1_t>(_3, move _5) -> [return: bb3, unwind unreachable];\n    }\n    bb3: {\n        StorageDead(_5);\n        return;\n    }\n}\n"
}