{"10": [["gen_decode_i_imm", "gen_decode_b_imm", "gen_decode_rs1_addr", "gen_decode_rs2_addr", "gen_decode_rd_addr", "feed__dec_wbaddr__exe_reg_wbaddr", "feed__exe_reg_wbaddr__mem_reg_wbaddr", "feed__mem_reg_wbaddr__reg_rd_addr_in", "feed__alu_out__mem_reg_alu_out", "regs_write", "lb_refill", "feed__reg_rs1_data_out__alu_op1", "feed__imm_i__alu_op2", "feed__mem_resp__reg_rd_data_in", "regs1_read", "regs2_read", "alu_compute_comb"]], "11": [["gen_decode_i_imm", "gen_decode_b_imm", "gen_decode_rs1_addr", "gen_decode_rs2_addr", "gen_decode_rd_addr", "feed__dec_wbaddr__exe_reg_wbaddr", "feed__exe_reg_wbaddr__mem_reg_wbaddr", "feed__mem_reg_wbaddr__reg_rd_addr_in", "feed__alu_out__mem_reg_alu_out", "feed__mem_reg_alu_out__reg_rd_data_in", "regs_write", "lb_hold", "feed__reg_rs1_data_out__alu_op1", "feed__imm_i__alu_op2", "regs1_read", "regs2_read", "alu_compute_comb"]], "12": [["gen_decode_i_imm", "gen_decode_b_imm", "gen_decode_rs1_addr", "gen_decode_rs2_addr", "gen_decode_rd_addr", "feed__dec_wbaddr__exe_reg_wbaddr", "feed__exe_reg_wbaddr__mem_reg_wbaddr", "feed__mem_reg_wbaddr__reg_rd_addr_in", "feed__alu_out__mem_reg_alu_out", "feed__mem_reg_alu_out__reg_rd_data_in", "regs_write", "lb_hold", "feed__reg_rs1_data_out__alu_op1", "feed__imm_i__alu_op2", "regs1_read", "regs2_read", "alu_compute_comb"]], "13": [["regs_write", "lb_hold", "pipeline_hold", "hold_decode", "regs1_read", "regs2_read", "alu_compute_comb"]], "14": [["gen_decode_i_imm", "gen_decode_b_imm", "gen_decode_rs1_addr", "gen_decode_rs2_addr", "gen_decode_rd_addr", "feed__dec_wbaddr__exe_reg_wbaddr", "feed__exe_reg_wbaddr__mem_reg_wbaddr", "feed__mem_reg_wbaddr__reg_rd_addr_in", "feed__alu_out__mem_reg_alu_out", "regs_write", "lb_refill", "feed__reg_rs1_data_out__alu_op1", "feed__imm_i__alu_op2", "feed__mem_resp__reg_rd_data_in", "regs1_read", "regs2_read", "alu_compute_comb"], ["gen_decode_i_imm", "gen_decode_b_imm", "gen_decode_rs1_addr", "gen_decode_rs2_addr", "gen_decode_rd_addr", "feed__dec_wbaddr__exe_reg_wbaddr", "feed__exe_reg_wbaddr__mem_reg_wbaddr", "feed__mem_reg_wbaddr__reg_rd_addr_in", "feed__alu_out__mem_reg_alu_out", "regs_write", "lb_refill", "feed__reg_rs1_data_out__alu_op1", "feed__imm_i__alu_op2", "feed__lb_table__reg_rd_data_in", "regs1_read", "regs2_read", "alu_compute_comb"]], "15": [["regs_write", "lb_hold", "pipeline_hold", "hold_decode", "regs1_read", "regs2_read", "alu_compute_comb"]], "16": [["gen_decode_i_imm", "gen_decode_b_imm", "gen_decode_rs1_addr", "gen_decode_rs2_addr", "gen_decode_rd_addr", "feed__dec_wbaddr__exe_reg_wbaddr", "feed__exe_reg_wbaddr__mem_reg_wbaddr", "feed__mem_reg_wbaddr__reg_rd_addr_in", "feed__alu_out__mem_reg_alu_out", "regs_write", "lb_refill", "feed__reg_rs1_data_out__alu_op1", "feed__imm_i__alu_op2", "feed__mem_resp__reg_rd_data_in", "regs1_read", "regs2_read", "alu_compute_comb"], ["gen_decode_i_imm", "gen_decode_b_imm", "gen_decode_rs1_addr", "gen_decode_rs2_addr", "gen_decode_rd_addr", "feed__dec_wbaddr__exe_reg_wbaddr", "feed__exe_reg_wbaddr__mem_reg_wbaddr", "feed__mem_reg_wbaddr__reg_rd_addr_in", "feed__alu_out__mem_reg_alu_out", "regs_write", "lb_refill", "feed__reg_rs1_data_out__alu_op1", "feed__imm_i__alu_op2", "feed__lb_table__reg_rd_data_in", "regs1_read", "regs2_read", "alu_compute_comb"]], "17": [["gen_decode_i_imm", "gen_decode_b_imm", "gen_decode_rs1_addr", "gen_decode_rs2_addr", "gen_decode_rd_addr", "feed__dec_wbaddr__exe_reg_wbaddr", "feed__exe_reg_wbaddr__mem_reg_wbaddr", "feed__mem_reg_wbaddr__reg_rd_addr_in", "feed__alu_out__mem_reg_alu_out", "feed__mem_reg_alu_out__reg_rd_data_in", "regs_write", "lb_hold", "feed__reg_rs1_data_out__alu_op1", "feed__imm_i__alu_op2", "regs1_read", "regs2_read", "alu_compute_comb"]], "18": [["gen_decode_i_imm", "gen_decode_b_imm", "gen_decode_rs1_addr", "gen_decode_rs2_addr", "gen_decode_rd_addr", "feed__dec_wbaddr__exe_reg_wbaddr", "feed__exe_reg_wbaddr__mem_reg_wbaddr", "feed__mem_reg_wbaddr__reg_rd_addr_in", "feed__alu_out__mem_reg_alu_out", "feed__mem_reg_alu_out__reg_rd_data_in", "regs_write", "lb_hold", "feed__reg_rd_data_in__alu_op1", "feed__imm_i__alu_op2", "regs1_read", "regs2_read", "alu_compute_comb"]], "19": [["regs_write", "lb_hold", "pipeline_hold", "hold_decode", "regs1_read", "regs2_read", "alu_compute_comb"]], "20": [["gen_decode_i_imm", "gen_decode_b_imm", "gen_decode_rs1_addr", "gen_decode_rs2_addr", "gen_decode_rd_addr", "feed__dec_wbaddr__exe_reg_wbaddr", "feed__exe_reg_wbaddr__mem_reg_wbaddr", "feed__mem_reg_wbaddr__reg_rd_addr_in", "feed__alu_out__mem_reg_alu_out", "regs_write", "lb_refill", "feed__reg_rs1_data_out__alu_op1", "feed__imm_i__alu_op2", "feed__mem_resp__reg_rd_data_in", "regs1_read", "regs2_read", "alu_compute_comb"], ["gen_decode_i_imm", "gen_decode_b_imm", "gen_decode_rs1_addr", "gen_decode_rs2_addr", "gen_decode_rd_addr", "feed__dec_wbaddr__exe_reg_wbaddr", "feed__exe_reg_wbaddr__mem_reg_wbaddr", "feed__mem_reg_wbaddr__reg_rd_addr_in", "feed__alu_out__mem_reg_alu_out", "regs_write", "lb_refill", "feed__reg_rs1_data_out__alu_op1", "feed__imm_i__alu_op2", "feed__lb_table__reg_rd_data_in", "regs1_read", "regs2_read", "alu_compute_comb"]], "21": [["gen_decode_i_imm", "gen_decode_b_imm", "gen_decode_rs1_addr", "gen_decode_rs2_addr", "gen_decode_rd_addr", "feed__dec_wbaddr__exe_reg_wbaddr", "feed__exe_reg_wbaddr__mem_reg_wbaddr", "feed__mem_reg_wbaddr__reg_rd_addr_in", "feed__alu_out__mem_reg_alu_out", "feed__mem_reg_alu_out__reg_rd_data_in", "regs_write", "lb_hold", "feed__reg_rs1_data_out__alu_op1", "feed__imm_i__alu_op2", "regs1_read", "regs2_read", "alu_compute_comb"]], "22": [["regs_write", "lb_hold", "pipeline_hold", "hold_decode", "regs1_read", "regs2_read", "alu_compute_comb"]], "23": [["gen_decode_i_imm", "gen_decode_b_imm", "gen_decode_rs1_addr", "gen_decode_rs2_addr", "gen_decode_rd_addr", "feed__dec_wbaddr__exe_reg_wbaddr", "feed__exe_reg_wbaddr__mem_reg_wbaddr", "feed__mem_reg_wbaddr__reg_rd_addr_in", "feed__alu_out__mem_reg_alu_out", "regs_write", "lb_refill", "feed__reg_rs1_data_out__alu_op1", "feed__imm_i__alu_op2", "feed__mem_resp__reg_rd_data_in", "regs1_read", "regs2_read", "alu_compute_comb"]], "24": [["gen_decode_i_imm", "gen_decode_b_imm", "gen_decode_rs1_addr", "gen_decode_rs2_addr", "gen_decode_rd_addr", "feed__dec_wbaddr__exe_reg_wbaddr", "feed__exe_reg_wbaddr__mem_reg_wbaddr", "feed__mem_reg_wbaddr__reg_rd_addr_in", "feed__alu_out__mem_reg_alu_out", "feed__mem_reg_alu_out__reg_rd_data_in", "regs_write", "lb_hold", "feed__reg_rs1_data_out__alu_op1", "feed__imm_i__alu_op2", "regs1_read", "regs2_read", "alu_compute_comb"]], "25": [["gen_decode_i_imm", "gen_decode_b_imm", "gen_decode_rs1_addr", "gen_decode_rs2_addr", "gen_decode_rd_addr", "feed__dec_wbaddr__exe_reg_wbaddr", "feed__exe_reg_wbaddr__mem_reg_wbaddr", "feed__mem_reg_wbaddr__reg_rd_addr_in", "feed__alu_out__mem_reg_alu_out", "feed__mem_reg_alu_out__reg_rd_data_in", "regs_write", "lb_hold", "feed__reg_rs1_data_out__alu_op1", "feed__imm_i__alu_op2", "regs1_read", "regs2_read", "alu_compute_comb"]], "26": [["gen_decode_i_imm", "gen_decode_b_imm", "gen_decode_rs1_addr", "gen_decode_rs2_addr", "gen_decode_rd_addr", "feed__dec_wbaddr__exe_reg_wbaddr", "feed__exe_reg_wbaddr__mem_reg_wbaddr", "feed__mem_reg_wbaddr__reg_rd_addr_in", "feed__alu_out__mem_reg_alu_out", "feed__mem_reg_alu_out__reg_rd_data_in", "regs_write", "lb_hold", "feed__reg_rs1_data_out__alu_op1", "feed__imm_i__alu_op2", "regs1_read", "regs2_read", "alu_compute_comb"]], "27": [["gen_decode_i_imm", "gen_decode_b_imm", "gen_decode_rs1_addr", "gen_decode_rs2_addr", "gen_decode_rd_addr", "feed__dec_wbaddr__exe_reg_wbaddr", "feed__exe_reg_wbaddr__mem_reg_wbaddr", "feed__mem_reg_wbaddr__reg_rd_addr_in", "feed__alu_out__mem_reg_alu_out", "feed__mem_reg_alu_out__reg_rd_data_in", "regs_write", "lb_hold", "feed__reg_rs1_data_out__alu_op1", "feed__imm_i__alu_op2", "regs1_read", "regs2_read", "alu_compute_comb"]], "28": [["gen_decode_i_imm", "gen_decode_b_imm", "gen_decode_rs1_addr", "gen_decode_rs2_addr", "gen_decode_rd_addr", "feed__dec_wbaddr__exe_reg_wbaddr", "feed__exe_reg_wbaddr__mem_reg_wbaddr", "feed__mem_reg_wbaddr__reg_rd_addr_in", "feed__alu_out__mem_reg_alu_out", "feed__mem_reg_alu_out__reg_rd_data_in", "regs_write", "lb_hold", "feed__reg_rs1_data_out__alu_op1", "feed__imm_i__alu_op2", "regs1_read", "regs2_read", "alu_compute_comb"], ["gen_decode_i_imm", "gen_decode_b_imm", "gen_decode_rs1_addr", "gen_decode_rs2_addr", "gen_decode_rd_addr", "feed__dec_wbaddr__exe_reg_wbaddr", "feed__exe_reg_wbaddr__mem_reg_wbaddr", "feed__mem_reg_wbaddr__reg_rd_addr_in", "feed__alu_out__mem_reg_alu_out", "feed__mem_reg_alu_out__reg_rd_data_in", "regs_write", "lb_hold", "feed__imm_i__alu_op2", "feed__mem_data__alu_op1", "regs1_read", "regs2_read", "alu_compute_comb"]]}