$date
	Sun Mar 10 22:18:22 2024
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module decrementer_tb $end
$var wire 1 ! rco_out $end
$var wire 4 " Q_out [3:0] $end
$var parameter 32 # clockPeriod $end
$var reg 4 $ D_in [3:0] $end
$var reg 32 % caso [31:0] $end
$var reg 1 & clock_in $end
$var reg 1 ' clr_in $end
$var reg 1 ( enp_in $end
$var reg 1 ) ent_in $end
$var reg 1 * ld_in $end
$var integer 32 + errors [31:0] $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
b10100 #
$end
#0
$dumpvars
b0 +
0*
0)
0(
0'
1&
b1 %
b0 $
b11 "
0!
$end
#10
0&
#20
1&
1'
b10 %
#30
0&
#40
b10 "
1&
1(
1)
0'
b11 %
#50
0&
#60
b1 "
1&
#70
0&
#80
1!
b0 "
1&
#90
0&
#100
1&
#110
0&
#120
1&
b1100011 %
#130
0&
#140
1&
#150
0&
#160
1&
#170
0&
#180
1&
#190
0&
#200
1&
#210
0&
#220
