INFO-FLOW: Workspace E:/Xilinx/Vitis/LabB/solution5 opened at Wed Apr 12 06:53:48 +0800 2023
Execute     ap_set_clock -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     set_part xc7z020clg400-1 
Execute       create_platform xc7z020clg400-1 -board  
DBG:HLSDevice: Trying to load device library: D:/tool/Xilinx/Vitis_HLS/2022.1\lib\win64.o\librdi_hlsvwrap.dll
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: D:/tool/Xilinx/Vivado/2022.1/data/parts/arch.xml
DBG:HLSDevice: init success
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
Command       create_platform done; 2.617 sec.
Execute       source D:/tool/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/common/xilinx.gen 
Execute         source D:/tool/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/interface/plb46.gen 
Execute         source D:/tool/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/interface/axi4.gen 
Execute         source D:/tool/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source D:/tool/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/interface/saxilite.gen 
Execute         source D:/tool/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source D:/tool/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source D:/tool/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source D:/tool/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/ip/util.gen 
Execute         source D:/tool/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/ip/xfft.gen 
Execute         source D:/tool/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/ip/xfir.gen 
Execute         source D:/tool/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/DSP48/dsp48.gen 
Command       ap_source done; 0.113 sec.
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
Command     set_part done; 2.776 sec.
Execute     send_msg_by_id INFO @200-1505@%s%s  vivado 
INFO: [HLS 200-1505] Using flow_target 'vivado'
Execute     get_config_interface -m_axi_latency 
Execute     get_config_interface -m_axi_alignment_byte_size 
Execute     get_config_interface -m_axi_max_widen_bitwidth 
Execute     get_config_interface -default_interface 
Execute     get_config_rtl -register_reset_num 
Command   open_solution done; 2.797 sec.
Execute   set_part xc7z020clg400-1 
INFO: [HLS 200-1510] Running: set_part xc7z020clg400-1 
Execute     create_platform xc7z020clg400-1 -board  
Execute     source D:/tool/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/common/xilinx.gen 
Execute       source D:/tool/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/interface/plb46.gen 
Execute       source D:/tool/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/interface/axi4.gen 
Execute       source D:/tool/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source D:/tool/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/interface/saxilite.gen 
Execute       source D:/tool/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source D:/tool/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source D:/tool/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source D:/tool/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/ip/util.gen 
Execute       source D:/tool/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/ip/xfft.gen 
Execute       source D:/tool/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/ip/xfir.gen 
Execute       source D:/tool/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/DSP48/dsp48.gen 
Command     ap_source done; 0.105 sec.
Execute     ap_part_info -name xc7z020-clg400-1 -data info 
Execute     config_compile -quiet -complex-mul-dsp=0 
Command   set_part done; 0.185 sec.
Execute   create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
Execute   source ./LabB/solution5/directives.tcl 
INFO: [HLS 200-1510] Running: source ./LabB/solution5/directives.tcl
Execute     set_directive_top -name blockmatmul blockmatmul 
INFO: [HLS 200-1510] Running: set_directive_top -name blockmatmul blockmatmul 
Execute     set_directive_dataflow blockmatmul 
INFO: [HLS 200-1510] Running: set_directive_dataflow blockmatmul 
Execute     set_directive_array_reshape -type complete -dim 2 blockmatmul AB 
INFO: [HLS 200-1510] Running: set_directive_array_reshape -type complete -dim 2 blockmatmul AB 
Execute     set_directive_pipeline -II 1 blockmatmul/partialsum 
INFO: [HLS 200-1510] Running: set_directive_pipeline -II 1 blockmatmul/partialsum 
Execute   csynth_design 
INFO: [HLS 200-1510] Running: csynth_design 
Execute     get_config_compile -effort 
Execute     get_config_compile -enable_clang39 
Execute     get_config_compile -g 
Execute     get_config_compile -hw_syn 
Execute     get_config_compile -ng 
Execute     get_config_compile -opt_fp 
Execute     get_config_compile -skip_cdt 
Execute     get_config_compile -skip_syncheck 
Execute     get_config_compile -skip_transform 
Execute     get_config_compile -pre_tcl 
Execute     get_config_compile -keep_printf 
Execute     elaborate -effort=medium -skip_syncheck=0 -keep_printf=0 -skip_cdt=0 -skip_transform=0 -ng=0 -g=0 -opt_fp=0 -from_csynth_design=1 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.017 seconds; current allocated memory: 1.389 GB.
INFO: [HLS 200-10] Analyzing design file 'LabB/BlockMatrix_design.cpp' ... 
INFO-FLOW: Compiling one TU...
Execute       get_config_compile -pragma_strict_mode 
INFO-FLOW: Handling LabB/BlockMatrix_design.cpp as C++
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
INFO-FLOW: Running: GCC PP 39
INFO-FLOW: Source preprocessing
Execute       ap_eval exec -ignorestderr D:/tool/Xilinx/Vitis_HLS/2022.1/win64/tools/clang-3.9-csynth/bin/clang LabB/BlockMatrix_design.cpp -foptimization-record-file=E:/Xilinx/Vitis/LabB/solution5/.autopilot/db/BlockMatrix_design.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info --sysroot D:/tool/Xilinx/Vitis_HLS/2022.1/tps/mingw/8.3.0/win64.o/nt -fhls -fno-exceptions -E -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-mingw32 -fno-threadsafe-statics -fno-use-cxa-atexit -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I D:/tool/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot -I D:/tool/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -I /usr/include/x86_64-linux-gnu -o E:/Xilinx/Vitis/LabB/solution5/.autopilot/db/BlockMatrix_design.pp.0.cpp -hls-platform-db-name=D:/tool/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/common/platform.db -hls-platform-name=zynq_slow -device-resource-info=BRAM_280.000000_DSP_220.000000_FF_106400.000000_LUT_53200.000000_SLICE_13300.000000_URAM_0.000000 > E:/Xilinx/Vitis/LabB/solution5/.autopilot/db/BlockMatrix_design.cpp.clang.out.log 2> E:/Xilinx/Vitis/LabB/solution5/.autopilot/db/BlockMatrix_design.cpp.clang.err.log 
Command       ap_eval done; 1.477 sec.
INFO-FLOW: Done: GCC PP 39 time: 1.5 seconds per iteration
Execute       set_directive_top blockmatmul -name=blockmatmul 
Execute       source D:/tool/Xilinx/Vitis_HLS/2022.1/tps/tcl/tcllib1.11.1/yaml/huddle.tcl 
Execute       source D:/tool/Xilinx/Vitis_HLS/2022.1/tps/tcl/tcllib1.11.1/yaml/json2huddle.tcl 
INFO-FLOW: Source syntax check for synthesis
Execute       ap_eval exec -ignorestderr D:/tool/Xilinx/Vitis_HLS/2022.1/win64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=E:/Xilinx/Vitis/LabB/solution5/.autopilot/db/clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fsyntax-only -fhls -target fpga64-xilinx-linux-gnu E:/Xilinx/Vitis/LabB/solution5/.autopilot/db/BlockMatrix_design.pp.0.cpp -hls-platform-db-name=D:/tool/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/common/platform.db -hls-platform-name=zynq_slow -device-resource-info=BRAM_280.000000_DSP_220.000000_FF_106400.000000_LUT_53200.000000_SLICE_13300.000000_URAM_0.000000 > E:/Xilinx/Vitis/LabB/solution5/.autopilot/db/clang.out.log 2> E:/Xilinx/Vitis/LabB/solution5/.autopilot/db/clang.err.log 
Command       ap_eval done; 1.376 sec.
Execute       clang_tidy xilinx-systemc-detector -desc systemc-detector E:/Xilinx/Vitis/LabB/solution5/.autopilot/db/BlockMatrix_design.pp.0.cpp std=gnu++14 -target fpga  -directive=E:/Xilinx/Vitis/LabB/solution5/.autopilot/db/.systemc_flag 
INFO-FLOW: exec D:/tool/Xilinx/Vitis_HLS/2022.1/win64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-systemc-detector -import-directive=E:/Xilinx/Vitis/LabB/solution5/.autopilot/db/.systemc_flag -fix-errors E:/Xilinx/Vitis/LabB/solution5/.autopilot/db/BlockMatrix_design.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command       clang_tidy done; 0.585 sec.
INFO-FLOW: Running: clang-tidy CDT preprocess 39
Execute       clang_tidy xilinx-directive2pragma -desc directive2pragma E:/Xilinx/Vitis/LabB/solution5/.autopilot/db/BlockMatrix_design.pp.0.cpp std=gnu++14 -target fpga  -directive=E:/Xilinx/Vitis/LabB/solution5/.autopilot/db/all.directive.json 
INFO-FLOW: exec D:/tool/Xilinx/Vitis_HLS/2022.1/win64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-directive2pragma -import-directive=E:/Xilinx/Vitis/LabB/solution5/.autopilot/db/all.directive.json -fix-errors E:/Xilinx/Vitis/LabB/solution5/.autopilot/db/BlockMatrix_design.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command       clang_tidy done; 0.843 sec.
Execute       clang_tidy xilinx-remove-assert -desc remove-assert E:/Xilinx/Vitis/LabB/solution5/.autopilot/db/BlockMatrix_design.pp.0.cpp std=gnu++14 -target fpga  
INFO-FLOW: exec D:/tool/Xilinx/Vitis_HLS/2022.1/win64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-remove-assert -fix-errors E:/Xilinx/Vitis/LabB/solution5/.autopilot/db/BlockMatrix_design.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command       clang_tidy done; 0.583 sec.
INFO-FLOW: Done: clang-tidy CDT preprocess 39 time: 1.4 seconds per iteration
INFO-FLOW: Calling xilinx-label-all-loops ... 
INFO-FLOW: Calling xilinx-aggregate-on-hls-vector ... 
Execute       clang_tidy -errorcheck -desc loop-label xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute E:/Xilinx/Vitis/LabB/solution5/.autopilot/db/BlockMatrix_design.pp.0.cpp std=gnu++14 -target fpga  
Execute         ap_eval exec -ignorestderr D:/tool/Xilinx/Vitis_HLS/2022.1/win64/tools/clang-3.9-csynth/bin/clang-tidy -export-fixes=E:/Xilinx/Vitis/LabB/solution5/.autopilot/db/BlockMatrix_design.pp.0.cpp.clang-tidy.loop-label.diag.yml -header-filter=.* --checks=-*,xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute -fix-errors E:/Xilinx/Vitis/LabB/solution5/.autopilot/db/BlockMatrix_design.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 > E:/Xilinx/Vitis/LabB/solution5/.autopilot/db/BlockMatrix_design.pp.0.cpp.clang-tidy.loop-label.out.log 2> E:/Xilinx/Vitis/LabB/solution5/.autopilot/db/BlockMatrix_design.pp.0.cpp.clang-tidy.loop-label.err.log 
Command         ap_eval done; 1.024 sec.
Execute         source D:/tool/Xilinx/Vitis_HLS/2022.1/tps/tcl/tcllib1.11.1/yaml/yaml.tcl 
Command       clang_tidy done; 1.05 sec.
Execute       get_config_dataflow -strict_mode 
Execute       ap_eval exec -ignorestderr D:/tool/Xilinx/Vitis_HLS/2022.1/win64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=E:/Xilinx/Vitis/LabB/solution5/.autopilot/db/BlockMatrix_design.pp.0.cpp.xilinx-dataflow-lawyer.diag.yml E:/Xilinx/Vitis/LabB/solution5/.autopilot/db/BlockMatrix_design.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 -fstrict-dataflow > E:/Xilinx/Vitis/LabB/solution5/.autopilot/db/BlockMatrix_design.pp.0.cpp.xilinx-dataflow-lawyer.out.log 2> E:/Xilinx/Vitis/LabB/solution5/.autopilot/db/BlockMatrix_design.pp.0.cpp.xilinx-dataflow-lawyer.err.log 
Command       ap_eval done; 0.484 sec.
WARNING: [HLS 214-111] Static scalars and arrays declared inside a dataflow region will be treated like local variables (LabB/BlockMatrix_design.cpp:12:18)
WARNING: [HLS 214-114] Since the only kind of statements allowed in a canonical dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region (E:/Xilinx/Vitis/LabB/solution5/directives.tcl:7:9)
WARNING: [HLS 214-169] There are a total of 4 such instances of non-canonical statements in the dataflow region (E:/Xilinx/Vitis/LabB/solution5/directives.tcl:7:9)
Execute       send_msg_by_id WARNING @200-471@%s%s 3 LabB/BlockMatrix_design.cpp 
WARNING: [HLS 200-471] Dataflow form checks found 3 issue(s) in file LabB/BlockMatrix_design.cpp
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
INFO-FLOW: compiling source code to llvm bc
Execute       ap_eval exec -ignorestderr D:/tool/Xilinx/Vitis_HLS/2022.1/win64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=E:/Xilinx/Vitis/LabB/solution5/.autopilot/db/BlockMatrix_design.pp.0.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -fhls -flto -fno-exceptions -Wno-error=c++11-narrowing E:/Xilinx/Vitis/LabB/solution5/.autopilot/db/BlockMatrix_design.pp.0.cpp -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I D:/tool/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot -I D:/tool/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -g -o E:/Xilinx/Vitis/LabB/solution5/.autopilot/db/BlockMatrix_design.bc -hls-platform-db-name=D:/tool/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/common/platform.db -hls-platform-name=zynq_slow -device-resource-info=BRAM_280.000000_DSP_220.000000_FF_106400.000000_LUT_53200.000000_SLICE_13300.000000_URAM_0.000000 > E:/Xilinx/Vitis/LabB/solution5/.autopilot/db/BlockMatrix_design.pp.0.cpp.clang.out.log 2> E:/Xilinx/Vitis/LabB/solution5/.autopilot/db/BlockMatrix_design.pp.0.cpp.clang.err.log 
Command       ap_eval done; 1.669 sec.
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 8.245 seconds; current allocated memory: 1.389 GB.
INFO-FLOW: Linking Debug ...
INFO-FLOW: Linking dut bc code.
Execute       run_link_or_opt -out E:/Xilinx/Vitis/LabB/solution5/.autopilot/db/a.g.ld.0.bc -args  "E:/Xilinx/Vitis/LabB/solution5/.autopilot/db/BlockMatrix_design.g.bc"  
Execute         ap_eval exec -ignorestderr D:/tool/Xilinx/Vitis_HLS/2022.1/win64/tools/clang-3.9-csynth/bin/llvm-link E:/Xilinx/Vitis/LabB/solution5/.autopilot/db/BlockMatrix_design.g.bc -o E:/Xilinx/Vitis/LabB/solution5/.autopilot/db/a.g.ld.0.bc > E:/Xilinx/Vitis/LabB/solution5/.autopilot/db/a.g.ld.0.bc.llvm-link.out.log 2> E:/Xilinx/Vitis/LabB/solution5/.autopilot/db/a.g.ld.0.bc.llvm-link.err.log 
Command         ap_eval done; 0.125 sec.
INFO-FLOW: 
Command       run_link_or_opt done; 0.128 sec.
Execute       run_link_or_opt -opt -out E:/Xilinx/Vitis/LabB/solution5/.autopilot/db/a.g.ld.1.lower.bc -args E:/Xilinx/Vitis/LabB/solution5/.autopilot/db/a.g.ld.0.bc -reflow-lower-math-intrinsics 
Execute         ap_eval exec -ignorestderr D:/tool/Xilinx/Vitis_HLS/2022.1/win64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=E:/Xilinx/Vitis/LabB/solution5/.autopilot/db/a.g.ld.1.lower.bc.opt.diag.yml E:/Xilinx/Vitis/LabB/solution5/.autopilot/db/a.g.ld.0.bc -reflow-lower-math-intrinsics -o E:/Xilinx/Vitis/LabB/solution5/.autopilot/db/a.g.ld.1.lower.bc > E:/Xilinx/Vitis/LabB/solution5/.autopilot/db/a.g.ld.1.lower.bc.opt.out.log 2> E:/Xilinx/Vitis/LabB/solution5/.autopilot/db/a.g.ld.1.lower.bc.opt.err.log 
Command         ap_eval done; 0.284 sec.
INFO-FLOW: 
Command       run_link_or_opt done; 0.289 sec.
INFO-FLOW: Linking math bc lib
Execute       run_link_or_opt -out E:/Xilinx/Vitis/LabB/solution5/.autopilot/db/a.g.ld.2.m1.bc -args E:/Xilinx/Vitis/LabB/solution5/.autopilot/db/a.g.ld.1.lower.bc -only-needed D:/tool/Xilinx/Vitis_HLS/2022.1/win64/lib/libhlsm_39.bc D:/tool/Xilinx/Vitis_HLS/2022.1/win64/lib/libhlsmc++_39.bc 
Execute         ap_eval exec -ignorestderr D:/tool/Xilinx/Vitis_HLS/2022.1/win64/tools/clang-3.9-csynth/bin/llvm-link E:/Xilinx/Vitis/LabB/solution5/.autopilot/db/a.g.ld.1.lower.bc -only-needed D:/tool/Xilinx/Vitis_HLS/2022.1/win64/lib/libhlsm_39.bc D:/tool/Xilinx/Vitis_HLS/2022.1/win64/lib/libhlsmc++_39.bc -o E:/Xilinx/Vitis/LabB/solution5/.autopilot/db/a.g.ld.2.m1.bc > E:/Xilinx/Vitis/LabB/solution5/.autopilot/db/a.g.ld.2.m1.bc.llvm-link.out.log 2> E:/Xilinx/Vitis/LabB/solution5/.autopilot/db/a.g.ld.2.m1.bc.llvm-link.err.log 
Command         ap_eval done; 2.885 sec.
INFO-FLOW: 
Command       run_link_or_opt done; 2.888 sec.
Execute       run_link_or_opt -opt -out E:/Xilinx/Vitis/LabB/solution5/.autopilot/db/a.g.ld.3.fpc.bc -args E:/Xilinx/Vitis/LabB/solution5/.autopilot/db/a.g.ld.2.m1.bc -reflow-globaldce -hls-top-function-name=blockmatmul -reflow-float-conversion 
Execute         ap_eval exec -ignorestderr D:/tool/Xilinx/Vitis_HLS/2022.1/win64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=E:/Xilinx/Vitis/LabB/solution5/.autopilot/db/a.g.ld.3.fpc.bc.opt.diag.yml E:/Xilinx/Vitis/LabB/solution5/.autopilot/db/a.g.ld.2.m1.bc -reflow-globaldce -hls-top-function-name=blockmatmul -reflow-float-conversion -o E:/Xilinx/Vitis/LabB/solution5/.autopilot/db/a.g.ld.3.fpc.bc > E:/Xilinx/Vitis/LabB/solution5/.autopilot/db/a.g.ld.3.fpc.bc.opt.out.log 2> E:/Xilinx/Vitis/LabB/solution5/.autopilot/db/a.g.ld.3.fpc.bc.opt.err.log 
Command         ap_eval done; 1.447 sec.
INFO-FLOW: 
Command       run_link_or_opt done; 1.45 sec.
Execute       run_link_or_opt -out E:/Xilinx/Vitis/LabB/solution5/.autopilot/db/a.g.ld.4.m2.bc -args E:/Xilinx/Vitis/LabB/solution5/.autopilot/db/a.g.ld.3.fpc.bc -only-needed D:/tool/Xilinx/Vitis_HLS/2022.1/win64/lib/libfloatconversion_39.bc 
Execute         ap_eval exec -ignorestderr D:/tool/Xilinx/Vitis_HLS/2022.1/win64/tools/clang-3.9-csynth/bin/llvm-link E:/Xilinx/Vitis/LabB/solution5/.autopilot/db/a.g.ld.3.fpc.bc -only-needed D:/tool/Xilinx/Vitis_HLS/2022.1/win64/lib/libfloatconversion_39.bc -o E:/Xilinx/Vitis/LabB/solution5/.autopilot/db/a.g.ld.4.m2.bc > E:/Xilinx/Vitis/LabB/solution5/.autopilot/db/a.g.ld.4.m2.bc.llvm-link.out.log 2> E:/Xilinx/Vitis/LabB/solution5/.autopilot/db/a.g.ld.4.m2.bc.llvm-link.err.log 
Command         ap_eval done; 0.133 sec.
INFO-FLOW: 
Command       run_link_or_opt done; 0.136 sec.
Execute       run_link_or_opt -opt -out E:/Xilinx/Vitis/LabB/solution5/.autopilot/db/a.g.ld.5.gdce.bc -args E:/Xilinx/Vitis/LabB/solution5/.autopilot/db/a.g.ld.4.m2.bc -reflow-globaldce -hls-top-function-name=blockmatmul 
Execute         ap_eval exec -ignorestderr D:/tool/Xilinx/Vitis_HLS/2022.1/win64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=E:/Xilinx/Vitis/LabB/solution5/.autopilot/db/a.g.ld.5.gdce.bc.opt.diag.yml E:/Xilinx/Vitis/LabB/solution5/.autopilot/db/a.g.ld.4.m2.bc -reflow-globaldce -hls-top-function-name=blockmatmul -o E:/Xilinx/Vitis/LabB/solution5/.autopilot/db/a.g.ld.5.gdce.bc > E:/Xilinx/Vitis/LabB/solution5/.autopilot/db/a.g.ld.5.gdce.bc.opt.out.log 2> E:/Xilinx/Vitis/LabB/solution5/.autopilot/db/a.g.ld.5.gdce.bc.opt.err.log 
Command         ap_eval done; 0.448 sec.
INFO-FLOW: 
Command       run_link_or_opt done; 0.452 sec.
Execute       get_solution -flow_target 
Execute       get_config_export -xo 
Execute       get_config_export -format 
Execute       get_config_rtl -module_prefix 
Execute       get_config_interface -default_slave_interface 
Execute       get_solution -flow_target 
Execute       get_config_export -xo 
Execute       get_config_export -format 
Execute       get_config_interface -m_axi_offset 
Execute       get_config_interface -m_axi_latency 
Execute       get_config_interface -m_axi_alignment_byte_size 
Execute       get_config_interface -m_axi_min_bitwidth 
Execute       get_config_interface -m_axi_max_bitwidth 
Execute       get_config_interface -m_axi_max_widen_bitwidth 
Execute       get_config_interface -m_axi_num_read_outstanding 
Execute       get_config_interface -m_axi_num_write_outstanding 
Execute       get_config_interface -m_axi_max_read_burst_length 
Execute       get_config_interface -m_axi_max_write_burst_length 
Execute       get_config_interface -m_axi_min_bitwidth 
Execute       get_config_interface -m_axi_max_bitwidth 
Execute       get_config_interface -m_axi_latency 
Execute       get_config_interface -m_axi_min_bitwidth 
Execute       get_config_interface -m_axi_max_bitwidth 
Execute       get_config_interface -m_axi_max_widen_bitwidth 
Execute       get_config_interface -m_axi_auto_max_ports 
Execute       get_config_interface -m_axi_num_read_outstanding 
Execute       get_config_interface -m_axi_num_write_outstanding 
Execute       get_config_interface -m_axi_max_read_burst_length 
Execute       get_config_interface -m_axi_max_write_burst_length 
Execute       get_config_interface -s_axilite_data64 
Execute       get_config_compile -instruction_warning_threshold 
Execute       get_config_compile -pipeline_loops 
Execute       get_config_interface -m_axi_alignment_byte_size 
Execute       get_config_compile -pragma_strict_mode 
Execute       get_config_compile -pipeline_style 
Execute       get_config_dataflow -strict_mode 
Execute       get_config_array_partition -throughput_driven 
Execute       send_msg_by_id INFO @200-777@%s Vivado 
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
Execute       is_m_axi_addr64 
Execute       get_clock_period -ns -default 
INFO-FLOW: Doing LTO.
Execute       ap_eval exec -ignorestderr D:/tool/Xilinx/Vitis_HLS/2022.1/win64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=E:/Xilinx/Vitis/LabB/solution5/.autopilot/db/a.g.ld.0.bc.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fhls -mllvm -hls-top-function-name=blockmatmul -mllvm -hls-db-dir -mllvm E:/Xilinx/Vitis/LabB/solution5/.autopilot/db -emit-llvm -c -target fpga64-xilinx-none -mllvm -xcl-xmlinfo=E:/Xilinx/Vitis/LabB/solution5/.autopilot/db/kernel.internal.xml -mllvm -top-io-mapping-info=E:/Xilinx/Vitis/LabB/solution5/.autopilot/db/top-io-fe.xml -mllvm -hls-bitcode-version=3.1 -mllvm -reflow-enable-slave-interface-default-setting=true -mllvm -gen-kernel-xml=false -mllvm -default-maxi-offset=slave -mllvm -maxi-latency=0 -mllvm -hls-maxi-data-size-in-bits=8 -mllvm -hls-maxi-max-data-size-in-bits=1024 -mllvm -hls-max-widen-size-in-bits=0 -mllvm -xcl-kernel-max-mem-ports=0 -mllvm -maxi-read-trans=16 -mllvm -maxi-write-trans=16 -mllvm -maxi-read-burst-len=16 -mllvm -maxi-write-burst-len=16 -mllvm -reflow-enable-saxi-64bits=0 -mllvm -reflow-basic-block-instr-threshold=200000 -mllvm -reflow-auto-pipeline-threshold=64 -mllvm -assume-maxi-align=0 -mllvm -no-unaligned-maxi-accesses -mllvm -reflow-pipeline-style-llvm-setting=2 -mllvm -reflow-enable-dataflow-strict-mode-checking=1 -mllvm -reflow-auto-array-partition-mode=default -mllvm -reflow-enable-auto-array-partition=true -mllvm -reflow-enable-auto-parallel-performance-driven=true -mllvm -reflow-enable-partition-for-automation=true -mllvm -reflow-aggregate-bitwidth-threshold=4096 -mllvm -hls -mllvm -disable-inlined-alloca-merging=true -x ir E:/Xilinx/Vitis/LabB/solution5/.autopilot/db/a.g.ld.5.gdce.bc -o E:/Xilinx/Vitis/LabB/solution5/.autopilot/db/a.g.lto.bc -hls-platform-db-name=D:/tool/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/common/platform.db -hls-platform-name=zynq_slow -device-resource-info=BRAM_280.000000_DSP_220.000000_FF_106400.000000_LUT_53200.000000_SLICE_13300.000000_URAM_0.000000 > E:/Xilinx/Vitis/LabB/solution5/.autopilot/db/a.g.ld.0.bc.clang.out.log 2> E:/Xilinx/Vitis/LabB/solution5/.autopilot/db/a.g.ld.0.bc.clang.err.log 
Command       ap_eval done; 2.117 sec.
INFO: [HLS 214-210] Disaggregating variable 'ABpartial' (LabB/BlockMatrix_design.cpp:5:0)
INFO: [HLS 214-291] Loop 'ps_i' is marked as complete unroll implied by the pipeline pragma (LabB/BlockMatrix_design.cpp:26:14)
INFO: [HLS 214-291] Loop 'ps_j' is marked as complete unroll implied by the pipeline pragma (LabB/BlockMatrix_design.cpp:27:18)
INFO: [HLS 214-186] Unrolling loop 'ps_i' (LabB/BlockMatrix_design.cpp:26:14) in function 'blockmatmul' completely with a factor of 16 (LabB/BlockMatrix_design.cpp:5:0)
INFO: [HLS 214-186] Unrolling loop 'ps_j' (LabB/BlockMatrix_design.cpp:27:18) in function 'blockmatmul' completely with a factor of 16 (LabB/BlockMatrix_design.cpp:5:0)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'Bcols' with compact=bit mode in 512-bits (LabB/BlockMatrix_design.cpp:5:0)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'Arows' with compact=bit mode in 512-bits (LabB/BlockMatrix_design.cpp:5:0)
INFO: [HLS 214-248] Applying array_reshape to 'AB': Complete reshaping on dimension 2. (LabB/BlockMatrix_design.cpp:7:11)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=1' for array 'blockmatmul(hls::stream<blockvec, 0>&, hls::stream<blockvec, 0>&, blockmat&, int)::A' due to pipeline pragma (E:/Xilinx/Vitis/LabB/solution5/directives.tcl:9:9)
INFO: [HLS 214-248] Applying array_partition to '_ZZ11blockmatmulRN3hls6streamI8blockvecLi0EEES3_R8blockmatiE1A': Complete partitioning on dimension 1. (LabB/BlockMatrix_design.cpp:12:0)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i512.a16i32' into '_llvm.fpga.unpack.bits.s_struct.blockvecs.i512.1'
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.s_struct.blockvecs.i512.1' into 'blockmatmul(hls::stream<blockvec, 0>&, hls::stream<blockvec, 0>&, blockmat&, int)' (D:/tool/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO-FLOW: DBG:PUTS: copy_raw_kernel_xml ap_link_39: kernel.xml not generated: E:/Xilinx/Vitis/LabB/solution5/.autopilot/db/kernel.internal.xml
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 0 seconds. CPU system time: 1 seconds. Elapsed time: 7.671 seconds; current allocated memory: 1.389 GB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.002 seconds; current allocated memory: 1.389 GB.
Execute       opt_and_import_c a -opt_level=2 -skip_syncheck=0 -ng=0 -keep_printf=0 
Execute         cleanup_all_models 
INFO: [HLS 200-10] Starting code transformations ...
INFO-FLOW: Running Standard Transforms...
Execute         transform -hls -share-std-xform -demangle-name -inline-byval-memcpy -always-inline -promote-dbg-pointer -interface-preproc -mem2reg -scalarrepl -mem2reg -keep-read-access -instcombine -dce -promote-dbg-pointer -bitop-raise -loop-simplify -indvarspre -indvars -loop-simplify -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -simplifycfg -mem2reg -globalopt -global-constprop -deadargelim -instcombine -simplifycfg -scalarrepl -instcombine -reassociate -licm -simplifycfg -loop-simplify -indvars -instcombine -simplifycfg -mem2reg -loop-simplify -indvars -instcombine -gvn -gvn -instcombine -adce -break-crit-edges -simplifycfg -loop-delete -global-array-opt -dce -dse -adce -find-syn-modules -top blockmatmul -deadargelim -mem2reg -instcombine -dce -presyn-prepare -auto-rom-infer -interface-preproc -syn-check -check-rec-only -find-region -simplifycfg -func-extr -function-inline -globaldce -mem2reg -instcombine -dce -gvn -globaldce -adce -adse -constprop -instcombine -bit-constprop -instcombine -dce -simplifycfg -bitop-raise -simplifycfg -dce -loop-delete -reassociate -globalopt -global-privatize -mem2reg -dce -global-constprop -pointer-simplify -constprop -dce -func-inst -deadargelim -auto-shift-reg-idiom -promote-dbg-pointer -norm-name E:/Xilinx/Vitis/LabB/solution5/.autopilot/db/a.g.0.bc -o E:/Xilinx/Vitis/LabB/solution5/.autopilot/db/a.g.1.bc -f -phase std-opt 
Command         transform done; 0.169 sec.
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.176 seconds; current allocated memory: 1.389 GB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO-FLOW: Checking Synthesizability 1/2..
Execute         transform -hls -syn-check -check-rec-only -scalarrepl -norm-name -dce -mem2reg -instcombine -function-uniquify -directive-preproc -mem2reg -dse -dce -auto-rom-infer -dce -pag -array-normalize -instcombine -dce -array-seg-normalize -instcombine -dce -data-pack -instcombine -dce -inst-simplify -array-flatten -instcombine -dce -array-burst -dce -deadargelim -promote-global-argument -simplifycfg -mem2reg -globaldce -dce -deadargelim -dce -instcombine -function-inline -globaldce -dce -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -dse -adse -instcombine -ptrLegalization -simplifycfg -dce -instcombine -pointer-simplify -ptrArgReplace -dce -instcombine -resolve-double-ptr -scalarrepl -norm-name -dce -mem2reg -instcombine -ptrLegalization -simplifycfg -deadargelim -instcombine -dce -inst-simplify -function-uniquify -directive-preproc -mem2reg -dse -dce -globaldce E:/Xilinx/Vitis/LabB/solution5/.autopilot/db/a.g.1.bc -o E:/Xilinx/Vitis/LabB/solution5/.autopilot/db/a.g.2.prechk.bc -f 
Command         transform done; 0.118 sec.
INFO-FLOW: Checking Synthesizability 2/2..
Execute         transform -syn-check E:/Xilinx/Vitis/LabB/solution5/.autopilot/db/a.g.2.prechk.bc -o E:/Xilinx/Vitis/LabB/solution5/.autopilot/db/a.g.2.bc -f -phase syn-check 
WARNING: [SYNCHK 200-23] D:/tool/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:144: in function 'read': variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.134 seconds; current allocated memory: 1.389 GB.
INFO-FLOW: Compiler optimizing ...
INFO-FLOW: Share syncheck's 1.bc for syn flow: copy E:/Xilinx/Vitis/LabB/solution5/.autopilot/db/a.g.1.bc to E:/Xilinx/Vitis/LabB/solution5/.autopilot/db/a.o.1.bc
INFO-FLOW: Presyn 1...
Execute         transform -hls -tmp E:/Xilinx/Vitis/LabB/solution5/.autopilot/db -interface-port-rename -function-uniquify -directive-preproc -mem2reg -dse -dce -scalarrepl -norm-name -deadargelim -mem2reg -instcombine -dce -simplifycfg -auto-rom-infer -dce -function-uniquify -resource-proc -clib-intrinsic-prepare -dce -func-buffer -dce -pag -array-normalize -func-legal -instcombine -gvn -constprop -dce -simplifycfg -mem2reg -globaldce -resolve-double-ptr -dce -deadargelim -dce -instcombine -ptrArgReplace -mem2reg -dce -array-seg-normalize -deadargelim -instcombine -dce -function-uniquify -directive-preproc -mem2reg -dse -dce -pointer-simplify -dce -port-alignment -dce -interface-preproc -data-pack -instcombine -dce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -loop-simplify -indvars -instcombine -gvn -loop-simplify -mem2reg -dce -find-region -instcombine -auto-loop-pipeline -inst-simplify -interface-preproc -cfgopt -instcombine -indvars -auto-loop-unroll -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -clean-region -attach-range -gvn -inst-simplify -constprop -simplifycfg -dce -pointer-simplify -dce -globalopt -constprop -dce -array-promote -scalar-auto-dep-elim -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -instcombine -dce -array-transform-check -array-reshape -instcombine -simplifycfg -dce -ptrArgReplace -deadargelim -mem2reg -instcombine -simplifycfg -dce -indvars -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -duplicate-dataflow-processes -globaldce -instcombine -array-partition -prepare-dynamic-array-partition -instcombine -simplifycfg -dce -ptrArgReplace -global-constprop -deadargelim -mem2reg -func-legal -dce -global-constprop -deadargelim -mem2reg -simplifycfg -dce -merge-param -deadargelim -globalopt -constprop -dce -array-promote -scalar-auto-dep-elim -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -mem-intrinsic-preproc -dce -global-internalize -global-privatize -mem2reg -globaldce -promote-global-argument -ptrArgReplace -mem2reg -dce -globalopt -mergereturn -simplify-global-access -mem2reg -dce -pointer-simplify -dce -functionattrs -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -dce -norm-name -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -accesses-merge -function-inline -complex-op-raise -inst-simplify -globaldce -func-inst -constprop -instcombine -simplifycfg -dce -func-legal -dce -loop-bound -arraycheck -bitwidthmin2 -bitwidthmin2 -on-by-dataflow -loop-delete -instcombine -simplifycfg -globaldce -dce -gvn -deadargelim -dce -loop-simplify -clean-region -simplifycfg -propagate-stable-arguments -loop-stream -instcombine -simplifycfg -dce -globaldce -duplicate-dataflow-processes -stream-intrinsic-preproc -dce -check-ap-stream -loop-simplify -eliminate-keepreads -extract-dataflow-in-loop -loop-simplify -dce -gvn -deadargelim -dse -duplicate-dataflow-processes -check-dataflow-syntax -legalize-stream-variable -legalize-global -extract-subproc -dce -dead-channel-elimination -canonicalize-gep -globaldce -dce -gvn -hls-dead-arg-elim -deadargelim -directive-preproc -annotate-dataflow-channels -canonicalize-dataflow -dce -globaldce -scalar-preprocessing -scalar-propagation2 -deadargelim -globaldce -mem2reg -check-dataflow-channels -function-stream -dce -globaldce -prop-fifo-spec -internal-stream-gen -canonicalize-gep -globaldce -dce -gvn -deadargelim -mergereturn -indvars -loop-simplify -instcombine -array-stream -array-seg-normalize -array-partition -func-legal -instcombine -simplifycfg -dce -bundle-memfifo-ops -deadargelim -function-uniquify -directive-preproc -mem2reg -dse -dce -group-axi-access -licm -simplifycfg -dce -loop-delete -hls-display -norm-name E:/Xilinx/Vitis/LabB/solution5/.autopilot/db/a.o.1.bc -o E:/Xilinx/Vitis/LabB/solution5/.autopilot/db/a.o.1.tmp.bc -f 
INFO: [XFORM 203-510] Pipelining loop 'Loop-2' in function 'blockmatmul' automatically.
INFO: [XFORM 203-510] Pipelining loop 'loadA' (LabB/BlockMatrix_design.cpp:15) in function 'blockmatmul' automatically.
INFO: [XFORM 203-510] Pipelining loop 'writeoutput' (LabB/BlockMatrix_design.cpp:34) in function 'blockmatmul' automatically.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'loadA' (LabB/BlockMatrix_design.cpp:15) in function 'blockmatmul' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'writeoutput' (LabB/BlockMatrix_design.cpp:34) in function 'blockmatmul' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_16_1' (LabB/BlockMatrix_design.cpp:16) in function 'blockmatmul' completely with a factor of 16.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_34_2' (LabB/BlockMatrix_design.cpp:34) in function 'blockmatmul' completely with a factor of 16.
INFO: [XFORM 203-102] Partitioning array 'tempA.a' (LabB/BlockMatrix_design.cpp:15) automatically.
INFO: [XFORM 203-721] Changing loop 'Loop_writeoutput_proc' (LabB/BlockMatrix_design.cpp:34) to a process function for dataflow in function 'blockmatmul'.
WARNING: [HLS 200-786] Detected dataflow-on-top in function  'blockmatmul' (LabB/BlockMatrix_design.cpp:5:1)  with default interface mode 'ap_ctrl_hs'. Overlapped execution of successive kernel calls will not happen unless interface mode 'ap_ctrl_chain' is used (or 'ap_ctrl_none' for a purely data-driven design).
INFO: [XFORM 203-712] Applying dataflow to function 'blockmatmul' (LabB/BlockMatrix_design.cpp:5:1), detected/extracted 2 process function(s): 
	 'Loop_1_proc1'
	 'Loop_writeoutput_proc'.
Command         transform done; 0.759 sec.
INFO-FLOW: Presyn 2...
Execute         transform -hls -keep-callgraph -scalarrepl -mem2reg -port-alignment -attach-range -dce -pipe-mux-gen -indvars -loop-bound -inst-simplify -instcombine -dce -merge-array-access -mem2reg -dce -clean-region -mergereturn -if-conv -instcombine -dce -constprop -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -scalarrepl -mem2reg -global-constprop -deadargelim -deadargelim -instcombine -dce -simplifycfg -ptrArgReplace -mem2reg -function-inline -globaldce -mem2reg -instcombine -dce -expr-balance -instcombine -dce -bitwidthmin2 -bitwidthmin2 -interface-preproc -directive-preproc -inst-rectify -instcombine -dce -functionattrs -constprop -instcombine -bit-constprop -simplify-global-access -globalopt -globaldce -inst-simplify -instcombine -elimdeaddata -dce -loop-delete -simplifycfg -loop-simplify -auto-burst -barrier -norm-name E:/Xilinx/Vitis/LabB/solution5/.autopilot/db/a.o.1.tmp.bc -o E:/Xilinx/Vitis/LabB/solution5/.autopilot/db/a.o.2.bc -f -phase presyn 
Command         transform done; 0.253 sec.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.016 seconds; current allocated memory: 1.389 GB.
Execute         get_config_compile -enable_auto_rewind 
Execute         get_config_compile -enable_loop_extract 
INFO-FLOW: Building ssdm...
Execute         transform -hls -function-uniquify -auto-function-inline -globaldce -ptrArgReplace -mem2reg -dce -reset-lda -loop-simplify -indvars -aggr-aa -licm -loop-dep -loop-bound -licm -loop-simplify -loop-sink-hoist -flattenloopnest -array-flatten -gvn -instcombine -dce -array-map -dce -func-legal -gvn -adce -instcombine -cfgopt -simplifycfg -loop-simplify -array-burst -promote-global-argument -dce -array-seg-normalize -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -gvn -gvn -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -dse -adse -adce -licm -inst-simplify -dce -globaldce -instcombine -array-stream -eliminate-keepreads -instcombine -dce -deadargelim -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -mem2reg -norm-name -mem2reg -instcombine -dse -adse -adce -ptrLegalization -dce -auto-rom-infer -array-flatten -dce -instcombine -check-doubleptr -loop-rot -constprop -cfgopt -simplifycfg -loop-simplify -indvars -pointer-simplify -dce -loop-bound -loop-simplify -loop-preproc -constprop -global-constprop -gvn -mem2reg -instcombine -dce -loop-bound -loop-merge -dce -deadargelim -dce -canonicalize-dataflow -dce -deadargelim -globaldce -mem2reg -bram-byte-enable -load-elim -read-loop-dep -loop-simplify -loop-extract-inner -directive-preproc -bitwidthmin2 -bitwidthmin2 -read-loop-dep -interface-preproc -directive-preproc -interface-gen -bram-byte-enable-spec-prop -deadargelim -inst-simplify -dce -gvn -mem2reg -instcombine -dce -adse -loop-bound -instcombine -cfgopt -simplifycfg -loop-simplify -clean-region -io-protocol -find-region -mem2reg -bitop-raise -complex-op-raise -inst-simplify -inst-rectify -instcombine -adce -deadargelim -float-op-raise -loop-simplify -phi-opt -bitop-raise -cfgopt -simplifycfg -strip-dead-prototypes -interface-lower -bitop-lower -intrinsic-lower -auto-function-inline -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -inst-simplify -simplifycfg -loop-simplify -mergereturn -inst-simplify -inst-rectify -dce -load-elim -bitop-lower -float-op-raise -fma-raise -loop-rewind -pointer-simplify -dce -cfgopt -dce -loop-bound -loop-dep -read-loop-dep -dce -dyn-mem-reuse -dce -recurrence-min -dce -share-scalar-alloca -deadargelim -dce -check-stream -norm-name -legalize -validate-dataflow -inst-clarity -bitwidth -dump-loop-dep-to-ir -check-all-ssdm -cdfg-build E:/Xilinx/Vitis/LabB/solution5/.autopilot/db/a.o.2.bc -o E:/Xilinx/Vitis/LabB/solution5/.autopilot/db/a.o.3.bc -f -phase build-ssdm 
INFO: [HLS 200-472] Inferring partial write operation for 'AB' 
INFO: [HLS 200-472] Inferring partial write operation for 'blockmatmul(stream<blockvec, 0>&, stream<blockvec, 0>&, blockmat&, int)A' (LabB/BlockMatrix_design.cpp:18:25)
INFO: [HLS 200-472] Inferring partial write operation for 'AB' (LabB/BlockMatrix_design.cpp:28:26)
Command         transform done; 0.46 sec.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.463 seconds; current allocated memory: 1.389 GB.
INFO-FLOW: Finish building internal data model.
Command       opt_and_import_c done; 1.796 sec.
Command     elaborate done; 17.726 sec.
Execute     ap_eval exec zip -j E:/Xilinx/Vitis/LabB/solution5/.autopilot/db/dut.hcp $dbDir/a.o.3.bc $dbDir/${topname}.rtl_wrap.cfg.tcl $dbDir/apatb_${topname}.cpp $dbDir/apatb_${topname}_util.cpp $dbDir/apatb_${topname}_ir.ll $dbDir/mapper_${topname}.cpp $dbDir/top-io-fe.xml $dbDir/kernel.internal.xml $workdir/../hls.app 
Command     ap_eval done; 0.134 sec.
Execute     autosyn -from_csynth_design=1 
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO-FLOW: Synthesizing C/C++ design ...
INFO: [HLS 200-10] Synthesizing 'blockmatmul' ...
Execute       ap_set_top_model blockmatmul 
Execute       get_model_list blockmatmul -filter all-wo-channel -topdown 
Execute       preproc_iomode -model blockmatmul 
Execute       preproc_iomode -model Loop_writeoutput_proc 
Execute       preproc_iomode -model Loop_1_proc1 
Execute       preproc_iomode -model Loop_1_proc1_Pipeline_partialsum 
Execute       preproc_iomode -model Loop_1_proc1_Pipeline_loadA 
Execute       preproc_iomode -model Loop_1_proc1_Pipeline_1 
Execute       get_model_list blockmatmul -filter all-wo-channel 
INFO-FLOW: Model list for configure: Loop_1_proc1_Pipeline_1 Loop_1_proc1_Pipeline_loadA Loop_1_proc1_Pipeline_partialsum Loop_1_proc1 Loop_writeoutput_proc blockmatmul
INFO-FLOW: Configuring Module : Loop_1_proc1_Pipeline_1 ...
Execute       set_default_model Loop_1_proc1_Pipeline_1 
Execute       apply_spec_resource_limit Loop_1_proc1_Pipeline_1 
INFO-FLOW: Configuring Module : Loop_1_proc1_Pipeline_loadA ...
Execute       set_default_model Loop_1_proc1_Pipeline_loadA 
Execute       apply_spec_resource_limit Loop_1_proc1_Pipeline_loadA 
INFO-FLOW: Configuring Module : Loop_1_proc1_Pipeline_partialsum ...
Execute       set_default_model Loop_1_proc1_Pipeline_partialsum 
Execute       apply_spec_resource_limit Loop_1_proc1_Pipeline_partialsum 
INFO-FLOW: Configuring Module : Loop_1_proc1 ...
Execute       set_default_model Loop_1_proc1 
Execute       apply_spec_resource_limit Loop_1_proc1 
INFO-FLOW: Configuring Module : Loop_writeoutput_proc ...
Execute       set_default_model Loop_writeoutput_proc 
Execute       apply_spec_resource_limit Loop_writeoutput_proc 
INFO-FLOW: Configuring Module : blockmatmul ...
Execute       set_default_model blockmatmul 
Execute       apply_spec_resource_limit blockmatmul 
INFO-FLOW: Model list for preprocess: Loop_1_proc1_Pipeline_1 Loop_1_proc1_Pipeline_loadA Loop_1_proc1_Pipeline_partialsum Loop_1_proc1 Loop_writeoutput_proc blockmatmul
INFO-FLOW: Preprocessing Module: Loop_1_proc1_Pipeline_1 ...
Execute       set_default_model Loop_1_proc1_Pipeline_1 
Execute       cdfg_preprocess -model Loop_1_proc1_Pipeline_1 
Execute       rtl_gen_preprocess Loop_1_proc1_Pipeline_1 
INFO-FLOW: Preprocessing Module: Loop_1_proc1_Pipeline_loadA ...
Execute       set_default_model Loop_1_proc1_Pipeline_loadA 
Execute       cdfg_preprocess -model Loop_1_proc1_Pipeline_loadA 
Execute       rtl_gen_preprocess Loop_1_proc1_Pipeline_loadA 
INFO-FLOW: Preprocessing Module: Loop_1_proc1_Pipeline_partialsum ...
Execute       set_default_model Loop_1_proc1_Pipeline_partialsum 
Execute       cdfg_preprocess -model Loop_1_proc1_Pipeline_partialsum 
Execute       rtl_gen_preprocess Loop_1_proc1_Pipeline_partialsum 
INFO-FLOW: Preprocessing Module: Loop_1_proc1 ...
Execute       set_default_model Loop_1_proc1 
Execute       cdfg_preprocess -model Loop_1_proc1 
Execute       rtl_gen_preprocess Loop_1_proc1 
INFO-FLOW: Preprocessing Module: Loop_writeoutput_proc ...
Execute       set_default_model Loop_writeoutput_proc 
Execute       cdfg_preprocess -model Loop_writeoutput_proc 
Execute       rtl_gen_preprocess Loop_writeoutput_proc 
INFO-FLOW: Preprocessing Module: blockmatmul ...
Execute       set_default_model blockmatmul 
Execute       cdfg_preprocess -model blockmatmul 
Execute       rtl_gen_preprocess blockmatmul 
INFO-FLOW: Model list for synthesis: Loop_1_proc1_Pipeline_1 Loop_1_proc1_Pipeline_loadA Loop_1_proc1_Pipeline_partialsum Loop_1_proc1 Loop_writeoutput_proc blockmatmul
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Loop_1_proc1_Pipeline_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model Loop_1_proc1_Pipeline_1 
Execute       schedule -model Loop_1_proc1_Pipeline_1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'Loop 1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.211 seconds; current allocated memory: 1.389 GB.
Execute       syn_report -verbosereport -o E:/Xilinx/Vitis/LabB/solution5/.autopilot/db/Loop_1_proc1_Pipeline_1.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o E:/Xilinx/Vitis/LabB/solution5/.autopilot/db/Loop_1_proc1_Pipeline_1.sched.adb -f 
INFO-FLOW: Finish scheduling Loop_1_proc1_Pipeline_1.
Execute       set_default_model Loop_1_proc1_Pipeline_1 
Execute       bind -model Loop_1_proc1_Pipeline_1 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.035 seconds; current allocated memory: 1.389 GB.
Execute       syn_report -verbosereport -o E:/Xilinx/Vitis/LabB/solution5/.autopilot/db/Loop_1_proc1_Pipeline_1.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o E:/Xilinx/Vitis/LabB/solution5/.autopilot/db/Loop_1_proc1_Pipeline_1.bind.adb -f 
INFO-FLOW: Finish binding Loop_1_proc1_Pipeline_1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Loop_1_proc1_Pipeline_loadA' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model Loop_1_proc1_Pipeline_loadA 
Execute       schedule -model Loop_1_proc1_Pipeline_loadA 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loadA'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'loadA'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.068 seconds; current allocated memory: 1.389 GB.
Execute       syn_report -verbosereport -o E:/Xilinx/Vitis/LabB/solution5/.autopilot/db/Loop_1_proc1_Pipeline_loadA.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o E:/Xilinx/Vitis/LabB/solution5/.autopilot/db/Loop_1_proc1_Pipeline_loadA.sched.adb -f 
INFO-FLOW: Finish scheduling Loop_1_proc1_Pipeline_loadA.
Execute       set_default_model Loop_1_proc1_Pipeline_loadA 
Execute       bind -model Loop_1_proc1_Pipeline_loadA 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.047 seconds; current allocated memory: 1.389 GB.
Execute       syn_report -verbosereport -o E:/Xilinx/Vitis/LabB/solution5/.autopilot/db/Loop_1_proc1_Pipeline_loadA.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o E:/Xilinx/Vitis/LabB/solution5/.autopilot/db/Loop_1_proc1_Pipeline_loadA.bind.adb -f 
INFO-FLOW: Finish binding Loop_1_proc1_Pipeline_loadA.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Loop_1_proc1_Pipeline_partialsum' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model Loop_1_proc1_Pipeline_partialsum 
Execute       schedule -model Loop_1_proc1_Pipeline_partialsum 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'partialsum'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'partialsum'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 1.469 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 1.507 seconds; current allocated memory: 1.389 GB.
Execute       syn_report -verbosereport -o E:/Xilinx/Vitis/LabB/solution5/.autopilot/db/Loop_1_proc1_Pipeline_partialsum.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 0.576 sec.
Execute       db_write -o E:/Xilinx/Vitis/LabB/solution5/.autopilot/db/Loop_1_proc1_Pipeline_partialsum.sched.adb -f 
Command       db_write done; 0.131 sec.
INFO-FLOW: Finish scheduling Loop_1_proc1_Pipeline_partialsum.
Execute       set_default_model Loop_1_proc1_Pipeline_partialsum 
Execute       bind -model Loop_1_proc1_Pipeline_partialsum 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.479 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.186 seconds; current allocated memory: 1.389 GB.
Execute       syn_report -verbosereport -o E:/Xilinx/Vitis/LabB/solution5/.autopilot/db/Loop_1_proc1_Pipeline_partialsum.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 1.602 sec.
Execute       db_write -o E:/Xilinx/Vitis/LabB/solution5/.autopilot/db/Loop_1_proc1_Pipeline_partialsum.bind.adb -f 
Command       db_write done; 0.169 sec.
INFO-FLOW: Finish binding Loop_1_proc1_Pipeline_partialsum.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Loop_1_proc1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model Loop_1_proc1 
Execute       schedule -model Loop_1_proc1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 1.855 seconds; current allocated memory: 1.389 GB.
Execute       syn_report -verbosereport -o E:/Xilinx/Vitis/LabB/solution5/.autopilot/db/Loop_1_proc1.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o E:/Xilinx/Vitis/LabB/solution5/.autopilot/db/Loop_1_proc1.sched.adb -f 
INFO-FLOW: Finish scheduling Loop_1_proc1.
Execute       set_default_model Loop_1_proc1 
Execute       bind -model Loop_1_proc1 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.505 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.587 seconds; current allocated memory: 1.389 GB.
Execute       syn_report -verbosereport -o E:/Xilinx/Vitis/LabB/solution5/.autopilot/db/Loop_1_proc1.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 1.284 sec.
Execute       db_write -o E:/Xilinx/Vitis/LabB/solution5/.autopilot/db/Loop_1_proc1.bind.adb -f 
INFO-FLOW: Finish binding Loop_1_proc1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Loop_writeoutput_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model Loop_writeoutput_proc 
Execute       schedule -model Loop_writeoutput_proc 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'writeoutput'.
WARNING: [HLS 200-885] The II Violation in module 'Loop_writeoutput_proc' (loop 'writeoutput'): Unable to schedule 'store' operation ('ABpartial_addr_1_write_ln35', LabB/BlockMatrix_design.cpp:35) of variable 'tmp_525_s', LabB/BlockMatrix_design.cpp:35 on array 'ABpartial' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'ABpartial'.
WARNING: [HLS 200-885] The II Violation in module 'Loop_writeoutput_proc' (loop 'writeoutput'): Unable to schedule 'store' operation ('ABpartial_addr_3_write_ln35', LabB/BlockMatrix_design.cpp:35) of variable 'tmp_525_2', LabB/BlockMatrix_design.cpp:35 on array 'ABpartial' due to limited memory ports (II = 2). Please consider using a memory core with more ports or partitioning the array 'ABpartial'.
WARNING: [HLS 200-885] The II Violation in module 'Loop_writeoutput_proc' (loop 'writeoutput'): Unable to schedule 'store' operation ('ABpartial_addr_5_write_ln35', LabB/BlockMatrix_design.cpp:35) of variable 'tmp_525_4', LabB/BlockMatrix_design.cpp:35 on array 'ABpartial' due to limited memory ports (II = 3). Please consider using a memory core with more ports or partitioning the array 'ABpartial'.
WARNING: [HLS 200-885] The II Violation in module 'Loop_writeoutput_proc' (loop 'writeoutput'): Unable to schedule 'store' operation ('ABpartial_addr_7_write_ln35', LabB/BlockMatrix_design.cpp:35) of variable 'tmp_525_6', LabB/BlockMatrix_design.cpp:35 on array 'ABpartial' due to limited memory ports (II = 4). Please consider using a memory core with more ports or partitioning the array 'ABpartial'.
WARNING: [HLS 200-885] The II Violation in module 'Loop_writeoutput_proc' (loop 'writeoutput'): Unable to schedule 'store' operation ('ABpartial_addr_13_write_ln35', LabB/BlockMatrix_design.cpp:35) of variable 'tmp_525_12', LabB/BlockMatrix_design.cpp:35 on array 'ABpartial' due to limited memory ports (II = 7). Please consider using a memory core with more ports or partitioning the array 'ABpartial'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 8, Depth = 9, loop 'writeoutput'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.125 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 1.433 seconds; current allocated memory: 1.389 GB.
Execute       syn_report -verbosereport -o E:/Xilinx/Vitis/LabB/solution5/.autopilot/db/Loop_writeoutput_proc.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o E:/Xilinx/Vitis/LabB/solution5/.autopilot/db/Loop_writeoutput_proc.sched.adb -f 
INFO-FLOW: Finish scheduling Loop_writeoutput_proc.
Execute       set_default_model Loop_writeoutput_proc 
Execute       bind -model Loop_writeoutput_proc 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.125 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.173 seconds; current allocated memory: 1.389 GB.
Execute       syn_report -verbosereport -o E:/Xilinx/Vitis/LabB/solution5/.autopilot/db/Loop_writeoutput_proc.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o E:/Xilinx/Vitis/LabB/solution5/.autopilot/db/Loop_writeoutput_proc.bind.adb -f 
INFO-FLOW: Finish binding Loop_writeoutput_proc.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'blockmatmul' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model blockmatmul 
Execute       schedule -model blockmatmul 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.064 seconds; current allocated memory: 1.389 GB.
Execute       syn_report -verbosereport -o E:/Xilinx/Vitis/LabB/solution5/.autopilot/db/blockmatmul.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o E:/Xilinx/Vitis/LabB/solution5/.autopilot/db/blockmatmul.sched.adb -f 
INFO-FLOW: Finish scheduling blockmatmul.
Execute       set_default_model blockmatmul 
Execute       bind -model blockmatmul 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.465 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.481 seconds; current allocated memory: 1.389 GB.
Execute       syn_report -verbosereport -o E:/Xilinx/Vitis/LabB/solution5/.autopilot/db/blockmatmul.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 1.567 sec.
Execute       db_write -o E:/Xilinx/Vitis/LabB/solution5/.autopilot/db/blockmatmul.bind.adb -f 
INFO-FLOW: Finish binding blockmatmul.
Execute       get_model_list blockmatmul -filter all-wo-channel 
INFO-FLOW: Preprocessing for RTLGen ...
Execute       rtl_gen_preprocess Loop_1_proc1_Pipeline_1 
Execute       rtl_gen_preprocess Loop_1_proc1_Pipeline_loadA 
Execute       rtl_gen_preprocess Loop_1_proc1_Pipeline_partialsum 
Execute       rtl_gen_preprocess Loop_1_proc1 
Execute       rtl_gen_preprocess Loop_writeoutput_proc 
Execute       rtl_gen_preprocess blockmatmul 
INFO-FLOW: Model list for RTL generation: Loop_1_proc1_Pipeline_1 Loop_1_proc1_Pipeline_loadA Loop_1_proc1_Pipeline_partialsum Loop_1_proc1 Loop_writeoutput_proc blockmatmul
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Loop_1_proc1_Pipeline_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model Loop_1_proc1_Pipeline_1 -top_prefix blockmatmul_ -sub_prefix blockmatmul_ -mg_file E:/Xilinx/Vitis/LabB/solution5/.autopilot/db/Loop_1_proc1_Pipeline_1.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'Loop_1_proc1_Pipeline_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.599 seconds; current allocated memory: 1.389 GB.
Execute       source E:/Xilinx/Vitis/LabB/solution5/.autopilot/db/blockmatmul.rtl_wrap.cfg.tcl 
Execute       gen_rtl Loop_1_proc1_Pipeline_1 -style xilinx -f -lang vhdl -o E:/Xilinx/Vitis/LabB/solution5/syn/vhdl/blockmatmul_Loop_1_proc1_Pipeline_1 
Execute       gen_rtl Loop_1_proc1_Pipeline_1 -style xilinx -f -lang vlog -o E:/Xilinx/Vitis/LabB/solution5/syn/verilog/blockmatmul_Loop_1_proc1_Pipeline_1 
Execute       syn_report -csynth -model Loop_1_proc1_Pipeline_1 -o E:/Xilinx/Vitis/LabB/solution5/syn/report/Loop_1_proc1_Pipeline_1_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model Loop_1_proc1_Pipeline_1 -o E:/Xilinx/Vitis/LabB/solution5/syn/report/Loop_1_proc1_Pipeline_1_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model Loop_1_proc1_Pipeline_1 -o E:/Xilinx/Vitis/LabB/solution5/.autopilot/db/Loop_1_proc1_Pipeline_1.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -model Loop_1_proc1_Pipeline_1 -f -o E:/Xilinx/Vitis/LabB/solution5/.autopilot/db/Loop_1_proc1_Pipeline_1.adb 
Execute       db_write -model Loop_1_proc1_Pipeline_1 -bindview -o E:/Xilinx/Vitis/LabB/solution5/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info Loop_1_proc1_Pipeline_1 -p E:/Xilinx/Vitis/LabB/solution5/.autopilot/db -o E:/Xilinx/Vitis/LabB/solution5/.autopilot/db/Loop_1_proc1_Pipeline_1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Loop_1_proc1_Pipeline_loadA' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model Loop_1_proc1_Pipeline_loadA -top_prefix blockmatmul_ -sub_prefix blockmatmul_ -mg_file E:/Xilinx/Vitis/LabB/solution5/.autopilot/db/Loop_1_proc1_Pipeline_loadA.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'Loop_1_proc1_Pipeline_loadA' pipeline 'loadA' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'Loop_1_proc1_Pipeline_loadA'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.092 seconds; current allocated memory: 1.389 GB.
Execute       source E:/Xilinx/Vitis/LabB/solution5/.autopilot/db/blockmatmul.rtl_wrap.cfg.tcl 
Execute       gen_rtl Loop_1_proc1_Pipeline_loadA -style xilinx -f -lang vhdl -o E:/Xilinx/Vitis/LabB/solution5/syn/vhdl/blockmatmul_Loop_1_proc1_Pipeline_loadA 
Execute       gen_rtl Loop_1_proc1_Pipeline_loadA -style xilinx -f -lang vlog -o E:/Xilinx/Vitis/LabB/solution5/syn/verilog/blockmatmul_Loop_1_proc1_Pipeline_loadA 
Execute       syn_report -csynth -model Loop_1_proc1_Pipeline_loadA -o E:/Xilinx/Vitis/LabB/solution5/syn/report/Loop_1_proc1_Pipeline_loadA_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model Loop_1_proc1_Pipeline_loadA -o E:/Xilinx/Vitis/LabB/solution5/syn/report/Loop_1_proc1_Pipeline_loadA_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model Loop_1_proc1_Pipeline_loadA -o E:/Xilinx/Vitis/LabB/solution5/.autopilot/db/Loop_1_proc1_Pipeline_loadA.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -model Loop_1_proc1_Pipeline_loadA -f -o E:/Xilinx/Vitis/LabB/solution5/.autopilot/db/Loop_1_proc1_Pipeline_loadA.adb 
Execute       db_write -model Loop_1_proc1_Pipeline_loadA -bindview -o E:/Xilinx/Vitis/LabB/solution5/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info Loop_1_proc1_Pipeline_loadA -p E:/Xilinx/Vitis/LabB/solution5/.autopilot/db -o E:/Xilinx/Vitis/LabB/solution5/.autopilot/db/Loop_1_proc1_Pipeline_loadA 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Loop_1_proc1_Pipeline_partialsum' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model Loop_1_proc1_Pipeline_partialsum -top_prefix blockmatmul_ -sub_prefix blockmatmul_ -mg_file E:/Xilinx/Vitis/LabB/solution5/.autopilot/db/Loop_1_proc1_Pipeline_partialsum.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'Loop_1_proc1_Pipeline_partialsum' pipeline 'partialsum' pipeline type 'loop pipeline'
INFO: [RTGEN 206-104] Estimated max fanout for 'Loop_1_proc1_Pipeline_partialsum' is 16386 from HDL expression: (1'b0 == ap_block_pp0_stage0_11001)
INFO: [RTGEN 206-100] Generating core module 'mul_32s_32s_32_2_1': 256 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Loop_1_proc1_Pipeline_partialsum'.
Command       create_rtl_model done; 0.367 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.489 seconds; current allocated memory: 1.389 GB.
Execute       source E:/Xilinx/Vitis/LabB/solution5/.autopilot/db/blockmatmul.rtl_wrap.cfg.tcl 
Execute       gen_rtl Loop_1_proc1_Pipeline_partialsum -style xilinx -f -lang vhdl -o E:/Xilinx/Vitis/LabB/solution5/syn/vhdl/blockmatmul_Loop_1_proc1_Pipeline_partialsum 
Execute       gen_rtl Loop_1_proc1_Pipeline_partialsum -style xilinx -f -lang vlog -o E:/Xilinx/Vitis/LabB/solution5/syn/verilog/blockmatmul_Loop_1_proc1_Pipeline_partialsum 
Execute       syn_report -csynth -model Loop_1_proc1_Pipeline_partialsum -o E:/Xilinx/Vitis/LabB/solution5/syn/report/Loop_1_proc1_Pipeline_partialsum_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 0.782 sec.
Execute       syn_report -rtlxml -model Loop_1_proc1_Pipeline_partialsum -o E:/Xilinx/Vitis/LabB/solution5/syn/report/Loop_1_proc1_Pipeline_partialsum_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Command       syn_report done; 0.358 sec.
Execute       syn_report -verbosereport -model Loop_1_proc1_Pipeline_partialsum -o E:/Xilinx/Vitis/LabB/solution5/.autopilot/db/Loop_1_proc1_Pipeline_partialsum.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 1.922 sec.
Execute       db_write -model Loop_1_proc1_Pipeline_partialsum -f -o E:/Xilinx/Vitis/LabB/solution5/.autopilot/db/Loop_1_proc1_Pipeline_partialsum.adb 
Command       db_write done; 0.578 sec.
Execute       db_write -model Loop_1_proc1_Pipeline_partialsum -bindview -o E:/Xilinx/Vitis/LabB/solution5/.autopilot/db/design.bindinfo.xml 
Command       db_write done; 0.437 sec.
Execute       gen_tb_info Loop_1_proc1_Pipeline_partialsum -p E:/Xilinx/Vitis/LabB/solution5/.autopilot/db -o E:/Xilinx/Vitis/LabB/solution5/.autopilot/db/Loop_1_proc1_Pipeline_partialsum 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Loop_1_proc1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model Loop_1_proc1 -top_prefix blockmatmul_ -sub_prefix blockmatmul_ -mg_file E:/Xilinx/Vitis/LabB/solution5/.autopilot/db/Loop_1_proc1.compgen.tcl 
INFO: [SYN 201-210] Renamed object name 'Loop_1_proc1_blockmatmul_stream_blockvec_0_stream_blockvec_0_blockmat_int_A_RAM_AUTO_1R1W' to 'Loop_1_proc1_blockmatmul_stream_blockvec_0_stream_blockvec_0_blockmat_int_A_Rbkb' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'Loop_1_proc1_blockmatmul_stream_blockvec_0_stream_blockvec_0_blockmat_int_A_1_RAM_AUTO_1R1W' to 'Loop_1_proc1_blockmatmul_stream_blockvec_0_stream_blockvec_0_blockmat_int_A_1cud' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'Loop_1_proc1_blockmatmul_stream_blockvec_0_stream_blockvec_0_blockmat_int_A_2_RAM_AUTO_1R1W' to 'Loop_1_proc1_blockmatmul_stream_blockvec_0_stream_blockvec_0_blockmat_int_A_2dEe' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'Loop_1_proc1_blockmatmul_stream_blockvec_0_stream_blockvec_0_blockmat_int_A_3_RAM_AUTO_1R1W' to 'Loop_1_proc1_blockmatmul_stream_blockvec_0_stream_blockvec_0_blockmat_int_A_3eOg' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'Loop_1_proc1_blockmatmul_stream_blockvec_0_stream_blockvec_0_blockmat_int_A_4_RAM_AUTO_1R1W' to 'Loop_1_proc1_blockmatmul_stream_blockvec_0_stream_blockvec_0_blockmat_int_A_4fYi' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'Loop_1_proc1_blockmatmul_stream_blockvec_0_stream_blockvec_0_blockmat_int_A_5_RAM_AUTO_1R1W' to 'Loop_1_proc1_blockmatmul_stream_blockvec_0_stream_blockvec_0_blockmat_int_A_5g8j' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'Loop_1_proc1_blockmatmul_stream_blockvec_0_stream_blockvec_0_blockmat_int_A_6_RAM_AUTO_1R1W' to 'Loop_1_proc1_blockmatmul_stream_blockvec_0_stream_blockvec_0_blockmat_int_A_6hbi' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'Loop_1_proc1_blockmatmul_stream_blockvec_0_stream_blockvec_0_blockmat_int_A_7_RAM_AUTO_1R1W' to 'Loop_1_proc1_blockmatmul_stream_blockvec_0_stream_blockvec_0_blockmat_int_A_7ibs' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'Loop_1_proc1_blockmatmul_stream_blockvec_0_stream_blockvec_0_blockmat_int_A_8_RAM_AUTO_1R1W' to 'Loop_1_proc1_blockmatmul_stream_blockvec_0_stream_blockvec_0_blockmat_int_A_8jbC' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'Loop_1_proc1_blockmatmul_stream_blockvec_0_stream_blockvec_0_blockmat_int_A_9_RAM_AUTO_1R1W' to 'Loop_1_proc1_blockmatmul_stream_blockvec_0_stream_blockvec_0_blockmat_int_A_9kbM' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'Loop_1_proc1_p_ZZ11blockmatmulRN3hls6streamI8blockvecLi0EEES3_R8blockmatiE1A_10_RAM_AUTO_1R1W' to 'Loop_1_proc1_p_ZZ11blockmatmulRN3hls6streamI8blockvecLi0EEES3_R8blockmatiE1A_lbW' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'Loop_1_proc1_p_ZZ11blockmatmulRN3hls6streamI8blockvecLi0EEES3_R8blockmatiE1A_11_RAM_AUTO_1R1W' to 'Loop_1_proc1_p_ZZ11blockmatmulRN3hls6streamI8blockvecLi0EEES3_R8blockmatiE1A_mb6' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'Loop_1_proc1_p_ZZ11blockmatmulRN3hls6streamI8blockvecLi0EEES3_R8blockmatiE1A_12_RAM_AUTO_1R1W' to 'Loop_1_proc1_p_ZZ11blockmatmulRN3hls6streamI8blockvecLi0EEES3_R8blockmatiE1A_ncg' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'Loop_1_proc1_p_ZZ11blockmatmulRN3hls6streamI8blockvecLi0EEES3_R8blockmatiE1A_13_RAM_AUTO_1R1W' to 'Loop_1_proc1_p_ZZ11blockmatmulRN3hls6streamI8blockvecLi0EEES3_R8blockmatiE1A_ocq' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'Loop_1_proc1_p_ZZ11blockmatmulRN3hls6streamI8blockvecLi0EEES3_R8blockmatiE1A_14_RAM_AUTO_1R1W' to 'Loop_1_proc1_p_ZZ11blockmatmulRN3hls6streamI8blockvecLi0EEES3_R8blockmatiE1A_pcA' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'Loop_1_proc1_p_ZZ11blockmatmulRN3hls6streamI8blockvecLi0EEES3_R8blockmatiE1A_15_RAM_AUTO_1R1W' to 'Loop_1_proc1_p_ZZ11blockmatmulRN3hls6streamI8blockvecLi0EEES3_R8blockmatiE1A_qcK' due to the length limit 80
INFO: [RTGEN 206-100] Finished creating RTL model for 'Loop_1_proc1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 4 seconds. CPU system time: 0 seconds. Elapsed time: 4.878 seconds; current allocated memory: 1.389 GB.
Execute       source E:/Xilinx/Vitis/LabB/solution5/.autopilot/db/blockmatmul.rtl_wrap.cfg.tcl 
Execute       gen_rtl Loop_1_proc1 -style xilinx -f -lang vhdl -o E:/Xilinx/Vitis/LabB/solution5/syn/vhdl/blockmatmul_Loop_1_proc1 
Execute       gen_rtl Loop_1_proc1 -style xilinx -f -lang vlog -o E:/Xilinx/Vitis/LabB/solution5/syn/verilog/blockmatmul_Loop_1_proc1 
Execute       syn_report -csynth -model Loop_1_proc1 -o E:/Xilinx/Vitis/LabB/solution5/syn/report/Loop_1_proc1_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model Loop_1_proc1 -o E:/Xilinx/Vitis/LabB/solution5/syn/report/Loop_1_proc1_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model Loop_1_proc1 -o E:/Xilinx/Vitis/LabB/solution5/.autopilot/db/Loop_1_proc1.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 1.085 sec.
Execute       db_write -model Loop_1_proc1 -f -o E:/Xilinx/Vitis/LabB/solution5/.autopilot/db/Loop_1_proc1.adb 
Execute       db_write -model Loop_1_proc1 -bindview -o E:/Xilinx/Vitis/LabB/solution5/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info Loop_1_proc1 -p E:/Xilinx/Vitis/LabB/solution5/.autopilot/db -o E:/Xilinx/Vitis/LabB/solution5/.autopilot/db/Loop_1_proc1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Loop_writeoutput_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model Loop_writeoutput_proc -top_prefix blockmatmul_ -sub_prefix blockmatmul_ -mg_file E:/Xilinx/Vitis/LabB/solution5/.autopilot/db/Loop_writeoutput_proc.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'Loop_writeoutput_proc' pipeline 'writeoutput' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'Loop_writeoutput_proc'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 1 seconds. Elapsed time: 1.262 seconds; current allocated memory: 1.389 GB.
Execute       source E:/Xilinx/Vitis/LabB/solution5/.autopilot/db/blockmatmul.rtl_wrap.cfg.tcl 
Execute       gen_rtl Loop_writeoutput_proc -style xilinx -f -lang vhdl -o E:/Xilinx/Vitis/LabB/solution5/syn/vhdl/blockmatmul_Loop_writeoutput_proc 
Execute       gen_rtl Loop_writeoutput_proc -style xilinx -f -lang vlog -o E:/Xilinx/Vitis/LabB/solution5/syn/verilog/blockmatmul_Loop_writeoutput_proc 
Execute       syn_report -csynth -model Loop_writeoutput_proc -o E:/Xilinx/Vitis/LabB/solution5/syn/report/Loop_writeoutput_proc_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model Loop_writeoutput_proc -o E:/Xilinx/Vitis/LabB/solution5/syn/report/Loop_writeoutput_proc_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model Loop_writeoutput_proc -o E:/Xilinx/Vitis/LabB/solution5/.autopilot/db/Loop_writeoutput_proc.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -model Loop_writeoutput_proc -f -o E:/Xilinx/Vitis/LabB/solution5/.autopilot/db/Loop_writeoutput_proc.adb 
Execute       db_write -model Loop_writeoutput_proc -bindview -o E:/Xilinx/Vitis/LabB/solution5/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info Loop_writeoutput_proc -p E:/Xilinx/Vitis/LabB/solution5/.autopilot/db -o E:/Xilinx/Vitis/LabB/solution5/.autopilot/db/Loop_writeoutput_proc 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'blockmatmul' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model blockmatmul -top_prefix  -sub_prefix blockmatmul_ -mg_file E:/Xilinx/Vitis/LabB/solution5/.autopilot/db/blockmatmul.compgen.tcl 
INFO: [RTGEN 206-500] Setting interface mode on port 'blockmatmul/Arows' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'blockmatmul/Bcols' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'blockmatmul/ABpartial' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'blockmatmul/it' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'blockmatmul' to 'ap_ctrl_hs'.
WARNING: [RTGEN 206-101] RTL data type mismatch (logic vs. lv) for signal 'AB_i_we0'.
WARNING: [RTGEN 206-101] RTL data type mismatch (logic vs. lv) for signal 'AB_i_we1'.
WARNING: [RTGEN 206-101] RTL data type mismatch (logic vs. lv) for signal 'AB_t_we0'.
INFO: [RTGEN 206-100] Finished creating RTL model for 'blockmatmul'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.254 seconds; current allocated memory: 1.389 GB.
Execute       source E:/Xilinx/Vitis/LabB/solution5/.autopilot/db/blockmatmul.rtl_wrap.cfg.tcl 
Execute       gen_rtl blockmatmul -istop -style xilinx -f -lang vhdl -o E:/Xilinx/Vitis/LabB/solution5/syn/vhdl/blockmatmul 
Execute       gen_rtl blockmatmul -istop -style xilinx -f -lang vlog -o E:/Xilinx/Vitis/LabB/solution5/syn/verilog/blockmatmul 
Execute       syn_report -csynth -model blockmatmul -o E:/Xilinx/Vitis/LabB/solution5/syn/report/blockmatmul_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model blockmatmul -o E:/Xilinx/Vitis/LabB/solution5/syn/report/blockmatmul_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model blockmatmul -o E:/Xilinx/Vitis/LabB/solution5/.autopilot/db/blockmatmul.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 1.071 sec.
Execute       db_write -model blockmatmul -f -o E:/Xilinx/Vitis/LabB/solution5/.autopilot/db/blockmatmul.adb 
Execute       db_write -model blockmatmul -bindview -o E:/Xilinx/Vitis/LabB/solution5/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info blockmatmul -p E:/Xilinx/Vitis/LabB/solution5/.autopilot/db -o E:/Xilinx/Vitis/LabB/solution5/.autopilot/db/blockmatmul 
Execute       export_constraint_db -f -tool general -o E:/Xilinx/Vitis/LabB/solution5/.autopilot/db/blockmatmul.constraint.tcl 
Execute       syn_report -designview -model blockmatmul -o E:/Xilinx/Vitis/LabB/solution5/.autopilot/db/blockmatmul.design.xml 
Command       syn_report done; 0.776 sec.
Execute       syn_report -csynthDesign -model blockmatmul -o E:/Xilinx/Vitis/LabB/solution5/syn/report/csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       get_config_rtl -disable_wave_debug 
Execute       syn_report -wcfg -model blockmatmul -o E:/Xilinx/Vitis/LabB/solution5/.autopilot/db/blockmatmul_dataflow_ana.wcfg 
Execute       syn_report -protoinst -model blockmatmul -o E:/Xilinx/Vitis/LabB/solution5/.autopilot/db/blockmatmul.protoinst 
Execute       get_config_debug -directory 
Execute       sc_get_clocks blockmatmul 
Execute       get_config_export -vivado_clock 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       sc_get_portdomain blockmatmul 
INFO-FLOW: Model list for RTL component generation: Loop_1_proc1_Pipeline_1 Loop_1_proc1_Pipeline_loadA Loop_1_proc1_Pipeline_partialsum Loop_1_proc1 Loop_writeoutput_proc blockmatmul
INFO-FLOW: Handling components in module [Loop_1_proc1_Pipeline_1] ... 
Execute       source E:/Xilinx/Vitis/LabB/solution5/.autopilot/db/Loop_1_proc1_Pipeline_1.compgen.tcl 
INFO-FLOW: Found component blockmatmul_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model blockmatmul_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [Loop_1_proc1_Pipeline_loadA] ... 
Execute       source E:/Xilinx/Vitis/LabB/solution5/.autopilot/db/Loop_1_proc1_Pipeline_loadA.compgen.tcl 
INFO-FLOW: Found component blockmatmul_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model blockmatmul_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [Loop_1_proc1_Pipeline_partialsum] ... 
Execute       source E:/Xilinx/Vitis/LabB/solution5/.autopilot/db/Loop_1_proc1_Pipeline_partialsum.compgen.tcl 
INFO-FLOW: Found component blockmatmul_mul_32s_32s_32_2_1.
INFO-FLOW: Append model blockmatmul_mul_32s_32s_32_2_1
INFO-FLOW: Found component blockmatmul_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model blockmatmul_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [Loop_1_proc1] ... 
Execute       source E:/Xilinx/Vitis/LabB/solution5/.autopilot/db/Loop_1_proc1.compgen.tcl 
INFO-FLOW: Found component blockmatmul_Loop_1_proc1_blockmatmul_stream_blockvec_0_stream_blockvec_0_blockmat_int_A_Rbkb.
INFO-FLOW: Append model blockmatmul_Loop_1_proc1_blockmatmul_stream_blockvec_0_stream_blockvec_0_blockmat_int_A_Rbkb
INFO-FLOW: Handling components in module [Loop_writeoutput_proc] ... 
Execute       source E:/Xilinx/Vitis/LabB/solution5/.autopilot/db/Loop_writeoutput_proc.compgen.tcl 
INFO-FLOW: Found component blockmatmul_flow_control_loop_pipe.
INFO-FLOW: Append model blockmatmul_flow_control_loop_pipe
INFO-FLOW: Handling components in module [blockmatmul] ... 
Execute       source E:/Xilinx/Vitis/LabB/solution5/.autopilot/db/blockmatmul.compgen.tcl 
INFO-FLOW: Found component blockmatmul_AB_RAM_AUTO_1R1W_memcore.
INFO-FLOW: Append model blockmatmul_AB_RAM_AUTO_1R1W_memcore
INFO-FLOW: Found component blockmatmul_AB_RAM_AUTO_1R1W.
INFO-FLOW: Append model blockmatmul_AB_RAM_AUTO_1R1W
INFO-FLOW: Append model Loop_1_proc1_Pipeline_1
INFO-FLOW: Append model Loop_1_proc1_Pipeline_loadA
INFO-FLOW: Append model Loop_1_proc1_Pipeline_partialsum
INFO-FLOW: Append model Loop_1_proc1
INFO-FLOW: Append model Loop_writeoutput_proc
INFO-FLOW: Append model blockmatmul
INFO-FLOW: Generating RTL model list ...
INFO-FLOW: All models in this session: blockmatmul_flow_control_loop_pipe_sequential_init blockmatmul_flow_control_loop_pipe_sequential_init blockmatmul_mul_32s_32s_32_2_1 blockmatmul_flow_control_loop_pipe_sequential_init blockmatmul_Loop_1_proc1_blockmatmul_stream_blockvec_0_stream_blockvec_0_blockmat_int_A_Rbkb blockmatmul_flow_control_loop_pipe blockmatmul_AB_RAM_AUTO_1R1W_memcore blockmatmul_AB_RAM_AUTO_1R1W Loop_1_proc1_Pipeline_1 Loop_1_proc1_Pipeline_loadA Loop_1_proc1_Pipeline_partialsum Loop_1_proc1 Loop_writeoutput_proc blockmatmul
INFO-FLOW: Generating E:/Xilinx/Vitis/LabB/solution5/.autopilot/db/autopilot.rtl.models.txt file...
INFO-FLOW: To file: write model blockmatmul_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model blockmatmul_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model blockmatmul_mul_32s_32s_32_2_1
INFO-FLOW: To file: write model blockmatmul_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model blockmatmul_Loop_1_proc1_blockmatmul_stream_blockvec_0_stream_blockvec_0_blockmat_int_A_Rbkb
INFO-FLOW: To file: write model blockmatmul_flow_control_loop_pipe
INFO-FLOW: To file: write model blockmatmul_AB_RAM_AUTO_1R1W_memcore
INFO-FLOW: To file: write model blockmatmul_AB_RAM_AUTO_1R1W
INFO-FLOW: To file: write model Loop_1_proc1_Pipeline_1
INFO-FLOW: To file: write model Loop_1_proc1_Pipeline_loadA
INFO-FLOW: To file: write model Loop_1_proc1_Pipeline_partialsum
INFO-FLOW: To file: write model Loop_1_proc1
INFO-FLOW: To file: write model Loop_writeoutput_proc
INFO-FLOW: To file: write model blockmatmul
INFO-FLOW: Generating E:/Xilinx/Vitis/LabB/solution5/.autopilot/db/autopilot.rtl.models.tcl file...
INFO-FLOW: Finished generating RTL model list.


INFO-FLOW: RTL Generation done.
INFO-FLOW: CAS Generation done.
INFO-FLOW: CBC Generation done.
INFO-FLOW: DBG:PROC: ::AESL_AUTOMG::auto_generate_csynth_design
Execute       get_top 
Execute       get_config_export -ipname 
Execute       get_config_export -xo 
Execute       get_config_export -format 
Execute       get_config_rtl -module_auto_prefix 
INFO-FLOW: DBG:PUTS: read_platform_lib E:/Xilinx/Vitis/LabB/solution5/.autopilot/db/global.setting.tcl
Execute       source D:/tool/Xilinx/Vitis_HLS/2022.1/common/technology/generic/autopilot/common.gen 
Execute         source D:/tool/Xilinx/Vitis_HLS/2022.1/common/technology/generic/autopilot/APCoreGen.gen 
Execute       source D:/tool/Xilinx/Vitis_HLS/2022.1/common/technology/generic/autopilot/op.gen 
Execute       source D:/tool/Xilinx/Vitis_HLS/2022.1/common/technology/generic/autopilot/op_simcore.gen 
Execute       source D:/tool/Xilinx/Vitis_HLS/2022.1/common/technology/generic/autopilot/interface.gen 
Execute       source E:/Xilinx/Vitis/LabB/solution5/.autopilot/db/global.setting.tcl 
Execute       source D:/tool/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/common/xilinx.gen 
Execute         source D:/tool/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/interface/plb46.gen 
Execute         source D:/tool/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/interface/axi4.gen 
Execute         source D:/tool/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source D:/tool/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/interface/saxilite.gen 
Execute         source D:/tool/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source D:/tool/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source D:/tool/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source D:/tool/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/ip/util.gen 
Execute         source D:/tool/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/ip/xfft.gen 
Execute         source D:/tool/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/ip/xfir.gen 
Execute         source D:/tool/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/DSP48/dsp48.gen 
Command       ap_source done; 0.101 sec.
INFO-FLOW: DBG:PUTS:   using AESL_AUTOCG::g_clock_period=10.000 (was NA)
INFO-FLOW: DBG:PROC: ::AESL_AUTOMG::generate_ip_cores gen_sim_model='1' gen_fp_models='0' gen_for_export='0' dstSCDir='' dstVhdlDir='E:/Xilinx/Vitis/LabB/solution5/.autopilot/db/vhdl' dstVlogDir='E:/Xilinx/Vitis/LabB/solution5/.autopilot/db/vlog' tclDir='E:/Xilinx/Vitis/LabB/solution5/.autopilot/db' modelList='blockmatmul_flow_control_loop_pipe_sequential_init
blockmatmul_flow_control_loop_pipe_sequential_init
blockmatmul_mul_32s_32s_32_2_1
blockmatmul_flow_control_loop_pipe_sequential_init
blockmatmul_Loop_1_proc1_blockmatmul_stream_blockvec_0_stream_blockvec_0_blockmat_int_A_Rbkb
blockmatmul_flow_control_loop_pipe
blockmatmul_AB_RAM_AUTO_1R1W_memcore
blockmatmul_AB_RAM_AUTO_1R1W
Loop_1_proc1_Pipeline_1
Loop_1_proc1_Pipeline_loadA
Loop_1_proc1_Pipeline_partialsum
Loop_1_proc1
Loop_writeoutput_proc
blockmatmul
' expOnly='0'
Execute       source E:/Xilinx/Vitis/LabB/solution5/.autopilot/db/global.setting.tcl 
Execute       ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute       source E:/Xilinx/Vitis/LabB/solution5/.autopilot/db/global.setting.tcl 
Execute       source E:/Xilinx/Vitis/LabB/solution5/.autopilot/db/global.setting.tcl 
Execute       source E:/Xilinx/Vitis/LabB/solution5/.autopilot/db/Loop_1_proc1_Pipeline_1.compgen.tcl 
Execute       source E:/Xilinx/Vitis/LabB/solution5/.autopilot/db/Loop_1_proc1_Pipeline_loadA.compgen.tcl 
Execute       source E:/Xilinx/Vitis/LabB/solution5/.autopilot/db/Loop_1_proc1_Pipeline_partialsum.compgen.tcl 
Execute       source E:/Xilinx/Vitis/LabB/solution5/.autopilot/db/Loop_1_proc1.compgen.tcl 
INFO: [RTMG 210-278] Implementing memory 'blockmatmul_Loop_1_proc1_blockmatmul_stream_blockvec_0_stream_blockvec_0_blockmat_int_A_Rbkb_ram (RAM)' using auto RAMs with power-on initialization.
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute       source E:/Xilinx/Vitis/LabB/solution5/.autopilot/db/Loop_writeoutput_proc.compgen.tcl 
Execute       source E:/Xilinx/Vitis/LabB/solution5/.autopilot/db/blockmatmul.compgen.tcl 
Execute         send_msg_by_id INFO @200-740@%s blockmatmul_AB_RAM_AUTO_1R1W_memcore 
INFO: [HLS 200-740] Implementing PIPO blockmatmul_AB_RAM_AUTO_1R1W_memcore using a separate memory for each block
INFO: [RTMG 210-278] Implementing memory 'blockmatmul_AB_RAM_AUTO_1R1W_memcore_ram (RAM)' using auto RAMs.
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 2.367 seconds; current allocated memory: 1.389 GB.
INFO-FLOW: DBG:PROC: ::HLSREPORTS::create_csynth_xml bind_info_var='bind_info' RtlSubPrefix='blockmatmul_' outfile=''
INFO-FLOW: Running: create_csynth_xml read xml data
INFO-FLOW: Done: create_csynth_xml read xml data time: 0 seconds per iteration
INFO-FLOW: Running: create_csynth_xml bind info
INFO-FLOW: Done: create_csynth_xml bind info time: 0.1 seconds per iteration
INFO-FLOW: Running: create_csynth_xml config info
Execute       get_config_op mul -impl 
Execute       get_config_op mul -latency 
Execute       get_config_op mul -precision 
Execute       get_config_op add -impl 
Execute       get_config_op add -latency 
Execute       get_config_op add -precision 
Execute       get_config_op sub -impl 
Execute       get_config_op sub -latency 
Execute       get_config_op sub -precision 
Execute       get_config_op fadd -impl 
Execute       get_config_op fadd -latency 
Execute       get_config_op fadd -precision 
Execute       get_config_op fsub -impl 
Execute       get_config_op fsub -latency 
Execute       get_config_op fsub -precision 
Execute       get_config_op fdiv -impl 
Execute       get_config_op fdiv -latency 
Execute       get_config_op fdiv -precision 
Execute       get_config_op fexp -impl 
Execute       get_config_op fexp -latency 
Execute       get_config_op fexp -precision 
Execute       get_config_op flog -impl 
Execute       get_config_op flog -latency 
Execute       get_config_op flog -precision 
Execute       get_config_op fmul -impl 
Execute       get_config_op fmul -latency 
Execute       get_config_op fmul -precision 
Execute       get_config_op frsqrt -impl 
Execute       get_config_op frsqrt -latency 
Execute       get_config_op frsqrt -precision 
Execute       get_config_op frecip -impl 
Execute       get_config_op frecip -latency 
Execute       get_config_op frecip -precision 
Execute       get_config_op fsqrt -impl 
Execute       get_config_op fsqrt -latency 
Execute       get_config_op fsqrt -precision 
Execute       get_config_op dadd -impl 
Execute       get_config_op dadd -latency 
Execute       get_config_op dadd -precision 
Execute       get_config_op dsub -impl 
Execute       get_config_op dsub -latency 
Execute       get_config_op dsub -precision 
Execute       get_config_op ddiv -impl 
Execute       get_config_op ddiv -latency 
Execute       get_config_op ddiv -precision 
Execute       get_config_op dexp -impl 
Execute       get_config_op dexp -latency 
Execute       get_config_op dexp -precision 
Execute       get_config_op dlog -impl 
Execute       get_config_op dlog -latency 
Execute       get_config_op dlog -precision 
Execute       get_config_op dmul -impl 
Execute       get_config_op dmul -latency 
Execute       get_config_op dmul -precision 
Execute       get_config_op drsqrt -impl 
Execute       get_config_op drsqrt -latency 
Execute       get_config_op drsqrt -precision 
Execute       get_config_op drecip -impl 
Execute       get_config_op drecip -latency 
Execute       get_config_op drecip -precision 
Execute       get_config_op dsqrt -impl 
Execute       get_config_op dsqrt -latency 
Execute       get_config_op dsqrt -precision 
Execute       get_config_op hadd -impl 
Execute       get_config_op hadd -latency 
Execute       get_config_op hadd -precision 
Execute       get_config_op hsub -impl 
Execute       get_config_op hsub -latency 
Execute       get_config_op hsub -precision 
Execute       get_config_op hdiv -impl 
Execute       get_config_op hdiv -latency 
Execute       get_config_op hdiv -precision 
Execute       get_config_op hmul -impl 
Execute       get_config_op hmul -latency 
Execute       get_config_op hmul -precision 
Execute       get_config_op hsqrt -impl 
Execute       get_config_op hsqrt -latency 
Execute       get_config_op hsqrt -precision 
Execute       get_config_op facc -impl 
Execute       get_config_op facc -latency 
Execute       get_config_op facc -precision 
Execute       get_config_op fmacc -impl 
Execute       get_config_op fmacc -latency 
Execute       get_config_op fmacc -precision 
Execute       get_config_op fmadd -impl 
Execute       get_config_op fmadd -latency 
Execute       get_config_op fmadd -precision 
Execute       get_config_storage fifo -auto_srl_max_bits 
Execute       get_config_storage fifo -auto_srl_max_depth 
Execute       get_config_storage fifo -impl 
Execute       get_solution -flow_target 
Execute       get_config_array_partition -complete_threshold 
Execute       get_config_array_partition -throughput_driven 
Execute       get_config_compile -enable_auto_rewind 
Execute       get_config_compile -ignore_long_run_time 
Execute       get_config_compile -name_max_length 
Execute       get_config_compile -no_signed_zeros 
Execute       get_config_compile -pipeline_loops 
Execute       get_config_compile -pipeline_style 
Execute       get_config_compile -pragma_strict_mode 
Execute       get_config_compile -pre_tcl 
Execute       get_config_compile -unsafe_math_optimizations 
Execute       get_config_dataflow -default_channel 
Execute       get_config_dataflow -disable_fifo_sizing_opt 
Execute       get_config_dataflow -fifo_depth 
Execute       get_config_dataflow -override_user_fifo_depth 
Execute       get_config_dataflow -scalar_fifo_depth 
Execute       get_config_dataflow -start_fifo_depth 
Execute       get_config_dataflow -strict_mode 
Execute       get_config_dataflow -strict_stable_sync 
Execute       get_config_dataflow -task_level_fifo_depth 
Execute       get_config_debug -directory 
Execute       get_config_debug -enable 
Execute       get_config_export -description 
Execute       get_config_export -display_name 
Execute       get_config_export -format 
Execute       get_config_export -ip_xdc_file 
Execute       get_config_export -ip_xdc_ooc_file 
Execute       get_config_export -ipname 
Execute       get_config_export -library 
Execute       get_config_export -output 
Execute       get_config_export -rtl 
Execute       get_config_export -taxonomy 
Execute       get_config_export -vendor 
Execute       get_config_export -version 
Execute       get_config_export -vivado_clock 
Execute       get_config_export -vivado_impl_strategy 
Execute       get_config_export -vivado_max_timing_paths 
Execute       get_config_export -vivado_optimization_level 
Execute       get_config_export -vivado_pblock 
Execute       get_config_export -vivado_phys_opt 
Execute       get_config_export -vivado_report_level 
Execute       get_config_export -vivado_synth_design_args 
Execute       get_config_export -vivado_synth_strategy 
Execute       get_config_interface -clock_enable 
Execute       get_config_interface -default_slave_interface 
Execute       get_config_interface -m_axi_addr64 
Execute       get_config_interface -m_axi_alignment_byte_size 
Execute       get_config_interface -m_axi_auto_max_ports 
Execute       get_config_interface -m_axi_buffer_impl 
Execute       get_config_interface -m_axi_conservative_mode 
Execute       get_config_interface -m_axi_flush_mode 
Execute       get_config_interface -m_axi_latency 
Execute       get_config_interface -m_axi_max_bitwidth 
Execute       get_config_interface -m_axi_max_read_burst_length 
Execute       get_config_interface -m_axi_max_widen_bitwidth 
Execute       get_config_interface -m_axi_max_write_burst_length 
Execute       get_config_interface -m_axi_min_bitwidth 
Execute       get_config_interface -m_axi_num_read_outstanding 
Execute       get_config_interface -m_axi_num_write_outstanding 
Execute       get_config_interface -m_axi_offset 
Execute       get_config_interface -register_io 
Execute       get_config_interface -s_axilite_auto_restart_counter 
Execute       get_config_interface -s_axilite_data64 
Execute       get_config_interface -s_axilite_interrupt_mode 
Execute       get_config_interface -s_axilite_mailbox 
Execute       get_config_interface -s_axilite_status_regs 
Execute       get_config_interface -s_axilite_sw_reset 
Execute       get_config_rtl -deadlock_detection 
Execute       get_config_rtl -header 
Execute       get_config_rtl -kernel_profile 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -mult_keep_attribute 
Execute       get_config_rtl -register_all_io 
Execute       get_config_rtl -register_reset_num 
Execute       get_config_rtl -reset 
Execute       get_config_rtl -reset_async 
Execute       get_config_rtl -reset_level 
Execute       get_config_schedule -enable_dsp_full_reg 
Execute       get_config_unroll -tripcount_threshold 
INFO-FLOW: Done: create_csynth_xml config info time: 0.3 seconds per iteration
INFO-FLOW: Running: create_csynth_xml write xml
INFO-FLOW: Done: create_csynth_xml write xml time: 0 seconds per iteration
INFO-FLOW: DBG:PUTS:      create_csynth_xml wrote csynth_xml=E:/Xilinx/Vitis/LabB/solution5/syn/report/csynth.xml
INFO-FLOW: DBG:PROC: ::AP::DESIGN_DATA::generate_json generate_bd_files='0' generate_xo_files='0' modelList='blockmatmul_flow_control_loop_pipe_sequential_init
blockmatmul_flow_control_loop_pipe_sequential_init
blockmatmul_mul_32s_32s_32_2_1
blockmatmul_flow_control_loop_pipe_sequential_init
blockmatmul_Loop_1_proc1_blockmatmul_stream_blockvec_0_stream_blockvec_0_blockmat_int_A_Rbkb
blockmatmul_flow_control_loop_pipe
blockmatmul_AB_RAM_AUTO_1R1W_memcore
blockmatmul_AB_RAM_AUTO_1R1W
Loop_1_proc1_Pipeline_1
Loop_1_proc1_Pipeline_loadA
Loop_1_proc1_Pipeline_partialsum
Loop_1_proc1
Loop_writeoutput_proc
blockmatmul
' rtl_lang='both' bootstrap_tcl='false' outdir='' outfilename=''
Execute       source E:/Xilinx/Vitis/LabB/solution5/.autopilot/db/global.setting.tcl 
Execute       source E:/Xilinx/Vitis/LabB/solution5/.autopilot/db/global.setting.tcl 
Execute       get_solution -flow_target 
Execute       get_config_export -xo 
Execute       get_config_export -format 
Execute       source E:/Xilinx/Vitis/LabB/solution5/.autopilot/db/top-io-be.tcl 
Execute       source E:/Xilinx/Vitis/LabB/solution5/.autopilot/db/blockmatmul.tbgen.tcl 
Execute       source E:/Xilinx/Vitis/LabB/solution5/.autopilot/db/blockmatmul.rtl_wrap.cfg.tcl 
Execute       source E:/Xilinx/Vitis/LabB/solution5/.autopilot/db/blockmatmul.compgen.dataonly.tcl 
Execute       get_config_export -format 
Execute       get_config_export -vendor 
Execute       get_config_export -library 
Execute       get_config_export -version 
Execute       get_config_export -ipname 
Execute       get_config_export -taxonomy 
Execute       get_config_export -description 
Execute       get_config_export -display_name 
Execute       source E:/Xilinx/Vitis/LabB/solution5/.autopilot/db/Loop_1_proc1_Pipeline_1.tbgen.tcl 
Execute       source E:/Xilinx/Vitis/LabB/solution5/.autopilot/db/Loop_1_proc1_Pipeline_loadA.tbgen.tcl 
Execute       source E:/Xilinx/Vitis/LabB/solution5/.autopilot/db/Loop_1_proc1_Pipeline_partialsum.tbgen.tcl 
Execute       source E:/Xilinx/Vitis/LabB/solution5/.autopilot/db/Loop_1_proc1.tbgen.tcl 
Execute       source E:/Xilinx/Vitis/LabB/solution5/.autopilot/db/Loop_writeoutput_proc.tbgen.tcl 
Execute       source E:/Xilinx/Vitis/LabB/solution5/.autopilot/db/blockmatmul.tbgen.tcl 
Execute       source E:/Xilinx/Vitis/LabB/solution5/.autopilot/db/global.setting.tcl 
Execute       ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute       get_solution -flow_target 
Execute       get_config_rtl -kernel_profile 
Execute       get_config_rtl -kernel_profile 
Execute       get_config_rtl -stall_sig_gen 
Execute       get_config_rtl -profile 
Execute       source E:/Xilinx/Vitis/LabB/solution5/.autopilot/db/blockmatmul.constraint.tcl 
Execute       sc_get_clocks blockmatmul 
Execute       source E:/Xilinx/Vitis/LabB/solution5/.autopilot/db/global.setting.tcl 
Execute       get_config_export -ip_xdc_file 
Execute       get_config_export -ip_xdc_ooc_file 
Execute       get_config_debug -directory 
INFO-FLOW: DBG:PROC: ::HLSREPORTS::add_csynth_report_sections bind_info_dict='adapter_nodes {} report_dict {TOPINST blockmatmul MODULE2INSTS {blockmatmul blockmatmul Loop_1_proc1 Loop_1_proc1_U0 Loop_1_proc1_Pipeline_1 grp_Loop_1_proc1_Pipeline_1_fu_323 Loop_1_proc1_Pipeline_loadA grp_Loop_1_proc1_Pipeline_loadA_fu_329 Loop_1_proc1_Pipeline_partialsum grp_Loop_1_proc1_Pipeline_partialsum_fu_367 Loop_writeoutput_proc Loop_writeoutput_proc_U0} INST2MODULE {blockmatmul blockmatmul Loop_1_proc1_U0 Loop_1_proc1 grp_Loop_1_proc1_Pipeline_1_fu_323 Loop_1_proc1_Pipeline_1 grp_Loop_1_proc1_Pipeline_loadA_fu_329 Loop_1_proc1_Pipeline_loadA grp_Loop_1_proc1_Pipeline_partialsum_fu_367 Loop_1_proc1_Pipeline_partialsum Loop_writeoutput_proc_U0 Loop_writeoutput_proc} INSTDATA {blockmatmul {DEPTH 1 CHILDREN {Loop_1_proc1_U0 Loop_writeoutput_proc_U0}} Loop_1_proc1_U0 {DEPTH 2 CHILDREN {grp_Loop_1_proc1_Pipeline_1_fu_323 grp_Loop_1_proc1_Pipeline_loadA_fu_329 grp_Loop_1_proc1_Pipeline_partialsum_fu_367}} grp_Loop_1_proc1_Pipeline_1_fu_323 {DEPTH 3 CHILDREN {}} grp_Loop_1_proc1_Pipeline_loadA_fu_329 {DEPTH 3 CHILDREN {}} grp_Loop_1_proc1_Pipeline_partialsum_fu_367 {DEPTH 3 CHILDREN {}} Loop_writeoutput_proc_U0 {DEPTH 2 CHILDREN {}}} MODULEDATA {Loop_1_proc1_Pipeline_1 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_112_fu_72_p2 SOURCE {} VARIABLE empty_112 LOOP {Loop 1} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} Loop_1_proc1_Pipeline_loadA {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln14_fu_362_p2 SOURCE LabB/BlockMatrix_design.cpp:14 VARIABLE add_ln14 LOOP loadA BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} Loop_1_proc1_Pipeline_partialsum {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln23_fu_782_p2 SOURCE LabB/BlockMatrix_design.cpp:23 VARIABLE add_ln23 LOOP partialsum BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_2_1_U19 SOURCE LabB/BlockMatrix_design.cpp:28 VARIABLE mul_ln28_15 LOOP partialsum BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_2_1_U20 SOURCE LabB/BlockMatrix_design.cpp:28 VARIABLE mul_ln28_14 LOOP partialsum BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_2_1_U21 SOURCE LabB/BlockMatrix_design.cpp:28 VARIABLE mul_ln28_13 LOOP partialsum BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_2_1_U22 SOURCE LabB/BlockMatrix_design.cpp:28 VARIABLE mul_ln28_12 LOOP partialsum BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_2_1_U23 SOURCE LabB/BlockMatrix_design.cpp:28 VARIABLE mul_ln28_11 LOOP partialsum BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_2_1_U24 SOURCE LabB/BlockMatrix_design.cpp:28 VARIABLE mul_ln28_10 LOOP partialsum BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_2_1_U25 SOURCE LabB/BlockMatrix_design.cpp:28 VARIABLE mul_ln28_9 LOOP partialsum BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_2_1_U26 SOURCE LabB/BlockMatrix_design.cpp:28 VARIABLE mul_ln28_8 LOOP partialsum BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_2_1_U27 SOURCE LabB/BlockMatrix_design.cpp:28 VARIABLE mul_ln28_7 LOOP partialsum BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_2_1_U28 SOURCE LabB/BlockMatrix_design.cpp:28 VARIABLE mul_ln28_6 LOOP partialsum BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_2_1_U29 SOURCE LabB/BlockMatrix_design.cpp:28 VARIABLE mul_ln28_5 LOOP partialsum BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_2_1_U30 SOURCE LabB/BlockMatrix_design.cpp:28 VARIABLE mul_ln28_4 LOOP partialsum BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_2_1_U31 SOURCE LabB/BlockMatrix_design.cpp:28 VARIABLE mul_ln28_3 LOOP partialsum BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_2_1_U32 SOURCE LabB/BlockMatrix_design.cpp:28 VARIABLE mul_ln28_2 LOOP partialsum BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_2_1_U33 SOURCE LabB/BlockMatrix_design.cpp:28 VARIABLE mul_ln28_1 LOOP partialsum BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_2_1_U34 SOURCE LabB/BlockMatrix_design.cpp:28 VARIABLE mul_ln28 LOOP partialsum BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln28_fu_2043_p2 SOURCE LabB/BlockMatrix_design.cpp:28 VARIABLE add_ln28 LOOP partialsum BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln28_1_fu_2058_p2 SOURCE LabB/BlockMatrix_design.cpp:28 VARIABLE add_ln28_1 LOOP partialsum BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln28_2_fu_2073_p2 SOURCE LabB/BlockMatrix_design.cpp:28 VARIABLE add_ln28_2 LOOP partialsum BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln28_3_fu_2088_p2 SOURCE LabB/BlockMatrix_design.cpp:28 VARIABLE add_ln28_3 LOOP partialsum BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln28_4_fu_2103_p2 SOURCE LabB/BlockMatrix_design.cpp:28 VARIABLE add_ln28_4 LOOP partialsum BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln28_5_fu_2118_p2 SOURCE LabB/BlockMatrix_design.cpp:28 VARIABLE add_ln28_5 LOOP partialsum BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln28_6_fu_2133_p2 SOURCE LabB/BlockMatrix_design.cpp:28 VARIABLE add_ln28_6 LOOP partialsum BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln28_7_fu_2148_p2 SOURCE LabB/BlockMatrix_design.cpp:28 VARIABLE add_ln28_7 LOOP partialsum BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln28_8_fu_2163_p2 SOURCE LabB/BlockMatrix_design.cpp:28 VARIABLE add_ln28_8 LOOP partialsum BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln28_9_fu_2178_p2 SOURCE LabB/BlockMatrix_design.cpp:28 VARIABLE add_ln28_9 LOOP partialsum BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln28_10_fu_2193_p2 SOURCE LabB/BlockMatrix_design.cpp:28 VARIABLE add_ln28_10 LOOP partialsum BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln28_11_fu_2208_p2 SOURCE LabB/BlockMatrix_design.cpp:28 VARIABLE add_ln28_11 LOOP partialsum BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln28_12_fu_2223_p2 SOURCE LabB/BlockMatrix_design.cpp:28 VARIABLE add_ln28_12 LOOP partialsum BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln28_13_fu_2238_p2 SOURCE LabB/BlockMatrix_design.cpp:28 VARIABLE add_ln28_13 LOOP partialsum BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln28_14_fu_2253_p2 SOURCE LabB/BlockMatrix_design.cpp:28 VARIABLE add_ln28_14 LOOP partialsum BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln28_15_fu_2268_p2 SOURCE LabB/BlockMatrix_design.cpp:28 VARIABLE add_ln28_15 LOOP partialsum BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_2_1_U35 SOURCE LabB/BlockMatrix_design.cpp:28 VARIABLE mul_ln28_31 LOOP partialsum BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_2_1_U36 SOURCE LabB/BlockMatrix_design.cpp:28 VARIABLE mul_ln28_30 LOOP partialsum BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_2_1_U37 SOURCE LabB/BlockMatrix_design.cpp:28 VARIABLE mul_ln28_29 LOOP partialsum BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_2_1_U38 SOURCE LabB/BlockMatrix_design.cpp:28 VARIABLE mul_ln28_28 LOOP partialsum BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_2_1_U39 SOURCE LabB/BlockMatrix_design.cpp:28 VARIABLE mul_ln28_27 LOOP partialsum BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_2_1_U40 SOURCE LabB/BlockMatrix_design.cpp:28 VARIABLE mul_ln28_26 LOOP partialsum BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_2_1_U41 SOURCE LabB/BlockMatrix_design.cpp:28 VARIABLE mul_ln28_25 LOOP partialsum BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_2_1_U42 SOURCE LabB/BlockMatrix_design.cpp:28 VARIABLE mul_ln28_24 LOOP partialsum BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_2_1_U43 SOURCE LabB/BlockMatrix_design.cpp:28 VARIABLE mul_ln28_23 LOOP partialsum BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_2_1_U44 SOURCE LabB/BlockMatrix_design.cpp:28 VARIABLE mul_ln28_22 LOOP partialsum BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_2_1_U45 SOURCE LabB/BlockMatrix_design.cpp:28 VARIABLE mul_ln28_21 LOOP partialsum BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_2_1_U46 SOURCE LabB/BlockMatrix_design.cpp:28 VARIABLE mul_ln28_20 LOOP partialsum BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_2_1_U47 SOURCE LabB/BlockMatrix_design.cpp:28 VARIABLE mul_ln28_19 LOOP partialsum BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_2_1_U48 SOURCE LabB/BlockMatrix_design.cpp:28 VARIABLE mul_ln28_18 LOOP partialsum BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_2_1_U49 SOURCE LabB/BlockMatrix_design.cpp:28 VARIABLE mul_ln28_17 LOOP partialsum BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_2_1_U50 SOURCE LabB/BlockMatrix_design.cpp:28 VARIABLE mul_ln28_16 LOOP partialsum BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln28_16_fu_2313_p2 SOURCE LabB/BlockMatrix_design.cpp:28 VARIABLE add_ln28_16 LOOP partialsum BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln28_17_fu_2328_p2 SOURCE LabB/BlockMatrix_design.cpp:28 VARIABLE add_ln28_17 LOOP partialsum BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln28_18_fu_2343_p2 SOURCE LabB/BlockMatrix_design.cpp:28 VARIABLE add_ln28_18 LOOP partialsum BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln28_19_fu_2358_p2 SOURCE LabB/BlockMatrix_design.cpp:28 VARIABLE add_ln28_19 LOOP partialsum BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln28_20_fu_2373_p2 SOURCE LabB/BlockMatrix_design.cpp:28 VARIABLE add_ln28_20 LOOP partialsum BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln28_21_fu_2388_p2 SOURCE LabB/BlockMatrix_design.cpp:28 VARIABLE add_ln28_21 LOOP partialsum BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln28_22_fu_2403_p2 SOURCE LabB/BlockMatrix_design.cpp:28 VARIABLE add_ln28_22 LOOP partialsum BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln28_23_fu_2418_p2 SOURCE LabB/BlockMatrix_design.cpp:28 VARIABLE add_ln28_23 LOOP partialsum BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln28_24_fu_2433_p2 SOURCE LabB/BlockMatrix_design.cpp:28 VARIABLE add_ln28_24 LOOP partialsum BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln28_25_fu_2448_p2 SOURCE LabB/BlockMatrix_design.cpp:28 VARIABLE add_ln28_25 LOOP partialsum BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln28_26_fu_2463_p2 SOURCE LabB/BlockMatrix_design.cpp:28 VARIABLE add_ln28_26 LOOP partialsum BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln28_27_fu_2478_p2 SOURCE LabB/BlockMatrix_design.cpp:28 VARIABLE add_ln28_27 LOOP partialsum BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln28_28_fu_2493_p2 SOURCE LabB/BlockMatrix_design.cpp:28 VARIABLE add_ln28_28 LOOP partialsum BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln28_29_fu_2508_p2 SOURCE LabB/BlockMatrix_design.cpp:28 VARIABLE add_ln28_29 LOOP partialsum BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln28_30_fu_2523_p2 SOURCE LabB/BlockMatrix_design.cpp:28 VARIABLE add_ln28_30 LOOP partialsum BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln28_31_fu_2538_p2 SOURCE LabB/BlockMatrix_design.cpp:28 VARIABLE add_ln28_31 LOOP partialsum BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_2_1_U51 SOURCE LabB/BlockMatrix_design.cpp:28 VARIABLE mul_ln28_47 LOOP partialsum BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_2_1_U52 SOURCE LabB/BlockMatrix_design.cpp:28 VARIABLE mul_ln28_46 LOOP partialsum BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_2_1_U53 SOURCE LabB/BlockMatrix_design.cpp:28 VARIABLE mul_ln28_45 LOOP partialsum BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_2_1_U54 SOURCE LabB/BlockMatrix_design.cpp:28 VARIABLE mul_ln28_44 LOOP partialsum BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_2_1_U55 SOURCE LabB/BlockMatrix_design.cpp:28 VARIABLE mul_ln28_43 LOOP partialsum BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_2_1_U56 SOURCE LabB/BlockMatrix_design.cpp:28 VARIABLE mul_ln28_42 LOOP partialsum BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_2_1_U57 SOURCE LabB/BlockMatrix_design.cpp:28 VARIABLE mul_ln28_41 LOOP partialsum BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_2_1_U58 SOURCE LabB/BlockMatrix_design.cpp:28 VARIABLE mul_ln28_40 LOOP partialsum BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_2_1_U59 SOURCE LabB/BlockMatrix_design.cpp:28 VARIABLE mul_ln28_39 LOOP partialsum BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_2_1_U60 SOURCE LabB/BlockMatrix_design.cpp:28 VARIABLE mul_ln28_38 LOOP partialsum BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_2_1_U61 SOURCE LabB/BlockMatrix_design.cpp:28 VARIABLE mul_ln28_37 LOOP partialsum BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_2_1_U62 SOURCE LabB/BlockMatrix_design.cpp:28 VARIABLE mul_ln28_36 LOOP partialsum BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_2_1_U63 SOURCE LabB/BlockMatrix_design.cpp:28 VARIABLE mul_ln28_35 LOOP partialsum BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_2_1_U64 SOURCE LabB/BlockMatrix_design.cpp:28 VARIABLE mul_ln28_34 LOOP partialsum BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_2_1_U65 SOURCE LabB/BlockMatrix_design.cpp:28 VARIABLE mul_ln28_33 LOOP partialsum BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_2_1_U66 SOURCE LabB/BlockMatrix_design.cpp:28 VARIABLE mul_ln28_32 LOOP partialsum BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln28_32_fu_2583_p2 SOURCE LabB/BlockMatrix_design.cpp:28 VARIABLE add_ln28_32 LOOP partialsum BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln28_33_fu_2598_p2 SOURCE LabB/BlockMatrix_design.cpp:28 VARIABLE add_ln28_33 LOOP partialsum BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln28_34_fu_2613_p2 SOURCE LabB/BlockMatrix_design.cpp:28 VARIABLE add_ln28_34 LOOP partialsum BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln28_35_fu_2628_p2 SOURCE LabB/BlockMatrix_design.cpp:28 VARIABLE add_ln28_35 LOOP partialsum BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln28_36_fu_2643_p2 SOURCE LabB/BlockMatrix_design.cpp:28 VARIABLE add_ln28_36 LOOP partialsum BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln28_37_fu_2658_p2 SOURCE LabB/BlockMatrix_design.cpp:28 VARIABLE add_ln28_37 LOOP partialsum BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln28_38_fu_2673_p2 SOURCE LabB/BlockMatrix_design.cpp:28 VARIABLE add_ln28_38 LOOP partialsum BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln28_39_fu_2688_p2 SOURCE LabB/BlockMatrix_design.cpp:28 VARIABLE add_ln28_39 LOOP partialsum BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln28_40_fu_2703_p2 SOURCE LabB/BlockMatrix_design.cpp:28 VARIABLE add_ln28_40 LOOP partialsum BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln28_41_fu_2718_p2 SOURCE LabB/BlockMatrix_design.cpp:28 VARIABLE add_ln28_41 LOOP partialsum BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln28_42_fu_2733_p2 SOURCE LabB/BlockMatrix_design.cpp:28 VARIABLE add_ln28_42 LOOP partialsum BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln28_43_fu_2748_p2 SOURCE LabB/BlockMatrix_design.cpp:28 VARIABLE add_ln28_43 LOOP partialsum BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln28_44_fu_2763_p2 SOURCE LabB/BlockMatrix_design.cpp:28 VARIABLE add_ln28_44 LOOP partialsum BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln28_45_fu_2778_p2 SOURCE LabB/BlockMatrix_design.cpp:28 VARIABLE add_ln28_45 LOOP partialsum BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln28_46_fu_2793_p2 SOURCE LabB/BlockMatrix_design.cpp:28 VARIABLE add_ln28_46 LOOP partialsum BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln28_47_fu_2808_p2 SOURCE LabB/BlockMatrix_design.cpp:28 VARIABLE add_ln28_47 LOOP partialsum BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_2_1_U67 SOURCE LabB/BlockMatrix_design.cpp:28 VARIABLE mul_ln28_63 LOOP partialsum BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_2_1_U68 SOURCE LabB/BlockMatrix_design.cpp:28 VARIABLE mul_ln28_62 LOOP partialsum BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_2_1_U69 SOURCE LabB/BlockMatrix_design.cpp:28 VARIABLE mul_ln28_61 LOOP partialsum BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_2_1_U70 SOURCE LabB/BlockMatrix_design.cpp:28 VARIABLE mul_ln28_60 LOOP partialsum BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_2_1_U71 SOURCE LabB/BlockMatrix_design.cpp:28 VARIABLE mul_ln28_59 LOOP partialsum BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_2_1_U72 SOURCE LabB/BlockMatrix_design.cpp:28 VARIABLE mul_ln28_58 LOOP partialsum BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_2_1_U73 SOURCE LabB/BlockMatrix_design.cpp:28 VARIABLE mul_ln28_57 LOOP partialsum BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_2_1_U74 SOURCE LabB/BlockMatrix_design.cpp:28 VARIABLE mul_ln28_56 LOOP partialsum BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_2_1_U75 SOURCE LabB/BlockMatrix_design.cpp:28 VARIABLE mul_ln28_55 LOOP partialsum BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_2_1_U76 SOURCE LabB/BlockMatrix_design.cpp:28 VARIABLE mul_ln28_54 LOOP partialsum BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_2_1_U77 SOURCE LabB/BlockMatrix_design.cpp:28 VARIABLE mul_ln28_53 LOOP partialsum BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_2_1_U78 SOURCE LabB/BlockMatrix_design.cpp:28 VARIABLE mul_ln28_52 LOOP partialsum BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_2_1_U79 SOURCE LabB/BlockMatrix_design.cpp:28 VARIABLE mul_ln28_51 LOOP partialsum BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_2_1_U80 SOURCE LabB/BlockMatrix_design.cpp:28 VARIABLE mul_ln28_50 LOOP partialsum BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_2_1_U81 SOURCE LabB/BlockMatrix_design.cpp:28 VARIABLE mul_ln28_49 LOOP partialsum BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_2_1_U82 SOURCE LabB/BlockMatrix_design.cpp:28 VARIABLE mul_ln28_48 LOOP partialsum BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln28_48_fu_2853_p2 SOURCE LabB/BlockMatrix_design.cpp:28 VARIABLE add_ln28_48 LOOP partialsum BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln28_49_fu_2868_p2 SOURCE LabB/BlockMatrix_design.cpp:28 VARIABLE add_ln28_49 LOOP partialsum BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln28_50_fu_2883_p2 SOURCE LabB/BlockMatrix_design.cpp:28 VARIABLE add_ln28_50 LOOP partialsum BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln28_51_fu_2898_p2 SOURCE LabB/BlockMatrix_design.cpp:28 VARIABLE add_ln28_51 LOOP partialsum BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln28_52_fu_2913_p2 SOURCE LabB/BlockMatrix_design.cpp:28 VARIABLE add_ln28_52 LOOP partialsum BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln28_53_fu_2928_p2 SOURCE LabB/BlockMatrix_design.cpp:28 VARIABLE add_ln28_53 LOOP partialsum BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln28_54_fu_2943_p2 SOURCE LabB/BlockMatrix_design.cpp:28 VARIABLE add_ln28_54 LOOP partialsum BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln28_55_fu_2958_p2 SOURCE LabB/BlockMatrix_design.cpp:28 VARIABLE add_ln28_55 LOOP partialsum BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln28_56_fu_2973_p2 SOURCE LabB/BlockMatrix_design.cpp:28 VARIABLE add_ln28_56 LOOP partialsum BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln28_57_fu_2988_p2 SOURCE LabB/BlockMatrix_design.cpp:28 VARIABLE add_ln28_57 LOOP partialsum BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln28_58_fu_3003_p2 SOURCE LabB/BlockMatrix_design.cpp:28 VARIABLE add_ln28_58 LOOP partialsum BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln28_59_fu_3018_p2 SOURCE LabB/BlockMatrix_design.cpp:28 VARIABLE add_ln28_59 LOOP partialsum BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln28_60_fu_3033_p2 SOURCE LabB/BlockMatrix_design.cpp:28 VARIABLE add_ln28_60 LOOP partialsum BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln28_61_fu_3048_p2 SOURCE LabB/BlockMatrix_design.cpp:28 VARIABLE add_ln28_61 LOOP partialsum BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln28_62_fu_3063_p2 SOURCE LabB/BlockMatrix_design.cpp:28 VARIABLE add_ln28_62 LOOP partialsum BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln28_63_fu_3078_p2 SOURCE LabB/BlockMatrix_design.cpp:28 VARIABLE add_ln28_63 LOOP partialsum BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_2_1_U83 SOURCE LabB/BlockMatrix_design.cpp:28 VARIABLE mul_ln28_79 LOOP partialsum BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_2_1_U84 SOURCE LabB/BlockMatrix_design.cpp:28 VARIABLE mul_ln28_78 LOOP partialsum BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_2_1_U85 SOURCE LabB/BlockMatrix_design.cpp:28 VARIABLE mul_ln28_77 LOOP partialsum BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_2_1_U86 SOURCE LabB/BlockMatrix_design.cpp:28 VARIABLE mul_ln28_76 LOOP partialsum BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_2_1_U87 SOURCE LabB/BlockMatrix_design.cpp:28 VARIABLE mul_ln28_75 LOOP partialsum BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_2_1_U88 SOURCE LabB/BlockMatrix_design.cpp:28 VARIABLE mul_ln28_74 LOOP partialsum BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_2_1_U89 SOURCE LabB/BlockMatrix_design.cpp:28 VARIABLE mul_ln28_73 LOOP partialsum BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_2_1_U90 SOURCE LabB/BlockMatrix_design.cpp:28 VARIABLE mul_ln28_72 LOOP partialsum BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_2_1_U91 SOURCE LabB/BlockMatrix_design.cpp:28 VARIABLE mul_ln28_71 LOOP partialsum BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_2_1_U92 SOURCE LabB/BlockMatrix_design.cpp:28 VARIABLE mul_ln28_70 LOOP partialsum BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_2_1_U93 SOURCE LabB/BlockMatrix_design.cpp:28 VARIABLE mul_ln28_69 LOOP partialsum BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_2_1_U94 SOURCE LabB/BlockMatrix_design.cpp:28 VARIABLE mul_ln28_68 LOOP partialsum BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_2_1_U95 SOURCE LabB/BlockMatrix_design.cpp:28 VARIABLE mul_ln28_67 LOOP partialsum BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_2_1_U96 SOURCE LabB/BlockMatrix_design.cpp:28 VARIABLE mul_ln28_66 LOOP partialsum BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_2_1_U97 SOURCE LabB/BlockMatrix_design.cpp:28 VARIABLE mul_ln28_65 LOOP partialsum BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_2_1_U98 SOURCE LabB/BlockMatrix_design.cpp:28 VARIABLE mul_ln28_64 LOOP partialsum BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln28_64_fu_3123_p2 SOURCE LabB/BlockMatrix_design.cpp:28 VARIABLE add_ln28_64 LOOP partialsum BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln28_65_fu_3138_p2 SOURCE LabB/BlockMatrix_design.cpp:28 VARIABLE add_ln28_65 LOOP partialsum BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln28_66_fu_3153_p2 SOURCE LabB/BlockMatrix_design.cpp:28 VARIABLE add_ln28_66 LOOP partialsum BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln28_67_fu_3168_p2 SOURCE LabB/BlockMatrix_design.cpp:28 VARIABLE add_ln28_67 LOOP partialsum BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln28_68_fu_3183_p2 SOURCE LabB/BlockMatrix_design.cpp:28 VARIABLE add_ln28_68 LOOP partialsum BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln28_69_fu_3198_p2 SOURCE LabB/BlockMatrix_design.cpp:28 VARIABLE add_ln28_69 LOOP partialsum BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln28_70_fu_3213_p2 SOURCE LabB/BlockMatrix_design.cpp:28 VARIABLE add_ln28_70 LOOP partialsum BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln28_71_fu_3228_p2 SOURCE LabB/BlockMatrix_design.cpp:28 VARIABLE add_ln28_71 LOOP partialsum BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln28_72_fu_3243_p2 SOURCE LabB/BlockMatrix_design.cpp:28 VARIABLE add_ln28_72 LOOP partialsum BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln28_73_fu_3258_p2 SOURCE LabB/BlockMatrix_design.cpp:28 VARIABLE add_ln28_73 LOOP partialsum BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln28_74_fu_3273_p2 SOURCE LabB/BlockMatrix_design.cpp:28 VARIABLE add_ln28_74 LOOP partialsum BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln28_75_fu_3288_p2 SOURCE LabB/BlockMatrix_design.cpp:28 VARIABLE add_ln28_75 LOOP partialsum BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln28_76_fu_3303_p2 SOURCE LabB/BlockMatrix_design.cpp:28 VARIABLE add_ln28_76 LOOP partialsum BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln28_77_fu_3318_p2 SOURCE LabB/BlockMatrix_design.cpp:28 VARIABLE add_ln28_77 LOOP partialsum BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln28_78_fu_3333_p2 SOURCE LabB/BlockMatrix_design.cpp:28 VARIABLE add_ln28_78 LOOP partialsum BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln28_79_fu_3348_p2 SOURCE LabB/BlockMatrix_design.cpp:28 VARIABLE add_ln28_79 LOOP partialsum BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_2_1_U99 SOURCE LabB/BlockMatrix_design.cpp:28 VARIABLE mul_ln28_95 LOOP partialsum BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_2_1_U100 SOURCE LabB/BlockMatrix_design.cpp:28 VARIABLE mul_ln28_94 LOOP partialsum BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_2_1_U101 SOURCE LabB/BlockMatrix_design.cpp:28 VARIABLE mul_ln28_93 LOOP partialsum BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_2_1_U102 SOURCE LabB/BlockMatrix_design.cpp:28 VARIABLE mul_ln28_92 LOOP partialsum BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_2_1_U103 SOURCE LabB/BlockMatrix_design.cpp:28 VARIABLE mul_ln28_91 LOOP partialsum BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_2_1_U104 SOURCE LabB/BlockMatrix_design.cpp:28 VARIABLE mul_ln28_90 LOOP partialsum BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_2_1_U105 SOURCE LabB/BlockMatrix_design.cpp:28 VARIABLE mul_ln28_89 LOOP partialsum BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_2_1_U106 SOURCE LabB/BlockMatrix_design.cpp:28 VARIABLE mul_ln28_88 LOOP partialsum BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_2_1_U107 SOURCE LabB/BlockMatrix_design.cpp:28 VARIABLE mul_ln28_87 LOOP partialsum BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_2_1_U108 SOURCE LabB/BlockMatrix_design.cpp:28 VARIABLE mul_ln28_86 LOOP partialsum BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_2_1_U109 SOURCE LabB/BlockMatrix_design.cpp:28 VARIABLE mul_ln28_85 LOOP partialsum BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_2_1_U110 SOURCE LabB/BlockMatrix_design.cpp:28 VARIABLE mul_ln28_84 LOOP partialsum BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_2_1_U111 SOURCE LabB/BlockMatrix_design.cpp:28 VARIABLE mul_ln28_83 LOOP partialsum BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_2_1_U112 SOURCE LabB/BlockMatrix_design.cpp:28 VARIABLE mul_ln28_82 LOOP partialsum BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_2_1_U113 SOURCE LabB/BlockMatrix_design.cpp:28 VARIABLE mul_ln28_81 LOOP partialsum BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_2_1_U114 SOURCE LabB/BlockMatrix_design.cpp:28 VARIABLE mul_ln28_80 LOOP partialsum BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln28_80_fu_3393_p2 SOURCE LabB/BlockMatrix_design.cpp:28 VARIABLE add_ln28_80 LOOP partialsum BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln28_81_fu_3408_p2 SOURCE LabB/BlockMatrix_design.cpp:28 VARIABLE add_ln28_81 LOOP partialsum BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln28_82_fu_3423_p2 SOURCE LabB/BlockMatrix_design.cpp:28 VARIABLE add_ln28_82 LOOP partialsum BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln28_83_fu_3438_p2 SOURCE LabB/BlockMatrix_design.cpp:28 VARIABLE add_ln28_83 LOOP partialsum BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln28_84_fu_3453_p2 SOURCE LabB/BlockMatrix_design.cpp:28 VARIABLE add_ln28_84 LOOP partialsum BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln28_85_fu_3468_p2 SOURCE LabB/BlockMatrix_design.cpp:28 VARIABLE add_ln28_85 LOOP partialsum BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln28_86_fu_3483_p2 SOURCE LabB/BlockMatrix_design.cpp:28 VARIABLE add_ln28_86 LOOP partialsum BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln28_87_fu_3498_p2 SOURCE LabB/BlockMatrix_design.cpp:28 VARIABLE add_ln28_87 LOOP partialsum BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln28_88_fu_3513_p2 SOURCE LabB/BlockMatrix_design.cpp:28 VARIABLE add_ln28_88 LOOP partialsum BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln28_89_fu_3528_p2 SOURCE LabB/BlockMatrix_design.cpp:28 VARIABLE add_ln28_89 LOOP partialsum BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln28_90_fu_3543_p2 SOURCE LabB/BlockMatrix_design.cpp:28 VARIABLE add_ln28_90 LOOP partialsum BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln28_91_fu_3558_p2 SOURCE LabB/BlockMatrix_design.cpp:28 VARIABLE add_ln28_91 LOOP partialsum BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln28_92_fu_3573_p2 SOURCE LabB/BlockMatrix_design.cpp:28 VARIABLE add_ln28_92 LOOP partialsum BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln28_93_fu_3588_p2 SOURCE LabB/BlockMatrix_design.cpp:28 VARIABLE add_ln28_93 LOOP partialsum BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln28_94_fu_3603_p2 SOURCE LabB/BlockMatrix_design.cpp:28 VARIABLE add_ln28_94 LOOP partialsum BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln28_95_fu_3618_p2 SOURCE LabB/BlockMatrix_design.cpp:28 VARIABLE add_ln28_95 LOOP partialsum BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_2_1_U115 SOURCE LabB/BlockMatrix_design.cpp:28 VARIABLE mul_ln28_111 LOOP partialsum BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_2_1_U116 SOURCE LabB/BlockMatrix_design.cpp:28 VARIABLE mul_ln28_110 LOOP partialsum BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_2_1_U117 SOURCE LabB/BlockMatrix_design.cpp:28 VARIABLE mul_ln28_109 LOOP partialsum BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_2_1_U118 SOURCE LabB/BlockMatrix_design.cpp:28 VARIABLE mul_ln28_108 LOOP partialsum BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_2_1_U119 SOURCE LabB/BlockMatrix_design.cpp:28 VARIABLE mul_ln28_107 LOOP partialsum BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_2_1_U120 SOURCE LabB/BlockMatrix_design.cpp:28 VARIABLE mul_ln28_106 LOOP partialsum BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_2_1_U121 SOURCE LabB/BlockMatrix_design.cpp:28 VARIABLE mul_ln28_105 LOOP partialsum BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_2_1_U122 SOURCE LabB/BlockMatrix_design.cpp:28 VARIABLE mul_ln28_104 LOOP partialsum BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_2_1_U123 SOURCE LabB/BlockMatrix_design.cpp:28 VARIABLE mul_ln28_103 LOOP partialsum BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_2_1_U124 SOURCE LabB/BlockMatrix_design.cpp:28 VARIABLE mul_ln28_102 LOOP partialsum BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_2_1_U125 SOURCE LabB/BlockMatrix_design.cpp:28 VARIABLE mul_ln28_101 LOOP partialsum BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_2_1_U126 SOURCE LabB/BlockMatrix_design.cpp:28 VARIABLE mul_ln28_100 LOOP partialsum BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_2_1_U127 SOURCE LabB/BlockMatrix_design.cpp:28 VARIABLE mul_ln28_99 LOOP partialsum BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_2_1_U128 SOURCE LabB/BlockMatrix_design.cpp:28 VARIABLE mul_ln28_98 LOOP partialsum BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_2_1_U129 SOURCE LabB/BlockMatrix_design.cpp:28 VARIABLE mul_ln28_97 LOOP partialsum BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_2_1_U130 SOURCE LabB/BlockMatrix_design.cpp:28 VARIABLE mul_ln28_96 LOOP partialsum BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln28_96_fu_3663_p2 SOURCE LabB/BlockMatrix_design.cpp:28 VARIABLE add_ln28_96 LOOP partialsum BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln28_97_fu_3678_p2 SOURCE LabB/BlockMatrix_design.cpp:28 VARIABLE add_ln28_97 LOOP partialsum BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln28_98_fu_3693_p2 SOURCE LabB/BlockMatrix_design.cpp:28 VARIABLE add_ln28_98 LOOP partialsum BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln28_99_fu_3708_p2 SOURCE LabB/BlockMatrix_design.cpp:28 VARIABLE add_ln28_99 LOOP partialsum BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln28_100_fu_3723_p2 SOURCE LabB/BlockMatrix_design.cpp:28 VARIABLE add_ln28_100 LOOP partialsum BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln28_101_fu_3738_p2 SOURCE LabB/BlockMatrix_design.cpp:28 VARIABLE add_ln28_101 LOOP partialsum BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln28_102_fu_3753_p2 SOURCE LabB/BlockMatrix_design.cpp:28 VARIABLE add_ln28_102 LOOP partialsum BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln28_103_fu_3768_p2 SOURCE LabB/BlockMatrix_design.cpp:28 VARIABLE add_ln28_103 LOOP partialsum BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln28_104_fu_3783_p2 SOURCE LabB/BlockMatrix_design.cpp:28 VARIABLE add_ln28_104 LOOP partialsum BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln28_105_fu_3798_p2 SOURCE LabB/BlockMatrix_design.cpp:28 VARIABLE add_ln28_105 LOOP partialsum BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln28_106_fu_3813_p2 SOURCE LabB/BlockMatrix_design.cpp:28 VARIABLE add_ln28_106 LOOP partialsum BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln28_107_fu_3828_p2 SOURCE LabB/BlockMatrix_design.cpp:28 VARIABLE add_ln28_107 LOOP partialsum BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln28_108_fu_3843_p2 SOURCE LabB/BlockMatrix_design.cpp:28 VARIABLE add_ln28_108 LOOP partialsum BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln28_109_fu_3858_p2 SOURCE LabB/BlockMatrix_design.cpp:28 VARIABLE add_ln28_109 LOOP partialsum BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln28_110_fu_3873_p2 SOURCE LabB/BlockMatrix_design.cpp:28 VARIABLE add_ln28_110 LOOP partialsum BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln28_111_fu_3888_p2 SOURCE LabB/BlockMatrix_design.cpp:28 VARIABLE add_ln28_111 LOOP partialsum BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_2_1_U131 SOURCE LabB/BlockMatrix_design.cpp:28 VARIABLE mul_ln28_127 LOOP partialsum BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_2_1_U132 SOURCE LabB/BlockMatrix_design.cpp:28 VARIABLE mul_ln28_126 LOOP partialsum BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_2_1_U133 SOURCE LabB/BlockMatrix_design.cpp:28 VARIABLE mul_ln28_125 LOOP partialsum BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_2_1_U134 SOURCE LabB/BlockMatrix_design.cpp:28 VARIABLE mul_ln28_124 LOOP partialsum BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_2_1_U135 SOURCE LabB/BlockMatrix_design.cpp:28 VARIABLE mul_ln28_123 LOOP partialsum BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_2_1_U136 SOURCE LabB/BlockMatrix_design.cpp:28 VARIABLE mul_ln28_122 LOOP partialsum BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_2_1_U137 SOURCE LabB/BlockMatrix_design.cpp:28 VARIABLE mul_ln28_121 LOOP partialsum BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_2_1_U138 SOURCE LabB/BlockMatrix_design.cpp:28 VARIABLE mul_ln28_120 LOOP partialsum BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_2_1_U139 SOURCE LabB/BlockMatrix_design.cpp:28 VARIABLE mul_ln28_119 LOOP partialsum BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_2_1_U140 SOURCE LabB/BlockMatrix_design.cpp:28 VARIABLE mul_ln28_118 LOOP partialsum BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_2_1_U141 SOURCE LabB/BlockMatrix_design.cpp:28 VARIABLE mul_ln28_117 LOOP partialsum BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_2_1_U142 SOURCE LabB/BlockMatrix_design.cpp:28 VARIABLE mul_ln28_116 LOOP partialsum BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_2_1_U143 SOURCE LabB/BlockMatrix_design.cpp:28 VARIABLE mul_ln28_115 LOOP partialsum BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_2_1_U144 SOURCE LabB/BlockMatrix_design.cpp:28 VARIABLE mul_ln28_114 LOOP partialsum BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_2_1_U145 SOURCE LabB/BlockMatrix_design.cpp:28 VARIABLE mul_ln28_113 LOOP partialsum BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_2_1_U146 SOURCE LabB/BlockMatrix_design.cpp:28 VARIABLE mul_ln28_112 LOOP partialsum BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln28_112_fu_3933_p2 SOURCE LabB/BlockMatrix_design.cpp:28 VARIABLE add_ln28_112 LOOP partialsum BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln28_113_fu_3948_p2 SOURCE LabB/BlockMatrix_design.cpp:28 VARIABLE add_ln28_113 LOOP partialsum BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln28_114_fu_3963_p2 SOURCE LabB/BlockMatrix_design.cpp:28 VARIABLE add_ln28_114 LOOP partialsum BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln28_115_fu_3978_p2 SOURCE LabB/BlockMatrix_design.cpp:28 VARIABLE add_ln28_115 LOOP partialsum BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln28_116_fu_3993_p2 SOURCE LabB/BlockMatrix_design.cpp:28 VARIABLE add_ln28_116 LOOP partialsum BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln28_117_fu_4008_p2 SOURCE LabB/BlockMatrix_design.cpp:28 VARIABLE add_ln28_117 LOOP partialsum BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln28_118_fu_4023_p2 SOURCE LabB/BlockMatrix_design.cpp:28 VARIABLE add_ln28_118 LOOP partialsum BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln28_119_fu_4038_p2 SOURCE LabB/BlockMatrix_design.cpp:28 VARIABLE add_ln28_119 LOOP partialsum BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln28_120_fu_4053_p2 SOURCE LabB/BlockMatrix_design.cpp:28 VARIABLE add_ln28_120 LOOP partialsum BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln28_121_fu_4068_p2 SOURCE LabB/BlockMatrix_design.cpp:28 VARIABLE add_ln28_121 LOOP partialsum BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln28_122_fu_4083_p2 SOURCE LabB/BlockMatrix_design.cpp:28 VARIABLE add_ln28_122 LOOP partialsum BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln28_123_fu_4098_p2 SOURCE LabB/BlockMatrix_design.cpp:28 VARIABLE add_ln28_123 LOOP partialsum BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln28_124_fu_4113_p2 SOURCE LabB/BlockMatrix_design.cpp:28 VARIABLE add_ln28_124 LOOP partialsum BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln28_125_fu_4128_p2 SOURCE LabB/BlockMatrix_design.cpp:28 VARIABLE add_ln28_125 LOOP partialsum BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln28_126_fu_4143_p2 SOURCE LabB/BlockMatrix_design.cpp:28 VARIABLE add_ln28_126 LOOP partialsum BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln28_127_fu_4158_p2 SOURCE LabB/BlockMatrix_design.cpp:28 VARIABLE add_ln28_127 LOOP partialsum BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_2_1_U147 SOURCE LabB/BlockMatrix_design.cpp:28 VARIABLE mul_ln28_143 LOOP partialsum BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_2_1_U148 SOURCE LabB/BlockMatrix_design.cpp:28 VARIABLE mul_ln28_142 LOOP partialsum BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_2_1_U149 SOURCE LabB/BlockMatrix_design.cpp:28 VARIABLE mul_ln28_141 LOOP partialsum BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_2_1_U150 SOURCE LabB/BlockMatrix_design.cpp:28 VARIABLE mul_ln28_140 LOOP partialsum BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_2_1_U151 SOURCE LabB/BlockMatrix_design.cpp:28 VARIABLE mul_ln28_139 LOOP partialsum BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_2_1_U152 SOURCE LabB/BlockMatrix_design.cpp:28 VARIABLE mul_ln28_138 LOOP partialsum BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_2_1_U153 SOURCE LabB/BlockMatrix_design.cpp:28 VARIABLE mul_ln28_137 LOOP partialsum BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_2_1_U154 SOURCE LabB/BlockMatrix_design.cpp:28 VARIABLE mul_ln28_136 LOOP partialsum BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_2_1_U155 SOURCE LabB/BlockMatrix_design.cpp:28 VARIABLE mul_ln28_135 LOOP partialsum BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_2_1_U156 SOURCE LabB/BlockMatrix_design.cpp:28 VARIABLE mul_ln28_134 LOOP partialsum BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_2_1_U157 SOURCE LabB/BlockMatrix_design.cpp:28 VARIABLE mul_ln28_133 LOOP partialsum BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_2_1_U158 SOURCE LabB/BlockMatrix_design.cpp:28 VARIABLE mul_ln28_132 LOOP partialsum BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_2_1_U159 SOURCE LabB/BlockMatrix_design.cpp:28 VARIABLE mul_ln28_131 LOOP partialsum BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_2_1_U160 SOURCE LabB/BlockMatrix_design.cpp:28 VARIABLE mul_ln28_130 LOOP partialsum BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_2_1_U161 SOURCE LabB/BlockMatrix_design.cpp:28 VARIABLE mul_ln28_129 LOOP partialsum BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_2_1_U162 SOURCE LabB/BlockMatrix_design.cpp:28 VARIABLE mul_ln28_128 LOOP partialsum BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln28_128_fu_4203_p2 SOURCE LabB/BlockMatrix_design.cpp:28 VARIABLE add_ln28_128 LOOP partialsum BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln28_129_fu_4218_p2 SOURCE LabB/BlockMatrix_design.cpp:28 VARIABLE add_ln28_129 LOOP partialsum BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln28_130_fu_4233_p2 SOURCE LabB/BlockMatrix_design.cpp:28 VARIABLE add_ln28_130 LOOP partialsum BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln28_131_fu_4248_p2 SOURCE LabB/BlockMatrix_design.cpp:28 VARIABLE add_ln28_131 LOOP partialsum BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln28_132_fu_4263_p2 SOURCE LabB/BlockMatrix_design.cpp:28 VARIABLE add_ln28_132 LOOP partialsum BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln28_133_fu_4278_p2 SOURCE LabB/BlockMatrix_design.cpp:28 VARIABLE add_ln28_133 LOOP partialsum BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln28_134_fu_4293_p2 SOURCE LabB/BlockMatrix_design.cpp:28 VARIABLE add_ln28_134 LOOP partialsum BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln28_135_fu_4308_p2 SOURCE LabB/BlockMatrix_design.cpp:28 VARIABLE add_ln28_135 LOOP partialsum BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln28_136_fu_4323_p2 SOURCE LabB/BlockMatrix_design.cpp:28 VARIABLE add_ln28_136 LOOP partialsum BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln28_137_fu_4338_p2 SOURCE LabB/BlockMatrix_design.cpp:28 VARIABLE add_ln28_137 LOOP partialsum BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln28_138_fu_4353_p2 SOURCE LabB/BlockMatrix_design.cpp:28 VARIABLE add_ln28_138 LOOP partialsum BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln28_139_fu_4368_p2 SOURCE LabB/BlockMatrix_design.cpp:28 VARIABLE add_ln28_139 LOOP partialsum BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln28_140_fu_4383_p2 SOURCE LabB/BlockMatrix_design.cpp:28 VARIABLE add_ln28_140 LOOP partialsum BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln28_141_fu_4398_p2 SOURCE LabB/BlockMatrix_design.cpp:28 VARIABLE add_ln28_141 LOOP partialsum BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln28_142_fu_4413_p2 SOURCE LabB/BlockMatrix_design.cpp:28 VARIABLE add_ln28_142 LOOP partialsum BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln28_143_fu_4428_p2 SOURCE LabB/BlockMatrix_design.cpp:28 VARIABLE add_ln28_143 LOOP partialsum BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_2_1_U163 SOURCE LabB/BlockMatrix_design.cpp:28 VARIABLE mul_ln28_159 LOOP partialsum BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_2_1_U164 SOURCE LabB/BlockMatrix_design.cpp:28 VARIABLE mul_ln28_158 LOOP partialsum BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_2_1_U165 SOURCE LabB/BlockMatrix_design.cpp:28 VARIABLE mul_ln28_157 LOOP partialsum BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_2_1_U166 SOURCE LabB/BlockMatrix_design.cpp:28 VARIABLE mul_ln28_156 LOOP partialsum BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_2_1_U167 SOURCE LabB/BlockMatrix_design.cpp:28 VARIABLE mul_ln28_155 LOOP partialsum BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_2_1_U168 SOURCE LabB/BlockMatrix_design.cpp:28 VARIABLE mul_ln28_154 LOOP partialsum BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_2_1_U169 SOURCE LabB/BlockMatrix_design.cpp:28 VARIABLE mul_ln28_153 LOOP partialsum BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_2_1_U170 SOURCE LabB/BlockMatrix_design.cpp:28 VARIABLE mul_ln28_152 LOOP partialsum BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_2_1_U171 SOURCE LabB/BlockMatrix_design.cpp:28 VARIABLE mul_ln28_151 LOOP partialsum BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_2_1_U172 SOURCE LabB/BlockMatrix_design.cpp:28 VARIABLE mul_ln28_150 LOOP partialsum BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_2_1_U173 SOURCE LabB/BlockMatrix_design.cpp:28 VARIABLE mul_ln28_149 LOOP partialsum BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_2_1_U174 SOURCE LabB/BlockMatrix_design.cpp:28 VARIABLE mul_ln28_148 LOOP partialsum BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_2_1_U175 SOURCE LabB/BlockMatrix_design.cpp:28 VARIABLE mul_ln28_147 LOOP partialsum BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_2_1_U176 SOURCE LabB/BlockMatrix_design.cpp:28 VARIABLE mul_ln28_146 LOOP partialsum BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_2_1_U177 SOURCE LabB/BlockMatrix_design.cpp:28 VARIABLE mul_ln28_145 LOOP partialsum BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_2_1_U178 SOURCE LabB/BlockMatrix_design.cpp:28 VARIABLE mul_ln28_144 LOOP partialsum BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln28_144_fu_4473_p2 SOURCE LabB/BlockMatrix_design.cpp:28 VARIABLE add_ln28_144 LOOP partialsum BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln28_145_fu_4488_p2 SOURCE LabB/BlockMatrix_design.cpp:28 VARIABLE add_ln28_145 LOOP partialsum BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln28_146_fu_4503_p2 SOURCE LabB/BlockMatrix_design.cpp:28 VARIABLE add_ln28_146 LOOP partialsum BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln28_147_fu_4518_p2 SOURCE LabB/BlockMatrix_design.cpp:28 VARIABLE add_ln28_147 LOOP partialsum BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln28_148_fu_4533_p2 SOURCE LabB/BlockMatrix_design.cpp:28 VARIABLE add_ln28_148 LOOP partialsum BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln28_149_fu_4548_p2 SOURCE LabB/BlockMatrix_design.cpp:28 VARIABLE add_ln28_149 LOOP partialsum BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln28_150_fu_4563_p2 SOURCE LabB/BlockMatrix_design.cpp:28 VARIABLE add_ln28_150 LOOP partialsum BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln28_151_fu_4578_p2 SOURCE LabB/BlockMatrix_design.cpp:28 VARIABLE add_ln28_151 LOOP partialsum BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln28_152_fu_4593_p2 SOURCE LabB/BlockMatrix_design.cpp:28 VARIABLE add_ln28_152 LOOP partialsum BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln28_153_fu_4608_p2 SOURCE LabB/BlockMatrix_design.cpp:28 VARIABLE add_ln28_153 LOOP partialsum BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln28_154_fu_4623_p2 SOURCE LabB/BlockMatrix_design.cpp:28 VARIABLE add_ln28_154 LOOP partialsum BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln28_155_fu_4638_p2 SOURCE LabB/BlockMatrix_design.cpp:28 VARIABLE add_ln28_155 LOOP partialsum BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln28_156_fu_4653_p2 SOURCE LabB/BlockMatrix_design.cpp:28 VARIABLE add_ln28_156 LOOP partialsum BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln28_157_fu_4668_p2 SOURCE LabB/BlockMatrix_design.cpp:28 VARIABLE add_ln28_157 LOOP partialsum BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln28_158_fu_4683_p2 SOURCE LabB/BlockMatrix_design.cpp:28 VARIABLE add_ln28_158 LOOP partialsum BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln28_159_fu_4698_p2 SOURCE LabB/BlockMatrix_design.cpp:28 VARIABLE add_ln28_159 LOOP partialsum BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_2_1_U179 SOURCE LabB/BlockMatrix_design.cpp:28 VARIABLE mul_ln28_175 LOOP partialsum BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_2_1_U180 SOURCE LabB/BlockMatrix_design.cpp:28 VARIABLE mul_ln28_174 LOOP partialsum BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_2_1_U181 SOURCE LabB/BlockMatrix_design.cpp:28 VARIABLE mul_ln28_173 LOOP partialsum BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_2_1_U182 SOURCE LabB/BlockMatrix_design.cpp:28 VARIABLE mul_ln28_172 LOOP partialsum BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_2_1_U183 SOURCE LabB/BlockMatrix_design.cpp:28 VARIABLE mul_ln28_171 LOOP partialsum BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_2_1_U184 SOURCE LabB/BlockMatrix_design.cpp:28 VARIABLE mul_ln28_170 LOOP partialsum BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_2_1_U185 SOURCE LabB/BlockMatrix_design.cpp:28 VARIABLE mul_ln28_169 LOOP partialsum BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_2_1_U186 SOURCE LabB/BlockMatrix_design.cpp:28 VARIABLE mul_ln28_168 LOOP partialsum BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_2_1_U187 SOURCE LabB/BlockMatrix_design.cpp:28 VARIABLE mul_ln28_167 LOOP partialsum BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_2_1_U188 SOURCE LabB/BlockMatrix_design.cpp:28 VARIABLE mul_ln28_166 LOOP partialsum BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_2_1_U189 SOURCE LabB/BlockMatrix_design.cpp:28 VARIABLE mul_ln28_165 LOOP partialsum BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_2_1_U190 SOURCE LabB/BlockMatrix_design.cpp:28 VARIABLE mul_ln28_164 LOOP partialsum BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_2_1_U191 SOURCE LabB/BlockMatrix_design.cpp:28 VARIABLE mul_ln28_163 LOOP partialsum BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_2_1_U192 SOURCE LabB/BlockMatrix_design.cpp:28 VARIABLE mul_ln28_162 LOOP partialsum BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_2_1_U193 SOURCE LabB/BlockMatrix_design.cpp:28 VARIABLE mul_ln28_161 LOOP partialsum BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_2_1_U194 SOURCE LabB/BlockMatrix_design.cpp:28 VARIABLE mul_ln28_160 LOOP partialsum BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln28_160_fu_4743_p2 SOURCE LabB/BlockMatrix_design.cpp:28 VARIABLE add_ln28_160 LOOP partialsum BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln28_161_fu_4758_p2 SOURCE LabB/BlockMatrix_design.cpp:28 VARIABLE add_ln28_161 LOOP partialsum BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln28_162_fu_4773_p2 SOURCE LabB/BlockMatrix_design.cpp:28 VARIABLE add_ln28_162 LOOP partialsum BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln28_163_fu_4788_p2 SOURCE LabB/BlockMatrix_design.cpp:28 VARIABLE add_ln28_163 LOOP partialsum BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln28_164_fu_4803_p2 SOURCE LabB/BlockMatrix_design.cpp:28 VARIABLE add_ln28_164 LOOP partialsum BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln28_165_fu_4818_p2 SOURCE LabB/BlockMatrix_design.cpp:28 VARIABLE add_ln28_165 LOOP partialsum BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln28_166_fu_4833_p2 SOURCE LabB/BlockMatrix_design.cpp:28 VARIABLE add_ln28_166 LOOP partialsum BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln28_167_fu_4848_p2 SOURCE LabB/BlockMatrix_design.cpp:28 VARIABLE add_ln28_167 LOOP partialsum BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln28_168_fu_4863_p2 SOURCE LabB/BlockMatrix_design.cpp:28 VARIABLE add_ln28_168 LOOP partialsum BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln28_169_fu_4878_p2 SOURCE LabB/BlockMatrix_design.cpp:28 VARIABLE add_ln28_169 LOOP partialsum BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln28_170_fu_4893_p2 SOURCE LabB/BlockMatrix_design.cpp:28 VARIABLE add_ln28_170 LOOP partialsum BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln28_171_fu_4908_p2 SOURCE LabB/BlockMatrix_design.cpp:28 VARIABLE add_ln28_171 LOOP partialsum BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln28_172_fu_4923_p2 SOURCE LabB/BlockMatrix_design.cpp:28 VARIABLE add_ln28_172 LOOP partialsum BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln28_173_fu_4938_p2 SOURCE LabB/BlockMatrix_design.cpp:28 VARIABLE add_ln28_173 LOOP partialsum BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln28_174_fu_4953_p2 SOURCE LabB/BlockMatrix_design.cpp:28 VARIABLE add_ln28_174 LOOP partialsum BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln28_175_fu_4968_p2 SOURCE LabB/BlockMatrix_design.cpp:28 VARIABLE add_ln28_175 LOOP partialsum BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_2_1_U195 SOURCE LabB/BlockMatrix_design.cpp:28 VARIABLE mul_ln28_191 LOOP partialsum BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_2_1_U196 SOURCE LabB/BlockMatrix_design.cpp:28 VARIABLE mul_ln28_190 LOOP partialsum BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_2_1_U197 SOURCE LabB/BlockMatrix_design.cpp:28 VARIABLE mul_ln28_189 LOOP partialsum BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_2_1_U198 SOURCE LabB/BlockMatrix_design.cpp:28 VARIABLE mul_ln28_188 LOOP partialsum BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_2_1_U199 SOURCE LabB/BlockMatrix_design.cpp:28 VARIABLE mul_ln28_187 LOOP partialsum BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_2_1_U200 SOURCE LabB/BlockMatrix_design.cpp:28 VARIABLE mul_ln28_186 LOOP partialsum BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_2_1_U201 SOURCE LabB/BlockMatrix_design.cpp:28 VARIABLE mul_ln28_185 LOOP partialsum BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_2_1_U202 SOURCE LabB/BlockMatrix_design.cpp:28 VARIABLE mul_ln28_184 LOOP partialsum BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_2_1_U203 SOURCE LabB/BlockMatrix_design.cpp:28 VARIABLE mul_ln28_183 LOOP partialsum BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_2_1_U204 SOURCE LabB/BlockMatrix_design.cpp:28 VARIABLE mul_ln28_182 LOOP partialsum BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_2_1_U205 SOURCE LabB/BlockMatrix_design.cpp:28 VARIABLE mul_ln28_181 LOOP partialsum BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_2_1_U206 SOURCE LabB/BlockMatrix_design.cpp:28 VARIABLE mul_ln28_180 LOOP partialsum BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_2_1_U207 SOURCE LabB/BlockMatrix_design.cpp:28 VARIABLE mul_ln28_179 LOOP partialsum BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_2_1_U208 SOURCE LabB/BlockMatrix_design.cpp:28 VARIABLE mul_ln28_178 LOOP partialsum BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_2_1_U209 SOURCE LabB/BlockMatrix_design.cpp:28 VARIABLE mul_ln28_177 LOOP partialsum BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_2_1_U210 SOURCE LabB/BlockMatrix_design.cpp:28 VARIABLE mul_ln28_176 LOOP partialsum BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln28_176_fu_5013_p2 SOURCE LabB/BlockMatrix_design.cpp:28 VARIABLE add_ln28_176 LOOP partialsum BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln28_177_fu_5028_p2 SOURCE LabB/BlockMatrix_design.cpp:28 VARIABLE add_ln28_177 LOOP partialsum BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln28_178_fu_5043_p2 SOURCE LabB/BlockMatrix_design.cpp:28 VARIABLE add_ln28_178 LOOP partialsum BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln28_179_fu_5058_p2 SOURCE LabB/BlockMatrix_design.cpp:28 VARIABLE add_ln28_179 LOOP partialsum BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln28_180_fu_5073_p2 SOURCE LabB/BlockMatrix_design.cpp:28 VARIABLE add_ln28_180 LOOP partialsum BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln28_181_fu_5088_p2 SOURCE LabB/BlockMatrix_design.cpp:28 VARIABLE add_ln28_181 LOOP partialsum BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln28_182_fu_5103_p2 SOURCE LabB/BlockMatrix_design.cpp:28 VARIABLE add_ln28_182 LOOP partialsum BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln28_183_fu_5118_p2 SOURCE LabB/BlockMatrix_design.cpp:28 VARIABLE add_ln28_183 LOOP partialsum BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln28_184_fu_5133_p2 SOURCE LabB/BlockMatrix_design.cpp:28 VARIABLE add_ln28_184 LOOP partialsum BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln28_185_fu_5148_p2 SOURCE LabB/BlockMatrix_design.cpp:28 VARIABLE add_ln28_185 LOOP partialsum BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln28_186_fu_5163_p2 SOURCE LabB/BlockMatrix_design.cpp:28 VARIABLE add_ln28_186 LOOP partialsum BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln28_187_fu_5178_p2 SOURCE LabB/BlockMatrix_design.cpp:28 VARIABLE add_ln28_187 LOOP partialsum BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln28_188_fu_5193_p2 SOURCE LabB/BlockMatrix_design.cpp:28 VARIABLE add_ln28_188 LOOP partialsum BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln28_189_fu_5208_p2 SOURCE LabB/BlockMatrix_design.cpp:28 VARIABLE add_ln28_189 LOOP partialsum BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln28_190_fu_5223_p2 SOURCE LabB/BlockMatrix_design.cpp:28 VARIABLE add_ln28_190 LOOP partialsum BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln28_191_fu_5238_p2 SOURCE LabB/BlockMatrix_design.cpp:28 VARIABLE add_ln28_191 LOOP partialsum BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_2_1_U211 SOURCE LabB/BlockMatrix_design.cpp:28 VARIABLE mul_ln28_207 LOOP partialsum BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_2_1_U212 SOURCE LabB/BlockMatrix_design.cpp:28 VARIABLE mul_ln28_206 LOOP partialsum BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_2_1_U213 SOURCE LabB/BlockMatrix_design.cpp:28 VARIABLE mul_ln28_205 LOOP partialsum BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_2_1_U214 SOURCE LabB/BlockMatrix_design.cpp:28 VARIABLE mul_ln28_204 LOOP partialsum BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_2_1_U215 SOURCE LabB/BlockMatrix_design.cpp:28 VARIABLE mul_ln28_203 LOOP partialsum BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_2_1_U216 SOURCE LabB/BlockMatrix_design.cpp:28 VARIABLE mul_ln28_202 LOOP partialsum BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_2_1_U217 SOURCE LabB/BlockMatrix_design.cpp:28 VARIABLE mul_ln28_201 LOOP partialsum BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_2_1_U218 SOURCE LabB/BlockMatrix_design.cpp:28 VARIABLE mul_ln28_200 LOOP partialsum BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_2_1_U219 SOURCE LabB/BlockMatrix_design.cpp:28 VARIABLE mul_ln28_199 LOOP partialsum BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_2_1_U220 SOURCE LabB/BlockMatrix_design.cpp:28 VARIABLE mul_ln28_198 LOOP partialsum BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_2_1_U221 SOURCE LabB/BlockMatrix_design.cpp:28 VARIABLE mul_ln28_197 LOOP partialsum BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_2_1_U222 SOURCE LabB/BlockMatrix_design.cpp:28 VARIABLE mul_ln28_196 LOOP partialsum BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_2_1_U223 SOURCE LabB/BlockMatrix_design.cpp:28 VARIABLE mul_ln28_195 LOOP partialsum BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_2_1_U224 SOURCE LabB/BlockMatrix_design.cpp:28 VARIABLE mul_ln28_194 LOOP partialsum BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_2_1_U225 SOURCE LabB/BlockMatrix_design.cpp:28 VARIABLE mul_ln28_193 LOOP partialsum BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_2_1_U226 SOURCE LabB/BlockMatrix_design.cpp:28 VARIABLE mul_ln28_192 LOOP partialsum BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln28_192_fu_5283_p2 SOURCE LabB/BlockMatrix_design.cpp:28 VARIABLE add_ln28_192 LOOP partialsum BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln28_193_fu_5298_p2 SOURCE LabB/BlockMatrix_design.cpp:28 VARIABLE add_ln28_193 LOOP partialsum BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln28_194_fu_5313_p2 SOURCE LabB/BlockMatrix_design.cpp:28 VARIABLE add_ln28_194 LOOP partialsum BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln28_195_fu_5328_p2 SOURCE LabB/BlockMatrix_design.cpp:28 VARIABLE add_ln28_195 LOOP partialsum BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln28_196_fu_5343_p2 SOURCE LabB/BlockMatrix_design.cpp:28 VARIABLE add_ln28_196 LOOP partialsum BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln28_197_fu_5358_p2 SOURCE LabB/BlockMatrix_design.cpp:28 VARIABLE add_ln28_197 LOOP partialsum BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln28_198_fu_5373_p2 SOURCE LabB/BlockMatrix_design.cpp:28 VARIABLE add_ln28_198 LOOP partialsum BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln28_199_fu_5388_p2 SOURCE LabB/BlockMatrix_design.cpp:28 VARIABLE add_ln28_199 LOOP partialsum BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln28_200_fu_5403_p2 SOURCE LabB/BlockMatrix_design.cpp:28 VARIABLE add_ln28_200 LOOP partialsum BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln28_201_fu_5418_p2 SOURCE LabB/BlockMatrix_design.cpp:28 VARIABLE add_ln28_201 LOOP partialsum BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln28_202_fu_5433_p2 SOURCE LabB/BlockMatrix_design.cpp:28 VARIABLE add_ln28_202 LOOP partialsum BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln28_203_fu_5448_p2 SOURCE LabB/BlockMatrix_design.cpp:28 VARIABLE add_ln28_203 LOOP partialsum BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln28_204_fu_5463_p2 SOURCE LabB/BlockMatrix_design.cpp:28 VARIABLE add_ln28_204 LOOP partialsum BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln28_205_fu_5478_p2 SOURCE LabB/BlockMatrix_design.cpp:28 VARIABLE add_ln28_205 LOOP partialsum BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln28_206_fu_5493_p2 SOURCE LabB/BlockMatrix_design.cpp:28 VARIABLE add_ln28_206 LOOP partialsum BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln28_207_fu_5508_p2 SOURCE LabB/BlockMatrix_design.cpp:28 VARIABLE add_ln28_207 LOOP partialsum BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_2_1_U227 SOURCE LabB/BlockMatrix_design.cpp:28 VARIABLE mul_ln28_223 LOOP partialsum BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_2_1_U228 SOURCE LabB/BlockMatrix_design.cpp:28 VARIABLE mul_ln28_222 LOOP partialsum BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_2_1_U229 SOURCE LabB/BlockMatrix_design.cpp:28 VARIABLE mul_ln28_221 LOOP partialsum BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_2_1_U230 SOURCE LabB/BlockMatrix_design.cpp:28 VARIABLE mul_ln28_220 LOOP partialsum BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_2_1_U231 SOURCE LabB/BlockMatrix_design.cpp:28 VARIABLE mul_ln28_219 LOOP partialsum BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_2_1_U232 SOURCE LabB/BlockMatrix_design.cpp:28 VARIABLE mul_ln28_218 LOOP partialsum BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_2_1_U233 SOURCE LabB/BlockMatrix_design.cpp:28 VARIABLE mul_ln28_217 LOOP partialsum BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_2_1_U234 SOURCE LabB/BlockMatrix_design.cpp:28 VARIABLE mul_ln28_216 LOOP partialsum BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_2_1_U235 SOURCE LabB/BlockMatrix_design.cpp:28 VARIABLE mul_ln28_215 LOOP partialsum BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_2_1_U236 SOURCE LabB/BlockMatrix_design.cpp:28 VARIABLE mul_ln28_214 LOOP partialsum BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_2_1_U237 SOURCE LabB/BlockMatrix_design.cpp:28 VARIABLE mul_ln28_213 LOOP partialsum BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_2_1_U238 SOURCE LabB/BlockMatrix_design.cpp:28 VARIABLE mul_ln28_212 LOOP partialsum BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_2_1_U239 SOURCE LabB/BlockMatrix_design.cpp:28 VARIABLE mul_ln28_211 LOOP partialsum BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_2_1_U240 SOURCE LabB/BlockMatrix_design.cpp:28 VARIABLE mul_ln28_210 LOOP partialsum BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_2_1_U241 SOURCE LabB/BlockMatrix_design.cpp:28 VARIABLE mul_ln28_209 LOOP partialsum BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_2_1_U242 SOURCE LabB/BlockMatrix_design.cpp:28 VARIABLE mul_ln28_208 LOOP partialsum BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln28_208_fu_5553_p2 SOURCE LabB/BlockMatrix_design.cpp:28 VARIABLE add_ln28_208 LOOP partialsum BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln28_209_fu_5568_p2 SOURCE LabB/BlockMatrix_design.cpp:28 VARIABLE add_ln28_209 LOOP partialsum BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln28_210_fu_5583_p2 SOURCE LabB/BlockMatrix_design.cpp:28 VARIABLE add_ln28_210 LOOP partialsum BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln28_211_fu_5598_p2 SOURCE LabB/BlockMatrix_design.cpp:28 VARIABLE add_ln28_211 LOOP partialsum BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln28_212_fu_5613_p2 SOURCE LabB/BlockMatrix_design.cpp:28 VARIABLE add_ln28_212 LOOP partialsum BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln28_213_fu_5628_p2 SOURCE LabB/BlockMatrix_design.cpp:28 VARIABLE add_ln28_213 LOOP partialsum BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln28_214_fu_5643_p2 SOURCE LabB/BlockMatrix_design.cpp:28 VARIABLE add_ln28_214 LOOP partialsum BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln28_215_fu_5658_p2 SOURCE LabB/BlockMatrix_design.cpp:28 VARIABLE add_ln28_215 LOOP partialsum BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln28_216_fu_5673_p2 SOURCE LabB/BlockMatrix_design.cpp:28 VARIABLE add_ln28_216 LOOP partialsum BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln28_217_fu_5688_p2 SOURCE LabB/BlockMatrix_design.cpp:28 VARIABLE add_ln28_217 LOOP partialsum BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln28_218_fu_5703_p2 SOURCE LabB/BlockMatrix_design.cpp:28 VARIABLE add_ln28_218 LOOP partialsum BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln28_219_fu_5718_p2 SOURCE LabB/BlockMatrix_design.cpp:28 VARIABLE add_ln28_219 LOOP partialsum BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln28_220_fu_5733_p2 SOURCE LabB/BlockMatrix_design.cpp:28 VARIABLE add_ln28_220 LOOP partialsum BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln28_221_fu_5748_p2 SOURCE LabB/BlockMatrix_design.cpp:28 VARIABLE add_ln28_221 LOOP partialsum BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln28_222_fu_5763_p2 SOURCE LabB/BlockMatrix_design.cpp:28 VARIABLE add_ln28_222 LOOP partialsum BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln28_223_fu_5778_p2 SOURCE LabB/BlockMatrix_design.cpp:28 VARIABLE add_ln28_223 LOOP partialsum BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_2_1_U243 SOURCE LabB/BlockMatrix_design.cpp:28 VARIABLE mul_ln28_239 LOOP partialsum BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_2_1_U244 SOURCE LabB/BlockMatrix_design.cpp:28 VARIABLE mul_ln28_238 LOOP partialsum BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_2_1_U245 SOURCE LabB/BlockMatrix_design.cpp:28 VARIABLE mul_ln28_237 LOOP partialsum BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_2_1_U246 SOURCE LabB/BlockMatrix_design.cpp:28 VARIABLE mul_ln28_236 LOOP partialsum BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_2_1_U247 SOURCE LabB/BlockMatrix_design.cpp:28 VARIABLE mul_ln28_235 LOOP partialsum BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_2_1_U248 SOURCE LabB/BlockMatrix_design.cpp:28 VARIABLE mul_ln28_234 LOOP partialsum BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_2_1_U249 SOURCE LabB/BlockMatrix_design.cpp:28 VARIABLE mul_ln28_233 LOOP partialsum BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_2_1_U250 SOURCE LabB/BlockMatrix_design.cpp:28 VARIABLE mul_ln28_232 LOOP partialsum BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_2_1_U251 SOURCE LabB/BlockMatrix_design.cpp:28 VARIABLE mul_ln28_231 LOOP partialsum BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_2_1_U252 SOURCE LabB/BlockMatrix_design.cpp:28 VARIABLE mul_ln28_230 LOOP partialsum BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_2_1_U253 SOURCE LabB/BlockMatrix_design.cpp:28 VARIABLE mul_ln28_229 LOOP partialsum BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_2_1_U254 SOURCE LabB/BlockMatrix_design.cpp:28 VARIABLE mul_ln28_228 LOOP partialsum BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_2_1_U255 SOURCE LabB/BlockMatrix_design.cpp:28 VARIABLE mul_ln28_227 LOOP partialsum BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_2_1_U256 SOURCE LabB/BlockMatrix_design.cpp:28 VARIABLE mul_ln28_226 LOOP partialsum BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_2_1_U257 SOURCE LabB/BlockMatrix_design.cpp:28 VARIABLE mul_ln28_225 LOOP partialsum BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_2_1_U258 SOURCE LabB/BlockMatrix_design.cpp:28 VARIABLE mul_ln28_224 LOOP partialsum BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln28_224_fu_5823_p2 SOURCE LabB/BlockMatrix_design.cpp:28 VARIABLE add_ln28_224 LOOP partialsum BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln28_225_fu_5838_p2 SOURCE LabB/BlockMatrix_design.cpp:28 VARIABLE add_ln28_225 LOOP partialsum BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln28_226_fu_5853_p2 SOURCE LabB/BlockMatrix_design.cpp:28 VARIABLE add_ln28_226 LOOP partialsum BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln28_227_fu_5868_p2 SOURCE LabB/BlockMatrix_design.cpp:28 VARIABLE add_ln28_227 LOOP partialsum BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln28_228_fu_5883_p2 SOURCE LabB/BlockMatrix_design.cpp:28 VARIABLE add_ln28_228 LOOP partialsum BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln28_229_fu_5898_p2 SOURCE LabB/BlockMatrix_design.cpp:28 VARIABLE add_ln28_229 LOOP partialsum BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln28_230_fu_5913_p2 SOURCE LabB/BlockMatrix_design.cpp:28 VARIABLE add_ln28_230 LOOP partialsum BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln28_231_fu_5928_p2 SOURCE LabB/BlockMatrix_design.cpp:28 VARIABLE add_ln28_231 LOOP partialsum BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln28_232_fu_5943_p2 SOURCE LabB/BlockMatrix_design.cpp:28 VARIABLE add_ln28_232 LOOP partialsum BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln28_233_fu_5958_p2 SOURCE LabB/BlockMatrix_design.cpp:28 VARIABLE add_ln28_233 LOOP partialsum BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln28_234_fu_5973_p2 SOURCE LabB/BlockMatrix_design.cpp:28 VARIABLE add_ln28_234 LOOP partialsum BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln28_235_fu_5988_p2 SOURCE LabB/BlockMatrix_design.cpp:28 VARIABLE add_ln28_235 LOOP partialsum BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln28_236_fu_6003_p2 SOURCE LabB/BlockMatrix_design.cpp:28 VARIABLE add_ln28_236 LOOP partialsum BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln28_237_fu_6018_p2 SOURCE LabB/BlockMatrix_design.cpp:28 VARIABLE add_ln28_237 LOOP partialsum BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln28_238_fu_6033_p2 SOURCE LabB/BlockMatrix_design.cpp:28 VARIABLE add_ln28_238 LOOP partialsum BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln28_239_fu_6048_p2 SOURCE LabB/BlockMatrix_design.cpp:28 VARIABLE add_ln28_239 LOOP partialsum BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_2_1_U259 SOURCE LabB/BlockMatrix_design.cpp:28 VARIABLE mul_ln28_255 LOOP partialsum BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_2_1_U260 SOURCE LabB/BlockMatrix_design.cpp:28 VARIABLE mul_ln28_254 LOOP partialsum BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_2_1_U261 SOURCE LabB/BlockMatrix_design.cpp:28 VARIABLE mul_ln28_253 LOOP partialsum BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_2_1_U262 SOURCE LabB/BlockMatrix_design.cpp:28 VARIABLE mul_ln28_252 LOOP partialsum BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_2_1_U263 SOURCE LabB/BlockMatrix_design.cpp:28 VARIABLE mul_ln28_251 LOOP partialsum BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_2_1_U264 SOURCE LabB/BlockMatrix_design.cpp:28 VARIABLE mul_ln28_250 LOOP partialsum BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_2_1_U265 SOURCE LabB/BlockMatrix_design.cpp:28 VARIABLE mul_ln28_249 LOOP partialsum BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_2_1_U266 SOURCE LabB/BlockMatrix_design.cpp:28 VARIABLE mul_ln28_248 LOOP partialsum BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_2_1_U267 SOURCE LabB/BlockMatrix_design.cpp:28 VARIABLE mul_ln28_247 LOOP partialsum BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_2_1_U268 SOURCE LabB/BlockMatrix_design.cpp:28 VARIABLE mul_ln28_246 LOOP partialsum BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_2_1_U269 SOURCE LabB/BlockMatrix_design.cpp:28 VARIABLE mul_ln28_245 LOOP partialsum BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_2_1_U270 SOURCE LabB/BlockMatrix_design.cpp:28 VARIABLE mul_ln28_244 LOOP partialsum BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_2_1_U271 SOURCE LabB/BlockMatrix_design.cpp:28 VARIABLE mul_ln28_243 LOOP partialsum BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_2_1_U272 SOURCE LabB/BlockMatrix_design.cpp:28 VARIABLE mul_ln28_242 LOOP partialsum BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_2_1_U273 SOURCE LabB/BlockMatrix_design.cpp:28 VARIABLE mul_ln28_241 LOOP partialsum BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_2_1_U274 SOURCE LabB/BlockMatrix_design.cpp:28 VARIABLE mul_ln28_240 LOOP partialsum BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln28_240_fu_6093_p2 SOURCE LabB/BlockMatrix_design.cpp:28 VARIABLE add_ln28_240 LOOP partialsum BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln28_241_fu_6108_p2 SOURCE LabB/BlockMatrix_design.cpp:28 VARIABLE add_ln28_241 LOOP partialsum BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln28_242_fu_6123_p2 SOURCE LabB/BlockMatrix_design.cpp:28 VARIABLE add_ln28_242 LOOP partialsum BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln28_243_fu_6138_p2 SOURCE LabB/BlockMatrix_design.cpp:28 VARIABLE add_ln28_243 LOOP partialsum BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln28_244_fu_6153_p2 SOURCE LabB/BlockMatrix_design.cpp:28 VARIABLE add_ln28_244 LOOP partialsum BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln28_245_fu_6168_p2 SOURCE LabB/BlockMatrix_design.cpp:28 VARIABLE add_ln28_245 LOOP partialsum BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln28_246_fu_6183_p2 SOURCE LabB/BlockMatrix_design.cpp:28 VARIABLE add_ln28_246 LOOP partialsum BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln28_247_fu_6198_p2 SOURCE LabB/BlockMatrix_design.cpp:28 VARIABLE add_ln28_247 LOOP partialsum BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln28_248_fu_6213_p2 SOURCE LabB/BlockMatrix_design.cpp:28 VARIABLE add_ln28_248 LOOP partialsum BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln28_249_fu_6228_p2 SOURCE LabB/BlockMatrix_design.cpp:28 VARIABLE add_ln28_249 LOOP partialsum BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln28_250_fu_6243_p2 SOURCE LabB/BlockMatrix_design.cpp:28 VARIABLE add_ln28_250 LOOP partialsum BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln28_251_fu_6258_p2 SOURCE LabB/BlockMatrix_design.cpp:28 VARIABLE add_ln28_251 LOOP partialsum BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln28_252_fu_6273_p2 SOURCE LabB/BlockMatrix_design.cpp:28 VARIABLE add_ln28_252 LOOP partialsum BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln28_253_fu_6288_p2 SOURCE LabB/BlockMatrix_design.cpp:28 VARIABLE add_ln28_253 LOOP partialsum BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln28_254_fu_6303_p2 SOURCE LabB/BlockMatrix_design.cpp:28 VARIABLE add_ln28_254 LOOP partialsum BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln28_255_fu_6318_p2 SOURCE LabB/BlockMatrix_design.cpp:28 VARIABLE add_ln28_255 LOOP partialsum BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 768 BRAM 0 URAM 0}} Loop_1_proc1 {BINDINFO {{BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME blockmatmul_stream_blockvec_0_stream_blockvec_0_blockmat_int_A_U SOURCE {} VARIABLE blockmatmul_stream_blockvec_0_stream_blockvec_0_blockmat_int_A LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME blockmatmul_stream_blockvec_0_stream_blockvec_0_blockmat_int_A_1_U SOURCE {} VARIABLE blockmatmul_stream_blockvec_0_stream_blockvec_0_blockmat_int_A_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME blockmatmul_stream_blockvec_0_stream_blockvec_0_blockmat_int_A_2_U SOURCE {} VARIABLE blockmatmul_stream_blockvec_0_stream_blockvec_0_blockmat_int_A_2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME blockmatmul_stream_blockvec_0_stream_blockvec_0_blockmat_int_A_3_U SOURCE {} VARIABLE blockmatmul_stream_blockvec_0_stream_blockvec_0_blockmat_int_A_3 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME blockmatmul_stream_blockvec_0_stream_blockvec_0_blockmat_int_A_4_U SOURCE {} VARIABLE blockmatmul_stream_blockvec_0_stream_blockvec_0_blockmat_int_A_4 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME blockmatmul_stream_blockvec_0_stream_blockvec_0_blockmat_int_A_5_U SOURCE {} VARIABLE blockmatmul_stream_blockvec_0_stream_blockvec_0_blockmat_int_A_5 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME blockmatmul_stream_blockvec_0_stream_blockvec_0_blockmat_int_A_6_U SOURCE {} VARIABLE blockmatmul_stream_blockvec_0_stream_blockvec_0_blockmat_int_A_6 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME blockmatmul_stream_blockvec_0_stream_blockvec_0_blockmat_int_A_7_U SOURCE {} VARIABLE blockmatmul_stream_blockvec_0_stream_blockvec_0_blockmat_int_A_7 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME blockmatmul_stream_blockvec_0_stream_blockvec_0_blockmat_int_A_8_U SOURCE {} VARIABLE blockmatmul_stream_blockvec_0_stream_blockvec_0_blockmat_int_A_8 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME blockmatmul_stream_blockvec_0_stream_blockvec_0_blockmat_int_A_9_U SOURCE {} VARIABLE blockmatmul_stream_blockvec_0_stream_blockvec_0_blockmat_int_A_9 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME p_ZZ11blockmatmulRN3hls6streamI8blockvecLi0EEES3_R8blockmatiE1A_10_U SOURCE {} VARIABLE p_ZZ11blockmatmulRN3hls6streamI8blockvecLi0EEES3_R8blockmatiE1A_10 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME p_ZZ11blockmatmulRN3hls6streamI8blockvecLi0EEES3_R8blockmatiE1A_11_U SOURCE {} VARIABLE p_ZZ11blockmatmulRN3hls6streamI8blockvecLi0EEES3_R8blockmatiE1A_11 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME p_ZZ11blockmatmulRN3hls6streamI8blockvecLi0EEES3_R8blockmatiE1A_12_U SOURCE {} VARIABLE p_ZZ11blockmatmulRN3hls6streamI8blockvecLi0EEES3_R8blockmatiE1A_12 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME p_ZZ11blockmatmulRN3hls6streamI8blockvecLi0EEES3_R8blockmatiE1A_13_U SOURCE {} VARIABLE p_ZZ11blockmatmulRN3hls6streamI8blockvecLi0EEES3_R8blockmatiE1A_13 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME p_ZZ11blockmatmulRN3hls6streamI8blockvecLi0EEES3_R8blockmatiE1A_14_U SOURCE {} VARIABLE p_ZZ11blockmatmulRN3hls6streamI8blockvecLi0EEES3_R8blockmatiE1A_14 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME p_ZZ11blockmatmulRN3hls6streamI8blockvecLi0EEES3_R8blockmatiE1A_15_U SOURCE {} VARIABLE p_ZZ11blockmatmulRN3hls6streamI8blockvecLi0EEES3_R8blockmatiE1A_15 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}}} AREA {DSP 768 BRAM 16 URAM 0}} Loop_writeoutput_proc {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln33_fu_306_p2 SOURCE LabB/BlockMatrix_design.cpp:33 VARIABLE add_ln33 LOOP writeoutput BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} blockmatmul {BINDINFO {{BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_t2p PRAGMA {} RTLNAME AB_U SOURCE LabB/BlockMatrix_design.cpp:7 VARIABLE AB LOOP {} BUNDLEDNAME {} DSP 0 BRAM 29 URAM 0 DISPNAME {bind_storage ram_t2p}}} AREA {DSP 768 BRAM 74 URAM 0}}}}'
INFO-FLOW: DBG:PUTS:      update_csynth_reports json2rpt_hw_sw_interfaces
INFO-FLOW: Running: gen_csynth_sec_pragma
INFO-FLOW: Done: gen_csynth_sec_pragma time: 0 seconds per iteration
INFO-FLOW: DBG:PUTS:      update_csynth_reports wrote xml
INFO-FLOW: DBG:PUTS:      update_csynth_reports appended to csynth rpt file
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.85 seconds; current allocated memory: 1.389 GB.
INFO: [VHDL 208-304] Generating VHDL RTL for blockmatmul.
INFO: [VLOG 209-307] Generating Verilog RTL for blockmatmul.
Execute       syn_report -model blockmatmul -printsummary 
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 144.68 MHz
Command     autosyn done; 19.37 sec.
Command   csynth_design done; 37.241 sec.
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 19 seconds. CPU system time: 2 seconds. Elapsed time: 37.241 seconds; current allocated memory: 0.000 MB.
Command ap_source done; 40.268 sec.
Execute cleanup_all 
