# compile verilog/system verilog design source files
verilog xil_defaultlib  \
"../../../../lab_5.srcs/sources_1/new/UART_Receiver.v" \
"../../../../lab_5.srcs/sources_1/new/UART_Transmitter.v" \
"../../../../lab_5.srcs/sources_1/new/top.v" \
"../../../../lab_5.srcs/sources_1/new/tb_top.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
