

================================================================
== Vivado HLS Report for 'cnn'
================================================================
* Date:           Sat Aug  3 19:57:00 2024

* Version:        2019.1 (Build 2552052 on Fri May 24 15:28:33 MDT 2019)
* Project:        cnn
* Solution:       conv_1_fp2_d1_
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  20.00|    17.393|        2.50|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +--------+--------+--------+--------+---------+
    |     Latency     |     Interval    | Pipeline|
    |   min  |   max  |   min  |   max  |   Type  |
    +--------+--------+--------+--------+---------+
    |  982040|  982040|  982040|  982040|   none  |
    +--------+--------+--------+--------+---------+

    + Detail: 
        * Instance: 
        +-----------------------+------------+--------+--------+--------+--------+---------+
        |                       |            |     Latency     |     Interval    | Pipeline|
        |        Instance       |   Module   |   min  |   max  |   min  |   max  |   Type  |
        +-----------------------+------------+--------+--------+--------+--------+---------+
        |grp_conv_1_fu_530      |conv_1      |    8165|    8165|    8165|    8165|   none  |
        |grp_dense_out_fu_561   |dense_out   |    2414|    2414|    2414|    2414|   none  |
        |grp_conv_2_fu_573      |conv_2      |  792089|  792089|  792089|  792089|   none  |
        |grp_max_pool_1_fu_585  |max_pool_1  |   18421|   18421|   18421|   18421|   none  |
        |grp_max_pool_2_fu_593  |max_pool_2  |    7393|    7393|    7393|    7393|   none  |
        |grp_flat_fu_601        |flat        |     861|     861|     861|     861|   none  |
        +-----------------------+------------+--------+--------+--------+--------+---------+

        * Loop: 
        +--------------+--------+--------+----------+-----------+-----------+------+----------+
        |              |     Latency     | Iteration|  Initiation Interval  | Trip |          |
        |   Loop Name  |   min  |   max  |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------+--------+--------+----------+-----------+-----------+------+----------+
        |- Loop 1      |    1624|    1624|        58|          -|          -|    28|    no    |
        | + Loop 1.1   |      56|      56|         2|          -|          -|    28|    no    |
        |- DENSE_LOOP  |  140350|  140350|      2807|          -|          -|    50|    no    |
        | + FLAT_LOOP  |    2800|    2800|         7|          -|          -|   400|    no    |
        |- DENSE_LOOP  |   10710|   10710|       357|          -|          -|    30|    no    |
        | + FLAT_LOOP  |     350|     350|         7|          -|          -|    50|    no    |
        +--------------+--------+--------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  | URAM|
+-----------------+---------+-------+--------+-------+-----+
|DSP              |        -|      -|       -|      -|    -|
|Expression       |        -|      -|       0|    456|    -|
|FIFO             |        -|      -|       -|      -|    -|
|Instance         |        3|     50|    8867|  13686|    0|
|Memory           |       96|      -|      96|     30|    0|
|Multiplexer      |        -|      -|       -|    799|    -|
|Register         |        -|      -|     375|      -|    -|
+-----------------+---------+-------+--------+-------+-----+
|Total            |       99|     50|    9338|  14971|    0|
+-----------------+---------+-------+--------+-------+-----+
|Available        |      280|    220|  106400|  53200|    0|
+-----------------+---------+-------+--------+-------+-----+
|Utilization (%)  |       35|     22|       8|     28|    0|
+-----------------+---------+-------+--------+-------+-----+

+ Detail: 
    * Instance: 
    +--------------------------+----------------------+---------+-------+------+------+-----+
    |         Instance         |        Module        | BRAM_18K| DSP48E|  FF  |  LUT | URAM|
    +--------------------------+----------------------+---------+-------+------+------+-----+
    |cnn_CRTL_BUS_s_axi_U      |cnn_CRTL_BUS_s_axi    |        0|      0|    36|    40|    0|
    |cnn_fadd_32ns_32nkbM_U62  |cnn_fadd_32ns_32nkbM  |        0|      2|   227|   403|    0|
    |cnn_fcmp_32ns_32nmb6_U64  |cnn_fcmp_32ns_32nmb6  |        0|      0|    66|   239|    0|
    |cnn_fmul_32ns_32nlbW_U63  |cnn_fmul_32ns_32nlbW  |        0|      3|   128|   320|    0|
    |grp_conv_1_fu_530         |conv_1                |        0|     26|  5621|  6075|    0|
    |grp_conv_2_fu_573         |conv_2                |        2|      5|   743|  1570|    0|
    |grp_dense_out_fu_561      |dense_out             |        1|     14|  1493|  3440|    0|
    |grp_flat_fu_601           |flat                  |        0|      0|    84|   244|    0|
    |grp_max_pool_1_fu_585     |max_pool_1            |        0|      0|   239|   695|    0|
    |grp_max_pool_2_fu_593     |max_pool_2            |        0|      0|   230|   660|    0|
    +--------------------------+----------------------+---------+-------+------+------+-----+
    |Total                     |                      |        3|     50|  8867| 13686|    0|
    +--------------------------+----------------------+---------+-------+------+------+-----+

    * DSP48E: 
    N/A

    * Memory: 
    +-------------------+---------------------+---------+----+----+-----+-------+-----+------+-------------+
    |       Memory      |        Module       | BRAM_18K| FF | LUT| URAM| Words | Bits| Banks| W*Bits*Banks|
    +-------------------+---------------------+---------+----+----+-----+-------+-----+------+-------------+
    |conv_1_input_0_U   |cnn_conv_1_input_0   |        2|   0|   0|    0|    168|   32|     1|         5376|
    |conv_1_input_1_U   |cnn_conv_1_input_0   |        2|   0|   0|    0|    168|   32|     1|         5376|
    |conv_1_input_2_U   |cnn_conv_1_input_0   |        2|   0|   0|    0|    168|   32|     1|         5376|
    |conv_1_input_3_U   |cnn_conv_1_input_3   |        2|   0|   0|    0|    140|   32|     1|         4480|
    |conv_1_input_4_U   |cnn_conv_1_input_3   |        2|   0|   0|    0|    140|   32|     1|         4480|
    |conv_1_out_U       |cnn_conv_1_out       |        8|   0|   0|    0|   4056|   32|     1|       129792|
    |conv_2_out_U       |cnn_conv_2_out       |        4|   0|   0|    0|   1936|   32|     1|        61952|
    |dense_1_bias_U     |cnn_dense_1_bias     |        1|   0|   0|    0|     50|   32|     1|         1600|
    |dense_1_out_U      |cnn_dense_1_out      |        1|   0|   0|    0|     50|   32|     1|         1600|
    |dense_1_weights_U  |cnn_dense_1_weights  |       64|   0|   0|    0|  20000|   32|     1|       640000|
    |dense_2_bias_U     |cnn_dense_2_bias     |        0|  32|  15|    0|     30|   32|     1|          960|
    |dense_2_out_U      |cnn_dense_2_out      |        0|  64|  15|    0|     30|   32|     1|          960|
    |dense_2_weights_U  |cnn_dense_2_weights  |        4|   0|   0|    0|   1500|   32|     1|        48000|
    |max_pool_1_out_U   |cnn_max_pool_1_out   |        2|   0|   0|    0|   1014|   32|     1|        32448|
    |max_pool_2_out_U   |cnn_max_pool_2_out   |        1|   0|   0|    0|    400|   32|     1|        12800|
    |flat_array_U       |cnn_max_pool_2_out   |        1|   0|   0|    0|    400|   32|     1|        12800|
    +-------------------+---------------------+---------+----+----+-----+-------+-----+------+-------------+
    |Total              |                     |       96|  96|  30|    0|  30250|  512|    16|       968000|
    +-------------------+---------------------+---------+----+----+-----+-------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------+----------+-------+---+----+------------+------------+
    |     Variable Name     | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------------+----------+-------+---+----+------------+------------+
    |add_ln14_3_fu_946_p2   |     +    |      0|  0|  12|          12|          12|
    |add_ln14_4_fu_812_p2   |     +    |      0|  0|  21|          15|           6|
    |add_ln14_fu_818_p2     |     +    |      0|  0|  21|          15|          15|
    |add_ln23_17_fu_741_p2  |     +    |      0|  0|  15|           5|           1|
    |add_ln23_fu_647_p2     |     +    |      0|  0|  13|          11|           6|
    |add_ln27_fu_736_p2     |     +    |      0|  0|  15|           9|           9|
    |add_ln28_fu_769_p2     |     +    |      0|  0|  14|          10|           1|
    |i_1_fu_781_p2          |     +    |      0|  0|  15|           6|           1|
    |i_2_fu_885_p2          |     +    |      0|  0|  15|           5|           1|
    |i_fu_659_p2            |     +    |      0|  0|  15|           5|           1|
    |ix_in_fu_665_p2        |     +    |      0|  0|  14|           5|          10|
    |j_1_fu_721_p2          |     +    |      0|  0|  15|           5|           1|
    |j_2_fu_905_p2          |     +    |      0|  0|  15|           6|           1|
    |j_fu_801_p2            |     +    |      0|  0|  15|           9|           1|
    |sub_ln14_fu_940_p2     |     -    |      0|  0|  12|          12|          12|
    |sub_ln27_fu_709_p2     |     -    |      0|  0|  15|           9|           9|
    |and_ln19_1_fu_992_p2   |    and   |      0|  0|   2|           1|           1|
    |and_ln19_fu_864_p2     |    and   |      0|  0|   2|           1|           1|
    |icmp_ln13_1_fu_899_p2  |   icmp   |      0|  0|  11|           6|           5|
    |icmp_ln13_fu_795_p2    |   icmp   |      0|  0|  13|           9|           8|
    |icmp_ln19_1_fu_852_p2  |   icmp   |      0|  0|  18|          23|           1|
    |icmp_ln19_2_fu_974_p2  |   icmp   |      0|  0|  11|           8|           2|
    |icmp_ln19_3_fu_980_p2  |   icmp   |      0|  0|  18|          23|           1|
    |icmp_ln19_fu_846_p2    |   icmp   |      0|  0|  11|           8|           2|
    |icmp_ln23_1_fu_747_p2  |   icmp   |      0|  0|  11|           5|           3|
    |icmp_ln23_fu_653_p2    |   icmp   |      0|  0|  11|           5|           4|
    |icmp_ln25_fu_715_p2    |   icmp   |      0|  0|  11|           5|           4|
    |icmp_ln9_1_fu_879_p2   |   icmp   |      0|  0|  11|           5|           3|
    |icmp_ln9_fu_775_p2     |   icmp   |      0|  0|  11|           6|           5|
    |or_ln19_1_fu_986_p2    |    or    |      0|  0|   2|           1|           1|
    |or_ln19_fu_858_p2      |    or    |      0|  0|   2|           1|           1|
    |dense_1_out_d0         |  select  |      0|  0|  32|           1|           1|
    |dense_2_out_d0         |  select  |      0|  0|  32|           1|           1|
    |select_ln23_fu_753_p3  |  select  |      0|  0|   5|           1|           5|
    +-----------------------+----------+-------+---+----+------------+------------+
    |Total                  |          |      0|  0| 456|         249|         136|
    +-----------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+-----+-----------+-----+-----------+
    |           Name          | LUT | Input Size| Bits| Total Bits|
    +-------------------------+-----+-----------+-----+-----------+
    |ap_NS_fsm                |  181|         41|    1|         41|
    |conv_1_input_0_address0  |   15|          3|    8|         24|
    |conv_1_input_0_ce0       |   15|          3|    1|          3|
    |conv_1_input_0_ce1       |    9|          2|    1|          2|
    |conv_1_input_1_address0  |   15|          3|    8|         24|
    |conv_1_input_1_ce0       |   15|          3|    1|          3|
    |conv_1_input_1_ce1       |    9|          2|    1|          2|
    |conv_1_input_2_address0  |   15|          3|    8|         24|
    |conv_1_input_2_ce0       |   15|          3|    1|          3|
    |conv_1_input_2_ce1       |    9|          2|    1|          2|
    |conv_1_input_3_address0  |   15|          3|    8|         24|
    |conv_1_input_3_ce0       |   15|          3|    1|          3|
    |conv_1_input_3_ce1       |    9|          2|    1|          2|
    |conv_1_input_4_address0  |   15|          3|    8|         24|
    |conv_1_input_4_ce0       |   15|          3|    1|          3|
    |conv_1_input_4_ce1       |    9|          2|    1|          2|
    |conv_1_out_address0      |   15|          3|   12|         36|
    |conv_1_out_ce0           |   15|          3|    1|          3|
    |conv_1_out_we0           |    9|          2|    1|          2|
    |conv_2_out_address0      |   15|          3|   11|         33|
    |conv_2_out_ce0           |   15|          3|    1|          3|
    |conv_2_out_we0           |    9|          2|    1|          2|
    |dense_1_out_address0     |   15|          3|    6|         18|
    |dense_2_out_address0     |   15|          3|    5|         15|
    |dense_2_out_ce0          |   15|          3|    1|          3|
    |flat_array_address0      |   15|          3|    9|         27|
    |flat_array_ce0           |   15|          3|    1|          3|
    |flat_array_we0           |    9|          2|    1|          2|
    |grp_fu_609_p0            |   15|          3|   32|         96|
    |grp_fu_609_p1            |   21|          4|   32|        128|
    |grp_fu_617_p0            |   15|          3|   32|         96|
    |grp_fu_617_p1            |   15|          3|   32|         96|
    |i_0_i8_reg_496           |    9|          2|    5|         10|
    |i_0_i_reg_451            |    9|          2|    6|         12|
    |i_0_reg_395              |    9|          2|    5|         10|
    |ix_in_0_reg_383          |    9|          2|   10|         20|
    |ix_in_1_reg_429          |    9|          2|   10|         20|
    |j_0_i12_reg_519          |    9|          2|    6|         12|
    |j_0_i_reg_474            |    9|          2|    9|         18|
    |j_0_reg_440              |    9|          2|    5|         10|
    |max_pool_1_out_address0  |   15|          3|   10|         30|
    |max_pool_1_out_ce0       |   15|          3|    1|          3|
    |max_pool_1_out_we0       |    9|          2|    1|          2|
    |max_pool_2_out_address0  |   15|          3|    9|         27|
    |max_pool_2_out_ce0       |   15|          3|    1|          3|
    |max_pool_2_out_we0       |    9|          2|    1|          2|
    |phi_mul4_reg_485         |    9|          2|   15|         30|
    |phi_mul_reg_406          |    9|          2|   11|         22|
    |phi_urem_reg_417         |    9|          2|    5|         10|
    |sum_0_i11_reg_507        |    9|          2|   32|         64|
    |sum_0_i_reg_462          |    9|          2|   32|         64|
    +-------------------------+-----+-----------+-----+-----------+
    |Total                    |  799|        169|  403|       1118|
    +-------------------------+-----+-----------+-----+-----------+

    * Register: 
    +------------------------------------+----+----+-----+-----------+
    |                Name                | FF | LUT| Bits| Const Bits|
    +------------------------------------+----+----+-----+-----------+
    |add_ln14_4_reg_1089                 |  15|   0|   15|          0|
    |add_ln23_reg_1007                   |  11|   0|   11|          0|
    |add_ln27_reg_1047                   |   9|   0|    9|          0|
    |ap_CS_fsm                           |  40|   0|   40|          0|
    |grp_conv_1_fu_530_ap_start_reg      |   1|   0|    1|          0|
    |grp_conv_2_fu_573_ap_start_reg      |   1|   0|    1|          0|
    |grp_dense_out_fu_561_ap_start_reg   |   1|   0|    1|          0|
    |grp_flat_fu_601_ap_start_reg        |   1|   0|    1|          0|
    |grp_max_pool_1_fu_585_ap_start_reg  |   1|   0|    1|          0|
    |grp_max_pool_2_fu_593_ap_start_reg  |   1|   0|    1|          0|
    |i_0_i8_reg_496                      |   5|   0|    5|          0|
    |i_0_i_reg_451                       |   6|   0|    6|          0|
    |i_0_reg_395                         |   5|   0|    5|          0|
    |i_1_reg_1065                        |   6|   0|    6|          0|
    |i_2_reg_1127                        |   5|   0|    5|          0|
    |i_reg_1015                          |   5|   0|    5|          0|
    |ix_in_0_reg_383                     |  10|   0|   10|          0|
    |ix_in_1_reg_429                     |  10|   0|   10|          0|
    |ix_in_reg_1020                      |  10|   0|   10|          0|
    |j_0_i12_reg_519                     |   6|   0|    6|          0|
    |j_0_i_reg_474                       |   9|   0|    9|          0|
    |j_0_reg_440                         |   5|   0|    5|          0|
    |j_1_reg_1037                        |   5|   0|    5|          0|
    |j_2_reg_1146                        |   6|   0|    6|          0|
    |j_reg_1084                          |   9|   0|    9|          0|
    |phi_mul4_reg_485                    |  15|   0|   15|          0|
    |phi_mul_reg_406                     |  11|   0|   11|          0|
    |phi_urem_reg_417                    |   5|   0|    5|          0|
    |reg_631                             |  32|   0|   32|          0|
    |reg_642                             |  32|   0|   32|          0|
    |sub_ln27_reg_1029                   |   7|   0|    9|          2|
    |sum_0_i11_reg_507                   |  32|   0|   32|          0|
    |sum_0_i_reg_462                     |  32|   0|   32|          0|
    |trunc_ln27_reg_1025                 |   4|   0|    4|          0|
    |zext_ln13_3_reg_1138                |   5|   0|   12|          7|
    |zext_ln13_reg_1076                  |   6|   0|   15|          9|
    |zext_ln14_4_reg_1132                |   5|   0|   64|         59|
    |zext_ln14_reg_1070                  |   6|   0|   64|         58|
    +------------------------------------+----+----+-----+-----------+
    |Total                               | 375|   0|  510|        135|
    +------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------------------+-----+-----+------------+--------------+--------------+
|        RTL Ports       | Dir | Bits|  Protocol  | Source Object|    C Type    |
+------------------------+-----+-----+------------+--------------+--------------+
|s_axi_CRTL_BUS_AWVALID  |  in |    1|    s_axi   |   CRTL_BUS   |  return void |
|s_axi_CRTL_BUS_AWREADY  | out |    1|    s_axi   |   CRTL_BUS   |  return void |
|s_axi_CRTL_BUS_AWADDR   |  in |    4|    s_axi   |   CRTL_BUS   |  return void |
|s_axi_CRTL_BUS_WVALID   |  in |    1|    s_axi   |   CRTL_BUS   |  return void |
|s_axi_CRTL_BUS_WREADY   | out |    1|    s_axi   |   CRTL_BUS   |  return void |
|s_axi_CRTL_BUS_WDATA    |  in |   32|    s_axi   |   CRTL_BUS   |  return void |
|s_axi_CRTL_BUS_WSTRB    |  in |    4|    s_axi   |   CRTL_BUS   |  return void |
|s_axi_CRTL_BUS_ARVALID  |  in |    1|    s_axi   |   CRTL_BUS   |  return void |
|s_axi_CRTL_BUS_ARREADY  | out |    1|    s_axi   |   CRTL_BUS   |  return void |
|s_axi_CRTL_BUS_ARADDR   |  in |    4|    s_axi   |   CRTL_BUS   |  return void |
|s_axi_CRTL_BUS_RVALID   | out |    1|    s_axi   |   CRTL_BUS   |  return void |
|s_axi_CRTL_BUS_RREADY   |  in |    1|    s_axi   |   CRTL_BUS   |  return void |
|s_axi_CRTL_BUS_RDATA    | out |   32|    s_axi   |   CRTL_BUS   |  return void |
|s_axi_CRTL_BUS_RRESP    | out |    2|    s_axi   |   CRTL_BUS   |  return void |
|s_axi_CRTL_BUS_BVALID   | out |    1|    s_axi   |   CRTL_BUS   |  return void |
|s_axi_CRTL_BUS_BREADY   |  in |    1|    s_axi   |   CRTL_BUS   |  return void |
|s_axi_CRTL_BUS_BRESP    | out |    2|    s_axi   |   CRTL_BUS   |  return void |
|ap_clk                  |  in |    1| ap_ctrl_hs |      cnn     | return value |
|ap_rst_n                |  in |    1| ap_ctrl_hs |      cnn     | return value |
|interrupt               | out |    1| ap_ctrl_hs |      cnn     | return value |
|cnn_input_Addr_A        | out |   32|    bram    |   cnn_input  |     array    |
|cnn_input_EN_A          | out |    1|    bram    |   cnn_input  |     array    |
|cnn_input_WEN_A         | out |    4|    bram    |   cnn_input  |     array    |
|cnn_input_Din_A         | out |   32|    bram    |   cnn_input  |     array    |
|cnn_input_Dout_A        |  in |   32|    bram    |   cnn_input  |     array    |
|cnn_input_Clk_A         | out |    1|    bram    |   cnn_input  |     array    |
|cnn_input_Rst_A         | out |    1|    bram    |   cnn_input  |     array    |
|prediction_Addr_A       | out |   32|    bram    |  prediction  |     array    |
|prediction_EN_A         | out |    1|    bram    |  prediction  |     array    |
|prediction_WEN_A        | out |    4|    bram    |  prediction  |     array    |
|prediction_Din_A        | out |   32|    bram    |  prediction  |     array    |
|prediction_Dout_A       |  in |   32|    bram    |  prediction  |     array    |
|prediction_Clk_A        | out |    1|    bram    |  prediction  |     array    |
|prediction_Rst_A        | out |    1|    bram    |  prediction  |     array    |
+------------------------+-----+-----+------------+--------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 40
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 5 3 
3 --> 4 2 
4 --> 3 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 27 
15 --> 16 22 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 15 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 26 
26 --> 14 
27 --> 40 28 
28 --> 29 35 
29 --> 30 
30 --> 31 
31 --> 32 
32 --> 33 
33 --> 34 
34 --> 28 
35 --> 36 
36 --> 37 
37 --> 38 
38 --> 39 
39 --> 27 
40 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.25>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([784 x float]* %cnn_input) nounwind, !map !35"   --->   Operation 41 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([10 x float]* %prediction) nounwind, !map !41"   --->   Operation 42 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecTopModule([4 x i8]* @cnn_str) nounwind"   --->   Operation 43 'spectopmodule' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (3.25ns)   --->   "%conv_1_input_0 = alloca [168 x float], align 4" [cnn/cnn.cpp:19]   --->   Operation 44 'alloca' 'conv_1_input_0' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 140> <RAM>
ST_1 : Operation 45 [1/1] (3.25ns)   --->   "%conv_1_input_1 = alloca [168 x float], align 4" [cnn/cnn.cpp:19]   --->   Operation 45 'alloca' 'conv_1_input_1' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 140> <RAM>
ST_1 : Operation 46 [1/1] (3.25ns)   --->   "%conv_1_input_2 = alloca [168 x float], align 4" [cnn/cnn.cpp:19]   --->   Operation 46 'alloca' 'conv_1_input_2' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 140> <RAM>
ST_1 : Operation 47 [1/1] (3.25ns)   --->   "%conv_1_input_3 = alloca [140 x float], align 4" [cnn/cnn.cpp:19]   --->   Operation 47 'alloca' 'conv_1_input_3' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 140> <RAM>
ST_1 : Operation 48 [1/1] (3.25ns)   --->   "%conv_1_input_4 = alloca [140 x float], align 4" [cnn/cnn.cpp:19]   --->   Operation 48 'alloca' 'conv_1_input_4' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 140> <RAM>
ST_1 : Operation 49 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface([784 x float]* %cnn_input, [5 x i8]* @p_str34, i32 0, i32 0, [1 x i8]* @p_str135, i32 0, i32 0, [1 x i8]* @p_str135, [1 x i8]* @p_str135, [1 x i8]* @p_str135, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str135, [1 x i8]* @p_str135) nounwind" [cnn/cnn.cpp:18]   --->   Operation 49 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 50 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface([10 x float]* %prediction, [5 x i8]* @p_str34, i32 0, i32 0, [1 x i8]* @p_str135, i32 0, i32 0, [1 x i8]* @p_str135, [1 x i8]* @p_str135, [1 x i8]* @p_str135, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str135, [1 x i8]* @p_str135) nounwind" [cnn/cnn.cpp:18]   --->   Operation 50 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 51 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32 0, [10 x i8]* @p_str236, i32 0, i32 0, [1 x i8]* @p_str135, i32 0, i32 0, [9 x i8]* @p_str337, [1 x i8]* @p_str135, [1 x i8]* @p_str135, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str135, [1 x i8]* @p_str135) nounwind" [cnn/cnn.cpp:18]   --->   Operation 51 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 52 [1/1] (1.76ns)   --->   "br label %1" [cnn/cnn.cpp:23]   --->   Operation 52 'br' <Predicate = true> <Delay = 1.76>

State 2 <SV = 1> <Delay = 1.91>
ST_2 : Operation 53 [1/1] (0.00ns)   --->   "%ix_in_0 = phi i10 [ 0, %0 ], [ %ix_in, %6 ]"   --->   Operation 53 'phi' 'ix_in_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 54 [1/1] (0.00ns)   --->   "%i_0 = phi i5 [ 0, %0 ], [ %i, %6 ]"   --->   Operation 54 'phi' 'i_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 55 [1/1] (0.00ns)   --->   "%phi_mul = phi i11 [ 0, %0 ], [ %add_ln23, %6 ]" [cnn/cnn.cpp:23]   --->   Operation 55 'phi' 'phi_mul' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 56 [1/1] (0.00ns)   --->   "%phi_urem = phi i5 [ 0, %0 ], [ %select_ln23, %6 ]" [cnn/cnn.cpp:23]   --->   Operation 56 'phi' 'phi_urem' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 57 [1/1] (1.63ns)   --->   "%add_ln23 = add i11 %phi_mul, 52" [cnn/cnn.cpp:23]   --->   Operation 57 'add' 'add_ln23' <Predicate = true> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 58 [1/1] (1.36ns)   --->   "%icmp_ln23 = icmp eq i5 %i_0, -4" [cnn/cnn.cpp:23]   --->   Operation 58 'icmp' 'icmp_ln23' <Predicate = true> <Delay = 1.36> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 59 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 28, i64 28, i64 28) nounwind"   --->   Operation 59 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 60 [1/1] (1.78ns)   --->   "%i = add i5 %i_0, 1" [cnn/cnn.cpp:23]   --->   Operation 60 'add' 'i' <Predicate = true> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 61 [1/1] (0.00ns)   --->   "br i1 %icmp_ln23, label %meminst.preheader, label %2" [cnn/cnn.cpp:23]   --->   Operation 61 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 62 [1/1] (1.73ns)   --->   "%ix_in = add i10 28, %ix_in_0" [cnn/cnn.cpp:28]   --->   Operation 62 'add' 'ix_in' <Predicate = (!icmp_ln23)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 63 [1/1] (0.00ns)   --->   "%trunc_ln27 = trunc i5 %phi_urem to i4" [cnn/cnn.cpp:27]   --->   Operation 63 'trunc' 'trunc_ln27' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_2 : Operation 64 [1/1] (0.00ns)   --->   "%tmp_20 = call i3 @_ssdm_op_PartSelect.i3.i11.i32.i32(i11 %phi_mul, i32 8, i32 10)" [cnn/cnn.cpp:27]   --->   Operation 64 'partselect' 'tmp_20' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_2 : Operation 65 [1/1] (0.00ns)   --->   "%tmp_21 = call i8 @_ssdm_op_BitConcatenate.i8.i3.i5(i3 %tmp_20, i5 0)" [cnn/cnn.cpp:27]   --->   Operation 65 'bitconcatenate' 'tmp_21' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_2 : Operation 66 [1/1] (0.00ns)   --->   "%zext_ln27_1 = zext i8 %tmp_21 to i9" [cnn/cnn.cpp:27]   --->   Operation 66 'zext' 'zext_ln27_1' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_2 : Operation 67 [1/1] (0.00ns)   --->   "%tmp_22 = call i5 @_ssdm_op_BitConcatenate.i5.i3.i2(i3 %tmp_20, i2 0)" [cnn/cnn.cpp:27]   --->   Operation 67 'bitconcatenate' 'tmp_22' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_2 : Operation 68 [1/1] (0.00ns)   --->   "%zext_ln27_2 = zext i5 %tmp_22 to i9" [cnn/cnn.cpp:27]   --->   Operation 68 'zext' 'zext_ln27_2' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_2 : Operation 69 [1/1] (1.91ns)   --->   "%sub_ln27 = sub i9 %zext_ln27_1, %zext_ln27_2" [cnn/cnn.cpp:27]   --->   Operation 69 'sub' 'sub_ln27' <Predicate = (!icmp_ln23)> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 70 [1/1] (1.76ns)   --->   "br label %3" [cnn/cnn.cpp:25]   --->   Operation 70 'br' <Predicate = (!icmp_ln23)> <Delay = 1.76>
ST_2 : Operation 71 [2/2] (0.00ns)   --->   "call fastcc void @conv_1([168 x float]* %conv_1_input_0, [168 x float]* %conv_1_input_1, [168 x float]* %conv_1_input_2, [140 x float]* %conv_1_input_3, [140 x float]* %conv_1_input_4, [4056 x float]* @conv_1_out) nounwind" [cnn/cnn.cpp:33]   --->   Operation 71 'call' <Predicate = (icmp_ln23)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 3 <SV = 2> <Delay = 4.35>
ST_3 : Operation 72 [1/1] (0.00ns)   --->   "%ix_in_1 = phi i10 [ %ix_in_0, %2 ], [ %add_ln28, %5 ]" [cnn/cnn.cpp:28]   --->   Operation 72 'phi' 'ix_in_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 73 [1/1] (0.00ns)   --->   "%j_0 = phi i5 [ 0, %2 ], [ %j_1, %5 ]"   --->   Operation 73 'phi' 'j_0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 74 [1/1] (1.36ns)   --->   "%icmp_ln25 = icmp eq i5 %j_0, -4" [cnn/cnn.cpp:25]   --->   Operation 74 'icmp' 'icmp_ln25' <Predicate = true> <Delay = 1.36> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 75 [1/1] (0.00ns)   --->   "%empty_43 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 28, i64 28, i64 28) nounwind"   --->   Operation 75 'speclooptripcount' 'empty_43' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 76 [1/1] (1.78ns)   --->   "%j_1 = add i5 %j_0, 1" [cnn/cnn.cpp:25]   --->   Operation 76 'add' 'j_1' <Predicate = true> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 77 [1/1] (0.00ns)   --->   "br i1 %icmp_ln25, label %6, label %4" [cnn/cnn.cpp:25]   --->   Operation 77 'br' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 78 [1/1] (0.00ns)   --->   "%zext_ln27 = zext i10 %ix_in_1 to i64" [cnn/cnn.cpp:27]   --->   Operation 78 'zext' 'zext_ln27' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_3 : Operation 79 [1/1] (0.00ns)   --->   "%cnn_input_addr = getelementptr [784 x float]* %cnn_input, i64 0, i64 %zext_ln27" [cnn/cnn.cpp:27]   --->   Operation 79 'getelementptr' 'cnn_input_addr' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_3 : Operation 80 [2/2] (3.25ns)   --->   "%cnn_input_load = load float* %cnn_input_addr, align 4" [cnn/cnn.cpp:27]   --->   Operation 80 'load' 'cnn_input_load' <Predicate = (!icmp_ln25)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 140> <RAM>
ST_3 : Operation 81 [1/1] (0.00ns)   --->   "%zext_ln27_3 = zext i5 %j_0 to i9" [cnn/cnn.cpp:27]   --->   Operation 81 'zext' 'zext_ln27_3' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_3 : Operation 82 [1/1] (1.82ns)   --->   "%add_ln27 = add i9 %sub_ln27, %zext_ln27_3" [cnn/cnn.cpp:27]   --->   Operation 82 'add' 'add_ln27' <Predicate = (!icmp_ln25)> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 83 [1/1] (1.78ns)   --->   "%add_ln23_17 = add i5 %phi_urem, 1" [cnn/cnn.cpp:23]   --->   Operation 83 'add' 'add_ln23_17' <Predicate = (icmp_ln25)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 84 [1/1] (1.36ns)   --->   "%icmp_ln23_1 = icmp ult i5 %add_ln23_17, 5" [cnn/cnn.cpp:23]   --->   Operation 84 'icmp' 'icmp_ln23_1' <Predicate = (icmp_ln25)> <Delay = 1.36> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 85 [1/1] (1.21ns)   --->   "%select_ln23 = select i1 %icmp_ln23_1, i5 %add_ln23_17, i5 0" [cnn/cnn.cpp:23]   --->   Operation 85 'select' 'select_ln23' <Predicate = (icmp_ln25)> <Delay = 1.21> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 86 [1/1] (0.00ns)   --->   "br label %1" [cnn/cnn.cpp:23]   --->   Operation 86 'br' <Predicate = (icmp_ln25)> <Delay = 0.00>

State 4 <SV = 3> <Delay = 6.50>
ST_4 : Operation 87 [1/2] (3.25ns)   --->   "%cnn_input_load = load float* %cnn_input_addr, align 4" [cnn/cnn.cpp:27]   --->   Operation 87 'load' 'cnn_input_load' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 140> <RAM>
ST_4 : Operation 88 [1/1] (0.00ns)   --->   "%sext_ln27 = sext i9 %add_ln27 to i64" [cnn/cnn.cpp:27]   --->   Operation 88 'sext' 'sext_ln27' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 89 [1/1] (0.00ns)   --->   "%conv_1_input_0_addr = getelementptr [168 x float]* %conv_1_input_0, i64 0, i64 %sext_ln27" [cnn/cnn.cpp:27]   --->   Operation 89 'getelementptr' 'conv_1_input_0_addr' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 90 [1/1] (0.00ns)   --->   "%conv_1_input_1_addr = getelementptr [168 x float]* %conv_1_input_1, i64 0, i64 %sext_ln27" [cnn/cnn.cpp:27]   --->   Operation 90 'getelementptr' 'conv_1_input_1_addr' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 91 [1/1] (0.00ns)   --->   "%conv_1_input_2_addr = getelementptr [168 x float]* %conv_1_input_2, i64 0, i64 %sext_ln27" [cnn/cnn.cpp:27]   --->   Operation 91 'getelementptr' 'conv_1_input_2_addr' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 92 [1/1] (0.00ns)   --->   "%conv_1_input_3_addr = getelementptr [140 x float]* %conv_1_input_3, i64 0, i64 %sext_ln27" [cnn/cnn.cpp:27]   --->   Operation 92 'getelementptr' 'conv_1_input_3_addr' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 93 [1/1] (0.00ns)   --->   "%conv_1_input_4_addr = getelementptr [140 x float]* %conv_1_input_4, i64 0, i64 %sext_ln27" [cnn/cnn.cpp:27]   --->   Operation 93 'getelementptr' 'conv_1_input_4_addr' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 94 [1/1] (1.30ns)   --->   "switch i4 %trunc_ln27, label %branch4 [
    i4 0, label %branch0
    i4 1, label %branch1
    i4 2, label %branch2
    i4 3, label %branch3
  ]" [cnn/cnn.cpp:27]   --->   Operation 94 'switch' <Predicate = true> <Delay = 1.30>
ST_4 : Operation 95 [1/1] (3.25ns)   --->   "store float %cnn_input_load, float* %conv_1_input_3_addr, align 4" [cnn/cnn.cpp:27]   --->   Operation 95 'store' <Predicate = (trunc_ln27 == 3)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 140> <RAM>
ST_4 : Operation 96 [1/1] (0.00ns)   --->   "br label %5" [cnn/cnn.cpp:27]   --->   Operation 96 'br' <Predicate = (trunc_ln27 == 3)> <Delay = 0.00>
ST_4 : Operation 97 [1/1] (3.25ns)   --->   "store float %cnn_input_load, float* %conv_1_input_2_addr, align 4" [cnn/cnn.cpp:27]   --->   Operation 97 'store' <Predicate = (trunc_ln27 == 2)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 140> <RAM>
ST_4 : Operation 98 [1/1] (0.00ns)   --->   "br label %5" [cnn/cnn.cpp:27]   --->   Operation 98 'br' <Predicate = (trunc_ln27 == 2)> <Delay = 0.00>
ST_4 : Operation 99 [1/1] (3.25ns)   --->   "store float %cnn_input_load, float* %conv_1_input_1_addr, align 4" [cnn/cnn.cpp:27]   --->   Operation 99 'store' <Predicate = (trunc_ln27 == 1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 140> <RAM>
ST_4 : Operation 100 [1/1] (0.00ns)   --->   "br label %5" [cnn/cnn.cpp:27]   --->   Operation 100 'br' <Predicate = (trunc_ln27 == 1)> <Delay = 0.00>
ST_4 : Operation 101 [1/1] (3.25ns)   --->   "store float %cnn_input_load, float* %conv_1_input_0_addr, align 4" [cnn/cnn.cpp:27]   --->   Operation 101 'store' <Predicate = (trunc_ln27 == 0)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 140> <RAM>
ST_4 : Operation 102 [1/1] (0.00ns)   --->   "br label %5" [cnn/cnn.cpp:27]   --->   Operation 102 'br' <Predicate = (trunc_ln27 == 0)> <Delay = 0.00>
ST_4 : Operation 103 [1/1] (3.25ns)   --->   "store float %cnn_input_load, float* %conv_1_input_4_addr, align 4" [cnn/cnn.cpp:27]   --->   Operation 103 'store' <Predicate = (trunc_ln27 != 0 & trunc_ln27 != 1 & trunc_ln27 != 2 & trunc_ln27 != 3)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 140> <RAM>
ST_4 : Operation 104 [1/1] (0.00ns)   --->   "br label %5" [cnn/cnn.cpp:27]   --->   Operation 104 'br' <Predicate = (trunc_ln27 != 0 & trunc_ln27 != 1 & trunc_ln27 != 2 & trunc_ln27 != 3)> <Delay = 0.00>
ST_4 : Operation 105 [1/1] (1.73ns)   --->   "%add_ln28 = add i10 %ix_in_1, 1" [cnn/cnn.cpp:28]   --->   Operation 105 'add' 'add_ln28' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 106 [1/1] (0.00ns)   --->   "br label %3" [cnn/cnn.cpp:25]   --->   Operation 106 'br' <Predicate = true> <Delay = 0.00>

State 5 <SV = 2> <Delay = 0.00>
ST_5 : Operation 107 [1/2] (0.00ns)   --->   "call fastcc void @conv_1([168 x float]* %conv_1_input_0, [168 x float]* %conv_1_input_1, [168 x float]* %conv_1_input_2, [140 x float]* %conv_1_input_3, [140 x float]* %conv_1_input_4, [4056 x float]* @conv_1_out) nounwind" [cnn/cnn.cpp:33]   --->   Operation 107 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 6 <SV = 3> <Delay = 0.00>
ST_6 : Operation 108 [2/2] (0.00ns)   --->   "call fastcc void @max_pool_1([1014 x float]* @max_pool_1_out) nounwind" [cnn/cnn.cpp:38]   --->   Operation 108 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 7 <SV = 4> <Delay = 0.00>
ST_7 : Operation 109 [1/2] (0.00ns)   --->   "call fastcc void @max_pool_1([1014 x float]* @max_pool_1_out) nounwind" [cnn/cnn.cpp:38]   --->   Operation 109 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 8 <SV = 5> <Delay = 0.00>
ST_8 : Operation 110 [2/2] (0.00ns)   --->   "call fastcc void @conv_2([1936 x float]* @conv_2_out) nounwind" [cnn/cnn.cpp:43]   --->   Operation 110 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 9 <SV = 6> <Delay = 0.00>
ST_9 : Operation 111 [1/2] (0.00ns)   --->   "call fastcc void @conv_2([1936 x float]* @conv_2_out) nounwind" [cnn/cnn.cpp:43]   --->   Operation 111 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 10 <SV = 7> <Delay = 0.00>
ST_10 : Operation 112 [2/2] (0.00ns)   --->   "call fastcc void @max_pool_2([400 x float]* @max_pool_2_out) nounwind" [cnn/cnn.cpp:48]   --->   Operation 112 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 11 <SV = 8> <Delay = 0.00>
ST_11 : Operation 113 [1/2] (0.00ns)   --->   "call fastcc void @max_pool_2([400 x float]* @max_pool_2_out) nounwind" [cnn/cnn.cpp:48]   --->   Operation 113 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 12 <SV = 9> <Delay = 0.00>
ST_12 : Operation 114 [2/2] (0.00ns)   --->   "call fastcc void @flat([400 x float]* @flat_array) nounwind" [cnn/cnn.cpp:53]   --->   Operation 114 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 13 <SV = 10> <Delay = 1.76>
ST_13 : Operation 115 [1/2] (0.00ns)   --->   "call fastcc void @flat([400 x float]* @flat_array) nounwind" [cnn/cnn.cpp:53]   --->   Operation 115 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_13 : Operation 116 [1/1] (1.76ns)   --->   "br label %7" [cnn/dense_1.cpp:9->cnn/cnn.cpp:58]   --->   Operation 116 'br' <Predicate = true> <Delay = 1.76>

State 14 <SV = 11> <Delay = 1.82>
ST_14 : Operation 117 [1/1] (0.00ns)   --->   "%i_0_i = phi i6 [ 0, %meminst.preheader ], [ %i_1, %DENSE_LOOP_end ]"   --->   Operation 117 'phi' 'i_0_i' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 118 [1/1] (1.42ns)   --->   "%icmp_ln9 = icmp eq i6 %i_0_i, -14" [cnn/dense_1.cpp:9->cnn/cnn.cpp:58]   --->   Operation 118 'icmp' 'icmp_ln9' <Predicate = true> <Delay = 1.42> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 119 [1/1] (0.00ns)   --->   "%empty_44 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 50, i64 50, i64 50) nounwind"   --->   Operation 119 'speclooptripcount' 'empty_44' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 120 [1/1] (1.82ns)   --->   "%i_1 = add i6 %i_0_i, 1" [cnn/dense_1.cpp:9->cnn/cnn.cpp:58]   --->   Operation 120 'add' 'i_1' <Predicate = true> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 121 [1/1] (0.00ns)   --->   "br i1 %icmp_ln9, label %dense_1.exit.preheader, label %DENSE_LOOP_begin" [cnn/dense_1.cpp:9->cnn/cnn.cpp:58]   --->   Operation 121 'br' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 122 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([11 x i8]* @p_str19) nounwind" [cnn/dense_1.cpp:9->cnn/cnn.cpp:58]   --->   Operation 122 'specloopname' <Predicate = (!icmp_ln9)> <Delay = 0.00>
ST_14 : Operation 123 [1/1] (0.00ns)   --->   "%tmp_12_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([11 x i8]* @p_str19) nounwind" [cnn/dense_1.cpp:9->cnn/cnn.cpp:58]   --->   Operation 123 'specregionbegin' 'tmp_12_i' <Predicate = (!icmp_ln9)> <Delay = 0.00>
ST_14 : Operation 124 [1/1] (0.00ns)   --->   "%zext_ln14 = zext i6 %i_0_i to i64" [cnn/dense_1.cpp:14->cnn/cnn.cpp:58]   --->   Operation 124 'zext' 'zext_ln14' <Predicate = (!icmp_ln9)> <Delay = 0.00>
ST_14 : Operation 125 [1/1] (0.00ns)   --->   "%zext_ln13 = zext i6 %i_0_i to i15" [cnn/dense_1.cpp:13->cnn/cnn.cpp:58]   --->   Operation 125 'zext' 'zext_ln13' <Predicate = (!icmp_ln9)> <Delay = 0.00>
ST_14 : Operation 126 [1/1] (1.76ns)   --->   "br label %8" [cnn/dense_1.cpp:13->cnn/cnn.cpp:58]   --->   Operation 126 'br' <Predicate = (!icmp_ln9)> <Delay = 1.76>
ST_14 : Operation 127 [1/1] (1.76ns)   --->   "br label %dense_1.exit" [cnn/dense_2.cpp:9->cnn/cnn.cpp:63]   --->   Operation 127 'br' <Predicate = (icmp_ln9)> <Delay = 1.76>

State 15 <SV = 12> <Delay = 5.19>
ST_15 : Operation 128 [1/1] (0.00ns)   --->   "%sum_0_i = phi float [ 0.000000e+00, %DENSE_LOOP_begin ], [ %sum, %9 ]"   --->   Operation 128 'phi' 'sum_0_i' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 129 [1/1] (0.00ns)   --->   "%j_0_i = phi i9 [ 0, %DENSE_LOOP_begin ], [ %j, %9 ]"   --->   Operation 129 'phi' 'j_0_i' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 130 [1/1] (0.00ns)   --->   "%phi_mul4 = phi i15 [ 0, %DENSE_LOOP_begin ], [ %add_ln14_4, %9 ]" [cnn/dense_1.cpp:14->cnn/cnn.cpp:58]   --->   Operation 130 'phi' 'phi_mul4' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 131 [1/1] (1.66ns)   --->   "%icmp_ln13 = icmp eq i9 %j_0_i, -112" [cnn/dense_1.cpp:13->cnn/cnn.cpp:58]   --->   Operation 131 'icmp' 'icmp_ln13' <Predicate = true> <Delay = 1.66> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 132 [1/1] (0.00ns)   --->   "%empty_45 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 400, i64 400, i64 400) nounwind"   --->   Operation 132 'speclooptripcount' 'empty_45' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 133 [1/1] (1.82ns)   --->   "%j = add i9 %j_0_i, 1" [cnn/dense_1.cpp:13->cnn/cnn.cpp:58]   --->   Operation 133 'add' 'j' <Predicate = true> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 134 [1/1] (0.00ns)   --->   "br i1 %icmp_ln13, label %DENSE_LOOP_end, label %9" [cnn/dense_1.cpp:13->cnn/cnn.cpp:58]   --->   Operation 134 'br' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 135 [1/1] (0.00ns)   --->   "%zext_ln14_5 = zext i9 %j_0_i to i64" [cnn/dense_1.cpp:14->cnn/cnn.cpp:58]   --->   Operation 135 'zext' 'zext_ln14_5' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_15 : Operation 136 [1/1] (1.94ns)   --->   "%add_ln14_4 = add i15 %phi_mul4, 50" [cnn/dense_1.cpp:14->cnn/cnn.cpp:58]   --->   Operation 136 'add' 'add_ln14_4' <Predicate = (!icmp_ln13)> <Delay = 1.94> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 137 [1/1] (1.94ns)   --->   "%add_ln14 = add i15 %zext_ln13, %phi_mul4" [cnn/dense_1.cpp:14->cnn/cnn.cpp:58]   --->   Operation 137 'add' 'add_ln14' <Predicate = (!icmp_ln13)> <Delay = 1.94> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 138 [1/1] (0.00ns)   --->   "%zext_ln14_7 = zext i15 %add_ln14 to i64" [cnn/dense_1.cpp:14->cnn/cnn.cpp:58]   --->   Operation 138 'zext' 'zext_ln14_7' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_15 : Operation 139 [1/1] (0.00ns)   --->   "%dense_1_weights_addr = getelementptr [20000 x float]* @dense_1_weights, i64 0, i64 %zext_ln14_7" [cnn/dense_1.cpp:14->cnn/cnn.cpp:58]   --->   Operation 139 'getelementptr' 'dense_1_weights_addr' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_15 : Operation 140 [1/1] (0.00ns)   --->   "%flat_array_addr = getelementptr [400 x float]* @flat_array, i64 0, i64 %zext_ln14_5" [cnn/dense_1.cpp:14->cnn/cnn.cpp:58]   --->   Operation 140 'getelementptr' 'flat_array_addr' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_15 : Operation 141 [2/2] (3.25ns)   --->   "%flat_array_load = load float* %flat_array_addr, align 4" [cnn/dense_1.cpp:14->cnn/cnn.cpp:58]   --->   Operation 141 'load' 'flat_array_load' <Predicate = (!icmp_ln13)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 140> <RAM>
ST_15 : Operation 142 [2/2] (3.25ns)   --->   "%dense_1_weights_load = load float* %dense_1_weights_addr, align 4" [cnn/dense_1.cpp:14->cnn/cnn.cpp:58]   --->   Operation 142 'load' 'dense_1_weights_load' <Predicate = (!icmp_ln13)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 30> <ROM>
ST_15 : Operation 143 [1/1] (0.00ns)   --->   "%dense_1_bias_addr = getelementptr inbounds [50 x float]* @dense_1_bias, i64 0, i64 %zext_ln14" [cnn/dense_1.cpp:17->cnn/cnn.cpp:58]   --->   Operation 143 'getelementptr' 'dense_1_bias_addr' <Predicate = (icmp_ln13)> <Delay = 0.00>
ST_15 : Operation 144 [2/2] (3.25ns)   --->   "%dense_1_bias_load = load float* %dense_1_bias_addr, align 4" [cnn/dense_1.cpp:17->cnn/cnn.cpp:58]   --->   Operation 144 'load' 'dense_1_bias_load' <Predicate = (icmp_ln13)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 30> <ROM>

State 16 <SV = 13> <Delay = 15.6>
ST_16 : Operation 145 [1/2] (3.25ns)   --->   "%flat_array_load = load float* %flat_array_addr, align 4" [cnn/dense_1.cpp:14->cnn/cnn.cpp:58]   --->   Operation 145 'load' 'flat_array_load' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 140> <RAM>
ST_16 : Operation 146 [1/2] (3.25ns)   --->   "%dense_1_weights_load = load float* %dense_1_weights_addr, align 4" [cnn/dense_1.cpp:14->cnn/cnn.cpp:58]   --->   Operation 146 'load' 'dense_1_weights_load' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 30> <ROM>
ST_16 : Operation 147 [2/2] (12.3ns)   --->   "%tmp_i = fmul float %flat_array_load, %dense_1_weights_load" [cnn/dense_1.cpp:14->cnn/cnn.cpp:58]   --->   Operation 147 'fmul' 'tmp_i' <Predicate = true> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 17 <SV = 14> <Delay = 12.3>
ST_17 : Operation 148 [1/2] (12.3ns)   --->   "%tmp_i = fmul float %flat_array_load, %dense_1_weights_load" [cnn/dense_1.cpp:14->cnn/cnn.cpp:58]   --->   Operation 148 'fmul' 'tmp_i' <Predicate = true> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 18 <SV = 15> <Delay = 10.5>
ST_18 : Operation 149 [4/4] (10.5ns)   --->   "%sum = fadd float %sum_0_i, %tmp_i" [cnn/dense_1.cpp:14->cnn/cnn.cpp:58]   --->   Operation 149 'fadd' 'sum' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 19 <SV = 16> <Delay = 10.5>
ST_19 : Operation 150 [3/4] (10.5ns)   --->   "%sum = fadd float %sum_0_i, %tmp_i" [cnn/dense_1.cpp:14->cnn/cnn.cpp:58]   --->   Operation 150 'fadd' 'sum' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 20 <SV = 17> <Delay = 10.5>
ST_20 : Operation 151 [2/4] (10.5ns)   --->   "%sum = fadd float %sum_0_i, %tmp_i" [cnn/dense_1.cpp:14->cnn/cnn.cpp:58]   --->   Operation 151 'fadd' 'sum' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 21 <SV = 18> <Delay = 10.5>
ST_21 : Operation 152 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([10 x i8]* @p_str120) nounwind" [cnn/dense_1.cpp:13->cnn/cnn.cpp:58]   --->   Operation 152 'specloopname' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 153 [1/4] (10.5ns)   --->   "%sum = fadd float %sum_0_i, %tmp_i" [cnn/dense_1.cpp:14->cnn/cnn.cpp:58]   --->   Operation 153 'fadd' 'sum' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 154 [1/1] (0.00ns)   --->   "br label %8" [cnn/dense_1.cpp:13->cnn/cnn.cpp:58]   --->   Operation 154 'br' <Predicate = true> <Delay = 0.00>

State 22 <SV = 13> <Delay = 13.7>
ST_22 : Operation 155 [1/2] (3.25ns)   --->   "%dense_1_bias_load = load float* %dense_1_bias_addr, align 4" [cnn/dense_1.cpp:17->cnn/cnn.cpp:58]   --->   Operation 155 'load' 'dense_1_bias_load' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 30> <ROM>
ST_22 : Operation 156 [4/4] (10.5ns)   --->   "%tmp_i_46 = fadd float %sum_0_i, %dense_1_bias_load" [cnn/dense_1.cpp:17->cnn/cnn.cpp:58]   --->   Operation 156 'fadd' 'tmp_i_46' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 23 <SV = 14> <Delay = 10.5>
ST_23 : Operation 157 [3/4] (10.5ns)   --->   "%tmp_i_46 = fadd float %sum_0_i, %dense_1_bias_load" [cnn/dense_1.cpp:17->cnn/cnn.cpp:58]   --->   Operation 157 'fadd' 'tmp_i_46' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 24 <SV = 15> <Delay = 10.5>
ST_24 : Operation 158 [2/4] (10.5ns)   --->   "%tmp_i_46 = fadd float %sum_0_i, %dense_1_bias_load" [cnn/dense_1.cpp:17->cnn/cnn.cpp:58]   --->   Operation 158 'fadd' 'tmp_i_46' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 25 <SV = 16> <Delay = 15.9>
ST_25 : Operation 159 [1/4] (10.5ns)   --->   "%tmp_i_46 = fadd float %sum_0_i, %dense_1_bias_load" [cnn/dense_1.cpp:17->cnn/cnn.cpp:58]   --->   Operation 159 'fadd' 'tmp_i_46' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 160 [2/2] (5.43ns)   --->   "%tmp_s = fcmp olt float %tmp_i_46, 0.000000e+00" [cnn/dense_1.cpp:19->cnn/cnn.cpp:58]   --->   Operation 160 'fcmp' 'tmp_s' <Predicate = true> <Delay = 5.43> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 26 <SV = 17> <Delay = 9.66>
ST_26 : Operation 161 [1/1] (0.00ns)   --->   "%dense_1_out_addr = getelementptr [50 x float]* @dense_1_out, i64 0, i64 %zext_ln14" [cnn/dense_1.cpp:17->cnn/cnn.cpp:58]   --->   Operation 161 'getelementptr' 'dense_1_out_addr' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 162 [1/1] (0.00ns)   --->   "%bitcast_ln19 = bitcast float %tmp_i_46 to i32" [cnn/dense_1.cpp:19->cnn/cnn.cpp:58]   --->   Operation 162 'bitcast' 'bitcast_ln19' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 163 [1/1] (0.00ns)   --->   "%tmp = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln19, i32 23, i32 30)" [cnn/dense_1.cpp:19->cnn/cnn.cpp:58]   --->   Operation 163 'partselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 164 [1/1] (0.00ns)   --->   "%trunc_ln19 = trunc i32 %bitcast_ln19 to i23" [cnn/dense_1.cpp:19->cnn/cnn.cpp:58]   --->   Operation 164 'trunc' 'trunc_ln19' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 165 [1/1] (1.55ns)   --->   "%icmp_ln19 = icmp ne i8 %tmp, -1" [cnn/dense_1.cpp:19->cnn/cnn.cpp:58]   --->   Operation 165 'icmp' 'icmp_ln19' <Predicate = true> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 166 [1/1] (2.44ns)   --->   "%icmp_ln19_1 = icmp eq i23 %trunc_ln19, 0" [cnn/dense_1.cpp:19->cnn/cnn.cpp:58]   --->   Operation 166 'icmp' 'icmp_ln19_1' <Predicate = true> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 167 [1/1] (0.00ns) (grouped into LUT with out node select_ln19)   --->   "%or_ln19 = or i1 %icmp_ln19_1, %icmp_ln19" [cnn/dense_1.cpp:19->cnn/cnn.cpp:58]   --->   Operation 167 'or' 'or_ln19' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 168 [1/2] (5.43ns)   --->   "%tmp_s = fcmp olt float %tmp_i_46, 0.000000e+00" [cnn/dense_1.cpp:19->cnn/cnn.cpp:58]   --->   Operation 168 'fcmp' 'tmp_s' <Predicate = true> <Delay = 5.43> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 169 [1/1] (0.00ns) (grouped into LUT with out node select_ln19)   --->   "%and_ln19 = and i1 %or_ln19, %tmp_s" [cnn/dense_1.cpp:19->cnn/cnn.cpp:58]   --->   Operation 169 'and' 'and_ln19' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 170 [1/1] (0.97ns) (out node of the LUT)   --->   "%select_ln19 = select i1 %and_ln19, float 0.000000e+00, float %tmp_i_46" [cnn/dense_1.cpp:19->cnn/cnn.cpp:58]   --->   Operation 170 'select' 'select_ln19' <Predicate = true> <Delay = 0.97> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_26 : Operation 171 [1/1] (3.25ns)   --->   "store float %select_ln19, float* %dense_1_out_addr, align 4" [cnn/dense_1.cpp:17->cnn/cnn.cpp:58]   --->   Operation 171 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 140> <RAM>
ST_26 : Operation 172 [1/1] (0.00ns)   --->   "%empty_47 = call i32 (...)* @_ssdm_op_SpecRegionEnd([11 x i8]* @p_str19, i32 %tmp_12_i) nounwind" [cnn/dense_1.cpp:22->cnn/cnn.cpp:58]   --->   Operation 172 'specregionend' 'empty_47' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 173 [1/1] (0.00ns)   --->   "br label %7" [cnn/dense_1.cpp:9->cnn/cnn.cpp:58]   --->   Operation 173 'br' <Predicate = true> <Delay = 0.00>

State 27 <SV = 12> <Delay = 1.78>
ST_27 : Operation 174 [1/1] (0.00ns)   --->   "%i_0_i8 = phi i5 [ %i_2, %DENSE_LOOP_end1 ], [ 0, %dense_1.exit.preheader ]"   --->   Operation 174 'phi' 'i_0_i8' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 175 [1/1] (1.36ns)   --->   "%icmp_ln9_1 = icmp eq i5 %i_0_i8, -2" [cnn/dense_2.cpp:9->cnn/cnn.cpp:63]   --->   Operation 175 'icmp' 'icmp_ln9_1' <Predicate = true> <Delay = 1.36> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 176 [1/1] (0.00ns)   --->   "%empty_48 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 30, i64 30, i64 30) nounwind"   --->   Operation 176 'speclooptripcount' 'empty_48' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 177 [1/1] (1.78ns)   --->   "%i_2 = add i5 %i_0_i8, 1" [cnn/dense_2.cpp:9->cnn/cnn.cpp:63]   --->   Operation 177 'add' 'i_2' <Predicate = true> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 178 [1/1] (0.00ns)   --->   "br i1 %icmp_ln9_1, label %dense_2.exit, label %DENSE_LOOP_begin1" [cnn/dense_2.cpp:9->cnn/cnn.cpp:63]   --->   Operation 178 'br' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 179 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([11 x i8]* @p_str17) nounwind" [cnn/dense_2.cpp:9->cnn/cnn.cpp:63]   --->   Operation 179 'specloopname' <Predicate = (!icmp_ln9_1)> <Delay = 0.00>
ST_27 : Operation 180 [1/1] (0.00ns)   --->   "%tmp_11_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([11 x i8]* @p_str17) nounwind" [cnn/dense_2.cpp:9->cnn/cnn.cpp:63]   --->   Operation 180 'specregionbegin' 'tmp_11_i' <Predicate = (!icmp_ln9_1)> <Delay = 0.00>
ST_27 : Operation 181 [1/1] (0.00ns)   --->   "%zext_ln14_4 = zext i5 %i_0_i8 to i64" [cnn/dense_2.cpp:14->cnn/cnn.cpp:63]   --->   Operation 181 'zext' 'zext_ln14_4' <Predicate = (!icmp_ln9_1)> <Delay = 0.00>
ST_27 : Operation 182 [1/1] (0.00ns)   --->   "%zext_ln13_3 = zext i5 %i_0_i8 to i12" [cnn/dense_2.cpp:13->cnn/cnn.cpp:63]   --->   Operation 182 'zext' 'zext_ln13_3' <Predicate = (!icmp_ln9_1)> <Delay = 0.00>
ST_27 : Operation 183 [1/1] (1.76ns)   --->   "br label %10" [cnn/dense_2.cpp:13->cnn/cnn.cpp:63]   --->   Operation 183 'br' <Predicate = (!icmp_ln9_1)> <Delay = 1.76>
ST_27 : Operation 184 [2/2] (0.00ns)   --->   "call fastcc void @dense_out([10 x float]* %prediction) nounwind" [cnn/cnn.cpp:66]   --->   Operation 184 'call' <Predicate = (icmp_ln9_1)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 28 <SV = 13> <Delay = 7.04>
ST_28 : Operation 185 [1/1] (0.00ns)   --->   "%sum_0_i11 = phi float [ 0.000000e+00, %DENSE_LOOP_begin1 ], [ %sum_1, %11 ]"   --->   Operation 185 'phi' 'sum_0_i11' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 186 [1/1] (0.00ns)   --->   "%j_0_i12 = phi i6 [ 0, %DENSE_LOOP_begin1 ], [ %j_2, %11 ]"   --->   Operation 186 'phi' 'j_0_i12' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 187 [1/1] (1.42ns)   --->   "%icmp_ln13_1 = icmp eq i6 %j_0_i12, -14" [cnn/dense_2.cpp:13->cnn/cnn.cpp:63]   --->   Operation 187 'icmp' 'icmp_ln13_1' <Predicate = true> <Delay = 1.42> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 188 [1/1] (0.00ns)   --->   "%empty_49 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 50, i64 50, i64 50) nounwind"   --->   Operation 188 'speclooptripcount' 'empty_49' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 189 [1/1] (1.82ns)   --->   "%j_2 = add i6 %j_0_i12, 1" [cnn/dense_2.cpp:13->cnn/cnn.cpp:63]   --->   Operation 189 'add' 'j_2' <Predicate = true> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 190 [1/1] (0.00ns)   --->   "br i1 %icmp_ln13_1, label %DENSE_LOOP_end1, label %11" [cnn/dense_2.cpp:13->cnn/cnn.cpp:63]   --->   Operation 190 'br' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 191 [1/1] (0.00ns)   --->   "%zext_ln14_6 = zext i6 %j_0_i12 to i64" [cnn/dense_2.cpp:14->cnn/cnn.cpp:63]   --->   Operation 191 'zext' 'zext_ln14_6' <Predicate = (!icmp_ln13_1)> <Delay = 0.00>
ST_28 : Operation 192 [1/1] (0.00ns)   --->   "%tmp_9 = call i11 @_ssdm_op_BitConcatenate.i11.i6.i5(i6 %j_0_i12, i5 0)" [cnn/dense_2.cpp:14->cnn/cnn.cpp:63]   --->   Operation 192 'bitconcatenate' 'tmp_9' <Predicate = (!icmp_ln13_1)> <Delay = 0.00>
ST_28 : Operation 193 [1/1] (0.00ns)   --->   "%zext_ln14_8 = zext i11 %tmp_9 to i12" [cnn/dense_2.cpp:14->cnn/cnn.cpp:63]   --->   Operation 193 'zext' 'zext_ln14_8' <Predicate = (!icmp_ln13_1)> <Delay = 0.00>
ST_28 : Operation 194 [1/1] (0.00ns)   --->   "%tmp_10 = call i7 @_ssdm_op_BitConcatenate.i7.i6.i1(i6 %j_0_i12, i1 false)" [cnn/dense_2.cpp:14->cnn/cnn.cpp:63]   --->   Operation 194 'bitconcatenate' 'tmp_10' <Predicate = (!icmp_ln13_1)> <Delay = 0.00>
ST_28 : Operation 195 [1/1] (0.00ns)   --->   "%zext_ln14_9 = zext i7 %tmp_10 to i12" [cnn/dense_2.cpp:14->cnn/cnn.cpp:63]   --->   Operation 195 'zext' 'zext_ln14_9' <Predicate = (!icmp_ln13_1)> <Delay = 0.00>
ST_28 : Operation 196 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln14 = sub i12 %zext_ln14_8, %zext_ln14_9" [cnn/dense_2.cpp:14->cnn/cnn.cpp:63]   --->   Operation 196 'sub' 'sub_ln14' <Predicate = (!icmp_ln13_1)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.89> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_28 : Operation 197 [1/1] (3.78ns) (root node of TernaryAdder)   --->   "%add_ln14_3 = add i12 %sub_ln14, %zext_ln13_3" [cnn/dense_2.cpp:14->cnn/cnn.cpp:63]   --->   Operation 197 'add' 'add_ln14_3' <Predicate = (!icmp_ln13_1)> <Delay = 3.78> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.89> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_28 : Operation 198 [1/1] (0.00ns)   --->   "%sext_ln14 = sext i12 %add_ln14_3 to i64" [cnn/dense_2.cpp:14->cnn/cnn.cpp:63]   --->   Operation 198 'sext' 'sext_ln14' <Predicate = (!icmp_ln13_1)> <Delay = 0.00>
ST_28 : Operation 199 [1/1] (0.00ns)   --->   "%dense_2_weights_addr = getelementptr [1500 x float]* @dense_2_weights, i64 0, i64 %sext_ln14" [cnn/dense_2.cpp:14->cnn/cnn.cpp:63]   --->   Operation 199 'getelementptr' 'dense_2_weights_addr' <Predicate = (!icmp_ln13_1)> <Delay = 0.00>
ST_28 : Operation 200 [1/1] (0.00ns)   --->   "%dense_1_out_addr_1 = getelementptr [50 x float]* @dense_1_out, i64 0, i64 %zext_ln14_6" [cnn/dense_2.cpp:14->cnn/cnn.cpp:63]   --->   Operation 200 'getelementptr' 'dense_1_out_addr_1' <Predicate = (!icmp_ln13_1)> <Delay = 0.00>
ST_28 : Operation 201 [2/2] (3.25ns)   --->   "%dense_1_out_load = load float* %dense_1_out_addr_1, align 4" [cnn/dense_2.cpp:14->cnn/cnn.cpp:63]   --->   Operation 201 'load' 'dense_1_out_load' <Predicate = (!icmp_ln13_1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 140> <RAM>
ST_28 : Operation 202 [2/2] (3.25ns)   --->   "%dense_2_weights_load = load float* %dense_2_weights_addr, align 4" [cnn/dense_2.cpp:14->cnn/cnn.cpp:63]   --->   Operation 202 'load' 'dense_2_weights_load' <Predicate = (!icmp_ln13_1)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 30> <ROM>
ST_28 : Operation 203 [1/1] (0.00ns)   --->   "%dense_2_bias_addr = getelementptr inbounds [30 x float]* @dense_2_bias, i64 0, i64 %zext_ln14_4" [cnn/dense_2.cpp:17->cnn/cnn.cpp:63]   --->   Operation 203 'getelementptr' 'dense_2_bias_addr' <Predicate = (icmp_ln13_1)> <Delay = 0.00>
ST_28 : Operation 204 [2/2] (3.25ns)   --->   "%dense_2_bias_load = load float* %dense_2_bias_addr, align 4" [cnn/dense_2.cpp:17->cnn/cnn.cpp:63]   --->   Operation 204 'load' 'dense_2_bias_load' <Predicate = (icmp_ln13_1)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 30> <ROM>

State 29 <SV = 14> <Delay = 15.6>
ST_29 : Operation 205 [1/2] (3.25ns)   --->   "%dense_1_out_load = load float* %dense_1_out_addr_1, align 4" [cnn/dense_2.cpp:14->cnn/cnn.cpp:63]   --->   Operation 205 'load' 'dense_1_out_load' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 140> <RAM>
ST_29 : Operation 206 [1/2] (3.25ns)   --->   "%dense_2_weights_load = load float* %dense_2_weights_addr, align 4" [cnn/dense_2.cpp:14->cnn/cnn.cpp:63]   --->   Operation 206 'load' 'dense_2_weights_load' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 30> <ROM>
ST_29 : Operation 207 [2/2] (12.3ns)   --->   "%tmp_7_i = fmul float %dense_1_out_load, %dense_2_weights_load" [cnn/dense_2.cpp:14->cnn/cnn.cpp:63]   --->   Operation 207 'fmul' 'tmp_7_i' <Predicate = true> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 30 <SV = 15> <Delay = 12.3>
ST_30 : Operation 208 [1/2] (12.3ns)   --->   "%tmp_7_i = fmul float %dense_1_out_load, %dense_2_weights_load" [cnn/dense_2.cpp:14->cnn/cnn.cpp:63]   --->   Operation 208 'fmul' 'tmp_7_i' <Predicate = true> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 31 <SV = 16> <Delay = 10.5>
ST_31 : Operation 209 [4/4] (10.5ns)   --->   "%sum_1 = fadd float %sum_0_i11, %tmp_7_i" [cnn/dense_2.cpp:14->cnn/cnn.cpp:63]   --->   Operation 209 'fadd' 'sum_1' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 32 <SV = 17> <Delay = 10.5>
ST_32 : Operation 210 [3/4] (10.5ns)   --->   "%sum_1 = fadd float %sum_0_i11, %tmp_7_i" [cnn/dense_2.cpp:14->cnn/cnn.cpp:63]   --->   Operation 210 'fadd' 'sum_1' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 33 <SV = 18> <Delay = 10.5>
ST_33 : Operation 211 [2/4] (10.5ns)   --->   "%sum_1 = fadd float %sum_0_i11, %tmp_7_i" [cnn/dense_2.cpp:14->cnn/cnn.cpp:63]   --->   Operation 211 'fadd' 'sum_1' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 34 <SV = 19> <Delay = 10.5>
ST_34 : Operation 212 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([10 x i8]* @p_str118) nounwind" [cnn/dense_2.cpp:13->cnn/cnn.cpp:63]   --->   Operation 212 'specloopname' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 213 [1/4] (10.5ns)   --->   "%sum_1 = fadd float %sum_0_i11, %tmp_7_i" [cnn/dense_2.cpp:14->cnn/cnn.cpp:63]   --->   Operation 213 'fadd' 'sum_1' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 214 [1/1] (0.00ns)   --->   "br label %10" [cnn/dense_2.cpp:13->cnn/cnn.cpp:63]   --->   Operation 214 'br' <Predicate = true> <Delay = 0.00>

State 35 <SV = 14> <Delay = 13.7>
ST_35 : Operation 215 [1/2] (3.25ns)   --->   "%dense_2_bias_load = load float* %dense_2_bias_addr, align 4" [cnn/dense_2.cpp:17->cnn/cnn.cpp:63]   --->   Operation 215 'load' 'dense_2_bias_load' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 30> <ROM>
ST_35 : Operation 216 [4/4] (10.5ns)   --->   "%tmp_i1 = fadd float %sum_0_i11, %dense_2_bias_load" [cnn/dense_2.cpp:17->cnn/cnn.cpp:63]   --->   Operation 216 'fadd' 'tmp_i1' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 36 <SV = 15> <Delay = 10.5>
ST_36 : Operation 217 [3/4] (10.5ns)   --->   "%tmp_i1 = fadd float %sum_0_i11, %dense_2_bias_load" [cnn/dense_2.cpp:17->cnn/cnn.cpp:63]   --->   Operation 217 'fadd' 'tmp_i1' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 37 <SV = 16> <Delay = 10.5>
ST_37 : Operation 218 [2/4] (10.5ns)   --->   "%tmp_i1 = fadd float %sum_0_i11, %dense_2_bias_load" [cnn/dense_2.cpp:17->cnn/cnn.cpp:63]   --->   Operation 218 'fadd' 'tmp_i1' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 38 <SV = 17> <Delay = 15.9>
ST_38 : Operation 219 [1/4] (10.5ns)   --->   "%tmp_i1 = fadd float %sum_0_i11, %dense_2_bias_load" [cnn/dense_2.cpp:17->cnn/cnn.cpp:63]   --->   Operation 219 'fadd' 'tmp_i1' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 220 [2/2] (5.43ns)   --->   "%tmp_8 = fcmp olt float %tmp_i1, 0.000000e+00" [cnn/dense_2.cpp:19->cnn/cnn.cpp:63]   --->   Operation 220 'fcmp' 'tmp_8' <Predicate = true> <Delay = 5.43> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 39 <SV = 18> <Delay = 8.73>
ST_39 : Operation 221 [1/1] (0.00ns)   --->   "%dense_2_out_addr = getelementptr [30 x float]* @dense_2_out, i64 0, i64 %zext_ln14_4" [cnn/dense_2.cpp:17->cnn/cnn.cpp:63]   --->   Operation 221 'getelementptr' 'dense_2_out_addr' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 222 [1/1] (0.00ns)   --->   "%bitcast_ln19_1 = bitcast float %tmp_i1 to i32" [cnn/dense_2.cpp:19->cnn/cnn.cpp:63]   --->   Operation 222 'bitcast' 'bitcast_ln19_1' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 223 [1/1] (0.00ns)   --->   "%tmp_7 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln19_1, i32 23, i32 30)" [cnn/dense_2.cpp:19->cnn/cnn.cpp:63]   --->   Operation 223 'partselect' 'tmp_7' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 224 [1/1] (0.00ns)   --->   "%trunc_ln19_1 = trunc i32 %bitcast_ln19_1 to i23" [cnn/dense_2.cpp:19->cnn/cnn.cpp:63]   --->   Operation 224 'trunc' 'trunc_ln19_1' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 225 [1/1] (1.55ns)   --->   "%icmp_ln19_2 = icmp ne i8 %tmp_7, -1" [cnn/dense_2.cpp:19->cnn/cnn.cpp:63]   --->   Operation 225 'icmp' 'icmp_ln19_2' <Predicate = true> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 226 [1/1] (2.44ns)   --->   "%icmp_ln19_3 = icmp eq i23 %trunc_ln19_1, 0" [cnn/dense_2.cpp:19->cnn/cnn.cpp:63]   --->   Operation 226 'icmp' 'icmp_ln19_3' <Predicate = true> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 227 [1/1] (0.00ns) (grouped into LUT with out node select_ln19_1)   --->   "%or_ln19_1 = or i1 %icmp_ln19_3, %icmp_ln19_2" [cnn/dense_2.cpp:19->cnn/cnn.cpp:63]   --->   Operation 227 'or' 'or_ln19_1' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 228 [1/2] (5.43ns)   --->   "%tmp_8 = fcmp olt float %tmp_i1, 0.000000e+00" [cnn/dense_2.cpp:19->cnn/cnn.cpp:63]   --->   Operation 228 'fcmp' 'tmp_8' <Predicate = true> <Delay = 5.43> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 229 [1/1] (0.00ns) (grouped into LUT with out node select_ln19_1)   --->   "%and_ln19_1 = and i1 %or_ln19_1, %tmp_8" [cnn/dense_2.cpp:19->cnn/cnn.cpp:63]   --->   Operation 229 'and' 'and_ln19_1' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 230 [1/1] (0.97ns) (out node of the LUT)   --->   "%select_ln19_1 = select i1 %and_ln19_1, float 0.000000e+00, float %tmp_i1" [cnn/dense_2.cpp:19->cnn/cnn.cpp:63]   --->   Operation 230 'select' 'select_ln19_1' <Predicate = true> <Delay = 0.97> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_39 : Operation 231 [1/1] (2.32ns)   --->   "store float %select_ln19_1, float* %dense_2_out_addr, align 4" [cnn/dense_2.cpp:17->cnn/cnn.cpp:63]   --->   Operation 231 'store' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 140> <RAM>
ST_39 : Operation 232 [1/1] (0.00ns)   --->   "%empty_50 = call i32 (...)* @_ssdm_op_SpecRegionEnd([11 x i8]* @p_str17, i32 %tmp_11_i) nounwind" [cnn/dense_2.cpp:22->cnn/cnn.cpp:63]   --->   Operation 232 'specregionend' 'empty_50' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 233 [1/1] (0.00ns)   --->   "br label %dense_1.exit" [cnn/dense_2.cpp:9->cnn/cnn.cpp:63]   --->   Operation 233 'br' <Predicate = true> <Delay = 0.00>

State 40 <SV = 13> <Delay = 0.00>
ST_40 : Operation 234 [1/2] (0.00ns)   --->   "call fastcc void @dense_out([10 x float]* %prediction) nounwind" [cnn/cnn.cpp:66]   --->   Operation 234 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_40 : Operation 235 [1/1] (0.00ns)   --->   "ret void" [cnn/cnn.cpp:67]   --->   Operation 235 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ cnn_input]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=bram:ce=0
Port [ prediction]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=bram:ce=0
Port [ conv_1_weights_0_1]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ conv_1_weights_0_2]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ conv_1_weights_1_0]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ conv_1_weights_1_1]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ conv_1_weights_1_2]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ conv_1_weights_2_0]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ conv_1_weights_2_1]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ conv_1_weights_2_2]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ conv_1_bias]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ conv_1_weights_0_0]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ conv_1_out]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ max_pool_1_out]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ conv_2_weights]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ conv_2_bias]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ conv_2_out]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ max_pool_2_out]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ flat_array]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ dense_1_weights]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ dense_1_bias]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ dense_1_out]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ dense_2_weights]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ dense_2_bias]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ dense_2_out]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ dense_out_weights]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ dense_out_bias]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
specbitsmap_ln0      (specbitsmap      ) [ 00000000000000000000000000000000000000000]
specbitsmap_ln0      (specbitsmap      ) [ 00000000000000000000000000000000000000000]
spectopmodule_ln0    (spectopmodule    ) [ 00000000000000000000000000000000000000000]
conv_1_input_0       (alloca           ) [ 00111100000000000000000000000000000000000]
conv_1_input_1       (alloca           ) [ 00111100000000000000000000000000000000000]
conv_1_input_2       (alloca           ) [ 00111100000000000000000000000000000000000]
conv_1_input_3       (alloca           ) [ 00111100000000000000000000000000000000000]
conv_1_input_4       (alloca           ) [ 00111100000000000000000000000000000000000]
specinterface_ln18   (specinterface    ) [ 00000000000000000000000000000000000000000]
specinterface_ln18   (specinterface    ) [ 00000000000000000000000000000000000000000]
specinterface_ln18   (specinterface    ) [ 00000000000000000000000000000000000000000]
br_ln23              (br               ) [ 01111000000000000000000000000000000000000]
ix_in_0              (phi              ) [ 00111000000000000000000000000000000000000]
i_0                  (phi              ) [ 00100000000000000000000000000000000000000]
phi_mul              (phi              ) [ 00100000000000000000000000000000000000000]
phi_urem             (phi              ) [ 00111000000000000000000000000000000000000]
add_ln23             (add              ) [ 01111000000000000000000000000000000000000]
icmp_ln23            (icmp             ) [ 00111000000000000000000000000000000000000]
empty                (speclooptripcount) [ 00000000000000000000000000000000000000000]
i                    (add              ) [ 01111000000000000000000000000000000000000]
br_ln23              (br               ) [ 00000000000000000000000000000000000000000]
ix_in                (add              ) [ 01111000000000000000000000000000000000000]
trunc_ln27           (trunc            ) [ 00011000000000000000000000000000000000000]
tmp_20               (partselect       ) [ 00000000000000000000000000000000000000000]
tmp_21               (bitconcatenate   ) [ 00000000000000000000000000000000000000000]
zext_ln27_1          (zext             ) [ 00000000000000000000000000000000000000000]
tmp_22               (bitconcatenate   ) [ 00000000000000000000000000000000000000000]
zext_ln27_2          (zext             ) [ 00000000000000000000000000000000000000000]
sub_ln27             (sub              ) [ 00011000000000000000000000000000000000000]
br_ln25              (br               ) [ 00111000000000000000000000000000000000000]
ix_in_1              (phi              ) [ 00011000000000000000000000000000000000000]
j_0                  (phi              ) [ 00010000000000000000000000000000000000000]
icmp_ln25            (icmp             ) [ 00111000000000000000000000000000000000000]
empty_43             (speclooptripcount) [ 00000000000000000000000000000000000000000]
j_1                  (add              ) [ 00111000000000000000000000000000000000000]
br_ln25              (br               ) [ 00000000000000000000000000000000000000000]
zext_ln27            (zext             ) [ 00000000000000000000000000000000000000000]
cnn_input_addr       (getelementptr    ) [ 00001000000000000000000000000000000000000]
zext_ln27_3          (zext             ) [ 00000000000000000000000000000000000000000]
add_ln27             (add              ) [ 00001000000000000000000000000000000000000]
add_ln23_17          (add              ) [ 00000000000000000000000000000000000000000]
icmp_ln23_1          (icmp             ) [ 00000000000000000000000000000000000000000]
select_ln23          (select           ) [ 01111000000000000000000000000000000000000]
br_ln23              (br               ) [ 01111000000000000000000000000000000000000]
cnn_input_load       (load             ) [ 00000000000000000000000000000000000000000]
sext_ln27            (sext             ) [ 00000000000000000000000000000000000000000]
conv_1_input_0_addr  (getelementptr    ) [ 00000000000000000000000000000000000000000]
conv_1_input_1_addr  (getelementptr    ) [ 00000000000000000000000000000000000000000]
conv_1_input_2_addr  (getelementptr    ) [ 00000000000000000000000000000000000000000]
conv_1_input_3_addr  (getelementptr    ) [ 00000000000000000000000000000000000000000]
conv_1_input_4_addr  (getelementptr    ) [ 00000000000000000000000000000000000000000]
switch_ln27          (switch           ) [ 00000000000000000000000000000000000000000]
store_ln27           (store            ) [ 00000000000000000000000000000000000000000]
br_ln27              (br               ) [ 00000000000000000000000000000000000000000]
store_ln27           (store            ) [ 00000000000000000000000000000000000000000]
br_ln27              (br               ) [ 00000000000000000000000000000000000000000]
store_ln27           (store            ) [ 00000000000000000000000000000000000000000]
br_ln27              (br               ) [ 00000000000000000000000000000000000000000]
store_ln27           (store            ) [ 00000000000000000000000000000000000000000]
br_ln27              (br               ) [ 00000000000000000000000000000000000000000]
store_ln27           (store            ) [ 00000000000000000000000000000000000000000]
br_ln27              (br               ) [ 00000000000000000000000000000000000000000]
add_ln28             (add              ) [ 00111000000000000000000000000000000000000]
br_ln25              (br               ) [ 00111000000000000000000000000000000000000]
call_ln33            (call             ) [ 00000000000000000000000000000000000000000]
call_ln38            (call             ) [ 00000000000000000000000000000000000000000]
call_ln43            (call             ) [ 00000000000000000000000000000000000000000]
call_ln48            (call             ) [ 00000000000000000000000000000000000000000]
call_ln53            (call             ) [ 00000000000000000000000000000000000000000]
br_ln9               (br               ) [ 00000000000001111111111111100000000000000]
i_0_i                (phi              ) [ 00000000000000100000000000000000000000000]
icmp_ln9             (icmp             ) [ 00000000000000111111111111100000000000000]
empty_44             (speclooptripcount) [ 00000000000000000000000000000000000000000]
i_1                  (add              ) [ 00000000000001111111111111100000000000000]
br_ln9               (br               ) [ 00000000000000000000000000000000000000000]
specloopname_ln9     (specloopname     ) [ 00000000000000000000000000000000000000000]
tmp_12_i             (specregionbegin  ) [ 00000000000000011111111111100000000000000]
zext_ln14            (zext             ) [ 00000000000000011111111111100000000000000]
zext_ln13            (zext             ) [ 00000000000000011111110000000000000000000]
br_ln13              (br               ) [ 00000000000000111111111111100000000000000]
br_ln9               (br               ) [ 00000000000000111111111111111111111111110]
sum_0_i              (phi              ) [ 00000000000000011111111111000000000000000]
j_0_i                (phi              ) [ 00000000000000010000000000000000000000000]
phi_mul4             (phi              ) [ 00000000000000010000000000000000000000000]
icmp_ln13            (icmp             ) [ 00000000000000111111111111100000000000000]
empty_45             (speclooptripcount) [ 00000000000000000000000000000000000000000]
j                    (add              ) [ 00000000000000111111111111100000000000000]
br_ln13              (br               ) [ 00000000000000000000000000000000000000000]
zext_ln14_5          (zext             ) [ 00000000000000000000000000000000000000000]
add_ln14_4           (add              ) [ 00000000000000111111111111100000000000000]
add_ln14             (add              ) [ 00000000000000000000000000000000000000000]
zext_ln14_7          (zext             ) [ 00000000000000000000000000000000000000000]
dense_1_weights_addr (getelementptr    ) [ 00000000000000001000000000000000000000000]
flat_array_addr      (getelementptr    ) [ 00000000000000001000000000000000000000000]
dense_1_bias_addr    (getelementptr    ) [ 00000000000000000000001000000000000000000]
flat_array_load      (load             ) [ 00000000000000000100000000000000000000000]
dense_1_weights_load (load             ) [ 00000000000000000100000000000000000000000]
tmp_i                (fmul             ) [ 00000000000000000011110000000000000000000]
specloopname_ln13    (specloopname     ) [ 00000000000000000000000000000000000000000]
sum                  (fadd             ) [ 00000000000000111111111111100000000000000]
br_ln13              (br               ) [ 00000000000000111111111111100000000000000]
dense_1_bias_load    (load             ) [ 00000000000000000000000111000000000000000]
tmp_i_46             (fadd             ) [ 00000000000000000000000000100000000000000]
dense_1_out_addr     (getelementptr    ) [ 00000000000000000000000000000000000000000]
bitcast_ln19         (bitcast          ) [ 00000000000000000000000000000000000000000]
tmp                  (partselect       ) [ 00000000000000000000000000000000000000000]
trunc_ln19           (trunc            ) [ 00000000000000000000000000000000000000000]
icmp_ln19            (icmp             ) [ 00000000000000000000000000000000000000000]
icmp_ln19_1          (icmp             ) [ 00000000000000000000000000000000000000000]
or_ln19              (or               ) [ 00000000000000000000000000000000000000000]
tmp_s                (fcmp             ) [ 00000000000000000000000000000000000000000]
and_ln19             (and              ) [ 00000000000000000000000000000000000000000]
select_ln19          (select           ) [ 00000000000000000000000000000000000000000]
store_ln17           (store            ) [ 00000000000000000000000000000000000000000]
empty_47             (specregionend    ) [ 00000000000000000000000000000000000000000]
br_ln9               (br               ) [ 00000000000001111111111111100000000000000]
i_0_i8               (phi              ) [ 00000000000000000000000000010000000000000]
icmp_ln9_1           (icmp             ) [ 00000000000000000000000000011111111111110]
empty_48             (speclooptripcount) [ 00000000000000000000000000000000000000000]
i_2                  (add              ) [ 00000000000000100000000000011111111111110]
br_ln9               (br               ) [ 00000000000000000000000000000000000000000]
specloopname_ln9     (specloopname     ) [ 00000000000000000000000000000000000000000]
tmp_11_i             (specregionbegin  ) [ 00000000000000000000000000001111111111110]
zext_ln14_4          (zext             ) [ 00000000000000000000000000001111111111110]
zext_ln13_3          (zext             ) [ 00000000000000000000000000001111111000000]
br_ln13              (br               ) [ 00000000000000000000000000011111111111110]
sum_0_i11            (phi              ) [ 00000000000000000000000000001111111111100]
j_0_i12              (phi              ) [ 00000000000000000000000000001000000000000]
icmp_ln13_1          (icmp             ) [ 00000000000000000000000000011111111111110]
empty_49             (speclooptripcount) [ 00000000000000000000000000000000000000000]
j_2                  (add              ) [ 00000000000000000000000000011111111111110]
br_ln13              (br               ) [ 00000000000000000000000000000000000000000]
zext_ln14_6          (zext             ) [ 00000000000000000000000000000000000000000]
tmp_9                (bitconcatenate   ) [ 00000000000000000000000000000000000000000]
zext_ln14_8          (zext             ) [ 00000000000000000000000000000000000000000]
tmp_10               (bitconcatenate   ) [ 00000000000000000000000000000000000000000]
zext_ln14_9          (zext             ) [ 00000000000000000000000000000000000000000]
sub_ln14             (sub              ) [ 00000000000000000000000000000000000000000]
add_ln14_3           (add              ) [ 00000000000000000000000000000000000000000]
sext_ln14            (sext             ) [ 00000000000000000000000000000000000000000]
dense_2_weights_addr (getelementptr    ) [ 00000000000000000000000000000100000000000]
dense_1_out_addr_1   (getelementptr    ) [ 00000000000000000000000000000100000000000]
dense_2_bias_addr    (getelementptr    ) [ 00000000000000000000000000000000000100000]
dense_1_out_load     (load             ) [ 00000000000000000000000000000010000000000]
dense_2_weights_load (load             ) [ 00000000000000000000000000000010000000000]
tmp_7_i              (fmul             ) [ 00000000000000000000000000000001111000000]
specloopname_ln13    (specloopname     ) [ 00000000000000000000000000000000000000000]
sum_1                (fadd             ) [ 00000000000000000000000000011111111111110]
br_ln13              (br               ) [ 00000000000000000000000000011111111111110]
dense_2_bias_load    (load             ) [ 00000000000000000000000000000000000011100]
tmp_i1               (fadd             ) [ 00000000000000000000000000000000000000010]
dense_2_out_addr     (getelementptr    ) [ 00000000000000000000000000000000000000000]
bitcast_ln19_1       (bitcast          ) [ 00000000000000000000000000000000000000000]
tmp_7                (partselect       ) [ 00000000000000000000000000000000000000000]
trunc_ln19_1         (trunc            ) [ 00000000000000000000000000000000000000000]
icmp_ln19_2          (icmp             ) [ 00000000000000000000000000000000000000000]
icmp_ln19_3          (icmp             ) [ 00000000000000000000000000000000000000000]
or_ln19_1            (or               ) [ 00000000000000000000000000000000000000000]
tmp_8                (fcmp             ) [ 00000000000000000000000000000000000000000]
and_ln19_1           (and              ) [ 00000000000000000000000000000000000000000]
select_ln19_1        (select           ) [ 00000000000000000000000000000000000000000]
store_ln17           (store            ) [ 00000000000000000000000000000000000000000]
empty_50             (specregionend    ) [ 00000000000000000000000000000000000000000]
br_ln9               (br               ) [ 00000000000000100000000000011111111111110]
call_ln66            (call             ) [ 00000000000000000000000000000000000000000]
ret_ln67             (ret              ) [ 00000000000000000000000000000000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="cnn_input">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="cnn_input"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="prediction">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="prediction"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="conv_1_weights_0_1">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv_1_weights_0_1"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="conv_1_weights_0_2">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv_1_weights_0_2"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="conv_1_weights_1_0">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv_1_weights_1_0"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="conv_1_weights_1_1">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv_1_weights_1_1"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="conv_1_weights_1_2">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv_1_weights_1_2"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="conv_1_weights_2_0">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv_1_weights_2_0"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="conv_1_weights_2_1">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv_1_weights_2_1"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="conv_1_weights_2_2">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv_1_weights_2_2"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="conv_1_bias">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv_1_bias"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="conv_1_weights_0_0">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv_1_weights_0_0"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="24" class="1000" name="conv_1_out">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv_1_out"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="26" class="1000" name="max_pool_1_out">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="max_pool_1_out"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="28" class="1000" name="conv_2_weights">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv_2_weights"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="30" class="1000" name="conv_2_bias">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv_2_bias"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="32" class="1000" name="conv_2_out">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv_2_out"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="34" class="1000" name="max_pool_2_out">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="max_pool_2_out"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="36" class="1000" name="flat_array">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="flat_array"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="38" class="1000" name="dense_1_weights">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dense_1_weights"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="40" class="1000" name="dense_1_bias">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dense_1_bias"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="42" class="1000" name="dense_1_out">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dense_1_out"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="44" class="1000" name="dense_2_weights">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dense_2_weights"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="46" class="1000" name="dense_2_bias">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dense_2_bias"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="48" class="1000" name="dense_2_out">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dense_2_out"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="50" class="1000" name="dense_out_weights">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dense_out_weights"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="52" class="1000" name="dense_out_bias">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dense_out_bias"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="cnn_str"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str34"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str135"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str236"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str337"/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i3.i11.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i8.i3.i5"/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i5.i3.i2"/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv_1"/></StgValue>
</bind>
</comp>

<comp id="106" class="1001" name="const_106">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="108" class="1001" name="const_108">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="110" class="1001" name="const_110">
<pin_list>
<pin id="111" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="112" class="1001" name="const_112">
<pin_list>
<pin id="113" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="114" class="1001" name="const_114">
<pin_list>
<pin id="115" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="116" class="1001" name="const_116">
<pin_list>
<pin id="117" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="118" class="1001" name="const_118">
<pin_list>
<pin id="119" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="120" class="1001" name="const_120">
<pin_list>
<pin id="121" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="max_pool_1"/></StgValue>
</bind>
</comp>

<comp id="122" class="1001" name="const_122">
<pin_list>
<pin id="123" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv_2"/></StgValue>
</bind>
</comp>

<comp id="124" class="1001" name="const_124">
<pin_list>
<pin id="125" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="max_pool_2"/></StgValue>
</bind>
</comp>

<comp id="126" class="1001" name="const_126">
<pin_list>
<pin id="127" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="flat"/></StgValue>
</bind>
</comp>

<comp id="128" class="1001" name="const_128">
<pin_list>
<pin id="129" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="130" class="1001" name="const_130">
<pin_list>
<pin id="131" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="132" class="1001" name="const_132">
<pin_list>
<pin id="133" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="134" class="1001" name="const_134">
<pin_list>
<pin id="135" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="136" class="1001" name="const_136">
<pin_list>
<pin id="137" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="138" class="1001" name="const_138">
<pin_list>
<pin id="139" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str19"/></StgValue>
</bind>
</comp>

<comp id="140" class="1001" name="const_140">
<pin_list>
<pin id="141" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionBegin"/></StgValue>
</bind>
</comp>

<comp id="142" class="1001" name="const_142">
<pin_list>
<pin id="143" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="144" class="1001" name="const_144">
<pin_list>
<pin id="145" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="146" class="1001" name="const_146">
<pin_list>
<pin id="147" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="148" class="1001" name="const_148">
<pin_list>
<pin id="149" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="150" class="1001" name="const_150">
<pin_list>
<pin id="151" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="152" class="1001" name="const_152">
<pin_list>
<pin id="153" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="154" class="1001" name="const_154">
<pin_list>
<pin id="155" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="156" class="1001" name="const_156">
<pin_list>
<pin id="157" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str120"/></StgValue>
</bind>
</comp>

<comp id="158" class="1001" name="const_158">
<pin_list>
<pin id="159" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i8.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="160" class="1001" name="const_160">
<pin_list>
<pin id="161" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="162" class="1001" name="const_162">
<pin_list>
<pin id="163" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="164" class="1001" name="const_164">
<pin_list>
<pin id="165" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="166" class="1001" name="const_166">
<pin_list>
<pin id="167" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="168" class="1001" name="const_168">
<pin_list>
<pin id="169" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionEnd"/></StgValue>
</bind>
</comp>

<comp id="170" class="1001" name="const_170">
<pin_list>
<pin id="171" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="172" class="1001" name="const_172">
<pin_list>
<pin id="173" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="174" class="1001" name="const_174">
<pin_list>
<pin id="175" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str17"/></StgValue>
</bind>
</comp>

<comp id="176" class="1001" name="const_176">
<pin_list>
<pin id="177" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dense_out"/></StgValue>
</bind>
</comp>

<comp id="178" class="1001" name="const_178">
<pin_list>
<pin id="179" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i11.i6.i5"/></StgValue>
</bind>
</comp>

<comp id="180" class="1001" name="const_180">
<pin_list>
<pin id="181" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i7.i6.i1"/></StgValue>
</bind>
</comp>

<comp id="182" class="1001" name="const_182">
<pin_list>
<pin id="183" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="184" class="1001" name="const_184">
<pin_list>
<pin id="185" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str118"/></StgValue>
</bind>
</comp>

<comp id="186" class="1004" name="conv_1_input_0_alloca_fu_186">
<pin_list>
<pin id="187" dir="0" index="0" bw="1" slack="0"/>
<pin id="188" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="conv_1_input_0/1 "/>
</bind>
</comp>

<comp id="190" class="1004" name="conv_1_input_1_alloca_fu_190">
<pin_list>
<pin id="191" dir="0" index="0" bw="1" slack="0"/>
<pin id="192" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="conv_1_input_1/1 "/>
</bind>
</comp>

<comp id="194" class="1004" name="conv_1_input_2_alloca_fu_194">
<pin_list>
<pin id="195" dir="0" index="0" bw="1" slack="0"/>
<pin id="196" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="conv_1_input_2/1 "/>
</bind>
</comp>

<comp id="198" class="1004" name="conv_1_input_3_alloca_fu_198">
<pin_list>
<pin id="199" dir="0" index="0" bw="1" slack="0"/>
<pin id="200" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="conv_1_input_3/1 "/>
</bind>
</comp>

<comp id="202" class="1004" name="conv_1_input_4_alloca_fu_202">
<pin_list>
<pin id="203" dir="0" index="0" bw="1" slack="0"/>
<pin id="204" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="conv_1_input_4/1 "/>
</bind>
</comp>

<comp id="206" class="1004" name="cnn_input_addr_gep_fu_206">
<pin_list>
<pin id="207" dir="0" index="0" bw="32" slack="0"/>
<pin id="208" dir="0" index="1" bw="1" slack="0"/>
<pin id="209" dir="0" index="2" bw="10" slack="0"/>
<pin id="210" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="cnn_input_addr/3 "/>
</bind>
</comp>

<comp id="213" class="1004" name="grp_access_fu_213">
<pin_list>
<pin id="214" dir="0" index="0" bw="10" slack="0"/>
<pin id="215" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="216" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="217" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="cnn_input_load/3 "/>
</bind>
</comp>

<comp id="219" class="1004" name="conv_1_input_0_addr_gep_fu_219">
<pin_list>
<pin id="220" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="221" dir="0" index="1" bw="1" slack="0"/>
<pin id="222" dir="0" index="2" bw="9" slack="0"/>
<pin id="223" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="conv_1_input_0_addr/4 "/>
</bind>
</comp>

<comp id="225" class="1004" name="conv_1_input_1_addr_gep_fu_225">
<pin_list>
<pin id="226" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="227" dir="0" index="1" bw="1" slack="0"/>
<pin id="228" dir="0" index="2" bw="9" slack="0"/>
<pin id="229" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="conv_1_input_1_addr/4 "/>
</bind>
</comp>

<comp id="231" class="1004" name="conv_1_input_2_addr_gep_fu_231">
<pin_list>
<pin id="232" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="233" dir="0" index="1" bw="1" slack="0"/>
<pin id="234" dir="0" index="2" bw="9" slack="0"/>
<pin id="235" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="conv_1_input_2_addr/4 "/>
</bind>
</comp>

<comp id="237" class="1004" name="conv_1_input_3_addr_gep_fu_237">
<pin_list>
<pin id="238" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="239" dir="0" index="1" bw="1" slack="0"/>
<pin id="240" dir="0" index="2" bw="9" slack="0"/>
<pin id="241" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="conv_1_input_3_addr/4 "/>
</bind>
</comp>

<comp id="243" class="1004" name="conv_1_input_4_addr_gep_fu_243">
<pin_list>
<pin id="244" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="245" dir="0" index="1" bw="1" slack="0"/>
<pin id="246" dir="0" index="2" bw="9" slack="0"/>
<pin id="247" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="conv_1_input_4_addr/4 "/>
</bind>
</comp>

<comp id="249" class="1004" name="store_ln27_access_fu_249">
<pin_list>
<pin id="250" dir="0" index="0" bw="8" slack="0"/>
<pin id="251" dir="0" index="1" bw="32" slack="0"/>
<pin id="252" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="253" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln27/4 "/>
</bind>
</comp>

<comp id="256" class="1004" name="store_ln27_access_fu_256">
<pin_list>
<pin id="257" dir="0" index="0" bw="8" slack="0"/>
<pin id="258" dir="0" index="1" bw="32" slack="0"/>
<pin id="259" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="260" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln27/4 "/>
</bind>
</comp>

<comp id="263" class="1004" name="store_ln27_access_fu_263">
<pin_list>
<pin id="264" dir="0" index="0" bw="8" slack="0"/>
<pin id="265" dir="0" index="1" bw="32" slack="0"/>
<pin id="266" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="267" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln27/4 "/>
</bind>
</comp>

<comp id="270" class="1004" name="store_ln27_access_fu_270">
<pin_list>
<pin id="271" dir="0" index="0" bw="8" slack="0"/>
<pin id="272" dir="0" index="1" bw="32" slack="0"/>
<pin id="273" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="274" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln27/4 "/>
</bind>
</comp>

<comp id="277" class="1004" name="store_ln27_access_fu_277">
<pin_list>
<pin id="278" dir="0" index="0" bw="8" slack="0"/>
<pin id="279" dir="0" index="1" bw="32" slack="0"/>
<pin id="280" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="281" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln27/4 "/>
</bind>
</comp>

<comp id="284" class="1004" name="dense_1_weights_addr_gep_fu_284">
<pin_list>
<pin id="285" dir="0" index="0" bw="32" slack="0"/>
<pin id="286" dir="0" index="1" bw="1" slack="0"/>
<pin id="287" dir="0" index="2" bw="15" slack="0"/>
<pin id="288" dir="1" index="3" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="dense_1_weights_addr/15 "/>
</bind>
</comp>

<comp id="291" class="1004" name="flat_array_addr_gep_fu_291">
<pin_list>
<pin id="292" dir="0" index="0" bw="32" slack="0"/>
<pin id="293" dir="0" index="1" bw="1" slack="0"/>
<pin id="294" dir="0" index="2" bw="9" slack="0"/>
<pin id="295" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="flat_array_addr/15 "/>
</bind>
</comp>

<comp id="298" class="1004" name="grp_access_fu_298">
<pin_list>
<pin id="299" dir="0" index="0" bw="9" slack="0"/>
<pin id="300" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="301" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="302" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="flat_array_load/15 "/>
</bind>
</comp>

<comp id="304" class="1004" name="grp_access_fu_304">
<pin_list>
<pin id="305" dir="0" index="0" bw="15" slack="0"/>
<pin id="306" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="307" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="308" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="dense_1_weights_load/15 "/>
</bind>
</comp>

<comp id="310" class="1004" name="dense_1_bias_addr_gep_fu_310">
<pin_list>
<pin id="311" dir="0" index="0" bw="32" slack="0"/>
<pin id="312" dir="0" index="1" bw="1" slack="0"/>
<pin id="313" dir="0" index="2" bw="6" slack="1"/>
<pin id="314" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="dense_1_bias_addr/15 "/>
</bind>
</comp>

<comp id="317" class="1004" name="grp_access_fu_317">
<pin_list>
<pin id="318" dir="0" index="0" bw="6" slack="0"/>
<pin id="319" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="320" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="321" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="dense_1_bias_load/15 "/>
</bind>
</comp>

<comp id="323" class="1004" name="dense_1_out_addr_gep_fu_323">
<pin_list>
<pin id="324" dir="0" index="0" bw="32" slack="0"/>
<pin id="325" dir="0" index="1" bw="1" slack="0"/>
<pin id="326" dir="0" index="2" bw="6" slack="6"/>
<pin id="327" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="dense_1_out_addr/26 "/>
</bind>
</comp>

<comp id="330" class="1004" name="grp_access_fu_330">
<pin_list>
<pin id="331" dir="0" index="0" bw="6" slack="0"/>
<pin id="332" dir="0" index="1" bw="32" slack="0"/>
<pin id="333" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="334" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="load"/>
<opset="store_ln17/26 dense_1_out_load/28 "/>
</bind>
</comp>

<comp id="336" class="1004" name="dense_2_weights_addr_gep_fu_336">
<pin_list>
<pin id="337" dir="0" index="0" bw="32" slack="0"/>
<pin id="338" dir="0" index="1" bw="1" slack="0"/>
<pin id="339" dir="0" index="2" bw="12" slack="0"/>
<pin id="340" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="dense_2_weights_addr/28 "/>
</bind>
</comp>

<comp id="343" class="1004" name="dense_1_out_addr_1_gep_fu_343">
<pin_list>
<pin id="344" dir="0" index="0" bw="32" slack="0"/>
<pin id="345" dir="0" index="1" bw="1" slack="0"/>
<pin id="346" dir="0" index="2" bw="6" slack="0"/>
<pin id="347" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="dense_1_out_addr_1/28 "/>
</bind>
</comp>

<comp id="351" class="1004" name="grp_access_fu_351">
<pin_list>
<pin id="352" dir="0" index="0" bw="11" slack="0"/>
<pin id="353" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="354" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="355" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="dense_2_weights_load/28 "/>
</bind>
</comp>

<comp id="357" class="1004" name="dense_2_bias_addr_gep_fu_357">
<pin_list>
<pin id="358" dir="0" index="0" bw="32" slack="0"/>
<pin id="359" dir="0" index="1" bw="1" slack="0"/>
<pin id="360" dir="0" index="2" bw="5" slack="1"/>
<pin id="361" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="dense_2_bias_addr/28 "/>
</bind>
</comp>

<comp id="364" class="1004" name="grp_access_fu_364">
<pin_list>
<pin id="365" dir="0" index="0" bw="5" slack="0"/>
<pin id="366" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="367" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="368" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="dense_2_bias_load/28 "/>
</bind>
</comp>

<comp id="370" class="1004" name="dense_2_out_addr_gep_fu_370">
<pin_list>
<pin id="371" dir="0" index="0" bw="32" slack="0"/>
<pin id="372" dir="0" index="1" bw="1" slack="0"/>
<pin id="373" dir="0" index="2" bw="5" slack="6"/>
<pin id="374" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="dense_2_out_addr/39 "/>
</bind>
</comp>

<comp id="377" class="1004" name="store_ln17_access_fu_377">
<pin_list>
<pin id="378" dir="0" index="0" bw="5" slack="0"/>
<pin id="379" dir="0" index="1" bw="32" slack="0"/>
<pin id="380" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="381" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln17/39 "/>
</bind>
</comp>

<comp id="383" class="1005" name="ix_in_0_reg_383">
<pin_list>
<pin id="384" dir="0" index="0" bw="10" slack="1"/>
<pin id="385" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="ix_in_0 (phireg) "/>
</bind>
</comp>

<comp id="387" class="1004" name="ix_in_0_phi_fu_387">
<pin_list>
<pin id="388" dir="0" index="0" bw="1" slack="1"/>
<pin id="389" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="390" dir="0" index="2" bw="10" slack="0"/>
<pin id="391" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="392" dir="1" index="4" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="ix_in_0/2 "/>
</bind>
</comp>

<comp id="395" class="1005" name="i_0_reg_395">
<pin_list>
<pin id="396" dir="0" index="0" bw="5" slack="1"/>
<pin id="397" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="i_0 (phireg) "/>
</bind>
</comp>

<comp id="399" class="1004" name="i_0_phi_fu_399">
<pin_list>
<pin id="400" dir="0" index="0" bw="1" slack="1"/>
<pin id="401" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="402" dir="0" index="2" bw="5" slack="0"/>
<pin id="403" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="404" dir="1" index="4" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i_0/2 "/>
</bind>
</comp>

<comp id="406" class="1005" name="phi_mul_reg_406">
<pin_list>
<pin id="407" dir="0" index="0" bw="11" slack="1"/>
<pin id="408" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="phi_mul (phireg) "/>
</bind>
</comp>

<comp id="410" class="1004" name="phi_mul_phi_fu_410">
<pin_list>
<pin id="411" dir="0" index="0" bw="1" slack="1"/>
<pin id="412" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="413" dir="0" index="2" bw="11" slack="0"/>
<pin id="414" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="415" dir="1" index="4" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="phi_mul/2 "/>
</bind>
</comp>

<comp id="417" class="1005" name="phi_urem_reg_417">
<pin_list>
<pin id="418" dir="0" index="0" bw="5" slack="1"/>
<pin id="419" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="phi_urem (phireg) "/>
</bind>
</comp>

<comp id="421" class="1004" name="phi_urem_phi_fu_421">
<pin_list>
<pin id="422" dir="0" index="0" bw="1" slack="1"/>
<pin id="423" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="424" dir="0" index="2" bw="5" slack="1"/>
<pin id="425" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="426" dir="1" index="4" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="phi_urem/2 "/>
</bind>
</comp>

<comp id="429" class="1005" name="ix_in_1_reg_429">
<pin_list>
<pin id="430" dir="0" index="0" bw="10" slack="1"/>
<pin id="431" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="ix_in_1 (phireg) "/>
</bind>
</comp>

<comp id="432" class="1004" name="ix_in_1_phi_fu_432">
<pin_list>
<pin id="433" dir="0" index="0" bw="10" slack="1"/>
<pin id="434" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="435" dir="0" index="2" bw="10" slack="1"/>
<pin id="436" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="437" dir="1" index="4" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="ix_in_1/3 "/>
</bind>
</comp>

<comp id="440" class="1005" name="j_0_reg_440">
<pin_list>
<pin id="441" dir="0" index="0" bw="5" slack="1"/>
<pin id="442" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="j_0 (phireg) "/>
</bind>
</comp>

<comp id="444" class="1004" name="j_0_phi_fu_444">
<pin_list>
<pin id="445" dir="0" index="0" bw="1" slack="1"/>
<pin id="446" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="447" dir="0" index="2" bw="5" slack="0"/>
<pin id="448" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="449" dir="1" index="4" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="j_0/3 "/>
</bind>
</comp>

<comp id="451" class="1005" name="i_0_i_reg_451">
<pin_list>
<pin id="452" dir="0" index="0" bw="6" slack="1"/>
<pin id="453" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="i_0_i (phireg) "/>
</bind>
</comp>

<comp id="455" class="1004" name="i_0_i_phi_fu_455">
<pin_list>
<pin id="456" dir="0" index="0" bw="1" slack="1"/>
<pin id="457" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="458" dir="0" index="2" bw="6" slack="0"/>
<pin id="459" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="460" dir="1" index="4" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i_0_i/14 "/>
</bind>
</comp>

<comp id="462" class="1005" name="sum_0_i_reg_462">
<pin_list>
<pin id="463" dir="0" index="0" bw="32" slack="1"/>
<pin id="464" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="sum_0_i (phireg) "/>
</bind>
</comp>

<comp id="466" class="1004" name="sum_0_i_phi_fu_466">
<pin_list>
<pin id="467" dir="0" index="0" bw="32" slack="1"/>
<pin id="468" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="469" dir="0" index="2" bw="32" slack="1"/>
<pin id="470" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="471" dir="1" index="4" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="sum_0_i/15 "/>
</bind>
</comp>

<comp id="474" class="1005" name="j_0_i_reg_474">
<pin_list>
<pin id="475" dir="0" index="0" bw="9" slack="1"/>
<pin id="476" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="j_0_i (phireg) "/>
</bind>
</comp>

<comp id="478" class="1004" name="j_0_i_phi_fu_478">
<pin_list>
<pin id="479" dir="0" index="0" bw="1" slack="1"/>
<pin id="480" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="481" dir="0" index="2" bw="9" slack="0"/>
<pin id="482" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="483" dir="1" index="4" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="j_0_i/15 "/>
</bind>
</comp>

<comp id="485" class="1005" name="phi_mul4_reg_485">
<pin_list>
<pin id="486" dir="0" index="0" bw="15" slack="1"/>
<pin id="487" dir="1" index="1" bw="15" slack="1"/>
</pin_list>
<bind>
<opset="phi_mul4 (phireg) "/>
</bind>
</comp>

<comp id="489" class="1004" name="phi_mul4_phi_fu_489">
<pin_list>
<pin id="490" dir="0" index="0" bw="1" slack="1"/>
<pin id="491" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="492" dir="0" index="2" bw="15" slack="0"/>
<pin id="493" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="494" dir="1" index="4" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="phi_mul4/15 "/>
</bind>
</comp>

<comp id="496" class="1005" name="i_0_i8_reg_496">
<pin_list>
<pin id="497" dir="0" index="0" bw="5" slack="1"/>
<pin id="498" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="i_0_i8 (phireg) "/>
</bind>
</comp>

<comp id="500" class="1004" name="i_0_i8_phi_fu_500">
<pin_list>
<pin id="501" dir="0" index="0" bw="5" slack="0"/>
<pin id="502" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="503" dir="0" index="2" bw="1" slack="1"/>
<pin id="504" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="505" dir="1" index="4" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i_0_i8/27 "/>
</bind>
</comp>

<comp id="507" class="1005" name="sum_0_i11_reg_507">
<pin_list>
<pin id="508" dir="0" index="0" bw="32" slack="1"/>
<pin id="509" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="sum_0_i11 (phireg) "/>
</bind>
</comp>

<comp id="511" class="1004" name="sum_0_i11_phi_fu_511">
<pin_list>
<pin id="512" dir="0" index="0" bw="32" slack="1"/>
<pin id="513" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="514" dir="0" index="2" bw="32" slack="1"/>
<pin id="515" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="516" dir="1" index="4" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="sum_0_i11/28 "/>
</bind>
</comp>

<comp id="519" class="1005" name="j_0_i12_reg_519">
<pin_list>
<pin id="520" dir="0" index="0" bw="6" slack="1"/>
<pin id="521" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="j_0_i12 (phireg) "/>
</bind>
</comp>

<comp id="523" class="1004" name="j_0_i12_phi_fu_523">
<pin_list>
<pin id="524" dir="0" index="0" bw="1" slack="1"/>
<pin id="525" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="526" dir="0" index="2" bw="6" slack="0"/>
<pin id="527" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="528" dir="1" index="4" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="j_0_i12/28 "/>
</bind>
</comp>

<comp id="530" class="1004" name="grp_conv_1_fu_530">
<pin_list>
<pin id="531" dir="0" index="0" bw="0" slack="0"/>
<pin id="532" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="533" dir="0" index="2" bw="32" slack="2147483647"/>
<pin id="534" dir="0" index="3" bw="32" slack="2147483647"/>
<pin id="535" dir="0" index="4" bw="32" slack="2147483647"/>
<pin id="536" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="537" dir="0" index="6" bw="32" slack="0"/>
<pin id="538" dir="0" index="7" bw="32" slack="0"/>
<pin id="539" dir="0" index="8" bw="32" slack="0"/>
<pin id="540" dir="0" index="9" bw="32" slack="0"/>
<pin id="541" dir="0" index="10" bw="32" slack="0"/>
<pin id="542" dir="0" index="11" bw="32" slack="0"/>
<pin id="543" dir="0" index="12" bw="32" slack="0"/>
<pin id="544" dir="0" index="13" bw="32" slack="0"/>
<pin id="545" dir="0" index="14" bw="32" slack="0"/>
<pin id="546" dir="0" index="15" bw="32" slack="0"/>
<pin id="547" dir="0" index="16" bw="32" slack="0"/>
<pin id="548" dir="1" index="17" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln33/2 "/>
</bind>
</comp>

<comp id="561" class="1004" name="grp_dense_out_fu_561">
<pin_list>
<pin id="562" dir="0" index="0" bw="0" slack="0"/>
<pin id="563" dir="0" index="1" bw="32" slack="0"/>
<pin id="564" dir="0" index="2" bw="32" slack="0"/>
<pin id="565" dir="0" index="3" bw="32" slack="0"/>
<pin id="566" dir="0" index="4" bw="32" slack="0"/>
<pin id="567" dir="1" index="5" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln66/27 "/>
</bind>
</comp>

<comp id="573" class="1004" name="grp_conv_2_fu_573">
<pin_list>
<pin id="574" dir="0" index="0" bw="0" slack="0"/>
<pin id="575" dir="0" index="1" bw="32" slack="0"/>
<pin id="576" dir="0" index="2" bw="32" slack="0"/>
<pin id="577" dir="0" index="3" bw="32" slack="0"/>
<pin id="578" dir="0" index="4" bw="32" slack="0"/>
<pin id="579" dir="1" index="5" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln43/8 "/>
</bind>
</comp>

<comp id="585" class="1004" name="grp_max_pool_1_fu_585">
<pin_list>
<pin id="586" dir="0" index="0" bw="0" slack="0"/>
<pin id="587" dir="0" index="1" bw="32" slack="0"/>
<pin id="588" dir="0" index="2" bw="32" slack="0"/>
<pin id="589" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln38/6 "/>
</bind>
</comp>

<comp id="593" class="1004" name="grp_max_pool_2_fu_593">
<pin_list>
<pin id="594" dir="0" index="0" bw="0" slack="0"/>
<pin id="595" dir="0" index="1" bw="32" slack="0"/>
<pin id="596" dir="0" index="2" bw="32" slack="0"/>
<pin id="597" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln48/10 "/>
</bind>
</comp>

<comp id="601" class="1004" name="grp_flat_fu_601">
<pin_list>
<pin id="602" dir="0" index="0" bw="0" slack="0"/>
<pin id="603" dir="0" index="1" bw="32" slack="0"/>
<pin id="604" dir="0" index="2" bw="32" slack="0"/>
<pin id="605" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln53/12 "/>
</bind>
</comp>

<comp id="609" class="1004" name="grp_fu_609">
<pin_list>
<pin id="610" dir="0" index="0" bw="32" slack="1"/>
<pin id="611" dir="0" index="1" bw="32" slack="0"/>
<pin id="612" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="fadd(9) " fcode="fadd"/>
<opset="sum/18 tmp_i_46/22 sum_1/31 tmp_i1/35 "/>
</bind>
</comp>

<comp id="617" class="1004" name="grp_fu_617">
<pin_list>
<pin id="618" dir="0" index="0" bw="32" slack="0"/>
<pin id="619" dir="0" index="1" bw="32" slack="0"/>
<pin id="620" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fmul(13) " fcode="fmul"/>
<opset="tmp_i/16 tmp_7_i/29 "/>
</bind>
</comp>

<comp id="625" class="1004" name="grp_fu_625">
<pin_list>
<pin id="626" dir="0" index="0" bw="32" slack="0"/>
<pin id="627" dir="0" index="1" bw="32" slack="0"/>
<pin id="628" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="fcmp(46) " fcode="fcmp"/>
<opset="tmp_s/25 tmp_8/38 "/>
</bind>
</comp>

<comp id="631" class="1005" name="reg_631">
<pin_list>
<pin id="632" dir="0" index="0" bw="32" slack="1"/>
<pin id="633" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_i tmp_7_i "/>
</bind>
</comp>

<comp id="636" class="1005" name="reg_636">
<pin_list>
<pin id="637" dir="0" index="0" bw="32" slack="1"/>
<pin id="638" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="sum sum_1 "/>
</bind>
</comp>

<comp id="642" class="1005" name="reg_642">
<pin_list>
<pin id="643" dir="0" index="0" bw="32" slack="1"/>
<pin id="644" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_i_46 tmp_i1 "/>
</bind>
</comp>

<comp id="647" class="1004" name="add_ln23_fu_647">
<pin_list>
<pin id="648" dir="0" index="0" bw="11" slack="0"/>
<pin id="649" dir="0" index="1" bw="7" slack="0"/>
<pin id="650" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln23/2 "/>
</bind>
</comp>

<comp id="653" class="1004" name="icmp_ln23_fu_653">
<pin_list>
<pin id="654" dir="0" index="0" bw="5" slack="0"/>
<pin id="655" dir="0" index="1" bw="5" slack="0"/>
<pin id="656" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln23/2 "/>
</bind>
</comp>

<comp id="659" class="1004" name="i_fu_659">
<pin_list>
<pin id="660" dir="0" index="0" bw="5" slack="0"/>
<pin id="661" dir="0" index="1" bw="1" slack="0"/>
<pin id="662" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i/2 "/>
</bind>
</comp>

<comp id="665" class="1004" name="ix_in_fu_665">
<pin_list>
<pin id="666" dir="0" index="0" bw="6" slack="0"/>
<pin id="667" dir="0" index="1" bw="10" slack="0"/>
<pin id="668" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="ix_in/2 "/>
</bind>
</comp>

<comp id="671" class="1004" name="trunc_ln27_fu_671">
<pin_list>
<pin id="672" dir="0" index="0" bw="5" slack="0"/>
<pin id="673" dir="1" index="1" bw="4" slack="2"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln27/2 "/>
</bind>
</comp>

<comp id="675" class="1004" name="tmp_20_fu_675">
<pin_list>
<pin id="676" dir="0" index="0" bw="3" slack="0"/>
<pin id="677" dir="0" index="1" bw="11" slack="0"/>
<pin id="678" dir="0" index="2" bw="5" slack="0"/>
<pin id="679" dir="0" index="3" bw="5" slack="0"/>
<pin id="680" dir="1" index="4" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_20/2 "/>
</bind>
</comp>

<comp id="685" class="1004" name="tmp_21_fu_685">
<pin_list>
<pin id="686" dir="0" index="0" bw="8" slack="0"/>
<pin id="687" dir="0" index="1" bw="3" slack="0"/>
<pin id="688" dir="0" index="2" bw="1" slack="0"/>
<pin id="689" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_21/2 "/>
</bind>
</comp>

<comp id="693" class="1004" name="zext_ln27_1_fu_693">
<pin_list>
<pin id="694" dir="0" index="0" bw="8" slack="0"/>
<pin id="695" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln27_1/2 "/>
</bind>
</comp>

<comp id="697" class="1004" name="tmp_22_fu_697">
<pin_list>
<pin id="698" dir="0" index="0" bw="5" slack="0"/>
<pin id="699" dir="0" index="1" bw="3" slack="0"/>
<pin id="700" dir="0" index="2" bw="1" slack="0"/>
<pin id="701" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_22/2 "/>
</bind>
</comp>

<comp id="705" class="1004" name="zext_ln27_2_fu_705">
<pin_list>
<pin id="706" dir="0" index="0" bw="5" slack="0"/>
<pin id="707" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln27_2/2 "/>
</bind>
</comp>

<comp id="709" class="1004" name="sub_ln27_fu_709">
<pin_list>
<pin id="710" dir="0" index="0" bw="8" slack="0"/>
<pin id="711" dir="0" index="1" bw="5" slack="0"/>
<pin id="712" dir="1" index="2" bw="9" slack="1"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln27/2 "/>
</bind>
</comp>

<comp id="715" class="1004" name="icmp_ln25_fu_715">
<pin_list>
<pin id="716" dir="0" index="0" bw="5" slack="0"/>
<pin id="717" dir="0" index="1" bw="5" slack="0"/>
<pin id="718" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln25/3 "/>
</bind>
</comp>

<comp id="721" class="1004" name="j_1_fu_721">
<pin_list>
<pin id="722" dir="0" index="0" bw="5" slack="0"/>
<pin id="723" dir="0" index="1" bw="1" slack="0"/>
<pin id="724" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="j_1/3 "/>
</bind>
</comp>

<comp id="727" class="1004" name="zext_ln27_fu_727">
<pin_list>
<pin id="728" dir="0" index="0" bw="10" slack="0"/>
<pin id="729" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln27/3 "/>
</bind>
</comp>

<comp id="732" class="1004" name="zext_ln27_3_fu_732">
<pin_list>
<pin id="733" dir="0" index="0" bw="5" slack="0"/>
<pin id="734" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln27_3/3 "/>
</bind>
</comp>

<comp id="736" class="1004" name="add_ln27_fu_736">
<pin_list>
<pin id="737" dir="0" index="0" bw="9" slack="1"/>
<pin id="738" dir="0" index="1" bw="5" slack="0"/>
<pin id="739" dir="1" index="2" bw="9" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln27/3 "/>
</bind>
</comp>

<comp id="741" class="1004" name="add_ln23_17_fu_741">
<pin_list>
<pin id="742" dir="0" index="0" bw="5" slack="1"/>
<pin id="743" dir="0" index="1" bw="1" slack="0"/>
<pin id="744" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln23_17/3 "/>
</bind>
</comp>

<comp id="747" class="1004" name="icmp_ln23_1_fu_747">
<pin_list>
<pin id="748" dir="0" index="0" bw="5" slack="0"/>
<pin id="749" dir="0" index="1" bw="5" slack="0"/>
<pin id="750" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln23_1/3 "/>
</bind>
</comp>

<comp id="753" class="1004" name="select_ln23_fu_753">
<pin_list>
<pin id="754" dir="0" index="0" bw="1" slack="0"/>
<pin id="755" dir="0" index="1" bw="5" slack="0"/>
<pin id="756" dir="0" index="2" bw="5" slack="0"/>
<pin id="757" dir="1" index="3" bw="5" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln23/3 "/>
</bind>
</comp>

<comp id="761" class="1004" name="sext_ln27_fu_761">
<pin_list>
<pin id="762" dir="0" index="0" bw="9" slack="1"/>
<pin id="763" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln27/4 "/>
</bind>
</comp>

<comp id="769" class="1004" name="add_ln28_fu_769">
<pin_list>
<pin id="770" dir="0" index="0" bw="10" slack="1"/>
<pin id="771" dir="0" index="1" bw="1" slack="0"/>
<pin id="772" dir="1" index="2" bw="10" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln28/4 "/>
</bind>
</comp>

<comp id="775" class="1004" name="icmp_ln9_fu_775">
<pin_list>
<pin id="776" dir="0" index="0" bw="6" slack="0"/>
<pin id="777" dir="0" index="1" bw="6" slack="0"/>
<pin id="778" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln9/14 "/>
</bind>
</comp>

<comp id="781" class="1004" name="i_1_fu_781">
<pin_list>
<pin id="782" dir="0" index="0" bw="6" slack="0"/>
<pin id="783" dir="0" index="1" bw="1" slack="0"/>
<pin id="784" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_1/14 "/>
</bind>
</comp>

<comp id="787" class="1004" name="zext_ln14_fu_787">
<pin_list>
<pin id="788" dir="0" index="0" bw="6" slack="0"/>
<pin id="789" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln14/14 "/>
</bind>
</comp>

<comp id="791" class="1004" name="zext_ln13_fu_791">
<pin_list>
<pin id="792" dir="0" index="0" bw="6" slack="0"/>
<pin id="793" dir="1" index="1" bw="15" slack="1"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln13/14 "/>
</bind>
</comp>

<comp id="795" class="1004" name="icmp_ln13_fu_795">
<pin_list>
<pin id="796" dir="0" index="0" bw="9" slack="0"/>
<pin id="797" dir="0" index="1" bw="9" slack="0"/>
<pin id="798" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln13/15 "/>
</bind>
</comp>

<comp id="801" class="1004" name="j_fu_801">
<pin_list>
<pin id="802" dir="0" index="0" bw="9" slack="0"/>
<pin id="803" dir="0" index="1" bw="1" slack="0"/>
<pin id="804" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="j/15 "/>
</bind>
</comp>

<comp id="807" class="1004" name="zext_ln14_5_fu_807">
<pin_list>
<pin id="808" dir="0" index="0" bw="9" slack="0"/>
<pin id="809" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln14_5/15 "/>
</bind>
</comp>

<comp id="812" class="1004" name="add_ln14_4_fu_812">
<pin_list>
<pin id="813" dir="0" index="0" bw="15" slack="0"/>
<pin id="814" dir="0" index="1" bw="7" slack="0"/>
<pin id="815" dir="1" index="2" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln14_4/15 "/>
</bind>
</comp>

<comp id="818" class="1004" name="add_ln14_fu_818">
<pin_list>
<pin id="819" dir="0" index="0" bw="6" slack="1"/>
<pin id="820" dir="0" index="1" bw="15" slack="0"/>
<pin id="821" dir="1" index="2" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln14/15 "/>
</bind>
</comp>

<comp id="823" class="1004" name="zext_ln14_7_fu_823">
<pin_list>
<pin id="824" dir="0" index="0" bw="15" slack="0"/>
<pin id="825" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln14_7/15 "/>
</bind>
</comp>

<comp id="828" class="1004" name="bitcast_ln19_fu_828">
<pin_list>
<pin id="829" dir="0" index="0" bw="32" slack="1"/>
<pin id="830" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln19/26 "/>
</bind>
</comp>

<comp id="832" class="1004" name="tmp_fu_832">
<pin_list>
<pin id="833" dir="0" index="0" bw="8" slack="0"/>
<pin id="834" dir="0" index="1" bw="32" slack="0"/>
<pin id="835" dir="0" index="2" bw="6" slack="0"/>
<pin id="836" dir="0" index="3" bw="6" slack="0"/>
<pin id="837" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp/26 "/>
</bind>
</comp>

<comp id="842" class="1004" name="trunc_ln19_fu_842">
<pin_list>
<pin id="843" dir="0" index="0" bw="32" slack="0"/>
<pin id="844" dir="1" index="1" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln19/26 "/>
</bind>
</comp>

<comp id="846" class="1004" name="icmp_ln19_fu_846">
<pin_list>
<pin id="847" dir="0" index="0" bw="8" slack="0"/>
<pin id="848" dir="0" index="1" bw="8" slack="0"/>
<pin id="849" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln19/26 "/>
</bind>
</comp>

<comp id="852" class="1004" name="icmp_ln19_1_fu_852">
<pin_list>
<pin id="853" dir="0" index="0" bw="23" slack="0"/>
<pin id="854" dir="0" index="1" bw="23" slack="0"/>
<pin id="855" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln19_1/26 "/>
</bind>
</comp>

<comp id="858" class="1004" name="or_ln19_fu_858">
<pin_list>
<pin id="859" dir="0" index="0" bw="1" slack="0"/>
<pin id="860" dir="0" index="1" bw="1" slack="0"/>
<pin id="861" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln19/26 "/>
</bind>
</comp>

<comp id="864" class="1004" name="and_ln19_fu_864">
<pin_list>
<pin id="865" dir="0" index="0" bw="1" slack="0"/>
<pin id="866" dir="0" index="1" bw="1" slack="0"/>
<pin id="867" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln19/26 "/>
</bind>
</comp>

<comp id="870" class="1004" name="select_ln19_fu_870">
<pin_list>
<pin id="871" dir="0" index="0" bw="1" slack="0"/>
<pin id="872" dir="0" index="1" bw="32" slack="0"/>
<pin id="873" dir="0" index="2" bw="32" slack="1"/>
<pin id="874" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln19/26 "/>
</bind>
</comp>

<comp id="879" class="1004" name="icmp_ln9_1_fu_879">
<pin_list>
<pin id="880" dir="0" index="0" bw="5" slack="0"/>
<pin id="881" dir="0" index="1" bw="5" slack="0"/>
<pin id="882" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln9_1/27 "/>
</bind>
</comp>

<comp id="885" class="1004" name="i_2_fu_885">
<pin_list>
<pin id="886" dir="0" index="0" bw="5" slack="0"/>
<pin id="887" dir="0" index="1" bw="1" slack="0"/>
<pin id="888" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_2/27 "/>
</bind>
</comp>

<comp id="891" class="1004" name="zext_ln14_4_fu_891">
<pin_list>
<pin id="892" dir="0" index="0" bw="5" slack="0"/>
<pin id="893" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln14_4/27 "/>
</bind>
</comp>

<comp id="895" class="1004" name="zext_ln13_3_fu_895">
<pin_list>
<pin id="896" dir="0" index="0" bw="5" slack="0"/>
<pin id="897" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln13_3/27 "/>
</bind>
</comp>

<comp id="899" class="1004" name="icmp_ln13_1_fu_899">
<pin_list>
<pin id="900" dir="0" index="0" bw="6" slack="0"/>
<pin id="901" dir="0" index="1" bw="6" slack="0"/>
<pin id="902" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln13_1/28 "/>
</bind>
</comp>

<comp id="905" class="1004" name="j_2_fu_905">
<pin_list>
<pin id="906" dir="0" index="0" bw="6" slack="0"/>
<pin id="907" dir="0" index="1" bw="1" slack="0"/>
<pin id="908" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="j_2/28 "/>
</bind>
</comp>

<comp id="911" class="1004" name="zext_ln14_6_fu_911">
<pin_list>
<pin id="912" dir="0" index="0" bw="6" slack="0"/>
<pin id="913" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln14_6/28 "/>
</bind>
</comp>

<comp id="916" class="1004" name="tmp_9_fu_916">
<pin_list>
<pin id="917" dir="0" index="0" bw="11" slack="0"/>
<pin id="918" dir="0" index="1" bw="6" slack="0"/>
<pin id="919" dir="0" index="2" bw="1" slack="0"/>
<pin id="920" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_9/28 "/>
</bind>
</comp>

<comp id="924" class="1004" name="zext_ln14_8_fu_924">
<pin_list>
<pin id="925" dir="0" index="0" bw="11" slack="0"/>
<pin id="926" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln14_8/28 "/>
</bind>
</comp>

<comp id="928" class="1004" name="tmp_10_fu_928">
<pin_list>
<pin id="929" dir="0" index="0" bw="7" slack="0"/>
<pin id="930" dir="0" index="1" bw="6" slack="0"/>
<pin id="931" dir="0" index="2" bw="1" slack="0"/>
<pin id="932" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_10/28 "/>
</bind>
</comp>

<comp id="936" class="1004" name="zext_ln14_9_fu_936">
<pin_list>
<pin id="937" dir="0" index="0" bw="7" slack="0"/>
<pin id="938" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln14_9/28 "/>
</bind>
</comp>

<comp id="940" class="1004" name="sub_ln14_fu_940">
<pin_list>
<pin id="941" dir="0" index="0" bw="11" slack="0"/>
<pin id="942" dir="0" index="1" bw="7" slack="0"/>
<pin id="943" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln14/28 "/>
</bind>
</comp>

<comp id="946" class="1004" name="add_ln14_3_fu_946">
<pin_list>
<pin id="947" dir="0" index="0" bw="12" slack="0"/>
<pin id="948" dir="0" index="1" bw="5" slack="1"/>
<pin id="949" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln14_3/28 "/>
</bind>
</comp>

<comp id="951" class="1004" name="sext_ln14_fu_951">
<pin_list>
<pin id="952" dir="0" index="0" bw="12" slack="0"/>
<pin id="953" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln14/28 "/>
</bind>
</comp>

<comp id="956" class="1004" name="bitcast_ln19_1_fu_956">
<pin_list>
<pin id="957" dir="0" index="0" bw="32" slack="1"/>
<pin id="958" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln19_1/39 "/>
</bind>
</comp>

<comp id="960" class="1004" name="tmp_7_fu_960">
<pin_list>
<pin id="961" dir="0" index="0" bw="8" slack="0"/>
<pin id="962" dir="0" index="1" bw="32" slack="0"/>
<pin id="963" dir="0" index="2" bw="6" slack="0"/>
<pin id="964" dir="0" index="3" bw="6" slack="0"/>
<pin id="965" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_7/39 "/>
</bind>
</comp>

<comp id="970" class="1004" name="trunc_ln19_1_fu_970">
<pin_list>
<pin id="971" dir="0" index="0" bw="32" slack="0"/>
<pin id="972" dir="1" index="1" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln19_1/39 "/>
</bind>
</comp>

<comp id="974" class="1004" name="icmp_ln19_2_fu_974">
<pin_list>
<pin id="975" dir="0" index="0" bw="8" slack="0"/>
<pin id="976" dir="0" index="1" bw="8" slack="0"/>
<pin id="977" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln19_2/39 "/>
</bind>
</comp>

<comp id="980" class="1004" name="icmp_ln19_3_fu_980">
<pin_list>
<pin id="981" dir="0" index="0" bw="23" slack="0"/>
<pin id="982" dir="0" index="1" bw="23" slack="0"/>
<pin id="983" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln19_3/39 "/>
</bind>
</comp>

<comp id="986" class="1004" name="or_ln19_1_fu_986">
<pin_list>
<pin id="987" dir="0" index="0" bw="1" slack="0"/>
<pin id="988" dir="0" index="1" bw="1" slack="0"/>
<pin id="989" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln19_1/39 "/>
</bind>
</comp>

<comp id="992" class="1004" name="and_ln19_1_fu_992">
<pin_list>
<pin id="993" dir="0" index="0" bw="1" slack="0"/>
<pin id="994" dir="0" index="1" bw="1" slack="0"/>
<pin id="995" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln19_1/39 "/>
</bind>
</comp>

<comp id="998" class="1004" name="select_ln19_1_fu_998">
<pin_list>
<pin id="999" dir="0" index="0" bw="1" slack="0"/>
<pin id="1000" dir="0" index="1" bw="32" slack="0"/>
<pin id="1001" dir="0" index="2" bw="32" slack="1"/>
<pin id="1002" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln19_1/39 "/>
</bind>
</comp>

<comp id="1007" class="1005" name="add_ln23_reg_1007">
<pin_list>
<pin id="1008" dir="0" index="0" bw="11" slack="0"/>
<pin id="1009" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opset="add_ln23 "/>
</bind>
</comp>

<comp id="1015" class="1005" name="i_reg_1015">
<pin_list>
<pin id="1016" dir="0" index="0" bw="5" slack="0"/>
<pin id="1017" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="1020" class="1005" name="ix_in_reg_1020">
<pin_list>
<pin id="1021" dir="0" index="0" bw="10" slack="0"/>
<pin id="1022" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opset="ix_in "/>
</bind>
</comp>

<comp id="1025" class="1005" name="trunc_ln27_reg_1025">
<pin_list>
<pin id="1026" dir="0" index="0" bw="4" slack="2"/>
<pin id="1027" dir="1" index="1" bw="4" slack="2147483647"/>
</pin_list>
<bind>
<opset="trunc_ln27 "/>
</bind>
</comp>

<comp id="1029" class="1005" name="sub_ln27_reg_1029">
<pin_list>
<pin id="1030" dir="0" index="0" bw="9" slack="1"/>
<pin id="1031" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="sub_ln27 "/>
</bind>
</comp>

<comp id="1037" class="1005" name="j_1_reg_1037">
<pin_list>
<pin id="1038" dir="0" index="0" bw="5" slack="0"/>
<pin id="1039" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opset="j_1 "/>
</bind>
</comp>

<comp id="1042" class="1005" name="cnn_input_addr_reg_1042">
<pin_list>
<pin id="1043" dir="0" index="0" bw="10" slack="1"/>
<pin id="1044" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="cnn_input_addr "/>
</bind>
</comp>

<comp id="1047" class="1005" name="add_ln27_reg_1047">
<pin_list>
<pin id="1048" dir="0" index="0" bw="9" slack="1"/>
<pin id="1049" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="add_ln27 "/>
</bind>
</comp>

<comp id="1052" class="1005" name="select_ln23_reg_1052">
<pin_list>
<pin id="1053" dir="0" index="0" bw="5" slack="1"/>
<pin id="1054" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="select_ln23 "/>
</bind>
</comp>

<comp id="1057" class="1005" name="add_ln28_reg_1057">
<pin_list>
<pin id="1058" dir="0" index="0" bw="10" slack="1"/>
<pin id="1059" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="add_ln28 "/>
</bind>
</comp>

<comp id="1065" class="1005" name="i_1_reg_1065">
<pin_list>
<pin id="1066" dir="0" index="0" bw="6" slack="0"/>
<pin id="1067" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opset="i_1 "/>
</bind>
</comp>

<comp id="1070" class="1005" name="zext_ln14_reg_1070">
<pin_list>
<pin id="1071" dir="0" index="0" bw="64" slack="1"/>
<pin id="1072" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln14 "/>
</bind>
</comp>

<comp id="1076" class="1005" name="zext_ln13_reg_1076">
<pin_list>
<pin id="1077" dir="0" index="0" bw="15" slack="1"/>
<pin id="1078" dir="1" index="1" bw="15" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln13 "/>
</bind>
</comp>

<comp id="1084" class="1005" name="j_reg_1084">
<pin_list>
<pin id="1085" dir="0" index="0" bw="9" slack="0"/>
<pin id="1086" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opset="j "/>
</bind>
</comp>

<comp id="1089" class="1005" name="add_ln14_4_reg_1089">
<pin_list>
<pin id="1090" dir="0" index="0" bw="15" slack="0"/>
<pin id="1091" dir="1" index="1" bw="15" slack="0"/>
</pin_list>
<bind>
<opset="add_ln14_4 "/>
</bind>
</comp>

<comp id="1094" class="1005" name="dense_1_weights_addr_reg_1094">
<pin_list>
<pin id="1095" dir="0" index="0" bw="15" slack="1"/>
<pin id="1096" dir="1" index="1" bw="15" slack="1"/>
</pin_list>
<bind>
<opset="dense_1_weights_addr "/>
</bind>
</comp>

<comp id="1099" class="1005" name="flat_array_addr_reg_1099">
<pin_list>
<pin id="1100" dir="0" index="0" bw="9" slack="1"/>
<pin id="1101" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="flat_array_addr "/>
</bind>
</comp>

<comp id="1104" class="1005" name="dense_1_bias_addr_reg_1104">
<pin_list>
<pin id="1105" dir="0" index="0" bw="6" slack="1"/>
<pin id="1106" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="dense_1_bias_addr "/>
</bind>
</comp>

<comp id="1109" class="1005" name="flat_array_load_reg_1109">
<pin_list>
<pin id="1110" dir="0" index="0" bw="32" slack="1"/>
<pin id="1111" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="flat_array_load "/>
</bind>
</comp>

<comp id="1114" class="1005" name="dense_1_weights_load_reg_1114">
<pin_list>
<pin id="1115" dir="0" index="0" bw="32" slack="1"/>
<pin id="1116" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="dense_1_weights_load "/>
</bind>
</comp>

<comp id="1119" class="1005" name="dense_1_bias_load_reg_1119">
<pin_list>
<pin id="1120" dir="0" index="0" bw="32" slack="1"/>
<pin id="1121" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="dense_1_bias_load "/>
</bind>
</comp>

<comp id="1127" class="1005" name="i_2_reg_1127">
<pin_list>
<pin id="1128" dir="0" index="0" bw="5" slack="0"/>
<pin id="1129" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opset="i_2 "/>
</bind>
</comp>

<comp id="1132" class="1005" name="zext_ln14_4_reg_1132">
<pin_list>
<pin id="1133" dir="0" index="0" bw="64" slack="1"/>
<pin id="1134" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln14_4 "/>
</bind>
</comp>

<comp id="1138" class="1005" name="zext_ln13_3_reg_1138">
<pin_list>
<pin id="1139" dir="0" index="0" bw="12" slack="1"/>
<pin id="1140" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln13_3 "/>
</bind>
</comp>

<comp id="1146" class="1005" name="j_2_reg_1146">
<pin_list>
<pin id="1147" dir="0" index="0" bw="6" slack="0"/>
<pin id="1148" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opset="j_2 "/>
</bind>
</comp>

<comp id="1151" class="1005" name="dense_2_weights_addr_reg_1151">
<pin_list>
<pin id="1152" dir="0" index="0" bw="11" slack="1"/>
<pin id="1153" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="dense_2_weights_addr "/>
</bind>
</comp>

<comp id="1156" class="1005" name="dense_1_out_addr_1_reg_1156">
<pin_list>
<pin id="1157" dir="0" index="0" bw="6" slack="1"/>
<pin id="1158" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="dense_1_out_addr_1 "/>
</bind>
</comp>

<comp id="1161" class="1005" name="dense_2_bias_addr_reg_1161">
<pin_list>
<pin id="1162" dir="0" index="0" bw="5" slack="1"/>
<pin id="1163" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="dense_2_bias_addr "/>
</bind>
</comp>

<comp id="1166" class="1005" name="dense_1_out_load_reg_1166">
<pin_list>
<pin id="1167" dir="0" index="0" bw="32" slack="1"/>
<pin id="1168" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="dense_1_out_load "/>
</bind>
</comp>

<comp id="1171" class="1005" name="dense_2_weights_load_reg_1171">
<pin_list>
<pin id="1172" dir="0" index="0" bw="32" slack="1"/>
<pin id="1173" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="dense_2_weights_load "/>
</bind>
</comp>

<comp id="1176" class="1005" name="dense_2_bias_load_reg_1176">
<pin_list>
<pin id="1177" dir="0" index="0" bw="32" slack="1"/>
<pin id="1178" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="dense_2_bias_load "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="189"><net_src comp="60" pin="0"/><net_sink comp="186" pin=0"/></net>

<net id="193"><net_src comp="60" pin="0"/><net_sink comp="190" pin=0"/></net>

<net id="197"><net_src comp="60" pin="0"/><net_sink comp="194" pin=0"/></net>

<net id="201"><net_src comp="60" pin="0"/><net_sink comp="198" pin=0"/></net>

<net id="205"><net_src comp="60" pin="0"/><net_sink comp="202" pin=0"/></net>

<net id="211"><net_src comp="0" pin="0"/><net_sink comp="206" pin=0"/></net>

<net id="212"><net_src comp="106" pin="0"/><net_sink comp="206" pin=1"/></net>

<net id="218"><net_src comp="206" pin="3"/><net_sink comp="213" pin=0"/></net>

<net id="224"><net_src comp="106" pin="0"/><net_sink comp="219" pin=1"/></net>

<net id="230"><net_src comp="106" pin="0"/><net_sink comp="225" pin=1"/></net>

<net id="236"><net_src comp="106" pin="0"/><net_sink comp="231" pin=1"/></net>

<net id="242"><net_src comp="106" pin="0"/><net_sink comp="237" pin=1"/></net>

<net id="248"><net_src comp="106" pin="0"/><net_sink comp="243" pin=1"/></net>

<net id="254"><net_src comp="213" pin="3"/><net_sink comp="249" pin=1"/></net>

<net id="255"><net_src comp="237" pin="3"/><net_sink comp="249" pin=0"/></net>

<net id="261"><net_src comp="213" pin="3"/><net_sink comp="256" pin=1"/></net>

<net id="262"><net_src comp="231" pin="3"/><net_sink comp="256" pin=0"/></net>

<net id="268"><net_src comp="213" pin="3"/><net_sink comp="263" pin=1"/></net>

<net id="269"><net_src comp="225" pin="3"/><net_sink comp="263" pin=0"/></net>

<net id="275"><net_src comp="213" pin="3"/><net_sink comp="270" pin=1"/></net>

<net id="276"><net_src comp="219" pin="3"/><net_sink comp="270" pin=0"/></net>

<net id="282"><net_src comp="213" pin="3"/><net_sink comp="277" pin=1"/></net>

<net id="283"><net_src comp="243" pin="3"/><net_sink comp="277" pin=0"/></net>

<net id="289"><net_src comp="38" pin="0"/><net_sink comp="284" pin=0"/></net>

<net id="290"><net_src comp="106" pin="0"/><net_sink comp="284" pin=1"/></net>

<net id="296"><net_src comp="36" pin="0"/><net_sink comp="291" pin=0"/></net>

<net id="297"><net_src comp="106" pin="0"/><net_sink comp="291" pin=1"/></net>

<net id="303"><net_src comp="291" pin="3"/><net_sink comp="298" pin=0"/></net>

<net id="309"><net_src comp="284" pin="3"/><net_sink comp="304" pin=0"/></net>

<net id="315"><net_src comp="40" pin="0"/><net_sink comp="310" pin=0"/></net>

<net id="316"><net_src comp="106" pin="0"/><net_sink comp="310" pin=1"/></net>

<net id="322"><net_src comp="310" pin="3"/><net_sink comp="317" pin=0"/></net>

<net id="328"><net_src comp="42" pin="0"/><net_sink comp="323" pin=0"/></net>

<net id="329"><net_src comp="106" pin="0"/><net_sink comp="323" pin=1"/></net>

<net id="335"><net_src comp="323" pin="3"/><net_sink comp="330" pin=0"/></net>

<net id="341"><net_src comp="44" pin="0"/><net_sink comp="336" pin=0"/></net>

<net id="342"><net_src comp="106" pin="0"/><net_sink comp="336" pin=1"/></net>

<net id="348"><net_src comp="42" pin="0"/><net_sink comp="343" pin=0"/></net>

<net id="349"><net_src comp="106" pin="0"/><net_sink comp="343" pin=1"/></net>

<net id="350"><net_src comp="343" pin="3"/><net_sink comp="330" pin=0"/></net>

<net id="356"><net_src comp="336" pin="3"/><net_sink comp="351" pin=0"/></net>

<net id="362"><net_src comp="46" pin="0"/><net_sink comp="357" pin=0"/></net>

<net id="363"><net_src comp="106" pin="0"/><net_sink comp="357" pin=1"/></net>

<net id="369"><net_src comp="357" pin="3"/><net_sink comp="364" pin=0"/></net>

<net id="375"><net_src comp="48" pin="0"/><net_sink comp="370" pin=0"/></net>

<net id="376"><net_src comp="106" pin="0"/><net_sink comp="370" pin=1"/></net>

<net id="382"><net_src comp="370" pin="3"/><net_sink comp="377" pin=0"/></net>

<net id="386"><net_src comp="74" pin="0"/><net_sink comp="383" pin=0"/></net>

<net id="393"><net_src comp="383" pin="1"/><net_sink comp="387" pin=0"/></net>

<net id="394"><net_src comp="387" pin="4"/><net_sink comp="383" pin=0"/></net>

<net id="398"><net_src comp="76" pin="0"/><net_sink comp="395" pin=0"/></net>

<net id="405"><net_src comp="395" pin="1"/><net_sink comp="399" pin=0"/></net>

<net id="409"><net_src comp="78" pin="0"/><net_sink comp="406" pin=0"/></net>

<net id="416"><net_src comp="406" pin="1"/><net_sink comp="410" pin=0"/></net>

<net id="420"><net_src comp="76" pin="0"/><net_sink comp="417" pin=0"/></net>

<net id="427"><net_src comp="417" pin="1"/><net_sink comp="421" pin=0"/></net>

<net id="428"><net_src comp="421" pin="4"/><net_sink comp="417" pin=0"/></net>

<net id="438"><net_src comp="383" pin="1"/><net_sink comp="432" pin=0"/></net>

<net id="439"><net_src comp="432" pin="4"/><net_sink comp="429" pin=0"/></net>

<net id="443"><net_src comp="76" pin="0"/><net_sink comp="440" pin=0"/></net>

<net id="450"><net_src comp="440" pin="1"/><net_sink comp="444" pin=0"/></net>

<net id="454"><net_src comp="128" pin="0"/><net_sink comp="451" pin=0"/></net>

<net id="461"><net_src comp="451" pin="1"/><net_sink comp="455" pin=0"/></net>

<net id="465"><net_src comp="142" pin="0"/><net_sink comp="462" pin=0"/></net>

<net id="472"><net_src comp="462" pin="1"/><net_sink comp="466" pin=0"/></net>

<net id="473"><net_src comp="466" pin="4"/><net_sink comp="462" pin=0"/></net>

<net id="477"><net_src comp="144" pin="0"/><net_sink comp="474" pin=0"/></net>

<net id="484"><net_src comp="474" pin="1"/><net_sink comp="478" pin=0"/></net>

<net id="488"><net_src comp="146" pin="0"/><net_sink comp="485" pin=0"/></net>

<net id="495"><net_src comp="485" pin="1"/><net_sink comp="489" pin=0"/></net>

<net id="499"><net_src comp="76" pin="0"/><net_sink comp="496" pin=0"/></net>

<net id="506"><net_src comp="496" pin="1"/><net_sink comp="500" pin=2"/></net>

<net id="510"><net_src comp="142" pin="0"/><net_sink comp="507" pin=0"/></net>

<net id="517"><net_src comp="507" pin="1"/><net_sink comp="511" pin=0"/></net>

<net id="518"><net_src comp="511" pin="4"/><net_sink comp="507" pin=0"/></net>

<net id="522"><net_src comp="128" pin="0"/><net_sink comp="519" pin=0"/></net>

<net id="529"><net_src comp="519" pin="1"/><net_sink comp="523" pin=0"/></net>

<net id="549"><net_src comp="104" pin="0"/><net_sink comp="530" pin=0"/></net>

<net id="550"><net_src comp="24" pin="0"/><net_sink comp="530" pin=6"/></net>

<net id="551"><net_src comp="4" pin="0"/><net_sink comp="530" pin=7"/></net>

<net id="552"><net_src comp="6" pin="0"/><net_sink comp="530" pin=8"/></net>

<net id="553"><net_src comp="8" pin="0"/><net_sink comp="530" pin=9"/></net>

<net id="554"><net_src comp="10" pin="0"/><net_sink comp="530" pin=10"/></net>

<net id="555"><net_src comp="12" pin="0"/><net_sink comp="530" pin=11"/></net>

<net id="556"><net_src comp="14" pin="0"/><net_sink comp="530" pin=12"/></net>

<net id="557"><net_src comp="16" pin="0"/><net_sink comp="530" pin=13"/></net>

<net id="558"><net_src comp="18" pin="0"/><net_sink comp="530" pin=14"/></net>

<net id="559"><net_src comp="20" pin="0"/><net_sink comp="530" pin=15"/></net>

<net id="560"><net_src comp="22" pin="0"/><net_sink comp="530" pin=16"/></net>

<net id="568"><net_src comp="176" pin="0"/><net_sink comp="561" pin=0"/></net>

<net id="569"><net_src comp="2" pin="0"/><net_sink comp="561" pin=1"/></net>

<net id="570"><net_src comp="50" pin="0"/><net_sink comp="561" pin=2"/></net>

<net id="571"><net_src comp="48" pin="0"/><net_sink comp="561" pin=3"/></net>

<net id="572"><net_src comp="52" pin="0"/><net_sink comp="561" pin=4"/></net>

<net id="580"><net_src comp="122" pin="0"/><net_sink comp="573" pin=0"/></net>

<net id="581"><net_src comp="32" pin="0"/><net_sink comp="573" pin=1"/></net>

<net id="582"><net_src comp="28" pin="0"/><net_sink comp="573" pin=2"/></net>

<net id="583"><net_src comp="26" pin="0"/><net_sink comp="573" pin=3"/></net>

<net id="584"><net_src comp="30" pin="0"/><net_sink comp="573" pin=4"/></net>

<net id="590"><net_src comp="120" pin="0"/><net_sink comp="585" pin=0"/></net>

<net id="591"><net_src comp="26" pin="0"/><net_sink comp="585" pin=1"/></net>

<net id="592"><net_src comp="24" pin="0"/><net_sink comp="585" pin=2"/></net>

<net id="598"><net_src comp="124" pin="0"/><net_sink comp="593" pin=0"/></net>

<net id="599"><net_src comp="34" pin="0"/><net_sink comp="593" pin=1"/></net>

<net id="600"><net_src comp="32" pin="0"/><net_sink comp="593" pin=2"/></net>

<net id="606"><net_src comp="126" pin="0"/><net_sink comp="601" pin=0"/></net>

<net id="607"><net_src comp="36" pin="0"/><net_sink comp="601" pin=1"/></net>

<net id="608"><net_src comp="34" pin="0"/><net_sink comp="601" pin=2"/></net>

<net id="613"><net_src comp="462" pin="1"/><net_sink comp="609" pin=0"/></net>

<net id="614"><net_src comp="317" pin="3"/><net_sink comp="609" pin=1"/></net>

<net id="615"><net_src comp="507" pin="1"/><net_sink comp="609" pin=0"/></net>

<net id="616"><net_src comp="364" pin="3"/><net_sink comp="609" pin=1"/></net>

<net id="621"><net_src comp="298" pin="3"/><net_sink comp="617" pin=0"/></net>

<net id="622"><net_src comp="304" pin="3"/><net_sink comp="617" pin=1"/></net>

<net id="623"><net_src comp="330" pin="3"/><net_sink comp="617" pin=0"/></net>

<net id="624"><net_src comp="351" pin="3"/><net_sink comp="617" pin=1"/></net>

<net id="629"><net_src comp="609" pin="2"/><net_sink comp="625" pin=0"/></net>

<net id="630"><net_src comp="142" pin="0"/><net_sink comp="625" pin=1"/></net>

<net id="634"><net_src comp="617" pin="2"/><net_sink comp="631" pin=0"/></net>

<net id="635"><net_src comp="631" pin="1"/><net_sink comp="609" pin=1"/></net>

<net id="639"><net_src comp="609" pin="2"/><net_sink comp="636" pin=0"/></net>

<net id="640"><net_src comp="636" pin="1"/><net_sink comp="466" pin=2"/></net>

<net id="641"><net_src comp="636" pin="1"/><net_sink comp="511" pin=2"/></net>

<net id="645"><net_src comp="609" pin="2"/><net_sink comp="642" pin=0"/></net>

<net id="646"><net_src comp="642" pin="1"/><net_sink comp="625" pin=0"/></net>

<net id="651"><net_src comp="410" pin="4"/><net_sink comp="647" pin=0"/></net>

<net id="652"><net_src comp="80" pin="0"/><net_sink comp="647" pin=1"/></net>

<net id="657"><net_src comp="399" pin="4"/><net_sink comp="653" pin=0"/></net>

<net id="658"><net_src comp="82" pin="0"/><net_sink comp="653" pin=1"/></net>

<net id="663"><net_src comp="399" pin="4"/><net_sink comp="659" pin=0"/></net>

<net id="664"><net_src comp="88" pin="0"/><net_sink comp="659" pin=1"/></net>

<net id="669"><net_src comp="90" pin="0"/><net_sink comp="665" pin=0"/></net>

<net id="670"><net_src comp="387" pin="4"/><net_sink comp="665" pin=1"/></net>

<net id="674"><net_src comp="421" pin="4"/><net_sink comp="671" pin=0"/></net>

<net id="681"><net_src comp="92" pin="0"/><net_sink comp="675" pin=0"/></net>

<net id="682"><net_src comp="410" pin="4"/><net_sink comp="675" pin=1"/></net>

<net id="683"><net_src comp="94" pin="0"/><net_sink comp="675" pin=2"/></net>

<net id="684"><net_src comp="96" pin="0"/><net_sink comp="675" pin=3"/></net>

<net id="690"><net_src comp="98" pin="0"/><net_sink comp="685" pin=0"/></net>

<net id="691"><net_src comp="675" pin="4"/><net_sink comp="685" pin=1"/></net>

<net id="692"><net_src comp="76" pin="0"/><net_sink comp="685" pin=2"/></net>

<net id="696"><net_src comp="685" pin="3"/><net_sink comp="693" pin=0"/></net>

<net id="702"><net_src comp="100" pin="0"/><net_sink comp="697" pin=0"/></net>

<net id="703"><net_src comp="675" pin="4"/><net_sink comp="697" pin=1"/></net>

<net id="704"><net_src comp="102" pin="0"/><net_sink comp="697" pin=2"/></net>

<net id="708"><net_src comp="697" pin="3"/><net_sink comp="705" pin=0"/></net>

<net id="713"><net_src comp="693" pin="1"/><net_sink comp="709" pin=0"/></net>

<net id="714"><net_src comp="705" pin="1"/><net_sink comp="709" pin=1"/></net>

<net id="719"><net_src comp="444" pin="4"/><net_sink comp="715" pin=0"/></net>

<net id="720"><net_src comp="82" pin="0"/><net_sink comp="715" pin=1"/></net>

<net id="725"><net_src comp="444" pin="4"/><net_sink comp="721" pin=0"/></net>

<net id="726"><net_src comp="88" pin="0"/><net_sink comp="721" pin=1"/></net>

<net id="730"><net_src comp="432" pin="4"/><net_sink comp="727" pin=0"/></net>

<net id="731"><net_src comp="727" pin="1"/><net_sink comp="206" pin=2"/></net>

<net id="735"><net_src comp="444" pin="4"/><net_sink comp="732" pin=0"/></net>

<net id="740"><net_src comp="732" pin="1"/><net_sink comp="736" pin=1"/></net>

<net id="745"><net_src comp="417" pin="1"/><net_sink comp="741" pin=0"/></net>

<net id="746"><net_src comp="88" pin="0"/><net_sink comp="741" pin=1"/></net>

<net id="751"><net_src comp="741" pin="2"/><net_sink comp="747" pin=0"/></net>

<net id="752"><net_src comp="108" pin="0"/><net_sink comp="747" pin=1"/></net>

<net id="758"><net_src comp="747" pin="2"/><net_sink comp="753" pin=0"/></net>

<net id="759"><net_src comp="741" pin="2"/><net_sink comp="753" pin=1"/></net>

<net id="760"><net_src comp="76" pin="0"/><net_sink comp="753" pin=2"/></net>

<net id="764"><net_src comp="761" pin="1"/><net_sink comp="219" pin=2"/></net>

<net id="765"><net_src comp="761" pin="1"/><net_sink comp="225" pin=2"/></net>

<net id="766"><net_src comp="761" pin="1"/><net_sink comp="231" pin=2"/></net>

<net id="767"><net_src comp="761" pin="1"/><net_sink comp="237" pin=2"/></net>

<net id="768"><net_src comp="761" pin="1"/><net_sink comp="243" pin=2"/></net>

<net id="773"><net_src comp="429" pin="1"/><net_sink comp="769" pin=0"/></net>

<net id="774"><net_src comp="118" pin="0"/><net_sink comp="769" pin=1"/></net>

<net id="779"><net_src comp="455" pin="4"/><net_sink comp="775" pin=0"/></net>

<net id="780"><net_src comp="130" pin="0"/><net_sink comp="775" pin=1"/></net>

<net id="785"><net_src comp="455" pin="4"/><net_sink comp="781" pin=0"/></net>

<net id="786"><net_src comp="134" pin="0"/><net_sink comp="781" pin=1"/></net>

<net id="790"><net_src comp="455" pin="4"/><net_sink comp="787" pin=0"/></net>

<net id="794"><net_src comp="455" pin="4"/><net_sink comp="791" pin=0"/></net>

<net id="799"><net_src comp="478" pin="4"/><net_sink comp="795" pin=0"/></net>

<net id="800"><net_src comp="148" pin="0"/><net_sink comp="795" pin=1"/></net>

<net id="805"><net_src comp="478" pin="4"/><net_sink comp="801" pin=0"/></net>

<net id="806"><net_src comp="152" pin="0"/><net_sink comp="801" pin=1"/></net>

<net id="810"><net_src comp="478" pin="4"/><net_sink comp="807" pin=0"/></net>

<net id="811"><net_src comp="807" pin="1"/><net_sink comp="291" pin=2"/></net>

<net id="816"><net_src comp="489" pin="4"/><net_sink comp="812" pin=0"/></net>

<net id="817"><net_src comp="154" pin="0"/><net_sink comp="812" pin=1"/></net>

<net id="822"><net_src comp="489" pin="4"/><net_sink comp="818" pin=1"/></net>

<net id="826"><net_src comp="818" pin="2"/><net_sink comp="823" pin=0"/></net>

<net id="827"><net_src comp="823" pin="1"/><net_sink comp="284" pin=2"/></net>

<net id="831"><net_src comp="642" pin="1"/><net_sink comp="828" pin=0"/></net>

<net id="838"><net_src comp="158" pin="0"/><net_sink comp="832" pin=0"/></net>

<net id="839"><net_src comp="828" pin="1"/><net_sink comp="832" pin=1"/></net>

<net id="840"><net_src comp="160" pin="0"/><net_sink comp="832" pin=2"/></net>

<net id="841"><net_src comp="162" pin="0"/><net_sink comp="832" pin=3"/></net>

<net id="845"><net_src comp="828" pin="1"/><net_sink comp="842" pin=0"/></net>

<net id="850"><net_src comp="832" pin="4"/><net_sink comp="846" pin=0"/></net>

<net id="851"><net_src comp="164" pin="0"/><net_sink comp="846" pin=1"/></net>

<net id="856"><net_src comp="842" pin="1"/><net_sink comp="852" pin=0"/></net>

<net id="857"><net_src comp="166" pin="0"/><net_sink comp="852" pin=1"/></net>

<net id="862"><net_src comp="852" pin="2"/><net_sink comp="858" pin=0"/></net>

<net id="863"><net_src comp="846" pin="2"/><net_sink comp="858" pin=1"/></net>

<net id="868"><net_src comp="858" pin="2"/><net_sink comp="864" pin=0"/></net>

<net id="869"><net_src comp="625" pin="2"/><net_sink comp="864" pin=1"/></net>

<net id="875"><net_src comp="864" pin="2"/><net_sink comp="870" pin=0"/></net>

<net id="876"><net_src comp="142" pin="0"/><net_sink comp="870" pin=1"/></net>

<net id="877"><net_src comp="642" pin="1"/><net_sink comp="870" pin=2"/></net>

<net id="878"><net_src comp="870" pin="3"/><net_sink comp="330" pin=1"/></net>

<net id="883"><net_src comp="500" pin="4"/><net_sink comp="879" pin=0"/></net>

<net id="884"><net_src comp="170" pin="0"/><net_sink comp="879" pin=1"/></net>

<net id="889"><net_src comp="500" pin="4"/><net_sink comp="885" pin=0"/></net>

<net id="890"><net_src comp="88" pin="0"/><net_sink comp="885" pin=1"/></net>

<net id="894"><net_src comp="500" pin="4"/><net_sink comp="891" pin=0"/></net>

<net id="898"><net_src comp="500" pin="4"/><net_sink comp="895" pin=0"/></net>

<net id="903"><net_src comp="523" pin="4"/><net_sink comp="899" pin=0"/></net>

<net id="904"><net_src comp="130" pin="0"/><net_sink comp="899" pin=1"/></net>

<net id="909"><net_src comp="523" pin="4"/><net_sink comp="905" pin=0"/></net>

<net id="910"><net_src comp="134" pin="0"/><net_sink comp="905" pin=1"/></net>

<net id="914"><net_src comp="523" pin="4"/><net_sink comp="911" pin=0"/></net>

<net id="915"><net_src comp="911" pin="1"/><net_sink comp="343" pin=2"/></net>

<net id="921"><net_src comp="178" pin="0"/><net_sink comp="916" pin=0"/></net>

<net id="922"><net_src comp="523" pin="4"/><net_sink comp="916" pin=1"/></net>

<net id="923"><net_src comp="76" pin="0"/><net_sink comp="916" pin=2"/></net>

<net id="927"><net_src comp="916" pin="3"/><net_sink comp="924" pin=0"/></net>

<net id="933"><net_src comp="180" pin="0"/><net_sink comp="928" pin=0"/></net>

<net id="934"><net_src comp="523" pin="4"/><net_sink comp="928" pin=1"/></net>

<net id="935"><net_src comp="182" pin="0"/><net_sink comp="928" pin=2"/></net>

<net id="939"><net_src comp="928" pin="3"/><net_sink comp="936" pin=0"/></net>

<net id="944"><net_src comp="924" pin="1"/><net_sink comp="940" pin=0"/></net>

<net id="945"><net_src comp="936" pin="1"/><net_sink comp="940" pin=1"/></net>

<net id="950"><net_src comp="940" pin="2"/><net_sink comp="946" pin=0"/></net>

<net id="954"><net_src comp="946" pin="2"/><net_sink comp="951" pin=0"/></net>

<net id="955"><net_src comp="951" pin="1"/><net_sink comp="336" pin=2"/></net>

<net id="959"><net_src comp="642" pin="1"/><net_sink comp="956" pin=0"/></net>

<net id="966"><net_src comp="158" pin="0"/><net_sink comp="960" pin=0"/></net>

<net id="967"><net_src comp="956" pin="1"/><net_sink comp="960" pin=1"/></net>

<net id="968"><net_src comp="160" pin="0"/><net_sink comp="960" pin=2"/></net>

<net id="969"><net_src comp="162" pin="0"/><net_sink comp="960" pin=3"/></net>

<net id="973"><net_src comp="956" pin="1"/><net_sink comp="970" pin=0"/></net>

<net id="978"><net_src comp="960" pin="4"/><net_sink comp="974" pin=0"/></net>

<net id="979"><net_src comp="164" pin="0"/><net_sink comp="974" pin=1"/></net>

<net id="984"><net_src comp="970" pin="1"/><net_sink comp="980" pin=0"/></net>

<net id="985"><net_src comp="166" pin="0"/><net_sink comp="980" pin=1"/></net>

<net id="990"><net_src comp="980" pin="2"/><net_sink comp="986" pin=0"/></net>

<net id="991"><net_src comp="974" pin="2"/><net_sink comp="986" pin=1"/></net>

<net id="996"><net_src comp="986" pin="2"/><net_sink comp="992" pin=0"/></net>

<net id="997"><net_src comp="625" pin="2"/><net_sink comp="992" pin=1"/></net>

<net id="1003"><net_src comp="992" pin="2"/><net_sink comp="998" pin=0"/></net>

<net id="1004"><net_src comp="142" pin="0"/><net_sink comp="998" pin=1"/></net>

<net id="1005"><net_src comp="642" pin="1"/><net_sink comp="998" pin=2"/></net>

<net id="1006"><net_src comp="998" pin="3"/><net_sink comp="377" pin=1"/></net>

<net id="1010"><net_src comp="647" pin="2"/><net_sink comp="1007" pin=0"/></net>

<net id="1011"><net_src comp="1007" pin="1"/><net_sink comp="410" pin=2"/></net>

<net id="1018"><net_src comp="659" pin="2"/><net_sink comp="1015" pin=0"/></net>

<net id="1019"><net_src comp="1015" pin="1"/><net_sink comp="399" pin=2"/></net>

<net id="1023"><net_src comp="665" pin="2"/><net_sink comp="1020" pin=0"/></net>

<net id="1024"><net_src comp="1020" pin="1"/><net_sink comp="387" pin=2"/></net>

<net id="1028"><net_src comp="671" pin="1"/><net_sink comp="1025" pin=0"/></net>

<net id="1032"><net_src comp="709" pin="2"/><net_sink comp="1029" pin=0"/></net>

<net id="1033"><net_src comp="1029" pin="1"/><net_sink comp="736" pin=0"/></net>

<net id="1040"><net_src comp="721" pin="2"/><net_sink comp="1037" pin=0"/></net>

<net id="1041"><net_src comp="1037" pin="1"/><net_sink comp="444" pin=2"/></net>

<net id="1045"><net_src comp="206" pin="3"/><net_sink comp="1042" pin=0"/></net>

<net id="1046"><net_src comp="1042" pin="1"/><net_sink comp="213" pin=0"/></net>

<net id="1050"><net_src comp="736" pin="2"/><net_sink comp="1047" pin=0"/></net>

<net id="1051"><net_src comp="1047" pin="1"/><net_sink comp="761" pin=0"/></net>

<net id="1055"><net_src comp="753" pin="3"/><net_sink comp="1052" pin=0"/></net>

<net id="1056"><net_src comp="1052" pin="1"/><net_sink comp="421" pin=2"/></net>

<net id="1060"><net_src comp="769" pin="2"/><net_sink comp="1057" pin=0"/></net>

<net id="1061"><net_src comp="1057" pin="1"/><net_sink comp="432" pin=2"/></net>

<net id="1068"><net_src comp="781" pin="2"/><net_sink comp="1065" pin=0"/></net>

<net id="1069"><net_src comp="1065" pin="1"/><net_sink comp="455" pin=2"/></net>

<net id="1073"><net_src comp="787" pin="1"/><net_sink comp="1070" pin=0"/></net>

<net id="1074"><net_src comp="1070" pin="1"/><net_sink comp="310" pin=2"/></net>

<net id="1075"><net_src comp="1070" pin="1"/><net_sink comp="323" pin=2"/></net>

<net id="1079"><net_src comp="791" pin="1"/><net_sink comp="1076" pin=0"/></net>

<net id="1080"><net_src comp="1076" pin="1"/><net_sink comp="818" pin=0"/></net>

<net id="1087"><net_src comp="801" pin="2"/><net_sink comp="1084" pin=0"/></net>

<net id="1088"><net_src comp="1084" pin="1"/><net_sink comp="478" pin=2"/></net>

<net id="1092"><net_src comp="812" pin="2"/><net_sink comp="1089" pin=0"/></net>

<net id="1093"><net_src comp="1089" pin="1"/><net_sink comp="489" pin=2"/></net>

<net id="1097"><net_src comp="284" pin="3"/><net_sink comp="1094" pin=0"/></net>

<net id="1098"><net_src comp="1094" pin="1"/><net_sink comp="304" pin=0"/></net>

<net id="1102"><net_src comp="291" pin="3"/><net_sink comp="1099" pin=0"/></net>

<net id="1103"><net_src comp="1099" pin="1"/><net_sink comp="298" pin=0"/></net>

<net id="1107"><net_src comp="310" pin="3"/><net_sink comp="1104" pin=0"/></net>

<net id="1108"><net_src comp="1104" pin="1"/><net_sink comp="317" pin=0"/></net>

<net id="1112"><net_src comp="298" pin="3"/><net_sink comp="1109" pin=0"/></net>

<net id="1113"><net_src comp="1109" pin="1"/><net_sink comp="617" pin=0"/></net>

<net id="1117"><net_src comp="304" pin="3"/><net_sink comp="1114" pin=0"/></net>

<net id="1118"><net_src comp="1114" pin="1"/><net_sink comp="617" pin=1"/></net>

<net id="1122"><net_src comp="317" pin="3"/><net_sink comp="1119" pin=0"/></net>

<net id="1123"><net_src comp="1119" pin="1"/><net_sink comp="609" pin=1"/></net>

<net id="1130"><net_src comp="885" pin="2"/><net_sink comp="1127" pin=0"/></net>

<net id="1131"><net_src comp="1127" pin="1"/><net_sink comp="500" pin=0"/></net>

<net id="1135"><net_src comp="891" pin="1"/><net_sink comp="1132" pin=0"/></net>

<net id="1136"><net_src comp="1132" pin="1"/><net_sink comp="357" pin=2"/></net>

<net id="1137"><net_src comp="1132" pin="1"/><net_sink comp="370" pin=2"/></net>

<net id="1141"><net_src comp="895" pin="1"/><net_sink comp="1138" pin=0"/></net>

<net id="1142"><net_src comp="1138" pin="1"/><net_sink comp="946" pin=1"/></net>

<net id="1149"><net_src comp="905" pin="2"/><net_sink comp="1146" pin=0"/></net>

<net id="1150"><net_src comp="1146" pin="1"/><net_sink comp="523" pin=2"/></net>

<net id="1154"><net_src comp="336" pin="3"/><net_sink comp="1151" pin=0"/></net>

<net id="1155"><net_src comp="1151" pin="1"/><net_sink comp="351" pin=0"/></net>

<net id="1159"><net_src comp="343" pin="3"/><net_sink comp="1156" pin=0"/></net>

<net id="1160"><net_src comp="1156" pin="1"/><net_sink comp="330" pin=0"/></net>

<net id="1164"><net_src comp="357" pin="3"/><net_sink comp="1161" pin=0"/></net>

<net id="1165"><net_src comp="1161" pin="1"/><net_sink comp="364" pin=0"/></net>

<net id="1169"><net_src comp="330" pin="3"/><net_sink comp="1166" pin=0"/></net>

<net id="1170"><net_src comp="1166" pin="1"/><net_sink comp="617" pin=0"/></net>

<net id="1174"><net_src comp="351" pin="3"/><net_sink comp="1171" pin=0"/></net>

<net id="1175"><net_src comp="1171" pin="1"/><net_sink comp="617" pin=1"/></net>

<net id="1179"><net_src comp="364" pin="3"/><net_sink comp="1176" pin=0"/></net>

<net id="1180"><net_src comp="1176" pin="1"/><net_sink comp="609" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: prediction | {27 40 }
	Port: conv_1_out | {2 5 }
	Port: max_pool_1_out | {6 7 }
	Port: conv_2_out | {8 9 }
	Port: max_pool_2_out | {10 11 }
	Port: flat_array | {12 13 }
	Port: dense_1_out | {26 }
	Port: dense_2_out | {39 }
 - Input state : 
	Port: cnn : cnn_input | {3 4 }
	Port: cnn : conv_1_weights_0_1 | {2 5 }
	Port: cnn : conv_1_weights_0_2 | {2 5 }
	Port: cnn : conv_1_weights_1_0 | {2 5 }
	Port: cnn : conv_1_weights_1_1 | {2 5 }
	Port: cnn : conv_1_weights_1_2 | {2 5 }
	Port: cnn : conv_1_weights_2_0 | {2 5 }
	Port: cnn : conv_1_weights_2_1 | {2 5 }
	Port: cnn : conv_1_weights_2_2 | {2 5 }
	Port: cnn : conv_1_bias | {2 5 }
	Port: cnn : conv_1_weights_0_0 | {2 5 }
	Port: cnn : conv_1_out | {6 7 }
	Port: cnn : max_pool_1_out | {8 9 }
	Port: cnn : conv_2_weights | {8 9 }
	Port: cnn : conv_2_bias | {8 9 }
	Port: cnn : conv_2_out | {10 11 }
	Port: cnn : max_pool_2_out | {12 13 }
	Port: cnn : flat_array | {15 16 }
	Port: cnn : dense_1_weights | {15 16 }
	Port: cnn : dense_1_bias | {15 22 }
	Port: cnn : dense_1_out | {28 29 }
	Port: cnn : dense_2_weights | {28 29 }
	Port: cnn : dense_2_bias | {28 35 }
	Port: cnn : dense_2_out | {27 40 }
	Port: cnn : dense_out_weights | {27 40 }
	Port: cnn : dense_out_bias | {27 40 }
  - Chain level:
	State 1
	State 2
		add_ln23 : 1
		icmp_ln23 : 1
		i : 1
		br_ln23 : 2
		ix_in : 1
		trunc_ln27 : 1
		tmp_20 : 1
		tmp_21 : 2
		zext_ln27_1 : 3
		tmp_22 : 2
		zext_ln27_2 : 3
		sub_ln27 : 4
	State 3
		icmp_ln25 : 1
		j_1 : 1
		br_ln25 : 2
		zext_ln27 : 1
		cnn_input_addr : 2
		cnn_input_load : 3
		zext_ln27_3 : 1
		add_ln27 : 2
		icmp_ln23_1 : 1
		select_ln23 : 2
	State 4
		conv_1_input_0_addr : 1
		conv_1_input_1_addr : 1
		conv_1_input_2_addr : 1
		conv_1_input_3_addr : 1
		conv_1_input_4_addr : 1
		store_ln27 : 2
		store_ln27 : 2
		store_ln27 : 2
		store_ln27 : 2
		store_ln27 : 2
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
		icmp_ln9 : 1
		i_1 : 1
		br_ln9 : 2
		zext_ln14 : 1
		zext_ln13 : 1
	State 15
		icmp_ln13 : 1
		j : 1
		br_ln13 : 2
		zext_ln14_5 : 1
		add_ln14_4 : 1
		add_ln14 : 1
		zext_ln14_7 : 2
		dense_1_weights_addr : 3
		flat_array_addr : 2
		flat_array_load : 3
		dense_1_weights_load : 4
		dense_1_bias_load : 1
	State 16
		tmp_i : 1
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
		tmp_i_46 : 1
	State 23
	State 24
	State 25
		tmp_s : 1
	State 26
		tmp : 1
		trunc_ln19 : 1
		icmp_ln19 : 2
		icmp_ln19_1 : 2
		or_ln19 : 3
		and_ln19 : 3
		select_ln19 : 3
		store_ln17 : 4
	State 27
		icmp_ln9_1 : 1
		i_2 : 1
		br_ln9 : 2
		zext_ln14_4 : 1
		zext_ln13_3 : 1
	State 28
		icmp_ln13_1 : 1
		j_2 : 1
		br_ln13 : 2
		zext_ln14_6 : 1
		tmp_9 : 1
		zext_ln14_8 : 2
		tmp_10 : 1
		zext_ln14_9 : 2
		sub_ln14 : 3
		add_ln14_3 : 4
		sext_ln14 : 5
		dense_2_weights_addr : 6
		dense_1_out_addr_1 : 2
		dense_1_out_load : 3
		dense_2_weights_load : 7
		dense_2_bias_load : 1
	State 29
		tmp_7_i : 1
	State 30
	State 31
	State 32
	State 33
	State 34
	State 35
		tmp_i1 : 1
	State 36
	State 37
	State 38
		tmp_8 : 1
	State 39
		tmp_7 : 1
		trunc_ln19_1 : 1
		icmp_ln19_2 : 2
		icmp_ln19_3 : 2
		or_ln19_1 : 3
		and_ln19_1 : 3
		select_ln19_1 : 3
		store_ln17 : 4
	State 40


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-----------------------|---------|---------|---------|---------|---------|---------|
| Operation|    Functional Unit    |   BRAM  |  DSP48E |  Delay  |    FF   |   LUT   |   URAM  |
|----------|-----------------------|---------|---------|---------|---------|---------|---------|
|          |   grp_conv_1_fu_530   |    0    |    26   | 78.8667 |   4217  |   5326  |    0    |
|          |  grp_dense_out_fu_561 |    0    |    14   | 17.8272 |   1763  |   3233  |    0    |
|   call   |   grp_conv_2_fu_573   |    0    |    5    | 21.2737 |   917   |   1466  |    0    |
|          | grp_max_pool_1_fu_585 |    0    |    0    |  8.845  |   296   |   631   |    0    |
|          | grp_max_pool_2_fu_593 |    0    |    0    |  7.076  |   279   |   591   |    0    |
|          |    grp_flat_fu_601    |    0    |    0    |  3.538  |   101   |   175   |    0    |
|----------|-----------------------|---------|---------|---------|---------|---------|---------|
|   fadd   |       grp_fu_609      |    0    |    2    |    0    |   227   |   403   |    0    |
|----------|-----------------------|---------|---------|---------|---------|---------|---------|
|   fmul   |       grp_fu_617      |    0    |    3    |    0    |   128   |   320   |    0    |
|----------|-----------------------|---------|---------|---------|---------|---------|---------|
|   fcmp   |       grp_fu_625      |    0    |    0    |    0    |    66   |   239   |    0    |
|----------|-----------------------|---------|---------|---------|---------|---------|---------|
|          |    add_ln23_fu_647    |    0    |    0    |    0    |    0    |    13   |    0    |
|          |        i_fu_659       |    0    |    0    |    0    |    0    |    15   |    0    |
|          |      ix_in_fu_665     |    0    |    0    |    0    |    0    |    14   |    0    |
|          |       j_1_fu_721      |    0    |    0    |    0    |    0    |    15   |    0    |
|          |    add_ln27_fu_736    |    0    |    0    |    0    |    0    |    15   |    0    |
|          |   add_ln23_17_fu_741  |    0    |    0    |    0    |    0    |    15   |    0    |
|    add   |    add_ln28_fu_769    |    0    |    0    |    0    |    0    |    14   |    0    |
|          |       i_1_fu_781      |    0    |    0    |    0    |    0    |    15   |    0    |
|          |        j_fu_801       |    0    |    0    |    0    |    0    |    15   |    0    |
|          |   add_ln14_4_fu_812   |    0    |    0    |    0    |    0    |    21   |    0    |
|          |    add_ln14_fu_818    |    0    |    0    |    0    |    0    |    21   |    0    |
|          |       i_2_fu_885      |    0    |    0    |    0    |    0    |    15   |    0    |
|          |       j_2_fu_905      |    0    |    0    |    0    |    0    |    15   |    0    |
|          |   add_ln14_3_fu_946   |    0    |    0    |    0    |    0    |    12   |    0    |
|----------|-----------------------|---------|---------|---------|---------|---------|---------|
|          |    icmp_ln23_fu_653   |    0    |    0    |    0    |    0    |    11   |    0    |
|          |    icmp_ln25_fu_715   |    0    |    0    |    0    |    0    |    11   |    0    |
|          |   icmp_ln23_1_fu_747  |    0    |    0    |    0    |    0    |    11   |    0    |
|          |    icmp_ln9_fu_775    |    0    |    0    |    0    |    0    |    11   |    0    |
|          |    icmp_ln13_fu_795   |    0    |    0    |    0    |    0    |    13   |    0    |
|   icmp   |    icmp_ln19_fu_846   |    0    |    0    |    0    |    0    |    11   |    0    |
|          |   icmp_ln19_1_fu_852  |    0    |    0    |    0    |    0    |    18   |    0    |
|          |   icmp_ln9_1_fu_879   |    0    |    0    |    0    |    0    |    11   |    0    |
|          |   icmp_ln13_1_fu_899  |    0    |    0    |    0    |    0    |    11   |    0    |
|          |   icmp_ln19_2_fu_974  |    0    |    0    |    0    |    0    |    11   |    0    |
|          |   icmp_ln19_3_fu_980  |    0    |    0    |    0    |    0    |    18   |    0    |
|----------|-----------------------|---------|---------|---------|---------|---------|---------|
|          |   select_ln23_fu_753  |    0    |    0    |    0    |    0    |    5    |    0    |
|  select  |   select_ln19_fu_870  |    0    |    0    |    0    |    0    |    32   |    0    |
|          |  select_ln19_1_fu_998 |    0    |    0    |    0    |    0    |    32   |    0    |
|----------|-----------------------|---------|---------|---------|---------|---------|---------|
|    sub   |    sub_ln27_fu_709    |    0    |    0    |    0    |    0    |    15   |    0    |
|          |    sub_ln14_fu_940    |    0    |    0    |    0    |    0    |    12   |    0    |
|----------|-----------------------|---------|---------|---------|---------|---------|---------|
|    or    |     or_ln19_fu_858    |    0    |    0    |    0    |    0    |    2    |    0    |
|          |    or_ln19_1_fu_986   |    0    |    0    |    0    |    0    |    2    |    0    |
|----------|-----------------------|---------|---------|---------|---------|---------|---------|
|    and   |    and_ln19_fu_864    |    0    |    0    |    0    |    0    |    2    |    0    |
|          |   and_ln19_1_fu_992   |    0    |    0    |    0    |    0    |    2    |    0    |
|----------|-----------------------|---------|---------|---------|---------|---------|---------|
|          |   trunc_ln27_fu_671   |    0    |    0    |    0    |    0    |    0    |    0    |
|   trunc  |   trunc_ln19_fu_842   |    0    |    0    |    0    |    0    |    0    |    0    |
|          |  trunc_ln19_1_fu_970  |    0    |    0    |    0    |    0    |    0    |    0    |
|----------|-----------------------|---------|---------|---------|---------|---------|---------|
|          |     tmp_20_fu_675     |    0    |    0    |    0    |    0    |    0    |    0    |
|partselect|       tmp_fu_832      |    0    |    0    |    0    |    0    |    0    |    0    |
|          |      tmp_7_fu_960     |    0    |    0    |    0    |    0    |    0    |    0    |
|----------|-----------------------|---------|---------|---------|---------|---------|---------|
|          |     tmp_21_fu_685     |    0    |    0    |    0    |    0    |    0    |    0    |
|bitconcatenate|     tmp_22_fu_697     |    0    |    0    |    0    |    0    |    0    |    0    |
|          |      tmp_9_fu_916     |    0    |    0    |    0    |    0    |    0    |    0    |
|          |     tmp_10_fu_928     |    0    |    0    |    0    |    0    |    0    |    0    |
|----------|-----------------------|---------|---------|---------|---------|---------|---------|
|          |   zext_ln27_1_fu_693  |    0    |    0    |    0    |    0    |    0    |    0    |
|          |   zext_ln27_2_fu_705  |    0    |    0    |    0    |    0    |    0    |    0    |
|          |    zext_ln27_fu_727   |    0    |    0    |    0    |    0    |    0    |    0    |
|          |   zext_ln27_3_fu_732  |    0    |    0    |    0    |    0    |    0    |    0    |
|          |    zext_ln14_fu_787   |    0    |    0    |    0    |    0    |    0    |    0    |
|          |    zext_ln13_fu_791   |    0    |    0    |    0    |    0    |    0    |    0    |
|   zext   |   zext_ln14_5_fu_807  |    0    |    0    |    0    |    0    |    0    |    0    |
|          |   zext_ln14_7_fu_823  |    0    |    0    |    0    |    0    |    0    |    0    |
|          |   zext_ln14_4_fu_891  |    0    |    0    |    0    |    0    |    0    |    0    |
|          |   zext_ln13_3_fu_895  |    0    |    0    |    0    |    0    |    0    |    0    |
|          |   zext_ln14_6_fu_911  |    0    |    0    |    0    |    0    |    0    |    0    |
|          |   zext_ln14_8_fu_924  |    0    |    0    |    0    |    0    |    0    |    0    |
|          |   zext_ln14_9_fu_936  |    0    |    0    |    0    |    0    |    0    |    0    |
|----------|-----------------------|---------|---------|---------|---------|---------|---------|
|   sext   |    sext_ln27_fu_761   |    0    |    0    |    0    |    0    |    0    |    0    |
|          |    sext_ln14_fu_951   |    0    |    0    |    0    |    0    |    0    |    0    |
|----------|-----------------------|---------|---------|---------|---------|---------|---------|
|   Total  |                       |    0    |    50   | 137.427 |   7994  |  12840  |    0    |
|----------|-----------------------|---------|---------|---------|---------|---------|---------|

Memories:
+------------------+--------+--------+--------+--------+
|                  |  BRAM  |   FF   |   LUT  |  URAM  |
+------------------+--------+--------+--------+--------+
|    conv_1_bias   |    0   |   32   |    3   |    -   |
|  conv_1_input_0  |    2   |    0   |    0   |    0   |
|  conv_1_input_1  |    2   |    0   |    0   |    0   |
|  conv_1_input_2  |    2   |    0   |    0   |    0   |
|  conv_1_input_3  |    2   |    0   |    0   |    0   |
|  conv_1_input_4  |    2   |    0   |    0   |    0   |
|    conv_1_out    |    8   |    0   |    0   |    0   |
|conv_1_weights_0_0|    0   |   32   |    3   |    -   |
|conv_1_weights_0_1|    0   |   32   |    3   |    -   |
|conv_1_weights_0_2|    0   |   32   |    3   |    -   |
|conv_1_weights_1_0|    0   |   32   |    3   |    -   |
|conv_1_weights_1_1|    0   |   32   |    3   |    -   |
|conv_1_weights_1_2|    0   |   32   |    3   |    -   |
|conv_1_weights_2_0|    0   |   32   |    3   |    -   |
|conv_1_weights_2_1|    0   |   32   |    3   |    -   |
|conv_1_weights_2_2|    0   |   32   |    3   |    -   |
|    conv_2_bias   |    0   |   32   |    8   |    -   |
|    conv_2_out    |    4   |    0   |    0   |    0   |
|  conv_2_weights  |    2   |    0   |    0   |    -   |
|   dense_1_bias   |    1   |    0   |    0   |    -   |
|    dense_1_out   |    1   |    0   |    0   |    0   |
|  dense_1_weights |   64   |    0   |    0   |    -   |
|   dense_2_bias   |    0   |   32   |   15   |    -   |
|    dense_2_out   |    0   |   64   |   15   |    0   |
|  dense_2_weights |    4   |    0   |    0   |    -   |
|  dense_out_bias  |    0   |   32   |    5   |    -   |
| dense_out_weights|    1   |    0   |    0   |    -   |
|    flat_array    |    1   |    0   |    0   |    0   |
|  max_pool_1_out  |    2   |    0   |    0   |    0   |
|  max_pool_2_out  |    1   |    0   |    0   |    0   |
+------------------+--------+--------+--------+--------+
|       Total      |   99   |   480  |   73   |    0   |
+------------------+--------+--------+--------+--------+

* Register list:
+-----------------------------+--------+
|                             |   FF   |
+-----------------------------+--------+
|     add_ln14_4_reg_1089     |   15   |
|      add_ln23_reg_1007      |   11   |
|      add_ln27_reg_1047      |    9   |
|      add_ln28_reg_1057      |   10   |
|   cnn_input_addr_reg_1042   |   10   |
|  dense_1_bias_addr_reg_1104 |    6   |
|  dense_1_bias_load_reg_1119 |   32   |
| dense_1_out_addr_1_reg_1156 |    6   |
|  dense_1_out_load_reg_1166  |   32   |
|dense_1_weights_addr_reg_1094|   15   |
|dense_1_weights_load_reg_1114|   32   |
|  dense_2_bias_addr_reg_1161 |    5   |
|  dense_2_bias_load_reg_1176 |   32   |
|dense_2_weights_addr_reg_1151|   11   |
|dense_2_weights_load_reg_1171|   32   |
|   flat_array_addr_reg_1099  |    9   |
|   flat_array_load_reg_1109  |   32   |
|        i_0_i8_reg_496       |    5   |
|        i_0_i_reg_451        |    6   |
|         i_0_reg_395         |    5   |
|         i_1_reg_1065        |    6   |
|         i_2_reg_1127        |    5   |
|          i_reg_1015         |    5   |
|       ix_in_0_reg_383       |   10   |
|       ix_in_1_reg_429       |   10   |
|        ix_in_reg_1020       |   10   |
|       j_0_i12_reg_519       |    6   |
|        j_0_i_reg_474        |    9   |
|         j_0_reg_440         |    5   |
|         j_1_reg_1037        |    5   |
|         j_2_reg_1146        |    6   |
|          j_reg_1084         |    9   |
|       phi_mul4_reg_485      |   15   |
|       phi_mul_reg_406       |   11   |
|       phi_urem_reg_417      |    5   |
|           reg_631           |   32   |
|           reg_636           |   32   |
|           reg_642           |   32   |
|     select_ln23_reg_1052    |    5   |
|      sub_ln27_reg_1029      |    9   |
|      sum_0_i11_reg_507      |   32   |
|       sum_0_i_reg_462       |   32   |
|     trunc_ln27_reg_1025     |    4   |
|     zext_ln13_3_reg_1138    |   12   |
|      zext_ln13_reg_1076     |   15   |
|     zext_ln14_4_reg_1132    |   64   |
|      zext_ln14_reg_1070     |   64   |
+-----------------------------+--------+
|            Total            |   765  |
+-----------------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
| grp_access_fu_213 |  p0  |   2  |  10  |   20   ||    9    |
| grp_access_fu_298 |  p0  |   2  |   9  |   18   ||    9    |
| grp_access_fu_304 |  p0  |   2  |  15  |   30   ||    9    |
| grp_access_fu_317 |  p0  |   2  |   6  |   12   ||    9    |
| grp_access_fu_330 |  p0  |   3  |   6  |   18   ||    15   |
| grp_access_fu_351 |  p0  |   2  |  11  |   22   ||    9    |
| grp_access_fu_364 |  p0  |   2  |   5  |   10   ||    9    |
|  ix_in_0_reg_383  |  p0  |   2  |  10  |   20   ||    9    |
|  phi_urem_reg_417 |  p0  |   2  |   5  |   10   ||    9    |
|  sum_0_i_reg_462  |  p0  |   2  |  32  |   64   ||    9    |
| sum_0_i11_reg_507 |  p0  |   2  |  32  |   64   ||    9    |
|     grp_fu_609    |  p0  |   2  |  32  |   64   ||    9    |
|     grp_fu_609    |  p1  |   5  |  32  |   160  ||    27   |
|     grp_fu_617    |  p0  |   4  |  32  |   128  ||    21   |
|     grp_fu_617    |  p1  |   4  |  32  |   128  ||    21   |
|     grp_fu_625    |  p0  |   2  |  32  |   64   ||    9    |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   832  ||  28.67  ||   192   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+--------+--------+
|           |  BRAM  | DSP48E |  Delay |   FF   |   LUT  |  URAM  |
+-----------+--------+--------+--------+--------+--------+--------+
|  Function |    0   |   50   |   137  |  7994  |  12840 |    0   |
|   Memory  |   99   |    -   |    -   |   480  |   73   |    0   |
|Multiplexer|    -   |    -   |   28   |    -   |   192  |    -   |
|  Register |    -   |    -   |    -   |   765  |    -   |    -   |
+-----------+--------+--------+--------+--------+--------+--------+
|   Total   |   99   |   50   |   166  |  9239  |  13105 |    0   |
+-----------+--------+--------+--------+--------+--------+--------+
