Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Thu May 21 14:17:14 2020
| Host         : DESKTOP-KFTK1LL running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file manageScene_timing_summary_routed.rpt -pb manageScene_timing_summary_routed.pb -rpx manageScene_timing_summary_routed.rpx -warn_on_violation
| Design       : manageScene
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 70 register/latch pins with no clock driven by root clock pin: ats/fdivTarget/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: ats/genblk1[0].fdiv/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: ats/genblk1[10].fdiv/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: ats/genblk1[11].fdiv/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: ats/genblk1[12].fdiv/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: ats/genblk1[13].fdiv/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: ats/genblk1[14].fdiv/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: ats/genblk1[15].fdiv/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: ats/genblk1[16].fdiv/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: ats/genblk1[17].fdiv/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: ats/genblk1[1].fdiv/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: ats/genblk1[2].fdiv/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: ats/genblk1[3].fdiv/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: ats/genblk1[4].fdiv/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: ats/genblk1[5].fdiv/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: ats/genblk1[6].fdiv/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: ats/genblk1[7].fdiv/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: ats/genblk1[8].fdiv/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: ats/genblk1[9].fdiv/clkDiv_reg/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: fdivTarget2/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: genblk1[0].fdiv2/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: genblk1[10].fdiv2/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: genblk1[11].fdiv2/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: genblk1[12].fdiv2/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: genblk1[13].fdiv2/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: genblk1[14].fdiv2/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: genblk1[15].fdiv2/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: genblk1[16].fdiv2/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: genblk1[17].fdiv2/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: genblk1[18].fdiv2/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: genblk1[19].fdiv2/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: genblk1[1].fdiv2/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: genblk1[20].fdiv2/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: genblk1[21].fdiv2/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: genblk1[22].fdiv2/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: genblk1[23].fdiv2/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: genblk1[24].fdiv2/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: genblk1[25].fdiv2/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: genblk1[26].fdiv2/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: genblk1[27].fdiv2/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: genblk1[2].fdiv2/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: genblk1[3].fdiv2/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: genblk1[4].fdiv2/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: genblk1[5].fdiv2/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: genblk1[6].fdiv2/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: genblk1[7].fdiv2/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: genblk1[8].fdiv2/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: genblk1[9].fdiv2/clkDiv_reg/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: newpic_reg/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: vga_sync_unit/pixel_reg_reg[0]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: vga_sync_unit/pixel_reg_reg[1]/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 218 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 15 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -4.749       -9.418                      2                  496        0.136        0.000                      0                  496        4.500        0.000                       0                   190  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin        -4.749       -9.418                      2                  496        0.136        0.000                      0                  496        4.500        0.000                       0                   190  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            2  Failing Endpoints,  Worst Slack       -4.749ns,  Total Violation       -9.418ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.136ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -4.749ns  (required time - arrival time)
  Source:                 vga_sync_unit/h_count_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ats/ec2/hitEnemy_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        14.759ns  (logic 10.267ns (69.567%)  route 4.492ns (30.433%))
  Logic Levels:           16  (CARRY4=7 DSP48E1=2 LUT2=3 LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.776ns = ( 14.776 - 10.000 ) 
    Source Clock Delay      (SCD):    5.072ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=189, routed)         1.551     5.072    vga_sync_unit/clk_IBUF_BUFG
    SLICE_X13Y26         FDRE                                         r  vga_sync_unit/h_count_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y26         FDRE (Prop_fdre_C_Q)         0.419     5.491 r  vga_sync_unit/h_count_reg_reg[1]/Q
                         net (fo=89, routed)          0.713     6.205    vga_sync_unit/h_count_reg_reg[9]_0[1]
    SLICE_X11Y21         LUT2 (Prop_lut2_I0_O)        0.297     6.502 r  vga_sync_unit/i__carry_i_3__1/O
                         net (fo=1, routed)           0.000     6.502    ats/ec2/hitEnemy4__4_0[1]
    SLICE_X11Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.052 r  ats/ec2/hitEnemy5_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     7.052    ats/ec2/hitEnemy5_inferred__0/i__carry_n_0
    SLICE_X11Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.166 r  ats/ec2/hitEnemy5_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.166    ats/ec2/hitEnemy5_inferred__0/i__carry__0_n_0
    SLICE_X11Y23         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.500 r  ats/ec2/hitEnemy5_inferred__0/i__carry__1/O[1]
                         net (fo=4, routed)           0.610     8.110    ats/ec2/rgb_reg5[9]
    DSP48_X0Y9           DSP48E1 (Prop_dsp48e1_A[9]_PCOUT[47])
                                                      4.215    12.325 r  ats/ec2/hitEnemy4__3/PCOUT[47]
                         net (fo=1, routed)           0.056    12.380    ats/ec2/hitEnemy4__3_n_106
    DSP48_X0Y10          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    13.898 r  ats/ec2/hitEnemy4__4/P[0]
                         net (fo=2, routed)           0.811    14.709    ats/ec2/p_1_in[17]
    SLICE_X10Y24         LUT2 (Prop_lut2_I0_O)        0.124    14.833 r  ats/ec2/hitEnemy3_carry_i_3/O
                         net (fo=1, routed)           0.000    14.833    ats/ec2/hitEnemy3_carry_i_3_n_0
    SLICE_X10Y24         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    15.366 r  ats/ec2/hitEnemy3_carry/CO[3]
                         net (fo=1, routed)           0.009    15.375    ats/ec2/hitEnemy3_carry_n_0
    SLICE_X10Y25         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    15.698 r  ats/ec2/hitEnemy3_carry__0/O[1]
                         net (fo=2, routed)           0.758    16.456    ats/ec2/hitEnemy40_in[21]
    SLICE_X10Y21         LUT2 (Prop_lut2_I0_O)        0.306    16.762 r  ats/ec2/hitEnemy3__89_carry__4_i_3/O
                         net (fo=1, routed)           0.000    16.762    ats/ec2/hitEnemy3__89_carry__4_i_3_n_0
    SLICE_X10Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    17.295 r  ats/ec2/hitEnemy3__89_carry__4/CO[3]
                         net (fo=1, routed)           0.000    17.295    ats/ec2/hitEnemy3__89_carry__4_n_0
    SLICE_X10Y22         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    17.618 f  ats/ec2/hitEnemy3__89_carry__5/O[1]
                         net (fo=1, routed)           0.603    18.221    ats/ec2/rgb_reg3__0[25]
    SLICE_X8Y22          LUT4 (Prop_lut4_I0_O)        0.306    18.527 f  ats/ec2/hitEnemy_i_7/O
                         net (fo=1, routed)           0.436    18.963    ats/ec2/hitEnemy_i_7_n_0
    SLICE_X8Y22          LUT6 (Prop_lut6_I4_O)        0.124    19.087 f  ats/ec2/hitEnemy_i_3/O
                         net (fo=2, routed)           0.183    19.270    ats/ec2/hitEnemy_i_3_n_0
    SLICE_X8Y22          LUT4 (Prop_lut4_I0_O)        0.124    19.394 f  ats/ec2/hitEnemy_i_2/O
                         net (fo=2, routed)           0.313    19.707    ats/ec2/hitEnemy_i_6_0
    SLICE_X8Y23          LUT5 (Prop_lut5_I0_O)        0.124    19.831 r  ats/ec2/hitEnemy_i_1/O
                         net (fo=1, routed)           0.000    19.831    ats/ec2/hitEnemy_i_1_n_0
    SLICE_X8Y23          FDRE                                         r  ats/ec2/hitEnemy_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=189, routed)         1.435    14.776    ats/ec2/clk_IBUF_BUFG
    SLICE_X8Y23          FDRE                                         r  ats/ec2/hitEnemy_reg/C
                         clock pessimism              0.260    15.036    
                         clock uncertainty           -0.035    15.001    
    SLICE_X8Y23          FDRE (Setup_fdre_C_D)        0.081    15.082    ats/ec2/hitEnemy_reg
  -------------------------------------------------------------------
                         required time                         15.082    
                         arrival time                         -19.831    
  -------------------------------------------------------------------
                         slack                                 -4.749    

Slack (VIOLATED) :        -4.670ns  (required time - arrival time)
  Source:                 vga_sync_unit/h_count_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ats/ec1/hitEnemy_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        14.720ns  (logic 9.923ns (67.411%)  route 4.797ns (32.589%))
  Logic Levels:           15  (CARRY4=7 DSP48E1=2 LUT2=2 LUT4=2 LUT5=2)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.780ns = ( 14.780 - 10.000 ) 
    Source Clock Delay      (SCD):    5.072ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=189, routed)         1.551     5.072    vga_sync_unit/clk_IBUF_BUFG
    SLICE_X13Y26         FDRE                                         r  vga_sync_unit/h_count_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y26         FDRE (Prop_fdre_C_Q)         0.419     5.491 r  vga_sync_unit/h_count_reg_reg[1]/Q
                         net (fo=89, routed)          0.594     6.086    ats/ec1/Q[1]
    SLICE_X12Y25         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.693     6.779 r  ats/ec1/hitEnemy5_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     6.779    ats/ec1/hitEnemy5_inferred__0/i__carry_n_0
    SLICE_X12Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.896 r  ats/ec1/hitEnemy5_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.896    ats/ec1/hitEnemy5_inferred__0/i__carry__0_n_0
    SLICE_X12Y27         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.135 r  ats/ec1/hitEnemy5_inferred__0/i__carry__1/O[2]
                         net (fo=71, routed)          0.837     7.972    ats/ec1/hitEnemy5_inferred__0/i__carry__1_n_5
    DSP48_X0Y11          DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[47])
                                                      4.213    12.185 r  ats/ec1/hitEnemy4__3/PCOUT[47]
                         net (fo=1, routed)           0.002    12.187    ats/ec1/hitEnemy4__3_n_106
    DSP48_X0Y12          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    13.705 r  ats/ec1/hitEnemy4__4/P[0]
                         net (fo=2, routed)           0.664    14.369    ats/ec1/hitEnemy4__4_n_105
    SLICE_X12Y29         LUT2 (Prop_lut2_I0_O)        0.124    14.493 r  ats/ec1/hitEnemy3_carry_i_3__0/O
                         net (fo=1, routed)           0.000    14.493    ats/ec1/hitEnemy3_carry_i_3__0_n_0
    SLICE_X12Y29         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    15.026 r  ats/ec1/hitEnemy3_carry/CO[3]
                         net (fo=1, routed)           0.000    15.026    ats/ec1/hitEnemy3_carry_n_0
    SLICE_X12Y30         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    15.349 r  ats/ec1/hitEnemy3_carry__0/O[1]
                         net (fo=2, routed)           1.077    16.426    ats/ec1/hitEnemy40_in[21]
    SLICE_X12Y18         LUT2 (Prop_lut2_I0_O)        0.306    16.732 r  ats/ec1/hitEnemy3__89_carry__4_i_3__0/O
                         net (fo=1, routed)           0.000    16.732    ats/ec1/hitEnemy3__89_carry__4_i_3__0_n_0
    SLICE_X12Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    17.265 r  ats/ec1/hitEnemy3__89_carry__4/CO[3]
                         net (fo=1, routed)           0.000    17.265    ats/ec1/hitEnemy3__89_carry__4_n_0
    SLICE_X12Y19         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    17.504 f  ats/ec1/hitEnemy3__89_carry__5/O[2]
                         net (fo=1, routed)           0.407    17.911    ats/ec1/rgb_reg33_out[26]
    SLICE_X13Y19         LUT4 (Prop_lut4_I0_O)        0.301    18.212 f  ats/ec1/hitEnemy_i_9__0/O
                         net (fo=1, routed)           0.263    18.475    ats/ec1/hitEnemy_i_9__0_n_0
    SLICE_X13Y19         LUT5 (Prop_lut5_I4_O)        0.124    18.599 f  ats/ec1/hitEnemy_i_4__0/O
                         net (fo=1, routed)           0.658    19.257    ats/ec1/hitEnemy_i_4__0_n_0
    SLICE_X14Y19         LUT4 (Prop_lut4_I1_O)        0.124    19.381 r  ats/ec1/hitEnemy_i_2__0/O
                         net (fo=4, routed)           0.294    19.675    ats/ec1/hitEnemy_i_6__0_0
    SLICE_X14Y19         LUT5 (Prop_lut5_I1_O)        0.117    19.792 r  ats/ec1/hitEnemy_i_1__0/O
                         net (fo=1, routed)           0.000    19.792    ats/ec1/hitEnemy_i_1__0_n_0
    SLICE_X14Y19         FDRE                                         r  ats/ec1/hitEnemy_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=189, routed)         1.439    14.780    ats/ec1/clk_IBUF_BUFG
    SLICE_X14Y19         FDRE                                         r  ats/ec1/hitEnemy_reg/C
                         clock pessimism              0.260    15.040    
                         clock uncertainty           -0.035    15.005    
    SLICE_X14Y19         FDRE (Setup_fdre_C_D)        0.118    15.123    ats/ec1/hitEnemy_reg
  -------------------------------------------------------------------
                         required time                         15.123    
                         arrival time                         -19.792    
  -------------------------------------------------------------------
                         slack                                 -4.670    

Slack (MET) :             0.213ns  (required time - arrival time)
  Source:                 vga_sync_unit/h_count_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cred/t3/FontRom/fontRow_reg/ADDRARDADDR[12]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.940ns  (logic 1.666ns (18.636%)  route 7.274ns (81.364%))
  Logic Levels:           6  (CARRY4=2 LUT2=1 LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.065ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.820ns = ( 14.820 - 10.000 ) 
    Source Clock Delay      (SCD):    5.072ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=189, routed)         1.551     5.072    vga_sync_unit/clk_IBUF_BUFG
    SLICE_X13Y26         FDRE                                         r  vga_sync_unit/h_count_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y26         FDRE (Prop_fdre_C_Q)         0.456     5.528 f  vga_sync_unit/h_count_reg_reg[2]/Q
                         net (fo=97, routed)          2.780     8.308    vga_sync_unit/h_count_reg_reg[9]_0[2]
    SLICE_X8Y41          LUT3 (Prop_lut3_I0_O)        0.124     8.432 f  vga_sync_unit/g0_b0_i_8/O
                         net (fo=5, routed)           0.929     9.362    vga_sync_unit/g0_b0_i_8_n_0
    SLICE_X6Y30          LUT6 (Prop_lut6_I0_O)        0.124     9.486 r  vga_sync_unit/g0_b0_i_5/O
                         net (fo=14, routed)          1.786    11.272    vga_sync_unit/g0_b0_i_5_n_0
    SLICE_X29Y21         LUT5 (Prop_lut5_I4_O)        0.124    11.396 r  vga_sync_unit/g0_b1__0/O
                         net (fo=3, routed)           0.594    11.990    vga_sync_unit/v_count_reg_reg[9]_5[0]
    SLICE_X28Y21         LUT2 (Prop_lut2_I0_O)        0.124    12.114 r  vga_sync_unit/fontAddress_carry_i_1__9/O
                         net (fo=1, routed)           0.000    12.114    cred/t3/fontRow_reg[2]
    SLICE_X28Y21         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    12.515 r  cred/t3/fontAddress_carry/CO[3]
                         net (fo=1, routed)           0.000    12.515    cred/t3/fontAddress_carry_n_0
    SLICE_X28Y22         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    12.828 r  cred/t3/fontAddress_carry__0/O[3]
                         net (fo=1, routed)           1.183    14.012    cred/t3/FontRom/ADDRARDADDR[9]
    RAMB18_X1Y8          RAMB18E1                                     r  cred/t3/FontRom/fontRow_reg/ADDRARDADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=189, routed)         1.479    14.820    cred/t3/FontRom/clk_IBUF_BUFG
    RAMB18_X1Y8          RAMB18E1                                     r  cred/t3/FontRom/fontRow_reg/CLKARDCLK
                         clock pessimism              0.188    15.008    
                         clock uncertainty           -0.035    14.972    
    RAMB18_X1Y8          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[12])
                                                     -0.748    14.224    cred/t3/FontRom/fontRow_reg
  -------------------------------------------------------------------
                         required time                         14.224    
                         arrival time                         -14.012    
  -------------------------------------------------------------------
                         slack                                  0.213    

Slack (MET) :             0.298ns  (required time - arrival time)
  Source:                 vga_sync_unit/h_count_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cred/t3/FontRom/fontRow_reg/ADDRARDADDR[11]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.858ns  (logic 1.592ns (17.973%)  route 7.266ns (82.027%))
  Logic Levels:           6  (CARRY4=2 LUT2=1 LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.065ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.820ns = ( 14.820 - 10.000 ) 
    Source Clock Delay      (SCD):    5.072ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=189, routed)         1.551     5.072    vga_sync_unit/clk_IBUF_BUFG
    SLICE_X13Y26         FDRE                                         r  vga_sync_unit/h_count_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y26         FDRE (Prop_fdre_C_Q)         0.456     5.528 f  vga_sync_unit/h_count_reg_reg[2]/Q
                         net (fo=97, routed)          2.780     8.308    vga_sync_unit/h_count_reg_reg[9]_0[2]
    SLICE_X8Y41          LUT3 (Prop_lut3_I0_O)        0.124     8.432 f  vga_sync_unit/g0_b0_i_8/O
                         net (fo=5, routed)           0.929     9.362    vga_sync_unit/g0_b0_i_8_n_0
    SLICE_X6Y30          LUT6 (Prop_lut6_I0_O)        0.124     9.486 r  vga_sync_unit/g0_b0_i_5/O
                         net (fo=14, routed)          1.786    11.272    vga_sync_unit/g0_b0_i_5_n_0
    SLICE_X29Y21         LUT5 (Prop_lut5_I4_O)        0.124    11.396 r  vga_sync_unit/g0_b1__0/O
                         net (fo=3, routed)           0.594    11.990    vga_sync_unit/v_count_reg_reg[9]_5[0]
    SLICE_X28Y21         LUT2 (Prop_lut2_I0_O)        0.124    12.114 r  vga_sync_unit/fontAddress_carry_i_1__9/O
                         net (fo=1, routed)           0.000    12.114    cred/t3/fontRow_reg[2]
    SLICE_X28Y21         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    12.515 r  cred/t3/fontAddress_carry/CO[3]
                         net (fo=1, routed)           0.000    12.515    cred/t3/fontAddress_carry_n_0
    SLICE_X28Y22         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    12.754 r  cred/t3/fontAddress_carry__0/O[2]
                         net (fo=1, routed)           1.176    13.930    cred/t3/FontRom/ADDRARDADDR[8]
    RAMB18_X1Y8          RAMB18E1                                     r  cred/t3/FontRom/fontRow_reg/ADDRARDADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=189, routed)         1.479    14.820    cred/t3/FontRom/clk_IBUF_BUFG
    RAMB18_X1Y8          RAMB18E1                                     r  cred/t3/FontRom/fontRow_reg/CLKARDCLK
                         clock pessimism              0.188    15.008    
                         clock uncertainty           -0.035    14.972    
    RAMB18_X1Y8          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[11])
                                                     -0.744    14.228    cred/t3/FontRom/fontRow_reg
  -------------------------------------------------------------------
                         required time                         14.228    
                         arrival time                         -13.930    
  -------------------------------------------------------------------
                         slack                                  0.298    

Slack (MET) :             0.318ns  (required time - arrival time)
  Source:                 vga_sync_unit/h_count_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cred/t3/FontRom/fontRow_reg/ADDRARDADDR[9]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.841ns  (logic 1.575ns (17.814%)  route 7.266ns (82.186%))
  Logic Levels:           6  (CARRY4=2 LUT2=1 LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.065ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.820ns = ( 14.820 - 10.000 ) 
    Source Clock Delay      (SCD):    5.072ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=189, routed)         1.551     5.072    vga_sync_unit/clk_IBUF_BUFG
    SLICE_X13Y26         FDRE                                         r  vga_sync_unit/h_count_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y26         FDRE (Prop_fdre_C_Q)         0.456     5.528 f  vga_sync_unit/h_count_reg_reg[2]/Q
                         net (fo=97, routed)          2.780     8.308    vga_sync_unit/h_count_reg_reg[9]_0[2]
    SLICE_X8Y41          LUT3 (Prop_lut3_I0_O)        0.124     8.432 f  vga_sync_unit/g0_b0_i_8/O
                         net (fo=5, routed)           0.929     9.362    vga_sync_unit/g0_b0_i_8_n_0
    SLICE_X6Y30          LUT6 (Prop_lut6_I0_O)        0.124     9.486 r  vga_sync_unit/g0_b0_i_5/O
                         net (fo=14, routed)          1.786    11.272    vga_sync_unit/g0_b0_i_5_n_0
    SLICE_X29Y21         LUT5 (Prop_lut5_I4_O)        0.124    11.396 r  vga_sync_unit/g0_b1__0/O
                         net (fo=3, routed)           0.594    11.990    vga_sync_unit/v_count_reg_reg[9]_5[0]
    SLICE_X28Y21         LUT2 (Prop_lut2_I0_O)        0.124    12.114 r  vga_sync_unit/fontAddress_carry_i_1__9/O
                         net (fo=1, routed)           0.000    12.114    cred/t3/fontRow_reg[2]
    SLICE_X28Y21         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    12.515 r  cred/t3/fontAddress_carry/CO[3]
                         net (fo=1, routed)           0.000    12.515    cred/t3/fontAddress_carry_n_0
    SLICE_X28Y22         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    12.737 r  cred/t3/fontAddress_carry__0/O[0]
                         net (fo=1, routed)           1.176    13.914    cred/t3/FontRom/ADDRARDADDR[6]
    RAMB18_X1Y8          RAMB18E1                                     r  cred/t3/FontRom/fontRow_reg/ADDRARDADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=189, routed)         1.479    14.820    cred/t3/FontRom/clk_IBUF_BUFG
    RAMB18_X1Y8          RAMB18E1                                     r  cred/t3/FontRom/fontRow_reg/CLKARDCLK
                         clock pessimism              0.188    15.008    
                         clock uncertainty           -0.035    14.972    
    RAMB18_X1Y8          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[9])
                                                     -0.741    14.231    cred/t3/FontRom/fontRow_reg
  -------------------------------------------------------------------
                         required time                         14.231    
                         arrival time                         -13.914    
  -------------------------------------------------------------------
                         slack                                  0.318    

Slack (MET) :             0.321ns  (required time - arrival time)
  Source:                 vga_sync_unit/h_count_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cred/t3/FontRom/fontRow_reg/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.834ns  (logic 1.687ns (19.097%)  route 7.147ns (80.903%))
  Logic Levels:           6  (CARRY4=2 LUT2=1 LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.065ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.820ns = ( 14.820 - 10.000 ) 
    Source Clock Delay      (SCD):    5.072ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=189, routed)         1.551     5.072    vga_sync_unit/clk_IBUF_BUFG
    SLICE_X13Y26         FDRE                                         r  vga_sync_unit/h_count_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y26         FDRE (Prop_fdre_C_Q)         0.456     5.528 f  vga_sync_unit/h_count_reg_reg[2]/Q
                         net (fo=97, routed)          2.780     8.308    vga_sync_unit/h_count_reg_reg[9]_0[2]
    SLICE_X8Y41          LUT3 (Prop_lut3_I0_O)        0.124     8.432 f  vga_sync_unit/g0_b0_i_8/O
                         net (fo=5, routed)           0.929     9.362    vga_sync_unit/g0_b0_i_8_n_0
    SLICE_X6Y30          LUT6 (Prop_lut6_I0_O)        0.124     9.486 r  vga_sync_unit/g0_b0_i_5/O
                         net (fo=14, routed)          1.786    11.272    vga_sync_unit/g0_b0_i_5_n_0
    SLICE_X29Y21         LUT5 (Prop_lut5_I4_O)        0.124    11.396 r  vga_sync_unit/g0_b1__0/O
                         net (fo=3, routed)           0.594    11.990    vga_sync_unit/v_count_reg_reg[9]_5[0]
    SLICE_X28Y21         LUT2 (Prop_lut2_I0_O)        0.124    12.114 r  vga_sync_unit/fontAddress_carry_i_1__9/O
                         net (fo=1, routed)           0.000    12.114    cred/t3/fontRow_reg[2]
    SLICE_X28Y21         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    12.515 r  cred/t3/fontAddress_carry/CO[3]
                         net (fo=1, routed)           0.000    12.515    cred/t3/fontAddress_carry_n_0
    SLICE_X28Y22         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    12.849 r  cred/t3/fontAddress_carry__0/O[1]
                         net (fo=1, routed)           1.057    13.906    cred/t3/FontRom/ADDRARDADDR[7]
    RAMB18_X1Y8          RAMB18E1                                     r  cred/t3/FontRom/fontRow_reg/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=189, routed)         1.479    14.820    cred/t3/FontRom/clk_IBUF_BUFG
    RAMB18_X1Y8          RAMB18E1                                     r  cred/t3/FontRom/fontRow_reg/CLKARDCLK
                         clock pessimism              0.188    15.008    
                         clock uncertainty           -0.035    14.972    
    RAMB18_X1Y8          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[10])
                                                     -0.745    14.227    cred/t3/FontRom/fontRow_reg
  -------------------------------------------------------------------
                         required time                         14.227    
                         arrival time                         -13.906    
  -------------------------------------------------------------------
                         slack                                  0.321    

Slack (MET) :             0.343ns  (required time - arrival time)
  Source:                 vga_sync_unit/h_count_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cred/t3/FontRom/fontRow_reg/ADDRARDADDR[13]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.816ns  (logic 1.689ns (19.158%)  route 7.127ns (80.842%))
  Logic Levels:           7  (CARRY4=3 LUT2=1 LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.065ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.820ns = ( 14.820 - 10.000 ) 
    Source Clock Delay      (SCD):    5.072ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=189, routed)         1.551     5.072    vga_sync_unit/clk_IBUF_BUFG
    SLICE_X13Y26         FDRE                                         r  vga_sync_unit/h_count_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y26         FDRE (Prop_fdre_C_Q)         0.456     5.528 f  vga_sync_unit/h_count_reg_reg[2]/Q
                         net (fo=97, routed)          2.780     8.308    vga_sync_unit/h_count_reg_reg[9]_0[2]
    SLICE_X8Y41          LUT3 (Prop_lut3_I0_O)        0.124     8.432 f  vga_sync_unit/g0_b0_i_8/O
                         net (fo=5, routed)           0.929     9.362    vga_sync_unit/g0_b0_i_8_n_0
    SLICE_X6Y30          LUT6 (Prop_lut6_I0_O)        0.124     9.486 r  vga_sync_unit/g0_b0_i_5/O
                         net (fo=14, routed)          1.786    11.272    vga_sync_unit/g0_b0_i_5_n_0
    SLICE_X29Y21         LUT5 (Prop_lut5_I4_O)        0.124    11.396 r  vga_sync_unit/g0_b1__0/O
                         net (fo=3, routed)           0.594    11.990    vga_sync_unit/v_count_reg_reg[9]_5[0]
    SLICE_X28Y21         LUT2 (Prop_lut2_I0_O)        0.124    12.114 r  vga_sync_unit/fontAddress_carry_i_1__9/O
                         net (fo=1, routed)           0.000    12.114    cred/t3/fontRow_reg[2]
    SLICE_X28Y21         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    12.515 r  cred/t3/fontAddress_carry/CO[3]
                         net (fo=1, routed)           0.000    12.515    cred/t3/fontAddress_carry_n_0
    SLICE_X28Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.629 r  cred/t3/fontAddress_carry__0/CO[3]
                         net (fo=1, routed)           0.000    12.629    cred/t3/fontAddress_carry__0_n_0
    SLICE_X28Y23         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    12.851 r  cred/t3/fontAddress_carry__1/O[0]
                         net (fo=1, routed)           1.037    13.888    cred/t3/FontRom/ADDRARDADDR[10]
    RAMB18_X1Y8          RAMB18E1                                     r  cred/t3/FontRom/fontRow_reg/ADDRARDADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=189, routed)         1.479    14.820    cred/t3/FontRom/clk_IBUF_BUFG
    RAMB18_X1Y8          RAMB18E1                                     r  cred/t3/FontRom/fontRow_reg/CLKARDCLK
                         clock pessimism              0.188    15.008    
                         clock uncertainty           -0.035    14.972    
    RAMB18_X1Y8          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[13])
                                                     -0.741    14.231    cred/t3/FontRom/fontRow_reg
  -------------------------------------------------------------------
                         required time                         14.231    
                         arrival time                         -13.888    
  -------------------------------------------------------------------
                         slack                                  0.343    

Slack (MET) :             0.666ns  (required time - arrival time)
  Source:                 vga_sync_unit/h_count_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cred/t3/FontRom/fontRow_reg/ADDRARDADDR[8]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.486ns  (logic 1.200ns (14.140%)  route 7.286ns (85.860%))
  Logic Levels:           5  (CARRY4=1 LUT2=1 LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.065ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.820ns = ( 14.820 - 10.000 ) 
    Source Clock Delay      (SCD):    5.072ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=189, routed)         1.551     5.072    vga_sync_unit/clk_IBUF_BUFG
    SLICE_X13Y26         FDRE                                         r  vga_sync_unit/h_count_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y26         FDRE (Prop_fdre_C_Q)         0.456     5.528 f  vga_sync_unit/h_count_reg_reg[2]/Q
                         net (fo=97, routed)          2.780     8.308    vga_sync_unit/h_count_reg_reg[9]_0[2]
    SLICE_X8Y41          LUT3 (Prop_lut3_I0_O)        0.124     8.432 f  vga_sync_unit/g0_b0_i_8/O
                         net (fo=5, routed)           0.929     9.362    vga_sync_unit/g0_b0_i_8_n_0
    SLICE_X6Y30          LUT6 (Prop_lut6_I0_O)        0.124     9.486 r  vga_sync_unit/g0_b0_i_5/O
                         net (fo=14, routed)          1.786    11.272    vga_sync_unit/g0_b0_i_5_n_0
    SLICE_X29Y21         LUT5 (Prop_lut5_I4_O)        0.124    11.396 r  vga_sync_unit/g0_b1__0/O
                         net (fo=3, routed)           0.594    11.990    vga_sync_unit/v_count_reg_reg[9]_5[0]
    SLICE_X28Y21         LUT2 (Prop_lut2_I0_O)        0.124    12.114 r  vga_sync_unit/fontAddress_carry_i_1__9/O
                         net (fo=1, routed)           0.000    12.114    cred/t3/fontRow_reg[2]
    SLICE_X28Y21         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.248    12.362 r  cred/t3/fontAddress_carry/O[3]
                         net (fo=1, routed)           1.196    13.559    cred/t3/FontRom/ADDRARDADDR[5]
    RAMB18_X1Y8          RAMB18E1                                     r  cred/t3/FontRom/fontRow_reg/ADDRARDADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=189, routed)         1.479    14.820    cred/t3/FontRom/clk_IBUF_BUFG
    RAMB18_X1Y8          RAMB18E1                                     r  cred/t3/FontRom/fontRow_reg/CLKARDCLK
                         clock pessimism              0.188    15.008    
                         clock uncertainty           -0.035    14.972    
    RAMB18_X1Y8          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[8])
                                                     -0.748    14.224    cred/t3/FontRom/fontRow_reg
  -------------------------------------------------------------------
                         required time                         14.224    
                         arrival time                         -13.559    
  -------------------------------------------------------------------
                         slack                                  0.666    

Slack (MET) :             0.811ns  (required time - arrival time)
  Source:                 vga_sync_unit/h_count_reg_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ats/t1/FontRom/fontRow_reg/ADDRARDADDR[13]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.430ns  (logic 1.949ns (23.121%)  route 6.481ns (76.879%))
  Logic Levels:           5  (CARRY4=3 LUT3=1 LUT5=1)
  Clock Path Skew:        0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.833ns = ( 14.833 - 10.000 ) 
    Source Clock Delay      (SCD):    5.072ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=189, routed)         1.551     5.072    vga_sync_unit/clk_IBUF_BUFG
    SLICE_X13Y26         FDRE                                         r  vga_sync_unit/h_count_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y26         FDRE (Prop_fdre_C_Q)         0.456     5.528 r  vga_sync_unit/h_count_reg_reg[4]/Q
                         net (fo=124, routed)         3.768     9.296    ats/t1/Q[4]
    SLICE_X11Y7          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     9.952 r  ats/t1/charPosition3_carry__0/CO[3]
                         net (fo=1, routed)           0.000     9.952    ats/t1/charPosition3_carry__0_n_0
    SLICE_X11Y8          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    10.109 f  ats/t1/charPosition3_carry__1/CO[1]
                         net (fo=5, routed)           0.941    11.051    vga_sync_unit/CO[0]
    SLICE_X9Y6           LUT5 (Prop_lut5_I0_O)        0.329    11.380 r  vga_sync_unit/fontAddress__0_carry__0_i_4/O
                         net (fo=1, routed)           1.032    12.411    vga_sync_unit/fontAddress__0_carry__0_i_4_n_0
    SLICE_X11Y5          LUT3 (Prop_lut3_I1_O)        0.124    12.535 r  vga_sync_unit/fontAddress__0_carry__0_i_2/O
                         net (fo=1, routed)           0.000    12.535    ats/t1/fontRow_reg_4[0]
    SLICE_X11Y5          CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.227    12.762 r  ats/t1/fontAddress__0_carry__0/O[1]
                         net (fo=1, routed)           0.740    13.502    ats/t1/FontRom/ADDRARDADDR[10]
    RAMB18_X0Y2          RAMB18E1                                     r  ats/t1/FontRom/fontRow_reg/ADDRARDADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=189, routed)         1.492    14.833    ats/t1/FontRom/clk_IBUF_BUFG
    RAMB18_X0Y2          RAMB18E1                                     r  ats/t1/FontRom/fontRow_reg/CLKARDCLK
                         clock pessimism              0.260    15.093    
                         clock uncertainty           -0.035    15.057    
    RAMB18_X0Y2          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[13])
                                                     -0.745    14.312    ats/t1/FontRom/fontRow_reg
  -------------------------------------------------------------------
                         required time                         14.312    
                         arrival time                         -13.502    
  -------------------------------------------------------------------
                         slack                                  0.811    

Slack (MET) :             0.867ns  (required time - arrival time)
  Source:                 vga_sync_unit/h_count_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cred/t1/FontRom/fontRow_reg/ADDRBWRADDR[11]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.368ns  (logic 1.711ns (20.446%)  route 6.657ns (79.554%))
  Logic Levels:           6  (CARRY4=2 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        0.011ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.824ns = ( 14.824 - 10.000 ) 
    Source Clock Delay      (SCD):    5.072ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=189, routed)         1.551     5.072    vga_sync_unit/clk_IBUF_BUFG
    SLICE_X13Y26         FDRE                                         r  vga_sync_unit/h_count_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y26         FDRE (Prop_fdre_C_Q)         0.419     5.491 f  vga_sync_unit/h_count_reg_reg[1]/Q
                         net (fo=89, routed)          3.489     8.980    vga_sync_unit/h_count_reg_reg[9]_0[1]
    SLICE_X5Y31          LUT6 (Prop_lut6_I2_O)        0.297     9.277 r  vga_sync_unit/g0_b0_i_10/O
                         net (fo=1, routed)           0.665     9.942    vga_sync_unit/g0_b0_i_10_n_0
    SLICE_X5Y31          LUT5 (Prop_lut5_I2_O)        0.124    10.066 r  vga_sync_unit/g0_b0_i_6/O
                         net (fo=7, routed)           0.810    10.877    vga_sync_unit/g0_b0_i_6_n_0
    SLICE_X6Y29          LUT6 (Prop_lut6_I5_O)        0.124    11.001 r  vga_sync_unit/g0_b3/O
                         net (fo=2, routed)           0.813    11.814    vga_sync_unit/cred/t2/fontAddress0[7]
    SLICE_X7Y29          LUT4 (Prop_lut4_I2_O)        0.124    11.938 r  vga_sync_unit/fontAddress_carry_i_4__4/O
                         net (fo=1, routed)           0.000    11.938    cred/t2/fontRow_reg_0[3]
    SLICE_X7Y29          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    12.339 r  cred/t2/fontAddress_carry/CO[3]
                         net (fo=1, routed)           0.000    12.339    cred/t2/fontAddress_carry_n_0
    SLICE_X7Y30          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    12.561 r  cred/t2/fontAddress_carry__0/O[0]
                         net (fo=1, routed)           0.880    13.440    cred/t1/FontRom/ADDRBWRADDR[5]
    RAMB18_X0Y13         RAMB18E1                                     r  cred/t1/FontRom/fontRow_reg/ADDRBWRADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=189, routed)         1.483    14.824    cred/t1/FontRom/clk_IBUF_BUFG
    RAMB18_X0Y13         RAMB18E1                                     r  cred/t1/FontRom/fontRow_reg/CLKBWRCLK
                         clock pessimism              0.260    15.084    
                         clock uncertainty           -0.035    15.048    
    RAMB18_X0Y13         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_ADDRBWRADDR[11])
                                                     -0.741    14.307    cred/t1/FontRom/fontRow_reg
  -------------------------------------------------------------------
                         required time                         14.307    
                         arrival time                         -13.440    
  -------------------------------------------------------------------
                         slack                                  0.867    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.136ns  (arrival time - required time)
  Source:                 receiver_unit/inc_samplecounter_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            receiver_unit/samplecounter_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.280ns  (logic 0.189ns (67.475%)  route 0.091ns (32.525%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.975ns
    Source Clock Delay      (SCD):    1.463ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=189, routed)         0.580     1.463    receiver_unit/clk_IBUF_BUFG
    SLICE_X7Y25          FDRE                                         r  receiver_unit/inc_samplecounter_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y25          FDRE (Prop_fdre_C_Q)         0.141     1.604 r  receiver_unit/inc_samplecounter_reg/Q
                         net (fo=2, routed)           0.091     1.695    receiver_unit/inc_samplecounter_reg_n_0
    SLICE_X6Y25          LUT5 (Prop_lut5_I2_O)        0.048     1.743 r  receiver_unit/samplecounter[1]_i_1/O
                         net (fo=1, routed)           0.000     1.743    receiver_unit/samplecounter[1]_i_1_n_0
    SLICE_X6Y25          FDRE                                         r  receiver_unit/samplecounter_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=189, routed)         0.848     1.975    receiver_unit/clk_IBUF_BUFG
    SLICE_X6Y25          FDRE                                         r  receiver_unit/samplecounter_reg[1]/C
                         clock pessimism             -0.499     1.476    
    SLICE_X6Y25          FDRE (Hold_fdre_C_D)         0.131     1.607    receiver_unit/samplecounter_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.607    
                         arrival time                           1.743    
  -------------------------------------------------------------------
                         slack                                  0.136    

Slack (MET) :             0.143ns  (arrival time - required time)
  Source:                 receiver_unit/inc_samplecounter_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            receiver_unit/samplecounter_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.277ns  (logic 0.186ns (67.123%)  route 0.091ns (32.877%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.975ns
    Source Clock Delay      (SCD):    1.463ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=189, routed)         0.580     1.463    receiver_unit/clk_IBUF_BUFG
    SLICE_X7Y25          FDRE                                         r  receiver_unit/inc_samplecounter_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y25          FDRE (Prop_fdre_C_Q)         0.141     1.604 r  receiver_unit/inc_samplecounter_reg/Q
                         net (fo=2, routed)           0.091     1.695    receiver_unit/inc_samplecounter_reg_n_0
    SLICE_X6Y25          LUT4 (Prop_lut4_I1_O)        0.045     1.740 r  receiver_unit/samplecounter[0]_i_1/O
                         net (fo=1, routed)           0.000     1.740    receiver_unit/samplecounter[0]_i_1_n_0
    SLICE_X6Y25          FDRE                                         r  receiver_unit/samplecounter_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=189, routed)         0.848     1.975    receiver_unit/clk_IBUF_BUFG
    SLICE_X6Y25          FDRE                                         r  receiver_unit/samplecounter_reg[0]/C
                         clock pessimism             -0.499     1.476    
    SLICE_X6Y25          FDRE (Hold_fdre_C_D)         0.121     1.597    receiver_unit/samplecounter_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.597    
                         arrival time                           1.740    
  -------------------------------------------------------------------
                         slack                                  0.143    

Slack (MET) :             0.155ns  (arrival time - required time)
  Source:                 vga_sync_unit/v_count_reg_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_sync_unit/v_count_reg_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.288ns  (logic 0.186ns (64.499%)  route 0.102ns (35.501%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=189, routed)         0.562     1.445    vga_sync_unit/clk_IBUF_BUFG
    SLICE_X11Y14         FDRE                                         r  vga_sync_unit/v_count_reg_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y14         FDRE (Prop_fdre_C_Q)         0.141     1.586 f  vga_sync_unit/v_count_reg_reg[9]/Q
                         net (fo=81, routed)          0.102     1.689    vga_sync_unit/Q[9]
    SLICE_X10Y14         LUT6 (Prop_lut6_I3_O)        0.045     1.734 r  vga_sync_unit/v_count_reg[2]_i_1/O
                         net (fo=6, routed)           0.000     1.734    vga_sync_unit/v_count_reg[2]_i_1_n_0
    SLICE_X10Y14         FDRE                                         r  vga_sync_unit/v_count_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=189, routed)         0.831     1.958    vga_sync_unit/clk_IBUF_BUFG
    SLICE_X10Y14         FDRE                                         r  vga_sync_unit/v_count_reg_reg[2]/C
                         clock pessimism             -0.500     1.458    
    SLICE_X10Y14         FDRE (Hold_fdre_C_D)         0.120     1.578    vga_sync_unit/v_count_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.578    
                         arrival time                           1.734    
  -------------------------------------------------------------------
                         slack                                  0.155    

Slack (MET) :             0.194ns  (arrival time - required time)
  Source:                 TxData_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line66/rightshiftreg_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.337ns  (logic 0.192ns (56.905%)  route 0.145ns (43.095%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.980ns
    Source Clock Delay      (SCD):    1.466ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=189, routed)         0.583     1.466    clk_IBUF_BUFG
    SLICE_X4Y22          FDRE                                         r  TxData_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y22          FDRE (Prop_fdre_C_Q)         0.141     1.607 r  TxData_reg[3]/Q
                         net (fo=2, routed)           0.145     1.753    nolabel_line66/Q[3]
    SLICE_X3Y22          LUT3 (Prop_lut3_I2_O)        0.051     1.804 r  nolabel_line66/rightshiftreg[6]_i_1/O
                         net (fo=1, routed)           0.000     1.804    nolabel_line66/rightshiftreg[6]_i_1_n_0
    SLICE_X3Y22          FDRE                                         r  nolabel_line66/rightshiftreg_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=189, routed)         0.853     1.980    nolabel_line66/clk_IBUF_BUFG
    SLICE_X3Y22          FDRE                                         r  nolabel_line66/rightshiftreg_reg[6]/C
                         clock pessimism             -0.478     1.502    
    SLICE_X3Y22          FDRE (Hold_fdre_C_D)         0.107     1.609    nolabel_line66/rightshiftreg_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.609    
                         arrival time                           1.804    
  -------------------------------------------------------------------
                         slack                                  0.194    

Slack (MET) :             0.198ns  (arrival time - required time)
  Source:                 receiver_unit/state_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            receiver_unit/shift_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.332ns  (logic 0.186ns (56.030%)  route 0.146ns (43.970%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.975ns
    Source Clock Delay      (SCD):    1.463ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=189, routed)         0.580     1.463    receiver_unit/clk_IBUF_BUFG
    SLICE_X4Y25          FDRE                                         r  receiver_unit/state_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y25          FDRE (Prop_fdre_C_Q)         0.141     1.604 r  receiver_unit/state_reg/Q
                         net (fo=13, routed)          0.146     1.750    receiver_unit/state
    SLICE_X6Y25          LUT3 (Prop_lut3_I2_O)        0.045     1.795 r  receiver_unit/shift_i_1/O
                         net (fo=1, routed)           0.000     1.795    receiver_unit/shift_i_1_n_0
    SLICE_X6Y25          FDRE                                         r  receiver_unit/shift_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=189, routed)         0.848     1.975    receiver_unit/clk_IBUF_BUFG
    SLICE_X6Y25          FDRE                                         r  receiver_unit/shift_reg/C
                         clock pessimism             -0.499     1.476    
    SLICE_X6Y25          FDRE (Hold_fdre_C_D)         0.121     1.597    receiver_unit/shift_reg
  -------------------------------------------------------------------
                         required time                         -1.597    
                         arrival time                           1.795    
  -------------------------------------------------------------------
                         slack                                  0.198    

Slack (MET) :             0.200ns  (arrival time - required time)
  Source:                 vga_sync_unit/v_count_reg_reg[3]_replica_3/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ats/t1/FontRom/fontRow_reg/ADDRARDADDR[6]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.443ns  (logic 0.141ns (31.817%)  route 0.302ns (68.183%))
  Logic Levels:           0  
  Clock Path Skew:        0.060ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.005ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=189, routed)         0.563     1.446    vga_sync_unit/clk_IBUF_BUFG
    SLICE_X9Y12          FDRE                                         r  vga_sync_unit/v_count_reg_reg[3]_replica_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y12          FDRE (Prop_fdre_C_Q)         0.141     1.587 r  vga_sync_unit/v_count_reg_reg[3]_replica_3/Q
                         net (fo=23, routed)          0.302     1.889    ats/t1/FontRom/Q[3]_repN_3_alias
    RAMB18_X0Y2          RAMB18E1                                     r  ats/t1/FontRom/fontRow_reg/ADDRARDADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=189, routed)         0.877     2.005    ats/t1/FontRom/clk_IBUF_BUFG
    RAMB18_X0Y2          RAMB18E1                                     r  ats/t1/FontRom/fontRow_reg/CLKARDCLK
                         clock pessimism             -0.498     1.507    
    RAMB18_X0Y2          RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[6])
                                                      0.183     1.690    ats/t1/FontRom/fontRow_reg
  -------------------------------------------------------------------
                         required time                         -1.690    
                         arrival time                           1.889    
  -------------------------------------------------------------------
                         slack                                  0.200    

Slack (MET) :             0.201ns  (arrival time - required time)
  Source:                 TxData_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line66/rightshiftreg_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.330ns  (logic 0.186ns (56.288%)  route 0.144ns (43.712%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.981ns
    Source Clock Delay      (SCD):    1.466ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=189, routed)         0.583     1.466    clk_IBUF_BUFG
    SLICE_X4Y21          FDRE                                         r  TxData_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y21          FDRE (Prop_fdre_C_Q)         0.141     1.607 r  TxData_reg[6]/Q
                         net (fo=1, routed)           0.144     1.752    nolabel_line66/Q[4]
    SLICE_X3Y21          LUT3 (Prop_lut3_I2_O)        0.045     1.797 r  nolabel_line66/rightshiftreg[7]_i_1/O
                         net (fo=1, routed)           0.000     1.797    nolabel_line66/rightshiftreg[7]_i_1_n_0
    SLICE_X3Y21          FDRE                                         r  nolabel_line66/rightshiftreg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=189, routed)         0.854     1.981    nolabel_line66/clk_IBUF_BUFG
    SLICE_X3Y21          FDRE                                         r  nolabel_line66/rightshiftreg_reg[7]/C
                         clock pessimism             -0.478     1.503    
    SLICE_X3Y21          FDRE (Hold_fdre_C_D)         0.092     1.595    nolabel_line66/rightshiftreg_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.595    
                         arrival time                           1.797    
  -------------------------------------------------------------------
                         slack                                  0.201    

Slack (MET) :             0.203ns  (arrival time - required time)
  Source:                 TxData_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line66/rightshiftreg_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.331ns  (logic 0.186ns (56.124%)  route 0.145ns (43.876%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.980ns
    Source Clock Delay      (SCD):    1.466ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=189, routed)         0.583     1.466    clk_IBUF_BUFG
    SLICE_X4Y22          FDRE                                         r  TxData_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y22          FDRE (Prop_fdre_C_Q)         0.141     1.607 r  TxData_reg[3]/Q
                         net (fo=2, routed)           0.145     1.753    nolabel_line66/Q[3]
    SLICE_X3Y22          LUT3 (Prop_lut3_I2_O)        0.045     1.798 r  nolabel_line66/rightshiftreg[4]_i_1/O
                         net (fo=1, routed)           0.000     1.798    nolabel_line66/rightshiftreg[4]_i_1_n_0
    SLICE_X3Y22          FDRE                                         r  nolabel_line66/rightshiftreg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=189, routed)         0.853     1.980    nolabel_line66/clk_IBUF_BUFG
    SLICE_X3Y22          FDRE                                         r  nolabel_line66/rightshiftreg_reg[4]/C
                         clock pessimism             -0.478     1.502    
    SLICE_X3Y22          FDRE (Hold_fdre_C_D)         0.092     1.594    nolabel_line66/rightshiftreg_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.594    
                         arrival time                           1.798    
  -------------------------------------------------------------------
                         slack                                  0.203    

Slack (MET) :             0.205ns  (arrival time - required time)
  Source:                 ats/oldHitEnemy_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ats/oldHitEnemy_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.296ns  (logic 0.227ns (76.736%)  route 0.069ns (23.264%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.950ns
    Source Clock Delay      (SCD):    1.439ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=189, routed)         0.556     1.439    ats/clk_IBUF_BUFG
    SLICE_X11Y27         FDRE                                         r  ats/oldHitEnemy_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y27         FDRE (Prop_fdre_C_Q)         0.128     1.567 r  ats/oldHitEnemy_reg[1]/Q
                         net (fo=2, routed)           0.069     1.636    ats/ec1/oldHitEnemy_reg[1]__0
    SLICE_X11Y27         LUT4 (Prop_lut4_I3_O)        0.099     1.735 r  ats/ec1/oldHitEnemy[0]_i_1/O
                         net (fo=1, routed)           0.000     1.735    ats/ec1_n_3
    SLICE_X11Y27         FDRE                                         r  ats/oldHitEnemy_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=189, routed)         0.823     1.950    ats/clk_IBUF_BUFG
    SLICE_X11Y27         FDRE                                         r  ats/oldHitEnemy_reg[0]/C
                         clock pessimism             -0.511     1.439    
    SLICE_X11Y27         FDRE (Hold_fdre_C_D)         0.091     1.530    ats/oldHitEnemy_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.530    
                         arrival time                           1.735    
  -------------------------------------------------------------------
                         slack                                  0.205    

Slack (MET) :             0.209ns  (arrival time - required time)
  Source:                 nolabel_line66/rightshiftreg_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line66/rightshiftreg_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.316ns  (logic 0.230ns (72.738%)  route 0.086ns (27.262%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.980ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=189, routed)         0.585     1.468    nolabel_line66/clk_IBUF_BUFG
    SLICE_X3Y22          FDRE                                         r  nolabel_line66/rightshiftreg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y22          FDRE (Prop_fdre_C_Q)         0.128     1.596 r  nolabel_line66/rightshiftreg_reg[6]/Q
                         net (fo=1, routed)           0.086     1.682    nolabel_line66/rightshiftreg_reg_n_0_[6]
    SLICE_X3Y22          LUT3 (Prop_lut3_I0_O)        0.102     1.784 r  nolabel_line66/rightshiftreg[5]_i_1/O
                         net (fo=1, routed)           0.000     1.784    nolabel_line66/rightshiftreg[5]_i_1_n_0
    SLICE_X3Y22          FDRE                                         r  nolabel_line66/rightshiftreg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=189, routed)         0.853     1.980    nolabel_line66/clk_IBUF_BUFG
    SLICE_X3Y22          FDRE                                         r  nolabel_line66/rightshiftreg_reg[5]/C
                         clock pessimism             -0.512     1.468    
    SLICE_X3Y22          FDRE (Hold_fdre_C_D)         0.107     1.575    nolabel_line66/rightshiftreg_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.575    
                         arrival time                           1.784    
  -------------------------------------------------------------------
                         slack                                  0.209    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X0Y2   ats/t1/FontRom/fontRow_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB18_X0Y2   ats/t1/FontRom/fontRow_reg/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X0Y13  cred/t1/FontRom/fontRow_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB18_X0Y13  cred/t1/FontRom/fontRow_reg/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X1Y8   cred/t3/FontRom/fontRow_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB18_X1Y8   cred/t3/FontRom/fontRow_reg/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X0Y12  cred/t5/FontRom/fontRow_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB18_X0Y12  cred/t5/FontRom/fontRow_reg/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X0Y16  menu/fight/FontRom/fontRow_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB18_X0Y16  menu/fight/FontRom/fontRow_reg/CLKBWRCLK
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X37Y47  ats/genblk1[0].fdiv/clkDiv_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X10Y37  menu/act/pixel_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X8Y35   menu/item/pixel_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X8Y35   menu/spare/pixel_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X11Y14  vga_sync_unit/v_count_reg_reg[0]_replica/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X9Y12   vga_sync_unit/v_count_reg_reg[1]_replica/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X10Y14  vga_sync_unit/v_count_reg_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X11Y13  vga_sync_unit/v_count_reg_reg[2]_replica/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X13Y13  vga_sync_unit/v_count_reg_reg[2]_replica_1/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X9Y14   vga_sync_unit/v_count_reg_reg[2]_replica_2/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X4Y22   TxData_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X4Y22   TxData_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X4Y22   TxData_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X14Y19  ats/ec1/hitEnemy_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X5Y24   counter_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X5Y26   counter_reg[10]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X5Y26   counter_reg[11]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X5Y27   counter_reg[12]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X5Y27   counter_reg[13]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X5Y27   counter_reg[14]/C



