Info: Generated by version: 23.4 build 79
Info: Starting: Create block symbol file (.bsf)
Info: qsys-generate "/home/sam-admin/fgh/basic hps/qsys_top.qsys" --block-symbol-file --output-directory="/home/sam-admin/fgh/basic hps/qsys_top" --family="Agilex 7" --part=AGFB014R24B2E2V
Progress: Loading basic hps/qsys_top.qsys
Progress: Reading input file
Progress: Parameterizing module agilex_hps
Progress: Parameterizing module axi_conduit_merger_0
Progress: Parameterizing module clk_100
Progress: Parameterizing module emif_calbus_0
Progress: Parameterizing module emif_hps
Progress: Parameterizing module msgdma_0
Progress: Parameterizing module onchip_memory2_0
Progress: Parameterizing module pio_1
Progress: Parameterizing module rst_in
Progress: Parameterizing module user_rst_clkgate_0
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: Finished: Create block symbol file (.bsf)
Info: 
Info: Starting: Create HDL design files for synthesis
Info: qsys-generate "/home/sam-admin/fgh/basic hps/qsys_top.qsys" --synthesis=VERILOG --output-directory="/home/sam-admin/fgh/basic hps/qsys_top" --family="Agilex 7" --part=AGFB014R24B2E2V
Progress: Loading basic hps/qsys_top.qsys
Progress: Reading input file
Progress: Parameterizing module agilex_hps
Progress: Parameterizing module axi_conduit_merger_0
Progress: Parameterizing module clk_100
Progress: Parameterizing module emif_calbus_0
Progress: Parameterizing module emif_hps
Progress: Parameterizing module msgdma_0
Progress: Parameterizing module onchip_memory2_0
Progress: Parameterizing module pio_1
Progress: Parameterizing module rst_in
Progress: Parameterizing module user_rst_clkgate_0
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: qsys_top: "Transforming system: qsys_top"
Info: Interconnect is inserted between master axi_conduit_merger_0.altera_axi_master_1 and slave agilex_hps.f2h_axi_slave because the master is of type axi and the slave is of type axi4.
Info: Interconnect is inserted between master agilex_hps.h2f_lw_axi_master and slave pio_1.s1 because the master is of type axi4 and the slave is of type avalon.
Info: Interconnect is inserted between master msgdma_0.mm_read and slave axi_conduit_merger_0.altera_axi_slave because the master is of type avalon and the slave is of type axi.
Warning: agilex_hps.f2h_irq0: Cannot connect clock for irq_mapper.sender
Warning: agilex_hps.f2h_irq0: Cannot connect reset for irq_mapper.sender
Info: qsys_top: "Naming system components in system: qsys_top"
Info: qsys_top: "Processing generation queue"
Info: qsys_top: "Generating: qsys_top"
Warning: qsys_top: "No matching role found for axi_conduit_merger_0:altera_axi_slave:s_awuser (awuser)"
Warning: qsys_top: "No matching role found for axi_conduit_merger_0:altera_axi_slave:s_aruser (aruser)"
Info: qsys_top: "Generating: agilex_hps"
Info: qsys_top: "Generating: qsys_top_axi_conduit_merger_0"
Info: qsys_top: "Generating: clk_100"
Info: qsys_top: "Generating: emif_calbus_0"
Info: qsys_top: "Generating: emif_hps"
Info: qsys_top: "Generating: qsys_top_msgdma_0"
Info: qsys_top: "Generating: qsys_top_onchip_memory2_0"
Info: qsys_top: "Generating: qsys_top_pio_1"
Info: qsys_top: "Generating: rst_in"
Info: qsys_top: "Generating: user_rst_clkgate_0"
Info: qsys_top: "Generating: qsys_top_altera_mm_interconnect_1920_jqnphuq"
Info: qsys_top: "Generating: qsys_top_altera_mm_interconnect_1920_u3a44na"
Info: qsys_top: "Generating: qsys_top_altera_mm_interconnect_1920_6idghsa"
Info: qsys_top: "Generating: qsys_top_altera_mm_interconnect_1920_zy6v73i"
Info: qsys_top: "Generating: qsys_top_altera_irq_mapper_2001_d7wp4aq"
Info: qsys_top: "Generating: altera_reset_controller"
Info: qsys_top: "Generating: qsys_top_altera_merlin_axi_translator_1931_d46vvwa"
Info: qsys_top: "Generating: qsys_top_altera_merlin_axi_translator_1931_d65jrqa"
Info: qsys_top: "Generating: qsys_top_altera_merlin_axi_master_ni_1962_2kryw2a"
Info: qsys_top: "Generating: qsys_top_altera_merlin_axi_slave_ni_1971_dnr42oa"
Info: my_altera_avalon_sc_fifo_wr: "Generating: my_altera_avalon_sc_fifo_wr"
Info: my_altera_avalon_sc_fifo_rd: "Generating: my_altera_avalon_sc_fifo_rd"
Info: my_altera_avalon_st_pipeline_stage_rd: "Generating: my_altera_avalon_st_pipeline_stage_rd"
Info: my_altera_avalon_st_pipeline_stage_wr: "Generating: my_altera_avalon_st_pipeline_stage_wr"
Info: my_altera_avalon_st_pipeline_stage_rp: "Generating: my_altera_avalon_st_pipeline_stage_rp"
Info: qsys_top: "Generating: qsys_top_altera_merlin_router_1921_bmjtu6q"
Info: qsys_top: "Generating: qsys_top_altera_merlin_router_1921_auclssa"
Info: qsys_top: "Generating: qsys_top_altera_merlin_router_1921_5vgo3la"
Info: qsys_top: "Generating: qsys_top_altera_merlin_router_1921_si3x6pi"
Info: qsys_top: "Generating: qsys_top_altera_merlin_demultiplexer_1921_m6sylgi"
Info: qsys_top: "Generating: qsys_top_altera_merlin_multiplexer_1922_vlnjrgq"
Info: qsys_top: "Generating: qsys_top_altera_merlin_multiplexer_1922_qumftba"
Info: qsys_top: "Generating: qsys_top_altera_merlin_width_adapter_1933_gbgraji"
Info: qsys_top: "Generating: qsys_top_altera_merlin_width_adapter_1933_bj3enki"
Info: qsys_top: "Generating: qsys_top_altera_merlin_slave_translator_191_x56fcki"
Info: qsys_top: "Generating: qsys_top_altera_merlin_slave_agent_1921_b6r3djy"
Info: qsys_top: "Generating: qsys_top_altera_avalon_sc_fifo_1931_vhmcgqy"
Info: qsys_top: "Generating: qsys_top_altera_merlin_router_1921_vokcw7a"
Info: qsys_top: "Generating: qsys_top_altera_merlin_router_1921_6cyvm7a"
Info: qsys_top: "Generating: qsys_top_altera_merlin_router_1921_ixfswma"
Info: qsys_top: "Generating: qsys_top_altera_merlin_traffic_limiter_1921_3arxeiq"
Info: my_altera_avalon_sc_fifo_dest_id_fifo: "Generating: my_altera_avalon_sc_fifo_dest_id_fifo"
Info: qsys_top: "Generating: qsys_top_altera_merlin_burst_adapter_1931_nbgl3xq"
Info: my_altera_avalon_st_pipeline_stage: "Generating: my_altera_avalon_st_pipeline_stage"
Info: qsys_top: "Generating: qsys_top_altera_merlin_burst_adapter_1931_l6hsn5i"
Info: my_altera_avalon_st_pipeline_stage: "Generating: my_altera_avalon_st_pipeline_stage"
Info: qsys_top: "Generating: qsys_top_altera_merlin_demultiplexer_1921_o33udvq"
Info: qsys_top: "Generating: qsys_top_altera_merlin_multiplexer_1922_6vegfhy"
Info: qsys_top: "Generating: qsys_top_altera_merlin_demultiplexer_1921_322hjly"
Info: qsys_top: "Generating: qsys_top_altera_merlin_multiplexer_1922_x3npxai"
Info: qsys_top: "Generating: qsys_top_altera_merlin_width_adapter_1933_l5douty"
Info: qsys_top: "Generating: qsys_top_altera_merlin_width_adapter_1933_kdlousi"
Info: qsys_top: "Generating: qsys_top_altera_merlin_router_1921_g4nzxoa"
Info: qsys_top: "Generating: qsys_top_altera_merlin_router_1921_daoa7wi"
Info: qsys_top: "Generating: qsys_top_altera_merlin_burst_adapter_1931_rnbm54y"
Info: my_altera_avalon_st_pipeline_stage: "Generating: my_altera_avalon_st_pipeline_stage"
Info: qsys_top: "Generating: qsys_top_altera_merlin_demultiplexer_1921_n77vofi"
Info: qsys_top: "Generating: qsys_top_altera_merlin_multiplexer_1922_sejd2qy"
Info: qsys_top: "Generating: qsys_top_altera_merlin_demultiplexer_1921_zjcvwny"
Info: qsys_top: "Generating: qsys_top_altera_merlin_multiplexer_1922_rvmlpmi"
Info: qsys_top: "Generating: qsys_top_altera_merlin_master_translator_192_lykd4la"
Info: qsys_top: "Generating: qsys_top_altera_merlin_master_agent_1921_2inlndi"
Info: qsys_top: "Generating: qsys_top_altera_merlin_axi_slave_ni_1971_n6fpv4i"
Info: my_altera_avalon_sc_fifo_wr: "Generating: my_altera_avalon_sc_fifo_wr"
Info: my_altera_avalon_sc_fifo_rd: "Generating: my_altera_avalon_sc_fifo_rd"
Info: my_altera_avalon_st_pipeline_stage_rd: "Generating: my_altera_avalon_st_pipeline_stage_rd"
Info: my_altera_avalon_st_pipeline_stage_wr: "Generating: my_altera_avalon_st_pipeline_stage_wr"
Info: my_altera_avalon_st_pipeline_stage_rp: "Generating: my_altera_avalon_st_pipeline_stage_rp"
Info: qsys_top: "Generating: qsys_top_altera_merlin_router_1921_3pcwyta"
Info: qsys_top: "Generating: qsys_top_altera_merlin_router_1921_roc2kly"
Info: qsys_top: "Generating: qsys_top_altera_merlin_traffic_limiter_1921_js7yfey"
Info: my_altera_avalon_sc_fifo_dest_id_fifo: "Generating: my_altera_avalon_sc_fifo_dest_id_fifo"
Info: qsys_top: "Generating: qsys_top_altera_merlin_demultiplexer_1921_vokj5ga"
Info: qsys_top: "Generating: qsys_top_altera_merlin_multiplexer_1922_ta2va5i"
Info: qsys_top: "Generating: qsys_top_altera_merlin_demultiplexer_1921_vhuwmza"
Info: qsys_top: "Generating: qsys_top_altera_merlin_multiplexer_1922_oqxy4fy"
Info: qsys_top: "Generating: qsys_top_altera_merlin_axi_slave_ni_altera_avalon_sc_fifo_1971_z7hhspy"
Info: qsys_top: "Generating: qsys_top_altera_merlin_axi_slave_ni_altera_avalon_st_pipeline_stage_1971_6srmxyi"
Info: qsys_top: "Generating: qsys_top_altera_merlin_axi_slave_ni_altera_avalon_st_pipeline_stage_1971_qv4qemy"
Info: qsys_top: "Generating: qsys_top_altera_merlin_axi_slave_ni_altera_avalon_st_pipeline_stage_1971_ypr5vji"
Info: qsys_top: "Generating: qsys_top_altera_merlin_traffic_limiter_altera_avalon_sc_fifo_1921_d35yugy"
Info: qsys_top: "Generating: qsys_top_altera_merlin_burst_adapter_altera_avalon_st_pipeline_stage_1931_6pecdpy"
Info: qsys_top: "Generating: qsys_top_altera_merlin_burst_adapter_altera_avalon_st_pipeline_stage_1931_h6wu7ji"
Info: qsys_top: "Generating: qsys_top_altera_merlin_burst_adapter_altera_avalon_st_pipeline_stage_1931_luvkc2q"
Info: qsys_top: "Generating: qsys_top_altera_merlin_axi_slave_ni_altera_avalon_sc_fifo_1971_rs6rmdq"
Info: qsys_top: "Generating: qsys_top_altera_merlin_axi_slave_ni_altera_avalon_st_pipeline_stage_1971_ufj2aqq"
Info: qsys_top: "Generating: qsys_top_altera_merlin_axi_slave_ni_altera_avalon_st_pipeline_stage_1971_qv4qemy"
Info: qsys_top: "Generating: qsys_top_altera_merlin_axi_slave_ni_altera_avalon_st_pipeline_stage_1971_so3iwsa"
Info: qsys_top: "Generating: qsys_top_altera_merlin_traffic_limiter_altera_avalon_sc_fifo_1921_ozna4xa"
Info: qsys_top: "Generating: qsys_top_altera_avalon_st_pipeline_stage_1930_bv2ucky"
Info: qsys_top: Done "qsys_top" with 76 modules, 134 files
Info: Finished: Create HDL design files for synthesis
