Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Wed Feb 12 16:37:00 2020
| Host         : ti-4hk running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file TopDesign_wrapper_control_sets_placed.rpt
| Design       : TopDesign_wrapper
| Device       : xc7z020
----------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |   110 |
| Unused register locations in slices containing registers |   337 |
+----------------------------------------------------------+-------+


2. Histogram
------------

+--------+--------------+
| Fanout | Control Sets |
+--------+--------------+
|      1 |            2 |
|      2 |            2 |
|      3 |            1 |
|      4 |           10 |
|      5 |            5 |
|      6 |            3 |
|      7 |            3 |
|      8 |            4 |
|      9 |            5 |
|     10 |           10 |
|     11 |            4 |
|     12 |            6 |
|     13 |            2 |
|     14 |            2 |
|    16+ |           51 |
+--------+--------------+


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |             537 |          152 |
| No           | No                    | Yes                    |               6 |            2 |
| No           | Yes                   | No                     |             187 |           75 |
| Yes          | No                    | No                     |            5467 |         1587 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |             850 |          249 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+--------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|                   Clock Signal                   |                                                                                      Enable Signal                                                                                     |                                                                                         Set/Reset Signal                                                                                        | Slice Load Count | Bel Load Count |
+--------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|  TopDesign_i/processing_system7_0/inst/FCLK_CLK0 | TopDesign_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_axi_awready_1                                               | TopDesign_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_axi_awready_0                                                        |                1 |              1 |
|  TopDesign_i/processing_system7_0/inst/FCLK_CLK0 | TopDesign_i/snake_output_0/U0/snake_output_dmulcud_U4/ce_r                                                                                                                             | TopDesign_i/snake_output_0/U0/snake_output_ddivdEe_U7/snake_output_ap_ddiv_29_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/EXP/FLOW_UP_DEL/i_pipe/opt_has_pipe.first_q_reg[0]_0                         |                1 |              1 |
|  TopDesign_i/processing_system7_0/inst/FCLK_CLK0 | TopDesign_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/sel                                                              |                                                                                                                                                                                                 |                1 |              2 |
|  TopDesign_i/processing_system7_0/inst/FCLK_CLK1 |                                                                                                                                                                                        | TopDesign_i/VideoOut/rgb2dvi/U0/ClockGenInternal.ClockGenX/in0                                                                                                                                  |                1 |              2 |
|  TopDesign_i/processing_system7_0/inst/FCLK_CLK1 |                                                                                                                                                                                        | TopDesign_i/VideoOut/v_axi4s_vid_out/inst/SYNC_INST/SR[0]                                                                                                                                       |                1 |              3 |
|  TopDesign_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                        | TopDesign_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/clear                                                                                                                              |                1 |              4 |
|  TopDesign_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                        | TopDesign_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_rnw_i_reg_0                                                                                                       |                2 |              4 |
|  TopDesign_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                        | TopDesign_i/rst_ps7_0_100M/U0/EXT_LPF/lpf_int                                                                                                                                                   |                1 |              4 |
|  TopDesign_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                        | TopDesign_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aresetn_d_reg[0]_0                                                                |                2 |              4 |
|  TopDesign_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                        | TopDesign_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/aresetn_d_reg[1]_inv_0                                                            |                2 |              4 |
|  TopDesign_i/processing_system7_0/inst/FCLK_CLK0 | TopDesign_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_rnw_i_reg[0]                                                                                             | TopDesign_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                              |                1 |              4 |
|  TopDesign_i/processing_system7_0/inst/FCLK_CLK0 | TopDesign_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[8]_i_1_n_0                                                                                                  | TopDesign_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                              |                2 |              4 |
|  TopDesign_i/processing_system7_0/inst/FCLK_CLK0 | TopDesign_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2                                                                                                                    | TopDesign_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                                                                                |                1 |              4 |
|  TopDesign_i/processing_system7_0/inst/FCLK_CLK1 |                                                                                                                                                                                        | TopDesign_i/VideoOut/v_tc/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/p_3_in                                                                                                                             |                1 |              4 |
|  TopDesign_i/processing_system7_0/inst/FCLK_CLK1 |                                                                                                                                                                                        | TopDesign_i/VideoOut/rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages[1]                                                                                              |                1 |              4 |
|  TopDesign_i/processing_system7_0/inst/FCLK_CLK0 | TopDesign_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i                                                                                                             | TopDesign_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                              |                1 |              5 |
|  TopDesign_i/processing_system7_0/inst/FCLK_CLK0 | TopDesign_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read[4]_i_1_n_0                                          | TopDesign_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                           |                2 |              5 |
|  TopDesign_i/processing_system7_0/inst/FCLK_CLK0 | TopDesign_i/snake_output_0/U0/snake_output_AXILiteS_s_axi_U/rdata_data[31]_i_2_n_0                                                                                                     |                                                                                                                                                                                                 |                4 |              5 |
|  TopDesign_i/processing_system7_0/inst/FCLK_CLK0 | TopDesign_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_valid_i_reg                                                 | TopDesign_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/FSM_sequential_state_reg[0]_0                                          |                2 |              5 |
|  TopDesign_i/processing_system7_0/inst/FCLK_CLK0 | TopDesign_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/E[0]                                                         | TopDesign_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                           |                2 |              5 |
|  TopDesign_i/processing_system7_0/inst/FCLK_CLK0 | TopDesign_i/snake_output_0/U0/p_Result_1_reg_17390                                                                                                                                     |                                                                                                                                                                                                 |                6 |              6 |
|  TopDesign_i/processing_system7_0/inst/FCLK_CLK0 | TopDesign_i/snake_output_0/U0/t_V_reg_251                                                                                                                                              | TopDesign_i/snake_output_0/U0/snake_output_AXILiteS_s_axi_U/indvar_flatten1_reg_240                                                                                                             |                2 |              6 |
|  TopDesign_i/processing_system7_0/inst/FCLK_CLK0 | TopDesign_i/rst_ps7_0_100M/U0/SEQ/seq_cnt_en                                                                                                                                           | TopDesign_i/rst_ps7_0_100M/U0/SEQ/SEQ_COUNTER/clear                                                                                                                                             |                1 |              6 |
|  TopDesign_i/processing_system7_0/inst/FCLK_CLK0 | TopDesign_i/snake_output_0/U0/p_Result_1_reg_17390                                                                                                                                     | TopDesign_i/snake_output_0/U0/tmp_24_reg_1733[7]_i_1_n_0                                                                                                                                        |                3 |              7 |
|  TopDesign_i/processing_system7_0/inst/FCLK_CLK0 | TopDesign_i/snake_output_0/U0/p_Result_1_reg_17390                                                                                                                                     | TopDesign_i/snake_output_0/U0/p_Val2_20_reg_1744[7]_i_1_n_0                                                                                                                                     |                2 |              7 |
|  TopDesign_i/processing_system7_0/inst/FCLK_CLK0 | TopDesign_i/snake_output_0/U0/p_Result_1_reg_17390                                                                                                                                     | TopDesign_i/snake_output_0/U0/p_Val2_22_reg_1755[7]_i_1_n_0                                                                                                                                     |                3 |              7 |
|  TopDesign_i/processing_system7_0/inst/FCLK_CLK0 | TopDesign_i/snake_output_0/U0/tmp_31_reg_15870                                                                                                                                         |                                                                                                                                                                                                 |                3 |              8 |
|  TopDesign_i/processing_system7_0/inst/FCLK_CLK0 | TopDesign_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r                                                                | TopDesign_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/SR[0]                                                                     |                3 |              8 |
|  TopDesign_i/processing_system7_0/inst/FCLK_CLK1 | TopDesign_i/VideoOut/v_axi4s_vid_out/inst/SYNC_INST/vtg_sof_dly                                                                                                                        | TopDesign_i/VideoOut/v_axi4s_vid_out/inst/SYNC_INST/vtg_sof_cnt0                                                                                                                                |                2 |              8 |
|  TopDesign_i/processing_system7_0/inst/FCLK_CLK1 | TopDesign_i/VideoOut/v_axi4s_vid_out/inst/SYNC_INST/fifo_sof_cnt                                                                                                                       | TopDesign_i/VideoOut/v_axi4s_vid_out/inst/SYNC_INST/vtg_sof_cnt0                                                                                                                                |                2 |              8 |
|  TopDesign_i/processing_system7_0/inst/FCLK_CLK0 | TopDesign_i/snake_output_0/U0/snake_output_dmulcud_U4/ce_r                                                                                                                             | TopDesign_i/snake_output_0/U0/snake_output_ddivdEe_U7/snake_output_ap_ddiv_29_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/EXP/STATE_UP_DELAY/i_pipe/p_1_in12_out                                       |                2 |              9 |
|  TopDesign_i/processing_system7_0/inst/FCLK_CLK0 | TopDesign_i/snake_output_0/U0/snake_output_dmulcud_U6/snake_output_ap_dmul_4_max_dsp_64_u/U0/i_synth/MULT.OP/EXP/SIG_DELAY/i_pipe/ce_r_reg                                             | TopDesign_i/snake_output_0/U0/snake_output_dmulcud_U6/snake_output_ap_dmul_4_max_dsp_64_u/U0/i_synth/MULT.OP/EXP/STATE_DELAY/i_pipe/p_1_in12_out                                                |                3 |              9 |
|  TopDesign_i/processing_system7_0/inst/FCLK_CLK1 |                                                                                                                                                                                        | TopDesign_i/VideoOut/v_axi4s_vid_out/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/SR[0]                           |                3 |              9 |
|  TopDesign_i/processing_system7_0/inst/FCLK_CLK0 | TopDesign_i/snake_output_0/U0/snake_output_dmulcud_U4/snake_output_ap_dmul_4_max_dsp_64_u/U0/i_synth/MULT.OP/EXP/SIG_DELAY/i_pipe/ce_r_reg                                             | TopDesign_i/snake_output_0/U0/snake_output_dmulcud_U4/snake_output_ap_dmul_4_max_dsp_64_u/U0/i_synth/MULT.OP/EXP/STATE_DELAY/i_pipe/p_1_in12_out                                                |                3 |              9 |
|  TopDesign_i/processing_system7_0/inst/FCLK_CLK0 | TopDesign_i/snake_output_0/U0/snake_output_dmulcud_U5/snake_output_ap_dmul_4_max_dsp_64_u/U0/i_synth/MULT.OP/EXP/SIG_DELAY/i_pipe/ce_r_reg                                             | TopDesign_i/snake_output_0/U0/snake_output_dmulcud_U5/snake_output_ap_dmul_4_max_dsp_64_u/U0/i_synth/MULT.OP/EXP/STATE_DELAY/i_pipe/p_1_in12_out                                                |                3 |              9 |
|  TopDesign_i/processing_system7_0/inst/FCLK_CLK0 | TopDesign_i/snake_output_0/U0/p_11_in                                                                                                                                                  | TopDesign_i/snake_output_0/U0/b_3_reg_1703[61]_i_1_n_0                                                                                                                                          |                2 |             10 |
|  TopDesign_i/processing_system7_0/inst/FCLK_CLK0 | TopDesign_i/snake_output_0/U0/t_V_1_reg_273[9]_i_2_n_0                                                                                                                                 | TopDesign_i/snake_output_0/U0/snake_output_AXILiteS_s_axi_U/SR[0]                                                                                                                               |                4 |             10 |
|  TopDesign_i/processing_system7_0/inst/FCLK_CLK0 | TopDesign_i/snake_output_0/U0/b_2_fu_1860                                                                                                                                              | TopDesign_i/snake_output_0/U0/g_2_fu_190[61]_i_1_n_0                                                                                                                                            |                4 |             10 |
|  TopDesign_i/processing_system7_0/inst/FCLK_CLK0 | TopDesign_i/snake_output_0/U0/indvar_flatten1_reg_2400                                                                                                                                 |                                                                                                                                                                                                 |                5 |             10 |
|  TopDesign_i/processing_system7_0/inst/FCLK_CLK0 | TopDesign_i/snake_output_0/U0/p_11_in                                                                                                                                                  | TopDesign_i/snake_output_0/U0/g_3_reg_1698[61]_i_1_n_0                                                                                                                                          |                2 |             10 |
|  TopDesign_i/processing_system7_0/inst/FCLK_CLK0 | TopDesign_i/snake_output_0/U0/b_2_fu_1860                                                                                                                                              | TopDesign_i/snake_output_0/U0/r_2_fu_194[61]_i_1_n_0                                                                                                                                            |                4 |             10 |
|  TopDesign_i/processing_system7_0/inst/FCLK_CLK0 | TopDesign_i/snake_output_0/U0/b_2_fu_1860                                                                                                                                              | TopDesign_i/snake_output_0/U0/b_2_fu_186[61]_i_1_n_0                                                                                                                                            |                3 |             10 |
|  TopDesign_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                        | TopDesign_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                           |                6 |             10 |
|  TopDesign_i/processing_system7_0/inst/FCLK_CLK1 |                                                                                                                                                                                        | TopDesign_i/VideoOut/rgb2dvi/U0/DataEncoders[0].DataEncoder/pDataOutRaw[9]_i_1__1_n_0                                                                                                           |                3 |             10 |
|  TopDesign_i/processing_system7_0/inst/FCLK_CLK0 | TopDesign_i/snake_output_0/U0/p_11_in                                                                                                                                                  | TopDesign_i/snake_output_0/U0/r_3_reg_1693[61]_i_1_n_0                                                                                                                                          |                2 |             10 |
|  TopDesign_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                        | TopDesign_i/VideoOut/v_axi4s_vid_out/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wrst_busy                       |                4 |             11 |
|  TopDesign_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                        | TopDesign_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/SR[0]                                                                                                         |                5 |             11 |
|  TopDesign_i/processing_system7_0/inst/FCLK_CLK0 | TopDesign_i/snake_output_0/U0/snake_output_AXILiteS_s_axi_U/aw_hs                                                                                                                      |                                                                                                                                                                                                 |                3 |             11 |
|  TopDesign_i/processing_system7_0/inst/FCLK_CLK0 | TopDesign_i/snake_output_0/U0/exitcond_flatten_reg_15080                                                                                                                               |                                                                                                                                                                                                 |                5 |             11 |
|  TopDesign_i/processing_system7_0/inst/FCLK_CLK0 | TopDesign_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/sel_first_reg[0]                                              |                                                                                                                                                                                                 |                4 |             12 |
|  TopDesign_i/processing_system7_0/inst/FCLK_CLK1 | TopDesign_i/VideoOut/v_axi4s_vid_out/inst/SYNC_INST/vtg_ce                                                                                                                             | TopDesign_i/VideoOut/v_tc/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/h_count[0]_i_1_n_0                                                                                                                 |                3 |             12 |
|  TopDesign_i/processing_system7_0/inst/FCLK_CLK0 | TopDesign_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/E[0]                                                          |                                                                                                                                                                                                 |                4 |             12 |
|  TopDesign_i/processing_system7_0/inst/FCLK_CLK1 | TopDesign_i/VideoOut/v_tc/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v_count058_out                                                                                                            | TopDesign_i/VideoOut/v_tc/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v_count[0]_i_1_n_0                                                                                                                 |                3 |             12 |
|  TopDesign_i/processing_system7_0/inst/FCLK_CLK0 | TopDesign_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[11]_i_1_n_0                        |                                                                                                                                                                                                 |                2 |             12 |
|  TopDesign_i/processing_system7_0/inst/FCLK_CLK0 | TopDesign_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/E[0]                                                          |                                                                                                                                                                                                 |                6 |             12 |
|  TopDesign_i/processing_system7_0/inst/FCLK_CLK0 | TopDesign_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_push_r                                                                    |                                                                                                                                                                                                 |                4 |             13 |
|  TopDesign_i/processing_system7_0/inst/FCLK_CLK1 | TopDesign_i/VideoOut/v_axi4s_vid_out/inst/SYNC_INST/fifo_eol_re_dly                                                                                                                    | TopDesign_i/VideoOut/v_axi4s_vid_out/inst/SYNC_INST/fifo_eol_cnt[0]_i_1_n_0                                                                                                                     |                4 |             13 |
|  TopDesign_i/processing_system7_0/inst/FCLK_CLK0 | TopDesign_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/s_ready_i_reg_0                                                            |                                                                                                                                                                                                 |                2 |             14 |
|  TopDesign_i/processing_system7_0/inst/FCLK_CLK0 | TopDesign_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/p_1_in                                                                     |                                                                                                                                                                                                 |                2 |             14 |
|  TopDesign_i/processing_system7_0/inst/FCLK_CLK1 | TopDesign_i/VideoOut/v_axi4s_vid_out/inst/SYNC_INST/vtg_ce                                                                                                                             | TopDesign_i/VideoOut/v_tc/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/p_3_in                                                                                                                             |                4 |             16 |
|  TopDesign_i/processing_system7_0/inst/FCLK_CLK0 | TopDesign_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/b_push                                                        |                                                                                                                                                                                                 |                3 |             16 |
|  TopDesign_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                        | TopDesign_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                              |                7 |             20 |
|  TopDesign_i/processing_system7_0/inst/FCLK_CLK0 | TopDesign_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_valid_i_reg                                                 |                                                                                                                                                                                                 |               10 |             21 |
|  TopDesign_i/processing_system7_0/inst/FCLK_CLK1 | TopDesign_i/VideoOut/v_axi4s_vid_out/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/rdpp1_inst/E[0]                          | TopDesign_i/VideoOut/v_axi4s_vid_out/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_rd_rst_ic_reg_0 |                6 |             21 |
|  TopDesign_i/processing_system7_0/inst/FCLK_CLK0 | TopDesign_i/snake_output_0/U0/m_axis_video_V_data_V_1_load_B                                                                                                                           |                                                                                                                                                                                                 |                8 |             24 |
|  TopDesign_i/processing_system7_0/inst/FCLK_CLK1 |                                                                                                                                                                                        | TopDesign_i/VideoOut/v_axi4s_vid_out/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_rd_rst_ic_reg_0 |               10 |             24 |
|  TopDesign_i/processing_system7_0/inst/FCLK_CLK0 | TopDesign_i/snake_output_0/U0/m_axis_video_V_data_V_1_payload_A[23]_i_1_n_0                                                                                                            |                                                                                                                                                                                                 |                9 |             24 |
|  TopDesign_i/processing_system7_0/inst/FCLK_CLK1 | TopDesign_i/VideoOut/v_axi4s_vid_out/inst/SYNC_INST/E[0]                                                                                                                               | TopDesign_i/VideoOut/v_axi4s_vid_out/inst/SYNC_INST/SR[0]                                                                                                                                       |                6 |             24 |
|  TopDesign_i/processing_system7_0/inst/FCLK_CLK0 | TopDesign_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_axi_awready_1                                               |                                                                                                                                                                                                 |                9 |             25 |
|  TopDesign_i/processing_system7_0/inst/FCLK_CLK0 | TopDesign_i/snake_output_0/U0/snake_output_AXILiteS_s_axi_U/rdata_data[31]_i_2_n_0                                                                                                     | TopDesign_i/snake_output_0/U0/snake_output_AXILiteS_s_axi_U/rdata_data[31]_i_1_n_0                                                                                                              |                7 |             27 |
|  TopDesign_i/processing_system7_0/inst/FCLK_CLK0 | TopDesign_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/p_0_in1_in                                                                                           | TopDesign_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/SR[0]                                                                                                         |               12 |             27 |
|  TopDesign_i/processing_system7_0/inst/FCLK_CLK0 | TopDesign_i/snake_output_0/U0/p_Val2_18_reg_16080                                                                                                                                      |                                                                                                                                                                                                 |               16 |             31 |
|  TopDesign_i/processing_system7_0/inst/FCLK_CLK0 | TopDesign_i/VideoOut/v_axi4s_vid_out/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wr_pntr_plus1_pf_carry | TopDesign_i/VideoOut/v_axi4s_vid_out/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wrst_busy                       |               10 |             31 |
|  TopDesign_i/processing_system7_0/inst/FCLK_CLK0 | TopDesign_i/snake_output_0/U0/snake_output_dmulcud_U4/ce_r                                                                                                                             | TopDesign_i/snake_output_0/U0/snake_output_sitofYi_U9/snake_output_ap_sitodp_4_no_dsp_32_u/U0/i_synth/FIX_TO_FLT_OP.SPD.OP/EXP/ZERO_DELAY/i_pipe/SR[0]                                          |                8 |             31 |
|  TopDesign_i/processing_system7_0/inst/FCLK_CLK1 |                                                                                                                                                                                        | TopDesign_i/VideoOut/rgb2dvi/U0/DataEncoders[0].DataEncoder/SR[0]                                                                                                                               |               14 |             32 |
|  TopDesign_i/processing_system7_0/inst/FCLK_CLK0 | TopDesign_i/snake_output_0/U0/m_axis_video_V_data_V_1_payload_A_reg[16]_i_2_n_0                                                                                                        |                                                                                                                                                                                                 |                7 |             32 |
|  TopDesign_i/processing_system7_0/inst/FCLK_CLK0 | TopDesign_i/snake_output_0/U0/rdata_data_reg[31]_i_4_n_0                                                                                                                               |                                                                                                                                                                                                 |                8 |             32 |
|  TopDesign_i/processing_system7_0/inst/FCLK_CLK0 | TopDesign_i/snake_output_0/U0/p_Val2_19_reg_16140                                                                                                                                      |                                                                                                                                                                                                 |                8 |             32 |
|  TopDesign_i/processing_system7_0/inst/FCLK_CLK1 | TopDesign_i/VideoOut/v_axi4s_vid_out/inst/SYNC_INST/vtg_lag                                                                                                                            | TopDesign_i/VideoOut/v_axi4s_vid_out/inst/SYNC_INST/sof_ignore0                                                                                                                                 |                8 |             32 |
|  TopDesign_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                        | TopDesign_i/snake_output_0/U0/snake_output_AXILiteS_s_axi_U/ARESET                                                                                                                              |               13 |             33 |
|  TopDesign_i/processing_system7_0/inst/FCLK_CLK0 | TopDesign_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/wr_en0                                                       |                                                                                                                                                                                                 |                9 |             34 |
|  TopDesign_i/processing_system7_0/inst/FCLK_CLK0 | TopDesign_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/E[0]                                                                                                 |                                                                                                                                                                                                 |                7 |             35 |
|  TopDesign_i/processing_system7_0/inst/FCLK_CLK0 | TopDesign_i/snake_output_0/U0/tmp_s_reg_16680                                                                                                                                          |                                                                                                                                                                                                 |                7 |             43 |
|  TopDesign_i/processing_system7_0/inst/FCLK_CLK0 | TopDesign_i/snake_output_0/U0/snake_output_dmulcud_U4/ce_r                                                                                                                             | TopDesign_i/snake_output_0/U0/snake_output_dmulcud_U4/snake_output_ap_dmul_4_max_dsp_64_u/U0/i_synth/MULT.OP/EXP/STATE_DELAY/i_pipe/opt_has_pipe.i_pipe[3].pipe_reg[3][0]_0                     |               14 |             46 |
|  TopDesign_i/processing_system7_0/inst/FCLK_CLK0 | TopDesign_i/snake_output_0/U0/snake_output_dmulcud_U4/ce_r                                                                                                                             | TopDesign_i/snake_output_0/U0/snake_output_dmulcud_U6/snake_output_ap_dmul_4_max_dsp_64_u/U0/i_synth/MULT.OP/EXP/STATE_DELAY/i_pipe/opt_has_pipe.i_pipe[3].pipe_reg[3][0]_0                     |               16 |             46 |
|  TopDesign_i/processing_system7_0/inst/FCLK_CLK0 | TopDesign_i/snake_output_0/U0/snake_output_dmulcud_U4/ce_r                                                                                                                             | TopDesign_i/snake_output_0/U0/snake_output_dmulcud_U5/snake_output_ap_dmul_4_max_dsp_64_u/U0/i_synth/MULT.OP/EXP/STATE_DELAY/i_pipe/opt_has_pipe.i_pipe[3].pipe_reg[3][0]_0                     |               11 |             46 |
|  TopDesign_i/processing_system7_0/inst/FCLK_CLK0 | TopDesign_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/s_ready_i_reg_0                                                            |                                                                                                                                                                                                 |               10 |             47 |
|  TopDesign_i/processing_system7_0/inst/FCLK_CLK0 | TopDesign_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/p_1_in                                                                     |                                                                                                                                                                                                 |                7 |             47 |
|  TopDesign_i/processing_system7_0/inst/FCLK_CLK0 | TopDesign_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_valid_i_reg[0]                                              |                                                                                                                                                                                                 |                7 |             48 |
|  TopDesign_i/processing_system7_0/inst/FCLK_CLK0 | TopDesign_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/FSM_sequential_state_reg[1]_0[0]                              |                                                                                                                                                                                                 |               11 |             48 |
|  TopDesign_i/processing_system7_0/inst/FCLK_CLK1 | TopDesign_i/VideoOut/v_axi4s_vid_out/inst/SYNC_INST/vtg_ce                                                                                                                             | TopDesign_i/VideoOut/v_tc/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/htotal[11]_i_1_n_0                                                                                                                 |               16 |             48 |
|  TopDesign_i/processing_system7_0/inst/FCLK_CLK0 | TopDesign_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/s_ready_i_reg_0                                                          |                                                                                                                                                                                                 |               10 |             48 |
|  TopDesign_i/processing_system7_0/inst/FCLK_CLK0 | TopDesign_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/s_ready_i_reg_0                                                          |                                                                                                                                                                                                 |               11 |             48 |
|  TopDesign_i/processing_system7_0/inst/FCLK_CLK0 | TopDesign_i/snake_output_0/U0/snake_output_dmulcud_U4/ce_r                                                                                                                             | TopDesign_i/snake_output_0/U0/snake_output_ddivdEe_U7/snake_output_ap_ddiv_29_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/EXP/STATE_UP_DELAY/i_pipe/opt_has_pipe.i_pipe[27].pipe_reg[27][0]_10         |               14 |             51 |
|  TopDesign_i/processing_system7_0/inst/FCLK_CLK0 | TopDesign_i/snake_output_0/U0/snake_output_dmulcud_U4/ce_r                                                                                                                             | TopDesign_i/snake_output_0/U0/snake_output_sitoeOg_U8/snake_output_ap_sitodp_4_no_dsp_64_u/U0/i_synth/FIX_TO_FLT_OP.SPD.OP/EXP/ZERO_DELAY/i_pipe/SR[0]                                          |               14 |             52 |
|  TopDesign_i/processing_system7_0/inst/FCLK_CLK0 | TopDesign_i/snake_output_0/U0/indvar_flatten1_reg_2400                                                                                                                                 | TopDesign_i/snake_output_0/U0/snake_output_AXILiteS_s_axi_U/indvar_flatten1_reg_240                                                                                                             |               17 |             55 |
|  TopDesign_i/processing_system7_0/inst/FCLK_CLK0 | TopDesign_i/snake_output_0/U0/ap_block_pp0_stage0_subdone8_in                                                                                                                          | TopDesign_i/snake_output_0/U0/snake_output_AXILiteS_s_axi_U/ARESET                                                                                                                              |               13 |             63 |
|  TopDesign_i/processing_system7_0/inst/FCLK_CLK0 | TopDesign_i/snake_output_0/U0/x_assign_mid2_reg_1597[63]_i_1_n_0                                                                                                                       |                                                                                                                                                                                                 |               19 |             64 |
|  TopDesign_i/processing_system7_0/inst/FCLK_CLK0 | TopDesign_i/snake_output_0/U0/x_assign_mid2_v_reg_1592[63]_i_1_n_0                                                                                                                     |                                                                                                                                                                                                 |               13 |             64 |
|  TopDesign_i/processing_system7_0/inst/FCLK_CLK0 | TopDesign_i/snake_output_0/U0/f_reg_16730                                                                                                                                              |                                                                                                                                                                                                 |               15 |             64 |
|  TopDesign_i/processing_system7_0/inst/FCLK_CLK0 | TopDesign_i/snake_output_0/U0/q_reg_16780                                                                                                                                              |                                                                                                                                                                                                 |               13 |             64 |
|  TopDesign_i/processing_system7_0/inst/FCLK_CLK0 | TopDesign_i/snake_output_0/U0/t_reg_16860                                                                                                                                              |                                                                                                                                                                                                 |               23 |             64 |
|  TopDesign_i/processing_system7_0/inst/FCLK_CLK0 | TopDesign_i/snake_output_0/U0/p_11_in                                                                                                                                                  |                                                                                                                                                                                                 |               60 |            162 |
|  TopDesign_i/processing_system7_0/inst/FCLK_CLK0 | TopDesign_i/snake_output_0/U0/b_2_fu_1860                                                                                                                                              |                                                                                                                                                                                                 |               48 |            162 |
|  TopDesign_i/processing_system7_0/inst/FCLK_CLK0 | TopDesign_i/snake_output_0/U0/x_assign_1_reg_17080                                                                                                                                     |                                                                                                                                                                                                 |               63 |            192 |
|  TopDesign_i/processing_system7_0/inst/FCLK_CLK1 |                                                                                                                                                                                        |                                                                                                                                                                                                 |               63 |            241 |
|  TopDesign_i/processing_system7_0/inst/FCLK_CLK0 | TopDesign_i/snake_output_0/U0/ap_block_pp0_stage0_subdone8_in                                                                                                                          |                                                                                                                                                                                                 |               37 |            280 |
|  TopDesign_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                        |                                                                                                                                                                                                 |               90 |            297 |
|  TopDesign_i/processing_system7_0/inst/FCLK_CLK0 | TopDesign_i/snake_output_0/U0/snake_output_dsubbkb_U1/E[0]                                                                                                                             |                                                                                                                                                                                                 |              175 |            538 |
|  TopDesign_i/processing_system7_0/inst/FCLK_CLK0 | TopDesign_i/snake_output_0/U0/snake_output_dmulcud_U4/ce_r                                                                                                                             |                                                                                                                                                                                                 |              938 |           3377 |
+--------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+


