-- VHDL for IBM SMS ALD page 13.72.02.1
-- Title: E CH FILE CONTROLS
-- IBM Machine Name 1411
-- Generated by GenerateHDL at 8/15/2020 12:20:22 PM

-- Included from HDLTemplate.vhdl

library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
use WORK.ALL;

-- End of include from HDLTemplate.vhdl

entity ALD_13_72_02_1_E_CH_FILE_CONTROLS is
	    Port (
		FPGA_CLK:		 in STD_LOGIC;
		PS_FILE_OP:	 in STD_LOGIC;
		PS_Q_OR_V_SYMBOL_OP_MODIFIER:	 in STD_LOGIC;
		PS_I_RING_12_TIME:	 in STD_LOGIC;
		PS_B_TO_LAST_LOGIC_GATE:	 in STD_LOGIC;
		PS_FILE_OP_DOT_D_CY_DOT_2ND_SCAN:	 in STD_LOGIC;
		PS_LOGIC_GATE_F_1:	 in STD_LOGIC;
		MS_LOGIC_GATE_C_OR_T:	 in STD_LOGIC;
		PS_PERCENT_OR_COML_AT:	 in STD_LOGIC;
		MS_E_CH_RESET_1:	 in STD_LOGIC;
		PS_BODY_LATCH:	 in STD_LOGIC;
		PS_FILE_OP_DOT_D_CY_DOT_NO_SCAN:	 in STD_LOGIC;
		PS_LOGIC_GATE_D_1:	 in STD_LOGIC;
		MS_E_CH_STATUS_SAMPLE_A_DELAY:	 in STD_LOGIC;
		MC_SEEK_TEST_OP_STAR_E_CH_TO_1405:	 out STD_LOGIC;
		MC_SEEK_TEST_OP_STAR_E_CH_TO_1301:	 out STD_LOGIC;
		MC_FILE_STROBE_1ST_ADDR_STAR_E_CH:	 out STD_LOGIC;
		MC_FILE_STROBE_2ND_ADDR_STAR_E_CH:	 out STD_LOGIC;
		MS_E_CH_DIGIT_ADVANCE:	 out STD_LOGIC;
		MC_FILE_DIGIT_ADVANCE_STAR_E_CH:	 out STD_LOGIC;
		MC_FILE_ADDR_TRF_GATE_STAR_E_CH:	 out STD_LOGIC;
		MS_E_CH_1ST_ADDR_TRANSFER:	 out STD_LOGIC);
end ALD_13_72_02_1_E_CH_FILE_CONTROLS;

architecture behavioral of ALD_13_72_02_1_E_CH_FILE_CONTROLS is 

	signal OUT_5A_C: STD_LOGIC;
	signal OUT_4A_E: STD_LOGIC;
	signal OUT_2A_G: STD_LOGIC;
	signal OUT_4B_F: STD_LOGIC;
	signal OUT_2B_A: STD_LOGIC;
	signal OUT_5C_E: STD_LOGIC;
	signal OUT_1C_E: STD_LOGIC;
	signal OUT_5D_D: STD_LOGIC;
	signal OUT_5D_D_Latch: STD_LOGIC;
	signal OUT_3D_G: STD_LOGIC;
	signal OUT_3D_G_Latch: STD_LOGIC;
	signal OUT_4F_D: STD_LOGIC;
	signal OUT_2F_G: STD_LOGIC;
	signal OUT_5G_C: STD_LOGIC;
	signal OUT_2G_F: STD_LOGIC;
	signal OUT_1G_H: STD_LOGIC;
	signal OUT_5H_C: STD_LOGIC;
	signal OUT_5H_C_Latch: STD_LOGIC;
	signal OUT_3H_C: STD_LOGIC;
	signal OUT_3H_C_Latch: STD_LOGIC;
	signal OUT_DOT_4A: STD_LOGIC;

begin

	OUT_5A_C <= NOT(PS_I_RING_12_TIME );
	OUT_4A_E <= NOT(PS_FILE_OP AND PS_Q_OR_V_SYMBOL_OP_MODIFIER AND PS_PERCENT_OR_COML_AT );
	OUT_2A_G <= OUT_DOT_4A;
	OUT_4B_F <= NOT(PS_B_TO_LAST_LOGIC_GATE AND PS_FILE_OP_DOT_D_CY_DOT_2ND_SCAN AND PS_PERCENT_OR_COML_AT );
	OUT_2B_A <= OUT_4B_F;
	OUT_5C_E <= NOT(PS_PERCENT_OR_COML_AT AND PS_FILE_OP_DOT_D_CY_DOT_2ND_SCAN AND PS_LOGIC_GATE_F_1 );
	OUT_1C_E <= OUT_5D_D;
	OUT_5D_D_Latch <= NOT(MS_LOGIC_GATE_C_OR_T AND MS_E_CH_RESET_1 AND OUT_3D_G );
	OUT_3D_G_Latch <= NOT(OUT_5C_E AND OUT_5D_D );
	OUT_4F_D <= NOT(PS_PERCENT_OR_COML_AT AND PS_BODY_LATCH AND PS_FILE_OP_DOT_D_CY_DOT_NO_SCAN );
	OUT_2F_G <= OUT_4F_D;
	OUT_5G_C <= NOT(PS_PERCENT_OR_COML_AT AND PS_FILE_OP_DOT_D_CY_DOT_NO_SCAN AND PS_LOGIC_GATE_D_1 );
	OUT_2G_F <= NOT OUT_3H_C;
	OUT_1G_H <= OUT_2G_F;
	OUT_5H_C_Latch <= NOT(MS_E_CH_RESET_1 AND MS_E_CH_STATUS_SAMPLE_A_DELAY AND OUT_3H_C );
	OUT_3H_C_Latch <= NOT(OUT_5G_C AND OUT_5H_C );
	OUT_DOT_4A <= OUT_5A_C OR OUT_4A_E;

	MC_SEEK_TEST_OP_STAR_E_CH_TO_1405 <= OUT_2A_G;
	MC_SEEK_TEST_OP_STAR_E_CH_TO_1301 <= OUT_2A_G;
	MC_FILE_STROBE_1ST_ADDR_STAR_E_CH <= OUT_2B_A;
	MC_FILE_STROBE_2ND_ADDR_STAR_E_CH <= OUT_1C_E;
	MS_E_CH_DIGIT_ADVANCE <= OUT_4F_D;
	MC_FILE_DIGIT_ADVANCE_STAR_E_CH <= OUT_2F_G;
	MS_E_CH_1ST_ADDR_TRANSFER <= OUT_2G_F;
	MC_FILE_ADDR_TRF_GATE_STAR_E_CH <= OUT_1G_H;

	Latch_5D: entity DFlipFlop port map (
		C => FPGA_CLK,
		D => OUT_5D_D_Latch,
		Q => OUT_5D_D,
		QBar => OPEN );

	Latch_3D: entity DFlipFlop port map (
		C => FPGA_CLK,
		D => OUT_3D_G_Latch,
		Q => OUT_3D_G,
		QBar => OPEN );

	Latch_5H: entity DFlipFlop port map (
		C => FPGA_CLK,
		D => OUT_5H_C_Latch,
		Q => OUT_5H_C,
		QBar => OPEN );

	Latch_3H: entity DFlipFlop port map (
		C => FPGA_CLK,
		D => OUT_3H_C_Latch,
		Q => OUT_3H_C,
		QBar => OPEN );


end;
