//
// Generated by NVIDIA NVVM Compiler
//
// Compiler Build ID: CL-32688072
// Cuda compilation tools, release 12.1, V12.1.105
// Based on NVVM 7.0.1
//

.version 8.1
.target sm_86
.address_size 64

	// .globl	init_program
.extern .func  (.param .b32 func_retval0) _odd
(
	.param .b64 _odd_param_0,
	.param .b64 _odd_param_1,
	.param .b64 _odd_param_2
)
;
.extern .func  (.param .b32 func_retval0) _even
(
	.param .b64 _even_param_0,
	.param .b64 _even_param_1,
	.param .b64 _even_param_2
)
;
.extern .func  (.param .b32 func_retval0) _initialize
(
	.param .b64 _initialize_param_0,
	.param .b64 _initialize_param_1
)
;
.extern .func  (.param .b32 func_retval0) _make_work
(
	.param .b64 _make_work_param_0,
	.param .b64 _make_work_param_1
)
;
.extern .func  (.param .b32 func_retval0) _finalize
(
	.param .b64 _finalize_param_0,
	.param .b64 _finalize_param_1
)
;
.weak .shared .align 1 .b8 _ZZ15_inner_dev_initI12EventProgramI6collazEEvRNT_13DeviceContextERNS3_11DeviceStateEE8_grp_ctx[1];
.weak .shared .align 8 .u64 _ZZ15_inner_dev_initI12EventProgramI6collazEEvRNT_13DeviceContextERNS3_11DeviceStateEE5group;
.weak .shared .align 8 .b8 _ZZN12EventProgramI6collazE4execEjE10group_work[16];
.weak .shared .align 1 .u8 _ZZN12EventProgramI6collazE4execEjE4done;
.weak .shared .align 4 .u32 _ZZN12EventProgramI6collazE4execEjE7func_id;
.weak .shared .align 1 .u8 _ZZN12EventProgramI6collazE4execEjE16should_make_work;
.weak .shared .align 1 .b8 _ZZ15_inner_dev_execI12EventProgramI6collazEEvRNT_13DeviceContextERNS3_11DeviceStateEmE8_grp_ctx[1];
.weak .shared .align 8 .u64 _ZZ15_inner_dev_execI12EventProgramI6collazEEvRNT_13DeviceContextERNS3_11DeviceStateEmE5group;

.visible .func  (.param .b32 func_retval0) init_program(
	.param .b64 init_program_param_0,
	.param .b64 init_program_param_1,
	.param .b64 init_program_param_2
)
{
	.reg .b32 	%r<2>;


	mov.u32 	%r1, 0;
	st.param.b32 	[func_retval0+0], %r1;
	ret;

}
	// .globl	exec_program
.visible .func  (.param .b32 func_retval0) exec_program(
	.param .b64 exec_program_param_0,
	.param .b64 exec_program_param_1,
	.param .b64 exec_program_param_2,
	.param .b64 exec_program_param_3
)
{
	.local .align 8 .b8 	__local_depot1[104];
	.reg .b64 	%SP;
	.reg .b64 	%SPL;
	.reg .pred 	%p<30>;
	.reg .b16 	%rs<19>;
	.reg .b32 	%r<105>;
	.reg .b64 	%rd<115>;


	mov.u64 	%SPL, __local_depot1;
	cvta.local.u64 	%SP, %SPL;
	ld.param.u64 	%rd37, [exec_program_param_1];
	ld.param.u64 	%rd39, [exec_program_param_2];
	ld.param.u64 	%rd38, [exec_program_param_3];
	add.u64 	%rd40, %SP, 0;
	add.u64 	%rd41, %SPL, 0;
	add.u64 	%rd42, %SP, 48;
	add.u64 	%rd43, %SPL, 48;
	add.u64 	%rd44, %SP, 76;
	add.u64 	%rd45, %SPL, 76;
	add.u64 	%rd46, %SP, 88;
	add.u64 	%rd47, %SPL, 88;
	st.local.u64 	[%rd47], %rd39;
	mov.u32 	%r1, %ntid.x;
	mov.u32 	%r28, %ctaid.x;
	mov.u32 	%r2, %tid.x;
	mad.lo.s32 	%r29, %r28, %r1, %r2;
	st.local.u32 	[%rd45], %r29;
	st.local.u32 	[%rd45+4], %r29;
	st.local.u64 	[%rd41], %rd37;
	mov.u32 	%r30, _ZZ15_inner_dev_execI12EventProgramI6collazEEvRNT_13DeviceContextERNS3_11DeviceStateEmE8_grp_ctx;
	{ .reg .b64 %tmp;
	  cvt.u64.u32 	%tmp, %r30;
	  cvta.shared.u64 	%rd48, %tmp; }
	st.local.u64 	[%rd41+8], %rd48;
	st.local.u64 	[%rd41+16], %rd44;
	st.local.u64 	[%rd41+24], %rd46;
	mov.u32 	%r31, _ZZ15_inner_dev_execI12EventProgramI6collazEEvRNT_13DeviceContextERNS3_11DeviceStateEmE5group;
	{ .reg .b64 %tmp;
	  cvt.u64.u32 	%tmp, %r31;
	  cvta.shared.u64 	%rd49, %tmp; }
	st.local.u64 	[%rd41+32], %rd49;
	add.u64 	%rd50, %SP, 96;
	st.local.u64 	[%rd41+40], %rd50;
	mov.u32 	%r96, 0;
	st.local.u32 	[%rd43], %r96;
	{ // callseq 0, 0
	.reg .b32 temp_param_reg;
	.param .b64 param0;
	st.param.b64 	[param0+0], %rd42;
	.param .b64 param1;
	st.param.b64 	[param1+0], %rd40;
	.param .b32 retval0;
	call.uni (retval0), 
	_initialize, 
	(
	param0, 
	param1
	);
	ld.param.b32 	%r33, [retval0+0];
	} // callseq 0
	bar.sync 	0;
	// begin inline asm
	activemask.b32 %r26;
	// end inline asm
	bar.sync 	0;
	bar.sync 	0;
	// begin inline asm
	activemask.b32 %r27;
	// end inline asm
	brev.b32 	%r34, %r27;
	bfind.shiftamt.u32 	%r35, %r34;
	setp.ne.s32 	%p3, %r35, %r2;
	@%p3 bra 	$L__BB1_2;

	mov.u64 	%rd51, 0;
	st.shared.u64 	[_ZZN12EventProgramI6collazE4execEjE10group_work], %rd51;
	mov.u32 	%r36, 0;
	st.shared.v2.u32 	[_ZZN12EventProgramI6collazE4execEjE10group_work+8], {%r36, %r36};

$L__BB1_2:
	cvt.u32.u64 	%r38, %rd38;
	bar.sync 	0;
	shl.b32 	%r3, %r38, 5;
	mul.lo.s32 	%r4, %r1, %r38;
	add.u64 	%rd57, %SP, 72;
	add.u64 	%rd5, %SPL, 72;

$L__BB1_3:
	bar.sync 	0;
	// begin inline asm
	activemask.b32 %r39;
	// end inline asm
	brev.b32 	%r40, %r39;
	bfind.shiftamt.u32 	%r41, %r40;
	setp.ne.s32 	%p4, %r41, %r2;
	@%p4 bra 	$L__BB1_12;

	mov.u32 	%r99, 0;
	mov.u16 	%rs3, 1;
	st.shared.u8 	[_ZZN12EventProgramI6collazE4execEjE4done], %rs3;
	ld.u64 	%rd107, [%rd37+16];
	add.s64 	%rd106, %rd107, 28;
	ld.u32 	%r100, [%rd107+32];
	ld.u32 	%r97, [%rd107+28];
	setp.lt.u32 	%p5, %r97, %r100;
	@%p5 bra 	$L__BB1_6;

	ld.u64 	%rd107, [%rd37+24];
	add.s64 	%rd106, %rd107, 28;
	ld.u32 	%r100, [%rd107+32];
	ld.u32 	%r97, [%rd107+28];
	setp.ge.u32 	%p6, %r97, %r100;
	mov.u32 	%r99, 1;
	@%p6 bra 	$L__BB1_12;

$L__BB1_6:
	mov.u16 	%rs4, 0;
	st.shared.u8 	[_ZZN12EventProgramI6collazE4execEjE4done], %rs4;
	st.shared.u32 	[_ZZN12EventProgramI6collazE4execEjE7func_id], %r99;
	setp.gt.u32 	%p7, %r97, %r100;
	mov.u32 	%r101, %r100;
	@%p7 bra 	$L__BB1_8;

	atom.add.u32 	%r44, [%rd106], %r3;
	add.s32 	%r45, %r44, %r3;
	min.u32 	%r13, %r44, %r100;
	min.u32 	%r101, %r45, %r100;
	mov.u32 	%r100, %r13;

$L__BB1_8:
	ld.u8 	%rs5, [%rd107];
	setp.eq.s16 	%p8, %rs5, 0;
	@%p8 bra 	$L__BB1_10;

	ld.u64 	%rd108, [%rd107+16];
	bra.uni 	$L__BB1_11;

$L__BB1_10:
	ld.u64 	%rd108, [%rd107+8];

$L__BB1_11:
	st.shared.u64 	[_ZZN12EventProgramI6collazE4execEjE10group_work], %rd108;
	st.shared.v2.u32 	[_ZZN12EventProgramI6collazE4execEjE10group_work+8], {%r100, %r101};

$L__BB1_12:
	bar.sync 	0;
	ld.shared.u8 	%rs6, [_ZZN12EventProgramI6collazE4execEjE4done];
	setp.eq.s16 	%p9, %rs6, 0;
	@%p9 bra 	$L__BB1_25;
	bra.uni 	$L__BB1_13;

$L__BB1_25:
	ld.shared.u64 	%rd27, [_ZZN12EventProgramI6collazE4execEjE10group_work];
	mov.u32 	%r104, 0;
	ld.shared.v2.u32 	{%r61, %r62}, [_ZZN12EventProgramI6collazE4execEjE10group_work+8];
	setp.ge.u32 	%p17, %r61, %r62;
	mov.u32 	%r103, %r104;
	@%p17 bra 	$L__BB1_30;

	bar.sync 	0;
	// begin inline asm
	activemask.b32 %r63;
	// end inline asm
	brev.b32 	%r64, %r63;
	bfind.shiftamt.u32 	%r65, %r64;
	setp.ne.s32 	%p18, %r65, %r2;
	@%p18 bra 	$L__BB1_28;

	ld.shared.u32 	%r66, [_ZZN12EventProgramI6collazE4execEjE10group_work+8];
	add.s32 	%r67, %r66, %r4;
	st.shared.u32 	[_ZZN12EventProgramI6collazE4execEjE10group_work+8], %r67;

$L__BB1_28:
	add.s32 	%r68, %r61, %r2;
	add.s32 	%r69, %r68, %r4;
	bar.sync 	0;
	min.u32 	%r103, %r69, %r62;
	min.u32 	%r104, %r68, %r62;
	bra.uni 	$L__BB1_30;

$L__BB1_35:
	st.local.u64 	[%rd41], %rd37;
	st.local.u64 	[%rd41+8], %rd48;
	st.local.u64 	[%rd41+16], %rd44;
	st.local.u64 	[%rd41+24], %rd46;
	st.local.u64 	[%rd41+32], %rd49;
	st.local.u64 	[%rd41+40], %rd50;
	st.local.u64 	[%rd43], %rd111;
	st.local.u64 	[%rd43+8], %rd110;
	st.local.u64 	[%rd43+16], %rd109;
	mov.u32 	%r74, 0;
	st.local.u32 	[%rd5], %r74;
	{ // callseq 2, 0
	.reg .b32 temp_param_reg;
	.param .b64 param0;
	st.param.b64 	[param0+0], %rd57;
	.param .b64 param1;
	st.param.b64 	[param1+0], %rd40;
	.param .b64 param2;
	st.param.b64 	[param2+0], %rd42;
	.param .b32 retval0;
	call.uni (retval0), 
	_even, 
	(
	param0, 
	param1, 
	param2
	);
	ld.param.b32 	%r75, [retval0+0];
	} // callseq 2

$L__BB1_30:
	setp.lt.u32 	%p1, %r104, %r103;
	setp.ge.u32 	%p20, %r104, %r103;
	mov.pred 	%p29, -1;
	@%p20 bra 	$L__BB1_32;

	mul.wide.u32 	%rd74, %r104, 40;
	add.s64 	%rd75, %rd27, %rd74;
	ld.u64 	%rd111, [%rd75+8];
	ld.u64 	%rd110, [%rd75+16];
	ld.u64 	%rd109, [%rd75+24];
	mov.pred 	%p29, 0;

$L__BB1_32:
	selp.b32 	%r70, %r1, 0, %p1;
	add.s32 	%r104, %r70, %r104;
	@%p29 bra 	$L__BB1_37;

	ld.shared.u32 	%r71, [_ZZN12EventProgramI6collazE4execEjE7func_id];
	setp.eq.s32 	%p22, %r71, 0;
	@%p22 bra 	$L__BB1_36;

	setp.ne.s32 	%p23, %r71, 1;
	@%p23 bra 	$L__BB1_30;
	bra.uni 	$L__BB1_35;

$L__BB1_36:
	st.local.u64 	[%rd41], %rd37;
	st.local.u64 	[%rd41+8], %rd48;
	st.local.u64 	[%rd41+16], %rd44;
	st.local.u64 	[%rd41+24], %rd46;
	st.local.u64 	[%rd41+32], %rd49;
	st.local.u64 	[%rd41+40], %rd50;
	st.local.u64 	[%rd43], %rd111;
	st.local.u64 	[%rd43+8], %rd110;
	st.local.u64 	[%rd43+16], %rd109;
	mov.u32 	%r78, 0;
	st.local.u32 	[%rd5], %r78;
	{ // callseq 3, 0
	.reg .b32 temp_param_reg;
	.param .b64 param0;
	st.param.b64 	[param0+0], %rd57;
	.param .b64 param1;
	st.param.b64 	[param1+0], %rd40;
	.param .b64 param2;
	st.param.b64 	[param2+0], %rd42;
	.param .b32 retval0;
	call.uni (retval0), 
	_odd, 
	(
	param0, 
	param1, 
	param2
	);
	ld.param.b32 	%r79, [retval0+0];
	} // callseq 3
	bra.uni 	$L__BB1_30;

$L__BB1_37:
	setp.lt.u32 	%p24, %r96, 1048575;
	add.s32 	%r96, %r96, 1;
	@%p24 bra 	$L__BB1_3;
	bra.uni 	$L__BB1_38;

$L__BB1_13:
	// begin inline asm
	activemask.b32 %r46;
	// end inline asm
	brev.b32 	%r47, %r46;
	bfind.shiftamt.u32 	%r48, %r47;
	setp.ne.s32 	%p10, %r48, %r2;
	@%p10 bra 	$L__BB1_15;

	mov.u16 	%rs7, 1;
	st.shared.u8 	[_ZZN12EventProgramI6collazE4execEjE16should_make_work], %rs7;

$L__BB1_15:
	bar.sync 	0;
	ld.shared.u8 	%rs8, [_ZZN12EventProgramI6collazE4execEjE16should_make_work];
	setp.eq.s16 	%p11, %rs8, 0;
	@%p11 bra 	$L__BB1_38;

$L__BB1_17:
	// begin inline asm
	activemask.b32 %r49;
	// end inline asm
	brev.b32 	%r50, %r49;
	bfind.shiftamt.u32 	%r51, %r50;
	setp.ne.s32 	%p12, %r51, %r2;
	@%p12 bra 	$L__BB1_22;

	ld.u64 	%rd63, [%rd37+16];
	add.s64 	%rd64, %rd63, 36;
	atom.add.u32 	%r52, [%rd64], 0;
	ld.u32 	%r53, [%rd37+8];
	setp.lt.u32 	%p13, %r52, %r53;
	@%p13 bra 	$L__BB1_20;

	mov.u16 	%rs9, 0;
	st.shared.u8 	[_ZZN12EventProgramI6collazE4execEjE16should_make_work], %rs9;

$L__BB1_20:
	ld.u64 	%rd65, [%rd37+24];
	add.s64 	%rd66, %rd65, 36;
	atom.add.u32 	%r54, [%rd66], 0;
	ld.u32 	%r55, [%rd37+8];
	setp.lt.u32 	%p14, %r54, %r55;
	@%p14 bra 	$L__BB1_22;

	mov.u16 	%rs10, 0;
	st.shared.u8 	[_ZZN12EventProgramI6collazE4execEjE16should_make_work], %rs10;

$L__BB1_22:
	ld.shared.u8 	%rs12, [_ZZN12EventProgramI6collazE4execEjE16should_make_work];
	setp.eq.s16 	%p15, %rs12, 0;
	mov.u16 	%rs18, 0;
	@%p15 bra 	$L__BB1_24;

	st.local.u64 	[%rd41], %rd37;
	st.local.u64 	[%rd41+8], %rd48;
	st.local.u64 	[%rd41+16], %rd44;
	st.local.u64 	[%rd41+24], %rd46;
	st.local.u64 	[%rd41+32], %rd49;
	st.local.u64 	[%rd41+40], %rd50;
	{ // callseq 1, 0
	.reg .b32 temp_param_reg;
	.param .b64 param0;
	st.param.b64 	[param0+0], %rd42;
	.param .b64 param1;
	st.param.b64 	[param1+0], %rd40;
	.param .b32 retval0;
	call.uni (retval0), 
	_make_work, 
	(
	param0, 
	param1
	);
	ld.param.b32 	%r58, [retval0+0];
	} // callseq 1
	ld.local.u8 	%rs18, [%rd43];
	st.shared.u8 	[_ZZN12EventProgramI6collazE4execEjE16should_make_work], %rs18;

$L__BB1_24:
	and.b16  	%rs13, %rs18, 255;
	setp.eq.s16 	%p16, %rs13, 0;
	@%p16 bra 	$L__BB1_38;
	bra.uni 	$L__BB1_17;

$L__BB1_38:
	bar.sync 	0;
	st.local.u64 	[%rd41], %rd37;
	st.local.u64 	[%rd41+8], %rd48;
	st.local.u64 	[%rd41+16], %rd44;
	st.local.u64 	[%rd41+24], %rd46;
	st.local.u64 	[%rd41+32], %rd49;
	st.local.u64 	[%rd41+40], %rd50;
	mov.u32 	%r82, 0;
	st.local.u32 	[%rd43], %r82;
	{ // callseq 4, 0
	.reg .b32 temp_param_reg;
	.param .b64 param0;
	st.param.b64 	[param0+0], %rd42;
	.param .b64 param1;
	st.param.b64 	[param1+0], %rd40;
	.param .b32 retval0;
	call.uni (retval0), 
	_finalize, 
	(
	param0, 
	param1
	);
	ld.param.b32 	%r83, [retval0+0];
	} // callseq 4
	membar.gl;
	bar.sync 	0;
	setp.ne.s32 	%p25, %r2, 0;
	@%p25 bra 	$L__BB1_41;

	ld.u64 	%rd99, [%rd37];
	atom.add.u32 	%r84, [%rd99], 1;
	mov.u32 	%r85, %nctaid.x;
	add.s32 	%r86, %r85, -1;
	setp.ne.s32 	%p26, %r84, %r86;
	@%p26 bra 	$L__BB1_41;

	ld.u64 	%rd100, [%rd37];
	mov.u32 	%r87, 0;
	atom.exch.b32 	%r88, [%rd100], 0;
	ld.u64 	%rd101, [%rd37+16];
	ld.u8 	%rs14, [%rd101];
	setp.eq.s16 	%p27, %rs14, 0;
	selp.u16 	%rs15, 1, 0, %p27;
	st.u8 	[%rd101], %rs15;
	ld.u32 	%r89, [%rd101+24];
	ld.u32 	%r90, [%rd101+36];
	min.u32 	%r91, %r90, %r89;
	st.u32 	[%rd101+28], %r87;
	st.u32 	[%rd101+32], %r91;
	st.u32 	[%rd101+36], %r87;
	st.u32 	[%rd101+40], %r89;
	ld.u64 	%rd102, [%rd37+24];
	ld.u8 	%rs16, [%rd102];
	setp.eq.s16 	%p28, %rs16, 0;
	selp.u16 	%rs17, 1, 0, %p28;
	st.u8 	[%rd102], %rs17;
	ld.u32 	%r92, [%rd102+24];
	ld.u32 	%r93, [%rd102+36];
	min.u32 	%r94, %r93, %r92;
	st.u32 	[%rd102+28], %r87;
	st.u32 	[%rd102+32], %r94;
	st.u32 	[%rd102+36], %r87;
	st.u32 	[%rd102+40], %r92;

$L__BB1_41:
	st.param.b32 	[func_retval0+0], %r82;
	ret;

}
	// .globl	dispatch_odd_async
.visible .func  (.param .b32 func_retval0) dispatch_odd_async(
	.param .b64 dispatch_odd_async_param_0,
	.param .b64 dispatch_odd_async_param_1,
	.param .b64 dispatch_odd_async_param_2
)
{
	.reg .pred 	%p<8>;
	.reg .b16 	%rs<2>;
	.reg .b32 	%r<6>;
	.reg .b64 	%rd<21>;


	ld.param.u64 	%rd4, [dispatch_odd_async_param_1];
	ld.param.u64 	%rd13, [dispatch_odd_async_param_2];
	ld.u64 	%rd1, [%rd13];
	mov.u64 	%rd19, 0;
	ld.u64 	%rd2, [%rd13+8];
	ld.u64 	%rd3, [%rd13+16];
	ld.u64 	%rd14, [%rd4];
	ld.u64 	%rd5, [%rd14+16];
	ld.u32 	%r1, [%rd5+40];
	ld.u32 	%r2, [%rd5+36];
	setp.ge.u32 	%p4, %r2, %r1;
	mov.pred 	%p7, -1;
	@%p4 bra 	$L__BB2_2;

	add.s64 	%rd15, %rd5, 36;
	atom.add.u32 	%r3, [%rd15], 1;
	setp.lt.u32 	%p5, %r3, %r1;
	selp.b32 	%r4, %r3, 0, %p5;
	cvt.u64.u32 	%rd19, %r4;
	setp.ge.u32 	%p7, %r3, %r1;

$L__BB2_2:
	@%p7 bra 	$L__BB2_7;

	ld.u64 	%rd16, [%rd4];
	ld.u64 	%rd8, [%rd16+16];
	ld.u8 	%rs1, [%rd8];
	setp.eq.s16 	%p6, %rs1, 0;
	@%p6 bra 	$L__BB2_5;

	ld.u64 	%rd20, [%rd8+8];
	bra.uni 	$L__BB2_6;

$L__BB2_5:
	ld.u64 	%rd20, [%rd8+16];

$L__BB2_6:
	mul.lo.s64 	%rd17, %rd19, 40;
	add.s64 	%rd18, %rd20, %rd17;
	st.u64 	[%rd18+8], %rd1;
	st.u64 	[%rd18+16], %rd2;
	st.u64 	[%rd18+24], %rd3;

$L__BB2_7:
	mov.u32 	%r5, 0;
	st.param.b32 	[func_retval0+0], %r5;
	ret;

}
	// .globl	dispatch_odd_sync
.visible .func  (.param .b32 func_retval0) dispatch_odd_sync(
	.param .b64 dispatch_odd_sync_param_0,
	.param .b64 dispatch_odd_sync_param_1,
	.param .b64 dispatch_odd_sync_param_2
)
{
	.local .align 8 .b8 	__local_depot3[80];
	.reg .b64 	%SP;
	.reg .b64 	%SPL;
	.reg .b32 	%r<3>;
	.reg .b64 	%rd<18>;


	mov.u64 	%SPL, __local_depot3;
	cvta.local.u64 	%SP, %SPL;
	ld.param.u64 	%rd1, [dispatch_odd_sync_param_1];
	ld.param.u64 	%rd2, [dispatch_odd_sync_param_2];
	add.u64 	%rd3, %SP, 0;
	add.u64 	%rd4, %SPL, 0;
	add.u64 	%rd5, %SP, 48;
	add.u64 	%rd6, %SPL, 48;
	add.u64 	%rd7, %SP, 72;
	add.u64 	%rd8, %SPL, 72;
	ld.u64 	%rd9, [%rd2];
	ld.u64 	%rd10, [%rd2+8];
	ld.u64 	%rd11, [%rd2+16];
	ld.u64 	%rd12, [%rd1];
	ld.u64 	%rd13, [%rd1+8];
	ld.u64 	%rd14, [%rd1+16];
	ld.u64 	%rd15, [%rd1+24];
	ld.u64 	%rd16, [%rd1+32];
	ld.u64 	%rd17, [%rd1+40];
	st.local.u64 	[%rd4], %rd12;
	st.local.u64 	[%rd4+8], %rd13;
	st.local.u64 	[%rd4+16], %rd14;
	st.local.u64 	[%rd4+24], %rd15;
	st.local.u64 	[%rd4+32], %rd16;
	st.local.u64 	[%rd4+40], %rd17;
	st.local.u64 	[%rd6], %rd9;
	st.local.u64 	[%rd6+8], %rd10;
	st.local.u64 	[%rd6+16], %rd11;
	mov.u32 	%r1, 0;
	st.local.u32 	[%rd8], %r1;
	{ // callseq 5, 0
	.reg .b32 temp_param_reg;
	.param .b64 param0;
	st.param.b64 	[param0+0], %rd7;
	.param .b64 param1;
	st.param.b64 	[param1+0], %rd3;
	.param .b64 param2;
	st.param.b64 	[param2+0], %rd5;
	.param .b32 retval0;
	call.uni (retval0), 
	_odd, 
	(
	param0, 
	param1, 
	param2
	);
	ld.param.b32 	%r2, [retval0+0];
	} // callseq 5
	st.param.b32 	[func_retval0+0], %r1;
	ret;

}
	// .globl	dispatch_even_async
.visible .func  (.param .b32 func_retval0) dispatch_even_async(
	.param .b64 dispatch_even_async_param_0,
	.param .b64 dispatch_even_async_param_1,
	.param .b64 dispatch_even_async_param_2
)
{
	.reg .pred 	%p<8>;
	.reg .b16 	%rs<2>;
	.reg .b32 	%r<6>;
	.reg .b64 	%rd<21>;


	ld.param.u64 	%rd4, [dispatch_even_async_param_1];
	ld.param.u64 	%rd13, [dispatch_even_async_param_2];
	ld.u64 	%rd1, [%rd13];
	mov.u64 	%rd19, 0;
	ld.u64 	%rd2, [%rd13+8];
	ld.u64 	%rd3, [%rd13+16];
	ld.u64 	%rd14, [%rd4];
	ld.u64 	%rd5, [%rd14+24];
	ld.u32 	%r1, [%rd5+40];
	ld.u32 	%r2, [%rd5+36];
	setp.ge.u32 	%p4, %r2, %r1;
	mov.pred 	%p7, -1;
	@%p4 bra 	$L__BB4_2;

	add.s64 	%rd15, %rd5, 36;
	atom.add.u32 	%r3, [%rd15], 1;
	setp.lt.u32 	%p5, %r3, %r1;
	selp.b32 	%r4, %r3, 0, %p5;
	cvt.u64.u32 	%rd19, %r4;
	setp.ge.u32 	%p7, %r3, %r1;

$L__BB4_2:
	@%p7 bra 	$L__BB4_7;

	ld.u64 	%rd16, [%rd4];
	ld.u64 	%rd8, [%rd16+24];
	ld.u8 	%rs1, [%rd8];
	setp.eq.s16 	%p6, %rs1, 0;
	@%p6 bra 	$L__BB4_5;

	ld.u64 	%rd20, [%rd8+8];
	bra.uni 	$L__BB4_6;

$L__BB4_5:
	ld.u64 	%rd20, [%rd8+16];

$L__BB4_6:
	mul.lo.s64 	%rd17, %rd19, 40;
	add.s64 	%rd18, %rd20, %rd17;
	st.u64 	[%rd18+8], %rd1;
	st.u64 	[%rd18+16], %rd2;
	st.u64 	[%rd18+24], %rd3;

$L__BB4_7:
	mov.u32 	%r5, 0;
	st.param.b32 	[func_retval0+0], %r5;
	ret;

}
	// .globl	dispatch_even_sync
.visible .func  (.param .b32 func_retval0) dispatch_even_sync(
	.param .b64 dispatch_even_sync_param_0,
	.param .b64 dispatch_even_sync_param_1,
	.param .b64 dispatch_even_sync_param_2
)
{
	.local .align 8 .b8 	__local_depot5[80];
	.reg .b64 	%SP;
	.reg .b64 	%SPL;
	.reg .b32 	%r<3>;
	.reg .b64 	%rd<18>;


	mov.u64 	%SPL, __local_depot5;
	cvta.local.u64 	%SP, %SPL;
	ld.param.u64 	%rd1, [dispatch_even_sync_param_1];
	ld.param.u64 	%rd2, [dispatch_even_sync_param_2];
	add.u64 	%rd3, %SP, 0;
	add.u64 	%rd4, %SPL, 0;
	add.u64 	%rd5, %SP, 48;
	add.u64 	%rd6, %SPL, 48;
	add.u64 	%rd7, %SP, 72;
	add.u64 	%rd8, %SPL, 72;
	ld.u64 	%rd9, [%rd2];
	ld.u64 	%rd10, [%rd2+8];
	ld.u64 	%rd11, [%rd2+16];
	ld.u64 	%rd12, [%rd1];
	ld.u64 	%rd13, [%rd1+8];
	ld.u64 	%rd14, [%rd1+16];
	ld.u64 	%rd15, [%rd1+24];
	ld.u64 	%rd16, [%rd1+32];
	ld.u64 	%rd17, [%rd1+40];
	st.local.u64 	[%rd4], %rd12;
	st.local.u64 	[%rd4+8], %rd13;
	st.local.u64 	[%rd4+16], %rd14;
	st.local.u64 	[%rd4+24], %rd15;
	st.local.u64 	[%rd4+32], %rd16;
	st.local.u64 	[%rd4+40], %rd17;
	st.local.u64 	[%rd6], %rd9;
	st.local.u64 	[%rd6+8], %rd10;
	st.local.u64 	[%rd6+16], %rd11;
	mov.u32 	%r1, 0;
	st.local.u32 	[%rd8], %r1;
	{ // callseq 6, 0
	.reg .b32 temp_param_reg;
	.param .b64 param0;
	st.param.b64 	[param0+0], %rd7;
	.param .b64 param1;
	st.param.b64 	[param1+0], %rd3;
	.param .b64 param2;
	st.param.b64 	[param2+0], %rd5;
	.param .b32 retval0;
	call.uni (retval0), 
	_even, 
	(
	param0, 
	param1, 
	param2
	);
	ld.param.b32 	%r2, [retval0+0];
	} // callseq 6
	st.param.b32 	[func_retval0+0], %r1;
	ret;

}
	// .globl	access_device
.visible .func  (.param .b32 func_retval0) access_device(
	.param .b64 access_device_param_0,
	.param .b64 access_device_param_1
)
{
	.reg .b32 	%r<2>;
	.reg .b64 	%rd<5>;


	ld.param.u64 	%rd1, [access_device_param_0];
	ld.param.u64 	%rd2, [access_device_param_1];
	ld.u64 	%rd3, [%rd2+24];
	ld.u64 	%rd4, [%rd3];
	st.u64 	[%rd1], %rd4;
	mov.u32 	%r1, 0;
	st.param.b32 	[func_retval0+0], %r1;
	ret;

}
	// .globl	access_group
.visible .func  (.param .b32 func_retval0) access_group(
	.param .b64 access_group_param_0,
	.param .b64 access_group_param_1
)
{
	.reg .b32 	%r<2>;
	.reg .b64 	%rd<5>;


	ld.param.u64 	%rd1, [access_group_param_0];
	ld.param.u64 	%rd2, [access_group_param_1];
	ld.u64 	%rd3, [%rd2+32];
	ld.u64 	%rd4, [%rd3];
	st.u64 	[%rd1], %rd4;
	mov.u32 	%r1, 0;
	st.param.b32 	[func_retval0+0], %r1;
	ret;

}
	// .globl	access_thread
.visible .func  (.param .b32 func_retval0) access_thread(
	.param .b64 access_thread_param_0,
	.param .b64 access_thread_param_1
)
{
	.reg .b32 	%r<2>;
	.reg .b64 	%rd<5>;


	ld.param.u64 	%rd1, [access_thread_param_0];
	ld.param.u64 	%rd2, [access_thread_param_1];
	ld.u64 	%rd3, [%rd2+40];
	ld.u64 	%rd4, [%rd3];
	st.u64 	[%rd1], %rd4;
	mov.u32 	%r1, 0;
	st.param.b32 	[func_retval0+0], %r1;
	ret;

}
	// .globl	_ZN4util14current_leaderEv
.visible .func  (.param .b32 func_retval0) _ZN4util14current_leaderEv()
{
	.reg .pred 	%p<2>;
	.reg .b32 	%r<6>;


	// begin inline asm
	activemask.b32 %r1;
	// end inline asm
	brev.b32 	%r2, %r1;
	bfind.shiftamt.u32 	%r3, %r2;
	mov.u32 	%r4, %tid.x;
	setp.eq.s32 	%p1, %r3, %r4;
	selp.u32 	%r5, 1, 0, %p1;
	st.param.b32 	[func_retval0+0], %r5;
	ret;

}
	// .globl	_ZN4util13warp_inc_scanEv
.visible .func  (.param .b32 func_retval0) _ZN4util13warp_inc_scanEv()
{
	.reg .b32 	%r<8>;


	// begin inline asm
	activemask.b32 %r1;
	// end inline asm
	mov.u32 	%r2, %tid.x;
	mov.u32 	%r3, -1;
	shl.b32 	%r4, %r3, %r2;
	not.b32 	%r5, %r4;
	and.b32  	%r6, %r1, %r5;
	popc.b32 	%r7, %r6;
	st.param.b32 	[func_retval0+0], %r7;
	ret;

}
	// .globl	_ZN4util12active_countEv
.visible .func  (.param .b32 func_retval0) _ZN4util12active_countEv()
{
	.reg .b32 	%r<3>;


	// begin inline asm
	activemask.b32 %r1;
	// end inline asm
	popc.b32 	%r2, %r1;
	st.param.b32 	[func_retval0+0], %r2;
	ret;

}
	// .globl	_ZN4util9pop_countEj
.visible .func  (.param .b32 func_retval0) _ZN4util9pop_countEj(
	.param .b32 _ZN4util9pop_countEj_param_0
)
{
	.reg .b32 	%r<3>;


	ld.param.u32 	%r1, [_ZN4util9pop_countEj_param_0];
	popc.b32 	%r2, %r1;
	st.param.b32 	[func_retval0+0], %r2;
	ret;

}
	// .globl	_ZN4util9pop_countEy
.visible .func  (.param .b64 func_retval0) _ZN4util9pop_countEy(
	.param .b64 _ZN4util9pop_countEy_param_0
)
{
	.reg .b32 	%r<2>;
	.reg .b64 	%rd<3>;


	ld.param.u64 	%rd1, [_ZN4util9pop_countEy_param_0];
	popc.b64 	%r1, %rd1;
	cvt.u64.u32 	%rd2, %r1;
	st.param.b64 	[func_retval0+0], %rd2;
	ret;

}
	// .globl	_ZN4util13leading_zerosEj
.visible .func  (.param .b32 func_retval0) _ZN4util13leading_zerosEj(
	.param .b32 _ZN4util13leading_zerosEj_param_0
)
{
	.reg .b32 	%r<3>;


	ld.param.u32 	%r1, [_ZN4util13leading_zerosEj_param_0];
	clz.b32 	%r2, %r1;
	st.param.b32 	[func_retval0+0], %r2;
	ret;

}
	// .globl	_ZN4util13leading_zerosEy
.visible .func  (.param .b64 func_retval0) _ZN4util13leading_zerosEy(
	.param .b64 _ZN4util13leading_zerosEy_param_0
)
{
	.reg .b32 	%r<2>;
	.reg .b64 	%rd<3>;


	ld.param.u64 	%rd1, [_ZN4util13leading_zerosEy_param_0];
	clz.b64 	%r1, %rd1;
	cvt.u64.u32 	%rd2, %r1;
	st.param.b64 	[func_retval0+0], %rd2;
	ret;

}
	// .globl	_ZN4util11random_uintERj
.visible .func  (.param .b32 func_retval0) _ZN4util11random_uintERj(
	.param .b64 _ZN4util11random_uintERj_param_0
)
{
	.reg .b32 	%r<3>;
	.reg .b64 	%rd<2>;


	ld.param.u64 	%rd1, [_ZN4util11random_uintERj_param_0];
	ld.u32 	%r1, [%rd1];
	mad.lo.s32 	%r2, %r1, 69069, 1;
	st.u32 	[%rd1], %r2;
	st.param.b32 	[func_retval0+0], %r2;
	ret;

}
	// .globl	_ZN4util11random_uintERy
.visible .func  (.param .b64 func_retval0) _ZN4util11random_uintERy(
	.param .b64 _ZN4util11random_uintERy_param_0
)
{
	.reg .b64 	%rd<5>;


	ld.param.u64 	%rd1, [_ZN4util11random_uintERy_param_0];
	ld.u64 	%rd2, [%rd1];
	mul.lo.s64 	%rd3, %rd2, 2971215073;
	add.s64 	%rd4, %rd3, 12345;
	st.u64 	[%rd1], %rd4;
	st.param.b64 	[func_retval0+0], %rd4;
	ret;

}

