// Seed: 3875703429
module module_0;
  assign id_1 = id_1.id_1;
  tri0 id_2;
  logic [7:0] id_3;
  assign id_2 = id_1;
  id_4(
      .id_0(id_1), .id_1(id_3[1'd0] + id_1)
  );
  assign module_1.type_3 = 0;
  assign id_1 = 1;
endmodule
module module_1 (
    input logic id_0,
    input tri1 id_1,
    input supply1 id_2,
    input wand id_3,
    input wor id_4
);
  final id_6 <= 1;
  always begin : LABEL_0
    id_6 = id_0;
  end
  module_0 modCall_1 ();
endmodule
module module_2 (
    input tri id_0,
    input wor id_1,
    input tri0 id_2,
    output supply1 id_3,
    input uwire id_4
);
  module_0 modCall_1 ();
  assign modCall_1.type_5 = 0;
endmodule
