

================================================================
== Vitis HLS Report for 'apply_weight_updates'
================================================================
* Date:           Mon Dec  8 20:06:24 2025

* Version:        2025.2 (Build 6295257 on Nov 14 2025)
* Project:        hls_output
* Solution:       hls (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.906 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        +-----------------------------------------------------------+------------------------------------------------+---------+---------+----------+----------+-----+-----+-------------------+
        |                                                           |                                                |  Latency (cycles) |  Latency (absolute) |  Interval |      Pipeline     |
        |                          Instance                         |                     Module                     |   min   |   max   |    min   |    max   | min | max |        Type       |
        +-----------------------------------------------------------+------------------------------------------------+---------+---------+----------+----------+-----+-----+-------------------+
        |grp_apply_weight_updates_Pipeline_VITIS_LOOP_167_1_fu_108  |apply_weight_updates_Pipeline_VITIS_LOOP_167_1  |        ?|        ?|         ?|         ?|    0|    0|  loop pipeline stp|
        +-----------------------------------------------------------+------------------------------------------------+---------+---------+----------+----------+-----+-----+-------------------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|     72|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    3|     432|    488|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       0|     14|    -|
|Register         |        -|    -|      13|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    3|     445|    574|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    1|      ~0|      1|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +-----------------------------------------------------------+------------------------------------------------+---------+----+-----+-----+-----+
    |                          Instance                         |                     Module                     | BRAM_18K| DSP|  FF | LUT | URAM|
    +-----------------------------------------------------------+------------------------------------------------+---------+----+-----+-----+-----+
    |grp_apply_weight_updates_Pipeline_VITIS_LOOP_167_1_fu_108  |apply_weight_updates_Pipeline_VITIS_LOOP_167_1  |        0|   3|  432|  488|    0|
    +-----------------------------------------------------------+------------------------------------------------+---------+----+-----+-----+-----+
    |Total                                                      |                                                |        0|   3|  432|  488|    0|
    +-----------------------------------------------------------+------------------------------------------------+---------+----+-----+-----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +------------------------+----------+----+---+----+------------+------------+
    |      Variable Name     | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +------------------------+----------+----+---+----+------------+------------+
    |sub_ln179_1_fu_188_p2   |         -|   0|  0|  13|           1|          10|
    |sub_ln179_fu_170_p2     |         -|   0|  0|  32|           1|          25|
    |and_ln177_fu_213_p2     |       and|   0|  0|   2|           1|           1|
    |icmp_ln177_fu_144_p2    |      icmp|   0|  0|  15|           8|           1|
    |select_ln179_fu_204_p3  |    select|   0|  0|  10|           1|          10|
    +------------------------+----------+----+---+----+------------+------------+
    |Total                   |          |   0|  0|  72|          12|          47|
    +------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-----------+----+-----------+-----+-----------+
    |    Name   | LUT| Input Size| Bits| Total Bits|
    +-----------+----+-----------+-----+-----------+
    |ap_NS_fsm  |  14|          3|    1|          3|
    +-----------+----+-----------+-----+-----------+
    |Total      |  14|          3|    1|          3|
    +-----------+----+-----------+-----+-----------+

    * Register: 
    +------------------------------------------------------------------------+---+----+-----+-----------+
    |                                  Name                                  | FF| LUT| Bits| Const Bits|
    +------------------------------------------------------------------------+---+----+-----+-----------+
    |and_ln177_reg_235                                                       |  1|   0|    1|          0|
    |ap_CS_fsm                                                               |  2|   0|    2|          0|
    |grp_apply_weight_updates_Pipeline_VITIS_LOOP_167_1_fu_108_ap_start_reg  |  1|   0|    1|          0|
    |select_ln179_reg_230                                                    |  9|   0|   10|          1|
    +------------------------------------------------------------------------+---+----+-----+-----------+
    |Total                                                                   | 13|   0|   14|          1|
    +------------------------------------------------------------------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------------------------+-----+-----+------------+----------------------------+--------------+
|              RTL Ports              | Dir | Bits|  Protocol  |        Source Object       |    C Type    |
+-------------------------------------+-----+-----+------------+----------------------------+--------------+
|ap_clk                               |   in|    1|  ap_ctrl_hs|        apply_weight_updates|  return value|
|ap_rst                               |   in|    1|  ap_ctrl_hs|        apply_weight_updates|  return value|
|ap_start                             |   in|    1|  ap_ctrl_hs|        apply_weight_updates|  return value|
|ap_done                              |  out|    1|  ap_ctrl_hs|        apply_weight_updates|  return value|
|ap_idle                              |  out|    1|  ap_ctrl_hs|        apply_weight_updates|  return value|
|ap_ready                             |  out|    1|  ap_ctrl_hs|        apply_weight_updates|  return value|
|params_learning_rate_val             |   in|   16|     ap_none|    params_learning_rate_val|        scalar|
|params_rstdp_enable_val              |   in|    1|     ap_none|     params_rstdp_enable_val|        scalar|
|params_trace_decay_val               |   in|   16|     ap_none|      params_trace_decay_val|        scalar|
|reward_signal                        |   in|    8|     ap_none|               reward_signal|        scalar|
|weight_update_fifo_dout              |   in|   64|     ap_fifo|          weight_update_fifo|       pointer|
|weight_update_fifo_empty_n           |   in|    1|     ap_fifo|          weight_update_fifo|       pointer|
|weight_update_fifo_read              |  out|    1|     ap_fifo|          weight_update_fifo|       pointer|
|p_ZL13weight_memory_0_address0       |  out|    9|   ap_memory|       p_ZL13weight_memory_0|         array|
|p_ZL13weight_memory_0_ce0            |  out|    1|   ap_memory|       p_ZL13weight_memory_0|         array|
|p_ZL13weight_memory_0_q0             |   in|    8|   ap_memory|       p_ZL13weight_memory_0|         array|
|p_ZL13weight_memory_0_address1       |  out|    9|   ap_memory|       p_ZL13weight_memory_0|         array|
|p_ZL13weight_memory_0_ce1            |  out|    1|   ap_memory|       p_ZL13weight_memory_0|         array|
|p_ZL13weight_memory_0_we1            |  out|    1|   ap_memory|       p_ZL13weight_memory_0|         array|
|p_ZL13weight_memory_0_d1             |  out|    8|   ap_memory|       p_ZL13weight_memory_0|         array|
|p_ZL13weight_memory_1_address0       |  out|    9|   ap_memory|       p_ZL13weight_memory_1|         array|
|p_ZL13weight_memory_1_ce0            |  out|    1|   ap_memory|       p_ZL13weight_memory_1|         array|
|p_ZL13weight_memory_1_q0             |   in|    8|   ap_memory|       p_ZL13weight_memory_1|         array|
|p_ZL13weight_memory_1_address1       |  out|    9|   ap_memory|       p_ZL13weight_memory_1|         array|
|p_ZL13weight_memory_1_ce1            |  out|    1|   ap_memory|       p_ZL13weight_memory_1|         array|
|p_ZL13weight_memory_1_we1            |  out|    1|   ap_memory|       p_ZL13weight_memory_1|         array|
|p_ZL13weight_memory_1_d1             |  out|    8|   ap_memory|       p_ZL13weight_memory_1|         array|
|p_ZL13weight_memory_2_address0       |  out|    9|   ap_memory|       p_ZL13weight_memory_2|         array|
|p_ZL13weight_memory_2_ce0            |  out|    1|   ap_memory|       p_ZL13weight_memory_2|         array|
|p_ZL13weight_memory_2_q0             |   in|    8|   ap_memory|       p_ZL13weight_memory_2|         array|
|p_ZL13weight_memory_2_address1       |  out|    9|   ap_memory|       p_ZL13weight_memory_2|         array|
|p_ZL13weight_memory_2_ce1            |  out|    1|   ap_memory|       p_ZL13weight_memory_2|         array|
|p_ZL13weight_memory_2_we1            |  out|    1|   ap_memory|       p_ZL13weight_memory_2|         array|
|p_ZL13weight_memory_2_d1             |  out|    8|   ap_memory|       p_ZL13weight_memory_2|         array|
|p_ZL13weight_memory_3_address0       |  out|    9|   ap_memory|       p_ZL13weight_memory_3|         array|
|p_ZL13weight_memory_3_ce0            |  out|    1|   ap_memory|       p_ZL13weight_memory_3|         array|
|p_ZL13weight_memory_3_q0             |   in|    8|   ap_memory|       p_ZL13weight_memory_3|         array|
|p_ZL13weight_memory_3_address1       |  out|    9|   ap_memory|       p_ZL13weight_memory_3|         array|
|p_ZL13weight_memory_3_ce1            |  out|    1|   ap_memory|       p_ZL13weight_memory_3|         array|
|p_ZL13weight_memory_3_we1            |  out|    1|   ap_memory|       p_ZL13weight_memory_3|         array|
|p_ZL13weight_memory_3_d1             |  out|    8|   ap_memory|       p_ZL13weight_memory_3|         array|
|p_ZL13weight_memory_4_address0       |  out|    9|   ap_memory|       p_ZL13weight_memory_4|         array|
|p_ZL13weight_memory_4_ce0            |  out|    1|   ap_memory|       p_ZL13weight_memory_4|         array|
|p_ZL13weight_memory_4_q0             |   in|    8|   ap_memory|       p_ZL13weight_memory_4|         array|
|p_ZL13weight_memory_4_address1       |  out|    9|   ap_memory|       p_ZL13weight_memory_4|         array|
|p_ZL13weight_memory_4_ce1            |  out|    1|   ap_memory|       p_ZL13weight_memory_4|         array|
|p_ZL13weight_memory_4_we1            |  out|    1|   ap_memory|       p_ZL13weight_memory_4|         array|
|p_ZL13weight_memory_4_d1             |  out|    8|   ap_memory|       p_ZL13weight_memory_4|         array|
|p_ZL13weight_memory_5_address0       |  out|    9|   ap_memory|       p_ZL13weight_memory_5|         array|
|p_ZL13weight_memory_5_ce0            |  out|    1|   ap_memory|       p_ZL13weight_memory_5|         array|
|p_ZL13weight_memory_5_q0             |   in|    8|   ap_memory|       p_ZL13weight_memory_5|         array|
|p_ZL13weight_memory_5_address1       |  out|    9|   ap_memory|       p_ZL13weight_memory_5|         array|
|p_ZL13weight_memory_5_ce1            |  out|    1|   ap_memory|       p_ZL13weight_memory_5|         array|
|p_ZL13weight_memory_5_we1            |  out|    1|   ap_memory|       p_ZL13weight_memory_5|         array|
|p_ZL13weight_memory_5_d1             |  out|    8|   ap_memory|       p_ZL13weight_memory_5|         array|
|p_ZL13weight_memory_6_address0       |  out|    9|   ap_memory|       p_ZL13weight_memory_6|         array|
|p_ZL13weight_memory_6_ce0            |  out|    1|   ap_memory|       p_ZL13weight_memory_6|         array|
|p_ZL13weight_memory_6_q0             |   in|    8|   ap_memory|       p_ZL13weight_memory_6|         array|
|p_ZL13weight_memory_6_address1       |  out|    9|   ap_memory|       p_ZL13weight_memory_6|         array|
|p_ZL13weight_memory_6_ce1            |  out|    1|   ap_memory|       p_ZL13weight_memory_6|         array|
|p_ZL13weight_memory_6_we1            |  out|    1|   ap_memory|       p_ZL13weight_memory_6|         array|
|p_ZL13weight_memory_6_d1             |  out|    8|   ap_memory|       p_ZL13weight_memory_6|         array|
|p_ZL13weight_memory_7_address0       |  out|    9|   ap_memory|       p_ZL13weight_memory_7|         array|
|p_ZL13weight_memory_7_ce0            |  out|    1|   ap_memory|       p_ZL13weight_memory_7|         array|
|p_ZL13weight_memory_7_q0             |   in|    8|   ap_memory|       p_ZL13weight_memory_7|         array|
|p_ZL13weight_memory_7_address1       |  out|    9|   ap_memory|       p_ZL13weight_memory_7|         array|
|p_ZL13weight_memory_7_ce1            |  out|    1|   ap_memory|       p_ZL13weight_memory_7|         array|
|p_ZL13weight_memory_7_we1            |  out|    1|   ap_memory|       p_ZL13weight_memory_7|         array|
|p_ZL13weight_memory_7_d1             |  out|    8|   ap_memory|       p_ZL13weight_memory_7|         array|
|p_ZL18eligibility_traces_0_address0  |  out|   10|   ap_memory|  p_ZL18eligibility_traces_0|         array|
|p_ZL18eligibility_traces_0_ce0       |  out|    1|   ap_memory|  p_ZL18eligibility_traces_0|         array|
|p_ZL18eligibility_traces_0_q0        |   in|   16|   ap_memory|  p_ZL18eligibility_traces_0|         array|
|p_ZL18eligibility_traces_0_address1  |  out|   10|   ap_memory|  p_ZL18eligibility_traces_0|         array|
|p_ZL18eligibility_traces_0_ce1       |  out|    1|   ap_memory|  p_ZL18eligibility_traces_0|         array|
|p_ZL18eligibility_traces_0_we1       |  out|    1|   ap_memory|  p_ZL18eligibility_traces_0|         array|
|p_ZL18eligibility_traces_0_d1        |  out|   16|   ap_memory|  p_ZL18eligibility_traces_0|         array|
|p_ZL18eligibility_traces_1_address0  |  out|   10|   ap_memory|  p_ZL18eligibility_traces_1|         array|
|p_ZL18eligibility_traces_1_ce0       |  out|    1|   ap_memory|  p_ZL18eligibility_traces_1|         array|
|p_ZL18eligibility_traces_1_q0        |   in|   16|   ap_memory|  p_ZL18eligibility_traces_1|         array|
|p_ZL18eligibility_traces_1_address1  |  out|   10|   ap_memory|  p_ZL18eligibility_traces_1|         array|
|p_ZL18eligibility_traces_1_ce1       |  out|    1|   ap_memory|  p_ZL18eligibility_traces_1|         array|
|p_ZL18eligibility_traces_1_we1       |  out|    1|   ap_memory|  p_ZL18eligibility_traces_1|         array|
|p_ZL18eligibility_traces_1_d1        |  out|   16|   ap_memory|  p_ZL18eligibility_traces_1|         array|
|p_ZL18eligibility_traces_2_address0  |  out|   10|   ap_memory|  p_ZL18eligibility_traces_2|         array|
|p_ZL18eligibility_traces_2_ce0       |  out|    1|   ap_memory|  p_ZL18eligibility_traces_2|         array|
|p_ZL18eligibility_traces_2_q0        |   in|   16|   ap_memory|  p_ZL18eligibility_traces_2|         array|
|p_ZL18eligibility_traces_2_address1  |  out|   10|   ap_memory|  p_ZL18eligibility_traces_2|         array|
|p_ZL18eligibility_traces_2_ce1       |  out|    1|   ap_memory|  p_ZL18eligibility_traces_2|         array|
|p_ZL18eligibility_traces_2_we1       |  out|    1|   ap_memory|  p_ZL18eligibility_traces_2|         array|
|p_ZL18eligibility_traces_2_d1        |  out|   16|   ap_memory|  p_ZL18eligibility_traces_2|         array|
|p_ZL18eligibility_traces_3_address0  |  out|   10|   ap_memory|  p_ZL18eligibility_traces_3|         array|
|p_ZL18eligibility_traces_3_ce0       |  out|    1|   ap_memory|  p_ZL18eligibility_traces_3|         array|
|p_ZL18eligibility_traces_3_q0        |   in|   16|   ap_memory|  p_ZL18eligibility_traces_3|         array|
|p_ZL18eligibility_traces_3_address1  |  out|   10|   ap_memory|  p_ZL18eligibility_traces_3|         array|
|p_ZL18eligibility_traces_3_ce1       |  out|    1|   ap_memory|  p_ZL18eligibility_traces_3|         array|
|p_ZL18eligibility_traces_3_we1       |  out|    1|   ap_memory|  p_ZL18eligibility_traces_3|         array|
|p_ZL18eligibility_traces_3_d1        |  out|   16|   ap_memory|  p_ZL18eligibility_traces_3|         array|
+-------------------------------------+-----+-----+------------+----------------------------+--------------+

