{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1731552149971 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Elaboration Quartus Prime " "Running Quartus Prime Analysis & Elaboration" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 22.1std.2 Build 922 07/20/2023 SC Lite Edition " "Version 22.1std.2 Build 922 07/20/2023 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1731552149972 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Nov 13 20:42:29 2024 " "Processing started: Wed Nov 13 20:42:29 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1731552149972 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Design Software" 0 -1 1731552149972 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off ProcesadorFiltro -c ProcesadorFiltro --analysis_and_elaboration " "Command: quartus_map --read_settings_files=on --write_settings_files=off ProcesadorFiltro -c ProcesadorFiltro --analysis_and_elaboration" {  } {  } 0 0 "Command: %1!s!" 0 0 "Design Software" 0 -1 1731552149972 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Design Software" 0 -1 1731552150417 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Design Software" 0 -1 1731552150417 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "multiplier_nb.sv 1 1 " "Found 1 design units, including 1 entities, in source file multiplier_nb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 multiplier_nb " "Found entity 1: multiplier_nb" {  } { { "multiplier_nb.sv" "" { Text "C:/Users/PC/Desktop/gvega_abagliano_jvarela_digital_design_lab_2024/Proyecto/multiplier_nb.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731552161883 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1731552161883 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "full_subtractor_nb.sv 1 1 " "Found 1 design units, including 1 entities, in source file full_subtractor_nb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 full_subtractor_nb " "Found entity 1: full_subtractor_nb" {  } { { "full_subtractor_nb.sv" "" { Text "C:/Users/PC/Desktop/gvega_abagliano_jvarela_digital_design_lab_2024/Proyecto/full_subtractor_nb.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731552161885 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1731552161885 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "full_subtractor_1b.sv 1 1 " "Found 1 design units, including 1 entities, in source file full_subtractor_1b.sv" { { "Info" "ISGN_ENTITY_NAME" "1 full_subtractor_1b " "Found entity 1: full_subtractor_1b" {  } { { "full_subtractor_1b.sv" "" { Text "C:/Users/PC/Desktop/gvega_abagliano_jvarela_digital_design_lab_2024/Proyecto/full_subtractor_1b.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731552161886 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1731552161886 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "full_adder_nb.sv 1 1 " "Found 1 design units, including 1 entities, in source file full_adder_nb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 full_adder_nb " "Found entity 1: full_adder_nb" {  } { { "full_adder_nb.sv" "" { Text "C:/Users/PC/Desktop/gvega_abagliano_jvarela_digital_design_lab_2024/Proyecto/full_adder_nb.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731552161888 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1731552161888 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "full_adder_1b.sv 1 1 " "Found 1 design units, including 1 entities, in source file full_adder_1b.sv" { { "Info" "ISGN_ENTITY_NAME" "1 full_adder_1b " "Found entity 1: full_adder_1b" {  } { { "full_adder_1b.sv" "" { Text "C:/Users/PC/Desktop/gvega_abagliano_jvarela_digital_design_lab_2024/Proyecto/full_adder_1b.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731552161889 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1731552161889 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "n N ALU.sv(1) " "Verilog HDL Declaration information at ALU.sv(1): object \"n\" differs only in case from object \"N\" in the same scope" {  } { { "ALU.sv" "" { Text "C:/Users/PC/Desktop/gvega_abagliano_jvarela_digital_design_lab_2024/Proyecto/ALU.sv" 1 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Design Software" 0 -1 1731552161891 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.sv 1 1 " "Found 1 design units, including 1 entities, in source file alu.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ALU " "Found entity 1: ALU" {  } { { "ALU.sv" "" { Text "C:/Users/PC/Desktop/gvega_abagliano_jvarela_digital_design_lab_2024/Proyecto/ALU.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731552161891 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1731552161891 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "videogen.sv 1 1 " "Found 1 design units, including 1 entities, in source file videogen.sv" { { "Info" "ISGN_ENTITY_NAME" "1 videoGen " "Found entity 1: videoGen" {  } { { "videoGen.sv" "" { Text "C:/Users/PC/Desktop/gvega_abagliano_jvarela_digital_design_lab_2024/Proyecto/videoGen.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731552161892 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1731552161892 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vgacontroller.sv 1 1 " "Found 1 design units, including 1 entities, in source file vgacontroller.sv" { { "Info" "ISGN_ENTITY_NAME" "1 vgaController " "Found entity 1: vgaController" {  } { { "vgaController.sv" "" { Text "C:/Users/PC/Desktop/gvega_abagliano_jvarela_digital_design_lab_2024/Proyecto/vgaController.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731552161894 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1731552161894 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga.sv 1 1 " "Found 1 design units, including 1 entities, in source file vga.sv" { { "Info" "ISGN_ENTITY_NAME" "1 vga " "Found entity 1: vga" {  } { { "vga.sv" "" { Text "C:/Users/PC/Desktop/gvega_abagliano_jvarela_digital_design_lab_2024/Proyecto/vga.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731552161895 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1731552161895 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pll.sv 1 1 " "Found 1 design units, including 1 entities, in source file pll.sv" { { "Info" "ISGN_ENTITY_NAME" "1 pll " "Found entity 1: pll" {  } { { "pll.sv" "" { Text "C:/Users/PC/Desktop/gvega_abagliano_jvarela_digital_design_lab_2024/Proyecto/pll.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731552161897 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1731552161897 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adder.sv 1 1 " "Found 1 design units, including 1 entities, in source file adder.sv" { { "Info" "ISGN_ENTITY_NAME" "1 adder " "Found entity 1: adder" {  } { { "adder.sv" "" { Text "C:/Users/PC/Desktop/gvega_abagliano_jvarela_digital_design_lab_2024/Proyecto/adder.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731552161898 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1731552161898 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "arm.sv 1 1 " "Found 1 design units, including 1 entities, in source file arm.sv" { { "Info" "ISGN_ENTITY_NAME" "1 arm " "Found entity 1: arm" {  } { { "arm.sv" "" { Text "C:/Users/PC/Desktop/gvega_abagliano_jvarela_digital_design_lab_2024/Proyecto/arm.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731552161900 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1731552161900 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "condlogic.sv 1 1 " "Found 1 design units, including 1 entities, in source file condlogic.sv" { { "Info" "ISGN_ENTITY_NAME" "1 condlogic " "Found entity 1: condlogic" {  } { { "condlogic.sv" "" { Text "C:/Users/PC/Desktop/gvega_abagliano_jvarela_digital_design_lab_2024/Proyecto/condlogic.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731552161902 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1731552161902 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "condcheck.sv 1 1 " "Found 1 design units, including 1 entities, in source file condcheck.sv" { { "Info" "ISGN_ENTITY_NAME" "1 condcheck " "Found entity 1: condcheck" {  } { { "condcheck.sv" "" { Text "C:/Users/PC/Desktop/gvega_abagliano_jvarela_digital_design_lab_2024/Proyecto/condcheck.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731552161903 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1731552161903 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "decoderP.sv(29) " "Verilog HDL warning at decoderP.sv(29): extended using \"x\" or \"z\"" {  } { { "decoderP.sv" "" { Text "C:/Users/PC/Desktop/gvega_abagliano_jvarela_digital_design_lab_2024/Proyecto/decoderP.sv" 29 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Design Software" 0 -1 1731552161904 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "decoderP.sv(43) " "Verilog HDL warning at decoderP.sv(43): extended using \"x\" or \"z\"" {  } { { "decoderP.sv" "" { Text "C:/Users/PC/Desktop/gvega_abagliano_jvarela_digital_design_lab_2024/Proyecto/decoderP.sv" 43 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Design Software" 0 -1 1731552161905 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decoderp.sv 1 1 " "Found 1 design units, including 1 entities, in source file decoderp.sv" { { "Info" "ISGN_ENTITY_NAME" "1 decoderP " "Found entity 1: decoderP" {  } { { "decoderP.sv" "" { Text "C:/Users/PC/Desktop/gvega_abagliano_jvarela_digital_design_lab_2024/Proyecto/decoderP.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731552161905 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1731552161905 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "controller.sv 1 1 " "Found 1 design units, including 1 entities, in source file controller.sv" { { "Info" "ISGN_ENTITY_NAME" "1 controller " "Found entity 1: controller" {  } { { "controller.sv" "" { Text "C:/Users/PC/Desktop/gvega_abagliano_jvarela_digital_design_lab_2024/Proyecto/controller.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731552161906 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1731552161906 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "datapath.sv 1 1 " "Found 1 design units, including 1 entities, in source file datapath.sv" { { "Info" "ISGN_ENTITY_NAME" "1 datapath " "Found entity 1: datapath" {  } { { "datapath.sv" "" { Text "C:/Users/PC/Desktop/gvega_abagliano_jvarela_digital_design_lab_2024/Proyecto/datapath.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731552161908 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1731552161908 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "extend.sv(15) " "Verilog HDL warning at extend.sv(15): extended using \"x\" or \"z\"" {  } { { "extend.sv" "" { Text "C:/Users/PC/Desktop/gvega_abagliano_jvarela_digital_design_lab_2024/Proyecto/extend.sv" 15 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Design Software" 0 -1 1731552161909 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "extend.sv 1 1 " "Found 1 design units, including 1 entities, in source file extend.sv" { { "Info" "ISGN_ENTITY_NAME" "1 extend " "Found entity 1: extend" {  } { { "extend.sv" "" { Text "C:/Users/PC/Desktop/gvega_abagliano_jvarela_digital_design_lab_2024/Proyecto/extend.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731552161910 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1731552161910 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "flopenr.sv 1 1 " "Found 1 design units, including 1 entities, in source file flopenr.sv" { { "Info" "ISGN_ENTITY_NAME" "1 flopenr " "Found entity 1: flopenr" {  } { { "flopenr.sv" "" { Text "C:/Users/PC/Desktop/gvega_abagliano_jvarela_digital_design_lab_2024/Proyecto/flopenr.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731552161911 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1731552161911 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "flopr.sv 1 1 " "Found 1 design units, including 1 entities, in source file flopr.sv" { { "Info" "ISGN_ENTITY_NAME" "1 flopr " "Found entity 1: flopr" {  } { { "flopr.sv" "" { Text "C:/Users/PC/Desktop/gvega_abagliano_jvarela_digital_design_lab_2024/Proyecto/flopr.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731552161913 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1731552161913 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux2.sv 1 1 " "Found 1 design units, including 1 entities, in source file mux2.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mux2 " "Found entity 1: mux2" {  } { { "mux2.sv" "" { Text "C:/Users/PC/Desktop/gvega_abagliano_jvarela_digital_design_lab_2024/Proyecto/mux2.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731552161914 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1731552161914 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux_1.sv 1 1 " "Found 1 design units, including 1 entities, in source file mux_1.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mux_1 " "Found entity 1: mux_1" {  } { { "mux_1.sv" "" { Text "C:/Users/PC/Desktop/gvega_abagliano_jvarela_digital_design_lab_2024/Proyecto/mux_1.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731552161915 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1731552161915 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "regfile.sv 1 1 " "Found 1 design units, including 1 entities, in source file regfile.sv" { { "Info" "ISGN_ENTITY_NAME" "1 regfile " "Found entity 1: regfile" {  } { { "regfile.sv" "" { Text "C:/Users/PC/Desktop/gvega_abagliano_jvarela_digital_design_lab_2024/Proyecto/regfile.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731552161917 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1731552161917 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rom.v 1 1 " "Found 1 design units, including 1 entities, in source file rom.v" { { "Info" "ISGN_ENTITY_NAME" "1 ROM " "Found entity 1: ROM" {  } { { "ROM.v" "" { Text "C:/Users/PC/Desktop/gvega_abagliano_jvarela_digital_design_lab_2024/Proyecto/ROM.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731552161918 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1731552161918 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ram.v 1 1 " "Found 1 design units, including 1 entities, in source file ram.v" { { "Info" "ISGN_ENTITY_NAME" "1 RAM " "Found entity 1: RAM" {  } { { "RAM.v" "" { Text "C:/Users/PC/Desktop/gvega_abagliano_jvarela_digital_design_lab_2024/Proyecto/RAM.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731552161920 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1731552161920 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "arm_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file arm_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 arm_tb " "Found entity 1: arm_tb" {  } { { "arm_tb.sv" "" { Text "C:/Users/PC/Desktop/gvega_abagliano_jvarela_digital_design_lab_2024/Proyecto/arm_tb.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731552161922 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1731552161922 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "arm " "Elaborating entity \"arm\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Design Software" 0 -1 1731552161992 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "controller controller:controlUnit " "Elaborating entity \"controller\" for hierarchy \"controller:controlUnit\"" {  } { { "arm.sv" "controlUnit" { Text "C:/Users/PC/Desktop/gvega_abagliano_jvarela_digital_design_lab_2024/Proyecto/arm.sv" 22 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1731552161994 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decoderP controller:controlUnit\|decoderP:dec " "Elaborating entity \"decoderP\" for hierarchy \"controller:controlUnit\|decoderP:dec\"" {  } { { "controller.sv" "dec" { Text "C:/Users/PC/Desktop/gvega_abagliano_jvarela_digital_design_lab_2024/Proyecto/controller.sv" 18 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1731552161996 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "condlogic controller:controlUnit\|condlogic:cl " "Elaborating entity \"condlogic\" for hierarchy \"controller:controlUnit\|condlogic:cl\"" {  } { { "controller.sv" "cl" { Text "C:/Users/PC/Desktop/gvega_abagliano_jvarela_digital_design_lab_2024/Proyecto/controller.sv" 22 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1731552161997 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "flopenr controller:controlUnit\|condlogic:cl\|flopenr:flagreg1 " "Elaborating entity \"flopenr\" for hierarchy \"controller:controlUnit\|condlogic:cl\|flopenr:flagreg1\"" {  } { { "condlogic.sv" "flagreg1" { Text "C:/Users/PC/Desktop/gvega_abagliano_jvarela_digital_design_lab_2024/Proyecto/condlogic.sv" 15 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1731552161998 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "condcheck controller:controlUnit\|condlogic:cl\|condcheck:cc " "Elaborating entity \"condcheck\" for hierarchy \"controller:controlUnit\|condlogic:cl\|condcheck:cc\"" {  } { { "condlogic.sv" "cc" { Text "C:/Users/PC/Desktop/gvega_abagliano_jvarela_digital_design_lab_2024/Proyecto/condlogic.sv" 21 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1731552162000 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "datapath datapath:dpUnit " "Elaborating entity \"datapath\" for hierarchy \"datapath:dpUnit\"" {  } { { "arm.sv" "dpUnit" { Text "C:/Users/PC/Desktop/gvega_abagliano_jvarela_digital_design_lab_2024/Proyecto/arm.sv" 31 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1731552162002 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux2 datapath:dpUnit\|mux2:pcmux " "Elaborating entity \"mux2\" for hierarchy \"datapath:dpUnit\|mux2:pcmux\"" {  } { { "datapath.sv" "pcmux" { Text "C:/Users/PC/Desktop/gvega_abagliano_jvarela_digital_design_lab_2024/Proyecto/datapath.sv" 22 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1731552162004 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "flopr datapath:dpUnit\|flopr:pcreg " "Elaborating entity \"flopr\" for hierarchy \"datapath:dpUnit\|flopr:pcreg\"" {  } { { "datapath.sv" "pcreg" { Text "C:/Users/PC/Desktop/gvega_abagliano_jvarela_digital_design_lab_2024/Proyecto/datapath.sv" 23 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1731552162006 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "adder datapath:dpUnit\|adder:pcadd1 " "Elaborating entity \"adder\" for hierarchy \"datapath:dpUnit\|adder:pcadd1\"" {  } { { "datapath.sv" "pcadd1" { Text "C:/Users/PC/Desktop/gvega_abagliano_jvarela_digital_design_lab_2024/Proyecto/datapath.sv" 24 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1731552162007 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux2 datapath:dpUnit\|mux2:ra1mux " "Elaborating entity \"mux2\" for hierarchy \"datapath:dpUnit\|mux2:ra1mux\"" {  } { { "datapath.sv" "ra1mux" { Text "C:/Users/PC/Desktop/gvega_abagliano_jvarela_digital_design_lab_2024/Proyecto/datapath.sv" 28 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1731552162010 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "regfile datapath:dpUnit\|regfile:rf " "Elaborating entity \"regfile\" for hierarchy \"datapath:dpUnit\|regfile:rf\"" {  } { { "datapath.sv" "rf" { Text "C:/Users/PC/Desktop/gvega_abagliano_jvarela_digital_design_lab_2024/Proyecto/datapath.sv" 33 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1731552162011 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "extend datapath:dpUnit\|extend:ext " "Elaborating entity \"extend\" for hierarchy \"datapath:dpUnit\|extend:ext\"" {  } { { "datapath.sv" "ext" { Text "C:/Users/PC/Desktop/gvega_abagliano_jvarela_digital_design_lab_2024/Proyecto/datapath.sv" 37 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1731552162013 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALU datapath:dpUnit\|ALU:alu " "Elaborating entity \"ALU\" for hierarchy \"datapath:dpUnit\|ALU:alu\"" {  } { { "datapath.sv" "alu" { Text "C:/Users/PC/Desktop/gvega_abagliano_jvarela_digital_design_lab_2024/Proyecto/datapath.sv" 41 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1731552162015 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "full_adder_nb datapath:dpUnit\|ALU:alu\|full_adder_nb:adder_inst " "Elaborating entity \"full_adder_nb\" for hierarchy \"datapath:dpUnit\|ALU:alu\|full_adder_nb:adder_inst\"" {  } { { "ALU.sv" "adder_inst" { Text "C:/Users/PC/Desktop/gvega_abagliano_jvarela_digital_design_lab_2024/Proyecto/ALU.sv" 27 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1731552162017 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "full_adder_1b datapath:dpUnit\|ALU:alu\|full_adder_nb:adder_inst\|full_adder_1b:gen_adder\[0\].adder " "Elaborating entity \"full_adder_1b\" for hierarchy \"datapath:dpUnit\|ALU:alu\|full_adder_nb:adder_inst\|full_adder_1b:gen_adder\[0\].adder\"" {  } { { "full_adder_nb.sv" "gen_adder\[0\].adder" { Text "C:/Users/PC/Desktop/gvega_abagliano_jvarela_digital_design_lab_2024/Proyecto/full_adder_nb.sv" 29 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1731552162018 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "full_subtractor_nb datapath:dpUnit\|ALU:alu\|full_subtractor_nb:subtractor_inst " "Elaborating entity \"full_subtractor_nb\" for hierarchy \"datapath:dpUnit\|ALU:alu\|full_subtractor_nb:subtractor_inst\"" {  } { { "ALU.sv" "subtractor_inst" { Text "C:/Users/PC/Desktop/gvega_abagliano_jvarela_digital_design_lab_2024/Proyecto/ALU.sv" 38 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1731552162029 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "full_subtractor_1b datapath:dpUnit\|ALU:alu\|full_subtractor_nb:subtractor_inst\|full_subtractor_1b:gen_subtractor\[0\].subtractor " "Elaborating entity \"full_subtractor_1b\" for hierarchy \"datapath:dpUnit\|ALU:alu\|full_subtractor_nb:subtractor_inst\|full_subtractor_1b:gen_subtractor\[0\].subtractor\"" {  } { { "full_subtractor_nb.sv" "gen_subtractor\[0\].subtractor" { Text "C:/Users/PC/Desktop/gvega_abagliano_jvarela_digital_design_lab_2024/Proyecto/full_subtractor_nb.sv" 29 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1731552162030 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "multiplier_nb datapath:dpUnit\|ALU:alu\|multiplier_nb:multiplier_inst " "Elaborating entity \"multiplier_nb\" for hierarchy \"datapath:dpUnit\|ALU:alu\|multiplier_nb:multiplier_inst\"" {  } { { "ALU.sv" "multiplier_inst" { Text "C:/Users/PC/Desktop/gvega_abagliano_jvarela_digital_design_lab_2024/Proyecto/ALU.sv" 48 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1731552162041 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "31 30 multiplier_nb.sv(59) " "Verilog HDL assignment warning at multiplier_nb.sv(59): truncated value with size 31 to match size of target (30)" {  } { { "multiplier_nb.sv" "" { Text "C:/Users/PC/Desktop/gvega_abagliano_jvarela_digital_design_lab_2024/Proyecto/multiplier_nb.sv" 59 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1731552162048 "|arm|datapath:dpUnit|ALU:alu|multiplier_nb:multiplier_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "30 29 multiplier_nb.sv(59) " "Verilog HDL assignment warning at multiplier_nb.sv(59): truncated value with size 30 to match size of target (29)" {  } { { "multiplier_nb.sv" "" { Text "C:/Users/PC/Desktop/gvega_abagliano_jvarela_digital_design_lab_2024/Proyecto/multiplier_nb.sv" 59 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1731552162048 "|arm|datapath:dpUnit|ALU:alu|multiplier_nb:multiplier_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "29 28 multiplier_nb.sv(59) " "Verilog HDL assignment warning at multiplier_nb.sv(59): truncated value with size 29 to match size of target (28)" {  } { { "multiplier_nb.sv" "" { Text "C:/Users/PC/Desktop/gvega_abagliano_jvarela_digital_design_lab_2024/Proyecto/multiplier_nb.sv" 59 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1731552162048 "|arm|datapath:dpUnit|ALU:alu|multiplier_nb:multiplier_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "28 27 multiplier_nb.sv(59) " "Verilog HDL assignment warning at multiplier_nb.sv(59): truncated value with size 28 to match size of target (27)" {  } { { "multiplier_nb.sv" "" { Text "C:/Users/PC/Desktop/gvega_abagliano_jvarela_digital_design_lab_2024/Proyecto/multiplier_nb.sv" 59 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1731552162048 "|arm|datapath:dpUnit|ALU:alu|multiplier_nb:multiplier_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "27 26 multiplier_nb.sv(59) " "Verilog HDL assignment warning at multiplier_nb.sv(59): truncated value with size 27 to match size of target (26)" {  } { { "multiplier_nb.sv" "" { Text "C:/Users/PC/Desktop/gvega_abagliano_jvarela_digital_design_lab_2024/Proyecto/multiplier_nb.sv" 59 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1731552162048 "|arm|datapath:dpUnit|ALU:alu|multiplier_nb:multiplier_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "26 25 multiplier_nb.sv(59) " "Verilog HDL assignment warning at multiplier_nb.sv(59): truncated value with size 26 to match size of target (25)" {  } { { "multiplier_nb.sv" "" { Text "C:/Users/PC/Desktop/gvega_abagliano_jvarela_digital_design_lab_2024/Proyecto/multiplier_nb.sv" 59 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1731552162048 "|arm|datapath:dpUnit|ALU:alu|multiplier_nb:multiplier_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "25 24 multiplier_nb.sv(59) " "Verilog HDL assignment warning at multiplier_nb.sv(59): truncated value with size 25 to match size of target (24)" {  } { { "multiplier_nb.sv" "" { Text "C:/Users/PC/Desktop/gvega_abagliano_jvarela_digital_design_lab_2024/Proyecto/multiplier_nb.sv" 59 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1731552162048 "|arm|datapath:dpUnit|ALU:alu|multiplier_nb:multiplier_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "24 23 multiplier_nb.sv(59) " "Verilog HDL assignment warning at multiplier_nb.sv(59): truncated value with size 24 to match size of target (23)" {  } { { "multiplier_nb.sv" "" { Text "C:/Users/PC/Desktop/gvega_abagliano_jvarela_digital_design_lab_2024/Proyecto/multiplier_nb.sv" 59 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1731552162048 "|arm|datapath:dpUnit|ALU:alu|multiplier_nb:multiplier_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "23 22 multiplier_nb.sv(59) " "Verilog HDL assignment warning at multiplier_nb.sv(59): truncated value with size 23 to match size of target (22)" {  } { { "multiplier_nb.sv" "" { Text "C:/Users/PC/Desktop/gvega_abagliano_jvarela_digital_design_lab_2024/Proyecto/multiplier_nb.sv" 59 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1731552162048 "|arm|datapath:dpUnit|ALU:alu|multiplier_nb:multiplier_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "22 21 multiplier_nb.sv(59) " "Verilog HDL assignment warning at multiplier_nb.sv(59): truncated value with size 22 to match size of target (21)" {  } { { "multiplier_nb.sv" "" { Text "C:/Users/PC/Desktop/gvega_abagliano_jvarela_digital_design_lab_2024/Proyecto/multiplier_nb.sv" 59 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1731552162048 "|arm|datapath:dpUnit|ALU:alu|multiplier_nb:multiplier_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "21 20 multiplier_nb.sv(59) " "Verilog HDL assignment warning at multiplier_nb.sv(59): truncated value with size 21 to match size of target (20)" {  } { { "multiplier_nb.sv" "" { Text "C:/Users/PC/Desktop/gvega_abagliano_jvarela_digital_design_lab_2024/Proyecto/multiplier_nb.sv" 59 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1731552162048 "|arm|datapath:dpUnit|ALU:alu|multiplier_nb:multiplier_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 19 multiplier_nb.sv(59) " "Verilog HDL assignment warning at multiplier_nb.sv(59): truncated value with size 20 to match size of target (19)" {  } { { "multiplier_nb.sv" "" { Text "C:/Users/PC/Desktop/gvega_abagliano_jvarela_digital_design_lab_2024/Proyecto/multiplier_nb.sv" 59 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1731552162049 "|arm|datapath:dpUnit|ALU:alu|multiplier_nb:multiplier_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "19 18 multiplier_nb.sv(59) " "Verilog HDL assignment warning at multiplier_nb.sv(59): truncated value with size 19 to match size of target (18)" {  } { { "multiplier_nb.sv" "" { Text "C:/Users/PC/Desktop/gvega_abagliano_jvarela_digital_design_lab_2024/Proyecto/multiplier_nb.sv" 59 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1731552162049 "|arm|datapath:dpUnit|ALU:alu|multiplier_nb:multiplier_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "18 17 multiplier_nb.sv(59) " "Verilog HDL assignment warning at multiplier_nb.sv(59): truncated value with size 18 to match size of target (17)" {  } { { "multiplier_nb.sv" "" { Text "C:/Users/PC/Desktop/gvega_abagliano_jvarela_digital_design_lab_2024/Proyecto/multiplier_nb.sv" 59 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1731552162049 "|arm|datapath:dpUnit|ALU:alu|multiplier_nb:multiplier_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "17 16 multiplier_nb.sv(59) " "Verilog HDL assignment warning at multiplier_nb.sv(59): truncated value with size 17 to match size of target (16)" {  } { { "multiplier_nb.sv" "" { Text "C:/Users/PC/Desktop/gvega_abagliano_jvarela_digital_design_lab_2024/Proyecto/multiplier_nb.sv" 59 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1731552162049 "|arm|datapath:dpUnit|ALU:alu|multiplier_nb:multiplier_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 15 multiplier_nb.sv(59) " "Verilog HDL assignment warning at multiplier_nb.sv(59): truncated value with size 16 to match size of target (15)" {  } { { "multiplier_nb.sv" "" { Text "C:/Users/PC/Desktop/gvega_abagliano_jvarela_digital_design_lab_2024/Proyecto/multiplier_nb.sv" 59 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1731552162049 "|arm|datapath:dpUnit|ALU:alu|multiplier_nb:multiplier_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "15 14 multiplier_nb.sv(59) " "Verilog HDL assignment warning at multiplier_nb.sv(59): truncated value with size 15 to match size of target (14)" {  } { { "multiplier_nb.sv" "" { Text "C:/Users/PC/Desktop/gvega_abagliano_jvarela_digital_design_lab_2024/Proyecto/multiplier_nb.sv" 59 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1731552162049 "|arm|datapath:dpUnit|ALU:alu|multiplier_nb:multiplier_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "14 13 multiplier_nb.sv(59) " "Verilog HDL assignment warning at multiplier_nb.sv(59): truncated value with size 14 to match size of target (13)" {  } { { "multiplier_nb.sv" "" { Text "C:/Users/PC/Desktop/gvega_abagliano_jvarela_digital_design_lab_2024/Proyecto/multiplier_nb.sv" 59 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1731552162049 "|arm|datapath:dpUnit|ALU:alu|multiplier_nb:multiplier_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "13 12 multiplier_nb.sv(59) " "Verilog HDL assignment warning at multiplier_nb.sv(59): truncated value with size 13 to match size of target (12)" {  } { { "multiplier_nb.sv" "" { Text "C:/Users/PC/Desktop/gvega_abagliano_jvarela_digital_design_lab_2024/Proyecto/multiplier_nb.sv" 59 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1731552162049 "|arm|datapath:dpUnit|ALU:alu|multiplier_nb:multiplier_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 11 multiplier_nb.sv(59) " "Verilog HDL assignment warning at multiplier_nb.sv(59): truncated value with size 12 to match size of target (11)" {  } { { "multiplier_nb.sv" "" { Text "C:/Users/PC/Desktop/gvega_abagliano_jvarela_digital_design_lab_2024/Proyecto/multiplier_nb.sv" 59 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1731552162049 "|arm|datapath:dpUnit|ALU:alu|multiplier_nb:multiplier_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "11 10 multiplier_nb.sv(59) " "Verilog HDL assignment warning at multiplier_nb.sv(59): truncated value with size 11 to match size of target (10)" {  } { { "multiplier_nb.sv" "" { Text "C:/Users/PC/Desktop/gvega_abagliano_jvarela_digital_design_lab_2024/Proyecto/multiplier_nb.sv" 59 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1731552162049 "|arm|datapath:dpUnit|ALU:alu|multiplier_nb:multiplier_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "10 9 multiplier_nb.sv(59) " "Verilog HDL assignment warning at multiplier_nb.sv(59): truncated value with size 10 to match size of target (9)" {  } { { "multiplier_nb.sv" "" { Text "C:/Users/PC/Desktop/gvega_abagliano_jvarela_digital_design_lab_2024/Proyecto/multiplier_nb.sv" 59 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1731552162049 "|arm|datapath:dpUnit|ALU:alu|multiplier_nb:multiplier_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "9 8 multiplier_nb.sv(59) " "Verilog HDL assignment warning at multiplier_nb.sv(59): truncated value with size 9 to match size of target (8)" {  } { { "multiplier_nb.sv" "" { Text "C:/Users/PC/Desktop/gvega_abagliano_jvarela_digital_design_lab_2024/Proyecto/multiplier_nb.sv" 59 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1731552162049 "|arm|datapath:dpUnit|ALU:alu|multiplier_nb:multiplier_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 7 multiplier_nb.sv(59) " "Verilog HDL assignment warning at multiplier_nb.sv(59): truncated value with size 8 to match size of target (7)" {  } { { "multiplier_nb.sv" "" { Text "C:/Users/PC/Desktop/gvega_abagliano_jvarela_digital_design_lab_2024/Proyecto/multiplier_nb.sv" 59 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1731552162049 "|arm|datapath:dpUnit|ALU:alu|multiplier_nb:multiplier_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "7 6 multiplier_nb.sv(59) " "Verilog HDL assignment warning at multiplier_nb.sv(59): truncated value with size 7 to match size of target (6)" {  } { { "multiplier_nb.sv" "" { Text "C:/Users/PC/Desktop/gvega_abagliano_jvarela_digital_design_lab_2024/Proyecto/multiplier_nb.sv" 59 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1731552162049 "|arm|datapath:dpUnit|ALU:alu|multiplier_nb:multiplier_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "6 5 multiplier_nb.sv(59) " "Verilog HDL assignment warning at multiplier_nb.sv(59): truncated value with size 6 to match size of target (5)" {  } { { "multiplier_nb.sv" "" { Text "C:/Users/PC/Desktop/gvega_abagliano_jvarela_digital_design_lab_2024/Proyecto/multiplier_nb.sv" 59 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1731552162049 "|arm|datapath:dpUnit|ALU:alu|multiplier_nb:multiplier_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "5 4 multiplier_nb.sv(59) " "Verilog HDL assignment warning at multiplier_nb.sv(59): truncated value with size 5 to match size of target (4)" {  } { { "multiplier_nb.sv" "" { Text "C:/Users/PC/Desktop/gvega_abagliano_jvarela_digital_design_lab_2024/Proyecto/multiplier_nb.sv" 59 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1731552162049 "|arm|datapath:dpUnit|ALU:alu|multiplier_nb:multiplier_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 multiplier_nb.sv(59) " "Verilog HDL assignment warning at multiplier_nb.sv(59): truncated value with size 4 to match size of target (3)" {  } { { "multiplier_nb.sv" "" { Text "C:/Users/PC/Desktop/gvega_abagliano_jvarela_digital_design_lab_2024/Proyecto/multiplier_nb.sv" 59 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1731552162049 "|arm|datapath:dpUnit|ALU:alu|multiplier_nb:multiplier_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "3 2 multiplier_nb.sv(59) " "Verilog HDL assignment warning at multiplier_nb.sv(59): truncated value with size 3 to match size of target (2)" {  } { { "multiplier_nb.sv" "" { Text "C:/Users/PC/Desktop/gvega_abagliano_jvarela_digital_design_lab_2024/Proyecto/multiplier_nb.sv" 59 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1731552162049 "|arm|datapath:dpUnit|ALU:alu|multiplier_nb:multiplier_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "2 1 multiplier_nb.sv(59) " "Verilog HDL assignment warning at multiplier_nb.sv(59): truncated value with size 2 to match size of target (1)" {  } { { "multiplier_nb.sv" "" { Text "C:/Users/PC/Desktop/gvega_abagliano_jvarela_digital_design_lab_2024/Proyecto/multiplier_nb.sv" 59 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1731552162049 "|arm|datapath:dpUnit|ALU:alu|multiplier_nb:multiplier_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "full_adder_nb datapath:dpUnit\|ALU:alu\|multiplier_nb:multiplier_inst\|full_adder_nb:Sumproducts\[1\].adder " "Elaborating entity \"full_adder_nb\" for hierarchy \"datapath:dpUnit\|ALU:alu\|multiplier_nb:multiplier_inst\|full_adder_nb:Sumproducts\[1\].adder\"" {  } { { "multiplier_nb.sv" "Sumproducts\[1\].adder" { Text "C:/Users/PC/Desktop/gvega_abagliano_jvarela_digital_design_lab_2024/Proyecto/multiplier_nb.sv" 68 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1731552162050 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "full_adder_nb datapath:dpUnit\|ALU:alu\|multiplier_nb:multiplier_inst\|full_adder_nb:Sumproducts\[2\].adder " "Elaborating entity \"full_adder_nb\" for hierarchy \"datapath:dpUnit\|ALU:alu\|multiplier_nb:multiplier_inst\|full_adder_nb:Sumproducts\[2\].adder\"" {  } { { "multiplier_nb.sv" "Sumproducts\[2\].adder" { Text "C:/Users/PC/Desktop/gvega_abagliano_jvarela_digital_design_lab_2024/Proyecto/multiplier_nb.sv" 68 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1731552162063 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "full_adder_nb datapath:dpUnit\|ALU:alu\|multiplier_nb:multiplier_inst\|full_adder_nb:Sumproducts\[3\].adder " "Elaborating entity \"full_adder_nb\" for hierarchy \"datapath:dpUnit\|ALU:alu\|multiplier_nb:multiplier_inst\|full_adder_nb:Sumproducts\[3\].adder\"" {  } { { "multiplier_nb.sv" "Sumproducts\[3\].adder" { Text "C:/Users/PC/Desktop/gvega_abagliano_jvarela_digital_design_lab_2024/Proyecto/multiplier_nb.sv" 68 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1731552162076 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "full_adder_nb datapath:dpUnit\|ALU:alu\|multiplier_nb:multiplier_inst\|full_adder_nb:Sumproducts\[4\].adder " "Elaborating entity \"full_adder_nb\" for hierarchy \"datapath:dpUnit\|ALU:alu\|multiplier_nb:multiplier_inst\|full_adder_nb:Sumproducts\[4\].adder\"" {  } { { "multiplier_nb.sv" "Sumproducts\[4\].adder" { Text "C:/Users/PC/Desktop/gvega_abagliano_jvarela_digital_design_lab_2024/Proyecto/multiplier_nb.sv" 68 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1731552162090 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "full_adder_nb datapath:dpUnit\|ALU:alu\|multiplier_nb:multiplier_inst\|full_adder_nb:Sumproducts\[5\].adder " "Elaborating entity \"full_adder_nb\" for hierarchy \"datapath:dpUnit\|ALU:alu\|multiplier_nb:multiplier_inst\|full_adder_nb:Sumproducts\[5\].adder\"" {  } { { "multiplier_nb.sv" "Sumproducts\[5\].adder" { Text "C:/Users/PC/Desktop/gvega_abagliano_jvarela_digital_design_lab_2024/Proyecto/multiplier_nb.sv" 68 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1731552162104 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "full_adder_nb datapath:dpUnit\|ALU:alu\|multiplier_nb:multiplier_inst\|full_adder_nb:Sumproducts\[6\].adder " "Elaborating entity \"full_adder_nb\" for hierarchy \"datapath:dpUnit\|ALU:alu\|multiplier_nb:multiplier_inst\|full_adder_nb:Sumproducts\[6\].adder\"" {  } { { "multiplier_nb.sv" "Sumproducts\[6\].adder" { Text "C:/Users/PC/Desktop/gvega_abagliano_jvarela_digital_design_lab_2024/Proyecto/multiplier_nb.sv" 68 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1731552162119 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "full_adder_nb datapath:dpUnit\|ALU:alu\|multiplier_nb:multiplier_inst\|full_adder_nb:Sumproducts\[7\].adder " "Elaborating entity \"full_adder_nb\" for hierarchy \"datapath:dpUnit\|ALU:alu\|multiplier_nb:multiplier_inst\|full_adder_nb:Sumproducts\[7\].adder\"" {  } { { "multiplier_nb.sv" "Sumproducts\[7\].adder" { Text "C:/Users/PC/Desktop/gvega_abagliano_jvarela_digital_design_lab_2024/Proyecto/multiplier_nb.sv" 68 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1731552162135 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "full_adder_nb datapath:dpUnit\|ALU:alu\|multiplier_nb:multiplier_inst\|full_adder_nb:Sumproducts\[8\].adder " "Elaborating entity \"full_adder_nb\" for hierarchy \"datapath:dpUnit\|ALU:alu\|multiplier_nb:multiplier_inst\|full_adder_nb:Sumproducts\[8\].adder\"" {  } { { "multiplier_nb.sv" "Sumproducts\[8\].adder" { Text "C:/Users/PC/Desktop/gvega_abagliano_jvarela_digital_design_lab_2024/Proyecto/multiplier_nb.sv" 68 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1731552162150 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "full_adder_nb datapath:dpUnit\|ALU:alu\|multiplier_nb:multiplier_inst\|full_adder_nb:Sumproducts\[9\].adder " "Elaborating entity \"full_adder_nb\" for hierarchy \"datapath:dpUnit\|ALU:alu\|multiplier_nb:multiplier_inst\|full_adder_nb:Sumproducts\[9\].adder\"" {  } { { "multiplier_nb.sv" "Sumproducts\[9\].adder" { Text "C:/Users/PC/Desktop/gvega_abagliano_jvarela_digital_design_lab_2024/Proyecto/multiplier_nb.sv" 68 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1731552162165 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "full_adder_nb datapath:dpUnit\|ALU:alu\|multiplier_nb:multiplier_inst\|full_adder_nb:Sumproducts\[10\].adder " "Elaborating entity \"full_adder_nb\" for hierarchy \"datapath:dpUnit\|ALU:alu\|multiplier_nb:multiplier_inst\|full_adder_nb:Sumproducts\[10\].adder\"" {  } { { "multiplier_nb.sv" "Sumproducts\[10\].adder" { Text "C:/Users/PC/Desktop/gvega_abagliano_jvarela_digital_design_lab_2024/Proyecto/multiplier_nb.sv" 68 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1731552162181 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "full_adder_nb datapath:dpUnit\|ALU:alu\|multiplier_nb:multiplier_inst\|full_adder_nb:Sumproducts\[11\].adder " "Elaborating entity \"full_adder_nb\" for hierarchy \"datapath:dpUnit\|ALU:alu\|multiplier_nb:multiplier_inst\|full_adder_nb:Sumproducts\[11\].adder\"" {  } { { "multiplier_nb.sv" "Sumproducts\[11\].adder" { Text "C:/Users/PC/Desktop/gvega_abagliano_jvarela_digital_design_lab_2024/Proyecto/multiplier_nb.sv" 68 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1731552162197 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "full_adder_nb datapath:dpUnit\|ALU:alu\|multiplier_nb:multiplier_inst\|full_adder_nb:Sumproducts\[12\].adder " "Elaborating entity \"full_adder_nb\" for hierarchy \"datapath:dpUnit\|ALU:alu\|multiplier_nb:multiplier_inst\|full_adder_nb:Sumproducts\[12\].adder\"" {  } { { "multiplier_nb.sv" "Sumproducts\[12\].adder" { Text "C:/Users/PC/Desktop/gvega_abagliano_jvarela_digital_design_lab_2024/Proyecto/multiplier_nb.sv" 68 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1731552162213 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "full_adder_nb datapath:dpUnit\|ALU:alu\|multiplier_nb:multiplier_inst\|full_adder_nb:Sumproducts\[13\].adder " "Elaborating entity \"full_adder_nb\" for hierarchy \"datapath:dpUnit\|ALU:alu\|multiplier_nb:multiplier_inst\|full_adder_nb:Sumproducts\[13\].adder\"" {  } { { "multiplier_nb.sv" "Sumproducts\[13\].adder" { Text "C:/Users/PC/Desktop/gvega_abagliano_jvarela_digital_design_lab_2024/Proyecto/multiplier_nb.sv" 68 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1731552162234 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "full_adder_nb datapath:dpUnit\|ALU:alu\|multiplier_nb:multiplier_inst\|full_adder_nb:Sumproducts\[14\].adder " "Elaborating entity \"full_adder_nb\" for hierarchy \"datapath:dpUnit\|ALU:alu\|multiplier_nb:multiplier_inst\|full_adder_nb:Sumproducts\[14\].adder\"" {  } { { "multiplier_nb.sv" "Sumproducts\[14\].adder" { Text "C:/Users/PC/Desktop/gvega_abagliano_jvarela_digital_design_lab_2024/Proyecto/multiplier_nb.sv" 68 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1731552162252 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "full_adder_nb datapath:dpUnit\|ALU:alu\|multiplier_nb:multiplier_inst\|full_adder_nb:Sumproducts\[15\].adder " "Elaborating entity \"full_adder_nb\" for hierarchy \"datapath:dpUnit\|ALU:alu\|multiplier_nb:multiplier_inst\|full_adder_nb:Sumproducts\[15\].adder\"" {  } { { "multiplier_nb.sv" "Sumproducts\[15\].adder" { Text "C:/Users/PC/Desktop/gvega_abagliano_jvarela_digital_design_lab_2024/Proyecto/multiplier_nb.sv" 68 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1731552162270 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "full_adder_nb datapath:dpUnit\|ALU:alu\|multiplier_nb:multiplier_inst\|full_adder_nb:Sumproducts\[16\].adder " "Elaborating entity \"full_adder_nb\" for hierarchy \"datapath:dpUnit\|ALU:alu\|multiplier_nb:multiplier_inst\|full_adder_nb:Sumproducts\[16\].adder\"" {  } { { "multiplier_nb.sv" "Sumproducts\[16\].adder" { Text "C:/Users/PC/Desktop/gvega_abagliano_jvarela_digital_design_lab_2024/Proyecto/multiplier_nb.sv" 68 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1731552162289 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "full_adder_nb datapath:dpUnit\|ALU:alu\|multiplier_nb:multiplier_inst\|full_adder_nb:Sumproducts\[17\].adder " "Elaborating entity \"full_adder_nb\" for hierarchy \"datapath:dpUnit\|ALU:alu\|multiplier_nb:multiplier_inst\|full_adder_nb:Sumproducts\[17\].adder\"" {  } { { "multiplier_nb.sv" "Sumproducts\[17\].adder" { Text "C:/Users/PC/Desktop/gvega_abagliano_jvarela_digital_design_lab_2024/Proyecto/multiplier_nb.sv" 68 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1731552162308 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "full_adder_nb datapath:dpUnit\|ALU:alu\|multiplier_nb:multiplier_inst\|full_adder_nb:Sumproducts\[18\].adder " "Elaborating entity \"full_adder_nb\" for hierarchy \"datapath:dpUnit\|ALU:alu\|multiplier_nb:multiplier_inst\|full_adder_nb:Sumproducts\[18\].adder\"" {  } { { "multiplier_nb.sv" "Sumproducts\[18\].adder" { Text "C:/Users/PC/Desktop/gvega_abagliano_jvarela_digital_design_lab_2024/Proyecto/multiplier_nb.sv" 68 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1731552162327 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "full_adder_nb datapath:dpUnit\|ALU:alu\|multiplier_nb:multiplier_inst\|full_adder_nb:Sumproducts\[19\].adder " "Elaborating entity \"full_adder_nb\" for hierarchy \"datapath:dpUnit\|ALU:alu\|multiplier_nb:multiplier_inst\|full_adder_nb:Sumproducts\[19\].adder\"" {  } { { "multiplier_nb.sv" "Sumproducts\[19\].adder" { Text "C:/Users/PC/Desktop/gvega_abagliano_jvarela_digital_design_lab_2024/Proyecto/multiplier_nb.sv" 68 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1731552162347 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "full_adder_nb datapath:dpUnit\|ALU:alu\|multiplier_nb:multiplier_inst\|full_adder_nb:Sumproducts\[20\].adder " "Elaborating entity \"full_adder_nb\" for hierarchy \"datapath:dpUnit\|ALU:alu\|multiplier_nb:multiplier_inst\|full_adder_nb:Sumproducts\[20\].adder\"" {  } { { "multiplier_nb.sv" "Sumproducts\[20\].adder" { Text "C:/Users/PC/Desktop/gvega_abagliano_jvarela_digital_design_lab_2024/Proyecto/multiplier_nb.sv" 68 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1731552162366 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "full_adder_nb datapath:dpUnit\|ALU:alu\|multiplier_nb:multiplier_inst\|full_adder_nb:Sumproducts\[21\].adder " "Elaborating entity \"full_adder_nb\" for hierarchy \"datapath:dpUnit\|ALU:alu\|multiplier_nb:multiplier_inst\|full_adder_nb:Sumproducts\[21\].adder\"" {  } { { "multiplier_nb.sv" "Sumproducts\[21\].adder" { Text "C:/Users/PC/Desktop/gvega_abagliano_jvarela_digital_design_lab_2024/Proyecto/multiplier_nb.sv" 68 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1731552162386 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "full_adder_nb datapath:dpUnit\|ALU:alu\|multiplier_nb:multiplier_inst\|full_adder_nb:Sumproducts\[22\].adder " "Elaborating entity \"full_adder_nb\" for hierarchy \"datapath:dpUnit\|ALU:alu\|multiplier_nb:multiplier_inst\|full_adder_nb:Sumproducts\[22\].adder\"" {  } { { "multiplier_nb.sv" "Sumproducts\[22\].adder" { Text "C:/Users/PC/Desktop/gvega_abagliano_jvarela_digital_design_lab_2024/Proyecto/multiplier_nb.sv" 68 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1731552162407 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "full_adder_nb datapath:dpUnit\|ALU:alu\|multiplier_nb:multiplier_inst\|full_adder_nb:Sumproducts\[23\].adder " "Elaborating entity \"full_adder_nb\" for hierarchy \"datapath:dpUnit\|ALU:alu\|multiplier_nb:multiplier_inst\|full_adder_nb:Sumproducts\[23\].adder\"" {  } { { "multiplier_nb.sv" "Sumproducts\[23\].adder" { Text "C:/Users/PC/Desktop/gvega_abagliano_jvarela_digital_design_lab_2024/Proyecto/multiplier_nb.sv" 68 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1731552162427 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "full_adder_nb datapath:dpUnit\|ALU:alu\|multiplier_nb:multiplier_inst\|full_adder_nb:Sumproducts\[24\].adder " "Elaborating entity \"full_adder_nb\" for hierarchy \"datapath:dpUnit\|ALU:alu\|multiplier_nb:multiplier_inst\|full_adder_nb:Sumproducts\[24\].adder\"" {  } { { "multiplier_nb.sv" "Sumproducts\[24\].adder" { Text "C:/Users/PC/Desktop/gvega_abagliano_jvarela_digital_design_lab_2024/Proyecto/multiplier_nb.sv" 68 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1731552162451 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "full_adder_nb datapath:dpUnit\|ALU:alu\|multiplier_nb:multiplier_inst\|full_adder_nb:Sumproducts\[25\].adder " "Elaborating entity \"full_adder_nb\" for hierarchy \"datapath:dpUnit\|ALU:alu\|multiplier_nb:multiplier_inst\|full_adder_nb:Sumproducts\[25\].adder\"" {  } { { "multiplier_nb.sv" "Sumproducts\[25\].adder" { Text "C:/Users/PC/Desktop/gvega_abagliano_jvarela_digital_design_lab_2024/Proyecto/multiplier_nb.sv" 68 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1731552162473 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "full_adder_nb datapath:dpUnit\|ALU:alu\|multiplier_nb:multiplier_inst\|full_adder_nb:Sumproducts\[26\].adder " "Elaborating entity \"full_adder_nb\" for hierarchy \"datapath:dpUnit\|ALU:alu\|multiplier_nb:multiplier_inst\|full_adder_nb:Sumproducts\[26\].adder\"" {  } { { "multiplier_nb.sv" "Sumproducts\[26\].adder" { Text "C:/Users/PC/Desktop/gvega_abagliano_jvarela_digital_design_lab_2024/Proyecto/multiplier_nb.sv" 68 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1731552162498 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "full_adder_nb datapath:dpUnit\|ALU:alu\|multiplier_nb:multiplier_inst\|full_adder_nb:Sumproducts\[27\].adder " "Elaborating entity \"full_adder_nb\" for hierarchy \"datapath:dpUnit\|ALU:alu\|multiplier_nb:multiplier_inst\|full_adder_nb:Sumproducts\[27\].adder\"" {  } { { "multiplier_nb.sv" "Sumproducts\[27\].adder" { Text "C:/Users/PC/Desktop/gvega_abagliano_jvarela_digital_design_lab_2024/Proyecto/multiplier_nb.sv" 68 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1731552162520 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "full_adder_nb datapath:dpUnit\|ALU:alu\|multiplier_nb:multiplier_inst\|full_adder_nb:Sumproducts\[28\].adder " "Elaborating entity \"full_adder_nb\" for hierarchy \"datapath:dpUnit\|ALU:alu\|multiplier_nb:multiplier_inst\|full_adder_nb:Sumproducts\[28\].adder\"" {  } { { "multiplier_nb.sv" "Sumproducts\[28\].adder" { Text "C:/Users/PC/Desktop/gvega_abagliano_jvarela_digital_design_lab_2024/Proyecto/multiplier_nb.sv" 68 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1731552162542 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "full_adder_nb datapath:dpUnit\|ALU:alu\|multiplier_nb:multiplier_inst\|full_adder_nb:Sumproducts\[29\].adder " "Elaborating entity \"full_adder_nb\" for hierarchy \"datapath:dpUnit\|ALU:alu\|multiplier_nb:multiplier_inst\|full_adder_nb:Sumproducts\[29\].adder\"" {  } { { "multiplier_nb.sv" "Sumproducts\[29\].adder" { Text "C:/Users/PC/Desktop/gvega_abagliano_jvarela_digital_design_lab_2024/Proyecto/multiplier_nb.sv" 68 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1731552162567 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "full_adder_nb datapath:dpUnit\|ALU:alu\|multiplier_nb:multiplier_inst\|full_adder_nb:Sumproducts\[30\].adder " "Elaborating entity \"full_adder_nb\" for hierarchy \"datapath:dpUnit\|ALU:alu\|multiplier_nb:multiplier_inst\|full_adder_nb:Sumproducts\[30\].adder\"" {  } { { "multiplier_nb.sv" "Sumproducts\[30\].adder" { Text "C:/Users/PC/Desktop/gvega_abagliano_jvarela_digital_design_lab_2024/Proyecto/multiplier_nb.sv" 68 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1731552162591 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "full_adder_nb datapath:dpUnit\|ALU:alu\|multiplier_nb:multiplier_inst\|full_adder_nb:Sumproducts\[31\].adder " "Elaborating entity \"full_adder_nb\" for hierarchy \"datapath:dpUnit\|ALU:alu\|multiplier_nb:multiplier_inst\|full_adder_nb:Sumproducts\[31\].adder\"" {  } { { "multiplier_nb.sv" "Sumproducts\[31\].adder" { Text "C:/Users/PC/Desktop/gvega_abagliano_jvarela_digital_design_lab_2024/Proyecto/multiplier_nb.sv" 68 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1731552162617 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ROM ROM:ROM " "Elaborating entity \"ROM\" for hierarchy \"ROM:ROM\"" {  } { { "arm.sv" "ROM" { Text "C:/Users/PC/Desktop/gvega_abagliano_jvarela_digital_design_lab_2024/Proyecto/arm.sv" 34 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1731552162648 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram ROM:ROM\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"ROM:ROM\|altsyncram:altsyncram_component\"" {  } { { "ROM.v" "altsyncram_component" { Text "C:/Users/PC/Desktop/gvega_abagliano_jvarela_digital_design_lab_2024/Proyecto/ROM.v" 82 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1731552162687 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ROM:ROM\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"ROM:ROM\|altsyncram:altsyncram_component\"" {  } { { "ROM.v" "" { Text "C:/Users/PC/Desktop/gvega_abagliano_jvarela_digital_design_lab_2024/Proyecto/ROM.v" 82 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Design Software" 0 -1 1731552162688 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ROM:ROM\|altsyncram:altsyncram_component " "Instantiated megafunction \"ROM:ROM\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731552162688 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731552162688 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731552162688 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file ROM.mif " "Parameter \"init_file\" = \"ROM.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731552162688 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone V " "Parameter \"intended_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731552162688 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731552162688 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731552162688 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 256 " "Parameter \"numwords_a\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731552162688 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731552162688 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731552162688 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731552162688 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 8 " "Parameter \"widthad_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731552162688 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731552162688 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731552162688 ""}  } { { "ROM.v" "" { Text "C:/Users/PC/Desktop/gvega_abagliano_jvarela_digital_design_lab_2024/Proyecto/ROM.v" 82 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Design Software" 0 -1 1731552162688 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_0tf1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_0tf1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_0tf1 " "Found entity 1: altsyncram_0tf1" {  } { { "db/altsyncram_0tf1.tdf" "" { Text "C:/Users/PC/Desktop/gvega_abagliano_jvarela_digital_design_lab_2024/Proyecto/db/altsyncram_0tf1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731552162740 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1731552162740 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_0tf1 ROM:ROM\|altsyncram:altsyncram_component\|altsyncram_0tf1:auto_generated " "Elaborating entity \"altsyncram_0tf1\" for hierarchy \"ROM:ROM\|altsyncram:altsyncram_component\|altsyncram_0tf1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1731552162741 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RAM RAM:RAM " "Elaborating entity \"RAM\" for hierarchy \"RAM:RAM\"" {  } { { "arm.sv" "RAM" { Text "C:/Users/PC/Desktop/gvega_abagliano_jvarela_digital_design_lab_2024/Proyecto/arm.sv" 37 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1731552162777 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram RAM:RAM\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"RAM:RAM\|altsyncram:altsyncram_component\"" {  } { { "RAM.v" "altsyncram_component" { Text "C:/Users/PC/Desktop/gvega_abagliano_jvarela_digital_design_lab_2024/Proyecto/RAM.v" 98 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1731552162787 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "RAM:RAM\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"RAM:RAM\|altsyncram:altsyncram_component\"" {  } { { "RAM.v" "" { Text "C:/Users/PC/Desktop/gvega_abagliano_jvarela_digital_design_lab_2024/Proyecto/RAM.v" 98 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Design Software" 0 -1 1731552162787 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "RAM:RAM\|altsyncram:altsyncram_component " "Instantiated megafunction \"RAM:RAM\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731552162788 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731552162788 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b BYPASS " "Parameter \"clock_enable_input_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731552162788 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731552162788 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b BYPASS " "Parameter \"clock_enable_output_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731552162788 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_reg_b CLOCK0 " "Parameter \"indata_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731552162788 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file RAM.mif " "Parameter \"init_file\" = \"RAM.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731552162788 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone V " "Parameter \"intended_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731552162788 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731552162788 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 20001 " "Parameter \"numwords_a\" = \"20001\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731552162788 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 20001 " "Parameter \"numwords_b\" = \"20001\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731552162788 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode BIDIR_DUAL_PORT " "Parameter \"operation_mode\" = \"BIDIR_DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731552162788 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731552162788 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731552162788 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731552162788 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731552162788 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731552162788 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731552162788 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_a\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731552162788 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_b NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_b\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731552162788 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 15 " "Parameter \"widthad_a\" = \"15\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731552162788 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 15 " "Parameter \"widthad_b\" = \"15\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731552162788 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 8 " "Parameter \"width_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731552162788 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 8 " "Parameter \"width_b\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731552162788 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731552162788 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_b 1 " "Parameter \"width_byteena_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731552162788 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_wraddress_reg_b CLOCK0 " "Parameter \"wrcontrol_wraddress_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731552162788 ""}  } { { "RAM.v" "" { Text "C:/Users/PC/Desktop/gvega_abagliano_jvarela_digital_design_lab_2024/Proyecto/RAM.v" 98 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Design Software" 0 -1 1731552162788 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_sip2.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_sip2.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_sip2 " "Found entity 1: altsyncram_sip2" {  } { { "db/altsyncram_sip2.tdf" "" { Text "C:/Users/PC/Desktop/gvega_abagliano_jvarela_digital_design_lab_2024/Proyecto/db/altsyncram_sip2.tdf" 34 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731552162840 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1731552162840 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_sip2 RAM:RAM\|altsyncram:altsyncram_component\|altsyncram_sip2:auto_generated " "Elaborating entity \"altsyncram_sip2\" for hierarchy \"RAM:RAM\|altsyncram:altsyncram_component\|altsyncram_sip2:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1731552162841 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_7la.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_7la.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_7la " "Found entity 1: decode_7la" {  } { { "db/decode_7la.tdf" "" { Text "C:/Users/PC/Desktop/gvega_abagliano_jvarela_digital_design_lab_2024/Proyecto/db/decode_7la.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731552162888 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1731552162888 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_7la RAM:RAM\|altsyncram:altsyncram_component\|altsyncram_sip2:auto_generated\|decode_7la:decode2 " "Elaborating entity \"decode_7la\" for hierarchy \"RAM:RAM\|altsyncram:altsyncram_component\|altsyncram_sip2:auto_generated\|decode_7la:decode2\"" {  } { { "db/altsyncram_sip2.tdf" "decode2" { Text "C:/Users/PC/Desktop/gvega_abagliano_jvarela_digital_design_lab_2024/Proyecto/db/altsyncram_sip2.tdf" 49 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1731552162889 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_01a.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_01a.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_01a " "Found entity 1: decode_01a" {  } { { "db/decode_01a.tdf" "" { Text "C:/Users/PC/Desktop/gvega_abagliano_jvarela_digital_design_lab_2024/Proyecto/db/decode_01a.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731552162936 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1731552162936 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_01a RAM:RAM\|altsyncram:altsyncram_component\|altsyncram_sip2:auto_generated\|decode_01a:rden_decode_a " "Elaborating entity \"decode_01a\" for hierarchy \"RAM:RAM\|altsyncram:altsyncram_component\|altsyncram_sip2:auto_generated\|decode_01a:rden_decode_a\"" {  } { { "db/altsyncram_sip2.tdf" "rden_decode_a" { Text "C:/Users/PC/Desktop/gvega_abagliano_jvarela_digital_design_lab_2024/Proyecto/db/altsyncram_sip2.tdf" 51 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1731552162937 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_nfb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_nfb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_nfb " "Found entity 1: mux_nfb" {  } { { "db/mux_nfb.tdf" "" { Text "C:/Users/PC/Desktop/gvega_abagliano_jvarela_digital_design_lab_2024/Proyecto/db/mux_nfb.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731552162984 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1731552162984 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_nfb RAM:RAM\|altsyncram:altsyncram_component\|altsyncram_sip2:auto_generated\|mux_nfb:mux4 " "Elaborating entity \"mux_nfb\" for hierarchy \"RAM:RAM\|altsyncram:altsyncram_component\|altsyncram_sip2:auto_generated\|mux_nfb:mux4\"" {  } { { "db/altsyncram_sip2.tdf" "mux4" { Text "C:/Users/PC/Desktop/gvega_abagliano_jvarela_digital_design_lab_2024/Proyecto/db/altsyncram_sip2.tdf" 53 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1731552162985 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ReadData\[31\] " "Net \"ReadData\[31\]\" is missing source, defaulting to GND" {  } { { "arm.sv" "ReadData\[31\]" { Text "C:/Users/PC/Desktop/gvega_abagliano_jvarela_digital_design_lab_2024/Proyecto/arm.sv" 12 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1731552163437 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ReadData\[30\] " "Net \"ReadData\[30\]\" is missing source, defaulting to GND" {  } { { "arm.sv" "ReadData\[30\]" { Text "C:/Users/PC/Desktop/gvega_abagliano_jvarela_digital_design_lab_2024/Proyecto/arm.sv" 12 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1731552163437 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ReadData\[29\] " "Net \"ReadData\[29\]\" is missing source, defaulting to GND" {  } { { "arm.sv" "ReadData\[29\]" { Text "C:/Users/PC/Desktop/gvega_abagliano_jvarela_digital_design_lab_2024/Proyecto/arm.sv" 12 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1731552163437 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ReadData\[28\] " "Net \"ReadData\[28\]\" is missing source, defaulting to GND" {  } { { "arm.sv" "ReadData\[28\]" { Text "C:/Users/PC/Desktop/gvega_abagliano_jvarela_digital_design_lab_2024/Proyecto/arm.sv" 12 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1731552163437 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ReadData\[27\] " "Net \"ReadData\[27\]\" is missing source, defaulting to GND" {  } { { "arm.sv" "ReadData\[27\]" { Text "C:/Users/PC/Desktop/gvega_abagliano_jvarela_digital_design_lab_2024/Proyecto/arm.sv" 12 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1731552163437 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ReadData\[26\] " "Net \"ReadData\[26\]\" is missing source, defaulting to GND" {  } { { "arm.sv" "ReadData\[26\]" { Text "C:/Users/PC/Desktop/gvega_abagliano_jvarela_digital_design_lab_2024/Proyecto/arm.sv" 12 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1731552163437 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ReadData\[25\] " "Net \"ReadData\[25\]\" is missing source, defaulting to GND" {  } { { "arm.sv" "ReadData\[25\]" { Text "C:/Users/PC/Desktop/gvega_abagliano_jvarela_digital_design_lab_2024/Proyecto/arm.sv" 12 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1731552163437 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ReadData\[24\] " "Net \"ReadData\[24\]\" is missing source, defaulting to GND" {  } { { "arm.sv" "ReadData\[24\]" { Text "C:/Users/PC/Desktop/gvega_abagliano_jvarela_digital_design_lab_2024/Proyecto/arm.sv" 12 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1731552163437 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ReadData\[23\] " "Net \"ReadData\[23\]\" is missing source, defaulting to GND" {  } { { "arm.sv" "ReadData\[23\]" { Text "C:/Users/PC/Desktop/gvega_abagliano_jvarela_digital_design_lab_2024/Proyecto/arm.sv" 12 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1731552163437 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ReadData\[22\] " "Net \"ReadData\[22\]\" is missing source, defaulting to GND" {  } { { "arm.sv" "ReadData\[22\]" { Text "C:/Users/PC/Desktop/gvega_abagliano_jvarela_digital_design_lab_2024/Proyecto/arm.sv" 12 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1731552163437 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ReadData\[21\] " "Net \"ReadData\[21\]\" is missing source, defaulting to GND" {  } { { "arm.sv" "ReadData\[21\]" { Text "C:/Users/PC/Desktop/gvega_abagliano_jvarela_digital_design_lab_2024/Proyecto/arm.sv" 12 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1731552163437 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ReadData\[20\] " "Net \"ReadData\[20\]\" is missing source, defaulting to GND" {  } { { "arm.sv" "ReadData\[20\]" { Text "C:/Users/PC/Desktop/gvega_abagliano_jvarela_digital_design_lab_2024/Proyecto/arm.sv" 12 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1731552163437 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ReadData\[19\] " "Net \"ReadData\[19\]\" is missing source, defaulting to GND" {  } { { "arm.sv" "ReadData\[19\]" { Text "C:/Users/PC/Desktop/gvega_abagliano_jvarela_digital_design_lab_2024/Proyecto/arm.sv" 12 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1731552163437 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ReadData\[18\] " "Net \"ReadData\[18\]\" is missing source, defaulting to GND" {  } { { "arm.sv" "ReadData\[18\]" { Text "C:/Users/PC/Desktop/gvega_abagliano_jvarela_digital_design_lab_2024/Proyecto/arm.sv" 12 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1731552163437 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ReadData\[17\] " "Net \"ReadData\[17\]\" is missing source, defaulting to GND" {  } { { "arm.sv" "ReadData\[17\]" { Text "C:/Users/PC/Desktop/gvega_abagliano_jvarela_digital_design_lab_2024/Proyecto/arm.sv" 12 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1731552163437 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ReadData\[16\] " "Net \"ReadData\[16\]\" is missing source, defaulting to GND" {  } { { "arm.sv" "ReadData\[16\]" { Text "C:/Users/PC/Desktop/gvega_abagliano_jvarela_digital_design_lab_2024/Proyecto/arm.sv" 12 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1731552163437 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ReadData\[15\] " "Net \"ReadData\[15\]\" is missing source, defaulting to GND" {  } { { "arm.sv" "ReadData\[15\]" { Text "C:/Users/PC/Desktop/gvega_abagliano_jvarela_digital_design_lab_2024/Proyecto/arm.sv" 12 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1731552163437 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ReadData\[14\] " "Net \"ReadData\[14\]\" is missing source, defaulting to GND" {  } { { "arm.sv" "ReadData\[14\]" { Text "C:/Users/PC/Desktop/gvega_abagliano_jvarela_digital_design_lab_2024/Proyecto/arm.sv" 12 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1731552163437 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ReadData\[13\] " "Net \"ReadData\[13\]\" is missing source, defaulting to GND" {  } { { "arm.sv" "ReadData\[13\]" { Text "C:/Users/PC/Desktop/gvega_abagliano_jvarela_digital_design_lab_2024/Proyecto/arm.sv" 12 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1731552163437 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ReadData\[12\] " "Net \"ReadData\[12\]\" is missing source, defaulting to GND" {  } { { "arm.sv" "ReadData\[12\]" { Text "C:/Users/PC/Desktop/gvega_abagliano_jvarela_digital_design_lab_2024/Proyecto/arm.sv" 12 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1731552163437 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ReadData\[11\] " "Net \"ReadData\[11\]\" is missing source, defaulting to GND" {  } { { "arm.sv" "ReadData\[11\]" { Text "C:/Users/PC/Desktop/gvega_abagliano_jvarela_digital_design_lab_2024/Proyecto/arm.sv" 12 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1731552163437 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ReadData\[10\] " "Net \"ReadData\[10\]\" is missing source, defaulting to GND" {  } { { "arm.sv" "ReadData\[10\]" { Text "C:/Users/PC/Desktop/gvega_abagliano_jvarela_digital_design_lab_2024/Proyecto/arm.sv" 12 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1731552163437 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ReadData\[9\] " "Net \"ReadData\[9\]\" is missing source, defaulting to GND" {  } { { "arm.sv" "ReadData\[9\]" { Text "C:/Users/PC/Desktop/gvega_abagliano_jvarela_digital_design_lab_2024/Proyecto/arm.sv" 12 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1731552163437 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ReadData\[8\] " "Net \"ReadData\[8\]\" is missing source, defaulting to GND" {  } { { "arm.sv" "ReadData\[8\]" { Text "C:/Users/PC/Desktop/gvega_abagliano_jvarela_digital_design_lab_2024/Proyecto/arm.sv" 12 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1731552163437 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1731552163437 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ReadData\[31\] " "Net \"ReadData\[31\]\" is missing source, defaulting to GND" {  } { { "arm.sv" "ReadData\[31\]" { Text "C:/Users/PC/Desktop/gvega_abagliano_jvarela_digital_design_lab_2024/Proyecto/arm.sv" 12 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1731552163442 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ReadData\[30\] " "Net \"ReadData\[30\]\" is missing source, defaulting to GND" {  } { { "arm.sv" "ReadData\[30\]" { Text "C:/Users/PC/Desktop/gvega_abagliano_jvarela_digital_design_lab_2024/Proyecto/arm.sv" 12 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1731552163442 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ReadData\[29\] " "Net \"ReadData\[29\]\" is missing source, defaulting to GND" {  } { { "arm.sv" "ReadData\[29\]" { Text "C:/Users/PC/Desktop/gvega_abagliano_jvarela_digital_design_lab_2024/Proyecto/arm.sv" 12 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1731552163442 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ReadData\[28\] " "Net \"ReadData\[28\]\" is missing source, defaulting to GND" {  } { { "arm.sv" "ReadData\[28\]" { Text "C:/Users/PC/Desktop/gvega_abagliano_jvarela_digital_design_lab_2024/Proyecto/arm.sv" 12 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1731552163442 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ReadData\[27\] " "Net \"ReadData\[27\]\" is missing source, defaulting to GND" {  } { { "arm.sv" "ReadData\[27\]" { Text "C:/Users/PC/Desktop/gvega_abagliano_jvarela_digital_design_lab_2024/Proyecto/arm.sv" 12 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1731552163442 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ReadData\[26\] " "Net \"ReadData\[26\]\" is missing source, defaulting to GND" {  } { { "arm.sv" "ReadData\[26\]" { Text "C:/Users/PC/Desktop/gvega_abagliano_jvarela_digital_design_lab_2024/Proyecto/arm.sv" 12 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1731552163442 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ReadData\[25\] " "Net \"ReadData\[25\]\" is missing source, defaulting to GND" {  } { { "arm.sv" "ReadData\[25\]" { Text "C:/Users/PC/Desktop/gvega_abagliano_jvarela_digital_design_lab_2024/Proyecto/arm.sv" 12 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1731552163442 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ReadData\[24\] " "Net \"ReadData\[24\]\" is missing source, defaulting to GND" {  } { { "arm.sv" "ReadData\[24\]" { Text "C:/Users/PC/Desktop/gvega_abagliano_jvarela_digital_design_lab_2024/Proyecto/arm.sv" 12 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1731552163442 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ReadData\[23\] " "Net \"ReadData\[23\]\" is missing source, defaulting to GND" {  } { { "arm.sv" "ReadData\[23\]" { Text "C:/Users/PC/Desktop/gvega_abagliano_jvarela_digital_design_lab_2024/Proyecto/arm.sv" 12 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1731552163442 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ReadData\[22\] " "Net \"ReadData\[22\]\" is missing source, defaulting to GND" {  } { { "arm.sv" "ReadData\[22\]" { Text "C:/Users/PC/Desktop/gvega_abagliano_jvarela_digital_design_lab_2024/Proyecto/arm.sv" 12 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1731552163442 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ReadData\[21\] " "Net \"ReadData\[21\]\" is missing source, defaulting to GND" {  } { { "arm.sv" "ReadData\[21\]" { Text "C:/Users/PC/Desktop/gvega_abagliano_jvarela_digital_design_lab_2024/Proyecto/arm.sv" 12 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1731552163442 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ReadData\[20\] " "Net \"ReadData\[20\]\" is missing source, defaulting to GND" {  } { { "arm.sv" "ReadData\[20\]" { Text "C:/Users/PC/Desktop/gvega_abagliano_jvarela_digital_design_lab_2024/Proyecto/arm.sv" 12 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1731552163442 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ReadData\[19\] " "Net \"ReadData\[19\]\" is missing source, defaulting to GND" {  } { { "arm.sv" "ReadData\[19\]" { Text "C:/Users/PC/Desktop/gvega_abagliano_jvarela_digital_design_lab_2024/Proyecto/arm.sv" 12 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1731552163442 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ReadData\[18\] " "Net \"ReadData\[18\]\" is missing source, defaulting to GND" {  } { { "arm.sv" "ReadData\[18\]" { Text "C:/Users/PC/Desktop/gvega_abagliano_jvarela_digital_design_lab_2024/Proyecto/arm.sv" 12 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1731552163442 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ReadData\[17\] " "Net \"ReadData\[17\]\" is missing source, defaulting to GND" {  } { { "arm.sv" "ReadData\[17\]" { Text "C:/Users/PC/Desktop/gvega_abagliano_jvarela_digital_design_lab_2024/Proyecto/arm.sv" 12 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1731552163442 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ReadData\[16\] " "Net \"ReadData\[16\]\" is missing source, defaulting to GND" {  } { { "arm.sv" "ReadData\[16\]" { Text "C:/Users/PC/Desktop/gvega_abagliano_jvarela_digital_design_lab_2024/Proyecto/arm.sv" 12 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1731552163442 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ReadData\[15\] " "Net \"ReadData\[15\]\" is missing source, defaulting to GND" {  } { { "arm.sv" "ReadData\[15\]" { Text "C:/Users/PC/Desktop/gvega_abagliano_jvarela_digital_design_lab_2024/Proyecto/arm.sv" 12 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1731552163442 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ReadData\[14\] " "Net \"ReadData\[14\]\" is missing source, defaulting to GND" {  } { { "arm.sv" "ReadData\[14\]" { Text "C:/Users/PC/Desktop/gvega_abagliano_jvarela_digital_design_lab_2024/Proyecto/arm.sv" 12 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1731552163442 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ReadData\[13\] " "Net \"ReadData\[13\]\" is missing source, defaulting to GND" {  } { { "arm.sv" "ReadData\[13\]" { Text "C:/Users/PC/Desktop/gvega_abagliano_jvarela_digital_design_lab_2024/Proyecto/arm.sv" 12 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1731552163442 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ReadData\[12\] " "Net \"ReadData\[12\]\" is missing source, defaulting to GND" {  } { { "arm.sv" "ReadData\[12\]" { Text "C:/Users/PC/Desktop/gvega_abagliano_jvarela_digital_design_lab_2024/Proyecto/arm.sv" 12 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1731552163442 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ReadData\[11\] " "Net \"ReadData\[11\]\" is missing source, defaulting to GND" {  } { { "arm.sv" "ReadData\[11\]" { Text "C:/Users/PC/Desktop/gvega_abagliano_jvarela_digital_design_lab_2024/Proyecto/arm.sv" 12 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1731552163442 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ReadData\[10\] " "Net \"ReadData\[10\]\" is missing source, defaulting to GND" {  } { { "arm.sv" "ReadData\[10\]" { Text "C:/Users/PC/Desktop/gvega_abagliano_jvarela_digital_design_lab_2024/Proyecto/arm.sv" 12 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1731552163442 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ReadData\[9\] " "Net \"ReadData\[9\]\" is missing source, defaulting to GND" {  } { { "arm.sv" "ReadData\[9\]" { Text "C:/Users/PC/Desktop/gvega_abagliano_jvarela_digital_design_lab_2024/Proyecto/arm.sv" 12 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1731552163442 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ReadData\[8\] " "Net \"ReadData\[8\]\" is missing source, defaulting to GND" {  } { { "arm.sv" "ReadData\[8\]" { Text "C:/Users/PC/Desktop/gvega_abagliano_jvarela_digital_design_lab_2024/Proyecto/arm.sv" 12 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1731552163442 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1731552163442 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "1 " "1 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Design Software" 0 -1 1731552163845 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/PC/Desktop/gvega_abagliano_jvarela_digital_design_lab_2024/Proyecto/output_files/ProcesadorFiltro.map.smsg " "Generated suppressed messages file C:/Users/PC/Desktop/gvega_abagliano_jvarela_digital_design_lab_2024/Proyecto/output_files/ProcesadorFiltro.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Design Software" 0 -1 1731552163915 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Elaboration 0 s 82 s Quartus Prime " "Quartus Prime Analysis & Elaboration was successful. 0 errors, 82 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4831 " "Peak virtual memory: 4831 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1731552163940 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Nov 13 20:42:43 2024 " "Processing ended: Wed Nov 13 20:42:43 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1731552163940 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:14 " "Elapsed time: 00:00:14" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1731552163940 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:29 " "Total CPU time (on all processors): 00:00:29" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1731552163940 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Design Software" 0 -1 1731552163940 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Flow 0 s 82 s " "Quartus Prime Flow was successful. 0 errors, 82 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Design Software" 0 -1 1731552164658 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1731552165129 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Shell Quartus Prime " "Running Quartus Prime Shell" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 22.1std.2 Build 922 07/20/2023 SC Lite Edition " "Version 22.1std.2 Build 922 07/20/2023 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1731552165130 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Nov 13 20:42:44 2024 " "Processing started: Wed Nov 13 20:42:44 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1731552165130 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Shell" 0 -1 1731552165130 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sh -t c:/intelfpga_lite/22.1std/quartus/common/tcl/internal/nativelink/qnativesim.tcl --rtl_sim ProcesadorFiltro ProcesadorFiltro " "Command: quartus_sh -t c:/intelfpga_lite/22.1std/quartus/common/tcl/internal/nativelink/qnativesim.tcl --rtl_sim ProcesadorFiltro ProcesadorFiltro" {  } {  } 0 0 "Command: %1!s!" 0 0 "Shell" 0 -1 1731552165130 ""}
{ "Info" "IQEXE_START_BANNER_TCL_ARGS" "--rtl_sim ProcesadorFiltro ProcesadorFiltro " "Quartus(args): --rtl_sim ProcesadorFiltro ProcesadorFiltro" {  } {  } 0 0 "Quartus(args): %1!s!" 0 0 "Shell" 0 -1 1731552165130 ""}
{ "Info" "0" "" "Info: Start Nativelink Simulation process" {  } {  } 0 0 "Info: Start Nativelink Simulation process" 0 0 "Shell" 0 0 1731552165294 ""}
{ "Info" "0" "" "Info: NativeLink has detected Verilog design -- Verilog simulation models will be used" {  } {  } 0 0 "Info: NativeLink has detected Verilog design -- Verilog simulation models will be used" 0 0 "Shell" 0 0 1731552165433 ""}
{ "Info" "0" "" "Info: Starting NativeLink simulation with ModelSim software" {  } {  } 0 0 "Info: Starting NativeLink simulation with ModelSim software" 0 0 "Shell" 0 0 1731552165434 ""}
{ "Warning" "0" "" "Warning: File ProcesadorFiltro_run_msim_rtl_verilog.do already exists - backing up current file as ProcesadorFiltro_run_msim_rtl_verilog.do.bak6" {  } {  } 0 0 "Warning: File ProcesadorFiltro_run_msim_rtl_verilog.do already exists - backing up current file as ProcesadorFiltro_run_msim_rtl_verilog.do.bak6" 0 0 "Shell" 0 0 1731552165513 ""}
{ "Info" "0" "" "Info: Generated ModelSim script file C:/Users/PC/Desktop/gvega_abagliano_jvarela_digital_design_lab_2024/Proyecto/simulation/modelsim/ProcesadorFiltro_run_msim_rtl_verilog.do" {  } { { "C:/Users/PC/Desktop/gvega_abagliano_jvarela_digital_design_lab_2024/Proyecto/simulation/modelsim/ProcesadorFiltro_run_msim_rtl_verilog.do" "0" { Text "C:/Users/PC/Desktop/gvega_abagliano_jvarela_digital_design_lab_2024/Proyecto/simulation/modelsim/ProcesadorFiltro_run_msim_rtl_verilog.do" 0 0 0 } }  } 0 0 "Info: Generated ModelSim script file C:/Users/PC/Desktop/gvega_abagliano_jvarela_digital_design_lab_2024/Proyecto/simulation/modelsim/ProcesadorFiltro_run_msim_rtl_verilog.do" 0 0 "Shell" 0 0 1731552165558 ""}
{ "Info" "0" "" "Info: Spawning ModelSim Simulation software " {  } {  } 0 0 "Info: Spawning ModelSim Simulation software " 0 0 "Shell" 0 0 1731552165559 ""}
{ "Info" "0" "" "Info: Successfully spawned ModelSim Simulation software" {  } {  } 0 0 "Info: Successfully spawned ModelSim Simulation software" 0 0 "Shell" 0 0 1731552165563 ""}
{ "Info" "0" "" "Info: NativeLink simulation flow was successful" {  } {  } 0 0 "Info: NativeLink simulation flow was successful" 0 0 "Shell" 0 0 1731552165564 ""}
{ "Info" "0" "" "Info: For messages from NativeLink scripts, check the file C:/Users/PC/Desktop/gvega_abagliano_jvarela_digital_design_lab_2024/Proyecto/ProcesadorFiltro_nativelink_simulation.rpt" {  } { { "C:/Users/PC/Desktop/gvega_abagliano_jvarela_digital_design_lab_2024/Proyecto/ProcesadorFiltro_nativelink_simulation.rpt" "0" { Text "C:/Users/PC/Desktop/gvega_abagliano_jvarela_digital_design_lab_2024/Proyecto/ProcesadorFiltro_nativelink_simulation.rpt" 0 0 0 } }  } 0 0 "Info: For messages from NativeLink scripts, check the file C:/Users/PC/Desktop/gvega_abagliano_jvarela_digital_design_lab_2024/Proyecto/ProcesadorFiltro_nativelink_simulation.rpt" 0 0 "Shell" 0 0 1731552165564 ""}
{ "Info" "IQEXE_TCL_SCRIPT_STATUS" "c:/intelfpga_lite/22.1std/quartus/common/tcl/internal/nativelink/qnativesim.tcl " "Evaluation of Tcl script c:/intelfpga_lite/22.1std/quartus/common/tcl/internal/nativelink/qnativesim.tcl was successful" {  } {  } 0 23030 "Evaluation of Tcl script %1!s! was successful" 0 0 "Shell" 0 -1 1731552165564 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Shell 0 s 1  Quartus Prime " "Quartus Prime Shell was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4785 " "Peak virtual memory: 4785 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1731552165566 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Nov 13 20:42:45 2024 " "Processing ended: Wed Nov 13 20:42:45 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1731552165566 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1731552165566 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1731552165566 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Shell" 0 -1 1731552165566 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Flow 0 s 83 s " "Quartus Prime Flow was successful. 0 errors, 83 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Shell" 0 -1 1731552493560 ""}
