// Seed: 2729699879
module module_0 (
    output tri1 id_0,
    input wire id_1,
    output supply1 id_2,
    input tri id_3
);
  id_5 :
  assert property (@(negedge 1 && 1) id_5)
  else $display(id_1, 1, 1);
  assign module_1.id_1 = 0;
  wire id_6;
  wire id_7;
  initial begin : LABEL_0
    id_5 = 1;
  end
endmodule
module module_1 (
    output supply0 id_0,
    output wor id_1,
    input wire id_2,
    output tri1 id_3,
    input tri1 id_4,
    output wor id_5,
    input tri id_6,
    input tri0 id_7,
    input wand id_8,
    input wor id_9,
    input tri1 id_10,
    output tri1 id_11,
    output wand id_12,
    input tri0 id_13
);
  assign id_3 = 1'h0;
  tri0 id_15 = id_4 | 1;
  wire id_16;
  module_0 modCall_1 (
      id_5,
      id_10,
      id_0,
      id_10
  );
endmodule
