// ==============================================================
// Generated by Vitis HLS v2023.2
// Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
// ==============================================================

`timescale 1 ns / 1 ps 

module myproject_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config5_dense_qkv_9 (
        ap_ready,
        data_160_val,
        data_161_val,
        data_162_val,
        data_163_val,
        data_164_val,
        data_165_val,
        data_166_val,
        data_167_val,
        data_168_val,
        data_169_val,
        data_170_val,
        data_171_val,
        data_172_val,
        data_173_val,
        data_174_val,
        data_175_val,
        weights_160_val,
        weights_161_val,
        weights_162_val,
        weights_163_val,
        weights_164_val,
        weights_165_val,
        weights_166_val,
        weights_167_val,
        weights_168_val,
        weights_169_val,
        weights_170_val,
        weights_171_val,
        weights_172_val,
        weights_173_val,
        weights_174_val,
        weights_175_val,
        idx,
        ap_return_0,
        ap_return_1,
        ap_return_2,
        ap_return_3
);


output   ap_ready;
input  [15:0] data_160_val;
input  [15:0] data_161_val;
input  [15:0] data_162_val;
input  [15:0] data_163_val;
input  [15:0] data_164_val;
input  [15:0] data_165_val;
input  [15:0] data_166_val;
input  [15:0] data_167_val;
input  [15:0] data_168_val;
input  [15:0] data_169_val;
input  [15:0] data_170_val;
input  [15:0] data_171_val;
input  [15:0] data_172_val;
input  [15:0] data_173_val;
input  [15:0] data_174_val;
input  [15:0] data_175_val;
input  [15:0] weights_160_val;
input  [15:0] weights_161_val;
input  [15:0] weights_162_val;
input  [15:0] weights_163_val;
input  [15:0] weights_164_val;
input  [15:0] weights_165_val;
input  [15:0] weights_166_val;
input  [15:0] weights_167_val;
input  [15:0] weights_168_val;
input  [15:0] weights_169_val;
input  [15:0] weights_170_val;
input  [15:0] weights_171_val;
input  [15:0] weights_172_val;
input  [15:0] weights_173_val;
input  [15:0] weights_174_val;
input  [15:0] weights_175_val;
input  [7:0] idx;
output  [15:0] ap_return_0;
output  [15:0] ap_return_1;
output  [15:0] ap_return_2;
output  [15:0] ap_return_3;

wire  signed [15:0] mul_ln42_15_fu_320_p0;
wire  signed [25:0] sext_ln73_15_fu_1645_p1;
wire  signed [15:0] mul_ln42_fu_321_p0;
wire  signed [25:0] sext_ln73_fu_1261_p1;
wire  signed [15:0] mul_ln42_9_fu_322_p0;
wire  signed [25:0] sext_ln73_10_fu_1517_p1;
wire  signed [15:0] mul_ln42_4_fu_323_p0;
wire  signed [25:0] sext_ln73_5_fu_1389_p1;
wire  signed [15:0] mul_ln42_5_fu_324_p0;
wire  signed [15:0] mul_ln42_1_fu_325_p0;
wire  signed [15:0] mul_ln42_6_fu_326_p0;
wire  signed [15:0] mul_ln42_11_fu_327_p0;
wire  signed [15:0] mul_ln42_3_fu_328_p0;
wire  signed [15:0] mul_ln42_8_fu_329_p0;
wire  signed [15:0] mul_ln42_10_fu_330_p0;
wire  signed [15:0] mul_ln42_12_fu_331_p0;
wire  signed [15:0] mul_ln42_7_fu_332_p0;
wire  signed [15:0] mul_ln42_13_fu_333_p0;
wire  signed [15:0] mul_ln42_14_fu_334_p0;
wire  signed [15:0] mul_ln42_2_fu_335_p0;
wire   [15:0] a_fu_1201_p27;
wire   [15:0] a_fu_1201_p29;
wire   [25:0] mul_ln42_fu_321_p2;
wire   [25:0] mul_ln42_1_fu_325_p2;
wire   [25:0] mul_ln42_2_fu_335_p2;
wire   [25:0] mul_ln42_3_fu_328_p2;
wire   [15:0] a_1_fu_1329_p27;
wire   [15:0] a_1_fu_1329_p29;
wire   [25:0] mul_ln42_4_fu_323_p2;
wire   [25:0] mul_ln42_5_fu_324_p2;
wire   [25:0] mul_ln42_6_fu_326_p2;
wire   [25:0] mul_ln42_7_fu_332_p2;
wire   [15:0] a_2_fu_1457_p27;
wire   [15:0] a_2_fu_1457_p29;
wire   [25:0] mul_ln42_8_fu_329_p2;
wire   [25:0] mul_ln42_9_fu_322_p2;
wire   [25:0] mul_ln42_10_fu_330_p2;
wire   [25:0] mul_ln42_11_fu_327_p2;
wire   [15:0] a_3_fu_1585_p27;
wire   [15:0] a_3_fu_1585_p29;
wire   [25:0] mul_ln42_12_fu_331_p2;
wire   [25:0] mul_ln42_13_fu_333_p2;
wire   [25:0] mul_ln42_14_fu_334_p2;
wire   [25:0] mul_ln42_15_fu_320_p2;
wire   [15:0] trunc_ln42_3_fu_1402_p4;
wire   [15:0] trunc_ln_fu_1274_p4;
wire   [15:0] trunc_ln42_7_fu_1530_p4;
wire   [15:0] trunc_ln42_11_fu_1658_p4;
wire   [15:0] add_ln58_1_fu_1719_p2;
wire   [15:0] add_ln58_fu_1713_p2;
wire   [15:0] trunc_ln42_4_fu_1417_p4;
wire   [15:0] trunc_ln42_s_fu_1289_p4;
wire   [15:0] trunc_ln42_8_fu_1545_p4;
wire   [15:0] trunc_ln42_12_fu_1673_p4;
wire   [15:0] add_ln58_4_fu_1737_p2;
wire   [15:0] add_ln58_3_fu_1731_p2;
wire   [15:0] trunc_ln42_5_fu_1432_p4;
wire   [15:0] trunc_ln42_1_fu_1304_p4;
wire   [15:0] trunc_ln42_9_fu_1560_p4;
wire   [15:0] trunc_ln42_13_fu_1688_p4;
wire   [15:0] add_ln58_7_fu_1755_p2;
wire   [15:0] add_ln58_6_fu_1749_p2;
wire   [15:0] trunc_ln42_6_fu_1447_p4;
wire   [15:0] trunc_ln42_2_fu_1319_p4;
wire   [15:0] trunc_ln42_10_fu_1575_p4;
wire   [15:0] trunc_ln42_14_fu_1703_p4;
wire   [15:0] add_ln58_10_fu_1773_p2;
wire   [15:0] add_ln58_9_fu_1767_p2;
wire   [15:0] add_ln58_2_fu_1725_p2;
wire   [15:0] add_ln58_5_fu_1743_p2;
wire   [15:0] add_ln58_8_fu_1761_p2;
wire   [15:0] add_ln58_11_fu_1779_p2;
wire  signed [7:0] a_fu_1201_p1;
wire  signed [7:0] a_fu_1201_p3;
wire  signed [7:0] a_fu_1201_p5;
wire  signed [7:0] a_fu_1201_p7;
wire  signed [7:0] a_fu_1201_p9;
wire  signed [7:0] a_fu_1201_p11;
wire  signed [7:0] a_fu_1201_p13;
wire  signed [7:0] a_fu_1201_p15;
wire  signed [7:0] a_fu_1201_p17;
wire  signed [7:0] a_fu_1201_p19;
wire  signed [7:0] a_fu_1201_p21;
wire  signed [7:0] a_fu_1201_p23;
wire  signed [7:0] a_fu_1201_p25;
wire  signed [7:0] a_1_fu_1329_p1;
wire  signed [7:0] a_1_fu_1329_p3;
wire  signed [7:0] a_1_fu_1329_p5;
wire  signed [7:0] a_1_fu_1329_p7;
wire  signed [7:0] a_1_fu_1329_p9;
wire  signed [7:0] a_1_fu_1329_p11;
wire  signed [7:0] a_1_fu_1329_p13;
wire  signed [7:0] a_1_fu_1329_p15;
wire  signed [7:0] a_1_fu_1329_p17;
wire  signed [7:0] a_1_fu_1329_p19;
wire  signed [7:0] a_1_fu_1329_p21;
wire  signed [7:0] a_1_fu_1329_p23;
wire  signed [7:0] a_1_fu_1329_p25;
wire  signed [7:0] a_2_fu_1457_p1;
wire  signed [7:0] a_2_fu_1457_p3;
wire  signed [7:0] a_2_fu_1457_p5;
wire  signed [7:0] a_2_fu_1457_p7;
wire  signed [7:0] a_2_fu_1457_p9;
wire  signed [7:0] a_2_fu_1457_p11;
wire  signed [7:0] a_2_fu_1457_p13;
wire  signed [7:0] a_2_fu_1457_p15;
wire  signed [7:0] a_2_fu_1457_p17;
wire  signed [7:0] a_2_fu_1457_p19;
wire  signed [7:0] a_2_fu_1457_p21;
wire  signed [7:0] a_2_fu_1457_p23;
wire  signed [7:0] a_2_fu_1457_p25;
wire  signed [7:0] a_3_fu_1585_p1;
wire  signed [7:0] a_3_fu_1585_p3;
wire  signed [7:0] a_3_fu_1585_p5;
wire  signed [7:0] a_3_fu_1585_p7;
wire  signed [7:0] a_3_fu_1585_p9;
wire  signed [7:0] a_3_fu_1585_p11;
wire  signed [7:0] a_3_fu_1585_p13;
wire  signed [7:0] a_3_fu_1585_p15;
wire  signed [7:0] a_3_fu_1585_p17;
wire  signed [7:0] a_3_fu_1585_p19;
wire  signed [7:0] a_3_fu_1585_p21;
wire  signed [7:0] a_3_fu_1585_p23;
wire  signed [7:0] a_3_fu_1585_p25;

myproject_mul_16s_16s_26_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 26 ))
mul_16s_16s_26_1_1_U5150(
    .din0(mul_ln42_15_fu_320_p0),
    .din1(weights_175_val),
    .dout(mul_ln42_15_fu_320_p2)
);

myproject_mul_16s_16s_26_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 26 ))
mul_16s_16s_26_1_1_U5151(
    .din0(mul_ln42_fu_321_p0),
    .din1(weights_160_val),
    .dout(mul_ln42_fu_321_p2)
);

myproject_mul_16s_16s_26_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 26 ))
mul_16s_16s_26_1_1_U5152(
    .din0(mul_ln42_9_fu_322_p0),
    .din1(weights_169_val),
    .dout(mul_ln42_9_fu_322_p2)
);

myproject_mul_16s_16s_26_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 26 ))
mul_16s_16s_26_1_1_U5153(
    .din0(mul_ln42_4_fu_323_p0),
    .din1(weights_164_val),
    .dout(mul_ln42_4_fu_323_p2)
);

myproject_mul_16s_16s_26_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 26 ))
mul_16s_16s_26_1_1_U5154(
    .din0(mul_ln42_5_fu_324_p0),
    .din1(weights_165_val),
    .dout(mul_ln42_5_fu_324_p2)
);

myproject_mul_16s_16s_26_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 26 ))
mul_16s_16s_26_1_1_U5155(
    .din0(mul_ln42_1_fu_325_p0),
    .din1(weights_161_val),
    .dout(mul_ln42_1_fu_325_p2)
);

myproject_mul_16s_16s_26_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 26 ))
mul_16s_16s_26_1_1_U5156(
    .din0(mul_ln42_6_fu_326_p0),
    .din1(weights_166_val),
    .dout(mul_ln42_6_fu_326_p2)
);

myproject_mul_16s_16s_26_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 26 ))
mul_16s_16s_26_1_1_U5157(
    .din0(mul_ln42_11_fu_327_p0),
    .din1(weights_171_val),
    .dout(mul_ln42_11_fu_327_p2)
);

myproject_mul_16s_16s_26_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 26 ))
mul_16s_16s_26_1_1_U5158(
    .din0(mul_ln42_3_fu_328_p0),
    .din1(weights_163_val),
    .dout(mul_ln42_3_fu_328_p2)
);

myproject_mul_16s_16s_26_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 26 ))
mul_16s_16s_26_1_1_U5159(
    .din0(mul_ln42_8_fu_329_p0),
    .din1(weights_168_val),
    .dout(mul_ln42_8_fu_329_p2)
);

myproject_mul_16s_16s_26_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 26 ))
mul_16s_16s_26_1_1_U5160(
    .din0(mul_ln42_10_fu_330_p0),
    .din1(weights_170_val),
    .dout(mul_ln42_10_fu_330_p2)
);

myproject_mul_16s_16s_26_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 26 ))
mul_16s_16s_26_1_1_U5161(
    .din0(mul_ln42_12_fu_331_p0),
    .din1(weights_172_val),
    .dout(mul_ln42_12_fu_331_p2)
);

myproject_mul_16s_16s_26_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 26 ))
mul_16s_16s_26_1_1_U5162(
    .din0(mul_ln42_7_fu_332_p0),
    .din1(weights_167_val),
    .dout(mul_ln42_7_fu_332_p2)
);

myproject_mul_16s_16s_26_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 26 ))
mul_16s_16s_26_1_1_U5163(
    .din0(mul_ln42_13_fu_333_p0),
    .din1(weights_173_val),
    .dout(mul_ln42_13_fu_333_p2)
);

myproject_mul_16s_16s_26_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 26 ))
mul_16s_16s_26_1_1_U5164(
    .din0(mul_ln42_14_fu_334_p0),
    .din1(weights_174_val),
    .dout(mul_ln42_14_fu_334_p2)
);

myproject_mul_16s_16s_26_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 26 ))
mul_16s_16s_26_1_1_U5165(
    .din0(mul_ln42_2_fu_335_p0),
    .din1(weights_162_val),
    .dout(mul_ln42_2_fu_335_p2)
);

myproject_sparsemux_27_8_16_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .CASE0( 8'hA0 ),
    .din0_WIDTH( 16 ),
    .CASE1( 8'hA1 ),
    .din1_WIDTH( 16 ),
    .CASE2( 8'hA2 ),
    .din2_WIDTH( 16 ),
    .CASE3( 8'hA3 ),
    .din3_WIDTH( 16 ),
    .CASE4( 8'hA4 ),
    .din4_WIDTH( 16 ),
    .CASE5( 8'hA5 ),
    .din5_WIDTH( 16 ),
    .CASE6( 8'hA6 ),
    .din6_WIDTH( 16 ),
    .CASE7( 8'hA7 ),
    .din7_WIDTH( 16 ),
    .CASE8( 8'hA8 ),
    .din8_WIDTH( 16 ),
    .CASE9( 8'hA9 ),
    .din9_WIDTH( 16 ),
    .CASE10( 8'hAA ),
    .din10_WIDTH( 16 ),
    .CASE11( 8'hAB ),
    .din11_WIDTH( 16 ),
    .CASE12( 8'hAC ),
    .din12_WIDTH( 16 ),
    .def_WIDTH( 16 ),
    .sel_WIDTH( 8 ),
    .dout_WIDTH( 16 ))
sparsemux_27_8_16_1_1_U5166(
    .din0(data_160_val),
    .din1(data_161_val),
    .din2(data_162_val),
    .din3(data_163_val),
    .din4(data_164_val),
    .din5(data_165_val),
    .din6(data_166_val),
    .din7(data_167_val),
    .din8(data_168_val),
    .din9(data_169_val),
    .din10(data_170_val),
    .din11(data_171_val),
    .din12(data_172_val),
    .def(a_fu_1201_p27),
    .sel(idx),
    .dout(a_fu_1201_p29)
);

myproject_sparsemux_27_8_16_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .CASE0( 8'hA0 ),
    .din0_WIDTH( 16 ),
    .CASE1( 8'hA1 ),
    .din1_WIDTH( 16 ),
    .CASE2( 8'hA2 ),
    .din2_WIDTH( 16 ),
    .CASE3( 8'hA3 ),
    .din3_WIDTH( 16 ),
    .CASE4( 8'hA4 ),
    .din4_WIDTH( 16 ),
    .CASE5( 8'hA5 ),
    .din5_WIDTH( 16 ),
    .CASE6( 8'hA6 ),
    .din6_WIDTH( 16 ),
    .CASE7( 8'hA7 ),
    .din7_WIDTH( 16 ),
    .CASE8( 8'hA8 ),
    .din8_WIDTH( 16 ),
    .CASE9( 8'hA9 ),
    .din9_WIDTH( 16 ),
    .CASE10( 8'hAA ),
    .din10_WIDTH( 16 ),
    .CASE11( 8'hAB ),
    .din11_WIDTH( 16 ),
    .CASE12( 8'hAC ),
    .din12_WIDTH( 16 ),
    .def_WIDTH( 16 ),
    .sel_WIDTH( 8 ),
    .dout_WIDTH( 16 ))
sparsemux_27_8_16_1_1_U5167(
    .din0(data_161_val),
    .din1(data_162_val),
    .din2(data_163_val),
    .din3(data_164_val),
    .din4(data_165_val),
    .din5(data_166_val),
    .din6(data_167_val),
    .din7(data_168_val),
    .din8(data_169_val),
    .din9(data_170_val),
    .din10(data_171_val),
    .din11(data_172_val),
    .din12(data_173_val),
    .def(a_1_fu_1329_p27),
    .sel(idx),
    .dout(a_1_fu_1329_p29)
);

myproject_sparsemux_27_8_16_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .CASE0( 8'hA0 ),
    .din0_WIDTH( 16 ),
    .CASE1( 8'hA1 ),
    .din1_WIDTH( 16 ),
    .CASE2( 8'hA2 ),
    .din2_WIDTH( 16 ),
    .CASE3( 8'hA3 ),
    .din3_WIDTH( 16 ),
    .CASE4( 8'hA4 ),
    .din4_WIDTH( 16 ),
    .CASE5( 8'hA5 ),
    .din5_WIDTH( 16 ),
    .CASE6( 8'hA6 ),
    .din6_WIDTH( 16 ),
    .CASE7( 8'hA7 ),
    .din7_WIDTH( 16 ),
    .CASE8( 8'hA8 ),
    .din8_WIDTH( 16 ),
    .CASE9( 8'hA9 ),
    .din9_WIDTH( 16 ),
    .CASE10( 8'hAA ),
    .din10_WIDTH( 16 ),
    .CASE11( 8'hAB ),
    .din11_WIDTH( 16 ),
    .CASE12( 8'hAC ),
    .din12_WIDTH( 16 ),
    .def_WIDTH( 16 ),
    .sel_WIDTH( 8 ),
    .dout_WIDTH( 16 ))
sparsemux_27_8_16_1_1_U5168(
    .din0(data_162_val),
    .din1(data_163_val),
    .din2(data_164_val),
    .din3(data_165_val),
    .din4(data_166_val),
    .din5(data_167_val),
    .din6(data_168_val),
    .din7(data_169_val),
    .din8(data_170_val),
    .din9(data_171_val),
    .din10(data_172_val),
    .din11(data_173_val),
    .din12(data_174_val),
    .def(a_2_fu_1457_p27),
    .sel(idx),
    .dout(a_2_fu_1457_p29)
);

myproject_sparsemux_27_8_16_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .CASE0( 8'hA0 ),
    .din0_WIDTH( 16 ),
    .CASE1( 8'hA1 ),
    .din1_WIDTH( 16 ),
    .CASE2( 8'hA2 ),
    .din2_WIDTH( 16 ),
    .CASE3( 8'hA3 ),
    .din3_WIDTH( 16 ),
    .CASE4( 8'hA4 ),
    .din4_WIDTH( 16 ),
    .CASE5( 8'hA5 ),
    .din5_WIDTH( 16 ),
    .CASE6( 8'hA6 ),
    .din6_WIDTH( 16 ),
    .CASE7( 8'hA7 ),
    .din7_WIDTH( 16 ),
    .CASE8( 8'hA8 ),
    .din8_WIDTH( 16 ),
    .CASE9( 8'hA9 ),
    .din9_WIDTH( 16 ),
    .CASE10( 8'hAA ),
    .din10_WIDTH( 16 ),
    .CASE11( 8'hAB ),
    .din11_WIDTH( 16 ),
    .CASE12( 8'hAC ),
    .din12_WIDTH( 16 ),
    .def_WIDTH( 16 ),
    .sel_WIDTH( 8 ),
    .dout_WIDTH( 16 ))
sparsemux_27_8_16_1_1_U5169(
    .din0(data_163_val),
    .din1(data_164_val),
    .din2(data_165_val),
    .din3(data_166_val),
    .din4(data_167_val),
    .din5(data_168_val),
    .din6(data_169_val),
    .din7(data_170_val),
    .din8(data_171_val),
    .din9(data_172_val),
    .din10(data_173_val),
    .din11(data_174_val),
    .din12(data_175_val),
    .def(a_3_fu_1585_p27),
    .sel(idx),
    .dout(a_3_fu_1585_p29)
);

assign add_ln58_10_fu_1773_p2 = (trunc_ln42_10_fu_1575_p4 + trunc_ln42_14_fu_1703_p4);

assign add_ln58_11_fu_1779_p2 = (add_ln58_10_fu_1773_p2 + add_ln58_9_fu_1767_p2);

assign add_ln58_1_fu_1719_p2 = (trunc_ln42_7_fu_1530_p4 + trunc_ln42_11_fu_1658_p4);

assign add_ln58_2_fu_1725_p2 = (add_ln58_1_fu_1719_p2 + add_ln58_fu_1713_p2);

assign add_ln58_3_fu_1731_p2 = (trunc_ln42_4_fu_1417_p4 + trunc_ln42_s_fu_1289_p4);

assign add_ln58_4_fu_1737_p2 = (trunc_ln42_8_fu_1545_p4 + trunc_ln42_12_fu_1673_p4);

assign add_ln58_5_fu_1743_p2 = (add_ln58_4_fu_1737_p2 + add_ln58_3_fu_1731_p2);

assign add_ln58_6_fu_1749_p2 = (trunc_ln42_5_fu_1432_p4 + trunc_ln42_1_fu_1304_p4);

assign add_ln58_7_fu_1755_p2 = (trunc_ln42_9_fu_1560_p4 + trunc_ln42_13_fu_1688_p4);

assign add_ln58_8_fu_1761_p2 = (add_ln58_7_fu_1755_p2 + add_ln58_6_fu_1749_p2);

assign add_ln58_9_fu_1767_p2 = (trunc_ln42_6_fu_1447_p4 + trunc_ln42_2_fu_1319_p4);

assign add_ln58_fu_1713_p2 = (trunc_ln42_3_fu_1402_p4 + trunc_ln_fu_1274_p4);

assign ap_ready = 1'b1;

assign sext_ln73_10_fu_1517_p1 = $signed(a_2_fu_1457_p29);

assign sext_ln73_15_fu_1645_p1 = $signed(a_3_fu_1585_p29);

assign sext_ln73_5_fu_1389_p1 = $signed(a_1_fu_1329_p29);

assign sext_ln73_fu_1261_p1 = $signed(a_fu_1201_p29);

assign trunc_ln42_10_fu_1575_p4 = {{mul_ln42_11_fu_327_p2[25:10]}};

assign trunc_ln42_11_fu_1658_p4 = {{mul_ln42_12_fu_331_p2[25:10]}};

assign trunc_ln42_12_fu_1673_p4 = {{mul_ln42_13_fu_333_p2[25:10]}};

assign trunc_ln42_13_fu_1688_p4 = {{mul_ln42_14_fu_334_p2[25:10]}};

assign trunc_ln42_14_fu_1703_p4 = {{mul_ln42_15_fu_320_p2[25:10]}};

assign trunc_ln42_1_fu_1304_p4 = {{mul_ln42_2_fu_335_p2[25:10]}};

assign trunc_ln42_2_fu_1319_p4 = {{mul_ln42_3_fu_328_p2[25:10]}};

assign trunc_ln42_3_fu_1402_p4 = {{mul_ln42_4_fu_323_p2[25:10]}};

assign trunc_ln42_4_fu_1417_p4 = {{mul_ln42_5_fu_324_p2[25:10]}};

assign trunc_ln42_5_fu_1432_p4 = {{mul_ln42_6_fu_326_p2[25:10]}};

assign trunc_ln42_6_fu_1447_p4 = {{mul_ln42_7_fu_332_p2[25:10]}};

assign trunc_ln42_7_fu_1530_p4 = {{mul_ln42_8_fu_329_p2[25:10]}};

assign trunc_ln42_8_fu_1545_p4 = {{mul_ln42_9_fu_322_p2[25:10]}};

assign trunc_ln42_9_fu_1560_p4 = {{mul_ln42_10_fu_330_p2[25:10]}};

assign trunc_ln42_s_fu_1289_p4 = {{mul_ln42_1_fu_325_p2[25:10]}};

assign trunc_ln_fu_1274_p4 = {{mul_ln42_fu_321_p2[25:10]}};

assign a_1_fu_1329_p27 = 'bx;

assign a_2_fu_1457_p27 = 'bx;

assign a_3_fu_1585_p27 = 'bx;

assign a_fu_1201_p27 = 'bx;

assign ap_return_0 = add_ln58_2_fu_1725_p2;

assign ap_return_1 = add_ln58_5_fu_1743_p2;

assign ap_return_2 = add_ln58_8_fu_1761_p2;

assign ap_return_3 = add_ln58_11_fu_1779_p2;

assign mul_ln42_10_fu_330_p0 = sext_ln73_10_fu_1517_p1;

assign mul_ln42_11_fu_327_p0 = sext_ln73_10_fu_1517_p1;

assign mul_ln42_12_fu_331_p0 = sext_ln73_15_fu_1645_p1;

assign mul_ln42_13_fu_333_p0 = sext_ln73_15_fu_1645_p1;

assign mul_ln42_14_fu_334_p0 = sext_ln73_15_fu_1645_p1;

assign mul_ln42_15_fu_320_p0 = sext_ln73_15_fu_1645_p1;

assign mul_ln42_1_fu_325_p0 = sext_ln73_fu_1261_p1;

assign mul_ln42_2_fu_335_p0 = sext_ln73_fu_1261_p1;

assign mul_ln42_3_fu_328_p0 = sext_ln73_fu_1261_p1;

assign mul_ln42_4_fu_323_p0 = sext_ln73_5_fu_1389_p1;

assign mul_ln42_5_fu_324_p0 = sext_ln73_5_fu_1389_p1;

assign mul_ln42_6_fu_326_p0 = sext_ln73_5_fu_1389_p1;

assign mul_ln42_7_fu_332_p0 = sext_ln73_5_fu_1389_p1;

assign mul_ln42_8_fu_329_p0 = sext_ln73_10_fu_1517_p1;

assign mul_ln42_9_fu_322_p0 = sext_ln73_10_fu_1517_p1;

assign mul_ln42_fu_321_p0 = sext_ln73_fu_1261_p1;

endmodule //myproject_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config5_dense_qkv_9
