============================================================
  Generated by:           Genus(TM) Synthesis Solution 21.14-s082_1
  Generated on:           Jan 20 2026  03:32:09 pm
  Module:                 simple_alu
  Operating conditions:   slow 
  Operating conditions:   fast 
  Operating conditions:   typical 
  Interconnect mode:      global
  Area mode:              timing library
============================================================


Path 1: MET (416 ps) Late External Delay Assertion at pin zero
           View: view_wcl_slow
          Group: VIR_CLK
     Startpoint: (R) B[0]
          Clock: (R) VIR_CLK
       Endpoint: (R) zero
          Clock: (R) VIR_CLK

                     Capture       Launch     
        Clock Edge:+   10000            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   10000            0     
                                              
      Output Delay:-    1500                  
     Required Time:=    8500                  
      Launch Clock:-       0                  
       Input Delay:-    1500                  
         Data Path:-    6584                  
             Slack:=     416                  

Exceptions/Constraints:
  input_delay              1500            simple_alu_slow.sdc_line_3_63_1 
  output_delay             1500            simple_alu_slow.sdc_line_4_96_1 

#------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  B[0]                   -       -      R     (arrival)      3 16.7     0     0    1500    (-,-) 
  g2__6260/Y             -       A->Y   R     XOR2X4         1  4.4    72   206    1706    (-,-) 
  I1_INST0/g83__2398/CO  -       CI->CO R     ADDFHX4        1  4.4    68   192    1898    (-,-) 
  I1_INST1/g75__5107/CO  -       CI->CO R     ADDFHX4        1  4.4    68   191    2089    (-,-) 
  I1_INST2/g75__6260/CO  -       CI->CO R     ADDFHX4        1  4.4    68   191    2280    (-,-) 
  I1_INST3/g75__4319/CO  -       CI->CO R     ADDFHX4        1  4.4    68   191    2471    (-,-) 
  I1_INST4/g75__8428/CO  -       CI->CO R     ADDFHX4        1  4.4    68   191    2662    (-,-) 
  I1_INST5/g75__5526/CO  -       CI->CO R     ADDFHX4        1  4.4    68   191    2853    (-,-) 
  I1_INST6/g75__6783/CO  -       CI->CO R     ADDFHX4        1  4.4    68   191    3044    (-,-) 
  I1_INST7/g75__3680/CO  -       CI->CO R     ADDFHX4        1  4.4    68   191    3235    (-,-) 
  I1_INST8/g75__1617/CO  -       CI->CO R     ADDFHX4        1  4.4    68   191    3426    (-,-) 
  I1_INST9/g75__2802/CO  -       CI->CO R     ADDFHX4        1  4.4    68   191    3617    (-,-) 
  I1_INST10/g75__1705/CO -       CI->CO R     ADDFHX4        1  4.4    68   191    3808    (-,-) 
  I1_INST11/g75__5122/CO -       CI->CO R     ADDFHX4        1  4.4    68   191    3999    (-,-) 
  I1_INST12/g75__8246/CO -       CI->CO R     ADDFHX4        1  4.4    68   191    4190    (-,-) 
  I1_INST13/g75__7098/CO -       CI->CO R     ADDFHX4        1  4.4    68   191    4381    (-,-) 
  I1_INST14/g75__6131/CO -       CI->CO R     ADDFHX4        1  4.4    68   191    4572    (-,-) 
  I1_INST15/g75__1881/CO -       CI->CO R     ADDFHX4        1  4.4    68   191    4763    (-,-) 
  I1_INST16/g75__5115/CO -       CI->CO R     ADDFHX4        1  4.4    68   191    4954    (-,-) 
  I1_INST17/g75__7482/CO -       CI->CO R     ADDFHX4        1  4.4    68   191    5145    (-,-) 
  I1_INST18/g75__4733/CO -       CI->CO R     ADDFHX4        1  4.4    68   191    5336    (-,-) 
  I1_INST19/g75__6161/CO -       CI->CO R     ADDFHX4        1  4.4    68   191    5527    (-,-) 
  I1_INST20/g75__9315/CO -       CI->CO R     ADDFHX4        1  4.4    68   191    5718    (-,-) 
  I1_INST21/g75__9945/CO -       CI->CO R     ADDFHX4        1  4.4    68   191    5909    (-,-) 
  I1_INST22/g75__2883/CO -       CI->CO R     ADDFHX4        1  4.4    68   191    6100    (-,-) 
  I1_INST23/g75__2346/CO -       CI->CO R     ADDFHX4        1  4.4    68   191    6291    (-,-) 
  I1_INST24/g75__1666/CO -       CI->CO R     ADDFHX4        1  4.4    68   191    6482    (-,-) 
  I1_INST25/g75__7410/CO -       CI->CO R     ADDFHX4        1  4.4    68   191    6673    (-,-) 
  I1_INST26/g75__6417/CO -       CI->CO R     ADDFHX4        1  4.4    68   191    6864    (-,-) 
  I1_INST27/g75__5477/CO -       CI->CO R     ADDFHX4        1  4.4    68   191    7055    (-,-) 
  I1_INST28/g75__2398/CO -       CI->CO R     ADDFHX4        1  4.4    68   191    7246    (-,-) 
  I1_INST29/g75__5107/CO -       CI->CO R     ADDFHX4        1  4.4    68   191    7437    (-,-) 
  I1_INST30/g75__6260/CO -       CI->CO R     ADDFHX4        1  4.1    67   190    7628    (-,-) 
  I1_INST31/g75__4319/S  -       CI->S  F     ADDFHX1        1  2.7    80   254    7881    (-,-) 
  g5330__8246/Y          -       A1N->Y F     OAI2BB1X4      2  5.8    88   126    8008    (-,-) 
  g5312__2883/Y          -       D->Y   R     NOR4BX4        1  1.9   131    77    8084    (-,-) 
  zero                   -       -      R     (port)         -    -     -     0    8084    (-,-) 
#------------------------------------------------------------------------------------------------



Path 2: MET (492 ps) Late External Delay Assertion at pin Result[31]
           View: view_wcl_slow
          Group: VIR_CLK
     Startpoint: (R) B[0]
          Clock: (R) VIR_CLK
       Endpoint: (F) Result[31]
          Clock: (R) VIR_CLK

                     Capture       Launch     
        Clock Edge:+   10000            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   10000            0     
                                              
      Output Delay:-    1500                  
     Required Time:=    8500                  
      Launch Clock:-       0                  
       Input Delay:-    1500                  
         Data Path:-    6508                  
             Slack:=     492                  

Exceptions/Constraints:
  input_delay              1500            simple_alu_slow.sdc_line_3_63_1 
  output_delay             1500            simple_alu_slow.sdc_line_4      

#------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  B[0]                   -       -      R     (arrival)      3 16.7     0     0    1500    (-,-) 
  g2__6260/Y             -       A->Y   R     XOR2X4         1  4.4    72   206    1706    (-,-) 
  I1_INST0/g83__2398/CO  -       CI->CO R     ADDFHX4        1  4.4    68   192    1898    (-,-) 
  I1_INST1/g75__5107/CO  -       CI->CO R     ADDFHX4        1  4.4    68   191    2089    (-,-) 
  I1_INST2/g75__6260/CO  -       CI->CO R     ADDFHX4        1  4.4    68   191    2280    (-,-) 
  I1_INST3/g75__4319/CO  -       CI->CO R     ADDFHX4        1  4.4    68   191    2471    (-,-) 
  I1_INST4/g75__8428/CO  -       CI->CO R     ADDFHX4        1  4.4    68   191    2662    (-,-) 
  I1_INST5/g75__5526/CO  -       CI->CO R     ADDFHX4        1  4.4    68   191    2853    (-,-) 
  I1_INST6/g75__6783/CO  -       CI->CO R     ADDFHX4        1  4.4    68   191    3044    (-,-) 
  I1_INST7/g75__3680/CO  -       CI->CO R     ADDFHX4        1  4.4    68   191    3235    (-,-) 
  I1_INST8/g75__1617/CO  -       CI->CO R     ADDFHX4        1  4.4    68   191    3426    (-,-) 
  I1_INST9/g75__2802/CO  -       CI->CO R     ADDFHX4        1  4.4    68   191    3617    (-,-) 
  I1_INST10/g75__1705/CO -       CI->CO R     ADDFHX4        1  4.4    68   191    3808    (-,-) 
  I1_INST11/g75__5122/CO -       CI->CO R     ADDFHX4        1  4.4    68   191    3999    (-,-) 
  I1_INST12/g75__8246/CO -       CI->CO R     ADDFHX4        1  4.4    68   191    4190    (-,-) 
  I1_INST13/g75__7098/CO -       CI->CO R     ADDFHX4        1  4.4    68   191    4381    (-,-) 
  I1_INST14/g75__6131/CO -       CI->CO R     ADDFHX4        1  4.4    68   191    4572    (-,-) 
  I1_INST15/g75__1881/CO -       CI->CO R     ADDFHX4        1  4.4    68   191    4763    (-,-) 
  I1_INST16/g75__5115/CO -       CI->CO R     ADDFHX4        1  4.4    68   191    4954    (-,-) 
  I1_INST17/g75__7482/CO -       CI->CO R     ADDFHX4        1  4.4    68   191    5145    (-,-) 
  I1_INST18/g75__4733/CO -       CI->CO R     ADDFHX4        1  4.4    68   191    5336    (-,-) 
  I1_INST19/g75__6161/CO -       CI->CO R     ADDFHX4        1  4.4    68   191    5527    (-,-) 
  I1_INST20/g75__9315/CO -       CI->CO R     ADDFHX4        1  4.4    68   191    5718    (-,-) 
  I1_INST21/g75__9945/CO -       CI->CO R     ADDFHX4        1  4.4    68   191    5909    (-,-) 
  I1_INST22/g75__2883/CO -       CI->CO R     ADDFHX4        1  4.4    68   191    6100    (-,-) 
  I1_INST23/g75__2346/CO -       CI->CO R     ADDFHX4        1  4.4    68   191    6291    (-,-) 
  I1_INST24/g75__1666/CO -       CI->CO R     ADDFHX4        1  4.4    68   191    6482    (-,-) 
  I1_INST25/g75__7410/CO -       CI->CO R     ADDFHX4        1  4.4    68   191    6673    (-,-) 
  I1_INST26/g75__6417/CO -       CI->CO R     ADDFHX4        1  4.4    68   191    6864    (-,-) 
  I1_INST27/g75__5477/CO -       CI->CO R     ADDFHX4        1  4.4    68   191    7055    (-,-) 
  I1_INST28/g75__2398/CO -       CI->CO R     ADDFHX4        1  4.4    68   191    7246    (-,-) 
  I1_INST29/g75__5107/CO -       CI->CO R     ADDFHX4        1  4.4    68   191    7437    (-,-) 
  I1_INST30/g75__6260/CO -       CI->CO R     ADDFHX4        1  4.1    67   190    7628    (-,-) 
  I1_INST31/g75__4319/S  -       CI->S  F     ADDFHX1        1  2.7    80   254    7881    (-,-) 
  g5330__8246/Y          -       A1N->Y F     OAI2BB1X4      2  5.8    88   126    8008    (-,-) 
  Result[31]             -       -      F     (port)         -    -     -     0    8008    (-,-) 
#------------------------------------------------------------------------------------------------



Path 3: MET (622 ps) Late External Delay Assertion at pin Result[30]
           View: view_wcl_slow
          Group: VIR_CLK
     Startpoint: (R) B[0]
          Clock: (R) VIR_CLK
       Endpoint: (F) Result[30]
          Clock: (R) VIR_CLK

                     Capture       Launch     
        Clock Edge:+   10000            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   10000            0     
                                              
      Output Delay:-    1500                  
     Required Time:=    8500                  
      Launch Clock:-       0                  
       Input Delay:-    1500                  
         Data Path:-    6378                  
             Slack:=     622                  

Exceptions/Constraints:
  input_delay              1500            simple_alu_slow.sdc_line_3_63_1 
  output_delay             1500            simple_alu_slow.sdc_line_4_65_1 

#------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  B[0]                   -       -      R     (arrival)      3 16.7     0     0    1500    (-,-) 
  g2__6260/Y             -       A->Y   R     XOR2X4         1  4.4    72   206    1706    (-,-) 
  I1_INST0/g83__2398/CO  -       CI->CO R     ADDFHX4        1  4.4    68   192    1898    (-,-) 
  I1_INST1/g75__5107/CO  -       CI->CO R     ADDFHX4        1  4.4    68   191    2089    (-,-) 
  I1_INST2/g75__6260/CO  -       CI->CO R     ADDFHX4        1  4.4    68   191    2280    (-,-) 
  I1_INST3/g75__4319/CO  -       CI->CO R     ADDFHX4        1  4.4    68   191    2471    (-,-) 
  I1_INST4/g75__8428/CO  -       CI->CO R     ADDFHX4        1  4.4    68   191    2662    (-,-) 
  I1_INST5/g75__5526/CO  -       CI->CO R     ADDFHX4        1  4.4    68   191    2853    (-,-) 
  I1_INST6/g75__6783/CO  -       CI->CO R     ADDFHX4        1  4.4    68   191    3044    (-,-) 
  I1_INST7/g75__3680/CO  -       CI->CO R     ADDFHX4        1  4.4    68   191    3235    (-,-) 
  I1_INST8/g75__1617/CO  -       CI->CO R     ADDFHX4        1  4.4    68   191    3426    (-,-) 
  I1_INST9/g75__2802/CO  -       CI->CO R     ADDFHX4        1  4.4    68   191    3617    (-,-) 
  I1_INST10/g75__1705/CO -       CI->CO R     ADDFHX4        1  4.4    68   191    3808    (-,-) 
  I1_INST11/g75__5122/CO -       CI->CO R     ADDFHX4        1  4.4    68   191    3999    (-,-) 
  I1_INST12/g75__8246/CO -       CI->CO R     ADDFHX4        1  4.4    68   191    4190    (-,-) 
  I1_INST13/g75__7098/CO -       CI->CO R     ADDFHX4        1  4.4    68   191    4381    (-,-) 
  I1_INST14/g75__6131/CO -       CI->CO R     ADDFHX4        1  4.4    68   191    4572    (-,-) 
  I1_INST15/g75__1881/CO -       CI->CO R     ADDFHX4        1  4.4    68   191    4763    (-,-) 
  I1_INST16/g75__5115/CO -       CI->CO R     ADDFHX4        1  4.4    68   191    4954    (-,-) 
  I1_INST17/g75__7482/CO -       CI->CO R     ADDFHX4        1  4.4    68   191    5145    (-,-) 
  I1_INST18/g75__4733/CO -       CI->CO R     ADDFHX4        1  4.4    68   191    5336    (-,-) 
  I1_INST19/g75__6161/CO -       CI->CO R     ADDFHX4        1  4.4    68   191    5527    (-,-) 
  I1_INST20/g75__9315/CO -       CI->CO R     ADDFHX4        1  4.4    68   191    5718    (-,-) 
  I1_INST21/g75__9945/CO -       CI->CO R     ADDFHX4        1  4.4    68   191    5909    (-,-) 
  I1_INST22/g75__2883/CO -       CI->CO R     ADDFHX4        1  4.4    68   191    6100    (-,-) 
  I1_INST23/g75__2346/CO -       CI->CO R     ADDFHX4        1  4.4    68   191    6291    (-,-) 
  I1_INST24/g75__1666/CO -       CI->CO R     ADDFHX4        1  4.4    68   191    6482    (-,-) 
  I1_INST25/g75__7410/CO -       CI->CO R     ADDFHX4        1  4.4    68   191    6673    (-,-) 
  I1_INST26/g75__6417/CO -       CI->CO R     ADDFHX4        1  4.4    68   191    6864    (-,-) 
  I1_INST27/g75__5477/CO -       CI->CO R     ADDFHX4        1  4.4    68   191    7055    (-,-) 
  I1_INST28/g75__2398/CO -       CI->CO R     ADDFHX4        1  4.4    68   191    7246    (-,-) 
  I1_INST29/g75__5107/CO -       CI->CO R     ADDFHX4        1  4.4    68   191    7437    (-,-) 
  I1_INST30/g75__6260/S  -       CI->S  F     ADDFHX4        1  2.7    70   318    7756    (-,-) 
  g5342__1666/Y          -       A1N->Y F     OAI2BB1X4      2  5.7    87   122    7878    (-,-) 
  Result[30]             -       -      F     (port)         -    -     -     0    7878    (-,-) 
#------------------------------------------------------------------------------------------------



Path 4: MET (698 ps) Late External Delay Assertion at pin Cout
           View: view_wcl_slow
          Group: VIR_CLK
     Startpoint: (R) B[0]
          Clock: (R) VIR_CLK
       Endpoint: (R) Cout
          Clock: (R) VIR_CLK

                     Capture       Launch     
        Clock Edge:+   10000            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   10000            0     
                                              
      Output Delay:-    1500                  
     Required Time:=    8500                  
      Launch Clock:-       0                  
       Input Delay:-    1500                  
         Data Path:-    6302                  
             Slack:=     698                  

Exceptions/Constraints:
  input_delay              1500            simple_alu_slow.sdc_line_3_63_1 
  output_delay             1500            simple_alu_slow.sdc_line_4_97_1 

#------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  B[0]                   -       -      R     (arrival)      3 16.7     0     0    1500    (-,-) 
  g2__6260/Y             -       A->Y   R     XOR2X4         1  4.4    72   206    1706    (-,-) 
  I1_INST0/g83__2398/CO  -       CI->CO R     ADDFHX4        1  4.4    68   192    1898    (-,-) 
  I1_INST1/g75__5107/CO  -       CI->CO R     ADDFHX4        1  4.4    68   191    2089    (-,-) 
  I1_INST2/g75__6260/CO  -       CI->CO R     ADDFHX4        1  4.4    68   191    2280    (-,-) 
  I1_INST3/g75__4319/CO  -       CI->CO R     ADDFHX4        1  4.4    68   191    2471    (-,-) 
  I1_INST4/g75__8428/CO  -       CI->CO R     ADDFHX4        1  4.4    68   191    2662    (-,-) 
  I1_INST5/g75__5526/CO  -       CI->CO R     ADDFHX4        1  4.4    68   191    2853    (-,-) 
  I1_INST6/g75__6783/CO  -       CI->CO R     ADDFHX4        1  4.4    68   191    3044    (-,-) 
  I1_INST7/g75__3680/CO  -       CI->CO R     ADDFHX4        1  4.4    68   191    3235    (-,-) 
  I1_INST8/g75__1617/CO  -       CI->CO R     ADDFHX4        1  4.4    68   191    3426    (-,-) 
  I1_INST9/g75__2802/CO  -       CI->CO R     ADDFHX4        1  4.4    68   191    3617    (-,-) 
  I1_INST10/g75__1705/CO -       CI->CO R     ADDFHX4        1  4.4    68   191    3808    (-,-) 
  I1_INST11/g75__5122/CO -       CI->CO R     ADDFHX4        1  4.4    68   191    3999    (-,-) 
  I1_INST12/g75__8246/CO -       CI->CO R     ADDFHX4        1  4.4    68   191    4190    (-,-) 
  I1_INST13/g75__7098/CO -       CI->CO R     ADDFHX4        1  4.4    68   191    4381    (-,-) 
  I1_INST14/g75__6131/CO -       CI->CO R     ADDFHX4        1  4.4    68   191    4572    (-,-) 
  I1_INST15/g75__1881/CO -       CI->CO R     ADDFHX4        1  4.4    68   191    4763    (-,-) 
  I1_INST16/g75__5115/CO -       CI->CO R     ADDFHX4        1  4.4    68   191    4954    (-,-) 
  I1_INST17/g75__7482/CO -       CI->CO R     ADDFHX4        1  4.4    68   191    5145    (-,-) 
  I1_INST18/g75__4733/CO -       CI->CO R     ADDFHX4        1  4.4    68   191    5336    (-,-) 
  I1_INST19/g75__6161/CO -       CI->CO R     ADDFHX4        1  4.4    68   191    5527    (-,-) 
  I1_INST20/g75__9315/CO -       CI->CO R     ADDFHX4        1  4.4    68   191    5718    (-,-) 
  I1_INST21/g75__9945/CO -       CI->CO R     ADDFHX4        1  4.4    68   191    5909    (-,-) 
  I1_INST22/g75__2883/CO -       CI->CO R     ADDFHX4        1  4.4    68   191    6100    (-,-) 
  I1_INST23/g75__2346/CO -       CI->CO R     ADDFHX4        1  4.4    68   191    6291    (-,-) 
  I1_INST24/g75__1666/CO -       CI->CO R     ADDFHX4        1  4.4    68   191    6482    (-,-) 
  I1_INST25/g75__7410/CO -       CI->CO R     ADDFHX4        1  4.4    68   191    6673    (-,-) 
  I1_INST26/g75__6417/CO -       CI->CO R     ADDFHX4        1  4.4    68   191    6864    (-,-) 
  I1_INST27/g75__5477/CO -       CI->CO R     ADDFHX4        1  4.4    68   191    7055    (-,-) 
  I1_INST28/g75__2398/CO -       CI->CO R     ADDFHX4        1  4.4    68   191    7246    (-,-) 
  I1_INST29/g75__5107/CO -       CI->CO R     ADDFHX4        1  4.4    68   191    7437    (-,-) 
  I1_INST30/g75__6260/CO -       CI->CO R     ADDFHX4        1  4.1    67   190    7628    (-,-) 
  I1_INST31/g75__4319/CO -       CI->CO R     ADDFHX1        1  1.9    68   174    7802    (-,-) 
  Cout                   -       -      R     (port)         -    -     -     0    7802    (-,-) 
#------------------------------------------------------------------------------------------------



Path 5: MET (813 ps) Late External Delay Assertion at pin Result[29]
           View: view_wcl_slow
          Group: VIR_CLK
     Startpoint: (R) B[0]
          Clock: (R) VIR_CLK
       Endpoint: (F) Result[29]
          Clock: (R) VIR_CLK

                     Capture       Launch     
        Clock Edge:+   10000            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   10000            0     
                                              
      Output Delay:-    1500                  
     Required Time:=    8500                  
      Launch Clock:-       0                  
       Input Delay:-    1500                  
         Data Path:-    6187                  
             Slack:=     813                  

Exceptions/Constraints:
  input_delay              1500            simple_alu_slow.sdc_line_3_63_1 
  output_delay             1500            simple_alu_slow.sdc_line_4_66_1 

#------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  B[0]                   -       -      R     (arrival)      3 16.7     0     0    1500    (-,-) 
  g2__6260/Y             -       A->Y   R     XOR2X4         1  4.4    72   206    1706    (-,-) 
  I1_INST0/g83__2398/CO  -       CI->CO R     ADDFHX4        1  4.4    68   192    1898    (-,-) 
  I1_INST1/g75__5107/CO  -       CI->CO R     ADDFHX4        1  4.4    68   191    2089    (-,-) 
  I1_INST2/g75__6260/CO  -       CI->CO R     ADDFHX4        1  4.4    68   191    2280    (-,-) 
  I1_INST3/g75__4319/CO  -       CI->CO R     ADDFHX4        1  4.4    68   191    2471    (-,-) 
  I1_INST4/g75__8428/CO  -       CI->CO R     ADDFHX4        1  4.4    68   191    2662    (-,-) 
  I1_INST5/g75__5526/CO  -       CI->CO R     ADDFHX4        1  4.4    68   191    2853    (-,-) 
  I1_INST6/g75__6783/CO  -       CI->CO R     ADDFHX4        1  4.4    68   191    3044    (-,-) 
  I1_INST7/g75__3680/CO  -       CI->CO R     ADDFHX4        1  4.4    68   191    3235    (-,-) 
  I1_INST8/g75__1617/CO  -       CI->CO R     ADDFHX4        1  4.4    68   191    3426    (-,-) 
  I1_INST9/g75__2802/CO  -       CI->CO R     ADDFHX4        1  4.4    68   191    3617    (-,-) 
  I1_INST10/g75__1705/CO -       CI->CO R     ADDFHX4        1  4.4    68   191    3808    (-,-) 
  I1_INST11/g75__5122/CO -       CI->CO R     ADDFHX4        1  4.4    68   191    3999    (-,-) 
  I1_INST12/g75__8246/CO -       CI->CO R     ADDFHX4        1  4.4    68   191    4190    (-,-) 
  I1_INST13/g75__7098/CO -       CI->CO R     ADDFHX4        1  4.4    68   191    4381    (-,-) 
  I1_INST14/g75__6131/CO -       CI->CO R     ADDFHX4        1  4.4    68   191    4572    (-,-) 
  I1_INST15/g75__1881/CO -       CI->CO R     ADDFHX4        1  4.4    68   191    4763    (-,-) 
  I1_INST16/g75__5115/CO -       CI->CO R     ADDFHX4        1  4.4    68   191    4954    (-,-) 
  I1_INST17/g75__7482/CO -       CI->CO R     ADDFHX4        1  4.4    68   191    5145    (-,-) 
  I1_INST18/g75__4733/CO -       CI->CO R     ADDFHX4        1  4.4    68   191    5336    (-,-) 
  I1_INST19/g75__6161/CO -       CI->CO R     ADDFHX4        1  4.4    68   191    5527    (-,-) 
  I1_INST20/g75__9315/CO -       CI->CO R     ADDFHX4        1  4.4    68   191    5718    (-,-) 
  I1_INST21/g75__9945/CO -       CI->CO R     ADDFHX4        1  4.4    68   191    5909    (-,-) 
  I1_INST22/g75__2883/CO -       CI->CO R     ADDFHX4        1  4.4    68   191    6100    (-,-) 
  I1_INST23/g75__2346/CO -       CI->CO R     ADDFHX4        1  4.4    68   191    6291    (-,-) 
  I1_INST24/g75__1666/CO -       CI->CO R     ADDFHX4        1  4.4    68   191    6482    (-,-) 
  I1_INST25/g75__7410/CO -       CI->CO R     ADDFHX4        1  4.4    68   191    6673    (-,-) 
  I1_INST26/g75__6417/CO -       CI->CO R     ADDFHX4        1  4.4    68   191    6864    (-,-) 
  I1_INST27/g75__5477/CO -       CI->CO R     ADDFHX4        1  4.4    68   191    7055    (-,-) 
  I1_INST28/g75__2398/CO -       CI->CO R     ADDFHX4        1  4.4    68   191    7246    (-,-) 
  I1_INST29/g75__5107/S  -       CI->S  F     ADDFHX4        1  2.7    70   318    7565    (-,-) 
  g5343__7410/Y          -       A1N->Y F     OAI2BB1X4      2  5.7    87   122    7687    (-,-) 
  Result[29]             -       -      F     (port)         -    -     -     0    7687    (-,-) 
#------------------------------------------------------------------------------------------------



Path 6: MET (993 ps) Late External Delay Assertion at pin Result[28]
           View: view_wcl_slow
          Group: VIR_CLK
     Startpoint: (R) B[0]
          Clock: (R) VIR_CLK
       Endpoint: (F) Result[28]
          Clock: (R) VIR_CLK

                     Capture       Launch     
        Clock Edge:+   10000            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   10000            0     
                                              
      Output Delay:-    1500                  
     Required Time:=    8500                  
      Launch Clock:-       0                  
       Input Delay:-    1500                  
         Data Path:-    6007                  
             Slack:=     993                  

Exceptions/Constraints:
  input_delay              1500            simple_alu_slow.sdc_line_3_63_1 
  output_delay             1500            simple_alu_slow.sdc_line_4_67_1 

#------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  B[0]                   -       -      R     (arrival)      3 16.7     0     0    1500    (-,-) 
  g2__6260/Y             -       A->Y   R     XOR2X4         1  4.4    72   206    1706    (-,-) 
  I1_INST0/g83__2398/CO  -       CI->CO R     ADDFHX4        1  4.4    68   192    1898    (-,-) 
  I1_INST1/g75__5107/CO  -       CI->CO R     ADDFHX4        1  4.4    68   191    2089    (-,-) 
  I1_INST2/g75__6260/CO  -       CI->CO R     ADDFHX4        1  4.4    68   191    2280    (-,-) 
  I1_INST3/g75__4319/CO  -       CI->CO R     ADDFHX4        1  4.4    68   191    2471    (-,-) 
  I1_INST4/g75__8428/CO  -       CI->CO R     ADDFHX4        1  4.4    68   191    2662    (-,-) 
  I1_INST5/g75__5526/CO  -       CI->CO R     ADDFHX4        1  4.4    68   191    2853    (-,-) 
  I1_INST6/g75__6783/CO  -       CI->CO R     ADDFHX4        1  4.4    68   191    3044    (-,-) 
  I1_INST7/g75__3680/CO  -       CI->CO R     ADDFHX4        1  4.4    68   191    3235    (-,-) 
  I1_INST8/g75__1617/CO  -       CI->CO R     ADDFHX4        1  4.4    68   191    3426    (-,-) 
  I1_INST9/g75__2802/CO  -       CI->CO R     ADDFHX4        1  4.4    68   191    3617    (-,-) 
  I1_INST10/g75__1705/CO -       CI->CO R     ADDFHX4        1  4.4    68   191    3808    (-,-) 
  I1_INST11/g75__5122/CO -       CI->CO R     ADDFHX4        1  4.4    68   191    3999    (-,-) 
  I1_INST12/g75__8246/CO -       CI->CO R     ADDFHX4        1  4.4    68   191    4190    (-,-) 
  I1_INST13/g75__7098/CO -       CI->CO R     ADDFHX4        1  4.4    68   191    4381    (-,-) 
  I1_INST14/g75__6131/CO -       CI->CO R     ADDFHX4        1  4.4    68   191    4572    (-,-) 
  I1_INST15/g75__1881/CO -       CI->CO R     ADDFHX4        1  4.4    68   191    4763    (-,-) 
  I1_INST16/g75__5115/CO -       CI->CO R     ADDFHX4        1  4.4    68   191    4954    (-,-) 
  I1_INST17/g75__7482/CO -       CI->CO R     ADDFHX4        1  4.4    68   191    5145    (-,-) 
  I1_INST18/g75__4733/CO -       CI->CO R     ADDFHX4        1  4.4    68   191    5336    (-,-) 
  I1_INST19/g75__6161/CO -       CI->CO R     ADDFHX4        1  4.4    68   191    5527    (-,-) 
  I1_INST20/g75__9315/CO -       CI->CO R     ADDFHX4        1  4.4    68   191    5718    (-,-) 
  I1_INST21/g75__9945/CO -       CI->CO R     ADDFHX4        1  4.4    68   191    5909    (-,-) 
  I1_INST22/g75__2883/CO -       CI->CO R     ADDFHX4        1  4.4    68   191    6100    (-,-) 
  I1_INST23/g75__2346/CO -       CI->CO R     ADDFHX4        1  4.4    68   191    6291    (-,-) 
  I1_INST24/g75__1666/CO -       CI->CO R     ADDFHX4        1  4.4    68   191    6482    (-,-) 
  I1_INST25/g75__7410/CO -       CI->CO R     ADDFHX4        1  4.4    68   191    6673    (-,-) 
  I1_INST26/g75__6417/CO -       CI->CO R     ADDFHX4        1  4.4    68   191    6864    (-,-) 
  I1_INST27/g75__5477/CO -       CI->CO R     ADDFHX4        1  4.4    68   191    7055    (-,-) 
  I1_INST28/g75__2398/S  -       CI->S  F     ADDFHX4        1  2.7    70   318    7374    (-,-) 
  g5333__1881/Y          -       A1N->Y F     OAI2BB1X4      2  8.4   108   133    7507    (-,-) 
  Result[28]             -       -      F     (port)         -    -     -     0    7507    (-,-) 
#------------------------------------------------------------------------------------------------



Path 7: MET (1185 ps) Late External Delay Assertion at pin Result[27]
           View: view_wcl_slow
          Group: VIR_CLK
     Startpoint: (R) B[0]
          Clock: (R) VIR_CLK
       Endpoint: (F) Result[27]
          Clock: (R) VIR_CLK

                     Capture       Launch     
        Clock Edge:+   10000            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   10000            0     
                                              
      Output Delay:-    1500                  
     Required Time:=    8500                  
      Launch Clock:-       0                  
       Input Delay:-    1500                  
         Data Path:-    5815                  
             Slack:=    1185                  

Exceptions/Constraints:
  input_delay              1500            simple_alu_slow.sdc_line_3_63_1 
  output_delay             1500            simple_alu_slow.sdc_line_4_68_1 

#------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  B[0]                   -       -      R     (arrival)      3 16.7     0     0    1500    (-,-) 
  g2__6260/Y             -       A->Y   R     XOR2X4         1  4.4    72   206    1706    (-,-) 
  I1_INST0/g83__2398/CO  -       CI->CO R     ADDFHX4        1  4.4    68   192    1898    (-,-) 
  I1_INST1/g75__5107/CO  -       CI->CO R     ADDFHX4        1  4.4    68   191    2089    (-,-) 
  I1_INST2/g75__6260/CO  -       CI->CO R     ADDFHX4        1  4.4    68   191    2280    (-,-) 
  I1_INST3/g75__4319/CO  -       CI->CO R     ADDFHX4        1  4.4    68   191    2471    (-,-) 
  I1_INST4/g75__8428/CO  -       CI->CO R     ADDFHX4        1  4.4    68   191    2662    (-,-) 
  I1_INST5/g75__5526/CO  -       CI->CO R     ADDFHX4        1  4.4    68   191    2853    (-,-) 
  I1_INST6/g75__6783/CO  -       CI->CO R     ADDFHX4        1  4.4    68   191    3044    (-,-) 
  I1_INST7/g75__3680/CO  -       CI->CO R     ADDFHX4        1  4.4    68   191    3235    (-,-) 
  I1_INST8/g75__1617/CO  -       CI->CO R     ADDFHX4        1  4.4    68   191    3426    (-,-) 
  I1_INST9/g75__2802/CO  -       CI->CO R     ADDFHX4        1  4.4    68   191    3617    (-,-) 
  I1_INST10/g75__1705/CO -       CI->CO R     ADDFHX4        1  4.4    68   191    3808    (-,-) 
  I1_INST11/g75__5122/CO -       CI->CO R     ADDFHX4        1  4.4    68   191    3999    (-,-) 
  I1_INST12/g75__8246/CO -       CI->CO R     ADDFHX4        1  4.4    68   191    4190    (-,-) 
  I1_INST13/g75__7098/CO -       CI->CO R     ADDFHX4        1  4.4    68   191    4381    (-,-) 
  I1_INST14/g75__6131/CO -       CI->CO R     ADDFHX4        1  4.4    68   191    4572    (-,-) 
  I1_INST15/g75__1881/CO -       CI->CO R     ADDFHX4        1  4.4    68   191    4763    (-,-) 
  I1_INST16/g75__5115/CO -       CI->CO R     ADDFHX4        1  4.4    68   191    4954    (-,-) 
  I1_INST17/g75__7482/CO -       CI->CO R     ADDFHX4        1  4.4    68   191    5145    (-,-) 
  I1_INST18/g75__4733/CO -       CI->CO R     ADDFHX4        1  4.4    68   191    5336    (-,-) 
  I1_INST19/g75__6161/CO -       CI->CO R     ADDFHX4        1  4.4    68   191    5527    (-,-) 
  I1_INST20/g75__9315/CO -       CI->CO R     ADDFHX4        1  4.4    68   191    5718    (-,-) 
  I1_INST21/g75__9945/CO -       CI->CO R     ADDFHX4        1  4.4    68   191    5909    (-,-) 
  I1_INST22/g75__2883/CO -       CI->CO R     ADDFHX4        1  4.4    68   191    6100    (-,-) 
  I1_INST23/g75__2346/CO -       CI->CO R     ADDFHX4        1  4.4    68   191    6291    (-,-) 
  I1_INST24/g75__1666/CO -       CI->CO R     ADDFHX4        1  4.4    68   191    6482    (-,-) 
  I1_INST25/g75__7410/CO -       CI->CO R     ADDFHX4        1  4.4    68   191    6673    (-,-) 
  I1_INST26/g75__6417/CO -       CI->CO R     ADDFHX4        1  4.4    68   191    6864    (-,-) 
  I1_INST27/g75__5477/S  -       CI->S  F     ADDFHX4        1  2.7    70   318    7183    (-,-) 
  g5336__4733/Y          -       A1N->Y F     OAI2BB1X4      2  8.3   107   133    7315    (-,-) 
  Result[27]             -       -      F     (port)         -    -     -     0    7315    (-,-) 
#------------------------------------------------------------------------------------------------



Path 8: MET (1376 ps) Late External Delay Assertion at pin Result[26]
           View: view_wcl_slow
          Group: VIR_CLK
     Startpoint: (R) B[0]
          Clock: (R) VIR_CLK
       Endpoint: (F) Result[26]
          Clock: (R) VIR_CLK

                     Capture       Launch     
        Clock Edge:+   10000            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   10000            0     
                                              
      Output Delay:-    1500                  
     Required Time:=    8500                  
      Launch Clock:-       0                  
       Input Delay:-    1500                  
         Data Path:-    5624                  
             Slack:=    1376                  

Exceptions/Constraints:
  input_delay              1500            simple_alu_slow.sdc_line_3_63_1 
  output_delay             1500            simple_alu_slow.sdc_line_4_69_1 

#------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  B[0]                   -       -      R     (arrival)      3 16.7     0     0    1500    (-,-) 
  g2__6260/Y             -       A->Y   R     XOR2X4         1  4.4    72   206    1706    (-,-) 
  I1_INST0/g83__2398/CO  -       CI->CO R     ADDFHX4        1  4.4    68   192    1898    (-,-) 
  I1_INST1/g75__5107/CO  -       CI->CO R     ADDFHX4        1  4.4    68   191    2089    (-,-) 
  I1_INST2/g75__6260/CO  -       CI->CO R     ADDFHX4        1  4.4    68   191    2280    (-,-) 
  I1_INST3/g75__4319/CO  -       CI->CO R     ADDFHX4        1  4.4    68   191    2471    (-,-) 
  I1_INST4/g75__8428/CO  -       CI->CO R     ADDFHX4        1  4.4    68   191    2662    (-,-) 
  I1_INST5/g75__5526/CO  -       CI->CO R     ADDFHX4        1  4.4    68   191    2853    (-,-) 
  I1_INST6/g75__6783/CO  -       CI->CO R     ADDFHX4        1  4.4    68   191    3044    (-,-) 
  I1_INST7/g75__3680/CO  -       CI->CO R     ADDFHX4        1  4.4    68   191    3235    (-,-) 
  I1_INST8/g75__1617/CO  -       CI->CO R     ADDFHX4        1  4.4    68   191    3426    (-,-) 
  I1_INST9/g75__2802/CO  -       CI->CO R     ADDFHX4        1  4.4    68   191    3617    (-,-) 
  I1_INST10/g75__1705/CO -       CI->CO R     ADDFHX4        1  4.4    68   191    3808    (-,-) 
  I1_INST11/g75__5122/CO -       CI->CO R     ADDFHX4        1  4.4    68   191    3999    (-,-) 
  I1_INST12/g75__8246/CO -       CI->CO R     ADDFHX4        1  4.4    68   191    4190    (-,-) 
  I1_INST13/g75__7098/CO -       CI->CO R     ADDFHX4        1  4.4    68   191    4381    (-,-) 
  I1_INST14/g75__6131/CO -       CI->CO R     ADDFHX4        1  4.4    68   191    4572    (-,-) 
  I1_INST15/g75__1881/CO -       CI->CO R     ADDFHX4        1  4.4    68   191    4763    (-,-) 
  I1_INST16/g75__5115/CO -       CI->CO R     ADDFHX4        1  4.4    68   191    4954    (-,-) 
  I1_INST17/g75__7482/CO -       CI->CO R     ADDFHX4        1  4.4    68   191    5145    (-,-) 
  I1_INST18/g75__4733/CO -       CI->CO R     ADDFHX4        1  4.4    68   191    5336    (-,-) 
  I1_INST19/g75__6161/CO -       CI->CO R     ADDFHX4        1  4.4    68   191    5527    (-,-) 
  I1_INST20/g75__9315/CO -       CI->CO R     ADDFHX4        1  4.4    68   191    5718    (-,-) 
  I1_INST21/g75__9945/CO -       CI->CO R     ADDFHX4        1  4.4    68   191    5909    (-,-) 
  I1_INST22/g75__2883/CO -       CI->CO R     ADDFHX4        1  4.4    68   191    6100    (-,-) 
  I1_INST23/g75__2346/CO -       CI->CO R     ADDFHX4        1  4.4    68   191    6291    (-,-) 
  I1_INST24/g75__1666/CO -       CI->CO R     ADDFHX4        1  4.4    68   191    6482    (-,-) 
  I1_INST25/g75__7410/CO -       CI->CO R     ADDFHX4        1  4.4    68   191    6673    (-,-) 
  I1_INST26/g75__6417/S  -       CI->S  F     ADDFHX4        1  2.7    70   318    6992    (-,-) 
  g5346__2398/Y          -       A1N->Y F     OAI2BB1X4      2  8.1   106   132    7124    (-,-) 
  Result[26]             -       -      F     (port)         -    -     -     0    7124    (-,-) 
#------------------------------------------------------------------------------------------------



Path 9: MET (1583 ps) Late External Delay Assertion at pin Result[25]
           View: view_wcl_slow
          Group: VIR_CLK
     Startpoint: (R) B[0]
          Clock: (R) VIR_CLK
       Endpoint: (F) Result[25]
          Clock: (R) VIR_CLK

                     Capture       Launch     
        Clock Edge:+   10000            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   10000            0     
                                              
      Output Delay:-    1500                  
     Required Time:=    8500                  
      Launch Clock:-       0                  
       Input Delay:-    1500                  
         Data Path:-    5417                  
             Slack:=    1583                  

Exceptions/Constraints:
  input_delay              1500            simple_alu_slow.sdc_line_3_63_1 
  output_delay             1500            simple_alu_slow.sdc_line_4_70_1 

#------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  B[0]                   -       -      R     (arrival)      3 16.7     0     0    1500    (-,-) 
  g2__6260/Y             -       A->Y   R     XOR2X4         1  4.4    72   206    1706    (-,-) 
  I1_INST0/g83__2398/CO  -       CI->CO R     ADDFHX4        1  4.4    68   192    1898    (-,-) 
  I1_INST1/g75__5107/CO  -       CI->CO R     ADDFHX4        1  4.4    68   191    2089    (-,-) 
  I1_INST2/g75__6260/CO  -       CI->CO R     ADDFHX4        1  4.4    68   191    2280    (-,-) 
  I1_INST3/g75__4319/CO  -       CI->CO R     ADDFHX4        1  4.4    68   191    2471    (-,-) 
  I1_INST4/g75__8428/CO  -       CI->CO R     ADDFHX4        1  4.4    68   191    2662    (-,-) 
  I1_INST5/g75__5526/CO  -       CI->CO R     ADDFHX4        1  4.4    68   191    2853    (-,-) 
  I1_INST6/g75__6783/CO  -       CI->CO R     ADDFHX4        1  4.4    68   191    3044    (-,-) 
  I1_INST7/g75__3680/CO  -       CI->CO R     ADDFHX4        1  4.4    68   191    3235    (-,-) 
  I1_INST8/g75__1617/CO  -       CI->CO R     ADDFHX4        1  4.4    68   191    3426    (-,-) 
  I1_INST9/g75__2802/CO  -       CI->CO R     ADDFHX4        1  4.4    68   191    3617    (-,-) 
  I1_INST10/g75__1705/CO -       CI->CO R     ADDFHX4        1  4.4    68   191    3808    (-,-) 
  I1_INST11/g75__5122/CO -       CI->CO R     ADDFHX4        1  4.4    68   191    3999    (-,-) 
  I1_INST12/g75__8246/CO -       CI->CO R     ADDFHX4        1  4.4    68   191    4190    (-,-) 
  I1_INST13/g75__7098/CO -       CI->CO R     ADDFHX4        1  4.4    68   191    4381    (-,-) 
  I1_INST14/g75__6131/CO -       CI->CO R     ADDFHX4        1  4.4    68   191    4572    (-,-) 
  I1_INST15/g75__1881/CO -       CI->CO R     ADDFHX4        1  4.4    68   191    4763    (-,-) 
  I1_INST16/g75__5115/CO -       CI->CO R     ADDFHX4        1  4.4    68   191    4954    (-,-) 
  I1_INST17/g75__7482/CO -       CI->CO R     ADDFHX4        1  4.4    68   191    5145    (-,-) 
  I1_INST18/g75__4733/CO -       CI->CO R     ADDFHX4        1  4.4    68   191    5336    (-,-) 
  I1_INST19/g75__6161/CO -       CI->CO R     ADDFHX4        1  4.4    68   191    5527    (-,-) 
  I1_INST20/g75__9315/CO -       CI->CO R     ADDFHX4        1  4.4    68   191    5718    (-,-) 
  I1_INST21/g75__9945/CO -       CI->CO R     ADDFHX4        1  4.4    68   191    5909    (-,-) 
  I1_INST22/g75__2883/CO -       CI->CO R     ADDFHX4        1  4.4    68   191    6100    (-,-) 
  I1_INST23/g75__2346/CO -       CI->CO R     ADDFHX4        1  4.4    68   191    6291    (-,-) 
  I1_INST24/g75__1666/CO -       CI->CO R     ADDFHX4        1  4.4    68   191    6482    (-,-) 
  I1_INST25/g75__7410/S  -       CI->S  F     ADDFHX4        1  2.7    70   318    6801    (-,-) 
  g5335__7482/Y          -       A1N->Y F     OAI2BB1X4      2  4.4    77   117    6917    (-,-) 
  Result[25]             -       -      F     (port)         -    -     -     0    6917    (-,-) 
#------------------------------------------------------------------------------------------------



Path 10: MET (1773 ps) Late External Delay Assertion at pin Result[24]
           View: view_wcl_slow
          Group: VIR_CLK
     Startpoint: (R) B[0]
          Clock: (R) VIR_CLK
       Endpoint: (F) Result[24]
          Clock: (R) VIR_CLK

                     Capture       Launch     
        Clock Edge:+   10000            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   10000            0     
                                              
      Output Delay:-    1500                  
     Required Time:=    8500                  
      Launch Clock:-       0                  
       Input Delay:-    1500                  
         Data Path:-    5227                  
             Slack:=    1773                  

Exceptions/Constraints:
  input_delay              1500            simple_alu_slow.sdc_line_3_63_1 
  output_delay             1500            simple_alu_slow.sdc_line_4_71_1 

#------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  B[0]                   -       -      R     (arrival)      3 16.7     0     0    1500    (-,-) 
  g2__6260/Y             -       A->Y   R     XOR2X4         1  4.4    72   206    1706    (-,-) 
  I1_INST0/g83__2398/CO  -       CI->CO R     ADDFHX4        1  4.4    68   192    1898    (-,-) 
  I1_INST1/g75__5107/CO  -       CI->CO R     ADDFHX4        1  4.4    68   191    2089    (-,-) 
  I1_INST2/g75__6260/CO  -       CI->CO R     ADDFHX4        1  4.4    68   191    2280    (-,-) 
  I1_INST3/g75__4319/CO  -       CI->CO R     ADDFHX4        1  4.4    68   191    2471    (-,-) 
  I1_INST4/g75__8428/CO  -       CI->CO R     ADDFHX4        1  4.4    68   191    2662    (-,-) 
  I1_INST5/g75__5526/CO  -       CI->CO R     ADDFHX4        1  4.4    68   191    2853    (-,-) 
  I1_INST6/g75__6783/CO  -       CI->CO R     ADDFHX4        1  4.4    68   191    3044    (-,-) 
  I1_INST7/g75__3680/CO  -       CI->CO R     ADDFHX4        1  4.4    68   191    3235    (-,-) 
  I1_INST8/g75__1617/CO  -       CI->CO R     ADDFHX4        1  4.4    68   191    3426    (-,-) 
  I1_INST9/g75__2802/CO  -       CI->CO R     ADDFHX4        1  4.4    68   191    3617    (-,-) 
  I1_INST10/g75__1705/CO -       CI->CO R     ADDFHX4        1  4.4    68   191    3808    (-,-) 
  I1_INST11/g75__5122/CO -       CI->CO R     ADDFHX4        1  4.4    68   191    3999    (-,-) 
  I1_INST12/g75__8246/CO -       CI->CO R     ADDFHX4        1  4.4    68   191    4190    (-,-) 
  I1_INST13/g75__7098/CO -       CI->CO R     ADDFHX4        1  4.4    68   191    4381    (-,-) 
  I1_INST14/g75__6131/CO -       CI->CO R     ADDFHX4        1  4.4    68   191    4572    (-,-) 
  I1_INST15/g75__1881/CO -       CI->CO R     ADDFHX4        1  4.4    68   191    4763    (-,-) 
  I1_INST16/g75__5115/CO -       CI->CO R     ADDFHX4        1  4.4    68   191    4954    (-,-) 
  I1_INST17/g75__7482/CO -       CI->CO R     ADDFHX4        1  4.4    68   191    5145    (-,-) 
  I1_INST18/g75__4733/CO -       CI->CO R     ADDFHX4        1  4.4    68   191    5336    (-,-) 
  I1_INST19/g75__6161/CO -       CI->CO R     ADDFHX4        1  4.4    68   191    5527    (-,-) 
  I1_INST20/g75__9315/CO -       CI->CO R     ADDFHX4        1  4.4    68   191    5718    (-,-) 
  I1_INST21/g75__9945/CO -       CI->CO R     ADDFHX4        1  4.4    68   191    5909    (-,-) 
  I1_INST22/g75__2883/CO -       CI->CO R     ADDFHX4        1  4.4    68   191    6100    (-,-) 
  I1_INST23/g75__2346/CO -       CI->CO R     ADDFHX4        1  4.4    68   191    6291    (-,-) 
  I1_INST24/g75__1666/S  -       CI->S  F     ADDFHX4        1  2.7    70   318    6610    (-,-) 
  g5331__7098/Y          -       A1N->Y F     OAI2BB1X4      2  4.6    78   118    6727    (-,-) 
  Result[24]             -       -      F     (port)         -    -     -     0    6727    (-,-) 
#------------------------------------------------------------------------------------------------



Path 11: MET (1963 ps) Late External Delay Assertion at pin Result[23]
           View: view_wcl_slow
          Group: VIR_CLK
     Startpoint: (R) B[0]
          Clock: (R) VIR_CLK
       Endpoint: (F) Result[23]
          Clock: (R) VIR_CLK

                     Capture       Launch     
        Clock Edge:+   10000            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   10000            0     
                                              
      Output Delay:-    1500                  
     Required Time:=    8500                  
      Launch Clock:-       0                  
       Input Delay:-    1500                  
         Data Path:-    5037                  
             Slack:=    1963                  

Exceptions/Constraints:
  input_delay              1500            simple_alu_slow.sdc_line_3_63_1 
  output_delay             1500            simple_alu_slow.sdc_line_4_72_1 

#------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  B[0]                   -       -      R     (arrival)      3 16.7     0     0    1500    (-,-) 
  g2__6260/Y             -       A->Y   R     XOR2X4         1  4.4    72   206    1706    (-,-) 
  I1_INST0/g83__2398/CO  -       CI->CO R     ADDFHX4        1  4.4    68   192    1898    (-,-) 
  I1_INST1/g75__5107/CO  -       CI->CO R     ADDFHX4        1  4.4    68   191    2089    (-,-) 
  I1_INST2/g75__6260/CO  -       CI->CO R     ADDFHX4        1  4.4    68   191    2280    (-,-) 
  I1_INST3/g75__4319/CO  -       CI->CO R     ADDFHX4        1  4.4    68   191    2471    (-,-) 
  I1_INST4/g75__8428/CO  -       CI->CO R     ADDFHX4        1  4.4    68   191    2662    (-,-) 
  I1_INST5/g75__5526/CO  -       CI->CO R     ADDFHX4        1  4.4    68   191    2853    (-,-) 
  I1_INST6/g75__6783/CO  -       CI->CO R     ADDFHX4        1  4.4    68   191    3044    (-,-) 
  I1_INST7/g75__3680/CO  -       CI->CO R     ADDFHX4        1  4.4    68   191    3235    (-,-) 
  I1_INST8/g75__1617/CO  -       CI->CO R     ADDFHX4        1  4.4    68   191    3426    (-,-) 
  I1_INST9/g75__2802/CO  -       CI->CO R     ADDFHX4        1  4.4    68   191    3617    (-,-) 
  I1_INST10/g75__1705/CO -       CI->CO R     ADDFHX4        1  4.4    68   191    3808    (-,-) 
  I1_INST11/g75__5122/CO -       CI->CO R     ADDFHX4        1  4.4    68   191    3999    (-,-) 
  I1_INST12/g75__8246/CO -       CI->CO R     ADDFHX4        1  4.4    68   191    4190    (-,-) 
  I1_INST13/g75__7098/CO -       CI->CO R     ADDFHX4        1  4.4    68   191    4381    (-,-) 
  I1_INST14/g75__6131/CO -       CI->CO R     ADDFHX4        1  4.4    68   191    4572    (-,-) 
  I1_INST15/g75__1881/CO -       CI->CO R     ADDFHX4        1  4.4    68   191    4763    (-,-) 
  I1_INST16/g75__5115/CO -       CI->CO R     ADDFHX4        1  4.4    68   191    4954    (-,-) 
  I1_INST17/g75__7482/CO -       CI->CO R     ADDFHX4        1  4.4    68   191    5145    (-,-) 
  I1_INST18/g75__4733/CO -       CI->CO R     ADDFHX4        1  4.4    68   191    5336    (-,-) 
  I1_INST19/g75__6161/CO -       CI->CO R     ADDFHX4        1  4.4    68   191    5527    (-,-) 
  I1_INST20/g75__9315/CO -       CI->CO R     ADDFHX4        1  4.4    68   191    5718    (-,-) 
  I1_INST21/g75__9945/CO -       CI->CO R     ADDFHX4        1  4.4    68   191    5909    (-,-) 
  I1_INST22/g75__2883/CO -       CI->CO R     ADDFHX4        1  4.4    68   191    6100    (-,-) 
  I1_INST23/g75__2346/S  -       CI->S  F     ADDFHX4        1  2.7    70   318    6419    (-,-) 
  g5337__6161/Y          -       A1N->Y F     OAI2BB1X4      2  4.7    79   118    6536    (-,-) 
  Result[23]             -       -      F     (port)         -    -     -     0    6537    (-,-) 
#------------------------------------------------------------------------------------------------



Path 12: MET (2156 ps) Late External Delay Assertion at pin Result[22]
           View: view_wcl_slow
          Group: VIR_CLK
     Startpoint: (R) B[0]
          Clock: (R) VIR_CLK
       Endpoint: (F) Result[22]
          Clock: (R) VIR_CLK

                     Capture       Launch     
        Clock Edge:+   10000            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   10000            0     
                                              
      Output Delay:-    1500                  
     Required Time:=    8500                  
      Launch Clock:-       0                  
       Input Delay:-    1500                  
         Data Path:-    4844                  
             Slack:=    2156                  

Exceptions/Constraints:
  input_delay              1500            simple_alu_slow.sdc_line_3_63_1 
  output_delay             1500            simple_alu_slow.sdc_line_4_73_1 

#------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  B[0]                   -       -      R     (arrival)      3 16.7     0     0    1500    (-,-) 
  g2__6260/Y             -       A->Y   R     XOR2X4         1  4.4    72   206    1706    (-,-) 
  I1_INST0/g83__2398/CO  -       CI->CO R     ADDFHX4        1  4.4    68   192    1898    (-,-) 
  I1_INST1/g75__5107/CO  -       CI->CO R     ADDFHX4        1  4.4    68   191    2089    (-,-) 
  I1_INST2/g75__6260/CO  -       CI->CO R     ADDFHX4        1  4.4    68   191    2280    (-,-) 
  I1_INST3/g75__4319/CO  -       CI->CO R     ADDFHX4        1  4.4    68   191    2471    (-,-) 
  I1_INST4/g75__8428/CO  -       CI->CO R     ADDFHX4        1  4.4    68   191    2662    (-,-) 
  I1_INST5/g75__5526/CO  -       CI->CO R     ADDFHX4        1  4.4    68   191    2853    (-,-) 
  I1_INST6/g75__6783/CO  -       CI->CO R     ADDFHX4        1  4.4    68   191    3044    (-,-) 
  I1_INST7/g75__3680/CO  -       CI->CO R     ADDFHX4        1  4.4    68   191    3235    (-,-) 
  I1_INST8/g75__1617/CO  -       CI->CO R     ADDFHX4        1  4.4    68   191    3426    (-,-) 
  I1_INST9/g75__2802/CO  -       CI->CO R     ADDFHX4        1  4.4    68   191    3617    (-,-) 
  I1_INST10/g75__1705/CO -       CI->CO R     ADDFHX4        1  4.4    68   191    3808    (-,-) 
  I1_INST11/g75__5122/CO -       CI->CO R     ADDFHX4        1  4.4    68   191    3999    (-,-) 
  I1_INST12/g75__8246/CO -       CI->CO R     ADDFHX4        1  4.4    68   191    4190    (-,-) 
  I1_INST13/g75__7098/CO -       CI->CO R     ADDFHX4        1  4.4    68   191    4381    (-,-) 
  I1_INST14/g75__6131/CO -       CI->CO R     ADDFHX4        1  4.4    68   191    4572    (-,-) 
  I1_INST15/g75__1881/CO -       CI->CO R     ADDFHX4        1  4.4    68   191    4763    (-,-) 
  I1_INST16/g75__5115/CO -       CI->CO R     ADDFHX4        1  4.4    68   191    4954    (-,-) 
  I1_INST17/g75__7482/CO -       CI->CO R     ADDFHX4        1  4.4    68   191    5145    (-,-) 
  I1_INST18/g75__4733/CO -       CI->CO R     ADDFHX4        1  4.4    68   191    5336    (-,-) 
  I1_INST19/g75__6161/CO -       CI->CO R     ADDFHX4        1  4.4    68   191    5527    (-,-) 
  I1_INST20/g75__9315/CO -       CI->CO R     ADDFHX4        1  4.4    68   191    5718    (-,-) 
  I1_INST21/g75__9945/CO -       CI->CO R     ADDFHX4        1  4.4    68   191    5909    (-,-) 
  I1_INST22/g75__2883/S  -       CI->S  F     ADDFHX4        1  2.7    70   318    6228    (-,-) 
  g5340__2883/Y          -       A1N->Y F     OAI2BB1X4      2  4.4    77   117    6344    (-,-) 
  Result[22]             -       -      F     (port)         -    -     -     0    6344    (-,-) 
#------------------------------------------------------------------------------------------------



Path 13: MET (2346 ps) Late External Delay Assertion at pin Result[21]
           View: view_wcl_slow
          Group: VIR_CLK
     Startpoint: (R) B[0]
          Clock: (R) VIR_CLK
       Endpoint: (F) Result[21]
          Clock: (R) VIR_CLK

                     Capture       Launch     
        Clock Edge:+   10000            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   10000            0     
                                              
      Output Delay:-    1500                  
     Required Time:=    8500                  
      Launch Clock:-       0                  
       Input Delay:-    1500                  
         Data Path:-    4654                  
             Slack:=    2346                  

Exceptions/Constraints:
  input_delay              1500            simple_alu_slow.sdc_line_3_63_1 
  output_delay             1500            simple_alu_slow.sdc_line_4_74_1 

#------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  B[0]                   -       -      R     (arrival)      3 16.7     0     0    1500    (-,-) 
  g2__6260/Y             -       A->Y   R     XOR2X4         1  4.4    72   206    1706    (-,-) 
  I1_INST0/g83__2398/CO  -       CI->CO R     ADDFHX4        1  4.4    68   192    1898    (-,-) 
  I1_INST1/g75__5107/CO  -       CI->CO R     ADDFHX4        1  4.4    68   191    2089    (-,-) 
  I1_INST2/g75__6260/CO  -       CI->CO R     ADDFHX4        1  4.4    68   191    2280    (-,-) 
  I1_INST3/g75__4319/CO  -       CI->CO R     ADDFHX4        1  4.4    68   191    2471    (-,-) 
  I1_INST4/g75__8428/CO  -       CI->CO R     ADDFHX4        1  4.4    68   191    2662    (-,-) 
  I1_INST5/g75__5526/CO  -       CI->CO R     ADDFHX4        1  4.4    68   191    2853    (-,-) 
  I1_INST6/g75__6783/CO  -       CI->CO R     ADDFHX4        1  4.4    68   191    3044    (-,-) 
  I1_INST7/g75__3680/CO  -       CI->CO R     ADDFHX4        1  4.4    68   191    3235    (-,-) 
  I1_INST8/g75__1617/CO  -       CI->CO R     ADDFHX4        1  4.4    68   191    3426    (-,-) 
  I1_INST9/g75__2802/CO  -       CI->CO R     ADDFHX4        1  4.4    68   191    3617    (-,-) 
  I1_INST10/g75__1705/CO -       CI->CO R     ADDFHX4        1  4.4    68   191    3808    (-,-) 
  I1_INST11/g75__5122/CO -       CI->CO R     ADDFHX4        1  4.4    68   191    3999    (-,-) 
  I1_INST12/g75__8246/CO -       CI->CO R     ADDFHX4        1  4.4    68   191    4190    (-,-) 
  I1_INST13/g75__7098/CO -       CI->CO R     ADDFHX4        1  4.4    68   191    4381    (-,-) 
  I1_INST14/g75__6131/CO -       CI->CO R     ADDFHX4        1  4.4    68   191    4572    (-,-) 
  I1_INST15/g75__1881/CO -       CI->CO R     ADDFHX4        1  4.4    68   191    4763    (-,-) 
  I1_INST16/g75__5115/CO -       CI->CO R     ADDFHX4        1  4.4    68   191    4954    (-,-) 
  I1_INST17/g75__7482/CO -       CI->CO R     ADDFHX4        1  4.4    68   191    5145    (-,-) 
  I1_INST18/g75__4733/CO -       CI->CO R     ADDFHX4        1  4.4    68   191    5336    (-,-) 
  I1_INST19/g75__6161/CO -       CI->CO R     ADDFHX4        1  4.4    68   191    5527    (-,-) 
  I1_INST20/g75__9315/CO -       CI->CO R     ADDFHX4        1  4.4    68   191    5718    (-,-) 
  I1_INST21/g75__9945/S  -       CI->S  F     ADDFHX4        1  2.7    70   318    6037    (-,-) 
  g5347__5107/Y          -       A1N->Y F     OAI2BB1X4      2  4.6    78   118    6154    (-,-) 
  Result[21]             -       -      F     (port)         -    -     -     0    6154    (-,-) 
#------------------------------------------------------------------------------------------------



Path 14: MET (2536 ps) Late External Delay Assertion at pin Result[20]
           View: view_wcl_slow
          Group: VIR_CLK
     Startpoint: (R) B[0]
          Clock: (R) VIR_CLK
       Endpoint: (F) Result[20]
          Clock: (R) VIR_CLK

                     Capture       Launch     
        Clock Edge:+   10000            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   10000            0     
                                              
      Output Delay:-    1500                  
     Required Time:=    8500                  
      Launch Clock:-       0                  
       Input Delay:-    1500                  
         Data Path:-    4464                  
             Slack:=    2536                  

Exceptions/Constraints:
  input_delay              1500            simple_alu_slow.sdc_line_3_63_1 
  output_delay             1500            simple_alu_slow.sdc_line_4_75_1 

#------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  B[0]                   -       -      R     (arrival)      3 16.7     0     0    1500    (-,-) 
  g2__6260/Y             -       A->Y   R     XOR2X4         1  4.4    72   206    1706    (-,-) 
  I1_INST0/g83__2398/CO  -       CI->CO R     ADDFHX4        1  4.4    68   192    1898    (-,-) 
  I1_INST1/g75__5107/CO  -       CI->CO R     ADDFHX4        1  4.4    68   191    2089    (-,-) 
  I1_INST2/g75__6260/CO  -       CI->CO R     ADDFHX4        1  4.4    68   191    2280    (-,-) 
  I1_INST3/g75__4319/CO  -       CI->CO R     ADDFHX4        1  4.4    68   191    2471    (-,-) 
  I1_INST4/g75__8428/CO  -       CI->CO R     ADDFHX4        1  4.4    68   191    2662    (-,-) 
  I1_INST5/g75__5526/CO  -       CI->CO R     ADDFHX4        1  4.4    68   191    2853    (-,-) 
  I1_INST6/g75__6783/CO  -       CI->CO R     ADDFHX4        1  4.4    68   191    3044    (-,-) 
  I1_INST7/g75__3680/CO  -       CI->CO R     ADDFHX4        1  4.4    68   191    3235    (-,-) 
  I1_INST8/g75__1617/CO  -       CI->CO R     ADDFHX4        1  4.4    68   191    3426    (-,-) 
  I1_INST9/g75__2802/CO  -       CI->CO R     ADDFHX4        1  4.4    68   191    3617    (-,-) 
  I1_INST10/g75__1705/CO -       CI->CO R     ADDFHX4        1  4.4    68   191    3808    (-,-) 
  I1_INST11/g75__5122/CO -       CI->CO R     ADDFHX4        1  4.4    68   191    3999    (-,-) 
  I1_INST12/g75__8246/CO -       CI->CO R     ADDFHX4        1  4.4    68   191    4190    (-,-) 
  I1_INST13/g75__7098/CO -       CI->CO R     ADDFHX4        1  4.4    68   191    4381    (-,-) 
  I1_INST14/g75__6131/CO -       CI->CO R     ADDFHX4        1  4.4    68   191    4572    (-,-) 
  I1_INST15/g75__1881/CO -       CI->CO R     ADDFHX4        1  4.4    68   191    4763    (-,-) 
  I1_INST16/g75__5115/CO -       CI->CO R     ADDFHX4        1  4.4    68   191    4954    (-,-) 
  I1_INST17/g75__7482/CO -       CI->CO R     ADDFHX4        1  4.4    68   191    5145    (-,-) 
  I1_INST18/g75__4733/CO -       CI->CO R     ADDFHX4        1  4.4    68   191    5336    (-,-) 
  I1_INST19/g75__6161/CO -       CI->CO R     ADDFHX4        1  4.4    68   191    5527    (-,-) 
  I1_INST20/g75__9315/S  -       CI->S  F     ADDFHX4        1  2.7    70   318    5846    (-,-) 
  g5349__4319/Y          -       A1N->Y F     OAI2BB1X4      2  4.7    79   118    5964    (-,-) 
  Result[20]             -       -      F     (port)         -    -     -     0    5964    (-,-) 
#------------------------------------------------------------------------------------------------



Path 15: MET (2729 ps) Late External Delay Assertion at pin Result[19]
           View: view_wcl_slow
          Group: VIR_CLK
     Startpoint: (R) B[0]
          Clock: (R) VIR_CLK
       Endpoint: (F) Result[19]
          Clock: (R) VIR_CLK

                     Capture       Launch     
        Clock Edge:+   10000            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   10000            0     
                                              
      Output Delay:-    1500                  
     Required Time:=    8500                  
      Launch Clock:-       0                  
       Input Delay:-    1500                  
         Data Path:-    4271                  
             Slack:=    2729                  

Exceptions/Constraints:
  input_delay              1500            simple_alu_slow.sdc_line_3_63_1 
  output_delay             1500            simple_alu_slow.sdc_line_4_76_1 

#------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  B[0]                   -       -      R     (arrival)      3 16.7     0     0    1500    (-,-) 
  g2__6260/Y             -       A->Y   R     XOR2X4         1  4.4    72   206    1706    (-,-) 
  I1_INST0/g83__2398/CO  -       CI->CO R     ADDFHX4        1  4.4    68   192    1898    (-,-) 
  I1_INST1/g75__5107/CO  -       CI->CO R     ADDFHX4        1  4.4    68   191    2089    (-,-) 
  I1_INST2/g75__6260/CO  -       CI->CO R     ADDFHX4        1  4.4    68   191    2280    (-,-) 
  I1_INST3/g75__4319/CO  -       CI->CO R     ADDFHX4        1  4.4    68   191    2471    (-,-) 
  I1_INST4/g75__8428/CO  -       CI->CO R     ADDFHX4        1  4.4    68   191    2662    (-,-) 
  I1_INST5/g75__5526/CO  -       CI->CO R     ADDFHX4        1  4.4    68   191    2853    (-,-) 
  I1_INST6/g75__6783/CO  -       CI->CO R     ADDFHX4        1  4.4    68   191    3044    (-,-) 
  I1_INST7/g75__3680/CO  -       CI->CO R     ADDFHX4        1  4.4    68   191    3235    (-,-) 
  I1_INST8/g75__1617/CO  -       CI->CO R     ADDFHX4        1  4.4    68   191    3426    (-,-) 
  I1_INST9/g75__2802/CO  -       CI->CO R     ADDFHX4        1  4.4    68   191    3617    (-,-) 
  I1_INST10/g75__1705/CO -       CI->CO R     ADDFHX4        1  4.4    68   191    3808    (-,-) 
  I1_INST11/g75__5122/CO -       CI->CO R     ADDFHX4        1  4.4    68   191    3999    (-,-) 
  I1_INST12/g75__8246/CO -       CI->CO R     ADDFHX4        1  4.4    68   191    4190    (-,-) 
  I1_INST13/g75__7098/CO -       CI->CO R     ADDFHX4        1  4.4    68   191    4381    (-,-) 
  I1_INST14/g75__6131/CO -       CI->CO R     ADDFHX4        1  4.4    68   191    4572    (-,-) 
  I1_INST15/g75__1881/CO -       CI->CO R     ADDFHX4        1  4.4    68   191    4763    (-,-) 
  I1_INST16/g75__5115/CO -       CI->CO R     ADDFHX4        1  4.4    68   191    4954    (-,-) 
  I1_INST17/g75__7482/CO -       CI->CO R     ADDFHX4        1  4.4    68   191    5145    (-,-) 
  I1_INST18/g75__4733/CO -       CI->CO R     ADDFHX4        1  4.4    68   191    5336    (-,-) 
  I1_INST19/g75__6161/S  -       CI->S  F     ADDFHX4        1  2.7    70   318    5655    (-,-) 
  g5352__6783/Y          -       A1N->Y F     OAI2BB1X4      2  4.4    77   117    5771    (-,-) 
  Result[19]             -       -      F     (port)         -    -     -     0    5771    (-,-) 
#------------------------------------------------------------------------------------------------



Path 16: MET (2919 ps) Late External Delay Assertion at pin Result[18]
           View: view_wcl_slow
          Group: VIR_CLK
     Startpoint: (R) B[0]
          Clock: (R) VIR_CLK
       Endpoint: (F) Result[18]
          Clock: (R) VIR_CLK

                     Capture       Launch     
        Clock Edge:+   10000            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   10000            0     
                                              
      Output Delay:-    1500                  
     Required Time:=    8500                  
      Launch Clock:-       0                  
       Input Delay:-    1500                  
         Data Path:-    4081                  
             Slack:=    2919                  

Exceptions/Constraints:
  input_delay              1500            simple_alu_slow.sdc_line_3_63_1 
  output_delay             1500            simple_alu_slow.sdc_line_4_77_1 

#------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  B[0]                   -       -      R     (arrival)      3 16.7     0     0    1500    (-,-) 
  g2__6260/Y             -       A->Y   R     XOR2X4         1  4.4    72   206    1706    (-,-) 
  I1_INST0/g83__2398/CO  -       CI->CO R     ADDFHX4        1  4.4    68   192    1898    (-,-) 
  I1_INST1/g75__5107/CO  -       CI->CO R     ADDFHX4        1  4.4    68   191    2089    (-,-) 
  I1_INST2/g75__6260/CO  -       CI->CO R     ADDFHX4        1  4.4    68   191    2280    (-,-) 
  I1_INST3/g75__4319/CO  -       CI->CO R     ADDFHX4        1  4.4    68   191    2471    (-,-) 
  I1_INST4/g75__8428/CO  -       CI->CO R     ADDFHX4        1  4.4    68   191    2662    (-,-) 
  I1_INST5/g75__5526/CO  -       CI->CO R     ADDFHX4        1  4.4    68   191    2853    (-,-) 
  I1_INST6/g75__6783/CO  -       CI->CO R     ADDFHX4        1  4.4    68   191    3044    (-,-) 
  I1_INST7/g75__3680/CO  -       CI->CO R     ADDFHX4        1  4.4    68   191    3235    (-,-) 
  I1_INST8/g75__1617/CO  -       CI->CO R     ADDFHX4        1  4.4    68   191    3426    (-,-) 
  I1_INST9/g75__2802/CO  -       CI->CO R     ADDFHX4        1  4.4    68   191    3617    (-,-) 
  I1_INST10/g75__1705/CO -       CI->CO R     ADDFHX4        1  4.4    68   191    3808    (-,-) 
  I1_INST11/g75__5122/CO -       CI->CO R     ADDFHX4        1  4.4    68   191    3999    (-,-) 
  I1_INST12/g75__8246/CO -       CI->CO R     ADDFHX4        1  4.4    68   191    4190    (-,-) 
  I1_INST13/g75__7098/CO -       CI->CO R     ADDFHX4        1  4.4    68   191    4381    (-,-) 
  I1_INST14/g75__6131/CO -       CI->CO R     ADDFHX4        1  4.4    68   191    4572    (-,-) 
  I1_INST15/g75__1881/CO -       CI->CO R     ADDFHX4        1  4.4    68   191    4763    (-,-) 
  I1_INST16/g75__5115/CO -       CI->CO R     ADDFHX4        1  4.4    68   191    4954    (-,-) 
  I1_INST17/g75__7482/CO -       CI->CO R     ADDFHX4        1  4.4    68   191    5145    (-,-) 
  I1_INST18/g75__4733/S  -       CI->S  F     ADDFHX4        1  2.7    70   318    5464    (-,-) 
  g5326__1617/Y          -       A1N->Y F     OAI2BB1X4      2  4.6    78   118    5581    (-,-) 
  Result[18]             -       -      F     (port)         -    -     -     0    5581    (-,-) 
#------------------------------------------------------------------------------------------------



Path 17: MET (3109 ps) Late External Delay Assertion at pin Result[17]
           View: view_wcl_slow
          Group: VIR_CLK
     Startpoint: (R) B[0]
          Clock: (R) VIR_CLK
       Endpoint: (F) Result[17]
          Clock: (R) VIR_CLK

                     Capture       Launch     
        Clock Edge:+   10000            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   10000            0     
                                              
      Output Delay:-    1500                  
     Required Time:=    8500                  
      Launch Clock:-       0                  
       Input Delay:-    1500                  
         Data Path:-    3891                  
             Slack:=    3109                  

Exceptions/Constraints:
  input_delay              1500            simple_alu_slow.sdc_line_3_63_1 
  output_delay             1500            simple_alu_slow.sdc_line_4_78_1 

#------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  B[0]                   -       -      R     (arrival)      3 16.7     0     0    1500    (-,-) 
  g2__6260/Y             -       A->Y   R     XOR2X4         1  4.4    72   206    1706    (-,-) 
  I1_INST0/g83__2398/CO  -       CI->CO R     ADDFHX4        1  4.4    68   192    1898    (-,-) 
  I1_INST1/g75__5107/CO  -       CI->CO R     ADDFHX4        1  4.4    68   191    2089    (-,-) 
  I1_INST2/g75__6260/CO  -       CI->CO R     ADDFHX4        1  4.4    68   191    2280    (-,-) 
  I1_INST3/g75__4319/CO  -       CI->CO R     ADDFHX4        1  4.4    68   191    2471    (-,-) 
  I1_INST4/g75__8428/CO  -       CI->CO R     ADDFHX4        1  4.4    68   191    2662    (-,-) 
  I1_INST5/g75__5526/CO  -       CI->CO R     ADDFHX4        1  4.4    68   191    2853    (-,-) 
  I1_INST6/g75__6783/CO  -       CI->CO R     ADDFHX4        1  4.4    68   191    3044    (-,-) 
  I1_INST7/g75__3680/CO  -       CI->CO R     ADDFHX4        1  4.4    68   191    3235    (-,-) 
  I1_INST8/g75__1617/CO  -       CI->CO R     ADDFHX4        1  4.4    68   191    3426    (-,-) 
  I1_INST9/g75__2802/CO  -       CI->CO R     ADDFHX4        1  4.4    68   191    3617    (-,-) 
  I1_INST10/g75__1705/CO -       CI->CO R     ADDFHX4        1  4.4    68   191    3808    (-,-) 
  I1_INST11/g75__5122/CO -       CI->CO R     ADDFHX4        1  4.4    68   191    3999    (-,-) 
  I1_INST12/g75__8246/CO -       CI->CO R     ADDFHX4        1  4.4    68   191    4190    (-,-) 
  I1_INST13/g75__7098/CO -       CI->CO R     ADDFHX4        1  4.4    68   191    4381    (-,-) 
  I1_INST14/g75__6131/CO -       CI->CO R     ADDFHX4        1  4.4    68   191    4572    (-,-) 
  I1_INST15/g75__1881/CO -       CI->CO R     ADDFHX4        1  4.4    68   191    4763    (-,-) 
  I1_INST16/g75__5115/CO -       CI->CO R     ADDFHX4        1  4.4    68   191    4954    (-,-) 
  I1_INST17/g75__7482/S  -       CI->S  F     ADDFHX4        1  2.7    70   318    5273    (-,-) 
  g5332__6131/Y          -       A1N->Y F     OAI2BB1X4      2  4.7    79   118    5390    (-,-) 
  Result[17]             -       -      F     (port)         -    -     -     0    5391    (-,-) 
#------------------------------------------------------------------------------------------------



Path 18: MET (3302 ps) Late External Delay Assertion at pin Result[16]
           View: view_wcl_slow
          Group: VIR_CLK
     Startpoint: (R) B[0]
          Clock: (R) VIR_CLK
       Endpoint: (F) Result[16]
          Clock: (R) VIR_CLK

                     Capture       Launch     
        Clock Edge:+   10000            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   10000            0     
                                              
      Output Delay:-    1500                  
     Required Time:=    8500                  
      Launch Clock:-       0                  
       Input Delay:-    1500                  
         Data Path:-    3698                  
             Slack:=    3302                  

Exceptions/Constraints:
  input_delay              1500            simple_alu_slow.sdc_line_3_63_1 
  output_delay             1500            simple_alu_slow.sdc_line_4_79_1 

#------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  B[0]                   -       -      R     (arrival)      3 16.7     0     0    1500    (-,-) 
  g2__6260/Y             -       A->Y   R     XOR2X4         1  4.4    72   206    1706    (-,-) 
  I1_INST0/g83__2398/CO  -       CI->CO R     ADDFHX4        1  4.4    68   192    1898    (-,-) 
  I1_INST1/g75__5107/CO  -       CI->CO R     ADDFHX4        1  4.4    68   191    2089    (-,-) 
  I1_INST2/g75__6260/CO  -       CI->CO R     ADDFHX4        1  4.4    68   191    2280    (-,-) 
  I1_INST3/g75__4319/CO  -       CI->CO R     ADDFHX4        1  4.4    68   191    2471    (-,-) 
  I1_INST4/g75__8428/CO  -       CI->CO R     ADDFHX4        1  4.4    68   191    2662    (-,-) 
  I1_INST5/g75__5526/CO  -       CI->CO R     ADDFHX4        1  4.4    68   191    2853    (-,-) 
  I1_INST6/g75__6783/CO  -       CI->CO R     ADDFHX4        1  4.4    68   191    3044    (-,-) 
  I1_INST7/g75__3680/CO  -       CI->CO R     ADDFHX4        1  4.4    68   191    3235    (-,-) 
  I1_INST8/g75__1617/CO  -       CI->CO R     ADDFHX4        1  4.4    68   191    3426    (-,-) 
  I1_INST9/g75__2802/CO  -       CI->CO R     ADDFHX4        1  4.4    68   191    3617    (-,-) 
  I1_INST10/g75__1705/CO -       CI->CO R     ADDFHX4        1  4.4    68   191    3808    (-,-) 
  I1_INST11/g75__5122/CO -       CI->CO R     ADDFHX4        1  4.4    68   191    3999    (-,-) 
  I1_INST12/g75__8246/CO -       CI->CO R     ADDFHX4        1  4.4    68   191    4190    (-,-) 
  I1_INST13/g75__7098/CO -       CI->CO R     ADDFHX4        1  4.4    68   191    4381    (-,-) 
  I1_INST14/g75__6131/CO -       CI->CO R     ADDFHX4        1  4.4    68   191    4572    (-,-) 
  I1_INST15/g75__1881/CO -       CI->CO R     ADDFHX4        1  4.4    68   191    4763    (-,-) 
  I1_INST16/g75__5115/S  -       CI->S  F     ADDFHX4        1  2.7    70   318    5082    (-,-) 
  g5334__5115/Y          -       A1N->Y F     OAI2BB1X4      2  4.4    77   117    5198    (-,-) 
  Result[16]             -       -      F     (port)         -    -     -     0    5198    (-,-) 
#------------------------------------------------------------------------------------------------



Path 19: MET (3492 ps) Late External Delay Assertion at pin Result[15]
           View: view_wcl_slow
          Group: VIR_CLK
     Startpoint: (R) B[0]
          Clock: (R) VIR_CLK
       Endpoint: (F) Result[15]
          Clock: (R) VIR_CLK

                     Capture       Launch     
        Clock Edge:+   10000            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   10000            0     
                                              
      Output Delay:-    1500                  
     Required Time:=    8500                  
      Launch Clock:-       0                  
       Input Delay:-    1500                  
         Data Path:-    3508                  
             Slack:=    3492                  

Exceptions/Constraints:
  input_delay              1500            simple_alu_slow.sdc_line_3_63_1 
  output_delay             1500            simple_alu_slow.sdc_line_4_80_1 

#------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  B[0]                   -       -      R     (arrival)      3 16.7     0     0    1500    (-,-) 
  g2__6260/Y             -       A->Y   R     XOR2X4         1  4.4    72   206    1706    (-,-) 
  I1_INST0/g83__2398/CO  -       CI->CO R     ADDFHX4        1  4.4    68   192    1898    (-,-) 
  I1_INST1/g75__5107/CO  -       CI->CO R     ADDFHX4        1  4.4    68   191    2089    (-,-) 
  I1_INST2/g75__6260/CO  -       CI->CO R     ADDFHX4        1  4.4    68   191    2280    (-,-) 
  I1_INST3/g75__4319/CO  -       CI->CO R     ADDFHX4        1  4.4    68   191    2471    (-,-) 
  I1_INST4/g75__8428/CO  -       CI->CO R     ADDFHX4        1  4.4    68   191    2662    (-,-) 
  I1_INST5/g75__5526/CO  -       CI->CO R     ADDFHX4        1  4.4    68   191    2853    (-,-) 
  I1_INST6/g75__6783/CO  -       CI->CO R     ADDFHX4        1  4.4    68   191    3044    (-,-) 
  I1_INST7/g75__3680/CO  -       CI->CO R     ADDFHX4        1  4.4    68   191    3235    (-,-) 
  I1_INST8/g75__1617/CO  -       CI->CO R     ADDFHX4        1  4.4    68   191    3426    (-,-) 
  I1_INST9/g75__2802/CO  -       CI->CO R     ADDFHX4        1  4.4    68   191    3617    (-,-) 
  I1_INST10/g75__1705/CO -       CI->CO R     ADDFHX4        1  4.4    68   191    3808    (-,-) 
  I1_INST11/g75__5122/CO -       CI->CO R     ADDFHX4        1  4.4    68   191    3999    (-,-) 
  I1_INST12/g75__8246/CO -       CI->CO R     ADDFHX4        1  4.4    68   191    4190    (-,-) 
  I1_INST13/g75__7098/CO -       CI->CO R     ADDFHX4        1  4.4    68   191    4381    (-,-) 
  I1_INST14/g75__6131/CO -       CI->CO R     ADDFHX4        1  4.4    68   191    4572    (-,-) 
  I1_INST15/g75__1881/S  -       CI->S  F     ADDFHX4        1  2.7    70   318    4891    (-,-) 
  g5323__5526/Y          -       A1N->Y F     OAI2BB1X4      2  4.6    78   118    5008    (-,-) 
  Result[15]             -       -      F     (port)         -    -     -     0    5008    (-,-) 
#------------------------------------------------------------------------------------------------



Path 20: MET (3682 ps) Late External Delay Assertion at pin Result[14]
           View: view_wcl_slow
          Group: VIR_CLK
     Startpoint: (R) B[0]
          Clock: (R) VIR_CLK
       Endpoint: (F) Result[14]
          Clock: (R) VIR_CLK

                     Capture       Launch     
        Clock Edge:+   10000            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   10000            0     
                                              
      Output Delay:-    1500                  
     Required Time:=    8500                  
      Launch Clock:-       0                  
       Input Delay:-    1500                  
         Data Path:-    3318                  
             Slack:=    3682                  

Exceptions/Constraints:
  input_delay              1500            simple_alu_slow.sdc_line_3_63_1 
  output_delay             1500            simple_alu_slow.sdc_line_4_81_1 

#------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  B[0]                   -       -      R     (arrival)      3 16.7     0     0    1500    (-,-) 
  g2__6260/Y             -       A->Y   R     XOR2X4         1  4.4    72   206    1706    (-,-) 
  I1_INST0/g83__2398/CO  -       CI->CO R     ADDFHX4        1  4.4    68   192    1898    (-,-) 
  I1_INST1/g75__5107/CO  -       CI->CO R     ADDFHX4        1  4.4    68   191    2089    (-,-) 
  I1_INST2/g75__6260/CO  -       CI->CO R     ADDFHX4        1  4.4    68   191    2280    (-,-) 
  I1_INST3/g75__4319/CO  -       CI->CO R     ADDFHX4        1  4.4    68   191    2471    (-,-) 
  I1_INST4/g75__8428/CO  -       CI->CO R     ADDFHX4        1  4.4    68   191    2662    (-,-) 
  I1_INST5/g75__5526/CO  -       CI->CO R     ADDFHX4        1  4.4    68   191    2853    (-,-) 
  I1_INST6/g75__6783/CO  -       CI->CO R     ADDFHX4        1  4.4    68   191    3044    (-,-) 
  I1_INST7/g75__3680/CO  -       CI->CO R     ADDFHX4        1  4.4    68   191    3235    (-,-) 
  I1_INST8/g75__1617/CO  -       CI->CO R     ADDFHX4        1  4.4    68   191    3426    (-,-) 
  I1_INST9/g75__2802/CO  -       CI->CO R     ADDFHX4        1  4.4    68   191    3617    (-,-) 
  I1_INST10/g75__1705/CO -       CI->CO R     ADDFHX4        1  4.4    68   191    3808    (-,-) 
  I1_INST11/g75__5122/CO -       CI->CO R     ADDFHX4        1  4.4    68   191    3999    (-,-) 
  I1_INST12/g75__8246/CO -       CI->CO R     ADDFHX4        1  4.4    68   191    4190    (-,-) 
  I1_INST13/g75__7098/CO -       CI->CO R     ADDFHX4        1  4.4    68   191    4381    (-,-) 
  I1_INST14/g75__6131/S  -       CI->S  F     ADDFHX4        1  2.7    70   318    4700    (-,-) 
  g5354__1617/Y          -       A1N->Y F     OAI2BB1X4      2  4.7    79   118    4818    (-,-) 
  Result[14]             -       -      F     (port)         -    -     -     0    4818    (-,-) 
#------------------------------------------------------------------------------------------------



Path 21: MET (3875 ps) Late External Delay Assertion at pin Result[13]
           View: view_wcl_slow
          Group: VIR_CLK
     Startpoint: (R) B[0]
          Clock: (R) VIR_CLK
       Endpoint: (F) Result[13]
          Clock: (R) VIR_CLK

                     Capture       Launch     
        Clock Edge:+   10000            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   10000            0     
                                              
      Output Delay:-    1500                  
     Required Time:=    8500                  
      Launch Clock:-       0                  
       Input Delay:-    1500                  
         Data Path:-    3125                  
             Slack:=    3875                  

Exceptions/Constraints:
  input_delay              1500            simple_alu_slow.sdc_line_3_63_1 
  output_delay             1500            simple_alu_slow.sdc_line_4_82_1 

#------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  B[0]                   -       -      R     (arrival)      3 16.7     0     0    1500    (-,-) 
  g2__6260/Y             -       A->Y   R     XOR2X4         1  4.4    72   206    1706    (-,-) 
  I1_INST0/g83__2398/CO  -       CI->CO R     ADDFHX4        1  4.4    68   192    1898    (-,-) 
  I1_INST1/g75__5107/CO  -       CI->CO R     ADDFHX4        1  4.4    68   191    2089    (-,-) 
  I1_INST2/g75__6260/CO  -       CI->CO R     ADDFHX4        1  4.4    68   191    2280    (-,-) 
  I1_INST3/g75__4319/CO  -       CI->CO R     ADDFHX4        1  4.4    68   191    2471    (-,-) 
  I1_INST4/g75__8428/CO  -       CI->CO R     ADDFHX4        1  4.4    68   191    2662    (-,-) 
  I1_INST5/g75__5526/CO  -       CI->CO R     ADDFHX4        1  4.4    68   191    2853    (-,-) 
  I1_INST6/g75__6783/CO  -       CI->CO R     ADDFHX4        1  4.4    68   191    3044    (-,-) 
  I1_INST7/g75__3680/CO  -       CI->CO R     ADDFHX4        1  4.4    68   191    3235    (-,-) 
  I1_INST8/g75__1617/CO  -       CI->CO R     ADDFHX4        1  4.4    68   191    3426    (-,-) 
  I1_INST9/g75__2802/CO  -       CI->CO R     ADDFHX4        1  4.4    68   191    3617    (-,-) 
  I1_INST10/g75__1705/CO -       CI->CO R     ADDFHX4        1  4.4    68   191    3808    (-,-) 
  I1_INST11/g75__5122/CO -       CI->CO R     ADDFHX4        1  4.4    68   191    3999    (-,-) 
  I1_INST12/g75__8246/CO -       CI->CO R     ADDFHX4        1  4.4    68   191    4190    (-,-) 
  I1_INST13/g75__7098/S  -       CI->S  F     ADDFHX4        1  2.7    70   318    4509    (-,-) 
  g5341__2346/Y          -       A1N->Y F     OAI2BB1X4      2  4.4    77   117    4625    (-,-) 
  Result[13]             -       -      F     (port)         -    -     -     0    4625    (-,-) 
#------------------------------------------------------------------------------------------------



Path 22: MET (4065 ps) Late External Delay Assertion at pin Result[12]
           View: view_wcl_slow
          Group: VIR_CLK
     Startpoint: (R) B[0]
          Clock: (R) VIR_CLK
       Endpoint: (F) Result[12]
          Clock: (R) VIR_CLK

                     Capture       Launch     
        Clock Edge:+   10000            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   10000            0     
                                              
      Output Delay:-    1500                  
     Required Time:=    8500                  
      Launch Clock:-       0                  
       Input Delay:-    1500                  
         Data Path:-    2935                  
             Slack:=    4065                  

Exceptions/Constraints:
  input_delay              1500            simple_alu_slow.sdc_line_3_63_1 
  output_delay             1500            simple_alu_slow.sdc_line_4_83_1 

#------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  B[0]                   -       -      R     (arrival)      3 16.7     0     0    1500    (-,-) 
  g2__6260/Y             -       A->Y   R     XOR2X4         1  4.4    72   206    1706    (-,-) 
  I1_INST0/g83__2398/CO  -       CI->CO R     ADDFHX4        1  4.4    68   192    1898    (-,-) 
  I1_INST1/g75__5107/CO  -       CI->CO R     ADDFHX4        1  4.4    68   191    2089    (-,-) 
  I1_INST2/g75__6260/CO  -       CI->CO R     ADDFHX4        1  4.4    68   191    2280    (-,-) 
  I1_INST3/g75__4319/CO  -       CI->CO R     ADDFHX4        1  4.4    68   191    2471    (-,-) 
  I1_INST4/g75__8428/CO  -       CI->CO R     ADDFHX4        1  4.4    68   191    2662    (-,-) 
  I1_INST5/g75__5526/CO  -       CI->CO R     ADDFHX4        1  4.4    68   191    2853    (-,-) 
  I1_INST6/g75__6783/CO  -       CI->CO R     ADDFHX4        1  4.4    68   191    3044    (-,-) 
  I1_INST7/g75__3680/CO  -       CI->CO R     ADDFHX4        1  4.4    68   191    3235    (-,-) 
  I1_INST8/g75__1617/CO  -       CI->CO R     ADDFHX4        1  4.4    68   191    3426    (-,-) 
  I1_INST9/g75__2802/CO  -       CI->CO R     ADDFHX4        1  4.4    68   191    3617    (-,-) 
  I1_INST10/g75__1705/CO -       CI->CO R     ADDFHX4        1  4.4    68   191    3808    (-,-) 
  I1_INST11/g75__5122/CO -       CI->CO R     ADDFHX4        1  4.4    68   191    3999    (-,-) 
  I1_INST12/g75__8246/S  -       CI->S  F     ADDFHX4        1  2.7    70   318    4318    (-,-) 
  g5344__6417/Y          -       A1N->Y F     OAI2BB1X4      2  4.6    78   118    4435    (-,-) 
  Result[12]             -       -      F     (port)         -    -     -     0    4435    (-,-) 
#------------------------------------------------------------------------------------------------



Path 23: MET (4255 ps) Late External Delay Assertion at pin Result[11]
           View: view_wcl_slow
          Group: VIR_CLK
     Startpoint: (R) B[0]
          Clock: (R) VIR_CLK
       Endpoint: (F) Result[11]
          Clock: (R) VIR_CLK

                     Capture       Launch     
        Clock Edge:+   10000            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   10000            0     
                                              
      Output Delay:-    1500                  
     Required Time:=    8500                  
      Launch Clock:-       0                  
       Input Delay:-    1500                  
         Data Path:-    2745                  
             Slack:=    4255                  

Exceptions/Constraints:
  input_delay              1500            simple_alu_slow.sdc_line_3_63_1 
  output_delay             1500            simple_alu_slow.sdc_line_4_84_1 

#------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  B[0]                   -       -      R     (arrival)      3 16.7     0     0    1500    (-,-) 
  g2__6260/Y             -       A->Y   R     XOR2X4         1  4.4    72   206    1706    (-,-) 
  I1_INST0/g83__2398/CO  -       CI->CO R     ADDFHX4        1  4.4    68   192    1898    (-,-) 
  I1_INST1/g75__5107/CO  -       CI->CO R     ADDFHX4        1  4.4    68   191    2089    (-,-) 
  I1_INST2/g75__6260/CO  -       CI->CO R     ADDFHX4        1  4.4    68   191    2280    (-,-) 
  I1_INST3/g75__4319/CO  -       CI->CO R     ADDFHX4        1  4.4    68   191    2471    (-,-) 
  I1_INST4/g75__8428/CO  -       CI->CO R     ADDFHX4        1  4.4    68   191    2662    (-,-) 
  I1_INST5/g75__5526/CO  -       CI->CO R     ADDFHX4        1  4.4    68   191    2853    (-,-) 
  I1_INST6/g75__6783/CO  -       CI->CO R     ADDFHX4        1  4.4    68   191    3044    (-,-) 
  I1_INST7/g75__3680/CO  -       CI->CO R     ADDFHX4        1  4.4    68   191    3235    (-,-) 
  I1_INST8/g75__1617/CO  -       CI->CO R     ADDFHX4        1  4.4    68   191    3426    (-,-) 
  I1_INST9/g75__2802/CO  -       CI->CO R     ADDFHX4        1  4.4    68   191    3617    (-,-) 
  I1_INST10/g75__1705/CO -       CI->CO R     ADDFHX4        1  4.4    68   191    3808    (-,-) 
  I1_INST11/g75__5122/S  -       CI->S  F     ADDFHX4        1  2.7    70   318    4127    (-,-) 
  g5345__5477/Y          -       A1N->Y F     OAI2BB1X4      2  4.7    79   118    4244    (-,-) 
  Result[11]             -       -      F     (port)         -    -     -     0    4245    (-,-) 
#------------------------------------------------------------------------------------------------



Path 24: MET (4448 ps) Late External Delay Assertion at pin Result[10]
           View: view_wcl_slow
          Group: VIR_CLK
     Startpoint: (R) B[0]
          Clock: (R) VIR_CLK
       Endpoint: (F) Result[10]
          Clock: (R) VIR_CLK

                     Capture       Launch     
        Clock Edge:+   10000            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   10000            0     
                                              
      Output Delay:-    1500                  
     Required Time:=    8500                  
      Launch Clock:-       0                  
       Input Delay:-    1500                  
         Data Path:-    2552                  
             Slack:=    4448                  

Exceptions/Constraints:
  input_delay              1500            simple_alu_slow.sdc_line_3_63_1 
  output_delay             1500            simple_alu_slow.sdc_line_4_85_1 

#-----------------------------------------------------------------------------------------------
#     Timing Point      Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                             (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------
  B[0]                  -       -      R     (arrival)      3 16.7     0     0    1500    (-,-) 
  g2__6260/Y            -       A->Y   R     XOR2X4         1  4.4    72   206    1706    (-,-) 
  I1_INST0/g83__2398/CO -       CI->CO R     ADDFHX4        1  4.4    68   192    1898    (-,-) 
  I1_INST1/g75__5107/CO -       CI->CO R     ADDFHX4        1  4.4    68   191    2089    (-,-) 
  I1_INST2/g75__6260/CO -       CI->CO R     ADDFHX4        1  4.4    68   191    2280    (-,-) 
  I1_INST3/g75__4319/CO -       CI->CO R     ADDFHX4        1  4.4    68   191    2471    (-,-) 
  I1_INST4/g75__8428/CO -       CI->CO R     ADDFHX4        1  4.4    68   191    2662    (-,-) 
  I1_INST5/g75__5526/CO -       CI->CO R     ADDFHX4        1  4.4    68   191    2853    (-,-) 
  I1_INST6/g75__6783/CO -       CI->CO R     ADDFHX4        1  4.4    68   191    3044    (-,-) 
  I1_INST7/g75__3680/CO -       CI->CO R     ADDFHX4        1  4.4    68   191    3235    (-,-) 
  I1_INST8/g75__1617/CO -       CI->CO R     ADDFHX4        1  4.4    68   191    3426    (-,-) 
  I1_INST9/g75__2802/CO -       CI->CO R     ADDFHX4        1  4.4    68   191    3617    (-,-) 
  I1_INST10/g75__1705/S -       CI->S  F     ADDFHX4        1  2.7    70   318    3936    (-,-) 
  g5348__6260/Y         -       A1N->Y F     OAI2BB1X4      2  4.4    77   117    4052    (-,-) 
  Result[10]            -       -      F     (port)         -    -     -     0    4052    (-,-) 
#-----------------------------------------------------------------------------------------------



Path 25: MET (4638 ps) Late External Delay Assertion at pin Result[9]
           View: view_wcl_slow
          Group: VIR_CLK
     Startpoint: (R) B[0]
          Clock: (R) VIR_CLK
       Endpoint: (F) Result[9]
          Clock: (R) VIR_CLK

                     Capture       Launch     
        Clock Edge:+   10000            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   10000            0     
                                              
      Output Delay:-    1500                  
     Required Time:=    8500                  
      Launch Clock:-       0                  
       Input Delay:-    1500                  
         Data Path:-    2362                  
             Slack:=    4638                  

Exceptions/Constraints:
  input_delay              1500            simple_alu_slow.sdc_line_3_63_1 
  output_delay             1500            simple_alu_slow.sdc_line_4_86_1 

#-----------------------------------------------------------------------------------------------
#     Timing Point      Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                             (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------
  B[0]                  -       -      R     (arrival)      3 16.7     0     0    1500    (-,-) 
  g2__6260/Y            -       A->Y   R     XOR2X4         1  4.4    72   206    1706    (-,-) 
  I1_INST0/g83__2398/CO -       CI->CO R     ADDFHX4        1  4.4    68   192    1898    (-,-) 
  I1_INST1/g75__5107/CO -       CI->CO R     ADDFHX4        1  4.4    68   191    2089    (-,-) 
  I1_INST2/g75__6260/CO -       CI->CO R     ADDFHX4        1  4.4    68   191    2280    (-,-) 
  I1_INST3/g75__4319/CO -       CI->CO R     ADDFHX4        1  4.4    68   191    2471    (-,-) 
  I1_INST4/g75__8428/CO -       CI->CO R     ADDFHX4        1  4.4    68   191    2662    (-,-) 
  I1_INST5/g75__5526/CO -       CI->CO R     ADDFHX4        1  4.4    68   191    2853    (-,-) 
  I1_INST6/g75__6783/CO -       CI->CO R     ADDFHX4        1  4.4    68   191    3044    (-,-) 
  I1_INST7/g75__3680/CO -       CI->CO R     ADDFHX4        1  4.4    68   191    3235    (-,-) 
  I1_INST8/g75__1617/CO -       CI->CO R     ADDFHX4        1  4.4    68   191    3426    (-,-) 
  I1_INST9/g75__2802/S  -       CI->S  F     ADDFHX4        1  2.7    70   318    3745    (-,-) 
  g5350__8428/Y         -       A1N->Y F     OAI2BB1X4      2  4.6    78   118    3862    (-,-) 
  Result[9]             -       -      F     (port)         -    -     -     0    3862    (-,-) 
#-----------------------------------------------------------------------------------------------



Path 26: MET (4828 ps) Late External Delay Assertion at pin Result[8]
           View: view_wcl_slow
          Group: VIR_CLK
     Startpoint: (R) B[0]
          Clock: (R) VIR_CLK
       Endpoint: (F) Result[8]
          Clock: (R) VIR_CLK

                     Capture       Launch     
        Clock Edge:+   10000            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   10000            0     
                                              
      Output Delay:-    1500                  
     Required Time:=    8500                  
      Launch Clock:-       0                  
       Input Delay:-    1500                  
         Data Path:-    2172                  
             Slack:=    4828                  

Exceptions/Constraints:
  input_delay              1500            simple_alu_slow.sdc_line_3_63_1 
  output_delay             1500            simple_alu_slow.sdc_line_4_87_1 

#-----------------------------------------------------------------------------------------------
#     Timing Point      Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                             (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------
  B[0]                  -       -      R     (arrival)      3 16.7     0     0    1500    (-,-) 
  g2__6260/Y            -       A->Y   R     XOR2X4         1  4.4    72   206    1706    (-,-) 
  I1_INST0/g83__2398/CO -       CI->CO R     ADDFHX4        1  4.4    68   192    1898    (-,-) 
  I1_INST1/g75__5107/CO -       CI->CO R     ADDFHX4        1  4.4    68   191    2089    (-,-) 
  I1_INST2/g75__6260/CO -       CI->CO R     ADDFHX4        1  4.4    68   191    2280    (-,-) 
  I1_INST3/g75__4319/CO -       CI->CO R     ADDFHX4        1  4.4    68   191    2471    (-,-) 
  I1_INST4/g75__8428/CO -       CI->CO R     ADDFHX4        1  4.4    68   191    2662    (-,-) 
  I1_INST5/g75__5526/CO -       CI->CO R     ADDFHX4        1  4.4    68   191    2853    (-,-) 
  I1_INST6/g75__6783/CO -       CI->CO R     ADDFHX4        1  4.4    68   191    3044    (-,-) 
  I1_INST7/g75__3680/CO -       CI->CO R     ADDFHX4        1  4.4    68   191    3235    (-,-) 
  I1_INST8/g75__1617/S  -       CI->S  F     ADDFHX4        1  2.7    70   318    3554    (-,-) 
  g5351__5526/Y         -       A1N->Y F     OAI2BB1X4      2  4.7    79   118    3672    (-,-) 
  Result[8]             -       -      F     (port)         -    -     -     0    3672    (-,-) 
#-----------------------------------------------------------------------------------------------



Path 27: MET (5021 ps) Late External Delay Assertion at pin Result[7]
           View: view_wcl_slow
          Group: VIR_CLK
     Startpoint: (R) B[0]
          Clock: (R) VIR_CLK
       Endpoint: (F) Result[7]
          Clock: (R) VIR_CLK

                     Capture       Launch     
        Clock Edge:+   10000            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   10000            0     
                                              
      Output Delay:-    1500                  
     Required Time:=    8500                  
      Launch Clock:-       0                  
       Input Delay:-    1500                  
         Data Path:-    1979                  
             Slack:=    5021                  

Exceptions/Constraints:
  input_delay              1500            simple_alu_slow.sdc_line_3_63_1 
  output_delay             1500            simple_alu_slow.sdc_line_4_88_1 

#-----------------------------------------------------------------------------------------------
#     Timing Point      Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                             (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------
  B[0]                  -       -      R     (arrival)      3 16.7     0     0    1500    (-,-) 
  g2__6260/Y            -       A->Y   R     XOR2X4         1  4.4    72   206    1706    (-,-) 
  I1_INST0/g83__2398/CO -       CI->CO R     ADDFHX4        1  4.4    68   192    1898    (-,-) 
  I1_INST1/g75__5107/CO -       CI->CO R     ADDFHX4        1  4.4    68   191    2089    (-,-) 
  I1_INST2/g75__6260/CO -       CI->CO R     ADDFHX4        1  4.4    68   191    2280    (-,-) 
  I1_INST3/g75__4319/CO -       CI->CO R     ADDFHX4        1  4.4    68   191    2471    (-,-) 
  I1_INST4/g75__8428/CO -       CI->CO R     ADDFHX4        1  4.4    68   191    2662    (-,-) 
  I1_INST5/g75__5526/CO -       CI->CO R     ADDFHX4        1  4.4    68   191    2853    (-,-) 
  I1_INST6/g75__6783/CO -       CI->CO R     ADDFHX4        1  4.4    68   191    3044    (-,-) 
  I1_INST7/g75__3680/S  -       CI->S  F     ADDFHX4        1  2.7    70   318    3363    (-,-) 
  g5353__3680/Y         -       A1N->Y F     OAI2BB1X4      2  4.4    77   117    3479    (-,-) 
  Result[7]             -       -      F     (port)         -    -     -     0    3479    (-,-) 
#-----------------------------------------------------------------------------------------------



Path 28: MET (5211 ps) Late External Delay Assertion at pin Result[6]
           View: view_wcl_slow
          Group: VIR_CLK
     Startpoint: (R) B[0]
          Clock: (R) VIR_CLK
       Endpoint: (F) Result[6]
          Clock: (R) VIR_CLK

                     Capture       Launch     
        Clock Edge:+   10000            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   10000            0     
                                              
      Output Delay:-    1500                  
     Required Time:=    8500                  
      Launch Clock:-       0                  
       Input Delay:-    1500                  
         Data Path:-    1789                  
             Slack:=    5211                  

Exceptions/Constraints:
  input_delay              1500            simple_alu_slow.sdc_line_3_63_1 
  output_delay             1500            simple_alu_slow.sdc_line_4_89_1 

#-----------------------------------------------------------------------------------------------
#     Timing Point      Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                             (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------
  B[0]                  -       -      R     (arrival)      3 16.7     0     0    1500    (-,-) 
  g2__6260/Y            -       A->Y   R     XOR2X4         1  4.4    72   206    1706    (-,-) 
  I1_INST0/g83__2398/CO -       CI->CO R     ADDFHX4        1  4.4    68   192    1898    (-,-) 
  I1_INST1/g75__5107/CO -       CI->CO R     ADDFHX4        1  4.4    68   191    2089    (-,-) 
  I1_INST2/g75__6260/CO -       CI->CO R     ADDFHX4        1  4.4    68   191    2280    (-,-) 
  I1_INST3/g75__4319/CO -       CI->CO R     ADDFHX4        1  4.4    68   191    2471    (-,-) 
  I1_INST4/g75__8428/CO -       CI->CO R     ADDFHX4        1  4.4    68   191    2662    (-,-) 
  I1_INST5/g75__5526/CO -       CI->CO R     ADDFHX4        1  4.4    68   191    2853    (-,-) 
  I1_INST6/g75__6783/S  -       CI->S  F     ADDFHX4        1  2.7    70   318    3172    (-,-) 
  g5339__9945/Y         -       A1N->Y F     OAI2BB1X4      2  4.6    78   118    3289    (-,-) 
  Result[6]             -       -      F     (port)         -    -     -     0    3289    (-,-) 
#-----------------------------------------------------------------------------------------------



Path 29: MET (5401 ps) Late External Delay Assertion at pin Result[5]
           View: view_wcl_slow
          Group: VIR_CLK
     Startpoint: (R) B[0]
          Clock: (R) VIR_CLK
       Endpoint: (F) Result[5]
          Clock: (R) VIR_CLK

                     Capture       Launch     
        Clock Edge:+   10000            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   10000            0     
                                              
      Output Delay:-    1500                  
     Required Time:=    8500                  
      Launch Clock:-       0                  
       Input Delay:-    1500                  
         Data Path:-    1599                  
             Slack:=    5401                  

Exceptions/Constraints:
  input_delay              1500            simple_alu_slow.sdc_line_3_63_1 
  output_delay             1500            simple_alu_slow.sdc_line_4_90_1 

#-----------------------------------------------------------------------------------------------
#     Timing Point      Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                             (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------
  B[0]                  -       -      R     (arrival)      3 16.7     0     0    1500    (-,-) 
  g2__6260/Y            -       A->Y   R     XOR2X4         1  4.4    72   206    1706    (-,-) 
  I1_INST0/g83__2398/CO -       CI->CO R     ADDFHX4        1  4.4    68   192    1898    (-,-) 
  I1_INST1/g75__5107/CO -       CI->CO R     ADDFHX4        1  4.4    68   191    2089    (-,-) 
  I1_INST2/g75__6260/CO -       CI->CO R     ADDFHX4        1  4.4    68   191    2280    (-,-) 
  I1_INST3/g75__4319/CO -       CI->CO R     ADDFHX4        1  4.4    68   191    2471    (-,-) 
  I1_INST4/g75__8428/CO -       CI->CO R     ADDFHX4        1  4.4    68   191    2662    (-,-) 
  I1_INST5/g75__5526/S  -       CI->S  F     ADDFHX4        1  2.7    70   318    2981    (-,-) 
  g5327__2802/Y         -       A1N->Y F     OAI2BB1X4      2  4.7    79   118    3098    (-,-) 
  Result[5]             -       -      F     (port)         -    -     -     0    3099    (-,-) 
#-----------------------------------------------------------------------------------------------



Path 30: MET (5592 ps) Late External Delay Assertion at pin Result[4]
           View: view_wcl_slow
          Group: VIR_CLK
     Startpoint: (R) B[0]
          Clock: (R) VIR_CLK
       Endpoint: (R) Result[4]
          Clock: (R) VIR_CLK

                     Capture       Launch     
        Clock Edge:+   10000            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   10000            0     
                                              
      Output Delay:-    1500                  
     Required Time:=    8500                  
      Launch Clock:-       0                  
       Input Delay:-    1500                  
         Data Path:-    1408                  
             Slack:=    5592                  

Exceptions/Constraints:
  input_delay              1500            simple_alu_slow.sdc_line_3_63_1 
  output_delay             1500            simple_alu_slow.sdc_line_4_91_1 

#-----------------------------------------------------------------------------------------------
#     Timing Point      Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                             (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------
  B[0]                  -       -      R     (arrival)      3 16.7     0     0    1500    (-,-) 
  g2__6260/Y            -       A->Y   F     XOR2X4         1  4.4    72   195    1695    (-,-) 
  I1_INST0/g83__2398/CO -       CI->CO F     ADDFHX4        1  4.4    74   184    1878    (-,-) 
  I1_INST1/g75__5107/CO -       CI->CO F     ADDFHX4        1  4.4    74   184    2063    (-,-) 
  I1_INST2/g75__6260/CO -       CI->CO F     ADDFHX4        1  4.4    74   184    2247    (-,-) 
  I1_INST3/g75__4319/CO -       CI->CO F     ADDFHX4        1  4.4    74   184    2431    (-,-) 
  I1_INST4/g75__8428/S  -       CI->S  R     ADDFHX4        1  2.7    71   325    2756    (-,-) 
  g5328__1705/Y         -       A1N->Y R     OAI2BB1X4      2  4.4    64   152    2908    (-,-) 
  Result[4]             -       -      R     (port)         -    -     -     0    2908    (-,-) 
#-----------------------------------------------------------------------------------------------



Path 31: MET (5776 ps) Late External Delay Assertion at pin Result[3]
           View: view_wcl_slow
          Group: VIR_CLK
     Startpoint: (R) B[0]
          Clock: (R) VIR_CLK
       Endpoint: (R) Result[3]
          Clock: (R) VIR_CLK

                     Capture       Launch     
        Clock Edge:+   10000            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   10000            0     
                                              
      Output Delay:-    1500                  
     Required Time:=    8500                  
      Launch Clock:-       0                  
       Input Delay:-    1500                  
         Data Path:-    1224                  
             Slack:=    5776                  

Exceptions/Constraints:
  input_delay              1500            simple_alu_slow.sdc_line_3_63_1 
  output_delay             1500            simple_alu_slow.sdc_line_4_92_1 

#-----------------------------------------------------------------------------------------------
#     Timing Point      Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                             (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------
  B[0]                  -       -      R     (arrival)      3 16.7     0     0    1500    (-,-) 
  g2__6260/Y            -       A->Y   F     XOR2X4         1  4.4    72   195    1695    (-,-) 
  I1_INST0/g83__2398/CO -       CI->CO F     ADDFHX4        1  4.4    74   184    1878    (-,-) 
  I1_INST1/g75__5107/CO -       CI->CO F     ADDFHX4        1  4.4    74   184    2063    (-,-) 
  I1_INST2/g75__6260/CO -       CI->CO F     ADDFHX4        1  4.4    74   184    2247    (-,-) 
  I1_INST3/g75__4319/S  -       CI->S  R     ADDFHX4        1  2.7    71   325    2572    (-,-) 
  g5329__5122/Y         -       A1N->Y R     OAI2BB1X4      2  4.5    64   152    2724    (-,-) 
  Result[3]             -       -      R     (port)         -    -     -     0    2724    (-,-) 
#-----------------------------------------------------------------------------------------------



Path 32: MET (5930 ps) Late External Delay Assertion at pin Result[2]
           View: view_wcl_slow
          Group: VIR_CLK
     Startpoint: (R) B[0]
          Clock: (R) VIR_CLK
       Endpoint: (F) Result[2]
          Clock: (R) VIR_CLK

                     Capture       Launch     
        Clock Edge:+   10000            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   10000            0     
                                              
      Output Delay:-    1500                  
     Required Time:=    8500                  
      Launch Clock:-       0                  
       Input Delay:-    1500                  
         Data Path:-    1070                  
             Slack:=    5930                  

Exceptions/Constraints:
  input_delay              1500            simple_alu_slow.sdc_line_3_63_1 
  output_delay             1500            simple_alu_slow.sdc_line_4_93_1 

#-----------------------------------------------------------------------------------------------
#     Timing Point      Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                             (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------
  B[0]                  -       -      R     (arrival)      3 16.7     0     0    1500    (-,-) 
  g2__6260/Y            -       A->Y   R     XOR2X4         1  4.4    72   206    1706    (-,-) 
  I1_INST0/g83__2398/CO -       CI->CO R     ADDFHX4        1  4.4    68   192    1898    (-,-) 
  I1_INST1/g75__5107/CO -       CI->CO R     ADDFHX4        1  4.4    68   191    2089    (-,-) 
  I1_INST2/g75__6260/S  -       CI->S  F     ADDFHX4        1  4.7    77   323    2412    (-,-) 
  g5468/Y               -       A->Y   R     CLKINVX4       1  4.8    34    44    2455    (-,-) 
  g5325__3680/Y         -       B1->Y  F     OAI221X4       2  4.6   157   114    2570    (-,-) 
  Result[2]             -       -      F     (port)         -    -     -     0    2570    (-,-) 
#-----------------------------------------------------------------------------------------------



Path 33: MET (6120 ps) Late External Delay Assertion at pin Result[1]
           View: view_wcl_slow
          Group: VIR_CLK
     Startpoint: (R) B[0]
          Clock: (R) VIR_CLK
       Endpoint: (F) Result[1]
          Clock: (R) VIR_CLK

                     Capture       Launch     
        Clock Edge:+   10000            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   10000            0     
                                              
      Output Delay:-    1500                  
     Required Time:=    8500                  
      Launch Clock:-       0                  
       Input Delay:-    1500                  
         Data Path:-     880                  
             Slack:=    6120                  

Exceptions/Constraints:
  input_delay              1500            simple_alu_slow.sdc_line_3_63_1 
  output_delay             1500            simple_alu_slow.sdc_line_4_94_1 

#-----------------------------------------------------------------------------------------------
#     Timing Point      Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                             (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------
  B[0]                  -       -      R     (arrival)      3 16.7     0     0    1500    (-,-) 
  g2__6260/Y            -       A->Y   R     XOR2X4         1  4.4    72   206    1706    (-,-) 
  I1_INST0/g83__2398/CO -       CI->CO R     ADDFHX4        1  4.4    68   192    1898    (-,-) 
  I1_INST1/g75__5107/S  -       CI->S  F     ADDFHX4        1  4.7    77   323    2221    (-,-) 
  g2011/Y               -       A->Y   R     CLKINVX4       1  4.8    34    44    2264    (-,-) 
  g5324__6783/Y         -       B1->Y  F     OAI221X4       2  4.7   158   115    2379    (-,-) 
  Result[1]             -       -      F     (port)         -    -     -     0    2380    (-,-) 
#-----------------------------------------------------------------------------------------------



Path 34: MET (6311 ps) Late External Delay Assertion at pin Result[0]
           View: view_wcl_slow
          Group: VIR_CLK
     Startpoint: (R) B[0]
          Clock: (R) VIR_CLK
       Endpoint: (F) Result[0]
          Clock: (R) VIR_CLK

                     Capture       Launch     
        Clock Edge:+   10000            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   10000            0     
                                              
      Output Delay:-    1500                  
     Required Time:=    8500                  
      Launch Clock:-       0                  
       Input Delay:-    1500                  
         Data Path:-     689                  
             Slack:=    6311                  

Exceptions/Constraints:
  input_delay              1500            simple_alu_slow.sdc_line_3_63_1 
  output_delay             1500            simple_alu_slow.sdc_line_4_95_1 

#---------------------------------------------------------------------------------------------
#    Timing Point      Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                           (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------
  B[0]                 -       -     R     (arrival)      3 16.7     0     0    1500    (-,-) 
  g2__6260/Y           -       A->Y  R     XOR2X4         1  4.4    72   206    1706    (-,-) 
  I1_INST0/g83__2398/S -       CI->S F     ADDFHX4        1  4.7    77   324    2030    (-,-) 
  g2010/Y              -       A->Y  R     CLKINVX4       1  4.8    34    44    2073    (-,-) 
  g5338__9315/Y        -       B1->Y F     OAI221X4       2  4.8   160   116    2189    (-,-) 
  Result[0]            -       -     F     (port)         -    -     -     0    2189    (-,-) 
#---------------------------------------------------------------------------------------------

