-------------------------------------
 External Hold Repair Report 
-------------------------------------
 Iteration 1  
 Total I/O input ports improved: 0       
-------------------------------------



-------------------------
 Min-delay Repair Report 
-------------------------
 Iteration 1  
 Total paths eligible for improvement: 3       
 Total paths improved: 3       
-------------------------

Path 1
------------------------
From: m2s_creative_demo_0/ddr_mss_sb_0/CORECONFIGP_0/paddr[8]:CLK
  To: m2s_creative_demo_0/ddr_mss_sb_0/ddr_mss_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:MDDR_FABRIC_PADDR[8]
Operating Conditions: WORST
------------------------
Path min-delay slack:       -44 ps
------------------------
  On sink pin: m2s_creative_demo_0/ddr_mss_sb_0/ddr_mss_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_285:A
-------------------------------------
  Pin max-delay slack:    78132 ps
  Min-delay inserted:       784 ps ( Estimated )
  ----------------------------
  Delay buffers inserted before the sink:
      mdr_m2s_creative_demo_0/ddr_mss_sb_0/ddr_mss_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_285_CFG1A_TEST


Path 2
------------------------
From: m2s_creative_demo_0/ddr_mss_sb_0/CORECONFIGP_0/paddr[3]:CLK
  To: m2s_creative_demo_0/ddr_mss_sb_0/ddr_mss_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:MDDR_FABRIC_PADDR[3]
Operating Conditions: BEST
------------------------
Path min-delay slack:        -7 ps
------------------------
  On sink pin: m2s_creative_demo_0/ddr_mss_sb_0/ddr_mss_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_280:A
-------------------------------------
  Pin max-delay slack:    77844 ps
  Min-delay inserted:       743 ps ( Estimated )
  ----------------------------
  Delay buffers inserted before the sink:
      mdr_m2s_creative_demo_0/ddr_mss_sb_0/ddr_mss_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_280_CFG1A_TEST


Path 3
------------------------
From: m2s_creative_demo_0/ddr_mss_sb_0/CORECONFIGP_0/pwdata[1]:CLK
  To: m2s_creative_demo_0/ddr_mss_sb_0/ddr_mss_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:MDDR_FABRIC_PWDATA[1]
Operating Conditions: BEST
------------------------
Path min-delay slack:        -1 ps
------------------------
  On sink pin: m2s_creative_demo_0/ddr_mss_sb_0/ddr_mss_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_277:A
-------------------------------------
  Pin max-delay slack:    78098 ps
  Min-delay inserted:       694 ps ( Estimated )
  ----------------------------
  Delay buffers inserted before the sink:
      mdr_m2s_creative_demo_0/ddr_mss_sb_0/ddr_mss_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_277_CFG1A_TEST




-------------------------------------
 External Hold Repair Report 
-------------------------------------
 Iteration 2  
 Total I/O input ports improved: 0       
-------------------------------------



-------------------------
 Min-delay Repair Report 
-------------------------
 Iteration 2  
 Total paths eligible for improvement: 0       
 Total paths improved: 0       
-------------------------


Note:
    [1]: A net cannot be modified for repair if:
         - it is hardwired, preserved, or global;
         - the sink pin is a clock pin;
         - the sink pin has negative max-delay slack allowance;

    [2]: A location is not feasible for inserting a delay buffer if the estimated minimum delay to be inserted might exceed the max-delay slack allowance of the sink pin.

    [3]: The I/O delay taps cannot be used to fix hold violations in RTG4 design if it is a MSIO or MSIOD that drives a GB.



