
// Verilog stimulus file.
// Please do not create a module in this file.


// Default verilog stimulus. 

initial
begin 

   A = 1'b0;

  #20
  A = 1'b1;


  #20
  A = 1'b0;

  $finish;

end 
