Report for group default
------------------------------------------------------------------------------------------------------------------------------------------------------------
Startpoint: current_state_reg[1]/Q
    (Clocked by sysclk R)
Endpoint: current_state_reg[1]/D
    (Clocked by sysclk R)
Path Group: default
Data required time: 1457.2
    (Clock shift: 1500.0, minus Uncertainty: 0.0, plus Latency 0.0, minus Setup time: 42.8)
Data arrival time: 364.4
Slack: 1092.8
Logic depth: 6
------------------------------------------------------------------------------------------------------------------------------------------------------------
                                                     Arrival               Arc      Net               Net    Total   fan-                                   
Path                     Module/Cell           Edge     Time    Delay    Delay    Delay     Slew     Load     Load    out     Location Power Domain      (V)
                                                        (ps)     (ps)     (ps)     (ps)     (ps)     (ff)     (ff)    (#)      (um,um)                      
------------------------------------------------------------------------------------------------------------------------------------------------------------
Clk                      {create_clock}           r      0.0      0.0      0.0                        0.0      0.0      3    34,    0                       
current_state_reg[1]/CK->Q
                         DFF_X1*                 rr    157.3    157.3    157.3      0.0      0.0      2.8     55.4      5    35,   35  /PD_TOP        (1.10)
i_0_0_51/A->ZN           INV_X8                  rf    172.4     15.1     15.0      0.1     15.3      5.2     37.6      8    35,   35  /PD_TOP        (1.10)
i_0_0_26/A->ZN           AOI21_X4                fr    217.5     45.1     45.0      0.1      7.3      1.5      9.6      2    35,   35  /PD_TOP        (1.10)
i_0_0_25/B1->ZN          OAI22_X4                rf    241.9     24.4     24.4      0.0     27.8      0.8      5.1      1    35,   35  /PD_TOP        (1.10)
i_0_0_24/A2->ZN          AOI22_X4                fr    279.5     37.6     37.6      0.0     11.3      0.8      4.7      1    35,   35  /PD_TOP        (1.10)
i_0_0_23/A3->ZN          NOR3_X2                 rf    293.8     14.3     14.3      0.0     25.3      0.8      2.9      1    35,   35  /PD_TOP        (1.10)
i_0_0_16/A1->ZN          OR4_X4                  ff    364.4     70.6     70.6      0.0      6.3      0.8      1.9      1    35,   35  /PD_TOP        (1.10)
current_state_reg[1]/D   DFF_X1                   f    364.4      0.0               0.0     15.0                             35,   35  /PD_TOP        (1.10)
------------------------------------------------------------------------------------------------------------------------------------------------------------
Report for group I2R
------------------------------------------------------------------------------------------------------------------------------------------------------------
Startpoint: ST[2]
    (Clocked by rtDefaultClock R)
Endpoint: current_state_reg[1]/D
    (Clocked by sysclk R)
Path Group: I2R
Data required time: 1457.2
    (Clock shift: 1500.0, minus Uncertainty: 0.0, plus Latency 0.0, minus Setup time: 42.8)
Data arrival time: 998.0
Slack: 459.2
Logic depth: 6
------------------------------------------------------------------------------------------------------------------------------------------------------------
                                                     Arrival               Arc      Net               Net    Total   fan-                                   
Path                     Module/Cell           Edge     Time    Delay    Delay    Delay     Slew     Load     Load    out     Location Power Domain      (V)
                                                        (ps)     (ps)     (ps)     (ps)     (ps)     (ff)     (ff)    (#)      (um,um)                      
------------------------------------------------------------------------------------------------------------------------------------------------------------
ST[2]                    {set_input_delay}        f    700.0    700.0    700.0                        5.3     11.3      2     0,   35                       
i_0_0_41/A2->ZN          OR3_X4                  ff    801.5    101.5    101.1      0.4    100.0      0.7      4.8      1    35,   35  /PD_TOP        (1.10)
i_0_0_39/B1->ZN          AOI21_X4                fr    846.0     44.5     44.5      0.0     12.0      3.2     17.6      4    35,   35  /PD_TOP        (1.10)
i_0_0_25/B2->ZN          OAI22_X4                rf    875.5     29.5     29.4      0.1     37.3      0.8      5.1      1    35,   35  /PD_TOP        (1.10)
i_0_0_24/A2->ZN          AOI22_X4                fr    913.1     37.6     37.6      0.0     11.3      0.8      4.7      1    35,   35  /PD_TOP        (1.10)
i_0_0_23/A3->ZN          NOR3_X2                 rf    927.4     14.3     14.3      0.0     25.3      0.8      2.9      1    35,   35  /PD_TOP        (1.10)
i_0_0_16/A1->ZN          OR4_X4                  ff    998.0     70.6     70.6      0.0      6.3      0.8      1.9      1    35,   35  /PD_TOP        (1.10)
current_state_reg[1]/D   DFF_X1                   f    998.0      0.0               0.0     15.0                             35,   35  /PD_TOP        (1.10)
------------------------------------------------------------------------------------------------------------------------------------------------------------
Report for group I2O
Report for group R2O
------------------------------------------------------------------------------------------------------------------------------------------------------------
Startpoint: current_state_reg[1]/Q
    (Clocked by sysclk R)
Endpoint: cooler
    (Clocked by vsysclk R)
Path Group: R2O
Data required time: 1050.0
    (Clock shift: 1500.0, minus Uncertainty: 0.0, plus Latency 0.0, minus Out delay: 450.0)
Data arrival time: 255.9
Slack: 794.1
Logic depth: 2
------------------------------------------------------------------------------------------------------------------------------------------------------------
                                                     Arrival               Arc      Net               Net    Total   fan-                                   
Path                     Module/Cell           Edge     Time    Delay    Delay    Delay     Slew     Load     Load    out     Location Power Domain      (V)
                                                        (ps)     (ps)     (ps)     (ps)     (ps)     (ff)     (ff)    (#)      (um,um)                      
------------------------------------------------------------------------------------------------------------------------------------------------------------
Clk                      {create_clock}           r      0.0      0.0      0.0                        0.0      0.0      3    34,    0                       
current_state_reg[1]/CK->Q
                         DFF_X1*                 rr    157.3    157.3    157.3      0.0      0.0      2.8     55.4      5    35,   35  /PD_TOP        (1.10)
i_0_0_51/A->ZN           INV_X8                  rf    172.4     15.1     15.0      0.1     15.3      5.2     37.6      8    35,   35  /PD_TOP        (1.10)
i_0_0_27/A2->ZN          NOR3_X4                 fr    255.5     83.1     83.0      0.1      7.3      6.3     22.7      3    35,   35  /PD_TOP        (1.10)
cooler                                            r    255.9      0.4               0.4     60.5                              0,   36                       
------------------------------------------------------------------------------------------------------------------------------------------------------------
