Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2018.2 (lin64) Build 2258646 Thu Jun 14 20:02:38 MDT 2018
| Date              : Wed Feb 24 13:15:48 2021
| Host              : correlator2.fnal.gov running 64-bit Scientific Linux release 7.9 (Nitrogen)
| Command           : report_timing -file ./report/myproject_timing_synth.rpt
| Design            : myproject
| Device            : xcvu9p-flgb2104
| Speed File        : -2  PRODUCTION 1.20 05-21-2018
| Temperature Grade : I
--------------------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             1.093ns  (required time - arrival time)
  Source:                 conv_2d_cl_array_array_ap_fixed_16u_config2_U0/tmp_1940_reg_4577_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            layer18_out_V_data_0_V_U/mem_reg_bram_0/ADDRBWRADDR[11]
                            (rising edge-triggered cell RAMB18E2 clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (ap_clk rise@5.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        3.588ns  (logic 0.648ns (18.060%)  route 2.940ns (81.940%))
  Logic Levels:           13  (LUT2=1 LUT3=4 LUT4=2 LUT5=2 LUT6=4)
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=147502, unset)       0.000     0.000    conv_2d_cl_array_array_ap_fixed_16u_config2_U0/ap_clk
                         FDRE                                         r  conv_2d_cl_array_array_ap_fixed_16u_config2_U0/tmp_1940_reg_4577_reg[0]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.077     0.077 r  conv_2d_cl_array_array_ap_fixed_16u_config2_U0/tmp_1940_reg_4577_reg[0]/Q
                         net (fo=16, unplaced)        0.145     0.222    conv_2d_cl_array_array_ap_fixed_16u_config2_U0/data_window_33_V_V_fifo_U/tmp_1940_reg_4577_reg[0]
                         LUT3 (Prop_LUT3_I1_O)        0.053     0.275 r  conv_2d_cl_array_array_ap_fixed_16u_config2_U0/data_window_33_V_V_fifo_U/i_ih_cast_mid2_v_reg_68857[3]_i_1/O
                         net (fo=6, unplaced)         0.178     0.453    conv_2d_cl_array_array_ap_fixed_16u_config2_U0/data_window_33_V_V_fifo_U/i_ih_cast_mid2_fu_7226_p1[3]
                         LUT5 (Prop_LUT5_I1_O)        0.100     0.553 f  conv_2d_cl_array_array_ap_fixed_16u_config2_U0/data_window_33_V_V_fifo_U/mem_reg_bram_0_i_17__0/O
                         net (fo=6, unplaced)         0.219     0.772    conv_2d_cl_array_array_ap_fixed_16u_config2_U0/data_window_33_V_V_fifo_U/mem_reg_bram_0_i_17__0_n_6
                         LUT3 (Prop_LUT3_I2_O)        0.038     0.810 r  conv_2d_cl_array_array_ap_fixed_16u_config2_U0/data_window_33_V_V_fifo_U/mem_reg_bram_0_i_18__0/O
                         net (fo=3, unplaced)         0.203     1.013    conv_2d_cl_array_array_ap_fixed_16u_config2_U0/data_window_33_V_V_fifo_U/mem_reg_bram_0_i_18__0_n_6
                         LUT3 (Prop_LUT3_I0_O)        0.038     1.051 r  conv_2d_cl_array_array_ap_fixed_16u_config2_U0/data_window_33_V_V_fifo_U/mem_reg_bram_0_i_12/O
                         net (fo=41, unplaced)        0.262     1.313    conv_2d_cl_array_array_ap_fixed_16u_config2_U0/data_window_33_V_V_fifo_U/p_Val2_s_fu_7374_p129[2]
                         LUT4 (Prop_LUT4_I1_O)        0.038     1.351 r  conv_2d_cl_array_array_ap_fixed_16u_config2_U0/data_window_33_V_V_fifo_U/mem_reg_bram_0_i_13__3/O
                         net (fo=4, unplaced)         0.210     1.561    conv_2d_cl_array_array_ap_fixed_16u_config2_U0/data_window_33_V_V_fifo_U/mux_4_3[1]
                         LUT6 (Prop_LUT6_I4_O)        0.038     1.599 r  conv_2d_cl_array_array_ap_fixed_16u_config2_U0/data_window_33_V_V_fifo_U/mem_reg_bram_0_i_10__12/O
                         net (fo=13, unplaced)        0.236     1.835    conv_2d_cl_array_array_ap_fixed_16u_config2_U0/data_window_35_V_V_fifo_U/p_Val2_s_fu_7374_p130[0]
                         LUT2 (Prop_LUT2_I0_O)        0.038     1.873 r  conv_2d_cl_array_array_ap_fixed_16u_config2_U0/data_window_35_V_V_fifo_U/indvar_flatten_next_reg_68866[8]_i_31/O
                         net (fo=1, unplaced)         0.197     2.070    conv_2d_cl_array_array_ap_fixed_16u_config2_U0/data_window_36_V_V_fifo_U/data_window_35_V_V_full_n
                         LUT6 (Prop_LUT6_I1_O)        0.038     2.108 r  conv_2d_cl_array_array_ap_fixed_16u_config2_U0/data_window_36_V_V_fifo_U/indvar_flatten_next_reg_68866[8]_i_12/O
                         net (fo=2, unplaced)         0.197     2.305    conv_2d_cl_array_array_ap_fixed_16u_config2_U0/data_window_32_V_V_fifo_U/full_n_reg_6
                         LUT4 (Prop_LUT4_I3_O)        0.038     2.343 r  conv_2d_cl_array_array_ap_fixed_16u_config2_U0/data_window_32_V_V_fifo_U/indvar_flatten_next_reg_68866[8]_i_3/O
                         net (fo=1, unplaced)         0.197     2.540    conv_2d_cl_array_array_ap_fixed_16u_config2_U0/data_window_32_V_V_fifo_U/indvar_flatten_next_reg_68866[8]_i_3_n_6
                         LUT6 (Prop_LUT6_I1_O)        0.038     2.578 f  conv_2d_cl_array_array_ap_fixed_16u_config2_U0/data_window_32_V_V_fifo_U/indvar_flatten_next_reg_68866[8]_i_1/O
                         net (fo=122, unplaced)       0.287     2.865    layer18_out_V_data_0_V_U/conv_2d_cl_array_array_ap_fixed_16u_config2_U0_data_V_data_2_V_read
                         LUT3 (Prop_LUT3_I0_O)        0.038     2.903 r  layer18_out_V_data_0_V_U/mem_reg_bram_0_i_27__2/O
                         net (fo=5, unplaced)         0.215     3.118    layer18_out_V_data_0_V_U/mem_reg_bram_0_i_27__2_n_6
                         LUT5 (Prop_LUT5_I0_O)        0.038     3.156 r  layer18_out_V_data_0_V_U/mem_reg_bram_0_i_26__4/O
                         net (fo=5, unplaced)         0.215     3.371    layer18_out_V_data_0_V_U/mem_reg_bram_0_i_26__4_n_6
                         LUT6 (Prop_LUT6_I3_O)        0.038     3.409 r  layer18_out_V_data_0_V_U/mem_reg_bram_0_i_2__124/O
                         net (fo=2, unplaced)         0.179     3.588    layer18_out_V_data_0_V_U/rnext[7]
                         RAMB18E2                                     r  layer18_out_V_data_0_V_U/mem_reg_bram_0/ADDRBWRADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     5.000     5.000 r  
                                                      0.000     5.000 r  ap_clk (IN)
                         net (fo=147502, unset)       0.000     5.000    layer18_out_V_data_0_V_U/ap_clk
                         RAMB18E2                                     r  layer18_out_V_data_0_V_U/mem_reg_bram_0/CLKBWRCLK
                         clock pessimism              0.000     5.000    
                         clock uncertainty           -0.035     4.965    
                         RAMB18E2 (Setup_RAMB18E2_CLKBWRCLK_ADDRBWRADDR[11])
                                                     -0.284     4.681    layer18_out_V_data_0_V_U/mem_reg_bram_0
  -------------------------------------------------------------------
                         required time                          4.681    
                         arrival time                          -3.588    
  -------------------------------------------------------------------
                         slack                                  1.093    




