var pairs =
{
"initializing":{"inferred":1,"memory":1}
,"inferred":{"ram":1}
,"memory":{"initialization":1,"entity":1}
,"inferring":{"memory":1,"ram":1}
,"variable":{"statements":1,"declarations":1,"statement":1,"ram":1}
,"signal":{"statements":1,"declarations":1,"variable":1,"statement":1,"ram":1}
,"create":{"initial":1,"separate":1}
,"initial":{"values":1,"block":1}
,"values":{"inferred":1,"either":1,"shown":1}
,"ram":{"usual":1,"standard":1,"block":1,"0:255":1,"255:0":1,"either":1,"define":1,"ram_init_arch":1}
,"usual":{"ways":1}
,"ways":{"initializing":1}
,"verilog":{"initialize":1}
,"initialize":{"ram":1}
,"standard":{"$readmemb":1}
,"$readmemb":{"$readmemh":1}
,"$readmemh":{"tasks":1,"ram.ini":1}
,"tasks":{"initial":1}
,"block":{"create":1,"named":1}
,"separate":{"file":1}
,"file":{"initial":1,"word":1,"start":1}
,"either":{"binary":1,"signal":1}
,"binary":{"hexadecimal":1}
,"hexadecimal":{"form":1}
,"form":{"example":1}
,"example":{"initialize":1}
,"named":{"ram":1}
,"reg":{"7:0":1}
,"7:0":{"ram":1}
,"ram.ini":{"ram":1,"file":1}
,"data":{"file":1,"line":1,"needs":1,"starts":1}
,"word":{"data":1}
,"line":{"data":1}
,"needs":{"order":1}
,"order":{"array":1}
,"array":{"defined":1,"255":1}
,"defined":{"ram":1}
,"0:255":{"data":1}
,"starts":{"address":1}
,"address":{"ram":1,"255":1}
,"255:0":{"data":1}
,"255":{"ram.ini":1}
,"vhdl":{"initialize":1}
,"declarations":{"variable":1,"define":1}
,"define":{"entity":1}
,"entity":{"ports":1,"either":1,"ram_init":1,"signal":1,"variable":1}
,"ports":{"architecture":1}
,"architecture":{"memory":1,"arch":1}
,"statement":{"initial":1}
,"shown":{"below":1}
,"clk":{"std_logic":1}
,"addr":{"std_logic_vector":1}
,"std_logic_vector":{"downto":1}
,"din":{"std_logic_vector":1}
,"dout":{"std_logic_vector":1}
,"arch":{"ram_init":1}
,"type":{"ram_init_arch":1}
,"ram_init_arch":{"array":1}
,"others":{"others":1}
}
;Search.control.loadWordPairs(pairs);
