<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml" lang="en-US">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=11"/>
<meta name="generator" content="Doxygen 1.9.6"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>Shield Code: Pwm Struct Reference</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr id="projectrow">
  <td id="projectalign">
   <div id="projectname">Shield Code<span id="projectnumber">&#160;6.0</span>
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.9.6 -->
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
var searchBox = new SearchBox("searchBox", "search/",'.html');
/* @license-end */
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
/* @license-end */
</script>
<div id="main-nav"></div>
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<div id="MSearchResults">
<div class="SRPage">
<div id="SRIndex">
<div id="SRResults"></div>
<div class="SRStatus" id="Loading">Loading...</div>
<div class="SRStatus" id="Searching">Searching...</div>
<div class="SRStatus" id="NoMatches">No Matches</div>
</div>
</div>
</div>
</div>

</div><!-- top -->
<div class="header">
  <div class="summary">
<a href="#pub-attribs">Public Attributes</a> &#124;
<a href="structPwm-members.html">List of all members</a>  </div>
  <div class="headertitle"><div class="title">Pwm Struct Reference</div></div>
</div><!--header-->
<div class="contents">
<div class="dynheader">
Collaboration diagram for Pwm:</div>
<div class="dyncontent">
<div class="center"><img src="structPwm__coll__graph.png" border="0" usemap="#aPwm_coll__map" alt="Collaboration graph"/></div>
<map name="aPwm_coll__map" id="aPwm_coll__map">
<area shape="rect" title=" " alt="" coords="80,93,135,119"/>
<area shape="rect" href="structPwmCmp.html" title="PwmCmp hardware registers." alt="" coords="5,5,89,31"/>
<area shape="rect" href="structPwmCh__num.html" title="PwmCh_num hardware registers." alt="" coords="114,5,221,31"/>
</map>
<center><span class="legend">[<a href="graph_legend.html">legend</a>]</span></center></div>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a id="pub-attribs" name="pub-attribs"></a>
Public Attributes</h2></td></tr>
<tr class="memitem:af44b7c080ed575114213168f370af1fe"><td class="memItemLeft" align="right" valign="top"><a id="af44b7c080ed575114213168f370af1fe" name="af44b7c080ed575114213168f370af1fe"></a>
__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><b>PWM_CLK</b></td></tr>
<tr class="memdesc:af44b7c080ed575114213168f370af1fe"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="structPwm.html">Pwm</a> Offset: 0x00) PWM Clock Register <br /></td></tr>
<tr class="separator:af44b7c080ed575114213168f370af1fe"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af98a5a75cda31546c3f10d98e40b1df2"><td class="memItemLeft" align="right" valign="top"><a id="af98a5a75cda31546c3f10d98e40b1df2" name="af98a5a75cda31546c3f10d98e40b1df2"></a>
__O uint32_t&#160;</td><td class="memItemRight" valign="bottom"><b>PWM_ENA</b></td></tr>
<tr class="memdesc:af98a5a75cda31546c3f10d98e40b1df2"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="structPwm.html">Pwm</a> Offset: 0x04) PWM Enable Register <br /></td></tr>
<tr class="separator:af98a5a75cda31546c3f10d98e40b1df2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa5fa0570cb3649d0b6e68e13ea72858a"><td class="memItemLeft" align="right" valign="top"><a id="aa5fa0570cb3649d0b6e68e13ea72858a" name="aa5fa0570cb3649d0b6e68e13ea72858a"></a>
__O uint32_t&#160;</td><td class="memItemRight" valign="bottom"><b>PWM_DIS</b></td></tr>
<tr class="memdesc:aa5fa0570cb3649d0b6e68e13ea72858a"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="structPwm.html">Pwm</a> Offset: 0x08) PWM Disable Register <br /></td></tr>
<tr class="separator:aa5fa0570cb3649d0b6e68e13ea72858a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a698461997ab5f9b9b0a768cd6f35727a"><td class="memItemLeft" align="right" valign="top"><a id="a698461997ab5f9b9b0a768cd6f35727a" name="a698461997ab5f9b9b0a768cd6f35727a"></a>
__I uint32_t&#160;</td><td class="memItemRight" valign="bottom"><b>PWM_SR</b></td></tr>
<tr class="memdesc:a698461997ab5f9b9b0a768cd6f35727a"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="structPwm.html">Pwm</a> Offset: 0x0C) PWM Status Register <br /></td></tr>
<tr class="separator:a698461997ab5f9b9b0a768cd6f35727a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9f7dadba0c48b75b8ae3009d4eed86b2"><td class="memItemLeft" align="right" valign="top"><a id="a9f7dadba0c48b75b8ae3009d4eed86b2" name="a9f7dadba0c48b75b8ae3009d4eed86b2"></a>
__O uint32_t&#160;</td><td class="memItemRight" valign="bottom"><b>PWM_IER1</b></td></tr>
<tr class="memdesc:a9f7dadba0c48b75b8ae3009d4eed86b2"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="structPwm.html">Pwm</a> Offset: 0x10) PWM Interrupt Enable Register 1 <br /></td></tr>
<tr class="separator:a9f7dadba0c48b75b8ae3009d4eed86b2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad62fa8b62132f43ecad377a1a2b4e9e3"><td class="memItemLeft" align="right" valign="top"><a id="ad62fa8b62132f43ecad377a1a2b4e9e3" name="ad62fa8b62132f43ecad377a1a2b4e9e3"></a>
__O uint32_t&#160;</td><td class="memItemRight" valign="bottom"><b>PWM_IDR1</b></td></tr>
<tr class="memdesc:ad62fa8b62132f43ecad377a1a2b4e9e3"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="structPwm.html">Pwm</a> Offset: 0x14) PWM Interrupt Disable Register 1 <br /></td></tr>
<tr class="separator:ad62fa8b62132f43ecad377a1a2b4e9e3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2c3b2b816a7371aa969783b0581a07f1"><td class="memItemLeft" align="right" valign="top"><a id="a2c3b2b816a7371aa969783b0581a07f1" name="a2c3b2b816a7371aa969783b0581a07f1"></a>
__I uint32_t&#160;</td><td class="memItemRight" valign="bottom"><b>PWM_IMR1</b></td></tr>
<tr class="memdesc:a2c3b2b816a7371aa969783b0581a07f1"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="structPwm.html">Pwm</a> Offset: 0x18) PWM Interrupt Mask Register 1 <br /></td></tr>
<tr class="separator:a2c3b2b816a7371aa969783b0581a07f1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad51a82155083c0a472e38ec35ead027b"><td class="memItemLeft" align="right" valign="top"><a id="ad51a82155083c0a472e38ec35ead027b" name="ad51a82155083c0a472e38ec35ead027b"></a>
__I uint32_t&#160;</td><td class="memItemRight" valign="bottom"><b>PWM_ISR1</b></td></tr>
<tr class="memdesc:ad51a82155083c0a472e38ec35ead027b"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="structPwm.html">Pwm</a> Offset: 0x1C) PWM Interrupt Status Register 1 <br /></td></tr>
<tr class="separator:ad51a82155083c0a472e38ec35ead027b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4af7499a8a8c38dc36a90f07838c235c"><td class="memItemLeft" align="right" valign="top"><a id="a4af7499a8a8c38dc36a90f07838c235c" name="a4af7499a8a8c38dc36a90f07838c235c"></a>
__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><b>PWM_SCM</b></td></tr>
<tr class="memdesc:a4af7499a8a8c38dc36a90f07838c235c"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="structPwm.html">Pwm</a> Offset: 0x20) PWM Sync Channels Mode Register <br /></td></tr>
<tr class="separator:a4af7499a8a8c38dc36a90f07838c235c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a28228282a0d3645bebb90a7bbb1463a0"><td class="memItemLeft" align="right" valign="top"><a id="a28228282a0d3645bebb90a7bbb1463a0" name="a28228282a0d3645bebb90a7bbb1463a0"></a>
__I uint32_t&#160;</td><td class="memItemRight" valign="bottom"><b>Reserved1</b> [1]</td></tr>
<tr class="separator:a28228282a0d3645bebb90a7bbb1463a0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a531917d3f450f7ad0d55e8a2106906fe"><td class="memItemLeft" align="right" valign="top"><a id="a531917d3f450f7ad0d55e8a2106906fe" name="a531917d3f450f7ad0d55e8a2106906fe"></a>
__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><b>PWM_SCUC</b></td></tr>
<tr class="memdesc:a531917d3f450f7ad0d55e8a2106906fe"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="structPwm.html">Pwm</a> Offset: 0x28) PWM Sync Channels Update Control Register <br /></td></tr>
<tr class="separator:a531917d3f450f7ad0d55e8a2106906fe"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af45588bc983b3bd8b68feae558217f4f"><td class="memItemLeft" align="right" valign="top"><a id="af45588bc983b3bd8b68feae558217f4f" name="af45588bc983b3bd8b68feae558217f4f"></a>
__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><b>PWM_SCUP</b></td></tr>
<tr class="memdesc:af45588bc983b3bd8b68feae558217f4f"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="structPwm.html">Pwm</a> Offset: 0x2C) PWM Sync Channels Update Period Register <br /></td></tr>
<tr class="separator:af45588bc983b3bd8b68feae558217f4f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7f5c3823fd1fd2427eefee31fd075e8e"><td class="memItemLeft" align="right" valign="top"><a id="a7f5c3823fd1fd2427eefee31fd075e8e" name="a7f5c3823fd1fd2427eefee31fd075e8e"></a>
__O uint32_t&#160;</td><td class="memItemRight" valign="bottom"><b>PWM_SCUPUPD</b></td></tr>
<tr class="memdesc:a7f5c3823fd1fd2427eefee31fd075e8e"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="structPwm.html">Pwm</a> Offset: 0x30) PWM Sync Channels Update Period Update Register <br /></td></tr>
<tr class="separator:a7f5c3823fd1fd2427eefee31fd075e8e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa42f42c91e02a16ceae07e1ffd29b006"><td class="memItemLeft" align="right" valign="top"><a id="aa42f42c91e02a16ceae07e1ffd29b006" name="aa42f42c91e02a16ceae07e1ffd29b006"></a>
__O uint32_t&#160;</td><td class="memItemRight" valign="bottom"><b>PWM_IER2</b></td></tr>
<tr class="memdesc:aa42f42c91e02a16ceae07e1ffd29b006"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="structPwm.html">Pwm</a> Offset: 0x34) PWM Interrupt Enable Register 2 <br /></td></tr>
<tr class="separator:aa42f42c91e02a16ceae07e1ffd29b006"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a64e5d011d5618d2a047b9e70dafe8a2a"><td class="memItemLeft" align="right" valign="top"><a id="a64e5d011d5618d2a047b9e70dafe8a2a" name="a64e5d011d5618d2a047b9e70dafe8a2a"></a>
__O uint32_t&#160;</td><td class="memItemRight" valign="bottom"><b>PWM_IDR2</b></td></tr>
<tr class="memdesc:a64e5d011d5618d2a047b9e70dafe8a2a"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="structPwm.html">Pwm</a> Offset: 0x38) PWM Interrupt Disable Register 2 <br /></td></tr>
<tr class="separator:a64e5d011d5618d2a047b9e70dafe8a2a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a385a537ddc9c6c395d83d95c1a06ef19"><td class="memItemLeft" align="right" valign="top"><a id="a385a537ddc9c6c395d83d95c1a06ef19" name="a385a537ddc9c6c395d83d95c1a06ef19"></a>
__I uint32_t&#160;</td><td class="memItemRight" valign="bottom"><b>PWM_IMR2</b></td></tr>
<tr class="memdesc:a385a537ddc9c6c395d83d95c1a06ef19"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="structPwm.html">Pwm</a> Offset: 0x3C) PWM Interrupt Mask Register 2 <br /></td></tr>
<tr class="separator:a385a537ddc9c6c395d83d95c1a06ef19"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a815d3fa2563b0e4d6e9d0da560689263"><td class="memItemLeft" align="right" valign="top"><a id="a815d3fa2563b0e4d6e9d0da560689263" name="a815d3fa2563b0e4d6e9d0da560689263"></a>
__I uint32_t&#160;</td><td class="memItemRight" valign="bottom"><b>PWM_ISR2</b></td></tr>
<tr class="memdesc:a815d3fa2563b0e4d6e9d0da560689263"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="structPwm.html">Pwm</a> Offset: 0x40) PWM Interrupt Status Register 2 <br /></td></tr>
<tr class="separator:a815d3fa2563b0e4d6e9d0da560689263"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab49467577b36a316a1785624f658b983"><td class="memItemLeft" align="right" valign="top"><a id="ab49467577b36a316a1785624f658b983" name="ab49467577b36a316a1785624f658b983"></a>
__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><b>PWM_OOV</b></td></tr>
<tr class="memdesc:ab49467577b36a316a1785624f658b983"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="structPwm.html">Pwm</a> Offset: 0x44) PWM Output Override Value Register <br /></td></tr>
<tr class="separator:ab49467577b36a316a1785624f658b983"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae849226c0b45aa1e7a4b6353970f7cc0"><td class="memItemLeft" align="right" valign="top"><a id="ae849226c0b45aa1e7a4b6353970f7cc0" name="ae849226c0b45aa1e7a4b6353970f7cc0"></a>
__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><b>PWM_OS</b></td></tr>
<tr class="memdesc:ae849226c0b45aa1e7a4b6353970f7cc0"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="structPwm.html">Pwm</a> Offset: 0x48) PWM Output Selection Register <br /></td></tr>
<tr class="separator:ae849226c0b45aa1e7a4b6353970f7cc0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aaaeaaa05fb609641fb915fadcc3dc440"><td class="memItemLeft" align="right" valign="top"><a id="aaaeaaa05fb609641fb915fadcc3dc440" name="aaaeaaa05fb609641fb915fadcc3dc440"></a>
__O uint32_t&#160;</td><td class="memItemRight" valign="bottom"><b>PWM_OSS</b></td></tr>
<tr class="memdesc:aaaeaaa05fb609641fb915fadcc3dc440"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="structPwm.html">Pwm</a> Offset: 0x4C) PWM Output Selection Set Register <br /></td></tr>
<tr class="separator:aaaeaaa05fb609641fb915fadcc3dc440"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afe7ebaa1b564156e7c974cc8743bf6b0"><td class="memItemLeft" align="right" valign="top"><a id="afe7ebaa1b564156e7c974cc8743bf6b0" name="afe7ebaa1b564156e7c974cc8743bf6b0"></a>
__O uint32_t&#160;</td><td class="memItemRight" valign="bottom"><b>PWM_OSC</b></td></tr>
<tr class="memdesc:afe7ebaa1b564156e7c974cc8743bf6b0"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="structPwm.html">Pwm</a> Offset: 0x50) PWM Output Selection Clear Register <br /></td></tr>
<tr class="separator:afe7ebaa1b564156e7c974cc8743bf6b0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7aa925947ae2f13035028966882c7887"><td class="memItemLeft" align="right" valign="top"><a id="a7aa925947ae2f13035028966882c7887" name="a7aa925947ae2f13035028966882c7887"></a>
__O uint32_t&#160;</td><td class="memItemRight" valign="bottom"><b>PWM_OSSUPD</b></td></tr>
<tr class="memdesc:a7aa925947ae2f13035028966882c7887"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="structPwm.html">Pwm</a> Offset: 0x54) PWM Output Selection Set Update Register <br /></td></tr>
<tr class="separator:a7aa925947ae2f13035028966882c7887"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a43a2bcdf60ea492aa45213f1e86df095"><td class="memItemLeft" align="right" valign="top"><a id="a43a2bcdf60ea492aa45213f1e86df095" name="a43a2bcdf60ea492aa45213f1e86df095"></a>
__O uint32_t&#160;</td><td class="memItemRight" valign="bottom"><b>PWM_OSCUPD</b></td></tr>
<tr class="memdesc:a43a2bcdf60ea492aa45213f1e86df095"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="structPwm.html">Pwm</a> Offset: 0x58) PWM Output Selection Clear Update Register <br /></td></tr>
<tr class="separator:a43a2bcdf60ea492aa45213f1e86df095"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a00025ddbc45edc6db0c57987237d2851"><td class="memItemLeft" align="right" valign="top"><a id="a00025ddbc45edc6db0c57987237d2851" name="a00025ddbc45edc6db0c57987237d2851"></a>
__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><b>PWM_FMR</b></td></tr>
<tr class="memdesc:a00025ddbc45edc6db0c57987237d2851"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="structPwm.html">Pwm</a> Offset: 0x5C) PWM Fault Mode Register <br /></td></tr>
<tr class="separator:a00025ddbc45edc6db0c57987237d2851"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4f928b7c529e928cd4ff9607f79cd5fd"><td class="memItemLeft" align="right" valign="top"><a id="a4f928b7c529e928cd4ff9607f79cd5fd" name="a4f928b7c529e928cd4ff9607f79cd5fd"></a>
__I uint32_t&#160;</td><td class="memItemRight" valign="bottom"><b>PWM_FSR</b></td></tr>
<tr class="memdesc:a4f928b7c529e928cd4ff9607f79cd5fd"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="structPwm.html">Pwm</a> Offset: 0x60) PWM Fault Status Register <br /></td></tr>
<tr class="separator:a4f928b7c529e928cd4ff9607f79cd5fd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acbca535e1afb2eea771be902a805d603"><td class="memItemLeft" align="right" valign="top"><a id="acbca535e1afb2eea771be902a805d603" name="acbca535e1afb2eea771be902a805d603"></a>
__O uint32_t&#160;</td><td class="memItemRight" valign="bottom"><b>PWM_FCR</b></td></tr>
<tr class="memdesc:acbca535e1afb2eea771be902a805d603"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="structPwm.html">Pwm</a> Offset: 0x64) PWM Fault Clear Register <br /></td></tr>
<tr class="separator:acbca535e1afb2eea771be902a805d603"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afbc559f12d88e2534b943236d8e1a28f"><td class="memItemLeft" align="right" valign="top"><a id="afbc559f12d88e2534b943236d8e1a28f" name="afbc559f12d88e2534b943236d8e1a28f"></a>
__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><b>PWM_FPV</b></td></tr>
<tr class="memdesc:afbc559f12d88e2534b943236d8e1a28f"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="structPwm.html">Pwm</a> Offset: 0x68) PWM Fault Protection Value Register <br /></td></tr>
<tr class="separator:afbc559f12d88e2534b943236d8e1a28f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a774bff16b2feb56490d046554f3da695"><td class="memItemLeft" align="right" valign="top"><a id="a774bff16b2feb56490d046554f3da695" name="a774bff16b2feb56490d046554f3da695"></a>
__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><b>PWM_FPE1</b></td></tr>
<tr class="memdesc:a774bff16b2feb56490d046554f3da695"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="structPwm.html">Pwm</a> Offset: 0x6C) PWM Fault Protection Enable Register 1 <br /></td></tr>
<tr class="separator:a774bff16b2feb56490d046554f3da695"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7d09dcdce6691f49364cdc1a28931b07"><td class="memItemLeft" align="right" valign="top"><a id="a7d09dcdce6691f49364cdc1a28931b07" name="a7d09dcdce6691f49364cdc1a28931b07"></a>
__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><b>PWM_FPE2</b></td></tr>
<tr class="memdesc:a7d09dcdce6691f49364cdc1a28931b07"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="structPwm.html">Pwm</a> Offset: 0x70) PWM Fault Protection Enable Register 2 <br /></td></tr>
<tr class="separator:a7d09dcdce6691f49364cdc1a28931b07"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a50fcf9f435b00fae789c18e9c9efe8d8"><td class="memItemLeft" align="right" valign="top"><a id="a50fcf9f435b00fae789c18e9c9efe8d8" name="a50fcf9f435b00fae789c18e9c9efe8d8"></a>
__I uint32_t&#160;</td><td class="memItemRight" valign="bottom"><b>Reserved2</b> [2]</td></tr>
<tr class="separator:a50fcf9f435b00fae789c18e9c9efe8d8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5f73618fc6f45fc2e6b5c7618d89cf7a"><td class="memItemLeft" align="right" valign="top"><a id="a5f73618fc6f45fc2e6b5c7618d89cf7a" name="a5f73618fc6f45fc2e6b5c7618d89cf7a"></a>
__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><b>PWM_ELMR</b> [2]</td></tr>
<tr class="memdesc:a5f73618fc6f45fc2e6b5c7618d89cf7a"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="structPwm.html">Pwm</a> Offset: 0x7C) PWM Event Line 0 Mode Register <br /></td></tr>
<tr class="separator:a5f73618fc6f45fc2e6b5c7618d89cf7a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7aa5995dee070fada701e3a49ec34bad"><td class="memItemLeft" align="right" valign="top"><a id="a7aa5995dee070fada701e3a49ec34bad" name="a7aa5995dee070fada701e3a49ec34bad"></a>
__I uint32_t&#160;</td><td class="memItemRight" valign="bottom"><b>Reserved3</b> [11]</td></tr>
<tr class="separator:a7aa5995dee070fada701e3a49ec34bad"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:adc82466754e7003ffc6f0017aaef1b41"><td class="memItemLeft" align="right" valign="top"><a id="adc82466754e7003ffc6f0017aaef1b41" name="adc82466754e7003ffc6f0017aaef1b41"></a>
__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><b>PWM_SMMR</b></td></tr>
<tr class="memdesc:adc82466754e7003ffc6f0017aaef1b41"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="structPwm.html">Pwm</a> Offset: 0xB0) PWM Stepper Motor Mode Register <br /></td></tr>
<tr class="separator:adc82466754e7003ffc6f0017aaef1b41"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9e85c3b9fdce492140ab1f3389e0b506"><td class="memItemLeft" align="right" valign="top"><a id="a9e85c3b9fdce492140ab1f3389e0b506" name="a9e85c3b9fdce492140ab1f3389e0b506"></a>
__I uint32_t&#160;</td><td class="memItemRight" valign="bottom"><b>Reserved4</b> [12]</td></tr>
<tr class="separator:a9e85c3b9fdce492140ab1f3389e0b506"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a442b89c8b56e3742c6a060979443c6c6"><td class="memItemLeft" align="right" valign="top"><a id="a442b89c8b56e3742c6a060979443c6c6" name="a442b89c8b56e3742c6a060979443c6c6"></a>
__O uint32_t&#160;</td><td class="memItemRight" valign="bottom"><b>PWM_WPCR</b></td></tr>
<tr class="memdesc:a442b89c8b56e3742c6a060979443c6c6"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="structPwm.html">Pwm</a> Offset: 0xE4) PWM Write Protect Control Register <br /></td></tr>
<tr class="separator:a442b89c8b56e3742c6a060979443c6c6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab7152d66306ca3dd7a8847787c220efa"><td class="memItemLeft" align="right" valign="top"><a id="ab7152d66306ca3dd7a8847787c220efa" name="ab7152d66306ca3dd7a8847787c220efa"></a>
__I uint32_t&#160;</td><td class="memItemRight" valign="bottom"><b>PWM_WPSR</b></td></tr>
<tr class="memdesc:ab7152d66306ca3dd7a8847787c220efa"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="structPwm.html">Pwm</a> Offset: 0xE8) PWM Write Protect Status Register <br /></td></tr>
<tr class="separator:ab7152d66306ca3dd7a8847787c220efa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abb58b6e682fe68c9e9895ef71aca400d"><td class="memItemLeft" align="right" valign="top"><a id="abb58b6e682fe68c9e9895ef71aca400d" name="abb58b6e682fe68c9e9895ef71aca400d"></a>
__I uint32_t&#160;</td><td class="memItemRight" valign="bottom"><b>Reserved5</b> [7]</td></tr>
<tr class="separator:abb58b6e682fe68c9e9895ef71aca400d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a97838d208b05633395843c6f436e250c"><td class="memItemLeft" align="right" valign="top"><a id="a97838d208b05633395843c6f436e250c" name="a97838d208b05633395843c6f436e250c"></a>
__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><b>PWM_TPR</b></td></tr>
<tr class="memdesc:a97838d208b05633395843c6f436e250c"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="structPwm.html">Pwm</a> Offset: 0x108) Transmit Pointer Register <br /></td></tr>
<tr class="separator:a97838d208b05633395843c6f436e250c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3c375a70459bfb0beba25e92286cb3c4"><td class="memItemLeft" align="right" valign="top"><a id="a3c375a70459bfb0beba25e92286cb3c4" name="a3c375a70459bfb0beba25e92286cb3c4"></a>
__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><b>PWM_TCR</b></td></tr>
<tr class="memdesc:a3c375a70459bfb0beba25e92286cb3c4"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="structPwm.html">Pwm</a> Offset: 0x10C) Transmit Counter Register <br /></td></tr>
<tr class="separator:a3c375a70459bfb0beba25e92286cb3c4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad4ac0e74ef81a12250fb4a5398cfdf2a"><td class="memItemLeft" align="right" valign="top"><a id="ad4ac0e74ef81a12250fb4a5398cfdf2a" name="ad4ac0e74ef81a12250fb4a5398cfdf2a"></a>
__I uint32_t&#160;</td><td class="memItemRight" valign="bottom"><b>Reserved6</b> [2]</td></tr>
<tr class="separator:ad4ac0e74ef81a12250fb4a5398cfdf2a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae882960dac7c43b93dd7c7c65f865086"><td class="memItemLeft" align="right" valign="top"><a id="ae882960dac7c43b93dd7c7c65f865086" name="ae882960dac7c43b93dd7c7c65f865086"></a>
__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><b>PWM_TNPR</b></td></tr>
<tr class="memdesc:ae882960dac7c43b93dd7c7c65f865086"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="structPwm.html">Pwm</a> Offset: 0x118) Transmit Next Pointer Register <br /></td></tr>
<tr class="separator:ae882960dac7c43b93dd7c7c65f865086"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af41ab319e44cd37c0b401f88d917b2db"><td class="memItemLeft" align="right" valign="top"><a id="af41ab319e44cd37c0b401f88d917b2db" name="af41ab319e44cd37c0b401f88d917b2db"></a>
__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><b>PWM_TNCR</b></td></tr>
<tr class="memdesc:af41ab319e44cd37c0b401f88d917b2db"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="structPwm.html">Pwm</a> Offset: 0x11C) Transmit Next Counter Register <br /></td></tr>
<tr class="separator:af41ab319e44cd37c0b401f88d917b2db"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aaf35cd9fcf9520cef2798f73f8ad64c9"><td class="memItemLeft" align="right" valign="top"><a id="aaf35cd9fcf9520cef2798f73f8ad64c9" name="aaf35cd9fcf9520cef2798f73f8ad64c9"></a>
__O uint32_t&#160;</td><td class="memItemRight" valign="bottom"><b>PWM_PTCR</b></td></tr>
<tr class="memdesc:aaf35cd9fcf9520cef2798f73f8ad64c9"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="structPwm.html">Pwm</a> Offset: 0x120) Transfer Control Register <br /></td></tr>
<tr class="separator:aaf35cd9fcf9520cef2798f73f8ad64c9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af415db1b2febc3e80ec38090b1b868ce"><td class="memItemLeft" align="right" valign="top"><a id="af415db1b2febc3e80ec38090b1b868ce" name="af415db1b2febc3e80ec38090b1b868ce"></a>
__I uint32_t&#160;</td><td class="memItemRight" valign="bottom"><b>PWM_PTSR</b></td></tr>
<tr class="memdesc:af415db1b2febc3e80ec38090b1b868ce"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="structPwm.html">Pwm</a> Offset: 0x124) Transfer Status Register <br /></td></tr>
<tr class="separator:af415db1b2febc3e80ec38090b1b868ce"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3d3c73a4945dcdbdfc603dd8971526d7"><td class="memItemLeft" align="right" valign="top"><a id="a3d3c73a4945dcdbdfc603dd8971526d7" name="a3d3c73a4945dcdbdfc603dd8971526d7"></a>
__I uint32_t&#160;</td><td class="memItemRight" valign="bottom"><b>Reserved7</b> [2]</td></tr>
<tr class="separator:a3d3c73a4945dcdbdfc603dd8971526d7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad7310a51a3ba7fa81d591518591a1efb"><td class="memItemLeft" align="right" valign="top"><a id="ad7310a51a3ba7fa81d591518591a1efb" name="ad7310a51a3ba7fa81d591518591a1efb"></a>
<a class="el" href="structPwmCmp.html">PwmCmp</a>&#160;</td><td class="memItemRight" valign="bottom"><b>PWM_CMP</b> [PWMCMP_NUMBER]</td></tr>
<tr class="memdesc:ad7310a51a3ba7fa81d591518591a1efb"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="structPwm.html">Pwm</a> Offset: 0x130) 0 .. 7 <br /></td></tr>
<tr class="separator:ad7310a51a3ba7fa81d591518591a1efb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2264df97a791632a0a47e2215d6bd421"><td class="memItemLeft" align="right" valign="top"><a id="a2264df97a791632a0a47e2215d6bd421" name="a2264df97a791632a0a47e2215d6bd421"></a>
__I uint32_t&#160;</td><td class="memItemRight" valign="bottom"><b>Reserved8</b> [20]</td></tr>
<tr class="separator:a2264df97a791632a0a47e2215d6bd421"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abe60a63466a852695d918b9bc5551ef7"><td class="memItemLeft" align="right" valign="top"><a id="abe60a63466a852695d918b9bc5551ef7" name="abe60a63466a852695d918b9bc5551ef7"></a>
<a class="el" href="structPwmCh__num.html">PwmCh_num</a>&#160;</td><td class="memItemRight" valign="bottom"><b>PWM_CH_NUM</b> [PWMCH_NUM_NUMBER]</td></tr>
<tr class="memdesc:abe60a63466a852695d918b9bc5551ef7"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="structPwm.html">Pwm</a> Offset: 0x200) ch_num = 0 .. 7 <br /></td></tr>
<tr class="separator:abe60a63466a852695d918b9bc5551ef7"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<hr/>The documentation for this struct was generated from the following file:<ul>
<li>src/cmsis_include/component/<a class="el" href="pwm_8h_source.html">pwm.h</a></li>
</ul>
</div><!-- contents -->
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated by&#160;<a href="https://www.doxygen.org/index.html"><img class="footer" src="doxygen.svg" width="104" height="31" alt="doxygen"/></a> 1.9.6
</small></address>
</body>
</html>
