/*#*********************************************************************************************************************/
/*
/*# Technology     : TSMC 16nm CMOS Logic FinFet Compact (FFC) Low Leakage HKMG                          */
/*# Memory Type    : TSMC 16nm FFC Single Port SRAM with d0907 bit cell                     */
/*# Library Name   : ts1n16ffcllsvta8192x32m8sw (user specify : ts1n16ffcllsvta8192x32m8sw)            */
/*# Library Version: 120a                                                */
/*# Generated Time : 2025/06/23, 08:27:44                                        */
/*#*********************************************************************************************************************/
/*#                                                            */
/*# STATEMENT OF USE                                                    */
/*#                                                            */
/*# This information contains confidential and proprietary information of TSMC.                    */
/*# No part of this information may be reproduced, transmitted, transcribed,                        */
/*# stored in a retrieval system, or translated into any human or computer                        */
/*# language, in any form or by any means, electronic, mechanical, magnetic,                        */
/*# optical, chemical, manual, or otherwise, without the prior written permission                    */
/*# of TSMC. This information was prepared for informational purpose and is for                    */
/*# use by TSMC's customers only. TSMC reserves the right to make changes in the                    */
/*# information at any time and without notice.                                    */
/*#                                                            */
/*#*********************************************************************************************************************/
/* Template Version : S_03_54401                                               */
/****************************************************************************** */

library (  ts1n16ffcllsvta8192x32m8sw_tt0p85v85c ) {
    technology ( cmos) ;
    delay_model : table_lookup ;
    date : "2025/06/23, 08:27:44" ;
    comment : "Copyright TSMC" ;
    revision : v1.0 ;
    simulation : true ;
    voltage_map ( VDD, 0.850000 ) ;
    voltage_map ( VSS, 0.0) ;
    nom_process : 1 ;
    nom_temperature : 85.000000 ;
    nom_voltage : 0.850000 ;
    operating_conditions ( "tt0p85v85c" ) {
        process : 1 ;
        temperature : 85 ;
        voltage : 0.850000 ;
        tree_type : "balanced_tree" ;
    }
    default_operating_conditions : tt0p85v85c ;
    capacitive_load_unit ( 1, pf)  ;
    voltage_unit : "1V" ;
    current_unit : "1uA" ;
    time_unit : "1ns" ;
    leakage_power_unit : "1uW" ;   
    pulling_resistance_unit : "1kohm" ;
    library_features ( report_delay_calculation) ;
    library_features ( report_power_calculation) ;    
    define_cell_area ( pad_drivers,pad_driver_sites) ;
    define_cell_area ( bond_pads,pad_slots) ;
 
    default_max_fanout : 20.0 ;
    default_fanout_load : 1.0 ;
    default_inout_pin_cap : 0.0 ;
    default_input_pin_cap : 0.0 ;
    default_output_pin_cap : 0.0 ;

    input_voltage(cmos) {
        vil : 0.3 * VDD ;
        vih : 0.7 * VDD ;
        vimin : -0.5 ;
        vimax : VDD + 0.5 ;
    }
    input_voltage(cmos_schmitt) {
         vil : 0.3 * VDD ;
         vih : 0.7 * VDD ;
         vimin : -0.5 ;
         vimax : VDD + 0.5 ;
    }
    input_voltage(schmitt) {
         vil : 0.3 * VDD ;
         vih : 0.7 * VDD ;
         vimin : -0.5 ;
         vimax : VDD + 0.5 ;
    }
    input_voltage(ttl) {
         vil : 0.8 ;
         vih : 2.0 ;
         vimin : -0.5 ;
         vimax : VDD + 0.5 ;
    }
    input_voltage(ttl_schmitt) {
         vil : 0.8 ;
         vih : 2.0 ;
         vimin : -0.5 ;
         vimax : VDD + 0.5 ;
    }
    input_voltage(pci) {
         vil : 0.8 ;
         vih : 2.0 ;
         vimin : -0.5 ;
         vimax : VDD + 0.5 ;
    }
    output_voltage(cmos) {
         vol : 0.3 * VDD ;
         voh : 0.7 * VDD ;
         vomin : -0.5 ;
         vomax : VDD + 0.5 ;
    }
    output_voltage(cmos_schmitt) {
         vol : 0.3 * VDD ;
         voh : 0.7 * VDD ;
         vomin : -0.5 ;
         vomax : VDD + 0.5 ;
    }
    output_voltage(schmitt) {
         vol : 0.3 * VDD ;
         voh : 0.7 * VDD ;
         vomin : -0.5 ;
         vomax : VDD + 0.5 ;
    }
    output_voltage(ttl) {
         vol : 0.8 ;
         voh : 2.0 ;
         vomin : -0.5 ;
         vomax : VDD + 0.5 ;
    }
    output_voltage(ttl_schmitt) {
         vol : 0.8 ;
         voh : 2.0 ;
         vomin : -0.5 ;
         vomax : VDD + 0.5 ;
    }
    output_voltage(pci) {
         vol : 0.8 ;
         voh : 2.0 ;
         vomin : -0.5 ;
         vomax : VDD + 0.5 ;
    }
  
    slew_lower_threshold_pct_rise : 10.00 ;
    slew_upper_threshold_pct_rise : 90.00 ;
    slew_derate_from_library : 1.00 ;
    input_threshold_pct_fall : 50.00 ;
    output_threshold_pct_fall : 50.00 ;
    input_threshold_pct_rise : 50.00 ;
    output_threshold_pct_rise : 50.00 ;
    slew_lower_threshold_pct_fall : 10.00 ;
    slew_upper_threshold_pct_fall : 90.00 ;
    default_cell_leakage_power : 0.000000 ;
    default_leakage_power_density : 0.000000 ;
    k_volt_cell_leakage_power : 0.000000 ;
    k_temp_cell_leakage_power : 0.000000 ;
    k_process_cell_leakage_power : 0.000000 ;
    k_volt_internal_power : 0.000000 ;
    k_temp_internal_power : 0.000000 ;
    k_process_internal_power : 0.000000 ;

    /* LIBRARY_DEFINES */
    /* LIBRARY_ATTRIBUTE */
    define(functional_peak_current, cell, float);
    lu_table_template (clktree_constraint_template) {
         variable_1 : input_net_transition ;
         index_1 ( "0.011000, 0.052000, 0.107000, 0.217000, 0.437000" ) ;
    }
    lu_table_template ( clktran_constraint_template ) {
        variable_1 : constrained_pin_transition ;
        index_1 ( "0.011000, 0.052000, 0.107000, 0.217000, 0.437000" ) ;
    }
    lu_table_template (asyntran_constraint_template) {
         variable_1 : constrained_pin_transition ;
         index_1 ( "0.011000, 0.052000, 0.107000, 0.217000, 0.437000" ) ;
    }    
    lu_table_template (asig2sram_delay_template) {
         variable_1 : input_net_transition ;
         variable_2 : total_output_net_capacitance ;
         index_1 ( "0.011000, 0.052000, 0.107000, 0.217000, 0.437000" ) ;
         index_2 ( "0.002000, 0.024900, 0.052700, 0.108400, 0.219700" ) ;
    }
    lu_table_template ( sig2sram_delay_template ) {
        variable_1 : input_net_transition ;
        variable_2 : total_output_net_capacitance ;
        index_1 ( "0.011000, 0.052000, 0.107000, 0.217000, 0.437000" ) ;
        index_2 ( "0.002000, 0.024900, 0.052700, 0.108400, 0.219700" ) ;
    }
    lu_table_template ( sram_load_template ) {
        variable_1 : total_output_net_capacitance ;
        index_1 ("0.002000, 0.024900, 0.052700, 0.108400, 0.219700");
    }
    lu_table_template ( sig2sram_constraint_template ) {
        variable_1 : related_pin_transition ;
        variable_2 : constrained_pin_transition ;
        index_1 ( "0.011000, 0.052000, 0.107000, 0.217000, 0.437000" ) ;
        index_2 ( "0.011000, 0.052000, 0.107000, 0.217000, 0.437000" ) ;
    }
    power_lut_template ( sram_power_template ) {
        variable_1 : total_output_net_capacitance ;
        index_1 ("0.002000, 0.024900, 0.052700, 0.108400, 0.219700");
    } 
    /* LIBRARY_TEMPLATE */

    lu_table_template (waveform_template_name) {
        variable_1 : input_net_transition;
        variable_2 : normalized_voltage;
        index_1 ( "0.011000, 0.052000, 0.107000, 0.217000, 0.437000" );
        index_2 ("0, 0.065, 0.215835, 0.34251, 0.470272, 0.587447, 0.755671, 0.920547, 0.942784, 0.960506, 0.974146, 0.984284, 0.995449, 1");
    }
    normalized_driver_waveform (waveform_template_name) {
        index_1 ( "0.011000, 0.052000, 0.107000, 0.217000, 0.437000" );
        index_2 ("0, 0.065, 0.215835, 0.34251, 0.470272, 0.587447, 0.755671, 0.920547, 0.942784, 0.960506, 0.974146, 0.984284, 0.995449, 1");
        values ( \
              "0.000000, 0.000894, 0.002968, 0.004710, 0.006466, 0.008077, 0.010390, 0.012658, 0.012963, 0.013207, 0.013395, 0.013534, 0.013687, 0.013750",\
              "0.000000, 0.004225, 0.014029, 0.022263, 0.030568, 0.038184, 0.049119, 0.059836, 0.061281, 0.062433, 0.063319, 0.063978, 0.064704, 0.065000",\
              "0.000000, 0.008694, 0.028868, 0.045811, 0.062899, 0.078571, 0.101071, 0.123123, 0.126097, 0.128468, 0.130292, 0.131648, 0.133141, 0.133750",\
              "0.000000, 0.017631, 0.058545, 0.092906, 0.127561, 0.159345, 0.204976, 0.249698, 0.255730, 0.260537, 0.264237, 0.266987, 0.270016, 0.271250",\
              "0.000000, 0.035506, 0.117900, 0.187096, 0.256886, 0.320893, 0.412785, 0.502849, 0.514996, 0.524676, 0.532127, 0.537665, 0.543764, 0.546250"\
               );
    }
    type ( A_bus_12_to_0 ) {
        base_type : array ;
        data_type : bit ;
        bit_width : 13 ;
        bit_from : 12 ;
        bit_to : 0 ;
        downto : true ;
    }
    type ( Q_bus_31_to_0 ) {
        base_type : array ;
        data_type : bit ;
        bit_width : 32 ;
        bit_from : 31 ;
        bit_to : 0 ;
        downto : true ;
    }
    type (RTSEL_bus_1_to_0) {
        base_type : array;
        data_type : bit;
        bit_width : 2;
        bit_from  : 1;
        bit_to    : 0;
        downto    : true;
    }
    type (WTSEL_bus_1_to_0) {
        base_type : array;
        data_type : bit;
        bit_width : 2;
        bit_from  : 1;
        bit_to    : 0;
        downto    : true;
    }
cell ( TS1N16FFCLLSVTA8192X32M8SW ) {
    memory () {
        type : ram ;
        address_width : 13 ;
        word_width : 32 ;
    }
    functional_peak_current : 84936.100000;
    area : 31925.782944 ;
    interface_timing : TRUE ;
    dont_use : TRUE ;
    dont_touch : TRUE ;
    map_only : TRUE ;
    is_macro_cell : TRUE ;
    pg_pin ( VDD ) {
        voltage_name : VDD ;
        direction : input;
        pg_type : primary_power ;
    }    
    pg_pin ( VSS ) {
        voltage_name : VSS ;
        direction : input;
        pg_type : primary_ground ;
    }
    bus(RTSEL) {
        bus_type : RTSEL_bus_1_to_0 ;
        direction : input;
        max_transition  : 0.437000 ;
        capacitance     : 0.001354 ;
                timing() {
            timing_type     : setup_rising ;
            related_pin     : "CLK" ;
    
      
            when            : "!CEB" ;
            sdf_cond        : "check_noidle" ;
      
    
            rise_constraint(asyntran_constraint_template) {
                values ( "0.702026, 0.708506, 0.715418, 0.733454, 1.092500" ) ;
            }
            
            fall_constraint(asyntran_constraint_template) {
                values ( "0.702026, 0.708506, 0.715418, 0.733454, 1.092500" ) ;
            }
        }
        timing() {
            timing_type     : hold_rising ;
            related_pin     : "CLK" ;
    
      
            when            : "!CEB" ;
            sdf_cond        : "check_noidle" ;
      
    
            rise_constraint(asyntran_constraint_template) {
                values ( "   0,    0,    0,    0,    0" ) ;
            }
            fall_constraint(asyntran_constraint_template) {
                values ( "   0,    0,    0,    0,    0" ) ;
            }
        }

        timing() {
            timing_type     : setup_rising ;
            related_pin     : "CLK" ;
    
      
            when            : "CEB" ;
            sdf_cond        : "check_idle" ;
      
    
            rise_constraint(asyntran_constraint_template) {
                values ( "   0,    0,    0,    0,    0" ) ;
            }
            fall_constraint(asyntran_constraint_template) {
                values ( "   0,    0,    0,    0,    0" ) ;
            }
        }
        timing() {
            timing_type     : hold_rising ;
            related_pin     : "CLK" ;
    
      
            when            : "CEB" ;
            sdf_cond        : "check_idle" ;
      
    
            rise_constraint(asyntran_constraint_template) {
                values ( "0.631824, 0.637656, 0.643876, 0.660109, 0.983250" ) ;
            }
            fall_constraint(asyntran_constraint_template) {
                values ( "0.631824, 0.637656, 0.643876, 0.660109, 0.983250" ) ;
            }
        }
        pin(RTSEL[1:0]) {
        related_power_pin : VDD;
        related_ground_pin : VSS;
            internal_power(){
                related_pg_pin : VDD;
                rise_power ( "scalar" ) {
                    values ( "0.008791" ) ;
                }
                fall_power ( "scalar" ) {
                    values ( "0.011649" ) ;
                }
            }
        }
    }
    bus(WTSEL) {
        bus_type : WTSEL_bus_1_to_0 ;
        direction : input;
        max_transition  : 0.437000 ;
        capacitance     : 0.001354 ;
                timing() {
            timing_type     : setup_rising ;
            related_pin     : "CLK" ;
    
      
            when            : "!CEB" ;
            sdf_cond        : "check_noidle" ;
      
    
            rise_constraint(asyntran_constraint_template) {
                values ( "0.702026, 0.708506, 0.715418, 0.733454, 1.092500" ) ;
            }
            
            fall_constraint(asyntran_constraint_template) {
                values ( "0.702026, 0.708506, 0.715418, 0.733454, 1.092500" ) ;
            }
        }
        timing() {
            timing_type     : hold_rising ;
            related_pin     : "CLK" ;
    
      
            when            : "!CEB" ;
            sdf_cond        : "check_noidle" ;
      
    
            rise_constraint(asyntran_constraint_template) {
                values ( "   0,    0,    0,    0,    0" ) ;
            }
            fall_constraint(asyntran_constraint_template) {
                values ( "   0,    0,    0,    0,    0" ) ;
            }
        }

        timing() {
            timing_type     : setup_rising ;
            related_pin     : "CLK" ;
    
      
            when            : "CEB" ;
            sdf_cond        : "check_idle" ;
      
    
            rise_constraint(asyntran_constraint_template) {
                values ( "   0,    0,    0,    0,    0" ) ;
            }
            fall_constraint(asyntran_constraint_template) {
                values ( "   0,    0,    0,    0,    0" ) ;
            }
        }
        timing() {
            timing_type     : hold_rising ;
            related_pin     : "CLK" ;
    
      
            when            : "CEB" ;
            sdf_cond        : "check_idle" ;
      
    
            rise_constraint(asyntran_constraint_template) {
                values ( "0.631824, 0.637656, 0.643876, 0.660109, 0.983250" ) ;
            }
            fall_constraint(asyntran_constraint_template) {
                values ( "0.631824, 0.637656, 0.643876, 0.660109, 0.983250" ) ;
            }
        }
        pin(WTSEL[1:0]) {
        related_power_pin : VDD;
        related_ground_pin : VSS;
            internal_power(){
                related_pg_pin : VDD;
                rise_power ( "scalar" ) {
                    values ( "0.008791" ) ;
                }
                fall_power ( "scalar" ) {
                    values ( "0.011649" ) ;
                }
            }
        }
    }





    bus ( Q ) {
        bus_type : Q_bus_31_to_0 ;
        direction : output ;
        max_capacitance : 0.219700 ;
       
        memory_read () {
            address : A ;
        }
        pin ( Q[31:0] ) {
            power_down_function : "!VDD + VSS" ;
            related_power_pin : VDD ;
            related_ground_pin : VSS ;
            internal_power () {
                related_pg_pin : VDD ;
                rise_power (sram_power_template ) {
                    values ( "0.009506, 0.009506, 0.009506, 0.009506, 0.009506" ) ;
                }
                fall_power (sram_power_template ) {
                    values ( "0.009506, 0.009506, 0.009506, 0.009506, 0.009506" ) ;
                }
            }
        }
        
        timing () {
            related_pin : "CLK" ;
            timing_type : rising_edge ;
            timing_sense : non_unate ;
                when : "!CEB & WEB" ;
                sdf_cond : "!CEB & WEB" ;

            retaining_fall ( sig2sram_delay_template ) {
                values ( \
              "0.399028, 0.409458, 0.420358, 0.442058, 0.485458",\
              "0.405688, 0.416118, 0.427018, 0.448718, 0.492118",\
              "0.412798, 0.423228, 0.434128, 0.455828, 0.499228",\
              "0.422248, 0.432678, 0.443578, 0.465278, 0.508678",\
              "0.432408, 0.442838, 0.453738, 0.475438, 0.518838"\
               ) ;
            }
            retaining_rise ( sig2sram_delay_template ) {
                values ( \
              "0.399028, 0.409458, 0.420358, 0.442058, 0.485458",\
              "0.405688, 0.416118, 0.427018, 0.448718, 0.492118",\
              "0.412798, 0.423228, 0.434128, 0.455828, 0.499228",\
              "0.422248, 0.432678, 0.443578, 0.465278, 0.508678",\
              "0.432408, 0.442838, 0.453738, 0.475438, 0.518838"\
               ) ;
            }      
            retain_rise_slew ( sig2sram_delay_template ) {
                values ( \
              "0.013305, 0.043095, 0.081088, 0.158389, 0.210243",\
              "0.013305, 0.043095, 0.081088, 0.158389, 0.210243",\
              "0.013305, 0.043095, 0.081088, 0.158389, 0.210243",\
              "0.013305, 0.043095, 0.081088, 0.158389, 0.210243",\
              "0.013305, 0.043095, 0.081088, 0.158389, 0.210243"\
               ) ;
            }
            retain_fall_slew ( sig2sram_delay_template ) {
                values ( \
              "0.013305, 0.043095, 0.081088, 0.158389, 0.210243",\
              "0.013305, 0.043095, 0.081088, 0.158389, 0.210243",\
              "0.013305, 0.043095, 0.081088, 0.158389, 0.210243",\
              "0.013305, 0.043095, 0.081088, 0.158389, 0.210243",\
              "0.013305, 0.043095, 0.081088, 0.158389, 0.210243"\
               ) ;
            }
            cell_rise ( sig2sram_delay_template ) {
                values ( \
              "0.527218, 0.541918, 0.557878, 0.588853, 0.650593",\
              "0.534988, 0.549688, 0.565648, 0.596623, 0.658363",\
              "0.542758, 0.557458, 0.573418, 0.604393, 0.666133",\
              "0.553993, 0.568693, 0.584653, 0.615628, 0.677368",\
              "0.565858, 0.580558, 0.596518, 0.627493, 0.689233"\
               ) ;
            }
            rise_transition(sig2sram_delay_template) {
                values ( \
              "0.011243, 0.028920, 0.053714, 0.165710, 0.326685",\
              "0.011243, 0.028920, 0.053714, 0.165710, 0.326685",\
              "0.011243, 0.028920, 0.053714, 0.165710, 0.326685",\
              "0.011243, 0.028920, 0.053714, 0.165710, 0.326685",\
              "0.011243, 0.028920, 0.053714, 0.165710, 0.326685"\
               ) ;
            }
            cell_fall ( sig2sram_delay_template ) {
                values ( \
              "0.527218, 0.541918, 0.557878, 0.588853, 0.650593",\
              "0.534988, 0.549688, 0.565648, 0.596623, 0.658363",\
              "0.542758, 0.557458, 0.573418, 0.604393, 0.666133",\
              "0.553993, 0.568693, 0.584653, 0.615628, 0.677368",\
              "0.565858, 0.580558, 0.596518, 0.627493, 0.689233"\
               ) ;
            }
            fall_transition(sig2sram_delay_template) {
                values ( \
              "0.011243, 0.028920, 0.053714, 0.165710, 0.326685",\
              "0.011243, 0.028920, 0.053714, 0.165710, 0.326685",\
              "0.011243, 0.028920, 0.053714, 0.165710, 0.326685",\
              "0.011243, 0.028920, 0.053714, 0.165710, 0.326685",\
              "0.011243, 0.028920, 0.053714, 0.165710, 0.326685"\
               ) ;
            }
        }
    }
    pin ( CLK ) {
        direction : input ;
        max_transition  : 0.437000 ;
        related_power_pin : VDD;
        related_ground_pin : VSS ;
        capacitance : 0.031998 ;
        clock : true ;
        pin_func_type : active_rising ;
        timing() {
            timing_type  : max_clock_tree_path;
            timing_sense : positive_unate;
            cell_rise( "clktree_constraint_template" ) {
                values  ( "   0,    0,    0,    0,    0" );
            }
            cell_fall( "clktree_constraint_template" ) {
                values  ( "   0,    0,    0,    0,    0" );
            }
        }
        timing() {
            timing_type  : min_clock_tree_path;
            timing_sense : positive_unate;
            cell_rise( "clktree_constraint_template" ) {
                values  ( "   0,    0,    0,    0,    0" );
            }
            cell_fall( "clktree_constraint_template" ) {
                values  ( "   0,    0,    0,    0,    0" );
            }
        }
        timing () {
            timing_type : "min_pulse_width" ;
            related_pin : "CLK" ;
            when : " !CEB" ;
            sdf_cond : "check_ceb" ;
            rise_constraint ( "clktran_constraint_template" ) {
                values ( "0.098136, 0.105480, 0.133750, 0.271250, 0.546250" ) ;
            }
            fall_constraint ( "clktran_constraint_template" ) {
                values ( "0.257884, 0.272572, 0.290176, 0.321928, 0.546250" ) ;
            }
        }
        timing () {
            timing_type : "minimum_period" ;
            related_pin : "CLK" ;
            when : " !CEB" ;
            sdf_cond : "check_ceb" ;
            rise_constraint ( "clktran_constraint_template" ) {
                values ( "0.702026, 0.708506, 0.715418, 0.733454, 1.092500" ) ;
            }
            fall_constraint ( "clktran_constraint_template" ) {
                values ( "0.702026, 0.708506, 0.715418, 0.733454, 1.092500" ) ;
            }
        }



        internal_power () {
            related_pg_pin : VDD ;
            when : "!CEB & WEB" ;
            rise_power ( "scalar" ) {
                values ( "9.877170" ) ;
            }
            fall_power ( "scalar" ) {
                values ( "0.280526" ) ;
            }
        }
        internal_power () {
            related_pg_pin : VDD ;
            when : "!CEB & !WEB &(!BWEB[31] & !BWEB[30] & !BWEB[29] & !BWEB[28] & !BWEB[27] & !BWEB[26] & !BWEB[25] & !BWEB[24] & !BWEB[23] & !BWEB[22] & !BWEB[21] & !BWEB[20] & !BWEB[19] & !BWEB[18] & !BWEB[17] & !BWEB[16] & !BWEB[15] & !BWEB[14] & !BWEB[13] & !BWEB[12] & !BWEB[11] & !BWEB[10] & !BWEB[9] & !BWEB[8] & !BWEB[7] & !BWEB[6] & !BWEB[5] & !BWEB[4] & !BWEB[3] & !BWEB[2] & !BWEB[1] & !BWEB[0]) " ;
            rise_power ( "scalar" ) {
                values ( "9.549835" ) ;
            }
            fall_power ( "scalar" ) {
                values ( "0.281517" ) ;
            }
        }
        internal_power () {
            related_pg_pin : VDD ;
            when : "!CEB & !WEB &(BWEB[31] & BWEB[30] & BWEB[29] & BWEB[28] & BWEB[27] & BWEB[26] & BWEB[25] & BWEB[24] & BWEB[23] & BWEB[22] & BWEB[21] & BWEB[20] & BWEB[19] & BWEB[18] & BWEB[17] & BWEB[16] & BWEB[15] & BWEB[14] & BWEB[13] & BWEB[12] & BWEB[11] & BWEB[10] & BWEB[9] & BWEB[8] & BWEB[7] & BWEB[6] & BWEB[5] & BWEB[4] & BWEB[3] & BWEB[2] & BWEB[1] & BWEB[0]) " ;
            rise_power ( "scalar" ) {
                values ( "7.060194" ) ;
            }
            fall_power ( "scalar" ) {
                values ( "0.281243" ) ;
            }
        }
        internal_power () {
            related_pg_pin : VDD ;
            when : "!CEB & !WEB & (!(BWEB[31] & BWEB[30] & BWEB[29] & BWEB[28] & BWEB[27] & BWEB[26] & BWEB[25] & BWEB[24] & BWEB[23] & BWEB[22] & BWEB[21] & BWEB[20] & BWEB[19] & BWEB[18] & BWEB[17] & BWEB[16] & BWEB[15] & BWEB[14] & BWEB[13] & BWEB[12] & BWEB[11] & BWEB[10] & BWEB[9] & BWEB[8] & BWEB[7] & BWEB[6] & BWEB[5] & BWEB[4] & BWEB[3] & BWEB[2] & BWEB[1] & BWEB[0]) & !(!BWEB[31] & !BWEB[30] & !BWEB[29] & !BWEB[28] & !BWEB[27] & !BWEB[26] & !BWEB[25] & !BWEB[24] & !BWEB[23] & !BWEB[22] & !BWEB[21] & !BWEB[20] & !BWEB[19] & !BWEB[18] & !BWEB[17] & !BWEB[16] & !BWEB[15] & !BWEB[14] & !BWEB[13] & !BWEB[12] & !BWEB[11] & !BWEB[10] & !BWEB[9] & !BWEB[8] & !BWEB[7] & !BWEB[6] & !BWEB[5] & !BWEB[4] & !BWEB[3] & !BWEB[2] & !BWEB[1] & !BWEB[0]))  " ;
            rise_power ( "scalar" ) {
                values ( "8.305018" ) ;
            }
            fall_power ( "scalar" ) {
                values ( "0.281380" ) ;
            }
        }
        internal_power () {
            related_pg_pin : VDD ;
            when : "CEB" ;
            rise_power ( "scalar" ) {
                values ( "0.044337" ) ;
            }
            fall_power ( "scalar" ) {
                values ( "0.000000" ) ;
            }
        }
    }
    pin ( CEB ) {
        direction : input ;
        max_transition  : 0.437000 ;
        related_power_pin : VDD;
        related_ground_pin : VSS ;
        capacitance : 0.001344 ;
        internal_power () {
            related_pg_pin : VDD ;
            rise_power ( "scalar" ) {
                values ( "0.187976" ) ;
            }
            fall_power ( "scalar" ) {
                values ( "0.244613" ) ;
            }
        }
        timing () {
            related_pin : "CLK" ;
            timing_type : setup_rising ;
            rise_constraint ( sig2sram_constraint_template ) {
                values ( \
              "0.189130, 0.201340, 0.210470, 0.223340, 0.238630",\
              "0.189130, 0.201340, 0.210470, 0.223340, 0.238630",\
              "0.189130, 0.201340, 0.210470, 0.223340, 0.238630",\
              "0.189130, 0.201340, 0.210470, 0.223340, 0.238630",\
              "0.189130, 0.201340, 0.210470, 0.223340, 0.238630"\
               ) ;
            }
            fall_constraint ( sig2sram_constraint_template ) {
                values ( \
              "0.189130, 0.201340, 0.210470, 0.223340, 0.238630",\
              "0.189130, 0.201340, 0.210470, 0.223340, 0.238630",\
              "0.189130, 0.201340, 0.210470, 0.223340, 0.238630",\
              "0.189130, 0.201340, 0.210470, 0.223340, 0.238630",\
              "0.189130, 0.201340, 0.210470, 0.223340, 0.238630"\
               ) ;
            }
        }
        timing () {
            related_pin : "CLK" ;
            timing_type : hold_rising ;
            rise_constraint ( sig2sram_constraint_template ) {
                values ( \
              "0.082700, 0.076650, 0.074230, 0.069830, 0.069500",\
              "0.096780, 0.090730, 0.088310, 0.083910, 0.083580",\
              "0.116800, 0.110750, 0.108330, 0.103930, 0.103600",\
              "0.149140, 0.143090, 0.140670, 0.136270, 0.135940",\
              "0.192920, 0.186870, 0.184450, 0.180050, 0.179720"\
               ) ;
            }
            fall_constraint ( sig2sram_constraint_template ) {
                values ( \
              "0.082700, 0.076650, 0.074230, 0.069830, 0.069500",\
              "0.096780, 0.090730, 0.088310, 0.083910, 0.083580",\
              "0.116800, 0.110750, 0.108330, 0.103930, 0.103600",\
              "0.149140, 0.143090, 0.140670, 0.136270, 0.135940",\
              "0.192920, 0.186870, 0.184450, 0.180050, 0.179720"\
               ) ;
            }
        }
    }
    pin ( WEB ) {
        direction : input ;
        max_transition  : 0.437000 ;
        related_power_pin : VDD;
        related_ground_pin : VSS ;
        capacitance : 0.001354 ;
        internal_power () {
            related_pg_pin : VDD ;
            rise_power ( "scalar" ) {
                values ( "0.008791" ) ;
            }
            fall_power ( "scalar" ) {
                values ( "0.011649" ) ;
            }
        }
        timing () {
            related_pin : "CLK" ;
            when : " !CEB" ;
            sdf_cond : "check_noidle" ;
            timing_type : setup_rising ;
            rise_constraint ( sig2sram_constraint_template ) {
                values ( \
              "0.102120, 0.115210, 0.129070, 0.149310, 0.179010",\
              "0.102120, 0.115210, 0.129070, 0.149310, 0.179010",\
              "0.102120, 0.115210, 0.129070, 0.149310, 0.179010",\
              "0.102120, 0.115210, 0.129070, 0.149310, 0.179010",\
              "0.102120, 0.115210, 0.129070, 0.149310, 0.179010"\
               ) ;
            }
            fall_constraint ( sig2sram_constraint_template ) {
                values ( \
              "0.102120, 0.115210, 0.129070, 0.149310, 0.179010",\
              "0.102120, 0.115210, 0.129070, 0.149310, 0.179010",\
              "0.102120, 0.115210, 0.129070, 0.149310, 0.179010",\
              "0.102120, 0.115210, 0.129070, 0.149310, 0.179010",\
              "0.102120, 0.115210, 0.129070, 0.149310, 0.179010"\
               ) ;
            }
        }
        timing () {
            related_pin : "CLK" ;
            when : " !CEB" ;
            sdf_cond : "check_noidle" ;
            timing_type : hold_rising ;
            rise_constraint ( sig2sram_constraint_template ) {
                values ( \
              "0.071590, 0.066200, 0.064550, 0.060810, 0.061470",\
              "0.085670, 0.080280, 0.078630, 0.074890, 0.075550",\
              "0.105470, 0.100080, 0.098430, 0.094690, 0.095350",\
              "0.136050, 0.130660, 0.129010, 0.125270, 0.125930",\
              "0.176530, 0.171140, 0.169490, 0.165750, 0.166410"\
               ) ;
            }
            fall_constraint ( sig2sram_constraint_template ) {
                values ( \
              "0.071590, 0.066200, 0.064550, 0.060810, 0.061470",\
              "0.085670, 0.080280, 0.078630, 0.074890, 0.075550",\
              "0.105470, 0.100080, 0.098430, 0.094690, 0.095350",\
              "0.136050, 0.130660, 0.129010, 0.125270, 0.125930",\
              "0.176530, 0.171140, 0.169490, 0.165750, 0.166410"\
               ) ;
            }
        }

    }
    bus ( A ) {
        bus_type : A_bus_12_to_0 ;
        direction : input ;
        max_transition  : 0.437000 ;
        
        capacitance : 0.001375 ;
        pin (A[12:0] ) {
            related_power_pin : VDD;
            related_ground_pin : VSS ;
            internal_power () {
                related_pg_pin : VDD ;
                rise_power ( "scalar" ) {
                    values ( "0.042207" ) ;
                }
                fall_power ( "scalar" ) {
                    values ( "0.035523" ) ;
                }
            }
        }
        timing () {
            related_pin : "CLK" ;
            when : " !CEB";
            sdf_cond : "check_noidle" ;
            timing_type : setup_rising ;
            rise_constraint ( sig2sram_constraint_template ) {
                values ( \
              "0.219557, 0.233747, 0.247607, 0.266857, 0.298427",\
              "0.219557, 0.233747, 0.247607, 0.266857, 0.298427",\
              "0.219557, 0.233747, 0.247607, 0.266857, 0.298427",\
              "0.219557, 0.233747, 0.247607, 0.266857, 0.298427",\
              "0.219557, 0.233747, 0.247607, 0.266857, 0.298427"\
               ) ;
            }
            fall_constraint ( sig2sram_constraint_template ) {
                values ( \
              "0.219557, 0.233747, 0.247607, 0.266857, 0.298427",\
              "0.219557, 0.233747, 0.247607, 0.266857, 0.298427",\
              "0.219557, 0.233747, 0.247607, 0.266857, 0.298427",\
              "0.219557, 0.233747, 0.247607, 0.266857, 0.298427",\
              "0.219557, 0.233747, 0.247607, 0.266857, 0.298427"\
               ) ;
            }
        }
        timing () {
            related_pin : "CLK" ;
            when : " !CEB";
            sdf_cond : "check_noidle" ;
            timing_type : hold_rising ;
            rise_constraint ( sig2sram_constraint_template ) {
                values ( \
              "0.083867, 0.078697, 0.076057, 0.074297, 0.075837",\
              "0.098057, 0.092887, 0.090247, 0.088487, 0.090027",\
              "0.117967, 0.112797, 0.110157, 0.108397, 0.109937",\
              "0.150307, 0.145137, 0.142497, 0.140737, 0.142277",\
              "0.194197, 0.189027, 0.186387, 0.184627, 0.186167"\
               ) ;
            }
            fall_constraint ( sig2sram_constraint_template ) {
                values ( \
              "0.083867, 0.078697, 0.076057, 0.074297, 0.075837",\
              "0.098057, 0.092887, 0.090247, 0.088487, 0.090027",\
              "0.117967, 0.112797, 0.110157, 0.108397, 0.109937",\
              "0.150307, 0.145137, 0.142497, 0.140737, 0.142277",\
              "0.194197, 0.189027, 0.186387, 0.184627, 0.186167"\
               ) ;
            }
        }
        
    }
    bus ( BWEB ) {
        bus_type : Q_bus_31_to_0 ;
        direction : input ;
        max_transition  : 0.437000 ;
       
        capacitance : 0.000768 ;
        pin ( BWEB[31:0] ) {
            related_power_pin : VDD;
            related_ground_pin : VSS ;
            internal_power () {
                related_pg_pin : VDD ;
                rise_power ( "scalar" ) {
                    values ( "0.008819" ) ;
                }
                fall_power ( "scalar" ) {
                    values ( "0.011263" ) ;
                }
            }

        }
        timing () {
            related_pin : "CLK" ;
            when : " !CEB &!WEB";
            sdf_cond : "check_write" ;
            timing_type : setup_rising ;
            rise_constraint ( sig2sram_constraint_template ) {
                values ( \
              "0.128210, 0.142574, 0.155684, 0.173924, 0.205502",\
              "0.120344, 0.134708, 0.147818, 0.166058, 0.197636",\
              "0.112592, 0.126956, 0.140066, 0.158306, 0.189884",\
              "0.108146, 0.122510, 0.135620, 0.153860, 0.185438",\
              "0.116354, 0.130718, 0.143828, 0.162068, 0.193646"\
               ) ;
            }
            fall_constraint ( sig2sram_constraint_template ) {
                values ( \
              "0.128210, 0.142574, 0.155684, 0.173924, 0.205502",\
              "0.120344, 0.134708, 0.147818, 0.166058, 0.197636",\
              "0.112592, 0.126956, 0.140066, 0.158306, 0.189884",\
              "0.108146, 0.122510, 0.135620, 0.153860, 0.185438",\
              "0.116354, 0.130718, 0.143828, 0.162068, 0.193646"\
               ) ;
            }
        }
        timing () {
            related_pin : "CLK" ;
            when : " !CEB &!WEB";
            sdf_cond : "check_write" ;
            timing_type : hold_rising ;
            rise_constraint ( sig2sram_constraint_template ) { 
                values ( \
              "0.049673, 0.038013, 0.031000, 0.031000, 0.031000",\
              "0.058473, 0.046813, 0.035923, 0.031000, 0.031000",\
              "0.066833, 0.055173, 0.044283, 0.031000, 0.031000",\
              "0.071453, 0.059793, 0.048903, 0.033943, 0.031000",\
              "0.061993, 0.050333, 0.039443, 0.031000, 0.031000"\
               ) ;
            }
            fall_constraint ( sig2sram_constraint_template ) {
                values ( \
              "0.049673, 0.038013, 0.031000, 0.031000, 0.031000",\
              "0.058473, 0.046813, 0.035923, 0.031000, 0.031000",\
              "0.066833, 0.055173, 0.044283, 0.031000, 0.031000",\
              "0.071453, 0.059793, 0.048903, 0.033943, 0.031000",\
              "0.061993, 0.050333, 0.039443, 0.031000, 0.031000"\
               ) ;
            }
        }
        
    }
    bus ( D ) {
        bus_type : Q_bus_31_to_0 ;
        direction : input ;
        max_transition  : 0.437000 ;
       
        capacitance : 0.000759 ;
        memory_write() {
            address : A ;
            clocked_on : CLK ;
        }
        pin ( D[31:0] ) {
            related_power_pin : VDD;
            related_ground_pin : VSS ;
            internal_power () {
                related_pg_pin : VDD ;
                rise_power ( "scalar" ) {
                    values ( "0.009517" ) ;
                }
                fall_power ( "scalar" ) {
                    values ( "0.010120" ) ;
                }
            }

        }
        timing () {
            related_pin : "CLK" ;
            when : " !CEB &!WEB";
            sdf_cond : "check_write" ;
            timing_type : setup_rising ;
            rise_constraint ( sig2sram_constraint_template ) {
                values ( \
              "0.125156, 0.139292, 0.152288, 0.172694, 0.205526",\
              "0.117290, 0.131426, 0.144422, 0.164828, 0.197660",\
              "0.109538, 0.123674, 0.136670, 0.157076, 0.189908",\
              "0.104978, 0.119114, 0.132110, 0.152516, 0.185348",\
              "0.113300, 0.127436, 0.140432, 0.160838, 0.193670"\
               ) ;
            }
            fall_constraint ( sig2sram_constraint_template ) {
                values ( \
              "0.125156, 0.139292, 0.152288, 0.172694, 0.205526",\
              "0.117290, 0.131426, 0.144422, 0.164828, 0.197660",\
              "0.109538, 0.123674, 0.136670, 0.157076, 0.189908",\
              "0.104978, 0.119114, 0.132110, 0.152516, 0.185348",\
              "0.113300, 0.127436, 0.140432, 0.160838, 0.193670"\
               ) ;
            }
        }
        timing () {
            related_pin : "CLK" ;
            when : " !CEB &!WEB";
            sdf_cond : "check_write" ;
            timing_type : hold_rising ;
            rise_constraint ( sig2sram_constraint_template ) { 
                values ( \
              "0.046373, 0.034713, 0.031000, 0.031000, 0.031000",\
              "0.055063, 0.043403, 0.032623, 0.031000, 0.031000",\
              "0.063533, 0.051873, 0.041093, 0.031000, 0.031000",\
              "0.068153, 0.056493, 0.045713, 0.031743, 0.031000",\
              "0.058583, 0.046923, 0.036143, 0.031000, 0.031000"\
               ) ;
            }
            fall_constraint ( sig2sram_constraint_template ) {
                values ( \
              "0.046373, 0.034713, 0.031000, 0.031000, 0.031000",\
              "0.055063, 0.043403, 0.032623, 0.031000, 0.031000",\
              "0.063533, 0.051873, 0.041093, 0.031000, 0.031000",\
              "0.068153, 0.056493, 0.045713, 0.031743, 0.031000",\
              "0.058583, 0.046923, 0.036143, 0.031000, 0.031000"\
               ) ;
            }
        }
        
   }

   leakage_power () {
        related_pg_pin : VDD ;
        value : 153.380800 ;
    }
}
}
