-- ==============================================================
-- Generated by Vitis HLS v2024.2.2
-- Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
-- Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.
-- ==============================================================
library ieee; 
use ieee.std_logic_1164.all; 
use ieee.std_logic_unsigned.all;

entity sikep503_kem_enc_hw_LADDER3PT_74_75_1_Pipeline_VITIS_LOOP_14_1218_XRA_1_ROM_AUTO_1R is 
    generic(
             DataWidth     : integer := 64; 
             AddressWidth     : integer := 3; 
             AddressRange    : integer := 8
    ); 
    port (
 
          address0        : in std_logic_vector(AddressWidth-1 downto 0); 
          ce0             : in std_logic; 
          q0              : out std_logic_vector(DataWidth-1 downto 0);

          reset               : in std_logic;
          clk                 : in std_logic
    ); 
end entity; 


architecture rtl of sikep503_kem_enc_hw_LADDER3PT_74_75_1_Pipeline_VITIS_LOOP_14_1218_XRA_1_ROM_AUTO_1R is 
 
signal address0_tmp : std_logic_vector(AddressWidth-1 downto 0); 

type mem_array is array (0 to AddressRange-1) of std_logic_vector (DataWidth-1 downto 0); 

signal mem0 : mem_array := (
    0 => "0011010011011011010101001001001100011100101110101010110000110110", 1 => "0100001000001010000110001100101110001101110101011111000011000100", 2 => "0011001000000000100011000001101001001000110000001111010001001101", 3 => "0011101100111011101001110111001010110001110011111101010001001101", 
    4 => "1010011101001011000001011000111111011010111100010011010100010101", 5 => "0000100101011111110010011100101001111110111011000001011110110100", 6 => "0100010010001110100000101001110100101000111100010010000011111000", 7 => "0000000000100110000111101100001111101101000101101010010010001001");



begin 

 
memory_access_guard_0: process (address0) 
begin
      address0_tmp <= address0;
--synthesis translate_off
      if (CONV_INTEGER(address0) > AddressRange-1) then
           address0_tmp <= (others => '0');
      else 
           address0_tmp <= address0;
      end if;
--synthesis translate_on
end process;

p_rom_access: process (clk)  
begin 
    if (clk'event and clk = '1') then
 
        if (ce0 = '1') then  
            q0 <= mem0(CONV_INTEGER(address0_tmp)); 
        end if;

end if;
end process;

end rtl;

