\doxysubsubsubsubsubsubsubsubsubsubsection{CMSIS Core Debug Functions}
\label{group___c_m_s_i_s__core___debug_functions}\index{CMSIS Core Debug Functions@{CMSIS Core Debug Functions}}
\doxysubsubsubsubsubsubsubsubsubsubsubsubsection*{Variables}
\begin{DoxyCompactItemize}
\item 
uint32\+\_\+t \textbf{ \+\_\+reserved0}\+:16
\item 
uint32\+\_\+t \textbf{ GE}\+:4
\item 
uint32\+\_\+t \textbf{ \+\_\+reserved1}\+:7
\item 
uint32\+\_\+t \textbf{ Q}\+:1
\item 
uint32\+\_\+t \textbf{ V}\+:1
\item 
uint32\+\_\+t \textbf{ C}\+:1
\item 
uint32\+\_\+t \textbf{ Z}\+:1
\item 
uint32\+\_\+t \textbf{ N}\+:1
\item 
\begin{tabbing}
xx\=xx\=xx\=xx\=xx\=xx\=xx\=xx\=xx\=\kill
struct \{\\
\>uint32\_t \textbf{ \_reserved0}:16\\
\>uint32\_t \textbf{ GE}:4\\
\>uint32\_t \textbf{ \_reserved1}:7\\
\>uint32\_t \textbf{ Q}:1\\
\>uint32\_t \textbf{ V}:1\\
\>uint32\_t \textbf{ C}:1\\
\>uint32\_t \textbf{ Z}:1\\
\>uint32\_t \textbf{ N}:1\\
\} \textbf{ b}\\

\end{tabbing}\item 
uint32\+\_\+t \textbf{ w}
\item 
uint32\+\_\+t \textbf{ ISR}\+:9
\item 
uint32\+\_\+t \textbf{ \+\_\+reserved0}\+:23
\item 
\begin{tabbing}
xx\=xx\=xx\=xx\=xx\=xx\=xx\=xx\=xx\=\kill
struct \{\\
\>uint32\_t \textbf{ ISR}:9\\
\>uint32\_t \textbf{ \_reserved0}:23\\
\} \textbf{ b}\\

\end{tabbing}\item 
uint32\+\_\+t \textbf{ w}
\item 
uint32\+\_\+t \textbf{ ISR}\+:9
\item 
uint32\+\_\+t \textbf{ \+\_\+reserved0}\+:7
\item 
uint32\+\_\+t \textbf{ GE}\+:4
\item 
uint32\+\_\+t \textbf{ \+\_\+reserved1}\+:4
\item 
uint32\+\_\+t \textbf{ T}\+:1
\item 
uint32\+\_\+t \textbf{ IT}\+:2
\item 
uint32\+\_\+t \textbf{ Q}\+:1
\item 
uint32\+\_\+t \textbf{ V}\+:1
\item 
uint32\+\_\+t \textbf{ C}\+:1
\item 
uint32\+\_\+t \textbf{ Z}\+:1
\item 
uint32\+\_\+t \textbf{ N}\+:1
\item 
\begin{tabbing}
xx\=xx\=xx\=xx\=xx\=xx\=xx\=xx\=xx\=\kill
struct \{\\
\>uint32\_t \textbf{ ISR}:9\\
\>uint32\_t \textbf{ \_reserved0}:7\\
\>uint32\_t \textbf{ GE}:4\\
\>uint32\_t \textbf{ \_reserved1}:4\\
\>uint32\_t \textbf{ T}:1\\
\>uint32\_t \textbf{ IT}:2\\
\>uint32\_t \textbf{ Q}:1\\
\>uint32\_t \textbf{ V}:1\\
\>uint32\_t \textbf{ C}:1\\
\>uint32\_t \textbf{ Z}:1\\
\>uint32\_t \textbf{ N}:1\\
\} \textbf{ b}\\

\end{tabbing}\item 
uint32\+\_\+t \textbf{ w}
\item 
uint32\+\_\+t \textbf{ n\+PRIV}\+:1
\item 
uint32\+\_\+t \textbf{ SPSEL}\+:1
\item 
uint32\+\_\+t \textbf{ FPCA}\+:1
\item 
uint32\+\_\+t \textbf{ \+\_\+reserved0}\+:29
\item 
\begin{tabbing}
xx\=xx\=xx\=xx\=xx\=xx\=xx\=xx\=xx\=\kill
struct \{\\
\>uint32\_t \textbf{ nPRIV}:1\\
\>uint32\_t \textbf{ SPSEL}:1\\
\>uint32\_t \textbf{ FPCA}:1\\
\>uint32\_t \textbf{ \_reserved0}:29\\
\} \textbf{ b}\\

\end{tabbing}\item 
uint32\+\_\+t \textbf{ w}
\item 
\textbf{ \+\_\+\+\_\+\+IO} uint32\+\_\+t \textbf{ ISER} [8]
\item 
uint32\+\_\+t \textbf{ RESERVED0} [24]
\item 
\textbf{ \+\_\+\+\_\+\+IO} uint32\+\_\+t \textbf{ ICER} [8]
\item 
uint32\+\_\+t \textbf{ RSERVED1} [24]
\item 
\textbf{ \+\_\+\+\_\+\+IO} uint32\+\_\+t \textbf{ ISPR} [8]
\item 
uint32\+\_\+t \textbf{ RESERVED2} [24]
\item 
\textbf{ \+\_\+\+\_\+\+IO} uint32\+\_\+t \textbf{ ICPR} [8]
\item 
uint32\+\_\+t \textbf{ RESERVED3} [24]
\item 
\textbf{ \+\_\+\+\_\+\+IO} uint32\+\_\+t \textbf{ IABR} [8]
\item 
uint32\+\_\+t \textbf{ RESERVED4} [56]
\item 
\textbf{ \+\_\+\+\_\+\+IO} uint8\+\_\+t \textbf{ IP} [240]
\item 
uint32\+\_\+t \textbf{ RESERVED5} [644]
\item 
\textbf{ \+\_\+\+\_\+O} uint32\+\_\+t \textbf{ STIR}
\item 
\textbf{ \+\_\+\+\_\+I} uint32\+\_\+t \textbf{ CPUID}
\item 
\textbf{ \+\_\+\+\_\+\+IO} uint32\+\_\+t \textbf{ ICSR}
\item 
\textbf{ \+\_\+\+\_\+\+IO} uint32\+\_\+t \textbf{ VTOR}
\item 
\textbf{ \+\_\+\+\_\+\+IO} uint32\+\_\+t \textbf{ AIRCR}
\item 
\textbf{ \+\_\+\+\_\+\+IO} uint32\+\_\+t \textbf{ SCR}
\item 
\textbf{ \+\_\+\+\_\+\+IO} uint32\+\_\+t \textbf{ CCR}
\item 
\textbf{ \+\_\+\+\_\+\+IO} uint8\+\_\+t \textbf{ SHP} [12]
\item 
\textbf{ \+\_\+\+\_\+\+IO} uint32\+\_\+t \textbf{ SHCSR}
\item 
\textbf{ \+\_\+\+\_\+\+IO} uint32\+\_\+t \textbf{ CFSR}
\item 
\textbf{ \+\_\+\+\_\+\+IO} uint32\+\_\+t \textbf{ HFSR}
\item 
\textbf{ \+\_\+\+\_\+\+IO} uint32\+\_\+t \textbf{ DFSR}
\item 
\textbf{ \+\_\+\+\_\+\+IO} uint32\+\_\+t \textbf{ MMFAR}
\item 
\textbf{ \+\_\+\+\_\+\+IO} uint32\+\_\+t \textbf{ BFAR}
\item 
\textbf{ \+\_\+\+\_\+\+IO} uint32\+\_\+t \textbf{ AFSR}
\item 
\textbf{ \+\_\+\+\_\+I} uint32\+\_\+t \textbf{ PFR} [2]
\item 
\textbf{ \+\_\+\+\_\+I} uint32\+\_\+t \textbf{ DFR}
\item 
\textbf{ \+\_\+\+\_\+I} uint32\+\_\+t \textbf{ ADR}
\item 
\textbf{ \+\_\+\+\_\+I} uint32\+\_\+t \textbf{ MMFR} [4]
\item 
\textbf{ \+\_\+\+\_\+I} uint32\+\_\+t \textbf{ ISAR} [5]
\item 
uint32\+\_\+t \textbf{ RESERVED0} [5]
\item 
\textbf{ \+\_\+\+\_\+\+IO} uint32\+\_\+t \textbf{ CPACR}
\item 
uint32\+\_\+t \textbf{ RESERVED0} [1]
\item 
\textbf{ \+\_\+\+\_\+I} uint32\+\_\+t \textbf{ ICTR}
\item 
\textbf{ \+\_\+\+\_\+\+IO} uint32\+\_\+t \textbf{ ACTLR}
\item 
\textbf{ \+\_\+\+\_\+\+IO} uint32\+\_\+t \textbf{ CTRL}
\item 
\textbf{ \+\_\+\+\_\+\+IO} uint32\+\_\+t \textbf{ LOAD}
\item 
\textbf{ \+\_\+\+\_\+\+IO} uint32\+\_\+t \textbf{ VAL}
\item 
\textbf{ \+\_\+\+\_\+I} uint32\+\_\+t \textbf{ CALIB}
\item 
\textbf{ \+\_\+\+\_\+O} uint8\+\_\+t \textbf{ u8}
\item 
\textbf{ \+\_\+\+\_\+O} uint16\+\_\+t \textbf{ u16}
\item 
\textbf{ \+\_\+\+\_\+O} uint32\+\_\+t \textbf{ u32}
\item 
\begin{tabbing}
xx\=xx\=xx\=xx\=xx\=xx\=xx\=xx\=xx\=\kill
union \{\\
\>\textbf{ \_\_O} uint8\_t \textbf{ u8}\\
\>\textbf{ \_\_O} uint16\_t \textbf{ u16}\\
\>\textbf{ \_\_O} uint32\_t \textbf{ u32}\\
\} \textbf{ PORT} [32]\\

\end{tabbing}\item 
uint32\+\_\+t \textbf{ RESERVED0} [864]
\item 
\textbf{ \+\_\+\+\_\+\+IO} uint32\+\_\+t \textbf{ TER}
\item 
uint32\+\_\+t \textbf{ RESERVED1} [15]
\item 
\textbf{ \+\_\+\+\_\+\+IO} uint32\+\_\+t \textbf{ TPR}
\item 
uint32\+\_\+t \textbf{ RESERVED2} [15]
\item 
\textbf{ \+\_\+\+\_\+\+IO} uint32\+\_\+t \textbf{ TCR}
\item 
\textbf{ \+\_\+\+\_\+\+IO} uint32\+\_\+t \textbf{ DHCSR}
\item 
\textbf{ \+\_\+\+\_\+O} uint32\+\_\+t \textbf{ DCRSR}
\item 
\textbf{ \+\_\+\+\_\+\+IO} uint32\+\_\+t \textbf{ DCRDR}
\item 
\textbf{ \+\_\+\+\_\+\+IO} uint32\+\_\+t \textbf{ DEMCR}
\end{DoxyCompactItemize}
\begin{DoxyCompactItemize}
\item 
volatile int32\+\_\+t \textbf{ ITM\+\_\+\+Rx\+Buffer}
\item 
\#define \textbf{ ITM\+\_\+\+RXBUFFER\+\_\+\+EMPTY}~0x5\+AA55\+AA5
\end{DoxyCompactItemize}


\doxysubsubsubsubsubsubsubsubsubsubsubsection{Detailed Description}


\doxysubsubsubsubsubsubsubsubsubsubsubsection{Macro Definition Documentation}
\label{group___c_m_s_i_s__core__register_gaa822cb398ee022b59e9e6c5d7bbb228a} 
\index{CMSIS Core Debug Functions@{CMSIS Core Debug Functions}!ITM\_RXBUFFER\_EMPTY@{ITM\_RXBUFFER\_EMPTY}}
\index{ITM\_RXBUFFER\_EMPTY@{ITM\_RXBUFFER\_EMPTY}!CMSIS Core Debug Functions@{CMSIS Core Debug Functions}}
\doxysubsubsubsubsubsubsubsubsubsubsubsubsection{ITM\_RXBUFFER\_EMPTY}
{\footnotesize\ttfamily \#define ITM\+\_\+\+RXBUFFER\+\_\+\+EMPTY~0x5\+AA55\+AA5}

value identifying ITM\+\_\+\+Rx\+Buffer is ready for next character 

\doxysubsubsubsubsubsubsubsubsubsubsubsection{Variable Documentation}
\label{group___c_m_s_i_s__core___debug_functions_gac8a6a13838a897c8d0b8bc991bbaf7c1} 
\index{CMSIS Core Debug Functions@{CMSIS Core Debug Functions}!\_reserved0@{\_reserved0}}
\index{\_reserved0@{\_reserved0}!CMSIS Core Debug Functions@{CMSIS Core Debug Functions}}
\doxysubsubsubsubsubsubsubsubsubsubsubsubsection{\_reserved0\hspace{0.1cm}{\footnotesize\ttfamily [1/8]}}
{\footnotesize\ttfamily uint32\+\_\+t \+\_\+reserved0}

bit\+: 0..15 Reserved ~\newline
 \label{group___c_m_s_i_s__core___debug_functions_gac8a6a13838a897c8d0b8bc991bbaf7c1} 
\index{CMSIS Core Debug Functions@{CMSIS Core Debug Functions}!\_reserved0@{\_reserved0}}
\index{\_reserved0@{\_reserved0}!CMSIS Core Debug Functions@{CMSIS Core Debug Functions}}
\doxysubsubsubsubsubsubsubsubsubsubsubsubsection{\_reserved0\hspace{0.1cm}{\footnotesize\ttfamily [2/8]}}
{\footnotesize\ttfamily uint32\+\_\+t \+\_\+reserved0}

bit\+: 0..15 Reserved ~\newline
 \label{group___c_m_s_i_s__core___debug_functions_gac8a6a13838a897c8d0b8bc991bbaf7c1} 
\index{CMSIS Core Debug Functions@{CMSIS Core Debug Functions}!\_reserved0@{\_reserved0}}
\index{\_reserved0@{\_reserved0}!CMSIS Core Debug Functions@{CMSIS Core Debug Functions}}
\doxysubsubsubsubsubsubsubsubsubsubsubsubsection{\_reserved0\hspace{0.1cm}{\footnotesize\ttfamily [3/8]}}
{\footnotesize\ttfamily uint32\+\_\+t \+\_\+reserved0}

bit\+: 9..31 Reserved ~\newline
 \label{group___c_m_s_i_s__core___debug_functions_gac8a6a13838a897c8d0b8bc991bbaf7c1} 
\index{CMSIS Core Debug Functions@{CMSIS Core Debug Functions}!\_reserved0@{\_reserved0}}
\index{\_reserved0@{\_reserved0}!CMSIS Core Debug Functions@{CMSIS Core Debug Functions}}
\doxysubsubsubsubsubsubsubsubsubsubsubsubsection{\_reserved0\hspace{0.1cm}{\footnotesize\ttfamily [4/8]}}
{\footnotesize\ttfamily uint32\+\_\+t \+\_\+reserved0}

bit\+: 9..31 Reserved ~\newline
 \label{group___c_m_s_i_s__core___debug_functions_gac8a6a13838a897c8d0b8bc991bbaf7c1} 
\index{CMSIS Core Debug Functions@{CMSIS Core Debug Functions}!\_reserved0@{\_reserved0}}
\index{\_reserved0@{\_reserved0}!CMSIS Core Debug Functions@{CMSIS Core Debug Functions}}
\doxysubsubsubsubsubsubsubsubsubsubsubsubsection{\_reserved0\hspace{0.1cm}{\footnotesize\ttfamily [5/8]}}
{\footnotesize\ttfamily uint32\+\_\+t \+\_\+reserved0}

bit\+: 9..15 Reserved ~\newline
 \label{group___c_m_s_i_s__core___debug_functions_gac8a6a13838a897c8d0b8bc991bbaf7c1} 
\index{CMSIS Core Debug Functions@{CMSIS Core Debug Functions}!\_reserved0@{\_reserved0}}
\index{\_reserved0@{\_reserved0}!CMSIS Core Debug Functions@{CMSIS Core Debug Functions}}
\doxysubsubsubsubsubsubsubsubsubsubsubsubsection{\_reserved0\hspace{0.1cm}{\footnotesize\ttfamily [6/8]}}
{\footnotesize\ttfamily uint32\+\_\+t \+\_\+reserved0}

bit\+: 9..15 Reserved ~\newline
 \label{group___c_m_s_i_s__core___debug_functions_gac8a6a13838a897c8d0b8bc991bbaf7c1} 
\index{CMSIS Core Debug Functions@{CMSIS Core Debug Functions}!\_reserved0@{\_reserved0}}
\index{\_reserved0@{\_reserved0}!CMSIS Core Debug Functions@{CMSIS Core Debug Functions}}
\doxysubsubsubsubsubsubsubsubsubsubsubsubsection{\_reserved0\hspace{0.1cm}{\footnotesize\ttfamily [7/8]}}
{\footnotesize\ttfamily uint32\+\_\+t \+\_\+reserved0}

bit\+: 3..31 Reserved ~\newline
 \label{group___c_m_s_i_s__core___debug_functions_gac8a6a13838a897c8d0b8bc991bbaf7c1} 
\index{CMSIS Core Debug Functions@{CMSIS Core Debug Functions}!\_reserved0@{\_reserved0}}
\index{\_reserved0@{\_reserved0}!CMSIS Core Debug Functions@{CMSIS Core Debug Functions}}
\doxysubsubsubsubsubsubsubsubsubsubsubsubsection{\_reserved0\hspace{0.1cm}{\footnotesize\ttfamily [8/8]}}
{\footnotesize\ttfamily uint32\+\_\+t \+\_\+reserved0}

bit\+: 3..31 Reserved ~\newline
 \label{group___c_m_s_i_s__core___debug_functions_ga959a73d8faee56599b7e792a7c5a2d16} 
\index{CMSIS Core Debug Functions@{CMSIS Core Debug Functions}!\_reserved1@{\_reserved1}}
\index{\_reserved1@{\_reserved1}!CMSIS Core Debug Functions@{CMSIS Core Debug Functions}}
\doxysubsubsubsubsubsubsubsubsubsubsubsubsection{\_reserved1\hspace{0.1cm}{\footnotesize\ttfamily [1/4]}}
{\footnotesize\ttfamily uint32\+\_\+t \+\_\+reserved1}

bit\+: 20..26 Reserved ~\newline
 \label{group___c_m_s_i_s__core___debug_functions_ga959a73d8faee56599b7e792a7c5a2d16} 
\index{CMSIS Core Debug Functions@{CMSIS Core Debug Functions}!\_reserved1@{\_reserved1}}
\index{\_reserved1@{\_reserved1}!CMSIS Core Debug Functions@{CMSIS Core Debug Functions}}
\doxysubsubsubsubsubsubsubsubsubsubsubsubsection{\_reserved1\hspace{0.1cm}{\footnotesize\ttfamily [2/4]}}
{\footnotesize\ttfamily uint32\+\_\+t \+\_\+reserved1}

bit\+: 20..26 Reserved ~\newline
 \label{group___c_m_s_i_s__core___debug_functions_ga959a73d8faee56599b7e792a7c5a2d16} 
\index{CMSIS Core Debug Functions@{CMSIS Core Debug Functions}!\_reserved1@{\_reserved1}}
\index{\_reserved1@{\_reserved1}!CMSIS Core Debug Functions@{CMSIS Core Debug Functions}}
\doxysubsubsubsubsubsubsubsubsubsubsubsubsection{\_reserved1\hspace{0.1cm}{\footnotesize\ttfamily [3/4]}}
{\footnotesize\ttfamily uint32\+\_\+t \+\_\+reserved1}

bit\+: 20..23 Reserved ~\newline
 \label{group___c_m_s_i_s__core___debug_functions_ga959a73d8faee56599b7e792a7c5a2d16} 
\index{CMSIS Core Debug Functions@{CMSIS Core Debug Functions}!\_reserved1@{\_reserved1}}
\index{\_reserved1@{\_reserved1}!CMSIS Core Debug Functions@{CMSIS Core Debug Functions}}
\doxysubsubsubsubsubsubsubsubsubsubsubsubsection{\_reserved1\hspace{0.1cm}{\footnotesize\ttfamily [4/4]}}
{\footnotesize\ttfamily uint32\+\_\+t \+\_\+reserved1}

bit\+: 20..23 Reserved ~\newline
 \label{group___c_m_s_i_s__core___debug_functions_ga9a73f00a0223775caeb09c5c6abb3087} 
\index{CMSIS Core Debug Functions@{CMSIS Core Debug Functions}!ACTLR@{ACTLR}}
\index{ACTLR@{ACTLR}!CMSIS Core Debug Functions@{CMSIS Core Debug Functions}}
\doxysubsubsubsubsubsubsubsubsubsubsubsubsection{ACTLR}
{\footnotesize\ttfamily \textbf{ \+\_\+\+\_\+\+IO} uint32\+\_\+t ACTLR}

Offset\+: 0x008 (R/W) Auxiliary Control Register ~\newline
 \label{group___c_m_s_i_s__core___debug_functions_ga5c0e2e1c7195d4dc09a5ca077c596318} 
\index{CMSIS Core Debug Functions@{CMSIS Core Debug Functions}!ADR@{ADR}}
\index{ADR@{ADR}!CMSIS Core Debug Functions@{CMSIS Core Debug Functions}}
\doxysubsubsubsubsubsubsubsubsubsubsubsubsection{ADR}
{\footnotesize\ttfamily \textbf{ \+\_\+\+\_\+I} uint32\+\_\+t ADR}

Offset\+: 0x04C (R/ ) Auxiliary Feature Register ~\newline
 \label{group___c_m_s_i_s__core___debug_functions_gab9176079ea223dd8902589da91af63a2} 
\index{CMSIS Core Debug Functions@{CMSIS Core Debug Functions}!AFSR@{AFSR}}
\index{AFSR@{AFSR}!CMSIS Core Debug Functions@{CMSIS Core Debug Functions}}
\doxysubsubsubsubsubsubsubsubsubsubsubsubsection{AFSR}
{\footnotesize\ttfamily \textbf{ \+\_\+\+\_\+\+IO} uint32\+\_\+t AFSR}

Offset\+: 0x03C (R/W) Auxiliary Fault Status Register ~\newline
 \label{group___c_m_s_i_s__core___debug_functions_gaaec159b48828355cb770049b8b2e8d91} 
\index{CMSIS Core Debug Functions@{CMSIS Core Debug Functions}!AIRCR@{AIRCR}}
\index{AIRCR@{AIRCR}!CMSIS Core Debug Functions@{CMSIS Core Debug Functions}}
\doxysubsubsubsubsubsubsubsubsubsubsubsubsection{AIRCR}
{\footnotesize\ttfamily \textbf{ \+\_\+\+\_\+\+IO} uint32\+\_\+t AIRCR}

Offset\+: 0x00C (R/W) Application Interrupt and Reset Control Register ~\newline
 \label{group___c_m_s_i_s__core___debug_functions_ga84de5f534817cdbf8bd9064080effca2} 
\index{CMSIS Core Debug Functions@{CMSIS Core Debug Functions}!b@{b}}
\index{b@{b}!CMSIS Core Debug Functions@{CMSIS Core Debug Functions}}
\doxysubsubsubsubsubsubsubsubsubsubsubsubsection{[struct]\hspace{0.1cm}{\footnotesize\ttfamily [1/4]}}
{\footnotesize\ttfamily struct  \{ ... \}  b}

Structure used for bit access ~\newline
 \label{group___c_m_s_i_s__core___debug_functions_ga6e920e9d2e9a2738f8face0863888c0e} 
\index{CMSIS Core Debug Functions@{CMSIS Core Debug Functions}!b@{b}}
\index{b@{b}!CMSIS Core Debug Functions@{CMSIS Core Debug Functions}}
\doxysubsubsubsubsubsubsubsubsubsubsubsubsection{[struct]\hspace{0.1cm}{\footnotesize\ttfamily [2/4]}}
{\footnotesize\ttfamily struct  \{ ... \}  b}

Structure used for bit access ~\newline
 \label{group___c_m_s_i_s__core___debug_functions_ga61873807b9abee3dfa090c036e580d2e} 
\index{CMSIS Core Debug Functions@{CMSIS Core Debug Functions}!b@{b}}
\index{b@{b}!CMSIS Core Debug Functions@{CMSIS Core Debug Functions}}
\doxysubsubsubsubsubsubsubsubsubsubsubsubsection{[struct]\hspace{0.1cm}{\footnotesize\ttfamily [3/4]}}
{\footnotesize\ttfamily struct  \{ ... \}  b}

Structure used for bit access ~\newline
 \label{group___c_m_s_i_s__core___debug_functions_ga5d690aa9e65fccaa320e1b8613f502c9} 
\index{CMSIS Core Debug Functions@{CMSIS Core Debug Functions}!b@{b}}
\index{b@{b}!CMSIS Core Debug Functions@{CMSIS Core Debug Functions}}
\doxysubsubsubsubsubsubsubsubsubsubsubsubsection{[struct]\hspace{0.1cm}{\footnotesize\ttfamily [4/4]}}
{\footnotesize\ttfamily struct  \{ ... \}  b}

Structure used for bit access ~\newline
 \label{group___c_m_s_i_s__core___debug_functions_gad49f99b1c83dcab356579af171bfa475} 
\index{CMSIS Core Debug Functions@{CMSIS Core Debug Functions}!BFAR@{BFAR}}
\index{BFAR@{BFAR}!CMSIS Core Debug Functions@{CMSIS Core Debug Functions}}
\doxysubsubsubsubsubsubsubsubsubsubsubsubsection{BFAR}
{\footnotesize\ttfamily \textbf{ \+\_\+\+\_\+\+IO} uint32\+\_\+t BFAR}

Offset\+: 0x038 (R/W) Bus\+Fault Address Register ~\newline
 \label{group___c_m_s_i_s__core___debug_functions_ga7a1caf92f32fe9ebd8d1fe89b06c7776} 
\index{CMSIS Core Debug Functions@{CMSIS Core Debug Functions}!C@{C}}
\index{C@{C}!CMSIS Core Debug Functions@{CMSIS Core Debug Functions}}
\doxysubsubsubsubsubsubsubsubsubsubsubsubsection{C\hspace{0.1cm}{\footnotesize\ttfamily [1/4]}}
{\footnotesize\ttfamily uint32\+\_\+t C}

bit\+: 29 Carry condition code flag ~\newline
 \label{group___c_m_s_i_s__core___debug_functions_ga7a1caf92f32fe9ebd8d1fe89b06c7776} 
\index{CMSIS Core Debug Functions@{CMSIS Core Debug Functions}!C@{C}}
\index{C@{C}!CMSIS Core Debug Functions@{CMSIS Core Debug Functions}}
\doxysubsubsubsubsubsubsubsubsubsubsubsubsection{C\hspace{0.1cm}{\footnotesize\ttfamily [2/4]}}
{\footnotesize\ttfamily uint32\+\_\+t C}

bit\+: 29 Carry condition code flag ~\newline
 \label{group___c_m_s_i_s__core___debug_functions_ga7a1caf92f32fe9ebd8d1fe89b06c7776} 
\index{CMSIS Core Debug Functions@{CMSIS Core Debug Functions}!C@{C}}
\index{C@{C}!CMSIS Core Debug Functions@{CMSIS Core Debug Functions}}
\doxysubsubsubsubsubsubsubsubsubsubsubsubsection{C\hspace{0.1cm}{\footnotesize\ttfamily [3/4]}}
{\footnotesize\ttfamily uint32\+\_\+t C}

bit\+: 29 Carry condition code flag ~\newline
 \label{group___c_m_s_i_s__core___debug_functions_ga7a1caf92f32fe9ebd8d1fe89b06c7776} 
\index{CMSIS Core Debug Functions@{CMSIS Core Debug Functions}!C@{C}}
\index{C@{C}!CMSIS Core Debug Functions@{CMSIS Core Debug Functions}}
\doxysubsubsubsubsubsubsubsubsubsubsubsubsection{C\hspace{0.1cm}{\footnotesize\ttfamily [4/4]}}
{\footnotesize\ttfamily uint32\+\_\+t C}

bit\+: 29 Carry condition code flag ~\newline
 \label{group___c_m_s_i_s__core___debug_functions_ga40e07d0a4638a676780713b6ceeec4ef} 
\index{CMSIS Core Debug Functions@{CMSIS Core Debug Functions}!CALIB@{CALIB}}
\index{CALIB@{CALIB}!CMSIS Core Debug Functions@{CMSIS Core Debug Functions}}
\doxysubsubsubsubsubsubsubsubsubsubsubsubsection{CALIB}
{\footnotesize\ttfamily \textbf{ \+\_\+\+\_\+I} uint32\+\_\+t CALIB}

Offset\+: 0x00C (R/ ) Sys\+Tick Calibration Register ~\newline
 \label{group___c_m_s_i_s__core___debug_functions_ga5e1322e27c40bf91d172f9673f205c97} 
\index{CMSIS Core Debug Functions@{CMSIS Core Debug Functions}!CCR@{CCR}}
\index{CCR@{CCR}!CMSIS Core Debug Functions@{CMSIS Core Debug Functions}}
\doxysubsubsubsubsubsubsubsubsubsubsubsubsection{CCR}
{\footnotesize\ttfamily \textbf{ \+\_\+\+\_\+\+IO} uint32\+\_\+t CCR}

Offset\+: 0x014 (R/W) Configuration Control Register ~\newline
 \label{group___c_m_s_i_s__core___debug_functions_gae6b1e9cde3f94195206c016214cf3936} 
\index{CMSIS Core Debug Functions@{CMSIS Core Debug Functions}!CFSR@{CFSR}}
\index{CFSR@{CFSR}!CMSIS Core Debug Functions@{CMSIS Core Debug Functions}}
\doxysubsubsubsubsubsubsubsubsubsubsubsubsection{CFSR}
{\footnotesize\ttfamily \textbf{ \+\_\+\+\_\+\+IO} uint32\+\_\+t CFSR}

Offset\+: 0x028 (R/W) Configurable Fault Status Register ~\newline
 \label{group___c_m_s_i_s__core___debug_functions_gacccaf5688449c8253e9952ddc2161528} 
\index{CMSIS Core Debug Functions@{CMSIS Core Debug Functions}!CPACR@{CPACR}}
\index{CPACR@{CPACR}!CMSIS Core Debug Functions@{CMSIS Core Debug Functions}}
\doxysubsubsubsubsubsubsubsubsubsubsubsubsection{CPACR}
{\footnotesize\ttfamily \textbf{ \+\_\+\+\_\+\+IO} uint32\+\_\+t CPACR}

Offset\+: 0x088 (R/W) Coprocessor Access Control Register ~\newline
 \label{group___c_m_s_i_s__core___debug_functions_ga30abfea43143a424074f682bd61eace0} 
\index{CMSIS Core Debug Functions@{CMSIS Core Debug Functions}!CPUID@{CPUID}}
\index{CPUID@{CPUID}!CMSIS Core Debug Functions@{CMSIS Core Debug Functions}}
\doxysubsubsubsubsubsubsubsubsubsubsubsubsection{CPUID}
{\footnotesize\ttfamily \textbf{ \+\_\+\+\_\+I} uint32\+\_\+t CPUID}

Offset\+: 0x000 (R/ ) CPUID Base Register ~\newline
 \label{group___c_m_s_i_s__core___debug_functions_ga15fc8d35f045f329b80c544bef35ff64} 
\index{CMSIS Core Debug Functions@{CMSIS Core Debug Functions}!CTRL@{CTRL}}
\index{CTRL@{CTRL}!CMSIS Core Debug Functions@{CMSIS Core Debug Functions}}
\doxysubsubsubsubsubsubsubsubsubsubsubsubsection{CTRL}
{\footnotesize\ttfamily \textbf{ \+\_\+\+\_\+\+IO} uint32\+\_\+t CTRL}

Offset\+: 0x000 (R/W) Sys\+Tick Control and Status Register \label{group___c_m_s_i_s__core___debug_functions_ga5bcffe99d1d5471d5e5befbc6272ebf0} 
\index{CMSIS Core Debug Functions@{CMSIS Core Debug Functions}!DCRDR@{DCRDR}}
\index{DCRDR@{DCRDR}!CMSIS Core Debug Functions@{CMSIS Core Debug Functions}}
\doxysubsubsubsubsubsubsubsubsubsubsubsubsection{DCRDR}
{\footnotesize\ttfamily \textbf{ \+\_\+\+\_\+\+IO} uint32\+\_\+t DCRDR}

Offset\+: 0x008 (R/W) Debug Core Register Data Register ~\newline
 \label{group___c_m_s_i_s__core___debug_functions_ga7b49cb58573da77cc8a83a1b21262180} 
\index{CMSIS Core Debug Functions@{CMSIS Core Debug Functions}!DCRSR@{DCRSR}}
\index{DCRSR@{DCRSR}!CMSIS Core Debug Functions@{CMSIS Core Debug Functions}}
\doxysubsubsubsubsubsubsubsubsubsubsubsubsection{DCRSR}
{\footnotesize\ttfamily \textbf{ \+\_\+\+\_\+O} uint32\+\_\+t DCRSR}

Offset\+: 0x004 ( /W) Debug Core Register Selector Register ~\newline
 \label{group___c_m_s_i_s__core___debug_functions_ga6cdfc0a6ce3e988cc02c2d6e8107d193} 
\index{CMSIS Core Debug Functions@{CMSIS Core Debug Functions}!DEMCR@{DEMCR}}
\index{DEMCR@{DEMCR}!CMSIS Core Debug Functions@{CMSIS Core Debug Functions}}
\doxysubsubsubsubsubsubsubsubsubsubsubsubsection{DEMCR}
{\footnotesize\ttfamily \textbf{ \+\_\+\+\_\+\+IO} uint32\+\_\+t DEMCR}

Offset\+: 0x00C (R/W) Debug Exception and Monitor Control Register \label{group___c_m_s_i_s__core___debug_functions_ga1b9a71780ae327f1f337a2176b777618} 
\index{CMSIS Core Debug Functions@{CMSIS Core Debug Functions}!DFR@{DFR}}
\index{DFR@{DFR}!CMSIS Core Debug Functions@{CMSIS Core Debug Functions}}
\doxysubsubsubsubsubsubsubsubsubsubsubsubsection{DFR}
{\footnotesize\ttfamily \textbf{ \+\_\+\+\_\+I} uint32\+\_\+t DFR}

Offset\+: 0x048 (R/ ) Debug Feature Register ~\newline
 \label{group___c_m_s_i_s__core___debug_functions_ga415598d9009bb3ffe9f35e03e5a386fe} 
\index{CMSIS Core Debug Functions@{CMSIS Core Debug Functions}!DFSR@{DFSR}}
\index{DFSR@{DFSR}!CMSIS Core Debug Functions@{CMSIS Core Debug Functions}}
\doxysubsubsubsubsubsubsubsubsubsubsubsubsection{DFSR}
{\footnotesize\ttfamily \textbf{ \+\_\+\+\_\+\+IO} uint32\+\_\+t DFSR}

Offset\+: 0x030 (R/W) Debug Fault Status Register ~\newline
 \label{group___c_m_s_i_s__core___debug_functions_ga39bc5e68dc6071187fbe2348891eabfa} 
\index{CMSIS Core Debug Functions@{CMSIS Core Debug Functions}!DHCSR@{DHCSR}}
\index{DHCSR@{DHCSR}!CMSIS Core Debug Functions@{CMSIS Core Debug Functions}}
\doxysubsubsubsubsubsubsubsubsubsubsubsubsection{DHCSR}
{\footnotesize\ttfamily \textbf{ \+\_\+\+\_\+\+IO} uint32\+\_\+t DHCSR}

Offset\+: 0x000 (R/W) Debug Halting Control and Status Register ~\newline
 \label{group___c_m_s_i_s__core___debug_functions_ga2518558c090f60161ba4e718a54ee468} 
\index{CMSIS Core Debug Functions@{CMSIS Core Debug Functions}!FPCA@{FPCA}}
\index{FPCA@{FPCA}!CMSIS Core Debug Functions@{CMSIS Core Debug Functions}}
\doxysubsubsubsubsubsubsubsubsubsubsubsubsection{FPCA\hspace{0.1cm}{\footnotesize\ttfamily [1/2]}}
{\footnotesize\ttfamily uint32\+\_\+t FPCA}

bit\+: 2 FP extension active flag ~\newline
 \label{group___c_m_s_i_s__core___debug_functions_ga2518558c090f60161ba4e718a54ee468} 
\index{CMSIS Core Debug Functions@{CMSIS Core Debug Functions}!FPCA@{FPCA}}
\index{FPCA@{FPCA}!CMSIS Core Debug Functions@{CMSIS Core Debug Functions}}
\doxysubsubsubsubsubsubsubsubsubsubsubsubsection{FPCA\hspace{0.1cm}{\footnotesize\ttfamily [2/2]}}
{\footnotesize\ttfamily uint32\+\_\+t FPCA}

bit\+: 2 FP extension active flag ~\newline
 \label{group___c_m_s_i_s__core___debug_functions_gaa91800ec6e90e457c7a1acd1f2e17099} 
\index{CMSIS Core Debug Functions@{CMSIS Core Debug Functions}!GE@{GE}}
\index{GE@{GE}!CMSIS Core Debug Functions@{CMSIS Core Debug Functions}}
\doxysubsubsubsubsubsubsubsubsubsubsubsubsection{GE\hspace{0.1cm}{\footnotesize\ttfamily [1/4]}}
{\footnotesize\ttfamily uint32\+\_\+t GE}

bit\+: 16..19 Greater than or Equal flags ~\newline
 \label{group___c_m_s_i_s__core___debug_functions_gaa91800ec6e90e457c7a1acd1f2e17099} 
\index{CMSIS Core Debug Functions@{CMSIS Core Debug Functions}!GE@{GE}}
\index{GE@{GE}!CMSIS Core Debug Functions@{CMSIS Core Debug Functions}}
\doxysubsubsubsubsubsubsubsubsubsubsubsubsection{GE\hspace{0.1cm}{\footnotesize\ttfamily [2/4]}}
{\footnotesize\ttfamily uint32\+\_\+t GE}

bit\+: 16..19 Greater than or Equal flags ~\newline
 \label{group___c_m_s_i_s__core___debug_functions_gaa91800ec6e90e457c7a1acd1f2e17099} 
\index{CMSIS Core Debug Functions@{CMSIS Core Debug Functions}!GE@{GE}}
\index{GE@{GE}!CMSIS Core Debug Functions@{CMSIS Core Debug Functions}}
\doxysubsubsubsubsubsubsubsubsubsubsubsubsection{GE\hspace{0.1cm}{\footnotesize\ttfamily [3/4]}}
{\footnotesize\ttfamily uint32\+\_\+t GE}

bit\+: 16..19 Greater than or Equal flags ~\newline
 \label{group___c_m_s_i_s__core___debug_functions_gaa91800ec6e90e457c7a1acd1f2e17099} 
\index{CMSIS Core Debug Functions@{CMSIS Core Debug Functions}!GE@{GE}}
\index{GE@{GE}!CMSIS Core Debug Functions@{CMSIS Core Debug Functions}}
\doxysubsubsubsubsubsubsubsubsubsubsubsubsection{GE\hspace{0.1cm}{\footnotesize\ttfamily [4/4]}}
{\footnotesize\ttfamily uint32\+\_\+t GE}

bit\+: 16..19 Greater than or Equal flags ~\newline
 \label{group___c_m_s_i_s__core___debug_functions_ga87aadbc5e1ffb76d755cf13f4721ae71} 
\index{CMSIS Core Debug Functions@{CMSIS Core Debug Functions}!HFSR@{HFSR}}
\index{HFSR@{HFSR}!CMSIS Core Debug Functions@{CMSIS Core Debug Functions}}
\doxysubsubsubsubsubsubsubsubsubsubsubsubsection{HFSR}
{\footnotesize\ttfamily \textbf{ \+\_\+\+\_\+\+IO} uint32\+\_\+t HFSR}

Offset\+: 0x02C (R/W) Hard\+Fault Status Register ~\newline
 \label{group___c_m_s_i_s__core___debug_functions_gac8694e172f431db09b5d570993da3917} 
\index{CMSIS Core Debug Functions@{CMSIS Core Debug Functions}!IABR@{IABR}}
\index{IABR@{IABR}!CMSIS Core Debug Functions@{CMSIS Core Debug Functions}}
\doxysubsubsubsubsubsubsubsubsubsubsubsubsection{IABR}
{\footnotesize\ttfamily \textbf{ \+\_\+\+\_\+\+IO} uint32\+\_\+t IABR[8]}

Offset\+: 0x200 (R/W) Interrupt Active bit Register ~\newline
 \label{group___c_m_s_i_s__core___debug_functions_gaf458bc93cfb899fc1c77c5d1f39dde88} 
\index{CMSIS Core Debug Functions@{CMSIS Core Debug Functions}!ICER@{ICER}}
\index{ICER@{ICER}!CMSIS Core Debug Functions@{CMSIS Core Debug Functions}}
\doxysubsubsubsubsubsubsubsubsubsubsubsubsection{ICER}
{\footnotesize\ttfamily \textbf{ \+\_\+\+\_\+\+IO} uint32\+\_\+t ICER[8]}

Offset\+: 0x080 (R/W) Interrupt Clear Enable Register ~\newline
 \label{group___c_m_s_i_s__core___debug_functions_ga8165d9a8c0090021e56bbe91c2c44667} 
\index{CMSIS Core Debug Functions@{CMSIS Core Debug Functions}!ICPR@{ICPR}}
\index{ICPR@{ICPR}!CMSIS Core Debug Functions@{CMSIS Core Debug Functions}}
\doxysubsubsubsubsubsubsubsubsubsubsubsubsection{ICPR}
{\footnotesize\ttfamily \textbf{ \+\_\+\+\_\+\+IO} uint32\+\_\+t ICPR[8]}

Offset\+: 0x180 (R/W) Interrupt Clear Pending Register ~\newline
 \label{group___c_m_s_i_s__core___debug_functions_ga8fec9e122b923822e7f951cd48cf1d47} 
\index{CMSIS Core Debug Functions@{CMSIS Core Debug Functions}!ICSR@{ICSR}}
\index{ICSR@{ICSR}!CMSIS Core Debug Functions@{CMSIS Core Debug Functions}}
\doxysubsubsubsubsubsubsubsubsubsubsubsubsection{ICSR}
{\footnotesize\ttfamily \textbf{ \+\_\+\+\_\+\+IO} uint32\+\_\+t ICSR}

Offset\+: 0x004 (R/W) Interrupt Control and State Register ~\newline
 \label{group___c_m_s_i_s__core___debug_functions_ga5bb2c6795b90f12077534825cc844b56} 
\index{CMSIS Core Debug Functions@{CMSIS Core Debug Functions}!ICTR@{ICTR}}
\index{ICTR@{ICTR}!CMSIS Core Debug Functions@{CMSIS Core Debug Functions}}
\doxysubsubsubsubsubsubsubsubsubsubsubsubsection{ICTR}
{\footnotesize\ttfamily \textbf{ \+\_\+\+\_\+I} uint32\+\_\+t ICTR}

Offset\+: 0x004 (R/ ) Interrupt Controller Type Register ~\newline
 \label{group___c_m_s_i_s__core___debug_functions_ga38c377984f751265667317981f101bb4} 
\index{CMSIS Core Debug Functions@{CMSIS Core Debug Functions}!IP@{IP}}
\index{IP@{IP}!CMSIS Core Debug Functions@{CMSIS Core Debug Functions}}
\doxysubsubsubsubsubsubsubsubsubsubsubsubsection{IP}
{\footnotesize\ttfamily \textbf{ \+\_\+\+\_\+\+IO} uint8\+\_\+t IP[240]}

Offset\+: 0x300 (R/W) Interrupt Priority Register (8Bit wide) \label{group___c_m_s_i_s__core___debug_functions_ga130a0c6b3da7f29507a1888afbdce7ee} 
\index{CMSIS Core Debug Functions@{CMSIS Core Debug Functions}!ISAR@{ISAR}}
\index{ISAR@{ISAR}!CMSIS Core Debug Functions@{CMSIS Core Debug Functions}}
\doxysubsubsubsubsubsubsubsubsubsubsubsubsection{ISAR}
{\footnotesize\ttfamily \textbf{ \+\_\+\+\_\+I} uint32\+\_\+t ISAR[5]}

Offset\+: 0x060 (R/ ) Instruction Set Attributes Register ~\newline
 \label{group___c_m_s_i_s__core___debug_functions_ga0bf79013b539f9f929c75bd50f8ec67d} 
\index{CMSIS Core Debug Functions@{CMSIS Core Debug Functions}!ISER@{ISER}}
\index{ISER@{ISER}!CMSIS Core Debug Functions@{CMSIS Core Debug Functions}}
\doxysubsubsubsubsubsubsubsubsubsubsubsubsection{ISER}
{\footnotesize\ttfamily \textbf{ \+\_\+\+\_\+\+IO} uint32\+\_\+t ISER[8]}

Offset\+: 0x000 (R/W) Interrupt Set Enable Register ~\newline
 \label{group___c_m_s_i_s__core___debug_functions_gab39acf254b485e3ad71b18aa9f1ca594} 
\index{CMSIS Core Debug Functions@{CMSIS Core Debug Functions}!ISPR@{ISPR}}
\index{ISPR@{ISPR}!CMSIS Core Debug Functions@{CMSIS Core Debug Functions}}
\doxysubsubsubsubsubsubsubsubsubsubsubsubsection{ISPR}
{\footnotesize\ttfamily \textbf{ \+\_\+\+\_\+\+IO} uint32\+\_\+t ISPR[8]}

Offset\+: 0x100 (R/W) Interrupt Set Pending Register ~\newline
 \label{group___c_m_s_i_s__core___debug_functions_gad502ba7dbb2aab5f87c782b28f02622d} 
\index{CMSIS Core Debug Functions@{CMSIS Core Debug Functions}!ISR@{ISR}}
\index{ISR@{ISR}!CMSIS Core Debug Functions@{CMSIS Core Debug Functions}}
\doxysubsubsubsubsubsubsubsubsubsubsubsubsection{ISR\hspace{0.1cm}{\footnotesize\ttfamily [1/4]}}
{\footnotesize\ttfamily uint32\+\_\+t ISR}

bit\+: 0.. 8 Exception number ~\newline
 \label{group___c_m_s_i_s__core___debug_functions_gad502ba7dbb2aab5f87c782b28f02622d} 
\index{CMSIS Core Debug Functions@{CMSIS Core Debug Functions}!ISR@{ISR}}
\index{ISR@{ISR}!CMSIS Core Debug Functions@{CMSIS Core Debug Functions}}
\doxysubsubsubsubsubsubsubsubsubsubsubsubsection{ISR\hspace{0.1cm}{\footnotesize\ttfamily [2/4]}}
{\footnotesize\ttfamily uint32\+\_\+t ISR}

bit\+: 0.. 8 Exception number ~\newline
 \label{group___c_m_s_i_s__core___debug_functions_gad502ba7dbb2aab5f87c782b28f02622d} 
\index{CMSIS Core Debug Functions@{CMSIS Core Debug Functions}!ISR@{ISR}}
\index{ISR@{ISR}!CMSIS Core Debug Functions@{CMSIS Core Debug Functions}}
\doxysubsubsubsubsubsubsubsubsubsubsubsubsection{ISR\hspace{0.1cm}{\footnotesize\ttfamily [3/4]}}
{\footnotesize\ttfamily uint32\+\_\+t ISR}

bit\+: 0.. 8 Exception number ~\newline
 \label{group___c_m_s_i_s__core___debug_functions_gad502ba7dbb2aab5f87c782b28f02622d} 
\index{CMSIS Core Debug Functions@{CMSIS Core Debug Functions}!ISR@{ISR}}
\index{ISR@{ISR}!CMSIS Core Debug Functions@{CMSIS Core Debug Functions}}
\doxysubsubsubsubsubsubsubsubsubsubsubsubsection{ISR\hspace{0.1cm}{\footnotesize\ttfamily [4/4]}}
{\footnotesize\ttfamily uint32\+\_\+t ISR}

bit\+: 0.. 8 Exception number ~\newline
 \label{group___c_m_s_i_s__core___debug_functions_ga76485660fe8ad98cdc71ddd7cb0ed777} 
\index{CMSIS Core Debug Functions@{CMSIS Core Debug Functions}!IT@{IT}}
\index{IT@{IT}!CMSIS Core Debug Functions@{CMSIS Core Debug Functions}}
\doxysubsubsubsubsubsubsubsubsubsubsubsubsection{IT\hspace{0.1cm}{\footnotesize\ttfamily [1/2]}}
{\footnotesize\ttfamily uint32\+\_\+t IT}

bit\+: 25..26 saved IT state (read 0) ~\newline
 \label{group___c_m_s_i_s__core___debug_functions_ga76485660fe8ad98cdc71ddd7cb0ed777} 
\index{CMSIS Core Debug Functions@{CMSIS Core Debug Functions}!IT@{IT}}
\index{IT@{IT}!CMSIS Core Debug Functions@{CMSIS Core Debug Functions}}
\doxysubsubsubsubsubsubsubsubsubsubsubsubsection{IT\hspace{0.1cm}{\footnotesize\ttfamily [2/2]}}
{\footnotesize\ttfamily uint32\+\_\+t IT}

bit\+: 25..26 saved IT state (read 0) ~\newline
 \label{group___c_m_s_i_s__core__register_ga12e68e55a7badc271b948d6c7230b2a8} 
\index{CMSIS Core Debug Functions@{CMSIS Core Debug Functions}!ITM\_RxBuffer@{ITM\_RxBuffer}}
\index{ITM\_RxBuffer@{ITM\_RxBuffer}!CMSIS Core Debug Functions@{CMSIS Core Debug Functions}}
\doxysubsubsubsubsubsubsubsubsubsubsubsubsection{ITM\_RxBuffer}
{\footnotesize\ttfamily volatile int32\+\_\+t ITM\+\_\+\+Rx\+Buffer\hspace{0.3cm}{\ttfamily [extern]}}

external variable to receive characters ~\newline
 \label{group___c_m_s_i_s__core___debug_functions_gaad9adf4efc940cddb8161b69cfbe19d3} 
\index{CMSIS Core Debug Functions@{CMSIS Core Debug Functions}!LOAD@{LOAD}}
\index{LOAD@{LOAD}!CMSIS Core Debug Functions@{CMSIS Core Debug Functions}}
\doxysubsubsubsubsubsubsubsubsubsubsubsubsection{LOAD}
{\footnotesize\ttfamily \textbf{ \+\_\+\+\_\+\+IO} uint32\+\_\+t LOAD}

Offset\+: 0x004 (R/W) Sys\+Tick Reload Value Register ~\newline
 \label{group___c_m_s_i_s__core___debug_functions_ga88820a178974aa7b7927155cee5c47ed} 
\index{CMSIS Core Debug Functions@{CMSIS Core Debug Functions}!MMFAR@{MMFAR}}
\index{MMFAR@{MMFAR}!CMSIS Core Debug Functions@{CMSIS Core Debug Functions}}
\doxysubsubsubsubsubsubsubsubsubsubsubsubsection{MMFAR}
{\footnotesize\ttfamily \textbf{ \+\_\+\+\_\+\+IO} uint32\+\_\+t MMFAR}

Offset\+: 0x034 (R/W) Mem\+Manage Fault Address Register ~\newline
 \label{group___c_m_s_i_s__core___debug_functions_gab0dc71239f7d5ffe2e78e683b9530064} 
\index{CMSIS Core Debug Functions@{CMSIS Core Debug Functions}!MMFR@{MMFR}}
\index{MMFR@{MMFR}!CMSIS Core Debug Functions@{CMSIS Core Debug Functions}}
\doxysubsubsubsubsubsubsubsubsubsubsubsubsection{MMFR}
{\footnotesize\ttfamily \textbf{ \+\_\+\+\_\+I} uint32\+\_\+t MMFR[4]}

Offset\+: 0x050 (R/ ) Memory Model Feature Register ~\newline
 \label{group___c_m_s_i_s__core___debug_functions_gabae0610bc2a97bbf7f689e953e0b451f} 
\index{CMSIS Core Debug Functions@{CMSIS Core Debug Functions}!N@{N}}
\index{N@{N}!CMSIS Core Debug Functions@{CMSIS Core Debug Functions}}
\doxysubsubsubsubsubsubsubsubsubsubsubsubsection{N\hspace{0.1cm}{\footnotesize\ttfamily [1/4]}}
{\footnotesize\ttfamily uint32\+\_\+t N}

bit\+: 31 Negative condition code flag ~\newline
 \label{group___c_m_s_i_s__core___debug_functions_gabae0610bc2a97bbf7f689e953e0b451f} 
\index{CMSIS Core Debug Functions@{CMSIS Core Debug Functions}!N@{N}}
\index{N@{N}!CMSIS Core Debug Functions@{CMSIS Core Debug Functions}}
\doxysubsubsubsubsubsubsubsubsubsubsubsubsection{N\hspace{0.1cm}{\footnotesize\ttfamily [2/4]}}
{\footnotesize\ttfamily uint32\+\_\+t N}

bit\+: 31 Negative condition code flag ~\newline
 \label{group___c_m_s_i_s__core___debug_functions_gabae0610bc2a97bbf7f689e953e0b451f} 
\index{CMSIS Core Debug Functions@{CMSIS Core Debug Functions}!N@{N}}
\index{N@{N}!CMSIS Core Debug Functions@{CMSIS Core Debug Functions}}
\doxysubsubsubsubsubsubsubsubsubsubsubsubsection{N\hspace{0.1cm}{\footnotesize\ttfamily [3/4]}}
{\footnotesize\ttfamily uint32\+\_\+t N}

bit\+: 31 Negative condition code flag ~\newline
 \label{group___c_m_s_i_s__core___debug_functions_gabae0610bc2a97bbf7f689e953e0b451f} 
\index{CMSIS Core Debug Functions@{CMSIS Core Debug Functions}!N@{N}}
\index{N@{N}!CMSIS Core Debug Functions@{CMSIS Core Debug Functions}}
\doxysubsubsubsubsubsubsubsubsubsubsubsubsection{N\hspace{0.1cm}{\footnotesize\ttfamily [4/4]}}
{\footnotesize\ttfamily uint32\+\_\+t N}

bit\+: 31 Negative condition code flag ~\newline
 \label{group___c_m_s_i_s__core___debug_functions_ga2a6e513e8a6bf4e58db169e312172332} 
\index{CMSIS Core Debug Functions@{CMSIS Core Debug Functions}!nPRIV@{nPRIV}}
\index{nPRIV@{nPRIV}!CMSIS Core Debug Functions@{CMSIS Core Debug Functions}}
\doxysubsubsubsubsubsubsubsubsubsubsubsubsection{nPRIV\hspace{0.1cm}{\footnotesize\ttfamily [1/2]}}
{\footnotesize\ttfamily uint32\+\_\+t n\+PRIV}

bit\+: 0 Execution privilege in Thread mode \label{group___c_m_s_i_s__core___debug_functions_ga2a6e513e8a6bf4e58db169e312172332} 
\index{CMSIS Core Debug Functions@{CMSIS Core Debug Functions}!nPRIV@{nPRIV}}
\index{nPRIV@{nPRIV}!CMSIS Core Debug Functions@{CMSIS Core Debug Functions}}
\doxysubsubsubsubsubsubsubsubsubsubsubsubsection{nPRIV\hspace{0.1cm}{\footnotesize\ttfamily [2/2]}}
{\footnotesize\ttfamily uint32\+\_\+t n\+PRIV}

bit\+: 0 Execution privilege in Thread mode \label{group___c_m_s_i_s__core___debug_functions_ga00a6649cfac6bbadee51d6ba4c73001d} 
\index{CMSIS Core Debug Functions@{CMSIS Core Debug Functions}!PFR@{PFR}}
\index{PFR@{PFR}!CMSIS Core Debug Functions@{CMSIS Core Debug Functions}}
\doxysubsubsubsubsubsubsubsubsubsubsubsubsection{PFR}
{\footnotesize\ttfamily \textbf{ \+\_\+\+\_\+I} uint32\+\_\+t PFR[2]}

Offset\+: 0x040 (R/ ) Processor Feature Register ~\newline
 \label{group___c_m_s_i_s__core___debug_functions_ga95d6dd68e2d2d252ef38c97738b31bd8} 
\index{CMSIS Core Debug Functions@{CMSIS Core Debug Functions}!PORT@{PORT}}
\index{PORT@{PORT}!CMSIS Core Debug Functions@{CMSIS Core Debug Functions}}
\doxysubsubsubsubsubsubsubsubsubsubsubsubsection{[union]}
{\footnotesize\ttfamily \+\_\+\+\_\+\+O union  \{ ... \}  PORT[32]}

Offset\+: 0x000 ( /W) ITM Stimulus Port Registers ~\newline
 \label{group___c_m_s_i_s__core___debug_functions_ga65f27ddc4f7e09c14ce7c5211b2e000a} 
\index{CMSIS Core Debug Functions@{CMSIS Core Debug Functions}!Q@{Q}}
\index{Q@{Q}!CMSIS Core Debug Functions@{CMSIS Core Debug Functions}}
\doxysubsubsubsubsubsubsubsubsubsubsubsubsection{Q\hspace{0.1cm}{\footnotesize\ttfamily [1/4]}}
{\footnotesize\ttfamily uint32\+\_\+t Q}

bit\+: 27 Saturation condition flag ~\newline
 \label{group___c_m_s_i_s__core___debug_functions_ga65f27ddc4f7e09c14ce7c5211b2e000a} 
\index{CMSIS Core Debug Functions@{CMSIS Core Debug Functions}!Q@{Q}}
\index{Q@{Q}!CMSIS Core Debug Functions@{CMSIS Core Debug Functions}}
\doxysubsubsubsubsubsubsubsubsubsubsubsubsection{Q\hspace{0.1cm}{\footnotesize\ttfamily [2/4]}}
{\footnotesize\ttfamily uint32\+\_\+t Q}

bit\+: 27 Saturation condition flag ~\newline
 \label{group___c_m_s_i_s__core___debug_functions_ga65f27ddc4f7e09c14ce7c5211b2e000a} 
\index{CMSIS Core Debug Functions@{CMSIS Core Debug Functions}!Q@{Q}}
\index{Q@{Q}!CMSIS Core Debug Functions@{CMSIS Core Debug Functions}}
\doxysubsubsubsubsubsubsubsubsubsubsubsubsection{Q\hspace{0.1cm}{\footnotesize\ttfamily [3/4]}}
{\footnotesize\ttfamily uint32\+\_\+t Q}

bit\+: 27 Saturation condition flag ~\newline
 \label{group___c_m_s_i_s__core___debug_functions_ga65f27ddc4f7e09c14ce7c5211b2e000a} 
\index{CMSIS Core Debug Functions@{CMSIS Core Debug Functions}!Q@{Q}}
\index{Q@{Q}!CMSIS Core Debug Functions@{CMSIS Core Debug Functions}}
\doxysubsubsubsubsubsubsubsubsubsubsubsubsection{Q\hspace{0.1cm}{\footnotesize\ttfamily [4/4]}}
{\footnotesize\ttfamily uint32\+\_\+t Q}

bit\+: 27 Saturation condition flag ~\newline
 \label{group___c_m_s_i_s__core___debug_functions_ga40626516c1871e2cb75ae9d5940a9341} 
\index{CMSIS Core Debug Functions@{CMSIS Core Debug Functions}!RESERVED0@{RESERVED0}}
\index{RESERVED0@{RESERVED0}!CMSIS Core Debug Functions@{CMSIS Core Debug Functions}}
\doxysubsubsubsubsubsubsubsubsubsubsubsubsection{RESERVED0\hspace{0.1cm}{\footnotesize\ttfamily [1/4]}}
{\footnotesize\ttfamily uint32\+\_\+t RESERVED0[1]}

\label{group___c_m_s_i_s__core___debug_functions_gac881b676be4d9659951f43c2fccb34b4} 
\index{CMSIS Core Debug Functions@{CMSIS Core Debug Functions}!RESERVED0@{RESERVED0}}
\index{RESERVED0@{RESERVED0}!CMSIS Core Debug Functions@{CMSIS Core Debug Functions}}
\doxysubsubsubsubsubsubsubsubsubsubsubsubsection{RESERVED0\hspace{0.1cm}{\footnotesize\ttfamily [2/4]}}
{\footnotesize\ttfamily uint32\+\_\+t RESERVED0[24]}

\label{group___c_m_s_i_s__core___debug_functions_ga92bdd34d0bb3e2d14a3ce60040036510} 
\index{CMSIS Core Debug Functions@{CMSIS Core Debug Functions}!RESERVED0@{RESERVED0}}
\index{RESERVED0@{RESERVED0}!CMSIS Core Debug Functions@{CMSIS Core Debug Functions}}
\doxysubsubsubsubsubsubsubsubsubsubsubsubsection{RESERVED0\hspace{0.1cm}{\footnotesize\ttfamily [3/4]}}
{\footnotesize\ttfamily uint32\+\_\+t RESERVED0[5]}

\label{group___c_m_s_i_s__core___debug_functions_ga498ca2f25075b26fd57d1f66d976fe8c} 
\index{CMSIS Core Debug Functions@{CMSIS Core Debug Functions}!RESERVED0@{RESERVED0}}
\index{RESERVED0@{RESERVED0}!CMSIS Core Debug Functions@{CMSIS Core Debug Functions}}
\doxysubsubsubsubsubsubsubsubsubsubsubsubsection{RESERVED0\hspace{0.1cm}{\footnotesize\ttfamily [4/4]}}
{\footnotesize\ttfamily uint32\+\_\+t RESERVED0[864]}

\label{group___c_m_s_i_s__core___debug_functions_gae5c625673da1df1777833e51754c525b} 
\index{CMSIS Core Debug Functions@{CMSIS Core Debug Functions}!RESERVED1@{RESERVED1}}
\index{RESERVED1@{RESERVED1}!CMSIS Core Debug Functions@{CMSIS Core Debug Functions}}
\doxysubsubsubsubsubsubsubsubsubsubsubsubsection{RESERVED1}
{\footnotesize\ttfamily uint32\+\_\+t RESERVED1[15]}

\label{group___c_m_s_i_s__core___debug_functions_ga391748a705084dd61c4a9f56d456a12c} 
\index{CMSIS Core Debug Functions@{CMSIS Core Debug Functions}!RESERVED2@{RESERVED2}}
\index{RESERVED2@{RESERVED2}!CMSIS Core Debug Functions@{CMSIS Core Debug Functions}}
\doxysubsubsubsubsubsubsubsubsubsubsubsubsection{RESERVED2\hspace{0.1cm}{\footnotesize\ttfamily [1/2]}}
{\footnotesize\ttfamily uint32\+\_\+t RESERVED2[15]}

\label{group___c_m_s_i_s__core___debug_functions_ga86dfd6bf6c297be163d078945f67e8b6} 
\index{CMSIS Core Debug Functions@{CMSIS Core Debug Functions}!RESERVED2@{RESERVED2}}
\index{RESERVED2@{RESERVED2}!CMSIS Core Debug Functions@{CMSIS Core Debug Functions}}
\doxysubsubsubsubsubsubsubsubsubsubsubsubsection{RESERVED2\hspace{0.1cm}{\footnotesize\ttfamily [2/2]}}
{\footnotesize\ttfamily uint32\+\_\+t RESERVED2[24]}

\label{group___c_m_s_i_s__core___debug_functions_ga3371761ff5e69fb1b6b3c2c3b4d69b18} 
\index{CMSIS Core Debug Functions@{CMSIS Core Debug Functions}!RESERVED3@{RESERVED3}}
\index{RESERVED3@{RESERVED3}!CMSIS Core Debug Functions@{CMSIS Core Debug Functions}}
\doxysubsubsubsubsubsubsubsubsubsubsubsubsection{RESERVED3}
{\footnotesize\ttfamily uint32\+\_\+t RESERVED3[24]}

\label{group___c_m_s_i_s__core___debug_functions_ga0c75e6c517dc8e5596ffa3ef6285c232} 
\index{CMSIS Core Debug Functions@{CMSIS Core Debug Functions}!RESERVED4@{RESERVED4}}
\index{RESERVED4@{RESERVED4}!CMSIS Core Debug Functions@{CMSIS Core Debug Functions}}
\doxysubsubsubsubsubsubsubsubsubsubsubsubsection{RESERVED4}
{\footnotesize\ttfamily uint32\+\_\+t RESERVED4[56]}

\label{group___c_m_s_i_s__core___debug_functions_ga77017390737a14d5eb4cdb41f0aa3dce} 
\index{CMSIS Core Debug Functions@{CMSIS Core Debug Functions}!RESERVED5@{RESERVED5}}
\index{RESERVED5@{RESERVED5}!CMSIS Core Debug Functions@{CMSIS Core Debug Functions}}
\doxysubsubsubsubsubsubsubsubsubsubsubsubsection{RESERVED5}
{\footnotesize\ttfamily uint32\+\_\+t RESERVED5[644]}

\label{group___c_m_s_i_s__core___debug_functions_gab993fe7f0b489b30bc677ccf53426a92} 
\index{CMSIS Core Debug Functions@{CMSIS Core Debug Functions}!RSERVED1@{RSERVED1}}
\index{RSERVED1@{RSERVED1}!CMSIS Core Debug Functions@{CMSIS Core Debug Functions}}
\doxysubsubsubsubsubsubsubsubsubsubsubsubsection{RSERVED1}
{\footnotesize\ttfamily uint32\+\_\+t RSERVED1[24]}

\label{group___c_m_s_i_s__core___debug_functions_ga64a95891ad3e904dd5548112539c1c98} 
\index{CMSIS Core Debug Functions@{CMSIS Core Debug Functions}!SCR@{SCR}}
\index{SCR@{SCR}!CMSIS Core Debug Functions@{CMSIS Core Debug Functions}}
\doxysubsubsubsubsubsubsubsubsubsubsubsubsection{SCR}
{\footnotesize\ttfamily \textbf{ \+\_\+\+\_\+\+IO} uint32\+\_\+t SCR}

Offset\+: 0x010 (R/W) System Control Register ~\newline
 \label{group___c_m_s_i_s__core___debug_functions_ga04d136e5436e5fa2fb2aaa78a5f86b19} 
\index{CMSIS Core Debug Functions@{CMSIS Core Debug Functions}!SHCSR@{SHCSR}}
\index{SHCSR@{SHCSR}!CMSIS Core Debug Functions@{CMSIS Core Debug Functions}}
\doxysubsubsubsubsubsubsubsubsubsubsubsubsection{SHCSR}
{\footnotesize\ttfamily \textbf{ \+\_\+\+\_\+\+IO} uint32\+\_\+t SHCSR}

Offset\+: 0x024 (R/W) System Handler Control and State Register ~\newline
 \label{group___c_m_s_i_s__core___debug_functions_ga17dc9f83c53cbf7fa249e79a2d2a43f8} 
\index{CMSIS Core Debug Functions@{CMSIS Core Debug Functions}!SHP@{SHP}}
\index{SHP@{SHP}!CMSIS Core Debug Functions@{CMSIS Core Debug Functions}}
\doxysubsubsubsubsubsubsubsubsubsubsubsubsection{SHP}
{\footnotesize\ttfamily \textbf{ \+\_\+\+\_\+\+IO} uint8\+\_\+t SHP[12]}

Offset\+: 0x018 (R/W) System Handlers Priority Registers (4-\/7, 8-\/11, 12-\/15) \label{group___c_m_s_i_s__core___debug_functions_gae185aac93686ffc78e998a9daf41415b} 
\index{CMSIS Core Debug Functions@{CMSIS Core Debug Functions}!SPSEL@{SPSEL}}
\index{SPSEL@{SPSEL}!CMSIS Core Debug Functions@{CMSIS Core Debug Functions}}
\doxysubsubsubsubsubsubsubsubsubsubsubsubsection{SPSEL\hspace{0.1cm}{\footnotesize\ttfamily [1/2]}}
{\footnotesize\ttfamily uint32\+\_\+t SPSEL}

bit\+: 1 Stack to be used ~\newline
 \label{group___c_m_s_i_s__core___debug_functions_gae185aac93686ffc78e998a9daf41415b} 
\index{CMSIS Core Debug Functions@{CMSIS Core Debug Functions}!SPSEL@{SPSEL}}
\index{SPSEL@{SPSEL}!CMSIS Core Debug Functions@{CMSIS Core Debug Functions}}
\doxysubsubsubsubsubsubsubsubsubsubsubsubsection{SPSEL\hspace{0.1cm}{\footnotesize\ttfamily [2/2]}}
{\footnotesize\ttfamily uint32\+\_\+t SPSEL}

bit\+: 1 Stack to be used ~\newline
 \label{group___c_m_s_i_s__core___debug_functions_ga471c399bb79454dcdfb342a31a5684ae} 
\index{CMSIS Core Debug Functions@{CMSIS Core Debug Functions}!STIR@{STIR}}
\index{STIR@{STIR}!CMSIS Core Debug Functions@{CMSIS Core Debug Functions}}
\doxysubsubsubsubsubsubsubsubsubsubsubsubsection{STIR}
{\footnotesize\ttfamily \textbf{ \+\_\+\+\_\+O} uint32\+\_\+t STIR}

Offset\+: 0x\+E00 ( /W) Software Trigger Interrupt Register ~\newline
 \label{group___c_m_s_i_s__core___debug_functions_ga6e1cf12e53a20224f6f62c001d9be972} 
\index{CMSIS Core Debug Functions@{CMSIS Core Debug Functions}!T@{T}}
\index{T@{T}!CMSIS Core Debug Functions@{CMSIS Core Debug Functions}}
\doxysubsubsubsubsubsubsubsubsubsubsubsubsection{T\hspace{0.1cm}{\footnotesize\ttfamily [1/2]}}
{\footnotesize\ttfamily uint32\+\_\+t T}

bit\+: 24 Thumb bit (read 0) ~\newline
 \label{group___c_m_s_i_s__core___debug_functions_ga6e1cf12e53a20224f6f62c001d9be972} 
\index{CMSIS Core Debug Functions@{CMSIS Core Debug Functions}!T@{T}}
\index{T@{T}!CMSIS Core Debug Functions@{CMSIS Core Debug Functions}}
\doxysubsubsubsubsubsubsubsubsubsubsubsubsection{T\hspace{0.1cm}{\footnotesize\ttfamily [2/2]}}
{\footnotesize\ttfamily uint32\+\_\+t T}

bit\+: 24 Thumb bit (read 0) ~\newline
 \label{group___c_m_s_i_s__core___debug_functions_gae9dd9282fab299d0cd6e119564688e53} 
\index{CMSIS Core Debug Functions@{CMSIS Core Debug Functions}!TCR@{TCR}}
\index{TCR@{TCR}!CMSIS Core Debug Functions@{CMSIS Core Debug Functions}}
\doxysubsubsubsubsubsubsubsubsubsubsubsubsection{TCR}
{\footnotesize\ttfamily \textbf{ \+\_\+\+\_\+\+IO} uint32\+\_\+t TCR}

Offset\+: 0x\+E80 (R/W) ITM Trace Control Register ~\newline
 \label{group___c_m_s_i_s__core___debug_functions_ga8ffb3c6b706b03334f6fe37ef5d8b165} 
\index{CMSIS Core Debug Functions@{CMSIS Core Debug Functions}!TER@{TER}}
\index{TER@{TER}!CMSIS Core Debug Functions@{CMSIS Core Debug Functions}}
\doxysubsubsubsubsubsubsubsubsubsubsubsubsection{TER}
{\footnotesize\ttfamily \textbf{ \+\_\+\+\_\+\+IO} uint32\+\_\+t TER}

Offset\+: 0x\+E00 (R/W) ITM Trace Enable Register ~\newline
 \label{group___c_m_s_i_s__core___debug_functions_ga72bb9b7d61fe3262cd2a6070a7bd5b69} 
\index{CMSIS Core Debug Functions@{CMSIS Core Debug Functions}!TPR@{TPR}}
\index{TPR@{TPR}!CMSIS Core Debug Functions@{CMSIS Core Debug Functions}}
\doxysubsubsubsubsubsubsubsubsubsubsubsubsection{TPR}
{\footnotesize\ttfamily \textbf{ \+\_\+\+\_\+\+IO} uint32\+\_\+t TPR}

Offset\+: 0x\+E40 (R/W) ITM Trace Privilege Register ~\newline
 \label{group___c_m_s_i_s__core___debug_functions_gae8d499140220fa6d4eab1da7262bf08e} 
\index{CMSIS Core Debug Functions@{CMSIS Core Debug Functions}!u16@{u16}}
\index{u16@{u16}!CMSIS Core Debug Functions@{CMSIS Core Debug Functions}}
\doxysubsubsubsubsubsubsubsubsubsubsubsubsection{u16\hspace{0.1cm}{\footnotesize\ttfamily [1/2]}}
{\footnotesize\ttfamily \textbf{ \+\_\+\+\_\+O} uint16\+\_\+t \textbf{ u16}}

Offset\+: 0x000 ( /W) ITM Stimulus Port 16-\/bit ~\newline
 \label{group___c_m_s_i_s__core___debug_functions_gae8d499140220fa6d4eab1da7262bf08e} 
\index{CMSIS Core Debug Functions@{CMSIS Core Debug Functions}!u16@{u16}}
\index{u16@{u16}!CMSIS Core Debug Functions@{CMSIS Core Debug Functions}}
\doxysubsubsubsubsubsubsubsubsubsubsubsubsection{u16\hspace{0.1cm}{\footnotesize\ttfamily [2/2]}}
{\footnotesize\ttfamily \textbf{ \+\_\+\+\_\+O} uint16\+\_\+t \textbf{ u16}}

Offset\+: 0x000 ( /W) ITM Stimulus Port 16-\/bit ~\newline
 \label{group___c_m_s_i_s__core___debug_functions_gacaf6d0e14a3d4b541c624913b4a1931e} 
\index{CMSIS Core Debug Functions@{CMSIS Core Debug Functions}!u32@{u32}}
\index{u32@{u32}!CMSIS Core Debug Functions@{CMSIS Core Debug Functions}}
\doxysubsubsubsubsubsubsubsubsubsubsubsubsection{u32\hspace{0.1cm}{\footnotesize\ttfamily [1/2]}}
{\footnotesize\ttfamily \textbf{ \+\_\+\+\_\+O} uint32\+\_\+t \textbf{ u32}}

Offset\+: 0x000 ( /W) ITM Stimulus Port 32-\/bit ~\newline
 \label{group___c_m_s_i_s__core___debug_functions_gacaf6d0e14a3d4b541c624913b4a1931e} 
\index{CMSIS Core Debug Functions@{CMSIS Core Debug Functions}!u32@{u32}}
\index{u32@{u32}!CMSIS Core Debug Functions@{CMSIS Core Debug Functions}}
\doxysubsubsubsubsubsubsubsubsubsubsubsubsection{u32\hspace{0.1cm}{\footnotesize\ttfamily [2/2]}}
{\footnotesize\ttfamily \textbf{ \+\_\+\+\_\+O} uint32\+\_\+t \textbf{ u32}}

Offset\+: 0x000 ( /W) ITM Stimulus Port 32-\/bit ~\newline
 \label{group___c_m_s_i_s__core___debug_functions_ga0374c0b98ab9de6f71fabff7412df832} 
\index{CMSIS Core Debug Functions@{CMSIS Core Debug Functions}!u8@{u8}}
\index{u8@{u8}!CMSIS Core Debug Functions@{CMSIS Core Debug Functions}}
\doxysubsubsubsubsubsubsubsubsubsubsubsubsection{u8\hspace{0.1cm}{\footnotesize\ttfamily [1/2]}}
{\footnotesize\ttfamily \textbf{ \+\_\+\+\_\+O} uint8\+\_\+t \textbf{ u8}}

Offset\+: 0x000 ( /W) ITM Stimulus Port 8-\/bit ~\newline
 \label{group___c_m_s_i_s__core___debug_functions_ga0374c0b98ab9de6f71fabff7412df832} 
\index{CMSIS Core Debug Functions@{CMSIS Core Debug Functions}!u8@{u8}}
\index{u8@{u8}!CMSIS Core Debug Functions@{CMSIS Core Debug Functions}}
\doxysubsubsubsubsubsubsubsubsubsubsubsubsection{u8\hspace{0.1cm}{\footnotesize\ttfamily [2/2]}}
{\footnotesize\ttfamily \textbf{ \+\_\+\+\_\+O} uint8\+\_\+t \textbf{ u8}}

Offset\+: 0x000 ( /W) ITM Stimulus Port 8-\/bit ~\newline
 \label{group___c_m_s_i_s__core___debug_functions_gacd4a2b64faee91e4a9eef300667fa222} 
\index{CMSIS Core Debug Functions@{CMSIS Core Debug Functions}!V@{V}}
\index{V@{V}!CMSIS Core Debug Functions@{CMSIS Core Debug Functions}}
\doxysubsubsubsubsubsubsubsubsubsubsubsubsection{V\hspace{0.1cm}{\footnotesize\ttfamily [1/4]}}
{\footnotesize\ttfamily uint32\+\_\+t V}

bit\+: 28 Overflow condition code flag ~\newline
 \label{group___c_m_s_i_s__core___debug_functions_gacd4a2b64faee91e4a9eef300667fa222} 
\index{CMSIS Core Debug Functions@{CMSIS Core Debug Functions}!V@{V}}
\index{V@{V}!CMSIS Core Debug Functions@{CMSIS Core Debug Functions}}
\doxysubsubsubsubsubsubsubsubsubsubsubsubsection{V\hspace{0.1cm}{\footnotesize\ttfamily [2/4]}}
{\footnotesize\ttfamily uint32\+\_\+t V}

bit\+: 28 Overflow condition code flag ~\newline
 \label{group___c_m_s_i_s__core___debug_functions_gacd4a2b64faee91e4a9eef300667fa222} 
\index{CMSIS Core Debug Functions@{CMSIS Core Debug Functions}!V@{V}}
\index{V@{V}!CMSIS Core Debug Functions@{CMSIS Core Debug Functions}}
\doxysubsubsubsubsubsubsubsubsubsubsubsubsection{V\hspace{0.1cm}{\footnotesize\ttfamily [3/4]}}
{\footnotesize\ttfamily uint32\+\_\+t V}

bit\+: 28 Overflow condition code flag ~\newline
 \label{group___c_m_s_i_s__core___debug_functions_gacd4a2b64faee91e4a9eef300667fa222} 
\index{CMSIS Core Debug Functions@{CMSIS Core Debug Functions}!V@{V}}
\index{V@{V}!CMSIS Core Debug Functions@{CMSIS Core Debug Functions}}
\doxysubsubsubsubsubsubsubsubsubsubsubsubsection{V\hspace{0.1cm}{\footnotesize\ttfamily [4/4]}}
{\footnotesize\ttfamily uint32\+\_\+t V}

bit\+: 28 Overflow condition code flag ~\newline
 \label{group___c_m_s_i_s__core___debug_functions_ga26fb318c3b0a0ec7f45daafd5f8799a3} 
\index{CMSIS Core Debug Functions@{CMSIS Core Debug Functions}!VAL@{VAL}}
\index{VAL@{VAL}!CMSIS Core Debug Functions@{CMSIS Core Debug Functions}}
\doxysubsubsubsubsubsubsubsubsubsubsubsubsection{VAL}
{\footnotesize\ttfamily \textbf{ \+\_\+\+\_\+\+IO} uint32\+\_\+t VAL}

Offset\+: 0x008 (R/W) Sys\+Tick Current Value Register ~\newline
 \label{group___c_m_s_i_s__core___debug_functions_gaaf388a921a016cae590cfcf1e43b1cdf} 
\index{CMSIS Core Debug Functions@{CMSIS Core Debug Functions}!VTOR@{VTOR}}
\index{VTOR@{VTOR}!CMSIS Core Debug Functions@{CMSIS Core Debug Functions}}
\doxysubsubsubsubsubsubsubsubsubsubsubsubsection{VTOR}
{\footnotesize\ttfamily \textbf{ \+\_\+\+\_\+\+IO} uint32\+\_\+t VTOR}

Offset\+: 0x008 (R/W) Vector Table Offset Register ~\newline
 \label{group___c_m_s_i_s__core___debug_functions_gad0fb62e7a08e70fc5e0a76b67809f84b} 
\index{CMSIS Core Debug Functions@{CMSIS Core Debug Functions}!w@{w}}
\index{w@{w}!CMSIS Core Debug Functions@{CMSIS Core Debug Functions}}
\doxysubsubsubsubsubsubsubsubsubsubsubsubsection{w\hspace{0.1cm}{\footnotesize\ttfamily [1/4]}}
{\footnotesize\ttfamily uint32\+\_\+t w}

Type used for word access ~\newline
 \label{group___c_m_s_i_s__core___debug_functions_gad0fb62e7a08e70fc5e0a76b67809f84b} 
\index{CMSIS Core Debug Functions@{CMSIS Core Debug Functions}!w@{w}}
\index{w@{w}!CMSIS Core Debug Functions@{CMSIS Core Debug Functions}}
\doxysubsubsubsubsubsubsubsubsubsubsubsubsection{w\hspace{0.1cm}{\footnotesize\ttfamily [2/4]}}
{\footnotesize\ttfamily uint32\+\_\+t w}

Type used for word access ~\newline
 \label{group___c_m_s_i_s__core___debug_functions_gad0fb62e7a08e70fc5e0a76b67809f84b} 
\index{CMSIS Core Debug Functions@{CMSIS Core Debug Functions}!w@{w}}
\index{w@{w}!CMSIS Core Debug Functions@{CMSIS Core Debug Functions}}
\doxysubsubsubsubsubsubsubsubsubsubsubsubsection{w\hspace{0.1cm}{\footnotesize\ttfamily [3/4]}}
{\footnotesize\ttfamily uint32\+\_\+t w}

Type used for word access ~\newline
 \label{group___c_m_s_i_s__core___debug_functions_gad0fb62e7a08e70fc5e0a76b67809f84b} 
\index{CMSIS Core Debug Functions@{CMSIS Core Debug Functions}!w@{w}}
\index{w@{w}!CMSIS Core Debug Functions@{CMSIS Core Debug Functions}}
\doxysubsubsubsubsubsubsubsubsubsubsubsubsection{w\hspace{0.1cm}{\footnotesize\ttfamily [4/4]}}
{\footnotesize\ttfamily uint32\+\_\+t w}

Type used for word access ~\newline
 \label{group___c_m_s_i_s__core___debug_functions_ga5ae954cbd9986cd64625d7fa00943c8e} 
\index{CMSIS Core Debug Functions@{CMSIS Core Debug Functions}!Z@{Z}}
\index{Z@{Z}!CMSIS Core Debug Functions@{CMSIS Core Debug Functions}}
\doxysubsubsubsubsubsubsubsubsubsubsubsubsection{Z\hspace{0.1cm}{\footnotesize\ttfamily [1/4]}}
{\footnotesize\ttfamily uint32\+\_\+t Z}

bit\+: 30 Zero condition code flag ~\newline
 \label{group___c_m_s_i_s__core___debug_functions_ga5ae954cbd9986cd64625d7fa00943c8e} 
\index{CMSIS Core Debug Functions@{CMSIS Core Debug Functions}!Z@{Z}}
\index{Z@{Z}!CMSIS Core Debug Functions@{CMSIS Core Debug Functions}}
\doxysubsubsubsubsubsubsubsubsubsubsubsubsection{Z\hspace{0.1cm}{\footnotesize\ttfamily [2/4]}}
{\footnotesize\ttfamily uint32\+\_\+t Z}

bit\+: 30 Zero condition code flag ~\newline
 \label{group___c_m_s_i_s__core___debug_functions_ga5ae954cbd9986cd64625d7fa00943c8e} 
\index{CMSIS Core Debug Functions@{CMSIS Core Debug Functions}!Z@{Z}}
\index{Z@{Z}!CMSIS Core Debug Functions@{CMSIS Core Debug Functions}}
\doxysubsubsubsubsubsubsubsubsubsubsubsubsection{Z\hspace{0.1cm}{\footnotesize\ttfamily [3/4]}}
{\footnotesize\ttfamily uint32\+\_\+t Z}

bit\+: 30 Zero condition code flag ~\newline
 \label{group___c_m_s_i_s__core___debug_functions_ga5ae954cbd9986cd64625d7fa00943c8e} 
\index{CMSIS Core Debug Functions@{CMSIS Core Debug Functions}!Z@{Z}}
\index{Z@{Z}!CMSIS Core Debug Functions@{CMSIS Core Debug Functions}}
\doxysubsubsubsubsubsubsubsubsubsubsubsubsection{Z\hspace{0.1cm}{\footnotesize\ttfamily [4/4]}}
{\footnotesize\ttfamily uint32\+\_\+t Z}

bit\+: 30 Zero condition code flag ~\newline
 