regmap	,	V_13
parent	,	V_22
ENOMEM	,	V_41
of_clk_add_provider	,	F_19
axmclk_regmap_config	,	V_37
axxia_divclk_recalc_rate	,	F_5
shift	,	V_18
__iomem	,	T_3
axmclk_probe	,	F_9
axxia_clkmux_get_parent	,	F_7
size_t	,	T_4
aclk	,	V_5
clk_num	,	V_43
onecell	,	V_42
platform_driver_unregister	,	F_25
hw	,	V_2
axxia_divclk	,	V_15
pdev	,	V_24
dev	,	V_31
u32	,	T_1
reg	,	V_14
to_axxia_clk	,	F_2
priv	,	V_35
fbdiv	,	V_9
ret	,	V_29
ARRAY_SIZE	,	F_15
res	,	V_27
axxia_clkmux	,	V_20
clk	,	V_32
resource	,	V_26
to_axxia_divclk	,	F_6
regmap_read	,	F_4
platform_driver_register	,	F_23
PTR_ERR	,	F_13
axmclk_priv	,	V_34
to_axxia_clkmux	,	F_8
of_node	,	V_44
platform_get_resource	,	F_10
GFP_KERNEL	,	V_40
device	,	V_30
devm_clk_register	,	F_18
axmclk_remove	,	F_20
axxia_pllclk	,	V_6
clks	,	V_39
axxia_pllclk_recalc	,	F_1
devm_kzalloc	,	F_17
axmclk_driver	,	V_46
to_axxia_pllclk	,	F_3
ctrl	,	V_17
"axmclk: supporting %zu clocks\n"	,	L_1
num_clks	,	V_33
axxia_clk	,	V_4
axmclk_clocks	,	V_38
mux	,	V_21
devm_regmap_init_mmio	,	F_14
divclk	,	V_16
axmclk_init	,	F_22
parent_rate	,	V_3
rate	,	V_8
refdiv	,	V_10
IORESOURCE_MEM	,	V_36
clk_hw	,	V_1
postdiv	,	V_11
axmclk_exit	,	F_24
devm_ioremap_resource	,	F_11
u8	,	T_2
pr_info	,	F_16
i	,	V_28
control	,	V_12
of_clk_del_provider	,	F_21
pll	,	V_7
width	,	V_19
__init	,	T_5
__exit	,	T_6
of_clk_src_onecell_get	,	V_45
platform_device	,	V_23
base	,	V_25
IS_ERR	,	F_12
