# Major-Project-Spring-2016
# This project is an implementation of a few instructions of MIPS in VHDL.  The instructions are the R-type (register type) instructions as well as load word and store word.
