Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.3 (lin64) Build 2018833 Wed Oct  4 19:58:07 MDT 2017
| Date         : Fri Oct 25 07:09:18 2019
| Host         : travis-job-5b58ad1d-2988-4955-8dc3-cd8aeb7eb568 running 64-bit Ubuntu 16.04.6 LTS
| Command      : report_timing_summary -datasheet -max_paths 10 -file top_timing.rpt
| Design       : top
| Device       : 7a35t-csg324
| Speed File   : -1  PRODUCTION 1.19 2017-08-11
---------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There is 1 register/latch pin with no clock driven by root clock pin: dna_cnt_reg[0]/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 2 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 27 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 52 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.777        0.000                      0                12091        0.024        0.000                      0                12089        0.264        0.000                       0                  3988  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock            Waveform(ns)         Period(ns)      Frequency(MHz)
-----            ------------         ----------      --------------
clk100           {0.000 5.000}        10.000          100.000         
  eth_clk        {0.000 20.000}       40.000          25.000          
  pll_clk200     {0.000 2.500}        5.000           200.000         
  pll_fb         {0.000 5.000}        10.000          100.000         
  pll_sys        {0.000 5.000}        10.000          100.000         
  pll_sys4x      {0.000 1.250}        2.500           400.000         
  pll_sys4x_dqs  {0.625 1.875}        2.500           400.000         
sys_clk          {0.000 5.000}        10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk100                                                                                                                                                             3.000        0.000                       0                     2  
  eth_clk                                                                                                                                                         37.845        0.000                       0                     1  
  pll_clk200           2.904        0.000                      0                   13        0.258        0.000                      0                   13        0.264        0.000                       0                    10  
  pll_fb                                                                                                                                                           8.751        0.000                       0                     2  
  pll_sys                                                                                                                                                          7.845        0.000                       0                     2  
  pll_sys4x                                                                                                                                                        0.345        0.000                       0                    77  
  pll_sys4x_dqs                                                                                                                                                    0.345        0.000                       0                     4  
sys_clk                0.777        0.000                      0                12076        0.024        0.000                      0                12076        3.750        0.000                       0                  3890  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
              pll_clk200          3.636        0.000                      0                    1                                                                        
              sys_clk             2.362        0.000                      0                    1                                                                        


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk100
  To Clock:  clk100

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk100
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk100 }

Check Type        Corner  Lib Pin           Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFR/I            n/a            1.666         10.000      8.334      BUFR_X1Y5       BUFR/I
Min Period        n/a     PLLE2_ADV/CLKIN1  n/a            1.249         10.000      8.751      PLLE2_ADV_X1Y1  PLLE2_BASE/CLKIN1
Max Period        n/a     PLLE2_ADV/CLKIN1  n/a            52.633        10.000      42.633     PLLE2_ADV_X1Y1  PLLE2_BASE/CLKIN1
Low Pulse Width   Fast    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y1  PLLE2_BASE/CLKIN1
Low Pulse Width   Slow    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y1  PLLE2_BASE/CLKIN1
High Pulse Width  Slow    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y1  PLLE2_BASE/CLKIN1
High Pulse Width  Fast    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y1  PLLE2_BASE/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  eth_clk
  To Clock:  eth_clk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       37.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         eth_clk
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { BUFR/O }

Check Type  Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I   n/a            2.155         40.000      37.845     BUFGCTRL_X0Y20  BUFG_6/I



---------------------------------------------------------------------------------------------------
From Clock:  pll_clk200
  To Clock:  pll_clk200

Setup :            0  Failing Endpoints,  Worst Slack        2.904ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.258ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        0.264ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.904ns  (required time - arrival time)
  Source:                 reset_counter_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            reset_counter_reg[0]/CE
                            (rising edge-triggered cell FDSE clocked by pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             pll_clk200
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (pll_clk200 rise@5.000ns - pll_clk200 rise@0.000ns)
  Data Path Delay:        1.874ns  (logic 0.774ns (41.305%)  route 1.100ns (58.695%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.855ns = ( 10.855 - 5.000 ) 
    Source Clock Delay      (SCD):    6.202ns
    Clock Pessimism Removal (CPR):    0.347ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_clk200 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           1.253     2.742    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.088     2.830 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.655     4.485    pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096     4.581 r  BUFG_3/O
                         net (fo=8, routed)           1.620     6.202    clk200_clk
    SLICE_X64Y24         FDSE                                         r  reset_counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y24         FDSE (Prop_fdse_C_Q)         0.478     6.680 r  reset_counter_reg[3]/Q
                         net (fo=3, routed)           0.721     7.401    reset_counter[3]
    SLICE_X64Y24         LUT4 (Prop_lut4_I3_O)        0.296     7.697 r  reset_counter[3]_i_1/O
                         net (fo=4, routed)           0.379     8.076    reset_counter[3]_i_1_n_0
    SLICE_X64Y24         FDSE                                         r  reset_counter_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock pll_clk200 rise edge)
                                                      5.000     5.000 r  
    E3                                                0.000     5.000 r  clk100 (IN)
                         net (fo=0)                   0.000     5.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.418     6.418 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           1.181     7.599    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.083     7.682 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.576     9.258    pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     9.349 r  BUFG_3/O
                         net (fo=8, routed)           1.505    10.855    clk200_clk
    SLICE_X64Y24         FDSE                                         r  reset_counter_reg[0]/C
                         clock pessimism              0.347    11.202    
                         clock uncertainty           -0.053    11.149    
    SLICE_X64Y24         FDSE (Setup_fdse_C_CE)      -0.169    10.980    reset_counter_reg[0]
  -------------------------------------------------------------------
                         required time                         10.980    
                         arrival time                          -8.076    
  -------------------------------------------------------------------
                         slack                                  2.904    

Slack (MET) :             2.904ns  (required time - arrival time)
  Source:                 reset_counter_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            reset_counter_reg[1]/CE
                            (rising edge-triggered cell FDSE clocked by pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             pll_clk200
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (pll_clk200 rise@5.000ns - pll_clk200 rise@0.000ns)
  Data Path Delay:        1.874ns  (logic 0.774ns (41.305%)  route 1.100ns (58.695%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.855ns = ( 10.855 - 5.000 ) 
    Source Clock Delay      (SCD):    6.202ns
    Clock Pessimism Removal (CPR):    0.347ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_clk200 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           1.253     2.742    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.088     2.830 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.655     4.485    pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096     4.581 r  BUFG_3/O
                         net (fo=8, routed)           1.620     6.202    clk200_clk
    SLICE_X64Y24         FDSE                                         r  reset_counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y24         FDSE (Prop_fdse_C_Q)         0.478     6.680 r  reset_counter_reg[3]/Q
                         net (fo=3, routed)           0.721     7.401    reset_counter[3]
    SLICE_X64Y24         LUT4 (Prop_lut4_I3_O)        0.296     7.697 r  reset_counter[3]_i_1/O
                         net (fo=4, routed)           0.379     8.076    reset_counter[3]_i_1_n_0
    SLICE_X64Y24         FDSE                                         r  reset_counter_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock pll_clk200 rise edge)
                                                      5.000     5.000 r  
    E3                                                0.000     5.000 r  clk100 (IN)
                         net (fo=0)                   0.000     5.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.418     6.418 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           1.181     7.599    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.083     7.682 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.576     9.258    pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     9.349 r  BUFG_3/O
                         net (fo=8, routed)           1.505    10.855    clk200_clk
    SLICE_X64Y24         FDSE                                         r  reset_counter_reg[1]/C
                         clock pessimism              0.347    11.202    
                         clock uncertainty           -0.053    11.149    
    SLICE_X64Y24         FDSE (Setup_fdse_C_CE)      -0.169    10.980    reset_counter_reg[1]
  -------------------------------------------------------------------
                         required time                         10.980    
                         arrival time                          -8.076    
  -------------------------------------------------------------------
                         slack                                  2.904    

Slack (MET) :             2.904ns  (required time - arrival time)
  Source:                 reset_counter_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            reset_counter_reg[2]/CE
                            (rising edge-triggered cell FDSE clocked by pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             pll_clk200
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (pll_clk200 rise@5.000ns - pll_clk200 rise@0.000ns)
  Data Path Delay:        1.874ns  (logic 0.774ns (41.305%)  route 1.100ns (58.695%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.855ns = ( 10.855 - 5.000 ) 
    Source Clock Delay      (SCD):    6.202ns
    Clock Pessimism Removal (CPR):    0.347ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_clk200 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           1.253     2.742    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.088     2.830 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.655     4.485    pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096     4.581 r  BUFG_3/O
                         net (fo=8, routed)           1.620     6.202    clk200_clk
    SLICE_X64Y24         FDSE                                         r  reset_counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y24         FDSE (Prop_fdse_C_Q)         0.478     6.680 r  reset_counter_reg[3]/Q
                         net (fo=3, routed)           0.721     7.401    reset_counter[3]
    SLICE_X64Y24         LUT4 (Prop_lut4_I3_O)        0.296     7.697 r  reset_counter[3]_i_1/O
                         net (fo=4, routed)           0.379     8.076    reset_counter[3]_i_1_n_0
    SLICE_X64Y24         FDSE                                         r  reset_counter_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock pll_clk200 rise edge)
                                                      5.000     5.000 r  
    E3                                                0.000     5.000 r  clk100 (IN)
                         net (fo=0)                   0.000     5.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.418     6.418 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           1.181     7.599    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.083     7.682 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.576     9.258    pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     9.349 r  BUFG_3/O
                         net (fo=8, routed)           1.505    10.855    clk200_clk
    SLICE_X64Y24         FDSE                                         r  reset_counter_reg[2]/C
                         clock pessimism              0.347    11.202    
                         clock uncertainty           -0.053    11.149    
    SLICE_X64Y24         FDSE (Setup_fdse_C_CE)      -0.169    10.980    reset_counter_reg[2]
  -------------------------------------------------------------------
                         required time                         10.980    
                         arrival time                          -8.076    
  -------------------------------------------------------------------
                         slack                                  2.904    

Slack (MET) :             2.904ns  (required time - arrival time)
  Source:                 reset_counter_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            reset_counter_reg[3]/CE
                            (rising edge-triggered cell FDSE clocked by pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             pll_clk200
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (pll_clk200 rise@5.000ns - pll_clk200 rise@0.000ns)
  Data Path Delay:        1.874ns  (logic 0.774ns (41.305%)  route 1.100ns (58.695%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.855ns = ( 10.855 - 5.000 ) 
    Source Clock Delay      (SCD):    6.202ns
    Clock Pessimism Removal (CPR):    0.347ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_clk200 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           1.253     2.742    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.088     2.830 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.655     4.485    pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096     4.581 r  BUFG_3/O
                         net (fo=8, routed)           1.620     6.202    clk200_clk
    SLICE_X64Y24         FDSE                                         r  reset_counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y24         FDSE (Prop_fdse_C_Q)         0.478     6.680 r  reset_counter_reg[3]/Q
                         net (fo=3, routed)           0.721     7.401    reset_counter[3]
    SLICE_X64Y24         LUT4 (Prop_lut4_I3_O)        0.296     7.697 r  reset_counter[3]_i_1/O
                         net (fo=4, routed)           0.379     8.076    reset_counter[3]_i_1_n_0
    SLICE_X64Y24         FDSE                                         r  reset_counter_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock pll_clk200 rise edge)
                                                      5.000     5.000 r  
    E3                                                0.000     5.000 r  clk100 (IN)
                         net (fo=0)                   0.000     5.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.418     6.418 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           1.181     7.599    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.083     7.682 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.576     9.258    pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     9.349 r  BUFG_3/O
                         net (fo=8, routed)           1.505    10.855    clk200_clk
    SLICE_X64Y24         FDSE                                         r  reset_counter_reg[3]/C
                         clock pessimism              0.347    11.202    
                         clock uncertainty           -0.053    11.149    
    SLICE_X64Y24         FDSE (Setup_fdse_C_CE)      -0.169    10.980    reset_counter_reg[3]
  -------------------------------------------------------------------
                         required time                         10.980    
                         arrival time                          -8.076    
  -------------------------------------------------------------------
                         slack                                  2.904    

Slack (MET) :             3.145ns  (required time - arrival time)
  Source:                 FDPE_3/C
                            (rising edge-triggered cell FDPE clocked by pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            reset_counter_reg[0]/S
                            (rising edge-triggered cell FDSE clocked by pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             pll_clk200
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (pll_clk200 rise@5.000ns - pll_clk200 rise@0.000ns)
  Data Path Delay:        1.064ns  (logic 0.478ns (44.926%)  route 0.586ns (55.074%))
  Logic Levels:           0  
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.855ns = ( 10.855 - 5.000 ) 
    Source Clock Delay      (SCD):    6.209ns
    Clock Pessimism Removal (CPR):    0.311ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_clk200 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           1.253     2.742    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.088     2.830 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.655     4.485    pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096     4.581 r  BUFG_3/O
                         net (fo=8, routed)           1.627     6.209    clk200_clk
    SLICE_X64Y29         FDPE                                         r  FDPE_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y29         FDPE (Prop_fdpe_C_Q)         0.478     6.687 r  FDPE_3/Q
                         net (fo=5, routed)           0.586     7.273    clk200_rst
    SLICE_X64Y24         FDSE                                         r  reset_counter_reg[0]/S
  -------------------------------------------------------------------    -------------------

                         (clock pll_clk200 rise edge)
                                                      5.000     5.000 r  
    E3                                                0.000     5.000 r  clk100 (IN)
                         net (fo=0)                   0.000     5.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.418     6.418 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           1.181     7.599    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.083     7.682 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.576     9.258    pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     9.349 r  BUFG_3/O
                         net (fo=8, routed)           1.505    10.855    clk200_clk
    SLICE_X64Y24         FDSE                                         r  reset_counter_reg[0]/C
                         clock pessimism              0.311    11.166    
                         clock uncertainty           -0.053    11.113    
    SLICE_X64Y24         FDSE (Setup_fdse_C_S)       -0.695    10.418    reset_counter_reg[0]
  -------------------------------------------------------------------
                         required time                         10.418    
                         arrival time                          -7.273    
  -------------------------------------------------------------------
                         slack                                  3.145    

Slack (MET) :             3.145ns  (required time - arrival time)
  Source:                 FDPE_3/C
                            (rising edge-triggered cell FDPE clocked by pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            reset_counter_reg[1]/S
                            (rising edge-triggered cell FDSE clocked by pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             pll_clk200
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (pll_clk200 rise@5.000ns - pll_clk200 rise@0.000ns)
  Data Path Delay:        1.064ns  (logic 0.478ns (44.926%)  route 0.586ns (55.074%))
  Logic Levels:           0  
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.855ns = ( 10.855 - 5.000 ) 
    Source Clock Delay      (SCD):    6.209ns
    Clock Pessimism Removal (CPR):    0.311ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_clk200 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           1.253     2.742    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.088     2.830 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.655     4.485    pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096     4.581 r  BUFG_3/O
                         net (fo=8, routed)           1.627     6.209    clk200_clk
    SLICE_X64Y29         FDPE                                         r  FDPE_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y29         FDPE (Prop_fdpe_C_Q)         0.478     6.687 r  FDPE_3/Q
                         net (fo=5, routed)           0.586     7.273    clk200_rst
    SLICE_X64Y24         FDSE                                         r  reset_counter_reg[1]/S
  -------------------------------------------------------------------    -------------------

                         (clock pll_clk200 rise edge)
                                                      5.000     5.000 r  
    E3                                                0.000     5.000 r  clk100 (IN)
                         net (fo=0)                   0.000     5.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.418     6.418 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           1.181     7.599    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.083     7.682 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.576     9.258    pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     9.349 r  BUFG_3/O
                         net (fo=8, routed)           1.505    10.855    clk200_clk
    SLICE_X64Y24         FDSE                                         r  reset_counter_reg[1]/C
                         clock pessimism              0.311    11.166    
                         clock uncertainty           -0.053    11.113    
    SLICE_X64Y24         FDSE (Setup_fdse_C_S)       -0.695    10.418    reset_counter_reg[1]
  -------------------------------------------------------------------
                         required time                         10.418    
                         arrival time                          -7.273    
  -------------------------------------------------------------------
                         slack                                  3.145    

Slack (MET) :             3.145ns  (required time - arrival time)
  Source:                 FDPE_3/C
                            (rising edge-triggered cell FDPE clocked by pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            reset_counter_reg[2]/S
                            (rising edge-triggered cell FDSE clocked by pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             pll_clk200
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (pll_clk200 rise@5.000ns - pll_clk200 rise@0.000ns)
  Data Path Delay:        1.064ns  (logic 0.478ns (44.926%)  route 0.586ns (55.074%))
  Logic Levels:           0  
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.855ns = ( 10.855 - 5.000 ) 
    Source Clock Delay      (SCD):    6.209ns
    Clock Pessimism Removal (CPR):    0.311ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_clk200 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           1.253     2.742    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.088     2.830 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.655     4.485    pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096     4.581 r  BUFG_3/O
                         net (fo=8, routed)           1.627     6.209    clk200_clk
    SLICE_X64Y29         FDPE                                         r  FDPE_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y29         FDPE (Prop_fdpe_C_Q)         0.478     6.687 r  FDPE_3/Q
                         net (fo=5, routed)           0.586     7.273    clk200_rst
    SLICE_X64Y24         FDSE                                         r  reset_counter_reg[2]/S
  -------------------------------------------------------------------    -------------------

                         (clock pll_clk200 rise edge)
                                                      5.000     5.000 r  
    E3                                                0.000     5.000 r  clk100 (IN)
                         net (fo=0)                   0.000     5.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.418     6.418 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           1.181     7.599    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.083     7.682 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.576     9.258    pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     9.349 r  BUFG_3/O
                         net (fo=8, routed)           1.505    10.855    clk200_clk
    SLICE_X64Y24         FDSE                                         r  reset_counter_reg[2]/C
                         clock pessimism              0.311    11.166    
                         clock uncertainty           -0.053    11.113    
    SLICE_X64Y24         FDSE (Setup_fdse_C_S)       -0.695    10.418    reset_counter_reg[2]
  -------------------------------------------------------------------
                         required time                         10.418    
                         arrival time                          -7.273    
  -------------------------------------------------------------------
                         slack                                  3.145    

Slack (MET) :             3.145ns  (required time - arrival time)
  Source:                 FDPE_3/C
                            (rising edge-triggered cell FDPE clocked by pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            reset_counter_reg[3]/S
                            (rising edge-triggered cell FDSE clocked by pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             pll_clk200
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (pll_clk200 rise@5.000ns - pll_clk200 rise@0.000ns)
  Data Path Delay:        1.064ns  (logic 0.478ns (44.926%)  route 0.586ns (55.074%))
  Logic Levels:           0  
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.855ns = ( 10.855 - 5.000 ) 
    Source Clock Delay      (SCD):    6.209ns
    Clock Pessimism Removal (CPR):    0.311ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_clk200 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           1.253     2.742    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.088     2.830 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.655     4.485    pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096     4.581 r  BUFG_3/O
                         net (fo=8, routed)           1.627     6.209    clk200_clk
    SLICE_X64Y29         FDPE                                         r  FDPE_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y29         FDPE (Prop_fdpe_C_Q)         0.478     6.687 r  FDPE_3/Q
                         net (fo=5, routed)           0.586     7.273    clk200_rst
    SLICE_X64Y24         FDSE                                         r  reset_counter_reg[3]/S
  -------------------------------------------------------------------    -------------------

                         (clock pll_clk200 rise edge)
                                                      5.000     5.000 r  
    E3                                                0.000     5.000 r  clk100 (IN)
                         net (fo=0)                   0.000     5.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.418     6.418 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           1.181     7.599    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.083     7.682 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.576     9.258    pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     9.349 r  BUFG_3/O
                         net (fo=8, routed)           1.505    10.855    clk200_clk
    SLICE_X64Y24         FDSE                                         r  reset_counter_reg[3]/C
                         clock pessimism              0.311    11.166    
                         clock uncertainty           -0.053    11.113    
    SLICE_X64Y24         FDSE (Setup_fdse_C_S)       -0.695    10.418    reset_counter_reg[3]
  -------------------------------------------------------------------
                         required time                         10.418    
                         arrival time                          -7.273    
  -------------------------------------------------------------------
                         slack                                  3.145    

Slack (MET) :             3.445ns  (required time - arrival time)
  Source:                 reset_counter_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ic_reset_reg/D
                            (rising edge-triggered cell FDRE clocked by pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             pll_clk200
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (pll_clk200 rise@5.000ns - pll_clk200 rise@0.000ns)
  Data Path Delay:        1.510ns  (logic 0.642ns (42.528%)  route 0.868ns (57.472%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.855ns = ( 10.855 - 5.000 ) 
    Source Clock Delay      (SCD):    6.202ns
    Clock Pessimism Removal (CPR):    0.325ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_clk200 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           1.253     2.742    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.088     2.830 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.655     4.485    pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096     4.581 r  BUFG_3/O
                         net (fo=8, routed)           1.620     6.202    clk200_clk
    SLICE_X64Y24         FDSE                                         r  reset_counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y24         FDSE (Prop_fdse_C_Q)         0.518     6.720 r  reset_counter_reg[2]/Q
                         net (fo=4, routed)           0.868     7.587    reset_counter[2]
    SLICE_X65Y24         LUT6 (Prop_lut6_I2_O)        0.124     7.711 r  ic_reset_i_1/O
                         net (fo=1, routed)           0.000     7.711    ic_reset_i_1_n_0
    SLICE_X65Y24         FDRE                                         r  ic_reset_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_clk200 rise edge)
                                                      5.000     5.000 r  
    E3                                                0.000     5.000 r  clk100 (IN)
                         net (fo=0)                   0.000     5.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.418     6.418 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           1.181     7.599    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.083     7.682 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.576     9.258    pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     9.349 r  BUFG_3/O
                         net (fo=8, routed)           1.505    10.855    clk200_clk
    SLICE_X65Y24         FDRE                                         r  ic_reset_reg/C
                         clock pessimism              0.325    11.180    
                         clock uncertainty           -0.053    11.127    
    SLICE_X65Y24         FDRE (Setup_fdre_C_D)        0.029    11.156    ic_reset_reg
  -------------------------------------------------------------------
                         required time                         11.156    
                         arrival time                          -7.711    
  -------------------------------------------------------------------
                         slack                                  3.445    

Slack (MET) :             3.539ns  (required time - arrival time)
  Source:                 reset_counter_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            reset_counter_reg[1]/D
                            (rising edge-triggered cell FDSE clocked by pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             pll_clk200
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (pll_clk200 rise@5.000ns - pll_clk200 rise@0.000ns)
  Data Path Delay:        1.526ns  (logic 0.807ns (52.868%)  route 0.719ns (47.132%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.855ns = ( 10.855 - 5.000 ) 
    Source Clock Delay      (SCD):    6.202ns
    Clock Pessimism Removal (CPR):    0.347ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_clk200 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           1.253     2.742    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.088     2.830 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.655     4.485    pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096     4.581 r  BUFG_3/O
                         net (fo=8, routed)           1.620     6.202    clk200_clk
    SLICE_X64Y24         FDSE                                         r  reset_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y24         FDSE (Prop_fdse_C_Q)         0.478     6.680 r  reset_counter_reg[1]/Q
                         net (fo=5, routed)           0.719     7.399    reset_counter[1]
    SLICE_X64Y24         LUT2 (Prop_lut2_I1_O)        0.329     7.728 r  reset_counter[1]_i_1/O
                         net (fo=1, routed)           0.000     7.728    reset_counter[1]_i_1_n_0
    SLICE_X64Y24         FDSE                                         r  reset_counter_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_clk200 rise edge)
                                                      5.000     5.000 r  
    E3                                                0.000     5.000 r  clk100 (IN)
                         net (fo=0)                   0.000     5.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.418     6.418 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           1.181     7.599    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.083     7.682 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.576     9.258    pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     9.349 r  BUFG_3/O
                         net (fo=8, routed)           1.505    10.855    clk200_clk
    SLICE_X64Y24         FDSE                                         r  reset_counter_reg[1]/C
                         clock pessimism              0.347    11.202    
                         clock uncertainty           -0.053    11.149    
    SLICE_X64Y24         FDSE (Setup_fdse_C_D)        0.118    11.267    reset_counter_reg[1]
  -------------------------------------------------------------------
                         required time                         11.267    
                         arrival time                          -7.728    
  -------------------------------------------------------------------
                         slack                                  3.539    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.258ns  (arrival time - required time)
  Source:                 reset_counter_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            reset_counter_reg[3]/D
                            (rising edge-triggered cell FDSE clocked by pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             pll_clk200
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pll_clk200 rise@0.000ns - pll_clk200 rise@0.000ns)
  Data Path Delay:        0.389ns  (logic 0.251ns (64.453%)  route 0.138ns (35.547%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.405ns
    Source Clock Delay      (SCD):    1.857ns
    Clock Pessimism Removal (CPR):    0.548ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_clk200 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.697    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050     0.747 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.501     1.248    pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.274 r  BUFG_3/O
                         net (fo=8, routed)           0.584     1.857    clk200_clk
    SLICE_X64Y24         FDSE                                         r  reset_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y24         FDSE (Prop_fdse_C_Q)         0.148     2.005 r  reset_counter_reg[1]/Q
                         net (fo=5, routed)           0.138     2.144    reset_counter[1]
    SLICE_X64Y24         LUT4 (Prop_lut4_I2_O)        0.103     2.247 r  reset_counter[3]_i_2/O
                         net (fo=1, routed)           0.000     2.247    reset_counter[3]_i_2_n_0
    SLICE_X64Y24         FDSE                                         r  reset_counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_clk200 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           0.481     0.926    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053     0.979 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.546     1.524    pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     1.553 r  BUFG_3/O
                         net (fo=8, routed)           0.852     2.405    clk200_clk
    SLICE_X64Y24         FDSE                                         r  reset_counter_reg[3]/C
                         clock pessimism             -0.548     1.857    
    SLICE_X64Y24         FDSE (Hold_fdse_C_D)         0.131     1.988    reset_counter_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.988    
                         arrival time                           2.247    
  -------------------------------------------------------------------
                         slack                                  0.258    

Slack (MET) :             0.262ns  (arrival time - required time)
  Source:                 reset_counter_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ic_reset_reg/D
                            (rising edge-triggered cell FDRE clocked by pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             pll_clk200
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pll_clk200 rise@0.000ns - pll_clk200 rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.209ns (57.087%)  route 0.157ns (42.913%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.405ns
    Source Clock Delay      (SCD):    1.857ns
    Clock Pessimism Removal (CPR):    0.535ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_clk200 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.697    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050     0.747 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.501     1.248    pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.274 r  BUFG_3/O
                         net (fo=8, routed)           0.584     1.857    clk200_clk
    SLICE_X64Y24         FDSE                                         r  reset_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y24         FDSE (Prop_fdse_C_Q)         0.164     2.021 r  reset_counter_reg[0]/Q
                         net (fo=6, routed)           0.157     2.178    reset_counter[0]
    SLICE_X65Y24         LUT6 (Prop_lut6_I1_O)        0.045     2.223 r  ic_reset_i_1/O
                         net (fo=1, routed)           0.000     2.223    ic_reset_i_1_n_0
    SLICE_X65Y24         FDRE                                         r  ic_reset_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_clk200 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           0.481     0.926    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053     0.979 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.546     1.524    pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     1.553 r  BUFG_3/O
                         net (fo=8, routed)           0.852     2.405    clk200_clk
    SLICE_X65Y24         FDRE                                         r  ic_reset_reg/C
                         clock pessimism             -0.535     1.870    
    SLICE_X65Y24         FDRE (Hold_fdre_C_D)         0.091     1.961    ic_reset_reg
  -------------------------------------------------------------------
                         required time                         -1.961    
                         arrival time                           2.223    
  -------------------------------------------------------------------
                         slack                                  0.262    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 reset_counter_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            reset_counter_reg[2]/D
                            (rising edge-triggered cell FDSE clocked by pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             pll_clk200
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pll_clk200 rise@0.000ns - pll_clk200 rise@0.000ns)
  Data Path Delay:        0.385ns  (logic 0.247ns (64.084%)  route 0.138ns (35.916%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.405ns
    Source Clock Delay      (SCD):    1.857ns
    Clock Pessimism Removal (CPR):    0.548ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_clk200 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.697    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050     0.747 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.501     1.248    pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.274 r  BUFG_3/O
                         net (fo=8, routed)           0.584     1.857    clk200_clk
    SLICE_X64Y24         FDSE                                         r  reset_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y24         FDSE (Prop_fdse_C_Q)         0.148     2.005 r  reset_counter_reg[1]/Q
                         net (fo=5, routed)           0.138     2.144    reset_counter[1]
    SLICE_X64Y24         LUT3 (Prop_lut3_I0_O)        0.099     2.243 r  reset_counter[2]_i_1/O
                         net (fo=1, routed)           0.000     2.243    reset_counter[2]_i_1_n_0
    SLICE_X64Y24         FDSE                                         r  reset_counter_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_clk200 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           0.481     0.926    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053     0.979 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.546     1.524    pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     1.553 r  BUFG_3/O
                         net (fo=8, routed)           0.852     2.405    clk200_clk
    SLICE_X64Y24         FDSE                                         r  reset_counter_reg[2]/C
                         clock pessimism             -0.548     1.857    
    SLICE_X64Y24         FDSE (Hold_fdse_C_D)         0.121     1.978    reset_counter_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.978    
                         arrival time                           2.243    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.320ns  (arrival time - required time)
  Source:                 reset_counter_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            reset_counter_reg[1]/D
                            (rising edge-triggered cell FDSE clocked by pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             pll_clk200
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pll_clk200 rise@0.000ns - pll_clk200 rise@0.000ns)
  Data Path Delay:        0.451ns  (logic 0.208ns (46.109%)  route 0.243ns (53.891%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.405ns
    Source Clock Delay      (SCD):    1.857ns
    Clock Pessimism Removal (CPR):    0.548ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_clk200 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.697    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050     0.747 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.501     1.248    pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.274 r  BUFG_3/O
                         net (fo=8, routed)           0.584     1.857    clk200_clk
    SLICE_X64Y24         FDSE                                         r  reset_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y24         FDSE (Prop_fdse_C_Q)         0.164     2.021 r  reset_counter_reg[0]/Q
                         net (fo=6, routed)           0.243     2.264    reset_counter[0]
    SLICE_X64Y24         LUT2 (Prop_lut2_I0_O)        0.044     2.308 r  reset_counter[1]_i_1/O
                         net (fo=1, routed)           0.000     2.308    reset_counter[1]_i_1_n_0
    SLICE_X64Y24         FDSE                                         r  reset_counter_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_clk200 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           0.481     0.926    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053     0.979 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.546     1.524    pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     1.553 r  BUFG_3/O
                         net (fo=8, routed)           0.852     2.405    clk200_clk
    SLICE_X64Y24         FDSE                                         r  reset_counter_reg[1]/C
                         clock pessimism             -0.548     1.857    
    SLICE_X64Y24         FDSE (Hold_fdse_C_D)         0.131     1.988    reset_counter_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.988    
                         arrival time                           2.308    
  -------------------------------------------------------------------
                         slack                                  0.320    

Slack (MET) :             0.331ns  (arrival time - required time)
  Source:                 reset_counter_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            reset_counter_reg[0]/D
                            (rising edge-triggered cell FDSE clocked by pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             pll_clk200
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pll_clk200 rise@0.000ns - pll_clk200 rise@0.000ns)
  Data Path Delay:        0.452ns  (logic 0.209ns (46.228%)  route 0.243ns (53.772%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.405ns
    Source Clock Delay      (SCD):    1.857ns
    Clock Pessimism Removal (CPR):    0.548ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_clk200 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.697    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050     0.747 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.501     1.248    pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.274 r  BUFG_3/O
                         net (fo=8, routed)           0.584     1.857    clk200_clk
    SLICE_X64Y24         FDSE                                         r  reset_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y24         FDSE (Prop_fdse_C_Q)         0.164     2.021 f  reset_counter_reg[0]/Q
                         net (fo=6, routed)           0.243     2.264    reset_counter[0]
    SLICE_X64Y24         LUT1 (Prop_lut1_I0_O)        0.045     2.309 r  reset_counter[0]_i_1/O
                         net (fo=1, routed)           0.000     2.309    reset_counter0[0]
    SLICE_X64Y24         FDSE                                         r  reset_counter_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_clk200 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           0.481     0.926    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053     0.979 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.546     1.524    pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     1.553 r  BUFG_3/O
                         net (fo=8, routed)           0.852     2.405    clk200_clk
    SLICE_X64Y24         FDSE                                         r  reset_counter_reg[0]/C
                         clock pessimism             -0.548     1.857    
    SLICE_X64Y24         FDSE (Hold_fdse_C_D)         0.121     1.978    reset_counter_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.978    
                         arrival time                           2.309    
  -------------------------------------------------------------------
                         slack                                  0.331    

Slack (MET) :             0.406ns  (arrival time - required time)
  Source:                 FDPE_3/C
                            (rising edge-triggered cell FDPE clocked by pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            reset_counter_reg[0]/S
                            (rising edge-triggered cell FDSE clocked by pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             pll_clk200
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pll_clk200 rise@0.000ns - pll_clk200 rise@0.000ns)
  Data Path Delay:        0.392ns  (logic 0.148ns (37.758%)  route 0.244ns (62.242%))
  Logic Levels:           0  
  Clock Path Skew:        0.030ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.405ns
    Source Clock Delay      (SCD):    1.861ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_clk200 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.697    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050     0.747 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.501     1.248    pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.274 r  BUFG_3/O
                         net (fo=8, routed)           0.588     1.861    clk200_clk
    SLICE_X64Y29         FDPE                                         r  FDPE_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y29         FDPE (Prop_fdpe_C_Q)         0.148     2.009 r  FDPE_3/Q
                         net (fo=5, routed)           0.244     2.253    clk200_rst
    SLICE_X64Y24         FDSE                                         r  reset_counter_reg[0]/S
  -------------------------------------------------------------------    -------------------

                         (clock pll_clk200 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           0.481     0.926    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053     0.979 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.546     1.524    pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     1.553 r  BUFG_3/O
                         net (fo=8, routed)           0.852     2.405    clk200_clk
    SLICE_X64Y24         FDSE                                         r  reset_counter_reg[0]/C
                         clock pessimism             -0.514     1.891    
    SLICE_X64Y24         FDSE (Hold_fdse_C_S)        -0.044     1.847    reset_counter_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.847    
                         arrival time                           2.253    
  -------------------------------------------------------------------
                         slack                                  0.406    

Slack (MET) :             0.406ns  (arrival time - required time)
  Source:                 FDPE_3/C
                            (rising edge-triggered cell FDPE clocked by pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            reset_counter_reg[1]/S
                            (rising edge-triggered cell FDSE clocked by pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             pll_clk200
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pll_clk200 rise@0.000ns - pll_clk200 rise@0.000ns)
  Data Path Delay:        0.392ns  (logic 0.148ns (37.758%)  route 0.244ns (62.242%))
  Logic Levels:           0  
  Clock Path Skew:        0.030ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.405ns
    Source Clock Delay      (SCD):    1.861ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_clk200 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.697    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050     0.747 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.501     1.248    pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.274 r  BUFG_3/O
                         net (fo=8, routed)           0.588     1.861    clk200_clk
    SLICE_X64Y29         FDPE                                         r  FDPE_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y29         FDPE (Prop_fdpe_C_Q)         0.148     2.009 r  FDPE_3/Q
                         net (fo=5, routed)           0.244     2.253    clk200_rst
    SLICE_X64Y24         FDSE                                         r  reset_counter_reg[1]/S
  -------------------------------------------------------------------    -------------------

                         (clock pll_clk200 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           0.481     0.926    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053     0.979 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.546     1.524    pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     1.553 r  BUFG_3/O
                         net (fo=8, routed)           0.852     2.405    clk200_clk
    SLICE_X64Y24         FDSE                                         r  reset_counter_reg[1]/C
                         clock pessimism             -0.514     1.891    
    SLICE_X64Y24         FDSE (Hold_fdse_C_S)        -0.044     1.847    reset_counter_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.847    
                         arrival time                           2.253    
  -------------------------------------------------------------------
                         slack                                  0.406    

Slack (MET) :             0.406ns  (arrival time - required time)
  Source:                 FDPE_3/C
                            (rising edge-triggered cell FDPE clocked by pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            reset_counter_reg[2]/S
                            (rising edge-triggered cell FDSE clocked by pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             pll_clk200
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pll_clk200 rise@0.000ns - pll_clk200 rise@0.000ns)
  Data Path Delay:        0.392ns  (logic 0.148ns (37.758%)  route 0.244ns (62.242%))
  Logic Levels:           0  
  Clock Path Skew:        0.030ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.405ns
    Source Clock Delay      (SCD):    1.861ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_clk200 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.697    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050     0.747 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.501     1.248    pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.274 r  BUFG_3/O
                         net (fo=8, routed)           0.588     1.861    clk200_clk
    SLICE_X64Y29         FDPE                                         r  FDPE_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y29         FDPE (Prop_fdpe_C_Q)         0.148     2.009 r  FDPE_3/Q
                         net (fo=5, routed)           0.244     2.253    clk200_rst
    SLICE_X64Y24         FDSE                                         r  reset_counter_reg[2]/S
  -------------------------------------------------------------------    -------------------

                         (clock pll_clk200 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           0.481     0.926    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053     0.979 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.546     1.524    pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     1.553 r  BUFG_3/O
                         net (fo=8, routed)           0.852     2.405    clk200_clk
    SLICE_X64Y24         FDSE                                         r  reset_counter_reg[2]/C
                         clock pessimism             -0.514     1.891    
    SLICE_X64Y24         FDSE (Hold_fdse_C_S)        -0.044     1.847    reset_counter_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.847    
                         arrival time                           2.253    
  -------------------------------------------------------------------
                         slack                                  0.406    

Slack (MET) :             0.406ns  (arrival time - required time)
  Source:                 FDPE_3/C
                            (rising edge-triggered cell FDPE clocked by pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            reset_counter_reg[3]/S
                            (rising edge-triggered cell FDSE clocked by pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             pll_clk200
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pll_clk200 rise@0.000ns - pll_clk200 rise@0.000ns)
  Data Path Delay:        0.392ns  (logic 0.148ns (37.758%)  route 0.244ns (62.242%))
  Logic Levels:           0  
  Clock Path Skew:        0.030ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.405ns
    Source Clock Delay      (SCD):    1.861ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_clk200 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.697    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050     0.747 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.501     1.248    pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.274 r  BUFG_3/O
                         net (fo=8, routed)           0.588     1.861    clk200_clk
    SLICE_X64Y29         FDPE                                         r  FDPE_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y29         FDPE (Prop_fdpe_C_Q)         0.148     2.009 r  FDPE_3/Q
                         net (fo=5, routed)           0.244     2.253    clk200_rst
    SLICE_X64Y24         FDSE                                         r  reset_counter_reg[3]/S
  -------------------------------------------------------------------    -------------------

                         (clock pll_clk200 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           0.481     0.926    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053     0.979 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.546     1.524    pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     1.553 r  BUFG_3/O
                         net (fo=8, routed)           0.852     2.405    clk200_clk
    SLICE_X64Y24         FDSE                                         r  reset_counter_reg[3]/C
                         clock pessimism             -0.514     1.891    
    SLICE_X64Y24         FDSE (Hold_fdse_C_S)        -0.044     1.847    reset_counter_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.847    
                         arrival time                           2.253    
  -------------------------------------------------------------------
                         slack                                  0.406    

Slack (MET) :             0.509ns  (arrival time - required time)
  Source:                 reset_counter_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            reset_counter_reg[0]/CE
                            (rising edge-triggered cell FDSE clocked by pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             pll_clk200
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pll_clk200 rise@0.000ns - pll_clk200 rise@0.000ns)
  Data Path Delay:        0.493ns  (logic 0.247ns (50.150%)  route 0.246ns (49.850%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.405ns
    Source Clock Delay      (SCD):    1.857ns
    Clock Pessimism Removal (CPR):    0.548ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_clk200 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.697    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050     0.747 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.501     1.248    pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.274 r  BUFG_3/O
                         net (fo=8, routed)           0.584     1.857    clk200_clk
    SLICE_X64Y24         FDSE                                         r  reset_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y24         FDSE (Prop_fdse_C_Q)         0.148     2.005 r  reset_counter_reg[1]/Q
                         net (fo=5, routed)           0.129     2.135    reset_counter[1]
    SLICE_X64Y24         LUT4 (Prop_lut4_I0_O)        0.099     2.234 r  reset_counter[3]_i_1/O
                         net (fo=4, routed)           0.116     2.350    reset_counter[3]_i_1_n_0
    SLICE_X64Y24         FDSE                                         r  reset_counter_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock pll_clk200 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           0.481     0.926    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053     0.979 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.546     1.524    pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     1.553 r  BUFG_3/O
                         net (fo=8, routed)           0.852     2.405    clk200_clk
    SLICE_X64Y24         FDSE                                         r  reset_counter_reg[0]/C
                         clock pessimism             -0.548     1.857    
    SLICE_X64Y24         FDSE (Hold_fdse_C_CE)       -0.016     1.841    reset_counter_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.841    
                         arrival time                           2.350    
  -------------------------------------------------------------------
                         slack                                  0.509    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         pll_clk200
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { PLLE2_BASE/CLKOUT3 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     IDELAYCTRL/REFCLK  n/a            3.225         5.000       1.775      IDELAYCTRL_X1Y0  IDELAYCTRL/REFCLK
Min Period        n/a     BUFG/I             n/a            2.155         5.000       2.845      BUFGCTRL_X0Y18   BUFG_3/I
Min Period        n/a     PLLE2_ADV/CLKOUT3  n/a            1.249         5.000       3.751      PLLE2_ADV_X1Y1   PLLE2_BASE/CLKOUT3
Min Period        n/a     FDPE/C             n/a            1.000         5.000       4.000      SLICE_X64Y29     FDPE_2/C
Min Period        n/a     FDPE/C             n/a            1.000         5.000       4.000      SLICE_X64Y29     FDPE_3/C
Min Period        n/a     FDSE/C             n/a            1.000         5.000       4.000      SLICE_X64Y24     reset_counter_reg[0]/C
Min Period        n/a     FDSE/C             n/a            1.000         5.000       4.000      SLICE_X64Y24     reset_counter_reg[1]/C
Min Period        n/a     FDSE/C             n/a            1.000         5.000       4.000      SLICE_X64Y24     reset_counter_reg[2]/C
Min Period        n/a     FDSE/C             n/a            1.000         5.000       4.000      SLICE_X64Y24     reset_counter_reg[3]/C
Min Period        n/a     FDRE/C             n/a            1.000         5.000       4.000      SLICE_X65Y24     ic_reset_reg/C
Max Period        n/a     IDELAYCTRL/REFCLK  n/a            5.264         5.000       0.264      IDELAYCTRL_X1Y0  IDELAYCTRL/REFCLK
Max Period        n/a     PLLE2_ADV/CLKOUT3  n/a            160.000       5.000       155.000    PLLE2_ADV_X1Y1   PLLE2_BASE/CLKOUT3
Low Pulse Width   Slow    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X64Y24     reset_counter_reg[0]/C
Low Pulse Width   Slow    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X64Y24     reset_counter_reg[1]/C
Low Pulse Width   Slow    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X64Y24     reset_counter_reg[2]/C
Low Pulse Width   Slow    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X64Y24     reset_counter_reg[3]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X65Y24     ic_reset_reg/C
Low Pulse Width   Slow    FDPE/C             n/a            0.500         2.500       2.000      SLICE_X64Y29     FDPE_2/C
Low Pulse Width   Fast    FDPE/C             n/a            0.500         2.500       2.000      SLICE_X64Y29     FDPE_2/C
Low Pulse Width   Slow    FDPE/C             n/a            0.500         2.500       2.000      SLICE_X64Y29     FDPE_3/C
Low Pulse Width   Fast    FDPE/C             n/a            0.500         2.500       2.000      SLICE_X64Y29     FDPE_3/C
Low Pulse Width   Fast    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X64Y24     reset_counter_reg[0]/C
High Pulse Width  Fast    FDPE/C             n/a            0.500         2.500       2.000      SLICE_X64Y29     FDPE_2/C
High Pulse Width  Fast    FDPE/C             n/a            0.500         2.500       2.000      SLICE_X64Y29     FDPE_3/C
High Pulse Width  Fast    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X64Y24     reset_counter_reg[0]/C
High Pulse Width  Fast    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X64Y24     reset_counter_reg[1]/C
High Pulse Width  Fast    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X64Y24     reset_counter_reg[2]/C
High Pulse Width  Fast    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X64Y24     reset_counter_reg[3]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X65Y24     ic_reset_reg/C
High Pulse Width  Slow    FDPE/C             n/a            0.500         2.500       2.000      SLICE_X64Y29     FDPE_2/C
High Pulse Width  Slow    FDPE/C             n/a            0.500         2.500       2.000      SLICE_X64Y29     FDPE_3/C
High Pulse Width  Slow    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X64Y24     reset_counter_reg[0]/C



---------------------------------------------------------------------------------------------------
From Clock:  pll_fb
  To Clock:  pll_fb

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        8.751ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         pll_fb
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { PLLE2_BASE/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      PLLE2_ADV_X1Y1  PLLE2_BASE/CLKFBOUT
Min Period  n/a     PLLE2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      PLLE2_ADV_X1Y1  PLLE2_BASE/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBIN   n/a            52.633        10.000      42.633     PLLE2_ADV_X1Y1  PLLE2_BASE/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            160.000       10.000      150.000    PLLE2_ADV_X1Y1  PLLE2_BASE/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  pll_sys
  To Clock:  pll_sys

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         pll_sys
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { PLLE2_BASE/CLKOUT0 }

Check Type  Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I             n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  BUFG/I
Min Period  n/a     PLLE2_ADV/CLKOUT0  n/a            1.249         10.000      8.751      PLLE2_ADV_X1Y1  PLLE2_BASE/CLKOUT0
Max Period  n/a     PLLE2_ADV/CLKOUT0  n/a            160.000       10.000      150.000    PLLE2_ADV_X1Y1  PLLE2_BASE/CLKOUT0



---------------------------------------------------------------------------------------------------
From Clock:  pll_sys4x
  To Clock:  pll_sys4x

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        0.345ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         pll_sys4x
Waveform(ns):       { 0.000 1.250 }
Period(ns):         2.500
Sources:            { PLLE2_BASE/CLKOUT1 }

Check Type  Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I             n/a            2.155         2.500       0.345      BUFGCTRL_X0Y17  BUFG_1/I
Min Period  n/a     ISERDESE2/CLK      n/a            1.667         2.500       0.833      ILOGIC_X1Y40    ISERDESE2/CLK
Min Period  n/a     ISERDESE2/CLKB     n/a            1.667         2.500       0.833      ILOGIC_X1Y40    ISERDESE2/CLKB
Min Period  n/a     ISERDESE2/CLK      n/a            1.667         2.500       0.833      ILOGIC_X1Y45    ISERDESE2_1/CLK
Min Period  n/a     ISERDESE2/CLKB     n/a            1.667         2.500       0.833      ILOGIC_X1Y45    ISERDESE2_1/CLKB
Min Period  n/a     ISERDESE2/CLK      n/a            1.667         2.500       0.833      ILOGIC_X1Y34    ISERDESE2_10/CLK
Min Period  n/a     ISERDESE2/CLKB     n/a            1.667         2.500       0.833      ILOGIC_X1Y34    ISERDESE2_10/CLKB
Min Period  n/a     ISERDESE2/CLK      n/a            1.667         2.500       0.833      ILOGIC_X1Y30    ISERDESE2_11/CLK
Min Period  n/a     ISERDESE2/CLKB     n/a            1.667         2.500       0.833      ILOGIC_X1Y30    ISERDESE2_11/CLKB
Min Period  n/a     ISERDESE2/CLK      n/a            1.667         2.500       0.833      ILOGIC_X1Y35    ISERDESE2_12/CLK
Max Period  n/a     PLLE2_ADV/CLKOUT1  n/a            160.000       2.500       157.500    PLLE2_ADV_X1Y1  PLLE2_BASE/CLKOUT1



---------------------------------------------------------------------------------------------------
From Clock:  pll_sys4x_dqs
  To Clock:  pll_sys4x_dqs

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        0.345ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         pll_sys4x_dqs
Waveform(ns):       { 0.625 1.875 }
Period(ns):         2.500
Sources:            { PLLE2_BASE/CLKOUT2 }

Check Type  Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I             n/a            2.155         2.500       0.345      BUFGCTRL_X0Y19  BUFG_2/I
Min Period  n/a     OSERDESE2/CLK      n/a            1.667         2.500       0.833      OLOGIC_X1Y44    OSERDESE2_26/CLK
Min Period  n/a     OSERDESE2/CLK      n/a            1.667         2.500       0.833      OLOGIC_X1Y32    OSERDESE2_28/CLK
Min Period  n/a     PLLE2_ADV/CLKOUT2  n/a            1.249         2.500       1.251      PLLE2_ADV_X1Y1  PLLE2_BASE/CLKOUT2
Max Period  n/a     PLLE2_ADV/CLKOUT2  n/a            160.000       2.500       157.500    PLLE2_ADV_X1Y1  PLLE2_BASE/CLKOUT2



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk
  To Clock:  sys_clk

Setup :            0  Failing Endpoints,  Worst Slack        0.777ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.024ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.777ns  (required time - arrival time)
  Source:                 basesoc_sdram_bankmachine3_row_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            basesoc_sdram_bankmachine7_cmd_buffer_lookahead_level_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        8.923ns  (logic 2.259ns (25.317%)  route 6.664ns (74.683%))
  Logic Levels:           9  (CARRY4=2 LUT4=1 LUT5=2 LUT6=4)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.450ns = ( 11.450 - 10.000 ) 
    Source Clock Delay      (SCD):    1.567ns
    Clock Pessimism Removal (CPR):    0.079ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=3890, routed)        1.567     1.567    sys_clk
    SLICE_X38Y6          FDRE                                         r  basesoc_sdram_bankmachine3_row_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y6          FDRE (Prop_fdre_C_Q)         0.518     2.085 r  basesoc_sdram_bankmachine3_row_reg[9]/Q
                         net (fo=1, routed)           1.001     3.086    basesoc_sdram_bankmachine3_row_reg_n_0_[9]
    SLICE_X38Y7          LUT6 (Prop_lut6_I1_O)        0.124     3.210 r  basesoc_sdram_bankmachine3_twtpcon_ready_i_8/O
                         net (fo=1, routed)           0.000     3.210    basesoc_sdram_bankmachine3_twtpcon_ready_i_8_n_0
    SLICE_X38Y7          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     3.586 r  basesoc_sdram_bankmachine3_twtpcon_ready_reg_i_6/CO[3]
                         net (fo=1, routed)           0.000     3.586    basesoc_sdram_bankmachine3_twtpcon_ready_reg_i_6_n_0
    SLICE_X38Y8          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254     3.840 f  basesoc_sdram_bankmachine3_twtpcon_ready_reg_i_4/CO[0]
                         net (fo=4, routed)           0.935     4.775    basesoc_sdram_bankmachine3_row_hit
    SLICE_X53Y5          LUT6 (Prop_lut6_I2_O)        0.367     5.142 r  basesoc_sdram_choose_req_grant[1]_i_18/O
                         net (fo=3, routed)           0.768     5.910    basesoc_sdram_choose_req_grant[1]_i_18_n_0
    SLICE_X56Y5          LUT5 (Prop_lut5_I1_O)        0.124     6.034 r  basesoc_sdram_bankmachine7_cmd_buffer_source_payload_we_i_5/O
                         net (fo=10, routed)          0.898     6.932    basesoc_sdram_bankmachine7_cmd_buffer_source_payload_we_i_5_n_0
    SLICE_X59Y4          LUT6 (Prop_lut6_I0_O)        0.124     7.056 r  basesoc_sdram_bankmachine7_cmd_buffer_source_payload_we_i_3/O
                         net (fo=7, routed)           0.581     7.636    basesoc_sdram_bankmachine7_cmd_buffer_source_payload_we_i_3_n_0
    SLICE_X60Y4          LUT4 (Prop_lut4_I1_O)        0.124     7.760 f  basesoc_sdram_bankmachine7_cmd_buffer_source_payload_we_i_2/O
                         net (fo=35, routed)          1.225     8.985    basesoc_sdram_bankmachine7_cmd_buffer_source_payload_we_i_2_n_0
    SLICE_X47Y4          LUT5 (Prop_lut5_I4_O)        0.124     9.109 r  basesoc_sdram_bankmachine7_cmd_buffer_lookahead_consume[2]_i_3/O
                         net (fo=4, routed)           0.633     9.742    lm32_cpu/load_store_unit/basesoc_sdram_bankmachine7_cmd_buffer_valid_n_reg
    SLICE_X47Y8          LUT6 (Prop_lut6_I1_O)        0.124     9.866 r  lm32_cpu/load_store_unit/basesoc_sdram_bankmachine7_cmd_buffer_lookahead_level[3]_i_1/O
                         net (fo=4, routed)           0.624    10.490    lm32_cpu_n_122
    SLICE_X47Y8          FDRE                                         r  basesoc_sdram_bankmachine7_cmd_buffer_lookahead_level_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  BUFG/O
                         net (fo=3890, routed)        1.450    11.450    sys_clk
    SLICE_X47Y8          FDRE                                         r  basesoc_sdram_bankmachine7_cmd_buffer_lookahead_level_reg[0]/C
                         clock pessimism              0.079    11.529    
                         clock uncertainty           -0.057    11.473    
    SLICE_X47Y8          FDRE (Setup_fdre_C_CE)      -0.205    11.268    basesoc_sdram_bankmachine7_cmd_buffer_lookahead_level_reg[0]
  -------------------------------------------------------------------
                         required time                         11.268    
                         arrival time                         -10.490    
  -------------------------------------------------------------------
                         slack                                  0.777    

Slack (MET) :             0.777ns  (required time - arrival time)
  Source:                 basesoc_sdram_bankmachine3_row_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            basesoc_sdram_bankmachine7_cmd_buffer_lookahead_level_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        8.923ns  (logic 2.259ns (25.317%)  route 6.664ns (74.683%))
  Logic Levels:           9  (CARRY4=2 LUT4=1 LUT5=2 LUT6=4)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.450ns = ( 11.450 - 10.000 ) 
    Source Clock Delay      (SCD):    1.567ns
    Clock Pessimism Removal (CPR):    0.079ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=3890, routed)        1.567     1.567    sys_clk
    SLICE_X38Y6          FDRE                                         r  basesoc_sdram_bankmachine3_row_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y6          FDRE (Prop_fdre_C_Q)         0.518     2.085 r  basesoc_sdram_bankmachine3_row_reg[9]/Q
                         net (fo=1, routed)           1.001     3.086    basesoc_sdram_bankmachine3_row_reg_n_0_[9]
    SLICE_X38Y7          LUT6 (Prop_lut6_I1_O)        0.124     3.210 r  basesoc_sdram_bankmachine3_twtpcon_ready_i_8/O
                         net (fo=1, routed)           0.000     3.210    basesoc_sdram_bankmachine3_twtpcon_ready_i_8_n_0
    SLICE_X38Y7          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     3.586 r  basesoc_sdram_bankmachine3_twtpcon_ready_reg_i_6/CO[3]
                         net (fo=1, routed)           0.000     3.586    basesoc_sdram_bankmachine3_twtpcon_ready_reg_i_6_n_0
    SLICE_X38Y8          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254     3.840 f  basesoc_sdram_bankmachine3_twtpcon_ready_reg_i_4/CO[0]
                         net (fo=4, routed)           0.935     4.775    basesoc_sdram_bankmachine3_row_hit
    SLICE_X53Y5          LUT6 (Prop_lut6_I2_O)        0.367     5.142 r  basesoc_sdram_choose_req_grant[1]_i_18/O
                         net (fo=3, routed)           0.768     5.910    basesoc_sdram_choose_req_grant[1]_i_18_n_0
    SLICE_X56Y5          LUT5 (Prop_lut5_I1_O)        0.124     6.034 r  basesoc_sdram_bankmachine7_cmd_buffer_source_payload_we_i_5/O
                         net (fo=10, routed)          0.898     6.932    basesoc_sdram_bankmachine7_cmd_buffer_source_payload_we_i_5_n_0
    SLICE_X59Y4          LUT6 (Prop_lut6_I0_O)        0.124     7.056 r  basesoc_sdram_bankmachine7_cmd_buffer_source_payload_we_i_3/O
                         net (fo=7, routed)           0.581     7.636    basesoc_sdram_bankmachine7_cmd_buffer_source_payload_we_i_3_n_0
    SLICE_X60Y4          LUT4 (Prop_lut4_I1_O)        0.124     7.760 f  basesoc_sdram_bankmachine7_cmd_buffer_source_payload_we_i_2/O
                         net (fo=35, routed)          1.225     8.985    basesoc_sdram_bankmachine7_cmd_buffer_source_payload_we_i_2_n_0
    SLICE_X47Y4          LUT5 (Prop_lut5_I4_O)        0.124     9.109 r  basesoc_sdram_bankmachine7_cmd_buffer_lookahead_consume[2]_i_3/O
                         net (fo=4, routed)           0.633     9.742    lm32_cpu/load_store_unit/basesoc_sdram_bankmachine7_cmd_buffer_valid_n_reg
    SLICE_X47Y8          LUT6 (Prop_lut6_I1_O)        0.124     9.866 r  lm32_cpu/load_store_unit/basesoc_sdram_bankmachine7_cmd_buffer_lookahead_level[3]_i_1/O
                         net (fo=4, routed)           0.624    10.490    lm32_cpu_n_122
    SLICE_X47Y8          FDRE                                         r  basesoc_sdram_bankmachine7_cmd_buffer_lookahead_level_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  BUFG/O
                         net (fo=3890, routed)        1.450    11.450    sys_clk
    SLICE_X47Y8          FDRE                                         r  basesoc_sdram_bankmachine7_cmd_buffer_lookahead_level_reg[2]/C
                         clock pessimism              0.079    11.529    
                         clock uncertainty           -0.057    11.473    
    SLICE_X47Y8          FDRE (Setup_fdre_C_CE)      -0.205    11.268    basesoc_sdram_bankmachine7_cmd_buffer_lookahead_level_reg[2]
  -------------------------------------------------------------------
                         required time                         11.268    
                         arrival time                         -10.490    
  -------------------------------------------------------------------
                         slack                                  0.777    

Slack (MET) :             0.777ns  (required time - arrival time)
  Source:                 basesoc_sdram_bankmachine3_row_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            basesoc_sdram_bankmachine7_cmd_buffer_lookahead_level_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        8.923ns  (logic 2.259ns (25.317%)  route 6.664ns (74.683%))
  Logic Levels:           9  (CARRY4=2 LUT4=1 LUT5=2 LUT6=4)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.450ns = ( 11.450 - 10.000 ) 
    Source Clock Delay      (SCD):    1.567ns
    Clock Pessimism Removal (CPR):    0.079ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=3890, routed)        1.567     1.567    sys_clk
    SLICE_X38Y6          FDRE                                         r  basesoc_sdram_bankmachine3_row_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y6          FDRE (Prop_fdre_C_Q)         0.518     2.085 r  basesoc_sdram_bankmachine3_row_reg[9]/Q
                         net (fo=1, routed)           1.001     3.086    basesoc_sdram_bankmachine3_row_reg_n_0_[9]
    SLICE_X38Y7          LUT6 (Prop_lut6_I1_O)        0.124     3.210 r  basesoc_sdram_bankmachine3_twtpcon_ready_i_8/O
                         net (fo=1, routed)           0.000     3.210    basesoc_sdram_bankmachine3_twtpcon_ready_i_8_n_0
    SLICE_X38Y7          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     3.586 r  basesoc_sdram_bankmachine3_twtpcon_ready_reg_i_6/CO[3]
                         net (fo=1, routed)           0.000     3.586    basesoc_sdram_bankmachine3_twtpcon_ready_reg_i_6_n_0
    SLICE_X38Y8          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254     3.840 f  basesoc_sdram_bankmachine3_twtpcon_ready_reg_i_4/CO[0]
                         net (fo=4, routed)           0.935     4.775    basesoc_sdram_bankmachine3_row_hit
    SLICE_X53Y5          LUT6 (Prop_lut6_I2_O)        0.367     5.142 r  basesoc_sdram_choose_req_grant[1]_i_18/O
                         net (fo=3, routed)           0.768     5.910    basesoc_sdram_choose_req_grant[1]_i_18_n_0
    SLICE_X56Y5          LUT5 (Prop_lut5_I1_O)        0.124     6.034 r  basesoc_sdram_bankmachine7_cmd_buffer_source_payload_we_i_5/O
                         net (fo=10, routed)          0.898     6.932    basesoc_sdram_bankmachine7_cmd_buffer_source_payload_we_i_5_n_0
    SLICE_X59Y4          LUT6 (Prop_lut6_I0_O)        0.124     7.056 r  basesoc_sdram_bankmachine7_cmd_buffer_source_payload_we_i_3/O
                         net (fo=7, routed)           0.581     7.636    basesoc_sdram_bankmachine7_cmd_buffer_source_payload_we_i_3_n_0
    SLICE_X60Y4          LUT4 (Prop_lut4_I1_O)        0.124     7.760 f  basesoc_sdram_bankmachine7_cmd_buffer_source_payload_we_i_2/O
                         net (fo=35, routed)          1.225     8.985    basesoc_sdram_bankmachine7_cmd_buffer_source_payload_we_i_2_n_0
    SLICE_X47Y4          LUT5 (Prop_lut5_I4_O)        0.124     9.109 r  basesoc_sdram_bankmachine7_cmd_buffer_lookahead_consume[2]_i_3/O
                         net (fo=4, routed)           0.633     9.742    lm32_cpu/load_store_unit/basesoc_sdram_bankmachine7_cmd_buffer_valid_n_reg
    SLICE_X47Y8          LUT6 (Prop_lut6_I1_O)        0.124     9.866 r  lm32_cpu/load_store_unit/basesoc_sdram_bankmachine7_cmd_buffer_lookahead_level[3]_i_1/O
                         net (fo=4, routed)           0.624    10.490    lm32_cpu_n_122
    SLICE_X47Y8          FDRE                                         r  basesoc_sdram_bankmachine7_cmd_buffer_lookahead_level_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  BUFG/O
                         net (fo=3890, routed)        1.450    11.450    sys_clk
    SLICE_X47Y8          FDRE                                         r  basesoc_sdram_bankmachine7_cmd_buffer_lookahead_level_reg[3]/C
                         clock pessimism              0.079    11.529    
                         clock uncertainty           -0.057    11.473    
    SLICE_X47Y8          FDRE (Setup_fdre_C_CE)      -0.205    11.268    basesoc_sdram_bankmachine7_cmd_buffer_lookahead_level_reg[3]
  -------------------------------------------------------------------
                         required time                         11.268    
                         arrival time                         -10.490    
  -------------------------------------------------------------------
                         slack                                  0.777    

Slack (MET) :             0.872ns  (required time - arrival time)
  Source:                 tag_mem_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            data_mem_grain6_reg/WEA[0]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        8.435ns  (logic 3.500ns (41.491%)  route 4.935ns (58.509%))
  Logic Levels:           5  (CARRY4=1 LUT4=1 LUT6=3)
  Clock Path Skew:        -0.104ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.493ns = ( 11.493 - 10.000 ) 
    Source Clock Delay      (SCD):    1.604ns
    Clock Pessimism Removal (CPR):    0.007ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=3890, routed)        1.604     1.604    sys_clk
    RAMB18_X1Y6          RAMB18E1                                     r  tag_mem_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y6          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOPADOP[1])
                                                      2.454     4.058 r  tag_mem_reg/DOPADOP[1]
                         net (fo=1, routed)           1.315     5.373    lm32_cpu/load_store_unit/DOPADOP[1]
    SLICE_X48Y17         LUT6 (Prop_lut6_I0_O)        0.124     5.497 r  lm32_cpu/load_store_unit/tag_mem_reg_i_35/O
                         net (fo=1, routed)           0.000     5.497    lm32_cpu/load_store_unit/tag_mem_reg_i_35_n_0
    SLICE_X48Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.047 r  lm32_cpu/load_store_unit/tag_mem_reg_i_31/CO[3]
                         net (fo=6, routed)           0.905     6.953    lm32_cpu/load_store_unit/basesoc_interface0_wb_sdram_ack0
    SLICE_X49Y20         LUT6 (Prop_lut6_I4_O)        0.124     7.077 r  lm32_cpu/load_store_unit/data_mem_grain0_reg_i_14/O
                         net (fo=4, routed)           0.173     7.250    lm32_cpu/load_store_unit/data_mem_grain0_reg_i_14_n_0
    SLICE_X49Y20         LUT6 (Prop_lut6_I5_O)        0.124     7.374 f  lm32_cpu/load_store_unit/data_mem_grain4_reg_i_10/O
                         net (fo=4, routed)           1.630     9.004    lm32_cpu/load_store_unit/data_mem_grain4_reg_i_10_n_0
    SLICE_X15Y33         LUT4 (Prop_lut4_I1_O)        0.124     9.128 r  lm32_cpu/load_store_unit/data_mem_grain6_reg_i_9/O
                         net (fo=2, routed)           0.912    10.039    basesoc_data_port_we[6]
    RAMB18_X0Y14         RAMB18E1                                     r  data_mem_grain6_reg/WEA[0]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  BUFG/O
                         net (fo=3890, routed)        1.493    11.493    sys_clk
    RAMB18_X0Y14         RAMB18E1                                     r  data_mem_grain6_reg/CLKARDCLK
                         clock pessimism              0.007    11.500    
                         clock uncertainty           -0.057    11.443    
    RAMB18_X0Y14         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_WEA[0])
                                                     -0.532    10.911    data_mem_grain6_reg
  -------------------------------------------------------------------
                         required time                         10.911    
                         arrival time                         -10.039    
  -------------------------------------------------------------------
                         slack                                  0.872    

Slack (MET) :             0.916ns  (required time - arrival time)
  Source:                 basesoc_sdram_bankmachine3_row_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            basesoc_sdram_bankmachine7_cmd_buffer_lookahead_level_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        8.783ns  (logic 2.259ns (25.720%)  route 6.524ns (74.280%))
  Logic Levels:           9  (CARRY4=2 LUT4=1 LUT5=2 LUT6=4)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.449ns = ( 11.449 - 10.000 ) 
    Source Clock Delay      (SCD):    1.567ns
    Clock Pessimism Removal (CPR):    0.079ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=3890, routed)        1.567     1.567    sys_clk
    SLICE_X38Y6          FDRE                                         r  basesoc_sdram_bankmachine3_row_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y6          FDRE (Prop_fdre_C_Q)         0.518     2.085 r  basesoc_sdram_bankmachine3_row_reg[9]/Q
                         net (fo=1, routed)           1.001     3.086    basesoc_sdram_bankmachine3_row_reg_n_0_[9]
    SLICE_X38Y7          LUT6 (Prop_lut6_I1_O)        0.124     3.210 r  basesoc_sdram_bankmachine3_twtpcon_ready_i_8/O
                         net (fo=1, routed)           0.000     3.210    basesoc_sdram_bankmachine3_twtpcon_ready_i_8_n_0
    SLICE_X38Y7          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     3.586 r  basesoc_sdram_bankmachine3_twtpcon_ready_reg_i_6/CO[3]
                         net (fo=1, routed)           0.000     3.586    basesoc_sdram_bankmachine3_twtpcon_ready_reg_i_6_n_0
    SLICE_X38Y8          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254     3.840 f  basesoc_sdram_bankmachine3_twtpcon_ready_reg_i_4/CO[0]
                         net (fo=4, routed)           0.935     4.775    basesoc_sdram_bankmachine3_row_hit
    SLICE_X53Y5          LUT6 (Prop_lut6_I2_O)        0.367     5.142 r  basesoc_sdram_choose_req_grant[1]_i_18/O
                         net (fo=3, routed)           0.768     5.910    basesoc_sdram_choose_req_grant[1]_i_18_n_0
    SLICE_X56Y5          LUT5 (Prop_lut5_I1_O)        0.124     6.034 r  basesoc_sdram_bankmachine7_cmd_buffer_source_payload_we_i_5/O
                         net (fo=10, routed)          0.898     6.932    basesoc_sdram_bankmachine7_cmd_buffer_source_payload_we_i_5_n_0
    SLICE_X59Y4          LUT6 (Prop_lut6_I0_O)        0.124     7.056 r  basesoc_sdram_bankmachine7_cmd_buffer_source_payload_we_i_3/O
                         net (fo=7, routed)           0.581     7.636    basesoc_sdram_bankmachine7_cmd_buffer_source_payload_we_i_3_n_0
    SLICE_X60Y4          LUT4 (Prop_lut4_I1_O)        0.124     7.760 f  basesoc_sdram_bankmachine7_cmd_buffer_source_payload_we_i_2/O
                         net (fo=35, routed)          1.225     8.985    basesoc_sdram_bankmachine7_cmd_buffer_source_payload_we_i_2_n_0
    SLICE_X47Y4          LUT5 (Prop_lut5_I4_O)        0.124     9.109 r  basesoc_sdram_bankmachine7_cmd_buffer_lookahead_consume[2]_i_3/O
                         net (fo=4, routed)           0.633     9.742    lm32_cpu/load_store_unit/basesoc_sdram_bankmachine7_cmd_buffer_valid_n_reg
    SLICE_X47Y8          LUT6 (Prop_lut6_I1_O)        0.124     9.866 r  lm32_cpu/load_store_unit/basesoc_sdram_bankmachine7_cmd_buffer_lookahead_level[3]_i_1/O
                         net (fo=4, routed)           0.484    10.350    lm32_cpu_n_122
    SLICE_X47Y9          FDRE                                         r  basesoc_sdram_bankmachine7_cmd_buffer_lookahead_level_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  BUFG/O
                         net (fo=3890, routed)        1.449    11.449    sys_clk
    SLICE_X47Y9          FDRE                                         r  basesoc_sdram_bankmachine7_cmd_buffer_lookahead_level_reg[1]/C
                         clock pessimism              0.079    11.528    
                         clock uncertainty           -0.057    11.472    
    SLICE_X47Y9          FDRE (Setup_fdre_C_CE)      -0.205    11.267    basesoc_sdram_bankmachine7_cmd_buffer_lookahead_level_reg[1]
  -------------------------------------------------------------------
                         required time                         11.267    
                         arrival time                         -10.350    
  -------------------------------------------------------------------
                         slack                                  0.916    

Slack (MET) :             0.944ns  (required time - arrival time)
  Source:                 FDPE_1/C
                            (rising edge-triggered cell FDPE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            basesoc_timer0_value_reg[17]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        8.117ns  (logic 0.478ns (5.889%)  route 7.639ns (94.111%))
  Logic Levels:           0  
  Clock Path Skew:        -0.188ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.440ns = ( 11.440 - 10.000 ) 
    Source Clock Delay      (SCD):    1.635ns
    Clock Pessimism Removal (CPR):    0.007ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=3890, routed)        1.635     1.635    sys_clk
    SLICE_X64Y35         FDPE                                         r  FDPE_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y35         FDPE (Prop_fdpe_C_Q)         0.478     2.113 r  FDPE_1/Q
                         net (fo=2117, routed)        7.639     9.752    sys_rst
    SLICE_X34Y33         FDRE                                         r  basesoc_timer0_value_reg[17]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  BUFG/O
                         net (fo=3890, routed)        1.440    11.440    sys_clk
    SLICE_X34Y33         FDRE                                         r  basesoc_timer0_value_reg[17]/C
                         clock pessimism              0.007    11.447    
                         clock uncertainty           -0.057    11.391    
    SLICE_X34Y33         FDRE (Setup_fdre_C_R)       -0.695    10.696    basesoc_timer0_value_reg[17]
  -------------------------------------------------------------------
                         required time                         10.696    
                         arrival time                          -9.752    
  -------------------------------------------------------------------
                         slack                                  0.944    

Slack (MET) :             0.979ns  (required time - arrival time)
  Source:                 basesoc_sdram_bankmachine3_row_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bankmachine2_state_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        8.723ns  (logic 2.458ns (28.179%)  route 6.265ns (71.821%))
  Logic Levels:           9  (CARRY4=2 LUT5=2 LUT6=5)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.452ns = ( 11.452 - 10.000 ) 
    Source Clock Delay      (SCD):    1.567ns
    Clock Pessimism Removal (CPR):    0.079ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=3890, routed)        1.567     1.567    sys_clk
    SLICE_X38Y6          FDRE                                         r  basesoc_sdram_bankmachine3_row_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y6          FDRE (Prop_fdre_C_Q)         0.518     2.085 r  basesoc_sdram_bankmachine3_row_reg[9]/Q
                         net (fo=1, routed)           1.001     3.086    basesoc_sdram_bankmachine3_row_reg_n_0_[9]
    SLICE_X38Y7          LUT6 (Prop_lut6_I1_O)        0.124     3.210 r  basesoc_sdram_bankmachine3_twtpcon_ready_i_8/O
                         net (fo=1, routed)           0.000     3.210    basesoc_sdram_bankmachine3_twtpcon_ready_i_8_n_0
    SLICE_X38Y7          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     3.586 r  basesoc_sdram_bankmachine3_twtpcon_ready_reg_i_6/CO[3]
                         net (fo=1, routed)           0.000     3.586    basesoc_sdram_bankmachine3_twtpcon_ready_reg_i_6_n_0
    SLICE_X38Y8          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254     3.840 f  basesoc_sdram_bankmachine3_twtpcon_ready_reg_i_4/CO[0]
                         net (fo=4, routed)           0.935     4.775    basesoc_sdram_bankmachine3_row_hit
    SLICE_X53Y5          LUT6 (Prop_lut6_I2_O)        0.367     5.142 r  basesoc_sdram_choose_req_grant[1]_i_18/O
                         net (fo=3, routed)           0.768     5.910    basesoc_sdram_choose_req_grant[1]_i_18_n_0
    SLICE_X56Y5          LUT5 (Prop_lut5_I1_O)        0.124     6.034 f  basesoc_sdram_bankmachine7_cmd_buffer_source_payload_we_i_5/O
                         net (fo=10, routed)          0.898     6.932    basesoc_sdram_bankmachine7_cmd_buffer_source_payload_we_i_5_n_0
    SLICE_X59Y4          LUT6 (Prop_lut6_I0_O)        0.124     7.056 f  basesoc_sdram_bankmachine7_cmd_buffer_source_payload_we_i_3/O
                         net (fo=7, routed)           0.488     7.543    basesoc_sdram_bankmachine7_cmd_buffer_source_payload_we_i_3_n_0
    SLICE_X59Y4          LUT5 (Prop_lut5_I3_O)        0.120     7.663 r  bankmachine2_state[3]_i_7/O
                         net (fo=2, routed)           1.115     8.779    bankmachine2_state[3]_i_7_n_0
    SLICE_X47Y3          LUT6 (Prop_lut6_I4_O)        0.327     9.106 f  bankmachine2_state[3]_i_3/O
                         net (fo=1, routed)           0.586     9.692    bankmachine2_state[3]_i_3_n_0
    SLICE_X46Y3          LUT6 (Prop_lut6_I1_O)        0.124     9.816 r  bankmachine2_state[3]_i_1/O
                         net (fo=4, routed)           0.474    10.290    bankmachine2_next_state
    SLICE_X45Y2          FDRE                                         r  bankmachine2_state_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  BUFG/O
                         net (fo=3890, routed)        1.452    11.452    sys_clk
    SLICE_X45Y2          FDRE                                         r  bankmachine2_state_reg[2]/C
                         clock pessimism              0.079    11.531    
                         clock uncertainty           -0.057    11.475    
    SLICE_X45Y2          FDRE (Setup_fdre_C_CE)      -0.205    11.270    bankmachine2_state_reg[2]
  -------------------------------------------------------------------
                         required time                         11.270    
                         arrival time                         -10.290    
  -------------------------------------------------------------------
                         slack                                  0.979    

Slack (MET) :             0.980ns  (required time - arrival time)
  Source:                 basesoc_sdram_bankmachine3_row_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bankmachine6_state_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        8.725ns  (logic 2.259ns (25.890%)  route 6.466ns (74.110%))
  Logic Levels:           9  (CARRY4=2 LUT4=1 LUT5=1 LUT6=5)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.455ns = ( 11.455 - 10.000 ) 
    Source Clock Delay      (SCD):    1.567ns
    Clock Pessimism Removal (CPR):    0.079ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=3890, routed)        1.567     1.567    sys_clk
    SLICE_X38Y6          FDRE                                         r  basesoc_sdram_bankmachine3_row_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y6          FDRE (Prop_fdre_C_Q)         0.518     2.085 r  basesoc_sdram_bankmachine3_row_reg[9]/Q
                         net (fo=1, routed)           1.001     3.086    basesoc_sdram_bankmachine3_row_reg_n_0_[9]
    SLICE_X38Y7          LUT6 (Prop_lut6_I1_O)        0.124     3.210 r  basesoc_sdram_bankmachine3_twtpcon_ready_i_8/O
                         net (fo=1, routed)           0.000     3.210    basesoc_sdram_bankmachine3_twtpcon_ready_i_8_n_0
    SLICE_X38Y7          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     3.586 r  basesoc_sdram_bankmachine3_twtpcon_ready_reg_i_6/CO[3]
                         net (fo=1, routed)           0.000     3.586    basesoc_sdram_bankmachine3_twtpcon_ready_reg_i_6_n_0
    SLICE_X38Y8          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254     3.840 f  basesoc_sdram_bankmachine3_twtpcon_ready_reg_i_4/CO[0]
                         net (fo=4, routed)           0.935     4.775    basesoc_sdram_bankmachine3_row_hit
    SLICE_X53Y5          LUT6 (Prop_lut6_I2_O)        0.367     5.142 r  basesoc_sdram_choose_req_grant[1]_i_18/O
                         net (fo=3, routed)           0.768     5.910    basesoc_sdram_choose_req_grant[1]_i_18_n_0
    SLICE_X56Y5          LUT5 (Prop_lut5_I1_O)        0.124     6.034 f  basesoc_sdram_bankmachine7_cmd_buffer_source_payload_we_i_5/O
                         net (fo=10, routed)          0.898     6.932    basesoc_sdram_bankmachine7_cmd_buffer_source_payload_we_i_5_n_0
    SLICE_X59Y4          LUT6 (Prop_lut6_I0_O)        0.124     7.056 f  basesoc_sdram_bankmachine7_cmd_buffer_source_payload_we_i_3/O
                         net (fo=7, routed)           0.581     7.636    basesoc_sdram_bankmachine7_cmd_buffer_source_payload_we_i_3_n_0
    SLICE_X60Y4          LUT4 (Prop_lut4_I1_O)        0.124     7.760 r  basesoc_sdram_bankmachine7_cmd_buffer_source_payload_we_i_2/O
                         net (fo=35, routed)          1.246     9.006    basesoc_sdram_bankmachine7_cmd_buffer_source_payload_we_i_2_n_0
    SLICE_X49Y4          LUT6 (Prop_lut6_I4_O)        0.124     9.130 f  bankmachine6_state[3]_i_3/O
                         net (fo=1, routed)           0.412     9.542    bankmachine6_state[3]_i_3_n_0
    SLICE_X49Y3          LUT6 (Prop_lut6_I1_O)        0.124     9.666 r  bankmachine6_state[3]_i_1/O
                         net (fo=4, routed)           0.627    10.293    bankmachine6_next_state
    SLICE_X49Y1          FDRE                                         r  bankmachine6_state_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  BUFG/O
                         net (fo=3890, routed)        1.455    11.455    sys_clk
    SLICE_X49Y1          FDRE                                         r  bankmachine6_state_reg[0]/C
                         clock pessimism              0.079    11.534    
                         clock uncertainty           -0.057    11.478    
    SLICE_X49Y1          FDRE (Setup_fdre_C_CE)      -0.205    11.273    bankmachine6_state_reg[0]
  -------------------------------------------------------------------
                         required time                         11.273    
                         arrival time                         -10.293    
  -------------------------------------------------------------------
                         slack                                  0.980    

Slack (MET) :             0.980ns  (required time - arrival time)
  Source:                 basesoc_sdram_bankmachine3_row_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bankmachine6_state_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        8.725ns  (logic 2.259ns (25.890%)  route 6.466ns (74.110%))
  Logic Levels:           9  (CARRY4=2 LUT4=1 LUT5=1 LUT6=5)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.455ns = ( 11.455 - 10.000 ) 
    Source Clock Delay      (SCD):    1.567ns
    Clock Pessimism Removal (CPR):    0.079ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=3890, routed)        1.567     1.567    sys_clk
    SLICE_X38Y6          FDRE                                         r  basesoc_sdram_bankmachine3_row_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y6          FDRE (Prop_fdre_C_Q)         0.518     2.085 r  basesoc_sdram_bankmachine3_row_reg[9]/Q
                         net (fo=1, routed)           1.001     3.086    basesoc_sdram_bankmachine3_row_reg_n_0_[9]
    SLICE_X38Y7          LUT6 (Prop_lut6_I1_O)        0.124     3.210 r  basesoc_sdram_bankmachine3_twtpcon_ready_i_8/O
                         net (fo=1, routed)           0.000     3.210    basesoc_sdram_bankmachine3_twtpcon_ready_i_8_n_0
    SLICE_X38Y7          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     3.586 r  basesoc_sdram_bankmachine3_twtpcon_ready_reg_i_6/CO[3]
                         net (fo=1, routed)           0.000     3.586    basesoc_sdram_bankmachine3_twtpcon_ready_reg_i_6_n_0
    SLICE_X38Y8          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254     3.840 f  basesoc_sdram_bankmachine3_twtpcon_ready_reg_i_4/CO[0]
                         net (fo=4, routed)           0.935     4.775    basesoc_sdram_bankmachine3_row_hit
    SLICE_X53Y5          LUT6 (Prop_lut6_I2_O)        0.367     5.142 r  basesoc_sdram_choose_req_grant[1]_i_18/O
                         net (fo=3, routed)           0.768     5.910    basesoc_sdram_choose_req_grant[1]_i_18_n_0
    SLICE_X56Y5          LUT5 (Prop_lut5_I1_O)        0.124     6.034 f  basesoc_sdram_bankmachine7_cmd_buffer_source_payload_we_i_5/O
                         net (fo=10, routed)          0.898     6.932    basesoc_sdram_bankmachine7_cmd_buffer_source_payload_we_i_5_n_0
    SLICE_X59Y4          LUT6 (Prop_lut6_I0_O)        0.124     7.056 f  basesoc_sdram_bankmachine7_cmd_buffer_source_payload_we_i_3/O
                         net (fo=7, routed)           0.581     7.636    basesoc_sdram_bankmachine7_cmd_buffer_source_payload_we_i_3_n_0
    SLICE_X60Y4          LUT4 (Prop_lut4_I1_O)        0.124     7.760 r  basesoc_sdram_bankmachine7_cmd_buffer_source_payload_we_i_2/O
                         net (fo=35, routed)          1.246     9.006    basesoc_sdram_bankmachine7_cmd_buffer_source_payload_we_i_2_n_0
    SLICE_X49Y4          LUT6 (Prop_lut6_I4_O)        0.124     9.130 f  bankmachine6_state[3]_i_3/O
                         net (fo=1, routed)           0.412     9.542    bankmachine6_state[3]_i_3_n_0
    SLICE_X49Y3          LUT6 (Prop_lut6_I1_O)        0.124     9.666 r  bankmachine6_state[3]_i_1/O
                         net (fo=4, routed)           0.627    10.293    bankmachine6_next_state
    SLICE_X49Y1          FDRE                                         r  bankmachine6_state_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  BUFG/O
                         net (fo=3890, routed)        1.455    11.455    sys_clk
    SLICE_X49Y1          FDRE                                         r  bankmachine6_state_reg[2]/C
                         clock pessimism              0.079    11.534    
                         clock uncertainty           -0.057    11.478    
    SLICE_X49Y1          FDRE (Setup_fdre_C_CE)      -0.205    11.273    bankmachine6_state_reg[2]
  -------------------------------------------------------------------
                         required time                         11.273    
                         arrival time                         -10.293    
  -------------------------------------------------------------------
                         slack                                  0.980    

Slack (MET) :             0.980ns  (required time - arrival time)
  Source:                 basesoc_sdram_bankmachine3_row_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bankmachine6_state_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        8.725ns  (logic 2.259ns (25.890%)  route 6.466ns (74.110%))
  Logic Levels:           9  (CARRY4=2 LUT4=1 LUT5=1 LUT6=5)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.455ns = ( 11.455 - 10.000 ) 
    Source Clock Delay      (SCD):    1.567ns
    Clock Pessimism Removal (CPR):    0.079ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=3890, routed)        1.567     1.567    sys_clk
    SLICE_X38Y6          FDRE                                         r  basesoc_sdram_bankmachine3_row_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y6          FDRE (Prop_fdre_C_Q)         0.518     2.085 r  basesoc_sdram_bankmachine3_row_reg[9]/Q
                         net (fo=1, routed)           1.001     3.086    basesoc_sdram_bankmachine3_row_reg_n_0_[9]
    SLICE_X38Y7          LUT6 (Prop_lut6_I1_O)        0.124     3.210 r  basesoc_sdram_bankmachine3_twtpcon_ready_i_8/O
                         net (fo=1, routed)           0.000     3.210    basesoc_sdram_bankmachine3_twtpcon_ready_i_8_n_0
    SLICE_X38Y7          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     3.586 r  basesoc_sdram_bankmachine3_twtpcon_ready_reg_i_6/CO[3]
                         net (fo=1, routed)           0.000     3.586    basesoc_sdram_bankmachine3_twtpcon_ready_reg_i_6_n_0
    SLICE_X38Y8          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254     3.840 f  basesoc_sdram_bankmachine3_twtpcon_ready_reg_i_4/CO[0]
                         net (fo=4, routed)           0.935     4.775    basesoc_sdram_bankmachine3_row_hit
    SLICE_X53Y5          LUT6 (Prop_lut6_I2_O)        0.367     5.142 r  basesoc_sdram_choose_req_grant[1]_i_18/O
                         net (fo=3, routed)           0.768     5.910    basesoc_sdram_choose_req_grant[1]_i_18_n_0
    SLICE_X56Y5          LUT5 (Prop_lut5_I1_O)        0.124     6.034 f  basesoc_sdram_bankmachine7_cmd_buffer_source_payload_we_i_5/O
                         net (fo=10, routed)          0.898     6.932    basesoc_sdram_bankmachine7_cmd_buffer_source_payload_we_i_5_n_0
    SLICE_X59Y4          LUT6 (Prop_lut6_I0_O)        0.124     7.056 f  basesoc_sdram_bankmachine7_cmd_buffer_source_payload_we_i_3/O
                         net (fo=7, routed)           0.581     7.636    basesoc_sdram_bankmachine7_cmd_buffer_source_payload_we_i_3_n_0
    SLICE_X60Y4          LUT4 (Prop_lut4_I1_O)        0.124     7.760 r  basesoc_sdram_bankmachine7_cmd_buffer_source_payload_we_i_2/O
                         net (fo=35, routed)          1.246     9.006    basesoc_sdram_bankmachine7_cmd_buffer_source_payload_we_i_2_n_0
    SLICE_X49Y4          LUT6 (Prop_lut6_I4_O)        0.124     9.130 f  bankmachine6_state[3]_i_3/O
                         net (fo=1, routed)           0.412     9.542    bankmachine6_state[3]_i_3_n_0
    SLICE_X49Y3          LUT6 (Prop_lut6_I1_O)        0.124     9.666 r  bankmachine6_state[3]_i_1/O
                         net (fo=4, routed)           0.627    10.293    bankmachine6_next_state
    SLICE_X49Y1          FDRE                                         r  bankmachine6_state_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  BUFG/O
                         net (fo=3890, routed)        1.455    11.455    sys_clk
    SLICE_X49Y1          FDRE                                         r  bankmachine6_state_reg[3]/C
                         clock pessimism              0.079    11.534    
                         clock uncertainty           -0.057    11.478    
    SLICE_X49Y1          FDRE (Setup_fdre_C_CE)      -0.205    11.273    bankmachine6_state_reg[3]
  -------------------------------------------------------------------
                         required time                         11.273    
                         arrival time                         -10.293    
  -------------------------------------------------------------------
                         slack                                  0.980    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.024ns  (arrival time - required time)
  Source:                 basesoc_uart_rx_fifo_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            storage_1_reg_0_15_6_9/RAMA/WADR0
                            (rising edge-triggered cell RAMD32 clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.347ns  (logic 0.141ns (40.606%)  route 0.206ns (59.394%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.829ns
    Source Clock Delay      (SCD):    0.561ns
    Clock Pessimism Removal (CPR):    0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=3890, routed)        0.561     0.561    sys_clk
    SLICE_X35Y37         FDRE                                         r  basesoc_uart_rx_fifo_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y37         FDRE (Prop_fdre_C_Q)         0.141     0.702 r  basesoc_uart_rx_fifo_produce_reg[0]/Q
                         net (fo=20, routed)          0.206     0.908    storage_1_reg_0_15_6_9/ADDRD0
    SLICE_X34Y37         RAMD32                                       r  storage_1_reg_0_15_6_9/RAMA/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=3890, routed)        0.829     0.829    storage_1_reg_0_15_6_9/WCLK
    SLICE_X34Y37         RAMD32                                       r  storage_1_reg_0_15_6_9/RAMA/CLK
                         clock pessimism             -0.255     0.574    
    SLICE_X34Y37         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     0.884    storage_1_reg_0_15_6_9/RAMA
  -------------------------------------------------------------------
                         required time                         -0.884    
                         arrival time                           0.908    
  -------------------------------------------------------------------
                         slack                                  0.024    

Slack (MET) :             0.024ns  (arrival time - required time)
  Source:                 basesoc_uart_rx_fifo_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            storage_1_reg_0_15_6_9/RAMA_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.347ns  (logic 0.141ns (40.606%)  route 0.206ns (59.394%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.829ns
    Source Clock Delay      (SCD):    0.561ns
    Clock Pessimism Removal (CPR):    0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=3890, routed)        0.561     0.561    sys_clk
    SLICE_X35Y37         FDRE                                         r  basesoc_uart_rx_fifo_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y37         FDRE (Prop_fdre_C_Q)         0.141     0.702 r  basesoc_uart_rx_fifo_produce_reg[0]/Q
                         net (fo=20, routed)          0.206     0.908    storage_1_reg_0_15_6_9/ADDRD0
    SLICE_X34Y37         RAMD32                                       r  storage_1_reg_0_15_6_9/RAMA_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=3890, routed)        0.829     0.829    storage_1_reg_0_15_6_9/WCLK
    SLICE_X34Y37         RAMD32                                       r  storage_1_reg_0_15_6_9/RAMA_D1/CLK
                         clock pessimism             -0.255     0.574    
    SLICE_X34Y37         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     0.884    storage_1_reg_0_15_6_9/RAMA_D1
  -------------------------------------------------------------------
                         required time                         -0.884    
                         arrival time                           0.908    
  -------------------------------------------------------------------
                         slack                                  0.024    

Slack (MET) :             0.024ns  (arrival time - required time)
  Source:                 basesoc_uart_rx_fifo_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            storage_1_reg_0_15_6_9/RAMB/WADR0
                            (rising edge-triggered cell RAMD32 clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.347ns  (logic 0.141ns (40.606%)  route 0.206ns (59.394%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.829ns
    Source Clock Delay      (SCD):    0.561ns
    Clock Pessimism Removal (CPR):    0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=3890, routed)        0.561     0.561    sys_clk
    SLICE_X35Y37         FDRE                                         r  basesoc_uart_rx_fifo_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y37         FDRE (Prop_fdre_C_Q)         0.141     0.702 r  basesoc_uart_rx_fifo_produce_reg[0]/Q
                         net (fo=20, routed)          0.206     0.908    storage_1_reg_0_15_6_9/ADDRD0
    SLICE_X34Y37         RAMD32                                       r  storage_1_reg_0_15_6_9/RAMB/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=3890, routed)        0.829     0.829    storage_1_reg_0_15_6_9/WCLK
    SLICE_X34Y37         RAMD32                                       r  storage_1_reg_0_15_6_9/RAMB/CLK
                         clock pessimism             -0.255     0.574    
    SLICE_X34Y37         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     0.884    storage_1_reg_0_15_6_9/RAMB
  -------------------------------------------------------------------
                         required time                         -0.884    
                         arrival time                           0.908    
  -------------------------------------------------------------------
                         slack                                  0.024    

Slack (MET) :             0.024ns  (arrival time - required time)
  Source:                 basesoc_uart_rx_fifo_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            storage_1_reg_0_15_6_9/RAMB_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.347ns  (logic 0.141ns (40.606%)  route 0.206ns (59.394%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.829ns
    Source Clock Delay      (SCD):    0.561ns
    Clock Pessimism Removal (CPR):    0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=3890, routed)        0.561     0.561    sys_clk
    SLICE_X35Y37         FDRE                                         r  basesoc_uart_rx_fifo_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y37         FDRE (Prop_fdre_C_Q)         0.141     0.702 r  basesoc_uart_rx_fifo_produce_reg[0]/Q
                         net (fo=20, routed)          0.206     0.908    storage_1_reg_0_15_6_9/ADDRD0
    SLICE_X34Y37         RAMD32                                       r  storage_1_reg_0_15_6_9/RAMB_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=3890, routed)        0.829     0.829    storage_1_reg_0_15_6_9/WCLK
    SLICE_X34Y37         RAMD32                                       r  storage_1_reg_0_15_6_9/RAMB_D1/CLK
                         clock pessimism             -0.255     0.574    
    SLICE_X34Y37         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     0.884    storage_1_reg_0_15_6_9/RAMB_D1
  -------------------------------------------------------------------
                         required time                         -0.884    
                         arrival time                           0.908    
  -------------------------------------------------------------------
                         slack                                  0.024    

Slack (MET) :             0.024ns  (arrival time - required time)
  Source:                 basesoc_uart_rx_fifo_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            storage_1_reg_0_15_6_9/RAMC/WADR0
                            (rising edge-triggered cell RAMD32 clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.347ns  (logic 0.141ns (40.606%)  route 0.206ns (59.394%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.829ns
    Source Clock Delay      (SCD):    0.561ns
    Clock Pessimism Removal (CPR):    0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=3890, routed)        0.561     0.561    sys_clk
    SLICE_X35Y37         FDRE                                         r  basesoc_uart_rx_fifo_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y37         FDRE (Prop_fdre_C_Q)         0.141     0.702 r  basesoc_uart_rx_fifo_produce_reg[0]/Q
                         net (fo=20, routed)          0.206     0.908    storage_1_reg_0_15_6_9/ADDRD0
    SLICE_X34Y37         RAMD32                                       r  storage_1_reg_0_15_6_9/RAMC/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=3890, routed)        0.829     0.829    storage_1_reg_0_15_6_9/WCLK
    SLICE_X34Y37         RAMD32                                       r  storage_1_reg_0_15_6_9/RAMC/CLK
                         clock pessimism             -0.255     0.574    
    SLICE_X34Y37         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     0.884    storage_1_reg_0_15_6_9/RAMC
  -------------------------------------------------------------------
                         required time                         -0.884    
                         arrival time                           0.908    
  -------------------------------------------------------------------
                         slack                                  0.024    

Slack (MET) :             0.024ns  (arrival time - required time)
  Source:                 basesoc_uart_rx_fifo_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            storage_1_reg_0_15_6_9/RAMC_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.347ns  (logic 0.141ns (40.606%)  route 0.206ns (59.394%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.829ns
    Source Clock Delay      (SCD):    0.561ns
    Clock Pessimism Removal (CPR):    0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=3890, routed)        0.561     0.561    sys_clk
    SLICE_X35Y37         FDRE                                         r  basesoc_uart_rx_fifo_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y37         FDRE (Prop_fdre_C_Q)         0.141     0.702 r  basesoc_uart_rx_fifo_produce_reg[0]/Q
                         net (fo=20, routed)          0.206     0.908    storage_1_reg_0_15_6_9/ADDRD0
    SLICE_X34Y37         RAMD32                                       r  storage_1_reg_0_15_6_9/RAMC_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=3890, routed)        0.829     0.829    storage_1_reg_0_15_6_9/WCLK
    SLICE_X34Y37         RAMD32                                       r  storage_1_reg_0_15_6_9/RAMC_D1/CLK
                         clock pessimism             -0.255     0.574    
    SLICE_X34Y37         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     0.884    storage_1_reg_0_15_6_9/RAMC_D1
  -------------------------------------------------------------------
                         required time                         -0.884    
                         arrival time                           0.908    
  -------------------------------------------------------------------
                         slack                                  0.024    

Slack (MET) :             0.024ns  (arrival time - required time)
  Source:                 basesoc_uart_rx_fifo_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            storage_1_reg_0_15_6_9/RAMD/ADR0
                            (rising edge-triggered cell RAMS32 clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.347ns  (logic 0.141ns (40.606%)  route 0.206ns (59.394%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.829ns
    Source Clock Delay      (SCD):    0.561ns
    Clock Pessimism Removal (CPR):    0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=3890, routed)        0.561     0.561    sys_clk
    SLICE_X35Y37         FDRE                                         r  basesoc_uart_rx_fifo_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y37         FDRE (Prop_fdre_C_Q)         0.141     0.702 r  basesoc_uart_rx_fifo_produce_reg[0]/Q
                         net (fo=20, routed)          0.206     0.908    storage_1_reg_0_15_6_9/ADDRD0
    SLICE_X34Y37         RAMS32                                       r  storage_1_reg_0_15_6_9/RAMD/ADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=3890, routed)        0.829     0.829    storage_1_reg_0_15_6_9/WCLK
    SLICE_X34Y37         RAMS32                                       r  storage_1_reg_0_15_6_9/RAMD/CLK
                         clock pessimism             -0.255     0.574    
    SLICE_X34Y37         RAMS32 (Hold_rams32_CLK_ADR0)
                                                      0.310     0.884    storage_1_reg_0_15_6_9/RAMD
  -------------------------------------------------------------------
                         required time                         -0.884    
                         arrival time                           0.908    
  -------------------------------------------------------------------
                         slack                                  0.024    

Slack (MET) :             0.024ns  (arrival time - required time)
  Source:                 basesoc_uart_rx_fifo_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            storage_1_reg_0_15_6_9/RAMD_D1/ADR0
                            (rising edge-triggered cell RAMS32 clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.347ns  (logic 0.141ns (40.606%)  route 0.206ns (59.394%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.829ns
    Source Clock Delay      (SCD):    0.561ns
    Clock Pessimism Removal (CPR):    0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=3890, routed)        0.561     0.561    sys_clk
    SLICE_X35Y37         FDRE                                         r  basesoc_uart_rx_fifo_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y37         FDRE (Prop_fdre_C_Q)         0.141     0.702 r  basesoc_uart_rx_fifo_produce_reg[0]/Q
                         net (fo=20, routed)          0.206     0.908    storage_1_reg_0_15_6_9/ADDRD0
    SLICE_X34Y37         RAMS32                                       r  storage_1_reg_0_15_6_9/RAMD_D1/ADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=3890, routed)        0.829     0.829    storage_1_reg_0_15_6_9/WCLK
    SLICE_X34Y37         RAMS32                                       r  storage_1_reg_0_15_6_9/RAMD_D1/CLK
                         clock pessimism             -0.255     0.574    
    SLICE_X34Y37         RAMS32 (Hold_rams32_CLK_ADR0)
                                                      0.310     0.884    storage_1_reg_0_15_6_9/RAMD_D1
  -------------------------------------------------------------------
                         required time                         -0.884    
                         arrival time                           0.908    
  -------------------------------------------------------------------
                         slack                                  0.024    

Slack (MET) :             0.050ns  (arrival time - required time)
  Source:                 lm32_cpu/instruction_unit/icache_refill_data_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/mem_reg/DIADI[11]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.419ns  (logic 0.164ns (39.106%)  route 0.255ns (60.894%))
  Logic Levels:           0  
  Clock Path Skew:        0.073ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.868ns
    Source Clock Delay      (SCD):    0.561ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=3890, routed)        0.561     0.561    lm32_cpu/instruction_unit/out
    SLICE_X56Y20         FDRE                                         r  lm32_cpu/instruction_unit/icache_refill_data_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y20         FDRE (Prop_fdre_C_Q)         0.164     0.725 r  lm32_cpu/instruction_unit/icache_refill_data_reg[11]/Q
                         net (fo=1, routed)           0.255     0.980    lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/icache_refill_data_reg[31][11]
    RAMB18_X1Y8          RAMB18E1                                     r  lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/mem_reg/DIADI[11]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=3890, routed)        0.868     0.868    lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/out
    RAMB18_X1Y8          RAMB18E1                                     r  lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/mem_reg/CLKBWRCLK
                         clock pessimism             -0.234     0.634    
    RAMB18_X1Y8          RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_DIADI[11])
                                                      0.296     0.930    lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/mem_reg
  -------------------------------------------------------------------
                         required time                         -0.930    
                         arrival time                           0.980    
  -------------------------------------------------------------------
                         slack                                  0.050    

Slack (MET) :             0.051ns  (arrival time - required time)
  Source:                 lm32_cpu/instruction_unit/icache_refill_data_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/mem_reg/DIADI[10]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.421ns  (logic 0.164ns (38.966%)  route 0.257ns (61.034%))
  Logic Levels:           0  
  Clock Path Skew:        0.073ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.868ns
    Source Clock Delay      (SCD):    0.561ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=3890, routed)        0.561     0.561    lm32_cpu/instruction_unit/out
    SLICE_X56Y20         FDRE                                         r  lm32_cpu/instruction_unit/icache_refill_data_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y20         FDRE (Prop_fdre_C_Q)         0.164     0.725 r  lm32_cpu/instruction_unit/icache_refill_data_reg[10]/Q
                         net (fo=1, routed)           0.257     0.981    lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/icache_refill_data_reg[31][10]
    RAMB18_X1Y8          RAMB18E1                                     r  lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/mem_reg/DIADI[10]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=3890, routed)        0.868     0.868    lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/out
    RAMB18_X1Y8          RAMB18E1                                     r  lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/mem_reg/CLKBWRCLK
                         clock pessimism             -0.234     0.634    
    RAMB18_X1Y8          RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_DIADI[10])
                                                      0.296     0.930    lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/mem_reg
  -------------------------------------------------------------------
                         required time                         -0.930    
                         arrival time                           0.981    
  -------------------------------------------------------------------
                         slack                                  0.051    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { BUFG/O }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     XADC/DCLK           n/a            4.000         10.000      6.000      XADC_X0Y0     XADC/DCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X1Y9   data_mem_grain15_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X1Y12  data_mem_grain1_reg/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X1Y9   mem_1_reg_0_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X0Y5   mem_1_reg_2_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X1Y2   mem_1_reg_3_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X2Y1   memadr_reg_2/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X2Y9   memadr_reg_5/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X2Y14  data_mem_grain2_reg/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X1Y1   mem_1_reg_1_0/CLKARDCLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X34Y37  storage_1_reg_0_15_6_9/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X34Y37  storage_1_reg_0_15_6_9/RAMA_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X34Y37  storage_1_reg_0_15_6_9/RAMB/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X34Y37  storage_1_reg_0_15_6_9/RAMB_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X34Y37  storage_1_reg_0_15_6_9/RAMC/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X34Y37  storage_1_reg_0_15_6_9/RAMC_D1/CLK
Low Pulse Width   Fast    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X34Y37  storage_1_reg_0_15_6_9/RAMD/CLK
Low Pulse Width   Fast    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X34Y37  storage_1_reg_0_15_6_9/RAMD_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X46Y10  storage_4_reg_0_7_0_5/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X46Y10  storage_4_reg_0_7_0_5/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X34Y36  storage_1_reg_0_15_0_5/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X34Y36  storage_1_reg_0_15_0_5/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X34Y36  storage_1_reg_0_15_0_5/RAMB/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X34Y36  storage_1_reg_0_15_0_5/RAMB_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X34Y36  storage_1_reg_0_15_0_5/RAMC/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X34Y36  storage_1_reg_0_15_0_5/RAMC_D1/CLK
High Pulse Width  Fast    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X34Y36  storage_1_reg_0_15_0_5/RAMD/CLK
High Pulse Width  Fast    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X34Y36  storage_1_reg_0_15_0_5/RAMD_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X54Y6   storage_2_reg_0_7_0_5/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X54Y6   storage_2_reg_0_7_0_5/RAMA_D1/CLK



---------------------------------------------------------------------------------------------------
From Clock:  
  To Clock:  pll_clk200

Setup :            0  Failing Endpoints,  Worst Slack        3.636ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.636ns  (required time - arrival time)
  Source:                 FDPE_2/Q
                            (internal pin)
  Destination:            FDPE_3/D
                            (rising edge-triggered cell FDPE clocked by pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             pll_clk200
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            2.000ns  (MaxDelay Path 2.000ns)
  Data Path Delay:        0.066ns  (logic 0.000ns (0.000%)  route 0.066ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        1.861ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.861ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.078ns
  Timing Exception:       MaxDelay Path 2.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y29         FDPE                         0.000     0.000 r  FDPE_2/Q
                         net (fo=1, routed)           0.066     0.066    xilinxasyncresetsynchronizerimpl1_rst_meta
    SLICE_X64Y29         FDPE                                         r  FDPE_3/D
  -------------------------------------------------------------------    -------------------

                         max delay                    2.000     2.000    
    E3                                                0.000     2.000 r  clk100 (IN)
                         net (fo=0)                   0.000     2.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.257     2.257 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           0.440     2.697    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050     2.747 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.501     3.248    pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     3.274 r  BUFG_3/O
                         net (fo=8, routed)           0.588     3.861    clk200_clk
    SLICE_X64Y29         FDPE                                         r  FDPE_3/C
                         clock pessimism              0.000     3.861    
                         clock uncertainty           -0.125     3.737    
    SLICE_X64Y29         FDPE (Setup_fdpe_C_D)       -0.035     3.702    FDPE_3
  -------------------------------------------------------------------
                         required time                          3.702    
                         arrival time                          -0.066    
  -------------------------------------------------------------------
                         slack                                  3.636    





---------------------------------------------------------------------------------------------------
From Clock:  
  To Clock:  sys_clk

Setup :            0  Failing Endpoints,  Worst Slack        2.362ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.362ns  (required time - arrival time)
  Source:                 FDPE/Q
                            (internal pin)
  Destination:            FDPE_1/D
                            (rising edge-triggered cell FDPE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            2.000ns  (MaxDelay Path 2.000ns)
  Data Path Delay:        0.066ns  (logic 0.000ns (0.000%)  route 0.066ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.593ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.593ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.129ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.078ns
  Timing Exception:       MaxDelay Path 2.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y35         FDPE                         0.000     0.000 r  FDPE/Q
                         net (fo=1, routed)           0.066     0.066    xilinxasyncresetsynchronizerimpl0_rst_meta
    SLICE_X64Y35         FDPE                                         r  FDPE_1/D
  -------------------------------------------------------------------    -------------------

                         max delay                    2.000     2.000    
    BUFGCTRL_X0Y16       BUFG                         0.000     2.000 r  BUFG/O
                         net (fo=3890, routed)        0.593     2.593    sys_clk
    SLICE_X64Y35         FDPE                                         r  FDPE_1/C
                         clock pessimism              0.000     2.593    
                         clock uncertainty           -0.129     2.463    
    SLICE_X64Y35         FDPE (Setup_fdpe_C_D)       -0.035     2.428    FDPE_1
  -------------------------------------------------------------------
                         required time                          2.428    
                         arrival time                          -0.066    
  -------------------------------------------------------------------
                         slack                                  2.362    





------------------------------------------------------------------------------------------------
| Data sheet
| ----------
------------------------------------------------------------------------------------------------

Input Ports Setup/Hold

----------+------------------+----------------+----------+---------------+---------+---------------+---------+------------+
Reference | Input            | IO Reg         | Delay    |     Setup(ns) | Process |      Hold(ns) | Process | Internal   |
Clock     | Port             | Type           | Type     | to Clk (Edge) | Corner  | to Clk (Edge) | Corner  | Clock      |
----------+------------------+----------------+----------+---------------+---------+---------------+---------+------------+
clk100    | cpu_reset        | FDPE           | -        |     0.163 (r) | FAST    |     1.987 (r) | SLOW    | pll_clk200 |
clk100    | ddram_dq[0]      | ISERDESE2 (IO) | VARIABLE |    -1.187 (r) | FAST    |     4.906 (r) | SLOW    | pll_sys4x  |
clk100    | ddram_dq[0]      | ISERDESE2 (IO) | VARIABLE |    -1.115 (f) | FAST    |     4.906 (f) | SLOW    | pll_sys4x  |
clk100    | ddram_dq[1]      | ISERDESE2 (IO) | VARIABLE |    -1.183 (r) | FAST    |     4.903 (r) | SLOW    | pll_sys4x  |
clk100    | ddram_dq[1]      | ISERDESE2 (IO) | VARIABLE |    -1.111 (f) | FAST    |     4.903 (f) | SLOW    | pll_sys4x  |
clk100    | ddram_dq[2]      | ISERDESE2 (IO) | VARIABLE |    -1.185 (r) | FAST    |     4.904 (r) | SLOW    | pll_sys4x  |
clk100    | ddram_dq[2]      | ISERDESE2 (IO) | VARIABLE |    -1.113 (f) | FAST    |     4.904 (f) | SLOW    | pll_sys4x  |
clk100    | ddram_dq[3]      | ISERDESE2 (IO) | VARIABLE |    -1.186 (r) | FAST    |     4.905 (r) | SLOW    | pll_sys4x  |
clk100    | ddram_dq[3]      | ISERDESE2 (IO) | VARIABLE |    -1.114 (f) | FAST    |     4.905 (f) | SLOW    | pll_sys4x  |
clk100    | ddram_dq[4]      | ISERDESE2 (IO) | VARIABLE |    -1.184 (r) | FAST    |     4.904 (r) | SLOW    | pll_sys4x  |
clk100    | ddram_dq[4]      | ISERDESE2 (IO) | VARIABLE |    -1.112 (f) | FAST    |     4.904 (f) | SLOW    | pll_sys4x  |
clk100    | ddram_dq[5]      | ISERDESE2 (IO) | VARIABLE |    -1.169 (r) | FAST    |     4.889 (r) | SLOW    | pll_sys4x  |
clk100    | ddram_dq[5]      | ISERDESE2 (IO) | VARIABLE |    -1.097 (f) | FAST    |     4.889 (f) | SLOW    | pll_sys4x  |
clk100    | ddram_dq[6]      | ISERDESE2 (IO) | VARIABLE |    -1.184 (r) | FAST    |     4.903 (r) | SLOW    | pll_sys4x  |
clk100    | ddram_dq[6]      | ISERDESE2 (IO) | VARIABLE |    -1.112 (f) | FAST    |     4.903 (f) | SLOW    | pll_sys4x  |
clk100    | ddram_dq[7]      | ISERDESE2 (IO) | VARIABLE |    -1.184 (r) | FAST    |     4.904 (r) | SLOW    | pll_sys4x  |
clk100    | ddram_dq[7]      | ISERDESE2 (IO) | VARIABLE |    -1.112 (f) | FAST    |     4.904 (f) | SLOW    | pll_sys4x  |
clk100    | ddram_dq[8]      | ISERDESE2 (IO) | VARIABLE |    -1.131 (r) | FAST    |     4.845 (r) | SLOW    | pll_sys4x  |
clk100    | ddram_dq[8]      | ISERDESE2 (IO) | VARIABLE |    -1.059 (f) | FAST    |     4.845 (f) | SLOW    | pll_sys4x  |
clk100    | ddram_dq[9]      | ISERDESE2 (IO) | VARIABLE |    -1.153 (r) | FAST    |     4.865 (r) | SLOW    | pll_sys4x  |
clk100    | ddram_dq[9]      | ISERDESE2 (IO) | VARIABLE |    -1.081 (f) | FAST    |     4.865 (f) | SLOW    | pll_sys4x  |
clk100    | ddram_dq[10]     | ISERDESE2 (IO) | VARIABLE |    -1.125 (r) | FAST    |     4.842 (r) | SLOW    | pll_sys4x  |
clk100    | ddram_dq[10]     | ISERDESE2 (IO) | VARIABLE |    -1.053 (f) | FAST    |     4.842 (f) | SLOW    | pll_sys4x  |
clk100    | ddram_dq[11]     | ISERDESE2 (IO) | VARIABLE |    -1.137 (r) | FAST    |     4.850 (r) | SLOW    | pll_sys4x  |
clk100    | ddram_dq[11]     | ISERDESE2 (IO) | VARIABLE |    -1.065 (f) | FAST    |     4.850 (f) | SLOW    | pll_sys4x  |
clk100    | ddram_dq[12]     | ISERDESE2 (IO) | VARIABLE |    -1.138 (r) | FAST    |     4.856 (r) | SLOW    | pll_sys4x  |
clk100    | ddram_dq[12]     | ISERDESE2 (IO) | VARIABLE |    -1.066 (f) | FAST    |     4.856 (f) | SLOW    | pll_sys4x  |
clk100    | ddram_dq[13]     | ISERDESE2 (IO) | VARIABLE |    -1.157 (r) | FAST    |     4.870 (r) | SLOW    | pll_sys4x  |
clk100    | ddram_dq[13]     | ISERDESE2 (IO) | VARIABLE |    -1.085 (f) | FAST    |     4.870 (f) | SLOW    | pll_sys4x  |
clk100    | ddram_dq[14]     | ISERDESE2 (IO) | VARIABLE |    -1.126 (r) | FAST    |     4.843 (r) | SLOW    | pll_sys4x  |
clk100    | ddram_dq[14]     | ISERDESE2 (IO) | VARIABLE |    -1.054 (f) | FAST    |     4.843 (f) | SLOW    | pll_sys4x  |
clk100    | ddram_dq[15]     | ISERDESE2 (IO) | VARIABLE |    -1.158 (r) | FAST    |     4.872 (r) | SLOW    | pll_sys4x  |
clk100    | ddram_dq[15]     | ISERDESE2 (IO) | VARIABLE |    -1.086 (f) | FAST    |     4.872 (f) | SLOW    | pll_sys4x  |
sys_clk   | cpu_reset        | FDPE           | -        |     3.148 (r) | SLOW    |    -0.576 (r) | FAST    |            |
sys_clk   | serial_rx        | FDRE           | -        |     4.317 (r) | SLOW    |    -1.193 (r) | FAST    |            |
sys_clk   | spiflash_1x_miso | FDRE           | -        |     2.817 (r) | SLOW    |    -0.311 (r) | FAST    |            |
sys_clk   | user_btn0        | FDRE           | -        |     6.085 (r) | SLOW    |    -1.716 (r) | FAST    |            |
sys_clk   | user_btn1        | FDRE           | -        |     5.988 (r) | SLOW    |    -1.607 (r) | FAST    |            |
sys_clk   | user_btn2        | FDRE           | -        |     6.072 (r) | SLOW    |    -1.689 (r) | FAST    |            |
sys_clk   | user_btn3        | FDRE           | -        |     5.736 (r) | SLOW    |    -1.632 (r) | FAST    |            |
sys_clk   | user_sw0         | FDRE           | -        |     4.663 (r) | SLOW    |    -1.330 (r) | FAST    |            |
sys_clk   | user_sw1         | FDRE           | -        |     5.096 (r) | SLOW    |    -1.408 (r) | FAST    |            |
sys_clk   | user_sw2         | FDRE           | -        |     4.761 (r) | SLOW    |    -1.355 (r) | FAST    |            |
sys_clk   | user_sw3         | FDRE           | -        |     5.175 (r) | SLOW    |    -1.483 (r) | FAST    |            |
----------+------------------+----------------+----------+---------------+---------+---------------+---------+------------+


Output Ports Clock-to-out

----------+------------------+----------------+-------+----------------+---------+----------------+---------+---------------+
Reference | Output           | IO Reg         | Delay | Max Clk (Edge) | Process | Min Clk (Edge) | Process | Internal      |
Clock     | Port             | Type           | Type  |    to port(ns) | Corner  |    to port(ns) | Corner  | Clock         |
----------+------------------+----------------+-------+----------------+---------+----------------+---------+---------------+
clk100    | eth_ref_clk      | BUFR           | -     |     10.330 (r) | SLOW    |      2.981 (r) | FAST    | eth_clk       |
clk100    | eth_ref_clk      | BUFR           | -     |     10.330 (f) | SLOW    |      2.981 (f) | FAST    | eth_clk       |
clk100    | ddram_a[0]       | OSERDESE2 (IO) | -     |      8.351 (r) | SLOW    |      2.462 (r) | FAST    | pll_sys4x     |
clk100    | ddram_a[1]       | OSERDESE2 (IO) | -     |      8.354 (r) | SLOW    |      2.460 (r) | FAST    | pll_sys4x     |
clk100    | ddram_a[2]       | OSERDESE2 (IO) | -     |      8.344 (r) | SLOW    |      2.453 (r) | FAST    | pll_sys4x     |
clk100    | ddram_a[3]       | OSERDESE2 (IO) | -     |      8.356 (r) | SLOW    |      2.463 (r) | FAST    | pll_sys4x     |
clk100    | ddram_a[4]       | OSERDESE2 (IO) | -     |      8.349 (r) | SLOW    |      2.455 (r) | FAST    | pll_sys4x     |
clk100    | ddram_a[5]       | OSERDESE2 (IO) | -     |      8.375 (r) | SLOW    |      2.479 (r) | FAST    | pll_sys4x     |
clk100    | ddram_a[6]       | OSERDESE2 (IO) | -     |      8.380 (r) | SLOW    |      2.485 (r) | FAST    | pll_sys4x     |
clk100    | ddram_a[7]       | OSERDESE2 (IO) | -     |      8.377 (r) | SLOW    |      2.481 (r) | FAST    | pll_sys4x     |
clk100    | ddram_a[8]       | OSERDESE2 (IO) | -     |      8.368 (r) | SLOW    |      2.473 (r) | FAST    | pll_sys4x     |
clk100    | ddram_a[9]       | OSERDESE2 (IO) | -     |      8.383 (r) | SLOW    |      2.488 (r) | FAST    | pll_sys4x     |
clk100    | ddram_a[10]      | OSERDESE2 (IO) | -     |      8.367 (r) | SLOW    |      2.472 (r) | FAST    | pll_sys4x     |
clk100    | ddram_a[11]      | OSERDESE2 (IO) | -     |      8.376 (r) | SLOW    |      2.480 (r) | FAST    | pll_sys4x     |
clk100    | ddram_a[12]      | OSERDESE2 (IO) | -     |      8.374 (r) | SLOW    |      2.479 (r) | FAST    | pll_sys4x     |
clk100    | ddram_a[13]      | OSERDESE2 (IO) | -     |      8.364 (r) | SLOW    |      2.468 (r) | FAST    | pll_sys4x     |
clk100    | ddram_ba[0]      | OSERDESE2 (IO) | -     |      8.356 (r) | SLOW    |      2.464 (r) | FAST    | pll_sys4x     |
clk100    | ddram_ba[1]      | OSERDESE2 (IO) | -     |      8.349 (r) | SLOW    |      2.460 (r) | FAST    | pll_sys4x     |
clk100    | ddram_ba[2]      | OSERDESE2 (IO) | -     |      8.352 (r) | SLOW    |      2.463 (r) | FAST    | pll_sys4x     |
clk100    | ddram_cas_n      | OSERDESE2 (IO) | -     |      8.345 (r) | SLOW    |      2.454 (r) | FAST    | pll_sys4x     |
clk100    | ddram_cke        | OSERDESE2 (IO) | -     |      8.337 (r) | SLOW    |      2.449 (r) | FAST    | pll_sys4x     |
clk100    | ddram_clk_n      | OSERDESE2 (IO) | -     |      8.501 (r) | SLOW    |      2.450 (r) | FAST    | pll_sys4x     |
clk100    | ddram_clk_p      | OSERDESE2 (IO) | -     |      8.508 (r) | SLOW    |      2.457 (r) | FAST    | pll_sys4x     |
clk100    | ddram_cs_n       | OSERDESE2 (IO) | -     |      8.356 (r) | SLOW    |      2.460 (r) | FAST    | pll_sys4x     |
clk100    | ddram_dm[0]      | OSERDESE2 (IO) | -     |      8.375 (r) | SLOW    |      2.479 (r) | FAST    | pll_sys4x     |
clk100    | ddram_dm[1]      | OSERDESE2 (IO) | -     |      8.397 (r) | SLOW    |      2.503 (r) | FAST    | pll_sys4x     |
clk100    | ddram_dq[0]      | OSERDESE2 (IO) | -     |      9.298 (r) | SLOW    |      2.143 (r) | FAST    | pll_sys4x     |
clk100    | ddram_dq[1]      | OSERDESE2 (IO) | -     |      9.300 (r) | SLOW    |      2.150 (r) | FAST    | pll_sys4x     |
clk100    | ddram_dq[2]      | OSERDESE2 (IO) | -     |      9.300 (r) | SLOW    |      2.148 (r) | FAST    | pll_sys4x     |
clk100    | ddram_dq[3]      | OSERDESE2 (IO) | -     |      9.298 (r) | SLOW    |      2.144 (r) | FAST    | pll_sys4x     |
clk100    | ddram_dq[4]      | OSERDESE2 (IO) | -     |      9.299 (r) | SLOW    |      2.146 (r) | FAST    | pll_sys4x     |
clk100    | ddram_dq[5]      | OSERDESE2 (IO) | -     |      9.301 (r) | SLOW    |      2.166 (r) | FAST    | pll_sys4x     |
clk100    | ddram_dq[6]      | OSERDESE2 (IO) | -     |      9.298 (r) | SLOW    |      2.146 (r) | FAST    | pll_sys4x     |
clk100    | ddram_dq[7]      | OSERDESE2 (IO) | -     |      9.299 (r) | SLOW    |      2.147 (r) | FAST    | pll_sys4x     |
clk100    | ddram_dq[8]      | OSERDESE2 (IO) | -     |      9.287 (r) | SLOW    |      2.189 (r) | FAST    | pll_sys4x     |
clk100    | ddram_dq[9]      | OSERDESE2 (IO) | -     |      9.284 (r) | SLOW    |      2.164 (r) | FAST    | pll_sys4x     |
clk100    | ddram_dq[10]     | OSERDESE2 (IO) | -     |      9.294 (r) | SLOW    |      2.201 (r) | FAST    | pll_sys4x     |
clk100    | ddram_dq[11]     | OSERDESE2 (IO) | -     |      9.287 (r) | SLOW    |      2.183 (r) | FAST    | pll_sys4x     |
clk100    | ddram_dq[12]     | OSERDESE2 (IO) | -     |      9.295 (r) | SLOW    |      2.188 (r) | FAST    | pll_sys4x     |
clk100    | ddram_dq[13]     | OSERDESE2 (IO) | -     |      9.286 (r) | SLOW    |      2.161 (r) | FAST    | pll_sys4x     |
clk100    | ddram_dq[14]     | OSERDESE2 (IO) | -     |      9.294 (r) | SLOW    |      2.200 (r) | FAST    | pll_sys4x     |
clk100    | ddram_dq[15]     | OSERDESE2 (IO) | -     |      9.286 (r) | SLOW    |      2.160 (r) | FAST    | pll_sys4x     |
clk100    | ddram_odt        | OSERDESE2 (IO) | -     |      8.363 (r) | SLOW    |      2.468 (r) | FAST    | pll_sys4x     |
clk100    | ddram_ras_n      | OSERDESE2 (IO) | -     |      8.345 (r) | SLOW    |      2.457 (r) | FAST    | pll_sys4x     |
clk100    | ddram_reset_n    | OSERDESE2 (IO) | -     |      8.335 (r) | SLOW    |      2.440 (r) | FAST    | pll_sys4x     |
clk100    | ddram_we_n       | OSERDESE2 (IO) | -     |      8.338 (r) | SLOW    |      2.450 (r) | FAST    | pll_sys4x     |
clk100    | ddram_dqs_n[0]   | OSERDESE2 (IO) | -     |      9.923 (r) | SLOW    |      2.754 (r) | FAST    | pll_sys4x_dqs |
clk100    | ddram_dqs_n[1]   | OSERDESE2 (IO) | -     |      9.916 (r) | SLOW    |      2.780 (r) | FAST    | pll_sys4x_dqs |
clk100    | ddram_dqs_p[0]   | OSERDESE2 (IO) | -     |      9.924 (r) | SLOW    |      2.761 (r) | FAST    | pll_sys4x_dqs |
clk100    | ddram_dqs_p[1]   | OSERDESE2 (IO) | -     |      9.917 (r) | SLOW    |      2.776 (r) | FAST    | pll_sys4x_dqs |
sys_clk   | ddram_dq[0]      | FDRE           | -     |      6.527 (r) | SLOW    |      1.584 (r) | FAST    |               |
sys_clk   | ddram_dq[1]      | FDRE           | -     |      6.991 (r) | SLOW    |      1.803 (r) | FAST    |               |
sys_clk   | ddram_dq[2]      | FDRE           | -     |      6.984 (r) | SLOW    |      1.796 (r) | FAST    |               |
sys_clk   | ddram_dq[3]      | FDRE           | -     |      6.817 (r) | SLOW    |      1.695 (r) | FAST    |               |
sys_clk   | ddram_dq[4]      | FDRE           | -     |      6.679 (r) | SLOW    |      1.656 (r) | FAST    |               |
sys_clk   | ddram_dq[5]      | FDRE           | -     |      7.134 (r) | SLOW    |      1.877 (r) | FAST    |               |
sys_clk   | ddram_dq[6]      | FDRE           | -     |      6.514 (r) | SLOW    |      1.573 (r) | FAST    |               |
sys_clk   | ddram_dq[7]      | FDRE           | -     |      6.657 (r) | SLOW    |      1.632 (r) | FAST    |               |
sys_clk   | ddram_dq[8]      | FDRE           | -     |      6.464 (r) | SLOW    |      1.602 (r) | FAST    |               |
sys_clk   | ddram_dq[9]      | FDRE           | -     |      6.767 (r) | SLOW    |      1.696 (r) | FAST    |               |
sys_clk   | ddram_dq[10]     | FDRE           | -     |      6.604 (r) | SLOW    |      1.659 (r) | FAST    |               |
sys_clk   | ddram_dq[11]     | FDRE           | -     |      6.604 (r) | SLOW    |      1.651 (r) | FAST    |               |
sys_clk   | ddram_dq[12]     | FDRE           | -     |      6.455 (r) | SLOW    |      1.590 (r) | FAST    |               |
sys_clk   | ddram_dq[13]     | FDRE           | -     |      6.614 (r) | SLOW    |      1.643 (r) | FAST    |               |
sys_clk   | ddram_dq[14]     | FDRE           | -     |      6.302 (r) | SLOW    |      1.533 (r) | FAST    |               |
sys_clk   | ddram_dq[15]     | FDRE           | -     |      6.617 (r) | SLOW    |      1.623 (r) | FAST    |               |
sys_clk   | ddram_dqs_n[0]   | FDRE           | -     |      6.840 (r) | SLOW    |      1.718 (r) | FAST    |               |
sys_clk   | ddram_dqs_n[1]   | FDRE           | -     |      6.151 (r) | SLOW    |      1.424 (r) | FAST    |               |
sys_clk   | ddram_dqs_p[0]   | FDRE           | -     |      6.841 (r) | SLOW    |      1.726 (r) | FAST    |               |
sys_clk   | ddram_dqs_p[1]   | FDRE           | -     |      6.152 (r) | SLOW    |      1.419 (r) | FAST    |               |
sys_clk   | serial_tx        | FDSE           | -     |      9.601 (r) | SLOW    |      3.102 (r) | FAST    |               |
sys_clk   | spiflash_1x_cs_n | FDRE           | -     |      9.791 (r) | SLOW    |      2.975 (r) | FAST    |               |
sys_clk   | spiflash_1x_mosi | FDRE           | -     |     10.935 (r) | SLOW    |      3.085 (r) | FAST    |               |
sys_clk   | user_led0        | FDRE           | -     |      8.624 (r) | SLOW    |      2.758 (r) | FAST    |               |
sys_clk   | user_led1        | FDRE           | -     |      8.560 (r) | SLOW    |      2.707 (r) | FAST    |               |
sys_clk   | user_led2        | FDRE           | -     |      9.249 (r) | SLOW    |      3.058 (r) | FAST    |               |
sys_clk   | user_led3        | FDRE           | -     |      9.496 (r) | SLOW    |      3.195 (r) | FAST    |               |
----------+------------------+----------------+-------+----------------+---------+----------------+---------+---------------+


Setup between Clocks

--------+-------------+---------------+---------+---------------+---------+---------------+---------+---------------+---------+
Source  | Destination |  Src:Rise     | Process |  Src:Rise     | Process |  Src:Fall     | Process |  Src:Fall     | Process |
Clock   | Clock       | Dest:Rise(ns) | Corner  | Dest:Fall(ns) | Corner  | Dest:Rise(ns) | Corner  | Dest:Fall(ns) | Corner  |
--------+-------------+---------------+---------+---------------+---------+---------------+---------+---------------+---------+
clk100  | clk100      |         2.096 | SLOW    |               |         |               |         |               |         |
sys_clk | sys_clk     |         9.223 | SLOW    |               |         |               |         |               |         |
--------+-------------+---------------+---------+---------------+---------+---------------+---------+---------------+---------+


Setup / Hold times for input bus
Clocked by: clk100
Worst Case Data Window: 3.853 ns
Ideal Clock Offset to Actual Clock: 2.980 ns
-------------------+-------------+---------+-------------+---------+-----------+-----------+---------------+
                   |             | Process |             | Process | Setup     |  Hold     | Source Offset |
Source             |   Setup(ns) | Corner  |    Hold(ns) | Corner  | Slack(ns) | Slack(ns) | to Center(ns) |
-------------------+-------------+---------+-------------+---------+-----------+-----------+---------------+
ddram_dq[0]        |  -1.187 (r) | FAST    |   4.906 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[0]        |  -1.115 (f) | FAST    |   4.906 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[1]        |  -1.183 (r) | FAST    |   4.903 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[1]        |  -1.111 (f) | FAST    |   4.903 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[2]        |  -1.185 (r) | FAST    |   4.904 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[2]        |  -1.113 (f) | FAST    |   4.904 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[3]        |  -1.186 (r) | FAST    |   4.905 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[3]        |  -1.114 (f) | FAST    |   4.905 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[4]        |  -1.184 (r) | FAST    |   4.904 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[4]        |  -1.112 (f) | FAST    |   4.904 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[5]        |  -1.169 (r) | FAST    |   4.889 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[5]        |  -1.097 (f) | FAST    |   4.889 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[6]        |  -1.184 (r) | FAST    |   4.903 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[6]        |  -1.112 (f) | FAST    |   4.903 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[7]        |  -1.184 (r) | FAST    |   4.904 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[7]        |  -1.112 (f) | FAST    |   4.904 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[8]        |  -1.131 (r) | FAST    |   4.845 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[8]        |  -1.059 (f) | FAST    |   4.845 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[9]        |  -1.153 (r) | FAST    |   4.865 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[9]        |  -1.081 (f) | FAST    |   4.865 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[10]       |  -1.125 (r) | FAST    |   4.842 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[10]       |  -1.053 (f) | FAST    |   4.842 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[11]       |  -1.137 (r) | FAST    |   4.850 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[11]       |  -1.065 (f) | FAST    |   4.850 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[12]       |  -1.138 (r) | FAST    |   4.856 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[12]       |  -1.066 (f) | FAST    |   4.856 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[13]       |  -1.157 (r) | FAST    |   4.870 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[13]       |  -1.085 (f) | FAST    |   4.870 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[14]       |  -1.126 (r) | FAST    |   4.843 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[14]       |  -1.054 (f) | FAST    |   4.843 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[15]       |  -1.158 (r) | FAST    |   4.872 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[15]       |  -1.086 (f) | FAST    |   4.872 (f) | SLOW    |       inf |       inf |             - |
-------------------+-------------+---------+-------------+---------+-----------+-----------+---------------+
Worst Case Summary |  -1.053 (f) | FAST    |   4.906 (r) | SLOW    |       inf |       inf |             - |
-------------------+-------------+---------+-------------+---------+-----------+-----------+---------------+



Max / Min delays for output bus
Clocked by: clk100
Bus Skew: 0.039 ns
-------------------+-------------+---------+-------------+---------+----------+
                   |     Max     | Process |     Min     | Process | Edge     |
Pad                |   Delay(ns) | Corner  |   Delay(ns) | Corner  | Skew(ns) |
-------------------+-------------+---------+-------------+---------+----------+
ddram_a[0]         |   8.351 (r) | SLOW    |   2.462 (r) | FAST    |    0.009 |
ddram_a[1]         |   8.354 (r) | SLOW    |   2.460 (r) | FAST    |    0.009 |
ddram_a[2]         |   8.344 (r) | SLOW    |   2.453 (r) | FAST    |    0.000 |
ddram_a[3]         |   8.356 (r) | SLOW    |   2.463 (r) | FAST    |    0.011 |
ddram_a[4]         |   8.349 (r) | SLOW    |   2.455 (r) | FAST    |    0.004 |
ddram_a[5]         |   8.375 (r) | SLOW    |   2.479 (r) | FAST    |    0.031 |
ddram_a[6]         |   8.380 (r) | SLOW    |   2.485 (r) | FAST    |    0.036 |
ddram_a[7]         |   8.377 (r) | SLOW    |   2.481 (r) | FAST    |    0.033 |
ddram_a[8]         |   8.368 (r) | SLOW    |   2.473 (r) | FAST    |    0.024 |
ddram_a[9]         |   8.383 (r) | SLOW    |   2.488 (r) | FAST    |    0.039 |
ddram_a[10]        |   8.367 (r) | SLOW    |   2.472 (r) | FAST    |    0.022 |
ddram_a[11]        |   8.376 (r) | SLOW    |   2.480 (r) | FAST    |    0.032 |
ddram_a[12]        |   8.374 (r) | SLOW    |   2.479 (r) | FAST    |    0.030 |
ddram_a[13]        |   8.364 (r) | SLOW    |   2.468 (r) | FAST    |    0.020 |
-------------------+-------------+---------+-------------+---------+----------+
Worst Case Summary |   8.383 (r) | SLOW    |   2.453 (r) | FAST    |    0.039 |
-------------------+-------------+---------+-------------+---------+----------+



Max / Min delays for output bus
Clocked by: clk100
Bus Skew: 0.008 ns
-------------------+-------------+---------+-------------+---------+----------+
                   |     Max     | Process |     Min     | Process | Edge     |
Pad                |   Delay(ns) | Corner  |   Delay(ns) | Corner  | Skew(ns) |
-------------------+-------------+---------+-------------+---------+----------+
ddram_ba[0]        |   8.356 (r) | SLOW    |   2.464 (r) | FAST    |    0.008 |
ddram_ba[1]        |   8.349 (r) | SLOW    |   2.460 (r) | FAST    |    0.000 |
ddram_ba[2]        |   8.352 (r) | SLOW    |   2.463 (r) | FAST    |    0.003 |
-------------------+-------------+---------+-------------+---------+----------+
Worst Case Summary |   8.356 (r) | SLOW    |   2.460 (r) | FAST    |    0.008 |
-------------------+-------------+---------+-------------+---------+----------+



Max / Min delays for output bus
Clocked by: clk100
Bus Skew: 0.023 ns
-------------------+-------------+---------+-------------+---------+----------+
                   |     Max     | Process |     Min     | Process | Edge     |
Pad                |   Delay(ns) | Corner  |   Delay(ns) | Corner  | Skew(ns) |
-------------------+-------------+---------+-------------+---------+----------+
ddram_dm[0]        |   8.375 (r) | SLOW    |   2.479 (r) | FAST    |    0.000 |
ddram_dm[1]        |   8.397 (r) | SLOW    |   2.503 (r) | FAST    |    0.023 |
-------------------+-------------+---------+-------------+---------+----------+
Worst Case Summary |   8.397 (r) | SLOW    |   2.479 (r) | FAST    |    0.023 |
-------------------+-------------+---------+-------------+---------+----------+



Max / Min delays for output bus
Clocked by: clk100
Bus Skew: 0.058 ns
-------------------+-------------+---------+-------------+---------+----------+
                   |     Max     | Process |     Min     | Process | Edge     |
Pad                |   Delay(ns) | Corner  |   Delay(ns) | Corner  | Skew(ns) |
-------------------+-------------+---------+-------------+---------+----------+
ddram_dq[0]        |   9.298 (r) | SLOW    |   2.143 (r) | FAST    |    0.014 |
ddram_dq[1]        |   9.300 (r) | SLOW    |   2.150 (r) | FAST    |    0.016 |
ddram_dq[2]        |   9.300 (r) | SLOW    |   2.148 (r) | FAST    |    0.016 |
ddram_dq[3]        |   9.298 (r) | SLOW    |   2.144 (r) | FAST    |    0.014 |
ddram_dq[4]        |   9.299 (r) | SLOW    |   2.146 (r) | FAST    |    0.015 |
ddram_dq[5]        |   9.301 (r) | SLOW    |   2.166 (r) | FAST    |    0.022 |
ddram_dq[6]        |   9.298 (r) | SLOW    |   2.146 (r) | FAST    |    0.014 |
ddram_dq[7]        |   9.299 (r) | SLOW    |   2.147 (r) | FAST    |    0.015 |
ddram_dq[8]        |   9.287 (r) | SLOW    |   2.189 (r) | FAST    |    0.045 |
ddram_dq[9]        |   9.284 (r) | SLOW    |   2.164 (r) | FAST    |    0.020 |
ddram_dq[10]       |   9.294 (r) | SLOW    |   2.201 (r) | FAST    |    0.058 |
ddram_dq[11]       |   9.287 (r) | SLOW    |   2.183 (r) | FAST    |    0.040 |
ddram_dq[12]       |   9.295 (r) | SLOW    |   2.188 (r) | FAST    |    0.045 |
ddram_dq[13]       |   9.286 (r) | SLOW    |   2.161 (r) | FAST    |    0.018 |
ddram_dq[14]       |   9.294 (r) | SLOW    |   2.200 (r) | FAST    |    0.057 |
ddram_dq[15]       |   9.286 (r) | SLOW    |   2.160 (r) | FAST    |    0.017 |
-------------------+-------------+---------+-------------+---------+----------+
Worst Case Summary |   9.301 (r) | SLOW    |   2.143 (r) | FAST    |    0.058 |
-------------------+-------------+---------+-------------+---------+----------+



Max / Min delays for output bus
Clocked by: sys_clk
Bus Skew: 0.831 ns
-------------------+-------------+---------+-------------+---------+----------+
                   |     Max     | Process |     Min     | Process | Edge     |
Pad                |   Delay(ns) | Corner  |   Delay(ns) | Corner  | Skew(ns) |
-------------------+-------------+---------+-------------+---------+----------+
ddram_dq[0]        |   6.527 (r) | SLOW    |   1.584 (r) | FAST    |    0.224 |
ddram_dq[1]        |   6.991 (r) | SLOW    |   1.803 (r) | FAST    |    0.689 |
ddram_dq[2]        |   6.984 (r) | SLOW    |   1.796 (r) | FAST    |    0.681 |
ddram_dq[3]        |   6.817 (r) | SLOW    |   1.695 (r) | FAST    |    0.514 |
ddram_dq[4]        |   6.679 (r) | SLOW    |   1.656 (r) | FAST    |    0.377 |
ddram_dq[5]        |   7.134 (r) | SLOW    |   1.877 (r) | FAST    |    0.831 |
ddram_dq[6]        |   6.514 (r) | SLOW    |   1.573 (r) | FAST    |    0.212 |
ddram_dq[7]        |   6.657 (r) | SLOW    |   1.632 (r) | FAST    |    0.354 |
ddram_dq[8]        |   6.464 (r) | SLOW    |   1.602 (r) | FAST    |    0.161 |
ddram_dq[9]        |   6.767 (r) | SLOW    |   1.696 (r) | FAST    |    0.465 |
ddram_dq[10]       |   6.604 (r) | SLOW    |   1.659 (r) | FAST    |    0.301 |
ddram_dq[11]       |   6.604 (r) | SLOW    |   1.651 (r) | FAST    |    0.302 |
ddram_dq[12]       |   6.455 (r) | SLOW    |   1.590 (r) | FAST    |    0.152 |
ddram_dq[13]       |   6.614 (r) | SLOW    |   1.643 (r) | FAST    |    0.312 |
ddram_dq[14]       |   6.302 (r) | SLOW    |   1.533 (r) | FAST    |    0.000 |
ddram_dq[15]       |   6.617 (r) | SLOW    |   1.623 (r) | FAST    |    0.314 |
-------------------+-------------+---------+-------------+---------+----------+
Worst Case Summary |   7.134 (r) | SLOW    |   1.533 (r) | FAST    |    0.831 |
-------------------+-------------+---------+-------------+---------+----------+



Max / Min delays for output bus
Clocked by: clk100
Bus Skew: 0.027 ns
-------------------+-------------+---------+-------------+---------+----------+
                   |     Max     | Process |     Min     | Process | Edge     |
Pad                |   Delay(ns) | Corner  |   Delay(ns) | Corner  | Skew(ns) |
-------------------+-------------+---------+-------------+---------+----------+
ddram_dqs_n[0]     |   9.923 (r) | SLOW    |   2.754 (r) | FAST    |    0.007 |
ddram_dqs_n[1]     |   9.916 (r) | SLOW    |   2.780 (r) | FAST    |    0.027 |
ddram_dqs_p[0]     |   9.924 (r) | SLOW    |   2.761 (r) | FAST    |    0.008 |
ddram_dqs_p[1]     |   9.917 (r) | SLOW    |   2.776 (r) | FAST    |    0.022 |
-------------------+-------------+---------+-------------+---------+----------+
Worst Case Summary |   9.924 (r) | SLOW    |   2.754 (r) | FAST    |    0.027 |
-------------------+-------------+---------+-------------+---------+----------+



Max / Min delays for output bus
Clocked by: sys_clk
Bus Skew: 0.690 ns
-------------------+-------------+---------+-------------+---------+----------+
                   |     Max     | Process |     Min     | Process | Edge     |
Pad                |   Delay(ns) | Corner  |   Delay(ns) | Corner  | Skew(ns) |
-------------------+-------------+---------+-------------+---------+----------+
ddram_dqs_n[0]     |   6.840 (r) | SLOW    |   1.718 (r) | FAST    |    0.689 |
ddram_dqs_n[1]     |   6.151 (r) | SLOW    |   1.424 (r) | FAST    |    0.005 |
ddram_dqs_p[0]     |   6.841 (r) | SLOW    |   1.726 (r) | FAST    |    0.690 |
ddram_dqs_p[1]     |   6.152 (r) | SLOW    |   1.419 (r) | FAST    |    0.001 |
-------------------+-------------+---------+-------------+---------+----------+
Worst Case Summary |   6.841 (r) | SLOW    |   1.419 (r) | FAST    |    0.690 |
-------------------+-------------+---------+-------------+---------+----------+




