// Seed: 4192220723
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16,
    id_17,
    id_18,
    id_19,
    id_20,
    id_21,
    id_22
);
  output wire id_22;
  inout wire id_21;
  input wire id_20;
  input wire id_19;
  output wire id_18;
  inout wire id_17;
  inout wire id_16;
  output wire id_15;
  inout wire id_14;
  inout wire id_13;
  input wire id_12;
  output wire id_11;
  inout wire id_10;
  inout wire id_9;
  inout wire id_8;
  inout wire id_7;
  output wire id_6;
  output wire id_5;
  inout wire id_4;
  output wire id_3;
  inout wire id_2;
  output wire id_1;
  logic id_23 = 1'b0 - 1;
  assign id_9 = -1;
endmodule
module module_1 (
    input wor id_0,
    input supply0 id_1,
    input wand id_2,
    input wire id_3,
    input tri1 id_4,
    output tri1 id_5,
    output tri id_6,
    output tri0 id_7,
    input wor id_8,
    input tri1 id_9,
    output tri1 id_10,
    output wand id_11,
    input tri0 id_12,
    input tri0 id_13,
    output wand id_14,
    input wand id_15,
    input supply0 id_16,
    output wor id_17,
    input wor id_18,
    input tri id_19,
    output tri id_20,
    input uwire id_21,
    output tri1 id_22,
    input wor id_23,
    output tri id_24,
    input tri1 id_25
    , id_44,
    input uwire id_26,
    input wor id_27,
    output supply1 id_28,
    output tri1 id_29,
    output tri1 id_30,
    input uwire id_31,
    input tri0 id_32,
    input tri id_33,
    input tri id_34,
    input supply0 id_35,
    input wor id_36,
    output wor id_37,
    output tri0 id_38,
    input supply1 id_39,
    output wor id_40,
    input tri0 id_41,
    output supply0 id_42
);
  assign id_24 = -1;
  module_0 modCall_1 (
      id_44,
      id_44,
      id_44,
      id_44,
      id_44,
      id_44,
      id_44,
      id_44,
      id_44,
      id_44,
      id_44,
      id_44,
      id_44,
      id_44,
      id_44,
      id_44,
      id_44,
      id_44,
      id_44,
      id_44,
      id_44,
      id_44
  );
endmodule
