Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version     : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date             : Thu Aug 22 10:52:52 2019
| Host             : pc-yiliu running 64-bit Service Pack 1  (build 7601)
| Command          : report_power -file yolo_top_power_routed.rpt -pb yolo_top_power_summary_routed.pb -rpx yolo_top_power_routed.rpx
| Design           : yolo_top
| Device           : xczu9eg-ffvb1156-2-e
| Design State     : routed
| Grade            : extended
| Process          : typical
| Characterization : Production
----------------------------------------------------------------------------------------------------------------------------------------------

Power Report

Table of Contents
-----------------
1. Summary
1.1 On-Chip Components
1.2 Power Supply Summary
1.3 Confidence Level
2. Settings
2.1 Environment
2.2 Clock Constraints
3. Detailed Reports
3.1 By Hierarchy

1. Summary
----------

+--------------------------+--------------+
| Total On-Chip Power (W)  | 21.837       |
| Design Power Budget (W)  | Unspecified* |
| Power Budget Margin (W)  | NA           |
| Dynamic (W)              | 21.035       |
| Device Static (W)        | 0.802        |
| Effective TJA (C/W)      | 1.0          |
| Max Ambient (C)          | 78.9         |
| Junction Temperature (C) | 46.1         |
| Confidence Level         | Low          |
| Setting File             | ---          |
| Simulation Activity File | ---          |
| Design Nets Matched      | NA           |
+--------------------------+--------------+
* Specify Design Power Budget using, set_operating_conditions -design_power_budget <value in Watts>


1.1 On-Chip Components
----------------------

+-------------------------+-----------+----------+-----------+-----------------+
| On-Chip                 | Power (W) | Used     | Available | Utilization (%) |
+-------------------------+-----------+----------+-----------+-----------------+
| CLB Logic               |     1.171 |      651 |       --- |             --- |
|   LUT as Shift Register |     0.635 |       80 |    144000 |            0.06 |
|   LUT as Logic          |     0.483 |      171 |    274080 |            0.06 |
|   Register              |     0.052 |      314 |    548160 |            0.06 |
|   BUFG                  |     0.001 |        2 |        32 |            6.25 |
|   Others                |     0.000 |        7 |       --- |             --- |
| Signals                 |     1.111 |      558 |       --- |             --- |
| I/O                     |    18.753 |      153 |       328 |           46.65 |
| Static Power            |     0.802 |          |           |                 |
| Total                   |    21.837 |          |           |                 |
+-------------------------+-----------+----------+-----------+-----------------+


1.2 Power Supply Summary
------------------------

+-----------------+-------------+-----------+-------------+------------+
| Source          | Voltage (V) | Total (A) | Dynamic (A) | Static (A) |
+-----------------+-------------+-----------+-------------+------------+
| Vccint          |       0.850 |     3.083 |       2.684 |      0.399 |
| Vccint_io       |       0.850 |     1.184 |       1.145 |      0.040 |
| Vccbram         |       0.850 |     0.006 |       0.000 |      0.006 |
| Vccaux          |       1.800 |     0.186 |       0.000 |      0.186 |
| Vccaux_io       |       1.800 |     2.182 |       2.150 |      0.033 |
| Vcco33          |       3.300 |     0.000 |       0.000 |      0.000 |
| Vcco25          |       2.500 |     0.000 |       0.000 |      0.000 |
| Vcco18          |       1.800 |     7.728 |       7.728 |      0.000 |
| Vcco15          |       1.500 |     0.000 |       0.000 |      0.000 |
| Vcco135         |       1.350 |     0.000 |       0.000 |      0.000 |
| Vcco12          |       1.200 |     0.000 |       0.000 |      0.000 |
| Vcco10          |       1.000 |     0.000 |       0.000 |      0.000 |
| Vccadc          |       1.800 |     0.008 |       0.000 |      0.008 |
| VCC_PSINTFP     |       0.850 |     0.000 |       0.000 |      0.000 |
| VCC_PSINTLP     |       0.850 |     0.009 |       0.000 |      0.009 |
| VPS_MGTRAVCC    |       0.850 |     0.000 |       0.000 |      0.000 |
| VCC_PSINTFP_DDR |       0.850 |     0.000 |       0.000 |      0.000 |
| VCC_PSPLL       |       1.200 |     0.002 |       0.000 |      0.002 |
| VPS_MGTRAVTT    |       1.800 |     0.000 |       0.000 |      0.000 |
| VCCO_PSDDR_504  |       1.200 |     0.000 |       0.000 |      0.000 |
| VCC_PSAUX       |       1.800 |     0.002 |       0.000 |      0.002 |
| VCC_PSBATT      |       1.200 |     0.000 |       0.000 |      0.000 |
| VCC_PSDDR_PLL   |       1.800 |     0.000 |       0.000 |      0.000 |
| VCCO_PSIO0_500  |       3.300 |     0.000 |       0.000 |      0.000 |
| VCCO_PSIO1_501  |       3.300 |     0.000 |       0.000 |      0.000 |
| VCCO_PSIO2_502  |       3.300 |     0.000 |       0.000 |      0.000 |
| VCCO_PSIO3_503  |       3.300 |     0.000 |       0.000 |      0.000 |
| VCC_PSADC       |       1.800 |     0.002 |       0.000 |      0.002 |
| MGTAVcc         |       0.900 |     0.000 |       0.000 |      0.000 |
| MGTAVtt         |       1.200 |     0.000 |       0.000 |      0.000 |
| MGTVccaux       |       1.800 |     0.000 |       0.000 |      0.000 |
+-----------------+-------------+-----------+-------------+------------+


1.3 Confidence Level
--------------------

+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+
| User Input Data             | Confidence | Details                                                | Action                                                                                                             |
+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+
| Design implementation state | High       | Design is routed                                       |                                                                                                                    |
| Clock nodes activity        | Low        | User specified less than 75% of clocks                 | Provide missing clock activity with a constraint file, simulation results or by editing the "By Clock Domain" view |
| I/O nodes activity          | Low        | More than 75% of inputs are missing user specification | Provide missing input activity with simulation results or by editing the "By Resource Type -> I/Os" view           |
| Internal nodes activity     | Medium     | User specified less than 25% of internal nodes         | Provide missing internal nodes activity with simulation results or by editing the "By Resource Type" views         |
| Device models               | High       | Device models are Production                           |                                                                                                                    |
|                             |            |                                                        |                                                                                                                    |
| Overall confidence level    | Low        |                                                        |                                                                                                                    |
+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+


2. Settings
-----------

2.1 Environment
---------------

+-----------------------+--------------------------+
| Ambient Temp (C)      | 25.0                     |
| ThetaJA (C/W)         | 1.0                      |
| Airflow (LFM)         | 250                      |
| Heat Sink             | medium (Medium Profile)  |
| ThetaSA (C/W)         | 1.5                      |
| Board Selection       | medium (10"x10")         |
| # of Board Layers     | 12to15 (12 to 15 Layers) |
| Board Temperature (C) | 25.0                     |
+-----------------------+--------------------------+


2.2 Clock Constraints
---------------------

+-------+--------+-----------------+
| Clock | Domain | Constraint (ns) |
+-------+--------+-----------------+


3. Detailed Reports
-------------------

3.1 By Hierarchy
----------------

+-----------------------------------+-----------+
| Name                              | Power (W) |
+-----------------------------------+-----------+
| yolo_top                          |    21.035 |
|   INPUT_STREAM_if_U               |     1.000 |
|     isif_fifo                     |     0.541 |
|     rs                            |     0.460 |
|   M_AXIS_S2MM_ACLK_IBUF_inst      |     0.006 |
|   M_AXIS_S2MM_TREADY_IBUF_inst    |     0.009 |
|   OUTPUT_STREAM_if_U              |     0.985 |
|     osif_fifo                     |     0.467 |
|     rs                            |     0.518 |
|   S_AXIS_MM2S_ACLK_IBUF_inst      |     0.006 |
|   S_AXIS_MM2S_TDATA_IBUF[0]_inst  |     0.007 |
|   S_AXIS_MM2S_TDATA_IBUF[10]_inst |     0.008 |
|   S_AXIS_MM2S_TDATA_IBUF[11]_inst |     0.008 |
|   S_AXIS_MM2S_TDATA_IBUF[12]_inst |     0.008 |
|   S_AXIS_MM2S_TDATA_IBUF[13]_inst |     0.008 |
|   S_AXIS_MM2S_TDATA_IBUF[14]_inst |     0.009 |
|   S_AXIS_MM2S_TDATA_IBUF[15]_inst |     0.008 |
|   S_AXIS_MM2S_TDATA_IBUF[16]_inst |     0.010 |
|   S_AXIS_MM2S_TDATA_IBUF[17]_inst |     0.008 |
|   S_AXIS_MM2S_TDATA_IBUF[18]_inst |     0.010 |
|   S_AXIS_MM2S_TDATA_IBUF[19]_inst |     0.009 |
|   S_AXIS_MM2S_TDATA_IBUF[1]_inst  |     0.007 |
|   S_AXIS_MM2S_TDATA_IBUF[20]_inst |     0.009 |
|   S_AXIS_MM2S_TDATA_IBUF[21]_inst |     0.009 |
|   S_AXIS_MM2S_TDATA_IBUF[22]_inst |     0.009 |
|   S_AXIS_MM2S_TDATA_IBUF[23]_inst |     0.009 |
|   S_AXIS_MM2S_TDATA_IBUF[24]_inst |     0.009 |
|   S_AXIS_MM2S_TDATA_IBUF[25]_inst |     0.009 |
|   S_AXIS_MM2S_TDATA_IBUF[26]_inst |     0.010 |
|   S_AXIS_MM2S_TDATA_IBUF[27]_inst |     0.010 |
|   S_AXIS_MM2S_TDATA_IBUF[28]_inst |     0.009 |
|   S_AXIS_MM2S_TDATA_IBUF[29]_inst |     0.009 |
|   S_AXIS_MM2S_TDATA_IBUF[2]_inst  |     0.008 |
|   S_AXIS_MM2S_TDATA_IBUF[30]_inst |     0.010 |
|   S_AXIS_MM2S_TDATA_IBUF[31]_inst |     0.010 |
|   S_AXIS_MM2S_TDATA_IBUF[32]_inst |     0.011 |
|   S_AXIS_MM2S_TDATA_IBUF[33]_inst |     0.010 |
|   S_AXIS_MM2S_TDATA_IBUF[34]_inst |     0.010 |
|   S_AXIS_MM2S_TDATA_IBUF[35]_inst |     0.010 |
|   S_AXIS_MM2S_TDATA_IBUF[36]_inst |     0.010 |
|   S_AXIS_MM2S_TDATA_IBUF[37]_inst |     0.011 |
|   S_AXIS_MM2S_TDATA_IBUF[38]_inst |     0.011 |
|   S_AXIS_MM2S_TDATA_IBUF[39]_inst |     0.010 |
|   S_AXIS_MM2S_TDATA_IBUF[3]_inst  |     0.007 |
|   S_AXIS_MM2S_TDATA_IBUF[40]_inst |     0.011 |
|   S_AXIS_MM2S_TDATA_IBUF[41]_inst |     0.011 |
|   S_AXIS_MM2S_TDATA_IBUF[42]_inst |     0.011 |
|   S_AXIS_MM2S_TDATA_IBUF[43]_inst |     0.011 |
|   S_AXIS_MM2S_TDATA_IBUF[44]_inst |     0.011 |
|   S_AXIS_MM2S_TDATA_IBUF[45]_inst |     0.011 |
|   S_AXIS_MM2S_TDATA_IBUF[46]_inst |     0.011 |
|   S_AXIS_MM2S_TDATA_IBUF[47]_inst |     0.011 |
|   S_AXIS_MM2S_TDATA_IBUF[48]_inst |     0.008 |
|   S_AXIS_MM2S_TDATA_IBUF[49]_inst |     0.008 |
|   S_AXIS_MM2S_TDATA_IBUF[4]_inst  |     0.007 |
|   S_AXIS_MM2S_TDATA_IBUF[50]_inst |     0.010 |
|   S_AXIS_MM2S_TDATA_IBUF[51]_inst |     0.011 |
|   S_AXIS_MM2S_TDATA_IBUF[52]_inst |     0.011 |
|   S_AXIS_MM2S_TDATA_IBUF[53]_inst |     0.011 |
|   S_AXIS_MM2S_TDATA_IBUF[54]_inst |     0.012 |
|   S_AXIS_MM2S_TDATA_IBUF[55]_inst |     0.012 |
|   S_AXIS_MM2S_TDATA_IBUF[56]_inst |     0.012 |
|   S_AXIS_MM2S_TDATA_IBUF[57]_inst |     0.012 |
|   S_AXIS_MM2S_TDATA_IBUF[58]_inst |     0.012 |
|   S_AXIS_MM2S_TDATA_IBUF[59]_inst |     0.012 |
|   S_AXIS_MM2S_TDATA_IBUF[5]_inst  |     0.008 |
|   S_AXIS_MM2S_TDATA_IBUF[60]_inst |     0.012 |
|   S_AXIS_MM2S_TDATA_IBUF[61]_inst |     0.013 |
|   S_AXIS_MM2S_TDATA_IBUF[62]_inst |     0.012 |
|   S_AXIS_MM2S_TDATA_IBUF[63]_inst |     0.012 |
|   S_AXIS_MM2S_TDATA_IBUF[6]_inst  |     0.008 |
|   S_AXIS_MM2S_TDATA_IBUF[7]_inst  |     0.008 |
|   S_AXIS_MM2S_TDATA_IBUF[8]_inst  |     0.008 |
|   S_AXIS_MM2S_TDATA_IBUF[9]_inst  |     0.008 |
|   S_AXIS_MM2S_TKEEP_IBUF[0]_inst  |     0.009 |
|   S_AXIS_MM2S_TKEEP_IBUF[1]_inst  |     0.010 |
|   S_AXIS_MM2S_TKEEP_IBUF[2]_inst  |     0.009 |
|   S_AXIS_MM2S_TKEEP_IBUF[3]_inst  |     0.009 |
|   S_AXIS_MM2S_TKEEP_IBUF[4]_inst  |     0.009 |
|   S_AXIS_MM2S_TKEEP_IBUF[5]_inst  |     0.008 |
|   S_AXIS_MM2S_TKEEP_IBUF[6]_inst  |     0.008 |
|   S_AXIS_MM2S_TKEEP_IBUF[7]_inst  |     0.008 |
|   S_AXIS_MM2S_TLAST_IBUF[0]_inst  |     0.009 |
|   S_AXIS_MM2S_TVALID_IBUF_inst    |     0.009 |
+-----------------------------------+-----------+


