#! /opt/homebrew/Cellar/icarus-verilog/12.0/bin/vvp
:ivl_version "12.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/system.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/vhdl_sys.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/vhdl_textio.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/v2005_math.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/va_math.vpi";
S_0x14f805180 .scope module, "Fir_tb" "Fir_tb" 2 6;
 .timescale -9 -12;
v0x14f826d70_0 .var "clock", 0 0;
v0x14f826e00_0 .var "consts_0", 3 0;
v0x14f826e90_0 .var "consts_1", 3 0;
v0x14f826f20_0 .var "consts_2", 3 0;
v0x14f826fb0_0 .var "consts_3", 3 0;
v0x14f827080_0 .var "cycle_count", 31 0;
v0x14f827110_0 .var "input_data", 3 0;
v0x14f8271c0_0 .var "input_valid", 0 0;
v0x14f827270_0 .net "output_data", 3 0, L_0x14f827aa0;  1 drivers
v0x14f8273a0_0 .var "reset", 0 0;
S_0x14f8052f0 .scope module, "dut" "Fir" 2 18, 3 2 0, S_0x14f805180;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clock";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 4 "io_in";
    .port_info 3 /INPUT 1 "io_valid";
    .port_info 4 /OUTPUT 4 "io_out";
    .port_info 5 /INPUT 4 "io_consts_0";
    .port_info 6 /INPUT 4 "io_consts_1";
    .port_info 7 /INPUT 4 "io_consts_2";
    .port_info 8 /INPUT 4 "io_consts_3";
v0x14f816a40_0 .net *"_ivl_1", 3 0, L_0x14f827430;  1 drivers
v0x14f825fc0_0 .net *"_ivl_11", 3 0, L_0x14f8279c0;  1 drivers
v0x14f826060_0 .net *"_ivl_3", 3 0, L_0x14f827550;  1 drivers
v0x14f826110_0 .net *"_ivl_4", 3 0, L_0x14f827630;  1 drivers
v0x14f8261c0_0 .net *"_ivl_7", 3 0, L_0x14f827770;  1 drivers
v0x14f8262b0_0 .net *"_ivl_8", 3 0, L_0x14f827850;  1 drivers
v0x14f826360_0 .net "clock", 0 0, v0x14f826d70_0;  1 drivers
v0x14f826400_0 .net "io_consts_0", 3 0, v0x14f826e00_0;  1 drivers
v0x14f8264b0_0 .net "io_consts_1", 3 0, v0x14f826e90_0;  1 drivers
v0x14f8265c0_0 .net "io_consts_2", 3 0, v0x14f826f20_0;  1 drivers
v0x14f826670_0 .net "io_consts_3", 3 0, v0x14f826fb0_0;  1 drivers
v0x14f826720_0 .net "io_in", 3 0, v0x14f827110_0;  1 drivers
v0x14f8267d0_0 .net "io_out", 3 0, L_0x14f827aa0;  alias, 1 drivers
v0x14f826880_0 .net "io_valid", 0 0, v0x14f8271c0_0;  1 drivers
v0x14f826920_0 .net "reset", 0 0, v0x14f8273a0_0;  1 drivers
v0x14f8269c0_0 .var "taps_1", 3 0;
v0x14f826a70_0 .var "taps_2", 3 0;
v0x14f826c00_0 .var "taps_3", 3 0;
E_0x14f80cc70 .event posedge, v0x14f826360_0;
L_0x14f827430 .arith/mult 4, v0x14f827110_0, v0x14f826e00_0;
L_0x14f827550 .arith/mult 4, v0x14f8269c0_0, v0x14f826e90_0;
L_0x14f827630 .arith/sum 4, L_0x14f827430, L_0x14f827550;
L_0x14f827770 .arith/mult 4, v0x14f826a70_0, v0x14f826f20_0;
L_0x14f827850 .arith/sum 4, L_0x14f827630, L_0x14f827770;
L_0x14f8279c0 .arith/mult 4, v0x14f826c00_0, v0x14f826fb0_0;
L_0x14f827aa0 .arith/sum 4, L_0x14f827850, L_0x14f8279c0;
    .scope S_0x14f8052f0;
T_0 ;
    %wait E_0x14f80cc70;
    %load/vec4 v0x14f826920_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x14f8269c0_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x14f826a70_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x14f826c00_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v0x14f826880_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.2, 8;
    %load/vec4 v0x14f826720_0;
    %assign/vec4 v0x14f8269c0_0, 0;
    %load/vec4 v0x14f8269c0_0;
    %assign/vec4 v0x14f826a70_0, 0;
    %load/vec4 v0x14f826a70_0;
    %assign/vec4 v0x14f826c00_0, 0;
T_0.2 ;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_0x14f805180;
T_1 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x14f826d70_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x14f8273a0_0, 0, 1;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x14f827110_0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x14f8271c0_0, 0, 1;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x14f826e00_0, 0, 4;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x14f826e90_0, 0, 4;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x14f826f20_0, 0, 4;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x14f826fb0_0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x14f827080_0, 0, 32;
    %end;
    .thread T_1;
    .scope S_0x14f805180;
T_2 ;
    %delay 5000, 0;
    %load/vec4 v0x14f826d70_0;
    %inv;
    %store/vec4 v0x14f826d70_0, 0, 1;
    %jmp T_2;
    .thread T_2;
    .scope S_0x14f805180;
T_3 ;
    %vpi_call 2 34 "$display", "Starting FIR filter testbench" {0 0 0};
    %pushi/vec4 1, 0, 4;
    %store/vec4 v0x14f826e00_0, 0, 4;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v0x14f826e90_0, 0, 4;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v0x14f826f20_0, 0, 4;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v0x14f826fb0_0, 0, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x14f8273a0_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x14f8273a0_0, 0, 1;
    %delay 5000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x14f8271c0_0, 0, 1;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0x14f827110_0, 0, 4;
    %delay 10000, 0;
    %pushi/vec4 4, 0, 4;
    %store/vec4 v0x14f827110_0, 0, 4;
    %delay 10000, 0;
    %pushi/vec4 6, 0, 4;
    %store/vec4 v0x14f827110_0, 0, 4;
    %delay 10000, 0;
    %pushi/vec4 8, 0, 4;
    %store/vec4 v0x14f827110_0, 0, 4;
    %delay 10000, 0;
    %pushi/vec4 10, 0, 4;
    %store/vec4 v0x14f827110_0, 0, 4;
    %delay 10000, 0;
    %pushi/vec4 12, 0, 4;
    %store/vec4 v0x14f827110_0, 0, 4;
    %delay 10000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x14f8271c0_0, 0, 1;
    %delay 20000, 0;
    %vpi_call 2 71 "$display", "Test completed" {0 0 0};
    %vpi_call 2 72 "$finish" {0 0 0};
    %end;
    .thread T_3;
    .scope S_0x14f805180;
T_4 ;
    %wait E_0x14f80cc70;
    %load/vec4 v0x14f827080_0;
    %addi 1, 0, 32;
    %store/vec4 v0x14f827080_0, 0, 32;
    %vpi_call 2 80 "$display", "Cycle %3d: input=%2d valid=%1b taps=[%2d,%2d,%2d] output=%2d", v0x14f827080_0, v0x14f827110_0, v0x14f8271c0_0, v0x14f8269c0_0, v0x14f826a70_0, v0x14f826c00_0, v0x14f827270_0 {0 0 0};
    %load/vec4 v0x14f827080_0;
    %cmpi/u 20, 0, 32;
    %flag_inv 5; GE is !LT
    %jmp/0xz  T_4.0, 5;
    %vpi_call 2 84 "$display", "Testbench completed after 20 cycles." {0 0 0};
    %vpi_call 2 85 "$finish" {0 0 0};
T_4.0 ;
    %jmp T_4;
    .thread T_4;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "Fir_tb.v";
    "Fir.sv/Fir.sv";
