Running: C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\fuse.exe -intstyle ise -incremental -lib unisims_ver -lib unimacro_ver -lib xilinxcorelib_ver -o C:/Users/evan/Documents/FFT_FPGA/FFT_FPGA/Final_FPGA/tb_filter_isim_beh.exe -prj C:/Users/evan/Documents/FFT_FPGA/FFT_FPGA/Final_FPGA/tb_filter_beh.prj work.tb_filter work.glbl 
ISim P.20131013 (signature 0x7708f090)
Number of CPUs detected in this system: 8
Turning on mult-threading, number of parallel sub-compilation jobs: 16 
Determining compilation order of HDL files
Analyzing Verilog file "C:/Users/evan/Documents/FFT_FPGA/FFT_FPGA/Final_FPGA/ipcore_dir/FPAdder.v" into library work
Analyzing Verilog file "C:/Users/evan/Documents/FFT_FPGA/FFT_FPGA/Final_FPGA/ipcore_dir/ROM_MUL.v" into library work
WARNING:HDLCompiler:687 - "C:/Users/evan/Documents/FFT_FPGA/FFT_FPGA/Final_FPGA/ipcore_dir/ROM_MUL.v" Line 15725: Illegal redeclaration of module <glbl>.
Analyzing Verilog file "C:/Users/evan/Documents/FFT_FPGA/FFT_FPGA/Final_FPGA/ipcore_dir/y_coe.v" into library work
Analyzing Verilog file "C:/Users/evan/Documents/FFT_FPGA/FFT_FPGA/Final_FPGA/ipcore_dir/coef_coe.v" into library work
Analyzing Verilog file "C:/Users/evan/Documents/FFT_FPGA/FFT_FPGA/Final_FPGA/FILTER.v" into library work
Analyzing Verilog file "C:/Users/evan/Documents/FFT_FPGA/FFT_FPGA/Final_FPGA/tb_filter.v" into library work
Analyzing Verilog file "C:/Xilinx/14.7/ISE_DS/ISE//verilog/src/glbl.v" into library work
WARNING:HDLCompiler:687 - "C:/Xilinx/14.7/ISE_DS/ISE//verilog/src/glbl.v" Line 5: Illegal redeclaration of module <glbl>.
Starting static elaboration
Completed static elaboration
Compiling module GND
Compiling module VCC
Compiling module MUXCY
Compiling module XORCY
Compiling module MUXF7
Compiling module MUXF6
Compiling module LUT3(INIT=8'b11100100)
Compiling module MUXF5
Compiling module LUT2(INIT=4'b1001)
Compiling module FDRS
Compiling module FD
Compiling module LUT4(INIT=16'b1100010001000100)
Compiling module LUT1(INIT=2'b10)
Compiling module INV
Compiling module FPAdder
Compiling module MULT_AND
Compiling module ROM_MUL
Compiling module BLK_MEM_GEN_V7_3_output_stage(C_...
Compiling module BLK_MEM_GEN_V7_3_softecc_output_...
Compiling module BLK_MEM_GEN_V7_3_mem_module(C_CO...
Compiling module BLK_MEM_GEN_V7_3(C_FAMILY="spart...
Compiling module coef_coe
Compiling module BLK_MEM_GEN_V7_3_output_stage(C_...
Compiling module BLK_MEM_GEN_V7_3_softecc_output_...
Compiling module BLK_MEM_GEN_V7_3_mem_module(C_CO...
Compiling module BLK_MEM_GEN_V7_3(C_FAMILY="spart...
Compiling module y_coe
Compiling module FILTER
Compiling module tb_filter
Compiling module glbl
Time Resolution for simulation is 1ps.
Waiting for 1 sub-compilation(s) to finish...
Compiled 129 Verilog Units
Built simulation executable C:/Users/evan/Documents/FFT_FPGA/FFT_FPGA/Final_FPGA/tb_filter_isim_beh.exe
Fuse Memory Usage: 41292 KB
Fuse CPU Usage: 781 ms
