LIBRARY IEEE;
USE IEEE.STD_LOGIC_1164.ALL;

ENTITY sipo IS
             PORT(CLK: IN STD_LOGIC;
	            D: IN INTEGER RANGE 0 TO 7;
	       Q1, Q2: OUT INTEGER RANGE 0 TO 7);
END ENTITY;

ARCHITECTURE BEAS OF sipo IS
BEGIN
        PROCESS(CLK)
        BEGIN
	  IF RASING_EDGE (CLK) THEN
	           Q1 <= D;
	           Q2 <= Q1;
	  END IF;
        END PROCESS;

END BEAS;
