solution 1 i_mips_core/iexec_stage/MIPS_alu/mips_alu:alu/always_1/block_1/case_1/stmt_2@1013300-1013350 
solution 1 alu/always_1/block_1/case_1/stmt_2@1013300-1013350 
solution 1 i_mips_core/iexec_stage/MIPS_alu/mips_alu:alu/always_1/block_1/case_1/stmt_3@1013500-1013550 
solution 1 alu/always_1/block_1/case_1/stmt_3@1013500-1013550 
solution 1 i_mips_core/iexec_stage/MIPS_alu/mips_alu:alu/always_1/block_1/case_1/stmt_5@1013400-1013450 
solution 1 alu/always_1/block_1/case_1/stmt_5@1013400-1013450 
solution 1 i_mips_core/iexec_stage/MIPS_alu/mips_alu:alu/input_a@1013400-1013450 
solution 1 alu/input_a@1013400-1013450 
solution 1 i_mips_core/iexec_stage/MIPS_alu/mips_alu:alu/input_a@1013500-1013550 
solution 1 alu/input_a@1013500-1013550 
solution 1 i_mips_core/iexec_stage/MIPS_alu/mips_alu:alu/input_alu_func@1013300-1013350 
solution 1 alu/input_alu_func@1013300-1013350 
solution 1 i_mips_core/iexec_stage/MIPS_alu/mips_alu:alu/input_alu_func@1013400-1013450 
solution 1 alu/input_alu_func@1013400-1013450 
solution 1 i_mips_core/iexec_stage/MIPS_alu/mips_alu:alu/input_alu_func@1013500-1013550 
solution 1 alu/input_alu_func@1013500-1013550 
solution 1 i_mips_core/iexec_stage/MIPS_alu/mips_alu:alu/input_b@1013300-1013350 
solution 1 alu/input_b@1013300-1013350 
solution 1 i_mips_core/iexec_stage/MIPS_alu/mips_alu:alu/input_b@1013400-1013450 
solution 1 alu/input_b@1013400-1013450 
solution 1 i_mips_core/iexec_stage/MIPS_alu/mips_alu:alu/input_b@1013500-1013550 
solution 1 alu/input_b@1013500-1013550 
solution 1 i_mips_core/iexec_stage/MIPS_alu/mips_alu:alu/reg_alu_out@1013300-1013350 
solution 1 alu/reg_alu_out@1013300-1013350 
solution 1 i_mips_core/iexec_stage/MIPS_alu/mips_alu:alu/reg_alu_out@1013400-1013450 
solution 1 alu/reg_alu_out@1013400-1013450 
solution 1 i_mips_core/iexec_stage/MIPS_alu/mips_alu:alu/reg_alu_out@1013500-1013550 
solution 1 alu/reg_alu_out@1013500-1013550 
solution 1 i_mips_core/decoder_pipe/pipereg/U26:alu_func_reg_clr_cls/always_1/if_1/if_1/stmt_2@1013100-1013150 
solution 1 alu_func_reg_clr_cls/always_1/if_1/if_1/stmt_2@1013100-1013150 
solution 1 i_mips_core/decoder_pipe/pipereg/U26:alu_func_reg_clr_cls/always_1/if_1/if_1/stmt_2@1013200-1013250 
solution 1 alu_func_reg_clr_cls/always_1/if_1/if_1/stmt_2@1013200-1013250 
solution 1 i_mips_core/decoder_pipe/pipereg/U16:alu_func_reg_clr_cls/always_1/if_1/if_1/stmt_2@1013200-1013250 
solution 1 i_mips_core/decoder_pipe/pipereg/U26:alu_func_reg_clr_cls/always_1/if_1/if_1/stmt_2@1013300-1013350 
solution 1 alu_func_reg_clr_cls/always_1/if_1/if_1/stmt_2@1013300-1013350 
solution 1 i_mips_core/decoder_pipe/pipereg/U16:alu_func_reg_clr_cls/always_1/if_1/if_1/stmt_2@1013300-1013350 
solution 1 i_mips_core/decoder_pipe/pipereg/U16:alu_func_reg_clr_cls/always_1/if_1/if_1/stmt_2@1013400-1013450 
solution 1 alu_func_reg_clr_cls/always_1/if_1/if_1/stmt_2@1013400-1013450 
solution 1 i_mips_core/decoder_pipe/pipereg/U26:alu_func_reg_clr_cls/input_alu_func_i@1013100-1013150 
solution 1 alu_func_reg_clr_cls/input_alu_func_i@1013100-1013150 
solution 1 i_mips_core/decoder_pipe/pipereg/U26:alu_func_reg_clr_cls/input_alu_func_i@1013200-1013250 
solution 1 alu_func_reg_clr_cls/input_alu_func_i@1013200-1013250 
solution 1 i_mips_core/decoder_pipe/pipereg/U16:alu_func_reg_clr_cls/input_alu_func_i@1013200-1013250 
solution 1 i_mips_core/decoder_pipe/pipereg/U26:alu_func_reg_clr_cls/input_alu_func_i@1013300-1013350 
solution 1 alu_func_reg_clr_cls/input_alu_func_i@1013300-1013350 
solution 1 i_mips_core/decoder_pipe/pipereg/U16:alu_func_reg_clr_cls/input_alu_func_i@1013300-1013350 
solution 1 i_mips_core/decoder_pipe/pipereg/U16:alu_func_reg_clr_cls/input_alu_func_i@1013400-1013450 
solution 1 alu_func_reg_clr_cls/input_alu_func_i@1013400-1013450 
solution 1 i_mips_core/decoder_pipe/pipereg/U26:alu_func_reg_clr_cls/input_clr@1013100-1013150 
solution 1 alu_func_reg_clr_cls/input_clr@1013100-1013150 
solution 1 i_mips_core/decoder_pipe/pipereg/U26:alu_func_reg_clr_cls/input_clr@1013200-1013250 
solution 1 alu_func_reg_clr_cls/input_clr@1013200-1013250 
solution 1 i_mips_core/decoder_pipe/pipereg/U16:alu_func_reg_clr_cls/input_clr@1013200-1013250 
solution 1 i_mips_core/decoder_pipe/pipereg/U26:alu_func_reg_clr_cls/input_clr@1013300-1013350 
solution 1 alu_func_reg_clr_cls/input_clr@1013300-1013350 
solution 1 i_mips_core/decoder_pipe/pipereg/U16:alu_func_reg_clr_cls/input_clr@1013300-1013350 
solution 1 i_mips_core/decoder_pipe/pipereg/U16:alu_func_reg_clr_cls/input_clr@1013400-1013450 
solution 1 alu_func_reg_clr_cls/input_clr@1013400-1013450 
solution 1 i_mips_core/decoder_pipe/pipereg/U26:alu_func_reg_clr_cls/input_cls@1013100-1013150 
solution 1 alu_func_reg_clr_cls/input_cls@1013100-1013150 
solution 1 i_mips_core/decoder_pipe/pipereg/U16:alu_func_reg_clr_cls/input_cls@1013200-1013250 
solution 1 alu_func_reg_clr_cls/input_cls@1013200-1013250 
solution 1 i_mips_core/decoder_pipe/pipereg/U26:alu_func_reg_clr_cls/input_cls@1013200-1013250 
solution 1 i_mips_core/decoder_pipe/pipereg/U16:alu_func_reg_clr_cls/input_cls@1013300-1013350 
solution 1 alu_func_reg_clr_cls/input_cls@1013300-1013350 
solution 1 i_mips_core/decoder_pipe/pipereg/U26:alu_func_reg_clr_cls/reg_alu_func_o@1013150-1013200 
solution 1 alu_func_reg_clr_cls/reg_alu_func_o@1013150-1013200 
solution 1 i_mips_core/decoder_pipe/pipereg/U16:alu_func_reg_clr_cls/reg_alu_func_o@1013250-1013300 
solution 1 alu_func_reg_clr_cls/reg_alu_func_o@1013250-1013300 
solution 1 i_mips_core/decoder_pipe/pipereg/U26:alu_func_reg_clr_cls/reg_alu_func_o@1013250-1013300 
solution 1 i_mips_core/decoder_pipe/pipereg/U26:alu_func_reg_clr_cls/reg_alu_func_o@1013350-1013400 
solution 1 alu_func_reg_clr_cls/reg_alu_func_o@1013350-1013400 
solution 1 i_mips_core/decoder_pipe/pipereg/U16:alu_func_reg_clr_cls/reg_alu_func_o@1013350-1013400 
solution 1 i_mips_core/decoder_pipe/pipereg/U16:alu_func_reg_clr_cls/reg_alu_func_o@1013450-1013500 
solution 1 alu_func_reg_clr_cls/reg_alu_func_o@1013450-1013500 
solution 1 i_mips_core/iexec_stage/i_alu_muxa:alu_muxa/always_1/block_1/case_1/stmt_1@1013400-1013450 
solution 1 alu_muxa/always_1/block_1/case_1/stmt_1@1013400-1013450 
solution 1 i_mips_core/iexec_stage/i_alu_muxa:alu_muxa/always_1/block_1/case_1/stmt_1@1013500-1013550 
solution 1 alu_muxa/always_1/block_1/case_1/stmt_1@1013500-1013550 
solution 1 i_mips_core/iexec_stage/i_alu_muxa:alu_muxa/input_ctl@1013400-1013450 
solution 1 alu_muxa/input_ctl@1013400-1013450 
solution 1 i_mips_core/iexec_stage/i_alu_muxa:alu_muxa/input_ctl@1013500-1013550 
solution 1 alu_muxa/input_ctl@1013500-1013550 
solution 1 i_mips_core/iexec_stage/i_alu_muxa:alu_muxa/input_fw_alu@1013400-1013450 
solution 1 alu_muxa/input_fw_alu@1013400-1013450 
solution 1 i_mips_core/iexec_stage/i_alu_muxa:alu_muxa/input_fw_alu@1013500-1013550 
solution 1 alu_muxa/input_fw_alu@1013500-1013550 
solution 1 i_mips_core/iexec_stage/i_alu_muxa:alu_muxa/input_fw_ctl@1013400-1013450 
solution 1 alu_muxa/input_fw_ctl@1013400-1013450 
solution 1 i_mips_core/iexec_stage/i_alu_muxa:alu_muxa/input_fw_ctl@1013500-1013550 
solution 1 alu_muxa/input_fw_ctl@1013500-1013550 
solution 1 i_mips_core/iexec_stage/i_alu_muxa:alu_muxa/reg_a_o@1013400-1013450 
solution 1 alu_muxa/reg_a_o@1013400-1013450 
solution 1 i_mips_core/iexec_stage/i_alu_muxa:alu_muxa/reg_a_o@1013500-1013550 
solution 1 alu_muxa/reg_a_o@1013500-1013550 
solution 1 i_mips_core/iexec_stage/i_alu_muxb:alu_muxb/always_1/case_1/stmt_1@1013300-1013350 
solution 1 alu_muxb/always_1/case_1/stmt_1@1013300-1013350 
solution 1 i_mips_core/iexec_stage/i_alu_muxb:alu_muxb/always_1/case_1/stmt_1@1013400-1013450 
solution 1 alu_muxb/always_1/case_1/stmt_1@1013400-1013450 
solution 1 i_mips_core/iexec_stage/i_alu_muxb:alu_muxb/always_1/case_1/stmt_1@1013500-1013550 
solution 1 alu_muxb/always_1/case_1/stmt_1@1013500-1013550 
solution 1 i_mips_core/iexec_stage/i_alu_muxb:alu_muxb/input_ctl@1013300-1013350 
solution 1 alu_muxb/input_ctl@1013300-1013350 
solution 1 i_mips_core/iexec_stage/i_alu_muxb:alu_muxb/input_ctl@1013400-1013450 
solution 1 alu_muxb/input_ctl@1013400-1013450 
solution 1 i_mips_core/iexec_stage/i_alu_muxb:alu_muxb/input_ctl@1013500-1013550 
solution 1 alu_muxb/input_ctl@1013500-1013550 
solution 1 i_mips_core/iexec_stage/i_alu_muxb:alu_muxb/input_ext@1013300-1013350 
solution 1 alu_muxb/input_ext@1013300-1013350 
solution 1 i_mips_core/iexec_stage/i_alu_muxb:alu_muxb/input_ext@1013400-1013450 
solution 1 alu_muxb/input_ext@1013400-1013450 
solution 1 i_mips_core/iexec_stage/i_alu_muxb:alu_muxb/input_ext@1013500-1013550 
solution 1 alu_muxb/input_ext@1013500-1013550 
solution 1 i_mips_core/iexec_stage/i_alu_muxb:alu_muxb/reg_b_o@1013300-1013350 
solution 1 alu_muxb/reg_b_o@1013300-1013350 
solution 1 i_mips_core/iexec_stage/i_alu_muxb:alu_muxb/reg_b_o@1013400-1013450 
solution 1 alu_muxb/reg_b_o@1013400-1013450 
solution 1 i_mips_core/iexec_stage/i_alu_muxb:alu_muxb/reg_b_o@1013500-1013550 
solution 1 alu_muxb/reg_b_o@1013500-1013550 
solution 1 i_mips_core/decoder_pipe/pipereg/U6:alu_we_reg_clr_cls/always_1/if_1/if_1/stmt_2@1013100-1013150 
solution 1 alu_we_reg_clr_cls/always_1/if_1/if_1/stmt_2@1013100-1013150 
solution 1 i_mips_core/decoder_pipe/pipereg/U24:alu_we_reg_clr_cls/always_1/if_1/if_1/stmt_2@1013200-1013250 
solution 1 alu_we_reg_clr_cls/always_1/if_1/if_1/stmt_2@1013200-1013250 
solution 1 i_mips_core/decoder_pipe/pipereg/U6:alu_we_reg_clr_cls/always_1/if_1/if_1/stmt_2@1013200-1013250 
solution 1 i_mips_core/decoder_pipe/pipereg/U24:alu_we_reg_clr_cls/always_1/if_1/if_1/stmt_2@1013300-1013350 
solution 1 alu_we_reg_clr_cls/always_1/if_1/if_1/stmt_2@1013300-1013350 
solution 1 i_mips_core/decoder_pipe/pipereg/U6:alu_we_reg_clr_cls/input_alu_we_i@1013100-1013150 
solution 1 alu_we_reg_clr_cls/input_alu_we_i@1013100-1013150 
solution 1 i_mips_core/decoder_pipe/pipereg/U24:alu_we_reg_clr_cls/input_alu_we_i@1013200-1013250 
solution 1 alu_we_reg_clr_cls/input_alu_we_i@1013200-1013250 
solution 1 i_mips_core/decoder_pipe/pipereg/U6:alu_we_reg_clr_cls/input_alu_we_i@1013200-1013250 
solution 1 i_mips_core/decoder_pipe/pipereg/U24:alu_we_reg_clr_cls/input_alu_we_i@1013300-1013350 
solution 1 alu_we_reg_clr_cls/input_alu_we_i@1013300-1013350 
solution 1 i_mips_core/decoder_pipe/pipereg/U6:alu_we_reg_clr_cls/input_clr@1013100-1013150 
solution 1 alu_we_reg_clr_cls/input_clr@1013100-1013150 
solution 1 i_mips_core/decoder_pipe/pipereg/U6:alu_we_reg_clr_cls/input_clr@1013200-1013250 
solution 1 alu_we_reg_clr_cls/input_clr@1013200-1013250 
solution 1 i_mips_core/decoder_pipe/pipereg/U24:alu_we_reg_clr_cls/input_clr@1013200-1013250 
solution 1 i_mips_core/decoder_pipe/pipereg/U24:alu_we_reg_clr_cls/input_clr@1013300-1013350 
solution 1 alu_we_reg_clr_cls/input_clr@1013300-1013350 
solution 1 i_mips_core/decoder_pipe/pipereg/U6:alu_we_reg_clr_cls/reg_alu_we_o@1013150-1013200 
solution 1 alu_we_reg_clr_cls/reg_alu_we_o@1013150-1013200 
solution 1 i_mips_core/decoder_pipe/pipereg/U6:alu_we_reg_clr_cls/reg_alu_we_o@1013250-1013300 
solution 1 alu_we_reg_clr_cls/reg_alu_we_o@1013250-1013300 
solution 1 i_mips_core/decoder_pipe/pipereg/U24:alu_we_reg_clr_cls/reg_alu_we_o@1013250-1013300 
solution 1 i_mips_core/decoder_pipe/pipereg/U24:alu_we_reg_clr_cls/reg_alu_we_o@1013350-1013400 
solution 1 alu_we_reg_clr_cls/reg_alu_we_o@1013350-1013400 
solution 1 imips_dvc/chk_mips_dvc:assert_mips_dvc/assert_assert_status_out@1013650-1013700 
solution 1 assert_mips_dvc/assert_assert_status_out@1013650-1013700 
solution 1 imips_dvc/chk_mips_dvc:assert_mips_dvc/input_addr@1013600-1013650 
solution 1 assert_mips_dvc/input_addr@1013600-1013650 
solution 1 imips_dvc/chk_mips_dvc:assert_mips_dvc/input_dout@1013700-1013750 
solution 1 assert_mips_dvc/input_dout@1013700-1013750 
solution 1 imips_dvc/chk_mips_dvc:assert_mips_dvc/input_key1@1013400-1013450 
solution 1 assert_mips_dvc/input_key1@1013400-1013450 
solution 1 imips_dvc/chk_mips_dvc:assert_mips_dvc/input_mem_ctl@1013600-1013650 
solution 1 assert_mips_dvc/input_mem_ctl@1013600-1013650 
solution 1 i_mips_core/iRF_stage/MAIN_FSM:ctl_FSM/always_4/if_1/if_1/stmt_1@1013000-1013050 
solution 1 ctl_FSM/always_4/if_1/if_1/stmt_1@1013000-1013050 
solution 1 i_mips_core/iRF_stage/MAIN_FSM:ctl_FSM/always_4/if_1/if_1/stmt_1@1013100-1013150 
solution 1 ctl_FSM/always_4/if_1/if_1/stmt_1@1013100-1013150 
solution 1 i_mips_core/iRF_stage/MAIN_FSM:ctl_FSM/always_4/if_1/if_1/stmt_1@1013200-1013250 
solution 1 ctl_FSM/always_4/if_1/if_1/stmt_1@1013200-1013250 
solution 1 i_mips_core/iRF_stage/MAIN_FSM:ctl_FSM/always_4/if_1/if_1/stmt_1@1013300-1013350 
solution 1 ctl_FSM/always_4/if_1/if_1/stmt_1@1013300-1013350 
solution 1 i_mips_core/iRF_stage/MAIN_FSM:ctl_FSM/always_5/block_1/case_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/stmt_2@1013000-1013050 
solution 1 ctl_FSM/always_5/block_1/case_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/stmt_2@1013000-1013050 
solution 1 i_mips_core/iRF_stage/MAIN_FSM:ctl_FSM/always_5/block_1/case_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/stmt_2@1013100-1013150 
solution 1 ctl_FSM/always_5/block_1/case_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/stmt_2@1013100-1013150 
solution 1 i_mips_core/iRF_stage/MAIN_FSM:ctl_FSM/always_5/block_1/case_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/stmt_2@1013200-1013250 
solution 1 ctl_FSM/always_5/block_1/case_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/stmt_2@1013200-1013250 
solution 1 i_mips_core/iRF_stage/MAIN_FSM:ctl_FSM/always_5/block_1/case_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/stmt_2@1013300-1013350 
solution 1 ctl_FSM/always_5/block_1/case_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/stmt_2@1013300-1013350 
solution 1 i_mips_core/iRF_stage/MAIN_FSM:ctl_FSM/always_6/block_1/case_1/block_1/stmt_1@1013100-1013150 
solution 1 ctl_FSM/always_6/block_1/case_1/block_1/stmt_1@1013100-1013150 
solution 1 i_mips_core/iRF_stage/MAIN_FSM:ctl_FSM/always_6/block_1/case_1/block_1/stmt_1@1013200-1013250 
solution 1 ctl_FSM/always_6/block_1/case_1/block_1/stmt_1@1013200-1013250 
solution 1 i_mips_core/iRF_stage/MAIN_FSM:ctl_FSM/always_6/block_1/case_1/block_1/stmt_1@1013300-1013350 
solution 1 ctl_FSM/always_6/block_1/case_1/block_1/stmt_1@1013300-1013350 
solution 1 i_mips_core/iRF_stage/MAIN_FSM:ctl_FSM/always_6/block_1/case_1/block_1/stmt_2@1013100-1013150 
solution 1 ctl_FSM/always_6/block_1/case_1/block_1/stmt_2@1013100-1013150 
solution 1 i_mips_core/iRF_stage/MAIN_FSM:ctl_FSM/always_6/block_1/case_1/block_1/stmt_2@1013200-1013250 
solution 1 ctl_FSM/always_6/block_1/case_1/block_1/stmt_2@1013200-1013250 
solution 1 i_mips_core/iRF_stage/MAIN_FSM:ctl_FSM/always_6/block_1/case_1/block_1/stmt_2@1013300-1013350 
solution 1 ctl_FSM/always_6/block_1/case_1/block_1/stmt_2@1013300-1013350 
solution 1 i_mips_core/iRF_stage/MAIN_FSM:ctl_FSM/always_6/block_1/case_1/block_1/stmt_3@1013100-1013150 
solution 1 ctl_FSM/always_6/block_1/case_1/block_1/stmt_3@1013100-1013150 
solution 1 i_mips_core/iRF_stage/MAIN_FSM:ctl_FSM/always_6/block_1/case_1/block_1/stmt_3@1013200-1013250 
solution 1 ctl_FSM/always_6/block_1/case_1/block_1/stmt_3@1013200-1013250 
solution 1 i_mips_core/iRF_stage/MAIN_FSM:ctl_FSM/always_6/block_1/case_1/block_1/stmt_3@1013300-1013350 
solution 1 ctl_FSM/always_6/block_1/case_1/block_1/stmt_3@1013300-1013350 
solution 1 i_mips_core/iRF_stage/MAIN_FSM:ctl_FSM/always_6/block_1/case_1/block_1/stmt_4@1013100-1013150 
solution 1 ctl_FSM/always_6/block_1/case_1/block_1/stmt_4@1013100-1013150 
solution 1 i_mips_core/iRF_stage/MAIN_FSM:ctl_FSM/always_6/block_1/case_1/block_1/stmt_4@1013200-1013250 
solution 1 ctl_FSM/always_6/block_1/case_1/block_1/stmt_4@1013200-1013250 
solution 1 i_mips_core/iRF_stage/MAIN_FSM:ctl_FSM/always_6/block_1/case_1/block_1/stmt_4@1013300-1013350 
solution 1 ctl_FSM/always_6/block_1/case_1/block_1/stmt_4@1013300-1013350 
solution 1 i_mips_core/iRF_stage/MAIN_FSM:ctl_FSM/always_6/block_1/case_1/block_1/stmt_5@1013200-1013250 
solution 1 ctl_FSM/always_6/block_1/case_1/block_1/stmt_5@1013200-1013250 
solution 1 i_mips_core/iRF_stage/MAIN_FSM:ctl_FSM/always_6/block_1/case_1/block_1/stmt_5@1013300-1013350 
solution 1 ctl_FSM/always_6/block_1/case_1/block_1/stmt_5@1013300-1013350 
solution 1 i_mips_core/iRF_stage/MAIN_FSM:ctl_FSM/always_6/block_1/case_1/block_1/stmt_5@1013400-1013450 
solution 1 ctl_FSM/always_6/block_1/case_1/block_1/stmt_5@1013400-1013450 
solution 1 i_mips_core/iRF_stage/MAIN_FSM:ctl_FSM/input_id_cmd@1013000-1013050 
solution 1 ctl_FSM/input_id_cmd@1013000-1013050 
solution 1 i_mips_core/iRF_stage/MAIN_FSM:ctl_FSM/input_id_cmd@1013100-1013150 
solution 1 ctl_FSM/input_id_cmd@1013100-1013150 
solution 1 i_mips_core/iRF_stage/MAIN_FSM:ctl_FSM/input_id_cmd@1013200-1013250 
solution 1 ctl_FSM/input_id_cmd@1013200-1013250 
solution 1 i_mips_core/iRF_stage/MAIN_FSM:ctl_FSM/input_irq@1013000-1013050 
solution 1 ctl_FSM/input_irq@1013000-1013050 
solution 1 i_mips_core/iRF_stage/MAIN_FSM:ctl_FSM/input_irq@1013100-1013150 
solution 1 ctl_FSM/input_irq@1013100-1013150 
solution 1 i_mips_core/iRF_stage/MAIN_FSM:ctl_FSM/input_irq@1013200-1013250 
solution 1 ctl_FSM/input_irq@1013200-1013250 
solution 1 i_mips_core/iRF_stage/MAIN_FSM:ctl_FSM/input_irq@1013300-1013350 
solution 1 ctl_FSM/input_irq@1013300-1013350 
solution 1 i_mips_core/iRF_stage/MAIN_FSM:ctl_FSM/input_rst@1013000-1013050 
solution 1 ctl_FSM/input_rst@1013000-1013050 
solution 1 i_mips_core/iRF_stage/MAIN_FSM:ctl_FSM/input_rst@1013100-1013150 
solution 1 ctl_FSM/input_rst@1013100-1013150 
solution 1 i_mips_core/iRF_stage/MAIN_FSM:ctl_FSM/input_rst@1013200-1013250 
solution 1 ctl_FSM/input_rst@1013200-1013250 
solution 1 i_mips_core/iRF_stage/MAIN_FSM:ctl_FSM/input_rst@1013300-1013350 
solution 1 ctl_FSM/input_rst@1013300-1013350 
solution 1 i_mips_core/iRF_stage/MAIN_FSM:ctl_FSM/reg_CurrState@1013000-1013050 
solution 1 ctl_FSM/reg_CurrState@1013000-1013050 
solution 1 i_mips_core/iRF_stage/MAIN_FSM:ctl_FSM/reg_CurrState@1013050-1013100 
solution 1 ctl_FSM/reg_CurrState@1013050-1013100 
solution 1 i_mips_core/iRF_stage/MAIN_FSM:ctl_FSM/reg_CurrState@1013150-1013200 
solution 1 ctl_FSM/reg_CurrState@1013150-1013200 
solution 1 i_mips_core/iRF_stage/MAIN_FSM:ctl_FSM/reg_CurrState@1013250-1013300 
solution 1 ctl_FSM/reg_CurrState@1013250-1013300 
solution 1 i_mips_core/iRF_stage/MAIN_FSM:ctl_FSM/reg_CurrState@1013350-1013400 
solution 1 ctl_FSM/reg_CurrState@1013350-1013400 
solution 1 i_mips_core/iRF_stage/MAIN_FSM:ctl_FSM/reg_NextState@1013000-1013050 
solution 1 ctl_FSM/reg_NextState@1013000-1013050 
solution 1 i_mips_core/iRF_stage/MAIN_FSM:ctl_FSM/reg_NextState@1013100-1013150 
solution 1 ctl_FSM/reg_NextState@1013100-1013150 
solution 1 i_mips_core/iRF_stage/MAIN_FSM:ctl_FSM/reg_NextState@1013200-1013250 
solution 1 ctl_FSM/reg_NextState@1013200-1013250 
solution 1 i_mips_core/iRF_stage/MAIN_FSM:ctl_FSM/reg_NextState@1013300-1013350 
solution 1 ctl_FSM/reg_NextState@1013300-1013350 
solution 1 i_mips_core/iRF_stage/MAIN_FSM:ctl_FSM/reg_id2ra_ctl_clr@1013100-1013150 
solution 1 ctl_FSM/reg_id2ra_ctl_clr@1013100-1013150 
solution 1 i_mips_core/iRF_stage/MAIN_FSM:ctl_FSM/reg_id2ra_ctl_clr@1013200-1013250 
solution 1 ctl_FSM/reg_id2ra_ctl_clr@1013200-1013250 
solution 1 i_mips_core/iRF_stage/MAIN_FSM:ctl_FSM/reg_id2ra_ctl_clr@1013300-1013350 
solution 1 ctl_FSM/reg_id2ra_ctl_clr@1013300-1013350 
solution 1 i_mips_core/iRF_stage/MAIN_FSM:ctl_FSM/reg_id2ra_ctl_cls@1013100-1013150 
solution 1 ctl_FSM/reg_id2ra_ctl_cls@1013100-1013150 
solution 1 i_mips_core/iRF_stage/MAIN_FSM:ctl_FSM/reg_id2ra_ctl_cls@1013200-1013250 
solution 1 ctl_FSM/reg_id2ra_ctl_cls@1013200-1013250 
solution 1 i_mips_core/iRF_stage/MAIN_FSM:ctl_FSM/reg_id2ra_ctl_cls@1013300-1013350 
solution 1 ctl_FSM/reg_id2ra_ctl_cls@1013300-1013350 
solution 1 i_mips_core/iRF_stage/MAIN_FSM:ctl_FSM/reg_id2ra_ins_clr@1013100-1013150 
solution 1 ctl_FSM/reg_id2ra_ins_clr@1013100-1013150 
solution 1 i_mips_core/iRF_stage/MAIN_FSM:ctl_FSM/reg_id2ra_ins_clr@1013200-1013250 
solution 1 ctl_FSM/reg_id2ra_ins_clr@1013200-1013250 
solution 1 i_mips_core/iRF_stage/MAIN_FSM:ctl_FSM/reg_id2ra_ins_clr@1013300-1013350 
solution 1 ctl_FSM/reg_id2ra_ins_clr@1013300-1013350 
solution 1 i_mips_core/iRF_stage/MAIN_FSM:ctl_FSM/reg_id2ra_ins_cls@1013100-1013150 
solution 1 ctl_FSM/reg_id2ra_ins_cls@1013100-1013150 
solution 1 i_mips_core/iRF_stage/MAIN_FSM:ctl_FSM/reg_id2ra_ins_cls@1013200-1013250 
solution 1 ctl_FSM/reg_id2ra_ins_cls@1013200-1013250 
solution 1 i_mips_core/iRF_stage/MAIN_FSM:ctl_FSM/reg_id2ra_ins_cls@1013300-1013350 
solution 1 ctl_FSM/reg_id2ra_ins_cls@1013300-1013350 
solution 1 i_mips_core/iRF_stage/MAIN_FSM:ctl_FSM/reg_ra2exec_ctl_clr@1013200-1013250 
solution 1 ctl_FSM/reg_ra2exec_ctl_clr@1013200-1013250 
solution 1 i_mips_core/iRF_stage/MAIN_FSM:ctl_FSM/reg_ra2exec_ctl_clr@1013300-1013350 
solution 1 ctl_FSM/reg_ra2exec_ctl_clr@1013300-1013350 
solution 1 i_mips_core/iRF_stage/MAIN_FSM:ctl_FSM/reg_ra2exec_ctl_clr@1013400-1013450 
solution 1 ctl_FSM/reg_ra2exec_ctl_clr@1013400-1013450 
solution 1 i_mips_core/decoder_pipe:decode_pipe/input_id2ra_ctl_clr@1013100-1013150 
solution 1 decode_pipe/input_id2ra_ctl_clr@1013100-1013150 
solution 1 i_mips_core/decoder_pipe:decode_pipe/input_id2ra_ctl_clr@1013200-1013250 
solution 1 decode_pipe/input_id2ra_ctl_clr@1013200-1013250 
solution 1 i_mips_core/decoder_pipe:decode_pipe/input_id2ra_ctl_clr@1013300-1013350 
solution 1 decode_pipe/input_id2ra_ctl_clr@1013300-1013350 
solution 1 i_mips_core/decoder_pipe:decode_pipe/input_id2ra_ctl_cls@1013100-1013150 
solution 1 decode_pipe/input_id2ra_ctl_cls@1013100-1013150 
solution 1 i_mips_core/decoder_pipe:decode_pipe/input_id2ra_ctl_cls@1013200-1013250 
solution 1 decode_pipe/input_id2ra_ctl_cls@1013200-1013250 
solution 1 i_mips_core/decoder_pipe:decode_pipe/input_id2ra_ctl_cls@1013300-1013350 
solution 1 decode_pipe/input_id2ra_ctl_cls@1013300-1013350 
solution 1 i_mips_core/decoder_pipe:decode_pipe/input_ins_i@1013000-1013050 
solution 1 decode_pipe/input_ins_i@1013000-1013050 
solution 1 i_mips_core/decoder_pipe:decode_pipe/input_ins_i@1013100-1013150 
solution 1 decode_pipe/input_ins_i@1013100-1013150 
solution 1 i_mips_core/decoder_pipe:decode_pipe/input_ins_i@1013200-1013250 
solution 1 decode_pipe/input_ins_i@1013200-1013250 
solution 1 i_mips_core/decoder_pipe:decode_pipe/input_ins_i@1013300-1013350 
solution 1 decode_pipe/input_ins_i@1013300-1013350 
solution 1 i_mips_core/decoder_pipe:decode_pipe/input_pause@1013100-1013150 
solution 1 decode_pipe/input_pause@1013100-1013150 
solution 1 i_mips_core/decoder_pipe:decode_pipe/input_pause@1013200-1013250 
solution 1 decode_pipe/input_pause@1013200-1013250 
solution 1 i_mips_core/decoder_pipe:decode_pipe/input_pause@1013300-1013350 
solution 1 decode_pipe/input_pause@1013300-1013350 
solution 1 i_mips_core/decoder_pipe:decode_pipe/input_pause@1013400-1013450 
solution 1 decode_pipe/input_pause@1013400-1013450 
solution 1 i_mips_core/decoder_pipe:decode_pipe/input_pause@1013500-1013550 
solution 1 decode_pipe/input_pause@1013500-1013550 
solution 1 i_mips_core/decoder_pipe:decode_pipe/input_ra2ex_ctl_clr@1013200-1013250 
solution 1 decode_pipe/input_ra2ex_ctl_clr@1013200-1013250 
solution 1 i_mips_core/decoder_pipe:decode_pipe/input_ra2ex_ctl_clr@1013300-1013350 
solution 1 decode_pipe/input_ra2ex_ctl_clr@1013300-1013350 
solution 1 i_mips_core/decoder_pipe:decode_pipe/input_ra2ex_ctl_clr@1013400-1013450 
solution 1 decode_pipe/input_ra2ex_ctl_clr@1013400-1013450 
solution 1 i_mips_core/decoder_pipe:decode_pipe/wire_BUS2040@1013100-1013150 
solution 1 decode_pipe/wire_BUS2040@1013100-1013150 
solution 1 i_mips_core/decoder_pipe:decode_pipe/wire_BUS2040@1013200-1013250 
solution 1 decode_pipe/wire_BUS2040@1013200-1013250 
solution 1 i_mips_core/decoder_pipe:decode_pipe/wire_BUS2040@1013300-1013350 
solution 1 decode_pipe/wire_BUS2040@1013300-1013350 
solution 1 i_mips_core/decoder_pipe:decode_pipe/wire_BUS2048@1013100-1013150 
solution 1 decode_pipe/wire_BUS2048@1013100-1013150 
solution 1 i_mips_core/decoder_pipe:decode_pipe/wire_BUS2048@1013200-1013250 
solution 1 decode_pipe/wire_BUS2048@1013200-1013250 
solution 1 i_mips_core/decoder_pipe:decode_pipe/wire_BUS2064@1013300-1013350 
solution 1 decode_pipe/wire_BUS2064@1013300-1013350 
solution 1 i_mips_core/decoder_pipe:decode_pipe/wire_BUS2072@1013100-1013150 
solution 1 decode_pipe/wire_BUS2072@1013100-1013150 
solution 1 i_mips_core/decoder_pipe:decode_pipe/wire_BUS2072@1013200-1013250 
solution 1 decode_pipe/wire_BUS2072@1013200-1013250 
solution 1 i_mips_core/decoder_pipe:decode_pipe/wire_BUS2072@1013300-1013350 
solution 1 decode_pipe/wire_BUS2072@1013300-1013350 
solution 1 i_mips_core/decoder_pipe:decode_pipe/wire_BUS2086@1013200-1013250 
solution 1 decode_pipe/wire_BUS2086@1013200-1013250 
solution 1 i_mips_core/decoder_pipe:decode_pipe/wire_BUS2086@1013300-1013350 
solution 1 decode_pipe/wire_BUS2086@1013300-1013350 
solution 1 i_mips_core/decoder_pipe:decode_pipe/wire_BUS2094@1013100-1013150 
solution 1 decode_pipe/wire_BUS2094@1013100-1013150 
solution 1 i_mips_core/decoder_pipe:decode_pipe/wire_BUS2094@1013200-1013250 
solution 1 decode_pipe/wire_BUS2094@1013200-1013250 
solution 1 i_mips_core/decoder_pipe:decode_pipe/wire_BUS2094@1013300-1013350 
solution 1 decode_pipe/wire_BUS2094@1013300-1013350 
solution 1 i_mips_core/decoder_pipe:decode_pipe/wire_BUS2110@1013100-1013150 
solution 1 decode_pipe/wire_BUS2110@1013100-1013150 
solution 1 i_mips_core/decoder_pipe:decode_pipe/wire_BUS2110@1013200-1013250 
solution 1 decode_pipe/wire_BUS2110@1013200-1013250 
solution 1 i_mips_core/decoder_pipe:decode_pipe/wire_alu_func_o@1013300-1013350 
solution 1 decode_pipe/wire_alu_func_o@1013300-1013350 
solution 1 i_mips_core/decoder_pipe:decode_pipe/wire_alu_func_o@1013400-1013450 
solution 1 decode_pipe/wire_alu_func_o@1013400-1013450 
solution 1 i_mips_core/decoder_pipe:decode_pipe/wire_alu_func_o@1013500-1013550 
solution 1 decode_pipe/wire_alu_func_o@1013500-1013550 
solution 1 i_mips_core/decoder_pipe:decode_pipe/wire_alu_we_o@1013400-1013450 
solution 1 decode_pipe/wire_alu_we_o@1013400-1013450 
solution 1 i_mips_core/decoder_pipe:decode_pipe/wire_alu_we_o@1013500-1013550 
solution 1 decode_pipe/wire_alu_we_o@1013500-1013550 
solution 1 i_mips_core/decoder_pipe:decode_pipe/wire_dmem_ctl_o@1013600-1013650 
solution 1 decode_pipe/wire_dmem_ctl_o@1013600-1013650 
solution 1 i_mips_core/decoder_pipe:decode_pipe/wire_ext_ctl_o@1013200-1013250 
solution 1 decode_pipe/wire_ext_ctl_o@1013200-1013250 
solution 1 i_mips_core/decoder_pipe:decode_pipe/wire_ext_ctl_o@1013300-1013350 
solution 1 decode_pipe/wire_ext_ctl_o@1013300-1013350 
solution 1 i_mips_core/decoder_pipe:decode_pipe/wire_ext_ctl_o@1013400-1013450 
solution 1 decode_pipe/wire_ext_ctl_o@1013400-1013450 
solution 1 i_mips_core/decoder_pipe:decode_pipe/wire_fsm_dly@1013000-1013050 
solution 1 decode_pipe/wire_fsm_dly@1013000-1013050 
solution 1 i_mips_core/decoder_pipe:decode_pipe/wire_fsm_dly@1013100-1013150 
solution 1 decode_pipe/wire_fsm_dly@1013100-1013150 
solution 1 i_mips_core/decoder_pipe:decode_pipe/wire_fsm_dly@1013200-1013250 
solution 1 decode_pipe/wire_fsm_dly@1013200-1013250 
solution 1 i_mips_core/decoder_pipe:decode_pipe/wire_muxa_ctl_o@1013400-1013450 
solution 1 decode_pipe/wire_muxa_ctl_o@1013400-1013450 
solution 1 i_mips_core/decoder_pipe:decode_pipe/wire_muxa_ctl_o@1013500-1013550 
solution 1 decode_pipe/wire_muxa_ctl_o@1013500-1013550 
solution 1 i_mips_core/decoder_pipe:decode_pipe/wire_muxb_ctl_o@1013300-1013350 
solution 1 decode_pipe/wire_muxb_ctl_o@1013300-1013350 
solution 1 i_mips_core/decoder_pipe:decode_pipe/wire_muxb_ctl_o@1013400-1013450 
solution 1 decode_pipe/wire_muxb_ctl_o@1013400-1013450 
solution 1 i_mips_core/decoder_pipe:decode_pipe/wire_muxb_ctl_o@1013500-1013550 
solution 1 decode_pipe/wire_muxb_ctl_o@1013500-1013550 
solution 1 i_mips_core/decoder_pipe:decode_pipe/wire_rd_sel_o@1013200-1013250 
solution 1 decode_pipe/wire_rd_sel_o@1013200-1013250 
solution 1 i_mips_core/decoder_pipe:decode_pipe/wire_rd_sel_o@1013300-1013350 
solution 1 decode_pipe/wire_rd_sel_o@1013300-1013350 
solution 1 i_mips_core/decoder_pipe/idecoder:decoder/always_1/block_1/case_1/block_13/stmt_5@1013000-1013050 
solution 1 decoder/always_1/block_1/case_1/block_13/stmt_5@1013000-1013050 
solution 1 i_mips_core/decoder_pipe/idecoder:decoder/always_1/block_1/case_1/block_14/stmt_1@1013200-1013250 
solution 1 decoder/always_1/block_1/case_1/block_14/stmt_1@1013200-1013250 
solution 1 i_mips_core/decoder_pipe/idecoder:decoder/always_1/block_1/case_1/block_14/stmt_2@1013200-1013250 
solution 1 decoder/always_1/block_1/case_1/block_14/stmt_2@1013200-1013250 
solution 1 i_mips_core/decoder_pipe/idecoder:decoder/always_1/block_1/case_1/block_14/stmt_5@1013200-1013250 
solution 1 decoder/always_1/block_1/case_1/block_14/stmt_5@1013200-1013250 
solution 1 i_mips_core/decoder_pipe/idecoder:decoder/always_1/block_1/case_1/block_14/stmt_6@1013200-1013250 
solution 1 decoder/always_1/block_1/case_1/block_14/stmt_6@1013200-1013250 
solution 1 i_mips_core/decoder_pipe/idecoder:decoder/always_1/block_1/case_1/block_14/stmt_7@1013200-1013250 
solution 1 decoder/always_1/block_1/case_1/block_14/stmt_7@1013200-1013250 
solution 1 i_mips_core/decoder_pipe/idecoder:decoder/always_1/block_1/case_1/block_14/stmt_8@1013200-1013250 
solution 1 decoder/always_1/block_1/case_1/block_14/stmt_8@1013200-1013250 
solution 1 i_mips_core/decoder_pipe/idecoder:decoder/always_1/block_1/case_1/block_14/stmt_9@1013200-1013250 
solution 1 decoder/always_1/block_1/case_1/block_14/stmt_9@1013200-1013250 
solution 1 i_mips_core/decoder_pipe/idecoder:decoder/always_1/block_1/case_1/block_16/stmt_1@1013100-1013150 
solution 1 decoder/always_1/block_1/case_1/block_16/stmt_1@1013100-1013150 
solution 1 i_mips_core/decoder_pipe/idecoder:decoder/always_1/block_1/case_1/block_16/stmt_2@1013100-1013150 
solution 1 decoder/always_1/block_1/case_1/block_16/stmt_2@1013100-1013150 
solution 1 i_mips_core/decoder_pipe/idecoder:decoder/always_1/block_1/case_1/block_16/stmt_5@1013100-1013150 
solution 1 decoder/always_1/block_1/case_1/block_16/stmt_5@1013100-1013150 
solution 1 i_mips_core/decoder_pipe/idecoder:decoder/always_1/block_1/case_1/block_16/stmt_7@1013100-1013150 
solution 1 decoder/always_1/block_1/case_1/block_16/stmt_7@1013100-1013150 
solution 1 i_mips_core/decoder_pipe/idecoder:decoder/always_1/block_1/case_1/block_16/stmt_8@1013100-1013150 
solution 1 decoder/always_1/block_1/case_1/block_16/stmt_8@1013100-1013150 
solution 1 i_mips_core/decoder_pipe/idecoder:decoder/always_1/block_1/case_1/block_16/stmt_9@1013100-1013150 
solution 1 decoder/always_1/block_1/case_1/block_16/stmt_9@1013100-1013150 
solution 1 i_mips_core/decoder_pipe/idecoder:decoder/always_1/block_1/case_1/block_21/stmt_1@1013300-1013350 
solution 1 decoder/always_1/block_1/case_1/block_21/stmt_1@1013300-1013350 
solution 1 i_mips_core/decoder_pipe/idecoder:decoder/always_1/block_1/case_1/block_21/stmt_10@1013300-1013350 
solution 1 decoder/always_1/block_1/case_1/block_21/stmt_10@1013300-1013350 
solution 1 i_mips_core/decoder_pipe/idecoder:decoder/always_1/block_1/case_1/block_21/stmt_6@1013300-1013350 
solution 1 decoder/always_1/block_1/case_1/block_21/stmt_6@1013300-1013350 
solution 1 i_mips_core/decoder_pipe/idecoder:decoder/always_1/block_1/case_1/block_21/stmt_7@1013300-1013350 
solution 1 decoder/always_1/block_1/case_1/block_21/stmt_7@1013300-1013350 
solution 1 i_mips_core/decoder_pipe/idecoder:decoder/always_1/block_1/case_1/block_21/stmt_8@1013300-1013350 
solution 1 decoder/always_1/block_1/case_1/block_21/stmt_8@1013300-1013350 
solution 1 i_mips_core/decoder_pipe/idecoder:decoder/input_ins_i@1013000-1013050 
solution 1 decoder/input_ins_i@1013000-1013050 
solution 1 i_mips_core/decoder_pipe/idecoder:decoder/input_ins_i@1013100-1013150 
solution 1 decoder/input_ins_i@1013100-1013150 
solution 1 i_mips_core/decoder_pipe/idecoder:decoder/input_ins_i@1013200-1013250 
solution 1 decoder/input_ins_i@1013200-1013250 
solution 1 i_mips_core/decoder_pipe/idecoder:decoder/input_ins_i@1013300-1013350 
solution 1 decoder/input_ins_i@1013300-1013350 
solution 1 i_mips_core/decoder_pipe/idecoder:decoder/reg_alu_func@1013100-1013150 
solution 1 decoder/reg_alu_func@1013100-1013150 
solution 1 i_mips_core/decoder_pipe/idecoder:decoder/reg_alu_func@1013200-1013250 
solution 1 decoder/reg_alu_func@1013200-1013250 
solution 1 i_mips_core/decoder_pipe/idecoder:decoder/reg_alu_func@1013300-1013350 
solution 1 decoder/reg_alu_func@1013300-1013350 
solution 1 i_mips_core/decoder_pipe/idecoder:decoder/reg_alu_we@1013100-1013150 
solution 1 decoder/reg_alu_we@1013100-1013150 
solution 1 i_mips_core/decoder_pipe/idecoder:decoder/reg_alu_we@1013200-1013250 
solution 1 decoder/reg_alu_we@1013200-1013250 
solution 1 i_mips_core/decoder_pipe/idecoder:decoder/reg_dmem_ctl@1013300-1013350 
solution 1 decoder/reg_dmem_ctl@1013300-1013350 
solution 1 i_mips_core/decoder_pipe/idecoder:decoder/reg_ext_ctl@1013100-1013150 
solution 1 decoder/reg_ext_ctl@1013100-1013150 
solution 1 i_mips_core/decoder_pipe/idecoder:decoder/reg_ext_ctl@1013200-1013250 
solution 1 decoder/reg_ext_ctl@1013200-1013250 
solution 1 i_mips_core/decoder_pipe/idecoder:decoder/reg_ext_ctl@1013300-1013350 
solution 1 decoder/reg_ext_ctl@1013300-1013350 
solution 1 i_mips_core/decoder_pipe/idecoder:decoder/reg_fsm_dly@1013000-1013050 
solution 1 decoder/reg_fsm_dly@1013000-1013050 
solution 1 i_mips_core/decoder_pipe/idecoder:decoder/reg_fsm_dly@1013100-1013150 
solution 1 decoder/reg_fsm_dly@1013100-1013150 
solution 1 i_mips_core/decoder_pipe/idecoder:decoder/reg_fsm_dly@1013200-1013250 
solution 1 decoder/reg_fsm_dly@1013200-1013250 
solution 1 i_mips_core/decoder_pipe/idecoder:decoder/reg_muxa_ctl@1013200-1013250 
solution 1 decoder/reg_muxa_ctl@1013200-1013250 
solution 1 i_mips_core/decoder_pipe/idecoder:decoder/reg_muxa_ctl@1013300-1013350 
solution 1 decoder/reg_muxa_ctl@1013300-1013350 
solution 1 i_mips_core/decoder_pipe/idecoder:decoder/reg_muxb_ctl@1013100-1013150 
solution 1 decoder/reg_muxb_ctl@1013100-1013150 
solution 1 i_mips_core/decoder_pipe/idecoder:decoder/reg_muxb_ctl@1013200-1013250 
solution 1 decoder/reg_muxb_ctl@1013200-1013250 
solution 1 i_mips_core/decoder_pipe/idecoder:decoder/reg_muxb_ctl@1013300-1013350 
solution 1 decoder/reg_muxb_ctl@1013300-1013350 
solution 1 i_mips_core/decoder_pipe/idecoder:decoder/reg_rd_sel@1013100-1013150 
solution 1 decoder/reg_rd_sel@1013100-1013150 
solution 1 i_mips_core/decoder_pipe/idecoder:decoder/reg_rd_sel@1013200-1013250 
solution 1 decoder/reg_rd_sel@1013200-1013250 
solution 1 i_mips_core/decoder_pipe/idecoder:decoder/wire_inst_op@1013000-1013050 
solution 1 decoder/wire_inst_op@1013000-1013050 
solution 1 i_mips_core/decoder_pipe/idecoder:decoder/wire_inst_op@1013100-1013150 
solution 1 decoder/wire_inst_op@1013100-1013150 
solution 1 i_mips_core/decoder_pipe/idecoder:decoder/wire_inst_op@1013200-1013250 
solution 1 decoder/wire_inst_op@1013200-1013250 
solution 1 i_mips_core/decoder_pipe/idecoder:decoder/wire_inst_op@1013300-1013350 
solution 1 decoder/wire_inst_op@1013300-1013350 
solution 1 i_mips_core/decoder_pipe/pipereg/U3:dmem_ctl_reg_clr_cls/always_1/if_1/if_1/stmt_2@1013300-1013350 
solution 1 dmem_ctl_reg_clr_cls/always_1/if_1/if_1/stmt_2@1013300-1013350 
solution 1 i_mips_core/decoder_pipe/pipereg/U15:dmem_ctl_reg_clr_cls/always_1/if_1/if_1/stmt_2@1013400-1013450 
solution 1 dmem_ctl_reg_clr_cls/always_1/if_1/if_1/stmt_2@1013400-1013450 
solution 1 i_mips_core/decoder_pipe/pipereg/U9:dmem_ctl_reg_clr_cls/always_1/if_1/if_1/stmt_2@1013500-1013550 
solution 1 dmem_ctl_reg_clr_cls/always_1/if_1/if_1/stmt_2@1013500-1013550 
solution 1 i_mips_core/decoder_pipe/pipereg/U3:dmem_ctl_reg_clr_cls/input_clr@1013300-1013350 
solution 1 dmem_ctl_reg_clr_cls/input_clr@1013300-1013350 
solution 1 i_mips_core/decoder_pipe/pipereg/U15:dmem_ctl_reg_clr_cls/input_clr@1013400-1013450 
solution 1 dmem_ctl_reg_clr_cls/input_clr@1013400-1013450 
solution 1 i_mips_core/decoder_pipe/pipereg/U9:dmem_ctl_reg_clr_cls/input_clr@1013500-1013550 
solution 1 dmem_ctl_reg_clr_cls/input_clr@1013500-1013550 
solution 1 i_mips_core/decoder_pipe/pipereg/U3:dmem_ctl_reg_clr_cls/input_cls@1013300-1013350 
solution 1 dmem_ctl_reg_clr_cls/input_cls@1013300-1013350 
solution 1 i_mips_core/decoder_pipe/pipereg/U15:dmem_ctl_reg_clr_cls/input_cls@1013400-1013450 
solution 1 dmem_ctl_reg_clr_cls/input_cls@1013400-1013450 
solution 1 i_mips_core/decoder_pipe/pipereg/U9:dmem_ctl_reg_clr_cls/input_cls@1013500-1013550 
solution 1 dmem_ctl_reg_clr_cls/input_cls@1013500-1013550 
solution 1 i_mips_core/decoder_pipe/pipereg/U3:dmem_ctl_reg_clr_cls/input_dmem_ctl_i@1013300-1013350 
solution 1 dmem_ctl_reg_clr_cls/input_dmem_ctl_i@1013300-1013350 
solution 1 i_mips_core/decoder_pipe/pipereg/U15:dmem_ctl_reg_clr_cls/input_dmem_ctl_i@1013400-1013450 
solution 1 dmem_ctl_reg_clr_cls/input_dmem_ctl_i@1013400-1013450 
solution 1 i_mips_core/decoder_pipe/pipereg/U9:dmem_ctl_reg_clr_cls/input_dmem_ctl_i@1013500-1013550 
solution 1 dmem_ctl_reg_clr_cls/input_dmem_ctl_i@1013500-1013550 
solution 1 i_mips_core/decoder_pipe/pipereg/U3:dmem_ctl_reg_clr_cls/reg_dmem_ctl_o@1013350-1013400 
solution 1 dmem_ctl_reg_clr_cls/reg_dmem_ctl_o@1013350-1013400 
solution 1 i_mips_core/decoder_pipe/pipereg/U15:dmem_ctl_reg_clr_cls/reg_dmem_ctl_o@1013450-1013500 
solution 1 dmem_ctl_reg_clr_cls/reg_dmem_ctl_o@1013450-1013500 
solution 1 i_mips_core/decoder_pipe/pipereg/U9:dmem_ctl_reg_clr_cls/reg_dmem_ctl_o@1013550-1013600 
solution 1 dmem_ctl_reg_clr_cls/reg_dmem_ctl_o@1013550-1013600 
solution 1 i_mips_core/iexec_stage:exec_stage/input_alu_func@1013300-1013350 
solution 1 exec_stage/input_alu_func@1013300-1013350 
solution 1 i_mips_core/iexec_stage:exec_stage/input_alu_func@1013400-1013450 
solution 1 exec_stage/input_alu_func@1013400-1013450 
solution 1 i_mips_core/iexec_stage:exec_stage/input_alu_func@1013500-1013550 
solution 1 exec_stage/input_alu_func@1013500-1013550 
solution 1 i_mips_core/iexec_stage:exec_stage/input_ext_i@1013300-1013350 
solution 1 exec_stage/input_ext_i@1013300-1013350 
solution 1 i_mips_core/iexec_stage:exec_stage/input_ext_i@1013400-1013450 
solution 1 exec_stage/input_ext_i@1013400-1013450 
solution 1 i_mips_core/iexec_stage:exec_stage/input_ext_i@1013500-1013550 
solution 1 exec_stage/input_ext_i@1013500-1013550 
solution 1 i_mips_core/iexec_stage:exec_stage/input_fw_alu@1013400-1013450 
solution 1 exec_stage/input_fw_alu@1013400-1013450 
solution 1 i_mips_core/iexec_stage:exec_stage/input_fw_alu@1013500-1013550 
solution 1 exec_stage/input_fw_alu@1013500-1013550 
solution 1 i_mips_core/iexec_stage:exec_stage/input_muxa_ctl_i@1013400-1013450 
solution 1 exec_stage/input_muxa_ctl_i@1013400-1013450 
solution 1 i_mips_core/iexec_stage:exec_stage/input_muxa_ctl_i@1013500-1013550 
solution 1 exec_stage/input_muxa_ctl_i@1013500-1013550 
solution 1 i_mips_core/iexec_stage:exec_stage/input_muxa_fw_ctl@1013400-1013450 
solution 1 exec_stage/input_muxa_fw_ctl@1013400-1013450 
solution 1 i_mips_core/iexec_stage:exec_stage/input_muxa_fw_ctl@1013500-1013550 
solution 1 exec_stage/input_muxa_fw_ctl@1013500-1013550 
solution 1 i_mips_core/iexec_stage:exec_stage/input_muxb_ctl_i@1013300-1013350 
solution 1 exec_stage/input_muxb_ctl_i@1013300-1013350 
solution 1 i_mips_core/iexec_stage:exec_stage/input_muxb_ctl_i@1013400-1013450 
solution 1 exec_stage/input_muxb_ctl_i@1013400-1013450 
solution 1 i_mips_core/iexec_stage:exec_stage/input_muxb_ctl_i@1013500-1013550 
solution 1 exec_stage/input_muxb_ctl_i@1013500-1013550 
solution 1 i_mips_core/iexec_stage:exec_stage/wire_BUS468@1013300-1013350 
solution 1 exec_stage/wire_BUS468@1013300-1013350 
solution 1 i_mips_core/iexec_stage:exec_stage/wire_BUS468@1013400-1013450 
solution 1 exec_stage/wire_BUS468@1013400-1013450 
solution 1 i_mips_core/iexec_stage:exec_stage/wire_BUS468@1013500-1013550 
solution 1 exec_stage/wire_BUS468@1013500-1013550 
solution 1 i_mips_core/iexec_stage:exec_stage/wire_BUS476@1013400-1013450 
solution 1 exec_stage/wire_BUS476@1013400-1013450 
solution 1 i_mips_core/iexec_stage:exec_stage/wire_BUS476@1013500-1013550 
solution 1 exec_stage/wire_BUS476@1013500-1013550 
solution 1 i_mips_core/iexec_stage:exec_stage/wire_alu_ur_o@1013300-1013350 
solution 1 exec_stage/wire_alu_ur_o@1013300-1013350 
solution 1 i_mips_core/iexec_stage:exec_stage/wire_alu_ur_o@1013400-1013450 
solution 1 exec_stage/wire_alu_ur_o@1013400-1013450 
solution 1 i_mips_core/iexec_stage:exec_stage/wire_alu_ur_o@1013500-1013550 
solution 1 exec_stage/wire_alu_ur_o@1013500-1013550 
solution 1 i_mips_core/iRF_stage/i_ext:ext/always_1/case_1/stmt_1@1013400-1013450 
solution 1 ext/always_1/case_1/stmt_1@1013400-1013450 
solution 1 i_mips_core/iRF_stage/i_ext:ext/always_1/case_1/stmt_2@1013300-1013350 
solution 1 ext/always_1/case_1/stmt_2@1013300-1013350 
solution 1 i_mips_core/iRF_stage/i_ext:ext/always_1/case_1/stmt_6@1013200-1013250 
solution 1 ext/always_1/case_1/stmt_6@1013200-1013250 
solution 1 i_mips_core/iRF_stage/i_ext:ext/input_ctl@1013200-1013250 
solution 1 ext/input_ctl@1013200-1013250 
solution 1 i_mips_core/iRF_stage/i_ext:ext/input_ctl@1013300-1013350 
solution 1 ext/input_ctl@1013300-1013350 
solution 1 i_mips_core/iRF_stage/i_ext:ext/input_ctl@1013400-1013450 
solution 1 ext/input_ctl@1013400-1013450 
solution 1 i_mips_core/iRF_stage/i_ext:ext/input_ins_i@1013200-1013250 
solution 1 ext/input_ins_i@1013200-1013250 
solution 1 i_mips_core/iRF_stage/i_ext:ext/input_ins_i@1013300-1013350 
solution 1 ext/input_ins_i@1013300-1013350 
solution 1 i_mips_core/iRF_stage/i_ext:ext/input_ins_i@1013400-1013450 
solution 1 ext/input_ins_i@1013400-1013450 
solution 1 i_mips_core/iRF_stage/i_ext:ext/reg_res@1013200-1013250 
solution 1 ext/reg_res@1013200-1013250 
solution 1 i_mips_core/iRF_stage/i_ext:ext/reg_res@1013300-1013350 
solution 1 ext/reg_res@1013300-1013350 
solution 1 i_mips_core/iRF_stage/i_ext:ext/reg_res@1013400-1013450 
solution 1 ext/reg_res@1013400-1013450 
solution 1 i_mips_core/iRF_stage/i_ext:ext/wire_instr25_0@1013200-1013250 
solution 1 ext/wire_instr25_0@1013200-1013250 
solution 1 i_mips_core/iRF_stage/i_ext:ext/wire_instr25_0@1013300-1013350 
solution 1 ext/wire_instr25_0@1013300-1013350 
solution 1 i_mips_core/iRF_stage/i_ext:ext/wire_instr25_0@1013400-1013450 
solution 1 ext/wire_instr25_0@1013400-1013450 
solution 1 i_mips_core/iRF_stage/i_ext:ext/wire_sign@1013400-1013450 
solution 1 ext/wire_sign@1013400-1013450 
solution 1 i_mips_core/decoder_pipe/pipereg/U4:ext_ctl_reg_clr_cls/always_1/if_1/if_1/stmt_2@1013100-1013150 
solution 1 ext_ctl_reg_clr_cls/always_1/if_1/if_1/stmt_2@1013100-1013150 
solution 1 i_mips_core/decoder_pipe/pipereg/U4:ext_ctl_reg_clr_cls/always_1/if_1/if_1/stmt_2@1013200-1013250 
solution 1 ext_ctl_reg_clr_cls/always_1/if_1/if_1/stmt_2@1013200-1013250 
solution 1 i_mips_core/decoder_pipe/pipereg/U4:ext_ctl_reg_clr_cls/always_1/if_1/if_1/stmt_2@1013300-1013350 
solution 1 ext_ctl_reg_clr_cls/always_1/if_1/if_1/stmt_2@1013300-1013350 
solution 1 i_mips_core/decoder_pipe/pipereg/U4:ext_ctl_reg_clr_cls/input_clr@1013100-1013150 
solution 1 ext_ctl_reg_clr_cls/input_clr@1013100-1013150 
solution 1 i_mips_core/decoder_pipe/pipereg/U4:ext_ctl_reg_clr_cls/input_clr@1013200-1013250 
solution 1 ext_ctl_reg_clr_cls/input_clr@1013200-1013250 
solution 1 i_mips_core/decoder_pipe/pipereg/U4:ext_ctl_reg_clr_cls/input_clr@1013300-1013350 
solution 1 ext_ctl_reg_clr_cls/input_clr@1013300-1013350 
solution 1 i_mips_core/decoder_pipe/pipereg/U4:ext_ctl_reg_clr_cls/input_cls@1013100-1013150 
solution 1 ext_ctl_reg_clr_cls/input_cls@1013100-1013150 
solution 1 i_mips_core/decoder_pipe/pipereg/U4:ext_ctl_reg_clr_cls/input_cls@1013200-1013250 
solution 1 ext_ctl_reg_clr_cls/input_cls@1013200-1013250 
solution 1 i_mips_core/decoder_pipe/pipereg/U4:ext_ctl_reg_clr_cls/input_ext_ctl_i@1013100-1013150 
solution 1 ext_ctl_reg_clr_cls/input_ext_ctl_i@1013100-1013150 
solution 1 i_mips_core/decoder_pipe/pipereg/U4:ext_ctl_reg_clr_cls/input_ext_ctl_i@1013200-1013250 
solution 1 ext_ctl_reg_clr_cls/input_ext_ctl_i@1013200-1013250 
solution 1 i_mips_core/decoder_pipe/pipereg/U4:ext_ctl_reg_clr_cls/input_ext_ctl_i@1013300-1013350 
solution 1 ext_ctl_reg_clr_cls/input_ext_ctl_i@1013300-1013350 
solution 1 i_mips_core/decoder_pipe/pipereg/U4:ext_ctl_reg_clr_cls/reg_ext_ctl_o@1013150-1013200 
solution 1 ext_ctl_reg_clr_cls/reg_ext_ctl_o@1013150-1013200 
solution 1 i_mips_core/decoder_pipe/pipereg/U4:ext_ctl_reg_clr_cls/reg_ext_ctl_o@1013250-1013300 
solution 1 ext_ctl_reg_clr_cls/reg_ext_ctl_o@1013250-1013300 
solution 1 i_mips_core/decoder_pipe/pipereg/U4:ext_ctl_reg_clr_cls/reg_ext_ctl_o@1013350-1013400 
solution 1 ext_ctl_reg_clr_cls/reg_ext_ctl_o@1013350-1013400 
solution 1 i_mips_core/iforward:forward/input_alu_we@1013400-1013450 
solution 1 forward/input_alu_we@1013400-1013450 
solution 1 i_mips_core/iforward:forward/input_alu_we@1013500-1013550 
solution 1 forward/input_alu_we@1013500-1013550 
solution 1 i_mips_core/iforward:forward/input_fw_alu_rn@1013400-1013450 
solution 1 forward/input_fw_alu_rn@1013400-1013450 
solution 1 i_mips_core/iforward:forward/input_fw_alu_rn@1013500-1013550 
solution 1 forward/input_fw_alu_rn@1013500-1013550 
solution 1 i_mips_core/iforward:forward/input_pause@1013300-1013350 
solution 1 forward/input_pause@1013300-1013350 
solution 1 i_mips_core/iforward:forward/input_rns_i@1013300-1013350 
solution 1 forward/input_rns_i@1013300-1013350 
solution 1 i_mips_core/iforward:forward/input_rns_i@1013400-1013450 
solution 1 forward/input_rns_i@1013400-1013450 
solution 1 i_mips_core/iforward:forward/wire_BUS82@1013400-1013450 
solution 1 forward/wire_BUS82@1013400-1013450 
solution 1 i_mips_core/iforward:forward/wire_BUS82@1013500-1013550 
solution 1 forward/wire_BUS82@1013500-1013550 
solution 1 i_mips_core/iforward:forward/wire_alu_rs_fw@1013400-1013450 
solution 1 forward/wire_alu_rs_fw@1013400-1013450 
solution 1 i_mips_core/iforward:forward/wire_alu_rs_fw@1013500-1013550 
solution 1 forward/wire_alu_rs_fw@1013500-1013550 
solution 1 i_mips_core/iforward/fw_alu_rs:forward_node/always_1/if_1/stmt_1@1013400-1013450 
solution 1 forward_node/always_1/if_1/stmt_1@1013400-1013450 
solution 1 i_mips_core/iforward/fw_alu_rs:forward_node/always_1/if_1/stmt_1@1013500-1013550 
solution 1 forward_node/always_1/if_1/stmt_1@1013500-1013550 
solution 1 i_mips_core/iforward/fw_alu_rs:forward_node/input_alu_we@1013400-1013450 
solution 1 forward_node/input_alu_we@1013400-1013450 
solution 1 i_mips_core/iforward/fw_alu_rs:forward_node/input_alu_we@1013500-1013550 
solution 1 forward_node/input_alu_we@1013500-1013550 
solution 1 i_mips_core/iforward/fw_alu_rs:forward_node/input_alu_wr_rn@1013400-1013450 
solution 1 forward_node/input_alu_wr_rn@1013400-1013450 
solution 1 i_mips_core/iforward/fw_alu_rs:forward_node/input_alu_wr_rn@1013500-1013550 
solution 1 forward_node/input_alu_wr_rn@1013500-1013550 
solution 1 i_mips_core/iforward/fw_alu_rs:forward_node/input_rn@1013400-1013450 
solution 1 forward_node/input_rn@1013400-1013450 
solution 1 i_mips_core/iforward/fw_alu_rs:forward_node/input_rn@1013500-1013550 
solution 1 forward_node/input_rn@1013500-1013550 
solution 1 i_mips_core/iforward/fw_alu_rs:forward_node/reg_mux_fw@1013400-1013450 
solution 1 forward_node/reg_mux_fw@1013400-1013450 
solution 1 i_mips_core/iforward/fw_alu_rs:forward_node/reg_mux_fw@1013500-1013550 
solution 1 forward_node/reg_mux_fw@1013500-1013550 
solution 1 i_mips_core/iRF_stage/jack1:jack/input_ins_i@1013200-1013250 
solution 1 jack/input_ins_i@1013200-1013250 
solution 1 i_mips_core/iRF_stage/jack1:jack/input_ins_i@1013300-1013350 
solution 1 jack/input_ins_i@1013300-1013350 
solution 1 i_mips_core/iRF_stage/jack1:jack/input_ins_i@1013400-1013450 
solution 1 jack/input_ins_i@1013400-1013450 
solution 1 i_mips_core/iRF_stage/jack1:jack/wire_rs_o@1013300-1013350 
solution 1 jack/wire_rs_o@1013300-1013350 
solution 1 i_mips_core/iRF_stage/jack1:jack/wire_rs_o@1013400-1013450 
solution 1 jack/wire_rs_o@1013400-1013450 
solution 1 i_mips_core/iRF_stage/jack1:jack/wire_rt_o@1013200-1013250 
solution 1 jack/wire_rt_o@1013200-1013250 
solution 1 i_mips_core/iRF_stage/jack1:jack/wire_rt_o@1013300-1013350 
solution 1 jack/wire_rt_o@1013300-1013350 
solution 1 i_mips_core/iexec_stage/MIPS_alu:mips_alu/input_a@1013400-1013450 
solution 1 mips_alu/input_a@1013400-1013450 
solution 1 i_mips_core/iexec_stage/MIPS_alu:mips_alu/input_a@1013500-1013550 
solution 1 mips_alu/input_a@1013500-1013550 
solution 1 i_mips_core/iexec_stage/MIPS_alu:mips_alu/input_b@1013300-1013350 
solution 1 mips_alu/input_b@1013300-1013350 
solution 1 i_mips_core/iexec_stage/MIPS_alu:mips_alu/input_b@1013400-1013450 
solution 1 mips_alu/input_b@1013400-1013450 
solution 1 i_mips_core/iexec_stage/MIPS_alu:mips_alu/input_b@1013500-1013550 
solution 1 mips_alu/input_b@1013500-1013550 
solution 1 i_mips_core/iexec_stage/MIPS_alu:mips_alu/input_ctl@1013300-1013350 
solution 1 mips_alu/input_ctl@1013300-1013350 
solution 1 i_mips_core/iexec_stage/MIPS_alu:mips_alu/input_ctl@1013400-1013450 
solution 1 mips_alu/input_ctl@1013400-1013450 
solution 1 i_mips_core/iexec_stage/MIPS_alu:mips_alu/input_ctl@1013500-1013550 
solution 1 mips_alu/input_ctl@1013500-1013550 
solution 1 i_mips_core/iexec_stage/MIPS_alu:mips_alu/wire_alu_c@1013300-1013350 
solution 1 mips_alu/wire_alu_c@1013300-1013350 
solution 1 i_mips_core/iexec_stage/MIPS_alu:mips_alu/wire_alu_c@1013400-1013450 
solution 1 mips_alu/wire_alu_c@1013400-1013450 
solution 1 i_mips_core/iexec_stage/MIPS_alu:mips_alu/wire_alu_c@1013500-1013550 
solution 1 mips_alu/wire_alu_c@1013500-1013550 
solution 1 i_mips_core/iexec_stage/MIPS_alu:mips_alu/wire_c@1013300-1013350 
solution 1 mips_alu/wire_c@1013300-1013350 
solution 1 i_mips_core/iexec_stage/MIPS_alu:mips_alu/wire_c@1013400-1013450 
solution 1 mips_alu/wire_c@1013400-1013450 
solution 1 i_mips_core/iexec_stage/MIPS_alu:mips_alu/wire_c@1013500-1013550 
solution 1 mips_alu/wire_c@1013500-1013550 
solution 1 i_mips_core/iexec_stage/MIPS_alu:mips_alu/wire_mul_div_c@1013300-1013350 
solution 1 mips_alu/wire_mul_div_c@1013300-1013350 
solution 1 i_mips_core/iexec_stage/MIPS_alu:mips_alu/wire_mul_div_c@1013400-1013450 
solution 1 mips_alu/wire_mul_div_c@1013400-1013450 
solution 1 i_mips_core/iexec_stage/MIPS_alu:mips_alu/wire_mul_div_c@1013500-1013550 
solution 1 mips_alu/wire_mul_div_c@1013500-1013550 
solution 1 i_mips_core/iexec_stage/MIPS_alu:mips_alu/wire_shift_c@1013300-1013350 
solution 1 mips_alu/wire_shift_c@1013300-1013350 
solution 1 i_mips_core/iexec_stage/MIPS_alu:mips_alu/wire_shift_c@1013400-1013450 
solution 1 mips_alu/wire_shift_c@1013400-1013450 
solution 1 i_mips_core/iexec_stage/MIPS_alu:mips_alu/wire_shift_c@1013500-1013550 
solution 1 mips_alu/wire_shift_c@1013500-1013550 
solution 1 i_mips_core:mips_core/input_irq_i@1013000-1013050 
solution 1 mips_core/input_irq_i@1013000-1013050 
solution 1 i_mips_core:mips_core/input_irq_i@1013100-1013150 
solution 1 mips_core/input_irq_i@1013100-1013150 
solution 1 i_mips_core:mips_core/input_irq_i@1013200-1013250 
solution 1 mips_core/input_irq_i@1013200-1013250 
solution 1 i_mips_core:mips_core/input_irq_i@1013300-1013350 
solution 1 mips_core/input_irq_i@1013300-1013350 
solution 1 i_mips_core:mips_core/input_pause@1013100-1013150 
solution 1 mips_core/input_pause@1013100-1013150 
solution 1 i_mips_core:mips_core/input_pause@1013200-1013250 
solution 1 mips_core/input_pause@1013200-1013250 
solution 1 i_mips_core:mips_core/input_pause@1013300-1013350 
solution 1 mips_core/input_pause@1013300-1013350 
solution 1 i_mips_core:mips_core/input_rst@1013000-1013050 
solution 1 mips_core/input_rst@1013000-1013050 
solution 1 i_mips_core:mips_core/input_rst@1013100-1013150 
solution 1 mips_core/input_rst@1013100-1013150 
solution 1 i_mips_core:mips_core/input_rst@1013200-1013250 
solution 1 mips_core/input_rst@1013200-1013250 
solution 1 i_mips_core:mips_core/input_rst@1013300-1013350 
solution 1 mips_core/input_rst@1013300-1013350 
solution 1 i_mips_core:mips_core/input_zz_ins_i@1013000-1013050 
solution 1 mips_core/input_zz_ins_i@1013000-1013050 
solution 1 i_mips_core:mips_core/input_zz_ins_i@1013100-1013150 
solution 1 mips_core/input_zz_ins_i@1013100-1013150 
solution 1 i_mips_core:mips_core/input_zz_ins_i@1013200-1013250 
solution 1 mips_core/input_zz_ins_i@1013200-1013250 
solution 1 i_mips_core:mips_core/input_zz_ins_i@1013300-1013350 
solution 1 mips_core/input_zz_ins_i@1013300-1013350 
solution 1 i_mips_core:mips_core/wire_BUS1158@1013400-1013450 
solution 1 mips_core/wire_BUS1158@1013400-1013450 
solution 1 i_mips_core:mips_core/wire_BUS1158@1013500-1013550 
solution 1 mips_core/wire_BUS1158@1013500-1013550 
solution 1 i_mips_core:mips_core/wire_BUS117@1013200-1013250 
solution 1 mips_core/wire_BUS117@1013200-1013250 
solution 1 i_mips_core:mips_core/wire_BUS117@1013300-1013350 
solution 1 mips_core/wire_BUS117@1013300-1013350 
solution 1 i_mips_core:mips_core/wire_BUS117@1013400-1013450 
solution 1 mips_core/wire_BUS117@1013400-1013450 
solution 1 i_mips_core:mips_core/wire_BUS1724@1013400-1013450 
solution 1 mips_core/wire_BUS1724@1013400-1013450 
solution 1 i_mips_core:mips_core/wire_BUS1724@1013500-1013550 
solution 1 mips_core/wire_BUS1724@1013500-1013550 
solution 1 i_mips_core:mips_core/wire_BUS1726@1013300-1013350 
solution 1 mips_core/wire_BUS1726@1013300-1013350 
solution 1 i_mips_core:mips_core/wire_BUS1726@1013400-1013450 
solution 1 mips_core/wire_BUS1726@1013400-1013450 
solution 1 i_mips_core:mips_core/wire_BUS197@1013000-1013050 
solution 1 mips_core/wire_BUS197@1013000-1013050 
solution 1 i_mips_core:mips_core/wire_BUS197@1013100-1013150 
solution 1 mips_core/wire_BUS197@1013100-1013150 
solution 1 i_mips_core:mips_core/wire_BUS197@1013200-1013250 
solution 1 mips_core/wire_BUS197@1013200-1013250 
solution 1 i_mips_core:mips_core/wire_BUS371@1013200-1013250 
solution 1 mips_core/wire_BUS371@1013200-1013250 
solution 1 i_mips_core:mips_core/wire_BUS371@1013300-1013350 
solution 1 mips_core/wire_BUS371@1013300-1013350 
solution 1 i_mips_core:mips_core/wire_BUS5832@1013400-1013450 
solution 1 mips_core/wire_BUS5832@1013400-1013450 
solution 1 i_mips_core:mips_core/wire_BUS5832@1013500-1013550 
solution 1 mips_core/wire_BUS5832@1013500-1013550 
solution 1 i_mips_core:mips_core/wire_BUS5840@1013300-1013350 
solution 1 mips_core/wire_BUS5840@1013300-1013350 
solution 1 i_mips_core:mips_core/wire_BUS5840@1013400-1013450 
solution 1 mips_core/wire_BUS5840@1013400-1013450 
solution 1 i_mips_core:mips_core/wire_BUS5840@1013500-1013550 
solution 1 mips_core/wire_BUS5840@1013500-1013550 
solution 1 i_mips_core:mips_core/wire_BUS6275@1013300-1013350 
solution 1 mips_core/wire_BUS6275@1013300-1013350 
solution 1 i_mips_core:mips_core/wire_BUS6275@1013400-1013450 
solution 1 mips_core/wire_BUS6275@1013400-1013450 
solution 1 i_mips_core:mips_core/wire_BUS6275@1013500-1013550 
solution 1 mips_core/wire_BUS6275@1013500-1013550 
solution 1 i_mips_core:mips_core/wire_BUS7219@1013200-1013250 
solution 1 mips_core/wire_BUS7219@1013200-1013250 
solution 1 i_mips_core:mips_core/wire_BUS7219@1013300-1013350 
solution 1 mips_core/wire_BUS7219@1013300-1013350 
solution 1 i_mips_core:mips_core/wire_BUS7219@1013400-1013450 
solution 1 mips_core/wire_BUS7219@1013400-1013450 
solution 1 i_mips_core:mips_core/wire_BUS7231@1013300-1013350 
solution 1 mips_core/wire_BUS7231@1013300-1013350 
solution 1 i_mips_core:mips_core/wire_BUS7231@1013400-1013450 
solution 1 mips_core/wire_BUS7231@1013400-1013450 
solution 1 i_mips_core:mips_core/wire_BUS7231@1013500-1013550 
solution 1 mips_core/wire_BUS7231@1013500-1013550 
solution 1 i_mips_core:mips_core/wire_BUS748@1013300-1013350 
solution 1 mips_core/wire_BUS748@1013300-1013350 
solution 1 i_mips_core:mips_core/wire_BUS748@1013400-1013450 
solution 1 mips_core/wire_BUS748@1013400-1013450 
solution 1 i_mips_core:mips_core/wire_BUS775@1013200-1013250 
solution 1 mips_core/wire_BUS775@1013200-1013250 
solution 1 i_mips_core:mips_core/wire_BUS775@1013300-1013350 
solution 1 mips_core/wire_BUS775@1013300-1013350 
solution 1 i_mips_core:mips_core/wire_BUS9589@1013300-1013350 
solution 1 mips_core/wire_BUS9589@1013300-1013350 
solution 1 i_mips_core:mips_core/wire_BUS9589@1013400-1013450 
solution 1 mips_core/wire_BUS9589@1013400-1013450 
solution 1 i_mips_core:mips_core/wire_BUS9589@1013500-1013550 
solution 1 mips_core/wire_BUS9589@1013500-1013550 
solution 1 i_mips_core:mips_core/wire_NET1572@1013100-1013150 
solution 1 mips_core/wire_NET1572@1013100-1013150 
solution 1 i_mips_core:mips_core/wire_NET1572@1013200-1013250 
solution 1 mips_core/wire_NET1572@1013200-1013250 
solution 1 i_mips_core:mips_core/wire_NET1572@1013300-1013350 
solution 1 mips_core/wire_NET1572@1013300-1013350 
solution 1 i_mips_core:mips_core/wire_NET1606@1013100-1013150 
solution 1 mips_core/wire_NET1606@1013100-1013150 
solution 1 i_mips_core:mips_core/wire_NET1606@1013200-1013250 
solution 1 mips_core/wire_NET1606@1013200-1013250 
solution 1 i_mips_core:mips_core/wire_NET1606@1013300-1013350 
solution 1 mips_core/wire_NET1606@1013300-1013350 
solution 1 i_mips_core:mips_core/wire_NET1640@1013200-1013250 
solution 1 mips_core/wire_NET1640@1013200-1013250 
solution 1 i_mips_core:mips_core/wire_NET1640@1013300-1013350 
solution 1 mips_core/wire_NET1640@1013300-1013350 
solution 1 i_mips_core:mips_core/wire_NET1640@1013400-1013450 
solution 1 mips_core/wire_NET1640@1013400-1013450 
solution 1 i_mips_core:mips_core/wire_NET767@1013400-1013450 
solution 1 mips_core/wire_NET767@1013400-1013450 
solution 1 i_mips_core:mips_core/wire_NET767@1013500-1013550 
solution 1 mips_core/wire_NET767@1013500-1013550 
solution 1 i_mips_core:mips_core/wire_cop_addr_o@1013400-1013450 
solution 1 mips_core/wire_cop_addr_o@1013400-1013450 
solution 1 i_mips_core:mips_core/wire_cop_addr_o@1013500-1013550 
solution 1 mips_core/wire_cop_addr_o@1013500-1013550 
solution 1 i_mips_core:mips_core/wire_cop_addr_o@1013600-1013650 
solution 1 mips_core/wire_cop_addr_o@1013600-1013650 
solution 1 i_mips_core:mips_core/wire_cop_mem_ctl_o@1013600-1013650 
solution 1 mips_core/wire_cop_mem_ctl_o@1013600-1013650 
solution 1 imips_dvc:mips_dvc/always_1/block_1/stmt_1@1013400-1013450 
solution 1 mips_dvc/always_1/block_1/stmt_1@1013400-1013450 
solution 1 imips_dvc:mips_dvc/always_2/block_1/stmt_1@1013500-1013550 
solution 1 mips_dvc/always_2/block_1/stmt_1@1013500-1013550 
solution 1 imips_dvc:mips_dvc/always_4/if_1/block_2/if_1/stmt_1@1013600-1013650 
solution 1 mips_dvc/always_4/if_1/block_2/if_1/stmt_1@1013600-1013650 
solution 1 imips_dvc:mips_dvc/always_6/stmt_1@1013000-1013050 
solution 1 mips_dvc/always_6/stmt_1@1013000-1013050 
solution 1 imips_dvc:mips_dvc/always_6/stmt_1@1013100-1013150 
solution 1 mips_dvc/always_6/stmt_1@1013100-1013150 
solution 1 imips_dvc:mips_dvc/always_6/stmt_1@1013200-1013250 
solution 1 mips_dvc/always_6/stmt_1@1013200-1013250 
solution 1 imips_dvc:mips_dvc/input_addr@1013600-1013650 
solution 1 mips_dvc/input_addr@1013600-1013650 
solution 1 imips_dvc:mips_dvc/input_key1@1013400-1013450 
solution 1 mips_dvc/input_key1@1013400-1013450 
solution 1 imips_dvc:mips_dvc/input_mem_ctl@1013600-1013650 
solution 1 mips_dvc/input_mem_ctl@1013600-1013650 
solution 1 imips_dvc:mips_dvc/reg_cmd@1013000-1013050 
solution 1 mips_dvc/reg_cmd@1013000-1013050 
solution 1 imips_dvc:mips_dvc/reg_cmd@1013050-1013100 
solution 1 mips_dvc/reg_cmd@1013050-1013100 
solution 1 imips_dvc:mips_dvc/reg_cmd@1013150-1013200 
solution 1 mips_dvc/reg_cmd@1013150-1013200 
solution 1 imips_dvc:mips_dvc/reg_dout@1013650-1013700 
solution 1 mips_dvc/reg_dout@1013650-1013700 
solution 1 imips_dvc:mips_dvc/reg_irq_req_o@1013000-1013050 
solution 1 mips_dvc/reg_irq_req_o@1013000-1013050 
solution 1 imips_dvc:mips_dvc/reg_irq_req_o@1013050-1013100 
solution 1 mips_dvc/reg_irq_req_o@1013050-1013100 
solution 1 imips_dvc:mips_dvc/reg_irq_req_o@1013150-1013200 
solution 1 mips_dvc/reg_irq_req_o@1013150-1013200 
solution 1 imips_dvc:mips_dvc/reg_irq_req_o@1013250-1013300 
solution 1 mips_dvc/reg_irq_req_o@1013250-1013300 
solution 1 imips_dvc:mips_dvc/reg_r_key1@1013450-1013500 
solution 1 mips_dvc/reg_r_key1@1013450-1013500 
solution 1 imips_dvc:mips_dvc/reg_rr_key1@1013550-1013600 
solution 1 mips_dvc/reg_rr_key1@1013550-1013600 
solution 1 :mips_sys/input_key1@1013400-1013450 
solution 1 mips_sys/input_key1@1013400-1013450 
solution 1 :mips_sys/input_pause@1013100-1013150 
solution 1 mips_sys/input_pause@1013100-1013150 
solution 1 :mips_sys/input_pause@1013200-1013250 
solution 1 mips_sys/input_pause@1013200-1013250 
solution 1 :mips_sys/input_pause@1013300-1013350 
solution 1 mips_sys/input_pause@1013300-1013350 
solution 1 :mips_sys/input_rst@1013000-1013050 
solution 1 mips_sys/input_rst@1013000-1013050 
solution 1 :mips_sys/input_rst@1013100-1013150 
solution 1 mips_sys/input_rst@1013100-1013150 
solution 1 :mips_sys/input_rst@1013200-1013250 
solution 1 mips_sys/input_rst@1013200-1013250 
solution 1 :mips_sys/input_rst@1013300-1013350 
solution 1 mips_sys/input_rst@1013300-1013350 
solution 1 :mips_sys/input_zz_ins_i@1013000-1013050 
solution 1 mips_sys/input_zz_ins_i@1013000-1013050 
solution 1 :mips_sys/input_zz_ins_i@1013100-1013150 
solution 1 mips_sys/input_zz_ins_i@1013100-1013150 
solution 1 :mips_sys/input_zz_ins_i@1013200-1013250 
solution 1 mips_sys/input_zz_ins_i@1013200-1013250 
solution 1 :mips_sys/input_zz_ins_i@1013300-1013350 
solution 1 mips_sys/input_zz_ins_i@1013300-1013350 
solution 1 :mips_sys/wire_cop_addr@1013600-1013650 
solution 1 mips_sys/wire_cop_addr@1013600-1013650 
solution 1 :mips_sys/wire_cop_mem_ctl@1013600-1013650 
solution 1 mips_sys/wire_cop_mem_ctl@1013600-1013650 
solution 1 :mips_sys/wire_w_irq@1013000-1013050 
solution 1 mips_sys/wire_w_irq@1013000-1013050 
solution 1 :mips_sys/wire_w_irq@1013100-1013150 
solution 1 mips_sys/wire_w_irq@1013100-1013150 
solution 1 :mips_sys/wire_w_irq@1013200-1013250 
solution 1 mips_sys/wire_w_irq@1013200-1013250 
solution 1 :mips_sys/wire_w_irq@1013300-1013350 
solution 1 mips_sys/wire_w_irq@1013300-1013350 
solution 2 i_mips_core/iexec_stage/MIPS_alu/muldiv_ff:muldiv_ff/input_op_type@1013000-1013050 i_mips_core/iexec_stage/MIPS_alu/muldiv_ff:muldiv_ff/input_op_type@1013300-1013350 
solution 2 muldiv_ff/input_op_type@1013000-1013050 muldiv_ff/input_op_type@1013300-1013350 
solution 2 i_mips_core/iexec_stage/MIPS_alu/muldiv_ff:muldiv_ff/input_op_type@1013000-1013050 i_mips_core/iexec_stage/MIPS_alu/muldiv_ff:muldiv_ff/input_op_type@1013400-1013450 
solution 2 muldiv_ff/input_op_type@1013000-1013050 muldiv_ff/input_op_type@1013400-1013450 
solution 2 i_mips_core/iexec_stage/MIPS_alu/muldiv_ff:muldiv_ff/input_op_type@1013000-1013050 i_mips_core/iexec_stage/MIPS_alu/muldiv_ff:muldiv_ff/input_op_type@1013500-1013550 
solution 2 muldiv_ff/input_op_type@1013000-1013050 muldiv_ff/input_op_type@1013500-1013550 
solution 2 i_mips_core/iexec_stage/MIPS_alu/muldiv_ff:muldiv_ff/input_op_type@1013100-1013150 i_mips_core/iexec_stage/MIPS_alu/muldiv_ff:muldiv_ff/input_op_type@1013300-1013350 
solution 2 muldiv_ff/input_op_type@1013100-1013150 muldiv_ff/input_op_type@1013300-1013350 
solution 2 i_mips_core/iexec_stage/MIPS_alu/muldiv_ff:muldiv_ff/input_op_type@1013200-1013250 i_mips_core/iexec_stage/MIPS_alu/muldiv_ff:muldiv_ff/input_op_type@1013300-1013350 
solution 2 muldiv_ff/input_op_type@1013200-1013250 muldiv_ff/input_op_type@1013300-1013350 
solution 1 i_mips_core/iexec_stage/MIPS_alu/muldiv_ff:muldiv_ff/wire_res@1013300-1013350 
solution 1 muldiv_ff/wire_res@1013300-1013350 
solution 1 i_mips_core/iexec_stage/MIPS_alu/muldiv_ff:muldiv_ff/wire_res@1013400-1013450 
solution 1 muldiv_ff/wire_res@1013400-1013450 
solution 1 i_mips_core/iexec_stage/MIPS_alu/muldiv_ff:muldiv_ff/wire_res@1013500-1013550 
solution 1 muldiv_ff/wire_res@1013500-1013550 
solution 1 i_mips_core/decoder_pipe/pipereg/U7:muxa_ctl_reg_clr_cls/always_1/if_1/if_1/stmt_2@1013200-1013250 
solution 1 muxa_ctl_reg_clr_cls/always_1/if_1/if_1/stmt_2@1013200-1013250 
solution 1 i_mips_core/decoder_pipe/pipereg/U7:muxa_ctl_reg_clr_cls/always_1/if_1/if_1/stmt_2@1013300-1013350 
solution 1 muxa_ctl_reg_clr_cls/always_1/if_1/if_1/stmt_2@1013300-1013350 
solution 1 i_mips_core/decoder_pipe/pipereg/U17:muxa_ctl_reg_clr_cls/always_1/if_1/if_1/stmt_2@1013300-1013350 
solution 1 i_mips_core/decoder_pipe/pipereg/U17:muxa_ctl_reg_clr_cls/always_1/if_1/if_1/stmt_2@1013400-1013450 
solution 1 muxa_ctl_reg_clr_cls/always_1/if_1/if_1/stmt_2@1013400-1013450 
solution 1 i_mips_core/decoder_pipe/pipereg/U7:muxa_ctl_reg_clr_cls/input_clr@1013200-1013250 
solution 1 muxa_ctl_reg_clr_cls/input_clr@1013200-1013250 
solution 1 i_mips_core/decoder_pipe/pipereg/U7:muxa_ctl_reg_clr_cls/input_clr@1013300-1013350 
solution 1 muxa_ctl_reg_clr_cls/input_clr@1013300-1013350 
solution 1 i_mips_core/decoder_pipe/pipereg/U17:muxa_ctl_reg_clr_cls/input_clr@1013300-1013350 
solution 1 i_mips_core/decoder_pipe/pipereg/U17:muxa_ctl_reg_clr_cls/input_clr@1013400-1013450 
solution 1 muxa_ctl_reg_clr_cls/input_clr@1013400-1013450 
solution 1 i_mips_core/decoder_pipe/pipereg/U7:muxa_ctl_reg_clr_cls/input_muxa_ctl_i@1013200-1013250 
solution 1 muxa_ctl_reg_clr_cls/input_muxa_ctl_i@1013200-1013250 
solution 1 i_mips_core/decoder_pipe/pipereg/U7:muxa_ctl_reg_clr_cls/input_muxa_ctl_i@1013300-1013350 
solution 1 muxa_ctl_reg_clr_cls/input_muxa_ctl_i@1013300-1013350 
solution 1 i_mips_core/decoder_pipe/pipereg/U17:muxa_ctl_reg_clr_cls/input_muxa_ctl_i@1013300-1013350 
solution 1 i_mips_core/decoder_pipe/pipereg/U17:muxa_ctl_reg_clr_cls/input_muxa_ctl_i@1013400-1013450 
solution 1 muxa_ctl_reg_clr_cls/input_muxa_ctl_i@1013400-1013450 
solution 1 i_mips_core/decoder_pipe/pipereg/U7:muxa_ctl_reg_clr_cls/reg_muxa_ctl_o@1013250-1013300 
solution 1 muxa_ctl_reg_clr_cls/reg_muxa_ctl_o@1013250-1013300 
solution 1 i_mips_core/decoder_pipe/pipereg/U7:muxa_ctl_reg_clr_cls/reg_muxa_ctl_o@1013350-1013400 
solution 1 muxa_ctl_reg_clr_cls/reg_muxa_ctl_o@1013350-1013400 
solution 1 i_mips_core/decoder_pipe/pipereg/U17:muxa_ctl_reg_clr_cls/reg_muxa_ctl_o@1013350-1013400 
solution 1 i_mips_core/decoder_pipe/pipereg/U17:muxa_ctl_reg_clr_cls/reg_muxa_ctl_o@1013450-1013500 
solution 1 muxa_ctl_reg_clr_cls/reg_muxa_ctl_o@1013450-1013500 
solution 1 i_mips_core/decoder_pipe/pipereg/U1:muxb_ctl_reg_clr_cls/always_1/if_1/if_1/stmt_2@1013100-1013150 
solution 1 muxb_ctl_reg_clr_cls/always_1/if_1/if_1/stmt_2@1013100-1013150 
solution 1 i_mips_core/decoder_pipe/pipereg/U1:muxb_ctl_reg_clr_cls/always_1/if_1/if_1/stmt_2@1013200-1013250 
solution 1 muxb_ctl_reg_clr_cls/always_1/if_1/if_1/stmt_2@1013200-1013250 
solution 1 i_mips_core/decoder_pipe/pipereg/U14:muxb_ctl_reg_clr_cls/always_1/if_1/if_1/stmt_2@1013200-1013250 
solution 1 i_mips_core/decoder_pipe/pipereg/U1:muxb_ctl_reg_clr_cls/always_1/if_1/if_1/stmt_2@1013300-1013350 
solution 1 muxb_ctl_reg_clr_cls/always_1/if_1/if_1/stmt_2@1013300-1013350 
solution 1 i_mips_core/decoder_pipe/pipereg/U14:muxb_ctl_reg_clr_cls/always_1/if_1/if_1/stmt_2@1013300-1013350 
solution 1 i_mips_core/decoder_pipe/pipereg/U14:muxb_ctl_reg_clr_cls/always_1/if_1/if_1/stmt_2@1013400-1013450 
solution 1 muxb_ctl_reg_clr_cls/always_1/if_1/if_1/stmt_2@1013400-1013450 
solution 1 i_mips_core/decoder_pipe/pipereg/U1:muxb_ctl_reg_clr_cls/input_clr@1013100-1013150 
solution 1 muxb_ctl_reg_clr_cls/input_clr@1013100-1013150 
solution 1 i_mips_core/decoder_pipe/pipereg/U1:muxb_ctl_reg_clr_cls/input_clr@1013200-1013250 
solution 1 muxb_ctl_reg_clr_cls/input_clr@1013200-1013250 
solution 1 i_mips_core/decoder_pipe/pipereg/U14:muxb_ctl_reg_clr_cls/input_clr@1013200-1013250 
solution 1 i_mips_core/decoder_pipe/pipereg/U14:muxb_ctl_reg_clr_cls/input_clr@1013300-1013350 
solution 1 muxb_ctl_reg_clr_cls/input_clr@1013300-1013350 
solution 1 i_mips_core/decoder_pipe/pipereg/U1:muxb_ctl_reg_clr_cls/input_clr@1013300-1013350 
solution 1 i_mips_core/decoder_pipe/pipereg/U14:muxb_ctl_reg_clr_cls/input_clr@1013400-1013450 
solution 1 muxb_ctl_reg_clr_cls/input_clr@1013400-1013450 
solution 1 i_mips_core/decoder_pipe/pipereg/U1:muxb_ctl_reg_clr_cls/input_muxb_ctl_i@1013100-1013150 
solution 1 muxb_ctl_reg_clr_cls/input_muxb_ctl_i@1013100-1013150 
solution 1 i_mips_core/decoder_pipe/pipereg/U1:muxb_ctl_reg_clr_cls/input_muxb_ctl_i@1013200-1013250 
solution 1 muxb_ctl_reg_clr_cls/input_muxb_ctl_i@1013200-1013250 
solution 1 i_mips_core/decoder_pipe/pipereg/U14:muxb_ctl_reg_clr_cls/input_muxb_ctl_i@1013200-1013250 
solution 1 i_mips_core/decoder_pipe/pipereg/U1:muxb_ctl_reg_clr_cls/input_muxb_ctl_i@1013300-1013350 
solution 1 muxb_ctl_reg_clr_cls/input_muxb_ctl_i@1013300-1013350 
solution 1 i_mips_core/decoder_pipe/pipereg/U14:muxb_ctl_reg_clr_cls/input_muxb_ctl_i@1013300-1013350 
solution 1 i_mips_core/decoder_pipe/pipereg/U14:muxb_ctl_reg_clr_cls/input_muxb_ctl_i@1013400-1013450 
solution 1 muxb_ctl_reg_clr_cls/input_muxb_ctl_i@1013400-1013450 
solution 1 i_mips_core/decoder_pipe/pipereg/U1:muxb_ctl_reg_clr_cls/reg_muxb_ctl_o@1013150-1013200 
solution 1 muxb_ctl_reg_clr_cls/reg_muxb_ctl_o@1013150-1013200 
solution 1 i_mips_core/decoder_pipe/pipereg/U1:muxb_ctl_reg_clr_cls/reg_muxb_ctl_o@1013250-1013300 
solution 1 muxb_ctl_reg_clr_cls/reg_muxb_ctl_o@1013250-1013300 
solution 1 i_mips_core/decoder_pipe/pipereg/U14:muxb_ctl_reg_clr_cls/reg_muxb_ctl_o@1013250-1013300 
solution 1 i_mips_core/decoder_pipe/pipereg/U1:muxb_ctl_reg_clr_cls/reg_muxb_ctl_o@1013350-1013400 
solution 1 muxb_ctl_reg_clr_cls/reg_muxb_ctl_o@1013350-1013400 
solution 1 i_mips_core/decoder_pipe/pipereg/U14:muxb_ctl_reg_clr_cls/reg_muxb_ctl_o@1013350-1013400 
solution 1 i_mips_core/decoder_pipe/pipereg/U14:muxb_ctl_reg_clr_cls/reg_muxb_ctl_o@1013450-1013500 
solution 1 muxb_ctl_reg_clr_cls/reg_muxb_ctl_o@1013450-1013500 
solution 1 i_mips_core/decoder_pipe/pipereg:pipelinedregs/input_alu_func_i@1013100-1013150 
solution 1 pipelinedregs/input_alu_func_i@1013100-1013150 
solution 1 i_mips_core/decoder_pipe/pipereg:pipelinedregs/input_alu_func_i@1013200-1013250 
solution 1 pipelinedregs/input_alu_func_i@1013200-1013250 
solution 1 i_mips_core/decoder_pipe/pipereg:pipelinedregs/input_alu_func_i@1013300-1013350 
solution 1 pipelinedregs/input_alu_func_i@1013300-1013350 
solution 1 i_mips_core/decoder_pipe/pipereg:pipelinedregs/input_alu_we_i@1013100-1013150 
solution 1 pipelinedregs/input_alu_we_i@1013100-1013150 
solution 1 i_mips_core/decoder_pipe/pipereg:pipelinedregs/input_alu_we_i@1013200-1013250 
solution 1 pipelinedregs/input_alu_we_i@1013200-1013250 
solution 1 i_mips_core/decoder_pipe/pipereg:pipelinedregs/input_dmem_ctl_i@1013300-1013350 
solution 1 pipelinedregs/input_dmem_ctl_i@1013300-1013350 
solution 1 i_mips_core/decoder_pipe/pipereg:pipelinedregs/input_ext_ctl_i@1013100-1013150 
solution 1 pipelinedregs/input_ext_ctl_i@1013100-1013150 
solution 1 i_mips_core/decoder_pipe/pipereg:pipelinedregs/input_ext_ctl_i@1013200-1013250 
solution 1 pipelinedregs/input_ext_ctl_i@1013200-1013250 
solution 1 i_mips_core/decoder_pipe/pipereg:pipelinedregs/input_ext_ctl_i@1013300-1013350 
solution 1 pipelinedregs/input_ext_ctl_i@1013300-1013350 
solution 1 i_mips_core/decoder_pipe/pipereg:pipelinedregs/input_id2ra_ctl_clr@1013100-1013150 
solution 1 pipelinedregs/input_id2ra_ctl_clr@1013100-1013150 
solution 1 i_mips_core/decoder_pipe/pipereg:pipelinedregs/input_id2ra_ctl_clr@1013200-1013250 
solution 1 pipelinedregs/input_id2ra_ctl_clr@1013200-1013250 
solution 1 i_mips_core/decoder_pipe/pipereg:pipelinedregs/input_id2ra_ctl_clr@1013300-1013350 
solution 1 pipelinedregs/input_id2ra_ctl_clr@1013300-1013350 
solution 1 i_mips_core/decoder_pipe/pipereg:pipelinedregs/input_id2ra_ctl_cls@1013100-1013150 
solution 1 pipelinedregs/input_id2ra_ctl_cls@1013100-1013150 
solution 1 i_mips_core/decoder_pipe/pipereg:pipelinedregs/input_id2ra_ctl_cls@1013200-1013250 
solution 1 pipelinedregs/input_id2ra_ctl_cls@1013200-1013250 
solution 1 i_mips_core/decoder_pipe/pipereg:pipelinedregs/input_id2ra_ctl_cls@1013300-1013350 
solution 1 pipelinedregs/input_id2ra_ctl_cls@1013300-1013350 
solution 1 i_mips_core/decoder_pipe/pipereg:pipelinedregs/input_muxa_ctl_i@1013200-1013250 
solution 1 pipelinedregs/input_muxa_ctl_i@1013200-1013250 
solution 1 i_mips_core/decoder_pipe/pipereg:pipelinedregs/input_muxa_ctl_i@1013300-1013350 
solution 1 pipelinedregs/input_muxa_ctl_i@1013300-1013350 
solution 1 i_mips_core/decoder_pipe/pipereg:pipelinedregs/input_muxb_ctl_i@1013100-1013150 
solution 1 pipelinedregs/input_muxb_ctl_i@1013100-1013150 
solution 1 i_mips_core/decoder_pipe/pipereg:pipelinedregs/input_muxb_ctl_i@1013200-1013250 
solution 1 pipelinedregs/input_muxb_ctl_i@1013200-1013250 
solution 1 i_mips_core/decoder_pipe/pipereg:pipelinedregs/input_muxb_ctl_i@1013300-1013350 
solution 1 pipelinedregs/input_muxb_ctl_i@1013300-1013350 
solution 1 i_mips_core/decoder_pipe/pipereg:pipelinedregs/input_pause@1013100-1013150 
solution 1 pipelinedregs/input_pause@1013100-1013150 
solution 1 i_mips_core/decoder_pipe/pipereg:pipelinedregs/input_pause@1013200-1013250 
solution 1 pipelinedregs/input_pause@1013200-1013250 
solution 1 i_mips_core/decoder_pipe/pipereg:pipelinedregs/input_pause@1013300-1013350 
solution 1 pipelinedregs/input_pause@1013300-1013350 
solution 1 i_mips_core/decoder_pipe/pipereg:pipelinedregs/input_pause@1013400-1013450 
solution 1 pipelinedregs/input_pause@1013400-1013450 
solution 1 i_mips_core/decoder_pipe/pipereg:pipelinedregs/input_pause@1013500-1013550 
solution 1 pipelinedregs/input_pause@1013500-1013550 
solution 1 i_mips_core/decoder_pipe/pipereg:pipelinedregs/input_ra2ex_ctl_clr@1013200-1013250 
solution 1 pipelinedregs/input_ra2ex_ctl_clr@1013200-1013250 
solution 1 i_mips_core/decoder_pipe/pipereg:pipelinedregs/input_ra2ex_ctl_clr@1013300-1013350 
solution 1 pipelinedregs/input_ra2ex_ctl_clr@1013300-1013350 
solution 1 i_mips_core/decoder_pipe/pipereg:pipelinedregs/input_ra2ex_ctl_clr@1013400-1013450 
solution 1 pipelinedregs/input_ra2ex_ctl_clr@1013400-1013450 
solution 1 i_mips_core/decoder_pipe/pipereg:pipelinedregs/input_rd_sel_i@1013100-1013150 
solution 1 pipelinedregs/input_rd_sel_i@1013100-1013150 
solution 1 i_mips_core/decoder_pipe/pipereg:pipelinedregs/input_rd_sel_i@1013200-1013250 
solution 1 pipelinedregs/input_rd_sel_i@1013200-1013250 
solution 1 i_mips_core/decoder_pipe/pipereg:pipelinedregs/wire_BUS4987@1013200-1013250 
solution 1 pipelinedregs/wire_BUS4987@1013200-1013250 
solution 1 i_mips_core/decoder_pipe/pipereg:pipelinedregs/wire_BUS4987@1013300-1013350 
solution 1 pipelinedregs/wire_BUS4987@1013300-1013350 
solution 1 i_mips_core/decoder_pipe/pipereg:pipelinedregs/wire_BUS5008@1013300-1013350 
solution 1 pipelinedregs/wire_BUS5008@1013300-1013350 
solution 1 i_mips_core/decoder_pipe/pipereg:pipelinedregs/wire_BUS5008@1013400-1013450 
solution 1 pipelinedregs/wire_BUS5008@1013400-1013450 
solution 1 i_mips_core/decoder_pipe/pipereg:pipelinedregs/wire_BUS5483@1013200-1013250 
solution 1 pipelinedregs/wire_BUS5483@1013200-1013250 
solution 1 i_mips_core/decoder_pipe/pipereg:pipelinedregs/wire_BUS5483@1013300-1013350 
solution 1 pipelinedregs/wire_BUS5483@1013300-1013350 
solution 1 i_mips_core/decoder_pipe/pipereg:pipelinedregs/wire_BUS5483@1013400-1013450 
solution 1 pipelinedregs/wire_BUS5483@1013400-1013450 
solution 1 i_mips_core/decoder_pipe/pipereg:pipelinedregs/wire_BUS5666@1013400-1013450 
solution 1 pipelinedregs/wire_BUS5666@1013400-1013450 
solution 1 i_mips_core/decoder_pipe/pipereg:pipelinedregs/wire_BUS5674@1013200-1013250 
solution 1 pipelinedregs/wire_BUS5674@1013200-1013250 
solution 1 i_mips_core/decoder_pipe/pipereg:pipelinedregs/wire_BUS5674@1013300-1013350 
solution 1 pipelinedregs/wire_BUS5674@1013300-1013350 
solution 1 i_mips_core/decoder_pipe/pipereg:pipelinedregs/wire_BUS5674@1013400-1013450 
solution 1 pipelinedregs/wire_BUS5674@1013400-1013450 
solution 1 i_mips_core/decoder_pipe/pipereg:pipelinedregs/wire_BUS7299@1013300-1013350 
solution 1 pipelinedregs/wire_BUS7299@1013300-1013350 
solution 1 i_mips_core/decoder_pipe/pipereg:pipelinedregs/wire_BUS7299@1013400-1013450 
solution 1 pipelinedregs/wire_BUS7299@1013400-1013450 
solution 1 i_mips_core/decoder_pipe/pipereg:pipelinedregs/wire_alu_func_o@1013300-1013350 
solution 1 pipelinedregs/wire_alu_func_o@1013300-1013350 
solution 1 i_mips_core/decoder_pipe/pipereg:pipelinedregs/wire_alu_func_o@1013400-1013450 
solution 1 pipelinedregs/wire_alu_func_o@1013400-1013450 
solution 1 i_mips_core/decoder_pipe/pipereg:pipelinedregs/wire_alu_func_o@1013500-1013550 
solution 1 pipelinedregs/wire_alu_func_o@1013500-1013550 
solution 1 i_mips_core/decoder_pipe/pipereg:pipelinedregs/wire_alu_we_o@1013400-1013450 
solution 1 pipelinedregs/wire_alu_we_o@1013400-1013450 
solution 1 i_mips_core/decoder_pipe/pipereg:pipelinedregs/wire_alu_we_o@1013500-1013550 
solution 1 pipelinedregs/wire_alu_we_o@1013500-1013550 
solution 1 i_mips_core/decoder_pipe/pipereg:pipelinedregs/wire_dmem_ctl_o@1013600-1013650 
solution 1 pipelinedregs/wire_dmem_ctl_o@1013600-1013650 
solution 1 i_mips_core/decoder_pipe/pipereg:pipelinedregs/wire_dmem_ctl_ur_o@1013500-1013550 
solution 1 pipelinedregs/wire_dmem_ctl_ur_o@1013500-1013550 
solution 1 i_mips_core/decoder_pipe/pipereg:pipelinedregs/wire_ext_ctl@1013200-1013250 
solution 1 pipelinedregs/wire_ext_ctl@1013200-1013250 
solution 1 i_mips_core/decoder_pipe/pipereg:pipelinedregs/wire_ext_ctl@1013300-1013350 
solution 1 pipelinedregs/wire_ext_ctl@1013300-1013350 
solution 1 i_mips_core/decoder_pipe/pipereg:pipelinedregs/wire_ext_ctl@1013400-1013450 
solution 1 pipelinedregs/wire_ext_ctl@1013400-1013450 
solution 1 i_mips_core/decoder_pipe/pipereg:pipelinedregs/wire_muxa_ctl_o@1013400-1013450 
solution 1 pipelinedregs/wire_muxa_ctl_o@1013400-1013450 
solution 1 i_mips_core/decoder_pipe/pipereg:pipelinedregs/wire_muxa_ctl_o@1013500-1013550 
solution 1 pipelinedregs/wire_muxa_ctl_o@1013500-1013550 
solution 1 i_mips_core/decoder_pipe/pipereg:pipelinedregs/wire_muxb_ctl_o@1013300-1013350 
solution 1 pipelinedregs/wire_muxb_ctl_o@1013300-1013350 
solution 1 i_mips_core/decoder_pipe/pipereg:pipelinedregs/wire_muxb_ctl_o@1013400-1013450 
solution 1 pipelinedregs/wire_muxb_ctl_o@1013400-1013450 
solution 1 i_mips_core/decoder_pipe/pipereg:pipelinedregs/wire_muxb_ctl_o@1013500-1013550 
solution 1 pipelinedregs/wire_muxb_ctl_o@1013500-1013550 
solution 1 i_mips_core/decoder_pipe/pipereg:pipelinedregs/wire_rd_sel_o@1013200-1013250 
solution 1 pipelinedregs/wire_rd_sel_o@1013200-1013250 
solution 1 i_mips_core/decoder_pipe/pipereg:pipelinedregs/wire_rd_sel_o@1013300-1013350 
solution 1 pipelinedregs/wire_rd_sel_o@1013300-1013350 
solution 1 i_mips_core/iRF_stage/ins_reg:r32_reg_clr_cls/always_1/if_1/if_1/stmt_2@1013100-1013150 
solution 1 r32_reg_clr_cls/always_1/if_1/if_1/stmt_2@1013100-1013150 
solution 1 i_mips_core/iRF_stage/ins_reg:r32_reg_clr_cls/always_1/if_1/if_1/stmt_2@1013200-1013250 
solution 1 r32_reg_clr_cls/always_1/if_1/if_1/stmt_2@1013200-1013250 
solution 1 i_mips_core/ext_reg:r32_reg_clr_cls/always_1/if_1/if_1/stmt_2@1013200-1013250 
solution 1 i_mips_core/iRF_stage/ins_reg:r32_reg_clr_cls/always_1/if_1/if_1/stmt_2@1013300-1013350 
solution 1 r32_reg_clr_cls/always_1/if_1/if_1/stmt_2@1013300-1013350 
solution 1 i_mips_core/ext_reg:r32_reg_clr_cls/always_1/if_1/if_1/stmt_2@1013300-1013350 
solution 1 i_mips_core/alu_pass0:r32_reg_clr_cls/always_1/if_1/if_1/stmt_2@1013300-1013350 
solution 1 i_mips_core/ext_reg:r32_reg_clr_cls/always_1/if_1/if_1/stmt_2@1013400-1013450 
solution 1 r32_reg_clr_cls/always_1/if_1/if_1/stmt_2@1013400-1013450 
solution 1 i_mips_core/alu_pass0:r32_reg_clr_cls/always_1/if_1/if_1/stmt_2@1013400-1013450 
solution 1 i_mips_core/alu_pass0:r32_reg_clr_cls/always_1/if_1/if_1/stmt_2@1013500-1013550 
solution 1 r32_reg_clr_cls/always_1/if_1/if_1/stmt_2@1013500-1013550 
solution 1 i_mips_core/iRF_stage/ins_reg:r32_reg_clr_cls/input_clr@1013100-1013150 
solution 1 r32_reg_clr_cls/input_clr@1013100-1013150 
solution 1 i_mips_core/ext_reg:r32_reg_clr_cls/input_clr@1013200-1013250 
solution 1 r32_reg_clr_cls/input_clr@1013200-1013250 
solution 1 i_mips_core/iRF_stage/ins_reg:r32_reg_clr_cls/input_clr@1013200-1013250 
solution 1 i_mips_core/iRF_stage/ins_reg:r32_reg_clr_cls/input_clr@1013300-1013350 
solution 1 r32_reg_clr_cls/input_clr@1013300-1013350 
solution 1 i_mips_core/ext_reg:r32_reg_clr_cls/input_clr@1013300-1013350 
solution 1 i_mips_core/alu_pass0:r32_reg_clr_cls/input_clr@1013300-1013350 
solution 1 i_mips_core/alu_pass0:r32_reg_clr_cls/input_clr@1013400-1013450 
solution 1 r32_reg_clr_cls/input_clr@1013400-1013450 
solution 1 i_mips_core/alu_pass0:r32_reg_clr_cls/input_clr@1013500-1013550 
solution 1 r32_reg_clr_cls/input_clr@1013500-1013550 
solution 1 i_mips_core/iRF_stage/ins_reg:r32_reg_clr_cls/input_cls@1013100-1013150 
solution 1 r32_reg_clr_cls/input_cls@1013100-1013150 
solution 1 i_mips_core/ext_reg:r32_reg_clr_cls/input_cls@1013200-1013250 
solution 1 r32_reg_clr_cls/input_cls@1013200-1013250 
solution 1 i_mips_core/iRF_stage/ins_reg:r32_reg_clr_cls/input_cls@1013200-1013250 
solution 1 i_mips_core/iRF_stage/ins_reg:r32_reg_clr_cls/input_cls@1013300-1013350 
solution 1 r32_reg_clr_cls/input_cls@1013300-1013350 
solution 1 i_mips_core/ext_reg:r32_reg_clr_cls/input_cls@1013300-1013350 
solution 1 i_mips_core/alu_pass0:r32_reg_clr_cls/input_cls@1013300-1013350 
solution 1 i_mips_core/ext_reg:r32_reg_clr_cls/input_cls@1013400-1013450 
solution 1 r32_reg_clr_cls/input_cls@1013400-1013450 
solution 1 i_mips_core/alu_pass0:r32_reg_clr_cls/input_cls@1013400-1013450 
solution 1 i_mips_core/iRF_stage/ins_reg:r32_reg_clr_cls/input_r32_i@1013100-1013150 
solution 1 r32_reg_clr_cls/input_r32_i@1013100-1013150 
solution 1 i_mips_core/iRF_stage/ins_reg:r32_reg_clr_cls/input_r32_i@1013200-1013250 
solution 1 r32_reg_clr_cls/input_r32_i@1013200-1013250 
solution 1 i_mips_core/ext_reg:r32_reg_clr_cls/input_r32_i@1013200-1013250 
solution 1 i_mips_core/iRF_stage/ins_reg:r32_reg_clr_cls/input_r32_i@1013300-1013350 
solution 1 r32_reg_clr_cls/input_r32_i@1013300-1013350 
solution 1 i_mips_core/ext_reg:r32_reg_clr_cls/input_r32_i@1013300-1013350 
solution 1 i_mips_core/alu_pass0:r32_reg_clr_cls/input_r32_i@1013300-1013350 
solution 1 i_mips_core/ext_reg:r32_reg_clr_cls/input_r32_i@1013400-1013450 
solution 1 r32_reg_clr_cls/input_r32_i@1013400-1013450 
solution 1 i_mips_core/alu_pass0:r32_reg_clr_cls/input_r32_i@1013400-1013450 
solution 1 i_mips_core/alu_pass0:r32_reg_clr_cls/input_r32_i@1013500-1013550 
solution 1 r32_reg_clr_cls/input_r32_i@1013500-1013550 
solution 1 i_mips_core/iRF_stage/ins_reg:r32_reg_clr_cls/reg_r32_o@1013150-1013200 
solution 1 r32_reg_clr_cls/reg_r32_o@1013150-1013200 
solution 1 i_mips_core/ext_reg:r32_reg_clr_cls/reg_r32_o@1013250-1013300 
solution 1 r32_reg_clr_cls/reg_r32_o@1013250-1013300 
solution 1 i_mips_core/iRF_stage/ins_reg:r32_reg_clr_cls/reg_r32_o@1013250-1013300 
solution 1 i_mips_core/iRF_stage/ins_reg:r32_reg_clr_cls/reg_r32_o@1013350-1013400 
solution 1 r32_reg_clr_cls/reg_r32_o@1013350-1013400 
solution 1 i_mips_core/ext_reg:r32_reg_clr_cls/reg_r32_o@1013350-1013400 
solution 1 i_mips_core/alu_pass0:r32_reg_clr_cls/reg_r32_o@1013350-1013400 
solution 1 i_mips_core/ext_reg:r32_reg_clr_cls/reg_r32_o@1013450-1013500 
solution 1 r32_reg_clr_cls/reg_r32_o@1013450-1013500 
solution 1 i_mips_core/alu_pass0:r32_reg_clr_cls/reg_r32_o@1013450-1013500 
solution 1 i_mips_core/alu_pass0:r32_reg_clr_cls/reg_r32_o@1013550-1013600 
solution 1 r32_reg_clr_cls/reg_r32_o@1013550-1013600 
solution 1 i_mips_core/rnd_pass0:r5_reg_clr_cls/always_1/if_1/if_1/stmt_2@1013200-1013250 
solution 1 r5_reg_clr_cls/always_1/if_1/if_1/stmt_2@1013200-1013250 
solution 1 i_mips_core/rnd_pass1:r5_reg_clr_cls/always_1/if_1/if_1/stmt_2@1013300-1013350 
solution 1 r5_reg_clr_cls/always_1/if_1/if_1/stmt_2@1013300-1013350 
solution 1 i_mips_core/rnd_pass0:r5_reg_clr_cls/always_1/if_1/if_1/stmt_2@1013300-1013350 
solution 1 i_mips_core/iforward/fw_reg_rns:r5_reg_clr_cls/always_1/if_1/if_1/stmt_2@1013300-1013350 
solution 1 i_mips_core/iforward/fw_reg_rns:r5_reg_clr_cls/always_1/if_1/if_1/stmt_2@1013400-1013450 
solution 1 r5_reg_clr_cls/always_1/if_1/if_1/stmt_2@1013400-1013450 
solution 1 i_mips_core/rnd_pass1:r5_reg_clr_cls/always_1/if_1/if_1/stmt_2@1013400-1013450 
solution 1 i_mips_core/rnd_pass0:r5_reg_clr_cls/input_clr@1013200-1013250 
solution 1 r5_reg_clr_cls/input_clr@1013200-1013250 
solution 1 i_mips_core/rnd_pass1:r5_reg_clr_cls/input_clr@1013300-1013350 
solution 1 r5_reg_clr_cls/input_clr@1013300-1013350 
solution 1 i_mips_core/rnd_pass0:r5_reg_clr_cls/input_clr@1013300-1013350 
solution 1 i_mips_core/iforward/fw_reg_rns:r5_reg_clr_cls/input_clr@1013300-1013350 
solution 1 i_mips_core/iforward/fw_reg_rns:r5_reg_clr_cls/input_clr@1013400-1013450 
solution 1 r5_reg_clr_cls/input_clr@1013400-1013450 
solution 1 i_mips_core/rnd_pass1:r5_reg_clr_cls/input_clr@1013400-1013450 
solution 1 i_mips_core/rnd_pass0:r5_reg_clr_cls/input_cls@1013200-1013250 
solution 1 r5_reg_clr_cls/input_cls@1013200-1013250 
solution 1 i_mips_core/rnd_pass1:r5_reg_clr_cls/input_cls@1013300-1013350 
solution 1 r5_reg_clr_cls/input_cls@1013300-1013350 
solution 1 i_mips_core/iforward/fw_reg_rns:r5_reg_clr_cls/input_cls@1013300-1013350 
solution 1 i_mips_core/rnd_pass0:r5_reg_clr_cls/input_r5_i@1013200-1013250 
solution 1 r5_reg_clr_cls/input_r5_i@1013200-1013250 
solution 1 i_mips_core/rnd_pass1:r5_reg_clr_cls/input_r5_i@1013300-1013350 
solution 1 r5_reg_clr_cls/input_r5_i@1013300-1013350 
solution 1 i_mips_core/rnd_pass0:r5_reg_clr_cls/input_r5_i@1013300-1013350 
solution 1 i_mips_core/iforward/fw_reg_rns:r5_reg_clr_cls/input_r5_i@1013300-1013350 
solution 1 i_mips_core/iforward/fw_reg_rns:r5_reg_clr_cls/input_r5_i@1013400-1013450 
solution 1 r5_reg_clr_cls/input_r5_i@1013400-1013450 
solution 1 i_mips_core/rnd_pass1:r5_reg_clr_cls/input_r5_i@1013400-1013450 
solution 1 i_mips_core/rnd_pass0:r5_reg_clr_cls/reg_r5_o@1013250-1013300 
solution 1 r5_reg_clr_cls/reg_r5_o@1013250-1013300 
solution 1 i_mips_core/rnd_pass1:r5_reg_clr_cls/reg_r5_o@1013350-1013400 
solution 1 r5_reg_clr_cls/reg_r5_o@1013350-1013400 
solution 1 i_mips_core/rnd_pass0:r5_reg_clr_cls/reg_r5_o@1013350-1013400 
solution 1 i_mips_core/iforward/fw_reg_rns:r5_reg_clr_cls/reg_r5_o@1013350-1013400 
solution 1 i_mips_core/iforward/fw_reg_rns:r5_reg_clr_cls/reg_r5_o@1013450-1013500 
solution 1 r5_reg_clr_cls/reg_r5_o@1013450-1013500 
solution 1 i_mips_core/rnd_pass1:r5_reg_clr_cls/reg_r5_o@1013450-1013500 
solution 1 i_mips_core/iRF_stage/rd_sel:rd_sel/always_1/case_1/stmt_2@1013200-1013250 
solution 1 rd_sel/always_1/case_1/stmt_2@1013200-1013250 
solution 1 i_mips_core/iRF_stage/rd_sel:rd_sel/always_1/case_1/stmt_2@1013300-1013350 
solution 1 rd_sel/always_1/case_1/stmt_2@1013300-1013350 
solution 1 i_mips_core/iRF_stage/rd_sel:rd_sel/input_ctl@1013200-1013250 
solution 1 rd_sel/input_ctl@1013200-1013250 
solution 1 i_mips_core/iRF_stage/rd_sel:rd_sel/input_ctl@1013300-1013350 
solution 1 rd_sel/input_ctl@1013300-1013350 
solution 1 i_mips_core/iRF_stage/rd_sel:rd_sel/input_rt_i@1013200-1013250 
solution 1 rd_sel/input_rt_i@1013200-1013250 
solution 1 i_mips_core/iRF_stage/rd_sel:rd_sel/input_rt_i@1013300-1013350 
solution 1 rd_sel/input_rt_i@1013300-1013350 
solution 1 i_mips_core/iRF_stage/rd_sel:rd_sel/reg_rd_o@1013200-1013250 
solution 1 rd_sel/reg_rd_o@1013200-1013250 
solution 1 i_mips_core/iRF_stage/rd_sel:rd_sel/reg_rd_o@1013300-1013350 
solution 1 rd_sel/reg_rd_o@1013300-1013350 
solution 1 i_mips_core/decoder_pipe/pipereg/U5:rd_sel_reg_clr_cls/always_1/if_1/if_1/stmt_2@1013100-1013150 
solution 1 rd_sel_reg_clr_cls/always_1/if_1/if_1/stmt_2@1013100-1013150 
solution 1 i_mips_core/decoder_pipe/pipereg/U5:rd_sel_reg_clr_cls/always_1/if_1/if_1/stmt_2@1013200-1013250 
solution 1 rd_sel_reg_clr_cls/always_1/if_1/if_1/stmt_2@1013200-1013250 
solution 1 i_mips_core/decoder_pipe/pipereg/U5:rd_sel_reg_clr_cls/input_clr@1013100-1013150 
solution 1 rd_sel_reg_clr_cls/input_clr@1013100-1013150 
solution 1 i_mips_core/decoder_pipe/pipereg/U5:rd_sel_reg_clr_cls/input_clr@1013200-1013250 
solution 1 rd_sel_reg_clr_cls/input_clr@1013200-1013250 
solution 1 i_mips_core/decoder_pipe/pipereg/U5:rd_sel_reg_clr_cls/input_rd_sel_i@1013100-1013150 
solution 1 rd_sel_reg_clr_cls/input_rd_sel_i@1013100-1013150 
solution 1 i_mips_core/decoder_pipe/pipereg/U5:rd_sel_reg_clr_cls/input_rd_sel_i@1013200-1013250 
solution 1 rd_sel_reg_clr_cls/input_rd_sel_i@1013200-1013250 
solution 1 i_mips_core/decoder_pipe/pipereg/U5:rd_sel_reg_clr_cls/reg_rd_sel_o@1013150-1013200 
solution 1 rd_sel_reg_clr_cls/reg_rd_sel_o@1013150-1013200 
solution 1 i_mips_core/decoder_pipe/pipereg/U5:rd_sel_reg_clr_cls/reg_rd_sel_o@1013250-1013300 
solution 1 rd_sel_reg_clr_cls/reg_rd_sel_o@1013250-1013300 
solution 1 i_mips_core/iRF_stage:rf_stage/input_ext_ctl_i@1013200-1013250 
solution 1 rf_stage/input_ext_ctl_i@1013200-1013250 
solution 1 i_mips_core/iRF_stage:rf_stage/input_ext_ctl_i@1013300-1013350 
solution 1 rf_stage/input_ext_ctl_i@1013300-1013350 
solution 1 i_mips_core/iRF_stage:rf_stage/input_ext_ctl_i@1013400-1013450 
solution 1 rf_stage/input_ext_ctl_i@1013400-1013450 
solution 1 i_mips_core/iRF_stage:rf_stage/input_id_cmd@1013000-1013050 
solution 1 rf_stage/input_id_cmd@1013000-1013050 
solution 1 i_mips_core/iRF_stage:rf_stage/input_id_cmd@1013100-1013150 
solution 1 rf_stage/input_id_cmd@1013100-1013150 
solution 1 i_mips_core/iRF_stage:rf_stage/input_id_cmd@1013200-1013250 
solution 1 rf_stage/input_id_cmd@1013200-1013250 
solution 1 i_mips_core/iRF_stage:rf_stage/input_ins_i@1013100-1013150 
solution 1 rf_stage/input_ins_i@1013100-1013150 
solution 1 i_mips_core/iRF_stage:rf_stage/input_ins_i@1013200-1013250 
solution 1 rf_stage/input_ins_i@1013200-1013250 
solution 1 i_mips_core/iRF_stage:rf_stage/input_ins_i@1013300-1013350 
solution 1 rf_stage/input_ins_i@1013300-1013350 
solution 1 i_mips_core/iRF_stage:rf_stage/input_irq_i@1013000-1013050 
solution 1 rf_stage/input_irq_i@1013000-1013050 
solution 1 i_mips_core/iRF_stage:rf_stage/input_irq_i@1013100-1013150 
solution 1 rf_stage/input_irq_i@1013100-1013150 
solution 1 i_mips_core/iRF_stage:rf_stage/input_irq_i@1013200-1013250 
solution 1 rf_stage/input_irq_i@1013200-1013250 
solution 1 i_mips_core/iRF_stage:rf_stage/input_irq_i@1013300-1013350 
solution 1 rf_stage/input_irq_i@1013300-1013350 
solution 1 i_mips_core/iRF_stage:rf_stage/input_pause@1013100-1013150 
solution 1 rf_stage/input_pause@1013100-1013150 
solution 1 i_mips_core/iRF_stage:rf_stage/input_pause@1013200-1013250 
solution 1 rf_stage/input_pause@1013200-1013250 
solution 1 i_mips_core/iRF_stage:rf_stage/input_pause@1013300-1013350 
solution 1 rf_stage/input_pause@1013300-1013350 
solution 1 i_mips_core/iRF_stage:rf_stage/input_rd_sel_i@1013200-1013250 
solution 1 rf_stage/input_rd_sel_i@1013200-1013250 
solution 1 i_mips_core/iRF_stage:rf_stage/input_rd_sel_i@1013300-1013350 
solution 1 rf_stage/input_rd_sel_i@1013300-1013350 
solution 1 i_mips_core/iRF_stage:rf_stage/input_rst_i@1013000-1013050 
solution 1 rf_stage/input_rst_i@1013000-1013050 
solution 1 i_mips_core/iRF_stage:rf_stage/input_rst_i@1013100-1013150 
solution 1 rf_stage/input_rst_i@1013100-1013150 
solution 1 i_mips_core/iRF_stage:rf_stage/input_rst_i@1013200-1013250 
solution 1 rf_stage/input_rst_i@1013200-1013250 
solution 1 i_mips_core/iRF_stage:rf_stage/input_rst_i@1013300-1013350 
solution 1 rf_stage/input_rst_i@1013300-1013350 
solution 1 i_mips_core/iRF_stage:rf_stage/wire_BUS2085@1013200-1013250 
solution 1 rf_stage/wire_BUS2085@1013200-1013250 
solution 1 i_mips_core/iRF_stage:rf_stage/wire_BUS2085@1013300-1013350 
solution 1 rf_stage/wire_BUS2085@1013300-1013350 
solution 1 i_mips_core/iRF_stage:rf_stage/wire_BUS2085@1013400-1013450 
solution 1 rf_stage/wire_BUS2085@1013400-1013450 
solution 1 i_mips_core/iRF_stage:rf_stage/wire_NET6609@1013100-1013150 
solution 1 rf_stage/wire_NET6609@1013100-1013150 
solution 1 i_mips_core/iRF_stage:rf_stage/wire_NET6609@1013200-1013250 
solution 1 rf_stage/wire_NET6609@1013200-1013250 
solution 1 i_mips_core/iRF_stage:rf_stage/wire_NET6609@1013300-1013350 
solution 1 rf_stage/wire_NET6609@1013300-1013350 
solution 1 i_mips_core/iRF_stage:rf_stage/wire_NET6658@1013100-1013150 
solution 1 rf_stage/wire_NET6658@1013100-1013150 
solution 1 i_mips_core/iRF_stage:rf_stage/wire_NET6658@1013200-1013250 
solution 1 rf_stage/wire_NET6658@1013200-1013250 
solution 1 i_mips_core/iRF_stage:rf_stage/wire_NET6658@1013300-1013350 
solution 1 rf_stage/wire_NET6658@1013300-1013350 
solution 1 i_mips_core/iRF_stage:rf_stage/wire_ext_o@1013200-1013250 
solution 1 rf_stage/wire_ext_o@1013200-1013250 
solution 1 i_mips_core/iRF_stage:rf_stage/wire_ext_o@1013300-1013350 
solution 1 rf_stage/wire_ext_o@1013300-1013350 
solution 1 i_mips_core/iRF_stage:rf_stage/wire_ext_o@1013400-1013450 
solution 1 rf_stage/wire_ext_o@1013400-1013450 
solution 1 i_mips_core/iRF_stage:rf_stage/wire_id2ra_ctl_clr_o@1013100-1013150 
solution 1 rf_stage/wire_id2ra_ctl_clr_o@1013100-1013150 
solution 1 i_mips_core/iRF_stage:rf_stage/wire_id2ra_ctl_clr_o@1013200-1013250 
solution 1 rf_stage/wire_id2ra_ctl_clr_o@1013200-1013250 
solution 1 i_mips_core/iRF_stage:rf_stage/wire_id2ra_ctl_clr_o@1013300-1013350 
solution 1 rf_stage/wire_id2ra_ctl_clr_o@1013300-1013350 
solution 1 i_mips_core/iRF_stage:rf_stage/wire_id2ra_ctl_cls_o@1013100-1013150 
solution 1 rf_stage/wire_id2ra_ctl_cls_o@1013100-1013150 
solution 1 i_mips_core/iRF_stage:rf_stage/wire_id2ra_ctl_cls_o@1013200-1013250 
solution 1 rf_stage/wire_id2ra_ctl_cls_o@1013200-1013250 
solution 1 i_mips_core/iRF_stage:rf_stage/wire_id2ra_ctl_cls_o@1013300-1013350 
solution 1 rf_stage/wire_id2ra_ctl_cls_o@1013300-1013350 
solution 1 i_mips_core/iRF_stage:rf_stage/wire_ra2ex_ctl_clr_o@1013200-1013250 
solution 1 rf_stage/wire_ra2ex_ctl_clr_o@1013200-1013250 
solution 1 i_mips_core/iRF_stage:rf_stage/wire_ra2ex_ctl_clr_o@1013300-1013350 
solution 1 rf_stage/wire_ra2ex_ctl_clr_o@1013300-1013350 
solution 1 i_mips_core/iRF_stage:rf_stage/wire_ra2ex_ctl_clr_o@1013400-1013450 
solution 1 rf_stage/wire_ra2ex_ctl_clr_o@1013400-1013450 
solution 1 i_mips_core/iRF_stage:rf_stage/wire_rd_index_o@1013200-1013250 
solution 1 rf_stage/wire_rd_index_o@1013200-1013250 
solution 1 i_mips_core/iRF_stage:rf_stage/wire_rd_index_o@1013300-1013350 
solution 1 rf_stage/wire_rd_index_o@1013300-1013350 
solution 1 i_mips_core/iRF_stage:rf_stage/wire_rs_n_o@1013300-1013350 
solution 1 rf_stage/wire_rs_n_o@1013300-1013350 
solution 1 i_mips_core/iRF_stage:rf_stage/wire_rs_n_o@1013400-1013450 
solution 1 rf_stage/wire_rs_n_o@1013400-1013450 
solution 1 i_mips_core/iRF_stage:rf_stage/wire_rt_n_o@1013200-1013250 
solution 1 rf_stage/wire_rt_n_o@1013200-1013250 
solution 1 i_mips_core/iRF_stage:rf_stage/wire_rt_n_o@1013300-1013350 
solution 1 rf_stage/wire_rt_n_o@1013300-1013350 
solution 1 i_mips_core/iexec_stage/MIPS_alu/mips_shifter:shifter_tak/always_1/case_1/stmt_1@1013300-1013350 
solution 1 shifter_tak/always_1/case_1/stmt_1@1013300-1013350 
solution 1 i_mips_core/iexec_stage/MIPS_alu/mips_shifter:shifter_tak/always_1/case_1/stmt_1@1013400-1013450 
solution 1 shifter_tak/always_1/case_1/stmt_1@1013400-1013450 
solution 1 i_mips_core/iexec_stage/MIPS_alu/mips_shifter:shifter_tak/always_1/case_1/stmt_1@1013500-1013550 
solution 1 shifter_tak/always_1/case_1/stmt_1@1013500-1013550 
solution 1 i_mips_core/iexec_stage/MIPS_alu/mips_shifter:shifter_tak/reg_shift_out@1013300-1013350 
solution 1 shifter_tak/reg_shift_out@1013300-1013350 
solution 1 i_mips_core/iexec_stage/MIPS_alu/mips_shifter:shifter_tak/reg_shift_out@1013400-1013450 
solution 1 shifter_tak/reg_shift_out@1013400-1013450 
solution 1 i_mips_core/iexec_stage/MIPS_alu/mips_shifter:shifter_tak/reg_shift_out@1013500-1013550 
solution 1 shifter_tak/reg_shift_out@1013500-1013550 
solution 1 i_mips_core/decoder_pipe/pipereg/U22:wb_we_reg_clr_cls/always_1/if_1/if_1/stmt_2@1013300-1013350 
solution 1 wb_we_reg_clr_cls/always_1/if_1/if_1/stmt_2@1013300-1013350 
solution 1 i_mips_core/decoder_pipe/pipereg/U22:wb_we_reg_clr_cls/always_1/if_1/if_1/stmt_2@1013400-1013450 
solution 1 wb_we_reg_clr_cls/always_1/if_1/if_1/stmt_2@1013400-1013450 
solution 1 i_mips_core/decoder_pipe/pipereg/U22:wb_we_reg_clr_cls/input_clr@1013300-1013350 
solution 1 wb_we_reg_clr_cls/input_clr@1013300-1013350 
solution 1 i_mips_core/decoder_pipe/pipereg/U22:wb_we_reg_clr_cls/input_clr@1013400-1013450 
solution 1 wb_we_reg_clr_cls/input_clr@1013400-1013450 
solution 1 i_mips_core/decoder_pipe/pipereg/U22:wb_we_reg_clr_cls/input_wb_we_i@1013300-1013350 
solution 1 wb_we_reg_clr_cls/input_wb_we_i@1013300-1013350 
solution 1 i_mips_core/decoder_pipe/pipereg/U22:wb_we_reg_clr_cls/input_wb_we_i@1013400-1013450 
solution 1 wb_we_reg_clr_cls/input_wb_we_i@1013400-1013450 
solution 1 i_mips_core/decoder_pipe/pipereg/U22:wb_we_reg_clr_cls/reg_wb_we_o@1013350-1013400 
solution 1 wb_we_reg_clr_cls/reg_wb_we_o@1013350-1013400 
solution 1 i_mips_core/decoder_pipe/pipereg/U22:wb_we_reg_clr_cls/reg_wb_we_o@1013450-1013500 
solution 1 wb_we_reg_clr_cls/reg_wb_we_o@1013450-1013500 
