
*** Running vivado
    with args -log Whole.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source Whole.tcl


****** Vivado v2017.2 (64-bit)
  **** SW Build 1909853 on Thu Jun 15 18:39:09 MDT 2017
  **** IP Build 1909766 on Thu Jun 15 19:58:00 MDT 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source Whole.tcl -notrace
Command: synth_design -top Whole -part xc7a35tcpg236-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t-cpg236'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t-cpg236'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 19076 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 309.578 ; gain = 79.363
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'Whole' [E:/JI Files/VE270_Vivado/Lab6_Helina/project_jyy/project_jyy.srcs/sources_1/new/Whole.v:151]
INFO: [Synth 8-638] synthesizing module 'Divider_10000Hz' [E:/JI Files/VE270_Vivado/Lab6_Helina/project_jyy/project_jyy.srcs/sources_1/new/Whole.v:2]
INFO: [Synth 8-256] done synthesizing module 'Divider_10000Hz' (1#1) [E:/JI Files/VE270_Vivado/Lab6_Helina/project_jyy/project_jyy.srcs/sources_1/new/Whole.v:2]
INFO: [Synth 8-638] synthesizing module 'Scanner' [E:/JI Files/VE270_Vivado/Lab6_Helina/project_jyy/project_jyy.srcs/sources_1/new/Whole.v:51]
	Parameter state0 bound to: 4'b0000 
	Parameter state1 bound to: 4'b0001 
	Parameter state2 bound to: 4'b0010 
	Parameter state3 bound to: 4'b0011 
	Parameter state4 bound to: 4'b0100 
	Parameter state5 bound to: 4'b0101 
	Parameter state6 bound to: 4'b0110 
	Parameter state7 bound to: 4'b0111 
	Parameter state8 bound to: 4'b1000 
	Parameter state9 bound to: 4'b1001 
INFO: [Synth 8-256] done synthesizing module 'Scanner' (2#1) [E:/JI Files/VE270_Vivado/Lab6_Helina/project_jyy/project_jyy.srcs/sources_1/new/Whole.v:51]
INFO: [Synth 8-638] synthesizing module 'Reg_4bit' [E:/JI Files/VE270_Vivado/Lab6_Helina/project_jyy/project_jyy.srcs/sources_1/new/Whole.v:14]
INFO: [Synth 8-256] done synthesizing module 'Reg_4bit' (3#1) [E:/JI Files/VE270_Vivado/Lab6_Helina/project_jyy/project_jyy.srcs/sources_1/new/Whole.v:14]
INFO: [Synth 8-638] synthesizing module 'SSD' [E:/JI Files/VE270_Vivado/Lab6_Helina/project_jyy/project_jyy.srcs/sources_1/new/Whole.v:24]
INFO: [Synth 8-226] default block is never used [E:/JI Files/VE270_Vivado/Lab6_Helina/project_jyy/project_jyy.srcs/sources_1/new/Whole.v:29]
INFO: [Synth 8-256] done synthesizing module 'SSD' (4#1) [E:/JI Files/VE270_Vivado/Lab6_Helina/project_jyy/project_jyy.srcs/sources_1/new/Whole.v:24]
INFO: [Synth 8-256] done synthesizing module 'Whole' (5#1) [E:/JI Files/VE270_Vivado/Lab6_Helina/project_jyy/project_jyy.srcs/sources_1/new/Whole.v:151]
WARNING: [Synth 8-3917] design Whole has port anode[3] driven by constant 1
WARNING: [Synth 8-3917] design Whole has port anode[2] driven by constant 1
WARNING: [Synth 8-3917] design Whole has port anode[1] driven by constant 1
WARNING: [Synth 8-3917] design Whole has port anode[0] driven by constant 0
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 348.902 ; gain = 118.688
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 348.902 ; gain = 118.688
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [E:/JI Files/VE270_Vivado/Lab6_Helina/project_jyy/project_jyy.srcs/constrs_1/new/Constraint.xdc]
Finished Parsing XDC File [E:/JI Files/VE270_Vivado/Lab6_Helina/project_jyy/project_jyy.srcs/constrs_1/new/Constraint.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [E:/JI Files/VE270_Vivado/Lab6_Helina/project_jyy/project_jyy.srcs/constrs_1/new/Constraint.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/Whole_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/Whole_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 636.211 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 636.211 ; gain = 405.996
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 636.211 ; gain = 405.996
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 636.211 ; gain = 405.996
---------------------------------------------------------------------------------
WARNING: [Synth 8-6014] Unused sequential element Q_reg was removed.  [E:/JI Files/VE270_Vivado/Lab6_Helina/project_jyy/project_jyy.srcs/sources_1/new/Whole.v:8]
INFO: [Synth 8-5544] ROM "code" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "code" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "code" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "code" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
WARNING: [Synth 8-327] inferring latch for variable 'next_state_reg' [E:/JI Files/VE270_Vivado/Lab6_Helina/project_jyy/project_jyy.srcs/sources_1/new/Whole.v:130]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 636.211 ; gain = 405.996
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 3     
	                1 Bit    Registers := 2     
+---Muxes : 
	  11 Input      4 Bit        Muxes := 1     
	   5 Input      4 Bit        Muxes := 4     
	   2 Input      3 Bit        Muxes := 2     
	  11 Input      1 Bit        Muxes := 4     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module Divider_10000Hz 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module Scanner 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 3     
	                1 Bit    Registers := 1     
+---Muxes : 
	  11 Input      4 Bit        Muxes := 1     
	   5 Input      4 Bit        Muxes := 4     
	   2 Input      3 Bit        Muxes := 2     
	  11 Input      1 Bit        Muxes := 4     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-6014] Unused sequential element D1/Q_reg was removed.  [E:/JI Files/VE270_Vivado/Lab6_Helina/project_jyy/project_jyy.srcs/sources_1/new/Whole.v:8]
WARNING: [Synth 8-3917] design Whole has port anode[3] driven by constant 1
WARNING: [Synth 8-3917] design Whole has port anode[2] driven by constant 1
WARNING: [Synth 8-3917] design Whole has port anode[1] driven by constant 1
WARNING: [Synth 8-3917] design Whole has port anode[0] driven by constant 0
WARNING: [Synth 8-3332] Sequential element (S1/next_state_reg[3]) is unused and will be removed from module Whole.
WARNING: [Synth 8-3332] Sequential element (S1/next_state_reg[2]) is unused and will be removed from module Whole.
WARNING: [Synth 8-3332] Sequential element (S1/next_state_reg[1]) is unused and will be removed from module Whole.
WARNING: [Synth 8-3332] Sequential element (S1/next_state_reg[0]) is unused and will be removed from module Whole.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 636.211 ; gain = 405.996
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:20 ; elapsed = 00:00:21 . Memory (MB): peak = 636.211 ; gain = 405.996
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:20 ; elapsed = 00:00:21 . Memory (MB): peak = 636.211 ; gain = 405.996
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:20 ; elapsed = 00:00:21 . Memory (MB): peak = 636.211 ; gain = 405.996
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:21 ; elapsed = 00:00:21 . Memory (MB): peak = 636.211 ; gain = 405.996
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:21 ; elapsed = 00:00:21 . Memory (MB): peak = 636.211 ; gain = 405.996
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:21 ; elapsed = 00:00:21 . Memory (MB): peak = 636.211 ; gain = 405.996
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:21 ; elapsed = 00:00:21 . Memory (MB): peak = 636.211 ; gain = 405.996
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:21 ; elapsed = 00:00:21 . Memory (MB): peak = 636.211 ; gain = 405.996
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:21 ; elapsed = 00:00:21 . Memory (MB): peak = 636.211 ; gain = 405.996
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     1|
|2     |CARRY4 |     4|
|3     |LUT1   |    14|
|4     |LUT4   |    12|
|5     |LUT5   |     9|
|6     |LUT6   |     5|
|7     |FDCE   |     4|
|8     |FDRE   |    28|
|9     |IBUF   |     6|
|10    |OBUF   |    15|
+------+-------+------+

Report Instance Areas: 
+------+---------+----------------+------+
|      |Instance |Module          |Cells |
+------+---------+----------------+------+
|1     |top      |                |    98|
|2     |  D1     |Divider_10000Hz |    36|
|3     |  R1     |Reg_4bit        |     4|
|4     |  S1     |Scanner         |    29|
|5     |  SSD1   |SSD             |     7|
+------+---------+----------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:21 ; elapsed = 00:00:21 . Memory (MB): peak = 636.211 ; gain = 405.996
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 11 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:13 ; elapsed = 00:00:17 . Memory (MB): peak = 636.211 ; gain = 118.688
Synthesis Optimization Complete : Time (s): cpu = 00:00:21 ; elapsed = 00:00:21 . Memory (MB): peak = 636.211 ; gain = 405.996
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 10 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

26 Infos, 15 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:21 ; elapsed = 00:00:24 . Memory (MB): peak = 636.211 ; gain = 413.762
INFO: [Common 17-1381] The checkpoint 'E:/JI Files/VE270_Vivado/Lab6_Helina/project_jyy/project_jyy.runs/synth_1/Whole.dcp' has been generated.
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.012 . Memory (MB): peak = 636.211 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Mon Nov 18 13:51:48 2019...
