#-----------------------------------------------------------
# Vivado v2019.2 (64-bit)
# SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
# IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
# Start of session at: Sun Jan 26 21:47:24 2025
# Process ID: 13136
# Current directory: D:/FPGA_Learning_Journey/Pro/FIFO/project
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent3064 D:\FPGA_Learning_Journey\Pro\FIFO\project\project.xpr
# Log file: D:/FPGA_Learning_Journey/Pro/FIFO/project/vivado.log
# Journal file: D:/FPGA_Learning_Journey/Pro/FIFO/project\vivado.jou
#-----------------------------------------------------------
start_gui
open_project D:/FPGA_Learning_Journey/Pro/FIFO/project/project.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Xilinx/Vivado/2019.2/data/ip'.
open_project: Time (s): cpu = 00:00:09 ; elapsed = 00:00:54 . Memory (MB): peak = 1093.789 ; gain = 115.324
update_compile_order -fileset sources_1
create_ip -name fifo_generator -vendor xilinx.com -library ip -version 13.2 -module_name fifo_generator_0 -dir d:/FPGA_Learning_Journey/Pro/FIFO/project/project.srcs/sources_1/ip
set_property -dict [list CONFIG.Input_Data_Width {8} CONFIG.Output_Data_Width {8} CONFIG.Reset_Pin {false} CONFIG.Reset_Type {Asynchronous_Reset} CONFIG.Use_Dout_Reset {false} CONFIG.Write_Acknowledge_Flag {false}] [get_ips fifo_generator_0]
generate_target {instantiation_template} [get_files d:/FPGA_Learning_Journey/Pro/FIFO/project/project.srcs/sources_1/ip/fifo_generator_0/fifo_generator_0.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'fifo_generator_0'...
update_compile_order -fileset sources_1
generate_target all [get_files  d:/FPGA_Learning_Journey/Pro/FIFO/project/project.srcs/sources_1/ip/fifo_generator_0/fifo_generator_0.xci]
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'fifo_generator_0'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'fifo_generator_0'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'fifo_generator_0'...
catch { config_ip_cache -export [get_ips -all fifo_generator_0] }
export_ip_user_files -of_objects [get_files d:/FPGA_Learning_Journey/Pro/FIFO/project/project.srcs/sources_1/ip/fifo_generator_0/fifo_generator_0.xci] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] d:/FPGA_Learning_Journey/Pro/FIFO/project/project.srcs/sources_1/ip/fifo_generator_0/fifo_generator_0.xci]
launch_runs -jobs 12 fifo_generator_0_synth_1
[Mon Jan 27 01:20:44 2025] Launched fifo_generator_0_synth_1...
Run output will be captured here: D:/FPGA_Learning_Journey/Pro/FIFO/project/project.runs/fifo_generator_0_synth_1/runme.log
export_simulation -of_objects [get_files d:/FPGA_Learning_Journey/Pro/FIFO/project/project.srcs/sources_1/ip/fifo_generator_0/fifo_generator_0.xci] -directory D:/FPGA_Learning_Journey/Pro/FIFO/project/project.ip_user_files/sim_scripts -ip_user_files_dir D:/FPGA_Learning_Journey/Pro/FIFO/project/project.ip_user_files -ipstatic_source_dir D:/FPGA_Learning_Journey/Pro/FIFO/project/project.ip_user_files/ipstatic -lib_map_path [list {modelsim=D:/Xilinx/simlib_ZYNQ7000} {questa=D:/FPGA_Learning_Journey/Pro/FIFO/project/project.cache/compile_simlib/questa} {riviera=D:/FPGA_Learning_Journey/Pro/FIFO/project/project.cache/compile_simlib/riviera} {activehdl=D:/FPGA_Learning_Journey/Pro/FIFO/project/project.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
add_files -norecurse D:/FPGA_Learning_Journey/Pro/FIFO/src/fifo_sum_ctrl.v
update_compile_order -fileset sources_1
export_ip_user_files -of_objects  [get_files D:/FPGA_Learning_Journey/Pro/FIFO/src/uart_top.v] -no_script -reset -force -quiet
remove_files  D:/FPGA_Learning_Journey/Pro/FIFO/src/uart_top.v
add_files -norecurse D:/FPGA_Learning_Journey/Pro/FIFO/src/fifo_sum.v
update_compile_order -fileset sources_1
update_compile_order -fileset sim_1
update_compile_order -fileset sources_1
reset_run synth_1
launch_runs synth_1 -jobs 12
CRITICAL WARNING: [filemgmt 20-742] The top module "uart_top" specified for this project can not be validated. The current project is using automatic hierarchy update mode, and hence a new suitable replacement top will be automatically selected. If this is not desired, please change the hierarchy update mode to one of the manual compile order modes first, and then set top to any desired value.
Resolution: To switch to manual update order go to the Sources view, right-click on any node in the hierarchy and in the context menu select: 'Hierarchy Update' option 'No Update' or run the following Tcl Command: set_property source_mgmt_mode None [current_project] (which is the Manual Compile Order mode).
[Mon Jan 27 01:36:33 2025] Launched synth_1...
Run output will be captured here: D:/FPGA_Learning_Journey/Pro/FIFO/project/project.runs/synth_1/runme.log
launch_runs: Time (s): cpu = 00:00:00 ; elapsed = 00:00:10 . Memory (MB): peak = 1099.211 ; gain = 5.422
update_compile_order -fileset sources_1
reset_run synth_1
launch_runs synth_1 -jobs 12
[Mon Jan 27 01:37:10 2025] Launched synth_1...
Run output will be captured here: D:/FPGA_Learning_Journey/Pro/FIFO/project/project.runs/synth_1/runme.log
set_property SOURCE_SET sources_1 [get_filesets sim_1]
add_files -fileset sim_1 -norecurse D:/FPGA_Learning_Journey/Pro/FIFO/src/fifo_sum_tb.v
update_compile_order -fileset sim_1
set_property source_mgmt_mode DisplayOnly [current_project]
export_ip_user_files -of_objects  [get_files D:/FPGA_Learning_Journey/Pro/FIFO/src/uart_top_tb.v] -no_script -reset -force -quiet
remove_files  -fileset sim_1 D:/FPGA_Learning_Journey/Pro/FIFO/src/uart_top_tb.v
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/FPGA_Learning_Journey/Pro/FIFO/project/project.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Xilinx/Vivado/2019.2/data/xsim/xsim.ini' copied to run dir:'D:/FPGA_Learning_Journey/Pro/FIFO/project/project.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'uart_top_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/FPGA_Learning_Journey/Pro/FIFO/project/project.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj uart_top_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FPGA_Learning_Journey/Pro/FIFO/project/project.srcs/sources_1/ip/fifo_generator_0/sim/fifo_generator_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fifo_generator_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FPGA_Learning_Journey/Pro/FIFO/src/fifo_sum_ctrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fifo_sum_ctrl
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FPGA_Learning_Journey/Pro/FIFO/src/fifo_sum.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fifo_sum
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FPGA_Learning_Journey/Pro/FIFO/src/fifo_sum_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fifo_sum_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FPGA_Learning_Journey/Pro/FIFO/src/uart_rx_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uart_rx_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FPGA_Learning_Journey/Pro/FIFO/src/uart_tx_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uart_tx_tb
"xvhdl --incr --relax -prj uart_top_tb_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/FPGA_Learning_Journey/Pro/FIFO/project/project.sim/sim_1/behav/xsim'
"xelab -wto a2b826dac9994343b402f820b83f6cf7 --incr --debug typical --relax --mt 2 -L fifo_generator_v13_2_5 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot uart_top_tb_behav xil_defaultlib.uart_top_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto a2b826dac9994343b402f820b83f6cf7 --incr --debug typical --relax --mt 2 -L fifo_generator_v13_2_5 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot uart_top_tb_behav xil_defaultlib.uart_top_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "D:/FPGA_Learning_Journey/Pro/FIFO/src/uart_top.v" Line 1. Module uart_top doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/FPGA_Learning_Journey/Pro/FIFO/src/uart_rx.v" Line 1. Module uart_rx_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/FPGA_Learning_Journey/Pro/FIFO/src/uart_tx.v" Line 1. Module uart_tx_default doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.uart_rx_default
Compiling module xil_defaultlib.uart_tx_default
Compiling module xil_defaultlib.uart_top
Compiling module xil_defaultlib.uart_top_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot uart_top_tb_behav

****** Webtalk v2019.2 (64-bit)
  **** SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
  **** IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source D:/FPGA_Learning_Journey/Pro/FIFO/project/project.sim/sim_1/behav/xsim/xsim.dir/uart_top_tb_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Mon Jan 27 02:03:42 2025...
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/FPGA_Learning_Journey/Pro/FIFO/project/project.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "uart_top_tb_behav -key {Behavioral:sim_1:Functional:uart_top_tb} -tclbatch {uart_top_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
source uart_top_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 300us
INFO: [USF-XSim-96] XSim completed. Design snapshot 'uart_top_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 300us
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:09 . Memory (MB): peak = 1461.703 ; gain = 18.867
run 50 ms
run 50 ms
run 50 ms
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/FPGA_Learning_Journey/Pro/FIFO/project/project.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Xilinx/Vivado/2019.2/data/xsim/xsim.ini' copied to run dir:'D:/FPGA_Learning_Journey/Pro/FIFO/project/project.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'uart_top_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/FPGA_Learning_Journey/Pro/FIFO/project/project.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj uart_top_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FPGA_Learning_Journey/Pro/FIFO/project/project.srcs/sources_1/ip/fifo_generator_0/sim/fifo_generator_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fifo_generator_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FPGA_Learning_Journey/Pro/FIFO/src/fifo_sum_ctrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fifo_sum_ctrl
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FPGA_Learning_Journey/Pro/FIFO/src/uart_rx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uart_rx
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FPGA_Learning_Journey/Pro/FIFO/src/uart_tx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uart_tx
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FPGA_Learning_Journey/Pro/FIFO/src/fifo_sum.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fifo_sum
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FPGA_Learning_Journey/Pro/FIFO/src/fifo_sum_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fifo_sum_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FPGA_Learning_Journey/Pro/FIFO/src/uart_rx_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uart_rx_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FPGA_Learning_Journey/Pro/FIFO/src/uart_tx_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uart_tx_tb
"xvhdl --incr --relax -prj uart_top_tb_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/FPGA_Learning_Journey/Pro/FIFO/project/project.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/FPGA_Learning_Journey/Pro/FIFO/project/project.sim/sim_1/behav/xsim'
"xelab -wto a2b826dac9994343b402f820b83f6cf7 --incr --debug typical --relax --mt 2 -L fifo_generator_v13_2_5 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot uart_top_tb_behav xil_defaultlib.uart_top_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto a2b826dac9994343b402f820b83f6cf7 --incr --debug typical --relax --mt 2 -L fifo_generator_v13_2_5 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot uart_top_tb_behav xil_defaultlib.uart_top_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "D:/FPGA_Learning_Journey/Pro/FIFO/src/uart_top.v" Line 1. Module uart_top doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.uart_rx_default
Compiling module xil_defaultlib.uart_tx_default
Compiling module xil_defaultlib.uart_top
Compiling module xil_defaultlib.uart_top_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot uart_top_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2019.2
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 1461.703 ; gain = 0.000
run 50 ms
restart
INFO: [Simtcl 6-17] Simulation restarted
current_wave_config {Untitled 1}
Untitled 1
add_wave {{/uart_top_tb}} 
set_property top fifo_sum_tb [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
launch_simulation
Command: launch_simulation 
boost::filesystem::remove: 另一个程序正在使用此文件，进程无法访问。: "D:/FPGA_Learning_Journey/Pro/FIFO/project/project.sim/sim_1/behav/xsim/simulate.log"
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/FPGA_Learning_Journey/Pro/FIFO/project/project.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Xilinx/Vivado/2019.2/data/xsim/xsim.ini' copied to run dir:'D:/FPGA_Learning_Journey/Pro/FIFO/project/project.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'fifo_sum_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/FPGA_Learning_Journey/Pro/FIFO/project/project.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj fifo_sum_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FPGA_Learning_Journey/Pro/FIFO/project/project.srcs/sources_1/ip/fifo_generator_0/sim/fifo_generator_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fifo_generator_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FPGA_Learning_Journey/Pro/FIFO/src/fifo_sum_ctrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fifo_sum_ctrl
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FPGA_Learning_Journey/Pro/FIFO/src/uart_rx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uart_rx
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FPGA_Learning_Journey/Pro/FIFO/src/uart_tx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uart_tx
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FPGA_Learning_Journey/Pro/FIFO/src/fifo_sum.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fifo_sum
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FPGA_Learning_Journey/Pro/FIFO/src/fifo_sum_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fifo_sum_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FPGA_Learning_Journey/Pro/FIFO/src/uart_rx_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uart_rx_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FPGA_Learning_Journey/Pro/FIFO/src/uart_tx_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uart_tx_tb
"xvhdl --incr --relax -prj fifo_sum_tb_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/FPGA_Learning_Journey/Pro/FIFO/project/project.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/FPGA_Learning_Journey/Pro/FIFO/project/project.sim/sim_1/behav/xsim'
"xelab -wto a2b826dac9994343b402f820b83f6cf7 --incr --debug typical --relax --mt 2 -L fifo_generator_v13_2_5 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot fifo_sum_tb_behav xil_defaultlib.fifo_sum_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto a2b826dac9994343b402f820b83f6cf7 --incr --debug typical --relax --mt 2 -L fifo_generator_v13_2_5 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot fifo_sum_tb_behav xil_defaultlib.fifo_sum_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.uart_rx_default
Compiling module fifo_generator_v13_2_5.fifo_generator_v13_2_5_bhv_ver_s...
Compiling module fifo_generator_v13_2_5.fifo_generator_v13_2_5_CONV_VER(...
Compiling module fifo_generator_v13_2_5.fifo_generator_vlog_beh(C_COMMON...
Compiling module xil_defaultlib.fifo_generator_0
Compiling module xil_defaultlib.fifo_sum_ctrl
Compiling module xil_defaultlib.uart_tx_default
Compiling module xil_defaultlib.fifo_sum
Compiling module xil_defaultlib.fifo_sum_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot fifo_sum_tb_behav
INFO: [Common 17-344] 'run_program' was cancelled
INFO: [Vivado 12-5357] 'elaborate' step aborted
INFO: [Common 17-344] 'launch_simulation' was cancelled
INFO: [Common 17-344] 'relaunch_sim' was cancelled
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/FPGA_Learning_Journey/Pro/FIFO/project/project.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Xilinx/Vivado/2019.2/data/xsim/xsim.ini' copied to run dir:'D:/FPGA_Learning_Journey/Pro/FIFO/project/project.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'fifo_sum_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/FPGA_Learning_Journey/Pro/FIFO/project/project.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj fifo_sum_tb_vlog.prj"
"xvhdl --incr --relax -prj fifo_sum_tb_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/FPGA_Learning_Journey/Pro/FIFO/project/project.sim/sim_1/behav/xsim'
"xelab -wto a2b826dac9994343b402f820b83f6cf7 --incr --debug typical --relax --mt 2 -L fifo_generator_v13_2_5 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot fifo_sum_tb_behav xil_defaultlib.fifo_sum_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto a2b826dac9994343b402f820b83f6cf7 --incr --debug typical --relax --mt 2 -L fifo_generator_v13_2_5 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot fifo_sum_tb_behav xil_defaultlib.fifo_sum_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/FPGA_Learning_Journey/Pro/FIFO/project/project.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "fifo_sum_tb_behav -key {Behavioral:sim_1:Functional:fifo_sum_tb} -tclbatch {fifo_sum_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
source fifo_sum_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 300us
Could not open the .svtype file xsim.dir/fifo_sum_tb_behav/xsim.svtype
Command failed: Simulator command interrupted.

Simulation engine not responding
The simulator has terminated in an unexpected manner.  Please review the simulation log (xsim.log) for details.
INFO: [USF-XSim-96] XSim completed. Design snapshot 'fifo_sum_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 300us
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:05 . Memory (MB): peak = 1461.703 ; gain = 0.000
ERROR: [Vivado 12-106] *** Exception: ui.utils.e: ui.frmwork.CommandFailedException: Unknown exception occurred ui.frmwork.CommandFailedException: Unknown exception occurred
	at ui.views.simulator.executive.simulationi.SimulationExecutive_getTreeWindowData(Native Method)
	at ui.views.O.c.a.a(SourceFile:254)
	at ui.views.O.i.f.load(SourceFile:211)
	at ui.views.O.i.p.gys(SourceFile:148)
	at ui.views.O.f.d.a(SourceFile:241)
	at ui.frmwork.b.l.d(SourceFile:42)
	at ui.frmwork.G.i(SourceFile:253)
	at ui.frmwork.G.fireTclEvent(SourceFile:350)
	at ui.views.simulator.executive.simulationi.SimulationExecutive_setTreeWindowTreeHeight(Native Method)
	at ui.views.O.c.a.b(SourceFile:674)
	at ui.views.O.i.f.gzG(SourceFile:116)
	at ui.views.O.i.i.componentResized(SourceFile:139)
	at java.desktop/java.awt.Component.processComponentEvent(Unknown Source)
	at java.desktop/java.awt.Component.processEvent(Unknown Source)
	at java.desktop/java.awt.Container.processEvent(Unknown Source)
	at java.desktop/java.awt.Component.dispatchEventImpl(Unknown Source)
	at java.desktop/java.awt.Container.dispatchEventImpl(Unknown Source)
	at java.desktop/java.awt.Component.dispatchEvent(Unknown Source)
	at java.desktop/java.awt.EventQueue.dispatchEventImpl(Unknown Source)
	at java.desktop/java.awt.EventQueue.access$500(Unknown Source)
	at java.desktop/java.awt.EventQueue$3.run(Unknown Source)
	at java.desktop/java.awt.EventQueue$3.run(Unknown Source)
	at java.base/java.security.AccessController.doPrivileged(Native Method)
	at java.base/java.security.ProtectionDomain$JavaSecurityAccessImpl.doIntersectionPrivilege(Unknown Source)
	at java.base/java.security.ProtectionDomain$JavaSecurityAccessImpl.doIntersectionPrivilege(Unknown Source)
	at java.desktop/java.awt.EventQueue$4.run(Unknown Source)
	at java.desktop/java.awt.EventQueue$4.run(Unknown Source)
	at java.base/java.security.AccessController.doPrivileged(Native Method)
	at java.base/java.security.ProtectionDomain$JavaSecurityAccessImpl.doIntersectionPrivilege(Unknown Source)
	at java.desktop/java.awt.EventQueue.dispatchEvent(Unknown Source)
	at ui.frmwork.b.d.dispatchEvent(SourceFile:88)
	at java.desktop/java.awt.EventDispatchThread.pumpOneEventForFilters(Unknown Source)
	at java.desktop/java.awt.EventDispatchThread.pumpEventsForFilter(Unknown Source)
	at java.desktop/java.awt.EventDispatchThread.pumpEventsForHierarchy(Unknown Source)
	at java.desktop/java.awt.EventDispatchThread.pumpEvents(Unknown Source)
	at java.desktop/java.awt.EventDispatchThread.pumpEvents(Unknown Source)
	at java.desktop/java.awt.EventDispatchThread.run(Unknown Source)
 (See D:/FPGA_Learning_Journey/Pro/FIFO/project/vivado_pid13136.debug)
ERROR: [Vivado 12-106] *** Exception: ui.utils.e: ui.frmwork.CommandFailedException: Unknown exception occurred ui.frmwork.CommandFailedException: Unknown exception occurred
	at ui.views.simulator.executive.simulationi.SimulationExecutive_getTreeWindowData(Native Method)
	at ui.views.O.c.a.a(SourceFile:254)
	at ui.views.O.i.f.load(SourceFile:211)
	at ui.views.O.i.p.gys(SourceFile:148)
	at ui.views.O.g.e.a(SourceFile:67)
	at ui.frmwork.b.l.d(SourceFile:42)
	at ui.frmwork.G.i(SourceFile:253)
	at ui.frmwork.G.fireTclEvent(SourceFile:350)
	at ui.views.simulator.executive.simulationi.SimulationExecutive_setTreeWindowTreeHeight(Native Method)
	at ui.views.O.c.a.b(SourceFile:674)
	at ui.views.O.i.f.gzG(SourceFile:116)
	at ui.views.O.i.i.componentResized(SourceFile:139)
	at java.desktop/java.awt.Component.processComponentEvent(Unknown Source)
	at java.desktop/java.awt.Component.processEvent(Unknown Source)
	at java.desktop/java.awt.Container.processEvent(Unknown Source)
	at java.desktop/java.awt.Component.dispatchEventImpl(Unknown Source)
	at java.desktop/java.awt.Container.dispatchEventImpl(Unknown Source)
	at java.desktop/java.awt.Component.dispatchEvent(Unknown Source)
	at java.desktop/java.awt.EventQueue.dispatchEventImpl(Unknown Source)
	at java.desktop/java.awt.EventQueue.access$500(Unknown Source)
	at java.desktop/java.awt.EventQueue$3.run(Unknown Source)
	at java.desktop/java.awt.EventQueue$3.run(Unknown Source)
	at java.base/java.security.AccessController.doPrivileged(Native Method)
	at java.base/java.security.ProtectionDomain$JavaSecurityAccessImpl.doIntersectionPrivilege(Unknown Source)
	at java.base/java.security.ProtectionDomain$JavaSecurityAccessImpl.doIntersectionPrivilege(Unknown Source)
	at java.desktop/java.awt.EventQueue$4.run(Unknown Source)
	at java.desktop/java.awt.EventQueue$4.run(Unknown Source)
	at java.base/java.security.AccessController.doPrivileged(Native Method)
	at java.base/java.security.ProtectionDomain$JavaSecurityAccessImpl.doIntersectionPrivilege(Unknown Source)
	at java.desktop/java.awt.EventQueue.dispatchEvent(Unknown Source)
	at ui.frmwork.b.d.dispatchEvent(SourceFile:88)
	at java.desktop/java.awt.EventDispatchThread.pumpOneEventForFilters(Unknown Source)
	at java.desktop/java.awt.EventDispatchThread.pumpEventsForFilter(Unknown Source)
	at java.desktop/java.awt.EventDispatchThread.pumpEventsForHierarchy(Unknown Source)
	at java.desktop/java.awt.EventDispatchThread.pumpEvents(Unknown Source)
	at java.desktop/java.awt.EventDispatchThread.pumpEvents(Unknown Source)
	at java.desktop/java.awt.EventDispatchThread.run(Unknown Source)
 (See D:/FPGA_Learning_Journey/Pro/FIFO/project/vivado_pid13136.debug)
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/FPGA_Learning_Journey/Pro/FIFO/project/project.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Xilinx/Vivado/2019.2/data/xsim/xsim.ini' copied to run dir:'D:/FPGA_Learning_Journey/Pro/FIFO/project/project.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'fifo_sum_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/FPGA_Learning_Journey/Pro/FIFO/project/project.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj fifo_sum_tb_vlog.prj"
"xvhdl --incr --relax -prj fifo_sum_tb_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/FPGA_Learning_Journey/Pro/FIFO/project/project.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/FPGA_Learning_Journey/Pro/FIFO/project/project.sim/sim_1/behav/xsim'
"xelab -wto a2b826dac9994343b402f820b83f6cf7 --incr --debug typical --relax --mt 2 -L fifo_generator_v13_2_5 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot fifo_sum_tb_behav xil_defaultlib.fifo_sum_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto a2b826dac9994343b402f820b83f6cf7 --incr --debug typical --relax --mt 2 -L fifo_generator_v13_2_5 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot fifo_sum_tb_behav xil_defaultlib.fifo_sum_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2019.2
Time resolution is 1 ps
Could not open the .svtype file xsim.dir/fifo_sum_tb_behav/xsim.svtype
Command failed: Simulator command interrupted.

Simulation engine not responding
The simulator has terminated in an unexpected manner.  Please review the simulation log (xsim.log) for details.
ERROR: [Vivado 12-106] *** Exception: ui.utils.e: ui.frmwork.CommandFailedException: Unknown exception occurred ui.frmwork.CommandFailedException: Unknown exception occurred
	at ui.views.simulator.executive.simulationi.SimulationExecutive_getCallStacksData(Native Method)
	at ui.views.O.c.a.gzr(SourceFile:1302)
	at ui.views.O.a.B.reset(SourceFile:393)
	at ui.views.O.a.B.a(SourceFile:328)
	at ui.views.O.a.A.reset(SourceFile:274)
	at ui.views.O.a.x.reset(SourceFile:67)
	at ui.views.O.a.D.reset(SourceFile:124)
	at ui.views.O.a.D.a(SourceFile:114)
	at ui.frmwork.b.l.d(SourceFile:42)
	at ui.frmwork.G.i(SourceFile:253)
	at ui.frmwork.G.fireTclEvent(SourceFile:350)
	at ui.views.simulator.executive.simulationi.SimulationExecutive_setTreeWindowTreeHeight(Native Method)
	at ui.views.O.c.a.b(SourceFile:674)
	at ui.views.O.i.f.gzG(SourceFile:116)
	at ui.views.O.i.i.componentResized(SourceFile:139)
	at java.desktop/java.awt.Component.processComponentEvent(Unknown Source)
	at java.desktop/java.awt.Component.processEvent(Unknown Source)
	at java.desktop/java.awt.Container.processEvent(Unknown Source)
	at java.desktop/java.awt.Component.dispatchEventImpl(Unknown Source)
	at java.desktop/java.awt.Container.dispatchEventImpl(Unknown Source)
	at java.desktop/java.awt.Component.dispatchEvent(Unknown Source)
	at java.desktop/java.awt.EventQueue.dispatchEventImpl(Unknown Source)
	at java.desktop/java.awt.EventQueue.access$500(Unknown Source)
	at java.desktop/java.awt.EventQueue$3.run(Unknown Source)
	at java.desktop/java.awt.EventQueue$3.run(Unknown Source)
	at java.base/java.security.AccessController.doPrivileged(Native Method)
	at java.base/java.security.ProtectionDomain$JavaSecurityAccessImpl.doIntersectionPrivilege(Unknown Source)
	at java.base/java.security.ProtectionDomain$JavaSecurityAccessImpl.doIntersectionPrivilege(Unknown Source)
	at java.desktop/java.awt.EventQueue$4.run(Unknown Source)
	at java.desktop/java.awt.EventQueue$4.run(Unknown Source)
	at java.base/java.security.AccessController.doPrivileged(Native Method)
	at java.base/java.security.ProtectionDomain$JavaSecurityAccessImpl.doIntersectionPrivilege(Unknown Source)
	at java.desktop/java.awt.EventQueue.dispatchEvent(Unknown Source)
	at ui.frmwork.b.d.dispatchEvent(SourceFile:88)
	at java.desktop/java.awt.EventDispatchThread.pumpOneEventForFilters(Unknown Source)
	at java.desktop/java.awt.EventDispatchThread.pumpEventsForFilter(Unknown Source)
	at java.desktop/java.awt.EventDispatchThread.pumpEventsForHierarchy(Unknown Source)
	at java.desktop/java.awt.EventDispatchThread.pumpEvents(Unknown Source)
	at java.desktop/java.awt.EventDispatchThread.pumpEvents(Unknown Source)
	at java.desktop/java.awt.EventDispatchThread.run(Unknown Source)
 (See D:/FPGA_Learning_Journey/Pro/FIFO/project/vivado_pid13136.debug)
ERROR: [Vivado 12-106] *** Exception: ui.utils.e: ui.frmwork.CommandFailedException: Unknown exception occurred ui.frmwork.CommandFailedException: Unknown exception occurred
	at ui.views.simulator.executive.simulationi.SimulationExecutive_getTreeWindowData(Native Method)
	at ui.views.O.c.a.a(SourceFile:254)
	at ui.views.O.i.f.load(SourceFile:211)
	at ui.views.O.i.p.gys(SourceFile:148)
	at ui.views.O.f.d.a(SourceFile:241)
	at ui.frmwork.b.l.d(SourceFile:42)
	at ui.frmwork.G.i(SourceFile:253)
	at ui.frmwork.G.fireTclEvent(SourceFile:350)
	at ui.views.simulator.executive.simulationi.SimulationExecutive_setTreeWindowTreeHeight(Native Method)
	at ui.views.O.c.a.b(SourceFile:674)
	at ui.views.O.i.f.gzG(SourceFile:116)
	at ui.views.O.i.i.componentResized(SourceFile:139)
	at java.desktop/java.awt.Component.processComponentEvent(Unknown Source)
	at java.desktop/java.awt.Component.processEvent(Unknown Source)
	at java.desktop/java.awt.Container.processEvent(Unknown Source)
	at java.desktop/java.awt.Component.dispatchEventImpl(Unknown Source)
	at java.desktop/java.awt.Container.dispatchEventImpl(Unknown Source)
	at java.desktop/java.awt.Component.dispatchEvent(Unknown Source)
	at java.desktop/java.awt.EventQueue.dispatchEventImpl(Unknown Source)
	at java.desktop/java.awt.EventQueue.access$500(Unknown Source)
	at java.desktop/java.awt.EventQueue$3.run(Unknown Source)
	at java.desktop/java.awt.EventQueue$3.run(Unknown Source)
	at java.base/java.security.AccessController.doPrivileged(Native Method)
	at java.base/java.security.ProtectionDomain$JavaSecurityAccessImpl.doIntersectionPrivilege(Unknown Source)
	at java.base/java.security.ProtectionDomain$JavaSecurityAccessImpl.doIntersectionPrivilege(Unknown Source)
	at java.desktop/java.awt.EventQueue$4.run(Unknown Source)
	at java.desktop/java.awt.EventQueue$4.run(Unknown Source)
	at java.base/java.security.AccessController.doPrivileged(Native Method)
	at java.base/java.security.ProtectionDomain$JavaSecurityAccessImpl.doIntersectionPrivilege(Unknown Source)
	at java.desktop/java.awt.EventQueue.dispatchEvent(Unknown Source)
	at ui.frmwork.b.d.dispatchEvent(SourceFile:88)
	at java.desktop/java.awt.EventDispatchThread.pumpOneEventForFilters(Unknown Source)
	at java.desktop/java.awt.EventDispatchThread.pumpEventsForFilter(Unknown Source)
	at java.desktop/java.awt.EventDispatchThread.pumpEventsForHierarchy(Unknown Source)
	at java.desktop/java.awt.EventDispatchThread.pumpEvents(Unknown Source)
	at java.desktop/java.awt.EventDispatchThread.pumpEvents(Unknown Source)
	at java.desktop/java.awt.EventDispatchThread.run(Unknown Source)
 (See D:/FPGA_Learning_Journey/Pro/FIFO/project/vivado_pid13136.debug)
ERROR: [Vivado 12-106] *** Exception: ui.utils.e: ui.frmwork.CommandFailedException: Unknown exception occurred ui.frmwork.CommandFailedException: Unknown exception occurred
	at ui.views.simulator.executive.simulationi.SimulationExecutive_getTreeWindowData(Native Method)
	at ui.views.O.c.a.a(SourceFile:254)
	at ui.views.O.i.f.load(SourceFile:211)
	at ui.views.O.i.p.gys(SourceFile:148)
	at ui.views.O.g.e.a(SourceFile:67)
	at ui.frmwork.b.l.d(SourceFile:42)
	at ui.frmwork.G.i(SourceFile:253)
	at ui.frmwork.G.fireTclEvent(SourceFile:350)
	at ui.views.simulator.executive.simulationi.SimulationExecutive_setTreeWindowTreeHeight(Native Method)
	at ui.views.O.c.a.b(SourceFile:674)
	at ui.views.O.i.f.gzG(SourceFile:116)
	at ui.views.O.i.i.componentResized(SourceFile:139)
	at java.desktop/java.awt.Component.processComponentEvent(Unknown Source)
	at java.desktop/java.awt.Component.processEvent(Unknown Source)
	at java.desktop/java.awt.Container.processEvent(Unknown Source)
	at java.desktop/java.awt.Component.dispatchEventImpl(Unknown Source)
	at java.desktop/java.awt.Container.dispatchEventImpl(Unknown Source)
	at java.desktop/java.awt.Component.dispatchEvent(Unknown Source)
	at java.desktop/java.awt.EventQueue.dispatchEventImpl(Unknown Source)
	at java.desktop/java.awt.EventQueue.access$500(Unknown Source)
	at java.desktop/java.awt.EventQueue$3.run(Unknown Source)
	at java.desktop/java.awt.EventQueue$3.run(Unknown Source)
	at java.base/java.security.AccessController.doPrivileged(Native Method)
	at java.base/java.security.ProtectionDomain$JavaSecurityAccessImpl.doIntersectionPrivilege(Unknown Source)
	at java.base/java.security.ProtectionDomain$JavaSecurityAccessImpl.doIntersectionPrivilege(Unknown Source)
	at java.desktop/java.awt.EventQueue$4.run(Unknown Source)
	at java.desktop/java.awt.EventQueue$4.run(Unknown Source)
	at java.base/java.security.AccessController.doPrivileged(Native Method)
	at java.base/java.security.ProtectionDomain$JavaSecurityAccessImpl.doIntersectionPrivilege(Unknown Source)
	at java.desktop/java.awt.EventQueue.dispatchEvent(Unknown Source)
	at ui.frmwork.b.d.dispatchEvent(SourceFile:88)
	at java.desktop/java.awt.EventDispatchThread.pumpOneEventForFilters(Unknown Source)
	at java.desktop/java.awt.EventDispatchThread.pumpEventsForFilter(Unknown Source)
	at java.desktop/java.awt.EventDispatchThread.pumpEventsForHierarchy(Unknown Source)
	at java.desktop/java.awt.EventDispatchThread.pumpEvents(Unknown Source)
	at java.desktop/java.awt.EventDispatchThread.pumpEvents(Unknown Source)
	at java.desktop/java.awt.EventDispatchThread.run(Unknown Source)
 (See D:/FPGA_Learning_Journey/Pro/FIFO/project/vivado_pid13136.debug)
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/FPGA_Learning_Journey/Pro/FIFO/project/project.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Xilinx/Vivado/2019.2/data/xsim/xsim.ini' copied to run dir:'D:/FPGA_Learning_Journey/Pro/FIFO/project/project.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'fifo_sum_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/FPGA_Learning_Journey/Pro/FIFO/project/project.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj fifo_sum_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FPGA_Learning_Journey/Pro/FIFO/project/project.srcs/sources_1/ip/fifo_generator_0/sim/fifo_generator_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fifo_generator_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FPGA_Learning_Journey/Pro/FIFO/src/fifo_sum_ctrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fifo_sum_ctrl
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FPGA_Learning_Journey/Pro/FIFO/src/uart_rx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uart_rx
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FPGA_Learning_Journey/Pro/FIFO/src/uart_tx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uart_tx
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FPGA_Learning_Journey/Pro/FIFO/src/fifo_sum.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fifo_sum
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FPGA_Learning_Journey/Pro/FIFO/src/fifo_sum_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fifo_sum_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FPGA_Learning_Journey/Pro/FIFO/src/uart_rx_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uart_rx_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FPGA_Learning_Journey/Pro/FIFO/src/uart_tx_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uart_tx_tb
"xvhdl --incr --relax -prj fifo_sum_tb_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/FPGA_Learning_Journey/Pro/FIFO/project/project.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/FPGA_Learning_Journey/Pro/FIFO/project/project.sim/sim_1/behav/xsim'
"xelab -wto a2b826dac9994343b402f820b83f6cf7 --incr --debug typical --relax --mt 2 -L fifo_generator_v13_2_5 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot fifo_sum_tb_behav xil_defaultlib.fifo_sum_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto a2b826dac9994343b402f820b83f6cf7 --incr --debug typical --relax --mt 2 -L fifo_generator_v13_2_5 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot fifo_sum_tb_behav xil_defaultlib.fifo_sum_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.uart_rx_default
Compiling module fifo_generator_v13_2_5.fifo_generator_v13_2_5_bhv_ver_s...
Compiling module fifo_generator_v13_2_5.fifo_generator_v13_2_5_CONV_VER(...
Compiling module fifo_generator_v13_2_5.fifo_generator_vlog_beh(C_COMMON...
Compiling module xil_defaultlib.fifo_generator_0
Compiling module xil_defaultlib.fifo_sum_ctrl
Compiling module xil_defaultlib.uart_tx_default
Compiling module xil_defaultlib.fifo_sum
Compiling module xil_defaultlib.fifo_sum_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot fifo_sum_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2019.2
Time resolution is 1 ps
run 50 ms
run: Time (s): cpu = 00:00:05 ; elapsed = 00:00:08 . Memory (MB): peak = 1461.703 ; gain = 0.000
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/FPGA_Learning_Journey/Pro/FIFO/project/project.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Xilinx/Vivado/2019.2/data/xsim/xsim.ini' copied to run dir:'D:/FPGA_Learning_Journey/Pro/FIFO/project/project.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'fifo_sum_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/FPGA_Learning_Journey/Pro/FIFO/project/project.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj fifo_sum_tb_vlog.prj"
"xvhdl --incr --relax -prj fifo_sum_tb_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/FPGA_Learning_Journey/Pro/FIFO/project/project.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/FPGA_Learning_Journey/Pro/FIFO/project/project.sim/sim_1/behav/xsim'
"xelab -wto a2b826dac9994343b402f820b83f6cf7 --incr --debug typical --relax --mt 2 -L fifo_generator_v13_2_5 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot fifo_sum_tb_behav xil_defaultlib.fifo_sum_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto a2b826dac9994343b402f820b83f6cf7 --incr --debug typical --relax --mt 2 -L fifo_generator_v13_2_5 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot fifo_sum_tb_behav xil_defaultlib.fifo_sum_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2019.2
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 1461.703 ; gain = 0.000
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/FPGA_Learning_Journey/Pro/FIFO/project/project.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Xilinx/Vivado/2019.2/data/xsim/xsim.ini' copied to run dir:'D:/FPGA_Learning_Journey/Pro/FIFO/project/project.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'fifo_sum_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/FPGA_Learning_Journey/Pro/FIFO/project/project.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj fifo_sum_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FPGA_Learning_Journey/Pro/FIFO/project/project.srcs/sources_1/ip/fifo_generator_0/sim/fifo_generator_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fifo_generator_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FPGA_Learning_Journey/Pro/FIFO/src/fifo_sum_ctrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fifo_sum_ctrl
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FPGA_Learning_Journey/Pro/FIFO/src/uart_rx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uart_rx
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FPGA_Learning_Journey/Pro/FIFO/src/uart_tx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uart_tx
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FPGA_Learning_Journey/Pro/FIFO/src/fifo_sum.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fifo_sum
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FPGA_Learning_Journey/Pro/FIFO/src/fifo_sum_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fifo_sum_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FPGA_Learning_Journey/Pro/FIFO/src/uart_rx_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uart_rx_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FPGA_Learning_Journey/Pro/FIFO/src/uart_tx_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uart_tx_tb
"xvhdl --incr --relax -prj fifo_sum_tb_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/FPGA_Learning_Journey/Pro/FIFO/project/project.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/FPGA_Learning_Journey/Pro/FIFO/project/project.sim/sim_1/behav/xsim'
"xelab -wto a2b826dac9994343b402f820b83f6cf7 --incr --debug typical --relax --mt 2 -L fifo_generator_v13_2_5 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot fifo_sum_tb_behav xil_defaultlib.fifo_sum_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto a2b826dac9994343b402f820b83f6cf7 --incr --debug typical --relax --mt 2 -L fifo_generator_v13_2_5 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot fifo_sum_tb_behav xil_defaultlib.fifo_sum_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.uart_rx_default
Compiling module fifo_generator_v13_2_5.fifo_generator_v13_2_5_bhv_ver_s...
Compiling module fifo_generator_v13_2_5.fifo_generator_v13_2_5_CONV_VER(...
Compiling module fifo_generator_v13_2_5.fifo_generator_vlog_beh(C_COMMON...
Compiling module xil_defaultlib.fifo_generator_0
Compiling module xil_defaultlib.fifo_sum_ctrl
Compiling module xil_defaultlib.uart_tx_default
Compiling module xil_defaultlib.fifo_sum
Compiling module xil_defaultlib.fifo_sum_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot fifo_sum_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2019.2
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 1461.703 ; gain = 0.000
run 50 ms
run: Time (s): cpu = 00:00:05 ; elapsed = 00:00:12 . Memory (MB): peak = 1461.703 ; gain = 0.000
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/FPGA_Learning_Journey/Pro/FIFO/project/project.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Xilinx/Vivado/2019.2/data/xsim/xsim.ini' copied to run dir:'D:/FPGA_Learning_Journey/Pro/FIFO/project/project.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'fifo_sum_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/FPGA_Learning_Journey/Pro/FIFO/project/project.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj fifo_sum_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FPGA_Learning_Journey/Pro/FIFO/project/project.srcs/sources_1/ip/fifo_generator_0/sim/fifo_generator_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fifo_generator_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FPGA_Learning_Journey/Pro/FIFO/src/fifo_sum_ctrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fifo_sum_ctrl
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FPGA_Learning_Journey/Pro/FIFO/src/uart_rx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uart_rx
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FPGA_Learning_Journey/Pro/FIFO/src/uart_tx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uart_tx
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FPGA_Learning_Journey/Pro/FIFO/src/fifo_sum.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fifo_sum
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FPGA_Learning_Journey/Pro/FIFO/src/fifo_sum_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fifo_sum_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FPGA_Learning_Journey/Pro/FIFO/src/uart_rx_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uart_rx_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FPGA_Learning_Journey/Pro/FIFO/src/uart_tx_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uart_tx_tb
"xvhdl --incr --relax -prj fifo_sum_tb_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/FPGA_Learning_Journey/Pro/FIFO/project/project.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/FPGA_Learning_Journey/Pro/FIFO/project/project.sim/sim_1/behav/xsim'
"xelab -wto a2b826dac9994343b402f820b83f6cf7 --incr --debug typical --relax --mt 2 -L fifo_generator_v13_2_5 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot fifo_sum_tb_behav xil_defaultlib.fifo_sum_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto a2b826dac9994343b402f820b83f6cf7 --incr --debug typical --relax --mt 2 -L fifo_generator_v13_2_5 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot fifo_sum_tb_behav xil_defaultlib.fifo_sum_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.uart_rx_default
Compiling module fifo_generator_v13_2_5.fifo_generator_v13_2_5_bhv_ver_s...
Compiling module fifo_generator_v13_2_5.fifo_generator_v13_2_5_CONV_VER(...
Compiling module fifo_generator_v13_2_5.fifo_generator_vlog_beh(C_COMMON...
Compiling module xil_defaultlib.fifo_generator_0
Compiling module xil_defaultlib.fifo_sum_ctrl
Compiling module xil_defaultlib.uart_tx_default
Compiling module xil_defaultlib.fifo_sum
Compiling module xil_defaultlib.fifo_sum_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot fifo_sum_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2019.2
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 1461.703 ; gain = 0.000
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/FPGA_Learning_Journey/Pro/FIFO/project/project.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Xilinx/Vivado/2019.2/data/xsim/xsim.ini' copied to run dir:'D:/FPGA_Learning_Journey/Pro/FIFO/project/project.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'fifo_sum_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/FPGA_Learning_Journey/Pro/FIFO/project/project.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj fifo_sum_tb_vlog.prj"
"xvhdl --incr --relax -prj fifo_sum_tb_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/FPGA_Learning_Journey/Pro/FIFO/project/project.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/FPGA_Learning_Journey/Pro/FIFO/project/project.sim/sim_1/behav/xsim'
"xelab -wto a2b826dac9994343b402f820b83f6cf7 --incr --debug typical --relax --mt 2 -L fifo_generator_v13_2_5 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot fifo_sum_tb_behav xil_defaultlib.fifo_sum_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto a2b826dac9994343b402f820b83f6cf7 --incr --debug typical --relax --mt 2 -L fifo_generator_v13_2_5 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot fifo_sum_tb_behav xil_defaultlib.fifo_sum_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2019.2
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 1461.703 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/FPGA_Learning_Journey/Pro/FIFO/project/project.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Xilinx/Vivado/2019.2/data/xsim/xsim.ini' copied to run dir:'D:/FPGA_Learning_Journey/Pro/FIFO/project/project.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'fifo_sum_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/FPGA_Learning_Journey/Pro/FIFO/project/project.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj fifo_sum_tb_vlog.prj"
"xvhdl --incr --relax -prj fifo_sum_tb_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/FPGA_Learning_Journey/Pro/FIFO/project/project.sim/sim_1/behav/xsim'
"xelab -wto a2b826dac9994343b402f820b83f6cf7 --incr --debug typical --relax --mt 2 -L fifo_generator_v13_2_5 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot fifo_sum_tb_behav xil_defaultlib.fifo_sum_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto a2b826dac9994343b402f820b83f6cf7 --incr --debug typical --relax --mt 2 -L fifo_generator_v13_2_5 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot fifo_sum_tb_behav xil_defaultlib.fifo_sum_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/FPGA_Learning_Journey/Pro/FIFO/project/project.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "fifo_sum_tb_behav -key {Behavioral:sim_1:Functional:fifo_sum_tb} -tclbatch {fifo_sum_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
source fifo_sum_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 300us
INFO: [USF-XSim-96] XSim completed. Design snapshot 'fifo_sum_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 300us
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/FPGA_Learning_Journey/Pro/FIFO/project/project.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Xilinx/Vivado/2019.2/data/xsim/xsim.ini' copied to run dir:'D:/FPGA_Learning_Journey/Pro/FIFO/project/project.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'fifo_sum_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/FPGA_Learning_Journey/Pro/FIFO/project/project.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj fifo_sum_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FPGA_Learning_Journey/Pro/FIFO/project/project.srcs/sources_1/ip/fifo_generator_0/sim/fifo_generator_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fifo_generator_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FPGA_Learning_Journey/Pro/FIFO/src/fifo_sum_ctrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fifo_sum_ctrl
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FPGA_Learning_Journey/Pro/FIFO/src/uart_rx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uart_rx
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FPGA_Learning_Journey/Pro/FIFO/src/uart_tx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uart_tx
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FPGA_Learning_Journey/Pro/FIFO/src/fifo_sum.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fifo_sum
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FPGA_Learning_Journey/Pro/FIFO/src/fifo_sum_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fifo_sum_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FPGA_Learning_Journey/Pro/FIFO/src/uart_rx_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uart_rx_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FPGA_Learning_Journey/Pro/FIFO/src/uart_tx_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uart_tx_tb
"xvhdl --incr --relax -prj fifo_sum_tb_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/FPGA_Learning_Journey/Pro/FIFO/project/project.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/FPGA_Learning_Journey/Pro/FIFO/project/project.sim/sim_1/behav/xsim'
"xelab -wto a2b826dac9994343b402f820b83f6cf7 --incr --debug typical --relax --mt 2 -L fifo_generator_v13_2_5 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot fifo_sum_tb_behav xil_defaultlib.fifo_sum_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto a2b826dac9994343b402f820b83f6cf7 --incr --debug typical --relax --mt 2 -L fifo_generator_v13_2_5 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot fifo_sum_tb_behav xil_defaultlib.fifo_sum_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.uart_rx_default
Compiling module fifo_generator_v13_2_5.fifo_generator_v13_2_5_bhv_ver_s...
Compiling module fifo_generator_v13_2_5.fifo_generator_v13_2_5_CONV_VER(...
Compiling module fifo_generator_v13_2_5.fifo_generator_vlog_beh(C_COMMON...
Compiling module xil_defaultlib.fifo_generator_0
Compiling module xil_defaultlib.fifo_sum_ctrl
Compiling module xil_defaultlib.uart_tx_default
Compiling module xil_defaultlib.fifo_sum
Compiling module xil_defaultlib.fifo_sum_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot fifo_sum_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2019.2
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 1461.703 ; gain = 0.000
run 50 ms
run: Time (s): cpu = 00:00:05 ; elapsed = 00:00:11 . Memory (MB): peak = 1461.703 ; gain = 0.000
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/FPGA_Learning_Journey/Pro/FIFO/project/project.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Xilinx/Vivado/2019.2/data/xsim/xsim.ini' copied to run dir:'D:/FPGA_Learning_Journey/Pro/FIFO/project/project.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'fifo_sum_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/FPGA_Learning_Journey/Pro/FIFO/project/project.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj fifo_sum_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FPGA_Learning_Journey/Pro/FIFO/project/project.srcs/sources_1/ip/fifo_generator_0/sim/fifo_generator_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fifo_generator_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FPGA_Learning_Journey/Pro/FIFO/src/fifo_sum_ctrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fifo_sum_ctrl
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FPGA_Learning_Journey/Pro/FIFO/src/uart_rx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uart_rx
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FPGA_Learning_Journey/Pro/FIFO/src/uart_tx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uart_tx
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FPGA_Learning_Journey/Pro/FIFO/src/fifo_sum.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fifo_sum
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FPGA_Learning_Journey/Pro/FIFO/src/fifo_sum_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fifo_sum_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FPGA_Learning_Journey/Pro/FIFO/src/uart_rx_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uart_rx_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FPGA_Learning_Journey/Pro/FIFO/src/uart_tx_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uart_tx_tb
"xvhdl --incr --relax -prj fifo_sum_tb_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/FPGA_Learning_Journey/Pro/FIFO/project/project.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/FPGA_Learning_Journey/Pro/FIFO/project/project.sim/sim_1/behav/xsim'
"xelab -wto a2b826dac9994343b402f820b83f6cf7 --incr --debug typical --relax --mt 2 -L fifo_generator_v13_2_5 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot fifo_sum_tb_behav xil_defaultlib.fifo_sum_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto a2b826dac9994343b402f820b83f6cf7 --incr --debug typical --relax --mt 2 -L fifo_generator_v13_2_5 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot fifo_sum_tb_behav xil_defaultlib.fifo_sum_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.uart_rx_default
Compiling module fifo_generator_v13_2_5.fifo_generator_v13_2_5_bhv_ver_s...
Compiling module fifo_generator_v13_2_5.fifo_generator_v13_2_5_CONV_VER(...
Compiling module fifo_generator_v13_2_5.fifo_generator_vlog_beh(C_COMMON...
Compiling module xil_defaultlib.fifo_generator_0
Compiling module xil_defaultlib.fifo_sum_ctrl
Compiling module xil_defaultlib.uart_tx_default
Compiling module xil_defaultlib.fifo_sum
Compiling module xil_defaultlib.fifo_sum_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot fifo_sum_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2019.2
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 1461.703 ; gain = 0.000
run 50 ms
run: Time (s): cpu = 00:00:04 ; elapsed = 00:00:11 . Memory (MB): peak = 1461.703 ; gain = 0.000
current_wave_config {Untitled 3}
Untitled 3
add_wave {{/fifo_sum_tb/fifo_sum_inst/uart_rx_inst}} 
current_wave_config {Untitled 3}
Untitled 3
add_wave {{/fifo_sum_tb/fifo_sum_inst/fifo_sum_ctrl_inst}} 
current_wave_config {Untitled 3}
Untitled 3
add_wave {{/fifo_sum_tb/fifo_sum_inst/uart_tx_inst}} 
restart
INFO: [Simtcl 6-17] Simulation restarted
run 50 ms
run: Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 1461.703 ; gain = 0.000
current_wave_config {Untitled 3}
Untitled 3
add_wave {{/fifo_sum_tb/fifo_sum_inst/fifo_sum_ctrl_inst}} 
run 50 ms
run: Time (s): cpu = 00:00:11 ; elapsed = 00:00:13 . Memory (MB): peak = 1461.703 ; gain = 0.000
run 50 ms
run: Time (s): cpu = 00:00:10 ; elapsed = 00:00:12 . Memory (MB): peak = 1461.703 ; gain = 0.000
run 50 ms
run: Time (s): cpu = 00:00:13 ; elapsed = 00:00:13 . Memory (MB): peak = 1461.703 ; gain = 0.000
run 50 ms
run: Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 1461.703 ; gain = 0.000
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/FPGA_Learning_Journey/Pro/FIFO/project/project.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Xilinx/Vivado/2019.2/data/xsim/xsim.ini' copied to run dir:'D:/FPGA_Learning_Journey/Pro/FIFO/project/project.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'fifo_sum_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/FPGA_Learning_Journey/Pro/FIFO/project/project.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj fifo_sum_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FPGA_Learning_Journey/Pro/FIFO/project/project.srcs/sources_1/ip/fifo_generator_0/sim/fifo_generator_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fifo_generator_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FPGA_Learning_Journey/Pro/FIFO/src/fifo_sum_ctrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fifo_sum_ctrl
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FPGA_Learning_Journey/Pro/FIFO/src/uart_rx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uart_rx
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FPGA_Learning_Journey/Pro/FIFO/src/uart_tx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uart_tx
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FPGA_Learning_Journey/Pro/FIFO/src/fifo_sum.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fifo_sum
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FPGA_Learning_Journey/Pro/FIFO/src/fifo_sum_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fifo_sum_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FPGA_Learning_Journey/Pro/FIFO/src/uart_rx_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uart_rx_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FPGA_Learning_Journey/Pro/FIFO/src/uart_tx_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uart_tx_tb
"xvhdl --incr --relax -prj fifo_sum_tb_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/FPGA_Learning_Journey/Pro/FIFO/project/project.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/FPGA_Learning_Journey/Pro/FIFO/project/project.sim/sim_1/behav/xsim'
"xelab -wto a2b826dac9994343b402f820b83f6cf7 --incr --debug typical --relax --mt 2 -L fifo_generator_v13_2_5 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot fifo_sum_tb_behav xil_defaultlib.fifo_sum_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto a2b826dac9994343b402f820b83f6cf7 --incr --debug typical --relax --mt 2 -L fifo_generator_v13_2_5 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot fifo_sum_tb_behav xil_defaultlib.fifo_sum_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.uart_rx_default
Compiling module fifo_generator_v13_2_5.fifo_generator_v13_2_5_bhv_ver_s...
Compiling module fifo_generator_v13_2_5.fifo_generator_v13_2_5_CONV_VER(...
Compiling module fifo_generator_v13_2_5.fifo_generator_vlog_beh(C_COMMON...
Compiling module xil_defaultlib.fifo_generator_0
Compiling module xil_defaultlib.fifo_sum_ctrl
Compiling module xil_defaultlib.uart_tx_default
Compiling module xil_defaultlib.fifo_sum
Compiling module xil_defaultlib.fifo_sum_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot fifo_sum_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2019.2
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 1461.703 ; gain = 0.000
run 50 ms
run: Time (s): cpu = 00:00:03 ; elapsed = 00:00:11 . Memory (MB): peak = 1461.703 ; gain = 0.000
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/FPGA_Learning_Journey/Pro/FIFO/project/project.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Xilinx/Vivado/2019.2/data/xsim/xsim.ini' copied to run dir:'D:/FPGA_Learning_Journey/Pro/FIFO/project/project.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'fifo_sum_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/FPGA_Learning_Journey/Pro/FIFO/project/project.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj fifo_sum_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FPGA_Learning_Journey/Pro/FIFO/project/project.srcs/sources_1/ip/fifo_generator_0/sim/fifo_generator_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fifo_generator_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FPGA_Learning_Journey/Pro/FIFO/src/fifo_sum_ctrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fifo_sum_ctrl
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FPGA_Learning_Journey/Pro/FIFO/src/uart_rx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uart_rx
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FPGA_Learning_Journey/Pro/FIFO/src/uart_tx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uart_tx
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FPGA_Learning_Journey/Pro/FIFO/src/fifo_sum.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fifo_sum
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FPGA_Learning_Journey/Pro/FIFO/src/fifo_sum_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fifo_sum_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FPGA_Learning_Journey/Pro/FIFO/src/uart_rx_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uart_rx_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FPGA_Learning_Journey/Pro/FIFO/src/uart_tx_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uart_tx_tb
"xvhdl --incr --relax -prj fifo_sum_tb_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/FPGA_Learning_Journey/Pro/FIFO/project/project.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/FPGA_Learning_Journey/Pro/FIFO/project/project.sim/sim_1/behav/xsim'
"xelab -wto a2b826dac9994343b402f820b83f6cf7 --incr --debug typical --relax --mt 2 -L fifo_generator_v13_2_5 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot fifo_sum_tb_behav xil_defaultlib.fifo_sum_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto a2b826dac9994343b402f820b83f6cf7 --incr --debug typical --relax --mt 2 -L fifo_generator_v13_2_5 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot fifo_sum_tb_behav xil_defaultlib.fifo_sum_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.uart_rx_default
Compiling module fifo_generator_v13_2_5.fifo_generator_v13_2_5_bhv_ver_s...
Compiling module fifo_generator_v13_2_5.fifo_generator_v13_2_5_CONV_VER(...
Compiling module fifo_generator_v13_2_5.fifo_generator_vlog_beh(C_COMMON...
Compiling module xil_defaultlib.fifo_generator_0
Compiling module xil_defaultlib.fifo_sum_ctrl
Compiling module xil_defaultlib.uart_tx_default
Compiling module xil_defaultlib.fifo_sum
Compiling module xil_defaultlib.fifo_sum_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot fifo_sum_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2019.2
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 1461.703 ; gain = 0.000
run 50 ms
run: Time (s): cpu = 00:00:05 ; elapsed = 00:00:12 . Memory (MB): peak = 1461.703 ; gain = 0.000
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/FPGA_Learning_Journey/Pro/FIFO/project/project.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Xilinx/Vivado/2019.2/data/xsim/xsim.ini' copied to run dir:'D:/FPGA_Learning_Journey/Pro/FIFO/project/project.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'fifo_sum_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/FPGA_Learning_Journey/Pro/FIFO/project/project.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj fifo_sum_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FPGA_Learning_Journey/Pro/FIFO/project/project.srcs/sources_1/ip/fifo_generator_0/sim/fifo_generator_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fifo_generator_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FPGA_Learning_Journey/Pro/FIFO/src/fifo_sum_ctrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fifo_sum_ctrl
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FPGA_Learning_Journey/Pro/FIFO/src/uart_rx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uart_rx
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FPGA_Learning_Journey/Pro/FIFO/src/uart_tx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uart_tx
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FPGA_Learning_Journey/Pro/FIFO/src/fifo_sum.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fifo_sum
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FPGA_Learning_Journey/Pro/FIFO/src/fifo_sum_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fifo_sum_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FPGA_Learning_Journey/Pro/FIFO/src/uart_rx_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uart_rx_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FPGA_Learning_Journey/Pro/FIFO/src/uart_tx_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uart_tx_tb
"xvhdl --incr --relax -prj fifo_sum_tb_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:08 . Memory (MB): peak = 1461.703 ; gain = 0.000
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/FPGA_Learning_Journey/Pro/FIFO/project/project.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/FPGA_Learning_Journey/Pro/FIFO/project/project.sim/sim_1/behav/xsim'
"xelab -wto a2b826dac9994343b402f820b83f6cf7 --incr --debug typical --relax --mt 2 -L fifo_generator_v13_2_5 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot fifo_sum_tb_behav xil_defaultlib.fifo_sum_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto a2b826dac9994343b402f820b83f6cf7 --incr --debug typical --relax --mt 2 -L fifo_generator_v13_2_5 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot fifo_sum_tb_behav xil_defaultlib.fifo_sum_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.uart_rx_default
Compiling module fifo_generator_v13_2_5.fifo_generator_v13_2_5_bhv_ver_s...
Compiling module fifo_generator_v13_2_5.fifo_generator_v13_2_5_CONV_VER(...
Compiling module fifo_generator_v13_2_5.fifo_generator_vlog_beh(C_COMMON...
Compiling module xil_defaultlib.fifo_generator_0
Compiling module xil_defaultlib.fifo_sum_ctrl
Compiling module xil_defaultlib.uart_tx_default
Compiling module xil_defaultlib.fifo_sum
Compiling module xil_defaultlib.fifo_sum_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot fifo_sum_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2019.2
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:13 . Memory (MB): peak = 1461.703 ; gain = 0.000
run 50 ms
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/FPGA_Learning_Journey/Pro/FIFO/project/project.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Xilinx/Vivado/2019.2/data/xsim/xsim.ini' copied to run dir:'D:/FPGA_Learning_Journey/Pro/FIFO/project/project.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'fifo_sum_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/FPGA_Learning_Journey/Pro/FIFO/project/project.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj fifo_sum_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FPGA_Learning_Journey/Pro/FIFO/project/project.srcs/sources_1/ip/fifo_generator_0/sim/fifo_generator_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fifo_generator_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FPGA_Learning_Journey/Pro/FIFO/src/fifo_sum_ctrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fifo_sum_ctrl
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FPGA_Learning_Journey/Pro/FIFO/src/uart_rx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uart_rx
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FPGA_Learning_Journey/Pro/FIFO/src/uart_tx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uart_tx
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FPGA_Learning_Journey/Pro/FIFO/src/fifo_sum.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fifo_sum
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FPGA_Learning_Journey/Pro/FIFO/src/fifo_sum_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fifo_sum_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FPGA_Learning_Journey/Pro/FIFO/src/uart_rx_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uart_rx_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FPGA_Learning_Journey/Pro/FIFO/src/uart_tx_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uart_tx_tb
"xvhdl --incr --relax -prj fifo_sum_tb_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:10 . Memory (MB): peak = 1461.703 ; gain = 0.000
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/FPGA_Learning_Journey/Pro/FIFO/project/project.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/FPGA_Learning_Journey/Pro/FIFO/project/project.sim/sim_1/behav/xsim'
"xelab -wto a2b826dac9994343b402f820b83f6cf7 --incr --debug typical --relax --mt 2 -L fifo_generator_v13_2_5 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot fifo_sum_tb_behav xil_defaultlib.fifo_sum_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto a2b826dac9994343b402f820b83f6cf7 --incr --debug typical --relax --mt 2 -L fifo_generator_v13_2_5 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot fifo_sum_tb_behav xil_defaultlib.fifo_sum_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.uart_rx_default
Compiling module fifo_generator_v13_2_5.fifo_generator_v13_2_5_bhv_ver_s...
Compiling module fifo_generator_v13_2_5.fifo_generator_v13_2_5_CONV_VER(...
Compiling module fifo_generator_v13_2_5.fifo_generator_vlog_beh(C_COMMON...
Compiling module xil_defaultlib.fifo_generator_0
Compiling module xil_defaultlib.fifo_sum_ctrl
Compiling module xil_defaultlib.uart_tx_default
Compiling module xil_defaultlib.fifo_sum
Compiling module xil_defaultlib.fifo_sum_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot fifo_sum_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2019.2
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:14 . Memory (MB): peak = 1461.703 ; gain = 0.000
run 50 ms
WARNING: [Simulator 45-29] Cannot open source file /wrk/2019.2/continuous/2019_11_06_2708876/packages/customer/vivado/data/ip/xilinx/fifo_generator_v13_2/simulation/fifo_generator_vlog_beh.v: file does not exist.
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/FPGA_Learning_Journey/Pro/FIFO/project/project.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Xilinx/Vivado/2019.2/data/xsim/xsim.ini' copied to run dir:'D:/FPGA_Learning_Journey/Pro/FIFO/project/project.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'fifo_sum_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/FPGA_Learning_Journey/Pro/FIFO/project/project.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj fifo_sum_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FPGA_Learning_Journey/Pro/FIFO/project/project.srcs/sources_1/ip/fifo_generator_0/sim/fifo_generator_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fifo_generator_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FPGA_Learning_Journey/Pro/FIFO/src/fifo_sum_ctrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fifo_sum_ctrl
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FPGA_Learning_Journey/Pro/FIFO/src/uart_rx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uart_rx
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FPGA_Learning_Journey/Pro/FIFO/src/uart_tx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uart_tx
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FPGA_Learning_Journey/Pro/FIFO/src/fifo_sum.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fifo_sum
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FPGA_Learning_Journey/Pro/FIFO/src/fifo_sum_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fifo_sum_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FPGA_Learning_Journey/Pro/FIFO/src/uart_rx_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uart_rx_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FPGA_Learning_Journey/Pro/FIFO/src/uart_tx_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uart_tx_tb
"xvhdl --incr --relax -prj fifo_sum_tb_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/FPGA_Learning_Journey/Pro/FIFO/project/project.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/FPGA_Learning_Journey/Pro/FIFO/project/project.sim/sim_1/behav/xsim'
"xelab -wto a2b826dac9994343b402f820b83f6cf7 --incr --debug typical --relax --mt 2 -L fifo_generator_v13_2_5 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot fifo_sum_tb_behav xil_defaultlib.fifo_sum_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto a2b826dac9994343b402f820b83f6cf7 --incr --debug typical --relax --mt 2 -L fifo_generator_v13_2_5 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot fifo_sum_tb_behav xil_defaultlib.fifo_sum_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.uart_rx_default
Compiling module fifo_generator_v13_2_5.fifo_generator_v13_2_5_bhv_ver_s...
Compiling module fifo_generator_v13_2_5.fifo_generator_v13_2_5_CONV_VER(...
Compiling module fifo_generator_v13_2_5.fifo_generator_vlog_beh(C_COMMON...
Compiling module xil_defaultlib.fifo_generator_0
Compiling module xil_defaultlib.fifo_sum_ctrl
Compiling module xil_defaultlib.uart_tx_default
Compiling module xil_defaultlib.fifo_sum
Compiling module xil_defaultlib.fifo_sum_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot fifo_sum_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2019.2
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 1461.703 ; gain = 0.000
run 50 ms
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/FPGA_Learning_Journey/Pro/FIFO/project/project.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Xilinx/Vivado/2019.2/data/xsim/xsim.ini' copied to run dir:'D:/FPGA_Learning_Journey/Pro/FIFO/project/project.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'fifo_sum_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/FPGA_Learning_Journey/Pro/FIFO/project/project.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj fifo_sum_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FPGA_Learning_Journey/Pro/FIFO/project/project.srcs/sources_1/ip/fifo_generator_0/sim/fifo_generator_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fifo_generator_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FPGA_Learning_Journey/Pro/FIFO/src/fifo_sum_ctrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fifo_sum_ctrl
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FPGA_Learning_Journey/Pro/FIFO/src/uart_rx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uart_rx
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FPGA_Learning_Journey/Pro/FIFO/src/uart_tx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uart_tx
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FPGA_Learning_Journey/Pro/FIFO/src/fifo_sum.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fifo_sum
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FPGA_Learning_Journey/Pro/FIFO/src/fifo_sum_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fifo_sum_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FPGA_Learning_Journey/Pro/FIFO/src/uart_rx_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uart_rx_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FPGA_Learning_Journey/Pro/FIFO/src/uart_tx_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uart_tx_tb
"xvhdl --incr --relax -prj fifo_sum_tb_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/FPGA_Learning_Journey/Pro/FIFO/project/project.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/FPGA_Learning_Journey/Pro/FIFO/project/project.sim/sim_1/behav/xsim'
"xelab -wto a2b826dac9994343b402f820b83f6cf7 --incr --debug typical --relax --mt 2 -L fifo_generator_v13_2_5 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot fifo_sum_tb_behav xil_defaultlib.fifo_sum_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto a2b826dac9994343b402f820b83f6cf7 --incr --debug typical --relax --mt 2 -L fifo_generator_v13_2_5 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot fifo_sum_tb_behav xil_defaultlib.fifo_sum_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.uart_rx_default
Compiling module fifo_generator_v13_2_5.fifo_generator_v13_2_5_bhv_ver_s...
Compiling module fifo_generator_v13_2_5.fifo_generator_v13_2_5_CONV_VER(...
Compiling module fifo_generator_v13_2_5.fifo_generator_vlog_beh(C_COMMON...
Compiling module xil_defaultlib.fifo_generator_0
Compiling module xil_defaultlib.fifo_sum_ctrl
Compiling module xil_defaultlib.uart_tx_default
Compiling module xil_defaultlib.fifo_sum
Compiling module xil_defaultlib.fifo_sum_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot fifo_sum_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2019.2
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 1461.703 ; gain = 0.000
run 50 us
run 50 us
run 50 us
run 50 us
run 50 ms
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/FPGA_Learning_Journey/Pro/FIFO/project/project.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Xilinx/Vivado/2019.2/data/xsim/xsim.ini' copied to run dir:'D:/FPGA_Learning_Journey/Pro/FIFO/project/project.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'fifo_sum_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/FPGA_Learning_Journey/Pro/FIFO/project/project.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj fifo_sum_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FPGA_Learning_Journey/Pro/FIFO/project/project.srcs/sources_1/ip/fifo_generator_0/sim/fifo_generator_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fifo_generator_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FPGA_Learning_Journey/Pro/FIFO/src/fifo_sum_ctrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fifo_sum_ctrl
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FPGA_Learning_Journey/Pro/FIFO/src/uart_rx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uart_rx
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FPGA_Learning_Journey/Pro/FIFO/src/uart_tx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uart_tx
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FPGA_Learning_Journey/Pro/FIFO/src/fifo_sum.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fifo_sum
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FPGA_Learning_Journey/Pro/FIFO/src/fifo_sum_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fifo_sum_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FPGA_Learning_Journey/Pro/FIFO/src/uart_rx_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uart_rx_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FPGA_Learning_Journey/Pro/FIFO/src/uart_tx_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uart_tx_tb
"xvhdl --incr --relax -prj fifo_sum_tb_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:08 . Memory (MB): peak = 1461.703 ; gain = 0.000
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/FPGA_Learning_Journey/Pro/FIFO/project/project.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/FPGA_Learning_Journey/Pro/FIFO/project/project.sim/sim_1/behav/xsim'
"xelab -wto a2b826dac9994343b402f820b83f6cf7 --incr --debug typical --relax --mt 2 -L fifo_generator_v13_2_5 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot fifo_sum_tb_behav xil_defaultlib.fifo_sum_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto a2b826dac9994343b402f820b83f6cf7 --incr --debug typical --relax --mt 2 -L fifo_generator_v13_2_5 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot fifo_sum_tb_behav xil_defaultlib.fifo_sum_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.uart_rx_default
Compiling module fifo_generator_v13_2_5.fifo_generator_v13_2_5_bhv_ver_s...
Compiling module fifo_generator_v13_2_5.fifo_generator_v13_2_5_CONV_VER(...
Compiling module fifo_generator_v13_2_5.fifo_generator_vlog_beh(C_COMMON...
Compiling module xil_defaultlib.fifo_generator_0
Compiling module xil_defaultlib.fifo_sum_ctrl
Compiling module xil_defaultlib.uart_tx_default
Compiling module xil_defaultlib.fifo_sum
Compiling module xil_defaultlib.fifo_sum_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot fifo_sum_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2019.2
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:12 . Memory (MB): peak = 1461.703 ; gain = 0.000
run 50 ms
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/FPGA_Learning_Journey/Pro/FIFO/project/project.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Xilinx/Vivado/2019.2/data/xsim/xsim.ini' copied to run dir:'D:/FPGA_Learning_Journey/Pro/FIFO/project/project.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'fifo_sum_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/FPGA_Learning_Journey/Pro/FIFO/project/project.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj fifo_sum_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FPGA_Learning_Journey/Pro/FIFO/project/project.srcs/sources_1/ip/fifo_generator_0/sim/fifo_generator_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fifo_generator_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FPGA_Learning_Journey/Pro/FIFO/src/fifo_sum_ctrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fifo_sum_ctrl
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FPGA_Learning_Journey/Pro/FIFO/src/uart_rx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uart_rx
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FPGA_Learning_Journey/Pro/FIFO/src/uart_tx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uart_tx
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FPGA_Learning_Journey/Pro/FIFO/src/fifo_sum.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fifo_sum
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FPGA_Learning_Journey/Pro/FIFO/src/fifo_sum_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fifo_sum_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FPGA_Learning_Journey/Pro/FIFO/src/uart_rx_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uart_rx_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FPGA_Learning_Journey/Pro/FIFO/src/uart_tx_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uart_tx_tb
"xvhdl --incr --relax -prj fifo_sum_tb_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 1461.703 ; gain = 0.000
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/FPGA_Learning_Journey/Pro/FIFO/project/project.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/FPGA_Learning_Journey/Pro/FIFO/project/project.sim/sim_1/behav/xsim'
"xelab -wto a2b826dac9994343b402f820b83f6cf7 --incr --debug typical --relax --mt 2 -L fifo_generator_v13_2_5 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot fifo_sum_tb_behav xil_defaultlib.fifo_sum_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto a2b826dac9994343b402f820b83f6cf7 --incr --debug typical --relax --mt 2 -L fifo_generator_v13_2_5 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot fifo_sum_tb_behav xil_defaultlib.fifo_sum_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.uart_rx_default
Compiling module fifo_generator_v13_2_5.fifo_generator_v13_2_5_bhv_ver_s...
Compiling module fifo_generator_v13_2_5.fifo_generator_v13_2_5_CONV_VER(...
Compiling module fifo_generator_v13_2_5.fifo_generator_vlog_beh(C_COMMON...
Compiling module xil_defaultlib.fifo_generator_0
Compiling module xil_defaultlib.fifo_sum_ctrl
Compiling module xil_defaultlib.uart_tx_default
Compiling module xil_defaultlib.fifo_sum
Compiling module xil_defaultlib.fifo_sum_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot fifo_sum_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2019.2
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:11 . Memory (MB): peak = 1461.703 ; gain = 0.000
run 50 ms
run: Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 1461.703 ; gain = 0.000
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/FPGA_Learning_Journey/Pro/FIFO/project/project.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Xilinx/Vivado/2019.2/data/xsim/xsim.ini' copied to run dir:'D:/FPGA_Learning_Journey/Pro/FIFO/project/project.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'fifo_sum_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/FPGA_Learning_Journey/Pro/FIFO/project/project.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj fifo_sum_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FPGA_Learning_Journey/Pro/FIFO/project/project.srcs/sources_1/ip/fifo_generator_0/sim/fifo_generator_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fifo_generator_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FPGA_Learning_Journey/Pro/FIFO/src/fifo_sum_ctrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fifo_sum_ctrl
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FPGA_Learning_Journey/Pro/FIFO/src/uart_rx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uart_rx
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FPGA_Learning_Journey/Pro/FIFO/src/uart_tx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uart_tx
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FPGA_Learning_Journey/Pro/FIFO/src/fifo_sum.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fifo_sum
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FPGA_Learning_Journey/Pro/FIFO/src/fifo_sum_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fifo_sum_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FPGA_Learning_Journey/Pro/FIFO/src/uart_rx_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uart_rx_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FPGA_Learning_Journey/Pro/FIFO/src/uart_tx_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uart_tx_tb
"xvhdl --incr --relax -prj fifo_sum_tb_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 1461.703 ; gain = 0.000
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/FPGA_Learning_Journey/Pro/FIFO/project/project.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/FPGA_Learning_Journey/Pro/FIFO/project/project.sim/sim_1/behav/xsim'
"xelab -wto a2b826dac9994343b402f820b83f6cf7 --incr --debug typical --relax --mt 2 -L fifo_generator_v13_2_5 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot fifo_sum_tb_behav xil_defaultlib.fifo_sum_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto a2b826dac9994343b402f820b83f6cf7 --incr --debug typical --relax --mt 2 -L fifo_generator_v13_2_5 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot fifo_sum_tb_behav xil_defaultlib.fifo_sum_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.uart_rx_default
Compiling module fifo_generator_v13_2_5.fifo_generator_v13_2_5_bhv_ver_s...
Compiling module fifo_generator_v13_2_5.fifo_generator_v13_2_5_CONV_VER(...
Compiling module fifo_generator_v13_2_5.fifo_generator_vlog_beh(C_COMMON...
Compiling module xil_defaultlib.fifo_generator_0
Compiling module xil_defaultlib.fifo_sum_ctrl
Compiling module xil_defaultlib.uart_tx_default
Compiling module xil_defaultlib.fifo_sum
Compiling module xil_defaultlib.fifo_sum_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot fifo_sum_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2019.2
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:11 . Memory (MB): peak = 1461.703 ; gain = 0.000
run 50 ms
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory D:/FPGA_Learning_Journey/Pro/FIFO/project/project.runs/synth_1

launch_runs synth_1 -jobs 12
[Mon Jan 27 03:55:12 2025] Launched synth_1...
Run output will be captured here: D:/FPGA_Learning_Journey/Pro/FIFO/project/project.runs/synth_1/runme.log
open_run synth_1 -name synth_1
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xc7z010clg400-1
INFO: [Device 21-403] Loading part xc7z010clg400-1
INFO: [Project 1-454] Reading design checkpoint 'd:/FPGA_Learning_Journey/Pro/FIFO/project/project.srcs/sources_1/ip/fifo_generator_0/fifo_generator_0.dcp' for cell 'fifo_sum_ctrl_inst/fifo_ins_1'
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.005 . Memory (MB): peak = 1621.660 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 20 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2019.2
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [d:/FPGA_Learning_Journey/Pro/FIFO/project/project.srcs/sources_1/ip/fifo_generator_0/fifo_generator_0.xdc] for cell 'fifo_sum_ctrl_inst/fifo_ins_1/U0'
Finished Parsing XDC File [d:/FPGA_Learning_Journey/Pro/FIFO/project/project.srcs/sources_1/ip/fifo_generator_0/fifo_generator_0.xdc] for cell 'fifo_sum_ctrl_inst/fifo_ins_1/U0'
Parsing XDC File [d:/FPGA_Learning_Journey/Pro/FIFO/project/project.srcs/sources_1/ip/fifo_generator_0/fifo_generator_0.xdc] for cell 'fifo_sum_ctrl_inst/fifo_ins_2/U0'
Finished Parsing XDC File [d:/FPGA_Learning_Journey/Pro/FIFO/project/project.srcs/sources_1/ip/fifo_generator_0/fifo_generator_0.xdc] for cell 'fifo_sum_ctrl_inst/fifo_ins_2/U0'
Parsing XDC File [D:/FPGA_Learning_Journey/Pro/FIFO/project/project.srcs/constrs_1/new/uart.xdc]
WARNING: [Vivado 12-584] No ports matched 'uart_rx_d'. [D:/FPGA_Learning_Journey/Pro/FIFO/project/project.srcs/constrs_1/new/uart.xdc:3]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/FPGA_Learning_Journey/Pro/FIFO/project/project.srcs/constrs_1/new/uart.xdc:3]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'uart_tx_d'. [D:/FPGA_Learning_Journey/Pro/FIFO/project/project.srcs/constrs_1/new/uart.xdc:4]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/FPGA_Learning_Journey/Pro/FIFO/project/project.srcs/constrs_1/new/uart.xdc:4]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'uart_tx_d'. [D:/FPGA_Learning_Journey/Pro/FIFO/project/project.srcs/constrs_1/new/uart.xdc:7]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/FPGA_Learning_Journey/Pro/FIFO/project/project.srcs/constrs_1/new/uart.xdc:7]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'uart_rx_d'. [D:/FPGA_Learning_Journey/Pro/FIFO/project/project.srcs/constrs_1/new/uart.xdc:8]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/FPGA_Learning_Journey/Pro/FIFO/project/project.srcs/constrs_1/new/uart.xdc:8]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
Finished Parsing XDC File [D:/FPGA_Learning_Journey/Pro/FIFO/project/project.srcs/constrs_1/new/uart.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1700.719 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

open_run: Time (s): cpu = 00:00:09 ; elapsed = 00:00:07 . Memory (MB): peak = 1825.922 ; gain = 364.219
launch_runs impl_1 -jobs 12
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 2250.090 ; gain = 0.000
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.028 . Memory (MB): peak = 2250.090 ; gain = 0.000
[Mon Jan 27 03:58:45 2025] Launched impl_1...
Run output will be captured here: D:/FPGA_Learning_Journey/Pro/FIFO/project/project.runs/impl_1/runme.log
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory D:/FPGA_Learning_Journey/Pro/FIFO/project/project.runs/synth_1

launch_runs synth_1 -jobs 12
[Mon Jan 27 03:59:35 2025] Launched synth_1...
Run output will be captured here: D:/FPGA_Learning_Journey/Pro/FIFO/project/project.runs/synth_1/runme.log
launch_runs impl_1 -jobs 12
WARNING: [Project 1-478] Design 'synth_1' is stale and will not be used when launching 'impl_1'
[Mon Jan 27 04:00:17 2025] Launched impl_1...
Run output will be captured here: D:/FPGA_Learning_Journey/Pro/FIFO/project/project.runs/impl_1/runme.log
refresh_design
INFO: [Project 1-454] Reading design checkpoint 'd:/FPGA_Learning_Journey/Pro/FIFO/project/project.srcs/sources_1/ip/fifo_generator_0/fifo_generator_0.dcp' for cell 'fifo_sum_ctrl_inst/fifo_ins_1'
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.007 . Memory (MB): peak = 3287.820 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 20 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2019.2
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [d:/FPGA_Learning_Journey/Pro/FIFO/project/project.srcs/sources_1/ip/fifo_generator_0/fifo_generator_0.xdc] for cell 'fifo_sum_ctrl_inst/fifo_ins_1/U0'
Finished Parsing XDC File [d:/FPGA_Learning_Journey/Pro/FIFO/project/project.srcs/sources_1/ip/fifo_generator_0/fifo_generator_0.xdc] for cell 'fifo_sum_ctrl_inst/fifo_ins_1/U0'
Parsing XDC File [d:/FPGA_Learning_Journey/Pro/FIFO/project/project.srcs/sources_1/ip/fifo_generator_0/fifo_generator_0.xdc] for cell 'fifo_sum_ctrl_inst/fifo_ins_2/U0'
Finished Parsing XDC File [d:/FPGA_Learning_Journey/Pro/FIFO/project/project.srcs/sources_1/ip/fifo_generator_0/fifo_generator_0.xdc] for cell 'fifo_sum_ctrl_inst/fifo_ins_2/U0'
Parsing XDC File [D:/FPGA_Learning_Journey/Pro/FIFO/project/project.srcs/constrs_1/new/uart.xdc]
WARNING: [Vivado 12-584] No ports matched 'uart_rx_d'. [D:/FPGA_Learning_Journey/Pro/FIFO/project/project.srcs/constrs_1/new/uart.xdc:3]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/FPGA_Learning_Journey/Pro/FIFO/project/project.srcs/constrs_1/new/uart.xdc:3]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'uart_tx_d'. [D:/FPGA_Learning_Journey/Pro/FIFO/project/project.srcs/constrs_1/new/uart.xdc:4]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/FPGA_Learning_Journey/Pro/FIFO/project/project.srcs/constrs_1/new/uart.xdc:4]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'uart_tx_d'. [D:/FPGA_Learning_Journey/Pro/FIFO/project/project.srcs/constrs_1/new/uart.xdc:7]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/FPGA_Learning_Journey/Pro/FIFO/project/project.srcs/constrs_1/new/uart.xdc:7]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'uart_rx_d'. [D:/FPGA_Learning_Journey/Pro/FIFO/project/project.srcs/constrs_1/new/uart.xdc:8]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/FPGA_Learning_Journey/Pro/FIFO/project/project.srcs/constrs_1/new/uart.xdc:8]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
Finished Parsing XDC File [D:/FPGA_Learning_Journey/Pro/FIFO/project/project.srcs/constrs_1/new/uart.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Mon Jan 27 04:01:16 2025...
