
MTDL.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000010c  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000049dc  0800010c  0800010c  0000110c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000000a4  08004ae8  08004ae8  00005ae8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08004b8c  08004b8c  0000605c  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  08004b8c  08004b8c  00005b8c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08004b94  08004b94  0000605c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08004b94  08004b94  00005b94  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08004b98  08004b98  00005b98  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         0000005c  20000000  08004b9c  00006000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000003a8  2000005c  08004bf8  0000605c  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  20000404  08004bf8  00006404  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  0000605c  2**0
                  CONTENTS, READONLY
 12 .debug_info   0000a4b0  00000000  00000000  00006085  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 0000197a  00000000  00000000  00010535  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000988  00000000  00000000  00011eb0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00000771  00000000  00000000  00012838  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  000175b6  00000000  00000000  00012fa9  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0000ca2f  00000000  00000000  0002a55f  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    00084ed3  00000000  00000000  00036f8e  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  000bbe61  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00002d1c  00000000  00000000  000bbea4  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000042  00000000  00000000  000bebc0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

0800010c <__do_global_dtors_aux>:
 800010c:	b510      	push	{r4, lr}
 800010e:	4c05      	ldr	r4, [pc, #20]	@ (8000124 <__do_global_dtors_aux+0x18>)
 8000110:	7823      	ldrb	r3, [r4, #0]
 8000112:	b933      	cbnz	r3, 8000122 <__do_global_dtors_aux+0x16>
 8000114:	4b04      	ldr	r3, [pc, #16]	@ (8000128 <__do_global_dtors_aux+0x1c>)
 8000116:	b113      	cbz	r3, 800011e <__do_global_dtors_aux+0x12>
 8000118:	4804      	ldr	r0, [pc, #16]	@ (800012c <__do_global_dtors_aux+0x20>)
 800011a:	f3af 8000 	nop.w
 800011e:	2301      	movs	r3, #1
 8000120:	7023      	strb	r3, [r4, #0]
 8000122:	bd10      	pop	{r4, pc}
 8000124:	2000005c 	.word	0x2000005c
 8000128:	00000000 	.word	0x00000000
 800012c:	08004ad0 	.word	0x08004ad0

08000130 <frame_dummy>:
 8000130:	b508      	push	{r3, lr}
 8000132:	4b03      	ldr	r3, [pc, #12]	@ (8000140 <frame_dummy+0x10>)
 8000134:	b11b      	cbz	r3, 800013e <frame_dummy+0xe>
 8000136:	4903      	ldr	r1, [pc, #12]	@ (8000144 <frame_dummy+0x14>)
 8000138:	4803      	ldr	r0, [pc, #12]	@ (8000148 <frame_dummy+0x18>)
 800013a:	f3af 8000 	nop.w
 800013e:	bd08      	pop	{r3, pc}
 8000140:	00000000 	.word	0x00000000
 8000144:	20000060 	.word	0x20000060
 8000148:	08004ad0 	.word	0x08004ad0

0800014c <__aeabi_frsub>:
 800014c:	f080 4000 	eor.w	r0, r0, #2147483648	@ 0x80000000
 8000150:	e002      	b.n	8000158 <__addsf3>
 8000152:	bf00      	nop

08000154 <__aeabi_fsub>:
 8000154:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000

08000158 <__addsf3>:
 8000158:	0042      	lsls	r2, r0, #1
 800015a:	bf1f      	itttt	ne
 800015c:	ea5f 0341 	movsne.w	r3, r1, lsl #1
 8000160:	ea92 0f03 	teqne	r2, r3
 8000164:	ea7f 6c22 	mvnsne.w	ip, r2, asr #24
 8000168:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 800016c:	d06a      	beq.n	8000244 <__addsf3+0xec>
 800016e:	ea4f 6212 	mov.w	r2, r2, lsr #24
 8000172:	ebd2 6313 	rsbs	r3, r2, r3, lsr #24
 8000176:	bfc1      	itttt	gt
 8000178:	18d2      	addgt	r2, r2, r3
 800017a:	4041      	eorgt	r1, r0
 800017c:	4048      	eorgt	r0, r1
 800017e:	4041      	eorgt	r1, r0
 8000180:	bfb8      	it	lt
 8000182:	425b      	neglt	r3, r3
 8000184:	2b19      	cmp	r3, #25
 8000186:	bf88      	it	hi
 8000188:	4770      	bxhi	lr
 800018a:	f010 4f00 	tst.w	r0, #2147483648	@ 0x80000000
 800018e:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000192:	f020 407f 	bic.w	r0, r0, #4278190080	@ 0xff000000
 8000196:	bf18      	it	ne
 8000198:	4240      	negne	r0, r0
 800019a:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 800019e:	f441 0100 	orr.w	r1, r1, #8388608	@ 0x800000
 80001a2:	f021 417f 	bic.w	r1, r1, #4278190080	@ 0xff000000
 80001a6:	bf18      	it	ne
 80001a8:	4249      	negne	r1, r1
 80001aa:	ea92 0f03 	teq	r2, r3
 80001ae:	d03f      	beq.n	8000230 <__addsf3+0xd8>
 80001b0:	f1a2 0201 	sub.w	r2, r2, #1
 80001b4:	fa41 fc03 	asr.w	ip, r1, r3
 80001b8:	eb10 000c 	adds.w	r0, r0, ip
 80001bc:	f1c3 0320 	rsb	r3, r3, #32
 80001c0:	fa01 f103 	lsl.w	r1, r1, r3
 80001c4:	f000 4300 	and.w	r3, r0, #2147483648	@ 0x80000000
 80001c8:	d502      	bpl.n	80001d0 <__addsf3+0x78>
 80001ca:	4249      	negs	r1, r1
 80001cc:	eb60 0040 	sbc.w	r0, r0, r0, lsl #1
 80001d0:	f5b0 0f00 	cmp.w	r0, #8388608	@ 0x800000
 80001d4:	d313      	bcc.n	80001fe <__addsf3+0xa6>
 80001d6:	f1b0 7f80 	cmp.w	r0, #16777216	@ 0x1000000
 80001da:	d306      	bcc.n	80001ea <__addsf3+0x92>
 80001dc:	0840      	lsrs	r0, r0, #1
 80001de:	ea4f 0131 	mov.w	r1, r1, rrx
 80001e2:	f102 0201 	add.w	r2, r2, #1
 80001e6:	2afe      	cmp	r2, #254	@ 0xfe
 80001e8:	d251      	bcs.n	800028e <__addsf3+0x136>
 80001ea:	f1b1 4f00 	cmp.w	r1, #2147483648	@ 0x80000000
 80001ee:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 80001f2:	bf08      	it	eq
 80001f4:	f020 0001 	biceq.w	r0, r0, #1
 80001f8:	ea40 0003 	orr.w	r0, r0, r3
 80001fc:	4770      	bx	lr
 80001fe:	0049      	lsls	r1, r1, #1
 8000200:	eb40 0000 	adc.w	r0, r0, r0
 8000204:	3a01      	subs	r2, #1
 8000206:	bf28      	it	cs
 8000208:	f5b0 0f00 	cmpcs.w	r0, #8388608	@ 0x800000
 800020c:	d2ed      	bcs.n	80001ea <__addsf3+0x92>
 800020e:	fab0 fc80 	clz	ip, r0
 8000212:	f1ac 0c08 	sub.w	ip, ip, #8
 8000216:	ebb2 020c 	subs.w	r2, r2, ip
 800021a:	fa00 f00c 	lsl.w	r0, r0, ip
 800021e:	bfaa      	itet	ge
 8000220:	eb00 50c2 	addge.w	r0, r0, r2, lsl #23
 8000224:	4252      	neglt	r2, r2
 8000226:	4318      	orrge	r0, r3
 8000228:	bfbc      	itt	lt
 800022a:	40d0      	lsrlt	r0, r2
 800022c:	4318      	orrlt	r0, r3
 800022e:	4770      	bx	lr
 8000230:	f092 0f00 	teq	r2, #0
 8000234:	f481 0100 	eor.w	r1, r1, #8388608	@ 0x800000
 8000238:	bf06      	itte	eq
 800023a:	f480 0000 	eoreq.w	r0, r0, #8388608	@ 0x800000
 800023e:	3201      	addeq	r2, #1
 8000240:	3b01      	subne	r3, #1
 8000242:	e7b5      	b.n	80001b0 <__addsf3+0x58>
 8000244:	ea4f 0341 	mov.w	r3, r1, lsl #1
 8000248:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 800024c:	bf18      	it	ne
 800024e:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000252:	d021      	beq.n	8000298 <__addsf3+0x140>
 8000254:	ea92 0f03 	teq	r2, r3
 8000258:	d004      	beq.n	8000264 <__addsf3+0x10c>
 800025a:	f092 0f00 	teq	r2, #0
 800025e:	bf08      	it	eq
 8000260:	4608      	moveq	r0, r1
 8000262:	4770      	bx	lr
 8000264:	ea90 0f01 	teq	r0, r1
 8000268:	bf1c      	itt	ne
 800026a:	2000      	movne	r0, #0
 800026c:	4770      	bxne	lr
 800026e:	f012 4f7f 	tst.w	r2, #4278190080	@ 0xff000000
 8000272:	d104      	bne.n	800027e <__addsf3+0x126>
 8000274:	0040      	lsls	r0, r0, #1
 8000276:	bf28      	it	cs
 8000278:	f040 4000 	orrcs.w	r0, r0, #2147483648	@ 0x80000000
 800027c:	4770      	bx	lr
 800027e:	f112 7200 	adds.w	r2, r2, #33554432	@ 0x2000000
 8000282:	bf3c      	itt	cc
 8000284:	f500 0000 	addcc.w	r0, r0, #8388608	@ 0x800000
 8000288:	4770      	bxcc	lr
 800028a:	f000 4300 	and.w	r3, r0, #2147483648	@ 0x80000000
 800028e:	f043 40fe 	orr.w	r0, r3, #2130706432	@ 0x7f000000
 8000292:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000296:	4770      	bx	lr
 8000298:	ea7f 6222 	mvns.w	r2, r2, asr #24
 800029c:	bf16      	itet	ne
 800029e:	4608      	movne	r0, r1
 80002a0:	ea7f 6323 	mvnseq.w	r3, r3, asr #24
 80002a4:	4601      	movne	r1, r0
 80002a6:	0242      	lsls	r2, r0, #9
 80002a8:	bf06      	itte	eq
 80002aa:	ea5f 2341 	movseq.w	r3, r1, lsl #9
 80002ae:	ea90 0f01 	teqeq	r0, r1
 80002b2:	f440 0080 	orrne.w	r0, r0, #4194304	@ 0x400000
 80002b6:	4770      	bx	lr

080002b8 <__aeabi_ui2f>:
 80002b8:	f04f 0300 	mov.w	r3, #0
 80002bc:	e004      	b.n	80002c8 <__aeabi_i2f+0x8>
 80002be:	bf00      	nop

080002c0 <__aeabi_i2f>:
 80002c0:	f010 4300 	ands.w	r3, r0, #2147483648	@ 0x80000000
 80002c4:	bf48      	it	mi
 80002c6:	4240      	negmi	r0, r0
 80002c8:	ea5f 0c00 	movs.w	ip, r0
 80002cc:	bf08      	it	eq
 80002ce:	4770      	bxeq	lr
 80002d0:	f043 4396 	orr.w	r3, r3, #1258291200	@ 0x4b000000
 80002d4:	4601      	mov	r1, r0
 80002d6:	f04f 0000 	mov.w	r0, #0
 80002da:	e01c      	b.n	8000316 <__aeabi_l2f+0x2a>

080002dc <__aeabi_ul2f>:
 80002dc:	ea50 0201 	orrs.w	r2, r0, r1
 80002e0:	bf08      	it	eq
 80002e2:	4770      	bxeq	lr
 80002e4:	f04f 0300 	mov.w	r3, #0
 80002e8:	e00a      	b.n	8000300 <__aeabi_l2f+0x14>
 80002ea:	bf00      	nop

080002ec <__aeabi_l2f>:
 80002ec:	ea50 0201 	orrs.w	r2, r0, r1
 80002f0:	bf08      	it	eq
 80002f2:	4770      	bxeq	lr
 80002f4:	f011 4300 	ands.w	r3, r1, #2147483648	@ 0x80000000
 80002f8:	d502      	bpl.n	8000300 <__aeabi_l2f+0x14>
 80002fa:	4240      	negs	r0, r0
 80002fc:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000300:	ea5f 0c01 	movs.w	ip, r1
 8000304:	bf02      	ittt	eq
 8000306:	4684      	moveq	ip, r0
 8000308:	4601      	moveq	r1, r0
 800030a:	2000      	moveq	r0, #0
 800030c:	f043 43b6 	orr.w	r3, r3, #1526726656	@ 0x5b000000
 8000310:	bf08      	it	eq
 8000312:	f1a3 5380 	subeq.w	r3, r3, #268435456	@ 0x10000000
 8000316:	f5a3 0300 	sub.w	r3, r3, #8388608	@ 0x800000
 800031a:	fabc f28c 	clz	r2, ip
 800031e:	3a08      	subs	r2, #8
 8000320:	eba3 53c2 	sub.w	r3, r3, r2, lsl #23
 8000324:	db10      	blt.n	8000348 <__aeabi_l2f+0x5c>
 8000326:	fa01 fc02 	lsl.w	ip, r1, r2
 800032a:	4463      	add	r3, ip
 800032c:	fa00 fc02 	lsl.w	ip, r0, r2
 8000330:	f1c2 0220 	rsb	r2, r2, #32
 8000334:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 8000338:	fa20 f202 	lsr.w	r2, r0, r2
 800033c:	eb43 0002 	adc.w	r0, r3, r2
 8000340:	bf08      	it	eq
 8000342:	f020 0001 	biceq.w	r0, r0, #1
 8000346:	4770      	bx	lr
 8000348:	f102 0220 	add.w	r2, r2, #32
 800034c:	fa01 fc02 	lsl.w	ip, r1, r2
 8000350:	f1c2 0220 	rsb	r2, r2, #32
 8000354:	ea50 004c 	orrs.w	r0, r0, ip, lsl #1
 8000358:	fa21 f202 	lsr.w	r2, r1, r2
 800035c:	eb43 0002 	adc.w	r0, r3, r2
 8000360:	bf08      	it	eq
 8000362:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
 8000366:	4770      	bx	lr

08000368 <__aeabi_fmul>:
 8000368:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 800036c:	ea1c 52d0 	ands.w	r2, ip, r0, lsr #23
 8000370:	bf1e      	ittt	ne
 8000372:	ea1c 53d1 	andsne.w	r3, ip, r1, lsr #23
 8000376:	ea92 0f0c 	teqne	r2, ip
 800037a:	ea93 0f0c 	teqne	r3, ip
 800037e:	d06f      	beq.n	8000460 <__aeabi_fmul+0xf8>
 8000380:	441a      	add	r2, r3
 8000382:	ea80 0c01 	eor.w	ip, r0, r1
 8000386:	0240      	lsls	r0, r0, #9
 8000388:	bf18      	it	ne
 800038a:	ea5f 2141 	movsne.w	r1, r1, lsl #9
 800038e:	d01e      	beq.n	80003ce <__aeabi_fmul+0x66>
 8000390:	f04f 6300 	mov.w	r3, #134217728	@ 0x8000000
 8000394:	ea43 1050 	orr.w	r0, r3, r0, lsr #5
 8000398:	ea43 1151 	orr.w	r1, r3, r1, lsr #5
 800039c:	fba0 3101 	umull	r3, r1, r0, r1
 80003a0:	f00c 4000 	and.w	r0, ip, #2147483648	@ 0x80000000
 80003a4:	f5b1 0f00 	cmp.w	r1, #8388608	@ 0x800000
 80003a8:	bf3e      	ittt	cc
 80003aa:	0049      	lslcc	r1, r1, #1
 80003ac:	ea41 71d3 	orrcc.w	r1, r1, r3, lsr #31
 80003b0:	005b      	lslcc	r3, r3, #1
 80003b2:	ea40 0001 	orr.w	r0, r0, r1
 80003b6:	f162 027f 	sbc.w	r2, r2, #127	@ 0x7f
 80003ba:	2afd      	cmp	r2, #253	@ 0xfd
 80003bc:	d81d      	bhi.n	80003fa <__aeabi_fmul+0x92>
 80003be:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 80003c2:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 80003c6:	bf08      	it	eq
 80003c8:	f020 0001 	biceq.w	r0, r0, #1
 80003cc:	4770      	bx	lr
 80003ce:	f090 0f00 	teq	r0, #0
 80003d2:	f00c 4c00 	and.w	ip, ip, #2147483648	@ 0x80000000
 80003d6:	bf08      	it	eq
 80003d8:	0249      	lsleq	r1, r1, #9
 80003da:	ea4c 2050 	orr.w	r0, ip, r0, lsr #9
 80003de:	ea40 2051 	orr.w	r0, r0, r1, lsr #9
 80003e2:	3a7f      	subs	r2, #127	@ 0x7f
 80003e4:	bfc2      	ittt	gt
 80003e6:	f1d2 03ff 	rsbsgt	r3, r2, #255	@ 0xff
 80003ea:	ea40 50c2 	orrgt.w	r0, r0, r2, lsl #23
 80003ee:	4770      	bxgt	lr
 80003f0:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 80003f4:	f04f 0300 	mov.w	r3, #0
 80003f8:	3a01      	subs	r2, #1
 80003fa:	dc5d      	bgt.n	80004b8 <__aeabi_fmul+0x150>
 80003fc:	f112 0f19 	cmn.w	r2, #25
 8000400:	bfdc      	itt	le
 8000402:	f000 4000 	andle.w	r0, r0, #2147483648	@ 0x80000000
 8000406:	4770      	bxle	lr
 8000408:	f1c2 0200 	rsb	r2, r2, #0
 800040c:	0041      	lsls	r1, r0, #1
 800040e:	fa21 f102 	lsr.w	r1, r1, r2
 8000412:	f1c2 0220 	rsb	r2, r2, #32
 8000416:	fa00 fc02 	lsl.w	ip, r0, r2
 800041a:	ea5f 0031 	movs.w	r0, r1, rrx
 800041e:	f140 0000 	adc.w	r0, r0, #0
 8000422:	ea53 034c 	orrs.w	r3, r3, ip, lsl #1
 8000426:	bf08      	it	eq
 8000428:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
 800042c:	4770      	bx	lr
 800042e:	f092 0f00 	teq	r2, #0
 8000432:	f000 4c00 	and.w	ip, r0, #2147483648	@ 0x80000000
 8000436:	bf02      	ittt	eq
 8000438:	0040      	lsleq	r0, r0, #1
 800043a:	f410 0f00 	tsteq.w	r0, #8388608	@ 0x800000
 800043e:	3a01      	subeq	r2, #1
 8000440:	d0f9      	beq.n	8000436 <__aeabi_fmul+0xce>
 8000442:	ea40 000c 	orr.w	r0, r0, ip
 8000446:	f093 0f00 	teq	r3, #0
 800044a:	f001 4c00 	and.w	ip, r1, #2147483648	@ 0x80000000
 800044e:	bf02      	ittt	eq
 8000450:	0049      	lsleq	r1, r1, #1
 8000452:	f411 0f00 	tsteq.w	r1, #8388608	@ 0x800000
 8000456:	3b01      	subeq	r3, #1
 8000458:	d0f9      	beq.n	800044e <__aeabi_fmul+0xe6>
 800045a:	ea41 010c 	orr.w	r1, r1, ip
 800045e:	e78f      	b.n	8000380 <__aeabi_fmul+0x18>
 8000460:	ea0c 53d1 	and.w	r3, ip, r1, lsr #23
 8000464:	ea92 0f0c 	teq	r2, ip
 8000468:	bf18      	it	ne
 800046a:	ea93 0f0c 	teqne	r3, ip
 800046e:	d00a      	beq.n	8000486 <__aeabi_fmul+0x11e>
 8000470:	f030 4c00 	bics.w	ip, r0, #2147483648	@ 0x80000000
 8000474:	bf18      	it	ne
 8000476:	f031 4c00 	bicsne.w	ip, r1, #2147483648	@ 0x80000000
 800047a:	d1d8      	bne.n	800042e <__aeabi_fmul+0xc6>
 800047c:	ea80 0001 	eor.w	r0, r0, r1
 8000480:	f000 4000 	and.w	r0, r0, #2147483648	@ 0x80000000
 8000484:	4770      	bx	lr
 8000486:	f090 0f00 	teq	r0, #0
 800048a:	bf17      	itett	ne
 800048c:	f090 4f00 	teqne	r0, #2147483648	@ 0x80000000
 8000490:	4608      	moveq	r0, r1
 8000492:	f091 0f00 	teqne	r1, #0
 8000496:	f091 4f00 	teqne	r1, #2147483648	@ 0x80000000
 800049a:	d014      	beq.n	80004c6 <__aeabi_fmul+0x15e>
 800049c:	ea92 0f0c 	teq	r2, ip
 80004a0:	d101      	bne.n	80004a6 <__aeabi_fmul+0x13e>
 80004a2:	0242      	lsls	r2, r0, #9
 80004a4:	d10f      	bne.n	80004c6 <__aeabi_fmul+0x15e>
 80004a6:	ea93 0f0c 	teq	r3, ip
 80004aa:	d103      	bne.n	80004b4 <__aeabi_fmul+0x14c>
 80004ac:	024b      	lsls	r3, r1, #9
 80004ae:	bf18      	it	ne
 80004b0:	4608      	movne	r0, r1
 80004b2:	d108      	bne.n	80004c6 <__aeabi_fmul+0x15e>
 80004b4:	ea80 0001 	eor.w	r0, r0, r1
 80004b8:	f000 4000 	and.w	r0, r0, #2147483648	@ 0x80000000
 80004bc:	f040 40fe 	orr.w	r0, r0, #2130706432	@ 0x7f000000
 80004c0:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 80004c4:	4770      	bx	lr
 80004c6:	f040 40fe 	orr.w	r0, r0, #2130706432	@ 0x7f000000
 80004ca:	f440 0040 	orr.w	r0, r0, #12582912	@ 0xc00000
 80004ce:	4770      	bx	lr

080004d0 <__aeabi_fdiv>:
 80004d0:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 80004d4:	ea1c 52d0 	ands.w	r2, ip, r0, lsr #23
 80004d8:	bf1e      	ittt	ne
 80004da:	ea1c 53d1 	andsne.w	r3, ip, r1, lsr #23
 80004de:	ea92 0f0c 	teqne	r2, ip
 80004e2:	ea93 0f0c 	teqne	r3, ip
 80004e6:	d069      	beq.n	80005bc <__aeabi_fdiv+0xec>
 80004e8:	eba2 0203 	sub.w	r2, r2, r3
 80004ec:	ea80 0c01 	eor.w	ip, r0, r1
 80004f0:	0249      	lsls	r1, r1, #9
 80004f2:	ea4f 2040 	mov.w	r0, r0, lsl #9
 80004f6:	d037      	beq.n	8000568 <__aeabi_fdiv+0x98>
 80004f8:	f04f 5380 	mov.w	r3, #268435456	@ 0x10000000
 80004fc:	ea43 1111 	orr.w	r1, r3, r1, lsr #4
 8000500:	ea43 1310 	orr.w	r3, r3, r0, lsr #4
 8000504:	f00c 4000 	and.w	r0, ip, #2147483648	@ 0x80000000
 8000508:	428b      	cmp	r3, r1
 800050a:	bf38      	it	cc
 800050c:	005b      	lslcc	r3, r3, #1
 800050e:	f142 027d 	adc.w	r2, r2, #125	@ 0x7d
 8000512:	f44f 0c00 	mov.w	ip, #8388608	@ 0x800000
 8000516:	428b      	cmp	r3, r1
 8000518:	bf24      	itt	cs
 800051a:	1a5b      	subcs	r3, r3, r1
 800051c:	ea40 000c 	orrcs.w	r0, r0, ip
 8000520:	ebb3 0f51 	cmp.w	r3, r1, lsr #1
 8000524:	bf24      	itt	cs
 8000526:	eba3 0351 	subcs.w	r3, r3, r1, lsr #1
 800052a:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 800052e:	ebb3 0f91 	cmp.w	r3, r1, lsr #2
 8000532:	bf24      	itt	cs
 8000534:	eba3 0391 	subcs.w	r3, r3, r1, lsr #2
 8000538:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 800053c:	ebb3 0fd1 	cmp.w	r3, r1, lsr #3
 8000540:	bf24      	itt	cs
 8000542:	eba3 03d1 	subcs.w	r3, r3, r1, lsr #3
 8000546:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 800054a:	011b      	lsls	r3, r3, #4
 800054c:	bf18      	it	ne
 800054e:	ea5f 1c1c 	movsne.w	ip, ip, lsr #4
 8000552:	d1e0      	bne.n	8000516 <__aeabi_fdiv+0x46>
 8000554:	2afd      	cmp	r2, #253	@ 0xfd
 8000556:	f63f af50 	bhi.w	80003fa <__aeabi_fmul+0x92>
 800055a:	428b      	cmp	r3, r1
 800055c:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000560:	bf08      	it	eq
 8000562:	f020 0001 	biceq.w	r0, r0, #1
 8000566:	4770      	bx	lr
 8000568:	f00c 4c00 	and.w	ip, ip, #2147483648	@ 0x80000000
 800056c:	ea4c 2050 	orr.w	r0, ip, r0, lsr #9
 8000570:	327f      	adds	r2, #127	@ 0x7f
 8000572:	bfc2      	ittt	gt
 8000574:	f1d2 03ff 	rsbsgt	r3, r2, #255	@ 0xff
 8000578:	ea40 50c2 	orrgt.w	r0, r0, r2, lsl #23
 800057c:	4770      	bxgt	lr
 800057e:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000582:	f04f 0300 	mov.w	r3, #0
 8000586:	3a01      	subs	r2, #1
 8000588:	e737      	b.n	80003fa <__aeabi_fmul+0x92>
 800058a:	f092 0f00 	teq	r2, #0
 800058e:	f000 4c00 	and.w	ip, r0, #2147483648	@ 0x80000000
 8000592:	bf02      	ittt	eq
 8000594:	0040      	lsleq	r0, r0, #1
 8000596:	f410 0f00 	tsteq.w	r0, #8388608	@ 0x800000
 800059a:	3a01      	subeq	r2, #1
 800059c:	d0f9      	beq.n	8000592 <__aeabi_fdiv+0xc2>
 800059e:	ea40 000c 	orr.w	r0, r0, ip
 80005a2:	f093 0f00 	teq	r3, #0
 80005a6:	f001 4c00 	and.w	ip, r1, #2147483648	@ 0x80000000
 80005aa:	bf02      	ittt	eq
 80005ac:	0049      	lsleq	r1, r1, #1
 80005ae:	f411 0f00 	tsteq.w	r1, #8388608	@ 0x800000
 80005b2:	3b01      	subeq	r3, #1
 80005b4:	d0f9      	beq.n	80005aa <__aeabi_fdiv+0xda>
 80005b6:	ea41 010c 	orr.w	r1, r1, ip
 80005ba:	e795      	b.n	80004e8 <__aeabi_fdiv+0x18>
 80005bc:	ea0c 53d1 	and.w	r3, ip, r1, lsr #23
 80005c0:	ea92 0f0c 	teq	r2, ip
 80005c4:	d108      	bne.n	80005d8 <__aeabi_fdiv+0x108>
 80005c6:	0242      	lsls	r2, r0, #9
 80005c8:	f47f af7d 	bne.w	80004c6 <__aeabi_fmul+0x15e>
 80005cc:	ea93 0f0c 	teq	r3, ip
 80005d0:	f47f af70 	bne.w	80004b4 <__aeabi_fmul+0x14c>
 80005d4:	4608      	mov	r0, r1
 80005d6:	e776      	b.n	80004c6 <__aeabi_fmul+0x15e>
 80005d8:	ea93 0f0c 	teq	r3, ip
 80005dc:	d104      	bne.n	80005e8 <__aeabi_fdiv+0x118>
 80005de:	024b      	lsls	r3, r1, #9
 80005e0:	f43f af4c 	beq.w	800047c <__aeabi_fmul+0x114>
 80005e4:	4608      	mov	r0, r1
 80005e6:	e76e      	b.n	80004c6 <__aeabi_fmul+0x15e>
 80005e8:	f030 4c00 	bics.w	ip, r0, #2147483648	@ 0x80000000
 80005ec:	bf18      	it	ne
 80005ee:	f031 4c00 	bicsne.w	ip, r1, #2147483648	@ 0x80000000
 80005f2:	d1ca      	bne.n	800058a <__aeabi_fdiv+0xba>
 80005f4:	f030 4200 	bics.w	r2, r0, #2147483648	@ 0x80000000
 80005f8:	f47f af5c 	bne.w	80004b4 <__aeabi_fmul+0x14c>
 80005fc:	f031 4300 	bics.w	r3, r1, #2147483648	@ 0x80000000
 8000600:	f47f af3c 	bne.w	800047c <__aeabi_fmul+0x114>
 8000604:	e75f      	b.n	80004c6 <__aeabi_fmul+0x15e>
 8000606:	bf00      	nop

08000608 <__aeabi_f2uiz>:
 8000608:	0042      	lsls	r2, r0, #1
 800060a:	d20e      	bcs.n	800062a <__aeabi_f2uiz+0x22>
 800060c:	f1b2 4ffe 	cmp.w	r2, #2130706432	@ 0x7f000000
 8000610:	d30b      	bcc.n	800062a <__aeabi_f2uiz+0x22>
 8000612:	f04f 039e 	mov.w	r3, #158	@ 0x9e
 8000616:	ebb3 6212 	subs.w	r2, r3, r2, lsr #24
 800061a:	d409      	bmi.n	8000630 <__aeabi_f2uiz+0x28>
 800061c:	ea4f 2300 	mov.w	r3, r0, lsl #8
 8000620:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000624:	fa23 f002 	lsr.w	r0, r3, r2
 8000628:	4770      	bx	lr
 800062a:	f04f 0000 	mov.w	r0, #0
 800062e:	4770      	bx	lr
 8000630:	f112 0f61 	cmn.w	r2, #97	@ 0x61
 8000634:	d101      	bne.n	800063a <__aeabi_f2uiz+0x32>
 8000636:	0242      	lsls	r2, r0, #9
 8000638:	d102      	bne.n	8000640 <__aeabi_f2uiz+0x38>
 800063a:	f04f 30ff 	mov.w	r0, #4294967295
 800063e:	4770      	bx	lr
 8000640:	f04f 0000 	mov.w	r0, #0
 8000644:	4770      	bx	lr
 8000646:	bf00      	nop

08000648 <__aeabi_ldivmod>:
 8000648:	b97b      	cbnz	r3, 800066a <__aeabi_ldivmod+0x22>
 800064a:	b972      	cbnz	r2, 800066a <__aeabi_ldivmod+0x22>
 800064c:	2900      	cmp	r1, #0
 800064e:	bfbe      	ittt	lt
 8000650:	2000      	movlt	r0, #0
 8000652:	f04f 4100 	movlt.w	r1, #2147483648	@ 0x80000000
 8000656:	e006      	blt.n	8000666 <__aeabi_ldivmod+0x1e>
 8000658:	bf08      	it	eq
 800065a:	2800      	cmpeq	r0, #0
 800065c:	bf1c      	itt	ne
 800065e:	f06f 4100 	mvnne.w	r1, #2147483648	@ 0x80000000
 8000662:	f04f 30ff 	movne.w	r0, #4294967295
 8000666:	f000 b9bf 	b.w	80009e8 <__aeabi_idiv0>
 800066a:	f1ad 0c08 	sub.w	ip, sp, #8
 800066e:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000672:	2900      	cmp	r1, #0
 8000674:	db09      	blt.n	800068a <__aeabi_ldivmod+0x42>
 8000676:	2b00      	cmp	r3, #0
 8000678:	db1a      	blt.n	80006b0 <__aeabi_ldivmod+0x68>
 800067a:	f000 f835 	bl	80006e8 <__udivmoddi4>
 800067e:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000682:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000686:	b004      	add	sp, #16
 8000688:	4770      	bx	lr
 800068a:	4240      	negs	r0, r0
 800068c:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000690:	2b00      	cmp	r3, #0
 8000692:	db1b      	blt.n	80006cc <__aeabi_ldivmod+0x84>
 8000694:	f000 f828 	bl	80006e8 <__udivmoddi4>
 8000698:	f8dd e004 	ldr.w	lr, [sp, #4]
 800069c:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80006a0:	b004      	add	sp, #16
 80006a2:	4240      	negs	r0, r0
 80006a4:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80006a8:	4252      	negs	r2, r2
 80006aa:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 80006ae:	4770      	bx	lr
 80006b0:	4252      	negs	r2, r2
 80006b2:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 80006b6:	f000 f817 	bl	80006e8 <__udivmoddi4>
 80006ba:	f8dd e004 	ldr.w	lr, [sp, #4]
 80006be:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80006c2:	b004      	add	sp, #16
 80006c4:	4240      	negs	r0, r0
 80006c6:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80006ca:	4770      	bx	lr
 80006cc:	4252      	negs	r2, r2
 80006ce:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 80006d2:	f000 f809 	bl	80006e8 <__udivmoddi4>
 80006d6:	f8dd e004 	ldr.w	lr, [sp, #4]
 80006da:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80006de:	b004      	add	sp, #16
 80006e0:	4252      	negs	r2, r2
 80006e2:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 80006e6:	4770      	bx	lr

080006e8 <__udivmoddi4>:
 80006e8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80006ec:	9d08      	ldr	r5, [sp, #32]
 80006ee:	468e      	mov	lr, r1
 80006f0:	4604      	mov	r4, r0
 80006f2:	4688      	mov	r8, r1
 80006f4:	2b00      	cmp	r3, #0
 80006f6:	d14a      	bne.n	800078e <__udivmoddi4+0xa6>
 80006f8:	428a      	cmp	r2, r1
 80006fa:	4617      	mov	r7, r2
 80006fc:	d962      	bls.n	80007c4 <__udivmoddi4+0xdc>
 80006fe:	fab2 f682 	clz	r6, r2
 8000702:	b14e      	cbz	r6, 8000718 <__udivmoddi4+0x30>
 8000704:	f1c6 0320 	rsb	r3, r6, #32
 8000708:	fa01 f806 	lsl.w	r8, r1, r6
 800070c:	fa20 f303 	lsr.w	r3, r0, r3
 8000710:	40b7      	lsls	r7, r6
 8000712:	ea43 0808 	orr.w	r8, r3, r8
 8000716:	40b4      	lsls	r4, r6
 8000718:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 800071c:	fbb8 f1fe 	udiv	r1, r8, lr
 8000720:	fa1f fc87 	uxth.w	ip, r7
 8000724:	fb0e 8811 	mls	r8, lr, r1, r8
 8000728:	fb01 f20c 	mul.w	r2, r1, ip
 800072c:	0c23      	lsrs	r3, r4, #16
 800072e:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000732:	429a      	cmp	r2, r3
 8000734:	d909      	bls.n	800074a <__udivmoddi4+0x62>
 8000736:	18fb      	adds	r3, r7, r3
 8000738:	f101 30ff 	add.w	r0, r1, #4294967295
 800073c:	f080 80eb 	bcs.w	8000916 <__udivmoddi4+0x22e>
 8000740:	429a      	cmp	r2, r3
 8000742:	f240 80e8 	bls.w	8000916 <__udivmoddi4+0x22e>
 8000746:	3902      	subs	r1, #2
 8000748:	443b      	add	r3, r7
 800074a:	1a9a      	subs	r2, r3, r2
 800074c:	fbb2 f0fe 	udiv	r0, r2, lr
 8000750:	fb0e 2210 	mls	r2, lr, r0, r2
 8000754:	fb00 fc0c 	mul.w	ip, r0, ip
 8000758:	b2a3      	uxth	r3, r4
 800075a:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800075e:	459c      	cmp	ip, r3
 8000760:	d909      	bls.n	8000776 <__udivmoddi4+0x8e>
 8000762:	18fb      	adds	r3, r7, r3
 8000764:	f100 32ff 	add.w	r2, r0, #4294967295
 8000768:	f080 80d7 	bcs.w	800091a <__udivmoddi4+0x232>
 800076c:	459c      	cmp	ip, r3
 800076e:	f240 80d4 	bls.w	800091a <__udivmoddi4+0x232>
 8000772:	443b      	add	r3, r7
 8000774:	3802      	subs	r0, #2
 8000776:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 800077a:	2100      	movs	r1, #0
 800077c:	eba3 030c 	sub.w	r3, r3, ip
 8000780:	b11d      	cbz	r5, 800078a <__udivmoddi4+0xa2>
 8000782:	2200      	movs	r2, #0
 8000784:	40f3      	lsrs	r3, r6
 8000786:	e9c5 3200 	strd	r3, r2, [r5]
 800078a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800078e:	428b      	cmp	r3, r1
 8000790:	d905      	bls.n	800079e <__udivmoddi4+0xb6>
 8000792:	b10d      	cbz	r5, 8000798 <__udivmoddi4+0xb0>
 8000794:	e9c5 0100 	strd	r0, r1, [r5]
 8000798:	2100      	movs	r1, #0
 800079a:	4608      	mov	r0, r1
 800079c:	e7f5      	b.n	800078a <__udivmoddi4+0xa2>
 800079e:	fab3 f183 	clz	r1, r3
 80007a2:	2900      	cmp	r1, #0
 80007a4:	d146      	bne.n	8000834 <__udivmoddi4+0x14c>
 80007a6:	4573      	cmp	r3, lr
 80007a8:	d302      	bcc.n	80007b0 <__udivmoddi4+0xc8>
 80007aa:	4282      	cmp	r2, r0
 80007ac:	f200 8108 	bhi.w	80009c0 <__udivmoddi4+0x2d8>
 80007b0:	1a84      	subs	r4, r0, r2
 80007b2:	eb6e 0203 	sbc.w	r2, lr, r3
 80007b6:	2001      	movs	r0, #1
 80007b8:	4690      	mov	r8, r2
 80007ba:	2d00      	cmp	r5, #0
 80007bc:	d0e5      	beq.n	800078a <__udivmoddi4+0xa2>
 80007be:	e9c5 4800 	strd	r4, r8, [r5]
 80007c2:	e7e2      	b.n	800078a <__udivmoddi4+0xa2>
 80007c4:	2a00      	cmp	r2, #0
 80007c6:	f000 8091 	beq.w	80008ec <__udivmoddi4+0x204>
 80007ca:	fab2 f682 	clz	r6, r2
 80007ce:	2e00      	cmp	r6, #0
 80007d0:	f040 80a5 	bne.w	800091e <__udivmoddi4+0x236>
 80007d4:	1a8a      	subs	r2, r1, r2
 80007d6:	2101      	movs	r1, #1
 80007d8:	0c03      	lsrs	r3, r0, #16
 80007da:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80007de:	b280      	uxth	r0, r0
 80007e0:	b2bc      	uxth	r4, r7
 80007e2:	fbb2 fcfe 	udiv	ip, r2, lr
 80007e6:	fb0e 221c 	mls	r2, lr, ip, r2
 80007ea:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80007ee:	fb04 f20c 	mul.w	r2, r4, ip
 80007f2:	429a      	cmp	r2, r3
 80007f4:	d907      	bls.n	8000806 <__udivmoddi4+0x11e>
 80007f6:	18fb      	adds	r3, r7, r3
 80007f8:	f10c 38ff 	add.w	r8, ip, #4294967295
 80007fc:	d202      	bcs.n	8000804 <__udivmoddi4+0x11c>
 80007fe:	429a      	cmp	r2, r3
 8000800:	f200 80e3 	bhi.w	80009ca <__udivmoddi4+0x2e2>
 8000804:	46c4      	mov	ip, r8
 8000806:	1a9b      	subs	r3, r3, r2
 8000808:	fbb3 f2fe 	udiv	r2, r3, lr
 800080c:	fb0e 3312 	mls	r3, lr, r2, r3
 8000810:	fb02 f404 	mul.w	r4, r2, r4
 8000814:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 8000818:	429c      	cmp	r4, r3
 800081a:	d907      	bls.n	800082c <__udivmoddi4+0x144>
 800081c:	18fb      	adds	r3, r7, r3
 800081e:	f102 30ff 	add.w	r0, r2, #4294967295
 8000822:	d202      	bcs.n	800082a <__udivmoddi4+0x142>
 8000824:	429c      	cmp	r4, r3
 8000826:	f200 80cd 	bhi.w	80009c4 <__udivmoddi4+0x2dc>
 800082a:	4602      	mov	r2, r0
 800082c:	1b1b      	subs	r3, r3, r4
 800082e:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 8000832:	e7a5      	b.n	8000780 <__udivmoddi4+0x98>
 8000834:	f1c1 0620 	rsb	r6, r1, #32
 8000838:	408b      	lsls	r3, r1
 800083a:	fa22 f706 	lsr.w	r7, r2, r6
 800083e:	431f      	orrs	r7, r3
 8000840:	fa2e fa06 	lsr.w	sl, lr, r6
 8000844:	ea4f 4917 	mov.w	r9, r7, lsr #16
 8000848:	fbba f8f9 	udiv	r8, sl, r9
 800084c:	fa0e fe01 	lsl.w	lr, lr, r1
 8000850:	fa20 f306 	lsr.w	r3, r0, r6
 8000854:	fb09 aa18 	mls	sl, r9, r8, sl
 8000858:	fa1f fc87 	uxth.w	ip, r7
 800085c:	ea43 030e 	orr.w	r3, r3, lr
 8000860:	fa00 fe01 	lsl.w	lr, r0, r1
 8000864:	fb08 f00c 	mul.w	r0, r8, ip
 8000868:	0c1c      	lsrs	r4, r3, #16
 800086a:	ea44 440a 	orr.w	r4, r4, sl, lsl #16
 800086e:	42a0      	cmp	r0, r4
 8000870:	fa02 f201 	lsl.w	r2, r2, r1
 8000874:	d90a      	bls.n	800088c <__udivmoddi4+0x1a4>
 8000876:	193c      	adds	r4, r7, r4
 8000878:	f108 3aff 	add.w	sl, r8, #4294967295
 800087c:	f080 809e 	bcs.w	80009bc <__udivmoddi4+0x2d4>
 8000880:	42a0      	cmp	r0, r4
 8000882:	f240 809b 	bls.w	80009bc <__udivmoddi4+0x2d4>
 8000886:	f1a8 0802 	sub.w	r8, r8, #2
 800088a:	443c      	add	r4, r7
 800088c:	1a24      	subs	r4, r4, r0
 800088e:	b298      	uxth	r0, r3
 8000890:	fbb4 f3f9 	udiv	r3, r4, r9
 8000894:	fb09 4413 	mls	r4, r9, r3, r4
 8000898:	fb03 fc0c 	mul.w	ip, r3, ip
 800089c:	ea40 4404 	orr.w	r4, r0, r4, lsl #16
 80008a0:	45a4      	cmp	ip, r4
 80008a2:	d909      	bls.n	80008b8 <__udivmoddi4+0x1d0>
 80008a4:	193c      	adds	r4, r7, r4
 80008a6:	f103 30ff 	add.w	r0, r3, #4294967295
 80008aa:	f080 8085 	bcs.w	80009b8 <__udivmoddi4+0x2d0>
 80008ae:	45a4      	cmp	ip, r4
 80008b0:	f240 8082 	bls.w	80009b8 <__udivmoddi4+0x2d0>
 80008b4:	3b02      	subs	r3, #2
 80008b6:	443c      	add	r4, r7
 80008b8:	ea43 4008 	orr.w	r0, r3, r8, lsl #16
 80008bc:	eba4 040c 	sub.w	r4, r4, ip
 80008c0:	fba0 8c02 	umull	r8, ip, r0, r2
 80008c4:	4564      	cmp	r4, ip
 80008c6:	4643      	mov	r3, r8
 80008c8:	46e1      	mov	r9, ip
 80008ca:	d364      	bcc.n	8000996 <__udivmoddi4+0x2ae>
 80008cc:	d061      	beq.n	8000992 <__udivmoddi4+0x2aa>
 80008ce:	b15d      	cbz	r5, 80008e8 <__udivmoddi4+0x200>
 80008d0:	ebbe 0203 	subs.w	r2, lr, r3
 80008d4:	eb64 0409 	sbc.w	r4, r4, r9
 80008d8:	fa04 f606 	lsl.w	r6, r4, r6
 80008dc:	fa22 f301 	lsr.w	r3, r2, r1
 80008e0:	431e      	orrs	r6, r3
 80008e2:	40cc      	lsrs	r4, r1
 80008e4:	e9c5 6400 	strd	r6, r4, [r5]
 80008e8:	2100      	movs	r1, #0
 80008ea:	e74e      	b.n	800078a <__udivmoddi4+0xa2>
 80008ec:	fbb1 fcf2 	udiv	ip, r1, r2
 80008f0:	0c01      	lsrs	r1, r0, #16
 80008f2:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 80008f6:	b280      	uxth	r0, r0
 80008f8:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 80008fc:	463b      	mov	r3, r7
 80008fe:	fbb1 f1f7 	udiv	r1, r1, r7
 8000902:	4638      	mov	r0, r7
 8000904:	463c      	mov	r4, r7
 8000906:	46b8      	mov	r8, r7
 8000908:	46be      	mov	lr, r7
 800090a:	2620      	movs	r6, #32
 800090c:	eba2 0208 	sub.w	r2, r2, r8
 8000910:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 8000914:	e765      	b.n	80007e2 <__udivmoddi4+0xfa>
 8000916:	4601      	mov	r1, r0
 8000918:	e717      	b.n	800074a <__udivmoddi4+0x62>
 800091a:	4610      	mov	r0, r2
 800091c:	e72b      	b.n	8000776 <__udivmoddi4+0x8e>
 800091e:	f1c6 0120 	rsb	r1, r6, #32
 8000922:	fa2e fc01 	lsr.w	ip, lr, r1
 8000926:	40b7      	lsls	r7, r6
 8000928:	fa0e fe06 	lsl.w	lr, lr, r6
 800092c:	fa20 f101 	lsr.w	r1, r0, r1
 8000930:	ea41 010e 	orr.w	r1, r1, lr
 8000934:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000938:	fbbc f8fe 	udiv	r8, ip, lr
 800093c:	b2bc      	uxth	r4, r7
 800093e:	fb0e cc18 	mls	ip, lr, r8, ip
 8000942:	fb08 f904 	mul.w	r9, r8, r4
 8000946:	0c0a      	lsrs	r2, r1, #16
 8000948:	ea42 420c 	orr.w	r2, r2, ip, lsl #16
 800094c:	40b0      	lsls	r0, r6
 800094e:	4591      	cmp	r9, r2
 8000950:	ea4f 4310 	mov.w	r3, r0, lsr #16
 8000954:	b280      	uxth	r0, r0
 8000956:	d93e      	bls.n	80009d6 <__udivmoddi4+0x2ee>
 8000958:	18ba      	adds	r2, r7, r2
 800095a:	f108 3cff 	add.w	ip, r8, #4294967295
 800095e:	d201      	bcs.n	8000964 <__udivmoddi4+0x27c>
 8000960:	4591      	cmp	r9, r2
 8000962:	d81f      	bhi.n	80009a4 <__udivmoddi4+0x2bc>
 8000964:	eba2 0209 	sub.w	r2, r2, r9
 8000968:	fbb2 f9fe 	udiv	r9, r2, lr
 800096c:	fb09 f804 	mul.w	r8, r9, r4
 8000970:	fb0e 2a19 	mls	sl, lr, r9, r2
 8000974:	b28a      	uxth	r2, r1
 8000976:	ea42 420a 	orr.w	r2, r2, sl, lsl #16
 800097a:	4542      	cmp	r2, r8
 800097c:	d229      	bcs.n	80009d2 <__udivmoddi4+0x2ea>
 800097e:	18ba      	adds	r2, r7, r2
 8000980:	f109 31ff 	add.w	r1, r9, #4294967295
 8000984:	d2c2      	bcs.n	800090c <__udivmoddi4+0x224>
 8000986:	4542      	cmp	r2, r8
 8000988:	d2c0      	bcs.n	800090c <__udivmoddi4+0x224>
 800098a:	f1a9 0102 	sub.w	r1, r9, #2
 800098e:	443a      	add	r2, r7
 8000990:	e7bc      	b.n	800090c <__udivmoddi4+0x224>
 8000992:	45c6      	cmp	lr, r8
 8000994:	d29b      	bcs.n	80008ce <__udivmoddi4+0x1e6>
 8000996:	ebb8 0302 	subs.w	r3, r8, r2
 800099a:	eb6c 0c07 	sbc.w	ip, ip, r7
 800099e:	3801      	subs	r0, #1
 80009a0:	46e1      	mov	r9, ip
 80009a2:	e794      	b.n	80008ce <__udivmoddi4+0x1e6>
 80009a4:	eba7 0909 	sub.w	r9, r7, r9
 80009a8:	444a      	add	r2, r9
 80009aa:	fbb2 f9fe 	udiv	r9, r2, lr
 80009ae:	f1a8 0c02 	sub.w	ip, r8, #2
 80009b2:	fb09 f804 	mul.w	r8, r9, r4
 80009b6:	e7db      	b.n	8000970 <__udivmoddi4+0x288>
 80009b8:	4603      	mov	r3, r0
 80009ba:	e77d      	b.n	80008b8 <__udivmoddi4+0x1d0>
 80009bc:	46d0      	mov	r8, sl
 80009be:	e765      	b.n	800088c <__udivmoddi4+0x1a4>
 80009c0:	4608      	mov	r0, r1
 80009c2:	e6fa      	b.n	80007ba <__udivmoddi4+0xd2>
 80009c4:	443b      	add	r3, r7
 80009c6:	3a02      	subs	r2, #2
 80009c8:	e730      	b.n	800082c <__udivmoddi4+0x144>
 80009ca:	f1ac 0c02 	sub.w	ip, ip, #2
 80009ce:	443b      	add	r3, r7
 80009d0:	e719      	b.n	8000806 <__udivmoddi4+0x11e>
 80009d2:	4649      	mov	r1, r9
 80009d4:	e79a      	b.n	800090c <__udivmoddi4+0x224>
 80009d6:	eba2 0209 	sub.w	r2, r2, r9
 80009da:	fbb2 f9fe 	udiv	r9, r2, lr
 80009de:	46c4      	mov	ip, r8
 80009e0:	fb09 f804 	mul.w	r8, r9, r4
 80009e4:	e7c4      	b.n	8000970 <__udivmoddi4+0x288>
 80009e6:	bf00      	nop

080009e8 <__aeabi_idiv0>:
 80009e8:	4770      	bx	lr
 80009ea:	bf00      	nop

080009ec <bmp280_init_default_params>:

#define BMP280_RESET_VALUE     0xB6



void bmp280_init_default_params(bmp280_params_t *params) {
 80009ec:	b480      	push	{r7}
 80009ee:	b083      	sub	sp, #12
 80009f0:	af00      	add	r7, sp, #0
 80009f2:	6078      	str	r0, [r7, #4]
	params->mode = BMP280_MODE_NORMAL;
 80009f4:	687b      	ldr	r3, [r7, #4]
 80009f6:	2203      	movs	r2, #3
 80009f8:	701a      	strb	r2, [r3, #0]
	params->filter = BMP280_FILTER_OFF;
 80009fa:	687b      	ldr	r3, [r7, #4]
 80009fc:	2200      	movs	r2, #0
 80009fe:	705a      	strb	r2, [r3, #1]
	params->oversampling_pressure = BMP280_STANDARD;
 8000a00:	687b      	ldr	r3, [r7, #4]
 8000a02:	2203      	movs	r2, #3
 8000a04:	709a      	strb	r2, [r3, #2]
	params->oversampling_temperature = BMP280_STANDARD;
 8000a06:	687b      	ldr	r3, [r7, #4]
 8000a08:	2203      	movs	r2, #3
 8000a0a:	70da      	strb	r2, [r3, #3]
	params->oversampling_humidity = BMP280_STANDARD;
 8000a0c:	687b      	ldr	r3, [r7, #4]
 8000a0e:	2203      	movs	r2, #3
 8000a10:	711a      	strb	r2, [r3, #4]
	params->standby = BMP280_STANDBY_250;
 8000a12:	687b      	ldr	r3, [r7, #4]
 8000a14:	2203      	movs	r2, #3
 8000a16:	715a      	strb	r2, [r3, #5]
}
 8000a18:	bf00      	nop
 8000a1a:	370c      	adds	r7, #12
 8000a1c:	46bd      	mov	sp, r7
 8000a1e:	bc80      	pop	{r7}
 8000a20:	4770      	bx	lr

08000a22 <read_register16>:

static bool read_register16(BMP280_HandleTypedef *dev, uint8_t addr, uint16_t *value) {
 8000a22:	b580      	push	{r7, lr}
 8000a24:	b08a      	sub	sp, #40	@ 0x28
 8000a26:	af04      	add	r7, sp, #16
 8000a28:	60f8      	str	r0, [r7, #12]
 8000a2a:	460b      	mov	r3, r1
 8000a2c:	607a      	str	r2, [r7, #4]
 8000a2e:	72fb      	strb	r3, [r7, #11]
	uint16_t tx_buff;
	uint8_t rx_buff[2];
	tx_buff = (dev->addr << 1);
 8000a30:	68fb      	ldr	r3, [r7, #12]
 8000a32:	8c9b      	ldrh	r3, [r3, #36]	@ 0x24
 8000a34:	005b      	lsls	r3, r3, #1
 8000a36:	82fb      	strh	r3, [r7, #22]

	if (HAL_I2C_Mem_Read(dev->i2c, tx_buff, addr, 1, rx_buff, 2, 5000)
 8000a38:	68fb      	ldr	r3, [r7, #12]
 8000a3a:	6a98      	ldr	r0, [r3, #40]	@ 0x28
 8000a3c:	7afb      	ldrb	r3, [r7, #11]
 8000a3e:	b29a      	uxth	r2, r3
 8000a40:	8af9      	ldrh	r1, [r7, #22]
 8000a42:	f241 3388 	movw	r3, #5000	@ 0x1388
 8000a46:	9302      	str	r3, [sp, #8]
 8000a48:	2302      	movs	r3, #2
 8000a4a:	9301      	str	r3, [sp, #4]
 8000a4c:	f107 0314 	add.w	r3, r7, #20
 8000a50:	9300      	str	r3, [sp, #0]
 8000a52:	2301      	movs	r3, #1
 8000a54:	f001 ff30 	bl	80028b8 <HAL_I2C_Mem_Read>
 8000a58:	4603      	mov	r3, r0
 8000a5a:	2b00      	cmp	r3, #0
 8000a5c:	d10c      	bne.n	8000a78 <read_register16+0x56>
			== HAL_OK) {
		*value = (uint16_t) ((rx_buff[1] << 8) | rx_buff[0]);
 8000a5e:	7d7b      	ldrb	r3, [r7, #21]
 8000a60:	b21b      	sxth	r3, r3
 8000a62:	021b      	lsls	r3, r3, #8
 8000a64:	b21a      	sxth	r2, r3
 8000a66:	7d3b      	ldrb	r3, [r7, #20]
 8000a68:	b21b      	sxth	r3, r3
 8000a6a:	4313      	orrs	r3, r2
 8000a6c:	b21b      	sxth	r3, r3
 8000a6e:	b29a      	uxth	r2, r3
 8000a70:	687b      	ldr	r3, [r7, #4]
 8000a72:	801a      	strh	r2, [r3, #0]
		return true;
 8000a74:	2301      	movs	r3, #1
 8000a76:	e000      	b.n	8000a7a <read_register16+0x58>
	} else
		return false;
 8000a78:	2300      	movs	r3, #0

}
 8000a7a:	4618      	mov	r0, r3
 8000a7c:	3718      	adds	r7, #24
 8000a7e:	46bd      	mov	sp, r7
 8000a80:	bd80      	pop	{r7, pc}

08000a82 <read_data>:

static inline int read_data(BMP280_HandleTypedef *dev, uint8_t addr, uint8_t *value,
		uint8_t len) {
 8000a82:	b590      	push	{r4, r7, lr}
 8000a84:	b08b      	sub	sp, #44	@ 0x2c
 8000a86:	af04      	add	r7, sp, #16
 8000a88:	60f8      	str	r0, [r7, #12]
 8000a8a:	607a      	str	r2, [r7, #4]
 8000a8c:	461a      	mov	r2, r3
 8000a8e:	460b      	mov	r3, r1
 8000a90:	72fb      	strb	r3, [r7, #11]
 8000a92:	4613      	mov	r3, r2
 8000a94:	72bb      	strb	r3, [r7, #10]
	uint16_t tx_buff;
	tx_buff = (dev->addr << 1);
 8000a96:	68fb      	ldr	r3, [r7, #12]
 8000a98:	8c9b      	ldrh	r3, [r3, #36]	@ 0x24
 8000a9a:	005b      	lsls	r3, r3, #1
 8000a9c:	82fb      	strh	r3, [r7, #22]
	if (HAL_I2C_Mem_Read(dev->i2c, tx_buff, addr, 1, value, len, 5000) == HAL_OK)
 8000a9e:	68fb      	ldr	r3, [r7, #12]
 8000aa0:	6a98      	ldr	r0, [r3, #40]	@ 0x28
 8000aa2:	7afb      	ldrb	r3, [r7, #11]
 8000aa4:	b29a      	uxth	r2, r3
 8000aa6:	7abb      	ldrb	r3, [r7, #10]
 8000aa8:	b29b      	uxth	r3, r3
 8000aaa:	8af9      	ldrh	r1, [r7, #22]
 8000aac:	f241 3488 	movw	r4, #5000	@ 0x1388
 8000ab0:	9402      	str	r4, [sp, #8]
 8000ab2:	9301      	str	r3, [sp, #4]
 8000ab4:	687b      	ldr	r3, [r7, #4]
 8000ab6:	9300      	str	r3, [sp, #0]
 8000ab8:	2301      	movs	r3, #1
 8000aba:	f001 fefd 	bl	80028b8 <HAL_I2C_Mem_Read>
 8000abe:	4603      	mov	r3, r0
 8000ac0:	2b00      	cmp	r3, #0
 8000ac2:	d101      	bne.n	8000ac8 <read_data+0x46>
		return 0;
 8000ac4:	2300      	movs	r3, #0
 8000ac6:	e000      	b.n	8000aca <read_data+0x48>
	else
		return 1;
 8000ac8:	2301      	movs	r3, #1

}
 8000aca:	4618      	mov	r0, r3
 8000acc:	371c      	adds	r7, #28
 8000ace:	46bd      	mov	sp, r7
 8000ad0:	bd90      	pop	{r4, r7, pc}

08000ad2 <read_calibration_data>:

static bool read_calibration_data(BMP280_HandleTypedef *dev) {
 8000ad2:	b580      	push	{r7, lr}
 8000ad4:	b082      	sub	sp, #8
 8000ad6:	af00      	add	r7, sp, #0
 8000ad8:	6078      	str	r0, [r7, #4]

	if (read_register16(dev, 0x88, &dev->dig_T1)
 8000ada:	687b      	ldr	r3, [r7, #4]
 8000adc:	461a      	mov	r2, r3
 8000ade:	2188      	movs	r1, #136	@ 0x88
 8000ae0:	6878      	ldr	r0, [r7, #4]
 8000ae2:	f7ff ff9e 	bl	8000a22 <read_register16>
 8000ae6:	4603      	mov	r3, r0
 8000ae8:	2b00      	cmp	r3, #0
 8000aea:	d06f      	beq.n	8000bcc <read_calibration_data+0xfa>
			&& read_register16(dev, 0x8a, (uint16_t *) &dev->dig_T2)
 8000aec:	687b      	ldr	r3, [r7, #4]
 8000aee:	3302      	adds	r3, #2
 8000af0:	461a      	mov	r2, r3
 8000af2:	218a      	movs	r1, #138	@ 0x8a
 8000af4:	6878      	ldr	r0, [r7, #4]
 8000af6:	f7ff ff94 	bl	8000a22 <read_register16>
 8000afa:	4603      	mov	r3, r0
 8000afc:	2b00      	cmp	r3, #0
 8000afe:	d065      	beq.n	8000bcc <read_calibration_data+0xfa>
			&& read_register16(dev, 0x8c, (uint16_t *) &dev->dig_T3)
 8000b00:	687b      	ldr	r3, [r7, #4]
 8000b02:	3304      	adds	r3, #4
 8000b04:	461a      	mov	r2, r3
 8000b06:	218c      	movs	r1, #140	@ 0x8c
 8000b08:	6878      	ldr	r0, [r7, #4]
 8000b0a:	f7ff ff8a 	bl	8000a22 <read_register16>
 8000b0e:	4603      	mov	r3, r0
 8000b10:	2b00      	cmp	r3, #0
 8000b12:	d05b      	beq.n	8000bcc <read_calibration_data+0xfa>
			&& read_register16(dev, 0x8e, &dev->dig_P1)
 8000b14:	687b      	ldr	r3, [r7, #4]
 8000b16:	3306      	adds	r3, #6
 8000b18:	461a      	mov	r2, r3
 8000b1a:	218e      	movs	r1, #142	@ 0x8e
 8000b1c:	6878      	ldr	r0, [r7, #4]
 8000b1e:	f7ff ff80 	bl	8000a22 <read_register16>
 8000b22:	4603      	mov	r3, r0
 8000b24:	2b00      	cmp	r3, #0
 8000b26:	d051      	beq.n	8000bcc <read_calibration_data+0xfa>
			&& read_register16(dev, 0x90, (uint16_t *) &dev->dig_P2)
 8000b28:	687b      	ldr	r3, [r7, #4]
 8000b2a:	3308      	adds	r3, #8
 8000b2c:	461a      	mov	r2, r3
 8000b2e:	2190      	movs	r1, #144	@ 0x90
 8000b30:	6878      	ldr	r0, [r7, #4]
 8000b32:	f7ff ff76 	bl	8000a22 <read_register16>
 8000b36:	4603      	mov	r3, r0
 8000b38:	2b00      	cmp	r3, #0
 8000b3a:	d047      	beq.n	8000bcc <read_calibration_data+0xfa>
			&& read_register16(dev, 0x92, (uint16_t *) &dev->dig_P3)
 8000b3c:	687b      	ldr	r3, [r7, #4]
 8000b3e:	330a      	adds	r3, #10
 8000b40:	461a      	mov	r2, r3
 8000b42:	2192      	movs	r1, #146	@ 0x92
 8000b44:	6878      	ldr	r0, [r7, #4]
 8000b46:	f7ff ff6c 	bl	8000a22 <read_register16>
 8000b4a:	4603      	mov	r3, r0
 8000b4c:	2b00      	cmp	r3, #0
 8000b4e:	d03d      	beq.n	8000bcc <read_calibration_data+0xfa>
			&& read_register16(dev, 0x94, (uint16_t *) &dev->dig_P4)
 8000b50:	687b      	ldr	r3, [r7, #4]
 8000b52:	330c      	adds	r3, #12
 8000b54:	461a      	mov	r2, r3
 8000b56:	2194      	movs	r1, #148	@ 0x94
 8000b58:	6878      	ldr	r0, [r7, #4]
 8000b5a:	f7ff ff62 	bl	8000a22 <read_register16>
 8000b5e:	4603      	mov	r3, r0
 8000b60:	2b00      	cmp	r3, #0
 8000b62:	d033      	beq.n	8000bcc <read_calibration_data+0xfa>
			&& read_register16(dev, 0x96, (uint16_t *) &dev->dig_P5)
 8000b64:	687b      	ldr	r3, [r7, #4]
 8000b66:	330e      	adds	r3, #14
 8000b68:	461a      	mov	r2, r3
 8000b6a:	2196      	movs	r1, #150	@ 0x96
 8000b6c:	6878      	ldr	r0, [r7, #4]
 8000b6e:	f7ff ff58 	bl	8000a22 <read_register16>
 8000b72:	4603      	mov	r3, r0
 8000b74:	2b00      	cmp	r3, #0
 8000b76:	d029      	beq.n	8000bcc <read_calibration_data+0xfa>
			&& read_register16(dev, 0x98, (uint16_t *) &dev->dig_P6)
 8000b78:	687b      	ldr	r3, [r7, #4]
 8000b7a:	3310      	adds	r3, #16
 8000b7c:	461a      	mov	r2, r3
 8000b7e:	2198      	movs	r1, #152	@ 0x98
 8000b80:	6878      	ldr	r0, [r7, #4]
 8000b82:	f7ff ff4e 	bl	8000a22 <read_register16>
 8000b86:	4603      	mov	r3, r0
 8000b88:	2b00      	cmp	r3, #0
 8000b8a:	d01f      	beq.n	8000bcc <read_calibration_data+0xfa>
			&& read_register16(dev, 0x9a, (uint16_t *) &dev->dig_P7)
 8000b8c:	687b      	ldr	r3, [r7, #4]
 8000b8e:	3312      	adds	r3, #18
 8000b90:	461a      	mov	r2, r3
 8000b92:	219a      	movs	r1, #154	@ 0x9a
 8000b94:	6878      	ldr	r0, [r7, #4]
 8000b96:	f7ff ff44 	bl	8000a22 <read_register16>
 8000b9a:	4603      	mov	r3, r0
 8000b9c:	2b00      	cmp	r3, #0
 8000b9e:	d015      	beq.n	8000bcc <read_calibration_data+0xfa>
			&& read_register16(dev, 0x9c, (uint16_t *) &dev->dig_P8)
 8000ba0:	687b      	ldr	r3, [r7, #4]
 8000ba2:	3314      	adds	r3, #20
 8000ba4:	461a      	mov	r2, r3
 8000ba6:	219c      	movs	r1, #156	@ 0x9c
 8000ba8:	6878      	ldr	r0, [r7, #4]
 8000baa:	f7ff ff3a 	bl	8000a22 <read_register16>
 8000bae:	4603      	mov	r3, r0
 8000bb0:	2b00      	cmp	r3, #0
 8000bb2:	d00b      	beq.n	8000bcc <read_calibration_data+0xfa>
			&& read_register16(dev, 0x9e,
					(uint16_t *) &dev->dig_P9)) {
 8000bb4:	687b      	ldr	r3, [r7, #4]
 8000bb6:	3316      	adds	r3, #22
			&& read_register16(dev, 0x9e,
 8000bb8:	461a      	mov	r2, r3
 8000bba:	219e      	movs	r1, #158	@ 0x9e
 8000bbc:	6878      	ldr	r0, [r7, #4]
 8000bbe:	f7ff ff30 	bl	8000a22 <read_register16>
 8000bc2:	4603      	mov	r3, r0
 8000bc4:	2b00      	cmp	r3, #0
 8000bc6:	d001      	beq.n	8000bcc <read_calibration_data+0xfa>

		return true;
 8000bc8:	2301      	movs	r3, #1
 8000bca:	e000      	b.n	8000bce <read_calibration_data+0xfc>
	}

	return false;
 8000bcc:	2300      	movs	r3, #0
}
 8000bce:	4618      	mov	r0, r3
 8000bd0:	3708      	adds	r7, #8
 8000bd2:	46bd      	mov	sp, r7
 8000bd4:	bd80      	pop	{r7, pc}

08000bd6 <read_hum_calibration_data>:

static bool read_hum_calibration_data(BMP280_HandleTypedef *dev) {
 8000bd6:	b580      	push	{r7, lr}
 8000bd8:	b084      	sub	sp, #16
 8000bda:	af00      	add	r7, sp, #0
 8000bdc:	6078      	str	r0, [r7, #4]
	uint16_t h4, h5;

	if (!read_data(dev, 0xa1, &dev->dig_H1, 1)
 8000bde:	687b      	ldr	r3, [r7, #4]
 8000be0:	f103 0218 	add.w	r2, r3, #24
 8000be4:	2301      	movs	r3, #1
 8000be6:	21a1      	movs	r1, #161	@ 0xa1
 8000be8:	6878      	ldr	r0, [r7, #4]
 8000bea:	f7ff ff4a 	bl	8000a82 <read_data>
 8000bee:	4603      	mov	r3, r0
 8000bf0:	2b00      	cmp	r3, #0
 8000bf2:	d14c      	bne.n	8000c8e <read_hum_calibration_data+0xb8>
			&& read_register16(dev, 0xe1, (uint16_t *) &dev->dig_H2)
 8000bf4:	687b      	ldr	r3, [r7, #4]
 8000bf6:	331a      	adds	r3, #26
 8000bf8:	461a      	mov	r2, r3
 8000bfa:	21e1      	movs	r1, #225	@ 0xe1
 8000bfc:	6878      	ldr	r0, [r7, #4]
 8000bfe:	f7ff ff10 	bl	8000a22 <read_register16>
 8000c02:	4603      	mov	r3, r0
 8000c04:	2b00      	cmp	r3, #0
 8000c06:	d042      	beq.n	8000c8e <read_hum_calibration_data+0xb8>
			&& !read_data(dev, 0xe3, &dev->dig_H3, 1)
 8000c08:	687b      	ldr	r3, [r7, #4]
 8000c0a:	f103 021c 	add.w	r2, r3, #28
 8000c0e:	2301      	movs	r3, #1
 8000c10:	21e3      	movs	r1, #227	@ 0xe3
 8000c12:	6878      	ldr	r0, [r7, #4]
 8000c14:	f7ff ff35 	bl	8000a82 <read_data>
 8000c18:	4603      	mov	r3, r0
 8000c1a:	2b00      	cmp	r3, #0
 8000c1c:	d137      	bne.n	8000c8e <read_hum_calibration_data+0xb8>
			&& read_register16(dev, 0xe4, &h4)
 8000c1e:	f107 030e 	add.w	r3, r7, #14
 8000c22:	461a      	mov	r2, r3
 8000c24:	21e4      	movs	r1, #228	@ 0xe4
 8000c26:	6878      	ldr	r0, [r7, #4]
 8000c28:	f7ff fefb 	bl	8000a22 <read_register16>
 8000c2c:	4603      	mov	r3, r0
 8000c2e:	2b00      	cmp	r3, #0
 8000c30:	d02d      	beq.n	8000c8e <read_hum_calibration_data+0xb8>
			&& read_register16(dev, 0xe5, &h5)
 8000c32:	f107 030c 	add.w	r3, r7, #12
 8000c36:	461a      	mov	r2, r3
 8000c38:	21e5      	movs	r1, #229	@ 0xe5
 8000c3a:	6878      	ldr	r0, [r7, #4]
 8000c3c:	f7ff fef1 	bl	8000a22 <read_register16>
 8000c40:	4603      	mov	r3, r0
 8000c42:	2b00      	cmp	r3, #0
 8000c44:	d023      	beq.n	8000c8e <read_hum_calibration_data+0xb8>
			&& !read_data(dev, 0xe7, (uint8_t *) &dev->dig_H6, 1)) {
 8000c46:	687b      	ldr	r3, [r7, #4]
 8000c48:	f103 0222 	add.w	r2, r3, #34	@ 0x22
 8000c4c:	2301      	movs	r3, #1
 8000c4e:	21e7      	movs	r1, #231	@ 0xe7
 8000c50:	6878      	ldr	r0, [r7, #4]
 8000c52:	f7ff ff16 	bl	8000a82 <read_data>
 8000c56:	4603      	mov	r3, r0
 8000c58:	2b00      	cmp	r3, #0
 8000c5a:	d118      	bne.n	8000c8e <read_hum_calibration_data+0xb8>
		dev->dig_H4 = (h4 & 0x00ff) << 4 | (h4 & 0x0f00) >> 8;
 8000c5c:	89fb      	ldrh	r3, [r7, #14]
 8000c5e:	b21b      	sxth	r3, r3
 8000c60:	011b      	lsls	r3, r3, #4
 8000c62:	b21b      	sxth	r3, r3
 8000c64:	f403 637f 	and.w	r3, r3, #4080	@ 0xff0
 8000c68:	b21a      	sxth	r2, r3
 8000c6a:	89fb      	ldrh	r3, [r7, #14]
 8000c6c:	121b      	asrs	r3, r3, #8
 8000c6e:	b21b      	sxth	r3, r3
 8000c70:	f003 030f 	and.w	r3, r3, #15
 8000c74:	b21b      	sxth	r3, r3
 8000c76:	4313      	orrs	r3, r2
 8000c78:	b21a      	sxth	r2, r3
 8000c7a:	687b      	ldr	r3, [r7, #4]
 8000c7c:	83da      	strh	r2, [r3, #30]
		dev->dig_H5 = h5 >> 4;
 8000c7e:	89bb      	ldrh	r3, [r7, #12]
 8000c80:	091b      	lsrs	r3, r3, #4
 8000c82:	b29b      	uxth	r3, r3
 8000c84:	b21a      	sxth	r2, r3
 8000c86:	687b      	ldr	r3, [r7, #4]
 8000c88:	841a      	strh	r2, [r3, #32]

		return true;
 8000c8a:	2301      	movs	r3, #1
 8000c8c:	e000      	b.n	8000c90 <read_hum_calibration_data+0xba>
	}

	return false;
 8000c8e:	2300      	movs	r3, #0
}
 8000c90:	4618      	mov	r0, r3
 8000c92:	3710      	adds	r7, #16
 8000c94:	46bd      	mov	sp, r7
 8000c96:	bd80      	pop	{r7, pc}

08000c98 <write_register8>:

static int write_register8(BMP280_HandleTypedef *dev, uint8_t addr, uint8_t value) {
 8000c98:	b580      	push	{r7, lr}
 8000c9a:	b088      	sub	sp, #32
 8000c9c:	af04      	add	r7, sp, #16
 8000c9e:	6078      	str	r0, [r7, #4]
 8000ca0:	460b      	mov	r3, r1
 8000ca2:	70fb      	strb	r3, [r7, #3]
 8000ca4:	4613      	mov	r3, r2
 8000ca6:	70bb      	strb	r3, [r7, #2]
	uint16_t tx_buff;

	tx_buff = (dev->addr << 1);
 8000ca8:	687b      	ldr	r3, [r7, #4]
 8000caa:	8c9b      	ldrh	r3, [r3, #36]	@ 0x24
 8000cac:	005b      	lsls	r3, r3, #1
 8000cae:	81fb      	strh	r3, [r7, #14]

	if (HAL_I2C_Mem_Write(dev->i2c, tx_buff, addr, 1, &value, 1, 10000) == HAL_OK)
 8000cb0:	687b      	ldr	r3, [r7, #4]
 8000cb2:	6a98      	ldr	r0, [r3, #40]	@ 0x28
 8000cb4:	78fb      	ldrb	r3, [r7, #3]
 8000cb6:	b29a      	uxth	r2, r3
 8000cb8:	89f9      	ldrh	r1, [r7, #14]
 8000cba:	f242 7310 	movw	r3, #10000	@ 0x2710
 8000cbe:	9302      	str	r3, [sp, #8]
 8000cc0:	2301      	movs	r3, #1
 8000cc2:	9301      	str	r3, [sp, #4]
 8000cc4:	1cbb      	adds	r3, r7, #2
 8000cc6:	9300      	str	r3, [sp, #0]
 8000cc8:	2301      	movs	r3, #1
 8000cca:	f001 fcfb 	bl	80026c4 <HAL_I2C_Mem_Write>
 8000cce:	4603      	mov	r3, r0
 8000cd0:	2b00      	cmp	r3, #0
 8000cd2:	d101      	bne.n	8000cd8 <write_register8+0x40>
		return false;
 8000cd4:	2300      	movs	r3, #0
 8000cd6:	e000      	b.n	8000cda <write_register8+0x42>
	else
		return true;
 8000cd8:	2301      	movs	r3, #1
}
 8000cda:	4618      	mov	r0, r3
 8000cdc:	3710      	adds	r7, #16
 8000cde:	46bd      	mov	sp, r7
 8000ce0:	bd80      	pop	{r7, pc}

08000ce2 <bmp280_init>:

bool bmp280_init(BMP280_HandleTypedef *dev, bmp280_params_t *params) {
 8000ce2:	b580      	push	{r7, lr}
 8000ce4:	b084      	sub	sp, #16
 8000ce6:	af00      	add	r7, sp, #0
 8000ce8:	6078      	str	r0, [r7, #4]
 8000cea:	6039      	str	r1, [r7, #0]

	if (dev->addr != BMP280_I2C_ADDRESS_0
 8000cec:	687b      	ldr	r3, [r7, #4]
 8000cee:	8c9b      	ldrh	r3, [r3, #36]	@ 0x24
 8000cf0:	2b76      	cmp	r3, #118	@ 0x76
 8000cf2:	d005      	beq.n	8000d00 <bmp280_init+0x1e>
			&& dev->addr != BMP280_I2C_ADDRESS_1) {
 8000cf4:	687b      	ldr	r3, [r7, #4]
 8000cf6:	8c9b      	ldrh	r3, [r3, #36]	@ 0x24
 8000cf8:	2b77      	cmp	r3, #119	@ 0x77
 8000cfa:	d001      	beq.n	8000d00 <bmp280_init+0x1e>

		return false;
 8000cfc:	2300      	movs	r3, #0
 8000cfe:	e09d      	b.n	8000e3c <bmp280_init+0x15a>
	}

	if (read_data(dev, BMP280_REG_ID, &dev->id, 1)) {
 8000d00:	687b      	ldr	r3, [r7, #4]
 8000d02:	f103 0232 	add.w	r2, r3, #50	@ 0x32
 8000d06:	2301      	movs	r3, #1
 8000d08:	21d0      	movs	r1, #208	@ 0xd0
 8000d0a:	6878      	ldr	r0, [r7, #4]
 8000d0c:	f7ff feb9 	bl	8000a82 <read_data>
 8000d10:	4603      	mov	r3, r0
 8000d12:	2b00      	cmp	r3, #0
 8000d14:	d001      	beq.n	8000d1a <bmp280_init+0x38>
		return false;
 8000d16:	2300      	movs	r3, #0
 8000d18:	e090      	b.n	8000e3c <bmp280_init+0x15a>
	}

	if (dev->id != BMP280_CHIP_ID && dev->id != BME280_CHIP_ID) {
 8000d1a:	687b      	ldr	r3, [r7, #4]
 8000d1c:	f893 3032 	ldrb.w	r3, [r3, #50]	@ 0x32
 8000d20:	2b58      	cmp	r3, #88	@ 0x58
 8000d22:	d006      	beq.n	8000d32 <bmp280_init+0x50>
 8000d24:	687b      	ldr	r3, [r7, #4]
 8000d26:	f893 3032 	ldrb.w	r3, [r3, #50]	@ 0x32
 8000d2a:	2b60      	cmp	r3, #96	@ 0x60
 8000d2c:	d001      	beq.n	8000d32 <bmp280_init+0x50>

		return false;
 8000d2e:	2300      	movs	r3, #0
 8000d30:	e084      	b.n	8000e3c <bmp280_init+0x15a>
	}

	// Soft reset.
	if (write_register8(dev, BMP280_REG_RESET, BMP280_RESET_VALUE)) {
 8000d32:	22b6      	movs	r2, #182	@ 0xb6
 8000d34:	21e0      	movs	r1, #224	@ 0xe0
 8000d36:	6878      	ldr	r0, [r7, #4]
 8000d38:	f7ff ffae 	bl	8000c98 <write_register8>
 8000d3c:	4603      	mov	r3, r0
 8000d3e:	2b00      	cmp	r3, #0
 8000d40:	d001      	beq.n	8000d46 <bmp280_init+0x64>
		return false;
 8000d42:	2300      	movs	r3, #0
 8000d44:	e07a      	b.n	8000e3c <bmp280_init+0x15a>
	}

	// Wait until finished copying over the NVP data.
	while (1) {
		uint8_t status;
		if (!read_data(dev, BMP280_REG_STATUS, &status, 1)
 8000d46:	f107 020c 	add.w	r2, r7, #12
 8000d4a:	2301      	movs	r3, #1
 8000d4c:	21f3      	movs	r1, #243	@ 0xf3
 8000d4e:	6878      	ldr	r0, [r7, #4]
 8000d50:	f7ff fe97 	bl	8000a82 <read_data>
 8000d54:	4603      	mov	r3, r0
 8000d56:	2b00      	cmp	r3, #0
 8000d58:	d1f5      	bne.n	8000d46 <bmp280_init+0x64>
				&& (status & 1) == 0)
 8000d5a:	7b3b      	ldrb	r3, [r7, #12]
 8000d5c:	f003 0301 	and.w	r3, r3, #1
 8000d60:	2b00      	cmp	r3, #0
 8000d62:	d1f0      	bne.n	8000d46 <bmp280_init+0x64>
			break;
	}

	if (!read_calibration_data(dev)) {
 8000d64:	6878      	ldr	r0, [r7, #4]
 8000d66:	f7ff feb4 	bl	8000ad2 <read_calibration_data>
 8000d6a:	4603      	mov	r3, r0
 8000d6c:	f083 0301 	eor.w	r3, r3, #1
 8000d70:	b2db      	uxtb	r3, r3
 8000d72:	2b00      	cmp	r3, #0
 8000d74:	d100      	bne.n	8000d78 <bmp280_init+0x96>
 8000d76:	e001      	b.n	8000d7c <bmp280_init+0x9a>
		return false;
 8000d78:	2300      	movs	r3, #0
 8000d7a:	e05f      	b.n	8000e3c <bmp280_init+0x15a>
	}

	if (dev->id == BME280_CHIP_ID && !read_hum_calibration_data(dev)) {
 8000d7c:	687b      	ldr	r3, [r7, #4]
 8000d7e:	f893 3032 	ldrb.w	r3, [r3, #50]	@ 0x32
 8000d82:	2b60      	cmp	r3, #96	@ 0x60
 8000d84:	d10a      	bne.n	8000d9c <bmp280_init+0xba>
 8000d86:	6878      	ldr	r0, [r7, #4]
 8000d88:	f7ff ff25 	bl	8000bd6 <read_hum_calibration_data>
 8000d8c:	4603      	mov	r3, r0
 8000d8e:	f083 0301 	eor.w	r3, r3, #1
 8000d92:	b2db      	uxtb	r3, r3
 8000d94:	2b00      	cmp	r3, #0
 8000d96:	d001      	beq.n	8000d9c <bmp280_init+0xba>
		return false;
 8000d98:	2300      	movs	r3, #0
 8000d9a:	e04f      	b.n	8000e3c <bmp280_init+0x15a>
	}

	uint8_t config = (params->standby << 5) | (params->filter << 2);
 8000d9c:	683b      	ldr	r3, [r7, #0]
 8000d9e:	795b      	ldrb	r3, [r3, #5]
 8000da0:	b25b      	sxtb	r3, r3
 8000da2:	015b      	lsls	r3, r3, #5
 8000da4:	b25a      	sxtb	r2, r3
 8000da6:	683b      	ldr	r3, [r7, #0]
 8000da8:	785b      	ldrb	r3, [r3, #1]
 8000daa:	b25b      	sxtb	r3, r3
 8000dac:	009b      	lsls	r3, r3, #2
 8000dae:	b25b      	sxtb	r3, r3
 8000db0:	4313      	orrs	r3, r2
 8000db2:	b25b      	sxtb	r3, r3
 8000db4:	73fb      	strb	r3, [r7, #15]
	if (write_register8(dev, BMP280_REG_CONFIG, config)) {
 8000db6:	7bfb      	ldrb	r3, [r7, #15]
 8000db8:	461a      	mov	r2, r3
 8000dba:	21f5      	movs	r1, #245	@ 0xf5
 8000dbc:	6878      	ldr	r0, [r7, #4]
 8000dbe:	f7ff ff6b 	bl	8000c98 <write_register8>
 8000dc2:	4603      	mov	r3, r0
 8000dc4:	2b00      	cmp	r3, #0
 8000dc6:	d001      	beq.n	8000dcc <bmp280_init+0xea>
		return false;
 8000dc8:	2300      	movs	r3, #0
 8000dca:	e037      	b.n	8000e3c <bmp280_init+0x15a>
	}

	if (params->mode == BMP280_MODE_FORCED) {
 8000dcc:	683b      	ldr	r3, [r7, #0]
 8000dce:	781b      	ldrb	r3, [r3, #0]
 8000dd0:	2b01      	cmp	r3, #1
 8000dd2:	d102      	bne.n	8000dda <bmp280_init+0xf8>
		params->mode = BMP280_MODE_SLEEP;  // initial mode for forced is sleep
 8000dd4:	683b      	ldr	r3, [r7, #0]
 8000dd6:	2200      	movs	r2, #0
 8000dd8:	701a      	strb	r2, [r3, #0]
	}

	uint8_t ctrl = (params->oversampling_temperature << 5)
 8000dda:	683b      	ldr	r3, [r7, #0]
 8000ddc:	78db      	ldrb	r3, [r3, #3]
			| (params->oversampling_pressure << 2) | (params->mode);
 8000dde:	b25b      	sxtb	r3, r3
 8000de0:	015b      	lsls	r3, r3, #5
 8000de2:	b25a      	sxtb	r2, r3
 8000de4:	683b      	ldr	r3, [r7, #0]
 8000de6:	789b      	ldrb	r3, [r3, #2]
 8000de8:	b25b      	sxtb	r3, r3
 8000dea:	009b      	lsls	r3, r3, #2
 8000dec:	b25b      	sxtb	r3, r3
 8000dee:	4313      	orrs	r3, r2
 8000df0:	b25a      	sxtb	r2, r3
 8000df2:	683b      	ldr	r3, [r7, #0]
 8000df4:	781b      	ldrb	r3, [r3, #0]
 8000df6:	b25b      	sxtb	r3, r3
 8000df8:	4313      	orrs	r3, r2
 8000dfa:	b25b      	sxtb	r3, r3
	uint8_t ctrl = (params->oversampling_temperature << 5)
 8000dfc:	73bb      	strb	r3, [r7, #14]

	if (dev->id == BME280_CHIP_ID) {
 8000dfe:	687b      	ldr	r3, [r7, #4]
 8000e00:	f893 3032 	ldrb.w	r3, [r3, #50]	@ 0x32
 8000e04:	2b60      	cmp	r3, #96	@ 0x60
 8000e06:	d10d      	bne.n	8000e24 <bmp280_init+0x142>
		// Write crtl hum reg first, only active after write to BMP280_REG_CTRL.
		uint8_t ctrl_hum = params->oversampling_humidity;
 8000e08:	683b      	ldr	r3, [r7, #0]
 8000e0a:	791b      	ldrb	r3, [r3, #4]
 8000e0c:	737b      	strb	r3, [r7, #13]
		if (write_register8(dev, BMP280_REG_CTRL_HUM, ctrl_hum)) {
 8000e0e:	7b7b      	ldrb	r3, [r7, #13]
 8000e10:	461a      	mov	r2, r3
 8000e12:	21f2      	movs	r1, #242	@ 0xf2
 8000e14:	6878      	ldr	r0, [r7, #4]
 8000e16:	f7ff ff3f 	bl	8000c98 <write_register8>
 8000e1a:	4603      	mov	r3, r0
 8000e1c:	2b00      	cmp	r3, #0
 8000e1e:	d001      	beq.n	8000e24 <bmp280_init+0x142>
			return false;
 8000e20:	2300      	movs	r3, #0
 8000e22:	e00b      	b.n	8000e3c <bmp280_init+0x15a>
		}
	}

	if (write_register8(dev, BMP280_REG_CTRL, ctrl)) {
 8000e24:	7bbb      	ldrb	r3, [r7, #14]
 8000e26:	461a      	mov	r2, r3
 8000e28:	21f4      	movs	r1, #244	@ 0xf4
 8000e2a:	6878      	ldr	r0, [r7, #4]
 8000e2c:	f7ff ff34 	bl	8000c98 <write_register8>
 8000e30:	4603      	mov	r3, r0
 8000e32:	2b00      	cmp	r3, #0
 8000e34:	d001      	beq.n	8000e3a <bmp280_init+0x158>
		return false;
 8000e36:	2300      	movs	r3, #0
 8000e38:	e000      	b.n	8000e3c <bmp280_init+0x15a>
	}

	return true;
 8000e3a:	2301      	movs	r3, #1
}
 8000e3c:	4618      	mov	r0, r3
 8000e3e:	3710      	adds	r7, #16
 8000e40:	46bd      	mov	sp, r7
 8000e42:	bd80      	pop	{r7, pc}

08000e44 <compensate_temperature>:
 * Compensation algorithm is taken from BMP280 datasheet.
 *
 * Return value is in degrees Celsius.
 */
static inline int32_t compensate_temperature(BMP280_HandleTypedef *dev, int32_t adc_temp,
		int32_t *fine_temp) {
 8000e44:	b480      	push	{r7}
 8000e46:	b087      	sub	sp, #28
 8000e48:	af00      	add	r7, sp, #0
 8000e4a:	60f8      	str	r0, [r7, #12]
 8000e4c:	60b9      	str	r1, [r7, #8]
 8000e4e:	607a      	str	r2, [r7, #4]
	int32_t var1, var2;

	var1 = ((((adc_temp >> 3) - ((int32_t) dev->dig_T1 << 1)))
 8000e50:	68bb      	ldr	r3, [r7, #8]
 8000e52:	10da      	asrs	r2, r3, #3
 8000e54:	68fb      	ldr	r3, [r7, #12]
 8000e56:	881b      	ldrh	r3, [r3, #0]
 8000e58:	005b      	lsls	r3, r3, #1
 8000e5a:	1ad3      	subs	r3, r2, r3
			* (int32_t) dev->dig_T2) >> 11;
 8000e5c:	68fa      	ldr	r2, [r7, #12]
 8000e5e:	f9b2 2002 	ldrsh.w	r2, [r2, #2]
 8000e62:	fb02 f303 	mul.w	r3, r2, r3
	var1 = ((((adc_temp >> 3) - ((int32_t) dev->dig_T1 << 1)))
 8000e66:	12db      	asrs	r3, r3, #11
 8000e68:	617b      	str	r3, [r7, #20]
	var2 = (((((adc_temp >> 4) - (int32_t) dev->dig_T1)
 8000e6a:	68bb      	ldr	r3, [r7, #8]
 8000e6c:	111b      	asrs	r3, r3, #4
 8000e6e:	68fa      	ldr	r2, [r7, #12]
 8000e70:	8812      	ldrh	r2, [r2, #0]
 8000e72:	1a9b      	subs	r3, r3, r2
			* ((adc_temp >> 4) - (int32_t) dev->dig_T1)) >> 12)
 8000e74:	68ba      	ldr	r2, [r7, #8]
 8000e76:	1112      	asrs	r2, r2, #4
 8000e78:	68f9      	ldr	r1, [r7, #12]
 8000e7a:	8809      	ldrh	r1, [r1, #0]
 8000e7c:	1a52      	subs	r2, r2, r1
 8000e7e:	fb02 f303 	mul.w	r3, r2, r3
 8000e82:	131b      	asrs	r3, r3, #12
			* (int32_t) dev->dig_T3) >> 14;
 8000e84:	68fa      	ldr	r2, [r7, #12]
 8000e86:	f9b2 2004 	ldrsh.w	r2, [r2, #4]
 8000e8a:	fb02 f303 	mul.w	r3, r2, r3
	var2 = (((((adc_temp >> 4) - (int32_t) dev->dig_T1)
 8000e8e:	139b      	asrs	r3, r3, #14
 8000e90:	613b      	str	r3, [r7, #16]

	*fine_temp = var1 + var2;
 8000e92:	697a      	ldr	r2, [r7, #20]
 8000e94:	693b      	ldr	r3, [r7, #16]
 8000e96:	441a      	add	r2, r3
 8000e98:	687b      	ldr	r3, [r7, #4]
 8000e9a:	601a      	str	r2, [r3, #0]
	return (*fine_temp * 5 + 128) >> 8;
 8000e9c:	687b      	ldr	r3, [r7, #4]
 8000e9e:	681a      	ldr	r2, [r3, #0]
 8000ea0:	4613      	mov	r3, r2
 8000ea2:	009b      	lsls	r3, r3, #2
 8000ea4:	4413      	add	r3, r2
 8000ea6:	3380      	adds	r3, #128	@ 0x80
 8000ea8:	121b      	asrs	r3, r3, #8
}
 8000eaa:	4618      	mov	r0, r3
 8000eac:	371c      	adds	r7, #28
 8000eae:	46bd      	mov	sp, r7
 8000eb0:	bc80      	pop	{r7}
 8000eb2:	4770      	bx	lr

08000eb4 <compensate_pressure>:
 * Compensation algorithm is taken from BMP280 datasheet.
 *
 * Return value is in Pa, 24 integer bits and 8 fractional bits.
 */
static inline uint32_t compensate_pressure(BMP280_HandleTypedef *dev, int32_t adc_press,
		int32_t fine_temp) {
 8000eb4:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8000eb8:	b0cc      	sub	sp, #304	@ 0x130
 8000eba:	af00      	add	r7, sp, #0
 8000ebc:	f8c7 0114 	str.w	r0, [r7, #276]	@ 0x114
 8000ec0:	f8c7 1110 	str.w	r1, [r7, #272]	@ 0x110
 8000ec4:	f8c7 210c 	str.w	r2, [r7, #268]	@ 0x10c
	int64_t var1, var2, p;

	var1 = (int64_t) fine_temp - 128000;
 8000ec8:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8000ecc:	17da      	asrs	r2, r3, #31
 8000ece:	461c      	mov	r4, r3
 8000ed0:	4615      	mov	r5, r2
 8000ed2:	f5b4 3afa 	subs.w	sl, r4, #128000	@ 0x1f400
 8000ed6:	f145 3bff 	adc.w	fp, r5, #4294967295
 8000eda:	e9c7 ab4a 	strd	sl, fp, [r7, #296]	@ 0x128
	var2 = var1 * var1 * (int64_t) dev->dig_P6;
 8000ede:	f8d7 212c 	ldr.w	r2, [r7, #300]	@ 0x12c
 8000ee2:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 8000ee6:	fb03 f102 	mul.w	r1, r3, r2
 8000eea:	f8d7 212c 	ldr.w	r2, [r7, #300]	@ 0x12c
 8000eee:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 8000ef2:	fb02 f303 	mul.w	r3, r2, r3
 8000ef6:	18ca      	adds	r2, r1, r3
 8000ef8:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 8000efc:	fba3 8903 	umull	r8, r9, r3, r3
 8000f00:	eb02 0309 	add.w	r3, r2, r9
 8000f04:	4699      	mov	r9, r3
 8000f06:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8000f0a:	f9b3 3010 	ldrsh.w	r3, [r3, #16]
 8000f0e:	b21b      	sxth	r3, r3
 8000f10:	17da      	asrs	r2, r3, #31
 8000f12:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8000f16:	f8c7 20bc 	str.w	r2, [r7, #188]	@ 0xbc
 8000f1a:	e9d7 012e 	ldrd	r0, r1, [r7, #184]	@ 0xb8
 8000f1e:	4603      	mov	r3, r0
 8000f20:	fb03 f209 	mul.w	r2, r3, r9
 8000f24:	460b      	mov	r3, r1
 8000f26:	fb08 f303 	mul.w	r3, r8, r3
 8000f2a:	4413      	add	r3, r2
 8000f2c:	4602      	mov	r2, r0
 8000f2e:	fba8 2102 	umull	r2, r1, r8, r2
 8000f32:	f8c7 10c4 	str.w	r1, [r7, #196]	@ 0xc4
 8000f36:	f8c7 20c0 	str.w	r2, [r7, #192]	@ 0xc0
 8000f3a:	f8d7 20c4 	ldr.w	r2, [r7, #196]	@ 0xc4
 8000f3e:	4413      	add	r3, r2
 8000f40:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 8000f44:	e9d7 3430 	ldrd	r3, r4, [r7, #192]	@ 0xc0
 8000f48:	e9c7 3448 	strd	r3, r4, [r7, #288]	@ 0x120
 8000f4c:	e9c7 3448 	strd	r3, r4, [r7, #288]	@ 0x120
	var2 = var2 + ((var1 * (int64_t) dev->dig_P5) << 17);
 8000f50:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8000f54:	f9b3 300e 	ldrsh.w	r3, [r3, #14]
 8000f58:	b21b      	sxth	r3, r3
 8000f5a:	17da      	asrs	r2, r3, #31
 8000f5c:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8000f60:	f8c7 20b4 	str.w	r2, [r7, #180]	@ 0xb4
 8000f64:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 8000f68:	e9d7 452c 	ldrd	r4, r5, [r7, #176]	@ 0xb0
 8000f6c:	462a      	mov	r2, r5
 8000f6e:	fb02 f203 	mul.w	r2, r2, r3
 8000f72:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 8000f76:	4621      	mov	r1, r4
 8000f78:	fb01 f303 	mul.w	r3, r1, r3
 8000f7c:	441a      	add	r2, r3
 8000f7e:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 8000f82:	4621      	mov	r1, r4
 8000f84:	fba3 3101 	umull	r3, r1, r3, r1
 8000f88:	f8c7 1104 	str.w	r1, [r7, #260]	@ 0x104
 8000f8c:	f8c7 3100 	str.w	r3, [r7, #256]	@ 0x100
 8000f90:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8000f94:	18d3      	adds	r3, r2, r3
 8000f96:	f8c7 3104 	str.w	r3, [r7, #260]	@ 0x104
 8000f9a:	f04f 0000 	mov.w	r0, #0
 8000f9e:	f04f 0100 	mov.w	r1, #0
 8000fa2:	e9d7 4540 	ldrd	r4, r5, [r7, #256]	@ 0x100
 8000fa6:	462b      	mov	r3, r5
 8000fa8:	0459      	lsls	r1, r3, #17
 8000faa:	4622      	mov	r2, r4
 8000fac:	ea41 31d2 	orr.w	r1, r1, r2, lsr #15
 8000fb0:	4623      	mov	r3, r4
 8000fb2:	0458      	lsls	r0, r3, #17
 8000fb4:	e9d7 2348 	ldrd	r2, r3, [r7, #288]	@ 0x120
 8000fb8:	1814      	adds	r4, r2, r0
 8000fba:	643c      	str	r4, [r7, #64]	@ 0x40
 8000fbc:	414b      	adcs	r3, r1
 8000fbe:	647b      	str	r3, [r7, #68]	@ 0x44
 8000fc0:	e9d7 3410 	ldrd	r3, r4, [r7, #64]	@ 0x40
 8000fc4:	e9c7 3448 	strd	r3, r4, [r7, #288]	@ 0x120
	var2 = var2 + (((int64_t) dev->dig_P4) << 35);
 8000fc8:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8000fcc:	f9b3 300c 	ldrsh.w	r3, [r3, #12]
 8000fd0:	b21b      	sxth	r3, r3
 8000fd2:	17da      	asrs	r2, r3, #31
 8000fd4:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 8000fd8:	f8c7 20ac 	str.w	r2, [r7, #172]	@ 0xac
 8000fdc:	f04f 0000 	mov.w	r0, #0
 8000fe0:	f04f 0100 	mov.w	r1, #0
 8000fe4:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 8000fe8:	00d9      	lsls	r1, r3, #3
 8000fea:	2000      	movs	r0, #0
 8000fec:	e9d7 2348 	ldrd	r2, r3, [r7, #288]	@ 0x120
 8000ff0:	1814      	adds	r4, r2, r0
 8000ff2:	63bc      	str	r4, [r7, #56]	@ 0x38
 8000ff4:	414b      	adcs	r3, r1
 8000ff6:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8000ff8:	e9d7 340e 	ldrd	r3, r4, [r7, #56]	@ 0x38
 8000ffc:	e9c7 3448 	strd	r3, r4, [r7, #288]	@ 0x120
	var1 = ((var1 * var1 * (int64_t) dev->dig_P3) >> 8)
 8001000:	f8d7 212c 	ldr.w	r2, [r7, #300]	@ 0x12c
 8001004:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 8001008:	fb03 f102 	mul.w	r1, r3, r2
 800100c:	f8d7 212c 	ldr.w	r2, [r7, #300]	@ 0x12c
 8001010:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 8001014:	fb02 f303 	mul.w	r3, r2, r3
 8001018:	18ca      	adds	r2, r1, r3
 800101a:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 800101e:	fba3 3103 	umull	r3, r1, r3, r3
 8001022:	f8c7 10fc 	str.w	r1, [r7, #252]	@ 0xfc
 8001026:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
 800102a:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 800102e:	18d3      	adds	r3, r2, r3
 8001030:	f8c7 30fc 	str.w	r3, [r7, #252]	@ 0xfc
 8001034:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8001038:	f9b3 300a 	ldrsh.w	r3, [r3, #10]
 800103c:	b21b      	sxth	r3, r3
 800103e:	17da      	asrs	r2, r3, #31
 8001040:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 8001044:	f8c7 20a4 	str.w	r2, [r7, #164]	@ 0xa4
 8001048:	e9d7 343e 	ldrd	r3, r4, [r7, #248]	@ 0xf8
 800104c:	4622      	mov	r2, r4
 800104e:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	@ 0xa0
 8001052:	4641      	mov	r1, r8
 8001054:	fb01 f202 	mul.w	r2, r1, r2
 8001058:	464d      	mov	r5, r9
 800105a:	4618      	mov	r0, r3
 800105c:	4621      	mov	r1, r4
 800105e:	4603      	mov	r3, r0
 8001060:	fb03 f305 	mul.w	r3, r3, r5
 8001064:	4413      	add	r3, r2
 8001066:	4602      	mov	r2, r0
 8001068:	4641      	mov	r1, r8
 800106a:	fba2 2101 	umull	r2, r1, r2, r1
 800106e:	f8c7 10f4 	str.w	r1, [r7, #244]	@ 0xf4
 8001072:	f8c7 20f0 	str.w	r2, [r7, #240]	@ 0xf0
 8001076:	f8d7 20f4 	ldr.w	r2, [r7, #244]	@ 0xf4
 800107a:	4413      	add	r3, r2
 800107c:	f8c7 30f4 	str.w	r3, [r7, #244]	@ 0xf4
 8001080:	f04f 0000 	mov.w	r0, #0
 8001084:	f04f 0100 	mov.w	r1, #0
 8001088:	e9d7 453c 	ldrd	r4, r5, [r7, #240]	@ 0xf0
 800108c:	4623      	mov	r3, r4
 800108e:	0a18      	lsrs	r0, r3, #8
 8001090:	462a      	mov	r2, r5
 8001092:	ea40 6002 	orr.w	r0, r0, r2, lsl #24
 8001096:	462b      	mov	r3, r5
 8001098:	1219      	asrs	r1, r3, #8
			+ ((var1 * (int64_t) dev->dig_P2) << 12);
 800109a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800109e:	f9b3 3008 	ldrsh.w	r3, [r3, #8]
 80010a2:	b21b      	sxth	r3, r3
 80010a4:	17da      	asrs	r2, r3, #31
 80010a6:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 80010aa:	f8c7 209c 	str.w	r2, [r7, #156]	@ 0x9c
 80010ae:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 80010b2:	e9d7 8926 	ldrd	r8, r9, [r7, #152]	@ 0x98
 80010b6:	464a      	mov	r2, r9
 80010b8:	fb02 f203 	mul.w	r2, r2, r3
 80010bc:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 80010c0:	4644      	mov	r4, r8
 80010c2:	fb04 f303 	mul.w	r3, r4, r3
 80010c6:	441a      	add	r2, r3
 80010c8:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 80010cc:	4644      	mov	r4, r8
 80010ce:	fba3 3404 	umull	r3, r4, r3, r4
 80010d2:	f8c7 40ec 	str.w	r4, [r7, #236]	@ 0xec
 80010d6:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
 80010da:	f8d7 30ec 	ldr.w	r3, [r7, #236]	@ 0xec
 80010de:	18d3      	adds	r3, r2, r3
 80010e0:	f8c7 30ec 	str.w	r3, [r7, #236]	@ 0xec
 80010e4:	f04f 0200 	mov.w	r2, #0
 80010e8:	f04f 0300 	mov.w	r3, #0
 80010ec:	e9d7 893a 	ldrd	r8, r9, [r7, #232]	@ 0xe8
 80010f0:	464c      	mov	r4, r9
 80010f2:	0323      	lsls	r3, r4, #12
 80010f4:	46c4      	mov	ip, r8
 80010f6:	ea43 531c 	orr.w	r3, r3, ip, lsr #20
 80010fa:	4644      	mov	r4, r8
 80010fc:	0322      	lsls	r2, r4, #12
	var1 = ((var1 * var1 * (int64_t) dev->dig_P3) >> 8)
 80010fe:	1884      	adds	r4, r0, r2
 8001100:	633c      	str	r4, [r7, #48]	@ 0x30
 8001102:	eb41 0303 	adc.w	r3, r1, r3
 8001106:	637b      	str	r3, [r7, #52]	@ 0x34
 8001108:	e9d7 340c 	ldrd	r3, r4, [r7, #48]	@ 0x30
 800110c:	e9c7 344a 	strd	r3, r4, [r7, #296]	@ 0x128
	var1 = (((int64_t) 1 << 47) + var1) * ((int64_t) dev->dig_P1) >> 33;
 8001110:	e9d7 234a 	ldrd	r2, r3, [r7, #296]	@ 0x128
 8001114:	f503 4100 	add.w	r1, r3, #32768	@ 0x8000
 8001118:	f8c7 1094 	str.w	r1, [r7, #148]	@ 0x94
 800111c:	f8c7 2090 	str.w	r2, [r7, #144]	@ 0x90
 8001120:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8001124:	88db      	ldrh	r3, [r3, #6]
 8001126:	b29b      	uxth	r3, r3
 8001128:	2200      	movs	r2, #0
 800112a:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 800112e:	f8c7 208c 	str.w	r2, [r7, #140]	@ 0x8c
 8001132:	e9d7 3424 	ldrd	r3, r4, [r7, #144]	@ 0x90
 8001136:	4622      	mov	r2, r4
 8001138:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	@ 0x88
 800113c:	4641      	mov	r1, r8
 800113e:	fb01 f202 	mul.w	r2, r1, r2
 8001142:	464d      	mov	r5, r9
 8001144:	4618      	mov	r0, r3
 8001146:	4621      	mov	r1, r4
 8001148:	4603      	mov	r3, r0
 800114a:	fb03 f305 	mul.w	r3, r3, r5
 800114e:	4413      	add	r3, r2
 8001150:	4602      	mov	r2, r0
 8001152:	4641      	mov	r1, r8
 8001154:	fba2 2101 	umull	r2, r1, r2, r1
 8001158:	f8c7 10e4 	str.w	r1, [r7, #228]	@ 0xe4
 800115c:	f8c7 20e0 	str.w	r2, [r7, #224]	@ 0xe0
 8001160:	f8d7 20e4 	ldr.w	r2, [r7, #228]	@ 0xe4
 8001164:	4413      	add	r3, r2
 8001166:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 800116a:	f04f 0200 	mov.w	r2, #0
 800116e:	f04f 0300 	mov.w	r3, #0
 8001172:	e9d7 4538 	ldrd	r4, r5, [r7, #224]	@ 0xe0
 8001176:	4629      	mov	r1, r5
 8001178:	104a      	asrs	r2, r1, #1
 800117a:	4629      	mov	r1, r5
 800117c:	17cb      	asrs	r3, r1, #31
 800117e:	e9c7 234a 	strd	r2, r3, [r7, #296]	@ 0x128

	if (var1 == 0) {
 8001182:	e9d7 234a 	ldrd	r2, r3, [r7, #296]	@ 0x128
 8001186:	4313      	orrs	r3, r2
 8001188:	d101      	bne.n	800118e <compensate_pressure+0x2da>
		return 0;  // avoid exception caused by division by zero
 800118a:	2300      	movs	r3, #0
 800118c:	e146      	b.n	800141c <compensate_pressure+0x568>
	}

	p = 1048576 - adc_press;
 800118e:	f8d7 3110 	ldr.w	r3, [r7, #272]	@ 0x110
 8001192:	f5c3 1380 	rsb	r3, r3, #1048576	@ 0x100000
 8001196:	17da      	asrs	r2, r3, #31
 8001198:	62bb      	str	r3, [r7, #40]	@ 0x28
 800119a:	62fa      	str	r2, [r7, #44]	@ 0x2c
 800119c:	e9d7 340a 	ldrd	r3, r4, [r7, #40]	@ 0x28
 80011a0:	e9c7 3446 	strd	r3, r4, [r7, #280]	@ 0x118
	p = (((p << 31) - var2) * 3125) / var1;
 80011a4:	f8d7 3118 	ldr.w	r3, [r7, #280]	@ 0x118
 80011a8:	105b      	asrs	r3, r3, #1
 80011aa:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 80011ae:	f8d7 3118 	ldr.w	r3, [r7, #280]	@ 0x118
 80011b2:	07db      	lsls	r3, r3, #31
 80011b4:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 80011b8:	e9d7 2348 	ldrd	r2, r3, [r7, #288]	@ 0x120
 80011bc:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	@ 0x80
 80011c0:	4604      	mov	r4, r0
 80011c2:	1aa4      	subs	r4, r4, r2
 80011c4:	67bc      	str	r4, [r7, #120]	@ 0x78
 80011c6:	eb61 0303 	sbc.w	r3, r1, r3
 80011ca:	67fb      	str	r3, [r7, #124]	@ 0x7c
 80011cc:	e9d7 451e 	ldrd	r4, r5, [r7, #120]	@ 0x78
 80011d0:	4622      	mov	r2, r4
 80011d2:	462b      	mov	r3, r5
 80011d4:	1891      	adds	r1, r2, r2
 80011d6:	6239      	str	r1, [r7, #32]
 80011d8:	415b      	adcs	r3, r3
 80011da:	627b      	str	r3, [r7, #36]	@ 0x24
 80011dc:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 80011e0:	4621      	mov	r1, r4
 80011e2:	1851      	adds	r1, r2, r1
 80011e4:	61b9      	str	r1, [r7, #24]
 80011e6:	4629      	mov	r1, r5
 80011e8:	414b      	adcs	r3, r1
 80011ea:	61fb      	str	r3, [r7, #28]
 80011ec:	f04f 0200 	mov.w	r2, #0
 80011f0:	f04f 0300 	mov.w	r3, #0
 80011f4:	e9d7 8906 	ldrd	r8, r9, [r7, #24]
 80011f8:	4649      	mov	r1, r9
 80011fa:	018b      	lsls	r3, r1, #6
 80011fc:	4641      	mov	r1, r8
 80011fe:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8001202:	4641      	mov	r1, r8
 8001204:	018a      	lsls	r2, r1, #6
 8001206:	4641      	mov	r1, r8
 8001208:	1889      	adds	r1, r1, r2
 800120a:	6139      	str	r1, [r7, #16]
 800120c:	4649      	mov	r1, r9
 800120e:	eb43 0101 	adc.w	r1, r3, r1
 8001212:	6179      	str	r1, [r7, #20]
 8001214:	f04f 0200 	mov.w	r2, #0
 8001218:	f04f 0300 	mov.w	r3, #0
 800121c:	e9d7 8904 	ldrd	r8, r9, [r7, #16]
 8001220:	4649      	mov	r1, r9
 8001222:	008b      	lsls	r3, r1, #2
 8001224:	46c4      	mov	ip, r8
 8001226:	ea43 739c 	orr.w	r3, r3, ip, lsr #30
 800122a:	4641      	mov	r1, r8
 800122c:	008a      	lsls	r2, r1, #2
 800122e:	4610      	mov	r0, r2
 8001230:	4619      	mov	r1, r3
 8001232:	4603      	mov	r3, r0
 8001234:	4622      	mov	r2, r4
 8001236:	189b      	adds	r3, r3, r2
 8001238:	60bb      	str	r3, [r7, #8]
 800123a:	460b      	mov	r3, r1
 800123c:	462a      	mov	r2, r5
 800123e:	eb42 0303 	adc.w	r3, r2, r3
 8001242:	60fb      	str	r3, [r7, #12]
 8001244:	f04f 0200 	mov.w	r2, #0
 8001248:	f04f 0300 	mov.w	r3, #0
 800124c:	e9d7 8902 	ldrd	r8, r9, [r7, #8]
 8001250:	4649      	mov	r1, r9
 8001252:	008b      	lsls	r3, r1, #2
 8001254:	46c4      	mov	ip, r8
 8001256:	ea43 739c 	orr.w	r3, r3, ip, lsr #30
 800125a:	4641      	mov	r1, r8
 800125c:	008a      	lsls	r2, r1, #2
 800125e:	4610      	mov	r0, r2
 8001260:	4619      	mov	r1, r3
 8001262:	4603      	mov	r3, r0
 8001264:	4622      	mov	r2, r4
 8001266:	189b      	adds	r3, r3, r2
 8001268:	673b      	str	r3, [r7, #112]	@ 0x70
 800126a:	462b      	mov	r3, r5
 800126c:	460a      	mov	r2, r1
 800126e:	eb42 0303 	adc.w	r3, r2, r3
 8001272:	677b      	str	r3, [r7, #116]	@ 0x74
 8001274:	e9d7 234a 	ldrd	r2, r3, [r7, #296]	@ 0x128
 8001278:	e9d7 011c 	ldrd	r0, r1, [r7, #112]	@ 0x70
 800127c:	f7ff f9e4 	bl	8000648 <__aeabi_ldivmod>
 8001280:	4602      	mov	r2, r0
 8001282:	460b      	mov	r3, r1
 8001284:	e9c7 2346 	strd	r2, r3, [r7, #280]	@ 0x118
	var1 = ((int64_t) dev->dig_P9 * (p >> 13) * (p >> 13)) >> 25;
 8001288:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800128c:	f9b3 3016 	ldrsh.w	r3, [r3, #22]
 8001290:	b21b      	sxth	r3, r3
 8001292:	17da      	asrs	r2, r3, #31
 8001294:	66bb      	str	r3, [r7, #104]	@ 0x68
 8001296:	66fa      	str	r2, [r7, #108]	@ 0x6c
 8001298:	e9d7 2346 	ldrd	r2, r3, [r7, #280]	@ 0x118
 800129c:	f04f 0000 	mov.w	r0, #0
 80012a0:	f04f 0100 	mov.w	r1, #0
 80012a4:	0b50      	lsrs	r0, r2, #13
 80012a6:	ea40 40c3 	orr.w	r0, r0, r3, lsl #19
 80012aa:	1359      	asrs	r1, r3, #13
 80012ac:	e9d7 451a 	ldrd	r4, r5, [r7, #104]	@ 0x68
 80012b0:	462b      	mov	r3, r5
 80012b2:	fb00 f203 	mul.w	r2, r0, r3
 80012b6:	4623      	mov	r3, r4
 80012b8:	fb03 f301 	mul.w	r3, r3, r1
 80012bc:	4413      	add	r3, r2
 80012be:	4622      	mov	r2, r4
 80012c0:	fba2 2100 	umull	r2, r1, r2, r0
 80012c4:	f8c7 10dc 	str.w	r1, [r7, #220]	@ 0xdc
 80012c8:	f8c7 20d8 	str.w	r2, [r7, #216]	@ 0xd8
 80012cc:	f8d7 20dc 	ldr.w	r2, [r7, #220]	@ 0xdc
 80012d0:	4413      	add	r3, r2
 80012d2:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
 80012d6:	e9d7 2346 	ldrd	r2, r3, [r7, #280]	@ 0x118
 80012da:	f04f 0000 	mov.w	r0, #0
 80012de:	f04f 0100 	mov.w	r1, #0
 80012e2:	0b50      	lsrs	r0, r2, #13
 80012e4:	ea40 40c3 	orr.w	r0, r0, r3, lsl #19
 80012e8:	1359      	asrs	r1, r3, #13
 80012ea:	e9d7 4536 	ldrd	r4, r5, [r7, #216]	@ 0xd8
 80012ee:	462b      	mov	r3, r5
 80012f0:	fb00 f203 	mul.w	r2, r0, r3
 80012f4:	4623      	mov	r3, r4
 80012f6:	fb03 f301 	mul.w	r3, r3, r1
 80012fa:	4413      	add	r3, r2
 80012fc:	4622      	mov	r2, r4
 80012fe:	fba2 2100 	umull	r2, r1, r2, r0
 8001302:	f8c7 10d4 	str.w	r1, [r7, #212]	@ 0xd4
 8001306:	f8c7 20d0 	str.w	r2, [r7, #208]	@ 0xd0
 800130a:	f8d7 20d4 	ldr.w	r2, [r7, #212]	@ 0xd4
 800130e:	4413      	add	r3, r2
 8001310:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
 8001314:	f04f 0200 	mov.w	r2, #0
 8001318:	f04f 0300 	mov.w	r3, #0
 800131c:	e9d7 4534 	ldrd	r4, r5, [r7, #208]	@ 0xd0
 8001320:	4621      	mov	r1, r4
 8001322:	0e4a      	lsrs	r2, r1, #25
 8001324:	4620      	mov	r0, r4
 8001326:	4629      	mov	r1, r5
 8001328:	460c      	mov	r4, r1
 800132a:	ea42 12c4 	orr.w	r2, r2, r4, lsl #7
 800132e:	164b      	asrs	r3, r1, #25
 8001330:	e9c7 234a 	strd	r2, r3, [r7, #296]	@ 0x128
	var2 = ((int64_t) dev->dig_P8 * p) >> 19;
 8001334:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8001338:	f9b3 3014 	ldrsh.w	r3, [r3, #20]
 800133c:	b21b      	sxth	r3, r3
 800133e:	17da      	asrs	r2, r3, #31
 8001340:	663b      	str	r3, [r7, #96]	@ 0x60
 8001342:	667a      	str	r2, [r7, #100]	@ 0x64
 8001344:	f8d7 3118 	ldr.w	r3, [r7, #280]	@ 0x118
 8001348:	e9d7 4518 	ldrd	r4, r5, [r7, #96]	@ 0x60
 800134c:	462a      	mov	r2, r5
 800134e:	fb02 f203 	mul.w	r2, r2, r3
 8001352:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 8001356:	4621      	mov	r1, r4
 8001358:	fb01 f303 	mul.w	r3, r1, r3
 800135c:	4413      	add	r3, r2
 800135e:	f8d7 2118 	ldr.w	r2, [r7, #280]	@ 0x118
 8001362:	4621      	mov	r1, r4
 8001364:	fba2 2101 	umull	r2, r1, r2, r1
 8001368:	f8c7 10cc 	str.w	r1, [r7, #204]	@ 0xcc
 800136c:	f8c7 20c8 	str.w	r2, [r7, #200]	@ 0xc8
 8001370:	f8d7 20cc 	ldr.w	r2, [r7, #204]	@ 0xcc
 8001374:	4413      	add	r3, r2
 8001376:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
 800137a:	f04f 0200 	mov.w	r2, #0
 800137e:	f04f 0300 	mov.w	r3, #0
 8001382:	e9d7 4532 	ldrd	r4, r5, [r7, #200]	@ 0xc8
 8001386:	4621      	mov	r1, r4
 8001388:	0cca      	lsrs	r2, r1, #19
 800138a:	4620      	mov	r0, r4
 800138c:	4629      	mov	r1, r5
 800138e:	460c      	mov	r4, r1
 8001390:	ea42 3244 	orr.w	r2, r2, r4, lsl #13
 8001394:	14cb      	asrs	r3, r1, #19
 8001396:	e9c7 2348 	strd	r2, r3, [r7, #288]	@ 0x120

	p = ((p + var1 + var2) >> 8) + ((int64_t) dev->dig_P7 << 4);
 800139a:	e9d7 0146 	ldrd	r0, r1, [r7, #280]	@ 0x118
 800139e:	e9d7 234a 	ldrd	r2, r3, [r7, #296]	@ 0x128
 80013a2:	1884      	adds	r4, r0, r2
 80013a4:	65bc      	str	r4, [r7, #88]	@ 0x58
 80013a6:	eb41 0303 	adc.w	r3, r1, r3
 80013aa:	65fb      	str	r3, [r7, #92]	@ 0x5c
 80013ac:	e9d7 2348 	ldrd	r2, r3, [r7, #288]	@ 0x120
 80013b0:	e9d7 4516 	ldrd	r4, r5, [r7, #88]	@ 0x58
 80013b4:	4621      	mov	r1, r4
 80013b6:	1889      	adds	r1, r1, r2
 80013b8:	6539      	str	r1, [r7, #80]	@ 0x50
 80013ba:	4629      	mov	r1, r5
 80013bc:	eb43 0101 	adc.w	r1, r3, r1
 80013c0:	6579      	str	r1, [r7, #84]	@ 0x54
 80013c2:	f04f 0000 	mov.w	r0, #0
 80013c6:	f04f 0100 	mov.w	r1, #0
 80013ca:	e9d7 4514 	ldrd	r4, r5, [r7, #80]	@ 0x50
 80013ce:	4623      	mov	r3, r4
 80013d0:	0a18      	lsrs	r0, r3, #8
 80013d2:	462a      	mov	r2, r5
 80013d4:	ea40 6002 	orr.w	r0, r0, r2, lsl #24
 80013d8:	462b      	mov	r3, r5
 80013da:	1219      	asrs	r1, r3, #8
 80013dc:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80013e0:	f9b3 3012 	ldrsh.w	r3, [r3, #18]
 80013e4:	b21b      	sxth	r3, r3
 80013e6:	17da      	asrs	r2, r3, #31
 80013e8:	64bb      	str	r3, [r7, #72]	@ 0x48
 80013ea:	64fa      	str	r2, [r7, #76]	@ 0x4c
 80013ec:	f04f 0200 	mov.w	r2, #0
 80013f0:	f04f 0300 	mov.w	r3, #0
 80013f4:	e9d7 8912 	ldrd	r8, r9, [r7, #72]	@ 0x48
 80013f8:	464c      	mov	r4, r9
 80013fa:	0123      	lsls	r3, r4, #4
 80013fc:	46c4      	mov	ip, r8
 80013fe:	ea43 731c 	orr.w	r3, r3, ip, lsr #28
 8001402:	4644      	mov	r4, r8
 8001404:	0122      	lsls	r2, r4, #4
 8001406:	1884      	adds	r4, r0, r2
 8001408:	603c      	str	r4, [r7, #0]
 800140a:	eb41 0303 	adc.w	r3, r1, r3
 800140e:	607b      	str	r3, [r7, #4]
 8001410:	e9d7 3400 	ldrd	r3, r4, [r7]
 8001414:	e9c7 3446 	strd	r3, r4, [r7, #280]	@ 0x118
	return p;
 8001418:	f8d7 3118 	ldr.w	r3, [r7, #280]	@ 0x118
}
 800141c:	4618      	mov	r0, r3
 800141e:	f507 7798 	add.w	r7, r7, #304	@ 0x130
 8001422:	46bd      	mov	sp, r7
 8001424:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}

08001428 <compensate_humidity>:
 * Compensation algorithm is taken from BME280 datasheet.
 *
 * Return value is in Pa, 24 integer bits and 8 fractional bits.
 */
static inline uint32_t compensate_humidity(BMP280_HandleTypedef *dev, int32_t adc_hum,
		int32_t fine_temp) {
 8001428:	b480      	push	{r7}
 800142a:	b087      	sub	sp, #28
 800142c:	af00      	add	r7, sp, #0
 800142e:	60f8      	str	r0, [r7, #12]
 8001430:	60b9      	str	r1, [r7, #8]
 8001432:	607a      	str	r2, [r7, #4]
	int32_t v_x1_u32r;

	v_x1_u32r = fine_temp - (int32_t) 76800;
 8001434:	687b      	ldr	r3, [r7, #4]
 8001436:	f5a3 3396 	sub.w	r3, r3, #76800	@ 0x12c00
 800143a:	617b      	str	r3, [r7, #20]
	v_x1_u32r = ((((adc_hum << 14) - ((int32_t) dev->dig_H4 << 20)
 800143c:	68bb      	ldr	r3, [r7, #8]
 800143e:	039a      	lsls	r2, r3, #14
 8001440:	68fb      	ldr	r3, [r7, #12]
 8001442:	f9b3 301e 	ldrsh.w	r3, [r3, #30]
 8001446:	051b      	lsls	r3, r3, #20
 8001448:	1ad2      	subs	r2, r2, r3
			- ((int32_t) dev->dig_H5 * v_x1_u32r)) + (int32_t) 16384) >> 15)
 800144a:	68fb      	ldr	r3, [r7, #12]
 800144c:	f9b3 3020 	ldrsh.w	r3, [r3, #32]
 8001450:	4619      	mov	r1, r3
 8001452:	697b      	ldr	r3, [r7, #20]
 8001454:	fb01 f303 	mul.w	r3, r1, r3
 8001458:	1ad3      	subs	r3, r2, r3
 800145a:	f503 4380 	add.w	r3, r3, #16384	@ 0x4000
 800145e:	13db      	asrs	r3, r3, #15
			* (((((((v_x1_u32r * (int32_t) dev->dig_H6) >> 10)
 8001460:	68fa      	ldr	r2, [r7, #12]
 8001462:	f992 2022 	ldrsb.w	r2, [r2, #34]	@ 0x22
 8001466:	4611      	mov	r1, r2
 8001468:	697a      	ldr	r2, [r7, #20]
 800146a:	fb01 f202 	mul.w	r2, r1, r2
 800146e:	1292      	asrs	r2, r2, #10
					* (((v_x1_u32r * (int32_t) dev->dig_H3) >> 11)
 8001470:	68f9      	ldr	r1, [r7, #12]
 8001472:	7f09      	ldrb	r1, [r1, #28]
 8001474:	4608      	mov	r0, r1
 8001476:	6979      	ldr	r1, [r7, #20]
 8001478:	fb00 f101 	mul.w	r1, r0, r1
 800147c:	12c9      	asrs	r1, r1, #11
							+ (int32_t) 32768)) >> 10) + (int32_t) 2097152)
 800147e:	f501 4100 	add.w	r1, r1, #32768	@ 0x8000
					* (((v_x1_u32r * (int32_t) dev->dig_H3) >> 11)
 8001482:	fb01 f202 	mul.w	r2, r1, r2
							+ (int32_t) 32768)) >> 10) + (int32_t) 2097152)
 8001486:	1292      	asrs	r2, r2, #10
 8001488:	f502 1200 	add.w	r2, r2, #2097152	@ 0x200000
					* (int32_t) dev->dig_H2 + 8192) >> 14);
 800148c:	68f9      	ldr	r1, [r7, #12]
 800148e:	f9b1 101a 	ldrsh.w	r1, [r1, #26]
 8001492:	fb01 f202 	mul.w	r2, r1, r2
 8001496:	f502 5200 	add.w	r2, r2, #8192	@ 0x2000
 800149a:	1392      	asrs	r2, r2, #14
	v_x1_u32r = ((((adc_hum << 14) - ((int32_t) dev->dig_H4 << 20)
 800149c:	fb02 f303 	mul.w	r3, r2, r3
 80014a0:	617b      	str	r3, [r7, #20]
	v_x1_u32r = v_x1_u32r
			- (((((v_x1_u32r >> 15) * (v_x1_u32r >> 15)) >> 7)
 80014a2:	697b      	ldr	r3, [r7, #20]
 80014a4:	13db      	asrs	r3, r3, #15
 80014a6:	697a      	ldr	r2, [r7, #20]
 80014a8:	13d2      	asrs	r2, r2, #15
 80014aa:	fb02 f303 	mul.w	r3, r2, r3
 80014ae:	11db      	asrs	r3, r3, #7
					* (int32_t) dev->dig_H1) >> 4);
 80014b0:	68fa      	ldr	r2, [r7, #12]
 80014b2:	7e12      	ldrb	r2, [r2, #24]
 80014b4:	fb02 f303 	mul.w	r3, r2, r3
 80014b8:	111b      	asrs	r3, r3, #4
	v_x1_u32r = v_x1_u32r
 80014ba:	697a      	ldr	r2, [r7, #20]
 80014bc:	1ad3      	subs	r3, r2, r3
 80014be:	617b      	str	r3, [r7, #20]
	v_x1_u32r = v_x1_u32r < 0 ? 0 : v_x1_u32r;
 80014c0:	697b      	ldr	r3, [r7, #20]
 80014c2:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
 80014c6:	617b      	str	r3, [r7, #20]
	v_x1_u32r = v_x1_u32r > 419430400 ? 419430400 : v_x1_u32r;
 80014c8:	697b      	ldr	r3, [r7, #20]
 80014ca:	f1b3 5fc8 	cmp.w	r3, #419430400	@ 0x19000000
 80014ce:	bfa8      	it	ge
 80014d0:	f04f 53c8 	movge.w	r3, #419430400	@ 0x19000000
 80014d4:	617b      	str	r3, [r7, #20]
	return v_x1_u32r >> 12;
 80014d6:	697b      	ldr	r3, [r7, #20]
 80014d8:	131b      	asrs	r3, r3, #12
}
 80014da:	4618      	mov	r0, r3
 80014dc:	371c      	adds	r7, #28
 80014de:	46bd      	mov	sp, r7
 80014e0:	bc80      	pop	{r7}
 80014e2:	4770      	bx	lr

080014e4 <bmp280_read_fixed>:

bool bmp280_read_fixed(BMP280_HandleTypedef *dev, int32_t *temperature, uint32_t *pressure,
		uint32_t *humidity) {
 80014e4:	b580      	push	{r7, lr}
 80014e6:	b08c      	sub	sp, #48	@ 0x30
 80014e8:	af00      	add	r7, sp, #0
 80014ea:	60f8      	str	r0, [r7, #12]
 80014ec:	60b9      	str	r1, [r7, #8]
 80014ee:	607a      	str	r2, [r7, #4]
 80014f0:	603b      	str	r3, [r7, #0]
	int32_t adc_pressure;
	int32_t adc_temp;
	uint8_t data[8];

	// Only the BME280 supports reading the humidity.
	if (dev->id != BME280_CHIP_ID) {
 80014f2:	68fb      	ldr	r3, [r7, #12]
 80014f4:	f893 3032 	ldrb.w	r3, [r3, #50]	@ 0x32
 80014f8:	2b60      	cmp	r3, #96	@ 0x60
 80014fa:	d007      	beq.n	800150c <bmp280_read_fixed+0x28>
		if (humidity)
 80014fc:	683b      	ldr	r3, [r7, #0]
 80014fe:	2b00      	cmp	r3, #0
 8001500:	d002      	beq.n	8001508 <bmp280_read_fixed+0x24>
			*humidity = 0;
 8001502:	683b      	ldr	r3, [r7, #0]
 8001504:	2200      	movs	r2, #0
 8001506:	601a      	str	r2, [r3, #0]
		humidity = NULL;
 8001508:	2300      	movs	r3, #0
 800150a:	603b      	str	r3, [r7, #0]
	}

	// Need to read in one sequence to ensure they match.
	size_t size = humidity ? 8 : 6;
 800150c:	683b      	ldr	r3, [r7, #0]
 800150e:	2b00      	cmp	r3, #0
 8001510:	d001      	beq.n	8001516 <bmp280_read_fixed+0x32>
 8001512:	2308      	movs	r3, #8
 8001514:	e000      	b.n	8001518 <bmp280_read_fixed+0x34>
 8001516:	2306      	movs	r3, #6
 8001518:	62fb      	str	r3, [r7, #44]	@ 0x2c
	if (read_data(dev, 0xf7, data, size)) {
 800151a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800151c:	b2db      	uxtb	r3, r3
 800151e:	f107 0218 	add.w	r2, r7, #24
 8001522:	21f7      	movs	r1, #247	@ 0xf7
 8001524:	68f8      	ldr	r0, [r7, #12]
 8001526:	f7ff faac 	bl	8000a82 <read_data>
 800152a:	4603      	mov	r3, r0
 800152c:	2b00      	cmp	r3, #0
 800152e:	d001      	beq.n	8001534 <bmp280_read_fixed+0x50>
		return false;
 8001530:	2300      	movs	r3, #0
 8001532:	e038      	b.n	80015a6 <bmp280_read_fixed+0xc2>
	}

	adc_pressure = data[0] << 12 | data[1] << 4 | data[2] >> 4;
 8001534:	7e3b      	ldrb	r3, [r7, #24]
 8001536:	031a      	lsls	r2, r3, #12
 8001538:	7e7b      	ldrb	r3, [r7, #25]
 800153a:	011b      	lsls	r3, r3, #4
 800153c:	4313      	orrs	r3, r2
 800153e:	7eba      	ldrb	r2, [r7, #26]
 8001540:	0912      	lsrs	r2, r2, #4
 8001542:	b2d2      	uxtb	r2, r2
 8001544:	4313      	orrs	r3, r2
 8001546:	62bb      	str	r3, [r7, #40]	@ 0x28
	adc_temp = data[3] << 12 | data[4] << 4 | data[5] >> 4;
 8001548:	7efb      	ldrb	r3, [r7, #27]
 800154a:	031a      	lsls	r2, r3, #12
 800154c:	7f3b      	ldrb	r3, [r7, #28]
 800154e:	011b      	lsls	r3, r3, #4
 8001550:	4313      	orrs	r3, r2
 8001552:	7f7a      	ldrb	r2, [r7, #29]
 8001554:	0912      	lsrs	r2, r2, #4
 8001556:	b2d2      	uxtb	r2, r2
 8001558:	4313      	orrs	r3, r2
 800155a:	627b      	str	r3, [r7, #36]	@ 0x24

	int32_t fine_temp;
	*temperature = compensate_temperature(dev, adc_temp, &fine_temp);
 800155c:	f107 0314 	add.w	r3, r7, #20
 8001560:	461a      	mov	r2, r3
 8001562:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8001564:	68f8      	ldr	r0, [r7, #12]
 8001566:	f7ff fc6d 	bl	8000e44 <compensate_temperature>
 800156a:	4602      	mov	r2, r0
 800156c:	68bb      	ldr	r3, [r7, #8]
 800156e:	601a      	str	r2, [r3, #0]
	*pressure = compensate_pressure(dev, adc_pressure, fine_temp);
 8001570:	697b      	ldr	r3, [r7, #20]
 8001572:	461a      	mov	r2, r3
 8001574:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8001576:	68f8      	ldr	r0, [r7, #12]
 8001578:	f7ff fc9c 	bl	8000eb4 <compensate_pressure>
 800157c:	4602      	mov	r2, r0
 800157e:	687b      	ldr	r3, [r7, #4]
 8001580:	601a      	str	r2, [r3, #0]

	if (humidity) {
 8001582:	683b      	ldr	r3, [r7, #0]
 8001584:	2b00      	cmp	r3, #0
 8001586:	d00d      	beq.n	80015a4 <bmp280_read_fixed+0xc0>
		int32_t adc_humidity = data[6] << 8 | data[7];
 8001588:	7fbb      	ldrb	r3, [r7, #30]
 800158a:	021b      	lsls	r3, r3, #8
 800158c:	7ffa      	ldrb	r2, [r7, #31]
 800158e:	4313      	orrs	r3, r2
 8001590:	623b      	str	r3, [r7, #32]
		*humidity = compensate_humidity(dev, adc_humidity, fine_temp);
 8001592:	697b      	ldr	r3, [r7, #20]
 8001594:	461a      	mov	r2, r3
 8001596:	6a39      	ldr	r1, [r7, #32]
 8001598:	68f8      	ldr	r0, [r7, #12]
 800159a:	f7ff ff45 	bl	8001428 <compensate_humidity>
 800159e:	4602      	mov	r2, r0
 80015a0:	683b      	ldr	r3, [r7, #0]
 80015a2:	601a      	str	r2, [r3, #0]
	}

	return true;
 80015a4:	2301      	movs	r3, #1
}
 80015a6:	4618      	mov	r0, r3
 80015a8:	3730      	adds	r7, #48	@ 0x30
 80015aa:	46bd      	mov	sp, r7
 80015ac:	bd80      	pop	{r7, pc}
	...

080015b0 <bmp280_read_float>:

bool bmp280_read_float(BMP280_HandleTypedef *dev, float *temperature, float *pressure,
		float *humidity) {
 80015b0:	b580      	push	{r7, lr}
 80015b2:	b088      	sub	sp, #32
 80015b4:	af00      	add	r7, sp, #0
 80015b6:	60f8      	str	r0, [r7, #12]
 80015b8:	60b9      	str	r1, [r7, #8]
 80015ba:	607a      	str	r2, [r7, #4]
 80015bc:	603b      	str	r3, [r7, #0]
	int32_t fixed_temperature;
	uint32_t fixed_pressure;
	uint32_t fixed_humidity;
	if (bmp280_read_fixed(dev, &fixed_temperature, &fixed_pressure,
 80015be:	683b      	ldr	r3, [r7, #0]
 80015c0:	2b00      	cmp	r3, #0
 80015c2:	d002      	beq.n	80015ca <bmp280_read_float+0x1a>
 80015c4:	f107 0314 	add.w	r3, r7, #20
 80015c8:	e000      	b.n	80015cc <bmp280_read_float+0x1c>
 80015ca:	2300      	movs	r3, #0
 80015cc:	f107 0218 	add.w	r2, r7, #24
 80015d0:	f107 011c 	add.w	r1, r7, #28
 80015d4:	68f8      	ldr	r0, [r7, #12]
 80015d6:	f7ff ff85 	bl	80014e4 <bmp280_read_fixed>
 80015da:	4603      	mov	r3, r0
 80015dc:	2b00      	cmp	r3, #0
 80015de:	d032      	beq.n	8001646 <bmp280_read_float+0x96>
			humidity ? &fixed_humidity : NULL)) {
		*temperature = (float) fixed_temperature / 100;
 80015e0:	69fb      	ldr	r3, [r7, #28]
 80015e2:	4618      	mov	r0, r3
 80015e4:	f7fe fe6c 	bl	80002c0 <__aeabi_i2f>
 80015e8:	4603      	mov	r3, r0
 80015ea:	4919      	ldr	r1, [pc, #100]	@ (8001650 <bmp280_read_float+0xa0>)
 80015ec:	4618      	mov	r0, r3
 80015ee:	f7fe ff6f 	bl	80004d0 <__aeabi_fdiv>
 80015f2:	4603      	mov	r3, r0
 80015f4:	461a      	mov	r2, r3
 80015f6:	68bb      	ldr	r3, [r7, #8]
 80015f8:	601a      	str	r2, [r3, #0]
		*pressure = (float) fixed_pressure / 256 /1000;
 80015fa:	69bb      	ldr	r3, [r7, #24]
 80015fc:	4618      	mov	r0, r3
 80015fe:	f7fe fe5b 	bl	80002b8 <__aeabi_ui2f>
 8001602:	4603      	mov	r3, r0
 8001604:	f04f 4187 	mov.w	r1, #1132462080	@ 0x43800000
 8001608:	4618      	mov	r0, r3
 800160a:	f7fe ff61 	bl	80004d0 <__aeabi_fdiv>
 800160e:	4603      	mov	r3, r0
 8001610:	4910      	ldr	r1, [pc, #64]	@ (8001654 <bmp280_read_float+0xa4>)
 8001612:	4618      	mov	r0, r3
 8001614:	f7fe ff5c 	bl	80004d0 <__aeabi_fdiv>
 8001618:	4603      	mov	r3, r0
 800161a:	461a      	mov	r2, r3
 800161c:	687b      	ldr	r3, [r7, #4]
 800161e:	601a      	str	r2, [r3, #0]
		if (humidity)
 8001620:	683b      	ldr	r3, [r7, #0]
 8001622:	2b00      	cmp	r3, #0
 8001624:	d00d      	beq.n	8001642 <bmp280_read_float+0x92>
			*humidity = (float) fixed_humidity / 1024;
 8001626:	697b      	ldr	r3, [r7, #20]
 8001628:	4618      	mov	r0, r3
 800162a:	f7fe fe45 	bl	80002b8 <__aeabi_ui2f>
 800162e:	4603      	mov	r3, r0
 8001630:	f04f 4189 	mov.w	r1, #1149239296	@ 0x44800000
 8001634:	4618      	mov	r0, r3
 8001636:	f7fe ff4b 	bl	80004d0 <__aeabi_fdiv>
 800163a:	4603      	mov	r3, r0
 800163c:	461a      	mov	r2, r3
 800163e:	683b      	ldr	r3, [r7, #0]
 8001640:	601a      	str	r2, [r3, #0]
		return true;
 8001642:	2301      	movs	r3, #1
 8001644:	e000      	b.n	8001648 <bmp280_read_float+0x98>
	}

	return false;
 8001646:	2300      	movs	r3, #0
}
 8001648:	4618      	mov	r0, r3
 800164a:	3720      	adds	r7, #32
 800164c:	46bd      	mov	sp, r7
 800164e:	bd80      	pop	{r7, pc}
 8001650:	42c80000 	.word	0x42c80000
 8001654:	447a0000 	.word	0x447a0000

08001658 <crc16>:
#include "protocolComunication.h"

uint16_t crc16(uint8_t *data, uint16_t len)
{
 8001658:	b480      	push	{r7}
 800165a:	b085      	sub	sp, #20
 800165c:	af00      	add	r7, sp, #0
 800165e:	6078      	str	r0, [r7, #4]
 8001660:	460b      	mov	r3, r1
 8001662:	807b      	strh	r3, [r7, #2]
	uint16_t crc = 0xFFFF;
 8001664:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8001668:	81fb      	strh	r3, [r7, #14]

	for (uint16_t i = 0; i < len; i++) {
 800166a:	2300      	movs	r3, #0
 800166c:	81bb      	strh	r3, [r7, #12]
 800166e:	e022      	b.n	80016b6 <crc16+0x5e>
		crc ^= data[i];
 8001670:	89bb      	ldrh	r3, [r7, #12]
 8001672:	687a      	ldr	r2, [r7, #4]
 8001674:	4413      	add	r3, r2
 8001676:	781b      	ldrb	r3, [r3, #0]
 8001678:	461a      	mov	r2, r3
 800167a:	89fb      	ldrh	r3, [r7, #14]
 800167c:	4053      	eors	r3, r2
 800167e:	81fb      	strh	r3, [r7, #14]

		for (uint8_t j = 0; j < 8; j++) {
 8001680:	2300      	movs	r3, #0
 8001682:	72fb      	strb	r3, [r7, #11]
 8001684:	e011      	b.n	80016aa <crc16+0x52>
			if (crc & 1)
 8001686:	89fb      	ldrh	r3, [r7, #14]
 8001688:	f003 0301 	and.w	r3, r3, #1
 800168c:	2b00      	cmp	r3, #0
 800168e:	d006      	beq.n	800169e <crc16+0x46>
				crc = (crc >> 1) ^ 0xA001;
 8001690:	89fb      	ldrh	r3, [r7, #14]
 8001692:	085b      	lsrs	r3, r3, #1
 8001694:	b29a      	uxth	r2, r3
 8001696:	4b0d      	ldr	r3, [pc, #52]	@ (80016cc <crc16+0x74>)
 8001698:	4053      	eors	r3, r2
 800169a:	81fb      	strh	r3, [r7, #14]
 800169c:	e002      	b.n	80016a4 <crc16+0x4c>
			else
				crc >>= 1;
 800169e:	89fb      	ldrh	r3, [r7, #14]
 80016a0:	085b      	lsrs	r3, r3, #1
 80016a2:	81fb      	strh	r3, [r7, #14]
		for (uint8_t j = 0; j < 8; j++) {
 80016a4:	7afb      	ldrb	r3, [r7, #11]
 80016a6:	3301      	adds	r3, #1
 80016a8:	72fb      	strb	r3, [r7, #11]
 80016aa:	7afb      	ldrb	r3, [r7, #11]
 80016ac:	2b07      	cmp	r3, #7
 80016ae:	d9ea      	bls.n	8001686 <crc16+0x2e>
	for (uint16_t i = 0; i < len; i++) {
 80016b0:	89bb      	ldrh	r3, [r7, #12]
 80016b2:	3301      	adds	r3, #1
 80016b4:	81bb      	strh	r3, [r7, #12]
 80016b6:	89ba      	ldrh	r2, [r7, #12]
 80016b8:	887b      	ldrh	r3, [r7, #2]
 80016ba:	429a      	cmp	r2, r3
 80016bc:	d3d8      	bcc.n	8001670 <crc16+0x18>
		}
	}

	return crc;
 80016be:	89fb      	ldrh	r3, [r7, #14]
}
 80016c0:	4618      	mov	r0, r3
 80016c2:	3714      	adds	r7, #20
 80016c4:	46bd      	mov	sp, r7
 80016c6:	bc80      	pop	{r7}
 80016c8:	4770      	bx	lr
 80016ca:	bf00      	nop
 80016cc:	ffffa001 	.word	0xffffa001

080016d0 <build_frame>:
uint16_t build_frame(uint8_t msg_id,
		mavlink_sensor_data_t payload,
		uint8_t payload_len,
		uint8_t sequence,
		uint8_t *out)
{
 80016d0:	b580      	push	{r7, lr}
 80016d2:	b084      	sub	sp, #16
 80016d4:	af00      	add	r7, sp, #0
 80016d6:	6039      	str	r1, [r7, #0]
 80016d8:	4611      	mov	r1, r2
 80016da:	461a      	mov	r2, r3
 80016dc:	4603      	mov	r3, r0
 80016de:	71fb      	strb	r3, [r7, #7]
 80016e0:	460b      	mov	r3, r1
 80016e2:	71bb      	strb	r3, [r7, #6]
 80016e4:	4613      	mov	r3, r2
 80016e6:	717b      	strb	r3, [r7, #5]
	uint16_t index = 0;
 80016e8:	2300      	movs	r3, #0
 80016ea:	81fb      	strh	r3, [r7, #14]

	// 1. Start bytes (2)
	out[index++] = 0xAA;
 80016ec:	89fb      	ldrh	r3, [r7, #14]
 80016ee:	1c5a      	adds	r2, r3, #1
 80016f0:	81fa      	strh	r2, [r7, #14]
 80016f2:	461a      	mov	r2, r3
 80016f4:	69bb      	ldr	r3, [r7, #24]
 80016f6:	4413      	add	r3, r2
 80016f8:	22aa      	movs	r2, #170	@ 0xaa
 80016fa:	701a      	strb	r2, [r3, #0]
	out[index++] = 0x55;
 80016fc:	89fb      	ldrh	r3, [r7, #14]
 80016fe:	1c5a      	adds	r2, r3, #1
 8001700:	81fa      	strh	r2, [r7, #14]
 8001702:	461a      	mov	r2, r3
 8001704:	69bb      	ldr	r3, [r7, #24]
 8001706:	4413      	add	r3, r2
 8001708:	2255      	movs	r2, #85	@ 0x55
 800170a:	701a      	strb	r2, [r3, #0]

	// 2. Data length (1)
	out[index++] = payload_len;
 800170c:	89fb      	ldrh	r3, [r7, #14]
 800170e:	1c5a      	adds	r2, r3, #1
 8001710:	81fa      	strh	r2, [r7, #14]
 8001712:	461a      	mov	r2, r3
 8001714:	69bb      	ldr	r3, [r7, #24]
 8001716:	4413      	add	r3, r2
 8001718:	79ba      	ldrb	r2, [r7, #6]
 800171a:	701a      	strb	r2, [r3, #0]

	// 3. Sequence (1 byte)
	out[index++] = sequence;
 800171c:	89fb      	ldrh	r3, [r7, #14]
 800171e:	1c5a      	adds	r2, r3, #1
 8001720:	81fa      	strh	r2, [r7, #14]
 8001722:	461a      	mov	r2, r3
 8001724:	69bb      	ldr	r3, [r7, #24]
 8001726:	4413      	add	r3, r2
 8001728:	797a      	ldrb	r2, [r7, #5]
 800172a:	701a      	strb	r2, [r3, #0]

	// 4. Message ID (1)
	out[index++] = msg_id;
 800172c:	89fb      	ldrh	r3, [r7, #14]
 800172e:	1c5a      	adds	r2, r3, #1
 8001730:	81fa      	strh	r2, [r7, #14]
 8001732:	461a      	mov	r2, r3
 8001734:	69bb      	ldr	r3, [r7, #24]
 8001736:	4413      	add	r3, r2
 8001738:	79fa      	ldrb	r2, [r7, #7]
 800173a:	701a      	strb	r2, [r3, #0]

	// ---- CRC_H: tnh t byte 0 n byte 4 (AA 55 LEN SEQ MSGID) ----
	uint16_t crc_h = crc16(out, index);
 800173c:	89fb      	ldrh	r3, [r7, #14]
 800173e:	4619      	mov	r1, r3
 8001740:	69b8      	ldr	r0, [r7, #24]
 8001742:	f7ff ff89 	bl	8001658 <crc16>
 8001746:	4603      	mov	r3, r0
 8001748:	81bb      	strh	r3, [r7, #12]

	out[index++] = (uint8_t)(crc_h & 0xFF);      // CRC_H low
 800174a:	89fb      	ldrh	r3, [r7, #14]
 800174c:	1c5a      	adds	r2, r3, #1
 800174e:	81fa      	strh	r2, [r7, #14]
 8001750:	461a      	mov	r2, r3
 8001752:	69bb      	ldr	r3, [r7, #24]
 8001754:	4413      	add	r3, r2
 8001756:	89ba      	ldrh	r2, [r7, #12]
 8001758:	b2d2      	uxtb	r2, r2
 800175a:	701a      	strb	r2, [r3, #0]
	out[index++] = (uint8_t)(crc_h >> 8);        // CRC_H high
 800175c:	89bb      	ldrh	r3, [r7, #12]
 800175e:	0a1b      	lsrs	r3, r3, #8
 8001760:	b29a      	uxth	r2, r3
 8001762:	89fb      	ldrh	r3, [r7, #14]
 8001764:	1c59      	adds	r1, r3, #1
 8001766:	81f9      	strh	r1, [r7, #14]
 8001768:	4619      	mov	r1, r3
 800176a:	69bb      	ldr	r3, [r7, #24]
 800176c:	440b      	add	r3, r1
 800176e:	b2d2      	uxtb	r2, r2
 8001770:	701a      	strb	r2, [r3, #0]

	// 5. Payload
	memcpy(&out[index], &payload, payload_len);
 8001772:	89fb      	ldrh	r3, [r7, #14]
 8001774:	69ba      	ldr	r2, [r7, #24]
 8001776:	4413      	add	r3, r2
 8001778:	79ba      	ldrb	r2, [r7, #6]
 800177a:	4639      	mov	r1, r7
 800177c:	4618      	mov	r0, r3
 800177e:	f002 fd4d 	bl	800421c <memcpy>
	index += payload_len;
 8001782:	79bb      	ldrb	r3, [r7, #6]
 8001784:	b29a      	uxth	r2, r3
 8001786:	89fb      	ldrh	r3, [r7, #14]
 8001788:	4413      	add	r3, r2
 800178a:	81fb      	strh	r3, [r7, #14]

	// ---- CRC_FRS cho ton b frame (tr CRC cui) ----
	uint16_t crc_f = crc16(out, index);
 800178c:	89fb      	ldrh	r3, [r7, #14]
 800178e:	4619      	mov	r1, r3
 8001790:	69b8      	ldr	r0, [r7, #24]
 8001792:	f7ff ff61 	bl	8001658 <crc16>
 8001796:	4603      	mov	r3, r0
 8001798:	817b      	strh	r3, [r7, #10]

	out[index++] = (uint8_t)(crc_f & 0xFF);      // CRC_FRS low
 800179a:	89fb      	ldrh	r3, [r7, #14]
 800179c:	1c5a      	adds	r2, r3, #1
 800179e:	81fa      	strh	r2, [r7, #14]
 80017a0:	461a      	mov	r2, r3
 80017a2:	69bb      	ldr	r3, [r7, #24]
 80017a4:	4413      	add	r3, r2
 80017a6:	897a      	ldrh	r2, [r7, #10]
 80017a8:	b2d2      	uxtb	r2, r2
 80017aa:	701a      	strb	r2, [r3, #0]
	out[index++] = (uint8_t)(crc_f >> 8);        // CRC_FRS high
 80017ac:	897b      	ldrh	r3, [r7, #10]
 80017ae:	0a1b      	lsrs	r3, r3, #8
 80017b0:	b29a      	uxth	r2, r3
 80017b2:	89fb      	ldrh	r3, [r7, #14]
 80017b4:	1c59      	adds	r1, r3, #1
 80017b6:	81f9      	strh	r1, [r7, #14]
 80017b8:	4619      	mov	r1, r3
 80017ba:	69bb      	ldr	r3, [r7, #24]
 80017bc:	440b      	add	r3, r1
 80017be:	b2d2      	uxtb	r2, r2
 80017c0:	701a      	strb	r2, [r3, #0]

	return index;
 80017c2:	89fb      	ldrh	r3, [r7, #14]
}
 80017c4:	4618      	mov	r0, r3
 80017c6:	3710      	adds	r7, #16
 80017c8:	46bd      	mov	sp, r7
 80017ca:	bd80      	pop	{r7, pc}

080017cc <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80017cc:	b580      	push	{r7, lr}
 80017ce:	b086      	sub	sp, #24
 80017d0:	af02      	add	r7, sp, #8
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80017d2:	f000 fb2d 	bl	8001e30 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80017d6:	f000 f899 	bl	800190c <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80017da:	f000 f955 	bl	8001a88 <MX_GPIO_Init>
  MX_I2C1_Init();
 80017de:	f000 f8d1 	bl	8001984 <MX_I2C1_Init>
  MX_USART1_UART_Init();
 80017e2:	f000 f8fd 	bl	80019e0 <MX_USART1_UART_Init>
  MX_USART2_UART_Init();
 80017e6:	f000 f925 	bl	8001a34 <MX_USART2_UART_Init>
  /* USER CODE BEGIN 2 */

	uint16_t id = 1;
 80017ea:	2301      	movs	r3, #1
 80017ec:	81bb      	strh	r3, [r7, #12]
	uint8_t sequence = 0;
 80017ee:	2300      	movs	r3, #0
 80017f0:	73fb      	strb	r3, [r7, #15]
	mavlink_sensor_data_t data;


	bmp280_init_default_params(&bmp280.params);
 80017f2:	4838      	ldr	r0, [pc, #224]	@ (80018d4 <main+0x108>)
 80017f4:	f7ff f8fa 	bl	80009ec <bmp280_init_default_params>
	bmp280.addr = BMP280_I2C_ADDRESS_0;
 80017f8:	4b37      	ldr	r3, [pc, #220]	@ (80018d8 <main+0x10c>)
 80017fa:	2276      	movs	r2, #118	@ 0x76
 80017fc:	849a      	strh	r2, [r3, #36]	@ 0x24
	bmp280.i2c = &hi2c1;
 80017fe:	4b36      	ldr	r3, [pc, #216]	@ (80018d8 <main+0x10c>)
 8001800:	4a36      	ldr	r2, [pc, #216]	@ (80018dc <main+0x110>)
 8001802:	629a      	str	r2, [r3, #40]	@ 0x28



	while (!bmp280_init(&bmp280, &bmp280.params)) {
 8001804:	e00b      	b.n	800181e <main+0x52>
		size = sprintf((char *)Data, "BMP280 initialization failed\n");
 8001806:	4936      	ldr	r1, [pc, #216]	@ (80018e0 <main+0x114>)
 8001808:	4836      	ldr	r0, [pc, #216]	@ (80018e4 <main+0x118>)
 800180a:	f002 fcb1 	bl	8004170 <siprintf>
 800180e:	4603      	mov	r3, r0
 8001810:	b29a      	uxth	r2, r3
 8001812:	4b35      	ldr	r3, [pc, #212]	@ (80018e8 <main+0x11c>)
 8001814:	801a      	strh	r2, [r3, #0]
		HAL_Delay(2000);
 8001816:	f44f 60fa 	mov.w	r0, #2000	@ 0x7d0
 800181a:	f000 fb6b 	bl	8001ef4 <HAL_Delay>
	while (!bmp280_init(&bmp280, &bmp280.params)) {
 800181e:	492d      	ldr	r1, [pc, #180]	@ (80018d4 <main+0x108>)
 8001820:	482d      	ldr	r0, [pc, #180]	@ (80018d8 <main+0x10c>)
 8001822:	f7ff fa5e 	bl	8000ce2 <bmp280_init>
 8001826:	4603      	mov	r3, r0
 8001828:	f083 0301 	eor.w	r3, r3, #1
 800182c:	b2db      	uxtb	r3, r3
 800182e:	2b00      	cmp	r3, #0
 8001830:	d1e9      	bne.n	8001806 <main+0x3a>
	}
	bool bme280p = bmp280.id == BME280_CHIP_ID;
 8001832:	4b29      	ldr	r3, [pc, #164]	@ (80018d8 <main+0x10c>)
 8001834:	f893 3032 	ldrb.w	r3, [r3, #50]	@ 0x32
 8001838:	2b60      	cmp	r3, #96	@ 0x60
 800183a:	bf0c      	ite	eq
 800183c:	2301      	moveq	r3, #1
 800183e:	2300      	movne	r3, #0
 8001840:	72fb      	strb	r3, [r7, #11]
	size = sprintf((char *)Data, "BMP280: found %s\n", bme280p ? "BME280" : "BMP280");
 8001842:	7afb      	ldrb	r3, [r7, #11]
 8001844:	2b00      	cmp	r3, #0
 8001846:	d001      	beq.n	800184c <main+0x80>
 8001848:	4b28      	ldr	r3, [pc, #160]	@ (80018ec <main+0x120>)
 800184a:	e000      	b.n	800184e <main+0x82>
 800184c:	4b28      	ldr	r3, [pc, #160]	@ (80018f0 <main+0x124>)
 800184e:	461a      	mov	r2, r3
 8001850:	4928      	ldr	r1, [pc, #160]	@ (80018f4 <main+0x128>)
 8001852:	4824      	ldr	r0, [pc, #144]	@ (80018e4 <main+0x118>)
 8001854:	f002 fc8c 	bl	8004170 <siprintf>
 8001858:	4603      	mov	r3, r0
 800185a:	b29a      	uxth	r2, r3
 800185c:	4b22      	ldr	r3, [pc, #136]	@ (80018e8 <main+0x11c>)
 800185e:	801a      	strh	r2, [r3, #0]

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
	while (1)
	{
		sequence++;
 8001860:	7bfb      	ldrb	r3, [r7, #15]
 8001862:	3301      	adds	r3, #1
 8001864:	73fb      	strb	r3, [r7, #15]
		bmp280_read_float(&bmp280, &temperature, &pressure, &humidity);
 8001866:	4b24      	ldr	r3, [pc, #144]	@ (80018f8 <main+0x12c>)
 8001868:	4a24      	ldr	r2, [pc, #144]	@ (80018fc <main+0x130>)
 800186a:	4925      	ldr	r1, [pc, #148]	@ (8001900 <main+0x134>)
 800186c:	481a      	ldr	r0, [pc, #104]	@ (80018d8 <main+0x10c>)
 800186e:	f7ff fe9f 	bl	80015b0 <bmp280_read_float>
		data.temp = temperature;
 8001872:	4b23      	ldr	r3, [pc, #140]	@ (8001900 <main+0x134>)
 8001874:	681b      	ldr	r3, [r3, #0]
 8001876:	4618      	mov	r0, r3
 8001878:	f7fe fec6 	bl	8000608 <__aeabi_f2uiz>
 800187c:	4603      	mov	r3, r0
 800187e:	b2db      	uxtb	r3, r3
 8001880:	713b      	strb	r3, [r7, #4]
		data.humi = humidity;
 8001882:	4b1d      	ldr	r3, [pc, #116]	@ (80018f8 <main+0x12c>)
 8001884:	681b      	ldr	r3, [r3, #0]
 8001886:	4618      	mov	r0, r3
 8001888:	f7fe febe 	bl	8000608 <__aeabi_f2uiz>
 800188c:	4603      	mov	r3, r0
 800188e:	b2db      	uxtb	r3, r3
 8001890:	717b      	strb	r3, [r7, #5]
		data.press = pressure;
 8001892:	4b1a      	ldr	r3, [pc, #104]	@ (80018fc <main+0x130>)
 8001894:	681b      	ldr	r3, [r3, #0]
 8001896:	4618      	mov	r0, r3
 8001898:	f7fe feb6 	bl	8000608 <__aeabi_f2uiz>
 800189c:	4603      	mov	r3, r0
 800189e:	b2db      	uxtb	r3, r3
 80018a0:	71bb      	strb	r3, [r7, #6]
		uint8_t len = build_frame(id, data, sizeof(mavlink_sensor_data_t), sequence, Lora_TX_Buffer);
 80018a2:	89bb      	ldrh	r3, [r7, #12]
 80018a4:	b2d8      	uxtb	r0, r3
 80018a6:	7bfb      	ldrb	r3, [r7, #15]
 80018a8:	4a16      	ldr	r2, [pc, #88]	@ (8001904 <main+0x138>)
 80018aa:	9200      	str	r2, [sp, #0]
 80018ac:	2203      	movs	r2, #3
 80018ae:	6879      	ldr	r1, [r7, #4]
 80018b0:	f7ff ff0e 	bl	80016d0 <build_frame>
 80018b4:	4603      	mov	r3, r0
 80018b6:	72bb      	strb	r3, [r7, #10]


		HAL_UART_Transmit(&huart1, Lora_TX_Buffer,len, 10);
 80018b8:	7abb      	ldrb	r3, [r7, #10]
 80018ba:	b29a      	uxth	r2, r3
 80018bc:	230a      	movs	r3, #10
 80018be:	4911      	ldr	r1, [pc, #68]	@ (8001904 <main+0x138>)
 80018c0:	4811      	ldr	r0, [pc, #68]	@ (8001908 <main+0x13c>)
 80018c2:	f002 fa81 	bl	8003dc8 <HAL_UART_Transmit>
		HAL_Delay(1000);
 80018c6:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 80018ca:	f000 fb13 	bl	8001ef4 <HAL_Delay>
	{
 80018ce:	bf00      	nop
 80018d0:	e7c6      	b.n	8001860 <main+0x94>
 80018d2:	bf00      	nop
 80018d4:	20000188 	.word	0x20000188
 80018d8:	2000015c 	.word	0x2000015c
 80018dc:	20000078 	.word	0x20000078
 80018e0:	08004ae8 	.word	0x08004ae8
 80018e4:	200001a0 	.word	0x200001a0
 80018e8:	2000019c 	.word	0x2000019c
 80018ec:	08004b08 	.word	0x08004b08
 80018f0:	08004b10 	.word	0x08004b10
 80018f4:	08004b18 	.word	0x08004b18
 80018f8:	20000198 	.word	0x20000198
 80018fc:	20000190 	.word	0x20000190
 8001900:	20000194 	.word	0x20000194
 8001904:	200002a0 	.word	0x200002a0
 8001908:	200000cc 	.word	0x200000cc

0800190c <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 800190c:	b580      	push	{r7, lr}
 800190e:	b090      	sub	sp, #64	@ 0x40
 8001910:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8001912:	f107 0318 	add.w	r3, r7, #24
 8001916:	2228      	movs	r2, #40	@ 0x28
 8001918:	2100      	movs	r1, #0
 800191a:	4618      	mov	r0, r3
 800191c:	f002 fc4a 	bl	80041b4 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001920:	1d3b      	adds	r3, r7, #4
 8001922:	2200      	movs	r2, #0
 8001924:	601a      	str	r2, [r3, #0]
 8001926:	605a      	str	r2, [r3, #4]
 8001928:	609a      	str	r2, [r3, #8]
 800192a:	60da      	str	r2, [r3, #12]
 800192c:	611a      	str	r2, [r3, #16]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 800192e:	2302      	movs	r3, #2
 8001930:	61bb      	str	r3, [r7, #24]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8001932:	2301      	movs	r3, #1
 8001934:	62bb      	str	r3, [r7, #40]	@ 0x28
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8001936:	2310      	movs	r3, #16
 8001938:	62fb      	str	r3, [r7, #44]	@ 0x2c
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 800193a:	2300      	movs	r3, #0
 800193c:	637b      	str	r3, [r7, #52]	@ 0x34
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 800193e:	f107 0318 	add.w	r3, r7, #24
 8001942:	4618      	mov	r0, r3
 8001944:	f001 fde0 	bl	8003508 <HAL_RCC_OscConfig>
 8001948:	4603      	mov	r3, r0
 800194a:	2b00      	cmp	r3, #0
 800194c:	d001      	beq.n	8001952 <SystemClock_Config+0x46>
  {
    Error_Handler();
 800194e:	f000 f8e7 	bl	8001b20 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8001952:	230f      	movs	r3, #15
 8001954:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSI;
 8001956:	2300      	movs	r3, #0
 8001958:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 800195a:	2300      	movs	r3, #0
 800195c:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 800195e:	2300      	movs	r3, #0
 8001960:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8001962:	2300      	movs	r3, #0
 8001964:	617b      	str	r3, [r7, #20]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 8001966:	1d3b      	adds	r3, r7, #4
 8001968:	2100      	movs	r1, #0
 800196a:	4618      	mov	r0, r3
 800196c:	f002 f84e 	bl	8003a0c <HAL_RCC_ClockConfig>
 8001970:	4603      	mov	r3, r0
 8001972:	2b00      	cmp	r3, #0
 8001974:	d001      	beq.n	800197a <SystemClock_Config+0x6e>
  {
    Error_Handler();
 8001976:	f000 f8d3 	bl	8001b20 <Error_Handler>
  }
}
 800197a:	bf00      	nop
 800197c:	3740      	adds	r7, #64	@ 0x40
 800197e:	46bd      	mov	sp, r7
 8001980:	bd80      	pop	{r7, pc}
	...

08001984 <MX_I2C1_Init>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 8001984:	b580      	push	{r7, lr}
 8001986:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 8001988:	4b12      	ldr	r3, [pc, #72]	@ (80019d4 <MX_I2C1_Init+0x50>)
 800198a:	4a13      	ldr	r2, [pc, #76]	@ (80019d8 <MX_I2C1_Init+0x54>)
 800198c:	601a      	str	r2, [r3, #0]
  hi2c1.Init.ClockSpeed = 100000;
 800198e:	4b11      	ldr	r3, [pc, #68]	@ (80019d4 <MX_I2C1_Init+0x50>)
 8001990:	4a12      	ldr	r2, [pc, #72]	@ (80019dc <MX_I2C1_Init+0x58>)
 8001992:	605a      	str	r2, [r3, #4]
  hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 8001994:	4b0f      	ldr	r3, [pc, #60]	@ (80019d4 <MX_I2C1_Init+0x50>)
 8001996:	2200      	movs	r2, #0
 8001998:	609a      	str	r2, [r3, #8]
  hi2c1.Init.OwnAddress1 = 0;
 800199a:	4b0e      	ldr	r3, [pc, #56]	@ (80019d4 <MX_I2C1_Init+0x50>)
 800199c:	2200      	movs	r2, #0
 800199e:	60da      	str	r2, [r3, #12]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 80019a0:	4b0c      	ldr	r3, [pc, #48]	@ (80019d4 <MX_I2C1_Init+0x50>)
 80019a2:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 80019a6:	611a      	str	r2, [r3, #16]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 80019a8:	4b0a      	ldr	r3, [pc, #40]	@ (80019d4 <MX_I2C1_Init+0x50>)
 80019aa:	2200      	movs	r2, #0
 80019ac:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2 = 0;
 80019ae:	4b09      	ldr	r3, [pc, #36]	@ (80019d4 <MX_I2C1_Init+0x50>)
 80019b0:	2200      	movs	r2, #0
 80019b2:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 80019b4:	4b07      	ldr	r3, [pc, #28]	@ (80019d4 <MX_I2C1_Init+0x50>)
 80019b6:	2200      	movs	r2, #0
 80019b8:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 80019ba:	4b06      	ldr	r3, [pc, #24]	@ (80019d4 <MX_I2C1_Init+0x50>)
 80019bc:	2200      	movs	r2, #0
 80019be:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 80019c0:	4804      	ldr	r0, [pc, #16]	@ (80019d4 <MX_I2C1_Init+0x50>)
 80019c2:	f000 fd3b 	bl	800243c <HAL_I2C_Init>
 80019c6:	4603      	mov	r3, r0
 80019c8:	2b00      	cmp	r3, #0
 80019ca:	d001      	beq.n	80019d0 <MX_I2C1_Init+0x4c>
  {
    Error_Handler();
 80019cc:	f000 f8a8 	bl	8001b20 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 80019d0:	bf00      	nop
 80019d2:	bd80      	pop	{r7, pc}
 80019d4:	20000078 	.word	0x20000078
 80019d8:	40005400 	.word	0x40005400
 80019dc:	000186a0 	.word	0x000186a0

080019e0 <MX_USART1_UART_Init>:
  * @brief USART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART1_UART_Init(void)
{
 80019e0:	b580      	push	{r7, lr}
 80019e2:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 80019e4:	4b11      	ldr	r3, [pc, #68]	@ (8001a2c <MX_USART1_UART_Init+0x4c>)
 80019e6:	4a12      	ldr	r2, [pc, #72]	@ (8001a30 <MX_USART1_UART_Init+0x50>)
 80019e8:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 9600;
 80019ea:	4b10      	ldr	r3, [pc, #64]	@ (8001a2c <MX_USART1_UART_Init+0x4c>)
 80019ec:	f44f 5216 	mov.w	r2, #9600	@ 0x2580
 80019f0:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 80019f2:	4b0e      	ldr	r3, [pc, #56]	@ (8001a2c <MX_USART1_UART_Init+0x4c>)
 80019f4:	2200      	movs	r2, #0
 80019f6:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 80019f8:	4b0c      	ldr	r3, [pc, #48]	@ (8001a2c <MX_USART1_UART_Init+0x4c>)
 80019fa:	2200      	movs	r2, #0
 80019fc:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 80019fe:	4b0b      	ldr	r3, [pc, #44]	@ (8001a2c <MX_USART1_UART_Init+0x4c>)
 8001a00:	2200      	movs	r2, #0
 8001a02:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 8001a04:	4b09      	ldr	r3, [pc, #36]	@ (8001a2c <MX_USART1_UART_Init+0x4c>)
 8001a06:	220c      	movs	r2, #12
 8001a08:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001a0a:	4b08      	ldr	r3, [pc, #32]	@ (8001a2c <MX_USART1_UART_Init+0x4c>)
 8001a0c:	2200      	movs	r2, #0
 8001a0e:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8001a10:	4b06      	ldr	r3, [pc, #24]	@ (8001a2c <MX_USART1_UART_Init+0x4c>)
 8001a12:	2200      	movs	r2, #0
 8001a14:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart1) != HAL_OK)
 8001a16:	4805      	ldr	r0, [pc, #20]	@ (8001a2c <MX_USART1_UART_Init+0x4c>)
 8001a18:	f002 f986 	bl	8003d28 <HAL_UART_Init>
 8001a1c:	4603      	mov	r3, r0
 8001a1e:	2b00      	cmp	r3, #0
 8001a20:	d001      	beq.n	8001a26 <MX_USART1_UART_Init+0x46>
  {
    Error_Handler();
 8001a22:	f000 f87d 	bl	8001b20 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 8001a26:	bf00      	nop
 8001a28:	bd80      	pop	{r7, pc}
 8001a2a:	bf00      	nop
 8001a2c:	200000cc 	.word	0x200000cc
 8001a30:	40013800 	.word	0x40013800

08001a34 <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 8001a34:	b580      	push	{r7, lr}
 8001a36:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8001a38:	4b11      	ldr	r3, [pc, #68]	@ (8001a80 <MX_USART2_UART_Init+0x4c>)
 8001a3a:	4a12      	ldr	r2, [pc, #72]	@ (8001a84 <MX_USART2_UART_Init+0x50>)
 8001a3c:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 9600;
 8001a3e:	4b10      	ldr	r3, [pc, #64]	@ (8001a80 <MX_USART2_UART_Init+0x4c>)
 8001a40:	f44f 5216 	mov.w	r2, #9600	@ 0x2580
 8001a44:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8001a46:	4b0e      	ldr	r3, [pc, #56]	@ (8001a80 <MX_USART2_UART_Init+0x4c>)
 8001a48:	2200      	movs	r2, #0
 8001a4a:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8001a4c:	4b0c      	ldr	r3, [pc, #48]	@ (8001a80 <MX_USART2_UART_Init+0x4c>)
 8001a4e:	2200      	movs	r2, #0
 8001a50:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8001a52:	4b0b      	ldr	r3, [pc, #44]	@ (8001a80 <MX_USART2_UART_Init+0x4c>)
 8001a54:	2200      	movs	r2, #0
 8001a56:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8001a58:	4b09      	ldr	r3, [pc, #36]	@ (8001a80 <MX_USART2_UART_Init+0x4c>)
 8001a5a:	220c      	movs	r2, #12
 8001a5c:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001a5e:	4b08      	ldr	r3, [pc, #32]	@ (8001a80 <MX_USART2_UART_Init+0x4c>)
 8001a60:	2200      	movs	r2, #0
 8001a62:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8001a64:	4b06      	ldr	r3, [pc, #24]	@ (8001a80 <MX_USART2_UART_Init+0x4c>)
 8001a66:	2200      	movs	r2, #0
 8001a68:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8001a6a:	4805      	ldr	r0, [pc, #20]	@ (8001a80 <MX_USART2_UART_Init+0x4c>)
 8001a6c:	f002 f95c 	bl	8003d28 <HAL_UART_Init>
 8001a70:	4603      	mov	r3, r0
 8001a72:	2b00      	cmp	r3, #0
 8001a74:	d001      	beq.n	8001a7a <MX_USART2_UART_Init+0x46>
  {
    Error_Handler();
 8001a76:	f000 f853 	bl	8001b20 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 8001a7a:	bf00      	nop
 8001a7c:	bd80      	pop	{r7, pc}
 8001a7e:	bf00      	nop
 8001a80:	20000114 	.word	0x20000114
 8001a84:	40004400 	.word	0x40004400

08001a88 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8001a88:	b580      	push	{r7, lr}
 8001a8a:	b088      	sub	sp, #32
 8001a8c:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001a8e:	f107 0310 	add.w	r3, r7, #16
 8001a92:	2200      	movs	r2, #0
 8001a94:	601a      	str	r2, [r3, #0]
 8001a96:	605a      	str	r2, [r3, #4]
 8001a98:	609a      	str	r2, [r3, #8]
 8001a9a:	60da      	str	r2, [r3, #12]
  /* USER CODE BEGIN MX_GPIO_Init_1 */

  /* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8001a9c:	4b1e      	ldr	r3, [pc, #120]	@ (8001b18 <MX_GPIO_Init+0x90>)
 8001a9e:	699b      	ldr	r3, [r3, #24]
 8001aa0:	4a1d      	ldr	r2, [pc, #116]	@ (8001b18 <MX_GPIO_Init+0x90>)
 8001aa2:	f043 0310 	orr.w	r3, r3, #16
 8001aa6:	6193      	str	r3, [r2, #24]
 8001aa8:	4b1b      	ldr	r3, [pc, #108]	@ (8001b18 <MX_GPIO_Init+0x90>)
 8001aaa:	699b      	ldr	r3, [r3, #24]
 8001aac:	f003 0310 	and.w	r3, r3, #16
 8001ab0:	60fb      	str	r3, [r7, #12]
 8001ab2:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8001ab4:	4b18      	ldr	r3, [pc, #96]	@ (8001b18 <MX_GPIO_Init+0x90>)
 8001ab6:	699b      	ldr	r3, [r3, #24]
 8001ab8:	4a17      	ldr	r2, [pc, #92]	@ (8001b18 <MX_GPIO_Init+0x90>)
 8001aba:	f043 0304 	orr.w	r3, r3, #4
 8001abe:	6193      	str	r3, [r2, #24]
 8001ac0:	4b15      	ldr	r3, [pc, #84]	@ (8001b18 <MX_GPIO_Init+0x90>)
 8001ac2:	699b      	ldr	r3, [r3, #24]
 8001ac4:	f003 0304 	and.w	r3, r3, #4
 8001ac8:	60bb      	str	r3, [r7, #8]
 8001aca:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8001acc:	4b12      	ldr	r3, [pc, #72]	@ (8001b18 <MX_GPIO_Init+0x90>)
 8001ace:	699b      	ldr	r3, [r3, #24]
 8001ad0:	4a11      	ldr	r2, [pc, #68]	@ (8001b18 <MX_GPIO_Init+0x90>)
 8001ad2:	f043 0308 	orr.w	r3, r3, #8
 8001ad6:	6193      	str	r3, [r2, #24]
 8001ad8:	4b0f      	ldr	r3, [pc, #60]	@ (8001b18 <MX_GPIO_Init+0x90>)
 8001ada:	699b      	ldr	r3, [r3, #24]
 8001adc:	f003 0308 	and.w	r3, r3, #8
 8001ae0:	607b      	str	r3, [r7, #4]
 8001ae2:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LED_GPIO_Port, LED_Pin, GPIO_PIN_RESET);
 8001ae4:	2200      	movs	r2, #0
 8001ae6:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 8001aea:	480c      	ldr	r0, [pc, #48]	@ (8001b1c <MX_GPIO_Init+0x94>)
 8001aec:	f000 fc8e 	bl	800240c <HAL_GPIO_WritePin>

  /*Configure GPIO pin : LED_Pin */
  GPIO_InitStruct.Pin = LED_Pin;
 8001af0:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8001af4:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001af6:	2301      	movs	r3, #1
 8001af8:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001afa:	2300      	movs	r3, #0
 8001afc:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001afe:	2302      	movs	r3, #2
 8001b00:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(LED_GPIO_Port, &GPIO_InitStruct);
 8001b02:	f107 0310 	add.w	r3, r7, #16
 8001b06:	4619      	mov	r1, r3
 8001b08:	4804      	ldr	r0, [pc, #16]	@ (8001b1c <MX_GPIO_Init+0x94>)
 8001b0a:	f000 fafb 	bl	8002104 <HAL_GPIO_Init>

  /* USER CODE BEGIN MX_GPIO_Init_2 */

  /* USER CODE END MX_GPIO_Init_2 */
}
 8001b0e:	bf00      	nop
 8001b10:	3720      	adds	r7, #32
 8001b12:	46bd      	mov	sp, r7
 8001b14:	bd80      	pop	{r7, pc}
 8001b16:	bf00      	nop
 8001b18:	40021000 	.word	0x40021000
 8001b1c:	40011000 	.word	0x40011000

08001b20 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001b20:	b480      	push	{r7}
 8001b22:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001b24:	b672      	cpsid	i
}
 8001b26:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
	/* User can add his own implementation to report the HAL error return state */
	__disable_irq();
	while (1)
 8001b28:	bf00      	nop
 8001b2a:	e7fd      	b.n	8001b28 <Error_Handler+0x8>

08001b2c <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001b2c:	b480      	push	{r7}
 8001b2e:	b085      	sub	sp, #20
 8001b30:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 8001b32:	4b15      	ldr	r3, [pc, #84]	@ (8001b88 <HAL_MspInit+0x5c>)
 8001b34:	699b      	ldr	r3, [r3, #24]
 8001b36:	4a14      	ldr	r2, [pc, #80]	@ (8001b88 <HAL_MspInit+0x5c>)
 8001b38:	f043 0301 	orr.w	r3, r3, #1
 8001b3c:	6193      	str	r3, [r2, #24]
 8001b3e:	4b12      	ldr	r3, [pc, #72]	@ (8001b88 <HAL_MspInit+0x5c>)
 8001b40:	699b      	ldr	r3, [r3, #24]
 8001b42:	f003 0301 	and.w	r3, r3, #1
 8001b46:	60bb      	str	r3, [r7, #8]
 8001b48:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_PWR_CLK_ENABLE();
 8001b4a:	4b0f      	ldr	r3, [pc, #60]	@ (8001b88 <HAL_MspInit+0x5c>)
 8001b4c:	69db      	ldr	r3, [r3, #28]
 8001b4e:	4a0e      	ldr	r2, [pc, #56]	@ (8001b88 <HAL_MspInit+0x5c>)
 8001b50:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8001b54:	61d3      	str	r3, [r2, #28]
 8001b56:	4b0c      	ldr	r3, [pc, #48]	@ (8001b88 <HAL_MspInit+0x5c>)
 8001b58:	69db      	ldr	r3, [r3, #28]
 8001b5a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001b5e:	607b      	str	r3, [r7, #4]
 8001b60:	687b      	ldr	r3, [r7, #4]

  /* System interrupt init*/

  /** NOJTAG: JTAG-DP Disabled and SW-DP Enabled
  */
  __HAL_AFIO_REMAP_SWJ_NOJTAG();
 8001b62:	4b0a      	ldr	r3, [pc, #40]	@ (8001b8c <HAL_MspInit+0x60>)
 8001b64:	685b      	ldr	r3, [r3, #4]
 8001b66:	60fb      	str	r3, [r7, #12]
 8001b68:	68fb      	ldr	r3, [r7, #12]
 8001b6a:	f023 63e0 	bic.w	r3, r3, #117440512	@ 0x7000000
 8001b6e:	60fb      	str	r3, [r7, #12]
 8001b70:	68fb      	ldr	r3, [r7, #12]
 8001b72:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 8001b76:	60fb      	str	r3, [r7, #12]
 8001b78:	4a04      	ldr	r2, [pc, #16]	@ (8001b8c <HAL_MspInit+0x60>)
 8001b7a:	68fb      	ldr	r3, [r7, #12]
 8001b7c:	6053      	str	r3, [r2, #4]

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001b7e:	bf00      	nop
 8001b80:	3714      	adds	r7, #20
 8001b82:	46bd      	mov	sp, r7
 8001b84:	bc80      	pop	{r7}
 8001b86:	4770      	bx	lr
 8001b88:	40021000 	.word	0x40021000
 8001b8c:	40010000 	.word	0x40010000

08001b90 <HAL_I2C_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hi2c: I2C handle pointer
  * @retval None
  */
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 8001b90:	b580      	push	{r7, lr}
 8001b92:	b088      	sub	sp, #32
 8001b94:	af00      	add	r7, sp, #0
 8001b96:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001b98:	f107 0310 	add.w	r3, r7, #16
 8001b9c:	2200      	movs	r2, #0
 8001b9e:	601a      	str	r2, [r3, #0]
 8001ba0:	605a      	str	r2, [r3, #4]
 8001ba2:	609a      	str	r2, [r3, #8]
 8001ba4:	60da      	str	r2, [r3, #12]
  if(hi2c->Instance==I2C1)
 8001ba6:	687b      	ldr	r3, [r7, #4]
 8001ba8:	681b      	ldr	r3, [r3, #0]
 8001baa:	4a15      	ldr	r2, [pc, #84]	@ (8001c00 <HAL_I2C_MspInit+0x70>)
 8001bac:	4293      	cmp	r3, r2
 8001bae:	d123      	bne.n	8001bf8 <HAL_I2C_MspInit+0x68>
  {
    /* USER CODE BEGIN I2C1_MspInit 0 */

    /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001bb0:	4b14      	ldr	r3, [pc, #80]	@ (8001c04 <HAL_I2C_MspInit+0x74>)
 8001bb2:	699b      	ldr	r3, [r3, #24]
 8001bb4:	4a13      	ldr	r2, [pc, #76]	@ (8001c04 <HAL_I2C_MspInit+0x74>)
 8001bb6:	f043 0308 	orr.w	r3, r3, #8
 8001bba:	6193      	str	r3, [r2, #24]
 8001bbc:	4b11      	ldr	r3, [pc, #68]	@ (8001c04 <HAL_I2C_MspInit+0x74>)
 8001bbe:	699b      	ldr	r3, [r3, #24]
 8001bc0:	f003 0308 	and.w	r3, r3, #8
 8001bc4:	60fb      	str	r3, [r7, #12]
 8001bc6:	68fb      	ldr	r3, [r7, #12]
    /**I2C1 GPIO Configuration
    PB6     ------> I2C1_SCL
    PB7     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 8001bc8:	23c0      	movs	r3, #192	@ 0xc0
 8001bca:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8001bcc:	2312      	movs	r3, #18
 8001bce:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8001bd0:	2303      	movs	r3, #3
 8001bd2:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001bd4:	f107 0310 	add.w	r3, r7, #16
 8001bd8:	4619      	mov	r1, r3
 8001bda:	480b      	ldr	r0, [pc, #44]	@ (8001c08 <HAL_I2C_MspInit+0x78>)
 8001bdc:	f000 fa92 	bl	8002104 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8001be0:	4b08      	ldr	r3, [pc, #32]	@ (8001c04 <HAL_I2C_MspInit+0x74>)
 8001be2:	69db      	ldr	r3, [r3, #28]
 8001be4:	4a07      	ldr	r2, [pc, #28]	@ (8001c04 <HAL_I2C_MspInit+0x74>)
 8001be6:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 8001bea:	61d3      	str	r3, [r2, #28]
 8001bec:	4b05      	ldr	r3, [pc, #20]	@ (8001c04 <HAL_I2C_MspInit+0x74>)
 8001bee:	69db      	ldr	r3, [r3, #28]
 8001bf0:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8001bf4:	60bb      	str	r3, [r7, #8]
 8001bf6:	68bb      	ldr	r3, [r7, #8]

    /* USER CODE END I2C1_MspInit 1 */

  }

}
 8001bf8:	bf00      	nop
 8001bfa:	3720      	adds	r7, #32
 8001bfc:	46bd      	mov	sp, r7
 8001bfe:	bd80      	pop	{r7, pc}
 8001c00:	40005400 	.word	0x40005400
 8001c04:	40021000 	.word	0x40021000
 8001c08:	40010c00 	.word	0x40010c00

08001c0c <HAL_UART_MspInit>:
  * This function configures the hardware resources used in this example
  * @param huart: UART handle pointer
  * @retval None
  */
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8001c0c:	b580      	push	{r7, lr}
 8001c0e:	b08a      	sub	sp, #40	@ 0x28
 8001c10:	af00      	add	r7, sp, #0
 8001c12:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001c14:	f107 0318 	add.w	r3, r7, #24
 8001c18:	2200      	movs	r2, #0
 8001c1a:	601a      	str	r2, [r3, #0]
 8001c1c:	605a      	str	r2, [r3, #4]
 8001c1e:	609a      	str	r2, [r3, #8]
 8001c20:	60da      	str	r2, [r3, #12]
  if(huart->Instance==USART1)
 8001c22:	687b      	ldr	r3, [r7, #4]
 8001c24:	681b      	ldr	r3, [r3, #0]
 8001c26:	4a37      	ldr	r2, [pc, #220]	@ (8001d04 <HAL_UART_MspInit+0xf8>)
 8001c28:	4293      	cmp	r3, r2
 8001c2a:	d132      	bne.n	8001c92 <HAL_UART_MspInit+0x86>
  {
    /* USER CODE BEGIN USART1_MspInit 0 */

    /* USER CODE END USART1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 8001c2c:	4b36      	ldr	r3, [pc, #216]	@ (8001d08 <HAL_UART_MspInit+0xfc>)
 8001c2e:	699b      	ldr	r3, [r3, #24]
 8001c30:	4a35      	ldr	r2, [pc, #212]	@ (8001d08 <HAL_UART_MspInit+0xfc>)
 8001c32:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8001c36:	6193      	str	r3, [r2, #24]
 8001c38:	4b33      	ldr	r3, [pc, #204]	@ (8001d08 <HAL_UART_MspInit+0xfc>)
 8001c3a:	699b      	ldr	r3, [r3, #24]
 8001c3c:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8001c40:	617b      	str	r3, [r7, #20]
 8001c42:	697b      	ldr	r3, [r7, #20]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001c44:	4b30      	ldr	r3, [pc, #192]	@ (8001d08 <HAL_UART_MspInit+0xfc>)
 8001c46:	699b      	ldr	r3, [r3, #24]
 8001c48:	4a2f      	ldr	r2, [pc, #188]	@ (8001d08 <HAL_UART_MspInit+0xfc>)
 8001c4a:	f043 0304 	orr.w	r3, r3, #4
 8001c4e:	6193      	str	r3, [r2, #24]
 8001c50:	4b2d      	ldr	r3, [pc, #180]	@ (8001d08 <HAL_UART_MspInit+0xfc>)
 8001c52:	699b      	ldr	r3, [r3, #24]
 8001c54:	f003 0304 	and.w	r3, r3, #4
 8001c58:	613b      	str	r3, [r7, #16]
 8001c5a:	693b      	ldr	r3, [r7, #16]
    /**USART1 GPIO Configuration
    PA9     ------> USART1_TX
    PA10     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9;
 8001c5c:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8001c60:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001c62:	2302      	movs	r3, #2
 8001c64:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8001c66:	2303      	movs	r3, #3
 8001c68:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001c6a:	f107 0318 	add.w	r3, r7, #24
 8001c6e:	4619      	mov	r1, r3
 8001c70:	4826      	ldr	r0, [pc, #152]	@ (8001d0c <HAL_UART_MspInit+0x100>)
 8001c72:	f000 fa47 	bl	8002104 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_10;
 8001c76:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8001c7a:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001c7c:	2300      	movs	r3, #0
 8001c7e:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001c80:	2300      	movs	r3, #0
 8001c82:	623b      	str	r3, [r7, #32]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001c84:	f107 0318 	add.w	r3, r7, #24
 8001c88:	4619      	mov	r1, r3
 8001c8a:	4820      	ldr	r0, [pc, #128]	@ (8001d0c <HAL_UART_MspInit+0x100>)
 8001c8c:	f000 fa3a 	bl	8002104 <HAL_GPIO_Init>
    /* USER CODE BEGIN USART2_MspInit 1 */

    /* USER CODE END USART2_MspInit 1 */
  }

}
 8001c90:	e034      	b.n	8001cfc <HAL_UART_MspInit+0xf0>
  else if(huart->Instance==USART2)
 8001c92:	687b      	ldr	r3, [r7, #4]
 8001c94:	681b      	ldr	r3, [r3, #0]
 8001c96:	4a1e      	ldr	r2, [pc, #120]	@ (8001d10 <HAL_UART_MspInit+0x104>)
 8001c98:	4293      	cmp	r3, r2
 8001c9a:	d12f      	bne.n	8001cfc <HAL_UART_MspInit+0xf0>
    __HAL_RCC_USART2_CLK_ENABLE();
 8001c9c:	4b1a      	ldr	r3, [pc, #104]	@ (8001d08 <HAL_UART_MspInit+0xfc>)
 8001c9e:	69db      	ldr	r3, [r3, #28]
 8001ca0:	4a19      	ldr	r2, [pc, #100]	@ (8001d08 <HAL_UART_MspInit+0xfc>)
 8001ca2:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8001ca6:	61d3      	str	r3, [r2, #28]
 8001ca8:	4b17      	ldr	r3, [pc, #92]	@ (8001d08 <HAL_UART_MspInit+0xfc>)
 8001caa:	69db      	ldr	r3, [r3, #28]
 8001cac:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001cb0:	60fb      	str	r3, [r7, #12]
 8001cb2:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001cb4:	4b14      	ldr	r3, [pc, #80]	@ (8001d08 <HAL_UART_MspInit+0xfc>)
 8001cb6:	699b      	ldr	r3, [r3, #24]
 8001cb8:	4a13      	ldr	r2, [pc, #76]	@ (8001d08 <HAL_UART_MspInit+0xfc>)
 8001cba:	f043 0304 	orr.w	r3, r3, #4
 8001cbe:	6193      	str	r3, [r2, #24]
 8001cc0:	4b11      	ldr	r3, [pc, #68]	@ (8001d08 <HAL_UART_MspInit+0xfc>)
 8001cc2:	699b      	ldr	r3, [r3, #24]
 8001cc4:	f003 0304 	and.w	r3, r3, #4
 8001cc8:	60bb      	str	r3, [r7, #8]
 8001cca:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = GPIO_PIN_2;
 8001ccc:	2304      	movs	r3, #4
 8001cce:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001cd0:	2302      	movs	r3, #2
 8001cd2:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8001cd4:	2303      	movs	r3, #3
 8001cd6:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001cd8:	f107 0318 	add.w	r3, r7, #24
 8001cdc:	4619      	mov	r1, r3
 8001cde:	480b      	ldr	r0, [pc, #44]	@ (8001d0c <HAL_UART_MspInit+0x100>)
 8001ce0:	f000 fa10 	bl	8002104 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = GPIO_PIN_3;
 8001ce4:	2308      	movs	r3, #8
 8001ce6:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001ce8:	2300      	movs	r3, #0
 8001cea:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001cec:	2300      	movs	r3, #0
 8001cee:	623b      	str	r3, [r7, #32]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001cf0:	f107 0318 	add.w	r3, r7, #24
 8001cf4:	4619      	mov	r1, r3
 8001cf6:	4805      	ldr	r0, [pc, #20]	@ (8001d0c <HAL_UART_MspInit+0x100>)
 8001cf8:	f000 fa04 	bl	8002104 <HAL_GPIO_Init>
}
 8001cfc:	bf00      	nop
 8001cfe:	3728      	adds	r7, #40	@ 0x28
 8001d00:	46bd      	mov	sp, r7
 8001d02:	bd80      	pop	{r7, pc}
 8001d04:	40013800 	.word	0x40013800
 8001d08:	40021000 	.word	0x40021000
 8001d0c:	40010800 	.word	0x40010800
 8001d10:	40004400 	.word	0x40004400

08001d14 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001d14:	b480      	push	{r7}
 8001d16:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8001d18:	bf00      	nop
 8001d1a:	e7fd      	b.n	8001d18 <NMI_Handler+0x4>

08001d1c <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001d1c:	b480      	push	{r7}
 8001d1e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001d20:	bf00      	nop
 8001d22:	e7fd      	b.n	8001d20 <HardFault_Handler+0x4>

08001d24 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001d24:	b480      	push	{r7}
 8001d26:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001d28:	bf00      	nop
 8001d2a:	e7fd      	b.n	8001d28 <MemManage_Handler+0x4>

08001d2c <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001d2c:	b480      	push	{r7}
 8001d2e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001d30:	bf00      	nop
 8001d32:	e7fd      	b.n	8001d30 <BusFault_Handler+0x4>

08001d34 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001d34:	b480      	push	{r7}
 8001d36:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001d38:	bf00      	nop
 8001d3a:	e7fd      	b.n	8001d38 <UsageFault_Handler+0x4>

08001d3c <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8001d3c:	b480      	push	{r7}
 8001d3e:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8001d40:	bf00      	nop
 8001d42:	46bd      	mov	sp, r7
 8001d44:	bc80      	pop	{r7}
 8001d46:	4770      	bx	lr

08001d48 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001d48:	b480      	push	{r7}
 8001d4a:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001d4c:	bf00      	nop
 8001d4e:	46bd      	mov	sp, r7
 8001d50:	bc80      	pop	{r7}
 8001d52:	4770      	bx	lr

08001d54 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8001d54:	b480      	push	{r7}
 8001d56:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8001d58:	bf00      	nop
 8001d5a:	46bd      	mov	sp, r7
 8001d5c:	bc80      	pop	{r7}
 8001d5e:	4770      	bx	lr

08001d60 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8001d60:	b580      	push	{r7, lr}
 8001d62:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8001d64:	f000 f8aa 	bl	8001ebc <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8001d68:	bf00      	nop
 8001d6a:	bd80      	pop	{r7, pc}

08001d6c <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8001d6c:	b580      	push	{r7, lr}
 8001d6e:	b086      	sub	sp, #24
 8001d70:	af00      	add	r7, sp, #0
 8001d72:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8001d74:	4a14      	ldr	r2, [pc, #80]	@ (8001dc8 <_sbrk+0x5c>)
 8001d76:	4b15      	ldr	r3, [pc, #84]	@ (8001dcc <_sbrk+0x60>)
 8001d78:	1ad3      	subs	r3, r2, r3
 8001d7a:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8001d7c:	697b      	ldr	r3, [r7, #20]
 8001d7e:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8001d80:	4b13      	ldr	r3, [pc, #76]	@ (8001dd0 <_sbrk+0x64>)
 8001d82:	681b      	ldr	r3, [r3, #0]
 8001d84:	2b00      	cmp	r3, #0
 8001d86:	d102      	bne.n	8001d8e <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8001d88:	4b11      	ldr	r3, [pc, #68]	@ (8001dd0 <_sbrk+0x64>)
 8001d8a:	4a12      	ldr	r2, [pc, #72]	@ (8001dd4 <_sbrk+0x68>)
 8001d8c:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8001d8e:	4b10      	ldr	r3, [pc, #64]	@ (8001dd0 <_sbrk+0x64>)
 8001d90:	681a      	ldr	r2, [r3, #0]
 8001d92:	687b      	ldr	r3, [r7, #4]
 8001d94:	4413      	add	r3, r2
 8001d96:	693a      	ldr	r2, [r7, #16]
 8001d98:	429a      	cmp	r2, r3
 8001d9a:	d207      	bcs.n	8001dac <_sbrk+0x40>
  {
    errno = ENOMEM;
 8001d9c:	f002 fa12 	bl	80041c4 <__errno>
 8001da0:	4603      	mov	r3, r0
 8001da2:	220c      	movs	r2, #12
 8001da4:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8001da6:	f04f 33ff 	mov.w	r3, #4294967295
 8001daa:	e009      	b.n	8001dc0 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8001dac:	4b08      	ldr	r3, [pc, #32]	@ (8001dd0 <_sbrk+0x64>)
 8001dae:	681b      	ldr	r3, [r3, #0]
 8001db0:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8001db2:	4b07      	ldr	r3, [pc, #28]	@ (8001dd0 <_sbrk+0x64>)
 8001db4:	681a      	ldr	r2, [r3, #0]
 8001db6:	687b      	ldr	r3, [r7, #4]
 8001db8:	4413      	add	r3, r2
 8001dba:	4a05      	ldr	r2, [pc, #20]	@ (8001dd0 <_sbrk+0x64>)
 8001dbc:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8001dbe:	68fb      	ldr	r3, [r7, #12]
}
 8001dc0:	4618      	mov	r0, r3
 8001dc2:	3718      	adds	r7, #24
 8001dc4:	46bd      	mov	sp, r7
 8001dc6:	bd80      	pop	{r7, pc}
 8001dc8:	20005000 	.word	0x20005000
 8001dcc:	00000400 	.word	0x00000400
 8001dd0:	200002b4 	.word	0x200002b4
 8001dd4:	20000408 	.word	0x20000408

08001dd8 <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 8001dd8:	b480      	push	{r7}
 8001dda:	af00      	add	r7, sp, #0

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8001ddc:	bf00      	nop
 8001dde:	46bd      	mov	sp, r7
 8001de0:	bc80      	pop	{r7}
 8001de2:	4770      	bx	lr

08001de4 <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Call the clock system initialization function.*/
    bl  SystemInit
 8001de4:	f7ff fff8 	bl	8001dd8 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8001de8:	480b      	ldr	r0, [pc, #44]	@ (8001e18 <LoopFillZerobss+0xe>)
  ldr r1, =_edata
 8001dea:	490c      	ldr	r1, [pc, #48]	@ (8001e1c <LoopFillZerobss+0x12>)
  ldr r2, =_sidata
 8001dec:	4a0c      	ldr	r2, [pc, #48]	@ (8001e20 <LoopFillZerobss+0x16>)
  movs r3, #0
 8001dee:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001df0:	e002      	b.n	8001df8 <LoopCopyDataInit>

08001df2 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8001df2:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001df4:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8001df6:	3304      	adds	r3, #4

08001df8 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001df8:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8001dfa:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001dfc:	d3f9      	bcc.n	8001df2 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8001dfe:	4a09      	ldr	r2, [pc, #36]	@ (8001e24 <LoopFillZerobss+0x1a>)
  ldr r4, =_ebss
 8001e00:	4c09      	ldr	r4, [pc, #36]	@ (8001e28 <LoopFillZerobss+0x1e>)
  movs r3, #0
 8001e02:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001e04:	e001      	b.n	8001e0a <LoopFillZerobss>

08001e06 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8001e06:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001e08:	3204      	adds	r2, #4

08001e0a <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8001e0a:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001e0c:	d3fb      	bcc.n	8001e06 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8001e0e:	f002 f9df 	bl	80041d0 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 8001e12:	f7ff fcdb 	bl	80017cc <main>
  bx lr
 8001e16:	4770      	bx	lr
  ldr r0, =_sdata
 8001e18:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8001e1c:	2000005c 	.word	0x2000005c
  ldr r2, =_sidata
 8001e20:	08004b9c 	.word	0x08004b9c
  ldr r2, =_sbss
 8001e24:	2000005c 	.word	0x2000005c
  ldr r4, =_ebss
 8001e28:	20000404 	.word	0x20000404

08001e2c <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8001e2c:	e7fe      	b.n	8001e2c <ADC1_2_IRQHandler>
	...

08001e30 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001e30:	b580      	push	{r7, lr}
 8001e32:	af00      	add	r7, sp, #0
    defined(STM32F102x6) || defined(STM32F102xB) || \
    defined(STM32F103x6) || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG) || \
    defined(STM32F105xC) || defined(STM32F107xC)

  /* Prefetch buffer is not available on value line devices */
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8001e34:	4b08      	ldr	r3, [pc, #32]	@ (8001e58 <HAL_Init+0x28>)
 8001e36:	681b      	ldr	r3, [r3, #0]
 8001e38:	4a07      	ldr	r2, [pc, #28]	@ (8001e58 <HAL_Init+0x28>)
 8001e3a:	f043 0310 	orr.w	r3, r3, #16
 8001e3e:	6013      	str	r3, [r2, #0]
#endif
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001e40:	2003      	movs	r0, #3
 8001e42:	f000 f92b 	bl	800209c <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8001e46:	200f      	movs	r0, #15
 8001e48:	f000 f808 	bl	8001e5c <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8001e4c:	f7ff fe6e 	bl	8001b2c <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8001e50:	2300      	movs	r3, #0
}
 8001e52:	4618      	mov	r0, r3
 8001e54:	bd80      	pop	{r7, pc}
 8001e56:	bf00      	nop
 8001e58:	40022000 	.word	0x40022000

08001e5c <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001e5c:	b580      	push	{r7, lr}
 8001e5e:	b082      	sub	sp, #8
 8001e60:	af00      	add	r7, sp, #0
 8001e62:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8001e64:	4b12      	ldr	r3, [pc, #72]	@ (8001eb0 <HAL_InitTick+0x54>)
 8001e66:	681a      	ldr	r2, [r3, #0]
 8001e68:	4b12      	ldr	r3, [pc, #72]	@ (8001eb4 <HAL_InitTick+0x58>)
 8001e6a:	781b      	ldrb	r3, [r3, #0]
 8001e6c:	4619      	mov	r1, r3
 8001e6e:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8001e72:	fbb3 f3f1 	udiv	r3, r3, r1
 8001e76:	fbb2 f3f3 	udiv	r3, r2, r3
 8001e7a:	4618      	mov	r0, r3
 8001e7c:	f000 f935 	bl	80020ea <HAL_SYSTICK_Config>
 8001e80:	4603      	mov	r3, r0
 8001e82:	2b00      	cmp	r3, #0
 8001e84:	d001      	beq.n	8001e8a <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8001e86:	2301      	movs	r3, #1
 8001e88:	e00e      	b.n	8001ea8 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8001e8a:	687b      	ldr	r3, [r7, #4]
 8001e8c:	2b0f      	cmp	r3, #15
 8001e8e:	d80a      	bhi.n	8001ea6 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8001e90:	2200      	movs	r2, #0
 8001e92:	6879      	ldr	r1, [r7, #4]
 8001e94:	f04f 30ff 	mov.w	r0, #4294967295
 8001e98:	f000 f90b 	bl	80020b2 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8001e9c:	4a06      	ldr	r2, [pc, #24]	@ (8001eb8 <HAL_InitTick+0x5c>)
 8001e9e:	687b      	ldr	r3, [r7, #4]
 8001ea0:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8001ea2:	2300      	movs	r3, #0
 8001ea4:	e000      	b.n	8001ea8 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8001ea6:	2301      	movs	r3, #1
}
 8001ea8:	4618      	mov	r0, r3
 8001eaa:	3708      	adds	r7, #8
 8001eac:	46bd      	mov	sp, r7
 8001eae:	bd80      	pop	{r7, pc}
 8001eb0:	20000000 	.word	0x20000000
 8001eb4:	20000008 	.word	0x20000008
 8001eb8:	20000004 	.word	0x20000004

08001ebc <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001ebc:	b480      	push	{r7}
 8001ebe:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8001ec0:	4b05      	ldr	r3, [pc, #20]	@ (8001ed8 <HAL_IncTick+0x1c>)
 8001ec2:	781b      	ldrb	r3, [r3, #0]
 8001ec4:	461a      	mov	r2, r3
 8001ec6:	4b05      	ldr	r3, [pc, #20]	@ (8001edc <HAL_IncTick+0x20>)
 8001ec8:	681b      	ldr	r3, [r3, #0]
 8001eca:	4413      	add	r3, r2
 8001ecc:	4a03      	ldr	r2, [pc, #12]	@ (8001edc <HAL_IncTick+0x20>)
 8001ece:	6013      	str	r3, [r2, #0]
}
 8001ed0:	bf00      	nop
 8001ed2:	46bd      	mov	sp, r7
 8001ed4:	bc80      	pop	{r7}
 8001ed6:	4770      	bx	lr
 8001ed8:	20000008 	.word	0x20000008
 8001edc:	200002b8 	.word	0x200002b8

08001ee0 <HAL_GetTick>:
  * @note  This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001ee0:	b480      	push	{r7}
 8001ee2:	af00      	add	r7, sp, #0
  return uwTick;
 8001ee4:	4b02      	ldr	r3, [pc, #8]	@ (8001ef0 <HAL_GetTick+0x10>)
 8001ee6:	681b      	ldr	r3, [r3, #0]
}
 8001ee8:	4618      	mov	r0, r3
 8001eea:	46bd      	mov	sp, r7
 8001eec:	bc80      	pop	{r7}
 8001eee:	4770      	bx	lr
 8001ef0:	200002b8 	.word	0x200002b8

08001ef4 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8001ef4:	b580      	push	{r7, lr}
 8001ef6:	b084      	sub	sp, #16
 8001ef8:	af00      	add	r7, sp, #0
 8001efa:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8001efc:	f7ff fff0 	bl	8001ee0 <HAL_GetTick>
 8001f00:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8001f02:	687b      	ldr	r3, [r7, #4]
 8001f04:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8001f06:	68fb      	ldr	r3, [r7, #12]
 8001f08:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001f0c:	d005      	beq.n	8001f1a <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8001f0e:	4b0a      	ldr	r3, [pc, #40]	@ (8001f38 <HAL_Delay+0x44>)
 8001f10:	781b      	ldrb	r3, [r3, #0]
 8001f12:	461a      	mov	r2, r3
 8001f14:	68fb      	ldr	r3, [r7, #12]
 8001f16:	4413      	add	r3, r2
 8001f18:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8001f1a:	bf00      	nop
 8001f1c:	f7ff ffe0 	bl	8001ee0 <HAL_GetTick>
 8001f20:	4602      	mov	r2, r0
 8001f22:	68bb      	ldr	r3, [r7, #8]
 8001f24:	1ad3      	subs	r3, r2, r3
 8001f26:	68fa      	ldr	r2, [r7, #12]
 8001f28:	429a      	cmp	r2, r3
 8001f2a:	d8f7      	bhi.n	8001f1c <HAL_Delay+0x28>
  {
  }
}
 8001f2c:	bf00      	nop
 8001f2e:	bf00      	nop
 8001f30:	3710      	adds	r7, #16
 8001f32:	46bd      	mov	sp, r7
 8001f34:	bd80      	pop	{r7, pc}
 8001f36:	bf00      	nop
 8001f38:	20000008 	.word	0x20000008

08001f3c <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001f3c:	b480      	push	{r7}
 8001f3e:	b085      	sub	sp, #20
 8001f40:	af00      	add	r7, sp, #0
 8001f42:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8001f44:	687b      	ldr	r3, [r7, #4]
 8001f46:	f003 0307 	and.w	r3, r3, #7
 8001f4a:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8001f4c:	4b0c      	ldr	r3, [pc, #48]	@ (8001f80 <__NVIC_SetPriorityGrouping+0x44>)
 8001f4e:	68db      	ldr	r3, [r3, #12]
 8001f50:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8001f52:	68ba      	ldr	r2, [r7, #8]
 8001f54:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8001f58:	4013      	ands	r3, r2
 8001f5a:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 8001f5c:	68fb      	ldr	r3, [r7, #12]
 8001f5e:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8001f60:	68bb      	ldr	r3, [r7, #8]
 8001f62:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8001f64:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8001f68:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8001f6c:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8001f6e:	4a04      	ldr	r2, [pc, #16]	@ (8001f80 <__NVIC_SetPriorityGrouping+0x44>)
 8001f70:	68bb      	ldr	r3, [r7, #8]
 8001f72:	60d3      	str	r3, [r2, #12]
}
 8001f74:	bf00      	nop
 8001f76:	3714      	adds	r7, #20
 8001f78:	46bd      	mov	sp, r7
 8001f7a:	bc80      	pop	{r7}
 8001f7c:	4770      	bx	lr
 8001f7e:	bf00      	nop
 8001f80:	e000ed00 	.word	0xe000ed00

08001f84 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8001f84:	b480      	push	{r7}
 8001f86:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8001f88:	4b04      	ldr	r3, [pc, #16]	@ (8001f9c <__NVIC_GetPriorityGrouping+0x18>)
 8001f8a:	68db      	ldr	r3, [r3, #12]
 8001f8c:	0a1b      	lsrs	r3, r3, #8
 8001f8e:	f003 0307 	and.w	r3, r3, #7
}
 8001f92:	4618      	mov	r0, r3
 8001f94:	46bd      	mov	sp, r7
 8001f96:	bc80      	pop	{r7}
 8001f98:	4770      	bx	lr
 8001f9a:	bf00      	nop
 8001f9c:	e000ed00 	.word	0xe000ed00

08001fa0 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8001fa0:	b480      	push	{r7}
 8001fa2:	b083      	sub	sp, #12
 8001fa4:	af00      	add	r7, sp, #0
 8001fa6:	4603      	mov	r3, r0
 8001fa8:	6039      	str	r1, [r7, #0]
 8001faa:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001fac:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001fb0:	2b00      	cmp	r3, #0
 8001fb2:	db0a      	blt.n	8001fca <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001fb4:	683b      	ldr	r3, [r7, #0]
 8001fb6:	b2da      	uxtb	r2, r3
 8001fb8:	490c      	ldr	r1, [pc, #48]	@ (8001fec <__NVIC_SetPriority+0x4c>)
 8001fba:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001fbe:	0112      	lsls	r2, r2, #4
 8001fc0:	b2d2      	uxtb	r2, r2
 8001fc2:	440b      	add	r3, r1
 8001fc4:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8001fc8:	e00a      	b.n	8001fe0 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001fca:	683b      	ldr	r3, [r7, #0]
 8001fcc:	b2da      	uxtb	r2, r3
 8001fce:	4908      	ldr	r1, [pc, #32]	@ (8001ff0 <__NVIC_SetPriority+0x50>)
 8001fd0:	79fb      	ldrb	r3, [r7, #7]
 8001fd2:	f003 030f 	and.w	r3, r3, #15
 8001fd6:	3b04      	subs	r3, #4
 8001fd8:	0112      	lsls	r2, r2, #4
 8001fda:	b2d2      	uxtb	r2, r2
 8001fdc:	440b      	add	r3, r1
 8001fde:	761a      	strb	r2, [r3, #24]
}
 8001fe0:	bf00      	nop
 8001fe2:	370c      	adds	r7, #12
 8001fe4:	46bd      	mov	sp, r7
 8001fe6:	bc80      	pop	{r7}
 8001fe8:	4770      	bx	lr
 8001fea:	bf00      	nop
 8001fec:	e000e100 	.word	0xe000e100
 8001ff0:	e000ed00 	.word	0xe000ed00

08001ff4 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001ff4:	b480      	push	{r7}
 8001ff6:	b089      	sub	sp, #36	@ 0x24
 8001ff8:	af00      	add	r7, sp, #0
 8001ffa:	60f8      	str	r0, [r7, #12]
 8001ffc:	60b9      	str	r1, [r7, #8]
 8001ffe:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8002000:	68fb      	ldr	r3, [r7, #12]
 8002002:	f003 0307 	and.w	r3, r3, #7
 8002006:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8002008:	69fb      	ldr	r3, [r7, #28]
 800200a:	f1c3 0307 	rsb	r3, r3, #7
 800200e:	2b04      	cmp	r3, #4
 8002010:	bf28      	it	cs
 8002012:	2304      	movcs	r3, #4
 8002014:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8002016:	69fb      	ldr	r3, [r7, #28]
 8002018:	3304      	adds	r3, #4
 800201a:	2b06      	cmp	r3, #6
 800201c:	d902      	bls.n	8002024 <NVIC_EncodePriority+0x30>
 800201e:	69fb      	ldr	r3, [r7, #28]
 8002020:	3b03      	subs	r3, #3
 8002022:	e000      	b.n	8002026 <NVIC_EncodePriority+0x32>
 8002024:	2300      	movs	r3, #0
 8002026:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002028:	f04f 32ff 	mov.w	r2, #4294967295
 800202c:	69bb      	ldr	r3, [r7, #24]
 800202e:	fa02 f303 	lsl.w	r3, r2, r3
 8002032:	43da      	mvns	r2, r3
 8002034:	68bb      	ldr	r3, [r7, #8]
 8002036:	401a      	ands	r2, r3
 8002038:	697b      	ldr	r3, [r7, #20]
 800203a:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 800203c:	f04f 31ff 	mov.w	r1, #4294967295
 8002040:	697b      	ldr	r3, [r7, #20]
 8002042:	fa01 f303 	lsl.w	r3, r1, r3
 8002046:	43d9      	mvns	r1, r3
 8002048:	687b      	ldr	r3, [r7, #4]
 800204a:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800204c:	4313      	orrs	r3, r2
         );
}
 800204e:	4618      	mov	r0, r3
 8002050:	3724      	adds	r7, #36	@ 0x24
 8002052:	46bd      	mov	sp, r7
 8002054:	bc80      	pop	{r7}
 8002056:	4770      	bx	lr

08002058 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8002058:	b580      	push	{r7, lr}
 800205a:	b082      	sub	sp, #8
 800205c:	af00      	add	r7, sp, #0
 800205e:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8002060:	687b      	ldr	r3, [r7, #4]
 8002062:	3b01      	subs	r3, #1
 8002064:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8002068:	d301      	bcc.n	800206e <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 800206a:	2301      	movs	r3, #1
 800206c:	e00f      	b.n	800208e <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 800206e:	4a0a      	ldr	r2, [pc, #40]	@ (8002098 <SysTick_Config+0x40>)
 8002070:	687b      	ldr	r3, [r7, #4]
 8002072:	3b01      	subs	r3, #1
 8002074:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8002076:	210f      	movs	r1, #15
 8002078:	f04f 30ff 	mov.w	r0, #4294967295
 800207c:	f7ff ff90 	bl	8001fa0 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8002080:	4b05      	ldr	r3, [pc, #20]	@ (8002098 <SysTick_Config+0x40>)
 8002082:	2200      	movs	r2, #0
 8002084:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8002086:	4b04      	ldr	r3, [pc, #16]	@ (8002098 <SysTick_Config+0x40>)
 8002088:	2207      	movs	r2, #7
 800208a:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 800208c:	2300      	movs	r3, #0
}
 800208e:	4618      	mov	r0, r3
 8002090:	3708      	adds	r7, #8
 8002092:	46bd      	mov	sp, r7
 8002094:	bd80      	pop	{r7, pc}
 8002096:	bf00      	nop
 8002098:	e000e010 	.word	0xe000e010

0800209c <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800209c:	b580      	push	{r7, lr}
 800209e:	b082      	sub	sp, #8
 80020a0:	af00      	add	r7, sp, #0
 80020a2:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80020a4:	6878      	ldr	r0, [r7, #4]
 80020a6:	f7ff ff49 	bl	8001f3c <__NVIC_SetPriorityGrouping>
}
 80020aa:	bf00      	nop
 80020ac:	3708      	adds	r7, #8
 80020ae:	46bd      	mov	sp, r7
 80020b0:	bd80      	pop	{r7, pc}

080020b2 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 80020b2:	b580      	push	{r7, lr}
 80020b4:	b086      	sub	sp, #24
 80020b6:	af00      	add	r7, sp, #0
 80020b8:	4603      	mov	r3, r0
 80020ba:	60b9      	str	r1, [r7, #8]
 80020bc:	607a      	str	r2, [r7, #4]
 80020be:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 80020c0:	2300      	movs	r3, #0
 80020c2:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 80020c4:	f7ff ff5e 	bl	8001f84 <__NVIC_GetPriorityGrouping>
 80020c8:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80020ca:	687a      	ldr	r2, [r7, #4]
 80020cc:	68b9      	ldr	r1, [r7, #8]
 80020ce:	6978      	ldr	r0, [r7, #20]
 80020d0:	f7ff ff90 	bl	8001ff4 <NVIC_EncodePriority>
 80020d4:	4602      	mov	r2, r0
 80020d6:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80020da:	4611      	mov	r1, r2
 80020dc:	4618      	mov	r0, r3
 80020de:	f7ff ff5f 	bl	8001fa0 <__NVIC_SetPriority>
}
 80020e2:	bf00      	nop
 80020e4:	3718      	adds	r7, #24
 80020e6:	46bd      	mov	sp, r7
 80020e8:	bd80      	pop	{r7, pc}

080020ea <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80020ea:	b580      	push	{r7, lr}
 80020ec:	b082      	sub	sp, #8
 80020ee:	af00      	add	r7, sp, #0
 80020f0:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 80020f2:	6878      	ldr	r0, [r7, #4]
 80020f4:	f7ff ffb0 	bl	8002058 <SysTick_Config>
 80020f8:	4603      	mov	r3, r0
}
 80020fa:	4618      	mov	r0, r3
 80020fc:	3708      	adds	r7, #8
 80020fe:	46bd      	mov	sp, r7
 8002100:	bd80      	pop	{r7, pc}
	...

08002104 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8002104:	b480      	push	{r7}
 8002106:	b08b      	sub	sp, #44	@ 0x2c
 8002108:	af00      	add	r7, sp, #0
 800210a:	6078      	str	r0, [r7, #4]
 800210c:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 800210e:	2300      	movs	r3, #0
 8002110:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t ioposition;
  uint32_t iocurrent;
  uint32_t temp;
  uint32_t config = 0x00u;
 8002112:	2300      	movs	r3, #0
 8002114:	623b      	str	r3, [r7, #32]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8002116:	e169      	b.n	80023ec <HAL_GPIO_Init+0x2e8>
  {
    /* Get the IO position */
    ioposition = (0x01uL << position);
 8002118:	2201      	movs	r2, #1
 800211a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800211c:	fa02 f303 	lsl.w	r3, r2, r3
 8002120:	61fb      	str	r3, [r7, #28]

    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8002122:	683b      	ldr	r3, [r7, #0]
 8002124:	681b      	ldr	r3, [r3, #0]
 8002126:	69fa      	ldr	r2, [r7, #28]
 8002128:	4013      	ands	r3, r2
 800212a:	61bb      	str	r3, [r7, #24]

    if (iocurrent == ioposition)
 800212c:	69ba      	ldr	r2, [r7, #24]
 800212e:	69fb      	ldr	r3, [r7, #28]
 8002130:	429a      	cmp	r2, r3
 8002132:	f040 8158 	bne.w	80023e6 <HAL_GPIO_Init+0x2e2>
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 8002136:	683b      	ldr	r3, [r7, #0]
 8002138:	685b      	ldr	r3, [r3, #4]
 800213a:	4a9a      	ldr	r2, [pc, #616]	@ (80023a4 <HAL_GPIO_Init+0x2a0>)
 800213c:	4293      	cmp	r3, r2
 800213e:	d05e      	beq.n	80021fe <HAL_GPIO_Init+0xfa>
 8002140:	4a98      	ldr	r2, [pc, #608]	@ (80023a4 <HAL_GPIO_Init+0x2a0>)
 8002142:	4293      	cmp	r3, r2
 8002144:	d875      	bhi.n	8002232 <HAL_GPIO_Init+0x12e>
 8002146:	4a98      	ldr	r2, [pc, #608]	@ (80023a8 <HAL_GPIO_Init+0x2a4>)
 8002148:	4293      	cmp	r3, r2
 800214a:	d058      	beq.n	80021fe <HAL_GPIO_Init+0xfa>
 800214c:	4a96      	ldr	r2, [pc, #600]	@ (80023a8 <HAL_GPIO_Init+0x2a4>)
 800214e:	4293      	cmp	r3, r2
 8002150:	d86f      	bhi.n	8002232 <HAL_GPIO_Init+0x12e>
 8002152:	4a96      	ldr	r2, [pc, #600]	@ (80023ac <HAL_GPIO_Init+0x2a8>)
 8002154:	4293      	cmp	r3, r2
 8002156:	d052      	beq.n	80021fe <HAL_GPIO_Init+0xfa>
 8002158:	4a94      	ldr	r2, [pc, #592]	@ (80023ac <HAL_GPIO_Init+0x2a8>)
 800215a:	4293      	cmp	r3, r2
 800215c:	d869      	bhi.n	8002232 <HAL_GPIO_Init+0x12e>
 800215e:	4a94      	ldr	r2, [pc, #592]	@ (80023b0 <HAL_GPIO_Init+0x2ac>)
 8002160:	4293      	cmp	r3, r2
 8002162:	d04c      	beq.n	80021fe <HAL_GPIO_Init+0xfa>
 8002164:	4a92      	ldr	r2, [pc, #584]	@ (80023b0 <HAL_GPIO_Init+0x2ac>)
 8002166:	4293      	cmp	r3, r2
 8002168:	d863      	bhi.n	8002232 <HAL_GPIO_Init+0x12e>
 800216a:	4a92      	ldr	r2, [pc, #584]	@ (80023b4 <HAL_GPIO_Init+0x2b0>)
 800216c:	4293      	cmp	r3, r2
 800216e:	d046      	beq.n	80021fe <HAL_GPIO_Init+0xfa>
 8002170:	4a90      	ldr	r2, [pc, #576]	@ (80023b4 <HAL_GPIO_Init+0x2b0>)
 8002172:	4293      	cmp	r3, r2
 8002174:	d85d      	bhi.n	8002232 <HAL_GPIO_Init+0x12e>
 8002176:	2b12      	cmp	r3, #18
 8002178:	d82a      	bhi.n	80021d0 <HAL_GPIO_Init+0xcc>
 800217a:	2b12      	cmp	r3, #18
 800217c:	d859      	bhi.n	8002232 <HAL_GPIO_Init+0x12e>
 800217e:	a201      	add	r2, pc, #4	@ (adr r2, 8002184 <HAL_GPIO_Init+0x80>)
 8002180:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002184:	080021ff 	.word	0x080021ff
 8002188:	080021d9 	.word	0x080021d9
 800218c:	080021eb 	.word	0x080021eb
 8002190:	0800222d 	.word	0x0800222d
 8002194:	08002233 	.word	0x08002233
 8002198:	08002233 	.word	0x08002233
 800219c:	08002233 	.word	0x08002233
 80021a0:	08002233 	.word	0x08002233
 80021a4:	08002233 	.word	0x08002233
 80021a8:	08002233 	.word	0x08002233
 80021ac:	08002233 	.word	0x08002233
 80021b0:	08002233 	.word	0x08002233
 80021b4:	08002233 	.word	0x08002233
 80021b8:	08002233 	.word	0x08002233
 80021bc:	08002233 	.word	0x08002233
 80021c0:	08002233 	.word	0x08002233
 80021c4:	08002233 	.word	0x08002233
 80021c8:	080021e1 	.word	0x080021e1
 80021cc:	080021f5 	.word	0x080021f5
 80021d0:	4a79      	ldr	r2, [pc, #484]	@ (80023b8 <HAL_GPIO_Init+0x2b4>)
 80021d2:	4293      	cmp	r3, r2
 80021d4:	d013      	beq.n	80021fe <HAL_GPIO_Init+0xfa>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
          break;

        /* Parameters are checked with assert_param */
        default:
          break;
 80021d6:	e02c      	b.n	8002232 <HAL_GPIO_Init+0x12e>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 80021d8:	683b      	ldr	r3, [r7, #0]
 80021da:	68db      	ldr	r3, [r3, #12]
 80021dc:	623b      	str	r3, [r7, #32]
          break;
 80021de:	e029      	b.n	8002234 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 80021e0:	683b      	ldr	r3, [r7, #0]
 80021e2:	68db      	ldr	r3, [r3, #12]
 80021e4:	3304      	adds	r3, #4
 80021e6:	623b      	str	r3, [r7, #32]
          break;
 80021e8:	e024      	b.n	8002234 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 80021ea:	683b      	ldr	r3, [r7, #0]
 80021ec:	68db      	ldr	r3, [r3, #12]
 80021ee:	3308      	adds	r3, #8
 80021f0:	623b      	str	r3, [r7, #32]
          break;
 80021f2:	e01f      	b.n	8002234 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 80021f4:	683b      	ldr	r3, [r7, #0]
 80021f6:	68db      	ldr	r3, [r3, #12]
 80021f8:	330c      	adds	r3, #12
 80021fa:	623b      	str	r3, [r7, #32]
          break;
 80021fc:	e01a      	b.n	8002234 <HAL_GPIO_Init+0x130>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 80021fe:	683b      	ldr	r3, [r7, #0]
 8002200:	689b      	ldr	r3, [r3, #8]
 8002202:	2b00      	cmp	r3, #0
 8002204:	d102      	bne.n	800220c <HAL_GPIO_Init+0x108>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 8002206:	2304      	movs	r3, #4
 8002208:	623b      	str	r3, [r7, #32]
          break;
 800220a:	e013      	b.n	8002234 <HAL_GPIO_Init+0x130>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 800220c:	683b      	ldr	r3, [r7, #0]
 800220e:	689b      	ldr	r3, [r3, #8]
 8002210:	2b01      	cmp	r3, #1
 8002212:	d105      	bne.n	8002220 <HAL_GPIO_Init+0x11c>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8002214:	2308      	movs	r3, #8
 8002216:	623b      	str	r3, [r7, #32]
            GPIOx->BSRR = ioposition;
 8002218:	687b      	ldr	r3, [r7, #4]
 800221a:	69fa      	ldr	r2, [r7, #28]
 800221c:	611a      	str	r2, [r3, #16]
          break;
 800221e:	e009      	b.n	8002234 <HAL_GPIO_Init+0x130>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8002220:	2308      	movs	r3, #8
 8002222:	623b      	str	r3, [r7, #32]
            GPIOx->BRR = ioposition;
 8002224:	687b      	ldr	r3, [r7, #4]
 8002226:	69fa      	ldr	r2, [r7, #28]
 8002228:	615a      	str	r2, [r3, #20]
          break;
 800222a:	e003      	b.n	8002234 <HAL_GPIO_Init+0x130>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 800222c:	2300      	movs	r3, #0
 800222e:	623b      	str	r3, [r7, #32]
          break;
 8002230:	e000      	b.n	8002234 <HAL_GPIO_Init+0x130>
          break;
 8002232:	bf00      	nop
      }

      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 8002234:	69bb      	ldr	r3, [r7, #24]
 8002236:	2bff      	cmp	r3, #255	@ 0xff
 8002238:	d801      	bhi.n	800223e <HAL_GPIO_Init+0x13a>
 800223a:	687b      	ldr	r3, [r7, #4]
 800223c:	e001      	b.n	8002242 <HAL_GPIO_Init+0x13e>
 800223e:	687b      	ldr	r3, [r7, #4]
 8002240:	3304      	adds	r3, #4
 8002242:	617b      	str	r3, [r7, #20]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 8002244:	69bb      	ldr	r3, [r7, #24]
 8002246:	2bff      	cmp	r3, #255	@ 0xff
 8002248:	d802      	bhi.n	8002250 <HAL_GPIO_Init+0x14c>
 800224a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800224c:	009b      	lsls	r3, r3, #2
 800224e:	e002      	b.n	8002256 <HAL_GPIO_Init+0x152>
 8002250:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002252:	3b08      	subs	r3, #8
 8002254:	009b      	lsls	r3, r3, #2
 8002256:	613b      	str	r3, [r7, #16]

      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 8002258:	697b      	ldr	r3, [r7, #20]
 800225a:	681a      	ldr	r2, [r3, #0]
 800225c:	210f      	movs	r1, #15
 800225e:	693b      	ldr	r3, [r7, #16]
 8002260:	fa01 f303 	lsl.w	r3, r1, r3
 8002264:	43db      	mvns	r3, r3
 8002266:	401a      	ands	r2, r3
 8002268:	6a39      	ldr	r1, [r7, #32]
 800226a:	693b      	ldr	r3, [r7, #16]
 800226c:	fa01 f303 	lsl.w	r3, r1, r3
 8002270:	431a      	orrs	r2, r3
 8002272:	697b      	ldr	r3, [r7, #20]
 8002274:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8002276:	683b      	ldr	r3, [r7, #0]
 8002278:	685b      	ldr	r3, [r3, #4]
 800227a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800227e:	2b00      	cmp	r3, #0
 8002280:	f000 80b1 	beq.w	80023e6 <HAL_GPIO_Init+0x2e2>
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 8002284:	4b4d      	ldr	r3, [pc, #308]	@ (80023bc <HAL_GPIO_Init+0x2b8>)
 8002286:	699b      	ldr	r3, [r3, #24]
 8002288:	4a4c      	ldr	r2, [pc, #304]	@ (80023bc <HAL_GPIO_Init+0x2b8>)
 800228a:	f043 0301 	orr.w	r3, r3, #1
 800228e:	6193      	str	r3, [r2, #24]
 8002290:	4b4a      	ldr	r3, [pc, #296]	@ (80023bc <HAL_GPIO_Init+0x2b8>)
 8002292:	699b      	ldr	r3, [r3, #24]
 8002294:	f003 0301 	and.w	r3, r3, #1
 8002298:	60bb      	str	r3, [r7, #8]
 800229a:	68bb      	ldr	r3, [r7, #8]
        temp = AFIO->EXTICR[position >> 2u];
 800229c:	4a48      	ldr	r2, [pc, #288]	@ (80023c0 <HAL_GPIO_Init+0x2bc>)
 800229e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80022a0:	089b      	lsrs	r3, r3, #2
 80022a2:	3302      	adds	r3, #2
 80022a4:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80022a8:	60fb      	str	r3, [r7, #12]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 80022aa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80022ac:	f003 0303 	and.w	r3, r3, #3
 80022b0:	009b      	lsls	r3, r3, #2
 80022b2:	220f      	movs	r2, #15
 80022b4:	fa02 f303 	lsl.w	r3, r2, r3
 80022b8:	43db      	mvns	r3, r3
 80022ba:	68fa      	ldr	r2, [r7, #12]
 80022bc:	4013      	ands	r3, r2
 80022be:	60fb      	str	r3, [r7, #12]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 80022c0:	687b      	ldr	r3, [r7, #4]
 80022c2:	4a40      	ldr	r2, [pc, #256]	@ (80023c4 <HAL_GPIO_Init+0x2c0>)
 80022c4:	4293      	cmp	r3, r2
 80022c6:	d013      	beq.n	80022f0 <HAL_GPIO_Init+0x1ec>
 80022c8:	687b      	ldr	r3, [r7, #4]
 80022ca:	4a3f      	ldr	r2, [pc, #252]	@ (80023c8 <HAL_GPIO_Init+0x2c4>)
 80022cc:	4293      	cmp	r3, r2
 80022ce:	d00d      	beq.n	80022ec <HAL_GPIO_Init+0x1e8>
 80022d0:	687b      	ldr	r3, [r7, #4]
 80022d2:	4a3e      	ldr	r2, [pc, #248]	@ (80023cc <HAL_GPIO_Init+0x2c8>)
 80022d4:	4293      	cmp	r3, r2
 80022d6:	d007      	beq.n	80022e8 <HAL_GPIO_Init+0x1e4>
 80022d8:	687b      	ldr	r3, [r7, #4]
 80022da:	4a3d      	ldr	r2, [pc, #244]	@ (80023d0 <HAL_GPIO_Init+0x2cc>)
 80022dc:	4293      	cmp	r3, r2
 80022de:	d101      	bne.n	80022e4 <HAL_GPIO_Init+0x1e0>
 80022e0:	2303      	movs	r3, #3
 80022e2:	e006      	b.n	80022f2 <HAL_GPIO_Init+0x1ee>
 80022e4:	2304      	movs	r3, #4
 80022e6:	e004      	b.n	80022f2 <HAL_GPIO_Init+0x1ee>
 80022e8:	2302      	movs	r3, #2
 80022ea:	e002      	b.n	80022f2 <HAL_GPIO_Init+0x1ee>
 80022ec:	2301      	movs	r3, #1
 80022ee:	e000      	b.n	80022f2 <HAL_GPIO_Init+0x1ee>
 80022f0:	2300      	movs	r3, #0
 80022f2:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80022f4:	f002 0203 	and.w	r2, r2, #3
 80022f8:	0092      	lsls	r2, r2, #2
 80022fa:	4093      	lsls	r3, r2
 80022fc:	68fa      	ldr	r2, [r7, #12]
 80022fe:	4313      	orrs	r3, r2
 8002300:	60fb      	str	r3, [r7, #12]
        AFIO->EXTICR[position >> 2u] = temp;
 8002302:	492f      	ldr	r1, [pc, #188]	@ (80023c0 <HAL_GPIO_Init+0x2bc>)
 8002304:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002306:	089b      	lsrs	r3, r3, #2
 8002308:	3302      	adds	r3, #2
 800230a:	68fa      	ldr	r2, [r7, #12]
 800230c:	f841 2023 	str.w	r2, [r1, r3, lsl #2]


        /* Enable or disable the rising trigger */
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8002310:	683b      	ldr	r3, [r7, #0]
 8002312:	685b      	ldr	r3, [r3, #4]
 8002314:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8002318:	2b00      	cmp	r3, #0
 800231a:	d006      	beq.n	800232a <HAL_GPIO_Init+0x226>
        {
          SET_BIT(EXTI->RTSR, iocurrent);
 800231c:	4b2d      	ldr	r3, [pc, #180]	@ (80023d4 <HAL_GPIO_Init+0x2d0>)
 800231e:	689a      	ldr	r2, [r3, #8]
 8002320:	492c      	ldr	r1, [pc, #176]	@ (80023d4 <HAL_GPIO_Init+0x2d0>)
 8002322:	69bb      	ldr	r3, [r7, #24]
 8002324:	4313      	orrs	r3, r2
 8002326:	608b      	str	r3, [r1, #8]
 8002328:	e006      	b.n	8002338 <HAL_GPIO_Init+0x234>
        }
        else
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 800232a:	4b2a      	ldr	r3, [pc, #168]	@ (80023d4 <HAL_GPIO_Init+0x2d0>)
 800232c:	689a      	ldr	r2, [r3, #8]
 800232e:	69bb      	ldr	r3, [r7, #24]
 8002330:	43db      	mvns	r3, r3
 8002332:	4928      	ldr	r1, [pc, #160]	@ (80023d4 <HAL_GPIO_Init+0x2d0>)
 8002334:	4013      	ands	r3, r2
 8002336:	608b      	str	r3, [r1, #8]
        }

        /* Enable or disable the falling trigger */
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8002338:	683b      	ldr	r3, [r7, #0]
 800233a:	685b      	ldr	r3, [r3, #4]
 800233c:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8002340:	2b00      	cmp	r3, #0
 8002342:	d006      	beq.n	8002352 <HAL_GPIO_Init+0x24e>
        {
          SET_BIT(EXTI->FTSR, iocurrent);
 8002344:	4b23      	ldr	r3, [pc, #140]	@ (80023d4 <HAL_GPIO_Init+0x2d0>)
 8002346:	68da      	ldr	r2, [r3, #12]
 8002348:	4922      	ldr	r1, [pc, #136]	@ (80023d4 <HAL_GPIO_Init+0x2d0>)
 800234a:	69bb      	ldr	r3, [r7, #24]
 800234c:	4313      	orrs	r3, r2
 800234e:	60cb      	str	r3, [r1, #12]
 8002350:	e006      	b.n	8002360 <HAL_GPIO_Init+0x25c>
        }
        else
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 8002352:	4b20      	ldr	r3, [pc, #128]	@ (80023d4 <HAL_GPIO_Init+0x2d0>)
 8002354:	68da      	ldr	r2, [r3, #12]
 8002356:	69bb      	ldr	r3, [r7, #24]
 8002358:	43db      	mvns	r3, r3
 800235a:	491e      	ldr	r1, [pc, #120]	@ (80023d4 <HAL_GPIO_Init+0x2d0>)
 800235c:	4013      	ands	r3, r2
 800235e:	60cb      	str	r3, [r1, #12]
        }

        /* Configure the event mask */
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8002360:	683b      	ldr	r3, [r7, #0]
 8002362:	685b      	ldr	r3, [r3, #4]
 8002364:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002368:	2b00      	cmp	r3, #0
 800236a:	d006      	beq.n	800237a <HAL_GPIO_Init+0x276>
        {
          SET_BIT(EXTI->EMR, iocurrent);
 800236c:	4b19      	ldr	r3, [pc, #100]	@ (80023d4 <HAL_GPIO_Init+0x2d0>)
 800236e:	685a      	ldr	r2, [r3, #4]
 8002370:	4918      	ldr	r1, [pc, #96]	@ (80023d4 <HAL_GPIO_Init+0x2d0>)
 8002372:	69bb      	ldr	r3, [r7, #24]
 8002374:	4313      	orrs	r3, r2
 8002376:	604b      	str	r3, [r1, #4]
 8002378:	e006      	b.n	8002388 <HAL_GPIO_Init+0x284>
        }
        else
        {
          CLEAR_BIT(EXTI->EMR, iocurrent);
 800237a:	4b16      	ldr	r3, [pc, #88]	@ (80023d4 <HAL_GPIO_Init+0x2d0>)
 800237c:	685a      	ldr	r2, [r3, #4]
 800237e:	69bb      	ldr	r3, [r7, #24]
 8002380:	43db      	mvns	r3, r3
 8002382:	4914      	ldr	r1, [pc, #80]	@ (80023d4 <HAL_GPIO_Init+0x2d0>)
 8002384:	4013      	ands	r3, r2
 8002386:	604b      	str	r3, [r1, #4]
        }

        /* Configure the interrupt mask */
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8002388:	683b      	ldr	r3, [r7, #0]
 800238a:	685b      	ldr	r3, [r3, #4]
 800238c:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8002390:	2b00      	cmp	r3, #0
 8002392:	d021      	beq.n	80023d8 <HAL_GPIO_Init+0x2d4>
        {
          SET_BIT(EXTI->IMR, iocurrent);
 8002394:	4b0f      	ldr	r3, [pc, #60]	@ (80023d4 <HAL_GPIO_Init+0x2d0>)
 8002396:	681a      	ldr	r2, [r3, #0]
 8002398:	490e      	ldr	r1, [pc, #56]	@ (80023d4 <HAL_GPIO_Init+0x2d0>)
 800239a:	69bb      	ldr	r3, [r7, #24]
 800239c:	4313      	orrs	r3, r2
 800239e:	600b      	str	r3, [r1, #0]
 80023a0:	e021      	b.n	80023e6 <HAL_GPIO_Init+0x2e2>
 80023a2:	bf00      	nop
 80023a4:	10320000 	.word	0x10320000
 80023a8:	10310000 	.word	0x10310000
 80023ac:	10220000 	.word	0x10220000
 80023b0:	10210000 	.word	0x10210000
 80023b4:	10120000 	.word	0x10120000
 80023b8:	10110000 	.word	0x10110000
 80023bc:	40021000 	.word	0x40021000
 80023c0:	40010000 	.word	0x40010000
 80023c4:	40010800 	.word	0x40010800
 80023c8:	40010c00 	.word	0x40010c00
 80023cc:	40011000 	.word	0x40011000
 80023d0:	40011400 	.word	0x40011400
 80023d4:	40010400 	.word	0x40010400
        }
        else
        {
          CLEAR_BIT(EXTI->IMR, iocurrent);
 80023d8:	4b0b      	ldr	r3, [pc, #44]	@ (8002408 <HAL_GPIO_Init+0x304>)
 80023da:	681a      	ldr	r2, [r3, #0]
 80023dc:	69bb      	ldr	r3, [r7, #24]
 80023de:	43db      	mvns	r3, r3
 80023e0:	4909      	ldr	r1, [pc, #36]	@ (8002408 <HAL_GPIO_Init+0x304>)
 80023e2:	4013      	ands	r3, r2
 80023e4:	600b      	str	r3, [r1, #0]
        }
      }
    }

	position++;
 80023e6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80023e8:	3301      	adds	r3, #1
 80023ea:	627b      	str	r3, [r7, #36]	@ 0x24
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80023ec:	683b      	ldr	r3, [r7, #0]
 80023ee:	681a      	ldr	r2, [r3, #0]
 80023f0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80023f2:	fa22 f303 	lsr.w	r3, r2, r3
 80023f6:	2b00      	cmp	r3, #0
 80023f8:	f47f ae8e 	bne.w	8002118 <HAL_GPIO_Init+0x14>
  }
}
 80023fc:	bf00      	nop
 80023fe:	bf00      	nop
 8002400:	372c      	adds	r7, #44	@ 0x2c
 8002402:	46bd      	mov	sp, r7
 8002404:	bc80      	pop	{r7}
 8002406:	4770      	bx	lr
 8002408:	40010400 	.word	0x40010400

0800240c <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 800240c:	b480      	push	{r7}
 800240e:	b083      	sub	sp, #12
 8002410:	af00      	add	r7, sp, #0
 8002412:	6078      	str	r0, [r7, #4]
 8002414:	460b      	mov	r3, r1
 8002416:	807b      	strh	r3, [r7, #2]
 8002418:	4613      	mov	r3, r2
 800241a:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 800241c:	787b      	ldrb	r3, [r7, #1]
 800241e:	2b00      	cmp	r3, #0
 8002420:	d003      	beq.n	800242a <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8002422:	887a      	ldrh	r2, [r7, #2]
 8002424:	687b      	ldr	r3, [r7, #4]
 8002426:	611a      	str	r2, [r3, #16]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
  }
}
 8002428:	e003      	b.n	8002432 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
 800242a:	887b      	ldrh	r3, [r7, #2]
 800242c:	041a      	lsls	r2, r3, #16
 800242e:	687b      	ldr	r3, [r7, #4]
 8002430:	611a      	str	r2, [r3, #16]
}
 8002432:	bf00      	nop
 8002434:	370c      	adds	r7, #12
 8002436:	46bd      	mov	sp, r7
 8002438:	bc80      	pop	{r7}
 800243a:	4770      	bx	lr

0800243c <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 800243c:	b580      	push	{r7, lr}
 800243e:	b084      	sub	sp, #16
 8002440:	af00      	add	r7, sp, #0
 8002442:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8002444:	687b      	ldr	r3, [r7, #4]
 8002446:	2b00      	cmp	r3, #0
 8002448:	d101      	bne.n	800244e <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 800244a:	2301      	movs	r3, #1
 800244c:	e12b      	b.n	80026a6 <HAL_I2C_Init+0x26a>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 800244e:	687b      	ldr	r3, [r7, #4]
 8002450:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8002454:	b2db      	uxtb	r3, r3
 8002456:	2b00      	cmp	r3, #0
 8002458:	d106      	bne.n	8002468 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 800245a:	687b      	ldr	r3, [r7, #4]
 800245c:	2200      	movs	r2, #0
 800245e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 8002462:	6878      	ldr	r0, [r7, #4]
 8002464:	f7ff fb94 	bl	8001b90 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8002468:	687b      	ldr	r3, [r7, #4]
 800246a:	2224      	movs	r2, #36	@ 0x24
 800246c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8002470:	687b      	ldr	r3, [r7, #4]
 8002472:	681b      	ldr	r3, [r3, #0]
 8002474:	681a      	ldr	r2, [r3, #0]
 8002476:	687b      	ldr	r3, [r7, #4]
 8002478:	681b      	ldr	r3, [r3, #0]
 800247a:	f022 0201 	bic.w	r2, r2, #1
 800247e:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 8002480:	687b      	ldr	r3, [r7, #4]
 8002482:	681b      	ldr	r3, [r3, #0]
 8002484:	681a      	ldr	r2, [r3, #0]
 8002486:	687b      	ldr	r3, [r7, #4]
 8002488:	681b      	ldr	r3, [r3, #0]
 800248a:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 800248e:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 8002490:	687b      	ldr	r3, [r7, #4]
 8002492:	681b      	ldr	r3, [r3, #0]
 8002494:	681a      	ldr	r2, [r3, #0]
 8002496:	687b      	ldr	r3, [r7, #4]
 8002498:	681b      	ldr	r3, [r3, #0]
 800249a:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 800249e:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 80024a0:	f001 fbfc 	bl	8003c9c <HAL_RCC_GetPCLK1Freq>
 80024a4:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 80024a6:	687b      	ldr	r3, [r7, #4]
 80024a8:	685b      	ldr	r3, [r3, #4]
 80024aa:	4a81      	ldr	r2, [pc, #516]	@ (80026b0 <HAL_I2C_Init+0x274>)
 80024ac:	4293      	cmp	r3, r2
 80024ae:	d807      	bhi.n	80024c0 <HAL_I2C_Init+0x84>
 80024b0:	68fb      	ldr	r3, [r7, #12]
 80024b2:	4a80      	ldr	r2, [pc, #512]	@ (80026b4 <HAL_I2C_Init+0x278>)
 80024b4:	4293      	cmp	r3, r2
 80024b6:	bf94      	ite	ls
 80024b8:	2301      	movls	r3, #1
 80024ba:	2300      	movhi	r3, #0
 80024bc:	b2db      	uxtb	r3, r3
 80024be:	e006      	b.n	80024ce <HAL_I2C_Init+0x92>
 80024c0:	68fb      	ldr	r3, [r7, #12]
 80024c2:	4a7d      	ldr	r2, [pc, #500]	@ (80026b8 <HAL_I2C_Init+0x27c>)
 80024c4:	4293      	cmp	r3, r2
 80024c6:	bf94      	ite	ls
 80024c8:	2301      	movls	r3, #1
 80024ca:	2300      	movhi	r3, #0
 80024cc:	b2db      	uxtb	r3, r3
 80024ce:	2b00      	cmp	r3, #0
 80024d0:	d001      	beq.n	80024d6 <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 80024d2:	2301      	movs	r3, #1
 80024d4:	e0e7      	b.n	80026a6 <HAL_I2C_Init+0x26a>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 80024d6:	68fb      	ldr	r3, [r7, #12]
 80024d8:	4a78      	ldr	r2, [pc, #480]	@ (80026bc <HAL_I2C_Init+0x280>)
 80024da:	fba2 2303 	umull	r2, r3, r2, r3
 80024de:	0c9b      	lsrs	r3, r3, #18
 80024e0:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 80024e2:	687b      	ldr	r3, [r7, #4]
 80024e4:	681b      	ldr	r3, [r3, #0]
 80024e6:	685b      	ldr	r3, [r3, #4]
 80024e8:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 80024ec:	687b      	ldr	r3, [r7, #4]
 80024ee:	681b      	ldr	r3, [r3, #0]
 80024f0:	68ba      	ldr	r2, [r7, #8]
 80024f2:	430a      	orrs	r2, r1
 80024f4:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 80024f6:	687b      	ldr	r3, [r7, #4]
 80024f8:	681b      	ldr	r3, [r3, #0]
 80024fa:	6a1b      	ldr	r3, [r3, #32]
 80024fc:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 8002500:	687b      	ldr	r3, [r7, #4]
 8002502:	685b      	ldr	r3, [r3, #4]
 8002504:	4a6a      	ldr	r2, [pc, #424]	@ (80026b0 <HAL_I2C_Init+0x274>)
 8002506:	4293      	cmp	r3, r2
 8002508:	d802      	bhi.n	8002510 <HAL_I2C_Init+0xd4>
 800250a:	68bb      	ldr	r3, [r7, #8]
 800250c:	3301      	adds	r3, #1
 800250e:	e009      	b.n	8002524 <HAL_I2C_Init+0xe8>
 8002510:	68bb      	ldr	r3, [r7, #8]
 8002512:	f44f 7296 	mov.w	r2, #300	@ 0x12c
 8002516:	fb02 f303 	mul.w	r3, r2, r3
 800251a:	4a69      	ldr	r2, [pc, #420]	@ (80026c0 <HAL_I2C_Init+0x284>)
 800251c:	fba2 2303 	umull	r2, r3, r2, r3
 8002520:	099b      	lsrs	r3, r3, #6
 8002522:	3301      	adds	r3, #1
 8002524:	687a      	ldr	r2, [r7, #4]
 8002526:	6812      	ldr	r2, [r2, #0]
 8002528:	430b      	orrs	r3, r1
 800252a:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 800252c:	687b      	ldr	r3, [r7, #4]
 800252e:	681b      	ldr	r3, [r3, #0]
 8002530:	69db      	ldr	r3, [r3, #28]
 8002532:	f423 424f 	bic.w	r2, r3, #52992	@ 0xcf00
 8002536:	f022 02ff 	bic.w	r2, r2, #255	@ 0xff
 800253a:	687b      	ldr	r3, [r7, #4]
 800253c:	685b      	ldr	r3, [r3, #4]
 800253e:	495c      	ldr	r1, [pc, #368]	@ (80026b0 <HAL_I2C_Init+0x274>)
 8002540:	428b      	cmp	r3, r1
 8002542:	d819      	bhi.n	8002578 <HAL_I2C_Init+0x13c>
 8002544:	68fb      	ldr	r3, [r7, #12]
 8002546:	1e59      	subs	r1, r3, #1
 8002548:	687b      	ldr	r3, [r7, #4]
 800254a:	685b      	ldr	r3, [r3, #4]
 800254c:	005b      	lsls	r3, r3, #1
 800254e:	fbb1 f3f3 	udiv	r3, r1, r3
 8002552:	1c59      	adds	r1, r3, #1
 8002554:	f640 73fc 	movw	r3, #4092	@ 0xffc
 8002558:	400b      	ands	r3, r1
 800255a:	2b00      	cmp	r3, #0
 800255c:	d00a      	beq.n	8002574 <HAL_I2C_Init+0x138>
 800255e:	68fb      	ldr	r3, [r7, #12]
 8002560:	1e59      	subs	r1, r3, #1
 8002562:	687b      	ldr	r3, [r7, #4]
 8002564:	685b      	ldr	r3, [r3, #4]
 8002566:	005b      	lsls	r3, r3, #1
 8002568:	fbb1 f3f3 	udiv	r3, r1, r3
 800256c:	3301      	adds	r3, #1
 800256e:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002572:	e051      	b.n	8002618 <HAL_I2C_Init+0x1dc>
 8002574:	2304      	movs	r3, #4
 8002576:	e04f      	b.n	8002618 <HAL_I2C_Init+0x1dc>
 8002578:	687b      	ldr	r3, [r7, #4]
 800257a:	689b      	ldr	r3, [r3, #8]
 800257c:	2b00      	cmp	r3, #0
 800257e:	d111      	bne.n	80025a4 <HAL_I2C_Init+0x168>
 8002580:	68fb      	ldr	r3, [r7, #12]
 8002582:	1e58      	subs	r0, r3, #1
 8002584:	687b      	ldr	r3, [r7, #4]
 8002586:	6859      	ldr	r1, [r3, #4]
 8002588:	460b      	mov	r3, r1
 800258a:	005b      	lsls	r3, r3, #1
 800258c:	440b      	add	r3, r1
 800258e:	fbb0 f3f3 	udiv	r3, r0, r3
 8002592:	3301      	adds	r3, #1
 8002594:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002598:	2b00      	cmp	r3, #0
 800259a:	bf0c      	ite	eq
 800259c:	2301      	moveq	r3, #1
 800259e:	2300      	movne	r3, #0
 80025a0:	b2db      	uxtb	r3, r3
 80025a2:	e012      	b.n	80025ca <HAL_I2C_Init+0x18e>
 80025a4:	68fb      	ldr	r3, [r7, #12]
 80025a6:	1e58      	subs	r0, r3, #1
 80025a8:	687b      	ldr	r3, [r7, #4]
 80025aa:	6859      	ldr	r1, [r3, #4]
 80025ac:	460b      	mov	r3, r1
 80025ae:	009b      	lsls	r3, r3, #2
 80025b0:	440b      	add	r3, r1
 80025b2:	0099      	lsls	r1, r3, #2
 80025b4:	440b      	add	r3, r1
 80025b6:	fbb0 f3f3 	udiv	r3, r0, r3
 80025ba:	3301      	adds	r3, #1
 80025bc:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80025c0:	2b00      	cmp	r3, #0
 80025c2:	bf0c      	ite	eq
 80025c4:	2301      	moveq	r3, #1
 80025c6:	2300      	movne	r3, #0
 80025c8:	b2db      	uxtb	r3, r3
 80025ca:	2b00      	cmp	r3, #0
 80025cc:	d001      	beq.n	80025d2 <HAL_I2C_Init+0x196>
 80025ce:	2301      	movs	r3, #1
 80025d0:	e022      	b.n	8002618 <HAL_I2C_Init+0x1dc>
 80025d2:	687b      	ldr	r3, [r7, #4]
 80025d4:	689b      	ldr	r3, [r3, #8]
 80025d6:	2b00      	cmp	r3, #0
 80025d8:	d10e      	bne.n	80025f8 <HAL_I2C_Init+0x1bc>
 80025da:	68fb      	ldr	r3, [r7, #12]
 80025dc:	1e58      	subs	r0, r3, #1
 80025de:	687b      	ldr	r3, [r7, #4]
 80025e0:	6859      	ldr	r1, [r3, #4]
 80025e2:	460b      	mov	r3, r1
 80025e4:	005b      	lsls	r3, r3, #1
 80025e6:	440b      	add	r3, r1
 80025e8:	fbb0 f3f3 	udiv	r3, r0, r3
 80025ec:	3301      	adds	r3, #1
 80025ee:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80025f2:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 80025f6:	e00f      	b.n	8002618 <HAL_I2C_Init+0x1dc>
 80025f8:	68fb      	ldr	r3, [r7, #12]
 80025fa:	1e58      	subs	r0, r3, #1
 80025fc:	687b      	ldr	r3, [r7, #4]
 80025fe:	6859      	ldr	r1, [r3, #4]
 8002600:	460b      	mov	r3, r1
 8002602:	009b      	lsls	r3, r3, #2
 8002604:	440b      	add	r3, r1
 8002606:	0099      	lsls	r1, r3, #2
 8002608:	440b      	add	r3, r1
 800260a:	fbb0 f3f3 	udiv	r3, r0, r3
 800260e:	3301      	adds	r3, #1
 8002610:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002614:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8002618:	6879      	ldr	r1, [r7, #4]
 800261a:	6809      	ldr	r1, [r1, #0]
 800261c:	4313      	orrs	r3, r2
 800261e:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 8002620:	687b      	ldr	r3, [r7, #4]
 8002622:	681b      	ldr	r3, [r3, #0]
 8002624:	681b      	ldr	r3, [r3, #0]
 8002626:	f023 01c0 	bic.w	r1, r3, #192	@ 0xc0
 800262a:	687b      	ldr	r3, [r7, #4]
 800262c:	69da      	ldr	r2, [r3, #28]
 800262e:	687b      	ldr	r3, [r7, #4]
 8002630:	6a1b      	ldr	r3, [r3, #32]
 8002632:	431a      	orrs	r2, r3
 8002634:	687b      	ldr	r3, [r7, #4]
 8002636:	681b      	ldr	r3, [r3, #0]
 8002638:	430a      	orrs	r2, r1
 800263a:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 800263c:	687b      	ldr	r3, [r7, #4]
 800263e:	681b      	ldr	r3, [r3, #0]
 8002640:	689b      	ldr	r3, [r3, #8]
 8002642:	f423 4303 	bic.w	r3, r3, #33536	@ 0x8300
 8002646:	f023 03ff 	bic.w	r3, r3, #255	@ 0xff
 800264a:	687a      	ldr	r2, [r7, #4]
 800264c:	6911      	ldr	r1, [r2, #16]
 800264e:	687a      	ldr	r2, [r7, #4]
 8002650:	68d2      	ldr	r2, [r2, #12]
 8002652:	4311      	orrs	r1, r2
 8002654:	687a      	ldr	r2, [r7, #4]
 8002656:	6812      	ldr	r2, [r2, #0]
 8002658:	430b      	orrs	r3, r1
 800265a:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 800265c:	687b      	ldr	r3, [r7, #4]
 800265e:	681b      	ldr	r3, [r3, #0]
 8002660:	68db      	ldr	r3, [r3, #12]
 8002662:	f023 01ff 	bic.w	r1, r3, #255	@ 0xff
 8002666:	687b      	ldr	r3, [r7, #4]
 8002668:	695a      	ldr	r2, [r3, #20]
 800266a:	687b      	ldr	r3, [r7, #4]
 800266c:	699b      	ldr	r3, [r3, #24]
 800266e:	431a      	orrs	r2, r3
 8002670:	687b      	ldr	r3, [r7, #4]
 8002672:	681b      	ldr	r3, [r3, #0]
 8002674:	430a      	orrs	r2, r1
 8002676:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8002678:	687b      	ldr	r3, [r7, #4]
 800267a:	681b      	ldr	r3, [r3, #0]
 800267c:	681a      	ldr	r2, [r3, #0]
 800267e:	687b      	ldr	r3, [r7, #4]
 8002680:	681b      	ldr	r3, [r3, #0]
 8002682:	f042 0201 	orr.w	r2, r2, #1
 8002686:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8002688:	687b      	ldr	r3, [r7, #4]
 800268a:	2200      	movs	r2, #0
 800268c:	641a      	str	r2, [r3, #64]	@ 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 800268e:	687b      	ldr	r3, [r7, #4]
 8002690:	2220      	movs	r2, #32
 8002692:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 8002696:	687b      	ldr	r3, [r7, #4]
 8002698:	2200      	movs	r2, #0
 800269a:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 800269c:	687b      	ldr	r3, [r7, #4]
 800269e:	2200      	movs	r2, #0
 80026a0:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

  return HAL_OK;
 80026a4:	2300      	movs	r3, #0
}
 80026a6:	4618      	mov	r0, r3
 80026a8:	3710      	adds	r7, #16
 80026aa:	46bd      	mov	sp, r7
 80026ac:	bd80      	pop	{r7, pc}
 80026ae:	bf00      	nop
 80026b0:	000186a0 	.word	0x000186a0
 80026b4:	001e847f 	.word	0x001e847f
 80026b8:	003d08ff 	.word	0x003d08ff
 80026bc:	431bde83 	.word	0x431bde83
 80026c0:	10624dd3 	.word	0x10624dd3

080026c4 <HAL_I2C_Mem_Write>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Write(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80026c4:	b580      	push	{r7, lr}
 80026c6:	b088      	sub	sp, #32
 80026c8:	af02      	add	r7, sp, #8
 80026ca:	60f8      	str	r0, [r7, #12]
 80026cc:	4608      	mov	r0, r1
 80026ce:	4611      	mov	r1, r2
 80026d0:	461a      	mov	r2, r3
 80026d2:	4603      	mov	r3, r0
 80026d4:	817b      	strh	r3, [r7, #10]
 80026d6:	460b      	mov	r3, r1
 80026d8:	813b      	strh	r3, [r7, #8]
 80026da:	4613      	mov	r3, r2
 80026dc:	80fb      	strh	r3, [r7, #6]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 80026de:	f7ff fbff 	bl	8001ee0 <HAL_GetTick>
 80026e2:	6178      	str	r0, [r7, #20]

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 80026e4:	68fb      	ldr	r3, [r7, #12]
 80026e6:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80026ea:	b2db      	uxtb	r3, r3
 80026ec:	2b20      	cmp	r3, #32
 80026ee:	f040 80d9 	bne.w	80028a4 <HAL_I2C_Mem_Write+0x1e0>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 80026f2:	697b      	ldr	r3, [r7, #20]
 80026f4:	9300      	str	r3, [sp, #0]
 80026f6:	2319      	movs	r3, #25
 80026f8:	2201      	movs	r2, #1
 80026fa:	496d      	ldr	r1, [pc, #436]	@ (80028b0 <HAL_I2C_Mem_Write+0x1ec>)
 80026fc:	68f8      	ldr	r0, [r7, #12]
 80026fe:	f000 fccd 	bl	800309c <I2C_WaitOnFlagUntilTimeout>
 8002702:	4603      	mov	r3, r0
 8002704:	2b00      	cmp	r3, #0
 8002706:	d001      	beq.n	800270c <HAL_I2C_Mem_Write+0x48>
    {
      return HAL_BUSY;
 8002708:	2302      	movs	r3, #2
 800270a:	e0cc      	b.n	80028a6 <HAL_I2C_Mem_Write+0x1e2>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 800270c:	68fb      	ldr	r3, [r7, #12]
 800270e:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8002712:	2b01      	cmp	r3, #1
 8002714:	d101      	bne.n	800271a <HAL_I2C_Mem_Write+0x56>
 8002716:	2302      	movs	r3, #2
 8002718:	e0c5      	b.n	80028a6 <HAL_I2C_Mem_Write+0x1e2>
 800271a:	68fb      	ldr	r3, [r7, #12]
 800271c:	2201      	movs	r2, #1
 800271e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8002722:	68fb      	ldr	r3, [r7, #12]
 8002724:	681b      	ldr	r3, [r3, #0]
 8002726:	681b      	ldr	r3, [r3, #0]
 8002728:	f003 0301 	and.w	r3, r3, #1
 800272c:	2b01      	cmp	r3, #1
 800272e:	d007      	beq.n	8002740 <HAL_I2C_Mem_Write+0x7c>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8002730:	68fb      	ldr	r3, [r7, #12]
 8002732:	681b      	ldr	r3, [r3, #0]
 8002734:	681a      	ldr	r2, [r3, #0]
 8002736:	68fb      	ldr	r3, [r7, #12]
 8002738:	681b      	ldr	r3, [r3, #0]
 800273a:	f042 0201 	orr.w	r2, r2, #1
 800273e:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8002740:	68fb      	ldr	r3, [r7, #12]
 8002742:	681b      	ldr	r3, [r3, #0]
 8002744:	681a      	ldr	r2, [r3, #0]
 8002746:	68fb      	ldr	r3, [r7, #12]
 8002748:	681b      	ldr	r3, [r3, #0]
 800274a:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 800274e:	601a      	str	r2, [r3, #0]

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 8002750:	68fb      	ldr	r3, [r7, #12]
 8002752:	2221      	movs	r2, #33	@ 0x21
 8002754:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8002758:	68fb      	ldr	r3, [r7, #12]
 800275a:	2240      	movs	r2, #64	@ 0x40
 800275c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8002760:	68fb      	ldr	r3, [r7, #12]
 8002762:	2200      	movs	r2, #0
 8002764:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8002766:	68fb      	ldr	r3, [r7, #12]
 8002768:	6a3a      	ldr	r2, [r7, #32]
 800276a:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount   = Size;
 800276c:	68fb      	ldr	r3, [r7, #12]
 800276e:	8cba      	ldrh	r2, [r7, #36]	@ 0x24
 8002770:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8002772:	68fb      	ldr	r3, [r7, #12]
 8002774:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002776:	b29a      	uxth	r2, r3
 8002778:	68fb      	ldr	r3, [r7, #12]
 800277a:	851a      	strh	r2, [r3, #40]	@ 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 800277c:	68fb      	ldr	r3, [r7, #12]
 800277e:	4a4d      	ldr	r2, [pc, #308]	@ (80028b4 <HAL_I2C_Mem_Write+0x1f0>)
 8002780:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryWrite(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 8002782:	88f8      	ldrh	r0, [r7, #6]
 8002784:	893a      	ldrh	r2, [r7, #8]
 8002786:	8979      	ldrh	r1, [r7, #10]
 8002788:	697b      	ldr	r3, [r7, #20]
 800278a:	9301      	str	r3, [sp, #4]
 800278c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800278e:	9300      	str	r3, [sp, #0]
 8002790:	4603      	mov	r3, r0
 8002792:	68f8      	ldr	r0, [r7, #12]
 8002794:	f000 fb04 	bl	8002da0 <I2C_RequestMemoryWrite>
 8002798:	4603      	mov	r3, r0
 800279a:	2b00      	cmp	r3, #0
 800279c:	d052      	beq.n	8002844 <HAL_I2C_Mem_Write+0x180>
    {
      return HAL_ERROR;
 800279e:	2301      	movs	r3, #1
 80027a0:	e081      	b.n	80028a6 <HAL_I2C_Mem_Write+0x1e2>
    }

    while (hi2c->XferSize > 0U)
    {
      /* Wait until TXE flag is set */
      if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80027a2:	697a      	ldr	r2, [r7, #20]
 80027a4:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 80027a6:	68f8      	ldr	r0, [r7, #12]
 80027a8:	f000 fd92 	bl	80032d0 <I2C_WaitOnTXEFlagUntilTimeout>
 80027ac:	4603      	mov	r3, r0
 80027ae:	2b00      	cmp	r3, #0
 80027b0:	d00d      	beq.n	80027ce <HAL_I2C_Mem_Write+0x10a>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 80027b2:	68fb      	ldr	r3, [r7, #12]
 80027b4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80027b6:	2b04      	cmp	r3, #4
 80027b8:	d107      	bne.n	80027ca <HAL_I2C_Mem_Write+0x106>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80027ba:	68fb      	ldr	r3, [r7, #12]
 80027bc:	681b      	ldr	r3, [r3, #0]
 80027be:	681a      	ldr	r2, [r3, #0]
 80027c0:	68fb      	ldr	r3, [r7, #12]
 80027c2:	681b      	ldr	r3, [r3, #0]
 80027c4:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80027c8:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 80027ca:	2301      	movs	r3, #1
 80027cc:	e06b      	b.n	80028a6 <HAL_I2C_Mem_Write+0x1e2>
      }

      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 80027ce:	68fb      	ldr	r3, [r7, #12]
 80027d0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80027d2:	781a      	ldrb	r2, [r3, #0]
 80027d4:	68fb      	ldr	r3, [r7, #12]
 80027d6:	681b      	ldr	r3, [r3, #0]
 80027d8:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 80027da:	68fb      	ldr	r3, [r7, #12]
 80027dc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80027de:	1c5a      	adds	r2, r3, #1
 80027e0:	68fb      	ldr	r3, [r7, #12]
 80027e2:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Update counter */
      hi2c->XferSize--;
 80027e4:	68fb      	ldr	r3, [r7, #12]
 80027e6:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80027e8:	3b01      	subs	r3, #1
 80027ea:	b29a      	uxth	r2, r3
 80027ec:	68fb      	ldr	r3, [r7, #12]
 80027ee:	851a      	strh	r2, [r3, #40]	@ 0x28
      hi2c->XferCount--;
 80027f0:	68fb      	ldr	r3, [r7, #12]
 80027f2:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80027f4:	b29b      	uxth	r3, r3
 80027f6:	3b01      	subs	r3, #1
 80027f8:	b29a      	uxth	r2, r3
 80027fa:	68fb      	ldr	r3, [r7, #12]
 80027fc:	855a      	strh	r2, [r3, #42]	@ 0x2a

      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 80027fe:	68fb      	ldr	r3, [r7, #12]
 8002800:	681b      	ldr	r3, [r3, #0]
 8002802:	695b      	ldr	r3, [r3, #20]
 8002804:	f003 0304 	and.w	r3, r3, #4
 8002808:	2b04      	cmp	r3, #4
 800280a:	d11b      	bne.n	8002844 <HAL_I2C_Mem_Write+0x180>
 800280c:	68fb      	ldr	r3, [r7, #12]
 800280e:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002810:	2b00      	cmp	r3, #0
 8002812:	d017      	beq.n	8002844 <HAL_I2C_Mem_Write+0x180>
      {
        /* Write data to DR */
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 8002814:	68fb      	ldr	r3, [r7, #12]
 8002816:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002818:	781a      	ldrb	r2, [r3, #0]
 800281a:	68fb      	ldr	r3, [r7, #12]
 800281c:	681b      	ldr	r3, [r3, #0]
 800281e:	611a      	str	r2, [r3, #16]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 8002820:	68fb      	ldr	r3, [r7, #12]
 8002822:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002824:	1c5a      	adds	r2, r3, #1
 8002826:	68fb      	ldr	r3, [r7, #12]
 8002828:	625a      	str	r2, [r3, #36]	@ 0x24

        /* Update counter */
        hi2c->XferSize--;
 800282a:	68fb      	ldr	r3, [r7, #12]
 800282c:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800282e:	3b01      	subs	r3, #1
 8002830:	b29a      	uxth	r2, r3
 8002832:	68fb      	ldr	r3, [r7, #12]
 8002834:	851a      	strh	r2, [r3, #40]	@ 0x28
        hi2c->XferCount--;
 8002836:	68fb      	ldr	r3, [r7, #12]
 8002838:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800283a:	b29b      	uxth	r3, r3
 800283c:	3b01      	subs	r3, #1
 800283e:	b29a      	uxth	r2, r3
 8002840:	68fb      	ldr	r3, [r7, #12]
 8002842:	855a      	strh	r2, [r3, #42]	@ 0x2a
    while (hi2c->XferSize > 0U)
 8002844:	68fb      	ldr	r3, [r7, #12]
 8002846:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002848:	2b00      	cmp	r3, #0
 800284a:	d1aa      	bne.n	80027a2 <HAL_I2C_Mem_Write+0xde>
      }
    }

    /* Wait until BTF flag is set */
    if (I2C_WaitOnBTFFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 800284c:	697a      	ldr	r2, [r7, #20]
 800284e:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8002850:	68f8      	ldr	r0, [r7, #12]
 8002852:	f000 fd85 	bl	8003360 <I2C_WaitOnBTFFlagUntilTimeout>
 8002856:	4603      	mov	r3, r0
 8002858:	2b00      	cmp	r3, #0
 800285a:	d00d      	beq.n	8002878 <HAL_I2C_Mem_Write+0x1b4>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 800285c:	68fb      	ldr	r3, [r7, #12]
 800285e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002860:	2b04      	cmp	r3, #4
 8002862:	d107      	bne.n	8002874 <HAL_I2C_Mem_Write+0x1b0>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8002864:	68fb      	ldr	r3, [r7, #12]
 8002866:	681b      	ldr	r3, [r3, #0]
 8002868:	681a      	ldr	r2, [r3, #0]
 800286a:	68fb      	ldr	r3, [r7, #12]
 800286c:	681b      	ldr	r3, [r3, #0]
 800286e:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8002872:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 8002874:	2301      	movs	r3, #1
 8002876:	e016      	b.n	80028a6 <HAL_I2C_Mem_Write+0x1e2>
    }

    /* Generate Stop */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8002878:	68fb      	ldr	r3, [r7, #12]
 800287a:	681b      	ldr	r3, [r3, #0]
 800287c:	681a      	ldr	r2, [r3, #0]
 800287e:	68fb      	ldr	r3, [r7, #12]
 8002880:	681b      	ldr	r3, [r3, #0]
 8002882:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8002886:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8002888:	68fb      	ldr	r3, [r7, #12]
 800288a:	2220      	movs	r2, #32
 800288c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8002890:	68fb      	ldr	r3, [r7, #12]
 8002892:	2200      	movs	r2, #0
 8002894:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8002898:	68fb      	ldr	r3, [r7, #12]
 800289a:	2200      	movs	r2, #0
 800289c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_OK;
 80028a0:	2300      	movs	r3, #0
 80028a2:	e000      	b.n	80028a6 <HAL_I2C_Mem_Write+0x1e2>
  }
  else
  {
    return HAL_BUSY;
 80028a4:	2302      	movs	r3, #2
  }
}
 80028a6:	4618      	mov	r0, r3
 80028a8:	3718      	adds	r7, #24
 80028aa:	46bd      	mov	sp, r7
 80028ac:	bd80      	pop	{r7, pc}
 80028ae:	bf00      	nop
 80028b0:	00100002 	.word	0x00100002
 80028b4:	ffff0000 	.word	0xffff0000

080028b8 <HAL_I2C_Mem_Read>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Read(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80028b8:	b580      	push	{r7, lr}
 80028ba:	b08c      	sub	sp, #48	@ 0x30
 80028bc:	af02      	add	r7, sp, #8
 80028be:	60f8      	str	r0, [r7, #12]
 80028c0:	4608      	mov	r0, r1
 80028c2:	4611      	mov	r1, r2
 80028c4:	461a      	mov	r2, r3
 80028c6:	4603      	mov	r3, r0
 80028c8:	817b      	strh	r3, [r7, #10]
 80028ca:	460b      	mov	r3, r1
 80028cc:	813b      	strh	r3, [r7, #8]
 80028ce:	4613      	mov	r3, r2
 80028d0:	80fb      	strh	r3, [r7, #6]
  __IO uint32_t count = 0U;
 80028d2:	2300      	movs	r3, #0
 80028d4:	623b      	str	r3, [r7, #32]

  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 80028d6:	f7ff fb03 	bl	8001ee0 <HAL_GetTick>
 80028da:	6278      	str	r0, [r7, #36]	@ 0x24

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 80028dc:	68fb      	ldr	r3, [r7, #12]
 80028de:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80028e2:	b2db      	uxtb	r3, r3
 80028e4:	2b20      	cmp	r3, #32
 80028e6:	f040 8250 	bne.w	8002d8a <HAL_I2C_Mem_Read+0x4d2>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 80028ea:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80028ec:	9300      	str	r3, [sp, #0]
 80028ee:	2319      	movs	r3, #25
 80028f0:	2201      	movs	r2, #1
 80028f2:	4982      	ldr	r1, [pc, #520]	@ (8002afc <HAL_I2C_Mem_Read+0x244>)
 80028f4:	68f8      	ldr	r0, [r7, #12]
 80028f6:	f000 fbd1 	bl	800309c <I2C_WaitOnFlagUntilTimeout>
 80028fa:	4603      	mov	r3, r0
 80028fc:	2b00      	cmp	r3, #0
 80028fe:	d001      	beq.n	8002904 <HAL_I2C_Mem_Read+0x4c>
    {
      return HAL_BUSY;
 8002900:	2302      	movs	r3, #2
 8002902:	e243      	b.n	8002d8c <HAL_I2C_Mem_Read+0x4d4>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8002904:	68fb      	ldr	r3, [r7, #12]
 8002906:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800290a:	2b01      	cmp	r3, #1
 800290c:	d101      	bne.n	8002912 <HAL_I2C_Mem_Read+0x5a>
 800290e:	2302      	movs	r3, #2
 8002910:	e23c      	b.n	8002d8c <HAL_I2C_Mem_Read+0x4d4>
 8002912:	68fb      	ldr	r3, [r7, #12]
 8002914:	2201      	movs	r2, #1
 8002916:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 800291a:	68fb      	ldr	r3, [r7, #12]
 800291c:	681b      	ldr	r3, [r3, #0]
 800291e:	681b      	ldr	r3, [r3, #0]
 8002920:	f003 0301 	and.w	r3, r3, #1
 8002924:	2b01      	cmp	r3, #1
 8002926:	d007      	beq.n	8002938 <HAL_I2C_Mem_Read+0x80>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8002928:	68fb      	ldr	r3, [r7, #12]
 800292a:	681b      	ldr	r3, [r3, #0]
 800292c:	681a      	ldr	r2, [r3, #0]
 800292e:	68fb      	ldr	r3, [r7, #12]
 8002930:	681b      	ldr	r3, [r3, #0]
 8002932:	f042 0201 	orr.w	r2, r2, #1
 8002936:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8002938:	68fb      	ldr	r3, [r7, #12]
 800293a:	681b      	ldr	r3, [r3, #0]
 800293c:	681a      	ldr	r2, [r3, #0]
 800293e:	68fb      	ldr	r3, [r7, #12]
 8002940:	681b      	ldr	r3, [r3, #0]
 8002942:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8002946:	601a      	str	r2, [r3, #0]

    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 8002948:	68fb      	ldr	r3, [r7, #12]
 800294a:	2222      	movs	r2, #34	@ 0x22
 800294c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8002950:	68fb      	ldr	r3, [r7, #12]
 8002952:	2240      	movs	r2, #64	@ 0x40
 8002954:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8002958:	68fb      	ldr	r3, [r7, #12]
 800295a:	2200      	movs	r2, #0
 800295c:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 800295e:	68fb      	ldr	r3, [r7, #12]
 8002960:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8002962:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount   = Size;
 8002964:	68fb      	ldr	r3, [r7, #12]
 8002966:	8eba      	ldrh	r2, [r7, #52]	@ 0x34
 8002968:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 800296a:	68fb      	ldr	r3, [r7, #12]
 800296c:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800296e:	b29a      	uxth	r2, r3
 8002970:	68fb      	ldr	r3, [r7, #12]
 8002972:	851a      	strh	r2, [r3, #40]	@ 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8002974:	68fb      	ldr	r3, [r7, #12]
 8002976:	4a62      	ldr	r2, [pc, #392]	@ (8002b00 <HAL_I2C_Mem_Read+0x248>)
 8002978:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryRead(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 800297a:	88f8      	ldrh	r0, [r7, #6]
 800297c:	893a      	ldrh	r2, [r7, #8]
 800297e:	8979      	ldrh	r1, [r7, #10]
 8002980:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002982:	9301      	str	r3, [sp, #4]
 8002984:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8002986:	9300      	str	r3, [sp, #0]
 8002988:	4603      	mov	r3, r0
 800298a:	68f8      	ldr	r0, [r7, #12]
 800298c:	f000 fa9e 	bl	8002ecc <I2C_RequestMemoryRead>
 8002990:	4603      	mov	r3, r0
 8002992:	2b00      	cmp	r3, #0
 8002994:	d001      	beq.n	800299a <HAL_I2C_Mem_Read+0xe2>
    {
      return HAL_ERROR;
 8002996:	2301      	movs	r3, #1
 8002998:	e1f8      	b.n	8002d8c <HAL_I2C_Mem_Read+0x4d4>
    }

    if (hi2c->XferSize == 0U)
 800299a:	68fb      	ldr	r3, [r7, #12]
 800299c:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800299e:	2b00      	cmp	r3, #0
 80029a0:	d113      	bne.n	80029ca <HAL_I2C_Mem_Read+0x112>
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80029a2:	2300      	movs	r3, #0
 80029a4:	61fb      	str	r3, [r7, #28]
 80029a6:	68fb      	ldr	r3, [r7, #12]
 80029a8:	681b      	ldr	r3, [r3, #0]
 80029aa:	695b      	ldr	r3, [r3, #20]
 80029ac:	61fb      	str	r3, [r7, #28]
 80029ae:	68fb      	ldr	r3, [r7, #12]
 80029b0:	681b      	ldr	r3, [r3, #0]
 80029b2:	699b      	ldr	r3, [r3, #24]
 80029b4:	61fb      	str	r3, [r7, #28]
 80029b6:	69fb      	ldr	r3, [r7, #28]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80029b8:	68fb      	ldr	r3, [r7, #12]
 80029ba:	681b      	ldr	r3, [r3, #0]
 80029bc:	681a      	ldr	r2, [r3, #0]
 80029be:	68fb      	ldr	r3, [r7, #12]
 80029c0:	681b      	ldr	r3, [r3, #0]
 80029c2:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80029c6:	601a      	str	r2, [r3, #0]
 80029c8:	e1cc      	b.n	8002d64 <HAL_I2C_Mem_Read+0x4ac>
    }
    else if (hi2c->XferSize == 1U)
 80029ca:	68fb      	ldr	r3, [r7, #12]
 80029cc:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80029ce:	2b01      	cmp	r3, #1
 80029d0:	d11e      	bne.n	8002a10 <HAL_I2C_Mem_Read+0x158>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80029d2:	68fb      	ldr	r3, [r7, #12]
 80029d4:	681b      	ldr	r3, [r3, #0]
 80029d6:	681a      	ldr	r2, [r3, #0]
 80029d8:	68fb      	ldr	r3, [r7, #12]
 80029da:	681b      	ldr	r3, [r3, #0]
 80029dc:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80029e0:	601a      	str	r2, [r3, #0]
  __ASM volatile ("cpsid i" : : : "memory");
 80029e2:	b672      	cpsid	i
}
 80029e4:	bf00      	nop
      /* Disable all active IRQs around ADDR clearing and STOP programming because the EV6_3
         software sequence must complete before the current byte end of transfer */
      __disable_irq();

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80029e6:	2300      	movs	r3, #0
 80029e8:	61bb      	str	r3, [r7, #24]
 80029ea:	68fb      	ldr	r3, [r7, #12]
 80029ec:	681b      	ldr	r3, [r3, #0]
 80029ee:	695b      	ldr	r3, [r3, #20]
 80029f0:	61bb      	str	r3, [r7, #24]
 80029f2:	68fb      	ldr	r3, [r7, #12]
 80029f4:	681b      	ldr	r3, [r3, #0]
 80029f6:	699b      	ldr	r3, [r3, #24]
 80029f8:	61bb      	str	r3, [r7, #24]
 80029fa:	69bb      	ldr	r3, [r7, #24]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80029fc:	68fb      	ldr	r3, [r7, #12]
 80029fe:	681b      	ldr	r3, [r3, #0]
 8002a00:	681a      	ldr	r2, [r3, #0]
 8002a02:	68fb      	ldr	r3, [r7, #12]
 8002a04:	681b      	ldr	r3, [r3, #0]
 8002a06:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8002a0a:	601a      	str	r2, [r3, #0]
  __ASM volatile ("cpsie i" : : : "memory");
 8002a0c:	b662      	cpsie	i
}
 8002a0e:	e035      	b.n	8002a7c <HAL_I2C_Mem_Read+0x1c4>

      /* Re-enable IRQs */
      __enable_irq();
    }
    else if (hi2c->XferSize == 2U)
 8002a10:	68fb      	ldr	r3, [r7, #12]
 8002a12:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002a14:	2b02      	cmp	r3, #2
 8002a16:	d11e      	bne.n	8002a56 <HAL_I2C_Mem_Read+0x19e>
    {
      /* Enable Pos */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8002a18:	68fb      	ldr	r3, [r7, #12]
 8002a1a:	681b      	ldr	r3, [r3, #0]
 8002a1c:	681a      	ldr	r2, [r3, #0]
 8002a1e:	68fb      	ldr	r3, [r7, #12]
 8002a20:	681b      	ldr	r3, [r3, #0]
 8002a22:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8002a26:	601a      	str	r2, [r3, #0]
  __ASM volatile ("cpsid i" : : : "memory");
 8002a28:	b672      	cpsid	i
}
 8002a2a:	bf00      	nop
      /* Disable all active IRQs around ADDR clearing and STOP programming because the EV6_3
         software sequence must complete before the current byte end of transfer */
      __disable_irq();

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8002a2c:	2300      	movs	r3, #0
 8002a2e:	617b      	str	r3, [r7, #20]
 8002a30:	68fb      	ldr	r3, [r7, #12]
 8002a32:	681b      	ldr	r3, [r3, #0]
 8002a34:	695b      	ldr	r3, [r3, #20]
 8002a36:	617b      	str	r3, [r7, #20]
 8002a38:	68fb      	ldr	r3, [r7, #12]
 8002a3a:	681b      	ldr	r3, [r3, #0]
 8002a3c:	699b      	ldr	r3, [r3, #24]
 8002a3e:	617b      	str	r3, [r7, #20]
 8002a40:	697b      	ldr	r3, [r7, #20]

      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8002a42:	68fb      	ldr	r3, [r7, #12]
 8002a44:	681b      	ldr	r3, [r3, #0]
 8002a46:	681a      	ldr	r2, [r3, #0]
 8002a48:	68fb      	ldr	r3, [r7, #12]
 8002a4a:	681b      	ldr	r3, [r3, #0]
 8002a4c:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8002a50:	601a      	str	r2, [r3, #0]
  __ASM volatile ("cpsie i" : : : "memory");
 8002a52:	b662      	cpsie	i
}
 8002a54:	e012      	b.n	8002a7c <HAL_I2C_Mem_Read+0x1c4>
      __enable_irq();
    }
    else
    {
      /* Enable Acknowledge */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8002a56:	68fb      	ldr	r3, [r7, #12]
 8002a58:	681b      	ldr	r3, [r3, #0]
 8002a5a:	681a      	ldr	r2, [r3, #0]
 8002a5c:	68fb      	ldr	r3, [r7, #12]
 8002a5e:	681b      	ldr	r3, [r3, #0]
 8002a60:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 8002a64:	601a      	str	r2, [r3, #0]
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8002a66:	2300      	movs	r3, #0
 8002a68:	613b      	str	r3, [r7, #16]
 8002a6a:	68fb      	ldr	r3, [r7, #12]
 8002a6c:	681b      	ldr	r3, [r3, #0]
 8002a6e:	695b      	ldr	r3, [r3, #20]
 8002a70:	613b      	str	r3, [r7, #16]
 8002a72:	68fb      	ldr	r3, [r7, #12]
 8002a74:	681b      	ldr	r3, [r3, #0]
 8002a76:	699b      	ldr	r3, [r3, #24]
 8002a78:	613b      	str	r3, [r7, #16]
 8002a7a:	693b      	ldr	r3, [r7, #16]
    }

    while (hi2c->XferSize > 0U)
 8002a7c:	e172      	b.n	8002d64 <HAL_I2C_Mem_Read+0x4ac>
    {
      if (hi2c->XferSize <= 3U)
 8002a7e:	68fb      	ldr	r3, [r7, #12]
 8002a80:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002a82:	2b03      	cmp	r3, #3
 8002a84:	f200 811f 	bhi.w	8002cc6 <HAL_I2C_Mem_Read+0x40e>
      {
        /* One byte */
        if (hi2c->XferSize == 1U)
 8002a88:	68fb      	ldr	r3, [r7, #12]
 8002a8a:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002a8c:	2b01      	cmp	r3, #1
 8002a8e:	d123      	bne.n	8002ad8 <HAL_I2C_Mem_Read+0x220>
        {
          /* Wait until RXNE flag is set */
          if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8002a90:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8002a92:	6bb9      	ldr	r1, [r7, #56]	@ 0x38
 8002a94:	68f8      	ldr	r0, [r7, #12]
 8002a96:	f000 fcab 	bl	80033f0 <I2C_WaitOnRXNEFlagUntilTimeout>
 8002a9a:	4603      	mov	r3, r0
 8002a9c:	2b00      	cmp	r3, #0
 8002a9e:	d001      	beq.n	8002aa4 <HAL_I2C_Mem_Read+0x1ec>
          {
            return HAL_ERROR;
 8002aa0:	2301      	movs	r3, #1
 8002aa2:	e173      	b.n	8002d8c <HAL_I2C_Mem_Read+0x4d4>
          }

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8002aa4:	68fb      	ldr	r3, [r7, #12]
 8002aa6:	681b      	ldr	r3, [r3, #0]
 8002aa8:	691a      	ldr	r2, [r3, #16]
 8002aaa:	68fb      	ldr	r3, [r7, #12]
 8002aac:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002aae:	b2d2      	uxtb	r2, r2
 8002ab0:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8002ab2:	68fb      	ldr	r3, [r7, #12]
 8002ab4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002ab6:	1c5a      	adds	r2, r3, #1
 8002ab8:	68fb      	ldr	r3, [r7, #12]
 8002aba:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8002abc:	68fb      	ldr	r3, [r7, #12]
 8002abe:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002ac0:	3b01      	subs	r3, #1
 8002ac2:	b29a      	uxth	r2, r3
 8002ac4:	68fb      	ldr	r3, [r7, #12]
 8002ac6:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8002ac8:	68fb      	ldr	r3, [r7, #12]
 8002aca:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002acc:	b29b      	uxth	r3, r3
 8002ace:	3b01      	subs	r3, #1
 8002ad0:	b29a      	uxth	r2, r3
 8002ad2:	68fb      	ldr	r3, [r7, #12]
 8002ad4:	855a      	strh	r2, [r3, #42]	@ 0x2a
 8002ad6:	e145      	b.n	8002d64 <HAL_I2C_Mem_Read+0x4ac>
        }
        /* Two bytes */
        else if (hi2c->XferSize == 2U)
 8002ad8:	68fb      	ldr	r3, [r7, #12]
 8002ada:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002adc:	2b02      	cmp	r3, #2
 8002ade:	d152      	bne.n	8002b86 <HAL_I2C_Mem_Read+0x2ce>
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8002ae0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002ae2:	9300      	str	r3, [sp, #0]
 8002ae4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8002ae6:	2200      	movs	r2, #0
 8002ae8:	4906      	ldr	r1, [pc, #24]	@ (8002b04 <HAL_I2C_Mem_Read+0x24c>)
 8002aea:	68f8      	ldr	r0, [r7, #12]
 8002aec:	f000 fad6 	bl	800309c <I2C_WaitOnFlagUntilTimeout>
 8002af0:	4603      	mov	r3, r0
 8002af2:	2b00      	cmp	r3, #0
 8002af4:	d008      	beq.n	8002b08 <HAL_I2C_Mem_Read+0x250>
          {
            return HAL_ERROR;
 8002af6:	2301      	movs	r3, #1
 8002af8:	e148      	b.n	8002d8c <HAL_I2C_Mem_Read+0x4d4>
 8002afa:	bf00      	nop
 8002afc:	00100002 	.word	0x00100002
 8002b00:	ffff0000 	.word	0xffff0000
 8002b04:	00010004 	.word	0x00010004
  __ASM volatile ("cpsid i" : : : "memory");
 8002b08:	b672      	cpsid	i
}
 8002b0a:	bf00      	nop
          /* Disable all active IRQs around ADDR clearing and STOP programming because the EV6_3
             software sequence must complete before the current byte end of transfer */
          __disable_irq();

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8002b0c:	68fb      	ldr	r3, [r7, #12]
 8002b0e:	681b      	ldr	r3, [r3, #0]
 8002b10:	681a      	ldr	r2, [r3, #0]
 8002b12:	68fb      	ldr	r3, [r7, #12]
 8002b14:	681b      	ldr	r3, [r3, #0]
 8002b16:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8002b1a:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8002b1c:	68fb      	ldr	r3, [r7, #12]
 8002b1e:	681b      	ldr	r3, [r3, #0]
 8002b20:	691a      	ldr	r2, [r3, #16]
 8002b22:	68fb      	ldr	r3, [r7, #12]
 8002b24:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002b26:	b2d2      	uxtb	r2, r2
 8002b28:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8002b2a:	68fb      	ldr	r3, [r7, #12]
 8002b2c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002b2e:	1c5a      	adds	r2, r3, #1
 8002b30:	68fb      	ldr	r3, [r7, #12]
 8002b32:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8002b34:	68fb      	ldr	r3, [r7, #12]
 8002b36:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002b38:	3b01      	subs	r3, #1
 8002b3a:	b29a      	uxth	r2, r3
 8002b3c:	68fb      	ldr	r3, [r7, #12]
 8002b3e:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8002b40:	68fb      	ldr	r3, [r7, #12]
 8002b42:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002b44:	b29b      	uxth	r3, r3
 8002b46:	3b01      	subs	r3, #1
 8002b48:	b29a      	uxth	r2, r3
 8002b4a:	68fb      	ldr	r3, [r7, #12]
 8002b4c:	855a      	strh	r2, [r3, #42]	@ 0x2a
  __ASM volatile ("cpsie i" : : : "memory");
 8002b4e:	b662      	cpsie	i
}
 8002b50:	bf00      	nop

          /* Re-enable IRQs */
          __enable_irq();

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8002b52:	68fb      	ldr	r3, [r7, #12]
 8002b54:	681b      	ldr	r3, [r3, #0]
 8002b56:	691a      	ldr	r2, [r3, #16]
 8002b58:	68fb      	ldr	r3, [r7, #12]
 8002b5a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002b5c:	b2d2      	uxtb	r2, r2
 8002b5e:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8002b60:	68fb      	ldr	r3, [r7, #12]
 8002b62:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002b64:	1c5a      	adds	r2, r3, #1
 8002b66:	68fb      	ldr	r3, [r7, #12]
 8002b68:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8002b6a:	68fb      	ldr	r3, [r7, #12]
 8002b6c:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002b6e:	3b01      	subs	r3, #1
 8002b70:	b29a      	uxth	r2, r3
 8002b72:	68fb      	ldr	r3, [r7, #12]
 8002b74:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8002b76:	68fb      	ldr	r3, [r7, #12]
 8002b78:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002b7a:	b29b      	uxth	r3, r3
 8002b7c:	3b01      	subs	r3, #1
 8002b7e:	b29a      	uxth	r2, r3
 8002b80:	68fb      	ldr	r3, [r7, #12]
 8002b82:	855a      	strh	r2, [r3, #42]	@ 0x2a
 8002b84:	e0ee      	b.n	8002d64 <HAL_I2C_Mem_Read+0x4ac>
        }
        /* 3 Last bytes */
        else
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8002b86:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002b88:	9300      	str	r3, [sp, #0]
 8002b8a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8002b8c:	2200      	movs	r2, #0
 8002b8e:	4981      	ldr	r1, [pc, #516]	@ (8002d94 <HAL_I2C_Mem_Read+0x4dc>)
 8002b90:	68f8      	ldr	r0, [r7, #12]
 8002b92:	f000 fa83 	bl	800309c <I2C_WaitOnFlagUntilTimeout>
 8002b96:	4603      	mov	r3, r0
 8002b98:	2b00      	cmp	r3, #0
 8002b9a:	d001      	beq.n	8002ba0 <HAL_I2C_Mem_Read+0x2e8>
          {
            return HAL_ERROR;
 8002b9c:	2301      	movs	r3, #1
 8002b9e:	e0f5      	b.n	8002d8c <HAL_I2C_Mem_Read+0x4d4>
          }

          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8002ba0:	68fb      	ldr	r3, [r7, #12]
 8002ba2:	681b      	ldr	r3, [r3, #0]
 8002ba4:	681a      	ldr	r2, [r3, #0]
 8002ba6:	68fb      	ldr	r3, [r7, #12]
 8002ba8:	681b      	ldr	r3, [r3, #0]
 8002baa:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8002bae:	601a      	str	r2, [r3, #0]
  __ASM volatile ("cpsid i" : : : "memory");
 8002bb0:	b672      	cpsid	i
}
 8002bb2:	bf00      	nop
          /* Disable all active IRQs around ADDR clearing and STOP programming because the EV6_3
             software sequence must complete before the current byte end of transfer */
          __disable_irq();

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8002bb4:	68fb      	ldr	r3, [r7, #12]
 8002bb6:	681b      	ldr	r3, [r3, #0]
 8002bb8:	691a      	ldr	r2, [r3, #16]
 8002bba:	68fb      	ldr	r3, [r7, #12]
 8002bbc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002bbe:	b2d2      	uxtb	r2, r2
 8002bc0:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8002bc2:	68fb      	ldr	r3, [r7, #12]
 8002bc4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002bc6:	1c5a      	adds	r2, r3, #1
 8002bc8:	68fb      	ldr	r3, [r7, #12]
 8002bca:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8002bcc:	68fb      	ldr	r3, [r7, #12]
 8002bce:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002bd0:	3b01      	subs	r3, #1
 8002bd2:	b29a      	uxth	r2, r3
 8002bd4:	68fb      	ldr	r3, [r7, #12]
 8002bd6:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8002bd8:	68fb      	ldr	r3, [r7, #12]
 8002bda:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002bdc:	b29b      	uxth	r3, r3
 8002bde:	3b01      	subs	r3, #1
 8002be0:	b29a      	uxth	r2, r3
 8002be2:	68fb      	ldr	r3, [r7, #12]
 8002be4:	855a      	strh	r2, [r3, #42]	@ 0x2a

          /* Wait until BTF flag is set */
          count = I2C_TIMEOUT_FLAG * (SystemCoreClock / 25U / 1000U);
 8002be6:	4b6c      	ldr	r3, [pc, #432]	@ (8002d98 <HAL_I2C_Mem_Read+0x4e0>)
 8002be8:	681b      	ldr	r3, [r3, #0]
 8002bea:	08db      	lsrs	r3, r3, #3
 8002bec:	4a6b      	ldr	r2, [pc, #428]	@ (8002d9c <HAL_I2C_Mem_Read+0x4e4>)
 8002bee:	fba2 2303 	umull	r2, r3, r2, r3
 8002bf2:	0a1a      	lsrs	r2, r3, #8
 8002bf4:	4613      	mov	r3, r2
 8002bf6:	009b      	lsls	r3, r3, #2
 8002bf8:	4413      	add	r3, r2
 8002bfa:	00da      	lsls	r2, r3, #3
 8002bfc:	1ad3      	subs	r3, r2, r3
 8002bfe:	623b      	str	r3, [r7, #32]
          do
          {
            count--;
 8002c00:	6a3b      	ldr	r3, [r7, #32]
 8002c02:	3b01      	subs	r3, #1
 8002c04:	623b      	str	r3, [r7, #32]
            if (count == 0U)
 8002c06:	6a3b      	ldr	r3, [r7, #32]
 8002c08:	2b00      	cmp	r3, #0
 8002c0a:	d118      	bne.n	8002c3e <HAL_I2C_Mem_Read+0x386>
            {
              hi2c->PreviousState       = I2C_STATE_NONE;
 8002c0c:	68fb      	ldr	r3, [r7, #12]
 8002c0e:	2200      	movs	r2, #0
 8002c10:	631a      	str	r2, [r3, #48]	@ 0x30
              hi2c->State               = HAL_I2C_STATE_READY;
 8002c12:	68fb      	ldr	r3, [r7, #12]
 8002c14:	2220      	movs	r2, #32
 8002c16:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
              hi2c->Mode                = HAL_I2C_MODE_NONE;
 8002c1a:	68fb      	ldr	r3, [r7, #12]
 8002c1c:	2200      	movs	r2, #0
 8002c1e:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
              hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8002c22:	68fb      	ldr	r3, [r7, #12]
 8002c24:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002c26:	f043 0220 	orr.w	r2, r3, #32
 8002c2a:	68fb      	ldr	r3, [r7, #12]
 8002c2c:	641a      	str	r2, [r3, #64]	@ 0x40
  __ASM volatile ("cpsie i" : : : "memory");
 8002c2e:	b662      	cpsie	i
}
 8002c30:	bf00      	nop

              /* Re-enable IRQs */
              __enable_irq();

              /* Process Unlocked */
              __HAL_UNLOCK(hi2c);
 8002c32:	68fb      	ldr	r3, [r7, #12]
 8002c34:	2200      	movs	r2, #0
 8002c36:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

              return HAL_ERROR;
 8002c3a:	2301      	movs	r3, #1
 8002c3c:	e0a6      	b.n	8002d8c <HAL_I2C_Mem_Read+0x4d4>
            }
          }
          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET);
 8002c3e:	68fb      	ldr	r3, [r7, #12]
 8002c40:	681b      	ldr	r3, [r3, #0]
 8002c42:	695b      	ldr	r3, [r3, #20]
 8002c44:	f003 0304 	and.w	r3, r3, #4
 8002c48:	2b04      	cmp	r3, #4
 8002c4a:	d1d9      	bne.n	8002c00 <HAL_I2C_Mem_Read+0x348>

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8002c4c:	68fb      	ldr	r3, [r7, #12]
 8002c4e:	681b      	ldr	r3, [r3, #0]
 8002c50:	681a      	ldr	r2, [r3, #0]
 8002c52:	68fb      	ldr	r3, [r7, #12]
 8002c54:	681b      	ldr	r3, [r3, #0]
 8002c56:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8002c5a:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8002c5c:	68fb      	ldr	r3, [r7, #12]
 8002c5e:	681b      	ldr	r3, [r3, #0]
 8002c60:	691a      	ldr	r2, [r3, #16]
 8002c62:	68fb      	ldr	r3, [r7, #12]
 8002c64:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002c66:	b2d2      	uxtb	r2, r2
 8002c68:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8002c6a:	68fb      	ldr	r3, [r7, #12]
 8002c6c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002c6e:	1c5a      	adds	r2, r3, #1
 8002c70:	68fb      	ldr	r3, [r7, #12]
 8002c72:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8002c74:	68fb      	ldr	r3, [r7, #12]
 8002c76:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002c78:	3b01      	subs	r3, #1
 8002c7a:	b29a      	uxth	r2, r3
 8002c7c:	68fb      	ldr	r3, [r7, #12]
 8002c7e:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8002c80:	68fb      	ldr	r3, [r7, #12]
 8002c82:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002c84:	b29b      	uxth	r3, r3
 8002c86:	3b01      	subs	r3, #1
 8002c88:	b29a      	uxth	r2, r3
 8002c8a:	68fb      	ldr	r3, [r7, #12]
 8002c8c:	855a      	strh	r2, [r3, #42]	@ 0x2a
  __ASM volatile ("cpsie i" : : : "memory");
 8002c8e:	b662      	cpsie	i
}
 8002c90:	bf00      	nop

          /* Re-enable IRQs */
          __enable_irq();

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8002c92:	68fb      	ldr	r3, [r7, #12]
 8002c94:	681b      	ldr	r3, [r3, #0]
 8002c96:	691a      	ldr	r2, [r3, #16]
 8002c98:	68fb      	ldr	r3, [r7, #12]
 8002c9a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002c9c:	b2d2      	uxtb	r2, r2
 8002c9e:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8002ca0:	68fb      	ldr	r3, [r7, #12]
 8002ca2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002ca4:	1c5a      	adds	r2, r3, #1
 8002ca6:	68fb      	ldr	r3, [r7, #12]
 8002ca8:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8002caa:	68fb      	ldr	r3, [r7, #12]
 8002cac:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002cae:	3b01      	subs	r3, #1
 8002cb0:	b29a      	uxth	r2, r3
 8002cb2:	68fb      	ldr	r3, [r7, #12]
 8002cb4:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8002cb6:	68fb      	ldr	r3, [r7, #12]
 8002cb8:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002cba:	b29b      	uxth	r3, r3
 8002cbc:	3b01      	subs	r3, #1
 8002cbe:	b29a      	uxth	r2, r3
 8002cc0:	68fb      	ldr	r3, [r7, #12]
 8002cc2:	855a      	strh	r2, [r3, #42]	@ 0x2a
 8002cc4:	e04e      	b.n	8002d64 <HAL_I2C_Mem_Read+0x4ac>
        }
      }
      else
      {
        /* Wait until RXNE flag is set */
        if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8002cc6:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8002cc8:	6bb9      	ldr	r1, [r7, #56]	@ 0x38
 8002cca:	68f8      	ldr	r0, [r7, #12]
 8002ccc:	f000 fb90 	bl	80033f0 <I2C_WaitOnRXNEFlagUntilTimeout>
 8002cd0:	4603      	mov	r3, r0
 8002cd2:	2b00      	cmp	r3, #0
 8002cd4:	d001      	beq.n	8002cda <HAL_I2C_Mem_Read+0x422>
        {
          return HAL_ERROR;
 8002cd6:	2301      	movs	r3, #1
 8002cd8:	e058      	b.n	8002d8c <HAL_I2C_Mem_Read+0x4d4>
        }

        /* Read data from DR */
        *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8002cda:	68fb      	ldr	r3, [r7, #12]
 8002cdc:	681b      	ldr	r3, [r3, #0]
 8002cde:	691a      	ldr	r2, [r3, #16]
 8002ce0:	68fb      	ldr	r3, [r7, #12]
 8002ce2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002ce4:	b2d2      	uxtb	r2, r2
 8002ce6:	701a      	strb	r2, [r3, #0]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 8002ce8:	68fb      	ldr	r3, [r7, #12]
 8002cea:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002cec:	1c5a      	adds	r2, r3, #1
 8002cee:	68fb      	ldr	r3, [r7, #12]
 8002cf0:	625a      	str	r2, [r3, #36]	@ 0x24

        /* Update counter */
        hi2c->XferSize--;
 8002cf2:	68fb      	ldr	r3, [r7, #12]
 8002cf4:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002cf6:	3b01      	subs	r3, #1
 8002cf8:	b29a      	uxth	r2, r3
 8002cfa:	68fb      	ldr	r3, [r7, #12]
 8002cfc:	851a      	strh	r2, [r3, #40]	@ 0x28
        hi2c->XferCount--;
 8002cfe:	68fb      	ldr	r3, [r7, #12]
 8002d00:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002d02:	b29b      	uxth	r3, r3
 8002d04:	3b01      	subs	r3, #1
 8002d06:	b29a      	uxth	r2, r3
 8002d08:	68fb      	ldr	r3, [r7, #12]
 8002d0a:	855a      	strh	r2, [r3, #42]	@ 0x2a

        if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET)
 8002d0c:	68fb      	ldr	r3, [r7, #12]
 8002d0e:	681b      	ldr	r3, [r3, #0]
 8002d10:	695b      	ldr	r3, [r3, #20]
 8002d12:	f003 0304 	and.w	r3, r3, #4
 8002d16:	2b04      	cmp	r3, #4
 8002d18:	d124      	bne.n	8002d64 <HAL_I2C_Mem_Read+0x4ac>
        {
          if (hi2c->XferSize == 3U)
 8002d1a:	68fb      	ldr	r3, [r7, #12]
 8002d1c:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002d1e:	2b03      	cmp	r3, #3
 8002d20:	d107      	bne.n	8002d32 <HAL_I2C_Mem_Read+0x47a>
          {
            /* Disable Acknowledge */
            CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8002d22:	68fb      	ldr	r3, [r7, #12]
 8002d24:	681b      	ldr	r3, [r3, #0]
 8002d26:	681a      	ldr	r2, [r3, #0]
 8002d28:	68fb      	ldr	r3, [r7, #12]
 8002d2a:	681b      	ldr	r3, [r3, #0]
 8002d2c:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8002d30:	601a      	str	r2, [r3, #0]
          }
          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8002d32:	68fb      	ldr	r3, [r7, #12]
 8002d34:	681b      	ldr	r3, [r3, #0]
 8002d36:	691a      	ldr	r2, [r3, #16]
 8002d38:	68fb      	ldr	r3, [r7, #12]
 8002d3a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002d3c:	b2d2      	uxtb	r2, r2
 8002d3e:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8002d40:	68fb      	ldr	r3, [r7, #12]
 8002d42:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002d44:	1c5a      	adds	r2, r3, #1
 8002d46:	68fb      	ldr	r3, [r7, #12]
 8002d48:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8002d4a:	68fb      	ldr	r3, [r7, #12]
 8002d4c:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002d4e:	3b01      	subs	r3, #1
 8002d50:	b29a      	uxth	r2, r3
 8002d52:	68fb      	ldr	r3, [r7, #12]
 8002d54:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8002d56:	68fb      	ldr	r3, [r7, #12]
 8002d58:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002d5a:	b29b      	uxth	r3, r3
 8002d5c:	3b01      	subs	r3, #1
 8002d5e:	b29a      	uxth	r2, r3
 8002d60:	68fb      	ldr	r3, [r7, #12]
 8002d62:	855a      	strh	r2, [r3, #42]	@ 0x2a
    while (hi2c->XferSize > 0U)
 8002d64:	68fb      	ldr	r3, [r7, #12]
 8002d66:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002d68:	2b00      	cmp	r3, #0
 8002d6a:	f47f ae88 	bne.w	8002a7e <HAL_I2C_Mem_Read+0x1c6>
        }
      }
    }

    hi2c->State = HAL_I2C_STATE_READY;
 8002d6e:	68fb      	ldr	r3, [r7, #12]
 8002d70:	2220      	movs	r2, #32
 8002d72:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8002d76:	68fb      	ldr	r3, [r7, #12]
 8002d78:	2200      	movs	r2, #0
 8002d7a:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8002d7e:	68fb      	ldr	r3, [r7, #12]
 8002d80:	2200      	movs	r2, #0
 8002d82:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_OK;
 8002d86:	2300      	movs	r3, #0
 8002d88:	e000      	b.n	8002d8c <HAL_I2C_Mem_Read+0x4d4>
  }
  else
  {
    return HAL_BUSY;
 8002d8a:	2302      	movs	r3, #2
  }
}
 8002d8c:	4618      	mov	r0, r3
 8002d8e:	3728      	adds	r7, #40	@ 0x28
 8002d90:	46bd      	mov	sp, r7
 8002d92:	bd80      	pop	{r7, pc}
 8002d94:	00010004 	.word	0x00010004
 8002d98:	20000000 	.word	0x20000000
 8002d9c:	14f8b589 	.word	0x14f8b589

08002da0 <I2C_RequestMemoryWrite>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout, uint32_t Tickstart)
{
 8002da0:	b580      	push	{r7, lr}
 8002da2:	b088      	sub	sp, #32
 8002da4:	af02      	add	r7, sp, #8
 8002da6:	60f8      	str	r0, [r7, #12]
 8002da8:	4608      	mov	r0, r1
 8002daa:	4611      	mov	r1, r2
 8002dac:	461a      	mov	r2, r3
 8002dae:	4603      	mov	r3, r0
 8002db0:	817b      	strh	r3, [r7, #10]
 8002db2:	460b      	mov	r3, r1
 8002db4:	813b      	strh	r3, [r7, #8]
 8002db6:	4613      	mov	r3, r2
 8002db8:	80fb      	strh	r3, [r7, #6]
  /* Generate Start */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8002dba:	68fb      	ldr	r3, [r7, #12]
 8002dbc:	681b      	ldr	r3, [r3, #0]
 8002dbe:	681a      	ldr	r2, [r3, #0]
 8002dc0:	68fb      	ldr	r3, [r7, #12]
 8002dc2:	681b      	ldr	r3, [r3, #0]
 8002dc4:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8002dc8:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8002dca:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002dcc:	9300      	str	r3, [sp, #0]
 8002dce:	6a3b      	ldr	r3, [r7, #32]
 8002dd0:	2200      	movs	r2, #0
 8002dd2:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 8002dd6:	68f8      	ldr	r0, [r7, #12]
 8002dd8:	f000 f960 	bl	800309c <I2C_WaitOnFlagUntilTimeout>
 8002ddc:	4603      	mov	r3, r0
 8002dde:	2b00      	cmp	r3, #0
 8002de0:	d00d      	beq.n	8002dfe <I2C_RequestMemoryWrite+0x5e>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8002de2:	68fb      	ldr	r3, [r7, #12]
 8002de4:	681b      	ldr	r3, [r3, #0]
 8002de6:	681b      	ldr	r3, [r3, #0]
 8002de8:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002dec:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8002df0:	d103      	bne.n	8002dfa <I2C_RequestMemoryWrite+0x5a>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8002df2:	68fb      	ldr	r3, [r7, #12]
 8002df4:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8002df8:	641a      	str	r2, [r3, #64]	@ 0x40
    }
    return HAL_TIMEOUT;
 8002dfa:	2303      	movs	r3, #3
 8002dfc:	e05f      	b.n	8002ebe <I2C_RequestMemoryWrite+0x11e>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 8002dfe:	897b      	ldrh	r3, [r7, #10]
 8002e00:	b2db      	uxtb	r3, r3
 8002e02:	461a      	mov	r2, r3
 8002e04:	68fb      	ldr	r3, [r7, #12]
 8002e06:	681b      	ldr	r3, [r3, #0]
 8002e08:	f002 02fe 	and.w	r2, r2, #254	@ 0xfe
 8002e0c:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8002e0e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002e10:	6a3a      	ldr	r2, [r7, #32]
 8002e12:	492d      	ldr	r1, [pc, #180]	@ (8002ec8 <I2C_RequestMemoryWrite+0x128>)
 8002e14:	68f8      	ldr	r0, [r7, #12]
 8002e16:	f000 f9bb 	bl	8003190 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8002e1a:	4603      	mov	r3, r0
 8002e1c:	2b00      	cmp	r3, #0
 8002e1e:	d001      	beq.n	8002e24 <I2C_RequestMemoryWrite+0x84>
  {
    return HAL_ERROR;
 8002e20:	2301      	movs	r3, #1
 8002e22:	e04c      	b.n	8002ebe <I2C_RequestMemoryWrite+0x11e>
  }

  /* Clear ADDR flag */
  __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8002e24:	2300      	movs	r3, #0
 8002e26:	617b      	str	r3, [r7, #20]
 8002e28:	68fb      	ldr	r3, [r7, #12]
 8002e2a:	681b      	ldr	r3, [r3, #0]
 8002e2c:	695b      	ldr	r3, [r3, #20]
 8002e2e:	617b      	str	r3, [r7, #20]
 8002e30:	68fb      	ldr	r3, [r7, #12]
 8002e32:	681b      	ldr	r3, [r3, #0]
 8002e34:	699b      	ldr	r3, [r3, #24]
 8002e36:	617b      	str	r3, [r7, #20]
 8002e38:	697b      	ldr	r3, [r7, #20]

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8002e3a:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8002e3c:	6a39      	ldr	r1, [r7, #32]
 8002e3e:	68f8      	ldr	r0, [r7, #12]
 8002e40:	f000 fa46 	bl	80032d0 <I2C_WaitOnTXEFlagUntilTimeout>
 8002e44:	4603      	mov	r3, r0
 8002e46:	2b00      	cmp	r3, #0
 8002e48:	d00d      	beq.n	8002e66 <I2C_RequestMemoryWrite+0xc6>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8002e4a:	68fb      	ldr	r3, [r7, #12]
 8002e4c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002e4e:	2b04      	cmp	r3, #4
 8002e50:	d107      	bne.n	8002e62 <I2C_RequestMemoryWrite+0xc2>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8002e52:	68fb      	ldr	r3, [r7, #12]
 8002e54:	681b      	ldr	r3, [r3, #0]
 8002e56:	681a      	ldr	r2, [r3, #0]
 8002e58:	68fb      	ldr	r3, [r7, #12]
 8002e5a:	681b      	ldr	r3, [r3, #0]
 8002e5c:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8002e60:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 8002e62:	2301      	movs	r3, #1
 8002e64:	e02b      	b.n	8002ebe <I2C_RequestMemoryWrite+0x11e>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 8002e66:	88fb      	ldrh	r3, [r7, #6]
 8002e68:	2b01      	cmp	r3, #1
 8002e6a:	d105      	bne.n	8002e78 <I2C_RequestMemoryWrite+0xd8>
  {
    /* Send Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8002e6c:	893b      	ldrh	r3, [r7, #8]
 8002e6e:	b2da      	uxtb	r2, r3
 8002e70:	68fb      	ldr	r3, [r7, #12]
 8002e72:	681b      	ldr	r3, [r3, #0]
 8002e74:	611a      	str	r2, [r3, #16]
 8002e76:	e021      	b.n	8002ebc <I2C_RequestMemoryWrite+0x11c>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_MSB(MemAddress);
 8002e78:	893b      	ldrh	r3, [r7, #8]
 8002e7a:	0a1b      	lsrs	r3, r3, #8
 8002e7c:	b29b      	uxth	r3, r3
 8002e7e:	b2da      	uxtb	r2, r3
 8002e80:	68fb      	ldr	r3, [r7, #12]
 8002e82:	681b      	ldr	r3, [r3, #0]
 8002e84:	611a      	str	r2, [r3, #16]

    /* Wait until TXE flag is set */
    if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8002e86:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8002e88:	6a39      	ldr	r1, [r7, #32]
 8002e8a:	68f8      	ldr	r0, [r7, #12]
 8002e8c:	f000 fa20 	bl	80032d0 <I2C_WaitOnTXEFlagUntilTimeout>
 8002e90:	4603      	mov	r3, r0
 8002e92:	2b00      	cmp	r3, #0
 8002e94:	d00d      	beq.n	8002eb2 <I2C_RequestMemoryWrite+0x112>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8002e96:	68fb      	ldr	r3, [r7, #12]
 8002e98:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002e9a:	2b04      	cmp	r3, #4
 8002e9c:	d107      	bne.n	8002eae <I2C_RequestMemoryWrite+0x10e>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8002e9e:	68fb      	ldr	r3, [r7, #12]
 8002ea0:	681b      	ldr	r3, [r3, #0]
 8002ea2:	681a      	ldr	r2, [r3, #0]
 8002ea4:	68fb      	ldr	r3, [r7, #12]
 8002ea6:	681b      	ldr	r3, [r3, #0]
 8002ea8:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8002eac:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 8002eae:	2301      	movs	r3, #1
 8002eb0:	e005      	b.n	8002ebe <I2C_RequestMemoryWrite+0x11e>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8002eb2:	893b      	ldrh	r3, [r7, #8]
 8002eb4:	b2da      	uxtb	r2, r3
 8002eb6:	68fb      	ldr	r3, [r7, #12]
 8002eb8:	681b      	ldr	r3, [r3, #0]
 8002eba:	611a      	str	r2, [r3, #16]
  }

  return HAL_OK;
 8002ebc:	2300      	movs	r3, #0
}
 8002ebe:	4618      	mov	r0, r3
 8002ec0:	3718      	adds	r7, #24
 8002ec2:	46bd      	mov	sp, r7
 8002ec4:	bd80      	pop	{r7, pc}
 8002ec6:	bf00      	nop
 8002ec8:	00010002 	.word	0x00010002

08002ecc <I2C_RequestMemoryRead>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout, uint32_t Tickstart)
{
 8002ecc:	b580      	push	{r7, lr}
 8002ece:	b088      	sub	sp, #32
 8002ed0:	af02      	add	r7, sp, #8
 8002ed2:	60f8      	str	r0, [r7, #12]
 8002ed4:	4608      	mov	r0, r1
 8002ed6:	4611      	mov	r1, r2
 8002ed8:	461a      	mov	r2, r3
 8002eda:	4603      	mov	r3, r0
 8002edc:	817b      	strh	r3, [r7, #10]
 8002ede:	460b      	mov	r3, r1
 8002ee0:	813b      	strh	r3, [r7, #8]
 8002ee2:	4613      	mov	r3, r2
 8002ee4:	80fb      	strh	r3, [r7, #6]
  /* Enable Acknowledge */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8002ee6:	68fb      	ldr	r3, [r7, #12]
 8002ee8:	681b      	ldr	r3, [r3, #0]
 8002eea:	681a      	ldr	r2, [r3, #0]
 8002eec:	68fb      	ldr	r3, [r7, #12]
 8002eee:	681b      	ldr	r3, [r3, #0]
 8002ef0:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 8002ef4:	601a      	str	r2, [r3, #0]

  /* Generate Start */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8002ef6:	68fb      	ldr	r3, [r7, #12]
 8002ef8:	681b      	ldr	r3, [r3, #0]
 8002efa:	681a      	ldr	r2, [r3, #0]
 8002efc:	68fb      	ldr	r3, [r7, #12]
 8002efe:	681b      	ldr	r3, [r3, #0]
 8002f00:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8002f04:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8002f06:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002f08:	9300      	str	r3, [sp, #0]
 8002f0a:	6a3b      	ldr	r3, [r7, #32]
 8002f0c:	2200      	movs	r2, #0
 8002f0e:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 8002f12:	68f8      	ldr	r0, [r7, #12]
 8002f14:	f000 f8c2 	bl	800309c <I2C_WaitOnFlagUntilTimeout>
 8002f18:	4603      	mov	r3, r0
 8002f1a:	2b00      	cmp	r3, #0
 8002f1c:	d00d      	beq.n	8002f3a <I2C_RequestMemoryRead+0x6e>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8002f1e:	68fb      	ldr	r3, [r7, #12]
 8002f20:	681b      	ldr	r3, [r3, #0]
 8002f22:	681b      	ldr	r3, [r3, #0]
 8002f24:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002f28:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8002f2c:	d103      	bne.n	8002f36 <I2C_RequestMemoryRead+0x6a>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8002f2e:	68fb      	ldr	r3, [r7, #12]
 8002f30:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8002f34:	641a      	str	r2, [r3, #64]	@ 0x40
    }
    return HAL_TIMEOUT;
 8002f36:	2303      	movs	r3, #3
 8002f38:	e0aa      	b.n	8003090 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 8002f3a:	897b      	ldrh	r3, [r7, #10]
 8002f3c:	b2db      	uxtb	r3, r3
 8002f3e:	461a      	mov	r2, r3
 8002f40:	68fb      	ldr	r3, [r7, #12]
 8002f42:	681b      	ldr	r3, [r3, #0]
 8002f44:	f002 02fe 	and.w	r2, r2, #254	@ 0xfe
 8002f48:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8002f4a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002f4c:	6a3a      	ldr	r2, [r7, #32]
 8002f4e:	4952      	ldr	r1, [pc, #328]	@ (8003098 <I2C_RequestMemoryRead+0x1cc>)
 8002f50:	68f8      	ldr	r0, [r7, #12]
 8002f52:	f000 f91d 	bl	8003190 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8002f56:	4603      	mov	r3, r0
 8002f58:	2b00      	cmp	r3, #0
 8002f5a:	d001      	beq.n	8002f60 <I2C_RequestMemoryRead+0x94>
  {
    return HAL_ERROR;
 8002f5c:	2301      	movs	r3, #1
 8002f5e:	e097      	b.n	8003090 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Clear ADDR flag */
  __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8002f60:	2300      	movs	r3, #0
 8002f62:	617b      	str	r3, [r7, #20]
 8002f64:	68fb      	ldr	r3, [r7, #12]
 8002f66:	681b      	ldr	r3, [r3, #0]
 8002f68:	695b      	ldr	r3, [r3, #20]
 8002f6a:	617b      	str	r3, [r7, #20]
 8002f6c:	68fb      	ldr	r3, [r7, #12]
 8002f6e:	681b      	ldr	r3, [r3, #0]
 8002f70:	699b      	ldr	r3, [r3, #24]
 8002f72:	617b      	str	r3, [r7, #20]
 8002f74:	697b      	ldr	r3, [r7, #20]

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8002f76:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8002f78:	6a39      	ldr	r1, [r7, #32]
 8002f7a:	68f8      	ldr	r0, [r7, #12]
 8002f7c:	f000 f9a8 	bl	80032d0 <I2C_WaitOnTXEFlagUntilTimeout>
 8002f80:	4603      	mov	r3, r0
 8002f82:	2b00      	cmp	r3, #0
 8002f84:	d00d      	beq.n	8002fa2 <I2C_RequestMemoryRead+0xd6>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8002f86:	68fb      	ldr	r3, [r7, #12]
 8002f88:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002f8a:	2b04      	cmp	r3, #4
 8002f8c:	d107      	bne.n	8002f9e <I2C_RequestMemoryRead+0xd2>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8002f8e:	68fb      	ldr	r3, [r7, #12]
 8002f90:	681b      	ldr	r3, [r3, #0]
 8002f92:	681a      	ldr	r2, [r3, #0]
 8002f94:	68fb      	ldr	r3, [r7, #12]
 8002f96:	681b      	ldr	r3, [r3, #0]
 8002f98:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8002f9c:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 8002f9e:	2301      	movs	r3, #1
 8002fa0:	e076      	b.n	8003090 <I2C_RequestMemoryRead+0x1c4>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 8002fa2:	88fb      	ldrh	r3, [r7, #6]
 8002fa4:	2b01      	cmp	r3, #1
 8002fa6:	d105      	bne.n	8002fb4 <I2C_RequestMemoryRead+0xe8>
  {
    /* Send Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8002fa8:	893b      	ldrh	r3, [r7, #8]
 8002faa:	b2da      	uxtb	r2, r3
 8002fac:	68fb      	ldr	r3, [r7, #12]
 8002fae:	681b      	ldr	r3, [r3, #0]
 8002fb0:	611a      	str	r2, [r3, #16]
 8002fb2:	e021      	b.n	8002ff8 <I2C_RequestMemoryRead+0x12c>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_MSB(MemAddress);
 8002fb4:	893b      	ldrh	r3, [r7, #8]
 8002fb6:	0a1b      	lsrs	r3, r3, #8
 8002fb8:	b29b      	uxth	r3, r3
 8002fba:	b2da      	uxtb	r2, r3
 8002fbc:	68fb      	ldr	r3, [r7, #12]
 8002fbe:	681b      	ldr	r3, [r3, #0]
 8002fc0:	611a      	str	r2, [r3, #16]

    /* Wait until TXE flag is set */
    if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8002fc2:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8002fc4:	6a39      	ldr	r1, [r7, #32]
 8002fc6:	68f8      	ldr	r0, [r7, #12]
 8002fc8:	f000 f982 	bl	80032d0 <I2C_WaitOnTXEFlagUntilTimeout>
 8002fcc:	4603      	mov	r3, r0
 8002fce:	2b00      	cmp	r3, #0
 8002fd0:	d00d      	beq.n	8002fee <I2C_RequestMemoryRead+0x122>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8002fd2:	68fb      	ldr	r3, [r7, #12]
 8002fd4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002fd6:	2b04      	cmp	r3, #4
 8002fd8:	d107      	bne.n	8002fea <I2C_RequestMemoryRead+0x11e>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8002fda:	68fb      	ldr	r3, [r7, #12]
 8002fdc:	681b      	ldr	r3, [r3, #0]
 8002fde:	681a      	ldr	r2, [r3, #0]
 8002fe0:	68fb      	ldr	r3, [r7, #12]
 8002fe2:	681b      	ldr	r3, [r3, #0]
 8002fe4:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8002fe8:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 8002fea:	2301      	movs	r3, #1
 8002fec:	e050      	b.n	8003090 <I2C_RequestMemoryRead+0x1c4>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8002fee:	893b      	ldrh	r3, [r7, #8]
 8002ff0:	b2da      	uxtb	r2, r3
 8002ff2:	68fb      	ldr	r3, [r7, #12]
 8002ff4:	681b      	ldr	r3, [r3, #0]
 8002ff6:	611a      	str	r2, [r3, #16]
  }

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8002ff8:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8002ffa:	6a39      	ldr	r1, [r7, #32]
 8002ffc:	68f8      	ldr	r0, [r7, #12]
 8002ffe:	f000 f967 	bl	80032d0 <I2C_WaitOnTXEFlagUntilTimeout>
 8003002:	4603      	mov	r3, r0
 8003004:	2b00      	cmp	r3, #0
 8003006:	d00d      	beq.n	8003024 <I2C_RequestMemoryRead+0x158>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8003008:	68fb      	ldr	r3, [r7, #12]
 800300a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800300c:	2b04      	cmp	r3, #4
 800300e:	d107      	bne.n	8003020 <I2C_RequestMemoryRead+0x154>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003010:	68fb      	ldr	r3, [r7, #12]
 8003012:	681b      	ldr	r3, [r3, #0]
 8003014:	681a      	ldr	r2, [r3, #0]
 8003016:	68fb      	ldr	r3, [r7, #12]
 8003018:	681b      	ldr	r3, [r3, #0]
 800301a:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800301e:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 8003020:	2301      	movs	r3, #1
 8003022:	e035      	b.n	8003090 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Generate Restart */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8003024:	68fb      	ldr	r3, [r7, #12]
 8003026:	681b      	ldr	r3, [r3, #0]
 8003028:	681a      	ldr	r2, [r3, #0]
 800302a:	68fb      	ldr	r3, [r7, #12]
 800302c:	681b      	ldr	r3, [r3, #0]
 800302e:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8003032:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8003034:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003036:	9300      	str	r3, [sp, #0]
 8003038:	6a3b      	ldr	r3, [r7, #32]
 800303a:	2200      	movs	r2, #0
 800303c:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 8003040:	68f8      	ldr	r0, [r7, #12]
 8003042:	f000 f82b 	bl	800309c <I2C_WaitOnFlagUntilTimeout>
 8003046:	4603      	mov	r3, r0
 8003048:	2b00      	cmp	r3, #0
 800304a:	d00d      	beq.n	8003068 <I2C_RequestMemoryRead+0x19c>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 800304c:	68fb      	ldr	r3, [r7, #12]
 800304e:	681b      	ldr	r3, [r3, #0]
 8003050:	681b      	ldr	r3, [r3, #0]
 8003052:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003056:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800305a:	d103      	bne.n	8003064 <I2C_RequestMemoryRead+0x198>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 800305c:	68fb      	ldr	r3, [r7, #12]
 800305e:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8003062:	641a      	str	r2, [r3, #64]	@ 0x40
    }
    return HAL_TIMEOUT;
 8003064:	2303      	movs	r3, #3
 8003066:	e013      	b.n	8003090 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_READ(DevAddress);
 8003068:	897b      	ldrh	r3, [r7, #10]
 800306a:	b2db      	uxtb	r3, r3
 800306c:	f043 0301 	orr.w	r3, r3, #1
 8003070:	b2da      	uxtb	r2, r3
 8003072:	68fb      	ldr	r3, [r7, #12]
 8003074:	681b      	ldr	r3, [r3, #0]
 8003076:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8003078:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800307a:	6a3a      	ldr	r2, [r7, #32]
 800307c:	4906      	ldr	r1, [pc, #24]	@ (8003098 <I2C_RequestMemoryRead+0x1cc>)
 800307e:	68f8      	ldr	r0, [r7, #12]
 8003080:	f000 f886 	bl	8003190 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8003084:	4603      	mov	r3, r0
 8003086:	2b00      	cmp	r3, #0
 8003088:	d001      	beq.n	800308e <I2C_RequestMemoryRead+0x1c2>
  {
    return HAL_ERROR;
 800308a:	2301      	movs	r3, #1
 800308c:	e000      	b.n	8003090 <I2C_RequestMemoryRead+0x1c4>
  }

  return HAL_OK;
 800308e:	2300      	movs	r3, #0
}
 8003090:	4618      	mov	r0, r3
 8003092:	3718      	adds	r7, #24
 8003094:	46bd      	mov	sp, r7
 8003096:	bd80      	pop	{r7, pc}
 8003098:	00010002 	.word	0x00010002

0800309c <I2C_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status, uint32_t Timeout, uint32_t Tickstart)
{
 800309c:	b580      	push	{r7, lr}
 800309e:	b084      	sub	sp, #16
 80030a0:	af00      	add	r7, sp, #0
 80030a2:	60f8      	str	r0, [r7, #12]
 80030a4:	60b9      	str	r1, [r7, #8]
 80030a6:	603b      	str	r3, [r7, #0]
 80030a8:	4613      	mov	r3, r2
 80030aa:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 80030ac:	e048      	b.n	8003140 <I2C_WaitOnFlagUntilTimeout+0xa4>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80030ae:	683b      	ldr	r3, [r7, #0]
 80030b0:	f1b3 3fff 	cmp.w	r3, #4294967295
 80030b4:	d044      	beq.n	8003140 <I2C_WaitOnFlagUntilTimeout+0xa4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80030b6:	f7fe ff13 	bl	8001ee0 <HAL_GetTick>
 80030ba:	4602      	mov	r2, r0
 80030bc:	69bb      	ldr	r3, [r7, #24]
 80030be:	1ad3      	subs	r3, r2, r3
 80030c0:	683a      	ldr	r2, [r7, #0]
 80030c2:	429a      	cmp	r2, r3
 80030c4:	d302      	bcc.n	80030cc <I2C_WaitOnFlagUntilTimeout+0x30>
 80030c6:	683b      	ldr	r3, [r7, #0]
 80030c8:	2b00      	cmp	r3, #0
 80030ca:	d139      	bne.n	8003140 <I2C_WaitOnFlagUntilTimeout+0xa4>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == Status))
 80030cc:	68bb      	ldr	r3, [r7, #8]
 80030ce:	0c1b      	lsrs	r3, r3, #16
 80030d0:	b2db      	uxtb	r3, r3
 80030d2:	2b01      	cmp	r3, #1
 80030d4:	d10d      	bne.n	80030f2 <I2C_WaitOnFlagUntilTimeout+0x56>
 80030d6:	68fb      	ldr	r3, [r7, #12]
 80030d8:	681b      	ldr	r3, [r3, #0]
 80030da:	695b      	ldr	r3, [r3, #20]
 80030dc:	43da      	mvns	r2, r3
 80030de:	68bb      	ldr	r3, [r7, #8]
 80030e0:	4013      	ands	r3, r2
 80030e2:	b29b      	uxth	r3, r3
 80030e4:	2b00      	cmp	r3, #0
 80030e6:	bf0c      	ite	eq
 80030e8:	2301      	moveq	r3, #1
 80030ea:	2300      	movne	r3, #0
 80030ec:	b2db      	uxtb	r3, r3
 80030ee:	461a      	mov	r2, r3
 80030f0:	e00c      	b.n	800310c <I2C_WaitOnFlagUntilTimeout+0x70>
 80030f2:	68fb      	ldr	r3, [r7, #12]
 80030f4:	681b      	ldr	r3, [r3, #0]
 80030f6:	699b      	ldr	r3, [r3, #24]
 80030f8:	43da      	mvns	r2, r3
 80030fa:	68bb      	ldr	r3, [r7, #8]
 80030fc:	4013      	ands	r3, r2
 80030fe:	b29b      	uxth	r3, r3
 8003100:	2b00      	cmp	r3, #0
 8003102:	bf0c      	ite	eq
 8003104:	2301      	moveq	r3, #1
 8003106:	2300      	movne	r3, #0
 8003108:	b2db      	uxtb	r3, r3
 800310a:	461a      	mov	r2, r3
 800310c:	79fb      	ldrb	r3, [r7, #7]
 800310e:	429a      	cmp	r2, r3
 8003110:	d116      	bne.n	8003140 <I2C_WaitOnFlagUntilTimeout+0xa4>
        {
          hi2c->PreviousState     = I2C_STATE_NONE;
 8003112:	68fb      	ldr	r3, [r7, #12]
 8003114:	2200      	movs	r2, #0
 8003116:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State             = HAL_I2C_STATE_READY;
 8003118:	68fb      	ldr	r3, [r7, #12]
 800311a:	2220      	movs	r2, #32
 800311c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode              = HAL_I2C_MODE_NONE;
 8003120:	68fb      	ldr	r3, [r7, #12]
 8003122:	2200      	movs	r2, #0
 8003124:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode         |= HAL_I2C_ERROR_TIMEOUT;
 8003128:	68fb      	ldr	r3, [r7, #12]
 800312a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800312c:	f043 0220 	orr.w	r2, r3, #32
 8003130:	68fb      	ldr	r3, [r7, #12]
 8003132:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8003134:	68fb      	ldr	r3, [r7, #12]
 8003136:	2200      	movs	r2, #0
 8003138:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 800313c:	2301      	movs	r3, #1
 800313e:	e023      	b.n	8003188 <I2C_WaitOnFlagUntilTimeout+0xec>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8003140:	68bb      	ldr	r3, [r7, #8]
 8003142:	0c1b      	lsrs	r3, r3, #16
 8003144:	b2db      	uxtb	r3, r3
 8003146:	2b01      	cmp	r3, #1
 8003148:	d10d      	bne.n	8003166 <I2C_WaitOnFlagUntilTimeout+0xca>
 800314a:	68fb      	ldr	r3, [r7, #12]
 800314c:	681b      	ldr	r3, [r3, #0]
 800314e:	695b      	ldr	r3, [r3, #20]
 8003150:	43da      	mvns	r2, r3
 8003152:	68bb      	ldr	r3, [r7, #8]
 8003154:	4013      	ands	r3, r2
 8003156:	b29b      	uxth	r3, r3
 8003158:	2b00      	cmp	r3, #0
 800315a:	bf0c      	ite	eq
 800315c:	2301      	moveq	r3, #1
 800315e:	2300      	movne	r3, #0
 8003160:	b2db      	uxtb	r3, r3
 8003162:	461a      	mov	r2, r3
 8003164:	e00c      	b.n	8003180 <I2C_WaitOnFlagUntilTimeout+0xe4>
 8003166:	68fb      	ldr	r3, [r7, #12]
 8003168:	681b      	ldr	r3, [r3, #0]
 800316a:	699b      	ldr	r3, [r3, #24]
 800316c:	43da      	mvns	r2, r3
 800316e:	68bb      	ldr	r3, [r7, #8]
 8003170:	4013      	ands	r3, r2
 8003172:	b29b      	uxth	r3, r3
 8003174:	2b00      	cmp	r3, #0
 8003176:	bf0c      	ite	eq
 8003178:	2301      	moveq	r3, #1
 800317a:	2300      	movne	r3, #0
 800317c:	b2db      	uxtb	r3, r3
 800317e:	461a      	mov	r2, r3
 8003180:	79fb      	ldrb	r3, [r7, #7]
 8003182:	429a      	cmp	r2, r3
 8003184:	d093      	beq.n	80030ae <I2C_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8003186:	2300      	movs	r3, #0
}
 8003188:	4618      	mov	r0, r3
 800318a:	3710      	adds	r7, #16
 800318c:	46bd      	mov	sp, r7
 800318e:	bd80      	pop	{r7, pc}

08003190 <I2C_WaitOnMasterAddressFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnMasterAddressFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, uint32_t Timeout, uint32_t Tickstart)
{
 8003190:	b580      	push	{r7, lr}
 8003192:	b084      	sub	sp, #16
 8003194:	af00      	add	r7, sp, #0
 8003196:	60f8      	str	r0, [r7, #12]
 8003198:	60b9      	str	r1, [r7, #8]
 800319a:	607a      	str	r2, [r7, #4]
 800319c:	603b      	str	r3, [r7, #0]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 800319e:	e071      	b.n	8003284 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 80031a0:	68fb      	ldr	r3, [r7, #12]
 80031a2:	681b      	ldr	r3, [r3, #0]
 80031a4:	695b      	ldr	r3, [r3, #20]
 80031a6:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80031aa:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80031ae:	d123      	bne.n	80031f8 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x68>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80031b0:	68fb      	ldr	r3, [r7, #12]
 80031b2:	681b      	ldr	r3, [r3, #0]
 80031b4:	681a      	ldr	r2, [r3, #0]
 80031b6:	68fb      	ldr	r3, [r7, #12]
 80031b8:	681b      	ldr	r3, [r3, #0]
 80031ba:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80031be:	601a      	str	r2, [r3, #0]

      /* Clear AF Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80031c0:	68fb      	ldr	r3, [r7, #12]
 80031c2:	681b      	ldr	r3, [r3, #0]
 80031c4:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 80031c8:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 80031ca:	68fb      	ldr	r3, [r7, #12]
 80031cc:	2200      	movs	r2, #0
 80031ce:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 80031d0:	68fb      	ldr	r3, [r7, #12]
 80031d2:	2220      	movs	r2, #32
 80031d4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 80031d8:	68fb      	ldr	r3, [r7, #12]
 80031da:	2200      	movs	r2, #0
 80031dc:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 80031e0:	68fb      	ldr	r3, [r7, #12]
 80031e2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80031e4:	f043 0204 	orr.w	r2, r3, #4
 80031e8:	68fb      	ldr	r3, [r7, #12]
 80031ea:	641a      	str	r2, [r3, #64]	@ 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 80031ec:	68fb      	ldr	r3, [r7, #12]
 80031ee:	2200      	movs	r2, #0
 80031f0:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

      return HAL_ERROR;
 80031f4:	2301      	movs	r3, #1
 80031f6:	e067      	b.n	80032c8 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x138>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80031f8:	687b      	ldr	r3, [r7, #4]
 80031fa:	f1b3 3fff 	cmp.w	r3, #4294967295
 80031fe:	d041      	beq.n	8003284 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003200:	f7fe fe6e 	bl	8001ee0 <HAL_GetTick>
 8003204:	4602      	mov	r2, r0
 8003206:	683b      	ldr	r3, [r7, #0]
 8003208:	1ad3      	subs	r3, r2, r3
 800320a:	687a      	ldr	r2, [r7, #4]
 800320c:	429a      	cmp	r2, r3
 800320e:	d302      	bcc.n	8003216 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x86>
 8003210:	687b      	ldr	r3, [r7, #4]
 8003212:	2b00      	cmp	r3, #0
 8003214:	d136      	bne.n	8003284 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET))
 8003216:	68bb      	ldr	r3, [r7, #8]
 8003218:	0c1b      	lsrs	r3, r3, #16
 800321a:	b2db      	uxtb	r3, r3
 800321c:	2b01      	cmp	r3, #1
 800321e:	d10c      	bne.n	800323a <I2C_WaitOnMasterAddressFlagUntilTimeout+0xaa>
 8003220:	68fb      	ldr	r3, [r7, #12]
 8003222:	681b      	ldr	r3, [r3, #0]
 8003224:	695b      	ldr	r3, [r3, #20]
 8003226:	43da      	mvns	r2, r3
 8003228:	68bb      	ldr	r3, [r7, #8]
 800322a:	4013      	ands	r3, r2
 800322c:	b29b      	uxth	r3, r3
 800322e:	2b00      	cmp	r3, #0
 8003230:	bf14      	ite	ne
 8003232:	2301      	movne	r3, #1
 8003234:	2300      	moveq	r3, #0
 8003236:	b2db      	uxtb	r3, r3
 8003238:	e00b      	b.n	8003252 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xc2>
 800323a:	68fb      	ldr	r3, [r7, #12]
 800323c:	681b      	ldr	r3, [r3, #0]
 800323e:	699b      	ldr	r3, [r3, #24]
 8003240:	43da      	mvns	r2, r3
 8003242:	68bb      	ldr	r3, [r7, #8]
 8003244:	4013      	ands	r3, r2
 8003246:	b29b      	uxth	r3, r3
 8003248:	2b00      	cmp	r3, #0
 800324a:	bf14      	ite	ne
 800324c:	2301      	movne	r3, #1
 800324e:	2300      	moveq	r3, #0
 8003250:	b2db      	uxtb	r3, r3
 8003252:	2b00      	cmp	r3, #0
 8003254:	d016      	beq.n	8003284 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 8003256:	68fb      	ldr	r3, [r7, #12]
 8003258:	2200      	movs	r2, #0
 800325a:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 800325c:	68fb      	ldr	r3, [r7, #12]
 800325e:	2220      	movs	r2, #32
 8003260:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 8003264:	68fb      	ldr	r3, [r7, #12]
 8003266:	2200      	movs	r2, #0
 8003268:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 800326c:	68fb      	ldr	r3, [r7, #12]
 800326e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003270:	f043 0220 	orr.w	r2, r3, #32
 8003274:	68fb      	ldr	r3, [r7, #12]
 8003276:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8003278:	68fb      	ldr	r3, [r7, #12]
 800327a:	2200      	movs	r2, #0
 800327c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 8003280:	2301      	movs	r3, #1
 8003282:	e021      	b.n	80032c8 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x138>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8003284:	68bb      	ldr	r3, [r7, #8]
 8003286:	0c1b      	lsrs	r3, r3, #16
 8003288:	b2db      	uxtb	r3, r3
 800328a:	2b01      	cmp	r3, #1
 800328c:	d10c      	bne.n	80032a8 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x118>
 800328e:	68fb      	ldr	r3, [r7, #12]
 8003290:	681b      	ldr	r3, [r3, #0]
 8003292:	695b      	ldr	r3, [r3, #20]
 8003294:	43da      	mvns	r2, r3
 8003296:	68bb      	ldr	r3, [r7, #8]
 8003298:	4013      	ands	r3, r2
 800329a:	b29b      	uxth	r3, r3
 800329c:	2b00      	cmp	r3, #0
 800329e:	bf14      	ite	ne
 80032a0:	2301      	movne	r3, #1
 80032a2:	2300      	moveq	r3, #0
 80032a4:	b2db      	uxtb	r3, r3
 80032a6:	e00b      	b.n	80032c0 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x130>
 80032a8:	68fb      	ldr	r3, [r7, #12]
 80032aa:	681b      	ldr	r3, [r3, #0]
 80032ac:	699b      	ldr	r3, [r3, #24]
 80032ae:	43da      	mvns	r2, r3
 80032b0:	68bb      	ldr	r3, [r7, #8]
 80032b2:	4013      	ands	r3, r2
 80032b4:	b29b      	uxth	r3, r3
 80032b6:	2b00      	cmp	r3, #0
 80032b8:	bf14      	ite	ne
 80032ba:	2301      	movne	r3, #1
 80032bc:	2300      	moveq	r3, #0
 80032be:	b2db      	uxtb	r3, r3
 80032c0:	2b00      	cmp	r3, #0
 80032c2:	f47f af6d 	bne.w	80031a0 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x10>
        }
      }
    }
  }
  return HAL_OK;
 80032c6:	2300      	movs	r3, #0
}
 80032c8:	4618      	mov	r0, r3
 80032ca:	3710      	adds	r7, #16
 80032cc:	46bd      	mov	sp, r7
 80032ce:	bd80      	pop	{r7, pc}

080032d0 <I2C_WaitOnTXEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 80032d0:	b580      	push	{r7, lr}
 80032d2:	b084      	sub	sp, #16
 80032d4:	af00      	add	r7, sp, #0
 80032d6:	60f8      	str	r0, [r7, #12]
 80032d8:	60b9      	str	r1, [r7, #8]
 80032da:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 80032dc:	e034      	b.n	8003348 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 80032de:	68f8      	ldr	r0, [r7, #12]
 80032e0:	f000 f8e3 	bl	80034aa <I2C_IsAcknowledgeFailed>
 80032e4:	4603      	mov	r3, r0
 80032e6:	2b00      	cmp	r3, #0
 80032e8:	d001      	beq.n	80032ee <I2C_WaitOnTXEFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 80032ea:	2301      	movs	r3, #1
 80032ec:	e034      	b.n	8003358 <I2C_WaitOnTXEFlagUntilTimeout+0x88>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80032ee:	68bb      	ldr	r3, [r7, #8]
 80032f0:	f1b3 3fff 	cmp.w	r3, #4294967295
 80032f4:	d028      	beq.n	8003348 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80032f6:	f7fe fdf3 	bl	8001ee0 <HAL_GetTick>
 80032fa:	4602      	mov	r2, r0
 80032fc:	687b      	ldr	r3, [r7, #4]
 80032fe:	1ad3      	subs	r3, r2, r3
 8003300:	68ba      	ldr	r2, [r7, #8]
 8003302:	429a      	cmp	r2, r3
 8003304:	d302      	bcc.n	800330c <I2C_WaitOnTXEFlagUntilTimeout+0x3c>
 8003306:	68bb      	ldr	r3, [r7, #8]
 8003308:	2b00      	cmp	r3, #0
 800330a:	d11d      	bne.n	8003348 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET))
 800330c:	68fb      	ldr	r3, [r7, #12]
 800330e:	681b      	ldr	r3, [r3, #0]
 8003310:	695b      	ldr	r3, [r3, #20]
 8003312:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8003316:	2b80      	cmp	r3, #128	@ 0x80
 8003318:	d016      	beq.n	8003348 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 800331a:	68fb      	ldr	r3, [r7, #12]
 800331c:	2200      	movs	r2, #0
 800331e:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 8003320:	68fb      	ldr	r3, [r7, #12]
 8003322:	2220      	movs	r2, #32
 8003324:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 8003328:	68fb      	ldr	r3, [r7, #12]
 800332a:	2200      	movs	r2, #0
 800332c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8003330:	68fb      	ldr	r3, [r7, #12]
 8003332:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003334:	f043 0220 	orr.w	r2, r3, #32
 8003338:	68fb      	ldr	r3, [r7, #12]
 800333a:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 800333c:	68fb      	ldr	r3, [r7, #12]
 800333e:	2200      	movs	r2, #0
 8003340:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 8003344:	2301      	movs	r3, #1
 8003346:	e007      	b.n	8003358 <I2C_WaitOnTXEFlagUntilTimeout+0x88>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8003348:	68fb      	ldr	r3, [r7, #12]
 800334a:	681b      	ldr	r3, [r3, #0]
 800334c:	695b      	ldr	r3, [r3, #20]
 800334e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8003352:	2b80      	cmp	r3, #128	@ 0x80
 8003354:	d1c3      	bne.n	80032de <I2C_WaitOnTXEFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 8003356:	2300      	movs	r3, #0
}
 8003358:	4618      	mov	r0, r3
 800335a:	3710      	adds	r7, #16
 800335c:	46bd      	mov	sp, r7
 800335e:	bd80      	pop	{r7, pc}

08003360 <I2C_WaitOnBTFFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnBTFFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8003360:	b580      	push	{r7, lr}
 8003362:	b084      	sub	sp, #16
 8003364:	af00      	add	r7, sp, #0
 8003366:	60f8      	str	r0, [r7, #12]
 8003368:	60b9      	str	r1, [r7, #8]
 800336a:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 800336c:	e034      	b.n	80033d8 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 800336e:	68f8      	ldr	r0, [r7, #12]
 8003370:	f000 f89b 	bl	80034aa <I2C_IsAcknowledgeFailed>
 8003374:	4603      	mov	r3, r0
 8003376:	2b00      	cmp	r3, #0
 8003378:	d001      	beq.n	800337e <I2C_WaitOnBTFFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 800337a:	2301      	movs	r3, #1
 800337c:	e034      	b.n	80033e8 <I2C_WaitOnBTFFlagUntilTimeout+0x88>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800337e:	68bb      	ldr	r3, [r7, #8]
 8003380:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003384:	d028      	beq.n	80033d8 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003386:	f7fe fdab 	bl	8001ee0 <HAL_GetTick>
 800338a:	4602      	mov	r2, r0
 800338c:	687b      	ldr	r3, [r7, #4]
 800338e:	1ad3      	subs	r3, r2, r3
 8003390:	68ba      	ldr	r2, [r7, #8]
 8003392:	429a      	cmp	r2, r3
 8003394:	d302      	bcc.n	800339c <I2C_WaitOnBTFFlagUntilTimeout+0x3c>
 8003396:	68bb      	ldr	r3, [r7, #8]
 8003398:	2b00      	cmp	r3, #0
 800339a:	d11d      	bne.n	80033d8 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET))
 800339c:	68fb      	ldr	r3, [r7, #12]
 800339e:	681b      	ldr	r3, [r3, #0]
 80033a0:	695b      	ldr	r3, [r3, #20]
 80033a2:	f003 0304 	and.w	r3, r3, #4
 80033a6:	2b04      	cmp	r3, #4
 80033a8:	d016      	beq.n	80033d8 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 80033aa:	68fb      	ldr	r3, [r7, #12]
 80033ac:	2200      	movs	r2, #0
 80033ae:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 80033b0:	68fb      	ldr	r3, [r7, #12]
 80033b2:	2220      	movs	r2, #32
 80033b4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 80033b8:	68fb      	ldr	r3, [r7, #12]
 80033ba:	2200      	movs	r2, #0
 80033bc:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 80033c0:	68fb      	ldr	r3, [r7, #12]
 80033c2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80033c4:	f043 0220 	orr.w	r2, r3, #32
 80033c8:	68fb      	ldr	r3, [r7, #12]
 80033ca:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 80033cc:	68fb      	ldr	r3, [r7, #12]
 80033ce:	2200      	movs	r2, #0
 80033d0:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 80033d4:	2301      	movs	r3, #1
 80033d6:	e007      	b.n	80033e8 <I2C_WaitOnBTFFlagUntilTimeout+0x88>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 80033d8:	68fb      	ldr	r3, [r7, #12]
 80033da:	681b      	ldr	r3, [r3, #0]
 80033dc:	695b      	ldr	r3, [r3, #20]
 80033de:	f003 0304 	and.w	r3, r3, #4
 80033e2:	2b04      	cmp	r3, #4
 80033e4:	d1c3      	bne.n	800336e <I2C_WaitOnBTFFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 80033e6:	2300      	movs	r3, #0
}
 80033e8:	4618      	mov	r0, r3
 80033ea:	3710      	adds	r7, #16
 80033ec:	46bd      	mov	sp, r7
 80033ee:	bd80      	pop	{r7, pc}

080033f0 <I2C_WaitOnRXNEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnRXNEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 80033f0:	b580      	push	{r7, lr}
 80033f2:	b084      	sub	sp, #16
 80033f4:	af00      	add	r7, sp, #0
 80033f6:	60f8      	str	r0, [r7, #12]
 80033f8:	60b9      	str	r1, [r7, #8]
 80033fa:	607a      	str	r2, [r7, #4]

  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 80033fc:	e049      	b.n	8003492 <I2C_WaitOnRXNEFlagUntilTimeout+0xa2>
  {
    /* Check if a STOPF is detected */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == SET)
 80033fe:	68fb      	ldr	r3, [r7, #12]
 8003400:	681b      	ldr	r3, [r3, #0]
 8003402:	695b      	ldr	r3, [r3, #20]
 8003404:	f003 0310 	and.w	r3, r3, #16
 8003408:	2b10      	cmp	r3, #16
 800340a:	d119      	bne.n	8003440 <I2C_WaitOnRXNEFlagUntilTimeout+0x50>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 800340c:	68fb      	ldr	r3, [r7, #12]
 800340e:	681b      	ldr	r3, [r3, #0]
 8003410:	f06f 0210 	mvn.w	r2, #16
 8003414:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 8003416:	68fb      	ldr	r3, [r7, #12]
 8003418:	2200      	movs	r2, #0
 800341a:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 800341c:	68fb      	ldr	r3, [r7, #12]
 800341e:	2220      	movs	r2, #32
 8003420:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8003424:	68fb      	ldr	r3, [r7, #12]
 8003426:	2200      	movs	r2, #0
 8003428:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_NONE;
 800342c:	68fb      	ldr	r3, [r7, #12]
 800342e:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8003430:	68fb      	ldr	r3, [r7, #12]
 8003432:	641a      	str	r2, [r3, #64]	@ 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8003434:	68fb      	ldr	r3, [r7, #12]
 8003436:	2200      	movs	r2, #0
 8003438:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

      return HAL_ERROR;
 800343c:	2301      	movs	r3, #1
 800343e:	e030      	b.n	80034a2 <I2C_WaitOnRXNEFlagUntilTimeout+0xb2>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003440:	f7fe fd4e 	bl	8001ee0 <HAL_GetTick>
 8003444:	4602      	mov	r2, r0
 8003446:	687b      	ldr	r3, [r7, #4]
 8003448:	1ad3      	subs	r3, r2, r3
 800344a:	68ba      	ldr	r2, [r7, #8]
 800344c:	429a      	cmp	r2, r3
 800344e:	d302      	bcc.n	8003456 <I2C_WaitOnRXNEFlagUntilTimeout+0x66>
 8003450:	68bb      	ldr	r3, [r7, #8]
 8003452:	2b00      	cmp	r3, #0
 8003454:	d11d      	bne.n	8003492 <I2C_WaitOnRXNEFlagUntilTimeout+0xa2>
    {
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET))
 8003456:	68fb      	ldr	r3, [r7, #12]
 8003458:	681b      	ldr	r3, [r3, #0]
 800345a:	695b      	ldr	r3, [r3, #20]
 800345c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003460:	2b40      	cmp	r3, #64	@ 0x40
 8003462:	d016      	beq.n	8003492 <I2C_WaitOnRXNEFlagUntilTimeout+0xa2>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 8003464:	68fb      	ldr	r3, [r7, #12]
 8003466:	2200      	movs	r2, #0
 8003468:	631a      	str	r2, [r3, #48]	@ 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 800346a:	68fb      	ldr	r3, [r7, #12]
 800346c:	2220      	movs	r2, #32
 800346e:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 8003472:	68fb      	ldr	r3, [r7, #12]
 8003474:	2200      	movs	r2, #0
 8003476:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 800347a:	68fb      	ldr	r3, [r7, #12]
 800347c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800347e:	f043 0220 	orr.w	r2, r3, #32
 8003482:	68fb      	ldr	r3, [r7, #12]
 8003484:	641a      	str	r2, [r3, #64]	@ 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8003486:	68fb      	ldr	r3, [r7, #12]
 8003488:	2200      	movs	r2, #0
 800348a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

        return HAL_ERROR;
 800348e:	2301      	movs	r3, #1
 8003490:	e007      	b.n	80034a2 <I2C_WaitOnRXNEFlagUntilTimeout+0xb2>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 8003492:	68fb      	ldr	r3, [r7, #12]
 8003494:	681b      	ldr	r3, [r3, #0]
 8003496:	695b      	ldr	r3, [r3, #20]
 8003498:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800349c:	2b40      	cmp	r3, #64	@ 0x40
 800349e:	d1ae      	bne.n	80033fe <I2C_WaitOnRXNEFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 80034a0:	2300      	movs	r3, #0
}
 80034a2:	4618      	mov	r0, r3
 80034a4:	3710      	adds	r7, #16
 80034a6:	46bd      	mov	sp, r7
 80034a8:	bd80      	pop	{r7, pc}

080034aa <I2C_IsAcknowledgeFailed>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c)
{
 80034aa:	b480      	push	{r7}
 80034ac:	b083      	sub	sp, #12
 80034ae:	af00      	add	r7, sp, #0
 80034b0:	6078      	str	r0, [r7, #4]
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 80034b2:	687b      	ldr	r3, [r7, #4]
 80034b4:	681b      	ldr	r3, [r3, #0]
 80034b6:	695b      	ldr	r3, [r3, #20]
 80034b8:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80034bc:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80034c0:	d11b      	bne.n	80034fa <I2C_IsAcknowledgeFailed+0x50>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80034c2:	687b      	ldr	r3, [r7, #4]
 80034c4:	681b      	ldr	r3, [r3, #0]
 80034c6:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 80034ca:	615a      	str	r2, [r3, #20]

    hi2c->PreviousState       = I2C_STATE_NONE;
 80034cc:	687b      	ldr	r3, [r7, #4]
 80034ce:	2200      	movs	r2, #0
 80034d0:	631a      	str	r2, [r3, #48]	@ 0x30
    hi2c->State               = HAL_I2C_STATE_READY;
 80034d2:	687b      	ldr	r3, [r7, #4]
 80034d4:	2220      	movs	r2, #32
 80034d6:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode                = HAL_I2C_MODE_NONE;
 80034da:	687b      	ldr	r3, [r7, #4]
 80034dc:	2200      	movs	r2, #0
 80034de:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 80034e2:	687b      	ldr	r3, [r7, #4]
 80034e4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80034e6:	f043 0204 	orr.w	r2, r3, #4
 80034ea:	687b      	ldr	r3, [r7, #4]
 80034ec:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80034ee:	687b      	ldr	r3, [r7, #4]
 80034f0:	2200      	movs	r2, #0
 80034f2:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_ERROR;
 80034f6:	2301      	movs	r3, #1
 80034f8:	e000      	b.n	80034fc <I2C_IsAcknowledgeFailed+0x52>
  }
  return HAL_OK;
 80034fa:	2300      	movs	r3, #0
}
 80034fc:	4618      	mov	r0, r3
 80034fe:	370c      	adds	r7, #12
 8003500:	46bd      	mov	sp, r7
 8003502:	bc80      	pop	{r7}
 8003504:	4770      	bx	lr
	...

08003508 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8003508:	b580      	push	{r7, lr}
 800350a:	b086      	sub	sp, #24
 800350c:	af00      	add	r7, sp, #0
 800350e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8003510:	687b      	ldr	r3, [r7, #4]
 8003512:	2b00      	cmp	r3, #0
 8003514:	d101      	bne.n	800351a <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8003516:	2301      	movs	r3, #1
 8003518:	e272      	b.n	8003a00 <HAL_RCC_OscConfig+0x4f8>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800351a:	687b      	ldr	r3, [r7, #4]
 800351c:	681b      	ldr	r3, [r3, #0]
 800351e:	f003 0301 	and.w	r3, r3, #1
 8003522:	2b00      	cmp	r3, #0
 8003524:	f000 8087 	beq.w	8003636 <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8003528:	4b92      	ldr	r3, [pc, #584]	@ (8003774 <HAL_RCC_OscConfig+0x26c>)
 800352a:	685b      	ldr	r3, [r3, #4]
 800352c:	f003 030c 	and.w	r3, r3, #12
 8003530:	2b04      	cmp	r3, #4
 8003532:	d00c      	beq.n	800354e <HAL_RCC_OscConfig+0x46>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8003534:	4b8f      	ldr	r3, [pc, #572]	@ (8003774 <HAL_RCC_OscConfig+0x26c>)
 8003536:	685b      	ldr	r3, [r3, #4]
 8003538:	f003 030c 	and.w	r3, r3, #12
 800353c:	2b08      	cmp	r3, #8
 800353e:	d112      	bne.n	8003566 <HAL_RCC_OscConfig+0x5e>
 8003540:	4b8c      	ldr	r3, [pc, #560]	@ (8003774 <HAL_RCC_OscConfig+0x26c>)
 8003542:	685b      	ldr	r3, [r3, #4]
 8003544:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8003548:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800354c:	d10b      	bne.n	8003566 <HAL_RCC_OscConfig+0x5e>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800354e:	4b89      	ldr	r3, [pc, #548]	@ (8003774 <HAL_RCC_OscConfig+0x26c>)
 8003550:	681b      	ldr	r3, [r3, #0]
 8003552:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003556:	2b00      	cmp	r3, #0
 8003558:	d06c      	beq.n	8003634 <HAL_RCC_OscConfig+0x12c>
 800355a:	687b      	ldr	r3, [r7, #4]
 800355c:	685b      	ldr	r3, [r3, #4]
 800355e:	2b00      	cmp	r3, #0
 8003560:	d168      	bne.n	8003634 <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 8003562:	2301      	movs	r3, #1
 8003564:	e24c      	b.n	8003a00 <HAL_RCC_OscConfig+0x4f8>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8003566:	687b      	ldr	r3, [r7, #4]
 8003568:	685b      	ldr	r3, [r3, #4]
 800356a:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800356e:	d106      	bne.n	800357e <HAL_RCC_OscConfig+0x76>
 8003570:	4b80      	ldr	r3, [pc, #512]	@ (8003774 <HAL_RCC_OscConfig+0x26c>)
 8003572:	681b      	ldr	r3, [r3, #0]
 8003574:	4a7f      	ldr	r2, [pc, #508]	@ (8003774 <HAL_RCC_OscConfig+0x26c>)
 8003576:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800357a:	6013      	str	r3, [r2, #0]
 800357c:	e02e      	b.n	80035dc <HAL_RCC_OscConfig+0xd4>
 800357e:	687b      	ldr	r3, [r7, #4]
 8003580:	685b      	ldr	r3, [r3, #4]
 8003582:	2b00      	cmp	r3, #0
 8003584:	d10c      	bne.n	80035a0 <HAL_RCC_OscConfig+0x98>
 8003586:	4b7b      	ldr	r3, [pc, #492]	@ (8003774 <HAL_RCC_OscConfig+0x26c>)
 8003588:	681b      	ldr	r3, [r3, #0]
 800358a:	4a7a      	ldr	r2, [pc, #488]	@ (8003774 <HAL_RCC_OscConfig+0x26c>)
 800358c:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8003590:	6013      	str	r3, [r2, #0]
 8003592:	4b78      	ldr	r3, [pc, #480]	@ (8003774 <HAL_RCC_OscConfig+0x26c>)
 8003594:	681b      	ldr	r3, [r3, #0]
 8003596:	4a77      	ldr	r2, [pc, #476]	@ (8003774 <HAL_RCC_OscConfig+0x26c>)
 8003598:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 800359c:	6013      	str	r3, [r2, #0]
 800359e:	e01d      	b.n	80035dc <HAL_RCC_OscConfig+0xd4>
 80035a0:	687b      	ldr	r3, [r7, #4]
 80035a2:	685b      	ldr	r3, [r3, #4]
 80035a4:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 80035a8:	d10c      	bne.n	80035c4 <HAL_RCC_OscConfig+0xbc>
 80035aa:	4b72      	ldr	r3, [pc, #456]	@ (8003774 <HAL_RCC_OscConfig+0x26c>)
 80035ac:	681b      	ldr	r3, [r3, #0]
 80035ae:	4a71      	ldr	r2, [pc, #452]	@ (8003774 <HAL_RCC_OscConfig+0x26c>)
 80035b0:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 80035b4:	6013      	str	r3, [r2, #0]
 80035b6:	4b6f      	ldr	r3, [pc, #444]	@ (8003774 <HAL_RCC_OscConfig+0x26c>)
 80035b8:	681b      	ldr	r3, [r3, #0]
 80035ba:	4a6e      	ldr	r2, [pc, #440]	@ (8003774 <HAL_RCC_OscConfig+0x26c>)
 80035bc:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80035c0:	6013      	str	r3, [r2, #0]
 80035c2:	e00b      	b.n	80035dc <HAL_RCC_OscConfig+0xd4>
 80035c4:	4b6b      	ldr	r3, [pc, #428]	@ (8003774 <HAL_RCC_OscConfig+0x26c>)
 80035c6:	681b      	ldr	r3, [r3, #0]
 80035c8:	4a6a      	ldr	r2, [pc, #424]	@ (8003774 <HAL_RCC_OscConfig+0x26c>)
 80035ca:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80035ce:	6013      	str	r3, [r2, #0]
 80035d0:	4b68      	ldr	r3, [pc, #416]	@ (8003774 <HAL_RCC_OscConfig+0x26c>)
 80035d2:	681b      	ldr	r3, [r3, #0]
 80035d4:	4a67      	ldr	r2, [pc, #412]	@ (8003774 <HAL_RCC_OscConfig+0x26c>)
 80035d6:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 80035da:	6013      	str	r3, [r2, #0]


      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 80035dc:	687b      	ldr	r3, [r7, #4]
 80035de:	685b      	ldr	r3, [r3, #4]
 80035e0:	2b00      	cmp	r3, #0
 80035e2:	d013      	beq.n	800360c <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80035e4:	f7fe fc7c 	bl	8001ee0 <HAL_GetTick>
 80035e8:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80035ea:	e008      	b.n	80035fe <HAL_RCC_OscConfig+0xf6>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80035ec:	f7fe fc78 	bl	8001ee0 <HAL_GetTick>
 80035f0:	4602      	mov	r2, r0
 80035f2:	693b      	ldr	r3, [r7, #16]
 80035f4:	1ad3      	subs	r3, r2, r3
 80035f6:	2b64      	cmp	r3, #100	@ 0x64
 80035f8:	d901      	bls.n	80035fe <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 80035fa:	2303      	movs	r3, #3
 80035fc:	e200      	b.n	8003a00 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80035fe:	4b5d      	ldr	r3, [pc, #372]	@ (8003774 <HAL_RCC_OscConfig+0x26c>)
 8003600:	681b      	ldr	r3, [r3, #0]
 8003602:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003606:	2b00      	cmp	r3, #0
 8003608:	d0f0      	beq.n	80035ec <HAL_RCC_OscConfig+0xe4>
 800360a:	e014      	b.n	8003636 <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800360c:	f7fe fc68 	bl	8001ee0 <HAL_GetTick>
 8003610:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8003612:	e008      	b.n	8003626 <HAL_RCC_OscConfig+0x11e>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8003614:	f7fe fc64 	bl	8001ee0 <HAL_GetTick>
 8003618:	4602      	mov	r2, r0
 800361a:	693b      	ldr	r3, [r7, #16]
 800361c:	1ad3      	subs	r3, r2, r3
 800361e:	2b64      	cmp	r3, #100	@ 0x64
 8003620:	d901      	bls.n	8003626 <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 8003622:	2303      	movs	r3, #3
 8003624:	e1ec      	b.n	8003a00 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8003626:	4b53      	ldr	r3, [pc, #332]	@ (8003774 <HAL_RCC_OscConfig+0x26c>)
 8003628:	681b      	ldr	r3, [r3, #0]
 800362a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800362e:	2b00      	cmp	r3, #0
 8003630:	d1f0      	bne.n	8003614 <HAL_RCC_OscConfig+0x10c>
 8003632:	e000      	b.n	8003636 <HAL_RCC_OscConfig+0x12e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003634:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8003636:	687b      	ldr	r3, [r7, #4]
 8003638:	681b      	ldr	r3, [r3, #0]
 800363a:	f003 0302 	and.w	r3, r3, #2
 800363e:	2b00      	cmp	r3, #0
 8003640:	d063      	beq.n	800370a <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 8003642:	4b4c      	ldr	r3, [pc, #304]	@ (8003774 <HAL_RCC_OscConfig+0x26c>)
 8003644:	685b      	ldr	r3, [r3, #4]
 8003646:	f003 030c 	and.w	r3, r3, #12
 800364a:	2b00      	cmp	r3, #0
 800364c:	d00b      	beq.n	8003666 <HAL_RCC_OscConfig+0x15e>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 800364e:	4b49      	ldr	r3, [pc, #292]	@ (8003774 <HAL_RCC_OscConfig+0x26c>)
 8003650:	685b      	ldr	r3, [r3, #4]
 8003652:	f003 030c 	and.w	r3, r3, #12
 8003656:	2b08      	cmp	r3, #8
 8003658:	d11c      	bne.n	8003694 <HAL_RCC_OscConfig+0x18c>
 800365a:	4b46      	ldr	r3, [pc, #280]	@ (8003774 <HAL_RCC_OscConfig+0x26c>)
 800365c:	685b      	ldr	r3, [r3, #4]
 800365e:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8003662:	2b00      	cmp	r3, #0
 8003664:	d116      	bne.n	8003694 <HAL_RCC_OscConfig+0x18c>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8003666:	4b43      	ldr	r3, [pc, #268]	@ (8003774 <HAL_RCC_OscConfig+0x26c>)
 8003668:	681b      	ldr	r3, [r3, #0]
 800366a:	f003 0302 	and.w	r3, r3, #2
 800366e:	2b00      	cmp	r3, #0
 8003670:	d005      	beq.n	800367e <HAL_RCC_OscConfig+0x176>
 8003672:	687b      	ldr	r3, [r7, #4]
 8003674:	691b      	ldr	r3, [r3, #16]
 8003676:	2b01      	cmp	r3, #1
 8003678:	d001      	beq.n	800367e <HAL_RCC_OscConfig+0x176>
      {
        return HAL_ERROR;
 800367a:	2301      	movs	r3, #1
 800367c:	e1c0      	b.n	8003a00 <HAL_RCC_OscConfig+0x4f8>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800367e:	4b3d      	ldr	r3, [pc, #244]	@ (8003774 <HAL_RCC_OscConfig+0x26c>)
 8003680:	681b      	ldr	r3, [r3, #0]
 8003682:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8003686:	687b      	ldr	r3, [r7, #4]
 8003688:	695b      	ldr	r3, [r3, #20]
 800368a:	00db      	lsls	r3, r3, #3
 800368c:	4939      	ldr	r1, [pc, #228]	@ (8003774 <HAL_RCC_OscConfig+0x26c>)
 800368e:	4313      	orrs	r3, r2
 8003690:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8003692:	e03a      	b.n	800370a <HAL_RCC_OscConfig+0x202>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8003694:	687b      	ldr	r3, [r7, #4]
 8003696:	691b      	ldr	r3, [r3, #16]
 8003698:	2b00      	cmp	r3, #0
 800369a:	d020      	beq.n	80036de <HAL_RCC_OscConfig+0x1d6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 800369c:	4b36      	ldr	r3, [pc, #216]	@ (8003778 <HAL_RCC_OscConfig+0x270>)
 800369e:	2201      	movs	r2, #1
 80036a0:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80036a2:	f7fe fc1d 	bl	8001ee0 <HAL_GetTick>
 80036a6:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80036a8:	e008      	b.n	80036bc <HAL_RCC_OscConfig+0x1b4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80036aa:	f7fe fc19 	bl	8001ee0 <HAL_GetTick>
 80036ae:	4602      	mov	r2, r0
 80036b0:	693b      	ldr	r3, [r7, #16]
 80036b2:	1ad3      	subs	r3, r2, r3
 80036b4:	2b02      	cmp	r3, #2
 80036b6:	d901      	bls.n	80036bc <HAL_RCC_OscConfig+0x1b4>
          {
            return HAL_TIMEOUT;
 80036b8:	2303      	movs	r3, #3
 80036ba:	e1a1      	b.n	8003a00 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80036bc:	4b2d      	ldr	r3, [pc, #180]	@ (8003774 <HAL_RCC_OscConfig+0x26c>)
 80036be:	681b      	ldr	r3, [r3, #0]
 80036c0:	f003 0302 	and.w	r3, r3, #2
 80036c4:	2b00      	cmp	r3, #0
 80036c6:	d0f0      	beq.n	80036aa <HAL_RCC_OscConfig+0x1a2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80036c8:	4b2a      	ldr	r3, [pc, #168]	@ (8003774 <HAL_RCC_OscConfig+0x26c>)
 80036ca:	681b      	ldr	r3, [r3, #0]
 80036cc:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 80036d0:	687b      	ldr	r3, [r7, #4]
 80036d2:	695b      	ldr	r3, [r3, #20]
 80036d4:	00db      	lsls	r3, r3, #3
 80036d6:	4927      	ldr	r1, [pc, #156]	@ (8003774 <HAL_RCC_OscConfig+0x26c>)
 80036d8:	4313      	orrs	r3, r2
 80036da:	600b      	str	r3, [r1, #0]
 80036dc:	e015      	b.n	800370a <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80036de:	4b26      	ldr	r3, [pc, #152]	@ (8003778 <HAL_RCC_OscConfig+0x270>)
 80036e0:	2200      	movs	r2, #0
 80036e2:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80036e4:	f7fe fbfc 	bl	8001ee0 <HAL_GetTick>
 80036e8:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80036ea:	e008      	b.n	80036fe <HAL_RCC_OscConfig+0x1f6>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80036ec:	f7fe fbf8 	bl	8001ee0 <HAL_GetTick>
 80036f0:	4602      	mov	r2, r0
 80036f2:	693b      	ldr	r3, [r7, #16]
 80036f4:	1ad3      	subs	r3, r2, r3
 80036f6:	2b02      	cmp	r3, #2
 80036f8:	d901      	bls.n	80036fe <HAL_RCC_OscConfig+0x1f6>
          {
            return HAL_TIMEOUT;
 80036fa:	2303      	movs	r3, #3
 80036fc:	e180      	b.n	8003a00 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80036fe:	4b1d      	ldr	r3, [pc, #116]	@ (8003774 <HAL_RCC_OscConfig+0x26c>)
 8003700:	681b      	ldr	r3, [r3, #0]
 8003702:	f003 0302 	and.w	r3, r3, #2
 8003706:	2b00      	cmp	r3, #0
 8003708:	d1f0      	bne.n	80036ec <HAL_RCC_OscConfig+0x1e4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800370a:	687b      	ldr	r3, [r7, #4]
 800370c:	681b      	ldr	r3, [r3, #0]
 800370e:	f003 0308 	and.w	r3, r3, #8
 8003712:	2b00      	cmp	r3, #0
 8003714:	d03a      	beq.n	800378c <HAL_RCC_OscConfig+0x284>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8003716:	687b      	ldr	r3, [r7, #4]
 8003718:	699b      	ldr	r3, [r3, #24]
 800371a:	2b00      	cmp	r3, #0
 800371c:	d019      	beq.n	8003752 <HAL_RCC_OscConfig+0x24a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 800371e:	4b17      	ldr	r3, [pc, #92]	@ (800377c <HAL_RCC_OscConfig+0x274>)
 8003720:	2201      	movs	r2, #1
 8003722:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003724:	f7fe fbdc 	bl	8001ee0 <HAL_GetTick>
 8003728:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800372a:	e008      	b.n	800373e <HAL_RCC_OscConfig+0x236>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800372c:	f7fe fbd8 	bl	8001ee0 <HAL_GetTick>
 8003730:	4602      	mov	r2, r0
 8003732:	693b      	ldr	r3, [r7, #16]
 8003734:	1ad3      	subs	r3, r2, r3
 8003736:	2b02      	cmp	r3, #2
 8003738:	d901      	bls.n	800373e <HAL_RCC_OscConfig+0x236>
        {
          return HAL_TIMEOUT;
 800373a:	2303      	movs	r3, #3
 800373c:	e160      	b.n	8003a00 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800373e:	4b0d      	ldr	r3, [pc, #52]	@ (8003774 <HAL_RCC_OscConfig+0x26c>)
 8003740:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003742:	f003 0302 	and.w	r3, r3, #2
 8003746:	2b00      	cmp	r3, #0
 8003748:	d0f0      	beq.n	800372c <HAL_RCC_OscConfig+0x224>
        }
      }
      /*  To have a fully stabilized clock in the specified range, a software delay of 1ms
          should be added.*/
      RCC_Delay(1);
 800374a:	2001      	movs	r0, #1
 800374c:	f000 face 	bl	8003cec <RCC_Delay>
 8003750:	e01c      	b.n	800378c <HAL_RCC_OscConfig+0x284>
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8003752:	4b0a      	ldr	r3, [pc, #40]	@ (800377c <HAL_RCC_OscConfig+0x274>)
 8003754:	2200      	movs	r2, #0
 8003756:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003758:	f7fe fbc2 	bl	8001ee0 <HAL_GetTick>
 800375c:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800375e:	e00f      	b.n	8003780 <HAL_RCC_OscConfig+0x278>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8003760:	f7fe fbbe 	bl	8001ee0 <HAL_GetTick>
 8003764:	4602      	mov	r2, r0
 8003766:	693b      	ldr	r3, [r7, #16]
 8003768:	1ad3      	subs	r3, r2, r3
 800376a:	2b02      	cmp	r3, #2
 800376c:	d908      	bls.n	8003780 <HAL_RCC_OscConfig+0x278>
        {
          return HAL_TIMEOUT;
 800376e:	2303      	movs	r3, #3
 8003770:	e146      	b.n	8003a00 <HAL_RCC_OscConfig+0x4f8>
 8003772:	bf00      	nop
 8003774:	40021000 	.word	0x40021000
 8003778:	42420000 	.word	0x42420000
 800377c:	42420480 	.word	0x42420480
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8003780:	4b92      	ldr	r3, [pc, #584]	@ (80039cc <HAL_RCC_OscConfig+0x4c4>)
 8003782:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003784:	f003 0302 	and.w	r3, r3, #2
 8003788:	2b00      	cmp	r3, #0
 800378a:	d1e9      	bne.n	8003760 <HAL_RCC_OscConfig+0x258>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 800378c:	687b      	ldr	r3, [r7, #4]
 800378e:	681b      	ldr	r3, [r3, #0]
 8003790:	f003 0304 	and.w	r3, r3, #4
 8003794:	2b00      	cmp	r3, #0
 8003796:	f000 80a6 	beq.w	80038e6 <HAL_RCC_OscConfig+0x3de>
  {
    FlagStatus       pwrclkchanged = RESET;
 800379a:	2300      	movs	r3, #0
 800379c:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 800379e:	4b8b      	ldr	r3, [pc, #556]	@ (80039cc <HAL_RCC_OscConfig+0x4c4>)
 80037a0:	69db      	ldr	r3, [r3, #28]
 80037a2:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80037a6:	2b00      	cmp	r3, #0
 80037a8:	d10d      	bne.n	80037c6 <HAL_RCC_OscConfig+0x2be>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80037aa:	4b88      	ldr	r3, [pc, #544]	@ (80039cc <HAL_RCC_OscConfig+0x4c4>)
 80037ac:	69db      	ldr	r3, [r3, #28]
 80037ae:	4a87      	ldr	r2, [pc, #540]	@ (80039cc <HAL_RCC_OscConfig+0x4c4>)
 80037b0:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80037b4:	61d3      	str	r3, [r2, #28]
 80037b6:	4b85      	ldr	r3, [pc, #532]	@ (80039cc <HAL_RCC_OscConfig+0x4c4>)
 80037b8:	69db      	ldr	r3, [r3, #28]
 80037ba:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80037be:	60bb      	str	r3, [r7, #8]
 80037c0:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80037c2:	2301      	movs	r3, #1
 80037c4:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80037c6:	4b82      	ldr	r3, [pc, #520]	@ (80039d0 <HAL_RCC_OscConfig+0x4c8>)
 80037c8:	681b      	ldr	r3, [r3, #0]
 80037ca:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80037ce:	2b00      	cmp	r3, #0
 80037d0:	d118      	bne.n	8003804 <HAL_RCC_OscConfig+0x2fc>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80037d2:	4b7f      	ldr	r3, [pc, #508]	@ (80039d0 <HAL_RCC_OscConfig+0x4c8>)
 80037d4:	681b      	ldr	r3, [r3, #0]
 80037d6:	4a7e      	ldr	r2, [pc, #504]	@ (80039d0 <HAL_RCC_OscConfig+0x4c8>)
 80037d8:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80037dc:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80037de:	f7fe fb7f 	bl	8001ee0 <HAL_GetTick>
 80037e2:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80037e4:	e008      	b.n	80037f8 <HAL_RCC_OscConfig+0x2f0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80037e6:	f7fe fb7b 	bl	8001ee0 <HAL_GetTick>
 80037ea:	4602      	mov	r2, r0
 80037ec:	693b      	ldr	r3, [r7, #16]
 80037ee:	1ad3      	subs	r3, r2, r3
 80037f0:	2b64      	cmp	r3, #100	@ 0x64
 80037f2:	d901      	bls.n	80037f8 <HAL_RCC_OscConfig+0x2f0>
        {
          return HAL_TIMEOUT;
 80037f4:	2303      	movs	r3, #3
 80037f6:	e103      	b.n	8003a00 <HAL_RCC_OscConfig+0x4f8>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80037f8:	4b75      	ldr	r3, [pc, #468]	@ (80039d0 <HAL_RCC_OscConfig+0x4c8>)
 80037fa:	681b      	ldr	r3, [r3, #0]
 80037fc:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003800:	2b00      	cmp	r3, #0
 8003802:	d0f0      	beq.n	80037e6 <HAL_RCC_OscConfig+0x2de>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8003804:	687b      	ldr	r3, [r7, #4]
 8003806:	68db      	ldr	r3, [r3, #12]
 8003808:	2b01      	cmp	r3, #1
 800380a:	d106      	bne.n	800381a <HAL_RCC_OscConfig+0x312>
 800380c:	4b6f      	ldr	r3, [pc, #444]	@ (80039cc <HAL_RCC_OscConfig+0x4c4>)
 800380e:	6a1b      	ldr	r3, [r3, #32]
 8003810:	4a6e      	ldr	r2, [pc, #440]	@ (80039cc <HAL_RCC_OscConfig+0x4c4>)
 8003812:	f043 0301 	orr.w	r3, r3, #1
 8003816:	6213      	str	r3, [r2, #32]
 8003818:	e02d      	b.n	8003876 <HAL_RCC_OscConfig+0x36e>
 800381a:	687b      	ldr	r3, [r7, #4]
 800381c:	68db      	ldr	r3, [r3, #12]
 800381e:	2b00      	cmp	r3, #0
 8003820:	d10c      	bne.n	800383c <HAL_RCC_OscConfig+0x334>
 8003822:	4b6a      	ldr	r3, [pc, #424]	@ (80039cc <HAL_RCC_OscConfig+0x4c4>)
 8003824:	6a1b      	ldr	r3, [r3, #32]
 8003826:	4a69      	ldr	r2, [pc, #420]	@ (80039cc <HAL_RCC_OscConfig+0x4c4>)
 8003828:	f023 0301 	bic.w	r3, r3, #1
 800382c:	6213      	str	r3, [r2, #32]
 800382e:	4b67      	ldr	r3, [pc, #412]	@ (80039cc <HAL_RCC_OscConfig+0x4c4>)
 8003830:	6a1b      	ldr	r3, [r3, #32]
 8003832:	4a66      	ldr	r2, [pc, #408]	@ (80039cc <HAL_RCC_OscConfig+0x4c4>)
 8003834:	f023 0304 	bic.w	r3, r3, #4
 8003838:	6213      	str	r3, [r2, #32]
 800383a:	e01c      	b.n	8003876 <HAL_RCC_OscConfig+0x36e>
 800383c:	687b      	ldr	r3, [r7, #4]
 800383e:	68db      	ldr	r3, [r3, #12]
 8003840:	2b05      	cmp	r3, #5
 8003842:	d10c      	bne.n	800385e <HAL_RCC_OscConfig+0x356>
 8003844:	4b61      	ldr	r3, [pc, #388]	@ (80039cc <HAL_RCC_OscConfig+0x4c4>)
 8003846:	6a1b      	ldr	r3, [r3, #32]
 8003848:	4a60      	ldr	r2, [pc, #384]	@ (80039cc <HAL_RCC_OscConfig+0x4c4>)
 800384a:	f043 0304 	orr.w	r3, r3, #4
 800384e:	6213      	str	r3, [r2, #32]
 8003850:	4b5e      	ldr	r3, [pc, #376]	@ (80039cc <HAL_RCC_OscConfig+0x4c4>)
 8003852:	6a1b      	ldr	r3, [r3, #32]
 8003854:	4a5d      	ldr	r2, [pc, #372]	@ (80039cc <HAL_RCC_OscConfig+0x4c4>)
 8003856:	f043 0301 	orr.w	r3, r3, #1
 800385a:	6213      	str	r3, [r2, #32]
 800385c:	e00b      	b.n	8003876 <HAL_RCC_OscConfig+0x36e>
 800385e:	4b5b      	ldr	r3, [pc, #364]	@ (80039cc <HAL_RCC_OscConfig+0x4c4>)
 8003860:	6a1b      	ldr	r3, [r3, #32]
 8003862:	4a5a      	ldr	r2, [pc, #360]	@ (80039cc <HAL_RCC_OscConfig+0x4c4>)
 8003864:	f023 0301 	bic.w	r3, r3, #1
 8003868:	6213      	str	r3, [r2, #32]
 800386a:	4b58      	ldr	r3, [pc, #352]	@ (80039cc <HAL_RCC_OscConfig+0x4c4>)
 800386c:	6a1b      	ldr	r3, [r3, #32]
 800386e:	4a57      	ldr	r2, [pc, #348]	@ (80039cc <HAL_RCC_OscConfig+0x4c4>)
 8003870:	f023 0304 	bic.w	r3, r3, #4
 8003874:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8003876:	687b      	ldr	r3, [r7, #4]
 8003878:	68db      	ldr	r3, [r3, #12]
 800387a:	2b00      	cmp	r3, #0
 800387c:	d015      	beq.n	80038aa <HAL_RCC_OscConfig+0x3a2>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800387e:	f7fe fb2f 	bl	8001ee0 <HAL_GetTick>
 8003882:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003884:	e00a      	b.n	800389c <HAL_RCC_OscConfig+0x394>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003886:	f7fe fb2b 	bl	8001ee0 <HAL_GetTick>
 800388a:	4602      	mov	r2, r0
 800388c:	693b      	ldr	r3, [r7, #16]
 800388e:	1ad3      	subs	r3, r2, r3
 8003890:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003894:	4293      	cmp	r3, r2
 8003896:	d901      	bls.n	800389c <HAL_RCC_OscConfig+0x394>
        {
          return HAL_TIMEOUT;
 8003898:	2303      	movs	r3, #3
 800389a:	e0b1      	b.n	8003a00 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800389c:	4b4b      	ldr	r3, [pc, #300]	@ (80039cc <HAL_RCC_OscConfig+0x4c4>)
 800389e:	6a1b      	ldr	r3, [r3, #32]
 80038a0:	f003 0302 	and.w	r3, r3, #2
 80038a4:	2b00      	cmp	r3, #0
 80038a6:	d0ee      	beq.n	8003886 <HAL_RCC_OscConfig+0x37e>
 80038a8:	e014      	b.n	80038d4 <HAL_RCC_OscConfig+0x3cc>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80038aa:	f7fe fb19 	bl	8001ee0 <HAL_GetTick>
 80038ae:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80038b0:	e00a      	b.n	80038c8 <HAL_RCC_OscConfig+0x3c0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80038b2:	f7fe fb15 	bl	8001ee0 <HAL_GetTick>
 80038b6:	4602      	mov	r2, r0
 80038b8:	693b      	ldr	r3, [r7, #16]
 80038ba:	1ad3      	subs	r3, r2, r3
 80038bc:	f241 3288 	movw	r2, #5000	@ 0x1388
 80038c0:	4293      	cmp	r3, r2
 80038c2:	d901      	bls.n	80038c8 <HAL_RCC_OscConfig+0x3c0>
        {
          return HAL_TIMEOUT;
 80038c4:	2303      	movs	r3, #3
 80038c6:	e09b      	b.n	8003a00 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80038c8:	4b40      	ldr	r3, [pc, #256]	@ (80039cc <HAL_RCC_OscConfig+0x4c4>)
 80038ca:	6a1b      	ldr	r3, [r3, #32]
 80038cc:	f003 0302 	and.w	r3, r3, #2
 80038d0:	2b00      	cmp	r3, #0
 80038d2:	d1ee      	bne.n	80038b2 <HAL_RCC_OscConfig+0x3aa>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 80038d4:	7dfb      	ldrb	r3, [r7, #23]
 80038d6:	2b01      	cmp	r3, #1
 80038d8:	d105      	bne.n	80038e6 <HAL_RCC_OscConfig+0x3de>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80038da:	4b3c      	ldr	r3, [pc, #240]	@ (80039cc <HAL_RCC_OscConfig+0x4c4>)
 80038dc:	69db      	ldr	r3, [r3, #28]
 80038de:	4a3b      	ldr	r2, [pc, #236]	@ (80039cc <HAL_RCC_OscConfig+0x4c4>)
 80038e0:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 80038e4:	61d3      	str	r3, [r2, #28]

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80038e6:	687b      	ldr	r3, [r7, #4]
 80038e8:	69db      	ldr	r3, [r3, #28]
 80038ea:	2b00      	cmp	r3, #0
 80038ec:	f000 8087 	beq.w	80039fe <HAL_RCC_OscConfig+0x4f6>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 80038f0:	4b36      	ldr	r3, [pc, #216]	@ (80039cc <HAL_RCC_OscConfig+0x4c4>)
 80038f2:	685b      	ldr	r3, [r3, #4]
 80038f4:	f003 030c 	and.w	r3, r3, #12
 80038f8:	2b08      	cmp	r3, #8
 80038fa:	d061      	beq.n	80039c0 <HAL_RCC_OscConfig+0x4b8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80038fc:	687b      	ldr	r3, [r7, #4]
 80038fe:	69db      	ldr	r3, [r3, #28]
 8003900:	2b02      	cmp	r3, #2
 8003902:	d146      	bne.n	8003992 <HAL_RCC_OscConfig+0x48a>
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003904:	4b33      	ldr	r3, [pc, #204]	@ (80039d4 <HAL_RCC_OscConfig+0x4cc>)
 8003906:	2200      	movs	r2, #0
 8003908:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800390a:	f7fe fae9 	bl	8001ee0 <HAL_GetTick>
 800390e:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8003910:	e008      	b.n	8003924 <HAL_RCC_OscConfig+0x41c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003912:	f7fe fae5 	bl	8001ee0 <HAL_GetTick>
 8003916:	4602      	mov	r2, r0
 8003918:	693b      	ldr	r3, [r7, #16]
 800391a:	1ad3      	subs	r3, r2, r3
 800391c:	2b02      	cmp	r3, #2
 800391e:	d901      	bls.n	8003924 <HAL_RCC_OscConfig+0x41c>
          {
            return HAL_TIMEOUT;
 8003920:	2303      	movs	r3, #3
 8003922:	e06d      	b.n	8003a00 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8003924:	4b29      	ldr	r3, [pc, #164]	@ (80039cc <HAL_RCC_OscConfig+0x4c4>)
 8003926:	681b      	ldr	r3, [r3, #0]
 8003928:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800392c:	2b00      	cmp	r3, #0
 800392e:	d1f0      	bne.n	8003912 <HAL_RCC_OscConfig+0x40a>
          }
        }

        /* Configure the HSE prediv factor --------------------------------*/
        /* It can be written only when the PLL is disabled. Not used in PLL source is different than HSE */
        if (RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 8003930:	687b      	ldr	r3, [r7, #4]
 8003932:	6a1b      	ldr	r3, [r3, #32]
 8003934:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8003938:	d108      	bne.n	800394c <HAL_RCC_OscConfig+0x444>
          /* Set PREDIV1 source */
          SET_BIT(RCC->CFGR2, RCC_OscInitStruct->Prediv1Source);
#endif /* RCC_CFGR2_PREDIV1SRC */

          /* Set PREDIV1 Value */
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 800393a:	4b24      	ldr	r3, [pc, #144]	@ (80039cc <HAL_RCC_OscConfig+0x4c4>)
 800393c:	685b      	ldr	r3, [r3, #4]
 800393e:	f423 3200 	bic.w	r2, r3, #131072	@ 0x20000
 8003942:	687b      	ldr	r3, [r7, #4]
 8003944:	689b      	ldr	r3, [r3, #8]
 8003946:	4921      	ldr	r1, [pc, #132]	@ (80039cc <HAL_RCC_OscConfig+0x4c4>)
 8003948:	4313      	orrs	r3, r2
 800394a:	604b      	str	r3, [r1, #4]
        }

        /* Configure the main PLL clock source and multiplication factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 800394c:	4b1f      	ldr	r3, [pc, #124]	@ (80039cc <HAL_RCC_OscConfig+0x4c4>)
 800394e:	685b      	ldr	r3, [r3, #4]
 8003950:	f423 1274 	bic.w	r2, r3, #3997696	@ 0x3d0000
 8003954:	687b      	ldr	r3, [r7, #4]
 8003956:	6a19      	ldr	r1, [r3, #32]
 8003958:	687b      	ldr	r3, [r7, #4]
 800395a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800395c:	430b      	orrs	r3, r1
 800395e:	491b      	ldr	r1, [pc, #108]	@ (80039cc <HAL_RCC_OscConfig+0x4c4>)
 8003960:	4313      	orrs	r3, r2
 8003962:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8003964:	4b1b      	ldr	r3, [pc, #108]	@ (80039d4 <HAL_RCC_OscConfig+0x4cc>)
 8003966:	2201      	movs	r2, #1
 8003968:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800396a:	f7fe fab9 	bl	8001ee0 <HAL_GetTick>
 800396e:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8003970:	e008      	b.n	8003984 <HAL_RCC_OscConfig+0x47c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003972:	f7fe fab5 	bl	8001ee0 <HAL_GetTick>
 8003976:	4602      	mov	r2, r0
 8003978:	693b      	ldr	r3, [r7, #16]
 800397a:	1ad3      	subs	r3, r2, r3
 800397c:	2b02      	cmp	r3, #2
 800397e:	d901      	bls.n	8003984 <HAL_RCC_OscConfig+0x47c>
          {
            return HAL_TIMEOUT;
 8003980:	2303      	movs	r3, #3
 8003982:	e03d      	b.n	8003a00 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8003984:	4b11      	ldr	r3, [pc, #68]	@ (80039cc <HAL_RCC_OscConfig+0x4c4>)
 8003986:	681b      	ldr	r3, [r3, #0]
 8003988:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800398c:	2b00      	cmp	r3, #0
 800398e:	d0f0      	beq.n	8003972 <HAL_RCC_OscConfig+0x46a>
 8003990:	e035      	b.n	80039fe <HAL_RCC_OscConfig+0x4f6>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003992:	4b10      	ldr	r3, [pc, #64]	@ (80039d4 <HAL_RCC_OscConfig+0x4cc>)
 8003994:	2200      	movs	r2, #0
 8003996:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003998:	f7fe faa2 	bl	8001ee0 <HAL_GetTick>
 800399c:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 800399e:	e008      	b.n	80039b2 <HAL_RCC_OscConfig+0x4aa>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80039a0:	f7fe fa9e 	bl	8001ee0 <HAL_GetTick>
 80039a4:	4602      	mov	r2, r0
 80039a6:	693b      	ldr	r3, [r7, #16]
 80039a8:	1ad3      	subs	r3, r2, r3
 80039aa:	2b02      	cmp	r3, #2
 80039ac:	d901      	bls.n	80039b2 <HAL_RCC_OscConfig+0x4aa>
          {
            return HAL_TIMEOUT;
 80039ae:	2303      	movs	r3, #3
 80039b0:	e026      	b.n	8003a00 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80039b2:	4b06      	ldr	r3, [pc, #24]	@ (80039cc <HAL_RCC_OscConfig+0x4c4>)
 80039b4:	681b      	ldr	r3, [r3, #0]
 80039b6:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80039ba:	2b00      	cmp	r3, #0
 80039bc:	d1f0      	bne.n	80039a0 <HAL_RCC_OscConfig+0x498>
 80039be:	e01e      	b.n	80039fe <HAL_RCC_OscConfig+0x4f6>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 80039c0:	687b      	ldr	r3, [r7, #4]
 80039c2:	69db      	ldr	r3, [r3, #28]
 80039c4:	2b01      	cmp	r3, #1
 80039c6:	d107      	bne.n	80039d8 <HAL_RCC_OscConfig+0x4d0>
      {
        return HAL_ERROR;
 80039c8:	2301      	movs	r3, #1
 80039ca:	e019      	b.n	8003a00 <HAL_RCC_OscConfig+0x4f8>
 80039cc:	40021000 	.word	0x40021000
 80039d0:	40007000 	.word	0x40007000
 80039d4:	42420060 	.word	0x42420060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 80039d8:	4b0b      	ldr	r3, [pc, #44]	@ (8003a08 <HAL_RCC_OscConfig+0x500>)
 80039da:	685b      	ldr	r3, [r3, #4]
 80039dc:	60fb      	str	r3, [r7, #12]
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80039de:	68fb      	ldr	r3, [r7, #12]
 80039e0:	f403 3280 	and.w	r2, r3, #65536	@ 0x10000
 80039e4:	687b      	ldr	r3, [r7, #4]
 80039e6:	6a1b      	ldr	r3, [r3, #32]
 80039e8:	429a      	cmp	r2, r3
 80039ea:	d106      	bne.n	80039fa <HAL_RCC_OscConfig+0x4f2>
            (READ_BIT(pll_config, RCC_CFGR_PLLMULL) != RCC_OscInitStruct->PLL.PLLMUL))
 80039ec:	68fb      	ldr	r3, [r7, #12]
 80039ee:	f403 1270 	and.w	r2, r3, #3932160	@ 0x3c0000
 80039f2:	687b      	ldr	r3, [r7, #4]
 80039f4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80039f6:	429a      	cmp	r2, r3
 80039f8:	d001      	beq.n	80039fe <HAL_RCC_OscConfig+0x4f6>
        {
          return HAL_ERROR;
 80039fa:	2301      	movs	r3, #1
 80039fc:	e000      	b.n	8003a00 <HAL_RCC_OscConfig+0x4f8>
        }
      }
    }
  }

  return HAL_OK;
 80039fe:	2300      	movs	r3, #0
}
 8003a00:	4618      	mov	r0, r3
 8003a02:	3718      	adds	r7, #24
 8003a04:	46bd      	mov	sp, r7
 8003a06:	bd80      	pop	{r7, pc}
 8003a08:	40021000 	.word	0x40021000

08003a0c <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8003a0c:	b580      	push	{r7, lr}
 8003a0e:	b084      	sub	sp, #16
 8003a10:	af00      	add	r7, sp, #0
 8003a12:	6078      	str	r0, [r7, #4]
 8003a14:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8003a16:	687b      	ldr	r3, [r7, #4]
 8003a18:	2b00      	cmp	r3, #0
 8003a1a:	d101      	bne.n	8003a20 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8003a1c:	2301      	movs	r3, #1
 8003a1e:	e0d0      	b.n	8003bc2 <HAL_RCC_ClockConfig+0x1b6>
  must be correctly programmed according to the frequency of the CPU clock
    (HCLK) of the device. */

#if defined(FLASH_ACR_LATENCY)
  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8003a20:	4b6a      	ldr	r3, [pc, #424]	@ (8003bcc <HAL_RCC_ClockConfig+0x1c0>)
 8003a22:	681b      	ldr	r3, [r3, #0]
 8003a24:	f003 0307 	and.w	r3, r3, #7
 8003a28:	683a      	ldr	r2, [r7, #0]
 8003a2a:	429a      	cmp	r2, r3
 8003a2c:	d910      	bls.n	8003a50 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003a2e:	4b67      	ldr	r3, [pc, #412]	@ (8003bcc <HAL_RCC_ClockConfig+0x1c0>)
 8003a30:	681b      	ldr	r3, [r3, #0]
 8003a32:	f023 0207 	bic.w	r2, r3, #7
 8003a36:	4965      	ldr	r1, [pc, #404]	@ (8003bcc <HAL_RCC_ClockConfig+0x1c0>)
 8003a38:	683b      	ldr	r3, [r7, #0]
 8003a3a:	4313      	orrs	r3, r2
 8003a3c:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8003a3e:	4b63      	ldr	r3, [pc, #396]	@ (8003bcc <HAL_RCC_ClockConfig+0x1c0>)
 8003a40:	681b      	ldr	r3, [r3, #0]
 8003a42:	f003 0307 	and.w	r3, r3, #7
 8003a46:	683a      	ldr	r2, [r7, #0]
 8003a48:	429a      	cmp	r2, r3
 8003a4a:	d001      	beq.n	8003a50 <HAL_RCC_ClockConfig+0x44>
  {
    return HAL_ERROR;
 8003a4c:	2301      	movs	r3, #1
 8003a4e:	e0b8      	b.n	8003bc2 <HAL_RCC_ClockConfig+0x1b6>
  }
}

#endif /* FLASH_ACR_LATENCY */
/*-------------------------- HCLK Configuration --------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8003a50:	687b      	ldr	r3, [r7, #4]
 8003a52:	681b      	ldr	r3, [r3, #0]
 8003a54:	f003 0302 	and.w	r3, r3, #2
 8003a58:	2b00      	cmp	r3, #0
 8003a5a:	d020      	beq.n	8003a9e <HAL_RCC_ClockConfig+0x92>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
    a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003a5c:	687b      	ldr	r3, [r7, #4]
 8003a5e:	681b      	ldr	r3, [r3, #0]
 8003a60:	f003 0304 	and.w	r3, r3, #4
 8003a64:	2b00      	cmp	r3, #0
 8003a66:	d005      	beq.n	8003a74 <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8003a68:	4b59      	ldr	r3, [pc, #356]	@ (8003bd0 <HAL_RCC_ClockConfig+0x1c4>)
 8003a6a:	685b      	ldr	r3, [r3, #4]
 8003a6c:	4a58      	ldr	r2, [pc, #352]	@ (8003bd0 <HAL_RCC_ClockConfig+0x1c4>)
 8003a6e:	f443 63e0 	orr.w	r3, r3, #1792	@ 0x700
 8003a72:	6053      	str	r3, [r2, #4]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003a74:	687b      	ldr	r3, [r7, #4]
 8003a76:	681b      	ldr	r3, [r3, #0]
 8003a78:	f003 0308 	and.w	r3, r3, #8
 8003a7c:	2b00      	cmp	r3, #0
 8003a7e:	d005      	beq.n	8003a8c <HAL_RCC_ClockConfig+0x80>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8003a80:	4b53      	ldr	r3, [pc, #332]	@ (8003bd0 <HAL_RCC_ClockConfig+0x1c4>)
 8003a82:	685b      	ldr	r3, [r3, #4]
 8003a84:	4a52      	ldr	r2, [pc, #328]	@ (8003bd0 <HAL_RCC_ClockConfig+0x1c4>)
 8003a86:	f443 5360 	orr.w	r3, r3, #14336	@ 0x3800
 8003a8a:	6053      	str	r3, [r2, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8003a8c:	4b50      	ldr	r3, [pc, #320]	@ (8003bd0 <HAL_RCC_ClockConfig+0x1c4>)
 8003a8e:	685b      	ldr	r3, [r3, #4]
 8003a90:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8003a94:	687b      	ldr	r3, [r7, #4]
 8003a96:	689b      	ldr	r3, [r3, #8]
 8003a98:	494d      	ldr	r1, [pc, #308]	@ (8003bd0 <HAL_RCC_ClockConfig+0x1c4>)
 8003a9a:	4313      	orrs	r3, r2
 8003a9c:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8003a9e:	687b      	ldr	r3, [r7, #4]
 8003aa0:	681b      	ldr	r3, [r3, #0]
 8003aa2:	f003 0301 	and.w	r3, r3, #1
 8003aa6:	2b00      	cmp	r3, #0
 8003aa8:	d040      	beq.n	8003b2c <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8003aaa:	687b      	ldr	r3, [r7, #4]
 8003aac:	685b      	ldr	r3, [r3, #4]
 8003aae:	2b01      	cmp	r3, #1
 8003ab0:	d107      	bne.n	8003ac2 <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003ab2:	4b47      	ldr	r3, [pc, #284]	@ (8003bd0 <HAL_RCC_ClockConfig+0x1c4>)
 8003ab4:	681b      	ldr	r3, [r3, #0]
 8003ab6:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003aba:	2b00      	cmp	r3, #0
 8003abc:	d115      	bne.n	8003aea <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8003abe:	2301      	movs	r3, #1
 8003ac0:	e07f      	b.n	8003bc2 <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8003ac2:	687b      	ldr	r3, [r7, #4]
 8003ac4:	685b      	ldr	r3, [r3, #4]
 8003ac6:	2b02      	cmp	r3, #2
 8003ac8:	d107      	bne.n	8003ada <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8003aca:	4b41      	ldr	r3, [pc, #260]	@ (8003bd0 <HAL_RCC_ClockConfig+0x1c4>)
 8003acc:	681b      	ldr	r3, [r3, #0]
 8003ace:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003ad2:	2b00      	cmp	r3, #0
 8003ad4:	d109      	bne.n	8003aea <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8003ad6:	2301      	movs	r3, #1
 8003ad8:	e073      	b.n	8003bc2 <HAL_RCC_ClockConfig+0x1b6>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003ada:	4b3d      	ldr	r3, [pc, #244]	@ (8003bd0 <HAL_RCC_ClockConfig+0x1c4>)
 8003adc:	681b      	ldr	r3, [r3, #0]
 8003ade:	f003 0302 	and.w	r3, r3, #2
 8003ae2:	2b00      	cmp	r3, #0
 8003ae4:	d101      	bne.n	8003aea <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8003ae6:	2301      	movs	r3, #1
 8003ae8:	e06b      	b.n	8003bc2 <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8003aea:	4b39      	ldr	r3, [pc, #228]	@ (8003bd0 <HAL_RCC_ClockConfig+0x1c4>)
 8003aec:	685b      	ldr	r3, [r3, #4]
 8003aee:	f023 0203 	bic.w	r2, r3, #3
 8003af2:	687b      	ldr	r3, [r7, #4]
 8003af4:	685b      	ldr	r3, [r3, #4]
 8003af6:	4936      	ldr	r1, [pc, #216]	@ (8003bd0 <HAL_RCC_ClockConfig+0x1c4>)
 8003af8:	4313      	orrs	r3, r2
 8003afa:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8003afc:	f7fe f9f0 	bl	8001ee0 <HAL_GetTick>
 8003b00:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003b02:	e00a      	b.n	8003b1a <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8003b04:	f7fe f9ec 	bl	8001ee0 <HAL_GetTick>
 8003b08:	4602      	mov	r2, r0
 8003b0a:	68fb      	ldr	r3, [r7, #12]
 8003b0c:	1ad3      	subs	r3, r2, r3
 8003b0e:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003b12:	4293      	cmp	r3, r2
 8003b14:	d901      	bls.n	8003b1a <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8003b16:	2303      	movs	r3, #3
 8003b18:	e053      	b.n	8003bc2 <HAL_RCC_ClockConfig+0x1b6>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003b1a:	4b2d      	ldr	r3, [pc, #180]	@ (8003bd0 <HAL_RCC_ClockConfig+0x1c4>)
 8003b1c:	685b      	ldr	r3, [r3, #4]
 8003b1e:	f003 020c 	and.w	r2, r3, #12
 8003b22:	687b      	ldr	r3, [r7, #4]
 8003b24:	685b      	ldr	r3, [r3, #4]
 8003b26:	009b      	lsls	r3, r3, #2
 8003b28:	429a      	cmp	r2, r3
 8003b2a:	d1eb      	bne.n	8003b04 <HAL_RCC_ClockConfig+0xf8>
    }
  }

#if defined(FLASH_ACR_LATENCY)
  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8003b2c:	4b27      	ldr	r3, [pc, #156]	@ (8003bcc <HAL_RCC_ClockConfig+0x1c0>)
 8003b2e:	681b      	ldr	r3, [r3, #0]
 8003b30:	f003 0307 	and.w	r3, r3, #7
 8003b34:	683a      	ldr	r2, [r7, #0]
 8003b36:	429a      	cmp	r2, r3
 8003b38:	d210      	bcs.n	8003b5c <HAL_RCC_ClockConfig+0x150>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003b3a:	4b24      	ldr	r3, [pc, #144]	@ (8003bcc <HAL_RCC_ClockConfig+0x1c0>)
 8003b3c:	681b      	ldr	r3, [r3, #0]
 8003b3e:	f023 0207 	bic.w	r2, r3, #7
 8003b42:	4922      	ldr	r1, [pc, #136]	@ (8003bcc <HAL_RCC_ClockConfig+0x1c0>)
 8003b44:	683b      	ldr	r3, [r7, #0]
 8003b46:	4313      	orrs	r3, r2
 8003b48:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8003b4a:	4b20      	ldr	r3, [pc, #128]	@ (8003bcc <HAL_RCC_ClockConfig+0x1c0>)
 8003b4c:	681b      	ldr	r3, [r3, #0]
 8003b4e:	f003 0307 	and.w	r3, r3, #7
 8003b52:	683a      	ldr	r2, [r7, #0]
 8003b54:	429a      	cmp	r2, r3
 8003b56:	d001      	beq.n	8003b5c <HAL_RCC_ClockConfig+0x150>
  {
    return HAL_ERROR;
 8003b58:	2301      	movs	r3, #1
 8003b5a:	e032      	b.n	8003bc2 <HAL_RCC_ClockConfig+0x1b6>
  }
}
#endif /* FLASH_ACR_LATENCY */

/*-------------------------- PCLK1 Configuration ---------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003b5c:	687b      	ldr	r3, [r7, #4]
 8003b5e:	681b      	ldr	r3, [r3, #0]
 8003b60:	f003 0304 	and.w	r3, r3, #4
 8003b64:	2b00      	cmp	r3, #0
 8003b66:	d008      	beq.n	8003b7a <HAL_RCC_ClockConfig+0x16e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8003b68:	4b19      	ldr	r3, [pc, #100]	@ (8003bd0 <HAL_RCC_ClockConfig+0x1c4>)
 8003b6a:	685b      	ldr	r3, [r3, #4]
 8003b6c:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8003b70:	687b      	ldr	r3, [r7, #4]
 8003b72:	68db      	ldr	r3, [r3, #12]
 8003b74:	4916      	ldr	r1, [pc, #88]	@ (8003bd0 <HAL_RCC_ClockConfig+0x1c4>)
 8003b76:	4313      	orrs	r3, r2
 8003b78:	604b      	str	r3, [r1, #4]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003b7a:	687b      	ldr	r3, [r7, #4]
 8003b7c:	681b      	ldr	r3, [r3, #0]
 8003b7e:	f003 0308 	and.w	r3, r3, #8
 8003b82:	2b00      	cmp	r3, #0
 8003b84:	d009      	beq.n	8003b9a <HAL_RCC_ClockConfig+0x18e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 8003b86:	4b12      	ldr	r3, [pc, #72]	@ (8003bd0 <HAL_RCC_ClockConfig+0x1c4>)
 8003b88:	685b      	ldr	r3, [r3, #4]
 8003b8a:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 8003b8e:	687b      	ldr	r3, [r7, #4]
 8003b90:	691b      	ldr	r3, [r3, #16]
 8003b92:	00db      	lsls	r3, r3, #3
 8003b94:	490e      	ldr	r1, [pc, #56]	@ (8003bd0 <HAL_RCC_ClockConfig+0x1c4>)
 8003b96:	4313      	orrs	r3, r2
 8003b98:	604b      	str	r3, [r1, #4]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8003b9a:	f000 f821 	bl	8003be0 <HAL_RCC_GetSysClockFreq>
 8003b9e:	4602      	mov	r2, r0
 8003ba0:	4b0b      	ldr	r3, [pc, #44]	@ (8003bd0 <HAL_RCC_ClockConfig+0x1c4>)
 8003ba2:	685b      	ldr	r3, [r3, #4]
 8003ba4:	091b      	lsrs	r3, r3, #4
 8003ba6:	f003 030f 	and.w	r3, r3, #15
 8003baa:	490a      	ldr	r1, [pc, #40]	@ (8003bd4 <HAL_RCC_ClockConfig+0x1c8>)
 8003bac:	5ccb      	ldrb	r3, [r1, r3]
 8003bae:	fa22 f303 	lsr.w	r3, r2, r3
 8003bb2:	4a09      	ldr	r2, [pc, #36]	@ (8003bd8 <HAL_RCC_ClockConfig+0x1cc>)
 8003bb4:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 8003bb6:	4b09      	ldr	r3, [pc, #36]	@ (8003bdc <HAL_RCC_ClockConfig+0x1d0>)
 8003bb8:	681b      	ldr	r3, [r3, #0]
 8003bba:	4618      	mov	r0, r3
 8003bbc:	f7fe f94e 	bl	8001e5c <HAL_InitTick>

  return HAL_OK;
 8003bc0:	2300      	movs	r3, #0
}
 8003bc2:	4618      	mov	r0, r3
 8003bc4:	3710      	adds	r7, #16
 8003bc6:	46bd      	mov	sp, r7
 8003bc8:	bd80      	pop	{r7, pc}
 8003bca:	bf00      	nop
 8003bcc:	40022000 	.word	0x40022000
 8003bd0:	40021000 	.word	0x40021000
 8003bd4:	08004b2c 	.word	0x08004b2c
 8003bd8:	20000000 	.word	0x20000000
 8003bdc:	20000004 	.word	0x20000004

08003be0 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8003be0:	b480      	push	{r7}
 8003be2:	b087      	sub	sp, #28
 8003be4:	af00      	add	r7, sp, #0
#else
  static const uint8_t aPredivFactorTable[2U] = {1, 2};
#endif /*RCC_CFGR2_PREDIV1*/

#endif
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 8003be6:	2300      	movs	r3, #0
 8003be8:	60fb      	str	r3, [r7, #12]
 8003bea:	2300      	movs	r3, #0
 8003bec:	60bb      	str	r3, [r7, #8]
 8003bee:	2300      	movs	r3, #0
 8003bf0:	617b      	str	r3, [r7, #20]
 8003bf2:	2300      	movs	r3, #0
 8003bf4:	607b      	str	r3, [r7, #4]
  uint32_t sysclockfreq = 0U;
 8003bf6:	2300      	movs	r3, #0
 8003bf8:	613b      	str	r3, [r7, #16]
#if defined(RCC_CFGR2_PREDIV1SRC)
  uint32_t prediv2 = 0U, pll2mul = 0U;
#endif /*RCC_CFGR2_PREDIV1SRC*/

  tmpreg = RCC->CFGR;
 8003bfa:	4b1e      	ldr	r3, [pc, #120]	@ (8003c74 <HAL_RCC_GetSysClockFreq+0x94>)
 8003bfc:	685b      	ldr	r3, [r3, #4]
 8003bfe:	60fb      	str	r3, [r7, #12]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8003c00:	68fb      	ldr	r3, [r7, #12]
 8003c02:	f003 030c 	and.w	r3, r3, #12
 8003c06:	2b04      	cmp	r3, #4
 8003c08:	d002      	beq.n	8003c10 <HAL_RCC_GetSysClockFreq+0x30>
 8003c0a:	2b08      	cmp	r3, #8
 8003c0c:	d003      	beq.n	8003c16 <HAL_RCC_GetSysClockFreq+0x36>
 8003c0e:	e027      	b.n	8003c60 <HAL_RCC_GetSysClockFreq+0x80>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8003c10:	4b19      	ldr	r3, [pc, #100]	@ (8003c78 <HAL_RCC_GetSysClockFreq+0x98>)
 8003c12:	613b      	str	r3, [r7, #16]
      break;
 8003c14:	e027      	b.n	8003c66 <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 8003c16:	68fb      	ldr	r3, [r7, #12]
 8003c18:	0c9b      	lsrs	r3, r3, #18
 8003c1a:	f003 030f 	and.w	r3, r3, #15
 8003c1e:	4a17      	ldr	r2, [pc, #92]	@ (8003c7c <HAL_RCC_GetSysClockFreq+0x9c>)
 8003c20:	5cd3      	ldrb	r3, [r2, r3]
 8003c22:	607b      	str	r3, [r7, #4]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 8003c24:	68fb      	ldr	r3, [r7, #12]
 8003c26:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8003c2a:	2b00      	cmp	r3, #0
 8003c2c:	d010      	beq.n	8003c50 <HAL_RCC_GetSysClockFreq+0x70>
      {
#if defined(RCC_CFGR2_PREDIV1)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
#else
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 8003c2e:	4b11      	ldr	r3, [pc, #68]	@ (8003c74 <HAL_RCC_GetSysClockFreq+0x94>)
 8003c30:	685b      	ldr	r3, [r3, #4]
 8003c32:	0c5b      	lsrs	r3, r3, #17
 8003c34:	f003 0301 	and.w	r3, r3, #1
 8003c38:	4a11      	ldr	r2, [pc, #68]	@ (8003c80 <HAL_RCC_GetSysClockFreq+0xa0>)
 8003c3a:	5cd3      	ldrb	r3, [r2, r3]
 8003c3c:	60bb      	str	r3, [r7, #8]
        {
          pllclk = pllclk / 2;
        }
#else
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 8003c3e:	687b      	ldr	r3, [r7, #4]
 8003c40:	4a0d      	ldr	r2, [pc, #52]	@ (8003c78 <HAL_RCC_GetSysClockFreq+0x98>)
 8003c42:	fb03 f202 	mul.w	r2, r3, r2
 8003c46:	68bb      	ldr	r3, [r7, #8]
 8003c48:	fbb2 f3f3 	udiv	r3, r2, r3
 8003c4c:	617b      	str	r3, [r7, #20]
 8003c4e:	e004      	b.n	8003c5a <HAL_RCC_GetSysClockFreq+0x7a>
#endif /*RCC_CFGR2_PREDIV1SRC*/
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 8003c50:	687b      	ldr	r3, [r7, #4]
 8003c52:	4a0c      	ldr	r2, [pc, #48]	@ (8003c84 <HAL_RCC_GetSysClockFreq+0xa4>)
 8003c54:	fb02 f303 	mul.w	r3, r2, r3
 8003c58:	617b      	str	r3, [r7, #20]
      }
      sysclockfreq = pllclk;
 8003c5a:	697b      	ldr	r3, [r7, #20]
 8003c5c:	613b      	str	r3, [r7, #16]
      break;
 8003c5e:	e002      	b.n	8003c66 <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 8003c60:	4b05      	ldr	r3, [pc, #20]	@ (8003c78 <HAL_RCC_GetSysClockFreq+0x98>)
 8003c62:	613b      	str	r3, [r7, #16]
      break;
 8003c64:	bf00      	nop
    }
  }
  return sysclockfreq;
 8003c66:	693b      	ldr	r3, [r7, #16]
}
 8003c68:	4618      	mov	r0, r3
 8003c6a:	371c      	adds	r7, #28
 8003c6c:	46bd      	mov	sp, r7
 8003c6e:	bc80      	pop	{r7}
 8003c70:	4770      	bx	lr
 8003c72:	bf00      	nop
 8003c74:	40021000 	.word	0x40021000
 8003c78:	007a1200 	.word	0x007a1200
 8003c7c:	08004b44 	.word	0x08004b44
 8003c80:	08004b54 	.word	0x08004b54
 8003c84:	003d0900 	.word	0x003d0900

08003c88 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8003c88:	b480      	push	{r7}
 8003c8a:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8003c8c:	4b02      	ldr	r3, [pc, #8]	@ (8003c98 <HAL_RCC_GetHCLKFreq+0x10>)
 8003c8e:	681b      	ldr	r3, [r3, #0]
}
 8003c90:	4618      	mov	r0, r3
 8003c92:	46bd      	mov	sp, r7
 8003c94:	bc80      	pop	{r7}
 8003c96:	4770      	bx	lr
 8003c98:	20000000 	.word	0x20000000

08003c9c <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8003c9c:	b580      	push	{r7, lr}
 8003c9e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8003ca0:	f7ff fff2 	bl	8003c88 <HAL_RCC_GetHCLKFreq>
 8003ca4:	4602      	mov	r2, r0
 8003ca6:	4b05      	ldr	r3, [pc, #20]	@ (8003cbc <HAL_RCC_GetPCLK1Freq+0x20>)
 8003ca8:	685b      	ldr	r3, [r3, #4]
 8003caa:	0a1b      	lsrs	r3, r3, #8
 8003cac:	f003 0307 	and.w	r3, r3, #7
 8003cb0:	4903      	ldr	r1, [pc, #12]	@ (8003cc0 <HAL_RCC_GetPCLK1Freq+0x24>)
 8003cb2:	5ccb      	ldrb	r3, [r1, r3]
 8003cb4:	fa22 f303 	lsr.w	r3, r2, r3
}
 8003cb8:	4618      	mov	r0, r3
 8003cba:	bd80      	pop	{r7, pc}
 8003cbc:	40021000 	.word	0x40021000
 8003cc0:	08004b3c 	.word	0x08004b3c

08003cc4 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8003cc4:	b580      	push	{r7, lr}
 8003cc6:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8003cc8:	f7ff ffde 	bl	8003c88 <HAL_RCC_GetHCLKFreq>
 8003ccc:	4602      	mov	r2, r0
 8003cce:	4b05      	ldr	r3, [pc, #20]	@ (8003ce4 <HAL_RCC_GetPCLK2Freq+0x20>)
 8003cd0:	685b      	ldr	r3, [r3, #4]
 8003cd2:	0adb      	lsrs	r3, r3, #11
 8003cd4:	f003 0307 	and.w	r3, r3, #7
 8003cd8:	4903      	ldr	r1, [pc, #12]	@ (8003ce8 <HAL_RCC_GetPCLK2Freq+0x24>)
 8003cda:	5ccb      	ldrb	r3, [r1, r3]
 8003cdc:	fa22 f303 	lsr.w	r3, r2, r3
}
 8003ce0:	4618      	mov	r0, r3
 8003ce2:	bd80      	pop	{r7, pc}
 8003ce4:	40021000 	.word	0x40021000
 8003ce8:	08004b3c 	.word	0x08004b3c

08003cec <RCC_Delay>:
  * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
 8003cec:	b480      	push	{r7}
 8003cee:	b085      	sub	sp, #20
 8003cf0:	af00      	add	r7, sp, #0
 8003cf2:	6078      	str	r0, [r7, #4]
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 8003cf4:	4b0a      	ldr	r3, [pc, #40]	@ (8003d20 <RCC_Delay+0x34>)
 8003cf6:	681b      	ldr	r3, [r3, #0]
 8003cf8:	4a0a      	ldr	r2, [pc, #40]	@ (8003d24 <RCC_Delay+0x38>)
 8003cfa:	fba2 2303 	umull	r2, r3, r2, r3
 8003cfe:	0a5b      	lsrs	r3, r3, #9
 8003d00:	687a      	ldr	r2, [r7, #4]
 8003d02:	fb02 f303 	mul.w	r3, r2, r3
 8003d06:	60fb      	str	r3, [r7, #12]
  do
  {
    __NOP();
 8003d08:	bf00      	nop
  }
  while (Delay --);
 8003d0a:	68fb      	ldr	r3, [r7, #12]
 8003d0c:	1e5a      	subs	r2, r3, #1
 8003d0e:	60fa      	str	r2, [r7, #12]
 8003d10:	2b00      	cmp	r3, #0
 8003d12:	d1f9      	bne.n	8003d08 <RCC_Delay+0x1c>
}
 8003d14:	bf00      	nop
 8003d16:	bf00      	nop
 8003d18:	3714      	adds	r7, #20
 8003d1a:	46bd      	mov	sp, r7
 8003d1c:	bc80      	pop	{r7}
 8003d1e:	4770      	bx	lr
 8003d20:	20000000 	.word	0x20000000
 8003d24:	10624dd3 	.word	0x10624dd3

08003d28 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8003d28:	b580      	push	{r7, lr}
 8003d2a:	b082      	sub	sp, #8
 8003d2c:	af00      	add	r7, sp, #0
 8003d2e:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8003d30:	687b      	ldr	r3, [r7, #4]
 8003d32:	2b00      	cmp	r3, #0
 8003d34:	d101      	bne.n	8003d3a <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8003d36:	2301      	movs	r3, #1
 8003d38:	e042      	b.n	8003dc0 <HAL_UART_Init+0x98>
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
#if defined(USART_CR1_OVER8)
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));
#endif /* USART_CR1_OVER8 */

  if (huart->gState == HAL_UART_STATE_RESET)
 8003d3a:	687b      	ldr	r3, [r7, #4]
 8003d3c:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8003d40:	b2db      	uxtb	r3, r3
 8003d42:	2b00      	cmp	r3, #0
 8003d44:	d106      	bne.n	8003d54 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8003d46:	687b      	ldr	r3, [r7, #4]
 8003d48:	2200      	movs	r2, #0
 8003d4a:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8003d4e:	6878      	ldr	r0, [r7, #4]
 8003d50:	f7fd ff5c 	bl	8001c0c <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8003d54:	687b      	ldr	r3, [r7, #4]
 8003d56:	2224      	movs	r2, #36	@ 0x24
 8003d58:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8003d5c:	687b      	ldr	r3, [r7, #4]
 8003d5e:	681b      	ldr	r3, [r3, #0]
 8003d60:	68da      	ldr	r2, [r3, #12]
 8003d62:	687b      	ldr	r3, [r7, #4]
 8003d64:	681b      	ldr	r3, [r3, #0]
 8003d66:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8003d6a:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8003d6c:	6878      	ldr	r0, [r7, #4]
 8003d6e:	f000 f971 	bl	8004054 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8003d72:	687b      	ldr	r3, [r7, #4]
 8003d74:	681b      	ldr	r3, [r3, #0]
 8003d76:	691a      	ldr	r2, [r3, #16]
 8003d78:	687b      	ldr	r3, [r7, #4]
 8003d7a:	681b      	ldr	r3, [r3, #0]
 8003d7c:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 8003d80:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8003d82:	687b      	ldr	r3, [r7, #4]
 8003d84:	681b      	ldr	r3, [r3, #0]
 8003d86:	695a      	ldr	r2, [r3, #20]
 8003d88:	687b      	ldr	r3, [r7, #4]
 8003d8a:	681b      	ldr	r3, [r3, #0]
 8003d8c:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 8003d90:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8003d92:	687b      	ldr	r3, [r7, #4]
 8003d94:	681b      	ldr	r3, [r3, #0]
 8003d96:	68da      	ldr	r2, [r3, #12]
 8003d98:	687b      	ldr	r3, [r7, #4]
 8003d9a:	681b      	ldr	r3, [r3, #0]
 8003d9c:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8003da0:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003da2:	687b      	ldr	r3, [r7, #4]
 8003da4:	2200      	movs	r2, #0
 8003da6:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->gState = HAL_UART_STATE_READY;
 8003da8:	687b      	ldr	r3, [r7, #4]
 8003daa:	2220      	movs	r2, #32
 8003dac:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  huart->RxState = HAL_UART_STATE_READY;
 8003db0:	687b      	ldr	r3, [r7, #4]
 8003db2:	2220      	movs	r2, #32
 8003db4:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8003db8:	687b      	ldr	r3, [r7, #4]
 8003dba:	2200      	movs	r2, #0
 8003dbc:	635a      	str	r2, [r3, #52]	@ 0x34

  return HAL_OK;
 8003dbe:	2300      	movs	r3, #0
}
 8003dc0:	4618      	mov	r0, r3
 8003dc2:	3708      	adds	r7, #8
 8003dc4:	46bd      	mov	sp, r7
 8003dc6:	bd80      	pop	{r7, pc}

08003dc8 <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8003dc8:	b580      	push	{r7, lr}
 8003dca:	b08a      	sub	sp, #40	@ 0x28
 8003dcc:	af02      	add	r7, sp, #8
 8003dce:	60f8      	str	r0, [r7, #12]
 8003dd0:	60b9      	str	r1, [r7, #8]
 8003dd2:	603b      	str	r3, [r7, #0]
 8003dd4:	4613      	mov	r3, r2
 8003dd6:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 8003dd8:	2300      	movs	r3, #0
 8003dda:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8003ddc:	68fb      	ldr	r3, [r7, #12]
 8003dde:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8003de2:	b2db      	uxtb	r3, r3
 8003de4:	2b20      	cmp	r3, #32
 8003de6:	d175      	bne.n	8003ed4 <HAL_UART_Transmit+0x10c>
  {
    if ((pData == NULL) || (Size == 0U))
 8003de8:	68bb      	ldr	r3, [r7, #8]
 8003dea:	2b00      	cmp	r3, #0
 8003dec:	d002      	beq.n	8003df4 <HAL_UART_Transmit+0x2c>
 8003dee:	88fb      	ldrh	r3, [r7, #6]
 8003df0:	2b00      	cmp	r3, #0
 8003df2:	d101      	bne.n	8003df8 <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 8003df4:	2301      	movs	r3, #1
 8003df6:	e06e      	b.n	8003ed6 <HAL_UART_Transmit+0x10e>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003df8:	68fb      	ldr	r3, [r7, #12]
 8003dfa:	2200      	movs	r2, #0
 8003dfc:	645a      	str	r2, [r3, #68]	@ 0x44
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8003dfe:	68fb      	ldr	r3, [r7, #12]
 8003e00:	2221      	movs	r2, #33	@ 0x21
 8003e02:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8003e06:	f7fe f86b 	bl	8001ee0 <HAL_GetTick>
 8003e0a:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 8003e0c:	68fb      	ldr	r3, [r7, #12]
 8003e0e:	88fa      	ldrh	r2, [r7, #6]
 8003e10:	849a      	strh	r2, [r3, #36]	@ 0x24
    huart->TxXferCount = Size;
 8003e12:	68fb      	ldr	r3, [r7, #12]
 8003e14:	88fa      	ldrh	r2, [r7, #6]
 8003e16:	84da      	strh	r2, [r3, #38]	@ 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8003e18:	68fb      	ldr	r3, [r7, #12]
 8003e1a:	689b      	ldr	r3, [r3, #8]
 8003e1c:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8003e20:	d108      	bne.n	8003e34 <HAL_UART_Transmit+0x6c>
 8003e22:	68fb      	ldr	r3, [r7, #12]
 8003e24:	691b      	ldr	r3, [r3, #16]
 8003e26:	2b00      	cmp	r3, #0
 8003e28:	d104      	bne.n	8003e34 <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 8003e2a:	2300      	movs	r3, #0
 8003e2c:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8003e2e:	68bb      	ldr	r3, [r7, #8]
 8003e30:	61bb      	str	r3, [r7, #24]
 8003e32:	e003      	b.n	8003e3c <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 8003e34:	68bb      	ldr	r3, [r7, #8]
 8003e36:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8003e38:	2300      	movs	r3, #0
 8003e3a:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 8003e3c:	e02e      	b.n	8003e9c <HAL_UART_Transmit+0xd4>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8003e3e:	683b      	ldr	r3, [r7, #0]
 8003e40:	9300      	str	r3, [sp, #0]
 8003e42:	697b      	ldr	r3, [r7, #20]
 8003e44:	2200      	movs	r2, #0
 8003e46:	2180      	movs	r1, #128	@ 0x80
 8003e48:	68f8      	ldr	r0, [r7, #12]
 8003e4a:	f000 f848 	bl	8003ede <UART_WaitOnFlagUntilTimeout>
 8003e4e:	4603      	mov	r3, r0
 8003e50:	2b00      	cmp	r3, #0
 8003e52:	d005      	beq.n	8003e60 <HAL_UART_Transmit+0x98>
      {
        huart->gState = HAL_UART_STATE_READY;
 8003e54:	68fb      	ldr	r3, [r7, #12]
 8003e56:	2220      	movs	r2, #32
 8003e58:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

        return HAL_TIMEOUT;
 8003e5c:	2303      	movs	r3, #3
 8003e5e:	e03a      	b.n	8003ed6 <HAL_UART_Transmit+0x10e>
      }
      if (pdata8bits == NULL)
 8003e60:	69fb      	ldr	r3, [r7, #28]
 8003e62:	2b00      	cmp	r3, #0
 8003e64:	d10b      	bne.n	8003e7e <HAL_UART_Transmit+0xb6>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 8003e66:	69bb      	ldr	r3, [r7, #24]
 8003e68:	881b      	ldrh	r3, [r3, #0]
 8003e6a:	461a      	mov	r2, r3
 8003e6c:	68fb      	ldr	r3, [r7, #12]
 8003e6e:	681b      	ldr	r3, [r3, #0]
 8003e70:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8003e74:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 8003e76:	69bb      	ldr	r3, [r7, #24]
 8003e78:	3302      	adds	r3, #2
 8003e7a:	61bb      	str	r3, [r7, #24]
 8003e7c:	e007      	b.n	8003e8e <HAL_UART_Transmit+0xc6>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 8003e7e:	69fb      	ldr	r3, [r7, #28]
 8003e80:	781a      	ldrb	r2, [r3, #0]
 8003e82:	68fb      	ldr	r3, [r7, #12]
 8003e84:	681b      	ldr	r3, [r3, #0]
 8003e86:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 8003e88:	69fb      	ldr	r3, [r7, #28]
 8003e8a:	3301      	adds	r3, #1
 8003e8c:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8003e8e:	68fb      	ldr	r3, [r7, #12]
 8003e90:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 8003e92:	b29b      	uxth	r3, r3
 8003e94:	3b01      	subs	r3, #1
 8003e96:	b29a      	uxth	r2, r3
 8003e98:	68fb      	ldr	r3, [r7, #12]
 8003e9a:	84da      	strh	r2, [r3, #38]	@ 0x26
    while (huart->TxXferCount > 0U)
 8003e9c:	68fb      	ldr	r3, [r7, #12]
 8003e9e:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 8003ea0:	b29b      	uxth	r3, r3
 8003ea2:	2b00      	cmp	r3, #0
 8003ea4:	d1cb      	bne.n	8003e3e <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8003ea6:	683b      	ldr	r3, [r7, #0]
 8003ea8:	9300      	str	r3, [sp, #0]
 8003eaa:	697b      	ldr	r3, [r7, #20]
 8003eac:	2200      	movs	r2, #0
 8003eae:	2140      	movs	r1, #64	@ 0x40
 8003eb0:	68f8      	ldr	r0, [r7, #12]
 8003eb2:	f000 f814 	bl	8003ede <UART_WaitOnFlagUntilTimeout>
 8003eb6:	4603      	mov	r3, r0
 8003eb8:	2b00      	cmp	r3, #0
 8003eba:	d005      	beq.n	8003ec8 <HAL_UART_Transmit+0x100>
    {
      huart->gState = HAL_UART_STATE_READY;
 8003ebc:	68fb      	ldr	r3, [r7, #12]
 8003ebe:	2220      	movs	r2, #32
 8003ec0:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

      return HAL_TIMEOUT;
 8003ec4:	2303      	movs	r3, #3
 8003ec6:	e006      	b.n	8003ed6 <HAL_UART_Transmit+0x10e>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8003ec8:	68fb      	ldr	r3, [r7, #12]
 8003eca:	2220      	movs	r2, #32
 8003ecc:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    return HAL_OK;
 8003ed0:	2300      	movs	r3, #0
 8003ed2:	e000      	b.n	8003ed6 <HAL_UART_Transmit+0x10e>
  }
  else
  {
    return HAL_BUSY;
 8003ed4:	2302      	movs	r3, #2
  }
}
 8003ed6:	4618      	mov	r0, r3
 8003ed8:	3720      	adds	r7, #32
 8003eda:	46bd      	mov	sp, r7
 8003edc:	bd80      	pop	{r7, pc}

08003ede <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 8003ede:	b580      	push	{r7, lr}
 8003ee0:	b086      	sub	sp, #24
 8003ee2:	af00      	add	r7, sp, #0
 8003ee4:	60f8      	str	r0, [r7, #12]
 8003ee6:	60b9      	str	r1, [r7, #8]
 8003ee8:	603b      	str	r3, [r7, #0]
 8003eea:	4613      	mov	r3, r2
 8003eec:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8003eee:	e03b      	b.n	8003f68 <UART_WaitOnFlagUntilTimeout+0x8a>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8003ef0:	6a3b      	ldr	r3, [r7, #32]
 8003ef2:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003ef6:	d037      	beq.n	8003f68 <UART_WaitOnFlagUntilTimeout+0x8a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003ef8:	f7fd fff2 	bl	8001ee0 <HAL_GetTick>
 8003efc:	4602      	mov	r2, r0
 8003efe:	683b      	ldr	r3, [r7, #0]
 8003f00:	1ad3      	subs	r3, r2, r3
 8003f02:	6a3a      	ldr	r2, [r7, #32]
 8003f04:	429a      	cmp	r2, r3
 8003f06:	d302      	bcc.n	8003f0e <UART_WaitOnFlagUntilTimeout+0x30>
 8003f08:	6a3b      	ldr	r3, [r7, #32]
 8003f0a:	2b00      	cmp	r3, #0
 8003f0c:	d101      	bne.n	8003f12 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 8003f0e:	2303      	movs	r3, #3
 8003f10:	e03a      	b.n	8003f88 <UART_WaitOnFlagUntilTimeout+0xaa>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 8003f12:	68fb      	ldr	r3, [r7, #12]
 8003f14:	681b      	ldr	r3, [r3, #0]
 8003f16:	68db      	ldr	r3, [r3, #12]
 8003f18:	f003 0304 	and.w	r3, r3, #4
 8003f1c:	2b00      	cmp	r3, #0
 8003f1e:	d023      	beq.n	8003f68 <UART_WaitOnFlagUntilTimeout+0x8a>
 8003f20:	68bb      	ldr	r3, [r7, #8]
 8003f22:	2b80      	cmp	r3, #128	@ 0x80
 8003f24:	d020      	beq.n	8003f68 <UART_WaitOnFlagUntilTimeout+0x8a>
 8003f26:	68bb      	ldr	r3, [r7, #8]
 8003f28:	2b40      	cmp	r3, #64	@ 0x40
 8003f2a:	d01d      	beq.n	8003f68 <UART_WaitOnFlagUntilTimeout+0x8a>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8003f2c:	68fb      	ldr	r3, [r7, #12]
 8003f2e:	681b      	ldr	r3, [r3, #0]
 8003f30:	681b      	ldr	r3, [r3, #0]
 8003f32:	f003 0308 	and.w	r3, r3, #8
 8003f36:	2b08      	cmp	r3, #8
 8003f38:	d116      	bne.n	8003f68 <UART_WaitOnFlagUntilTimeout+0x8a>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_OREFLAG(huart);
 8003f3a:	2300      	movs	r3, #0
 8003f3c:	617b      	str	r3, [r7, #20]
 8003f3e:	68fb      	ldr	r3, [r7, #12]
 8003f40:	681b      	ldr	r3, [r3, #0]
 8003f42:	681b      	ldr	r3, [r3, #0]
 8003f44:	617b      	str	r3, [r7, #20]
 8003f46:	68fb      	ldr	r3, [r7, #12]
 8003f48:	681b      	ldr	r3, [r3, #0]
 8003f4a:	685b      	ldr	r3, [r3, #4]
 8003f4c:	617b      	str	r3, [r7, #20]
 8003f4e:	697b      	ldr	r3, [r7, #20]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8003f50:	68f8      	ldr	r0, [r7, #12]
 8003f52:	f000 f81d 	bl	8003f90 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 8003f56:	68fb      	ldr	r3, [r7, #12]
 8003f58:	2208      	movs	r2, #8
 8003f5a:	645a      	str	r2, [r3, #68]	@ 0x44

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8003f5c:	68fb      	ldr	r3, [r7, #12]
 8003f5e:	2200      	movs	r2, #0
 8003f60:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

          return HAL_ERROR;
 8003f64:	2301      	movs	r3, #1
 8003f66:	e00f      	b.n	8003f88 <UART_WaitOnFlagUntilTimeout+0xaa>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8003f68:	68fb      	ldr	r3, [r7, #12]
 8003f6a:	681b      	ldr	r3, [r3, #0]
 8003f6c:	681a      	ldr	r2, [r3, #0]
 8003f6e:	68bb      	ldr	r3, [r7, #8]
 8003f70:	4013      	ands	r3, r2
 8003f72:	68ba      	ldr	r2, [r7, #8]
 8003f74:	429a      	cmp	r2, r3
 8003f76:	bf0c      	ite	eq
 8003f78:	2301      	moveq	r3, #1
 8003f7a:	2300      	movne	r3, #0
 8003f7c:	b2db      	uxtb	r3, r3
 8003f7e:	461a      	mov	r2, r3
 8003f80:	79fb      	ldrb	r3, [r7, #7]
 8003f82:	429a      	cmp	r2, r3
 8003f84:	d0b4      	beq.n	8003ef0 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8003f86:	2300      	movs	r3, #0
}
 8003f88:	4618      	mov	r0, r3
 8003f8a:	3718      	adds	r7, #24
 8003f8c:	46bd      	mov	sp, r7
 8003f8e:	bd80      	pop	{r7, pc}

08003f90 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8003f90:	b480      	push	{r7}
 8003f92:	b095      	sub	sp, #84	@ 0x54
 8003f94:	af00      	add	r7, sp, #0
 8003f96:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8003f98:	687b      	ldr	r3, [r7, #4]
 8003f9a:	681b      	ldr	r3, [r3, #0]
 8003f9c:	330c      	adds	r3, #12
 8003f9e:	637b      	str	r3, [r7, #52]	@ 0x34
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003fa0:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8003fa2:	e853 3f00 	ldrex	r3, [r3]
 8003fa6:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8003fa8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003faa:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8003fae:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8003fb0:	687b      	ldr	r3, [r7, #4]
 8003fb2:	681b      	ldr	r3, [r3, #0]
 8003fb4:	330c      	adds	r3, #12
 8003fb6:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8003fb8:	643a      	str	r2, [r7, #64]	@ 0x40
 8003fba:	63fb      	str	r3, [r7, #60]	@ 0x3c
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003fbc:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8003fbe:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8003fc0:	e841 2300 	strex	r3, r2, [r1]
 8003fc4:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8003fc6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003fc8:	2b00      	cmp	r3, #0
 8003fca:	d1e5      	bne.n	8003f98 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8003fcc:	687b      	ldr	r3, [r7, #4]
 8003fce:	681b      	ldr	r3, [r3, #0]
 8003fd0:	3314      	adds	r3, #20
 8003fd2:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003fd4:	6a3b      	ldr	r3, [r7, #32]
 8003fd6:	e853 3f00 	ldrex	r3, [r3]
 8003fda:	61fb      	str	r3, [r7, #28]
   return(result);
 8003fdc:	69fb      	ldr	r3, [r7, #28]
 8003fde:	f023 0301 	bic.w	r3, r3, #1
 8003fe2:	64bb      	str	r3, [r7, #72]	@ 0x48
 8003fe4:	687b      	ldr	r3, [r7, #4]
 8003fe6:	681b      	ldr	r3, [r3, #0]
 8003fe8:	3314      	adds	r3, #20
 8003fea:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8003fec:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8003fee:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003ff0:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8003ff2:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8003ff4:	e841 2300 	strex	r3, r2, [r1]
 8003ff8:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8003ffa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003ffc:	2b00      	cmp	r3, #0
 8003ffe:	d1e5      	bne.n	8003fcc <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8004000:	687b      	ldr	r3, [r7, #4]
 8004002:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004004:	2b01      	cmp	r3, #1
 8004006:	d119      	bne.n	800403c <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8004008:	687b      	ldr	r3, [r7, #4]
 800400a:	681b      	ldr	r3, [r3, #0]
 800400c:	330c      	adds	r3, #12
 800400e:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004010:	68fb      	ldr	r3, [r7, #12]
 8004012:	e853 3f00 	ldrex	r3, [r3]
 8004016:	60bb      	str	r3, [r7, #8]
   return(result);
 8004018:	68bb      	ldr	r3, [r7, #8]
 800401a:	f023 0310 	bic.w	r3, r3, #16
 800401e:	647b      	str	r3, [r7, #68]	@ 0x44
 8004020:	687b      	ldr	r3, [r7, #4]
 8004022:	681b      	ldr	r3, [r3, #0]
 8004024:	330c      	adds	r3, #12
 8004026:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8004028:	61ba      	str	r2, [r7, #24]
 800402a:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800402c:	6979      	ldr	r1, [r7, #20]
 800402e:	69ba      	ldr	r2, [r7, #24]
 8004030:	e841 2300 	strex	r3, r2, [r1]
 8004034:	613b      	str	r3, [r7, #16]
   return(result);
 8004036:	693b      	ldr	r3, [r7, #16]
 8004038:	2b00      	cmp	r3, #0
 800403a:	d1e5      	bne.n	8004008 <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 800403c:	687b      	ldr	r3, [r7, #4]
 800403e:	2220      	movs	r2, #32
 8004040:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8004044:	687b      	ldr	r3, [r7, #4]
 8004046:	2200      	movs	r2, #0
 8004048:	631a      	str	r2, [r3, #48]	@ 0x30
}
 800404a:	bf00      	nop
 800404c:	3754      	adds	r7, #84	@ 0x54
 800404e:	46bd      	mov	sp, r7
 8004050:	bc80      	pop	{r7}
 8004052:	4770      	bx	lr

08004054 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8004054:	b580      	push	{r7, lr}
 8004056:	b084      	sub	sp, #16
 8004058:	af00      	add	r7, sp, #0
 800405a:	6078      	str	r0, [r7, #4]
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 800405c:	687b      	ldr	r3, [r7, #4]
 800405e:	681b      	ldr	r3, [r3, #0]
 8004060:	691b      	ldr	r3, [r3, #16]
 8004062:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 8004066:	687b      	ldr	r3, [r7, #4]
 8004068:	68da      	ldr	r2, [r3, #12]
 800406a:	687b      	ldr	r3, [r7, #4]
 800406c:	681b      	ldr	r3, [r3, #0]
 800406e:	430a      	orrs	r2, r1
 8004070:	611a      	str	r2, [r3, #16]
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
  MODIFY_REG(huart->Instance->CR1,
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);
#else
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode;
 8004072:	687b      	ldr	r3, [r7, #4]
 8004074:	689a      	ldr	r2, [r3, #8]
 8004076:	687b      	ldr	r3, [r7, #4]
 8004078:	691b      	ldr	r3, [r3, #16]
 800407a:	431a      	orrs	r2, r3
 800407c:	687b      	ldr	r3, [r7, #4]
 800407e:	695b      	ldr	r3, [r3, #20]
 8004080:	4313      	orrs	r3, r2
 8004082:	60bb      	str	r3, [r7, #8]
  MODIFY_REG(huart->Instance->CR1,
 8004084:	687b      	ldr	r3, [r7, #4]
 8004086:	681b      	ldr	r3, [r3, #0]
 8004088:	68db      	ldr	r3, [r3, #12]
 800408a:	f423 53b0 	bic.w	r3, r3, #5632	@ 0x1600
 800408e:	f023 030c 	bic.w	r3, r3, #12
 8004092:	687a      	ldr	r2, [r7, #4]
 8004094:	6812      	ldr	r2, [r2, #0]
 8004096:	68b9      	ldr	r1, [r7, #8]
 8004098:	430b      	orrs	r3, r1
 800409a:	60d3      	str	r3, [r2, #12]
             tmpreg);
#endif /* USART_CR1_OVER8 */

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 800409c:	687b      	ldr	r3, [r7, #4]
 800409e:	681b      	ldr	r3, [r3, #0]
 80040a0:	695b      	ldr	r3, [r3, #20]
 80040a2:	f423 7140 	bic.w	r1, r3, #768	@ 0x300
 80040a6:	687b      	ldr	r3, [r7, #4]
 80040a8:	699a      	ldr	r2, [r3, #24]
 80040aa:	687b      	ldr	r3, [r7, #4]
 80040ac:	681b      	ldr	r3, [r3, #0]
 80040ae:	430a      	orrs	r2, r1
 80040b0:	615a      	str	r2, [r3, #20]


  if(huart->Instance == USART1)
 80040b2:	687b      	ldr	r3, [r7, #4]
 80040b4:	681b      	ldr	r3, [r3, #0]
 80040b6:	4a2c      	ldr	r2, [pc, #176]	@ (8004168 <UART_SetConfig+0x114>)
 80040b8:	4293      	cmp	r3, r2
 80040ba:	d103      	bne.n	80040c4 <UART_SetConfig+0x70>
  {
    pclk = HAL_RCC_GetPCLK2Freq();
 80040bc:	f7ff fe02 	bl	8003cc4 <HAL_RCC_GetPCLK2Freq>
 80040c0:	60f8      	str	r0, [r7, #12]
 80040c2:	e002      	b.n	80040ca <UART_SetConfig+0x76>
  }
  else
  {
    pclk = HAL_RCC_GetPCLK1Freq();
 80040c4:	f7ff fdea 	bl	8003c9c <HAL_RCC_GetPCLK1Freq>
 80040c8:	60f8      	str	r0, [r7, #12]
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
#else
  huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 80040ca:	68fa      	ldr	r2, [r7, #12]
 80040cc:	4613      	mov	r3, r2
 80040ce:	009b      	lsls	r3, r3, #2
 80040d0:	4413      	add	r3, r2
 80040d2:	009a      	lsls	r2, r3, #2
 80040d4:	441a      	add	r2, r3
 80040d6:	687b      	ldr	r3, [r7, #4]
 80040d8:	685b      	ldr	r3, [r3, #4]
 80040da:	009b      	lsls	r3, r3, #2
 80040dc:	fbb2 f3f3 	udiv	r3, r2, r3
 80040e0:	4a22      	ldr	r2, [pc, #136]	@ (800416c <UART_SetConfig+0x118>)
 80040e2:	fba2 2303 	umull	r2, r3, r2, r3
 80040e6:	095b      	lsrs	r3, r3, #5
 80040e8:	0119      	lsls	r1, r3, #4
 80040ea:	68fa      	ldr	r2, [r7, #12]
 80040ec:	4613      	mov	r3, r2
 80040ee:	009b      	lsls	r3, r3, #2
 80040f0:	4413      	add	r3, r2
 80040f2:	009a      	lsls	r2, r3, #2
 80040f4:	441a      	add	r2, r3
 80040f6:	687b      	ldr	r3, [r7, #4]
 80040f8:	685b      	ldr	r3, [r3, #4]
 80040fa:	009b      	lsls	r3, r3, #2
 80040fc:	fbb2 f2f3 	udiv	r2, r2, r3
 8004100:	4b1a      	ldr	r3, [pc, #104]	@ (800416c <UART_SetConfig+0x118>)
 8004102:	fba3 0302 	umull	r0, r3, r3, r2
 8004106:	095b      	lsrs	r3, r3, #5
 8004108:	2064      	movs	r0, #100	@ 0x64
 800410a:	fb00 f303 	mul.w	r3, r0, r3
 800410e:	1ad3      	subs	r3, r2, r3
 8004110:	011b      	lsls	r3, r3, #4
 8004112:	3332      	adds	r3, #50	@ 0x32
 8004114:	4a15      	ldr	r2, [pc, #84]	@ (800416c <UART_SetConfig+0x118>)
 8004116:	fba2 2303 	umull	r2, r3, r2, r3
 800411a:	095b      	lsrs	r3, r3, #5
 800411c:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8004120:	4419      	add	r1, r3
 8004122:	68fa      	ldr	r2, [r7, #12]
 8004124:	4613      	mov	r3, r2
 8004126:	009b      	lsls	r3, r3, #2
 8004128:	4413      	add	r3, r2
 800412a:	009a      	lsls	r2, r3, #2
 800412c:	441a      	add	r2, r3
 800412e:	687b      	ldr	r3, [r7, #4]
 8004130:	685b      	ldr	r3, [r3, #4]
 8004132:	009b      	lsls	r3, r3, #2
 8004134:	fbb2 f2f3 	udiv	r2, r2, r3
 8004138:	4b0c      	ldr	r3, [pc, #48]	@ (800416c <UART_SetConfig+0x118>)
 800413a:	fba3 0302 	umull	r0, r3, r3, r2
 800413e:	095b      	lsrs	r3, r3, #5
 8004140:	2064      	movs	r0, #100	@ 0x64
 8004142:	fb00 f303 	mul.w	r3, r0, r3
 8004146:	1ad3      	subs	r3, r2, r3
 8004148:	011b      	lsls	r3, r3, #4
 800414a:	3332      	adds	r3, #50	@ 0x32
 800414c:	4a07      	ldr	r2, [pc, #28]	@ (800416c <UART_SetConfig+0x118>)
 800414e:	fba2 2303 	umull	r2, r3, r2, r3
 8004152:	095b      	lsrs	r3, r3, #5
 8004154:	f003 020f 	and.w	r2, r3, #15
 8004158:	687b      	ldr	r3, [r7, #4]
 800415a:	681b      	ldr	r3, [r3, #0]
 800415c:	440a      	add	r2, r1
 800415e:	609a      	str	r2, [r3, #8]
#endif /* USART_CR1_OVER8 */
}
 8004160:	bf00      	nop
 8004162:	3710      	adds	r7, #16
 8004164:	46bd      	mov	sp, r7
 8004166:	bd80      	pop	{r7, pc}
 8004168:	40013800 	.word	0x40013800
 800416c:	51eb851f 	.word	0x51eb851f

08004170 <siprintf>:
 8004170:	b40e      	push	{r1, r2, r3}
 8004172:	f06f 4100 	mvn.w	r1, #2147483648	@ 0x80000000
 8004176:	b510      	push	{r4, lr}
 8004178:	2400      	movs	r4, #0
 800417a:	b09d      	sub	sp, #116	@ 0x74
 800417c:	ab1f      	add	r3, sp, #124	@ 0x7c
 800417e:	9002      	str	r0, [sp, #8]
 8004180:	9006      	str	r0, [sp, #24]
 8004182:	9107      	str	r1, [sp, #28]
 8004184:	9104      	str	r1, [sp, #16]
 8004186:	4809      	ldr	r0, [pc, #36]	@ (80041ac <siprintf+0x3c>)
 8004188:	4909      	ldr	r1, [pc, #36]	@ (80041b0 <siprintf+0x40>)
 800418a:	f853 2b04 	ldr.w	r2, [r3], #4
 800418e:	9105      	str	r1, [sp, #20]
 8004190:	6800      	ldr	r0, [r0, #0]
 8004192:	a902      	add	r1, sp, #8
 8004194:	9301      	str	r3, [sp, #4]
 8004196:	941b      	str	r4, [sp, #108]	@ 0x6c
 8004198:	f000 f9a0 	bl	80044dc <_svfiprintf_r>
 800419c:	9b02      	ldr	r3, [sp, #8]
 800419e:	701c      	strb	r4, [r3, #0]
 80041a0:	b01d      	add	sp, #116	@ 0x74
 80041a2:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80041a6:	b003      	add	sp, #12
 80041a8:	4770      	bx	lr
 80041aa:	bf00      	nop
 80041ac:	2000000c 	.word	0x2000000c
 80041b0:	ffff0208 	.word	0xffff0208

080041b4 <memset>:
 80041b4:	4603      	mov	r3, r0
 80041b6:	4402      	add	r2, r0
 80041b8:	4293      	cmp	r3, r2
 80041ba:	d100      	bne.n	80041be <memset+0xa>
 80041bc:	4770      	bx	lr
 80041be:	f803 1b01 	strb.w	r1, [r3], #1
 80041c2:	e7f9      	b.n	80041b8 <memset+0x4>

080041c4 <__errno>:
 80041c4:	4b01      	ldr	r3, [pc, #4]	@ (80041cc <__errno+0x8>)
 80041c6:	6818      	ldr	r0, [r3, #0]
 80041c8:	4770      	bx	lr
 80041ca:	bf00      	nop
 80041cc:	2000000c 	.word	0x2000000c

080041d0 <__libc_init_array>:
 80041d0:	b570      	push	{r4, r5, r6, lr}
 80041d2:	2600      	movs	r6, #0
 80041d4:	4d0c      	ldr	r5, [pc, #48]	@ (8004208 <__libc_init_array+0x38>)
 80041d6:	4c0d      	ldr	r4, [pc, #52]	@ (800420c <__libc_init_array+0x3c>)
 80041d8:	1b64      	subs	r4, r4, r5
 80041da:	10a4      	asrs	r4, r4, #2
 80041dc:	42a6      	cmp	r6, r4
 80041de:	d109      	bne.n	80041f4 <__libc_init_array+0x24>
 80041e0:	f000 fc76 	bl	8004ad0 <_init>
 80041e4:	2600      	movs	r6, #0
 80041e6:	4d0a      	ldr	r5, [pc, #40]	@ (8004210 <__libc_init_array+0x40>)
 80041e8:	4c0a      	ldr	r4, [pc, #40]	@ (8004214 <__libc_init_array+0x44>)
 80041ea:	1b64      	subs	r4, r4, r5
 80041ec:	10a4      	asrs	r4, r4, #2
 80041ee:	42a6      	cmp	r6, r4
 80041f0:	d105      	bne.n	80041fe <__libc_init_array+0x2e>
 80041f2:	bd70      	pop	{r4, r5, r6, pc}
 80041f4:	f855 3b04 	ldr.w	r3, [r5], #4
 80041f8:	4798      	blx	r3
 80041fa:	3601      	adds	r6, #1
 80041fc:	e7ee      	b.n	80041dc <__libc_init_array+0xc>
 80041fe:	f855 3b04 	ldr.w	r3, [r5], #4
 8004202:	4798      	blx	r3
 8004204:	3601      	adds	r6, #1
 8004206:	e7f2      	b.n	80041ee <__libc_init_array+0x1e>
 8004208:	08004b94 	.word	0x08004b94
 800420c:	08004b94 	.word	0x08004b94
 8004210:	08004b94 	.word	0x08004b94
 8004214:	08004b98 	.word	0x08004b98

08004218 <__retarget_lock_acquire_recursive>:
 8004218:	4770      	bx	lr

0800421a <__retarget_lock_release_recursive>:
 800421a:	4770      	bx	lr

0800421c <memcpy>:
 800421c:	440a      	add	r2, r1
 800421e:	4291      	cmp	r1, r2
 8004220:	f100 33ff 	add.w	r3, r0, #4294967295
 8004224:	d100      	bne.n	8004228 <memcpy+0xc>
 8004226:	4770      	bx	lr
 8004228:	b510      	push	{r4, lr}
 800422a:	f811 4b01 	ldrb.w	r4, [r1], #1
 800422e:	4291      	cmp	r1, r2
 8004230:	f803 4f01 	strb.w	r4, [r3, #1]!
 8004234:	d1f9      	bne.n	800422a <memcpy+0xe>
 8004236:	bd10      	pop	{r4, pc}

08004238 <_free_r>:
 8004238:	b538      	push	{r3, r4, r5, lr}
 800423a:	4605      	mov	r5, r0
 800423c:	2900      	cmp	r1, #0
 800423e:	d040      	beq.n	80042c2 <_free_r+0x8a>
 8004240:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8004244:	1f0c      	subs	r4, r1, #4
 8004246:	2b00      	cmp	r3, #0
 8004248:	bfb8      	it	lt
 800424a:	18e4      	addlt	r4, r4, r3
 800424c:	f000 f8de 	bl	800440c <__malloc_lock>
 8004250:	4a1c      	ldr	r2, [pc, #112]	@ (80042c4 <_free_r+0x8c>)
 8004252:	6813      	ldr	r3, [r2, #0]
 8004254:	b933      	cbnz	r3, 8004264 <_free_r+0x2c>
 8004256:	6063      	str	r3, [r4, #4]
 8004258:	6014      	str	r4, [r2, #0]
 800425a:	4628      	mov	r0, r5
 800425c:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8004260:	f000 b8da 	b.w	8004418 <__malloc_unlock>
 8004264:	42a3      	cmp	r3, r4
 8004266:	d908      	bls.n	800427a <_free_r+0x42>
 8004268:	6820      	ldr	r0, [r4, #0]
 800426a:	1821      	adds	r1, r4, r0
 800426c:	428b      	cmp	r3, r1
 800426e:	bf01      	itttt	eq
 8004270:	6819      	ldreq	r1, [r3, #0]
 8004272:	685b      	ldreq	r3, [r3, #4]
 8004274:	1809      	addeq	r1, r1, r0
 8004276:	6021      	streq	r1, [r4, #0]
 8004278:	e7ed      	b.n	8004256 <_free_r+0x1e>
 800427a:	461a      	mov	r2, r3
 800427c:	685b      	ldr	r3, [r3, #4]
 800427e:	b10b      	cbz	r3, 8004284 <_free_r+0x4c>
 8004280:	42a3      	cmp	r3, r4
 8004282:	d9fa      	bls.n	800427a <_free_r+0x42>
 8004284:	6811      	ldr	r1, [r2, #0]
 8004286:	1850      	adds	r0, r2, r1
 8004288:	42a0      	cmp	r0, r4
 800428a:	d10b      	bne.n	80042a4 <_free_r+0x6c>
 800428c:	6820      	ldr	r0, [r4, #0]
 800428e:	4401      	add	r1, r0
 8004290:	1850      	adds	r0, r2, r1
 8004292:	4283      	cmp	r3, r0
 8004294:	6011      	str	r1, [r2, #0]
 8004296:	d1e0      	bne.n	800425a <_free_r+0x22>
 8004298:	6818      	ldr	r0, [r3, #0]
 800429a:	685b      	ldr	r3, [r3, #4]
 800429c:	4408      	add	r0, r1
 800429e:	6010      	str	r0, [r2, #0]
 80042a0:	6053      	str	r3, [r2, #4]
 80042a2:	e7da      	b.n	800425a <_free_r+0x22>
 80042a4:	d902      	bls.n	80042ac <_free_r+0x74>
 80042a6:	230c      	movs	r3, #12
 80042a8:	602b      	str	r3, [r5, #0]
 80042aa:	e7d6      	b.n	800425a <_free_r+0x22>
 80042ac:	6820      	ldr	r0, [r4, #0]
 80042ae:	1821      	adds	r1, r4, r0
 80042b0:	428b      	cmp	r3, r1
 80042b2:	bf01      	itttt	eq
 80042b4:	6819      	ldreq	r1, [r3, #0]
 80042b6:	685b      	ldreq	r3, [r3, #4]
 80042b8:	1809      	addeq	r1, r1, r0
 80042ba:	6021      	streq	r1, [r4, #0]
 80042bc:	6063      	str	r3, [r4, #4]
 80042be:	6054      	str	r4, [r2, #4]
 80042c0:	e7cb      	b.n	800425a <_free_r+0x22>
 80042c2:	bd38      	pop	{r3, r4, r5, pc}
 80042c4:	20000400 	.word	0x20000400

080042c8 <sbrk_aligned>:
 80042c8:	b570      	push	{r4, r5, r6, lr}
 80042ca:	4e0f      	ldr	r6, [pc, #60]	@ (8004308 <sbrk_aligned+0x40>)
 80042cc:	460c      	mov	r4, r1
 80042ce:	6831      	ldr	r1, [r6, #0]
 80042d0:	4605      	mov	r5, r0
 80042d2:	b911      	cbnz	r1, 80042da <sbrk_aligned+0x12>
 80042d4:	f000 fba8 	bl	8004a28 <_sbrk_r>
 80042d8:	6030      	str	r0, [r6, #0]
 80042da:	4621      	mov	r1, r4
 80042dc:	4628      	mov	r0, r5
 80042de:	f000 fba3 	bl	8004a28 <_sbrk_r>
 80042e2:	1c43      	adds	r3, r0, #1
 80042e4:	d103      	bne.n	80042ee <sbrk_aligned+0x26>
 80042e6:	f04f 34ff 	mov.w	r4, #4294967295
 80042ea:	4620      	mov	r0, r4
 80042ec:	bd70      	pop	{r4, r5, r6, pc}
 80042ee:	1cc4      	adds	r4, r0, #3
 80042f0:	f024 0403 	bic.w	r4, r4, #3
 80042f4:	42a0      	cmp	r0, r4
 80042f6:	d0f8      	beq.n	80042ea <sbrk_aligned+0x22>
 80042f8:	1a21      	subs	r1, r4, r0
 80042fa:	4628      	mov	r0, r5
 80042fc:	f000 fb94 	bl	8004a28 <_sbrk_r>
 8004300:	3001      	adds	r0, #1
 8004302:	d1f2      	bne.n	80042ea <sbrk_aligned+0x22>
 8004304:	e7ef      	b.n	80042e6 <sbrk_aligned+0x1e>
 8004306:	bf00      	nop
 8004308:	200003fc 	.word	0x200003fc

0800430c <_malloc_r>:
 800430c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8004310:	1ccd      	adds	r5, r1, #3
 8004312:	f025 0503 	bic.w	r5, r5, #3
 8004316:	3508      	adds	r5, #8
 8004318:	2d0c      	cmp	r5, #12
 800431a:	bf38      	it	cc
 800431c:	250c      	movcc	r5, #12
 800431e:	2d00      	cmp	r5, #0
 8004320:	4606      	mov	r6, r0
 8004322:	db01      	blt.n	8004328 <_malloc_r+0x1c>
 8004324:	42a9      	cmp	r1, r5
 8004326:	d904      	bls.n	8004332 <_malloc_r+0x26>
 8004328:	230c      	movs	r3, #12
 800432a:	6033      	str	r3, [r6, #0]
 800432c:	2000      	movs	r0, #0
 800432e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8004332:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 8004408 <_malloc_r+0xfc>
 8004336:	f000 f869 	bl	800440c <__malloc_lock>
 800433a:	f8d8 3000 	ldr.w	r3, [r8]
 800433e:	461c      	mov	r4, r3
 8004340:	bb44      	cbnz	r4, 8004394 <_malloc_r+0x88>
 8004342:	4629      	mov	r1, r5
 8004344:	4630      	mov	r0, r6
 8004346:	f7ff ffbf 	bl	80042c8 <sbrk_aligned>
 800434a:	1c43      	adds	r3, r0, #1
 800434c:	4604      	mov	r4, r0
 800434e:	d158      	bne.n	8004402 <_malloc_r+0xf6>
 8004350:	f8d8 4000 	ldr.w	r4, [r8]
 8004354:	4627      	mov	r7, r4
 8004356:	2f00      	cmp	r7, #0
 8004358:	d143      	bne.n	80043e2 <_malloc_r+0xd6>
 800435a:	2c00      	cmp	r4, #0
 800435c:	d04b      	beq.n	80043f6 <_malloc_r+0xea>
 800435e:	6823      	ldr	r3, [r4, #0]
 8004360:	4639      	mov	r1, r7
 8004362:	4630      	mov	r0, r6
 8004364:	eb04 0903 	add.w	r9, r4, r3
 8004368:	f000 fb5e 	bl	8004a28 <_sbrk_r>
 800436c:	4581      	cmp	r9, r0
 800436e:	d142      	bne.n	80043f6 <_malloc_r+0xea>
 8004370:	6821      	ldr	r1, [r4, #0]
 8004372:	4630      	mov	r0, r6
 8004374:	1a6d      	subs	r5, r5, r1
 8004376:	4629      	mov	r1, r5
 8004378:	f7ff ffa6 	bl	80042c8 <sbrk_aligned>
 800437c:	3001      	adds	r0, #1
 800437e:	d03a      	beq.n	80043f6 <_malloc_r+0xea>
 8004380:	6823      	ldr	r3, [r4, #0]
 8004382:	442b      	add	r3, r5
 8004384:	6023      	str	r3, [r4, #0]
 8004386:	f8d8 3000 	ldr.w	r3, [r8]
 800438a:	685a      	ldr	r2, [r3, #4]
 800438c:	bb62      	cbnz	r2, 80043e8 <_malloc_r+0xdc>
 800438e:	f8c8 7000 	str.w	r7, [r8]
 8004392:	e00f      	b.n	80043b4 <_malloc_r+0xa8>
 8004394:	6822      	ldr	r2, [r4, #0]
 8004396:	1b52      	subs	r2, r2, r5
 8004398:	d420      	bmi.n	80043dc <_malloc_r+0xd0>
 800439a:	2a0b      	cmp	r2, #11
 800439c:	d917      	bls.n	80043ce <_malloc_r+0xc2>
 800439e:	1961      	adds	r1, r4, r5
 80043a0:	42a3      	cmp	r3, r4
 80043a2:	6025      	str	r5, [r4, #0]
 80043a4:	bf18      	it	ne
 80043a6:	6059      	strne	r1, [r3, #4]
 80043a8:	6863      	ldr	r3, [r4, #4]
 80043aa:	bf08      	it	eq
 80043ac:	f8c8 1000 	streq.w	r1, [r8]
 80043b0:	5162      	str	r2, [r4, r5]
 80043b2:	604b      	str	r3, [r1, #4]
 80043b4:	4630      	mov	r0, r6
 80043b6:	f000 f82f 	bl	8004418 <__malloc_unlock>
 80043ba:	f104 000b 	add.w	r0, r4, #11
 80043be:	1d23      	adds	r3, r4, #4
 80043c0:	f020 0007 	bic.w	r0, r0, #7
 80043c4:	1ac2      	subs	r2, r0, r3
 80043c6:	bf1c      	itt	ne
 80043c8:	1a1b      	subne	r3, r3, r0
 80043ca:	50a3      	strne	r3, [r4, r2]
 80043cc:	e7af      	b.n	800432e <_malloc_r+0x22>
 80043ce:	6862      	ldr	r2, [r4, #4]
 80043d0:	42a3      	cmp	r3, r4
 80043d2:	bf0c      	ite	eq
 80043d4:	f8c8 2000 	streq.w	r2, [r8]
 80043d8:	605a      	strne	r2, [r3, #4]
 80043da:	e7eb      	b.n	80043b4 <_malloc_r+0xa8>
 80043dc:	4623      	mov	r3, r4
 80043de:	6864      	ldr	r4, [r4, #4]
 80043e0:	e7ae      	b.n	8004340 <_malloc_r+0x34>
 80043e2:	463c      	mov	r4, r7
 80043e4:	687f      	ldr	r7, [r7, #4]
 80043e6:	e7b6      	b.n	8004356 <_malloc_r+0x4a>
 80043e8:	461a      	mov	r2, r3
 80043ea:	685b      	ldr	r3, [r3, #4]
 80043ec:	42a3      	cmp	r3, r4
 80043ee:	d1fb      	bne.n	80043e8 <_malloc_r+0xdc>
 80043f0:	2300      	movs	r3, #0
 80043f2:	6053      	str	r3, [r2, #4]
 80043f4:	e7de      	b.n	80043b4 <_malloc_r+0xa8>
 80043f6:	230c      	movs	r3, #12
 80043f8:	4630      	mov	r0, r6
 80043fa:	6033      	str	r3, [r6, #0]
 80043fc:	f000 f80c 	bl	8004418 <__malloc_unlock>
 8004400:	e794      	b.n	800432c <_malloc_r+0x20>
 8004402:	6005      	str	r5, [r0, #0]
 8004404:	e7d6      	b.n	80043b4 <_malloc_r+0xa8>
 8004406:	bf00      	nop
 8004408:	20000400 	.word	0x20000400

0800440c <__malloc_lock>:
 800440c:	4801      	ldr	r0, [pc, #4]	@ (8004414 <__malloc_lock+0x8>)
 800440e:	f7ff bf03 	b.w	8004218 <__retarget_lock_acquire_recursive>
 8004412:	bf00      	nop
 8004414:	200003f8 	.word	0x200003f8

08004418 <__malloc_unlock>:
 8004418:	4801      	ldr	r0, [pc, #4]	@ (8004420 <__malloc_unlock+0x8>)
 800441a:	f7ff befe 	b.w	800421a <__retarget_lock_release_recursive>
 800441e:	bf00      	nop
 8004420:	200003f8 	.word	0x200003f8

08004424 <__ssputs_r>:
 8004424:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8004428:	461f      	mov	r7, r3
 800442a:	688e      	ldr	r6, [r1, #8]
 800442c:	4682      	mov	sl, r0
 800442e:	42be      	cmp	r6, r7
 8004430:	460c      	mov	r4, r1
 8004432:	4690      	mov	r8, r2
 8004434:	680b      	ldr	r3, [r1, #0]
 8004436:	d82d      	bhi.n	8004494 <__ssputs_r+0x70>
 8004438:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 800443c:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 8004440:	d026      	beq.n	8004490 <__ssputs_r+0x6c>
 8004442:	6965      	ldr	r5, [r4, #20]
 8004444:	6909      	ldr	r1, [r1, #16]
 8004446:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 800444a:	eba3 0901 	sub.w	r9, r3, r1
 800444e:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 8004452:	1c7b      	adds	r3, r7, #1
 8004454:	444b      	add	r3, r9
 8004456:	106d      	asrs	r5, r5, #1
 8004458:	429d      	cmp	r5, r3
 800445a:	bf38      	it	cc
 800445c:	461d      	movcc	r5, r3
 800445e:	0553      	lsls	r3, r2, #21
 8004460:	d527      	bpl.n	80044b2 <__ssputs_r+0x8e>
 8004462:	4629      	mov	r1, r5
 8004464:	f7ff ff52 	bl	800430c <_malloc_r>
 8004468:	4606      	mov	r6, r0
 800446a:	b360      	cbz	r0, 80044c6 <__ssputs_r+0xa2>
 800446c:	464a      	mov	r2, r9
 800446e:	6921      	ldr	r1, [r4, #16]
 8004470:	f7ff fed4 	bl	800421c <memcpy>
 8004474:	89a3      	ldrh	r3, [r4, #12]
 8004476:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 800447a:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800447e:	81a3      	strh	r3, [r4, #12]
 8004480:	6126      	str	r6, [r4, #16]
 8004482:	444e      	add	r6, r9
 8004484:	6026      	str	r6, [r4, #0]
 8004486:	463e      	mov	r6, r7
 8004488:	6165      	str	r5, [r4, #20]
 800448a:	eba5 0509 	sub.w	r5, r5, r9
 800448e:	60a5      	str	r5, [r4, #8]
 8004490:	42be      	cmp	r6, r7
 8004492:	d900      	bls.n	8004496 <__ssputs_r+0x72>
 8004494:	463e      	mov	r6, r7
 8004496:	4632      	mov	r2, r6
 8004498:	4641      	mov	r1, r8
 800449a:	6820      	ldr	r0, [r4, #0]
 800449c:	f000 faaa 	bl	80049f4 <memmove>
 80044a0:	2000      	movs	r0, #0
 80044a2:	68a3      	ldr	r3, [r4, #8]
 80044a4:	1b9b      	subs	r3, r3, r6
 80044a6:	60a3      	str	r3, [r4, #8]
 80044a8:	6823      	ldr	r3, [r4, #0]
 80044aa:	4433      	add	r3, r6
 80044ac:	6023      	str	r3, [r4, #0]
 80044ae:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80044b2:	462a      	mov	r2, r5
 80044b4:	f000 fad6 	bl	8004a64 <_realloc_r>
 80044b8:	4606      	mov	r6, r0
 80044ba:	2800      	cmp	r0, #0
 80044bc:	d1e0      	bne.n	8004480 <__ssputs_r+0x5c>
 80044be:	4650      	mov	r0, sl
 80044c0:	6921      	ldr	r1, [r4, #16]
 80044c2:	f7ff feb9 	bl	8004238 <_free_r>
 80044c6:	230c      	movs	r3, #12
 80044c8:	f8ca 3000 	str.w	r3, [sl]
 80044cc:	89a3      	ldrh	r3, [r4, #12]
 80044ce:	f04f 30ff 	mov.w	r0, #4294967295
 80044d2:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80044d6:	81a3      	strh	r3, [r4, #12]
 80044d8:	e7e9      	b.n	80044ae <__ssputs_r+0x8a>
	...

080044dc <_svfiprintf_r>:
 80044dc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80044e0:	4698      	mov	r8, r3
 80044e2:	898b      	ldrh	r3, [r1, #12]
 80044e4:	4607      	mov	r7, r0
 80044e6:	061b      	lsls	r3, r3, #24
 80044e8:	460d      	mov	r5, r1
 80044ea:	4614      	mov	r4, r2
 80044ec:	b09d      	sub	sp, #116	@ 0x74
 80044ee:	d510      	bpl.n	8004512 <_svfiprintf_r+0x36>
 80044f0:	690b      	ldr	r3, [r1, #16]
 80044f2:	b973      	cbnz	r3, 8004512 <_svfiprintf_r+0x36>
 80044f4:	2140      	movs	r1, #64	@ 0x40
 80044f6:	f7ff ff09 	bl	800430c <_malloc_r>
 80044fa:	6028      	str	r0, [r5, #0]
 80044fc:	6128      	str	r0, [r5, #16]
 80044fe:	b930      	cbnz	r0, 800450e <_svfiprintf_r+0x32>
 8004500:	230c      	movs	r3, #12
 8004502:	603b      	str	r3, [r7, #0]
 8004504:	f04f 30ff 	mov.w	r0, #4294967295
 8004508:	b01d      	add	sp, #116	@ 0x74
 800450a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800450e:	2340      	movs	r3, #64	@ 0x40
 8004510:	616b      	str	r3, [r5, #20]
 8004512:	2300      	movs	r3, #0
 8004514:	9309      	str	r3, [sp, #36]	@ 0x24
 8004516:	2320      	movs	r3, #32
 8004518:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 800451c:	2330      	movs	r3, #48	@ 0x30
 800451e:	f04f 0901 	mov.w	r9, #1
 8004522:	f8cd 800c 	str.w	r8, [sp, #12]
 8004526:	f8df 8198 	ldr.w	r8, [pc, #408]	@ 80046c0 <_svfiprintf_r+0x1e4>
 800452a:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 800452e:	4623      	mov	r3, r4
 8004530:	469a      	mov	sl, r3
 8004532:	f813 2b01 	ldrb.w	r2, [r3], #1
 8004536:	b10a      	cbz	r2, 800453c <_svfiprintf_r+0x60>
 8004538:	2a25      	cmp	r2, #37	@ 0x25
 800453a:	d1f9      	bne.n	8004530 <_svfiprintf_r+0x54>
 800453c:	ebba 0b04 	subs.w	fp, sl, r4
 8004540:	d00b      	beq.n	800455a <_svfiprintf_r+0x7e>
 8004542:	465b      	mov	r3, fp
 8004544:	4622      	mov	r2, r4
 8004546:	4629      	mov	r1, r5
 8004548:	4638      	mov	r0, r7
 800454a:	f7ff ff6b 	bl	8004424 <__ssputs_r>
 800454e:	3001      	adds	r0, #1
 8004550:	f000 80a7 	beq.w	80046a2 <_svfiprintf_r+0x1c6>
 8004554:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8004556:	445a      	add	r2, fp
 8004558:	9209      	str	r2, [sp, #36]	@ 0x24
 800455a:	f89a 3000 	ldrb.w	r3, [sl]
 800455e:	2b00      	cmp	r3, #0
 8004560:	f000 809f 	beq.w	80046a2 <_svfiprintf_r+0x1c6>
 8004564:	2300      	movs	r3, #0
 8004566:	f04f 32ff 	mov.w	r2, #4294967295
 800456a:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800456e:	f10a 0a01 	add.w	sl, sl, #1
 8004572:	9304      	str	r3, [sp, #16]
 8004574:	9307      	str	r3, [sp, #28]
 8004576:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 800457a:	931a      	str	r3, [sp, #104]	@ 0x68
 800457c:	4654      	mov	r4, sl
 800457e:	2205      	movs	r2, #5
 8004580:	f814 1b01 	ldrb.w	r1, [r4], #1
 8004584:	484e      	ldr	r0, [pc, #312]	@ (80046c0 <_svfiprintf_r+0x1e4>)
 8004586:	f000 fa5f 	bl	8004a48 <memchr>
 800458a:	9a04      	ldr	r2, [sp, #16]
 800458c:	b9d8      	cbnz	r0, 80045c6 <_svfiprintf_r+0xea>
 800458e:	06d0      	lsls	r0, r2, #27
 8004590:	bf44      	itt	mi
 8004592:	2320      	movmi	r3, #32
 8004594:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8004598:	0711      	lsls	r1, r2, #28
 800459a:	bf44      	itt	mi
 800459c:	232b      	movmi	r3, #43	@ 0x2b
 800459e:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 80045a2:	f89a 3000 	ldrb.w	r3, [sl]
 80045a6:	2b2a      	cmp	r3, #42	@ 0x2a
 80045a8:	d015      	beq.n	80045d6 <_svfiprintf_r+0xfa>
 80045aa:	4654      	mov	r4, sl
 80045ac:	2000      	movs	r0, #0
 80045ae:	f04f 0c0a 	mov.w	ip, #10
 80045b2:	9a07      	ldr	r2, [sp, #28]
 80045b4:	4621      	mov	r1, r4
 80045b6:	f811 3b01 	ldrb.w	r3, [r1], #1
 80045ba:	3b30      	subs	r3, #48	@ 0x30
 80045bc:	2b09      	cmp	r3, #9
 80045be:	d94b      	bls.n	8004658 <_svfiprintf_r+0x17c>
 80045c0:	b1b0      	cbz	r0, 80045f0 <_svfiprintf_r+0x114>
 80045c2:	9207      	str	r2, [sp, #28]
 80045c4:	e014      	b.n	80045f0 <_svfiprintf_r+0x114>
 80045c6:	eba0 0308 	sub.w	r3, r0, r8
 80045ca:	fa09 f303 	lsl.w	r3, r9, r3
 80045ce:	4313      	orrs	r3, r2
 80045d0:	46a2      	mov	sl, r4
 80045d2:	9304      	str	r3, [sp, #16]
 80045d4:	e7d2      	b.n	800457c <_svfiprintf_r+0xa0>
 80045d6:	9b03      	ldr	r3, [sp, #12]
 80045d8:	1d19      	adds	r1, r3, #4
 80045da:	681b      	ldr	r3, [r3, #0]
 80045dc:	9103      	str	r1, [sp, #12]
 80045de:	2b00      	cmp	r3, #0
 80045e0:	bfbb      	ittet	lt
 80045e2:	425b      	neglt	r3, r3
 80045e4:	f042 0202 	orrlt.w	r2, r2, #2
 80045e8:	9307      	strge	r3, [sp, #28]
 80045ea:	9307      	strlt	r3, [sp, #28]
 80045ec:	bfb8      	it	lt
 80045ee:	9204      	strlt	r2, [sp, #16]
 80045f0:	7823      	ldrb	r3, [r4, #0]
 80045f2:	2b2e      	cmp	r3, #46	@ 0x2e
 80045f4:	d10a      	bne.n	800460c <_svfiprintf_r+0x130>
 80045f6:	7863      	ldrb	r3, [r4, #1]
 80045f8:	2b2a      	cmp	r3, #42	@ 0x2a
 80045fa:	d132      	bne.n	8004662 <_svfiprintf_r+0x186>
 80045fc:	9b03      	ldr	r3, [sp, #12]
 80045fe:	3402      	adds	r4, #2
 8004600:	1d1a      	adds	r2, r3, #4
 8004602:	681b      	ldr	r3, [r3, #0]
 8004604:	9203      	str	r2, [sp, #12]
 8004606:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 800460a:	9305      	str	r3, [sp, #20]
 800460c:	f8df a0b4 	ldr.w	sl, [pc, #180]	@ 80046c4 <_svfiprintf_r+0x1e8>
 8004610:	2203      	movs	r2, #3
 8004612:	4650      	mov	r0, sl
 8004614:	7821      	ldrb	r1, [r4, #0]
 8004616:	f000 fa17 	bl	8004a48 <memchr>
 800461a:	b138      	cbz	r0, 800462c <_svfiprintf_r+0x150>
 800461c:	2240      	movs	r2, #64	@ 0x40
 800461e:	9b04      	ldr	r3, [sp, #16]
 8004620:	eba0 000a 	sub.w	r0, r0, sl
 8004624:	4082      	lsls	r2, r0
 8004626:	4313      	orrs	r3, r2
 8004628:	3401      	adds	r4, #1
 800462a:	9304      	str	r3, [sp, #16]
 800462c:	f814 1b01 	ldrb.w	r1, [r4], #1
 8004630:	2206      	movs	r2, #6
 8004632:	4825      	ldr	r0, [pc, #148]	@ (80046c8 <_svfiprintf_r+0x1ec>)
 8004634:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8004638:	f000 fa06 	bl	8004a48 <memchr>
 800463c:	2800      	cmp	r0, #0
 800463e:	d036      	beq.n	80046ae <_svfiprintf_r+0x1d2>
 8004640:	4b22      	ldr	r3, [pc, #136]	@ (80046cc <_svfiprintf_r+0x1f0>)
 8004642:	bb1b      	cbnz	r3, 800468c <_svfiprintf_r+0x1b0>
 8004644:	9b03      	ldr	r3, [sp, #12]
 8004646:	3307      	adds	r3, #7
 8004648:	f023 0307 	bic.w	r3, r3, #7
 800464c:	3308      	adds	r3, #8
 800464e:	9303      	str	r3, [sp, #12]
 8004650:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8004652:	4433      	add	r3, r6
 8004654:	9309      	str	r3, [sp, #36]	@ 0x24
 8004656:	e76a      	b.n	800452e <_svfiprintf_r+0x52>
 8004658:	460c      	mov	r4, r1
 800465a:	2001      	movs	r0, #1
 800465c:	fb0c 3202 	mla	r2, ip, r2, r3
 8004660:	e7a8      	b.n	80045b4 <_svfiprintf_r+0xd8>
 8004662:	2300      	movs	r3, #0
 8004664:	f04f 0c0a 	mov.w	ip, #10
 8004668:	4619      	mov	r1, r3
 800466a:	3401      	adds	r4, #1
 800466c:	9305      	str	r3, [sp, #20]
 800466e:	4620      	mov	r0, r4
 8004670:	f810 2b01 	ldrb.w	r2, [r0], #1
 8004674:	3a30      	subs	r2, #48	@ 0x30
 8004676:	2a09      	cmp	r2, #9
 8004678:	d903      	bls.n	8004682 <_svfiprintf_r+0x1a6>
 800467a:	2b00      	cmp	r3, #0
 800467c:	d0c6      	beq.n	800460c <_svfiprintf_r+0x130>
 800467e:	9105      	str	r1, [sp, #20]
 8004680:	e7c4      	b.n	800460c <_svfiprintf_r+0x130>
 8004682:	4604      	mov	r4, r0
 8004684:	2301      	movs	r3, #1
 8004686:	fb0c 2101 	mla	r1, ip, r1, r2
 800468a:	e7f0      	b.n	800466e <_svfiprintf_r+0x192>
 800468c:	ab03      	add	r3, sp, #12
 800468e:	9300      	str	r3, [sp, #0]
 8004690:	462a      	mov	r2, r5
 8004692:	4638      	mov	r0, r7
 8004694:	4b0e      	ldr	r3, [pc, #56]	@ (80046d0 <_svfiprintf_r+0x1f4>)
 8004696:	a904      	add	r1, sp, #16
 8004698:	f3af 8000 	nop.w
 800469c:	1c42      	adds	r2, r0, #1
 800469e:	4606      	mov	r6, r0
 80046a0:	d1d6      	bne.n	8004650 <_svfiprintf_r+0x174>
 80046a2:	89ab      	ldrh	r3, [r5, #12]
 80046a4:	065b      	lsls	r3, r3, #25
 80046a6:	f53f af2d 	bmi.w	8004504 <_svfiprintf_r+0x28>
 80046aa:	9809      	ldr	r0, [sp, #36]	@ 0x24
 80046ac:	e72c      	b.n	8004508 <_svfiprintf_r+0x2c>
 80046ae:	ab03      	add	r3, sp, #12
 80046b0:	9300      	str	r3, [sp, #0]
 80046b2:	462a      	mov	r2, r5
 80046b4:	4638      	mov	r0, r7
 80046b6:	4b06      	ldr	r3, [pc, #24]	@ (80046d0 <_svfiprintf_r+0x1f4>)
 80046b8:	a904      	add	r1, sp, #16
 80046ba:	f000 f87d 	bl	80047b8 <_printf_i>
 80046be:	e7ed      	b.n	800469c <_svfiprintf_r+0x1c0>
 80046c0:	08004b56 	.word	0x08004b56
 80046c4:	08004b5c 	.word	0x08004b5c
 80046c8:	08004b60 	.word	0x08004b60
 80046cc:	00000000 	.word	0x00000000
 80046d0:	08004425 	.word	0x08004425

080046d4 <_printf_common>:
 80046d4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80046d8:	4616      	mov	r6, r2
 80046da:	4698      	mov	r8, r3
 80046dc:	688a      	ldr	r2, [r1, #8]
 80046de:	690b      	ldr	r3, [r1, #16]
 80046e0:	4607      	mov	r7, r0
 80046e2:	4293      	cmp	r3, r2
 80046e4:	bfb8      	it	lt
 80046e6:	4613      	movlt	r3, r2
 80046e8:	6033      	str	r3, [r6, #0]
 80046ea:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 80046ee:	460c      	mov	r4, r1
 80046f0:	f8dd 9020 	ldr.w	r9, [sp, #32]
 80046f4:	b10a      	cbz	r2, 80046fa <_printf_common+0x26>
 80046f6:	3301      	adds	r3, #1
 80046f8:	6033      	str	r3, [r6, #0]
 80046fa:	6823      	ldr	r3, [r4, #0]
 80046fc:	0699      	lsls	r1, r3, #26
 80046fe:	bf42      	ittt	mi
 8004700:	6833      	ldrmi	r3, [r6, #0]
 8004702:	3302      	addmi	r3, #2
 8004704:	6033      	strmi	r3, [r6, #0]
 8004706:	6825      	ldr	r5, [r4, #0]
 8004708:	f015 0506 	ands.w	r5, r5, #6
 800470c:	d106      	bne.n	800471c <_printf_common+0x48>
 800470e:	f104 0a19 	add.w	sl, r4, #25
 8004712:	68e3      	ldr	r3, [r4, #12]
 8004714:	6832      	ldr	r2, [r6, #0]
 8004716:	1a9b      	subs	r3, r3, r2
 8004718:	42ab      	cmp	r3, r5
 800471a:	dc2b      	bgt.n	8004774 <_printf_common+0xa0>
 800471c:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 8004720:	6822      	ldr	r2, [r4, #0]
 8004722:	3b00      	subs	r3, #0
 8004724:	bf18      	it	ne
 8004726:	2301      	movne	r3, #1
 8004728:	0692      	lsls	r2, r2, #26
 800472a:	d430      	bmi.n	800478e <_printf_common+0xba>
 800472c:	4641      	mov	r1, r8
 800472e:	4638      	mov	r0, r7
 8004730:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 8004734:	47c8      	blx	r9
 8004736:	3001      	adds	r0, #1
 8004738:	d023      	beq.n	8004782 <_printf_common+0xae>
 800473a:	6823      	ldr	r3, [r4, #0]
 800473c:	6922      	ldr	r2, [r4, #16]
 800473e:	f003 0306 	and.w	r3, r3, #6
 8004742:	2b04      	cmp	r3, #4
 8004744:	bf14      	ite	ne
 8004746:	2500      	movne	r5, #0
 8004748:	6833      	ldreq	r3, [r6, #0]
 800474a:	f04f 0600 	mov.w	r6, #0
 800474e:	bf08      	it	eq
 8004750:	68e5      	ldreq	r5, [r4, #12]
 8004752:	f104 041a 	add.w	r4, r4, #26
 8004756:	bf08      	it	eq
 8004758:	1aed      	subeq	r5, r5, r3
 800475a:	f854 3c12 	ldr.w	r3, [r4, #-18]
 800475e:	bf08      	it	eq
 8004760:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8004764:	4293      	cmp	r3, r2
 8004766:	bfc4      	itt	gt
 8004768:	1a9b      	subgt	r3, r3, r2
 800476a:	18ed      	addgt	r5, r5, r3
 800476c:	42b5      	cmp	r5, r6
 800476e:	d11a      	bne.n	80047a6 <_printf_common+0xd2>
 8004770:	2000      	movs	r0, #0
 8004772:	e008      	b.n	8004786 <_printf_common+0xb2>
 8004774:	2301      	movs	r3, #1
 8004776:	4652      	mov	r2, sl
 8004778:	4641      	mov	r1, r8
 800477a:	4638      	mov	r0, r7
 800477c:	47c8      	blx	r9
 800477e:	3001      	adds	r0, #1
 8004780:	d103      	bne.n	800478a <_printf_common+0xb6>
 8004782:	f04f 30ff 	mov.w	r0, #4294967295
 8004786:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800478a:	3501      	adds	r5, #1
 800478c:	e7c1      	b.n	8004712 <_printf_common+0x3e>
 800478e:	2030      	movs	r0, #48	@ 0x30
 8004790:	18e1      	adds	r1, r4, r3
 8004792:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 8004796:	1c5a      	adds	r2, r3, #1
 8004798:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 800479c:	4422      	add	r2, r4
 800479e:	3302      	adds	r3, #2
 80047a0:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 80047a4:	e7c2      	b.n	800472c <_printf_common+0x58>
 80047a6:	2301      	movs	r3, #1
 80047a8:	4622      	mov	r2, r4
 80047aa:	4641      	mov	r1, r8
 80047ac:	4638      	mov	r0, r7
 80047ae:	47c8      	blx	r9
 80047b0:	3001      	adds	r0, #1
 80047b2:	d0e6      	beq.n	8004782 <_printf_common+0xae>
 80047b4:	3601      	adds	r6, #1
 80047b6:	e7d9      	b.n	800476c <_printf_common+0x98>

080047b8 <_printf_i>:
 80047b8:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 80047bc:	7e0f      	ldrb	r7, [r1, #24]
 80047be:	4691      	mov	r9, r2
 80047c0:	2f78      	cmp	r7, #120	@ 0x78
 80047c2:	4680      	mov	r8, r0
 80047c4:	460c      	mov	r4, r1
 80047c6:	469a      	mov	sl, r3
 80047c8:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 80047ca:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 80047ce:	d807      	bhi.n	80047e0 <_printf_i+0x28>
 80047d0:	2f62      	cmp	r7, #98	@ 0x62
 80047d2:	d80a      	bhi.n	80047ea <_printf_i+0x32>
 80047d4:	2f00      	cmp	r7, #0
 80047d6:	f000 80d1 	beq.w	800497c <_printf_i+0x1c4>
 80047da:	2f58      	cmp	r7, #88	@ 0x58
 80047dc:	f000 80b8 	beq.w	8004950 <_printf_i+0x198>
 80047e0:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 80047e4:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 80047e8:	e03a      	b.n	8004860 <_printf_i+0xa8>
 80047ea:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 80047ee:	2b15      	cmp	r3, #21
 80047f0:	d8f6      	bhi.n	80047e0 <_printf_i+0x28>
 80047f2:	a101      	add	r1, pc, #4	@ (adr r1, 80047f8 <_printf_i+0x40>)
 80047f4:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 80047f8:	08004851 	.word	0x08004851
 80047fc:	08004865 	.word	0x08004865
 8004800:	080047e1 	.word	0x080047e1
 8004804:	080047e1 	.word	0x080047e1
 8004808:	080047e1 	.word	0x080047e1
 800480c:	080047e1 	.word	0x080047e1
 8004810:	08004865 	.word	0x08004865
 8004814:	080047e1 	.word	0x080047e1
 8004818:	080047e1 	.word	0x080047e1
 800481c:	080047e1 	.word	0x080047e1
 8004820:	080047e1 	.word	0x080047e1
 8004824:	08004963 	.word	0x08004963
 8004828:	0800488f 	.word	0x0800488f
 800482c:	0800491d 	.word	0x0800491d
 8004830:	080047e1 	.word	0x080047e1
 8004834:	080047e1 	.word	0x080047e1
 8004838:	08004985 	.word	0x08004985
 800483c:	080047e1 	.word	0x080047e1
 8004840:	0800488f 	.word	0x0800488f
 8004844:	080047e1 	.word	0x080047e1
 8004848:	080047e1 	.word	0x080047e1
 800484c:	08004925 	.word	0x08004925
 8004850:	6833      	ldr	r3, [r6, #0]
 8004852:	1d1a      	adds	r2, r3, #4
 8004854:	681b      	ldr	r3, [r3, #0]
 8004856:	6032      	str	r2, [r6, #0]
 8004858:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 800485c:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 8004860:	2301      	movs	r3, #1
 8004862:	e09c      	b.n	800499e <_printf_i+0x1e6>
 8004864:	6833      	ldr	r3, [r6, #0]
 8004866:	6820      	ldr	r0, [r4, #0]
 8004868:	1d19      	adds	r1, r3, #4
 800486a:	6031      	str	r1, [r6, #0]
 800486c:	0606      	lsls	r6, r0, #24
 800486e:	d501      	bpl.n	8004874 <_printf_i+0xbc>
 8004870:	681d      	ldr	r5, [r3, #0]
 8004872:	e003      	b.n	800487c <_printf_i+0xc4>
 8004874:	0645      	lsls	r5, r0, #25
 8004876:	d5fb      	bpl.n	8004870 <_printf_i+0xb8>
 8004878:	f9b3 5000 	ldrsh.w	r5, [r3]
 800487c:	2d00      	cmp	r5, #0
 800487e:	da03      	bge.n	8004888 <_printf_i+0xd0>
 8004880:	232d      	movs	r3, #45	@ 0x2d
 8004882:	426d      	negs	r5, r5
 8004884:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8004888:	230a      	movs	r3, #10
 800488a:	4858      	ldr	r0, [pc, #352]	@ (80049ec <_printf_i+0x234>)
 800488c:	e011      	b.n	80048b2 <_printf_i+0xfa>
 800488e:	6821      	ldr	r1, [r4, #0]
 8004890:	6833      	ldr	r3, [r6, #0]
 8004892:	0608      	lsls	r0, r1, #24
 8004894:	f853 5b04 	ldr.w	r5, [r3], #4
 8004898:	d402      	bmi.n	80048a0 <_printf_i+0xe8>
 800489a:	0649      	lsls	r1, r1, #25
 800489c:	bf48      	it	mi
 800489e:	b2ad      	uxthmi	r5, r5
 80048a0:	2f6f      	cmp	r7, #111	@ 0x6f
 80048a2:	6033      	str	r3, [r6, #0]
 80048a4:	bf14      	ite	ne
 80048a6:	230a      	movne	r3, #10
 80048a8:	2308      	moveq	r3, #8
 80048aa:	4850      	ldr	r0, [pc, #320]	@ (80049ec <_printf_i+0x234>)
 80048ac:	2100      	movs	r1, #0
 80048ae:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 80048b2:	6866      	ldr	r6, [r4, #4]
 80048b4:	2e00      	cmp	r6, #0
 80048b6:	60a6      	str	r6, [r4, #8]
 80048b8:	db05      	blt.n	80048c6 <_printf_i+0x10e>
 80048ba:	6821      	ldr	r1, [r4, #0]
 80048bc:	432e      	orrs	r6, r5
 80048be:	f021 0104 	bic.w	r1, r1, #4
 80048c2:	6021      	str	r1, [r4, #0]
 80048c4:	d04b      	beq.n	800495e <_printf_i+0x1a6>
 80048c6:	4616      	mov	r6, r2
 80048c8:	fbb5 f1f3 	udiv	r1, r5, r3
 80048cc:	fb03 5711 	mls	r7, r3, r1, r5
 80048d0:	5dc7      	ldrb	r7, [r0, r7]
 80048d2:	f806 7d01 	strb.w	r7, [r6, #-1]!
 80048d6:	462f      	mov	r7, r5
 80048d8:	42bb      	cmp	r3, r7
 80048da:	460d      	mov	r5, r1
 80048dc:	d9f4      	bls.n	80048c8 <_printf_i+0x110>
 80048de:	2b08      	cmp	r3, #8
 80048e0:	d10b      	bne.n	80048fa <_printf_i+0x142>
 80048e2:	6823      	ldr	r3, [r4, #0]
 80048e4:	07df      	lsls	r7, r3, #31
 80048e6:	d508      	bpl.n	80048fa <_printf_i+0x142>
 80048e8:	6923      	ldr	r3, [r4, #16]
 80048ea:	6861      	ldr	r1, [r4, #4]
 80048ec:	4299      	cmp	r1, r3
 80048ee:	bfde      	ittt	le
 80048f0:	2330      	movle	r3, #48	@ 0x30
 80048f2:	f806 3c01 	strble.w	r3, [r6, #-1]
 80048f6:	f106 36ff 	addle.w	r6, r6, #4294967295
 80048fa:	1b92      	subs	r2, r2, r6
 80048fc:	6122      	str	r2, [r4, #16]
 80048fe:	464b      	mov	r3, r9
 8004900:	4621      	mov	r1, r4
 8004902:	4640      	mov	r0, r8
 8004904:	f8cd a000 	str.w	sl, [sp]
 8004908:	aa03      	add	r2, sp, #12
 800490a:	f7ff fee3 	bl	80046d4 <_printf_common>
 800490e:	3001      	adds	r0, #1
 8004910:	d14a      	bne.n	80049a8 <_printf_i+0x1f0>
 8004912:	f04f 30ff 	mov.w	r0, #4294967295
 8004916:	b004      	add	sp, #16
 8004918:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800491c:	6823      	ldr	r3, [r4, #0]
 800491e:	f043 0320 	orr.w	r3, r3, #32
 8004922:	6023      	str	r3, [r4, #0]
 8004924:	2778      	movs	r7, #120	@ 0x78
 8004926:	4832      	ldr	r0, [pc, #200]	@ (80049f0 <_printf_i+0x238>)
 8004928:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 800492c:	6823      	ldr	r3, [r4, #0]
 800492e:	6831      	ldr	r1, [r6, #0]
 8004930:	061f      	lsls	r7, r3, #24
 8004932:	f851 5b04 	ldr.w	r5, [r1], #4
 8004936:	d402      	bmi.n	800493e <_printf_i+0x186>
 8004938:	065f      	lsls	r7, r3, #25
 800493a:	bf48      	it	mi
 800493c:	b2ad      	uxthmi	r5, r5
 800493e:	6031      	str	r1, [r6, #0]
 8004940:	07d9      	lsls	r1, r3, #31
 8004942:	bf44      	itt	mi
 8004944:	f043 0320 	orrmi.w	r3, r3, #32
 8004948:	6023      	strmi	r3, [r4, #0]
 800494a:	b11d      	cbz	r5, 8004954 <_printf_i+0x19c>
 800494c:	2310      	movs	r3, #16
 800494e:	e7ad      	b.n	80048ac <_printf_i+0xf4>
 8004950:	4826      	ldr	r0, [pc, #152]	@ (80049ec <_printf_i+0x234>)
 8004952:	e7e9      	b.n	8004928 <_printf_i+0x170>
 8004954:	6823      	ldr	r3, [r4, #0]
 8004956:	f023 0320 	bic.w	r3, r3, #32
 800495a:	6023      	str	r3, [r4, #0]
 800495c:	e7f6      	b.n	800494c <_printf_i+0x194>
 800495e:	4616      	mov	r6, r2
 8004960:	e7bd      	b.n	80048de <_printf_i+0x126>
 8004962:	6833      	ldr	r3, [r6, #0]
 8004964:	6825      	ldr	r5, [r4, #0]
 8004966:	1d18      	adds	r0, r3, #4
 8004968:	6961      	ldr	r1, [r4, #20]
 800496a:	6030      	str	r0, [r6, #0]
 800496c:	062e      	lsls	r6, r5, #24
 800496e:	681b      	ldr	r3, [r3, #0]
 8004970:	d501      	bpl.n	8004976 <_printf_i+0x1be>
 8004972:	6019      	str	r1, [r3, #0]
 8004974:	e002      	b.n	800497c <_printf_i+0x1c4>
 8004976:	0668      	lsls	r0, r5, #25
 8004978:	d5fb      	bpl.n	8004972 <_printf_i+0x1ba>
 800497a:	8019      	strh	r1, [r3, #0]
 800497c:	2300      	movs	r3, #0
 800497e:	4616      	mov	r6, r2
 8004980:	6123      	str	r3, [r4, #16]
 8004982:	e7bc      	b.n	80048fe <_printf_i+0x146>
 8004984:	6833      	ldr	r3, [r6, #0]
 8004986:	2100      	movs	r1, #0
 8004988:	1d1a      	adds	r2, r3, #4
 800498a:	6032      	str	r2, [r6, #0]
 800498c:	681e      	ldr	r6, [r3, #0]
 800498e:	6862      	ldr	r2, [r4, #4]
 8004990:	4630      	mov	r0, r6
 8004992:	f000 f859 	bl	8004a48 <memchr>
 8004996:	b108      	cbz	r0, 800499c <_printf_i+0x1e4>
 8004998:	1b80      	subs	r0, r0, r6
 800499a:	6060      	str	r0, [r4, #4]
 800499c:	6863      	ldr	r3, [r4, #4]
 800499e:	6123      	str	r3, [r4, #16]
 80049a0:	2300      	movs	r3, #0
 80049a2:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 80049a6:	e7aa      	b.n	80048fe <_printf_i+0x146>
 80049a8:	4632      	mov	r2, r6
 80049aa:	4649      	mov	r1, r9
 80049ac:	4640      	mov	r0, r8
 80049ae:	6923      	ldr	r3, [r4, #16]
 80049b0:	47d0      	blx	sl
 80049b2:	3001      	adds	r0, #1
 80049b4:	d0ad      	beq.n	8004912 <_printf_i+0x15a>
 80049b6:	6823      	ldr	r3, [r4, #0]
 80049b8:	079b      	lsls	r3, r3, #30
 80049ba:	d413      	bmi.n	80049e4 <_printf_i+0x22c>
 80049bc:	68e0      	ldr	r0, [r4, #12]
 80049be:	9b03      	ldr	r3, [sp, #12]
 80049c0:	4298      	cmp	r0, r3
 80049c2:	bfb8      	it	lt
 80049c4:	4618      	movlt	r0, r3
 80049c6:	e7a6      	b.n	8004916 <_printf_i+0x15e>
 80049c8:	2301      	movs	r3, #1
 80049ca:	4632      	mov	r2, r6
 80049cc:	4649      	mov	r1, r9
 80049ce:	4640      	mov	r0, r8
 80049d0:	47d0      	blx	sl
 80049d2:	3001      	adds	r0, #1
 80049d4:	d09d      	beq.n	8004912 <_printf_i+0x15a>
 80049d6:	3501      	adds	r5, #1
 80049d8:	68e3      	ldr	r3, [r4, #12]
 80049da:	9903      	ldr	r1, [sp, #12]
 80049dc:	1a5b      	subs	r3, r3, r1
 80049de:	42ab      	cmp	r3, r5
 80049e0:	dcf2      	bgt.n	80049c8 <_printf_i+0x210>
 80049e2:	e7eb      	b.n	80049bc <_printf_i+0x204>
 80049e4:	2500      	movs	r5, #0
 80049e6:	f104 0619 	add.w	r6, r4, #25
 80049ea:	e7f5      	b.n	80049d8 <_printf_i+0x220>
 80049ec:	08004b67 	.word	0x08004b67
 80049f0:	08004b78 	.word	0x08004b78

080049f4 <memmove>:
 80049f4:	4288      	cmp	r0, r1
 80049f6:	b510      	push	{r4, lr}
 80049f8:	eb01 0402 	add.w	r4, r1, r2
 80049fc:	d902      	bls.n	8004a04 <memmove+0x10>
 80049fe:	4284      	cmp	r4, r0
 8004a00:	4623      	mov	r3, r4
 8004a02:	d807      	bhi.n	8004a14 <memmove+0x20>
 8004a04:	1e43      	subs	r3, r0, #1
 8004a06:	42a1      	cmp	r1, r4
 8004a08:	d008      	beq.n	8004a1c <memmove+0x28>
 8004a0a:	f811 2b01 	ldrb.w	r2, [r1], #1
 8004a0e:	f803 2f01 	strb.w	r2, [r3, #1]!
 8004a12:	e7f8      	b.n	8004a06 <memmove+0x12>
 8004a14:	4601      	mov	r1, r0
 8004a16:	4402      	add	r2, r0
 8004a18:	428a      	cmp	r2, r1
 8004a1a:	d100      	bne.n	8004a1e <memmove+0x2a>
 8004a1c:	bd10      	pop	{r4, pc}
 8004a1e:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8004a22:	f802 4d01 	strb.w	r4, [r2, #-1]!
 8004a26:	e7f7      	b.n	8004a18 <memmove+0x24>

08004a28 <_sbrk_r>:
 8004a28:	b538      	push	{r3, r4, r5, lr}
 8004a2a:	2300      	movs	r3, #0
 8004a2c:	4d05      	ldr	r5, [pc, #20]	@ (8004a44 <_sbrk_r+0x1c>)
 8004a2e:	4604      	mov	r4, r0
 8004a30:	4608      	mov	r0, r1
 8004a32:	602b      	str	r3, [r5, #0]
 8004a34:	f7fd f99a 	bl	8001d6c <_sbrk>
 8004a38:	1c43      	adds	r3, r0, #1
 8004a3a:	d102      	bne.n	8004a42 <_sbrk_r+0x1a>
 8004a3c:	682b      	ldr	r3, [r5, #0]
 8004a3e:	b103      	cbz	r3, 8004a42 <_sbrk_r+0x1a>
 8004a40:	6023      	str	r3, [r4, #0]
 8004a42:	bd38      	pop	{r3, r4, r5, pc}
 8004a44:	200003f4 	.word	0x200003f4

08004a48 <memchr>:
 8004a48:	4603      	mov	r3, r0
 8004a4a:	b510      	push	{r4, lr}
 8004a4c:	b2c9      	uxtb	r1, r1
 8004a4e:	4402      	add	r2, r0
 8004a50:	4293      	cmp	r3, r2
 8004a52:	4618      	mov	r0, r3
 8004a54:	d101      	bne.n	8004a5a <memchr+0x12>
 8004a56:	2000      	movs	r0, #0
 8004a58:	e003      	b.n	8004a62 <memchr+0x1a>
 8004a5a:	7804      	ldrb	r4, [r0, #0]
 8004a5c:	3301      	adds	r3, #1
 8004a5e:	428c      	cmp	r4, r1
 8004a60:	d1f6      	bne.n	8004a50 <memchr+0x8>
 8004a62:	bd10      	pop	{r4, pc}

08004a64 <_realloc_r>:
 8004a64:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8004a68:	4607      	mov	r7, r0
 8004a6a:	4614      	mov	r4, r2
 8004a6c:	460d      	mov	r5, r1
 8004a6e:	b921      	cbnz	r1, 8004a7a <_realloc_r+0x16>
 8004a70:	4611      	mov	r1, r2
 8004a72:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8004a76:	f7ff bc49 	b.w	800430c <_malloc_r>
 8004a7a:	b92a      	cbnz	r2, 8004a88 <_realloc_r+0x24>
 8004a7c:	f7ff fbdc 	bl	8004238 <_free_r>
 8004a80:	4625      	mov	r5, r4
 8004a82:	4628      	mov	r0, r5
 8004a84:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8004a88:	f000 f81a 	bl	8004ac0 <_malloc_usable_size_r>
 8004a8c:	4284      	cmp	r4, r0
 8004a8e:	4606      	mov	r6, r0
 8004a90:	d802      	bhi.n	8004a98 <_realloc_r+0x34>
 8004a92:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 8004a96:	d8f4      	bhi.n	8004a82 <_realloc_r+0x1e>
 8004a98:	4621      	mov	r1, r4
 8004a9a:	4638      	mov	r0, r7
 8004a9c:	f7ff fc36 	bl	800430c <_malloc_r>
 8004aa0:	4680      	mov	r8, r0
 8004aa2:	b908      	cbnz	r0, 8004aa8 <_realloc_r+0x44>
 8004aa4:	4645      	mov	r5, r8
 8004aa6:	e7ec      	b.n	8004a82 <_realloc_r+0x1e>
 8004aa8:	42b4      	cmp	r4, r6
 8004aaa:	4622      	mov	r2, r4
 8004aac:	4629      	mov	r1, r5
 8004aae:	bf28      	it	cs
 8004ab0:	4632      	movcs	r2, r6
 8004ab2:	f7ff fbb3 	bl	800421c <memcpy>
 8004ab6:	4629      	mov	r1, r5
 8004ab8:	4638      	mov	r0, r7
 8004aba:	f7ff fbbd 	bl	8004238 <_free_r>
 8004abe:	e7f1      	b.n	8004aa4 <_realloc_r+0x40>

08004ac0 <_malloc_usable_size_r>:
 8004ac0:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8004ac4:	1f18      	subs	r0, r3, #4
 8004ac6:	2b00      	cmp	r3, #0
 8004ac8:	bfbc      	itt	lt
 8004aca:	580b      	ldrlt	r3, [r1, r0]
 8004acc:	18c0      	addlt	r0, r0, r3
 8004ace:	4770      	bx	lr

08004ad0 <_init>:
 8004ad0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004ad2:	bf00      	nop
 8004ad4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8004ad6:	bc08      	pop	{r3}
 8004ad8:	469e      	mov	lr, r3
 8004ada:	4770      	bx	lr

08004adc <_fini>:
 8004adc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004ade:	bf00      	nop
 8004ae0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8004ae2:	bc08      	pop	{r3}
 8004ae4:	469e      	mov	lr, r3
 8004ae6:	4770      	bx	lr
