Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2021.2 (lin64) Build 3367213 Tue Oct 19 02:47:39 MDT 2021
| Date              : Tue Feb  8 11:14:42 2022
| Host              : lorenzo-System-Product-Name running 64-bit Linux Mint 19.3 Tricia
| Command           : report_timing_summary -file ./report/main_timing_synth.rpt
| Design            : bd_0_wrapper
| Device            : xczu7ev-ffvc1156
| Speed File        : -2  PRODUCTION 1.29 08-03-2020
| Temperature Grade : E
-----------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

No report available as report_methodology has not been run prior. Run report_methodology on the current design for the summary of methodology violations.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (2)
6. checking no_output_delay (3)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (2)
------------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (3)
-------------------------------
 There are 3 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.658        0.000                      0                74503        0.063        0.000                      0                74503        4.458        0.000                       0                 37586  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock   Waveform(ns)       Period(ns)      Frequency(MHz)
-----   ------------       ----------      --------------
ap_clk  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
ap_clk              5.658        0.000                      0                74503        0.063        0.000                      0                74503        4.458        0.000                       0                 37586  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  ap_clk
  To Clock:  ap_clk

Setup :            0  Failing Endpoints,  Worst Slack        5.658ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.063ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.458ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.658ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/fcmp_32ns_32ns_1_2_no_dsp_1_U1049/din0_buf1_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/b_num_U/ram0_reg_0_15_0_0/DP/WE
                            (rising edge-triggered cell RAMD32 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        4.127ns  (logic 1.026ns (24.861%)  route 3.101ns (75.139%))
  Logic Levels:           16  (CARRY8=2 LUT2=2 LUT3=1 LUT5=2 LUT6=9)
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=37915, unset)        0.000     0.000    bd_0_i/hls_inst/inst/fcmp_32ns_32ns_1_2_no_dsp_1_U1049/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/fcmp_32ns_32ns_1_2_no_dsp_1_U1049/din0_buf1_reg[3]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.077     0.077 r  bd_0_i/hls_inst/inst/fcmp_32ns_32ns_1_2_no_dsp_1_U1049/din0_buf1_reg[3]/Q
                         net (fo=4, unplaced)         0.166     0.243    bd_0_i/hls_inst/inst/fcmp_32ns_32ns_1_2_no_dsp_1_U1049/main_fcmp_32ns_32ns_1_2_no_dsp_1_ip_u/inst/i_synth/COMP_OP.SPD.OP/STRUCT_CMP.A_EQ_B_DET/WIDE_AND/s_axis_a_tdata[3]
                         LUT6 (Prop_LUT6_I0_O)        0.149     0.392 r  bd_0_i/hls_inst/inst/fcmp_32ns_32ns_1_2_no_dsp_1_U1049/main_fcmp_32ns_32ns_1_2_no_dsp_1_ip_u/inst/i_synth/COMP_OP.SPD.OP/STRUCT_CMP.A_EQ_B_DET/WIDE_AND/CHAIN_GEN[1].C_MUX.CARRY_MUX_i_1__2/O
                         net (fo=1, unplaced)         0.023     0.415    bd_0_i/hls_inst/inst/fcmp_32ns_32ns_1_2_no_dsp_1_U1049/main_fcmp_32ns_32ns_1_2_no_dsp_1_ip_u/inst/i_synth/COMP_OP.SPD.OP/STRUCT_CMP.A_EQ_B_DET/WIDE_AND/ZERO_GEN[1].eq_det_reg
                         CARRY8 (Prop_CARRY8_S[1]_CO[7])
                                                      0.197     0.612 r  bd_0_i/hls_inst/inst/fcmp_32ns_32ns_1_2_no_dsp_1_U1049/main_fcmp_32ns_32ns_1_2_no_dsp_1_ip_u/inst/i_synth/COMP_OP.SPD.OP/STRUCT_CMP.A_EQ_B_DET/WIDE_AND/CHAIN_GEN[0].C_MUX.CARRY_MUX_CARRY4_CARRY8/CO[7]
                         net (fo=1, unplaced)         0.005     0.617    bd_0_i/hls_inst/inst/fcmp_32ns_32ns_1_2_no_dsp_1_U1049/main_fcmp_32ns_32ns_1_2_no_dsp_1_ip_u/inst/i_synth/COMP_OP.SPD.OP/STRUCT_CMP.A_EQ_B_DET/WIDE_AND/CHAIN_GEN[7].C_MUX.CARRY_MUX_n_72
                         CARRY8 (Prop_CARRY8_CI_CO[2])
                                                      0.057     0.674 r  bd_0_i/hls_inst/inst/fcmp_32ns_32ns_1_2_no_dsp_1_U1049/main_fcmp_32ns_32ns_1_2_no_dsp_1_ip_u/inst/i_synth/COMP_OP.SPD.OP/STRUCT_CMP.A_EQ_B_DET/WIDE_AND/CHAIN_GEN[8].C_MUX.CARRY_MUX_CARRY4_CARRY8/CO[2]
                         net (fo=2, unplaced)         0.185     0.859    bd_0_i/hls_inst/inst/fcmp_32ns_32ns_1_2_no_dsp_1_U1049/main_fcmp_32ns_32ns_1_2_no_dsp_1_ip_u/inst/i_synth/COMP_OP.SPD.OP/STRUCT_CMP.EXP_ALL_ZERO_DET/CARRY_ZERO_DET/m_axis_result_tdata[0]_INST_0
                         LUT2 (Prop_LUT2_I1_O)        0.038     0.897 r  bd_0_i/hls_inst/inst/fcmp_32ns_32ns_1_2_no_dsp_1_U1049/main_fcmp_32ns_32ns_1_2_no_dsp_1_ip_u/inst/i_synth/COMP_OP.SPD.OP/STRUCT_CMP.EXP_ALL_ZERO_DET/CARRY_ZERO_DET/m_axis_result_tdata[0]_INST_0_i_2/O
                         net (fo=1, unplaced)         0.185     1.082    bd_0_i/hls_inst/inst/fcmp_32ns_32ns_1_2_no_dsp_1_U1049/main_fcmp_32ns_32ns_1_2_no_dsp_1_ip_u/inst/i_synth/COMP_OP.SPD.OP/STRUCT_CMP.A_EXP_ALL_ONE_DET/CARRY_ZERO_DET/a_eq_b_fix__0
                         LUT6 (Prop_LUT6_I4_O)        0.038     1.120 f  bd_0_i/hls_inst/inst/fcmp_32ns_32ns_1_2_no_dsp_1_U1049/main_fcmp_32ns_32ns_1_2_no_dsp_1_ip_u/inst/i_synth/COMP_OP.SPD.OP/STRUCT_CMP.A_EXP_ALL_ONE_DET/CARRY_ZERO_DET/m_axis_result_tdata[0]_INST_0/O
                         net (fo=51, unplaced)        0.255     1.375    bd_0_i/hls_inst/inst/grp_operator_add_fu_3509/m_axis_result_tdata[0]
                         LUT3 (Prop_LUT3_I2_O)        0.038     1.413 r  bd_0_i/hls_inst/inst/grp_operator_add_fu_3509/tmp_110_reg_605[0]_i_4/O
                         net (fo=4, unplaced)         0.152     1.565    bd_0_i/hls_inst/inst/grp_operator_add_fu_3509/tmp_110_reg_605[0]_i_4_n_72
                         LUT6 (Prop_LUT6_I3_O)        0.090     1.655 r  bd_0_i/hls_inst/inst/grp_operator_add_fu_3509/ram1_reg_0_63_0_6_i_61/O
                         net (fo=20, unplaced)        0.234     1.889    bd_0_i/hls_inst/inst/grp_operator_add_fu_3509/grp_p_sum_fu_207/ram3_reg_0_63_0_6_i_727_0
                         LUT6 (Prop_LUT6_I1_O)        0.038     1.927 r  bd_0_i/hls_inst/inst/grp_operator_add_fu_3509/grp_p_sum_fu_207/q0[31]_i_67/O
                         net (fo=1, unplaced)         0.185     2.112    bd_0_i/hls_inst/inst/grp_operator_add_fu_3509/grp_p_sum_fu_207/grp_operator_add_fu_3509_b_1_ce0
                         LUT5 (Prop_LUT5_I2_O)        0.038     2.150 f  bd_0_i/hls_inst/inst/grp_operator_add_fu_3509/grp_p_sum_fu_207/q0[31]_i_58/O
                         net (fo=1, unplaced)         0.185     2.335    bd_0_i/hls_inst/inst/grp_mul_body_fu_3531/q0[31]_i_23
                         LUT6 (Prop_LUT6_I5_O)        0.038     2.373 f  bd_0_i/hls_inst/inst/grp_mul_body_fu_3531/q0[31]_i_42/O
                         net (fo=1, unplaced)         0.185     2.558    bd_0_i/hls_inst/inst/grp_operator_1_1_fu_3543/grp_p_mul_fu_318/q0[31]_i_9
                         LUT6 (Prop_LUT6_I5_O)        0.038     2.596 f  bd_0_i/hls_inst/inst/grp_operator_1_1_fu_3543/grp_p_mul_fu_318/q0[31]_i_23/O
                         net (fo=1, unplaced)         0.185     2.781    bd_0_i/hls_inst/inst/grp_main_Pipeline_VITIS_LOOP_92_237_fu_3676/q0[31]_i_3_1
                         LUT5 (Prop_LUT5_I2_O)        0.038     2.819 r  bd_0_i/hls_inst/inst/grp_main_Pipeline_VITIS_LOOP_92_237_fu_3676/q0[31]_i_9/O
                         net (fo=1, unplaced)         0.185     3.004    bd_0_i/hls_inst/inst/grp_main_Pipeline_VITIS_LOOP_92_237_fu_3676/q0[31]_i_9_n_72
                         LUT6 (Prop_LUT6_I0_O)        0.038     3.042 r  bd_0_i/hls_inst/inst/grp_main_Pipeline_VITIS_LOOP_92_237_fu_3676/q0[31]_i_3/O
                         net (fo=1, unplaced)         0.185     3.227    bd_0_i/hls_inst/inst/fcmp_32ns_32ns_1_2_no_dsp_1_U1048/main_fcmp_32ns_32ns_1_2_no_dsp_1_ip_u/q0_reg[0]_7
                         LUT6 (Prop_LUT6_I0_O)        0.038     3.265 r  bd_0_i/hls_inst/inst/fcmp_32ns_32ns_1_2_no_dsp_1_U1048/main_fcmp_32ns_32ns_1_2_no_dsp_1_ip_u/q0[31]_i_1__11/O
                         net (fo=33, unplaced)        0.245     3.510    bd_0_i/hls_inst/inst/grp_main_Pipeline_VITIS_LOOP_627_156_fu_3904/q4_reg[28][0]
                         LUT2 (Prop_LUT2_I1_O)        0.038     3.548 r  bd_0_i/hls_inst/inst/grp_main_Pipeline_VITIS_LOOP_627_156_fu_3904/ram3_reg_0_63_0_6_i_14/O
                         net (fo=122, unplaced)       0.275     3.823    bd_0_i/hls_inst/inst/fcmp_32ns_32ns_1_2_no_dsp_1_U1048/main_fcmp_32ns_32ns_1_2_no_dsp_1_ip_u/p_0_in
                         LUT6 (Prop_LUT6_I5_O)        0.038     3.861 r  bd_0_i/hls_inst/inst/fcmp_32ns_32ns_1_2_no_dsp_1_U1048/main_fcmp_32ns_32ns_1_2_no_dsp_1_ip_u/ram0_reg_0_15_0_0_i_1/O
                         net (fo=64, unplaced)        0.266     4.127    bd_0_i/hls_inst/inst/b_num_U/ram0_reg_0_15_0_0/WE
                         RAMD32                                       r  bd_0_i/hls_inst/inst/b_num_U/ram0_reg_0_15_0_0/DP/WE
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=37915, unset)        0.000    10.000    bd_0_i/hls_inst/inst/b_num_U/ram0_reg_0_15_0_0/WCLK
                         RAMD32                                       r  bd_0_i/hls_inst/inst/b_num_U/ram0_reg_0_15_0_0/DP/CLK
                         clock pessimism              0.000    10.000    
                         clock uncertainty           -0.035     9.965    
                         RAMD32 (Setup_RAMD32_CLK_WE)
                                                     -0.180     9.785    bd_0_i/hls_inst/inst/b_num_U/ram0_reg_0_15_0_0/DP
  -------------------------------------------------------------------
                         required time                          9.785    
                         arrival time                          -4.127    
  -------------------------------------------------------------------
                         slack                                  5.658    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.063ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/j_reg_2672_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/add_ln712_reg_11361_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.109ns  (logic 0.056ns (51.376%)  route 0.053ns (48.624%))
  Logic Levels:           1  (CARRY8=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=37915, unset)        0.000     0.000    bd_0_i/hls_inst/inst/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/j_reg_2672_reg[10]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.038     0.038 r  bd_0_i/hls_inst/inst/j_reg_2672_reg[10]/Q
                         net (fo=2, unplaced)         0.046     0.084    bd_0_i/hls_inst/inst/j_reg_2672_reg_n_72_[10]
                         CARRY8 (Prop_CARRY8_S[1]_O[1])
                                                      0.018     0.102 r  bd_0_i/hls_inst/inst/add_ln712_reg_11361_reg[16]_i_1/O[1]
                         net (fo=1, unplaced)         0.007     0.109    bd_0_i/hls_inst/inst/add_ln712_reg_11361_reg[16]_i_1_n_86
                         FDRE                                         r  bd_0_i/hls_inst/inst/add_ln712_reg_11361_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=37915, unset)        0.000     0.000    bd_0_i/hls_inst/inst/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/add_ln712_reg_11361_reg[10]/C
                         clock pessimism              0.000     0.000    
                         FDRE (Hold_FDRE_C_D)         0.046     0.046    bd_0_i/hls_inst/inst/add_ln712_reg_11361_reg[10]
  -------------------------------------------------------------------
                         required time                         -0.046    
                         arrival time                           0.109    
  -------------------------------------------------------------------
                         slack                                  0.063    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         ap_clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { ap_clk }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location  Pin
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a            1.569         10.000      8.431                bd_0_i/hls_inst/inst/b_p_U/ram_reg_bram_0/CLKARDCLK
Low Pulse Width   Slow    RAMB36E2/CLKARDCLK  n/a            0.542         5.000       4.458                bd_0_i/hls_inst/inst/b_p_U/ram_reg_bram_0/CLKARDCLK
High Pulse Width  Slow    RAMB36E2/CLKARDCLK  n/a            0.542         5.000       4.458                bd_0_i/hls_inst/inst/b_p_U/ram_reg_bram_0/CLKARDCLK



