%h4 2016
.item
  .pubmain
    .pubassets
      
      %a.paper(href="papers/2016_sat.pdf" data-toggle="tooltip" data-placement="top" title="View PDF")
        %span.glyphicon.glyphicon-cloud-download
    %a.paper(href="papers/2016_sat.pdf")
      %img.pubthumb(src="images/thumbs/2016_sat.png")
    %h4.pubtitle#c69
      Heuristic NPN classification for large functions using AIGs and LEXSAT
    .pubauthor
      %strong Mathias Soeken,
      Alan Mishchenko,
      Ana Petkovska,
      Baruch Sterin,
      Paolo Ienne,
      Robert K. Brayton,
      Giovanni De Micheli
    .pubcite
      %span.label.label-warning Conference Paper 69
      In International Conference on Theory and Applications of Satisfiability Testing (SAT) | Bordeaux, France, July 2016 | Publisher: Springer
.item
  .pubmain
    .pubassets
      
      %a.paper(href="papers/2016_rc_2.pdf" data-toggle="tooltip" data-placement="top" title="View PDF")
        %span.glyphicon.glyphicon-cloud-download
    %a.paper(href="papers/2016_rc_2.pdf")
      %img.pubthumb(src="images/thumbs/2016_rc_2.png")
    %h4.pubtitle#c68
      Enumeration of reversible functions and its application to circuit complexity
    .pubauthor
      %strong Mathias Soeken,
      Nabila Abdessaied,
      Giovanni De Micheli
    .pubcite
      %span.label.label-warning Conference Paper 68
      In Conference on Reversible Computation (RC) | Bologna, Italy, July 2016 | Publisher: Springer
.item
  .pubmain
    .pubassets
      
      %a.paper(href="papers/2016_rc_1.pdf" data-toggle="tooltip" data-placement="top" title="View PDF")
        %span.glyphicon.glyphicon-cloud-download
    %a.paper(href="papers/2016_rc_1.pdf")
      %img.pubthumb(src="images/thumbs/2016_rc_1.png")
    %h4.pubtitle#c67
      A fast symbolic transformation based algorithm for reversible logic synthesis
    .pubauthor
      %strong Mathias Soeken,
      Gerhard W. Dueck,
      D. Michael Miller
    .pubcite
      %span.label.label-warning Conference Paper 67
      In Conference on Reversible Computation (RC) | Bologna, Italy, July 2016 | Publisher: Springer
.item
  .pubmain
    .pubassets
      
      %a.paper(href="papers/2016_gecco.pdf" data-toggle="tooltip" data-placement="top" title="View PDF")
        %span.glyphicon.glyphicon-cloud-download
    %a.paper(href="papers/2016_gecco.pdf")
      %img.pubthumb(src="images/thumbs/2016_gecco.png")
    %h4.pubtitle#c66
      Approximate BDD optimization with prioritized ε-preferred evolutionary algorithm
    .pubauthor
      Saeideh Shirinzadeh,
      %strong Mathias Soeken,
      Daniel Große,
      Rolf Drechsler
    .pubcite
      %span.label.label-warning Conference Paper 66
      In Genetic and Evolutionary Computation Conference (GECCO) | Denver, CO, USA, July 2016 | Publisher: ACM
.item
  .pubmain
    .pubassets
      
      %a.paper(href="papers/2016_dac_3.pdf" data-toggle="tooltip" data-placement="top" title="View PDF")
        %span.glyphicon.glyphicon-cloud-download
    %a.paper(href="papers/2016_dac_3.pdf")
      %img.pubthumb(src="images/thumbs/2016_dac_3.png")
    %h4.pubtitle#c65
      An MIG-based compiler for programmable logic-in-memory architectures
    .pubauthor
      %strong Mathias Soeken,
      Saeideh Shirinzadeh,
      Pierre-Emmanuel Gaillardon,
      Luca Gaetano Amarù,
      Rolf Drechsler,
      Giovanni De Micheli
    .pubcite
      %span.label.label-warning Conference Paper 65
      In Design Automation Conference (DAC) | Austin, TX, USA, June 2016 | Publisher: ACM/IEEE
.item
  .pubmain
    .pubassets
      
      %a.paper(href="papers/2016_dac_2.pdf" data-toggle="tooltip" data-placement="top" title="View PDF")
        %span.glyphicon.glyphicon-cloud-download
    %a.paper(href="papers/2016_dac_2.pdf")
      %img.pubthumb(src="images/thumbs/2016_dac_2.png")
    %h4.pubtitle#c64
      Unlocking efficiency and scalability of reversible logic synthesis using conventional logic synthesis
    .pubauthor
      %strong Mathias Soeken,
      Anupam Chattopadhyay
    .pubcite
      %span.label.label-warning Conference Paper 64
      In Design Automation Conference (DAC) | Austin, TX, USA, June 2016 | Publisher: ACM/IEEE
.item
  .pubmain
    .pubassets
      
      %a.paper(href="papers/2016_dac_1.pdf" data-toggle="tooltip" data-placement="top" title="View PDF")
        %span.glyphicon.glyphicon-cloud-download
    %a.paper(href="papers/2016_dac_1.pdf")
      %img.pubthumb(src="images/thumbs/2016_dac_1.png")
    %h4.pubtitle#c63
      Precise error determination of approximated components in sequential circuits with model checking
    .pubauthor
      Arun Chandrasekharan,
      %strong Mathias Soeken,
      Daniel Große,
      Rolf Drechsler
    .pubcite
      %span.label.label-warning Conference Paper 63
      In Design Automation Conference (DAC) | Austin, TX, USA, June 2016 | Publisher: ACM/IEEE
.item
  .pubmain
    .pubassets
      
      %a.paper(href="papers/2016_ismvl_2.pdf" data-toggle="tooltip" data-placement="top" title="View PDF")
        %span.glyphicon.glyphicon-cloud-download
    %a.paper(href="papers/2016_ismvl_2.pdf")
      %img.pubthumb(src="images/thumbs/2016_ismvl_2.png")
    %h4.pubtitle#c62
      Technology mapping of reversible circuits to Clifford+T quantum circuits
    .pubauthor
      Nabila Abdessaied,
      Matthew Amy,
      %strong Mathias Soeken,
      Rolf Drechsler
    .pubcite
      %span.label.label-warning Conference Paper 62
      In International Symposium on Multiple-Valued Logic (ISMVL) | Sapporo, Japan, May 2016 | Publisher: IEEE
.item
  .pubmain
    .pubassets
      
      %a.paper(href="papers/2016_ismvl_1.pdf" data-toggle="tooltip" data-placement="top" title="View PDF")
        %span.glyphicon.glyphicon-cloud-download
    %a.paper(href="papers/2016_ismvl_1.pdf")
      %img.pubthumb(src="images/thumbs/2016_ismvl_1.png")
    %h4.pubtitle#c61
      Notes on majority Boolean algebra
    .pubauthor
      Anupam Chattopadhyay,
      Luca Gaetano Amarù,
      %strong Mathias Soeken,
      Pierre-Emmanuel Gaillardon,
      Giovanni De Micheli
    .pubcite
      %span.label.label-warning Conference Paper 61
      In International Symposium on Multiple-Valued Logic (ISMVL) | Sapporo, Japan, May 2016 | Publisher: IEEE
.item
  .pubmain
    .pubassets
      
      %a.paper(href="papers/2016_iscas.pdf" data-toggle="tooltip" data-placement="top" title="View PDF")
        %span.glyphicon.glyphicon-cloud-download
    %a.paper(href="papers/2016_iscas.pdf")
      %img.pubthumb(src="images/thumbs/2016_iscas.png")
    %h4.pubtitle#c60
      An extension of transformation-based reversible and quantum circuit synthesis
    .pubauthor
      %strong Mathias Soeken,
      Gerhard W. Dueck,
      Md. Mazder Rahman,
      D. Michael Miller
    .pubcite
      %span.label.label-warning Conference Paper 60
      In International Symposium on Circuits and Systems (ISCAS) | Montreal, QC, Canada, May 2016 | Publisher: IEEE
.item
  .pubmain
    .pubassets
      
      %a.paper(href="papers/2016_ddecs.pdf" data-toggle="tooltip" data-placement="top" title="View PDF")
        %span.glyphicon.glyphicon-cloud-download
    %a.paper(href="papers/2016_ddecs.pdf")
      %img.pubthumb(src="images/thumbs/2016_ddecs.png")
    %h4.pubtitle#c59
      Multi-objective BDD optimization for RRAM based circuit design
    .pubauthor
      Saeideh Shirinzadeh,
      %strong Mathias Soeken,
      Rolf Drechsler
    .pubcite
      %span.label.label-warning Conference Paper 59
      In IEEE International Symposium on Design and Diagnostics of Electronic Circuits and Systems (DDECS) | Košice, Slovakia, April 2016 | Publisher: IEEE
.item
  .pubmain
    .pubassets
      
      %a.paper(href="papers/2016_date_3.pdf" data-toggle="tooltip" data-placement="top" title="View PDF")
        %span.glyphicon.glyphicon-cloud-download
    %a.paper(href="papers/2016_date_3.pdf")
      %img.pubthumb(src="images/thumbs/2016_date_3.png")
    %h4.pubtitle#c58
      Optimizing majority-inverter graphs with functional hashing
    .pubauthor
      %strong Mathias Soeken,
      Luca Gaetano Amarù,
      Pierre-Emmanuel Gaillardon,
      Giovanni De Micheli
    .pubcite
      %span.label.label-warning Conference Paper 58
      In Design, Automation and Test in Europe (DATE) | Dresden, Germany, March 2016 | Pages 1030&ndash;1035 | Publisher: IEEE
.item
  .pubmain
    .pubassets
      
      %a.paper(href="papers/2016_date_2.pdf" data-toggle="tooltip" data-placement="top" title="View PDF")
        %span.glyphicon.glyphicon-cloud-download
    %a.paper(href="papers/2016_date_2.pdf")
      %img.pubthumb(src="images/thumbs/2016_date_2.png")
    %h4.pubtitle#c57
      Fast logic synthesis for RRAM-based in-memory computing using majority-inverter graphs
    .pubauthor
      Saeideh Shirinzadeh,
      %strong Mathias Soeken,
      Pierre-Emmanuel Gaillardon,
      Rolf Drechsler
    .pubcite
      %span.label.label-warning Conference Paper 57
      In Design, Automation and Test in Europe (DATE) | Dresden, Germany, March 2016 | Pages 948&ndash;953 | Publisher: IEEE
.item
  .pubmain
    .pubassets
      
      %a.paper(href="papers/2016_date_1.pdf" data-toggle="tooltip" data-placement="top" title="View PDF")
        %span.glyphicon.glyphicon-cloud-download
    %a.paper(href="papers/2016_date_1.pdf")
      %img.pubthumb(src="images/thumbs/2016_date_1.png")
    %h4.pubtitle#c56
      Formal verification of integer multipliers by combining Gröbner basis with logic reduction
    .pubauthor
      Amr Sayed Ahmed,
      Daniel Große,
      Ulrich Kühne,
      %strong Mathias Soeken,
      Rolf Drechsler
    .pubcite
      %span.label.label-warning Conference Paper 56
      In Design, Automation and Test in Europe (DATE) | Dresden, Germany, March 2016 | Pages 1048&ndash;1053 | Publisher: IEEE
.item
  .pubmain
    .pubassets
      
      %a.paper(href="papers/2016_lascas.pdf" data-toggle="tooltip" data-placement="top" title="View PDF")
        %span.glyphicon.glyphicon-cloud-download
    %a.paper(href="papers/2016_lascas.pdf")
      %img.pubthumb(src="images/thumbs/2016_lascas.png")
    %h4.pubtitle#c55
      Dynamic NoC buffer allocation for MPSoC timing side channel attack protection
    .pubauthor
      Johanna Sepulveda,
      Daniel Florez,
      %strong Mathias Soeken,
      Jean-Philippe Diguet,
      Guy Gogniat
    .pubcite
      %span.label.label-warning Conference Paper 55
      In IEEE Latin Amarican Symposium on Circuits and Systems (LASCAS) | Florianopolis, Brazil, February 2016 | Publisher: IEEE
.item
  .pubmain
    .pubassets
      %a(href="http://dx.doi.org/10.1109/ASPDAC.2016.7428057" data-toggle="tooltip" data-placement="top" title="Open paper" target="_blank")
        %span.glyphicon.glyphicon-new-window
      %a.paper(href="papers/2016_aspdac.pdf" data-toggle="tooltip" data-placement="top" title="View PDF")
        %span.glyphicon.glyphicon-cloud-download
    %a.paper(href="papers/2016_aspdac.pdf")
      %img.pubthumb(src="images/thumbs/2016_aspdac.png")
    %h4.pubtitle#c54
      BDD minimization for approximate computing
    .pubauthor
      %strong Mathias Soeken,
      Daniel Große,
      Arun Chandrasekharan,
      Rolf Drechsler
    .pubcite
      %span.label.label-warning Conference Paper 54
      In Asia and South Pacific Design Automation Conference (ASP-DAC) | Macau, China, January 2016 | Pages 474&ndash;479 | Publisher: IEEE
%h4 2015
.item
  .pubmain
    .pubassets
      %a(href="http://ceur-ws.org/Vol-1514/paper6.pdf" data-toggle="tooltip" data-placement="top" title="Open paper" target="_blank")
        %span.glyphicon.glyphicon-new-window
      %a.paper(href="papers/2015_modevva.pdf" data-toggle="tooltip" data-placement="top" title="View PDF")
        %span.glyphicon.glyphicon-cloud-download
    %a.paper(href="papers/2015_modevva.pdf")
      %img.pubthumb(src="images/thumbs/2015_modevva.png")
    %h4.pubtitle#c53
      Towards an automatic approach for restricting UML/OCL invariability clauses
    .pubauthor
      Nils Przigoda,
      Judith Peters,
      %strong Mathias Soeken,
      Robert Wille,
      Rolf Drechsler
    .pubcite
      %span.label.label-warning Conference Paper 53
      In Model-Driven Engineering, Verification, And Validation (MoDeVVa) | Ottawa, ON, Canada, October 2015 | Pages 44-47 | Publisher: ACM
.item
  .pubmain
    .pubassets
      %a(href="http://dx.doi.org/10.1007/978-3-319-21215-9_12" data-toggle="tooltip" data-placement="top" title="Open paper" target="_blank")
        %span.glyphicon.glyphicon-new-window
      %a.paper(href="papers/2015_tap.pdf" data-toggle="tooltip" data-placement="top" title="View PDF")
        %span.glyphicon.glyphicon-cloud-download
    %a.paper(href="papers/2015_tap.pdf")
      %img.pubthumb(src="images/thumbs/2015_tap.png")
    %h4.pubtitle#c52
      Coverage of OCL operation specifications and invariants
    .pubauthor
      %strong Mathias Soeken,
      Julia Seiter,
      Rolf Drechsler
    .pubcite
      %span.label.label-warning Conference Paper 52
      In International Conference on Tests and Proofs (TAP) | L'Aquila, Italy, July 2015 | Pages 191&ndash;207 | Publisher: Springer
.item
  .pubmain
    .pubassets
      %a(href="http://dx.doi.org/10.1109/VLSI-SoC.2015.7314431" data-toggle="tooltip" data-placement="top" title="Open paper" target="_blank")
        %span.glyphicon.glyphicon-new-window
      %a.paper(href="papers/2015_vlsisoc.pdf" data-toggle="tooltip" data-placement="top" title="View PDF")
        %span.glyphicon.glyphicon-cloud-download
    %a.paper(href="papers/2015_vlsisoc.pdf")
      %img.pubthumb(src="images/thumbs/2015_vlsisoc.png")
    %h4.pubtitle#c51
      Reversible circuit rewriting with simulated annealing
    .pubauthor
      Nabila Abdessaied,
      %strong Mathias Soeken,
      Gerhard W. Dueck,
      Rolf Drechsler
    .pubcite
      %span.label.label-warning Conference Paper 51
      In International Conference on Very Large Scale Integration (VLSI-SoC) | Daejon, Korea, October 2015 | Pages 286-291 | Publisher: IEEE
.item
  .pubmain
    .pubassets
      %a(href="http://dx.doi.org/10.1007/978-3-319-20860-2_13" data-toggle="tooltip" data-placement="top" title="Open paper" target="_blank")
        %span.glyphicon.glyphicon-new-window
      %a.paper(href="papers/2015_rc_2.pdf" data-toggle="tooltip" data-placement="top" title="View PDF")
        %span.glyphicon.glyphicon-cloud-download
    %a.paper(href="papers/2015_rc_2.pdf")
      %img.pubthumb(src="images/thumbs/2015_rc_2.png")
    %h4.pubtitle#c50
      Ricercar: A language for describing and rewriting reversible circuits with ancillae and its permutation semantics
    .pubauthor
      Michael Kirkedal Thomsen,
      Robin Kaasgaard Jensen,
      %strong Mathias Soeken
    .pubcite
      %span.label.label-warning Conference Paper 50
      In Conference on Reversible Computation (RC) | Grenoble, France, July 2015 | Pages 200&ndash;215 | Publisher: Springer
.item
  .pubmain
    .pubassets
      %a(href="http://dx.doi.org/10.1007/978-3-319-20860-2_14" data-toggle="tooltip" data-placement="top" title="Open paper" target="_blank")
        %span.glyphicon.glyphicon-new-window
      %a.paper(href="papers/2015_rc_1.pdf" data-toggle="tooltip" data-placement="top" title="View PDF")
        %span.glyphicon.glyphicon-cloud-download
    %a.paper(href="papers/2015_rc_1.pdf")
      %img.pubthumb(src="images/thumbs/2015_rc_1.png")
    %h4.pubtitle#c49
      Technology mapping for quantum circuits using Boolean functional decomposition
    .pubauthor
      Nabila Abdessaied,
      %strong Mathias Soeken,
      Rolf Drechsler
    .pubcite
      %span.label.label-warning Conference Paper 49
      In Conference on Reversible Computation (RC) | Grenoble, France, July 2015 | Pages 219&ndash;232 | Publisher: Springer
.item
  .pubmain
    .pubassets
      
      %a.paper(href="papers/2015_fmcad.pdf" data-toggle="tooltip" data-placement="top" title="View PDF")
        %span.glyphicon.glyphicon-cloud-download
    %a.paper(href="papers/2015_fmcad.pdf")
      %img.pubthumb(src="images/thumbs/2015_fmcad.png")
    %h4.pubtitle#c48
      Reverse engineering with simulation graphs
    .pubauthor
      %strong Mathias Soeken,
      Baruch Sterin,
      Rolf Drechsler,
      Robert K. Brayton
    .pubcite
      %span.label.label-warning Conference Paper 48
      In Formal Methods in Computer-Aided Design (FMCAD) | Austin, TX, USA, September 2015 | Pages 152&ndash;159 | Publisher: IEEE
.item
  .pubmain
    .pubassets
      %a(href="http://doi.acm.org/10.1145/2739480.2754718" data-toggle="tooltip" data-placement="top" title="Open paper" target="_blank")
        %span.glyphicon.glyphicon-new-window
      %a.paper(href="papers/2015_gecco.pdf" data-toggle="tooltip" data-placement="top" title="View PDF")
        %span.glyphicon.glyphicon-cloud-download
    %a.paper(href="papers/2015_gecco.pdf")
      %img.pubthumb(src="images/thumbs/2015_gecco.png")
    %h4.pubtitle#c47
      Multi-objective BDD optimization with evolutionary algorithms
    .pubauthor
      Saeideh Shirinzadeh,
      %strong Mathias Soeken,
      Rolf Drechsler
    .pubcite
      %span.label.label-warning Conference Paper 47
      In Genetic and Evolutionary Computation Conference (GECCO) | Madrid, Spain, July 2015 | Pages 751&ndash;758 | Publisher: ACM
.item
  .pubmain
    .pubassets
      %a(href="http://dx.doi.org/10.1109/DDECS.2015.19" data-toggle="tooltip" data-placement="top" title="Open paper" target="_blank")
        %span.glyphicon.glyphicon-new-window
      %a.paper(href="papers/2015_ddecs.pdf" data-toggle="tooltip" data-placement="top" title="View PDF")
        %span.glyphicon.glyphicon-cloud-download
    %a.paper(href="papers/2015_ddecs.pdf")
      %img.pubthumb(src="images/thumbs/2015_ddecs.png")
    %h4.pubtitle#c46
      Sentence quality assessment based on natural language processing and artificial ingelligence
    .pubauthor
      Arman Allahyari-Abhari,
      %strong Mathias Soeken,
      Rolf Drechsler
    .pubcite
      %span.label.label-warning Conference Paper 46
      In IEEE International Symposium on Design and Diagnostics of Electronic Circuits and Systems (DDECS) | Belgrad, Serbia, April 2015 | Pages 183&ndash;188 | Publisher: IEEE
.item
  .pubmain
    .pubassets
      %a(href="http://dx.doi.org/10.1109/ISMVL.2015.37" data-toggle="tooltip" data-placement="top" title="Open paper" target="_blank")
        %span.glyphicon.glyphicon-new-window
      %a.paper(href="papers/2015_ismvl_2.pdf" data-toggle="tooltip" data-placement="top" title="View PDF")
        %span.glyphicon.glyphicon-cloud-download
    %a.paper(href="papers/2015_ismvl_2.pdf")
      %img.pubthumb(src="images/thumbs/2015_ismvl_2.png")
    %h4.pubtitle#c45
      Fredkin-enabled transformation-based reversible logic synthesis
    .pubauthor
      %strong Mathias Soeken,
      Anupam Chattopadhyay
    .pubcite
      %span.label.label-warning Conference Paper 45
      In International Symposium on Multiple-Valued Logic (ISMVL) | Waterloo, ON, Canada, May 2015 | Pages 60&ndash;65 | Publisher: IEEE
.item
  .pubmain
    .pubassets
      %a(href="http://dx.doi.org/10.1109/ISMVL.2015.44" data-toggle="tooltip" data-placement="top" title="Open paper" target="_blank")
        %span.glyphicon.glyphicon-new-window
      %a.paper(href="papers/2015_ismvl_1.pdf" data-toggle="tooltip" data-placement="top" title="View PDF")
        %span.glyphicon.glyphicon-cloud-download
    %a.paper(href="papers/2015_ismvl_1.pdf")
      %img.pubthumb(src="images/thumbs/2015_ismvl_1.png")
    %h4.pubtitle#c44
      Dynamic template matching with mixed-polarity Toffoli gates
    .pubauthor
      Md. Mazder Rahman,
      %strong Mathias Soeken,
      Gerhard W. Dueck
    .pubcite
      %span.label.label-warning Conference Paper 44
      In International Symposium on Multiple-Valued Logic (ISMVL) | Waterloo, ON, Canada, May 2015 | Pages 72&ndash;77 | Publisher: IEEE
%h4 2014
.item
  .pubmain
    .pubassets
      %a(href="http://dx.doi.org/10.1109/FDL.2014.7119353" data-toggle="tooltip" data-placement="top" title="Open paper" target="_blank")
        %span.glyphicon.glyphicon-new-window
      %a.paper(href="papers/2014_fdl_2.pdf" data-toggle="tooltip" data-placement="top" title="View PDF")
        %span.glyphicon.glyphicon-cloud-download
    %a.paper(href="papers/2014_fdl_2.pdf")
      %img.pubthumb(src="images/thumbs/2014_fdl_2.png")
    %h4.pubtitle#c43
      metaSMT: A unified interface to SMT-LIB2
    .pubauthor
      Heinz Riener,
      %strong Mathias Soeken,
      Clemens Werther,
      Görschwin Fey,
      Rolf Drechsler
    .pubcite
      %span.label.label-warning Conference Paper 43
      In Forum on Specification and Design Languages (FDL) | Munich, Germany, October 2014 | Pages 1&ndash;6 | Publisher: IEEE
.item
  .pubmain
    .pubassets
      %a(href="http://dx.doi.org/10.1109/FDL.2014.7119356" data-toggle="tooltip" data-placement="top" title="Open paper" target="_blank")
        %span.glyphicon.glyphicon-new-window
      %a.paper(href="papers/2014_fdl_1.pdf" data-toggle="tooltip" data-placement="top" title="View PDF")
        %span.glyphicon.glyphicon-cloud-download
    %a.paper(href="papers/2014_fdl_1.pdf")
      %img.pubthumb(src="images/thumbs/2014_fdl_1.png")
    %h4.pubtitle#c42
      Automating the translation of assertions using natural language processing techniques
    .pubauthor
      %strong Mathias Soeken,
      Christopher B. Harris,
      Nabila Abdessaied,
      Ian G. Harris,
      Rolf Drechsler
    .pubcite
      %span.label.label-warning Conference Paper 42
      In Forum on Specification and Design Languages (FDL) | Munich, Germany, October 2014 | Pages 1&ndash;8 | Publisher: IEEE
.item
  .pubmain
    .pubassets
      %a(href="http://doi.acm.org/10.1145/2660540.2660983" data-toggle="tooltip" data-placement="top" title="Open paper" target="_blank")
        %span.glyphicon.glyphicon-new-window
      %a.paper(href="papers/2014_sbcci.pdf" data-toggle="tooltip" data-placement="top" title="View PDF")
        %span.glyphicon.glyphicon-cloud-download
    %a.paper(href="papers/2014_sbcci.pdf")
      %img.pubthumb(src="images/thumbs/2014_sbcci.png")
    %h4.pubtitle#c41
      Self-verification as the key technology for next generation electronic systems
    .pubauthor
      Rolf Drechsler,
      Hoang M. Le,
      %strong Mathias Soeken
    .pubcite
      %span.label.label-warning Conference Paper 41
      In Symposium on Integrated Circuits and Systems Design (SBCCI) | Aracaju, Brazil, September 2014 | Pages 15:1&ndash;15:4 | Publisher: ACM
.item
  .pubmain
    .pubassets
      %a(href="http://dx.doi.org/10.1007/978-3-662-44739-0_35" data-toggle="tooltip" data-placement="top" title="Open paper" target="_blank")
        %span.glyphicon.glyphicon-new-window
      %a.paper(href="papers/2014_apms.pdf" data-toggle="tooltip" data-placement="top" title="View PDF")
        %span.glyphicon.glyphicon-cloud-download
    %a.paper(href="papers/2014_apms.pdf")
      %img.pubthumb(src="images/thumbs/2014_apms.png")
    %h4.pubtitle#c40
      Requirements engineering for cyber-physical systems - challenges in the context of "Industrie 4.0"
    .pubauthor
      Stefan Wiesner,
      Christian Gorldt,
      %strong Mathias Soeken,
      Klaus-Dieter Thoben,
      Rolf Drechsler
    .pubcite
      %span.label.label-warning Conference Paper 40
      In Advances in Production Management Systems (APMS) | Ajaccio, France, September 2014 | Pages 281&ndash;288 | Publisher: IFIP
.item
  .pubmain
    .pubassets
      %a(href="http://dx.doi.org/10.1109/ICCAD.2014.7001410" data-toggle="tooltip" data-placement="top" title="Open paper" target="_blank")
        %span.glyphicon.glyphicon-new-window
      %a.paper(href="papers/2014_iccad.pdf" data-toggle="tooltip" data-placement="top" title="View PDF")
        %span.glyphicon.glyphicon-cloud-download
    %a.paper(href="papers/2014_iccad.pdf")
      %img.pubthumb(src="images/thumbs/2014_iccad.png")
    %h4.pubtitle#c39
      Automated and quality-driven requirements engineering
    .pubauthor
      Rolf Drechsler,
      %strong Mathias Soeken,
      Robert Wille
    .pubcite
      %span.label.label-warning Conference Paper 39
      In International Conference on Computer-Aided Design (ICCAD) | San Jose, CA, USA, November 2014 | Pages 586&ndash;590 | Publisher: IEEE
.item
  .pubmain
    .pubassets
      %a(href="http://dx.doi.org/10.1007/978-3-319-09099-3_5" data-toggle="tooltip" data-placement="top" title="Open paper" target="_blank")
        %span.glyphicon.glyphicon-new-window
      %a.paper(href="papers/2014_tap.pdf" data-toggle="tooltip" data-placement="top" title="View PDF")
        %span.glyphicon.glyphicon-cloud-download
    %a.paper(href="papers/2014_tap.pdf")
      %img.pubthumb(src="images/thumbs/2014_tap.png")
    %h4.pubtitle#c38
      Behaviour driven development for tests and verification
    .pubauthor
      Melanie Diepenbeck,
      Ulrich Kühne,
      %strong Mathias Soeken,
      Rolf Drechsler
    .pubcite
      %span.label.label-warning Conference Paper 38
      In International Conference on Tests and Proofs (TAP) | York, England, July 2014 | Pages 61&ndash;77 | Publisher: Springer
.item
  .pubmain
    .pubassets
      %a(href="http://dx.doi.org/10.1007/978-3-319-08494-7_13" data-toggle="tooltip" data-placement="top" title="Open paper" target="_blank")
        %span.glyphicon.glyphicon-new-window
      %a.paper(href="papers/2014_rc_2.pdf" data-toggle="tooltip" data-placement="top" title="View PDF")
        %span.glyphicon.glyphicon-cloud-download
    %a.paper(href="papers/2014_rc_2.pdf")
      %img.pubthumb(src="images/thumbs/2014_rc_2.png")
    %h4.pubtitle#c37
      Mapping NCV circuits to optimized Clifford+T circuits
    .pubauthor
      D. Michael Miller,
      %strong Mathias Soeken,
      Rolf Drechsler
    .pubcite
      %span.label.label-warning Conference Paper 37
      In Conference on Reversible Computation (RC) | Kyoto, Japan, July 2014 | Pages 163&ndash;175 | Publisher: Springer
.item
  .pubmain
    .pubassets
      %a(href="http://dx.doi.org/10.1007/978-3-319-08494-7_12" data-toggle="tooltip" data-placement="top" title="Open paper" target="_blank")
        %span.glyphicon.glyphicon-new-window
      %a.paper(href="papers/2014_rc_1.pdf" data-toggle="tooltip" data-placement="top" title="View PDF")
        %span.glyphicon.glyphicon-cloud-download
    %a.paper(href="papers/2014_rc_1.pdf")
      %img.pubthumb(src="images/thumbs/2014_rc_1.png")
    %h4.pubtitle#c36
      Quantum circuit optimization by Hadamard gate reduction
    .pubauthor
      Nabila Abdessaied,
      %strong Mathias Soeken,
      Rolf Drechsler
    .pubcite
      %span.label.label-warning Conference Paper 36
      In Conference on Reversible Computation (RC) | Kyoto, Japan, July 2014 | Pages 149&ndash;162 | Publisher: Springer
%h4 2013
.item
  .pubmain
    .pubassets
      %a(href="http://dx.doi.org/10.1109/IDT.2013.6727084" data-toggle="tooltip" data-placement="top" title="Open paper" target="_blank")
        %span.glyphicon.glyphicon-new-window
      %a.paper(href="papers/2013_idt.pdf" data-toggle="tooltip" data-placement="top" title="View PDF")
        %span.glyphicon.glyphicon-cloud-download
    %a.paper(href="papers/2013_idt.pdf")
      %img.pubthumb(src="images/thumbs/2013_idt.png")
    %h4.pubtitle#c35
      Grammar-based program generation based on model finding
    .pubauthor
      %strong Mathias Soeken,
      Rolf Drechsler
    .pubcite
      %span.label.label-warning Conference Paper 35
      In International Test and Design Symposium (IDT) | Marrakesh, Marocco, December 2013 | Pages 1&ndash;5 | Publisher: IEEE
.item
  .pubmain
    .pubassets
      %a(href="http://dx.doi.org/10.1007/978-3-642-38986-3_16" data-toggle="tooltip" data-placement="top" title="Open paper" target="_blank")
        %span.glyphicon.glyphicon-new-window
      %a.paper(href="papers/2013_rc_2.pdf" data-toggle="tooltip" data-placement="top" title="View PDF")
        %span.glyphicon.glyphicon-cloud-download
    %a.paper(href="papers/2013_rc_2.pdf")
      %img.pubthumb(src="images/thumbs/2013_rc_2.png")
    %h4.pubtitle#c34
      White dots do matter: Rewriting reversible logic circuits
    .pubauthor
      %strong Mathias Soeken,
      Michael Kirkedal Thomsen
    .pubcite
      %span.label.label-warning Conference Paper 34
      In Conference on Reversible Computation (RC) | Victoria, BC, Canada, July 2013 | Pages 196&ndash;208 | Publisher: Springer
.item
  .pubmain
    .pubassets
      %a(href="http://dx.doi.org/10.1007/978-3-642-38986-3_18" data-toggle="tooltip" data-placement="top" title="Open paper" target="_blank")
        %span.glyphicon.glyphicon-new-window
      %a.paper(href="papers/2013_rc_1.pdf" data-toggle="tooltip" data-placement="top" title="View PDF")
        %span.glyphicon.glyphicon-cloud-download
    %a.paper(href="papers/2013_rc_1.pdf")
      %img.pubthumb(src="images/thumbs/2013_rc_1.png")
    %h4.pubtitle#c33
      Reducing the depth of quantum circuits using additional lines
    .pubauthor
      Nabila Abdessaied,
      Robert Wille,
      %strong Mathias Soeken,
      Rolf Drechsler
    .pubcite
      %span.label.label-warning Conference Paper 33
      In Conference on Reversible Computation (RC) | Victoria, BC, Canada, July 2013 | Pages 221&ndash;233 | Publisher: Springer
.item
  .pubmain
    .pubassets
      %a(href="http://dx.doi.org/10.1109/DDECS.2013.6549775" data-toggle="tooltip" data-placement="top" title="Open paper" target="_blank")
        %span.glyphicon.glyphicon-new-window
      %a.paper(href="papers/2013_ddecs.pdf" data-toggle="tooltip" data-placement="top" title="View PDF")
        %span.glyphicon.glyphicon-cloud-download
    %a.paper(href="papers/2013_ddecs.pdf")
      %img.pubthumb(src="images/thumbs/2013_ddecs.png")
    %h4.pubtitle#c32
      Hardware-software co-visualization: Developing systems in the holodeck
    .pubauthor
      Rolf Drechsler,
      %strong Mathias Soeken
    .pubcite
      %span.label.label-warning Conference Paper 32
      In IEEE International Symposium on Design and Diagnostics of Electronic Circuits and Systems (DDECS) | Karlovy Vary, Czech Republic, April 2013 | Pages 1&ndash;4 | Publisher: IEEE
.item
  .pubmain
    .pubassets
      
      %a.paper(href="papers/2013_dgk.pdf" data-toggle="tooltip" data-placement="top" title="View PDF")
        %span.glyphicon.glyphicon-cloud-download
    %a.paper(href="papers/2013_dgk.pdf")
      %img.pubthumb(src="images/nothumb.png")
    %h4.pubtitle#c31
      Evaluation of site occupancy factors in crystal structure refinements using Boolean satisfiability techniques
    .pubauthor
      %strong Mathias Soeken,
      Rolf Drechsler,
      Reinhard X. Fischer
    .pubcite
      %span.label.label-warning Conference Paper 31
      In Annual Conference of the German Crystallographic Society (DGK) | Freiberg, Germany, March 2013 | Publisher: 
.item
  .pubmain
    .pubassets
      %a(href="http://dx.doi.org/10.1109/IWAST.2013.6595796" data-toggle="tooltip" data-placement="top" title="Open paper" target="_blank")
        %span.glyphicon.glyphicon-new-window
      %a.paper(href="papers/2013_ast.pdf" data-toggle="tooltip" data-placement="top" title="View PDF")
        %span.glyphicon.glyphicon-cloud-download
    %a.paper(href="papers/2013_ast.pdf")
      %img.pubthumb(src="images/thumbs/2013_ast.png")
    %h4.pubtitle#c30
      Towards automatic scenario generation from coverage information
    .pubauthor
      Melanie Diepenbeck,
      %strong Mathias Soeken,
      Daniel Große,
      Rolf Drechsler
    .pubcite
      %span.label.label-warning Conference Paper 30
      In International Workshop on Automation of Software Test (AST) | San Francisco, CA, USA, May 2013 | Pages 82&ndash;88 | Publisher: ACM
.item
  .pubmain
    .pubassets
      %a(href="http://dx.doi.org/10.1109/ISMVL.2013.22" data-toggle="tooltip" data-placement="top" title="Open paper" target="_blank")
        %span.glyphicon.glyphicon-new-window
      %a.paper(href="papers/2013_ismvl_2.pdf" data-toggle="tooltip" data-placement="top" title="View PDF")
        %span.glyphicon.glyphicon-cloud-download
    %a.paper(href="papers/2013_ismvl_2.pdf")
      %img.pubthumb(src="images/thumbs/2013_ismvl_2.png")
    %h4.pubtitle#c29
      Debugging of reversible circuits using πDDs
    .pubauthor
      Laura Tague,
      %strong Mathias Soeken,
      Shin-ichi Minato,
      Rolf Drechsler
    .pubcite
      %span.label.label-warning Conference Paper 29
      In International Symposium on Multiple-Valued Logic (ISMVL) | Toyama, Japan, May 2013 | Pages 316&ndash;321 | Publisher: IEEE
.item
  .pubmain
    .pubassets
      %a(href="http://dx.doi.org/10.1109/ISMVL.2013.26" data-toggle="tooltip" data-placement="top" title="Open paper" target="_blank")
        %span.glyphicon.glyphicon-new-window
      %a.paper(href="papers/2013_ismvl_1.pdf" data-toggle="tooltip" data-placement="top" title="View PDF")
        %span.glyphicon.glyphicon-cloud-download
    %a.paper(href="papers/2013_ismvl_1.pdf")
      %img.pubthumb(src="images/thumbs/2013_ismvl_1.png")
    %h4.pubtitle#c28
      Exact template matching using Boolean satisfiability
    .pubauthor
      Nabila Abdessaied,
      %strong Mathias Soeken,
      Robert Wille,
      Rolf Drechsler
    .pubcite
      %span.label.label-warning Conference Paper 28
      In International Symposium on Multiple-Valued Logic (ISMVL) | Toyama, Japan, May 2013 | Pages 328&ndash;333 | Publisher: IEEE
.item
  .pubmain
    .pubassets
      %a(href="http://dl.acm.org/citation.cfm?id=2485574" data-toggle="tooltip" data-placement="top" title="Open paper" target="_blank")
        %span.glyphicon.glyphicon-new-window
      %a.paper(href="papers/2013_date_2.pdf" data-toggle="tooltip" data-placement="top" title="View PDF")
        %span.glyphicon.glyphicon-cloud-download
    %a.paper(href="papers/2013_date_2.pdf")
      %img.pubthumb(src="images/thumbs/2013_date_2.png")
    %h4.pubtitle#c27
      Determining relevant model elements for the verification of UML/OCL specifications
    .pubauthor
      Julia Seiter,
      Robert Wille,
      %strong Mathias Soeken,
      Rolf Drechsler
    .pubcite
      %span.label.label-warning Conference Paper 27
      In Design, Automation and Test in Europe (DATE) | Grenoble, France, March 2013 | Pages 1189&ndash;1192 | Publisher: IEEE
.item
  .pubmain
    .pubassets
      %a(href="http://dl.acm.org/citation.cfm?id=2485575" data-toggle="tooltip" data-placement="top" title="Open paper" target="_blank")
        %span.glyphicon.glyphicon-new-window
      %a.paper(href="papers/2013_date_1.pdf" data-toggle="tooltip" data-placement="top" title="View PDF")
        %span.glyphicon.glyphicon-cloud-download
    %a.paper(href="papers/2013_date_1.pdf")
      %img.pubthumb(src="images/thumbs/2013_date_1.png")
    %h4.pubtitle#c26
      Towards a generic verification methodology for system models
    .pubauthor
      Robert Wille,
      Martin Gogolla,
      %strong Mathias Soeken,
      Mirko Kuhlmann,
      Rolf Drechsler
    .pubcite
      %span.label.label-warning Conference Paper 26
      In Design, Automation and Test in Europe (DATE) | Grenoble, France, March 2013 | Pages 1193&ndash;1196 | Publisher: IEEE
.item
  .pubmain
    .pubassets
      %a(href="http://dx.doi.org/10.1109/ASPDAC.2013.6509587" data-toggle="tooltip" data-placement="top" title="Open paper" target="_blank")
        %span.glyphicon.glyphicon-new-window
      %a.paper(href="papers/2013_aspdac.pdf" data-toggle="tooltip" data-placement="top" title="View PDF")
        %span.glyphicon.glyphicon-cloud-download
    %a.paper(href="papers/2013_aspdac.pdf")
      %img.pubthumb(src="images/thumbs/2013_aspdac.png")
    %h4.pubtitle#c25
      Improving the mapping of reversible circuits to quantum circuits using multiple target lines
    .pubauthor
      Robert Wille,
      %strong Mathias Soeken,
      Christian Otterstedt,
      Rolf Drechsler
    .pubcite
      %span.label.label-warning Conference Paper 25
      In Asia and South Pacific Design Automation Conference (ASP-DAC) | Yokohama, Japan, January 2013 | Pages 145&ndash;150 | Publisher: IEEE
%h4 2012
.item
  .pubmain
    .pubassets
      %a(href="http://dx.doi.org/10.1007/978-3-642-36315-3_16" data-toggle="tooltip" data-placement="top" title="Open paper" target="_blank")
        %span.glyphicon.glyphicon-new-window
      %a.paper(href="papers/2012_rc_2.pdf" data-toggle="tooltip" data-placement="top" title="View PDF")
        %span.glyphicon.glyphicon-cloud-download
    %a.paper(href="papers/2012_rc_2.pdf")
      %img.pubthumb(src="images/thumbs/2012_rc_2.png")
    %h4.pubtitle#c24
      Using πDDs in the design for reversible circuits
    .pubauthor
      %strong Mathias Soeken,
      Robert Wille,
      Shin-ichi Minato,
      Rolf Drechsler
    .pubcite
      %span.label.label-warning Conference Paper 24
      In Conference on Reversible Computation (RC) | Copenhagen, Denmark, July 2012 | Pages 197&ndash;203 | Publisher: Springer
.item
  .pubmain
    .pubassets
      %a(href="http://dx.doi.org/10.1007/978-3-642-36315-3_15" data-toggle="tooltip" data-placement="top" title="Open paper" target="_blank")
        %span.glyphicon.glyphicon-new-window
      %a.paper(href="papers/2012_rc_1.pdf" data-toggle="tooltip" data-placement="top" title="View PDF")
        %span.glyphicon.glyphicon-cloud-download
    %a.paper(href="papers/2012_rc_1.pdf")
      %img.pubthumb(src="images/thumbs/2012_rc_1.png")
    %h4.pubtitle#c23
      Property checking of quantum circuits using quantum multiple-valued decision diagrams
    .pubauthor
      Julia Seiter,
      %strong Mathias Soeken,
      Robert Wille,
      Rolf Drechsler
    .pubcite
      %span.label.label-warning Conference Paper 23
      In Conference on Reversible Computation (RC) | Copenhagen, Denmark, July 2012 | Pages 183&ndash;196 | Publisher: Springer
.item
  .pubmain
    .pubassets
      %a(href="http://dx.doi.org/10.1109/HLDVT.2012.6418237" data-toggle="tooltip" data-placement="top" title="Open paper" target="_blank")
        %span.glyphicon.glyphicon-new-window
      %a.paper(href="papers/2012_hldvt.pdf" data-toggle="tooltip" data-placement="top" title="View PDF")
        %span.glyphicon.glyphicon-cloud-download
    %a.paper(href="papers/2012_hldvt.pdf")
      %img.pubthumb(src="images/thumbs/2012_hldvt.png")
    %h4.pubtitle#c22
      Behavior driven development for circuit design and verification
    .pubauthor
      Melanie Diepenbeck,
      %strong Mathias Soeken,
      Daniel Große,
      Rolf Drechsler
    .pubcite
      %span.label.label-warning Conference Paper 22
      In International Workshop on High-Level Design Validation and Test (HLDVT) | Huntington Beach, CA, USA, November 2012 | Pages 9&ndash;16 | Publisher: IEEE
.item
  .pubmain
    .pubassets
      %a(href="http://dx.doi.org/10.1007/978-3-642-33654-6_3" data-toggle="tooltip" data-placement="top" title="Open paper" target="_blank")
        %span.glyphicon.glyphicon-new-window
      %a.paper(href="papers/2012_icgt.pdf" data-toggle="tooltip" data-placement="top" title="View PDF")
        %span.glyphicon.glyphicon-cloud-download
    %a.paper(href="papers/2012_icgt.pdf")
      %img.pubthumb(src="images/thumbs/2012_icgt.png")
    %h4.pubtitle#c21
      Completeness-Driven Development
    .pubauthor
      Rolf Drechsler,
      Melanie Diepenbeck,
      Daniel Große,
      Ulrich Kühne,
      Hoang M. Le,
      Julia Seiter,
      %strong Mathias Soeken,
      Robert Wille
    .pubcite
      %span.label.label-warning Conference Paper 21
      In International Conference on Graph Transformation (ICGT) | Bremen, Germany, September 2012 | Pages 38&ndash;50 | Publisher: Springer
.item
  .pubmain
    .pubassets
      %a(href="http://ieeexplore.ieee.org/xpl/freeabs_all.jsp?arnumber=6336984" data-toggle="tooltip" data-placement="top" title="Open paper" target="_blank")
        %span.glyphicon.glyphicon-new-window
      %a.paper(href="papers/2012_fdl.pdf" data-toggle="tooltip" data-placement="top" title="View PDF")
        %span.glyphicon.glyphicon-cloud-download
    %a.paper(href="papers/2012_fdl.pdf")
      %img.pubthumb(src="images/thumbs/2012_fdl.png")
    %h4.pubtitle#c20
      Formal Specification Level: Towards verification-driven design based on natural language processing
    .pubauthor
      Rolf Drechsler,
      %strong Mathias Soeken,
      Robert Wille
    .pubcite
      %span.label.label-warning Conference Paper 20
      In Forum on Specification and Design Languages (FDL) | Vienna, Austria, September 2012 | Pages 53&ndash;58 | Publisher: IEEE
.item
  .pubmain
    .pubassets
      %a(href="http://dx.doi.org/10.1109/ISVLSI.2012.43" data-toggle="tooltip" data-placement="top" title="Open paper" target="_blank")
        %span.glyphicon.glyphicon-new-window
      %a.paper(href="papers/2012_isvlsi.pdf" data-toggle="tooltip" data-placement="top" title="View PDF")
        %span.glyphicon.glyphicon-cloud-download
    %a.paper(href="papers/2012_isvlsi.pdf")
      %img.pubthumb(src="images/thumbs/2012_isvlsi.png")
    %h4.pubtitle#c19
      Circuit line minimization in the HDL-based synthesis of reversible logic
    .pubauthor
      Robert Wille,
      %strong Mathias Soeken,
      Eleonora Schönborn,
      Rolf Drechsler
    .pubcite
      %span.label.label-warning Conference Paper 19
      In IEEE Computer Society Annual Symposium on VLSI (ISVLSI) | Armherst, CA, USA, August 2012 | Pages 213&ndash;218 | Publisher: IEEE
.item
  .pubmain
    .pubassets
      %a(href="http://dx.doi.org/10.1007/978-3-642-30561-0_19" data-toggle="tooltip" data-placement="top" title="Open paper" target="_blank")
        %span.glyphicon.glyphicon-new-window
      %a.paper(href="papers/2012_tools.pdf" data-toggle="tooltip" data-placement="top" title="View PDF")
        %span.glyphicon.glyphicon-cloud-download
    %a.paper(href="papers/2012_tools.pdf")
      %img.pubthumb(src="images/thumbs/2012_tools.png")
    %h4.pubtitle#c18
      Assisted behavior driven development using natural language processing
    .pubauthor
      %strong Mathias Soeken,
      Robert Wille,
      Rolf Drechsler
    .pubcite
      %span.label.label-warning Conference Paper 18
      In International Conference on Objects, Models, Components, Patterns (TOOLS) | Prague, Czech Republic, May 2012 | Pages 269&ndash;287 | Publisher: Springer
.item
  .pubmain
    .pubassets
      %a(href="http://doi.ieeecomputersociety.org/10.1109/ISMVL.2012.64" data-toggle="tooltip" data-placement="top" title="Open paper" target="_blank")
        %span.glyphicon.glyphicon-new-window
      %a.paper(href="papers/2012_ismvl_3.pdf" data-toggle="tooltip" data-placement="top" title="View PDF")
        %span.glyphicon.glyphicon-cloud-download
    %a.paper(href="papers/2012_ismvl_3.pdf")
      %img.pubthumb(src="images/thumbs/2012_ismvl_3.png")
    %h4.pubtitle#c17
      Optimizing the mapping of reversible circuits to four-valued quantum gate circuits
    .pubauthor
      %strong Mathias Soeken,
      Zahra Sasanian,
      Robert Wille,
      D. Michael Miller,
      Rolf Drechsler
    .pubcite
      %span.label.label-warning Conference Paper 17
      In International Symposium on Multiple-Valued Logic (ISMVL) | Victoria, BC, Canada, May 2012 | Pages 173&ndash;178 | Publisher: IEEE
.item
  .pubmain
    .pubassets
      %a(href="http://doi.ieeecomputersociety.org/10.1109/ISMVL.2012.71" data-toggle="tooltip" data-placement="top" title="Open paper" target="_blank")
        %span.glyphicon.glyphicon-new-window
      %a.paper(href="papers/2012_ismvl_2.pdf" data-toggle="tooltip" data-placement="top" title="View PDF")
        %span.glyphicon.glyphicon-cloud-download
    %a.paper(href="papers/2012_ismvl_2.pdf")
      %img.pubthumb(src="images/thumbs/2012_ismvl_2.png")
    %h4.pubtitle#c16
      Exact synthesis of Toffoli gate circuits with negative control lines
    .pubauthor
      Robert Wille,
      %strong Mathias Soeken,
      Nils Przigoda,
      Rolf Drechsler
    .pubcite
      %span.label.label-warning Conference Paper 16
      In International Symposium on Multiple-Valued Logic (ISMVL) | Victoria, BC, Canada, May 2012 | Pages 69&ndash;74 | Publisher: IEEE
.item
  .pubmain
    .pubassets
      %a(href="http://doi.ieeecomputersociety.org/10.1109/ISMVL.2012.72" data-toggle="tooltip" data-placement="top" title="Open paper" target="_blank")
        %span.glyphicon.glyphicon-new-window
      %a.paper(href="papers/2012_ismvl_1.pdf" data-toggle="tooltip" data-placement="top" title="View PDF")
        %span.glyphicon.glyphicon-cloud-download
    %a.paper(href="papers/2012_ismvl_1.pdf")
      %img.pubthumb(src="images/thumbs/2012_ismvl_1.png")
    %h4.pubtitle#c15
      A synthesis flow for sequential reversible circuits
    .pubauthor
      %strong Mathias Soeken,
      Robert Wille,
      Christian Otterstedt,
      Rolf Drechsler
    .pubcite
      %span.label.label-warning Conference Paper 15
      In International Symposium on Multiple-Valued Logic (ISMVL) | Victoria, BC, Canada, May 2012 | Pages 299&ndash;304 | Publisher: IEEE
.item
  .pubmain
    .pubassets
      %a(href="http://ieeexplore.ieee.org/xpl/freeabs_all.jsp?arnumber=6176669" data-toggle="tooltip" data-placement="top" title="Open paper" target="_blank")
        %span.glyphicon.glyphicon-new-window
      %a.paper(href="papers/2012_date_2.pdf" data-toggle="tooltip" data-placement="top" title="View PDF")
        %span.glyphicon.glyphicon-cloud-download
    %a.paper(href="papers/2012_date_2.pdf")
      %img.pubthumb(src="images/thumbs/2012_date_2.png")
    %h4.pubtitle#c14
      Eliminating invariants in UML/OCL models
    .pubauthor
      %strong Mathias Soeken,
      Robert Wille,
      Rolf Drechsler
    .pubcite
      %span.label.label-warning Conference Paper 14
      In Design, Automation and Test in Europe (DATE) | Dresden, Germany, March 2012 | Pages 1142&ndash;1145 | Publisher: IEEE
.item
  .pubmain
    .pubassets
      %a(href="http://ieeexplore.ieee.org/xpl/freeabs_all.jsp?arnumber=6176655" data-toggle="tooltip" data-placement="top" title="Open paper" target="_blank")
        %span.glyphicon.glyphicon-new-window
      %a.paper(href="papers/2012_date_1.pdf" data-toggle="tooltip" data-placement="top" title="View PDF")
        %span.glyphicon.glyphicon-cloud-download
    %a.paper(href="papers/2012_date_1.pdf")
      %img.pubthumb(src="images/thumbs/2012_date_1.png")
    %h4.pubtitle#c13
      Debugging of inconsistent UML/OCL models
    .pubauthor
      Robert Wille,
      %strong Mathias Soeken,
      Rolf Drechsler
    .pubcite
      %span.label.label-warning Conference Paper 13
      In Design, Automation and Test in Europe (DATE) | Dresden, Germany, March 2012 | Pages 1078&ndash;1083 | Publisher: IEEE
.item
  .pubmain
    .pubassets
      %a(href="http://dx.doi.org/10.1109/ASPDAC.2012.6165069" data-toggle="tooltip" data-placement="top" title="Open paper" target="_blank")
        %span.glyphicon.glyphicon-new-window
      %a.paper(href="papers/2012_aspdac.pdf" data-toggle="tooltip" data-placement="top" title="View PDF")
        %span.glyphicon.glyphicon-cloud-download
    %a.paper(href="papers/2012_aspdac.pdf")
      %img.pubthumb(src="images/thumbs/2012_aspdac.png")
    %h4.pubtitle#c12
      Synthesis of reversible circuits with minimal lines for large functions
    .pubauthor
      %strong Mathias Soeken,
      Robert Wille,
      Nils Przigoda,
      Christoph Hilken,
      Rolf Drechsler
    .pubcite
      %span.label.label-warning Conference Paper 12
      In Asia and South Pacific Design Automation Conference (ASP-DAC) | Sydney, Australia, January 2012 | Pages 85&ndash;92 | Publisher: IEEE
%h4 2011
.item
  .pubmain
    .pubassets
      %a(href="http://dx.doi.org/10.1145/2095654.2095657" data-toggle="tooltip" data-placement="top" title="Open paper" target="_blank")
        %span.glyphicon.glyphicon-new-window
      %a.paper(href="papers/2011_modevva.pdf" data-toggle="tooltip" data-placement="top" title="View PDF")
        %span.glyphicon.glyphicon-cloud-download
    %a.paper(href="papers/2011_modevva.pdf")
      %img.pubthumb(src="images/thumbs/2011_modevva.png")
    %h4.pubtitle#c11
      Towards automatic determination of problem bounds for object instantiation in static model verification
    .pubauthor
      %strong Mathias Soeken,
      Robert Wille,
      Rolf Drechsler
    .pubcite
      %span.label.label-warning Conference Paper 11
      In Model-Driven Engineering, Verification, And Validation (MoDeVVa) | Wellington, New Zealand, October 2011 | Pages 2 | Publisher: ACM
.item
  .pubmain
    .pubassets
      %a(href="http://dx.doi.org/10.1007/978-3-642-21768-5_12" data-toggle="tooltip" data-placement="top" title="Open paper" target="_blank")
        %span.glyphicon.glyphicon-new-window
      %a.paper(href="papers/2011_tap.pdf" data-toggle="tooltip" data-placement="top" title="View PDF")
        %span.glyphicon.glyphicon-cloud-download
    %a.paper(href="papers/2011_tap.pdf")
      %img.pubthumb(src="images/thumbs/2011_tap.png")
    %h4.pubtitle#c10
      Encoding OCL data types for SAT-based verification of UML/OCL models
    .pubauthor
      %strong Mathias Soeken,
      Robert Wille,
      Rolf Drechsler
    .pubcite
      %span.label.label-warning Conference Paper 10
      In International Conference on Tests and Proofs (TAP) | Zürich, Switzerland, June 2011 | Pages 152&ndash;170 | Publisher: Springer
.item
  .pubmain
    .pubassets
      %a(href="http://dx.doi.org/10.1109/DDECS.2011.5783129" data-toggle="tooltip" data-placement="top" title="Open paper" target="_blank")
        %span.glyphicon.glyphicon-new-window
      %a.paper(href="papers/2011_ddecs.pdf" data-toggle="tooltip" data-placement="top" title="View PDF")
        %span.glyphicon.glyphicon-cloud-download
    %a.paper(href="papers/2011_ddecs.pdf")
      %img.pubthumb(src="images/thumbs/2011_ddecs.png")
    %h4.pubtitle#c9
      Automatic property generation for the formal verification of bus bridges
    .pubauthor
      %strong Mathias Soeken,
      Ulrich Kühne,
      Martin Freibothe,
      Görschwin Fey,
      Rolf Drechsler
    .pubcite
      %span.label.label-warning Conference Paper 9
      In IEEE International Symposium on Design and Diagnostics of Electronic Circuits and Systems (DDECS) | Cottbus, Germany, April 2011 | Pages 417&ndash;422 | Publisher: IEEE
.item
  .pubmain
    .pubassets
      %a(href="http://doi.ieeecomputersociety.org/10.1109/ISMVL.2011.39" data-toggle="tooltip" data-placement="top" title="Open paper" target="_blank")
        %span.glyphicon.glyphicon-new-window
      %a.paper(href="papers/2011_ismvl.pdf" data-toggle="tooltip" data-placement="top" title="View PDF")
        %span.glyphicon.glyphicon-cloud-download
    %a.paper(href="papers/2011_ismvl.pdf")
      %img.pubthumb(src="images/thumbs/2011_ismvl.png")
    %h4.pubtitle#c8
      Designing a RISC CPU in reversible logic
    .pubauthor
      Robert Wille,
      %strong Mathias Soeken,
      Daniel Große,
      Eleonora Schönborn,
      Rolf Drechsler
    .pubcite
      %span.label.label-warning Conference Paper 8
      In International Symposium on Multiple-Valued Logic (ISMVL) | Tuusula, Finland, May 2011 | Pages 170&ndash;175 | Publisher: IEEE
.item
  .pubmain
    .pubassets
      %a(href="http://dx.doi.org/10.1007/978-3-642-29517-1_6" data-toggle="tooltip" data-placement="top" title="Open paper" target="_blank")
        %span.glyphicon.glyphicon-new-window
      %a.paper(href="papers/2011_rc.pdf" data-toggle="tooltip" data-placement="top" title="View PDF")
        %span.glyphicon.glyphicon-cloud-download
    %a.paper(href="papers/2011_rc.pdf")
      %img.pubthumb(src="images/thumbs/2011_rc.png")
    %h4.pubtitle#c7
      RevKit: An open source toolkit for the design of reversible circuits
    .pubauthor
      %strong Mathias Soeken,
      Stefan Frehse,
      Robert Wille,
      Rolf Drechsler
    .pubcite
      %span.label.label-warning Conference Paper 7
      In Conference on Reversible Computation (RC) | Ghent, Belgium, July 2011 | Pages 65&ndash;76 | Publisher: Springer
.item
  .pubmain
    .pubassets
      %a(href="http://ieeexplore.ieee.org/xpls/abs_all.jsp?arnumber=5763177" data-toggle="tooltip" data-placement="top" title="Open paper" target="_blank")
        %span.glyphicon.glyphicon-new-window
      %a.paper(href="papers/2011_date.pdf" data-toggle="tooltip" data-placement="top" title="View PDF")
        %span.glyphicon.glyphicon-cloud-download
    %a.paper(href="papers/2011_date.pdf")
      %img.pubthumb(src="images/thumbs/2011_date.png")
    %h4.pubtitle#c6
      Verifying dynamic aspects of UML models
    .pubauthor
      %strong Mathias Soeken,
      Robert Wille,
      Rolf Drechsler
    .pubcite
      %span.label.label-warning Conference Paper 6
      In Design, Automation and Test in Europe (DATE) | Grenoble, France, March 2011 | Pages 1077&ndash;1082 | Publisher: IEEE
%h4 2010
.item
  .pubmain
    .pubassets
      %a(href="http://dx.doi.org/10.1109/IDT.2010.5724427" data-toggle="tooltip" data-placement="top" title="Open paper" target="_blank")
        %span.glyphicon.glyphicon-new-window
      %a.paper(href="papers/2010_idt.pdf" data-toggle="tooltip" data-placement="top" title="View PDF")
        %span.glyphicon.glyphicon-cloud-download
    %a.paper(href="papers/2010_idt.pdf")
      %img.pubthumb(src="images/thumbs/2010_idt.png")
    %h4.pubtitle#c5
      Hierarchical synthesis of reversible circuits using positive and negative davio decomposition
    .pubauthor
      %strong Mathias Soeken,
      Robert Wille,
      Rolf Drechsler
    .pubcite
      %span.label.label-warning Conference Paper 5
      In International Test and Design Symposium (IDT) | Abu Dhabi, United Arab Emirates, December 2010 | Pages 143&ndash;148 | Publisher: IEEE
.item
  .pubmain
    .pubassets
      %a(href="http://doi.acm.org/10.1145/1837274.1837439" data-toggle="tooltip" data-placement="top" title="Open paper" target="_blank")
        %span.glyphicon.glyphicon-new-window
      %a.paper(href="papers/2010_dac.pdf" data-toggle="tooltip" data-placement="top" title="View PDF")
        %span.glyphicon.glyphicon-cloud-download
    %a.paper(href="papers/2010_dac.pdf")
      %img.pubthumb(src="images/thumbs/2010_dac.png")
    %h4.pubtitle#c4
      Reducing the number of lines in reversible circuits
    .pubauthor
      Robert Wille,
      %strong Mathias Soeken,
      Rolf Drechsler
    .pubcite
      %span.label.label-warning Conference Paper 4
      In Design Automation Conference (DAC) | Anaheim, CA, USA, June 2010 | Pages 647&ndash;652 | Publisher: ACM/IEEE
.item
  .pubmain
    .pubassets
      %a(href="http://dx.doi.org/10.1109/DDECS.2010.5491754" data-toggle="tooltip" data-placement="top" title="Open paper" target="_blank")
        %span.glyphicon.glyphicon-new-window
      %a.paper(href="papers/2010_ddecs.pdf" data-toggle="tooltip" data-placement="top" title="View PDF")
        %span.glyphicon.glyphicon-cloud-download
    %a.paper(href="papers/2010_ddecs.pdf")
      %img.pubthumb(src="images/thumbs/2010_ddecs.png")
    %h4.pubtitle#c3
      Window optimization of reversible and quantum circuits
    .pubauthor
      %strong Mathias Soeken,
      Robert Wille,
      Gerhard W. Dueck,
      Rolf Drechsler
    .pubcite
      %span.label.label-warning Conference Paper 3
      In IEEE International Symposium on Design and Diagnostics of Electronic Circuits and Systems (DDECS) | Vienna, Austria, April 2010 | Pages 341&ndash;345 | Publisher: IEEE
.item
  .pubmain
    .pubassets
      %a(href="http://ieeexplore.ieee.org/xpls/abs_all.jsp?arnumber=5457017" data-toggle="tooltip" data-placement="top" title="Open paper" target="_blank")
        %span.glyphicon.glyphicon-new-window
      %a.paper(href="papers/2010_date.pdf" data-toggle="tooltip" data-placement="top" title="View PDF")
        %span.glyphicon.glyphicon-cloud-download
    %a.paper(href="papers/2010_date.pdf")
      %img.pubthumb(src="images/thumbs/2010_date.png")
    %h4.pubtitle#c2
      Verifying UML/OCL models using Boolean satisfiability
    .pubauthor
      %strong Mathias Soeken,
      Mirko Kuhlmann,
      Robert Wille,
      Martin Gogolla,
      Rolf Drechsler
    .pubcite
      %span.label.label-warning Conference Paper 2
      In Design, Automation and Test in Europe (DATE) | Dresden, Germany, March 2010 | Pages 1341-1344 | Publisher: IEEE
%h4 2008
.item
  .pubmain
    .pubassets
      %a(href="http://dx.doi.org/10.1109/ISVLSI.2008.82" data-toggle="tooltip" data-placement="top" title="Open paper" target="_blank")
        %span.glyphicon.glyphicon-new-window
      %a.paper(href="papers/2008_isvlsi.pdf" data-toggle="tooltip" data-placement="top" title="View PDF")
        %span.glyphicon.glyphicon-cloud-download
    %a.paper(href="papers/2008_isvlsi.pdf")
      %img.pubthumb(src="images/thumbs/2008_isvlsi.png")
    %h4.pubtitle#c1
      Using higher levels of abstraction for solving optimization problems by Boolean satisfiability
    .pubauthor
      Robert Wille,
      Daniel Große,
      %strong Mathias Soeken,
      Rolf Drechsler
    .pubcite
      %span.label.label-warning Conference Paper 1
      In IEEE Computer Society Annual Symposium on VLSI (ISVLSI) | Montpellier, France, April 2008 | Pages 411&ndash;416 | Publisher: IEEE
