{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 7.1 Build 156 04/30/2007 SJ Full Version " "Info: Version 7.1 Build 156 04/30/2007 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0} { "Info" "IQEXE_START_BANNER_TIME" "Mon Nov 11 11:26:11 2019 " "Info: Processing started: Mon Nov 11 11:26:11 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off Lab4 -c Lab4 --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off Lab4 -c Lab4 --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "clk " "Info: Assuming node \"clk\" is an undefined clock" {  } { { "Lab4.v" "" { Text "H:/DigitalProgrammingLab4/Lab4.v" 3 -1 0 } } { "c:/program files/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "clk" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "clk register avg\[5\]~reg0 register bcd_decode_display:b1\|numb_bcd0\[2\] 42.19 MHz 23.702 ns Internal " "Info: Clock \"clk\" has Internal fmax of 42.19 MHz between source register \"avg\[5\]~reg0\" and destination register \"bcd_decode_display:b1\|numb_bcd0\[2\]\" (period= 23.702 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "23.465 ns + Longest register register " "Info: + Longest register to register delay is 23.465 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns avg\[5\]~reg0 1 REG LCFF_X42_Y13_N21 5 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X42_Y13_N21; Fanout = 5; REG Node = 'avg\[5\]~reg0'" {  } { { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { avg[5]~reg0 } "NODE_NAME" } } { "Lab4.v" "" { Text "H:/DigitalProgrammingLab4/Lab4.v" 17 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.621 ns) + CELL(0.517 ns) 1.138 ns bcd_decode_display:b1\|lpm_divide:Mod0\|lpm_divide_g6m:auto_generated\|sign_div_unsign_nlh:divider\|alt_u_div_g2f:divider\|add_sub_6_result_int\[2\]~17 2 COMB LCCOMB_X43_Y13_N20 2 " "Info: 2: + IC(0.621 ns) + CELL(0.517 ns) = 1.138 ns; Loc. = LCCOMB_X43_Y13_N20; Fanout = 2; COMB Node = 'bcd_decode_display:b1\|lpm_divide:Mod0\|lpm_divide_g6m:auto_generated\|sign_div_unsign_nlh:divider\|alt_u_div_g2f:divider\|add_sub_6_result_int\[2\]~17'" {  } { { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "1.138 ns" { avg[5]~reg0 bcd_decode_display:b1|lpm_divide:Mod0|lpm_divide_g6m:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_g2f:divider|add_sub_6_result_int[2]~17 } "NODE_NAME" } } { "db/alt_u_div_g2f.tdf" "" { Text "H:/DigitalProgrammingLab4/db/alt_u_div_g2f.tdf" 57 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 1.218 ns bcd_decode_display:b1\|lpm_divide:Mod0\|lpm_divide_g6m:auto_generated\|sign_div_unsign_nlh:divider\|alt_u_div_g2f:divider\|add_sub_6_result_int\[3\]~19 3 COMB LCCOMB_X43_Y13_N22 2 " "Info: 3: + IC(0.000 ns) + CELL(0.080 ns) = 1.218 ns; Loc. = LCCOMB_X43_Y13_N22; Fanout = 2; COMB Node = 'bcd_decode_display:b1\|lpm_divide:Mod0\|lpm_divide_g6m:auto_generated\|sign_div_unsign_nlh:divider\|alt_u_div_g2f:divider\|add_sub_6_result_int\[3\]~19'" {  } { { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { bcd_decode_display:b1|lpm_divide:Mod0|lpm_divide_g6m:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_g2f:divider|add_sub_6_result_int[2]~17 bcd_decode_display:b1|lpm_divide:Mod0|lpm_divide_g6m:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_g2f:divider|add_sub_6_result_int[3]~19 } "NODE_NAME" } } { "db/alt_u_div_g2f.tdf" "" { Text "H:/DigitalProgrammingLab4/db/alt_u_div_g2f.tdf" 57 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 1.298 ns bcd_decode_display:b1\|lpm_divide:Mod0\|lpm_divide_g6m:auto_generated\|sign_div_unsign_nlh:divider\|alt_u_div_g2f:divider\|add_sub_6_result_int\[4\]~21 4 COMB LCCOMB_X43_Y13_N24 2 " "Info: 4: + IC(0.000 ns) + CELL(0.080 ns) = 1.298 ns; Loc. = LCCOMB_X43_Y13_N24; Fanout = 2; COMB Node = 'bcd_decode_display:b1\|lpm_divide:Mod0\|lpm_divide_g6m:auto_generated\|sign_div_unsign_nlh:divider\|alt_u_div_g2f:divider\|add_sub_6_result_int\[4\]~21'" {  } { { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { bcd_decode_display:b1|lpm_divide:Mod0|lpm_divide_g6m:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_g2f:divider|add_sub_6_result_int[3]~19 bcd_decode_display:b1|lpm_divide:Mod0|lpm_divide_g6m:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_g2f:divider|add_sub_6_result_int[4]~21 } "NODE_NAME" } } { "db/alt_u_div_g2f.tdf" "" { Text "H:/DigitalProgrammingLab4/db/alt_u_div_g2f.tdf" 57 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 1.378 ns bcd_decode_display:b1\|lpm_divide:Mod0\|lpm_divide_g6m:auto_generated\|sign_div_unsign_nlh:divider\|alt_u_div_g2f:divider\|add_sub_6_result_int\[5\]~23 5 COMB LCCOMB_X43_Y13_N26 2 " "Info: 5: + IC(0.000 ns) + CELL(0.080 ns) = 1.378 ns; Loc. = LCCOMB_X43_Y13_N26; Fanout = 2; COMB Node = 'bcd_decode_display:b1\|lpm_divide:Mod0\|lpm_divide_g6m:auto_generated\|sign_div_unsign_nlh:divider\|alt_u_div_g2f:divider\|add_sub_6_result_int\[5\]~23'" {  } { { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { bcd_decode_display:b1|lpm_divide:Mod0|lpm_divide_g6m:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_g2f:divider|add_sub_6_result_int[4]~21 bcd_decode_display:b1|lpm_divide:Mod0|lpm_divide_g6m:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_g2f:divider|add_sub_6_result_int[5]~23 } "NODE_NAME" } } { "db/alt_u_div_g2f.tdf" "" { Text "H:/DigitalProgrammingLab4/db/alt_u_div_g2f.tdf" 57 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 1.458 ns bcd_decode_display:b1\|lpm_divide:Mod0\|lpm_divide_g6m:auto_generated\|sign_div_unsign_nlh:divider\|alt_u_div_g2f:divider\|add_sub_6_result_int\[6\]~25 6 COMB LCCOMB_X43_Y13_N28 1 " "Info: 6: + IC(0.000 ns) + CELL(0.080 ns) = 1.458 ns; Loc. = LCCOMB_X43_Y13_N28; Fanout = 1; COMB Node = 'bcd_decode_display:b1\|lpm_divide:Mod0\|lpm_divide_g6m:auto_generated\|sign_div_unsign_nlh:divider\|alt_u_div_g2f:divider\|add_sub_6_result_int\[6\]~25'" {  } { { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { bcd_decode_display:b1|lpm_divide:Mod0|lpm_divide_g6m:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_g2f:divider|add_sub_6_result_int[5]~23 bcd_decode_display:b1|lpm_divide:Mod0|lpm_divide_g6m:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_g2f:divider|add_sub_6_result_int[6]~25 } "NODE_NAME" } } { "db/alt_u_div_g2f.tdf" "" { Text "H:/DigitalProgrammingLab4/db/alt_u_div_g2f.tdf" 57 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.458 ns) 1.916 ns bcd_decode_display:b1\|lpm_divide:Mod0\|lpm_divide_g6m:auto_generated\|sign_div_unsign_nlh:divider\|alt_u_div_g2f:divider\|add_sub_6_result_int\[7\]~26 7 COMB LCCOMB_X43_Y13_N30 18 " "Info: 7: + IC(0.000 ns) + CELL(0.458 ns) = 1.916 ns; Loc. = LCCOMB_X43_Y13_N30; Fanout = 18; COMB Node = 'bcd_decode_display:b1\|lpm_divide:Mod0\|lpm_divide_g6m:auto_generated\|sign_div_unsign_nlh:divider\|alt_u_div_g2f:divider\|add_sub_6_result_int\[7\]~26'" {  } { { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.458 ns" { bcd_decode_display:b1|lpm_divide:Mod0|lpm_divide_g6m:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_g2f:divider|add_sub_6_result_int[6]~25 bcd_decode_display:b1|lpm_divide:Mod0|lpm_divide_g6m:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_g2f:divider|add_sub_6_result_int[7]~26 } "NODE_NAME" } } { "db/alt_u_div_g2f.tdf" "" { Text "H:/DigitalProgrammingLab4/db/alt_u_div_g2f.tdf" 57 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.912 ns) + CELL(0.319 ns) 3.147 ns bcd_decode_display:b1\|lpm_divide:Mod0\|lpm_divide_g6m:auto_generated\|sign_div_unsign_nlh:divider\|alt_u_div_g2f:divider\|StageOut\[54\]~49 8 COMB LCCOMB_X43_Y12_N0 1 " "Info: 8: + IC(0.912 ns) + CELL(0.319 ns) = 3.147 ns; Loc. = LCCOMB_X43_Y12_N0; Fanout = 1; COMB Node = 'bcd_decode_display:b1\|lpm_divide:Mod0\|lpm_divide_g6m:auto_generated\|sign_div_unsign_nlh:divider\|alt_u_div_g2f:divider\|StageOut\[54\]~49'" {  } { { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "1.231 ns" { bcd_decode_display:b1|lpm_divide:Mod0|lpm_divide_g6m:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_g2f:divider|add_sub_6_result_int[7]~26 bcd_decode_display:b1|lpm_divide:Mod0|lpm_divide_g6m:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_g2f:divider|StageOut[54]~49 } "NODE_NAME" } } { "db/alt_u_div_g2f.tdf" "" { Text "H:/DigitalProgrammingLab4/db/alt_u_div_g2f.tdf" 89 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.520 ns) + CELL(0.495 ns) 4.162 ns bcd_decode_display:b1\|lpm_divide:Mod0\|lpm_divide_g6m:auto_generated\|sign_div_unsign_nlh:divider\|alt_u_div_g2f:divider\|add_sub_7_result_int\[7\]~29 9 COMB LCCOMB_X43_Y13_N10 1 " "Info: 9: + IC(0.520 ns) + CELL(0.495 ns) = 4.162 ns; Loc. = LCCOMB_X43_Y13_N10; Fanout = 1; COMB Node = 'bcd_decode_display:b1\|lpm_divide:Mod0\|lpm_divide_g6m:auto_generated\|sign_div_unsign_nlh:divider\|alt_u_div_g2f:divider\|add_sub_7_result_int\[7\]~29'" {  } { { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "1.015 ns" { bcd_decode_display:b1|lpm_divide:Mod0|lpm_divide_g6m:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_g2f:divider|StageOut[54]~49 bcd_decode_display:b1|lpm_divide:Mod0|lpm_divide_g6m:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_g2f:divider|add_sub_7_result_int[7]~29 } "NODE_NAME" } } { "db/alt_u_div_g2f.tdf" "" { Text "H:/DigitalProgrammingLab4/db/alt_u_div_g2f.tdf" 62 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.458 ns) 4.620 ns bcd_decode_display:b1\|lpm_divide:Mod0\|lpm_divide_g6m:auto_generated\|sign_div_unsign_nlh:divider\|alt_u_div_g2f:divider\|add_sub_7_result_int\[8\]~30 10 COMB LCCOMB_X43_Y13_N12 19 " "Info: 10: + IC(0.000 ns) + CELL(0.458 ns) = 4.620 ns; Loc. = LCCOMB_X43_Y13_N12; Fanout = 19; COMB Node = 'bcd_decode_display:b1\|lpm_divide:Mod0\|lpm_divide_g6m:auto_generated\|sign_div_unsign_nlh:divider\|alt_u_div_g2f:divider\|add_sub_7_result_int\[8\]~30'" {  } { { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.458 ns" { bcd_decode_display:b1|lpm_divide:Mod0|lpm_divide_g6m:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_g2f:divider|add_sub_7_result_int[7]~29 bcd_decode_display:b1|lpm_divide:Mod0|lpm_divide_g6m:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_g2f:divider|add_sub_7_result_int[8]~30 } "NODE_NAME" } } { "db/alt_u_div_g2f.tdf" "" { Text "H:/DigitalProgrammingLab4/db/alt_u_div_g2f.tdf" 62 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.879 ns) + CELL(0.177 ns) 5.676 ns bcd_decode_display:b1\|lpm_divide:Mod0\|lpm_divide_g6m:auto_generated\|sign_div_unsign_nlh:divider\|alt_u_div_g2f:divider\|StageOut\[57\]~46 11 COMB LCCOMB_X45_Y13_N12 2 " "Info: 11: + IC(0.879 ns) + CELL(0.177 ns) = 5.676 ns; Loc. = LCCOMB_X45_Y13_N12; Fanout = 2; COMB Node = 'bcd_decode_display:b1\|lpm_divide:Mod0\|lpm_divide_g6m:auto_generated\|sign_div_unsign_nlh:divider\|alt_u_div_g2f:divider\|StageOut\[57\]~46'" {  } { { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "1.056 ns" { bcd_decode_display:b1|lpm_divide:Mod0|lpm_divide_g6m:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_g2f:divider|add_sub_7_result_int[8]~30 bcd_decode_display:b1|lpm_divide:Mod0|lpm_divide_g6m:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_g2f:divider|StageOut[57]~46 } "NODE_NAME" } } { "db/alt_u_div_g2f.tdf" "" { Text "H:/DigitalProgrammingLab4/db/alt_u_div_g2f.tdf" 89 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.316 ns) + CELL(0.620 ns) 6.612 ns bcd_decode_display:b1\|lpm_divide:Mod0\|lpm_divide_g6m:auto_generated\|sign_div_unsign_nlh:divider\|alt_u_div_g2f:divider\|add_sub_8_result_int\[2\]~19 12 COMB LCCOMB_X45_Y13_N14 2 " "Info: 12: + IC(0.316 ns) + CELL(0.620 ns) = 6.612 ns; Loc. = LCCOMB_X45_Y13_N14; Fanout = 2; COMB Node = 'bcd_decode_display:b1\|lpm_divide:Mod0\|lpm_divide_g6m:auto_generated\|sign_div_unsign_nlh:divider\|alt_u_div_g2f:divider\|add_sub_8_result_int\[2\]~19'" {  } { { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.936 ns" { bcd_decode_display:b1|lpm_divide:Mod0|lpm_divide_g6m:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_g2f:divider|StageOut[57]~46 bcd_decode_display:b1|lpm_divide:Mod0|lpm_divide_g6m:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_g2f:divider|add_sub_8_result_int[2]~19 } "NODE_NAME" } } { "db/alt_u_div_g2f.tdf" "" { Text "H:/DigitalProgrammingLab4/db/alt_u_div_g2f.tdf" 67 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 6.692 ns bcd_decode_display:b1\|lpm_divide:Mod0\|lpm_divide_g6m:auto_generated\|sign_div_unsign_nlh:divider\|alt_u_div_g2f:divider\|add_sub_8_result_int\[3\]~21 13 COMB LCCOMB_X45_Y13_N16 2 " "Info: 13: + IC(0.000 ns) + CELL(0.080 ns) = 6.692 ns; Loc. = LCCOMB_X45_Y13_N16; Fanout = 2; COMB Node = 'bcd_decode_display:b1\|lpm_divide:Mod0\|lpm_divide_g6m:auto_generated\|sign_div_unsign_nlh:divider\|alt_u_div_g2f:divider\|add_sub_8_result_int\[3\]~21'" {  } { { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { bcd_decode_display:b1|lpm_divide:Mod0|lpm_divide_g6m:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_g2f:divider|add_sub_8_result_int[2]~19 bcd_decode_display:b1|lpm_divide:Mod0|lpm_divide_g6m:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_g2f:divider|add_sub_8_result_int[3]~21 } "NODE_NAME" } } { "db/alt_u_div_g2f.tdf" "" { Text "H:/DigitalProgrammingLab4/db/alt_u_div_g2f.tdf" 67 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 6.772 ns bcd_decode_display:b1\|lpm_divide:Mod0\|lpm_divide_g6m:auto_generated\|sign_div_unsign_nlh:divider\|alt_u_div_g2f:divider\|add_sub_8_result_int\[4\]~23 14 COMB LCCOMB_X45_Y13_N18 2 " "Info: 14: + IC(0.000 ns) + CELL(0.080 ns) = 6.772 ns; Loc. = LCCOMB_X45_Y13_N18; Fanout = 2; COMB Node = 'bcd_decode_display:b1\|lpm_divide:Mod0\|lpm_divide_g6m:auto_generated\|sign_div_unsign_nlh:divider\|alt_u_div_g2f:divider\|add_sub_8_result_int\[4\]~23'" {  } { { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { bcd_decode_display:b1|lpm_divide:Mod0|lpm_divide_g6m:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_g2f:divider|add_sub_8_result_int[3]~21 bcd_decode_display:b1|lpm_divide:Mod0|lpm_divide_g6m:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_g2f:divider|add_sub_8_result_int[4]~23 } "NODE_NAME" } } { "db/alt_u_div_g2f.tdf" "" { Text "H:/DigitalProgrammingLab4/db/alt_u_div_g2f.tdf" 67 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 6.852 ns bcd_decode_display:b1\|lpm_divide:Mod0\|lpm_divide_g6m:auto_generated\|sign_div_unsign_nlh:divider\|alt_u_div_g2f:divider\|add_sub_8_result_int\[5\]~25 15 COMB LCCOMB_X45_Y13_N20 2 " "Info: 15: + IC(0.000 ns) + CELL(0.080 ns) = 6.852 ns; Loc. = LCCOMB_X45_Y13_N20; Fanout = 2; COMB Node = 'bcd_decode_display:b1\|lpm_divide:Mod0\|lpm_divide_g6m:auto_generated\|sign_div_unsign_nlh:divider\|alt_u_div_g2f:divider\|add_sub_8_result_int\[5\]~25'" {  } { { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { bcd_decode_display:b1|lpm_divide:Mod0|lpm_divide_g6m:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_g2f:divider|add_sub_8_result_int[4]~23 bcd_decode_display:b1|lpm_divide:Mod0|lpm_divide_g6m:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_g2f:divider|add_sub_8_result_int[5]~25 } "NODE_NAME" } } { "db/alt_u_div_g2f.tdf" "" { Text "H:/DigitalProgrammingLab4/db/alt_u_div_g2f.tdf" 67 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 6.932 ns bcd_decode_display:b1\|lpm_divide:Mod0\|lpm_divide_g6m:auto_generated\|sign_div_unsign_nlh:divider\|alt_u_div_g2f:divider\|add_sub_8_result_int\[6\]~27 16 COMB LCCOMB_X45_Y13_N22 1 " "Info: 16: + IC(0.000 ns) + CELL(0.080 ns) = 6.932 ns; Loc. = LCCOMB_X45_Y13_N22; Fanout = 1; COMB Node = 'bcd_decode_display:b1\|lpm_divide:Mod0\|lpm_divide_g6m:auto_generated\|sign_div_unsign_nlh:divider\|alt_u_div_g2f:divider\|add_sub_8_result_int\[6\]~27'" {  } { { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { bcd_decode_display:b1|lpm_divide:Mod0|lpm_divide_g6m:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_g2f:divider|add_sub_8_result_int[5]~25 bcd_decode_display:b1|lpm_divide:Mod0|lpm_divide_g6m:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_g2f:divider|add_sub_8_result_int[6]~27 } "NODE_NAME" } } { "db/alt_u_div_g2f.tdf" "" { Text "H:/DigitalProgrammingLab4/db/alt_u_div_g2f.tdf" 67 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 7.012 ns bcd_decode_display:b1\|lpm_divide:Mod0\|lpm_divide_g6m:auto_generated\|sign_div_unsign_nlh:divider\|alt_u_div_g2f:divider\|add_sub_8_result_int\[7\]~29 17 COMB LCCOMB_X45_Y13_N24 1 " "Info: 17: + IC(0.000 ns) + CELL(0.080 ns) = 7.012 ns; Loc. = LCCOMB_X45_Y13_N24; Fanout = 1; COMB Node = 'bcd_decode_display:b1\|lpm_divide:Mod0\|lpm_divide_g6m:auto_generated\|sign_div_unsign_nlh:divider\|alt_u_div_g2f:divider\|add_sub_8_result_int\[7\]~29'" {  } { { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { bcd_decode_display:b1|lpm_divide:Mod0|lpm_divide_g6m:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_g2f:divider|add_sub_8_result_int[6]~27 bcd_decode_display:b1|lpm_divide:Mod0|lpm_divide_g6m:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_g2f:divider|add_sub_8_result_int[7]~29 } "NODE_NAME" } } { "db/alt_u_div_g2f.tdf" "" { Text "H:/DigitalProgrammingLab4/db/alt_u_div_g2f.tdf" 67 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.458 ns) 7.470 ns bcd_decode_display:b1\|lpm_divide:Mod0\|lpm_divide_g6m:auto_generated\|sign_div_unsign_nlh:divider\|alt_u_div_g2f:divider\|add_sub_8_result_int\[8\]~30 18 COMB LCCOMB_X45_Y13_N26 19 " "Info: 18: + IC(0.000 ns) + CELL(0.458 ns) = 7.470 ns; Loc. = LCCOMB_X45_Y13_N26; Fanout = 19; COMB Node = 'bcd_decode_display:b1\|lpm_divide:Mod0\|lpm_divide_g6m:auto_generated\|sign_div_unsign_nlh:divider\|alt_u_div_g2f:divider\|add_sub_8_result_int\[8\]~30'" {  } { { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.458 ns" { bcd_decode_display:b1|lpm_divide:Mod0|lpm_divide_g6m:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_g2f:divider|add_sub_8_result_int[7]~29 bcd_decode_display:b1|lpm_divide:Mod0|lpm_divide_g6m:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_g2f:divider|add_sub_8_result_int[8]~30 } "NODE_NAME" } } { "db/alt_u_div_g2f.tdf" "" { Text "H:/DigitalProgrammingLab4/db/alt_u_div_g2f.tdf" 67 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.938 ns) + CELL(0.322 ns) 8.730 ns bcd_decode_display:b1\|lpm_divide:Mod0\|lpm_divide_g6m:auto_generated\|sign_div_unsign_nlh:divider\|alt_u_div_g2f:divider\|StageOut\[70\]~25 19 COMB LCCOMB_X45_Y16_N26 1 " "Info: 19: + IC(0.938 ns) + CELL(0.322 ns) = 8.730 ns; Loc. = LCCOMB_X45_Y16_N26; Fanout = 1; COMB Node = 'bcd_decode_display:b1\|lpm_divide:Mod0\|lpm_divide_g6m:auto_generated\|sign_div_unsign_nlh:divider\|alt_u_div_g2f:divider\|StageOut\[70\]~25'" {  } { { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "1.260 ns" { bcd_decode_display:b1|lpm_divide:Mod0|lpm_divide_g6m:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_g2f:divider|add_sub_8_result_int[8]~30 bcd_decode_display:b1|lpm_divide:Mod0|lpm_divide_g6m:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_g2f:divider|StageOut[70]~25 } "NODE_NAME" } } { "db/alt_u_div_g2f.tdf" "" { Text "H:/DigitalProgrammingLab4/db/alt_u_div_g2f.tdf" 89 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.914 ns) + CELL(0.517 ns) 10.161 ns bcd_decode_display:b1\|lpm_divide:Mod0\|lpm_divide_g6m:auto_generated\|sign_div_unsign_nlh:divider\|alt_u_div_g2f:divider\|add_sub_9_result_int\[7\]~29 20 COMB LCCOMB_X46_Y13_N22 1 " "Info: 20: + IC(0.914 ns) + CELL(0.517 ns) = 10.161 ns; Loc. = LCCOMB_X46_Y13_N22; Fanout = 1; COMB Node = 'bcd_decode_display:b1\|lpm_divide:Mod0\|lpm_divide_g6m:auto_generated\|sign_div_unsign_nlh:divider\|alt_u_div_g2f:divider\|add_sub_9_result_int\[7\]~29'" {  } { { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "1.431 ns" { bcd_decode_display:b1|lpm_divide:Mod0|lpm_divide_g6m:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_g2f:divider|StageOut[70]~25 bcd_decode_display:b1|lpm_divide:Mod0|lpm_divide_g6m:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_g2f:divider|add_sub_9_result_int[7]~29 } "NODE_NAME" } } { "db/alt_u_div_g2f.tdf" "" { Text "H:/DigitalProgrammingLab4/db/alt_u_div_g2f.tdf" 72 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.458 ns) 10.619 ns bcd_decode_display:b1\|lpm_divide:Mod0\|lpm_divide_g6m:auto_generated\|sign_div_unsign_nlh:divider\|alt_u_div_g2f:divider\|add_sub_9_result_int\[8\]~30 21 COMB LCCOMB_X46_Y13_N24 26 " "Info: 21: + IC(0.000 ns) + CELL(0.458 ns) = 10.619 ns; Loc. = LCCOMB_X46_Y13_N24; Fanout = 26; COMB Node = 'bcd_decode_display:b1\|lpm_divide:Mod0\|lpm_divide_g6m:auto_generated\|sign_div_unsign_nlh:divider\|alt_u_div_g2f:divider\|add_sub_9_result_int\[8\]~30'" {  } { { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.458 ns" { bcd_decode_display:b1|lpm_divide:Mod0|lpm_divide_g6m:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_g2f:divider|add_sub_9_result_int[7]~29 bcd_decode_display:b1|lpm_divide:Mod0|lpm_divide_g6m:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_g2f:divider|add_sub_9_result_int[8]~30 } "NODE_NAME" } } { "db/alt_u_div_g2f.tdf" "" { Text "H:/DigitalProgrammingLab4/db/alt_u_div_g2f.tdf" 72 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.341 ns) + CELL(0.319 ns) 11.279 ns bcd_decode_display:b1\|lpm_divide:Mod0\|lpm_divide_g6m:auto_generated\|sign_div_unsign_nlh:divider\|alt_u_div_g2f:divider\|StageOut\[76\]~1571 22 COMB LCCOMB_X46_Y13_N30 6 " "Info: 22: + IC(0.341 ns) + CELL(0.319 ns) = 11.279 ns; Loc. = LCCOMB_X46_Y13_N30; Fanout = 6; COMB Node = 'bcd_decode_display:b1\|lpm_divide:Mod0\|lpm_divide_g6m:auto_generated\|sign_div_unsign_nlh:divider\|alt_u_div_g2f:divider\|StageOut\[76\]~1571'" {  } { { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.660 ns" { bcd_decode_display:b1|lpm_divide:Mod0|lpm_divide_g6m:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_g2f:divider|add_sub_9_result_int[8]~30 bcd_decode_display:b1|lpm_divide:Mod0|lpm_divide_g6m:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_g2f:divider|StageOut[76]~1571 } "NODE_NAME" } } { "db/alt_u_div_g2f.tdf" "" { Text "H:/DigitalProgrammingLab4/db/alt_u_div_g2f.tdf" 89 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.948 ns) + CELL(0.517 ns) 12.744 ns bcd_decode_display:b1\|lpm_divide:Mod1\|lpm_divide_35m:auto_generated\|sign_div_unsign_akh:divider\|alt_u_div_mve:divider\|add_sub_3_result_int\[1\]~11 23 COMB LCCOMB_X45_Y15_N2 2 " "Info: 23: + IC(0.948 ns) + CELL(0.517 ns) = 12.744 ns; Loc. = LCCOMB_X45_Y15_N2; Fanout = 2; COMB Node = 'bcd_decode_display:b1\|lpm_divide:Mod1\|lpm_divide_35m:auto_generated\|sign_div_unsign_akh:divider\|alt_u_div_mve:divider\|add_sub_3_result_int\[1\]~11'" {  } { { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "1.465 ns" { bcd_decode_display:b1|lpm_divide:Mod0|lpm_divide_g6m:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_g2f:divider|StageOut[76]~1571 bcd_decode_display:b1|lpm_divide:Mod1|lpm_divide_35m:auto_generated|sign_div_unsign_akh:divider|alt_u_div_mve:divider|add_sub_3_result_int[1]~11 } "NODE_NAME" } } { "db/alt_u_div_mve.tdf" "" { Text "H:/DigitalProgrammingLab4/db/alt_u_div_mve.tdf" 42 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 12.824 ns bcd_decode_display:b1\|lpm_divide:Mod1\|lpm_divide_35m:auto_generated\|sign_div_unsign_akh:divider\|alt_u_div_mve:divider\|add_sub_3_result_int\[2\]~13 24 COMB LCCOMB_X45_Y15_N4 2 " "Info: 24: + IC(0.000 ns) + CELL(0.080 ns) = 12.824 ns; Loc. = LCCOMB_X45_Y15_N4; Fanout = 2; COMB Node = 'bcd_decode_display:b1\|lpm_divide:Mod1\|lpm_divide_35m:auto_generated\|sign_div_unsign_akh:divider\|alt_u_div_mve:divider\|add_sub_3_result_int\[2\]~13'" {  } { { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { bcd_decode_display:b1|lpm_divide:Mod1|lpm_divide_35m:auto_generated|sign_div_unsign_akh:divider|alt_u_div_mve:divider|add_sub_3_result_int[1]~11 bcd_decode_display:b1|lpm_divide:Mod1|lpm_divide_35m:auto_generated|sign_div_unsign_akh:divider|alt_u_div_mve:divider|add_sub_3_result_int[2]~13 } "NODE_NAME" } } { "db/alt_u_div_mve.tdf" "" { Text "H:/DigitalProgrammingLab4/db/alt_u_div_mve.tdf" 42 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 12.904 ns bcd_decode_display:b1\|lpm_divide:Mod1\|lpm_divide_35m:auto_generated\|sign_div_unsign_akh:divider\|alt_u_div_mve:divider\|add_sub_3_result_int\[3\]~15 25 COMB LCCOMB_X45_Y15_N6 1 " "Info: 25: + IC(0.000 ns) + CELL(0.080 ns) = 12.904 ns; Loc. = LCCOMB_X45_Y15_N6; Fanout = 1; COMB Node = 'bcd_decode_display:b1\|lpm_divide:Mod1\|lpm_divide_35m:auto_generated\|sign_div_unsign_akh:divider\|alt_u_div_mve:divider\|add_sub_3_result_int\[3\]~15'" {  } { { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { bcd_decode_display:b1|lpm_divide:Mod1|lpm_divide_35m:auto_generated|sign_div_unsign_akh:divider|alt_u_div_mve:divider|add_sub_3_result_int[2]~13 bcd_decode_display:b1|lpm_divide:Mod1|lpm_divide_35m:auto_generated|sign_div_unsign_akh:divider|alt_u_div_mve:divider|add_sub_3_result_int[3]~15 } "NODE_NAME" } } { "db/alt_u_div_mve.tdf" "" { Text "H:/DigitalProgrammingLab4/db/alt_u_div_mve.tdf" 42 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.458 ns) 13.362 ns bcd_decode_display:b1\|lpm_divide:Mod1\|lpm_divide_35m:auto_generated\|sign_div_unsign_akh:divider\|alt_u_div_mve:divider\|add_sub_3_result_int\[4\]~16 26 COMB LCCOMB_X45_Y15_N8 11 " "Info: 26: + IC(0.000 ns) + CELL(0.458 ns) = 13.362 ns; Loc. = LCCOMB_X45_Y15_N8; Fanout = 11; COMB Node = 'bcd_decode_display:b1\|lpm_divide:Mod1\|lpm_divide_35m:auto_generated\|sign_div_unsign_akh:divider\|alt_u_div_mve:divider\|add_sub_3_result_int\[4\]~16'" {  } { { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.458 ns" { bcd_decode_display:b1|lpm_divide:Mod1|lpm_divide_35m:auto_generated|sign_div_unsign_akh:divider|alt_u_div_mve:divider|add_sub_3_result_int[3]~15 bcd_decode_display:b1|lpm_divide:Mod1|lpm_divide_35m:auto_generated|sign_div_unsign_akh:divider|alt_u_div_mve:divider|add_sub_3_result_int[4]~16 } "NODE_NAME" } } { "db/alt_u_div_mve.tdf" "" { Text "H:/DigitalProgrammingLab4/db/alt_u_div_mve.tdf" 42 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.907 ns) + CELL(0.178 ns) 14.447 ns bcd_decode_display:b1\|lpm_divide:Mod1\|lpm_divide_35m:auto_generated\|sign_div_unsign_akh:divider\|alt_u_div_mve:divider\|StageOut\[16\]~1748 27 COMB LCCOMB_X46_Y14_N0 3 " "Info: 27: + IC(0.907 ns) + CELL(0.178 ns) = 14.447 ns; Loc. = LCCOMB_X46_Y14_N0; Fanout = 3; COMB Node = 'bcd_decode_display:b1\|lpm_divide:Mod1\|lpm_divide_35m:auto_generated\|sign_div_unsign_akh:divider\|alt_u_div_mve:divider\|StageOut\[16\]~1748'" {  } { { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "1.085 ns" { bcd_decode_display:b1|lpm_divide:Mod1|lpm_divide_35m:auto_generated|sign_div_unsign_akh:divider|alt_u_div_mve:divider|add_sub_3_result_int[4]~16 bcd_decode_display:b1|lpm_divide:Mod1|lpm_divide_35m:auto_generated|sign_div_unsign_akh:divider|alt_u_div_mve:divider|StageOut[16]~1748 } "NODE_NAME" } } { "db/alt_u_div_mve.tdf" "" { Text "H:/DigitalProgrammingLab4/db/alt_u_div_mve.tdf" 74 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.791 ns) + CELL(0.495 ns) 15.733 ns bcd_decode_display:b1\|lpm_divide:Mod1\|lpm_divide_35m:auto_generated\|sign_div_unsign_akh:divider\|alt_u_div_mve:divider\|add_sub_4_result_int\[2\]~15 28 COMB LCCOMB_X45_Y15_N18 2 " "Info: 28: + IC(0.791 ns) + CELL(0.495 ns) = 15.733 ns; Loc. = LCCOMB_X45_Y15_N18; Fanout = 2; COMB Node = 'bcd_decode_display:b1\|lpm_divide:Mod1\|lpm_divide_35m:auto_generated\|sign_div_unsign_akh:divider\|alt_u_div_mve:divider\|add_sub_4_result_int\[2\]~15'" {  } { { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "1.286 ns" { bcd_decode_display:b1|lpm_divide:Mod1|lpm_divide_35m:auto_generated|sign_div_unsign_akh:divider|alt_u_div_mve:divider|StageOut[16]~1748 bcd_decode_display:b1|lpm_divide:Mod1|lpm_divide_35m:auto_generated|sign_div_unsign_akh:divider|alt_u_div_mve:divider|add_sub_4_result_int[2]~15 } "NODE_NAME" } } { "db/alt_u_div_mve.tdf" "" { Text "H:/DigitalProgrammingLab4/db/alt_u_div_mve.tdf" 47 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 15.813 ns bcd_decode_display:b1\|lpm_divide:Mod1\|lpm_divide_35m:auto_generated\|sign_div_unsign_akh:divider\|alt_u_div_mve:divider\|add_sub_4_result_int\[3\]~17 29 COMB LCCOMB_X45_Y15_N20 1 " "Info: 29: + IC(0.000 ns) + CELL(0.080 ns) = 15.813 ns; Loc. = LCCOMB_X45_Y15_N20; Fanout = 1; COMB Node = 'bcd_decode_display:b1\|lpm_divide:Mod1\|lpm_divide_35m:auto_generated\|sign_div_unsign_akh:divider\|alt_u_div_mve:divider\|add_sub_4_result_int\[3\]~17'" {  } { { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { bcd_decode_display:b1|lpm_divide:Mod1|lpm_divide_35m:auto_generated|sign_div_unsign_akh:divider|alt_u_div_mve:divider|add_sub_4_result_int[2]~15 bcd_decode_display:b1|lpm_divide:Mod1|lpm_divide_35m:auto_generated|sign_div_unsign_akh:divider|alt_u_div_mve:divider|add_sub_4_result_int[3]~17 } "NODE_NAME" } } { "db/alt_u_div_mve.tdf" "" { Text "H:/DigitalProgrammingLab4/db/alt_u_div_mve.tdf" 47 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 15.893 ns bcd_decode_display:b1\|lpm_divide:Mod1\|lpm_divide_35m:auto_generated\|sign_div_unsign_akh:divider\|alt_u_div_mve:divider\|add_sub_4_result_int\[4\]~19 30 COMB LCCOMB_X45_Y15_N22 1 " "Info: 30: + IC(0.000 ns) + CELL(0.080 ns) = 15.893 ns; Loc. = LCCOMB_X45_Y15_N22; Fanout = 1; COMB Node = 'bcd_decode_display:b1\|lpm_divide:Mod1\|lpm_divide_35m:auto_generated\|sign_div_unsign_akh:divider\|alt_u_div_mve:divider\|add_sub_4_result_int\[4\]~19'" {  } { { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { bcd_decode_display:b1|lpm_divide:Mod1|lpm_divide_35m:auto_generated|sign_div_unsign_akh:divider|alt_u_div_mve:divider|add_sub_4_result_int[3]~17 bcd_decode_display:b1|lpm_divide:Mod1|lpm_divide_35m:auto_generated|sign_div_unsign_akh:divider|alt_u_div_mve:divider|add_sub_4_result_int[4]~19 } "NODE_NAME" } } { "db/alt_u_div_mve.tdf" "" { Text "H:/DigitalProgrammingLab4/db/alt_u_div_mve.tdf" 47 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.458 ns) 16.351 ns bcd_decode_display:b1\|lpm_divide:Mod1\|lpm_divide_35m:auto_generated\|sign_div_unsign_akh:divider\|alt_u_div_mve:divider\|add_sub_4_result_int\[5\]~20 31 COMB LCCOMB_X45_Y15_N24 11 " "Info: 31: + IC(0.000 ns) + CELL(0.458 ns) = 16.351 ns; Loc. = LCCOMB_X45_Y15_N24; Fanout = 11; COMB Node = 'bcd_decode_display:b1\|lpm_divide:Mod1\|lpm_divide_35m:auto_generated\|sign_div_unsign_akh:divider\|alt_u_div_mve:divider\|add_sub_4_result_int\[5\]~20'" {  } { { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.458 ns" { bcd_decode_display:b1|lpm_divide:Mod1|lpm_divide_35m:auto_generated|sign_div_unsign_akh:divider|alt_u_div_mve:divider|add_sub_4_result_int[4]~19 bcd_decode_display:b1|lpm_divide:Mod1|lpm_divide_35m:auto_generated|sign_div_unsign_akh:divider|alt_u_div_mve:divider|add_sub_4_result_int[5]~20 } "NODE_NAME" } } { "db/alt_u_div_mve.tdf" "" { Text "H:/DigitalProgrammingLab4/db/alt_u_div_mve.tdf" 47 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.895 ns) + CELL(0.178 ns) 17.424 ns bcd_decode_display:b1\|lpm_divide:Mod1\|lpm_divide_35m:auto_generated\|sign_div_unsign_akh:divider\|alt_u_div_mve:divider\|StageOut\[20\]~1753 32 COMB LCCOMB_X46_Y16_N18 3 " "Info: 32: + IC(0.895 ns) + CELL(0.178 ns) = 17.424 ns; Loc. = LCCOMB_X46_Y16_N18; Fanout = 3; COMB Node = 'bcd_decode_display:b1\|lpm_divide:Mod1\|lpm_divide_35m:auto_generated\|sign_div_unsign_akh:divider\|alt_u_div_mve:divider\|StageOut\[20\]~1753'" {  } { { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "1.073 ns" { bcd_decode_display:b1|lpm_divide:Mod1|lpm_divide_35m:auto_generated|sign_div_unsign_akh:divider|alt_u_div_mve:divider|add_sub_4_result_int[5]~20 bcd_decode_display:b1|lpm_divide:Mod1|lpm_divide_35m:auto_generated|sign_div_unsign_akh:divider|alt_u_div_mve:divider|StageOut[20]~1753 } "NODE_NAME" } } { "db/alt_u_div_mve.tdf" "" { Text "H:/DigitalProgrammingLab4/db/alt_u_div_mve.tdf" 74 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.895 ns) + CELL(0.495 ns) 18.814 ns bcd_decode_display:b1\|lpm_divide:Mod1\|lpm_divide_35m:auto_generated\|sign_div_unsign_akh:divider\|alt_u_div_mve:divider\|add_sub_5_result_int\[1\]~13 33 COMB LCCOMB_X45_Y14_N20 2 " "Info: 33: + IC(0.895 ns) + CELL(0.495 ns) = 18.814 ns; Loc. = LCCOMB_X45_Y14_N20; Fanout = 2; COMB Node = 'bcd_decode_display:b1\|lpm_divide:Mod1\|lpm_divide_35m:auto_generated\|sign_div_unsign_akh:divider\|alt_u_div_mve:divider\|add_sub_5_result_int\[1\]~13'" {  } { { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "1.390 ns" { bcd_decode_display:b1|lpm_divide:Mod1|lpm_divide_35m:auto_generated|sign_div_unsign_akh:divider|alt_u_div_mve:divider|StageOut[20]~1753 bcd_decode_display:b1|lpm_divide:Mod1|lpm_divide_35m:auto_generated|sign_div_unsign_akh:divider|alt_u_div_mve:divider|add_sub_5_result_int[1]~13 } "NODE_NAME" } } { "db/alt_u_div_mve.tdf" "" { Text "H:/DigitalProgrammingLab4/db/alt_u_div_mve.tdf" 52 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 18.894 ns bcd_decode_display:b1\|lpm_divide:Mod1\|lpm_divide_35m:auto_generated\|sign_div_unsign_akh:divider\|alt_u_div_mve:divider\|add_sub_5_result_int\[2\]~15 34 COMB LCCOMB_X45_Y14_N22 2 " "Info: 34: + IC(0.000 ns) + CELL(0.080 ns) = 18.894 ns; Loc. = LCCOMB_X45_Y14_N22; Fanout = 2; COMB Node = 'bcd_decode_display:b1\|lpm_divide:Mod1\|lpm_divide_35m:auto_generated\|sign_div_unsign_akh:divider\|alt_u_div_mve:divider\|add_sub_5_result_int\[2\]~15'" {  } { { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { bcd_decode_display:b1|lpm_divide:Mod1|lpm_divide_35m:auto_generated|sign_div_unsign_akh:divider|alt_u_div_mve:divider|add_sub_5_result_int[1]~13 bcd_decode_display:b1|lpm_divide:Mod1|lpm_divide_35m:auto_generated|sign_div_unsign_akh:divider|alt_u_div_mve:divider|add_sub_5_result_int[2]~15 } "NODE_NAME" } } { "db/alt_u_div_mve.tdf" "" { Text "H:/DigitalProgrammingLab4/db/alt_u_div_mve.tdf" 52 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 18.974 ns bcd_decode_display:b1\|lpm_divide:Mod1\|lpm_divide_35m:auto_generated\|sign_div_unsign_akh:divider\|alt_u_div_mve:divider\|add_sub_5_result_int\[3\]~17 35 COMB LCCOMB_X45_Y14_N24 1 " "Info: 35: + IC(0.000 ns) + CELL(0.080 ns) = 18.974 ns; Loc. = LCCOMB_X45_Y14_N24; Fanout = 1; COMB Node = 'bcd_decode_display:b1\|lpm_divide:Mod1\|lpm_divide_35m:auto_generated\|sign_div_unsign_akh:divider\|alt_u_div_mve:divider\|add_sub_5_result_int\[3\]~17'" {  } { { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { bcd_decode_display:b1|lpm_divide:Mod1|lpm_divide_35m:auto_generated|sign_div_unsign_akh:divider|alt_u_div_mve:divider|add_sub_5_result_int[2]~15 bcd_decode_display:b1|lpm_divide:Mod1|lpm_divide_35m:auto_generated|sign_div_unsign_akh:divider|alt_u_div_mve:divider|add_sub_5_result_int[3]~17 } "NODE_NAME" } } { "db/alt_u_div_mve.tdf" "" { Text "H:/DigitalProgrammingLab4/db/alt_u_div_mve.tdf" 52 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 19.054 ns bcd_decode_display:b1\|lpm_divide:Mod1\|lpm_divide_35m:auto_generated\|sign_div_unsign_akh:divider\|alt_u_div_mve:divider\|add_sub_5_result_int\[4\]~19 36 COMB LCCOMB_X45_Y14_N26 1 " "Info: 36: + IC(0.000 ns) + CELL(0.080 ns) = 19.054 ns; Loc. = LCCOMB_X45_Y14_N26; Fanout = 1; COMB Node = 'bcd_decode_display:b1\|lpm_divide:Mod1\|lpm_divide_35m:auto_generated\|sign_div_unsign_akh:divider\|alt_u_div_mve:divider\|add_sub_5_result_int\[4\]~19'" {  } { { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { bcd_decode_display:b1|lpm_divide:Mod1|lpm_divide_35m:auto_generated|sign_div_unsign_akh:divider|alt_u_div_mve:divider|add_sub_5_result_int[3]~17 bcd_decode_display:b1|lpm_divide:Mod1|lpm_divide_35m:auto_generated|sign_div_unsign_akh:divider|alt_u_div_mve:divider|add_sub_5_result_int[4]~19 } "NODE_NAME" } } { "db/alt_u_div_mve.tdf" "" { Text "H:/DigitalProgrammingLab4/db/alt_u_div_mve.tdf" 52 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.458 ns) 19.512 ns bcd_decode_display:b1\|lpm_divide:Mod1\|lpm_divide_35m:auto_generated\|sign_div_unsign_akh:divider\|alt_u_div_mve:divider\|add_sub_5_result_int\[5\]~20 37 COMB LCCOMB_X45_Y14_N28 8 " "Info: 37: + IC(0.000 ns) + CELL(0.458 ns) = 19.512 ns; Loc. = LCCOMB_X45_Y14_N28; Fanout = 8; COMB Node = 'bcd_decode_display:b1\|lpm_divide:Mod1\|lpm_divide_35m:auto_generated\|sign_div_unsign_akh:divider\|alt_u_div_mve:divider\|add_sub_5_result_int\[5\]~20'" {  } { { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.458 ns" { bcd_decode_display:b1|lpm_divide:Mod1|lpm_divide_35m:auto_generated|sign_div_unsign_akh:divider|alt_u_div_mve:divider|add_sub_5_result_int[4]~19 bcd_decode_display:b1|lpm_divide:Mod1|lpm_divide_35m:auto_generated|sign_div_unsign_akh:divider|alt_u_div_mve:divider|add_sub_5_result_int[5]~20 } "NODE_NAME" } } { "db/alt_u_div_mve.tdf" "" { Text "H:/DigitalProgrammingLab4/db/alt_u_div_mve.tdf" 52 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.905 ns) + CELL(0.322 ns) 20.739 ns bcd_decode_display:b1\|lpm_divide:Mod1\|lpm_divide_35m:auto_generated\|sign_div_unsign_akh:divider\|alt_u_div_mve:divider\|StageOut\[26\]~1756 38 COMB LCCOMB_X46_Y16_N0 3 " "Info: 38: + IC(0.905 ns) + CELL(0.322 ns) = 20.739 ns; Loc. = LCCOMB_X46_Y16_N0; Fanout = 3; COMB Node = 'bcd_decode_display:b1\|lpm_divide:Mod1\|lpm_divide_35m:auto_generated\|sign_div_unsign_akh:divider\|alt_u_div_mve:divider\|StageOut\[26\]~1756'" {  } { { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "1.227 ns" { bcd_decode_display:b1|lpm_divide:Mod1|lpm_divide_35m:auto_generated|sign_div_unsign_akh:divider|alt_u_div_mve:divider|add_sub_5_result_int[5]~20 bcd_decode_display:b1|lpm_divide:Mod1|lpm_divide_35m:auto_generated|sign_div_unsign_akh:divider|alt_u_div_mve:divider|StageOut[26]~1756 } "NODE_NAME" } } { "db/alt_u_div_mve.tdf" "" { Text "H:/DigitalProgrammingLab4/db/alt_u_div_mve.tdf" 74 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.909 ns) + CELL(0.517 ns) 22.165 ns bcd_decode_display:b1\|lpm_divide:Mod1\|lpm_divide_35m:auto_generated\|sign_div_unsign_akh:divider\|alt_u_div_mve:divider\|add_sub_6_result_int\[2\]~17 39 COMB LCCOMB_X45_Y14_N12 2 " "Info: 39: + IC(0.909 ns) + CELL(0.517 ns) = 22.165 ns; Loc. = LCCOMB_X45_Y14_N12; Fanout = 2; COMB Node = 'bcd_decode_display:b1\|lpm_divide:Mod1\|lpm_divide_35m:auto_generated\|sign_div_unsign_akh:divider\|alt_u_div_mve:divider\|add_sub_6_result_int\[2\]~17'" {  } { { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "1.426 ns" { bcd_decode_display:b1|lpm_divide:Mod1|lpm_divide_35m:auto_generated|sign_div_unsign_akh:divider|alt_u_div_mve:divider|StageOut[26]~1756 bcd_decode_display:b1|lpm_divide:Mod1|lpm_divide_35m:auto_generated|sign_div_unsign_akh:divider|alt_u_div_mve:divider|add_sub_6_result_int[2]~17 } "NODE_NAME" } } { "db/alt_u_div_mve.tdf" "" { Text "H:/DigitalProgrammingLab4/db/alt_u_div_mve.tdf" 57 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.174 ns) 22.339 ns bcd_decode_display:b1\|lpm_divide:Mod1\|lpm_divide_35m:auto_generated\|sign_div_unsign_akh:divider\|alt_u_div_mve:divider\|add_sub_6_result_int\[3\]~19 40 COMB LCCOMB_X45_Y14_N14 1 " "Info: 40: + IC(0.000 ns) + CELL(0.174 ns) = 22.339 ns; Loc. = LCCOMB_X45_Y14_N14; Fanout = 1; COMB Node = 'bcd_decode_display:b1\|lpm_divide:Mod1\|lpm_divide_35m:auto_generated\|sign_div_unsign_akh:divider\|alt_u_div_mve:divider\|add_sub_6_result_int\[3\]~19'" {  } { { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.174 ns" { bcd_decode_display:b1|lpm_divide:Mod1|lpm_divide_35m:auto_generated|sign_div_unsign_akh:divider|alt_u_div_mve:divider|add_sub_6_result_int[2]~17 bcd_decode_display:b1|lpm_divide:Mod1|lpm_divide_35m:auto_generated|sign_div_unsign_akh:divider|alt_u_div_mve:divider|add_sub_6_result_int[3]~19 } "NODE_NAME" } } { "db/alt_u_div_mve.tdf" "" { Text "H:/DigitalProgrammingLab4/db/alt_u_div_mve.tdf" 57 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 22.419 ns bcd_decode_display:b1\|lpm_divide:Mod1\|lpm_divide_35m:auto_generated\|sign_div_unsign_akh:divider\|alt_u_div_mve:divider\|add_sub_6_result_int\[4\]~21 41 COMB LCCOMB_X45_Y14_N16 1 " "Info: 41: + IC(0.000 ns) + CELL(0.080 ns) = 22.419 ns; Loc. = LCCOMB_X45_Y14_N16; Fanout = 1; COMB Node = 'bcd_decode_display:b1\|lpm_divide:Mod1\|lpm_divide_35m:auto_generated\|sign_div_unsign_akh:divider\|alt_u_div_mve:divider\|add_sub_6_result_int\[4\]~21'" {  } { { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { bcd_decode_display:b1|lpm_divide:Mod1|lpm_divide_35m:auto_generated|sign_div_unsign_akh:divider|alt_u_div_mve:divider|add_sub_6_result_int[3]~19 bcd_decode_display:b1|lpm_divide:Mod1|lpm_divide_35m:auto_generated|sign_div_unsign_akh:divider|alt_u_div_mve:divider|add_sub_6_result_int[4]~21 } "NODE_NAME" } } { "db/alt_u_div_mve.tdf" "" { Text "H:/DigitalProgrammingLab4/db/alt_u_div_mve.tdf" 57 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.458 ns) 22.877 ns bcd_decode_display:b1\|lpm_divide:Mod1\|lpm_divide_35m:auto_generated\|sign_div_unsign_akh:divider\|alt_u_div_mve:divider\|add_sub_6_result_int\[5\]~22 42 COMB LCCOMB_X45_Y14_N18 4 " "Info: 42: + IC(0.000 ns) + CELL(0.458 ns) = 22.877 ns; Loc. = LCCOMB_X45_Y14_N18; Fanout = 4; COMB Node = 'bcd_decode_display:b1\|lpm_divide:Mod1\|lpm_divide_35m:auto_generated\|sign_div_unsign_akh:divider\|alt_u_div_mve:divider\|add_sub_6_result_int\[5\]~22'" {  } { { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.458 ns" { bcd_decode_display:b1|lpm_divide:Mod1|lpm_divide_35m:auto_generated|sign_div_unsign_akh:divider|alt_u_div_mve:divider|add_sub_6_result_int[4]~21 bcd_decode_display:b1|lpm_divide:Mod1|lpm_divide_35m:auto_generated|sign_div_unsign_akh:divider|alt_u_div_mve:divider|add_sub_6_result_int[5]~22 } "NODE_NAME" } } { "db/alt_u_div_mve.tdf" "" { Text "H:/DigitalProgrammingLab4/db/alt_u_div_mve.tdf" 57 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.314 ns) + CELL(0.178 ns) 23.369 ns bcd_decode_display:b1\|lpm_divide:Mod1\|lpm_divide_35m:auto_generated\|sign_div_unsign_akh:divider\|alt_u_div_mve:divider\|StageOut\[32\]~1744 43 COMB LCCOMB_X45_Y14_N2 1 " "Info: 43: + IC(0.314 ns) + CELL(0.178 ns) = 23.369 ns; Loc. = LCCOMB_X45_Y14_N2; Fanout = 1; COMB Node = 'bcd_decode_display:b1\|lpm_divide:Mod1\|lpm_divide_35m:auto_generated\|sign_div_unsign_akh:divider\|alt_u_div_mve:divider\|StageOut\[32\]~1744'" {  } { { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.492 ns" { bcd_decode_display:b1|lpm_divide:Mod1|lpm_divide_35m:auto_generated|sign_div_unsign_akh:divider|alt_u_div_mve:divider|add_sub_6_result_int[5]~22 bcd_decode_display:b1|lpm_divide:Mod1|lpm_divide_35m:auto_generated|sign_div_unsign_akh:divider|alt_u_div_mve:divider|StageOut[32]~1744 } "NODE_NAME" } } { "db/alt_u_div_mve.tdf" "" { Text "H:/DigitalProgrammingLab4/db/alt_u_div_mve.tdf" 74 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.096 ns) 23.465 ns bcd_decode_display:b1\|numb_bcd0\[2\] 44 REG LCFF_X45_Y14_N3 7 " "Info: 44: + IC(0.000 ns) + CELL(0.096 ns) = 23.465 ns; Loc. = LCFF_X45_Y14_N3; Fanout = 7; REG Node = 'bcd_decode_display:b1\|numb_bcd0\[2\]'" {  } { { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.096 ns" { bcd_decode_display:b1|lpm_divide:Mod1|lpm_divide_35m:auto_generated|sign_div_unsign_akh:divider|alt_u_div_mve:divider|StageOut[32]~1744 bcd_decode_display:b1|numb_bcd0[2] } "NODE_NAME" } } { "Lab4.v" "" { Text "H:/DigitalProgrammingLab4/Lab4.v" 46 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "11.460 ns ( 48.84 % ) " "Info: Total cell delay = 11.460 ns ( 48.84 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "12.005 ns ( 51.16 % ) " "Info: Total interconnect delay = 12.005 ns ( 51.16 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "23.465 ns" { avg[5]~reg0 bcd_decode_display:b1|lpm_divide:Mod0|lpm_divide_g6m:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_g2f:divider|add_sub_6_result_int[2]~17 bcd_decode_display:b1|lpm_divide:Mod0|lpm_divide_g6m:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_g2f:divider|add_sub_6_result_int[3]~19 bcd_decode_display:b1|lpm_divide:Mod0|lpm_divide_g6m:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_g2f:divider|add_sub_6_result_int[4]~21 bcd_decode_display:b1|lpm_divide:Mod0|lpm_divide_g6m:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_g2f:divider|add_sub_6_result_int[5]~23 bcd_decode_display:b1|lpm_divide:Mod0|lpm_divide_g6m:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_g2f:divider|add_sub_6_result_int[6]~25 bcd_decode_display:b1|lpm_divide:Mod0|lpm_divide_g6m:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_g2f:divider|add_sub_6_result_int[7]~26 bcd_decode_display:b1|lpm_divide:Mod0|lpm_divide_g6m:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_g2f:divider|StageOut[54]~49 bcd_decode_display:b1|lpm_divide:Mod0|lpm_divide_g6m:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_g2f:divider|add_sub_7_result_int[7]~29 bcd_decode_display:b1|lpm_divide:Mod0|lpm_divide_g6m:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_g2f:divider|add_sub_7_result_int[8]~30 bcd_decode_display:b1|lpm_divide:Mod0|lpm_divide_g6m:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_g2f:divider|StageOut[57]~46 bcd_decode_display:b1|lpm_divide:Mod0|lpm_divide_g6m:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_g2f:divider|add_sub_8_result_int[2]~19 bcd_decode_display:b1|lpm_divide:Mod0|lpm_divide_g6m:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_g2f:divider|add_sub_8_result_int[3]~21 bcd_decode_display:b1|lpm_divide:Mod0|lpm_divide_g6m:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_g2f:divider|add_sub_8_result_int[4]~23 bcd_decode_display:b1|lpm_divide:Mod0|lpm_divide_g6m:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_g2f:divider|add_sub_8_result_int[5]~25 bcd_decode_display:b1|lpm_divide:Mod0|lpm_divide_g6m:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_g2f:divider|add_sub_8_result_int[6]~27 bcd_decode_display:b1|lpm_divide:Mod0|lpm_divide_g6m:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_g2f:divider|add_sub_8_result_int[7]~29 bcd_decode_display:b1|lpm_divide:Mod0|lpm_divide_g6m:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_g2f:divider|add_sub_8_result_int[8]~30 bcd_decode_display:b1|lpm_divide:Mod0|lpm_divide_g6m:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_g2f:divider|StageOut[70]~25 bcd_decode_display:b1|lpm_divide:Mod0|lpm_divide_g6m:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_g2f:divider|add_sub_9_result_int[7]~29 bcd_decode_display:b1|lpm_divide:Mod0|lpm_divide_g6m:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_g2f:divider|add_sub_9_result_int[8]~30 bcd_decode_display:b1|lpm_divide:Mod0|lpm_divide_g6m:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_g2f:divider|StageOut[76]~1571 bcd_decode_display:b1|lpm_divide:Mod1|lpm_divide_35m:auto_generated|sign_div_unsign_akh:divider|alt_u_div_mve:divider|add_sub_3_result_int[1]~11 bcd_decode_display:b1|lpm_divide:Mod1|lpm_divide_35m:auto_generated|sign_div_unsign_akh:divider|alt_u_div_mve:divider|add_sub_3_result_int[2]~13 bcd_decode_display:b1|lpm_divide:Mod1|lpm_divide_35m:auto_generated|sign_div_unsign_akh:divider|alt_u_div_mve:divider|add_sub_3_result_int[3]~15 bcd_decode_display:b1|lpm_divide:Mod1|lpm_divide_35m:auto_generated|sign_div_unsign_akh:divider|alt_u_div_mve:divider|add_sub_3_result_int[4]~16 bcd_decode_display:b1|lpm_divide:Mod1|lpm_divide_35m:auto_generated|sign_div_unsign_akh:divider|alt_u_div_mve:divider|StageOut[16]~1748 bcd_decode_display:b1|lpm_divide:Mod1|lpm_divide_35m:auto_generated|sign_div_unsign_akh:divider|alt_u_div_mve:divider|add_sub_4_result_int[2]~15 bcd_decode_display:b1|lpm_divide:Mod1|lpm_divide_35m:auto_generated|sign_div_unsign_akh:divider|alt_u_div_mve:divider|add_sub_4_result_int[3]~17 bcd_decode_display:b1|lpm_divide:Mod1|lpm_divide_35m:auto_generated|sign_div_unsign_akh:divider|alt_u_div_mve:divider|add_sub_4_result_int[4]~19 bcd_decode_display:b1|lpm_divide:Mod1|lpm_divide_35m:auto_generated|sign_div_unsign_akh:divider|alt_u_div_mve:divider|add_sub_4_result_int[5]~20 bcd_decode_display:b1|lpm_divide:Mod1|lpm_divide_35m:auto_generated|sign_div_unsign_akh:divider|alt_u_div_mve:divider|StageOut[20]~1753 bcd_decode_display:b1|lpm_divide:Mod1|lpm_divide_35m:auto_generated|sign_div_unsign_akh:divider|alt_u_div_mve:divider|add_sub_5_result_int[1]~13 bcd_decode_display:b1|lpm_divide:Mod1|lpm_divide_35m:auto_generated|sign_div_unsign_akh:divider|alt_u_div_mve:divider|add_sub_5_result_int[2]~15 bcd_decode_display:b1|lpm_divide:Mod1|lpm_divide_35m:auto_generated|sign_div_unsign_akh:divider|alt_u_div_mve:divider|add_sub_5_result_int[3]~17 bcd_decode_display:b1|lpm_divide:Mod1|lpm_divide_35m:auto_generated|sign_div_unsign_akh:divider|alt_u_div_mve:divider|add_sub_5_result_int[4]~19 bcd_decode_display:b1|lpm_divide:Mod1|lpm_divide_35m:auto_generated|sign_div_unsign_akh:divider|alt_u_div_mve:divider|add_sub_5_result_int[5]~20 bcd_decode_display:b1|lpm_divide:Mod1|lpm_divide_35m:auto_generated|sign_div_unsign_akh:divider|alt_u_div_mve:divider|StageOut[26]~1756 bcd_decode_display:b1|lpm_divide:Mod1|lpm_divide_35m:auto_generated|sign_div_unsign_akh:divider|alt_u_div_mve:divider|add_sub_6_result_int[2]~17 bcd_decode_display:b1|lpm_divide:Mod1|lpm_divide_35m:auto_generated|sign_div_unsign_akh:divider|alt_u_div_mve:divider|add_sub_6_result_int[3]~19 bcd_decode_display:b1|lpm_divide:Mod1|lpm_divide_35m:auto_generated|sign_div_unsign_akh:divider|alt_u_div_mve:divider|add_sub_6_result_int[4]~21 bcd_decode_display:b1|lpm_divide:Mod1|lpm_divide_35m:auto_generated|sign_div_unsign_akh:divider|alt_u_div_mve:divider|add_sub_6_result_int[5]~22 bcd_decode_display:b1|lpm_divide:Mod1|lpm_divide_35m:auto_generated|sign_div_unsign_akh:divider|alt_u_div_mve:divider|StageOut[32]~1744 bcd_decode_display:b1|numb_bcd0[2] } "NODE_NAME" } } { "c:/program files/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/program files/altera/71/quartus/bin/Technology_Viewer.qrui" "23.465 ns" { avg[5]~reg0 bcd_decode_display:b1|lpm_divide:Mod0|lpm_divide_g6m:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_g2f:divider|add_sub_6_result_int[2]~17 bcd_decode_display:b1|lpm_divide:Mod0|lpm_divide_g6m:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_g2f:divider|add_sub_6_result_int[3]~19 bcd_decode_display:b1|lpm_divide:Mod0|lpm_divide_g6m:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_g2f:divider|add_sub_6_result_int[4]~21 bcd_decode_display:b1|lpm_divide:Mod0|lpm_divide_g6m:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_g2f:divider|add_sub_6_result_int[5]~23 bcd_decode_display:b1|lpm_divide:Mod0|lpm_divide_g6m:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_g2f:divider|add_sub_6_result_int[6]~25 bcd_decode_display:b1|lpm_divide:Mod0|lpm_divide_g6m:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_g2f:divider|add_sub_6_result_int[7]~26 bcd_decode_display:b1|lpm_divide:Mod0|lpm_divide_g6m:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_g2f:divider|StageOut[54]~49 bcd_decode_display:b1|lpm_divide:Mod0|lpm_divide_g6m:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_g2f:divider|add_sub_7_result_int[7]~29 bcd_decode_display:b1|lpm_divide:Mod0|lpm_divide_g6m:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_g2f:divider|add_sub_7_result_int[8]~30 bcd_decode_display:b1|lpm_divide:Mod0|lpm_divide_g6m:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_g2f:divider|StageOut[57]~46 bcd_decode_display:b1|lpm_divide:Mod0|lpm_divide_g6m:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_g2f:divider|add_sub_8_result_int[2]~19 bcd_decode_display:b1|lpm_divide:Mod0|lpm_divide_g6m:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_g2f:divider|add_sub_8_result_int[3]~21 bcd_decode_display:b1|lpm_divide:Mod0|lpm_divide_g6m:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_g2f:divider|add_sub_8_result_int[4]~23 bcd_decode_display:b1|lpm_divide:Mod0|lpm_divide_g6m:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_g2f:divider|add_sub_8_result_int[5]~25 bcd_decode_display:b1|lpm_divide:Mod0|lpm_divide_g6m:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_g2f:divider|add_sub_8_result_int[6]~27 bcd_decode_display:b1|lpm_divide:Mod0|lpm_divide_g6m:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_g2f:divider|add_sub_8_result_int[7]~29 bcd_decode_display:b1|lpm_divide:Mod0|lpm_divide_g6m:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_g2f:divider|add_sub_8_result_int[8]~30 bcd_decode_display:b1|lpm_divide:Mod0|lpm_divide_g6m:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_g2f:divider|StageOut[70]~25 bcd_decode_display:b1|lpm_divide:Mod0|lpm_divide_g6m:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_g2f:divider|add_sub_9_result_int[7]~29 bcd_decode_display:b1|lpm_divide:Mod0|lpm_divide_g6m:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_g2f:divider|add_sub_9_result_int[8]~30 bcd_decode_display:b1|lpm_divide:Mod0|lpm_divide_g6m:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_g2f:divider|StageOut[76]~1571 bcd_decode_display:b1|lpm_divide:Mod1|lpm_divide_35m:auto_generated|sign_div_unsign_akh:divider|alt_u_div_mve:divider|add_sub_3_result_int[1]~11 bcd_decode_display:b1|lpm_divide:Mod1|lpm_divide_35m:auto_generated|sign_div_unsign_akh:divider|alt_u_div_mve:divider|add_sub_3_result_int[2]~13 bcd_decode_display:b1|lpm_divide:Mod1|lpm_divide_35m:auto_generated|sign_div_unsign_akh:divider|alt_u_div_mve:divider|add_sub_3_result_int[3]~15 bcd_decode_display:b1|lpm_divide:Mod1|lpm_divide_35m:auto_generated|sign_div_unsign_akh:divider|alt_u_div_mve:divider|add_sub_3_result_int[4]~16 bcd_decode_display:b1|lpm_divide:Mod1|lpm_divide_35m:auto_generated|sign_div_unsign_akh:divider|alt_u_div_mve:divider|StageOut[16]~1748 bcd_decode_display:b1|lpm_divide:Mod1|lpm_divide_35m:auto_generated|sign_div_unsign_akh:divider|alt_u_div_mve:divider|add_sub_4_result_int[2]~15 bcd_decode_display:b1|lpm_divide:Mod1|lpm_divide_35m:auto_generated|sign_div_unsign_akh:divider|alt_u_div_mve:divider|add_sub_4_result_int[3]~17 bcd_decode_display:b1|lpm_divide:Mod1|lpm_divide_35m:auto_generated|sign_div_unsign_akh:divider|alt_u_div_mve:divider|add_sub_4_result_int[4]~19 bcd_decode_display:b1|lpm_divide:Mod1|lpm_divide_35m:auto_generated|sign_div_unsign_akh:divider|alt_u_div_mve:divider|add_sub_4_result_int[5]~20 bcd_decode_display:b1|lpm_divide:Mod1|lpm_divide_35m:auto_generated|sign_div_unsign_akh:divider|alt_u_div_mve:divider|StageOut[20]~1753 bcd_decode_display:b1|lpm_divide:Mod1|lpm_divide_35m:auto_generated|sign_div_unsign_akh:divider|alt_u_div_mve:divider|add_sub_5_result_int[1]~13 bcd_decode_display:b1|lpm_divide:Mod1|lpm_divide_35m:auto_generated|sign_div_unsign_akh:divider|alt_u_div_mve:divider|add_sub_5_result_int[2]~15 bcd_decode_display:b1|lpm_divide:Mod1|lpm_divide_35m:auto_generated|sign_div_unsign_akh:divider|alt_u_div_mve:divider|add_sub_5_result_int[3]~17 bcd_decode_display:b1|lpm_divide:Mod1|lpm_divide_35m:auto_generated|sign_div_unsign_akh:divider|alt_u_div_mve:divider|add_sub_5_result_int[4]~19 bcd_decode_display:b1|lpm_divide:Mod1|lpm_divide_35m:auto_generated|sign_div_unsign_akh:divider|alt_u_div_mve:divider|add_sub_5_result_int[5]~20 bcd_decode_display:b1|lpm_divide:Mod1|lpm_divide_35m:auto_generated|sign_div_unsign_akh:divider|alt_u_div_mve:divider|StageOut[26]~1756 bcd_decode_display:b1|lpm_divide:Mod1|lpm_divide_35m:auto_generated|sign_div_unsign_akh:divider|alt_u_div_mve:divider|add_sub_6_result_int[2]~17 bcd_decode_display:b1|lpm_divide:Mod1|lpm_divide_35m:auto_generated|sign_div_unsign_akh:divider|alt_u_div_mve:divider|add_sub_6_result_int[3]~19 bcd_decode_display:b1|lpm_divide:Mod1|lpm_divide_35m:auto_generated|sign_div_unsign_akh:divider|alt_u_div_mve:divider|add_sub_6_result_int[4]~21 bcd_decode_display:b1|lpm_divide:Mod1|lpm_divide_35m:auto_generated|sign_div_unsign_akh:divider|alt_u_div_mve:divider|add_sub_6_result_int[5]~22 bcd_decode_display:b1|lpm_divide:Mod1|lpm_divide_35m:auto_generated|sign_div_unsign_akh:divider|alt_u_div_mve:divider|StageOut[32]~1744 bcd_decode_display:b1|numb_bcd0[2] } { 0.000ns 0.621ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.912ns 0.520ns 0.000ns 0.879ns 0.316ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.938ns 0.914ns 0.000ns 0.341ns 0.948ns 0.000ns 0.000ns 0.000ns 0.907ns 0.791ns 0.000ns 0.000ns 0.000ns 0.895ns 0.895ns 0.000ns 0.000ns 0.000ns 0.000ns 0.905ns 0.909ns 0.000ns 0.000ns 0.000ns 0.314ns 0.000ns } { 0.000ns 0.517ns 0.080ns 0.080ns 0.080ns 0.080ns 0.458ns 0.319ns 0.495ns 0.458ns 0.177ns 0.620ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.458ns 0.322ns 0.517ns 0.458ns 0.319ns 0.517ns 0.080ns 0.080ns 0.458ns 0.178ns 0.495ns 0.080ns 0.080ns 0.458ns 0.178ns 0.495ns 0.080ns 0.080ns 0.080ns 0.458ns 0.322ns 0.517ns 0.174ns 0.080ns 0.458ns 0.178ns 0.096ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.002 ns - Smallest " "Info: - Smallest clock skew is 0.002 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 2.869 ns + Shortest register " "Info: + Shortest clock path from clock \"clk\" to destination register is 2.869 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.026 ns) 1.026 ns clk 1 CLK PIN_M1 1 " "Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_M1; Fanout = 1; CLK Node = 'clk'" {  } { { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "Lab4.v" "" { Text "H:/DigitalProgrammingLab4/Lab4.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.238 ns) + CELL(0.000 ns) 1.264 ns clk~clkctrl 2 COMB CLKCTRL_G3 72 " "Info: 2: + IC(0.238 ns) + CELL(0.000 ns) = 1.264 ns; Loc. = CLKCTRL_G3; Fanout = 72; COMB Node = 'clk~clkctrl'" {  } { { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.238 ns" { clk clk~clkctrl } "NODE_NAME" } } { "Lab4.v" "" { Text "H:/DigitalProgrammingLab4/Lab4.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.003 ns) + CELL(0.602 ns) 2.869 ns bcd_decode_display:b1\|numb_bcd0\[2\] 3 REG LCFF_X45_Y14_N3 7 " "Info: 3: + IC(1.003 ns) + CELL(0.602 ns) = 2.869 ns; Loc. = LCFF_X45_Y14_N3; Fanout = 7; REG Node = 'bcd_decode_display:b1\|numb_bcd0\[2\]'" {  } { { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "1.605 ns" { clk~clkctrl bcd_decode_display:b1|numb_bcd0[2] } "NODE_NAME" } } { "Lab4.v" "" { Text "H:/DigitalProgrammingLab4/Lab4.v" 46 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.628 ns ( 56.74 % ) " "Info: Total cell delay = 1.628 ns ( 56.74 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.241 ns ( 43.26 % ) " "Info: Total interconnect delay = 1.241 ns ( 43.26 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "2.869 ns" { clk clk~clkctrl bcd_decode_display:b1|numb_bcd0[2] } "NODE_NAME" } } { "c:/program files/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/program files/altera/71/quartus/bin/Technology_Viewer.qrui" "2.869 ns" { clk clk~combout clk~clkctrl bcd_decode_display:b1|numb_bcd0[2] } { 0.000ns 0.000ns 0.238ns 1.003ns } { 0.000ns 1.026ns 0.000ns 0.602ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 2.867 ns - Longest register " "Info: - Longest clock path from clock \"clk\" to source register is 2.867 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.026 ns) 1.026 ns clk 1 CLK PIN_M1 1 " "Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_M1; Fanout = 1; CLK Node = 'clk'" {  } { { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "Lab4.v" "" { Text "H:/DigitalProgrammingLab4/Lab4.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.238 ns) + CELL(0.000 ns) 1.264 ns clk~clkctrl 2 COMB CLKCTRL_G3 72 " "Info: 2: + IC(0.238 ns) + CELL(0.000 ns) = 1.264 ns; Loc. = CLKCTRL_G3; Fanout = 72; COMB Node = 'clk~clkctrl'" {  } { { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.238 ns" { clk clk~clkctrl } "NODE_NAME" } } { "Lab4.v" "" { Text "H:/DigitalProgrammingLab4/Lab4.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.001 ns) + CELL(0.602 ns) 2.867 ns avg\[5\]~reg0 3 REG LCFF_X42_Y13_N21 5 " "Info: 3: + IC(1.001 ns) + CELL(0.602 ns) = 2.867 ns; Loc. = LCFF_X42_Y13_N21; Fanout = 5; REG Node = 'avg\[5\]~reg0'" {  } { { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "1.603 ns" { clk~clkctrl avg[5]~reg0 } "NODE_NAME" } } { "Lab4.v" "" { Text "H:/DigitalProgrammingLab4/Lab4.v" 17 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.628 ns ( 56.78 % ) " "Info: Total cell delay = 1.628 ns ( 56.78 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.239 ns ( 43.22 % ) " "Info: Total interconnect delay = 1.239 ns ( 43.22 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "2.867 ns" { clk clk~clkctrl avg[5]~reg0 } "NODE_NAME" } } { "c:/program files/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/program files/altera/71/quartus/bin/Technology_Viewer.qrui" "2.867 ns" { clk clk~combout clk~clkctrl avg[5]~reg0 } { 0.000ns 0.000ns 0.238ns 1.001ns } { 0.000ns 1.026ns 0.000ns 0.602ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0}  } { { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "2.869 ns" { clk clk~clkctrl bcd_decode_display:b1|numb_bcd0[2] } "NODE_NAME" } } { "c:/program files/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/program files/altera/71/quartus/bin/Technology_Viewer.qrui" "2.869 ns" { clk clk~combout clk~clkctrl bcd_decode_display:b1|numb_bcd0[2] } { 0.000ns 0.000ns 0.238ns 1.003ns } { 0.000ns 1.026ns 0.000ns 0.602ns } "" } } { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "2.867 ns" { clk clk~clkctrl avg[5]~reg0 } "NODE_NAME" } } { "c:/program files/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/program files/altera/71/quartus/bin/Technology_Viewer.qrui" "2.867 ns" { clk clk~combout clk~clkctrl avg[5]~reg0 } { 0.000ns 0.000ns 0.238ns 1.001ns } { 0.000ns 1.026ns 0.000ns 0.602ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.277 ns + " "Info: + Micro clock to output delay of source is 0.277 ns" {  } { { "Lab4.v" "" { Text "H:/DigitalProgrammingLab4/Lab4.v" 17 0 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TSU_DELAY" "-0.038 ns + " "Info: + Micro setup delay of destination is -0.038 ns" {  } { { "Lab4.v" "" { Text "H:/DigitalProgrammingLab4/Lab4.v" 46 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0}  } { { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "23.465 ns" { avg[5]~reg0 bcd_decode_display:b1|lpm_divide:Mod0|lpm_divide_g6m:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_g2f:divider|add_sub_6_result_int[2]~17 bcd_decode_display:b1|lpm_divide:Mod0|lpm_divide_g6m:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_g2f:divider|add_sub_6_result_int[3]~19 bcd_decode_display:b1|lpm_divide:Mod0|lpm_divide_g6m:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_g2f:divider|add_sub_6_result_int[4]~21 bcd_decode_display:b1|lpm_divide:Mod0|lpm_divide_g6m:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_g2f:divider|add_sub_6_result_int[5]~23 bcd_decode_display:b1|lpm_divide:Mod0|lpm_divide_g6m:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_g2f:divider|add_sub_6_result_int[6]~25 bcd_decode_display:b1|lpm_divide:Mod0|lpm_divide_g6m:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_g2f:divider|add_sub_6_result_int[7]~26 bcd_decode_display:b1|lpm_divide:Mod0|lpm_divide_g6m:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_g2f:divider|StageOut[54]~49 bcd_decode_display:b1|lpm_divide:Mod0|lpm_divide_g6m:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_g2f:divider|add_sub_7_result_int[7]~29 bcd_decode_display:b1|lpm_divide:Mod0|lpm_divide_g6m:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_g2f:divider|add_sub_7_result_int[8]~30 bcd_decode_display:b1|lpm_divide:Mod0|lpm_divide_g6m:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_g2f:divider|StageOut[57]~46 bcd_decode_display:b1|lpm_divide:Mod0|lpm_divide_g6m:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_g2f:divider|add_sub_8_result_int[2]~19 bcd_decode_display:b1|lpm_divide:Mod0|lpm_divide_g6m:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_g2f:divider|add_sub_8_result_int[3]~21 bcd_decode_display:b1|lpm_divide:Mod0|lpm_divide_g6m:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_g2f:divider|add_sub_8_result_int[4]~23 bcd_decode_display:b1|lpm_divide:Mod0|lpm_divide_g6m:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_g2f:divider|add_sub_8_result_int[5]~25 bcd_decode_display:b1|lpm_divide:Mod0|lpm_divide_g6m:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_g2f:divider|add_sub_8_result_int[6]~27 bcd_decode_display:b1|lpm_divide:Mod0|lpm_divide_g6m:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_g2f:divider|add_sub_8_result_int[7]~29 bcd_decode_display:b1|lpm_divide:Mod0|lpm_divide_g6m:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_g2f:divider|add_sub_8_result_int[8]~30 bcd_decode_display:b1|lpm_divide:Mod0|lpm_divide_g6m:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_g2f:divider|StageOut[70]~25 bcd_decode_display:b1|lpm_divide:Mod0|lpm_divide_g6m:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_g2f:divider|add_sub_9_result_int[7]~29 bcd_decode_display:b1|lpm_divide:Mod0|lpm_divide_g6m:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_g2f:divider|add_sub_9_result_int[8]~30 bcd_decode_display:b1|lpm_divide:Mod0|lpm_divide_g6m:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_g2f:divider|StageOut[76]~1571 bcd_decode_display:b1|lpm_divide:Mod1|lpm_divide_35m:auto_generated|sign_div_unsign_akh:divider|alt_u_div_mve:divider|add_sub_3_result_int[1]~11 bcd_decode_display:b1|lpm_divide:Mod1|lpm_divide_35m:auto_generated|sign_div_unsign_akh:divider|alt_u_div_mve:divider|add_sub_3_result_int[2]~13 bcd_decode_display:b1|lpm_divide:Mod1|lpm_divide_35m:auto_generated|sign_div_unsign_akh:divider|alt_u_div_mve:divider|add_sub_3_result_int[3]~15 bcd_decode_display:b1|lpm_divide:Mod1|lpm_divide_35m:auto_generated|sign_div_unsign_akh:divider|alt_u_div_mve:divider|add_sub_3_result_int[4]~16 bcd_decode_display:b1|lpm_divide:Mod1|lpm_divide_35m:auto_generated|sign_div_unsign_akh:divider|alt_u_div_mve:divider|StageOut[16]~1748 bcd_decode_display:b1|lpm_divide:Mod1|lpm_divide_35m:auto_generated|sign_div_unsign_akh:divider|alt_u_div_mve:divider|add_sub_4_result_int[2]~15 bcd_decode_display:b1|lpm_divide:Mod1|lpm_divide_35m:auto_generated|sign_div_unsign_akh:divider|alt_u_div_mve:divider|add_sub_4_result_int[3]~17 bcd_decode_display:b1|lpm_divide:Mod1|lpm_divide_35m:auto_generated|sign_div_unsign_akh:divider|alt_u_div_mve:divider|add_sub_4_result_int[4]~19 bcd_decode_display:b1|lpm_divide:Mod1|lpm_divide_35m:auto_generated|sign_div_unsign_akh:divider|alt_u_div_mve:divider|add_sub_4_result_int[5]~20 bcd_decode_display:b1|lpm_divide:Mod1|lpm_divide_35m:auto_generated|sign_div_unsign_akh:divider|alt_u_div_mve:divider|StageOut[20]~1753 bcd_decode_display:b1|lpm_divide:Mod1|lpm_divide_35m:auto_generated|sign_div_unsign_akh:divider|alt_u_div_mve:divider|add_sub_5_result_int[1]~13 bcd_decode_display:b1|lpm_divide:Mod1|lpm_divide_35m:auto_generated|sign_div_unsign_akh:divider|alt_u_div_mve:divider|add_sub_5_result_int[2]~15 bcd_decode_display:b1|lpm_divide:Mod1|lpm_divide_35m:auto_generated|sign_div_unsign_akh:divider|alt_u_div_mve:divider|add_sub_5_result_int[3]~17 bcd_decode_display:b1|lpm_divide:Mod1|lpm_divide_35m:auto_generated|sign_div_unsign_akh:divider|alt_u_div_mve:divider|add_sub_5_result_int[4]~19 bcd_decode_display:b1|lpm_divide:Mod1|lpm_divide_35m:auto_generated|sign_div_unsign_akh:divider|alt_u_div_mve:divider|add_sub_5_result_int[5]~20 bcd_decode_display:b1|lpm_divide:Mod1|lpm_divide_35m:auto_generated|sign_div_unsign_akh:divider|alt_u_div_mve:divider|StageOut[26]~1756 bcd_decode_display:b1|lpm_divide:Mod1|lpm_divide_35m:auto_generated|sign_div_unsign_akh:divider|alt_u_div_mve:divider|add_sub_6_result_int[2]~17 bcd_decode_display:b1|lpm_divide:Mod1|lpm_divide_35m:auto_generated|sign_div_unsign_akh:divider|alt_u_div_mve:divider|add_sub_6_result_int[3]~19 bcd_decode_display:b1|lpm_divide:Mod1|lpm_divide_35m:auto_generated|sign_div_unsign_akh:divider|alt_u_div_mve:divider|add_sub_6_result_int[4]~21 bcd_decode_display:b1|lpm_divide:Mod1|lpm_divide_35m:auto_generated|sign_div_unsign_akh:divider|alt_u_div_mve:divider|add_sub_6_result_int[5]~22 bcd_decode_display:b1|lpm_divide:Mod1|lpm_divide_35m:auto_generated|sign_div_unsign_akh:divider|alt_u_div_mve:divider|StageOut[32]~1744 bcd_decode_display:b1|numb_bcd0[2] } "NODE_NAME" } } { "c:/program files/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/program files/altera/71/quartus/bin/Technology_Viewer.qrui" "23.465 ns" { avg[5]~reg0 bcd_decode_display:b1|lpm_divide:Mod0|lpm_divide_g6m:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_g2f:divider|add_sub_6_result_int[2]~17 bcd_decode_display:b1|lpm_divide:Mod0|lpm_divide_g6m:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_g2f:divider|add_sub_6_result_int[3]~19 bcd_decode_display:b1|lpm_divide:Mod0|lpm_divide_g6m:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_g2f:divider|add_sub_6_result_int[4]~21 bcd_decode_display:b1|lpm_divide:Mod0|lpm_divide_g6m:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_g2f:divider|add_sub_6_result_int[5]~23 bcd_decode_display:b1|lpm_divide:Mod0|lpm_divide_g6m:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_g2f:divider|add_sub_6_result_int[6]~25 bcd_decode_display:b1|lpm_divide:Mod0|lpm_divide_g6m:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_g2f:divider|add_sub_6_result_int[7]~26 bcd_decode_display:b1|lpm_divide:Mod0|lpm_divide_g6m:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_g2f:divider|StageOut[54]~49 bcd_decode_display:b1|lpm_divide:Mod0|lpm_divide_g6m:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_g2f:divider|add_sub_7_result_int[7]~29 bcd_decode_display:b1|lpm_divide:Mod0|lpm_divide_g6m:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_g2f:divider|add_sub_7_result_int[8]~30 bcd_decode_display:b1|lpm_divide:Mod0|lpm_divide_g6m:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_g2f:divider|StageOut[57]~46 bcd_decode_display:b1|lpm_divide:Mod0|lpm_divide_g6m:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_g2f:divider|add_sub_8_result_int[2]~19 bcd_decode_display:b1|lpm_divide:Mod0|lpm_divide_g6m:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_g2f:divider|add_sub_8_result_int[3]~21 bcd_decode_display:b1|lpm_divide:Mod0|lpm_divide_g6m:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_g2f:divider|add_sub_8_result_int[4]~23 bcd_decode_display:b1|lpm_divide:Mod0|lpm_divide_g6m:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_g2f:divider|add_sub_8_result_int[5]~25 bcd_decode_display:b1|lpm_divide:Mod0|lpm_divide_g6m:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_g2f:divider|add_sub_8_result_int[6]~27 bcd_decode_display:b1|lpm_divide:Mod0|lpm_divide_g6m:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_g2f:divider|add_sub_8_result_int[7]~29 bcd_decode_display:b1|lpm_divide:Mod0|lpm_divide_g6m:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_g2f:divider|add_sub_8_result_int[8]~30 bcd_decode_display:b1|lpm_divide:Mod0|lpm_divide_g6m:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_g2f:divider|StageOut[70]~25 bcd_decode_display:b1|lpm_divide:Mod0|lpm_divide_g6m:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_g2f:divider|add_sub_9_result_int[7]~29 bcd_decode_display:b1|lpm_divide:Mod0|lpm_divide_g6m:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_g2f:divider|add_sub_9_result_int[8]~30 bcd_decode_display:b1|lpm_divide:Mod0|lpm_divide_g6m:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_g2f:divider|StageOut[76]~1571 bcd_decode_display:b1|lpm_divide:Mod1|lpm_divide_35m:auto_generated|sign_div_unsign_akh:divider|alt_u_div_mve:divider|add_sub_3_result_int[1]~11 bcd_decode_display:b1|lpm_divide:Mod1|lpm_divide_35m:auto_generated|sign_div_unsign_akh:divider|alt_u_div_mve:divider|add_sub_3_result_int[2]~13 bcd_decode_display:b1|lpm_divide:Mod1|lpm_divide_35m:auto_generated|sign_div_unsign_akh:divider|alt_u_div_mve:divider|add_sub_3_result_int[3]~15 bcd_decode_display:b1|lpm_divide:Mod1|lpm_divide_35m:auto_generated|sign_div_unsign_akh:divider|alt_u_div_mve:divider|add_sub_3_result_int[4]~16 bcd_decode_display:b1|lpm_divide:Mod1|lpm_divide_35m:auto_generated|sign_div_unsign_akh:divider|alt_u_div_mve:divider|StageOut[16]~1748 bcd_decode_display:b1|lpm_divide:Mod1|lpm_divide_35m:auto_generated|sign_div_unsign_akh:divider|alt_u_div_mve:divider|add_sub_4_result_int[2]~15 bcd_decode_display:b1|lpm_divide:Mod1|lpm_divide_35m:auto_generated|sign_div_unsign_akh:divider|alt_u_div_mve:divider|add_sub_4_result_int[3]~17 bcd_decode_display:b1|lpm_divide:Mod1|lpm_divide_35m:auto_generated|sign_div_unsign_akh:divider|alt_u_div_mve:divider|add_sub_4_result_int[4]~19 bcd_decode_display:b1|lpm_divide:Mod1|lpm_divide_35m:auto_generated|sign_div_unsign_akh:divider|alt_u_div_mve:divider|add_sub_4_result_int[5]~20 bcd_decode_display:b1|lpm_divide:Mod1|lpm_divide_35m:auto_generated|sign_div_unsign_akh:divider|alt_u_div_mve:divider|StageOut[20]~1753 bcd_decode_display:b1|lpm_divide:Mod1|lpm_divide_35m:auto_generated|sign_div_unsign_akh:divider|alt_u_div_mve:divider|add_sub_5_result_int[1]~13 bcd_decode_display:b1|lpm_divide:Mod1|lpm_divide_35m:auto_generated|sign_div_unsign_akh:divider|alt_u_div_mve:divider|add_sub_5_result_int[2]~15 bcd_decode_display:b1|lpm_divide:Mod1|lpm_divide_35m:auto_generated|sign_div_unsign_akh:divider|alt_u_div_mve:divider|add_sub_5_result_int[3]~17 bcd_decode_display:b1|lpm_divide:Mod1|lpm_divide_35m:auto_generated|sign_div_unsign_akh:divider|alt_u_div_mve:divider|add_sub_5_result_int[4]~19 bcd_decode_display:b1|lpm_divide:Mod1|lpm_divide_35m:auto_generated|sign_div_unsign_akh:divider|alt_u_div_mve:divider|add_sub_5_result_int[5]~20 bcd_decode_display:b1|lpm_divide:Mod1|lpm_divide_35m:auto_generated|sign_div_unsign_akh:divider|alt_u_div_mve:divider|StageOut[26]~1756 bcd_decode_display:b1|lpm_divide:Mod1|lpm_divide_35m:auto_generated|sign_div_unsign_akh:divider|alt_u_div_mve:divider|add_sub_6_result_int[2]~17 bcd_decode_display:b1|lpm_divide:Mod1|lpm_divide_35m:auto_generated|sign_div_unsign_akh:divider|alt_u_div_mve:divider|add_sub_6_result_int[3]~19 bcd_decode_display:b1|lpm_divide:Mod1|lpm_divide_35m:auto_generated|sign_div_unsign_akh:divider|alt_u_div_mve:divider|add_sub_6_result_int[4]~21 bcd_decode_display:b1|lpm_divide:Mod1|lpm_divide_35m:auto_generated|sign_div_unsign_akh:divider|alt_u_div_mve:divider|add_sub_6_result_int[5]~22 bcd_decode_display:b1|lpm_divide:Mod1|lpm_divide_35m:auto_generated|sign_div_unsign_akh:divider|alt_u_div_mve:divider|StageOut[32]~1744 bcd_decode_display:b1|numb_bcd0[2] } { 0.000ns 0.621ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.912ns 0.520ns 0.000ns 0.879ns 0.316ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.938ns 0.914ns 0.000ns 0.341ns 0.948ns 0.000ns 0.000ns 0.000ns 0.907ns 0.791ns 0.000ns 0.000ns 0.000ns 0.895ns 0.895ns 0.000ns 0.000ns 0.000ns 0.000ns 0.905ns 0.909ns 0.000ns 0.000ns 0.000ns 0.314ns 0.000ns } { 0.000ns 0.517ns 0.080ns 0.080ns 0.080ns 0.080ns 0.458ns 0.319ns 0.495ns 0.458ns 0.177ns 0.620ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.458ns 0.322ns 0.517ns 0.458ns 0.319ns 0.517ns 0.080ns 0.080ns 0.458ns 0.178ns 0.495ns 0.080ns 0.080ns 0.458ns 0.178ns 0.495ns 0.080ns 0.080ns 0.080ns 0.458ns 0.322ns 0.517ns 0.174ns 0.080ns 0.458ns 0.178ns 0.096ns } "" } } { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "2.869 ns" { clk clk~clkctrl bcd_decode_display:b1|numb_bcd0[2] } "NODE_NAME" } } { "c:/program files/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/program files/altera/71/quartus/bin/Technology_Viewer.qrui" "2.869 ns" { clk clk~combout clk~clkctrl bcd_decode_display:b1|numb_bcd0[2] } { 0.000ns 0.000ns 0.238ns 1.003ns } { 0.000ns 1.026ns 0.000ns 0.602ns } "" } } { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "2.867 ns" { clk clk~clkctrl avg[5]~reg0 } "NODE_NAME" } } { "c:/program files/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/program files/altera/71/quartus/bin/Technology_Viewer.qrui" "2.867 ns" { clk clk~combout clk~clkctrl avg[5]~reg0 } { 0.000ns 0.000ns 0.238ns 1.001ns } { 0.000ns 1.026ns 0.000ns 0.602ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0}
{ "Info" "ITDB_TSU_RESULT" "avg\[9\]~reg0 select\[0\] clk 13.332 ns register " "Info: tsu for register \"avg\[9\]~reg0\" (data pin = \"select\[0\]\", clock pin = \"clk\") is 13.332 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "16.237 ns + Longest pin register " "Info: + Longest pin to register delay is 16.237 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.863 ns) 0.863 ns select\[0\] 1 PIN PIN_AA13 4 " "Info: 1: + IC(0.000 ns) + CELL(0.863 ns) = 0.863 ns; Loc. = PIN_AA13; Fanout = 4; PIN Node = 'select\[0\]'" {  } { { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { select[0] } "NODE_NAME" } } { "Lab4.v" "" { Text "H:/DigitalProgrammingLab4/Lab4.v" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(6.273 ns) + CELL(0.544 ns) 7.680 ns Decoder0~124 2 COMB LCCOMB_X20_Y4_N8 10 " "Info: 2: + IC(6.273 ns) + CELL(0.544 ns) = 7.680 ns; Loc. = LCCOMB_X20_Y4_N8; Fanout = 10; COMB Node = 'Decoder0~124'" {  } { { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "6.817 ns" { select[0] Decoder0~124 } "NODE_NAME" } } { "Lab4.v" "" { Text "H:/DigitalProgrammingLab4/Lab4.v" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.305 ns) + CELL(0.521 ns) 8.506 ns temp1~521 3 COMB LCCOMB_X20_Y4_N0 3 " "Info: 3: + IC(0.305 ns) + CELL(0.521 ns) = 8.506 ns; Loc. = LCCOMB_X20_Y4_N0; Fanout = 3; COMB Node = 'temp1~521'" {  } { { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.826 ns" { Decoder0~124 temp1~521 } "NODE_NAME" } } { "Lab4.v" "" { Text "H:/DigitalProgrammingLab4/Lab4.v" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.696 ns) + CELL(0.495 ns) 10.697 ns Add0~201 4 COMB LCCOMB_X21_Y5_N4 2 " "Info: 4: + IC(1.696 ns) + CELL(0.495 ns) = 10.697 ns; Loc. = LCCOMB_X21_Y5_N4; Fanout = 2; COMB Node = 'Add0~201'" {  } { { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "2.191 ns" { temp1~521 Add0~201 } "NODE_NAME" } } { "Lab4.v" "" { Text "H:/DigitalProgrammingLab4/Lab4.v" 26 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.458 ns) 11.155 ns Add0~202 5 COMB LCCOMB_X21_Y5_N6 2 " "Info: 5: + IC(0.000 ns) + CELL(0.458 ns) = 11.155 ns; Loc. = LCCOMB_X21_Y5_N6; Fanout = 2; COMB Node = 'Add0~202'" {  } { { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.458 ns" { Add0~201 Add0~202 } "NODE_NAME" } } { "Lab4.v" "" { Text "H:/DigitalProgrammingLab4/Lab4.v" 26 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(3.299 ns) + CELL(0.495 ns) 14.949 ns avg\[0\]~69 6 COMB LCCOMB_X42_Y13_N10 2 " "Info: 6: + IC(3.299 ns) + CELL(0.495 ns) = 14.949 ns; Loc. = LCCOMB_X42_Y13_N10; Fanout = 2; COMB Node = 'avg\[0\]~69'" {  } { { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "3.794 ns" { Add0~202 avg[0]~69 } "NODE_NAME" } } { "Lab4.v" "" { Text "H:/DigitalProgrammingLab4/Lab4.v" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 15.029 ns avg\[1\]~70 7 COMB LCCOMB_X42_Y13_N12 2 " "Info: 7: + IC(0.000 ns) + CELL(0.080 ns) = 15.029 ns; Loc. = LCCOMB_X42_Y13_N12; Fanout = 2; COMB Node = 'avg\[1\]~70'" {  } { { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { avg[0]~69 avg[1]~70 } "NODE_NAME" } } { "Lab4.v" "" { Text "H:/DigitalProgrammingLab4/Lab4.v" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.174 ns) 15.203 ns avg\[2\]~71 8 COMB LCCOMB_X42_Y13_N14 2 " "Info: 8: + IC(0.000 ns) + CELL(0.174 ns) = 15.203 ns; Loc. = LCCOMB_X42_Y13_N14; Fanout = 2; COMB Node = 'avg\[2\]~71'" {  } { { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.174 ns" { avg[1]~70 avg[2]~71 } "NODE_NAME" } } { "Lab4.v" "" { Text "H:/DigitalProgrammingLab4/Lab4.v" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 15.283 ns avg\[3\]~72 9 COMB LCCOMB_X42_Y13_N16 2 " "Info: 9: + IC(0.000 ns) + CELL(0.080 ns) = 15.283 ns; Loc. = LCCOMB_X42_Y13_N16; Fanout = 2; COMB Node = 'avg\[3\]~72'" {  } { { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { avg[2]~71 avg[3]~72 } "NODE_NAME" } } { "Lab4.v" "" { Text "H:/DigitalProgrammingLab4/Lab4.v" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 15.363 ns avg\[4\]~73 10 COMB LCCOMB_X42_Y13_N18 2 " "Info: 10: + IC(0.000 ns) + CELL(0.080 ns) = 15.363 ns; Loc. = LCCOMB_X42_Y13_N18; Fanout = 2; COMB Node = 'avg\[4\]~73'" {  } { { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { avg[3]~72 avg[4]~73 } "NODE_NAME" } } { "Lab4.v" "" { Text "H:/DigitalProgrammingLab4/Lab4.v" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 15.443 ns avg\[5\]~74 11 COMB LCCOMB_X42_Y13_N20 2 " "Info: 11: + IC(0.000 ns) + CELL(0.080 ns) = 15.443 ns; Loc. = LCCOMB_X42_Y13_N20; Fanout = 2; COMB Node = 'avg\[5\]~74'" {  } { { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { avg[4]~73 avg[5]~74 } "NODE_NAME" } } { "Lab4.v" "" { Text "H:/DigitalProgrammingLab4/Lab4.v" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 15.523 ns avg\[6\]~75 12 COMB LCCOMB_X42_Y13_N22 2 " "Info: 12: + IC(0.000 ns) + CELL(0.080 ns) = 15.523 ns; Loc. = LCCOMB_X42_Y13_N22; Fanout = 2; COMB Node = 'avg\[6\]~75'" {  } { { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { avg[5]~74 avg[6]~75 } "NODE_NAME" } } { "Lab4.v" "" { Text "H:/DigitalProgrammingLab4/Lab4.v" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 15.603 ns avg\[7\]~76 13 COMB LCCOMB_X42_Y13_N24 2 " "Info: 13: + IC(0.000 ns) + CELL(0.080 ns) = 15.603 ns; Loc. = LCCOMB_X42_Y13_N24; Fanout = 2; COMB Node = 'avg\[7\]~76'" {  } { { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { avg[6]~75 avg[7]~76 } "NODE_NAME" } } { "Lab4.v" "" { Text "H:/DigitalProgrammingLab4/Lab4.v" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 15.683 ns avg\[8\]~77 14 COMB LCCOMB_X42_Y13_N26 1 " "Info: 14: + IC(0.000 ns) + CELL(0.080 ns) = 15.683 ns; Loc. = LCCOMB_X42_Y13_N26; Fanout = 1; COMB Node = 'avg\[8\]~77'" {  } { { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { avg[7]~76 avg[8]~77 } "NODE_NAME" } } { "Lab4.v" "" { Text "H:/DigitalProgrammingLab4/Lab4.v" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.458 ns) 16.141 ns avg\[9\]~65 15 COMB LCCOMB_X42_Y13_N28 1 " "Info: 15: + IC(0.000 ns) + CELL(0.458 ns) = 16.141 ns; Loc. = LCCOMB_X42_Y13_N28; Fanout = 1; COMB Node = 'avg\[9\]~65'" {  } { { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.458 ns" { avg[8]~77 avg[9]~65 } "NODE_NAME" } } { "Lab4.v" "" { Text "H:/DigitalProgrammingLab4/Lab4.v" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.096 ns) 16.237 ns avg\[9\]~reg0 16 REG LCFF_X42_Y13_N29 4 " "Info: 16: + IC(0.000 ns) + CELL(0.096 ns) = 16.237 ns; Loc. = LCFF_X42_Y13_N29; Fanout = 4; REG Node = 'avg\[9\]~reg0'" {  } { { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.096 ns" { avg[9]~65 avg[9]~reg0 } "NODE_NAME" } } { "Lab4.v" "" { Text "H:/DigitalProgrammingLab4/Lab4.v" 17 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.664 ns ( 28.72 % ) " "Info: Total cell delay = 4.664 ns ( 28.72 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "11.573 ns ( 71.28 % ) " "Info: Total interconnect delay = 11.573 ns ( 71.28 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "16.237 ns" { select[0] Decoder0~124 temp1~521 Add0~201 Add0~202 avg[0]~69 avg[1]~70 avg[2]~71 avg[3]~72 avg[4]~73 avg[5]~74 avg[6]~75 avg[7]~76 avg[8]~77 avg[9]~65 avg[9]~reg0 } "NODE_NAME" } } { "c:/program files/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/program files/altera/71/quartus/bin/Technology_Viewer.qrui" "16.237 ns" { select[0] select[0]~combout Decoder0~124 temp1~521 Add0~201 Add0~202 avg[0]~69 avg[1]~70 avg[2]~71 avg[3]~72 avg[4]~73 avg[5]~74 avg[6]~75 avg[7]~76 avg[8]~77 avg[9]~65 avg[9]~reg0 } { 0.000ns 0.000ns 6.273ns 0.305ns 1.696ns 0.000ns 3.299ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns } { 0.000ns 0.863ns 0.544ns 0.521ns 0.495ns 0.458ns 0.495ns 0.080ns 0.174ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.458ns 0.096ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TSU_DELAY" "-0.038 ns + " "Info: + Micro setup delay of destination is -0.038 ns" {  } { { "Lab4.v" "" { Text "H:/DigitalProgrammingLab4/Lab4.v" 17 0 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 2.867 ns - Shortest register " "Info: - Shortest clock path from clock \"clk\" to destination register is 2.867 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.026 ns) 1.026 ns clk 1 CLK PIN_M1 1 " "Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_M1; Fanout = 1; CLK Node = 'clk'" {  } { { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "Lab4.v" "" { Text "H:/DigitalProgrammingLab4/Lab4.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.238 ns) + CELL(0.000 ns) 1.264 ns clk~clkctrl 2 COMB CLKCTRL_G3 72 " "Info: 2: + IC(0.238 ns) + CELL(0.000 ns) = 1.264 ns; Loc. = CLKCTRL_G3; Fanout = 72; COMB Node = 'clk~clkctrl'" {  } { { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.238 ns" { clk clk~clkctrl } "NODE_NAME" } } { "Lab4.v" "" { Text "H:/DigitalProgrammingLab4/Lab4.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.001 ns) + CELL(0.602 ns) 2.867 ns avg\[9\]~reg0 3 REG LCFF_X42_Y13_N29 4 " "Info: 3: + IC(1.001 ns) + CELL(0.602 ns) = 2.867 ns; Loc. = LCFF_X42_Y13_N29; Fanout = 4; REG Node = 'avg\[9\]~reg0'" {  } { { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "1.603 ns" { clk~clkctrl avg[9]~reg0 } "NODE_NAME" } } { "Lab4.v" "" { Text "H:/DigitalProgrammingLab4/Lab4.v" 17 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.628 ns ( 56.78 % ) " "Info: Total cell delay = 1.628 ns ( 56.78 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.239 ns ( 43.22 % ) " "Info: Total interconnect delay = 1.239 ns ( 43.22 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "2.867 ns" { clk clk~clkctrl avg[9]~reg0 } "NODE_NAME" } } { "c:/program files/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/program files/altera/71/quartus/bin/Technology_Viewer.qrui" "2.867 ns" { clk clk~combout clk~clkctrl avg[9]~reg0 } { 0.000ns 0.000ns 0.238ns 1.001ns } { 0.000ns 1.026ns 0.000ns 0.602ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0}  } { { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "16.237 ns" { select[0] Decoder0~124 temp1~521 Add0~201 Add0~202 avg[0]~69 avg[1]~70 avg[2]~71 avg[3]~72 avg[4]~73 avg[5]~74 avg[6]~75 avg[7]~76 avg[8]~77 avg[9]~65 avg[9]~reg0 } "NODE_NAME" } } { "c:/program files/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/program files/altera/71/quartus/bin/Technology_Viewer.qrui" "16.237 ns" { select[0] select[0]~combout Decoder0~124 temp1~521 Add0~201 Add0~202 avg[0]~69 avg[1]~70 avg[2]~71 avg[3]~72 avg[4]~73 avg[5]~74 avg[6]~75 avg[7]~76 avg[8]~77 avg[9]~65 avg[9]~reg0 } { 0.000ns 0.000ns 6.273ns 0.305ns 1.696ns 0.000ns 3.299ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns } { 0.000ns 0.863ns 0.544ns 0.521ns 0.495ns 0.458ns 0.495ns 0.080ns 0.174ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.458ns 0.096ns } "" } } { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "2.867 ns" { clk clk~clkctrl avg[9]~reg0 } "NODE_NAME" } } { "c:/program files/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/program files/altera/71/quartus/bin/Technology_Viewer.qrui" "2.867 ns" { clk clk~combout clk~clkctrl avg[9]~reg0 } { 0.000ns 0.000ns 0.238ns 1.001ns } { 0.000ns 1.026ns 0.000ns 0.602ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0}
{ "Info" "ITDB_FULL_TCO_RESULT" "clk temp0\[5\] temp0\[5\]~reg0 9.097 ns register " "Info: tco from clock \"clk\" to destination pin \"temp0\[5\]\" through register \"temp0\[5\]~reg0\" is 9.097 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 2.851 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to source register is 2.851 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.026 ns) 1.026 ns clk 1 CLK PIN_M1 1 " "Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_M1; Fanout = 1; CLK Node = 'clk'" {  } { { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "Lab4.v" "" { Text "H:/DigitalProgrammingLab4/Lab4.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.238 ns) + CELL(0.000 ns) 1.264 ns clk~clkctrl 2 COMB CLKCTRL_G3 72 " "Info: 2: + IC(0.238 ns) + CELL(0.000 ns) = 1.264 ns; Loc. = CLKCTRL_G3; Fanout = 72; COMB Node = 'clk~clkctrl'" {  } { { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.238 ns" { clk clk~clkctrl } "NODE_NAME" } } { "Lab4.v" "" { Text "H:/DigitalProgrammingLab4/Lab4.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.985 ns) + CELL(0.602 ns) 2.851 ns temp0\[5\]~reg0 3 REG LCFF_X21_Y5_N25 2 " "Info: 3: + IC(0.985 ns) + CELL(0.602 ns) = 2.851 ns; Loc. = LCFF_X21_Y5_N25; Fanout = 2; REG Node = 'temp0\[5\]~reg0'" {  } { { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "1.587 ns" { clk~clkctrl temp0[5]~reg0 } "NODE_NAME" } } { "Lab4.v" "" { Text "H:/DigitalProgrammingLab4/Lab4.v" 17 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.628 ns ( 57.10 % ) " "Info: Total cell delay = 1.628 ns ( 57.10 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.223 ns ( 42.90 % ) " "Info: Total interconnect delay = 1.223 ns ( 42.90 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "2.851 ns" { clk clk~clkctrl temp0[5]~reg0 } "NODE_NAME" } } { "c:/program files/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/program files/altera/71/quartus/bin/Technology_Viewer.qrui" "2.851 ns" { clk clk~combout clk~clkctrl temp0[5]~reg0 } { 0.000ns 0.000ns 0.238ns 0.985ns } { 0.000ns 1.026ns 0.000ns 0.602ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.277 ns + " "Info: + Micro clock to output delay of source is 0.277 ns" {  } { { "Lab4.v" "" { Text "H:/DigitalProgrammingLab4/Lab4.v" 17 0 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "5.969 ns + Longest register pin " "Info: + Longest register to pin delay is 5.969 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns temp0\[5\]~reg0 1 REG LCFF_X21_Y5_N25 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X21_Y5_N25; Fanout = 2; REG Node = 'temp0\[5\]~reg0'" {  } { { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { temp0[5]~reg0 } "NODE_NAME" } } { "Lab4.v" "" { Text "H:/DigitalProgrammingLab4/Lab4.v" 17 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(3.099 ns) + CELL(2.870 ns) 5.969 ns temp0\[5\] 2 PIN PIN_Y21 0 " "Info: 2: + IC(3.099 ns) + CELL(2.870 ns) = 5.969 ns; Loc. = PIN_Y21; Fanout = 0; PIN Node = 'temp0\[5\]'" {  } { { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "5.969 ns" { temp0[5]~reg0 temp0[5] } "NODE_NAME" } } { "Lab4.v" "" { Text "H:/DigitalProgrammingLab4/Lab4.v" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.870 ns ( 48.08 % ) " "Info: Total cell delay = 2.870 ns ( 48.08 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "3.099 ns ( 51.92 % ) " "Info: Total interconnect delay = 3.099 ns ( 51.92 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "5.969 ns" { temp0[5]~reg0 temp0[5] } "NODE_NAME" } } { "c:/program files/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/program files/altera/71/quartus/bin/Technology_Viewer.qrui" "5.969 ns" { temp0[5]~reg0 temp0[5] } { 0.000ns 3.099ns } { 0.000ns 2.870ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0}  } { { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "2.851 ns" { clk clk~clkctrl temp0[5]~reg0 } "NODE_NAME" } } { "c:/program files/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/program files/altera/71/quartus/bin/Technology_Viewer.qrui" "2.851 ns" { clk clk~combout clk~clkctrl temp0[5]~reg0 } { 0.000ns 0.000ns 0.238ns 0.985ns } { 0.000ns 1.026ns 0.000ns 0.602ns } "" } } { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "5.969 ns" { temp0[5]~reg0 temp0[5] } "NODE_NAME" } } { "c:/program files/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/program files/altera/71/quartus/bin/Technology_Viewer.qrui" "5.969 ns" { temp0[5]~reg0 temp0[5] } { 0.000ns 3.099ns } { 0.000ns 2.870ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0}
{ "Info" "ITDB_TH_RESULT" "temp0\[1\]~reg0 select\[1\] clk -3.740 ns register " "Info: th for register \"temp0\[1\]~reg0\" (data pin = \"select\[1\]\", clock pin = \"clk\") is -3.740 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 2.855 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to destination register is 2.855 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.026 ns) 1.026 ns clk 1 CLK PIN_M1 1 " "Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_M1; Fanout = 1; CLK Node = 'clk'" {  } { { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "Lab4.v" "" { Text "H:/DigitalProgrammingLab4/Lab4.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.238 ns) + CELL(0.000 ns) 1.264 ns clk~clkctrl 2 COMB CLKCTRL_G3 72 " "Info: 2: + IC(0.238 ns) + CELL(0.000 ns) = 1.264 ns; Loc. = CLKCTRL_G3; Fanout = 72; COMB Node = 'clk~clkctrl'" {  } { { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.238 ns" { clk clk~clkctrl } "NODE_NAME" } } { "Lab4.v" "" { Text "H:/DigitalProgrammingLab4/Lab4.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.989 ns) + CELL(0.602 ns) 2.855 ns temp0\[1\]~reg0 3 REG LCFF_X20_Y4_N13 2 " "Info: 3: + IC(0.989 ns) + CELL(0.602 ns) = 2.855 ns; Loc. = LCFF_X20_Y4_N13; Fanout = 2; REG Node = 'temp0\[1\]~reg0'" {  } { { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "1.591 ns" { clk~clkctrl temp0[1]~reg0 } "NODE_NAME" } } { "Lab4.v" "" { Text "H:/DigitalProgrammingLab4/Lab4.v" 17 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.628 ns ( 57.02 % ) " "Info: Total cell delay = 1.628 ns ( 57.02 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.227 ns ( 42.98 % ) " "Info: Total interconnect delay = 1.227 ns ( 42.98 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "2.855 ns" { clk clk~clkctrl temp0[1]~reg0 } "NODE_NAME" } } { "c:/program files/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/program files/altera/71/quartus/bin/Technology_Viewer.qrui" "2.855 ns" { clk clk~combout clk~clkctrl temp0[1]~reg0 } { 0.000ns 0.000ns 0.238ns 0.989ns } { 0.000ns 1.026ns 0.000ns 0.602ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TH_DELAY" "0.286 ns + " "Info: + Micro hold delay of destination is 0.286 ns" {  } { { "Lab4.v" "" { Text "H:/DigitalProgrammingLab4/Lab4.v" 17 0 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "6.881 ns - Shortest pin register " "Info: - Shortest pin to register delay is 6.881 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.823 ns) 0.823 ns select\[1\] 1 PIN PIN_R11 4 " "Info: 1: + IC(0.000 ns) + CELL(0.823 ns) = 0.823 ns; Loc. = PIN_R11; Fanout = 4; PIN Node = 'select\[1\]'" {  } { { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { select[1] } "NODE_NAME" } } { "Lab4.v" "" { Text "H:/DigitalProgrammingLab4/Lab4.v" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(5.289 ns) + CELL(0.178 ns) 6.290 ns Decoder0~123 2 COMB LCCOMB_X20_Y4_N6 10 " "Info: 2: + IC(5.289 ns) + CELL(0.178 ns) = 6.290 ns; Loc. = LCCOMB_X20_Y4_N6; Fanout = 10; COMB Node = 'Decoder0~123'" {  } { { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "5.467 ns" { select[1] Decoder0~123 } "NODE_NAME" } } { "Lab4.v" "" { Text "H:/DigitalProgrammingLab4/Lab4.v" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.317 ns) + CELL(0.178 ns) 6.785 ns temp0~521 3 COMB LCCOMB_X20_Y4_N12 3 " "Info: 3: + IC(0.317 ns) + CELL(0.178 ns) = 6.785 ns; Loc. = LCCOMB_X20_Y4_N12; Fanout = 3; COMB Node = 'temp0~521'" {  } { { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.495 ns" { Decoder0~123 temp0~521 } "NODE_NAME" } } { "Lab4.v" "" { Text "H:/DigitalProgrammingLab4/Lab4.v" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.096 ns) 6.881 ns temp0\[1\]~reg0 4 REG LCFF_X20_Y4_N13 2 " "Info: 4: + IC(0.000 ns) + CELL(0.096 ns) = 6.881 ns; Loc. = LCFF_X20_Y4_N13; Fanout = 2; REG Node = 'temp0\[1\]~reg0'" {  } { { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.096 ns" { temp0~521 temp0[1]~reg0 } "NODE_NAME" } } { "Lab4.v" "" { Text "H:/DigitalProgrammingLab4/Lab4.v" 17 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.275 ns ( 18.53 % ) " "Info: Total cell delay = 1.275 ns ( 18.53 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "5.606 ns ( 81.47 % ) " "Info: Total interconnect delay = 5.606 ns ( 81.47 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "6.881 ns" { select[1] Decoder0~123 temp0~521 temp0[1]~reg0 } "NODE_NAME" } } { "c:/program files/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/program files/altera/71/quartus/bin/Technology_Viewer.qrui" "6.881 ns" { select[1] select[1]~combout Decoder0~123 temp0~521 temp0[1]~reg0 } { 0.000ns 0.000ns 5.289ns 0.317ns 0.000ns } { 0.000ns 0.823ns 0.178ns 0.178ns 0.096ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0}  } { { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "2.855 ns" { clk clk~clkctrl temp0[1]~reg0 } "NODE_NAME" } } { "c:/program files/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/program files/altera/71/quartus/bin/Technology_Viewer.qrui" "2.855 ns" { clk clk~combout clk~clkctrl temp0[1]~reg0 } { 0.000ns 0.000ns 0.238ns 0.989ns } { 0.000ns 1.026ns 0.000ns 0.602ns } "" } } { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "6.881 ns" { select[1] Decoder0~123 temp0~521 temp0[1]~reg0 } "NODE_NAME" } } { "c:/program files/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/program files/altera/71/quartus/bin/Technology_Viewer.qrui" "6.881 ns" { select[1] select[1]~combout Decoder0~123 temp0~521 temp0[1]~reg0 } { 0.000ns 0.000ns 5.289ns 0.317ns 0.000ns } { 0.000ns 0.823ns 0.178ns 0.178ns 0.096ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 1  Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "234 " "Info: Allocated 234 megabytes of memory during processing" {  } {  } 0 0 "Allocated %1!s! megabytes of memory during processing" 0 0 "" 0} { "Info" "IQEXE_END_BANNER_TIME" "Mon Nov 11 11:26:12 2019 " "Info: Processing ended: Mon Nov 11 11:26:12 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0}
