# Reading C:/altera_lite/16.0/modelsim_ase/tcl/vsim/pref.tcl
# Loading project modifiedMIPS_SIM
vsim -gui work.tst_2
# vsim -gui work.tst_2 
# Start time: 22:01:24 on Jan 09,2021
# Loading work.tst_2
# Loading work.Top
# Loading work.clock
# Loading work.MUX_2_32
# Loading work.instructionMemory
# Loading work.IFID
# Loading work.ControlUnit
# Loading work.registerFile
# Loading work.MUX_4_32
# Loading work.MUX_4_5
# Loading work.MUX_2_1
# Loading work.IDEX
# Loading work.ALUControlUnit
# Loading work.reg32
# Loading work.reg1
# Loading work.ALU
# Loading work.fALU
# Loading work.forwardingUnit
# Loading work.EXMEM
# Loading work.DataMemory
# Loading work.MEMWB
run -all
# cycle:         12
# PC:        248
# ALUOut_EXEC:          0
# $s1:           5 The correct value is 5
# $s2:          10 The correct value is 10
# $s3:           3 The correct value is 3
# $s4:           2 The correct value is 2
# $s5:          15 The correct value is 15
# $s6:          -2 The correct value is -2  *** Check reporesentation
# ** Note: $finish    : C:/Users/Okasha/Documents/modifiedMIPS/modifiedMIPS/testbenches/tst_2.v(23)
#    Time: 1150 ps  Iteration: 1  Instance: /tst_2
# 1
# Break in Module tst_2 at C:/Users/Okasha/Documents/modifiedMIPS/modifiedMIPS/testbenches/tst_2.v line 23
# Break key hit
