# compile verilog/system verilog design source files
verilog xil_defaultlib  \
"tb_time_synth.v" \
"../../../../../6pipeline_CU_cpu.srcs/sim_1/new/tb.v" \

# Do not sort compile order
nosort
