Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Wed Dec 27 14:29:28 2023
| Host         : LAPTOP-ADPEJ7RL running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file SCPU_TOP_timing_summary_routed.rpt -pb SCPU_TOP_timing_summary_routed.pb -rpx SCPU_TOP_timing_summary_routed.rpx -warn_on_violation
| Design       : SCPU_TOP
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 1501 register/latch pins with no clock driven by root clock pin: sw_i[15] (HIGH)

 There are 1501 register/latch pins with no clock driven by root clock pin: clkdiv_reg[25]/Q (HIGH)

 There are 1501 register/latch pins with no clock driven by root clock pin: clkdiv_reg[27]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: rom_addr_reg[0]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: rom_addr_reg[1]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: rom_addr_reg[2]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: rom_addr_reg[3]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: u_seg7x16/cnt_reg[14]/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 3025 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 8 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 16 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     95.009        0.000                      0                   51        0.254        0.000                      0                   51       49.500        0.000                       0                    84  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)         Period(ns)      Frequency(MHz)
-----        ------------         ----------      --------------
sys_clk_pin  {0.000 50.000}       100.000         10.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin        95.009        0.000                      0                   51        0.254        0.000                      0                   51       49.500        0.000                       0                    84  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack       95.009ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.254ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       49.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             95.009ns  (required time - arrival time)
  Source:                 u_seg7x16/i_data_store_reg[24]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u_seg7x16/o_seg_r_reg[1]/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (sys_clk_pin rise@100.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.009ns  (logic 0.952ns (19.006%)  route 4.057ns (80.994%))
  Logic Levels:           4  (LUT5=3 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.926ns = ( 104.926 - 100.000 ) 
    Source Clock Delay      (SCD):    5.226ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=83, routed)          1.624     5.226    u_seg7x16/CLK
    SLICE_X31Y107        FDCE                                         r  u_seg7x16/i_data_store_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y107        FDCE (Prop_fdce_C_Q)         0.456     5.682 r  u_seg7x16/i_data_store_reg[24]/Q
                         net (fo=2, routed)           1.137     6.819    u_seg7x16/data3[0]
    SLICE_X31Y104        LUT6 (Prop_lut6_I2_O)        0.124     6.943 r  u_seg7x16/o_seg_r[0]_i_3/O
                         net (fo=2, routed)           0.892     7.835    u_seg7x16/o_seg_r[0]_i_3_n_0
    SLICE_X30Y104        LUT5 (Prop_lut5_I0_O)        0.124     7.959 r  u_seg7x16/o_seg_r[6]_i_6/O
                         net (fo=8, routed)           1.206     9.164    u_seg7x16/sel0[0]
    SLICE_X29Y106        LUT5 (Prop_lut5_I3_O)        0.124     9.288 r  u_seg7x16/o_seg_r[1]_i_3/O
                         net (fo=1, routed)           0.823    10.111    u_seg7x16/o_seg_r[1]_i_3_n_0
    SLICE_X30Y105        LUT5 (Prop_lut5_I4_O)        0.124    10.235 r  u_seg7x16/o_seg_r[1]_i_1/O
                         net (fo=1, routed)           0.000    10.235    u_seg7x16/o_seg_r[1]_i_1_n_0
    SLICE_X30Y105        FDPE                                         r  u_seg7x16/o_seg_r_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920   103.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   103.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=83, routed)          1.504   104.926    u_seg7x16/CLK
    SLICE_X30Y105        FDPE                                         r  u_seg7x16/o_seg_r_reg[1]/C
                         clock pessimism              0.276   105.202    
                         clock uncertainty           -0.035   105.167    
    SLICE_X30Y105        FDPE (Setup_fdpe_C_D)        0.077   105.244    u_seg7x16/o_seg_r_reg[1]
  -------------------------------------------------------------------
                         required time                        105.244    
                         arrival time                         -10.235    
  -------------------------------------------------------------------
                         slack                                 95.009    

Slack (MET) :             95.131ns  (required time - arrival time)
  Source:                 u_seg7x16/i_data_store_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u_seg7x16/o_seg_r_reg[0]/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (sys_clk_pin rise@100.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.874ns  (logic 1.182ns (24.251%)  route 3.692ns (75.749%))
  Logic Levels:           4  (LUT5=3 LUT6=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.926ns = ( 104.926 - 100.000 ) 
    Source Clock Delay      (SCD):    5.226ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=83, routed)          1.624     5.226    u_seg7x16/CLK
    SLICE_X37Y104        FDCE                                         r  u_seg7x16/i_data_store_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y104        FDCE (Prop_fdce_C_Q)         0.456     5.682 r  u_seg7x16/i_data_store_reg[2]/Q
                         net (fo=2, routed)           0.700     6.382    u_seg7x16/i_data_store_reg_n_0_[2]
    SLICE_X31Y106        LUT6 (Prop_lut6_I1_O)        0.124     6.506 r  u_seg7x16/o_seg_r[2]_i_2/O
                         net (fo=2, routed)           0.903     7.409    u_seg7x16/o_seg_r[2]_i_2_n_0
    SLICE_X30Y106        LUT5 (Prop_lut5_I0_O)        0.124     7.533 r  u_seg7x16/o_seg_r[4]_i_4/O
                         net (fo=9, routed)           1.128     8.661    u_seg7x16/sel0[2]
    SLICE_X29Y105        LUT5 (Prop_lut5_I2_O)        0.152     8.813 r  u_seg7x16/o_seg_r[0]_i_2/O
                         net (fo=1, routed)           0.961     9.774    u_seg7x16/o_seg_r[0]_i_2_n_0
    SLICE_X30Y104        LUT5 (Prop_lut5_I0_O)        0.326    10.100 r  u_seg7x16/o_seg_r[0]_i_1/O
                         net (fo=1, routed)           0.000    10.100    u_seg7x16/o_seg_r[0]_i_1_n_0
    SLICE_X30Y104        FDPE                                         r  u_seg7x16/o_seg_r_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920   103.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   103.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=83, routed)          1.504   104.926    u_seg7x16/CLK
    SLICE_X30Y104        FDPE                                         r  u_seg7x16/o_seg_r_reg[0]/C
                         clock pessimism              0.259   105.185    
                         clock uncertainty           -0.035   105.150    
    SLICE_X30Y104        FDPE (Setup_fdpe_C_D)        0.081   105.231    u_seg7x16/o_seg_r_reg[0]
  -------------------------------------------------------------------
                         required time                        105.231    
                         arrival time                         -10.100    
  -------------------------------------------------------------------
                         slack                                 95.131    

Slack (MET) :             95.267ns  (required time - arrival time)
  Source:                 u_seg7x16/i_data_store_reg[24]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u_seg7x16/o_seg_r_reg[3]/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (sys_clk_pin rise@100.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.689ns  (logic 1.188ns (25.338%)  route 3.501ns (74.662%))
  Logic Levels:           4  (LUT5=3 LUT6=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.927ns = ( 104.927 - 100.000 ) 
    Source Clock Delay      (SCD):    5.226ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=83, routed)          1.624     5.226    u_seg7x16/CLK
    SLICE_X31Y107        FDCE                                         r  u_seg7x16/i_data_store_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y107        FDCE (Prop_fdce_C_Q)         0.456     5.682 r  u_seg7x16/i_data_store_reg[24]/Q
                         net (fo=2, routed)           1.137     6.819    u_seg7x16/data3[0]
    SLICE_X31Y104        LUT6 (Prop_lut6_I2_O)        0.124     6.943 r  u_seg7x16/o_seg_r[0]_i_3/O
                         net (fo=2, routed)           0.892     7.835    u_seg7x16/o_seg_r[0]_i_3_n_0
    SLICE_X30Y104        LUT5 (Prop_lut5_I0_O)        0.124     7.959 r  u_seg7x16/o_seg_r[6]_i_6/O
                         net (fo=8, routed)           1.206     9.164    u_seg7x16/sel0[0]
    SLICE_X29Y106        LUT5 (Prop_lut5_I0_O)        0.152     9.316 r  u_seg7x16/o_seg_r[3]_i_3/O
                         net (fo=1, routed)           0.267     9.583    u_seg7x16/o_seg_r[3]_i_3_n_0
    SLICE_X29Y106        LUT5 (Prop_lut5_I4_O)        0.332     9.915 r  u_seg7x16/o_seg_r[3]_i_1/O
                         net (fo=1, routed)           0.000     9.915    u_seg7x16/o_seg_r[3]_i_1_n_0
    SLICE_X29Y106        FDPE                                         r  u_seg7x16/o_seg_r_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920   103.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   103.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=83, routed)          1.505   104.927    u_seg7x16/CLK
    SLICE_X29Y106        FDPE                                         r  u_seg7x16/o_seg_r_reg[3]/C
                         clock pessimism              0.259   105.186    
                         clock uncertainty           -0.035   105.151    
    SLICE_X29Y106        FDPE (Setup_fdpe_C_D)        0.031   105.182    u_seg7x16/o_seg_r_reg[3]
  -------------------------------------------------------------------
                         required time                        105.182    
                         arrival time                          -9.915    
  -------------------------------------------------------------------
                         slack                                 95.267    

Slack (MET) :             95.476ns  (required time - arrival time)
  Source:                 u_seg7x16/i_data_store_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u_seg7x16/o_seg_r_reg[6]/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (sys_clk_pin rise@100.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.480ns  (logic 0.952ns (21.251%)  route 3.528ns (78.749%))
  Logic Levels:           4  (LUT5=3 LUT6=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.927ns = ( 104.927 - 100.000 ) 
    Source Clock Delay      (SCD):    5.226ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=83, routed)          1.624     5.226    u_seg7x16/CLK
    SLICE_X37Y104        FDCE                                         r  u_seg7x16/i_data_store_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y104        FDCE (Prop_fdce_C_Q)         0.456     5.682 r  u_seg7x16/i_data_store_reg[2]/Q
                         net (fo=2, routed)           0.700     6.382    u_seg7x16/i_data_store_reg_n_0_[2]
    SLICE_X31Y106        LUT6 (Prop_lut6_I1_O)        0.124     6.506 r  u_seg7x16/o_seg_r[2]_i_2/O
                         net (fo=2, routed)           0.903     7.409    u_seg7x16/o_seg_r[2]_i_2_n_0
    SLICE_X30Y106        LUT5 (Prop_lut5_I0_O)        0.124     7.533 r  u_seg7x16/o_seg_r[4]_i_4/O
                         net (fo=9, routed)           1.128     8.661    u_seg7x16/sel0[2]
    SLICE_X29Y105        LUT5 (Prop_lut5_I1_O)        0.124     8.785 r  u_seg7x16/o_seg_r[6]_i_4/O
                         net (fo=1, routed)           0.797     9.582    u_seg7x16/o_seg_r[6]_i_4_n_0
    SLICE_X29Y104        LUT5 (Prop_lut5_I4_O)        0.124     9.706 r  u_seg7x16/o_seg_r[6]_i_1/O
                         net (fo=1, routed)           0.000     9.706    u_seg7x16/o_seg_r[6]_i_1_n_0
    SLICE_X29Y104        FDPE                                         r  u_seg7x16/o_seg_r_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920   103.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   103.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=83, routed)          1.505   104.927    u_seg7x16/CLK
    SLICE_X29Y104        FDPE                                         r  u_seg7x16/o_seg_r_reg[6]/C
                         clock pessimism              0.259   105.186    
                         clock uncertainty           -0.035   105.151    
    SLICE_X29Y104        FDPE (Setup_fdpe_C_D)        0.031   105.182    u_seg7x16/o_seg_r_reg[6]
  -------------------------------------------------------------------
                         required time                        105.182    
                         arrival time                          -9.706    
  -------------------------------------------------------------------
                         slack                                 95.476    

Slack (MET) :             95.584ns  (required time - arrival time)
  Source:                 u_seg7x16/i_data_store_reg[24]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u_seg7x16/o_seg_r_reg[5]/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (sys_clk_pin rise@100.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.434ns  (logic 0.952ns (21.473%)  route 3.482ns (78.527%))
  Logic Levels:           4  (LUT2=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.926ns = ( 104.926 - 100.000 ) 
    Source Clock Delay      (SCD):    5.226ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=83, routed)          1.624     5.226    u_seg7x16/CLK
    SLICE_X31Y107        FDCE                                         r  u_seg7x16/i_data_store_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y107        FDCE (Prop_fdce_C_Q)         0.456     5.682 r  u_seg7x16/i_data_store_reg[24]/Q
                         net (fo=2, routed)           1.137     6.819    u_seg7x16/data3[0]
    SLICE_X31Y104        LUT6 (Prop_lut6_I2_O)        0.124     6.943 r  u_seg7x16/o_seg_r[0]_i_3/O
                         net (fo=2, routed)           0.892     7.835    u_seg7x16/o_seg_r[0]_i_3_n_0
    SLICE_X30Y104        LUT5 (Prop_lut5_I0_O)        0.124     7.959 r  u_seg7x16/o_seg_r[6]_i_6/O
                         net (fo=8, routed)           0.623     8.582    u_seg7x16/sel0[0]
    SLICE_X30Y105        LUT2 (Prop_lut2_I0_O)        0.124     8.706 r  u_seg7x16/o_seg_r[5]_i_3/O
                         net (fo=1, routed)           0.830     9.536    u_seg7x16/o_seg_r[5]_i_3_n_0
    SLICE_X30Y104        LUT6 (Prop_lut6_I2_O)        0.124     9.660 r  u_seg7x16/o_seg_r[5]_i_1/O
                         net (fo=1, routed)           0.000     9.660    u_seg7x16/o_seg_r[5]_i_1_n_0
    SLICE_X30Y104        FDPE                                         r  u_seg7x16/o_seg_r_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920   103.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   103.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=83, routed)          1.504   104.926    u_seg7x16/CLK
    SLICE_X30Y104        FDPE                                         r  u_seg7x16/o_seg_r_reg[5]/C
                         clock pessimism              0.276   105.202    
                         clock uncertainty           -0.035   105.167    
    SLICE_X30Y104        FDPE (Setup_fdpe_C_D)        0.077   105.244    u_seg7x16/o_seg_r_reg[5]
  -------------------------------------------------------------------
                         required time                        105.244    
                         arrival time                          -9.660    
  -------------------------------------------------------------------
                         slack                                 95.584    

Slack (MET) :             95.893ns  (required time - arrival time)
  Source:                 u_seg7x16/i_data_store_reg[24]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u_seg7x16/o_seg_r_reg[2]/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (sys_clk_pin rise@100.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.129ns  (logic 1.188ns (28.773%)  route 2.941ns (71.227%))
  Logic Levels:           4  (LUT5=3 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.926ns = ( 104.926 - 100.000 ) 
    Source Clock Delay      (SCD):    5.226ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=83, routed)          1.624     5.226    u_seg7x16/CLK
    SLICE_X31Y107        FDCE                                         r  u_seg7x16/i_data_store_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y107        FDCE (Prop_fdce_C_Q)         0.456     5.682 f  u_seg7x16/i_data_store_reg[24]/Q
                         net (fo=2, routed)           1.137     6.819    u_seg7x16/data3[0]
    SLICE_X31Y104        LUT6 (Prop_lut6_I2_O)        0.124     6.943 f  u_seg7x16/o_seg_r[0]_i_3/O
                         net (fo=2, routed)           0.892     7.835    u_seg7x16/o_seg_r[0]_i_3_n_0
    SLICE_X30Y104        LUT5 (Prop_lut5_I0_O)        0.124     7.959 f  u_seg7x16/o_seg_r[6]_i_6/O
                         net (fo=8, routed)           0.623     8.582    u_seg7x16/sel0[0]
    SLICE_X30Y105        LUT5 (Prop_lut5_I3_O)        0.153     8.735 r  u_seg7x16/o_seg_r[2]_i_3/O
                         net (fo=1, routed)           0.289     9.024    u_seg7x16/o_seg_r[2]_i_3_n_0
    SLICE_X30Y105        LUT5 (Prop_lut5_I4_O)        0.331     9.355 r  u_seg7x16/o_seg_r[2]_i_1/O
                         net (fo=1, routed)           0.000     9.355    u_seg7x16/o_seg_r[2]_i_1_n_0
    SLICE_X30Y105        FDPE                                         r  u_seg7x16/o_seg_r_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920   103.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   103.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=83, routed)          1.504   104.926    u_seg7x16/CLK
    SLICE_X30Y105        FDPE                                         r  u_seg7x16/o_seg_r_reg[2]/C
                         clock pessimism              0.276   105.202    
                         clock uncertainty           -0.035   105.167    
    SLICE_X30Y105        FDPE (Setup_fdpe_C_D)        0.081   105.248    u_seg7x16/o_seg_r_reg[2]
  -------------------------------------------------------------------
                         required time                        105.248    
                         arrival time                          -9.355    
  -------------------------------------------------------------------
                         slack                                 95.893    

Slack (MET) :             95.910ns  (required time - arrival time)
  Source:                 u_seg7x16/i_data_store_reg[20]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u_seg7x16/o_seg_r_reg[4]/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (sys_clk_pin rise@100.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.046ns  (logic 0.952ns (23.530%)  route 3.094ns (76.470%))
  Logic Levels:           4  (LUT6=4)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.927ns = ( 104.927 - 100.000 ) 
    Source Clock Delay      (SCD):    5.226ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=83, routed)          1.624     5.226    u_seg7x16/CLK
    SLICE_X31Y107        FDCE                                         r  u_seg7x16/i_data_store_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y107        FDCE (Prop_fdce_C_Q)         0.456     5.682 r  u_seg7x16/i_data_store_reg[20]/Q
                         net (fo=2, routed)           1.290     6.972    u_seg7x16/data2[4]
    SLICE_X31Y104        LUT6 (Prop_lut6_I0_O)        0.124     7.096 r  u_seg7x16/o_seg_r[4]_i_6/O
                         net (fo=2, routed)           1.143     8.240    u_seg7x16/o_seg_r[4]_i_6_n_0
    SLICE_X29Y106        LUT6 (Prop_lut6_I4_O)        0.124     8.364 r  u_seg7x16/o_seg_r[4]_i_5/O
                         net (fo=1, routed)           0.502     8.865    u_seg7x16/o_seg_r[4]_i_5_n_0
    SLICE_X28Y106        LUT6 (Prop_lut6_I3_O)        0.124     8.989 r  u_seg7x16/o_seg_r[4]_i_2/O
                         net (fo=1, routed)           0.159     9.148    u_seg7x16/o_seg_r[4]_i_2_n_0
    SLICE_X28Y106        LUT6 (Prop_lut6_I2_O)        0.124     9.272 r  u_seg7x16/o_seg_r[4]_i_1/O
                         net (fo=1, routed)           0.000     9.272    u_seg7x16/o_seg_r[4]_i_1_n_0
    SLICE_X28Y106        FDPE                                         r  u_seg7x16/o_seg_r_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920   103.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   103.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=83, routed)          1.505   104.927    u_seg7x16/CLK
    SLICE_X28Y106        FDPE                                         r  u_seg7x16/o_seg_r_reg[4]/C
                         clock pessimism              0.259   105.186    
                         clock uncertainty           -0.035   105.151    
    SLICE_X28Y106        FDPE (Setup_fdpe_C_D)        0.031   105.182    u_seg7x16/o_seg_r_reg[4]
  -------------------------------------------------------------------
                         required time                        105.182    
                         arrival time                          -9.272    
  -------------------------------------------------------------------
                         slack                                 95.910    

Slack (MET) :             96.869ns  (required time - arrival time)
  Source:                 u_seg7x16/i_data_store_reg[23]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u_seg7x16/o_seg_r_reg[7]/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (sys_clk_pin rise@100.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.772ns  (logic 0.732ns (26.404%)  route 2.040ns (73.596%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.927ns = ( 104.927 - 100.000 ) 
    Source Clock Delay      (SCD):    5.226ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=83, routed)          1.624     5.226    u_seg7x16/CLK
    SLICE_X31Y108        FDCE                                         r  u_seg7x16/i_data_store_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y108        FDCE (Prop_fdce_C_Q)         0.456     5.682 r  u_seg7x16/i_data_store_reg[23]/Q
                         net (fo=2, routed)           0.819     6.502    u_seg7x16/data2[7]
    SLICE_X31Y107        LUT6 (Prop_lut6_I0_O)        0.124     6.626 r  u_seg7x16/o_seg_r[7]_i_2/O
                         net (fo=2, routed)           0.839     7.464    u_seg7x16/o_seg_r[7]_i_2_n_0
    SLICE_X29Y106        LUT3 (Prop_lut3_I1_O)        0.152     7.616 r  u_seg7x16/o_seg_r[7]_i_1/O
                         net (fo=1, routed)           0.382     7.999    u_seg7x16/o_seg_r[7]_i_1_n_0
    SLICE_X29Y106        FDPE                                         r  u_seg7x16/o_seg_r_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920   103.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   103.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=83, routed)          1.505   104.927    u_seg7x16/CLK
    SLICE_X29Y106        FDPE                                         r  u_seg7x16/o_seg_r_reg[7]/C
                         clock pessimism              0.259   105.186    
                         clock uncertainty           -0.035   105.151    
    SLICE_X29Y106        FDPE (Setup_fdpe_C_D)       -0.283   104.868    u_seg7x16/o_seg_r_reg[7]
  -------------------------------------------------------------------
                         required time                        104.868    
                         arrival time                          -7.999    
  -------------------------------------------------------------------
                         slack                                 96.869    

Slack (MET) :             97.427ns  (required time - arrival time)
  Source:                 clkdiv_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            clkdiv_reg[25]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (sys_clk_pin rise@100.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.624ns  (logic 2.083ns (79.393%)  route 0.541ns (20.607%))
  Logic Levels:           7  (CARRY4=7)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.936ns = ( 104.936 - 100.000 ) 
    Source Clock Delay      (SCD):    5.235ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=83, routed)          1.632     5.235    clk_IBUF_BUFG
    SLICE_X46Y90         FDCE                                         r  clkdiv_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y90         FDCE (Prop_fdce_C_Q)         0.518     5.753 r  clkdiv_reg[1]/Q
                         net (fo=1, routed)           0.541     6.293    clkdiv_reg_n_0_[1]
    SLICE_X46Y90         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657     6.950 r  clkdiv_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.950    clkdiv_reg[0]_i_1_n_0
    SLICE_X46Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.067 r  clkdiv_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.067    clkdiv_reg[4]_i_1_n_0
    SLICE_X46Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.184 r  clkdiv_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.184    clkdiv_reg[8]_i_1_n_0
    SLICE_X46Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.301 r  clkdiv_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.301    clkdiv_reg[12]_i_1_n_0
    SLICE_X46Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.418 r  clkdiv_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.418    clkdiv_reg[16]_i_1_n_0
    SLICE_X46Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.535 r  clkdiv_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.535    clkdiv_reg[20]_i_1_n_0
    SLICE_X46Y96         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     7.858 r  clkdiv_reg[24]_i_1/O[1]
                         net (fo=1, routed)           0.000     7.858    clkdiv_reg[24]_i_1_n_6
    SLICE_X46Y96         FDCE                                         r  clkdiv_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920   103.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   103.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=83, routed)          1.513   104.936    clk_IBUF_BUFG
    SLICE_X46Y96         FDCE                                         r  clkdiv_reg[25]/C
                         clock pessimism              0.276   105.212    
                         clock uncertainty           -0.035   105.176    
    SLICE_X46Y96         FDCE (Setup_fdce_C_D)        0.109   105.285    clkdiv_reg[25]
  -------------------------------------------------------------------
                         required time                        105.285    
                         arrival time                          -7.858    
  -------------------------------------------------------------------
                         slack                                 97.427    

Slack (MET) :             97.435ns  (required time - arrival time)
  Source:                 clkdiv_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            clkdiv_reg[27]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (sys_clk_pin rise@100.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.616ns  (logic 2.075ns (79.330%)  route 0.541ns (20.670%))
  Logic Levels:           7  (CARRY4=7)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.936ns = ( 104.936 - 100.000 ) 
    Source Clock Delay      (SCD):    5.235ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=83, routed)          1.632     5.235    clk_IBUF_BUFG
    SLICE_X46Y90         FDCE                                         r  clkdiv_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y90         FDCE (Prop_fdce_C_Q)         0.518     5.753 r  clkdiv_reg[1]/Q
                         net (fo=1, routed)           0.541     6.293    clkdiv_reg_n_0_[1]
    SLICE_X46Y90         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657     6.950 r  clkdiv_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.950    clkdiv_reg[0]_i_1_n_0
    SLICE_X46Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.067 r  clkdiv_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.067    clkdiv_reg[4]_i_1_n_0
    SLICE_X46Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.184 r  clkdiv_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.184    clkdiv_reg[8]_i_1_n_0
    SLICE_X46Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.301 r  clkdiv_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.301    clkdiv_reg[12]_i_1_n_0
    SLICE_X46Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.418 r  clkdiv_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.418    clkdiv_reg[16]_i_1_n_0
    SLICE_X46Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.535 r  clkdiv_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.535    clkdiv_reg[20]_i_1_n_0
    SLICE_X46Y96         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     7.850 r  clkdiv_reg[24]_i_1/O[3]
                         net (fo=1, routed)           0.000     7.850    clkdiv_reg[24]_i_1_n_4
    SLICE_X46Y96         FDCE                                         r  clkdiv_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920   103.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   103.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=83, routed)          1.513   104.936    clk_IBUF_BUFG
    SLICE_X46Y96         FDCE                                         r  clkdiv_reg[27]/C
                         clock pessimism              0.276   105.212    
                         clock uncertainty           -0.035   105.176    
    SLICE_X46Y96         FDCE (Setup_fdce_C_D)        0.109   105.285    clkdiv_reg[27]
  -------------------------------------------------------------------
                         required time                        105.285    
                         arrival time                          -7.850    
  -------------------------------------------------------------------
                         slack                                 97.435    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.254ns  (arrival time - required time)
  Source:                 clkdiv_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            clkdiv_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.274ns (70.550%)  route 0.114ns (29.450%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.001ns
    Source Clock Delay      (SCD):    1.484ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=83, routed)          0.565     1.484    clk_IBUF_BUFG
    SLICE_X46Y92         FDCE                                         r  clkdiv_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y92         FDCE (Prop_fdce_C_Q)         0.164     1.648 r  clkdiv_reg[10]/Q
                         net (fo=1, routed)           0.114     1.763    clkdiv_reg_n_0_[10]
    SLICE_X46Y92         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.873 r  clkdiv_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.873    clkdiv_reg[8]_i_1_n_5
    SLICE_X46Y92         FDCE                                         r  clkdiv_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=83, routed)          0.836     2.001    clk_IBUF_BUFG
    SLICE_X46Y92         FDCE                                         r  clkdiv_reg[10]/C
                         clock pessimism             -0.516     1.484    
    SLICE_X46Y92         FDCE (Hold_fdce_C_D)         0.134     1.618    clkdiv_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.618    
                         arrival time                           1.873    
  -------------------------------------------------------------------
                         slack                                  0.254    

Slack (MET) :             0.254ns  (arrival time - required time)
  Source:                 clkdiv_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            clkdiv_reg[14]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.274ns (70.550%)  route 0.114ns (29.450%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.002ns
    Source Clock Delay      (SCD):    1.485ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=83, routed)          0.566     1.485    clk_IBUF_BUFG
    SLICE_X46Y93         FDCE                                         r  clkdiv_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y93         FDCE (Prop_fdce_C_Q)         0.164     1.649 r  clkdiv_reg[14]/Q
                         net (fo=1, routed)           0.114     1.764    clkdiv_reg_n_0_[14]
    SLICE_X46Y93         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.874 r  clkdiv_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.874    clkdiv_reg[12]_i_1_n_5
    SLICE_X46Y93         FDCE                                         r  clkdiv_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=83, routed)          0.837     2.002    clk_IBUF_BUFG
    SLICE_X46Y93         FDCE                                         r  clkdiv_reg[14]/C
                         clock pessimism             -0.516     1.485    
    SLICE_X46Y93         FDCE (Hold_fdce_C_D)         0.134     1.619    clkdiv_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.619    
                         arrival time                           1.874    
  -------------------------------------------------------------------
                         slack                                  0.254    

Slack (MET) :             0.254ns  (arrival time - required time)
  Source:                 clkdiv_reg[18]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            clkdiv_reg[18]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.274ns (70.550%)  route 0.114ns (29.450%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.002ns
    Source Clock Delay      (SCD):    1.485ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=83, routed)          0.566     1.485    clk_IBUF_BUFG
    SLICE_X46Y94         FDCE                                         r  clkdiv_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y94         FDCE (Prop_fdce_C_Q)         0.164     1.649 r  clkdiv_reg[18]/Q
                         net (fo=1, routed)           0.114     1.764    clkdiv_reg_n_0_[18]
    SLICE_X46Y94         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.874 r  clkdiv_reg[16]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.874    clkdiv_reg[16]_i_1_n_5
    SLICE_X46Y94         FDCE                                         r  clkdiv_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=83, routed)          0.837     2.002    clk_IBUF_BUFG
    SLICE_X46Y94         FDCE                                         r  clkdiv_reg[18]/C
                         clock pessimism             -0.516     1.485    
    SLICE_X46Y94         FDCE (Hold_fdce_C_D)         0.134     1.619    clkdiv_reg[18]
  -------------------------------------------------------------------
                         required time                         -1.619    
                         arrival time                           1.874    
  -------------------------------------------------------------------
                         slack                                  0.254    

Slack (MET) :             0.254ns  (arrival time - required time)
  Source:                 clkdiv_reg[22]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            clkdiv_reg[22]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.274ns (70.550%)  route 0.114ns (29.450%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.002ns
    Source Clock Delay      (SCD):    1.485ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=83, routed)          0.566     1.485    clk_IBUF_BUFG
    SLICE_X46Y95         FDCE                                         r  clkdiv_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y95         FDCE (Prop_fdce_C_Q)         0.164     1.649 r  clkdiv_reg[22]/Q
                         net (fo=1, routed)           0.114     1.764    clkdiv_reg_n_0_[22]
    SLICE_X46Y95         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.874 r  clkdiv_reg[20]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.874    clkdiv_reg[20]_i_1_n_5
    SLICE_X46Y95         FDCE                                         r  clkdiv_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=83, routed)          0.837     2.002    clk_IBUF_BUFG
    SLICE_X46Y95         FDCE                                         r  clkdiv_reg[22]/C
                         clock pessimism             -0.516     1.485    
    SLICE_X46Y95         FDCE (Hold_fdce_C_D)         0.134     1.619    clkdiv_reg[22]
  -------------------------------------------------------------------
                         required time                         -1.619    
                         arrival time                           1.874    
  -------------------------------------------------------------------
                         slack                                  0.254    

Slack (MET) :             0.254ns  (arrival time - required time)
  Source:                 clkdiv_reg[26]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            clkdiv_reg[26]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.274ns (70.550%)  route 0.114ns (29.450%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.002ns
    Source Clock Delay      (SCD):    1.485ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=83, routed)          0.566     1.485    clk_IBUF_BUFG
    SLICE_X46Y96         FDCE                                         r  clkdiv_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y96         FDCE (Prop_fdce_C_Q)         0.164     1.649 r  clkdiv_reg[26]/Q
                         net (fo=1, routed)           0.114     1.764    clkdiv_reg_n_0_[26]
    SLICE_X46Y96         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.874 r  clkdiv_reg[24]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.874    clkdiv_reg[24]_i_1_n_5
    SLICE_X46Y96         FDCE                                         r  clkdiv_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=83, routed)          0.837     2.002    clk_IBUF_BUFG
    SLICE_X46Y96         FDCE                                         r  clkdiv_reg[26]/C
                         clock pessimism             -0.516     1.485    
    SLICE_X46Y96         FDCE (Hold_fdce_C_D)         0.134     1.619    clkdiv_reg[26]
  -------------------------------------------------------------------
                         required time                         -1.619    
                         arrival time                           1.874    
  -------------------------------------------------------------------
                         slack                                  0.254    

Slack (MET) :             0.254ns  (arrival time - required time)
  Source:                 clkdiv_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            clkdiv_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.274ns (70.550%)  route 0.114ns (29.450%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.001ns
    Source Clock Delay      (SCD):    1.484ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=83, routed)          0.565     1.484    clk_IBUF_BUFG
    SLICE_X46Y90         FDCE                                         r  clkdiv_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y90         FDCE (Prop_fdce_C_Q)         0.164     1.648 r  clkdiv_reg[2]/Q
                         net (fo=1, routed)           0.114     1.763    clkdiv_reg_n_0_[2]
    SLICE_X46Y90         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.873 r  clkdiv_reg[0]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.873    clkdiv_reg[0]_i_1_n_5
    SLICE_X46Y90         FDCE                                         r  clkdiv_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=83, routed)          0.836     2.001    clk_IBUF_BUFG
    SLICE_X46Y90         FDCE                                         r  clkdiv_reg[2]/C
                         clock pessimism             -0.516     1.484    
    SLICE_X46Y90         FDCE (Hold_fdce_C_D)         0.134     1.618    clkdiv_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.618    
                         arrival time                           1.873    
  -------------------------------------------------------------------
                         slack                                  0.254    

Slack (MET) :             0.254ns  (arrival time - required time)
  Source:                 clkdiv_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            clkdiv_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.274ns (70.550%)  route 0.114ns (29.450%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.001ns
    Source Clock Delay      (SCD):    1.484ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=83, routed)          0.565     1.484    clk_IBUF_BUFG
    SLICE_X46Y91         FDCE                                         r  clkdiv_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y91         FDCE (Prop_fdce_C_Q)         0.164     1.648 r  clkdiv_reg[6]/Q
                         net (fo=1, routed)           0.114     1.763    clkdiv_reg_n_0_[6]
    SLICE_X46Y91         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.873 r  clkdiv_reg[4]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.873    clkdiv_reg[4]_i_1_n_5
    SLICE_X46Y91         FDCE                                         r  clkdiv_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=83, routed)          0.836     2.001    clk_IBUF_BUFG
    SLICE_X46Y91         FDCE                                         r  clkdiv_reg[6]/C
                         clock pessimism             -0.516     1.484    
    SLICE_X46Y91         FDCE (Hold_fdce_C_D)         0.134     1.618    clkdiv_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.618    
                         arrival time                           1.873    
  -------------------------------------------------------------------
                         slack                                  0.254    

Slack (MET) :             0.268ns  (arrival time - required time)
  Source:                 u_seg7x16/cnt_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u_seg7x16/cnt_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.252ns (67.478%)  route 0.121ns (32.522%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.002ns
    Source Clock Delay      (SCD):    1.486ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=83, routed)          0.567     1.486    u_seg7x16/CLK
    SLICE_X28Y102        FDCE                                         r  u_seg7x16/cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y102        FDCE (Prop_fdce_C_Q)         0.141     1.627 r  u_seg7x16/cnt_reg[2]/Q
                         net (fo=1, routed)           0.121     1.749    u_seg7x16/cnt_reg_n_0_[2]
    SLICE_X28Y102        CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.860 r  u_seg7x16/cnt_reg[0]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.860    u_seg7x16/cnt_reg[0]_i_1_n_5
    SLICE_X28Y102        FDCE                                         r  u_seg7x16/cnt_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=83, routed)          0.837     2.002    u_seg7x16/CLK
    SLICE_X28Y102        FDCE                                         r  u_seg7x16/cnt_reg[2]/C
                         clock pessimism             -0.515     1.486    
    SLICE_X28Y102        FDCE (Hold_fdce_C_D)         0.105     1.591    u_seg7x16/cnt_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.591    
                         arrival time                           1.860    
  -------------------------------------------------------------------
                         slack                                  0.268    

Slack (MET) :             0.268ns  (arrival time - required time)
  Source:                 u_seg7x16/cnt_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u_seg7x16/cnt_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.252ns (67.478%)  route 0.121ns (32.522%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.001ns
    Source Clock Delay      (SCD):    1.485ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=83, routed)          0.566     1.485    u_seg7x16/CLK
    SLICE_X28Y104        FDCE                                         r  u_seg7x16/cnt_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y104        FDCE (Prop_fdce_C_Q)         0.141     1.626 r  u_seg7x16/cnt_reg[10]/Q
                         net (fo=1, routed)           0.121     1.748    u_seg7x16/cnt_reg_n_0_[10]
    SLICE_X28Y104        CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.859 r  u_seg7x16/cnt_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.859    u_seg7x16/cnt_reg[8]_i_1_n_5
    SLICE_X28Y104        FDCE                                         r  u_seg7x16/cnt_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=83, routed)          0.836     2.001    u_seg7x16/CLK
    SLICE_X28Y104        FDCE                                         r  u_seg7x16/cnt_reg[10]/C
                         clock pessimism             -0.515     1.485    
    SLICE_X28Y104        FDCE (Hold_fdce_C_D)         0.105     1.590    u_seg7x16/cnt_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.590    
                         arrival time                           1.859    
  -------------------------------------------------------------------
                         slack                                  0.268    

Slack (MET) :             0.268ns  (arrival time - required time)
  Source:                 u_seg7x16/cnt_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u_seg7x16/cnt_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.252ns (67.478%)  route 0.121ns (32.522%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.001ns
    Source Clock Delay      (SCD):    1.485ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=83, routed)          0.566     1.485    u_seg7x16/CLK
    SLICE_X28Y103        FDCE                                         r  u_seg7x16/cnt_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y103        FDCE (Prop_fdce_C_Q)         0.141     1.626 r  u_seg7x16/cnt_reg[6]/Q
                         net (fo=1, routed)           0.121     1.748    u_seg7x16/cnt_reg_n_0_[6]
    SLICE_X28Y103        CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.859 r  u_seg7x16/cnt_reg[4]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.859    u_seg7x16/cnt_reg[4]_i_1_n_5
    SLICE_X28Y103        FDCE                                         r  u_seg7x16/cnt_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=83, routed)          0.836     2.001    u_seg7x16/CLK
    SLICE_X28Y103        FDCE                                         r  u_seg7x16/cnt_reg[6]/C
                         clock pessimism             -0.515     1.485    
    SLICE_X28Y103        FDCE (Hold_fdce_C_D)         0.105     1.590    u_seg7x16/cnt_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.590    
                         arrival time                           1.859    
  -------------------------------------------------------------------
                         slack                                  0.268    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 50.000 }
Period(ns):         100.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         100.000     97.845     BUFGCTRL_X0Y16  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C   n/a            1.000         100.000     99.000     SLICE_X46Y95    clkdiv_reg[21]/C
Min Period        n/a     FDCE/C   n/a            1.000         100.000     99.000     SLICE_X46Y95    clkdiv_reg[22]/C
Min Period        n/a     FDCE/C   n/a            1.000         100.000     99.000     SLICE_X46Y95    clkdiv_reg[23]/C
Min Period        n/a     FDCE/C   n/a            1.000         100.000     99.000     SLICE_X46Y96    clkdiv_reg[24]/C
Min Period        n/a     FDCE/C   n/a            1.000         100.000     99.000     SLICE_X46Y96    clkdiv_reg[25]/C
Min Period        n/a     FDCE/C   n/a            1.000         100.000     99.000     SLICE_X46Y96    clkdiv_reg[26]/C
Min Period        n/a     FDCE/C   n/a            1.000         100.000     99.000     SLICE_X46Y96    clkdiv_reg[27]/C
Min Period        n/a     FDCE/C   n/a            1.000         100.000     99.000     SLICE_X46Y90    clkdiv_reg[2]/C
Min Period        n/a     FDCE/C   n/a            1.000         100.000     99.000     SLICE_X46Y90    clkdiv_reg[3]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         50.000      49.500     SLICE_X46Y95    clkdiv_reg[21]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         50.000      49.500     SLICE_X46Y95    clkdiv_reg[22]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         50.000      49.500     SLICE_X46Y95    clkdiv_reg[23]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         50.000      49.500     SLICE_X46Y96    clkdiv_reg[24]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         50.000      49.500     SLICE_X46Y96    clkdiv_reg[25]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         50.000      49.500     SLICE_X46Y96    clkdiv_reg[26]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         50.000      49.500     SLICE_X46Y96    clkdiv_reg[27]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         50.000      49.500     SLICE_X46Y90    clkdiv_reg[2]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         50.000      49.500     SLICE_X46Y90    clkdiv_reg[3]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         50.000      49.500     SLICE_X46Y90    clkdiv_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         50.000      49.500     SLICE_X28Y104   u_seg7x16/cnt_reg[10]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         50.000      49.500     SLICE_X28Y104   u_seg7x16/cnt_reg[11]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         50.000      49.500     SLICE_X28Y105   u_seg7x16/cnt_reg[12]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         50.000      49.500     SLICE_X28Y105   u_seg7x16/cnt_reg[13]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         50.000      49.500     SLICE_X28Y105   u_seg7x16/cnt_reg[14]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         50.000      49.500     SLICE_X28Y103   u_seg7x16/cnt_reg[4]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         50.000      49.500     SLICE_X28Y103   u_seg7x16/cnt_reg[5]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         50.000      49.500     SLICE_X28Y103   u_seg7x16/cnt_reg[6]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         50.000      49.500     SLICE_X28Y103   u_seg7x16/cnt_reg[7]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         50.000      49.500     SLICE_X28Y104   u_seg7x16/cnt_reg[8]/C



