// SPDX-FileCopyrightText: Copyright (c) 2026 Navegos. @DevelVitorF. All Rights Reserved.
// SPDX-License-Identifier: Apache-2.0
// project: ArchInfo
// file: src/arch/riscv64/mod.rs
// created: 2026-09-05
// lastModified: 2026-09-12

pub mod isa;
pub mod linux;
pub mod names;
pub mod targets;

use std::collections::{BTreeMap, HashSet};
use serde::{Deserialize, Serialize};

pub use isa::Riscv64ISA;
pub use names::*;
pub use targets::*;

/// Represents the detected or configured CPU features for Riscv64 architecture.
#[derive(Debug, Clone, Serialize, Deserialize, Default)]
pub struct Riscv64CPUFeatures {
    pub i: bool,
    pub m: bool,
    pub a: bool,
    pub f: bool,
    pub d: bool,
    pub c: bool,
    pub b: bool,
    pub v: bool,
    pub zba: bool,
    pub zbb: bool,
    pub zbc: bool,
    pub zbs: bool,
    pub zbkb: bool,
    pub zbkc: bool,
    pub zbkx: bool,
    pub zknd: bool,
    pub zkne: bool,
    pub zknh: bool,
    pub zkr: bool,
    pub zksed: bool,
    pub zksh: bool,
    pub zkt: bool,
    pub zic64b: bool,
    pub zicbom: bool,
    pub zicbop: bool,
    pub zicboz: bool,
    pub zicsr: bool,
    pub zifencei: bool,
    pub zihintpause: bool,
    pub zacas: bool,
    pub zicond: bool,
    pub zve32f: bool,
    pub zve64d: bool,
    pub zvbb: bool,
    pub zvbc: bool,
    pub zvkb: bool,
    pub zvkg: bool,
    pub zvkned: bool,
    pub zvl128b: bool,
    pub zvl256b: bool,
    pub zvl512b: bool,
    #[serde(default)]
    pub features: HashSet<Riscv64ISA>,
}

impl Riscv64CPUFeatures {
    /// Detects features on the host RISC-V machine
    pub fn detect_host() -> Self {
        #[allow(unused_mut)]
        let mut f = Self::default();

        #[cfg(all(target_os = "linux", target_arch = "riscv64"))]
        {
            let probe = linux::LinuxRiscv64Probe::query();

            // Base & Standard Extensions (G = IMAFD, C, V)
            f.set_feature(Riscv64ISA::I, probe.i_available);
            f.set_feature(Riscv64ISA::M, probe.m_available);
            f.set_feature(Riscv64ISA::A, probe.a_available);
            f.set_feature(Riscv64ISA::F, probe.f_available);
            f.set_feature(Riscv64ISA::D, probe.d_available);
            f.set_feature(Riscv64ISA::C, probe.c_available);
            f.set_feature(Riscv64ISA::B, probe.zba_available && probe.zbb_available && probe.zbs_available);
            f.set_feature(Riscv64ISA::V, probe.v_available);
            f.set_feature(Riscv64ISA::Zvl128b, probe.v_available);
            f.set_feature(Riscv64ISA::Zicsr, true);
            f.set_feature(Riscv64ISA::Zifencei, true);

            // Bitmanip (Zba, Zbb, Zbc, Zbs) & Cryptography Scalar (Zbk*, Zk*)
            f.set_feature(Riscv64ISA::Zba, probe.zba_available);
            f.set_feature(Riscv64ISA::Zbb, probe.zbb_available);
            f.set_feature(Riscv64ISA::Zbc, probe.zbc_available);
            f.set_feature(Riscv64ISA::Zbs, probe.zbs_available);
            f.set_feature(Riscv64ISA::Zbkb, probe.zbkb_available);
            f.set_feature(Riscv64ISA::Zbkc, probe.zbkc_available);
            f.set_feature(Riscv64ISA::Zbkx, probe.zbkx_available);
            f.set_feature(Riscv64ISA::Zknd, probe.zknd_available);
            f.set_feature(Riscv64ISA::Zkne, probe.zkne_available);
            f.set_feature(Riscv64ISA::Zknh, probe.zknh_available);
            f.set_feature(Riscv64ISA::Zksed, probe.zksed_available);
            f.set_feature(Riscv64ISA::Zksh, probe.zksh_available);
            f.set_feature(Riscv64ISA::Zkt, probe.zkt_available);

            // Vector Cryptography & Vector Float
            f.set_feature(Riscv64ISA::Zvbb, probe.zvbb_available);
            f.set_feature(Riscv64ISA::Zvbc, probe.zvbc_available);
            f.set_feature(Riscv64ISA::Zvkb, probe.zvkb_available);
            f.set_feature(Riscv64ISA::Zvkg, probe.zvkg_available);
            f.set_feature(Riscv64ISA::Zvkned, probe.zvkned_available);
            f.set_feature(Riscv64ISA::Zvknha, probe.zvknha_available);
            f.set_feature(Riscv64ISA::Zvknhb, probe.zvknhb_available);
            f.set_feature(Riscv64ISA::Zvksed, probe.zvksed_available);
            f.set_feature(Riscv64ISA::Zvksh, probe.zvksh_available);
            f.set_feature(Riscv64ISA::Zvkt, probe.zvkt_available);
            f.set_feature(Riscv64ISA::Zvfh, probe.zvfh_available);
            f.set_feature(Riscv64ISA::Zvfhmin, probe.zvfhmin_available);
            f.set_feature(Riscv64ISA::Zvfbfmin, probe.zvfbfmin_available);
            f.set_feature(Riscv64ISA::Zvfbfwma, probe.zvfbfwma_available);
            f.set_feature(Riscv64ISA::Zve32x, probe.zve32x_available);
            f.set_feature(Riscv64ISA::Zve32f, probe.zve32f_available);
            f.set_feature(Riscv64ISA::Zve64x, probe.zve64x_available);
            f.set_feature(Riscv64ISA::Zve64f, probe.zve64f_available);
            f.set_feature(Riscv64ISA::Zve64d, probe.zve64d_available);

            // Scalar Floating-Point & Bfloat16
            f.set_feature(Riscv64ISA::Zfh, probe.zfh_available);
            f.set_feature(Riscv64ISA::Zfhmin, probe.zfhmin_available);
            f.set_feature(Riscv64ISA::Zfa, probe.zfa_available);
            f.set_feature(Riscv64ISA::Zfbfmin, probe.zfbfmin_available);

            // Cache Management & Memory Operations
            f.set_feature(Riscv64ISA::Zicbom, probe.zicbom_available);
            f.set_feature(Riscv64ISA::Zicbop, probe.zicbop_available);
            f.set_feature(Riscv64ISA::Zicboz, probe.zicboz_available);

            // Atomics & Memory Model
            f.set_feature(Riscv64ISA::Zaamo, probe.zaamo_available);
            f.set_feature(Riscv64ISA::Zalrsc, probe.zalrsc_available);
            f.set_feature(Riscv64ISA::Zabha, probe.zabha_available);
            f.set_feature(Riscv64ISA::Zalasr, probe.zalasr_available);
            f.set_feature(Riscv64ISA::Zacas, probe.zacas_available);
            f.set_feature(Riscv64ISA::Ztso, probe.ztso_available);
            f.set_feature(Riscv64ISA::Za64rs, probe.za64rs_available);

            // Compressed Extensions
            f.set_feature(Riscv64ISA::Zca, probe.zca_available);
            f.set_feature(Riscv64ISA::Zcb, probe.zcb_available);
            f.set_feature(Riscv64ISA::Zcd, probe.zcd_available);
            f.set_feature(Riscv64ISA::Zcf, probe.zcf_available);
            f.set_feature(Riscv64ISA::Zcmop, probe.zcmop_available);
            f.set_feature(Riscv64ISA::Zclsd, probe.zclsd_available);

            // Instruction Fetch, Counters & Hints
            f.set_feature(Riscv64ISA::Zicntr, probe.zicntr_available);
            f.set_feature(Riscv64ISA::Zihpm, probe.zihpm_available);
            f.set_feature(Riscv64ISA::Zihintpause, probe.zihintpause_available);
            f.set_feature(Riscv64ISA::Zihintntl, probe.zihintntl_available);
            f.set_feature(Riscv64ISA::Zimop, probe.zimop_available);
            f.set_feature(Riscv64ISA::Zicond, probe.zicond_available);
            f.set_feature(Riscv64ISA::Zawrs, probe.zawrs_available);
            f.set_feature(Riscv64ISA::Zilsd, probe.zilsd_available);

            // Control Flow Integrity & Supervisor/Cache Attributes
            f.set_feature(Riscv64ISA::Zicfilp, probe.zicfilp_available);
            f.set_feature(Riscv64ISA::Zicfiss, probe.zicfiss_available);
            f.set_feature(Riscv64ISA::Zicclsm, probe.zicclsm_available);
            f.set_feature(Riscv64ISA::Ziccamoa, probe.ziccamoa_available);
            f.set_feature(Riscv64ISA::Ziccif, probe.ziccif_available);
            f.set_feature(Riscv64ISA::Ziccrse, probe.ziccrse_available);
            f.set_feature(Riscv64ISA::Supm, probe.supm_available);
        }

        f
    }

    /// Constructs features from a '+' delimited extension string
    pub fn from_extensions_str(ext_str: &str) -> Self {
        let mut f = Self::default();
        for token in ext_str.split(|c| c == '+' || c == ',' || c == ' ').map(|s| s.trim()).filter(|s| !s.is_empty()) {
            if let Ok(isa) = token.parse::<Riscv64ISA>() {
                f.set_feature(isa, true);
            }
        }
        f
    }

    /// Constructs features from a known TargetCpuArchitectureRiscv64
    pub fn from_target(target: TargetCpuArchitectureRiscv64) -> Self {
        match target {
            TargetCpuArchitectureRiscv64::Native => Self::detect_host(),
            other => {
                let ext = ClangTargetCpuArchitectureRiscv64ISANames::name(other);
                Self::from_extensions_str(ext)
            }
        }
    }

    pub fn has_feature(&self, isa: Riscv64ISA) -> bool {
        match isa {
            Riscv64ISA::I => self.i,
            Riscv64ISA::M => self.m,
            Riscv64ISA::A => self.a,
            Riscv64ISA::F => self.f,
            Riscv64ISA::D => self.d,
            Riscv64ISA::C => self.c,
            Riscv64ISA::B => self.b,
            Riscv64ISA::V => self.v,
            Riscv64ISA::Zba => self.zba,
            Riscv64ISA::Zbb => self.zbb,
            Riscv64ISA::Zbc => self.zbc,
            Riscv64ISA::Zbs => self.zbs,
            Riscv64ISA::Zbkb => self.zbkb,
            Riscv64ISA::Zbkc => self.zbkc,
            Riscv64ISA::Zbkx => self.zbkx,
            Riscv64ISA::Zknd => self.zknd,
            Riscv64ISA::Zkne => self.zkne,
            Riscv64ISA::Zknh => self.zknh,
            Riscv64ISA::Zkr => self.zkr,
            Riscv64ISA::Zksed => self.zksed,
            Riscv64ISA::Zksh => self.zksh,
            Riscv64ISA::Zkt => self.zkt,
            Riscv64ISA::Zic64b => self.zic64b,
            Riscv64ISA::Zicbom => self.zicbom,
            Riscv64ISA::Zicbop => self.zicbop,
            Riscv64ISA::Zicboz => self.zicboz,
            Riscv64ISA::Zicsr => self.zicsr,
            Riscv64ISA::Zifencei => self.zifencei,
            Riscv64ISA::Zihintpause => self.zihintpause,
            Riscv64ISA::Zacas => self.zacas,
            Riscv64ISA::Zicond => self.zicond,
            Riscv64ISA::Zve32f => self.zve32f,
            Riscv64ISA::Zve64d => self.zve64d,
            Riscv64ISA::Zvbb => self.zvbb,
            Riscv64ISA::Zvbc => self.zvbc,
            Riscv64ISA::Zvkb => self.zvkb,
            Riscv64ISA::Zvkg => self.zvkg,
            Riscv64ISA::Zvkned => self.zvkned,
            Riscv64ISA::Zvl128b => self.zvl128b,
            Riscv64ISA::Zvl256b => self.zvl256b,
            Riscv64ISA::Zvl512b => self.zvl512b,
            _ => self.features.contains(&isa),
        }
    }

    pub fn set_feature(&mut self, isa: Riscv64ISA, enabled: bool) {
        if enabled {
            self.features.insert(isa);
        } else {
            self.features.remove(&isa);
        }
        match isa {
            Riscv64ISA::I => self.i = enabled,
            Riscv64ISA::M => self.m = enabled,
            Riscv64ISA::A => self.a = enabled,
            Riscv64ISA::F => self.f = enabled,
            Riscv64ISA::D => self.d = enabled,
            Riscv64ISA::C => self.c = enabled,
            Riscv64ISA::B => self.b = enabled,
            Riscv64ISA::V => self.v = enabled,
            Riscv64ISA::Zba => self.zba = enabled,
            Riscv64ISA::Zbb => self.zbb = enabled,
            Riscv64ISA::Zbc => self.zbc = enabled,
            Riscv64ISA::Zbs => self.zbs = enabled,
            Riscv64ISA::Zbkb => self.zbkb = enabled,
            Riscv64ISA::Zbkc => self.zbkc = enabled,
            Riscv64ISA::Zbkx => self.zbkx = enabled,
            Riscv64ISA::Zknd => self.zknd = enabled,
            Riscv64ISA::Zkne => self.zkne = enabled,
            Riscv64ISA::Zknh => self.zknh = enabled,
            Riscv64ISA::Zkr => self.zkr = enabled,
            Riscv64ISA::Zksed => self.zksed = enabled,
            Riscv64ISA::Zksh => self.zksh = enabled,
            Riscv64ISA::Zkt => self.zkt = enabled,
            Riscv64ISA::Zic64b => self.zic64b = enabled,
            Riscv64ISA::Zicbom => self.zicbom = enabled,
            Riscv64ISA::Zicbop => self.zicbop = enabled,
            Riscv64ISA::Zicboz => self.zicboz = enabled,
            Riscv64ISA::Zicsr => self.zicsr = enabled,
            Riscv64ISA::Zifencei => self.zifencei = enabled,
            Riscv64ISA::Zihintpause => self.zihintpause = enabled,
            Riscv64ISA::Zacas => self.zacas = enabled,
            Riscv64ISA::Zicond => self.zicond = enabled,
            Riscv64ISA::Zve32f => self.zve32f = enabled,
            Riscv64ISA::Zve64d => self.zve64d = enabled,
            Riscv64ISA::Zvbb => self.zvbb = enabled,
            Riscv64ISA::Zvbc => self.zvbc = enabled,
            Riscv64ISA::Zvkb => self.zvkb = enabled,
            Riscv64ISA::Zvkg => self.zvkg = enabled,
            Riscv64ISA::Zvkned => self.zvkned = enabled,
            Riscv64ISA::Zvl128b => self.zvl128b = enabled,
            Riscv64ISA::Zvl256b => self.zvl256b = enabled,
            Riscv64ISA::Zvl512b => self.zvl512b = enabled,
            _ => {}
        }
    }

    /// Generates Clang ISA argument (-m'arch=rv64<exts>') using ClangRiscv64ISANames, removing extensions that are in disabled_isas
    pub fn generate_clang_arch(&self, disabled_isas: &[Riscv64ISA]) -> String {
        let mut parts = Vec::new();
        for &isa in Riscv64ISA::all() {
            if self.has_feature(isa) && !disabled_isas.contains(&isa) {
                let name = ClangRiscv64ISANames::name(isa);
                if !name.is_empty() && name != "none" {
                    parts.push(name.to_string());
                }
            }
        }
        format!("-m'arch=rv64{}'", parts.join("_"))
    }

    /// Generates Clang ISA argument for disabled ISAs: -Xclang -target-feature -Xclang '-<isa1>,-<isa2>'
    pub fn generate_clang_isaarch(&self, disabled_isas: &[Riscv64ISA]) -> String {
        let mut parts = Vec::new();
        for &isa in disabled_isas {
            let no_name = ClangRiscv64NOISANames::name(isa);
            if !no_name.is_empty() {
                parts.push(no_name);
            }
        }
        if parts.is_empty() {
            String::new()
        } else {
            format!("-Xclang -target-feature -Xclang '{}'", parts.join(","))
        }
    }

    /// Evaluates optimal vector length (fixed normal VL128 for Riscv64)
    pub fn vector_length(&self) -> crate::vector_length::CpuArchitectureVectorLength {
        crate::vector_length::CpuArchitectureVectorLength::VL128
    }

    /// Evaluates vector length (fixed normal VL128 for Riscv64)
    pub fn resolve_vector_length(&self, _requested: Option<crate::vector_length::CpuArchitectureVectorLength>) -> crate::vector_length::CpuArchitectureVectorLength {
        crate::vector_length::CpuArchitectureVectorLength::VL128
    }

    /// Generates '+' delimited enabled extensions string
    pub fn to_extensions_string(&self) -> String {
        let mut extensions = Vec::new();
        for &isa in Riscv64ISA::all() {
            if self.has_feature(isa) {
                let name = isa.as_str();
                if !name.is_empty() && name != "none" {
                    extensions.push(name);
                }
            }
        }
        extensions.join("+")
    }

    /// Creates a key-value dictionary of boolean features
    pub fn to_map(&self) -> BTreeMap<String, bool> {
        let mut map = BTreeMap::new();
        for &isa in Riscv64ISA::all() {
            let name = isa.as_str();
            if !name.is_empty() && name != "none" {
                map.insert(name.replace(['-', '.'], "_"), self.has_feature(isa));
            }
        }
        map
    }
}
