\select@language {portuges}
\contentsline {chapter}{\numberline {1}Introdu\IeC {\c c}\IeC {\~a}o}{1}{chapter.1}
\contentsline {section}{\numberline {1.1}Enquadramento Geral}{1}{section.1.1}
\contentsline {section}{\numberline {1.2}Motiva\IeC {\c c}\IeC {\~a}o}{2}{section.1.2}
\contentsline {section}{\numberline {1.3}Descri\IeC {\c c}\IeC {\~a}o do Problema e Objetivos}{4}{section.1.3}
\contentsline {section}{\numberline {1.4}Estrutura da Disserta\IeC {\c c}\IeC {\~a}o}{6}{section.1.4}
\contentsline {chapter}{\numberline {2}Revis\IeC {\~a}o Bibliogr\IeC {\'a}fica}{9}{chapter.2}
\contentsline {section}{\numberline {2.1}Interfaces de transmiss\IeC {\~a}o de video/audio}{9}{section.2.1}
\contentsline {section}{\numberline {2.2}HDMI (\textit {High Definition Multimedia Interface})}{10}{section.2.2}
\contentsline {subsection}{\numberline {2.2.1}DDC - \textit {Display Data Channel} }{10}{subsection.2.2.1}
\contentsline {subsection}{\numberline {2.2.2}TMDS - \textit {Transition-Minimized Differential Signaling} }{10}{subsection.2.2.2}
\contentsline {subsection}{\numberline {2.2.3}CEC - \textit {Consumer Electronics Control} }{11}{subsection.2.2.3}
\contentsline {subsection}{\numberline {2.2.4}ARC - \textit {Audio Return Channel} }{11}{subsection.2.2.4}
\contentsline {subsection}{\numberline {2.2.5}HEC - \textit {HDMI Ethernet Channel} }{11}{subsection.2.2.5}
\contentsline {section}{\numberline {2.3}HDMI implementado sobre a FPGA}{11}{section.2.3}
\contentsline {subsection}{\numberline {2.3.1}Conex\IeC {\~a}o \IeC {\`a} FPGA XILINX VC7203 Virtex-7}{12}{subsection.2.3.1}
\contentsline {subsection}{\numberline {2.3.2}Transmissor e Recetor}{13}{subsection.2.3.2}
\contentsline {subsubsection}{\numberline {2.3.2.1}Recetor}{13}{subsubsection.2.3.2.1}
\contentsline {subsubsection}{\numberline {2.3.2.2}Transmissor}{16}{subsubsection.2.3.2.2}
\contentsline {section}{\numberline {2.4}Conex\IeC {\~a}o de alta velocidade em s\IeC {\'e}rie -> NOVO SUB-CAPITULO}{17}{section.2.4}
\contentsline {section}{\numberline {2.5}Conex\IeC {\~a}o de alta velocidade em s\IeC {\'e}rie}{19}{section.2.5}
\contentsline {subsection}{\numberline {2.5.1}Arquitetura de serializador e deserializador}{19}{subsection.2.5.1}
\contentsline {subsection}{\numberline {2.5.2}Considera\IeC {\c c}\IeC {\~o}es na implementa\IeC {\c c}\IeC {\~a}o deste tipo de arquitetura}{20}{subsection.2.5.2}
\contentsline {subsection}{\numberline {2.5.3}Serializador e Deserializador dispon\IeC {\'\i }veis na FPGA}{23}{subsection.2.5.3}
\contentsline {subsubsection}{\numberline {2.5.3.1}Transmissor}{24}{subsubsection.2.5.3.1}
\contentsline {subsubsection}{\numberline {2.5.3.2}Recetor}{29}{subsubsection.2.5.3.2}
\contentsline {chapter}{\numberline {3}HDMI}{39}{chapter.3}
\contentsline {section}{\numberline {3.1}\textit {Hardware} utilizado}{39}{section.3.1}
\contentsline {subsection}{\numberline {3.1.1}Configura\IeC {\c c}\IeC {\~o}es da FPGA}{40}{subsection.3.1.1}
\contentsline {subsubsection}{\numberline {3.1.1.1}Configura\IeC {\c c}\IeC {\~a}o por \textit {default}}{40}{subsubsection.3.1.1.1}
\contentsline {subsubsection}{\numberline {3.1.1.2}Suporte de um canal de imagem e \IeC {\'a}udio}{41}{subsubsection.3.1.1.2}
\contentsline {subsubsection}{\numberline {3.1.1.3}Suporte de dois canais de imagem melhorado}{43}{subsubsection.3.1.1.3}
\contentsline {subsection}{\numberline {3.1.2}Configura\IeC {\c c}\IeC {\~a}o dos interruptores}{44}{subsection.3.1.2}
\contentsline {subsubsection}{\numberline {3.1.2.1}Configura\IeC {\c c}\IeC {\~a}o por \textit {default}}{44}{subsubsection.3.1.2.1}
\contentsline {subsubsection}{\numberline {3.1.2.2}Suporte de um canal de imagem e \IeC {\'a}udio}{44}{subsubsection.3.1.2.2}
\contentsline {subsubsection}{\numberline {3.1.2.3}Suporte de dois canais de imagem melhorado}{45}{subsubsection.3.1.2.3}
\contentsline {section}{\numberline {3.2}Arquiteturas Desenvolvidas}{47}{section.3.2}
\contentsline {subsection}{\numberline {3.2.1}Transmiss\IeC {\~a}o de uma imagem gerada na FPGA}{47}{subsection.3.2.1}
\contentsline {subsection}{\numberline {3.2.2}Transmiss\IeC {\~a}o de imagem entre dispositivos HDMI}{53}{subsection.3.2.2}
\contentsline {subsection}{\numberline {3.2.3}Transmiss\IeC {\~a}o de imagem e som entre dispositivos HDMI}{55}{subsection.3.2.3}
\contentsline {chapter}{\numberline {4}Transmiss\IeC {\~a}o dos dados em s\IeC {\'e}rie}{61}{chapter.4}
\contentsline {chapter}{\numberline {5}Conclus\IeC {\~o}es e Trabalho Futuro}{63}{chapter.5}
\contentsline {chapter}{\numberline {A}Descri\IeC {\c c}\IeC {\~a}o dos pinos das placas HDMI}{65}{appendix.A}
\contentsline {section}{\numberline {A.1}Configura\IeC {\c c}\IeC {\~a}o por \textit {default}}{65}{section.A.1}
\contentsline {section}{\numberline {A.2}Suporte de um canal de imagem e \IeC {\'a}udio}{66}{section.A.2}
\contentsline {section}{\numberline {A.3}Suporte de dois canais de imagem melhorado}{67}{section.A.3}
\contentsline {chapter}{\numberline {B}Localiza\IeC {\c c}\IeC {\~o}es das portas provenientes de TB-HDMI}{71}{appendix.B}
\contentsline {section}{\numberline {B.1}Transmiss\IeC {\~a}o de uma imagem gerada na FPGA}{71}{section.B.1}
\contentsline {section}{\numberline {B.2}Transmiss\IeC {\~a}o de uma imagem entre dispositivos HDMI}{72}{section.B.2}
\contentsline {section}{\numberline {B.3}Transmiss\IeC {\~a}o de imagem e som entre dispositivos HDMI}{74}{section.B.3}
\contentsline {chapter}{\numberline {C}Ficheiros de restri\IeC {\c c}\IeC {\~o}es}{79}{appendix.C}
\contentsline {subsection}{\numberline {C.0.1}Transmiss\IeC {\~a}o de uma imagem gerada na FPGA}{79}{subsection.C.0.1}
\contentsline {subsubsection}{\numberline {C.0.1.1}Restri\IeC {\c c}\IeC {\~o}es F\IeC {\'\i }sicas}{79}{subsubsection.C.0.1.1}
\contentsline {subsubsection}{\numberline {C.0.1.2}Restri\IeC {\c c}\IeC {\~o}es Temporais}{81}{subsubsection.C.0.1.2}
\contentsline {subsection}{\numberline {C.0.2}Transmiss\IeC {\~a}o de imagem entre dispositivos HDMI}{81}{subsection.C.0.2}
\contentsline {subsubsection}{\numberline {C.0.2.1}Restri\IeC {\c c}\IeC {\~o}es F\IeC {\'\i }sicas}{81}{subsubsection.C.0.2.1}
\contentsline {subsubsection}{\numberline {C.0.2.2}Restri\IeC {\c c}\IeC {\~o}es Temporais}{84}{subsubsection.C.0.2.2}
\contentsline {section}{\numberline {C.1}Transmiss\IeC {\~a}o de imagem e som entre dispositivos HDMI}{85}{section.C.1}
\contentsline {subsubsection}{\numberline {C.1.0.1}Restri\IeC {\c c}\IeC {\~o}es F\IeC {\'\i }sicas}{85}{subsubsection.C.1.0.1}
\contentsline {subsubsection}{\numberline {C.1.0.2}Restri\IeC {\c c}\IeC {\~o}es Temporais}{90}{subsubsection.C.1.0.2}
