Model Technology ModelSim SE-64 vmap 10.6c Lib Mapping Utility 2017.07 Jul 25 2017
vmap xil_defaultlib modelsim_lib/msim/xil_defaultlib 
Modifying modelsim.ini
Model Technology ModelSim SE-64 vcom 10.6c Compiler 2017.07 Jul 25 2017
Start time: 16:56:26 on Nov 20,2023
vcom -64 -93 -work xil_defaultlib ../../../../tut_vhdlcomb02.srcs/sources_1/imports/hdl/module.vhd ../../../../tut_vhdlcomb02.srcs/sim_1/imports/hdl/tb_module.vhd 
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Loading package std_logic_arith
-- Loading package STD_LOGIC_UNSIGNED
-- Compiling entity module
-- Compiling architecture behave of module
** Warning: ../../../../tut_vhdlcomb02.srcs/sources_1/imports/hdl/module.vhd(23): (vcom-1272) Length of expected is 32; length of actual is 1.
-- Compiling entity TB_MODULE
-- Compiling architecture TESTBENCH of TB_MODULE
End time: 16:56:27 on Nov 20,2023, Elapsed time: 0:00:01
Errors: 0, Warnings: 1
** Warning: (vlib-34) Library already exists at "modelsim_lib/work".
** Warning: (vlib-34) Library already exists at "modelsim_lib/msim".
** Warning: (vlib-34) Library already exists at "modelsim_lib/msim/xil_defaultlib".
Model Technology ModelSim SE-64 vmap 10.6c Lib Mapping Utility 2017.07 Jul 25 2017
vmap xil_defaultlib modelsim_lib/msim/xil_defaultlib 
Modifying modelsim.ini
Model Technology ModelSim SE-64 vcom 10.6c Compiler 2017.07 Jul 25 2017
Start time: 16:58:49 on Nov 20,2023
vcom -64 -93 -work xil_defaultlib ../../../../tut_vhdlcomb02.srcs/sources_1/imports/hdl/module.vhd ../../../../tut_vhdlcomb02.srcs/sim_1/imports/hdl/tb_module.vhd 
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Loading package std_logic_arith
-- Loading package STD_LOGIC_UNSIGNED
-- Compiling entity module
-- Compiling architecture behave of module
** Warning: ../../../../tut_vhdlcomb02.srcs/sources_1/imports/hdl/module.vhd(23): (vcom-1272) Length of expected is 32; length of actual is 1.
-- Compiling entity TB_MODULE
-- Compiling architecture TESTBENCH of TB_MODULE
End time: 16:58:49 on Nov 20,2023, Elapsed time: 0:00:00
Errors: 0, Warnings: 1
** Warning: (vlib-34) Library already exists at "modelsim_lib/work".
** Warning: (vlib-34) Library already exists at "modelsim_lib/msim".
** Warning: (vlib-34) Library already exists at "modelsim_lib/msim/xil_defaultlib".
Model Technology ModelSim SE-64 vmap 10.6c Lib Mapping Utility 2017.07 Jul 25 2017
vmap xil_defaultlib modelsim_lib/msim/xil_defaultlib 
Modifying modelsim.ini
Model Technology ModelSim SE-64 vcom 10.6c Compiler 2017.07 Jul 25 2017
Start time: 17:03:31 on Nov 20,2023
vcom -64 -93 -work xil_defaultlib ../../../../tut_vhdlcomb02.srcs/sources_1/imports/hdl/module.vhd ../../../../tut_vhdlcomb02.srcs/sim_1/imports/hdl/tb_module.vhd 
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Loading package std_logic_arith
-- Loading package STD_LOGIC_UNSIGNED
-- Compiling entity module
-- Compiling architecture behave of module
** Warning: ../../../../tut_vhdlcomb02.srcs/sources_1/imports/hdl/module.vhd(23): (vcom-1272) Length of expected is 32; length of actual is 1.
-- Compiling entity TB_MODULE
-- Compiling architecture TESTBENCH of TB_MODULE
End time: 17:03:31 on Nov 20,2023, Elapsed time: 0:00:00
Errors: 0, Warnings: 1
** Warning: (vlib-34) Library already exists at "modelsim_lib/work".
** Warning: (vlib-34) Library already exists at "modelsim_lib/msim".
** Warning: (vlib-34) Library already exists at "modelsim_lib/msim/xil_defaultlib".
Model Technology ModelSim SE-64 vmap 10.6c Lib Mapping Utility 2017.07 Jul 25 2017
vmap xil_defaultlib modelsim_lib/msim/xil_defaultlib 
Modifying modelsim.ini
Model Technology ModelSim SE-64 vcom 10.6c Compiler 2017.07 Jul 25 2017
Start time: 17:06:10 on Nov 20,2023
vcom -64 -93 -work xil_defaultlib ../../../../tut_vhdlcomb02.srcs/sources_1/imports/hdl/module.vhd ../../../../tut_vhdlcomb02.srcs/sim_1/imports/hdl/tb_module.vhd 
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Loading package std_logic_arith
-- Loading package STD_LOGIC_UNSIGNED
-- Compiling entity module
-- Compiling architecture behave of module
** Warning: ../../../../tut_vhdlcomb02.srcs/sources_1/imports/hdl/module.vhd(23): (vcom-1272) Length of expected is 32; length of actual is 1.
-- Compiling entity TB_MODULE
-- Compiling architecture TESTBENCH of TB_MODULE
End time: 17:06:11 on Nov 20,2023, Elapsed time: 0:00:01
Errors: 0, Warnings: 1
** Warning: (vlib-34) Library already exists at "modelsim_lib/work".
** Warning: (vlib-34) Library already exists at "modelsim_lib/msim".
** Warning: (vlib-34) Library already exists at "modelsim_lib/msim/xil_defaultlib".
Model Technology ModelSim SE-64 vmap 10.6c Lib Mapping Utility 2017.07 Jul 25 2017
vmap xil_defaultlib modelsim_lib/msim/xil_defaultlib 
Modifying modelsim.ini
Model Technology ModelSim SE-64 vcom 10.6c Compiler 2017.07 Jul 25 2017
Start time: 20:03:38 on Nov 20,2023
vcom -64 -93 -work xil_defaultlib ../../../../tut_vhdlcomb02.srcs/sim_1/imports/hdl/tb_module.vhd 
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Compiling entity TB_SEVENSEG
-- Compiling architecture TESTBENCH of TB_SEVENSEG
End time: 20:03:38 on Nov 20,2023, Elapsed time: 0:00:00
Errors: 0, Warnings: 0
** Warning: (vlib-34) Library already exists at "modelsim_lib/work".
** Warning: (vlib-34) Library already exists at "modelsim_lib/msim".
** Warning: (vlib-34) Library already exists at "modelsim_lib/msim/xil_defaultlib".
Model Technology ModelSim SE-64 vmap 10.6c Lib Mapping Utility 2017.07 Jul 25 2017
vmap xil_defaultlib modelsim_lib/msim/xil_defaultlib 
Modifying modelsim.ini
Model Technology ModelSim SE-64 vcom 10.6c Compiler 2017.07 Jul 25 2017
Start time: 20:22:28 on Nov 20,2023
vcom -64 -93 -work xil_defaultlib ../../../../tut_vhdlcomb02.srcs/sources_1/imports/hdl/module.vhd 
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Loading package std_logic_arith
-- Loading package STD_LOGIC_UNSIGNED
-- Compiling entity module
-- Compiling architecture behave of module
** Error (suppressible): ../../../../tut_vhdlcomb02.srcs/sources_1/imports/hdl/module.vhd(40): (vcom-1272) Length of expected is 32; length of actual is 33.
** Error: ../../../../tut_vhdlcomb02.srcs/sources_1/imports/hdl/module.vhd(42): VHDL Compiler exiting
End time: 20:22:28 on Nov 20,2023, Elapsed time: 0:00:00
Errors: 2, Warnings: 0
** Warning: (vlib-34) Library already exists at "modelsim_lib/work".
** Warning: (vlib-34) Library already exists at "modelsim_lib/msim".
** Warning: (vlib-34) Library already exists at "modelsim_lib/msim/xil_defaultlib".
Model Technology ModelSim SE-64 vmap 10.6c Lib Mapping Utility 2017.07 Jul 25 2017
vmap xil_defaultlib modelsim_lib/msim/xil_defaultlib 
Modifying modelsim.ini
Model Technology ModelSim SE-64 vcom 10.6c Compiler 2017.07 Jul 25 2017
Start time: 20:24:38 on Nov 20,2023
vcom -64 -93 -work xil_defaultlib ../../../../tut_vhdlcomb02.srcs/sources_1/imports/hdl/module.vhd 
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Loading package std_logic_arith
-- Loading package STD_LOGIC_UNSIGNED
-- Compiling entity module
-- Compiling architecture behave of module
End time: 20:24:38 on Nov 20,2023, Elapsed time: 0:00:00
Errors: 0, Warnings: 0
** Warning: (vlib-34) Library already exists at "modelsim_lib/work".
** Warning: (vlib-34) Library already exists at "modelsim_lib/msim".
** Warning: (vlib-34) Library already exists at "modelsim_lib/msim/xil_defaultlib".
Model Technology ModelSim SE-64 vmap 10.6c Lib Mapping Utility 2017.07 Jul 25 2017
vmap xil_defaultlib modelsim_lib/msim/xil_defaultlib 
Modifying modelsim.ini
Model Technology ModelSim SE-64 vcom 10.6c Compiler 2017.07 Jul 25 2017
Start time: 20:25:14 on Nov 20,2023
vcom -64 -93 -work xil_defaultlib ../../../../tut_vhdlcomb02.srcs/sources_1/imports/hdl/module.vhd 
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Loading package std_logic_arith
-- Loading package STD_LOGIC_UNSIGNED
-- Compiling entity module
-- Compiling architecture behave of module
End time: 20:25:15 on Nov 20,2023, Elapsed time: 0:00:01
Errors: 0, Warnings: 0
** Warning: (vlib-34) Library already exists at "modelsim_lib/work".
** Warning: (vlib-34) Library already exists at "modelsim_lib/msim".
** Warning: (vlib-34) Library already exists at "modelsim_lib/msim/xil_defaultlib".
Model Technology ModelSim SE-64 vmap 10.6c Lib Mapping Utility 2017.07 Jul 25 2017
vmap xil_defaultlib modelsim_lib/msim/xil_defaultlib 
Modifying modelsim.ini
Model Technology ModelSim SE-64 vcom 10.6c Compiler 2017.07 Jul 25 2017
Start time: 20:26:38 on Nov 20,2023
vcom -64 -93 -work xil_defaultlib ../../../../tut_vhdlcomb02.srcs/sources_1/imports/hdl/module.vhd 
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Loading package std_logic_arith
-- Loading package STD_LOGIC_UNSIGNED
-- Compiling entity module
-- Compiling architecture behave of module
End time: 20:26:39 on Nov 20,2023, Elapsed time: 0:00:01
Errors: 0, Warnings: 0
** Warning: (vlib-34) Library already exists at "modelsim_lib/work".
** Warning: (vlib-34) Library already exists at "modelsim_lib/msim".
** Warning: (vlib-34) Library already exists at "modelsim_lib/msim/xil_defaultlib".
Model Technology ModelSim SE-64 vmap 10.6c Lib Mapping Utility 2017.07 Jul 25 2017
vmap xil_defaultlib modelsim_lib/msim/xil_defaultlib 
Modifying modelsim.ini
Model Technology ModelSim SE-64 vcom 10.6c Compiler 2017.07 Jul 25 2017
Start time: 20:29:18 on Nov 20,2023
vcom -64 -93 -work xil_defaultlib ../../../../tut_vhdlcomb02.srcs/sources_1/imports/hdl/module.vhd 
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Loading package std_logic_arith
-- Loading package STD_LOGIC_UNSIGNED
-- Compiling entity module
-- Compiling architecture behave of module
End time: 20:29:18 on Nov 20,2023, Elapsed time: 0:00:00
Errors: 0, Warnings: 0
** Warning: (vlib-34) Library already exists at "modelsim_lib/work".
** Warning: (vlib-34) Library already exists at "modelsim_lib/msim".
** Warning: (vlib-34) Library already exists at "modelsim_lib/msim/xil_defaultlib".
Model Technology ModelSim SE-64 vmap 10.6c Lib Mapping Utility 2017.07 Jul 25 2017
vmap xil_defaultlib modelsim_lib/msim/xil_defaultlib 
Modifying modelsim.ini
Model Technology ModelSim SE-64 vcom 10.6c Compiler 2017.07 Jul 25 2017
Start time: 20:32:58 on Nov 20,2023
vcom -64 -93 -work xil_defaultlib ../../../../tut_vhdlcomb02.srcs/sources_1/imports/hdl/module.vhd 
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Loading package std_logic_arith
-- Loading package STD_LOGIC_UNSIGNED
-- Compiling entity module
-- Compiling architecture behave of module
End time: 20:32:58 on Nov 20,2023, Elapsed time: 0:00:00
Errors: 0, Warnings: 0
