Release 14.7 - xst P.20131013 (nt)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.19 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.19 secs
 
--> Reading design: Control.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Compilation
  3) Design Hierarchy Analysis
  4) HDL Analysis
  5) HDL Synthesis
     5.1) HDL Synthesis Report
  6) Advanced HDL Synthesis
     6.1) Advanced HDL Synthesis Report
  7) Low Level Synthesis
  8) Partition Report
  9) Final Report
	9.1) Device utilization summary
	9.2) Partition Resource Summary
	9.3) TIMING REPORT


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "Control.prj"
Input Format                       : mixed
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "Control"
Output Format                      : NGC
Target Device                      : xc3s400-5-pq208

---- Source Options
Top Module Name                    : Control
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Mux Style                          : Auto
Decoder Extraction                 : YES
Priority Encoder Extraction        : Yes
Shift Register Extraction          : YES
Logical Shifter Extraction         : YES
XOR Collapsing                     : YES
ROM Style                          : Auto
Mux Extraction                     : Yes
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Multiplier Style                   : Auto
Automatic Register Balancing       : No

---- Target Options
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 8
Register Duplication               : YES
Slice Packing                      : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Yes
Use Synchronous Set                : Yes
Use Synchronous Reset              : Yes
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
Verilog 2001                       : YES
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling verilog file "FA2.v" in library work
Compiling verilog file "Comp2.v" in library work
Module <FA2> compiled
Compiling verilog file "FA8.v" in library work
Module <Comp2> compiled
Compiling verilog file "Comp8.v" in library work
Module <FA8> compiled
Compiling verilog file "ALU.v" in library work
Module <Comp8> compiled
Compiling verilog file "Control.v" in library work
Module <ALU> compiled
Module <Control> compiled
No errors in compilation
Analysis of file <"Control.prj"> succeeded.
 

=========================================================================
*                     Design Hierarchy Analysis                         *
=========================================================================
Analyzing hierarchy for module <Control> in library <work>.

Analyzing hierarchy for module <ALU> in library <work>.

Analyzing hierarchy for module <FA8> in library <work>.

Analyzing hierarchy for module <Comp8> in library <work>.

Analyzing hierarchy for module <FA2> in library <work>.

Analyzing hierarchy for module <Comp2> in library <work>.


=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing top module <Control>.
Module <Control> is correct for synthesis.
 
Analyzing module <ALU> in library <work>.
WARNING:Xst:863 - "ALU.v" line 29: Name conflict (<g> and <G>, renaming g as g_rnm0).
WARNING:Xst:863 - "ALU.v" line 27: Name conflict (<l> and <L>, renaming l as l_rnm0).
Module <ALU> is correct for synthesis.
 
Analyzing module <FA8> in library <work>.
Module <FA8> is correct for synthesis.
 
Analyzing module <FA2> in library <work>.
Module <FA2> is correct for synthesis.
 
Analyzing module <Comp8> in library <work>.
Module <Comp8> is correct for synthesis.
 
Analyzing module <Comp2> in library <work>.
Module <Comp2> is correct for synthesis.
 

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Performing bidirectional port resolution...
INFO:Xst:2679 - Register <G> in unit <Control> has a constant value of 0 during circuit operation. The register is replaced by logic.

Synthesizing Unit <FA2>.
    Related source file is "FA2.v".
    Found 1-bit xor3 for signal <Sum>.
    Summary:
	inferred   1 Xor(s).
Unit <FA2> synthesized.


Synthesizing Unit <Comp2>.
    Related source file is "Comp2.v".
WARNING:Xst:647 - Input <eqq> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:653 - Signal <e> is used but never assigned. This sourceless signal will be automatically connected to value 0.
    Found 1-bit xor2 for signal <e1$xor0000>.
Unit <Comp2> synthesized.


Synthesizing Unit <FA8>.
    Related source file is "FA8.v".
    Found 1-bit xor2 for signal <e0>.
    Found 1-bit xor2 for signal <e1>.
    Found 1-bit xor2 for signal <e2>.
    Found 1-bit xor2 for signal <e3>.
    Found 1-bit xor2 for signal <e4>.
    Found 1-bit xor2 for signal <e5>.
    Found 1-bit xor2 for signal <e6>.
    Found 1-bit xor2 for signal <e7>.
Unit <FA8> synthesized.


Synthesizing Unit <Comp8>.
    Related source file is "Comp8.v".
WARNING:Xst:646 - Signal <EQ_d> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
Unit <Comp8> synthesized.


Synthesizing Unit <ALU>.
    Related source file is "ALU.v".
WARNING:Xst:646 - Signal <cout2> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <cout1> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
    Found 1-bit register for signal <EQ>.
    Found 1-bit register for signal <G>.
    Found 1-bit register for signal <L>.
    Found 8-bit register for signal <out_speed>.
    Found 8-bit 4-to-1 multiplexer for signal <out_speed$mux0000>.
    Summary:
	inferred  11 D-type flip-flop(s).
	inferred   8 Multiplexer(s).
Unit <ALU> synthesized.


Synthesizing Unit <Control>.
    Related source file is "Control.v".
WARNING:Xst:1780 - Signal <speed_check> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <mode_0> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <l1> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <l0> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <g1> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <g0> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <e1> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <e0> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <c_speed_check> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
    Found 1-bit register for signal <EQ>.
    Found 1-bit register for signal <G>.
    Found 1-bit register for signal <L>.
    Found 1-bit register for signal <brake>.
    Found 8-bit register for signal <c_speed>.
    Found 3-bit register for signal <fuel>.
    Found 8-bit register for signal <speed>.
    Found 8-bit adder for signal <c_speed$share0000>.
    Found 8-bit subtractor for signal <c_speed$sub0000> created at line 103.
    Found 8-bit subtractor for signal <D>.
    Found 8-bit comparator greater for signal <D$cmp_gt0000> created at line 62.
    Found 3-bit subtractor for signal <fuel$share0000>.
    Found 3-bit adder for signal <fuel$share0001>.
    Found 3-bit comparator greater for signal <L$cmp_gt0000> created at line 65.
    Found 8-bit comparator greater for signal <L$cmp_gt0001> created at line 105.
    Found 3-bit comparator greater for signal <L$cmp_gt0002> created at line 112.
    Found 3-bit comparator greater for signal <L$cmp_gt0003> created at line 117.
    Summary:
	inferred   1 Counter(s).
	inferred  44 D-type flip-flop(s).
	inferred   5 Adder/Subtractor(s).
	inferred   5 Comparator(s).
Unit <Control> synthesized.

INFO:Xst:1767 - HDL ADVISOR - Resource sharing has identified that some arithmetic operations in this design can share the same physical resources for reduced device utilization. For improved clock frequency you may try to disable resource sharing.

=========================================================================
HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 5
 3-bit adder                                           : 1
 3-bit subtractor                                      : 1
 8-bit adder                                           : 1
 8-bit subtractor                                      : 2
# Counters                                             : 1
 8-bit updown counter                                  : 1
# Registers                                            : 25
 1-bit register                                        : 17
 3-bit register                                        : 3
 8-bit register                                        : 5
# Comparators                                          : 5
 3-bit comparator greater                              : 3
 8-bit comparator greater                              : 2
# Multiplexers                                         : 2
 8-bit 4-to-1 multiplexer                              : 2
# Xors                                                 : 80
 1-bit xor2                                            : 48
 1-bit xor3                                            : 32

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

WARNING:Xst:1290 - Hierarchical block <co1> is unconnected in block <a1>.
   It will be removed from the design.
WARNING:Xst:1290 - Hierarchical block <co1> is unconnected in block <a2>.
   It will be removed from the design.
WARNING:Xst:1426 - The value init of the FF/Latch brake hinder the constant cleaning in the block Control.
   You should achieve better results by setting this init to 1.
WARNING:Xst:1426 - The value init of the FF/Latch fuel_1 hinder the constant cleaning in the block Control.
   You should achieve better results by setting this init to 0.
WARNING:Xst:1293 - FF/Latch <fuel_0> has a constant value of 0 in block <Control>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <brake_ren> (without init value) has a constant value of 1 in block <Control>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <brake_ren_1> (without init value) has a constant value of 1 in block <Control>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <brake> has a constant value of 0 in block <Control>. This FF/Latch will be trimmed during the optimization process.

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 5
 3-bit adder                                           : 1
 3-bit subtractor                                      : 1
 8-bit adder                                           : 1
 8-bit subtractor                                      : 2
# Counters                                             : 1
 8-bit updown counter                                  : 1
# Registers                                            : 66
 Flip-Flops                                            : 66
# Comparators                                          : 5
 3-bit comparator greater                              : 3
 8-bit comparator greater                              : 2
# Multiplexers                                         : 16
 1-bit 4-to-1 multiplexer                              : 16
# Xors                                                 : 80
 1-bit xor2                                            : 48
 1-bit xor3                                            : 32

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:1426 - The value init of the FF/Latch brake hinder the constant cleaning in the block Control.
   You should achieve better results by setting this init to 1.
WARNING:Xst:1426 - The value init of the FF/Latch fuel_1 hinder the constant cleaning in the block Control.
   You should achieve better results by setting this init to 0.
WARNING:Xst:1293 - FF/Latch <fuel_0> has a constant value of 0 in block <Control>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <brake_ren> (without init value) has a constant value of 1 in block <Control>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <brake_ren_1> (without init value) has a constant value of 1 in block <Control>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <brake> has a constant value of 0 in block <Control>. This FF/Latch will be trimmed during the optimization process.

ERROR:Xst:528 - Multi-source in Unit <Control> on signal <EQ>; this signal is connected to multiple drivers.
Drivers are: 
   Output signal of FDR instance <EQ>
   Output signal of FDSE instance <EQ_ren>
   Output signal of FDSE instance <EQ_ren_1>

ERROR:Xst:528 - Multi-source in Unit <Control> on signal <G>; this signal is connected to multiple drivers.
Drivers are: 
   Output signal of FDRSE instance <G_ren>
   Output signal of FDSE instance <G>
   Signal <G> in Unit <Control> is assigned to GND

ERROR:Xst:528 - Multi-source in Unit <Control> on signal <L>; this signal is connected to multiple drivers.
Drivers are: 
   Output signal of FDR instance <L>
   Output signal of FDRE instance <L_ren>
   Output signal of FDRSE instance <L_ren_1>

ERROR:Xst:528 - Multi-source in Unit <Control> on signal <N0>; this signal is connected to multiple drivers.
Drivers are: 
   Output signal of FDE instance <fuel_ren_0>
   Output signal of FD instance <fuel_ren_1_0>
   Signal <N0> in Unit <Control> is assigned to GND
   Signal <N1> in Unit <Control> is assigned to VCC

ERROR:Xst:528 - Multi-source in Unit <Control> on signal <c_speed<7>>; this signal is connected to multiple drivers.
Drivers are: 
   Output signal of FDE instance <c_speed_ren_7>
   Output signal of FDE instance <c_speed_ren_1_7>

ERROR:Xst:528 - Multi-source in Unit <Control> on signal <c_speed<6>>; this signal is connected to multiple drivers.
Drivers are: 
   Output signal of FDE instance <c_speed_ren_6>
   Output signal of FDE instance <c_speed_ren_1_6>

ERROR:Xst:528 - Multi-source in Unit <Control> on signal <c_speed<5>>; this signal is connected to multiple drivers.
Drivers are: 
   Output signal of FDE instance <c_speed_ren_5>
   Output signal of FDE instance <c_speed_ren_1_5>

ERROR:Xst:528 - Multi-source in Unit <Control> on signal <c_speed<4>>; this signal is connected to multiple drivers.
Drivers are: 
   Output signal of FDE instance <c_speed_ren_4>
   Output signal of FDE instance <c_speed_ren_1_4>

ERROR:Xst:528 - Multi-source in Unit <Control> on signal <c_speed<3>>; this signal is connected to multiple drivers.
Drivers are: 
   Output signal of FDE instance <c_speed_ren_3>
   Output signal of FDE instance <c_speed_ren_1_3>

ERROR:Xst:528 - Multi-source in Unit <Control> on signal <c_speed<2>>; this signal is connected to multiple drivers.
Drivers are: 
   Output signal of FDE instance <c_speed_ren_2>
   Output signal of FDE instance <c_speed_ren_1_2>

ERROR:Xst:528 - Multi-source in Unit <Control> on signal <c_speed<1>>; this signal is connected to multiple drivers.
Drivers are: 
   Output signal of FDE instance <c_speed_ren_11>
   Output signal of FDE instance <c_speed_ren_1_1>

ERROR:Xst:528 - Multi-source in Unit <Control> on signal <c_speed<0>>; this signal is connected to multiple drivers.
Drivers are: 
   Output signal of FDE instance <c_speed_ren_0>
   Output signal of FDE instance <c_speed_ren_1_0>

ERROR:Xst:528 - Multi-source in Unit <Control> on signal <fuel<2>>; this signal is connected to multiple drivers.
Drivers are: 
   Output signal of FDSE instance <fuel_2>
   Output signal of FDE instance <fuel_ren_2>
   Output signal of FD instance <fuel_ren_1_2>

ERROR:Xst:528 - Multi-source in Unit <Control> on signal <fuel<1>>; this signal is connected to multiple drivers.
Drivers are: 
   Output signal of FDRE instance <fuel_1>
   Output signal of FDE instance <fuel_ren_11>
   Output signal of FD instance <fuel_ren_1_1>


Total REAL time to Xst completion: 4.00 secs
Total CPU time to Xst completion: 4.41 secs
 
--> 

Total memory usage is 226488 kilobytes

Number of errors   :   14 (   0 filtered)
Number of warnings :   30 (   0 filtered)
Number of infos    :    2 (   0 filtered)

