<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<generated_project xmlns="http://www.xilinx.com/XMLSchema" xmlns:xil_pn="http://www.xilinx.com/XMLSchema">

  <!--                                                          -->

  <!--             For tool use only. Do not edit.              -->

  <!--                                                          -->

  <!-- ProjectNavigator created generated project file.         -->

  <!-- For use in tracking generated file and other information -->

  <!-- allowing preservation of process status.                 -->

  <!--                                                          -->

  <!-- Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved. -->

  <version xmlns="http://www.xilinx.com/XMLSchema">11.1</version>

  <sourceproject xmlns="http://www.xilinx.com/XMLSchema" xil_pn:fileType="FILE_XISE" xil_pn:name="lab3.xise"/>

  <files xmlns="http://www.xilinx.com/XMLSchema">
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="_ngo"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/map.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/ngdbuild.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/par.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/trce.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/xst.xmsgs"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGDBUILD_LOG" xil_pn:name="split_clock.bld"/>
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="split_clock.cmd_log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="split_clock.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="split_clock.ncd" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="split_clock.ngc"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGD" xil_pn:name="split_clock.ngd"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGR" xil_pn:name="split_clock.ngr"/>
    <file xil_pn:fileType="FILE_PAD_MISC" xil_pn:name="split_clock.pad"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAR_REPORT" xil_pn:name="split_clock.par" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PCF" xil_pn:name="split_clock.pcf" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="split_clock.prj"/>
    <file xil_pn:fileType="FILE_TRCE_MISC" xil_pn:name="split_clock.ptwx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_STX" xil_pn:name="split_clock.stx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="split_clock.syr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_TXT_REPORT" xil_pn:name="split_clock.twr" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_XML_REPORT" xil_pn:name="split_clock.twx" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_UNROUTES" xil_pn:name="split_clock.unroutes" xil_pn:subbranch="Par"/>
    <file xil_pn:fileType="FILE_XPI" xil_pn:name="split_clock.xpi"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="split_clock.xst"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="split_clock_envsettings.html"/>
    <file xil_pn:fileType="FILE_NCD" xil_pn:name="split_clock_guide.ncd" xil_pn:origination="imported"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="split_clock_map.map" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="split_clock_map.mrp" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="split_clock_map.ncd" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGM" xil_pn:name="split_clock_map.ngm" xil_pn:subbranch="Map"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="split_clock_map.xrpt"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="split_clock_ngdbuild.xrpt"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_EXCEL_REPORT" xil_pn:name="split_clock_pad.csv" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_TXT_REPORT" xil_pn:name="split_clock_pad.txt" xil_pn:subbranch="Par"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="split_clock_par.xrpt"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="split_clock_summary.html"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="split_clock_summary.xml"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="split_clock_test_beh.prj"/>
    <file xil_pn:fileType="FILE_WEBTALK" xil_pn:name="split_clock_usage.xml"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="split_clock_xst.xrpt"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="webtalk_pn.xml"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xlnx_auto_0_xdb"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xst"/>
  </files>

  <transforms xmlns="http://www.xilinx.com/XMLSchema">
    <transform xil_pn:end_ts="1478225037" xil_pn:name="TRAN_copyInitialToAbstractSimulation" xil_pn:start_ts="1478225037">
      <status xil_pn:value="SuccessfullyRun"/>
    </transform>
    <transform xil_pn:end_ts="1478225199" xil_pn:in_ck="-7343532562338927211" xil_pn:name="TRAN_copyAbstractToPostAbstractSimulation" xil_pn:start_ts="1478225199">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="InputChanged"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="split_clock.v"/>
      <outfile xil_pn:name="split_clock_test.v"/>
      <outfile xil_pn:name="stop_watch.v"/>
    </transform>
    <transform xil_pn:end_ts="1478225037" xil_pn:name="TRAN_xawsToSimhdl" xil_pn:prop_ck="6214444419281475117" xil_pn:start_ts="1478225037">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1478225037" xil_pn:name="TRAN_schematicsToHdlSim" xil_pn:prop_ck="137139698449746891" xil_pn:start_ts="1478225037">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1478225236" xil_pn:name="TRAN_regenerateCoresSim" xil_pn:prop_ck="4531174451649604084" xil_pn:start_ts="1478225236">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1478225199" xil_pn:in_ck="-7343532562338927211" xil_pn:name="TRAN_copyPostAbstractToPreSimulation" xil_pn:start_ts="1478225199">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="InputChanged"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="split_clock.v"/>
      <outfile xil_pn:name="split_clock_test.v"/>
      <outfile xil_pn:name="stop_watch.v"/>
    </transform>
    <transform xil_pn:end_ts="1478225238" xil_pn:in_ck="-7343532562338927211" xil_pn:name="TRAN_ISimulateBehavioralModelRunFuse" xil_pn:prop_ck="-5469779708340388759" xil_pn:start_ts="1478225236">
      <status xil_pn:value="FailedRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForProperties"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="InputChanged"/>
    </transform>
    <transform xil_pn:end_ts="1478225254" xil_pn:name="TRAN_copyInitialToXSTAbstractSynthesis" xil_pn:start_ts="1478225254">
      <status xil_pn:value="SuccessfullyRun"/>
    </transform>
    <transform xil_pn:end_ts="1478225254" xil_pn:name="TRAN_schematicsToHdl" xil_pn:prop_ck="1399027470352861804" xil_pn:start_ts="1478225254">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1478225254" xil_pn:name="TRAN_regenerateCores" xil_pn:prop_ck="4531174451649604084" xil_pn:start_ts="1478225254">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1478225254" xil_pn:name="TRAN_SubProjectAbstractToPreProxy" xil_pn:start_ts="1478225254">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1478225254" xil_pn:name="TRAN_xawsTohdl" xil_pn:prop_ck="-2969901728699417266" xil_pn:start_ts="1478225254">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1478225254" xil_pn:name="TRAN_SubProjectPreToStructuralProxy" xil_pn:prop_ck="3206529612922900429" xil_pn:start_ts="1478225254">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1478225254" xil_pn:name="TRAN_platgen" xil_pn:prop_ck="-5129604045653399490" xil_pn:start_ts="1478225254">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1478225397" xil_pn:in_ck="-5275723601034564901" xil_pn:name="TRANEXT_xstsynthesize_virtex6" xil_pn:prop_ck="-1342380808000994127" xil_pn:start_ts="1478225385">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="InputChanged"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="_xmsgs/xst.xmsgs"/>
      <outfile xil_pn:name="split_clock.lso"/>
      <outfile xil_pn:name="split_clock.ngc"/>
      <outfile xil_pn:name="split_clock.ngr"/>
      <outfile xil_pn:name="split_clock.prj"/>
      <outfile xil_pn:name="split_clock.stx"/>
      <outfile xil_pn:name="split_clock.syr"/>
      <outfile xil_pn:name="split_clock.xst"/>
      <outfile xil_pn:name="split_clock_test_beh.prj"/>
      <outfile xil_pn:name="split_clock_xst.xrpt"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
      <outfile xil_pn:name="xst"/>
    </transform>
    <transform xil_pn:end_ts="1478225264" xil_pn:name="TRAN_compileBCD2" xil_pn:prop_ck="-5805717067956970247" xil_pn:start_ts="1478225264">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1478225408" xil_pn:in_ck="-8325594602970629827" xil_pn:name="TRANEXT_ngdbuild_FPGA" xil_pn:prop_ck="8890903095397392517" xil_pn:start_ts="1478225397">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <outfile xil_pn:name="_ngo"/>
      <outfile xil_pn:name="_xmsgs/ngdbuild.xmsgs"/>
      <outfile xil_pn:name="split_clock.bld"/>
      <outfile xil_pn:name="split_clock.ngd"/>
      <outfile xil_pn:name="split_clock_ngdbuild.xrpt"/>
    </transform>
    <transform xil_pn:end_ts="1478225449" xil_pn:in_ck="-8325594602970629826" xil_pn:name="TRANEXT_map_virtex7" xil_pn:prop_ck="2100985583056581773" xil_pn:start_ts="1478225408">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <outfile xil_pn:name="_xmsgs/map.xmsgs"/>
      <outfile xil_pn:name="split_clock.pcf"/>
      <outfile xil_pn:name="split_clock_map.map"/>
      <outfile xil_pn:name="split_clock_map.mrp"/>
      <outfile xil_pn:name="split_clock_map.ncd"/>
      <outfile xil_pn:name="split_clock_map.ngm"/>
      <outfile xil_pn:name="split_clock_map.xrpt"/>
      <outfile xil_pn:name="split_clock_summary.xml"/>
      <outfile xil_pn:name="split_clock_usage.xml"/>
    </transform>
    <transform xil_pn:end_ts="1478225503" xil_pn:in_ck="-6838902923964844201" xil_pn:name="TRANEXT_par_virtex5" xil_pn:prop_ck="-2283627392121029586" xil_pn:start_ts="1478225449">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <outfile xil_pn:name="_xmsgs/par.xmsgs"/>
      <outfile xil_pn:name="split_clock.ncd"/>
      <outfile xil_pn:name="split_clock.pad"/>
      <outfile xil_pn:name="split_clock.par"/>
      <outfile xil_pn:name="split_clock.ptwx"/>
      <outfile xil_pn:name="split_clock.unroutes"/>
      <outfile xil_pn:name="split_clock.xpi"/>
      <outfile xil_pn:name="split_clock_pad.csv"/>
      <outfile xil_pn:name="split_clock_pad.txt"/>
      <outfile xil_pn:name="split_clock_par.xrpt"/>
    </transform>
    <transform xil_pn:end_ts="1478225503" xil_pn:in_ck="-8325594602970629958" xil_pn:name="TRAN_postRouteTrce" xil_pn:prop_ck="445577401284416185" xil_pn:start_ts="1478225480">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <outfile xil_pn:name="_xmsgs/trce.xmsgs"/>
      <outfile xil_pn:name="split_clock.twr"/>
      <outfile xil_pn:name="split_clock.twx"/>
    </transform>
  </transforms>

</generated_project>
