Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2.2 (lin64) Build 2348494 Mon Oct  1 18:25:39 MDT 2018
| Date         : Fri Feb 22 15:22:26 2019
| Host         : elsa running 64-bit Antergos Linux
| Command      : report_timing_summary -max_paths 10 -file top_timing_summary_routed.rpt -pb top_timing_summary_routed.pb -rpx top_timing_summary_routed.rpx -warn_on_violation
| Design       : top
| Device       : 7z020-clg484
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 16 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.484        0.000                      0                  169        0.198        0.000                      0                  169        4.500        0.000                       0                   133  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)       Period(ns)      Frequency(MHz)
-----  ------------       ----------      --------------
clk    {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                 5.484        0.000                      0                  169        0.198        0.000                      0                  169        4.500        0.000                       0                   133  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :            0  Failing Endpoints,  Worst Slack        5.484ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.198ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.484ns  (required time - arrival time)
  Source:                 DUT/pulse_inst/cmax_2_reg[18]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DUT/pulse_inst/cmax_2_reg[13]/CE
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        4.252ns  (logic 1.061ns (24.954%)  route 3.191ns (75.046%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.181ns = ( 15.181 - 10.000 ) 
    Source Clock Delay      (SCD):    5.639ns
    Clock Pessimism Removal (CPR):    0.434ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clk_IBUF_BUFG_inst/O
                         net (fo=132, routed)         1.877     5.639    DUT/pulse_inst/CLK
    SLICE_X113Y40        FDCE                                         r  DUT/pulse_inst/cmax_2_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y40        FDCE (Prop_fdce_C_Q)         0.456     6.095 f  DUT/pulse_inst/cmax_2_reg[18]/Q
                         net (fo=3, routed)           1.270     7.365    DUT/pulse_inst/cmax_2[18]
    SLICE_X113Y40        LUT4 (Prop_lut4_I2_O)        0.154     7.519 r  DUT/pulse_inst/cmax_2[27]_i_14/O
                         net (fo=1, routed)           0.641     8.160    DUT/pulse_inst/cmax_2[27]_i_14_n_0
    SLICE_X113Y41        LUT6 (Prop_lut6_I0_O)        0.327     8.487 f  DUT/pulse_inst/cmax_2[27]_i_7/O
                         net (fo=1, routed)           0.725     9.212    DUT/pulse_inst/cmax_2[27]_i_7_n_0
    SLICE_X110Y41        LUT6 (Prop_lut6_I5_O)        0.124     9.336 r  DUT/pulse_inst/cmax_2[27]_i_1/O
                         net (fo=28, routed)          0.555     9.891    DUT/pulse_inst/cmax_2[27]_i_1_n_0
    SLICE_X110Y41        FDCE                                         r  DUT/pulse_inst/cmax_2_reg[13]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    Y9                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972    13.392    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.483 r  clk_IBUF_BUFG_inst/O
                         net (fo=132, routed)         1.698    15.181    DUT/pulse_inst/CLK
    SLICE_X110Y41        FDCE                                         r  DUT/pulse_inst/cmax_2_reg[13]/C
                         clock pessimism              0.434    15.615    
                         clock uncertainty           -0.035    15.580    
    SLICE_X110Y41        FDCE (Setup_fdce_C_CE)      -0.205    15.375    DUT/pulse_inst/cmax_2_reg[13]
  -------------------------------------------------------------------
                         required time                         15.375    
                         arrival time                          -9.891    
  -------------------------------------------------------------------
                         slack                                  5.484    

Slack (MET) :             5.484ns  (required time - arrival time)
  Source:                 DUT/pulse_inst/cmax_2_reg[18]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DUT/pulse_inst/cmax_2_reg[20]/CE
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        4.252ns  (logic 1.061ns (24.954%)  route 3.191ns (75.046%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.181ns = ( 15.181 - 10.000 ) 
    Source Clock Delay      (SCD):    5.639ns
    Clock Pessimism Removal (CPR):    0.434ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clk_IBUF_BUFG_inst/O
                         net (fo=132, routed)         1.877     5.639    DUT/pulse_inst/CLK
    SLICE_X113Y40        FDCE                                         r  DUT/pulse_inst/cmax_2_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y40        FDCE (Prop_fdce_C_Q)         0.456     6.095 f  DUT/pulse_inst/cmax_2_reg[18]/Q
                         net (fo=3, routed)           1.270     7.365    DUT/pulse_inst/cmax_2[18]
    SLICE_X113Y40        LUT4 (Prop_lut4_I2_O)        0.154     7.519 r  DUT/pulse_inst/cmax_2[27]_i_14/O
                         net (fo=1, routed)           0.641     8.160    DUT/pulse_inst/cmax_2[27]_i_14_n_0
    SLICE_X113Y41        LUT6 (Prop_lut6_I0_O)        0.327     8.487 f  DUT/pulse_inst/cmax_2[27]_i_7/O
                         net (fo=1, routed)           0.725     9.212    DUT/pulse_inst/cmax_2[27]_i_7_n_0
    SLICE_X110Y41        LUT6 (Prop_lut6_I5_O)        0.124     9.336 r  DUT/pulse_inst/cmax_2[27]_i_1/O
                         net (fo=28, routed)          0.555     9.891    DUT/pulse_inst/cmax_2[27]_i_1_n_0
    SLICE_X110Y41        FDCE                                         r  DUT/pulse_inst/cmax_2_reg[20]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    Y9                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972    13.392    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.483 r  clk_IBUF_BUFG_inst/O
                         net (fo=132, routed)         1.698    15.181    DUT/pulse_inst/CLK
    SLICE_X110Y41        FDCE                                         r  DUT/pulse_inst/cmax_2_reg[20]/C
                         clock pessimism              0.434    15.615    
                         clock uncertainty           -0.035    15.580    
    SLICE_X110Y41        FDCE (Setup_fdce_C_CE)      -0.205    15.375    DUT/pulse_inst/cmax_2_reg[20]
  -------------------------------------------------------------------
                         required time                         15.375    
                         arrival time                          -9.891    
  -------------------------------------------------------------------
                         slack                                  5.484    

Slack (MET) :             5.504ns  (required time - arrival time)
  Source:                 DUT/pulse_inst/cmax_2_reg[18]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DUT/pulse_inst/cmax_2_reg[16]/CE
                            (rising edge-triggered cell FDPE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        4.232ns  (logic 1.061ns (25.072%)  route 3.171ns (74.928%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.181ns = ( 15.181 - 10.000 ) 
    Source Clock Delay      (SCD):    5.639ns
    Clock Pessimism Removal (CPR):    0.434ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clk_IBUF_BUFG_inst/O
                         net (fo=132, routed)         1.877     5.639    DUT/pulse_inst/CLK
    SLICE_X113Y40        FDCE                                         r  DUT/pulse_inst/cmax_2_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y40        FDCE (Prop_fdce_C_Q)         0.456     6.095 f  DUT/pulse_inst/cmax_2_reg[18]/Q
                         net (fo=3, routed)           1.270     7.365    DUT/pulse_inst/cmax_2[18]
    SLICE_X113Y40        LUT4 (Prop_lut4_I2_O)        0.154     7.519 r  DUT/pulse_inst/cmax_2[27]_i_14/O
                         net (fo=1, routed)           0.641     8.160    DUT/pulse_inst/cmax_2[27]_i_14_n_0
    SLICE_X113Y41        LUT6 (Prop_lut6_I0_O)        0.327     8.487 f  DUT/pulse_inst/cmax_2[27]_i_7/O
                         net (fo=1, routed)           0.725     9.212    DUT/pulse_inst/cmax_2[27]_i_7_n_0
    SLICE_X110Y41        LUT6 (Prop_lut6_I5_O)        0.124     9.336 r  DUT/pulse_inst/cmax_2[27]_i_1/O
                         net (fo=28, routed)          0.535     9.871    DUT/pulse_inst/cmax_2[27]_i_1_n_0
    SLICE_X113Y41        FDPE                                         r  DUT/pulse_inst/cmax_2_reg[16]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    Y9                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972    13.392    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.483 r  clk_IBUF_BUFG_inst/O
                         net (fo=132, routed)         1.698    15.181    DUT/pulse_inst/CLK
    SLICE_X113Y41        FDPE                                         r  DUT/pulse_inst/cmax_2_reg[16]/C
                         clock pessimism              0.434    15.615    
                         clock uncertainty           -0.035    15.580    
    SLICE_X113Y41        FDPE (Setup_fdpe_C_CE)      -0.205    15.375    DUT/pulse_inst/cmax_2_reg[16]
  -------------------------------------------------------------------
                         required time                         15.375    
                         arrival time                          -9.871    
  -------------------------------------------------------------------
                         slack                                  5.504    

Slack (MET) :             5.504ns  (required time - arrival time)
  Source:                 DUT/pulse_inst/cmax_2_reg[18]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DUT/pulse_inst/cmax_2_reg[21]/CE
                            (rising edge-triggered cell FDPE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        4.232ns  (logic 1.061ns (25.072%)  route 3.171ns (74.928%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.181ns = ( 15.181 - 10.000 ) 
    Source Clock Delay      (SCD):    5.639ns
    Clock Pessimism Removal (CPR):    0.434ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clk_IBUF_BUFG_inst/O
                         net (fo=132, routed)         1.877     5.639    DUT/pulse_inst/CLK
    SLICE_X113Y40        FDCE                                         r  DUT/pulse_inst/cmax_2_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y40        FDCE (Prop_fdce_C_Q)         0.456     6.095 f  DUT/pulse_inst/cmax_2_reg[18]/Q
                         net (fo=3, routed)           1.270     7.365    DUT/pulse_inst/cmax_2[18]
    SLICE_X113Y40        LUT4 (Prop_lut4_I2_O)        0.154     7.519 r  DUT/pulse_inst/cmax_2[27]_i_14/O
                         net (fo=1, routed)           0.641     8.160    DUT/pulse_inst/cmax_2[27]_i_14_n_0
    SLICE_X113Y41        LUT6 (Prop_lut6_I0_O)        0.327     8.487 f  DUT/pulse_inst/cmax_2[27]_i_7/O
                         net (fo=1, routed)           0.725     9.212    DUT/pulse_inst/cmax_2[27]_i_7_n_0
    SLICE_X110Y41        LUT6 (Prop_lut6_I5_O)        0.124     9.336 r  DUT/pulse_inst/cmax_2[27]_i_1/O
                         net (fo=28, routed)          0.535     9.871    DUT/pulse_inst/cmax_2[27]_i_1_n_0
    SLICE_X113Y41        FDPE                                         r  DUT/pulse_inst/cmax_2_reg[21]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    Y9                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972    13.392    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.483 r  clk_IBUF_BUFG_inst/O
                         net (fo=132, routed)         1.698    15.181    DUT/pulse_inst/CLK
    SLICE_X113Y41        FDPE                                         r  DUT/pulse_inst/cmax_2_reg[21]/C
                         clock pessimism              0.434    15.615    
                         clock uncertainty           -0.035    15.580    
    SLICE_X113Y41        FDPE (Setup_fdpe_C_CE)      -0.205    15.375    DUT/pulse_inst/cmax_2_reg[21]
  -------------------------------------------------------------------
                         required time                         15.375    
                         arrival time                          -9.871    
  -------------------------------------------------------------------
                         slack                                  5.504    

Slack (MET) :             5.504ns  (required time - arrival time)
  Source:                 DUT/pulse_inst/cmax_2_reg[18]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DUT/pulse_inst/cmax_2_reg[22]/CE
                            (rising edge-triggered cell FDPE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        4.232ns  (logic 1.061ns (25.072%)  route 3.171ns (74.928%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.181ns = ( 15.181 - 10.000 ) 
    Source Clock Delay      (SCD):    5.639ns
    Clock Pessimism Removal (CPR):    0.434ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clk_IBUF_BUFG_inst/O
                         net (fo=132, routed)         1.877     5.639    DUT/pulse_inst/CLK
    SLICE_X113Y40        FDCE                                         r  DUT/pulse_inst/cmax_2_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y40        FDCE (Prop_fdce_C_Q)         0.456     6.095 f  DUT/pulse_inst/cmax_2_reg[18]/Q
                         net (fo=3, routed)           1.270     7.365    DUT/pulse_inst/cmax_2[18]
    SLICE_X113Y40        LUT4 (Prop_lut4_I2_O)        0.154     7.519 r  DUT/pulse_inst/cmax_2[27]_i_14/O
                         net (fo=1, routed)           0.641     8.160    DUT/pulse_inst/cmax_2[27]_i_14_n_0
    SLICE_X113Y41        LUT6 (Prop_lut6_I0_O)        0.327     8.487 f  DUT/pulse_inst/cmax_2[27]_i_7/O
                         net (fo=1, routed)           0.725     9.212    DUT/pulse_inst/cmax_2[27]_i_7_n_0
    SLICE_X110Y41        LUT6 (Prop_lut6_I5_O)        0.124     9.336 r  DUT/pulse_inst/cmax_2[27]_i_1/O
                         net (fo=28, routed)          0.535     9.871    DUT/pulse_inst/cmax_2[27]_i_1_n_0
    SLICE_X113Y41        FDPE                                         r  DUT/pulse_inst/cmax_2_reg[22]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    Y9                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972    13.392    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.483 r  clk_IBUF_BUFG_inst/O
                         net (fo=132, routed)         1.698    15.181    DUT/pulse_inst/CLK
    SLICE_X113Y41        FDPE                                         r  DUT/pulse_inst/cmax_2_reg[22]/C
                         clock pessimism              0.434    15.615    
                         clock uncertainty           -0.035    15.580    
    SLICE_X113Y41        FDPE (Setup_fdpe_C_CE)      -0.205    15.375    DUT/pulse_inst/cmax_2_reg[22]
  -------------------------------------------------------------------
                         required time                         15.375    
                         arrival time                          -9.871    
  -------------------------------------------------------------------
                         slack                                  5.504    

Slack (MET) :             5.504ns  (required time - arrival time)
  Source:                 DUT/pulse_inst/cmax_2_reg[18]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DUT/pulse_inst/cmax_2_reg[23]/CE
                            (rising edge-triggered cell FDPE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        4.232ns  (logic 1.061ns (25.072%)  route 3.171ns (74.928%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.181ns = ( 15.181 - 10.000 ) 
    Source Clock Delay      (SCD):    5.639ns
    Clock Pessimism Removal (CPR):    0.434ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clk_IBUF_BUFG_inst/O
                         net (fo=132, routed)         1.877     5.639    DUT/pulse_inst/CLK
    SLICE_X113Y40        FDCE                                         r  DUT/pulse_inst/cmax_2_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y40        FDCE (Prop_fdce_C_Q)         0.456     6.095 f  DUT/pulse_inst/cmax_2_reg[18]/Q
                         net (fo=3, routed)           1.270     7.365    DUT/pulse_inst/cmax_2[18]
    SLICE_X113Y40        LUT4 (Prop_lut4_I2_O)        0.154     7.519 r  DUT/pulse_inst/cmax_2[27]_i_14/O
                         net (fo=1, routed)           0.641     8.160    DUT/pulse_inst/cmax_2[27]_i_14_n_0
    SLICE_X113Y41        LUT6 (Prop_lut6_I0_O)        0.327     8.487 f  DUT/pulse_inst/cmax_2[27]_i_7/O
                         net (fo=1, routed)           0.725     9.212    DUT/pulse_inst/cmax_2[27]_i_7_n_0
    SLICE_X110Y41        LUT6 (Prop_lut6_I5_O)        0.124     9.336 r  DUT/pulse_inst/cmax_2[27]_i_1/O
                         net (fo=28, routed)          0.535     9.871    DUT/pulse_inst/cmax_2[27]_i_1_n_0
    SLICE_X113Y41        FDPE                                         r  DUT/pulse_inst/cmax_2_reg[23]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    Y9                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972    13.392    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.483 r  clk_IBUF_BUFG_inst/O
                         net (fo=132, routed)         1.698    15.181    DUT/pulse_inst/CLK
    SLICE_X113Y41        FDPE                                         r  DUT/pulse_inst/cmax_2_reg[23]/C
                         clock pessimism              0.434    15.615    
                         clock uncertainty           -0.035    15.580    
    SLICE_X113Y41        FDPE (Setup_fdpe_C_CE)      -0.205    15.375    DUT/pulse_inst/cmax_2_reg[23]
  -------------------------------------------------------------------
                         required time                         15.375    
                         arrival time                          -9.871    
  -------------------------------------------------------------------
                         slack                                  5.504    

Slack (MET) :             5.507ns  (required time - arrival time)
  Source:                 DUT/pulse_inst/cmax_2_reg[18]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DUT/pulse_inst/cmax_2_reg[14]/CE
                            (rising edge-triggered cell FDPE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        4.265ns  (logic 1.061ns (24.876%)  route 3.204ns (75.124%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.181ns = ( 15.181 - 10.000 ) 
    Source Clock Delay      (SCD):    5.639ns
    Clock Pessimism Removal (CPR):    0.434ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clk_IBUF_BUFG_inst/O
                         net (fo=132, routed)         1.877     5.639    DUT/pulse_inst/CLK
    SLICE_X113Y40        FDCE                                         r  DUT/pulse_inst/cmax_2_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y40        FDCE (Prop_fdce_C_Q)         0.456     6.095 f  DUT/pulse_inst/cmax_2_reg[18]/Q
                         net (fo=3, routed)           1.270     7.365    DUT/pulse_inst/cmax_2[18]
    SLICE_X113Y40        LUT4 (Prop_lut4_I2_O)        0.154     7.519 r  DUT/pulse_inst/cmax_2[27]_i_14/O
                         net (fo=1, routed)           0.641     8.160    DUT/pulse_inst/cmax_2[27]_i_14_n_0
    SLICE_X113Y41        LUT6 (Prop_lut6_I0_O)        0.327     8.487 f  DUT/pulse_inst/cmax_2[27]_i_7/O
                         net (fo=1, routed)           0.725     9.212    DUT/pulse_inst/cmax_2[27]_i_7_n_0
    SLICE_X110Y41        LUT6 (Prop_lut6_I5_O)        0.124     9.336 r  DUT/pulse_inst/cmax_2[27]_i_1/O
                         net (fo=28, routed)          0.568     9.904    DUT/pulse_inst/cmax_2[27]_i_1_n_0
    SLICE_X112Y42        FDPE                                         r  DUT/pulse_inst/cmax_2_reg[14]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    Y9                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972    13.392    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.483 r  clk_IBUF_BUFG_inst/O
                         net (fo=132, routed)         1.698    15.181    DUT/pulse_inst/CLK
    SLICE_X112Y42        FDPE                                         r  DUT/pulse_inst/cmax_2_reg[14]/C
                         clock pessimism              0.434    15.615    
                         clock uncertainty           -0.035    15.580    
    SLICE_X112Y42        FDPE (Setup_fdpe_C_CE)      -0.169    15.411    DUT/pulse_inst/cmax_2_reg[14]
  -------------------------------------------------------------------
                         required time                         15.411    
                         arrival time                          -9.904    
  -------------------------------------------------------------------
                         slack                                  5.507    

Slack (MET) :             5.507ns  (required time - arrival time)
  Source:                 DUT/pulse_inst/cmax_2_reg[18]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DUT/pulse_inst/cmax_2_reg[15]/CE
                            (rising edge-triggered cell FDPE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        4.265ns  (logic 1.061ns (24.876%)  route 3.204ns (75.124%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.181ns = ( 15.181 - 10.000 ) 
    Source Clock Delay      (SCD):    5.639ns
    Clock Pessimism Removal (CPR):    0.434ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clk_IBUF_BUFG_inst/O
                         net (fo=132, routed)         1.877     5.639    DUT/pulse_inst/CLK
    SLICE_X113Y40        FDCE                                         r  DUT/pulse_inst/cmax_2_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y40        FDCE (Prop_fdce_C_Q)         0.456     6.095 f  DUT/pulse_inst/cmax_2_reg[18]/Q
                         net (fo=3, routed)           1.270     7.365    DUT/pulse_inst/cmax_2[18]
    SLICE_X113Y40        LUT4 (Prop_lut4_I2_O)        0.154     7.519 r  DUT/pulse_inst/cmax_2[27]_i_14/O
                         net (fo=1, routed)           0.641     8.160    DUT/pulse_inst/cmax_2[27]_i_14_n_0
    SLICE_X113Y41        LUT6 (Prop_lut6_I0_O)        0.327     8.487 f  DUT/pulse_inst/cmax_2[27]_i_7/O
                         net (fo=1, routed)           0.725     9.212    DUT/pulse_inst/cmax_2[27]_i_7_n_0
    SLICE_X110Y41        LUT6 (Prop_lut6_I5_O)        0.124     9.336 r  DUT/pulse_inst/cmax_2[27]_i_1/O
                         net (fo=28, routed)          0.568     9.904    DUT/pulse_inst/cmax_2[27]_i_1_n_0
    SLICE_X112Y42        FDPE                                         r  DUT/pulse_inst/cmax_2_reg[15]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    Y9                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972    13.392    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.483 r  clk_IBUF_BUFG_inst/O
                         net (fo=132, routed)         1.698    15.181    DUT/pulse_inst/CLK
    SLICE_X112Y42        FDPE                                         r  DUT/pulse_inst/cmax_2_reg[15]/C
                         clock pessimism              0.434    15.615    
                         clock uncertainty           -0.035    15.580    
    SLICE_X112Y42        FDPE (Setup_fdpe_C_CE)      -0.169    15.411    DUT/pulse_inst/cmax_2_reg[15]
  -------------------------------------------------------------------
                         required time                         15.411    
                         arrival time                          -9.904    
  -------------------------------------------------------------------
                         slack                                  5.507    

Slack (MET) :             5.507ns  (required time - arrival time)
  Source:                 DUT/pulse_inst/cmax_2_reg[18]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DUT/pulse_inst/cmax_2_reg[27]/CE
                            (rising edge-triggered cell FDPE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        4.265ns  (logic 1.061ns (24.876%)  route 3.204ns (75.124%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.181ns = ( 15.181 - 10.000 ) 
    Source Clock Delay      (SCD):    5.639ns
    Clock Pessimism Removal (CPR):    0.434ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clk_IBUF_BUFG_inst/O
                         net (fo=132, routed)         1.877     5.639    DUT/pulse_inst/CLK
    SLICE_X113Y40        FDCE                                         r  DUT/pulse_inst/cmax_2_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y40        FDCE (Prop_fdce_C_Q)         0.456     6.095 f  DUT/pulse_inst/cmax_2_reg[18]/Q
                         net (fo=3, routed)           1.270     7.365    DUT/pulse_inst/cmax_2[18]
    SLICE_X113Y40        LUT4 (Prop_lut4_I2_O)        0.154     7.519 r  DUT/pulse_inst/cmax_2[27]_i_14/O
                         net (fo=1, routed)           0.641     8.160    DUT/pulse_inst/cmax_2[27]_i_14_n_0
    SLICE_X113Y41        LUT6 (Prop_lut6_I0_O)        0.327     8.487 f  DUT/pulse_inst/cmax_2[27]_i_7/O
                         net (fo=1, routed)           0.725     9.212    DUT/pulse_inst/cmax_2[27]_i_7_n_0
    SLICE_X110Y41        LUT6 (Prop_lut6_I5_O)        0.124     9.336 r  DUT/pulse_inst/cmax_2[27]_i_1/O
                         net (fo=28, routed)          0.568     9.904    DUT/pulse_inst/cmax_2[27]_i_1_n_0
    SLICE_X112Y42        FDPE                                         r  DUT/pulse_inst/cmax_2_reg[27]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    Y9                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972    13.392    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.483 r  clk_IBUF_BUFG_inst/O
                         net (fo=132, routed)         1.698    15.181    DUT/pulse_inst/CLK
    SLICE_X112Y42        FDPE                                         r  DUT/pulse_inst/cmax_2_reg[27]/C
                         clock pessimism              0.434    15.615    
                         clock uncertainty           -0.035    15.580    
    SLICE_X112Y42        FDPE (Setup_fdpe_C_CE)      -0.169    15.411    DUT/pulse_inst/cmax_2_reg[27]
  -------------------------------------------------------------------
                         required time                         15.411    
                         arrival time                          -9.904    
  -------------------------------------------------------------------
                         slack                                  5.507    

Slack (MET) :             5.526ns  (required time - arrival time)
  Source:                 DUT/pulse_inst/cmax_2_reg[18]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DUT/pulse_inst/cmax_2_reg[7]/CE
                            (rising edge-triggered cell FDPE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        4.208ns  (logic 1.061ns (25.216%)  route 3.147ns (74.784%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.179ns = ( 15.179 - 10.000 ) 
    Source Clock Delay      (SCD):    5.639ns
    Clock Pessimism Removal (CPR):    0.434ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clk_IBUF_BUFG_inst/O
                         net (fo=132, routed)         1.877     5.639    DUT/pulse_inst/CLK
    SLICE_X113Y40        FDCE                                         r  DUT/pulse_inst/cmax_2_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y40        FDCE (Prop_fdce_C_Q)         0.456     6.095 f  DUT/pulse_inst/cmax_2_reg[18]/Q
                         net (fo=3, routed)           1.270     7.365    DUT/pulse_inst/cmax_2[18]
    SLICE_X113Y40        LUT4 (Prop_lut4_I2_O)        0.154     7.519 r  DUT/pulse_inst/cmax_2[27]_i_14/O
                         net (fo=1, routed)           0.641     8.160    DUT/pulse_inst/cmax_2[27]_i_14_n_0
    SLICE_X113Y41        LUT6 (Prop_lut6_I0_O)        0.327     8.487 f  DUT/pulse_inst/cmax_2[27]_i_7/O
                         net (fo=1, routed)           0.725     9.212    DUT/pulse_inst/cmax_2[27]_i_7_n_0
    SLICE_X110Y41        LUT6 (Prop_lut6_I5_O)        0.124     9.336 r  DUT/pulse_inst/cmax_2[27]_i_1/O
                         net (fo=28, routed)          0.511     9.847    DUT/pulse_inst/cmax_2[27]_i_1_n_0
    SLICE_X110Y38        FDPE                                         r  DUT/pulse_inst/cmax_2_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    Y9                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972    13.392    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.483 r  clk_IBUF_BUFG_inst/O
                         net (fo=132, routed)         1.696    15.179    DUT/pulse_inst/CLK
    SLICE_X110Y38        FDPE                                         r  DUT/pulse_inst/cmax_2_reg[7]/C
                         clock pessimism              0.434    15.613    
                         clock uncertainty           -0.035    15.578    
    SLICE_X110Y38        FDPE (Setup_fdpe_C_CE)      -0.205    15.373    DUT/pulse_inst/cmax_2_reg[7]
  -------------------------------------------------------------------
                         required time                         15.373    
                         arrival time                          -9.847    
  -------------------------------------------------------------------
                         slack                                  5.526    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.198ns  (arrival time - required time)
  Source:                 DUT/pulse_inst/cmax_2_reg[27]/C
                            (rising edge-triggered cell FDPE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DUT/pulse_inst/cmax_2_reg[26]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.318ns  (logic 0.212ns (66.575%)  route 0.106ns (33.425%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.104ns
    Source Clock Delay      (SCD):    1.586ns
    Clock Pessimism Removal (CPR):    0.505ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk_IBUF_BUFG_inst/O
                         net (fo=132, routed)         0.639     1.586    DUT/pulse_inst/CLK
    SLICE_X112Y42        FDPE                                         r  DUT/pulse_inst/cmax_2_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y42        FDPE (Prop_fdpe_C_Q)         0.164     1.750 r  DUT/pulse_inst/cmax_2_reg[27]/Q
                         net (fo=3, routed)           0.106     1.856    DUT/debounce_inst/Q[6]
    SLICE_X113Y42        LUT2 (Prop_lut2_I1_O)        0.048     1.904 r  DUT/debounce_inst/cmax_2[26]_i_1/O
                         net (fo=1, routed)           0.000     1.904    DUT/pulse_inst/D[6]
    SLICE_X113Y42        FDCE                                         r  DUT/pulse_inst/cmax_2_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_IBUF_BUFG_inst/O
                         net (fo=132, routed)         0.910     2.104    DUT/pulse_inst/CLK
    SLICE_X113Y42        FDCE                                         r  DUT/pulse_inst/cmax_2_reg[26]/C
                         clock pessimism             -0.505     1.599    
    SLICE_X113Y42        FDCE (Hold_fdce_C_D)         0.107     1.706    DUT/pulse_inst/cmax_2_reg[26]
  -------------------------------------------------------------------
                         required time                         -1.706    
                         arrival time                           1.904    
  -------------------------------------------------------------------
                         slack                                  0.198    

Slack (MET) :             0.231ns  (arrival time - required time)
  Source:                 DUT/pulse_inst/cmax_2_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DUT/pulse_inst/cmax_2_reg[0]/D
                            (rising edge-triggered cell FDPE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.186ns (50.651%)  route 0.181ns (49.349%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.103ns
    Source Clock Delay      (SCD):    1.586ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk_IBUF_BUFG_inst/O
                         net (fo=132, routed)         0.639     1.586    DUT/pulse_inst/CLK
    SLICE_X113Y40        FDPE                                         r  DUT/pulse_inst/cmax_2_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y40        FDPE (Prop_fdpe_C_Q)         0.141     1.727 r  DUT/pulse_inst/cmax_2_reg[1]/Q
                         net (fo=3, routed)           0.181     1.908    DUT/pulse_inst/cmax_2[1]
    SLICE_X112Y38        LUT2 (Prop_lut2_I0_O)        0.045     1.953 r  DUT/pulse_inst/cmax_2[0]_i_1/O
                         net (fo=1, routed)           0.000     1.953    DUT/pulse_inst/p_1_in[0]
    SLICE_X112Y38        FDPE                                         r  DUT/pulse_inst/cmax_2_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_IBUF_BUFG_inst/O
                         net (fo=132, routed)         0.909     2.103    DUT/pulse_inst/CLK
    SLICE_X112Y38        FDPE                                         r  DUT/pulse_inst/cmax_2_reg[0]/C
                         clock pessimism             -0.502     1.601    
    SLICE_X112Y38        FDPE (Hold_fdpe_C_D)         0.121     1.722    DUT/pulse_inst/cmax_2_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.722    
                         arrival time                           1.953    
  -------------------------------------------------------------------
                         slack                                  0.231    

Slack (MET) :             0.231ns  (arrival time - required time)
  Source:                 DUT/pulse_inst/cmax_2_reg[23]/C
                            (rising edge-triggered cell FDPE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DUT/pulse_inst/cmax_2_reg[22]/D
                            (rising edge-triggered cell FDPE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.333ns  (logic 0.232ns (69.581%)  route 0.101ns (30.419%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.104ns
    Source Clock Delay      (SCD):    1.586ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk_IBUF_BUFG_inst/O
                         net (fo=132, routed)         0.639     1.586    DUT/pulse_inst/CLK
    SLICE_X113Y41        FDPE                                         r  DUT/pulse_inst/cmax_2_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y41        FDPE (Prop_fdpe_C_Q)         0.128     1.714 r  DUT/pulse_inst/cmax_2_reg[23]/Q
                         net (fo=3, routed)           0.101     1.815    DUT/pulse_inst/cmax_2[23]
    SLICE_X113Y41        LUT2 (Prop_lut2_I0_O)        0.104     1.919 r  DUT/pulse_inst/cmax_2[22]_i_1/O
                         net (fo=1, routed)           0.000     1.919    DUT/pulse_inst/p_1_in[22]
    SLICE_X113Y41        FDPE                                         r  DUT/pulse_inst/cmax_2_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_IBUF_BUFG_inst/O
                         net (fo=132, routed)         0.910     2.104    DUT/pulse_inst/CLK
    SLICE_X113Y41        FDPE                                         r  DUT/pulse_inst/cmax_2_reg[22]/C
                         clock pessimism             -0.518     1.586    
    SLICE_X113Y41        FDPE (Hold_fdpe_C_D)         0.102     1.688    DUT/pulse_inst/cmax_2_reg[22]
  -------------------------------------------------------------------
                         required time                         -1.688    
                         arrival time                           1.919    
  -------------------------------------------------------------------
                         slack                                  0.231    

Slack (MET) :             0.235ns  (arrival time - required time)
  Source:                 DUT/pulse_inst/cmax_2_reg[6]/C
                            (rising edge-triggered cell FDPE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DUT/pulse_inst/cmax_2_reg[5]/D
                            (rising edge-triggered cell FDPE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.356ns  (logic 0.247ns (69.401%)  route 0.109ns (30.599%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.103ns
    Source Clock Delay      (SCD):    1.585ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk_IBUF_BUFG_inst/O
                         net (fo=132, routed)         0.638     1.585    DUT/pulse_inst/CLK
    SLICE_X112Y38        FDPE                                         r  DUT/pulse_inst/cmax_2_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y38        FDPE (Prop_fdpe_C_Q)         0.148     1.733 r  DUT/pulse_inst/cmax_2_reg[6]/Q
                         net (fo=3, routed)           0.109     1.842    DUT/pulse_inst/cmax_2[6]
    SLICE_X112Y38        LUT2 (Prop_lut2_I0_O)        0.099     1.941 r  DUT/pulse_inst/cmax_2[5]_i_1/O
                         net (fo=1, routed)           0.000     1.941    DUT/pulse_inst/p_1_in[5]
    SLICE_X112Y38        FDPE                                         r  DUT/pulse_inst/cmax_2_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_IBUF_BUFG_inst/O
                         net (fo=132, routed)         0.909     2.103    DUT/pulse_inst/CLK
    SLICE_X112Y38        FDPE                                         r  DUT/pulse_inst/cmax_2_reg[5]/C
                         clock pessimism             -0.518     1.585    
    SLICE_X112Y38        FDPE (Hold_fdpe_C_D)         0.121     1.706    DUT/pulse_inst/cmax_2_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.706    
                         arrival time                           1.941    
  -------------------------------------------------------------------
                         slack                                  0.235    

Slack (MET) :             0.248ns  (arrival time - required time)
  Source:                 DUT/graycounter_inst/state_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DUT/graycounter_inst/state_reg[8]/D
                            (rising edge-triggered cell FDPE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.385ns  (logic 0.209ns (54.231%)  route 0.176ns (45.769%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.105ns
    Source Clock Delay      (SCD):    1.587ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk_IBUF_BUFG_inst/O
                         net (fo=132, routed)         0.640     1.587    DUT/graycounter_inst/CLK
    SLICE_X112Y46        FDCE                                         r  DUT/graycounter_inst/state_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y46        FDCE (Prop_fdce_C_Q)         0.164     1.751 r  DUT/graycounter_inst/state_reg[5]/Q
                         net (fo=8, routed)           0.176     1.927    DUT/graycounter_inst/Q[4]
    SLICE_X112Y45        LUT5 (Prop_lut5_I1_O)        0.045     1.972 r  DUT/graycounter_inst/state[8]_i_1/O
                         net (fo=1, routed)           0.000     1.972    DUT/graycounter_inst/p_16_out[8]
    SLICE_X112Y45        FDPE                                         r  DUT/graycounter_inst/state_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_IBUF_BUFG_inst/O
                         net (fo=132, routed)         0.911     2.105    DUT/graycounter_inst/CLK
    SLICE_X112Y45        FDPE                                         r  DUT/graycounter_inst/state_reg[8]/C
                         clock pessimism             -0.502     1.603    
    SLICE_X112Y45        FDPE (Hold_fdpe_C_D)         0.121     1.724    DUT/graycounter_inst/state_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.724    
                         arrival time                           1.972    
  -------------------------------------------------------------------
                         slack                                  0.248    

Slack (MET) :             0.249ns  (arrival time - required time)
  Source:                 DUT/graycounter_inst/state_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DUT/graycounter_inst/state_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.370ns  (logic 0.209ns (56.420%)  route 0.161ns (43.580%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.105ns
    Source Clock Delay      (SCD):    1.587ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk_IBUF_BUFG_inst/O
                         net (fo=132, routed)         0.640     1.587    DUT/graycounter_inst/CLK
    SLICE_X112Y46        FDCE                                         r  DUT/graycounter_inst/state_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y46        FDCE (Prop_fdce_C_Q)         0.164     1.751 r  DUT/graycounter_inst/state_reg[5]/Q
                         net (fo=8, routed)           0.161     1.912    DUT/graycounter_inst/Q[4]
    SLICE_X112Y46        LUT6 (Prop_lut6_I5_O)        0.045     1.957 r  DUT/graycounter_inst/state[5]_i_1/O
                         net (fo=1, routed)           0.000     1.957    DUT/graycounter_inst/p_16_out[5]
    SLICE_X112Y46        FDCE                                         r  DUT/graycounter_inst/state_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_IBUF_BUFG_inst/O
                         net (fo=132, routed)         0.911     2.105    DUT/graycounter_inst/CLK
    SLICE_X112Y46        FDCE                                         r  DUT/graycounter_inst/state_reg[5]/C
                         clock pessimism             -0.518     1.587    
    SLICE_X112Y46        FDCE (Hold_fdce_C_D)         0.121     1.708    DUT/graycounter_inst/state_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.708    
                         arrival time                           1.957    
  -------------------------------------------------------------------
                         slack                                  0.249    

Slack (MET) :             0.251ns  (arrival time - required time)
  Source:                 DUT/pulse_inst/cmax_2_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DUT/pulse_inst/cmax_2_reg[8]/D
                            (rising edge-triggered cell FDPE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.184ns (51.414%)  route 0.174ns (48.586%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.103ns
    Source Clock Delay      (SCD):    1.585ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk_IBUF_BUFG_inst/O
                         net (fo=132, routed)         0.638     1.585    DUT/pulse_inst/CLK
    SLICE_X110Y38        FDCE                                         r  DUT/pulse_inst/cmax_2_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y38        FDCE (Prop_fdce_C_Q)         0.141     1.726 r  DUT/pulse_inst/cmax_2_reg[9]/Q
                         net (fo=3, routed)           0.174     1.900    DUT/pulse_inst/cmax_2[9]
    SLICE_X110Y38        LUT2 (Prop_lut2_I0_O)        0.043     1.943 r  DUT/pulse_inst/cmax_2[8]_i_1/O
                         net (fo=1, routed)           0.000     1.943    DUT/pulse_inst/p_1_in[8]
    SLICE_X110Y38        FDPE                                         r  DUT/pulse_inst/cmax_2_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_IBUF_BUFG_inst/O
                         net (fo=132, routed)         0.909     2.103    DUT/pulse_inst/CLK
    SLICE_X110Y38        FDPE                                         r  DUT/pulse_inst/cmax_2_reg[8]/C
                         clock pessimism             -0.518     1.585    
    SLICE_X110Y38        FDPE (Hold_fdpe_C_D)         0.107     1.692    DUT/pulse_inst/cmax_2_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.692    
                         arrival time                           1.943    
  -------------------------------------------------------------------
                         slack                                  0.251    

Slack (MET) :             0.255ns  (arrival time - required time)
  Source:                 DUT/pulse_inst/cmax_2_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DUT/pulse_inst/cmax_2_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.362ns  (logic 0.209ns (57.724%)  route 0.153ns (42.276%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.103ns
    Source Clock Delay      (SCD):    1.585ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk_IBUF_BUFG_inst/O
                         net (fo=132, routed)         0.638     1.585    DUT/pulse_inst/CLK
    SLICE_X112Y38        FDCE                                         r  DUT/pulse_inst/cmax_2_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y38        FDCE (Prop_fdce_C_Q)         0.164     1.749 r  DUT/pulse_inst/cmax_2_reg[10]/Q
                         net (fo=3, routed)           0.153     1.902    DUT/debounce_inst/Q[0]
    SLICE_X110Y38        LUT2 (Prop_lut2_I1_O)        0.045     1.947 r  DUT/debounce_inst/cmax_2[9]_i_1/O
                         net (fo=1, routed)           0.000     1.947    DUT/pulse_inst/D[0]
    SLICE_X110Y38        FDCE                                         r  DUT/pulse_inst/cmax_2_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_IBUF_BUFG_inst/O
                         net (fo=132, routed)         0.909     2.103    DUT/pulse_inst/CLK
    SLICE_X110Y38        FDCE                                         r  DUT/pulse_inst/cmax_2_reg[9]/C
                         clock pessimism             -0.502     1.601    
    SLICE_X110Y38        FDCE (Hold_fdce_C_D)         0.091     1.692    DUT/pulse_inst/cmax_2_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.692    
                         arrival time                           1.947    
  -------------------------------------------------------------------
                         slack                                  0.255    

Slack (MET) :             0.259ns  (arrival time - required time)
  Source:                 DUT/debounce_inst/clean_reg/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DUT/pulse_inst/cmax_2_reg[15]/D
                            (rising edge-triggered cell FDPE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.405ns  (logic 0.189ns (46.720%)  route 0.216ns (53.280%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.104ns
    Source Clock Delay      (SCD):    1.587ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk_IBUF_BUFG_inst/O
                         net (fo=132, routed)         0.640     1.587    DUT/debounce_inst/CLK
    SLICE_X111Y43        FDCE                                         r  DUT/debounce_inst/clean_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y43        FDCE (Prop_fdce_C_Q)         0.141     1.728 f  DUT/debounce_inst/clean_reg/Q
                         net (fo=89, routed)          0.216     1.943    DUT/pulse_inst/clean
    SLICE_X112Y42        LUT2 (Prop_lut2_I1_O)        0.048     1.991 r  DUT/pulse_inst/cmax_2[15]_i_1/O
                         net (fo=1, routed)           0.000     1.991    DUT/pulse_inst/p_1_in[15]
    SLICE_X112Y42        FDPE                                         r  DUT/pulse_inst/cmax_2_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_IBUF_BUFG_inst/O
                         net (fo=132, routed)         0.910     2.104    DUT/pulse_inst/CLK
    SLICE_X112Y42        FDPE                                         r  DUT/pulse_inst/cmax_2_reg[15]/C
                         clock pessimism             -0.502     1.602    
    SLICE_X112Y42        FDPE (Hold_fdpe_C_D)         0.131     1.733    DUT/pulse_inst/cmax_2_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.733    
                         arrival time                           1.991    
  -------------------------------------------------------------------
                         slack                                  0.259    

Slack (MET) :             0.259ns  (arrival time - required time)
  Source:                 DUT/pulse_inst/cmax_2_reg[7]/C
                            (rising edge-triggered cell FDPE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DUT/pulse_inst/cmax_2_reg[6]/D
                            (rising edge-triggered cell FDPE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.406ns  (logic 0.184ns (45.305%)  route 0.222ns (54.695%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.103ns
    Source Clock Delay      (SCD):    1.585ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk_IBUF_BUFG_inst/O
                         net (fo=132, routed)         0.638     1.585    DUT/pulse_inst/CLK
    SLICE_X110Y38        FDPE                                         r  DUT/pulse_inst/cmax_2_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y38        FDPE (Prop_fdpe_C_Q)         0.141     1.726 r  DUT/pulse_inst/cmax_2_reg[7]/Q
                         net (fo=3, routed)           0.222     1.948    DUT/pulse_inst/cmax_2[7]
    SLICE_X112Y38        LUT2 (Prop_lut2_I0_O)        0.043     1.991 r  DUT/pulse_inst/cmax_2[6]_i_1/O
                         net (fo=1, routed)           0.000     1.991    DUT/pulse_inst/p_1_in[6]
    SLICE_X112Y38        FDPE                                         r  DUT/pulse_inst/cmax_2_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_IBUF_BUFG_inst/O
                         net (fo=132, routed)         0.909     2.103    DUT/pulse_inst/CLK
    SLICE_X112Y38        FDPE                                         r  DUT/pulse_inst/cmax_2_reg[6]/C
                         clock pessimism             -0.502     1.601    
    SLICE_X112Y38        FDPE (Hold_fdpe_C_D)         0.131     1.732    DUT/pulse_inst/cmax_2_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.732    
                         arrival time                           1.991    
  -------------------------------------------------------------------
                         slack                                  0.259    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X111Y43  DUT/debounce_inst/clean_reg/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X108Y37  DUT/debounce_inst/count_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X110Y39  DUT/debounce_inst/count_reg[10]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X108Y38  DUT/debounce_inst/count_reg[11]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X108Y39  DUT/debounce_inst/count_reg[12]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X110Y37  DUT/debounce_inst/count_reg[13]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X108Y40  DUT/debounce_inst/count_reg[14]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X108Y40  DUT/debounce_inst/count_reg[15]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X108Y39  DUT/debounce_inst/count_reg[16]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X108Y38  DUT/debounce_inst/count_reg[11]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X108Y38  DUT/debounce_inst/count_reg[5]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X107Y38  DUT/debounce_inst/count_reg[6]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X107Y38  DUT/debounce_inst/count_reg[7]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X108Y38  DUT/debounce_inst/count_reg[8]/C
Low Pulse Width   Slow    FDPE/C   n/a            0.500         5.000       4.500      SLICE_X106Y38  DUT/pulse_inst/count_1_reg[2]/C
Low Pulse Width   Slow    FDPE/C   n/a            0.500         5.000       4.500      SLICE_X106Y38  DUT/pulse_inst/count_1_reg[3]/C
Low Pulse Width   Slow    FDPE/C   n/a            0.500         5.000       4.500      SLICE_X106Y38  DUT/pulse_inst/count_1_reg[4]/C
Low Pulse Width   Slow    FDPE/C   n/a            0.500         5.000       4.500      SLICE_X106Y38  DUT/pulse_inst/count_1_reg[8]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X110Y39  DUT/debounce_inst/count_reg[10]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X111Y43  DUT/debounce_inst/clean_reg/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X112Y46  DUT/graycounter_inst/state_reg[2]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X113Y46  DUT/graycounter_inst/state_reg[3]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X112Y45  DUT/graycounter_inst/state_reg[4]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X112Y46  DUT/graycounter_inst/state_reg[5]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X112Y45  DUT/graycounter_inst/state_reg[6]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X112Y45  DUT/graycounter_inst/state_reg[7]/C
High Pulse Width  Fast    FDPE/C   n/a            0.500         5.000       4.500      SLICE_X112Y45  DUT/graycounter_inst/state_reg[8]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X112Y43  DUT/pulse_inst/pulse_reg/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X110Y43  DUT/debounce_inst/count_reg[25]/C



