
HSD300_RS485_TYPE_PJT.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001d8  08008000  08008000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000f3f8  080081d8  080081d8  000011d8  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000048  080175d0  080175d0  000105d0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08017618  08017618  0001104c  2**0
                  CONTENTS
  4 .ARM          00000008  08017618  08017618  00010618  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08017620  08017620  0001104c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08017620  08017620  00010620  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08017624  08017624  00010624  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         0000004c  20000000  08017628  00011000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000009f4  20000050  08017674  00011050  2**3
                  ALLOC
 10 ._user_heap_stack 00000604  20000a44  08017674  00011a44  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  0001104c  2**0
                  CONTENTS, READONLY
 12 .debug_info   000274f2  00000000  00000000  0001107c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 000052ae  00000000  00000000  0003856e  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001e58  00000000  00000000  0003d820  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 000017c9  00000000  00000000  0003f678  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0002963a  00000000  00000000  00040e41  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0002b64e  00000000  00000000  0006a47b  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    001071ea  00000000  00000000  00095ac9  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  0019ccb3  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00008418  00000000  00000000  0019ccf8  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 0000006f  00000000  00000000  001a5110  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080081d8 <__do_global_dtors_aux>:
 80081d8:	b510      	push	{r4, lr}
 80081da:	4c05      	ldr	r4, [pc, #20]	@ (80081f0 <__do_global_dtors_aux+0x18>)
 80081dc:	7823      	ldrb	r3, [r4, #0]
 80081de:	b933      	cbnz	r3, 80081ee <__do_global_dtors_aux+0x16>
 80081e0:	4b04      	ldr	r3, [pc, #16]	@ (80081f4 <__do_global_dtors_aux+0x1c>)
 80081e2:	b113      	cbz	r3, 80081ea <__do_global_dtors_aux+0x12>
 80081e4:	4804      	ldr	r0, [pc, #16]	@ (80081f8 <__do_global_dtors_aux+0x20>)
 80081e6:	f3af 8000 	nop.w
 80081ea:	2301      	movs	r3, #1
 80081ec:	7023      	strb	r3, [r4, #0]
 80081ee:	bd10      	pop	{r4, pc}
 80081f0:	20000050 	.word	0x20000050
 80081f4:	00000000 	.word	0x00000000
 80081f8:	080175b8 	.word	0x080175b8

080081fc <frame_dummy>:
 80081fc:	b508      	push	{r3, lr}
 80081fe:	4b03      	ldr	r3, [pc, #12]	@ (800820c <frame_dummy+0x10>)
 8008200:	b11b      	cbz	r3, 800820a <frame_dummy+0xe>
 8008202:	4903      	ldr	r1, [pc, #12]	@ (8008210 <frame_dummy+0x14>)
 8008204:	4803      	ldr	r0, [pc, #12]	@ (8008214 <frame_dummy+0x18>)
 8008206:	f3af 8000 	nop.w
 800820a:	bd08      	pop	{r3, pc}
 800820c:	00000000 	.word	0x00000000
 8008210:	20000054 	.word	0x20000054
 8008214:	080175b8 	.word	0x080175b8

08008218 <__aeabi_drsub>:
 8008218:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 800821c:	e002      	b.n	8008224 <__adddf3>
 800821e:	bf00      	nop

08008220 <__aeabi_dsub>:
 8008220:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

08008224 <__adddf3>:
 8008224:	b530      	push	{r4, r5, lr}
 8008226:	ea4f 0441 	mov.w	r4, r1, lsl #1
 800822a:	ea4f 0543 	mov.w	r5, r3, lsl #1
 800822e:	ea94 0f05 	teq	r4, r5
 8008232:	bf08      	it	eq
 8008234:	ea90 0f02 	teqeq	r0, r2
 8008238:	bf1f      	itttt	ne
 800823a:	ea54 0c00 	orrsne.w	ip, r4, r0
 800823e:	ea55 0c02 	orrsne.w	ip, r5, r2
 8008242:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 8008246:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 800824a:	f000 80e2 	beq.w	8008412 <__adddf3+0x1ee>
 800824e:	ea4f 5454 	mov.w	r4, r4, lsr #21
 8008252:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 8008256:	bfb8      	it	lt
 8008258:	426d      	neglt	r5, r5
 800825a:	dd0c      	ble.n	8008276 <__adddf3+0x52>
 800825c:	442c      	add	r4, r5
 800825e:	ea80 0202 	eor.w	r2, r0, r2
 8008262:	ea81 0303 	eor.w	r3, r1, r3
 8008266:	ea82 0000 	eor.w	r0, r2, r0
 800826a:	ea83 0101 	eor.w	r1, r3, r1
 800826e:	ea80 0202 	eor.w	r2, r0, r2
 8008272:	ea81 0303 	eor.w	r3, r1, r3
 8008276:	2d36      	cmp	r5, #54	@ 0x36
 8008278:	bf88      	it	hi
 800827a:	bd30      	pophi	{r4, r5, pc}
 800827c:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8008280:	ea4f 3101 	mov.w	r1, r1, lsl #12
 8008284:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 8008288:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 800828c:	d002      	beq.n	8008294 <__adddf3+0x70>
 800828e:	4240      	negs	r0, r0
 8008290:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8008294:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 8008298:	ea4f 3303 	mov.w	r3, r3, lsl #12
 800829c:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 80082a0:	d002      	beq.n	80082a8 <__adddf3+0x84>
 80082a2:	4252      	negs	r2, r2
 80082a4:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 80082a8:	ea94 0f05 	teq	r4, r5
 80082ac:	f000 80a7 	beq.w	80083fe <__adddf3+0x1da>
 80082b0:	f1a4 0401 	sub.w	r4, r4, #1
 80082b4:	f1d5 0e20 	rsbs	lr, r5, #32
 80082b8:	db0d      	blt.n	80082d6 <__adddf3+0xb2>
 80082ba:	fa02 fc0e 	lsl.w	ip, r2, lr
 80082be:	fa22 f205 	lsr.w	r2, r2, r5
 80082c2:	1880      	adds	r0, r0, r2
 80082c4:	f141 0100 	adc.w	r1, r1, #0
 80082c8:	fa03 f20e 	lsl.w	r2, r3, lr
 80082cc:	1880      	adds	r0, r0, r2
 80082ce:	fa43 f305 	asr.w	r3, r3, r5
 80082d2:	4159      	adcs	r1, r3
 80082d4:	e00e      	b.n	80082f4 <__adddf3+0xd0>
 80082d6:	f1a5 0520 	sub.w	r5, r5, #32
 80082da:	f10e 0e20 	add.w	lr, lr, #32
 80082de:	2a01      	cmp	r2, #1
 80082e0:	fa03 fc0e 	lsl.w	ip, r3, lr
 80082e4:	bf28      	it	cs
 80082e6:	f04c 0c02 	orrcs.w	ip, ip, #2
 80082ea:	fa43 f305 	asr.w	r3, r3, r5
 80082ee:	18c0      	adds	r0, r0, r3
 80082f0:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 80082f4:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80082f8:	d507      	bpl.n	800830a <__adddf3+0xe6>
 80082fa:	f04f 0e00 	mov.w	lr, #0
 80082fe:	f1dc 0c00 	rsbs	ip, ip, #0
 8008302:	eb7e 0000 	sbcs.w	r0, lr, r0
 8008306:	eb6e 0101 	sbc.w	r1, lr, r1
 800830a:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 800830e:	d31b      	bcc.n	8008348 <__adddf3+0x124>
 8008310:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 8008314:	d30c      	bcc.n	8008330 <__adddf3+0x10c>
 8008316:	0849      	lsrs	r1, r1, #1
 8008318:	ea5f 0030 	movs.w	r0, r0, rrx
 800831c:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8008320:	f104 0401 	add.w	r4, r4, #1
 8008324:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8008328:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 800832c:	f080 809a 	bcs.w	8008464 <__adddf3+0x240>
 8008330:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 8008334:	bf08      	it	eq
 8008336:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 800833a:	f150 0000 	adcs.w	r0, r0, #0
 800833e:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 8008342:	ea41 0105 	orr.w	r1, r1, r5
 8008346:	bd30      	pop	{r4, r5, pc}
 8008348:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 800834c:	4140      	adcs	r0, r0
 800834e:	eb41 0101 	adc.w	r1, r1, r1
 8008352:	3c01      	subs	r4, #1
 8008354:	bf28      	it	cs
 8008356:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 800835a:	d2e9      	bcs.n	8008330 <__adddf3+0x10c>
 800835c:	f091 0f00 	teq	r1, #0
 8008360:	bf04      	itt	eq
 8008362:	4601      	moveq	r1, r0
 8008364:	2000      	moveq	r0, #0
 8008366:	fab1 f381 	clz	r3, r1
 800836a:	bf08      	it	eq
 800836c:	3320      	addeq	r3, #32
 800836e:	f1a3 030b 	sub.w	r3, r3, #11
 8008372:	f1b3 0220 	subs.w	r2, r3, #32
 8008376:	da0c      	bge.n	8008392 <__adddf3+0x16e>
 8008378:	320c      	adds	r2, #12
 800837a:	dd08      	ble.n	800838e <__adddf3+0x16a>
 800837c:	f102 0c14 	add.w	ip, r2, #20
 8008380:	f1c2 020c 	rsb	r2, r2, #12
 8008384:	fa01 f00c 	lsl.w	r0, r1, ip
 8008388:	fa21 f102 	lsr.w	r1, r1, r2
 800838c:	e00c      	b.n	80083a8 <__adddf3+0x184>
 800838e:	f102 0214 	add.w	r2, r2, #20
 8008392:	bfd8      	it	le
 8008394:	f1c2 0c20 	rsble	ip, r2, #32
 8008398:	fa01 f102 	lsl.w	r1, r1, r2
 800839c:	fa20 fc0c 	lsr.w	ip, r0, ip
 80083a0:	bfdc      	itt	le
 80083a2:	ea41 010c 	orrle.w	r1, r1, ip
 80083a6:	4090      	lslle	r0, r2
 80083a8:	1ae4      	subs	r4, r4, r3
 80083aa:	bfa2      	ittt	ge
 80083ac:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 80083b0:	4329      	orrge	r1, r5
 80083b2:	bd30      	popge	{r4, r5, pc}
 80083b4:	ea6f 0404 	mvn.w	r4, r4
 80083b8:	3c1f      	subs	r4, #31
 80083ba:	da1c      	bge.n	80083f6 <__adddf3+0x1d2>
 80083bc:	340c      	adds	r4, #12
 80083be:	dc0e      	bgt.n	80083de <__adddf3+0x1ba>
 80083c0:	f104 0414 	add.w	r4, r4, #20
 80083c4:	f1c4 0220 	rsb	r2, r4, #32
 80083c8:	fa20 f004 	lsr.w	r0, r0, r4
 80083cc:	fa01 f302 	lsl.w	r3, r1, r2
 80083d0:	ea40 0003 	orr.w	r0, r0, r3
 80083d4:	fa21 f304 	lsr.w	r3, r1, r4
 80083d8:	ea45 0103 	orr.w	r1, r5, r3
 80083dc:	bd30      	pop	{r4, r5, pc}
 80083de:	f1c4 040c 	rsb	r4, r4, #12
 80083e2:	f1c4 0220 	rsb	r2, r4, #32
 80083e6:	fa20 f002 	lsr.w	r0, r0, r2
 80083ea:	fa01 f304 	lsl.w	r3, r1, r4
 80083ee:	ea40 0003 	orr.w	r0, r0, r3
 80083f2:	4629      	mov	r1, r5
 80083f4:	bd30      	pop	{r4, r5, pc}
 80083f6:	fa21 f004 	lsr.w	r0, r1, r4
 80083fa:	4629      	mov	r1, r5
 80083fc:	bd30      	pop	{r4, r5, pc}
 80083fe:	f094 0f00 	teq	r4, #0
 8008402:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 8008406:	bf06      	itte	eq
 8008408:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 800840c:	3401      	addeq	r4, #1
 800840e:	3d01      	subne	r5, #1
 8008410:	e74e      	b.n	80082b0 <__adddf3+0x8c>
 8008412:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 8008416:	bf18      	it	ne
 8008418:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 800841c:	d029      	beq.n	8008472 <__adddf3+0x24e>
 800841e:	ea94 0f05 	teq	r4, r5
 8008422:	bf08      	it	eq
 8008424:	ea90 0f02 	teqeq	r0, r2
 8008428:	d005      	beq.n	8008436 <__adddf3+0x212>
 800842a:	ea54 0c00 	orrs.w	ip, r4, r0
 800842e:	bf04      	itt	eq
 8008430:	4619      	moveq	r1, r3
 8008432:	4610      	moveq	r0, r2
 8008434:	bd30      	pop	{r4, r5, pc}
 8008436:	ea91 0f03 	teq	r1, r3
 800843a:	bf1e      	ittt	ne
 800843c:	2100      	movne	r1, #0
 800843e:	2000      	movne	r0, #0
 8008440:	bd30      	popne	{r4, r5, pc}
 8008442:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 8008446:	d105      	bne.n	8008454 <__adddf3+0x230>
 8008448:	0040      	lsls	r0, r0, #1
 800844a:	4149      	adcs	r1, r1
 800844c:	bf28      	it	cs
 800844e:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 8008452:	bd30      	pop	{r4, r5, pc}
 8008454:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 8008458:	bf3c      	itt	cc
 800845a:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 800845e:	bd30      	popcc	{r4, r5, pc}
 8008460:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8008464:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 8008468:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800846c:	f04f 0000 	mov.w	r0, #0
 8008470:	bd30      	pop	{r4, r5, pc}
 8008472:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 8008476:	bf1a      	itte	ne
 8008478:	4619      	movne	r1, r3
 800847a:	4610      	movne	r0, r2
 800847c:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8008480:	bf1c      	itt	ne
 8008482:	460b      	movne	r3, r1
 8008484:	4602      	movne	r2, r0
 8008486:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 800848a:	bf06      	itte	eq
 800848c:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8008490:	ea91 0f03 	teqeq	r1, r3
 8008494:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 8008498:	bd30      	pop	{r4, r5, pc}
 800849a:	bf00      	nop

0800849c <__aeabi_ui2d>:
 800849c:	f090 0f00 	teq	r0, #0
 80084a0:	bf04      	itt	eq
 80084a2:	2100      	moveq	r1, #0
 80084a4:	4770      	bxeq	lr
 80084a6:	b530      	push	{r4, r5, lr}
 80084a8:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80084ac:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80084b0:	f04f 0500 	mov.w	r5, #0
 80084b4:	f04f 0100 	mov.w	r1, #0
 80084b8:	e750      	b.n	800835c <__adddf3+0x138>
 80084ba:	bf00      	nop

080084bc <__aeabi_i2d>:
 80084bc:	f090 0f00 	teq	r0, #0
 80084c0:	bf04      	itt	eq
 80084c2:	2100      	moveq	r1, #0
 80084c4:	4770      	bxeq	lr
 80084c6:	b530      	push	{r4, r5, lr}
 80084c8:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80084cc:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80084d0:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 80084d4:	bf48      	it	mi
 80084d6:	4240      	negmi	r0, r0
 80084d8:	f04f 0100 	mov.w	r1, #0
 80084dc:	e73e      	b.n	800835c <__adddf3+0x138>
 80084de:	bf00      	nop

080084e0 <__aeabi_f2d>:
 80084e0:	0042      	lsls	r2, r0, #1
 80084e2:	ea4f 01e2 	mov.w	r1, r2, asr #3
 80084e6:	ea4f 0131 	mov.w	r1, r1, rrx
 80084ea:	ea4f 7002 	mov.w	r0, r2, lsl #28
 80084ee:	bf1f      	itttt	ne
 80084f0:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 80084f4:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 80084f8:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 80084fc:	4770      	bxne	lr
 80084fe:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 8008502:	bf08      	it	eq
 8008504:	4770      	bxeq	lr
 8008506:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 800850a:	bf04      	itt	eq
 800850c:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 8008510:	4770      	bxeq	lr
 8008512:	b530      	push	{r4, r5, lr}
 8008514:	f44f 7460 	mov.w	r4, #896	@ 0x380
 8008518:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 800851c:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8008520:	e71c      	b.n	800835c <__adddf3+0x138>
 8008522:	bf00      	nop

08008524 <__aeabi_ul2d>:
 8008524:	ea50 0201 	orrs.w	r2, r0, r1
 8008528:	bf08      	it	eq
 800852a:	4770      	bxeq	lr
 800852c:	b530      	push	{r4, r5, lr}
 800852e:	f04f 0500 	mov.w	r5, #0
 8008532:	e00a      	b.n	800854a <__aeabi_l2d+0x16>

08008534 <__aeabi_l2d>:
 8008534:	ea50 0201 	orrs.w	r2, r0, r1
 8008538:	bf08      	it	eq
 800853a:	4770      	bxeq	lr
 800853c:	b530      	push	{r4, r5, lr}
 800853e:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 8008542:	d502      	bpl.n	800854a <__aeabi_l2d+0x16>
 8008544:	4240      	negs	r0, r0
 8008546:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800854a:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 800854e:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8008552:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 8008556:	f43f aed8 	beq.w	800830a <__adddf3+0xe6>
 800855a:	f04f 0203 	mov.w	r2, #3
 800855e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8008562:	bf18      	it	ne
 8008564:	3203      	addne	r2, #3
 8008566:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800856a:	bf18      	it	ne
 800856c:	3203      	addne	r2, #3
 800856e:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 8008572:	f1c2 0320 	rsb	r3, r2, #32
 8008576:	fa00 fc03 	lsl.w	ip, r0, r3
 800857a:	fa20 f002 	lsr.w	r0, r0, r2
 800857e:	fa01 fe03 	lsl.w	lr, r1, r3
 8008582:	ea40 000e 	orr.w	r0, r0, lr
 8008586:	fa21 f102 	lsr.w	r1, r1, r2
 800858a:	4414      	add	r4, r2
 800858c:	e6bd      	b.n	800830a <__adddf3+0xe6>
 800858e:	bf00      	nop

08008590 <__aeabi_dmul>:
 8008590:	b570      	push	{r4, r5, r6, lr}
 8008592:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8008596:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 800859a:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800859e:	bf1d      	ittte	ne
 80085a0:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80085a4:	ea94 0f0c 	teqne	r4, ip
 80085a8:	ea95 0f0c 	teqne	r5, ip
 80085ac:	f000 f8de 	bleq	800876c <__aeabi_dmul+0x1dc>
 80085b0:	442c      	add	r4, r5
 80085b2:	ea81 0603 	eor.w	r6, r1, r3
 80085b6:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 80085ba:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 80085be:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 80085c2:	bf18      	it	ne
 80085c4:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 80085c8:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80085cc:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 80085d0:	d038      	beq.n	8008644 <__aeabi_dmul+0xb4>
 80085d2:	fba0 ce02 	umull	ip, lr, r0, r2
 80085d6:	f04f 0500 	mov.w	r5, #0
 80085da:	fbe1 e502 	umlal	lr, r5, r1, r2
 80085de:	f006 4200 	and.w	r2, r6, #2147483648	@ 0x80000000
 80085e2:	fbe0 e503 	umlal	lr, r5, r0, r3
 80085e6:	f04f 0600 	mov.w	r6, #0
 80085ea:	fbe1 5603 	umlal	r5, r6, r1, r3
 80085ee:	f09c 0f00 	teq	ip, #0
 80085f2:	bf18      	it	ne
 80085f4:	f04e 0e01 	orrne.w	lr, lr, #1
 80085f8:	f1a4 04ff 	sub.w	r4, r4, #255	@ 0xff
 80085fc:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 8008600:	f564 7440 	sbc.w	r4, r4, #768	@ 0x300
 8008604:	d204      	bcs.n	8008610 <__aeabi_dmul+0x80>
 8008606:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 800860a:	416d      	adcs	r5, r5
 800860c:	eb46 0606 	adc.w	r6, r6, r6
 8008610:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 8008614:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8008618:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 800861c:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8008620:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 8008624:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 8008628:	bf88      	it	hi
 800862a:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 800862e:	d81e      	bhi.n	800866e <__aeabi_dmul+0xde>
 8008630:	f1be 4f00 	cmp.w	lr, #2147483648	@ 0x80000000
 8008634:	bf08      	it	eq
 8008636:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 800863a:	f150 0000 	adcs.w	r0, r0, #0
 800863e:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 8008642:	bd70      	pop	{r4, r5, r6, pc}
 8008644:	f006 4600 	and.w	r6, r6, #2147483648	@ 0x80000000
 8008648:	ea46 0101 	orr.w	r1, r6, r1
 800864c:	ea40 0002 	orr.w	r0, r0, r2
 8008650:	ea81 0103 	eor.w	r1, r1, r3
 8008654:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8008658:	bfc2      	ittt	gt
 800865a:	ebd4 050c 	rsbsgt	r5, r4, ip
 800865e:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8008662:	bd70      	popgt	{r4, r5, r6, pc}
 8008664:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8008668:	f04f 0e00 	mov.w	lr, #0
 800866c:	3c01      	subs	r4, #1
 800866e:	f300 80ab 	bgt.w	80087c8 <__aeabi_dmul+0x238>
 8008672:	f114 0f36 	cmn.w	r4, #54	@ 0x36
 8008676:	bfde      	ittt	le
 8008678:	2000      	movle	r0, #0
 800867a:	f001 4100 	andle.w	r1, r1, #2147483648	@ 0x80000000
 800867e:	bd70      	pople	{r4, r5, r6, pc}
 8008680:	f1c4 0400 	rsb	r4, r4, #0
 8008684:	3c20      	subs	r4, #32
 8008686:	da35      	bge.n	80086f4 <__aeabi_dmul+0x164>
 8008688:	340c      	adds	r4, #12
 800868a:	dc1b      	bgt.n	80086c4 <__aeabi_dmul+0x134>
 800868c:	f104 0414 	add.w	r4, r4, #20
 8008690:	f1c4 0520 	rsb	r5, r4, #32
 8008694:	fa00 f305 	lsl.w	r3, r0, r5
 8008698:	fa20 f004 	lsr.w	r0, r0, r4
 800869c:	fa01 f205 	lsl.w	r2, r1, r5
 80086a0:	ea40 0002 	orr.w	r0, r0, r2
 80086a4:	f001 4200 	and.w	r2, r1, #2147483648	@ 0x80000000
 80086a8:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 80086ac:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 80086b0:	fa21 f604 	lsr.w	r6, r1, r4
 80086b4:	eb42 0106 	adc.w	r1, r2, r6
 80086b8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80086bc:	bf08      	it	eq
 80086be:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80086c2:	bd70      	pop	{r4, r5, r6, pc}
 80086c4:	f1c4 040c 	rsb	r4, r4, #12
 80086c8:	f1c4 0520 	rsb	r5, r4, #32
 80086cc:	fa00 f304 	lsl.w	r3, r0, r4
 80086d0:	fa20 f005 	lsr.w	r0, r0, r5
 80086d4:	fa01 f204 	lsl.w	r2, r1, r4
 80086d8:	ea40 0002 	orr.w	r0, r0, r2
 80086dc:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80086e0:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 80086e4:	f141 0100 	adc.w	r1, r1, #0
 80086e8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80086ec:	bf08      	it	eq
 80086ee:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80086f2:	bd70      	pop	{r4, r5, r6, pc}
 80086f4:	f1c4 0520 	rsb	r5, r4, #32
 80086f8:	fa00 f205 	lsl.w	r2, r0, r5
 80086fc:	ea4e 0e02 	orr.w	lr, lr, r2
 8008700:	fa20 f304 	lsr.w	r3, r0, r4
 8008704:	fa01 f205 	lsl.w	r2, r1, r5
 8008708:	ea43 0302 	orr.w	r3, r3, r2
 800870c:	fa21 f004 	lsr.w	r0, r1, r4
 8008710:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8008714:	fa21 f204 	lsr.w	r2, r1, r4
 8008718:	ea20 0002 	bic.w	r0, r0, r2
 800871c:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8008720:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8008724:	bf08      	it	eq
 8008726:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800872a:	bd70      	pop	{r4, r5, r6, pc}
 800872c:	f094 0f00 	teq	r4, #0
 8008730:	d10f      	bne.n	8008752 <__aeabi_dmul+0x1c2>
 8008732:	f001 4600 	and.w	r6, r1, #2147483648	@ 0x80000000
 8008736:	0040      	lsls	r0, r0, #1
 8008738:	eb41 0101 	adc.w	r1, r1, r1
 800873c:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8008740:	bf08      	it	eq
 8008742:	3c01      	subeq	r4, #1
 8008744:	d0f7      	beq.n	8008736 <__aeabi_dmul+0x1a6>
 8008746:	ea41 0106 	orr.w	r1, r1, r6
 800874a:	f095 0f00 	teq	r5, #0
 800874e:	bf18      	it	ne
 8008750:	4770      	bxne	lr
 8008752:	f003 4600 	and.w	r6, r3, #2147483648	@ 0x80000000
 8008756:	0052      	lsls	r2, r2, #1
 8008758:	eb43 0303 	adc.w	r3, r3, r3
 800875c:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 8008760:	bf08      	it	eq
 8008762:	3d01      	subeq	r5, #1
 8008764:	d0f7      	beq.n	8008756 <__aeabi_dmul+0x1c6>
 8008766:	ea43 0306 	orr.w	r3, r3, r6
 800876a:	4770      	bx	lr
 800876c:	ea94 0f0c 	teq	r4, ip
 8008770:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8008774:	bf18      	it	ne
 8008776:	ea95 0f0c 	teqne	r5, ip
 800877a:	d00c      	beq.n	8008796 <__aeabi_dmul+0x206>
 800877c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8008780:	bf18      	it	ne
 8008782:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8008786:	d1d1      	bne.n	800872c <__aeabi_dmul+0x19c>
 8008788:	ea81 0103 	eor.w	r1, r1, r3
 800878c:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8008790:	f04f 0000 	mov.w	r0, #0
 8008794:	bd70      	pop	{r4, r5, r6, pc}
 8008796:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 800879a:	bf06      	itte	eq
 800879c:	4610      	moveq	r0, r2
 800879e:	4619      	moveq	r1, r3
 80087a0:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80087a4:	d019      	beq.n	80087da <__aeabi_dmul+0x24a>
 80087a6:	ea94 0f0c 	teq	r4, ip
 80087aa:	d102      	bne.n	80087b2 <__aeabi_dmul+0x222>
 80087ac:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 80087b0:	d113      	bne.n	80087da <__aeabi_dmul+0x24a>
 80087b2:	ea95 0f0c 	teq	r5, ip
 80087b6:	d105      	bne.n	80087c4 <__aeabi_dmul+0x234>
 80087b8:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 80087bc:	bf1c      	itt	ne
 80087be:	4610      	movne	r0, r2
 80087c0:	4619      	movne	r1, r3
 80087c2:	d10a      	bne.n	80087da <__aeabi_dmul+0x24a>
 80087c4:	ea81 0103 	eor.w	r1, r1, r3
 80087c8:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80087cc:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 80087d0:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 80087d4:	f04f 0000 	mov.w	r0, #0
 80087d8:	bd70      	pop	{r4, r5, r6, pc}
 80087da:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 80087de:	f441 0178 	orr.w	r1, r1, #16252928	@ 0xf80000
 80087e2:	bd70      	pop	{r4, r5, r6, pc}

080087e4 <__aeabi_ddiv>:
 80087e4:	b570      	push	{r4, r5, r6, lr}
 80087e6:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 80087ea:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 80087ee:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80087f2:	bf1d      	ittte	ne
 80087f4:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80087f8:	ea94 0f0c 	teqne	r4, ip
 80087fc:	ea95 0f0c 	teqne	r5, ip
 8008800:	f000 f8a7 	bleq	8008952 <__aeabi_ddiv+0x16e>
 8008804:	eba4 0405 	sub.w	r4, r4, r5
 8008808:	ea81 0e03 	eor.w	lr, r1, r3
 800880c:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8008810:	ea4f 3101 	mov.w	r1, r1, lsl #12
 8008814:	f000 8088 	beq.w	8008928 <__aeabi_ddiv+0x144>
 8008818:	ea4f 3303 	mov.w	r3, r3, lsl #12
 800881c:	f04f 5580 	mov.w	r5, #268435456	@ 0x10000000
 8008820:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 8008824:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8008828:	ea4f 2202 	mov.w	r2, r2, lsl #8
 800882c:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8008830:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 8008834:	ea4f 2600 	mov.w	r6, r0, lsl #8
 8008838:	f00e 4100 	and.w	r1, lr, #2147483648	@ 0x80000000
 800883c:	429d      	cmp	r5, r3
 800883e:	bf08      	it	eq
 8008840:	4296      	cmpeq	r6, r2
 8008842:	f144 04fd 	adc.w	r4, r4, #253	@ 0xfd
 8008846:	f504 7440 	add.w	r4, r4, #768	@ 0x300
 800884a:	d202      	bcs.n	8008852 <__aeabi_ddiv+0x6e>
 800884c:	085b      	lsrs	r3, r3, #1
 800884e:	ea4f 0232 	mov.w	r2, r2, rrx
 8008852:	1ab6      	subs	r6, r6, r2
 8008854:	eb65 0503 	sbc.w	r5, r5, r3
 8008858:	085b      	lsrs	r3, r3, #1
 800885a:	ea4f 0232 	mov.w	r2, r2, rrx
 800885e:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 8008862:	f44f 2c00 	mov.w	ip, #524288	@ 0x80000
 8008866:	ebb6 0e02 	subs.w	lr, r6, r2
 800886a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800886e:	bf22      	ittt	cs
 8008870:	1ab6      	subcs	r6, r6, r2
 8008872:	4675      	movcs	r5, lr
 8008874:	ea40 000c 	orrcs.w	r0, r0, ip
 8008878:	085b      	lsrs	r3, r3, #1
 800887a:	ea4f 0232 	mov.w	r2, r2, rrx
 800887e:	ebb6 0e02 	subs.w	lr, r6, r2
 8008882:	eb75 0e03 	sbcs.w	lr, r5, r3
 8008886:	bf22      	ittt	cs
 8008888:	1ab6      	subcs	r6, r6, r2
 800888a:	4675      	movcs	r5, lr
 800888c:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8008890:	085b      	lsrs	r3, r3, #1
 8008892:	ea4f 0232 	mov.w	r2, r2, rrx
 8008896:	ebb6 0e02 	subs.w	lr, r6, r2
 800889a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800889e:	bf22      	ittt	cs
 80088a0:	1ab6      	subcs	r6, r6, r2
 80088a2:	4675      	movcs	r5, lr
 80088a4:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 80088a8:	085b      	lsrs	r3, r3, #1
 80088aa:	ea4f 0232 	mov.w	r2, r2, rrx
 80088ae:	ebb6 0e02 	subs.w	lr, r6, r2
 80088b2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80088b6:	bf22      	ittt	cs
 80088b8:	1ab6      	subcs	r6, r6, r2
 80088ba:	4675      	movcs	r5, lr
 80088bc:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 80088c0:	ea55 0e06 	orrs.w	lr, r5, r6
 80088c4:	d018      	beq.n	80088f8 <__aeabi_ddiv+0x114>
 80088c6:	ea4f 1505 	mov.w	r5, r5, lsl #4
 80088ca:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 80088ce:	ea4f 1606 	mov.w	r6, r6, lsl #4
 80088d2:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 80088d6:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 80088da:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 80088de:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 80088e2:	d1c0      	bne.n	8008866 <__aeabi_ddiv+0x82>
 80088e4:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80088e8:	d10b      	bne.n	8008902 <__aeabi_ddiv+0x11e>
 80088ea:	ea41 0100 	orr.w	r1, r1, r0
 80088ee:	f04f 0000 	mov.w	r0, #0
 80088f2:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 80088f6:	e7b6      	b.n	8008866 <__aeabi_ddiv+0x82>
 80088f8:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80088fc:	bf04      	itt	eq
 80088fe:	4301      	orreq	r1, r0
 8008900:	2000      	moveq	r0, #0
 8008902:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 8008906:	bf88      	it	hi
 8008908:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 800890c:	f63f aeaf 	bhi.w	800866e <__aeabi_dmul+0xde>
 8008910:	ebb5 0c03 	subs.w	ip, r5, r3
 8008914:	bf04      	itt	eq
 8008916:	ebb6 0c02 	subseq.w	ip, r6, r2
 800891a:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 800891e:	f150 0000 	adcs.w	r0, r0, #0
 8008922:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 8008926:	bd70      	pop	{r4, r5, r6, pc}
 8008928:	f00e 4e00 	and.w	lr, lr, #2147483648	@ 0x80000000
 800892c:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8008930:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 8008934:	bfc2      	ittt	gt
 8008936:	ebd4 050c 	rsbsgt	r5, r4, ip
 800893a:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 800893e:	bd70      	popgt	{r4, r5, r6, pc}
 8008940:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8008944:	f04f 0e00 	mov.w	lr, #0
 8008948:	3c01      	subs	r4, #1
 800894a:	e690      	b.n	800866e <__aeabi_dmul+0xde>
 800894c:	ea45 0e06 	orr.w	lr, r5, r6
 8008950:	e68d      	b.n	800866e <__aeabi_dmul+0xde>
 8008952:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8008956:	ea94 0f0c 	teq	r4, ip
 800895a:	bf08      	it	eq
 800895c:	ea95 0f0c 	teqeq	r5, ip
 8008960:	f43f af3b 	beq.w	80087da <__aeabi_dmul+0x24a>
 8008964:	ea94 0f0c 	teq	r4, ip
 8008968:	d10a      	bne.n	8008980 <__aeabi_ddiv+0x19c>
 800896a:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 800896e:	f47f af34 	bne.w	80087da <__aeabi_dmul+0x24a>
 8008972:	ea95 0f0c 	teq	r5, ip
 8008976:	f47f af25 	bne.w	80087c4 <__aeabi_dmul+0x234>
 800897a:	4610      	mov	r0, r2
 800897c:	4619      	mov	r1, r3
 800897e:	e72c      	b.n	80087da <__aeabi_dmul+0x24a>
 8008980:	ea95 0f0c 	teq	r5, ip
 8008984:	d106      	bne.n	8008994 <__aeabi_ddiv+0x1b0>
 8008986:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 800898a:	f43f aefd 	beq.w	8008788 <__aeabi_dmul+0x1f8>
 800898e:	4610      	mov	r0, r2
 8008990:	4619      	mov	r1, r3
 8008992:	e722      	b.n	80087da <__aeabi_dmul+0x24a>
 8008994:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8008998:	bf18      	it	ne
 800899a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800899e:	f47f aec5 	bne.w	800872c <__aeabi_dmul+0x19c>
 80089a2:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 80089a6:	f47f af0d 	bne.w	80087c4 <__aeabi_dmul+0x234>
 80089aa:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 80089ae:	f47f aeeb 	bne.w	8008788 <__aeabi_dmul+0x1f8>
 80089b2:	e712      	b.n	80087da <__aeabi_dmul+0x24a>

080089b4 <__gedf2>:
 80089b4:	f04f 3cff 	mov.w	ip, #4294967295
 80089b8:	e006      	b.n	80089c8 <__cmpdf2+0x4>
 80089ba:	bf00      	nop

080089bc <__ledf2>:
 80089bc:	f04f 0c01 	mov.w	ip, #1
 80089c0:	e002      	b.n	80089c8 <__cmpdf2+0x4>
 80089c2:	bf00      	nop

080089c4 <__cmpdf2>:
 80089c4:	f04f 0c01 	mov.w	ip, #1
 80089c8:	f84d cd04 	str.w	ip, [sp, #-4]!
 80089cc:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 80089d0:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 80089d4:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 80089d8:	bf18      	it	ne
 80089da:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 80089de:	d01b      	beq.n	8008a18 <__cmpdf2+0x54>
 80089e0:	b001      	add	sp, #4
 80089e2:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 80089e6:	bf0c      	ite	eq
 80089e8:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 80089ec:	ea91 0f03 	teqne	r1, r3
 80089f0:	bf02      	ittt	eq
 80089f2:	ea90 0f02 	teqeq	r0, r2
 80089f6:	2000      	moveq	r0, #0
 80089f8:	4770      	bxeq	lr
 80089fa:	f110 0f00 	cmn.w	r0, #0
 80089fe:	ea91 0f03 	teq	r1, r3
 8008a02:	bf58      	it	pl
 8008a04:	4299      	cmppl	r1, r3
 8008a06:	bf08      	it	eq
 8008a08:	4290      	cmpeq	r0, r2
 8008a0a:	bf2c      	ite	cs
 8008a0c:	17d8      	asrcs	r0, r3, #31
 8008a0e:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8008a12:	f040 0001 	orr.w	r0, r0, #1
 8008a16:	4770      	bx	lr
 8008a18:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8008a1c:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8008a20:	d102      	bne.n	8008a28 <__cmpdf2+0x64>
 8008a22:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8008a26:	d107      	bne.n	8008a38 <__cmpdf2+0x74>
 8008a28:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8008a2c:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8008a30:	d1d6      	bne.n	80089e0 <__cmpdf2+0x1c>
 8008a32:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8008a36:	d0d3      	beq.n	80089e0 <__cmpdf2+0x1c>
 8008a38:	f85d 0b04 	ldr.w	r0, [sp], #4
 8008a3c:	4770      	bx	lr
 8008a3e:	bf00      	nop

08008a40 <__aeabi_cdrcmple>:
 8008a40:	4684      	mov	ip, r0
 8008a42:	4610      	mov	r0, r2
 8008a44:	4662      	mov	r2, ip
 8008a46:	468c      	mov	ip, r1
 8008a48:	4619      	mov	r1, r3
 8008a4a:	4663      	mov	r3, ip
 8008a4c:	e000      	b.n	8008a50 <__aeabi_cdcmpeq>
 8008a4e:	bf00      	nop

08008a50 <__aeabi_cdcmpeq>:
 8008a50:	b501      	push	{r0, lr}
 8008a52:	f7ff ffb7 	bl	80089c4 <__cmpdf2>
 8008a56:	2800      	cmp	r0, #0
 8008a58:	bf48      	it	mi
 8008a5a:	f110 0f00 	cmnmi.w	r0, #0
 8008a5e:	bd01      	pop	{r0, pc}

08008a60 <__aeabi_dcmpeq>:
 8008a60:	f84d ed08 	str.w	lr, [sp, #-8]!
 8008a64:	f7ff fff4 	bl	8008a50 <__aeabi_cdcmpeq>
 8008a68:	bf0c      	ite	eq
 8008a6a:	2001      	moveq	r0, #1
 8008a6c:	2000      	movne	r0, #0
 8008a6e:	f85d fb08 	ldr.w	pc, [sp], #8
 8008a72:	bf00      	nop

08008a74 <__aeabi_dcmplt>:
 8008a74:	f84d ed08 	str.w	lr, [sp, #-8]!
 8008a78:	f7ff ffea 	bl	8008a50 <__aeabi_cdcmpeq>
 8008a7c:	bf34      	ite	cc
 8008a7e:	2001      	movcc	r0, #1
 8008a80:	2000      	movcs	r0, #0
 8008a82:	f85d fb08 	ldr.w	pc, [sp], #8
 8008a86:	bf00      	nop

08008a88 <__aeabi_dcmple>:
 8008a88:	f84d ed08 	str.w	lr, [sp, #-8]!
 8008a8c:	f7ff ffe0 	bl	8008a50 <__aeabi_cdcmpeq>
 8008a90:	bf94      	ite	ls
 8008a92:	2001      	movls	r0, #1
 8008a94:	2000      	movhi	r0, #0
 8008a96:	f85d fb08 	ldr.w	pc, [sp], #8
 8008a9a:	bf00      	nop

08008a9c <__aeabi_dcmpge>:
 8008a9c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8008aa0:	f7ff ffce 	bl	8008a40 <__aeabi_cdrcmple>
 8008aa4:	bf94      	ite	ls
 8008aa6:	2001      	movls	r0, #1
 8008aa8:	2000      	movhi	r0, #0
 8008aaa:	f85d fb08 	ldr.w	pc, [sp], #8
 8008aae:	bf00      	nop

08008ab0 <__aeabi_dcmpgt>:
 8008ab0:	f84d ed08 	str.w	lr, [sp, #-8]!
 8008ab4:	f7ff ffc4 	bl	8008a40 <__aeabi_cdrcmple>
 8008ab8:	bf34      	ite	cc
 8008aba:	2001      	movcc	r0, #1
 8008abc:	2000      	movcs	r0, #0
 8008abe:	f85d fb08 	ldr.w	pc, [sp], #8
 8008ac2:	bf00      	nop

08008ac4 <__aeabi_d2iz>:
 8008ac4:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8008ac8:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8008acc:	d215      	bcs.n	8008afa <__aeabi_d2iz+0x36>
 8008ace:	d511      	bpl.n	8008af4 <__aeabi_d2iz+0x30>
 8008ad0:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8008ad4:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8008ad8:	d912      	bls.n	8008b00 <__aeabi_d2iz+0x3c>
 8008ada:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8008ade:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8008ae2:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8008ae6:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8008aea:	fa23 f002 	lsr.w	r0, r3, r2
 8008aee:	bf18      	it	ne
 8008af0:	4240      	negne	r0, r0
 8008af2:	4770      	bx	lr
 8008af4:	f04f 0000 	mov.w	r0, #0
 8008af8:	4770      	bx	lr
 8008afa:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8008afe:	d105      	bne.n	8008b0c <__aeabi_d2iz+0x48>
 8008b00:	f011 4000 	ands.w	r0, r1, #2147483648	@ 0x80000000
 8008b04:	bf08      	it	eq
 8008b06:	f06f 4000 	mvneq.w	r0, #2147483648	@ 0x80000000
 8008b0a:	4770      	bx	lr
 8008b0c:	f04f 0000 	mov.w	r0, #0
 8008b10:	4770      	bx	lr
 8008b12:	bf00      	nop

08008b14 <__aeabi_d2uiz>:
 8008b14:	004a      	lsls	r2, r1, #1
 8008b16:	d211      	bcs.n	8008b3c <__aeabi_d2uiz+0x28>
 8008b18:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8008b1c:	d211      	bcs.n	8008b42 <__aeabi_d2uiz+0x2e>
 8008b1e:	d50d      	bpl.n	8008b3c <__aeabi_d2uiz+0x28>
 8008b20:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8008b24:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8008b28:	d40e      	bmi.n	8008b48 <__aeabi_d2uiz+0x34>
 8008b2a:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8008b2e:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8008b32:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8008b36:	fa23 f002 	lsr.w	r0, r3, r2
 8008b3a:	4770      	bx	lr
 8008b3c:	f04f 0000 	mov.w	r0, #0
 8008b40:	4770      	bx	lr
 8008b42:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8008b46:	d102      	bne.n	8008b4e <__aeabi_d2uiz+0x3a>
 8008b48:	f04f 30ff 	mov.w	r0, #4294967295
 8008b4c:	4770      	bx	lr
 8008b4e:	f04f 0000 	mov.w	r0, #0
 8008b52:	4770      	bx	lr

08008b54 <__aeabi_d2f>:
 8008b54:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8008b58:	f1b2 43e0 	subs.w	r3, r2, #1879048192	@ 0x70000000
 8008b5c:	bf24      	itt	cs
 8008b5e:	f5b3 1c00 	subscs.w	ip, r3, #2097152	@ 0x200000
 8008b62:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	@ 0x1fc00000
 8008b66:	d90d      	bls.n	8008b84 <__aeabi_d2f+0x30>
 8008b68:	f001 4c00 	and.w	ip, r1, #2147483648	@ 0x80000000
 8008b6c:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8008b70:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8008b74:	f1b2 4f00 	cmp.w	r2, #2147483648	@ 0x80000000
 8008b78:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8008b7c:	bf08      	it	eq
 8008b7e:	f020 0001 	biceq.w	r0, r0, #1
 8008b82:	4770      	bx	lr
 8008b84:	f011 4f80 	tst.w	r1, #1073741824	@ 0x40000000
 8008b88:	d121      	bne.n	8008bce <__aeabi_d2f+0x7a>
 8008b8a:	f113 7238 	adds.w	r2, r3, #48234496	@ 0x2e00000
 8008b8e:	bfbc      	itt	lt
 8008b90:	f001 4000 	andlt.w	r0, r1, #2147483648	@ 0x80000000
 8008b94:	4770      	bxlt	lr
 8008b96:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8008b9a:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8008b9e:	f1c2 0218 	rsb	r2, r2, #24
 8008ba2:	f1c2 0c20 	rsb	ip, r2, #32
 8008ba6:	fa10 f30c 	lsls.w	r3, r0, ip
 8008baa:	fa20 f002 	lsr.w	r0, r0, r2
 8008bae:	bf18      	it	ne
 8008bb0:	f040 0001 	orrne.w	r0, r0, #1
 8008bb4:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8008bb8:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8008bbc:	fa03 fc0c 	lsl.w	ip, r3, ip
 8008bc0:	ea40 000c 	orr.w	r0, r0, ip
 8008bc4:	fa23 f302 	lsr.w	r3, r3, r2
 8008bc8:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8008bcc:	e7cc      	b.n	8008b68 <__aeabi_d2f+0x14>
 8008bce:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8008bd2:	d107      	bne.n	8008be4 <__aeabi_d2f+0x90>
 8008bd4:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8008bd8:	bf1e      	ittt	ne
 8008bda:	f04f 40fe 	movne.w	r0, #2130706432	@ 0x7f000000
 8008bde:	f440 0040 	orrne.w	r0, r0, #12582912	@ 0xc00000
 8008be2:	4770      	bxne	lr
 8008be4:	f001 4000 	and.w	r0, r1, #2147483648	@ 0x80000000
 8008be8:	f040 40fe 	orr.w	r0, r0, #2130706432	@ 0x7f000000
 8008bec:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8008bf0:	4770      	bx	lr
 8008bf2:	bf00      	nop

08008bf4 <__aeabi_uldivmod>:
 8008bf4:	b953      	cbnz	r3, 8008c0c <__aeabi_uldivmod+0x18>
 8008bf6:	b94a      	cbnz	r2, 8008c0c <__aeabi_uldivmod+0x18>
 8008bf8:	2900      	cmp	r1, #0
 8008bfa:	bf08      	it	eq
 8008bfc:	2800      	cmpeq	r0, #0
 8008bfe:	bf1c      	itt	ne
 8008c00:	f04f 31ff 	movne.w	r1, #4294967295
 8008c04:	f04f 30ff 	movne.w	r0, #4294967295
 8008c08:	f000 b96a 	b.w	8008ee0 <__aeabi_idiv0>
 8008c0c:	f1ad 0c08 	sub.w	ip, sp, #8
 8008c10:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8008c14:	f000 f806 	bl	8008c24 <__udivmoddi4>
 8008c18:	f8dd e004 	ldr.w	lr, [sp, #4]
 8008c1c:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8008c20:	b004      	add	sp, #16
 8008c22:	4770      	bx	lr

08008c24 <__udivmoddi4>:
 8008c24:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8008c28:	9d08      	ldr	r5, [sp, #32]
 8008c2a:	460c      	mov	r4, r1
 8008c2c:	2b00      	cmp	r3, #0
 8008c2e:	d14e      	bne.n	8008cce <__udivmoddi4+0xaa>
 8008c30:	4694      	mov	ip, r2
 8008c32:	458c      	cmp	ip, r1
 8008c34:	4686      	mov	lr, r0
 8008c36:	fab2 f282 	clz	r2, r2
 8008c3a:	d962      	bls.n	8008d02 <__udivmoddi4+0xde>
 8008c3c:	b14a      	cbz	r2, 8008c52 <__udivmoddi4+0x2e>
 8008c3e:	f1c2 0320 	rsb	r3, r2, #32
 8008c42:	4091      	lsls	r1, r2
 8008c44:	fa20 f303 	lsr.w	r3, r0, r3
 8008c48:	fa0c fc02 	lsl.w	ip, ip, r2
 8008c4c:	4319      	orrs	r1, r3
 8008c4e:	fa00 fe02 	lsl.w	lr, r0, r2
 8008c52:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8008c56:	fa1f f68c 	uxth.w	r6, ip
 8008c5a:	fbb1 f4f7 	udiv	r4, r1, r7
 8008c5e:	ea4f 431e 	mov.w	r3, lr, lsr #16
 8008c62:	fb07 1114 	mls	r1, r7, r4, r1
 8008c66:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8008c6a:	fb04 f106 	mul.w	r1, r4, r6
 8008c6e:	4299      	cmp	r1, r3
 8008c70:	d90a      	bls.n	8008c88 <__udivmoddi4+0x64>
 8008c72:	eb1c 0303 	adds.w	r3, ip, r3
 8008c76:	f104 30ff 	add.w	r0, r4, #4294967295
 8008c7a:	f080 8112 	bcs.w	8008ea2 <__udivmoddi4+0x27e>
 8008c7e:	4299      	cmp	r1, r3
 8008c80:	f240 810f 	bls.w	8008ea2 <__udivmoddi4+0x27e>
 8008c84:	3c02      	subs	r4, #2
 8008c86:	4463      	add	r3, ip
 8008c88:	1a59      	subs	r1, r3, r1
 8008c8a:	fa1f f38e 	uxth.w	r3, lr
 8008c8e:	fbb1 f0f7 	udiv	r0, r1, r7
 8008c92:	fb07 1110 	mls	r1, r7, r0, r1
 8008c96:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8008c9a:	fb00 f606 	mul.w	r6, r0, r6
 8008c9e:	429e      	cmp	r6, r3
 8008ca0:	d90a      	bls.n	8008cb8 <__udivmoddi4+0x94>
 8008ca2:	eb1c 0303 	adds.w	r3, ip, r3
 8008ca6:	f100 31ff 	add.w	r1, r0, #4294967295
 8008caa:	f080 80fc 	bcs.w	8008ea6 <__udivmoddi4+0x282>
 8008cae:	429e      	cmp	r6, r3
 8008cb0:	f240 80f9 	bls.w	8008ea6 <__udivmoddi4+0x282>
 8008cb4:	4463      	add	r3, ip
 8008cb6:	3802      	subs	r0, #2
 8008cb8:	1b9b      	subs	r3, r3, r6
 8008cba:	ea40 4004 	orr.w	r0, r0, r4, lsl #16
 8008cbe:	2100      	movs	r1, #0
 8008cc0:	b11d      	cbz	r5, 8008cca <__udivmoddi4+0xa6>
 8008cc2:	40d3      	lsrs	r3, r2
 8008cc4:	2200      	movs	r2, #0
 8008cc6:	e9c5 3200 	strd	r3, r2, [r5]
 8008cca:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8008cce:	428b      	cmp	r3, r1
 8008cd0:	d905      	bls.n	8008cde <__udivmoddi4+0xba>
 8008cd2:	b10d      	cbz	r5, 8008cd8 <__udivmoddi4+0xb4>
 8008cd4:	e9c5 0100 	strd	r0, r1, [r5]
 8008cd8:	2100      	movs	r1, #0
 8008cda:	4608      	mov	r0, r1
 8008cdc:	e7f5      	b.n	8008cca <__udivmoddi4+0xa6>
 8008cde:	fab3 f183 	clz	r1, r3
 8008ce2:	2900      	cmp	r1, #0
 8008ce4:	d146      	bne.n	8008d74 <__udivmoddi4+0x150>
 8008ce6:	42a3      	cmp	r3, r4
 8008ce8:	d302      	bcc.n	8008cf0 <__udivmoddi4+0xcc>
 8008cea:	4290      	cmp	r0, r2
 8008cec:	f0c0 80f0 	bcc.w	8008ed0 <__udivmoddi4+0x2ac>
 8008cf0:	1a86      	subs	r6, r0, r2
 8008cf2:	eb64 0303 	sbc.w	r3, r4, r3
 8008cf6:	2001      	movs	r0, #1
 8008cf8:	2d00      	cmp	r5, #0
 8008cfa:	d0e6      	beq.n	8008cca <__udivmoddi4+0xa6>
 8008cfc:	e9c5 6300 	strd	r6, r3, [r5]
 8008d00:	e7e3      	b.n	8008cca <__udivmoddi4+0xa6>
 8008d02:	2a00      	cmp	r2, #0
 8008d04:	f040 8090 	bne.w	8008e28 <__udivmoddi4+0x204>
 8008d08:	eba1 040c 	sub.w	r4, r1, ip
 8008d0c:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8008d10:	fa1f f78c 	uxth.w	r7, ip
 8008d14:	2101      	movs	r1, #1
 8008d16:	fbb4 f6f8 	udiv	r6, r4, r8
 8008d1a:	ea4f 431e 	mov.w	r3, lr, lsr #16
 8008d1e:	fb08 4416 	mls	r4, r8, r6, r4
 8008d22:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 8008d26:	fb07 f006 	mul.w	r0, r7, r6
 8008d2a:	4298      	cmp	r0, r3
 8008d2c:	d908      	bls.n	8008d40 <__udivmoddi4+0x11c>
 8008d2e:	eb1c 0303 	adds.w	r3, ip, r3
 8008d32:	f106 34ff 	add.w	r4, r6, #4294967295
 8008d36:	d202      	bcs.n	8008d3e <__udivmoddi4+0x11a>
 8008d38:	4298      	cmp	r0, r3
 8008d3a:	f200 80cd 	bhi.w	8008ed8 <__udivmoddi4+0x2b4>
 8008d3e:	4626      	mov	r6, r4
 8008d40:	1a1c      	subs	r4, r3, r0
 8008d42:	fa1f f38e 	uxth.w	r3, lr
 8008d46:	fbb4 f0f8 	udiv	r0, r4, r8
 8008d4a:	fb08 4410 	mls	r4, r8, r0, r4
 8008d4e:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 8008d52:	fb00 f707 	mul.w	r7, r0, r7
 8008d56:	429f      	cmp	r7, r3
 8008d58:	d908      	bls.n	8008d6c <__udivmoddi4+0x148>
 8008d5a:	eb1c 0303 	adds.w	r3, ip, r3
 8008d5e:	f100 34ff 	add.w	r4, r0, #4294967295
 8008d62:	d202      	bcs.n	8008d6a <__udivmoddi4+0x146>
 8008d64:	429f      	cmp	r7, r3
 8008d66:	f200 80b0 	bhi.w	8008eca <__udivmoddi4+0x2a6>
 8008d6a:	4620      	mov	r0, r4
 8008d6c:	1bdb      	subs	r3, r3, r7
 8008d6e:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8008d72:	e7a5      	b.n	8008cc0 <__udivmoddi4+0x9c>
 8008d74:	f1c1 0620 	rsb	r6, r1, #32
 8008d78:	408b      	lsls	r3, r1
 8008d7a:	fa22 f706 	lsr.w	r7, r2, r6
 8008d7e:	431f      	orrs	r7, r3
 8008d80:	fa20 fc06 	lsr.w	ip, r0, r6
 8008d84:	fa04 f301 	lsl.w	r3, r4, r1
 8008d88:	ea43 030c 	orr.w	r3, r3, ip
 8008d8c:	40f4      	lsrs	r4, r6
 8008d8e:	fa00 f801 	lsl.w	r8, r0, r1
 8008d92:	0c38      	lsrs	r0, r7, #16
 8008d94:	ea4f 4913 	mov.w	r9, r3, lsr #16
 8008d98:	fbb4 fef0 	udiv	lr, r4, r0
 8008d9c:	fa1f fc87 	uxth.w	ip, r7
 8008da0:	fb00 441e 	mls	r4, r0, lr, r4
 8008da4:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 8008da8:	fb0e f90c 	mul.w	r9, lr, ip
 8008dac:	45a1      	cmp	r9, r4
 8008dae:	fa02 f201 	lsl.w	r2, r2, r1
 8008db2:	d90a      	bls.n	8008dca <__udivmoddi4+0x1a6>
 8008db4:	193c      	adds	r4, r7, r4
 8008db6:	f10e 3aff 	add.w	sl, lr, #4294967295
 8008dba:	f080 8084 	bcs.w	8008ec6 <__udivmoddi4+0x2a2>
 8008dbe:	45a1      	cmp	r9, r4
 8008dc0:	f240 8081 	bls.w	8008ec6 <__udivmoddi4+0x2a2>
 8008dc4:	f1ae 0e02 	sub.w	lr, lr, #2
 8008dc8:	443c      	add	r4, r7
 8008dca:	eba4 0409 	sub.w	r4, r4, r9
 8008dce:	fa1f f983 	uxth.w	r9, r3
 8008dd2:	fbb4 f3f0 	udiv	r3, r4, r0
 8008dd6:	fb00 4413 	mls	r4, r0, r3, r4
 8008dda:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 8008dde:	fb03 fc0c 	mul.w	ip, r3, ip
 8008de2:	45a4      	cmp	ip, r4
 8008de4:	d907      	bls.n	8008df6 <__udivmoddi4+0x1d2>
 8008de6:	193c      	adds	r4, r7, r4
 8008de8:	f103 30ff 	add.w	r0, r3, #4294967295
 8008dec:	d267      	bcs.n	8008ebe <__udivmoddi4+0x29a>
 8008dee:	45a4      	cmp	ip, r4
 8008df0:	d965      	bls.n	8008ebe <__udivmoddi4+0x29a>
 8008df2:	3b02      	subs	r3, #2
 8008df4:	443c      	add	r4, r7
 8008df6:	ea43 400e 	orr.w	r0, r3, lr, lsl #16
 8008dfa:	fba0 9302 	umull	r9, r3, r0, r2
 8008dfe:	eba4 040c 	sub.w	r4, r4, ip
 8008e02:	429c      	cmp	r4, r3
 8008e04:	46ce      	mov	lr, r9
 8008e06:	469c      	mov	ip, r3
 8008e08:	d351      	bcc.n	8008eae <__udivmoddi4+0x28a>
 8008e0a:	d04e      	beq.n	8008eaa <__udivmoddi4+0x286>
 8008e0c:	b155      	cbz	r5, 8008e24 <__udivmoddi4+0x200>
 8008e0e:	ebb8 030e 	subs.w	r3, r8, lr
 8008e12:	eb64 040c 	sbc.w	r4, r4, ip
 8008e16:	fa04 f606 	lsl.w	r6, r4, r6
 8008e1a:	40cb      	lsrs	r3, r1
 8008e1c:	431e      	orrs	r6, r3
 8008e1e:	40cc      	lsrs	r4, r1
 8008e20:	e9c5 6400 	strd	r6, r4, [r5]
 8008e24:	2100      	movs	r1, #0
 8008e26:	e750      	b.n	8008cca <__udivmoddi4+0xa6>
 8008e28:	f1c2 0320 	rsb	r3, r2, #32
 8008e2c:	fa20 f103 	lsr.w	r1, r0, r3
 8008e30:	fa0c fc02 	lsl.w	ip, ip, r2
 8008e34:	fa24 f303 	lsr.w	r3, r4, r3
 8008e38:	4094      	lsls	r4, r2
 8008e3a:	430c      	orrs	r4, r1
 8008e3c:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8008e40:	fa00 fe02 	lsl.w	lr, r0, r2
 8008e44:	fa1f f78c 	uxth.w	r7, ip
 8008e48:	fbb3 f0f8 	udiv	r0, r3, r8
 8008e4c:	fb08 3110 	mls	r1, r8, r0, r3
 8008e50:	0c23      	lsrs	r3, r4, #16
 8008e52:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8008e56:	fb00 f107 	mul.w	r1, r0, r7
 8008e5a:	4299      	cmp	r1, r3
 8008e5c:	d908      	bls.n	8008e70 <__udivmoddi4+0x24c>
 8008e5e:	eb1c 0303 	adds.w	r3, ip, r3
 8008e62:	f100 36ff 	add.w	r6, r0, #4294967295
 8008e66:	d22c      	bcs.n	8008ec2 <__udivmoddi4+0x29e>
 8008e68:	4299      	cmp	r1, r3
 8008e6a:	d92a      	bls.n	8008ec2 <__udivmoddi4+0x29e>
 8008e6c:	3802      	subs	r0, #2
 8008e6e:	4463      	add	r3, ip
 8008e70:	1a5b      	subs	r3, r3, r1
 8008e72:	b2a4      	uxth	r4, r4
 8008e74:	fbb3 f1f8 	udiv	r1, r3, r8
 8008e78:	fb08 3311 	mls	r3, r8, r1, r3
 8008e7c:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8008e80:	fb01 f307 	mul.w	r3, r1, r7
 8008e84:	42a3      	cmp	r3, r4
 8008e86:	d908      	bls.n	8008e9a <__udivmoddi4+0x276>
 8008e88:	eb1c 0404 	adds.w	r4, ip, r4
 8008e8c:	f101 36ff 	add.w	r6, r1, #4294967295
 8008e90:	d213      	bcs.n	8008eba <__udivmoddi4+0x296>
 8008e92:	42a3      	cmp	r3, r4
 8008e94:	d911      	bls.n	8008eba <__udivmoddi4+0x296>
 8008e96:	3902      	subs	r1, #2
 8008e98:	4464      	add	r4, ip
 8008e9a:	1ae4      	subs	r4, r4, r3
 8008e9c:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 8008ea0:	e739      	b.n	8008d16 <__udivmoddi4+0xf2>
 8008ea2:	4604      	mov	r4, r0
 8008ea4:	e6f0      	b.n	8008c88 <__udivmoddi4+0x64>
 8008ea6:	4608      	mov	r0, r1
 8008ea8:	e706      	b.n	8008cb8 <__udivmoddi4+0x94>
 8008eaa:	45c8      	cmp	r8, r9
 8008eac:	d2ae      	bcs.n	8008e0c <__udivmoddi4+0x1e8>
 8008eae:	ebb9 0e02 	subs.w	lr, r9, r2
 8008eb2:	eb63 0c07 	sbc.w	ip, r3, r7
 8008eb6:	3801      	subs	r0, #1
 8008eb8:	e7a8      	b.n	8008e0c <__udivmoddi4+0x1e8>
 8008eba:	4631      	mov	r1, r6
 8008ebc:	e7ed      	b.n	8008e9a <__udivmoddi4+0x276>
 8008ebe:	4603      	mov	r3, r0
 8008ec0:	e799      	b.n	8008df6 <__udivmoddi4+0x1d2>
 8008ec2:	4630      	mov	r0, r6
 8008ec4:	e7d4      	b.n	8008e70 <__udivmoddi4+0x24c>
 8008ec6:	46d6      	mov	lr, sl
 8008ec8:	e77f      	b.n	8008dca <__udivmoddi4+0x1a6>
 8008eca:	4463      	add	r3, ip
 8008ecc:	3802      	subs	r0, #2
 8008ece:	e74d      	b.n	8008d6c <__udivmoddi4+0x148>
 8008ed0:	4606      	mov	r6, r0
 8008ed2:	4623      	mov	r3, r4
 8008ed4:	4608      	mov	r0, r1
 8008ed6:	e70f      	b.n	8008cf8 <__udivmoddi4+0xd4>
 8008ed8:	3e02      	subs	r6, #2
 8008eda:	4463      	add	r3, ip
 8008edc:	e730      	b.n	8008d40 <__udivmoddi4+0x11c>
 8008ede:	bf00      	nop

08008ee0 <__aeabi_idiv0>:
 8008ee0:	4770      	bx	lr
 8008ee2:	bf00      	nop
 8008ee4:	0000      	movs	r0, r0
	...

08008ee8 <HAL_ADC_ConvCpltCallback>:
/*-------Prototype Declaration----------------------------------------------*/
void SENSOR_ADC_init();
uint16_t FUN_ADC_GetValue();
uint16_t movingAverageFilter(uint16_t * buf);

void HAL_ADC_ConvCpltCallback(ADC_HandleTypeDef* hadc) { // 인터럽트 방식은 HAL_ADC_Start_DMA()를 안쓰니까 안쓰는듯?
 8008ee8:	b580      	push	{r7, lr}
 8008eea:	b082      	sub	sp, #8
 8008eec:	af00      	add	r7, sp, #0
 8008eee:	6078      	str	r0, [r7, #4]
	adc_value[a_index] = adc_val;                        // 5ms 마다 폴링방식 쓰는거 같음
 8008ef0:	4b27      	ldr	r3, [pc, #156]	@ (8008f90 <HAL_ADC_ConvCpltCallback+0xa8>)
 8008ef2:	6819      	ldr	r1, [r3, #0]
 8008ef4:	4b27      	ldr	r3, [pc, #156]	@ (8008f94 <HAL_ADC_ConvCpltCallback+0xac>)
 8008ef6:	781b      	ldrb	r3, [r3, #0]
 8008ef8:	461a      	mov	r2, r3
 8008efa:	b289      	uxth	r1, r1
 8008efc:	4b26      	ldr	r3, [pc, #152]	@ (8008f98 <HAL_ADC_ConvCpltCallback+0xb0>)
 8008efe:	f823 1012 	strh.w	r1, [r3, r2, lsl #1]
	vout = (float)(adc_value[a_index]/4096.0)*3.3;
 8008f02:	4b24      	ldr	r3, [pc, #144]	@ (8008f94 <HAL_ADC_ConvCpltCallback+0xac>)
 8008f04:	781b      	ldrb	r3, [r3, #0]
 8008f06:	461a      	mov	r2, r3
 8008f08:	4b23      	ldr	r3, [pc, #140]	@ (8008f98 <HAL_ADC_ConvCpltCallback+0xb0>)
 8008f0a:	f833 3012 	ldrh.w	r3, [r3, r2, lsl #1]
 8008f0e:	4618      	mov	r0, r3
 8008f10:	f7ff fad4 	bl	80084bc <__aeabi_i2d>
 8008f14:	f04f 0200 	mov.w	r2, #0
 8008f18:	4b20      	ldr	r3, [pc, #128]	@ (8008f9c <HAL_ADC_ConvCpltCallback+0xb4>)
 8008f1a:	f7ff fc63 	bl	80087e4 <__aeabi_ddiv>
 8008f1e:	4602      	mov	r2, r0
 8008f20:	460b      	mov	r3, r1
 8008f22:	4610      	mov	r0, r2
 8008f24:	4619      	mov	r1, r3
 8008f26:	f7ff fe15 	bl	8008b54 <__aeabi_d2f>
 8008f2a:	4603      	mov	r3, r0
 8008f2c:	4618      	mov	r0, r3
 8008f2e:	f7ff fad7 	bl	80084e0 <__aeabi_f2d>
 8008f32:	a315      	add	r3, pc, #84	@ (adr r3, 8008f88 <HAL_ADC_ConvCpltCallback+0xa0>)
 8008f34:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008f38:	f7ff fb2a 	bl	8008590 <__aeabi_dmul>
 8008f3c:	4602      	mov	r2, r0
 8008f3e:	460b      	mov	r3, r1
 8008f40:	4610      	mov	r0, r2
 8008f42:	4619      	mov	r1, r3
 8008f44:	f7ff fe06 	bl	8008b54 <__aeabi_d2f>
 8008f48:	4603      	mov	r3, r0
 8008f4a:	4a15      	ldr	r2, [pc, #84]	@ (8008fa0 <HAL_ADC_ConvCpltCallback+0xb8>)
 8008f4c:	6013      	str	r3, [r2, #0]
	if(++a_index >= ADC_BUFF_MAX){
 8008f4e:	4b11      	ldr	r3, [pc, #68]	@ (8008f94 <HAL_ADC_ConvCpltCallback+0xac>)
 8008f50:	781b      	ldrb	r3, [r3, #0]
 8008f52:	3301      	adds	r3, #1
 8008f54:	b2da      	uxtb	r2, r3
 8008f56:	4b0f      	ldr	r3, [pc, #60]	@ (8008f94 <HAL_ADC_ConvCpltCallback+0xac>)
 8008f58:	701a      	strb	r2, [r3, #0]
 8008f5a:	4b0e      	ldr	r3, [pc, #56]	@ (8008f94 <HAL_ADC_ConvCpltCallback+0xac>)
 8008f5c:	781b      	ldrb	r3, [r3, #0]
 8008f5e:	2b1d      	cmp	r3, #29
 8008f60:	d902      	bls.n	8008f68 <HAL_ADC_ConvCpltCallback+0x80>
		a_index = 0;
 8008f62:	4b0c      	ldr	r3, [pc, #48]	@ (8008f94 <HAL_ADC_ConvCpltCallback+0xac>)
 8008f64:	2200      	movs	r2, #0
 8008f66:	701a      	strb	r2, [r3, #0]
	}
	AdcIntCnt++;
 8008f68:	4b0e      	ldr	r3, [pc, #56]	@ (8008fa4 <HAL_ADC_ConvCpltCallback+0xbc>)
 8008f6a:	681b      	ldr	r3, [r3, #0]
 8008f6c:	3301      	adds	r3, #1
 8008f6e:	4a0d      	ldr	r2, [pc, #52]	@ (8008fa4 <HAL_ADC_ConvCpltCallback+0xbc>)
 8008f70:	6013      	str	r3, [r2, #0]
	HAL_ADC_Stop_DMA(SENSOR_ADC);
 8008f72:	4b0d      	ldr	r3, [pc, #52]	@ (8008fa8 <HAL_ADC_ConvCpltCallback+0xc0>)
 8008f74:	681b      	ldr	r3, [r3, #0]
 8008f76:	4618      	mov	r0, r3
 8008f78:	f006 fc9a 	bl	800f8b0 <HAL_ADC_Stop_DMA>
}
 8008f7c:	bf00      	nop
 8008f7e:	3708      	adds	r7, #8
 8008f80:	46bd      	mov	sp, r7
 8008f82:	bd80      	pop	{r7, pc}
 8008f84:	f3af 8000 	nop.w
 8008f88:	66666666 	.word	0x66666666
 8008f8c:	400a6666 	.word	0x400a6666
 8008f90:	20000074 	.word	0x20000074
 8008f94:	200000b4 	.word	0x200000b4
 8008f98:	20000078 	.word	0x20000078
 8008f9c:	40b00000 	.word	0x40b00000
 8008fa0:	200000b8 	.word	0x200000b8
 8008fa4:	20000070 	.word	0x20000070
 8008fa8:	2000006c 	.word	0x2000006c

08008fac <FUN_ADC_Init>:
/****************************************************************************/
/*	Overview	:															*/
/*	Return value:	void													*/
/****************************************************************************/
void FUN_ADC_Init(ADC_HandleTypeDef* hadc)
{
 8008fac:	b580      	push	{r7, lr}
 8008fae:	b084      	sub	sp, #16
 8008fb0:	af00      	add	r7, sp, #0
 8008fb2:	6078      	str	r0, [r7, #4]
	//ADC Parameter Reset
	for(int i = 0; i < ADC_BUFF_MAX; i++)
 8008fb4:	2300      	movs	r3, #0
 8008fb6:	60fb      	str	r3, [r7, #12]
 8008fb8:	e007      	b.n	8008fca <FUN_ADC_Init+0x1e>
	{
		adc_value[i] = 0;
 8008fba:	4a09      	ldr	r2, [pc, #36]	@ (8008fe0 <FUN_ADC_Init+0x34>)
 8008fbc:	68fb      	ldr	r3, [r7, #12]
 8008fbe:	2100      	movs	r1, #0
 8008fc0:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
	for(int i = 0; i < ADC_BUFF_MAX; i++)
 8008fc4:	68fb      	ldr	r3, [r7, #12]
 8008fc6:	3301      	adds	r3, #1
 8008fc8:	60fb      	str	r3, [r7, #12]
 8008fca:	68fb      	ldr	r3, [r7, #12]
 8008fcc:	2b1d      	cmp	r3, #29
 8008fce:	ddf4      	ble.n	8008fba <FUN_ADC_Init+0xe>
	}
	SENSOR_ADC_init(hadc);
 8008fd0:	6878      	ldr	r0, [r7, #4]
 8008fd2:	f000 f807 	bl	8008fe4 <SENSOR_ADC_init>
}
 8008fd6:	bf00      	nop
 8008fd8:	3710      	adds	r7, #16
 8008fda:	46bd      	mov	sp, r7
 8008fdc:	bd80      	pop	{r7, pc}
 8008fde:	bf00      	nop
 8008fe0:	20000078 	.word	0x20000078

08008fe4 <SENSOR_ADC_init>:
void SENSOR_ADC_init(ADC_HandleTypeDef* hadc)
{
 8008fe4:	b480      	push	{r7}
 8008fe6:	b083      	sub	sp, #12
 8008fe8:	af00      	add	r7, sp, #0
 8008fea:	6078      	str	r0, [r7, #4]
	SENSOR_ADC = hadc;
 8008fec:	4a04      	ldr	r2, [pc, #16]	@ (8009000 <SENSOR_ADC_init+0x1c>)
 8008fee:	687b      	ldr	r3, [r7, #4]
 8008ff0:	6013      	str	r3, [r2, #0]
	//HAL_ADC_Start_DMA(SENSOR_ADC, (uint32_t *)adc_val, 1);       // DMA 꺼놨네?
}
 8008ff2:	bf00      	nop
 8008ff4:	370c      	adds	r7, #12
 8008ff6:	46bd      	mov	sp, r7
 8008ff8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008ffc:	4770      	bx	lr
 8008ffe:	bf00      	nop
 8009000:	2000006c 	.word	0x2000006c

08009004 <FUN_ADC_GetValue>:

uint16_t FUN_ADC_GetValue()  // 딱 SENSOR_ADC 값을 받아서 value에 넣어서 리턴
{
 8009004:	b580      	push	{r7, lr}
 8009006:	b082      	sub	sp, #8
 8009008:	af00      	add	r7, sp, #0
	uint16_t value = 0;
 800900a:	2300      	movs	r3, #0
 800900c:	80fb      	strh	r3, [r7, #6]
	//uint8_t status = 0;
	/*status = */
	HAL_ADC_Start(SENSOR_ADC);
 800900e:	4b0e      	ldr	r3, [pc, #56]	@ (8009048 <FUN_ADC_GetValue+0x44>)
 8009010:	681b      	ldr	r3, [r3, #0]
 8009012:	4618      	mov	r0, r3
 8009014:	f006 fa5a 	bl	800f4cc <HAL_ADC_Start>
	HAL_ADC_PollForConversion(SENSOR_ADC, 100);
 8009018:	4b0b      	ldr	r3, [pc, #44]	@ (8009048 <FUN_ADC_GetValue+0x44>)
 800901a:	681b      	ldr	r3, [r3, #0]
 800901c:	2164      	movs	r1, #100	@ 0x64
 800901e:	4618      	mov	r0, r3
 8009020:	f006 fb52 	bl	800f6c8 <HAL_ADC_PollForConversion>
	value = HAL_ADC_GetValue(SENSOR_ADC);
 8009024:	4b08      	ldr	r3, [pc, #32]	@ (8009048 <FUN_ADC_GetValue+0x44>)
 8009026:	681b      	ldr	r3, [r3, #0]
 8009028:	4618      	mov	r0, r3
 800902a:	f006 fca2 	bl	800f972 <HAL_ADC_GetValue>
 800902e:	4603      	mov	r3, r0
 8009030:	80fb      	strh	r3, [r7, #6]
	HAL_ADC_Stop(SENSOR_ADC);
 8009032:	4b05      	ldr	r3, [pc, #20]	@ (8009048 <FUN_ADC_GetValue+0x44>)
 8009034:	681b      	ldr	r3, [r3, #0]
 8009036:	4618      	mov	r0, r3
 8009038:	f006 fb12 	bl	800f660 <HAL_ADC_Stop>
	return value;
 800903c:	88fb      	ldrh	r3, [r7, #6]
}
 800903e:	4618      	mov	r0, r3
 8009040:	3708      	adds	r7, #8
 8009042:	46bd      	mov	sp, r7
 8009044:	bd80      	pop	{r7, pc}
 8009046:	bf00      	nop
 8009048:	2000006c 	.word	0x2000006c
 800904c:	00000000 	.word	0x00000000

08009050 <FUN_ADC_Routine>:
/****************************************************************************/
/*	Overview	:															*/
/*	Return value:	void													*/
/****************************************************************************/
void FUN_ADC_Routine(void)  // 5ms 마다 이리로 온다.
{
 8009050:	b598      	push	{r3, r4, r7, lr}
 8009052:	af00      	add	r7, sp, #0
	//Polling
	adc_value[a_index] = FUN_ADC_GetValue();           // 5ms마다 SENSOR_ADC값 넣어주는데. 5ms마다 a_index 증가하면서 배열 방마다 툭툭 넣어주는거지
 8009054:	4b26      	ldr	r3, [pc, #152]	@ (80090f0 <FUN_ADC_Routine+0xa0>)
 8009056:	781b      	ldrb	r3, [r3, #0]
 8009058:	461c      	mov	r4, r3
 800905a:	f7ff ffd3 	bl	8009004 <FUN_ADC_GetValue>
 800905e:	4603      	mov	r3, r0
 8009060:	461a      	mov	r2, r3
 8009062:	4b24      	ldr	r3, [pc, #144]	@ (80090f4 <FUN_ADC_Routine+0xa4>)
 8009064:	f823 2014 	strh.w	r2, [r3, r4, lsl #1]
	Co_Sensor = movingAverageFilter(&adc_value[0]);    // 그 평균을 CO_Sensor에 넣어주고
 8009068:	4822      	ldr	r0, [pc, #136]	@ (80090f4 <FUN_ADC_Routine+0xa4>)
 800906a:	f000 f84d 	bl	8009108 <movingAverageFilter>
 800906e:	4603      	mov	r3, r0
 8009070:	461a      	mov	r2, r3
 8009072:	4b21      	ldr	r3, [pc, #132]	@ (80090f8 <FUN_ADC_Routine+0xa8>)
 8009074:	801a      	strh	r2, [r3, #0]
	vout = (float)(Co_Sensor/4096.0)*3.3 ;             // 아날로그 센서 값을 전압으로 치환하는거 아닐까싶음
 8009076:	4b20      	ldr	r3, [pc, #128]	@ (80090f8 <FUN_ADC_Routine+0xa8>)
 8009078:	881b      	ldrh	r3, [r3, #0]
 800907a:	4618      	mov	r0, r3
 800907c:	f7ff fa1e 	bl	80084bc <__aeabi_i2d>
 8009080:	f04f 0200 	mov.w	r2, #0
 8009084:	4b1d      	ldr	r3, [pc, #116]	@ (80090fc <FUN_ADC_Routine+0xac>)
 8009086:	f7ff fbad 	bl	80087e4 <__aeabi_ddiv>
 800908a:	4602      	mov	r2, r0
 800908c:	460b      	mov	r3, r1
 800908e:	4610      	mov	r0, r2
 8009090:	4619      	mov	r1, r3
 8009092:	f7ff fd5f 	bl	8008b54 <__aeabi_d2f>
 8009096:	4603      	mov	r3, r0
 8009098:	4618      	mov	r0, r3
 800909a:	f7ff fa21 	bl	80084e0 <__aeabi_f2d>
 800909e:	a312      	add	r3, pc, #72	@ (adr r3, 80090e8 <FUN_ADC_Routine+0x98>)
 80090a0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80090a4:	f7ff fa74 	bl	8008590 <__aeabi_dmul>
 80090a8:	4602      	mov	r2, r0
 80090aa:	460b      	mov	r3, r1
 80090ac:	4610      	mov	r0, r2
 80090ae:	4619      	mov	r1, r3
 80090b0:	f7ff fd50 	bl	8008b54 <__aeabi_d2f>
 80090b4:	4603      	mov	r3, r0
 80090b6:	4a12      	ldr	r2, [pc, #72]	@ (8009100 <FUN_ADC_Routine+0xb0>)
 80090b8:	6013      	str	r3, [r2, #0]
	//ppm = Co_Sensor / 100;
	ui.co_100times = Co_Sensor;                        // RS485에 있는 [2] ~ [3] NTC 온도 라는데 일단 몰라 Pass
 80090ba:	4b0f      	ldr	r3, [pc, #60]	@ (80090f8 <FUN_ADC_Routine+0xa8>)
 80090bc:	881b      	ldrh	r3, [r3, #0]
 80090be:	b21a      	sxth	r2, r3
 80090c0:	4b10      	ldr	r3, [pc, #64]	@ (8009104 <FUN_ADC_Routine+0xb4>)
 80090c2:	809a      	strh	r2, [r3, #4]
	if(++a_index >= ADC_BUFF_MAX)                      // ADC_BUFF_MAX가 30이니까 5ms * 30 = 0.15초 마다 인덱스 초기화
 80090c4:	4b0a      	ldr	r3, [pc, #40]	@ (80090f0 <FUN_ADC_Routine+0xa0>)
 80090c6:	781b      	ldrb	r3, [r3, #0]
 80090c8:	3301      	adds	r3, #1
 80090ca:	b2da      	uxtb	r2, r3
 80090cc:	4b08      	ldr	r3, [pc, #32]	@ (80090f0 <FUN_ADC_Routine+0xa0>)
 80090ce:	701a      	strb	r2, [r3, #0]
 80090d0:	4b07      	ldr	r3, [pc, #28]	@ (80090f0 <FUN_ADC_Routine+0xa0>)
 80090d2:	781b      	ldrb	r3, [r3, #0]
 80090d4:	2b1d      	cmp	r3, #29
 80090d6:	d902      	bls.n	80090de <FUN_ADC_Routine+0x8e>
	{
		a_index = 0;
 80090d8:	4b05      	ldr	r3, [pc, #20]	@ (80090f0 <FUN_ADC_Routine+0xa0>)
 80090da:	2200      	movs	r2, #0
 80090dc:	701a      	strb	r2, [r3, #0]
	}

	//DMA
	//HAL_ADC_Start_DMA(SENSOR_ADC, (uint32_t *)adc_val, 1);
}
 80090de:	bf00      	nop
 80090e0:	bd98      	pop	{r3, r4, r7, pc}
 80090e2:	bf00      	nop
 80090e4:	f3af 8000 	nop.w
 80090e8:	66666666 	.word	0x66666666
 80090ec:	400a6666 	.word	0x400a6666
 80090f0:	200000b4 	.word	0x200000b4
 80090f4:	20000078 	.word	0x20000078
 80090f8:	200000b6 	.word	0x200000b6
 80090fc:	40b00000 	.word	0x40b00000
 8009100:	200000b8 	.word	0x200000b8
 8009104:	200004f0 	.word	0x200004f0

08009108 <movingAverageFilter>:

uint16_t movingAverageFilter(uint16_t * buf)
{
 8009108:	b480      	push	{r7}
 800910a:	b085      	sub	sp, #20
 800910c:	af00      	add	r7, sp, #0
 800910e:	6078      	str	r0, [r7, #4]
	uint8_t valid_cnt = 0;
 8009110:	2300      	movs	r3, #0
 8009112:	73fb      	strb	r3, [r7, #15]
	uint16_t totalSum = 0;
 8009114:	2300      	movs	r3, #0
 8009116:	81bb      	strh	r3, [r7, #12]
	uint16_t average = 0;
 8009118:	2300      	movs	r3, #0
 800911a:	817b      	strh	r3, [r7, #10]

	for(uint8_t i = 0; i < ADC_BUFF_MAX; i++)
 800911c:	2300      	movs	r3, #0
 800911e:	727b      	strb	r3, [r7, #9]
 8009120:	e014      	b.n	800914c <movingAverageFilter+0x44>
	{
		if(buf[i] > 0){
 8009122:	7a7b      	ldrb	r3, [r7, #9]
 8009124:	005b      	lsls	r3, r3, #1
 8009126:	687a      	ldr	r2, [r7, #4]
 8009128:	4413      	add	r3, r2
 800912a:	881b      	ldrh	r3, [r3, #0]
 800912c:	2b00      	cmp	r3, #0
 800912e:	d00a      	beq.n	8009146 <movingAverageFilter+0x3e>
			valid_cnt++;
 8009130:	7bfb      	ldrb	r3, [r7, #15]
 8009132:	3301      	adds	r3, #1
 8009134:	73fb      	strb	r3, [r7, #15]
			totalSum += buf[i];
 8009136:	7a7b      	ldrb	r3, [r7, #9]
 8009138:	005b      	lsls	r3, r3, #1
 800913a:	687a      	ldr	r2, [r7, #4]
 800913c:	4413      	add	r3, r2
 800913e:	881a      	ldrh	r2, [r3, #0]
 8009140:	89bb      	ldrh	r3, [r7, #12]
 8009142:	4413      	add	r3, r2
 8009144:	81bb      	strh	r3, [r7, #12]
	for(uint8_t i = 0; i < ADC_BUFF_MAX; i++)
 8009146:	7a7b      	ldrb	r3, [r7, #9]
 8009148:	3301      	adds	r3, #1
 800914a:	727b      	strb	r3, [r7, #9]
 800914c:	7a7b      	ldrb	r3, [r7, #9]
 800914e:	2b1d      	cmp	r3, #29
 8009150:	d9e7      	bls.n	8009122 <movingAverageFilter+0x1a>
		}
	}
	if(valid_cnt > 0)
 8009152:	7bfb      	ldrb	r3, [r7, #15]
 8009154:	2b00      	cmp	r3, #0
 8009156:	d004      	beq.n	8009162 <movingAverageFilter+0x5a>
	{
		average = totalSum / valid_cnt;
 8009158:	89ba      	ldrh	r2, [r7, #12]
 800915a:	7bfb      	ldrb	r3, [r7, #15]
 800915c:	fb92 f3f3 	sdiv	r3, r2, r3
 8009160:	817b      	strh	r3, [r7, #10]
	}
	return average;
 8009162:	897b      	ldrh	r3, [r7, #10]

}
 8009164:	4618      	mov	r0, r3
 8009166:	3714      	adds	r7, #20
 8009168:	46bd      	mov	sp, r7
 800916a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800916e:	4770      	bx	lr

08009170 <setDeviceMode>:
struct CsPin csPin = {SMK_CS__GPIO_Port, SMK_CS__Pin};


//----------------------------------------------------------------------------------------------------------------------

void setDeviceMode(SPI_HandleTypeDef hspi, DeviceStates state, struct CsPin csPin) {
 8009170:	b084      	sub	sp, #16
 8009172:	b5b0      	push	{r4, r5, r7, lr}
 8009174:	b09c      	sub	sp, #112	@ 0x70
 8009176:	af1a      	add	r7, sp, #104	@ 0x68
 8009178:	f107 0418 	add.w	r4, r7, #24
 800917c:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
    uint16_t registerValue = 0;
 8009180:	2300      	movs	r3, #0
 8009182:	80fb      	strh	r3, [r7, #6]
    switch (state) {
 8009184:	f897 307c 	ldrb.w	r3, [r7, #124]	@ 0x7c
 8009188:	2b02      	cmp	r3, #2
 800918a:	d00c      	beq.n	80091a6 <setDeviceMode+0x36>
 800918c:	2b02      	cmp	r3, #2
 800918e:	dc0d      	bgt.n	80091ac <setDeviceMode+0x3c>
 8009190:	2b00      	cmp	r3, #0
 8009192:	d002      	beq.n	800919a <setDeviceMode+0x2a>
 8009194:	2b01      	cmp	r3, #1
 8009196:	d003      	beq.n	80091a0 <setDeviceMode+0x30>
 8009198:	e008      	b.n	80091ac <setDeviceMode+0x3c>
        case STANDBY:
            registerValue = 0x00;
 800919a:	2300      	movs	r3, #0
 800919c:	80fb      	strh	r3, [r7, #6]
            break;
 800919e:	e008      	b.n	80091b2 <setDeviceMode+0x42>
        case PROGRAM:
            registerValue = 0x01;
 80091a0:	2301      	movs	r3, #1
 80091a2:	80fb      	strh	r3, [r7, #6]
            break;
 80091a4:	e005      	b.n	80091b2 <setDeviceMode+0x42>
        case NORMAL:
            registerValue = 0x02;
 80091a6:	2302      	movs	r3, #2
 80091a8:	80fb      	strh	r3, [r7, #6]
            break;
 80091aa:	e002      	b.n	80091b2 <setDeviceMode+0x42>
        default:
        	registerValue = 0x00;
 80091ac:	2300      	movs	r3, #0
 80091ae:	80fb      	strh	r3, [r7, #6]
            break;
 80091b0:	bf00      	nop
    }
    while(writeToRegister(MODE_REGISTER, registerValue, hspi, csPin, true) != HAL_OK);
 80091b2:	bf00      	nop
 80091b4:	2510      	movs	r5, #16
 80091b6:	88fc      	ldrh	r4, [r7, #6]
 80091b8:	2301      	movs	r3, #1
 80091ba:	9319      	str	r3, [sp, #100]	@ 0x64
 80091bc:	aa17      	add	r2, sp, #92	@ 0x5c
 80091be:	f107 0380 	add.w	r3, r7, #128	@ 0x80
 80091c2:	e893 0003 	ldmia.w	r3, {r0, r1}
 80091c6:	e882 0003 	stmia.w	r2, {r0, r1}
 80091ca:	4668      	mov	r0, sp
 80091cc:	f107 0320 	add.w	r3, r7, #32
 80091d0:	225c      	movs	r2, #92	@ 0x5c
 80091d2:	4619      	mov	r1, r3
 80091d4:	f00e f966 	bl	80174a4 <memcpy>
 80091d8:	f107 0318 	add.w	r3, r7, #24
 80091dc:	cb0c      	ldmia	r3, {r2, r3}
 80091de:	4621      	mov	r1, r4
 80091e0:	4628      	mov	r0, r5
 80091e2:	f000 f80b 	bl	80091fc <writeToRegister>
 80091e6:	4603      	mov	r3, r0
 80091e8:	2b00      	cmp	r3, #0
 80091ea:	d1e3      	bne.n	80091b4 <setDeviceMode+0x44>
}
 80091ec:	bf00      	nop
 80091ee:	bf00      	nop
 80091f0:	3708      	adds	r7, #8
 80091f2:	46bd      	mov	sp, r7
 80091f4:	e8bd 40b0 	ldmia.w	sp!, {r4, r5, r7, lr}
 80091f8:	b004      	add	sp, #16
 80091fa:	4770      	bx	lr

080091fc <writeToRegister>:

//----------------------------------------------------------------------------------------------------------------------

HAL_StatusTypeDef writeToRegister(const uint8_t registerAddress, const uint16_t data, SPI_HandleTypeDef hspi, struct CsPin csPin, bool isVerifyWriting) {
 80091fc:	b082      	sub	sp, #8
 80091fe:	b590      	push	{r4, r7, lr}
 8009200:	b09d      	sub	sp, #116	@ 0x74
 8009202:	af18      	add	r7, sp, #96	@ 0x60
 8009204:	f107 0420 	add.w	r4, r7, #32
 8009208:	e884 000c 	stmia.w	r4, {r2, r3}
 800920c:	4603      	mov	r3, r0
 800920e:	71fb      	strb	r3, [r7, #7]
 8009210:	460b      	mov	r3, r1
 8009212:	80bb      	strh	r3, [r7, #4]
    uint16_t dataRead = 0;
 8009214:	2300      	movs	r3, #0
 8009216:	81fb      	strh	r3, [r7, #14]
    // address 7bits ,1bit W/R =1
    union SpiRegisterData spiRegisterData = {.dataFormat = {0, 0, 0, 0}};
 8009218:	2300      	movs	r3, #0
 800921a:	60bb      	str	r3, [r7, #8]
    spiRegisterData.dataFormat.registerAddress = registerAddress;
 800921c:	79fb      	ldrb	r3, [r7, #7]
 800921e:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8009222:	b2da      	uxtb	r2, r3
 8009224:	7a3b      	ldrb	r3, [r7, #8]
 8009226:	f362 0347 	bfi	r3, r2, #1, #7
 800922a:	723b      	strb	r3, [r7, #8]
    spiRegisterData.dataFormat.writeReadBit = 0x01;
 800922c:	7a3b      	ldrb	r3, [r7, #8]
 800922e:	f043 0301 	orr.w	r3, r3, #1
 8009232:	723b      	strb	r3, [r7, #8]
    spiRegisterData.dataFormat.msb = (data >> 8) & 0xFF; // MSB
 8009234:	88bb      	ldrh	r3, [r7, #4]
 8009236:	0a1b      	lsrs	r3, r3, #8
 8009238:	b29b      	uxth	r3, r3
 800923a:	b2db      	uxtb	r3, r3
 800923c:	727b      	strb	r3, [r7, #9]
    spiRegisterData.dataFormat.lsb = data & 0xFF;    // LSB
 800923e:	88bb      	ldrh	r3, [r7, #4]
 8009240:	b2db      	uxtb	r3, r3
 8009242:	72bb      	strb	r3, [r7, #10]

    HAL_GPIO_WritePin(csPin.gpio, csPin.gpioPinMask, GPIO_PIN_RESET);
 8009244:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8009248:	f8b7 1088 	ldrh.w	r1, [r7, #136]	@ 0x88
 800924c:	2200      	movs	r2, #0
 800924e:	4618      	mov	r0, r3
 8009250:	f008 fc32 	bl	8011ab8 <HAL_GPIO_WritePin>
    HAL_SPI_Transmit(&hspi, (uint8_t *) &spiRegisterData, 3, 100);
 8009254:	f107 0108 	add.w	r1, r7, #8
 8009258:	2364      	movs	r3, #100	@ 0x64
 800925a:	2203      	movs	r2, #3
 800925c:	f107 0020 	add.w	r0, r7, #32
 8009260:	f00a fafd 	bl	801385e <HAL_SPI_Transmit>

    HAL_GPIO_WritePin(csPin.gpio, csPin.gpioPinMask, GPIO_PIN_SET);
 8009264:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8009268:	f8b7 1088 	ldrh.w	r1, [r7, #136]	@ 0x88
 800926c:	2201      	movs	r2, #1
 800926e:	4618      	mov	r0, r3
 8009270:	f008 fc22 	bl	8011ab8 <HAL_GPIO_WritePin>
    if (isVerifyWriting) {
 8009274:	f897 308c 	ldrb.w	r3, [r7, #140]	@ 0x8c
 8009278:	2b00      	cmp	r3, #0
 800927a:	d01e      	beq.n	80092ba <writeToRegister+0xbe>
        dataRead = readRegisterData(registerAddress, hspi, csPin);
 800927c:	79fc      	ldrb	r4, [r7, #7]
 800927e:	aa16      	add	r2, sp, #88	@ 0x58
 8009280:	f107 0384 	add.w	r3, r7, #132	@ 0x84
 8009284:	e893 0003 	ldmia.w	r3, {r0, r1}
 8009288:	e882 0003 	stmia.w	r2, {r0, r1}
 800928c:	4668      	mov	r0, sp
 800928e:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 8009292:	2258      	movs	r2, #88	@ 0x58
 8009294:	4619      	mov	r1, r3
 8009296:	f00e f905 	bl	80174a4 <memcpy>
 800929a:	f107 0320 	add.w	r3, r7, #32
 800929e:	cb0e      	ldmia	r3, {r1, r2, r3}
 80092a0:	4620      	mov	r0, r4
 80092a2:	f000 f813 	bl	80092cc <readRegisterData>
 80092a6:	4603      	mov	r3, r0
 80092a8:	81fb      	strh	r3, [r7, #14]
        if (dataRead == data) {
 80092aa:	89fa      	ldrh	r2, [r7, #14]
 80092ac:	88bb      	ldrh	r3, [r7, #4]
 80092ae:	429a      	cmp	r2, r3
 80092b0:	d101      	bne.n	80092b6 <writeToRegister+0xba>
            return HAL_OK;
 80092b2:	2300      	movs	r3, #0
 80092b4:	e002      	b.n	80092bc <writeToRegister+0xc0>
        }
        return HAL_ERROR;
 80092b6:	2301      	movs	r3, #1
 80092b8:	e000      	b.n	80092bc <writeToRegister+0xc0>
    }
    return HAL_OK;
 80092ba:	2300      	movs	r3, #0
}
 80092bc:	4618      	mov	r0, r3
 80092be:	3714      	adds	r7, #20
 80092c0:	46bd      	mov	sp, r7
 80092c2:	e8bd 4090 	ldmia.w	sp!, {r4, r7, lr}
 80092c6:	b002      	add	sp, #8
 80092c8:	4770      	bx	lr
	...

080092cc <readRegisterData>:

//----------------------------------------------------------------------------------------------------------------------

uint16_t readRegisterData(const uint8_t registerAddress, SPI_HandleTypeDef hspi, struct CsPin csPin) {
 80092cc:	b084      	sub	sp, #16
 80092ce:	b590      	push	{r4, r7, lr}
 80092d0:	b087      	sub	sp, #28
 80092d2:	af02      	add	r7, sp, #8
 80092d4:	4604      	mov	r4, r0
 80092d6:	f107 0024 	add.w	r0, r7, #36	@ 0x24
 80092da:	e880 000e 	stmia.w	r0, {r1, r2, r3}
 80092de:	4623      	mov	r3, r4
 80092e0:	71fb      	strb	r3, [r7, #7]

    uint8_t rxData[3] = {0, 0, 0};
 80092e2:	4a1f      	ldr	r2, [pc, #124]	@ (8009360 <readRegisterData+0x94>)
 80092e4:	f107 030c 	add.w	r3, r7, #12
 80092e8:	6812      	ldr	r2, [r2, #0]
 80092ea:	4611      	mov	r1, r2
 80092ec:	8019      	strh	r1, [r3, #0]
 80092ee:	3302      	adds	r3, #2
 80092f0:	0c12      	lsrs	r2, r2, #16
 80092f2:	701a      	strb	r2, [r3, #0]
    // address 7bits ,1bit W/R =0
    union SpiRegisterData spiRegisterData = {.dataFormat = {0, 0, 0, 0}};
 80092f4:	2300      	movs	r3, #0
 80092f6:	60bb      	str	r3, [r7, #8]
    spiRegisterData.dataFormat.registerAddress = registerAddress;
 80092f8:	79fb      	ldrb	r3, [r7, #7]
 80092fa:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 80092fe:	b2da      	uxtb	r2, r3
 8009300:	7a3b      	ldrb	r3, [r7, #8]
 8009302:	f362 0347 	bfi	r3, r2, #1, #7
 8009306:	723b      	strb	r3, [r7, #8]
    spiRegisterData.dataFormat.writeReadBit = 0x00;
 8009308:	7a3b      	ldrb	r3, [r7, #8]
 800930a:	f36f 0300 	bfc	r3, #0, #1
 800930e:	723b      	strb	r3, [r7, #8]


    HAL_GPIO_WritePin(csPin.gpio, csPin.gpioPinMask, GPIO_PIN_RESET);
 8009310:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 8009314:	f8b7 108c 	ldrh.w	r1, [r7, #140]	@ 0x8c
 8009318:	2200      	movs	r2, #0
 800931a:	4618      	mov	r0, r3
 800931c:	f008 fbcc 	bl	8011ab8 <HAL_GPIO_WritePin>
    // register size is always 2 bytes + 1 Byte for Address
    HAL_SPI_TransmitReceive(&hspi, (uint8_t *) (&spiRegisterData), rxData, 3, 100);
 8009320:	f107 020c 	add.w	r2, r7, #12
 8009324:	f107 0108 	add.w	r1, r7, #8
 8009328:	f107 0024 	add.w	r0, r7, #36	@ 0x24
 800932c:	2364      	movs	r3, #100	@ 0x64
 800932e:	9300      	str	r3, [sp, #0]
 8009330:	2303      	movs	r3, #3
 8009332:	f00a fc02 	bl	8013b3a <HAL_SPI_TransmitReceive>
    HAL_GPIO_WritePin(csPin.gpio, csPin.gpioPinMask, GPIO_PIN_SET);
 8009336:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 800933a:	f8b7 108c 	ldrh.w	r1, [r7, #140]	@ 0x8c
 800933e:	2201      	movs	r2, #1
 8009340:	4618      	mov	r0, r3
 8009342:	f008 fbb9 	bl	8011ab8 <HAL_GPIO_WritePin>
    return ((rxData[1] << 8) + rxData[2]);
 8009346:	7b7b      	ldrb	r3, [r7, #13]
 8009348:	021b      	lsls	r3, r3, #8
 800934a:	b29b      	uxth	r3, r3
 800934c:	7bba      	ldrb	r2, [r7, #14]
 800934e:	4413      	add	r3, r2
 8009350:	b29b      	uxth	r3, r3
}
 8009352:	4618      	mov	r0, r3
 8009354:	3714      	adds	r7, #20
 8009356:	46bd      	mov	sp, r7
 8009358:	e8bd 4090 	ldmia.w	sp!, {r4, r7, lr}
 800935c:	b004      	add	sp, #16
 800935e:	4770      	bx	lr
 8009360:	080175d0 	.word	0x080175d0

08009364 <smokeSensorADPD188Init>:
    return HAL_ERROR;
}

//----------------------------------------------------------------------------------------------------------------------

HAL_StatusTypeDef smokeSensorADPD188Init(SPI_HandleTypeDef hspi, struct CsPin csPin) {
 8009364:	b084      	sub	sp, #16
 8009366:	b5b0      	push	{r4, r5, r7, lr}
 8009368:	b09c      	sub	sp, #112	@ 0x70
 800936a:	af1a      	add	r7, sp, #104	@ 0x68
 800936c:	f107 0418 	add.w	r4, r7, #24
 8009370:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
    uint16_t mode = 0;
 8009374:	2300      	movs	r3, #0
 8009376:	80fb      	strh	r3, [r7, #6]
    //read_fifo_state=0;
    // run  recommended start-up sequence defined in the DS P 24

    // 1- enable 32K clock
    union SampleClockRegister sampleClockRegister = {.bits = {0x12, 0, 1, 0, 0x26}};
 8009378:	4b44      	ldr	r3, [pc, #272]	@ (800948c <smokeSensorADPD188Init+0x128>)
 800937a:	881b      	ldrh	r3, [r3, #0]
 800937c:	80bb      	strh	r3, [r7, #4]
    while(writeToRegister(SAMPLE_CLK_REGISTER, sampleClockRegister.raw, hspi, csPin, true) != HAL_OK);
 800937e:	bf00      	nop
 8009380:	254b      	movs	r5, #75	@ 0x4b
 8009382:	88bc      	ldrh	r4, [r7, #4]
 8009384:	2301      	movs	r3, #1
 8009386:	9319      	str	r3, [sp, #100]	@ 0x64
 8009388:	aa17      	add	r2, sp, #92	@ 0x5c
 800938a:	f107 037c 	add.w	r3, r7, #124	@ 0x7c
 800938e:	e893 0003 	ldmia.w	r3, {r0, r1}
 8009392:	e882 0003 	stmia.w	r2, {r0, r1}
 8009396:	4668      	mov	r0, sp
 8009398:	f107 0320 	add.w	r3, r7, #32
 800939c:	225c      	movs	r2, #92	@ 0x5c
 800939e:	4619      	mov	r1, r3
 80093a0:	f00e f880 	bl	80174a4 <memcpy>
 80093a4:	f107 0318 	add.w	r3, r7, #24
 80093a8:	cb0c      	ldmia	r3, {r2, r3}
 80093aa:	4621      	mov	r1, r4
 80093ac:	4628      	mov	r0, r5
 80093ae:	f7ff ff25 	bl	80091fc <writeToRegister>
 80093b2:	4603      	mov	r3, r0
 80093b4:	2b00      	cmp	r3, #0
 80093b6:	d1e3      	bne.n	8009380 <smokeSensorADPD188Init+0x1c>

    // 2- go to Program mode
    setDeviceMode(hspi, PROGRAM, csPin);
 80093b8:	aa16      	add	r2, sp, #88	@ 0x58
 80093ba:	f107 037c 	add.w	r3, r7, #124	@ 0x7c
 80093be:	e893 0003 	ldmia.w	r3, {r0, r1}
 80093c2:	e882 0003 	stmia.w	r2, {r0, r1}
 80093c6:	2301      	movs	r3, #1
 80093c8:	9315      	str	r3, [sp, #84]	@ 0x54
 80093ca:	4668      	mov	r0, sp
 80093cc:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 80093d0:	2254      	movs	r2, #84	@ 0x54
 80093d2:	4619      	mov	r1, r3
 80093d4:	f00e f866 	bl	80174a4 <memcpy>
 80093d8:	f107 0318 	add.w	r3, r7, #24
 80093dc:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 80093de:	f7ff fec7 	bl	8009170 <setDeviceMode>
    // 3-   additional configurations --> default config
    // config the sensor with recommended configurations except for sampling frequency and fifo update
    config(hspi, csPin);
 80093e2:	aa15      	add	r2, sp, #84	@ 0x54
 80093e4:	f107 037c 	add.w	r3, r7, #124	@ 0x7c
 80093e8:	e893 0003 	ldmia.w	r3, {r0, r1}
 80093ec:	e882 0003 	stmia.w	r2, {r0, r1}
 80093f0:	4668      	mov	r0, sp
 80093f2:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 80093f6:	2254      	movs	r2, #84	@ 0x54
 80093f8:	4619      	mov	r1, r3
 80093fa:	f00e f853 	bl	80174a4 <memcpy>
 80093fe:	f107 0318 	add.w	r3, r7, #24
 8009402:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8009404:	f000 fa74 	bl	80098f0 <config>

    // 4-go to Normal Mode
    setDeviceMode(hspi, NORMAL, csPin);
 8009408:	aa16      	add	r2, sp, #88	@ 0x58
 800940a:	f107 037c 	add.w	r3, r7, #124	@ 0x7c
 800940e:	e893 0003 	ldmia.w	r3, {r0, r1}
 8009412:	e882 0003 	stmia.w	r2, {r0, r1}
 8009416:	2302      	movs	r3, #2
 8009418:	9315      	str	r3, [sp, #84]	@ 0x54
 800941a:	4668      	mov	r0, sp
 800941c:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 8009420:	2254      	movs	r2, #84	@ 0x54
 8009422:	4619      	mov	r1, r3
 8009424:	f00e f83e 	bl	80174a4 <memcpy>
 8009428:	f107 0318 	add.w	r3, r7, #24
 800942c:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 800942e:	f7ff fe9f 	bl	8009170 <setDeviceMode>
    mode = readRegisterData(MODE_REGISTER, hspi, csPin);
 8009432:	2410      	movs	r4, #16
 8009434:	aa16      	add	r2, sp, #88	@ 0x58
 8009436:	f107 037c 	add.w	r3, r7, #124	@ 0x7c
 800943a:	e893 0003 	ldmia.w	r3, {r0, r1}
 800943e:	e882 0003 	stmia.w	r2, {r0, r1}
 8009442:	4668      	mov	r0, sp
 8009444:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8009448:	2258      	movs	r2, #88	@ 0x58
 800944a:	4619      	mov	r1, r3
 800944c:	f00e f82a 	bl	80174a4 <memcpy>
 8009450:	f107 0318 	add.w	r3, r7, #24
 8009454:	cb0e      	ldmia	r3, {r1, r2, r3}
 8009456:	4620      	mov	r0, r4
 8009458:	f7ff ff38 	bl	80092cc <readRegisterData>
 800945c:	4603      	mov	r3, r0
 800945e:	80fb      	strh	r3, [r7, #6]

    HAL_Delay(500);
 8009460:	f44f 70fa 	mov.w	r0, #500	@ 0x1f4
 8009464:	f005 fbca 	bl	800ebfc <HAL_Delay>

    startTime = HAL_GetTick();
 8009468:	f005 fbbc 	bl	800ebe4 <HAL_GetTick>
 800946c:	4603      	mov	r3, r0
 800946e:	4a08      	ldr	r2, [pc, #32]	@ (8009490 <smokeSensorADPD188Init+0x12c>)
 8009470:	6013      	str	r3, [r2, #0]

    if (mode == 2)  // mode =2  --> Normal mode
 8009472:	88fb      	ldrh	r3, [r7, #6]
 8009474:	2b02      	cmp	r3, #2
 8009476:	d101      	bne.n	800947c <smokeSensorADPD188Init+0x118>
    {
        return HAL_OK;
 8009478:	2300      	movs	r3, #0
 800947a:	e000      	b.n	800947e <smokeSensorADPD188Init+0x11a>
    }
    return HAL_ERROR;
 800947c:	2301      	movs	r3, #1

    // startTime = HAL_GetTick();
}
 800947e:	4618      	mov	r0, r3
 8009480:	3708      	adds	r7, #8
 8009482:	46bd      	mov	sp, r7
 8009484:	e8bd 40b0 	ldmia.w	sp!, {r4, r5, r7, lr}
 8009488:	b004      	add	sp, #16
 800948a:	4770      	bx	lr
 800948c:	080175d4 	.word	0x080175d4
 8009490:	200000bc 	.word	0x200000bc

08009494 <readFifo>:


uint8_t Mode_Flag = 0;
_ADP_rawData readRawData;
_ADP_rawData readFifo(SPI_HandleTypeDef hspi, struct CsPin csPin)
{
 8009494:	b084      	sub	sp, #16
 8009496:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800949a:	b0a0      	sub	sp, #128	@ 0x80
 800949c:	af18      	add	r7, sp, #96	@ 0x60
 800949e:	f107 0638 	add.w	r6, r7, #56	@ 0x38
 80094a2:	e886 000f 	stmia.w	r6, {r0, r1, r2, r3}
  // read 64 bits of fifo  (32 bits for each slot )
    uint16_t rxData[4] = {};
 80094a6:	f107 030c 	add.w	r3, r7, #12
 80094aa:	2200      	movs	r2, #0
 80094ac:	601a      	str	r2, [r3, #0]
 80094ae:	605a      	str	r2, [r3, #4]
    union FifoData fifoData = {.bytes = {0, 0}, .raw = 0};
 80094b0:	f04f 0200 	mov.w	r2, #0
 80094b4:	f04f 0300 	mov.w	r3, #0
 80094b8:	e9c7 2300 	strd	r2, r3, [r7]

    // read Fifo data
     if (read_fifo_state==0)
 80094bc:	4b5e      	ldr	r3, [pc, #376]	@ (8009638 <readFifo+0x1a4>)
 80094be:	781b      	ldrb	r3, [r3, #0]
 80094c0:	2b00      	cmp	r3, #0
 80094c2:	d139      	bne.n	8009538 <readFifo+0xa4>
     {
       uint32_t cnt_1000ms_fifo=HAL_GetTick();
 80094c4:	f005 fb8e 	bl	800ebe4 <HAL_GetTick>
 80094c8:	61b8      	str	r0, [r7, #24]

       // after 1000 ms, data reading start!
       if ( abs(startTime - cnt_1000ms_fifo) >= 1000 )
 80094ca:	4b5c      	ldr	r3, [pc, #368]	@ (800963c <readFifo+0x1a8>)
 80094cc:	681a      	ldr	r2, [r3, #0]
 80094ce:	69bb      	ldr	r3, [r7, #24]
 80094d0:	1ad3      	subs	r3, r2, r3
 80094d2:	2b00      	cmp	r3, #0
 80094d4:	bfb8      	it	lt
 80094d6:	425b      	neglt	r3, r3
 80094d8:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 80094dc:	db2c      	blt.n	8009538 <readFifo+0xa4>
       {
    	 uint8_t isChange = 0;
 80094de:	2300      	movs	r3, #0
 80094e0:	77fb      	strb	r3, [r7, #31]
    	 if(abs(ui.IR_Offset - IR_Offset) > 20)
 80094e2:	4b57      	ldr	r3, [pc, #348]	@ (8009640 <readFifo+0x1ac>)
 80094e4:	899b      	ldrh	r3, [r3, #12]
 80094e6:	461a      	mov	r2, r3
 80094e8:	4b56      	ldr	r3, [pc, #344]	@ (8009644 <readFifo+0x1b0>)
 80094ea:	881b      	ldrh	r3, [r3, #0]
 80094ec:	1ad3      	subs	r3, r2, r3
 80094ee:	2b00      	cmp	r3, #0
 80094f0:	bfb8      	it	lt
 80094f2:	425b      	neglt	r3, r3
 80094f4:	2b14      	cmp	r3, #20
 80094f6:	dd05      	ble.n	8009504 <readFifo+0x70>
    	 {
    		 ui.IR_Offset = IR_Offset;
 80094f8:	4b52      	ldr	r3, [pc, #328]	@ (8009644 <readFifo+0x1b0>)
 80094fa:	881a      	ldrh	r2, [r3, #0]
 80094fc:	4b50      	ldr	r3, [pc, #320]	@ (8009640 <readFifo+0x1ac>)
 80094fe:	819a      	strh	r2, [r3, #12]
    		 isChange = 1;
 8009500:	2301      	movs	r3, #1
 8009502:	77fb      	strb	r3, [r7, #31]
    	 }
    	 if(abs(ui.Blue_IR_Offset - Blue_IR_Offset) > 20){
 8009504:	4b4e      	ldr	r3, [pc, #312]	@ (8009640 <readFifo+0x1ac>)
 8009506:	89db      	ldrh	r3, [r3, #14]
 8009508:	461a      	mov	r2, r3
 800950a:	4b4f      	ldr	r3, [pc, #316]	@ (8009648 <readFifo+0x1b4>)
 800950c:	881b      	ldrh	r3, [r3, #0]
 800950e:	1ad3      	subs	r3, r2, r3
 8009510:	2b00      	cmp	r3, #0
 8009512:	bfb8      	it	lt
 8009514:	425b      	neglt	r3, r3
 8009516:	2b14      	cmp	r3, #20
 8009518:	dd05      	ble.n	8009526 <readFifo+0x92>
    		 ui.Blue_IR_Offset = Blue_IR_Offset;
 800951a:	4b4b      	ldr	r3, [pc, #300]	@ (8009648 <readFifo+0x1b4>)
 800951c:	881a      	ldrh	r2, [r3, #0]
 800951e:	4b48      	ldr	r3, [pc, #288]	@ (8009640 <readFifo+0x1ac>)
 8009520:	81da      	strh	r2, [r3, #14]
    		 isChange = 1;
 8009522:	2301      	movs	r3, #1
 8009524:	77fb      	strb	r3, [r7, #31]
    	 }
    	 if(isChange){
 8009526:	7ffb      	ldrb	r3, [r7, #31]
 8009528:	2b00      	cmp	r3, #0
 800952a:	d002      	beq.n	8009532 <readFifo+0x9e>
             EEPROM.SaveData_Flag = 1;
 800952c:	4b47      	ldr	r3, [pc, #284]	@ (800964c <readFifo+0x1b8>)
 800952e:	2201      	movs	r2, #1
 8009530:	701a      	strb	r2, [r3, #0]
    	 }
         read_fifo_state = 1;
 8009532:	4b41      	ldr	r3, [pc, #260]	@ (8009638 <readFifo+0x1a4>)
 8009534:	2201      	movs	r2, #1
 8009536:	701a      	strb	r2, [r3, #0]
       }
     }


    for (uint8_t i = 0; i < 4; i++)
 8009538:	2300      	movs	r3, #0
 800953a:	77bb      	strb	r3, [r7, #30]
 800953c:	e020      	b.n	8009580 <readFifo+0xec>
    {
        rxData[i] = readRegisterData(FIFO_ACCESS_REGISTER, hspi, csPin);
 800953e:	f04f 0860 	mov.w	r8, #96	@ 0x60
 8009542:	7fbe      	ldrb	r6, [r7, #30]
 8009544:	aa16      	add	r2, sp, #88	@ 0x58
 8009546:	f107 039c 	add.w	r3, r7, #156	@ 0x9c
 800954a:	e893 0003 	ldmia.w	r3, {r0, r1}
 800954e:	e882 0003 	stmia.w	r2, {r0, r1}
 8009552:	4668      	mov	r0, sp
 8009554:	f107 0344 	add.w	r3, r7, #68	@ 0x44
 8009558:	2258      	movs	r2, #88	@ 0x58
 800955a:	4619      	mov	r1, r3
 800955c:	f00d ffa2 	bl	80174a4 <memcpy>
 8009560:	f107 0338 	add.w	r3, r7, #56	@ 0x38
 8009564:	cb0e      	ldmia	r3, {r1, r2, r3}
 8009566:	4640      	mov	r0, r8
 8009568:	f7ff feb0 	bl	80092cc <readRegisterData>
 800956c:	4603      	mov	r3, r0
 800956e:	461a      	mov	r2, r3
 8009570:	0073      	lsls	r3, r6, #1
 8009572:	3320      	adds	r3, #32
 8009574:	443b      	add	r3, r7
 8009576:	f823 2c14 	strh.w	r2, [r3, #-20]
    for (uint8_t i = 0; i < 4; i++)
 800957a:	7fbb      	ldrb	r3, [r7, #30]
 800957c:	3301      	adds	r3, #1
 800957e:	77bb      	strb	r3, [r7, #30]
 8009580:	7fbb      	ldrb	r3, [r7, #30]
 8009582:	2b03      	cmp	r3, #3
 8009584:	d9db      	bls.n	800953e <readFifo+0xaa>
    	setDeviceMode(hspi, NORMAL, csPin);
    }
    */


    setDeviceMode(hspi, PROGRAM, csPin);
 8009586:	aa16      	add	r2, sp, #88	@ 0x58
 8009588:	f107 039c 	add.w	r3, r7, #156	@ 0x9c
 800958c:	e893 0003 	ldmia.w	r3, {r0, r1}
 8009590:	e882 0003 	stmia.w	r2, {r0, r1}
 8009594:	2301      	movs	r3, #1
 8009596:	9315      	str	r3, [sp, #84]	@ 0x54
 8009598:	4668      	mov	r0, sp
 800959a:	f107 0348 	add.w	r3, r7, #72	@ 0x48
 800959e:	2254      	movs	r2, #84	@ 0x54
 80095a0:	4619      	mov	r1, r3
 80095a2:	f00d ff7f 	bl	80174a4 <memcpy>
 80095a6:	f107 0338 	add.w	r3, r7, #56	@ 0x38
 80095aa:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 80095ac:	f7ff fde0 	bl	8009170 <setDeviceMode>

   // HAL_Delay(2);

    setDeviceMode(hspi, NORMAL, csPin);
 80095b0:	aa16      	add	r2, sp, #88	@ 0x58
 80095b2:	f107 039c 	add.w	r3, r7, #156	@ 0x9c
 80095b6:	e893 0003 	ldmia.w	r3, {r0, r1}
 80095ba:	e882 0003 	stmia.w	r2, {r0, r1}
 80095be:	2302      	movs	r3, #2
 80095c0:	9315      	str	r3, [sp, #84]	@ 0x54
 80095c2:	4668      	mov	r0, sp
 80095c4:	f107 0348 	add.w	r3, r7, #72	@ 0x48
 80095c8:	2254      	movs	r2, #84	@ 0x54
 80095ca:	4619      	mov	r1, r3
 80095cc:	f00d ff6a 	bl	80174a4 <memcpy>
 80095d0:	f107 0338 	add.w	r3, r7, #56	@ 0x38
 80095d4:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 80095d6:	f7ff fdcb 	bl	8009170 <setDeviceMode>



    // copy rxData into fifoData structure
    memcpy(&fifoData.raw, rxData, 8);
 80095da:	68fc      	ldr	r4, [r7, #12]
 80095dc:	693d      	ldr	r5, [r7, #16]
 80095de:	4622      	mov	r2, r4
 80095e0:	462b      	mov	r3, r5
 80095e2:	e9c7 2300 	strd	r2, r3, [r7]

    // adp raw data
    Data_A = (fifoData.raw >> 32)&0xffff;  // blue_led value default 780~790
 80095e6:	e9d7 0100 	ldrd	r0, r1, [r7]
 80095ea:	f04f 0200 	mov.w	r2, #0
 80095ee:	f04f 0300 	mov.w	r3, #0
 80095f2:	000a      	movs	r2, r1
 80095f4:	2300      	movs	r3, #0
 80095f6:	b292      	uxth	r2, r2
 80095f8:	4b15      	ldr	r3, [pc, #84]	@ (8009650 <readFifo+0x1bc>)
 80095fa:	801a      	strh	r2, [r3, #0]
    Data_B = fifoData.raw&0xffff;          // infra_red_led value default 480~500
 80095fc:	e9d7 2300 	ldrd	r2, r3, [r7]
 8009600:	b292      	uxth	r2, r2
 8009602:	4b14      	ldr	r3, [pc, #80]	@ (8009654 <readFifo+0x1c0>)
 8009604:	801a      	strh	r2, [r3, #0]

    // check_err_data using stop point-----
    readRawData.raw_ADP_Data_A=Data_A;
 8009606:	4b12      	ldr	r3, [pc, #72]	@ (8009650 <readFifo+0x1bc>)
 8009608:	881a      	ldrh	r2, [r3, #0]
 800960a:	4b13      	ldr	r3, [pc, #76]	@ (8009658 <readFifo+0x1c4>)
 800960c:	801a      	strh	r2, [r3, #0]
    readRawData.raw_ADP_Data_B=Data_B;
 800960e:	4b11      	ldr	r3, [pc, #68]	@ (8009654 <readFifo+0x1c0>)
 8009610:	881a      	ldrh	r2, [r3, #0]
 8009612:	4b11      	ldr	r3, [pc, #68]	@ (8009658 <readFifo+0x1c4>)
 8009614:	805a      	strh	r2, [r3, #2]

    return readRawData;
 8009616:	4b10      	ldr	r3, [pc, #64]	@ (8009658 <readFifo+0x1c4>)
 8009618:	681b      	ldr	r3, [r3, #0]
 800961a:	617b      	str	r3, [r7, #20]
 800961c:	2300      	movs	r3, #0
 800961e:	8aba      	ldrh	r2, [r7, #20]
 8009620:	f362 030f 	bfi	r3, r2, #0, #16
 8009624:	8afa      	ldrh	r2, [r7, #22]
 8009626:	f362 431f 	bfi	r3, r2, #16, #16


}
 800962a:	4618      	mov	r0, r3
 800962c:	3720      	adds	r7, #32
 800962e:	46bd      	mov	sp, r7
 8009630:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8009634:	b004      	add	sp, #16
 8009636:	4770      	bx	lr
 8009638:	200000c4 	.word	0x200000c4
 800963c:	200000bc 	.word	0x200000bc
 8009640:	200004f0 	.word	0x200004f0
 8009644:	20000000 	.word	0x20000000
 8009648:	20000002 	.word	0x20000002
 800964c:	20000298 	.word	0x20000298
 8009650:	200000c0 	.word	0x200000c0
 8009654:	200000c2 	.word	0x200000c2
 8009658:	200000cc 	.word	0x200000cc

0800965c <readData>:
uint16_t Data_A_Offset = 0;
uint16_t Data_B_Offset = 0;
_result_adp_data ADP_RESULT;

_result_adp_data readData(SPI_HandleTypeDef hspi, struct CsPin csPin)    // 구조체 변수 ADP_RESULT 리턴
{
 800965c:	b084      	sub	sp, #16
 800965e:	b5b0      	push	{r4, r5, r7, lr}
 8009660:	b0a2      	sub	sp, #136	@ 0x88
 8009662:	af1a      	add	r7, sp, #104	@ 0x68
 8009664:	f107 0430 	add.w	r4, r7, #48	@ 0x30
 8009668:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
  _ADP_rawData raw_adp_data = {0,0};
 800966c:	2300      	movs	r3, #0
 800966e:	813b      	strh	r3, [r7, #8]
 8009670:	2300      	movs	r3, #0
 8009672:	817b      	strh	r3, [r7, #10]
  _ADP_rawData dummy_data = {0,0};
 8009674:	2300      	movs	r3, #0
 8009676:	80bb      	strh	r3, [r7, #4]
 8009678:	2300      	movs	r3, #0
 800967a:	80fb      	strh	r3, [r7, #6]
  //update Fifo with new readings
  union DataAccessCtrl dataAccessCtrl = {.bits={0, 0, 0, 0}, .raw = 0};
 800967c:	2300      	movs	r3, #0
 800967e:	803b      	strh	r3, [r7, #0]
  writeToRegister(DATA_ACCESS_CONTROL_REGISTER, dataAccessCtrl.raw, hspi, csPin, true);
 8009680:	255f      	movs	r5, #95	@ 0x5f
 8009682:	883c      	ldrh	r4, [r7, #0]
 8009684:	2301      	movs	r3, #1
 8009686:	9319      	str	r3, [sp, #100]	@ 0x64
 8009688:	aa17      	add	r2, sp, #92	@ 0x5c
 800968a:	f107 0394 	add.w	r3, r7, #148	@ 0x94
 800968e:	e893 0003 	ldmia.w	r3, {r0, r1}
 8009692:	e882 0003 	stmia.w	r2, {r0, r1}
 8009696:	4668      	mov	r0, sp
 8009698:	f107 0338 	add.w	r3, r7, #56	@ 0x38
 800969c:	225c      	movs	r2, #92	@ 0x5c
 800969e:	4619      	mov	r1, r3
 80096a0:	f00d ff00 	bl	80174a4 <memcpy>
 80096a4:	f107 0330 	add.w	r3, r7, #48	@ 0x30
 80096a8:	cb0c      	ldmia	r3, {r2, r3}
 80096aa:	4621      	mov	r1, r4
 80096ac:	4628      	mov	r0, r5
 80096ae:	f7ff fda5 	bl	80091fc <writeToRegister>

  // if sampling  time is elapsed Hold Samples in the Fifo
  dataAccessCtrl.bits.slotADataHold = 1;
 80096b2:	783b      	ldrb	r3, [r7, #0]
 80096b4:	f043 0302 	orr.w	r3, r3, #2
 80096b8:	703b      	strb	r3, [r7, #0]
  dataAccessCtrl.bits.slotBDataHold = 1;
 80096ba:	783b      	ldrb	r3, [r7, #0]
 80096bc:	f043 0304 	orr.w	r3, r3, #4
 80096c0:	703b      	strb	r3, [r7, #0]

  writeToRegister(DATA_ACCESS_CONTROL_REGISTER, dataAccessCtrl.raw, hspi, csPin, true);
 80096c2:	255f      	movs	r5, #95	@ 0x5f
 80096c4:	883c      	ldrh	r4, [r7, #0]
 80096c6:	2301      	movs	r3, #1
 80096c8:	9319      	str	r3, [sp, #100]	@ 0x64
 80096ca:	aa17      	add	r2, sp, #92	@ 0x5c
 80096cc:	f107 0394 	add.w	r3, r7, #148	@ 0x94
 80096d0:	e893 0003 	ldmia.w	r3, {r0, r1}
 80096d4:	e882 0003 	stmia.w	r2, {r0, r1}
 80096d8:	4668      	mov	r0, sp
 80096da:	f107 0338 	add.w	r3, r7, #56	@ 0x38
 80096de:	225c      	movs	r2, #92	@ 0x5c
 80096e0:	4619      	mov	r1, r3
 80096e2:	f00d fedf 	bl	80174a4 <memcpy>
 80096e6:	f107 0330 	add.w	r3, r7, #48	@ 0x30
 80096ea:	cb0c      	ldmia	r3, {r2, r3}
 80096ec:	4621      	mov	r1, r4
 80096ee:	4628      	mov	r0, r5
 80096f0:	f7ff fd84 	bl	80091fc <writeToRegister>





  if (read_fifo_state==0)
 80096f4:	4b6c      	ldr	r3, [pc, #432]	@ (80098a8 <readData+0x24c>)
 80096f6:	781b      	ldrb	r3, [r3, #0]
 80096f8:	2b00      	cmp	r3, #0
 80096fa:	f040 8093 	bne.w	8009824 <readData+0x1c8>
  {
    //Calc average ADP data to delete background noise
    dummy_data = readFifo(hspi,csPin);
 80096fe:	aa15      	add	r2, sp, #84	@ 0x54
 8009700:	f107 0394 	add.w	r3, r7, #148	@ 0x94
 8009704:	e893 0003 	ldmia.w	r3, {r0, r1}
 8009708:	e882 0003 	stmia.w	r2, {r0, r1}
 800970c:	4668      	mov	r0, sp
 800970e:	f107 0340 	add.w	r3, r7, #64	@ 0x40
 8009712:	2254      	movs	r2, #84	@ 0x54
 8009714:	4619      	mov	r1, r3
 8009716:	f00d fec5 	bl	80174a4 <memcpy>
 800971a:	f107 0330 	add.w	r3, r7, #48	@ 0x30
 800971e:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8009720:	f7ff feb8 	bl	8009494 <readFifo>
 8009724:	4603      	mov	r3, r0
 8009726:	607b      	str	r3, [r7, #4]
    for (uint8_t k=0; k<backNoiseArray; k++)
 8009728:	2300      	movs	r3, #0
 800972a:	77fb      	strb	r3, [r7, #31]
 800972c:	e014      	b.n	8009758 <readData+0xfc>
	{
		Data_A_backNoise[k]=Data_A_backNoise[k+1];
 800972e:	7ffb      	ldrb	r3, [r7, #31]
 8009730:	1c5a      	adds	r2, r3, #1
 8009732:	7ffb      	ldrb	r3, [r7, #31]
 8009734:	495d      	ldr	r1, [pc, #372]	@ (80098ac <readData+0x250>)
 8009736:	f831 1012 	ldrh.w	r1, [r1, r2, lsl #1]
 800973a:	4a5c      	ldr	r2, [pc, #368]	@ (80098ac <readData+0x250>)
 800973c:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
		Data_B_backNoise[k]=Data_B_backNoise[k+1];
 8009740:	7ffb      	ldrb	r3, [r7, #31]
 8009742:	1c5a      	adds	r2, r3, #1
 8009744:	7ffb      	ldrb	r3, [r7, #31]
 8009746:	495a      	ldr	r1, [pc, #360]	@ (80098b0 <readData+0x254>)
 8009748:	f831 1012 	ldrh.w	r1, [r1, r2, lsl #1]
 800974c:	4a58      	ldr	r2, [pc, #352]	@ (80098b0 <readData+0x254>)
 800974e:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
    for (uint8_t k=0; k<backNoiseArray; k++)
 8009752:	7ffb      	ldrb	r3, [r7, #31]
 8009754:	3301      	adds	r3, #1
 8009756:	77fb      	strb	r3, [r7, #31]
 8009758:	7ffb      	ldrb	r3, [r7, #31]
 800975a:	2b63      	cmp	r3, #99	@ 0x63
 800975c:	d9e7      	bls.n	800972e <readData+0xd2>
	}
	Data_A_backNoise[backNoiseArray-1]=dummy_data.raw_ADP_Data_A;
 800975e:	88ba      	ldrh	r2, [r7, #4]
 8009760:	4b52      	ldr	r3, [pc, #328]	@ (80098ac <readData+0x250>)
 8009762:	f8a3 20c6 	strh.w	r2, [r3, #198]	@ 0xc6
	Data_B_backNoise[backNoiseArray-1]=dummy_data.raw_ADP_Data_B;
 8009766:	88fa      	ldrh	r2, [r7, #6]
 8009768:	4b51      	ldr	r3, [pc, #324]	@ (80098b0 <readData+0x254>)
 800976a:	f8a3 20c6 	strh.w	r2, [r3, #198]	@ 0xc6
	Data_A_Offset_Sum += dummy_data.raw_ADP_Data_A;
 800976e:	88bb      	ldrh	r3, [r7, #4]
 8009770:	461a      	mov	r2, r3
 8009772:	4b50      	ldr	r3, [pc, #320]	@ (80098b4 <readData+0x258>)
 8009774:	681b      	ldr	r3, [r3, #0]
 8009776:	4413      	add	r3, r2
 8009778:	4a4e      	ldr	r2, [pc, #312]	@ (80098b4 <readData+0x258>)
 800977a:	6013      	str	r3, [r2, #0]
	Data_B_Offset_Sum += dummy_data.raw_ADP_Data_B;
 800977c:	88fb      	ldrh	r3, [r7, #6]
 800977e:	461a      	mov	r2, r3
 8009780:	4b4d      	ldr	r3, [pc, #308]	@ (80098b8 <readData+0x25c>)
 8009782:	681b      	ldr	r3, [r3, #0]
 8009784:	4413      	add	r3, r2
 8009786:	4a4c      	ldr	r2, [pc, #304]	@ (80098b8 <readData+0x25c>)
 8009788:	6013      	str	r3, [r2, #0]
	offset_cnt++;
 800978a:	4b4c      	ldr	r3, [pc, #304]	@ (80098bc <readData+0x260>)
 800978c:	681b      	ldr	r3, [r3, #0]
 800978e:	3301      	adds	r3, #1
 8009790:	4a4a      	ldr	r2, [pc, #296]	@ (80098bc <readData+0x260>)
 8009792:	6013      	str	r3, [r2, #0]

	uint32_t sum_Data_A=0,sum_Data_B=0;
 8009794:	2300      	movs	r3, #0
 8009796:	61bb      	str	r3, [r7, #24]
 8009798:	2300      	movs	r3, #0
 800979a:	617b      	str	r3, [r7, #20]
	for (uint8_t k=0; k<backNoiseArray; k++)
 800979c:	2300      	movs	r3, #0
 800979e:	74fb      	strb	r3, [r7, #19]
 80097a0:	e016      	b.n	80097d0 <readData+0x174>
	{
		sum_Data_A+=Data_A_backNoise[k];
 80097a2:	7cfb      	ldrb	r3, [r7, #19]
 80097a4:	4a41      	ldr	r2, [pc, #260]	@ (80098ac <readData+0x250>)
 80097a6:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 80097aa:	461a      	mov	r2, r3
 80097ac:	69bb      	ldr	r3, [r7, #24]
 80097ae:	4413      	add	r3, r2
 80097b0:	61bb      	str	r3, [r7, #24]
		sum_Data_B+=Data_B_backNoise[k];
 80097b2:	7cfb      	ldrb	r3, [r7, #19]
 80097b4:	4a3e      	ldr	r2, [pc, #248]	@ (80098b0 <readData+0x254>)
 80097b6:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 80097ba:	461a      	mov	r2, r3
 80097bc:	697b      	ldr	r3, [r7, #20]
 80097be:	4413      	add	r3, r2
 80097c0:	617b      	str	r3, [r7, #20]
		check_A=sum_Data_A;
 80097c2:	69bb      	ldr	r3, [r7, #24]
 80097c4:	b29a      	uxth	r2, r3
 80097c6:	4b3e      	ldr	r3, [pc, #248]	@ (80098c0 <readData+0x264>)
 80097c8:	801a      	strh	r2, [r3, #0]
	for (uint8_t k=0; k<backNoiseArray; k++)
 80097ca:	7cfb      	ldrb	r3, [r7, #19]
 80097cc:	3301      	adds	r3, #1
 80097ce:	74fb      	strb	r3, [r7, #19]
 80097d0:	7cfb      	ldrb	r3, [r7, #19]
 80097d2:	2b63      	cmp	r3, #99	@ 0x63
 80097d4:	d9e5      	bls.n	80097a2 <readData+0x146>
	}
	Data_A_Offset = Data_A_Offset_Sum / offset_cnt;
 80097d6:	4b37      	ldr	r3, [pc, #220]	@ (80098b4 <readData+0x258>)
 80097d8:	681a      	ldr	r2, [r3, #0]
 80097da:	4b38      	ldr	r3, [pc, #224]	@ (80098bc <readData+0x260>)
 80097dc:	681b      	ldr	r3, [r3, #0]
 80097de:	fbb2 f3f3 	udiv	r3, r2, r3
 80097e2:	b29a      	uxth	r2, r3
 80097e4:	4b37      	ldr	r3, [pc, #220]	@ (80098c4 <readData+0x268>)
 80097e6:	801a      	strh	r2, [r3, #0]
	Data_B_Offset = Data_B_Offset_Sum / offset_cnt;
 80097e8:	4b33      	ldr	r3, [pc, #204]	@ (80098b8 <readData+0x25c>)
 80097ea:	681a      	ldr	r2, [r3, #0]
 80097ec:	4b33      	ldr	r3, [pc, #204]	@ (80098bc <readData+0x260>)
 80097ee:	681b      	ldr	r3, [r3, #0]
 80097f0:	fbb2 f3f3 	udiv	r3, r2, r3
 80097f4:	b29a      	uxth	r2, r3
 80097f6:	4b34      	ldr	r3, [pc, #208]	@ (80098c8 <readData+0x26c>)
 80097f8:	801a      	strh	r2, [r3, #0]
	Blue_IR_Offset=sum_Data_A/backNoiseArray; // value err
 80097fa:	69bb      	ldr	r3, [r7, #24]
 80097fc:	4a33      	ldr	r2, [pc, #204]	@ (80098cc <readData+0x270>)
 80097fe:	fba2 2303 	umull	r2, r3, r2, r3
 8009802:	095b      	lsrs	r3, r3, #5
 8009804:	b29a      	uxth	r2, r3
 8009806:	4b32      	ldr	r3, [pc, #200]	@ (80098d0 <readData+0x274>)
 8009808:	801a      	strh	r2, [r3, #0]
	check_B=avg_data_A;
 800980a:	4b32      	ldr	r3, [pc, #200]	@ (80098d4 <readData+0x278>)
 800980c:	881a      	ldrh	r2, [r3, #0]
 800980e:	4b32      	ldr	r3, [pc, #200]	@ (80098d8 <readData+0x27c>)
 8009810:	801a      	strh	r2, [r3, #0]
	IR_Offset=sum_Data_B/backNoiseArray;
 8009812:	697b      	ldr	r3, [r7, #20]
 8009814:	4a2d      	ldr	r2, [pc, #180]	@ (80098cc <readData+0x270>)
 8009816:	fba2 2303 	umull	r2, r3, r2, r3
 800981a:	095b      	lsrs	r3, r3, #5
 800981c:	b29a      	uxth	r2, r3
 800981e:	4b2f      	ldr	r3, [pc, #188]	@ (80098dc <readData+0x280>)
 8009820:	801a      	strh	r2, [r3, #0]
 8009822:	e014      	b.n	800984e <readData+0x1f2>

  }
  else
  {
	  raw_adp_data = readFifo(hspi, csPin);
 8009824:	aa15      	add	r2, sp, #84	@ 0x54
 8009826:	f107 0394 	add.w	r3, r7, #148	@ 0x94
 800982a:	e893 0003 	ldmia.w	r3, {r0, r1}
 800982e:	e882 0003 	stmia.w	r2, {r0, r1}
 8009832:	4668      	mov	r0, sp
 8009834:	f107 0340 	add.w	r3, r7, #64	@ 0x40
 8009838:	2254      	movs	r2, #84	@ 0x54
 800983a:	4619      	mov	r1, r3
 800983c:	f00d fe32 	bl	80174a4 <memcpy>
 8009840:	f107 0330 	add.w	r3, r7, #48	@ 0x30
 8009844:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8009846:	f7ff fe25 	bl	8009494 <readFifo>
 800984a:	4603      	mov	r3, r0
 800984c:	60bb      	str	r3, [r7, #8]




  // 데이터 처리
  processed_A = raw_adp_data.raw_ADP_Data_A-ui.Blue_IR_Offset >= 0 ? raw_adp_data.raw_ADP_Data_A - ui.Blue_IR_Offset : 0;
 800984e:	893b      	ldrh	r3, [r7, #8]
 8009850:	461a      	mov	r2, r3
 8009852:	4b23      	ldr	r3, [pc, #140]	@ (80098e0 <readData+0x284>)
 8009854:	89db      	ldrh	r3, [r3, #14]
 8009856:	1ad3      	subs	r3, r2, r3
 8009858:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
 800985c:	b29a      	uxth	r2, r3
 800985e:	4b21      	ldr	r3, [pc, #132]	@ (80098e4 <readData+0x288>)
 8009860:	801a      	strh	r2, [r3, #0]
  processed_B = raw_adp_data.raw_ADP_Data_B-ui.IR_Offset >= 0 ? raw_adp_data.raw_ADP_Data_B - ui.IR_Offset : 0;
 8009862:	897b      	ldrh	r3, [r7, #10]
 8009864:	461a      	mov	r2, r3
 8009866:	4b1e      	ldr	r3, [pc, #120]	@ (80098e0 <readData+0x284>)
 8009868:	899b      	ldrh	r3, [r3, #12]
 800986a:	1ad3      	subs	r3, r2, r3
 800986c:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
 8009870:	b29a      	uxth	r2, r3
 8009872:	4b1d      	ldr	r3, [pc, #116]	@ (80098e8 <readData+0x28c>)
 8009874:	801a      	strh	r2, [r3, #0]
  ADP_RESULT.result_Blue_val = filting_finish_data.final_filt_Data_A;
  ADP_RESULT.result_IR_val = filting_finish_data.final_filt_Data_B;
*/
//  ADP_RESULT.result_Blue_val = raw_adp_data.raw_ADP_Data_A;
//  ADP_RESULT.result_IR_val = raw_adp_data.raw_ADP_Data_B;
  ADP_RESULT.result_Blue_val = processed_A;
 8009876:	4b1b      	ldr	r3, [pc, #108]	@ (80098e4 <readData+0x288>)
 8009878:	881a      	ldrh	r2, [r3, #0]
 800987a:	4b1c      	ldr	r3, [pc, #112]	@ (80098ec <readData+0x290>)
 800987c:	801a      	strh	r2, [r3, #0]
  ADP_RESULT.result_IR_val = processed_B;
 800987e:	4b1a      	ldr	r3, [pc, #104]	@ (80098e8 <readData+0x28c>)
 8009880:	881a      	ldrh	r2, [r3, #0]
 8009882:	4b1a      	ldr	r3, [pc, #104]	@ (80098ec <readData+0x290>)
 8009884:	805a      	strh	r2, [r3, #2]

  //raw_adp_data.raw = 0; // initialize

  return ADP_RESULT;
 8009886:	4b19      	ldr	r3, [pc, #100]	@ (80098ec <readData+0x290>)
 8009888:	681b      	ldr	r3, [r3, #0]
 800988a:	60fb      	str	r3, [r7, #12]
 800988c:	2300      	movs	r3, #0
 800988e:	89ba      	ldrh	r2, [r7, #12]
 8009890:	f362 030f 	bfi	r3, r2, #0, #16
 8009894:	89fa      	ldrh	r2, [r7, #14]
 8009896:	f362 431f 	bfi	r3, r2, #16, #16
}
 800989a:	4618      	mov	r0, r3
 800989c:	3720      	adds	r7, #32
 800989e:	46bd      	mov	sp, r7
 80098a0:	e8bd 40b0 	ldmia.w	sp!, {r4, r5, r7, lr}
 80098a4:	b004      	add	sp, #16
 80098a6:	4770      	bx	lr
 80098a8:	200000c4 	.word	0x200000c4
 80098ac:	200000d8 	.word	0x200000d8
 80098b0:	200001a0 	.word	0x200001a0
 80098b4:	20000268 	.word	0x20000268
 80098b8:	2000026c 	.word	0x2000026c
 80098bc:	20000270 	.word	0x20000270
 80098c0:	200000d0 	.word	0x200000d0
 80098c4:	20000274 	.word	0x20000274
 80098c8:	20000276 	.word	0x20000276
 80098cc:	51eb851f 	.word	0x51eb851f
 80098d0:	20000002 	.word	0x20000002
 80098d4:	200000d4 	.word	0x200000d4
 80098d8:	200000d2 	.word	0x200000d2
 80098dc:	20000000 	.word	0x20000000
 80098e0:	200004f0 	.word	0x200004f0
 80098e4:	200000c6 	.word	0x200000c6
 80098e8:	200000c8 	.word	0x200000c8
 80098ec:	20000278 	.word	0x20000278

080098f0 <config>:

//----------------------------------------------------------------------------------------------------------------------

void config(SPI_HandleTypeDef hspi, struct CsPin csPin) {
 80098f0:	b084      	sub	sp, #16
 80098f2:	b580      	push	{r7, lr}
 80098f4:	b09a      	sub	sp, #104	@ 0x68
 80098f6:	af1a      	add	r7, sp, #104	@ 0x68
 80098f8:	f107 0c08 	add.w	ip, r7, #8
 80098fc:	e88c 000f 	stmia.w	ip, {r0, r1, r2, r3}

    // write recommanded configurations  DS P42
    //while (writeToRegister(0x11, 0x30A9, hspi, csPin, true) != HAL_OK);
    while (writeToRegister(0x11, 0x20A9, hspi, csPin, true) != HAL_OK);
 8009900:	bf00      	nop
 8009902:	2301      	movs	r3, #1
 8009904:	9319      	str	r3, [sp, #100]	@ 0x64
 8009906:	aa17      	add	r2, sp, #92	@ 0x5c
 8009908:	f107 036c 	add.w	r3, r7, #108	@ 0x6c
 800990c:	e893 0003 	ldmia.w	r3, {r0, r1}
 8009910:	e882 0003 	stmia.w	r2, {r0, r1}
 8009914:	4668      	mov	r0, sp
 8009916:	f107 0310 	add.w	r3, r7, #16
 800991a:	225c      	movs	r2, #92	@ 0x5c
 800991c:	4619      	mov	r1, r3
 800991e:	f00d fdc1 	bl	80174a4 <memcpy>
 8009922:	f107 0308 	add.w	r3, r7, #8
 8009926:	cb0c      	ldmia	r3, {r2, r3}
 8009928:	f242 01a9 	movw	r1, #8361	@ 0x20a9
 800992c:	2011      	movs	r0, #17
 800992e:	f7ff fc65 	bl	80091fc <writeToRegister>
 8009932:	4603      	mov	r3, r0
 8009934:	2b00      	cmp	r3, #0
 8009936:	d1e4      	bne.n	8009902 <config+0x12>
    while (writeToRegister(0x12, 0x0028, hspi, csPin, true) != HAL_OK); // 16 Hz ***********
 8009938:	bf00      	nop
 800993a:	2301      	movs	r3, #1
 800993c:	9319      	str	r3, [sp, #100]	@ 0x64
 800993e:	aa17      	add	r2, sp, #92	@ 0x5c
 8009940:	f107 036c 	add.w	r3, r7, #108	@ 0x6c
 8009944:	e893 0003 	ldmia.w	r3, {r0, r1}
 8009948:	e882 0003 	stmia.w	r2, {r0, r1}
 800994c:	4668      	mov	r0, sp
 800994e:	f107 0310 	add.w	r3, r7, #16
 8009952:	225c      	movs	r2, #92	@ 0x5c
 8009954:	4619      	mov	r1, r3
 8009956:	f00d fda5 	bl	80174a4 <memcpy>
 800995a:	f107 0308 	add.w	r3, r7, #8
 800995e:	cb0c      	ldmia	r3, {r2, r3}
 8009960:	2128      	movs	r1, #40	@ 0x28
 8009962:	2012      	movs	r0, #18
 8009964:	f7ff fc4a 	bl	80091fc <writeToRegister>
 8009968:	4603      	mov	r3, r0
 800996a:	2b00      	cmp	r3, #0
 800996c:	d1e5      	bne.n	800993a <config+0x4a>
    /*
     * Sampling frequency: fSAMPLE = 32 kHz/(Register 0x12, Bits[15:0] × 4).
For example, 100 Hz = 0x0050; 200 Hz = 0x0028
     */
    while (writeToRegister(0x14, 0x011D, hspi, csPin, true) != HAL_OK); // when using fifo data read
 800996e:	bf00      	nop
 8009970:	2301      	movs	r3, #1
 8009972:	9319      	str	r3, [sp, #100]	@ 0x64
 8009974:	aa17      	add	r2, sp, #92	@ 0x5c
 8009976:	f107 036c 	add.w	r3, r7, #108	@ 0x6c
 800997a:	e893 0003 	ldmia.w	r3, {r0, r1}
 800997e:	e882 0003 	stmia.w	r2, {r0, r1}
 8009982:	4668      	mov	r0, sp
 8009984:	f107 0310 	add.w	r3, r7, #16
 8009988:	225c      	movs	r2, #92	@ 0x5c
 800998a:	4619      	mov	r1, r3
 800998c:	f00d fd8a 	bl	80174a4 <memcpy>
 8009990:	f107 0308 	add.w	r3, r7, #8
 8009994:	cb0c      	ldmia	r3, {r2, r3}
 8009996:	f240 111d 	movw	r1, #285	@ 0x11d
 800999a:	2014      	movs	r0, #20
 800999c:	f7ff fc2e 	bl	80091fc <writeToRegister>
 80099a0:	4603      	mov	r3, r0
 80099a2:	2b00      	cmp	r3, #0
 80099a4:	d1e4      	bne.n	8009970 <config+0x80>
//    while (writeToRegister(0x14, 0x550, hspi, csPin, true) != HAL_OK);  // when using independence slot channel
    while (writeToRegister(0x15, 0x0, hspi, csPin, true) != HAL_OK);
 80099a6:	bf00      	nop
 80099a8:	2301      	movs	r3, #1
 80099aa:	9319      	str	r3, [sp, #100]	@ 0x64
 80099ac:	aa17      	add	r2, sp, #92	@ 0x5c
 80099ae:	f107 036c 	add.w	r3, r7, #108	@ 0x6c
 80099b2:	e893 0003 	ldmia.w	r3, {r0, r1}
 80099b6:	e882 0003 	stmia.w	r2, {r0, r1}
 80099ba:	4668      	mov	r0, sp
 80099bc:	f107 0310 	add.w	r3, r7, #16
 80099c0:	225c      	movs	r2, #92	@ 0x5c
 80099c2:	4619      	mov	r1, r3
 80099c4:	f00d fd6e 	bl	80174a4 <memcpy>
 80099c8:	f107 0308 	add.w	r3, r7, #8
 80099cc:	cb0c      	ldmia	r3, {r2, r3}
 80099ce:	2100      	movs	r1, #0
 80099d0:	2015      	movs	r0, #21
 80099d2:	f7ff fc13 	bl	80091fc <writeToRegister>
 80099d6:	4603      	mov	r3, r0
 80099d8:	2b00      	cmp	r3, #0
 80099da:	d1e5      	bne.n	80099a8 <config+0xb8>
    while (writeToRegister(0x17, 0x09, hspi, csPin, true) != HAL_OK);
 80099dc:	bf00      	nop
 80099de:	2301      	movs	r3, #1
 80099e0:	9319      	str	r3, [sp, #100]	@ 0x64
 80099e2:	aa17      	add	r2, sp, #92	@ 0x5c
 80099e4:	f107 036c 	add.w	r3, r7, #108	@ 0x6c
 80099e8:	e893 0003 	ldmia.w	r3, {r0, r1}
 80099ec:	e882 0003 	stmia.w	r2, {r0, r1}
 80099f0:	4668      	mov	r0, sp
 80099f2:	f107 0310 	add.w	r3, r7, #16
 80099f6:	225c      	movs	r2, #92	@ 0x5c
 80099f8:	4619      	mov	r1, r3
 80099fa:	f00d fd53 	bl	80174a4 <memcpy>
 80099fe:	f107 0308 	add.w	r3, r7, #8
 8009a02:	cb0c      	ldmia	r3, {r2, r3}
 8009a04:	2109      	movs	r1, #9
 8009a06:	2017      	movs	r0, #23
 8009a08:	f7ff fbf8 	bl	80091fc <writeToRegister>
 8009a0c:	4603      	mov	r3, r0
 8009a0e:	2b00      	cmp	r3, #0
 8009a10:	d1e5      	bne.n	80099de <config+0xee>
    while (writeToRegister(0x18, 0x00, hspi, csPin, true) != HAL_OK);
 8009a12:	bf00      	nop
 8009a14:	2301      	movs	r3, #1
 8009a16:	9319      	str	r3, [sp, #100]	@ 0x64
 8009a18:	aa17      	add	r2, sp, #92	@ 0x5c
 8009a1a:	f107 036c 	add.w	r3, r7, #108	@ 0x6c
 8009a1e:	e893 0003 	ldmia.w	r3, {r0, r1}
 8009a22:	e882 0003 	stmia.w	r2, {r0, r1}
 8009a26:	4668      	mov	r0, sp
 8009a28:	f107 0310 	add.w	r3, r7, #16
 8009a2c:	225c      	movs	r2, #92	@ 0x5c
 8009a2e:	4619      	mov	r1, r3
 8009a30:	f00d fd38 	bl	80174a4 <memcpy>
 8009a34:	f107 0308 	add.w	r3, r7, #8
 8009a38:	cb0c      	ldmia	r3, {r2, r3}
 8009a3a:	2100      	movs	r1, #0
 8009a3c:	2018      	movs	r0, #24
 8009a3e:	f7ff fbdd 	bl	80091fc <writeToRegister>
 8009a42:	4603      	mov	r3, r0
 8009a44:	2b00      	cmp	r3, #0
 8009a46:	d1e5      	bne.n	8009a14 <config+0x124>
    while (writeToRegister(0x19, 0x3FFF, hspi, csPin, true) != HAL_OK);
 8009a48:	bf00      	nop
 8009a4a:	2301      	movs	r3, #1
 8009a4c:	9319      	str	r3, [sp, #100]	@ 0x64
 8009a4e:	aa17      	add	r2, sp, #92	@ 0x5c
 8009a50:	f107 036c 	add.w	r3, r7, #108	@ 0x6c
 8009a54:	e893 0003 	ldmia.w	r3, {r0, r1}
 8009a58:	e882 0003 	stmia.w	r2, {r0, r1}
 8009a5c:	4668      	mov	r0, sp
 8009a5e:	f107 0310 	add.w	r3, r7, #16
 8009a62:	225c      	movs	r2, #92	@ 0x5c
 8009a64:	4619      	mov	r1, r3
 8009a66:	f00d fd1d 	bl	80174a4 <memcpy>
 8009a6a:	f107 0308 	add.w	r3, r7, #8
 8009a6e:	cb0c      	ldmia	r3, {r2, r3}
 8009a70:	f643 71ff 	movw	r1, #16383	@ 0x3fff
 8009a74:	2019      	movs	r0, #25
 8009a76:	f7ff fbc1 	bl	80091fc <writeToRegister>
 8009a7a:	4603      	mov	r3, r0
 8009a7c:	2b00      	cmp	r3, #0
 8009a7e:	d1e4      	bne.n	8009a4a <config+0x15a>
    while (writeToRegister(0x1A, 0x3FFF, hspi, csPin, true) != HAL_OK);
 8009a80:	bf00      	nop
 8009a82:	2301      	movs	r3, #1
 8009a84:	9319      	str	r3, [sp, #100]	@ 0x64
 8009a86:	aa17      	add	r2, sp, #92	@ 0x5c
 8009a88:	f107 036c 	add.w	r3, r7, #108	@ 0x6c
 8009a8c:	e893 0003 	ldmia.w	r3, {r0, r1}
 8009a90:	e882 0003 	stmia.w	r2, {r0, r1}
 8009a94:	4668      	mov	r0, sp
 8009a96:	f107 0310 	add.w	r3, r7, #16
 8009a9a:	225c      	movs	r2, #92	@ 0x5c
 8009a9c:	4619      	mov	r1, r3
 8009a9e:	f00d fd01 	bl	80174a4 <memcpy>
 8009aa2:	f107 0308 	add.w	r3, r7, #8
 8009aa6:	cb0c      	ldmia	r3, {r2, r3}
 8009aa8:	f643 71ff 	movw	r1, #16383	@ 0x3fff
 8009aac:	201a      	movs	r0, #26
 8009aae:	f7ff fba5 	bl	80091fc <writeToRegister>
 8009ab2:	4603      	mov	r3, r0
 8009ab4:	2b00      	cmp	r3, #0
 8009ab6:	d1e4      	bne.n	8009a82 <config+0x192>
    while (writeToRegister(0x1B, 0x3FFF, hspi, csPin, true) != HAL_OK);
 8009ab8:	bf00      	nop
 8009aba:	2301      	movs	r3, #1
 8009abc:	9319      	str	r3, [sp, #100]	@ 0x64
 8009abe:	aa17      	add	r2, sp, #92	@ 0x5c
 8009ac0:	f107 036c 	add.w	r3, r7, #108	@ 0x6c
 8009ac4:	e893 0003 	ldmia.w	r3, {r0, r1}
 8009ac8:	e882 0003 	stmia.w	r2, {r0, r1}
 8009acc:	4668      	mov	r0, sp
 8009ace:	f107 0310 	add.w	r3, r7, #16
 8009ad2:	225c      	movs	r2, #92	@ 0x5c
 8009ad4:	4619      	mov	r1, r3
 8009ad6:	f00d fce5 	bl	80174a4 <memcpy>
 8009ada:	f107 0308 	add.w	r3, r7, #8
 8009ade:	cb0c      	ldmia	r3, {r2, r3}
 8009ae0:	f643 71ff 	movw	r1, #16383	@ 0x3fff
 8009ae4:	201b      	movs	r0, #27
 8009ae6:	f7ff fb89 	bl	80091fc <writeToRegister>
 8009aea:	4603      	mov	r3, r0
 8009aec:	2b00      	cmp	r3, #0
 8009aee:	d1e4      	bne.n	8009aba <config+0x1ca>
    while (writeToRegister(0x1D, 0x09, hspi, csPin, true) != HAL_OK);
 8009af0:	bf00      	nop
 8009af2:	2301      	movs	r3, #1
 8009af4:	9319      	str	r3, [sp, #100]	@ 0x64
 8009af6:	aa17      	add	r2, sp, #92	@ 0x5c
 8009af8:	f107 036c 	add.w	r3, r7, #108	@ 0x6c
 8009afc:	e893 0003 	ldmia.w	r3, {r0, r1}
 8009b00:	e882 0003 	stmia.w	r2, {r0, r1}
 8009b04:	4668      	mov	r0, sp
 8009b06:	f107 0310 	add.w	r3, r7, #16
 8009b0a:	225c      	movs	r2, #92	@ 0x5c
 8009b0c:	4619      	mov	r1, r3
 8009b0e:	f00d fcc9 	bl	80174a4 <memcpy>
 8009b12:	f107 0308 	add.w	r3, r7, #8
 8009b16:	cb0c      	ldmia	r3, {r2, r3}
 8009b18:	2109      	movs	r1, #9
 8009b1a:	201d      	movs	r0, #29
 8009b1c:	f7ff fb6e 	bl	80091fc <writeToRegister>
 8009b20:	4603      	mov	r3, r0
 8009b22:	2b00      	cmp	r3, #0
 8009b24:	d1e5      	bne.n	8009af2 <config+0x202>
    while (writeToRegister(0x1E, 0x00, hspi, csPin, true) != HAL_OK);
 8009b26:	bf00      	nop
 8009b28:	2301      	movs	r3, #1
 8009b2a:	9319      	str	r3, [sp, #100]	@ 0x64
 8009b2c:	aa17      	add	r2, sp, #92	@ 0x5c
 8009b2e:	f107 036c 	add.w	r3, r7, #108	@ 0x6c
 8009b32:	e893 0003 	ldmia.w	r3, {r0, r1}
 8009b36:	e882 0003 	stmia.w	r2, {r0, r1}
 8009b3a:	4668      	mov	r0, sp
 8009b3c:	f107 0310 	add.w	r3, r7, #16
 8009b40:	225c      	movs	r2, #92	@ 0x5c
 8009b42:	4619      	mov	r1, r3
 8009b44:	f00d fcae 	bl	80174a4 <memcpy>
 8009b48:	f107 0308 	add.w	r3, r7, #8
 8009b4c:	cb0c      	ldmia	r3, {r2, r3}
 8009b4e:	2100      	movs	r1, #0
 8009b50:	201e      	movs	r0, #30
 8009b52:	f7ff fb53 	bl	80091fc <writeToRegister>
 8009b56:	4603      	mov	r3, r0
 8009b58:	2b00      	cmp	r3, #0
 8009b5a:	d1e5      	bne.n	8009b28 <config+0x238>
    while (writeToRegister(0x1F, 0x3FFF, hspi, csPin, true) != HAL_OK);
 8009b5c:	bf00      	nop
 8009b5e:	2301      	movs	r3, #1
 8009b60:	9319      	str	r3, [sp, #100]	@ 0x64
 8009b62:	aa17      	add	r2, sp, #92	@ 0x5c
 8009b64:	f107 036c 	add.w	r3, r7, #108	@ 0x6c
 8009b68:	e893 0003 	ldmia.w	r3, {r0, r1}
 8009b6c:	e882 0003 	stmia.w	r2, {r0, r1}
 8009b70:	4668      	mov	r0, sp
 8009b72:	f107 0310 	add.w	r3, r7, #16
 8009b76:	225c      	movs	r2, #92	@ 0x5c
 8009b78:	4619      	mov	r1, r3
 8009b7a:	f00d fc93 	bl	80174a4 <memcpy>
 8009b7e:	f107 0308 	add.w	r3, r7, #8
 8009b82:	cb0c      	ldmia	r3, {r2, r3}
 8009b84:	f643 71ff 	movw	r1, #16383	@ 0x3fff
 8009b88:	201f      	movs	r0, #31
 8009b8a:	f7ff fb37 	bl	80091fc <writeToRegister>
 8009b8e:	4603      	mov	r3, r0
 8009b90:	2b00      	cmp	r3, #0
 8009b92:	d1e4      	bne.n	8009b5e <config+0x26e>
    while (writeToRegister(0x20, 0x3FFF, hspi, csPin, true) != HAL_OK);
 8009b94:	bf00      	nop
 8009b96:	2301      	movs	r3, #1
 8009b98:	9319      	str	r3, [sp, #100]	@ 0x64
 8009b9a:	aa17      	add	r2, sp, #92	@ 0x5c
 8009b9c:	f107 036c 	add.w	r3, r7, #108	@ 0x6c
 8009ba0:	e893 0003 	ldmia.w	r3, {r0, r1}
 8009ba4:	e882 0003 	stmia.w	r2, {r0, r1}
 8009ba8:	4668      	mov	r0, sp
 8009baa:	f107 0310 	add.w	r3, r7, #16
 8009bae:	225c      	movs	r2, #92	@ 0x5c
 8009bb0:	4619      	mov	r1, r3
 8009bb2:	f00d fc77 	bl	80174a4 <memcpy>
 8009bb6:	f107 0308 	add.w	r3, r7, #8
 8009bba:	cb0c      	ldmia	r3, {r2, r3}
 8009bbc:	f643 71ff 	movw	r1, #16383	@ 0x3fff
 8009bc0:	2020      	movs	r0, #32
 8009bc2:	f7ff fb1b 	bl	80091fc <writeToRegister>
 8009bc6:	4603      	mov	r3, r0
 8009bc8:	2b00      	cmp	r3, #0
 8009bca:	d1e4      	bne.n	8009b96 <config+0x2a6>
    while (writeToRegister(0x21, 0x3FFF, hspi, csPin, true) != HAL_OK);
 8009bcc:	bf00      	nop
 8009bce:	2301      	movs	r3, #1
 8009bd0:	9319      	str	r3, [sp, #100]	@ 0x64
 8009bd2:	aa17      	add	r2, sp, #92	@ 0x5c
 8009bd4:	f107 036c 	add.w	r3, r7, #108	@ 0x6c
 8009bd8:	e893 0003 	ldmia.w	r3, {r0, r1}
 8009bdc:	e882 0003 	stmia.w	r2, {r0, r1}
 8009be0:	4668      	mov	r0, sp
 8009be2:	f107 0310 	add.w	r3, r7, #16
 8009be6:	225c      	movs	r2, #92	@ 0x5c
 8009be8:	4619      	mov	r1, r3
 8009bea:	f00d fc5b 	bl	80174a4 <memcpy>
 8009bee:	f107 0308 	add.w	r3, r7, #8
 8009bf2:	cb0c      	ldmia	r3, {r2, r3}
 8009bf4:	f643 71ff 	movw	r1, #16383	@ 0x3fff
 8009bf8:	2021      	movs	r0, #33	@ 0x21
 8009bfa:	f7ff faff 	bl	80091fc <writeToRegister>
 8009bfe:	4603      	mov	r3, r0
 8009c00:	2b00      	cmp	r3, #0
 8009c02:	d1e4      	bne.n	8009bce <config+0x2de>
    while (writeToRegister(0x22, 0x3539, hspi, csPin, true) != HAL_OK);
 8009c04:	bf00      	nop
 8009c06:	2301      	movs	r3, #1
 8009c08:	9319      	str	r3, [sp, #100]	@ 0x64
 8009c0a:	aa17      	add	r2, sp, #92	@ 0x5c
 8009c0c:	f107 036c 	add.w	r3, r7, #108	@ 0x6c
 8009c10:	e893 0003 	ldmia.w	r3, {r0, r1}
 8009c14:	e882 0003 	stmia.w	r2, {r0, r1}
 8009c18:	4668      	mov	r0, sp
 8009c1a:	f107 0310 	add.w	r3, r7, #16
 8009c1e:	225c      	movs	r2, #92	@ 0x5c
 8009c20:	4619      	mov	r1, r3
 8009c22:	f00d fc3f 	bl	80174a4 <memcpy>
 8009c26:	f107 0308 	add.w	r3, r7, #8
 8009c2a:	cb0c      	ldmia	r3, {r2, r3}
 8009c2c:	f243 5139 	movw	r1, #13625	@ 0x3539
 8009c30:	2022      	movs	r0, #34	@ 0x22
 8009c32:	f7ff fae3 	bl	80091fc <writeToRegister>
 8009c36:	4603      	mov	r3, r0
 8009c38:	2b00      	cmp	r3, #0
 8009c3a:	d1e4      	bne.n	8009c06 <config+0x316>
    while (writeToRegister(0x23, 0x3536, hspi, csPin, true) != HAL_OK);
 8009c3c:	bf00      	nop
 8009c3e:	2301      	movs	r3, #1
 8009c40:	9319      	str	r3, [sp, #100]	@ 0x64
 8009c42:	aa17      	add	r2, sp, #92	@ 0x5c
 8009c44:	f107 036c 	add.w	r3, r7, #108	@ 0x6c
 8009c48:	e893 0003 	ldmia.w	r3, {r0, r1}
 8009c4c:	e882 0003 	stmia.w	r2, {r0, r1}
 8009c50:	4668      	mov	r0, sp
 8009c52:	f107 0310 	add.w	r3, r7, #16
 8009c56:	225c      	movs	r2, #92	@ 0x5c
 8009c58:	4619      	mov	r1, r3
 8009c5a:	f00d fc23 	bl	80174a4 <memcpy>
 8009c5e:	f107 0308 	add.w	r3, r7, #8
 8009c62:	cb0c      	ldmia	r3, {r2, r3}
 8009c64:	f243 5136 	movw	r1, #13622	@ 0x3536
 8009c68:	2023      	movs	r0, #35	@ 0x23
 8009c6a:	f7ff fac7 	bl	80091fc <writeToRegister>
 8009c6e:	4603      	mov	r3, r0
 8009c70:	2b00      	cmp	r3, #0
 8009c72:	d1e4      	bne.n	8009c3e <config+0x34e>
    while (writeToRegister(0x24, 0x1530, hspi, csPin, true) != HAL_OK);
 8009c74:	bf00      	nop
 8009c76:	2301      	movs	r3, #1
 8009c78:	9319      	str	r3, [sp, #100]	@ 0x64
 8009c7a:	aa17      	add	r2, sp, #92	@ 0x5c
 8009c7c:	f107 036c 	add.w	r3, r7, #108	@ 0x6c
 8009c80:	e893 0003 	ldmia.w	r3, {r0, r1}
 8009c84:	e882 0003 	stmia.w	r2, {r0, r1}
 8009c88:	4668      	mov	r0, sp
 8009c8a:	f107 0310 	add.w	r3, r7, #16
 8009c8e:	225c      	movs	r2, #92	@ 0x5c
 8009c90:	4619      	mov	r1, r3
 8009c92:	f00d fc07 	bl	80174a4 <memcpy>
 8009c96:	f107 0308 	add.w	r3, r7, #8
 8009c9a:	cb0c      	ldmia	r3, {r2, r3}
 8009c9c:	f241 5130 	movw	r1, #5424	@ 0x1530
 8009ca0:	2024      	movs	r0, #36	@ 0x24
 8009ca2:	f7ff faab 	bl	80091fc <writeToRegister>
 8009ca6:	4603      	mov	r3, r0
 8009ca8:	2b00      	cmp	r3, #0
 8009caa:	d1e4      	bne.n	8009c76 <config+0x386>
    while (writeToRegister(0x25, 0x630C, hspi, csPin, true) != HAL_OK);
 8009cac:	bf00      	nop
 8009cae:	2301      	movs	r3, #1
 8009cb0:	9319      	str	r3, [sp, #100]	@ 0x64
 8009cb2:	aa17      	add	r2, sp, #92	@ 0x5c
 8009cb4:	f107 036c 	add.w	r3, r7, #108	@ 0x6c
 8009cb8:	e893 0003 	ldmia.w	r3, {r0, r1}
 8009cbc:	e882 0003 	stmia.w	r2, {r0, r1}
 8009cc0:	4668      	mov	r0, sp
 8009cc2:	f107 0310 	add.w	r3, r7, #16
 8009cc6:	225c      	movs	r2, #92	@ 0x5c
 8009cc8:	4619      	mov	r1, r3
 8009cca:	f00d fbeb 	bl	80174a4 <memcpy>
 8009cce:	f107 0308 	add.w	r3, r7, #8
 8009cd2:	cb0c      	ldmia	r3, {r2, r3}
 8009cd4:	f246 310c 	movw	r1, #25356	@ 0x630c
 8009cd8:	2025      	movs	r0, #37	@ 0x25
 8009cda:	f7ff fa8f 	bl	80091fc <writeToRegister>
 8009cde:	4603      	mov	r3, r0
 8009ce0:	2b00      	cmp	r3, #0
 8009ce2:	d1e4      	bne.n	8009cae <config+0x3be>
    while (writeToRegister(0x30, 0x320, hspi, csPin, true) != HAL_OK);
 8009ce4:	bf00      	nop
 8009ce6:	2301      	movs	r3, #1
 8009ce8:	9319      	str	r3, [sp, #100]	@ 0x64
 8009cea:	aa17      	add	r2, sp, #92	@ 0x5c
 8009cec:	f107 036c 	add.w	r3, r7, #108	@ 0x6c
 8009cf0:	e893 0003 	ldmia.w	r3, {r0, r1}
 8009cf4:	e882 0003 	stmia.w	r2, {r0, r1}
 8009cf8:	4668      	mov	r0, sp
 8009cfa:	f107 0310 	add.w	r3, r7, #16
 8009cfe:	225c      	movs	r2, #92	@ 0x5c
 8009d00:	4619      	mov	r1, r3
 8009d02:	f00d fbcf 	bl	80174a4 <memcpy>
 8009d06:	f107 0308 	add.w	r3, r7, #8
 8009d0a:	cb0c      	ldmia	r3, {r2, r3}
 8009d0c:	f44f 7148 	mov.w	r1, #800	@ 0x320
 8009d10:	2030      	movs	r0, #48	@ 0x30
 8009d12:	f7ff fa73 	bl	80091fc <writeToRegister>
 8009d16:	4603      	mov	r3, r0
 8009d18:	2b00      	cmp	r3, #0
 8009d1a:	d1e4      	bne.n	8009ce6 <config+0x3f6>
    while (writeToRegister(0x31, 0x040E, hspi, csPin, true) != HAL_OK);
 8009d1c:	bf00      	nop
 8009d1e:	2301      	movs	r3, #1
 8009d20:	9319      	str	r3, [sp, #100]	@ 0x64
 8009d22:	aa17      	add	r2, sp, #92	@ 0x5c
 8009d24:	f107 036c 	add.w	r3, r7, #108	@ 0x6c
 8009d28:	e893 0003 	ldmia.w	r3, {r0, r1}
 8009d2c:	e882 0003 	stmia.w	r2, {r0, r1}
 8009d30:	4668      	mov	r0, sp
 8009d32:	f107 0310 	add.w	r3, r7, #16
 8009d36:	225c      	movs	r2, #92	@ 0x5c
 8009d38:	4619      	mov	r1, r3
 8009d3a:	f00d fbb3 	bl	80174a4 <memcpy>
 8009d3e:	f107 0308 	add.w	r3, r7, #8
 8009d42:	cb0c      	ldmia	r3, {r2, r3}
 8009d44:	f240 410e 	movw	r1, #1038	@ 0x40e
 8009d48:	2031      	movs	r0, #49	@ 0x31
 8009d4a:	f7ff fa57 	bl	80091fc <writeToRegister>
 8009d4e:	4603      	mov	r3, r0
 8009d50:	2b00      	cmp	r3, #0
 8009d52:	d1e4      	bne.n	8009d1e <config+0x42e>
    while (writeToRegister(0x35, 0x320, hspi, csPin, true) != HAL_OK);
 8009d54:	bf00      	nop
 8009d56:	2301      	movs	r3, #1
 8009d58:	9319      	str	r3, [sp, #100]	@ 0x64
 8009d5a:	aa17      	add	r2, sp, #92	@ 0x5c
 8009d5c:	f107 036c 	add.w	r3, r7, #108	@ 0x6c
 8009d60:	e893 0003 	ldmia.w	r3, {r0, r1}
 8009d64:	e882 0003 	stmia.w	r2, {r0, r1}
 8009d68:	4668      	mov	r0, sp
 8009d6a:	f107 0310 	add.w	r3, r7, #16
 8009d6e:	225c      	movs	r2, #92	@ 0x5c
 8009d70:	4619      	mov	r1, r3
 8009d72:	f00d fb97 	bl	80174a4 <memcpy>
 8009d76:	f107 0308 	add.w	r3, r7, #8
 8009d7a:	cb0c      	ldmia	r3, {r2, r3}
 8009d7c:	f44f 7148 	mov.w	r1, #800	@ 0x320
 8009d80:	2035      	movs	r0, #53	@ 0x35
 8009d82:	f7ff fa3b 	bl	80091fc <writeToRegister>
 8009d86:	4603      	mov	r3, r0
 8009d88:	2b00      	cmp	r3, #0
 8009d8a:	d1e4      	bne.n	8009d56 <config+0x466>
    while (writeToRegister(0x36, 0x040E, hspi, csPin, true) != HAL_OK);
 8009d8c:	bf00      	nop
 8009d8e:	2301      	movs	r3, #1
 8009d90:	9319      	str	r3, [sp, #100]	@ 0x64
 8009d92:	aa17      	add	r2, sp, #92	@ 0x5c
 8009d94:	f107 036c 	add.w	r3, r7, #108	@ 0x6c
 8009d98:	e893 0003 	ldmia.w	r3, {r0, r1}
 8009d9c:	e882 0003 	stmia.w	r2, {r0, r1}
 8009da0:	4668      	mov	r0, sp
 8009da2:	f107 0310 	add.w	r3, r7, #16
 8009da6:	225c      	movs	r2, #92	@ 0x5c
 8009da8:	4619      	mov	r1, r3
 8009daa:	f00d fb7b 	bl	80174a4 <memcpy>
 8009dae:	f107 0308 	add.w	r3, r7, #8
 8009db2:	cb0c      	ldmia	r3, {r2, r3}
 8009db4:	f240 410e 	movw	r1, #1038	@ 0x40e
 8009db8:	2036      	movs	r0, #54	@ 0x36
 8009dba:	f7ff fa1f 	bl	80091fc <writeToRegister>
 8009dbe:	4603      	mov	r3, r0
 8009dc0:	2b00      	cmp	r3, #0
 8009dc2:	d1e4      	bne.n	8009d8e <config+0x49e>
    while (writeToRegister(0x39, 0x22F0, hspi, csPin, true) != HAL_OK);
 8009dc4:	bf00      	nop
 8009dc6:	2301      	movs	r3, #1
 8009dc8:	9319      	str	r3, [sp, #100]	@ 0x64
 8009dca:	aa17      	add	r2, sp, #92	@ 0x5c
 8009dcc:	f107 036c 	add.w	r3, r7, #108	@ 0x6c
 8009dd0:	e893 0003 	ldmia.w	r3, {r0, r1}
 8009dd4:	e882 0003 	stmia.w	r2, {r0, r1}
 8009dd8:	4668      	mov	r0, sp
 8009dda:	f107 0310 	add.w	r3, r7, #16
 8009dde:	225c      	movs	r2, #92	@ 0x5c
 8009de0:	4619      	mov	r1, r3
 8009de2:	f00d fb5f 	bl	80174a4 <memcpy>
 8009de6:	f107 0308 	add.w	r3, r7, #8
 8009dea:	cb0c      	ldmia	r3, {r2, r3}
 8009dec:	f242 21f0 	movw	r1, #8944	@ 0x22f0
 8009df0:	2039      	movs	r0, #57	@ 0x39
 8009df2:	f7ff fa03 	bl	80091fc <writeToRegister>
 8009df6:	4603      	mov	r3, r0
 8009df8:	2b00      	cmp	r3, #0
 8009dfa:	d1e4      	bne.n	8009dc6 <config+0x4d6>
    while (writeToRegister(0x3B, 0x22F0, hspi, csPin, true) != HAL_OK);
 8009dfc:	bf00      	nop
 8009dfe:	2301      	movs	r3, #1
 8009e00:	9319      	str	r3, [sp, #100]	@ 0x64
 8009e02:	aa17      	add	r2, sp, #92	@ 0x5c
 8009e04:	f107 036c 	add.w	r3, r7, #108	@ 0x6c
 8009e08:	e893 0003 	ldmia.w	r3, {r0, r1}
 8009e0c:	e882 0003 	stmia.w	r2, {r0, r1}
 8009e10:	4668      	mov	r0, sp
 8009e12:	f107 0310 	add.w	r3, r7, #16
 8009e16:	225c      	movs	r2, #92	@ 0x5c
 8009e18:	4619      	mov	r1, r3
 8009e1a:	f00d fb43 	bl	80174a4 <memcpy>
 8009e1e:	f107 0308 	add.w	r3, r7, #8
 8009e22:	cb0c      	ldmia	r3, {r2, r3}
 8009e24:	f242 21f0 	movw	r1, #8944	@ 0x22f0
 8009e28:	203b      	movs	r0, #59	@ 0x3b
 8009e2a:	f7ff f9e7 	bl	80091fc <writeToRegister>
 8009e2e:	4603      	mov	r3, r0
 8009e30:	2b00      	cmp	r3, #0
 8009e32:	d1e4      	bne.n	8009dfe <config+0x50e>
    while (writeToRegister(0x3C, 0x31C6, hspi, csPin, true) != HAL_OK);
 8009e34:	bf00      	nop
 8009e36:	2301      	movs	r3, #1
 8009e38:	9319      	str	r3, [sp, #100]	@ 0x64
 8009e3a:	aa17      	add	r2, sp, #92	@ 0x5c
 8009e3c:	f107 036c 	add.w	r3, r7, #108	@ 0x6c
 8009e40:	e893 0003 	ldmia.w	r3, {r0, r1}
 8009e44:	e882 0003 	stmia.w	r2, {r0, r1}
 8009e48:	4668      	mov	r0, sp
 8009e4a:	f107 0310 	add.w	r3, r7, #16
 8009e4e:	225c      	movs	r2, #92	@ 0x5c
 8009e50:	4619      	mov	r1, r3
 8009e52:	f00d fb27 	bl	80174a4 <memcpy>
 8009e56:	f107 0308 	add.w	r3, r7, #8
 8009e5a:	cb0c      	ldmia	r3, {r2, r3}
 8009e5c:	f243 11c6 	movw	r1, #12742	@ 0x31c6
 8009e60:	203c      	movs	r0, #60	@ 0x3c
 8009e62:	f7ff f9cb 	bl	80091fc <writeToRegister>
 8009e66:	4603      	mov	r3, r0
 8009e68:	2b00      	cmp	r3, #0
 8009e6a:	d1e4      	bne.n	8009e36 <config+0x546>
    while (writeToRegister(0x42, 0x1C34, hspi, csPin, true) != HAL_OK);
 8009e6c:	bf00      	nop
 8009e6e:	2301      	movs	r3, #1
 8009e70:	9319      	str	r3, [sp, #100]	@ 0x64
 8009e72:	aa17      	add	r2, sp, #92	@ 0x5c
 8009e74:	f107 036c 	add.w	r3, r7, #108	@ 0x6c
 8009e78:	e893 0003 	ldmia.w	r3, {r0, r1}
 8009e7c:	e882 0003 	stmia.w	r2, {r0, r1}
 8009e80:	4668      	mov	r0, sp
 8009e82:	f107 0310 	add.w	r3, r7, #16
 8009e86:	225c      	movs	r2, #92	@ 0x5c
 8009e88:	4619      	mov	r1, r3
 8009e8a:	f00d fb0b 	bl	80174a4 <memcpy>
 8009e8e:	f107 0308 	add.w	r3, r7, #8
 8009e92:	cb0c      	ldmia	r3, {r2, r3}
 8009e94:	f641 4134 	movw	r1, #7220	@ 0x1c34
 8009e98:	2042      	movs	r0, #66	@ 0x42
 8009e9a:	f7ff f9af 	bl	80091fc <writeToRegister>
 8009e9e:	4603      	mov	r3, r0
 8009ea0:	2b00      	cmp	r3, #0
 8009ea2:	d1e4      	bne.n	8009e6e <config+0x57e>
    while (writeToRegister(0x43, 0xADA5, hspi, csPin, true) != HAL_OK);
 8009ea4:	bf00      	nop
 8009ea6:	2301      	movs	r3, #1
 8009ea8:	9319      	str	r3, [sp, #100]	@ 0x64
 8009eaa:	aa17      	add	r2, sp, #92	@ 0x5c
 8009eac:	f107 036c 	add.w	r3, r7, #108	@ 0x6c
 8009eb0:	e893 0003 	ldmia.w	r3, {r0, r1}
 8009eb4:	e882 0003 	stmia.w	r2, {r0, r1}
 8009eb8:	4668      	mov	r0, sp
 8009eba:	f107 0310 	add.w	r3, r7, #16
 8009ebe:	225c      	movs	r2, #92	@ 0x5c
 8009ec0:	4619      	mov	r1, r3
 8009ec2:	f00d faef 	bl	80174a4 <memcpy>
 8009ec6:	f107 0308 	add.w	r3, r7, #8
 8009eca:	cb0c      	ldmia	r3, {r2, r3}
 8009ecc:	f64a 51a5 	movw	r1, #44453	@ 0xada5
 8009ed0:	2043      	movs	r0, #67	@ 0x43
 8009ed2:	f7ff f993 	bl	80091fc <writeToRegister>
 8009ed6:	4603      	mov	r3, r0
 8009ed8:	2b00      	cmp	r3, #0
 8009eda:	d1e4      	bne.n	8009ea6 <config+0x5b6>
    while (writeToRegister(0x44, 0x1C34, hspi, csPin, true) != HAL_OK);
 8009edc:	bf00      	nop
 8009ede:	2301      	movs	r3, #1
 8009ee0:	9319      	str	r3, [sp, #100]	@ 0x64
 8009ee2:	aa17      	add	r2, sp, #92	@ 0x5c
 8009ee4:	f107 036c 	add.w	r3, r7, #108	@ 0x6c
 8009ee8:	e893 0003 	ldmia.w	r3, {r0, r1}
 8009eec:	e882 0003 	stmia.w	r2, {r0, r1}
 8009ef0:	4668      	mov	r0, sp
 8009ef2:	f107 0310 	add.w	r3, r7, #16
 8009ef6:	225c      	movs	r2, #92	@ 0x5c
 8009ef8:	4619      	mov	r1, r3
 8009efa:	f00d fad3 	bl	80174a4 <memcpy>
 8009efe:	f107 0308 	add.w	r3, r7, #8
 8009f02:	cb0c      	ldmia	r3, {r2, r3}
 8009f04:	f641 4134 	movw	r1, #7220	@ 0x1c34
 8009f08:	2044      	movs	r0, #68	@ 0x44
 8009f0a:	f7ff f977 	bl	80091fc <writeToRegister>
 8009f0e:	4603      	mov	r3, r0
 8009f10:	2b00      	cmp	r3, #0
 8009f12:	d1e4      	bne.n	8009ede <config+0x5ee>
    while (writeToRegister(0x45, 0xADA5, hspi, csPin, true) != HAL_OK);
 8009f14:	bf00      	nop
 8009f16:	2301      	movs	r3, #1
 8009f18:	9319      	str	r3, [sp, #100]	@ 0x64
 8009f1a:	aa17      	add	r2, sp, #92	@ 0x5c
 8009f1c:	f107 036c 	add.w	r3, r7, #108	@ 0x6c
 8009f20:	e893 0003 	ldmia.w	r3, {r0, r1}
 8009f24:	e882 0003 	stmia.w	r2, {r0, r1}
 8009f28:	4668      	mov	r0, sp
 8009f2a:	f107 0310 	add.w	r3, r7, #16
 8009f2e:	225c      	movs	r2, #92	@ 0x5c
 8009f30:	4619      	mov	r1, r3
 8009f32:	f00d fab7 	bl	80174a4 <memcpy>
 8009f36:	f107 0308 	add.w	r3, r7, #8
 8009f3a:	cb0c      	ldmia	r3, {r2, r3}
 8009f3c:	f64a 51a5 	movw	r1, #44453	@ 0xada5
 8009f40:	2045      	movs	r0, #69	@ 0x45
 8009f42:	f7ff f95b 	bl	80091fc <writeToRegister>
 8009f46:	4603      	mov	r3, r0
 8009f48:	2b00      	cmp	r3, #0
 8009f4a:	d1e4      	bne.n	8009f16 <config+0x626>
    while (writeToRegister(0x58, 0x0544, hspi, csPin, true) != HAL_OK);
 8009f4c:	bf00      	nop
 8009f4e:	2301      	movs	r3, #1
 8009f50:	9319      	str	r3, [sp, #100]	@ 0x64
 8009f52:	aa17      	add	r2, sp, #92	@ 0x5c
 8009f54:	f107 036c 	add.w	r3, r7, #108	@ 0x6c
 8009f58:	e893 0003 	ldmia.w	r3, {r0, r1}
 8009f5c:	e882 0003 	stmia.w	r2, {r0, r1}
 8009f60:	4668      	mov	r0, sp
 8009f62:	f107 0310 	add.w	r3, r7, #16
 8009f66:	225c      	movs	r2, #92	@ 0x5c
 8009f68:	4619      	mov	r1, r3
 8009f6a:	f00d fa9b 	bl	80174a4 <memcpy>
 8009f6e:	f107 0308 	add.w	r3, r7, #8
 8009f72:	cb0c      	ldmia	r3, {r2, r3}
 8009f74:	f240 5144 	movw	r1, #1348	@ 0x544
 8009f78:	2058      	movs	r0, #88	@ 0x58
 8009f7a:	f7ff f93f 	bl	80091fc <writeToRegister>
 8009f7e:	4603      	mov	r3, r0
 8009f80:	2b00      	cmp	r3, #0
 8009f82:	d1e4      	bne.n	8009f4e <config+0x65e>
    while (writeToRegister(0x54, 0x0AA0, hspi, csPin, true) != HAL_OK);
 8009f84:	bf00      	nop
 8009f86:	2301      	movs	r3, #1
 8009f88:	9319      	str	r3, [sp, #100]	@ 0x64
 8009f8a:	aa17      	add	r2, sp, #92	@ 0x5c
 8009f8c:	f107 036c 	add.w	r3, r7, #108	@ 0x6c
 8009f90:	e893 0003 	ldmia.w	r3, {r0, r1}
 8009f94:	e882 0003 	stmia.w	r2, {r0, r1}
 8009f98:	4668      	mov	r0, sp
 8009f9a:	f107 0310 	add.w	r3, r7, #16
 8009f9e:	225c      	movs	r2, #92	@ 0x5c
 8009fa0:	4619      	mov	r1, r3
 8009fa2:	f00d fa7f 	bl	80174a4 <memcpy>
 8009fa6:	f107 0308 	add.w	r3, r7, #8
 8009faa:	cb0c      	ldmia	r3, {r2, r3}
 8009fac:	f44f 612a 	mov.w	r1, #2720	@ 0xaa0
 8009fb0:	2054      	movs	r0, #84	@ 0x54
 8009fb2:	f7ff f923 	bl	80091fc <writeToRegister>
 8009fb6:	4603      	mov	r3, r0
 8009fb8:	2b00      	cmp	r3, #0
 8009fba:	d1e4      	bne.n	8009f86 <config+0x696>
}
 8009fbc:	bf00      	nop
 8009fbe:	bf00      	nop
 8009fc0:	46bd      	mov	sp, r7
 8009fc2:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8009fc6:	b004      	add	sp, #16
 8009fc8:	4770      	bx	lr
	...

08009fcc <__NVIC_SystemReset>:
/**
  \brief   System Reset
  \details Initiates a system reset request to reset the MCU.
 */
__NO_RETURN __STATIC_INLINE void __NVIC_SystemReset(void)
{
 8009fcc:	b480      	push	{r7}
 8009fce:	af00      	add	r7, sp, #0
  \details Acts as a special kind of Data Memory Barrier.
           It completes when all explicit memory accesses before this instruction complete.
 */
__STATIC_FORCEINLINE void __DSB(void)
{
  __ASM volatile ("dsb 0xF":::"memory");
 8009fd0:	f3bf 8f4f 	dsb	sy
}
 8009fd4:	bf00      	nop
  __DSB();                                                          /* Ensure all outstanding memory accesses included
                                                                       buffered write are completed before reset */
  SCB->AIRCR  = (uint32_t)((0x5FAUL << SCB_AIRCR_VECTKEY_Pos)    |
                           (SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) |
 8009fd6:	4b06      	ldr	r3, [pc, #24]	@ (8009ff0 <__NVIC_SystemReset+0x24>)
 8009fd8:	68db      	ldr	r3, [r3, #12]
 8009fda:	f403 62e0 	and.w	r2, r3, #1792	@ 0x700
  SCB->AIRCR  = (uint32_t)((0x5FAUL << SCB_AIRCR_VECTKEY_Pos)    |
 8009fde:	4904      	ldr	r1, [pc, #16]	@ (8009ff0 <__NVIC_SystemReset+0x24>)
 8009fe0:	4b04      	ldr	r3, [pc, #16]	@ (8009ff4 <__NVIC_SystemReset+0x28>)
 8009fe2:	4313      	orrs	r3, r2
 8009fe4:	60cb      	str	r3, [r1, #12]
  __ASM volatile ("dsb 0xF":::"memory");
 8009fe6:	f3bf 8f4f 	dsb	sy
}
 8009fea:	bf00      	nop
                            SCB_AIRCR_SYSRESETREQ_Msk    );         /* Keep priority group unchanged */
  __DSB();                                                          /* Ensure completion of memory access */

  for(;;)                                                           /* wait until reset */
  {
    __NOP();
 8009fec:	bf00      	nop
 8009fee:	e7fd      	b.n	8009fec <__NVIC_SystemReset+0x20>
 8009ff0:	e000ed00 	.word	0xe000ed00
 8009ff4:	05fa0004 	.word	0x05fa0004

08009ff8 <FUN_Flash_event>:
/****************************************************************************/
/*	Overview	:															*/
/*	Return value:	void													*/
/****************************************************************************/
static void FUN_Flash_event(uint32_t u4f_flash_address, uint32_t u4f_flag)
{
 8009ff8:	b5b0      	push	{r4, r5, r7, lr}
 8009ffa:	b084      	sub	sp, #16
 8009ffc:	af00      	add	r7, sp, #0
 8009ffe:	6078      	str	r0, [r7, #4]
 800a000:	6039      	str	r1, [r7, #0]
	HAL_FLASH_Unlock();
 800a002:	f007 f8cd 	bl	80111a0 <HAL_FLASH_Unlock>

	__HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_OPTVERR);
 800a006:	4b16      	ldr	r3, [pc, #88]	@ (800a060 <FUN_Flash_event+0x68>)
 800a008:	f44f 4200 	mov.w	r2, #32768	@ 0x8000
 800a00c:	611a      	str	r2, [r3, #16]

	//uint32_t u4f_sector = FUN_Flash_GetSector(u4f_flash_address);

	//FLASH_If_Erase(u4f_flash_address);

	uint32_t PageError = 0;
 800a00e:	2300      	movs	r3, #0
 800a010:	60fb      	str	r3, [r7, #12]


	EraseInitStruct.TypeErase = FLASH_TYPEERASE_PAGES;
 800a012:	4b14      	ldr	r3, [pc, #80]	@ (800a064 <FUN_Flash_event+0x6c>)
 800a014:	2200      	movs	r2, #0
 800a016:	601a      	str	r2, [r3, #0]
	EraseInitStruct.Page = (u4f_flash_address - ADDR_FLASH_PAGE_0)/FLASH_PAGE_SIZE;
 800a018:	687b      	ldr	r3, [r7, #4]
 800a01a:	f103 4378 	add.w	r3, r3, #4160749568	@ 0xf8000000
 800a01e:	0adb      	lsrs	r3, r3, #11
 800a020:	4a10      	ldr	r2, [pc, #64]	@ (800a064 <FUN_Flash_event+0x6c>)
 800a022:	6093      	str	r3, [r2, #8]
	EraseInitStruct.NbPages = 1;
 800a024:	4b0f      	ldr	r3, [pc, #60]	@ (800a064 <FUN_Flash_event+0x6c>)
 800a026:	2201      	movs	r2, #1
 800a028:	60da      	str	r2, [r3, #12]
	status = HAL_FLASHEx_Erase(&EraseInitStruct, &PageError);
 800a02a:	f107 030c 	add.w	r3, r7, #12
 800a02e:	4619      	mov	r1, r3
 800a030:	480c      	ldr	r0, [pc, #48]	@ (800a064 <FUN_Flash_event+0x6c>)
 800a032:	f007 f99f 	bl	8011374 <HAL_FLASHEx_Erase>
 800a036:	4603      	mov	r3, r0
 800a038:	461a      	mov	r2, r3
 800a03a:	4b0b      	ldr	r3, [pc, #44]	@ (800a068 <FUN_Flash_event+0x70>)
 800a03c:	701a      	strb	r2, [r3, #0]

	HAL_FLASH_Program(FLASH_TYPEPROGRAM_DOUBLEWORD, u4f_flash_address, u4f_flag);
 800a03e:	683b      	ldr	r3, [r7, #0]
 800a040:	2200      	movs	r2, #0
 800a042:	461c      	mov	r4, r3
 800a044:	4615      	mov	r5, r2
 800a046:	4622      	mov	r2, r4
 800a048:	462b      	mov	r3, r5
 800a04a:	6879      	ldr	r1, [r7, #4]
 800a04c:	2000      	movs	r0, #0
 800a04e:	f007 f851 	bl	80110f4 <HAL_FLASH_Program>

	HAL_FLASH_Lock();
 800a052:	f007 f8c7 	bl	80111e4 <HAL_FLASH_Lock>
}
 800a056:	bf00      	nop
 800a058:	3710      	adds	r7, #16
 800a05a:	46bd      	mov	sp, r7
 800a05c:	bdb0      	pop	{r4, r5, r7, pc}
 800a05e:	bf00      	nop
 800a060:	40022000 	.word	0x40022000
 800a064:	20000280 	.word	0x20000280
 800a068:	20000290 	.word	0x20000290

0800a06c <FUN_bootloader_init>:
/****************************************************************************/
/*	Overview	:															*/
/*	Return value:	void													*/
/****************************************************************************/
void FUN_bootloader_init()
{
 800a06c:	b580      	push	{r7, lr}
 800a06e:	af00      	add	r7, sp, #0
	FUN_Flash_event(u4f_application_flag_address, 1);
 800a070:	4b03      	ldr	r3, [pc, #12]	@ (800a080 <FUN_bootloader_init+0x14>)
 800a072:	681b      	ldr	r3, [r3, #0]
 800a074:	2101      	movs	r1, #1
 800a076:	4618      	mov	r0, r3
 800a078:	f7ff ffbe 	bl	8009ff8 <FUN_Flash_event>
}
 800a07c:	bf00      	nop
 800a07e:	bd80      	pop	{r7, pc}
 800a080:	2000000c 	.word	0x2000000c

0800a084 <FUN_bootloader_freerun>:
/****************************************************************************/
/*	Overview	:															*/
/*	Return value:	void													*/
/****************************************************************************/
void FUN_bootloader_freerun()
{
 800a084:	b580      	push	{r7, lr}
 800a086:	b082      	sub	sp, #8
 800a088:	af00      	add	r7, sp, #0
	if(reboot_flag == 1)
 800a08a:	4b23      	ldr	r3, [pc, #140]	@ (800a118 <FUN_bootloader_freerun+0x94>)
 800a08c:	781b      	ldrb	r3, [r3, #0]
 800a08e:	2b01      	cmp	r3, #1
 800a090:	d13d      	bne.n	800a10e <FUN_bootloader_freerun+0x8a>
	{
		// boot �δ� ��� OK
		if(u1f_bootjump_flag == 1)
 800a092:	4b22      	ldr	r3, [pc, #136]	@ (800a11c <FUN_bootloader_freerun+0x98>)
 800a094:	781b      	ldrb	r3, [r3, #0]
 800a096:	2b01      	cmp	r3, #1
 800a098:	d139      	bne.n	800a10e <FUN_bootloader_freerun+0x8a>
		{
			HAL_UART_Abort_IT(&huart5);
 800a09a:	4821      	ldr	r0, [pc, #132]	@ (800a120 <FUN_bootloader_freerun+0x9c>)
 800a09c:	f00a feb8 	bl	8014e10 <HAL_UART_Abort_IT>
			FUN_Flash_event(u4f_application_flag_address, 0);
 800a0a0:	4b20      	ldr	r3, [pc, #128]	@ (800a124 <FUN_bootloader_freerun+0xa0>)
 800a0a2:	681b      	ldr	r3, [r3, #0]
 800a0a4:	2100      	movs	r1, #0
 800a0a6:	4618      	mov	r0, r3
 800a0a8:	f7ff ffa6 	bl	8009ff8 <FUN_Flash_event>

			HAL_Delay(100);
 800a0ac:	2064      	movs	r0, #100	@ 0x64
 800a0ae:	f004 fda5 	bl	800ebfc <HAL_Delay>
  __ASM volatile ("cpsid i" : : : "memory");
 800a0b2:	b672      	cpsid	i
}
 800a0b4:	bf00      	nop

			__disable_irq();


			for(volatile uint8_t i = 0; i < 8; i ++)
 800a0b6:	2300      	movs	r3, #0
 800a0b8:	71fb      	strb	r3, [r7, #7]
 800a0ba:	e00c      	b.n	800a0d6 <FUN_bootloader_freerun+0x52>
			{
				  NVIC->ICER[i] = 0xFFFFFFFF;
 800a0bc:	4a1a      	ldr	r2, [pc, #104]	@ (800a128 <FUN_bootloader_freerun+0xa4>)
 800a0be:	79fb      	ldrb	r3, [r7, #7]
 800a0c0:	b2db      	uxtb	r3, r3
 800a0c2:	3320      	adds	r3, #32
 800a0c4:	f04f 31ff 	mov.w	r1, #4294967295
 800a0c8:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
			for(volatile uint8_t i = 0; i < 8; i ++)
 800a0cc:	79fb      	ldrb	r3, [r7, #7]
 800a0ce:	b2db      	uxtb	r3, r3
 800a0d0:	3301      	adds	r3, #1
 800a0d2:	b2db      	uxtb	r3, r3
 800a0d4:	71fb      	strb	r3, [r7, #7]
 800a0d6:	79fb      	ldrb	r3, [r7, #7]
 800a0d8:	b2db      	uxtb	r3, r3
 800a0da:	2b07      	cmp	r3, #7
 800a0dc:	d9ee      	bls.n	800a0bc <FUN_bootloader_freerun+0x38>
			}
			for(volatile uint8_t i = 0; i < 8; i ++)
 800a0de:	2300      	movs	r3, #0
 800a0e0:	71bb      	strb	r3, [r7, #6]
 800a0e2:	e00c      	b.n	800a0fe <FUN_bootloader_freerun+0x7a>
			{
				  NVIC->ICPR[i] = 0xFFFFFFFF;
 800a0e4:	4a10      	ldr	r2, [pc, #64]	@ (800a128 <FUN_bootloader_freerun+0xa4>)
 800a0e6:	79bb      	ldrb	r3, [r7, #6]
 800a0e8:	b2db      	uxtb	r3, r3
 800a0ea:	3360      	adds	r3, #96	@ 0x60
 800a0ec:	f04f 31ff 	mov.w	r1, #4294967295
 800a0f0:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
			for(volatile uint8_t i = 0; i < 8; i ++)
 800a0f4:	79bb      	ldrb	r3, [r7, #6]
 800a0f6:	b2db      	uxtb	r3, r3
 800a0f8:	3301      	adds	r3, #1
 800a0fa:	b2db      	uxtb	r3, r3
 800a0fc:	71bb      	strb	r3, [r7, #6]
 800a0fe:	79bb      	ldrb	r3, [r7, #6]
 800a100:	b2db      	uxtb	r3, r3
 800a102:	2b07      	cmp	r3, #7
 800a104:	d9ee      	bls.n	800a0e4 <FUN_bootloader_freerun+0x60>
  __ASM volatile ("cpsie i" : : : "memory");
 800a106:	b662      	cpsie	i
}
 800a108:	bf00      	nop
			}
			__enable_irq();

			NVIC_SystemReset();
 800a10a:	f7ff ff5f 	bl	8009fcc <__NVIC_SystemReset>
			    JumpToApplication();
			  }*/
		}
	}

}
 800a10e:	bf00      	nop
 800a110:	3708      	adds	r7, #8
 800a112:	46bd      	mov	sp, r7
 800a114:	bd80      	pop	{r7, pc}
 800a116:	bf00      	nop
 800a118:	2000027c 	.word	0x2000027c
 800a11c:	200005c5 	.word	0x200005c5
 800a120:	200009b0 	.word	0x200009b0
 800a124:	2000000c 	.word	0x2000000c
 800a128:	e000e100 	.word	0xe000e100

0800a12c <FUN_GPIO_Routine>:
/****************************************************************************/
/*	Overview	:															*/
/*	Return value:	void													*/
/****************************************************************************/
void FUN_GPIO_Routine(void)
{
 800a12c:	b580      	push	{r7, lr}
 800a12e:	af00      	add	r7, sp, #0
	ID_Detecting(); // 로터리 스위치 // 동그란 스위치 0~9
 800a130:	f000 f892 	bl	800a258 <ID_Detecting>
	DIP_Read();		// 딥 스위치 // 뒷면 왼쪽 스위치 4개
 800a134:	f000 f95e 	bl	800a3f4 <DIP_Read>

	// 밑엔 다 LED 부분인듯. RUNNING, RUNNING_OFF, 연기감지LED, 경고/알람LED
	if(ui.Status.Bit.SMOKE_DETECT == 1 || ui.temp_alarm_bit == 1 || Error.SHT30_Error == 1 || EEPROM.Error == 1)	// 넷 중 하나라도 문제 있으면
 800a138:	4b42      	ldr	r3, [pc, #264]	@ (800a244 <FUN_GPIO_Routine+0x118>)
 800a13a:	785b      	ldrb	r3, [r3, #1]
 800a13c:	f003 0302 	and.w	r3, r3, #2
 800a140:	b2db      	uxtb	r3, r3
 800a142:	2b00      	cmp	r3, #0
 800a144:	d10c      	bne.n	800a160 <FUN_GPIO_Routine+0x34>
 800a146:	4b3f      	ldr	r3, [pc, #252]	@ (800a244 <FUN_GPIO_Routine+0x118>)
 800a148:	7e1b      	ldrb	r3, [r3, #24]
 800a14a:	2b01      	cmp	r3, #1
 800a14c:	d008      	beq.n	800a160 <FUN_GPIO_Routine+0x34>
 800a14e:	4b3e      	ldr	r3, [pc, #248]	@ (800a248 <FUN_GPIO_Routine+0x11c>)
 800a150:	88db      	ldrh	r3, [r3, #6]
 800a152:	2b01      	cmp	r3, #1
 800a154:	d004      	beq.n	800a160 <FUN_GPIO_Routine+0x34>
 800a156:	4b3d      	ldr	r3, [pc, #244]	@ (800a24c <FUN_GPIO_Routine+0x120>)
 800a158:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 800a15c:	2b01      	cmp	r3, #1
 800a15e:	d109      	bne.n	800a174 <FUN_GPIO_Routine+0x48>
	{
		ui.Status.Bit.RUNNING = 0;																					// RUNNING 멈추고
 800a160:	4a38      	ldr	r2, [pc, #224]	@ (800a244 <FUN_GPIO_Routine+0x118>)
 800a162:	7853      	ldrb	r3, [r2, #1]
 800a164:	f36f 0300 	bfc	r3, #0, #1
 800a168:	7053      	strb	r3, [r2, #1]
		ui.Detection_Error = 1; 																					// Detection_Error = 1
 800a16a:	4b36      	ldr	r3, [pc, #216]	@ (800a244 <FUN_GPIO_Routine+0x118>)
 800a16c:	2201      	movs	r2, #1
 800a16e:	f883 202c 	strb.w	r2, [r3, #44]	@ 0x2c
 800a172:	e004      	b.n	800a17e <FUN_GPIO_Routine+0x52>
	}
	else
	{
		ui.Status.Bit.RUNNING = 1;  // 저 4개 조건이 다 0이야 일로 오니까 --> 아무런 문제가 없다면 RUNNING = 1
 800a174:	4a33      	ldr	r2, [pc, #204]	@ (800a244 <FUN_GPIO_Routine+0x118>)
 800a176:	7853      	ldrb	r3, [r2, #1]
 800a178:	f043 0301 	orr.w	r3, r3, #1
 800a17c:	7053      	strb	r3, [r2, #1]
	}
	if(ui.Status.Bit.RUNNING == 1){ // 아무 문제 없고 RUNNING == 1이면
 800a17e:	4b31      	ldr	r3, [pc, #196]	@ (800a244 <FUN_GPIO_Routine+0x118>)
 800a180:	785b      	ldrb	r3, [r3, #1]
 800a182:	f003 0301 	and.w	r3, r3, #1
 800a186:	b2db      	uxtb	r3, r3
 800a188:	2b00      	cmp	r3, #0
 800a18a:	d00b      	beq.n	800a1a4 <FUN_GPIO_Routine+0x78>
		HAL_GPIO_TogglePin(LED_STT_GPIO_Port, LED_STT_Pin);
 800a18c:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 800a190:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 800a194:	f007 fca8 	bl	8011ae8 <HAL_GPIO_TogglePin>
		//HAL_GPIO_WritePin(LED_STT_GPIO_Port, LED_STT_Pin, GPIO_PIN_RESET);
		RUNNING_ON(); // HAL_GPIO_WritePin(	EXT_RUN_GPIO_Port, EXT_RUN_Pin, GPIO_PIN_RESET)
 800a198:	2200      	movs	r2, #0
 800a19a:	2140      	movs	r1, #64	@ 0x40
 800a19c:	482c      	ldr	r0, [pc, #176]	@ (800a250 <FUN_GPIO_Routine+0x124>)
 800a19e:	f007 fc8b 	bl	8011ab8 <HAL_GPIO_WritePin>
 800a1a2:	e00b      	b.n	800a1bc <FUN_GPIO_Routine+0x90>
	}
	else{
		HAL_GPIO_WritePin(LED_STT_GPIO_Port, LED_STT_Pin, GPIO_PIN_SET);
 800a1a4:	2201      	movs	r2, #1
 800a1a6:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 800a1aa:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 800a1ae:	f007 fc83 	bl	8011ab8 <HAL_GPIO_WritePin>
		RUNNING_OFF();
 800a1b2:	2201      	movs	r2, #1
 800a1b4:	2140      	movs	r1, #64	@ 0x40
 800a1b6:	4826      	ldr	r0, [pc, #152]	@ (800a250 <FUN_GPIO_Routine+0x124>)
 800a1b8:	f007 fc7e 	bl	8011ab8 <HAL_GPIO_WritePin>
	}
	if(ui.Status.Bit.SMOKE_DETECT == 1){
 800a1bc:	4b21      	ldr	r3, [pc, #132]	@ (800a244 <FUN_GPIO_Routine+0x118>)
 800a1be:	785b      	ldrb	r3, [r3, #1]
 800a1c0:	f003 0302 	and.w	r3, r3, #2
 800a1c4:	b2db      	uxtb	r3, r3
 800a1c6:	2b00      	cmp	r3, #0
 800a1c8:	d00c      	beq.n	800a1e4 <FUN_GPIO_Routine+0xb8>
		HAL_GPIO_WritePin(LED_ERR_GPIO_Port, LED_ERR_Pin, GPIO_PIN_RESET);
 800a1ca:	2200      	movs	r2, #0
 800a1cc:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 800a1d0:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 800a1d4:	f007 fc70 	bl	8011ab8 <HAL_GPIO_WritePin>
		SMOKE_DETECT_ON();
 800a1d8:	2201      	movs	r2, #1
 800a1da:	2180      	movs	r1, #128	@ 0x80
 800a1dc:	481c      	ldr	r0, [pc, #112]	@ (800a250 <FUN_GPIO_Routine+0x124>)
 800a1de:	f007 fc6b 	bl	8011ab8 <HAL_GPIO_WritePin>
 800a1e2:	e00b      	b.n	800a1fc <FUN_GPIO_Routine+0xd0>
	}
	else{
		HAL_GPIO_WritePin(LED_ERR_GPIO_Port, LED_ERR_Pin, GPIO_PIN_SET);
 800a1e4:	2201      	movs	r2, #1
 800a1e6:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 800a1ea:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 800a1ee:	f007 fc63 	bl	8011ab8 <HAL_GPIO_WritePin>
		SMOKE_DETECT_OFF();
 800a1f2:	2200      	movs	r2, #0
 800a1f4:	2180      	movs	r1, #128	@ 0x80
 800a1f6:	4816      	ldr	r0, [pc, #88]	@ (800a250 <FUN_GPIO_Routine+0x124>)
 800a1f8:	f007 fc5e 	bl	8011ab8 <HAL_GPIO_WritePin>
	}
	if(ui.temp_alarm_bit == 1){
 800a1fc:	4b11      	ldr	r3, [pc, #68]	@ (800a244 <FUN_GPIO_Routine+0x118>)
 800a1fe:	7e1b      	ldrb	r3, [r3, #24]
 800a200:	2b01      	cmp	r3, #1
 800a202:	d106      	bne.n	800a212 <FUN_GPIO_Routine+0xe6>
		TEMP_ALARM_ON();
 800a204:	2201      	movs	r2, #1
 800a206:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 800a20a:	4812      	ldr	r0, [pc, #72]	@ (800a254 <FUN_GPIO_Routine+0x128>)
 800a20c:	f007 fc54 	bl	8011ab8 <HAL_GPIO_WritePin>
 800a210:	e005      	b.n	800a21e <FUN_GPIO_Routine+0xf2>
	}
	else{
		TEMP_ALARM_OFF();
 800a212:	2200      	movs	r2, #0
 800a214:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 800a218:	480e      	ldr	r0, [pc, #56]	@ (800a254 <FUN_GPIO_Routine+0x128>)
 800a21a:	f007 fc4d 	bl	8011ab8 <HAL_GPIO_WritePin>
	}
	if(ui.temp_warring_bit == 1){
 800a21e:	4b09      	ldr	r3, [pc, #36]	@ (800a244 <FUN_GPIO_Routine+0x118>)
 800a220:	7ddb      	ldrb	r3, [r3, #23]
 800a222:	2b01      	cmp	r3, #1
 800a224:	d106      	bne.n	800a234 <FUN_GPIO_Routine+0x108>
		TEMP_WARRING_ON();
 800a226:	2200      	movs	r2, #0
 800a228:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 800a22c:	4809      	ldr	r0, [pc, #36]	@ (800a254 <FUN_GPIO_Routine+0x128>)
 800a22e:	f007 fc43 	bl	8011ab8 <HAL_GPIO_WritePin>
	}
	else{
		TEMP_WARRING_OFF();
	}
}
 800a232:	e005      	b.n	800a240 <FUN_GPIO_Routine+0x114>
		TEMP_WARRING_OFF();
 800a234:	2201      	movs	r2, #1
 800a236:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 800a23a:	4806      	ldr	r0, [pc, #24]	@ (800a254 <FUN_GPIO_Routine+0x128>)
 800a23c:	f007 fc3c 	bl	8011ab8 <HAL_GPIO_WritePin>
}
 800a240:	bf00      	nop
 800a242:	bd80      	pop	{r7, pc}
 800a244:	200004f0 	.word	0x200004f0
 800a248:	200006d4 	.word	0x200006d4
 800a24c:	20000298 	.word	0x20000298
 800a250:	48000400 	.word	0x48000400
 800a254:	48000800 	.word	0x48000800

0800a258 <ID_Detecting>:


void ID_Detecting(void)
{
 800a258:	b580      	push	{r7, lr}
 800a25a:	af00      	add	r7, sp, #0
	if(ID_11_Input_Check() == InputPort_LOW)  // HAL_GPIO_ReadPin(ADDR_RTY11_GPIO_Port,ADDR_RTY11_Pin) == InputPort_LOW
 800a25c:	2101      	movs	r1, #1
 800a25e:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 800a262:	f007 fc11 	bl	8011a88 <HAL_GPIO_ReadPin>
 800a266:	4603      	mov	r3, r0
 800a268:	2b00      	cmp	r3, #0
 800a26a:	d107      	bne.n	800a27c <ID_Detecting+0x24>
	{
		ID.ID_Check_1 |= InputPort_HIGH;
 800a26c:	4b5f      	ldr	r3, [pc, #380]	@ (800a3ec <ID_Detecting+0x194>)
 800a26e:	781b      	ldrb	r3, [r3, #0]
 800a270:	f043 0301 	orr.w	r3, r3, #1
 800a274:	b2da      	uxtb	r2, r3
 800a276:	4b5d      	ldr	r3, [pc, #372]	@ (800a3ec <ID_Detecting+0x194>)
 800a278:	701a      	strb	r2, [r3, #0]
 800a27a:	e006      	b.n	800a28a <ID_Detecting+0x32>
	}
	else
	{
		ID.ID_Check_1 = ID.ID_Check_1 & 0xFE;
 800a27c:	4b5b      	ldr	r3, [pc, #364]	@ (800a3ec <ID_Detecting+0x194>)
 800a27e:	781b      	ldrb	r3, [r3, #0]
 800a280:	f023 0301 	bic.w	r3, r3, #1
 800a284:	b2da      	uxtb	r2, r3
 800a286:	4b59      	ldr	r3, [pc, #356]	@ (800a3ec <ID_Detecting+0x194>)
 800a288:	701a      	strb	r2, [r3, #0]
	}

	if(ID_12_Input_Check() == InputPort_LOW)
 800a28a:	2102      	movs	r1, #2
 800a28c:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 800a290:	f007 fbfa 	bl	8011a88 <HAL_GPIO_ReadPin>
 800a294:	4603      	mov	r3, r0
 800a296:	2b00      	cmp	r3, #0
 800a298:	d107      	bne.n	800a2aa <ID_Detecting+0x52>
	{
		ID.ID_Check_1 |= InputPort_HIGH << 1;
 800a29a:	4b54      	ldr	r3, [pc, #336]	@ (800a3ec <ID_Detecting+0x194>)
 800a29c:	781b      	ldrb	r3, [r3, #0]
 800a29e:	f043 0302 	orr.w	r3, r3, #2
 800a2a2:	b2da      	uxtb	r2, r3
 800a2a4:	4b51      	ldr	r3, [pc, #324]	@ (800a3ec <ID_Detecting+0x194>)
 800a2a6:	701a      	strb	r2, [r3, #0]
 800a2a8:	e006      	b.n	800a2b8 <ID_Detecting+0x60>
	}
	else
	{
		ID.ID_Check_1 = ID.ID_Check_1 & 0xFD;
 800a2aa:	4b50      	ldr	r3, [pc, #320]	@ (800a3ec <ID_Detecting+0x194>)
 800a2ac:	781b      	ldrb	r3, [r3, #0]
 800a2ae:	f023 0302 	bic.w	r3, r3, #2
 800a2b2:	b2da      	uxtb	r2, r3
 800a2b4:	4b4d      	ldr	r3, [pc, #308]	@ (800a3ec <ID_Detecting+0x194>)
 800a2b6:	701a      	strb	r2, [r3, #0]
	}

	if(ID_13_Input_Check() == InputPort_LOW)
 800a2b8:	2104      	movs	r1, #4
 800a2ba:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 800a2be:	f007 fbe3 	bl	8011a88 <HAL_GPIO_ReadPin>
 800a2c2:	4603      	mov	r3, r0
 800a2c4:	2b00      	cmp	r3, #0
 800a2c6:	d107      	bne.n	800a2d8 <ID_Detecting+0x80>
	{
		ID.ID_Check_1 |= InputPort_HIGH << 2;
 800a2c8:	4b48      	ldr	r3, [pc, #288]	@ (800a3ec <ID_Detecting+0x194>)
 800a2ca:	781b      	ldrb	r3, [r3, #0]
 800a2cc:	f043 0304 	orr.w	r3, r3, #4
 800a2d0:	b2da      	uxtb	r2, r3
 800a2d2:	4b46      	ldr	r3, [pc, #280]	@ (800a3ec <ID_Detecting+0x194>)
 800a2d4:	701a      	strb	r2, [r3, #0]
 800a2d6:	e006      	b.n	800a2e6 <ID_Detecting+0x8e>
	}
	else
	{
		ID.ID_Check_1 = ID.ID_Check_1 & 0xFB;
 800a2d8:	4b44      	ldr	r3, [pc, #272]	@ (800a3ec <ID_Detecting+0x194>)
 800a2da:	781b      	ldrb	r3, [r3, #0]
 800a2dc:	f023 0304 	bic.w	r3, r3, #4
 800a2e0:	b2da      	uxtb	r2, r3
 800a2e2:	4b42      	ldr	r3, [pc, #264]	@ (800a3ec <ID_Detecting+0x194>)
 800a2e4:	701a      	strb	r2, [r3, #0]
	}


	if(ID_14_Input_Check() == InputPort_LOW)
 800a2e6:	2108      	movs	r1, #8
 800a2e8:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 800a2ec:	f007 fbcc 	bl	8011a88 <HAL_GPIO_ReadPin>
 800a2f0:	4603      	mov	r3, r0
 800a2f2:	2b00      	cmp	r3, #0
 800a2f4:	d107      	bne.n	800a306 <ID_Detecting+0xae>
	{
		ID.ID_Check_1 |= InputPort_HIGH << 3;
 800a2f6:	4b3d      	ldr	r3, [pc, #244]	@ (800a3ec <ID_Detecting+0x194>)
 800a2f8:	781b      	ldrb	r3, [r3, #0]
 800a2fa:	f043 0308 	orr.w	r3, r3, #8
 800a2fe:	b2da      	uxtb	r2, r3
 800a300:	4b3a      	ldr	r3, [pc, #232]	@ (800a3ec <ID_Detecting+0x194>)
 800a302:	701a      	strb	r2, [r3, #0]
 800a304:	e006      	b.n	800a314 <ID_Detecting+0xbc>
	}
	else
	{
		ID.ID_Check_1 = ID.ID_Check_1 & 0xF7;
 800a306:	4b39      	ldr	r3, [pc, #228]	@ (800a3ec <ID_Detecting+0x194>)
 800a308:	781b      	ldrb	r3, [r3, #0]
 800a30a:	f023 0308 	bic.w	r3, r3, #8
 800a30e:	b2da      	uxtb	r2, r3
 800a310:	4b36      	ldr	r3, [pc, #216]	@ (800a3ec <ID_Detecting+0x194>)
 800a312:	701a      	strb	r2, [r3, #0]
	}
	// 왼쪽

	// 오른쪽이지 않을까
	if(ID_21_Input_Check() == InputPort_LOW)
 800a314:	2110      	movs	r1, #16
 800a316:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 800a31a:	f007 fbb5 	bl	8011a88 <HAL_GPIO_ReadPin>
 800a31e:	4603      	mov	r3, r0
 800a320:	2b00      	cmp	r3, #0
 800a322:	d107      	bne.n	800a334 <ID_Detecting+0xdc>
	{
		ID.ID_Check_2 |= InputPort_HIGH;
 800a324:	4b31      	ldr	r3, [pc, #196]	@ (800a3ec <ID_Detecting+0x194>)
 800a326:	785b      	ldrb	r3, [r3, #1]
 800a328:	f043 0301 	orr.w	r3, r3, #1
 800a32c:	b2da      	uxtb	r2, r3
 800a32e:	4b2f      	ldr	r3, [pc, #188]	@ (800a3ec <ID_Detecting+0x194>)
 800a330:	705a      	strb	r2, [r3, #1]
 800a332:	e006      	b.n	800a342 <ID_Detecting+0xea>
	}
	else
	{
		ID.ID_Check_2 = ID.ID_Check_2 & 0xFE;
 800a334:	4b2d      	ldr	r3, [pc, #180]	@ (800a3ec <ID_Detecting+0x194>)
 800a336:	785b      	ldrb	r3, [r3, #1]
 800a338:	f023 0301 	bic.w	r3, r3, #1
 800a33c:	b2da      	uxtb	r2, r3
 800a33e:	4b2b      	ldr	r3, [pc, #172]	@ (800a3ec <ID_Detecting+0x194>)
 800a340:	705a      	strb	r2, [r3, #1]
	}


	if(ID_22_Input_Check() == InputPort_LOW)
 800a342:	2120      	movs	r1, #32
 800a344:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 800a348:	f007 fb9e 	bl	8011a88 <HAL_GPIO_ReadPin>
 800a34c:	4603      	mov	r3, r0
 800a34e:	2b00      	cmp	r3, #0
 800a350:	d107      	bne.n	800a362 <ID_Detecting+0x10a>
	{
		ID.ID_Check_2 |= InputPort_HIGH << 1;
 800a352:	4b26      	ldr	r3, [pc, #152]	@ (800a3ec <ID_Detecting+0x194>)
 800a354:	785b      	ldrb	r3, [r3, #1]
 800a356:	f043 0302 	orr.w	r3, r3, #2
 800a35a:	b2da      	uxtb	r2, r3
 800a35c:	4b23      	ldr	r3, [pc, #140]	@ (800a3ec <ID_Detecting+0x194>)
 800a35e:	705a      	strb	r2, [r3, #1]
 800a360:	e006      	b.n	800a370 <ID_Detecting+0x118>
	}
	else
	{
		ID.ID_Check_2 = ID.ID_Check_2 & 0xFD;
 800a362:	4b22      	ldr	r3, [pc, #136]	@ (800a3ec <ID_Detecting+0x194>)
 800a364:	785b      	ldrb	r3, [r3, #1]
 800a366:	f023 0302 	bic.w	r3, r3, #2
 800a36a:	b2da      	uxtb	r2, r3
 800a36c:	4b1f      	ldr	r3, [pc, #124]	@ (800a3ec <ID_Detecting+0x194>)
 800a36e:	705a      	strb	r2, [r3, #1]
	}


	if(ID_23_Input_Check() == InputPort_LOW)
 800a370:	2140      	movs	r1, #64	@ 0x40
 800a372:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 800a376:	f007 fb87 	bl	8011a88 <HAL_GPIO_ReadPin>
 800a37a:	4603      	mov	r3, r0
 800a37c:	2b00      	cmp	r3, #0
 800a37e:	d107      	bne.n	800a390 <ID_Detecting+0x138>
	{
		ID.ID_Check_2 |= InputPort_HIGH << 2;
 800a380:	4b1a      	ldr	r3, [pc, #104]	@ (800a3ec <ID_Detecting+0x194>)
 800a382:	785b      	ldrb	r3, [r3, #1]
 800a384:	f043 0304 	orr.w	r3, r3, #4
 800a388:	b2da      	uxtb	r2, r3
 800a38a:	4b18      	ldr	r3, [pc, #96]	@ (800a3ec <ID_Detecting+0x194>)
 800a38c:	705a      	strb	r2, [r3, #1]
 800a38e:	e006      	b.n	800a39e <ID_Detecting+0x146>
	}
	else
	{
		ID.ID_Check_2 = ID.ID_Check_2 & 0xFB;
 800a390:	4b16      	ldr	r3, [pc, #88]	@ (800a3ec <ID_Detecting+0x194>)
 800a392:	785b      	ldrb	r3, [r3, #1]
 800a394:	f023 0304 	bic.w	r3, r3, #4
 800a398:	b2da      	uxtb	r2, r3
 800a39a:	4b14      	ldr	r3, [pc, #80]	@ (800a3ec <ID_Detecting+0x194>)
 800a39c:	705a      	strb	r2, [r3, #1]
	}

	if(ID_24_Input_Check() == InputPort_LOW)
 800a39e:	2180      	movs	r1, #128	@ 0x80
 800a3a0:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 800a3a4:	f007 fb70 	bl	8011a88 <HAL_GPIO_ReadPin>
 800a3a8:	4603      	mov	r3, r0
 800a3aa:	2b00      	cmp	r3, #0
 800a3ac:	d107      	bne.n	800a3be <ID_Detecting+0x166>
	{
		ID.ID_Check_2 |= InputPort_HIGH << 3;
 800a3ae:	4b0f      	ldr	r3, [pc, #60]	@ (800a3ec <ID_Detecting+0x194>)
 800a3b0:	785b      	ldrb	r3, [r3, #1]
 800a3b2:	f043 0308 	orr.w	r3, r3, #8
 800a3b6:	b2da      	uxtb	r2, r3
 800a3b8:	4b0c      	ldr	r3, [pc, #48]	@ (800a3ec <ID_Detecting+0x194>)
 800a3ba:	705a      	strb	r2, [r3, #1]
 800a3bc:	e006      	b.n	800a3cc <ID_Detecting+0x174>
	}
	else
	{
		ID.ID_Check_2 = ID.ID_Check_2 & 0xF7;
 800a3be:	4b0b      	ldr	r3, [pc, #44]	@ (800a3ec <ID_Detecting+0x194>)
 800a3c0:	785b      	ldrb	r3, [r3, #1]
 800a3c2:	f023 0308 	bic.w	r3, r3, #8
 800a3c6:	b2da      	uxtb	r2, r3
 800a3c8:	4b08      	ldr	r3, [pc, #32]	@ (800a3ec <ID_Detecting+0x194>)
 800a3ca:	705a      	strb	r2, [r3, #1]
	}
	ui.ID = (ID.ID_Check_2 * 10) + ID.ID_Check_1;
 800a3cc:	4b07      	ldr	r3, [pc, #28]	@ (800a3ec <ID_Detecting+0x194>)
 800a3ce:	785b      	ldrb	r3, [r3, #1]
 800a3d0:	461a      	mov	r2, r3
 800a3d2:	0092      	lsls	r2, r2, #2
 800a3d4:	4413      	add	r3, r2
 800a3d6:	005b      	lsls	r3, r3, #1
 800a3d8:	b2da      	uxtb	r2, r3
 800a3da:	4b04      	ldr	r3, [pc, #16]	@ (800a3ec <ID_Detecting+0x194>)
 800a3dc:	781b      	ldrb	r3, [r3, #0]
 800a3de:	4413      	add	r3, r2
 800a3e0:	b2da      	uxtb	r2, r3
 800a3e2:	4b03      	ldr	r3, [pc, #12]	@ (800a3f0 <ID_Detecting+0x198>)
 800a3e4:	701a      	strb	r2, [r3, #0]
}
 800a3e6:	bf00      	nop
 800a3e8:	bd80      	pop	{r7, pc}
 800a3ea:	bf00      	nop
 800a3ec:	20000294 	.word	0x20000294
 800a3f0:	200004f0 	.word	0x200004f0

0800a3f4 <DIP_Read>:
void DIP_Read()
{
 800a3f4:	b590      	push	{r4, r7, lr}
 800a3f6:	b083      	sub	sp, #12
 800a3f8:	af00      	add	r7, sp, #0
	uint8_t SMK_Level = ui.SMK_Level;
 800a3fa:	4b35      	ldr	r3, [pc, #212]	@ (800a4d0 <DIP_Read+0xdc>)
 800a3fc:	7c1b      	ldrb	r3, [r3, #16]
 800a3fe:	71fb      	strb	r3, [r7, #7]
	uint8_t Protocol_Type = ui.Protocol_Type;
 800a400:	4b33      	ldr	r3, [pc, #204]	@ (800a4d0 <DIP_Read+0xdc>)
 800a402:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 800a406:	71bb      	strb	r3, [r7, #6]
	uint8_t Baudrate = ui.Baudrate;
 800a408:	4b31      	ldr	r3, [pc, #196]	@ (800a4d0 <DIP_Read+0xdc>)
 800a40a:	f893 3032 	ldrb.w	r3, [r3, #50]	@ 0x32
 800a40e:	717b      	strb	r3, [r7, #5]
	uint8_t Baud = 0x00;
 800a410:	2300      	movs	r3, #0
 800a412:	713b      	strb	r3, [r7, #4]
	if(DIP_1_Input_Check())  // HAL_GPIO_ReadPin(SET_DIP4_GPIO_Port,SET_DIP4_Pin)
 800a414:	2108      	movs	r1, #8
 800a416:	482f      	ldr	r0, [pc, #188]	@ (800a4d4 <DIP_Read+0xe0>)
 800a418:	f007 fb36 	bl	8011a88 <HAL_GPIO_ReadPin>
 800a41c:	4603      	mov	r3, r0
 800a41e:	2b00      	cmp	r3, #0
 800a420:	d003      	beq.n	800a42a <DIP_Read+0x36>
	{
		ui.SMK_Level = RANK_1;
 800a422:	4b2b      	ldr	r3, [pc, #172]	@ (800a4d0 <DIP_Read+0xdc>)
 800a424:	2200      	movs	r2, #0
 800a426:	741a      	strb	r2, [r3, #16]
 800a428:	e002      	b.n	800a430 <DIP_Read+0x3c>
	}
	else{
		ui.SMK_Level = RANK_2;
 800a42a:	4b29      	ldr	r3, [pc, #164]	@ (800a4d0 <DIP_Read+0xdc>)
 800a42c:	2201      	movs	r2, #1
 800a42e:	741a      	strb	r2, [r3, #16]
	}
	if(DIP_2_Input_Check()==0)
 800a430:	2104      	movs	r1, #4
 800a432:	4828      	ldr	r0, [pc, #160]	@ (800a4d4 <DIP_Read+0xe0>)
 800a434:	f007 fb28 	bl	8011a88 <HAL_GPIO_ReadPin>
 800a438:	4603      	mov	r3, r0
 800a43a:	2b00      	cmp	r3, #0
 800a43c:	d104      	bne.n	800a448 <DIP_Read+0x54>
	{
		ui.Protocol_Type = ONOFF_PROTOCOL; // 0x01
 800a43e:	4b24      	ldr	r3, [pc, #144]	@ (800a4d0 <DIP_Read+0xdc>)
 800a440:	2201      	movs	r2, #1
 800a442:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30
 800a446:	e003      	b.n	800a450 <DIP_Read+0x5c>
	}
	else{
		ui.Protocol_Type = MODBUS_PROTOCOL; // 0x00
 800a448:	4b21      	ldr	r3, [pc, #132]	@ (800a4d0 <DIP_Read+0xdc>)
 800a44a:	2200      	movs	r2, #0
 800a44c:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30
	}
	Baud |= (!DIP_3_Input_Check() << 1) | (!DIP_4_Input_Check());
 800a450:	2102      	movs	r1, #2
 800a452:	4820      	ldr	r0, [pc, #128]	@ (800a4d4 <DIP_Read+0xe0>)
 800a454:	f007 fb18 	bl	8011a88 <HAL_GPIO_ReadPin>
 800a458:	4603      	mov	r3, r0
 800a45a:	2b00      	cmp	r3, #0
 800a45c:	d101      	bne.n	800a462 <DIP_Read+0x6e>
 800a45e:	2402      	movs	r4, #2
 800a460:	e000      	b.n	800a464 <DIP_Read+0x70>
 800a462:	2400      	movs	r4, #0
 800a464:	2101      	movs	r1, #1
 800a466:	481b      	ldr	r0, [pc, #108]	@ (800a4d4 <DIP_Read+0xe0>)
 800a468:	f007 fb0e 	bl	8011a88 <HAL_GPIO_ReadPin>
 800a46c:	4603      	mov	r3, r0
 800a46e:	2b00      	cmp	r3, #0
 800a470:	bf0c      	ite	eq
 800a472:	2301      	moveq	r3, #1
 800a474:	2300      	movne	r3, #0
 800a476:	b2db      	uxtb	r3, r3
 800a478:	4323      	orrs	r3, r4
 800a47a:	b25a      	sxtb	r2, r3
 800a47c:	f997 3004 	ldrsb.w	r3, [r7, #4]
 800a480:	4313      	orrs	r3, r2
 800a482:	b25b      	sxtb	r3, r3
 800a484:	713b      	strb	r3, [r7, #4]
	ui.Baudrate = Baud;
 800a486:	4a12      	ldr	r2, [pc, #72]	@ (800a4d0 <DIP_Read+0xdc>)
 800a488:	793b      	ldrb	r3, [r7, #4]
 800a48a:	f882 3032 	strb.w	r3, [r2, #50]	@ 0x32
	if(Baudrate != ui.Baudrate){
 800a48e:	4b10      	ldr	r3, [pc, #64]	@ (800a4d0 <DIP_Read+0xdc>)
 800a490:	f893 3032 	ldrb.w	r3, [r3, #50]	@ 0x32
 800a494:	797a      	ldrb	r2, [r7, #5]
 800a496:	429a      	cmp	r2, r3
 800a498:	d001      	beq.n	800a49e <DIP_Read+0xaa>
		RS485_Init();
 800a49a:	f001 fe7b 	bl	800c194 <RS485_Init>
	}
	if(SMK_Level != ui.SMK_Level || Protocol_Type != ui.Protocol_Type || Baudrate != ui.Baudrate)
 800a49e:	4b0c      	ldr	r3, [pc, #48]	@ (800a4d0 <DIP_Read+0xdc>)
 800a4a0:	7c1b      	ldrb	r3, [r3, #16]
 800a4a2:	79fa      	ldrb	r2, [r7, #7]
 800a4a4:	429a      	cmp	r2, r3
 800a4a6:	d10b      	bne.n	800a4c0 <DIP_Read+0xcc>
 800a4a8:	4b09      	ldr	r3, [pc, #36]	@ (800a4d0 <DIP_Read+0xdc>)
 800a4aa:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 800a4ae:	79ba      	ldrb	r2, [r7, #6]
 800a4b0:	429a      	cmp	r2, r3
 800a4b2:	d105      	bne.n	800a4c0 <DIP_Read+0xcc>
 800a4b4:	4b06      	ldr	r3, [pc, #24]	@ (800a4d0 <DIP_Read+0xdc>)
 800a4b6:	f893 3032 	ldrb.w	r3, [r3, #50]	@ 0x32
 800a4ba:	797a      	ldrb	r2, [r7, #5]
 800a4bc:	429a      	cmp	r2, r3
 800a4be:	d002      	beq.n	800a4c6 <DIP_Read+0xd2>
	{
		EEPROM.SaveData_Flag = 1;
 800a4c0:	4b05      	ldr	r3, [pc, #20]	@ (800a4d8 <DIP_Read+0xe4>)
 800a4c2:	2201      	movs	r2, #1
 800a4c4:	701a      	strb	r2, [r3, #0]
	}
}
 800a4c6:	bf00      	nop
 800a4c8:	370c      	adds	r7, #12
 800a4ca:	46bd      	mov	sp, r7
 800a4cc:	bd90      	pop	{r4, r7, pc}
 800a4ce:	bf00      	nop
 800a4d0:	200004f0 	.word	0x200004f0
 800a4d4:	48000800 	.word	0x48000800
 800a4d8:	20000298 	.word	0x20000298

0800a4dc <EEPROM_Comm>:

void EEPROM_SPI_SendInstruction(uint8_t *instruction, uint8_t size);
void EEPROM_Factory_Reset();

void EEPROM_Comm(uint8_t* T_buffer, uint8_t* R_buffer, unsigned int num)
{
 800a4dc:	b580      	push	{r7, lr}
 800a4de:	b086      	sub	sp, #24
 800a4e0:	af02      	add	r7, sp, #8
 800a4e2:	60f8      	str	r0, [r7, #12]
 800a4e4:	60b9      	str	r1, [r7, #8]
 800a4e6:	607a      	str	r2, [r7, #4]
	EEPROM_CS_OFF(); // Hal_writePin(reset)
 800a4e8:	2200      	movs	r2, #0
 800a4ea:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 800a4ee:	480f      	ldr	r0, [pc, #60]	@ (800a52c <EEPROM_Comm+0x50>)
 800a4f0:	f007 fae2 	bl	8011ab8 <HAL_GPIO_WritePin>
	//WP_EEPROM_OFF();
	//HOLD_EEPROM_ON();    // CS low

	HAL_SPI_TransmitReceive(EEPROM_SPI, T_buffer, R_buffer, num, 10);
 800a4f4:	4b0e      	ldr	r3, [pc, #56]	@ (800a530 <EEPROM_Comm+0x54>)
 800a4f6:	6818      	ldr	r0, [r3, #0]
 800a4f8:	687b      	ldr	r3, [r7, #4]
 800a4fa:	b29b      	uxth	r3, r3
 800a4fc:	220a      	movs	r2, #10
 800a4fe:	9200      	str	r2, [sp, #0]
 800a500:	68ba      	ldr	r2, [r7, #8]
 800a502:	68f9      	ldr	r1, [r7, #12]
 800a504:	f009 fb19 	bl	8013b3a <HAL_SPI_TransmitReceive>
	EEPROM.Result  = EEPROM_SPI->ErrorCode;
 800a508:	4b09      	ldr	r3, [pc, #36]	@ (800a530 <EEPROM_Comm+0x54>)
 800a50a:	681b      	ldr	r3, [r3, #0]
 800a50c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800a50e:	b29a      	uxth	r2, r3
 800a510:	4b08      	ldr	r3, [pc, #32]	@ (800a534 <EEPROM_Comm+0x58>)
 800a512:	f8a3 2042 	strh.w	r2, [r3, #66]	@ 0x42

   	EEPROM_CS_ON();
 800a516:	2201      	movs	r2, #1
 800a518:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 800a51c:	4803      	ldr	r0, [pc, #12]	@ (800a52c <EEPROM_Comm+0x50>)
 800a51e:	f007 facb 	bl	8011ab8 <HAL_GPIO_WritePin>
   	//WP_EEPROM_ON();
   	//HOLP_EEPROM_OFF();   // CS high
}
 800a522:	bf00      	nop
 800a524:	3710      	adds	r7, #16
 800a526:	46bd      	mov	sp, r7
 800a528:	bd80      	pop	{r7, pc}
 800a52a:	bf00      	nop
 800a52c:	48000400 	.word	0x48000400
 800a530:	200002e0 	.word	0x200002e0
 800a534:	20000298 	.word	0x20000298

0800a538 <EEPROM_init>:
/****************************************************************************/
/*	Overview	:										*/
/*	Return value:	void													*/
/****************************************************************************/
void EEPROM_init(void)
{
 800a538:	b580      	push	{r7, lr}
 800a53a:	b082      	sub	sp, #8
 800a53c:	af00      	add	r7, sp, #0
	EEPROM_SPI_INIT(&hspi2);
 800a53e:	48a3      	ldr	r0, [pc, #652]	@ (800a7cc <EEPROM_init+0x294>)
 800a540:	f000 fa5a 	bl	800a9f8 <EEPROM_SPI_INIT>

	EEPROM.TxBuff[0] = EEPROM_RDSR;
 800a544:	4ba2      	ldr	r3, [pc, #648]	@ (800a7d0 <EEPROM_init+0x298>)
 800a546:	2205      	movs	r2, #5
 800a548:	709a      	strb	r2, [r3, #2]
	EEPROM_Comm(EEPROM.TxBuff, EEPROM.RxBuff, 2);
 800a54a:	2202      	movs	r2, #2
 800a54c:	49a1      	ldr	r1, [pc, #644]	@ (800a7d4 <EEPROM_init+0x29c>)
 800a54e:	48a2      	ldr	r0, [pc, #648]	@ (800a7d8 <EEPROM_init+0x2a0>)
 800a550:	f7ff ffc4 	bl	800a4dc <EEPROM_Comm>

	EEPROM.TxBuff[0] = EEPROM_READ;
 800a554:	4b9e      	ldr	r3, [pc, #632]	@ (800a7d0 <EEPROM_init+0x298>)
 800a556:	2203      	movs	r2, #3
 800a558:	709a      	strb	r2, [r3, #2]
	EEPROM.TxBuff[1] = (EEPROM_addr >> 8) & 0xFF;
 800a55a:	4ba0      	ldr	r3, [pc, #640]	@ (800a7dc <EEPROM_init+0x2a4>)
 800a55c:	881b      	ldrh	r3, [r3, #0]
 800a55e:	0a1b      	lsrs	r3, r3, #8
 800a560:	b29b      	uxth	r3, r3
 800a562:	b2da      	uxtb	r2, r3
 800a564:	4b9a      	ldr	r3, [pc, #616]	@ (800a7d0 <EEPROM_init+0x298>)
 800a566:	70da      	strb	r2, [r3, #3]
	EEPROM.TxBuff[2] = EEPROM_addr & 0x00FF;
 800a568:	4b9c      	ldr	r3, [pc, #624]	@ (800a7dc <EEPROM_init+0x2a4>)
 800a56a:	881b      	ldrh	r3, [r3, #0]
 800a56c:	b2da      	uxtb	r2, r3
 800a56e:	4b98      	ldr	r3, [pc, #608]	@ (800a7d0 <EEPROM_init+0x298>)
 800a570:	711a      	strb	r2, [r3, #4]
	for(uint8_t i = 3; i < EEPROM_BUF_MAX; i++){
 800a572:	2303      	movs	r3, #3
 800a574:	71fb      	strb	r3, [r7, #7]
 800a576:	e007      	b.n	800a588 <EEPROM_init+0x50>
		EEPROM.TxBuff[i] = 0x00;
 800a578:	79fb      	ldrb	r3, [r7, #7]
 800a57a:	4a95      	ldr	r2, [pc, #596]	@ (800a7d0 <EEPROM_init+0x298>)
 800a57c:	4413      	add	r3, r2
 800a57e:	2200      	movs	r2, #0
 800a580:	709a      	strb	r2, [r3, #2]
	for(uint8_t i = 3; i < EEPROM_BUF_MAX; i++){
 800a582:	79fb      	ldrb	r3, [r7, #7]
 800a584:	3301      	adds	r3, #1
 800a586:	71fb      	strb	r3, [r7, #7]
 800a588:	79fb      	ldrb	r3, [r7, #7]
 800a58a:	2b1f      	cmp	r3, #31
 800a58c:	d9f4      	bls.n	800a578 <EEPROM_init+0x40>
	}
	EEPROM_Comm(EEPROM.TxBuff, EEPROM.RxBuff, EEPROM_BUF_MAX);
 800a58e:	2220      	movs	r2, #32
 800a590:	4990      	ldr	r1, [pc, #576]	@ (800a7d4 <EEPROM_init+0x29c>)
 800a592:	4891      	ldr	r0, [pc, #580]	@ (800a7d8 <EEPROM_init+0x2a0>)
 800a594:	f7ff ffa2 	bl	800a4dc <EEPROM_Comm>
	if(EEPROM.RxBuff[28] != 0xD8 && EEPROM.RxBuff[29] != 0xD8)
 800a598:	4b8d      	ldr	r3, [pc, #564]	@ (800a7d0 <EEPROM_init+0x298>)
 800a59a:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 800a59e:	2bd8      	cmp	r3, #216	@ 0xd8
 800a5a0:	d007      	beq.n	800a5b2 <EEPROM_init+0x7a>
 800a5a2:	4b8b      	ldr	r3, [pc, #556]	@ (800a7d0 <EEPROM_init+0x298>)
 800a5a4:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 800a5a8:	2bd8      	cmp	r3, #216	@ 0xd8
 800a5aa:	d002      	beq.n	800a5b2 <EEPROM_init+0x7a>
	{
		EEPROM_Factory_Reset();
 800a5ac:	f000 fa34 	bl	800aa18 <EEPROM_Factory_Reset>
		{
			ui.Protocol_Type = EEPROM.RxBuff[23];
		}

	}
}
 800a5b0:	e126      	b.n	800a800 <EEPROM_init+0x2c8>
		if(EEPROM.RxBuff[4] == 0xFF && EEPROM.RxBuff[3] == 0xFF){
 800a5b2:	4b87      	ldr	r3, [pc, #540]	@ (800a7d0 <EEPROM_init+0x298>)
 800a5b4:	f893 3026 	ldrb.w	r3, [r3, #38]	@ 0x26
 800a5b8:	2bff      	cmp	r3, #255	@ 0xff
 800a5ba:	d10c      	bne.n	800a5d6 <EEPROM_init+0x9e>
 800a5bc:	4b84      	ldr	r3, [pc, #528]	@ (800a7d0 <EEPROM_init+0x298>)
 800a5be:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 800a5c2:	2bff      	cmp	r3, #255	@ 0xff
 800a5c4:	d107      	bne.n	800a5d6 <EEPROM_init+0x9e>
			ui.temp_warring = 45;
 800a5c6:	4b86      	ldr	r3, [pc, #536]	@ (800a7e0 <EEPROM_init+0x2a8>)
 800a5c8:	4a86      	ldr	r2, [pc, #536]	@ (800a7e4 <EEPROM_init+0x2ac>)
 800a5ca:	61da      	str	r2, [r3, #28]
			ui.temp_warring_hex = 4500;
 800a5cc:	4b84      	ldr	r3, [pc, #528]	@ (800a7e0 <EEPROM_init+0x2a8>)
 800a5ce:	f241 1294 	movw	r2, #4500	@ 0x1194
 800a5d2:	849a      	strh	r2, [r3, #36]	@ 0x24
 800a5d4:	e025      	b.n	800a622 <EEPROM_init+0xea>
			ui.temp_warring_hex = (EEPROM.RxBuff[3] & 0xFF) | (EEPROM.RxBuff[4] << 8);
 800a5d6:	4b7e      	ldr	r3, [pc, #504]	@ (800a7d0 <EEPROM_init+0x298>)
 800a5d8:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 800a5dc:	b21a      	sxth	r2, r3
 800a5de:	4b7c      	ldr	r3, [pc, #496]	@ (800a7d0 <EEPROM_init+0x298>)
 800a5e0:	f893 3026 	ldrb.w	r3, [r3, #38]	@ 0x26
 800a5e4:	021b      	lsls	r3, r3, #8
 800a5e6:	b21b      	sxth	r3, r3
 800a5e8:	4313      	orrs	r3, r2
 800a5ea:	b21b      	sxth	r3, r3
 800a5ec:	b29a      	uxth	r2, r3
 800a5ee:	4b7c      	ldr	r3, [pc, #496]	@ (800a7e0 <EEPROM_init+0x2a8>)
 800a5f0:	849a      	strh	r2, [r3, #36]	@ 0x24
			if(ui.temp_warring_hex > 9999){
 800a5f2:	4b7b      	ldr	r3, [pc, #492]	@ (800a7e0 <EEPROM_init+0x2a8>)
 800a5f4:	8c9b      	ldrh	r3, [r3, #36]	@ 0x24
 800a5f6:	f242 720f 	movw	r2, #9999	@ 0x270f
 800a5fa:	4293      	cmp	r3, r2
 800a5fc:	d903      	bls.n	800a606 <EEPROM_init+0xce>
				ui.temp_warring_hex = 9999;
 800a5fe:	4b78      	ldr	r3, [pc, #480]	@ (800a7e0 <EEPROM_init+0x2a8>)
 800a600:	f242 720f 	movw	r2, #9999	@ 0x270f
 800a604:	849a      	strh	r2, [r3, #36]	@ 0x24
			ui.temp_warring = (uint16_t)(ui.temp_warring_hex / 100);
 800a606:	4b76      	ldr	r3, [pc, #472]	@ (800a7e0 <EEPROM_init+0x2a8>)
 800a608:	8c9b      	ldrh	r3, [r3, #36]	@ 0x24
 800a60a:	4a77      	ldr	r2, [pc, #476]	@ (800a7e8 <EEPROM_init+0x2b0>)
 800a60c:	fba2 2303 	umull	r2, r3, r2, r3
 800a610:	095b      	lsrs	r3, r3, #5
 800a612:	b29b      	uxth	r3, r3
 800a614:	ee07 3a90 	vmov	s15, r3
 800a618:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800a61c:	4b70      	ldr	r3, [pc, #448]	@ (800a7e0 <EEPROM_init+0x2a8>)
 800a61e:	edc3 7a07 	vstr	s15, [r3, #28]
		if(EEPROM.RxBuff[5] == 0xFF && EEPROM.RxBuff[6] == 0xFF){
 800a622:	4b6b      	ldr	r3, [pc, #428]	@ (800a7d0 <EEPROM_init+0x298>)
 800a624:	f893 3027 	ldrb.w	r3, [r3, #39]	@ 0x27
 800a628:	2bff      	cmp	r3, #255	@ 0xff
 800a62a:	d10c      	bne.n	800a646 <EEPROM_init+0x10e>
 800a62c:	4b68      	ldr	r3, [pc, #416]	@ (800a7d0 <EEPROM_init+0x298>)
 800a62e:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800a632:	2bff      	cmp	r3, #255	@ 0xff
 800a634:	d107      	bne.n	800a646 <EEPROM_init+0x10e>
			ui.temp_alarm = 60;
 800a636:	4b6a      	ldr	r3, [pc, #424]	@ (800a7e0 <EEPROM_init+0x2a8>)
 800a638:	4a6c      	ldr	r2, [pc, #432]	@ (800a7ec <EEPROM_init+0x2b4>)
 800a63a:	621a      	str	r2, [r3, #32]
			ui.temp_alarm_hex = 6000;
 800a63c:	4b68      	ldr	r3, [pc, #416]	@ (800a7e0 <EEPROM_init+0x2a8>)
 800a63e:	f241 7270 	movw	r2, #6000	@ 0x1770
 800a642:	84da      	strh	r2, [r3, #38]	@ 0x26
 800a644:	e025      	b.n	800a692 <EEPROM_init+0x15a>
			ui.temp_alarm_hex	= (EEPROM.RxBuff[5] & 0xFF) | (EEPROM.RxBuff[6] << 8);
 800a646:	4b62      	ldr	r3, [pc, #392]	@ (800a7d0 <EEPROM_init+0x298>)
 800a648:	f893 3027 	ldrb.w	r3, [r3, #39]	@ 0x27
 800a64c:	b21a      	sxth	r2, r3
 800a64e:	4b60      	ldr	r3, [pc, #384]	@ (800a7d0 <EEPROM_init+0x298>)
 800a650:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800a654:	021b      	lsls	r3, r3, #8
 800a656:	b21b      	sxth	r3, r3
 800a658:	4313      	orrs	r3, r2
 800a65a:	b21b      	sxth	r3, r3
 800a65c:	b29a      	uxth	r2, r3
 800a65e:	4b60      	ldr	r3, [pc, #384]	@ (800a7e0 <EEPROM_init+0x2a8>)
 800a660:	84da      	strh	r2, [r3, #38]	@ 0x26
			if(ui.temp_alarm_hex > 9999){
 800a662:	4b5f      	ldr	r3, [pc, #380]	@ (800a7e0 <EEPROM_init+0x2a8>)
 800a664:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 800a666:	f242 720f 	movw	r2, #9999	@ 0x270f
 800a66a:	4293      	cmp	r3, r2
 800a66c:	d903      	bls.n	800a676 <EEPROM_init+0x13e>
				ui.temp_alarm_hex = 9999;
 800a66e:	4b5c      	ldr	r3, [pc, #368]	@ (800a7e0 <EEPROM_init+0x2a8>)
 800a670:	f242 720f 	movw	r2, #9999	@ 0x270f
 800a674:	84da      	strh	r2, [r3, #38]	@ 0x26
			ui.temp_alarm = (uint16_t)(ui.temp_alarm_hex / 100);
 800a676:	4b5a      	ldr	r3, [pc, #360]	@ (800a7e0 <EEPROM_init+0x2a8>)
 800a678:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 800a67a:	4a5b      	ldr	r2, [pc, #364]	@ (800a7e8 <EEPROM_init+0x2b0>)
 800a67c:	fba2 2303 	umull	r2, r3, r2, r3
 800a680:	095b      	lsrs	r3, r3, #5
 800a682:	b29b      	uxth	r3, r3
 800a684:	ee07 3a90 	vmov	s15, r3
 800a688:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800a68c:	4b54      	ldr	r3, [pc, #336]	@ (800a7e0 <EEPROM_init+0x2a8>)
 800a68e:	edc3 7a08 	vstr	s15, [r3, #32]
		if((EEPROM.RxBuff[7] == 0xFF && EEPROM.RxBuff[8] == 0xFF) || (EEPROM.RxBuff[7] == 0x00 && EEPROM.RxBuff[8] == 0x00)){
 800a692:	4b4f      	ldr	r3, [pc, #316]	@ (800a7d0 <EEPROM_init+0x298>)
 800a694:	f893 3029 	ldrb.w	r3, [r3, #41]	@ 0x29
 800a698:	2bff      	cmp	r3, #255	@ 0xff
 800a69a:	d104      	bne.n	800a6a6 <EEPROM_init+0x16e>
 800a69c:	4b4c      	ldr	r3, [pc, #304]	@ (800a7d0 <EEPROM_init+0x298>)
 800a69e:	f893 302a 	ldrb.w	r3, [r3, #42]	@ 0x2a
 800a6a2:	2bff      	cmp	r3, #255	@ 0xff
 800a6a4:	d009      	beq.n	800a6ba <EEPROM_init+0x182>
 800a6a6:	4b4a      	ldr	r3, [pc, #296]	@ (800a7d0 <EEPROM_init+0x298>)
 800a6a8:	f893 3029 	ldrb.w	r3, [r3, #41]	@ 0x29
 800a6ac:	2b00      	cmp	r3, #0
 800a6ae:	d108      	bne.n	800a6c2 <EEPROM_init+0x18a>
 800a6b0:	4b47      	ldr	r3, [pc, #284]	@ (800a7d0 <EEPROM_init+0x298>)
 800a6b2:	f893 302a 	ldrb.w	r3, [r3, #42]	@ 0x2a
 800a6b6:	2b00      	cmp	r3, #0
 800a6b8:	d103      	bne.n	800a6c2 <EEPROM_init+0x18a>
			read_fifo_state = 0;
 800a6ba:	4b4d      	ldr	r3, [pc, #308]	@ (800a7f0 <EEPROM_init+0x2b8>)
 800a6bc:	2200      	movs	r2, #0
 800a6be:	701a      	strb	r2, [r3, #0]
 800a6c0:	e010      	b.n	800a6e4 <EEPROM_init+0x1ac>
			read_fifo_state = 1;
 800a6c2:	4b4b      	ldr	r3, [pc, #300]	@ (800a7f0 <EEPROM_init+0x2b8>)
 800a6c4:	2201      	movs	r2, #1
 800a6c6:	701a      	strb	r2, [r3, #0]
			ui.IR_Offset = (EEPROM.RxBuff[8] << 8) | (EEPROM.RxBuff[7] & 0xFF);
 800a6c8:	4b41      	ldr	r3, [pc, #260]	@ (800a7d0 <EEPROM_init+0x298>)
 800a6ca:	f893 302a 	ldrb.w	r3, [r3, #42]	@ 0x2a
 800a6ce:	021b      	lsls	r3, r3, #8
 800a6d0:	b21a      	sxth	r2, r3
 800a6d2:	4b3f      	ldr	r3, [pc, #252]	@ (800a7d0 <EEPROM_init+0x298>)
 800a6d4:	f893 3029 	ldrb.w	r3, [r3, #41]	@ 0x29
 800a6d8:	b21b      	sxth	r3, r3
 800a6da:	4313      	orrs	r3, r2
 800a6dc:	b21b      	sxth	r3, r3
 800a6de:	b29a      	uxth	r2, r3
 800a6e0:	4b3f      	ldr	r3, [pc, #252]	@ (800a7e0 <EEPROM_init+0x2a8>)
 800a6e2:	819a      	strh	r2, [r3, #12]
		if((EEPROM.RxBuff[9] == 0xFF && EEPROM.RxBuff[10] == 0xFF) || (EEPROM.RxBuff[9] == 0x00 && EEPROM.RxBuff[10] == 0x00)){
 800a6e4:	4b3a      	ldr	r3, [pc, #232]	@ (800a7d0 <EEPROM_init+0x298>)
 800a6e6:	f893 302b 	ldrb.w	r3, [r3, #43]	@ 0x2b
 800a6ea:	2bff      	cmp	r3, #255	@ 0xff
 800a6ec:	d104      	bne.n	800a6f8 <EEPROM_init+0x1c0>
 800a6ee:	4b38      	ldr	r3, [pc, #224]	@ (800a7d0 <EEPROM_init+0x298>)
 800a6f0:	f893 302c 	ldrb.w	r3, [r3, #44]	@ 0x2c
 800a6f4:	2bff      	cmp	r3, #255	@ 0xff
 800a6f6:	d009      	beq.n	800a70c <EEPROM_init+0x1d4>
 800a6f8:	4b35      	ldr	r3, [pc, #212]	@ (800a7d0 <EEPROM_init+0x298>)
 800a6fa:	f893 302b 	ldrb.w	r3, [r3, #43]	@ 0x2b
 800a6fe:	2b00      	cmp	r3, #0
 800a700:	d108      	bne.n	800a714 <EEPROM_init+0x1dc>
 800a702:	4b33      	ldr	r3, [pc, #204]	@ (800a7d0 <EEPROM_init+0x298>)
 800a704:	f893 302c 	ldrb.w	r3, [r3, #44]	@ 0x2c
 800a708:	2b00      	cmp	r3, #0
 800a70a:	d103      	bne.n	800a714 <EEPROM_init+0x1dc>
			read_fifo_state = 0;
 800a70c:	4b38      	ldr	r3, [pc, #224]	@ (800a7f0 <EEPROM_init+0x2b8>)
 800a70e:	2200      	movs	r2, #0
 800a710:	701a      	strb	r2, [r3, #0]
 800a712:	e010      	b.n	800a736 <EEPROM_init+0x1fe>
			read_fifo_state = 1;
 800a714:	4b36      	ldr	r3, [pc, #216]	@ (800a7f0 <EEPROM_init+0x2b8>)
 800a716:	2201      	movs	r2, #1
 800a718:	701a      	strb	r2, [r3, #0]
			ui.Blue_IR_Offset = (EEPROM.RxBuff[9] << 8) | (EEPROM.RxBuff[10] & 0xFF);
 800a71a:	4b2d      	ldr	r3, [pc, #180]	@ (800a7d0 <EEPROM_init+0x298>)
 800a71c:	f893 302b 	ldrb.w	r3, [r3, #43]	@ 0x2b
 800a720:	021b      	lsls	r3, r3, #8
 800a722:	b21a      	sxth	r2, r3
 800a724:	4b2a      	ldr	r3, [pc, #168]	@ (800a7d0 <EEPROM_init+0x298>)
 800a726:	f893 302c 	ldrb.w	r3, [r3, #44]	@ 0x2c
 800a72a:	b21b      	sxth	r3, r3
 800a72c:	4313      	orrs	r3, r2
 800a72e:	b21b      	sxth	r3, r3
 800a730:	b29a      	uxth	r2, r3
 800a732:	4b2b      	ldr	r3, [pc, #172]	@ (800a7e0 <EEPROM_init+0x2a8>)
 800a734:	81da      	strh	r2, [r3, #14]
		if(EEPROM.RxBuff[11] == 0){
 800a736:	4b26      	ldr	r3, [pc, #152]	@ (800a7d0 <EEPROM_init+0x298>)
 800a738:	f893 302d 	ldrb.w	r3, [r3, #45]	@ 0x2d
 800a73c:	2b00      	cmp	r3, #0
 800a73e:	d103      	bne.n	800a748 <EEPROM_init+0x210>
			ui.temp_alarm_enable = 0;
 800a740:	4b27      	ldr	r3, [pc, #156]	@ (800a7e0 <EEPROM_init+0x2a8>)
 800a742:	2200      	movs	r2, #0
 800a744:	759a      	strb	r2, [r3, #22]
 800a746:	e002      	b.n	800a74e <EEPROM_init+0x216>
			ui.temp_alarm_enable = 1;
 800a748:	4b25      	ldr	r3, [pc, #148]	@ (800a7e0 <EEPROM_init+0x2a8>)
 800a74a:	2201      	movs	r2, #1
 800a74c:	759a      	strb	r2, [r3, #22]
		if(EEPROM.RxBuff[12] == 0){
 800a74e:	4b20      	ldr	r3, [pc, #128]	@ (800a7d0 <EEPROM_init+0x298>)
 800a750:	f893 302e 	ldrb.w	r3, [r3, #46]	@ 0x2e
 800a754:	2b00      	cmp	r3, #0
 800a756:	d103      	bne.n	800a760 <EEPROM_init+0x228>
			ui.temp_warring_maintain_bit = 0;
 800a758:	4b21      	ldr	r3, [pc, #132]	@ (800a7e0 <EEPROM_init+0x2a8>)
 800a75a:	2200      	movs	r2, #0
 800a75c:	765a      	strb	r2, [r3, #25]
 800a75e:	e002      	b.n	800a766 <EEPROM_init+0x22e>
			ui.temp_warring_maintain_bit = 1;
 800a760:	4b1f      	ldr	r3, [pc, #124]	@ (800a7e0 <EEPROM_init+0x2a8>)
 800a762:	2201      	movs	r2, #1
 800a764:	765a      	strb	r2, [r3, #25]
		if(EEPROM.RxBuff[13] == 0){
 800a766:	4b1a      	ldr	r3, [pc, #104]	@ (800a7d0 <EEPROM_init+0x298>)
 800a768:	f893 302f 	ldrb.w	r3, [r3, #47]	@ 0x2f
 800a76c:	2b00      	cmp	r3, #0
 800a76e:	d103      	bne.n	800a778 <EEPROM_init+0x240>
			ui.temp_alarm_maintain_bit = 0;
 800a770:	4b1b      	ldr	r3, [pc, #108]	@ (800a7e0 <EEPROM_init+0x2a8>)
 800a772:	2200      	movs	r2, #0
 800a774:	769a      	strb	r2, [r3, #26]
 800a776:	e002      	b.n	800a77e <EEPROM_init+0x246>
			ui.temp_alarm_maintain_bit = 1;
 800a778:	4b19      	ldr	r3, [pc, #100]	@ (800a7e0 <EEPROM_init+0x2a8>)
 800a77a:	2201      	movs	r2, #1
 800a77c:	769a      	strb	r2, [r3, #26]
		if(EEPROM.RxBuff[20] == 1)
 800a77e:	4b14      	ldr	r3, [pc, #80]	@ (800a7d0 <EEPROM_init+0x298>)
 800a780:	f893 3036 	ldrb.w	r3, [r3, #54]	@ 0x36
 800a784:	2b01      	cmp	r3, #1
 800a786:	d104      	bne.n	800a792 <EEPROM_init+0x25a>
			ui.End_Code = 1;
 800a788:	4b15      	ldr	r3, [pc, #84]	@ (800a7e0 <EEPROM_init+0x2a8>)
 800a78a:	2201      	movs	r2, #1
 800a78c:	f883 2031 	strb.w	r2, [r3, #49]	@ 0x31
 800a790:	e003      	b.n	800a79a <EEPROM_init+0x262>
			ui.End_Code = 0;
 800a792:	4b13      	ldr	r3, [pc, #76]	@ (800a7e0 <EEPROM_init+0x2a8>)
 800a794:	2200      	movs	r2, #0
 800a796:	f883 2031 	strb.w	r2, [r3, #49]	@ 0x31
		if(EEPROM.RxBuff[22] == 0xFF){
 800a79a:	4b0d      	ldr	r3, [pc, #52]	@ (800a7d0 <EEPROM_init+0x298>)
 800a79c:	f893 3038 	ldrb.w	r3, [r3, #56]	@ 0x38
 800a7a0:	2bff      	cmp	r3, #255	@ 0xff
 800a7a2:	d103      	bne.n	800a7ac <EEPROM_init+0x274>
			ui.SMK_Level = RANK_1;
 800a7a4:	4b0e      	ldr	r3, [pc, #56]	@ (800a7e0 <EEPROM_init+0x2a8>)
 800a7a6:	2200      	movs	r2, #0
 800a7a8:	741a      	strb	r2, [r3, #16]
 800a7aa:	e004      	b.n	800a7b6 <EEPROM_init+0x27e>
			ui.SMK_Level = EEPROM.RxBuff[22];
 800a7ac:	4b08      	ldr	r3, [pc, #32]	@ (800a7d0 <EEPROM_init+0x298>)
 800a7ae:	f893 2038 	ldrb.w	r2, [r3, #56]	@ 0x38
 800a7b2:	4b0b      	ldr	r3, [pc, #44]	@ (800a7e0 <EEPROM_init+0x2a8>)
 800a7b4:	741a      	strb	r2, [r3, #16]
		if(EEPROM.RxBuff[23] == 0xff)
 800a7b6:	4b06      	ldr	r3, [pc, #24]	@ (800a7d0 <EEPROM_init+0x298>)
 800a7b8:	f893 3039 	ldrb.w	r3, [r3, #57]	@ 0x39
 800a7bc:	2bff      	cmp	r3, #255	@ 0xff
 800a7be:	d119      	bne.n	800a7f4 <EEPROM_init+0x2bc>
			ui.Protocol_Type = 1;
 800a7c0:	4b07      	ldr	r3, [pc, #28]	@ (800a7e0 <EEPROM_init+0x2a8>)
 800a7c2:	2201      	movs	r2, #1
 800a7c4:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30
}
 800a7c8:	e01a      	b.n	800a800 <EEPROM_init+0x2c8>
 800a7ca:	bf00      	nop
 800a7cc:	2000089c 	.word	0x2000089c
 800a7d0:	20000298 	.word	0x20000298
 800a7d4:	200002ba 	.word	0x200002ba
 800a7d8:	2000029a 	.word	0x2000029a
 800a7dc:	20000010 	.word	0x20000010
 800a7e0:	200004f0 	.word	0x200004f0
 800a7e4:	42340000 	.word	0x42340000
 800a7e8:	51eb851f 	.word	0x51eb851f
 800a7ec:	42700000 	.word	0x42700000
 800a7f0:	200000c4 	.word	0x200000c4
			ui.Protocol_Type = EEPROM.RxBuff[23];
 800a7f4:	4b04      	ldr	r3, [pc, #16]	@ (800a808 <EEPROM_init+0x2d0>)
 800a7f6:	f893 2039 	ldrb.w	r2, [r3, #57]	@ 0x39
 800a7fa:	4b04      	ldr	r3, [pc, #16]	@ (800a80c <EEPROM_init+0x2d4>)
 800a7fc:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30
}
 800a800:	bf00      	nop
 800a802:	3708      	adds	r7, #8
 800a804:	46bd      	mov	sp, r7
 800a806:	bd80      	pop	{r7, pc}
 800a808:	20000298 	.word	0x20000298
 800a80c:	200004f0 	.word	0x200004f0

0800a810 <EEPROM_routine>:
/****************************************************************************/
/*	Overview	:															*/
/*	Return value:	void													*/
/****************************************************************************/
void EEPROM_routine(void)  // 1000ms
{
 800a810:	b580      	push	{r7, lr}
 800a812:	b082      	sub	sp, #8
 800a814:	af00      	add	r7, sp, #0
	//EEPROM TEST
	//EEPROM_SPI_WriteBuffer(EEPROM.Buff, (uint16_t)0x01, EEPROM_BUFFER_SIZE);
	if(EEPROM.SaveData_Flag == 1)
 800a816:	4b73      	ldr	r3, [pc, #460]	@ (800a9e4 <EEPROM_routine+0x1d4>)
 800a818:	781b      	ldrb	r3, [r3, #0]
 800a81a:	2b01      	cmp	r3, #1
 800a81c:	f040 80c2 	bne.w	800a9a4 <EEPROM_routine+0x194>
	{
		EEPROM.TxBuff[0] = EEPROM_WREN;
 800a820:	4b70      	ldr	r3, [pc, #448]	@ (800a9e4 <EEPROM_routine+0x1d4>)
 800a822:	2206      	movs	r2, #6
 800a824:	709a      	strb	r2, [r3, #2]
		EEPROM_Comm(EEPROM.TxBuff, EEPROM.RxBuff, 1);        // HAL_SPI_TransmitReceive()
 800a826:	2201      	movs	r2, #1
 800a828:	496f      	ldr	r1, [pc, #444]	@ (800a9e8 <EEPROM_routine+0x1d8>)
 800a82a:	4870      	ldr	r0, [pc, #448]	@ (800a9ec <EEPROM_routine+0x1dc>)
 800a82c:	f7ff fe56 	bl	800a4dc <EEPROM_Comm>
		//HAL_Delay(10);
		EEPROM.TxBuff[0] = EEPROM_RDSR;
 800a830:	4b6c      	ldr	r3, [pc, #432]	@ (800a9e4 <EEPROM_routine+0x1d4>)
 800a832:	2205      	movs	r2, #5
 800a834:	709a      	strb	r2, [r3, #2]
		EEPROM_Comm(EEPROM.TxBuff, EEPROM.RxBuff, 2);
 800a836:	2202      	movs	r2, #2
 800a838:	496b      	ldr	r1, [pc, #428]	@ (800a9e8 <EEPROM_routine+0x1d8>)
 800a83a:	486c      	ldr	r0, [pc, #432]	@ (800a9ec <EEPROM_routine+0x1dc>)
 800a83c:	f7ff fe4e 	bl	800a4dc <EEPROM_Comm>

		EEPROM.TxBuff[0] = EEPROM_WRITE;
 800a840:	4b68      	ldr	r3, [pc, #416]	@ (800a9e4 <EEPROM_routine+0x1d4>)
 800a842:	2202      	movs	r2, #2
 800a844:	709a      	strb	r2, [r3, #2]
		EEPROM.TxBuff[1] = EEPROM_addr >> 8;      // high byte
 800a846:	4b6a      	ldr	r3, [pc, #424]	@ (800a9f0 <EEPROM_routine+0x1e0>)
 800a848:	881b      	ldrh	r3, [r3, #0]
 800a84a:	0a1b      	lsrs	r3, r3, #8
 800a84c:	b29b      	uxth	r3, r3
 800a84e:	b2da      	uxtb	r2, r3
 800a850:	4b64      	ldr	r3, [pc, #400]	@ (800a9e4 <EEPROM_routine+0x1d4>)
 800a852:	70da      	strb	r2, [r3, #3]
		EEPROM.TxBuff[2] = EEPROM_addr & 0x00FF;  // low byte
 800a854:	4b66      	ldr	r3, [pc, #408]	@ (800a9f0 <EEPROM_routine+0x1e0>)
 800a856:	881b      	ldrh	r3, [r3, #0]
 800a858:	b2da      	uxtb	r2, r3
 800a85a:	4b62      	ldr	r3, [pc, #392]	@ (800a9e4 <EEPROM_routine+0x1d4>)
 800a85c:	711a      	strb	r2, [r3, #4]
		EEPROM.TxBuff[3] = (uint16_t)(ui.temp_warring_hex & 0xFF);
 800a85e:	4b65      	ldr	r3, [pc, #404]	@ (800a9f4 <EEPROM_routine+0x1e4>)
 800a860:	8c9b      	ldrh	r3, [r3, #36]	@ 0x24
 800a862:	b2da      	uxtb	r2, r3
 800a864:	4b5f      	ldr	r3, [pc, #380]	@ (800a9e4 <EEPROM_routine+0x1d4>)
 800a866:	715a      	strb	r2, [r3, #5]
		EEPROM.TxBuff[4] = (uint16_t)(ui.temp_warring_hex >>8);
 800a868:	4b62      	ldr	r3, [pc, #392]	@ (800a9f4 <EEPROM_routine+0x1e4>)
 800a86a:	8c9b      	ldrh	r3, [r3, #36]	@ 0x24
 800a86c:	0a1b      	lsrs	r3, r3, #8
 800a86e:	b29b      	uxth	r3, r3
 800a870:	b2da      	uxtb	r2, r3
 800a872:	4b5c      	ldr	r3, [pc, #368]	@ (800a9e4 <EEPROM_routine+0x1d4>)
 800a874:	719a      	strb	r2, [r3, #6]
		EEPROM.TxBuff[5] = (uint16_t)(ui.temp_alarm_hex & 0xFF);
 800a876:	4b5f      	ldr	r3, [pc, #380]	@ (800a9f4 <EEPROM_routine+0x1e4>)
 800a878:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 800a87a:	b2da      	uxtb	r2, r3
 800a87c:	4b59      	ldr	r3, [pc, #356]	@ (800a9e4 <EEPROM_routine+0x1d4>)
 800a87e:	71da      	strb	r2, [r3, #7]
		EEPROM.TxBuff[6] = (uint16_t)(ui.temp_alarm_hex >>8);
 800a880:	4b5c      	ldr	r3, [pc, #368]	@ (800a9f4 <EEPROM_routine+0x1e4>)
 800a882:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 800a884:	0a1b      	lsrs	r3, r3, #8
 800a886:	b29b      	uxth	r3, r3
 800a888:	b2da      	uxtb	r2, r3
 800a88a:	4b56      	ldr	r3, [pc, #344]	@ (800a9e4 <EEPROM_routine+0x1d4>)
 800a88c:	721a      	strb	r2, [r3, #8]
		EEPROM.TxBuff[7] = (ui.IR_Offset & 0xFF);
 800a88e:	4b59      	ldr	r3, [pc, #356]	@ (800a9f4 <EEPROM_routine+0x1e4>)
 800a890:	899b      	ldrh	r3, [r3, #12]
 800a892:	b2da      	uxtb	r2, r3
 800a894:	4b53      	ldr	r3, [pc, #332]	@ (800a9e4 <EEPROM_routine+0x1d4>)
 800a896:	725a      	strb	r2, [r3, #9]
		EEPROM.TxBuff[8] = (ui.IR_Offset >> 8);
 800a898:	4b56      	ldr	r3, [pc, #344]	@ (800a9f4 <EEPROM_routine+0x1e4>)
 800a89a:	899b      	ldrh	r3, [r3, #12]
 800a89c:	0a1b      	lsrs	r3, r3, #8
 800a89e:	b29b      	uxth	r3, r3
 800a8a0:	b2da      	uxtb	r2, r3
 800a8a2:	4b50      	ldr	r3, [pc, #320]	@ (800a9e4 <EEPROM_routine+0x1d4>)
 800a8a4:	729a      	strb	r2, [r3, #10]
		EEPROM.TxBuff[9] = (ui.Blue_IR_Offset & 0xFF);
 800a8a6:	4b53      	ldr	r3, [pc, #332]	@ (800a9f4 <EEPROM_routine+0x1e4>)
 800a8a8:	89db      	ldrh	r3, [r3, #14]
 800a8aa:	b2da      	uxtb	r2, r3
 800a8ac:	4b4d      	ldr	r3, [pc, #308]	@ (800a9e4 <EEPROM_routine+0x1d4>)
 800a8ae:	72da      	strb	r2, [r3, #11]
		EEPROM.TxBuff[10] = (ui.Blue_IR_Offset >> 8);
 800a8b0:	4b50      	ldr	r3, [pc, #320]	@ (800a9f4 <EEPROM_routine+0x1e4>)
 800a8b2:	89db      	ldrh	r3, [r3, #14]
 800a8b4:	0a1b      	lsrs	r3, r3, #8
 800a8b6:	b29b      	uxth	r3, r3
 800a8b8:	b2da      	uxtb	r2, r3
 800a8ba:	4b4a      	ldr	r3, [pc, #296]	@ (800a9e4 <EEPROM_routine+0x1d4>)
 800a8bc:	731a      	strb	r2, [r3, #12]
		EEPROM.TxBuff[11] = ui.temp_alarm_enable;
 800a8be:	4b4d      	ldr	r3, [pc, #308]	@ (800a9f4 <EEPROM_routine+0x1e4>)
 800a8c0:	7d9a      	ldrb	r2, [r3, #22]
 800a8c2:	4b48      	ldr	r3, [pc, #288]	@ (800a9e4 <EEPROM_routine+0x1d4>)
 800a8c4:	735a      	strb	r2, [r3, #13]
		EEPROM.TxBuff[12] = ui.temp_warring_maintain_bit;
 800a8c6:	4b4b      	ldr	r3, [pc, #300]	@ (800a9f4 <EEPROM_routine+0x1e4>)
 800a8c8:	7e5a      	ldrb	r2, [r3, #25]
 800a8ca:	4b46      	ldr	r3, [pc, #280]	@ (800a9e4 <EEPROM_routine+0x1d4>)
 800a8cc:	739a      	strb	r2, [r3, #14]
		EEPROM.TxBuff[13] = ui.temp_alarm_maintain_bit;
 800a8ce:	4b49      	ldr	r3, [pc, #292]	@ (800a9f4 <EEPROM_routine+0x1e4>)
 800a8d0:	7e9a      	ldrb	r2, [r3, #26]
 800a8d2:	4b44      	ldr	r3, [pc, #272]	@ (800a9e4 <EEPROM_routine+0x1d4>)
 800a8d4:	73da      	strb	r2, [r3, #15]
		EEPROM.TxBuff[14] = 0x00;
 800a8d6:	4b43      	ldr	r3, [pc, #268]	@ (800a9e4 <EEPROM_routine+0x1d4>)
 800a8d8:	2200      	movs	r2, #0
 800a8da:	741a      	strb	r2, [r3, #16]
		EEPROM.TxBuff[15] = 0x00;
 800a8dc:	4b41      	ldr	r3, [pc, #260]	@ (800a9e4 <EEPROM_routine+0x1d4>)
 800a8de:	2200      	movs	r2, #0
 800a8e0:	745a      	strb	r2, [r3, #17]
		EEPROM.TxBuff[16] = 0x00;
 800a8e2:	4b40      	ldr	r3, [pc, #256]	@ (800a9e4 <EEPROM_routine+0x1d4>)
 800a8e4:	2200      	movs	r2, #0
 800a8e6:	749a      	strb	r2, [r3, #18]
		EEPROM.TxBuff[17] = 0x00;
 800a8e8:	4b3e      	ldr	r3, [pc, #248]	@ (800a9e4 <EEPROM_routine+0x1d4>)
 800a8ea:	2200      	movs	r2, #0
 800a8ec:	74da      	strb	r2, [r3, #19]
		EEPROM.TxBuff[18] = 0x00;
 800a8ee:	4b3d      	ldr	r3, [pc, #244]	@ (800a9e4 <EEPROM_routine+0x1d4>)
 800a8f0:	2200      	movs	r2, #0
 800a8f2:	751a      	strb	r2, [r3, #20]
		EEPROM.TxBuff[19] = 0x00;
 800a8f4:	4b3b      	ldr	r3, [pc, #236]	@ (800a9e4 <EEPROM_routine+0x1d4>)
 800a8f6:	2200      	movs	r2, #0
 800a8f8:	755a      	strb	r2, [r3, #21]
		EEPROM.TxBuff[20] = ui.End_Code;
 800a8fa:	4b3e      	ldr	r3, [pc, #248]	@ (800a9f4 <EEPROM_routine+0x1e4>)
 800a8fc:	f893 2031 	ldrb.w	r2, [r3, #49]	@ 0x31
 800a900:	4b38      	ldr	r3, [pc, #224]	@ (800a9e4 <EEPROM_routine+0x1d4>)
 800a902:	759a      	strb	r2, [r3, #22]
		EEPROM.TxBuff[21] = 0x00;
 800a904:	4b37      	ldr	r3, [pc, #220]	@ (800a9e4 <EEPROM_routine+0x1d4>)
 800a906:	2200      	movs	r2, #0
 800a908:	75da      	strb	r2, [r3, #23]
		EEPROM.TxBuff[22] = ui.SMK_Level;
 800a90a:	4b3a      	ldr	r3, [pc, #232]	@ (800a9f4 <EEPROM_routine+0x1e4>)
 800a90c:	7c1a      	ldrb	r2, [r3, #16]
 800a90e:	4b35      	ldr	r3, [pc, #212]	@ (800a9e4 <EEPROM_routine+0x1d4>)
 800a910:	761a      	strb	r2, [r3, #24]
		EEPROM.TxBuff[23] = ui.Protocol_Type;
 800a912:	4b38      	ldr	r3, [pc, #224]	@ (800a9f4 <EEPROM_routine+0x1e4>)
 800a914:	f893 2030 	ldrb.w	r2, [r3, #48]	@ 0x30
 800a918:	4b32      	ldr	r3, [pc, #200]	@ (800a9e4 <EEPROM_routine+0x1d4>)
 800a91a:	765a      	strb	r2, [r3, #25]
		EEPROM.TxBuff[24] = 0x00;
 800a91c:	4b31      	ldr	r3, [pc, #196]	@ (800a9e4 <EEPROM_routine+0x1d4>)
 800a91e:	2200      	movs	r2, #0
 800a920:	769a      	strb	r2, [r3, #26]
		EEPROM.TxBuff[25] = 0x00;
 800a922:	4b30      	ldr	r3, [pc, #192]	@ (800a9e4 <EEPROM_routine+0x1d4>)
 800a924:	2200      	movs	r2, #0
 800a926:	76da      	strb	r2, [r3, #27]
		EEPROM.TxBuff[26] = 0x00;
 800a928:	4b2e      	ldr	r3, [pc, #184]	@ (800a9e4 <EEPROM_routine+0x1d4>)
 800a92a:	2200      	movs	r2, #0
 800a92c:	771a      	strb	r2, [r3, #28]
		EEPROM.TxBuff[27] = 0;//Adc.ZO_flag;
 800a92e:	4b2d      	ldr	r3, [pc, #180]	@ (800a9e4 <EEPROM_routine+0x1d4>)
 800a930:	2200      	movs	r2, #0
 800a932:	775a      	strb	r2, [r3, #29]

		EEPROM.TxBuff[28] = 0xD8;
 800a934:	4b2b      	ldr	r3, [pc, #172]	@ (800a9e4 <EEPROM_routine+0x1d4>)
 800a936:	22d8      	movs	r2, #216	@ 0xd8
 800a938:	779a      	strb	r2, [r3, #30]
		EEPROM.TxBuff[29] = 0xD8;
 800a93a:	4b2a      	ldr	r3, [pc, #168]	@ (800a9e4 <EEPROM_routine+0x1d4>)
 800a93c:	22d8      	movs	r2, #216	@ 0xd8
 800a93e:	77da      	strb	r2, [r3, #31]

		EEPROM.Checksum = 0;
 800a940:	4b28      	ldr	r3, [pc, #160]	@ (800a9e4 <EEPROM_routine+0x1d4>)
 800a942:	2200      	movs	r2, #0
 800a944:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
		for(int i = 3; i < 28; i++)
 800a948:	2303      	movs	r3, #3
 800a94a:	607b      	str	r3, [r7, #4]
 800a94c:	e00f      	b.n	800a96e <EEPROM_routine+0x15e>
		{
			EEPROM.Checksum += EEPROM.TxBuff[i];
 800a94e:	4b25      	ldr	r3, [pc, #148]	@ (800a9e4 <EEPROM_routine+0x1d4>)
 800a950:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 800a954:	4923      	ldr	r1, [pc, #140]	@ (800a9e4 <EEPROM_routine+0x1d4>)
 800a956:	687a      	ldr	r2, [r7, #4]
 800a958:	440a      	add	r2, r1
 800a95a:	3202      	adds	r2, #2
 800a95c:	7812      	ldrb	r2, [r2, #0]
 800a95e:	4413      	add	r3, r2
 800a960:	b29a      	uxth	r2, r3
 800a962:	4b20      	ldr	r3, [pc, #128]	@ (800a9e4 <EEPROM_routine+0x1d4>)
 800a964:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
		for(int i = 3; i < 28; i++)
 800a968:	687b      	ldr	r3, [r7, #4]
 800a96a:	3301      	adds	r3, #1
 800a96c:	607b      	str	r3, [r7, #4]
 800a96e:	687b      	ldr	r3, [r7, #4]
 800a970:	2b1b      	cmp	r3, #27
 800a972:	ddec      	ble.n	800a94e <EEPROM_routine+0x13e>
		}

		EEPROM.TxBuff[30] = (uint16_t)(EEPROM.Checksum & 0xFF);
 800a974:	4b1b      	ldr	r3, [pc, #108]	@ (800a9e4 <EEPROM_routine+0x1d4>)
 800a976:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 800a97a:	b2da      	uxtb	r2, r3
 800a97c:	4b19      	ldr	r3, [pc, #100]	@ (800a9e4 <EEPROM_routine+0x1d4>)
 800a97e:	f883 2020 	strb.w	r2, [r3, #32]
		EEPROM.TxBuff[31] = (uint16_t)(EEPROM.Checksum >>8);
 800a982:	4b18      	ldr	r3, [pc, #96]	@ (800a9e4 <EEPROM_routine+0x1d4>)
 800a984:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 800a988:	0a1b      	lsrs	r3, r3, #8
 800a98a:	b29b      	uxth	r3, r3
 800a98c:	b2da      	uxtb	r2, r3
 800a98e:	4b15      	ldr	r3, [pc, #84]	@ (800a9e4 <EEPROM_routine+0x1d4>)
 800a990:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21

		EEPROM_Comm(EEPROM.TxBuff, EEPROM.RxBuff, EEPROM_BUF_MAX);
 800a994:	2220      	movs	r2, #32
 800a996:	4914      	ldr	r1, [pc, #80]	@ (800a9e8 <EEPROM_routine+0x1d8>)
 800a998:	4814      	ldr	r0, [pc, #80]	@ (800a9ec <EEPROM_routine+0x1dc>)
 800a99a:	f7ff fd9f 	bl	800a4dc <EEPROM_Comm>
		//HAL_Delay(10);
		EEPROM.SaveData_Flag = 0;
 800a99e:	4b11      	ldr	r3, [pc, #68]	@ (800a9e4 <EEPROM_routine+0x1d4>)
 800a9a0:	2200      	movs	r2, #0
 800a9a2:	701a      	strb	r2, [r3, #0]
	}
	if(EEPROM.Result != 0)
 800a9a4:	4b0f      	ldr	r3, [pc, #60]	@ (800a9e4 <EEPROM_routine+0x1d4>)
 800a9a6:	f8b3 3042 	ldrh.w	r3, [r3, #66]	@ 0x42
 800a9aa:	2b00      	cmp	r3, #0
 800a9ac:	d007      	beq.n	800a9be <EEPROM_routine+0x1ae>
	{
		EEPROM.Error_cnt ++;
 800a9ae:	4b0d      	ldr	r3, [pc, #52]	@ (800a9e4 <EEPROM_routine+0x1d4>)
 800a9b0:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 800a9b4:	3301      	adds	r3, #1
 800a9b6:	b2da      	uxtb	r2, r3
 800a9b8:	4b0a      	ldr	r3, [pc, #40]	@ (800a9e4 <EEPROM_routine+0x1d4>)
 800a9ba:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
	}
	if((EEPROM.Error_cnt == 5) && (EEPROM.Error == 0))
 800a9be:	4b09      	ldr	r3, [pc, #36]	@ (800a9e4 <EEPROM_routine+0x1d4>)
 800a9c0:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 800a9c4:	2b05      	cmp	r3, #5
 800a9c6:	d108      	bne.n	800a9da <EEPROM_routine+0x1ca>
 800a9c8:	4b06      	ldr	r3, [pc, #24]	@ (800a9e4 <EEPROM_routine+0x1d4>)
 800a9ca:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 800a9ce:	2b00      	cmp	r3, #0
 800a9d0:	d103      	bne.n	800a9da <EEPROM_routine+0x1ca>
	{
		EEPROM.Error = 1;
 800a9d2:	4b04      	ldr	r3, [pc, #16]	@ (800a9e4 <EEPROM_routine+0x1d4>)
 800a9d4:	2201      	movs	r2, #1
 800a9d6:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
	}
}
 800a9da:	bf00      	nop
 800a9dc:	3708      	adds	r7, #8
 800a9de:	46bd      	mov	sp, r7
 800a9e0:	bd80      	pop	{r7, pc}
 800a9e2:	bf00      	nop
 800a9e4:	20000298 	.word	0x20000298
 800a9e8:	200002ba 	.word	0x200002ba
 800a9ec:	2000029a 	.word	0x2000029a
 800a9f0:	20000010 	.word	0x20000010
 800a9f4:	200004f0 	.word	0x200004f0

0800a9f8 <EEPROM_SPI_INIT>:


void EEPROM_SPI_INIT(SPI_HandleTypeDef * hspi) {
 800a9f8:	b480      	push	{r7}
 800a9fa:	b083      	sub	sp, #12
 800a9fc:	af00      	add	r7, sp, #0
 800a9fe:	6078      	str	r0, [r7, #4]
    EEPROM_SPI = hspi;
 800aa00:	4a04      	ldr	r2, [pc, #16]	@ (800aa14 <EEPROM_SPI_INIT+0x1c>)
 800aa02:	687b      	ldr	r3, [r7, #4]
 800aa04:	6013      	str	r3, [r2, #0]
}
 800aa06:	bf00      	nop
 800aa08:	370c      	adds	r7, #12
 800aa0a:	46bd      	mov	sp, r7
 800aa0c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800aa10:	4770      	bx	lr
 800aa12:	bf00      	nop
 800aa14:	200002e0 	.word	0x200002e0

0800aa18 <EEPROM_Factory_Reset>:
    if (HAL_SPI_Transmit(EEPROM_SPI, (uint8_t*)instruction, (uint16_t)size, 200) != HAL_OK) {
        Error_Handler();
    }
}
void EEPROM_Factory_Reset(void)
{
 800aa18:	b580      	push	{r7, lr}
 800aa1a:	b082      	sub	sp, #8
 800aa1c:	af00      	add	r7, sp, #0
	EEPROM.TxBuff[0] = EEPROM_WREN;
 800aa1e:	4b7d      	ldr	r3, [pc, #500]	@ (800ac14 <EEPROM_Factory_Reset+0x1fc>)
 800aa20:	2206      	movs	r2, #6
 800aa22:	709a      	strb	r2, [r3, #2]
	EEPROM_Comm(EEPROM.TxBuff, EEPROM.RxBuff, 1);
 800aa24:	2201      	movs	r2, #1
 800aa26:	497c      	ldr	r1, [pc, #496]	@ (800ac18 <EEPROM_Factory_Reset+0x200>)
 800aa28:	487c      	ldr	r0, [pc, #496]	@ (800ac1c <EEPROM_Factory_Reset+0x204>)
 800aa2a:	f7ff fd57 	bl	800a4dc <EEPROM_Comm>
	//HAL_Delay(10);
	EEPROM.TxBuff[0] = EEPROM_RDSR;
 800aa2e:	4b79      	ldr	r3, [pc, #484]	@ (800ac14 <EEPROM_Factory_Reset+0x1fc>)
 800aa30:	2205      	movs	r2, #5
 800aa32:	709a      	strb	r2, [r3, #2]
	EEPROM_Comm(EEPROM.TxBuff, EEPROM.RxBuff, 2);
 800aa34:	2202      	movs	r2, #2
 800aa36:	4978      	ldr	r1, [pc, #480]	@ (800ac18 <EEPROM_Factory_Reset+0x200>)
 800aa38:	4878      	ldr	r0, [pc, #480]	@ (800ac1c <EEPROM_Factory_Reset+0x204>)
 800aa3a:	f7ff fd4f 	bl	800a4dc <EEPROM_Comm>

	ui.temp_warring_hex = 4500;
 800aa3e:	4b78      	ldr	r3, [pc, #480]	@ (800ac20 <EEPROM_Factory_Reset+0x208>)
 800aa40:	f241 1294 	movw	r2, #4500	@ 0x1194
 800aa44:	849a      	strh	r2, [r3, #36]	@ 0x24
	ui.temp_warring = ui.temp_warring_hex / 100;
 800aa46:	4b76      	ldr	r3, [pc, #472]	@ (800ac20 <EEPROM_Factory_Reset+0x208>)
 800aa48:	8c9b      	ldrh	r3, [r3, #36]	@ 0x24
 800aa4a:	4a76      	ldr	r2, [pc, #472]	@ (800ac24 <EEPROM_Factory_Reset+0x20c>)
 800aa4c:	fba2 2303 	umull	r2, r3, r2, r3
 800aa50:	095b      	lsrs	r3, r3, #5
 800aa52:	b29b      	uxth	r3, r3
 800aa54:	ee07 3a90 	vmov	s15, r3
 800aa58:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800aa5c:	4b70      	ldr	r3, [pc, #448]	@ (800ac20 <EEPROM_Factory_Reset+0x208>)
 800aa5e:	edc3 7a07 	vstr	s15, [r3, #28]
	ui.temp_alarm_hex = 6000;
 800aa62:	4b6f      	ldr	r3, [pc, #444]	@ (800ac20 <EEPROM_Factory_Reset+0x208>)
 800aa64:	f241 7270 	movw	r2, #6000	@ 0x1770
 800aa68:	84da      	strh	r2, [r3, #38]	@ 0x26
	ui.temp_alarm = ui.temp_alarm_hex / 100;
 800aa6a:	4b6d      	ldr	r3, [pc, #436]	@ (800ac20 <EEPROM_Factory_Reset+0x208>)
 800aa6c:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 800aa6e:	4a6d      	ldr	r2, [pc, #436]	@ (800ac24 <EEPROM_Factory_Reset+0x20c>)
 800aa70:	fba2 2303 	umull	r2, r3, r2, r3
 800aa74:	095b      	lsrs	r3, r3, #5
 800aa76:	b29b      	uxth	r3, r3
 800aa78:	ee07 3a90 	vmov	s15, r3
 800aa7c:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800aa80:	4b67      	ldr	r3, [pc, #412]	@ (800ac20 <EEPROM_Factory_Reset+0x208>)
 800aa82:	edc3 7a08 	vstr	s15, [r3, #32]
	ui.temp_alarm_enable = 1;
 800aa86:	4b66      	ldr	r3, [pc, #408]	@ (800ac20 <EEPROM_Factory_Reset+0x208>)
 800aa88:	2201      	movs	r2, #1
 800aa8a:	759a      	strb	r2, [r3, #22]
	ui.temp_warring_maintain_bit = 0;
 800aa8c:	4b64      	ldr	r3, [pc, #400]	@ (800ac20 <EEPROM_Factory_Reset+0x208>)
 800aa8e:	2200      	movs	r2, #0
 800aa90:	765a      	strb	r2, [r3, #25]
	ui.temp_alarm_maintain_bit = 0;
 800aa92:	4b63      	ldr	r3, [pc, #396]	@ (800ac20 <EEPROM_Factory_Reset+0x208>)
 800aa94:	2200      	movs	r2, #0
 800aa96:	769a      	strb	r2, [r3, #26]
	ui.SMK_Level = RANK_1;
 800aa98:	4b61      	ldr	r3, [pc, #388]	@ (800ac20 <EEPROM_Factory_Reset+0x208>)
 800aa9a:	2200      	movs	r2, #0
 800aa9c:	741a      	strb	r2, [r3, #16]
	ui.Protocol_Type = 1;  // Default is OnOff Protocal
 800aa9e:	4b60      	ldr	r3, [pc, #384]	@ (800ac20 <EEPROM_Factory_Reset+0x208>)
 800aaa0:	2201      	movs	r2, #1
 800aaa2:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30
	ui.End_Code			= 1;
 800aaa6:	4b5e      	ldr	r3, [pc, #376]	@ (800ac20 <EEPROM_Factory_Reset+0x208>)
 800aaa8:	2201      	movs	r2, #1
 800aaaa:	f883 2031 	strb.w	r2, [r3, #49]	@ 0x31
	// Zero_Offset�� 2.9 ~ 3.2���� �ʱ� ���� �� ����(HSD200) - �ּҰ� Default ����

	EEPROM.TxBuff[0] = EEPROM_WRITE;
 800aaae:	4b59      	ldr	r3, [pc, #356]	@ (800ac14 <EEPROM_Factory_Reset+0x1fc>)
 800aab0:	2202      	movs	r2, #2
 800aab2:	709a      	strb	r2, [r3, #2]
	EEPROM.TxBuff[1] = EEPROM_addr >> 8;      // high byte
 800aab4:	4b5c      	ldr	r3, [pc, #368]	@ (800ac28 <EEPROM_Factory_Reset+0x210>)
 800aab6:	881b      	ldrh	r3, [r3, #0]
 800aab8:	0a1b      	lsrs	r3, r3, #8
 800aaba:	b29b      	uxth	r3, r3
 800aabc:	b2da      	uxtb	r2, r3
 800aabe:	4b55      	ldr	r3, [pc, #340]	@ (800ac14 <EEPROM_Factory_Reset+0x1fc>)
 800aac0:	70da      	strb	r2, [r3, #3]
	EEPROM.TxBuff[2] = EEPROM_addr & 0x00FF;  // low byte
 800aac2:	4b59      	ldr	r3, [pc, #356]	@ (800ac28 <EEPROM_Factory_Reset+0x210>)
 800aac4:	881b      	ldrh	r3, [r3, #0]
 800aac6:	b2da      	uxtb	r2, r3
 800aac8:	4b52      	ldr	r3, [pc, #328]	@ (800ac14 <EEPROM_Factory_Reset+0x1fc>)
 800aaca:	711a      	strb	r2, [r3, #4]
	EEPROM.TxBuff[3] = (uint16_t)(ui.temp_warring_hex & 0xFF);
 800aacc:	4b54      	ldr	r3, [pc, #336]	@ (800ac20 <EEPROM_Factory_Reset+0x208>)
 800aace:	8c9b      	ldrh	r3, [r3, #36]	@ 0x24
 800aad0:	b2da      	uxtb	r2, r3
 800aad2:	4b50      	ldr	r3, [pc, #320]	@ (800ac14 <EEPROM_Factory_Reset+0x1fc>)
 800aad4:	715a      	strb	r2, [r3, #5]
	EEPROM.TxBuff[4] = (uint16_t)(ui.temp_warring_hex >>8);
 800aad6:	4b52      	ldr	r3, [pc, #328]	@ (800ac20 <EEPROM_Factory_Reset+0x208>)
 800aad8:	8c9b      	ldrh	r3, [r3, #36]	@ 0x24
 800aada:	0a1b      	lsrs	r3, r3, #8
 800aadc:	b29b      	uxth	r3, r3
 800aade:	b2da      	uxtb	r2, r3
 800aae0:	4b4c      	ldr	r3, [pc, #304]	@ (800ac14 <EEPROM_Factory_Reset+0x1fc>)
 800aae2:	719a      	strb	r2, [r3, #6]
	EEPROM.TxBuff[5] = (uint16_t)(ui.temp_alarm_hex & 0xFF);
 800aae4:	4b4e      	ldr	r3, [pc, #312]	@ (800ac20 <EEPROM_Factory_Reset+0x208>)
 800aae6:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 800aae8:	b2da      	uxtb	r2, r3
 800aaea:	4b4a      	ldr	r3, [pc, #296]	@ (800ac14 <EEPROM_Factory_Reset+0x1fc>)
 800aaec:	71da      	strb	r2, [r3, #7]
	EEPROM.TxBuff[6] = (uint16_t)(ui.temp_alarm_hex >>8);
 800aaee:	4b4c      	ldr	r3, [pc, #304]	@ (800ac20 <EEPROM_Factory_Reset+0x208>)
 800aaf0:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 800aaf2:	0a1b      	lsrs	r3, r3, #8
 800aaf4:	b29b      	uxth	r3, r3
 800aaf6:	b2da      	uxtb	r2, r3
 800aaf8:	4b46      	ldr	r3, [pc, #280]	@ (800ac14 <EEPROM_Factory_Reset+0x1fc>)
 800aafa:	721a      	strb	r2, [r3, #8]
	EEPROM.TxBuff[7] = (ui.IR_Offset & 0xFF);
 800aafc:	4b48      	ldr	r3, [pc, #288]	@ (800ac20 <EEPROM_Factory_Reset+0x208>)
 800aafe:	899b      	ldrh	r3, [r3, #12]
 800ab00:	b2da      	uxtb	r2, r3
 800ab02:	4b44      	ldr	r3, [pc, #272]	@ (800ac14 <EEPROM_Factory_Reset+0x1fc>)
 800ab04:	725a      	strb	r2, [r3, #9]
	EEPROM.TxBuff[8] = (ui.IR_Offset >> 8);
 800ab06:	4b46      	ldr	r3, [pc, #280]	@ (800ac20 <EEPROM_Factory_Reset+0x208>)
 800ab08:	899b      	ldrh	r3, [r3, #12]
 800ab0a:	0a1b      	lsrs	r3, r3, #8
 800ab0c:	b29b      	uxth	r3, r3
 800ab0e:	b2da      	uxtb	r2, r3
 800ab10:	4b40      	ldr	r3, [pc, #256]	@ (800ac14 <EEPROM_Factory_Reset+0x1fc>)
 800ab12:	729a      	strb	r2, [r3, #10]
	EEPROM.TxBuff[9] = (ui.Blue_IR_Offset & 0xFF);
 800ab14:	4b42      	ldr	r3, [pc, #264]	@ (800ac20 <EEPROM_Factory_Reset+0x208>)
 800ab16:	89db      	ldrh	r3, [r3, #14]
 800ab18:	b2da      	uxtb	r2, r3
 800ab1a:	4b3e      	ldr	r3, [pc, #248]	@ (800ac14 <EEPROM_Factory_Reset+0x1fc>)
 800ab1c:	72da      	strb	r2, [r3, #11]
	EEPROM.TxBuff[10] = (ui.Blue_IR_Offset >> 8);
 800ab1e:	4b40      	ldr	r3, [pc, #256]	@ (800ac20 <EEPROM_Factory_Reset+0x208>)
 800ab20:	89db      	ldrh	r3, [r3, #14]
 800ab22:	0a1b      	lsrs	r3, r3, #8
 800ab24:	b29b      	uxth	r3, r3
 800ab26:	b2da      	uxtb	r2, r3
 800ab28:	4b3a      	ldr	r3, [pc, #232]	@ (800ac14 <EEPROM_Factory_Reset+0x1fc>)
 800ab2a:	731a      	strb	r2, [r3, #12]
	EEPROM.TxBuff[11] = ui.temp_alarm_enable;
 800ab2c:	4b3c      	ldr	r3, [pc, #240]	@ (800ac20 <EEPROM_Factory_Reset+0x208>)
 800ab2e:	7d9a      	ldrb	r2, [r3, #22]
 800ab30:	4b38      	ldr	r3, [pc, #224]	@ (800ac14 <EEPROM_Factory_Reset+0x1fc>)
 800ab32:	735a      	strb	r2, [r3, #13]
	EEPROM.TxBuff[12] = ui.temp_warring_maintain_bit;
 800ab34:	4b3a      	ldr	r3, [pc, #232]	@ (800ac20 <EEPROM_Factory_Reset+0x208>)
 800ab36:	7e5a      	ldrb	r2, [r3, #25]
 800ab38:	4b36      	ldr	r3, [pc, #216]	@ (800ac14 <EEPROM_Factory_Reset+0x1fc>)
 800ab3a:	739a      	strb	r2, [r3, #14]
	EEPROM.TxBuff[13] = ui.temp_alarm_maintain_bit;
 800ab3c:	4b38      	ldr	r3, [pc, #224]	@ (800ac20 <EEPROM_Factory_Reset+0x208>)
 800ab3e:	7e9a      	ldrb	r2, [r3, #26]
 800ab40:	4b34      	ldr	r3, [pc, #208]	@ (800ac14 <EEPROM_Factory_Reset+0x1fc>)
 800ab42:	73da      	strb	r2, [r3, #15]
	EEPROM.TxBuff[14] = 0x00;
 800ab44:	4b33      	ldr	r3, [pc, #204]	@ (800ac14 <EEPROM_Factory_Reset+0x1fc>)
 800ab46:	2200      	movs	r2, #0
 800ab48:	741a      	strb	r2, [r3, #16]
	EEPROM.TxBuff[15] = 0x00;
 800ab4a:	4b32      	ldr	r3, [pc, #200]	@ (800ac14 <EEPROM_Factory_Reset+0x1fc>)
 800ab4c:	2200      	movs	r2, #0
 800ab4e:	745a      	strb	r2, [r3, #17]
	EEPROM.TxBuff[16] = 0x00;
 800ab50:	4b30      	ldr	r3, [pc, #192]	@ (800ac14 <EEPROM_Factory_Reset+0x1fc>)
 800ab52:	2200      	movs	r2, #0
 800ab54:	749a      	strb	r2, [r3, #18]
	EEPROM.TxBuff[17] = 0x00;
 800ab56:	4b2f      	ldr	r3, [pc, #188]	@ (800ac14 <EEPROM_Factory_Reset+0x1fc>)
 800ab58:	2200      	movs	r2, #0
 800ab5a:	74da      	strb	r2, [r3, #19]
	EEPROM.TxBuff[18] = 0x00;
 800ab5c:	4b2d      	ldr	r3, [pc, #180]	@ (800ac14 <EEPROM_Factory_Reset+0x1fc>)
 800ab5e:	2200      	movs	r2, #0
 800ab60:	751a      	strb	r2, [r3, #20]
	EEPROM.TxBuff[19] = 0x00;
 800ab62:	4b2c      	ldr	r3, [pc, #176]	@ (800ac14 <EEPROM_Factory_Reset+0x1fc>)
 800ab64:	2200      	movs	r2, #0
 800ab66:	755a      	strb	r2, [r3, #21]
	EEPROM.TxBuff[20] = ui.End_Code;
 800ab68:	4b2d      	ldr	r3, [pc, #180]	@ (800ac20 <EEPROM_Factory_Reset+0x208>)
 800ab6a:	f893 2031 	ldrb.w	r2, [r3, #49]	@ 0x31
 800ab6e:	4b29      	ldr	r3, [pc, #164]	@ (800ac14 <EEPROM_Factory_Reset+0x1fc>)
 800ab70:	759a      	strb	r2, [r3, #22]
	EEPROM.TxBuff[21] = 0x00;
 800ab72:	4b28      	ldr	r3, [pc, #160]	@ (800ac14 <EEPROM_Factory_Reset+0x1fc>)
 800ab74:	2200      	movs	r2, #0
 800ab76:	75da      	strb	r2, [r3, #23]
	EEPROM.TxBuff[22] = ui.SMK_Level;
 800ab78:	4b29      	ldr	r3, [pc, #164]	@ (800ac20 <EEPROM_Factory_Reset+0x208>)
 800ab7a:	7c1a      	ldrb	r2, [r3, #16]
 800ab7c:	4b25      	ldr	r3, [pc, #148]	@ (800ac14 <EEPROM_Factory_Reset+0x1fc>)
 800ab7e:	761a      	strb	r2, [r3, #24]
	EEPROM.TxBuff[23] = ui.Protocol_Type;
 800ab80:	4b27      	ldr	r3, [pc, #156]	@ (800ac20 <EEPROM_Factory_Reset+0x208>)
 800ab82:	f893 2030 	ldrb.w	r2, [r3, #48]	@ 0x30
 800ab86:	4b23      	ldr	r3, [pc, #140]	@ (800ac14 <EEPROM_Factory_Reset+0x1fc>)
 800ab88:	765a      	strb	r2, [r3, #25]
	EEPROM.TxBuff[24] = 0x00;
 800ab8a:	4b22      	ldr	r3, [pc, #136]	@ (800ac14 <EEPROM_Factory_Reset+0x1fc>)
 800ab8c:	2200      	movs	r2, #0
 800ab8e:	769a      	strb	r2, [r3, #26]
	EEPROM.TxBuff[25] = 0x00;
 800ab90:	4b20      	ldr	r3, [pc, #128]	@ (800ac14 <EEPROM_Factory_Reset+0x1fc>)
 800ab92:	2200      	movs	r2, #0
 800ab94:	76da      	strb	r2, [r3, #27]
	EEPROM.TxBuff[26] = 0x00;
 800ab96:	4b1f      	ldr	r3, [pc, #124]	@ (800ac14 <EEPROM_Factory_Reset+0x1fc>)
 800ab98:	2200      	movs	r2, #0
 800ab9a:	771a      	strb	r2, [r3, #28]
	EEPROM.TxBuff[27] = 0;//Adc.ZO_flag;
 800ab9c:	4b1d      	ldr	r3, [pc, #116]	@ (800ac14 <EEPROM_Factory_Reset+0x1fc>)
 800ab9e:	2200      	movs	r2, #0
 800aba0:	775a      	strb	r2, [r3, #29]

	EEPROM.TxBuff[28] = 0xD8;
 800aba2:	4b1c      	ldr	r3, [pc, #112]	@ (800ac14 <EEPROM_Factory_Reset+0x1fc>)
 800aba4:	22d8      	movs	r2, #216	@ 0xd8
 800aba6:	779a      	strb	r2, [r3, #30]
	EEPROM.TxBuff[29] = 0xD8;
 800aba8:	4b1a      	ldr	r3, [pc, #104]	@ (800ac14 <EEPROM_Factory_Reset+0x1fc>)
 800abaa:	22d8      	movs	r2, #216	@ 0xd8
 800abac:	77da      	strb	r2, [r3, #31]

	EEPROM.Checksum = 0;
 800abae:	4b19      	ldr	r3, [pc, #100]	@ (800ac14 <EEPROM_Factory_Reset+0x1fc>)
 800abb0:	2200      	movs	r2, #0
 800abb2:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
	for(int i = 3; i < 28; i++)
 800abb6:	2303      	movs	r3, #3
 800abb8:	607b      	str	r3, [r7, #4]
 800abba:	e00f      	b.n	800abdc <EEPROM_Factory_Reset+0x1c4>
	{
		EEPROM.Checksum += EEPROM.TxBuff[i];
 800abbc:	4b15      	ldr	r3, [pc, #84]	@ (800ac14 <EEPROM_Factory_Reset+0x1fc>)
 800abbe:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 800abc2:	4914      	ldr	r1, [pc, #80]	@ (800ac14 <EEPROM_Factory_Reset+0x1fc>)
 800abc4:	687a      	ldr	r2, [r7, #4]
 800abc6:	440a      	add	r2, r1
 800abc8:	3202      	adds	r2, #2
 800abca:	7812      	ldrb	r2, [r2, #0]
 800abcc:	4413      	add	r3, r2
 800abce:	b29a      	uxth	r2, r3
 800abd0:	4b10      	ldr	r3, [pc, #64]	@ (800ac14 <EEPROM_Factory_Reset+0x1fc>)
 800abd2:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
	for(int i = 3; i < 28; i++)
 800abd6:	687b      	ldr	r3, [r7, #4]
 800abd8:	3301      	adds	r3, #1
 800abda:	607b      	str	r3, [r7, #4]
 800abdc:	687b      	ldr	r3, [r7, #4]
 800abde:	2b1b      	cmp	r3, #27
 800abe0:	ddec      	ble.n	800abbc <EEPROM_Factory_Reset+0x1a4>
	}

	EEPROM.TxBuff[30] = (uint16_t)(EEPROM.Checksum & 0xFF);
 800abe2:	4b0c      	ldr	r3, [pc, #48]	@ (800ac14 <EEPROM_Factory_Reset+0x1fc>)
 800abe4:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 800abe8:	b2da      	uxtb	r2, r3
 800abea:	4b0a      	ldr	r3, [pc, #40]	@ (800ac14 <EEPROM_Factory_Reset+0x1fc>)
 800abec:	f883 2020 	strb.w	r2, [r3, #32]
	EEPROM.TxBuff[31] = (uint16_t)(EEPROM.Checksum >>8);
 800abf0:	4b08      	ldr	r3, [pc, #32]	@ (800ac14 <EEPROM_Factory_Reset+0x1fc>)
 800abf2:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 800abf6:	0a1b      	lsrs	r3, r3, #8
 800abf8:	b29b      	uxth	r3, r3
 800abfa:	b2da      	uxtb	r2, r3
 800abfc:	4b05      	ldr	r3, [pc, #20]	@ (800ac14 <EEPROM_Factory_Reset+0x1fc>)
 800abfe:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21

	EEPROM_Comm(EEPROM.TxBuff, EEPROM.RxBuff, EEPROM_BUF_MAX);
 800ac02:	2220      	movs	r2, #32
 800ac04:	4904      	ldr	r1, [pc, #16]	@ (800ac18 <EEPROM_Factory_Reset+0x200>)
 800ac06:	4805      	ldr	r0, [pc, #20]	@ (800ac1c <EEPROM_Factory_Reset+0x204>)
 800ac08:	f7ff fc68 	bl	800a4dc <EEPROM_Comm>
	//HAL_Delay(10);
}
 800ac0c:	bf00      	nop
 800ac0e:	3708      	adds	r7, #8
 800ac10:	46bd      	mov	sp, r7
 800ac12:	bd80      	pop	{r7, pc}
 800ac14:	20000298 	.word	0x20000298
 800ac18:	200002ba 	.word	0x200002ba
 800ac1c:	2000029a 	.word	0x2000029a
 800ac20:	200004f0 	.word	0x200004f0
 800ac24:	51eb851f 	.word	0x51eb851f
 800ac28:	20000010 	.word	0x20000010

0800ac2c <FUN_I2C_SHT30_Init>:
void FUN_I2C_VL53L3CX_Init(void);
void FUN_I2C_VL53L3CX_Routine(void);
void I2C_VL53L3CX_Task(void* argument);

void FUN_I2C_SHT30_Init(void)
{
 800ac2c:	b580      	push	{r7, lr}
 800ac2e:	b082      	sub	sp, #8
 800ac30:	af02      	add	r7, sp, #8
	i2c3_write[0] = (uint8_t)(CMD_SINGLE_EN_HIGH >> 8);
 800ac32:	4b48      	ldr	r3, [pc, #288]	@ (800ad54 <FUN_I2C_SHT30_Init+0x128>)
 800ac34:	222c      	movs	r2, #44	@ 0x2c
 800ac36:	701a      	strb	r2, [r3, #0]
	i2c3_write[1] = (uint8_t)(CMD_SINGLE_EN_HIGH & 0xFF);
 800ac38:	4b46      	ldr	r3, [pc, #280]	@ (800ad54 <FUN_I2C_SHT30_Init+0x128>)
 800ac3a:	2206      	movs	r2, #6
 800ac3c:	705a      	strb	r2, [r3, #1]
	//구조체 추가
	Ext_SHT30.I2C_Handle = &hi2c2;
 800ac3e:	4b46      	ldr	r3, [pc, #280]	@ (800ad58 <FUN_I2C_SHT30_Init+0x12c>)
 800ac40:	4a46      	ldr	r2, [pc, #280]	@ (800ad5c <FUN_I2C_SHT30_Init+0x130>)
 800ac42:	601a      	str	r2, [r3, #0]
	Int_SHT30.I2C_Handle = &hi2c3;
 800ac44:	4b46      	ldr	r3, [pc, #280]	@ (800ad60 <FUN_I2C_SHT30_Init+0x134>)
 800ac46:	4a47      	ldr	r2, [pc, #284]	@ (800ad64 <FUN_I2C_SHT30_Init+0x138>)
 800ac48:	601a      	str	r2, [r3, #0]

	Ext_SHT30.I2C_Addr = TEMP_SENSOR_ADDR;
 800ac4a:	4b43      	ldr	r3, [pc, #268]	@ (800ad58 <FUN_I2C_SHT30_Init+0x12c>)
 800ac4c:	2288      	movs	r2, #136	@ 0x88
 800ac4e:	711a      	strb	r2, [r3, #4]
	Ext_SHT30.i2c_period_cnt = 1;
 800ac50:	4b41      	ldr	r3, [pc, #260]	@ (800ad58 <FUN_I2C_SHT30_Init+0x12c>)
 800ac52:	2201      	movs	r2, #1
 800ac54:	741a      	strb	r2, [r3, #16]
	Ext_SHT30.temp_acc_cnt = 0;
 800ac56:	4b40      	ldr	r3, [pc, #256]	@ (800ad58 <FUN_I2C_SHT30_Init+0x12c>)
 800ac58:	2200      	movs	r2, #0
 800ac5a:	745a      	strb	r2, [r3, #17]
	Ext_SHT30.i2c_total_reset = 0;
 800ac5c:	4b3e      	ldr	r3, [pc, #248]	@ (800ad58 <FUN_I2C_SHT30_Init+0x12c>)
 800ac5e:	2200      	movs	r2, #0
 800ac60:	f8c3 20b4 	str.w	r2, [r3, #180]	@ 0xb4
	Ext_SHT30.i2c_success = 0;
 800ac64:	4b3c      	ldr	r3, [pc, #240]	@ (800ad58 <FUN_I2C_SHT30_Init+0x12c>)
 800ac66:	2200      	movs	r2, #0
 800ac68:	f8c3 20c0 	str.w	r2, [r3, #192]	@ 0xc0
	Ext_SHT30.i2c_error_cnt = 0;
 800ac6c:	4b3a      	ldr	r3, [pc, #232]	@ (800ad58 <FUN_I2C_SHT30_Init+0x12c>)
 800ac6e:	2200      	movs	r2, #0
 800ac70:	f8c3 20c4 	str.w	r2, [r3, #196]	@ 0xc4
	Ext_SHT30.i2c_error_flag = 0;
 800ac74:	4b38      	ldr	r3, [pc, #224]	@ (800ad58 <FUN_I2C_SHT30_Init+0x12c>)
 800ac76:	2200      	movs	r2, #0
 800ac78:	f883 20c8 	strb.w	r2, [r3, #200]	@ 0xc8
	Ext_SHT30.temp_crc_error_cnt = 0;
 800ac7c:	4b36      	ldr	r3, [pc, #216]	@ (800ad58 <FUN_I2C_SHT30_Init+0x12c>)
 800ac7e:	2200      	movs	r2, #0
 800ac80:	f883 20c9 	strb.w	r2, [r3, #201]	@ 0xc9
	Ext_SHT30.humi_crc_error_cnt = 0;
 800ac84:	4b34      	ldr	r3, [pc, #208]	@ (800ad58 <FUN_I2C_SHT30_Init+0x12c>)
 800ac86:	2200      	movs	r2, #0
 800ac88:	f883 20ca 	strb.w	r2, [r3, #202]	@ 0xca
	Ext_SHT30.crc_error_flag = 0;
 800ac8c:	4b32      	ldr	r3, [pc, #200]	@ (800ad58 <FUN_I2C_SHT30_Init+0x12c>)
 800ac8e:	2200      	movs	r2, #0
 800ac90:	f883 20cb 	strb.w	r2, [r3, #203]	@ 0xcb
	Ext_SHT30.sensor_error = SENSOR_NOT_ERROR;
 800ac94:	4b30      	ldr	r3, [pc, #192]	@ (800ad58 <FUN_I2C_SHT30_Init+0x12c>)
 800ac96:	2200      	movs	r2, #0
 800ac98:	f883 20d0 	strb.w	r2, [r3, #208]	@ 0xd0
	Ext_SHT30.warring_cnt = 0;
 800ac9c:	4b2e      	ldr	r3, [pc, #184]	@ (800ad58 <FUN_I2C_SHT30_Init+0x12c>)
 800ac9e:	2200      	movs	r2, #0
 800aca0:	f883 20ce 	strb.w	r2, [r3, #206]	@ 0xce
	Ext_SHT30.alarm_cnt = 0;
 800aca4:	4b2c      	ldr	r3, [pc, #176]	@ (800ad58 <FUN_I2C_SHT30_Init+0x12c>)
 800aca6:	2200      	movs	r2, #0
 800aca8:	f883 20cf 	strb.w	r2, [r3, #207]	@ 0xcf


	Int_SHT30.I2C_Addr = TEMP_SENSOR_ADDR;
 800acac:	4b2c      	ldr	r3, [pc, #176]	@ (800ad60 <FUN_I2C_SHT30_Init+0x134>)
 800acae:	2288      	movs	r2, #136	@ 0x88
 800acb0:	711a      	strb	r2, [r3, #4]
	Int_SHT30.i2c_period_cnt = 1;
 800acb2:	4b2b      	ldr	r3, [pc, #172]	@ (800ad60 <FUN_I2C_SHT30_Init+0x134>)
 800acb4:	2201      	movs	r2, #1
 800acb6:	741a      	strb	r2, [r3, #16]
	Int_SHT30.humi_acc_cnt = 0;
 800acb8:	4b29      	ldr	r3, [pc, #164]	@ (800ad60 <FUN_I2C_SHT30_Init+0x134>)
 800acba:	2200      	movs	r2, #0
 800acbc:	749a      	strb	r2, [r3, #18]
	Int_SHT30.i2c_total_reset = 0;
 800acbe:	4b28      	ldr	r3, [pc, #160]	@ (800ad60 <FUN_I2C_SHT30_Init+0x134>)
 800acc0:	2200      	movs	r2, #0
 800acc2:	f8c3 20b4 	str.w	r2, [r3, #180]	@ 0xb4
	Int_SHT30.i2c_success = 0;
 800acc6:	4b26      	ldr	r3, [pc, #152]	@ (800ad60 <FUN_I2C_SHT30_Init+0x134>)
 800acc8:	2200      	movs	r2, #0
 800acca:	f8c3 20c0 	str.w	r2, [r3, #192]	@ 0xc0
	Int_SHT30.i2c_error_cnt = 0;
 800acce:	4b24      	ldr	r3, [pc, #144]	@ (800ad60 <FUN_I2C_SHT30_Init+0x134>)
 800acd0:	2200      	movs	r2, #0
 800acd2:	f8c3 20c4 	str.w	r2, [r3, #196]	@ 0xc4
	Int_SHT30.i2c_error_flag = 0;
 800acd6:	4b22      	ldr	r3, [pc, #136]	@ (800ad60 <FUN_I2C_SHT30_Init+0x134>)
 800acd8:	2200      	movs	r2, #0
 800acda:	f883 20c8 	strb.w	r2, [r3, #200]	@ 0xc8
	Int_SHT30.temp_crc_error_cnt = 0;
 800acde:	4b20      	ldr	r3, [pc, #128]	@ (800ad60 <FUN_I2C_SHT30_Init+0x134>)
 800ace0:	2200      	movs	r2, #0
 800ace2:	f883 20c9 	strb.w	r2, [r3, #201]	@ 0xc9
	Int_SHT30.humi_crc_error_cnt = 0;
 800ace6:	4b1e      	ldr	r3, [pc, #120]	@ (800ad60 <FUN_I2C_SHT30_Init+0x134>)
 800ace8:	2200      	movs	r2, #0
 800acea:	f883 20ca 	strb.w	r2, [r3, #202]	@ 0xca
	Int_SHT30.crc_error_flag = 0;
 800acee:	4b1c      	ldr	r3, [pc, #112]	@ (800ad60 <FUN_I2C_SHT30_Init+0x134>)
 800acf0:	2200      	movs	r2, #0
 800acf2:	f883 20cb 	strb.w	r2, [r3, #203]	@ 0xcb
	Int_SHT30.sensor_error = SENSOR_NOT_ERROR;
 800acf6:	4b1a      	ldr	r3, [pc, #104]	@ (800ad60 <FUN_I2C_SHT30_Init+0x134>)
 800acf8:	2200      	movs	r2, #0
 800acfa:	f883 20d0 	strb.w	r2, [r3, #208]	@ 0xd0
	Int_SHT30.warring_cnt = 0;
 800acfe:	4b18      	ldr	r3, [pc, #96]	@ (800ad60 <FUN_I2C_SHT30_Init+0x134>)
 800ad00:	2200      	movs	r2, #0
 800ad02:	f883 20ce 	strb.w	r2, [r3, #206]	@ 0xce
	Int_SHT30.alarm_cnt = 0;
 800ad06:	4b16      	ldr	r3, [pc, #88]	@ (800ad60 <FUN_I2C_SHT30_Init+0x134>)
 800ad08:	2200      	movs	r2, #0
 800ad0a:	f883 20cf 	strb.w	r2, [r3, #207]	@ 0xcf

	memcpy(Ext_SHT30.i2c_write_buff, i2c3_write, 2);
 800ad0e:	4b11      	ldr	r3, [pc, #68]	@ (800ad54 <FUN_I2C_SHT30_Init+0x128>)
 800ad10:	881b      	ldrh	r3, [r3, #0]
 800ad12:	4a11      	ldr	r2, [pc, #68]	@ (800ad58 <FUN_I2C_SHT30_Init+0x12c>)
 800ad14:	f8a2 3005 	strh.w	r3, [r2, #5]
	memcpy(Int_SHT30.i2c_write_buff, i2c3_write, 2);
 800ad18:	4b0e      	ldr	r3, [pc, #56]	@ (800ad54 <FUN_I2C_SHT30_Init+0x128>)
 800ad1a:	881b      	ldrh	r3, [r3, #0]
 800ad1c:	4a10      	ldr	r2, [pc, #64]	@ (800ad60 <FUN_I2C_SHT30_Init+0x134>)
 800ad1e:	f8a2 3005 	strh.w	r3, [r2, #5]

	HAL_I2C_Master_Transmit(Ext_SHT30.I2C_Handle, Ext_SHT30.I2C_Addr, Ext_SHT30.i2c_write_buff, 2, 100);
 800ad22:	4b0d      	ldr	r3, [pc, #52]	@ (800ad58 <FUN_I2C_SHT30_Init+0x12c>)
 800ad24:	6818      	ldr	r0, [r3, #0]
 800ad26:	4b0c      	ldr	r3, [pc, #48]	@ (800ad58 <FUN_I2C_SHT30_Init+0x12c>)
 800ad28:	791b      	ldrb	r3, [r3, #4]
 800ad2a:	4619      	mov	r1, r3
 800ad2c:	2364      	movs	r3, #100	@ 0x64
 800ad2e:	9300      	str	r3, [sp, #0]
 800ad30:	2302      	movs	r3, #2
 800ad32:	4a0d      	ldr	r2, [pc, #52]	@ (800ad68 <FUN_I2C_SHT30_Init+0x13c>)
 800ad34:	f006 ffb0 	bl	8011c98 <HAL_I2C_Master_Transmit>
	HAL_I2C_Master_Transmit(Int_SHT30.I2C_Handle, Int_SHT30.I2C_Addr, Int_SHT30.i2c_write_buff, 2, 100);
 800ad38:	4b09      	ldr	r3, [pc, #36]	@ (800ad60 <FUN_I2C_SHT30_Init+0x134>)
 800ad3a:	6818      	ldr	r0, [r3, #0]
 800ad3c:	4b08      	ldr	r3, [pc, #32]	@ (800ad60 <FUN_I2C_SHT30_Init+0x134>)
 800ad3e:	791b      	ldrb	r3, [r3, #4]
 800ad40:	4619      	mov	r1, r3
 800ad42:	2364      	movs	r3, #100	@ 0x64
 800ad44:	9300      	str	r3, [sp, #0]
 800ad46:	2302      	movs	r3, #2
 800ad48:	4a08      	ldr	r2, [pc, #32]	@ (800ad6c <FUN_I2C_SHT30_Init+0x140>)
 800ad4a:	f006 ffa5 	bl	8011c98 <HAL_I2C_Master_Transmit>
	//HAL_I2C_Master_Transmit(&hi2c2, 0x45, i2c3_write, 2, 100);
}
 800ad4e:	bf00      	nop
 800ad50:	46bd      	mov	sp, r7
 800ad52:	bd80      	pop	{r7, pc}
 800ad54:	200004ac 	.word	0x200004ac
 800ad58:	200003cc 	.word	0x200003cc
 800ad5c:	20000804 	.word	0x20000804
 800ad60:	200002ec 	.word	0x200002ec
 800ad64:	20000850 	.word	0x20000850
 800ad68:	200003d1 	.word	0x200003d1
 800ad6c:	200002f1 	.word	0x200002f1

0800ad70 <FUN_SHT30_Routine>:
void FUN_SHT30_Routine(_SHT30_Dev *sht30){  	// 250ms마다 호출
 800ad70:	b580      	push	{r7, lr}
 800ad72:	b082      	sub	sp, #8
 800ad74:	af00      	add	r7, sp, #0
 800ad76:	6078      	str	r0, [r7, #4]
	sht30->i2c_state = HAL_I2C_GetState(sht30->I2C_Handle); // sht30->I2C_Handle->State
 800ad78:	687b      	ldr	r3, [r7, #4]
 800ad7a:	681b      	ldr	r3, [r3, #0]
 800ad7c:	4618      	mov	r0, r3
 800ad7e:	f007 f975 	bl	801206c <HAL_I2C_GetState>
 800ad82:	4603      	mov	r3, r0
 800ad84:	461a      	mov	r2, r3
 800ad86:	687b      	ldr	r3, [r7, #4]
 800ad88:	f8c3 20b8 	str.w	r2, [r3, #184]	@ 0xb8
	sht30->i2c_error = HAL_I2C_GetError(sht30->I2C_Handle); // sht30->I2C_Handle->ErrorCode
 800ad8c:	687b      	ldr	r3, [r7, #4]
 800ad8e:	681b      	ldr	r3, [r3, #0]
 800ad90:	4618      	mov	r0, r3
 800ad92:	f007 f979 	bl	8012088 <HAL_I2C_GetError>
 800ad96:	4602      	mov	r2, r0
 800ad98:	687b      	ldr	r3, [r7, #4]
 800ad9a:	f8c3 20bc 	str.w	r2, [r3, #188]	@ 0xbc

	if((sht30->i2c_state == HAL_I2C_STATE_READY) && (sht30->i2c_error == HAL_I2C_ERROR_NONE))   //sht30->i2c_state가 준비상태이고, sht30->i2c_error 에러 없으면
 800ad9e:	687b      	ldr	r3, [r7, #4]
 800ada0:	f8d3 30b8 	ldr.w	r3, [r3, #184]	@ 0xb8
 800ada4:	2b20      	cmp	r3, #32
 800ada6:	d12e      	bne.n	800ae06 <FUN_SHT30_Routine+0x96>
 800ada8:	687b      	ldr	r3, [r7, #4]
 800adaa:	f8d3 30bc 	ldr.w	r3, [r3, #188]	@ 0xbc
 800adae:	2b00      	cmp	r3, #0
 800adb0:	d129      	bne.n	800ae06 <FUN_SHT30_Routine+0x96>
		{
			// 주기 처리
			if(sht30->i2c_period_cnt == 4) { 			// 250ms * 4 =  // 1초마다 //
 800adb2:	687b      	ldr	r3, [r7, #4]
 800adb4:	7c1b      	ldrb	r3, [r3, #16]
 800adb6:	2b04      	cmp	r3, #4
 800adb8:	d10e      	bne.n	800add8 <FUN_SHT30_Routine+0x68>
				sht30->i2c_period_cnt = 0;
 800adba:	687b      	ldr	r3, [r7, #4]
 800adbc:	2200      	movs	r2, #0
 800adbe:	741a      	strb	r2, [r3, #16]

				// 측정 결과 저장 : I2C 통신 진행
				sfun_I2C_Measurement_results(sht30); 	// 이런거 호출 // 센서 데이터를 받고 다시 측정하라고 명령 보내고
 800adc0:	6878      	ldr	r0, [r7, #4]
 800adc2:	f000 f997 	bl	800b0f4 <sfun_I2C_Measurement_results>

				// 결과 데이터 온습도로 변환
				sfun_I2C_Measurement_conversion(sht30); // 받은 온습도 값 무결성 확인 후 값 정제후 sht30 구조체 변수에 저장
 800adc6:	6878      	ldr	r0, [r7, #4]
 800adc8:	f000 f9ba 	bl	800b140 <sfun_I2C_Measurement_conversion>

				// 온습도 데이터 누적 저장
				sfun_I2C_Acc_Data(sht30);				// sht30->temp_acc[], sht30->humi_acc[] 배열에 차곡차곡 저장
 800adcc:	6878      	ldr	r0, [r7, #4]
 800adce:	f000 fadf 	bl	800b390 <sfun_I2C_Acc_Data>

				// 누적 데이터로 리셋 하는 함수 - 테스트상 현재 제외
				sfun_I2C_Measurement_Error_Check(sht30);//
 800add2:	6878      	ldr	r0, [r7, #4]
 800add4:	f000 fb1a 	bl	800b40c <sfun_I2C_Measurement_Error_Check>
			}

			sht30->i2c_period_cnt++;
 800add8:	687b      	ldr	r3, [r7, #4]
 800adda:	7c1b      	ldrb	r3, [r3, #16]
 800addc:	3301      	adds	r3, #1
 800adde:	b2da      	uxtb	r2, r3
 800ade0:	687b      	ldr	r3, [r7, #4]
 800ade2:	741a      	strb	r2, [r3, #16]

			// 실행 카운터 증가 - |||210825 추가|||
			sht30->i2c_success++;
 800ade4:	687b      	ldr	r3, [r7, #4]
 800ade6:	f8d3 30c0 	ldr.w	r3, [r3, #192]	@ 0xc0
 800adea:	1c5a      	adds	r2, r3, #1
 800adec:	687b      	ldr	r3, [r7, #4]
 800adee:	f8c3 20c0 	str.w	r2, [r3, #192]	@ 0xc0

			// 실행 카운터 일정치 이상 증가시 에러 카운터 초기화 - |||210825 추가|||
			if(sht30->i2c_success >= 40)
 800adf2:	687b      	ldr	r3, [r7, #4]
 800adf4:	f8d3 30c0 	ldr.w	r3, [r3, #192]	@ 0xc0
 800adf8:	2b27      	cmp	r3, #39	@ 0x27
 800adfa:	d90b      	bls.n	800ae14 <FUN_SHT30_Routine+0xa4>
			{
				sht30->i2c_error_cnt = 0;
 800adfc:	687b      	ldr	r3, [r7, #4]
 800adfe:	2200      	movs	r2, #0
 800ae00:	f8c3 20c4 	str.w	r2, [r3, #196]	@ 0xc4
			if(sht30->i2c_success >= 40)
 800ae04:	e006      	b.n	800ae14 <FUN_SHT30_Routine+0xa4>
			}
		}
		//
		else
		{
			sht30->i2c_error_cnt++;
 800ae06:	687b      	ldr	r3, [r7, #4]
 800ae08:	f8d3 30c4 	ldr.w	r3, [r3, #196]	@ 0xc4
 800ae0c:	1c5a      	adds	r2, r3, #1
 800ae0e:	687b      	ldr	r3, [r7, #4]
 800ae10:	f8c3 20c4 	str.w	r2, [r3, #196]	@ 0xc4
		}

		// 250ms * 40 = 10초
		// 에러 카운터 일정치 누적시 - |||210825 추가|||
		if(sht30->i2c_error_cnt == 40) //10초
 800ae14:	687b      	ldr	r3, [r7, #4]
 800ae16:	f8d3 30c4 	ldr.w	r3, [r3, #196]	@ 0xc4
 800ae1a:	2b28      	cmp	r3, #40	@ 0x28
 800ae1c:	d132      	bne.n	800ae84 <FUN_SHT30_Routine+0x114>
		{
			HAL_I2C_DeInit(sht30->I2C_Handle);		// I2C 초기화 해제 - |||210825 추가|||
 800ae1e:	687b      	ldr	r3, [r7, #4]
 800ae20:	681b      	ldr	r3, [r3, #0]
 800ae22:	4618      	mov	r0, r3
 800ae24:	f006 ff09 	bl	8011c3a <HAL_I2C_DeInit>

			HAL_Delay(10);				// 일정 딜레이 (10ms) - |||210825 추가|||
 800ae28:	200a      	movs	r0, #10
 800ae2a:	f003 fee7 	bl	800ebfc <HAL_Delay>

			if (HAL_I2C_Init(sht30->I2C_Handle) != HAL_OK)  // I2C 초기화 진행 - |||210825 추가|||
 800ae2e:	687b      	ldr	r3, [r7, #4]
 800ae30:	681b      	ldr	r3, [r3, #0]
 800ae32:	4618      	mov	r0, r3
 800ae34:	f006 fe72 	bl	8011b1c <HAL_I2C_Init>
 800ae38:	4603      	mov	r3, r0
 800ae3a:	2b00      	cmp	r3, #0
 800ae3c:	d001      	beq.n	800ae42 <FUN_SHT30_Routine+0xd2>
			{
				Error_Handler();
 800ae3e:	f003 fa55 	bl	800e2ec <Error_Handler>
			}
			if (HAL_I2CEx_ConfigAnalogFilter(sht30->I2C_Handle, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 800ae42:	687b      	ldr	r3, [r7, #4]
 800ae44:	681b      	ldr	r3, [r3, #0]
 800ae46:	2100      	movs	r1, #0
 800ae48:	4618      	mov	r0, r3
 800ae4a:	f007 fba1 	bl	8012590 <HAL_I2CEx_ConfigAnalogFilter>
 800ae4e:	4603      	mov	r3, r0
 800ae50:	2b00      	cmp	r3, #0
 800ae52:	d001      	beq.n	800ae58 <FUN_SHT30_Routine+0xe8>
			{
				Error_Handler();
 800ae54:	f003 fa4a 	bl	800e2ec <Error_Handler>
			}
			if (HAL_I2CEx_ConfigDigitalFilter(sht30->I2C_Handle, 0) != HAL_OK)
 800ae58:	687b      	ldr	r3, [r7, #4]
 800ae5a:	681b      	ldr	r3, [r3, #0]
 800ae5c:	2100      	movs	r1, #0
 800ae5e:	4618      	mov	r0, r3
 800ae60:	f007 fbe1 	bl	8012626 <HAL_I2CEx_ConfigDigitalFilter>
 800ae64:	4603      	mov	r3, r0
 800ae66:	2b00      	cmp	r3, #0
 800ae68:	d001      	beq.n	800ae6e <FUN_SHT30_Routine+0xfe>
			{
				Error_Handler();
 800ae6a:	f003 fa3f 	bl	800e2ec <Error_Handler>
			}

			sht30->i2c_success = 0;	// 실행 카운터 제거 - |||210825 추가|||
 800ae6e:	687b      	ldr	r3, [r7, #4]
 800ae70:	2200      	movs	r2, #0
 800ae72:	f8c3 20c0 	str.w	r2, [r3, #192]	@ 0xc0

			sht30->i2c_error_cnt++;		// 에러 카운터 증가 - |||210825 추가|||
 800ae76:	687b      	ldr	r3, [r7, #4]
 800ae78:	f8d3 30c4 	ldr.w	r3, [r3, #196]	@ 0xc4
 800ae7c:	1c5a      	adds	r2, r3, #1
 800ae7e:	687b      	ldr	r3, [r7, #4]
 800ae80:	f8c3 20c4 	str.w	r2, [r3, #196]	@ 0xc4
		}

		if(sht30->i2c_error_cnt >= 50) 	// 초기화 후에도 카운터 누적시 에러 (ex. 온도 센서 고장시)
 800ae84:	687b      	ldr	r3, [r7, #4]
 800ae86:	f8d3 30c4 	ldr.w	r3, [r3, #196]	@ 0xc4
 800ae8a:	2b31      	cmp	r3, #49	@ 0x31
 800ae8c:	d903      	bls.n	800ae96 <FUN_SHT30_Routine+0x126>
		{
			sht30->i2c_error_flag = 1;
 800ae8e:	687b      	ldr	r3, [r7, #4]
 800ae90:	2201      	movs	r2, #1
 800ae92:	f883 20c8 	strb.w	r2, [r3, #200]	@ 0xc8
		}

		// 에러 체크
		if((sht30->crc_error_flag == 1) ||(sht30->i2c_error_flag == 1))
 800ae96:	687b      	ldr	r3, [r7, #4]
 800ae98:	f893 30cb 	ldrb.w	r3, [r3, #203]	@ 0xcb
 800ae9c:	2b01      	cmp	r3, #1
 800ae9e:	d004      	beq.n	800aeaa <FUN_SHT30_Routine+0x13a>
 800aea0:	687b      	ldr	r3, [r7, #4]
 800aea2:	f893 30c8 	ldrb.w	r3, [r3, #200]	@ 0xc8
 800aea6:	2b01      	cmp	r3, #1
 800aea8:	d104      	bne.n	800aeb4 <FUN_SHT30_Routine+0x144>
		{
			sht30->sensor_error = SENSOR_ERROR;
 800aeaa:	687b      	ldr	r3, [r7, #4]
 800aeac:	2201      	movs	r2, #1
 800aeae:	f883 20d0 	strb.w	r2, [r3, #208]	@ 0xd0
 800aeb2:	e004      	b.n	800aebe <FUN_SHT30_Routine+0x14e>
		}
		else
		{
			sht30->sensor_error = SENSOR_NOT_ERROR;
 800aeb4:	687b      	ldr	r3, [r7, #4]
 800aeb6:	2200      	movs	r2, #0
 800aeb8:	f883 20d0 	strb.w	r2, [r3, #208]	@ 0xd0
		}

}
 800aebc:	bf00      	nop
 800aebe:	bf00      	nop
 800aec0:	3708      	adds	r7, #8
 800aec2:	46bd      	mov	sp, r7
 800aec4:	bd80      	pop	{r7, pc}
	...

0800aec8 <FUN_I2C_INT_SHT30_Routine>:
{
	FUN_SHT30_Routine(&Int_SHT30);
	FUN_SHT30_Routine(&Ext_SHT30);
}

void FUN_I2C_INT_SHT30_Routine(void){  	// 250ms 마다 호출
 800aec8:	b580      	push	{r7, lr}
 800aeca:	af00      	add	r7, sp, #0
	FUN_SHT30_Routine(&Int_SHT30);
 800aecc:	4811      	ldr	r0, [pc, #68]	@ (800af14 <FUN_I2C_INT_SHT30_Routine+0x4c>)
 800aece:	f7ff ff4f 	bl	800ad70 <FUN_SHT30_Routine>
	ui.i_temp_100times = (uint16_t)(Int_SHT30.temperature * 100);
 800aed2:	4b10      	ldr	r3, [pc, #64]	@ (800af14 <FUN_I2C_INT_SHT30_Routine+0x4c>)
 800aed4:	edd3 7a35 	vldr	s15, [r3, #212]	@ 0xd4
 800aed8:	ed9f 7a0f 	vldr	s14, [pc, #60]	@ 800af18 <FUN_I2C_INT_SHT30_Routine+0x50>
 800aedc:	ee67 7a87 	vmul.f32	s15, s15, s14
 800aee0:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800aee4:	ee17 3a90 	vmov	r3, s15
 800aee8:	b29b      	uxth	r3, r3
 800aeea:	b21a      	sxth	r2, r3
 800aeec:	4b0b      	ldr	r3, [pc, #44]	@ (800af1c <FUN_I2C_INT_SHT30_Routine+0x54>)
 800aeee:	825a      	strh	r2, [r3, #18]
	ui.i_humi_100times = (uint16_t)(Int_SHT30.humidity * 100);
 800aef0:	4b08      	ldr	r3, [pc, #32]	@ (800af14 <FUN_I2C_INT_SHT30_Routine+0x4c>)
 800aef2:	edd3 7a36 	vldr	s15, [r3, #216]	@ 0xd8
 800aef6:	ed9f 7a08 	vldr	s14, [pc, #32]	@ 800af18 <FUN_I2C_INT_SHT30_Routine+0x50>
 800aefa:	ee67 7a87 	vmul.f32	s15, s15, s14
 800aefe:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800af02:	ee17 3a90 	vmov	r3, s15
 800af06:	b29b      	uxth	r3, r3
 800af08:	b21a      	sxth	r2, r3
 800af0a:	4b04      	ldr	r3, [pc, #16]	@ (800af1c <FUN_I2C_INT_SHT30_Routine+0x54>)
 800af0c:	829a      	strh	r2, [r3, #20]
}
 800af0e:	bf00      	nop
 800af10:	bd80      	pop	{r7, pc}
 800af12:	bf00      	nop
 800af14:	200002ec 	.word	0x200002ec
 800af18:	42c80000 	.word	0x42c80000
 800af1c:	200004f0 	.word	0x200004f0

0800af20 <FUN_I2C_EXT_SHT30_Routine>:
void FUN_I2C_EXT_SHT30_Routine(void){	// 250ms 마다 호출
 800af20:	b580      	push	{r7, lr}
 800af22:	af00      	add	r7, sp, #0
	FUN_SHT30_Routine(&Ext_SHT30);
 800af24:	486f      	ldr	r0, [pc, #444]	@ (800b0e4 <FUN_I2C_EXT_SHT30_Routine+0x1c4>)
 800af26:	f7ff ff23 	bl	800ad70 <FUN_SHT30_Routine>
	ui.temp_100times = (uint16_t)(Ext_SHT30.temperature * 100);
 800af2a:	4b6e      	ldr	r3, [pc, #440]	@ (800b0e4 <FUN_I2C_EXT_SHT30_Routine+0x1c4>)
 800af2c:	edd3 7a35 	vldr	s15, [r3, #212]	@ 0xd4
 800af30:	ed9f 7a6d 	vldr	s14, [pc, #436]	@ 800b0e8 <FUN_I2C_EXT_SHT30_Routine+0x1c8>
 800af34:	ee67 7a87 	vmul.f32	s15, s15, s14
 800af38:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800af3c:	ee17 3a90 	vmov	r3, s15
 800af40:	b29b      	uxth	r3, r3
 800af42:	b21a      	sxth	r2, r3
 800af44:	4b69      	ldr	r3, [pc, #420]	@ (800b0ec <FUN_I2C_EXT_SHT30_Routine+0x1cc>)
 800af46:	80da      	strh	r2, [r3, #6]
	ui.humi_100times = (uint16_t)(Ext_SHT30.humidity * 100);
 800af48:	4b66      	ldr	r3, [pc, #408]	@ (800b0e4 <FUN_I2C_EXT_SHT30_Routine+0x1c4>)
 800af4a:	edd3 7a36 	vldr	s15, [r3, #216]	@ 0xd8
 800af4e:	ed9f 7a66 	vldr	s14, [pc, #408]	@ 800b0e8 <FUN_I2C_EXT_SHT30_Routine+0x1c8>
 800af52:	ee67 7a87 	vmul.f32	s15, s15, s14
 800af56:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800af5a:	ee17 3a90 	vmov	r3, s15
 800af5e:	b29b      	uxth	r3, r3
 800af60:	b21a      	sxth	r2, r3
 800af62:	4b62      	ldr	r3, [pc, #392]	@ (800b0ec <FUN_I2C_EXT_SHT30_Routine+0x1cc>)
 800af64:	811a      	strh	r2, [r3, #8]
	if(ui.temp_alarm_enable){		// ui.temp_alarm_enable이 활성화 되어 있으면
 800af66:	4b61      	ldr	r3, [pc, #388]	@ (800b0ec <FUN_I2C_EXT_SHT30_Routine+0x1cc>)
 800af68:	7d9b      	ldrb	r3, [r3, #22]
 800af6a:	2b00      	cmp	r3, #0
 800af6c:	f000 80b2 	beq.w	800b0d4 <FUN_I2C_EXT_SHT30_Routine+0x1b4>
		if(ui.temp_warring_maintain_bit == 1 && ui.temp_warring_bit != 1){  // ui.temp_warring_maintain_bit은 EEPROM.RxBuff[12] != 0 일때 1이 됨
 800af70:	4b5e      	ldr	r3, [pc, #376]	@ (800b0ec <FUN_I2C_EXT_SHT30_Routine+0x1cc>)
 800af72:	7e5b      	ldrb	r3, [r3, #25]
 800af74:	2b01      	cmp	r3, #1
 800af76:	d123      	bne.n	800afc0 <FUN_I2C_EXT_SHT30_Routine+0xa0>
 800af78:	4b5c      	ldr	r3, [pc, #368]	@ (800b0ec <FUN_I2C_EXT_SHT30_Routine+0x1cc>)
 800af7a:	7ddb      	ldrb	r3, [r3, #23]
 800af7c:	2b01      	cmp	r3, #1
 800af7e:	d01f      	beq.n	800afc0 <FUN_I2C_EXT_SHT30_Routine+0xa0>
																			// ui.temp_warring_maintain_bit = Data_Register[9] (void FUN_Modbus_Write_save(void)) 함수에서
			if(Ext_SHT30.temperature > ui.temp_warring){ // 설정된 온도 임계치보다 센서값이 높으면
 800af80:	4b58      	ldr	r3, [pc, #352]	@ (800b0e4 <FUN_I2C_EXT_SHT30_Routine+0x1c4>)
 800af82:	ed93 7a35 	vldr	s14, [r3, #212]	@ 0xd4
 800af86:	4b59      	ldr	r3, [pc, #356]	@ (800b0ec <FUN_I2C_EXT_SHT30_Routine+0x1cc>)
 800af88:	edd3 7a07 	vldr	s15, [r3, #28]
 800af8c:	eeb4 7ae7 	vcmpe.f32	s14, s15
 800af90:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800af94:	dd44      	ble.n	800b020 <FUN_I2C_EXT_SHT30_Routine+0x100>
				Ext_SHT30.warring_cnt ++;				 // warring_cnt 증가
 800af96:	4b53      	ldr	r3, [pc, #332]	@ (800b0e4 <FUN_I2C_EXT_SHT30_Routine+0x1c4>)
 800af98:	f893 30ce 	ldrb.w	r3, [r3, #206]	@ 0xce
 800af9c:	3301      	adds	r3, #1
 800af9e:	b2da      	uxtb	r2, r3
 800afa0:	4b50      	ldr	r3, [pc, #320]	@ (800b0e4 <FUN_I2C_EXT_SHT30_Routine+0x1c4>)
 800afa2:	f883 20ce 	strb.w	r2, [r3, #206]	@ 0xce
				if(Ext_SHT30.warring_cnt >= 5){			 // warring_cnt 5 이상이 되면
 800afa6:	4b4f      	ldr	r3, [pc, #316]	@ (800b0e4 <FUN_I2C_EXT_SHT30_Routine+0x1c4>)
 800afa8:	f893 30ce 	ldrb.w	r3, [r3, #206]	@ 0xce
 800afac:	2b04      	cmp	r3, #4
 800afae:	d937      	bls.n	800b020 <FUN_I2C_EXT_SHT30_Routine+0x100>
					ui.temp_warring_bit = 1;			 // warring_bit 1로
 800afb0:	4b4e      	ldr	r3, [pc, #312]	@ (800b0ec <FUN_I2C_EXT_SHT30_Routine+0x1cc>)
 800afb2:	2201      	movs	r2, #1
 800afb4:	75da      	strb	r2, [r3, #23]
					Ext_SHT30.warring_cnt = 0;
 800afb6:	4b4b      	ldr	r3, [pc, #300]	@ (800b0e4 <FUN_I2C_EXT_SHT30_Routine+0x1c4>)
 800afb8:	2200      	movs	r2, #0
 800afba:	f883 20ce 	strb.w	r2, [r3, #206]	@ 0xce
			if(Ext_SHT30.temperature > ui.temp_warring){ // 설정된 온도 임계치보다 센서값이 높으면
 800afbe:	e02f      	b.n	800b020 <FUN_I2C_EXT_SHT30_Routine+0x100>
				}
			}
		}
		else if(ui.temp_warring_maintain_bit == 0){
 800afc0:	4b4a      	ldr	r3, [pc, #296]	@ (800b0ec <FUN_I2C_EXT_SHT30_Routine+0x1cc>)
 800afc2:	7e5b      	ldrb	r3, [r3, #25]
 800afc4:	2b00      	cmp	r3, #0
 800afc6:	d12c      	bne.n	800b022 <FUN_I2C_EXT_SHT30_Routine+0x102>
			if(Ext_SHT30.temperature > ui.temp_warring){
 800afc8:	4b46      	ldr	r3, [pc, #280]	@ (800b0e4 <FUN_I2C_EXT_SHT30_Routine+0x1c4>)
 800afca:	ed93 7a35 	vldr	s14, [r3, #212]	@ 0xd4
 800afce:	4b47      	ldr	r3, [pc, #284]	@ (800b0ec <FUN_I2C_EXT_SHT30_Routine+0x1cc>)
 800afd0:	edd3 7a07 	vldr	s15, [r3, #28]
 800afd4:	eeb4 7ae7 	vcmpe.f32	s14, s15
 800afd8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800afdc:	dd14      	ble.n	800b008 <FUN_I2C_EXT_SHT30_Routine+0xe8>
				Ext_SHT30.warring_cnt ++;
 800afde:	4b41      	ldr	r3, [pc, #260]	@ (800b0e4 <FUN_I2C_EXT_SHT30_Routine+0x1c4>)
 800afe0:	f893 30ce 	ldrb.w	r3, [r3, #206]	@ 0xce
 800afe4:	3301      	adds	r3, #1
 800afe6:	b2da      	uxtb	r2, r3
 800afe8:	4b3e      	ldr	r3, [pc, #248]	@ (800b0e4 <FUN_I2C_EXT_SHT30_Routine+0x1c4>)
 800afea:	f883 20ce 	strb.w	r2, [r3, #206]	@ 0xce
				if(Ext_SHT30.warring_cnt >= 5){
 800afee:	4b3d      	ldr	r3, [pc, #244]	@ (800b0e4 <FUN_I2C_EXT_SHT30_Routine+0x1c4>)
 800aff0:	f893 30ce 	ldrb.w	r3, [r3, #206]	@ 0xce
 800aff4:	2b04      	cmp	r3, #4
 800aff6:	d914      	bls.n	800b022 <FUN_I2C_EXT_SHT30_Routine+0x102>
					ui.temp_warring_bit = 1;
 800aff8:	4b3c      	ldr	r3, [pc, #240]	@ (800b0ec <FUN_I2C_EXT_SHT30_Routine+0x1cc>)
 800affa:	2201      	movs	r2, #1
 800affc:	75da      	strb	r2, [r3, #23]
					Ext_SHT30.warring_cnt = 0;
 800affe:	4b39      	ldr	r3, [pc, #228]	@ (800b0e4 <FUN_I2C_EXT_SHT30_Routine+0x1c4>)
 800b000:	2200      	movs	r2, #0
 800b002:	f883 20ce 	strb.w	r2, [r3, #206]	@ 0xce
 800b006:	e00c      	b.n	800b022 <FUN_I2C_EXT_SHT30_Routine+0x102>
				}
			}
			else if(ui.temp_warring_bit == 1){
 800b008:	4b38      	ldr	r3, [pc, #224]	@ (800b0ec <FUN_I2C_EXT_SHT30_Routine+0x1cc>)
 800b00a:	7ddb      	ldrb	r3, [r3, #23]
 800b00c:	2b01      	cmp	r3, #1
 800b00e:	d108      	bne.n	800b022 <FUN_I2C_EXT_SHT30_Routine+0x102>
				ui.temp_warring_bit = 0;
 800b010:	4b36      	ldr	r3, [pc, #216]	@ (800b0ec <FUN_I2C_EXT_SHT30_Routine+0x1cc>)
 800b012:	2200      	movs	r2, #0
 800b014:	75da      	strb	r2, [r3, #23]
				Ext_SHT30.warring_cnt = 0;
 800b016:	4b33      	ldr	r3, [pc, #204]	@ (800b0e4 <FUN_I2C_EXT_SHT30_Routine+0x1c4>)
 800b018:	2200      	movs	r2, #0
 800b01a:	f883 20ce 	strb.w	r2, [r3, #206]	@ 0xce
 800b01e:	e000      	b.n	800b022 <FUN_I2C_EXT_SHT30_Routine+0x102>
			if(Ext_SHT30.temperature > ui.temp_warring){ // 설정된 온도 임계치보다 센서값이 높으면
 800b020:	bf00      	nop
			}
		}
		if(ui.temp_alarm_maintain_bit == 1 && ui.temp_alarm_bit != 1){
 800b022:	4b32      	ldr	r3, [pc, #200]	@ (800b0ec <FUN_I2C_EXT_SHT30_Routine+0x1cc>)
 800b024:	7e9b      	ldrb	r3, [r3, #26]
 800b026:	2b01      	cmp	r3, #1
 800b028:	d123      	bne.n	800b072 <FUN_I2C_EXT_SHT30_Routine+0x152>
 800b02a:	4b30      	ldr	r3, [pc, #192]	@ (800b0ec <FUN_I2C_EXT_SHT30_Routine+0x1cc>)
 800b02c:	7e1b      	ldrb	r3, [r3, #24]
 800b02e:	2b01      	cmp	r3, #1
 800b030:	d01f      	beq.n	800b072 <FUN_I2C_EXT_SHT30_Routine+0x152>
			if(Ext_SHT30.temperature > ui.temp_alarm){
 800b032:	4b2c      	ldr	r3, [pc, #176]	@ (800b0e4 <FUN_I2C_EXT_SHT30_Routine+0x1c4>)
 800b034:	ed93 7a35 	vldr	s14, [r3, #212]	@ 0xd4
 800b038:	4b2c      	ldr	r3, [pc, #176]	@ (800b0ec <FUN_I2C_EXT_SHT30_Routine+0x1cc>)
 800b03a:	edd3 7a08 	vldr	s15, [r3, #32]
 800b03e:	eeb4 7ae7 	vcmpe.f32	s14, s15
 800b042:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800b046:	dd44      	ble.n	800b0d2 <FUN_I2C_EXT_SHT30_Routine+0x1b2>
				Ext_SHT30.alarm_cnt ++;
 800b048:	4b26      	ldr	r3, [pc, #152]	@ (800b0e4 <FUN_I2C_EXT_SHT30_Routine+0x1c4>)
 800b04a:	f893 30cf 	ldrb.w	r3, [r3, #207]	@ 0xcf
 800b04e:	3301      	adds	r3, #1
 800b050:	b2da      	uxtb	r2, r3
 800b052:	4b24      	ldr	r3, [pc, #144]	@ (800b0e4 <FUN_I2C_EXT_SHT30_Routine+0x1c4>)
 800b054:	f883 20cf 	strb.w	r2, [r3, #207]	@ 0xcf
				if(Ext_SHT30.alarm_cnt >= 5){
 800b058:	4b22      	ldr	r3, [pc, #136]	@ (800b0e4 <FUN_I2C_EXT_SHT30_Routine+0x1c4>)
 800b05a:	f893 30cf 	ldrb.w	r3, [r3, #207]	@ 0xcf
 800b05e:	2b04      	cmp	r3, #4
 800b060:	d937      	bls.n	800b0d2 <FUN_I2C_EXT_SHT30_Routine+0x1b2>
					ui.temp_alarm_bit = 1;
 800b062:	4b22      	ldr	r3, [pc, #136]	@ (800b0ec <FUN_I2C_EXT_SHT30_Routine+0x1cc>)
 800b064:	2201      	movs	r2, #1
 800b066:	761a      	strb	r2, [r3, #24]
					Ext_SHT30.alarm_cnt = 0;
 800b068:	4b1e      	ldr	r3, [pc, #120]	@ (800b0e4 <FUN_I2C_EXT_SHT30_Routine+0x1c4>)
 800b06a:	2200      	movs	r2, #0
 800b06c:	f883 20cf 	strb.w	r2, [r3, #207]	@ 0xcf
			if(Ext_SHT30.temperature > ui.temp_alarm){
 800b070:	e02f      	b.n	800b0d2 <FUN_I2C_EXT_SHT30_Routine+0x1b2>
				}
			}
		}
		else if(ui.temp_warring_maintain_bit == 0){
 800b072:	4b1e      	ldr	r3, [pc, #120]	@ (800b0ec <FUN_I2C_EXT_SHT30_Routine+0x1cc>)
 800b074:	7e5b      	ldrb	r3, [r3, #25]
 800b076:	2b00      	cmp	r3, #0
 800b078:	d12c      	bne.n	800b0d4 <FUN_I2C_EXT_SHT30_Routine+0x1b4>
			if(Ext_SHT30.temperature > ui.temp_alarm){
 800b07a:	4b1a      	ldr	r3, [pc, #104]	@ (800b0e4 <FUN_I2C_EXT_SHT30_Routine+0x1c4>)
 800b07c:	ed93 7a35 	vldr	s14, [r3, #212]	@ 0xd4
 800b080:	4b1a      	ldr	r3, [pc, #104]	@ (800b0ec <FUN_I2C_EXT_SHT30_Routine+0x1cc>)
 800b082:	edd3 7a08 	vldr	s15, [r3, #32]
 800b086:	eeb4 7ae7 	vcmpe.f32	s14, s15
 800b08a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800b08e:	dd14      	ble.n	800b0ba <FUN_I2C_EXT_SHT30_Routine+0x19a>
				Ext_SHT30.alarm_cnt ++;
 800b090:	4b14      	ldr	r3, [pc, #80]	@ (800b0e4 <FUN_I2C_EXT_SHT30_Routine+0x1c4>)
 800b092:	f893 30cf 	ldrb.w	r3, [r3, #207]	@ 0xcf
 800b096:	3301      	adds	r3, #1
 800b098:	b2da      	uxtb	r2, r3
 800b09a:	4b12      	ldr	r3, [pc, #72]	@ (800b0e4 <FUN_I2C_EXT_SHT30_Routine+0x1c4>)
 800b09c:	f883 20cf 	strb.w	r2, [r3, #207]	@ 0xcf
				if(Ext_SHT30.alarm_cnt >= 5){
 800b0a0:	4b10      	ldr	r3, [pc, #64]	@ (800b0e4 <FUN_I2C_EXT_SHT30_Routine+0x1c4>)
 800b0a2:	f893 30cf 	ldrb.w	r3, [r3, #207]	@ 0xcf
 800b0a6:	2b04      	cmp	r3, #4
 800b0a8:	d914      	bls.n	800b0d4 <FUN_I2C_EXT_SHT30_Routine+0x1b4>
					ui.temp_alarm_bit = 1;
 800b0aa:	4b10      	ldr	r3, [pc, #64]	@ (800b0ec <FUN_I2C_EXT_SHT30_Routine+0x1cc>)
 800b0ac:	2201      	movs	r2, #1
 800b0ae:	761a      	strb	r2, [r3, #24]
					Ext_SHT30.alarm_cnt = 0;
 800b0b0:	4b0c      	ldr	r3, [pc, #48]	@ (800b0e4 <FUN_I2C_EXT_SHT30_Routine+0x1c4>)
 800b0b2:	2200      	movs	r2, #0
 800b0b4:	f883 20cf 	strb.w	r2, [r3, #207]	@ 0xcf
 800b0b8:	e00c      	b.n	800b0d4 <FUN_I2C_EXT_SHT30_Routine+0x1b4>
				}
			}
			else if(ui.temp_alarm_bit == 1){
 800b0ba:	4b0c      	ldr	r3, [pc, #48]	@ (800b0ec <FUN_I2C_EXT_SHT30_Routine+0x1cc>)
 800b0bc:	7e1b      	ldrb	r3, [r3, #24]
 800b0be:	2b01      	cmp	r3, #1
 800b0c0:	d108      	bne.n	800b0d4 <FUN_I2C_EXT_SHT30_Routine+0x1b4>
				ui.temp_alarm_bit = 0;
 800b0c2:	4b0a      	ldr	r3, [pc, #40]	@ (800b0ec <FUN_I2C_EXT_SHT30_Routine+0x1cc>)
 800b0c4:	2200      	movs	r2, #0
 800b0c6:	761a      	strb	r2, [r3, #24]
				Ext_SHT30.alarm_cnt = 0;
 800b0c8:	4b06      	ldr	r3, [pc, #24]	@ (800b0e4 <FUN_I2C_EXT_SHT30_Routine+0x1c4>)
 800b0ca:	2200      	movs	r2, #0
 800b0cc:	f883 20cf 	strb.w	r2, [r3, #207]	@ 0xcf
 800b0d0:	e000      	b.n	800b0d4 <FUN_I2C_EXT_SHT30_Routine+0x1b4>
			if(Ext_SHT30.temperature > ui.temp_alarm){
 800b0d2:	bf00      	nop
			}
		}
	}
	Error.SHT30_Error = Ext_SHT30.i2c_error_flag;
 800b0d4:	4b03      	ldr	r3, [pc, #12]	@ (800b0e4 <FUN_I2C_EXT_SHT30_Routine+0x1c4>)
 800b0d6:	f893 30c8 	ldrb.w	r3, [r3, #200]	@ 0xc8
 800b0da:	461a      	mov	r2, r3
 800b0dc:	4b04      	ldr	r3, [pc, #16]	@ (800b0f0 <FUN_I2C_EXT_SHT30_Routine+0x1d0>)
 800b0de:	80da      	strh	r2, [r3, #6]
}
 800b0e0:	bf00      	nop
 800b0e2:	bd80      	pop	{r7, pc}
 800b0e4:	200003cc 	.word	0x200003cc
 800b0e8:	42c80000 	.word	0x42c80000
 800b0ec:	200004f0 	.word	0x200004f0
 800b0f0:	200006d4 	.word	0x200006d4

0800b0f4 <sfun_I2C_Measurement_results>:
/****************************************************************************/
/*	Overview	:															*/
/*	Return value:	void													*/
/****************************************************************************/
void sfun_I2C_Measurement_results(_SHT30_Dev *sht30)												// 250ms * 4 = 1초마다
{
 800b0f4:	b580      	push	{r7, lr}
 800b0f6:	b084      	sub	sp, #16
 800b0f8:	af02      	add	r7, sp, #8
 800b0fa:	6078      	str	r0, [r7, #4]
	HAL_I2C_Master_Receive(sht30->I2C_Handle, sht30->I2C_Addr, sht30->i2c_read_buff, 6, 100);  		// 센서로부터 데이터 수신
 800b0fc:	687b      	ldr	r3, [r7, #4]
 800b0fe:	6818      	ldr	r0, [r3, #0]
 800b100:	687b      	ldr	r3, [r7, #4]
 800b102:	791b      	ldrb	r3, [r3, #4]
 800b104:	4619      	mov	r1, r3
 800b106:	687b      	ldr	r3, [r7, #4]
 800b108:	1dda      	adds	r2, r3, #7
 800b10a:	2364      	movs	r3, #100	@ 0x64
 800b10c:	9300      	str	r3, [sp, #0]
 800b10e:	2306      	movs	r3, #6
 800b110:	f006 feb6 	bl	8011e80 <HAL_I2C_Master_Receive>

	sht30->i2c_write_buff[0] = (uint8_t)(CMD_SINGLE_EN_HIGH >> 8);
 800b114:	687b      	ldr	r3, [r7, #4]
 800b116:	222c      	movs	r2, #44	@ 0x2c
 800b118:	715a      	strb	r2, [r3, #5]
	sht30->i2c_write_buff[1] = (uint8_t)(CMD_SINGLE_EN_HIGH & 0xFF);   						   		// buf에 저장
 800b11a:	687b      	ldr	r3, [r7, #4]
 800b11c:	2206      	movs	r2, #6
 800b11e:	719a      	strb	r2, [r3, #6]
	HAL_I2C_Master_Transmit(sht30->I2C_Handle, sht30->I2C_Addr, sht30->i2c_write_buff, 2, 100);		// 센서로 다시 측정하라는 명령인듯. 100은 타임아웃
 800b120:	687b      	ldr	r3, [r7, #4]
 800b122:	6818      	ldr	r0, [r3, #0]
 800b124:	687b      	ldr	r3, [r7, #4]
 800b126:	791b      	ldrb	r3, [r3, #4]
 800b128:	4619      	mov	r1, r3
 800b12a:	687b      	ldr	r3, [r7, #4]
 800b12c:	1d5a      	adds	r2, r3, #5
 800b12e:	2364      	movs	r3, #100	@ 0x64
 800b130:	9300      	str	r3, [sp, #0]
 800b132:	2302      	movs	r3, #2
 800b134:	f006 fdb0 	bl	8011c98 <HAL_I2C_Master_Transmit>
}
 800b138:	bf00      	nop
 800b13a:	3708      	adds	r7, #8
 800b13c:	46bd      	mov	sp, r7
 800b13e:	bd80      	pop	{r7, pc}

0800b140 <sfun_I2C_Measurement_conversion>:
/****************************************************************************/
/*	Overview	:															*/
/*	Return value:	void													*/
/****************************************************************************/
void sfun_I2C_Measurement_conversion(_SHT30_Dev *sht30)  // 250ms * 4 = 1초마다
{
 800b140:	b5b0      	push	{r4, r5, r7, lr}
 800b142:	b084      	sub	sp, #16
 800b144:	af00      	add	r7, sp, #0
 800b146:	6078      	str	r0, [r7, #4]
// 1. 온도값 CRC 계산이 맞으면
	if(sht30->i2c_read_buff[2] == sfun_sht30_crc8(&sht30->i2c_read_buff[0],2))   // sfun_sht30_crc8() : 센서에서 온도 데이터가 손상됐는지, 정확한지 확인 하는거인듯
 800b148:	687b      	ldr	r3, [r7, #4]
 800b14a:	7a5c      	ldrb	r4, [r3, #9]
 800b14c:	687b      	ldr	r3, [r7, #4]
 800b14e:	3307      	adds	r3, #7
 800b150:	2102      	movs	r1, #2
 800b152:	4618      	mov	r0, r3
 800b154:	f000 f9bf 	bl	800b4d6 <sfun_sht30_crc8>
 800b158:	4603      	mov	r3, r0
 800b15a:	429c      	cmp	r4, r3
 800b15c:	d14c      	bne.n	800b1f8 <sfun_I2C_Measurement_conversion+0xb8>
	{
	// 1-1. 온도값 데이터 환산
		int temp = (sht30->i2c_read_buff[0] * 256 + sht30->i2c_read_buff[1]);
 800b15e:	687b      	ldr	r3, [r7, #4]
 800b160:	79db      	ldrb	r3, [r3, #7]
 800b162:	021b      	lsls	r3, r3, #8
 800b164:	687a      	ldr	r2, [r7, #4]
 800b166:	7a12      	ldrb	r2, [r2, #8]
 800b168:	4413      	add	r3, r2
 800b16a:	60fb      	str	r3, [r7, #12]
		sht30->temperature = -45 + (175 * temp / 65535.0) + temp_correction;  // 온도값 정제하는거인듯
 800b16c:	68fb      	ldr	r3, [r7, #12]
 800b16e:	22af      	movs	r2, #175	@ 0xaf
 800b170:	fb02 f303 	mul.w	r3, r2, r3
 800b174:	4618      	mov	r0, r3
 800b176:	f7fd f9a1 	bl	80084bc <__aeabi_i2d>
 800b17a:	a37b      	add	r3, pc, #492	@ (adr r3, 800b368 <sfun_I2C_Measurement_conversion+0x228>)
 800b17c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b180:	f7fd fb30 	bl	80087e4 <__aeabi_ddiv>
 800b184:	4602      	mov	r2, r0
 800b186:	460b      	mov	r3, r1
 800b188:	4610      	mov	r0, r2
 800b18a:	4619      	mov	r1, r3
 800b18c:	f04f 0200 	mov.w	r2, #0
 800b190:	4b77      	ldr	r3, [pc, #476]	@ (800b370 <sfun_I2C_Measurement_conversion+0x230>)
 800b192:	f7fd f845 	bl	8008220 <__aeabi_dsub>
 800b196:	4602      	mov	r2, r0
 800b198:	460b      	mov	r3, r1
 800b19a:	4614      	mov	r4, r2
 800b19c:	461d      	mov	r5, r3
 800b19e:	4b75      	ldr	r3, [pc, #468]	@ (800b374 <sfun_I2C_Measurement_conversion+0x234>)
 800b1a0:	681b      	ldr	r3, [r3, #0]
 800b1a2:	4618      	mov	r0, r3
 800b1a4:	f7fd f99c 	bl	80084e0 <__aeabi_f2d>
 800b1a8:	4602      	mov	r2, r0
 800b1aa:	460b      	mov	r3, r1
 800b1ac:	4620      	mov	r0, r4
 800b1ae:	4629      	mov	r1, r5
 800b1b0:	f7fd f838 	bl	8008224 <__adddf3>
 800b1b4:	4602      	mov	r2, r0
 800b1b6:	460b      	mov	r3, r1
 800b1b8:	4610      	mov	r0, r2
 800b1ba:	4619      	mov	r1, r3
 800b1bc:	f7fd fcca 	bl	8008b54 <__aeabi_d2f>
 800b1c0:	4602      	mov	r2, r0
 800b1c2:	687b      	ldr	r3, [r7, #4]
 800b1c4:	f8c3 20d4 	str.w	r2, [r3, #212]	@ 0xd4
		sht30->temp_hex = (uint16_t)(sht30->temperature * 10);
 800b1c8:	687b      	ldr	r3, [r7, #4]
 800b1ca:	edd3 7a35 	vldr	s15, [r3, #212]	@ 0xd4
 800b1ce:	eeb2 7a04 	vmov.f32	s14, #36	@ 0x41200000  10.0
 800b1d2:	ee67 7a87 	vmul.f32	s15, s15, s14
 800b1d6:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800b1da:	ee17 3a90 	vmov	r3, s15
 800b1de:	b29a      	uxth	r2, r3
 800b1e0:	687b      	ldr	r3, [r7, #4]
 800b1e2:	f8a3 20dc 	strh.w	r2, [r3, #220]	@ 0xdc
		sht30->crc_error_flag = 0;
 800b1e6:	687b      	ldr	r3, [r7, #4]
 800b1e8:	2200      	movs	r2, #0
 800b1ea:	f883 20cb 	strb.w	r2, [r3, #203]	@ 0xcb
		sht30->temp_crc_error_cnt = 0;
 800b1ee:	687b      	ldr	r3, [r7, #4]
 800b1f0:	2200      	movs	r2, #0
 800b1f2:	f883 20c9 	strb.w	r2, [r3, #201]	@ 0xc9
 800b1f6:	e007      	b.n	800b208 <sfun_I2C_Measurement_conversion+0xc8>
	} else
	{
		// 온도값 CRC 에러 카운터 증가 : 센서 데이터 에러
		sht30->temp_crc_error_cnt++;  											// sfun_sht30_crc8() 확인 해보니 무결하지 않다! -> 에러 카운트 증가
 800b1f8:	687b      	ldr	r3, [r7, #4]
 800b1fa:	f893 30c9 	ldrb.w	r3, [r3, #201]	@ 0xc9
 800b1fe:	3301      	adds	r3, #1
 800b200:	b2da      	uxtb	r2, r3
 800b202:	687b      	ldr	r3, [r7, #4]
 800b204:	f883 20c9 	strb.w	r2, [r3, #201]	@ 0xc9

	}

// 2. 습도값 CRC 계산이 맞으면
	if(sht30->i2c_read_buff[5] == sfun_sht30_crc8(&sht30->i2c_read_buff[3],2)) {
 800b208:	687b      	ldr	r3, [r7, #4]
 800b20a:	7b1c      	ldrb	r4, [r3, #12]
 800b20c:	687b      	ldr	r3, [r7, #4]
 800b20e:	330a      	adds	r3, #10
 800b210:	2102      	movs	r1, #2
 800b212:	4618      	mov	r0, r3
 800b214:	f000 f95f 	bl	800b4d6 <sfun_sht30_crc8>
 800b218:	4603      	mov	r3, r0
 800b21a:	429c      	cmp	r4, r3
 800b21c:	d158      	bne.n	800b2d0 <sfun_I2C_Measurement_conversion+0x190>
	// 2-1. 습도값 데이터 환산
		sht30->humidity = (100 * (sht30->i2c_read_buff[3] * 256 + sht30->i2c_read_buff[4]) / 65535.0) + 5 + humi_correction;
 800b21e:	687b      	ldr	r3, [r7, #4]
 800b220:	7a9b      	ldrb	r3, [r3, #10]
 800b222:	021b      	lsls	r3, r3, #8
 800b224:	687a      	ldr	r2, [r7, #4]
 800b226:	7ad2      	ldrb	r2, [r2, #11]
 800b228:	4413      	add	r3, r2
 800b22a:	2264      	movs	r2, #100	@ 0x64
 800b22c:	fb02 f303 	mul.w	r3, r2, r3
 800b230:	4618      	mov	r0, r3
 800b232:	f7fd f943 	bl	80084bc <__aeabi_i2d>
 800b236:	a34c      	add	r3, pc, #304	@ (adr r3, 800b368 <sfun_I2C_Measurement_conversion+0x228>)
 800b238:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b23c:	f7fd fad2 	bl	80087e4 <__aeabi_ddiv>
 800b240:	4602      	mov	r2, r0
 800b242:	460b      	mov	r3, r1
 800b244:	4610      	mov	r0, r2
 800b246:	4619      	mov	r1, r3
 800b248:	f04f 0200 	mov.w	r2, #0
 800b24c:	4b4a      	ldr	r3, [pc, #296]	@ (800b378 <sfun_I2C_Measurement_conversion+0x238>)
 800b24e:	f7fc ffe9 	bl	8008224 <__adddf3>
 800b252:	4602      	mov	r2, r0
 800b254:	460b      	mov	r3, r1
 800b256:	4614      	mov	r4, r2
 800b258:	461d      	mov	r5, r3
 800b25a:	4b48      	ldr	r3, [pc, #288]	@ (800b37c <sfun_I2C_Measurement_conversion+0x23c>)
 800b25c:	681b      	ldr	r3, [r3, #0]
 800b25e:	4618      	mov	r0, r3
 800b260:	f7fd f93e 	bl	80084e0 <__aeabi_f2d>
 800b264:	4602      	mov	r2, r0
 800b266:	460b      	mov	r3, r1
 800b268:	4620      	mov	r0, r4
 800b26a:	4629      	mov	r1, r5
 800b26c:	f7fc ffda 	bl	8008224 <__adddf3>
 800b270:	4602      	mov	r2, r0
 800b272:	460b      	mov	r3, r1
 800b274:	4610      	mov	r0, r2
 800b276:	4619      	mov	r1, r3
 800b278:	f7fd fc6c 	bl	8008b54 <__aeabi_d2f>
 800b27c:	4602      	mov	r2, r0
 800b27e:	687b      	ldr	r3, [r7, #4]
 800b280:	f8c3 20d8 	str.w	r2, [r3, #216]	@ 0xd8
		// 습도 보정 +5% 210826
		if(sht30->humidity >= 100)
 800b284:	687b      	ldr	r3, [r7, #4]
 800b286:	edd3 7a36 	vldr	s15, [r3, #216]	@ 0xd8
 800b28a:	ed9f 7a3d 	vldr	s14, [pc, #244]	@ 800b380 <sfun_I2C_Measurement_conversion+0x240>
 800b28e:	eef4 7ac7 	vcmpe.f32	s15, s14
 800b292:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800b296:	db03      	blt.n	800b2a0 <sfun_I2C_Measurement_conversion+0x160>
		{
			sht30->humidity = 100;
 800b298:	687b      	ldr	r3, [r7, #4]
 800b29a:	4a3a      	ldr	r2, [pc, #232]	@ (800b384 <sfun_I2C_Measurement_conversion+0x244>)
 800b29c:	f8c3 20d8 	str.w	r2, [r3, #216]	@ 0xd8
		}

		sht30->humi_hex = (uint16_t)(sht30->humidity * 10);
 800b2a0:	687b      	ldr	r3, [r7, #4]
 800b2a2:	edd3 7a36 	vldr	s15, [r3, #216]	@ 0xd8
 800b2a6:	eeb2 7a04 	vmov.f32	s14, #36	@ 0x41200000  10.0
 800b2aa:	ee67 7a87 	vmul.f32	s15, s15, s14
 800b2ae:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800b2b2:	ee17 3a90 	vmov	r3, s15
 800b2b6:	b29a      	uxth	r2, r3
 800b2b8:	687b      	ldr	r3, [r7, #4]
 800b2ba:	f8a3 20de 	strh.w	r2, [r3, #222]	@ 0xde
		sht30->crc_error_flag = 0;
 800b2be:	687b      	ldr	r3, [r7, #4]
 800b2c0:	2200      	movs	r2, #0
 800b2c2:	f883 20cb 	strb.w	r2, [r3, #203]	@ 0xcb
		sht30->humi_crc_error_cnt = 0;
 800b2c6:	687b      	ldr	r3, [r7, #4]
 800b2c8:	2200      	movs	r2, #0
 800b2ca:	f883 20ca 	strb.w	r2, [r3, #202]	@ 0xca
 800b2ce:	e007      	b.n	800b2e0 <sfun_I2C_Measurement_conversion+0x1a0>
	} else {
		// 습도값 CRC 에러 카운터 증가 : 센서 데이터 에러
		sht30->humi_crc_error_cnt++;
 800b2d0:	687b      	ldr	r3, [r7, #4]
 800b2d2:	f893 30ca 	ldrb.w	r3, [r3, #202]	@ 0xca
 800b2d6:	3301      	adds	r3, #1
 800b2d8:	b2da      	uxtb	r2, r3
 800b2da:	687b      	ldr	r3, [r7, #4]
 800b2dc:	f883 20ca 	strb.w	r2, [r3, #202]	@ 0xca
	}

	if((sht30->temp_crc_error_cnt >= 10)||
 800b2e0:	687b      	ldr	r3, [r7, #4]
 800b2e2:	f893 30c9 	ldrb.w	r3, [r3, #201]	@ 0xc9
 800b2e6:	2b09      	cmp	r3, #9
 800b2e8:	d804      	bhi.n	800b2f4 <sfun_I2C_Measurement_conversion+0x1b4>
	  (sht30->humi_crc_error_cnt >= 10)) {
 800b2ea:	687b      	ldr	r3, [r7, #4]
 800b2ec:	f893 30ca 	ldrb.w	r3, [r3, #202]	@ 0xca
	if((sht30->temp_crc_error_cnt >= 10)||
 800b2f0:	2b09      	cmp	r3, #9
 800b2f2:	d904      	bls.n	800b2fe <sfun_I2C_Measurement_conversion+0x1be>
		sht30->crc_error_flag = 1;
 800b2f4:	687b      	ldr	r3, [r7, #4]
 800b2f6:	2201      	movs	r2, #1
 800b2f8:	f883 20cb 	strb.w	r2, [r3, #203]	@ 0xcb
 800b2fc:	e003      	b.n	800b306 <sfun_I2C_Measurement_conversion+0x1c6>
	}
	else {
		sht30->crc_error_flag = 0;
 800b2fe:	687b      	ldr	r3, [r7, #4]
 800b300:	2200      	movs	r2, #0
 800b302:	f883 20cb 	strb.w	r2, [r3, #203]	@ 0xcb
	}
	Temp_Check_Test = ceil(sht30->temperature);
 800b306:	687b      	ldr	r3, [r7, #4]
 800b308:	f8d3 30d4 	ldr.w	r3, [r3, #212]	@ 0xd4
 800b30c:	4618      	mov	r0, r3
 800b30e:	f7fd f8e7 	bl	80084e0 <__aeabi_f2d>
 800b312:	4602      	mov	r2, r0
 800b314:	460b      	mov	r3, r1
 800b316:	ec43 2b10 	vmov	d0, r2, r3
 800b31a:	f00c f8d1 	bl	80174c0 <ceil>
 800b31e:	ec53 2b10 	vmov	r2, r3, d0
 800b322:	4610      	mov	r0, r2
 800b324:	4619      	mov	r1, r3
 800b326:	f7fd fbf5 	bl	8008b14 <__aeabi_d2uiz>
 800b32a:	4603      	mov	r3, r0
 800b32c:	4a16      	ldr	r2, [pc, #88]	@ (800b388 <sfun_I2C_Measurement_conversion+0x248>)
 800b32e:	6013      	str	r3, [r2, #0]
	Humi_Check_Test = ceil(sht30->humidity);
 800b330:	687b      	ldr	r3, [r7, #4]
 800b332:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 800b336:	4618      	mov	r0, r3
 800b338:	f7fd f8d2 	bl	80084e0 <__aeabi_f2d>
 800b33c:	4602      	mov	r2, r0
 800b33e:	460b      	mov	r3, r1
 800b340:	ec43 2b10 	vmov	d0, r2, r3
 800b344:	f00c f8bc 	bl	80174c0 <ceil>
 800b348:	ec53 2b10 	vmov	r2, r3, d0
 800b34c:	4610      	mov	r0, r2
 800b34e:	4619      	mov	r1, r3
 800b350:	f7fd fbe0 	bl	8008b14 <__aeabi_d2uiz>
 800b354:	4603      	mov	r3, r0
 800b356:	4a0d      	ldr	r2, [pc, #52]	@ (800b38c <sfun_I2C_Measurement_conversion+0x24c>)
 800b358:	6013      	str	r3, [r2, #0]
	//printf("Temp %d, Humi %d\n",Temp_Check_Test, Humi_Check_Test);
}
 800b35a:	bf00      	nop
 800b35c:	3710      	adds	r7, #16
 800b35e:	46bd      	mov	sp, r7
 800b360:	bdb0      	pop	{r4, r5, r7, pc}
 800b362:	bf00      	nop
 800b364:	f3af 8000 	nop.w
 800b368:	00000000 	.word	0x00000000
 800b36c:	40efffe0 	.word	0x40efffe0
 800b370:	40468000 	.word	0x40468000
 800b374:	20000014 	.word	0x20000014
 800b378:	40140000 	.word	0x40140000
 800b37c:	20000018 	.word	0x20000018
 800b380:	42c80000 	.word	0x42c80000
 800b384:	42c80000 	.word	0x42c80000
 800b388:	200002e4 	.word	0x200002e4
 800b38c:	200002e8 	.word	0x200002e8

0800b390 <sfun_I2C_Acc_Data>:
/****************************************************************************/
/*	Overview	:															*/
/*	Return value:	void													*/
/****************************************************************************/
void sfun_I2C_Acc_Data(_SHT30_Dev *sht30)          // sht30 구조체 변수에 넣은 값 sht30->temp_acc,humi_acc 배열에 차곡차곡 저장 250ms * 4 = 1초마다 인덱스 바뀌면서 저장될듯
{
 800b390:	b480      	push	{r7}
 800b392:	b083      	sub	sp, #12
 800b394:	af00      	add	r7, sp, #0
 800b396:	6078      	str	r0, [r7, #4]
	sht30->temp_acc[sht30->temp_acc_cnt] = (sht30->temperature * 1000);
 800b398:	687b      	ldr	r3, [r7, #4]
 800b39a:	edd3 7a35 	vldr	s15, [r3, #212]	@ 0xd4
 800b39e:	ed9f 7a1a 	vldr	s14, [pc, #104]	@ 800b408 <sfun_I2C_Acc_Data+0x78>
 800b3a2:	ee67 7a87 	vmul.f32	s15, s15, s14
 800b3a6:	687b      	ldr	r3, [r7, #4]
 800b3a8:	7c5b      	ldrb	r3, [r3, #17]
 800b3aa:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 800b3ae:	ee17 1a90 	vmov	r1, s15
 800b3b2:	687a      	ldr	r2, [r7, #4]
 800b3b4:	3304      	adds	r3, #4
 800b3b6:	009b      	lsls	r3, r3, #2
 800b3b8:	4413      	add	r3, r2
 800b3ba:	6059      	str	r1, [r3, #4]
	sht30->humi_acc[sht30->humi_acc_cnt] = (sht30->humidity * 1000);
 800b3bc:	687b      	ldr	r3, [r7, #4]
 800b3be:	edd3 7a36 	vldr	s15, [r3, #216]	@ 0xd8
 800b3c2:	ed9f 7a11 	vldr	s14, [pc, #68]	@ 800b408 <sfun_I2C_Acc_Data+0x78>
 800b3c6:	ee67 7a87 	vmul.f32	s15, s15, s14
 800b3ca:	687b      	ldr	r3, [r7, #4]
 800b3cc:	7c9b      	ldrb	r3, [r3, #18]
 800b3ce:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 800b3d2:	ee17 1a90 	vmov	r1, s15
 800b3d6:	687a      	ldr	r2, [r7, #4]
 800b3d8:	3318      	adds	r3, #24
 800b3da:	009b      	lsls	r3, r3, #2
 800b3dc:	4413      	add	r3, r2
 800b3de:	6059      	str	r1, [r3, #4]

	if(sht30->temp_acc_cnt == 19) {
 800b3e0:	687b      	ldr	r3, [r7, #4]
 800b3e2:	7c5b      	ldrb	r3, [r3, #17]
 800b3e4:	2b13      	cmp	r3, #19
 800b3e6:	d103      	bne.n	800b3f0 <sfun_I2C_Acc_Data+0x60>
		sht30->temp_acc_cnt = 0;
 800b3e8:	687b      	ldr	r3, [r7, #4]
 800b3ea:	2200      	movs	r2, #0
 800b3ec:	745a      	strb	r2, [r3, #17]
	} else {
		++sht30->temp_acc_cnt;
	}
}
 800b3ee:	e005      	b.n	800b3fc <sfun_I2C_Acc_Data+0x6c>
		++sht30->temp_acc_cnt;
 800b3f0:	687b      	ldr	r3, [r7, #4]
 800b3f2:	7c5b      	ldrb	r3, [r3, #17]
 800b3f4:	3301      	adds	r3, #1
 800b3f6:	b2da      	uxtb	r2, r3
 800b3f8:	687b      	ldr	r3, [r7, #4]
 800b3fa:	745a      	strb	r2, [r3, #17]
}
 800b3fc:	bf00      	nop
 800b3fe:	370c      	adds	r7, #12
 800b400:	46bd      	mov	sp, r7
 800b402:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b406:	4770      	bx	lr
 800b408:	447a0000 	.word	0x447a0000

0800b40c <sfun_I2C_Measurement_Error_Check>:
/****************************************************************************/
/*	Overview	:															*/
/*	Return value:	void													*/
/****************************************************************************/
void sfun_I2C_Measurement_Error_Check(_SHT30_Dev *sht30)
{
 800b40c:	b580      	push	{r7, lr}
 800b40e:	b086      	sub	sp, #24
 800b410:	af02      	add	r7, sp, #8
 800b412:	6078      	str	r0, [r7, #4]
	uint8_t u1t_t_chk = 0;
 800b414:	2300      	movs	r3, #0
 800b416:	73fb      	strb	r3, [r7, #15]
	uint8_t u1t_h_chk = 0;
 800b418:	2300      	movs	r3, #0
 800b41a:	73bb      	strb	r3, [r7, #14]

	for(uint8_t i = 0; i < 19; i++) {
 800b41c:	2300      	movs	r3, #0
 800b41e:	737b      	strb	r3, [r7, #13]
 800b420:	e026      	b.n	800b470 <sfun_I2C_Measurement_Error_Check+0x64>
		if(sht30->temp_acc[i] == sht30->temp_acc[i+1]) {
 800b422:	7b7b      	ldrb	r3, [r7, #13]
 800b424:	687a      	ldr	r2, [r7, #4]
 800b426:	3304      	adds	r3, #4
 800b428:	009b      	lsls	r3, r3, #2
 800b42a:	4413      	add	r3, r2
 800b42c:	685a      	ldr	r2, [r3, #4]
 800b42e:	7b7b      	ldrb	r3, [r7, #13]
 800b430:	3301      	adds	r3, #1
 800b432:	6879      	ldr	r1, [r7, #4]
 800b434:	3304      	adds	r3, #4
 800b436:	009b      	lsls	r3, r3, #2
 800b438:	440b      	add	r3, r1
 800b43a:	685b      	ldr	r3, [r3, #4]
 800b43c:	429a      	cmp	r2, r3
 800b43e:	d11b      	bne.n	800b478 <sfun_I2C_Measurement_Error_Check+0x6c>
			u1t_t_chk++;
 800b440:	7bfb      	ldrb	r3, [r7, #15]
 800b442:	3301      	adds	r3, #1
 800b444:	73fb      	strb	r3, [r7, #15]
		} else {break;}
		if(sht30->humi_acc[i] == sht30->humi_acc[i+1]) {
 800b446:	7b7b      	ldrb	r3, [r7, #13]
 800b448:	687a      	ldr	r2, [r7, #4]
 800b44a:	3318      	adds	r3, #24
 800b44c:	009b      	lsls	r3, r3, #2
 800b44e:	4413      	add	r3, r2
 800b450:	685a      	ldr	r2, [r3, #4]
 800b452:	7b7b      	ldrb	r3, [r7, #13]
 800b454:	3301      	adds	r3, #1
 800b456:	6879      	ldr	r1, [r7, #4]
 800b458:	3318      	adds	r3, #24
 800b45a:	009b      	lsls	r3, r3, #2
 800b45c:	440b      	add	r3, r1
 800b45e:	685b      	ldr	r3, [r3, #4]
 800b460:	429a      	cmp	r2, r3
 800b462:	d10b      	bne.n	800b47c <sfun_I2C_Measurement_Error_Check+0x70>
			u1t_h_chk++;
 800b464:	7bbb      	ldrb	r3, [r7, #14]
 800b466:	3301      	adds	r3, #1
 800b468:	73bb      	strb	r3, [r7, #14]
	for(uint8_t i = 0; i < 19; i++) {
 800b46a:	7b7b      	ldrb	r3, [r7, #13]
 800b46c:	3301      	adds	r3, #1
 800b46e:	737b      	strb	r3, [r7, #13]
 800b470:	7b7b      	ldrb	r3, [r7, #13]
 800b472:	2b12      	cmp	r3, #18
 800b474:	d9d5      	bls.n	800b422 <sfun_I2C_Measurement_Error_Check+0x16>
 800b476:	e002      	b.n	800b47e <sfun_I2C_Measurement_Error_Check+0x72>
		} else {break;}
 800b478:	bf00      	nop
 800b47a:	e000      	b.n	800b47e <sfun_I2C_Measurement_Error_Check+0x72>
		} else {break;}
 800b47c:	bf00      	nop
	}

	if((u1t_t_chk == 19) || (u1t_h_chk == 19)) {
 800b47e:	7bfb      	ldrb	r3, [r7, #15]
 800b480:	2b13      	cmp	r3, #19
 800b482:	d002      	beq.n	800b48a <sfun_I2C_Measurement_Error_Check+0x7e>
 800b484:	7bbb      	ldrb	r3, [r7, #14]
 800b486:	2b13      	cmp	r3, #19
 800b488:	d121      	bne.n	800b4ce <sfun_I2C_Measurement_Error_Check+0xc2>
		// I2C RESET
		sht30->i2c_write_buff[0] = (uint8_t)(CMD_SOFT_RESET >> 8);
 800b48a:	687b      	ldr	r3, [r7, #4]
 800b48c:	2230      	movs	r2, #48	@ 0x30
 800b48e:	715a      	strb	r2, [r3, #5]
		sht30->i2c_write_buff[1] = (uint8_t)(CMD_SOFT_RESET & 0xFF);
 800b490:	687b      	ldr	r3, [r7, #4]
 800b492:	22a2      	movs	r2, #162	@ 0xa2
 800b494:	719a      	strb	r2, [r3, #6]

		HAL_I2C_Master_Transmit(sht30->I2C_Handle, sht30->I2C_Addr, sht30->i2c_write_buff, 2, 100);
 800b496:	687b      	ldr	r3, [r7, #4]
 800b498:	6818      	ldr	r0, [r3, #0]
 800b49a:	687b      	ldr	r3, [r7, #4]
 800b49c:	791b      	ldrb	r3, [r3, #4]
 800b49e:	4619      	mov	r1, r3
 800b4a0:	687b      	ldr	r3, [r7, #4]
 800b4a2:	1d5a      	adds	r2, r3, #5
 800b4a4:	2364      	movs	r3, #100	@ 0x64
 800b4a6:	9300      	str	r3, [sp, #0]
 800b4a8:	2302      	movs	r3, #2
 800b4aa:	f006 fbf5 	bl	8011c98 <HAL_I2C_Master_Transmit>
		while(HAL_I2C_STATE_READY != HAL_I2C_GetState(sht30->I2C_Handle));
 800b4ae:	bf00      	nop
 800b4b0:	687b      	ldr	r3, [r7, #4]
 800b4b2:	681b      	ldr	r3, [r3, #0]
 800b4b4:	4618      	mov	r0, r3
 800b4b6:	f006 fdd9 	bl	801206c <HAL_I2C_GetState>
 800b4ba:	4603      	mov	r3, r0
 800b4bc:	2b20      	cmp	r3, #32
 800b4be:	d1f7      	bne.n	800b4b0 <sfun_I2C_Measurement_Error_Check+0xa4>

		sht30->i2c_total_reset++;
 800b4c0:	687b      	ldr	r3, [r7, #4]
 800b4c2:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 800b4c6:	1c5a      	adds	r2, r3, #1
 800b4c8:	687b      	ldr	r3, [r7, #4]
 800b4ca:	f8c3 20b4 	str.w	r2, [r3, #180]	@ 0xb4
	}
}
 800b4ce:	bf00      	nop
 800b4d0:	3710      	adds	r7, #16
 800b4d2:	46bd      	mov	sp, r7
 800b4d4:	bd80      	pop	{r7, pc}

0800b4d6 <sfun_sht30_crc8>:
/****************************************************************************/
/*	Overview	:															*/
/*	Return value:	void													*/
/****************************************************************************/
uint8_t sfun_sht30_crc8(const uint8_t *data, int len)  // 받은 온도 데이터의 무결성 확인 이라고만 일단 알아둬보자
{
 800b4d6:	b480      	push	{r7}
 800b4d8:	b085      	sub	sp, #20
 800b4da:	af00      	add	r7, sp, #0
 800b4dc:	6078      	str	r0, [r7, #4]
 800b4de:	6039      	str	r1, [r7, #0]
    uint8_t crc = 0xff;
 800b4e0:	23ff      	movs	r3, #255	@ 0xff
 800b4e2:	73fb      	strb	r3, [r7, #15]
    for (uint8_t i = 0; i < len; i++) {
 800b4e4:	2300      	movs	r3, #0
 800b4e6:	73bb      	strb	r3, [r7, #14]
 800b4e8:	e021      	b.n	800b52e <sfun_sht30_crc8+0x58>
        crc ^= data[i];
 800b4ea:	7bbb      	ldrb	r3, [r7, #14]
 800b4ec:	687a      	ldr	r2, [r7, #4]
 800b4ee:	4413      	add	r3, r2
 800b4f0:	781a      	ldrb	r2, [r3, #0]
 800b4f2:	7bfb      	ldrb	r3, [r7, #15]
 800b4f4:	4053      	eors	r3, r2
 800b4f6:	73fb      	strb	r3, [r7, #15]
        for (uint8_t j = 0; j < 8; j++) {
 800b4f8:	2300      	movs	r3, #0
 800b4fa:	737b      	strb	r3, [r7, #13]
 800b4fc:	e011      	b.n	800b522 <sfun_sht30_crc8+0x4c>
            if ((crc & 0x80) != 0)
 800b4fe:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800b502:	2b00      	cmp	r3, #0
 800b504:	da07      	bge.n	800b516 <sfun_sht30_crc8+0x40>
                crc = (uint8_t)((crc << 1) ^ 0x31);
 800b506:	7bfb      	ldrb	r3, [r7, #15]
 800b508:	005b      	lsls	r3, r3, #1
 800b50a:	b25b      	sxtb	r3, r3
 800b50c:	f083 0331 	eor.w	r3, r3, #49	@ 0x31
 800b510:	b25b      	sxtb	r3, r3
 800b512:	73fb      	strb	r3, [r7, #15]
 800b514:	e002      	b.n	800b51c <sfun_sht30_crc8+0x46>
            else
                crc <<= 1;
 800b516:	7bfb      	ldrb	r3, [r7, #15]
 800b518:	005b      	lsls	r3, r3, #1
 800b51a:	73fb      	strb	r3, [r7, #15]
        for (uint8_t j = 0; j < 8; j++) {
 800b51c:	7b7b      	ldrb	r3, [r7, #13]
 800b51e:	3301      	adds	r3, #1
 800b520:	737b      	strb	r3, [r7, #13]
 800b522:	7b7b      	ldrb	r3, [r7, #13]
 800b524:	2b07      	cmp	r3, #7
 800b526:	d9ea      	bls.n	800b4fe <sfun_sht30_crc8+0x28>
    for (uint8_t i = 0; i < len; i++) {
 800b528:	7bbb      	ldrb	r3, [r7, #14]
 800b52a:	3301      	adds	r3, #1
 800b52c:	73bb      	strb	r3, [r7, #14]
 800b52e:	7bbb      	ldrb	r3, [r7, #14]
 800b530:	683a      	ldr	r2, [r7, #0]
 800b532:	429a      	cmp	r2, r3
 800b534:	dcd9      	bgt.n	800b4ea <sfun_sht30_crc8+0x14>
        }
    }
    return crc;
 800b536:	7bfb      	ldrb	r3, [r7, #15]
}
 800b538:	4618      	mov	r0, r3
 800b53a:	3714      	adds	r7, #20
 800b53c:	46bd      	mov	sp, r7
 800b53e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b542:	4770      	bx	lr

0800b544 <CRC16>:
uint32_t* TESTS[6];
/* Private function prototypes -----------------------------------------------*/


uint16_t CRC16(uint8_t* buf, size_t len) // 같은 데이터가 보내졌는지 확인하는 방법이라고 gpt가 그랬음 / 데이터 무결성 검증
{
 800b544:	b480      	push	{r7}
 800b546:	b087      	sub	sp, #28
 800b548:	af00      	add	r7, sp, #0
 800b54a:	6078      	str	r0, [r7, #4]
 800b54c:	6039      	str	r1, [r7, #0]
  uint16_t crc = 0xFFFF;
 800b54e:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 800b552:	82fb      	strh	r3, [r7, #22]

  for (int pos = 0; pos < len; pos++)
 800b554:	2300      	movs	r3, #0
 800b556:	613b      	str	r3, [r7, #16]
 800b558:	e026      	b.n	800b5a8 <CRC16+0x64>
  {
    crc ^= (uint16_t)buf[pos];          // XOR byte into least sig. byte of crc
 800b55a:	693b      	ldr	r3, [r7, #16]
 800b55c:	687a      	ldr	r2, [r7, #4]
 800b55e:	4413      	add	r3, r2
 800b560:	781b      	ldrb	r3, [r3, #0]
 800b562:	461a      	mov	r2, r3
 800b564:	8afb      	ldrh	r3, [r7, #22]
 800b566:	4053      	eors	r3, r2
 800b568:	82fb      	strh	r3, [r7, #22]

    for (int i = 8; i != 0; i--) {    // Loop over each bit
 800b56a:	2308      	movs	r3, #8
 800b56c:	60fb      	str	r3, [r7, #12]
 800b56e:	e015      	b.n	800b59c <CRC16+0x58>
      if ((crc & 0x0001) != 0) {      // If the LSB is set
 800b570:	8afb      	ldrh	r3, [r7, #22]
 800b572:	f003 0301 	and.w	r3, r3, #1
 800b576:	2b00      	cmp	r3, #0
 800b578:	d00a      	beq.n	800b590 <CRC16+0x4c>
        crc >>= 1;                    // Shift right and XOR 0xA001
 800b57a:	8afb      	ldrh	r3, [r7, #22]
 800b57c:	085b      	lsrs	r3, r3, #1
 800b57e:	82fb      	strh	r3, [r7, #22]
        crc ^= 0xA001;
 800b580:	8afb      	ldrh	r3, [r7, #22]
 800b582:	f483 43bf 	eor.w	r3, r3, #24448	@ 0x5f80
 800b586:	f083 037e 	eor.w	r3, r3, #126	@ 0x7e
 800b58a:	43db      	mvns	r3, r3
 800b58c:	82fb      	strh	r3, [r7, #22]
 800b58e:	e002      	b.n	800b596 <CRC16+0x52>
      }
      else                            // Else LSB is not set
        crc >>= 1;                    // Just shift right
 800b590:	8afb      	ldrh	r3, [r7, #22]
 800b592:	085b      	lsrs	r3, r3, #1
 800b594:	82fb      	strh	r3, [r7, #22]
    for (int i = 8; i != 0; i--) {    // Loop over each bit
 800b596:	68fb      	ldr	r3, [r7, #12]
 800b598:	3b01      	subs	r3, #1
 800b59a:	60fb      	str	r3, [r7, #12]
 800b59c:	68fb      	ldr	r3, [r7, #12]
 800b59e:	2b00      	cmp	r3, #0
 800b5a0:	d1e6      	bne.n	800b570 <CRC16+0x2c>
  for (int pos = 0; pos < len; pos++)
 800b5a2:	693b      	ldr	r3, [r7, #16]
 800b5a4:	3301      	adds	r3, #1
 800b5a6:	613b      	str	r3, [r7, #16]
 800b5a8:	693b      	ldr	r3, [r7, #16]
 800b5aa:	683a      	ldr	r2, [r7, #0]
 800b5ac:	429a      	cmp	r2, r3
 800b5ae:	d8d4      	bhi.n	800b55a <CRC16+0x16>
    }
  }
  // Note, this number has low and high bytes swapped, so use it accordingly (or swap bytes)
  return crc;
 800b5b0:	8afb      	ldrh	r3, [r7, #22]
}
 800b5b2:	4618      	mov	r0, r3
 800b5b4:	371c      	adds	r7, #28
 800b5b6:	46bd      	mov	sp, r7
 800b5b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b5bc:	4770      	bx	lr
	...

0800b5c0 <FUN_Modbus_init>:
/****************************************************************************/
/*	Overview	:															*/
/*	Return value:	void													*/
/****************************************************************************/
void FUN_Modbus_init(void)
{
 800b5c0:	b580      	push	{r7, lr}
 800b5c2:	b082      	sub	sp, #8
 800b5c4:	af00      	add	r7, sp, #0
	Data_Register_flag = 1;
 800b5c6:	4b12      	ldr	r3, [pc, #72]	@ (800b610 <FUN_Modbus_init+0x50>)
 800b5c8:	2201      	movs	r2, #1
 800b5ca:	701a      	strb	r2, [r3, #0]
	uint8_t Len;
	Len=0x06;
 800b5cc:	2306      	movs	r3, #6
 800b5ce:	71fb      	strb	r3, [r7, #7]

	Test[0]= 0xFF;
 800b5d0:	4b10      	ldr	r3, [pc, #64]	@ (800b614 <FUN_Modbus_init+0x54>)
 800b5d2:	22ff      	movs	r2, #255	@ 0xff
 800b5d4:	701a      	strb	r2, [r3, #0]
	Test[1]= 0x03;
 800b5d6:	4b0f      	ldr	r3, [pc, #60]	@ (800b614 <FUN_Modbus_init+0x54>)
 800b5d8:	2203      	movs	r2, #3
 800b5da:	705a      	strb	r2, [r3, #1]
	Test[2]= 0x00;
 800b5dc:	4b0d      	ldr	r3, [pc, #52]	@ (800b614 <FUN_Modbus_init+0x54>)
 800b5de:	2200      	movs	r2, #0
 800b5e0:	709a      	strb	r2, [r3, #2]
	Test[3]= 0x06;
 800b5e2:	4b0c      	ldr	r3, [pc, #48]	@ (800b614 <FUN_Modbus_init+0x54>)
 800b5e4:	2206      	movs	r2, #6
 800b5e6:	70da      	strb	r2, [r3, #3]
	Test[4]= 0x00;
 800b5e8:	4b0a      	ldr	r3, [pc, #40]	@ (800b614 <FUN_Modbus_init+0x54>)
 800b5ea:	2200      	movs	r2, #0
 800b5ec:	711a      	strb	r2, [r3, #4]
	Test[5]= 0x01;
 800b5ee:	4b09      	ldr	r3, [pc, #36]	@ (800b614 <FUN_Modbus_init+0x54>)
 800b5f0:	2201      	movs	r2, #1
 800b5f2:	715a      	strb	r2, [r3, #5]

	crc16 =CRC16((uint8_t*)&Test, Len);
 800b5f4:	79fb      	ldrb	r3, [r7, #7]
 800b5f6:	4619      	mov	r1, r3
 800b5f8:	4806      	ldr	r0, [pc, #24]	@ (800b614 <FUN_Modbus_init+0x54>)
 800b5fa:	f7ff ffa3 	bl	800b544 <CRC16>
 800b5fe:	4603      	mov	r3, r0
 800b600:	461a      	mov	r2, r3
 800b602:	4b05      	ldr	r3, [pc, #20]	@ (800b618 <FUN_Modbus_init+0x58>)
 800b604:	801a      	strh	r2, [r3, #0]
}
 800b606:	bf00      	nop
 800b608:	3708      	adds	r7, #8
 800b60a:	46bd      	mov	sp, r7
 800b60c:	bd80      	pop	{r7, pc}
 800b60e:	bf00      	nop
 800b610:	200004d5 	.word	0x200004d5
 800b614:	200004e8 	.word	0x200004e8
 800b618:	2000001c 	.word	0x2000001c

0800b61c <FUN_Modbus_RxCallback_Flag>:
/****************************************************************************/
/*	Overview	:	Read Data												*/
/*	Return value:	void													*/
/****************************************************************************/
void FUN_Modbus_RxCallback_Flag(void)
{
 800b61c:	b480      	push	{r7}
 800b61e:	af00      	add	r7, sp, #0
	RS485Rx.ff_cTemp_warring_R = ((int16_t)(ui.temp_warring * 100));
 800b620:	4b43      	ldr	r3, [pc, #268]	@ (800b730 <FUN_Modbus_RxCallback_Flag+0x114>)
 800b622:	edd3 7a07 	vldr	s15, [r3, #28]
 800b626:	ed9f 7a43 	vldr	s14, [pc, #268]	@ 800b734 <FUN_Modbus_RxCallback_Flag+0x118>
 800b62a:	ee67 7a87 	vmul.f32	s15, s15, s14
 800b62e:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 800b632:	ee17 3a90 	vmov	r3, s15
 800b636:	b21a      	sxth	r2, r3
 800b638:	4b3f      	ldr	r3, [pc, #252]	@ (800b738 <FUN_Modbus_RxCallback_Flag+0x11c>)
 800b63a:	815a      	strh	r2, [r3, #10]
	RS485Rx.ff_cTemp_alarm_R = ((int16_t)(ui.temp_alarm * 100));
 800b63c:	4b3c      	ldr	r3, [pc, #240]	@ (800b730 <FUN_Modbus_RxCallback_Flag+0x114>)
 800b63e:	edd3 7a08 	vldr	s15, [r3, #32]
 800b642:	ed9f 7a3c 	vldr	s14, [pc, #240]	@ 800b734 <FUN_Modbus_RxCallback_Flag+0x118>
 800b646:	ee67 7a87 	vmul.f32	s15, s15, s14
 800b64a:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 800b64e:	ee17 3a90 	vmov	r3, s15
 800b652:	b21a      	sxth	r2, r3
 800b654:	4b38      	ldr	r3, [pc, #224]	@ (800b738 <FUN_Modbus_RxCallback_Flag+0x11c>)
 800b656:	811a      	strh	r2, [r3, #8]
	RS485Rx.Warring_Deviation_R = ((uint16_t)(ui.Warring_Deviation * 100));
 800b658:	4b35      	ldr	r3, [pc, #212]	@ (800b730 <FUN_Modbus_RxCallback_Flag+0x114>)
 800b65a:	edd3 7a0a 	vldr	s15, [r3, #40]	@ 0x28
 800b65e:	ed9f 7a35 	vldr	s14, [pc, #212]	@ 800b734 <FUN_Modbus_RxCallback_Flag+0x118>
 800b662:	ee67 7a87 	vmul.f32	s15, s15, s14
 800b666:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800b66a:	ee17 3a90 	vmov	r3, s15
 800b66e:	b29a      	uxth	r2, r3
 800b670:	4b31      	ldr	r3, [pc, #196]	@ (800b738 <FUN_Modbus_RxCallback_Flag+0x11c>)
 800b672:	865a      	strh	r2, [r3, #50]	@ 0x32
	RS485Rx.TEnable_bit_R = ui.temp_alarm_enable;
 800b674:	4b2e      	ldr	r3, [pc, #184]	@ (800b730 <FUN_Modbus_RxCallback_Flag+0x114>)
 800b676:	7d9a      	ldrb	r2, [r3, #22]
 800b678:	4b2f      	ldr	r3, [pc, #188]	@ (800b738 <FUN_Modbus_RxCallback_Flag+0x11c>)
 800b67a:	775a      	strb	r2, [r3, #29]
	RS485Rx.Temp_Warring_Keep_R = ui.temp_warring_maintain_bit;
 800b67c:	4b2c      	ldr	r3, [pc, #176]	@ (800b730 <FUN_Modbus_RxCallback_Flag+0x114>)
 800b67e:	7e5a      	ldrb	r2, [r3, #25]
 800b680:	4b2d      	ldr	r3, [pc, #180]	@ (800b738 <FUN_Modbus_RxCallback_Flag+0x11c>)
 800b682:	f883 202c 	strb.w	r2, [r3, #44]	@ 0x2c
	RS485Rx.Temp_Alram_keep_R = ui.temp_alarm_maintain_bit;
 800b686:	4b2a      	ldr	r3, [pc, #168]	@ (800b730 <FUN_Modbus_RxCallback_Flag+0x114>)
 800b688:	7e9a      	ldrb	r2, [r3, #26]
 800b68a:	4b2b      	ldr	r3, [pc, #172]	@ (800b738 <FUN_Modbus_RxCallback_Flag+0x11c>)
 800b68c:	f883 202d 	strb.w	r2, [r3, #45]	@ 0x2d

	Data_Register[0] = (uint8_t)(RS485Rx.ff_cTemp_warring_R >> 8);
 800b690:	4b29      	ldr	r3, [pc, #164]	@ (800b738 <FUN_Modbus_RxCallback_Flag+0x11c>)
 800b692:	f9b3 300a 	ldrsh.w	r3, [r3, #10]
 800b696:	121b      	asrs	r3, r3, #8
 800b698:	b21b      	sxth	r3, r3
 800b69a:	b2da      	uxtb	r2, r3
 800b69c:	4b27      	ldr	r3, [pc, #156]	@ (800b73c <FUN_Modbus_RxCallback_Flag+0x120>)
 800b69e:	701a      	strb	r2, [r3, #0]
	Data_Register[1] = (uint8_t)(RS485Rx.ff_cTemp_warring_R  & 0xFF);
 800b6a0:	4b25      	ldr	r3, [pc, #148]	@ (800b738 <FUN_Modbus_RxCallback_Flag+0x11c>)
 800b6a2:	f9b3 300a 	ldrsh.w	r3, [r3, #10]
 800b6a6:	b2da      	uxtb	r2, r3
 800b6a8:	4b24      	ldr	r3, [pc, #144]	@ (800b73c <FUN_Modbus_RxCallback_Flag+0x120>)
 800b6aa:	705a      	strb	r2, [r3, #1]
	Data_Register[2] = (uint8_t)(RS485Rx.ff_cTemp_alarm_R >> 8);
 800b6ac:	4b22      	ldr	r3, [pc, #136]	@ (800b738 <FUN_Modbus_RxCallback_Flag+0x11c>)
 800b6ae:	f9b3 3008 	ldrsh.w	r3, [r3, #8]
 800b6b2:	121b      	asrs	r3, r3, #8
 800b6b4:	b21b      	sxth	r3, r3
 800b6b6:	b2da      	uxtb	r2, r3
 800b6b8:	4b20      	ldr	r3, [pc, #128]	@ (800b73c <FUN_Modbus_RxCallback_Flag+0x120>)
 800b6ba:	709a      	strb	r2, [r3, #2]
	Data_Register[3] = (uint8_t)(RS485Rx.ff_cTemp_alarm_R  & 0xFF);
 800b6bc:	4b1e      	ldr	r3, [pc, #120]	@ (800b738 <FUN_Modbus_RxCallback_Flag+0x11c>)
 800b6be:	f9b3 3008 	ldrsh.w	r3, [r3, #8]
 800b6c2:	b2da      	uxtb	r2, r3
 800b6c4:	4b1d      	ldr	r3, [pc, #116]	@ (800b73c <FUN_Modbus_RxCallback_Flag+0x120>)
 800b6c6:	70da      	strb	r2, [r3, #3]
	Data_Register[4] = (uint8_t)(RS485Rx.Warring_Deviation_R >> 8);
 800b6c8:	4b1b      	ldr	r3, [pc, #108]	@ (800b738 <FUN_Modbus_RxCallback_Flag+0x11c>)
 800b6ca:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 800b6cc:	0a1b      	lsrs	r3, r3, #8
 800b6ce:	b29b      	uxth	r3, r3
 800b6d0:	b2da      	uxtb	r2, r3
 800b6d2:	4b1a      	ldr	r3, [pc, #104]	@ (800b73c <FUN_Modbus_RxCallback_Flag+0x120>)
 800b6d4:	711a      	strb	r2, [r3, #4]
	Data_Register[5] = (uint8_t)(RS485Rx.Warring_Deviation_R  & 0xFF);
 800b6d6:	4b18      	ldr	r3, [pc, #96]	@ (800b738 <FUN_Modbus_RxCallback_Flag+0x11c>)
 800b6d8:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 800b6da:	b2da      	uxtb	r2, r3
 800b6dc:	4b17      	ldr	r3, [pc, #92]	@ (800b73c <FUN_Modbus_RxCallback_Flag+0x120>)
 800b6de:	715a      	strb	r2, [r3, #5]
	Data_Register[6] = (uint8_t)(RS485Rx.TEnable_bit_R >> 8);
 800b6e0:	4b15      	ldr	r3, [pc, #84]	@ (800b738 <FUN_Modbus_RxCallback_Flag+0x11c>)
 800b6e2:	7f5b      	ldrb	r3, [r3, #29]
 800b6e4:	121b      	asrs	r3, r3, #8
 800b6e6:	b2da      	uxtb	r2, r3
 800b6e8:	4b14      	ldr	r3, [pc, #80]	@ (800b73c <FUN_Modbus_RxCallback_Flag+0x120>)
 800b6ea:	719a      	strb	r2, [r3, #6]
	Data_Register[7] = (uint8_t)(RS485Rx.TEnable_bit_R  & 0xFF);
 800b6ec:	4b12      	ldr	r3, [pc, #72]	@ (800b738 <FUN_Modbus_RxCallback_Flag+0x11c>)
 800b6ee:	7f5a      	ldrb	r2, [r3, #29]
 800b6f0:	4b12      	ldr	r3, [pc, #72]	@ (800b73c <FUN_Modbus_RxCallback_Flag+0x120>)
 800b6f2:	71da      	strb	r2, [r3, #7]
	Data_Register[8] = (uint8_t)(RS485Rx.Temp_Warring_Keep_R >> 8);
 800b6f4:	4b10      	ldr	r3, [pc, #64]	@ (800b738 <FUN_Modbus_RxCallback_Flag+0x11c>)
 800b6f6:	f893 302c 	ldrb.w	r3, [r3, #44]	@ 0x2c
 800b6fa:	121b      	asrs	r3, r3, #8
 800b6fc:	b2da      	uxtb	r2, r3
 800b6fe:	4b0f      	ldr	r3, [pc, #60]	@ (800b73c <FUN_Modbus_RxCallback_Flag+0x120>)
 800b700:	721a      	strb	r2, [r3, #8]
	Data_Register[9] = (uint8_t)(RS485Rx.Temp_Warring_Keep_R  & 0xFF);
 800b702:	4b0d      	ldr	r3, [pc, #52]	@ (800b738 <FUN_Modbus_RxCallback_Flag+0x11c>)
 800b704:	f893 202c 	ldrb.w	r2, [r3, #44]	@ 0x2c
 800b708:	4b0c      	ldr	r3, [pc, #48]	@ (800b73c <FUN_Modbus_RxCallback_Flag+0x120>)
 800b70a:	725a      	strb	r2, [r3, #9]
	Data_Register[10] = (uint8_t)(RS485Rx.Temp_Alram_keep_R >> 8);
 800b70c:	4b0a      	ldr	r3, [pc, #40]	@ (800b738 <FUN_Modbus_RxCallback_Flag+0x11c>)
 800b70e:	f893 302d 	ldrb.w	r3, [r3, #45]	@ 0x2d
 800b712:	121b      	asrs	r3, r3, #8
 800b714:	b2da      	uxtb	r2, r3
 800b716:	4b09      	ldr	r3, [pc, #36]	@ (800b73c <FUN_Modbus_RxCallback_Flag+0x120>)
 800b718:	729a      	strb	r2, [r3, #10]
	Data_Register[11] = (uint8_t)(RS485Rx.Temp_Alram_keep_R  & 0xFF);
 800b71a:	4b07      	ldr	r3, [pc, #28]	@ (800b738 <FUN_Modbus_RxCallback_Flag+0x11c>)
 800b71c:	f893 202d 	ldrb.w	r2, [r3, #45]	@ 0x2d
 800b720:	4b06      	ldr	r3, [pc, #24]	@ (800b73c <FUN_Modbus_RxCallback_Flag+0x120>)
 800b722:	72da      	strb	r2, [r3, #11]
}
 800b724:	bf00      	nop
 800b726:	46bd      	mov	sp, r7
 800b728:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b72c:	4770      	bx	lr
 800b72e:	bf00      	nop
 800b730:	200004f0 	.word	0x200004f0
 800b734:	42c80000 	.word	0x42c80000
 800b738:	20000574 	.word	0x20000574
 800b73c:	200004d8 	.word	0x200004d8

0800b740 <FUN_Modbus_Write_save>:
void FUN_Modbus_Write_save(void)
{
 800b740:	b480      	push	{r7}
 800b742:	af00      	add	r7, sp, #0
	//��� �µ� ����
	ui.temp_warring_hex   = ((int16_t)Data_Register[0] << 8);
 800b744:	4b3a      	ldr	r3, [pc, #232]	@ (800b830 <FUN_Modbus_Write_save+0xf0>)
 800b746:	781b      	ldrb	r3, [r3, #0]
 800b748:	021b      	lsls	r3, r3, #8
 800b74a:	b29a      	uxth	r2, r3
 800b74c:	4b39      	ldr	r3, [pc, #228]	@ (800b834 <FUN_Modbus_Write_save+0xf4>)
 800b74e:	849a      	strh	r2, [r3, #36]	@ 0x24
	ui.temp_warring_hex   |= ((int16_t)Data_Register[1] & 0xFF);
 800b750:	4b38      	ldr	r3, [pc, #224]	@ (800b834 <FUN_Modbus_Write_save+0xf4>)
 800b752:	8c9b      	ldrh	r3, [r3, #36]	@ 0x24
 800b754:	4a36      	ldr	r2, [pc, #216]	@ (800b830 <FUN_Modbus_Write_save+0xf0>)
 800b756:	7852      	ldrb	r2, [r2, #1]
 800b758:	4313      	orrs	r3, r2
 800b75a:	b29a      	uxth	r2, r3
 800b75c:	4b35      	ldr	r3, [pc, #212]	@ (800b834 <FUN_Modbus_Write_save+0xf4>)
 800b75e:	849a      	strh	r2, [r3, #36]	@ 0x24
	//�˶� �µ� ����
	ui.temp_alarm_hex   	 = ((int16_t)Data_Register[2] << 8);
 800b760:	4b33      	ldr	r3, [pc, #204]	@ (800b830 <FUN_Modbus_Write_save+0xf0>)
 800b762:	789b      	ldrb	r3, [r3, #2]
 800b764:	021b      	lsls	r3, r3, #8
 800b766:	b29a      	uxth	r2, r3
 800b768:	4b32      	ldr	r3, [pc, #200]	@ (800b834 <FUN_Modbus_Write_save+0xf4>)
 800b76a:	84da      	strh	r2, [r3, #38]	@ 0x26
	ui.temp_alarm_hex  	 |= ((int16_t)Data_Register[3] & 0xFF);
 800b76c:	4b31      	ldr	r3, [pc, #196]	@ (800b834 <FUN_Modbus_Write_save+0xf4>)
 800b76e:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 800b770:	4a2f      	ldr	r2, [pc, #188]	@ (800b830 <FUN_Modbus_Write_save+0xf0>)
 800b772:	78d2      	ldrb	r2, [r2, #3]
 800b774:	4313      	orrs	r3, r2
 800b776:	b29a      	uxth	r2, r3
 800b778:	4b2e      	ldr	r3, [pc, #184]	@ (800b834 <FUN_Modbus_Write_save+0xf4>)
 800b77a:	84da      	strh	r2, [r3, #38]	@ 0x26
	//���µ� ���� ����
	//�µ� ���/�˶� En/Dis
	ui.temp_alarm_enable  		 = Data_Register[7];
 800b77c:	4b2c      	ldr	r3, [pc, #176]	@ (800b830 <FUN_Modbus_Write_save+0xf0>)
 800b77e:	79da      	ldrb	r2, [r3, #7]
 800b780:	4b2c      	ldr	r3, [pc, #176]	@ (800b834 <FUN_Modbus_Write_save+0xf4>)
 800b782:	759a      	strb	r2, [r3, #22]
	//�µ� ��� ���� En/Dis`
	ui.temp_warring_maintain_bit 	 = Data_Register[9];
 800b784:	4b2a      	ldr	r3, [pc, #168]	@ (800b830 <FUN_Modbus_Write_save+0xf0>)
 800b786:	7a5a      	ldrb	r2, [r3, #9]
 800b788:	4b2a      	ldr	r3, [pc, #168]	@ (800b834 <FUN_Modbus_Write_save+0xf4>)
 800b78a:	765a      	strb	r2, [r3, #25]
	//�µ� �˶� ���� En/Dis
	ui.temp_alarm_maintain_bit 	 = Data_Register[11];
 800b78c:	4b28      	ldr	r3, [pc, #160]	@ (800b830 <FUN_Modbus_Write_save+0xf0>)
 800b78e:	7ada      	ldrb	r2, [r3, #11]
 800b790:	4b28      	ldr	r3, [pc, #160]	@ (800b834 <FUN_Modbus_Write_save+0xf4>)
 800b792:	769a      	strb	r2, [r3, #26]

	// �µ��� ��� ���� Update
	ui.temp_warring    = (float)(ui.temp_warring_hex) / 100;  // 만약 Modbus로부터 받은 값이 2500이라면, 실제 값 = 25.00
 800b794:	4b27      	ldr	r3, [pc, #156]	@ (800b834 <FUN_Modbus_Write_save+0xf4>)
 800b796:	8c9b      	ldrh	r3, [r3, #36]	@ 0x24
 800b798:	ee07 3a90 	vmov	s15, r3
 800b79c:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 800b7a0:	eddf 6a25 	vldr	s13, [pc, #148]	@ 800b838 <FUN_Modbus_Write_save+0xf8>
 800b7a4:	eec7 7a26 	vdiv.f32	s15, s14, s13
 800b7a8:	4b22      	ldr	r3, [pc, #136]	@ (800b834 <FUN_Modbus_Write_save+0xf4>)
 800b7aa:	edc3 7a07 	vstr	s15, [r3, #28]
	// �µ��� �˶� ���� Update
	ui.temp_alarm      = (float)(ui.temp_alarm_hex) / 100;
 800b7ae:	4b21      	ldr	r3, [pc, #132]	@ (800b834 <FUN_Modbus_Write_save+0xf4>)
 800b7b0:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 800b7b2:	ee07 3a90 	vmov	s15, r3
 800b7b6:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 800b7ba:	eddf 6a1f 	vldr	s13, [pc, #124]	@ 800b838 <FUN_Modbus_Write_save+0xf8>
 800b7be:	eec7 7a26 	vdiv.f32	s15, s14, s13
 800b7c2:	4b1c      	ldr	r3, [pc, #112]	@ (800b834 <FUN_Modbus_Write_save+0xf4>)
 800b7c4:	edc3 7a08 	vstr	s15, [r3, #32]
	// �µ� ��� ���� �� Update
	//ui.Warring_Deviation     = (float)(RS485Rx.Warring_Deviation) / 100;

	if((RS485Rx.ff_cTemp_warring_R != ui.temp_warring_hex) || (RS485Rx.ff_cTemp_alarm_R != ui.temp_alarm_hex) || (RS485Rx.Warring_Deviation_R != RS485Rx.Warring_Deviation)
 800b7c8:	4b1c      	ldr	r3, [pc, #112]	@ (800b83c <FUN_Modbus_Write_save+0xfc>)
 800b7ca:	f9b3 300a 	ldrsh.w	r3, [r3, #10]
 800b7ce:	461a      	mov	r2, r3
 800b7d0:	4b18      	ldr	r3, [pc, #96]	@ (800b834 <FUN_Modbus_Write_save+0xf4>)
 800b7d2:	8c9b      	ldrh	r3, [r3, #36]	@ 0x24
 800b7d4:	429a      	cmp	r2, r3
 800b7d6:	d123      	bne.n	800b820 <FUN_Modbus_Write_save+0xe0>
 800b7d8:	4b18      	ldr	r3, [pc, #96]	@ (800b83c <FUN_Modbus_Write_save+0xfc>)
 800b7da:	f9b3 3008 	ldrsh.w	r3, [r3, #8]
 800b7de:	461a      	mov	r2, r3
 800b7e0:	4b14      	ldr	r3, [pc, #80]	@ (800b834 <FUN_Modbus_Write_save+0xf4>)
 800b7e2:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 800b7e4:	429a      	cmp	r2, r3
 800b7e6:	d11b      	bne.n	800b820 <FUN_Modbus_Write_save+0xe0>
 800b7e8:	4b14      	ldr	r3, [pc, #80]	@ (800b83c <FUN_Modbus_Write_save+0xfc>)
 800b7ea:	8e5a      	ldrh	r2, [r3, #50]	@ 0x32
 800b7ec:	4b13      	ldr	r3, [pc, #76]	@ (800b83c <FUN_Modbus_Write_save+0xfc>)
 800b7ee:	8e1b      	ldrh	r3, [r3, #48]	@ 0x30
 800b7f0:	429a      	cmp	r2, r3
 800b7f2:	d115      	bne.n	800b820 <FUN_Modbus_Write_save+0xe0>
			|| (RS485Rx.TEnable_bit_R != RS485Rx.TEnable_bit) || (RS485Rx.Temp_Warring_Keep_R != RS485Rx.Temp_Warring_Keep) || (RS485Rx.Temp_Alram_keep_R != RS485Rx.Temp_Alram_keep))
 800b7f4:	4b11      	ldr	r3, [pc, #68]	@ (800b83c <FUN_Modbus_Write_save+0xfc>)
 800b7f6:	7f5a      	ldrb	r2, [r3, #29]
 800b7f8:	4b10      	ldr	r3, [pc, #64]	@ (800b83c <FUN_Modbus_Write_save+0xfc>)
 800b7fa:	7f1b      	ldrb	r3, [r3, #28]
 800b7fc:	429a      	cmp	r2, r3
 800b7fe:	d10f      	bne.n	800b820 <FUN_Modbus_Write_save+0xe0>
 800b800:	4b0e      	ldr	r3, [pc, #56]	@ (800b83c <FUN_Modbus_Write_save+0xfc>)
 800b802:	f893 202c 	ldrb.w	r2, [r3, #44]	@ 0x2c
 800b806:	4b0d      	ldr	r3, [pc, #52]	@ (800b83c <FUN_Modbus_Write_save+0xfc>)
 800b808:	f893 302a 	ldrb.w	r3, [r3, #42]	@ 0x2a
 800b80c:	429a      	cmp	r2, r3
 800b80e:	d107      	bne.n	800b820 <FUN_Modbus_Write_save+0xe0>
 800b810:	4b0a      	ldr	r3, [pc, #40]	@ (800b83c <FUN_Modbus_Write_save+0xfc>)
 800b812:	f893 202d 	ldrb.w	r2, [r3, #45]	@ 0x2d
 800b816:	4b09      	ldr	r3, [pc, #36]	@ (800b83c <FUN_Modbus_Write_save+0xfc>)
 800b818:	f893 302b 	ldrb.w	r3, [r3, #43]	@ 0x2b
 800b81c:	429a      	cmp	r2, r3
 800b81e:	d002      	beq.n	800b826 <FUN_Modbus_Write_save+0xe6>
	{
		// EEPROM ����
		EEPROM.SaveData_Flag = 1;
 800b820:	4b07      	ldr	r3, [pc, #28]	@ (800b840 <FUN_Modbus_Write_save+0x100>)
 800b822:	2201      	movs	r2, #1
 800b824:	701a      	strb	r2, [r3, #0]
	}

}
 800b826:	bf00      	nop
 800b828:	46bd      	mov	sp, r7
 800b82a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b82e:	4770      	bx	lr
 800b830:	200004d8 	.word	0x200004d8
 800b834:	200004f0 	.word	0x200004f0
 800b838:	42c80000 	.word	0x42c80000
 800b83c:	20000574 	.word	0x20000574
 800b840:	20000298 	.word	0x20000298

0800b844 <FUN_Modbus_RxCallback_ERROR>:
/****************************************************************************/
/*	Overview	:	Read Data												*/
/*	Return value:	void													*/
/****************************************************************************/
void FUN_Modbus_RxCallback_ERROR(uint8_t Fun, uint8_t Ex_Code)
{
 800b844:	b580      	push	{r7, lr}
 800b846:	b082      	sub	sp, #8
 800b848:	af00      	add	r7, sp, #0
 800b84a:	4603      	mov	r3, r0
 800b84c:	460a      	mov	r2, r1
 800b84e:	71fb      	strb	r3, [r7, #7]
 800b850:	4613      	mov	r3, r2
 800b852:	71bb      	strb	r3, [r7, #6]
	Read_Data_Tx[0] = HsdID;
 800b854:	4b18      	ldr	r3, [pc, #96]	@ (800b8b8 <FUN_Modbus_RxCallback_ERROR+0x74>)
 800b856:	881b      	ldrh	r3, [r3, #0]
 800b858:	b2da      	uxtb	r2, r3
 800b85a:	4b18      	ldr	r3, [pc, #96]	@ (800b8bc <FUN_Modbus_RxCallback_ERROR+0x78>)
 800b85c:	701a      	strb	r2, [r3, #0]
	Read_Data_Tx[1] = Fun + 0x80;
 800b85e:	79fb      	ldrb	r3, [r7, #7]
 800b860:	3b80      	subs	r3, #128	@ 0x80
 800b862:	b2da      	uxtb	r2, r3
 800b864:	4b15      	ldr	r3, [pc, #84]	@ (800b8bc <FUN_Modbus_RxCallback_ERROR+0x78>)
 800b866:	705a      	strb	r2, [r3, #1]

	Read_Data_Tx[2] = Ex_Code;
 800b868:	4a14      	ldr	r2, [pc, #80]	@ (800b8bc <FUN_Modbus_RxCallback_ERROR+0x78>)
 800b86a:	79bb      	ldrb	r3, [r7, #6]
 800b86c:	7093      	strb	r3, [r2, #2]

	//CRC
	crc16 =CRC16((uint8_t*)&Read_Data_Tx, 3);
 800b86e:	2103      	movs	r1, #3
 800b870:	4812      	ldr	r0, [pc, #72]	@ (800b8bc <FUN_Modbus_RxCallback_ERROR+0x78>)
 800b872:	f7ff fe67 	bl	800b544 <CRC16>
 800b876:	4603      	mov	r3, r0
 800b878:	461a      	mov	r2, r3
 800b87a:	4b11      	ldr	r3, [pc, #68]	@ (800b8c0 <FUN_Modbus_RxCallback_ERROR+0x7c>)
 800b87c:	801a      	strh	r2, [r3, #0]

	Read_Data_Tx[4] = (uint8_t)(crc16 >> 8);
 800b87e:	4b10      	ldr	r3, [pc, #64]	@ (800b8c0 <FUN_Modbus_RxCallback_ERROR+0x7c>)
 800b880:	881b      	ldrh	r3, [r3, #0]
 800b882:	0a1b      	lsrs	r3, r3, #8
 800b884:	b29b      	uxth	r3, r3
 800b886:	b2da      	uxtb	r2, r3
 800b888:	4b0c      	ldr	r3, [pc, #48]	@ (800b8bc <FUN_Modbus_RxCallback_ERROR+0x78>)
 800b88a:	711a      	strb	r2, [r3, #4]
	Read_Data_Tx[3] = (uint8_t)(crc16 & 0xFF);
 800b88c:	4b0c      	ldr	r3, [pc, #48]	@ (800b8c0 <FUN_Modbus_RxCallback_ERROR+0x7c>)
 800b88e:	881b      	ldrh	r3, [r3, #0]
 800b890:	b2da      	uxtb	r2, r3
 800b892:	4b0a      	ldr	r3, [pc, #40]	@ (800b8bc <FUN_Modbus_RxCallback_ERROR+0x78>)
 800b894:	70da      	strb	r2, [r3, #3]

	RS48501_TxPos++;
 800b896:	4b0b      	ldr	r3, [pc, #44]	@ (800b8c4 <FUN_Modbus_RxCallback_ERROR+0x80>)
 800b898:	781b      	ldrb	r3, [r3, #0]
 800b89a:	3301      	adds	r3, #1
 800b89c:	b2da      	uxtb	r2, r3
 800b89e:	4b09      	ldr	r3, [pc, #36]	@ (800b8c4 <FUN_Modbus_RxCallback_ERROR+0x80>)
 800b8a0:	701a      	strb	r2, [r3, #0]
	if(RS48501_TxPos >= 20)	RS48501_TxPos = 0;
 800b8a2:	4b08      	ldr	r3, [pc, #32]	@ (800b8c4 <FUN_Modbus_RxCallback_ERROR+0x80>)
 800b8a4:	781b      	ldrb	r3, [r3, #0]
 800b8a6:	2b13      	cmp	r3, #19
 800b8a8:	d902      	bls.n	800b8b0 <FUN_Modbus_RxCallback_ERROR+0x6c>
 800b8aa:	4b06      	ldr	r3, [pc, #24]	@ (800b8c4 <FUN_Modbus_RxCallback_ERROR+0x80>)
 800b8ac:	2200      	movs	r2, #0
 800b8ae:	701a      	strb	r2, [r3, #0]

}
 800b8b0:	bf00      	nop
 800b8b2:	3708      	adds	r7, #8
 800b8b4:	46bd      	mov	sp, r7
 800b8b6:	bd80      	pop	{r7, pc}
 800b8b8:	20000572 	.word	0x20000572
 800b8bc:	200004b0 	.word	0x200004b0
 800b8c0:	2000001c 	.word	0x2000001c
 800b8c4:	20000524 	.word	0x20000524

0800b8c8 <FUN_Modbus_RxCallback_ReadWriteData>:
/****************************************************************************/
/*	Overview	:	ReadWirte Data												*/
/*	Return value:	void													*/
/****************************************************************************/
void FUN_Modbus_RxCallback_ReadWriteData(uint8_t Addrs, uint8_t Lenth, uint8_t Fun)
{
 800b8c8:	b580      	push	{r7, lr}
 800b8ca:	b088      	sub	sp, #32
 800b8cc:	af00      	add	r7, sp, #0
 800b8ce:	4603      	mov	r3, r0
 800b8d0:	71fb      	strb	r3, [r7, #7]
 800b8d2:	460b      	mov	r3, r1
 800b8d4:	71bb      	strb	r3, [r7, #6]
 800b8d6:	4613      	mov	r3, r2
 800b8d8:	717b      	strb	r3, [r7, #5]
	uint8_t Modbus_ReadWirte[16];
	int16_t intTmp;
	uint8_t ii = 0, jj = 0;
 800b8da:	2300      	movs	r3, #0
 800b8dc:	77fb      	strb	r3, [r7, #31]
 800b8de:	2300      	movs	r3, #0
 800b8e0:	77bb      	strb	r3, [r7, #30]
	uint16_t crc16, Addrs_cnt;

	// �µ����/�˶� ���ذ�, ���� ���ذ�
	RS485Rx.ff_cTemp_warring_R = ((int16_t)(ui.temp_warring * 100));
 800b8e2:	4b5d      	ldr	r3, [pc, #372]	@ (800ba58 <FUN_Modbus_RxCallback_ReadWriteData+0x190>)
 800b8e4:	edd3 7a07 	vldr	s15, [r3, #28]
 800b8e8:	ed9f 7a5c 	vldr	s14, [pc, #368]	@ 800ba5c <FUN_Modbus_RxCallback_ReadWriteData+0x194>
 800b8ec:	ee67 7a87 	vmul.f32	s15, s15, s14
 800b8f0:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 800b8f4:	ee17 3a90 	vmov	r3, s15
 800b8f8:	b21a      	sxth	r2, r3
 800b8fa:	4b59      	ldr	r3, [pc, #356]	@ (800ba60 <FUN_Modbus_RxCallback_ReadWriteData+0x198>)
 800b8fc:	815a      	strh	r2, [r3, #10]
	RS485Rx.ff_cTemp_alarm_R = ((int16_t)(ui.temp_alarm * 100));
 800b8fe:	4b56      	ldr	r3, [pc, #344]	@ (800ba58 <FUN_Modbus_RxCallback_ReadWriteData+0x190>)
 800b900:	edd3 7a08 	vldr	s15, [r3, #32]
 800b904:	ed9f 7a55 	vldr	s14, [pc, #340]	@ 800ba5c <FUN_Modbus_RxCallback_ReadWriteData+0x194>
 800b908:	ee67 7a87 	vmul.f32	s15, s15, s14
 800b90c:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 800b910:	ee17 3a90 	vmov	r3, s15
 800b914:	b21a      	sxth	r2, r3
 800b916:	4b52      	ldr	r3, [pc, #328]	@ (800ba60 <FUN_Modbus_RxCallback_ReadWriteData+0x198>)
 800b918:	811a      	strh	r2, [r3, #8]

	Addrs_cnt = Addrs - 0x10;
 800b91a:	79fb      	ldrb	r3, [r7, #7]
 800b91c:	b29b      	uxth	r3, r3
 800b91e:	3b10      	subs	r3, #16
 800b920:	83bb      	strh	r3, [r7, #28]

	//Temperature_Value
	//�µ� ��� ����(�Ҽ��� ù°�ڸ������� �۽�, ��°�ڸ��� ����)
	intTmp = (RS485Rx.ff_cTemp_warring_R / 10) * 10;
 800b922:	4b4f      	ldr	r3, [pc, #316]	@ (800ba60 <FUN_Modbus_RxCallback_ReadWriteData+0x198>)
 800b924:	f9b3 300a 	ldrsh.w	r3, [r3, #10]
 800b928:	4a4e      	ldr	r2, [pc, #312]	@ (800ba64 <FUN_Modbus_RxCallback_ReadWriteData+0x19c>)
 800b92a:	fb82 1203 	smull	r1, r2, r2, r3
 800b92e:	1092      	asrs	r2, r2, #2
 800b930:	17db      	asrs	r3, r3, #31
 800b932:	1ad3      	subs	r3, r2, r3
 800b934:	b21b      	sxth	r3, r3
 800b936:	b29b      	uxth	r3, r3
 800b938:	461a      	mov	r2, r3
 800b93a:	0092      	lsls	r2, r2, #2
 800b93c:	4413      	add	r3, r2
 800b93e:	005b      	lsls	r3, r3, #1
 800b940:	b29b      	uxth	r3, r3
 800b942:	837b      	strh	r3, [r7, #26]
	Modbus_ReadWirte[0] = (uint8_t)(intTmp >> 8);
 800b944:	f9b7 301a 	ldrsh.w	r3, [r7, #26]
 800b948:	121b      	asrs	r3, r3, #8
 800b94a:	b21b      	sxth	r3, r3
 800b94c:	b2db      	uxtb	r3, r3
 800b94e:	723b      	strb	r3, [r7, #8]
	Modbus_ReadWirte[1] = (uint8_t)(intTmp & 0xFF);
 800b950:	8b7b      	ldrh	r3, [r7, #26]
 800b952:	b2db      	uxtb	r3, r3
 800b954:	727b      	strb	r3, [r7, #9]

	//Humidity_value
	//�µ� �˶� ����(�Ҽ��� ù°�ڸ������� �۽�, ��°�ڸ��� ����)
	intTmp = (RS485Rx.ff_cTemp_alarm_R / 10) * 10;
 800b956:	4b42      	ldr	r3, [pc, #264]	@ (800ba60 <FUN_Modbus_RxCallback_ReadWriteData+0x198>)
 800b958:	f9b3 3008 	ldrsh.w	r3, [r3, #8]
 800b95c:	4a41      	ldr	r2, [pc, #260]	@ (800ba64 <FUN_Modbus_RxCallback_ReadWriteData+0x19c>)
 800b95e:	fb82 1203 	smull	r1, r2, r2, r3
 800b962:	1092      	asrs	r2, r2, #2
 800b964:	17db      	asrs	r3, r3, #31
 800b966:	1ad3      	subs	r3, r2, r3
 800b968:	b21b      	sxth	r3, r3
 800b96a:	b29b      	uxth	r3, r3
 800b96c:	461a      	mov	r2, r3
 800b96e:	0092      	lsls	r2, r2, #2
 800b970:	4413      	add	r3, r2
 800b972:	005b      	lsls	r3, r3, #1
 800b974:	b29b      	uxth	r3, r3
 800b976:	837b      	strh	r3, [r7, #26]
	Modbus_ReadWirte[2] = (uint8_t)(intTmp >> 8);
 800b978:	f9b7 301a 	ldrsh.w	r3, [r7, #26]
 800b97c:	121b      	asrs	r3, r3, #8
 800b97e:	b21b      	sxth	r3, r3
 800b980:	b2db      	uxtb	r3, r3
 800b982:	72bb      	strb	r3, [r7, #10]
	Modbus_ReadWirte[3] = (uint8_t)(intTmp & 0xFF);
 800b984:	8b7b      	ldrh	r3, [r7, #26]
 800b986:	b2db      	uxtb	r3, r3
 800b988:	72fb      	strb	r3, [r7, #11]

	//Reserve
	//�µ� ��� ���� ��(�Ҽ��� ù°�ڸ������� �۽�, ��°�ڸ��� ����)
	Modbus_ReadWirte[4] = 0x00;
 800b98a:	2300      	movs	r3, #0
 800b98c:	733b      	strb	r3, [r7, #12]
	Modbus_ReadWirte[5] = 0x00;
 800b98e:	2300      	movs	r3, #0
 800b990:	737b      	strb	r3, [r7, #13]

	//Temp Enable/Disable
	//�µ� enable/disable
	Modbus_ReadWirte[6] = 0x00;
 800b992:	2300      	movs	r3, #0
 800b994:	73bb      	strb	r3, [r7, #14]
	Modbus_ReadWirte[7] = ui.temp_alarm_enable;
 800b996:	4b30      	ldr	r3, [pc, #192]	@ (800ba58 <FUN_Modbus_RxCallback_ReadWriteData+0x190>)
 800b998:	7d9b      	ldrb	r3, [r3, #22]
 800b99a:	73fb      	strb	r3, [r7, #15]
	//�µ� ��� ����
	Modbus_ReadWirte[8] = 0x00;
 800b99c:	2300      	movs	r3, #0
 800b99e:	743b      	strb	r3, [r7, #16]
	Modbus_ReadWirte[9] = ui.temp_warring_maintain_bit;
 800b9a0:	4b2d      	ldr	r3, [pc, #180]	@ (800ba58 <FUN_Modbus_RxCallback_ReadWriteData+0x190>)
 800b9a2:	7e5b      	ldrb	r3, [r3, #25]
 800b9a4:	747b      	strb	r3, [r7, #17]
	//�µ� �˶� ����
	Modbus_ReadWirte[10] = 0x00;
 800b9a6:	2300      	movs	r3, #0
 800b9a8:	74bb      	strb	r3, [r7, #18]
	Modbus_ReadWirte[11] = ui.temp_alarm_maintain_bit;
 800b9aa:	4b2b      	ldr	r3, [pc, #172]	@ (800ba58 <FUN_Modbus_RxCallback_ReadWriteData+0x190>)
 800b9ac:	7e9b      	ldrb	r3, [r3, #26]
 800b9ae:	74fb      	strb	r3, [r7, #19]

	//Reserve
	Modbus_ReadWirte[12] = 0x00;
 800b9b0:	2300      	movs	r3, #0
 800b9b2:	753b      	strb	r3, [r7, #20]
	Modbus_ReadWirte[13] = 0x00;
 800b9b4:	2300      	movs	r3, #0
 800b9b6:	757b      	strb	r3, [r7, #21]
	Modbus_ReadWirte[14] = 0x00;
 800b9b8:	2300      	movs	r3, #0
 800b9ba:	75bb      	strb	r3, [r7, #22]
	Modbus_ReadWirte[15] = 0x00;
 800b9bc:	2300      	movs	r3, #0
 800b9be:	75fb      	strb	r3, [r7, #23]

	Read_Data_Tx[0] = HsdID;
 800b9c0:	4b29      	ldr	r3, [pc, #164]	@ (800ba68 <FUN_Modbus_RxCallback_ReadWriteData+0x1a0>)
 800b9c2:	881b      	ldrh	r3, [r3, #0]
 800b9c4:	b2da      	uxtb	r2, r3
 800b9c6:	4b29      	ldr	r3, [pc, #164]	@ (800ba6c <FUN_Modbus_RxCallback_ReadWriteData+0x1a4>)
 800b9c8:	701a      	strb	r2, [r3, #0]
	Read_Data_Tx[1] = Fun;
 800b9ca:	4a28      	ldr	r2, [pc, #160]	@ (800ba6c <FUN_Modbus_RxCallback_ReadWriteData+0x1a4>)
 800b9cc:	797b      	ldrb	r3, [r7, #5]
 800b9ce:	7053      	strb	r3, [r2, #1]

	Read_Data_Tx[2] = 0x00;
 800b9d0:	4b26      	ldr	r3, [pc, #152]	@ (800ba6c <FUN_Modbus_RxCallback_ReadWriteData+0x1a4>)
 800b9d2:	2200      	movs	r2, #0
 800b9d4:	709a      	strb	r2, [r3, #2]
	Read_Data_Tx[3] = Addrs;
 800b9d6:	4a25      	ldr	r2, [pc, #148]	@ (800ba6c <FUN_Modbus_RxCallback_ReadWriteData+0x1a4>)
 800b9d8:	79fb      	ldrb	r3, [r7, #7]
 800b9da:	70d3      	strb	r3, [r2, #3]
	jj = 4;
 800b9dc:	2304      	movs	r3, #4
 800b9de:	77bb      	strb	r3, [r7, #30]
	Lenth = 1;
 800b9e0:	2301      	movs	r3, #1
 800b9e2:	71bb      	strb	r3, [r7, #6]

	for(ii = Addrs_cnt; ii < Addrs_cnt+(Lenth*2); ii++)
 800b9e4:	8bbb      	ldrh	r3, [r7, #28]
 800b9e6:	77fb      	strb	r3, [r7, #31]
 800b9e8:	e00e      	b.n	800ba08 <FUN_Modbus_RxCallback_ReadWriteData+0x140>
	{
		Read_Data_Tx[jj++] = Modbus_ReadWirte[ii];
 800b9ea:	7ffa      	ldrb	r2, [r7, #31]
 800b9ec:	7fbb      	ldrb	r3, [r7, #30]
 800b9ee:	1c59      	adds	r1, r3, #1
 800b9f0:	77b9      	strb	r1, [r7, #30]
 800b9f2:	4619      	mov	r1, r3
 800b9f4:	f102 0320 	add.w	r3, r2, #32
 800b9f8:	443b      	add	r3, r7
 800b9fa:	f813 2c18 	ldrb.w	r2, [r3, #-24]
 800b9fe:	4b1b      	ldr	r3, [pc, #108]	@ (800ba6c <FUN_Modbus_RxCallback_ReadWriteData+0x1a4>)
 800ba00:	545a      	strb	r2, [r3, r1]
	for(ii = Addrs_cnt; ii < Addrs_cnt+(Lenth*2); ii++)
 800ba02:	7ffb      	ldrb	r3, [r7, #31]
 800ba04:	3301      	adds	r3, #1
 800ba06:	77fb      	strb	r3, [r7, #31]
 800ba08:	7ffa      	ldrb	r2, [r7, #31]
 800ba0a:	8bb9      	ldrh	r1, [r7, #28]
 800ba0c:	79bb      	ldrb	r3, [r7, #6]
 800ba0e:	005b      	lsls	r3, r3, #1
 800ba10:	440b      	add	r3, r1
 800ba12:	429a      	cmp	r2, r3
 800ba14:	dbe9      	blt.n	800b9ea <FUN_Modbus_RxCallback_ReadWriteData+0x122>
	}

	//CRC
	crc16 =CRC16((uint8_t*)&Read_Data_Tx, 6);
 800ba16:	2106      	movs	r1, #6
 800ba18:	4814      	ldr	r0, [pc, #80]	@ (800ba6c <FUN_Modbus_RxCallback_ReadWriteData+0x1a4>)
 800ba1a:	f7ff fd93 	bl	800b544 <CRC16>
 800ba1e:	4603      	mov	r3, r0
 800ba20:	833b      	strh	r3, [r7, #24]

	Read_Data_Tx[7] = (uint8_t)(crc16 >> 8);
 800ba22:	8b3b      	ldrh	r3, [r7, #24]
 800ba24:	0a1b      	lsrs	r3, r3, #8
 800ba26:	b29b      	uxth	r3, r3
 800ba28:	b2da      	uxtb	r2, r3
 800ba2a:	4b10      	ldr	r3, [pc, #64]	@ (800ba6c <FUN_Modbus_RxCallback_ReadWriteData+0x1a4>)
 800ba2c:	71da      	strb	r2, [r3, #7]
	Read_Data_Tx[6] = (uint8_t)(crc16 & 0xFF);
 800ba2e:	8b3b      	ldrh	r3, [r7, #24]
 800ba30:	b2da      	uxtb	r2, r3
 800ba32:	4b0e      	ldr	r3, [pc, #56]	@ (800ba6c <FUN_Modbus_RxCallback_ReadWriteData+0x1a4>)
 800ba34:	719a      	strb	r2, [r3, #6]

	RS48501_TxPos++;
 800ba36:	4b0e      	ldr	r3, [pc, #56]	@ (800ba70 <FUN_Modbus_RxCallback_ReadWriteData+0x1a8>)
 800ba38:	781b      	ldrb	r3, [r3, #0]
 800ba3a:	3301      	adds	r3, #1
 800ba3c:	b2da      	uxtb	r2, r3
 800ba3e:	4b0c      	ldr	r3, [pc, #48]	@ (800ba70 <FUN_Modbus_RxCallback_ReadWriteData+0x1a8>)
 800ba40:	701a      	strb	r2, [r3, #0]
	if(RS48501_TxPos >= 20)	RS48501_TxPos = 0;
 800ba42:	4b0b      	ldr	r3, [pc, #44]	@ (800ba70 <FUN_Modbus_RxCallback_ReadWriteData+0x1a8>)
 800ba44:	781b      	ldrb	r3, [r3, #0]
 800ba46:	2b13      	cmp	r3, #19
 800ba48:	d902      	bls.n	800ba50 <FUN_Modbus_RxCallback_ReadWriteData+0x188>
 800ba4a:	4b09      	ldr	r3, [pc, #36]	@ (800ba70 <FUN_Modbus_RxCallback_ReadWriteData+0x1a8>)
 800ba4c:	2200      	movs	r2, #0
 800ba4e:	701a      	strb	r2, [r3, #0]
}
 800ba50:	bf00      	nop
 800ba52:	3720      	adds	r7, #32
 800ba54:	46bd      	mov	sp, r7
 800ba56:	bd80      	pop	{r7, pc}
 800ba58:	200004f0 	.word	0x200004f0
 800ba5c:	42c80000 	.word	0x42c80000
 800ba60:	20000574 	.word	0x20000574
 800ba64:	66666667 	.word	0x66666667
 800ba68:	20000572 	.word	0x20000572
 800ba6c:	200004b0 	.word	0x200004b0
 800ba70:	20000524 	.word	0x20000524

0800ba74 <FUN_Modbus_RxCallback_ReadData>:
/****************************************************************************/
/*	Overview	:	Read Data												*/
/*	Return value:	void													*/
/****************************************************************************/
void FUN_Modbus_RxCallback_ReadData(uint8_t Addrs, uint8_t Lenth)
{
 800ba74:	b580      	push	{r7, lr}
 800ba76:	b08c      	sub	sp, #48	@ 0x30
 800ba78:	af00      	add	r7, sp, #0
 800ba7a:	4603      	mov	r3, r0
 800ba7c:	460a      	mov	r2, r1
 800ba7e:	71fb      	strb	r3, [r7, #7]
 800ba80:	4613      	mov	r3, r2
 800ba82:	71bb      	strb	r3, [r7, #6]
	uint8_t ii, jj;
	uint16_t crc16;

	// Status(LSB)
	// Update Error Status
	if((Error.SHT30_Error == 1) || (EEPROM.Error == 1) || (RS485Rx.Checksum_Error == 1))
 800ba84:	4bb0      	ldr	r3, [pc, #704]	@ (800bd48 <FUN_Modbus_RxCallback_ReadData+0x2d4>)
 800ba86:	88db      	ldrh	r3, [r3, #6]
 800ba88:	2b01      	cmp	r3, #1
 800ba8a:	d009      	beq.n	800baa0 <FUN_Modbus_RxCallback_ReadData+0x2c>
 800ba8c:	4baf      	ldr	r3, [pc, #700]	@ (800bd4c <FUN_Modbus_RxCallback_ReadData+0x2d8>)
 800ba8e:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 800ba92:	2b01      	cmp	r3, #1
 800ba94:	d004      	beq.n	800baa0 <FUN_Modbus_RxCallback_ReadData+0x2c>
 800ba96:	4bae      	ldr	r3, [pc, #696]	@ (800bd50 <FUN_Modbus_RxCallback_ReadData+0x2dc>)
 800ba98:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 800ba9c:	2b01      	cmp	r3, #1
 800ba9e:	d11e      	bne.n	800bade <FUN_Modbus_RxCallback_ReadData+0x6a>
	{
		//ui.Detection_Error = 1;
		ui.Detection_Error = 1;
 800baa0:	4bac      	ldr	r3, [pc, #688]	@ (800bd54 <FUN_Modbus_RxCallback_ReadData+0x2e0>)
 800baa2:	2201      	movs	r2, #1
 800baa4:	f883 202c 	strb.w	r2, [r3, #44]	@ 0x2c
		if(Error.SHT30_Error == 1){
 800baa8:	4ba7      	ldr	r3, [pc, #668]	@ (800bd48 <FUN_Modbus_RxCallback_ReadData+0x2d4>)
 800baaa:	88db      	ldrh	r3, [r3, #6]
 800baac:	2b01      	cmp	r3, #1
 800baae:	d103      	bne.n	800bab8 <FUN_Modbus_RxCallback_ReadData+0x44>
			ui.ErrorCode = 0x01;
 800bab0:	4ba8      	ldr	r3, [pc, #672]	@ (800bd54 <FUN_Modbus_RxCallback_ReadData+0x2e0>)
 800bab2:	2201      	movs	r2, #1
 800bab4:	f883 202d 	strb.w	r2, [r3, #45]	@ 0x2d
		}
		if(EEPROM.Error == 1){
 800bab8:	4ba4      	ldr	r3, [pc, #656]	@ (800bd4c <FUN_Modbus_RxCallback_ReadData+0x2d8>)
 800baba:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 800babe:	2b01      	cmp	r3, #1
 800bac0:	d103      	bne.n	800baca <FUN_Modbus_RxCallback_ReadData+0x56>
			ui.ErrorCode = 0x02;
 800bac2:	4ba4      	ldr	r3, [pc, #656]	@ (800bd54 <FUN_Modbus_RxCallback_ReadData+0x2e0>)
 800bac4:	2202      	movs	r2, #2
 800bac6:	f883 202d 	strb.w	r2, [r3, #45]	@ 0x2d
		}
		if(RS485Rx.Checksum_Error == 1){
 800baca:	4ba1      	ldr	r3, [pc, #644]	@ (800bd50 <FUN_Modbus_RxCallback_ReadData+0x2dc>)
 800bacc:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 800bad0:	2b01      	cmp	r3, #1
 800bad2:	d10c      	bne.n	800baee <FUN_Modbus_RxCallback_ReadData+0x7a>
			ui.ErrorCode = 0x03;
 800bad4:	4b9f      	ldr	r3, [pc, #636]	@ (800bd54 <FUN_Modbus_RxCallback_ReadData+0x2e0>)
 800bad6:	2203      	movs	r2, #3
 800bad8:	f883 202d 	strb.w	r2, [r3, #45]	@ 0x2d
		if(RS485Rx.Checksum_Error == 1){
 800badc:	e007      	b.n	800baee <FUN_Modbus_RxCallback_ReadData+0x7a>
		}
	}
	else{
		ui.ErrorCode = 0x00;
 800bade:	4b9d      	ldr	r3, [pc, #628]	@ (800bd54 <FUN_Modbus_RxCallback_ReadData+0x2e0>)
 800bae0:	2200      	movs	r2, #0
 800bae2:	f883 202d 	strb.w	r2, [r3, #45]	@ 0x2d
		ui.Detection_Error = 0;
 800bae6:	4b9b      	ldr	r3, [pc, #620]	@ (800bd54 <FUN_Modbus_RxCallback_ReadData+0x2e0>)
 800bae8:	2200      	movs	r2, #0
 800baea:	f883 202c 	strb.w	r2, [r3, #44]	@ 0x2c
	}

	//   Opstatus
	//     MSB
	//Disable slip
	Modbus_Read[0] = 0x00;
 800baee:	2300      	movs	r3, #0
 800baf0:	733b      	strb	r3, [r7, #12]
	//����
	Modbus_Read[0] |= 0x00 << 1;
 800baf2:	7b3b      	ldrb	r3, [r7, #12]
 800baf4:	733b      	strb	r3, [r7, #12]
	//���� ���� LEVEL
	Modbus_Read[0] |= ui.SMK_Level << 2;
 800baf6:	7b3b      	ldrb	r3, [r7, #12]
 800baf8:	b25a      	sxtb	r2, r3
 800bafa:	4b96      	ldr	r3, [pc, #600]	@ (800bd54 <FUN_Modbus_RxCallback_ReadData+0x2e0>)
 800bafc:	7c1b      	ldrb	r3, [r3, #16]
 800bafe:	009b      	lsls	r3, r3, #2
 800bb00:	b25b      	sxtb	r3, r3
 800bb02:	4313      	orrs	r3, r2
 800bb04:	b25b      	sxtb	r3, r3
 800bb06:	b2db      	uxtb	r3, r3
 800bb08:	733b      	strb	r3, [r7, #12]
	//Heartbeat
	Modbus_Read[0] |= ui.HeartBit << 4;
 800bb0a:	7b3b      	ldrb	r3, [r7, #12]
 800bb0c:	b25a      	sxtb	r2, r3
 800bb0e:	4b91      	ldr	r3, [pc, #580]	@ (800bd54 <FUN_Modbus_RxCallback_ReadData+0x2e0>)
 800bb10:	f893 302f 	ldrb.w	r3, [r3, #47]	@ 0x2f
 800bb14:	011b      	lsls	r3, r3, #4
 800bb16:	b25b      	sxtb	r3, r3
 800bb18:	4313      	orrs	r3, r2
 800bb1a:	b25b      	sxtb	r3, r3
 800bb1c:	b2db      	uxtb	r3, r3
 800bb1e:	733b      	strb	r3, [r7, #12]
	//Reserved

	//    LSB
    // Running
	Modbus_Read[1] = ui.Status.Bit.RUNNING;//RS485Tx.running_bit;
 800bb20:	4b8c      	ldr	r3, [pc, #560]	@ (800bd54 <FUN_Modbus_RxCallback_ReadData+0x2e0>)
 800bb22:	785b      	ldrb	r3, [r3, #1]
 800bb24:	f3c3 0300 	ubfx	r3, r3, #0, #1
 800bb28:	b2db      	uxtb	r3, r3
 800bb2a:	737b      	strb	r3, [r7, #13]
	//���� ����
	Modbus_Read[1] |= (ui.Status.Bit.SMOKE_DETECT << 1);//(RS485Tx.smoke_detect_on_bit << 1);
 800bb2c:	7b7b      	ldrb	r3, [r7, #13]
 800bb2e:	b25a      	sxtb	r2, r3
 800bb30:	4b88      	ldr	r3, [pc, #544]	@ (800bd54 <FUN_Modbus_RxCallback_ReadData+0x2e0>)
 800bb32:	785b      	ldrb	r3, [r3, #1]
 800bb34:	f3c3 0340 	ubfx	r3, r3, #1, #1
 800bb38:	b2db      	uxtb	r3, r3
 800bb3a:	005b      	lsls	r3, r3, #1
 800bb3c:	b25b      	sxtb	r3, r3
 800bb3e:	4313      	orrs	r3, r2
 800bb40:	b25b      	sxtb	r3, r3
 800bb42:	b2db      	uxtb	r3, r3
 800bb44:	737b      	strb	r3, [r7, #13]
	//�µ� ���
	Modbus_Read[1] |= (ui.temp_warring_bit << 2);
 800bb46:	7b7b      	ldrb	r3, [r7, #13]
 800bb48:	b25a      	sxtb	r2, r3
 800bb4a:	4b82      	ldr	r3, [pc, #520]	@ (800bd54 <FUN_Modbus_RxCallback_ReadData+0x2e0>)
 800bb4c:	7ddb      	ldrb	r3, [r3, #23]
 800bb4e:	009b      	lsls	r3, r3, #2
 800bb50:	b25b      	sxtb	r3, r3
 800bb52:	4313      	orrs	r3, r2
 800bb54:	b25b      	sxtb	r3, r3
 800bb56:	b2db      	uxtb	r3, r3
 800bb58:	737b      	strb	r3, [r7, #13]
	//�µ� �˶�
	Modbus_Read[1] |= (ui.temp_alarm_bit << 3);
 800bb5a:	7b7b      	ldrb	r3, [r7, #13]
 800bb5c:	b25a      	sxtb	r2, r3
 800bb5e:	4b7d      	ldr	r3, [pc, #500]	@ (800bd54 <FUN_Modbus_RxCallback_ReadData+0x2e0>)
 800bb60:	7e1b      	ldrb	r3, [r3, #24]
 800bb62:	00db      	lsls	r3, r3, #3
 800bb64:	b25b      	sxtb	r3, r3
 800bb66:	4313      	orrs	r3, r2
 800bb68:	b25b      	sxtb	r3, r3
 800bb6a:	b2db      	uxtb	r3, r3
 800bb6c:	737b      	strb	r3, [r7, #13]
	//������ ����
	Modbus_Read[1] |= (ui.Detection_Error << 4);
 800bb6e:	7b7b      	ldrb	r3, [r7, #13]
 800bb70:	b25a      	sxtb	r2, r3
 800bb72:	4b78      	ldr	r3, [pc, #480]	@ (800bd54 <FUN_Modbus_RxCallback_ReadData+0x2e0>)
 800bb74:	f893 302c 	ldrb.w	r3, [r3, #44]	@ 0x2c
 800bb78:	011b      	lsls	r3, r3, #4
 800bb7a:	b25b      	sxtb	r3, r3
 800bb7c:	4313      	orrs	r3, r2
 800bb7e:	b25b      	sxtb	r3, r3
 800bb80:	b2db      	uxtb	r3, r3
 800bb82:	737b      	strb	r3, [r7, #13]
	//Reserved
	Modbus_Read[1] |= (0 << 5);
 800bb84:	7b7b      	ldrb	r3, [r7, #13]
 800bb86:	737b      	strb	r3, [r7, #13]
	//Reserved
	Modbus_Read[1] |= (0 << 6);
 800bb88:	7b7b      	ldrb	r3, [r7, #13]
 800bb8a:	737b      	strb	r3, [r7, #13]
	//Reserved
	Modbus_Read[1] |= (0 << 7);
 800bb8c:	7b7b      	ldrb	r3, [r7, #13]
 800bb8e:	737b      	strb	r3, [r7, #13]

	//   Error Code
	//     MSB
	Modbus_Read[2] = 0x00;
 800bb90:	2300      	movs	r3, #0
 800bb92:	73bb      	strb	r3, [r7, #14]
	//     LSB
	Modbus_Read[3] = ui.ErrorCode;
 800bb94:	4b6f      	ldr	r3, [pc, #444]	@ (800bd54 <FUN_Modbus_RxCallback_ReadData+0x2e0>)
 800bb96:	f893 302d 	ldrb.w	r3, [r3, #45]	@ 0x2d
 800bb9a:	73fb      	strb	r3, [r7, #15]

	//Temperature_Value
	Modbus_Read[4] = (ui.temp_100times >> 8);
 800bb9c:	4b6d      	ldr	r3, [pc, #436]	@ (800bd54 <FUN_Modbus_RxCallback_ReadData+0x2e0>)
 800bb9e:	f9b3 3006 	ldrsh.w	r3, [r3, #6]
 800bba2:	121b      	asrs	r3, r3, #8
 800bba4:	b21b      	sxth	r3, r3
 800bba6:	b2db      	uxtb	r3, r3
 800bba8:	743b      	strb	r3, [r7, #16]
	Modbus_Read[5] = (ui.temp_100times & 0xFF);
 800bbaa:	4b6a      	ldr	r3, [pc, #424]	@ (800bd54 <FUN_Modbus_RxCallback_ReadData+0x2e0>)
 800bbac:	f9b3 3006 	ldrsh.w	r3, [r3, #6]
 800bbb0:	b2db      	uxtb	r3, r3
 800bbb2:	747b      	strb	r3, [r7, #17]

	//Humidty_Value
	Modbus_Read[6] = (ui.humi_100times >> 8);
 800bbb4:	4b67      	ldr	r3, [pc, #412]	@ (800bd54 <FUN_Modbus_RxCallback_ReadData+0x2e0>)
 800bbb6:	f9b3 3008 	ldrsh.w	r3, [r3, #8]
 800bbba:	121b      	asrs	r3, r3, #8
 800bbbc:	b21b      	sxth	r3, r3
 800bbbe:	b2db      	uxtb	r3, r3
 800bbc0:	74bb      	strb	r3, [r7, #18]
	Modbus_Read[7] = (ui.humi_100times & 0xFF);
 800bbc2:	4b64      	ldr	r3, [pc, #400]	@ (800bd54 <FUN_Modbus_RxCallback_ReadData+0x2e0>)
 800bbc4:	f9b3 3008 	ldrsh.w	r3, [r3, #8]
 800bbc8:	b2db      	uxtb	r3, r3
 800bbca:	74fb      	strb	r3, [r7, #19]

	//Reserved
	Modbus_Read[8] = 0x00;
 800bbcc:	2300      	movs	r3, #0
 800bbce:	753b      	strb	r3, [r7, #20]
	Modbus_Read[9] = 0x00;
 800bbd0:	2300      	movs	r3, #0
 800bbd2:	757b      	strb	r3, [r7, #21]

	//Reserved
	Modbus_Read[10] = 0x00;
 800bbd4:	2300      	movs	r3, #0
 800bbd6:	75bb      	strb	r3, [r7, #22]
	Modbus_Read[11] = 0x00;
 800bbd8:	2300      	movs	r3, #0
 800bbda:	75fb      	strb	r3, [r7, #23]
	//Reserved
	Modbus_Read[12] = (ui.i_temp_100times >> 8);;
 800bbdc:	4b5d      	ldr	r3, [pc, #372]	@ (800bd54 <FUN_Modbus_RxCallback_ReadData+0x2e0>)
 800bbde:	f9b3 3012 	ldrsh.w	r3, [r3, #18]
 800bbe2:	121b      	asrs	r3, r3, #8
 800bbe4:	b21b      	sxth	r3, r3
 800bbe6:	b2db      	uxtb	r3, r3
 800bbe8:	763b      	strb	r3, [r7, #24]
	Modbus_Read[13] = (ui.i_temp_100times & 0xFF);
 800bbea:	4b5a      	ldr	r3, [pc, #360]	@ (800bd54 <FUN_Modbus_RxCallback_ReadData+0x2e0>)
 800bbec:	f9b3 3012 	ldrsh.w	r3, [r3, #18]
 800bbf0:	b2db      	uxtb	r3, r3
 800bbf2:	767b      	strb	r3, [r7, #25]
	//Reserved
	Modbus_Read[14] = (ui.i_humi_100times >> 8);
 800bbf4:	4b57      	ldr	r3, [pc, #348]	@ (800bd54 <FUN_Modbus_RxCallback_ReadData+0x2e0>)
 800bbf6:	f9b3 3014 	ldrsh.w	r3, [r3, #20]
 800bbfa:	121b      	asrs	r3, r3, #8
 800bbfc:	b21b      	sxth	r3, r3
 800bbfe:	b2db      	uxtb	r3, r3
 800bc00:	76bb      	strb	r3, [r7, #26]
	Modbus_Read[15] = (ui.i_humi_100times & 0xFF);
 800bc02:	4b54      	ldr	r3, [pc, #336]	@ (800bd54 <FUN_Modbus_RxCallback_ReadData+0x2e0>)
 800bc04:	f9b3 3014 	ldrsh.w	r3, [r3, #20]
 800bc08:	b2db      	uxtb	r3, r3
 800bc0a:	76fb      	strb	r3, [r7, #27]

	//Temperature_warring
	//�µ� ��� ����(�Ҽ��� ù°�ڸ������� �۽�, ��°�ڸ��� ����)
	Modbus_Read[16] = (ui.temp_warring_hex >> 8);
 800bc0c:	4b51      	ldr	r3, [pc, #324]	@ (800bd54 <FUN_Modbus_RxCallback_ReadData+0x2e0>)
 800bc0e:	8c9b      	ldrh	r3, [r3, #36]	@ 0x24
 800bc10:	0a1b      	lsrs	r3, r3, #8
 800bc12:	b29b      	uxth	r3, r3
 800bc14:	b2db      	uxtb	r3, r3
 800bc16:	773b      	strb	r3, [r7, #28]
	Modbus_Read[17] = (ui.temp_warring_hex & 0xFF);
 800bc18:	4b4e      	ldr	r3, [pc, #312]	@ (800bd54 <FUN_Modbus_RxCallback_ReadData+0x2e0>)
 800bc1a:	8c9b      	ldrh	r3, [r3, #36]	@ 0x24
 800bc1c:	b2db      	uxtb	r3, r3
 800bc1e:	777b      	strb	r3, [r7, #29]

	//Temperature_alarm
	//�µ� �˶� ����(�Ҽ��� ù°�ڸ������� �۽�, ��°�ڸ��� ����)
	Modbus_Read[18] = (ui.temp_alarm_hex >> 8);
 800bc20:	4b4c      	ldr	r3, [pc, #304]	@ (800bd54 <FUN_Modbus_RxCallback_ReadData+0x2e0>)
 800bc22:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 800bc24:	0a1b      	lsrs	r3, r3, #8
 800bc26:	b29b      	uxth	r3, r3
 800bc28:	b2db      	uxtb	r3, r3
 800bc2a:	77bb      	strb	r3, [r7, #30]
	Modbus_Read[19] = (ui.temp_alarm_hex & 0xFF);
 800bc2c:	4b49      	ldr	r3, [pc, #292]	@ (800bd54 <FUN_Modbus_RxCallback_ReadData+0x2e0>)
 800bc2e:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 800bc30:	b2db      	uxtb	r3, r3
 800bc32:	77fb      	strb	r3, [r7, #31]

	//Deviation_value
	//�µ� ��� ���� ��(�Ҽ��� ù°�ڸ������� �۽�, ��°�ڸ��� ����)
	Modbus_Read[20] = (ui.co_100times >> 8);
 800bc34:	4b47      	ldr	r3, [pc, #284]	@ (800bd54 <FUN_Modbus_RxCallback_ReadData+0x2e0>)
 800bc36:	f9b3 3004 	ldrsh.w	r3, [r3, #4]
 800bc3a:	121b      	asrs	r3, r3, #8
 800bc3c:	b21b      	sxth	r3, r3
 800bc3e:	b2db      	uxtb	r3, r3
 800bc40:	f887 3020 	strb.w	r3, [r7, #32]
	Modbus_Read[21] = (ui.co_100times & 0xFF);
 800bc44:	4b43      	ldr	r3, [pc, #268]	@ (800bd54 <FUN_Modbus_RxCallback_ReadData+0x2e0>)
 800bc46:	f9b3 3004 	ldrsh.w	r3, [r3, #4]
 800bc4a:	b2db      	uxtb	r3, r3
 800bc4c:	f887 3021 	strb.w	r3, [r7, #33]	@ 0x21

	//Temp Enable/Disable
	//�µ� enable/disable
	Modbus_Read[22] = 0x00;
 800bc50:	2300      	movs	r3, #0
 800bc52:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
	Modbus_Read[23] = ui.temp_alarm_enable;
 800bc56:	4b3f      	ldr	r3, [pc, #252]	@ (800bd54 <FUN_Modbus_RxCallback_ReadData+0x2e0>)
 800bc58:	7d9b      	ldrb	r3, [r3, #22]
 800bc5a:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
	//�µ� ��� ����
	Modbus_Read[24] = 0x00;
 800bc5e:	2300      	movs	r3, #0
 800bc60:	f887 3024 	strb.w	r3, [r7, #36]	@ 0x24
	Modbus_Read[25] = ui.temp_warring_maintain_bit;
 800bc64:	4b3b      	ldr	r3, [pc, #236]	@ (800bd54 <FUN_Modbus_RxCallback_ReadData+0x2e0>)
 800bc66:	7e5b      	ldrb	r3, [r3, #25]
 800bc68:	f887 3025 	strb.w	r3, [r7, #37]	@ 0x25
	//�µ� �˶� ����
	Modbus_Read[26] = 0x00;
 800bc6c:	2300      	movs	r3, #0
 800bc6e:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26
	Modbus_Read[27] = ui.temp_alarm_maintain_bit;
 800bc72:	4b38      	ldr	r3, [pc, #224]	@ (800bd54 <FUN_Modbus_RxCallback_ReadData+0x2e0>)
 800bc74:	7e9b      	ldrb	r3, [r3, #26]
 800bc76:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27

	//Reserve
	Modbus_Read[28] = 0x00;
 800bc7a:	2300      	movs	r3, #0
 800bc7c:	f887 3028 	strb.w	r3, [r7, #40]	@ 0x28
	Modbus_Read[29] = 0x00;
 800bc80:	2300      	movs	r3, #0
 800bc82:	f887 3029 	strb.w	r3, [r7, #41]	@ 0x29
	Modbus_Read[30] = 0x00;
 800bc86:	2300      	movs	r3, #0
 800bc88:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
	Modbus_Read[31] = 0x00;
 800bc8c:	2300      	movs	r3, #0
 800bc8e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b


	Read_Data_Tx[0] = HsdID;
 800bc92:	4b31      	ldr	r3, [pc, #196]	@ (800bd58 <FUN_Modbus_RxCallback_ReadData+0x2e4>)
 800bc94:	881b      	ldrh	r3, [r3, #0]
 800bc96:	b2da      	uxtb	r2, r3
 800bc98:	4b30      	ldr	r3, [pc, #192]	@ (800bd5c <FUN_Modbus_RxCallback_ReadData+0x2e8>)
 800bc9a:	701a      	strb	r2, [r3, #0]
	Read_Data_Tx[1] = 0x03;
 800bc9c:	4b2f      	ldr	r3, [pc, #188]	@ (800bd5c <FUN_Modbus_RxCallback_ReadData+0x2e8>)
 800bc9e:	2203      	movs	r2, #3
 800bca0:	705a      	strb	r2, [r3, #1]
	Read_Data_Tx[2] = Lenth * 2;
 800bca2:	79bb      	ldrb	r3, [r7, #6]
 800bca4:	005b      	lsls	r3, r3, #1
 800bca6:	b2da      	uxtb	r2, r3
 800bca8:	4b2c      	ldr	r3, [pc, #176]	@ (800bd5c <FUN_Modbus_RxCallback_ReadData+0x2e8>)
 800bcaa:	709a      	strb	r2, [r3, #2]

	jj = 3;
 800bcac:	2303      	movs	r3, #3
 800bcae:	f887 302e 	strb.w	r3, [r7, #46]	@ 0x2e
	for(ii = Addrs; ii < Addrs+(Lenth*2); ii++)
 800bcb2:	79fb      	ldrb	r3, [r7, #7]
 800bcb4:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
 800bcb8:	e013      	b.n	800bce2 <FUN_Modbus_RxCallback_ReadData+0x26e>
	{
		Read_Data_Tx[jj++] = Modbus_Read[ii];
 800bcba:	f897 202f 	ldrb.w	r2, [r7, #47]	@ 0x2f
 800bcbe:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 800bcc2:	1c59      	adds	r1, r3, #1
 800bcc4:	f887 102e 	strb.w	r1, [r7, #46]	@ 0x2e
 800bcc8:	4619      	mov	r1, r3
 800bcca:	f102 0330 	add.w	r3, r2, #48	@ 0x30
 800bcce:	443b      	add	r3, r7
 800bcd0:	f813 2c24 	ldrb.w	r2, [r3, #-36]
 800bcd4:	4b21      	ldr	r3, [pc, #132]	@ (800bd5c <FUN_Modbus_RxCallback_ReadData+0x2e8>)
 800bcd6:	545a      	strb	r2, [r3, r1]
	for(ii = Addrs; ii < Addrs+(Lenth*2); ii++)
 800bcd8:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 800bcdc:	3301      	adds	r3, #1
 800bcde:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
 800bce2:	f897 202f 	ldrb.w	r2, [r7, #47]	@ 0x2f
 800bce6:	79f9      	ldrb	r1, [r7, #7]
 800bce8:	79bb      	ldrb	r3, [r7, #6]
 800bcea:	005b      	lsls	r3, r3, #1
 800bcec:	440b      	add	r3, r1
 800bcee:	429a      	cmp	r2, r3
 800bcf0:	dbe3      	blt.n	800bcba <FUN_Modbus_RxCallback_ReadData+0x246>
	}

	crc16 =CRC16((uint8_t*)&Read_Data_Tx, (Lenth*2) +3);
 800bcf2:	79bb      	ldrb	r3, [r7, #6]
 800bcf4:	005b      	lsls	r3, r3, #1
 800bcf6:	3303      	adds	r3, #3
 800bcf8:	4619      	mov	r1, r3
 800bcfa:	4818      	ldr	r0, [pc, #96]	@ (800bd5c <FUN_Modbus_RxCallback_ReadData+0x2e8>)
 800bcfc:	f7ff fc22 	bl	800b544 <CRC16>
 800bd00:	4603      	mov	r3, r0
 800bd02:	85bb      	strh	r3, [r7, #44]	@ 0x2c
	//CRC
	Read_Data_Tx[(Lenth*2) +4] = (uint8_t)(crc16 >> 8);
 800bd04:	8dbb      	ldrh	r3, [r7, #44]	@ 0x2c
 800bd06:	0a1b      	lsrs	r3, r3, #8
 800bd08:	b29a      	uxth	r2, r3
 800bd0a:	79bb      	ldrb	r3, [r7, #6]
 800bd0c:	3302      	adds	r3, #2
 800bd0e:	005b      	lsls	r3, r3, #1
 800bd10:	b2d1      	uxtb	r1, r2
 800bd12:	4a12      	ldr	r2, [pc, #72]	@ (800bd5c <FUN_Modbus_RxCallback_ReadData+0x2e8>)
 800bd14:	54d1      	strb	r1, [r2, r3]
	Read_Data_Tx[(Lenth*2) +3] = (uint8_t)(crc16 & 0xFF);
 800bd16:	79bb      	ldrb	r3, [r7, #6]
 800bd18:	005b      	lsls	r3, r3, #1
 800bd1a:	3303      	adds	r3, #3
 800bd1c:	8dba      	ldrh	r2, [r7, #44]	@ 0x2c
 800bd1e:	b2d1      	uxtb	r1, r2
 800bd20:	4a0e      	ldr	r2, [pc, #56]	@ (800bd5c <FUN_Modbus_RxCallback_ReadData+0x2e8>)
 800bd22:	54d1      	strb	r1, [r2, r3]

	RS48501_TxPos++;
 800bd24:	4b0e      	ldr	r3, [pc, #56]	@ (800bd60 <FUN_Modbus_RxCallback_ReadData+0x2ec>)
 800bd26:	781b      	ldrb	r3, [r3, #0]
 800bd28:	3301      	adds	r3, #1
 800bd2a:	b2da      	uxtb	r2, r3
 800bd2c:	4b0c      	ldr	r3, [pc, #48]	@ (800bd60 <FUN_Modbus_RxCallback_ReadData+0x2ec>)
 800bd2e:	701a      	strb	r2, [r3, #0]
	if(RS48501_TxPos >= 20)	RS48501_TxPos = 0;
 800bd30:	4b0b      	ldr	r3, [pc, #44]	@ (800bd60 <FUN_Modbus_RxCallback_ReadData+0x2ec>)
 800bd32:	781b      	ldrb	r3, [r3, #0]
 800bd34:	2b13      	cmp	r3, #19
 800bd36:	d902      	bls.n	800bd3e <FUN_Modbus_RxCallback_ReadData+0x2ca>
 800bd38:	4b09      	ldr	r3, [pc, #36]	@ (800bd60 <FUN_Modbus_RxCallback_ReadData+0x2ec>)
 800bd3a:	2200      	movs	r2, #0
 800bd3c:	701a      	strb	r2, [r3, #0]
}
 800bd3e:	bf00      	nop
 800bd40:	3730      	adds	r7, #48	@ 0x30
 800bd42:	46bd      	mov	sp, r7
 800bd44:	bd80      	pop	{r7, pc}
 800bd46:	bf00      	nop
 800bd48:	200006d4 	.word	0x200006d4
 800bd4c:	20000298 	.word	0x20000298
 800bd50:	20000574 	.word	0x20000574
 800bd54:	200004f0 	.word	0x200004f0
 800bd58:	20000572 	.word	0x20000572
 800bd5c:	200004b0 	.word	0x200004b0
 800bd60:	20000524 	.word	0x20000524

0800bd64 <FUN_Modbus_Read>:
/****************************************************************************/
/*	Overview	:	RX ������ ó�� ��� ������										*/
/*	Return value:	void													*/
/****************************************************************************/
void FUN_Modbus_Read(void)
{
 800bd64:	b580      	push	{r7, lr}
 800bd66:	b086      	sub	sp, #24
 800bd68:	af00      	add	r7, sp, #0
	uint8_t ii, jj;
	uint16_t CRCReq, CRCRes, CRCCal;
	uint8_t Len;

	//[0] = Device ID 1~99
	if(RS485RxMOData[0] == HsdID)
 800bd6a:	4b90      	ldr	r3, [pc, #576]	@ (800bfac <FUN_Modbus_Read+0x248>)
 800bd6c:	781b      	ldrb	r3, [r3, #0]
 800bd6e:	461a      	mov	r2, r3
 800bd70:	4b8f      	ldr	r3, [pc, #572]	@ (800bfb0 <FUN_Modbus_Read+0x24c>)
 800bd72:	881b      	ldrh	r3, [r3, #0]
 800bd74:	429a      	cmp	r2, r3
 800bd76:	f040 81e8 	bne.w	800c14a <FUN_Modbus_Read+0x3e6>
	{
		RS485Rx.Rx_cnt = 0;
 800bd7a:	4b8e      	ldr	r3, [pc, #568]	@ (800bfb4 <FUN_Modbus_Read+0x250>)
 800bd7c:	2200      	movs	r2, #0
 800bd7e:	829a      	strh	r2, [r3, #20]
		RS485Rx.result_MO = 0;
 800bd80:	4b8c      	ldr	r3, [pc, #560]	@ (800bfb4 <FUN_Modbus_Read+0x250>)
 800bd82:	2200      	movs	r2, #0
 800bd84:	75da      	strb	r2, [r3, #23]

		if(RS485RxMOData[1] == 0x10)
 800bd86:	4b89      	ldr	r3, [pc, #548]	@ (800bfac <FUN_Modbus_Read+0x248>)
 800bd88:	785b      	ldrb	r3, [r3, #1]
 800bd8a:	2b10      	cmp	r3, #16
 800bd8c:	d119      	bne.n	800bdc2 <FUN_Modbus_Read+0x5e>
		{
			Len = RS485RxMOData[6];
 800bd8e:	4b87      	ldr	r3, [pc, #540]	@ (800bfac <FUN_Modbus_Read+0x248>)
 800bd90:	799b      	ldrb	r3, [r3, #6]
 800bd92:	737b      	strb	r3, [r7, #13]

			CRCReq = (uint16_t)(RS485RxMOData[8+Len] << 8);
 800bd94:	7b7b      	ldrb	r3, [r7, #13]
 800bd96:	3308      	adds	r3, #8
 800bd98:	4a84      	ldr	r2, [pc, #528]	@ (800bfac <FUN_Modbus_Read+0x248>)
 800bd9a:	5cd3      	ldrb	r3, [r2, r3]
 800bd9c:	021b      	lsls	r3, r3, #8
 800bd9e:	827b      	strh	r3, [r7, #18]
			CRCReq |= (uint16_t)(RS485RxMOData[7+Len] & 0xFF);
 800bda0:	7b7b      	ldrb	r3, [r7, #13]
 800bda2:	3307      	adds	r3, #7
 800bda4:	4a81      	ldr	r2, [pc, #516]	@ (800bfac <FUN_Modbus_Read+0x248>)
 800bda6:	5cd3      	ldrb	r3, [r2, r3]
 800bda8:	461a      	mov	r2, r3
 800bdaa:	8a7b      	ldrh	r3, [r7, #18]
 800bdac:	4313      	orrs	r3, r2
 800bdae:	827b      	strh	r3, [r7, #18]

			CRCCal = CRC16((uint8_t*)&RS485RxMOData, 7+Len);
 800bdb0:	7b7b      	ldrb	r3, [r7, #13]
 800bdb2:	3307      	adds	r3, #7
 800bdb4:	4619      	mov	r1, r3
 800bdb6:	487d      	ldr	r0, [pc, #500]	@ (800bfac <FUN_Modbus_Read+0x248>)
 800bdb8:	f7ff fbc4 	bl	800b544 <CRC16>
 800bdbc:	4603      	mov	r3, r0
 800bdbe:	823b      	strh	r3, [r7, #16]
 800bdc0:	e00f      	b.n	800bde2 <FUN_Modbus_Read+0x7e>
		}
		else
		{
			CRCReq = (uint16_t)(RS485RxMOData[7] << 8);
 800bdc2:	4b7a      	ldr	r3, [pc, #488]	@ (800bfac <FUN_Modbus_Read+0x248>)
 800bdc4:	79db      	ldrb	r3, [r3, #7]
 800bdc6:	021b      	lsls	r3, r3, #8
 800bdc8:	827b      	strh	r3, [r7, #18]
			CRCReq |= (uint16_t)(RS485RxMOData[6] & 0xFF);
 800bdca:	4b78      	ldr	r3, [pc, #480]	@ (800bfac <FUN_Modbus_Read+0x248>)
 800bdcc:	799b      	ldrb	r3, [r3, #6]
 800bdce:	461a      	mov	r2, r3
 800bdd0:	8a7b      	ldrh	r3, [r7, #18]
 800bdd2:	4313      	orrs	r3, r2
 800bdd4:	827b      	strh	r3, [r7, #18]

			CRCCal = CRC16((uint8_t*)&RS485RxMOData, 6);
 800bdd6:	2106      	movs	r1, #6
 800bdd8:	4874      	ldr	r0, [pc, #464]	@ (800bfac <FUN_Modbus_Read+0x248>)
 800bdda:	f7ff fbb3 	bl	800b544 <CRC16>
 800bdde:	4603      	mov	r3, r0
 800bde0:	823b      	strh	r3, [r7, #16]
		}

		if(CRCReq == CRCCal)
 800bde2:	8a7a      	ldrh	r2, [r7, #18]
 800bde4:	8a3b      	ldrh	r3, [r7, #16]
 800bde6:	429a      	cmp	r2, r3
 800bde8:	f040 81a0 	bne.w	800c12c <FUN_Modbus_Read+0x3c8>
		{
			Function = RS485RxMOData[1];
 800bdec:	4b6f      	ldr	r3, [pc, #444]	@ (800bfac <FUN_Modbus_Read+0x248>)
 800bdee:	785b      	ldrb	r3, [r3, #1]
 800bdf0:	733b      	strb	r3, [r7, #12]

			//[1] = 0x03 = Read mode
			if(RS485RxMOData[1] == 0x03)
 800bdf2:	4b6e      	ldr	r3, [pc, #440]	@ (800bfac <FUN_Modbus_Read+0x248>)
 800bdf4:	785b      	ldrb	r3, [r3, #1]
 800bdf6:	2b03      	cmp	r3, #3
 800bdf8:	d146      	bne.n	800be88 <FUN_Modbus_Read+0x124>
			{
				//Address Reguster ����
				Addrs_Start = RS485RxMOData[3];
 800bdfa:	4b6c      	ldr	r3, [pc, #432]	@ (800bfac <FUN_Modbus_Read+0x248>)
 800bdfc:	78db      	ldrb	r3, [r3, #3]
 800bdfe:	72bb      	strb	r3, [r7, #10]
				//Reading Register ����
				Data_Word	= RS485RxMOData[5];
 800be00:	4b6a      	ldr	r3, [pc, #424]	@ (800bfac <FUN_Modbus_Read+0x248>)
 800be02:	795b      	ldrb	r3, [r3, #5]
 800be04:	727b      	strb	r3, [r7, #9]
				//data Register �ִ� ����
				Word_Max = 16 - (Addrs_Start / 2);
 800be06:	7abb      	ldrb	r3, [r7, #10]
 800be08:	085b      	lsrs	r3, r3, #1
 800be0a:	b2db      	uxtb	r3, r3
 800be0c:	f1c3 0310 	rsb	r3, r3, #16
 800be10:	75fb      	strb	r3, [r7, #23]

				if(Addrs_Start == 0)
 800be12:	7abb      	ldrb	r3, [r7, #10]
 800be14:	2b00      	cmp	r3, #0
 800be16:	d102      	bne.n	800be1e <FUN_Modbus_Read+0xba>
				{
					Word_Max = 16;
 800be18:	2310      	movs	r3, #16
 800be1a:	75fb      	strb	r3, [r7, #23]
 800be1c:	e005      	b.n	800be2a <FUN_Modbus_Read+0xc6>
				}
				else
				{
					Word_Max = 16 - (Addrs_Start / 2);
 800be1e:	7abb      	ldrb	r3, [r7, #10]
 800be20:	085b      	lsrs	r3, r3, #1
 800be22:	b2db      	uxtb	r3, r3
 800be24:	f1c3 0310 	rsb	r3, r3, #16
 800be28:	75fb      	strb	r3, [r7, #23]
				}


				if(Addrs_Start <= 0x1E)
 800be2a:	7abb      	ldrb	r3, [r7, #10]
 800be2c:	2b1e      	cmp	r3, #30
 800be2e:	d825      	bhi.n	800be7c <FUN_Modbus_Read+0x118>
				{
					if(Addrs_Start %2 == 0)
 800be30:	7abb      	ldrb	r3, [r7, #10]
 800be32:	f003 0301 	and.w	r3, r3, #1
 800be36:	b2db      	uxtb	r3, r3
 800be38:	2b00      	cmp	r3, #0
 800be3a:	d119      	bne.n	800be70 <FUN_Modbus_Read+0x10c>
					{
						if(Data_Word > Word_Max)
 800be3c:	7a7a      	ldrb	r2, [r7, #9]
 800be3e:	7dfb      	ldrb	r3, [r7, #23]
 800be40:	429a      	cmp	r2, r3
 800be42:	d905      	bls.n	800be50 <FUN_Modbus_Read+0xec>
						{
							//Slave���� ���� ���� ���� Address�� register�� ��û�� �߻�
							FUN_Modbus_RxCallback_ERROR(Function, 0x02);
 800be44:	7b3b      	ldrb	r3, [r7, #12]
 800be46:	2102      	movs	r1, #2
 800be48:	4618      	mov	r0, r3
 800be4a:	f7ff fcfb 	bl	800b844 <FUN_Modbus_RxCallback_ERROR>
		for (uint16_t i = 0; i < 25 ; i++){
			 RS485RxMOData[i] = 0x00;
		}
	}

}
 800be4e:	e191      	b.n	800c174 <FUN_Modbus_Read+0x410>
							if(Data_Word == 0)
 800be50:	7a7b      	ldrb	r3, [r7, #9]
 800be52:	2b00      	cmp	r3, #0
 800be54:	d105      	bne.n	800be62 <FUN_Modbus_Read+0xfe>
								FUN_Modbus_RxCallback_ERROR(Function, 0x03);
 800be56:	7b3b      	ldrb	r3, [r7, #12]
 800be58:	2103      	movs	r1, #3
 800be5a:	4618      	mov	r0, r3
 800be5c:	f7ff fcf2 	bl	800b844 <FUN_Modbus_RxCallback_ERROR>
}
 800be60:	e188      	b.n	800c174 <FUN_Modbus_Read+0x410>
								FUN_Modbus_RxCallback_ReadData(Addrs_Start, Data_Word);
 800be62:	7a7a      	ldrb	r2, [r7, #9]
 800be64:	7abb      	ldrb	r3, [r7, #10]
 800be66:	4611      	mov	r1, r2
 800be68:	4618      	mov	r0, r3
 800be6a:	f7ff fe03 	bl	800ba74 <FUN_Modbus_RxCallback_ReadData>
}
 800be6e:	e181      	b.n	800c174 <FUN_Modbus_Read+0x410>
						FUN_Modbus_RxCallback_ERROR(Function, 0x02);
 800be70:	7b3b      	ldrb	r3, [r7, #12]
 800be72:	2102      	movs	r1, #2
 800be74:	4618      	mov	r0, r3
 800be76:	f7ff fce5 	bl	800b844 <FUN_Modbus_RxCallback_ERROR>
}
 800be7a:	e17b      	b.n	800c174 <FUN_Modbus_Read+0x410>
					FUN_Modbus_RxCallback_ERROR(Function, 0x02);
 800be7c:	7b3b      	ldrb	r3, [r7, #12]
 800be7e:	2102      	movs	r1, #2
 800be80:	4618      	mov	r0, r3
 800be82:	f7ff fcdf 	bl	800b844 <FUN_Modbus_RxCallback_ERROR>
}
 800be86:	e175      	b.n	800c174 <FUN_Modbus_Read+0x410>
			else if(RS485RxMOData[1] == 0x06)
 800be88:	4b48      	ldr	r3, [pc, #288]	@ (800bfac <FUN_Modbus_Read+0x248>)
 800be8a:	785b      	ldrb	r3, [r3, #1]
 800be8c:	2b06      	cmp	r3, #6
 800be8e:	f040 809d 	bne.w	800bfcc <FUN_Modbus_Read+0x268>
				FUN_Modbus_RxCallback_Flag();
 800be92:	f7ff fbc3 	bl	800b61c <FUN_Modbus_RxCallback_Flag>
				Data_Register_cnt = 0;
 800be96:	2300      	movs	r3, #0
 800be98:	72fb      	strb	r3, [r7, #11]
				Addrs_Start = RS485RxMOData[3];
 800be9a:	4b44      	ldr	r3, [pc, #272]	@ (800bfac <FUN_Modbus_Read+0x248>)
 800be9c:	78db      	ldrb	r3, [r3, #3]
 800be9e:	72bb      	strb	r3, [r7, #10]
				Data_Word	= RS485RxMOData[5];
 800bea0:	4b42      	ldr	r3, [pc, #264]	@ (800bfac <FUN_Modbus_Read+0x248>)
 800bea2:	795b      	ldrb	r3, [r3, #5]
 800bea4:	727b      	strb	r3, [r7, #9]
				if(Addrs_Start == 0x40)
 800bea6:	7abb      	ldrb	r3, [r7, #10]
 800bea8:	2b40      	cmp	r3, #64	@ 0x40
 800beaa:	d14f      	bne.n	800bf4c <FUN_Modbus_Read+0x1e8>
					if(Data_Word > 1)
 800beac:	7a7b      	ldrb	r3, [r7, #9]
 800beae:	2b01      	cmp	r3, #1
 800beb0:	d905      	bls.n	800bebe <FUN_Modbus_Read+0x15a>
						FUN_Modbus_RxCallback_ERROR(Function, 0x02);
 800beb2:	7b3b      	ldrb	r3, [r7, #12]
 800beb4:	2102      	movs	r1, #2
 800beb6:	4618      	mov	r0, r3
 800beb8:	f7ff fcc4 	bl	800b844 <FUN_Modbus_RxCallback_ERROR>
}
 800bebc:	e15a      	b.n	800c174 <FUN_Modbus_Read+0x410>
						if(RS485RxMOData[5] == 1){
 800bebe:	4b3b      	ldr	r3, [pc, #236]	@ (800bfac <FUN_Modbus_Read+0x248>)
 800bec0:	795b      	ldrb	r3, [r3, #5]
 800bec2:	2b01      	cmp	r3, #1
 800bec4:	d10e      	bne.n	800bee4 <FUN_Modbus_Read+0x180>
							Gas_Sensor.Gas_Detect = 0;
 800bec6:	4b3c      	ldr	r3, [pc, #240]	@ (800bfb8 <FUN_Modbus_Read+0x254>)
 800bec8:	2200      	movs	r2, #0
 800beca:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38
							ui.Status.Bit.SMOKE_DETECT = 0;
 800bece:	4a3b      	ldr	r2, [pc, #236]	@ (800bfbc <FUN_Modbus_Read+0x258>)
 800bed0:	7853      	ldrb	r3, [r2, #1]
 800bed2:	f36f 0341 	bfc	r3, #1, #1
 800bed6:	7053      	strb	r3, [r2, #1]
							ui.temp_alarm_bit = 0;
 800bed8:	4b38      	ldr	r3, [pc, #224]	@ (800bfbc <FUN_Modbus_Read+0x258>)
 800beda:	2200      	movs	r2, #0
 800bedc:	761a      	strb	r2, [r3, #24]
							ui.temp_warring_bit = 0;
 800bede:	4b37      	ldr	r3, [pc, #220]	@ (800bfbc <FUN_Modbus_Read+0x258>)
 800bee0:	2200      	movs	r2, #0
 800bee2:	75da      	strb	r2, [r3, #23]
						Read_Data_Tx[0] = HsdID;
 800bee4:	4b32      	ldr	r3, [pc, #200]	@ (800bfb0 <FUN_Modbus_Read+0x24c>)
 800bee6:	881b      	ldrh	r3, [r3, #0]
 800bee8:	b2da      	uxtb	r2, r3
 800beea:	4b35      	ldr	r3, [pc, #212]	@ (800bfc0 <FUN_Modbus_Read+0x25c>)
 800beec:	701a      	strb	r2, [r3, #0]
						Read_Data_Tx[1] = 0x06;
 800beee:	4b34      	ldr	r3, [pc, #208]	@ (800bfc0 <FUN_Modbus_Read+0x25c>)
 800bef0:	2206      	movs	r2, #6
 800bef2:	705a      	strb	r2, [r3, #1]
						Read_Data_Tx[2] = 0xA0;
 800bef4:	4b32      	ldr	r3, [pc, #200]	@ (800bfc0 <FUN_Modbus_Read+0x25c>)
 800bef6:	22a0      	movs	r2, #160	@ 0xa0
 800bef8:	709a      	strb	r2, [r3, #2]
						Read_Data_Tx[3] = Addrs_Start;
 800befa:	4a31      	ldr	r2, [pc, #196]	@ (800bfc0 <FUN_Modbus_Read+0x25c>)
 800befc:	7abb      	ldrb	r3, [r7, #10]
 800befe:	70d3      	strb	r3, [r2, #3]
						Read_Data_Tx[4] = 0x00;
 800bf00:	4b2f      	ldr	r3, [pc, #188]	@ (800bfc0 <FUN_Modbus_Read+0x25c>)
 800bf02:	2200      	movs	r2, #0
 800bf04:	711a      	strb	r2, [r3, #4]
						Read_Data_Tx[5] = RS485RxMOData[5];
 800bf06:	4b29      	ldr	r3, [pc, #164]	@ (800bfac <FUN_Modbus_Read+0x248>)
 800bf08:	795a      	ldrb	r2, [r3, #5]
 800bf0a:	4b2d      	ldr	r3, [pc, #180]	@ (800bfc0 <FUN_Modbus_Read+0x25c>)
 800bf0c:	715a      	strb	r2, [r3, #5]
						CRCRes =CRC16((uint8_t*)&RS485RxMOData, 6);
 800bf0e:	2106      	movs	r1, #6
 800bf10:	4826      	ldr	r0, [pc, #152]	@ (800bfac <FUN_Modbus_Read+0x248>)
 800bf12:	f7ff fb17 	bl	800b544 <CRC16>
 800bf16:	4603      	mov	r3, r0
 800bf18:	80bb      	strh	r3, [r7, #4]
						Read_Data_Tx[7] = (uint8_t)(CRCRes >> 8);
 800bf1a:	88bb      	ldrh	r3, [r7, #4]
 800bf1c:	0a1b      	lsrs	r3, r3, #8
 800bf1e:	b29b      	uxth	r3, r3
 800bf20:	b2da      	uxtb	r2, r3
 800bf22:	4b27      	ldr	r3, [pc, #156]	@ (800bfc0 <FUN_Modbus_Read+0x25c>)
 800bf24:	71da      	strb	r2, [r3, #7]
						Read_Data_Tx[6] = (uint8_t)(CRCRes & 0xFF);
 800bf26:	88bb      	ldrh	r3, [r7, #4]
 800bf28:	b2da      	uxtb	r2, r3
 800bf2a:	4b25      	ldr	r3, [pc, #148]	@ (800bfc0 <FUN_Modbus_Read+0x25c>)
 800bf2c:	719a      	strb	r2, [r3, #6]
						RS48501_TxPos++;
 800bf2e:	4b25      	ldr	r3, [pc, #148]	@ (800bfc4 <FUN_Modbus_Read+0x260>)
 800bf30:	781b      	ldrb	r3, [r3, #0]
 800bf32:	3301      	adds	r3, #1
 800bf34:	b2da      	uxtb	r2, r3
 800bf36:	4b23      	ldr	r3, [pc, #140]	@ (800bfc4 <FUN_Modbus_Read+0x260>)
 800bf38:	701a      	strb	r2, [r3, #0]
						if(RS48501_TxPos >= 20)	RS48501_TxPos = 0;
 800bf3a:	4b22      	ldr	r3, [pc, #136]	@ (800bfc4 <FUN_Modbus_Read+0x260>)
 800bf3c:	781b      	ldrb	r3, [r3, #0]
 800bf3e:	2b13      	cmp	r3, #19
 800bf40:	f240 8118 	bls.w	800c174 <FUN_Modbus_Read+0x410>
 800bf44:	4b1f      	ldr	r3, [pc, #124]	@ (800bfc4 <FUN_Modbus_Read+0x260>)
 800bf46:	2200      	movs	r2, #0
 800bf48:	701a      	strb	r2, [r3, #0]
}
 800bf4a:	e113      	b.n	800c174 <FUN_Modbus_Read+0x410>
					if((Addrs_Start >= 0x10) && (Addrs_Start <= 0x1E))
 800bf4c:	7abb      	ldrb	r3, [r7, #10]
 800bf4e:	2b0f      	cmp	r3, #15
 800bf50:	d925      	bls.n	800bf9e <FUN_Modbus_Read+0x23a>
 800bf52:	7abb      	ldrb	r3, [r7, #10]
 800bf54:	2b1e      	cmp	r3, #30
 800bf56:	d822      	bhi.n	800bf9e <FUN_Modbus_Read+0x23a>
						if(Addrs_Start %2 == 0)
 800bf58:	7abb      	ldrb	r3, [r7, #10]
 800bf5a:	f003 0301 	and.w	r3, r3, #1
 800bf5e:	b2db      	uxtb	r3, r3
 800bf60:	2b00      	cmp	r3, #0
 800bf62:	d116      	bne.n	800bf92 <FUN_Modbus_Read+0x22e>
							Data_Register_cnt = Addrs_Start - 0x10;
 800bf64:	7abb      	ldrb	r3, [r7, #10]
 800bf66:	3b10      	subs	r3, #16
 800bf68:	72fb      	strb	r3, [r7, #11]
							Data_Register[Data_Register_cnt] 	= RS485RxMOData[4];
 800bf6a:	7afb      	ldrb	r3, [r7, #11]
 800bf6c:	4a0f      	ldr	r2, [pc, #60]	@ (800bfac <FUN_Modbus_Read+0x248>)
 800bf6e:	7911      	ldrb	r1, [r2, #4]
 800bf70:	4a15      	ldr	r2, [pc, #84]	@ (800bfc8 <FUN_Modbus_Read+0x264>)
 800bf72:	54d1      	strb	r1, [r2, r3]
							Data_Register[Data_Register_cnt+1] 	= RS485RxMOData[5];
 800bf74:	7afb      	ldrb	r3, [r7, #11]
 800bf76:	3301      	adds	r3, #1
 800bf78:	4a0c      	ldr	r2, [pc, #48]	@ (800bfac <FUN_Modbus_Read+0x248>)
 800bf7a:	7951      	ldrb	r1, [r2, #5]
 800bf7c:	4a12      	ldr	r2, [pc, #72]	@ (800bfc8 <FUN_Modbus_Read+0x264>)
 800bf7e:	54d1      	strb	r1, [r2, r3]
							FUN_Modbus_Write_save();
 800bf80:	f7ff fbde 	bl	800b740 <FUN_Modbus_Write_save>
							FUN_Modbus_RxCallback_ReadWriteData(Addrs_Start, 0x01, Function);
 800bf84:	7b3a      	ldrb	r2, [r7, #12]
 800bf86:	7abb      	ldrb	r3, [r7, #10]
 800bf88:	2101      	movs	r1, #1
 800bf8a:	4618      	mov	r0, r3
 800bf8c:	f7ff fc9c 	bl	800b8c8 <FUN_Modbus_RxCallback_ReadWriteData>
						if(Addrs_Start %2 == 0)
 800bf90:	e0f0      	b.n	800c174 <FUN_Modbus_Read+0x410>
							FUN_Modbus_RxCallback_ERROR(Function, 0x02);
 800bf92:	7b3b      	ldrb	r3, [r7, #12]
 800bf94:	2102      	movs	r1, #2
 800bf96:	4618      	mov	r0, r3
 800bf98:	f7ff fc54 	bl	800b844 <FUN_Modbus_RxCallback_ERROR>
						if(Addrs_Start %2 == 0)
 800bf9c:	e0ea      	b.n	800c174 <FUN_Modbus_Read+0x410>
						FUN_Modbus_RxCallback_ERROR(Function, 0x02);
 800bf9e:	7b3b      	ldrb	r3, [r7, #12]
 800bfa0:	2102      	movs	r1, #2
 800bfa2:	4618      	mov	r0, r3
 800bfa4:	f7ff fc4e 	bl	800b844 <FUN_Modbus_RxCallback_ERROR>
}
 800bfa8:	e0e4      	b.n	800c174 <FUN_Modbus_Read+0x410>
 800bfaa:	bf00      	nop
 800bfac:	20000558 	.word	0x20000558
 800bfb0:	20000572 	.word	0x20000572
 800bfb4:	20000574 	.word	0x20000574
 800bfb8:	200005c8 	.word	0x200005c8
 800bfbc:	200004f0 	.word	0x200004f0
 800bfc0:	200004b0 	.word	0x200004b0
 800bfc4:	20000524 	.word	0x20000524
 800bfc8:	200004d8 	.word	0x200004d8
			else if(RS485RxMOData[1] == 0x10)
 800bfcc:	4b6b      	ldr	r3, [pc, #428]	@ (800c17c <FUN_Modbus_Read+0x418>)
 800bfce:	785b      	ldrb	r3, [r3, #1]
 800bfd0:	2b10      	cmp	r3, #16
 800bfd2:	f040 80a5 	bne.w	800c120 <FUN_Modbus_Read+0x3bc>
				FUN_Modbus_RxCallback_Flag();
 800bfd6:	f7ff fb21 	bl	800b61c <FUN_Modbus_RxCallback_Flag>
				Data_Register_cnt = 0;
 800bfda:	2300      	movs	r3, #0
 800bfdc:	72fb      	strb	r3, [r7, #11]
				Addrs_Start = RS485RxMOData[3];
 800bfde:	4b67      	ldr	r3, [pc, #412]	@ (800c17c <FUN_Modbus_Read+0x418>)
 800bfe0:	78db      	ldrb	r3, [r3, #3]
 800bfe2:	72bb      	strb	r3, [r7, #10]
				Data_Word	= RS485RxMOData[5];
 800bfe4:	4b65      	ldr	r3, [pc, #404]	@ (800c17c <FUN_Modbus_Read+0x418>)
 800bfe6:	795b      	ldrb	r3, [r3, #5]
 800bfe8:	727b      	strb	r3, [r7, #9]
				ByteCount	= RS485RxMOData[6];
 800bfea:	4b64      	ldr	r3, [pc, #400]	@ (800c17c <FUN_Modbus_Read+0x418>)
 800bfec:	799b      	ldrb	r3, [r3, #6]
 800bfee:	723b      	strb	r3, [r7, #8]
				byteCountTo = Data_Word * 2;
 800bff0:	7a7b      	ldrb	r3, [r7, #9]
 800bff2:	005b      	lsls	r3, r3, #1
 800bff4:	71fb      	strb	r3, [r7, #7]
				Word_Max = 8 - ((Addrs_Start - 0x10) / 2);
 800bff6:	7abb      	ldrb	r3, [r7, #10]
 800bff8:	3b10      	subs	r3, #16
 800bffa:	0fda      	lsrs	r2, r3, #31
 800bffc:	4413      	add	r3, r2
 800bffe:	105b      	asrs	r3, r3, #1
 800c000:	425b      	negs	r3, r3
 800c002:	b2db      	uxtb	r3, r3
 800c004:	3308      	adds	r3, #8
 800c006:	75fb      	strb	r3, [r7, #23]
				Data_Register_cnt = Addrs_Start - 0x10;
 800c008:	7abb      	ldrb	r3, [r7, #10]
 800c00a:	3b10      	subs	r3, #16
 800c00c:	72fb      	strb	r3, [r7, #11]
				if((Addrs_Start >= 0x10) && (Addrs_Start <= 0x1E))
 800c00e:	7abb      	ldrb	r3, [r7, #10]
 800c010:	2b0f      	cmp	r3, #15
 800c012:	d97f      	bls.n	800c114 <FUN_Modbus_Read+0x3b0>
 800c014:	7abb      	ldrb	r3, [r7, #10]
 800c016:	2b1e      	cmp	r3, #30
 800c018:	d87c      	bhi.n	800c114 <FUN_Modbus_Read+0x3b0>
					if(Addrs_Start %2 == 0)
 800c01a:	7abb      	ldrb	r3, [r7, #10]
 800c01c:	f003 0301 	and.w	r3, r3, #1
 800c020:	b2db      	uxtb	r3, r3
 800c022:	2b00      	cmp	r3, #0
 800c024:	d170      	bne.n	800c108 <FUN_Modbus_Read+0x3a4>
						if(Data_Word < 9)
 800c026:	7a7b      	ldrb	r3, [r7, #9]
 800c028:	2b08      	cmp	r3, #8
 800c02a:	d867      	bhi.n	800c0fc <FUN_Modbus_Read+0x398>
							if(Data_Word > Word_Max)
 800c02c:	7a7a      	ldrb	r2, [r7, #9]
 800c02e:	7dfb      	ldrb	r3, [r7, #23]
 800c030:	429a      	cmp	r2, r3
 800c032:	d905      	bls.n	800c040 <FUN_Modbus_Read+0x2dc>
								FUN_Modbus_RxCallback_ERROR(Function, 0x02);
 800c034:	7b3b      	ldrb	r3, [r7, #12]
 800c036:	2102      	movs	r1, #2
 800c038:	4618      	mov	r0, r3
 800c03a:	f7ff fc03 	bl	800b844 <FUN_Modbus_RxCallback_ERROR>
					if(Addrs_Start %2 == 0)
 800c03e:	e098      	b.n	800c172 <FUN_Modbus_Read+0x40e>
								if(ByteCount == byteCountTo)
 800c040:	7a3a      	ldrb	r2, [r7, #8]
 800c042:	79fb      	ldrb	r3, [r7, #7]
 800c044:	429a      	cmp	r2, r3
 800c046:	d153      	bne.n	800c0f0 <FUN_Modbus_Read+0x38c>
									if(Data_Word == 0)
 800c048:	7a7b      	ldrb	r3, [r7, #9]
 800c04a:	2b00      	cmp	r3, #0
 800c04c:	d105      	bne.n	800c05a <FUN_Modbus_Read+0x2f6>
										FUN_Modbus_RxCallback_ERROR(Function, 0x03);
 800c04e:	7b3b      	ldrb	r3, [r7, #12]
 800c050:	2103      	movs	r1, #3
 800c052:	4618      	mov	r0, r3
 800c054:	f7ff fbf6 	bl	800b844 <FUN_Modbus_RxCallback_ERROR>
					if(Addrs_Start %2 == 0)
 800c058:	e08b      	b.n	800c172 <FUN_Modbus_Read+0x40e>
										jj = 7;
 800c05a:	2307      	movs	r3, #7
 800c05c:	757b      	strb	r3, [r7, #21]
										for(ii = Data_Register_cnt; ii < Data_Register_cnt + ByteCount; ii++)
 800c05e:	7afb      	ldrb	r3, [r7, #11]
 800c060:	75bb      	strb	r3, [r7, #22]
 800c062:	e00b      	b.n	800c07c <FUN_Modbus_Read+0x318>
											Data_Register[ii] = RS485RxMOData[jj++];
 800c064:	7d7b      	ldrb	r3, [r7, #21]
 800c066:	1c5a      	adds	r2, r3, #1
 800c068:	757a      	strb	r2, [r7, #21]
 800c06a:	4619      	mov	r1, r3
 800c06c:	7dbb      	ldrb	r3, [r7, #22]
 800c06e:	4a43      	ldr	r2, [pc, #268]	@ (800c17c <FUN_Modbus_Read+0x418>)
 800c070:	5c51      	ldrb	r1, [r2, r1]
 800c072:	4a43      	ldr	r2, [pc, #268]	@ (800c180 <FUN_Modbus_Read+0x41c>)
 800c074:	54d1      	strb	r1, [r2, r3]
										for(ii = Data_Register_cnt; ii < Data_Register_cnt + ByteCount; ii++)
 800c076:	7dbb      	ldrb	r3, [r7, #22]
 800c078:	3301      	adds	r3, #1
 800c07a:	75bb      	strb	r3, [r7, #22]
 800c07c:	7dba      	ldrb	r2, [r7, #22]
 800c07e:	7af9      	ldrb	r1, [r7, #11]
 800c080:	7a3b      	ldrb	r3, [r7, #8]
 800c082:	440b      	add	r3, r1
 800c084:	429a      	cmp	r2, r3
 800c086:	dbed      	blt.n	800c064 <FUN_Modbus_Read+0x300>
										FUN_Modbus_Write_save();
 800c088:	f7ff fb5a 	bl	800b740 <FUN_Modbus_Write_save>
										Read_Data_Tx[0] = HsdID;
 800c08c:	4b3d      	ldr	r3, [pc, #244]	@ (800c184 <FUN_Modbus_Read+0x420>)
 800c08e:	881b      	ldrh	r3, [r3, #0]
 800c090:	b2da      	uxtb	r2, r3
 800c092:	4b3d      	ldr	r3, [pc, #244]	@ (800c188 <FUN_Modbus_Read+0x424>)
 800c094:	701a      	strb	r2, [r3, #0]
										Read_Data_Tx[1] = 0x10;
 800c096:	4b3c      	ldr	r3, [pc, #240]	@ (800c188 <FUN_Modbus_Read+0x424>)
 800c098:	2210      	movs	r2, #16
 800c09a:	705a      	strb	r2, [r3, #1]
										Read_Data_Tx[2] = 0xA0;
 800c09c:	4b3a      	ldr	r3, [pc, #232]	@ (800c188 <FUN_Modbus_Read+0x424>)
 800c09e:	22a0      	movs	r2, #160	@ 0xa0
 800c0a0:	709a      	strb	r2, [r3, #2]
										Read_Data_Tx[3] = Addrs_Start;
 800c0a2:	4a39      	ldr	r2, [pc, #228]	@ (800c188 <FUN_Modbus_Read+0x424>)
 800c0a4:	7abb      	ldrb	r3, [r7, #10]
 800c0a6:	70d3      	strb	r3, [r2, #3]
										Read_Data_Tx[4] = 0x00;
 800c0a8:	4b37      	ldr	r3, [pc, #220]	@ (800c188 <FUN_Modbus_Read+0x424>)
 800c0aa:	2200      	movs	r2, #0
 800c0ac:	711a      	strb	r2, [r3, #4]
										Read_Data_Tx[5] = Data_Word;
 800c0ae:	4a36      	ldr	r2, [pc, #216]	@ (800c188 <FUN_Modbus_Read+0x424>)
 800c0b0:	7a7b      	ldrb	r3, [r7, #9]
 800c0b2:	7153      	strb	r3, [r2, #5]
										CRCRes =CRC16((uint8_t*)&RS485RxMOData, 6);
 800c0b4:	2106      	movs	r1, #6
 800c0b6:	4831      	ldr	r0, [pc, #196]	@ (800c17c <FUN_Modbus_Read+0x418>)
 800c0b8:	f7ff fa44 	bl	800b544 <CRC16>
 800c0bc:	4603      	mov	r3, r0
 800c0be:	80bb      	strh	r3, [r7, #4]
										Read_Data_Tx[7] = (uint8_t)(CRCRes >> 8);
 800c0c0:	88bb      	ldrh	r3, [r7, #4]
 800c0c2:	0a1b      	lsrs	r3, r3, #8
 800c0c4:	b29b      	uxth	r3, r3
 800c0c6:	b2da      	uxtb	r2, r3
 800c0c8:	4b2f      	ldr	r3, [pc, #188]	@ (800c188 <FUN_Modbus_Read+0x424>)
 800c0ca:	71da      	strb	r2, [r3, #7]
										Read_Data_Tx[6] = (uint8_t)(CRCRes & 0xFF);
 800c0cc:	88bb      	ldrh	r3, [r7, #4]
 800c0ce:	b2da      	uxtb	r2, r3
 800c0d0:	4b2d      	ldr	r3, [pc, #180]	@ (800c188 <FUN_Modbus_Read+0x424>)
 800c0d2:	719a      	strb	r2, [r3, #6]
										RS48501_TxPos++;
 800c0d4:	4b2d      	ldr	r3, [pc, #180]	@ (800c18c <FUN_Modbus_Read+0x428>)
 800c0d6:	781b      	ldrb	r3, [r3, #0]
 800c0d8:	3301      	adds	r3, #1
 800c0da:	b2da      	uxtb	r2, r3
 800c0dc:	4b2b      	ldr	r3, [pc, #172]	@ (800c18c <FUN_Modbus_Read+0x428>)
 800c0de:	701a      	strb	r2, [r3, #0]
										if(RS48501_TxPos >= 20)	RS48501_TxPos = 0;
 800c0e0:	4b2a      	ldr	r3, [pc, #168]	@ (800c18c <FUN_Modbus_Read+0x428>)
 800c0e2:	781b      	ldrb	r3, [r3, #0]
 800c0e4:	2b13      	cmp	r3, #19
 800c0e6:	d944      	bls.n	800c172 <FUN_Modbus_Read+0x40e>
 800c0e8:	4b28      	ldr	r3, [pc, #160]	@ (800c18c <FUN_Modbus_Read+0x428>)
 800c0ea:	2200      	movs	r2, #0
 800c0ec:	701a      	strb	r2, [r3, #0]
					if(Addrs_Start %2 == 0)
 800c0ee:	e040      	b.n	800c172 <FUN_Modbus_Read+0x40e>
									FUN_Modbus_RxCallback_ERROR(Function, 0x02);
 800c0f0:	7b3b      	ldrb	r3, [r7, #12]
 800c0f2:	2102      	movs	r1, #2
 800c0f4:	4618      	mov	r0, r3
 800c0f6:	f7ff fba5 	bl	800b844 <FUN_Modbus_RxCallback_ERROR>
					if(Addrs_Start %2 == 0)
 800c0fa:	e03a      	b.n	800c172 <FUN_Modbus_Read+0x40e>
							FUN_Modbus_RxCallback_ERROR(Function, 0x02);
 800c0fc:	7b3b      	ldrb	r3, [r7, #12]
 800c0fe:	2102      	movs	r1, #2
 800c100:	4618      	mov	r0, r3
 800c102:	f7ff fb9f 	bl	800b844 <FUN_Modbus_RxCallback_ERROR>
					if(Addrs_Start %2 == 0)
 800c106:	e034      	b.n	800c172 <FUN_Modbus_Read+0x40e>
						FUN_Modbus_RxCallback_ERROR(Function, 0x02);
 800c108:	7b3b      	ldrb	r3, [r7, #12]
 800c10a:	2102      	movs	r1, #2
 800c10c:	4618      	mov	r0, r3
 800c10e:	f7ff fb99 	bl	800b844 <FUN_Modbus_RxCallback_ERROR>
					if(Addrs_Start %2 == 0)
 800c112:	e02e      	b.n	800c172 <FUN_Modbus_Read+0x40e>
					FUN_Modbus_RxCallback_ERROR(Function, 0x02);
 800c114:	7b3b      	ldrb	r3, [r7, #12]
 800c116:	2102      	movs	r1, #2
 800c118:	4618      	mov	r0, r3
 800c11a:	f7ff fb93 	bl	800b844 <FUN_Modbus_RxCallback_ERROR>
}
 800c11e:	e029      	b.n	800c174 <FUN_Modbus_Read+0x410>
				FUN_Modbus_RxCallback_ERROR(Function, 0x01);
 800c120:	7b3b      	ldrb	r3, [r7, #12]
 800c122:	2101      	movs	r1, #1
 800c124:	4618      	mov	r0, r3
 800c126:	f7ff fb8d 	bl	800b844 <FUN_Modbus_RxCallback_ERROR>
}
 800c12a:	e023      	b.n	800c174 <FUN_Modbus_Read+0x410>
			Function = RS485RxMOData[1];
 800c12c:	4b13      	ldr	r3, [pc, #76]	@ (800c17c <FUN_Modbus_Read+0x418>)
 800c12e:	785b      	ldrb	r3, [r3, #1]
 800c130:	733b      	strb	r3, [r7, #12]
			FUN_Modbus_RxCallback_ERROR(Function, 0x03);
 800c132:	7b3b      	ldrb	r3, [r7, #12]
 800c134:	2103      	movs	r1, #3
 800c136:	4618      	mov	r0, r3
 800c138:	f7ff fb84 	bl	800b844 <FUN_Modbus_RxCallback_ERROR>
			RS485Rx.Rx_cnt = 0;
 800c13c:	4b14      	ldr	r3, [pc, #80]	@ (800c190 <FUN_Modbus_Read+0x42c>)
 800c13e:	2200      	movs	r2, #0
 800c140:	829a      	strh	r2, [r3, #20]
			RS485Rx.result_MO = 0;
 800c142:	4b13      	ldr	r3, [pc, #76]	@ (800c190 <FUN_Modbus_Read+0x42c>)
 800c144:	2200      	movs	r2, #0
 800c146:	75da      	strb	r2, [r3, #23]
}
 800c148:	e014      	b.n	800c174 <FUN_Modbus_Read+0x410>
		RS485Rx.Rx_cnt = 0;
 800c14a:	4b11      	ldr	r3, [pc, #68]	@ (800c190 <FUN_Modbus_Read+0x42c>)
 800c14c:	2200      	movs	r2, #0
 800c14e:	829a      	strh	r2, [r3, #20]
		RS485Rx.result_MO = 0;
 800c150:	4b0f      	ldr	r3, [pc, #60]	@ (800c190 <FUN_Modbus_Read+0x42c>)
 800c152:	2200      	movs	r2, #0
 800c154:	75da      	strb	r2, [r3, #23]
		for (uint16_t i = 0; i < 25 ; i++){
 800c156:	2300      	movs	r3, #0
 800c158:	81fb      	strh	r3, [r7, #14]
 800c15a:	e006      	b.n	800c16a <FUN_Modbus_Read+0x406>
			 RS485RxMOData[i] = 0x00;
 800c15c:	89fb      	ldrh	r3, [r7, #14]
 800c15e:	4a07      	ldr	r2, [pc, #28]	@ (800c17c <FUN_Modbus_Read+0x418>)
 800c160:	2100      	movs	r1, #0
 800c162:	54d1      	strb	r1, [r2, r3]
		for (uint16_t i = 0; i < 25 ; i++){
 800c164:	89fb      	ldrh	r3, [r7, #14]
 800c166:	3301      	adds	r3, #1
 800c168:	81fb      	strh	r3, [r7, #14]
 800c16a:	89fb      	ldrh	r3, [r7, #14]
 800c16c:	2b18      	cmp	r3, #24
 800c16e:	d9f5      	bls.n	800c15c <FUN_Modbus_Read+0x3f8>
}
 800c170:	e000      	b.n	800c174 <FUN_Modbus_Read+0x410>
					if(Addrs_Start %2 == 0)
 800c172:	bf00      	nop
}
 800c174:	bf00      	nop
 800c176:	3718      	adds	r7, #24
 800c178:	46bd      	mov	sp, r7
 800c17a:	bd80      	pop	{r7, pc}
 800c17c:	20000558 	.word	0x20000558
 800c180:	200004d8 	.word	0x200004d8
 800c184:	20000572 	.word	0x20000572
 800c188:	200004b0 	.word	0x200004b0
 800c18c:	20000524 	.word	0x20000524
 800c190:	20000574 	.word	0x20000574

0800c194 <RS485_Init>:
/****************************************************************************/
/*	Overview	:															*/
/*	Return value:	void													*/
/****************************************************************************/
void RS485_Init(void)
{
 800c194:	b580      	push	{r7, lr}
 800c196:	af00      	add	r7, sp, #0
	// Init ID
	HsdID = ui.ID;
 800c198:	4b19      	ldr	r3, [pc, #100]	@ (800c200 <RS485_Init+0x6c>)
 800c19a:	781b      	ldrb	r3, [r3, #0]
 800c19c:	461a      	mov	r2, r3
 800c19e:	4b19      	ldr	r3, [pc, #100]	@ (800c204 <RS485_Init+0x70>)
 800c1a0:	801a      	strh	r2, [r3, #0]
	// Init Status
	//RS485Tx.running_bit = 1;
	ui.Status.Bit.RUNNING = 1;
 800c1a2:	4a17      	ldr	r2, [pc, #92]	@ (800c200 <RS485_Init+0x6c>)
 800c1a4:	7853      	ldrb	r3, [r2, #1]
 800c1a6:	f043 0301 	orr.w	r3, r3, #1
 800c1aa:	7053      	strb	r3, [r2, #1]
	RS485Rx.detect_staet_reset_bit = 0;
 800c1ac:	4b16      	ldr	r3, [pc, #88]	@ (800c208 <RS485_Init+0x74>)
 800c1ae:	2200      	movs	r2, #0
 800c1b0:	801a      	strh	r2, [r3, #0]
	RS485Rx.smoke_detect_set_bit = 0;
 800c1b2:	4b15      	ldr	r3, [pc, #84]	@ (800c208 <RS485_Init+0x74>)
 800c1b4:	2200      	movs	r2, #0
 800c1b6:	709a      	strb	r2, [r3, #2]
	RS485Rx.smoke_detect_set_val = 0;
 800c1b8:	4b13      	ldr	r3, [pc, #76]	@ (800c208 <RS485_Init+0x74>)
 800c1ba:	2200      	movs	r2, #0
 800c1bc:	809a      	strh	r2, [r3, #4]
	ui.TxCount = 0;
 800c1be:	4b10      	ldr	r3, [pc, #64]	@ (800c200 <RS485_Init+0x6c>)
 800c1c0:	2200      	movs	r2, #0
 800c1c2:	f883 202e 	strb.w	r2, [r3, #46]	@ 0x2e
	RS485Rx.Rx_cnt = 0;
 800c1c6:	4b10      	ldr	r3, [pc, #64]	@ (800c208 <RS485_Init+0x74>)
 800c1c8:	2200      	movs	r2, #0
 800c1ca:	829a      	strh	r2, [r3, #20]
	RS485Rx.Detection_Error = 0;
 800c1cc:	4b0e      	ldr	r3, [pc, #56]	@ (800c208 <RS485_Init+0x74>)
 800c1ce:	2200      	movs	r2, #0
 800c1d0:	841a      	strh	r2, [r3, #32]
	EEPROM.SaveData_Flag = 0;
 800c1d2:	4b0e      	ldr	r3, [pc, #56]	@ (800c20c <RS485_Init+0x78>)
 800c1d4:	2200      	movs	r2, #0
 800c1d6:	701a      	strb	r2, [r3, #0]
	//ui.temp_warring_bit = 0;
	//ui.SMK_Level = RANK_1;
	//ui.Protocol_Type = 1;
	RS485_Baudrate_Init(ui.Baudrate);
 800c1d8:	4b09      	ldr	r3, [pc, #36]	@ (800c200 <RS485_Init+0x6c>)
 800c1da:	f893 3032 	ldrb.w	r3, [r3, #50]	@ 0x32
 800c1de:	4618      	mov	r0, r3
 800c1e0:	f001 f894 	bl	800d30c <RS485_Baudrate_Init>
	HAL_UART_Receive_IT(&huart5, &RS485RxA, 1);
 800c1e4:	2201      	movs	r2, #1
 800c1e6:	490a      	ldr	r1, [pc, #40]	@ (800c210 <RS485_Init+0x7c>)
 800c1e8:	480a      	ldr	r0, [pc, #40]	@ (800c214 <RS485_Init+0x80>)
 800c1ea:	f008 fdbb 	bl	8014d64 <HAL_UART_Receive_IT>
	RS485_RE();
 800c1ee:	2200      	movs	r2, #0
 800c1f0:	2110      	movs	r1, #16
 800c1f2:	4809      	ldr	r0, [pc, #36]	@ (800c218 <RS485_Init+0x84>)
 800c1f4:	f005 fc60 	bl	8011ab8 <HAL_GPIO_WritePin>

	FUN_Modbus_init();
 800c1f8:	f7ff f9e2 	bl	800b5c0 <FUN_Modbus_init>
}
 800c1fc:	bf00      	nop
 800c1fe:	bd80      	pop	{r7, pc}
 800c200:	200004f0 	.word	0x200004f0
 800c204:	20000572 	.word	0x20000572
 800c208:	20000574 	.word	0x20000574
 800c20c:	20000298 	.word	0x20000298
 800c210:	200005c4 	.word	0x200005c4
 800c214:	200009b0 	.word	0x200009b0
 800c218:	48000400 	.word	0x48000400

0800c21c <FUN_RS485_routine>:
/****************************************************************************/
/*	Overview	:	변경 ID 값 Update, RS485 통신 에러 점검                                          */
/*	Return value:	void													*/
/****************************************************************************/
void FUN_RS485_routine(void)
{
 800c21c:	b580      	push	{r7, lr}
 800c21e:	af00      	add	r7, sp, #0
	HsdID = ui.ID;
 800c220:	4b04      	ldr	r3, [pc, #16]	@ (800c234 <FUN_RS485_routine+0x18>)
 800c222:	781b      	ldrb	r3, [r3, #0]
 800c224:	461a      	mov	r2, r3
 800c226:	4b04      	ldr	r3, [pc, #16]	@ (800c238 <FUN_RS485_routine+0x1c>)
 800c228:	801a      	strh	r2, [r3, #0]
	FUN_RS485_Error_routine();
 800c22a:	f000 fff3 	bl	800d214 <FUN_RS485_Error_routine>
}
 800c22e:	bf00      	nop
 800c230:	bd80      	pop	{r7, pc}
 800c232:	bf00      	nop
 800c234:	200004f0 	.word	0x200004f0
 800c238:	20000572 	.word	0x20000572
 800c23c:	00000000 	.word	0x00000000

0800c240 <AddF_ReqDataToPC>:
/*	Overview	:	RS485-01 - Make Frame and Send to 상위 제어기(PC or PLC) 	*/
/*	Return value:	void													*/
/****************************************************************************/
/* Example: Sensor --> PC : AddF_ReqDataToPC(0,18,0x05A1,0x01); */
void AddF_ReqDataToPC(uint16_t size, uint16_t cmd, uint8_t code )  // 데이터 송신을 위한 프레임 구성 / 전송 준비 인듯
{
 800c240:	b580      	push	{r7, lr}
 800c242:	b08a      	sub	sp, #40	@ 0x28
 800c244:	af00      	add	r7, sp, #0
 800c246:	4603      	mov	r3, r0
 800c248:	80fb      	strh	r3, [r7, #6]
 800c24a:	460b      	mov	r3, r1
 800c24c:	80bb      	strh	r3, [r7, #4]
 800c24e:	4613      	mov	r3, r2
 800c250:	70fb      	strb	r3, [r7, #3]
	uint8_t RS48501_TxBuf[26];
	uint16_t checksum, ii;
	int16_t intTmp;

	//프레임
	RS48501_TxBuf[0] = PACKET_STX;
 800c252:	2353      	movs	r3, #83	@ 0x53
 800c254:	723b      	strb	r3, [r7, #8]
	//Length 길이
	RS48501_TxBuf[1] = (uint8_t)(size>> 8);
 800c256:	88fb      	ldrh	r3, [r7, #6]
 800c258:	0a1b      	lsrs	r3, r3, #8
 800c25a:	b29b      	uxth	r3, r3
 800c25c:	b2db      	uxtb	r3, r3
 800c25e:	727b      	strb	r3, [r7, #9]
	RS48501_TxBuf[2] = (uint8_t)(size & 0xFF);
 800c260:	88fb      	ldrh	r3, [r7, #6]
 800c262:	b2db      	uxtb	r3, r3
 800c264:	72bb      	strb	r3, [r7, #10]
	//CMD
	RS48501_TxBuf[3] = (uint8_t)(cmd>> 8);
 800c266:	88bb      	ldrh	r3, [r7, #4]
 800c268:	0a1b      	lsrs	r3, r3, #8
 800c26a:	b29b      	uxth	r3, r3
 800c26c:	b2db      	uxtb	r3, r3
 800c26e:	72fb      	strb	r3, [r7, #11]
	RS48501_TxBuf[4] = (uint8_t)(cmd & 0xFF);
 800c270:	88bb      	ldrh	r3, [r7, #4]
 800c272:	b2db      	uxtb	r3, r3
 800c274:	733b      	strb	r3, [r7, #12]
	//code
	RS48501_TxBuf[5] = code;
 800c276:	78fb      	ldrb	r3, [r7, #3]
 800c278:	737b      	strb	r3, [r7, #13]

	// Tx Count
	ui.TxCount++;
 800c27a:	4b2c      	ldr	r3, [pc, #176]	@ (800c32c <AddF_ReqDataToPC+0xec>)
 800c27c:	f893 302e 	ldrb.w	r3, [r3, #46]	@ 0x2e
 800c280:	3301      	adds	r3, #1
 800c282:	b2da      	uxtb	r2, r3
 800c284:	4b29      	ldr	r3, [pc, #164]	@ (800c32c <AddF_ReqDataToPC+0xec>)
 800c286:	f883 202e 	strb.w	r2, [r3, #46]	@ 0x2e
	RS48501_TxBuf[6] = ui.TxCount;
 800c28a:	4b28      	ldr	r3, [pc, #160]	@ (800c32c <AddF_ReqDataToPC+0xec>)
 800c28c:	f893 302e 	ldrb.w	r3, [r3, #46]	@ 0x2e
 800c290:	73bb      	strb	r3, [r7, #14]

	// HSD ID Update
	RS48501_TxBuf[7] = HsdID;
 800c292:	4b27      	ldr	r3, [pc, #156]	@ (800c330 <AddF_ReqDataToPC+0xf0>)
 800c294:	881b      	ldrh	r3, [r3, #0]
 800c296:	b2db      	uxtb	r3, r3
 800c298:	73fb      	strb	r3, [r7, #15]

	/* Data Range */
	// Status(MSB)
	// 상태 추가에 대해서 고민 필요(Display Slip, Buzzer 설정, 연기감지농도 설정, End_Code 설정, HeartBit 설정)
	RS48501_TxBuf[8] = 0x00;
 800c29a:	2300      	movs	r3, #0
 800c29c:	743b      	strb	r3, [r7, #16]
	//Disable slip
	RS48501_TxBuf[8] = 0x00;
 800c29e:	2300      	movs	r3, #0
 800c2a0:	743b      	strb	r3, [r7, #16]
	//부저
	RS48501_TxBuf[8] |= 0x00 << 1;
 800c2a2:	7c3b      	ldrb	r3, [r7, #16]
 800c2a4:	743b      	strb	r3, [r7, #16]
	//연기 감지 LEVEL
	RS48501_TxBuf[8] |= ui.SMK_Level << 2;
 800c2a6:	7c3b      	ldrb	r3, [r7, #16]
 800c2a8:	b25a      	sxtb	r2, r3
 800c2aa:	4b20      	ldr	r3, [pc, #128]	@ (800c32c <AddF_ReqDataToPC+0xec>)
 800c2ac:	7c1b      	ldrb	r3, [r3, #16]
 800c2ae:	009b      	lsls	r3, r3, #2
 800c2b0:	b25b      	sxtb	r3, r3
 800c2b2:	4313      	orrs	r3, r2
 800c2b4:	b25b      	sxtb	r3, r3
 800c2b6:	b2db      	uxtb	r3, r3
 800c2b8:	743b      	strb	r3, [r7, #16]
//	RS48501_TxBuf[8] |= Adc.SMK_Level << 2;
	//Heartbeat
	RS48501_TxBuf[8] |= ui.HeartBit << 4;
 800c2ba:	7c3b      	ldrb	r3, [r7, #16]
 800c2bc:	b25a      	sxtb	r2, r3
 800c2be:	4b1b      	ldr	r3, [pc, #108]	@ (800c32c <AddF_ReqDataToPC+0xec>)
 800c2c0:	f893 302f 	ldrb.w	r3, [r3, #47]	@ 0x2f
 800c2c4:	011b      	lsls	r3, r3, #4
 800c2c6:	b25b      	sxtb	r3, r3
 800c2c8:	4313      	orrs	r3, r2
 800c2ca:	b25b      	sxtb	r3, r3
 800c2cc:	b2db      	uxtb	r3, r3
 800c2ce:	743b      	strb	r3, [r7, #16]
//	RS48501_TxBuf[8] |= Button.Heatbit << 4;
//	RS48501_TxBuf[8] |= Button.Heatbit << 4;

	// Status(LSB)
	// Update Error Status
	if((Error.SHT30_Error == 1) || (EEPROM.Error == 1) || (RS485Rx.Checksum_Error == 1))
 800c2d0:	4b18      	ldr	r3, [pc, #96]	@ (800c334 <AddF_ReqDataToPC+0xf4>)
 800c2d2:	88db      	ldrh	r3, [r3, #6]
 800c2d4:	2b01      	cmp	r3, #1
 800c2d6:	d009      	beq.n	800c2ec <AddF_ReqDataToPC+0xac>
 800c2d8:	4b17      	ldr	r3, [pc, #92]	@ (800c338 <AddF_ReqDataToPC+0xf8>)
 800c2da:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 800c2de:	2b01      	cmp	r3, #1
 800c2e0:	d004      	beq.n	800c2ec <AddF_ReqDataToPC+0xac>
 800c2e2:	4b16      	ldr	r3, [pc, #88]	@ (800c33c <AddF_ReqDataToPC+0xfc>)
 800c2e4:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 800c2e8:	2b01      	cmp	r3, #1
 800c2ea:	d129      	bne.n	800c340 <AddF_ReqDataToPC+0x100>
	{
		ui.Detection_Error = 1;
 800c2ec:	4b0f      	ldr	r3, [pc, #60]	@ (800c32c <AddF_ReqDataToPC+0xec>)
 800c2ee:	2201      	movs	r2, #1
 800c2f0:	f883 202c 	strb.w	r2, [r3, #44]	@ 0x2c
		if(Error.SHT30_Error == 1){
 800c2f4:	4b0f      	ldr	r3, [pc, #60]	@ (800c334 <AddF_ReqDataToPC+0xf4>)
 800c2f6:	88db      	ldrh	r3, [r3, #6]
 800c2f8:	2b01      	cmp	r3, #1
 800c2fa:	d103      	bne.n	800c304 <AddF_ReqDataToPC+0xc4>
			ui.ErrorCode = 0x01;
 800c2fc:	4b0b      	ldr	r3, [pc, #44]	@ (800c32c <AddF_ReqDataToPC+0xec>)
 800c2fe:	2201      	movs	r2, #1
 800c300:	f883 202d 	strb.w	r2, [r3, #45]	@ 0x2d
		}
		if(EEPROM.Error == 1){
 800c304:	4b0c      	ldr	r3, [pc, #48]	@ (800c338 <AddF_ReqDataToPC+0xf8>)
 800c306:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 800c30a:	2b01      	cmp	r3, #1
 800c30c:	d103      	bne.n	800c316 <AddF_ReqDataToPC+0xd6>
			ui.ErrorCode = 0x02;
 800c30e:	4b07      	ldr	r3, [pc, #28]	@ (800c32c <AddF_ReqDataToPC+0xec>)
 800c310:	2202      	movs	r2, #2
 800c312:	f883 202d 	strb.w	r2, [r3, #45]	@ 0x2d
		}
		if(RS485Rx.Checksum_Error == 1){
 800c316:	4b09      	ldr	r3, [pc, #36]	@ (800c33c <AddF_ReqDataToPC+0xfc>)
 800c318:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 800c31c:	2b01      	cmp	r3, #1
 800c31e:	d117      	bne.n	800c350 <AddF_ReqDataToPC+0x110>
			ui.ErrorCode = 0x03;
 800c320:	4b02      	ldr	r3, [pc, #8]	@ (800c32c <AddF_ReqDataToPC+0xec>)
 800c322:	2203      	movs	r2, #3
 800c324:	f883 202d 	strb.w	r2, [r3, #45]	@ 0x2d
		if(RS485Rx.Checksum_Error == 1){
 800c328:	e012      	b.n	800c350 <AddF_ReqDataToPC+0x110>
 800c32a:	bf00      	nop
 800c32c:	200004f0 	.word	0x200004f0
 800c330:	20000572 	.word	0x20000572
 800c334:	200006d4 	.word	0x200006d4
 800c338:	20000298 	.word	0x20000298
 800c33c:	20000574 	.word	0x20000574
		}
	}
	else{
		ui.ErrorCode = 0x00;
 800c340:	4bad      	ldr	r3, [pc, #692]	@ (800c5f8 <AddF_ReqDataToPC+0x3b8>)
 800c342:	2200      	movs	r2, #0
 800c344:	f883 202d 	strb.w	r2, [r3, #45]	@ 0x2d
		ui.Detection_Error = 0;
 800c348:	4bab      	ldr	r3, [pc, #684]	@ (800c5f8 <AddF_ReqDataToPC+0x3b8>)
 800c34a:	2200      	movs	r2, #0
 800c34c:	f883 202c 	strb.w	r2, [r3, #44]	@ 0x2c
	}
	RS48501_TxBuf[9] = 0x00;	// Status byte init
 800c350:	2300      	movs	r3, #0
 800c352:	747b      	strb	r3, [r7, #17]
    // Running
	RS48501_TxBuf[9] = ui.Status.Bit.RUNNING;
 800c354:	4ba8      	ldr	r3, [pc, #672]	@ (800c5f8 <AddF_ReqDataToPC+0x3b8>)
 800c356:	785b      	ldrb	r3, [r3, #1]
 800c358:	f3c3 0300 	ubfx	r3, r3, #0, #1
 800c35c:	b2db      	uxtb	r3, r3
 800c35e:	747b      	strb	r3, [r7, #17]
	//연기 감지
	RS48501_TxBuf[9] |= (ui.Status.Bit.SMOKE_DETECT << 1);//(RS485Tx.smoke_detect_on_bit << 1);
 800c360:	7c7b      	ldrb	r3, [r7, #17]
 800c362:	b25a      	sxtb	r2, r3
 800c364:	4ba4      	ldr	r3, [pc, #656]	@ (800c5f8 <AddF_ReqDataToPC+0x3b8>)
 800c366:	785b      	ldrb	r3, [r3, #1]
 800c368:	f3c3 0340 	ubfx	r3, r3, #1, #1
 800c36c:	b2db      	uxtb	r3, r3
 800c36e:	005b      	lsls	r3, r3, #1
 800c370:	b25b      	sxtb	r3, r3
 800c372:	4313      	orrs	r3, r2
 800c374:	b25b      	sxtb	r3, r3
 800c376:	b2db      	uxtb	r3, r3
 800c378:	747b      	strb	r3, [r7, #17]
	//온도 경고
	RS48501_TxBuf[9] |= (ui.temp_warring_bit << 2);
 800c37a:	7c7b      	ldrb	r3, [r7, #17]
 800c37c:	b25a      	sxtb	r2, r3
 800c37e:	4b9e      	ldr	r3, [pc, #632]	@ (800c5f8 <AddF_ReqDataToPC+0x3b8>)
 800c380:	7ddb      	ldrb	r3, [r3, #23]
 800c382:	009b      	lsls	r3, r3, #2
 800c384:	b25b      	sxtb	r3, r3
 800c386:	4313      	orrs	r3, r2
 800c388:	b25b      	sxtb	r3, r3
 800c38a:	b2db      	uxtb	r3, r3
 800c38c:	747b      	strb	r3, [r7, #17]
	//온도 알람
	RS48501_TxBuf[9] |= (ui.temp_alarm_bit << 3);
 800c38e:	7c7b      	ldrb	r3, [r7, #17]
 800c390:	b25a      	sxtb	r2, r3
 800c392:	4b99      	ldr	r3, [pc, #612]	@ (800c5f8 <AddF_ReqDataToPC+0x3b8>)
 800c394:	7e1b      	ldrb	r3, [r3, #24]
 800c396:	00db      	lsls	r3, r3, #3
 800c398:	b25b      	sxtb	r3, r3
 800c39a:	4313      	orrs	r3, r2
 800c39c:	b25b      	sxtb	r3, r3
 800c39e:	b2db      	uxtb	r3, r3
 800c3a0:	747b      	strb	r3, [r7, #17]
	//감지기 에러
	RS48501_TxBuf[9] |= (ui.Detection_Error << 4);
 800c3a2:	7c7b      	ldrb	r3, [r7, #17]
 800c3a4:	b25a      	sxtb	r2, r3
 800c3a6:	4b94      	ldr	r3, [pc, #592]	@ (800c5f8 <AddF_ReqDataToPC+0x3b8>)
 800c3a8:	f893 302c 	ldrb.w	r3, [r3, #44]	@ 0x2c
 800c3ac:	011b      	lsls	r3, r3, #4
 800c3ae:	b25b      	sxtb	r3, r3
 800c3b0:	4313      	orrs	r3, r2
 800c3b2:	b25b      	sxtb	r3, r3
 800c3b4:	b2db      	uxtb	r3, r3
 800c3b6:	747b      	strb	r3, [r7, #17]
	//온도 enable/disable
	RS48501_TxBuf[9] |= (ui.temp_alarm_enable << 5);
 800c3b8:	7c7b      	ldrb	r3, [r7, #17]
 800c3ba:	b25a      	sxtb	r2, r3
 800c3bc:	4b8e      	ldr	r3, [pc, #568]	@ (800c5f8 <AddF_ReqDataToPC+0x3b8>)
 800c3be:	7d9b      	ldrb	r3, [r3, #22]
 800c3c0:	015b      	lsls	r3, r3, #5
 800c3c2:	b25b      	sxtb	r3, r3
 800c3c4:	4313      	orrs	r3, r2
 800c3c6:	b25b      	sxtb	r3, r3
 800c3c8:	b2db      	uxtb	r3, r3
 800c3ca:	747b      	strb	r3, [r7, #17]
	//온도 경고 동작
	RS48501_TxBuf[9] |= (ui.temp_warring_maintain_bit << 6);
 800c3cc:	7c7b      	ldrb	r3, [r7, #17]
 800c3ce:	b25a      	sxtb	r2, r3
 800c3d0:	4b89      	ldr	r3, [pc, #548]	@ (800c5f8 <AddF_ReqDataToPC+0x3b8>)
 800c3d2:	7e5b      	ldrb	r3, [r3, #25]
 800c3d4:	019b      	lsls	r3, r3, #6
 800c3d6:	b25b      	sxtb	r3, r3
 800c3d8:	4313      	orrs	r3, r2
 800c3da:	b25b      	sxtb	r3, r3
 800c3dc:	b2db      	uxtb	r3, r3
 800c3de:	747b      	strb	r3, [r7, #17]
	//온도 알람 동작
	RS48501_TxBuf[9] |= (ui.temp_alarm_maintain_bit << 7);
 800c3e0:	7c7b      	ldrb	r3, [r7, #17]
 800c3e2:	b25a      	sxtb	r2, r3
 800c3e4:	4b84      	ldr	r3, [pc, #528]	@ (800c5f8 <AddF_ReqDataToPC+0x3b8>)
 800c3e6:	7e9b      	ldrb	r3, [r3, #26]
 800c3e8:	01db      	lsls	r3, r3, #7
 800c3ea:	b25b      	sxtb	r3, r3
 800c3ec:	4313      	orrs	r3, r2
 800c3ee:	b25b      	sxtb	r3, r3
 800c3f0:	b2db      	uxtb	r3, r3
 800c3f2:	747b      	strb	r3, [r7, #17]

	//ErrorCode
	RS48501_TxBuf[10] = ui.ErrorCode;
 800c3f4:	4b80      	ldr	r3, [pc, #512]	@ (800c5f8 <AddF_ReqDataToPC+0x3b8>)
 800c3f6:	f893 302d 	ldrb.w	r3, [r3, #45]	@ 0x2d
 800c3fa:	74bb      	strb	r3, [r7, #18]

	// Update Analog Data
	// 온도/습도 값
	// 온도경고/알람 기준값, 편차 기준값
	RS485Rx.ff_cTemp_warring_R = ((int16_t)((ui.temp_warring+0.001) * 100));
 800c3fc:	4b7e      	ldr	r3, [pc, #504]	@ (800c5f8 <AddF_ReqDataToPC+0x3b8>)
 800c3fe:	69db      	ldr	r3, [r3, #28]
 800c400:	4618      	mov	r0, r3
 800c402:	f7fc f86d 	bl	80084e0 <__aeabi_f2d>
 800c406:	a37a      	add	r3, pc, #488	@ (adr r3, 800c5f0 <AddF_ReqDataToPC+0x3b0>)
 800c408:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c40c:	f7fb ff0a 	bl	8008224 <__adddf3>
 800c410:	4602      	mov	r2, r0
 800c412:	460b      	mov	r3, r1
 800c414:	4610      	mov	r0, r2
 800c416:	4619      	mov	r1, r3
 800c418:	f04f 0200 	mov.w	r2, #0
 800c41c:	4b77      	ldr	r3, [pc, #476]	@ (800c5fc <AddF_ReqDataToPC+0x3bc>)
 800c41e:	f7fc f8b7 	bl	8008590 <__aeabi_dmul>
 800c422:	4602      	mov	r2, r0
 800c424:	460b      	mov	r3, r1
 800c426:	4610      	mov	r0, r2
 800c428:	4619      	mov	r1, r3
 800c42a:	f7fc fb4b 	bl	8008ac4 <__aeabi_d2iz>
 800c42e:	4603      	mov	r3, r0
 800c430:	b21a      	sxth	r2, r3
 800c432:	4b73      	ldr	r3, [pc, #460]	@ (800c600 <AddF_ReqDataToPC+0x3c0>)
 800c434:	815a      	strh	r2, [r3, #10]
	RS485Rx.ff_cTemp_alarm_R = ((int16_t)((ui.temp_alarm+0.001) * 100));
 800c436:	4b70      	ldr	r3, [pc, #448]	@ (800c5f8 <AddF_ReqDataToPC+0x3b8>)
 800c438:	6a1b      	ldr	r3, [r3, #32]
 800c43a:	4618      	mov	r0, r3
 800c43c:	f7fc f850 	bl	80084e0 <__aeabi_f2d>
 800c440:	a36b      	add	r3, pc, #428	@ (adr r3, 800c5f0 <AddF_ReqDataToPC+0x3b0>)
 800c442:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c446:	f7fb feed 	bl	8008224 <__adddf3>
 800c44a:	4602      	mov	r2, r0
 800c44c:	460b      	mov	r3, r1
 800c44e:	4610      	mov	r0, r2
 800c450:	4619      	mov	r1, r3
 800c452:	f04f 0200 	mov.w	r2, #0
 800c456:	4b69      	ldr	r3, [pc, #420]	@ (800c5fc <AddF_ReqDataToPC+0x3bc>)
 800c458:	f7fc f89a 	bl	8008590 <__aeabi_dmul>
 800c45c:	4602      	mov	r2, r0
 800c45e:	460b      	mov	r3, r1
 800c460:	4610      	mov	r0, r2
 800c462:	4619      	mov	r1, r3
 800c464:	f7fc fb2e 	bl	8008ac4 <__aeabi_d2iz>
 800c468:	4603      	mov	r3, r0
 800c46a:	b21a      	sxth	r2, r3
 800c46c:	4b64      	ldr	r3, [pc, #400]	@ (800c600 <AddF_ReqDataToPC+0x3c0>)
 800c46e:	811a      	strh	r2, [r3, #8]
	//ui.co_100times = ((uint16_t)((ui.Warring_Deviation+0.001) * 100));

	//온도 값(소수점 첫째자리까지만 송신, 둘째자리는 버림)
	intTmp = (ui.temp_100times / 10) * 10;
 800c470:	4b61      	ldr	r3, [pc, #388]	@ (800c5f8 <AddF_ReqDataToPC+0x3b8>)
 800c472:	f9b3 3006 	ldrsh.w	r3, [r3, #6]
 800c476:	4a63      	ldr	r2, [pc, #396]	@ (800c604 <AddF_ReqDataToPC+0x3c4>)
 800c478:	fb82 1203 	smull	r1, r2, r2, r3
 800c47c:	1092      	asrs	r2, r2, #2
 800c47e:	17db      	asrs	r3, r3, #31
 800c480:	1ad3      	subs	r3, r2, r3
 800c482:	b21b      	sxth	r3, r3
 800c484:	b29b      	uxth	r3, r3
 800c486:	461a      	mov	r2, r3
 800c488:	0092      	lsls	r2, r2, #2
 800c48a:	4413      	add	r3, r2
 800c48c:	005b      	lsls	r3, r3, #1
 800c48e:	b29b      	uxth	r3, r3
 800c490:	847b      	strh	r3, [r7, #34]	@ 0x22
	RS48501_TxBuf[11] = (uint8_t)(intTmp >> 8);
 800c492:	f9b7 3022 	ldrsh.w	r3, [r7, #34]	@ 0x22
 800c496:	121b      	asrs	r3, r3, #8
 800c498:	b21b      	sxth	r3, r3
 800c49a:	b2db      	uxtb	r3, r3
 800c49c:	74fb      	strb	r3, [r7, #19]
	RS48501_TxBuf[12] = (uint8_t)(intTmp & 0xFF);
 800c49e:	8c7b      	ldrh	r3, [r7, #34]	@ 0x22
 800c4a0:	b2db      	uxtb	r3, r3
 800c4a2:	753b      	strb	r3, [r7, #20]
	//습도 값(소수점 첫째자리까지만 송신, 둘째자리는 버림)
	intTmp = (ui.humi_100times / 10) * 10;
 800c4a4:	4b54      	ldr	r3, [pc, #336]	@ (800c5f8 <AddF_ReqDataToPC+0x3b8>)
 800c4a6:	f9b3 3008 	ldrsh.w	r3, [r3, #8]
 800c4aa:	4a56      	ldr	r2, [pc, #344]	@ (800c604 <AddF_ReqDataToPC+0x3c4>)
 800c4ac:	fb82 1203 	smull	r1, r2, r2, r3
 800c4b0:	1092      	asrs	r2, r2, #2
 800c4b2:	17db      	asrs	r3, r3, #31
 800c4b4:	1ad3      	subs	r3, r2, r3
 800c4b6:	b21b      	sxth	r3, r3
 800c4b8:	b29b      	uxth	r3, r3
 800c4ba:	461a      	mov	r2, r3
 800c4bc:	0092      	lsls	r2, r2, #2
 800c4be:	4413      	add	r3, r2
 800c4c0:	005b      	lsls	r3, r3, #1
 800c4c2:	b29b      	uxth	r3, r3
 800c4c4:	847b      	strh	r3, [r7, #34]	@ 0x22
	RS48501_TxBuf[13] = (uint8_t)(intTmp >> 8);
 800c4c6:	f9b7 3022 	ldrsh.w	r3, [r7, #34]	@ 0x22
 800c4ca:	121b      	asrs	r3, r3, #8
 800c4cc:	b21b      	sxth	r3, r3
 800c4ce:	b2db      	uxtb	r3, r3
 800c4d0:	757b      	strb	r3, [r7, #21]
	RS48501_TxBuf[14] = (uint8_t)(intTmp & 0xFF);
 800c4d2:	8c7b      	ldrh	r3, [r7, #34]	@ 0x22
 800c4d4:	b2db      	uxtb	r3, r3
 800c4d6:	75bb      	strb	r3, [r7, #22]
		}
	}
	else
	{*/
		//온도 경고 기준(소수점 첫째자리까지만 송신, 둘째자리는 버림)
		intTmp = (RS485Rx.ff_cTemp_warring_R / 10) * 10;
 800c4d8:	4b49      	ldr	r3, [pc, #292]	@ (800c600 <AddF_ReqDataToPC+0x3c0>)
 800c4da:	f9b3 300a 	ldrsh.w	r3, [r3, #10]
 800c4de:	4a49      	ldr	r2, [pc, #292]	@ (800c604 <AddF_ReqDataToPC+0x3c4>)
 800c4e0:	fb82 1203 	smull	r1, r2, r2, r3
 800c4e4:	1092      	asrs	r2, r2, #2
 800c4e6:	17db      	asrs	r3, r3, #31
 800c4e8:	1ad3      	subs	r3, r2, r3
 800c4ea:	b21b      	sxth	r3, r3
 800c4ec:	b29b      	uxth	r3, r3
 800c4ee:	461a      	mov	r2, r3
 800c4f0:	0092      	lsls	r2, r2, #2
 800c4f2:	4413      	add	r3, r2
 800c4f4:	005b      	lsls	r3, r3, #1
 800c4f6:	b29b      	uxth	r3, r3
 800c4f8:	847b      	strh	r3, [r7, #34]	@ 0x22
		RS48501_TxBuf[15] = (uint8_t)(intTmp >> 8);
 800c4fa:	f9b7 3022 	ldrsh.w	r3, [r7, #34]	@ 0x22
 800c4fe:	121b      	asrs	r3, r3, #8
 800c500:	b21b      	sxth	r3, r3
 800c502:	b2db      	uxtb	r3, r3
 800c504:	75fb      	strb	r3, [r7, #23]
		RS48501_TxBuf[16] = (uint8_t)(intTmp & 0xFF);
 800c506:	8c7b      	ldrh	r3, [r7, #34]	@ 0x22
 800c508:	b2db      	uxtb	r3, r3
 800c50a:	763b      	strb	r3, [r7, #24]
		//온도 알람 기준(소수점 첫째자리까지만 송신, 둘째자리는 버림)
		intTmp = (RS485Rx.ff_cTemp_alarm_R / 10) * 10;
 800c50c:	4b3c      	ldr	r3, [pc, #240]	@ (800c600 <AddF_ReqDataToPC+0x3c0>)
 800c50e:	f9b3 3008 	ldrsh.w	r3, [r3, #8]
 800c512:	4a3c      	ldr	r2, [pc, #240]	@ (800c604 <AddF_ReqDataToPC+0x3c4>)
 800c514:	fb82 1203 	smull	r1, r2, r2, r3
 800c518:	1092      	asrs	r2, r2, #2
 800c51a:	17db      	asrs	r3, r3, #31
 800c51c:	1ad3      	subs	r3, r2, r3
 800c51e:	b21b      	sxth	r3, r3
 800c520:	b29b      	uxth	r3, r3
 800c522:	461a      	mov	r2, r3
 800c524:	0092      	lsls	r2, r2, #2
 800c526:	4413      	add	r3, r2
 800c528:	005b      	lsls	r3, r3, #1
 800c52a:	b29b      	uxth	r3, r3
 800c52c:	847b      	strh	r3, [r7, #34]	@ 0x22
		RS48501_TxBuf[17] = (uint8_t)(intTmp >> 8);
 800c52e:	f9b7 3022 	ldrsh.w	r3, [r7, #34]	@ 0x22
 800c532:	121b      	asrs	r3, r3, #8
 800c534:	b21b      	sxth	r3, r3
 800c536:	b2db      	uxtb	r3, r3
 800c538:	767b      	strb	r3, [r7, #25]
		RS48501_TxBuf[18] = (uint8_t)(intTmp & 0xFF);
 800c53a:	8c7b      	ldrh	r3, [r7, #34]	@ 0x22
 800c53c:	b2db      	uxtb	r3, r3
 800c53e:	76bb      	strb	r3, [r7, #26]
		//온도 경고 편차 값(소수점 첫째자리까지만 송신, 둘째자리는 버림)
		intTmp = (ui.co_100times / 10) * 10;
 800c540:	4b2d      	ldr	r3, [pc, #180]	@ (800c5f8 <AddF_ReqDataToPC+0x3b8>)
 800c542:	f9b3 3004 	ldrsh.w	r3, [r3, #4]
 800c546:	4a2f      	ldr	r2, [pc, #188]	@ (800c604 <AddF_ReqDataToPC+0x3c4>)
 800c548:	fb82 1203 	smull	r1, r2, r2, r3
 800c54c:	1092      	asrs	r2, r2, #2
 800c54e:	17db      	asrs	r3, r3, #31
 800c550:	1ad3      	subs	r3, r2, r3
 800c552:	b21b      	sxth	r3, r3
 800c554:	b29b      	uxth	r3, r3
 800c556:	461a      	mov	r2, r3
 800c558:	0092      	lsls	r2, r2, #2
 800c55a:	4413      	add	r3, r2
 800c55c:	005b      	lsls	r3, r3, #1
 800c55e:	b29b      	uxth	r3, r3
 800c560:	847b      	strh	r3, [r7, #34]	@ 0x22
		RS48501_TxBuf[19] = (uint8_t)(intTmp >> 8);
 800c562:	f9b7 3022 	ldrsh.w	r3, [r7, #34]	@ 0x22
 800c566:	121b      	asrs	r3, r3, #8
 800c568:	b21b      	sxth	r3, r3
 800c56a:	b2db      	uxtb	r3, r3
 800c56c:	76fb      	strb	r3, [r7, #27]
		RS48501_TxBuf[20] = (uint8_t)(intTmp & 0xFF);
 800c56e:	8c7b      	ldrh	r3, [r7, #34]	@ 0x22
 800c570:	b2db      	uxtb	r3, r3
 800c572:	773b      	strb	r3, [r7, #28]
	//}

	// 체크섬 계산
	checksum = 0;
 800c574:	2300      	movs	r3, #0
 800c576:	84fb      	strh	r3, [r7, #38]	@ 0x26
	for (ii = 1; ii < 21 ; ii++)
 800c578:	2301      	movs	r3, #1
 800c57a:	84bb      	strh	r3, [r7, #36]	@ 0x24
 800c57c:	e00b      	b.n	800c596 <AddF_ReqDataToPC+0x356>
	{
		checksum += RS48501_TxBuf[ii];
 800c57e:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 800c580:	3328      	adds	r3, #40	@ 0x28
 800c582:	443b      	add	r3, r7
 800c584:	f813 3c20 	ldrb.w	r3, [r3, #-32]
 800c588:	461a      	mov	r2, r3
 800c58a:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 800c58c:	4413      	add	r3, r2
 800c58e:	84fb      	strh	r3, [r7, #38]	@ 0x26
	for (ii = 1; ii < 21 ; ii++)
 800c590:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 800c592:	3301      	adds	r3, #1
 800c594:	84bb      	strh	r3, [r7, #36]	@ 0x24
 800c596:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 800c598:	2b14      	cmp	r3, #20
 800c59a:	d9f0      	bls.n	800c57e <AddF_ReqDataToPC+0x33e>
	}
	RS48501_TxBuf[21] = (uint8_t)(checksum >> 8);
 800c59c:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 800c59e:	0a1b      	lsrs	r3, r3, #8
 800c5a0:	b29b      	uxth	r3, r3
 800c5a2:	b2db      	uxtb	r3, r3
 800c5a4:	777b      	strb	r3, [r7, #29]
	RS48501_TxBuf[22] = (uint8_t)(checksum & 0xFF);
 800c5a6:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 800c5a8:	b2db      	uxtb	r3, r3
 800c5aa:	77bb      	strb	r3, [r7, #30]
	//프레임 끝
	RS48501_TxBuf[23] = PACKET_ETX;
 800c5ac:	2345      	movs	r3, #69	@ 0x45
 800c5ae:	77fb      	strb	r3, [r7, #31]

	if(ui.End_Code == 1)
 800c5b0:	4b11      	ldr	r3, [pc, #68]	@ (800c5f8 <AddF_ReqDataToPC+0x3b8>)
 800c5b2:	f893 3031 	ldrb.w	r3, [r3, #49]	@ 0x31
 800c5b6:	2b01      	cmp	r3, #1
 800c5b8:	d117      	bne.n	800c5ea <AddF_ReqDataToPC+0x3aa>
	{
		RS48501_TxBuf[24] = ECODE_CR;
 800c5ba:	230d      	movs	r3, #13
 800c5bc:	f887 3020 	strb.w	r3, [r7, #32]
		RS48501_TxBuf[25] = ECODE_LF;
 800c5c0:	230a      	movs	r3, #10
 800c5c2:	f887 3021 	strb.w	r3, [r7, #33]	@ 0x21
		// Add Request Data Frame to RS485-1 SendFrame
		for (ii = 0; ii < 26 ; ii++)
 800c5c6:	2300      	movs	r3, #0
 800c5c8:	84bb      	strh	r3, [r7, #36]	@ 0x24
 800c5ca:	e00a      	b.n	800c5e2 <AddF_ReqDataToPC+0x3a2>
		{
			RS48501_TxSendFrame[ii] = RS48501_TxBuf[ii];
 800c5cc:	8cba      	ldrh	r2, [r7, #36]	@ 0x24
 800c5ce:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 800c5d0:	3228      	adds	r2, #40	@ 0x28
 800c5d2:	443a      	add	r2, r7
 800c5d4:	f812 1c20 	ldrb.w	r1, [r2, #-32]
 800c5d8:	4a0b      	ldr	r2, [pc, #44]	@ (800c608 <AddF_ReqDataToPC+0x3c8>)
 800c5da:	54d1      	strb	r1, [r2, r3]
		for (ii = 0; ii < 26 ; ii++)
 800c5dc:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 800c5de:	3301      	adds	r3, #1
 800c5e0:	84bb      	strh	r3, [r7, #36]	@ 0x24
 800c5e2:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 800c5e4:	2b19      	cmp	r3, #25
 800c5e6:	d9f1      	bls.n	800c5cc <AddF_ReqDataToPC+0x38c>
 800c5e8:	e01e      	b.n	800c628 <AddF_ReqDataToPC+0x3e8>
		}
	}
	else
	{
		// Add Request Data Frame to RS485-1 SendFrame
		for (ii = 0; ii < 24 ; ii++)
 800c5ea:	2300      	movs	r3, #0
 800c5ec:	84bb      	strh	r3, [r7, #36]	@ 0x24
 800c5ee:	e018      	b.n	800c622 <AddF_ReqDataToPC+0x3e2>
 800c5f0:	d2f1a9fc 	.word	0xd2f1a9fc
 800c5f4:	3f50624d 	.word	0x3f50624d
 800c5f8:	200004f0 	.word	0x200004f0
 800c5fc:	40590000 	.word	0x40590000
 800c600:	20000574 	.word	0x20000574
 800c604:	66666667 	.word	0x66666667
 800c608:	20000528 	.word	0x20000528
		{
			RS48501_TxSendFrame[ii] = RS48501_TxBuf[ii];
 800c60c:	8cba      	ldrh	r2, [r7, #36]	@ 0x24
 800c60e:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 800c610:	3228      	adds	r2, #40	@ 0x28
 800c612:	443a      	add	r2, r7
 800c614:	f812 1c20 	ldrb.w	r1, [r2, #-32]
 800c618:	4a0c      	ldr	r2, [pc, #48]	@ (800c64c <AddF_ReqDataToPC+0x40c>)
 800c61a:	54d1      	strb	r1, [r2, r3]
		for (ii = 0; ii < 24 ; ii++)
 800c61c:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 800c61e:	3301      	adds	r3, #1
 800c620:	84bb      	strh	r3, [r7, #36]	@ 0x24
 800c622:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 800c624:	2b17      	cmp	r3, #23
 800c626:	d9f1      	bls.n	800c60c <AddF_ReqDataToPC+0x3cc>
		}
	}

	RS48501_TxPos++;
 800c628:	4b09      	ldr	r3, [pc, #36]	@ (800c650 <AddF_ReqDataToPC+0x410>)
 800c62a:	781b      	ldrb	r3, [r3, #0]
 800c62c:	3301      	adds	r3, #1
 800c62e:	b2da      	uxtb	r2, r3
 800c630:	4b07      	ldr	r3, [pc, #28]	@ (800c650 <AddF_ReqDataToPC+0x410>)
 800c632:	701a      	strb	r2, [r3, #0]
	if(RS48501_TxPos >= 20)	RS48501_TxPos = 0;
 800c634:	4b06      	ldr	r3, [pc, #24]	@ (800c650 <AddF_ReqDataToPC+0x410>)
 800c636:	781b      	ldrb	r3, [r3, #0]
 800c638:	2b13      	cmp	r3, #19
 800c63a:	d902      	bls.n	800c642 <AddF_ReqDataToPC+0x402>
 800c63c:	4b04      	ldr	r3, [pc, #16]	@ (800c650 <AddF_ReqDataToPC+0x410>)
 800c63e:	2200      	movs	r2, #0
 800c640:	701a      	strb	r2, [r3, #0]
}
 800c642:	bf00      	nop
 800c644:	3728      	adds	r7, #40	@ 0x28
 800c646:	46bd      	mov	sp, r7
 800c648:	bd80      	pop	{r7, pc}
 800c64a:	bf00      	nop
 800c64c:	20000528 	.word	0x20000528
 800c650:	20000524 	.word	0x20000524

0800c654 <AddF_CmdReqToPC>:

/* Example: Sensor --> PC : AddF_CmdReqToPC(0,18,0x05A1,0x01~); */
void AddF_CmdReqToPC(uint16_t size, uint16_t cmd, uint8_t code, uint8_t error, uint8_t cmdAck)  // 일단 명령 요청을 위한 패킷 만드는거라고 생각해보자
{
 800c654:	b490      	push	{r4, r7}
 800c656:	b088      	sub	sp, #32
 800c658:	af00      	add	r7, sp, #0
 800c65a:	4604      	mov	r4, r0
 800c65c:	4608      	mov	r0, r1
 800c65e:	4611      	mov	r1, r2
 800c660:	461a      	mov	r2, r3
 800c662:	4623      	mov	r3, r4
 800c664:	80fb      	strh	r3, [r7, #6]
 800c666:	4603      	mov	r3, r0
 800c668:	80bb      	strh	r3, [r7, #4]
 800c66a:	460b      	mov	r3, r1
 800c66c:	70fb      	strb	r3, [r7, #3]
 800c66e:	4613      	mov	r3, r2
 800c670:	70bb      	strb	r3, [r7, #2]
	uint8_t RS48502_TxBuf[20];
	uint16_t checksum;
	uint16_t ii;

	//프레임
	RS48502_TxBuf[0] = PACKET_STX;
 800c672:	2353      	movs	r3, #83	@ 0x53
 800c674:	723b      	strb	r3, [r7, #8]
	//Length 길이
	RS48502_TxBuf[1] = (uint8_t)(size>> 8);
 800c676:	88fb      	ldrh	r3, [r7, #6]
 800c678:	0a1b      	lsrs	r3, r3, #8
 800c67a:	b29b      	uxth	r3, r3
 800c67c:	b2db      	uxtb	r3, r3
 800c67e:	727b      	strb	r3, [r7, #9]
	RS48502_TxBuf[2] = (uint8_t)(size & 0xFF);
 800c680:	88fb      	ldrh	r3, [r7, #6]
 800c682:	b2db      	uxtb	r3, r3
 800c684:	72bb      	strb	r3, [r7, #10]
	//CMD
	RS48502_TxBuf[3] = (uint8_t)(cmd>> 8);
 800c686:	88bb      	ldrh	r3, [r7, #4]
 800c688:	0a1b      	lsrs	r3, r3, #8
 800c68a:	b29b      	uxth	r3, r3
 800c68c:	b2db      	uxtb	r3, r3
 800c68e:	72fb      	strb	r3, [r7, #11]
	RS48502_TxBuf[4] = (uint8_t)(cmd & 0xFF);
 800c690:	88bb      	ldrh	r3, [r7, #4]
 800c692:	b2db      	uxtb	r3, r3
 800c694:	733b      	strb	r3, [r7, #12]
	//code
	RS48502_TxBuf[5] = code;
 800c696:	78fb      	ldrb	r3, [r7, #3]
 800c698:	737b      	strb	r3, [r7, #13]

	// Count
	 ui.TxCount ++;
 800c69a:	4b3d      	ldr	r3, [pc, #244]	@ (800c790 <AddF_CmdReqToPC+0x13c>)
 800c69c:	f893 302e 	ldrb.w	r3, [r3, #46]	@ 0x2e
 800c6a0:	3301      	adds	r3, #1
 800c6a2:	b2da      	uxtb	r2, r3
 800c6a4:	4b3a      	ldr	r3, [pc, #232]	@ (800c790 <AddF_CmdReqToPC+0x13c>)
 800c6a6:	f883 202e 	strb.w	r2, [r3, #46]	@ 0x2e
	RS48502_TxBuf[6] = ui.TxCount;
 800c6aa:	4b39      	ldr	r3, [pc, #228]	@ (800c790 <AddF_CmdReqToPC+0x13c>)
 800c6ac:	f893 302e 	ldrb.w	r3, [r3, #46]	@ 0x2e
 800c6b0:	73bb      	strb	r3, [r7, #14]
	// ID
	RS48502_TxBuf[7] = HsdID;
 800c6b2:	4b38      	ldr	r3, [pc, #224]	@ (800c794 <AddF_CmdReqToPC+0x140>)
 800c6b4:	881b      	ldrh	r3, [r3, #0]
 800c6b6:	b2db      	uxtb	r3, r3
 800c6b8:	73fb      	strb	r3, [r7, #15]

	/* Data Range */
	RS48502_TxBuf[8] = error;	 // 에러 상태
 800c6ba:	78bb      	ldrb	r3, [r7, #2]
 800c6bc:	743b      	strb	r3, [r7, #16]
	RS48502_TxBuf[9] = cmdAck;   // 수신 명령 확인 회신
 800c6be:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 800c6c2:	747b      	strb	r3, [r7, #17]
	// Dummy Data
	RS48502_TxBuf[10] = 0;
 800c6c4:	2300      	movs	r3, #0
 800c6c6:	74bb      	strb	r3, [r7, #18]
	RS48502_TxBuf[11] = 0;
 800c6c8:	2300      	movs	r3, #0
 800c6ca:	74fb      	strb	r3, [r7, #19]
	RS48502_TxBuf[12] = 0;
 800c6cc:	2300      	movs	r3, #0
 800c6ce:	753b      	strb	r3, [r7, #20]
	RS48502_TxBuf[13] = 0;
 800c6d0:	2300      	movs	r3, #0
 800c6d2:	757b      	strb	r3, [r7, #21]
	RS48502_TxBuf[14] = 0;
 800c6d4:	2300      	movs	r3, #0
 800c6d6:	75bb      	strb	r3, [r7, #22]

	// 체크섬 계산
	checksum = 0;
 800c6d8:	2300      	movs	r3, #0
 800c6da:	83fb      	strh	r3, [r7, #30]
	for (ii = 1; ii < 15 ; ii++)
 800c6dc:	2301      	movs	r3, #1
 800c6de:	83bb      	strh	r3, [r7, #28]
 800c6e0:	e00b      	b.n	800c6fa <AddF_CmdReqToPC+0xa6>
	{
		checksum += RS48502_TxBuf[ii];
 800c6e2:	8bbb      	ldrh	r3, [r7, #28]
 800c6e4:	3320      	adds	r3, #32
 800c6e6:	443b      	add	r3, r7
 800c6e8:	f813 3c18 	ldrb.w	r3, [r3, #-24]
 800c6ec:	461a      	mov	r2, r3
 800c6ee:	8bfb      	ldrh	r3, [r7, #30]
 800c6f0:	4413      	add	r3, r2
 800c6f2:	83fb      	strh	r3, [r7, #30]
	for (ii = 1; ii < 15 ; ii++)
 800c6f4:	8bbb      	ldrh	r3, [r7, #28]
 800c6f6:	3301      	adds	r3, #1
 800c6f8:	83bb      	strh	r3, [r7, #28]
 800c6fa:	8bbb      	ldrh	r3, [r7, #28]
 800c6fc:	2b0e      	cmp	r3, #14
 800c6fe:	d9f0      	bls.n	800c6e2 <AddF_CmdReqToPC+0x8e>
	}
	RS48502_TxBuf[15] = (uint8_t)(checksum >> 8);
 800c700:	8bfb      	ldrh	r3, [r7, #30]
 800c702:	0a1b      	lsrs	r3, r3, #8
 800c704:	b29b      	uxth	r3, r3
 800c706:	b2db      	uxtb	r3, r3
 800c708:	75fb      	strb	r3, [r7, #23]
	RS48502_TxBuf[16] = (uint8_t)(checksum & 0xFF);
 800c70a:	8bfb      	ldrh	r3, [r7, #30]
 800c70c:	b2db      	uxtb	r3, r3
 800c70e:	763b      	strb	r3, [r7, #24]
	//프레임 끝
	RS48502_TxBuf[17] = PACKET_ETX;
 800c710:	2345      	movs	r3, #69	@ 0x45
 800c712:	767b      	strb	r3, [r7, #25]

	if(ui.End_Code == 1)
 800c714:	4b1e      	ldr	r3, [pc, #120]	@ (800c790 <AddF_CmdReqToPC+0x13c>)
 800c716:	f893 3031 	ldrb.w	r3, [r3, #49]	@ 0x31
 800c71a:	2b01      	cmp	r3, #1
 800c71c:	d115      	bne.n	800c74a <AddF_CmdReqToPC+0xf6>
	{
		RS48502_TxBuf[18] = ECODE_CR;
 800c71e:	230d      	movs	r3, #13
 800c720:	76bb      	strb	r3, [r7, #26]
		RS48502_TxBuf[19] = ECODE_LF;
 800c722:	230a      	movs	r3, #10
 800c724:	76fb      	strb	r3, [r7, #27]
		// Add Request Data Frame to RS485-1 SendFrame
		for (ii = 0; ii < 20 ; ii++)
 800c726:	2300      	movs	r3, #0
 800c728:	83bb      	strh	r3, [r7, #28]
 800c72a:	e00a      	b.n	800c742 <AddF_CmdReqToPC+0xee>
		{
			RS48501_TxSendFrame[ii] = RS48502_TxBuf[ii];
 800c72c:	8bba      	ldrh	r2, [r7, #28]
 800c72e:	8bbb      	ldrh	r3, [r7, #28]
 800c730:	3220      	adds	r2, #32
 800c732:	443a      	add	r2, r7
 800c734:	f812 1c18 	ldrb.w	r1, [r2, #-24]
 800c738:	4a17      	ldr	r2, [pc, #92]	@ (800c798 <AddF_CmdReqToPC+0x144>)
 800c73a:	54d1      	strb	r1, [r2, r3]
		for (ii = 0; ii < 20 ; ii++)
 800c73c:	8bbb      	ldrh	r3, [r7, #28]
 800c73e:	3301      	adds	r3, #1
 800c740:	83bb      	strh	r3, [r7, #28]
 800c742:	8bbb      	ldrh	r3, [r7, #28]
 800c744:	2b13      	cmp	r3, #19
 800c746:	d9f1      	bls.n	800c72c <AddF_CmdReqToPC+0xd8>
 800c748:	e010      	b.n	800c76c <AddF_CmdReqToPC+0x118>
		}
	}
	else
	{
		// Add Data Request Frame to RS485-1 SendFrame
		for (ii = 0; ii < 18 ; ii++)
 800c74a:	2300      	movs	r3, #0
 800c74c:	83bb      	strh	r3, [r7, #28]
 800c74e:	e00a      	b.n	800c766 <AddF_CmdReqToPC+0x112>
		{
			RS48501_TxSendFrame[ii] = RS48502_TxBuf[ii];
 800c750:	8bba      	ldrh	r2, [r7, #28]
 800c752:	8bbb      	ldrh	r3, [r7, #28]
 800c754:	3220      	adds	r2, #32
 800c756:	443a      	add	r2, r7
 800c758:	f812 1c18 	ldrb.w	r1, [r2, #-24]
 800c75c:	4a0e      	ldr	r2, [pc, #56]	@ (800c798 <AddF_CmdReqToPC+0x144>)
 800c75e:	54d1      	strb	r1, [r2, r3]
		for (ii = 0; ii < 18 ; ii++)
 800c760:	8bbb      	ldrh	r3, [r7, #28]
 800c762:	3301      	adds	r3, #1
 800c764:	83bb      	strh	r3, [r7, #28]
 800c766:	8bbb      	ldrh	r3, [r7, #28]
 800c768:	2b11      	cmp	r3, #17
 800c76a:	d9f1      	bls.n	800c750 <AddF_CmdReqToPC+0xfc>
		}
	}

	RS48501_TxPos++;
 800c76c:	4b0b      	ldr	r3, [pc, #44]	@ (800c79c <AddF_CmdReqToPC+0x148>)
 800c76e:	781b      	ldrb	r3, [r3, #0]
 800c770:	3301      	adds	r3, #1
 800c772:	b2da      	uxtb	r2, r3
 800c774:	4b09      	ldr	r3, [pc, #36]	@ (800c79c <AddF_CmdReqToPC+0x148>)
 800c776:	701a      	strb	r2, [r3, #0]
	if(RS48501_TxPos >= 20)	RS48501_TxPos = 0;
 800c778:	4b08      	ldr	r3, [pc, #32]	@ (800c79c <AddF_CmdReqToPC+0x148>)
 800c77a:	781b      	ldrb	r3, [r3, #0]
 800c77c:	2b13      	cmp	r3, #19
 800c77e:	d902      	bls.n	800c786 <AddF_CmdReqToPC+0x132>
 800c780:	4b06      	ldr	r3, [pc, #24]	@ (800c79c <AddF_CmdReqToPC+0x148>)
 800c782:	2200      	movs	r2, #0
 800c784:	701a      	strb	r2, [r3, #0]
}
 800c786:	bf00      	nop
 800c788:	3720      	adds	r7, #32
 800c78a:	46bd      	mov	sp, r7
 800c78c:	bc90      	pop	{r4, r7}
 800c78e:	4770      	bx	lr
 800c790:	200004f0 	.word	0x200004f0
 800c794:	20000572 	.word	0x20000572
 800c798:	20000528 	.word	0x20000528
 800c79c:	20000524 	.word	0x20000524

0800c7a0 <AddF_CmdReqToPC_Val>:
void AddF_CmdReqToPC_Val(uint16_t size, uint16_t cmd, uint8_t code, uint8_t error, int16_t data1, int16_t data2)
{
 800c7a0:	b490      	push	{r4, r7}
 800c7a2:	b08a      	sub	sp, #40	@ 0x28
 800c7a4:	af00      	add	r7, sp, #0
 800c7a6:	4604      	mov	r4, r0
 800c7a8:	4608      	mov	r0, r1
 800c7aa:	4611      	mov	r1, r2
 800c7ac:	461a      	mov	r2, r3
 800c7ae:	4623      	mov	r3, r4
 800c7b0:	80fb      	strh	r3, [r7, #6]
 800c7b2:	4603      	mov	r3, r0
 800c7b4:	80bb      	strh	r3, [r7, #4]
 800c7b6:	460b      	mov	r3, r1
 800c7b8:	70fb      	strb	r3, [r7, #3]
 800c7ba:	4613      	mov	r3, r2
 800c7bc:	70bb      	strb	r3, [r7, #2]
	uint8_t RS48502_TxBuf[20];
	uint16_t checksum, ii;
	int16_t  intTmp;;

	//프레임
	RS48502_TxBuf[0] = PACKET_STX;
 800c7be:	2353      	movs	r3, #83	@ 0x53
 800c7c0:	733b      	strb	r3, [r7, #12]
	//Length 길이
	RS48502_TxBuf[1] = (uint8_t)(size>> 8);
 800c7c2:	88fb      	ldrh	r3, [r7, #6]
 800c7c4:	0a1b      	lsrs	r3, r3, #8
 800c7c6:	b29b      	uxth	r3, r3
 800c7c8:	b2db      	uxtb	r3, r3
 800c7ca:	737b      	strb	r3, [r7, #13]
	RS48502_TxBuf[2] = (uint8_t)(size & 0xFF);
 800c7cc:	88fb      	ldrh	r3, [r7, #6]
 800c7ce:	b2db      	uxtb	r3, r3
 800c7d0:	73bb      	strb	r3, [r7, #14]
	//CMD
	RS48502_TxBuf[3] = (uint8_t)(cmd>> 8);
 800c7d2:	88bb      	ldrh	r3, [r7, #4]
 800c7d4:	0a1b      	lsrs	r3, r3, #8
 800c7d6:	b29b      	uxth	r3, r3
 800c7d8:	b2db      	uxtb	r3, r3
 800c7da:	73fb      	strb	r3, [r7, #15]
	RS48502_TxBuf[4] = (uint8_t)(cmd & 0xFF);
 800c7dc:	88bb      	ldrh	r3, [r7, #4]
 800c7de:	b2db      	uxtb	r3, r3
 800c7e0:	743b      	strb	r3, [r7, #16]
	//code
	RS48502_TxBuf[5] = code;
 800c7e2:	78fb      	ldrb	r3, [r7, #3]
 800c7e4:	747b      	strb	r3, [r7, #17]
	// Count
	ui.TxCount ++;
 800c7e6:	4b52      	ldr	r3, [pc, #328]	@ (800c930 <AddF_CmdReqToPC_Val+0x190>)
 800c7e8:	f893 302e 	ldrb.w	r3, [r3, #46]	@ 0x2e
 800c7ec:	3301      	adds	r3, #1
 800c7ee:	b2da      	uxtb	r2, r3
 800c7f0:	4b4f      	ldr	r3, [pc, #316]	@ (800c930 <AddF_CmdReqToPC_Val+0x190>)
 800c7f2:	f883 202e 	strb.w	r2, [r3, #46]	@ 0x2e
	RS48502_TxBuf[6] = ui.TxCount;
 800c7f6:	4b4e      	ldr	r3, [pc, #312]	@ (800c930 <AddF_CmdReqToPC_Val+0x190>)
 800c7f8:	f893 302e 	ldrb.w	r3, [r3, #46]	@ 0x2e
 800c7fc:	74bb      	strb	r3, [r7, #18]

	// ID
	RS48502_TxBuf[7] = HsdID;
 800c7fe:	4b4d      	ldr	r3, [pc, #308]	@ (800c934 <AddF_CmdReqToPC_Val+0x194>)
 800c800:	881b      	ldrh	r3, [r3, #0]
 800c802:	b2db      	uxtb	r3, r3
 800c804:	74fb      	strb	r3, [r7, #19]

	/* Data Range */
	RS48502_TxBuf[8] = error;	 // 에러 상태
 800c806:	78bb      	ldrb	r3, [r7, #2]
 800c808:	753b      	strb	r3, [r7, #20]
	intTmp = (data1 / 10) * 10;	 // 소수점 둘째자리 제거
 800c80a:	f9b7 3030 	ldrsh.w	r3, [r7, #48]	@ 0x30
 800c80e:	4a4a      	ldr	r2, [pc, #296]	@ (800c938 <AddF_CmdReqToPC_Val+0x198>)
 800c810:	fb82 1203 	smull	r1, r2, r2, r3
 800c814:	1092      	asrs	r2, r2, #2
 800c816:	17db      	asrs	r3, r3, #31
 800c818:	1ad3      	subs	r3, r2, r3
 800c81a:	b21b      	sxth	r3, r3
 800c81c:	b29b      	uxth	r3, r3
 800c81e:	461a      	mov	r2, r3
 800c820:	0092      	lsls	r2, r2, #2
 800c822:	4413      	add	r3, r2
 800c824:	005b      	lsls	r3, r3, #1
 800c826:	b29b      	uxth	r3, r3
 800c828:	847b      	strh	r3, [r7, #34]	@ 0x22
	RS48502_TxBuf[9] = (uint8_t)(intTmp >> 8);
 800c82a:	f9b7 3022 	ldrsh.w	r3, [r7, #34]	@ 0x22
 800c82e:	121b      	asrs	r3, r3, #8
 800c830:	b21b      	sxth	r3, r3
 800c832:	b2db      	uxtb	r3, r3
 800c834:	757b      	strb	r3, [r7, #21]
	RS48502_TxBuf[10] = (uint8_t)(intTmp  & 0xFF);
 800c836:	8c7b      	ldrh	r3, [r7, #34]	@ 0x22
 800c838:	b2db      	uxtb	r3, r3
 800c83a:	75bb      	strb	r3, [r7, #22]
	intTmp = (data2 / 10) * 10;  // 소수점 둘째자리 제거
 800c83c:	f9b7 3034 	ldrsh.w	r3, [r7, #52]	@ 0x34
 800c840:	4a3d      	ldr	r2, [pc, #244]	@ (800c938 <AddF_CmdReqToPC_Val+0x198>)
 800c842:	fb82 1203 	smull	r1, r2, r2, r3
 800c846:	1092      	asrs	r2, r2, #2
 800c848:	17db      	asrs	r3, r3, #31
 800c84a:	1ad3      	subs	r3, r2, r3
 800c84c:	b21b      	sxth	r3, r3
 800c84e:	b29b      	uxth	r3, r3
 800c850:	461a      	mov	r2, r3
 800c852:	0092      	lsls	r2, r2, #2
 800c854:	4413      	add	r3, r2
 800c856:	005b      	lsls	r3, r3, #1
 800c858:	b29b      	uxth	r3, r3
 800c85a:	847b      	strh	r3, [r7, #34]	@ 0x22
	RS48502_TxBuf[11] = (uint8_t)(intTmp >> 8);
 800c85c:	f9b7 3022 	ldrsh.w	r3, [r7, #34]	@ 0x22
 800c860:	121b      	asrs	r3, r3, #8
 800c862:	b21b      	sxth	r3, r3
 800c864:	b2db      	uxtb	r3, r3
 800c866:	75fb      	strb	r3, [r7, #23]
	RS48502_TxBuf[12] = (uint8_t)(intTmp  & 0xFF);
 800c868:	8c7b      	ldrh	r3, [r7, #34]	@ 0x22
 800c86a:	b2db      	uxtb	r3, r3
 800c86c:	763b      	strb	r3, [r7, #24]
	// Dummy Data
	RS48502_TxBuf[13] = 0;
 800c86e:	2300      	movs	r3, #0
 800c870:	767b      	strb	r3, [r7, #25]
	RS48502_TxBuf[14] = 0;
 800c872:	2300      	movs	r3, #0
 800c874:	76bb      	strb	r3, [r7, #26]

	// 체크섬 계산
	checksum = 0;
 800c876:	2300      	movs	r3, #0
 800c878:	84fb      	strh	r3, [r7, #38]	@ 0x26
	for (ii = 1; ii < 15 ; ii++)
 800c87a:	2301      	movs	r3, #1
 800c87c:	84bb      	strh	r3, [r7, #36]	@ 0x24
 800c87e:	e00b      	b.n	800c898 <AddF_CmdReqToPC_Val+0xf8>
	{
		checksum += RS48502_TxBuf[ii];
 800c880:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 800c882:	3328      	adds	r3, #40	@ 0x28
 800c884:	443b      	add	r3, r7
 800c886:	f813 3c1c 	ldrb.w	r3, [r3, #-28]
 800c88a:	461a      	mov	r2, r3
 800c88c:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 800c88e:	4413      	add	r3, r2
 800c890:	84fb      	strh	r3, [r7, #38]	@ 0x26
	for (ii = 1; ii < 15 ; ii++)
 800c892:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 800c894:	3301      	adds	r3, #1
 800c896:	84bb      	strh	r3, [r7, #36]	@ 0x24
 800c898:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 800c89a:	2b0e      	cmp	r3, #14
 800c89c:	d9f0      	bls.n	800c880 <AddF_CmdReqToPC_Val+0xe0>
	}
	RS48502_TxBuf[15] = (uint8_t)(checksum >> 8);
 800c89e:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 800c8a0:	0a1b      	lsrs	r3, r3, #8
 800c8a2:	b29b      	uxth	r3, r3
 800c8a4:	b2db      	uxtb	r3, r3
 800c8a6:	76fb      	strb	r3, [r7, #27]
	RS48502_TxBuf[16] = (uint8_t)(checksum & 0xFF);
 800c8a8:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 800c8aa:	b2db      	uxtb	r3, r3
 800c8ac:	773b      	strb	r3, [r7, #28]
	//프레임 끝
	RS48502_TxBuf[17] = PACKET_ETX;
 800c8ae:	2345      	movs	r3, #69	@ 0x45
 800c8b0:	777b      	strb	r3, [r7, #29]

	if(ui.End_Code == 1)
 800c8b2:	4b1f      	ldr	r3, [pc, #124]	@ (800c930 <AddF_CmdReqToPC_Val+0x190>)
 800c8b4:	f893 3031 	ldrb.w	r3, [r3, #49]	@ 0x31
 800c8b8:	2b01      	cmp	r3, #1
 800c8ba:	d115      	bne.n	800c8e8 <AddF_CmdReqToPC_Val+0x148>
	{
		RS48502_TxBuf[18] = ECODE_CR;
 800c8bc:	230d      	movs	r3, #13
 800c8be:	77bb      	strb	r3, [r7, #30]
		RS48502_TxBuf[19] = ECODE_LF;
 800c8c0:	230a      	movs	r3, #10
 800c8c2:	77fb      	strb	r3, [r7, #31]
		// Add Request Data Frame to RS485-1 SendFrame
		for (ii = 0; ii < 20 ; ii++)
 800c8c4:	2300      	movs	r3, #0
 800c8c6:	84bb      	strh	r3, [r7, #36]	@ 0x24
 800c8c8:	e00a      	b.n	800c8e0 <AddF_CmdReqToPC_Val+0x140>
		{
			RS48501_TxSendFrame[ii] = RS48502_TxBuf[ii];
 800c8ca:	8cba      	ldrh	r2, [r7, #36]	@ 0x24
 800c8cc:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 800c8ce:	3228      	adds	r2, #40	@ 0x28
 800c8d0:	443a      	add	r2, r7
 800c8d2:	f812 1c1c 	ldrb.w	r1, [r2, #-28]
 800c8d6:	4a19      	ldr	r2, [pc, #100]	@ (800c93c <AddF_CmdReqToPC_Val+0x19c>)
 800c8d8:	54d1      	strb	r1, [r2, r3]
		for (ii = 0; ii < 20 ; ii++)
 800c8da:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 800c8dc:	3301      	adds	r3, #1
 800c8de:	84bb      	strh	r3, [r7, #36]	@ 0x24
 800c8e0:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 800c8e2:	2b13      	cmp	r3, #19
 800c8e4:	d9f1      	bls.n	800c8ca <AddF_CmdReqToPC_Val+0x12a>
 800c8e6:	e010      	b.n	800c90a <AddF_CmdReqToPC_Val+0x16a>
		}
	}
	else
	{
		// Add Data Request Frame to RS485-1 SendFrame
		for (ii = 0; ii < 18 ; ii++)
 800c8e8:	2300      	movs	r3, #0
 800c8ea:	84bb      	strh	r3, [r7, #36]	@ 0x24
 800c8ec:	e00a      	b.n	800c904 <AddF_CmdReqToPC_Val+0x164>
		{
			RS48501_TxSendFrame[ii] = RS48502_TxBuf[ii];
 800c8ee:	8cba      	ldrh	r2, [r7, #36]	@ 0x24
 800c8f0:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 800c8f2:	3228      	adds	r2, #40	@ 0x28
 800c8f4:	443a      	add	r2, r7
 800c8f6:	f812 1c1c 	ldrb.w	r1, [r2, #-28]
 800c8fa:	4a10      	ldr	r2, [pc, #64]	@ (800c93c <AddF_CmdReqToPC_Val+0x19c>)
 800c8fc:	54d1      	strb	r1, [r2, r3]
		for (ii = 0; ii < 18 ; ii++)
 800c8fe:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 800c900:	3301      	adds	r3, #1
 800c902:	84bb      	strh	r3, [r7, #36]	@ 0x24
 800c904:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 800c906:	2b11      	cmp	r3, #17
 800c908:	d9f1      	bls.n	800c8ee <AddF_CmdReqToPC_Val+0x14e>
		}
	}
	RS48501_TxPos++;
 800c90a:	4b0d      	ldr	r3, [pc, #52]	@ (800c940 <AddF_CmdReqToPC_Val+0x1a0>)
 800c90c:	781b      	ldrb	r3, [r3, #0]
 800c90e:	3301      	adds	r3, #1
 800c910:	b2da      	uxtb	r2, r3
 800c912:	4b0b      	ldr	r3, [pc, #44]	@ (800c940 <AddF_CmdReqToPC_Val+0x1a0>)
 800c914:	701a      	strb	r2, [r3, #0]
	if(RS48501_TxPos >= 20)	RS48501_TxPos = 0;
 800c916:	4b0a      	ldr	r3, [pc, #40]	@ (800c940 <AddF_CmdReqToPC_Val+0x1a0>)
 800c918:	781b      	ldrb	r3, [r3, #0]
 800c91a:	2b13      	cmp	r3, #19
 800c91c:	d902      	bls.n	800c924 <AddF_CmdReqToPC_Val+0x184>
 800c91e:	4b08      	ldr	r3, [pc, #32]	@ (800c940 <AddF_CmdReqToPC_Val+0x1a0>)
 800c920:	2200      	movs	r2, #0
 800c922:	701a      	strb	r2, [r3, #0]
}
 800c924:	bf00      	nop
 800c926:	3728      	adds	r7, #40	@ 0x28
 800c928:	46bd      	mov	sp, r7
 800c92a:	bc90      	pop	{r4, r7}
 800c92c:	4770      	bx	lr
 800c92e:	bf00      	nop
 800c930:	200004f0 	.word	0x200004f0
 800c934:	20000572 	.word	0x20000572
 800c938:	66666667 	.word	0x66666667
 800c93c:	20000528 	.word	0x20000528
 800c940:	20000524 	.word	0x20000524

0800c944 <RS48501_TxData>:
/* Example: Sensor --> PC : AddF_CmdReqToPC(0,18,0x05A1,0x01); */


void RS48501_TxData(void)
{
 800c944:	b580      	push	{r7, lr}
 800c946:	b082      	sub	sp, #8
 800c948:	af00      	add	r7, sp, #0
	uint16_t dataSize = 0;
 800c94a:	2300      	movs	r3, #0
 800c94c:	80fb      	strh	r3, [r7, #6]
	// RS48501 TX Start
	if(RS48501_TxPos != RS48501_TxEnd)
 800c94e:	4b34      	ldr	r3, [pc, #208]	@ (800ca20 <RS48501_TxData+0xdc>)
 800c950:	781a      	ldrb	r2, [r3, #0]
 800c952:	4b34      	ldr	r3, [pc, #208]	@ (800ca24 <RS48501_TxData+0xe0>)
 800c954:	781b      	ldrb	r3, [r3, #0]
 800c956:	429a      	cmp	r2, r3
 800c958:	d05e      	beq.n	800ca18 <RS48501_TxData+0xd4>
	{

		RS485_DE(); // HAL_GPIO_WritePin(RS485_DE_GPIO_Port, RS485_DE_Pin, GPIO_PIN_SET)  // RS485핀을 데이터를 송신할 수 있게 활성화
 800c95a:	2201      	movs	r2, #1
 800c95c:	2110      	movs	r1, #16
 800c95e:	4832      	ldr	r0, [pc, #200]	@ (800ca28 <RS48501_TxData+0xe4>)
 800c960:	f005 f8aa 	bl	8011ab8 <HAL_GPIO_WritePin>

		 if(ui.Protocol_Type == 0)
 800c964:	4b31      	ldr	r3, [pc, #196]	@ (800ca2c <RS48501_TxData+0xe8>)
 800c966:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 800c96a:	2b00      	cmp	r3, #0
 800c96c:	d123      	bne.n	800c9b6 <RS48501_TxData+0x72>
		 {
			 if(Read_Data_Tx[1] == 0x03)
 800c96e:	4b30      	ldr	r3, [pc, #192]	@ (800ca30 <RS48501_TxData+0xec>)
 800c970:	785b      	ldrb	r3, [r3, #1]
 800c972:	2b03      	cmp	r3, #3
 800c974:	d10b      	bne.n	800c98e <RS48501_TxData+0x4a>
			 {
				 dataSize = Read_Data_Tx[2];
 800c976:	4b2e      	ldr	r3, [pc, #184]	@ (800ca30 <RS48501_TxData+0xec>)
 800c978:	789b      	ldrb	r3, [r3, #2]
 800c97a:	80fb      	strh	r3, [r7, #6]
				 HAL_UART_Transmit_IT(&huart5, &Read_Data_Tx[0], dataSize+5);
 800c97c:	88fb      	ldrh	r3, [r7, #6]
 800c97e:	3305      	adds	r3, #5
 800c980:	b29b      	uxth	r3, r3
 800c982:	461a      	mov	r2, r3
 800c984:	492a      	ldr	r1, [pc, #168]	@ (800ca30 <RS48501_TxData+0xec>)
 800c986:	482b      	ldr	r0, [pc, #172]	@ (800ca34 <RS48501_TxData+0xf0>)
 800c988:	f008 f944 	bl	8014c14 <HAL_UART_Transmit_IT>
 800c98c:	e033      	b.n	800c9f6 <RS48501_TxData+0xb2>
			 }
			 else if((Read_Data_Tx[1] == 0x06) || (Read_Data_Tx[1] == 0x10))
 800c98e:	4b28      	ldr	r3, [pc, #160]	@ (800ca30 <RS48501_TxData+0xec>)
 800c990:	785b      	ldrb	r3, [r3, #1]
 800c992:	2b06      	cmp	r3, #6
 800c994:	d003      	beq.n	800c99e <RS48501_TxData+0x5a>
 800c996:	4b26      	ldr	r3, [pc, #152]	@ (800ca30 <RS48501_TxData+0xec>)
 800c998:	785b      	ldrb	r3, [r3, #1]
 800c99a:	2b10      	cmp	r3, #16
 800c99c:	d105      	bne.n	800c9aa <RS48501_TxData+0x66>
			 {
				 HAL_UART_Transmit_IT(&huart5, &Read_Data_Tx[0], 8);
 800c99e:	2208      	movs	r2, #8
 800c9a0:	4923      	ldr	r1, [pc, #140]	@ (800ca30 <RS48501_TxData+0xec>)
 800c9a2:	4824      	ldr	r0, [pc, #144]	@ (800ca34 <RS48501_TxData+0xf0>)
 800c9a4:	f008 f936 	bl	8014c14 <HAL_UART_Transmit_IT>
 800c9a8:	e025      	b.n	800c9f6 <RS48501_TxData+0xb2>
			 }
			 else
			 {
				 HAL_UART_Transmit_IT(&huart5, &Read_Data_Tx[0], 5);
 800c9aa:	2205      	movs	r2, #5
 800c9ac:	4920      	ldr	r1, [pc, #128]	@ (800ca30 <RS48501_TxData+0xec>)
 800c9ae:	4821      	ldr	r0, [pc, #132]	@ (800ca34 <RS48501_TxData+0xf0>)
 800c9b0:	f008 f930 	bl	8014c14 <HAL_UART_Transmit_IT>
 800c9b4:	e01f      	b.n	800c9f6 <RS48501_TxData+0xb2>
			 }
		 }
		 else   // ui.Protocol_Type == 0 이 아닌 경우
		 {
			dataSize = ((uint16_t)RS48501_TxSendFrame[1] << 8);
 800c9b6:	4b20      	ldr	r3, [pc, #128]	@ (800ca38 <RS48501_TxData+0xf4>)
 800c9b8:	785b      	ldrb	r3, [r3, #1]
 800c9ba:	021b      	lsls	r3, r3, #8
 800c9bc:	80fb      	strh	r3, [r7, #6]
			dataSize |= ((uint16_t)RS48501_TxSendFrame[2] & 0xFF);
 800c9be:	4b1e      	ldr	r3, [pc, #120]	@ (800ca38 <RS48501_TxData+0xf4>)
 800c9c0:	789b      	ldrb	r3, [r3, #2]
 800c9c2:	461a      	mov	r2, r3
 800c9c4:	88fb      	ldrh	r3, [r7, #6]
 800c9c6:	4313      	orrs	r3, r2
 800c9c8:	80fb      	strh	r3, [r7, #6]

			// Request Data Frame size = 18, Ack Data Frame size = 12
			if(ui.End_Code == 1){
 800c9ca:	4b18      	ldr	r3, [pc, #96]	@ (800ca2c <RS48501_TxData+0xe8>)
 800c9cc:	f893 3031 	ldrb.w	r3, [r3, #49]	@ 0x31
 800c9d0:	2b01      	cmp	r3, #1
 800c9d2:	d108      	bne.n	800c9e6 <RS48501_TxData+0xa2>
				HAL_UART_Transmit_IT(&huart5, &RS48501_TxSendFrame[0], dataSize+8);
 800c9d4:	88fb      	ldrh	r3, [r7, #6]
 800c9d6:	3308      	adds	r3, #8
 800c9d8:	b29b      	uxth	r3, r3
 800c9da:	461a      	mov	r2, r3
 800c9dc:	4916      	ldr	r1, [pc, #88]	@ (800ca38 <RS48501_TxData+0xf4>)
 800c9de:	4815      	ldr	r0, [pc, #84]	@ (800ca34 <RS48501_TxData+0xf0>)
 800c9e0:	f008 f918 	bl	8014c14 <HAL_UART_Transmit_IT>
 800c9e4:	e007      	b.n	800c9f6 <RS48501_TxData+0xb2>

			}
			else
			{
				HAL_UART_Transmit_IT(&huart5, &RS48501_TxSendFrame[0], dataSize+6);
 800c9e6:	88fb      	ldrh	r3, [r7, #6]
 800c9e8:	3306      	adds	r3, #6
 800c9ea:	b29b      	uxth	r3, r3
 800c9ec:	461a      	mov	r2, r3
 800c9ee:	4912      	ldr	r1, [pc, #72]	@ (800ca38 <RS48501_TxData+0xf4>)
 800c9f0:	4810      	ldr	r0, [pc, #64]	@ (800ca34 <RS48501_TxData+0xf0>)
 800c9f2:	f008 f90f 	bl	8014c14 <HAL_UART_Transmit_IT>
			}
		 }
		RS485Rx.boot_send = 1;
 800c9f6:	4b11      	ldr	r3, [pc, #68]	@ (800ca3c <RS48501_TxData+0xf8>)
 800c9f8:	2201      	movs	r2, #1
 800c9fa:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46



		RS48501_TxEnd++;
 800c9fe:	4b09      	ldr	r3, [pc, #36]	@ (800ca24 <RS48501_TxData+0xe0>)
 800ca00:	781b      	ldrb	r3, [r3, #0]
 800ca02:	3301      	adds	r3, #1
 800ca04:	b2da      	uxtb	r2, r3
 800ca06:	4b07      	ldr	r3, [pc, #28]	@ (800ca24 <RS48501_TxData+0xe0>)
 800ca08:	701a      	strb	r2, [r3, #0]
		if(RS48501_TxEnd >= 20)	RS48501_TxEnd = 0;
 800ca0a:	4b06      	ldr	r3, [pc, #24]	@ (800ca24 <RS48501_TxData+0xe0>)
 800ca0c:	781b      	ldrb	r3, [r3, #0]
 800ca0e:	2b13      	cmp	r3, #19
 800ca10:	d902      	bls.n	800ca18 <RS48501_TxData+0xd4>
 800ca12:	4b04      	ldr	r3, [pc, #16]	@ (800ca24 <RS48501_TxData+0xe0>)
 800ca14:	2200      	movs	r2, #0
 800ca16:	701a      	strb	r2, [r3, #0]
	}

}
 800ca18:	bf00      	nop
 800ca1a:	3708      	adds	r7, #8
 800ca1c:	46bd      	mov	sp, r7
 800ca1e:	bd80      	pop	{r7, pc}
 800ca20:	20000524 	.word	0x20000524
 800ca24:	20000525 	.word	0x20000525
 800ca28:	48000400 	.word	0x48000400
 800ca2c:	200004f0 	.word	0x200004f0
 800ca30:	200004b0 	.word	0x200004b0
 800ca34:	200009b0 	.word	0x200009b0
 800ca38:	20000528 	.word	0x20000528
 800ca3c:	20000574 	.word	0x20000574

0800ca40 <HAL_UART_TxCpltCallback>:
/****************************************************************************/
/*	Overview	:	Tx 데이터 송신 이후 RX 준비             							*/
/*	Return value:	void													*/
/****************************************************************************/
void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 800ca40:	b580      	push	{r7, lr}
 800ca42:	b082      	sub	sp, #8
 800ca44:	af00      	add	r7, sp, #0
 800ca46:	6078      	str	r0, [r7, #4]
	 if(huart->Instance==UART5)
 800ca48:	687b      	ldr	r3, [r7, #4]
 800ca4a:	681b      	ldr	r3, [r3, #0]
 800ca4c:	4a09      	ldr	r2, [pc, #36]	@ (800ca74 <HAL_UART_TxCpltCallback+0x34>)
 800ca4e:	4293      	cmp	r3, r2
 800ca50:	d10c      	bne.n	800ca6c <HAL_UART_TxCpltCallback+0x2c>
	 {
		RS485_RE(); // 송신이 완료되면 자동으로 GPIO 핀 활성화해서 수신모드로..
 800ca52:	2200      	movs	r2, #0
 800ca54:	2110      	movs	r1, #16
 800ca56:	4808      	ldr	r0, [pc, #32]	@ (800ca78 <HAL_UART_TxCpltCallback+0x38>)
 800ca58:	f005 f82e 	bl	8011ab8 <HAL_GPIO_WritePin>
		if(RS485Rx.boot_send == 1){
 800ca5c:	4b07      	ldr	r3, [pc, #28]	@ (800ca7c <HAL_UART_TxCpltCallback+0x3c>)
 800ca5e:	f893 3046 	ldrb.w	r3, [r3, #70]	@ 0x46
 800ca62:	2b01      	cmp	r3, #1
 800ca64:	d102      	bne.n	800ca6c <HAL_UART_TxCpltCallback+0x2c>
			reboot_flag = 1;
 800ca66:	4b06      	ldr	r3, [pc, #24]	@ (800ca80 <HAL_UART_TxCpltCallback+0x40>)
 800ca68:	2201      	movs	r2, #1
 800ca6a:	701a      	strb	r2, [r3, #0]
		}
	 }
}
 800ca6c:	bf00      	nop
 800ca6e:	3708      	adds	r7, #8
 800ca70:	46bd      	mov	sp, r7
 800ca72:	bd80      	pop	{r7, pc}
 800ca74:	40005000 	.word	0x40005000
 800ca78:	48000400 	.word	0x48000400
 800ca7c:	20000574 	.word	0x20000574
 800ca80:	2000027c 	.word	0x2000027c

0800ca84 <FUN_Rx_data_check>:
/****************************************************************************/
/*	Overview	:	RX 데이터 처리 통신 프레임										*/
/*	Return value:	void													*/
/****************************************************************************/
uint8_t FUN_Rx_data_check(void)  // 실패한 수신 0 리턴 / 성공 RS485Rx.result 리턴
{								 // 프레임 각 부분이 올바른지 확인 하는거 같음 --> RS485 통신의 안정성 확보 역할인듯
 800ca84:	b480      	push	{r7}
 800ca86:	af00      	add	r7, sp, #0
	//STX 체크
	if(RS485Rx0Data[0] != PACKET_STX)//'S')
 800ca88:	4b75      	ldr	r3, [pc, #468]	@ (800cc60 <FUN_Rx_data_check+0x1dc>)
 800ca8a:	781b      	ldrb	r3, [r3, #0]
 800ca8c:	2b53      	cmp	r3, #83	@ 0x53
 800ca8e:	d004      	beq.n	800ca9a <FUN_Rx_data_check+0x16>
	{
		RS485Rx.Rx_cnt = 0;
 800ca90:	4b74      	ldr	r3, [pc, #464]	@ (800cc64 <FUN_Rx_data_check+0x1e0>)
 800ca92:	2200      	movs	r2, #0
 800ca94:	829a      	strh	r2, [r3, #20]
		// 실패한 수신
		return 0;
 800ca96:	2300      	movs	r3, #0
 800ca98:	e0dd      	b.n	800cc56 <FUN_Rx_data_check+0x1d2>
	}
	else
	{
		if(RS485Rx.Rx_cnt == 1){
 800ca9a:	4b72      	ldr	r3, [pc, #456]	@ (800cc64 <FUN_Rx_data_check+0x1e0>)
 800ca9c:	8a9b      	ldrh	r3, [r3, #20]
 800ca9e:	2b01      	cmp	r3, #1
 800caa0:	d103      	bne.n	800caaa <FUN_Rx_data_check+0x26>
			RS485Rx.Rx_Data_flag = 1;  //Frame start is received
 800caa2:	4b70      	ldr	r3, [pc, #448]	@ (800cc64 <FUN_Rx_data_check+0x1e0>)
 800caa4:	2201      	movs	r2, #1
 800caa6:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
		}
	}
	if(RS485Rx.Rx_cnt >= 3)
 800caaa:	4b6e      	ldr	r3, [pc, #440]	@ (800cc64 <FUN_Rx_data_check+0x1e0>)
 800caac:	8a9b      	ldrh	r3, [r3, #20]
 800caae:	2b02      	cmp	r3, #2
 800cab0:	d910      	bls.n	800cad4 <FUN_Rx_data_check+0x50>
	{
		// Length 체크
		if((RS485Rx0Data[1] != 0x00) && (RS485Rx0Data[2] != 0x0C))
 800cab2:	4b6b      	ldr	r3, [pc, #428]	@ (800cc60 <FUN_Rx_data_check+0x1dc>)
 800cab4:	785b      	ldrb	r3, [r3, #1]
 800cab6:	2b00      	cmp	r3, #0
 800cab8:	d00c      	beq.n	800cad4 <FUN_Rx_data_check+0x50>
 800caba:	4b69      	ldr	r3, [pc, #420]	@ (800cc60 <FUN_Rx_data_check+0x1dc>)
 800cabc:	789b      	ldrb	r3, [r3, #2]
 800cabe:	2b0c      	cmp	r3, #12
 800cac0:	d008      	beq.n	800cad4 <FUN_Rx_data_check+0x50>
		{
			RS485Rx.Rx_cnt = 0;
 800cac2:	4b68      	ldr	r3, [pc, #416]	@ (800cc64 <FUN_Rx_data_check+0x1e0>)
 800cac4:	2200      	movs	r2, #0
 800cac6:	829a      	strh	r2, [r3, #20]
			RS485Rx.Rx_Data_flag = 0;  //Frame start reset
 800cac8:	4b66      	ldr	r3, [pc, #408]	@ (800cc64 <FUN_Rx_data_check+0x1e0>)
 800caca:	2200      	movs	r2, #0
 800cacc:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
			// 실패한 수신
			return 0;
 800cad0:	2300      	movs	r3, #0
 800cad2:	e0c0      	b.n	800cc56 <FUN_Rx_data_check+0x1d2>
		}
	}

	if(RS485Rx.Rx_cnt >= 4)
 800cad4:	4b63      	ldr	r3, [pc, #396]	@ (800cc64 <FUN_Rx_data_check+0x1e0>)
 800cad6:	8a9b      	ldrh	r3, [r3, #20]
 800cad8:	2b03      	cmp	r3, #3
 800cada:	d90c      	bls.n	800caf6 <FUN_Rx_data_check+0x72>
	{
		//TYPE 체크
		// 0x05: 판넬형 열연기감지기 제품군
		if(RS485Rx0Data[3] != 0x05)
 800cadc:	4b60      	ldr	r3, [pc, #384]	@ (800cc60 <FUN_Rx_data_check+0x1dc>)
 800cade:	78db      	ldrb	r3, [r3, #3]
 800cae0:	2b05      	cmp	r3, #5
 800cae2:	d008      	beq.n	800caf6 <FUN_Rx_data_check+0x72>
		{
			RS485Rx.Rx_cnt = 0;
 800cae4:	4b5f      	ldr	r3, [pc, #380]	@ (800cc64 <FUN_Rx_data_check+0x1e0>)
 800cae6:	2200      	movs	r2, #0
 800cae8:	829a      	strh	r2, [r3, #20]
			RS485Rx.Rx_Data_flag = 0;  //Frame start reset
 800caea:	4b5e      	ldr	r3, [pc, #376]	@ (800cc64 <FUN_Rx_data_check+0x1e0>)
 800caec:	2200      	movs	r2, #0
 800caee:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
			// 실패한 수신
			return 0;
 800caf2:	2300      	movs	r3, #0
 800caf4:	e0af      	b.n	800cc56 <FUN_Rx_data_check+0x1d2>
		}
	}

	if(RS485Rx.Rx_cnt >= 6)
 800caf6:	4b5b      	ldr	r3, [pc, #364]	@ (800cc64 <FUN_Rx_data_check+0x1e0>)
 800caf8:	8a9b      	ldrh	r3, [r3, #20]
 800cafa:	2b05      	cmp	r3, #5
 800cafc:	f240 8093 	bls.w	800cc26 <FUN_Rx_data_check+0x1a2>
	{
		// CMD 체크 result는 명령 순번을 나타냄
		if((RS485Rx0Data[4] == 0x01) && (RS485Rx0Data[5] == 0x01))
 800cb00:	4b57      	ldr	r3, [pc, #348]	@ (800cc60 <FUN_Rx_data_check+0x1dc>)
 800cb02:	791b      	ldrb	r3, [r3, #4]
 800cb04:	2b01      	cmp	r3, #1
 800cb06:	d10a      	bne.n	800cb1e <FUN_Rx_data_check+0x9a>
 800cb08:	4b55      	ldr	r3, [pc, #340]	@ (800cc60 <FUN_Rx_data_check+0x1dc>)
 800cb0a:	795b      	ldrb	r3, [r3, #5]
 800cb0c:	2b01      	cmp	r3, #1
 800cb0e:	d106      	bne.n	800cb1e <FUN_Rx_data_check+0x9a>
		{
			RS485Rx.result += 1;
 800cb10:	4b54      	ldr	r3, [pc, #336]	@ (800cc64 <FUN_Rx_data_check+0x1e0>)
 800cb12:	7d9b      	ldrb	r3, [r3, #22]
 800cb14:	3301      	adds	r3, #1
 800cb16:	b2da      	uxtb	r2, r3
 800cb18:	4b52      	ldr	r3, [pc, #328]	@ (800cc64 <FUN_Rx_data_check+0x1e0>)
 800cb1a:	759a      	strb	r2, [r3, #22]
 800cb1c:	e083      	b.n	800cc26 <FUN_Rx_data_check+0x1a2>
		}
		else if((RS485Rx0Data[4] == 0x03) && (RS485Rx0Data[5] == 0x01))
 800cb1e:	4b50      	ldr	r3, [pc, #320]	@ (800cc60 <FUN_Rx_data_check+0x1dc>)
 800cb20:	791b      	ldrb	r3, [r3, #4]
 800cb22:	2b03      	cmp	r3, #3
 800cb24:	d10a      	bne.n	800cb3c <FUN_Rx_data_check+0xb8>
 800cb26:	4b4e      	ldr	r3, [pc, #312]	@ (800cc60 <FUN_Rx_data_check+0x1dc>)
 800cb28:	795b      	ldrb	r3, [r3, #5]
 800cb2a:	2b01      	cmp	r3, #1
 800cb2c:	d106      	bne.n	800cb3c <FUN_Rx_data_check+0xb8>
		{
			RS485Rx.result += 2;
 800cb2e:	4b4d      	ldr	r3, [pc, #308]	@ (800cc64 <FUN_Rx_data_check+0x1e0>)
 800cb30:	7d9b      	ldrb	r3, [r3, #22]
 800cb32:	3302      	adds	r3, #2
 800cb34:	b2da      	uxtb	r2, r3
 800cb36:	4b4b      	ldr	r3, [pc, #300]	@ (800cc64 <FUN_Rx_data_check+0x1e0>)
 800cb38:	759a      	strb	r2, [r3, #22]
 800cb3a:	e074      	b.n	800cc26 <FUN_Rx_data_check+0x1a2>
		}
		else if((RS485Rx0Data[4] == 0x03) && (RS485Rx0Data[5] == 0x02))
 800cb3c:	4b48      	ldr	r3, [pc, #288]	@ (800cc60 <FUN_Rx_data_check+0x1dc>)
 800cb3e:	791b      	ldrb	r3, [r3, #4]
 800cb40:	2b03      	cmp	r3, #3
 800cb42:	d10a      	bne.n	800cb5a <FUN_Rx_data_check+0xd6>
 800cb44:	4b46      	ldr	r3, [pc, #280]	@ (800cc60 <FUN_Rx_data_check+0x1dc>)
 800cb46:	795b      	ldrb	r3, [r3, #5]
 800cb48:	2b02      	cmp	r3, #2
 800cb4a:	d106      	bne.n	800cb5a <FUN_Rx_data_check+0xd6>
		{
			RS485Rx.result += 3;
 800cb4c:	4b45      	ldr	r3, [pc, #276]	@ (800cc64 <FUN_Rx_data_check+0x1e0>)
 800cb4e:	7d9b      	ldrb	r3, [r3, #22]
 800cb50:	3303      	adds	r3, #3
 800cb52:	b2da      	uxtb	r2, r3
 800cb54:	4b43      	ldr	r3, [pc, #268]	@ (800cc64 <FUN_Rx_data_check+0x1e0>)
 800cb56:	759a      	strb	r2, [r3, #22]
 800cb58:	e065      	b.n	800cc26 <FUN_Rx_data_check+0x1a2>
		}
		else if((RS485Rx0Data[4] == 0x03) && (RS485Rx0Data[5] == 0x03))
 800cb5a:	4b41      	ldr	r3, [pc, #260]	@ (800cc60 <FUN_Rx_data_check+0x1dc>)
 800cb5c:	791b      	ldrb	r3, [r3, #4]
 800cb5e:	2b03      	cmp	r3, #3
 800cb60:	d10a      	bne.n	800cb78 <FUN_Rx_data_check+0xf4>
 800cb62:	4b3f      	ldr	r3, [pc, #252]	@ (800cc60 <FUN_Rx_data_check+0x1dc>)
 800cb64:	795b      	ldrb	r3, [r3, #5]
 800cb66:	2b03      	cmp	r3, #3
 800cb68:	d106      	bne.n	800cb78 <FUN_Rx_data_check+0xf4>
		{
			RS485Rx.result += 4;
 800cb6a:	4b3e      	ldr	r3, [pc, #248]	@ (800cc64 <FUN_Rx_data_check+0x1e0>)
 800cb6c:	7d9b      	ldrb	r3, [r3, #22]
 800cb6e:	3304      	adds	r3, #4
 800cb70:	b2da      	uxtb	r2, r3
 800cb72:	4b3c      	ldr	r3, [pc, #240]	@ (800cc64 <FUN_Rx_data_check+0x1e0>)
 800cb74:	759a      	strb	r2, [r3, #22]
 800cb76:	e056      	b.n	800cc26 <FUN_Rx_data_check+0x1a2>
		}
		else if((RS485Rx0Data[4] == 0x03) && (RS485Rx0Data[5] == 0x04))
 800cb78:	4b39      	ldr	r3, [pc, #228]	@ (800cc60 <FUN_Rx_data_check+0x1dc>)
 800cb7a:	791b      	ldrb	r3, [r3, #4]
 800cb7c:	2b03      	cmp	r3, #3
 800cb7e:	d10a      	bne.n	800cb96 <FUN_Rx_data_check+0x112>
 800cb80:	4b37      	ldr	r3, [pc, #220]	@ (800cc60 <FUN_Rx_data_check+0x1dc>)
 800cb82:	795b      	ldrb	r3, [r3, #5]
 800cb84:	2b04      	cmp	r3, #4
 800cb86:	d106      	bne.n	800cb96 <FUN_Rx_data_check+0x112>
		{
			RS485Rx.result += 5;
 800cb88:	4b36      	ldr	r3, [pc, #216]	@ (800cc64 <FUN_Rx_data_check+0x1e0>)
 800cb8a:	7d9b      	ldrb	r3, [r3, #22]
 800cb8c:	3305      	adds	r3, #5
 800cb8e:	b2da      	uxtb	r2, r3
 800cb90:	4b34      	ldr	r3, [pc, #208]	@ (800cc64 <FUN_Rx_data_check+0x1e0>)
 800cb92:	759a      	strb	r2, [r3, #22]
 800cb94:	e047      	b.n	800cc26 <FUN_Rx_data_check+0x1a2>
		}
		else if((RS485Rx0Data[4] == 0x03) && (RS485Rx0Data[5] == 0x05))
 800cb96:	4b32      	ldr	r3, [pc, #200]	@ (800cc60 <FUN_Rx_data_check+0x1dc>)
 800cb98:	791b      	ldrb	r3, [r3, #4]
 800cb9a:	2b03      	cmp	r3, #3
 800cb9c:	d10a      	bne.n	800cbb4 <FUN_Rx_data_check+0x130>
 800cb9e:	4b30      	ldr	r3, [pc, #192]	@ (800cc60 <FUN_Rx_data_check+0x1dc>)
 800cba0:	795b      	ldrb	r3, [r3, #5]
 800cba2:	2b05      	cmp	r3, #5
 800cba4:	d106      	bne.n	800cbb4 <FUN_Rx_data_check+0x130>
		{
			RS485Rx.result += 6;
 800cba6:	4b2f      	ldr	r3, [pc, #188]	@ (800cc64 <FUN_Rx_data_check+0x1e0>)
 800cba8:	7d9b      	ldrb	r3, [r3, #22]
 800cbaa:	3306      	adds	r3, #6
 800cbac:	b2da      	uxtb	r2, r3
 800cbae:	4b2d      	ldr	r3, [pc, #180]	@ (800cc64 <FUN_Rx_data_check+0x1e0>)
 800cbb0:	759a      	strb	r2, [r3, #22]
 800cbb2:	e038      	b.n	800cc26 <FUN_Rx_data_check+0x1a2>
		}
		else if((RS485Rx0Data[4] == 0x03) && (RS485Rx0Data[5] == 0x06))
 800cbb4:	4b2a      	ldr	r3, [pc, #168]	@ (800cc60 <FUN_Rx_data_check+0x1dc>)
 800cbb6:	791b      	ldrb	r3, [r3, #4]
 800cbb8:	2b03      	cmp	r3, #3
 800cbba:	d10a      	bne.n	800cbd2 <FUN_Rx_data_check+0x14e>
 800cbbc:	4b28      	ldr	r3, [pc, #160]	@ (800cc60 <FUN_Rx_data_check+0x1dc>)
 800cbbe:	795b      	ldrb	r3, [r3, #5]
 800cbc0:	2b06      	cmp	r3, #6
 800cbc2:	d106      	bne.n	800cbd2 <FUN_Rx_data_check+0x14e>
		{
			RS485Rx.result += 7;
 800cbc4:	4b27      	ldr	r3, [pc, #156]	@ (800cc64 <FUN_Rx_data_check+0x1e0>)
 800cbc6:	7d9b      	ldrb	r3, [r3, #22]
 800cbc8:	3307      	adds	r3, #7
 800cbca:	b2da      	uxtb	r2, r3
 800cbcc:	4b25      	ldr	r3, [pc, #148]	@ (800cc64 <FUN_Rx_data_check+0x1e0>)
 800cbce:	759a      	strb	r2, [r3, #22]
 800cbd0:	e029      	b.n	800cc26 <FUN_Rx_data_check+0x1a2>
		}
		else if((RS485Rx0Data[4] == 0x03) && (RS485Rx0Data[5] == 0x19))
 800cbd2:	4b23      	ldr	r3, [pc, #140]	@ (800cc60 <FUN_Rx_data_check+0x1dc>)
 800cbd4:	791b      	ldrb	r3, [r3, #4]
 800cbd6:	2b03      	cmp	r3, #3
 800cbd8:	d10a      	bne.n	800cbf0 <FUN_Rx_data_check+0x16c>
 800cbda:	4b21      	ldr	r3, [pc, #132]	@ (800cc60 <FUN_Rx_data_check+0x1dc>)
 800cbdc:	795b      	ldrb	r3, [r3, #5]
 800cbde:	2b19      	cmp	r3, #25
 800cbe0:	d106      	bne.n	800cbf0 <FUN_Rx_data_check+0x16c>
		{
			RS485Rx.result += 8;
 800cbe2:	4b20      	ldr	r3, [pc, #128]	@ (800cc64 <FUN_Rx_data_check+0x1e0>)
 800cbe4:	7d9b      	ldrb	r3, [r3, #22]
 800cbe6:	3308      	adds	r3, #8
 800cbe8:	b2da      	uxtb	r2, r3
 800cbea:	4b1e      	ldr	r3, [pc, #120]	@ (800cc64 <FUN_Rx_data_check+0x1e0>)
 800cbec:	759a      	strb	r2, [r3, #22]
 800cbee:	e01a      	b.n	800cc26 <FUN_Rx_data_check+0x1a2>
		}
		else if((RS485Rx0Data[4] == 0xE3) && (RS485Rx0Data[5] == 0x60))
 800cbf0:	4b1b      	ldr	r3, [pc, #108]	@ (800cc60 <FUN_Rx_data_check+0x1dc>)
 800cbf2:	791b      	ldrb	r3, [r3, #4]
 800cbf4:	2be3      	cmp	r3, #227	@ 0xe3
 800cbf6:	d10a      	bne.n	800cc0e <FUN_Rx_data_check+0x18a>
 800cbf8:	4b19      	ldr	r3, [pc, #100]	@ (800cc60 <FUN_Rx_data_check+0x1dc>)
 800cbfa:	795b      	ldrb	r3, [r3, #5]
 800cbfc:	2b60      	cmp	r3, #96	@ 0x60
 800cbfe:	d106      	bne.n	800cc0e <FUN_Rx_data_check+0x18a>
		{
			RS485Rx.result += 9;
 800cc00:	4b18      	ldr	r3, [pc, #96]	@ (800cc64 <FUN_Rx_data_check+0x1e0>)
 800cc02:	7d9b      	ldrb	r3, [r3, #22]
 800cc04:	3309      	adds	r3, #9
 800cc06:	b2da      	uxtb	r2, r3
 800cc08:	4b16      	ldr	r3, [pc, #88]	@ (800cc64 <FUN_Rx_data_check+0x1e0>)
 800cc0a:	759a      	strb	r2, [r3, #22]
 800cc0c:	e00b      	b.n	800cc26 <FUN_Rx_data_check+0x1a2>
		}
		else
		{
			RS485Rx.Rx_cnt = 0;
 800cc0e:	4b15      	ldr	r3, [pc, #84]	@ (800cc64 <FUN_Rx_data_check+0x1e0>)
 800cc10:	2200      	movs	r2, #0
 800cc12:	829a      	strh	r2, [r3, #20]
			RS485Rx.Rx_Data_flag = 0;  //Frame start reset
 800cc14:	4b13      	ldr	r3, [pc, #76]	@ (800cc64 <FUN_Rx_data_check+0x1e0>)
 800cc16:	2200      	movs	r2, #0
 800cc18:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
			RS485Rx.result = 0;
 800cc1c:	4b11      	ldr	r3, [pc, #68]	@ (800cc64 <FUN_Rx_data_check+0x1e0>)
 800cc1e:	2200      	movs	r2, #0
 800cc20:	759a      	strb	r2, [r3, #22]
			// 실패한 수신
			return 0;
 800cc22:	2300      	movs	r3, #0
 800cc24:	e017      	b.n	800cc56 <FUN_Rx_data_check+0x1d2>
		}
	}
	if(RS485Rx.Rx_cnt >= 18)
 800cc26:	4b0f      	ldr	r3, [pc, #60]	@ (800cc64 <FUN_Rx_data_check+0x1e0>)
 800cc28:	8a9b      	ldrh	r3, [r3, #20]
 800cc2a:	2b11      	cmp	r3, #17
 800cc2c:	d912      	bls.n	800cc54 <FUN_Rx_data_check+0x1d0>
	{
		//ETX 체크
		if(RS485Rx0Data[17] != PACKET_ETX)
 800cc2e:	4b0c      	ldr	r3, [pc, #48]	@ (800cc60 <FUN_Rx_data_check+0x1dc>)
 800cc30:	7c5b      	ldrb	r3, [r3, #17]
 800cc32:	2b45      	cmp	r3, #69	@ 0x45
 800cc34:	d00b      	beq.n	800cc4e <FUN_Rx_data_check+0x1ca>
		{
			RS485Rx.Rx_cnt = 0;
 800cc36:	4b0b      	ldr	r3, [pc, #44]	@ (800cc64 <FUN_Rx_data_check+0x1e0>)
 800cc38:	2200      	movs	r2, #0
 800cc3a:	829a      	strh	r2, [r3, #20]
			RS485Rx.Rx_Data_flag = 0;  //Frame start reset
 800cc3c:	4b09      	ldr	r3, [pc, #36]	@ (800cc64 <FUN_Rx_data_check+0x1e0>)
 800cc3e:	2200      	movs	r2, #0
 800cc40:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
			RS485Rx.result = 0;
 800cc44:	4b07      	ldr	r3, [pc, #28]	@ (800cc64 <FUN_Rx_data_check+0x1e0>)
 800cc46:	2200      	movs	r2, #0
 800cc48:	759a      	strb	r2, [r3, #22]
			// 실패한 수신
			return 0;
 800cc4a:	2300      	movs	r3, #0
 800cc4c:	e003      	b.n	800cc56 <FUN_Rx_data_check+0x1d2>
		}
		else
		{
			// 성공적인 수신
			return RS485Rx.result;
 800cc4e:	4b05      	ldr	r3, [pc, #20]	@ (800cc64 <FUN_Rx_data_check+0x1e0>)
 800cc50:	7d9b      	ldrb	r3, [r3, #22]
 800cc52:	e000      	b.n	800cc56 <FUN_Rx_data_check+0x1d2>
		}
	}
	// 데이터가 더 남아있다
	return 0;
 800cc54:	2300      	movs	r3, #0
}
 800cc56:	4618      	mov	r0, r3
 800cc58:	46bd      	mov	sp, r7
 800cc5a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cc5e:	4770      	bx	lr
 800cc60:	20000544 	.word	0x20000544
 800cc64:	20000574 	.word	0x20000574

0800cc68 <FUN_Rx_data_Modbus_check>:
uint8_t FUN_Rx_data_Modbus_check(void)  // 얘도 패킷 검사하고 실패 0 리턴 같음. 근데 얘는 성공 리턴 1임
{
 800cc68:	b480      	push	{r7}
 800cc6a:	af00      	add	r7, sp, #0
	static uint8_t writeLen = 0;

	//[0] = Device ID Check
	if(RS485RxMOData[0] != HsdID){
 800cc6c:	4b2f      	ldr	r3, [pc, #188]	@ (800cd2c <FUN_Rx_data_Modbus_check+0xc4>)
 800cc6e:	781b      	ldrb	r3, [r3, #0]
 800cc70:	461a      	mov	r2, r3
 800cc72:	4b2f      	ldr	r3, [pc, #188]	@ (800cd30 <FUN_Rx_data_Modbus_check+0xc8>)
 800cc74:	881b      	ldrh	r3, [r3, #0]
 800cc76:	429a      	cmp	r2, r3
 800cc78:	d004      	beq.n	800cc84 <FUN_Rx_data_Modbus_check+0x1c>
		RS485Rx.Rx_cnt = 0;
 800cc7a:	4b2e      	ldr	r3, [pc, #184]	@ (800cd34 <FUN_Rx_data_Modbus_check+0xcc>)
 800cc7c:	2200      	movs	r2, #0
 800cc7e:	829a      	strh	r2, [r3, #20]
		// 실패한 수신
		return 0;
 800cc80:	2300      	movs	r3, #0
 800cc82:	e04e      	b.n	800cd22 <FUN_Rx_data_Modbus_check+0xba>
	}
	else{
		if(RS485Rx.Rx_cnt == 1){
 800cc84:	4b2b      	ldr	r3, [pc, #172]	@ (800cd34 <FUN_Rx_data_Modbus_check+0xcc>)
 800cc86:	8a9b      	ldrh	r3, [r3, #20]
 800cc88:	2b01      	cmp	r3, #1
 800cc8a:	d103      	bne.n	800cc94 <FUN_Rx_data_Modbus_check+0x2c>
			RS485Rx.Rx_Data_flag = 1;  //Frame start is received
 800cc8c:	4b29      	ldr	r3, [pc, #164]	@ (800cd34 <FUN_Rx_data_Modbus_check+0xcc>)
 800cc8e:	2201      	movs	r2, #1
 800cc90:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
		}
	}
	//[1] = Function Check
	if(RS485Rx.Rx_cnt >= 2)
 800cc94:	4b27      	ldr	r3, [pc, #156]	@ (800cd34 <FUN_Rx_data_Modbus_check+0xcc>)
 800cc96:	8a9b      	ldrh	r3, [r3, #20]
 800cc98:	2b01      	cmp	r3, #1
 800cc9a:	d914      	bls.n	800ccc6 <FUN_Rx_data_Modbus_check+0x5e>
	{
		// Function 체크
		if((RS485RxMOData[1] != 0x03) && (RS485RxMOData[1] != 0x06) && (RS485RxMOData[1] != 0x10)){
 800cc9c:	4b23      	ldr	r3, [pc, #140]	@ (800cd2c <FUN_Rx_data_Modbus_check+0xc4>)
 800cc9e:	785b      	ldrb	r3, [r3, #1]
 800cca0:	2b03      	cmp	r3, #3
 800cca2:	d010      	beq.n	800ccc6 <FUN_Rx_data_Modbus_check+0x5e>
 800cca4:	4b21      	ldr	r3, [pc, #132]	@ (800cd2c <FUN_Rx_data_Modbus_check+0xc4>)
 800cca6:	785b      	ldrb	r3, [r3, #1]
 800cca8:	2b06      	cmp	r3, #6
 800ccaa:	d00c      	beq.n	800ccc6 <FUN_Rx_data_Modbus_check+0x5e>
 800ccac:	4b1f      	ldr	r3, [pc, #124]	@ (800cd2c <FUN_Rx_data_Modbus_check+0xc4>)
 800ccae:	785b      	ldrb	r3, [r3, #1]
 800ccb0:	2b10      	cmp	r3, #16
 800ccb2:	d008      	beq.n	800ccc6 <FUN_Rx_data_Modbus_check+0x5e>
			RS485Rx.Rx_cnt = 0;
 800ccb4:	4b1f      	ldr	r3, [pc, #124]	@ (800cd34 <FUN_Rx_data_Modbus_check+0xcc>)
 800ccb6:	2200      	movs	r2, #0
 800ccb8:	829a      	strh	r2, [r3, #20]
			RS485Rx.Rx_Data_flag = 0;  //Frame start reset
 800ccba:	4b1e      	ldr	r3, [pc, #120]	@ (800cd34 <FUN_Rx_data_Modbus_check+0xcc>)
 800ccbc:	2200      	movs	r2, #0
 800ccbe:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
			// 실패한 수신
			return 0;
 800ccc2:	2300      	movs	r3, #0
 800ccc4:	e02d      	b.n	800cd22 <FUN_Rx_data_Modbus_check+0xba>
		}
	}
	//[2] = Address Register
	if(RS485Rx.Rx_cnt >= 3)
 800ccc6:	4b1b      	ldr	r3, [pc, #108]	@ (800cd34 <FUN_Rx_data_Modbus_check+0xcc>)
 800ccc8:	8a9b      	ldrh	r3, [r3, #20]
 800ccca:	2b02      	cmp	r3, #2
 800cccc:	d90c      	bls.n	800cce8 <FUN_Rx_data_Modbus_check+0x80>
	{
		// Address 0x0A 체크
		if(RS485RxMOData[2] != 0xA0){
 800ccce:	4b17      	ldr	r3, [pc, #92]	@ (800cd2c <FUN_Rx_data_Modbus_check+0xc4>)
 800ccd0:	789b      	ldrb	r3, [r3, #2]
 800ccd2:	2ba0      	cmp	r3, #160	@ 0xa0
 800ccd4:	d008      	beq.n	800cce8 <FUN_Rx_data_Modbus_check+0x80>
			RS485Rx.Rx_cnt = 0;
 800ccd6:	4b17      	ldr	r3, [pc, #92]	@ (800cd34 <FUN_Rx_data_Modbus_check+0xcc>)
 800ccd8:	2200      	movs	r2, #0
 800ccda:	829a      	strh	r2, [r3, #20]
			RS485Rx.Rx_Data_flag = 0;  //Frame start reset
 800ccdc:	4b15      	ldr	r3, [pc, #84]	@ (800cd34 <FUN_Rx_data_Modbus_check+0xcc>)
 800ccde:	2200      	movs	r2, #0
 800cce0:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
			// 실패한 수신
			return 0;
 800cce4:	2300      	movs	r3, #0
 800cce6:	e01c      	b.n	800cd22 <FUN_Rx_data_Modbus_check+0xba>
		}
	}
	//[6] = Length Check
	if(RS485Rx.Rx_cnt >= 8)
 800cce8:	4b12      	ldr	r3, [pc, #72]	@ (800cd34 <FUN_Rx_data_Modbus_check+0xcc>)
 800ccea:	8a9b      	ldrh	r3, [r3, #20]
 800ccec:	2b07      	cmp	r3, #7
 800ccee:	d90a      	bls.n	800cd06 <FUN_Rx_data_Modbus_check+0x9e>
	{
		// Function Code is 0x10(Write Multiple Registers)
		if(RS485RxMOData[1] == 0x10){
 800ccf0:	4b0e      	ldr	r3, [pc, #56]	@ (800cd2c <FUN_Rx_data_Modbus_check+0xc4>)
 800ccf2:	785b      	ldrb	r3, [r3, #1]
 800ccf4:	2b10      	cmp	r3, #16
 800ccf6:	d104      	bne.n	800cd02 <FUN_Rx_data_Modbus_check+0x9a>
			// 데이터가 더 남아있다
			writeLen = RS485RxMOData[6];
 800ccf8:	4b0c      	ldr	r3, [pc, #48]	@ (800cd2c <FUN_Rx_data_Modbus_check+0xc4>)
 800ccfa:	799a      	ldrb	r2, [r3, #6]
 800ccfc:	4b0e      	ldr	r3, [pc, #56]	@ (800cd38 <FUN_Rx_data_Modbus_check+0xd0>)
 800ccfe:	701a      	strb	r2, [r3, #0]
 800cd00:	e001      	b.n	800cd06 <FUN_Rx_data_Modbus_check+0x9e>
		}
		else{
			// 성공적인 수신
			return 1;
 800cd02:	2301      	movs	r3, #1
 800cd04:	e00d      	b.n	800cd22 <FUN_Rx_data_Modbus_check+0xba>
		}
	}
	//0x10: Write Multiple Registers Max Length Check <-- Modbus_Map(Max is 25 byte)
	if((RS485Rx.Rx_cnt >= (writeLen + 9)) || (RS485Rx.Rx_cnt >= 25))
 800cd06:	4b0c      	ldr	r3, [pc, #48]	@ (800cd38 <FUN_Rx_data_Modbus_check+0xd0>)
 800cd08:	781b      	ldrb	r3, [r3, #0]
 800cd0a:	3308      	adds	r3, #8
 800cd0c:	4a09      	ldr	r2, [pc, #36]	@ (800cd34 <FUN_Rx_data_Modbus_check+0xcc>)
 800cd0e:	8a92      	ldrh	r2, [r2, #20]
 800cd10:	4293      	cmp	r3, r2
 800cd12:	db03      	blt.n	800cd1c <FUN_Rx_data_Modbus_check+0xb4>
 800cd14:	4b07      	ldr	r3, [pc, #28]	@ (800cd34 <FUN_Rx_data_Modbus_check+0xcc>)
 800cd16:	8a9b      	ldrh	r3, [r3, #20]
 800cd18:	2b18      	cmp	r3, #24
 800cd1a:	d901      	bls.n	800cd20 <FUN_Rx_data_Modbus_check+0xb8>
	{
		// 성공적인 수신
		return 1;
 800cd1c:	2301      	movs	r3, #1
 800cd1e:	e000      	b.n	800cd22 <FUN_Rx_data_Modbus_check+0xba>
	}
	// 데이터가 더 남아있다
	return 0;
 800cd20:	2300      	movs	r3, #0
}
 800cd22:	4618      	mov	r0, r3
 800cd24:	46bd      	mov	sp, r7
 800cd26:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cd2a:	4770      	bx	lr
 800cd2c:	20000558 	.word	0x20000558
 800cd30:	20000572 	.word	0x20000572
 800cd34:	20000574 	.word	0x20000574
 800cd38:	200005c6 	.word	0x200005c6

0800cd3c <HAL_UART_RxCpltCallback>:
/****************************************************************************/
/*	Overview	:	Rx 데이터 ICD 해석 부분										*/
/*	Return value:	void													*/
/****************************************************************************/
void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 800cd3c:	b580      	push	{r7, lr}
 800cd3e:	b088      	sub	sp, #32
 800cd40:	af02      	add	r7, sp, #8
 800cd42:	6078      	str	r0, [r7, #4]
    uint16_t checkSumA;
    uint16_t rxCheckSumA;
	 if(huart->Instance==UART5)
 800cd44:	687b      	ldr	r3, [r7, #4]
 800cd46:	681b      	ldr	r3, [r3, #0]
 800cd48:	4aa4      	ldr	r2, [pc, #656]	@ (800cfdc <HAL_UART_RxCpltCallback+0x2a0>)
 800cd4a:	4293      	cmp	r3, r2
 800cd4c:	f040 824e 	bne.w	800d1ec <HAL_UART_RxCpltCallback+0x4b0>
	 {
		 if(ui.Protocol_Type == 0)
 800cd50:	4ba3      	ldr	r3, [pc, #652]	@ (800cfe0 <HAL_UART_RxCpltCallback+0x2a4>)
 800cd52:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 800cd56:	2b00      	cmp	r3, #0
 800cd58:	d121      	bne.n	800cd9e <HAL_UART_RxCpltCallback+0x62>
		 {
			 RS485RxMOData[RS485Rx.Rx_cnt++] = RS485RxA;
 800cd5a:	4ba2      	ldr	r3, [pc, #648]	@ (800cfe4 <HAL_UART_RxCpltCallback+0x2a8>)
 800cd5c:	8a9b      	ldrh	r3, [r3, #20]
 800cd5e:	1c5a      	adds	r2, r3, #1
 800cd60:	b291      	uxth	r1, r2
 800cd62:	4aa0      	ldr	r2, [pc, #640]	@ (800cfe4 <HAL_UART_RxCpltCallback+0x2a8>)
 800cd64:	8291      	strh	r1, [r2, #20]
 800cd66:	461a      	mov	r2, r3
 800cd68:	4b9f      	ldr	r3, [pc, #636]	@ (800cfe8 <HAL_UART_RxCpltCallback+0x2ac>)
 800cd6a:	7819      	ldrb	r1, [r3, #0]
 800cd6c:	4b9f      	ldr	r3, [pc, #636]	@ (800cfec <HAL_UART_RxCpltCallback+0x2b0>)
 800cd6e:	5499      	strb	r1, [r3, r2]

			 RS485Rx.result_MO = FUN_Rx_data_Modbus_check();
 800cd70:	f7ff ff7a 	bl	800cc68 <FUN_Rx_data_Modbus_check>
 800cd74:	4603      	mov	r3, r0
 800cd76:	461a      	mov	r2, r3
 800cd78:	4b9a      	ldr	r3, [pc, #616]	@ (800cfe4 <HAL_UART_RxCpltCallback+0x2a8>)
 800cd7a:	75da      	strb	r2, [r3, #23]

			 if(RS485Rx.result_MO == 1) {
 800cd7c:	4b99      	ldr	r3, [pc, #612]	@ (800cfe4 <HAL_UART_RxCpltCallback+0x2a8>)
 800cd7e:	7ddb      	ldrb	r3, [r3, #23]
 800cd80:	2b01      	cmp	r3, #1
 800cd82:	f040 822e 	bne.w	800d1e2 <HAL_UART_RxCpltCallback+0x4a6>
				 RS485Rx.Rx_cnt = 0;
 800cd86:	4b97      	ldr	r3, [pc, #604]	@ (800cfe4 <HAL_UART_RxCpltCallback+0x2a8>)
 800cd88:	2200      	movs	r2, #0
 800cd8a:	829a      	strh	r2, [r3, #20]
				 RS485Rx.Rx_Data_flag = 0;
 800cd8c:	4b95      	ldr	r3, [pc, #596]	@ (800cfe4 <HAL_UART_RxCpltCallback+0x2a8>)
 800cd8e:	2200      	movs	r2, #0
 800cd90:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
				 FUN_Modbus_Read();
 800cd94:	f7fe ffe6 	bl	800bd64 <FUN_Modbus_Read>
				 RS48501_TxData();
 800cd98:	f7ff fdd4 	bl	800c944 <RS48501_TxData>
 800cd9c:	e221      	b.n	800d1e2 <HAL_UART_RxCpltCallback+0x4a6>
			 }
		 }
		 else
		 {
			 RS485Rx0Data[RS485Rx.Rx_cnt++] = RS485RxA;
 800cd9e:	4b91      	ldr	r3, [pc, #580]	@ (800cfe4 <HAL_UART_RxCpltCallback+0x2a8>)
 800cda0:	8a9b      	ldrh	r3, [r3, #20]
 800cda2:	1c5a      	adds	r2, r3, #1
 800cda4:	b291      	uxth	r1, r2
 800cda6:	4a8f      	ldr	r2, [pc, #572]	@ (800cfe4 <HAL_UART_RxCpltCallback+0x2a8>)
 800cda8:	8291      	strh	r1, [r2, #20]
 800cdaa:	461a      	mov	r2, r3
 800cdac:	4b8e      	ldr	r3, [pc, #568]	@ (800cfe8 <HAL_UART_RxCpltCallback+0x2ac>)
 800cdae:	7819      	ldrb	r1, [r3, #0]
 800cdb0:	4b8f      	ldr	r3, [pc, #572]	@ (800cff0 <HAL_UART_RxCpltCallback+0x2b4>)
 800cdb2:	5499      	strb	r1, [r3, r2]

			 RS485Rx.result = FUN_Rx_data_check();
 800cdb4:	f7ff fe66 	bl	800ca84 <FUN_Rx_data_check>
 800cdb8:	4603      	mov	r3, r0
 800cdba:	461a      	mov	r2, r3
 800cdbc:	4b89      	ldr	r3, [pc, #548]	@ (800cfe4 <HAL_UART_RxCpltCallback+0x2a8>)
 800cdbe:	759a      	strb	r2, [r3, #22]

			 uint8_t rsdCode;
			 // CheckSum Check after One Frame Receive and Id check OK
			 if(RS485Rx.result != 0)
 800cdc0:	4b88      	ldr	r3, [pc, #544]	@ (800cfe4 <HAL_UART_RxCpltCallback+0x2a8>)
 800cdc2:	7d9b      	ldrb	r3, [r3, #22]
 800cdc4:	2b00      	cmp	r3, #0
 800cdc6:	f000 820c 	beq.w	800d1e2 <HAL_UART_RxCpltCallback+0x4a6>
			 {
				 RS485Rx.Rx_Data_flag = 0;
 800cdca:	4b86      	ldr	r3, [pc, #536]	@ (800cfe4 <HAL_UART_RxCpltCallback+0x2a8>)
 800cdcc:	2200      	movs	r2, #0
 800cdce:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
				 RS485Rx.Rx_cnt = 0;
 800cdd2:	4b84      	ldr	r3, [pc, #528]	@ (800cfe4 <HAL_UART_RxCpltCallback+0x2a8>)
 800cdd4:	2200      	movs	r2, #0
 800cdd6:	829a      	strh	r2, [r3, #20]
				 // 수신데이터 처리하지 않음(목적지가 ID가 맞지 않음)
				 if(RS485Rx0Data[7] == HsdID)
 800cdd8:	4b85      	ldr	r3, [pc, #532]	@ (800cff0 <HAL_UART_RxCpltCallback+0x2b4>)
 800cdda:	79db      	ldrb	r3, [r3, #7]
 800cddc:	461a      	mov	r2, r3
 800cdde:	4b85      	ldr	r3, [pc, #532]	@ (800cff4 <HAL_UART_RxCpltCallback+0x2b8>)
 800cde0:	881b      	ldrh	r3, [r3, #0]
 800cde2:	429a      	cmp	r2, r3
 800cde4:	f040 81f6 	bne.w	800d1d4 <HAL_UART_RxCpltCallback+0x498>
				 {
					 // CheckSum
					 checkSumA = 0;
 800cde8:	2300      	movs	r3, #0
 800cdea:	82fb      	strh	r3, [r7, #22]
					 for (uint16_t i = 1; i < 15 ; i++)
 800cdec:	2301      	movs	r3, #1
 800cdee:	82bb      	strh	r3, [r7, #20]
 800cdf0:	e009      	b.n	800ce06 <HAL_UART_RxCpltCallback+0xca>
					 {
						 checkSumA += RS485Rx0Data[i];
 800cdf2:	8abb      	ldrh	r3, [r7, #20]
 800cdf4:	4a7e      	ldr	r2, [pc, #504]	@ (800cff0 <HAL_UART_RxCpltCallback+0x2b4>)
 800cdf6:	5cd3      	ldrb	r3, [r2, r3]
 800cdf8:	461a      	mov	r2, r3
 800cdfa:	8afb      	ldrh	r3, [r7, #22]
 800cdfc:	4413      	add	r3, r2
 800cdfe:	82fb      	strh	r3, [r7, #22]
					 for (uint16_t i = 1; i < 15 ; i++)
 800ce00:	8abb      	ldrh	r3, [r7, #20]
 800ce02:	3301      	adds	r3, #1
 800ce04:	82bb      	strh	r3, [r7, #20]
 800ce06:	8abb      	ldrh	r3, [r7, #20]
 800ce08:	2b0e      	cmp	r3, #14
 800ce0a:	d9f2      	bls.n	800cdf2 <HAL_UART_RxCpltCallback+0xb6>
					 }
					 rxCheckSumA   = ((int16_t)RS485Rx0Data[15] << 8);
 800ce0c:	4b78      	ldr	r3, [pc, #480]	@ (800cff0 <HAL_UART_RxCpltCallback+0x2b4>)
 800ce0e:	7bdb      	ldrb	r3, [r3, #15]
 800ce10:	021b      	lsls	r3, r3, #8
 800ce12:	823b      	strh	r3, [r7, #16]
					 rxCheckSumA   |= ((int16_t)RS485Rx0Data[16] & 0xFF);
 800ce14:	4b76      	ldr	r3, [pc, #472]	@ (800cff0 <HAL_UART_RxCpltCallback+0x2b4>)
 800ce16:	7c1b      	ldrb	r3, [r3, #16]
 800ce18:	461a      	mov	r2, r3
 800ce1a:	8a3b      	ldrh	r3, [r7, #16]
 800ce1c:	4313      	orrs	r3, r2
 800ce1e:	823b      	strh	r3, [r7, #16]

					 // CheckSum
					 if(checkSumA != rxCheckSumA){
 800ce20:	8afa      	ldrh	r2, [r7, #22]
 800ce22:	8a3b      	ldrh	r3, [r7, #16]
 800ce24:	429a      	cmp	r2, r3
 800ce26:	d030      	beq.n	800ce8a <HAL_UART_RxCpltCallback+0x14e>
						 RS485Rx.Checksum_Error_Cnt++;
 800ce28:	4b6e      	ldr	r3, [pc, #440]	@ (800cfe4 <HAL_UART_RxCpltCallback+0x2a8>)
 800ce2a:	f9b3 3026 	ldrsh.w	r3, [r3, #38]	@ 0x26
 800ce2e:	b29b      	uxth	r3, r3
 800ce30:	3301      	adds	r3, #1
 800ce32:	b29b      	uxth	r3, r3
 800ce34:	b21a      	sxth	r2, r3
 800ce36:	4b6b      	ldr	r3, [pc, #428]	@ (800cfe4 <HAL_UART_RxCpltCallback+0x2a8>)
 800ce38:	84da      	strh	r2, [r3, #38]	@ 0x26
					 	if(RS485Rx.Checksum_Error_Cnt >= 3)
 800ce3a:	4b6a      	ldr	r3, [pc, #424]	@ (800cfe4 <HAL_UART_RxCpltCallback+0x2a8>)
 800ce3c:	f9b3 3026 	ldrsh.w	r3, [r3, #38]	@ 0x26
 800ce40:	2b02      	cmp	r3, #2
 800ce42:	dd1e      	ble.n	800ce82 <HAL_UART_RxCpltCallback+0x146>
					 	{
					 		// 3회 연속 발생시 내부 알람 발생, LCD에 에러 Display
							RS485Rx.Checksum_Error = 1;  // 하기 State를 활용하여 LCD 에러 Display 등 수행
 800ce44:	4b67      	ldr	r3, [pc, #412]	@ (800cfe4 <HAL_UART_RxCpltCallback+0x2a8>)
 800ce46:	2201      	movs	r2, #1
 800ce48:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25
							// Ack To PC or PLC
							rsdCode = (uint8_t)RS485Rx.result;
 800ce4c:	4b65      	ldr	r3, [pc, #404]	@ (800cfe4 <HAL_UART_RxCpltCallback+0x2a8>)
 800ce4e:	7d9b      	ldrb	r3, [r3, #22]
 800ce50:	73fb      	strb	r3, [r7, #15]
							if(rsdCode == 1){
 800ce52:	7bfb      	ldrb	r3, [r7, #15]
 800ce54:	2b01      	cmp	r3, #1
 800ce56:	d109      	bne.n	800ce6c <HAL_UART_RxCpltCallback+0x130>
								// 비정상 명령수신 에러응답 CMD: 0x05A1, Code: rsdCode
								AddF_CmdReqToPC(0x0C,0x05A3,rsdCode,0xFF,0x00);
 800ce58:	7bfa      	ldrb	r2, [r7, #15]
 800ce5a:	2300      	movs	r3, #0
 800ce5c:	9300      	str	r3, [sp, #0]
 800ce5e:	23ff      	movs	r3, #255	@ 0xff
 800ce60:	f240 51a3 	movw	r1, #1443	@ 0x5a3
 800ce64:	200c      	movs	r0, #12
 800ce66:	f7ff fbf5 	bl	800c654 <AddF_CmdReqToPC>
 800ce6a:	e00a      	b.n	800ce82 <HAL_UART_RxCpltCallback+0x146>
							}
							else{
								// 비정상 명령수신 에러응답 CMD: 0x05A3, Code: (rsdCode-1)
								AddF_CmdReqToPC(0x0C,0x05A3,(rsdCode-1),0xFF,0x00);
 800ce6c:	7bfb      	ldrb	r3, [r7, #15]
 800ce6e:	3b01      	subs	r3, #1
 800ce70:	b2da      	uxtb	r2, r3
 800ce72:	2300      	movs	r3, #0
 800ce74:	9300      	str	r3, [sp, #0]
 800ce76:	23ff      	movs	r3, #255	@ 0xff
 800ce78:	f240 51a3 	movw	r1, #1443	@ 0x5a3
 800ce7c:	200c      	movs	r0, #12
 800ce7e:	f7ff fbe9 	bl	800c654 <AddF_CmdReqToPC>
							}
					 	}
					 	// CheckSum이 맞지 않으면 정상응답 하지 않음
					 	RS485Rx.result = 0;
 800ce82:	4b58      	ldr	r3, [pc, #352]	@ (800cfe4 <HAL_UART_RxCpltCallback+0x2a8>)
 800ce84:	2200      	movs	r2, #0
 800ce86:	759a      	strb	r2, [r3, #22]
 800ce88:	e006      	b.n	800ce98 <HAL_UART_RxCpltCallback+0x15c>
					 }
					 else	//Pass, HsdData Update
					 {
						 // 정상 Packet 수신시 자동 리셋
						 // 정상 Packet 미 수신시 리셋 버튼에 의한 리셋 필요
						 RS485Rx.Checksum_Error = 0;
 800ce8a:	4b56      	ldr	r3, [pc, #344]	@ (800cfe4 <HAL_UART_RxCpltCallback+0x2a8>)
 800ce8c:	2200      	movs	r2, #0
 800ce8e:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25
						 RS485Rx.Checksum_Error_Cnt = 0;
 800ce92:	4b54      	ldr	r3, [pc, #336]	@ (800cfe4 <HAL_UART_RxCpltCallback+0x2a8>)
 800ce94:	2200      	movs	r2, #0
 800ce96:	84da      	strh	r2, [r3, #38]	@ 0x26
					 }

					 uint8_t cmd_Ack; //, Error_bit, reset_bit, MSG_SYS;
					 int16_t tempVal1, tempVal2; //, DEVVal;
					 // 정상명령 수신 후 응답
					 switch(RS485Rx.result){
 800ce98:	4b52      	ldr	r3, [pc, #328]	@ (800cfe4 <HAL_UART_RxCpltCallback+0x2a8>)
 800ce9a:	7d9b      	ldrb	r3, [r3, #22]
 800ce9c:	3b01      	subs	r3, #1
 800ce9e:	2b08      	cmp	r3, #8
 800cea0:	f200 819c 	bhi.w	800d1dc <HAL_UART_RxCpltCallback+0x4a0>
 800cea4:	a201      	add	r2, pc, #4	@ (adr r2, 800ceac <HAL_UART_RxCpltCallback+0x170>)
 800cea6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800ceaa:	bf00      	nop
 800ceac:	0800ced1 	.word	0x0800ced1
 800ceb0:	0800cedf 	.word	0x0800cedf
 800ceb4:	0800cf23 	.word	0x0800cf23
 800ceb8:	0800d097 	.word	0x0800d097
 800cebc:	0800d0dd 	.word	0x0800d0dd
 800cec0:	0800d123 	.word	0x0800d123
 800cec4:	0800d1dd 	.word	0x0800d1dd
 800cec8:	0800d169 	.word	0x0800d169
 800cecc:	0800d189 	.word	0x0800d189
						 case 1:
							 // Request a Data frame
							 AddF_ReqDataToPC(0x12, 0x05A1, 0x01);
 800ced0:	2201      	movs	r2, #1
 800ced2:	f240 51a1 	movw	r1, #1441	@ 0x5a1
 800ced6:	2012      	movs	r0, #18
 800ced8:	f7ff f9b2 	bl	800c240 <AddF_ReqDataToPC>
							 break;
 800cedc:	e17f      	b.n	800d1de <HAL_UART_RxCpltCallback+0x4a2>
						 case 2:
							// 수신 명령 수행, 감지상태 RESET
							if(RS485Rx0Data[9] == 1){
 800cede:	4b44      	ldr	r3, [pc, #272]	@ (800cff0 <HAL_UART_RxCpltCallback+0x2b4>)
 800cee0:	7a5b      	ldrb	r3, [r3, #9]
 800cee2:	2b01      	cmp	r3, #1
 800cee4:	d111      	bne.n	800cf0a <HAL_UART_RxCpltCallback+0x1ce>
								Gas_Sensor.Gas_Detect = 0;
 800cee6:	4b44      	ldr	r3, [pc, #272]	@ (800cff8 <HAL_UART_RxCpltCallback+0x2bc>)
 800cee8:	2200      	movs	r2, #0
 800ceea:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38
								ui.Status.Bit.SMOKE_DETECT = 0;
 800ceee:	4a3c      	ldr	r2, [pc, #240]	@ (800cfe0 <HAL_UART_RxCpltCallback+0x2a4>)
 800cef0:	7853      	ldrb	r3, [r2, #1]
 800cef2:	f36f 0341 	bfc	r3, #1, #1
 800cef6:	7053      	strb	r3, [r2, #1]
								ui.temp_alarm_bit = 0;
 800cef8:	4b39      	ldr	r3, [pc, #228]	@ (800cfe0 <HAL_UART_RxCpltCallback+0x2a4>)
 800cefa:	2200      	movs	r2, #0
 800cefc:	761a      	strb	r2, [r3, #24]
								ui.temp_warring_bit = 0;
 800cefe:	4b38      	ldr	r3, [pc, #224]	@ (800cfe0 <HAL_UART_RxCpltCallback+0x2a4>)
 800cf00:	2200      	movs	r2, #0
 800cf02:	75da      	strb	r2, [r3, #23]
								cmd_Ack = 1;
 800cf04:	2301      	movs	r3, #1
 800cf06:	74fb      	strb	r3, [r7, #19]
 800cf08:	e001      	b.n	800cf0e <HAL_UART_RxCpltCallback+0x1d2>
							}
							else{
								cmd_Ack = 0;
 800cf0a:	2300      	movs	r3, #0
 800cf0c:	74fb      	strb	r3, [r7, #19]
							}
							AddF_CmdReqToPC(0x0C,0x05A3,0x01,0x00,cmd_Ack);
 800cf0e:	7cfb      	ldrb	r3, [r7, #19]
 800cf10:	9300      	str	r3, [sp, #0]
 800cf12:	2300      	movs	r3, #0
 800cf14:	2201      	movs	r2, #1
 800cf16:	f240 51a3 	movw	r1, #1443	@ 0x5a3
 800cf1a:	200c      	movs	r0, #12
 800cf1c:	f7ff fb9a 	bl	800c654 <AddF_CmdReqToPC>
							 break;
 800cf20:	e15d      	b.n	800d1de <HAL_UART_RxCpltCallback+0x4a2>
						 case 3:
							 // 수신 명령 수행, 온도 경고/알람 기준값 변경
							// 온도 경고 발생 기준값
							RS485Rx.ff_cTemp_warring_R = ((int16_t)(ui.temp_warring * 100));
 800cf22:	4b2f      	ldr	r3, [pc, #188]	@ (800cfe0 <HAL_UART_RxCpltCallback+0x2a4>)
 800cf24:	edd3 7a07 	vldr	s15, [r3, #28]
 800cf28:	ed9f 7a34 	vldr	s14, [pc, #208]	@ 800cffc <HAL_UART_RxCpltCallback+0x2c0>
 800cf2c:	ee67 7a87 	vmul.f32	s15, s15, s14
 800cf30:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 800cf34:	ee17 3a90 	vmov	r3, s15
 800cf38:	b21a      	sxth	r2, r3
 800cf3a:	4b2a      	ldr	r3, [pc, #168]	@ (800cfe4 <HAL_UART_RxCpltCallback+0x2a8>)
 800cf3c:	815a      	strh	r2, [r3, #10]
							RS485Rx.ff_cTemp_alarm_R = ((int16_t)(ui.temp_alarm * 100));
 800cf3e:	4b28      	ldr	r3, [pc, #160]	@ (800cfe0 <HAL_UART_RxCpltCallback+0x2a4>)
 800cf40:	edd3 7a08 	vldr	s15, [r3, #32]
 800cf44:	ed9f 7a2d 	vldr	s14, [pc, #180]	@ 800cffc <HAL_UART_RxCpltCallback+0x2c0>
 800cf48:	ee67 7a87 	vmul.f32	s15, s15, s14
 800cf4c:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 800cf50:	ee17 3a90 	vmov	r3, s15
 800cf54:	b21a      	sxth	r2, r3
 800cf56:	4b23      	ldr	r3, [pc, #140]	@ (800cfe4 <HAL_UART_RxCpltCallback+0x2a8>)
 800cf58:	811a      	strh	r2, [r3, #8]

							RS485Rx.ff_cTemp_warring = ((int16_t)RS485Rx0Data[9] << 8);
 800cf5a:	4b25      	ldr	r3, [pc, #148]	@ (800cff0 <HAL_UART_RxCpltCallback+0x2b4>)
 800cf5c:	7a5b      	ldrb	r3, [r3, #9]
 800cf5e:	021b      	lsls	r3, r3, #8
 800cf60:	b21a      	sxth	r2, r3
 800cf62:	4b20      	ldr	r3, [pc, #128]	@ (800cfe4 <HAL_UART_RxCpltCallback+0x2a8>)
 800cf64:	81da      	strh	r2, [r3, #14]
							RS485Rx.ff_cTemp_warring |= ((int16_t)RS485Rx0Data[10] & 0xFF);
 800cf66:	4b1f      	ldr	r3, [pc, #124]	@ (800cfe4 <HAL_UART_RxCpltCallback+0x2a8>)
 800cf68:	f9b3 200e 	ldrsh.w	r2, [r3, #14]
 800cf6c:	4b20      	ldr	r3, [pc, #128]	@ (800cff0 <HAL_UART_RxCpltCallback+0x2b4>)
 800cf6e:	7a9b      	ldrb	r3, [r3, #10]
 800cf70:	b21b      	sxth	r3, r3
 800cf72:	4313      	orrs	r3, r2
 800cf74:	b21a      	sxth	r2, r3
 800cf76:	4b1b      	ldr	r3, [pc, #108]	@ (800cfe4 <HAL_UART_RxCpltCallback+0x2a8>)
 800cf78:	81da      	strh	r2, [r3, #14]
							// 온도 알람 발생 기준값
							RS485Rx.ff_cTemp_alarm   = ((int16_t)RS485Rx0Data[11] << 8);
 800cf7a:	4b1d      	ldr	r3, [pc, #116]	@ (800cff0 <HAL_UART_RxCpltCallback+0x2b4>)
 800cf7c:	7adb      	ldrb	r3, [r3, #11]
 800cf7e:	021b      	lsls	r3, r3, #8
 800cf80:	b21a      	sxth	r2, r3
 800cf82:	4b18      	ldr	r3, [pc, #96]	@ (800cfe4 <HAL_UART_RxCpltCallback+0x2a8>)
 800cf84:	819a      	strh	r2, [r3, #12]
							RS485Rx.ff_cTemp_alarm   |= ((int16_t)RS485Rx0Data[12] & 0xFF);
 800cf86:	4b17      	ldr	r3, [pc, #92]	@ (800cfe4 <HAL_UART_RxCpltCallback+0x2a8>)
 800cf88:	f9b3 200c 	ldrsh.w	r2, [r3, #12]
 800cf8c:	4b18      	ldr	r3, [pc, #96]	@ (800cff0 <HAL_UART_RxCpltCallback+0x2b4>)
 800cf8e:	7b1b      	ldrb	r3, [r3, #12]
 800cf90:	b21b      	sxth	r3, r3
 800cf92:	4313      	orrs	r3, r2
 800cf94:	b21a      	sxth	r2, r3
 800cf96:	4b13      	ldr	r3, [pc, #76]	@ (800cfe4 <HAL_UART_RxCpltCallback+0x2a8>)
 800cf98:	819a      	strh	r2, [r3, #12]
							// Limit
							if(RS485Rx.ff_cTemp_warring > 9999){
 800cf9a:	4b12      	ldr	r3, [pc, #72]	@ (800cfe4 <HAL_UART_RxCpltCallback+0x2a8>)
 800cf9c:	f9b3 300e 	ldrsh.w	r3, [r3, #14]
 800cfa0:	f242 720f 	movw	r2, #9999	@ 0x270f
 800cfa4:	4293      	cmp	r3, r2
 800cfa6:	dd04      	ble.n	800cfb2 <HAL_UART_RxCpltCallback+0x276>
								RS485Rx.ff_cTemp_warring = 9999;
 800cfa8:	4b0e      	ldr	r3, [pc, #56]	@ (800cfe4 <HAL_UART_RxCpltCallback+0x2a8>)
 800cfaa:	f242 720f 	movw	r2, #9999	@ 0x270f
 800cfae:	81da      	strh	r2, [r3, #14]
 800cfb0:	e007      	b.n	800cfc2 <HAL_UART_RxCpltCallback+0x286>
							}
							else if(RS485Rx.ff_cTemp_warring < 0){
 800cfb2:	4b0c      	ldr	r3, [pc, #48]	@ (800cfe4 <HAL_UART_RxCpltCallback+0x2a8>)
 800cfb4:	f9b3 300e 	ldrsh.w	r3, [r3, #14]
 800cfb8:	2b00      	cmp	r3, #0
 800cfba:	da02      	bge.n	800cfc2 <HAL_UART_RxCpltCallback+0x286>
								RS485Rx.ff_cTemp_warring = 0;
 800cfbc:	4b09      	ldr	r3, [pc, #36]	@ (800cfe4 <HAL_UART_RxCpltCallback+0x2a8>)
 800cfbe:	2200      	movs	r2, #0
 800cfc0:	81da      	strh	r2, [r3, #14]
							}
							else;
							if(RS485Rx.ff_cTemp_alarm > 9999){
 800cfc2:	4b08      	ldr	r3, [pc, #32]	@ (800cfe4 <HAL_UART_RxCpltCallback+0x2a8>)
 800cfc4:	f9b3 300c 	ldrsh.w	r3, [r3, #12]
 800cfc8:	f242 720f 	movw	r2, #9999	@ 0x270f
 800cfcc:	4293      	cmp	r3, r2
 800cfce:	dd17      	ble.n	800d000 <HAL_UART_RxCpltCallback+0x2c4>
								RS485Rx.ff_cTemp_alarm = 9999;
 800cfd0:	4b04      	ldr	r3, [pc, #16]	@ (800cfe4 <HAL_UART_RxCpltCallback+0x2a8>)
 800cfd2:	f242 720f 	movw	r2, #9999	@ 0x270f
 800cfd6:	819a      	strh	r2, [r3, #12]
 800cfd8:	e01a      	b.n	800d010 <HAL_UART_RxCpltCallback+0x2d4>
 800cfda:	bf00      	nop
 800cfdc:	40005000 	.word	0x40005000
 800cfe0:	200004f0 	.word	0x200004f0
 800cfe4:	20000574 	.word	0x20000574
 800cfe8:	200005c4 	.word	0x200005c4
 800cfec:	20000558 	.word	0x20000558
 800cff0:	20000544 	.word	0x20000544
 800cff4:	20000572 	.word	0x20000572
 800cff8:	200005c8 	.word	0x200005c8
 800cffc:	42c80000 	.word	0x42c80000
							}
							else if(RS485Rx.ff_cTemp_alarm < 0){
 800d000:	4b7c      	ldr	r3, [pc, #496]	@ (800d1f4 <HAL_UART_RxCpltCallback+0x4b8>)
 800d002:	f9b3 300c 	ldrsh.w	r3, [r3, #12]
 800d006:	2b00      	cmp	r3, #0
 800d008:	da02      	bge.n	800d010 <HAL_UART_RxCpltCallback+0x2d4>
								RS485Rx.ff_cTemp_alarm = 0;
 800d00a:	4b7a      	ldr	r3, [pc, #488]	@ (800d1f4 <HAL_UART_RxCpltCallback+0x4b8>)
 800d00c:	2200      	movs	r2, #0
 800d00e:	819a      	strh	r2, [r3, #12]
							}
							else;
							// 온도값 경고 기준 Update
							ui.temp_warring    = (float)(RS485Rx.ff_cTemp_warring) / 100;
 800d010:	4b78      	ldr	r3, [pc, #480]	@ (800d1f4 <HAL_UART_RxCpltCallback+0x4b8>)
 800d012:	f9b3 300e 	ldrsh.w	r3, [r3, #14]
 800d016:	ee07 3a90 	vmov	s15, r3
 800d01a:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 800d01e:	eddf 6a76 	vldr	s13, [pc, #472]	@ 800d1f8 <HAL_UART_RxCpltCallback+0x4bc>
 800d022:	eec7 7a26 	vdiv.f32	s15, s14, s13
 800d026:	4b75      	ldr	r3, [pc, #468]	@ (800d1fc <HAL_UART_RxCpltCallback+0x4c0>)
 800d028:	edc3 7a07 	vstr	s15, [r3, #28]
							// 온도값 알람 기준 Update
							ui.temp_alarm      = (float)(RS485Rx.ff_cTemp_alarm) / 100;
 800d02c:	4b71      	ldr	r3, [pc, #452]	@ (800d1f4 <HAL_UART_RxCpltCallback+0x4b8>)
 800d02e:	f9b3 300c 	ldrsh.w	r3, [r3, #12]
 800d032:	ee07 3a90 	vmov	s15, r3
 800d036:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 800d03a:	eddf 6a6f 	vldr	s13, [pc, #444]	@ 800d1f8 <HAL_UART_RxCpltCallback+0x4bc>
 800d03e:	eec7 7a26 	vdiv.f32	s15, s14, s13
 800d042:	4b6e      	ldr	r3, [pc, #440]	@ (800d1fc <HAL_UART_RxCpltCallback+0x4c0>)
 800d044:	edc3 7a08 	vstr	s15, [r3, #32]

							if((RS485Rx.ff_cTemp_warring_R != RS485Rx.ff_cTemp_warring) || (RS485Rx.ff_cTemp_alarm_R != RS485Rx.ff_cTemp_alarm))
 800d048:	4b6a      	ldr	r3, [pc, #424]	@ (800d1f4 <HAL_UART_RxCpltCallback+0x4b8>)
 800d04a:	f9b3 200a 	ldrsh.w	r2, [r3, #10]
 800d04e:	4b69      	ldr	r3, [pc, #420]	@ (800d1f4 <HAL_UART_RxCpltCallback+0x4b8>)
 800d050:	f9b3 300e 	ldrsh.w	r3, [r3, #14]
 800d054:	429a      	cmp	r2, r3
 800d056:	d107      	bne.n	800d068 <HAL_UART_RxCpltCallback+0x32c>
 800d058:	4b66      	ldr	r3, [pc, #408]	@ (800d1f4 <HAL_UART_RxCpltCallback+0x4b8>)
 800d05a:	f9b3 2008 	ldrsh.w	r2, [r3, #8]
 800d05e:	4b65      	ldr	r3, [pc, #404]	@ (800d1f4 <HAL_UART_RxCpltCallback+0x4b8>)
 800d060:	f9b3 300c 	ldrsh.w	r3, [r3, #12]
 800d064:	429a      	cmp	r2, r3
 800d066:	d002      	beq.n	800d06e <HAL_UART_RxCpltCallback+0x332>
							{
								// 온도 경고/알람 기준값 EEPROM 저장
								EEPROM.SaveData_Flag = 1;
 800d068:	4b65      	ldr	r3, [pc, #404]	@ (800d200 <HAL_UART_RxCpltCallback+0x4c4>)
 800d06a:	2201      	movs	r2, #1
 800d06c:	701a      	strb	r2, [r3, #0]
							}

							// 정상명령 응답 (소주점 둘째자리 제거)
							tempVal1 = RS485Rx.ff_cTemp_warring;
 800d06e:	4b61      	ldr	r3, [pc, #388]	@ (800d1f4 <HAL_UART_RxCpltCallback+0x4b8>)
 800d070:	89db      	ldrh	r3, [r3, #14]
 800d072:	817b      	strh	r3, [r7, #10]
							tempVal2 = RS485Rx.ff_cTemp_alarm;
 800d074:	4b5f      	ldr	r3, [pc, #380]	@ (800d1f4 <HAL_UART_RxCpltCallback+0x4b8>)
 800d076:	899b      	ldrh	r3, [r3, #12]
 800d078:	813b      	strh	r3, [r7, #8]
							AddF_CmdReqToPC_Val(0x0C, 0x05A3, 0x02, 0x00, tempVal1, tempVal2);
 800d07a:	f9b7 3008 	ldrsh.w	r3, [r7, #8]
 800d07e:	9301      	str	r3, [sp, #4]
 800d080:	f9b7 300a 	ldrsh.w	r3, [r7, #10]
 800d084:	9300      	str	r3, [sp, #0]
 800d086:	2300      	movs	r3, #0
 800d088:	2202      	movs	r2, #2
 800d08a:	f240 51a3 	movw	r1, #1443	@ 0x5a3
 800d08e:	200c      	movs	r0, #12
 800d090:	f7ff fb86 	bl	800c7a0 <AddF_CmdReqToPC_Val>
							break;
 800d094:	e0a3      	b.n	800d1de <HAL_UART_RxCpltCallback+0x4a2>
						 case 4:
							// 수신명령 수행: 온도 경고,알람 Enable / Disable
							uint8_t alarm_enable = ui.temp_alarm_enable;
 800d096:	4b59      	ldr	r3, [pc, #356]	@ (800d1fc <HAL_UART_RxCpltCallback+0x4c0>)
 800d098:	7d9b      	ldrb	r3, [r3, #22]
 800d09a:	733b      	strb	r3, [r7, #12]

							if(RS485Rx0Data[9] == 0){
 800d09c:	4b59      	ldr	r3, [pc, #356]	@ (800d204 <HAL_UART_RxCpltCallback+0x4c8>)
 800d09e:	7a5b      	ldrb	r3, [r3, #9]
 800d0a0:	2b00      	cmp	r3, #0
 800d0a2:	d103      	bne.n	800d0ac <HAL_UART_RxCpltCallback+0x370>
								ui.temp_alarm_enable = 0;
 800d0a4:	4b55      	ldr	r3, [pc, #340]	@ (800d1fc <HAL_UART_RxCpltCallback+0x4c0>)
 800d0a6:	2200      	movs	r2, #0
 800d0a8:	759a      	strb	r2, [r3, #22]
 800d0aa:	e002      	b.n	800d0b2 <HAL_UART_RxCpltCallback+0x376>
							}
							else{
								ui.temp_alarm_enable = 1;
 800d0ac:	4b53      	ldr	r3, [pc, #332]	@ (800d1fc <HAL_UART_RxCpltCallback+0x4c0>)
 800d0ae:	2201      	movs	r2, #1
 800d0b0:	759a      	strb	r2, [r3, #22]
							}

							if(alarm_enable != ui.temp_alarm_enable)
 800d0b2:	4b52      	ldr	r3, [pc, #328]	@ (800d1fc <HAL_UART_RxCpltCallback+0x4c0>)
 800d0b4:	7d9b      	ldrb	r3, [r3, #22]
 800d0b6:	7b3a      	ldrb	r2, [r7, #12]
 800d0b8:	429a      	cmp	r2, r3
 800d0ba:	d002      	beq.n	800d0c2 <HAL_UART_RxCpltCallback+0x386>
							{
								// 온도 경고/알람 Enable/Disable EEPROM 저장
								EEPROM.SaveData_Flag = 1;
 800d0bc:	4b50      	ldr	r3, [pc, #320]	@ (800d200 <HAL_UART_RxCpltCallback+0x4c4>)
 800d0be:	2201      	movs	r2, #1
 800d0c0:	701a      	strb	r2, [r3, #0]
							}

							// 정상명령 응답
							cmd_Ack = ui.temp_alarm_enable;
 800d0c2:	4b4e      	ldr	r3, [pc, #312]	@ (800d1fc <HAL_UART_RxCpltCallback+0x4c0>)
 800d0c4:	7d9b      	ldrb	r3, [r3, #22]
 800d0c6:	74fb      	strb	r3, [r7, #19]
							AddF_CmdReqToPC(0x0C,0x05A3,0x03,0x00,cmd_Ack);
 800d0c8:	7cfb      	ldrb	r3, [r7, #19]
 800d0ca:	9300      	str	r3, [sp, #0]
 800d0cc:	2300      	movs	r3, #0
 800d0ce:	2203      	movs	r2, #3
 800d0d0:	f240 51a3 	movw	r1, #1443	@ 0x5a3
 800d0d4:	200c      	movs	r0, #12
 800d0d6:	f7ff fabd 	bl	800c654 <AddF_CmdReqToPC>
							 break;
 800d0da:	e080      	b.n	800d1de <HAL_UART_RxCpltCallback+0x4a2>
						 case 5:
							uint8_t warring_maintain_bit = ui.temp_warring_maintain_bit;
 800d0dc:	4b47      	ldr	r3, [pc, #284]	@ (800d1fc <HAL_UART_RxCpltCallback+0x4c0>)
 800d0de:	7e5b      	ldrb	r3, [r3, #25]
 800d0e0:	737b      	strb	r3, [r7, #13]
							// 수신명령 수행: 온도 경고 유지 Enable / Disable
							if(RS485Rx0Data[9] == 1){
 800d0e2:	4b48      	ldr	r3, [pc, #288]	@ (800d204 <HAL_UART_RxCpltCallback+0x4c8>)
 800d0e4:	7a5b      	ldrb	r3, [r3, #9]
 800d0e6:	2b01      	cmp	r3, #1
 800d0e8:	d103      	bne.n	800d0f2 <HAL_UART_RxCpltCallback+0x3b6>
								ui.temp_warring_maintain_bit = 1;
 800d0ea:	4b44      	ldr	r3, [pc, #272]	@ (800d1fc <HAL_UART_RxCpltCallback+0x4c0>)
 800d0ec:	2201      	movs	r2, #1
 800d0ee:	765a      	strb	r2, [r3, #25]
 800d0f0:	e002      	b.n	800d0f8 <HAL_UART_RxCpltCallback+0x3bc>
							}
							else{
								ui.temp_warring_maintain_bit = 0;
 800d0f2:	4b42      	ldr	r3, [pc, #264]	@ (800d1fc <HAL_UART_RxCpltCallback+0x4c0>)
 800d0f4:	2200      	movs	r2, #0
 800d0f6:	765a      	strb	r2, [r3, #25]
							}

							if(warring_maintain_bit != ui.temp_warring_maintain_bit)
 800d0f8:	4b40      	ldr	r3, [pc, #256]	@ (800d1fc <HAL_UART_RxCpltCallback+0x4c0>)
 800d0fa:	7e5b      	ldrb	r3, [r3, #25]
 800d0fc:	7b7a      	ldrb	r2, [r7, #13]
 800d0fe:	429a      	cmp	r2, r3
 800d100:	d002      	beq.n	800d108 <HAL_UART_RxCpltCallback+0x3cc>
							{
								// 온도 경고온도유지 설정 EEPROM 저장
								EEPROM.SaveData_Flag = 1;
 800d102:	4b3f      	ldr	r3, [pc, #252]	@ (800d200 <HAL_UART_RxCpltCallback+0x4c4>)
 800d104:	2201      	movs	r2, #1
 800d106:	701a      	strb	r2, [r3, #0]
							}

							// 정상명령 응답
							cmd_Ack = ui.temp_warring_maintain_bit;
 800d108:	4b3c      	ldr	r3, [pc, #240]	@ (800d1fc <HAL_UART_RxCpltCallback+0x4c0>)
 800d10a:	7e5b      	ldrb	r3, [r3, #25]
 800d10c:	74fb      	strb	r3, [r7, #19]
							AddF_CmdReqToPC(0x0C,0x05A3,0x04,0x00,cmd_Ack);
 800d10e:	7cfb      	ldrb	r3, [r7, #19]
 800d110:	9300      	str	r3, [sp, #0]
 800d112:	2300      	movs	r3, #0
 800d114:	2204      	movs	r2, #4
 800d116:	f240 51a3 	movw	r1, #1443	@ 0x5a3
 800d11a:	200c      	movs	r0, #12
 800d11c:	f7ff fa9a 	bl	800c654 <AddF_CmdReqToPC>
							break;
 800d120:	e05d      	b.n	800d1de <HAL_UART_RxCpltCallback+0x4a2>
						 case 6:
							uint8_t alarm_maintain_bit = ui.temp_alarm_maintain_bit;
 800d122:	4b36      	ldr	r3, [pc, #216]	@ (800d1fc <HAL_UART_RxCpltCallback+0x4c0>)
 800d124:	7e9b      	ldrb	r3, [r3, #26]
 800d126:	73bb      	strb	r3, [r7, #14]
							// 수신명령 수행: 온도 알람 유지 Enable/Disable
							if(RS485Rx0Data[9] == 1){
 800d128:	4b36      	ldr	r3, [pc, #216]	@ (800d204 <HAL_UART_RxCpltCallback+0x4c8>)
 800d12a:	7a5b      	ldrb	r3, [r3, #9]
 800d12c:	2b01      	cmp	r3, #1
 800d12e:	d103      	bne.n	800d138 <HAL_UART_RxCpltCallback+0x3fc>
								ui.temp_alarm_maintain_bit = 1;
 800d130:	4b32      	ldr	r3, [pc, #200]	@ (800d1fc <HAL_UART_RxCpltCallback+0x4c0>)
 800d132:	2201      	movs	r2, #1
 800d134:	769a      	strb	r2, [r3, #26]
 800d136:	e002      	b.n	800d13e <HAL_UART_RxCpltCallback+0x402>
							}
							else{
								ui.temp_alarm_maintain_bit = 0;
 800d138:	4b30      	ldr	r3, [pc, #192]	@ (800d1fc <HAL_UART_RxCpltCallback+0x4c0>)
 800d13a:	2200      	movs	r2, #0
 800d13c:	769a      	strb	r2, [r3, #26]
							}
							if(alarm_maintain_bit != ui.temp_alarm_maintain_bit)
 800d13e:	4b2f      	ldr	r3, [pc, #188]	@ (800d1fc <HAL_UART_RxCpltCallback+0x4c0>)
 800d140:	7e9b      	ldrb	r3, [r3, #26]
 800d142:	7bba      	ldrb	r2, [r7, #14]
 800d144:	429a      	cmp	r2, r3
 800d146:	d002      	beq.n	800d14e <HAL_UART_RxCpltCallback+0x412>
							{
								// 온도 경고알람유지 설정 EEPROM 저장
								EEPROM.SaveData_Flag = 1;
 800d148:	4b2d      	ldr	r3, [pc, #180]	@ (800d200 <HAL_UART_RxCpltCallback+0x4c4>)
 800d14a:	2201      	movs	r2, #1
 800d14c:	701a      	strb	r2, [r3, #0]
							}

							// 정상명령 응답
							cmd_Ack = ui.temp_alarm_maintain_bit;
 800d14e:	4b2b      	ldr	r3, [pc, #172]	@ (800d1fc <HAL_UART_RxCpltCallback+0x4c0>)
 800d150:	7e9b      	ldrb	r3, [r3, #26]
 800d152:	74fb      	strb	r3, [r7, #19]
							AddF_CmdReqToPC(0x0C,0x05A3,0x04,0x00,cmd_Ack);
 800d154:	7cfb      	ldrb	r3, [r7, #19]
 800d156:	9300      	str	r3, [sp, #0]
 800d158:	2300      	movs	r3, #0
 800d15a:	2204      	movs	r2, #4
 800d15c:	f240 51a3 	movw	r1, #1443	@ 0x5a3
 800d160:	200c      	movs	r0, #12
 800d162:	f7ff fa77 	bl	800c654 <AddF_CmdReqToPC>
							break;
 800d166:	e03a      	b.n	800d1de <HAL_UART_RxCpltCallback+0x4a2>
							tempVal1 = (int16_t)ui.co_100times;
							AddF_CmdReqToPC_Val(0x0C, 0x05A3, 0x06, 0x00, tempVal1,0x00);*/
							break;
						 case 8:
							 //부트로더 저장
							 u1f_bootjump_flag = 1;
 800d168:	4b27      	ldr	r3, [pc, #156]	@ (800d208 <HAL_UART_RxCpltCallback+0x4cc>)
 800d16a:	2201      	movs	r2, #1
 800d16c:	701a      	strb	r2, [r3, #0]
							 cmd_Ack = RS485Rx0Data[7];
 800d16e:	4b25      	ldr	r3, [pc, #148]	@ (800d204 <HAL_UART_RxCpltCallback+0x4c8>)
 800d170:	79db      	ldrb	r3, [r3, #7]
 800d172:	74fb      	strb	r3, [r7, #19]
							 AddF_CmdReqToPC(0x0C,0x0504,0x66,0x00,cmd_Ack);
 800d174:	7cfb      	ldrb	r3, [r7, #19]
 800d176:	9300      	str	r3, [sp, #0]
 800d178:	2300      	movs	r3, #0
 800d17a:	2266      	movs	r2, #102	@ 0x66
 800d17c:	f240 5104 	movw	r1, #1284	@ 0x504
 800d180:	200c      	movs	r0, #12
 800d182:	f7ff fa67 	bl	800c654 <AddF_CmdReqToPC>
							 break;
 800d186:	e02a      	b.n	800d1de <HAL_UART_RxCpltCallback+0x4a2>
						 case 9:
							 //ADC Offset Check Enable/Disable
							if(RS485Rx0Data[9] == 1)
 800d188:	4b1e      	ldr	r3, [pc, #120]	@ (800d204 <HAL_UART_RxCpltCallback+0x4c8>)
 800d18a:	7a5b      	ldrb	r3, [r3, #9]
 800d18c:	2b01      	cmp	r3, #1
 800d18e:	d108      	bne.n	800d1a2 <HAL_UART_RxCpltCallback+0x466>
							{
								 RS485Rx.ADC_Offset_Flag = 1;
 800d190:	4b18      	ldr	r3, [pc, #96]	@ (800d1f4 <HAL_UART_RxCpltCallback+0x4b8>)
 800d192:	2201      	movs	r2, #1
 800d194:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47
								 RS485Rx.ADC_Offset_Check_1 = 1;
 800d198:	4b16      	ldr	r3, [pc, #88]	@ (800d1f4 <HAL_UART_RxCpltCallback+0x4b8>)
 800d19a:	2201      	movs	r2, #1
 800d19c:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48
 800d1a0:	e00b      	b.n	800d1ba <HAL_UART_RxCpltCallback+0x47e>
							}
							else
							{
								 RS485Rx.ADC_Offset_Flag = 0;
 800d1a2:	4b14      	ldr	r3, [pc, #80]	@ (800d1f4 <HAL_UART_RxCpltCallback+0x4b8>)
 800d1a4:	2200      	movs	r2, #0
 800d1a6:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47
								 RS485Rx.ADC_Offset_Check_1 = 0;
 800d1aa:	4b12      	ldr	r3, [pc, #72]	@ (800d1f4 <HAL_UART_RxCpltCallback+0x4b8>)
 800d1ac:	2200      	movs	r2, #0
 800d1ae:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48
								 RS485Rx.ADC_Offset_Check_2 = 0;
 800d1b2:	4b10      	ldr	r3, [pc, #64]	@ (800d1f4 <HAL_UART_RxCpltCallback+0x4b8>)
 800d1b4:	2200      	movs	r2, #0
 800d1b6:	f883 2049 	strb.w	r2, [r3, #73]	@ 0x49
							}

							 cmd_Ack = RS485Rx0Data[9];
 800d1ba:	4b12      	ldr	r3, [pc, #72]	@ (800d204 <HAL_UART_RxCpltCallback+0x4c8>)
 800d1bc:	7a5b      	ldrb	r3, [r3, #9]
 800d1be:	74fb      	strb	r3, [r7, #19]
							AddF_CmdReqToPC(0x0C,0x05A3,0x60,0x00,cmd_Ack);
 800d1c0:	7cfb      	ldrb	r3, [r7, #19]
 800d1c2:	9300      	str	r3, [sp, #0]
 800d1c4:	2300      	movs	r3, #0
 800d1c6:	2260      	movs	r2, #96	@ 0x60
 800d1c8:	f240 51a3 	movw	r1, #1443	@ 0x5a3
 800d1cc:	200c      	movs	r0, #12
 800d1ce:	f7ff fa41 	bl	800c654 <AddF_CmdReqToPC>
							 break;
 800d1d2:	e004      	b.n	800d1de <HAL_UART_RxCpltCallback+0x4a2>
						 default:  	 break;
					 }
				 }
				 else{
					 // 수신데이터 처리하지 않음(목적지가 ID가 맞지 않음)
					 RS485Rx.result = 0;
 800d1d4:	4b07      	ldr	r3, [pc, #28]	@ (800d1f4 <HAL_UART_RxCpltCallback+0x4b8>)
 800d1d6:	2200      	movs	r2, #0
 800d1d8:	759a      	strb	r2, [r3, #22]
 800d1da:	e000      	b.n	800d1de <HAL_UART_RxCpltCallback+0x4a2>
						 default:  	 break;
 800d1dc:	bf00      	nop
				 }
				 RS48501_TxData();
 800d1de:	f7ff fbb1 	bl	800c944 <RS48501_TxData>
			 }
		 }
		 HAL_UART_Receive_IT(&huart5, &RS485RxA, 1);
 800d1e2:	2201      	movs	r2, #1
 800d1e4:	4909      	ldr	r1, [pc, #36]	@ (800d20c <HAL_UART_RxCpltCallback+0x4d0>)
 800d1e6:	480a      	ldr	r0, [pc, #40]	@ (800d210 <HAL_UART_RxCpltCallback+0x4d4>)
 800d1e8:	f007 fdbc 	bl	8014d64 <HAL_UART_Receive_IT>
	 }
}
 800d1ec:	bf00      	nop
 800d1ee:	3718      	adds	r7, #24
 800d1f0:	46bd      	mov	sp, r7
 800d1f2:	bd80      	pop	{r7, pc}
 800d1f4:	20000574 	.word	0x20000574
 800d1f8:	42c80000 	.word	0x42c80000
 800d1fc:	200004f0 	.word	0x200004f0
 800d200:	20000298 	.word	0x20000298
 800d204:	20000544 	.word	0x20000544
 800d208:	200005c5 	.word	0x200005c5
 800d20c:	200005c4 	.word	0x200005c4
 800d210:	200009b0 	.word	0x200009b0

0800d214 <FUN_RS485_Error_routine>:
/****************************************************************************/
/*	Overview	:															*/
/*	Return value:	void													*/
/****************************************************************************/
void FUN_RS485_Error_routine(void)
{
 800d214:	b580      	push	{r7, lr}
 800d216:	af00      	add	r7, sp, #0
	Error.RS485_error_chk = HAL_UART_GetError(&huart5);
 800d218:	4817      	ldr	r0, [pc, #92]	@ (800d278 <FUN_RS485_Error_routine+0x64>)
 800d21a:	f008 fa7c 	bl	8015716 <HAL_UART_GetError>
 800d21e:	4603      	mov	r3, r0
 800d220:	4a16      	ldr	r2, [pc, #88]	@ (800d27c <FUN_RS485_Error_routine+0x68>)
 800d222:	60d3      	str	r3, [r2, #12]
	Error.RS485_State = HAL_UART_GetState(&huart5);
 800d224:	4814      	ldr	r0, [pc, #80]	@ (800d278 <FUN_RS485_Error_routine+0x64>)
 800d226:	f008 fa61 	bl	80156ec <HAL_UART_GetState>
 800d22a:	4603      	mov	r3, r0
 800d22c:	4a13      	ldr	r2, [pc, #76]	@ (800d27c <FUN_RS485_Error_routine+0x68>)
 800d22e:	6153      	str	r3, [r2, #20]
	if(Error.RS485_error_chk != 0)
 800d230:	4b12      	ldr	r3, [pc, #72]	@ (800d27c <FUN_RS485_Error_routine+0x68>)
 800d232:	68db      	ldr	r3, [r3, #12]
 800d234:	2b00      	cmp	r3, #0
 800d236:	d01a      	beq.n	800d26e <FUN_RS485_Error_routine+0x5a>
	{
		Error.RS485_error_Cnt  ++;
 800d238:	4b10      	ldr	r3, [pc, #64]	@ (800d27c <FUN_RS485_Error_routine+0x68>)
 800d23a:	8a1b      	ldrh	r3, [r3, #16]
 800d23c:	3301      	adds	r3, #1
 800d23e:	b29a      	uxth	r2, r3
 800d240:	4b0e      	ldr	r3, [pc, #56]	@ (800d27c <FUN_RS485_Error_routine+0x68>)
 800d242:	821a      	strh	r2, [r3, #16]
		// 5회 연속 에러 발생시
		if(Error.RS485_error_Cnt >= 5)
 800d244:	4b0d      	ldr	r3, [pc, #52]	@ (800d27c <FUN_RS485_Error_routine+0x68>)
 800d246:	8a1b      	ldrh	r3, [r3, #16]
 800d248:	2b04      	cmp	r3, #4
 800d24a:	d913      	bls.n	800d274 <FUN_RS485_Error_routine+0x60>
		{
			//
			HAL_UART_Receive_IT(&huart5, &RS485RxA, 1);
 800d24c:	2201      	movs	r2, #1
 800d24e:	490c      	ldr	r1, [pc, #48]	@ (800d280 <FUN_RS485_Error_routine+0x6c>)
 800d250:	4809      	ldr	r0, [pc, #36]	@ (800d278 <FUN_RS485_Error_routine+0x64>)
 800d252:	f007 fd87 	bl	8014d64 <HAL_UART_Receive_IT>
			RS485_RE();
 800d256:	2200      	movs	r2, #0
 800d258:	2110      	movs	r1, #16
 800d25a:	480a      	ldr	r0, [pc, #40]	@ (800d284 <FUN_RS485_Error_routine+0x70>)
 800d25c:	f004 fc2c 	bl	8011ab8 <HAL_GPIO_WritePin>
			//
			Error.RS485_error = 1;
 800d260:	4b06      	ldr	r3, [pc, #24]	@ (800d27c <FUN_RS485_Error_routine+0x68>)
 800d262:	2201      	movs	r2, #1
 800d264:	825a      	strh	r2, [r3, #18]
			Error.RS485_error_Cnt = 0;
 800d266:	4b05      	ldr	r3, [pc, #20]	@ (800d27c <FUN_RS485_Error_routine+0x68>)
 800d268:	2200      	movs	r2, #0
 800d26a:	821a      	strh	r2, [r3, #16]
		}
	}
	else{
		Error.RS485_error_Cnt = 0;
	}
}
 800d26c:	e002      	b.n	800d274 <FUN_RS485_Error_routine+0x60>
		Error.RS485_error_Cnt = 0;
 800d26e:	4b03      	ldr	r3, [pc, #12]	@ (800d27c <FUN_RS485_Error_routine+0x68>)
 800d270:	2200      	movs	r2, #0
 800d272:	821a      	strh	r2, [r3, #16]
}
 800d274:	bf00      	nop
 800d276:	bd80      	pop	{r7, pc}
 800d278:	200009b0 	.word	0x200009b0
 800d27c:	200006d4 	.word	0x200006d4
 800d280:	200005c4 	.word	0x200005c4
 800d284:	48000400 	.word	0x48000400

0800d288 <FUN_RS485_Rx_Timeout_Check>:
void FUN_RS485_Rx_Timeout_Check(void)     	// 10ms마다 호출
{
 800d288:	b480      	push	{r7}
 800d28a:	b083      	sub	sp, #12
 800d28c:	af00      	add	r7, sp, #0
	// Data Head 수신 이후 정상종료가 이루어지지 않았을 때 Time Out(Rx)
	if(RS485Rx.Rx_Data_flag == 1){  	// 데이터 수신이 시작되면 1이 되는거 같음
 800d28e:	4b1c      	ldr	r3, [pc, #112]	@ (800d300 <FUN_RS485_Rx_Timeout_Check+0x78>)
 800d290:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 800d294:	2b01      	cmp	r3, #1
 800d296:	d128      	bne.n	800d2ea <FUN_RS485_Rx_Timeout_Check+0x62>
		RS485Rx.Rx_Data_cnt ++;
 800d298:	4b19      	ldr	r3, [pc, #100]	@ (800d300 <FUN_RS485_Rx_Timeout_Check+0x78>)
 800d29a:	f8b3 3042 	ldrh.w	r3, [r3, #66]	@ 0x42
 800d29e:	3301      	adds	r3, #1
 800d2a0:	b29a      	uxth	r2, r3
 800d2a2:	4b17      	ldr	r3, [pc, #92]	@ (800d300 <FUN_RS485_Rx_Timeout_Check+0x78>)
 800d2a4:	f8a3 2042 	strh.w	r2, [r3, #66]	@ 0x42
		// Time OUt : 250ms
		if(RS485Rx.Rx_Data_cnt > 25){   // 250ms(25번 호출) 지나면 전부 0으로.. 이게 타임아웃인거 같음
 800d2a8:	4b15      	ldr	r3, [pc, #84]	@ (800d300 <FUN_RS485_Rx_Timeout_Check+0x78>)
 800d2aa:	f8b3 3042 	ldrh.w	r3, [r3, #66]	@ 0x42
 800d2ae:	2b19      	cmp	r3, #25
 800d2b0:	d91f      	bls.n	800d2f2 <FUN_RS485_Rx_Timeout_Check+0x6a>
			RS485Rx.Rx_cnt = 0;	       //Buff Index Clear
 800d2b2:	4b13      	ldr	r3, [pc, #76]	@ (800d300 <FUN_RS485_Rx_Timeout_Check+0x78>)
 800d2b4:	2200      	movs	r2, #0
 800d2b6:	829a      	strh	r2, [r3, #20]
			RS485Rx.Rx_Data_flag = 0;
 800d2b8:	4b11      	ldr	r3, [pc, #68]	@ (800d300 <FUN_RS485_Rx_Timeout_Check+0x78>)
 800d2ba:	2200      	movs	r2, #0
 800d2bc:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
			for (uint16_t i = 0; i < 25 ; i++){
 800d2c0:	2300      	movs	r3, #0
 800d2c2:	80fb      	strh	r3, [r7, #6]
 800d2c4:	e00d      	b.n	800d2e2 <FUN_RS485_Rx_Timeout_Check+0x5a>
				 RS485RxMOData[i] = 0x00;
 800d2c6:	88fb      	ldrh	r3, [r7, #6]
 800d2c8:	4a0e      	ldr	r2, [pc, #56]	@ (800d304 <FUN_RS485_Rx_Timeout_Check+0x7c>)
 800d2ca:	2100      	movs	r1, #0
 800d2cc:	54d1      	strb	r1, [r2, r3]
				 if(i<18){
 800d2ce:	88fb      	ldrh	r3, [r7, #6]
 800d2d0:	2b11      	cmp	r3, #17
 800d2d2:	d803      	bhi.n	800d2dc <FUN_RS485_Rx_Timeout_Check+0x54>
					 RS485Rx0Data[i] = 0x00;
 800d2d4:	88fb      	ldrh	r3, [r7, #6]
 800d2d6:	4a0c      	ldr	r2, [pc, #48]	@ (800d308 <FUN_RS485_Rx_Timeout_Check+0x80>)
 800d2d8:	2100      	movs	r1, #0
 800d2da:	54d1      	strb	r1, [r2, r3]
			for (uint16_t i = 0; i < 25 ; i++){
 800d2dc:	88fb      	ldrh	r3, [r7, #6]
 800d2de:	3301      	adds	r3, #1
 800d2e0:	80fb      	strh	r3, [r7, #6]
 800d2e2:	88fb      	ldrh	r3, [r7, #6]
 800d2e4:	2b18      	cmp	r3, #24
 800d2e6:	d9ee      	bls.n	800d2c6 <FUN_RS485_Rx_Timeout_Check+0x3e>
		}
	}
	else{
		RS485Rx.Rx_Data_cnt = 0;      // 수신중이 아니면 cnt = 0
	}
}
 800d2e8:	e003      	b.n	800d2f2 <FUN_RS485_Rx_Timeout_Check+0x6a>
		RS485Rx.Rx_Data_cnt = 0;      // 수신중이 아니면 cnt = 0
 800d2ea:	4b05      	ldr	r3, [pc, #20]	@ (800d300 <FUN_RS485_Rx_Timeout_Check+0x78>)
 800d2ec:	2200      	movs	r2, #0
 800d2ee:	f8a3 2042 	strh.w	r2, [r3, #66]	@ 0x42
}
 800d2f2:	bf00      	nop
 800d2f4:	370c      	adds	r7, #12
 800d2f6:	46bd      	mov	sp, r7
 800d2f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d2fc:	4770      	bx	lr
 800d2fe:	bf00      	nop
 800d300:	20000574 	.word	0x20000574
 800d304:	20000558 	.word	0x20000558
 800d308:	20000544 	.word	0x20000544

0800d30c <RS485_Baudrate_Init>:
void RS485_Baudrate_Init(uint8_t baudrate)
{
 800d30c:	b580      	push	{r7, lr}
 800d30e:	b082      	sub	sp, #8
 800d310:	af00      	add	r7, sp, #0
 800d312:	4603      	mov	r3, r0
 800d314:	71fb      	strb	r3, [r7, #7]
  /* USER CODE END UART5_Init 0 */

  /* USER CODE BEGIN UART5_Init 1 */

  /* USER CODE END UART5_Init 1 */
  huart5.Instance = UART5;
 800d316:	4b33      	ldr	r3, [pc, #204]	@ (800d3e4 <RS485_Baudrate_Init+0xd8>)
 800d318:	4a33      	ldr	r2, [pc, #204]	@ (800d3e8 <RS485_Baudrate_Init+0xdc>)
 800d31a:	601a      	str	r2, [r3, #0]
  if(baudrate == BAUD_115200){
 800d31c:	79fb      	ldrb	r3, [r7, #7]
 800d31e:	2b00      	cmp	r3, #0
 800d320:	d104      	bne.n	800d32c <RS485_Baudrate_Init+0x20>
	  huart5.Init.BaudRate = 115200;
 800d322:	4b30      	ldr	r3, [pc, #192]	@ (800d3e4 <RS485_Baudrate_Init+0xd8>)
 800d324:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 800d328:	605a      	str	r2, [r3, #4]
 800d32a:	e016      	b.n	800d35a <RS485_Baudrate_Init+0x4e>
  }
  else if(baudrate == BAUD_38400){
 800d32c:	79fb      	ldrb	r3, [r7, #7]
 800d32e:	2b01      	cmp	r3, #1
 800d330:	d104      	bne.n	800d33c <RS485_Baudrate_Init+0x30>
	  huart5.Init.BaudRate = 38400;
 800d332:	4b2c      	ldr	r3, [pc, #176]	@ (800d3e4 <RS485_Baudrate_Init+0xd8>)
 800d334:	f44f 4216 	mov.w	r2, #38400	@ 0x9600
 800d338:	605a      	str	r2, [r3, #4]
 800d33a:	e00e      	b.n	800d35a <RS485_Baudrate_Init+0x4e>
  }
  else if(baudrate == BAUD_19200){
 800d33c:	79fb      	ldrb	r3, [r7, #7]
 800d33e:	2b02      	cmp	r3, #2
 800d340:	d104      	bne.n	800d34c <RS485_Baudrate_Init+0x40>
  	  huart5.Init.BaudRate = 19200;
 800d342:	4b28      	ldr	r3, [pc, #160]	@ (800d3e4 <RS485_Baudrate_Init+0xd8>)
 800d344:	f44f 4296 	mov.w	r2, #19200	@ 0x4b00
 800d348:	605a      	str	r2, [r3, #4]
 800d34a:	e006      	b.n	800d35a <RS485_Baudrate_Init+0x4e>
  }
  else if(baudrate == BAUD_9600){
 800d34c:	79fb      	ldrb	r3, [r7, #7]
 800d34e:	2b03      	cmp	r3, #3
 800d350:	d103      	bne.n	800d35a <RS485_Baudrate_Init+0x4e>
	  huart5.Init.BaudRate = 9600;
 800d352:	4b24      	ldr	r3, [pc, #144]	@ (800d3e4 <RS485_Baudrate_Init+0xd8>)
 800d354:	f44f 5216 	mov.w	r2, #9600	@ 0x2580
 800d358:	605a      	str	r2, [r3, #4]
  }
  huart5.Init.WordLength = UART_WORDLENGTH_8B;
 800d35a:	4b22      	ldr	r3, [pc, #136]	@ (800d3e4 <RS485_Baudrate_Init+0xd8>)
 800d35c:	2200      	movs	r2, #0
 800d35e:	609a      	str	r2, [r3, #8]
  huart5.Init.StopBits = UART_STOPBITS_1;
 800d360:	4b20      	ldr	r3, [pc, #128]	@ (800d3e4 <RS485_Baudrate_Init+0xd8>)
 800d362:	2200      	movs	r2, #0
 800d364:	60da      	str	r2, [r3, #12]
  huart5.Init.Parity = UART_PARITY_NONE;
 800d366:	4b1f      	ldr	r3, [pc, #124]	@ (800d3e4 <RS485_Baudrate_Init+0xd8>)
 800d368:	2200      	movs	r2, #0
 800d36a:	611a      	str	r2, [r3, #16]
  huart5.Init.Mode = UART_MODE_TX_RX;
 800d36c:	4b1d      	ldr	r3, [pc, #116]	@ (800d3e4 <RS485_Baudrate_Init+0xd8>)
 800d36e:	220c      	movs	r2, #12
 800d370:	615a      	str	r2, [r3, #20]
  huart5.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800d372:	4b1c      	ldr	r3, [pc, #112]	@ (800d3e4 <RS485_Baudrate_Init+0xd8>)
 800d374:	2200      	movs	r2, #0
 800d376:	619a      	str	r2, [r3, #24]
  huart5.Init.OverSampling = UART_OVERSAMPLING_16;
 800d378:	4b1a      	ldr	r3, [pc, #104]	@ (800d3e4 <RS485_Baudrate_Init+0xd8>)
 800d37a:	2200      	movs	r2, #0
 800d37c:	61da      	str	r2, [r3, #28]
  huart5.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 800d37e:	4b19      	ldr	r3, [pc, #100]	@ (800d3e4 <RS485_Baudrate_Init+0xd8>)
 800d380:	2200      	movs	r2, #0
 800d382:	621a      	str	r2, [r3, #32]
  huart5.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 800d384:	4b17      	ldr	r3, [pc, #92]	@ (800d3e4 <RS485_Baudrate_Init+0xd8>)
 800d386:	2200      	movs	r2, #0
 800d388:	625a      	str	r2, [r3, #36]	@ 0x24
  huart5.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 800d38a:	4b16      	ldr	r3, [pc, #88]	@ (800d3e4 <RS485_Baudrate_Init+0xd8>)
 800d38c:	2200      	movs	r2, #0
 800d38e:	629a      	str	r2, [r3, #40]	@ 0x28
  if (HAL_RS485Ex_Init(&huart5, UART_DE_POLARITY_HIGH, 0, 0) != HAL_OK)
 800d390:	2300      	movs	r3, #0
 800d392:	2200      	movs	r2, #0
 800d394:	2100      	movs	r1, #0
 800d396:	4813      	ldr	r0, [pc, #76]	@ (800d3e4 <RS485_Baudrate_Init+0xd8>)
 800d398:	f009 fece 	bl	8017138 <HAL_RS485Ex_Init>
 800d39c:	4603      	mov	r3, r0
 800d39e:	2b00      	cmp	r3, #0
 800d3a0:	d001      	beq.n	800d3a6 <RS485_Baudrate_Init+0x9a>
  {
    Error_Handler();
 800d3a2:	f000 ffa3 	bl	800e2ec <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart5, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 800d3a6:	2100      	movs	r1, #0
 800d3a8:	480e      	ldr	r0, [pc, #56]	@ (800d3e4 <RS485_Baudrate_Init+0xd8>)
 800d3aa:	f009 ff85 	bl	80172b8 <HAL_UARTEx_SetTxFifoThreshold>
 800d3ae:	4603      	mov	r3, r0
 800d3b0:	2b00      	cmp	r3, #0
 800d3b2:	d001      	beq.n	800d3b8 <RS485_Baudrate_Init+0xac>
  {
    Error_Handler();
 800d3b4:	f000 ff9a 	bl	800e2ec <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart5, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 800d3b8:	2100      	movs	r1, #0
 800d3ba:	480a      	ldr	r0, [pc, #40]	@ (800d3e4 <RS485_Baudrate_Init+0xd8>)
 800d3bc:	f009 ffba 	bl	8017334 <HAL_UARTEx_SetRxFifoThreshold>
 800d3c0:	4603      	mov	r3, r0
 800d3c2:	2b00      	cmp	r3, #0
 800d3c4:	d001      	beq.n	800d3ca <RS485_Baudrate_Init+0xbe>
  {
    Error_Handler();
 800d3c6:	f000 ff91 	bl	800e2ec <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&huart5) != HAL_OK)
 800d3ca:	4806      	ldr	r0, [pc, #24]	@ (800d3e4 <RS485_Baudrate_Init+0xd8>)
 800d3cc:	f009 ff3b 	bl	8017246 <HAL_UARTEx_DisableFifoMode>
 800d3d0:	4603      	mov	r3, r0
 800d3d2:	2b00      	cmp	r3, #0
 800d3d4:	d001      	beq.n	800d3da <RS485_Baudrate_Init+0xce>
  {
    Error_Handler();
 800d3d6:	f000 ff89 	bl	800e2ec <Error_Handler>
  }
  /* USER CODE BEGIN UART5_Init 2 */

  /* USER CODE END UART5_Init 2 */

}
 800d3da:	bf00      	nop
 800d3dc:	3708      	adds	r7, #8
 800d3de:	46bd      	mov	sp, r7
 800d3e0:	bd80      	pop	{r7, pc}
 800d3e2:	bf00      	nop
 800d3e4:	200009b0 	.word	0x200009b0
 800d3e8:	40005000 	.word	0x40005000

0800d3ec <SMK_MovingAverageFilter>:
float  IR_MovBuff[Moving_Average_Buff_Size] ={0,};
float  Blue_IR_MovBuff[Moving_Average_Buff_Size] ={0,};


float SMK_MovingAverageFilter(float f_data, float *f_buf) // 버퍼 값 평균 // 버퍼 안에 값이 언제 들어가는지 모르겠음
{
 800d3ec:	b480      	push	{r7}
 800d3ee:	b087      	sub	sp, #28
 800d3f0:	af00      	add	r7, sp, #0
 800d3f2:	ed87 0a01 	vstr	s0, [r7, #4]
 800d3f6:	6038      	str	r0, [r7, #0]
    //버퍼가   5이라고 하면
   //카운트는 1부터 4까지 증가

   float Value_Sum = 0;
 800d3f8:	f04f 0300 	mov.w	r3, #0
 800d3fc:	617b      	str	r3, [r7, #20]
   float Value_Mov = 0;
 800d3fe:	f04f 0300 	mov.w	r3, #0
 800d402:	60fb      	str	r3, [r7, #12]
   uint8_t i;

   for(i = 1; i <Moving_Average_Buff_Size; i++)
 800d404:	2301      	movs	r3, #1
 800d406:	74fb      	strb	r3, [r7, #19]
 800d408:	e01e      	b.n	800d448 <SMK_MovingAverageFilter+0x5c>
   {
      f_buf[i-1] = f_buf[i];
 800d40a:	7cfb      	ldrb	r3, [r7, #19]
 800d40c:	009b      	lsls	r3, r3, #2
 800d40e:	683a      	ldr	r2, [r7, #0]
 800d410:	441a      	add	r2, r3
 800d412:	7cfb      	ldrb	r3, [r7, #19]
 800d414:	f103 4380 	add.w	r3, r3, #1073741824	@ 0x40000000
 800d418:	3b01      	subs	r3, #1
 800d41a:	009b      	lsls	r3, r3, #2
 800d41c:	6839      	ldr	r1, [r7, #0]
 800d41e:	440b      	add	r3, r1
 800d420:	6812      	ldr	r2, [r2, #0]
 800d422:	601a      	str	r2, [r3, #0]
      Value_Sum += f_buf[i-1];
 800d424:	7cfb      	ldrb	r3, [r7, #19]
 800d426:	f103 4380 	add.w	r3, r3, #1073741824	@ 0x40000000
 800d42a:	3b01      	subs	r3, #1
 800d42c:	009b      	lsls	r3, r3, #2
 800d42e:	683a      	ldr	r2, [r7, #0]
 800d430:	4413      	add	r3, r2
 800d432:	edd3 7a00 	vldr	s15, [r3]
 800d436:	ed97 7a05 	vldr	s14, [r7, #20]
 800d43a:	ee77 7a27 	vadd.f32	s15, s14, s15
 800d43e:	edc7 7a05 	vstr	s15, [r7, #20]
   for(i = 1; i <Moving_Average_Buff_Size; i++)
 800d442:	7cfb      	ldrb	r3, [r7, #19]
 800d444:	3301      	adds	r3, #1
 800d446:	74fb      	strb	r3, [r7, #19]
 800d448:	7cfb      	ldrb	r3, [r7, #19]
 800d44a:	2b09      	cmp	r3, #9
 800d44c:	d9dd      	bls.n	800d40a <SMK_MovingAverageFilter+0x1e>
      //4일때  3번에  4번 값을 넣음
   }

   //4번 위치에 값을 계속 넣음

   f_buf[Moving_Average_Buff_Size-1] = f_data;
 800d44e:	683b      	ldr	r3, [r7, #0]
 800d450:	3324      	adds	r3, #36	@ 0x24
 800d452:	687a      	ldr	r2, [r7, #4]
 800d454:	601a      	str	r2, [r3, #0]
   Value_Sum += f_buf[Moving_Average_Buff_Size-1];
 800d456:	683b      	ldr	r3, [r7, #0]
 800d458:	3324      	adds	r3, #36	@ 0x24
 800d45a:	edd3 7a00 	vldr	s15, [r3]
 800d45e:	ed97 7a05 	vldr	s14, [r7, #20]
 800d462:	ee77 7a27 	vadd.f32	s15, s14, s15
 800d466:	edc7 7a05 	vstr	s15, [r7, #20]

   Value_Mov = (float)(Value_Sum / Moving_Average_Buff_Size);
 800d46a:	ed97 7a05 	vldr	s14, [r7, #20]
 800d46e:	eef2 6a04 	vmov.f32	s13, #36	@ 0x41200000  10.0
 800d472:	eec7 7a26 	vdiv.f32	s15, s14, s13
 800d476:	edc7 7a03 	vstr	s15, [r7, #12]
   return Value_Mov;
 800d47a:	68fb      	ldr	r3, [r7, #12]
 800d47c:	ee07 3a90 	vmov	s15, r3
}
 800d480:	eeb0 0a67 	vmov.f32	s0, s15
 800d484:	371c      	adds	r7, #28
 800d486:	46bd      	mov	sp, r7
 800d488:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d48c:	4770      	bx	lr
	...

0800d490 <Gas_Sensor_Init>:


void Gas_Sensor_Init(){
 800d490:	b590      	push	{r4, r7, lr}
 800d492:	b099      	sub	sp, #100	@ 0x64
 800d494:	af18      	add	r7, sp, #96	@ 0x60
	smokeSensorADPD188Init(hspi3, csPin);
 800d496:	4c24      	ldr	r4, [pc, #144]	@ (800d528 <Gas_Sensor_Init+0x98>)
 800d498:	4a24      	ldr	r2, [pc, #144]	@ (800d52c <Gas_Sensor_Init+0x9c>)
 800d49a:	ab15      	add	r3, sp, #84	@ 0x54
 800d49c:	e892 0003 	ldmia.w	r2, {r0, r1}
 800d4a0:	e883 0003 	stmia.w	r3, {r0, r1}
 800d4a4:	4668      	mov	r0, sp
 800d4a6:	f104 0310 	add.w	r3, r4, #16
 800d4aa:	2254      	movs	r2, #84	@ 0x54
 800d4ac:	4619      	mov	r1, r3
 800d4ae:	f009 fff9 	bl	80174a4 <memcpy>
 800d4b2:	e894 000f 	ldmia.w	r4, {r0, r1, r2, r3}
 800d4b6:	f7fb ff55 	bl	8009364 <smokeSensorADPD188Init>
	Gas_Sensor.Gas_Detect = 0;
 800d4ba:	4b1d      	ldr	r3, [pc, #116]	@ (800d530 <Gas_Sensor_Init+0xa0>)
 800d4bc:	2200      	movs	r2, #0
 800d4be:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38
#if SMK_Level == 1

	Gas_Sensor.IR_Cumulative = 4.25;
 800d4c2:	4b1b      	ldr	r3, [pc, #108]	@ (800d530 <Gas_Sensor_Init+0xa0>)
 800d4c4:	4a1b      	ldr	r2, [pc, #108]	@ (800d534 <Gas_Sensor_Init+0xa4>)
 800d4c6:	609a      	str	r2, [r3, #8]

	Gas_Sensor.Blue_IR_Cumulative = 4.25;
 800d4c8:	4b19      	ldr	r3, [pc, #100]	@ (800d530 <Gas_Sensor_Init+0xa0>)
 800d4ca:	4a1a      	ldr	r2, [pc, #104]	@ (800d534 <Gas_Sensor_Init+0xa4>)
 800d4cc:	60da      	str	r2, [r3, #12]

	Gas_Sensor.IR_Cumulative_Error_Int_Limit = Gas_Sensor.IR_Cumulative * 0.5;           //튀는 값방지
 800d4ce:	4b18      	ldr	r3, [pc, #96]	@ (800d530 <Gas_Sensor_Init+0xa0>)
 800d4d0:	edd3 7a02 	vldr	s15, [r3, #8]
 800d4d4:	eeb6 7a00 	vmov.f32	s14, #96	@ 0x3f000000  0.5
 800d4d8:	ee67 7a87 	vmul.f32	s15, s15, s14
 800d4dc:	4b14      	ldr	r3, [pc, #80]	@ (800d530 <Gas_Sensor_Init+0xa0>)
 800d4de:	edc3 7a0a 	vstr	s15, [r3, #40]	@ 0x28

	Gas_Sensor.Blue_IR_Cumulative_Error_Int_Limit = Gas_Sensor.Blue_IR_Cumulative * 0.5; //튀는 값방지
 800d4e2:	4b13      	ldr	r3, [pc, #76]	@ (800d530 <Gas_Sensor_Init+0xa0>)
 800d4e4:	edd3 7a03 	vldr	s15, [r3, #12]
 800d4e8:	eeb6 7a00 	vmov.f32	s14, #96	@ 0x3f000000  0.5
 800d4ec:	ee67 7a87 	vmul.f32	s15, s15, s14
 800d4f0:	4b0f      	ldr	r3, [pc, #60]	@ (800d530 <Gas_Sensor_Init+0xa0>)
 800d4f2:	edc3 7a0b 	vstr	s15, [r3, #44]	@ 0x2c


	Gas_Sensor.IR_Cumulative_Int = Gas_Sensor.IR_Cumulative_Error_Int_Limit * 0.5;  //감지 시간
 800d4f6:	4b0e      	ldr	r3, [pc, #56]	@ (800d530 <Gas_Sensor_Init+0xa0>)
 800d4f8:	edd3 7a0a 	vldr	s15, [r3, #40]	@ 0x28
 800d4fc:	eeb6 7a00 	vmov.f32	s14, #96	@ 0x3f000000  0.5
 800d500:	ee67 7a87 	vmul.f32	s15, s15, s14
 800d504:	4b0a      	ldr	r3, [pc, #40]	@ (800d530 <Gas_Sensor_Init+0xa0>)
 800d506:	edc3 7a04 	vstr	s15, [r3, #16]



	Gas_Sensor.Blue_IR_Cumulative_Int = Gas_Sensor.Blue_IR_Cumulative_Error_Int_Limit * 0.5;
 800d50a:	4b09      	ldr	r3, [pc, #36]	@ (800d530 <Gas_Sensor_Init+0xa0>)
 800d50c:	edd3 7a0b 	vldr	s15, [r3, #44]	@ 0x2c
 800d510:	eeb6 7a00 	vmov.f32	s14, #96	@ 0x3f000000  0.5
 800d514:	ee67 7a87 	vmul.f32	s15, s15, s14
 800d518:	4b05      	ldr	r3, [pc, #20]	@ (800d530 <Gas_Sensor_Init+0xa0>)
 800d51a:	edc3 7a05 	vstr	s15, [r3, #20]
#endif
}
 800d51e:	bf00      	nop
 800d520:	3704      	adds	r7, #4
 800d522:	46bd      	mov	sp, r7
 800d524:	bd90      	pop	{r4, r7, pc}
 800d526:	bf00      	nop
 800d528:	20000900 	.word	0x20000900
 800d52c:	20000004 	.word	0x20000004
 800d530:	200005c8 	.word	0x200005c8
 800d534:	40880000 	.word	0x40880000

0800d538 <Gas_Detecting>:

void Gas_Detecting(SPI_HandleTypeDef hspi, struct CsPin csPin) // 5ms마다 호출
{
 800d538:	b084      	sub	sp, #16
 800d53a:	b580      	push	{r7, lr}
 800d53c:	b09a      	sub	sp, #104	@ 0x68
 800d53e:	af18      	add	r7, sp, #96	@ 0x60
 800d540:	f107 0c10 	add.w	ip, r7, #16
 800d544:	e88c 000f 	stmia.w	ip, {r0, r1, r2, r3}
	_result_adp_data IR_Data = readData(hspi, csPin);		 // IR 투과율 측정 이부분인거 같음. 바닥에 있는거		// 뭔지 모르겠지만 구조체 변수 ADP_RESULT를 리턴 받아오는데	이게 IR값인가 싶기도
 800d548:	aa15      	add	r2, sp, #84	@ 0x54
 800d54a:	f107 0374 	add.w	r3, r7, #116	@ 0x74
 800d54e:	e893 0003 	ldmia.w	r3, {r0, r1}
 800d552:	e882 0003 	stmia.w	r2, {r0, r1}
 800d556:	4668      	mov	r0, sp
 800d558:	f107 0320 	add.w	r3, r7, #32
 800d55c:	2254      	movs	r2, #84	@ 0x54
 800d55e:	4619      	mov	r1, r3
 800d560:	f009 ffa0 	bl	80174a4 <memcpy>
 800d564:	f107 0310 	add.w	r3, r7, #16
 800d568:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 800d56a:	f7fc f877 	bl	800965c <readData>
 800d56e:	4603      	mov	r3, r0
 800d570:	607b      	str	r3, [r7, #4]
//	Gas_Sensor.IR_Data = SMK_MovingAverageFilter((float)IR_Data.result_IR_val * 0.1);
//	Gas_Sensor.Blue_IR_Data = SMK_MovingAverageFilter((float)IR_Data.result_Blue_val * 0.1);
	Gas_Sensor.IR_Data = SMK_MovingAverageFilter(IR_Data.result_IR_val, &IR_MovBuff[0]);                // 받아온 ADP_RESULT 구조체의 각각 멤버변수를 Gas_Sensor에 넣어준다. 5ms마다
 800d572:	88fb      	ldrh	r3, [r7, #6]
 800d574:	ee07 3a90 	vmov	s15, r3
 800d578:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800d57c:	480f      	ldr	r0, [pc, #60]	@ (800d5bc <Gas_Detecting+0x84>)
 800d57e:	eeb0 0a67 	vmov.f32	s0, s15
 800d582:	f7ff ff33 	bl	800d3ec <SMK_MovingAverageFilter>
 800d586:	eef0 7a40 	vmov.f32	s15, s0
 800d58a:	4b0d      	ldr	r3, [pc, #52]	@ (800d5c0 <Gas_Detecting+0x88>)
 800d58c:	edc3 7a00 	vstr	s15, [r3]
	Gas_Sensor.Blue_IR_Data = SMK_MovingAverageFilter(IR_Data.result_Blue_val, &Blue_IR_MovBuff[0]);    // 근데 버퍼에 값이 언제 들어가는지.
 800d590:	88bb      	ldrh	r3, [r7, #4]
 800d592:	ee07 3a90 	vmov	s15, r3
 800d596:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800d59a:	480a      	ldr	r0, [pc, #40]	@ (800d5c4 <Gas_Detecting+0x8c>)
 800d59c:	eeb0 0a67 	vmov.f32	s0, s15
 800d5a0:	f7ff ff24 	bl	800d3ec <SMK_MovingAverageFilter>
 800d5a4:	eef0 7a40 	vmov.f32	s15, s0
 800d5a8:	4b05      	ldr	r3, [pc, #20]	@ (800d5c0 <Gas_Detecting+0x88>)
 800d5aa:	edc3 7a01 	vstr	s15, [r3, #4]
	//Gas_Sensor_Detect();
}
 800d5ae:	bf00      	nop
 800d5b0:	3708      	adds	r7, #8
 800d5b2:	46bd      	mov	sp, r7
 800d5b4:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 800d5b8:	b004      	add	sp, #16
 800d5ba:	4770      	bx	lr
 800d5bc:	20000604 	.word	0x20000604
 800d5c0:	200005c8 	.word	0x200005c8
 800d5c4:	2000062c 	.word	0x2000062c

0800d5c8 <Gas_Sensor_Detect>:


void Gas_Sensor_Detect()    //  100ms마다 호출
{
 800d5c8:	b5b0      	push	{r4, r5, r7, lr}
 800d5ca:	af00      	add	r7, sp, #0
	// 오차 누적값 계산
	Gas_Sensor.IR_Cumulative_Error = (Gas_Sensor.IR_Data * 0.1) - Gas_Sensor.IR_Cumulative;  			 // SMK_MovingAverageFilter() 리턴값 - 4.25(인듯? 다른데서 받는부분이 없음)
 800d5cc:	4b82      	ldr	r3, [pc, #520]	@ (800d7d8 <Gas_Sensor_Detect+0x210>)
 800d5ce:	681b      	ldr	r3, [r3, #0]
 800d5d0:	4618      	mov	r0, r3
 800d5d2:	f7fa ff85 	bl	80084e0 <__aeabi_f2d>
 800d5d6:	a37c      	add	r3, pc, #496	@ (adr r3, 800d7c8 <Gas_Sensor_Detect+0x200>)
 800d5d8:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d5dc:	f7fa ffd8 	bl	8008590 <__aeabi_dmul>
 800d5e0:	4602      	mov	r2, r0
 800d5e2:	460b      	mov	r3, r1
 800d5e4:	4614      	mov	r4, r2
 800d5e6:	461d      	mov	r5, r3
 800d5e8:	4b7b      	ldr	r3, [pc, #492]	@ (800d7d8 <Gas_Sensor_Detect+0x210>)
 800d5ea:	689b      	ldr	r3, [r3, #8]
 800d5ec:	4618      	mov	r0, r3
 800d5ee:	f7fa ff77 	bl	80084e0 <__aeabi_f2d>
 800d5f2:	4602      	mov	r2, r0
 800d5f4:	460b      	mov	r3, r1
 800d5f6:	4620      	mov	r0, r4
 800d5f8:	4629      	mov	r1, r5
 800d5fa:	f7fa fe11 	bl	8008220 <__aeabi_dsub>
 800d5fe:	4602      	mov	r2, r0
 800d600:	460b      	mov	r3, r1
 800d602:	4610      	mov	r0, r2
 800d604:	4619      	mov	r1, r3
 800d606:	f7fb faa5 	bl	8008b54 <__aeabi_d2f>
 800d60a:	4603      	mov	r3, r0
 800d60c:	4a72      	ldr	r2, [pc, #456]	@ (800d7d8 <Gas_Sensor_Detect+0x210>)
 800d60e:	6193      	str	r3, [r2, #24]
	Gas_Sensor.Blue_IR_Cumulative_Error = Gas_Sensor.Blue_IR_Data * 0.1 - Gas_Sensor.Blue_IR_Cumulative; // 이것도 똑같
 800d610:	4b71      	ldr	r3, [pc, #452]	@ (800d7d8 <Gas_Sensor_Detect+0x210>)
 800d612:	685b      	ldr	r3, [r3, #4]
 800d614:	4618      	mov	r0, r3
 800d616:	f7fa ff63 	bl	80084e0 <__aeabi_f2d>
 800d61a:	a36b      	add	r3, pc, #428	@ (adr r3, 800d7c8 <Gas_Sensor_Detect+0x200>)
 800d61c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d620:	f7fa ffb6 	bl	8008590 <__aeabi_dmul>
 800d624:	4602      	mov	r2, r0
 800d626:	460b      	mov	r3, r1
 800d628:	4614      	mov	r4, r2
 800d62a:	461d      	mov	r5, r3
 800d62c:	4b6a      	ldr	r3, [pc, #424]	@ (800d7d8 <Gas_Sensor_Detect+0x210>)
 800d62e:	68db      	ldr	r3, [r3, #12]
 800d630:	4618      	mov	r0, r3
 800d632:	f7fa ff55 	bl	80084e0 <__aeabi_f2d>
 800d636:	4602      	mov	r2, r0
 800d638:	460b      	mov	r3, r1
 800d63a:	4620      	mov	r0, r4
 800d63c:	4629      	mov	r1, r5
 800d63e:	f7fa fdef 	bl	8008220 <__aeabi_dsub>
 800d642:	4602      	mov	r2, r0
 800d644:	460b      	mov	r3, r1
 800d646:	4610      	mov	r0, r2
 800d648:	4619      	mov	r1, r3
 800d64a:	f7fb fa83 	bl	8008b54 <__aeabi_d2f>
 800d64e:	4603      	mov	r3, r0
 800d650:	4a61      	ldr	r2, [pc, #388]	@ (800d7d8 <Gas_Sensor_Detect+0x210>)
 800d652:	61d3      	str	r3, [r2, #28]

	if(Gas_Sensor.IR_Cumulative_Error > Gas_Sensor.IR_Cumulative_Error_Int_Limit)
 800d654:	4b60      	ldr	r3, [pc, #384]	@ (800d7d8 <Gas_Sensor_Detect+0x210>)
 800d656:	ed93 7a06 	vldr	s14, [r3, #24]
 800d65a:	4b5f      	ldr	r3, [pc, #380]	@ (800d7d8 <Gas_Sensor_Detect+0x210>)
 800d65c:	edd3 7a0a 	vldr	s15, [r3, #40]	@ 0x28
 800d660:	eeb4 7ae7 	vcmpe.f32	s14, s15
 800d664:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800d668:	dd03      	ble.n	800d672 <Gas_Sensor_Detect+0xaa>
	{
		Gas_Sensor.IR_Cumulative_Error = Gas_Sensor.IR_Cumulative_Error_Int_Limit;
 800d66a:	4b5b      	ldr	r3, [pc, #364]	@ (800d7d8 <Gas_Sensor_Detect+0x210>)
 800d66c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800d66e:	4a5a      	ldr	r2, [pc, #360]	@ (800d7d8 <Gas_Sensor_Detect+0x210>)
 800d670:	6193      	str	r3, [r2, #24]
	}
	if(Gas_Sensor.Blue_IR_Cumulative_Error > Gas_Sensor.Blue_IR_Cumulative_Error_Int_Limit)
 800d672:	4b59      	ldr	r3, [pc, #356]	@ (800d7d8 <Gas_Sensor_Detect+0x210>)
 800d674:	ed93 7a07 	vldr	s14, [r3, #28]
 800d678:	4b57      	ldr	r3, [pc, #348]	@ (800d7d8 <Gas_Sensor_Detect+0x210>)
 800d67a:	edd3 7a0b 	vldr	s15, [r3, #44]	@ 0x2c
 800d67e:	eeb4 7ae7 	vcmpe.f32	s14, s15
 800d682:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800d686:	dd03      	ble.n	800d690 <Gas_Sensor_Detect+0xc8>
	{
		Gas_Sensor.Blue_IR_Cumulative_Error = Gas_Sensor.Blue_IR_Cumulative_Error_Int_Limit;
 800d688:	4b53      	ldr	r3, [pc, #332]	@ (800d7d8 <Gas_Sensor_Detect+0x210>)
 800d68a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800d68c:	4a52      	ldr	r2, [pc, #328]	@ (800d7d8 <Gas_Sensor_Detect+0x210>)
 800d68e:	61d3      	str	r3, [r2, #28]
	}


	Gas_Sensor.IR_Cumulative_Error_Int = Gas_Sensor.IR_Cumulative_Error * 0.2 + Gas_Sensor.IR_Cumulative_Error_Int_K;
 800d690:	4b51      	ldr	r3, [pc, #324]	@ (800d7d8 <Gas_Sensor_Detect+0x210>)
 800d692:	699b      	ldr	r3, [r3, #24]
 800d694:	4618      	mov	r0, r3
 800d696:	f7fa ff23 	bl	80084e0 <__aeabi_f2d>
 800d69a:	a34d      	add	r3, pc, #308	@ (adr r3, 800d7d0 <Gas_Sensor_Detect+0x208>)
 800d69c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d6a0:	f7fa ff76 	bl	8008590 <__aeabi_dmul>
 800d6a4:	4602      	mov	r2, r0
 800d6a6:	460b      	mov	r3, r1
 800d6a8:	4614      	mov	r4, r2
 800d6aa:	461d      	mov	r5, r3
 800d6ac:	4b4a      	ldr	r3, [pc, #296]	@ (800d7d8 <Gas_Sensor_Detect+0x210>)
 800d6ae:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800d6b0:	4618      	mov	r0, r3
 800d6b2:	f7fa ff15 	bl	80084e0 <__aeabi_f2d>
 800d6b6:	4602      	mov	r2, r0
 800d6b8:	460b      	mov	r3, r1
 800d6ba:	4620      	mov	r0, r4
 800d6bc:	4629      	mov	r1, r5
 800d6be:	f7fa fdb1 	bl	8008224 <__adddf3>
 800d6c2:	4602      	mov	r2, r0
 800d6c4:	460b      	mov	r3, r1
 800d6c6:	4610      	mov	r0, r2
 800d6c8:	4619      	mov	r1, r3
 800d6ca:	f7fb fa43 	bl	8008b54 <__aeabi_d2f>
 800d6ce:	4603      	mov	r3, r0
 800d6d0:	4a41      	ldr	r2, [pc, #260]	@ (800d7d8 <Gas_Sensor_Detect+0x210>)
 800d6d2:	6213      	str	r3, [r2, #32]

	if(Gas_Sensor.IR_Cumulative_Error_Int > 1.2)
 800d6d4:	4b40      	ldr	r3, [pc, #256]	@ (800d7d8 <Gas_Sensor_Detect+0x210>)
 800d6d6:	6a1b      	ldr	r3, [r3, #32]
 800d6d8:	4618      	mov	r0, r3
 800d6da:	f7fa ff01 	bl	80084e0 <__aeabi_f2d>
 800d6de:	f04f 3233 	mov.w	r2, #858993459	@ 0x33333333
 800d6e2:	4b3e      	ldr	r3, [pc, #248]	@ (800d7dc <Gas_Sensor_Detect+0x214>)
 800d6e4:	f7fb f9e4 	bl	8008ab0 <__aeabi_dcmpgt>
 800d6e8:	4603      	mov	r3, r0
 800d6ea:	2b00      	cmp	r3, #0
 800d6ec:	d002      	beq.n	800d6f4 <Gas_Sensor_Detect+0x12c>
	{
	   Gas_Sensor.IR_Cumulative_Error_Int = 1.2;
 800d6ee:	4b3a      	ldr	r3, [pc, #232]	@ (800d7d8 <Gas_Sensor_Detect+0x210>)
 800d6f0:	4a3b      	ldr	r2, [pc, #236]	@ (800d7e0 <Gas_Sensor_Detect+0x218>)
 800d6f2:	621a      	str	r2, [r3, #32]
	}

	if(Gas_Sensor.IR_Cumulative_Error_Int < 0)
 800d6f4:	4b38      	ldr	r3, [pc, #224]	@ (800d7d8 <Gas_Sensor_Detect+0x210>)
 800d6f6:	edd3 7a08 	vldr	s15, [r3, #32]
 800d6fa:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 800d6fe:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800d702:	d508      	bpl.n	800d716 <Gas_Sensor_Detect+0x14e>
	{
		Gas_Sensor.IR_Cumulative_Error_Int = 0;
 800d704:	4b34      	ldr	r3, [pc, #208]	@ (800d7d8 <Gas_Sensor_Detect+0x210>)
 800d706:	f04f 0200 	mov.w	r2, #0
 800d70a:	621a      	str	r2, [r3, #32]
		Gas_Sensor.IR_Cumulative_Error_Int_K = 0;
 800d70c:	4b32      	ldr	r3, [pc, #200]	@ (800d7d8 <Gas_Sensor_Detect+0x210>)
 800d70e:	f04f 0200 	mov.w	r2, #0
 800d712:	631a      	str	r2, [r3, #48]	@ 0x30
 800d714:	e003      	b.n	800d71e <Gas_Sensor_Detect+0x156>
	}
	else
	{
		Gas_Sensor.IR_Cumulative_Error_Int_K = Gas_Sensor.IR_Cumulative_Error_Int;
 800d716:	4b30      	ldr	r3, [pc, #192]	@ (800d7d8 <Gas_Sensor_Detect+0x210>)
 800d718:	6a1b      	ldr	r3, [r3, #32]
 800d71a:	4a2f      	ldr	r2, [pc, #188]	@ (800d7d8 <Gas_Sensor_Detect+0x210>)
 800d71c:	6313      	str	r3, [r2, #48]	@ 0x30
	}



	Gas_Sensor.Blue_IR_Cumulative_Error_Int = Gas_Sensor.Blue_IR_Cumulative_Error * 0.2 + Gas_Sensor.Blue_IR_Cumulative_Error_Int_K;
 800d71e:	4b2e      	ldr	r3, [pc, #184]	@ (800d7d8 <Gas_Sensor_Detect+0x210>)
 800d720:	69db      	ldr	r3, [r3, #28]
 800d722:	4618      	mov	r0, r3
 800d724:	f7fa fedc 	bl	80084e0 <__aeabi_f2d>
 800d728:	a329      	add	r3, pc, #164	@ (adr r3, 800d7d0 <Gas_Sensor_Detect+0x208>)
 800d72a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d72e:	f7fa ff2f 	bl	8008590 <__aeabi_dmul>
 800d732:	4602      	mov	r2, r0
 800d734:	460b      	mov	r3, r1
 800d736:	4614      	mov	r4, r2
 800d738:	461d      	mov	r5, r3
 800d73a:	4b27      	ldr	r3, [pc, #156]	@ (800d7d8 <Gas_Sensor_Detect+0x210>)
 800d73c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800d73e:	4618      	mov	r0, r3
 800d740:	f7fa fece 	bl	80084e0 <__aeabi_f2d>
 800d744:	4602      	mov	r2, r0
 800d746:	460b      	mov	r3, r1
 800d748:	4620      	mov	r0, r4
 800d74a:	4629      	mov	r1, r5
 800d74c:	f7fa fd6a 	bl	8008224 <__adddf3>
 800d750:	4602      	mov	r2, r0
 800d752:	460b      	mov	r3, r1
 800d754:	4610      	mov	r0, r2
 800d756:	4619      	mov	r1, r3
 800d758:	f7fb f9fc 	bl	8008b54 <__aeabi_d2f>
 800d75c:	4603      	mov	r3, r0
 800d75e:	4a1e      	ldr	r2, [pc, #120]	@ (800d7d8 <Gas_Sensor_Detect+0x210>)
 800d760:	6253      	str	r3, [r2, #36]	@ 0x24


	if(Gas_Sensor.Blue_IR_Cumulative_Error_Int < 0)
 800d762:	4b1d      	ldr	r3, [pc, #116]	@ (800d7d8 <Gas_Sensor_Detect+0x210>)
 800d764:	edd3 7a09 	vldr	s15, [r3, #36]	@ 0x24
 800d768:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 800d76c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800d770:	d508      	bpl.n	800d784 <Gas_Sensor_Detect+0x1bc>
	{
		Gas_Sensor.Blue_IR_Cumulative_Error_Int = 0;
 800d772:	4b19      	ldr	r3, [pc, #100]	@ (800d7d8 <Gas_Sensor_Detect+0x210>)
 800d774:	f04f 0200 	mov.w	r2, #0
 800d778:	625a      	str	r2, [r3, #36]	@ 0x24
		Gas_Sensor.Blue_IR_Cumulative_Error_Int_K = 0;
 800d77a:	4b17      	ldr	r3, [pc, #92]	@ (800d7d8 <Gas_Sensor_Detect+0x210>)
 800d77c:	f04f 0200 	mov.w	r2, #0
 800d780:	635a      	str	r2, [r3, #52]	@ 0x34
 800d782:	e003      	b.n	800d78c <Gas_Sensor_Detect+0x1c4>
	}
	else
	{
		Gas_Sensor.Blue_IR_Cumulative_Error_Int_K = Gas_Sensor.Blue_IR_Cumulative_Error_Int;
 800d784:	4b14      	ldr	r3, [pc, #80]	@ (800d7d8 <Gas_Sensor_Detect+0x210>)
 800d786:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800d788:	4a13      	ldr	r2, [pc, #76]	@ (800d7d8 <Gas_Sensor_Detect+0x210>)
 800d78a:	6353      	str	r3, [r2, #52]	@ 0x34
	}


	if(Gas_Sensor.IR_Cumulative_Error_Int > Gas_Sensor.IR_Cumulative_Int)
 800d78c:	4b12      	ldr	r3, [pc, #72]	@ (800d7d8 <Gas_Sensor_Detect+0x210>)
 800d78e:	ed93 7a08 	vldr	s14, [r3, #32]
 800d792:	4b11      	ldr	r3, [pc, #68]	@ (800d7d8 <Gas_Sensor_Detect+0x210>)
 800d794:	edd3 7a04 	vldr	s15, [r3, #16]
 800d798:	eeb4 7ae7 	vcmpe.f32	s14, s15
 800d79c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800d7a0:	dd03      	ble.n	800d7aa <Gas_Sensor_Detect+0x1e2>
	{
		Gas_Sensor.Gas_Detect = 1;
 800d7a2:	4b0d      	ldr	r3, [pc, #52]	@ (800d7d8 <Gas_Sensor_Detect+0x210>)
 800d7a4:	2201      	movs	r2, #1
 800d7a6:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38
	}


	ui.Status.Bit.SMOKE_DETECT = Gas_Sensor.Gas_Detect;
 800d7aa:	4b0b      	ldr	r3, [pc, #44]	@ (800d7d8 <Gas_Sensor_Detect+0x210>)
 800d7ac:	f893 3038 	ldrb.w	r3, [r3, #56]	@ 0x38
 800d7b0:	f003 0301 	and.w	r3, r3, #1
 800d7b4:	b2d9      	uxtb	r1, r3
 800d7b6:	4a0b      	ldr	r2, [pc, #44]	@ (800d7e4 <Gas_Sensor_Detect+0x21c>)
 800d7b8:	7853      	ldrb	r3, [r2, #1]
 800d7ba:	f361 0341 	bfi	r3, r1, #1, #1
 800d7be:	7053      	strb	r3, [r2, #1]
}
 800d7c0:	bf00      	nop
 800d7c2:	bdb0      	pop	{r4, r5, r7, pc}
 800d7c4:	f3af 8000 	nop.w
 800d7c8:	9999999a 	.word	0x9999999a
 800d7cc:	3fb99999 	.word	0x3fb99999
 800d7d0:	9999999a 	.word	0x9999999a
 800d7d4:	3fc99999 	.word	0x3fc99999
 800d7d8:	200005c8 	.word	0x200005c8
 800d7dc:	3ff33333 	.word	0x3ff33333
 800d7e0:	3f99999a 	.word	0x3f99999a
 800d7e4:	200004f0 	.word	0x200004f0

0800d7e8 <FUN_TIM_init>:
/****************************************************************************/
/*	Overview	:															*/
/*	Return value:	void													*/
/****************************************************************************/
void FUN_TIM_init(void)
{
 800d7e8:	b580      	push	{r7, lr}
 800d7ea:	af00      	add	r7, sp, #0
	//HAL_TIM_Base_Init(&htim6);
	HAL_TIM_Base_Start_IT(&htim6);
 800d7ec:	4802      	ldr	r0, [pc, #8]	@ (800d7f8 <FUN_TIM_init+0x10>)
 800d7ee:	f006 fe87 	bl	8014500 <HAL_TIM_Base_Start_IT>
}
 800d7f2:	bf00      	nop
 800d7f4:	bd80      	pop	{r7, pc}
 800d7f6:	bf00      	nop
 800d7f8:	20000964 	.word	0x20000964

0800d7fc <FUN_Tim6_1ms_routine>:
/****************************************************************************/
/*	Overview	:															*/
/*	Return value:	void													*/
/****************************************************************************/
void FUN_Tim6_1ms_routine(void)
{
 800d7fc:	b480      	push	{r7}
 800d7fe:	af00      	add	r7, sp, #0
        CountCheck1ms++;
 800d800:	4b06      	ldr	r3, [pc, #24]	@ (800d81c <FUN_Tim6_1ms_routine+0x20>)
 800d802:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d806:	1c50      	adds	r0, r2, #1
 800d808:	f143 0100 	adc.w	r1, r3, #0
 800d80c:	4b03      	ldr	r3, [pc, #12]	@ (800d81c <FUN_Tim6_1ms_routine+0x20>)
 800d80e:	e9c3 0100 	strd	r0, r1, [r3]
#ifdef HSS300
        RS485_AnalyzePacket();
#endif
        //readData(hspi3, csPin);
}
 800d812:	bf00      	nop
 800d814:	46bd      	mov	sp, r7
 800d816:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d81a:	4770      	bx	lr
 800d81c:	20000690 	.word	0x20000690

0800d820 <FUN_Tim6_5ms_routine>:




void FUN_Tim6_5ms_routine(void)
{
 800d820:	b590      	push	{r4, r7, lr}
 800d822:	b099      	sub	sp, #100	@ 0x64
 800d824:	af18      	add	r7, sp, #96	@ 0x60
        CountCheck5ms++;
 800d826:	4b10      	ldr	r3, [pc, #64]	@ (800d868 <FUN_Tim6_5ms_routine+0x48>)
 800d828:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d82c:	1c50      	adds	r0, r2, #1
 800d82e:	f143 0100 	adc.w	r1, r3, #0
 800d832:	4b0d      	ldr	r3, [pc, #52]	@ (800d868 <FUN_Tim6_5ms_routine+0x48>)
 800d834:	e9c3 0100 	strd	r0, r1, [r3]
        FUN_ADC_Routine();              // CO Sensor
 800d838:	f7fb fc0a 	bl	8009050 <FUN_ADC_Routine>
        //readData(hspi3, csPin);
        Gas_Detecting(hspi3, csPin);    // IR 투과율 측정?
 800d83c:	4c0b      	ldr	r4, [pc, #44]	@ (800d86c <FUN_Tim6_5ms_routine+0x4c>)
 800d83e:	4a0c      	ldr	r2, [pc, #48]	@ (800d870 <FUN_Tim6_5ms_routine+0x50>)
 800d840:	ab15      	add	r3, sp, #84	@ 0x54
 800d842:	e892 0003 	ldmia.w	r2, {r0, r1}
 800d846:	e883 0003 	stmia.w	r3, {r0, r1}
 800d84a:	4668      	mov	r0, sp
 800d84c:	f104 0310 	add.w	r3, r4, #16
 800d850:	2254      	movs	r2, #84	@ 0x54
 800d852:	4619      	mov	r1, r3
 800d854:	f009 fe26 	bl	80174a4 <memcpy>
 800d858:	e894 000f 	ldmia.w	r4, {r0, r1, r2, r3}
 800d85c:	f7ff fe6c 	bl	800d538 <Gas_Detecting>

}
 800d860:	bf00      	nop
 800d862:	3704      	adds	r7, #4
 800d864:	46bd      	mov	sp, r7
 800d866:	bd90      	pop	{r4, r7, pc}
 800d868:	20000698 	.word	0x20000698
 800d86c:	20000900 	.word	0x20000900
 800d870:	20000004 	.word	0x20000004

0800d874 <FUN_Tim6_10ms_routine>:




void FUN_Tim6_10ms_routine(void)
{
 800d874:	b580      	push	{r7, lr}
 800d876:	af00      	add	r7, sp, #0
        CountCheck10ms++;
 800d878:	4b06      	ldr	r3, [pc, #24]	@ (800d894 <FUN_Tim6_10ms_routine+0x20>)
 800d87a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d87e:	1c50      	adds	r0, r2, #1
 800d880:	f143 0100 	adc.w	r1, r3, #0
 800d884:	4b03      	ldr	r3, [pc, #12]	@ (800d894 <FUN_Tim6_10ms_routine+0x20>)
 800d886:	e9c3 0100 	strd	r0, r1, [r3]
        //RS485_Make_Send_Packet();
        FUN_RS485_Rx_Timeout_Check();  // 타임아웃 250ms
 800d88a:	f7ff fcfd 	bl	800d288 <FUN_RS485_Rx_Timeout_Check>
}
 800d88e:	bf00      	nop
 800d890:	bd80      	pop	{r7, pc}
 800d892:	bf00      	nop
 800d894:	200006a0 	.word	0x200006a0

0800d898 <FUN_Tim6_100ms_routine>:

void FUN_Tim6_100ms_routine(void)
{
 800d898:	b580      	push	{r7, lr}
 800d89a:	af00      	add	r7, sp, #0
        CountCheck100ms++;
 800d89c:	4b0c      	ldr	r3, [pc, #48]	@ (800d8d0 <FUN_Tim6_100ms_routine+0x38>)
 800d89e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d8a2:	1c50      	adds	r0, r2, #1
 800d8a4:	f143 0100 	adc.w	r1, r3, #0
 800d8a8:	4b09      	ldr	r3, [pc, #36]	@ (800d8d0 <FUN_Tim6_100ms_routine+0x38>)
 800d8aa:	e9c3 0100 	strd	r0, r1, [r3]
        count_200ms++;
 800d8ae:	4b09      	ldr	r3, [pc, #36]	@ (800d8d4 <FUN_Tim6_100ms_routine+0x3c>)
 800d8b0:	781b      	ldrb	r3, [r3, #0]
 800d8b2:	3301      	adds	r3, #1
 800d8b4:	b2da      	uxtb	r2, r3
 800d8b6:	4b07      	ldr	r3, [pc, #28]	@ (800d8d4 <FUN_Tim6_100ms_routine+0x3c>)
 800d8b8:	701a      	strb	r2, [r3, #0]
        //readData(hspi3, csPin);
        //tx_test(huart5);
        if(count_200ms > 1){
 800d8ba:	4b06      	ldr	r3, [pc, #24]	@ (800d8d4 <FUN_Tim6_100ms_routine+0x3c>)
 800d8bc:	781b      	ldrb	r3, [r3, #0]
 800d8be:	2b01      	cmp	r3, #1
 800d8c0:	d904      	bls.n	800d8cc <FUN_Tim6_100ms_routine+0x34>
        	count_200ms = 0;
 800d8c2:	4b04      	ldr	r3, [pc, #16]	@ (800d8d4 <FUN_Tim6_100ms_routine+0x3c>)
 800d8c4:	2200      	movs	r2, #0
 800d8c6:	701a      	strb	r2, [r3, #0]
        	Gas_Sensor_Detect();       // 가스 누적값 계산 이라고만 알고 Pass
 800d8c8:	f7ff fe7e 	bl	800d5c8 <Gas_Sensor_Detect>
        }

}
 800d8cc:	bf00      	nop
 800d8ce:	bd80      	pop	{r7, pc}
 800d8d0:	200006a8 	.word	0x200006a8
 800d8d4:	200006d0 	.word	0x200006d0

0800d8d8 <FUN_Tim6_250ms_routine>:



void FUN_Tim6_250ms_routine(void)
{
 800d8d8:	b580      	push	{r7, lr}
 800d8da:	af00      	add	r7, sp, #0
        CountCheck250ms++;
 800d8dc:	4b07      	ldr	r3, [pc, #28]	@ (800d8fc <FUN_Tim6_250ms_routine+0x24>)
 800d8de:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d8e2:	1c50      	adds	r0, r2, #1
 800d8e4:	f143 0100 	adc.w	r1, r3, #0
 800d8e8:	4b04      	ldr	r3, [pc, #16]	@ (800d8fc <FUN_Tim6_250ms_routine+0x24>)
 800d8ea:	e9c3 0100 	strd	r0, r1, [r3]
        //swtich_test();

        FUN_I2C_INT_SHT30_Routine(); // 온습도값 sht30->temp_acc[]    sht30->humi_acc[]에 저장
 800d8ee:	f7fd faeb 	bl	800aec8 <FUN_I2C_INT_SHT30_Routine>
    	FUN_I2C_EXT_SHT30_Routine(); // 온습도값 sht30->temp_acc[]    sht30->humi_acc[]에 저장 // 경고랑 알람 처리까지 하는거같음
 800d8f2:	f7fd fb15 	bl	800af20 <FUN_I2C_EXT_SHT30_Routine>
        }
        else{
        	FUN_I2C_VL53L3CX_Routine();
        	DS_ActiveFlag = !DS_ActiveFlag;
        }*/
}
 800d8f6:	bf00      	nop
 800d8f8:	bd80      	pop	{r7, pc}
 800d8fa:	bf00      	nop
 800d8fc:	200006b0 	.word	0x200006b0

0800d900 <FUN_Tim6_500ms_routine>:




void FUN_Tim6_500ms_routine(void)
{
 800d900:	b580      	push	{r7, lr}
 800d902:	af00      	add	r7, sp, #0
        CountCheck500ms++;
 800d904:	4b06      	ldr	r3, [pc, #24]	@ (800d920 <FUN_Tim6_500ms_routine+0x20>)
 800d906:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d90a:	1c50      	adds	r0, r2, #1
 800d90c:	f143 0100 	adc.w	r1, r3, #0
 800d910:	4b03      	ldr	r3, [pc, #12]	@ (800d920 <FUN_Tim6_500ms_routine+0x20>)
 800d912:	e9c3 0100 	strd	r0, r1, [r3]
        FUN_GPIO_Routine();        // 로터리/딥 스위치
 800d916:	f7fc fc09 	bl	800a12c <FUN_GPIO_Routine>
        					       // if(ui.Status.Bit.SMOKE_DETECT == 1 || ui.temp_alarm_bit == 1 || Error.SHT30_Error == 1 || EEPROM.Error == 1)
        //readData(hspi3, csPin);
        //FUN_ADC_Routine();

}
 800d91a:	bf00      	nop
 800d91c:	bd80      	pop	{r7, pc}
 800d91e:	bf00      	nop
 800d920:	200006b8 	.word	0x200006b8

0800d924 <FUN_Tim6_1000ms_routine>:



void FUN_Tim6_1000ms_routine(void)
{
 800d924:	b580      	push	{r7, lr}
 800d926:	af00      	add	r7, sp, #0
        CountCheck1000ms++;
 800d928:	4b23      	ldr	r3, [pc, #140]	@ (800d9b8 <FUN_Tim6_1000ms_routine+0x94>)
 800d92a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d92e:	1c50      	adds	r0, r2, #1
 800d930:	f143 0100 	adc.w	r1, r3, #0
 800d934:	4b20      	ldr	r3, [pc, #128]	@ (800d9b8 <FUN_Tim6_1000ms_routine+0x94>)
 800d936:	e9c3 0100 	strd	r0, r1, [r3]
        EEPROM_routine();
 800d93a:	f7fc ff69 	bl	800a810 <EEPROM_routine>
    	FUN_RS485_routine();
 800d93e:	f7fe fc6d 	bl	800c21c <FUN_RS485_routine>
        //readData(hspi3, csPin);


        if(CountCheck1000ms > 86400)  //하루 24시간
 800d942:	4b1d      	ldr	r3, [pc, #116]	@ (800d9b8 <FUN_Tim6_1000ms_routine+0x94>)
 800d944:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d948:	491c      	ldr	r1, [pc, #112]	@ (800d9bc <FUN_Tim6_1000ms_routine+0x98>)
 800d94a:	428a      	cmp	r2, r1
 800d94c:	f173 0300 	sbcs.w	r3, r3, #0
 800d950:	d330      	bcc.n	800d9b4 <FUN_Tim6_1000ms_routine+0x90>
        {
                CountCheck1ms    = 0;
 800d952:	491b      	ldr	r1, [pc, #108]	@ (800d9c0 <FUN_Tim6_1000ms_routine+0x9c>)
 800d954:	f04f 0200 	mov.w	r2, #0
 800d958:	f04f 0300 	mov.w	r3, #0
 800d95c:	e9c1 2300 	strd	r2, r3, [r1]
                CountCheck5ms    = 0;
 800d960:	4918      	ldr	r1, [pc, #96]	@ (800d9c4 <FUN_Tim6_1000ms_routine+0xa0>)
 800d962:	f04f 0200 	mov.w	r2, #0
 800d966:	f04f 0300 	mov.w	r3, #0
 800d96a:	e9c1 2300 	strd	r2, r3, [r1]
                CountCheck10ms   = 0;
 800d96e:	4916      	ldr	r1, [pc, #88]	@ (800d9c8 <FUN_Tim6_1000ms_routine+0xa4>)
 800d970:	f04f 0200 	mov.w	r2, #0
 800d974:	f04f 0300 	mov.w	r3, #0
 800d978:	e9c1 2300 	strd	r2, r3, [r1]
                CountCheck100ms  = 0;
 800d97c:	4913      	ldr	r1, [pc, #76]	@ (800d9cc <FUN_Tim6_1000ms_routine+0xa8>)
 800d97e:	f04f 0200 	mov.w	r2, #0
 800d982:	f04f 0300 	mov.w	r3, #0
 800d986:	e9c1 2300 	strd	r2, r3, [r1]
                CountCheck250ms  = 0;
 800d98a:	4911      	ldr	r1, [pc, #68]	@ (800d9d0 <FUN_Tim6_1000ms_routine+0xac>)
 800d98c:	f04f 0200 	mov.w	r2, #0
 800d990:	f04f 0300 	mov.w	r3, #0
 800d994:	e9c1 2300 	strd	r2, r3, [r1]
                CountCheck500ms  = 0;
 800d998:	490e      	ldr	r1, [pc, #56]	@ (800d9d4 <FUN_Tim6_1000ms_routine+0xb0>)
 800d99a:	f04f 0200 	mov.w	r2, #0
 800d99e:	f04f 0300 	mov.w	r3, #0
 800d9a2:	e9c1 2300 	strd	r2, r3, [r1]
                CountCheck1000ms = 0;
 800d9a6:	4904      	ldr	r1, [pc, #16]	@ (800d9b8 <FUN_Tim6_1000ms_routine+0x94>)
 800d9a8:	f04f 0200 	mov.w	r2, #0
 800d9ac:	f04f 0300 	mov.w	r3, #0
 800d9b0:	e9c1 2300 	strd	r2, r3, [r1]

        }

}
 800d9b4:	bf00      	nop
 800d9b6:	bd80      	pop	{r7, pc}
 800d9b8:	200006c0 	.word	0x200006c0
 800d9bc:	00015181 	.word	0x00015181
 800d9c0:	20000690 	.word	0x20000690
 800d9c4:	20000698 	.word	0x20000698
 800d9c8:	200006a0 	.word	0x200006a0
 800d9cc:	200006a8 	.word	0x200006a8
 800d9d0:	200006b0 	.word	0x200006b0
 800d9d4:	200006b8 	.word	0x200006b8

0800d9d8 <HAL_TIM_PeriodElapsedCallback>:
/****************************************************************************/
/*	Overview	:															*/
/*	Return value:	void													*/
/****************************************************************************/
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)   // 1ms 마다 타이머(TIM6) 인터럽트 발생
{
 800d9d8:	b5b0      	push	{r4, r5, r7, lr}
 800d9da:	b082      	sub	sp, #8
 800d9dc:	af00      	add	r7, sp, #0
 800d9de:	6078      	str	r0, [r7, #4]

	if(htim -> Instance == TIM6)
 800d9e0:	687b      	ldr	r3, [r7, #4]
 800d9e2:	681b      	ldr	r3, [r3, #0]
 800d9e4:	4a3c      	ldr	r2, [pc, #240]	@ (800dad8 <HAL_TIM_PeriodElapsedCallback+0x100>)
 800d9e6:	4293      	cmp	r3, r2
 800d9e8:	d171      	bne.n	800dace <HAL_TIM_PeriodElapsedCallback+0xf6>
	{
		//If Main Loop is error for 1000ms, Watchdog Reset
		// If timer interrupt loop is error, Watchdog Reset
		TimeTaskCnt.TimeScheduleCnt++;
 800d9ea:	4b3c      	ldr	r3, [pc, #240]	@ (800dadc <HAL_TIM_PeriodElapsedCallback+0x104>)
 800d9ec:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d9f0:	1c54      	adds	r4, r2, #1
 800d9f2:	f143 0500 	adc.w	r5, r3, #0
 800d9f6:	4b39      	ldr	r3, [pc, #228]	@ (800dadc <HAL_TIM_PeriodElapsedCallback+0x104>)
 800d9f8:	e9c3 4500 	strd	r4, r5, [r3]


		TimeTask.bit.Task_1ms = 1;
 800d9fc:	4a38      	ldr	r2, [pc, #224]	@ (800dae0 <HAL_TIM_PeriodElapsedCallback+0x108>)
 800d9fe:	7813      	ldrb	r3, [r2, #0]
 800da00:	f043 0301 	orr.w	r3, r3, #1
 800da04:	7013      	strb	r3, [r2, #0]


		if((TimeTaskCnt.TimeScheduleCnt%5) == 0)     //5ms 카운터 체크
 800da06:	4b35      	ldr	r3, [pc, #212]	@ (800dadc <HAL_TIM_PeriodElapsedCallback+0x104>)
 800da08:	e9d3 0100 	ldrd	r0, r1, [r3]
 800da0c:	f04f 0205 	mov.w	r2, #5
 800da10:	f04f 0300 	mov.w	r3, #0
 800da14:	f7fb f8ee 	bl	8008bf4 <__aeabi_uldivmod>
 800da18:	4313      	orrs	r3, r2
 800da1a:	d104      	bne.n	800da26 <HAL_TIM_PeriodElapsedCallback+0x4e>
		{
				TimeTask.bit.Task_5ms = 1;
 800da1c:	4a30      	ldr	r2, [pc, #192]	@ (800dae0 <HAL_TIM_PeriodElapsedCallback+0x108>)
 800da1e:	7813      	ldrb	r3, [r2, #0]
 800da20:	f043 0302 	orr.w	r3, r3, #2
 800da24:	7013      	strb	r3, [r2, #0]
		}


		if((TimeTaskCnt.TimeScheduleCnt%10) == 0)     //10ms 카운터 체크
 800da26:	4b2d      	ldr	r3, [pc, #180]	@ (800dadc <HAL_TIM_PeriodElapsedCallback+0x104>)
 800da28:	e9d3 0100 	ldrd	r0, r1, [r3]
 800da2c:	f04f 020a 	mov.w	r2, #10
 800da30:	f04f 0300 	mov.w	r3, #0
 800da34:	f7fb f8de 	bl	8008bf4 <__aeabi_uldivmod>
 800da38:	4313      	orrs	r3, r2
 800da3a:	d104      	bne.n	800da46 <HAL_TIM_PeriodElapsedCallback+0x6e>
		{
				TimeTask.bit.Task_10ms = 1;
 800da3c:	4a28      	ldr	r2, [pc, #160]	@ (800dae0 <HAL_TIM_PeriodElapsedCallback+0x108>)
 800da3e:	7813      	ldrb	r3, [r2, #0]
 800da40:	f043 0304 	orr.w	r3, r3, #4
 800da44:	7013      	strb	r3, [r2, #0]
		}


		if((TimeTaskCnt.TimeScheduleCnt%100) == 0)    //100ms 카운터 체크
 800da46:	4b25      	ldr	r3, [pc, #148]	@ (800dadc <HAL_TIM_PeriodElapsedCallback+0x104>)
 800da48:	e9d3 0100 	ldrd	r0, r1, [r3]
 800da4c:	f04f 0264 	mov.w	r2, #100	@ 0x64
 800da50:	f04f 0300 	mov.w	r3, #0
 800da54:	f7fb f8ce 	bl	8008bf4 <__aeabi_uldivmod>
 800da58:	4313      	orrs	r3, r2
 800da5a:	d104      	bne.n	800da66 <HAL_TIM_PeriodElapsedCallback+0x8e>
		{
				TimeTask.bit.Task_100ms = 1;
 800da5c:	4a20      	ldr	r2, [pc, #128]	@ (800dae0 <HAL_TIM_PeriodElapsedCallback+0x108>)
 800da5e:	7813      	ldrb	r3, [r2, #0]
 800da60:	f043 0308 	orr.w	r3, r3, #8
 800da64:	7013      	strb	r3, [r2, #0]
		}


		if((TimeTaskCnt.TimeScheduleCnt%250) == 0)    //100ms 카운터 체크
 800da66:	4b1d      	ldr	r3, [pc, #116]	@ (800dadc <HAL_TIM_PeriodElapsedCallback+0x104>)
 800da68:	e9d3 0100 	ldrd	r0, r1, [r3]
 800da6c:	f04f 02fa 	mov.w	r2, #250	@ 0xfa
 800da70:	f04f 0300 	mov.w	r3, #0
 800da74:	f7fb f8be 	bl	8008bf4 <__aeabi_uldivmod>
 800da78:	4313      	orrs	r3, r2
 800da7a:	d104      	bne.n	800da86 <HAL_TIM_PeriodElapsedCallback+0xae>
		{
				TimeTask.bit.Task_250ms = 1;
 800da7c:	4a18      	ldr	r2, [pc, #96]	@ (800dae0 <HAL_TIM_PeriodElapsedCallback+0x108>)
 800da7e:	7813      	ldrb	r3, [r2, #0]
 800da80:	f043 0310 	orr.w	r3, r3, #16
 800da84:	7013      	strb	r3, [r2, #0]
		}


		if((TimeTaskCnt.TimeScheduleCnt%500) == 0)    //500ms 카운터 체크
 800da86:	4b15      	ldr	r3, [pc, #84]	@ (800dadc <HAL_TIM_PeriodElapsedCallback+0x104>)
 800da88:	e9d3 0100 	ldrd	r0, r1, [r3]
 800da8c:	f44f 72fa 	mov.w	r2, #500	@ 0x1f4
 800da90:	f04f 0300 	mov.w	r3, #0
 800da94:	f7fb f8ae 	bl	8008bf4 <__aeabi_uldivmod>
 800da98:	4313      	orrs	r3, r2
 800da9a:	d104      	bne.n	800daa6 <HAL_TIM_PeriodElapsedCallback+0xce>
		{
				TimeTask.bit.Task_500ms = 1;
 800da9c:	4a10      	ldr	r2, [pc, #64]	@ (800dae0 <HAL_TIM_PeriodElapsedCallback+0x108>)
 800da9e:	7813      	ldrb	r3, [r2, #0]
 800daa0:	f043 0320 	orr.w	r3, r3, #32
 800daa4:	7013      	strb	r3, [r2, #0]
		}


		if(TimeTaskCnt.TimeScheduleCnt >= 1000)       //1sec 카운터 체크
 800daa6:	4b0d      	ldr	r3, [pc, #52]	@ (800dadc <HAL_TIM_PeriodElapsedCallback+0x104>)
 800daa8:	e9d3 2300 	ldrd	r2, r3, [r3]
 800daac:	f5b2 7f7a 	cmp.w	r2, #1000	@ 0x3e8
 800dab0:	f173 0300 	sbcs.w	r3, r3, #0
 800dab4:	d30b      	bcc.n	800dace <HAL_TIM_PeriodElapsedCallback+0xf6>
		{
				TimeTask.bit.Task_1000ms = 1;
 800dab6:	4a0a      	ldr	r2, [pc, #40]	@ (800dae0 <HAL_TIM_PeriodElapsedCallback+0x108>)
 800dab8:	7813      	ldrb	r3, [r2, #0]
 800daba:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800dabe:	7013      	strb	r3, [r2, #0]

				TimeTaskCnt.TimeScheduleCnt = 0;
 800dac0:	4906      	ldr	r1, [pc, #24]	@ (800dadc <HAL_TIM_PeriodElapsedCallback+0x104>)
 800dac2:	f04f 0200 	mov.w	r2, #0
 800dac6:	f04f 0300 	mov.w	r3, #0
 800daca:	e9c1 2300 	strd	r2, r3, [r1]
		}
	}
}
 800dace:	bf00      	nop
 800dad0:	3708      	adds	r7, #8
 800dad2:	46bd      	mov	sp, r7
 800dad4:	bdb0      	pop	{r4, r5, r7, pc}
 800dad6:	bf00      	nop
 800dad8:	40001000 	.word	0x40001000
 800dadc:	20000658 	.word	0x20000658
 800dae0:	20000654 	.word	0x20000654

0800dae4 <Task_Schedule_freerun>:


void Task_Schedule_freerun(void)
{
 800dae4:	b580      	push	{r7, lr}
 800dae6:	af00      	add	r7, sp, #0
	TimeFreeRunTaskCnt++;
 800dae8:	4b36      	ldr	r3, [pc, #216]	@ (800dbc4 <Task_Schedule_freerun+0xe0>)
 800daea:	e9d3 2300 	ldrd	r2, r3, [r3]
 800daee:	1c50      	adds	r0, r2, #1
 800daf0:	f143 0100 	adc.w	r1, r3, #0
 800daf4:	4b33      	ldr	r3, [pc, #204]	@ (800dbc4 <Task_Schedule_freerun+0xe0>)
 800daf6:	e9c3 0100 	strd	r0, r1, [r3]
	if(TimeTask.bit.Task_1ms==1)                // 1ms  체크
 800dafa:	4b33      	ldr	r3, [pc, #204]	@ (800dbc8 <Task_Schedule_freerun+0xe4>)
 800dafc:	781b      	ldrb	r3, [r3, #0]
 800dafe:	f003 0301 	and.w	r3, r3, #1
 800db02:	b2db      	uxtb	r3, r3
 800db04:	2b00      	cmp	r3, #0
 800db06:	d006      	beq.n	800db16 <Task_Schedule_freerun+0x32>
	{
			FUN_Tim6_1ms_routine();
 800db08:	f7ff fe78 	bl	800d7fc <FUN_Tim6_1ms_routine>

			TimeTask.bit.Task_1ms = 0;
 800db0c:	4a2e      	ldr	r2, [pc, #184]	@ (800dbc8 <Task_Schedule_freerun+0xe4>)
 800db0e:	7813      	ldrb	r3, [r2, #0]
 800db10:	f36f 0300 	bfc	r3, #0, #1
 800db14:	7013      	strb	r3, [r2, #0]
	}


	if(TimeTask.bit.Task_5ms==1)                // 5ms  체크
 800db16:	4b2c      	ldr	r3, [pc, #176]	@ (800dbc8 <Task_Schedule_freerun+0xe4>)
 800db18:	781b      	ldrb	r3, [r3, #0]
 800db1a:	f003 0302 	and.w	r3, r3, #2
 800db1e:	b2db      	uxtb	r3, r3
 800db20:	2b00      	cmp	r3, #0
 800db22:	d006      	beq.n	800db32 <Task_Schedule_freerun+0x4e>
	{
			FUN_Tim6_5ms_routine();
 800db24:	f7ff fe7c 	bl	800d820 <FUN_Tim6_5ms_routine>

			TimeTask.bit.Task_5ms = 0;
 800db28:	4a27      	ldr	r2, [pc, #156]	@ (800dbc8 <Task_Schedule_freerun+0xe4>)
 800db2a:	7813      	ldrb	r3, [r2, #0]
 800db2c:	f36f 0341 	bfc	r3, #1, #1
 800db30:	7013      	strb	r3, [r2, #0]
	}


	if(TimeTask.bit.Task_10ms==1)                // 10ms  체크
 800db32:	4b25      	ldr	r3, [pc, #148]	@ (800dbc8 <Task_Schedule_freerun+0xe4>)
 800db34:	781b      	ldrb	r3, [r3, #0]
 800db36:	f003 0304 	and.w	r3, r3, #4
 800db3a:	b2db      	uxtb	r3, r3
 800db3c:	2b00      	cmp	r3, #0
 800db3e:	d006      	beq.n	800db4e <Task_Schedule_freerun+0x6a>
	{
			FUN_Tim6_10ms_routine();
 800db40:	f7ff fe98 	bl	800d874 <FUN_Tim6_10ms_routine>

			TimeTask.bit.Task_10ms = 0;
 800db44:	4a20      	ldr	r2, [pc, #128]	@ (800dbc8 <Task_Schedule_freerun+0xe4>)
 800db46:	7813      	ldrb	r3, [r2, #0]
 800db48:	f36f 0382 	bfc	r3, #2, #1
 800db4c:	7013      	strb	r3, [r2, #0]
	}

	if(TimeTask.bit.Task_100ms==1)               // 100ms 체크
 800db4e:	4b1e      	ldr	r3, [pc, #120]	@ (800dbc8 <Task_Schedule_freerun+0xe4>)
 800db50:	781b      	ldrb	r3, [r3, #0]
 800db52:	f003 0308 	and.w	r3, r3, #8
 800db56:	b2db      	uxtb	r3, r3
 800db58:	2b00      	cmp	r3, #0
 800db5a:	d006      	beq.n	800db6a <Task_Schedule_freerun+0x86>
	{
			FUN_Tim6_100ms_routine();
 800db5c:	f7ff fe9c 	bl	800d898 <FUN_Tim6_100ms_routine>

			TimeTask.bit.Task_100ms = 0;
 800db60:	4a19      	ldr	r2, [pc, #100]	@ (800dbc8 <Task_Schedule_freerun+0xe4>)
 800db62:	7813      	ldrb	r3, [r2, #0]
 800db64:	f36f 03c3 	bfc	r3, #3, #1
 800db68:	7013      	strb	r3, [r2, #0]
	}


	if(TimeTask.bit.Task_250ms==1)               // 100ms 체크
 800db6a:	4b17      	ldr	r3, [pc, #92]	@ (800dbc8 <Task_Schedule_freerun+0xe4>)
 800db6c:	781b      	ldrb	r3, [r3, #0]
 800db6e:	f003 0310 	and.w	r3, r3, #16
 800db72:	b2db      	uxtb	r3, r3
 800db74:	2b00      	cmp	r3, #0
 800db76:	d006      	beq.n	800db86 <Task_Schedule_freerun+0xa2>
	{
			FUN_Tim6_250ms_routine();
 800db78:	f7ff feae 	bl	800d8d8 <FUN_Tim6_250ms_routine>

			TimeTask.bit.Task_250ms = 0;
 800db7c:	4a12      	ldr	r2, [pc, #72]	@ (800dbc8 <Task_Schedule_freerun+0xe4>)
 800db7e:	7813      	ldrb	r3, [r2, #0]
 800db80:	f36f 1304 	bfc	r3, #4, #1
 800db84:	7013      	strb	r3, [r2, #0]
	}


	if(TimeTask.bit.Task_500ms==1)               // 500ms 체크
 800db86:	4b10      	ldr	r3, [pc, #64]	@ (800dbc8 <Task_Schedule_freerun+0xe4>)
 800db88:	781b      	ldrb	r3, [r3, #0]
 800db8a:	f003 0320 	and.w	r3, r3, #32
 800db8e:	b2db      	uxtb	r3, r3
 800db90:	2b00      	cmp	r3, #0
 800db92:	d006      	beq.n	800dba2 <Task_Schedule_freerun+0xbe>
	{
			FUN_Tim6_500ms_routine();
 800db94:	f7ff feb4 	bl	800d900 <FUN_Tim6_500ms_routine>

			TimeTask.bit.Task_500ms = 0;
 800db98:	4a0b      	ldr	r2, [pc, #44]	@ (800dbc8 <Task_Schedule_freerun+0xe4>)
 800db9a:	7813      	ldrb	r3, [r2, #0]
 800db9c:	f36f 1345 	bfc	r3, #5, #1
 800dba0:	7013      	strb	r3, [r2, #0]
	}


	if(TimeTask.bit.Task_1000ms==1)              // 1sec  체크
 800dba2:	4b09      	ldr	r3, [pc, #36]	@ (800dbc8 <Task_Schedule_freerun+0xe4>)
 800dba4:	781b      	ldrb	r3, [r3, #0]
 800dba6:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800dbaa:	b2db      	uxtb	r3, r3
 800dbac:	2b00      	cmp	r3, #0
 800dbae:	d006      	beq.n	800dbbe <Task_Schedule_freerun+0xda>
	{
			FUN_Tim6_1000ms_routine();
 800dbb0:	f7ff feb8 	bl	800d924 <FUN_Tim6_1000ms_routine>

			TimeTask.bit.Task_1000ms = 0;
 800dbb4:	4a04      	ldr	r2, [pc, #16]	@ (800dbc8 <Task_Schedule_freerun+0xe4>)
 800dbb6:	7813      	ldrb	r3, [r2, #0]
 800dbb8:	f36f 1386 	bfc	r3, #6, #1
 800dbbc:	7013      	strb	r3, [r2, #0]
	}

}
 800dbbe:	bf00      	nop
 800dbc0:	bd80      	pop	{r7, pc}
 800dbc2:	bf00      	nop
 800dbc4:	200006c8 	.word	0x200006c8
 800dbc8:	20000654 	.word	0x20000654

0800dbcc <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 800dbcc:	b580      	push	{r7, lr}
 800dbce:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 1 */
	SCB->VTOR = 0x8008000;  //매우 중요 Vector Table Offset Register
 800dbd0:	4b17      	ldr	r3, [pc, #92]	@ (800dc30 <main+0x64>)
 800dbd2:	4a18      	ldr	r2, [pc, #96]	@ (800dc34 <main+0x68>)
 800dbd4:	609a      	str	r2, [r3, #8]
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 800dbd6:	f000 ffa0 	bl	800eb1a <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 800dbda:	f000 f82f 	bl	800dc3c <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 800dbde:	f000 fac9 	bl	800e174 <MX_GPIO_Init>
  MX_DMA_Init();
 800dbe2:	f000 fa9d 	bl	800e120 <MX_DMA_Init>
  MX_ADC2_Init();
 800dbe6:	f000 f873 	bl	800dcd0 <MX_ADC2_Init>
  MX_I2C1_Init();
 800dbea:	f000 f8d7 	bl	800dd9c <MX_I2C1_Init>
  MX_I2C2_Init();
 800dbee:	f000 f915 	bl	800de1c <MX_I2C2_Init>
  MX_SPI3_Init();
 800dbf2:	f000 f9d1 	bl	800df98 <MX_SPI3_Init>
  MX_UART5_Init();
 800dbf6:	f000 fa43 	bl	800e080 <MX_UART5_Init>
  MX_TIM6_Init();
 800dbfa:	f000 fa0b 	bl	800e014 <MX_TIM6_Init>
  MX_I2C3_Init();
 800dbfe:	f000 f94d 	bl	800de9c <MX_I2C3_Init>
  MX_SPI2_Init();
 800dc02:	f000 f98b 	bl	800df1c <MX_SPI2_Init>
  /* USER CODE BEGIN 2 */
  //HAL_Delay(250);
  FUN_bootloader_init();
 800dc06:	f7fc fa31 	bl	800a06c <FUN_bootloader_init>
  FUN_TIM_init();
 800dc0a:	f7ff fded 	bl	800d7e8 <FUN_TIM_init>
  EEPROM_init();
 800dc0e:	f7fc fc93 	bl	800a538 <EEPROM_init>
  RS485_Init();
 800dc12:	f7fe fabf 	bl	800c194 <RS485_Init>
  FUN_ADC_Init(&hadc2);
 800dc16:	4808      	ldr	r0, [pc, #32]	@ (800dc38 <main+0x6c>)
 800dc18:	f7fb f9c8 	bl	8008fac <FUN_ADC_Init>
  FUN_I2C_SHT30_Init();
 800dc1c:	f7fd f806 	bl	800ac2c <FUN_I2C_SHT30_Init>
  Gas_Sensor_Init();
 800dc20:	f7ff fc36 	bl	800d490 <Gas_Sensor_Init>

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
   {
	Task_Schedule_freerun();
 800dc24:	f7ff ff5e 	bl	800dae4 <Task_Schedule_freerun>
    /* USER CODE END WHILE */

    /* USER CODE BEGIN 3 */
	FUN_bootloader_freerun();
 800dc28:	f7fc fa2c 	bl	800a084 <FUN_bootloader_freerun>
	Task_Schedule_freerun();
 800dc2c:	bf00      	nop
 800dc2e:	e7f9      	b.n	800dc24 <main+0x58>
 800dc30:	e000ed00 	.word	0xe000ed00
 800dc34:	08008000 	.word	0x08008000
 800dc38:	200006ec 	.word	0x200006ec

0800dc3c <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 800dc3c:	b580      	push	{r7, lr}
 800dc3e:	b094      	sub	sp, #80	@ 0x50
 800dc40:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800dc42:	f107 0318 	add.w	r3, r7, #24
 800dc46:	2238      	movs	r2, #56	@ 0x38
 800dc48:	2100      	movs	r1, #0
 800dc4a:	4618      	mov	r0, r3
 800dc4c:	f009 fbfe 	bl	801744c <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 800dc50:	1d3b      	adds	r3, r7, #4
 800dc52:	2200      	movs	r2, #0
 800dc54:	601a      	str	r2, [r3, #0]
 800dc56:	605a      	str	r2, [r3, #4]
 800dc58:	609a      	str	r2, [r3, #8]
 800dc5a:	60da      	str	r2, [r3, #12]
 800dc5c:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1_BOOST);
 800dc5e:	2000      	movs	r0, #0
 800dc60:	f004 fd2e 	bl	80126c0 <HAL_PWREx_ControlVoltageScaling>

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 800dc64:	2301      	movs	r3, #1
 800dc66:	61bb      	str	r3, [r7, #24]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 800dc68:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 800dc6c:	61fb      	str	r3, [r7, #28]
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 800dc6e:	2302      	movs	r3, #2
 800dc70:	637b      	str	r3, [r7, #52]	@ 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 800dc72:	2303      	movs	r3, #3
 800dc74:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLM = RCC_PLLM_DIV2;
 800dc76:	2302      	movs	r3, #2
 800dc78:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLN = 80;
 800dc7a:	2350      	movs	r3, #80	@ 0x50
 800dc7c:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 800dc7e:	2302      	movs	r3, #2
 800dc80:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
 800dc82:	2302      	movs	r3, #2
 800dc84:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 800dc86:	2302      	movs	r3, #2
 800dc88:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 800dc8a:	f107 0318 	add.w	r3, r7, #24
 800dc8e:	4618      	mov	r0, r3
 800dc90:	f004 fdca 	bl	8012828 <HAL_RCC_OscConfig>
 800dc94:	4603      	mov	r3, r0
 800dc96:	2b00      	cmp	r3, #0
 800dc98:	d001      	beq.n	800dc9e <SystemClock_Config+0x62>
  {
    Error_Handler();
 800dc9a:	f000 fb27 	bl	800e2ec <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 800dc9e:	230f      	movs	r3, #15
 800dca0:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 800dca2:	2303      	movs	r3, #3
 800dca4:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 800dca6:	2300      	movs	r3, #0
 800dca8:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 800dcaa:	2300      	movs	r3, #0
 800dcac:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 800dcae:	2300      	movs	r3, #0
 800dcb0:	617b      	str	r3, [r7, #20]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_4) != HAL_OK)
 800dcb2:	1d3b      	adds	r3, r7, #4
 800dcb4:	2104      	movs	r1, #4
 800dcb6:	4618      	mov	r0, r3
 800dcb8:	f005 f8ce 	bl	8012e58 <HAL_RCC_ClockConfig>
 800dcbc:	4603      	mov	r3, r0
 800dcbe:	2b00      	cmp	r3, #0
 800dcc0:	d001      	beq.n	800dcc6 <SystemClock_Config+0x8a>
  {
    Error_Handler();
 800dcc2:	f000 fb13 	bl	800e2ec <Error_Handler>
  }
}
 800dcc6:	bf00      	nop
 800dcc8:	3750      	adds	r7, #80	@ 0x50
 800dcca:	46bd      	mov	sp, r7
 800dccc:	bd80      	pop	{r7, pc}
	...

0800dcd0 <MX_ADC2_Init>:
  * @brief ADC2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC2_Init(void)
{
 800dcd0:	b580      	push	{r7, lr}
 800dcd2:	b088      	sub	sp, #32
 800dcd4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC2_Init 0 */

  /* USER CODE END ADC2_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 800dcd6:	463b      	mov	r3, r7
 800dcd8:	2220      	movs	r2, #32
 800dcda:	2100      	movs	r1, #0
 800dcdc:	4618      	mov	r0, r3
 800dcde:	f009 fbb5 	bl	801744c <memset>

  /* USER CODE END ADC2_Init 1 */

  /** Common config
  */
  hadc2.Instance = ADC2;
 800dce2:	4b2b      	ldr	r3, [pc, #172]	@ (800dd90 <MX_ADC2_Init+0xc0>)
 800dce4:	4a2b      	ldr	r2, [pc, #172]	@ (800dd94 <MX_ADC2_Init+0xc4>)
 800dce6:	601a      	str	r2, [r3, #0]
  hadc2.Init.ClockPrescaler = ADC_CLOCK_ASYNC_DIV4;
 800dce8:	4b29      	ldr	r3, [pc, #164]	@ (800dd90 <MX_ADC2_Init+0xc0>)
 800dcea:	f44f 2200 	mov.w	r2, #524288	@ 0x80000
 800dcee:	605a      	str	r2, [r3, #4]
  hadc2.Init.Resolution = ADC_RESOLUTION_12B;
 800dcf0:	4b27      	ldr	r3, [pc, #156]	@ (800dd90 <MX_ADC2_Init+0xc0>)
 800dcf2:	2200      	movs	r2, #0
 800dcf4:	609a      	str	r2, [r3, #8]
  hadc2.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 800dcf6:	4b26      	ldr	r3, [pc, #152]	@ (800dd90 <MX_ADC2_Init+0xc0>)
 800dcf8:	2200      	movs	r2, #0
 800dcfa:	60da      	str	r2, [r3, #12]
  hadc2.Init.GainCompensation = 0;
 800dcfc:	4b24      	ldr	r3, [pc, #144]	@ (800dd90 <MX_ADC2_Init+0xc0>)
 800dcfe:	2200      	movs	r2, #0
 800dd00:	611a      	str	r2, [r3, #16]
  hadc2.Init.ScanConvMode = ADC_SCAN_DISABLE;
 800dd02:	4b23      	ldr	r3, [pc, #140]	@ (800dd90 <MX_ADC2_Init+0xc0>)
 800dd04:	2200      	movs	r2, #0
 800dd06:	615a      	str	r2, [r3, #20]
  hadc2.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 800dd08:	4b21      	ldr	r3, [pc, #132]	@ (800dd90 <MX_ADC2_Init+0xc0>)
 800dd0a:	2204      	movs	r2, #4
 800dd0c:	619a      	str	r2, [r3, #24]
  hadc2.Init.LowPowerAutoWait = DISABLE;
 800dd0e:	4b20      	ldr	r3, [pc, #128]	@ (800dd90 <MX_ADC2_Init+0xc0>)
 800dd10:	2200      	movs	r2, #0
 800dd12:	771a      	strb	r2, [r3, #28]
  hadc2.Init.ContinuousConvMode = ENABLE;
 800dd14:	4b1e      	ldr	r3, [pc, #120]	@ (800dd90 <MX_ADC2_Init+0xc0>)
 800dd16:	2201      	movs	r2, #1
 800dd18:	775a      	strb	r2, [r3, #29]
  hadc2.Init.NbrOfConversion = 1;
 800dd1a:	4b1d      	ldr	r3, [pc, #116]	@ (800dd90 <MX_ADC2_Init+0xc0>)
 800dd1c:	2201      	movs	r2, #1
 800dd1e:	621a      	str	r2, [r3, #32]
  hadc2.Init.DiscontinuousConvMode = DISABLE;
 800dd20:	4b1b      	ldr	r3, [pc, #108]	@ (800dd90 <MX_ADC2_Init+0xc0>)
 800dd22:	2200      	movs	r2, #0
 800dd24:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
  hadc2.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 800dd28:	4b19      	ldr	r3, [pc, #100]	@ (800dd90 <MX_ADC2_Init+0xc0>)
 800dd2a:	2200      	movs	r2, #0
 800dd2c:	62da      	str	r2, [r3, #44]	@ 0x2c
  hadc2.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 800dd2e:	4b18      	ldr	r3, [pc, #96]	@ (800dd90 <MX_ADC2_Init+0xc0>)
 800dd30:	2200      	movs	r2, #0
 800dd32:	631a      	str	r2, [r3, #48]	@ 0x30
  hadc2.Init.DMAContinuousRequests = ENABLE;
 800dd34:	4b16      	ldr	r3, [pc, #88]	@ (800dd90 <MX_ADC2_Init+0xc0>)
 800dd36:	2201      	movs	r2, #1
 800dd38:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38
  hadc2.Init.Overrun = ADC_OVR_DATA_PRESERVED;
 800dd3c:	4b14      	ldr	r3, [pc, #80]	@ (800dd90 <MX_ADC2_Init+0xc0>)
 800dd3e:	2200      	movs	r2, #0
 800dd40:	63da      	str	r2, [r3, #60]	@ 0x3c
  hadc2.Init.OversamplingMode = DISABLE;
 800dd42:	4b13      	ldr	r3, [pc, #76]	@ (800dd90 <MX_ADC2_Init+0xc0>)
 800dd44:	2200      	movs	r2, #0
 800dd46:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
  if (HAL_ADC_Init(&hadc2) != HAL_OK)
 800dd4a:	4811      	ldr	r0, [pc, #68]	@ (800dd90 <MX_ADC2_Init+0xc0>)
 800dd4c:	f001 fa0a 	bl	800f164 <HAL_ADC_Init>
 800dd50:	4603      	mov	r3, r0
 800dd52:	2b00      	cmp	r3, #0
 800dd54:	d001      	beq.n	800dd5a <MX_ADC2_Init+0x8a>
  {
    Error_Handler();
 800dd56:	f000 fac9 	bl	800e2ec <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_12;
 800dd5a:	4b0f      	ldr	r3, [pc, #60]	@ (800dd98 <MX_ADC2_Init+0xc8>)
 800dd5c:	603b      	str	r3, [r7, #0]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 800dd5e:	2306      	movs	r3, #6
 800dd60:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_24CYCLES_5;
 800dd62:	2303      	movs	r3, #3
 800dd64:	60bb      	str	r3, [r7, #8]
  sConfig.SingleDiff = ADC_SINGLE_ENDED;
 800dd66:	237f      	movs	r3, #127	@ 0x7f
 800dd68:	60fb      	str	r3, [r7, #12]
  sConfig.OffsetNumber = ADC_OFFSET_NONE;
 800dd6a:	2304      	movs	r3, #4
 800dd6c:	613b      	str	r3, [r7, #16]
  sConfig.Offset = 0;
 800dd6e:	2300      	movs	r3, #0
 800dd70:	617b      	str	r3, [r7, #20]
  if (HAL_ADC_ConfigChannel(&hadc2, &sConfig) != HAL_OK)
 800dd72:	463b      	mov	r3, r7
 800dd74:	4619      	mov	r1, r3
 800dd76:	4806      	ldr	r0, [pc, #24]	@ (800dd90 <MX_ADC2_Init+0xc0>)
 800dd78:	f002 f856 	bl	800fe28 <HAL_ADC_ConfigChannel>
 800dd7c:	4603      	mov	r3, r0
 800dd7e:	2b00      	cmp	r3, #0
 800dd80:	d001      	beq.n	800dd86 <MX_ADC2_Init+0xb6>
  {
    Error_Handler();
 800dd82:	f000 fab3 	bl	800e2ec <Error_Handler>
  }
  /* USER CODE BEGIN ADC2_Init 2 */

  /* USER CODE END ADC2_Init 2 */

}
 800dd86:	bf00      	nop
 800dd88:	3720      	adds	r7, #32
 800dd8a:	46bd      	mov	sp, r7
 800dd8c:	bd80      	pop	{r7, pc}
 800dd8e:	bf00      	nop
 800dd90:	200006ec 	.word	0x200006ec
 800dd94:	50000100 	.word	0x50000100
 800dd98:	32601000 	.word	0x32601000

0800dd9c <MX_I2C1_Init>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 800dd9c:	b580      	push	{r7, lr}
 800dd9e:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 800dda0:	4b1b      	ldr	r3, [pc, #108]	@ (800de10 <MX_I2C1_Init+0x74>)
 800dda2:	4a1c      	ldr	r2, [pc, #112]	@ (800de14 <MX_I2C1_Init+0x78>)
 800dda4:	601a      	str	r2, [r3, #0]
  hi2c1.Init.Timing = 0x00F07BFF;
 800dda6:	4b1a      	ldr	r3, [pc, #104]	@ (800de10 <MX_I2C1_Init+0x74>)
 800dda8:	4a1b      	ldr	r2, [pc, #108]	@ (800de18 <MX_I2C1_Init+0x7c>)
 800ddaa:	605a      	str	r2, [r3, #4]
  hi2c1.Init.OwnAddress1 = 0;
 800ddac:	4b18      	ldr	r3, [pc, #96]	@ (800de10 <MX_I2C1_Init+0x74>)
 800ddae:	2200      	movs	r2, #0
 800ddb0:	609a      	str	r2, [r3, #8]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 800ddb2:	4b17      	ldr	r3, [pc, #92]	@ (800de10 <MX_I2C1_Init+0x74>)
 800ddb4:	2201      	movs	r2, #1
 800ddb6:	60da      	str	r2, [r3, #12]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 800ddb8:	4b15      	ldr	r3, [pc, #84]	@ (800de10 <MX_I2C1_Init+0x74>)
 800ddba:	2200      	movs	r2, #0
 800ddbc:	611a      	str	r2, [r3, #16]
  hi2c1.Init.OwnAddress2 = 0;
 800ddbe:	4b14      	ldr	r3, [pc, #80]	@ (800de10 <MX_I2C1_Init+0x74>)
 800ddc0:	2200      	movs	r2, #0
 800ddc2:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 800ddc4:	4b12      	ldr	r3, [pc, #72]	@ (800de10 <MX_I2C1_Init+0x74>)
 800ddc6:	2200      	movs	r2, #0
 800ddc8:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 800ddca:	4b11      	ldr	r3, [pc, #68]	@ (800de10 <MX_I2C1_Init+0x74>)
 800ddcc:	2200      	movs	r2, #0
 800ddce:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 800ddd0:	4b0f      	ldr	r3, [pc, #60]	@ (800de10 <MX_I2C1_Init+0x74>)
 800ddd2:	2200      	movs	r2, #0
 800ddd4:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 800ddd6:	480e      	ldr	r0, [pc, #56]	@ (800de10 <MX_I2C1_Init+0x74>)
 800ddd8:	f003 fea0 	bl	8011b1c <HAL_I2C_Init>
 800dddc:	4603      	mov	r3, r0
 800ddde:	2b00      	cmp	r3, #0
 800dde0:	d001      	beq.n	800dde6 <MX_I2C1_Init+0x4a>
  {
    Error_Handler();
 800dde2:	f000 fa83 	bl	800e2ec <Error_Handler>
  }

  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c1, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 800dde6:	2100      	movs	r1, #0
 800dde8:	4809      	ldr	r0, [pc, #36]	@ (800de10 <MX_I2C1_Init+0x74>)
 800ddea:	f004 fbd1 	bl	8012590 <HAL_I2CEx_ConfigAnalogFilter>
 800ddee:	4603      	mov	r3, r0
 800ddf0:	2b00      	cmp	r3, #0
 800ddf2:	d001      	beq.n	800ddf8 <MX_I2C1_Init+0x5c>
  {
    Error_Handler();
 800ddf4:	f000 fa7a 	bl	800e2ec <Error_Handler>
  }

  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c1, 0) != HAL_OK)
 800ddf8:	2100      	movs	r1, #0
 800ddfa:	4805      	ldr	r0, [pc, #20]	@ (800de10 <MX_I2C1_Init+0x74>)
 800ddfc:	f004 fc13 	bl	8012626 <HAL_I2CEx_ConfigDigitalFilter>
 800de00:	4603      	mov	r3, r0
 800de02:	2b00      	cmp	r3, #0
 800de04:	d001      	beq.n	800de0a <MX_I2C1_Init+0x6e>
  {
    Error_Handler();
 800de06:	f000 fa71 	bl	800e2ec <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 800de0a:	bf00      	nop
 800de0c:	bd80      	pop	{r7, pc}
 800de0e:	bf00      	nop
 800de10:	200007b8 	.word	0x200007b8
 800de14:	40005400 	.word	0x40005400
 800de18:	00f07bff 	.word	0x00f07bff

0800de1c <MX_I2C2_Init>:
  * @brief I2C2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C2_Init(void)
{
 800de1c:	b580      	push	{r7, lr}
 800de1e:	af00      	add	r7, sp, #0
  /* USER CODE END I2C2_Init 0 */

  /* USER CODE BEGIN I2C2_Init 1 */

  /* USER CODE END I2C2_Init 1 */
  hi2c2.Instance = I2C2;
 800de20:	4b1b      	ldr	r3, [pc, #108]	@ (800de90 <MX_I2C2_Init+0x74>)
 800de22:	4a1c      	ldr	r2, [pc, #112]	@ (800de94 <MX_I2C2_Init+0x78>)
 800de24:	601a      	str	r2, [r3, #0]
  hi2c2.Init.Timing = 0x00F07BFF;
 800de26:	4b1a      	ldr	r3, [pc, #104]	@ (800de90 <MX_I2C2_Init+0x74>)
 800de28:	4a1b      	ldr	r2, [pc, #108]	@ (800de98 <MX_I2C2_Init+0x7c>)
 800de2a:	605a      	str	r2, [r3, #4]
  hi2c2.Init.OwnAddress1 = 0;
 800de2c:	4b18      	ldr	r3, [pc, #96]	@ (800de90 <MX_I2C2_Init+0x74>)
 800de2e:	2200      	movs	r2, #0
 800de30:	609a      	str	r2, [r3, #8]
  hi2c2.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 800de32:	4b17      	ldr	r3, [pc, #92]	@ (800de90 <MX_I2C2_Init+0x74>)
 800de34:	2201      	movs	r2, #1
 800de36:	60da      	str	r2, [r3, #12]
  hi2c2.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 800de38:	4b15      	ldr	r3, [pc, #84]	@ (800de90 <MX_I2C2_Init+0x74>)
 800de3a:	2200      	movs	r2, #0
 800de3c:	611a      	str	r2, [r3, #16]
  hi2c2.Init.OwnAddress2 = 0;
 800de3e:	4b14      	ldr	r3, [pc, #80]	@ (800de90 <MX_I2C2_Init+0x74>)
 800de40:	2200      	movs	r2, #0
 800de42:	615a      	str	r2, [r3, #20]
  hi2c2.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 800de44:	4b12      	ldr	r3, [pc, #72]	@ (800de90 <MX_I2C2_Init+0x74>)
 800de46:	2200      	movs	r2, #0
 800de48:	619a      	str	r2, [r3, #24]
  hi2c2.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 800de4a:	4b11      	ldr	r3, [pc, #68]	@ (800de90 <MX_I2C2_Init+0x74>)
 800de4c:	2200      	movs	r2, #0
 800de4e:	61da      	str	r2, [r3, #28]
  hi2c2.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 800de50:	4b0f      	ldr	r3, [pc, #60]	@ (800de90 <MX_I2C2_Init+0x74>)
 800de52:	2200      	movs	r2, #0
 800de54:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c2) != HAL_OK)
 800de56:	480e      	ldr	r0, [pc, #56]	@ (800de90 <MX_I2C2_Init+0x74>)
 800de58:	f003 fe60 	bl	8011b1c <HAL_I2C_Init>
 800de5c:	4603      	mov	r3, r0
 800de5e:	2b00      	cmp	r3, #0
 800de60:	d001      	beq.n	800de66 <MX_I2C2_Init+0x4a>
  {
    Error_Handler();
 800de62:	f000 fa43 	bl	800e2ec <Error_Handler>
  }

  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c2, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 800de66:	2100      	movs	r1, #0
 800de68:	4809      	ldr	r0, [pc, #36]	@ (800de90 <MX_I2C2_Init+0x74>)
 800de6a:	f004 fb91 	bl	8012590 <HAL_I2CEx_ConfigAnalogFilter>
 800de6e:	4603      	mov	r3, r0
 800de70:	2b00      	cmp	r3, #0
 800de72:	d001      	beq.n	800de78 <MX_I2C2_Init+0x5c>
  {
    Error_Handler();
 800de74:	f000 fa3a 	bl	800e2ec <Error_Handler>
  }

  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c2, 0) != HAL_OK)
 800de78:	2100      	movs	r1, #0
 800de7a:	4805      	ldr	r0, [pc, #20]	@ (800de90 <MX_I2C2_Init+0x74>)
 800de7c:	f004 fbd3 	bl	8012626 <HAL_I2CEx_ConfigDigitalFilter>
 800de80:	4603      	mov	r3, r0
 800de82:	2b00      	cmp	r3, #0
 800de84:	d001      	beq.n	800de8a <MX_I2C2_Init+0x6e>
  {
    Error_Handler();
 800de86:	f000 fa31 	bl	800e2ec <Error_Handler>
  }
  /* USER CODE BEGIN I2C2_Init 2 */

  /* USER CODE END I2C2_Init 2 */

}
 800de8a:	bf00      	nop
 800de8c:	bd80      	pop	{r7, pc}
 800de8e:	bf00      	nop
 800de90:	20000804 	.word	0x20000804
 800de94:	40005800 	.word	0x40005800
 800de98:	00f07bff 	.word	0x00f07bff

0800de9c <MX_I2C3_Init>:
  * @brief I2C3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C3_Init(void)
{
 800de9c:	b580      	push	{r7, lr}
 800de9e:	af00      	add	r7, sp, #0
  /* USER CODE END I2C3_Init 0 */

  /* USER CODE BEGIN I2C3_Init 1 */

  /* USER CODE END I2C3_Init 1 */
  hi2c3.Instance = I2C3;
 800dea0:	4b1b      	ldr	r3, [pc, #108]	@ (800df10 <MX_I2C3_Init+0x74>)
 800dea2:	4a1c      	ldr	r2, [pc, #112]	@ (800df14 <MX_I2C3_Init+0x78>)
 800dea4:	601a      	str	r2, [r3, #0]
  hi2c3.Init.Timing = 0x00F07BFF;
 800dea6:	4b1a      	ldr	r3, [pc, #104]	@ (800df10 <MX_I2C3_Init+0x74>)
 800dea8:	4a1b      	ldr	r2, [pc, #108]	@ (800df18 <MX_I2C3_Init+0x7c>)
 800deaa:	605a      	str	r2, [r3, #4]
  hi2c3.Init.OwnAddress1 = 0;
 800deac:	4b18      	ldr	r3, [pc, #96]	@ (800df10 <MX_I2C3_Init+0x74>)
 800deae:	2200      	movs	r2, #0
 800deb0:	609a      	str	r2, [r3, #8]
  hi2c3.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 800deb2:	4b17      	ldr	r3, [pc, #92]	@ (800df10 <MX_I2C3_Init+0x74>)
 800deb4:	2201      	movs	r2, #1
 800deb6:	60da      	str	r2, [r3, #12]
  hi2c3.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 800deb8:	4b15      	ldr	r3, [pc, #84]	@ (800df10 <MX_I2C3_Init+0x74>)
 800deba:	2200      	movs	r2, #0
 800debc:	611a      	str	r2, [r3, #16]
  hi2c3.Init.OwnAddress2 = 0;
 800debe:	4b14      	ldr	r3, [pc, #80]	@ (800df10 <MX_I2C3_Init+0x74>)
 800dec0:	2200      	movs	r2, #0
 800dec2:	615a      	str	r2, [r3, #20]
  hi2c3.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 800dec4:	4b12      	ldr	r3, [pc, #72]	@ (800df10 <MX_I2C3_Init+0x74>)
 800dec6:	2200      	movs	r2, #0
 800dec8:	619a      	str	r2, [r3, #24]
  hi2c3.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 800deca:	4b11      	ldr	r3, [pc, #68]	@ (800df10 <MX_I2C3_Init+0x74>)
 800decc:	2200      	movs	r2, #0
 800dece:	61da      	str	r2, [r3, #28]
  hi2c3.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 800ded0:	4b0f      	ldr	r3, [pc, #60]	@ (800df10 <MX_I2C3_Init+0x74>)
 800ded2:	2200      	movs	r2, #0
 800ded4:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c3) != HAL_OK)
 800ded6:	480e      	ldr	r0, [pc, #56]	@ (800df10 <MX_I2C3_Init+0x74>)
 800ded8:	f003 fe20 	bl	8011b1c <HAL_I2C_Init>
 800dedc:	4603      	mov	r3, r0
 800dede:	2b00      	cmp	r3, #0
 800dee0:	d001      	beq.n	800dee6 <MX_I2C3_Init+0x4a>
  {
    Error_Handler();
 800dee2:	f000 fa03 	bl	800e2ec <Error_Handler>
  }

  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c3, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 800dee6:	2100      	movs	r1, #0
 800dee8:	4809      	ldr	r0, [pc, #36]	@ (800df10 <MX_I2C3_Init+0x74>)
 800deea:	f004 fb51 	bl	8012590 <HAL_I2CEx_ConfigAnalogFilter>
 800deee:	4603      	mov	r3, r0
 800def0:	2b00      	cmp	r3, #0
 800def2:	d001      	beq.n	800def8 <MX_I2C3_Init+0x5c>
  {
    Error_Handler();
 800def4:	f000 f9fa 	bl	800e2ec <Error_Handler>
  }

  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c3, 0) != HAL_OK)
 800def8:	2100      	movs	r1, #0
 800defa:	4805      	ldr	r0, [pc, #20]	@ (800df10 <MX_I2C3_Init+0x74>)
 800defc:	f004 fb93 	bl	8012626 <HAL_I2CEx_ConfigDigitalFilter>
 800df00:	4603      	mov	r3, r0
 800df02:	2b00      	cmp	r3, #0
 800df04:	d001      	beq.n	800df0a <MX_I2C3_Init+0x6e>
  {
    Error_Handler();
 800df06:	f000 f9f1 	bl	800e2ec <Error_Handler>
  }
  /* USER CODE BEGIN I2C3_Init 2 */

  /* USER CODE END I2C3_Init 2 */

}
 800df0a:	bf00      	nop
 800df0c:	bd80      	pop	{r7, pc}
 800df0e:	bf00      	nop
 800df10:	20000850 	.word	0x20000850
 800df14:	40007800 	.word	0x40007800
 800df18:	00f07bff 	.word	0x00f07bff

0800df1c <MX_SPI2_Init>:
  * @brief SPI2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI2_Init(void)
{
 800df1c:	b580      	push	{r7, lr}
 800df1e:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI2_Init 1 */

  /* USER CODE END SPI2_Init 1 */
  /* SPI2 parameter configuration*/
  hspi2.Instance = SPI2;
 800df20:	4b1b      	ldr	r3, [pc, #108]	@ (800df90 <MX_SPI2_Init+0x74>)
 800df22:	4a1c      	ldr	r2, [pc, #112]	@ (800df94 <MX_SPI2_Init+0x78>)
 800df24:	601a      	str	r2, [r3, #0]
  hspi2.Init.Mode = SPI_MODE_MASTER;
 800df26:	4b1a      	ldr	r3, [pc, #104]	@ (800df90 <MX_SPI2_Init+0x74>)
 800df28:	f44f 7282 	mov.w	r2, #260	@ 0x104
 800df2c:	605a      	str	r2, [r3, #4]
  hspi2.Init.Direction = SPI_DIRECTION_2LINES;
 800df2e:	4b18      	ldr	r3, [pc, #96]	@ (800df90 <MX_SPI2_Init+0x74>)
 800df30:	2200      	movs	r2, #0
 800df32:	609a      	str	r2, [r3, #8]
  hspi2.Init.DataSize = SPI_DATASIZE_8BIT;
 800df34:	4b16      	ldr	r3, [pc, #88]	@ (800df90 <MX_SPI2_Init+0x74>)
 800df36:	f44f 62e0 	mov.w	r2, #1792	@ 0x700
 800df3a:	60da      	str	r2, [r3, #12]
  hspi2.Init.CLKPolarity = SPI_POLARITY_LOW;
 800df3c:	4b14      	ldr	r3, [pc, #80]	@ (800df90 <MX_SPI2_Init+0x74>)
 800df3e:	2200      	movs	r2, #0
 800df40:	611a      	str	r2, [r3, #16]
  hspi2.Init.CLKPhase = SPI_PHASE_1EDGE;
 800df42:	4b13      	ldr	r3, [pc, #76]	@ (800df90 <MX_SPI2_Init+0x74>)
 800df44:	2200      	movs	r2, #0
 800df46:	615a      	str	r2, [r3, #20]
  hspi2.Init.NSS = SPI_NSS_SOFT;
 800df48:	4b11      	ldr	r3, [pc, #68]	@ (800df90 <MX_SPI2_Init+0x74>)
 800df4a:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800df4e:	619a      	str	r2, [r3, #24]
  hspi2.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_16;
 800df50:	4b0f      	ldr	r3, [pc, #60]	@ (800df90 <MX_SPI2_Init+0x74>)
 800df52:	2218      	movs	r2, #24
 800df54:	61da      	str	r2, [r3, #28]
  hspi2.Init.FirstBit = SPI_FIRSTBIT_MSB;
 800df56:	4b0e      	ldr	r3, [pc, #56]	@ (800df90 <MX_SPI2_Init+0x74>)
 800df58:	2200      	movs	r2, #0
 800df5a:	621a      	str	r2, [r3, #32]
  hspi2.Init.TIMode = SPI_TIMODE_DISABLE;
 800df5c:	4b0c      	ldr	r3, [pc, #48]	@ (800df90 <MX_SPI2_Init+0x74>)
 800df5e:	2200      	movs	r2, #0
 800df60:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi2.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800df62:	4b0b      	ldr	r3, [pc, #44]	@ (800df90 <MX_SPI2_Init+0x74>)
 800df64:	2200      	movs	r2, #0
 800df66:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi2.Init.CRCPolynomial = 7;
 800df68:	4b09      	ldr	r3, [pc, #36]	@ (800df90 <MX_SPI2_Init+0x74>)
 800df6a:	2207      	movs	r2, #7
 800df6c:	62da      	str	r2, [r3, #44]	@ 0x2c
  hspi2.Init.CRCLength = SPI_CRC_LENGTH_DATASIZE;
 800df6e:	4b08      	ldr	r3, [pc, #32]	@ (800df90 <MX_SPI2_Init+0x74>)
 800df70:	2200      	movs	r2, #0
 800df72:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi2.Init.NSSPMode = SPI_NSS_PULSE_ENABLE;
 800df74:	4b06      	ldr	r3, [pc, #24]	@ (800df90 <MX_SPI2_Init+0x74>)
 800df76:	2208      	movs	r2, #8
 800df78:	635a      	str	r2, [r3, #52]	@ 0x34
  if (HAL_SPI_Init(&hspi2) != HAL_OK)
 800df7a:	4805      	ldr	r0, [pc, #20]	@ (800df90 <MX_SPI2_Init+0x74>)
 800df7c:	f005 fbc4 	bl	8013708 <HAL_SPI_Init>
 800df80:	4603      	mov	r3, r0
 800df82:	2b00      	cmp	r3, #0
 800df84:	d001      	beq.n	800df8a <MX_SPI2_Init+0x6e>
  {
    Error_Handler();
 800df86:	f000 f9b1 	bl	800e2ec <Error_Handler>
  }
  /* USER CODE BEGIN SPI2_Init 2 */

  /* USER CODE END SPI2_Init 2 */

}
 800df8a:	bf00      	nop
 800df8c:	bd80      	pop	{r7, pc}
 800df8e:	bf00      	nop
 800df90:	2000089c 	.word	0x2000089c
 800df94:	40003800 	.word	0x40003800

0800df98 <MX_SPI3_Init>:
  * @brief SPI3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI3_Init(void)
{
 800df98:	b580      	push	{r7, lr}
 800df9a:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI3_Init 1 */

  /* USER CODE END SPI3_Init 1 */
  /* SPI3 parameter configuration*/
  hspi3.Instance = SPI3;
 800df9c:	4b1b      	ldr	r3, [pc, #108]	@ (800e00c <MX_SPI3_Init+0x74>)
 800df9e:	4a1c      	ldr	r2, [pc, #112]	@ (800e010 <MX_SPI3_Init+0x78>)
 800dfa0:	601a      	str	r2, [r3, #0]
  hspi3.Init.Mode = SPI_MODE_MASTER;
 800dfa2:	4b1a      	ldr	r3, [pc, #104]	@ (800e00c <MX_SPI3_Init+0x74>)
 800dfa4:	f44f 7282 	mov.w	r2, #260	@ 0x104
 800dfa8:	605a      	str	r2, [r3, #4]
  hspi3.Init.Direction = SPI_DIRECTION_2LINES;
 800dfaa:	4b18      	ldr	r3, [pc, #96]	@ (800e00c <MX_SPI3_Init+0x74>)
 800dfac:	2200      	movs	r2, #0
 800dfae:	609a      	str	r2, [r3, #8]
  hspi3.Init.DataSize = SPI_DATASIZE_8BIT;
 800dfb0:	4b16      	ldr	r3, [pc, #88]	@ (800e00c <MX_SPI3_Init+0x74>)
 800dfb2:	f44f 62e0 	mov.w	r2, #1792	@ 0x700
 800dfb6:	60da      	str	r2, [r3, #12]
  hspi3.Init.CLKPolarity = SPI_POLARITY_HIGH;
 800dfb8:	4b14      	ldr	r3, [pc, #80]	@ (800e00c <MX_SPI3_Init+0x74>)
 800dfba:	2202      	movs	r2, #2
 800dfbc:	611a      	str	r2, [r3, #16]
  hspi3.Init.CLKPhase = SPI_PHASE_2EDGE;
 800dfbe:	4b13      	ldr	r3, [pc, #76]	@ (800e00c <MX_SPI3_Init+0x74>)
 800dfc0:	2201      	movs	r2, #1
 800dfc2:	615a      	str	r2, [r3, #20]
  hspi3.Init.NSS = SPI_NSS_SOFT;
 800dfc4:	4b11      	ldr	r3, [pc, #68]	@ (800e00c <MX_SPI3_Init+0x74>)
 800dfc6:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800dfca:	619a      	str	r2, [r3, #24]
  hspi3.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_16;
 800dfcc:	4b0f      	ldr	r3, [pc, #60]	@ (800e00c <MX_SPI3_Init+0x74>)
 800dfce:	2218      	movs	r2, #24
 800dfd0:	61da      	str	r2, [r3, #28]
  hspi3.Init.FirstBit = SPI_FIRSTBIT_MSB;
 800dfd2:	4b0e      	ldr	r3, [pc, #56]	@ (800e00c <MX_SPI3_Init+0x74>)
 800dfd4:	2200      	movs	r2, #0
 800dfd6:	621a      	str	r2, [r3, #32]
  hspi3.Init.TIMode = SPI_TIMODE_DISABLE;
 800dfd8:	4b0c      	ldr	r3, [pc, #48]	@ (800e00c <MX_SPI3_Init+0x74>)
 800dfda:	2200      	movs	r2, #0
 800dfdc:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi3.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800dfde:	4b0b      	ldr	r3, [pc, #44]	@ (800e00c <MX_SPI3_Init+0x74>)
 800dfe0:	2200      	movs	r2, #0
 800dfe2:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi3.Init.CRCPolynomial = 7;
 800dfe4:	4b09      	ldr	r3, [pc, #36]	@ (800e00c <MX_SPI3_Init+0x74>)
 800dfe6:	2207      	movs	r2, #7
 800dfe8:	62da      	str	r2, [r3, #44]	@ 0x2c
  hspi3.Init.CRCLength = SPI_CRC_LENGTH_DATASIZE;
 800dfea:	4b08      	ldr	r3, [pc, #32]	@ (800e00c <MX_SPI3_Init+0x74>)
 800dfec:	2200      	movs	r2, #0
 800dfee:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi3.Init.NSSPMode = SPI_NSS_PULSE_DISABLE;
 800dff0:	4b06      	ldr	r3, [pc, #24]	@ (800e00c <MX_SPI3_Init+0x74>)
 800dff2:	2200      	movs	r2, #0
 800dff4:	635a      	str	r2, [r3, #52]	@ 0x34
  if (HAL_SPI_Init(&hspi3) != HAL_OK)
 800dff6:	4805      	ldr	r0, [pc, #20]	@ (800e00c <MX_SPI3_Init+0x74>)
 800dff8:	f005 fb86 	bl	8013708 <HAL_SPI_Init>
 800dffc:	4603      	mov	r3, r0
 800dffe:	2b00      	cmp	r3, #0
 800e000:	d001      	beq.n	800e006 <MX_SPI3_Init+0x6e>
  {
    Error_Handler();
 800e002:	f000 f973 	bl	800e2ec <Error_Handler>
  }
  /* USER CODE BEGIN SPI3_Init 2 */

  /* USER CODE END SPI3_Init 2 */

}
 800e006:	bf00      	nop
 800e008:	bd80      	pop	{r7, pc}
 800e00a:	bf00      	nop
 800e00c:	20000900 	.word	0x20000900
 800e010:	40003c00 	.word	0x40003c00

0800e014 <MX_TIM6_Init>:
  * @brief TIM6 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM6_Init(void)
{
 800e014:	b580      	push	{r7, lr}
 800e016:	b084      	sub	sp, #16
 800e018:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM6_Init 0 */

  /* USER CODE END TIM6_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 800e01a:	1d3b      	adds	r3, r7, #4
 800e01c:	2200      	movs	r2, #0
 800e01e:	601a      	str	r2, [r3, #0]
 800e020:	605a      	str	r2, [r3, #4]
 800e022:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM6_Init 1 */

  /* USER CODE END TIM6_Init 1 */
  htim6.Instance = TIM6;
 800e024:	4b14      	ldr	r3, [pc, #80]	@ (800e078 <MX_TIM6_Init+0x64>)
 800e026:	4a15      	ldr	r2, [pc, #84]	@ (800e07c <MX_TIM6_Init+0x68>)
 800e028:	601a      	str	r2, [r3, #0]
  htim6.Init.Prescaler = 160-1;
 800e02a:	4b13      	ldr	r3, [pc, #76]	@ (800e078 <MX_TIM6_Init+0x64>)
 800e02c:	229f      	movs	r2, #159	@ 0x9f
 800e02e:	605a      	str	r2, [r3, #4]
  htim6.Init.CounterMode = TIM_COUNTERMODE_UP;
 800e030:	4b11      	ldr	r3, [pc, #68]	@ (800e078 <MX_TIM6_Init+0x64>)
 800e032:	2200      	movs	r2, #0
 800e034:	609a      	str	r2, [r3, #8]
  htim6.Init.Period = 999;
 800e036:	4b10      	ldr	r3, [pc, #64]	@ (800e078 <MX_TIM6_Init+0x64>)
 800e038:	f240 32e7 	movw	r2, #999	@ 0x3e7
 800e03c:	60da      	str	r2, [r3, #12]
  htim6.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800e03e:	4b0e      	ldr	r3, [pc, #56]	@ (800e078 <MX_TIM6_Init+0x64>)
 800e040:	2200      	movs	r2, #0
 800e042:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim6) != HAL_OK)
 800e044:	480c      	ldr	r0, [pc, #48]	@ (800e078 <MX_TIM6_Init+0x64>)
 800e046:	f006 fa03 	bl	8014450 <HAL_TIM_Base_Init>
 800e04a:	4603      	mov	r3, r0
 800e04c:	2b00      	cmp	r3, #0
 800e04e:	d001      	beq.n	800e054 <MX_TIM6_Init+0x40>
  {
    Error_Handler();
 800e050:	f000 f94c 	bl	800e2ec <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800e054:	2300      	movs	r3, #0
 800e056:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800e058:	2300      	movs	r3, #0
 800e05a:	60fb      	str	r3, [r7, #12]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim6, &sMasterConfig) != HAL_OK)
 800e05c:	1d3b      	adds	r3, r7, #4
 800e05e:	4619      	mov	r1, r3
 800e060:	4805      	ldr	r0, [pc, #20]	@ (800e078 <MX_TIM6_Init+0x64>)
 800e062:	f006 fd03 	bl	8014a6c <HAL_TIMEx_MasterConfigSynchronization>
 800e066:	4603      	mov	r3, r0
 800e068:	2b00      	cmp	r3, #0
 800e06a:	d001      	beq.n	800e070 <MX_TIM6_Init+0x5c>
  {
    Error_Handler();
 800e06c:	f000 f93e 	bl	800e2ec <Error_Handler>
  }
  /* USER CODE BEGIN TIM6_Init 2 */

  /* USER CODE END TIM6_Init 2 */

}
 800e070:	bf00      	nop
 800e072:	3710      	adds	r7, #16
 800e074:	46bd      	mov	sp, r7
 800e076:	bd80      	pop	{r7, pc}
 800e078:	20000964 	.word	0x20000964
 800e07c:	40001000 	.word	0x40001000

0800e080 <MX_UART5_Init>:
  * @brief UART5 Initialization Function
  * @param None
  * @retval None
  */
static void MX_UART5_Init(void)
{
 800e080:	b580      	push	{r7, lr}
 800e082:	af00      	add	r7, sp, #0
  /* USER CODE END UART5_Init 0 */

  /* USER CODE BEGIN UART5_Init 1 */

  /* USER CODE END UART5_Init 1 */
  huart5.Instance = UART5;
 800e084:	4b24      	ldr	r3, [pc, #144]	@ (800e118 <MX_UART5_Init+0x98>)
 800e086:	4a25      	ldr	r2, [pc, #148]	@ (800e11c <MX_UART5_Init+0x9c>)
 800e088:	601a      	str	r2, [r3, #0]
  huart5.Init.BaudRate = 115200;
 800e08a:	4b23      	ldr	r3, [pc, #140]	@ (800e118 <MX_UART5_Init+0x98>)
 800e08c:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 800e090:	605a      	str	r2, [r3, #4]
  huart5.Init.WordLength = UART_WORDLENGTH_8B;
 800e092:	4b21      	ldr	r3, [pc, #132]	@ (800e118 <MX_UART5_Init+0x98>)
 800e094:	2200      	movs	r2, #0
 800e096:	609a      	str	r2, [r3, #8]
  huart5.Init.StopBits = UART_STOPBITS_1;
 800e098:	4b1f      	ldr	r3, [pc, #124]	@ (800e118 <MX_UART5_Init+0x98>)
 800e09a:	2200      	movs	r2, #0
 800e09c:	60da      	str	r2, [r3, #12]
  huart5.Init.Parity = UART_PARITY_NONE;
 800e09e:	4b1e      	ldr	r3, [pc, #120]	@ (800e118 <MX_UART5_Init+0x98>)
 800e0a0:	2200      	movs	r2, #0
 800e0a2:	611a      	str	r2, [r3, #16]
  huart5.Init.Mode = UART_MODE_TX_RX;
 800e0a4:	4b1c      	ldr	r3, [pc, #112]	@ (800e118 <MX_UART5_Init+0x98>)
 800e0a6:	220c      	movs	r2, #12
 800e0a8:	615a      	str	r2, [r3, #20]
  huart5.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800e0aa:	4b1b      	ldr	r3, [pc, #108]	@ (800e118 <MX_UART5_Init+0x98>)
 800e0ac:	2200      	movs	r2, #0
 800e0ae:	619a      	str	r2, [r3, #24]
  huart5.Init.OverSampling = UART_OVERSAMPLING_16;
 800e0b0:	4b19      	ldr	r3, [pc, #100]	@ (800e118 <MX_UART5_Init+0x98>)
 800e0b2:	2200      	movs	r2, #0
 800e0b4:	61da      	str	r2, [r3, #28]
  huart5.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 800e0b6:	4b18      	ldr	r3, [pc, #96]	@ (800e118 <MX_UART5_Init+0x98>)
 800e0b8:	2200      	movs	r2, #0
 800e0ba:	621a      	str	r2, [r3, #32]
  huart5.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 800e0bc:	4b16      	ldr	r3, [pc, #88]	@ (800e118 <MX_UART5_Init+0x98>)
 800e0be:	2200      	movs	r2, #0
 800e0c0:	625a      	str	r2, [r3, #36]	@ 0x24
  huart5.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 800e0c2:	4b15      	ldr	r3, [pc, #84]	@ (800e118 <MX_UART5_Init+0x98>)
 800e0c4:	2200      	movs	r2, #0
 800e0c6:	629a      	str	r2, [r3, #40]	@ 0x28
  if (HAL_RS485Ex_Init(&huart5, UART_DE_POLARITY_HIGH, 0, 0) != HAL_OK)
 800e0c8:	2300      	movs	r3, #0
 800e0ca:	2200      	movs	r2, #0
 800e0cc:	2100      	movs	r1, #0
 800e0ce:	4812      	ldr	r0, [pc, #72]	@ (800e118 <MX_UART5_Init+0x98>)
 800e0d0:	f009 f832 	bl	8017138 <HAL_RS485Ex_Init>
 800e0d4:	4603      	mov	r3, r0
 800e0d6:	2b00      	cmp	r3, #0
 800e0d8:	d001      	beq.n	800e0de <MX_UART5_Init+0x5e>
  {
    Error_Handler();
 800e0da:	f000 f907 	bl	800e2ec <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart5, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 800e0de:	2100      	movs	r1, #0
 800e0e0:	480d      	ldr	r0, [pc, #52]	@ (800e118 <MX_UART5_Init+0x98>)
 800e0e2:	f009 f8e9 	bl	80172b8 <HAL_UARTEx_SetTxFifoThreshold>
 800e0e6:	4603      	mov	r3, r0
 800e0e8:	2b00      	cmp	r3, #0
 800e0ea:	d001      	beq.n	800e0f0 <MX_UART5_Init+0x70>
  {
    Error_Handler();
 800e0ec:	f000 f8fe 	bl	800e2ec <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart5, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 800e0f0:	2100      	movs	r1, #0
 800e0f2:	4809      	ldr	r0, [pc, #36]	@ (800e118 <MX_UART5_Init+0x98>)
 800e0f4:	f009 f91e 	bl	8017334 <HAL_UARTEx_SetRxFifoThreshold>
 800e0f8:	4603      	mov	r3, r0
 800e0fa:	2b00      	cmp	r3, #0
 800e0fc:	d001      	beq.n	800e102 <MX_UART5_Init+0x82>
  {
    Error_Handler();
 800e0fe:	f000 f8f5 	bl	800e2ec <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&huart5) != HAL_OK)
 800e102:	4805      	ldr	r0, [pc, #20]	@ (800e118 <MX_UART5_Init+0x98>)
 800e104:	f009 f89f 	bl	8017246 <HAL_UARTEx_DisableFifoMode>
 800e108:	4603      	mov	r3, r0
 800e10a:	2b00      	cmp	r3, #0
 800e10c:	d001      	beq.n	800e112 <MX_UART5_Init+0x92>
  {
    Error_Handler();
 800e10e:	f000 f8ed 	bl	800e2ec <Error_Handler>
  }
  /* USER CODE BEGIN UART5_Init 2 */

  /* USER CODE END UART5_Init 2 */

}
 800e112:	bf00      	nop
 800e114:	bd80      	pop	{r7, pc}
 800e116:	bf00      	nop
 800e118:	200009b0 	.word	0x200009b0
 800e11c:	40005000 	.word	0x40005000

0800e120 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void)
{
 800e120:	b580      	push	{r7, lr}
 800e122:	b082      	sub	sp, #8
 800e124:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMAMUX1_CLK_ENABLE();
 800e126:	4b12      	ldr	r3, [pc, #72]	@ (800e170 <MX_DMA_Init+0x50>)
 800e128:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800e12a:	4a11      	ldr	r2, [pc, #68]	@ (800e170 <MX_DMA_Init+0x50>)
 800e12c:	f043 0304 	orr.w	r3, r3, #4
 800e130:	6493      	str	r3, [r2, #72]	@ 0x48
 800e132:	4b0f      	ldr	r3, [pc, #60]	@ (800e170 <MX_DMA_Init+0x50>)
 800e134:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800e136:	f003 0304 	and.w	r3, r3, #4
 800e13a:	607b      	str	r3, [r7, #4]
 800e13c:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_DMA1_CLK_ENABLE();
 800e13e:	4b0c      	ldr	r3, [pc, #48]	@ (800e170 <MX_DMA_Init+0x50>)
 800e140:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800e142:	4a0b      	ldr	r2, [pc, #44]	@ (800e170 <MX_DMA_Init+0x50>)
 800e144:	f043 0301 	orr.w	r3, r3, #1
 800e148:	6493      	str	r3, [r2, #72]	@ 0x48
 800e14a:	4b09      	ldr	r3, [pc, #36]	@ (800e170 <MX_DMA_Init+0x50>)
 800e14c:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800e14e:	f003 0301 	and.w	r3, r3, #1
 800e152:	603b      	str	r3, [r7, #0]
 800e154:	683b      	ldr	r3, [r7, #0]

  /* DMA interrupt init */
  /* DMA1_Channel1_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel1_IRQn, 5, 0);
 800e156:	2200      	movs	r2, #0
 800e158:	2105      	movs	r1, #5
 800e15a:	200b      	movs	r0, #11
 800e15c:	f002 fd1b 	bl	8010b96 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel1_IRQn);
 800e160:	200b      	movs	r0, #11
 800e162:	f002 fd32 	bl	8010bca <HAL_NVIC_EnableIRQ>

}
 800e166:	bf00      	nop
 800e168:	3708      	adds	r7, #8
 800e16a:	46bd      	mov	sp, r7
 800e16c:	bd80      	pop	{r7, pc}
 800e16e:	bf00      	nop
 800e170:	40021000 	.word	0x40021000

0800e174 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 800e174:	b580      	push	{r7, lr}
 800e176:	b08a      	sub	sp, #40	@ 0x28
 800e178:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800e17a:	f107 0314 	add.w	r3, r7, #20
 800e17e:	2200      	movs	r2, #0
 800e180:	601a      	str	r2, [r3, #0]
 800e182:	605a      	str	r2, [r3, #4]
 800e184:	609a      	str	r2, [r3, #8]
 800e186:	60da      	str	r2, [r3, #12]
 800e188:	611a      	str	r2, [r3, #16]
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 800e18a:	4b55      	ldr	r3, [pc, #340]	@ (800e2e0 <MX_GPIO_Init+0x16c>)
 800e18c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800e18e:	4a54      	ldr	r2, [pc, #336]	@ (800e2e0 <MX_GPIO_Init+0x16c>)
 800e190:	f043 0304 	orr.w	r3, r3, #4
 800e194:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800e196:	4b52      	ldr	r3, [pc, #328]	@ (800e2e0 <MX_GPIO_Init+0x16c>)
 800e198:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800e19a:	f003 0304 	and.w	r3, r3, #4
 800e19e:	613b      	str	r3, [r7, #16]
 800e1a0:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOF_CLK_ENABLE();
 800e1a2:	4b4f      	ldr	r3, [pc, #316]	@ (800e2e0 <MX_GPIO_Init+0x16c>)
 800e1a4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800e1a6:	4a4e      	ldr	r2, [pc, #312]	@ (800e2e0 <MX_GPIO_Init+0x16c>)
 800e1a8:	f043 0320 	orr.w	r3, r3, #32
 800e1ac:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800e1ae:	4b4c      	ldr	r3, [pc, #304]	@ (800e2e0 <MX_GPIO_Init+0x16c>)
 800e1b0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800e1b2:	f003 0320 	and.w	r3, r3, #32
 800e1b6:	60fb      	str	r3, [r7, #12]
 800e1b8:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800e1ba:	4b49      	ldr	r3, [pc, #292]	@ (800e2e0 <MX_GPIO_Init+0x16c>)
 800e1bc:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800e1be:	4a48      	ldr	r2, [pc, #288]	@ (800e2e0 <MX_GPIO_Init+0x16c>)
 800e1c0:	f043 0301 	orr.w	r3, r3, #1
 800e1c4:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800e1c6:	4b46      	ldr	r3, [pc, #280]	@ (800e2e0 <MX_GPIO_Init+0x16c>)
 800e1c8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800e1ca:	f003 0301 	and.w	r3, r3, #1
 800e1ce:	60bb      	str	r3, [r7, #8]
 800e1d0:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 800e1d2:	4b43      	ldr	r3, [pc, #268]	@ (800e2e0 <MX_GPIO_Init+0x16c>)
 800e1d4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800e1d6:	4a42      	ldr	r2, [pc, #264]	@ (800e2e0 <MX_GPIO_Init+0x16c>)
 800e1d8:	f043 0302 	orr.w	r3, r3, #2
 800e1dc:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800e1de:	4b40      	ldr	r3, [pc, #256]	@ (800e2e0 <MX_GPIO_Init+0x16c>)
 800e1e0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800e1e2:	f003 0302 	and.w	r3, r3, #2
 800e1e6:	607b      	str	r3, [r7, #4]
 800e1e8:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 800e1ea:	4b3d      	ldr	r3, [pc, #244]	@ (800e2e0 <MX_GPIO_Init+0x16c>)
 800e1ec:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800e1ee:	4a3c      	ldr	r2, [pc, #240]	@ (800e2e0 <MX_GPIO_Init+0x16c>)
 800e1f0:	f043 0308 	orr.w	r3, r3, #8
 800e1f4:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800e1f6:	4b3a      	ldr	r3, [pc, #232]	@ (800e2e0 <MX_GPIO_Init+0x16c>)
 800e1f8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800e1fa:	f003 0308 	and.w	r3, r3, #8
 800e1fe:	603b      	str	r3, [r7, #0]
 800e200:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, EXT_TEMP1_Pin|EXT_TEMP2_Pin, GPIO_PIN_RESET);
 800e202:	2200      	movs	r2, #0
 800e204:	f44f 4140 	mov.w	r1, #49152	@ 0xc000
 800e208:	4836      	ldr	r0, [pc, #216]	@ (800e2e4 <MX_GPIO_Init+0x170>)
 800e20a:	f003 fc55 	bl	8011ab8 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, TOF_XSHUT_Pin|EEPROM_CS_Pin|EXT_RUN_Pin|EXT_SMK_Pin, GPIO_PIN_RESET);
 800e20e:	2200      	movs	r2, #0
 800e210:	f44f 51c6 	mov.w	r1, #6336	@ 0x18c0
 800e214:	4834      	ldr	r0, [pc, #208]	@ (800e2e8 <MX_GPIO_Init+0x174>)
 800e216:	f003 fc4f 	bl	8011ab8 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, EEPROM_HOLD_Pin|EEPROM_WP_Pin, GPIO_PIN_SET);
 800e21a:	2201      	movs	r2, #1
 800e21c:	21c0      	movs	r1, #192	@ 0xc0
 800e21e:	4831      	ldr	r0, [pc, #196]	@ (800e2e4 <MX_GPIO_Init+0x170>)
 800e220:	f003 fc4a 	bl	8011ab8 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, LED_STT_Pin|LED_ERR_Pin, GPIO_PIN_SET);
 800e224:	2201      	movs	r2, #1
 800e226:	f44f 6140 	mov.w	r1, #3072	@ 0xc00
 800e22a:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 800e22e:	f003 fc43 	bl	8011ab8 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(HEAT_EN_GPIO_Port, HEAT_EN_Pin, GPIO_PIN_RESET);
 800e232:	2200      	movs	r2, #0
 800e234:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 800e238:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 800e23c:	f003 fc3c 	bl	8011ab8 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(SMK_CS__GPIO_Port, SMK_CS__Pin, GPIO_PIN_SET);
 800e240:	2201      	movs	r2, #1
 800e242:	2108      	movs	r1, #8
 800e244:	4828      	ldr	r0, [pc, #160]	@ (800e2e8 <MX_GPIO_Init+0x174>)
 800e246:	f003 fc37 	bl	8011ab8 <HAL_GPIO_WritePin>

  /*Configure GPIO pins : EXT_TEMP1_Pin EXT_TEMP2_Pin EEPROM_HOLD_Pin EEPROM_WP_Pin */
  GPIO_InitStruct.Pin = EXT_TEMP1_Pin|EXT_TEMP2_Pin|EEPROM_HOLD_Pin|EEPROM_WP_Pin;
 800e24a:	f24c 03c0 	movw	r3, #49344	@ 0xc0c0
 800e24e:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800e250:	2301      	movs	r3, #1
 800e252:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800e254:	2300      	movs	r3, #0
 800e256:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800e258:	2300      	movs	r3, #0
 800e25a:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800e25c:	f107 0314 	add.w	r3, r7, #20
 800e260:	4619      	mov	r1, r3
 800e262:	4820      	ldr	r0, [pc, #128]	@ (800e2e4 <MX_GPIO_Init+0x170>)
 800e264:	f003 f9ac 	bl	80115c0 <HAL_GPIO_Init>

  /*Configure GPIO pins : SET_DIP1_Pin SET_DIP2_Pin SET_DIP3_Pin SET_DIP4_Pin */
  GPIO_InitStruct.Pin = SET_DIP1_Pin|SET_DIP2_Pin|SET_DIP3_Pin|SET_DIP4_Pin;
 800e268:	230f      	movs	r3, #15
 800e26a:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800e26c:	2300      	movs	r3, #0
 800e26e:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800e270:	2300      	movs	r3, #0
 800e272:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800e274:	f107 0314 	add.w	r3, r7, #20
 800e278:	4619      	mov	r1, r3
 800e27a:	481a      	ldr	r0, [pc, #104]	@ (800e2e4 <MX_GPIO_Init+0x170>)
 800e27c:	f003 f9a0 	bl	80115c0 <HAL_GPIO_Init>

  /*Configure GPIO pins : ADDR_RTY11_Pin ADDR_RTY12_Pin ADDR_RTY13_Pin ADDR_RTY14_Pin
                           ADDR_RTY21_Pin ADDR_RTY22_Pin ADDR_RTY23_Pin ADDR_RTY24_Pin */
  GPIO_InitStruct.Pin = ADDR_RTY11_Pin|ADDR_RTY12_Pin|ADDR_RTY13_Pin|ADDR_RTY14_Pin
 800e280:	23ff      	movs	r3, #255	@ 0xff
 800e282:	617b      	str	r3, [r7, #20]
                          |ADDR_RTY21_Pin|ADDR_RTY22_Pin|ADDR_RTY23_Pin|ADDR_RTY24_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800e284:	2300      	movs	r3, #0
 800e286:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800e288:	2300      	movs	r3, #0
 800e28a:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800e28c:	f107 0314 	add.w	r3, r7, #20
 800e290:	4619      	mov	r1, r3
 800e292:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 800e296:	f003 f993 	bl	80115c0 <HAL_GPIO_Init>

  /*Configure GPIO pins : TOF_XSHUT_Pin EEPROM_CS_Pin SMK_CS__Pin EXT_RUN_Pin
                           EXT_SMK_Pin */
  GPIO_InitStruct.Pin = TOF_XSHUT_Pin|EEPROM_CS_Pin|SMK_CS__Pin|EXT_RUN_Pin
 800e29a:	f641 03c8 	movw	r3, #6344	@ 0x18c8
 800e29e:	617b      	str	r3, [r7, #20]
                          |EXT_SMK_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800e2a0:	2301      	movs	r3, #1
 800e2a2:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800e2a4:	2300      	movs	r3, #0
 800e2a6:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800e2a8:	2300      	movs	r3, #0
 800e2aa:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800e2ac:	f107 0314 	add.w	r3, r7, #20
 800e2b0:	4619      	mov	r1, r3
 800e2b2:	480d      	ldr	r0, [pc, #52]	@ (800e2e8 <MX_GPIO_Init+0x174>)
 800e2b4:	f003 f984 	bl	80115c0 <HAL_GPIO_Init>

  /*Configure GPIO pins : LED_STT_Pin LED_ERR_Pin HEAT_EN_Pin */
  GPIO_InitStruct.Pin = LED_STT_Pin|LED_ERR_Pin|HEAT_EN_Pin;
 800e2b8:	f44f 53e0 	mov.w	r3, #7168	@ 0x1c00
 800e2bc:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800e2be:	2301      	movs	r3, #1
 800e2c0:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800e2c2:	2300      	movs	r3, #0
 800e2c4:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800e2c6:	2300      	movs	r3, #0
 800e2c8:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800e2ca:	f107 0314 	add.w	r3, r7, #20
 800e2ce:	4619      	mov	r1, r3
 800e2d0:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 800e2d4:	f003 f974 	bl	80115c0 <HAL_GPIO_Init>

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 800e2d8:	bf00      	nop
 800e2da:	3728      	adds	r7, #40	@ 0x28
 800e2dc:	46bd      	mov	sp, r7
 800e2de:	bd80      	pop	{r7, pc}
 800e2e0:	40021000 	.word	0x40021000
 800e2e4:	48000800 	.word	0x48000800
 800e2e8:	48000400 	.word	0x48000400

0800e2ec <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 800e2ec:	b480      	push	{r7}
 800e2ee:	af00      	add	r7, sp, #0
  __ASM volatile ("cpsid i" : : : "memory");
 800e2f0:	b672      	cpsid	i
}
 800e2f2:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 800e2f4:	bf00      	nop
 800e2f6:	e7fd      	b.n	800e2f4 <Error_Handler+0x8>

0800e2f8 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 800e2f8:	b580      	push	{r7, lr}
 800e2fa:	b082      	sub	sp, #8
 800e2fc:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 800e2fe:	4b0f      	ldr	r3, [pc, #60]	@ (800e33c <HAL_MspInit+0x44>)
 800e300:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800e302:	4a0e      	ldr	r2, [pc, #56]	@ (800e33c <HAL_MspInit+0x44>)
 800e304:	f043 0301 	orr.w	r3, r3, #1
 800e308:	6613      	str	r3, [r2, #96]	@ 0x60
 800e30a:	4b0c      	ldr	r3, [pc, #48]	@ (800e33c <HAL_MspInit+0x44>)
 800e30c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800e30e:	f003 0301 	and.w	r3, r3, #1
 800e312:	607b      	str	r3, [r7, #4]
 800e314:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 800e316:	4b09      	ldr	r3, [pc, #36]	@ (800e33c <HAL_MspInit+0x44>)
 800e318:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800e31a:	4a08      	ldr	r2, [pc, #32]	@ (800e33c <HAL_MspInit+0x44>)
 800e31c:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800e320:	6593      	str	r3, [r2, #88]	@ 0x58
 800e322:	4b06      	ldr	r3, [pc, #24]	@ (800e33c <HAL_MspInit+0x44>)
 800e324:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800e326:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800e32a:	603b      	str	r3, [r7, #0]
 800e32c:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/

  /** Disable the internal Pull-Up in Dead Battery pins of UCPD peripheral
  */
  HAL_PWREx_DisableUCPDDeadBattery();
 800e32e:	f004 fa6b 	bl	8012808 <HAL_PWREx_DisableUCPDDeadBattery>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800e332:	bf00      	nop
 800e334:	3708      	adds	r7, #8
 800e336:	46bd      	mov	sp, r7
 800e338:	bd80      	pop	{r7, pc}
 800e33a:	bf00      	nop
 800e33c:	40021000 	.word	0x40021000

0800e340 <HAL_ADC_MspInit>:
* This function configures the hardware resources used in this example
* @param hadc: ADC handle pointer
* @retval None
*/
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 800e340:	b580      	push	{r7, lr}
 800e342:	b09e      	sub	sp, #120	@ 0x78
 800e344:	af00      	add	r7, sp, #0
 800e346:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800e348:	f107 0364 	add.w	r3, r7, #100	@ 0x64
 800e34c:	2200      	movs	r2, #0
 800e34e:	601a      	str	r2, [r3, #0]
 800e350:	605a      	str	r2, [r3, #4]
 800e352:	609a      	str	r2, [r3, #8]
 800e354:	60da      	str	r2, [r3, #12]
 800e356:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 800e358:	f107 0314 	add.w	r3, r7, #20
 800e35c:	2250      	movs	r2, #80	@ 0x50
 800e35e:	2100      	movs	r1, #0
 800e360:	4618      	mov	r0, r3
 800e362:	f009 f873 	bl	801744c <memset>
  if(hadc->Instance==ADC2)
 800e366:	687b      	ldr	r3, [r7, #4]
 800e368:	681b      	ldr	r3, [r3, #0]
 800e36a:	4a37      	ldr	r2, [pc, #220]	@ (800e448 <HAL_ADC_MspInit+0x108>)
 800e36c:	4293      	cmp	r3, r2
 800e36e:	d167      	bne.n	800e440 <HAL_ADC_MspInit+0x100>

  /* USER CODE END ADC2_MspInit 0 */

  /** Initializes the peripherals clocks
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_ADC12;
 800e370:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800e374:	617b      	str	r3, [r7, #20]
    PeriphClkInit.Adc12ClockSelection = RCC_ADC12CLKSOURCE_PLL;
 800e376:	f04f 5380 	mov.w	r3, #268435456	@ 0x10000000
 800e37a:	657b      	str	r3, [r7, #84]	@ 0x54
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 800e37c:	f107 0314 	add.w	r3, r7, #20
 800e380:	4618      	mov	r0, r3
 800e382:	f004 ff85 	bl	8013290 <HAL_RCCEx_PeriphCLKConfig>
 800e386:	4603      	mov	r3, r0
 800e388:	2b00      	cmp	r3, #0
 800e38a:	d001      	beq.n	800e390 <HAL_ADC_MspInit+0x50>
    {
      Error_Handler();
 800e38c:	f7ff ffae 	bl	800e2ec <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_ADC12_CLK_ENABLE();
 800e390:	4b2e      	ldr	r3, [pc, #184]	@ (800e44c <HAL_ADC_MspInit+0x10c>)
 800e392:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800e394:	4a2d      	ldr	r2, [pc, #180]	@ (800e44c <HAL_ADC_MspInit+0x10c>)
 800e396:	f443 5300 	orr.w	r3, r3, #8192	@ 0x2000
 800e39a:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800e39c:	4b2b      	ldr	r3, [pc, #172]	@ (800e44c <HAL_ADC_MspInit+0x10c>)
 800e39e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800e3a0:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 800e3a4:	613b      	str	r3, [r7, #16]
 800e3a6:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 800e3a8:	4b28      	ldr	r3, [pc, #160]	@ (800e44c <HAL_ADC_MspInit+0x10c>)
 800e3aa:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800e3ac:	4a27      	ldr	r2, [pc, #156]	@ (800e44c <HAL_ADC_MspInit+0x10c>)
 800e3ae:	f043 0302 	orr.w	r3, r3, #2
 800e3b2:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800e3b4:	4b25      	ldr	r3, [pc, #148]	@ (800e44c <HAL_ADC_MspInit+0x10c>)
 800e3b6:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800e3b8:	f003 0302 	and.w	r3, r3, #2
 800e3bc:	60fb      	str	r3, [r7, #12]
 800e3be:	68fb      	ldr	r3, [r7, #12]
    /**ADC2 GPIO Configuration
    PB2     ------> ADC2_IN12
    */
    GPIO_InitStruct.Pin = CO_SENSOR_Pin;
 800e3c0:	2304      	movs	r3, #4
 800e3c2:	667b      	str	r3, [r7, #100]	@ 0x64
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 800e3c4:	2303      	movs	r3, #3
 800e3c6:	66bb      	str	r3, [r7, #104]	@ 0x68
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800e3c8:	2300      	movs	r3, #0
 800e3ca:	66fb      	str	r3, [r7, #108]	@ 0x6c
    HAL_GPIO_Init(CO_SENSOR_GPIO_Port, &GPIO_InitStruct);
 800e3cc:	f107 0364 	add.w	r3, r7, #100	@ 0x64
 800e3d0:	4619      	mov	r1, r3
 800e3d2:	481f      	ldr	r0, [pc, #124]	@ (800e450 <HAL_ADC_MspInit+0x110>)
 800e3d4:	f003 f8f4 	bl	80115c0 <HAL_GPIO_Init>

    /* ADC2 DMA Init */
    /* ADC2 Init */
    hdma_adc2.Instance = DMA1_Channel1;
 800e3d8:	4b1e      	ldr	r3, [pc, #120]	@ (800e454 <HAL_ADC_MspInit+0x114>)
 800e3da:	4a1f      	ldr	r2, [pc, #124]	@ (800e458 <HAL_ADC_MspInit+0x118>)
 800e3dc:	601a      	str	r2, [r3, #0]
    hdma_adc2.Init.Request = DMA_REQUEST_ADC2;
 800e3de:	4b1d      	ldr	r3, [pc, #116]	@ (800e454 <HAL_ADC_MspInit+0x114>)
 800e3e0:	2224      	movs	r2, #36	@ 0x24
 800e3e2:	605a      	str	r2, [r3, #4]
    hdma_adc2.Init.Direction = DMA_PERIPH_TO_MEMORY;
 800e3e4:	4b1b      	ldr	r3, [pc, #108]	@ (800e454 <HAL_ADC_MspInit+0x114>)
 800e3e6:	2200      	movs	r2, #0
 800e3e8:	609a      	str	r2, [r3, #8]
    hdma_adc2.Init.PeriphInc = DMA_PINC_DISABLE;
 800e3ea:	4b1a      	ldr	r3, [pc, #104]	@ (800e454 <HAL_ADC_MspInit+0x114>)
 800e3ec:	2200      	movs	r2, #0
 800e3ee:	60da      	str	r2, [r3, #12]
    hdma_adc2.Init.MemInc = DMA_MINC_ENABLE;
 800e3f0:	4b18      	ldr	r3, [pc, #96]	@ (800e454 <HAL_ADC_MspInit+0x114>)
 800e3f2:	2280      	movs	r2, #128	@ 0x80
 800e3f4:	611a      	str	r2, [r3, #16]
    hdma_adc2.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 800e3f6:	4b17      	ldr	r3, [pc, #92]	@ (800e454 <HAL_ADC_MspInit+0x114>)
 800e3f8:	f44f 7280 	mov.w	r2, #256	@ 0x100
 800e3fc:	615a      	str	r2, [r3, #20]
    hdma_adc2.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 800e3fe:	4b15      	ldr	r3, [pc, #84]	@ (800e454 <HAL_ADC_MspInit+0x114>)
 800e400:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 800e404:	619a      	str	r2, [r3, #24]
    hdma_adc2.Init.Mode = DMA_CIRCULAR;
 800e406:	4b13      	ldr	r3, [pc, #76]	@ (800e454 <HAL_ADC_MspInit+0x114>)
 800e408:	2220      	movs	r2, #32
 800e40a:	61da      	str	r2, [r3, #28]
    hdma_adc2.Init.Priority = DMA_PRIORITY_HIGH;
 800e40c:	4b11      	ldr	r3, [pc, #68]	@ (800e454 <HAL_ADC_MspInit+0x114>)
 800e40e:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 800e412:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_adc2) != HAL_OK)
 800e414:	480f      	ldr	r0, [pc, #60]	@ (800e454 <HAL_ADC_MspInit+0x114>)
 800e416:	f002 fbf3 	bl	8010c00 <HAL_DMA_Init>
 800e41a:	4603      	mov	r3, r0
 800e41c:	2b00      	cmp	r3, #0
 800e41e:	d001      	beq.n	800e424 <HAL_ADC_MspInit+0xe4>
    {
      Error_Handler();
 800e420:	f7ff ff64 	bl	800e2ec <Error_Handler>
    }

    __HAL_LINKDMA(hadc,DMA_Handle,hdma_adc2);
 800e424:	687b      	ldr	r3, [r7, #4]
 800e426:	4a0b      	ldr	r2, [pc, #44]	@ (800e454 <HAL_ADC_MspInit+0x114>)
 800e428:	655a      	str	r2, [r3, #84]	@ 0x54
 800e42a:	4a0a      	ldr	r2, [pc, #40]	@ (800e454 <HAL_ADC_MspInit+0x114>)
 800e42c:	687b      	ldr	r3, [r7, #4]
 800e42e:	6293      	str	r3, [r2, #40]	@ 0x28

    /* ADC2 interrupt Init */
    HAL_NVIC_SetPriority(ADC1_2_IRQn, 5, 0);
 800e430:	2200      	movs	r2, #0
 800e432:	2105      	movs	r1, #5
 800e434:	2012      	movs	r0, #18
 800e436:	f002 fbae 	bl	8010b96 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(ADC1_2_IRQn);
 800e43a:	2012      	movs	r0, #18
 800e43c:	f002 fbc5 	bl	8010bca <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN ADC2_MspInit 1 */

  /* USER CODE END ADC2_MspInit 1 */
  }

}
 800e440:	bf00      	nop
 800e442:	3778      	adds	r7, #120	@ 0x78
 800e444:	46bd      	mov	sp, r7
 800e446:	bd80      	pop	{r7, pc}
 800e448:	50000100 	.word	0x50000100
 800e44c:	40021000 	.word	0x40021000
 800e450:	48000400 	.word	0x48000400
 800e454:	20000758 	.word	0x20000758
 800e458:	40020008 	.word	0x40020008

0800e45c <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 800e45c:	b580      	push	{r7, lr}
 800e45e:	b0a2      	sub	sp, #136	@ 0x88
 800e460:	af00      	add	r7, sp, #0
 800e462:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800e464:	f107 0374 	add.w	r3, r7, #116	@ 0x74
 800e468:	2200      	movs	r2, #0
 800e46a:	601a      	str	r2, [r3, #0]
 800e46c:	605a      	str	r2, [r3, #4]
 800e46e:	609a      	str	r2, [r3, #8]
 800e470:	60da      	str	r2, [r3, #12]
 800e472:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 800e474:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800e478:	2250      	movs	r2, #80	@ 0x50
 800e47a:	2100      	movs	r1, #0
 800e47c:	4618      	mov	r0, r3
 800e47e:	f008 ffe5 	bl	801744c <memset>
  if(hi2c->Instance==I2C1)
 800e482:	687b      	ldr	r3, [r7, #4]
 800e484:	681b      	ldr	r3, [r3, #0]
 800e486:	4a73      	ldr	r2, [pc, #460]	@ (800e654 <HAL_I2C_MspInit+0x1f8>)
 800e488:	4293      	cmp	r3, r2
 800e48a:	d15f      	bne.n	800e54c <HAL_I2C_MspInit+0xf0>

  /* USER CODE END I2C1_MspInit 0 */

  /** Initializes the peripherals clocks
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_I2C1;
 800e48c:	2340      	movs	r3, #64	@ 0x40
 800e48e:	627b      	str	r3, [r7, #36]	@ 0x24
    PeriphClkInit.I2c1ClockSelection = RCC_I2C1CLKSOURCE_PCLK1;
 800e490:	2300      	movs	r3, #0
 800e492:	643b      	str	r3, [r7, #64]	@ 0x40
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 800e494:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800e498:	4618      	mov	r0, r3
 800e49a:	f004 fef9 	bl	8013290 <HAL_RCCEx_PeriphCLKConfig>
 800e49e:	4603      	mov	r3, r0
 800e4a0:	2b00      	cmp	r3, #0
 800e4a2:	d001      	beq.n	800e4a8 <HAL_I2C_MspInit+0x4c>
    {
      Error_Handler();
 800e4a4:	f7ff ff22 	bl	800e2ec <Error_Handler>
    }

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800e4a8:	4b6b      	ldr	r3, [pc, #428]	@ (800e658 <HAL_I2C_MspInit+0x1fc>)
 800e4aa:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800e4ac:	4a6a      	ldr	r2, [pc, #424]	@ (800e658 <HAL_I2C_MspInit+0x1fc>)
 800e4ae:	f043 0301 	orr.w	r3, r3, #1
 800e4b2:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800e4b4:	4b68      	ldr	r3, [pc, #416]	@ (800e658 <HAL_I2C_MspInit+0x1fc>)
 800e4b6:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800e4b8:	f003 0301 	and.w	r3, r3, #1
 800e4bc:	623b      	str	r3, [r7, #32]
 800e4be:	6a3b      	ldr	r3, [r7, #32]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 800e4c0:	4b65      	ldr	r3, [pc, #404]	@ (800e658 <HAL_I2C_MspInit+0x1fc>)
 800e4c2:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800e4c4:	4a64      	ldr	r2, [pc, #400]	@ (800e658 <HAL_I2C_MspInit+0x1fc>)
 800e4c6:	f043 0302 	orr.w	r3, r3, #2
 800e4ca:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800e4cc:	4b62      	ldr	r3, [pc, #392]	@ (800e658 <HAL_I2C_MspInit+0x1fc>)
 800e4ce:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800e4d0:	f003 0302 	and.w	r3, r3, #2
 800e4d4:	61fb      	str	r3, [r7, #28]
 800e4d6:	69fb      	ldr	r3, [r7, #28]
    /**I2C1 GPIO Configuration
    PA15     ------> I2C1_SCL
    PB9     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = SMK_SCL_Pin;
 800e4d8:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800e4dc:	677b      	str	r3, [r7, #116]	@ 0x74
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 800e4de:	2312      	movs	r3, #18
 800e4e0:	67bb      	str	r3, [r7, #120]	@ 0x78
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 800e4e2:	2301      	movs	r3, #1
 800e4e4:	67fb      	str	r3, [r7, #124]	@ 0x7c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800e4e6:	2300      	movs	r3, #0
 800e4e8:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 800e4ec:	2304      	movs	r3, #4
 800e4ee:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
    HAL_GPIO_Init(SMK_SCL_GPIO_Port, &GPIO_InitStruct);
 800e4f2:	f107 0374 	add.w	r3, r7, #116	@ 0x74
 800e4f6:	4619      	mov	r1, r3
 800e4f8:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 800e4fc:	f003 f860 	bl	80115c0 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = SMK_SDA_Pin;
 800e500:	f44f 7300 	mov.w	r3, #512	@ 0x200
 800e504:	677b      	str	r3, [r7, #116]	@ 0x74
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 800e506:	2312      	movs	r3, #18
 800e508:	67bb      	str	r3, [r7, #120]	@ 0x78
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 800e50a:	2301      	movs	r3, #1
 800e50c:	67fb      	str	r3, [r7, #124]	@ 0x7c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800e50e:	2300      	movs	r3, #0
 800e510:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 800e514:	2304      	movs	r3, #4
 800e516:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
    HAL_GPIO_Init(SMK_SDA_GPIO_Port, &GPIO_InitStruct);
 800e51a:	f107 0374 	add.w	r3, r7, #116	@ 0x74
 800e51e:	4619      	mov	r1, r3
 800e520:	484e      	ldr	r0, [pc, #312]	@ (800e65c <HAL_I2C_MspInit+0x200>)
 800e522:	f003 f84d 	bl	80115c0 <HAL_GPIO_Init>

    __HAL_SYSCFG_FASTMODEPLUS_ENABLE(SYSCFG_FASTMODEPLUS_PB9);
 800e526:	4b4e      	ldr	r3, [pc, #312]	@ (800e660 <HAL_I2C_MspInit+0x204>)
 800e528:	685b      	ldr	r3, [r3, #4]
 800e52a:	4a4d      	ldr	r2, [pc, #308]	@ (800e660 <HAL_I2C_MspInit+0x204>)
 800e52c:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 800e530:	6053      	str	r3, [r2, #4]

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 800e532:	4b49      	ldr	r3, [pc, #292]	@ (800e658 <HAL_I2C_MspInit+0x1fc>)
 800e534:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800e536:	4a48      	ldr	r2, [pc, #288]	@ (800e658 <HAL_I2C_MspInit+0x1fc>)
 800e538:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 800e53c:	6593      	str	r3, [r2, #88]	@ 0x58
 800e53e:	4b46      	ldr	r3, [pc, #280]	@ (800e658 <HAL_I2C_MspInit+0x1fc>)
 800e540:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800e542:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 800e546:	61bb      	str	r3, [r7, #24]
 800e548:	69bb      	ldr	r3, [r7, #24]
  /* USER CODE BEGIN I2C3_MspInit 1 */

  /* USER CODE END I2C3_MspInit 1 */
  }

}
 800e54a:	e07e      	b.n	800e64a <HAL_I2C_MspInit+0x1ee>
  else if(hi2c->Instance==I2C2)
 800e54c:	687b      	ldr	r3, [r7, #4]
 800e54e:	681b      	ldr	r3, [r3, #0]
 800e550:	4a44      	ldr	r2, [pc, #272]	@ (800e664 <HAL_I2C_MspInit+0x208>)
 800e552:	4293      	cmp	r3, r2
 800e554:	d13a      	bne.n	800e5cc <HAL_I2C_MspInit+0x170>
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_I2C2;
 800e556:	2380      	movs	r3, #128	@ 0x80
 800e558:	627b      	str	r3, [r7, #36]	@ 0x24
    PeriphClkInit.I2c2ClockSelection = RCC_I2C2CLKSOURCE_PCLK1;
 800e55a:	2300      	movs	r3, #0
 800e55c:	647b      	str	r3, [r7, #68]	@ 0x44
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 800e55e:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800e562:	4618      	mov	r0, r3
 800e564:	f004 fe94 	bl	8013290 <HAL_RCCEx_PeriphCLKConfig>
 800e568:	4603      	mov	r3, r0
 800e56a:	2b00      	cmp	r3, #0
 800e56c:	d001      	beq.n	800e572 <HAL_I2C_MspInit+0x116>
      Error_Handler();
 800e56e:	f7ff febd 	bl	800e2ec <Error_Handler>
    __HAL_RCC_GPIOA_CLK_ENABLE();
 800e572:	4b39      	ldr	r3, [pc, #228]	@ (800e658 <HAL_I2C_MspInit+0x1fc>)
 800e574:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800e576:	4a38      	ldr	r2, [pc, #224]	@ (800e658 <HAL_I2C_MspInit+0x1fc>)
 800e578:	f043 0301 	orr.w	r3, r3, #1
 800e57c:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800e57e:	4b36      	ldr	r3, [pc, #216]	@ (800e658 <HAL_I2C_MspInit+0x1fc>)
 800e580:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800e582:	f003 0301 	and.w	r3, r3, #1
 800e586:	617b      	str	r3, [r7, #20]
 800e588:	697b      	ldr	r3, [r7, #20]
    GPIO_InitStruct.Pin = TNH_SDA_Pin|TNH_SCL_Pin;
 800e58a:	f44f 7340 	mov.w	r3, #768	@ 0x300
 800e58e:	677b      	str	r3, [r7, #116]	@ 0x74
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 800e590:	2312      	movs	r3, #18
 800e592:	67bb      	str	r3, [r7, #120]	@ 0x78
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 800e594:	2301      	movs	r3, #1
 800e596:	67fb      	str	r3, [r7, #124]	@ 0x7c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800e598:	2300      	movs	r3, #0
 800e59a:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C2;
 800e59e:	2304      	movs	r3, #4
 800e5a0:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800e5a4:	f107 0374 	add.w	r3, r7, #116	@ 0x74
 800e5a8:	4619      	mov	r1, r3
 800e5aa:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 800e5ae:	f003 f807 	bl	80115c0 <HAL_GPIO_Init>
    __HAL_RCC_I2C2_CLK_ENABLE();
 800e5b2:	4b29      	ldr	r3, [pc, #164]	@ (800e658 <HAL_I2C_MspInit+0x1fc>)
 800e5b4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800e5b6:	4a28      	ldr	r2, [pc, #160]	@ (800e658 <HAL_I2C_MspInit+0x1fc>)
 800e5b8:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 800e5bc:	6593      	str	r3, [r2, #88]	@ 0x58
 800e5be:	4b26      	ldr	r3, [pc, #152]	@ (800e658 <HAL_I2C_MspInit+0x1fc>)
 800e5c0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800e5c2:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800e5c6:	613b      	str	r3, [r7, #16]
 800e5c8:	693b      	ldr	r3, [r7, #16]
}
 800e5ca:	e03e      	b.n	800e64a <HAL_I2C_MspInit+0x1ee>
  else if(hi2c->Instance==I2C3)
 800e5cc:	687b      	ldr	r3, [r7, #4]
 800e5ce:	681b      	ldr	r3, [r3, #0]
 800e5d0:	4a25      	ldr	r2, [pc, #148]	@ (800e668 <HAL_I2C_MspInit+0x20c>)
 800e5d2:	4293      	cmp	r3, r2
 800e5d4:	d139      	bne.n	800e64a <HAL_I2C_MspInit+0x1ee>
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_I2C3;
 800e5d6:	f44f 7380 	mov.w	r3, #256	@ 0x100
 800e5da:	627b      	str	r3, [r7, #36]	@ 0x24
    PeriphClkInit.I2c3ClockSelection = RCC_I2C3CLKSOURCE_PCLK1;
 800e5dc:	2300      	movs	r3, #0
 800e5de:	64bb      	str	r3, [r7, #72]	@ 0x48
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 800e5e0:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800e5e4:	4618      	mov	r0, r3
 800e5e6:	f004 fe53 	bl	8013290 <HAL_RCCEx_PeriphCLKConfig>
 800e5ea:	4603      	mov	r3, r0
 800e5ec:	2b00      	cmp	r3, #0
 800e5ee:	d001      	beq.n	800e5f4 <HAL_I2C_MspInit+0x198>
      Error_Handler();
 800e5f0:	f7ff fe7c 	bl	800e2ec <Error_Handler>
    __HAL_RCC_GPIOC_CLK_ENABLE();
 800e5f4:	4b18      	ldr	r3, [pc, #96]	@ (800e658 <HAL_I2C_MspInit+0x1fc>)
 800e5f6:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800e5f8:	4a17      	ldr	r2, [pc, #92]	@ (800e658 <HAL_I2C_MspInit+0x1fc>)
 800e5fa:	f043 0304 	orr.w	r3, r3, #4
 800e5fe:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800e600:	4b15      	ldr	r3, [pc, #84]	@ (800e658 <HAL_I2C_MspInit+0x1fc>)
 800e602:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800e604:	f003 0304 	and.w	r3, r3, #4
 800e608:	60fb      	str	r3, [r7, #12]
 800e60a:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 800e60c:	f44f 7340 	mov.w	r3, #768	@ 0x300
 800e610:	677b      	str	r3, [r7, #116]	@ 0x74
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 800e612:	2312      	movs	r3, #18
 800e614:	67bb      	str	r3, [r7, #120]	@ 0x78
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 800e616:	2301      	movs	r3, #1
 800e618:	67fb      	str	r3, [r7, #124]	@ 0x7c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800e61a:	2300      	movs	r3, #0
 800e61c:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
    GPIO_InitStruct.Alternate = GPIO_AF8_I2C3;
 800e620:	2308      	movs	r3, #8
 800e622:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800e626:	f107 0374 	add.w	r3, r7, #116	@ 0x74
 800e62a:	4619      	mov	r1, r3
 800e62c:	480f      	ldr	r0, [pc, #60]	@ (800e66c <HAL_I2C_MspInit+0x210>)
 800e62e:	f002 ffc7 	bl	80115c0 <HAL_GPIO_Init>
    __HAL_RCC_I2C3_CLK_ENABLE();
 800e632:	4b09      	ldr	r3, [pc, #36]	@ (800e658 <HAL_I2C_MspInit+0x1fc>)
 800e634:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800e636:	4a08      	ldr	r2, [pc, #32]	@ (800e658 <HAL_I2C_MspInit+0x1fc>)
 800e638:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 800e63c:	6593      	str	r3, [r2, #88]	@ 0x58
 800e63e:	4b06      	ldr	r3, [pc, #24]	@ (800e658 <HAL_I2C_MspInit+0x1fc>)
 800e640:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800e642:	f003 4380 	and.w	r3, r3, #1073741824	@ 0x40000000
 800e646:	60bb      	str	r3, [r7, #8]
 800e648:	68bb      	ldr	r3, [r7, #8]
}
 800e64a:	bf00      	nop
 800e64c:	3788      	adds	r7, #136	@ 0x88
 800e64e:	46bd      	mov	sp, r7
 800e650:	bd80      	pop	{r7, pc}
 800e652:	bf00      	nop
 800e654:	40005400 	.word	0x40005400
 800e658:	40021000 	.word	0x40021000
 800e65c:	48000400 	.word	0x48000400
 800e660:	40010000 	.word	0x40010000
 800e664:	40005800 	.word	0x40005800
 800e668:	40007800 	.word	0x40007800
 800e66c:	48000800 	.word	0x48000800

0800e670 <HAL_I2C_MspDeInit>:
* This function freeze the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspDeInit(I2C_HandleTypeDef* hi2c)
{
 800e670:	b580      	push	{r7, lr}
 800e672:	b082      	sub	sp, #8
 800e674:	af00      	add	r7, sp, #0
 800e676:	6078      	str	r0, [r7, #4]
  if(hi2c->Instance==I2C1)
 800e678:	687b      	ldr	r3, [r7, #4]
 800e67a:	681b      	ldr	r3, [r3, #0]
 800e67c:	4a22      	ldr	r2, [pc, #136]	@ (800e708 <HAL_I2C_MspDeInit+0x98>)
 800e67e:	4293      	cmp	r3, r2
 800e680:	d111      	bne.n	800e6a6 <HAL_I2C_MspDeInit+0x36>
  {
  /* USER CODE BEGIN I2C1_MspDeInit 0 */

  /* USER CODE END I2C1_MspDeInit 0 */
    /* Peripheral clock disable */
    __HAL_RCC_I2C1_CLK_DISABLE();
 800e682:	4b22      	ldr	r3, [pc, #136]	@ (800e70c <HAL_I2C_MspDeInit+0x9c>)
 800e684:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800e686:	4a21      	ldr	r2, [pc, #132]	@ (800e70c <HAL_I2C_MspDeInit+0x9c>)
 800e688:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 800e68c:	6593      	str	r3, [r2, #88]	@ 0x58

    /**I2C1 GPIO Configuration
    PA15     ------> I2C1_SCL
    PB9     ------> I2C1_SDA
    */
    HAL_GPIO_DeInit(SMK_SCL_GPIO_Port, SMK_SCL_Pin);
 800e68e:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 800e692:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 800e696:	f003 f915 	bl	80118c4 <HAL_GPIO_DeInit>

    HAL_GPIO_DeInit(SMK_SDA_GPIO_Port, SMK_SDA_Pin);
 800e69a:	f44f 7100 	mov.w	r1, #512	@ 0x200
 800e69e:	481c      	ldr	r0, [pc, #112]	@ (800e710 <HAL_I2C_MspDeInit+0xa0>)
 800e6a0:	f003 f910 	bl	80118c4 <HAL_GPIO_DeInit>
  /* USER CODE BEGIN I2C3_MspDeInit 1 */

  /* USER CODE END I2C3_MspDeInit 1 */
  }

}
 800e6a4:	e02c      	b.n	800e700 <HAL_I2C_MspDeInit+0x90>
  else if(hi2c->Instance==I2C2)
 800e6a6:	687b      	ldr	r3, [r7, #4]
 800e6a8:	681b      	ldr	r3, [r3, #0]
 800e6aa:	4a1a      	ldr	r2, [pc, #104]	@ (800e714 <HAL_I2C_MspDeInit+0xa4>)
 800e6ac:	4293      	cmp	r3, r2
 800e6ae:	d112      	bne.n	800e6d6 <HAL_I2C_MspDeInit+0x66>
    __HAL_RCC_I2C2_CLK_DISABLE();
 800e6b0:	4b16      	ldr	r3, [pc, #88]	@ (800e70c <HAL_I2C_MspDeInit+0x9c>)
 800e6b2:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800e6b4:	4a15      	ldr	r2, [pc, #84]	@ (800e70c <HAL_I2C_MspDeInit+0x9c>)
 800e6b6:	f423 0380 	bic.w	r3, r3, #4194304	@ 0x400000
 800e6ba:	6593      	str	r3, [r2, #88]	@ 0x58
    HAL_GPIO_DeInit(TNH_SDA_GPIO_Port, TNH_SDA_Pin);
 800e6bc:	f44f 7180 	mov.w	r1, #256	@ 0x100
 800e6c0:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 800e6c4:	f003 f8fe 	bl	80118c4 <HAL_GPIO_DeInit>
    HAL_GPIO_DeInit(TNH_SCL_GPIO_Port, TNH_SCL_Pin);
 800e6c8:	f44f 7100 	mov.w	r1, #512	@ 0x200
 800e6cc:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 800e6d0:	f003 f8f8 	bl	80118c4 <HAL_GPIO_DeInit>
}
 800e6d4:	e014      	b.n	800e700 <HAL_I2C_MspDeInit+0x90>
  else if(hi2c->Instance==I2C3)
 800e6d6:	687b      	ldr	r3, [r7, #4]
 800e6d8:	681b      	ldr	r3, [r3, #0]
 800e6da:	4a0f      	ldr	r2, [pc, #60]	@ (800e718 <HAL_I2C_MspDeInit+0xa8>)
 800e6dc:	4293      	cmp	r3, r2
 800e6de:	d10f      	bne.n	800e700 <HAL_I2C_MspDeInit+0x90>
    __HAL_RCC_I2C3_CLK_DISABLE();
 800e6e0:	4b0a      	ldr	r3, [pc, #40]	@ (800e70c <HAL_I2C_MspDeInit+0x9c>)
 800e6e2:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800e6e4:	4a09      	ldr	r2, [pc, #36]	@ (800e70c <HAL_I2C_MspDeInit+0x9c>)
 800e6e6:	f023 4380 	bic.w	r3, r3, #1073741824	@ 0x40000000
 800e6ea:	6593      	str	r3, [r2, #88]	@ 0x58
    HAL_GPIO_DeInit(GPIOC, GPIO_PIN_8);
 800e6ec:	f44f 7180 	mov.w	r1, #256	@ 0x100
 800e6f0:	480a      	ldr	r0, [pc, #40]	@ (800e71c <HAL_I2C_MspDeInit+0xac>)
 800e6f2:	f003 f8e7 	bl	80118c4 <HAL_GPIO_DeInit>
    HAL_GPIO_DeInit(GPIOC, GPIO_PIN_9);
 800e6f6:	f44f 7100 	mov.w	r1, #512	@ 0x200
 800e6fa:	4808      	ldr	r0, [pc, #32]	@ (800e71c <HAL_I2C_MspDeInit+0xac>)
 800e6fc:	f003 f8e2 	bl	80118c4 <HAL_GPIO_DeInit>
}
 800e700:	bf00      	nop
 800e702:	3708      	adds	r7, #8
 800e704:	46bd      	mov	sp, r7
 800e706:	bd80      	pop	{r7, pc}
 800e708:	40005400 	.word	0x40005400
 800e70c:	40021000 	.word	0x40021000
 800e710:	48000400 	.word	0x48000400
 800e714:	40005800 	.word	0x40005800
 800e718:	40007800 	.word	0x40007800
 800e71c:	48000800 	.word	0x48000800

0800e720 <HAL_SPI_MspInit>:
* This function configures the hardware resources used in this example
* @param hspi: SPI handle pointer
* @retval None
*/
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 800e720:	b580      	push	{r7, lr}
 800e722:	b08c      	sub	sp, #48	@ 0x30
 800e724:	af00      	add	r7, sp, #0
 800e726:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800e728:	f107 031c 	add.w	r3, r7, #28
 800e72c:	2200      	movs	r2, #0
 800e72e:	601a      	str	r2, [r3, #0]
 800e730:	605a      	str	r2, [r3, #4]
 800e732:	609a      	str	r2, [r3, #8]
 800e734:	60da      	str	r2, [r3, #12]
 800e736:	611a      	str	r2, [r3, #16]
  if(hspi->Instance==SPI2)
 800e738:	687b      	ldr	r3, [r7, #4]
 800e73a:	681b      	ldr	r3, [r3, #0]
 800e73c:	4a41      	ldr	r2, [pc, #260]	@ (800e844 <HAL_SPI_MspInit+0x124>)
 800e73e:	4293      	cmp	r3, r2
 800e740:	d129      	bne.n	800e796 <HAL_SPI_MspInit+0x76>
  {
  /* USER CODE BEGIN SPI2_MspInit 0 */

  /* USER CODE END SPI2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI2_CLK_ENABLE();
 800e742:	4b41      	ldr	r3, [pc, #260]	@ (800e848 <HAL_SPI_MspInit+0x128>)
 800e744:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800e746:	4a40      	ldr	r2, [pc, #256]	@ (800e848 <HAL_SPI_MspInit+0x128>)
 800e748:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 800e74c:	6593      	str	r3, [r2, #88]	@ 0x58
 800e74e:	4b3e      	ldr	r3, [pc, #248]	@ (800e848 <HAL_SPI_MspInit+0x128>)
 800e750:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800e752:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800e756:	61bb      	str	r3, [r7, #24]
 800e758:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 800e75a:	4b3b      	ldr	r3, [pc, #236]	@ (800e848 <HAL_SPI_MspInit+0x128>)
 800e75c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800e75e:	4a3a      	ldr	r2, [pc, #232]	@ (800e848 <HAL_SPI_MspInit+0x128>)
 800e760:	f043 0302 	orr.w	r3, r3, #2
 800e764:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800e766:	4b38      	ldr	r3, [pc, #224]	@ (800e848 <HAL_SPI_MspInit+0x128>)
 800e768:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800e76a:	f003 0302 	and.w	r3, r3, #2
 800e76e:	617b      	str	r3, [r7, #20]
 800e770:	697b      	ldr	r3, [r7, #20]
    /**SPI2 GPIO Configuration
    PB13     ------> SPI2_SCK
    PB14     ------> SPI2_MISO
    PB15     ------> SPI2_MOSI
    */
    GPIO_InitStruct.Pin = EEPROM_SCK_Pin|EEPROM_MISO_Pin|EEPROM_MOSI_Pin;
 800e772:	f44f 4360 	mov.w	r3, #57344	@ 0xe000
 800e776:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800e778:	2302      	movs	r3, #2
 800e77a:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800e77c:	2300      	movs	r3, #0
 800e77e:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800e780:	2300      	movs	r3, #0
 800e782:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 800e784:	2305      	movs	r3, #5
 800e786:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800e788:	f107 031c 	add.w	r3, r7, #28
 800e78c:	4619      	mov	r1, r3
 800e78e:	482f      	ldr	r0, [pc, #188]	@ (800e84c <HAL_SPI_MspInit+0x12c>)
 800e790:	f002 ff16 	bl	80115c0 <HAL_GPIO_Init>
  /* USER CODE BEGIN SPI3_MspInit 1 */

  /* USER CODE END SPI3_MspInit 1 */
  }

}
 800e794:	e051      	b.n	800e83a <HAL_SPI_MspInit+0x11a>
  else if(hspi->Instance==SPI3)
 800e796:	687b      	ldr	r3, [r7, #4]
 800e798:	681b      	ldr	r3, [r3, #0]
 800e79a:	4a2d      	ldr	r2, [pc, #180]	@ (800e850 <HAL_SPI_MspInit+0x130>)
 800e79c:	4293      	cmp	r3, r2
 800e79e:	d14c      	bne.n	800e83a <HAL_SPI_MspInit+0x11a>
    __HAL_RCC_SPI3_CLK_ENABLE();
 800e7a0:	4b29      	ldr	r3, [pc, #164]	@ (800e848 <HAL_SPI_MspInit+0x128>)
 800e7a2:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800e7a4:	4a28      	ldr	r2, [pc, #160]	@ (800e848 <HAL_SPI_MspInit+0x128>)
 800e7a6:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800e7aa:	6593      	str	r3, [r2, #88]	@ 0x58
 800e7ac:	4b26      	ldr	r3, [pc, #152]	@ (800e848 <HAL_SPI_MspInit+0x128>)
 800e7ae:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800e7b0:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 800e7b4:	613b      	str	r3, [r7, #16]
 800e7b6:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 800e7b8:	4b23      	ldr	r3, [pc, #140]	@ (800e848 <HAL_SPI_MspInit+0x128>)
 800e7ba:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800e7bc:	4a22      	ldr	r2, [pc, #136]	@ (800e848 <HAL_SPI_MspInit+0x128>)
 800e7be:	f043 0304 	orr.w	r3, r3, #4
 800e7c2:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800e7c4:	4b20      	ldr	r3, [pc, #128]	@ (800e848 <HAL_SPI_MspInit+0x128>)
 800e7c6:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800e7c8:	f003 0304 	and.w	r3, r3, #4
 800e7cc:	60fb      	str	r3, [r7, #12]
 800e7ce:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 800e7d0:	4b1d      	ldr	r3, [pc, #116]	@ (800e848 <HAL_SPI_MspInit+0x128>)
 800e7d2:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800e7d4:	4a1c      	ldr	r2, [pc, #112]	@ (800e848 <HAL_SPI_MspInit+0x128>)
 800e7d6:	f043 0302 	orr.w	r3, r3, #2
 800e7da:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800e7dc:	4b1a      	ldr	r3, [pc, #104]	@ (800e848 <HAL_SPI_MspInit+0x128>)
 800e7de:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800e7e0:	f003 0302 	and.w	r3, r3, #2
 800e7e4:	60bb      	str	r3, [r7, #8]
 800e7e6:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = SMK_SCLK_Pin|SMK_MISO_Pin;
 800e7e8:	f44f 6340 	mov.w	r3, #3072	@ 0xc00
 800e7ec:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800e7ee:	2302      	movs	r3, #2
 800e7f0:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800e7f2:	2300      	movs	r3, #0
 800e7f4:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800e7f6:	2300      	movs	r3, #0
 800e7f8:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF6_SPI3;
 800e7fa:	2306      	movs	r3, #6
 800e7fc:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800e7fe:	f107 031c 	add.w	r3, r7, #28
 800e802:	4619      	mov	r1, r3
 800e804:	4813      	ldr	r0, [pc, #76]	@ (800e854 <HAL_SPI_MspInit+0x134>)
 800e806:	f002 fedb 	bl	80115c0 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = SMK_MOSI_Pin;
 800e80a:	2320      	movs	r3, #32
 800e80c:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800e80e:	2302      	movs	r3, #2
 800e810:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800e812:	2300      	movs	r3, #0
 800e814:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800e816:	2300      	movs	r3, #0
 800e818:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF6_SPI3;
 800e81a:	2306      	movs	r3, #6
 800e81c:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(SMK_MOSI_GPIO_Port, &GPIO_InitStruct);
 800e81e:	f107 031c 	add.w	r3, r7, #28
 800e822:	4619      	mov	r1, r3
 800e824:	4809      	ldr	r0, [pc, #36]	@ (800e84c <HAL_SPI_MspInit+0x12c>)
 800e826:	f002 fecb 	bl	80115c0 <HAL_GPIO_Init>
    HAL_NVIC_SetPriority(SPI3_IRQn, 0, 0);
 800e82a:	2200      	movs	r2, #0
 800e82c:	2100      	movs	r1, #0
 800e82e:	2033      	movs	r0, #51	@ 0x33
 800e830:	f002 f9b1 	bl	8010b96 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(SPI3_IRQn);
 800e834:	2033      	movs	r0, #51	@ 0x33
 800e836:	f002 f9c8 	bl	8010bca <HAL_NVIC_EnableIRQ>
}
 800e83a:	bf00      	nop
 800e83c:	3730      	adds	r7, #48	@ 0x30
 800e83e:	46bd      	mov	sp, r7
 800e840:	bd80      	pop	{r7, pc}
 800e842:	bf00      	nop
 800e844:	40003800 	.word	0x40003800
 800e848:	40021000 	.word	0x40021000
 800e84c:	48000400 	.word	0x48000400
 800e850:	40003c00 	.word	0x40003c00
 800e854:	48000800 	.word	0x48000800

0800e858 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 800e858:	b580      	push	{r7, lr}
 800e85a:	b084      	sub	sp, #16
 800e85c:	af00      	add	r7, sp, #0
 800e85e:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM6)
 800e860:	687b      	ldr	r3, [r7, #4]
 800e862:	681b      	ldr	r3, [r3, #0]
 800e864:	4a0d      	ldr	r2, [pc, #52]	@ (800e89c <HAL_TIM_Base_MspInit+0x44>)
 800e866:	4293      	cmp	r3, r2
 800e868:	d113      	bne.n	800e892 <HAL_TIM_Base_MspInit+0x3a>
  {
  /* USER CODE BEGIN TIM6_MspInit 0 */

  /* USER CODE END TIM6_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM6_CLK_ENABLE();
 800e86a:	4b0d      	ldr	r3, [pc, #52]	@ (800e8a0 <HAL_TIM_Base_MspInit+0x48>)
 800e86c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800e86e:	4a0c      	ldr	r2, [pc, #48]	@ (800e8a0 <HAL_TIM_Base_MspInit+0x48>)
 800e870:	f043 0310 	orr.w	r3, r3, #16
 800e874:	6593      	str	r3, [r2, #88]	@ 0x58
 800e876:	4b0a      	ldr	r3, [pc, #40]	@ (800e8a0 <HAL_TIM_Base_MspInit+0x48>)
 800e878:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800e87a:	f003 0310 	and.w	r3, r3, #16
 800e87e:	60fb      	str	r3, [r7, #12]
 800e880:	68fb      	ldr	r3, [r7, #12]
    /* TIM6 interrupt Init */
    HAL_NVIC_SetPriority(TIM6_DAC_IRQn, 5, 0);
 800e882:	2200      	movs	r2, #0
 800e884:	2105      	movs	r1, #5
 800e886:	2036      	movs	r0, #54	@ 0x36
 800e888:	f002 f985 	bl	8010b96 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM6_DAC_IRQn);
 800e88c:	2036      	movs	r0, #54	@ 0x36
 800e88e:	f002 f99c 	bl	8010bca <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM6_MspInit 1 */

  /* USER CODE END TIM6_MspInit 1 */
  }

}
 800e892:	bf00      	nop
 800e894:	3710      	adds	r7, #16
 800e896:	46bd      	mov	sp, r7
 800e898:	bd80      	pop	{r7, pc}
 800e89a:	bf00      	nop
 800e89c:	40001000 	.word	0x40001000
 800e8a0:	40021000 	.word	0x40021000

0800e8a4 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 800e8a4:	b580      	push	{r7, lr}
 800e8a6:	b0a0      	sub	sp, #128	@ 0x80
 800e8a8:	af00      	add	r7, sp, #0
 800e8aa:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800e8ac:	f107 036c 	add.w	r3, r7, #108	@ 0x6c
 800e8b0:	2200      	movs	r2, #0
 800e8b2:	601a      	str	r2, [r3, #0]
 800e8b4:	605a      	str	r2, [r3, #4]
 800e8b6:	609a      	str	r2, [r3, #8]
 800e8b8:	60da      	str	r2, [r3, #12]
 800e8ba:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 800e8bc:	f107 031c 	add.w	r3, r7, #28
 800e8c0:	2250      	movs	r2, #80	@ 0x50
 800e8c2:	2100      	movs	r1, #0
 800e8c4:	4618      	mov	r0, r3
 800e8c6:	f008 fdc1 	bl	801744c <memset>
  if(huart->Instance==UART5)
 800e8ca:	687b      	ldr	r3, [r7, #4]
 800e8cc:	681b      	ldr	r3, [r3, #0]
 800e8ce:	4a3f      	ldr	r2, [pc, #252]	@ (800e9cc <HAL_UART_MspInit+0x128>)
 800e8d0:	4293      	cmp	r3, r2
 800e8d2:	d176      	bne.n	800e9c2 <HAL_UART_MspInit+0x11e>

  /* USER CODE END UART5_MspInit 0 */

  /** Initializes the peripherals clocks
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_UART5;
 800e8d4:	2310      	movs	r3, #16
 800e8d6:	61fb      	str	r3, [r7, #28]
    PeriphClkInit.Uart5ClockSelection = RCC_UART5CLKSOURCE_PCLK1;
 800e8d8:	2300      	movs	r3, #0
 800e8da:	633b      	str	r3, [r7, #48]	@ 0x30
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 800e8dc:	f107 031c 	add.w	r3, r7, #28
 800e8e0:	4618      	mov	r0, r3
 800e8e2:	f004 fcd5 	bl	8013290 <HAL_RCCEx_PeriphCLKConfig>
 800e8e6:	4603      	mov	r3, r0
 800e8e8:	2b00      	cmp	r3, #0
 800e8ea:	d001      	beq.n	800e8f0 <HAL_UART_MspInit+0x4c>
    {
      Error_Handler();
 800e8ec:	f7ff fcfe 	bl	800e2ec <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_UART5_CLK_ENABLE();
 800e8f0:	4b37      	ldr	r3, [pc, #220]	@ (800e9d0 <HAL_UART_MspInit+0x12c>)
 800e8f2:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800e8f4:	4a36      	ldr	r2, [pc, #216]	@ (800e9d0 <HAL_UART_MspInit+0x12c>)
 800e8f6:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800e8fa:	6593      	str	r3, [r2, #88]	@ 0x58
 800e8fc:	4b34      	ldr	r3, [pc, #208]	@ (800e9d0 <HAL_UART_MspInit+0x12c>)
 800e8fe:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800e900:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 800e904:	61bb      	str	r3, [r7, #24]
 800e906:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 800e908:	4b31      	ldr	r3, [pc, #196]	@ (800e9d0 <HAL_UART_MspInit+0x12c>)
 800e90a:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800e90c:	4a30      	ldr	r2, [pc, #192]	@ (800e9d0 <HAL_UART_MspInit+0x12c>)
 800e90e:	f043 0304 	orr.w	r3, r3, #4
 800e912:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800e914:	4b2e      	ldr	r3, [pc, #184]	@ (800e9d0 <HAL_UART_MspInit+0x12c>)
 800e916:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800e918:	f003 0304 	and.w	r3, r3, #4
 800e91c:	617b      	str	r3, [r7, #20]
 800e91e:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOD_CLK_ENABLE();
 800e920:	4b2b      	ldr	r3, [pc, #172]	@ (800e9d0 <HAL_UART_MspInit+0x12c>)
 800e922:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800e924:	4a2a      	ldr	r2, [pc, #168]	@ (800e9d0 <HAL_UART_MspInit+0x12c>)
 800e926:	f043 0308 	orr.w	r3, r3, #8
 800e92a:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800e92c:	4b28      	ldr	r3, [pc, #160]	@ (800e9d0 <HAL_UART_MspInit+0x12c>)
 800e92e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800e930:	f003 0308 	and.w	r3, r3, #8
 800e934:	613b      	str	r3, [r7, #16]
 800e936:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 800e938:	4b25      	ldr	r3, [pc, #148]	@ (800e9d0 <HAL_UART_MspInit+0x12c>)
 800e93a:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800e93c:	4a24      	ldr	r2, [pc, #144]	@ (800e9d0 <HAL_UART_MspInit+0x12c>)
 800e93e:	f043 0302 	orr.w	r3, r3, #2
 800e942:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800e944:	4b22      	ldr	r3, [pc, #136]	@ (800e9d0 <HAL_UART_MspInit+0x12c>)
 800e946:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800e948:	f003 0302 	and.w	r3, r3, #2
 800e94c:	60fb      	str	r3, [r7, #12]
 800e94e:	68fb      	ldr	r3, [r7, #12]
    /**UART5 GPIO Configuration
    PC12     ------> UART5_TX
    PD2     ------> UART5_RX
    PB4     ------> UART5_DE
    */
    GPIO_InitStruct.Pin = RS485_TX_Pin;
 800e950:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 800e954:	66fb      	str	r3, [r7, #108]	@ 0x6c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800e956:	2302      	movs	r3, #2
 800e958:	673b      	str	r3, [r7, #112]	@ 0x70
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800e95a:	2300      	movs	r3, #0
 800e95c:	677b      	str	r3, [r7, #116]	@ 0x74
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800e95e:	2300      	movs	r3, #0
 800e960:	67bb      	str	r3, [r7, #120]	@ 0x78
    GPIO_InitStruct.Alternate = GPIO_AF5_UART5;
 800e962:	2305      	movs	r3, #5
 800e964:	67fb      	str	r3, [r7, #124]	@ 0x7c
    HAL_GPIO_Init(RS485_TX_GPIO_Port, &GPIO_InitStruct);
 800e966:	f107 036c 	add.w	r3, r7, #108	@ 0x6c
 800e96a:	4619      	mov	r1, r3
 800e96c:	4819      	ldr	r0, [pc, #100]	@ (800e9d4 <HAL_UART_MspInit+0x130>)
 800e96e:	f002 fe27 	bl	80115c0 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = RS485_RX_Pin;
 800e972:	2304      	movs	r3, #4
 800e974:	66fb      	str	r3, [r7, #108]	@ 0x6c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800e976:	2302      	movs	r3, #2
 800e978:	673b      	str	r3, [r7, #112]	@ 0x70
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800e97a:	2300      	movs	r3, #0
 800e97c:	677b      	str	r3, [r7, #116]	@ 0x74
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800e97e:	2300      	movs	r3, #0
 800e980:	67bb      	str	r3, [r7, #120]	@ 0x78
    GPIO_InitStruct.Alternate = GPIO_AF5_UART5;
 800e982:	2305      	movs	r3, #5
 800e984:	67fb      	str	r3, [r7, #124]	@ 0x7c
    HAL_GPIO_Init(RS485_RX_GPIO_Port, &GPIO_InitStruct);
 800e986:	f107 036c 	add.w	r3, r7, #108	@ 0x6c
 800e98a:	4619      	mov	r1, r3
 800e98c:	4812      	ldr	r0, [pc, #72]	@ (800e9d8 <HAL_UART_MspInit+0x134>)
 800e98e:	f002 fe17 	bl	80115c0 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = RS485_DE_Pin;
 800e992:	2310      	movs	r3, #16
 800e994:	66fb      	str	r3, [r7, #108]	@ 0x6c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800e996:	2302      	movs	r3, #2
 800e998:	673b      	str	r3, [r7, #112]	@ 0x70
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800e99a:	2300      	movs	r3, #0
 800e99c:	677b      	str	r3, [r7, #116]	@ 0x74
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800e99e:	2300      	movs	r3, #0
 800e9a0:	67bb      	str	r3, [r7, #120]	@ 0x78
    GPIO_InitStruct.Alternate = GPIO_AF8_UART5;
 800e9a2:	2308      	movs	r3, #8
 800e9a4:	67fb      	str	r3, [r7, #124]	@ 0x7c
    HAL_GPIO_Init(RS485_DE_GPIO_Port, &GPIO_InitStruct);
 800e9a6:	f107 036c 	add.w	r3, r7, #108	@ 0x6c
 800e9aa:	4619      	mov	r1, r3
 800e9ac:	480b      	ldr	r0, [pc, #44]	@ (800e9dc <HAL_UART_MspInit+0x138>)
 800e9ae:	f002 fe07 	bl	80115c0 <HAL_GPIO_Init>

    /* UART5 interrupt Init */
    HAL_NVIC_SetPriority(UART5_IRQn, 5, 0);
 800e9b2:	2200      	movs	r2, #0
 800e9b4:	2105      	movs	r1, #5
 800e9b6:	2035      	movs	r0, #53	@ 0x35
 800e9b8:	f002 f8ed 	bl	8010b96 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(UART5_IRQn);
 800e9bc:	2035      	movs	r0, #53	@ 0x35
 800e9be:	f002 f904 	bl	8010bca <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN UART5_MspInit 1 */

  /* USER CODE END UART5_MspInit 1 */
  }

}
 800e9c2:	bf00      	nop
 800e9c4:	3780      	adds	r7, #128	@ 0x80
 800e9c6:	46bd      	mov	sp, r7
 800e9c8:	bd80      	pop	{r7, pc}
 800e9ca:	bf00      	nop
 800e9cc:	40005000 	.word	0x40005000
 800e9d0:	40021000 	.word	0x40021000
 800e9d4:	48000800 	.word	0x48000800
 800e9d8:	48000c00 	.word	0x48000c00
 800e9dc:	48000400 	.word	0x48000400

0800e9e0 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 800e9e0:	b480      	push	{r7}
 800e9e2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 800e9e4:	bf00      	nop
 800e9e6:	e7fd      	b.n	800e9e4 <NMI_Handler+0x4>

0800e9e8 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 800e9e8:	b480      	push	{r7}
 800e9ea:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 800e9ec:	bf00      	nop
 800e9ee:	e7fd      	b.n	800e9ec <HardFault_Handler+0x4>

0800e9f0 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 800e9f0:	b480      	push	{r7}
 800e9f2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 800e9f4:	bf00      	nop
 800e9f6:	e7fd      	b.n	800e9f4 <MemManage_Handler+0x4>

0800e9f8 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 800e9f8:	b480      	push	{r7}
 800e9fa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 800e9fc:	bf00      	nop
 800e9fe:	e7fd      	b.n	800e9fc <BusFault_Handler+0x4>

0800ea00 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 800ea00:	b480      	push	{r7}
 800ea02:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 800ea04:	bf00      	nop
 800ea06:	e7fd      	b.n	800ea04 <UsageFault_Handler+0x4>

0800ea08 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 800ea08:	b480      	push	{r7}
 800ea0a:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 800ea0c:	bf00      	nop
 800ea0e:	46bd      	mov	sp, r7
 800ea10:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ea14:	4770      	bx	lr

0800ea16 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 800ea16:	b480      	push	{r7}
 800ea18:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 800ea1a:	bf00      	nop
 800ea1c:	46bd      	mov	sp, r7
 800ea1e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ea22:	4770      	bx	lr

0800ea24 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 800ea24:	b480      	push	{r7}
 800ea26:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 800ea28:	bf00      	nop
 800ea2a:	46bd      	mov	sp, r7
 800ea2c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ea30:	4770      	bx	lr

0800ea32 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 800ea32:	b580      	push	{r7, lr}
 800ea34:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 800ea36:	f000 f8c3 	bl	800ebc0 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 800ea3a:	bf00      	nop
 800ea3c:	bd80      	pop	{r7, pc}
	...

0800ea40 <DMA1_Channel1_IRQHandler>:

/**
  * @brief This function handles DMA1 channel1 global interrupt.
  */
void DMA1_Channel1_IRQHandler(void)
{
 800ea40:	b580      	push	{r7, lr}
 800ea42:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel1_IRQn 0 */

  /* USER CODE END DMA1_Channel1_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_adc2);
 800ea44:	4802      	ldr	r0, [pc, #8]	@ (800ea50 <DMA1_Channel1_IRQHandler+0x10>)
 800ea46:	f002 fa43 	bl	8010ed0 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel1_IRQn 1 */

  /* USER CODE END DMA1_Channel1_IRQn 1 */
}
 800ea4a:	bf00      	nop
 800ea4c:	bd80      	pop	{r7, pc}
 800ea4e:	bf00      	nop
 800ea50:	20000758 	.word	0x20000758

0800ea54 <ADC1_2_IRQHandler>:

/**
  * @brief This function handles ADC1 and ADC2 global interrupt.
  */
void ADC1_2_IRQHandler(void)
{
 800ea54:	b580      	push	{r7, lr}
 800ea56:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN ADC1_2_IRQn 0 */

  /* USER CODE END ADC1_2_IRQn 0 */
  HAL_ADC_IRQHandler(&hadc2);
 800ea58:	4802      	ldr	r0, [pc, #8]	@ (800ea64 <ADC1_2_IRQHandler+0x10>)
 800ea5a:	f000 ff97 	bl	800f98c <HAL_ADC_IRQHandler>
  /* USER CODE BEGIN ADC1_2_IRQn 1 */

  /* USER CODE END ADC1_2_IRQn 1 */
}
 800ea5e:	bf00      	nop
 800ea60:	bd80      	pop	{r7, pc}
 800ea62:	bf00      	nop
 800ea64:	200006ec 	.word	0x200006ec

0800ea68 <SPI3_IRQHandler>:

/**
  * @brief This function handles SPI3 global interrupt.
  */
void SPI3_IRQHandler(void)
{
 800ea68:	b580      	push	{r7, lr}
 800ea6a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SPI3_IRQn 0 */

  /* USER CODE END SPI3_IRQn 0 */
  HAL_SPI_IRQHandler(&hspi3);
 800ea6c:	4802      	ldr	r0, [pc, #8]	@ (800ea78 <SPI3_IRQHandler+0x10>)
 800ea6e:	f005 fa77 	bl	8013f60 <HAL_SPI_IRQHandler>
  /* USER CODE BEGIN SPI3_IRQn 1 */

  /* USER CODE END SPI3_IRQn 1 */
}
 800ea72:	bf00      	nop
 800ea74:	bd80      	pop	{r7, pc}
 800ea76:	bf00      	nop
 800ea78:	20000900 	.word	0x20000900

0800ea7c <UART5_IRQHandler>:

/**
  * @brief This function handles UART5 global interrupt / UART5 wake-up interrupt through EXTI line 35.
  */
void UART5_IRQHandler(void)
{
 800ea7c:	b580      	push	{r7, lr}
 800ea7e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UART5_IRQn 0 */

  /* USER CODE END UART5_IRQn 0 */
  HAL_UART_IRQHandler(&huart5);
 800ea80:	4802      	ldr	r0, [pc, #8]	@ (800ea8c <UART5_IRQHandler+0x10>)
 800ea82:	f006 fafb 	bl	801507c <HAL_UART_IRQHandler>
  /* USER CODE BEGIN UART5_IRQn 1 */

  /* USER CODE END UART5_IRQn 1 */
}
 800ea86:	bf00      	nop
 800ea88:	bd80      	pop	{r7, pc}
 800ea8a:	bf00      	nop
 800ea8c:	200009b0 	.word	0x200009b0

0800ea90 <TIM6_DAC_IRQHandler>:

/**
  * @brief This function handles TIM6 global interrupt, DAC1 and DAC3 channel underrun error interrupts.
  */
void TIM6_DAC_IRQHandler(void)
{
 800ea90:	b580      	push	{r7, lr}
 800ea92:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM6_DAC_IRQn 0 */

  /* USER CODE END TIM6_DAC_IRQn 0 */
  HAL_TIM_IRQHandler(&htim6);
 800ea94:	4802      	ldr	r0, [pc, #8]	@ (800eaa0 <TIM6_DAC_IRQHandler+0x10>)
 800ea96:	f005 fda3 	bl	80145e0 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM6_DAC_IRQn 1 */

  /* USER CODE END TIM6_DAC_IRQn 1 */
}
 800ea9a:	bf00      	nop
 800ea9c:	bd80      	pop	{r7, pc}
 800ea9e:	bf00      	nop
 800eaa0:	20000964 	.word	0x20000964

0800eaa4 <SystemInit>:
  * @param  None
  * @retval None
  */

void SystemInit(void)
{
 800eaa4:	b480      	push	{r7}
 800eaa6:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << (10*2))|(3UL << (11*2)));  /* set CP10 and CP11 Full Access */
 800eaa8:	4b06      	ldr	r3, [pc, #24]	@ (800eac4 <SystemInit+0x20>)
 800eaaa:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800eaae:	4a05      	ldr	r2, [pc, #20]	@ (800eac4 <SystemInit+0x20>)
 800eab0:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 800eab4:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location add offset address ------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 800eab8:	bf00      	nop
 800eaba:	46bd      	mov	sp, r7
 800eabc:	f85d 7b04 	ldr.w	r7, [sp], #4
 800eac0:	4770      	bx	lr
 800eac2:	bf00      	nop
 800eac4:	e000ed00 	.word	0xe000ed00

0800eac8 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 800eac8:	480d      	ldr	r0, [pc, #52]	@ (800eb00 <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 800eaca:	4685      	mov	sp, r0

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 800eacc:	480d      	ldr	r0, [pc, #52]	@ (800eb04 <LoopForever+0x6>)
  ldr r1, =_edata
 800eace:	490e      	ldr	r1, [pc, #56]	@ (800eb08 <LoopForever+0xa>)
  ldr r2, =_sidata
 800ead0:	4a0e      	ldr	r2, [pc, #56]	@ (800eb0c <LoopForever+0xe>)
  movs r3, #0
 800ead2:	2300      	movs	r3, #0
  b	LoopCopyDataInit
 800ead4:	e002      	b.n	800eadc <LoopCopyDataInit>

0800ead6 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800ead6:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 800ead8:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 800eada:	3304      	adds	r3, #4

0800eadc <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 800eadc:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800eade:	428c      	cmp	r4, r1
  bcc CopyDataInit
 800eae0:	d3f9      	bcc.n	800ead6 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800eae2:	4a0b      	ldr	r2, [pc, #44]	@ (800eb10 <LoopForever+0x12>)
  ldr r4, =_ebss
 800eae4:	4c0b      	ldr	r4, [pc, #44]	@ (800eb14 <LoopForever+0x16>)
  movs r3, #0
 800eae6:	2300      	movs	r3, #0
  b LoopFillZerobss
 800eae8:	e001      	b.n	800eaee <LoopFillZerobss>

0800eaea <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 800eaea:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 800eaec:	3204      	adds	r2, #4

0800eaee <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800eaee:	42a2      	cmp	r2, r4
  bcc FillZerobss
 800eaf0:	d3fb      	bcc.n	800eaea <FillZerobss>

/* Call the clock system intitialization function.*/
    bl  SystemInit
 800eaf2:	f7ff ffd7 	bl	800eaa4 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 800eaf6:	f008 fcb1 	bl	801745c <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 800eafa:	f7ff f867 	bl	800dbcc <main>

0800eafe <LoopForever>:

LoopForever:
    b LoopForever
 800eafe:	e7fe      	b.n	800eafe <LoopForever>
  ldr   r0, =_estack
 800eb00:	2001c000 	.word	0x2001c000
  ldr r0, =_sdata
 800eb04:	20000000 	.word	0x20000000
  ldr r1, =_edata
 800eb08:	2000004c 	.word	0x2000004c
  ldr r2, =_sidata
 800eb0c:	08017628 	.word	0x08017628
  ldr r2, =_sbss
 800eb10:	20000050 	.word	0x20000050
  ldr r4, =_ebss
 800eb14:	20000a44 	.word	0x20000a44

0800eb18 <ADC3_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 800eb18:	e7fe      	b.n	800eb18 <ADC3_IRQHandler>

0800eb1a <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 800eb1a:	b580      	push	{r7, lr}
 800eb1c:	b082      	sub	sp, #8
 800eb1e:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 800eb20:	2300      	movs	r3, #0
 800eb22:	71fb      	strb	r3, [r7, #7]
#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 800eb24:	2003      	movs	r0, #3
 800eb26:	f002 f82b 	bl	8010b80 <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 800eb2a:	200f      	movs	r0, #15
 800eb2c:	f000 f80e 	bl	800eb4c <HAL_InitTick>
 800eb30:	4603      	mov	r3, r0
 800eb32:	2b00      	cmp	r3, #0
 800eb34:	d002      	beq.n	800eb3c <HAL_Init+0x22>
  {
    status = HAL_ERROR;
 800eb36:	2301      	movs	r3, #1
 800eb38:	71fb      	strb	r3, [r7, #7]
 800eb3a:	e001      	b.n	800eb40 <HAL_Init+0x26>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 800eb3c:	f7ff fbdc 	bl	800e2f8 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 800eb40:	79fb      	ldrb	r3, [r7, #7]

}
 800eb42:	4618      	mov	r0, r3
 800eb44:	3708      	adds	r7, #8
 800eb46:	46bd      	mov	sp, r7
 800eb48:	bd80      	pop	{r7, pc}
	...

0800eb4c <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 800eb4c:	b580      	push	{r7, lr}
 800eb4e:	b084      	sub	sp, #16
 800eb50:	af00      	add	r7, sp, #0
 800eb52:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 800eb54:	2300      	movs	r3, #0
 800eb56:	73fb      	strb	r3, [r7, #15]

  if (uwTickFreq != 0U)
 800eb58:	4b16      	ldr	r3, [pc, #88]	@ (800ebb4 <HAL_InitTick+0x68>)
 800eb5a:	681b      	ldr	r3, [r3, #0]
 800eb5c:	2b00      	cmp	r3, #0
 800eb5e:	d022      	beq.n	800eba6 <HAL_InitTick+0x5a>
  {
    /* Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) == 0U)
 800eb60:	4b15      	ldr	r3, [pc, #84]	@ (800ebb8 <HAL_InitTick+0x6c>)
 800eb62:	681a      	ldr	r2, [r3, #0]
 800eb64:	4b13      	ldr	r3, [pc, #76]	@ (800ebb4 <HAL_InitTick+0x68>)
 800eb66:	681b      	ldr	r3, [r3, #0]
 800eb68:	f44f 717a 	mov.w	r1, #1000	@ 0x3e8
 800eb6c:	fbb1 f3f3 	udiv	r3, r1, r3
 800eb70:	fbb2 f3f3 	udiv	r3, r2, r3
 800eb74:	4618      	mov	r0, r3
 800eb76:	f002 f836 	bl	8010be6 <HAL_SYSTICK_Config>
 800eb7a:	4603      	mov	r3, r0
 800eb7c:	2b00      	cmp	r3, #0
 800eb7e:	d10f      	bne.n	800eba0 <HAL_InitTick+0x54>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 800eb80:	687b      	ldr	r3, [r7, #4]
 800eb82:	2b0f      	cmp	r3, #15
 800eb84:	d809      	bhi.n	800eb9a <HAL_InitTick+0x4e>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 800eb86:	2200      	movs	r2, #0
 800eb88:	6879      	ldr	r1, [r7, #4]
 800eb8a:	f04f 30ff 	mov.w	r0, #4294967295
 800eb8e:	f002 f802 	bl	8010b96 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 800eb92:	4a0a      	ldr	r2, [pc, #40]	@ (800ebbc <HAL_InitTick+0x70>)
 800eb94:	687b      	ldr	r3, [r7, #4]
 800eb96:	6013      	str	r3, [r2, #0]
 800eb98:	e007      	b.n	800ebaa <HAL_InitTick+0x5e>
      }
      else
      {
        status = HAL_ERROR;
 800eb9a:	2301      	movs	r3, #1
 800eb9c:	73fb      	strb	r3, [r7, #15]
 800eb9e:	e004      	b.n	800ebaa <HAL_InitTick+0x5e>
      }
    }
    else
    {
      status = HAL_ERROR;
 800eba0:	2301      	movs	r3, #1
 800eba2:	73fb      	strb	r3, [r7, #15]
 800eba4:	e001      	b.n	800ebaa <HAL_InitTick+0x5e>
    }
  }
  else
  {
    status = HAL_ERROR;
 800eba6:	2301      	movs	r3, #1
 800eba8:	73fb      	strb	r3, [r7, #15]
  }

  /* Return function status */
  return status;
 800ebaa:	7bfb      	ldrb	r3, [r7, #15]
}
 800ebac:	4618      	mov	r0, r3
 800ebae:	3710      	adds	r7, #16
 800ebb0:	46bd      	mov	sp, r7
 800ebb2:	bd80      	pop	{r7, pc}
 800ebb4:	20000028 	.word	0x20000028
 800ebb8:	20000020 	.word	0x20000020
 800ebbc:	20000024 	.word	0x20000024

0800ebc0 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 800ebc0:	b480      	push	{r7}
 800ebc2:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 800ebc4:	4b05      	ldr	r3, [pc, #20]	@ (800ebdc <HAL_IncTick+0x1c>)
 800ebc6:	681a      	ldr	r2, [r3, #0]
 800ebc8:	4b05      	ldr	r3, [pc, #20]	@ (800ebe0 <HAL_IncTick+0x20>)
 800ebca:	681b      	ldr	r3, [r3, #0]
 800ebcc:	4413      	add	r3, r2
 800ebce:	4a03      	ldr	r2, [pc, #12]	@ (800ebdc <HAL_IncTick+0x1c>)
 800ebd0:	6013      	str	r3, [r2, #0]
}
 800ebd2:	bf00      	nop
 800ebd4:	46bd      	mov	sp, r7
 800ebd6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ebda:	4770      	bx	lr
 800ebdc:	20000a40 	.word	0x20000a40
 800ebe0:	20000028 	.word	0x20000028

0800ebe4 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 800ebe4:	b480      	push	{r7}
 800ebe6:	af00      	add	r7, sp, #0
  return uwTick;
 800ebe8:	4b03      	ldr	r3, [pc, #12]	@ (800ebf8 <HAL_GetTick+0x14>)
 800ebea:	681b      	ldr	r3, [r3, #0]
}
 800ebec:	4618      	mov	r0, r3
 800ebee:	46bd      	mov	sp, r7
 800ebf0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ebf4:	4770      	bx	lr
 800ebf6:	bf00      	nop
 800ebf8:	20000a40 	.word	0x20000a40

0800ebfc <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 800ebfc:	b580      	push	{r7, lr}
 800ebfe:	b084      	sub	sp, #16
 800ec00:	af00      	add	r7, sp, #0
 800ec02:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 800ec04:	f7ff ffee 	bl	800ebe4 <HAL_GetTick>
 800ec08:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 800ec0a:	687b      	ldr	r3, [r7, #4]
 800ec0c:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 800ec0e:	68fb      	ldr	r3, [r7, #12]
 800ec10:	f1b3 3fff 	cmp.w	r3, #4294967295
 800ec14:	d004      	beq.n	800ec20 <HAL_Delay+0x24>
  {
    wait += (uint32_t)(uwTickFreq);
 800ec16:	4b09      	ldr	r3, [pc, #36]	@ (800ec3c <HAL_Delay+0x40>)
 800ec18:	681b      	ldr	r3, [r3, #0]
 800ec1a:	68fa      	ldr	r2, [r7, #12]
 800ec1c:	4413      	add	r3, r2
 800ec1e:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 800ec20:	bf00      	nop
 800ec22:	f7ff ffdf 	bl	800ebe4 <HAL_GetTick>
 800ec26:	4602      	mov	r2, r0
 800ec28:	68bb      	ldr	r3, [r7, #8]
 800ec2a:	1ad3      	subs	r3, r2, r3
 800ec2c:	68fa      	ldr	r2, [r7, #12]
 800ec2e:	429a      	cmp	r2, r3
 800ec30:	d8f7      	bhi.n	800ec22 <HAL_Delay+0x26>
  {
  }
}
 800ec32:	bf00      	nop
 800ec34:	bf00      	nop
 800ec36:	3710      	adds	r7, #16
 800ec38:	46bd      	mov	sp, r7
 800ec3a:	bd80      	pop	{r7, pc}
 800ec3c:	20000028 	.word	0x20000028

0800ec40 <LL_ADC_SetCommonClock>:
  *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV128
  *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV256
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonClock(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t CommonClock)
{
 800ec40:	b480      	push	{r7}
 800ec42:	b083      	sub	sp, #12
 800ec44:	af00      	add	r7, sp, #0
 800ec46:	6078      	str	r0, [r7, #4]
 800ec48:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_CKMODE | ADC_CCR_PRESC, CommonClock);
 800ec4a:	687b      	ldr	r3, [r7, #4]
 800ec4c:	689b      	ldr	r3, [r3, #8]
 800ec4e:	f423 127c 	bic.w	r2, r3, #4128768	@ 0x3f0000
 800ec52:	683b      	ldr	r3, [r7, #0]
 800ec54:	431a      	orrs	r2, r3
 800ec56:	687b      	ldr	r3, [r7, #4]
 800ec58:	609a      	str	r2, [r3, #8]
}
 800ec5a:	bf00      	nop
 800ec5c:	370c      	adds	r7, #12
 800ec5e:	46bd      	mov	sp, r7
 800ec60:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ec64:	4770      	bx	lr

0800ec66 <LL_ADC_SetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonPathInternalCh(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t PathInternal)
{
 800ec66:	b480      	push	{r7}
 800ec68:	b083      	sub	sp, #12
 800ec6a:	af00      	add	r7, sp, #0
 800ec6c:	6078      	str	r0, [r7, #4]
 800ec6e:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_VSENSESEL | ADC_CCR_VBATSEL, PathInternal);
 800ec70:	687b      	ldr	r3, [r7, #4]
 800ec72:	689b      	ldr	r3, [r3, #8]
 800ec74:	f023 72e0 	bic.w	r2, r3, #29360128	@ 0x1c00000
 800ec78:	683b      	ldr	r3, [r7, #0]
 800ec7a:	431a      	orrs	r2, r3
 800ec7c:	687b      	ldr	r3, [r7, #4]
 800ec7e:	609a      	str	r2, [r3, #8]
}
 800ec80:	bf00      	nop
 800ec82:	370c      	adds	r7, #12
 800ec84:	46bd      	mov	sp, r7
 800ec86:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ec8a:	4770      	bx	lr

0800ec8c <LL_ADC_GetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_VREFINT
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  */
__STATIC_INLINE uint32_t LL_ADC_GetCommonPathInternalCh(ADC_Common_TypeDef *ADCxy_COMMON)
{
 800ec8c:	b480      	push	{r7}
 800ec8e:	b083      	sub	sp, #12
 800ec90:	af00      	add	r7, sp, #0
 800ec92:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_VSENSESEL | ADC_CCR_VBATSEL));
 800ec94:	687b      	ldr	r3, [r7, #4]
 800ec96:	689b      	ldr	r3, [r3, #8]
 800ec98:	f003 73e0 	and.w	r3, r3, #29360128	@ 0x1c00000
}
 800ec9c:	4618      	mov	r0, r3
 800ec9e:	370c      	adds	r7, #12
 800eca0:	46bd      	mov	sp, r7
 800eca2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800eca6:	4770      	bx	lr

0800eca8 <LL_ADC_SetOffset>:
  *             Other channels are slow channels  allows: 6.5 (sampling) + 12.5 (conversion) = 19 ADC clock cycles (fADC) to convert in 12-bit resolution.\n
  * @param  OffsetLevel Value between Min_Data=0x000 and Max_Data=0xFFF
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffset(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t Channel, uint32_t OffsetLevel)
{
 800eca8:	b480      	push	{r7}
 800ecaa:	b087      	sub	sp, #28
 800ecac:	af00      	add	r7, sp, #0
 800ecae:	60f8      	str	r0, [r7, #12]
 800ecb0:	60b9      	str	r1, [r7, #8]
 800ecb2:	607a      	str	r2, [r7, #4]
 800ecb4:	603b      	str	r3, [r7, #0]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 800ecb6:	68fb      	ldr	r3, [r7, #12]
 800ecb8:	3360      	adds	r3, #96	@ 0x60
 800ecba:	461a      	mov	r2, r3
 800ecbc:	68bb      	ldr	r3, [r7, #8]
 800ecbe:	009b      	lsls	r3, r3, #2
 800ecc0:	4413      	add	r3, r2
 800ecc2:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 800ecc4:	697b      	ldr	r3, [r7, #20]
 800ecc6:	681a      	ldr	r2, [r3, #0]
 800ecc8:	4b08      	ldr	r3, [pc, #32]	@ (800ecec <LL_ADC_SetOffset+0x44>)
 800ecca:	4013      	ands	r3, r2
 800eccc:	687a      	ldr	r2, [r7, #4]
 800ecce:	f002 41f8 	and.w	r1, r2, #2080374784	@ 0x7c000000
 800ecd2:	683a      	ldr	r2, [r7, #0]
 800ecd4:	430a      	orrs	r2, r1
 800ecd6:	4313      	orrs	r3, r2
 800ecd8:	f043 4200 	orr.w	r2, r3, #2147483648	@ 0x80000000
 800ecdc:	697b      	ldr	r3, [r7, #20]
 800ecde:	601a      	str	r2, [r3, #0]
             ADC_OFR1_OFFSET1_EN | ADC_OFR1_OFFSET1_CH | ADC_OFR1_OFFSET1,
             ADC_OFR1_OFFSET1_EN | (Channel & ADC_CHANNEL_ID_NUMBER_MASK) | OffsetLevel);
}
 800ece0:	bf00      	nop
 800ece2:	371c      	adds	r7, #28
 800ece4:	46bd      	mov	sp, r7
 800ece6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ecea:	4770      	bx	lr
 800ecec:	03fff000 	.word	0x03fff000

0800ecf0 <LL_ADC_GetOffsetChannel>:
  *         (1, 2, 3, 4, 5, 7) For ADC channel read back from ADC register,
  *                      comparison with internal channel parameter to be done
  *                      using helper macro @ref __LL_ADC_CHANNEL_INTERNAL_TO_EXTERNAL().
  */
__STATIC_INLINE uint32_t LL_ADC_GetOffsetChannel(ADC_TypeDef *ADCx, uint32_t Offsety)
{
 800ecf0:	b480      	push	{r7}
 800ecf2:	b085      	sub	sp, #20
 800ecf4:	af00      	add	r7, sp, #0
 800ecf6:	6078      	str	r0, [r7, #4]
 800ecf8:	6039      	str	r1, [r7, #0]
  const __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 800ecfa:	687b      	ldr	r3, [r7, #4]
 800ecfc:	3360      	adds	r3, #96	@ 0x60
 800ecfe:	461a      	mov	r2, r3
 800ed00:	683b      	ldr	r3, [r7, #0]
 800ed02:	009b      	lsls	r3, r3, #2
 800ed04:	4413      	add	r3, r2
 800ed06:	60fb      	str	r3, [r7, #12]

  return (uint32_t) READ_BIT(*preg, ADC_OFR1_OFFSET1_CH);
 800ed08:	68fb      	ldr	r3, [r7, #12]
 800ed0a:	681b      	ldr	r3, [r3, #0]
 800ed0c:	f003 43f8 	and.w	r3, r3, #2080374784	@ 0x7c000000
}
 800ed10:	4618      	mov	r0, r3
 800ed12:	3714      	adds	r7, #20
 800ed14:	46bd      	mov	sp, r7
 800ed16:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ed1a:	4770      	bx	lr

0800ed1c <LL_ADC_SetOffsetState>:
  *         @arg @ref LL_ADC_OFFSET_DISABLE
  *         @arg @ref LL_ADC_OFFSET_ENABLE
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffsetState(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t OffsetState)
{
 800ed1c:	b480      	push	{r7}
 800ed1e:	b087      	sub	sp, #28
 800ed20:	af00      	add	r7, sp, #0
 800ed22:	60f8      	str	r0, [r7, #12]
 800ed24:	60b9      	str	r1, [r7, #8]
 800ed26:	607a      	str	r2, [r7, #4]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 800ed28:	68fb      	ldr	r3, [r7, #12]
 800ed2a:	3360      	adds	r3, #96	@ 0x60
 800ed2c:	461a      	mov	r2, r3
 800ed2e:	68bb      	ldr	r3, [r7, #8]
 800ed30:	009b      	lsls	r3, r3, #2
 800ed32:	4413      	add	r3, r2
 800ed34:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 800ed36:	697b      	ldr	r3, [r7, #20]
 800ed38:	681b      	ldr	r3, [r3, #0]
 800ed3a:	f023 4200 	bic.w	r2, r3, #2147483648	@ 0x80000000
 800ed3e:	687b      	ldr	r3, [r7, #4]
 800ed40:	431a      	orrs	r2, r3
 800ed42:	697b      	ldr	r3, [r7, #20]
 800ed44:	601a      	str	r2, [r3, #0]
             ADC_OFR1_OFFSET1_EN,
             OffsetState);
}
 800ed46:	bf00      	nop
 800ed48:	371c      	adds	r7, #28
 800ed4a:	46bd      	mov	sp, r7
 800ed4c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ed50:	4770      	bx	lr

0800ed52 <LL_ADC_SetOffsetSign>:
  *         @arg @ref LL_ADC_OFFSET_SIGN_NEGATIVE
  *         @arg @ref LL_ADC_OFFSET_SIGN_POSITIVE
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffsetSign(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t OffsetSign)
{
 800ed52:	b480      	push	{r7}
 800ed54:	b087      	sub	sp, #28
 800ed56:	af00      	add	r7, sp, #0
 800ed58:	60f8      	str	r0, [r7, #12]
 800ed5a:	60b9      	str	r1, [r7, #8]
 800ed5c:	607a      	str	r2, [r7, #4]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 800ed5e:	68fb      	ldr	r3, [r7, #12]
 800ed60:	3360      	adds	r3, #96	@ 0x60
 800ed62:	461a      	mov	r2, r3
 800ed64:	68bb      	ldr	r3, [r7, #8]
 800ed66:	009b      	lsls	r3, r3, #2
 800ed68:	4413      	add	r3, r2
 800ed6a:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 800ed6c:	697b      	ldr	r3, [r7, #20]
 800ed6e:	681b      	ldr	r3, [r3, #0]
 800ed70:	f023 7280 	bic.w	r2, r3, #16777216	@ 0x1000000
 800ed74:	687b      	ldr	r3, [r7, #4]
 800ed76:	431a      	orrs	r2, r3
 800ed78:	697b      	ldr	r3, [r7, #20]
 800ed7a:	601a      	str	r2, [r3, #0]
             ADC_OFR1_OFFSETPOS,
             OffsetSign);
}
 800ed7c:	bf00      	nop
 800ed7e:	371c      	adds	r7, #28
 800ed80:	46bd      	mov	sp, r7
 800ed82:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ed86:	4770      	bx	lr

0800ed88 <LL_ADC_SetOffsetSaturation>:
  *         @arg @ref LL_ADC_OFFSET_SATURATION_ENABLE
  *         @arg @ref LL_ADC_OFFSET_SATURATION_DISABLE
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffsetSaturation(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t OffsetSaturation)
{
 800ed88:	b480      	push	{r7}
 800ed8a:	b087      	sub	sp, #28
 800ed8c:	af00      	add	r7, sp, #0
 800ed8e:	60f8      	str	r0, [r7, #12]
 800ed90:	60b9      	str	r1, [r7, #8]
 800ed92:	607a      	str	r2, [r7, #4]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 800ed94:	68fb      	ldr	r3, [r7, #12]
 800ed96:	3360      	adds	r3, #96	@ 0x60
 800ed98:	461a      	mov	r2, r3
 800ed9a:	68bb      	ldr	r3, [r7, #8]
 800ed9c:	009b      	lsls	r3, r3, #2
 800ed9e:	4413      	add	r3, r2
 800eda0:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 800eda2:	697b      	ldr	r3, [r7, #20]
 800eda4:	681b      	ldr	r3, [r3, #0]
 800eda6:	f023 7200 	bic.w	r2, r3, #33554432	@ 0x2000000
 800edaa:	687b      	ldr	r3, [r7, #4]
 800edac:	431a      	orrs	r2, r3
 800edae:	697b      	ldr	r3, [r7, #20]
 800edb0:	601a      	str	r2, [r3, #0]
             ADC_OFR1_SATEN,
             OffsetSaturation);
}
 800edb2:	bf00      	nop
 800edb4:	371c      	adds	r7, #28
 800edb6:	46bd      	mov	sp, r7
 800edb8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800edbc:	4770      	bx	lr

0800edbe <LL_ADC_SetSamplingTimeCommonConfig>:
  *         @arg @ref LL_ADC_SAMPLINGTIME_COMMON_DEFAULT
  *         @arg @ref LL_ADC_SAMPLINGTIME_COMMON_3C5_REPL_2C5
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetSamplingTimeCommonConfig(ADC_TypeDef *ADCx, uint32_t SamplingTimeCommonConfig)
{
 800edbe:	b480      	push	{r7}
 800edc0:	b083      	sub	sp, #12
 800edc2:	af00      	add	r7, sp, #0
 800edc4:	6078      	str	r0, [r7, #4]
 800edc6:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCx->SMPR1, ADC_SMPR1_SMPPLUS, SamplingTimeCommonConfig);
 800edc8:	687b      	ldr	r3, [r7, #4]
 800edca:	695b      	ldr	r3, [r3, #20]
 800edcc:	f023 4200 	bic.w	r2, r3, #2147483648	@ 0x80000000
 800edd0:	683b      	ldr	r3, [r7, #0]
 800edd2:	431a      	orrs	r2, r3
 800edd4:	687b      	ldr	r3, [r7, #4]
 800edd6:	615a      	str	r2, [r3, #20]
}
 800edd8:	bf00      	nop
 800edda:	370c      	adds	r7, #12
 800eddc:	46bd      	mov	sp, r7
 800edde:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ede2:	4770      	bx	lr

0800ede4 <LL_ADC_REG_IsTriggerSourceSWStart>:
  * @param  ADCx ADC instance
  * @retval Value "0" if trigger source external trigger
  *         Value "1" if trigger source SW start.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsTriggerSourceSWStart(ADC_TypeDef *ADCx)
{
 800ede4:	b480      	push	{r7}
 800ede6:	b083      	sub	sp, #12
 800ede8:	af00      	add	r7, sp, #0
 800edea:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CFGR, ADC_CFGR_EXTEN) == (LL_ADC_REG_TRIG_SOFTWARE & ADC_CFGR_EXTEN)) ? 1UL : 0UL);
 800edec:	687b      	ldr	r3, [r7, #4]
 800edee:	68db      	ldr	r3, [r3, #12]
 800edf0:	f403 6340 	and.w	r3, r3, #3072	@ 0xc00
 800edf4:	2b00      	cmp	r3, #0
 800edf6:	d101      	bne.n	800edfc <LL_ADC_REG_IsTriggerSourceSWStart+0x18>
 800edf8:	2301      	movs	r3, #1
 800edfa:	e000      	b.n	800edfe <LL_ADC_REG_IsTriggerSourceSWStart+0x1a>
 800edfc:	2300      	movs	r3, #0
}
 800edfe:	4618      	mov	r0, r3
 800ee00:	370c      	adds	r7, #12
 800ee02:	46bd      	mov	sp, r7
 800ee04:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ee08:	4770      	bx	lr

0800ee0a <LL_ADC_REG_SetSequencerRanks>:
  *         (8) On STM32G4, fast channel allows: 2.5 (sampling) + 12.5 (conversion) = 15 ADC clock cycles (fADC) to convert in 12-bit resolution.
  *             Other channels are slow channels  allows: 6.5 (sampling) + 12.5 (conversion) = 19 ADC clock cycles (fADC) to convert in 12-bit resolution.\n
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_SetSequencerRanks(ADC_TypeDef *ADCx, uint32_t Rank, uint32_t Channel)
{
 800ee0a:	b480      	push	{r7}
 800ee0c:	b087      	sub	sp, #28
 800ee0e:	af00      	add	r7, sp, #0
 800ee10:	60f8      	str	r0, [r7, #12]
 800ee12:	60b9      	str	r1, [r7, #8]
 800ee14:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "Channel" with bits position          */
  /* in register and register position depending on parameter "Rank".         */
  /* Parameters "Rank" and "Channel" are used with masks because containing   */
  /* other bits reserved for other purpose.                                   */
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SQR1, ((Rank & ADC_REG_SQRX_REGOFFSET_MASK) >> ADC_SQRX_REGOFFSET_POS));
 800ee16:	68fb      	ldr	r3, [r7, #12]
 800ee18:	3330      	adds	r3, #48	@ 0x30
 800ee1a:	461a      	mov	r2, r3
 800ee1c:	68bb      	ldr	r3, [r7, #8]
 800ee1e:	0a1b      	lsrs	r3, r3, #8
 800ee20:	009b      	lsls	r3, r3, #2
 800ee22:	f003 030c 	and.w	r3, r3, #12
 800ee26:	4413      	add	r3, r2
 800ee28:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 800ee2a:	697b      	ldr	r3, [r7, #20]
 800ee2c:	681a      	ldr	r2, [r3, #0]
 800ee2e:	68bb      	ldr	r3, [r7, #8]
 800ee30:	f003 031f 	and.w	r3, r3, #31
 800ee34:	211f      	movs	r1, #31
 800ee36:	fa01 f303 	lsl.w	r3, r1, r3
 800ee3a:	43db      	mvns	r3, r3
 800ee3c:	401a      	ands	r2, r3
 800ee3e:	687b      	ldr	r3, [r7, #4]
 800ee40:	0e9b      	lsrs	r3, r3, #26
 800ee42:	f003 011f 	and.w	r1, r3, #31
 800ee46:	68bb      	ldr	r3, [r7, #8]
 800ee48:	f003 031f 	and.w	r3, r3, #31
 800ee4c:	fa01 f303 	lsl.w	r3, r1, r3
 800ee50:	431a      	orrs	r2, r3
 800ee52:	697b      	ldr	r3, [r7, #20]
 800ee54:	601a      	str	r2, [r3, #0]
             ADC_CHANNEL_ID_NUMBER_MASK_POSBIT0 << (Rank & ADC_REG_RANK_ID_SQRX_MASK),
             ((Channel & ADC_CHANNEL_ID_NUMBER_MASK) >> ADC_CHANNEL_ID_NUMBER_BITOFFSET_POS) << (Rank & ADC_REG_RANK_ID_SQRX_MASK));
}
 800ee56:	bf00      	nop
 800ee58:	371c      	adds	r7, #28
 800ee5a:	46bd      	mov	sp, r7
 800ee5c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ee60:	4770      	bx	lr

0800ee62 <LL_ADC_INJ_IsTriggerSourceSWStart>:
  * @param  ADCx ADC instance
  * @retval Value "0" if trigger source external trigger
  *         Value "1" if trigger source SW start.
  */
__STATIC_INLINE uint32_t LL_ADC_INJ_IsTriggerSourceSWStart(ADC_TypeDef *ADCx)
{
 800ee62:	b480      	push	{r7}
 800ee64:	b083      	sub	sp, #12
 800ee66:	af00      	add	r7, sp, #0
 800ee68:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->JSQR, ADC_JSQR_JEXTEN) == (LL_ADC_INJ_TRIG_SOFTWARE & ADC_JSQR_JEXTEN)) ? 1UL : 0UL);
 800ee6a:	687b      	ldr	r3, [r7, #4]
 800ee6c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800ee6e:	f403 73c0 	and.w	r3, r3, #384	@ 0x180
 800ee72:	2b00      	cmp	r3, #0
 800ee74:	d101      	bne.n	800ee7a <LL_ADC_INJ_IsTriggerSourceSWStart+0x18>
 800ee76:	2301      	movs	r3, #1
 800ee78:	e000      	b.n	800ee7c <LL_ADC_INJ_IsTriggerSourceSWStart+0x1a>
 800ee7a:	2300      	movs	r3, #0
}
 800ee7c:	4618      	mov	r0, r3
 800ee7e:	370c      	adds	r7, #12
 800ee80:	46bd      	mov	sp, r7
 800ee82:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ee86:	4770      	bx	lr

0800ee88 <LL_ADC_SetChannelSamplingTime>:
  *             can be replaced by 3.5 ADC clock cycles.
  *             Refer to function @ref LL_ADC_SetSamplingTimeCommonConfig().
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSamplingTime(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SamplingTime)
{
 800ee88:	b480      	push	{r7}
 800ee8a:	b087      	sub	sp, #28
 800ee8c:	af00      	add	r7, sp, #0
 800ee8e:	60f8      	str	r0, [r7, #12]
 800ee90:	60b9      	str	r1, [r7, #8]
 800ee92:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "SamplingTime" with bits position     */
  /* in register and register position depending on parameter "Channel".      */
  /* Parameter "Channel" is used with masks because containing                */
  /* other bits reserved for other purpose.                                   */
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SMPR1, ((Channel & ADC_CHANNEL_SMPRX_REGOFFSET_MASK) >> ADC_SMPRX_REGOFFSET_POS));
 800ee94:	68fb      	ldr	r3, [r7, #12]
 800ee96:	3314      	adds	r3, #20
 800ee98:	461a      	mov	r2, r3
 800ee9a:	68bb      	ldr	r3, [r7, #8]
 800ee9c:	0e5b      	lsrs	r3, r3, #25
 800ee9e:	009b      	lsls	r3, r3, #2
 800eea0:	f003 0304 	and.w	r3, r3, #4
 800eea4:	4413      	add	r3, r2
 800eea6:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 800eea8:	697b      	ldr	r3, [r7, #20]
 800eeaa:	681a      	ldr	r2, [r3, #0]
 800eeac:	68bb      	ldr	r3, [r7, #8]
 800eeae:	0d1b      	lsrs	r3, r3, #20
 800eeb0:	f003 031f 	and.w	r3, r3, #31
 800eeb4:	2107      	movs	r1, #7
 800eeb6:	fa01 f303 	lsl.w	r3, r1, r3
 800eeba:	43db      	mvns	r3, r3
 800eebc:	401a      	ands	r2, r3
 800eebe:	68bb      	ldr	r3, [r7, #8]
 800eec0:	0d1b      	lsrs	r3, r3, #20
 800eec2:	f003 031f 	and.w	r3, r3, #31
 800eec6:	6879      	ldr	r1, [r7, #4]
 800eec8:	fa01 f303 	lsl.w	r3, r1, r3
 800eecc:	431a      	orrs	r2, r3
 800eece:	697b      	ldr	r3, [r7, #20]
 800eed0:	601a      	str	r2, [r3, #0]
             ADC_SMPR1_SMP0 << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BITOFFSET_POS),
             SamplingTime   << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BITOFFSET_POS));
}
 800eed2:	bf00      	nop
 800eed4:	371c      	adds	r7, #28
 800eed6:	46bd      	mov	sp, r7
 800eed8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800eedc:	4770      	bx	lr
	...

0800eee0 <LL_ADC_SetChannelSingleDiff>:
  *         @arg @ref LL_ADC_SINGLE_ENDED
  *         @arg @ref LL_ADC_DIFFERENTIAL_ENDED
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSingleDiff(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SingleDiff)
{
 800eee0:	b480      	push	{r7}
 800eee2:	b085      	sub	sp, #20
 800eee4:	af00      	add	r7, sp, #0
 800eee6:	60f8      	str	r0, [r7, #12]
 800eee8:	60b9      	str	r1, [r7, #8]
 800eeea:	607a      	str	r2, [r7, #4]
  /* Bits for single or differential mode selection for each channel are set  */
  /* to 1 only when the differential mode is selected, and to 0 when the      */
  /* single mode is selected.                                                 */
  
  if (SingleDiff == LL_ADC_DIFFERENTIAL_ENDED)
 800eeec:	687b      	ldr	r3, [r7, #4]
 800eeee:	4a0f      	ldr	r2, [pc, #60]	@ (800ef2c <LL_ADC_SetChannelSingleDiff+0x4c>)
 800eef0:	4293      	cmp	r3, r2
 800eef2:	d10a      	bne.n	800ef0a <LL_ADC_SetChannelSingleDiff+0x2a>
  {
    SET_BIT(ADCx->DIFSEL,
 800eef4:	68fb      	ldr	r3, [r7, #12]
 800eef6:	f8d3 20b0 	ldr.w	r2, [r3, #176]	@ 0xb0
 800eefa:	68bb      	ldr	r3, [r7, #8]
 800eefc:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800ef00:	431a      	orrs	r2, r3
 800ef02:	68fb      	ldr	r3, [r7, #12]
 800ef04:	f8c3 20b0 	str.w	r2, [r3, #176]	@ 0xb0
  else
  {
    CLEAR_BIT(ADCx->DIFSEL,
            Channel & ADC_SINGLEDIFF_CHANNEL_MASK);
  }
}
 800ef08:	e00a      	b.n	800ef20 <LL_ADC_SetChannelSingleDiff+0x40>
    CLEAR_BIT(ADCx->DIFSEL,
 800ef0a:	68fb      	ldr	r3, [r7, #12]
 800ef0c:	f8d3 20b0 	ldr.w	r2, [r3, #176]	@ 0xb0
 800ef10:	68bb      	ldr	r3, [r7, #8]
 800ef12:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800ef16:	43db      	mvns	r3, r3
 800ef18:	401a      	ands	r2, r3
 800ef1a:	68fb      	ldr	r3, [r7, #12]
 800ef1c:	f8c3 20b0 	str.w	r2, [r3, #176]	@ 0xb0
}
 800ef20:	bf00      	nop
 800ef22:	3714      	adds	r7, #20
 800ef24:	46bd      	mov	sp, r7
 800ef26:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ef2a:	4770      	bx	lr
 800ef2c:	407f0000 	.word	0x407f0000

0800ef30 <LL_ADC_GetMultimode>:
  *         @arg @ref LL_ADC_MULTI_DUAL_REG_SIM_INJ_SIM
  *         @arg @ref LL_ADC_MULTI_DUAL_REG_SIM_INJ_ALT
  *         @arg @ref LL_ADC_MULTI_DUAL_REG_INT_INJ_SIM
  */
__STATIC_INLINE uint32_t LL_ADC_GetMultimode(ADC_Common_TypeDef *ADCxy_COMMON)
{
 800ef30:	b480      	push	{r7}
 800ef32:	b083      	sub	sp, #12
 800ef34:	af00      	add	r7, sp, #0
 800ef36:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_DUAL));
 800ef38:	687b      	ldr	r3, [r7, #4]
 800ef3a:	689b      	ldr	r3, [r3, #8]
 800ef3c:	f003 031f 	and.w	r3, r3, #31
}
 800ef40:	4618      	mov	r0, r3
 800ef42:	370c      	adds	r7, #12
 800ef44:	46bd      	mov	sp, r7
 800ef46:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ef4a:	4770      	bx	lr

0800ef4c <LL_ADC_GetMultiDMATransfer>:
  *         @arg @ref LL_ADC_MULTI_REG_DMA_LIMIT_RES8_6B
  *         @arg @ref LL_ADC_MULTI_REG_DMA_UNLMT_RES12_10B
  *         @arg @ref LL_ADC_MULTI_REG_DMA_UNLMT_RES8_6B
  */
__STATIC_INLINE uint32_t LL_ADC_GetMultiDMATransfer(ADC_Common_TypeDef *ADCxy_COMMON)
{
 800ef4c:	b480      	push	{r7}
 800ef4e:	b083      	sub	sp, #12
 800ef50:	af00      	add	r7, sp, #0
 800ef52:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_MDMA | ADC_CCR_DMACFG));
 800ef54:	687b      	ldr	r3, [r7, #4]
 800ef56:	689b      	ldr	r3, [r3, #8]
 800ef58:	f403 4360 	and.w	r3, r3, #57344	@ 0xe000
}
 800ef5c:	4618      	mov	r0, r3
 800ef5e:	370c      	adds	r7, #12
 800ef60:	46bd      	mov	sp, r7
 800ef62:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ef66:	4770      	bx	lr

0800ef68 <LL_ADC_DisableDeepPowerDown>:
  * @rmtoll CR       DEEPPWD        LL_ADC_DisableDeepPowerDown
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_DisableDeepPowerDown(ADC_TypeDef *ADCx)
{
 800ef68:	b480      	push	{r7}
 800ef6a:	b083      	sub	sp, #12
 800ef6c:	af00      	add	r7, sp, #0
 800ef6e:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  CLEAR_BIT(ADCx->CR, (ADC_CR_DEEPPWD | ADC_CR_BITS_PROPERTY_RS));
 800ef70:	687b      	ldr	r3, [r7, #4]
 800ef72:	689b      	ldr	r3, [r3, #8]
 800ef74:	f023 4320 	bic.w	r3, r3, #2684354560	@ 0xa0000000
 800ef78:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 800ef7c:	687a      	ldr	r2, [r7, #4]
 800ef7e:	6093      	str	r3, [r2, #8]
}
 800ef80:	bf00      	nop
 800ef82:	370c      	adds	r7, #12
 800ef84:	46bd      	mov	sp, r7
 800ef86:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ef8a:	4770      	bx	lr

0800ef8c <LL_ADC_IsDeepPowerDownEnabled>:
  * @rmtoll CR       DEEPPWD        LL_ADC_IsDeepPowerDownEnabled
  * @param  ADCx ADC instance
  * @retval 0: deep power down is disabled, 1: deep power down is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsDeepPowerDownEnabled(ADC_TypeDef *ADCx)
{
 800ef8c:	b480      	push	{r7}
 800ef8e:	b083      	sub	sp, #12
 800ef90:	af00      	add	r7, sp, #0
 800ef92:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_DEEPPWD) == (ADC_CR_DEEPPWD)) ? 1UL : 0UL);
 800ef94:	687b      	ldr	r3, [r7, #4]
 800ef96:	689b      	ldr	r3, [r3, #8]
 800ef98:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 800ef9c:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800efa0:	d101      	bne.n	800efa6 <LL_ADC_IsDeepPowerDownEnabled+0x1a>
 800efa2:	2301      	movs	r3, #1
 800efa4:	e000      	b.n	800efa8 <LL_ADC_IsDeepPowerDownEnabled+0x1c>
 800efa6:	2300      	movs	r3, #0
}
 800efa8:	4618      	mov	r0, r3
 800efaa:	370c      	adds	r7, #12
 800efac:	46bd      	mov	sp, r7
 800efae:	f85d 7b04 	ldr.w	r7, [sp], #4
 800efb2:	4770      	bx	lr

0800efb4 <LL_ADC_EnableInternalRegulator>:
  * @rmtoll CR       ADVREGEN       LL_ADC_EnableInternalRegulator
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_EnableInternalRegulator(ADC_TypeDef *ADCx)
{
 800efb4:	b480      	push	{r7}
 800efb6:	b083      	sub	sp, #12
 800efb8:	af00      	add	r7, sp, #0
 800efba:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 800efbc:	687b      	ldr	r3, [r7, #4]
 800efbe:	689b      	ldr	r3, [r3, #8]
 800efc0:	f023 4310 	bic.w	r3, r3, #2415919104	@ 0x90000000
 800efc4:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 800efc8:	f043 5280 	orr.w	r2, r3, #268435456	@ 0x10000000
 800efcc:	687b      	ldr	r3, [r7, #4]
 800efce:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADVREGEN);
}
 800efd0:	bf00      	nop
 800efd2:	370c      	adds	r7, #12
 800efd4:	46bd      	mov	sp, r7
 800efd6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800efda:	4770      	bx	lr

0800efdc <LL_ADC_IsInternalRegulatorEnabled>:
  * @rmtoll CR       ADVREGEN       LL_ADC_IsInternalRegulatorEnabled
  * @param  ADCx ADC instance
  * @retval 0: internal regulator is disabled, 1: internal regulator is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsInternalRegulatorEnabled(ADC_TypeDef *ADCx)
{
 800efdc:	b480      	push	{r7}
 800efde:	b083      	sub	sp, #12
 800efe0:	af00      	add	r7, sp, #0
 800efe2:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADVREGEN) == (ADC_CR_ADVREGEN)) ? 1UL : 0UL);
 800efe4:	687b      	ldr	r3, [r7, #4]
 800efe6:	689b      	ldr	r3, [r3, #8]
 800efe8:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800efec:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800eff0:	d101      	bne.n	800eff6 <LL_ADC_IsInternalRegulatorEnabled+0x1a>
 800eff2:	2301      	movs	r3, #1
 800eff4:	e000      	b.n	800eff8 <LL_ADC_IsInternalRegulatorEnabled+0x1c>
 800eff6:	2300      	movs	r3, #0
}
 800eff8:	4618      	mov	r0, r3
 800effa:	370c      	adds	r7, #12
 800effc:	46bd      	mov	sp, r7
 800effe:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f002:	4770      	bx	lr

0800f004 <LL_ADC_Enable>:
  * @rmtoll CR       ADEN           LL_ADC_Enable
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_Enable(ADC_TypeDef *ADCx)
{
 800f004:	b480      	push	{r7}
 800f006:	b083      	sub	sp, #12
 800f008:	af00      	add	r7, sp, #0
 800f00a:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 800f00c:	687b      	ldr	r3, [r7, #4]
 800f00e:	689b      	ldr	r3, [r3, #8]
 800f010:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 800f014:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 800f018:	f043 0201 	orr.w	r2, r3, #1
 800f01c:	687b      	ldr	r3, [r7, #4]
 800f01e:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADEN);
}
 800f020:	bf00      	nop
 800f022:	370c      	adds	r7, #12
 800f024:	46bd      	mov	sp, r7
 800f026:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f02a:	4770      	bx	lr

0800f02c <LL_ADC_Disable>:
  * @rmtoll CR       ADDIS          LL_ADC_Disable
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_Disable(ADC_TypeDef *ADCx)
{
 800f02c:	b480      	push	{r7}
 800f02e:	b083      	sub	sp, #12
 800f030:	af00      	add	r7, sp, #0
 800f032:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 800f034:	687b      	ldr	r3, [r7, #4]
 800f036:	689b      	ldr	r3, [r3, #8]
 800f038:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 800f03c:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 800f040:	f043 0202 	orr.w	r2, r3, #2
 800f044:	687b      	ldr	r3, [r7, #4]
 800f046:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADDIS);
}
 800f048:	bf00      	nop
 800f04a:	370c      	adds	r7, #12
 800f04c:	46bd      	mov	sp, r7
 800f04e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f052:	4770      	bx	lr

0800f054 <LL_ADC_IsEnabled>:
  * @rmtoll CR       ADEN           LL_ADC_IsEnabled
  * @param  ADCx ADC instance
  * @retval 0: ADC is disabled, 1: ADC is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsEnabled(ADC_TypeDef *ADCx)
{
 800f054:	b480      	push	{r7}
 800f056:	b083      	sub	sp, #12
 800f058:	af00      	add	r7, sp, #0
 800f05a:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 800f05c:	687b      	ldr	r3, [r7, #4]
 800f05e:	689b      	ldr	r3, [r3, #8]
 800f060:	f003 0301 	and.w	r3, r3, #1
 800f064:	2b01      	cmp	r3, #1
 800f066:	d101      	bne.n	800f06c <LL_ADC_IsEnabled+0x18>
 800f068:	2301      	movs	r3, #1
 800f06a:	e000      	b.n	800f06e <LL_ADC_IsEnabled+0x1a>
 800f06c:	2300      	movs	r3, #0
}
 800f06e:	4618      	mov	r0, r3
 800f070:	370c      	adds	r7, #12
 800f072:	46bd      	mov	sp, r7
 800f074:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f078:	4770      	bx	lr

0800f07a <LL_ADC_IsDisableOngoing>:
  * @rmtoll CR       ADDIS          LL_ADC_IsDisableOngoing
  * @param  ADCx ADC instance
  * @retval 0: no ADC disable command on going.
  */
__STATIC_INLINE uint32_t LL_ADC_IsDisableOngoing(ADC_TypeDef *ADCx)
{
 800f07a:	b480      	push	{r7}
 800f07c:	b083      	sub	sp, #12
 800f07e:	af00      	add	r7, sp, #0
 800f080:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADDIS) == (ADC_CR_ADDIS)) ? 1UL : 0UL);
 800f082:	687b      	ldr	r3, [r7, #4]
 800f084:	689b      	ldr	r3, [r3, #8]
 800f086:	f003 0302 	and.w	r3, r3, #2
 800f08a:	2b02      	cmp	r3, #2
 800f08c:	d101      	bne.n	800f092 <LL_ADC_IsDisableOngoing+0x18>
 800f08e:	2301      	movs	r3, #1
 800f090:	e000      	b.n	800f094 <LL_ADC_IsDisableOngoing+0x1a>
 800f092:	2300      	movs	r3, #0
}
 800f094:	4618      	mov	r0, r3
 800f096:	370c      	adds	r7, #12
 800f098:	46bd      	mov	sp, r7
 800f09a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f09e:	4770      	bx	lr

0800f0a0 <LL_ADC_REG_StartConversion>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_StartConversion
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_StartConversion(ADC_TypeDef *ADCx)
{
 800f0a0:	b480      	push	{r7}
 800f0a2:	b083      	sub	sp, #12
 800f0a4:	af00      	add	r7, sp, #0
 800f0a6:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 800f0a8:	687b      	ldr	r3, [r7, #4]
 800f0aa:	689b      	ldr	r3, [r3, #8]
 800f0ac:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 800f0b0:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 800f0b4:	f043 0204 	orr.w	r2, r3, #4
 800f0b8:	687b      	ldr	r3, [r7, #4]
 800f0ba:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADSTART);
}
 800f0bc:	bf00      	nop
 800f0be:	370c      	adds	r7, #12
 800f0c0:	46bd      	mov	sp, r7
 800f0c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f0c6:	4770      	bx	lr

0800f0c8 <LL_ADC_REG_StopConversion>:
  * @rmtoll CR       ADSTP          LL_ADC_REG_StopConversion
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_StopConversion(ADC_TypeDef *ADCx)
{
 800f0c8:	b480      	push	{r7}
 800f0ca:	b083      	sub	sp, #12
 800f0cc:	af00      	add	r7, sp, #0
 800f0ce:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 800f0d0:	687b      	ldr	r3, [r7, #4]
 800f0d2:	689b      	ldr	r3, [r3, #8]
 800f0d4:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 800f0d8:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 800f0dc:	f043 0210 	orr.w	r2, r3, #16
 800f0e0:	687b      	ldr	r3, [r7, #4]
 800f0e2:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADSTP);
}
 800f0e4:	bf00      	nop
 800f0e6:	370c      	adds	r7, #12
 800f0e8:	46bd      	mov	sp, r7
 800f0ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f0ee:	4770      	bx	lr

0800f0f0 <LL_ADC_REG_IsConversionOngoing>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group regular.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsConversionOngoing(ADC_TypeDef *ADCx)
{
 800f0f0:	b480      	push	{r7}
 800f0f2:	b083      	sub	sp, #12
 800f0f4:	af00      	add	r7, sp, #0
 800f0f6:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 800f0f8:	687b      	ldr	r3, [r7, #4]
 800f0fa:	689b      	ldr	r3, [r3, #8]
 800f0fc:	f003 0304 	and.w	r3, r3, #4
 800f100:	2b04      	cmp	r3, #4
 800f102:	d101      	bne.n	800f108 <LL_ADC_REG_IsConversionOngoing+0x18>
 800f104:	2301      	movs	r3, #1
 800f106:	e000      	b.n	800f10a <LL_ADC_REG_IsConversionOngoing+0x1a>
 800f108:	2300      	movs	r3, #0
}
 800f10a:	4618      	mov	r0, r3
 800f10c:	370c      	adds	r7, #12
 800f10e:	46bd      	mov	sp, r7
 800f110:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f114:	4770      	bx	lr

0800f116 <LL_ADC_INJ_StopConversion>:
  * @rmtoll CR       JADSTP         LL_ADC_INJ_StopConversion
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_INJ_StopConversion(ADC_TypeDef *ADCx)
{
 800f116:	b480      	push	{r7}
 800f118:	b083      	sub	sp, #12
 800f11a:	af00      	add	r7, sp, #0
 800f11c:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 800f11e:	687b      	ldr	r3, [r7, #4]
 800f120:	689b      	ldr	r3, [r3, #8]
 800f122:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 800f126:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 800f12a:	f043 0220 	orr.w	r2, r3, #32
 800f12e:	687b      	ldr	r3, [r7, #4]
 800f130:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_JADSTP);
}
 800f132:	bf00      	nop
 800f134:	370c      	adds	r7, #12
 800f136:	46bd      	mov	sp, r7
 800f138:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f13c:	4770      	bx	lr

0800f13e <LL_ADC_INJ_IsConversionOngoing>:
  * @rmtoll CR       JADSTART       LL_ADC_INJ_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group injected.
  */
__STATIC_INLINE uint32_t LL_ADC_INJ_IsConversionOngoing(ADC_TypeDef *ADCx)
{
 800f13e:	b480      	push	{r7}
 800f140:	b083      	sub	sp, #12
 800f142:	af00      	add	r7, sp, #0
 800f144:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_JADSTART) == (ADC_CR_JADSTART)) ? 1UL : 0UL);
 800f146:	687b      	ldr	r3, [r7, #4]
 800f148:	689b      	ldr	r3, [r3, #8]
 800f14a:	f003 0308 	and.w	r3, r3, #8
 800f14e:	2b08      	cmp	r3, #8
 800f150:	d101      	bne.n	800f156 <LL_ADC_INJ_IsConversionOngoing+0x18>
 800f152:	2301      	movs	r3, #1
 800f154:	e000      	b.n	800f158 <LL_ADC_INJ_IsConversionOngoing+0x1a>
 800f156:	2300      	movs	r3, #0
}
 800f158:	4618      	mov	r0, r3
 800f15a:	370c      	adds	r7, #12
 800f15c:	46bd      	mov	sp, r7
 800f15e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f162:	4770      	bx	lr

0800f164 <HAL_ADC_Init>:
  *         without  disabling the other ADCs.
  * @param hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef *hadc)
{
 800f164:	b590      	push	{r4, r7, lr}
 800f166:	b089      	sub	sp, #36	@ 0x24
 800f168:	af00      	add	r7, sp, #0
 800f16a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 800f16c:	2300      	movs	r3, #0
 800f16e:	77fb      	strb	r3, [r7, #31]
  uint32_t tmpCFGR;
  uint32_t tmp_adc_reg_is_conversion_on_going;
  __IO uint32_t wait_loop_index = 0UL;
 800f170:	2300      	movs	r3, #0
 800f172:	60bb      	str	r3, [r7, #8]
  uint32_t tmp_adc_is_conversion_on_going_regular;
  uint32_t tmp_adc_is_conversion_on_going_injected;

  /* Check ADC handle */
  if (hadc == NULL)
 800f174:	687b      	ldr	r3, [r7, #4]
 800f176:	2b00      	cmp	r3, #0
 800f178:	d101      	bne.n	800f17e <HAL_ADC_Init+0x1a>
  {
    return HAL_ERROR;
 800f17a:	2301      	movs	r3, #1
 800f17c:	e1a1      	b.n	800f4c2 <HAL_ADC_Init+0x35e>
  assert_param(IS_ADC_EOC_SELECTION(hadc->Init.EOCSelection));
  assert_param(IS_ADC_OVERRUN(hadc->Init.Overrun));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.LowPowerAutoWait));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.OversamplingMode));

  if (hadc->Init.ScanConvMode != ADC_SCAN_DISABLE)
 800f17e:	687b      	ldr	r3, [r7, #4]
 800f180:	695b      	ldr	r3, [r3, #20]
 800f182:	2b00      	cmp	r3, #0
  /* DISCEN and CONT bits cannot be set at the same time */
  assert_param(!((hadc->Init.DiscontinuousConvMode == ENABLE) && (hadc->Init.ContinuousConvMode == ENABLE)));

  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  if (hadc->State == HAL_ADC_STATE_RESET)
 800f184:	687b      	ldr	r3, [r7, #4]
 800f186:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800f188:	2b00      	cmp	r3, #0
 800f18a:	d109      	bne.n	800f1a0 <HAL_ADC_Init+0x3c>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 800f18c:	6878      	ldr	r0, [r7, #4]
 800f18e:	f7ff f8d7 	bl	800e340 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 800f192:	687b      	ldr	r3, [r7, #4]
 800f194:	2200      	movs	r2, #0
 800f196:	661a      	str	r2, [r3, #96]	@ 0x60

    /* Initialize Lock */
    hadc->Lock = HAL_UNLOCKED;
 800f198:	687b      	ldr	r3, [r7, #4]
 800f19a:	2200      	movs	r2, #0
 800f19c:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58
  }

  /* - Exit from deep-power-down mode and ADC voltage regulator enable        */
  if (LL_ADC_IsDeepPowerDownEnabled(hadc->Instance) != 0UL)
 800f1a0:	687b      	ldr	r3, [r7, #4]
 800f1a2:	681b      	ldr	r3, [r3, #0]
 800f1a4:	4618      	mov	r0, r3
 800f1a6:	f7ff fef1 	bl	800ef8c <LL_ADC_IsDeepPowerDownEnabled>
 800f1aa:	4603      	mov	r3, r0
 800f1ac:	2b00      	cmp	r3, #0
 800f1ae:	d004      	beq.n	800f1ba <HAL_ADC_Init+0x56>
  {
    /* Disable ADC deep power down mode */
    LL_ADC_DisableDeepPowerDown(hadc->Instance);
 800f1b0:	687b      	ldr	r3, [r7, #4]
 800f1b2:	681b      	ldr	r3, [r3, #0]
 800f1b4:	4618      	mov	r0, r3
 800f1b6:	f7ff fed7 	bl	800ef68 <LL_ADC_DisableDeepPowerDown>
    /* System was in deep power down mode, calibration must
     be relaunched or a previously saved calibration factor
     re-applied once the ADC voltage regulator is enabled */
  }

  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 800f1ba:	687b      	ldr	r3, [r7, #4]
 800f1bc:	681b      	ldr	r3, [r3, #0]
 800f1be:	4618      	mov	r0, r3
 800f1c0:	f7ff ff0c 	bl	800efdc <LL_ADC_IsInternalRegulatorEnabled>
 800f1c4:	4603      	mov	r3, r0
 800f1c6:	2b00      	cmp	r3, #0
 800f1c8:	d115      	bne.n	800f1f6 <HAL_ADC_Init+0x92>
  {
    /* Enable ADC internal voltage regulator */
    LL_ADC_EnableInternalRegulator(hadc->Instance);
 800f1ca:	687b      	ldr	r3, [r7, #4]
 800f1cc:	681b      	ldr	r3, [r3, #0]
 800f1ce:	4618      	mov	r0, r3
 800f1d0:	f7ff fef0 	bl	800efb4 <LL_ADC_EnableInternalRegulator>

    /* Note: Variable divided by 2 to compensate partially              */
    /*       CPU processing cycles, scaling in us split to not          */
    /*       exceed 32 bits register capacity and handle low frequency. */
    wait_loop_index = ((LL_ADC_DELAY_INTERNAL_REGUL_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 800f1d4:	4b9a      	ldr	r3, [pc, #616]	@ (800f440 <HAL_ADC_Init+0x2dc>)
 800f1d6:	681b      	ldr	r3, [r3, #0]
 800f1d8:	099b      	lsrs	r3, r3, #6
 800f1da:	4a9a      	ldr	r2, [pc, #616]	@ (800f444 <HAL_ADC_Init+0x2e0>)
 800f1dc:	fba2 2303 	umull	r2, r3, r2, r3
 800f1e0:	099b      	lsrs	r3, r3, #6
 800f1e2:	3301      	adds	r3, #1
 800f1e4:	005b      	lsls	r3, r3, #1
 800f1e6:	60bb      	str	r3, [r7, #8]
    while (wait_loop_index != 0UL)
 800f1e8:	e002      	b.n	800f1f0 <HAL_ADC_Init+0x8c>
    {
      wait_loop_index--;
 800f1ea:	68bb      	ldr	r3, [r7, #8]
 800f1ec:	3b01      	subs	r3, #1
 800f1ee:	60bb      	str	r3, [r7, #8]
    while (wait_loop_index != 0UL)
 800f1f0:	68bb      	ldr	r3, [r7, #8]
 800f1f2:	2b00      	cmp	r3, #0
 800f1f4:	d1f9      	bne.n	800f1ea <HAL_ADC_Init+0x86>
  }

  /* Verification that ADC voltage regulator is correctly enabled, whether    */
  /* or not ADC is coming from state reset (if any potential problem of       */
  /* clocking, voltage regulator would not be enabled).                       */
  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 800f1f6:	687b      	ldr	r3, [r7, #4]
 800f1f8:	681b      	ldr	r3, [r3, #0]
 800f1fa:	4618      	mov	r0, r3
 800f1fc:	f7ff feee 	bl	800efdc <LL_ADC_IsInternalRegulatorEnabled>
 800f200:	4603      	mov	r3, r0
 800f202:	2b00      	cmp	r3, #0
 800f204:	d10d      	bne.n	800f222 <HAL_ADC_Init+0xbe>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800f206:	687b      	ldr	r3, [r7, #4]
 800f208:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800f20a:	f043 0210 	orr.w	r2, r3, #16
 800f20e:	687b      	ldr	r3, [r7, #4]
 800f210:	65da      	str	r2, [r3, #92]	@ 0x5c

    /* Set ADC error code to ADC peripheral internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800f212:	687b      	ldr	r3, [r7, #4]
 800f214:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800f216:	f043 0201 	orr.w	r2, r3, #1
 800f21a:	687b      	ldr	r3, [r7, #4]
 800f21c:	661a      	str	r2, [r3, #96]	@ 0x60

    tmp_hal_status = HAL_ERROR;
 800f21e:	2301      	movs	r3, #1
 800f220:	77fb      	strb	r3, [r7, #31]

  /* Configuration of ADC parameters if previous preliminary actions are      */
  /* correctly completed and if there is no conversion on going on regular    */
  /* group (ADC may already be enabled at this point if HAL_ADC_Init() is     */
  /* called to update a parameter on the fly).                                */
  tmp_adc_reg_is_conversion_on_going = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 800f222:	687b      	ldr	r3, [r7, #4]
 800f224:	681b      	ldr	r3, [r3, #0]
 800f226:	4618      	mov	r0, r3
 800f228:	f7ff ff62 	bl	800f0f0 <LL_ADC_REG_IsConversionOngoing>
 800f22c:	6178      	str	r0, [r7, #20]

  if (((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 800f22e:	687b      	ldr	r3, [r7, #4]
 800f230:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800f232:	f003 0310 	and.w	r3, r3, #16
 800f236:	2b00      	cmp	r3, #0
 800f238:	f040 813a 	bne.w	800f4b0 <HAL_ADC_Init+0x34c>
      && (tmp_adc_reg_is_conversion_on_going == 0UL)
 800f23c:	697b      	ldr	r3, [r7, #20]
 800f23e:	2b00      	cmp	r3, #0
 800f240:	f040 8136 	bne.w	800f4b0 <HAL_ADC_Init+0x34c>
     )
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 800f244:	687b      	ldr	r3, [r7, #4]
 800f246:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800f248:	f423 7381 	bic.w	r3, r3, #258	@ 0x102
 800f24c:	f043 0202 	orr.w	r2, r3, #2
 800f250:	687b      	ldr	r3, [r7, #4]
 800f252:	65da      	str	r2, [r3, #92]	@ 0x5c
    /* Configuration of common ADC parameters                                 */

    /* Parameters update conditioned to ADC state:                            */
    /* Parameters that can be updated only when ADC is disabled:              */
    /*  - clock configuration                                                 */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 800f254:	687b      	ldr	r3, [r7, #4]
 800f256:	681b      	ldr	r3, [r3, #0]
 800f258:	4618      	mov	r0, r3
 800f25a:	f7ff fefb 	bl	800f054 <LL_ADC_IsEnabled>
 800f25e:	4603      	mov	r3, r0
 800f260:	2b00      	cmp	r3, #0
 800f262:	d137      	bne.n	800f2d4 <HAL_ADC_Init+0x170>
    {
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 800f264:	687b      	ldr	r3, [r7, #4]
 800f266:	681b      	ldr	r3, [r3, #0]
 800f268:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 800f26c:	d004      	beq.n	800f278 <HAL_ADC_Init+0x114>
 800f26e:	687b      	ldr	r3, [r7, #4]
 800f270:	681b      	ldr	r3, [r3, #0]
 800f272:	4a75      	ldr	r2, [pc, #468]	@ (800f448 <HAL_ADC_Init+0x2e4>)
 800f274:	4293      	cmp	r3, r2
 800f276:	d10f      	bne.n	800f298 <HAL_ADC_Init+0x134>
 800f278:	f04f 40a0 	mov.w	r0, #1342177280	@ 0x50000000
 800f27c:	f7ff feea 	bl	800f054 <LL_ADC_IsEnabled>
 800f280:	4604      	mov	r4, r0
 800f282:	4871      	ldr	r0, [pc, #452]	@ (800f448 <HAL_ADC_Init+0x2e4>)
 800f284:	f7ff fee6 	bl	800f054 <LL_ADC_IsEnabled>
 800f288:	4603      	mov	r3, r0
 800f28a:	4323      	orrs	r3, r4
 800f28c:	2b00      	cmp	r3, #0
 800f28e:	bf0c      	ite	eq
 800f290:	2301      	moveq	r3, #1
 800f292:	2300      	movne	r3, #0
 800f294:	b2db      	uxtb	r3, r3
 800f296:	e008      	b.n	800f2aa <HAL_ADC_Init+0x146>
 800f298:	486c      	ldr	r0, [pc, #432]	@ (800f44c <HAL_ADC_Init+0x2e8>)
 800f29a:	f7ff fedb 	bl	800f054 <LL_ADC_IsEnabled>
 800f29e:	4603      	mov	r3, r0
 800f2a0:	2b00      	cmp	r3, #0
 800f2a2:	bf0c      	ite	eq
 800f2a4:	2301      	moveq	r3, #1
 800f2a6:	2300      	movne	r3, #0
 800f2a8:	b2db      	uxtb	r3, r3
 800f2aa:	2b00      	cmp	r3, #0
 800f2ac:	d012      	beq.n	800f2d4 <HAL_ADC_Init+0x170>
        /*     parameters: MDMA, DMACFG, DELAY, DUAL (set by API                */
        /*     HAL_ADCEx_MultiModeConfigChannel() )                             */
        /*   - internal measurement paths: Vbat, temperature sensor, Vref       */
        /*     (set into HAL_ADC_ConfigChannel() or                             */
        /*     HAL_ADCEx_InjectedConfigChannel() )                              */
        LL_ADC_SetCommonClock(__LL_ADC_COMMON_INSTANCE(hadc->Instance), hadc->Init.ClockPrescaler);
 800f2ae:	687b      	ldr	r3, [r7, #4]
 800f2b0:	681b      	ldr	r3, [r3, #0]
 800f2b2:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 800f2b6:	d004      	beq.n	800f2c2 <HAL_ADC_Init+0x15e>
 800f2b8:	687b      	ldr	r3, [r7, #4]
 800f2ba:	681b      	ldr	r3, [r3, #0]
 800f2bc:	4a62      	ldr	r2, [pc, #392]	@ (800f448 <HAL_ADC_Init+0x2e4>)
 800f2be:	4293      	cmp	r3, r2
 800f2c0:	d101      	bne.n	800f2c6 <HAL_ADC_Init+0x162>
 800f2c2:	4a63      	ldr	r2, [pc, #396]	@ (800f450 <HAL_ADC_Init+0x2ec>)
 800f2c4:	e000      	b.n	800f2c8 <HAL_ADC_Init+0x164>
 800f2c6:	4a63      	ldr	r2, [pc, #396]	@ (800f454 <HAL_ADC_Init+0x2f0>)
 800f2c8:	687b      	ldr	r3, [r7, #4]
 800f2ca:	685b      	ldr	r3, [r3, #4]
 800f2cc:	4619      	mov	r1, r3
 800f2ce:	4610      	mov	r0, r2
 800f2d0:	f7ff fcb6 	bl	800ec40 <LL_ADC_SetCommonClock>
    /*  - external trigger polarity                Init.ExternalTrigConvEdge  */
    /*  - continuous conversion mode               Init.ContinuousConvMode    */
    /*  - overrun                                  Init.Overrun               */
    /*  - discontinuous mode                       Init.DiscontinuousConvMode */
    /*  - discontinuous mode channel count         Init.NbrOfDiscConversion   */
    tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 800f2d4:	687b      	ldr	r3, [r7, #4]
 800f2d6:	7f5b      	ldrb	r3, [r3, #29]
 800f2d8:	035a      	lsls	r2, r3, #13
                hadc->Init.Overrun                                                     |
 800f2da:	687b      	ldr	r3, [r7, #4]
 800f2dc:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
    tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 800f2de:	431a      	orrs	r2, r3
                hadc->Init.DataAlign                                                   |
 800f2e0:	687b      	ldr	r3, [r7, #4]
 800f2e2:	68db      	ldr	r3, [r3, #12]
                hadc->Init.Overrun                                                     |
 800f2e4:	431a      	orrs	r2, r3
                hadc->Init.Resolution                                                  |
 800f2e6:	687b      	ldr	r3, [r7, #4]
 800f2e8:	689b      	ldr	r3, [r3, #8]
                hadc->Init.DataAlign                                                   |
 800f2ea:	431a      	orrs	r2, r3
                ADC_CFGR_REG_DISCONTINUOUS((uint32_t)hadc->Init.DiscontinuousConvMode));
 800f2ec:	687b      	ldr	r3, [r7, #4]
 800f2ee:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 800f2f2:	041b      	lsls	r3, r3, #16
    tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 800f2f4:	4313      	orrs	r3, r2
 800f2f6:	61bb      	str	r3, [r7, #24]

    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 800f2f8:	687b      	ldr	r3, [r7, #4]
 800f2fa:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 800f2fe:	2b01      	cmp	r3, #1
 800f300:	d106      	bne.n	800f310 <HAL_ADC_Init+0x1ac>
    {
      tmpCFGR |= ADC_CFGR_DISCONTINUOUS_NUM(hadc->Init.NbrOfDiscConversion);
 800f302:	687b      	ldr	r3, [r7, #4]
 800f304:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800f306:	3b01      	subs	r3, #1
 800f308:	045b      	lsls	r3, r3, #17
 800f30a:	69ba      	ldr	r2, [r7, #24]
 800f30c:	4313      	orrs	r3, r2
 800f30e:	61bb      	str	r3, [r7, #24]
    /* Enable external trigger if trigger selection is different of software  */
    /* start.                                                                 */
    /* Note: This configuration keeps the hardware feature of parameter       */
    /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
    /*       software start.                                                  */
    if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 800f310:	687b      	ldr	r3, [r7, #4]
 800f312:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800f314:	2b00      	cmp	r3, #0
 800f316:	d009      	beq.n	800f32c <HAL_ADC_Init+0x1c8>
    {
      tmpCFGR |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 800f318:	687b      	ldr	r3, [r7, #4]
 800f31a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800f31c:	f403 7278 	and.w	r2, r3, #992	@ 0x3e0
                  | hadc->Init.ExternalTrigConvEdge
 800f320:	687b      	ldr	r3, [r7, #4]
 800f322:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800f324:	4313      	orrs	r3, r2
      tmpCFGR |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 800f326:	69ba      	ldr	r2, [r7, #24]
 800f328:	4313      	orrs	r3, r2
 800f32a:	61bb      	str	r3, [r7, #24]
                 );
    }

    /* Update Configuration Register CFGR */
    MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_1, tmpCFGR);
 800f32c:	687b      	ldr	r3, [r7, #4]
 800f32e:	681b      	ldr	r3, [r3, #0]
 800f330:	68da      	ldr	r2, [r3, #12]
 800f332:	4b49      	ldr	r3, [pc, #292]	@ (800f458 <HAL_ADC_Init+0x2f4>)
 800f334:	4013      	ands	r3, r2
 800f336:	687a      	ldr	r2, [r7, #4]
 800f338:	6812      	ldr	r2, [r2, #0]
 800f33a:	69b9      	ldr	r1, [r7, #24]
 800f33c:	430b      	orrs	r3, r1
 800f33e:	60d3      	str	r3, [r2, #12]

    /* Configuration of sampling mode */
    MODIFY_REG(hadc->Instance->CFGR2, ADC_CFGR2_BULB | ADC_CFGR2_SMPTRIG, hadc->Init.SamplingMode);
 800f340:	687b      	ldr	r3, [r7, #4]
 800f342:	681b      	ldr	r3, [r3, #0]
 800f344:	691b      	ldr	r3, [r3, #16]
 800f346:	f023 6140 	bic.w	r1, r3, #201326592	@ 0xc000000
 800f34a:	687b      	ldr	r3, [r7, #4]
 800f34c:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800f34e:	687b      	ldr	r3, [r7, #4]
 800f350:	681b      	ldr	r3, [r3, #0]
 800f352:	430a      	orrs	r2, r1
 800f354:	611a      	str	r2, [r3, #16]
    /* conversion on going on regular and injected groups:                    */
    /*  - Gain Compensation               Init.GainCompensation               */
    /*  - DMA continuous request          Init.DMAContinuousRequests          */
    /*  - LowPowerAutoWait feature        Init.LowPowerAutoWait               */
    /*  - Oversampling parameters         Init.Oversampling                   */
    tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 800f356:	687b      	ldr	r3, [r7, #4]
 800f358:	681b      	ldr	r3, [r3, #0]
 800f35a:	4618      	mov	r0, r3
 800f35c:	f7ff fec8 	bl	800f0f0 <LL_ADC_REG_IsConversionOngoing>
 800f360:	6138      	str	r0, [r7, #16]
    tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 800f362:	687b      	ldr	r3, [r7, #4]
 800f364:	681b      	ldr	r3, [r3, #0]
 800f366:	4618      	mov	r0, r3
 800f368:	f7ff fee9 	bl	800f13e <LL_ADC_INJ_IsConversionOngoing>
 800f36c:	60f8      	str	r0, [r7, #12]
    if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 800f36e:	693b      	ldr	r3, [r7, #16]
 800f370:	2b00      	cmp	r3, #0
 800f372:	d17b      	bne.n	800f46c <HAL_ADC_Init+0x308>
        && (tmp_adc_is_conversion_on_going_injected == 0UL)
 800f374:	68fb      	ldr	r3, [r7, #12]
 800f376:	2b00      	cmp	r3, #0
 800f378:	d178      	bne.n	800f46c <HAL_ADC_Init+0x308>
       )
    {
      tmpCFGR = (ADC_CFGR_DFSDM(hadc)                                            |
                 ADC_CFGR_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)        |
 800f37a:	687b      	ldr	r3, [r7, #4]
 800f37c:	7f1b      	ldrb	r3, [r3, #28]
      tmpCFGR = (ADC_CFGR_DFSDM(hadc)                                            |
 800f37e:	039a      	lsls	r2, r3, #14
                 ADC_CFGR_DMACONTREQ((uint32_t)hadc->Init.DMAContinuousRequests));
 800f380:	687b      	ldr	r3, [r7, #4]
 800f382:	f893 3038 	ldrb.w	r3, [r3, #56]	@ 0x38
 800f386:	005b      	lsls	r3, r3, #1
      tmpCFGR = (ADC_CFGR_DFSDM(hadc)                                            |
 800f388:	4313      	orrs	r3, r2
 800f38a:	61bb      	str	r3, [r7, #24]

      MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_2, tmpCFGR);
 800f38c:	687b      	ldr	r3, [r7, #4]
 800f38e:	681b      	ldr	r3, [r3, #0]
 800f390:	68db      	ldr	r3, [r3, #12]
 800f392:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 800f396:	f023 0302 	bic.w	r3, r3, #2
 800f39a:	687a      	ldr	r2, [r7, #4]
 800f39c:	6812      	ldr	r2, [r2, #0]
 800f39e:	69b9      	ldr	r1, [r7, #24]
 800f3a0:	430b      	orrs	r3, r1
 800f3a2:	60d3      	str	r3, [r2, #12]

      if (hadc->Init.GainCompensation != 0UL)
 800f3a4:	687b      	ldr	r3, [r7, #4]
 800f3a6:	691b      	ldr	r3, [r3, #16]
 800f3a8:	2b00      	cmp	r3, #0
 800f3aa:	d017      	beq.n	800f3dc <HAL_ADC_Init+0x278>
      {
        SET_BIT(hadc->Instance->CFGR2, ADC_CFGR2_GCOMP);
 800f3ac:	687b      	ldr	r3, [r7, #4]
 800f3ae:	681b      	ldr	r3, [r3, #0]
 800f3b0:	691a      	ldr	r2, [r3, #16]
 800f3b2:	687b      	ldr	r3, [r7, #4]
 800f3b4:	681b      	ldr	r3, [r3, #0]
 800f3b6:	f442 3280 	orr.w	r2, r2, #65536	@ 0x10000
 800f3ba:	611a      	str	r2, [r3, #16]
        MODIFY_REG(hadc->Instance->GCOMP, ADC_GCOMP_GCOMPCOEFF, hadc->Init.GainCompensation);
 800f3bc:	687b      	ldr	r3, [r7, #4]
 800f3be:	681b      	ldr	r3, [r3, #0]
 800f3c0:	f8d3 30c0 	ldr.w	r3, [r3, #192]	@ 0xc0
 800f3c4:	f423 537f 	bic.w	r3, r3, #16320	@ 0x3fc0
 800f3c8:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 800f3cc:	687a      	ldr	r2, [r7, #4]
 800f3ce:	6911      	ldr	r1, [r2, #16]
 800f3d0:	687a      	ldr	r2, [r7, #4]
 800f3d2:	6812      	ldr	r2, [r2, #0]
 800f3d4:	430b      	orrs	r3, r1
 800f3d6:	f8c2 30c0 	str.w	r3, [r2, #192]	@ 0xc0
 800f3da:	e013      	b.n	800f404 <HAL_ADC_Init+0x2a0>
      }
      else
      {
        CLEAR_BIT(hadc->Instance->CFGR2, ADC_CFGR2_GCOMP);
 800f3dc:	687b      	ldr	r3, [r7, #4]
 800f3de:	681b      	ldr	r3, [r3, #0]
 800f3e0:	691a      	ldr	r2, [r3, #16]
 800f3e2:	687b      	ldr	r3, [r7, #4]
 800f3e4:	681b      	ldr	r3, [r3, #0]
 800f3e6:	f422 3280 	bic.w	r2, r2, #65536	@ 0x10000
 800f3ea:	611a      	str	r2, [r3, #16]
        MODIFY_REG(hadc->Instance->GCOMP, ADC_GCOMP_GCOMPCOEFF, 0UL);
 800f3ec:	687b      	ldr	r3, [r7, #4]
 800f3ee:	681b      	ldr	r3, [r3, #0]
 800f3f0:	f8d3 30c0 	ldr.w	r3, [r3, #192]	@ 0xc0
 800f3f4:	687a      	ldr	r2, [r7, #4]
 800f3f6:	6812      	ldr	r2, [r2, #0]
 800f3f8:	f423 537f 	bic.w	r3, r3, #16320	@ 0x3fc0
 800f3fc:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 800f400:	f8c2 30c0 	str.w	r3, [r2, #192]	@ 0xc0
      }

      if (hadc->Init.OversamplingMode == ENABLE)
 800f404:	687b      	ldr	r3, [r7, #4]
 800f406:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 800f40a:	2b01      	cmp	r3, #1
 800f40c:	d126      	bne.n	800f45c <HAL_ADC_Init+0x2f8>
        /* Configuration of Oversampler:                                      */
        /*  - Oversampling Ratio                                              */
        /*  - Right bit shift                                                 */
        /*  - Triggered mode                                                  */
        /*  - Oversampling mode (continued/resumed)                           */
        MODIFY_REG(hadc->Instance->CFGR2,
 800f40e:	687b      	ldr	r3, [r7, #4]
 800f410:	681b      	ldr	r3, [r3, #0]
 800f412:	691b      	ldr	r3, [r3, #16]
 800f414:	f423 63ff 	bic.w	r3, r3, #2040	@ 0x7f8
 800f418:	f023 0304 	bic.w	r3, r3, #4
 800f41c:	687a      	ldr	r2, [r7, #4]
 800f41e:	6c51      	ldr	r1, [r2, #68]	@ 0x44
 800f420:	687a      	ldr	r2, [r7, #4]
 800f422:	6c92      	ldr	r2, [r2, #72]	@ 0x48
 800f424:	4311      	orrs	r1, r2
 800f426:	687a      	ldr	r2, [r7, #4]
 800f428:	6cd2      	ldr	r2, [r2, #76]	@ 0x4c
 800f42a:	4311      	orrs	r1, r2
 800f42c:	687a      	ldr	r2, [r7, #4]
 800f42e:	6d12      	ldr	r2, [r2, #80]	@ 0x50
 800f430:	430a      	orrs	r2, r1
 800f432:	431a      	orrs	r2, r3
 800f434:	687b      	ldr	r3, [r7, #4]
 800f436:	681b      	ldr	r3, [r3, #0]
 800f438:	f042 0201 	orr.w	r2, r2, #1
 800f43c:	611a      	str	r2, [r3, #16]
 800f43e:	e015      	b.n	800f46c <HAL_ADC_Init+0x308>
 800f440:	20000020 	.word	0x20000020
 800f444:	053e2d63 	.word	0x053e2d63
 800f448:	50000100 	.word	0x50000100
 800f44c:	50000400 	.word	0x50000400
 800f450:	50000300 	.word	0x50000300
 800f454:	50000700 	.word	0x50000700
 800f458:	fff04007 	.word	0xfff04007
                  );
      }
      else
      {
        /* Disable ADC oversampling scope on ADC group regular */
        CLEAR_BIT(hadc->Instance->CFGR2, ADC_CFGR2_ROVSE);
 800f45c:	687b      	ldr	r3, [r7, #4]
 800f45e:	681b      	ldr	r3, [r3, #0]
 800f460:	691a      	ldr	r2, [r3, #16]
 800f462:	687b      	ldr	r3, [r7, #4]
 800f464:	681b      	ldr	r3, [r3, #0]
 800f466:	f022 0201 	bic.w	r2, r2, #1
 800f46a:	611a      	str	r2, [r3, #16]
    /*   Note: Scan mode is not present by hardware on this device, but       */
    /*   emulated by software for alignment over all STM32 devices.           */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion".                                         */

    if (hadc->Init.ScanConvMode == ADC_SCAN_ENABLE)
 800f46c:	687b      	ldr	r3, [r7, #4]
 800f46e:	695b      	ldr	r3, [r3, #20]
 800f470:	2b01      	cmp	r3, #1
 800f472:	d10c      	bne.n	800f48e <HAL_ADC_Init+0x32a>
    {
      /* Set number of ranks in regular group sequencer */
      MODIFY_REG(hadc->Instance->SQR1, ADC_SQR1_L, (hadc->Init.NbrOfConversion - (uint8_t)1));
 800f474:	687b      	ldr	r3, [r7, #4]
 800f476:	681b      	ldr	r3, [r3, #0]
 800f478:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800f47a:	f023 010f 	bic.w	r1, r3, #15
 800f47e:	687b      	ldr	r3, [r7, #4]
 800f480:	6a1b      	ldr	r3, [r3, #32]
 800f482:	1e5a      	subs	r2, r3, #1
 800f484:	687b      	ldr	r3, [r7, #4]
 800f486:	681b      	ldr	r3, [r3, #0]
 800f488:	430a      	orrs	r2, r1
 800f48a:	631a      	str	r2, [r3, #48]	@ 0x30
 800f48c:	e007      	b.n	800f49e <HAL_ADC_Init+0x33a>
    }
    else
    {
      CLEAR_BIT(hadc->Instance->SQR1, ADC_SQR1_L);
 800f48e:	687b      	ldr	r3, [r7, #4]
 800f490:	681b      	ldr	r3, [r3, #0]
 800f492:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 800f494:	687b      	ldr	r3, [r7, #4]
 800f496:	681b      	ldr	r3, [r3, #0]
 800f498:	f022 020f 	bic.w	r2, r2, #15
 800f49c:	631a      	str	r2, [r3, #48]	@ 0x30
    }

    /* Initialize the ADC state */
    /* Clear HAL_ADC_STATE_BUSY_INTERNAL bit, set HAL_ADC_STATE_READY bit */
    ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_BUSY_INTERNAL, HAL_ADC_STATE_READY);
 800f49e:	687b      	ldr	r3, [r7, #4]
 800f4a0:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800f4a2:	f023 0303 	bic.w	r3, r3, #3
 800f4a6:	f043 0201 	orr.w	r2, r3, #1
 800f4aa:	687b      	ldr	r3, [r7, #4]
 800f4ac:	65da      	str	r2, [r3, #92]	@ 0x5c
 800f4ae:	e007      	b.n	800f4c0 <HAL_ADC_Init+0x35c>
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800f4b0:	687b      	ldr	r3, [r7, #4]
 800f4b2:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800f4b4:	f043 0210 	orr.w	r2, r3, #16
 800f4b8:	687b      	ldr	r3, [r7, #4]
 800f4ba:	65da      	str	r2, [r3, #92]	@ 0x5c

    tmp_hal_status = HAL_ERROR;
 800f4bc:	2301      	movs	r3, #1
 800f4be:	77fb      	strb	r3, [r7, #31]
  }

  /* Return function status */
  return tmp_hal_status;
 800f4c0:	7ffb      	ldrb	r3, [r7, #31]
}
 800f4c2:	4618      	mov	r0, r3
 800f4c4:	3724      	adds	r7, #36	@ 0x24
 800f4c6:	46bd      	mov	sp, r7
 800f4c8:	bd90      	pop	{r4, r7, pc}
 800f4ca:	bf00      	nop

0800f4cc <HAL_ADC_Start>:
  *           if ADC is master, ADC is enabled and multimode conversion is started.
  * @param hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Start(ADC_HandleTypeDef *hadc)
{
 800f4cc:	b580      	push	{r7, lr}
 800f4ce:	b086      	sub	sp, #24
 800f4d0:	af00      	add	r7, sp, #0
 800f4d2:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status;
#if defined(ADC_MULTIMODE_SUPPORT)
  const ADC_TypeDef *tmpADC_Master;
  uint32_t tmp_multimode_config = LL_ADC_GetMultimode(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 800f4d4:	687b      	ldr	r3, [r7, #4]
 800f4d6:	681b      	ldr	r3, [r3, #0]
 800f4d8:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 800f4dc:	d004      	beq.n	800f4e8 <HAL_ADC_Start+0x1c>
 800f4de:	687b      	ldr	r3, [r7, #4]
 800f4e0:	681b      	ldr	r3, [r3, #0]
 800f4e2:	4a5c      	ldr	r2, [pc, #368]	@ (800f654 <HAL_ADC_Start+0x188>)
 800f4e4:	4293      	cmp	r3, r2
 800f4e6:	d101      	bne.n	800f4ec <HAL_ADC_Start+0x20>
 800f4e8:	4b5b      	ldr	r3, [pc, #364]	@ (800f658 <HAL_ADC_Start+0x18c>)
 800f4ea:	e000      	b.n	800f4ee <HAL_ADC_Start+0x22>
 800f4ec:	4b5b      	ldr	r3, [pc, #364]	@ (800f65c <HAL_ADC_Start+0x190>)
 800f4ee:	4618      	mov	r0, r3
 800f4f0:	f7ff fd1e 	bl	800ef30 <LL_ADC_GetMultimode>
 800f4f4:	6138      	str	r0, [r7, #16]

  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* Perform ADC enable and conversion start if no conversion is on going */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 800f4f6:	687b      	ldr	r3, [r7, #4]
 800f4f8:	681b      	ldr	r3, [r3, #0]
 800f4fa:	4618      	mov	r0, r3
 800f4fc:	f7ff fdf8 	bl	800f0f0 <LL_ADC_REG_IsConversionOngoing>
 800f500:	4603      	mov	r3, r0
 800f502:	2b00      	cmp	r3, #0
 800f504:	f040 809f 	bne.w	800f646 <HAL_ADC_Start+0x17a>
  {
    /* Process locked */
    __HAL_LOCK(hadc);
 800f508:	687b      	ldr	r3, [r7, #4]
 800f50a:	f893 3058 	ldrb.w	r3, [r3, #88]	@ 0x58
 800f50e:	2b01      	cmp	r3, #1
 800f510:	d101      	bne.n	800f516 <HAL_ADC_Start+0x4a>
 800f512:	2302      	movs	r3, #2
 800f514:	e09a      	b.n	800f64c <HAL_ADC_Start+0x180>
 800f516:	687b      	ldr	r3, [r7, #4]
 800f518:	2201      	movs	r2, #1
 800f51a:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58

    /* Enable the ADC peripheral */
    tmp_hal_status = ADC_Enable(hadc);
 800f51e:	6878      	ldr	r0, [r7, #4]
 800f520:	f001 f96a 	bl	80107f8 <ADC_Enable>
 800f524:	4603      	mov	r3, r0
 800f526:	75fb      	strb	r3, [r7, #23]

    /* Start conversion if ADC is effectively enabled */
    if (tmp_hal_status == HAL_OK)
 800f528:	7dfb      	ldrb	r3, [r7, #23]
 800f52a:	2b00      	cmp	r3, #0
 800f52c:	f040 8086 	bne.w	800f63c <HAL_ADC_Start+0x170>
    {
      /* Set ADC state                                                        */
      /* - Clear state bitfield related to regular group conversion results   */
      /* - Set state bitfield related to regular operation                    */
      ADC_STATE_CLR_SET(hadc->State,
 800f530:	687b      	ldr	r3, [r7, #4]
 800f532:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800f534:	f423 6370 	bic.w	r3, r3, #3840	@ 0xf00
 800f538:	f023 0301 	bic.w	r3, r3, #1
 800f53c:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 800f540:	687b      	ldr	r3, [r7, #4]
 800f542:	65da      	str	r2, [r3, #92]	@ 0x5c

#if defined(ADC_MULTIMODE_SUPPORT)
      /* Reset HAL_ADC_STATE_MULTIMODE_SLAVE bit
        - if ADC instance is master or if multimode feature is not available
        - if multimode setting is disabled (ADC instance slave in independent mode) */
      if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 800f544:	687b      	ldr	r3, [r7, #4]
 800f546:	681b      	ldr	r3, [r3, #0]
 800f548:	4a42      	ldr	r2, [pc, #264]	@ (800f654 <HAL_ADC_Start+0x188>)
 800f54a:	4293      	cmp	r3, r2
 800f54c:	d002      	beq.n	800f554 <HAL_ADC_Start+0x88>
 800f54e:	687b      	ldr	r3, [r7, #4]
 800f550:	681b      	ldr	r3, [r3, #0]
 800f552:	e001      	b.n	800f558 <HAL_ADC_Start+0x8c>
 800f554:	f04f 43a0 	mov.w	r3, #1342177280	@ 0x50000000
 800f558:	687a      	ldr	r2, [r7, #4]
 800f55a:	6812      	ldr	r2, [r2, #0]
 800f55c:	4293      	cmp	r3, r2
 800f55e:	d002      	beq.n	800f566 <HAL_ADC_Start+0x9a>
          || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 800f560:	693b      	ldr	r3, [r7, #16]
 800f562:	2b00      	cmp	r3, #0
 800f564:	d105      	bne.n	800f572 <HAL_ADC_Start+0xa6>
         )
      {
        CLEAR_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 800f566:	687b      	ldr	r3, [r7, #4]
 800f568:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800f56a:	f423 1280 	bic.w	r2, r3, #1048576	@ 0x100000
 800f56e:	687b      	ldr	r3, [r7, #4]
 800f570:	65da      	str	r2, [r3, #92]	@ 0x5c
      }
#endif

      /* Set ADC error code */
      /* Check if a conversion is on going on ADC group injected */
      if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 800f572:	687b      	ldr	r3, [r7, #4]
 800f574:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800f576:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 800f57a:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800f57e:	d106      	bne.n	800f58e <HAL_ADC_Start+0xc2>
      {
        /* Reset ADC error code fields related to regular conversions only */
        CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));
 800f580:	687b      	ldr	r3, [r7, #4]
 800f582:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800f584:	f023 0206 	bic.w	r2, r3, #6
 800f588:	687b      	ldr	r3, [r7, #4]
 800f58a:	661a      	str	r2, [r3, #96]	@ 0x60
 800f58c:	e002      	b.n	800f594 <HAL_ADC_Start+0xc8>
      }
      else
      {
        /* Reset all ADC error code fields */
        ADC_CLEAR_ERRORCODE(hadc);
 800f58e:	687b      	ldr	r3, [r7, #4]
 800f590:	2200      	movs	r2, #0
 800f592:	661a      	str	r2, [r3, #96]	@ 0x60
      }

      /* Clear ADC group regular conversion flag and overrun flag               */
      /* (To ensure of no unknown state from potential previous ADC operations) */
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS | ADC_FLAG_OVR));
 800f594:	687b      	ldr	r3, [r7, #4]
 800f596:	681b      	ldr	r3, [r3, #0]
 800f598:	221c      	movs	r2, #28
 800f59a:	601a      	str	r2, [r3, #0]

      /* Process unlocked */
      /* Unlock before starting ADC conversions: in case of potential         */
      /* interruption, to let the process to ADC IRQ Handler.                 */
      __HAL_UNLOCK(hadc);
 800f59c:	687b      	ldr	r3, [r7, #4]
 800f59e:	2200      	movs	r2, #0
 800f5a0:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58
      /* Case of multimode enabled (when multimode feature is available):     */
      /*  - if ADC is slave and dual regular conversions are enabled, ADC is  */
      /*    enabled only (conversion is not started),                         */
      /*  - if ADC is master, ADC is enabled and conversion is started.       */
#if defined(ADC_MULTIMODE_SUPPORT)
      if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 800f5a4:	687b      	ldr	r3, [r7, #4]
 800f5a6:	681b      	ldr	r3, [r3, #0]
 800f5a8:	4a2a      	ldr	r2, [pc, #168]	@ (800f654 <HAL_ADC_Start+0x188>)
 800f5aa:	4293      	cmp	r3, r2
 800f5ac:	d002      	beq.n	800f5b4 <HAL_ADC_Start+0xe8>
 800f5ae:	687b      	ldr	r3, [r7, #4]
 800f5b0:	681b      	ldr	r3, [r3, #0]
 800f5b2:	e001      	b.n	800f5b8 <HAL_ADC_Start+0xec>
 800f5b4:	f04f 43a0 	mov.w	r3, #1342177280	@ 0x50000000
 800f5b8:	687a      	ldr	r2, [r7, #4]
 800f5ba:	6812      	ldr	r2, [r2, #0]
 800f5bc:	4293      	cmp	r3, r2
 800f5be:	d008      	beq.n	800f5d2 <HAL_ADC_Start+0x106>
          || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 800f5c0:	693b      	ldr	r3, [r7, #16]
 800f5c2:	2b00      	cmp	r3, #0
 800f5c4:	d005      	beq.n	800f5d2 <HAL_ADC_Start+0x106>
          || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_SIMULT)
 800f5c6:	693b      	ldr	r3, [r7, #16]
 800f5c8:	2b05      	cmp	r3, #5
 800f5ca:	d002      	beq.n	800f5d2 <HAL_ADC_Start+0x106>
          || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_ALTERN)
 800f5cc:	693b      	ldr	r3, [r7, #16]
 800f5ce:	2b09      	cmp	r3, #9
 800f5d0:	d114      	bne.n	800f5fc <HAL_ADC_Start+0x130>
         )
      {
        /* ADC instance is not a multimode slave instance with multimode regular conversions enabled */
        if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_JAUTO) != 0UL)
 800f5d2:	687b      	ldr	r3, [r7, #4]
 800f5d4:	681b      	ldr	r3, [r3, #0]
 800f5d6:	68db      	ldr	r3, [r3, #12]
 800f5d8:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800f5dc:	2b00      	cmp	r3, #0
 800f5de:	d007      	beq.n	800f5f0 <HAL_ADC_Start+0x124>
        {
          ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);
 800f5e0:	687b      	ldr	r3, [r7, #4]
 800f5e2:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800f5e4:	f423 5340 	bic.w	r3, r3, #12288	@ 0x3000
 800f5e8:	f443 5280 	orr.w	r2, r3, #4096	@ 0x1000
 800f5ec:	687b      	ldr	r3, [r7, #4]
 800f5ee:	65da      	str	r2, [r3, #92]	@ 0x5c
        }

        /* Start ADC group regular conversion */
        LL_ADC_REG_StartConversion(hadc->Instance);
 800f5f0:	687b      	ldr	r3, [r7, #4]
 800f5f2:	681b      	ldr	r3, [r3, #0]
 800f5f4:	4618      	mov	r0, r3
 800f5f6:	f7ff fd53 	bl	800f0a0 <LL_ADC_REG_StartConversion>
 800f5fa:	e026      	b.n	800f64a <HAL_ADC_Start+0x17e>
      }
      else
      {
        /* ADC instance is a multimode slave instance with multimode regular conversions enabled */
        SET_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 800f5fc:	687b      	ldr	r3, [r7, #4]
 800f5fe:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800f600:	f443 1280 	orr.w	r2, r3, #1048576	@ 0x100000
 800f604:	687b      	ldr	r3, [r7, #4]
 800f606:	65da      	str	r2, [r3, #92]	@ 0x5c
        /* if Master ADC JAUTO bit is set, update Slave State in setting
           HAL_ADC_STATE_INJ_BUSY bit and in resetting HAL_ADC_STATE_INJ_EOC bit */
        tmpADC_Master = __LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance);
 800f608:	687b      	ldr	r3, [r7, #4]
 800f60a:	681b      	ldr	r3, [r3, #0]
 800f60c:	4a11      	ldr	r2, [pc, #68]	@ (800f654 <HAL_ADC_Start+0x188>)
 800f60e:	4293      	cmp	r3, r2
 800f610:	d002      	beq.n	800f618 <HAL_ADC_Start+0x14c>
 800f612:	687b      	ldr	r3, [r7, #4]
 800f614:	681b      	ldr	r3, [r3, #0]
 800f616:	e001      	b.n	800f61c <HAL_ADC_Start+0x150>
 800f618:	f04f 43a0 	mov.w	r3, #1342177280	@ 0x50000000
 800f61c:	60fb      	str	r3, [r7, #12]
        if (READ_BIT(tmpADC_Master->CFGR, ADC_CFGR_JAUTO) != 0UL)
 800f61e:	68fb      	ldr	r3, [r7, #12]
 800f620:	68db      	ldr	r3, [r3, #12]
 800f622:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800f626:	2b00      	cmp	r3, #0
 800f628:	d00f      	beq.n	800f64a <HAL_ADC_Start+0x17e>
        {
          ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);
 800f62a:	687b      	ldr	r3, [r7, #4]
 800f62c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800f62e:	f423 5340 	bic.w	r3, r3, #12288	@ 0x3000
 800f632:	f443 5280 	orr.w	r2, r3, #4096	@ 0x1000
 800f636:	687b      	ldr	r3, [r7, #4]
 800f638:	65da      	str	r2, [r3, #92]	@ 0x5c
 800f63a:	e006      	b.n	800f64a <HAL_ADC_Start+0x17e>
#endif
    }
    else
    {
      /* Process unlocked */
      __HAL_UNLOCK(hadc);
 800f63c:	687b      	ldr	r3, [r7, #4]
 800f63e:	2200      	movs	r2, #0
 800f640:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58
 800f644:	e001      	b.n	800f64a <HAL_ADC_Start+0x17e>
    }
  }
  else
  {
    tmp_hal_status = HAL_BUSY;
 800f646:	2302      	movs	r3, #2
 800f648:	75fb      	strb	r3, [r7, #23]
  }

  /* Return function status */
  return tmp_hal_status;
 800f64a:	7dfb      	ldrb	r3, [r7, #23]
}
 800f64c:	4618      	mov	r0, r3
 800f64e:	3718      	adds	r7, #24
 800f650:	46bd      	mov	sp, r7
 800f652:	bd80      	pop	{r7, pc}
 800f654:	50000100 	.word	0x50000100
 800f658:	50000300 	.word	0x50000300
 800f65c:	50000700 	.word	0x50000700

0800f660 <HAL_ADC_Stop>:
  *         should be preliminarily stopped using HAL_ADCEx_InjectedStop function.
  * @param hadc ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_ADC_Stop(ADC_HandleTypeDef *hadc)
{
 800f660:	b580      	push	{r7, lr}
 800f662:	b084      	sub	sp, #16
 800f664:	af00      	add	r7, sp, #0
 800f666:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* Process locked */
  __HAL_LOCK(hadc);
 800f668:	687b      	ldr	r3, [r7, #4]
 800f66a:	f893 3058 	ldrb.w	r3, [r3, #88]	@ 0x58
 800f66e:	2b01      	cmp	r3, #1
 800f670:	d101      	bne.n	800f676 <HAL_ADC_Stop+0x16>
 800f672:	2302      	movs	r3, #2
 800f674:	e023      	b.n	800f6be <HAL_ADC_Stop+0x5e>
 800f676:	687b      	ldr	r3, [r7, #4]
 800f678:	2201      	movs	r2, #1
 800f67a:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58

  /* 1. Stop potential conversion on going, on ADC groups regular and injected */
  tmp_hal_status = ADC_ConversionStop(hadc, ADC_REGULAR_INJECTED_GROUP);
 800f67e:	2103      	movs	r1, #3
 800f680:	6878      	ldr	r0, [r7, #4]
 800f682:	f000 fffd 	bl	8010680 <ADC_ConversionStop>
 800f686:	4603      	mov	r3, r0
 800f688:	73fb      	strb	r3, [r7, #15]

  /* Disable ADC peripheral if conversions are effectively stopped */
  if (tmp_hal_status == HAL_OK)
 800f68a:	7bfb      	ldrb	r3, [r7, #15]
 800f68c:	2b00      	cmp	r3, #0
 800f68e:	d111      	bne.n	800f6b4 <HAL_ADC_Stop+0x54>
  {
    /* 2. Disable the ADC peripheral */
    tmp_hal_status = ADC_Disable(hadc);
 800f690:	6878      	ldr	r0, [r7, #4]
 800f692:	f001 f913 	bl	80108bc <ADC_Disable>
 800f696:	4603      	mov	r3, r0
 800f698:	73fb      	strb	r3, [r7, #15]

    /* Check if ADC is effectively disabled */
    if (tmp_hal_status == HAL_OK)
 800f69a:	7bfb      	ldrb	r3, [r7, #15]
 800f69c:	2b00      	cmp	r3, #0
 800f69e:	d109      	bne.n	800f6b4 <HAL_ADC_Stop+0x54>
    {
      /* Set ADC state */
      ADC_STATE_CLR_SET(hadc->State,
 800f6a0:	687b      	ldr	r3, [r7, #4]
 800f6a2:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800f6a4:	f423 5388 	bic.w	r3, r3, #4352	@ 0x1100
 800f6a8:	f023 0301 	bic.w	r3, r3, #1
 800f6ac:	f043 0201 	orr.w	r2, r3, #1
 800f6b0:	687b      	ldr	r3, [r7, #4]
 800f6b2:	65da      	str	r2, [r3, #92]	@ 0x5c
                        HAL_ADC_STATE_READY);
    }
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 800f6b4:	687b      	ldr	r3, [r7, #4]
 800f6b6:	2200      	movs	r2, #0
 800f6b8:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58

  /* Return function status */
  return tmp_hal_status;
 800f6bc:	7bfb      	ldrb	r3, [r7, #15]
}
 800f6be:	4618      	mov	r0, r3
 800f6c0:	3710      	adds	r7, #16
 800f6c2:	46bd      	mov	sp, r7
 800f6c4:	bd80      	pop	{r7, pc}
	...

0800f6c8 <HAL_ADC_PollForConversion>:
  * @param hadc ADC handle
  * @param Timeout Timeout value in millisecond.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_PollForConversion(ADC_HandleTypeDef *hadc, uint32_t Timeout)
{
 800f6c8:	b580      	push	{r7, lr}
 800f6ca:	b088      	sub	sp, #32
 800f6cc:	af00      	add	r7, sp, #0
 800f6ce:	6078      	str	r0, [r7, #4]
 800f6d0:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  uint32_t tmp_Flag_End;
  uint32_t tmp_cfgr;
#if defined(ADC_MULTIMODE_SUPPORT)
  const ADC_TypeDef *tmpADC_Master;
  uint32_t tmp_multimode_config = LL_ADC_GetMultimode(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 800f6d2:	687b      	ldr	r3, [r7, #4]
 800f6d4:	681b      	ldr	r3, [r3, #0]
 800f6d6:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 800f6da:	d004      	beq.n	800f6e6 <HAL_ADC_PollForConversion+0x1e>
 800f6dc:	687b      	ldr	r3, [r7, #4]
 800f6de:	681b      	ldr	r3, [r3, #0]
 800f6e0:	4a70      	ldr	r2, [pc, #448]	@ (800f8a4 <HAL_ADC_PollForConversion+0x1dc>)
 800f6e2:	4293      	cmp	r3, r2
 800f6e4:	d101      	bne.n	800f6ea <HAL_ADC_PollForConversion+0x22>
 800f6e6:	4b70      	ldr	r3, [pc, #448]	@ (800f8a8 <HAL_ADC_PollForConversion+0x1e0>)
 800f6e8:	e000      	b.n	800f6ec <HAL_ADC_PollForConversion+0x24>
 800f6ea:	4b70      	ldr	r3, [pc, #448]	@ (800f8ac <HAL_ADC_PollForConversion+0x1e4>)
 800f6ec:	4618      	mov	r0, r3
 800f6ee:	f7ff fc1f 	bl	800ef30 <LL_ADC_GetMultimode>
 800f6f2:	6178      	str	r0, [r7, #20]

  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* If end of conversion selected to end of sequence conversions */
  if (hadc->Init.EOCSelection == ADC_EOC_SEQ_CONV)
 800f6f4:	687b      	ldr	r3, [r7, #4]
 800f6f6:	699b      	ldr	r3, [r3, #24]
 800f6f8:	2b08      	cmp	r3, #8
 800f6fa:	d102      	bne.n	800f702 <HAL_ADC_PollForConversion+0x3a>
  {
    tmp_Flag_End = ADC_FLAG_EOS;
 800f6fc:	2308      	movs	r3, #8
 800f6fe:	61fb      	str	r3, [r7, #28]
 800f700:	e037      	b.n	800f772 <HAL_ADC_PollForConversion+0xaa>
    /* Particular case is ADC configured in DMA mode and ADC sequencer with   */
    /* several ranks and polling for end of each conversion.                  */
    /* For code simplicity sake, this particular case is generalized to       */
    /* ADC configured in DMA mode and and polling for end of each conversion. */
#if defined(ADC_MULTIMODE_SUPPORT)
    if ((tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 800f702:	697b      	ldr	r3, [r7, #20]
 800f704:	2b00      	cmp	r3, #0
 800f706:	d005      	beq.n	800f714 <HAL_ADC_PollForConversion+0x4c>
        || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_SIMULT)
 800f708:	697b      	ldr	r3, [r7, #20]
 800f70a:	2b05      	cmp	r3, #5
 800f70c:	d002      	beq.n	800f714 <HAL_ADC_PollForConversion+0x4c>
        || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_ALTERN)
 800f70e:	697b      	ldr	r3, [r7, #20]
 800f710:	2b09      	cmp	r3, #9
 800f712:	d111      	bne.n	800f738 <HAL_ADC_PollForConversion+0x70>
       )
    {
      /* Check ADC DMA mode in independent mode on ADC group regular */
      if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_DMAEN) != 0UL)
 800f714:	687b      	ldr	r3, [r7, #4]
 800f716:	681b      	ldr	r3, [r3, #0]
 800f718:	68db      	ldr	r3, [r3, #12]
 800f71a:	f003 0301 	and.w	r3, r3, #1
 800f71e:	2b00      	cmp	r3, #0
 800f720:	d007      	beq.n	800f732 <HAL_ADC_PollForConversion+0x6a>
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 800f722:	687b      	ldr	r3, [r7, #4]
 800f724:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800f726:	f043 0220 	orr.w	r2, r3, #32
 800f72a:	687b      	ldr	r3, [r7, #4]
 800f72c:	65da      	str	r2, [r3, #92]	@ 0x5c
        return HAL_ERROR;
 800f72e:	2301      	movs	r3, #1
 800f730:	e0b3      	b.n	800f89a <HAL_ADC_PollForConversion+0x1d2>
      }
      else
      {
        tmp_Flag_End = (ADC_FLAG_EOC);
 800f732:	2304      	movs	r3, #4
 800f734:	61fb      	str	r3, [r7, #28]
      if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_DMAEN) != 0UL)
 800f736:	e01c      	b.n	800f772 <HAL_ADC_PollForConversion+0xaa>
      }
    }
    else
    {
      /* Check ADC DMA mode in multimode on ADC group regular */
      if (LL_ADC_GetMultiDMATransfer(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) != LL_ADC_MULTI_REG_DMA_EACH_ADC)
 800f738:	687b      	ldr	r3, [r7, #4]
 800f73a:	681b      	ldr	r3, [r3, #0]
 800f73c:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 800f740:	d004      	beq.n	800f74c <HAL_ADC_PollForConversion+0x84>
 800f742:	687b      	ldr	r3, [r7, #4]
 800f744:	681b      	ldr	r3, [r3, #0]
 800f746:	4a57      	ldr	r2, [pc, #348]	@ (800f8a4 <HAL_ADC_PollForConversion+0x1dc>)
 800f748:	4293      	cmp	r3, r2
 800f74a:	d101      	bne.n	800f750 <HAL_ADC_PollForConversion+0x88>
 800f74c:	4b56      	ldr	r3, [pc, #344]	@ (800f8a8 <HAL_ADC_PollForConversion+0x1e0>)
 800f74e:	e000      	b.n	800f752 <HAL_ADC_PollForConversion+0x8a>
 800f750:	4b56      	ldr	r3, [pc, #344]	@ (800f8ac <HAL_ADC_PollForConversion+0x1e4>)
 800f752:	4618      	mov	r0, r3
 800f754:	f7ff fbfa 	bl	800ef4c <LL_ADC_GetMultiDMATransfer>
 800f758:	4603      	mov	r3, r0
 800f75a:	2b00      	cmp	r3, #0
 800f75c:	d007      	beq.n	800f76e <HAL_ADC_PollForConversion+0xa6>
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 800f75e:	687b      	ldr	r3, [r7, #4]
 800f760:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800f762:	f043 0220 	orr.w	r2, r3, #32
 800f766:	687b      	ldr	r3, [r7, #4]
 800f768:	65da      	str	r2, [r3, #92]	@ 0x5c
        return HAL_ERROR;
 800f76a:	2301      	movs	r3, #1
 800f76c:	e095      	b.n	800f89a <HAL_ADC_PollForConversion+0x1d2>
      }
      else
      {
        tmp_Flag_End = (ADC_FLAG_EOC);
 800f76e:	2304      	movs	r3, #4
 800f770:	61fb      	str	r3, [r7, #28]
    }
#endif
  }

  /* Get tick count */
  tickstart = HAL_GetTick();
 800f772:	f7ff fa37 	bl	800ebe4 <HAL_GetTick>
 800f776:	6138      	str	r0, [r7, #16]

  /* Wait until End of unitary conversion or sequence conversions flag is raised */
  while ((hadc->Instance->ISR & tmp_Flag_End) == 0UL)
 800f778:	e021      	b.n	800f7be <HAL_ADC_PollForConversion+0xf6>
  {
    /* Check if timeout is disabled (set to infinite wait) */
    if (Timeout != HAL_MAX_DELAY)
 800f77a:	683b      	ldr	r3, [r7, #0]
 800f77c:	f1b3 3fff 	cmp.w	r3, #4294967295
 800f780:	d01d      	beq.n	800f7be <HAL_ADC_PollForConversion+0xf6>
    {
      if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0UL))
 800f782:	f7ff fa2f 	bl	800ebe4 <HAL_GetTick>
 800f786:	4602      	mov	r2, r0
 800f788:	693b      	ldr	r3, [r7, #16]
 800f78a:	1ad3      	subs	r3, r2, r3
 800f78c:	683a      	ldr	r2, [r7, #0]
 800f78e:	429a      	cmp	r2, r3
 800f790:	d302      	bcc.n	800f798 <HAL_ADC_PollForConversion+0xd0>
 800f792:	683b      	ldr	r3, [r7, #0]
 800f794:	2b00      	cmp	r3, #0
 800f796:	d112      	bne.n	800f7be <HAL_ADC_PollForConversion+0xf6>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if ((hadc->Instance->ISR & tmp_Flag_End) == 0UL)
 800f798:	687b      	ldr	r3, [r7, #4]
 800f79a:	681b      	ldr	r3, [r3, #0]
 800f79c:	681a      	ldr	r2, [r3, #0]
 800f79e:	69fb      	ldr	r3, [r7, #28]
 800f7a0:	4013      	ands	r3, r2
 800f7a2:	2b00      	cmp	r3, #0
 800f7a4:	d10b      	bne.n	800f7be <HAL_ADC_PollForConversion+0xf6>
        {
          /* Update ADC state machine to timeout */
          SET_BIT(hadc->State, HAL_ADC_STATE_TIMEOUT);
 800f7a6:	687b      	ldr	r3, [r7, #4]
 800f7a8:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800f7aa:	f043 0204 	orr.w	r2, r3, #4
 800f7ae:	687b      	ldr	r3, [r7, #4]
 800f7b0:	65da      	str	r2, [r3, #92]	@ 0x5c

          /* Process unlocked */
          __HAL_UNLOCK(hadc);
 800f7b2:	687b      	ldr	r3, [r7, #4]
 800f7b4:	2200      	movs	r2, #0
 800f7b6:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58

          return HAL_TIMEOUT;
 800f7ba:	2303      	movs	r3, #3
 800f7bc:	e06d      	b.n	800f89a <HAL_ADC_PollForConversion+0x1d2>
  while ((hadc->Instance->ISR & tmp_Flag_End) == 0UL)
 800f7be:	687b      	ldr	r3, [r7, #4]
 800f7c0:	681b      	ldr	r3, [r3, #0]
 800f7c2:	681a      	ldr	r2, [r3, #0]
 800f7c4:	69fb      	ldr	r3, [r7, #28]
 800f7c6:	4013      	ands	r3, r2
 800f7c8:	2b00      	cmp	r3, #0
 800f7ca:	d0d6      	beq.n	800f77a <HAL_ADC_PollForConversion+0xb2>
      }
    }
  }

  /* Update ADC state machine */
  SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 800f7cc:	687b      	ldr	r3, [r7, #4]
 800f7ce:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800f7d0:	f443 7200 	orr.w	r2, r3, #512	@ 0x200
 800f7d4:	687b      	ldr	r3, [r7, #4]
 800f7d6:	65da      	str	r2, [r3, #92]	@ 0x5c

  /* Determine whether any further conversion upcoming on group regular       */
  /* by external trigger, continuous mode or scan sequence on going.          */
  if ((LL_ADC_REG_IsTriggerSourceSWStart(hadc->Instance) != 0UL)
 800f7d8:	687b      	ldr	r3, [r7, #4]
 800f7da:	681b      	ldr	r3, [r3, #0]
 800f7dc:	4618      	mov	r0, r3
 800f7de:	f7ff fb01 	bl	800ede4 <LL_ADC_REG_IsTriggerSourceSWStart>
 800f7e2:	4603      	mov	r3, r0
 800f7e4:	2b00      	cmp	r3, #0
 800f7e6:	d01c      	beq.n	800f822 <HAL_ADC_PollForConversion+0x15a>
      && (hadc->Init.ContinuousConvMode == DISABLE)
 800f7e8:	687b      	ldr	r3, [r7, #4]
 800f7ea:	7f5b      	ldrb	r3, [r3, #29]
 800f7ec:	2b00      	cmp	r3, #0
 800f7ee:	d118      	bne.n	800f822 <HAL_ADC_PollForConversion+0x15a>
     )
  {
    /* Check whether end of sequence is reached */
    if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOS))
 800f7f0:	687b      	ldr	r3, [r7, #4]
 800f7f2:	681b      	ldr	r3, [r3, #0]
 800f7f4:	681b      	ldr	r3, [r3, #0]
 800f7f6:	f003 0308 	and.w	r3, r3, #8
 800f7fa:	2b08      	cmp	r3, #8
 800f7fc:	d111      	bne.n	800f822 <HAL_ADC_PollForConversion+0x15a>
    {
      /* Set ADC state */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 800f7fe:	687b      	ldr	r3, [r7, #4]
 800f800:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800f802:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 800f806:	687b      	ldr	r3, [r7, #4]
 800f808:	65da      	str	r2, [r3, #92]	@ 0x5c

      if ((hadc->State & HAL_ADC_STATE_INJ_BUSY) == 0UL)
 800f80a:	687b      	ldr	r3, [r7, #4]
 800f80c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800f80e:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 800f812:	2b00      	cmp	r3, #0
 800f814:	d105      	bne.n	800f822 <HAL_ADC_PollForConversion+0x15a>
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 800f816:	687b      	ldr	r3, [r7, #4]
 800f818:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800f81a:	f043 0201 	orr.w	r2, r3, #1
 800f81e:	687b      	ldr	r3, [r7, #4]
 800f820:	65da      	str	r2, [r3, #92]	@ 0x5c

  /* Get relevant register CFGR in ADC instance of ADC master or slave        */
  /* in function of multimode state (for devices with multimode               */
  /* available).                                                              */
#if defined(ADC_MULTIMODE_SUPPORT)
  if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 800f822:	687b      	ldr	r3, [r7, #4]
 800f824:	681b      	ldr	r3, [r3, #0]
 800f826:	4a1f      	ldr	r2, [pc, #124]	@ (800f8a4 <HAL_ADC_PollForConversion+0x1dc>)
 800f828:	4293      	cmp	r3, r2
 800f82a:	d002      	beq.n	800f832 <HAL_ADC_PollForConversion+0x16a>
 800f82c:	687b      	ldr	r3, [r7, #4]
 800f82e:	681b      	ldr	r3, [r3, #0]
 800f830:	e001      	b.n	800f836 <HAL_ADC_PollForConversion+0x16e>
 800f832:	f04f 43a0 	mov.w	r3, #1342177280	@ 0x50000000
 800f836:	687a      	ldr	r2, [r7, #4]
 800f838:	6812      	ldr	r2, [r2, #0]
 800f83a:	4293      	cmp	r3, r2
 800f83c:	d008      	beq.n	800f850 <HAL_ADC_PollForConversion+0x188>
      || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 800f83e:	697b      	ldr	r3, [r7, #20]
 800f840:	2b00      	cmp	r3, #0
 800f842:	d005      	beq.n	800f850 <HAL_ADC_PollForConversion+0x188>
      || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_SIMULT)
 800f844:	697b      	ldr	r3, [r7, #20]
 800f846:	2b05      	cmp	r3, #5
 800f848:	d002      	beq.n	800f850 <HAL_ADC_PollForConversion+0x188>
      || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_ALTERN)
 800f84a:	697b      	ldr	r3, [r7, #20]
 800f84c:	2b09      	cmp	r3, #9
 800f84e:	d104      	bne.n	800f85a <HAL_ADC_PollForConversion+0x192>
     )
  {
    /* Retrieve handle ADC CFGR register */
    tmp_cfgr = READ_REG(hadc->Instance->CFGR);
 800f850:	687b      	ldr	r3, [r7, #4]
 800f852:	681b      	ldr	r3, [r3, #0]
 800f854:	68db      	ldr	r3, [r3, #12]
 800f856:	61bb      	str	r3, [r7, #24]
 800f858:	e00d      	b.n	800f876 <HAL_ADC_PollForConversion+0x1ae>
  }
  else
  {
    /* Retrieve Master ADC CFGR register */
    tmpADC_Master = __LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance);
 800f85a:	687b      	ldr	r3, [r7, #4]
 800f85c:	681b      	ldr	r3, [r3, #0]
 800f85e:	4a11      	ldr	r2, [pc, #68]	@ (800f8a4 <HAL_ADC_PollForConversion+0x1dc>)
 800f860:	4293      	cmp	r3, r2
 800f862:	d002      	beq.n	800f86a <HAL_ADC_PollForConversion+0x1a2>
 800f864:	687b      	ldr	r3, [r7, #4]
 800f866:	681b      	ldr	r3, [r3, #0]
 800f868:	e001      	b.n	800f86e <HAL_ADC_PollForConversion+0x1a6>
 800f86a:	f04f 43a0 	mov.w	r3, #1342177280	@ 0x50000000
 800f86e:	60fb      	str	r3, [r7, #12]
    tmp_cfgr = READ_REG(tmpADC_Master->CFGR);
 800f870:	68fb      	ldr	r3, [r7, #12]
 800f872:	68db      	ldr	r3, [r3, #12]
 800f874:	61bb      	str	r3, [r7, #24]
  /* Retrieve handle ADC CFGR register */
  tmp_cfgr = READ_REG(hadc->Instance->CFGR);
#endif

  /* Clear polled flag */
  if (tmp_Flag_End == ADC_FLAG_EOS)
 800f876:	69fb      	ldr	r3, [r7, #28]
 800f878:	2b08      	cmp	r3, #8
 800f87a:	d104      	bne.n	800f886 <HAL_ADC_PollForConversion+0x1be>
  {
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOS);
 800f87c:	687b      	ldr	r3, [r7, #4]
 800f87e:	681b      	ldr	r3, [r3, #0]
 800f880:	2208      	movs	r2, #8
 800f882:	601a      	str	r2, [r3, #0]
 800f884:	e008      	b.n	800f898 <HAL_ADC_PollForConversion+0x1d0>
  else
  {
    /* Clear end of conversion EOC flag of regular group if low power feature */
    /* "LowPowerAutoWait " is disabled, to not interfere with this feature    */
    /* until data register is read using function HAL_ADC_GetValue().         */
    if (READ_BIT(tmp_cfgr, ADC_CFGR_AUTDLY) == 0UL)
 800f886:	69bb      	ldr	r3, [r7, #24]
 800f888:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800f88c:	2b00      	cmp	r3, #0
 800f88e:	d103      	bne.n	800f898 <HAL_ADC_PollForConversion+0x1d0>
    {
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS));
 800f890:	687b      	ldr	r3, [r7, #4]
 800f892:	681b      	ldr	r3, [r3, #0]
 800f894:	220c      	movs	r2, #12
 800f896:	601a      	str	r2, [r3, #0]
    }
  }

  /* Return function status */
  return HAL_OK;
 800f898:	2300      	movs	r3, #0
}
 800f89a:	4618      	mov	r0, r3
 800f89c:	3720      	adds	r7, #32
 800f89e:	46bd      	mov	sp, r7
 800f8a0:	bd80      	pop	{r7, pc}
 800f8a2:	bf00      	nop
 800f8a4:	50000100 	.word	0x50000100
 800f8a8:	50000300 	.word	0x50000300
 800f8ac:	50000700 	.word	0x50000700

0800f8b0 <HAL_ADC_Stop_DMA>:
  *         For multimode, the dedicated HAL_ADCEx_MultiModeStop_DMA() API must be used.
  * @param hadc ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_ADC_Stop_DMA(ADC_HandleTypeDef *hadc)
{
 800f8b0:	b580      	push	{r7, lr}
 800f8b2:	b084      	sub	sp, #16
 800f8b4:	af00      	add	r7, sp, #0
 800f8b6:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* Process locked */
  __HAL_LOCK(hadc);
 800f8b8:	687b      	ldr	r3, [r7, #4]
 800f8ba:	f893 3058 	ldrb.w	r3, [r3, #88]	@ 0x58
 800f8be:	2b01      	cmp	r3, #1
 800f8c0:	d101      	bne.n	800f8c6 <HAL_ADC_Stop_DMA+0x16>
 800f8c2:	2302      	movs	r3, #2
 800f8c4:	e051      	b.n	800f96a <HAL_ADC_Stop_DMA+0xba>
 800f8c6:	687b      	ldr	r3, [r7, #4]
 800f8c8:	2201      	movs	r2, #1
 800f8ca:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58

  /* 1. Stop potential ADC group regular conversion on going */
  tmp_hal_status = ADC_ConversionStop(hadc, ADC_REGULAR_INJECTED_GROUP);
 800f8ce:	2103      	movs	r1, #3
 800f8d0:	6878      	ldr	r0, [r7, #4]
 800f8d2:	f000 fed5 	bl	8010680 <ADC_ConversionStop>
 800f8d6:	4603      	mov	r3, r0
 800f8d8:	73fb      	strb	r3, [r7, #15]

  /* Disable ADC peripheral if conversions are effectively stopped */
  if (tmp_hal_status == HAL_OK)
 800f8da:	7bfb      	ldrb	r3, [r7, #15]
 800f8dc:	2b00      	cmp	r3, #0
 800f8de:	d13f      	bne.n	800f960 <HAL_ADC_Stop_DMA+0xb0>
  {
    /* Disable ADC DMA (ADC DMA configuration of continuous requests is kept) */
    CLEAR_BIT(hadc->Instance->CFGR, ADC_CFGR_DMAEN);
 800f8e0:	687b      	ldr	r3, [r7, #4]
 800f8e2:	681b      	ldr	r3, [r3, #0]
 800f8e4:	68da      	ldr	r2, [r3, #12]
 800f8e6:	687b      	ldr	r3, [r7, #4]
 800f8e8:	681b      	ldr	r3, [r3, #0]
 800f8ea:	f022 0201 	bic.w	r2, r2, #1
 800f8ee:	60da      	str	r2, [r3, #12]

    /* Disable the DMA channel (in case of DMA in circular mode or stop       */
    /* while DMA transfer is on going)                                        */
    if (hadc->DMA_Handle->State == HAL_DMA_STATE_BUSY)
 800f8f0:	687b      	ldr	r3, [r7, #4]
 800f8f2:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800f8f4:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 800f8f8:	b2db      	uxtb	r3, r3
 800f8fa:	2b02      	cmp	r3, #2
 800f8fc:	d10f      	bne.n	800f91e <HAL_ADC_Stop_DMA+0x6e>
    {
      tmp_hal_status = HAL_DMA_Abort(hadc->DMA_Handle);
 800f8fe:	687b      	ldr	r3, [r7, #4]
 800f900:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800f902:	4618      	mov	r0, r3
 800f904:	f001 fa24 	bl	8010d50 <HAL_DMA_Abort>
 800f908:	4603      	mov	r3, r0
 800f90a:	73fb      	strb	r3, [r7, #15]

      /* Check if DMA channel effectively disabled */
      if (tmp_hal_status != HAL_OK)
 800f90c:	7bfb      	ldrb	r3, [r7, #15]
 800f90e:	2b00      	cmp	r3, #0
 800f910:	d005      	beq.n	800f91e <HAL_ADC_Stop_DMA+0x6e>
      {
        /* Update ADC state machine to error */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_DMA);
 800f912:	687b      	ldr	r3, [r7, #4]
 800f914:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800f916:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 800f91a:	687b      	ldr	r3, [r7, #4]
 800f91c:	65da      	str	r2, [r3, #92]	@ 0x5c
      }
    }

    /* Disable ADC overrun interrupt */
    __HAL_ADC_DISABLE_IT(hadc, ADC_IT_OVR);
 800f91e:	687b      	ldr	r3, [r7, #4]
 800f920:	681b      	ldr	r3, [r3, #0]
 800f922:	685a      	ldr	r2, [r3, #4]
 800f924:	687b      	ldr	r3, [r7, #4]
 800f926:	681b      	ldr	r3, [r3, #0]
 800f928:	f022 0210 	bic.w	r2, r2, #16
 800f92c:	605a      	str	r2, [r3, #4]

    /* 2. Disable the ADC peripheral */
    /* Update "tmp_hal_status" only if DMA channel disabling passed,          */
    /* to keep in memory a potential failing status.                          */
    if (tmp_hal_status == HAL_OK)
 800f92e:	7bfb      	ldrb	r3, [r7, #15]
 800f930:	2b00      	cmp	r3, #0
 800f932:	d105      	bne.n	800f940 <HAL_ADC_Stop_DMA+0x90>
    {
      tmp_hal_status = ADC_Disable(hadc);
 800f934:	6878      	ldr	r0, [r7, #4]
 800f936:	f000 ffc1 	bl	80108bc <ADC_Disable>
 800f93a:	4603      	mov	r3, r0
 800f93c:	73fb      	strb	r3, [r7, #15]
 800f93e:	e002      	b.n	800f946 <HAL_ADC_Stop_DMA+0x96>
    }
    else
    {
      (void)ADC_Disable(hadc);
 800f940:	6878      	ldr	r0, [r7, #4]
 800f942:	f000 ffbb 	bl	80108bc <ADC_Disable>
    }

    /* Check if ADC is effectively disabled */
    if (tmp_hal_status == HAL_OK)
 800f946:	7bfb      	ldrb	r3, [r7, #15]
 800f948:	2b00      	cmp	r3, #0
 800f94a:	d109      	bne.n	800f960 <HAL_ADC_Stop_DMA+0xb0>
    {
      /* Set ADC state */
      ADC_STATE_CLR_SET(hadc->State,
 800f94c:	687b      	ldr	r3, [r7, #4]
 800f94e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800f950:	f423 5388 	bic.w	r3, r3, #4352	@ 0x1100
 800f954:	f023 0301 	bic.w	r3, r3, #1
 800f958:	f043 0201 	orr.w	r2, r3, #1
 800f95c:	687b      	ldr	r3, [r7, #4]
 800f95e:	65da      	str	r2, [r3, #92]	@ 0x5c
    }

  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 800f960:	687b      	ldr	r3, [r7, #4]
 800f962:	2200      	movs	r2, #0
 800f964:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58

  /* Return function status */
  return tmp_hal_status;
 800f968:	7bfb      	ldrb	r3, [r7, #15]
}
 800f96a:	4618      	mov	r0, r3
 800f96c:	3710      	adds	r7, #16
 800f96e:	46bd      	mov	sp, r7
 800f970:	bd80      	pop	{r7, pc}

0800f972 <HAL_ADC_GetValue>:
  *         or @ref __HAL_ADC_CLEAR_FLAG(&hadc, ADC_FLAG_EOS).
  * @param hadc ADC handle
  * @retval ADC group regular conversion data
  */
uint32_t HAL_ADC_GetValue(ADC_HandleTypeDef *hadc)
{
 800f972:	b480      	push	{r7}
 800f974:	b083      	sub	sp, #12
 800f976:	af00      	add	r7, sp, #0
 800f978:	6078      	str	r0, [r7, #4]

  /* Note: EOC flag is not cleared here by software because automatically     */
  /*       cleared by hardware when reading register DR.                      */

  /* Return ADC converted value */
  return hadc->Instance->DR;
 800f97a:	687b      	ldr	r3, [r7, #4]
 800f97c:	681b      	ldr	r3, [r3, #0]
 800f97e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
}
 800f980:	4618      	mov	r0, r3
 800f982:	370c      	adds	r7, #12
 800f984:	46bd      	mov	sp, r7
 800f986:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f98a:	4770      	bx	lr

0800f98c <HAL_ADC_IRQHandler>:
  * @brief  Handle ADC interrupt request.
  * @param hadc ADC handle
  * @retval None
  */
void HAL_ADC_IRQHandler(ADC_HandleTypeDef *hadc)
{
 800f98c:	b580      	push	{r7, lr}
 800f98e:	b08a      	sub	sp, #40	@ 0x28
 800f990:	af00      	add	r7, sp, #0
 800f992:	6078      	str	r0, [r7, #4]
  uint32_t overrun_error = 0UL; /* flag set if overrun occurrence has to be considered as an error */
 800f994:	2300      	movs	r3, #0
 800f996:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t tmp_isr = hadc->Instance->ISR;
 800f998:	687b      	ldr	r3, [r7, #4]
 800f99a:	681b      	ldr	r3, [r3, #0]
 800f99c:	681b      	ldr	r3, [r3, #0]
 800f99e:	61fb      	str	r3, [r7, #28]
  uint32_t tmp_ier = hadc->Instance->IER;
 800f9a0:	687b      	ldr	r3, [r7, #4]
 800f9a2:	681b      	ldr	r3, [r3, #0]
 800f9a4:	685b      	ldr	r3, [r3, #4]
 800f9a6:	61bb      	str	r3, [r7, #24]
  uint32_t tmp_adc_inj_is_trigger_source_sw_start;
  uint32_t tmp_adc_reg_is_trigger_source_sw_start;
  uint32_t tmp_cfgr;
#if defined(ADC_MULTIMODE_SUPPORT)
  const ADC_TypeDef *tmpADC_Master;
  uint32_t tmp_multimode_config = LL_ADC_GetMultimode(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 800f9a8:	687b      	ldr	r3, [r7, #4]
 800f9aa:	681b      	ldr	r3, [r3, #0]
 800f9ac:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 800f9b0:	d004      	beq.n	800f9bc <HAL_ADC_IRQHandler+0x30>
 800f9b2:	687b      	ldr	r3, [r7, #4]
 800f9b4:	681b      	ldr	r3, [r3, #0]
 800f9b6:	4a87      	ldr	r2, [pc, #540]	@ (800fbd4 <HAL_ADC_IRQHandler+0x248>)
 800f9b8:	4293      	cmp	r3, r2
 800f9ba:	d101      	bne.n	800f9c0 <HAL_ADC_IRQHandler+0x34>
 800f9bc:	4b86      	ldr	r3, [pc, #536]	@ (800fbd8 <HAL_ADC_IRQHandler+0x24c>)
 800f9be:	e000      	b.n	800f9c2 <HAL_ADC_IRQHandler+0x36>
 800f9c0:	4b86      	ldr	r3, [pc, #536]	@ (800fbdc <HAL_ADC_IRQHandler+0x250>)
 800f9c2:	4618      	mov	r0, r3
 800f9c4:	f7ff fab4 	bl	800ef30 <LL_ADC_GetMultimode>
 800f9c8:	6178      	str	r0, [r7, #20]
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  assert_param(IS_ADC_EOC_SELECTION(hadc->Init.EOCSelection));

  /* ========== Check End of Sampling flag for ADC group regular ========== */
  if (((tmp_isr & ADC_FLAG_EOSMP) == ADC_FLAG_EOSMP) && ((tmp_ier & ADC_IT_EOSMP) == ADC_IT_EOSMP))
 800f9ca:	69fb      	ldr	r3, [r7, #28]
 800f9cc:	f003 0302 	and.w	r3, r3, #2
 800f9d0:	2b00      	cmp	r3, #0
 800f9d2:	d017      	beq.n	800fa04 <HAL_ADC_IRQHandler+0x78>
 800f9d4:	69bb      	ldr	r3, [r7, #24]
 800f9d6:	f003 0302 	and.w	r3, r3, #2
 800f9da:	2b00      	cmp	r3, #0
 800f9dc:	d012      	beq.n	800fa04 <HAL_ADC_IRQHandler+0x78>
  {
    /* Update state machine on end of sampling status if not in error state */
    if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 800f9de:	687b      	ldr	r3, [r7, #4]
 800f9e0:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800f9e2:	f003 0310 	and.w	r3, r3, #16
 800f9e6:	2b00      	cmp	r3, #0
 800f9e8:	d105      	bne.n	800f9f6 <HAL_ADC_IRQHandler+0x6a>
    {
      /* Set ADC state */
      SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOSMP);
 800f9ea:	687b      	ldr	r3, [r7, #4]
 800f9ec:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800f9ee:	f443 6200 	orr.w	r2, r3, #2048	@ 0x800
 800f9f2:	687b      	ldr	r3, [r7, #4]
 800f9f4:	65da      	str	r2, [r3, #92]	@ 0x5c

    /* End Of Sampling callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->EndOfSamplingCallback(hadc);
#else
    HAL_ADCEx_EndOfSamplingCallback(hadc);
 800f9f6:	6878      	ldr	r0, [r7, #4]
 800f9f8:	f000 ffe7 	bl	80109ca <HAL_ADCEx_EndOfSamplingCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Clear regular group conversion flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOSMP);
 800f9fc:	687b      	ldr	r3, [r7, #4]
 800f9fe:	681b      	ldr	r3, [r3, #0]
 800fa00:	2202      	movs	r2, #2
 800fa02:	601a      	str	r2, [r3, #0]
  }

  /* ====== Check ADC group regular end of unitary conversion sequence conversions ===== */
  if ((((tmp_isr & ADC_FLAG_EOC) == ADC_FLAG_EOC) && ((tmp_ier & ADC_IT_EOC) == ADC_IT_EOC)) ||
 800fa04:	69fb      	ldr	r3, [r7, #28]
 800fa06:	f003 0304 	and.w	r3, r3, #4
 800fa0a:	2b00      	cmp	r3, #0
 800fa0c:	d004      	beq.n	800fa18 <HAL_ADC_IRQHandler+0x8c>
 800fa0e:	69bb      	ldr	r3, [r7, #24]
 800fa10:	f003 0304 	and.w	r3, r3, #4
 800fa14:	2b00      	cmp	r3, #0
 800fa16:	d10a      	bne.n	800fa2e <HAL_ADC_IRQHandler+0xa2>
      (((tmp_isr & ADC_FLAG_EOS) == ADC_FLAG_EOS) && ((tmp_ier & ADC_IT_EOS) == ADC_IT_EOS)))
 800fa18:	69fb      	ldr	r3, [r7, #28]
 800fa1a:	f003 0308 	and.w	r3, r3, #8
  if ((((tmp_isr & ADC_FLAG_EOC) == ADC_FLAG_EOC) && ((tmp_ier & ADC_IT_EOC) == ADC_IT_EOC)) ||
 800fa1e:	2b00      	cmp	r3, #0
 800fa20:	f000 8085 	beq.w	800fb2e <HAL_ADC_IRQHandler+0x1a2>
      (((tmp_isr & ADC_FLAG_EOS) == ADC_FLAG_EOS) && ((tmp_ier & ADC_IT_EOS) == ADC_IT_EOS)))
 800fa24:	69bb      	ldr	r3, [r7, #24]
 800fa26:	f003 0308 	and.w	r3, r3, #8
 800fa2a:	2b00      	cmp	r3, #0
 800fa2c:	d07f      	beq.n	800fb2e <HAL_ADC_IRQHandler+0x1a2>
  {
    /* Update state machine on conversion status if not in error state */
    if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 800fa2e:	687b      	ldr	r3, [r7, #4]
 800fa30:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800fa32:	f003 0310 	and.w	r3, r3, #16
 800fa36:	2b00      	cmp	r3, #0
 800fa38:	d105      	bne.n	800fa46 <HAL_ADC_IRQHandler+0xba>
    {
      /* Set ADC state */
      SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 800fa3a:	687b      	ldr	r3, [r7, #4]
 800fa3c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800fa3e:	f443 7200 	orr.w	r2, r3, #512	@ 0x200
 800fa42:	687b      	ldr	r3, [r7, #4]
 800fa44:	65da      	str	r2, [r3, #92]	@ 0x5c
    }

    /* Determine whether any further conversion upcoming on group regular     */
    /* by external trigger, continuous mode or scan sequence on going         */
    /* to disable interruption.                                               */
    if (LL_ADC_REG_IsTriggerSourceSWStart(hadc->Instance) != 0UL)
 800fa46:	687b      	ldr	r3, [r7, #4]
 800fa48:	681b      	ldr	r3, [r3, #0]
 800fa4a:	4618      	mov	r0, r3
 800fa4c:	f7ff f9ca 	bl	800ede4 <LL_ADC_REG_IsTriggerSourceSWStart>
 800fa50:	4603      	mov	r3, r0
 800fa52:	2b00      	cmp	r3, #0
 800fa54:	d064      	beq.n	800fb20 <HAL_ADC_IRQHandler+0x194>
    {
      /* Get relevant register CFGR in ADC instance of ADC master or slave    */
      /* in function of multimode state (for devices with multimode           */
      /* available).                                                          */
#if defined(ADC_MULTIMODE_SUPPORT)
      if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 800fa56:	687b      	ldr	r3, [r7, #4]
 800fa58:	681b      	ldr	r3, [r3, #0]
 800fa5a:	4a5e      	ldr	r2, [pc, #376]	@ (800fbd4 <HAL_ADC_IRQHandler+0x248>)
 800fa5c:	4293      	cmp	r3, r2
 800fa5e:	d002      	beq.n	800fa66 <HAL_ADC_IRQHandler+0xda>
 800fa60:	687b      	ldr	r3, [r7, #4]
 800fa62:	681b      	ldr	r3, [r3, #0]
 800fa64:	e001      	b.n	800fa6a <HAL_ADC_IRQHandler+0xde>
 800fa66:	f04f 43a0 	mov.w	r3, #1342177280	@ 0x50000000
 800fa6a:	687a      	ldr	r2, [r7, #4]
 800fa6c:	6812      	ldr	r2, [r2, #0]
 800fa6e:	4293      	cmp	r3, r2
 800fa70:	d008      	beq.n	800fa84 <HAL_ADC_IRQHandler+0xf8>
          || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 800fa72:	697b      	ldr	r3, [r7, #20]
 800fa74:	2b00      	cmp	r3, #0
 800fa76:	d005      	beq.n	800fa84 <HAL_ADC_IRQHandler+0xf8>
          || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_SIMULT)
 800fa78:	697b      	ldr	r3, [r7, #20]
 800fa7a:	2b05      	cmp	r3, #5
 800fa7c:	d002      	beq.n	800fa84 <HAL_ADC_IRQHandler+0xf8>
          || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_ALTERN)
 800fa7e:	697b      	ldr	r3, [r7, #20]
 800fa80:	2b09      	cmp	r3, #9
 800fa82:	d104      	bne.n	800fa8e <HAL_ADC_IRQHandler+0x102>
         )
      {
        /* check CONT bit directly in handle ADC CFGR register */
        tmp_cfgr = READ_REG(hadc->Instance->CFGR);
 800fa84:	687b      	ldr	r3, [r7, #4]
 800fa86:	681b      	ldr	r3, [r3, #0]
 800fa88:	68db      	ldr	r3, [r3, #12]
 800fa8a:	623b      	str	r3, [r7, #32]
 800fa8c:	e00d      	b.n	800faaa <HAL_ADC_IRQHandler+0x11e>
      }
      else
      {
        /* else need to check Master ADC CONT bit */
        tmpADC_Master = __LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance);
 800fa8e:	687b      	ldr	r3, [r7, #4]
 800fa90:	681b      	ldr	r3, [r3, #0]
 800fa92:	4a50      	ldr	r2, [pc, #320]	@ (800fbd4 <HAL_ADC_IRQHandler+0x248>)
 800fa94:	4293      	cmp	r3, r2
 800fa96:	d002      	beq.n	800fa9e <HAL_ADC_IRQHandler+0x112>
 800fa98:	687b      	ldr	r3, [r7, #4]
 800fa9a:	681b      	ldr	r3, [r3, #0]
 800fa9c:	e001      	b.n	800faa2 <HAL_ADC_IRQHandler+0x116>
 800fa9e:	f04f 43a0 	mov.w	r3, #1342177280	@ 0x50000000
 800faa2:	613b      	str	r3, [r7, #16]
        tmp_cfgr = READ_REG(tmpADC_Master->CFGR);
 800faa4:	693b      	ldr	r3, [r7, #16]
 800faa6:	68db      	ldr	r3, [r3, #12]
 800faa8:	623b      	str	r3, [r7, #32]
#else
      tmp_cfgr = READ_REG(hadc->Instance->CFGR);
#endif

      /* Carry on if continuous mode is disabled */
      if (READ_BIT(tmp_cfgr, ADC_CFGR_CONT) != ADC_CFGR_CONT)
 800faaa:	6a3b      	ldr	r3, [r7, #32]
 800faac:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 800fab0:	2b00      	cmp	r3, #0
 800fab2:	d135      	bne.n	800fb20 <HAL_ADC_IRQHandler+0x194>
      {
        /* If End of Sequence is reached, disable interrupts */
        if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOS))
 800fab4:	687b      	ldr	r3, [r7, #4]
 800fab6:	681b      	ldr	r3, [r3, #0]
 800fab8:	681b      	ldr	r3, [r3, #0]
 800faba:	f003 0308 	and.w	r3, r3, #8
 800fabe:	2b08      	cmp	r3, #8
 800fac0:	d12e      	bne.n	800fb20 <HAL_ADC_IRQHandler+0x194>
        {
          /* Allowed to modify bits ADC_IT_EOC/ADC_IT_EOS only if bit         */
          /* ADSTART==0 (no conversion on going)                              */
          if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 800fac2:	687b      	ldr	r3, [r7, #4]
 800fac4:	681b      	ldr	r3, [r3, #0]
 800fac6:	4618      	mov	r0, r3
 800fac8:	f7ff fb12 	bl	800f0f0 <LL_ADC_REG_IsConversionOngoing>
 800facc:	4603      	mov	r3, r0
 800face:	2b00      	cmp	r3, #0
 800fad0:	d11a      	bne.n	800fb08 <HAL_ADC_IRQHandler+0x17c>
          {
            /* Disable ADC end of sequence conversion interrupt */
            /* Note: Overrun interrupt was enabled with EOC interrupt in      */
            /* HAL_Start_IT(), but is not disabled here because can be used   */
            /* by overrun IRQ process below.                                  */
            __HAL_ADC_DISABLE_IT(hadc, ADC_IT_EOC | ADC_IT_EOS);
 800fad2:	687b      	ldr	r3, [r7, #4]
 800fad4:	681b      	ldr	r3, [r3, #0]
 800fad6:	685a      	ldr	r2, [r3, #4]
 800fad8:	687b      	ldr	r3, [r7, #4]
 800fada:	681b      	ldr	r3, [r3, #0]
 800fadc:	f022 020c 	bic.w	r2, r2, #12
 800fae0:	605a      	str	r2, [r3, #4]

            /* Set ADC state */
            CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 800fae2:	687b      	ldr	r3, [r7, #4]
 800fae4:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800fae6:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 800faea:	687b      	ldr	r3, [r7, #4]
 800faec:	65da      	str	r2, [r3, #92]	@ 0x5c

            if ((hadc->State & HAL_ADC_STATE_INJ_BUSY) == 0UL)
 800faee:	687b      	ldr	r3, [r7, #4]
 800faf0:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800faf2:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 800faf6:	2b00      	cmp	r3, #0
 800faf8:	d112      	bne.n	800fb20 <HAL_ADC_IRQHandler+0x194>
            {
              SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 800fafa:	687b      	ldr	r3, [r7, #4]
 800fafc:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800fafe:	f043 0201 	orr.w	r2, r3, #1
 800fb02:	687b      	ldr	r3, [r7, #4]
 800fb04:	65da      	str	r2, [r3, #92]	@ 0x5c
 800fb06:	e00b      	b.n	800fb20 <HAL_ADC_IRQHandler+0x194>
            }
          }
          else
          {
            /* Change ADC state to error state */
            SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800fb08:	687b      	ldr	r3, [r7, #4]
 800fb0a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800fb0c:	f043 0210 	orr.w	r2, r3, #16
 800fb10:	687b      	ldr	r3, [r7, #4]
 800fb12:	65da      	str	r2, [r3, #92]	@ 0x5c

            /* Set ADC error code to ADC peripheral internal error */
            SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800fb14:	687b      	ldr	r3, [r7, #4]
 800fb16:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800fb18:	f043 0201 	orr.w	r2, r3, #1
 800fb1c:	687b      	ldr	r3, [r7, #4]
 800fb1e:	661a      	str	r2, [r3, #96]	@ 0x60
    /*       possibility to use:                                              */
    /*        " if ( __HAL_ADC_GET_FLAG(&hadc, ADC_FLAG_EOS)) "               */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvCpltCallback(hadc);
#else
    HAL_ADC_ConvCpltCallback(hadc);
 800fb20:	6878      	ldr	r0, [r7, #4]
 800fb22:	f7f9 f9e1 	bl	8008ee8 <HAL_ADC_ConvCpltCallback>
    /* Clear regular group conversion flag */
    /* Note: in case of overrun set to ADC_OVR_DATA_PRESERVED, end of         */
    /*       conversion flags clear induces the release of the preserved data.*/
    /*       Therefore, if the preserved data value is needed, it must be     */
    /*       read preliminarily into HAL_ADC_ConvCpltCallback().              */
    __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS));
 800fb26:	687b      	ldr	r3, [r7, #4]
 800fb28:	681b      	ldr	r3, [r3, #0]
 800fb2a:	220c      	movs	r2, #12
 800fb2c:	601a      	str	r2, [r3, #0]
  }

  /* ====== Check ADC group injected end of unitary conversion sequence conversions ===== */
  if ((((tmp_isr & ADC_FLAG_JEOC) == ADC_FLAG_JEOC) && ((tmp_ier & ADC_IT_JEOC) == ADC_IT_JEOC)) ||
 800fb2e:	69fb      	ldr	r3, [r7, #28]
 800fb30:	f003 0320 	and.w	r3, r3, #32
 800fb34:	2b00      	cmp	r3, #0
 800fb36:	d004      	beq.n	800fb42 <HAL_ADC_IRQHandler+0x1b6>
 800fb38:	69bb      	ldr	r3, [r7, #24]
 800fb3a:	f003 0320 	and.w	r3, r3, #32
 800fb3e:	2b00      	cmp	r3, #0
 800fb40:	d10b      	bne.n	800fb5a <HAL_ADC_IRQHandler+0x1ce>
      (((tmp_isr & ADC_FLAG_JEOS) == ADC_FLAG_JEOS) && ((tmp_ier & ADC_IT_JEOS) == ADC_IT_JEOS)))
 800fb42:	69fb      	ldr	r3, [r7, #28]
 800fb44:	f003 0340 	and.w	r3, r3, #64	@ 0x40
  if ((((tmp_isr & ADC_FLAG_JEOC) == ADC_FLAG_JEOC) && ((tmp_ier & ADC_IT_JEOC) == ADC_IT_JEOC)) ||
 800fb48:	2b00      	cmp	r3, #0
 800fb4a:	f000 80a1 	beq.w	800fc90 <HAL_ADC_IRQHandler+0x304>
      (((tmp_isr & ADC_FLAG_JEOS) == ADC_FLAG_JEOS) && ((tmp_ier & ADC_IT_JEOS) == ADC_IT_JEOS)))
 800fb4e:	69bb      	ldr	r3, [r7, #24]
 800fb50:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800fb54:	2b00      	cmp	r3, #0
 800fb56:	f000 809b 	beq.w	800fc90 <HAL_ADC_IRQHandler+0x304>
  {
    /* Update state machine on conversion status if not in error state */
    if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 800fb5a:	687b      	ldr	r3, [r7, #4]
 800fb5c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800fb5e:	f003 0310 	and.w	r3, r3, #16
 800fb62:	2b00      	cmp	r3, #0
 800fb64:	d105      	bne.n	800fb72 <HAL_ADC_IRQHandler+0x1e6>
    {
      /* Set ADC state */
      SET_BIT(hadc->State, HAL_ADC_STATE_INJ_EOC);
 800fb66:	687b      	ldr	r3, [r7, #4]
 800fb68:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800fb6a:	f443 5200 	orr.w	r2, r3, #8192	@ 0x2000
 800fb6e:	687b      	ldr	r3, [r7, #4]
 800fb70:	65da      	str	r2, [r3, #92]	@ 0x5c
    }

    /* Retrieve ADC configuration */
    tmp_adc_inj_is_trigger_source_sw_start = LL_ADC_INJ_IsTriggerSourceSWStart(hadc->Instance);
 800fb72:	687b      	ldr	r3, [r7, #4]
 800fb74:	681b      	ldr	r3, [r3, #0]
 800fb76:	4618      	mov	r0, r3
 800fb78:	f7ff f973 	bl	800ee62 <LL_ADC_INJ_IsTriggerSourceSWStart>
 800fb7c:	60f8      	str	r0, [r7, #12]
    tmp_adc_reg_is_trigger_source_sw_start = LL_ADC_REG_IsTriggerSourceSWStart(hadc->Instance);
 800fb7e:	687b      	ldr	r3, [r7, #4]
 800fb80:	681b      	ldr	r3, [r3, #0]
 800fb82:	4618      	mov	r0, r3
 800fb84:	f7ff f92e 	bl	800ede4 <LL_ADC_REG_IsTriggerSourceSWStart>
 800fb88:	60b8      	str	r0, [r7, #8]
    /* Get relevant register CFGR in ADC instance of ADC master or slave  */
    /* in function of multimode state (for devices with multimode         */
    /* available).                                                        */
#if defined(ADC_MULTIMODE_SUPPORT)
    if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 800fb8a:	687b      	ldr	r3, [r7, #4]
 800fb8c:	681b      	ldr	r3, [r3, #0]
 800fb8e:	4a11      	ldr	r2, [pc, #68]	@ (800fbd4 <HAL_ADC_IRQHandler+0x248>)
 800fb90:	4293      	cmp	r3, r2
 800fb92:	d002      	beq.n	800fb9a <HAL_ADC_IRQHandler+0x20e>
 800fb94:	687b      	ldr	r3, [r7, #4]
 800fb96:	681b      	ldr	r3, [r3, #0]
 800fb98:	e001      	b.n	800fb9e <HAL_ADC_IRQHandler+0x212>
 800fb9a:	f04f 43a0 	mov.w	r3, #1342177280	@ 0x50000000
 800fb9e:	687a      	ldr	r2, [r7, #4]
 800fba0:	6812      	ldr	r2, [r2, #0]
 800fba2:	4293      	cmp	r3, r2
 800fba4:	d008      	beq.n	800fbb8 <HAL_ADC_IRQHandler+0x22c>
        || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 800fba6:	697b      	ldr	r3, [r7, #20]
 800fba8:	2b00      	cmp	r3, #0
 800fbaa:	d005      	beq.n	800fbb8 <HAL_ADC_IRQHandler+0x22c>
        || (tmp_multimode_config == LL_ADC_MULTI_DUAL_REG_SIMULT)
 800fbac:	697b      	ldr	r3, [r7, #20]
 800fbae:	2b06      	cmp	r3, #6
 800fbb0:	d002      	beq.n	800fbb8 <HAL_ADC_IRQHandler+0x22c>
        || (tmp_multimode_config == LL_ADC_MULTI_DUAL_REG_INTERL)
 800fbb2:	697b      	ldr	r3, [r7, #20]
 800fbb4:	2b07      	cmp	r3, #7
 800fbb6:	d104      	bne.n	800fbc2 <HAL_ADC_IRQHandler+0x236>
       )
    {
      tmp_cfgr = READ_REG(hadc->Instance->CFGR);
 800fbb8:	687b      	ldr	r3, [r7, #4]
 800fbba:	681b      	ldr	r3, [r3, #0]
 800fbbc:	68db      	ldr	r3, [r3, #12]
 800fbbe:	623b      	str	r3, [r7, #32]
 800fbc0:	e014      	b.n	800fbec <HAL_ADC_IRQHandler+0x260>
    }
    else
    {
      tmpADC_Master = __LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance);
 800fbc2:	687b      	ldr	r3, [r7, #4]
 800fbc4:	681b      	ldr	r3, [r3, #0]
 800fbc6:	4a03      	ldr	r2, [pc, #12]	@ (800fbd4 <HAL_ADC_IRQHandler+0x248>)
 800fbc8:	4293      	cmp	r3, r2
 800fbca:	d009      	beq.n	800fbe0 <HAL_ADC_IRQHandler+0x254>
 800fbcc:	687b      	ldr	r3, [r7, #4]
 800fbce:	681b      	ldr	r3, [r3, #0]
 800fbd0:	e008      	b.n	800fbe4 <HAL_ADC_IRQHandler+0x258>
 800fbd2:	bf00      	nop
 800fbd4:	50000100 	.word	0x50000100
 800fbd8:	50000300 	.word	0x50000300
 800fbdc:	50000700 	.word	0x50000700
 800fbe0:	f04f 43a0 	mov.w	r3, #1342177280	@ 0x50000000
 800fbe4:	613b      	str	r3, [r7, #16]
      tmp_cfgr = READ_REG(tmpADC_Master->CFGR);
 800fbe6:	693b      	ldr	r3, [r7, #16]
 800fbe8:	68db      	ldr	r3, [r3, #12]
 800fbea:	623b      	str	r3, [r7, #32]
    /* Disable interruption if no further conversion upcoming by injected     */
    /* external trigger or by automatic injected conversion with regular      */
    /* group having no further conversion upcoming (same conditions as        */
    /* regular group interruption disabling above),                           */
    /* and if injected scan sequence is completed.                            */
    if (tmp_adc_inj_is_trigger_source_sw_start != 0UL)
 800fbec:	68fb      	ldr	r3, [r7, #12]
 800fbee:	2b00      	cmp	r3, #0
 800fbf0:	d047      	beq.n	800fc82 <HAL_ADC_IRQHandler+0x2f6>
    {
      if ((READ_BIT(tmp_cfgr, ADC_CFGR_JAUTO) == 0UL) ||
 800fbf2:	6a3b      	ldr	r3, [r7, #32]
 800fbf4:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800fbf8:	2b00      	cmp	r3, #0
 800fbfa:	d007      	beq.n	800fc0c <HAL_ADC_IRQHandler+0x280>
 800fbfc:	68bb      	ldr	r3, [r7, #8]
 800fbfe:	2b00      	cmp	r3, #0
 800fc00:	d03f      	beq.n	800fc82 <HAL_ADC_IRQHandler+0x2f6>
          ((tmp_adc_reg_is_trigger_source_sw_start != 0UL) &&
           (READ_BIT(tmp_cfgr, ADC_CFGR_CONT) == 0UL)))
 800fc02:	6a3b      	ldr	r3, [r7, #32]
 800fc04:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
          ((tmp_adc_reg_is_trigger_source_sw_start != 0UL) &&
 800fc08:	2b00      	cmp	r3, #0
 800fc0a:	d13a      	bne.n	800fc82 <HAL_ADC_IRQHandler+0x2f6>
      {
        /* If End of Sequence is reached, disable interrupts */
        if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_JEOS))
 800fc0c:	687b      	ldr	r3, [r7, #4]
 800fc0e:	681b      	ldr	r3, [r3, #0]
 800fc10:	681b      	ldr	r3, [r3, #0]
 800fc12:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800fc16:	2b40      	cmp	r3, #64	@ 0x40
 800fc18:	d133      	bne.n	800fc82 <HAL_ADC_IRQHandler+0x2f6>
          /* when the last context has been fully processed, JSQR is reset      */
          /* by the hardware. Even if no injected conversion is planned to come */
          /* (queue empty, triggers are ignored), it can start again            */
          /* immediately after setting a new context (JADSTART is still set).   */
          /* Therefore, state of HAL ADC injected group is kept to busy.        */
          if (READ_BIT(tmp_cfgr, ADC_CFGR_JQM) == 0UL)
 800fc1a:	6a3b      	ldr	r3, [r7, #32]
 800fc1c:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 800fc20:	2b00      	cmp	r3, #0
 800fc22:	d12e      	bne.n	800fc82 <HAL_ADC_IRQHandler+0x2f6>
          {
            /* Allowed to modify bits ADC_IT_JEOC/ADC_IT_JEOS only if bit       */
            /* JADSTART==0 (no conversion on going)                             */
            if (LL_ADC_INJ_IsConversionOngoing(hadc->Instance) == 0UL)
 800fc24:	687b      	ldr	r3, [r7, #4]
 800fc26:	681b      	ldr	r3, [r3, #0]
 800fc28:	4618      	mov	r0, r3
 800fc2a:	f7ff fa88 	bl	800f13e <LL_ADC_INJ_IsConversionOngoing>
 800fc2e:	4603      	mov	r3, r0
 800fc30:	2b00      	cmp	r3, #0
 800fc32:	d11a      	bne.n	800fc6a <HAL_ADC_IRQHandler+0x2de>
            {
              /* Disable ADC end of sequence conversion interrupt  */
              __HAL_ADC_DISABLE_IT(hadc, ADC_IT_JEOC | ADC_IT_JEOS);
 800fc34:	687b      	ldr	r3, [r7, #4]
 800fc36:	681b      	ldr	r3, [r3, #0]
 800fc38:	685a      	ldr	r2, [r3, #4]
 800fc3a:	687b      	ldr	r3, [r7, #4]
 800fc3c:	681b      	ldr	r3, [r3, #0]
 800fc3e:	f022 0260 	bic.w	r2, r2, #96	@ 0x60
 800fc42:	605a      	str	r2, [r3, #4]

              /* Set ADC state */
              CLEAR_BIT(hadc->State, HAL_ADC_STATE_INJ_BUSY);
 800fc44:	687b      	ldr	r3, [r7, #4]
 800fc46:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800fc48:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 800fc4c:	687b      	ldr	r3, [r7, #4]
 800fc4e:	65da      	str	r2, [r3, #92]	@ 0x5c

              if ((hadc->State & HAL_ADC_STATE_REG_BUSY) == 0UL)
 800fc50:	687b      	ldr	r3, [r7, #4]
 800fc52:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800fc54:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800fc58:	2b00      	cmp	r3, #0
 800fc5a:	d112      	bne.n	800fc82 <HAL_ADC_IRQHandler+0x2f6>
              {
                SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 800fc5c:	687b      	ldr	r3, [r7, #4]
 800fc5e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800fc60:	f043 0201 	orr.w	r2, r3, #1
 800fc64:	687b      	ldr	r3, [r7, #4]
 800fc66:	65da      	str	r2, [r3, #92]	@ 0x5c
 800fc68:	e00b      	b.n	800fc82 <HAL_ADC_IRQHandler+0x2f6>
              }
            }
            else
            {
              /* Update ADC state machine to error */
              SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800fc6a:	687b      	ldr	r3, [r7, #4]
 800fc6c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800fc6e:	f043 0210 	orr.w	r2, r3, #16
 800fc72:	687b      	ldr	r3, [r7, #4]
 800fc74:	65da      	str	r2, [r3, #92]	@ 0x5c

              /* Set ADC error code to ADC peripheral internal error */
              SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800fc76:	687b      	ldr	r3, [r7, #4]
 800fc78:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800fc7a:	f043 0201 	orr.w	r2, r3, #1
 800fc7e:	687b      	ldr	r3, [r7, #4]
 800fc80:	661a      	str	r2, [r3, #96]	@ 0x60
              interruption has been triggered by end of conversion or end of
              sequence.    */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->InjectedConvCpltCallback(hadc);
#else
    HAL_ADCEx_InjectedConvCpltCallback(hadc);
 800fc82:	6878      	ldr	r0, [r7, #4]
 800fc84:	f000 fe79 	bl	801097a <HAL_ADCEx_InjectedConvCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Clear injected group conversion flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_JEOC | ADC_FLAG_JEOS);
 800fc88:	687b      	ldr	r3, [r7, #4]
 800fc8a:	681b      	ldr	r3, [r3, #0]
 800fc8c:	2260      	movs	r2, #96	@ 0x60
 800fc8e:	601a      	str	r2, [r3, #0]
  }

  /* ========== Check Analog watchdog 1 flag ========== */
  if (((tmp_isr & ADC_FLAG_AWD1) == ADC_FLAG_AWD1) && ((tmp_ier & ADC_IT_AWD1) == ADC_IT_AWD1))
 800fc90:	69fb      	ldr	r3, [r7, #28]
 800fc92:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800fc96:	2b00      	cmp	r3, #0
 800fc98:	d011      	beq.n	800fcbe <HAL_ADC_IRQHandler+0x332>
 800fc9a:	69bb      	ldr	r3, [r7, #24]
 800fc9c:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800fca0:	2b00      	cmp	r3, #0
 800fca2:	d00c      	beq.n	800fcbe <HAL_ADC_IRQHandler+0x332>
  {
    /* Set ADC state */
    SET_BIT(hadc->State, HAL_ADC_STATE_AWD1);
 800fca4:	687b      	ldr	r3, [r7, #4]
 800fca6:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800fca8:	f443 3280 	orr.w	r2, r3, #65536	@ 0x10000
 800fcac:	687b      	ldr	r3, [r7, #4]
 800fcae:	65da      	str	r2, [r3, #92]	@ 0x5c

    /* Level out of window 1 callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->LevelOutOfWindowCallback(hadc);
#else
    HAL_ADC_LevelOutOfWindowCallback(hadc);
 800fcb0:	6878      	ldr	r0, [r7, #4]
 800fcb2:	f000 f8a5 	bl	800fe00 <HAL_ADC_LevelOutOfWindowCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Clear ADC analog watchdog flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_AWD1);
 800fcb6:	687b      	ldr	r3, [r7, #4]
 800fcb8:	681b      	ldr	r3, [r3, #0]
 800fcba:	2280      	movs	r2, #128	@ 0x80
 800fcbc:	601a      	str	r2, [r3, #0]
  }

  /* ========== Check analog watchdog 2 flag ========== */
  if (((tmp_isr & ADC_FLAG_AWD2) == ADC_FLAG_AWD2) && ((tmp_ier & ADC_IT_AWD2) == ADC_IT_AWD2))
 800fcbe:	69fb      	ldr	r3, [r7, #28]
 800fcc0:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800fcc4:	2b00      	cmp	r3, #0
 800fcc6:	d012      	beq.n	800fcee <HAL_ADC_IRQHandler+0x362>
 800fcc8:	69bb      	ldr	r3, [r7, #24]
 800fcca:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800fcce:	2b00      	cmp	r3, #0
 800fcd0:	d00d      	beq.n	800fcee <HAL_ADC_IRQHandler+0x362>
  {
    /* Set ADC state */
    SET_BIT(hadc->State, HAL_ADC_STATE_AWD2);
 800fcd2:	687b      	ldr	r3, [r7, #4]
 800fcd4:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800fcd6:	f443 3200 	orr.w	r2, r3, #131072	@ 0x20000
 800fcda:	687b      	ldr	r3, [r7, #4]
 800fcdc:	65da      	str	r2, [r3, #92]	@ 0x5c

    /* Level out of window 2 callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->LevelOutOfWindow2Callback(hadc);
#else
    HAL_ADCEx_LevelOutOfWindow2Callback(hadc);
 800fcde:	6878      	ldr	r0, [r7, #4]
 800fce0:	f000 fe5f 	bl	80109a2 <HAL_ADCEx_LevelOutOfWindow2Callback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Clear ADC analog watchdog flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_AWD2);
 800fce4:	687b      	ldr	r3, [r7, #4]
 800fce6:	681b      	ldr	r3, [r3, #0]
 800fce8:	f44f 7280 	mov.w	r2, #256	@ 0x100
 800fcec:	601a      	str	r2, [r3, #0]
  }

  /* ========== Check analog watchdog 3 flag ========== */
  if (((tmp_isr & ADC_FLAG_AWD3) == ADC_FLAG_AWD3) && ((tmp_ier & ADC_IT_AWD3) == ADC_IT_AWD3))
 800fcee:	69fb      	ldr	r3, [r7, #28]
 800fcf0:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800fcf4:	2b00      	cmp	r3, #0
 800fcf6:	d012      	beq.n	800fd1e <HAL_ADC_IRQHandler+0x392>
 800fcf8:	69bb      	ldr	r3, [r7, #24]
 800fcfa:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800fcfe:	2b00      	cmp	r3, #0
 800fd00:	d00d      	beq.n	800fd1e <HAL_ADC_IRQHandler+0x392>
  {
    /* Set ADC state */
    SET_BIT(hadc->State, HAL_ADC_STATE_AWD3);
 800fd02:	687b      	ldr	r3, [r7, #4]
 800fd04:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800fd06:	f443 2280 	orr.w	r2, r3, #262144	@ 0x40000
 800fd0a:	687b      	ldr	r3, [r7, #4]
 800fd0c:	65da      	str	r2, [r3, #92]	@ 0x5c

    /* Level out of window 3 callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->LevelOutOfWindow3Callback(hadc);
#else
    HAL_ADCEx_LevelOutOfWindow3Callback(hadc);
 800fd0e:	6878      	ldr	r0, [r7, #4]
 800fd10:	f000 fe51 	bl	80109b6 <HAL_ADCEx_LevelOutOfWindow3Callback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Clear ADC analog watchdog flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_AWD3);
 800fd14:	687b      	ldr	r3, [r7, #4]
 800fd16:	681b      	ldr	r3, [r3, #0]
 800fd18:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800fd1c:	601a      	str	r2, [r3, #0]
  }

  /* ========== Check Overrun flag ========== */
  if (((tmp_isr & ADC_FLAG_OVR) == ADC_FLAG_OVR) && ((tmp_ier & ADC_IT_OVR) == ADC_IT_OVR))
 800fd1e:	69fb      	ldr	r3, [r7, #28]
 800fd20:	f003 0310 	and.w	r3, r3, #16
 800fd24:	2b00      	cmp	r3, #0
 800fd26:	d043      	beq.n	800fdb0 <HAL_ADC_IRQHandler+0x424>
 800fd28:	69bb      	ldr	r3, [r7, #24]
 800fd2a:	f003 0310 	and.w	r3, r3, #16
 800fd2e:	2b00      	cmp	r3, #0
 800fd30:	d03e      	beq.n	800fdb0 <HAL_ADC_IRQHandler+0x424>
    /* overrun event is not considered as an error.                           */
    /* (cf ref manual "Managing conversions without using the DMA and without */
    /* overrun ")                                                             */
    /* Exception for usage with DMA overrun event always considered as an     */
    /* error.                                                                 */
    if (hadc->Init.Overrun == ADC_OVR_DATA_PRESERVED)
 800fd32:	687b      	ldr	r3, [r7, #4]
 800fd34:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800fd36:	2b00      	cmp	r3, #0
 800fd38:	d102      	bne.n	800fd40 <HAL_ADC_IRQHandler+0x3b4>
    {
      overrun_error = 1UL;
 800fd3a:	2301      	movs	r3, #1
 800fd3c:	627b      	str	r3, [r7, #36]	@ 0x24
 800fd3e:	e021      	b.n	800fd84 <HAL_ADC_IRQHandler+0x3f8>
    }
    else
    {
      /* Check DMA configuration */
#if defined(ADC_MULTIMODE_SUPPORT)
      if (tmp_multimode_config != LL_ADC_MULTI_INDEPENDENT)
 800fd40:	697b      	ldr	r3, [r7, #20]
 800fd42:	2b00      	cmp	r3, #0
 800fd44:	d015      	beq.n	800fd72 <HAL_ADC_IRQHandler+0x3e6>
      {
        /* Multimode (when feature is available) is enabled,
           Common Control Register MDMA bits must be checked. */
        if (LL_ADC_GetMultiDMATransfer(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) != LL_ADC_MULTI_REG_DMA_EACH_ADC)
 800fd46:	687b      	ldr	r3, [r7, #4]
 800fd48:	681b      	ldr	r3, [r3, #0]
 800fd4a:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 800fd4e:	d004      	beq.n	800fd5a <HAL_ADC_IRQHandler+0x3ce>
 800fd50:	687b      	ldr	r3, [r7, #4]
 800fd52:	681b      	ldr	r3, [r3, #0]
 800fd54:	4a27      	ldr	r2, [pc, #156]	@ (800fdf4 <HAL_ADC_IRQHandler+0x468>)
 800fd56:	4293      	cmp	r3, r2
 800fd58:	d101      	bne.n	800fd5e <HAL_ADC_IRQHandler+0x3d2>
 800fd5a:	4b27      	ldr	r3, [pc, #156]	@ (800fdf8 <HAL_ADC_IRQHandler+0x46c>)
 800fd5c:	e000      	b.n	800fd60 <HAL_ADC_IRQHandler+0x3d4>
 800fd5e:	4b27      	ldr	r3, [pc, #156]	@ (800fdfc <HAL_ADC_IRQHandler+0x470>)
 800fd60:	4618      	mov	r0, r3
 800fd62:	f7ff f8f3 	bl	800ef4c <LL_ADC_GetMultiDMATransfer>
 800fd66:	4603      	mov	r3, r0
 800fd68:	2b00      	cmp	r3, #0
 800fd6a:	d00b      	beq.n	800fd84 <HAL_ADC_IRQHandler+0x3f8>
        {
          overrun_error = 1UL;
 800fd6c:	2301      	movs	r3, #1
 800fd6e:	627b      	str	r3, [r7, #36]	@ 0x24
 800fd70:	e008      	b.n	800fd84 <HAL_ADC_IRQHandler+0x3f8>
      }
      else
#endif
      {
        /* Multimode not set or feature not available or ADC independent */
        if ((hadc->Instance->CFGR & ADC_CFGR_DMAEN) != 0UL)
 800fd72:	687b      	ldr	r3, [r7, #4]
 800fd74:	681b      	ldr	r3, [r3, #0]
 800fd76:	68db      	ldr	r3, [r3, #12]
 800fd78:	f003 0301 	and.w	r3, r3, #1
 800fd7c:	2b00      	cmp	r3, #0
 800fd7e:	d001      	beq.n	800fd84 <HAL_ADC_IRQHandler+0x3f8>
        {
          overrun_error = 1UL;
 800fd80:	2301      	movs	r3, #1
 800fd82:	627b      	str	r3, [r7, #36]	@ 0x24
        }
      }
    }

    if (overrun_error == 1UL)
 800fd84:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800fd86:	2b01      	cmp	r3, #1
 800fd88:	d10e      	bne.n	800fda8 <HAL_ADC_IRQHandler+0x41c>
    {
      /* Change ADC state to error state */
      SET_BIT(hadc->State, HAL_ADC_STATE_REG_OVR);
 800fd8a:	687b      	ldr	r3, [r7, #4]
 800fd8c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800fd8e:	f443 6280 	orr.w	r2, r3, #1024	@ 0x400
 800fd92:	687b      	ldr	r3, [r7, #4]
 800fd94:	65da      	str	r2, [r3, #92]	@ 0x5c

      /* Set ADC error code to overrun */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_OVR);
 800fd96:	687b      	ldr	r3, [r7, #4]
 800fd98:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800fd9a:	f043 0202 	orr.w	r2, r3, #2
 800fd9e:	687b      	ldr	r3, [r7, #4]
 800fda0:	661a      	str	r2, [r3, #96]	@ 0x60
      /*       Therefore, old ADC conversion data can be retrieved in         */
      /*       function "HAL_ADC_ErrorCallback()".                            */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
      hadc->ErrorCallback(hadc);
#else
      HAL_ADC_ErrorCallback(hadc);
 800fda2:	6878      	ldr	r0, [r7, #4]
 800fda4:	f000 f836 	bl	800fe14 <HAL_ADC_ErrorCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
    }

    /* Clear ADC overrun flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_OVR);
 800fda8:	687b      	ldr	r3, [r7, #4]
 800fdaa:	681b      	ldr	r3, [r3, #0]
 800fdac:	2210      	movs	r2, #16
 800fdae:	601a      	str	r2, [r3, #0]
  }

  /* ========== Check Injected context queue overflow flag ========== */
  if (((tmp_isr & ADC_FLAG_JQOVF) == ADC_FLAG_JQOVF) && ((tmp_ier & ADC_IT_JQOVF) == ADC_IT_JQOVF))
 800fdb0:	69fb      	ldr	r3, [r7, #28]
 800fdb2:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800fdb6:	2b00      	cmp	r3, #0
 800fdb8:	d018      	beq.n	800fdec <HAL_ADC_IRQHandler+0x460>
 800fdba:	69bb      	ldr	r3, [r7, #24]
 800fdbc:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800fdc0:	2b00      	cmp	r3, #0
 800fdc2:	d013      	beq.n	800fdec <HAL_ADC_IRQHandler+0x460>
  {
    /* Change ADC state to overrun state */
    SET_BIT(hadc->State, HAL_ADC_STATE_INJ_JQOVF);
 800fdc4:	687b      	ldr	r3, [r7, #4]
 800fdc6:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800fdc8:	f443 4280 	orr.w	r2, r3, #16384	@ 0x4000
 800fdcc:	687b      	ldr	r3, [r7, #4]
 800fdce:	65da      	str	r2, [r3, #92]	@ 0x5c

    /* Set ADC error code to Injected context queue overflow */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_JQOVF);
 800fdd0:	687b      	ldr	r3, [r7, #4]
 800fdd2:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800fdd4:	f043 0208 	orr.w	r2, r3, #8
 800fdd8:	687b      	ldr	r3, [r7, #4]
 800fdda:	661a      	str	r2, [r3, #96]	@ 0x60

    /* Clear the Injected context queue overflow flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_JQOVF);
 800fddc:	687b      	ldr	r3, [r7, #4]
 800fdde:	681b      	ldr	r3, [r3, #0]
 800fde0:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 800fde4:	601a      	str	r2, [r3, #0]

    /* Injected context queue overflow callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->InjectedQueueOverflowCallback(hadc);
#else
    HAL_ADCEx_InjectedQueueOverflowCallback(hadc);
 800fde6:	6878      	ldr	r0, [r7, #4]
 800fde8:	f000 fdd1 	bl	801098e <HAL_ADCEx_InjectedQueueOverflowCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
  }

}
 800fdec:	bf00      	nop
 800fdee:	3728      	adds	r7, #40	@ 0x28
 800fdf0:	46bd      	mov	sp, r7
 800fdf2:	bd80      	pop	{r7, pc}
 800fdf4:	50000100 	.word	0x50000100
 800fdf8:	50000300 	.word	0x50000300
 800fdfc:	50000700 	.word	0x50000700

0800fe00 <HAL_ADC_LevelOutOfWindowCallback>:
  * @brief  Analog watchdog 1 callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADC_LevelOutOfWindowCallback(ADC_HandleTypeDef *hadc)
{
 800fe00:	b480      	push	{r7}
 800fe02:	b083      	sub	sp, #12
 800fe04:	af00      	add	r7, sp, #0
 800fe06:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_LevelOutOfWindowCallback must be implemented in the user file.
  */
}
 800fe08:	bf00      	nop
 800fe0a:	370c      	adds	r7, #12
 800fe0c:	46bd      	mov	sp, r7
 800fe0e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800fe12:	4770      	bx	lr

0800fe14 <HAL_ADC_ErrorCallback>:
  *           (this function is also clearing overrun flag)
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADC_ErrorCallback(ADC_HandleTypeDef *hadc)
{
 800fe14:	b480      	push	{r7}
 800fe16:	b083      	sub	sp, #12
 800fe18:	af00      	add	r7, sp, #0
 800fe1a:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ErrorCallback must be implemented in the user file.
  */
}
 800fe1c:	bf00      	nop
 800fe1e:	370c      	adds	r7, #12
 800fe20:	46bd      	mov	sp, r7
 800fe22:	f85d 7b04 	ldr.w	r7, [sp], #4
 800fe26:	4770      	bx	lr

0800fe28 <HAL_ADC_ConfigChannel>:
  * @param hadc ADC handle
  * @param sConfig Structure of ADC channel assigned to ADC group regular.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef *hadc, ADC_ChannelConfTypeDef *sConfig)
{
 800fe28:	b580      	push	{r7, lr}
 800fe2a:	b0b6      	sub	sp, #216	@ 0xd8
 800fe2c:	af00      	add	r7, sp, #0
 800fe2e:	6078      	str	r0, [r7, #4]
 800fe30:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 800fe32:	2300      	movs	r3, #0
 800fe34:	f887 30d7 	strb.w	r3, [r7, #215]	@ 0xd7
  uint32_t tmpOffsetShifted;
  uint32_t tmp_config_internal_channel;
  __IO uint32_t wait_loop_index = 0UL;
 800fe38:	2300      	movs	r3, #0
 800fe3a:	60fb      	str	r3, [r7, #12]
  {
    assert_param(IS_ADC_DIFF_CHANNEL(hadc, sConfig->Channel));
  }

  /* Process locked */
  __HAL_LOCK(hadc);
 800fe3c:	687b      	ldr	r3, [r7, #4]
 800fe3e:	f893 3058 	ldrb.w	r3, [r3, #88]	@ 0x58
 800fe42:	2b01      	cmp	r3, #1
 800fe44:	d102      	bne.n	800fe4c <HAL_ADC_ConfigChannel+0x24>
 800fe46:	2302      	movs	r3, #2
 800fe48:	f000 bc04 	b.w	8010654 <HAL_ADC_ConfigChannel+0x82c>
 800fe4c:	687b      	ldr	r3, [r7, #4]
 800fe4e:	2201      	movs	r2, #1
 800fe50:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Channel number                                                        */
  /*  - Channel rank                                                          */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 800fe54:	687b      	ldr	r3, [r7, #4]
 800fe56:	681b      	ldr	r3, [r3, #0]
 800fe58:	4618      	mov	r0, r3
 800fe5a:	f7ff f949 	bl	800f0f0 <LL_ADC_REG_IsConversionOngoing>
 800fe5e:	4603      	mov	r3, r0
 800fe60:	2b00      	cmp	r3, #0
 800fe62:	f040 83e8 	bne.w	8010636 <HAL_ADC_ConfigChannel+0x80e>
  {
    /* Set ADC group regular sequence: channel on the selected scan sequence rank */
    LL_ADC_REG_SetSequencerRanks(hadc->Instance, sConfig->Rank, sConfig->Channel);
 800fe66:	687b      	ldr	r3, [r7, #4]
 800fe68:	6818      	ldr	r0, [r3, #0]
 800fe6a:	683b      	ldr	r3, [r7, #0]
 800fe6c:	6859      	ldr	r1, [r3, #4]
 800fe6e:	683b      	ldr	r3, [r7, #0]
 800fe70:	681b      	ldr	r3, [r3, #0]
 800fe72:	461a      	mov	r2, r3
 800fe74:	f7fe ffc9 	bl	800ee0a <LL_ADC_REG_SetSequencerRanks>
    /* Parameters update conditioned to ADC state:                              */
    /* Parameters that can be updated when ADC is disabled or enabled without   */
    /* conversion on going on regular group:                                    */
    /*  - Channel sampling time                                                 */
    /*  - Channel offset                                                        */
    tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 800fe78:	687b      	ldr	r3, [r7, #4]
 800fe7a:	681b      	ldr	r3, [r3, #0]
 800fe7c:	4618      	mov	r0, r3
 800fe7e:	f7ff f937 	bl	800f0f0 <LL_ADC_REG_IsConversionOngoing>
 800fe82:	f8c7 00d0 	str.w	r0, [r7, #208]	@ 0xd0
    tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 800fe86:	687b      	ldr	r3, [r7, #4]
 800fe88:	681b      	ldr	r3, [r3, #0]
 800fe8a:	4618      	mov	r0, r3
 800fe8c:	f7ff f957 	bl	800f13e <LL_ADC_INJ_IsConversionOngoing>
 800fe90:	f8c7 00cc 	str.w	r0, [r7, #204]	@ 0xcc
    if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 800fe94:	f8d7 30d0 	ldr.w	r3, [r7, #208]	@ 0xd0
 800fe98:	2b00      	cmp	r3, #0
 800fe9a:	f040 81d9 	bne.w	8010250 <HAL_ADC_ConfigChannel+0x428>
        && (tmp_adc_is_conversion_on_going_injected == 0UL)
 800fe9e:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 800fea2:	2b00      	cmp	r3, #0
 800fea4:	f040 81d4 	bne.w	8010250 <HAL_ADC_ConfigChannel+0x428>
       )
    {
      /* Manage specific case of sampling time 3.5 cycles replacing 2.5 cyles */
      if (sConfig->SamplingTime == ADC_SAMPLETIME_3CYCLES_5)
 800fea8:	683b      	ldr	r3, [r7, #0]
 800feaa:	689b      	ldr	r3, [r3, #8]
 800feac:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 800feb0:	d10f      	bne.n	800fed2 <HAL_ADC_ConfigChannel+0xaa>
      {
        /* Set sampling time of the selected ADC channel */
        LL_ADC_SetChannelSamplingTime(hadc->Instance, sConfig->Channel, LL_ADC_SAMPLINGTIME_2CYCLES_5);
 800feb2:	687b      	ldr	r3, [r7, #4]
 800feb4:	6818      	ldr	r0, [r3, #0]
 800feb6:	683b      	ldr	r3, [r7, #0]
 800feb8:	681b      	ldr	r3, [r3, #0]
 800feba:	2200      	movs	r2, #0
 800febc:	4619      	mov	r1, r3
 800febe:	f7fe ffe3 	bl	800ee88 <LL_ADC_SetChannelSamplingTime>

        /* Set ADC sampling time common configuration */
        LL_ADC_SetSamplingTimeCommonConfig(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_3C5_REPL_2C5);
 800fec2:	687b      	ldr	r3, [r7, #4]
 800fec4:	681b      	ldr	r3, [r3, #0]
 800fec6:	f04f 4100 	mov.w	r1, #2147483648	@ 0x80000000
 800feca:	4618      	mov	r0, r3
 800fecc:	f7fe ff77 	bl	800edbe <LL_ADC_SetSamplingTimeCommonConfig>
 800fed0:	e00e      	b.n	800fef0 <HAL_ADC_ConfigChannel+0xc8>
      }
      else
      {
        /* Set sampling time of the selected ADC channel */
        LL_ADC_SetChannelSamplingTime(hadc->Instance, sConfig->Channel, sConfig->SamplingTime);
 800fed2:	687b      	ldr	r3, [r7, #4]
 800fed4:	6818      	ldr	r0, [r3, #0]
 800fed6:	683b      	ldr	r3, [r7, #0]
 800fed8:	6819      	ldr	r1, [r3, #0]
 800feda:	683b      	ldr	r3, [r7, #0]
 800fedc:	689b      	ldr	r3, [r3, #8]
 800fede:	461a      	mov	r2, r3
 800fee0:	f7fe ffd2 	bl	800ee88 <LL_ADC_SetChannelSamplingTime>

        /* Set ADC sampling time common configuration */
        LL_ADC_SetSamplingTimeCommonConfig(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_DEFAULT);
 800fee4:	687b      	ldr	r3, [r7, #4]
 800fee6:	681b      	ldr	r3, [r3, #0]
 800fee8:	2100      	movs	r1, #0
 800feea:	4618      	mov	r0, r3
 800feec:	f7fe ff67 	bl	800edbe <LL_ADC_SetSamplingTimeCommonConfig>

      /* Configure the offset: offset enable/disable, channel, offset value */

      /* Shift the offset with respect to the selected ADC resolution. */
      /* Offset has to be left-aligned on bit 11, the LSB (right bits) are set to 0 */
      tmpOffsetShifted = ADC_OFFSET_SHIFT_RESOLUTION(hadc, (uint32_t)sConfig->Offset);
 800fef0:	683b      	ldr	r3, [r7, #0]
 800fef2:	695a      	ldr	r2, [r3, #20]
 800fef4:	687b      	ldr	r3, [r7, #4]
 800fef6:	681b      	ldr	r3, [r3, #0]
 800fef8:	68db      	ldr	r3, [r3, #12]
 800fefa:	08db      	lsrs	r3, r3, #3
 800fefc:	f003 0303 	and.w	r3, r3, #3
 800ff00:	005b      	lsls	r3, r3, #1
 800ff02:	fa02 f303 	lsl.w	r3, r2, r3
 800ff06:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8

      if (sConfig->OffsetNumber != ADC_OFFSET_NONE)
 800ff0a:	683b      	ldr	r3, [r7, #0]
 800ff0c:	691b      	ldr	r3, [r3, #16]
 800ff0e:	2b04      	cmp	r3, #4
 800ff10:	d022      	beq.n	800ff58 <HAL_ADC_ConfigChannel+0x130>
      {
        /* Set ADC selected offset number */
        LL_ADC_SetOffset(hadc->Instance, sConfig->OffsetNumber, sConfig->Channel, tmpOffsetShifted);
 800ff12:	687b      	ldr	r3, [r7, #4]
 800ff14:	6818      	ldr	r0, [r3, #0]
 800ff16:	683b      	ldr	r3, [r7, #0]
 800ff18:	6919      	ldr	r1, [r3, #16]
 800ff1a:	683b      	ldr	r3, [r7, #0]
 800ff1c:	681a      	ldr	r2, [r3, #0]
 800ff1e:	f8d7 30c8 	ldr.w	r3, [r7, #200]	@ 0xc8
 800ff22:	f7fe fec1 	bl	800eca8 <LL_ADC_SetOffset>

        assert_param(IS_ADC_OFFSET_SIGN(sConfig->OffsetSign));
        assert_param(IS_FUNCTIONAL_STATE(sConfig->OffsetSaturation));
        /* Set ADC selected offset sign & saturation */
        LL_ADC_SetOffsetSign(hadc->Instance, sConfig->OffsetNumber, sConfig->OffsetSign);
 800ff26:	687b      	ldr	r3, [r7, #4]
 800ff28:	6818      	ldr	r0, [r3, #0]
 800ff2a:	683b      	ldr	r3, [r7, #0]
 800ff2c:	6919      	ldr	r1, [r3, #16]
 800ff2e:	683b      	ldr	r3, [r7, #0]
 800ff30:	699b      	ldr	r3, [r3, #24]
 800ff32:	461a      	mov	r2, r3
 800ff34:	f7fe ff0d 	bl	800ed52 <LL_ADC_SetOffsetSign>
        LL_ADC_SetOffsetSaturation(hadc->Instance, sConfig->OffsetNumber, (sConfig->OffsetSaturation == ENABLE) ? LL_ADC_OFFSET_SATURATION_ENABLE : LL_ADC_OFFSET_SATURATION_DISABLE);
 800ff38:	687b      	ldr	r3, [r7, #4]
 800ff3a:	6818      	ldr	r0, [r3, #0]
 800ff3c:	683b      	ldr	r3, [r7, #0]
 800ff3e:	6919      	ldr	r1, [r3, #16]
 800ff40:	683b      	ldr	r3, [r7, #0]
 800ff42:	7f1b      	ldrb	r3, [r3, #28]
 800ff44:	2b01      	cmp	r3, #1
 800ff46:	d102      	bne.n	800ff4e <HAL_ADC_ConfigChannel+0x126>
 800ff48:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 800ff4c:	e000      	b.n	800ff50 <HAL_ADC_ConfigChannel+0x128>
 800ff4e:	2300      	movs	r3, #0
 800ff50:	461a      	mov	r2, r3
 800ff52:	f7fe ff19 	bl	800ed88 <LL_ADC_SetOffsetSaturation>
 800ff56:	e17b      	b.n	8010250 <HAL_ADC_ConfigChannel+0x428>
      }
      else
      {
        /* Scan each offset register to check if the selected channel is targeted. */
        /* If this is the case, the corresponding offset number is disabled.       */
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_1))
 800ff58:	687b      	ldr	r3, [r7, #4]
 800ff5a:	681b      	ldr	r3, [r3, #0]
 800ff5c:	2100      	movs	r1, #0
 800ff5e:	4618      	mov	r0, r3
 800ff60:	f7fe fec6 	bl	800ecf0 <LL_ADC_GetOffsetChannel>
 800ff64:	4603      	mov	r3, r0
 800ff66:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800ff6a:	2b00      	cmp	r3, #0
 800ff6c:	d10a      	bne.n	800ff84 <HAL_ADC_ConfigChannel+0x15c>
 800ff6e:	687b      	ldr	r3, [r7, #4]
 800ff70:	681b      	ldr	r3, [r3, #0]
 800ff72:	2100      	movs	r1, #0
 800ff74:	4618      	mov	r0, r3
 800ff76:	f7fe febb 	bl	800ecf0 <LL_ADC_GetOffsetChannel>
 800ff7a:	4603      	mov	r3, r0
 800ff7c:	0e9b      	lsrs	r3, r3, #26
 800ff7e:	f003 021f 	and.w	r2, r3, #31
 800ff82:	e01e      	b.n	800ffc2 <HAL_ADC_ConfigChannel+0x19a>
 800ff84:	687b      	ldr	r3, [r7, #4]
 800ff86:	681b      	ldr	r3, [r3, #0]
 800ff88:	2100      	movs	r1, #0
 800ff8a:	4618      	mov	r0, r3
 800ff8c:	f7fe feb0 	bl	800ecf0 <LL_ADC_GetOffsetChannel>
 800ff90:	4603      	mov	r3, r0
 800ff92:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
  uint32_t result;

#if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
     (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
     (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800ff96:	f8d7 30bc 	ldr.w	r3, [r7, #188]	@ 0xbc
 800ff9a:	fa93 f3a3 	rbit	r3, r3
 800ff9e:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return result;
 800ffa2:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 800ffa6:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
     optimisations using the logic "value was passed to __builtin_clz, so it
     is non-zero".
     ARM GCC 7.3 and possibly earlier will optimise this test away, leaving a
     single CLZ instruction.
   */
  if (value == 0U)
 800ffaa:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 800ffae:	2b00      	cmp	r3, #0
 800ffb0:	d101      	bne.n	800ffb6 <HAL_ADC_ConfigChannel+0x18e>
  {
    return 32U;
 800ffb2:	2320      	movs	r3, #32
 800ffb4:	e004      	b.n	800ffc0 <HAL_ADC_ConfigChannel+0x198>
  }
  return __builtin_clz(value);
 800ffb6:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 800ffba:	fab3 f383 	clz	r3, r3
 800ffbe:	b2db      	uxtb	r3, r3
 800ffc0:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(sConfig->Channel))
 800ffc2:	683b      	ldr	r3, [r7, #0]
 800ffc4:	681b      	ldr	r3, [r3, #0]
 800ffc6:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800ffca:	2b00      	cmp	r3, #0
 800ffcc:	d105      	bne.n	800ffda <HAL_ADC_ConfigChannel+0x1b2>
 800ffce:	683b      	ldr	r3, [r7, #0]
 800ffd0:	681b      	ldr	r3, [r3, #0]
 800ffd2:	0e9b      	lsrs	r3, r3, #26
 800ffd4:	f003 031f 	and.w	r3, r3, #31
 800ffd8:	e018      	b.n	801000c <HAL_ADC_ConfigChannel+0x1e4>
 800ffda:	683b      	ldr	r3, [r7, #0]
 800ffdc:	681b      	ldr	r3, [r3, #0]
 800ffde:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800ffe2:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
 800ffe6:	fa93 f3a3 	rbit	r3, r3
 800ffea:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
  return result;
 800ffee:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800fff2:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
  if (value == 0U)
 800fff6:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 800fffa:	2b00      	cmp	r3, #0
 800fffc:	d101      	bne.n	8010002 <HAL_ADC_ConfigChannel+0x1da>
    return 32U;
 800fffe:	2320      	movs	r3, #32
 8010000:	e004      	b.n	801000c <HAL_ADC_ConfigChannel+0x1e4>
  return __builtin_clz(value);
 8010002:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 8010006:	fab3 f383 	clz	r3, r3
 801000a:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_1))
 801000c:	429a      	cmp	r2, r3
 801000e:	d106      	bne.n	801001e <HAL_ADC_ConfigChannel+0x1f6>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_1, LL_ADC_OFFSET_DISABLE);
 8010010:	687b      	ldr	r3, [r7, #4]
 8010012:	681b      	ldr	r3, [r3, #0]
 8010014:	2200      	movs	r2, #0
 8010016:	2100      	movs	r1, #0
 8010018:	4618      	mov	r0, r3
 801001a:	f7fe fe7f 	bl	800ed1c <LL_ADC_SetOffsetState>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_2))
 801001e:	687b      	ldr	r3, [r7, #4]
 8010020:	681b      	ldr	r3, [r3, #0]
 8010022:	2101      	movs	r1, #1
 8010024:	4618      	mov	r0, r3
 8010026:	f7fe fe63 	bl	800ecf0 <LL_ADC_GetOffsetChannel>
 801002a:	4603      	mov	r3, r0
 801002c:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8010030:	2b00      	cmp	r3, #0
 8010032:	d10a      	bne.n	801004a <HAL_ADC_ConfigChannel+0x222>
 8010034:	687b      	ldr	r3, [r7, #4]
 8010036:	681b      	ldr	r3, [r3, #0]
 8010038:	2101      	movs	r1, #1
 801003a:	4618      	mov	r0, r3
 801003c:	f7fe fe58 	bl	800ecf0 <LL_ADC_GetOffsetChannel>
 8010040:	4603      	mov	r3, r0
 8010042:	0e9b      	lsrs	r3, r3, #26
 8010044:	f003 021f 	and.w	r2, r3, #31
 8010048:	e01e      	b.n	8010088 <HAL_ADC_ConfigChannel+0x260>
 801004a:	687b      	ldr	r3, [r7, #4]
 801004c:	681b      	ldr	r3, [r3, #0]
 801004e:	2101      	movs	r1, #1
 8010050:	4618      	mov	r0, r3
 8010052:	f7fe fe4d 	bl	800ecf0 <LL_ADC_GetOffsetChannel>
 8010056:	4603      	mov	r3, r0
 8010058:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 801005c:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 8010060:	fa93 f3a3 	rbit	r3, r3
 8010064:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
  return result;
 8010068:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 801006c:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
  if (value == 0U)
 8010070:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 8010074:	2b00      	cmp	r3, #0
 8010076:	d101      	bne.n	801007c <HAL_ADC_ConfigChannel+0x254>
    return 32U;
 8010078:	2320      	movs	r3, #32
 801007a:	e004      	b.n	8010086 <HAL_ADC_ConfigChannel+0x25e>
  return __builtin_clz(value);
 801007c:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 8010080:	fab3 f383 	clz	r3, r3
 8010084:	b2db      	uxtb	r3, r3
 8010086:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(sConfig->Channel))
 8010088:	683b      	ldr	r3, [r7, #0]
 801008a:	681b      	ldr	r3, [r3, #0]
 801008c:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8010090:	2b00      	cmp	r3, #0
 8010092:	d105      	bne.n	80100a0 <HAL_ADC_ConfigChannel+0x278>
 8010094:	683b      	ldr	r3, [r7, #0]
 8010096:	681b      	ldr	r3, [r3, #0]
 8010098:	0e9b      	lsrs	r3, r3, #26
 801009a:	f003 031f 	and.w	r3, r3, #31
 801009e:	e018      	b.n	80100d2 <HAL_ADC_ConfigChannel+0x2aa>
 80100a0:	683b      	ldr	r3, [r7, #0]
 80100a2:	681b      	ldr	r3, [r3, #0]
 80100a4:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80100a8:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 80100ac:	fa93 f3a3 	rbit	r3, r3
 80100b0:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
  return result;
 80100b4:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 80100b8:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
  if (value == 0U)
 80100bc:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 80100c0:	2b00      	cmp	r3, #0
 80100c2:	d101      	bne.n	80100c8 <HAL_ADC_ConfigChannel+0x2a0>
    return 32U;
 80100c4:	2320      	movs	r3, #32
 80100c6:	e004      	b.n	80100d2 <HAL_ADC_ConfigChannel+0x2aa>
  return __builtin_clz(value);
 80100c8:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 80100cc:	fab3 f383 	clz	r3, r3
 80100d0:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_2))
 80100d2:	429a      	cmp	r2, r3
 80100d4:	d106      	bne.n	80100e4 <HAL_ADC_ConfigChannel+0x2bc>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_2, LL_ADC_OFFSET_DISABLE);
 80100d6:	687b      	ldr	r3, [r7, #4]
 80100d8:	681b      	ldr	r3, [r3, #0]
 80100da:	2200      	movs	r2, #0
 80100dc:	2101      	movs	r1, #1
 80100de:	4618      	mov	r0, r3
 80100e0:	f7fe fe1c 	bl	800ed1c <LL_ADC_SetOffsetState>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_3))
 80100e4:	687b      	ldr	r3, [r7, #4]
 80100e6:	681b      	ldr	r3, [r3, #0]
 80100e8:	2102      	movs	r1, #2
 80100ea:	4618      	mov	r0, r3
 80100ec:	f7fe fe00 	bl	800ecf0 <LL_ADC_GetOffsetChannel>
 80100f0:	4603      	mov	r3, r0
 80100f2:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80100f6:	2b00      	cmp	r3, #0
 80100f8:	d10a      	bne.n	8010110 <HAL_ADC_ConfigChannel+0x2e8>
 80100fa:	687b      	ldr	r3, [r7, #4]
 80100fc:	681b      	ldr	r3, [r3, #0]
 80100fe:	2102      	movs	r1, #2
 8010100:	4618      	mov	r0, r3
 8010102:	f7fe fdf5 	bl	800ecf0 <LL_ADC_GetOffsetChannel>
 8010106:	4603      	mov	r3, r0
 8010108:	0e9b      	lsrs	r3, r3, #26
 801010a:	f003 021f 	and.w	r2, r3, #31
 801010e:	e01e      	b.n	801014e <HAL_ADC_ConfigChannel+0x326>
 8010110:	687b      	ldr	r3, [r7, #4]
 8010112:	681b      	ldr	r3, [r3, #0]
 8010114:	2102      	movs	r1, #2
 8010116:	4618      	mov	r0, r3
 8010118:	f7fe fdea 	bl	800ecf0 <LL_ADC_GetOffsetChannel>
 801011c:	4603      	mov	r3, r0
 801011e:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8010122:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8010126:	fa93 f3a3 	rbit	r3, r3
 801012a:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
  return result;
 801012e:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 8010132:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
  if (value == 0U)
 8010136:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 801013a:	2b00      	cmp	r3, #0
 801013c:	d101      	bne.n	8010142 <HAL_ADC_ConfigChannel+0x31a>
    return 32U;
 801013e:	2320      	movs	r3, #32
 8010140:	e004      	b.n	801014c <HAL_ADC_ConfigChannel+0x324>
  return __builtin_clz(value);
 8010142:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 8010146:	fab3 f383 	clz	r3, r3
 801014a:	b2db      	uxtb	r3, r3
 801014c:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(sConfig->Channel))
 801014e:	683b      	ldr	r3, [r7, #0]
 8010150:	681b      	ldr	r3, [r3, #0]
 8010152:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8010156:	2b00      	cmp	r3, #0
 8010158:	d105      	bne.n	8010166 <HAL_ADC_ConfigChannel+0x33e>
 801015a:	683b      	ldr	r3, [r7, #0]
 801015c:	681b      	ldr	r3, [r3, #0]
 801015e:	0e9b      	lsrs	r3, r3, #26
 8010160:	f003 031f 	and.w	r3, r3, #31
 8010164:	e016      	b.n	8010194 <HAL_ADC_ConfigChannel+0x36c>
 8010166:	683b      	ldr	r3, [r7, #0]
 8010168:	681b      	ldr	r3, [r3, #0]
 801016a:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 801016e:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 8010172:	fa93 f3a3 	rbit	r3, r3
 8010176:	67fb      	str	r3, [r7, #124]	@ 0x7c
  return result;
 8010178:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 801017a:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
  if (value == 0U)
 801017e:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8010182:	2b00      	cmp	r3, #0
 8010184:	d101      	bne.n	801018a <HAL_ADC_ConfigChannel+0x362>
    return 32U;
 8010186:	2320      	movs	r3, #32
 8010188:	e004      	b.n	8010194 <HAL_ADC_ConfigChannel+0x36c>
  return __builtin_clz(value);
 801018a:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 801018e:	fab3 f383 	clz	r3, r3
 8010192:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_3))
 8010194:	429a      	cmp	r2, r3
 8010196:	d106      	bne.n	80101a6 <HAL_ADC_ConfigChannel+0x37e>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_3, LL_ADC_OFFSET_DISABLE);
 8010198:	687b      	ldr	r3, [r7, #4]
 801019a:	681b      	ldr	r3, [r3, #0]
 801019c:	2200      	movs	r2, #0
 801019e:	2102      	movs	r1, #2
 80101a0:	4618      	mov	r0, r3
 80101a2:	f7fe fdbb 	bl	800ed1c <LL_ADC_SetOffsetState>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_4))
 80101a6:	687b      	ldr	r3, [r7, #4]
 80101a8:	681b      	ldr	r3, [r3, #0]
 80101aa:	2103      	movs	r1, #3
 80101ac:	4618      	mov	r0, r3
 80101ae:	f7fe fd9f 	bl	800ecf0 <LL_ADC_GetOffsetChannel>
 80101b2:	4603      	mov	r3, r0
 80101b4:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80101b8:	2b00      	cmp	r3, #0
 80101ba:	d10a      	bne.n	80101d2 <HAL_ADC_ConfigChannel+0x3aa>
 80101bc:	687b      	ldr	r3, [r7, #4]
 80101be:	681b      	ldr	r3, [r3, #0]
 80101c0:	2103      	movs	r1, #3
 80101c2:	4618      	mov	r0, r3
 80101c4:	f7fe fd94 	bl	800ecf0 <LL_ADC_GetOffsetChannel>
 80101c8:	4603      	mov	r3, r0
 80101ca:	0e9b      	lsrs	r3, r3, #26
 80101cc:	f003 021f 	and.w	r2, r3, #31
 80101d0:	e017      	b.n	8010202 <HAL_ADC_ConfigChannel+0x3da>
 80101d2:	687b      	ldr	r3, [r7, #4]
 80101d4:	681b      	ldr	r3, [r3, #0]
 80101d6:	2103      	movs	r1, #3
 80101d8:	4618      	mov	r0, r3
 80101da:	f7fe fd89 	bl	800ecf0 <LL_ADC_GetOffsetChannel>
 80101de:	4603      	mov	r3, r0
 80101e0:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80101e2:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 80101e4:	fa93 f3a3 	rbit	r3, r3
 80101e8:	673b      	str	r3, [r7, #112]	@ 0x70
  return result;
 80101ea:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 80101ec:	67bb      	str	r3, [r7, #120]	@ 0x78
  if (value == 0U)
 80101ee:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 80101f0:	2b00      	cmp	r3, #0
 80101f2:	d101      	bne.n	80101f8 <HAL_ADC_ConfigChannel+0x3d0>
    return 32U;
 80101f4:	2320      	movs	r3, #32
 80101f6:	e003      	b.n	8010200 <HAL_ADC_ConfigChannel+0x3d8>
  return __builtin_clz(value);
 80101f8:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 80101fa:	fab3 f383 	clz	r3, r3
 80101fe:	b2db      	uxtb	r3, r3
 8010200:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(sConfig->Channel))
 8010202:	683b      	ldr	r3, [r7, #0]
 8010204:	681b      	ldr	r3, [r3, #0]
 8010206:	f3c3 0312 	ubfx	r3, r3, #0, #19
 801020a:	2b00      	cmp	r3, #0
 801020c:	d105      	bne.n	801021a <HAL_ADC_ConfigChannel+0x3f2>
 801020e:	683b      	ldr	r3, [r7, #0]
 8010210:	681b      	ldr	r3, [r3, #0]
 8010212:	0e9b      	lsrs	r3, r3, #26
 8010214:	f003 031f 	and.w	r3, r3, #31
 8010218:	e011      	b.n	801023e <HAL_ADC_ConfigChannel+0x416>
 801021a:	683b      	ldr	r3, [r7, #0]
 801021c:	681b      	ldr	r3, [r3, #0]
 801021e:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8010220:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8010222:	fa93 f3a3 	rbit	r3, r3
 8010226:	667b      	str	r3, [r7, #100]	@ 0x64
  return result;
 8010228:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 801022a:	66fb      	str	r3, [r7, #108]	@ 0x6c
  if (value == 0U)
 801022c:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 801022e:	2b00      	cmp	r3, #0
 8010230:	d101      	bne.n	8010236 <HAL_ADC_ConfigChannel+0x40e>
    return 32U;
 8010232:	2320      	movs	r3, #32
 8010234:	e003      	b.n	801023e <HAL_ADC_ConfigChannel+0x416>
  return __builtin_clz(value);
 8010236:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8010238:	fab3 f383 	clz	r3, r3
 801023c:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_4))
 801023e:	429a      	cmp	r2, r3
 8010240:	d106      	bne.n	8010250 <HAL_ADC_ConfigChannel+0x428>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_4, LL_ADC_OFFSET_DISABLE);
 8010242:	687b      	ldr	r3, [r7, #4]
 8010244:	681b      	ldr	r3, [r3, #0]
 8010246:	2200      	movs	r2, #0
 8010248:	2103      	movs	r1, #3
 801024a:	4618      	mov	r0, r3
 801024c:	f7fe fd66 	bl	800ed1c <LL_ADC_SetOffsetState>
    }

    /* Parameters update conditioned to ADC state:                              */
    /* Parameters that can be updated only when ADC is disabled:                */
    /*  - Single or differential mode                                           */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8010250:	687b      	ldr	r3, [r7, #4]
 8010252:	681b      	ldr	r3, [r3, #0]
 8010254:	4618      	mov	r0, r3
 8010256:	f7fe fefd 	bl	800f054 <LL_ADC_IsEnabled>
 801025a:	4603      	mov	r3, r0
 801025c:	2b00      	cmp	r3, #0
 801025e:	f040 813d 	bne.w	80104dc <HAL_ADC_ConfigChannel+0x6b4>
    {
      /* Set mode single-ended or differential input of the selected ADC channel */
      LL_ADC_SetChannelSingleDiff(hadc->Instance, sConfig->Channel, sConfig->SingleDiff);
 8010262:	687b      	ldr	r3, [r7, #4]
 8010264:	6818      	ldr	r0, [r3, #0]
 8010266:	683b      	ldr	r3, [r7, #0]
 8010268:	6819      	ldr	r1, [r3, #0]
 801026a:	683b      	ldr	r3, [r7, #0]
 801026c:	68db      	ldr	r3, [r3, #12]
 801026e:	461a      	mov	r2, r3
 8010270:	f7fe fe36 	bl	800eee0 <LL_ADC_SetChannelSingleDiff>

      /* Configuration of differential mode */
      if (sConfig->SingleDiff == ADC_DIFFERENTIAL_ENDED)
 8010274:	683b      	ldr	r3, [r7, #0]
 8010276:	68db      	ldr	r3, [r3, #12]
 8010278:	4aa2      	ldr	r2, [pc, #648]	@ (8010504 <HAL_ADC_ConfigChannel+0x6dc>)
 801027a:	4293      	cmp	r3, r2
 801027c:	f040 812e 	bne.w	80104dc <HAL_ADC_ConfigChannel+0x6b4>
      {
        /* Set sampling time of the selected ADC channel */
        /* Note: ADC channel number masked with value "0x1F" to ensure shift value within 32 bits range */
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8010280:	687b      	ldr	r3, [r7, #4]
 8010282:	6818      	ldr	r0, [r3, #0]
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL((__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfig->Channel) + 1UL) & 0x1FUL)),
 8010284:	683b      	ldr	r3, [r7, #0]
 8010286:	681b      	ldr	r3, [r3, #0]
 8010288:	f3c3 0312 	ubfx	r3, r3, #0, #19
 801028c:	2b00      	cmp	r3, #0
 801028e:	d10b      	bne.n	80102a8 <HAL_ADC_ConfigChannel+0x480>
 8010290:	683b      	ldr	r3, [r7, #0]
 8010292:	681b      	ldr	r3, [r3, #0]
 8010294:	0e9b      	lsrs	r3, r3, #26
 8010296:	3301      	adds	r3, #1
 8010298:	f003 031f 	and.w	r3, r3, #31
 801029c:	2b09      	cmp	r3, #9
 801029e:	bf94      	ite	ls
 80102a0:	2301      	movls	r3, #1
 80102a2:	2300      	movhi	r3, #0
 80102a4:	b2db      	uxtb	r3, r3
 80102a6:	e019      	b.n	80102dc <HAL_ADC_ConfigChannel+0x4b4>
 80102a8:	683b      	ldr	r3, [r7, #0]
 80102aa:	681b      	ldr	r3, [r3, #0]
 80102ac:	65fb      	str	r3, [r7, #92]	@ 0x5c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80102ae:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 80102b0:	fa93 f3a3 	rbit	r3, r3
 80102b4:	65bb      	str	r3, [r7, #88]	@ 0x58
  return result;
 80102b6:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 80102b8:	663b      	str	r3, [r7, #96]	@ 0x60
  if (value == 0U)
 80102ba:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 80102bc:	2b00      	cmp	r3, #0
 80102be:	d101      	bne.n	80102c4 <HAL_ADC_ConfigChannel+0x49c>
    return 32U;
 80102c0:	2320      	movs	r3, #32
 80102c2:	e003      	b.n	80102cc <HAL_ADC_ConfigChannel+0x4a4>
  return __builtin_clz(value);
 80102c4:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 80102c6:	fab3 f383 	clz	r3, r3
 80102ca:	b2db      	uxtb	r3, r3
 80102cc:	3301      	adds	r3, #1
 80102ce:	f003 031f 	and.w	r3, r3, #31
 80102d2:	2b09      	cmp	r3, #9
 80102d4:	bf94      	ite	ls
 80102d6:	2301      	movls	r3, #1
 80102d8:	2300      	movhi	r3, #0
 80102da:	b2db      	uxtb	r3, r3
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 80102dc:	2b00      	cmp	r3, #0
 80102de:	d079      	beq.n	80103d4 <HAL_ADC_ConfigChannel+0x5ac>
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL((__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfig->Channel) + 1UL) & 0x1FUL)),
 80102e0:	683b      	ldr	r3, [r7, #0]
 80102e2:	681b      	ldr	r3, [r3, #0]
 80102e4:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80102e8:	2b00      	cmp	r3, #0
 80102ea:	d107      	bne.n	80102fc <HAL_ADC_ConfigChannel+0x4d4>
 80102ec:	683b      	ldr	r3, [r7, #0]
 80102ee:	681b      	ldr	r3, [r3, #0]
 80102f0:	0e9b      	lsrs	r3, r3, #26
 80102f2:	3301      	adds	r3, #1
 80102f4:	069b      	lsls	r3, r3, #26
 80102f6:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 80102fa:	e015      	b.n	8010328 <HAL_ADC_ConfigChannel+0x500>
 80102fc:	683b      	ldr	r3, [r7, #0]
 80102fe:	681b      	ldr	r3, [r3, #0]
 8010300:	653b      	str	r3, [r7, #80]	@ 0x50
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8010302:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8010304:	fa93 f3a3 	rbit	r3, r3
 8010308:	64fb      	str	r3, [r7, #76]	@ 0x4c
  return result;
 801030a:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 801030c:	657b      	str	r3, [r7, #84]	@ 0x54
  if (value == 0U)
 801030e:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8010310:	2b00      	cmp	r3, #0
 8010312:	d101      	bne.n	8010318 <HAL_ADC_ConfigChannel+0x4f0>
    return 32U;
 8010314:	2320      	movs	r3, #32
 8010316:	e003      	b.n	8010320 <HAL_ADC_ConfigChannel+0x4f8>
  return __builtin_clz(value);
 8010318:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 801031a:	fab3 f383 	clz	r3, r3
 801031e:	b2db      	uxtb	r3, r3
 8010320:	3301      	adds	r3, #1
 8010322:	069b      	lsls	r3, r3, #26
 8010324:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 8010328:	683b      	ldr	r3, [r7, #0]
 801032a:	681b      	ldr	r3, [r3, #0]
 801032c:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8010330:	2b00      	cmp	r3, #0
 8010332:	d109      	bne.n	8010348 <HAL_ADC_ConfigChannel+0x520>
 8010334:	683b      	ldr	r3, [r7, #0]
 8010336:	681b      	ldr	r3, [r3, #0]
 8010338:	0e9b      	lsrs	r3, r3, #26
 801033a:	3301      	adds	r3, #1
 801033c:	f003 031f 	and.w	r3, r3, #31
 8010340:	2101      	movs	r1, #1
 8010342:	fa01 f303 	lsl.w	r3, r1, r3
 8010346:	e017      	b.n	8010378 <HAL_ADC_ConfigChannel+0x550>
 8010348:	683b      	ldr	r3, [r7, #0]
 801034a:	681b      	ldr	r3, [r3, #0]
 801034c:	647b      	str	r3, [r7, #68]	@ 0x44
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 801034e:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8010350:	fa93 f3a3 	rbit	r3, r3
 8010354:	643b      	str	r3, [r7, #64]	@ 0x40
  return result;
 8010356:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8010358:	64bb      	str	r3, [r7, #72]	@ 0x48
  if (value == 0U)
 801035a:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 801035c:	2b00      	cmp	r3, #0
 801035e:	d101      	bne.n	8010364 <HAL_ADC_ConfigChannel+0x53c>
    return 32U;
 8010360:	2320      	movs	r3, #32
 8010362:	e003      	b.n	801036c <HAL_ADC_ConfigChannel+0x544>
  return __builtin_clz(value);
 8010364:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8010366:	fab3 f383 	clz	r3, r3
 801036a:	b2db      	uxtb	r3, r3
 801036c:	3301      	adds	r3, #1
 801036e:	f003 031f 	and.w	r3, r3, #31
 8010372:	2101      	movs	r1, #1
 8010374:	fa01 f303 	lsl.w	r3, r1, r3
 8010378:	ea42 0103 	orr.w	r1, r2, r3
 801037c:	683b      	ldr	r3, [r7, #0]
 801037e:	681b      	ldr	r3, [r3, #0]
 8010380:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8010384:	2b00      	cmp	r3, #0
 8010386:	d10a      	bne.n	801039e <HAL_ADC_ConfigChannel+0x576>
 8010388:	683b      	ldr	r3, [r7, #0]
 801038a:	681b      	ldr	r3, [r3, #0]
 801038c:	0e9b      	lsrs	r3, r3, #26
 801038e:	3301      	adds	r3, #1
 8010390:	f003 021f 	and.w	r2, r3, #31
 8010394:	4613      	mov	r3, r2
 8010396:	005b      	lsls	r3, r3, #1
 8010398:	4413      	add	r3, r2
 801039a:	051b      	lsls	r3, r3, #20
 801039c:	e018      	b.n	80103d0 <HAL_ADC_ConfigChannel+0x5a8>
 801039e:	683b      	ldr	r3, [r7, #0]
 80103a0:	681b      	ldr	r3, [r3, #0]
 80103a2:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80103a4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80103a6:	fa93 f3a3 	rbit	r3, r3
 80103aa:	637b      	str	r3, [r7, #52]	@ 0x34
  return result;
 80103ac:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80103ae:	63fb      	str	r3, [r7, #60]	@ 0x3c
  if (value == 0U)
 80103b0:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80103b2:	2b00      	cmp	r3, #0
 80103b4:	d101      	bne.n	80103ba <HAL_ADC_ConfigChannel+0x592>
    return 32U;
 80103b6:	2320      	movs	r3, #32
 80103b8:	e003      	b.n	80103c2 <HAL_ADC_ConfigChannel+0x59a>
  return __builtin_clz(value);
 80103ba:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80103bc:	fab3 f383 	clz	r3, r3
 80103c0:	b2db      	uxtb	r3, r3
 80103c2:	3301      	adds	r3, #1
 80103c4:	f003 021f 	and.w	r2, r3, #31
 80103c8:	4613      	mov	r3, r2
 80103ca:	005b      	lsls	r3, r3, #1
 80103cc:	4413      	add	r3, r2
 80103ce:	051b      	lsls	r3, r3, #20
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 80103d0:	430b      	orrs	r3, r1
 80103d2:	e07e      	b.n	80104d2 <HAL_ADC_ConfigChannel+0x6aa>
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL((__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfig->Channel) + 1UL) & 0x1FUL)),
 80103d4:	683b      	ldr	r3, [r7, #0]
 80103d6:	681b      	ldr	r3, [r3, #0]
 80103d8:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80103dc:	2b00      	cmp	r3, #0
 80103de:	d107      	bne.n	80103f0 <HAL_ADC_ConfigChannel+0x5c8>
 80103e0:	683b      	ldr	r3, [r7, #0]
 80103e2:	681b      	ldr	r3, [r3, #0]
 80103e4:	0e9b      	lsrs	r3, r3, #26
 80103e6:	3301      	adds	r3, #1
 80103e8:	069b      	lsls	r3, r3, #26
 80103ea:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 80103ee:	e015      	b.n	801041c <HAL_ADC_ConfigChannel+0x5f4>
 80103f0:	683b      	ldr	r3, [r7, #0]
 80103f2:	681b      	ldr	r3, [r3, #0]
 80103f4:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80103f6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80103f8:	fa93 f3a3 	rbit	r3, r3
 80103fc:	62bb      	str	r3, [r7, #40]	@ 0x28
  return result;
 80103fe:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8010400:	633b      	str	r3, [r7, #48]	@ 0x30
  if (value == 0U)
 8010402:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8010404:	2b00      	cmp	r3, #0
 8010406:	d101      	bne.n	801040c <HAL_ADC_ConfigChannel+0x5e4>
    return 32U;
 8010408:	2320      	movs	r3, #32
 801040a:	e003      	b.n	8010414 <HAL_ADC_ConfigChannel+0x5ec>
  return __builtin_clz(value);
 801040c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801040e:	fab3 f383 	clz	r3, r3
 8010412:	b2db      	uxtb	r3, r3
 8010414:	3301      	adds	r3, #1
 8010416:	069b      	lsls	r3, r3, #26
 8010418:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 801041c:	683b      	ldr	r3, [r7, #0]
 801041e:	681b      	ldr	r3, [r3, #0]
 8010420:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8010424:	2b00      	cmp	r3, #0
 8010426:	d109      	bne.n	801043c <HAL_ADC_ConfigChannel+0x614>
 8010428:	683b      	ldr	r3, [r7, #0]
 801042a:	681b      	ldr	r3, [r3, #0]
 801042c:	0e9b      	lsrs	r3, r3, #26
 801042e:	3301      	adds	r3, #1
 8010430:	f003 031f 	and.w	r3, r3, #31
 8010434:	2101      	movs	r1, #1
 8010436:	fa01 f303 	lsl.w	r3, r1, r3
 801043a:	e017      	b.n	801046c <HAL_ADC_ConfigChannel+0x644>
 801043c:	683b      	ldr	r3, [r7, #0]
 801043e:	681b      	ldr	r3, [r3, #0]
 8010440:	623b      	str	r3, [r7, #32]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8010442:	6a3b      	ldr	r3, [r7, #32]
 8010444:	fa93 f3a3 	rbit	r3, r3
 8010448:	61fb      	str	r3, [r7, #28]
  return result;
 801044a:	69fb      	ldr	r3, [r7, #28]
 801044c:	627b      	str	r3, [r7, #36]	@ 0x24
  if (value == 0U)
 801044e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8010450:	2b00      	cmp	r3, #0
 8010452:	d101      	bne.n	8010458 <HAL_ADC_ConfigChannel+0x630>
    return 32U;
 8010454:	2320      	movs	r3, #32
 8010456:	e003      	b.n	8010460 <HAL_ADC_ConfigChannel+0x638>
  return __builtin_clz(value);
 8010458:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801045a:	fab3 f383 	clz	r3, r3
 801045e:	b2db      	uxtb	r3, r3
 8010460:	3301      	adds	r3, #1
 8010462:	f003 031f 	and.w	r3, r3, #31
 8010466:	2101      	movs	r1, #1
 8010468:	fa01 f303 	lsl.w	r3, r1, r3
 801046c:	ea42 0103 	orr.w	r1, r2, r3
 8010470:	683b      	ldr	r3, [r7, #0]
 8010472:	681b      	ldr	r3, [r3, #0]
 8010474:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8010478:	2b00      	cmp	r3, #0
 801047a:	d10d      	bne.n	8010498 <HAL_ADC_ConfigChannel+0x670>
 801047c:	683b      	ldr	r3, [r7, #0]
 801047e:	681b      	ldr	r3, [r3, #0]
 8010480:	0e9b      	lsrs	r3, r3, #26
 8010482:	3301      	adds	r3, #1
 8010484:	f003 021f 	and.w	r2, r3, #31
 8010488:	4613      	mov	r3, r2
 801048a:	005b      	lsls	r3, r3, #1
 801048c:	4413      	add	r3, r2
 801048e:	3b1e      	subs	r3, #30
 8010490:	051b      	lsls	r3, r3, #20
 8010492:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 8010496:	e01b      	b.n	80104d0 <HAL_ADC_ConfigChannel+0x6a8>
 8010498:	683b      	ldr	r3, [r7, #0]
 801049a:	681b      	ldr	r3, [r3, #0]
 801049c:	617b      	str	r3, [r7, #20]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 801049e:	697b      	ldr	r3, [r7, #20]
 80104a0:	fa93 f3a3 	rbit	r3, r3
 80104a4:	613b      	str	r3, [r7, #16]
  return result;
 80104a6:	693b      	ldr	r3, [r7, #16]
 80104a8:	61bb      	str	r3, [r7, #24]
  if (value == 0U)
 80104aa:	69bb      	ldr	r3, [r7, #24]
 80104ac:	2b00      	cmp	r3, #0
 80104ae:	d101      	bne.n	80104b4 <HAL_ADC_ConfigChannel+0x68c>
    return 32U;
 80104b0:	2320      	movs	r3, #32
 80104b2:	e003      	b.n	80104bc <HAL_ADC_ConfigChannel+0x694>
  return __builtin_clz(value);
 80104b4:	69bb      	ldr	r3, [r7, #24]
 80104b6:	fab3 f383 	clz	r3, r3
 80104ba:	b2db      	uxtb	r3, r3
 80104bc:	3301      	adds	r3, #1
 80104be:	f003 021f 	and.w	r2, r3, #31
 80104c2:	4613      	mov	r3, r2
 80104c4:	005b      	lsls	r3, r3, #1
 80104c6:	4413      	add	r3, r2
 80104c8:	3b1e      	subs	r3, #30
 80104ca:	051b      	lsls	r3, r3, #20
 80104cc:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 80104d0:	430b      	orrs	r3, r1
 80104d2:	683a      	ldr	r2, [r7, #0]
 80104d4:	6892      	ldr	r2, [r2, #8]
 80104d6:	4619      	mov	r1, r3
 80104d8:	f7fe fcd6 	bl	800ee88 <LL_ADC_SetChannelSamplingTime>
    /* If internal channel selected, enable dedicated internal buffers and    */
    /* paths.                                                                 */
    /* Note: these internal measurement paths can be disabled using           */
    /* HAL_ADC_DeInit().                                                      */

    if (__LL_ADC_IS_CHANNEL_INTERNAL(sConfig->Channel))
 80104dc:	683b      	ldr	r3, [r7, #0]
 80104de:	681a      	ldr	r2, [r3, #0]
 80104e0:	4b09      	ldr	r3, [pc, #36]	@ (8010508 <HAL_ADC_ConfigChannel+0x6e0>)
 80104e2:	4013      	ands	r3, r2
 80104e4:	2b00      	cmp	r3, #0
 80104e6:	f000 80af 	beq.w	8010648 <HAL_ADC_ConfigChannel+0x820>
    {
      tmp_config_internal_channel = LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 80104ea:	687b      	ldr	r3, [r7, #4]
 80104ec:	681b      	ldr	r3, [r3, #0]
 80104ee:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 80104f2:	d004      	beq.n	80104fe <HAL_ADC_ConfigChannel+0x6d6>
 80104f4:	687b      	ldr	r3, [r7, #4]
 80104f6:	681b      	ldr	r3, [r3, #0]
 80104f8:	4a04      	ldr	r2, [pc, #16]	@ (801050c <HAL_ADC_ConfigChannel+0x6e4>)
 80104fa:	4293      	cmp	r3, r2
 80104fc:	d10a      	bne.n	8010514 <HAL_ADC_ConfigChannel+0x6ec>
 80104fe:	4b04      	ldr	r3, [pc, #16]	@ (8010510 <HAL_ADC_ConfigChannel+0x6e8>)
 8010500:	e009      	b.n	8010516 <HAL_ADC_ConfigChannel+0x6ee>
 8010502:	bf00      	nop
 8010504:	407f0000 	.word	0x407f0000
 8010508:	80080000 	.word	0x80080000
 801050c:	50000100 	.word	0x50000100
 8010510:	50000300 	.word	0x50000300
 8010514:	4b51      	ldr	r3, [pc, #324]	@ (801065c <HAL_ADC_ConfigChannel+0x834>)
 8010516:	4618      	mov	r0, r3
 8010518:	f7fe fbb8 	bl	800ec8c <LL_ADC_GetCommonPathInternalCh>
 801051c:	f8c7 00c4 	str.w	r0, [r7, #196]	@ 0xc4

      /* If the requested internal measurement path has already been enabled, */
      /* bypass the configuration processing.                                 */
      if (((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR_ADC1) || (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR_ADC5))
 8010520:	683b      	ldr	r3, [r7, #0]
 8010522:	681b      	ldr	r3, [r3, #0]
 8010524:	4a4e      	ldr	r2, [pc, #312]	@ (8010660 <HAL_ADC_ConfigChannel+0x838>)
 8010526:	4293      	cmp	r3, r2
 8010528:	d004      	beq.n	8010534 <HAL_ADC_ConfigChannel+0x70c>
 801052a:	683b      	ldr	r3, [r7, #0]
 801052c:	681b      	ldr	r3, [r3, #0]
 801052e:	4a4d      	ldr	r2, [pc, #308]	@ (8010664 <HAL_ADC_ConfigChannel+0x83c>)
 8010530:	4293      	cmp	r3, r2
 8010532:	d134      	bne.n	801059e <HAL_ADC_ConfigChannel+0x776>
          && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_TEMPSENSOR) == 0UL))
 8010534:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8010538:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 801053c:	2b00      	cmp	r3, #0
 801053e:	d12e      	bne.n	801059e <HAL_ADC_ConfigChannel+0x776>
      {
        if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 8010540:	687b      	ldr	r3, [r7, #4]
 8010542:	681b      	ldr	r3, [r3, #0]
 8010544:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8010548:	d17e      	bne.n	8010648 <HAL_ADC_ConfigChannel+0x820>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 801054a:	687b      	ldr	r3, [r7, #4]
 801054c:	681b      	ldr	r3, [r3, #0]
 801054e:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8010552:	d004      	beq.n	801055e <HAL_ADC_ConfigChannel+0x736>
 8010554:	687b      	ldr	r3, [r7, #4]
 8010556:	681b      	ldr	r3, [r3, #0]
 8010558:	4a43      	ldr	r2, [pc, #268]	@ (8010668 <HAL_ADC_ConfigChannel+0x840>)
 801055a:	4293      	cmp	r3, r2
 801055c:	d101      	bne.n	8010562 <HAL_ADC_ConfigChannel+0x73a>
 801055e:	4a43      	ldr	r2, [pc, #268]	@ (801066c <HAL_ADC_ConfigChannel+0x844>)
 8010560:	e000      	b.n	8010564 <HAL_ADC_ConfigChannel+0x73c>
 8010562:	4a3e      	ldr	r2, [pc, #248]	@ (801065c <HAL_ADC_ConfigChannel+0x834>)
 8010564:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8010568:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 801056c:	4619      	mov	r1, r3
 801056e:	4610      	mov	r0, r2
 8010570:	f7fe fb79 	bl	800ec66 <LL_ADC_SetCommonPathInternalCh>
          /* Delay for temperature sensor stabilization time */
          /* Wait loop initialization and execution */
          /* Note: Variable divided by 2 to compensate partially              */
          /*       CPU processing cycles, scaling in us split to not          */
          /*       exceed 32 bits register capacity and handle low frequency. */
          wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 8010574:	4b3e      	ldr	r3, [pc, #248]	@ (8010670 <HAL_ADC_ConfigChannel+0x848>)
 8010576:	681b      	ldr	r3, [r3, #0]
 8010578:	099b      	lsrs	r3, r3, #6
 801057a:	4a3e      	ldr	r2, [pc, #248]	@ (8010674 <HAL_ADC_ConfigChannel+0x84c>)
 801057c:	fba2 2303 	umull	r2, r3, r2, r3
 8010580:	099b      	lsrs	r3, r3, #6
 8010582:	1c5a      	adds	r2, r3, #1
 8010584:	4613      	mov	r3, r2
 8010586:	005b      	lsls	r3, r3, #1
 8010588:	4413      	add	r3, r2
 801058a:	009b      	lsls	r3, r3, #2
 801058c:	60fb      	str	r3, [r7, #12]
          while (wait_loop_index != 0UL)
 801058e:	e002      	b.n	8010596 <HAL_ADC_ConfigChannel+0x76e>
          {
            wait_loop_index--;
 8010590:	68fb      	ldr	r3, [r7, #12]
 8010592:	3b01      	subs	r3, #1
 8010594:	60fb      	str	r3, [r7, #12]
          while (wait_loop_index != 0UL)
 8010596:	68fb      	ldr	r3, [r7, #12]
 8010598:	2b00      	cmp	r3, #0
 801059a:	d1f9      	bne.n	8010590 <HAL_ADC_ConfigChannel+0x768>
        if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 801059c:	e054      	b.n	8010648 <HAL_ADC_ConfigChannel+0x820>
          }
        }
      }
      else if ((sConfig->Channel == ADC_CHANNEL_VBAT) && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VBAT) == 0UL))
 801059e:	683b      	ldr	r3, [r7, #0]
 80105a0:	681b      	ldr	r3, [r3, #0]
 80105a2:	4a35      	ldr	r2, [pc, #212]	@ (8010678 <HAL_ADC_ConfigChannel+0x850>)
 80105a4:	4293      	cmp	r3, r2
 80105a6:	d120      	bne.n	80105ea <HAL_ADC_ConfigChannel+0x7c2>
 80105a8:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 80105ac:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 80105b0:	2b00      	cmp	r3, #0
 80105b2:	d11a      	bne.n	80105ea <HAL_ADC_ConfigChannel+0x7c2>
      {
        if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 80105b4:	687b      	ldr	r3, [r7, #4]
 80105b6:	681b      	ldr	r3, [r3, #0]
 80105b8:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 80105bc:	d144      	bne.n	8010648 <HAL_ADC_ConfigChannel+0x820>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 80105be:	687b      	ldr	r3, [r7, #4]
 80105c0:	681b      	ldr	r3, [r3, #0]
 80105c2:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 80105c6:	d004      	beq.n	80105d2 <HAL_ADC_ConfigChannel+0x7aa>
 80105c8:	687b      	ldr	r3, [r7, #4]
 80105ca:	681b      	ldr	r3, [r3, #0]
 80105cc:	4a26      	ldr	r2, [pc, #152]	@ (8010668 <HAL_ADC_ConfigChannel+0x840>)
 80105ce:	4293      	cmp	r3, r2
 80105d0:	d101      	bne.n	80105d6 <HAL_ADC_ConfigChannel+0x7ae>
 80105d2:	4a26      	ldr	r2, [pc, #152]	@ (801066c <HAL_ADC_ConfigChannel+0x844>)
 80105d4:	e000      	b.n	80105d8 <HAL_ADC_ConfigChannel+0x7b0>
 80105d6:	4a21      	ldr	r2, [pc, #132]	@ (801065c <HAL_ADC_ConfigChannel+0x834>)
 80105d8:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 80105dc:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 80105e0:	4619      	mov	r1, r3
 80105e2:	4610      	mov	r0, r2
 80105e4:	f7fe fb3f 	bl	800ec66 <LL_ADC_SetCommonPathInternalCh>
        if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 80105e8:	e02e      	b.n	8010648 <HAL_ADC_ConfigChannel+0x820>
                                         LL_ADC_PATH_INTERNAL_VBAT | tmp_config_internal_channel);
        }
      }
      else if ((sConfig->Channel == ADC_CHANNEL_VREFINT)
 80105ea:	683b      	ldr	r3, [r7, #0]
 80105ec:	681b      	ldr	r3, [r3, #0]
 80105ee:	4a23      	ldr	r2, [pc, #140]	@ (801067c <HAL_ADC_ConfigChannel+0x854>)
 80105f0:	4293      	cmp	r3, r2
 80105f2:	d129      	bne.n	8010648 <HAL_ADC_ConfigChannel+0x820>
               && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VREFINT) == 0UL))
 80105f4:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 80105f8:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80105fc:	2b00      	cmp	r3, #0
 80105fe:	d123      	bne.n	8010648 <HAL_ADC_ConfigChannel+0x820>
      {
        if (ADC_VREFINT_INSTANCE(hadc))
 8010600:	687b      	ldr	r3, [r7, #4]
 8010602:	681b      	ldr	r3, [r3, #0]
 8010604:	4a18      	ldr	r2, [pc, #96]	@ (8010668 <HAL_ADC_ConfigChannel+0x840>)
 8010606:	4293      	cmp	r3, r2
 8010608:	d01e      	beq.n	8010648 <HAL_ADC_ConfigChannel+0x820>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 801060a:	687b      	ldr	r3, [r7, #4]
 801060c:	681b      	ldr	r3, [r3, #0]
 801060e:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8010612:	d004      	beq.n	801061e <HAL_ADC_ConfigChannel+0x7f6>
 8010614:	687b      	ldr	r3, [r7, #4]
 8010616:	681b      	ldr	r3, [r3, #0]
 8010618:	4a13      	ldr	r2, [pc, #76]	@ (8010668 <HAL_ADC_ConfigChannel+0x840>)
 801061a:	4293      	cmp	r3, r2
 801061c:	d101      	bne.n	8010622 <HAL_ADC_ConfigChannel+0x7fa>
 801061e:	4a13      	ldr	r2, [pc, #76]	@ (801066c <HAL_ADC_ConfigChannel+0x844>)
 8010620:	e000      	b.n	8010624 <HAL_ADC_ConfigChannel+0x7fc>
 8010622:	4a0e      	ldr	r2, [pc, #56]	@ (801065c <HAL_ADC_ConfigChannel+0x834>)
 8010624:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8010628:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 801062c:	4619      	mov	r1, r3
 801062e:	4610      	mov	r0, r2
 8010630:	f7fe fb19 	bl	800ec66 <LL_ADC_SetCommonPathInternalCh>
 8010634:	e008      	b.n	8010648 <HAL_ADC_ConfigChannel+0x820>
  /* channel could be done on neither of the channel configuration structure  */
  /* parameters.                                                              */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8010636:	687b      	ldr	r3, [r7, #4]
 8010638:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 801063a:	f043 0220 	orr.w	r2, r3, #32
 801063e:	687b      	ldr	r3, [r7, #4]
 8010640:	65da      	str	r2, [r3, #92]	@ 0x5c

    tmp_hal_status = HAL_ERROR;
 8010642:	2301      	movs	r3, #1
 8010644:	f887 30d7 	strb.w	r3, [r7, #215]	@ 0xd7
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8010648:	687b      	ldr	r3, [r7, #4]
 801064a:	2200      	movs	r2, #0
 801064c:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58

  /* Return function status */
  return tmp_hal_status;
 8010650:	f897 30d7 	ldrb.w	r3, [r7, #215]	@ 0xd7
}
 8010654:	4618      	mov	r0, r3
 8010656:	37d8      	adds	r7, #216	@ 0xd8
 8010658:	46bd      	mov	sp, r7
 801065a:	bd80      	pop	{r7, pc}
 801065c:	50000700 	.word	0x50000700
 8010660:	c3210000 	.word	0xc3210000
 8010664:	90c00010 	.word	0x90c00010
 8010668:	50000100 	.word	0x50000100
 801066c:	50000300 	.word	0x50000300
 8010670:	20000020 	.word	0x20000020
 8010674:	053e2d63 	.word	0x053e2d63
 8010678:	c7520000 	.word	0xc7520000
 801067c:	cb840000 	.word	0xcb840000

08010680 <ADC_ConversionStop>:
  *            @arg @ref ADC_INJECTED_GROUP          ADC injected conversion type.
  *            @arg @ref ADC_REGULAR_INJECTED_GROUP  ADC regular and injected conversion type.
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_ConversionStop(ADC_HandleTypeDef *hadc, uint32_t ConversionGroup)
{
 8010680:	b580      	push	{r7, lr}
 8010682:	b088      	sub	sp, #32
 8010684:	af00      	add	r7, sp, #0
 8010686:	6078      	str	r0, [r7, #4]
 8010688:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  uint32_t Conversion_Timeout_CPU_cycles = 0UL;
 801068a:	2300      	movs	r3, #0
 801068c:	61fb      	str	r3, [r7, #28]
  uint32_t conversion_group_reassigned = ConversionGroup;
 801068e:	683b      	ldr	r3, [r7, #0]
 8010690:	61bb      	str	r3, [r7, #24]
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  assert_param(IS_ADC_CONVERSION_GROUP(ConversionGroup));

  /* Verification if ADC is not already stopped (on regular and injected      */
  /* groups) to bypass this function if not needed.                           */
  tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 8010692:	687b      	ldr	r3, [r7, #4]
 8010694:	681b      	ldr	r3, [r3, #0]
 8010696:	4618      	mov	r0, r3
 8010698:	f7fe fd2a 	bl	800f0f0 <LL_ADC_REG_IsConversionOngoing>
 801069c:	6138      	str	r0, [r7, #16]
  tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 801069e:	687b      	ldr	r3, [r7, #4]
 80106a0:	681b      	ldr	r3, [r3, #0]
 80106a2:	4618      	mov	r0, r3
 80106a4:	f7fe fd4b 	bl	800f13e <LL_ADC_INJ_IsConversionOngoing>
 80106a8:	60f8      	str	r0, [r7, #12]
  if ((tmp_adc_is_conversion_on_going_regular != 0UL)
 80106aa:	693b      	ldr	r3, [r7, #16]
 80106ac:	2b00      	cmp	r3, #0
 80106ae:	d103      	bne.n	80106b8 <ADC_ConversionStop+0x38>
      || (tmp_adc_is_conversion_on_going_injected != 0UL)
 80106b0:	68fb      	ldr	r3, [r7, #12]
 80106b2:	2b00      	cmp	r3, #0
 80106b4:	f000 8098 	beq.w	80107e8 <ADC_ConversionStop+0x168>
    /* auto-delay mode.                                                       */
    /* In auto-injection mode, regular group stop ADC_CR_ADSTP is used (not   */
    /* injected group stop ADC_CR_JADSTP).                                    */
    /* Procedure to be followed: Wait until JEOS=1, clear JEOS, set ADSTP=1   */
    /* (see reference manual).                                                */
    if (((hadc->Instance->CFGR & ADC_CFGR_JAUTO) != 0UL)
 80106b8:	687b      	ldr	r3, [r7, #4]
 80106ba:	681b      	ldr	r3, [r3, #0]
 80106bc:	68db      	ldr	r3, [r3, #12]
 80106be:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80106c2:	2b00      	cmp	r3, #0
 80106c4:	d02a      	beq.n	801071c <ADC_ConversionStop+0x9c>
        && (hadc->Init.ContinuousConvMode == ENABLE)
 80106c6:	687b      	ldr	r3, [r7, #4]
 80106c8:	7f5b      	ldrb	r3, [r3, #29]
 80106ca:	2b01      	cmp	r3, #1
 80106cc:	d126      	bne.n	801071c <ADC_ConversionStop+0x9c>
        && (hadc->Init.LowPowerAutoWait == ENABLE)
 80106ce:	687b      	ldr	r3, [r7, #4]
 80106d0:	7f1b      	ldrb	r3, [r3, #28]
 80106d2:	2b01      	cmp	r3, #1
 80106d4:	d122      	bne.n	801071c <ADC_ConversionStop+0x9c>
       )
    {
      /* Use stop of regular group */
      conversion_group_reassigned = ADC_REGULAR_GROUP;
 80106d6:	2301      	movs	r3, #1
 80106d8:	61bb      	str	r3, [r7, #24]

      /* Wait until JEOS=1 (maximum Timeout: 4 injected conversions) */
      while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_JEOS) == 0UL)
 80106da:	e014      	b.n	8010706 <ADC_ConversionStop+0x86>
      {
        if (Conversion_Timeout_CPU_cycles >= (ADC_CONVERSION_TIME_MAX_CPU_CYCLES * 4UL))
 80106dc:	69fb      	ldr	r3, [r7, #28]
 80106de:	4a45      	ldr	r2, [pc, #276]	@ (80107f4 <ADC_ConversionStop+0x174>)
 80106e0:	4293      	cmp	r3, r2
 80106e2:	d90d      	bls.n	8010700 <ADC_ConversionStop+0x80>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80106e4:	687b      	ldr	r3, [r7, #4]
 80106e6:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80106e8:	f043 0210 	orr.w	r2, r3, #16
 80106ec:	687b      	ldr	r3, [r7, #4]
 80106ee:	65da      	str	r2, [r3, #92]	@ 0x5c

          /* Set ADC error code to ADC peripheral internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80106f0:	687b      	ldr	r3, [r7, #4]
 80106f2:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80106f4:	f043 0201 	orr.w	r2, r3, #1
 80106f8:	687b      	ldr	r3, [r7, #4]
 80106fa:	661a      	str	r2, [r3, #96]	@ 0x60

          return HAL_ERROR;
 80106fc:	2301      	movs	r3, #1
 80106fe:	e074      	b.n	80107ea <ADC_ConversionStop+0x16a>
        }
        Conversion_Timeout_CPU_cycles ++;
 8010700:	69fb      	ldr	r3, [r7, #28]
 8010702:	3301      	adds	r3, #1
 8010704:	61fb      	str	r3, [r7, #28]
      while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_JEOS) == 0UL)
 8010706:	687b      	ldr	r3, [r7, #4]
 8010708:	681b      	ldr	r3, [r3, #0]
 801070a:	681b      	ldr	r3, [r3, #0]
 801070c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8010710:	2b40      	cmp	r3, #64	@ 0x40
 8010712:	d1e3      	bne.n	80106dc <ADC_ConversionStop+0x5c>
      }

      /* Clear JEOS */
      __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_JEOS);
 8010714:	687b      	ldr	r3, [r7, #4]
 8010716:	681b      	ldr	r3, [r3, #0]
 8010718:	2240      	movs	r2, #64	@ 0x40
 801071a:	601a      	str	r2, [r3, #0]
    }

    /* Stop potential conversion on going on ADC group regular */
    if (conversion_group_reassigned != ADC_INJECTED_GROUP)
 801071c:	69bb      	ldr	r3, [r7, #24]
 801071e:	2b02      	cmp	r3, #2
 8010720:	d014      	beq.n	801074c <ADC_ConversionStop+0xcc>
    {
      /* Software is allowed to set ADSTP only when ADSTART=1 and ADDIS=0 */
      if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) != 0UL)
 8010722:	687b      	ldr	r3, [r7, #4]
 8010724:	681b      	ldr	r3, [r3, #0]
 8010726:	4618      	mov	r0, r3
 8010728:	f7fe fce2 	bl	800f0f0 <LL_ADC_REG_IsConversionOngoing>
 801072c:	4603      	mov	r3, r0
 801072e:	2b00      	cmp	r3, #0
 8010730:	d00c      	beq.n	801074c <ADC_ConversionStop+0xcc>
      {
        if (LL_ADC_IsDisableOngoing(hadc->Instance) == 0UL)
 8010732:	687b      	ldr	r3, [r7, #4]
 8010734:	681b      	ldr	r3, [r3, #0]
 8010736:	4618      	mov	r0, r3
 8010738:	f7fe fc9f 	bl	800f07a <LL_ADC_IsDisableOngoing>
 801073c:	4603      	mov	r3, r0
 801073e:	2b00      	cmp	r3, #0
 8010740:	d104      	bne.n	801074c <ADC_ConversionStop+0xcc>
        {
          /* Stop ADC group regular conversion */
          LL_ADC_REG_StopConversion(hadc->Instance);
 8010742:	687b      	ldr	r3, [r7, #4]
 8010744:	681b      	ldr	r3, [r3, #0]
 8010746:	4618      	mov	r0, r3
 8010748:	f7fe fcbe 	bl	800f0c8 <LL_ADC_REG_StopConversion>
        }
      }
    }

    /* Stop potential conversion on going on ADC group injected */
    if (conversion_group_reassigned != ADC_REGULAR_GROUP)
 801074c:	69bb      	ldr	r3, [r7, #24]
 801074e:	2b01      	cmp	r3, #1
 8010750:	d014      	beq.n	801077c <ADC_ConversionStop+0xfc>
    {
      /* Software is allowed to set JADSTP only when JADSTART=1 and ADDIS=0 */
      if (LL_ADC_INJ_IsConversionOngoing(hadc->Instance) != 0UL)
 8010752:	687b      	ldr	r3, [r7, #4]
 8010754:	681b      	ldr	r3, [r3, #0]
 8010756:	4618      	mov	r0, r3
 8010758:	f7fe fcf1 	bl	800f13e <LL_ADC_INJ_IsConversionOngoing>
 801075c:	4603      	mov	r3, r0
 801075e:	2b00      	cmp	r3, #0
 8010760:	d00c      	beq.n	801077c <ADC_ConversionStop+0xfc>
      {
        if (LL_ADC_IsDisableOngoing(hadc->Instance) == 0UL)
 8010762:	687b      	ldr	r3, [r7, #4]
 8010764:	681b      	ldr	r3, [r3, #0]
 8010766:	4618      	mov	r0, r3
 8010768:	f7fe fc87 	bl	800f07a <LL_ADC_IsDisableOngoing>
 801076c:	4603      	mov	r3, r0
 801076e:	2b00      	cmp	r3, #0
 8010770:	d104      	bne.n	801077c <ADC_ConversionStop+0xfc>
        {
          /* Stop ADC group injected conversion */
          LL_ADC_INJ_StopConversion(hadc->Instance);
 8010772:	687b      	ldr	r3, [r7, #4]
 8010774:	681b      	ldr	r3, [r3, #0]
 8010776:	4618      	mov	r0, r3
 8010778:	f7fe fccd 	bl	800f116 <LL_ADC_INJ_StopConversion>
        }
      }
    }

    /* Selection of start and stop bits with respect to the regular or injected group */
    switch (conversion_group_reassigned)
 801077c:	69bb      	ldr	r3, [r7, #24]
 801077e:	2b02      	cmp	r3, #2
 8010780:	d005      	beq.n	801078e <ADC_ConversionStop+0x10e>
 8010782:	69bb      	ldr	r3, [r7, #24]
 8010784:	2b03      	cmp	r3, #3
 8010786:	d105      	bne.n	8010794 <ADC_ConversionStop+0x114>
    {
      case ADC_REGULAR_INJECTED_GROUP:
        tmp_ADC_CR_ADSTART_JADSTART = (ADC_CR_ADSTART | ADC_CR_JADSTART);
 8010788:	230c      	movs	r3, #12
 801078a:	617b      	str	r3, [r7, #20]
        break;
 801078c:	e005      	b.n	801079a <ADC_ConversionStop+0x11a>
      case ADC_INJECTED_GROUP:
        tmp_ADC_CR_ADSTART_JADSTART = ADC_CR_JADSTART;
 801078e:	2308      	movs	r3, #8
 8010790:	617b      	str	r3, [r7, #20]
        break;
 8010792:	e002      	b.n	801079a <ADC_ConversionStop+0x11a>
      /* Case ADC_REGULAR_GROUP only*/
      default:
        tmp_ADC_CR_ADSTART_JADSTART = ADC_CR_ADSTART;
 8010794:	2304      	movs	r3, #4
 8010796:	617b      	str	r3, [r7, #20]
        break;
 8010798:	bf00      	nop
    }

    /* Wait for conversion effectively stopped */
    tickstart = HAL_GetTick();
 801079a:	f7fe fa23 	bl	800ebe4 <HAL_GetTick>
 801079e:	60b8      	str	r0, [r7, #8]

    while ((hadc->Instance->CR & tmp_ADC_CR_ADSTART_JADSTART) != 0UL)
 80107a0:	e01b      	b.n	80107da <ADC_ConversionStop+0x15a>
    {
      if ((HAL_GetTick() - tickstart) > ADC_STOP_CONVERSION_TIMEOUT)
 80107a2:	f7fe fa1f 	bl	800ebe4 <HAL_GetTick>
 80107a6:	4602      	mov	r2, r0
 80107a8:	68bb      	ldr	r3, [r7, #8]
 80107aa:	1ad3      	subs	r3, r2, r3
 80107ac:	2b05      	cmp	r3, #5
 80107ae:	d914      	bls.n	80107da <ADC_ConversionStop+0x15a>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if ((hadc->Instance->CR & tmp_ADC_CR_ADSTART_JADSTART) != 0UL)
 80107b0:	687b      	ldr	r3, [r7, #4]
 80107b2:	681b      	ldr	r3, [r3, #0]
 80107b4:	689a      	ldr	r2, [r3, #8]
 80107b6:	697b      	ldr	r3, [r7, #20]
 80107b8:	4013      	ands	r3, r2
 80107ba:	2b00      	cmp	r3, #0
 80107bc:	d00d      	beq.n	80107da <ADC_ConversionStop+0x15a>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80107be:	687b      	ldr	r3, [r7, #4]
 80107c0:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80107c2:	f043 0210 	orr.w	r2, r3, #16
 80107c6:	687b      	ldr	r3, [r7, #4]
 80107c8:	65da      	str	r2, [r3, #92]	@ 0x5c

          /* Set ADC error code to ADC peripheral internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80107ca:	687b      	ldr	r3, [r7, #4]
 80107cc:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80107ce:	f043 0201 	orr.w	r2, r3, #1
 80107d2:	687b      	ldr	r3, [r7, #4]
 80107d4:	661a      	str	r2, [r3, #96]	@ 0x60

          return HAL_ERROR;
 80107d6:	2301      	movs	r3, #1
 80107d8:	e007      	b.n	80107ea <ADC_ConversionStop+0x16a>
    while ((hadc->Instance->CR & tmp_ADC_CR_ADSTART_JADSTART) != 0UL)
 80107da:	687b      	ldr	r3, [r7, #4]
 80107dc:	681b      	ldr	r3, [r3, #0]
 80107de:	689a      	ldr	r2, [r3, #8]
 80107e0:	697b      	ldr	r3, [r7, #20]
 80107e2:	4013      	ands	r3, r2
 80107e4:	2b00      	cmp	r3, #0
 80107e6:	d1dc      	bne.n	80107a2 <ADC_ConversionStop+0x122>
    }

  }

  /* Return HAL status */
  return HAL_OK;
 80107e8:	2300      	movs	r3, #0
}
 80107ea:	4618      	mov	r0, r3
 80107ec:	3720      	adds	r7, #32
 80107ee:	46bd      	mov	sp, r7
 80107f0:	bd80      	pop	{r7, pc}
 80107f2:	bf00      	nop
 80107f4:	a33fffff 	.word	0xa33fffff

080107f8 <ADC_Enable>:
  *         and voltage regulator must be enabled (done into HAL_ADC_Init()).
  * @param hadc ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_Enable(ADC_HandleTypeDef *hadc)
{
 80107f8:	b580      	push	{r7, lr}
 80107fa:	b084      	sub	sp, #16
 80107fc:	af00      	add	r7, sp, #0
 80107fe:	6078      	str	r0, [r7, #4]

  /* ADC enable and wait for ADC ready (in case of ADC is disabled or         */
  /* enabling phase not yet completed: flag ADC ready not yet set).           */
  /* Timeout implemented to not be stuck if ADC cannot be enabled (possible   */
  /* causes: ADC clock not running, ...).                                     */
  if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8010800:	687b      	ldr	r3, [r7, #4]
 8010802:	681b      	ldr	r3, [r3, #0]
 8010804:	4618      	mov	r0, r3
 8010806:	f7fe fc25 	bl	800f054 <LL_ADC_IsEnabled>
 801080a:	4603      	mov	r3, r0
 801080c:	2b00      	cmp	r3, #0
 801080e:	d14d      	bne.n	80108ac <ADC_Enable+0xb4>
  {
    /* Check if conditions to enable the ADC are fulfilled */
    if ((hadc->Instance->CR & (ADC_CR_ADCAL | ADC_CR_JADSTP | ADC_CR_ADSTP | ADC_CR_JADSTART | ADC_CR_ADSTART
 8010810:	687b      	ldr	r3, [r7, #4]
 8010812:	681b      	ldr	r3, [r3, #0]
 8010814:	689a      	ldr	r2, [r3, #8]
 8010816:	4b28      	ldr	r3, [pc, #160]	@ (80108b8 <ADC_Enable+0xc0>)
 8010818:	4013      	ands	r3, r2
 801081a:	2b00      	cmp	r3, #0
 801081c:	d00d      	beq.n	801083a <ADC_Enable+0x42>
                               | ADC_CR_ADDIS | ADC_CR_ADEN)) != 0UL)
    {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 801081e:	687b      	ldr	r3, [r7, #4]
 8010820:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8010822:	f043 0210 	orr.w	r2, r3, #16
 8010826:	687b      	ldr	r3, [r7, #4]
 8010828:	65da      	str	r2, [r3, #92]	@ 0x5c

      /* Set ADC error code to ADC peripheral internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 801082a:	687b      	ldr	r3, [r7, #4]
 801082c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 801082e:	f043 0201 	orr.w	r2, r3, #1
 8010832:	687b      	ldr	r3, [r7, #4]
 8010834:	661a      	str	r2, [r3, #96]	@ 0x60

      return HAL_ERROR;
 8010836:	2301      	movs	r3, #1
 8010838:	e039      	b.n	80108ae <ADC_Enable+0xb6>
    }

    /* Enable the ADC peripheral */
    LL_ADC_Enable(hadc->Instance);
 801083a:	687b      	ldr	r3, [r7, #4]
 801083c:	681b      	ldr	r3, [r3, #0]
 801083e:	4618      	mov	r0, r3
 8010840:	f7fe fbe0 	bl	800f004 <LL_ADC_Enable>

    /* Wait for ADC effectively enabled */
    tickstart = HAL_GetTick();
 8010844:	f7fe f9ce 	bl	800ebe4 <HAL_GetTick>
 8010848:	60f8      	str	r0, [r7, #12]

    while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 801084a:	e028      	b.n	801089e <ADC_Enable+0xa6>
          The workaround is to continue setting ADEN until ADRDY is becomes 1.
          Additionally, ADC_ENABLE_TIMEOUT is defined to encompass this
          4 ADC clock cycle duration */
      /* Note: Test of ADC enabled required due to hardware constraint to     */
      /*       not enable ADC if already enabled.                             */
      if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 801084c:	687b      	ldr	r3, [r7, #4]
 801084e:	681b      	ldr	r3, [r3, #0]
 8010850:	4618      	mov	r0, r3
 8010852:	f7fe fbff 	bl	800f054 <LL_ADC_IsEnabled>
 8010856:	4603      	mov	r3, r0
 8010858:	2b00      	cmp	r3, #0
 801085a:	d104      	bne.n	8010866 <ADC_Enable+0x6e>
      {
        LL_ADC_Enable(hadc->Instance);
 801085c:	687b      	ldr	r3, [r7, #4]
 801085e:	681b      	ldr	r3, [r3, #0]
 8010860:	4618      	mov	r0, r3
 8010862:	f7fe fbcf 	bl	800f004 <LL_ADC_Enable>
      }

      if ((HAL_GetTick() - tickstart) > ADC_ENABLE_TIMEOUT)
 8010866:	f7fe f9bd 	bl	800ebe4 <HAL_GetTick>
 801086a:	4602      	mov	r2, r0
 801086c:	68fb      	ldr	r3, [r7, #12]
 801086e:	1ad3      	subs	r3, r2, r3
 8010870:	2b02      	cmp	r3, #2
 8010872:	d914      	bls.n	801089e <ADC_Enable+0xa6>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 8010874:	687b      	ldr	r3, [r7, #4]
 8010876:	681b      	ldr	r3, [r3, #0]
 8010878:	681b      	ldr	r3, [r3, #0]
 801087a:	f003 0301 	and.w	r3, r3, #1
 801087e:	2b01      	cmp	r3, #1
 8010880:	d00d      	beq.n	801089e <ADC_Enable+0xa6>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8010882:	687b      	ldr	r3, [r7, #4]
 8010884:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8010886:	f043 0210 	orr.w	r2, r3, #16
 801088a:	687b      	ldr	r3, [r7, #4]
 801088c:	65da      	str	r2, [r3, #92]	@ 0x5c

          /* Set ADC error code to ADC peripheral internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 801088e:	687b      	ldr	r3, [r7, #4]
 8010890:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8010892:	f043 0201 	orr.w	r2, r3, #1
 8010896:	687b      	ldr	r3, [r7, #4]
 8010898:	661a      	str	r2, [r3, #96]	@ 0x60

          return HAL_ERROR;
 801089a:	2301      	movs	r3, #1
 801089c:	e007      	b.n	80108ae <ADC_Enable+0xb6>
    while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 801089e:	687b      	ldr	r3, [r7, #4]
 80108a0:	681b      	ldr	r3, [r3, #0]
 80108a2:	681b      	ldr	r3, [r3, #0]
 80108a4:	f003 0301 	and.w	r3, r3, #1
 80108a8:	2b01      	cmp	r3, #1
 80108aa:	d1cf      	bne.n	801084c <ADC_Enable+0x54>
      }
    }
  }

  /* Return HAL status */
  return HAL_OK;
 80108ac:	2300      	movs	r3, #0
}
 80108ae:	4618      	mov	r0, r3
 80108b0:	3710      	adds	r7, #16
 80108b2:	46bd      	mov	sp, r7
 80108b4:	bd80      	pop	{r7, pc}
 80108b6:	bf00      	nop
 80108b8:	8000003f 	.word	0x8000003f

080108bc <ADC_Disable>:
  *         stopped.
  * @param hadc ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_Disable(ADC_HandleTypeDef *hadc)
{
 80108bc:	b580      	push	{r7, lr}
 80108be:	b084      	sub	sp, #16
 80108c0:	af00      	add	r7, sp, #0
 80108c2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  const uint32_t tmp_adc_is_disable_on_going = LL_ADC_IsDisableOngoing(hadc->Instance);
 80108c4:	687b      	ldr	r3, [r7, #4]
 80108c6:	681b      	ldr	r3, [r3, #0]
 80108c8:	4618      	mov	r0, r3
 80108ca:	f7fe fbd6 	bl	800f07a <LL_ADC_IsDisableOngoing>
 80108ce:	60f8      	str	r0, [r7, #12]

  /* Verification if ADC is not already disabled:                             */
  /* Note: forbidden to disable ADC (set bit ADC_CR_ADDIS) if ADC is already  */
  /*       disabled.                                                          */
  if ((LL_ADC_IsEnabled(hadc->Instance) != 0UL)
 80108d0:	687b      	ldr	r3, [r7, #4]
 80108d2:	681b      	ldr	r3, [r3, #0]
 80108d4:	4618      	mov	r0, r3
 80108d6:	f7fe fbbd 	bl	800f054 <LL_ADC_IsEnabled>
 80108da:	4603      	mov	r3, r0
 80108dc:	2b00      	cmp	r3, #0
 80108de:	d047      	beq.n	8010970 <ADC_Disable+0xb4>
      && (tmp_adc_is_disable_on_going == 0UL)
 80108e0:	68fb      	ldr	r3, [r7, #12]
 80108e2:	2b00      	cmp	r3, #0
 80108e4:	d144      	bne.n	8010970 <ADC_Disable+0xb4>
     )
  {
    /* Check if conditions to disable the ADC are fulfilled */
    if ((hadc->Instance->CR & (ADC_CR_JADSTART | ADC_CR_ADSTART | ADC_CR_ADEN)) == ADC_CR_ADEN)
 80108e6:	687b      	ldr	r3, [r7, #4]
 80108e8:	681b      	ldr	r3, [r3, #0]
 80108ea:	689b      	ldr	r3, [r3, #8]
 80108ec:	f003 030d 	and.w	r3, r3, #13
 80108f0:	2b01      	cmp	r3, #1
 80108f2:	d10c      	bne.n	801090e <ADC_Disable+0x52>
    {
      /* Disable the ADC peripheral */
      LL_ADC_Disable(hadc->Instance);
 80108f4:	687b      	ldr	r3, [r7, #4]
 80108f6:	681b      	ldr	r3, [r3, #0]
 80108f8:	4618      	mov	r0, r3
 80108fa:	f7fe fb97 	bl	800f02c <LL_ADC_Disable>
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOSMP | ADC_FLAG_RDY));
 80108fe:	687b      	ldr	r3, [r7, #4]
 8010900:	681b      	ldr	r3, [r3, #0]
 8010902:	2203      	movs	r2, #3
 8010904:	601a      	str	r2, [r3, #0]
      return HAL_ERROR;
    }

    /* Wait for ADC effectively disabled */
    /* Get tick count */
    tickstart = HAL_GetTick();
 8010906:	f7fe f96d 	bl	800ebe4 <HAL_GetTick>
 801090a:	60b8      	str	r0, [r7, #8]

    while ((hadc->Instance->CR & ADC_CR_ADEN) != 0UL)
 801090c:	e029      	b.n	8010962 <ADC_Disable+0xa6>
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 801090e:	687b      	ldr	r3, [r7, #4]
 8010910:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8010912:	f043 0210 	orr.w	r2, r3, #16
 8010916:	687b      	ldr	r3, [r7, #4]
 8010918:	65da      	str	r2, [r3, #92]	@ 0x5c
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 801091a:	687b      	ldr	r3, [r7, #4]
 801091c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 801091e:	f043 0201 	orr.w	r2, r3, #1
 8010922:	687b      	ldr	r3, [r7, #4]
 8010924:	661a      	str	r2, [r3, #96]	@ 0x60
      return HAL_ERROR;
 8010926:	2301      	movs	r3, #1
 8010928:	e023      	b.n	8010972 <ADC_Disable+0xb6>
    {
      if ((HAL_GetTick() - tickstart) > ADC_DISABLE_TIMEOUT)
 801092a:	f7fe f95b 	bl	800ebe4 <HAL_GetTick>
 801092e:	4602      	mov	r2, r0
 8010930:	68bb      	ldr	r3, [r7, #8]
 8010932:	1ad3      	subs	r3, r2, r3
 8010934:	2b02      	cmp	r3, #2
 8010936:	d914      	bls.n	8010962 <ADC_Disable+0xa6>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if ((hadc->Instance->CR & ADC_CR_ADEN) != 0UL)
 8010938:	687b      	ldr	r3, [r7, #4]
 801093a:	681b      	ldr	r3, [r3, #0]
 801093c:	689b      	ldr	r3, [r3, #8]
 801093e:	f003 0301 	and.w	r3, r3, #1
 8010942:	2b00      	cmp	r3, #0
 8010944:	d00d      	beq.n	8010962 <ADC_Disable+0xa6>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8010946:	687b      	ldr	r3, [r7, #4]
 8010948:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 801094a:	f043 0210 	orr.w	r2, r3, #16
 801094e:	687b      	ldr	r3, [r7, #4]
 8010950:	65da      	str	r2, [r3, #92]	@ 0x5c

          /* Set ADC error code to ADC peripheral internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8010952:	687b      	ldr	r3, [r7, #4]
 8010954:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8010956:	f043 0201 	orr.w	r2, r3, #1
 801095a:	687b      	ldr	r3, [r7, #4]
 801095c:	661a      	str	r2, [r3, #96]	@ 0x60

          return HAL_ERROR;
 801095e:	2301      	movs	r3, #1
 8010960:	e007      	b.n	8010972 <ADC_Disable+0xb6>
    while ((hadc->Instance->CR & ADC_CR_ADEN) != 0UL)
 8010962:	687b      	ldr	r3, [r7, #4]
 8010964:	681b      	ldr	r3, [r3, #0]
 8010966:	689b      	ldr	r3, [r3, #8]
 8010968:	f003 0301 	and.w	r3, r3, #1
 801096c:	2b00      	cmp	r3, #0
 801096e:	d1dc      	bne.n	801092a <ADC_Disable+0x6e>
      }
    }
  }

  /* Return HAL status */
  return HAL_OK;
 8010970:	2300      	movs	r3, #0
}
 8010972:	4618      	mov	r0, r3
 8010974:	3710      	adds	r7, #16
 8010976:	46bd      	mov	sp, r7
 8010978:	bd80      	pop	{r7, pc}

0801097a <HAL_ADCEx_InjectedConvCpltCallback>:
  * @brief  Injected conversion complete callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADCEx_InjectedConvCpltCallback(ADC_HandleTypeDef *hadc)
{
 801097a:	b480      	push	{r7}
 801097c:	b083      	sub	sp, #12
 801097e:	af00      	add	r7, sp, #0
 8010980:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADCEx_InjectedConvCpltCallback must be implemented in the user file.
  */
}
 8010982:	bf00      	nop
 8010984:	370c      	adds	r7, #12
 8010986:	46bd      	mov	sp, r7
 8010988:	f85d 7b04 	ldr.w	r7, [sp], #4
 801098c:	4770      	bx	lr

0801098e <HAL_ADCEx_InjectedQueueOverflowCallback>:
            contexts).
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADCEx_InjectedQueueOverflowCallback(ADC_HandleTypeDef *hadc)
{
 801098e:	b480      	push	{r7}
 8010990:	b083      	sub	sp, #12
 8010992:	af00      	add	r7, sp, #0
 8010994:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADCEx_InjectedQueueOverflowCallback must be implemented in the user file.
  */
}
 8010996:	bf00      	nop
 8010998:	370c      	adds	r7, #12
 801099a:	46bd      	mov	sp, r7
 801099c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80109a0:	4770      	bx	lr

080109a2 <HAL_ADCEx_LevelOutOfWindow2Callback>:
  * @brief  Analog watchdog 2 callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADCEx_LevelOutOfWindow2Callback(ADC_HandleTypeDef *hadc)
{
 80109a2:	b480      	push	{r7}
 80109a4:	b083      	sub	sp, #12
 80109a6:	af00      	add	r7, sp, #0
 80109a8:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADCEx_LevelOutOfWindow2Callback must be implemented in the user file.
  */
}
 80109aa:	bf00      	nop
 80109ac:	370c      	adds	r7, #12
 80109ae:	46bd      	mov	sp, r7
 80109b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80109b4:	4770      	bx	lr

080109b6 <HAL_ADCEx_LevelOutOfWindow3Callback>:
  * @brief  Analog watchdog 3 callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADCEx_LevelOutOfWindow3Callback(ADC_HandleTypeDef *hadc)
{
 80109b6:	b480      	push	{r7}
 80109b8:	b083      	sub	sp, #12
 80109ba:	af00      	add	r7, sp, #0
 80109bc:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADCEx_LevelOutOfWindow3Callback must be implemented in the user file.
  */
}
 80109be:	bf00      	nop
 80109c0:	370c      	adds	r7, #12
 80109c2:	46bd      	mov	sp, r7
 80109c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80109c8:	4770      	bx	lr

080109ca <HAL_ADCEx_EndOfSamplingCallback>:
  * @brief  End Of Sampling callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADCEx_EndOfSamplingCallback(ADC_HandleTypeDef *hadc)
{
 80109ca:	b480      	push	{r7}
 80109cc:	b083      	sub	sp, #12
 80109ce:	af00      	add	r7, sp, #0
 80109d0:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADCEx_EndOfSamplingCallback must be implemented in the user file.
  */
}
 80109d2:	bf00      	nop
 80109d4:	370c      	adds	r7, #12
 80109d6:	46bd      	mov	sp, r7
 80109d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80109dc:	4770      	bx	lr
	...

080109e0 <__NVIC_SetPriorityGrouping>:
{
 80109e0:	b480      	push	{r7}
 80109e2:	b085      	sub	sp, #20
 80109e4:	af00      	add	r7, sp, #0
 80109e6:	6078      	str	r0, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80109e8:	687b      	ldr	r3, [r7, #4]
 80109ea:	f003 0307 	and.w	r3, r3, #7
 80109ee:	60fb      	str	r3, [r7, #12]
  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80109f0:	4b0c      	ldr	r3, [pc, #48]	@ (8010a24 <__NVIC_SetPriorityGrouping+0x44>)
 80109f2:	68db      	ldr	r3, [r3, #12]
 80109f4:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80109f6:	68ba      	ldr	r2, [r7, #8]
 80109f8:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 80109fc:	4013      	ands	r3, r2
 80109fe:	60bb      	str	r3, [r7, #8]
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8010a00:	68fb      	ldr	r3, [r7, #12]
 8010a02:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8010a04:	68bb      	ldr	r3, [r7, #8]
 8010a06:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8010a08:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8010a0c:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8010a10:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8010a12:	4a04      	ldr	r2, [pc, #16]	@ (8010a24 <__NVIC_SetPriorityGrouping+0x44>)
 8010a14:	68bb      	ldr	r3, [r7, #8]
 8010a16:	60d3      	str	r3, [r2, #12]
}
 8010a18:	bf00      	nop
 8010a1a:	3714      	adds	r7, #20
 8010a1c:	46bd      	mov	sp, r7
 8010a1e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010a22:	4770      	bx	lr
 8010a24:	e000ed00 	.word	0xe000ed00

08010a28 <__NVIC_GetPriorityGrouping>:
{
 8010a28:	b480      	push	{r7}
 8010a2a:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8010a2c:	4b04      	ldr	r3, [pc, #16]	@ (8010a40 <__NVIC_GetPriorityGrouping+0x18>)
 8010a2e:	68db      	ldr	r3, [r3, #12]
 8010a30:	0a1b      	lsrs	r3, r3, #8
 8010a32:	f003 0307 	and.w	r3, r3, #7
}
 8010a36:	4618      	mov	r0, r3
 8010a38:	46bd      	mov	sp, r7
 8010a3a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010a3e:	4770      	bx	lr
 8010a40:	e000ed00 	.word	0xe000ed00

08010a44 <__NVIC_EnableIRQ>:
{
 8010a44:	b480      	push	{r7}
 8010a46:	b083      	sub	sp, #12
 8010a48:	af00      	add	r7, sp, #0
 8010a4a:	4603      	mov	r3, r0
 8010a4c:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8010a4e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8010a52:	2b00      	cmp	r3, #0
 8010a54:	db0b      	blt.n	8010a6e <__NVIC_EnableIRQ+0x2a>
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8010a56:	79fb      	ldrb	r3, [r7, #7]
 8010a58:	f003 021f 	and.w	r2, r3, #31
 8010a5c:	4907      	ldr	r1, [pc, #28]	@ (8010a7c <__NVIC_EnableIRQ+0x38>)
 8010a5e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8010a62:	095b      	lsrs	r3, r3, #5
 8010a64:	2001      	movs	r0, #1
 8010a66:	fa00 f202 	lsl.w	r2, r0, r2
 8010a6a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
 8010a6e:	bf00      	nop
 8010a70:	370c      	adds	r7, #12
 8010a72:	46bd      	mov	sp, r7
 8010a74:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010a78:	4770      	bx	lr
 8010a7a:	bf00      	nop
 8010a7c:	e000e100 	.word	0xe000e100

08010a80 <__NVIC_SetPriority>:
{
 8010a80:	b480      	push	{r7}
 8010a82:	b083      	sub	sp, #12
 8010a84:	af00      	add	r7, sp, #0
 8010a86:	4603      	mov	r3, r0
 8010a88:	6039      	str	r1, [r7, #0]
 8010a8a:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8010a8c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8010a90:	2b00      	cmp	r3, #0
 8010a92:	db0a      	blt.n	8010aaa <__NVIC_SetPriority+0x2a>
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8010a94:	683b      	ldr	r3, [r7, #0]
 8010a96:	b2da      	uxtb	r2, r3
 8010a98:	490c      	ldr	r1, [pc, #48]	@ (8010acc <__NVIC_SetPriority+0x4c>)
 8010a9a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8010a9e:	0112      	lsls	r2, r2, #4
 8010aa0:	b2d2      	uxtb	r2, r2
 8010aa2:	440b      	add	r3, r1
 8010aa4:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
}
 8010aa8:	e00a      	b.n	8010ac0 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8010aaa:	683b      	ldr	r3, [r7, #0]
 8010aac:	b2da      	uxtb	r2, r3
 8010aae:	4908      	ldr	r1, [pc, #32]	@ (8010ad0 <__NVIC_SetPriority+0x50>)
 8010ab0:	79fb      	ldrb	r3, [r7, #7]
 8010ab2:	f003 030f 	and.w	r3, r3, #15
 8010ab6:	3b04      	subs	r3, #4
 8010ab8:	0112      	lsls	r2, r2, #4
 8010aba:	b2d2      	uxtb	r2, r2
 8010abc:	440b      	add	r3, r1
 8010abe:	761a      	strb	r2, [r3, #24]
}
 8010ac0:	bf00      	nop
 8010ac2:	370c      	adds	r7, #12
 8010ac4:	46bd      	mov	sp, r7
 8010ac6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010aca:	4770      	bx	lr
 8010acc:	e000e100 	.word	0xe000e100
 8010ad0:	e000ed00 	.word	0xe000ed00

08010ad4 <NVIC_EncodePriority>:
{
 8010ad4:	b480      	push	{r7}
 8010ad6:	b089      	sub	sp, #36	@ 0x24
 8010ad8:	af00      	add	r7, sp, #0
 8010ada:	60f8      	str	r0, [r7, #12]
 8010adc:	60b9      	str	r1, [r7, #8]
 8010ade:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8010ae0:	68fb      	ldr	r3, [r7, #12]
 8010ae2:	f003 0307 	and.w	r3, r3, #7
 8010ae6:	61fb      	str	r3, [r7, #28]
  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8010ae8:	69fb      	ldr	r3, [r7, #28]
 8010aea:	f1c3 0307 	rsb	r3, r3, #7
 8010aee:	2b04      	cmp	r3, #4
 8010af0:	bf28      	it	cs
 8010af2:	2304      	movcs	r3, #4
 8010af4:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8010af6:	69fb      	ldr	r3, [r7, #28]
 8010af8:	3304      	adds	r3, #4
 8010afa:	2b06      	cmp	r3, #6
 8010afc:	d902      	bls.n	8010b04 <NVIC_EncodePriority+0x30>
 8010afe:	69fb      	ldr	r3, [r7, #28]
 8010b00:	3b03      	subs	r3, #3
 8010b02:	e000      	b.n	8010b06 <NVIC_EncodePriority+0x32>
 8010b04:	2300      	movs	r3, #0
 8010b06:	617b      	str	r3, [r7, #20]
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8010b08:	f04f 32ff 	mov.w	r2, #4294967295
 8010b0c:	69bb      	ldr	r3, [r7, #24]
 8010b0e:	fa02 f303 	lsl.w	r3, r2, r3
 8010b12:	43da      	mvns	r2, r3
 8010b14:	68bb      	ldr	r3, [r7, #8]
 8010b16:	401a      	ands	r2, r3
 8010b18:	697b      	ldr	r3, [r7, #20]
 8010b1a:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8010b1c:	f04f 31ff 	mov.w	r1, #4294967295
 8010b20:	697b      	ldr	r3, [r7, #20]
 8010b22:	fa01 f303 	lsl.w	r3, r1, r3
 8010b26:	43d9      	mvns	r1, r3
 8010b28:	687b      	ldr	r3, [r7, #4]
 8010b2a:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8010b2c:	4313      	orrs	r3, r2
}
 8010b2e:	4618      	mov	r0, r3
 8010b30:	3724      	adds	r7, #36	@ 0x24
 8010b32:	46bd      	mov	sp, r7
 8010b34:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010b38:	4770      	bx	lr
	...

08010b3c <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8010b3c:	b580      	push	{r7, lr}
 8010b3e:	b082      	sub	sp, #8
 8010b40:	af00      	add	r7, sp, #0
 8010b42:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8010b44:	687b      	ldr	r3, [r7, #4]
 8010b46:	3b01      	subs	r3, #1
 8010b48:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8010b4c:	d301      	bcc.n	8010b52 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8010b4e:	2301      	movs	r3, #1
 8010b50:	e00f      	b.n	8010b72 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8010b52:	4a0a      	ldr	r2, [pc, #40]	@ (8010b7c <SysTick_Config+0x40>)
 8010b54:	687b      	ldr	r3, [r7, #4]
 8010b56:	3b01      	subs	r3, #1
 8010b58:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8010b5a:	210f      	movs	r1, #15
 8010b5c:	f04f 30ff 	mov.w	r0, #4294967295
 8010b60:	f7ff ff8e 	bl	8010a80 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8010b64:	4b05      	ldr	r3, [pc, #20]	@ (8010b7c <SysTick_Config+0x40>)
 8010b66:	2200      	movs	r2, #0
 8010b68:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8010b6a:	4b04      	ldr	r3, [pc, #16]	@ (8010b7c <SysTick_Config+0x40>)
 8010b6c:	2207      	movs	r2, #7
 8010b6e:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8010b70:	2300      	movs	r3, #0
}
 8010b72:	4618      	mov	r0, r3
 8010b74:	3708      	adds	r7, #8
 8010b76:	46bd      	mov	sp, r7
 8010b78:	bd80      	pop	{r7, pc}
 8010b7a:	bf00      	nop
 8010b7c:	e000e010 	.word	0xe000e010

08010b80 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8010b80:	b580      	push	{r7, lr}
 8010b82:	b082      	sub	sp, #8
 8010b84:	af00      	add	r7, sp, #0
 8010b86:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8010b88:	6878      	ldr	r0, [r7, #4]
 8010b8a:	f7ff ff29 	bl	80109e0 <__NVIC_SetPriorityGrouping>
}
 8010b8e:	bf00      	nop
 8010b90:	3708      	adds	r7, #8
 8010b92:	46bd      	mov	sp, r7
 8010b94:	bd80      	pop	{r7, pc}

08010b96 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8010b96:	b580      	push	{r7, lr}
 8010b98:	b086      	sub	sp, #24
 8010b9a:	af00      	add	r7, sp, #0
 8010b9c:	4603      	mov	r3, r0
 8010b9e:	60b9      	str	r1, [r7, #8]
 8010ba0:	607a      	str	r2, [r7, #4]
 8010ba2:	73fb      	strb	r3, [r7, #15]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 8010ba4:	f7ff ff40 	bl	8010a28 <__NVIC_GetPriorityGrouping>
 8010ba8:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8010baa:	687a      	ldr	r2, [r7, #4]
 8010bac:	68b9      	ldr	r1, [r7, #8]
 8010bae:	6978      	ldr	r0, [r7, #20]
 8010bb0:	f7ff ff90 	bl	8010ad4 <NVIC_EncodePriority>
 8010bb4:	4602      	mov	r2, r0
 8010bb6:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8010bba:	4611      	mov	r1, r2
 8010bbc:	4618      	mov	r0, r3
 8010bbe:	f7ff ff5f 	bl	8010a80 <__NVIC_SetPriority>
}
 8010bc2:	bf00      	nop
 8010bc4:	3718      	adds	r7, #24
 8010bc6:	46bd      	mov	sp, r7
 8010bc8:	bd80      	pop	{r7, pc}

08010bca <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32g4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8010bca:	b580      	push	{r7, lr}
 8010bcc:	b082      	sub	sp, #8
 8010bce:	af00      	add	r7, sp, #0
 8010bd0:	4603      	mov	r3, r0
 8010bd2:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8010bd4:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8010bd8:	4618      	mov	r0, r3
 8010bda:	f7ff ff33 	bl	8010a44 <__NVIC_EnableIRQ>
}
 8010bde:	bf00      	nop
 8010be0:	3708      	adds	r7, #8
 8010be2:	46bd      	mov	sp, r7
 8010be4:	bd80      	pop	{r7, pc}

08010be6 <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8010be6:	b580      	push	{r7, lr}
 8010be8:	b082      	sub	sp, #8
 8010bea:	af00      	add	r7, sp, #0
 8010bec:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8010bee:	6878      	ldr	r0, [r7, #4]
 8010bf0:	f7ff ffa4 	bl	8010b3c <SysTick_Config>
 8010bf4:	4603      	mov	r3, r0
}
 8010bf6:	4618      	mov	r0, r3
 8010bf8:	3708      	adds	r7, #8
 8010bfa:	46bd      	mov	sp, r7
 8010bfc:	bd80      	pop	{r7, pc}
	...

08010c00 <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8010c00:	b580      	push	{r7, lr}
 8010c02:	b084      	sub	sp, #16
 8010c04:	af00      	add	r7, sp, #0
 8010c06:	6078      	str	r0, [r7, #4]
  uint32_t tmp;

  /* Check the DMA handle allocation */
  if (hdma == NULL)
 8010c08:	687b      	ldr	r3, [r7, #4]
 8010c0a:	2b00      	cmp	r3, #0
 8010c0c:	d101      	bne.n	8010c12 <HAL_DMA_Init+0x12>
  {
    return HAL_ERROR;
 8010c0e:	2301      	movs	r3, #1
 8010c10:	e08d      	b.n	8010d2e <HAL_DMA_Init+0x12e>
  assert_param(IS_DMA_PRIORITY(hdma->Init.Priority));

  assert_param(IS_DMA_ALL_REQUEST(hdma->Init.Request));

  /* Compute the channel index */
  if ((uint32_t)(hdma->Instance) < (uint32_t)(DMA2_Channel1))
 8010c12:	687b      	ldr	r3, [r7, #4]
 8010c14:	681b      	ldr	r3, [r3, #0]
 8010c16:	461a      	mov	r2, r3
 8010c18:	4b47      	ldr	r3, [pc, #284]	@ (8010d38 <HAL_DMA_Init+0x138>)
 8010c1a:	429a      	cmp	r2, r3
 8010c1c:	d80f      	bhi.n	8010c3e <HAL_DMA_Init+0x3e>
  {
    /* DMA1 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2;
 8010c1e:	687b      	ldr	r3, [r7, #4]
 8010c20:	681b      	ldr	r3, [r3, #0]
 8010c22:	461a      	mov	r2, r3
 8010c24:	4b45      	ldr	r3, [pc, #276]	@ (8010d3c <HAL_DMA_Init+0x13c>)
 8010c26:	4413      	add	r3, r2
 8010c28:	4a45      	ldr	r2, [pc, #276]	@ (8010d40 <HAL_DMA_Init+0x140>)
 8010c2a:	fba2 2303 	umull	r2, r3, r2, r3
 8010c2e:	091b      	lsrs	r3, r3, #4
 8010c30:	009a      	lsls	r2, r3, #2
 8010c32:	687b      	ldr	r3, [r7, #4]
 8010c34:	645a      	str	r2, [r3, #68]	@ 0x44
    hdma->DmaBaseAddress = DMA1;
 8010c36:	687b      	ldr	r3, [r7, #4]
 8010c38:	4a42      	ldr	r2, [pc, #264]	@ (8010d44 <HAL_DMA_Init+0x144>)
 8010c3a:	641a      	str	r2, [r3, #64]	@ 0x40
 8010c3c:	e00e      	b.n	8010c5c <HAL_DMA_Init+0x5c>
  }
  else
  {
    /* DMA2 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA2_Channel1) / ((uint32_t)DMA2_Channel2 - (uint32_t)DMA2_Channel1)) << 2;
 8010c3e:	687b      	ldr	r3, [r7, #4]
 8010c40:	681b      	ldr	r3, [r3, #0]
 8010c42:	461a      	mov	r2, r3
 8010c44:	4b40      	ldr	r3, [pc, #256]	@ (8010d48 <HAL_DMA_Init+0x148>)
 8010c46:	4413      	add	r3, r2
 8010c48:	4a3d      	ldr	r2, [pc, #244]	@ (8010d40 <HAL_DMA_Init+0x140>)
 8010c4a:	fba2 2303 	umull	r2, r3, r2, r3
 8010c4e:	091b      	lsrs	r3, r3, #4
 8010c50:	009a      	lsls	r2, r3, #2
 8010c52:	687b      	ldr	r3, [r7, #4]
 8010c54:	645a      	str	r2, [r3, #68]	@ 0x44
    hdma->DmaBaseAddress = DMA2;
 8010c56:	687b      	ldr	r3, [r7, #4]
 8010c58:	4a3c      	ldr	r2, [pc, #240]	@ (8010d4c <HAL_DMA_Init+0x14c>)
 8010c5a:	641a      	str	r2, [r3, #64]	@ 0x40
  }

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8010c5c:	687b      	ldr	r3, [r7, #4]
 8010c5e:	2202      	movs	r2, #2
 8010c60:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

  /* Get the CR register value */
  tmp = hdma->Instance->CCR;
 8010c64:	687b      	ldr	r3, [r7, #4]
 8010c66:	681b      	ldr	r3, [r3, #0]
 8010c68:	681b      	ldr	r3, [r3, #0]
 8010c6a:	60fb      	str	r3, [r7, #12]

  /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR and MEM2MEM bits */
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  |
 8010c6c:	68fb      	ldr	r3, [r7, #12]
 8010c6e:	f423 43ff 	bic.w	r3, r3, #32640	@ 0x7f80
 8010c72:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8010c76:	60fb      	str	r3, [r7, #12]
                      DMA_CCR_MINC  | DMA_CCR_PINC   | DMA_CCR_CIRC   |
                      DMA_CCR_DIR   | DMA_CCR_MEM2MEM));

  /* Prepare the DMA Channel configuration */
  tmp |=  hdma->Init.Direction        |
 8010c78:	687b      	ldr	r3, [r7, #4]
 8010c7a:	689a      	ldr	r2, [r3, #8]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8010c7c:	687b      	ldr	r3, [r7, #4]
 8010c7e:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Direction        |
 8010c80:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8010c82:	687b      	ldr	r3, [r7, #4]
 8010c84:	691b      	ldr	r3, [r3, #16]
 8010c86:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8010c88:	687b      	ldr	r3, [r7, #4]
 8010c8a:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8010c8c:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8010c8e:	687b      	ldr	r3, [r7, #4]
 8010c90:	699b      	ldr	r3, [r3, #24]
 8010c92:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8010c94:	687b      	ldr	r3, [r7, #4]
 8010c96:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8010c98:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8010c9a:	687b      	ldr	r3, [r7, #4]
 8010c9c:	6a1b      	ldr	r3, [r3, #32]
 8010c9e:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Direction        |
 8010ca0:	68fa      	ldr	r2, [r7, #12]
 8010ca2:	4313      	orrs	r3, r2
 8010ca4:	60fb      	str	r3, [r7, #12]

  /* Write to DMA Channel CR register */
  hdma->Instance->CCR = tmp;
 8010ca6:	687b      	ldr	r3, [r7, #4]
 8010ca8:	681b      	ldr	r3, [r3, #0]
 8010caa:	68fa      	ldr	r2, [r7, #12]
 8010cac:	601a      	str	r2, [r3, #0]

  /* Initialize parameters for DMAMUX channel :
     DMAmuxChannel, DMAmuxChannelStatus and DMAmuxChannelStatusMask
  */
  DMA_CalcDMAMUXChannelBaseAndMask(hdma);
 8010cae:	6878      	ldr	r0, [r7, #4]
 8010cb0:	f000 f9be 	bl	8011030 <DMA_CalcDMAMUXChannelBaseAndMask>

  if (hdma->Init.Direction == DMA_MEMORY_TO_MEMORY)
 8010cb4:	687b      	ldr	r3, [r7, #4]
 8010cb6:	689b      	ldr	r3, [r3, #8]
 8010cb8:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8010cbc:	d102      	bne.n	8010cc4 <HAL_DMA_Init+0xc4>
  {
    /* if memory to memory force the request to 0*/
    hdma->Init.Request = DMA_REQUEST_MEM2MEM;
 8010cbe:	687b      	ldr	r3, [r7, #4]
 8010cc0:	2200      	movs	r2, #0
 8010cc2:	605a      	str	r2, [r3, #4]
  }

  /* Set peripheral request  to DMAMUX channel */
  hdma->DMAmuxChannel->CCR = (hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID);
 8010cc4:	687b      	ldr	r3, [r7, #4]
 8010cc6:	685a      	ldr	r2, [r3, #4]
 8010cc8:	687b      	ldr	r3, [r7, #4]
 8010cca:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8010ccc:	b2d2      	uxtb	r2, r2
 8010cce:	601a      	str	r2, [r3, #0]

  /* Clear the DMAMUX synchro overrun flag */
  hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8010cd0:	687b      	ldr	r3, [r7, #4]
 8010cd2:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8010cd4:	687a      	ldr	r2, [r7, #4]
 8010cd6:	6d12      	ldr	r2, [r2, #80]	@ 0x50
 8010cd8:	605a      	str	r2, [r3, #4]

  if (((hdma->Init.Request >  0U) && (hdma->Init.Request <= DMA_REQUEST_GENERATOR3)))
 8010cda:	687b      	ldr	r3, [r7, #4]
 8010cdc:	685b      	ldr	r3, [r3, #4]
 8010cde:	2b00      	cmp	r3, #0
 8010ce0:	d010      	beq.n	8010d04 <HAL_DMA_Init+0x104>
 8010ce2:	687b      	ldr	r3, [r7, #4]
 8010ce4:	685b      	ldr	r3, [r3, #4]
 8010ce6:	2b04      	cmp	r3, #4
 8010ce8:	d80c      	bhi.n	8010d04 <HAL_DMA_Init+0x104>
  {
    /* Initialize parameters for DMAMUX request generator :
       DMAmuxRequestGen, DMAmuxRequestGenStatus and DMAmuxRequestGenStatusMask
    */
    DMA_CalcDMAMUXRequestGenBaseAndMask(hdma);
 8010cea:	6878      	ldr	r0, [r7, #4]
 8010cec:	f000 f9de 	bl	80110ac <DMA_CalcDMAMUXRequestGenBaseAndMask>

    /* Reset the DMAMUX request generator register*/
    hdma->DMAmuxRequestGen->RGCR = 0U;
 8010cf0:	687b      	ldr	r3, [r7, #4]
 8010cf2:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8010cf4:	2200      	movs	r2, #0
 8010cf6:	601a      	str	r2, [r3, #0]

    /* Clear the DMAMUX request generator overrun flag */
    hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8010cf8:	687b      	ldr	r3, [r7, #4]
 8010cfa:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8010cfc:	687a      	ldr	r2, [r7, #4]
 8010cfe:	6dd2      	ldr	r2, [r2, #92]	@ 0x5c
 8010d00:	605a      	str	r2, [r3, #4]
 8010d02:	e008      	b.n	8010d16 <HAL_DMA_Init+0x116>
  }
  else
  {
    hdma->DMAmuxRequestGen = 0U;
 8010d04:	687b      	ldr	r3, [r7, #4]
 8010d06:	2200      	movs	r2, #0
 8010d08:	655a      	str	r2, [r3, #84]	@ 0x54
    hdma->DMAmuxRequestGenStatus = 0U;
 8010d0a:	687b      	ldr	r3, [r7, #4]
 8010d0c:	2200      	movs	r2, #0
 8010d0e:	659a      	str	r2, [r3, #88]	@ 0x58
    hdma->DMAmuxRequestGenStatusMask = 0U;
 8010d10:	687b      	ldr	r3, [r7, #4]
 8010d12:	2200      	movs	r2, #0
 8010d14:	65da      	str	r2, [r3, #92]	@ 0x5c
  }

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8010d16:	687b      	ldr	r3, [r7, #4]
 8010d18:	2200      	movs	r2, #0
 8010d1a:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Initialize the DMA state*/
  hdma->State  = HAL_DMA_STATE_READY;
 8010d1c:	687b      	ldr	r3, [r7, #4]
 8010d1e:	2201      	movs	r2, #1
 8010d20:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

  /* Allocate lock resource and initialize it */
  hdma->Lock = HAL_UNLOCKED;
 8010d24:	687b      	ldr	r3, [r7, #4]
 8010d26:	2200      	movs	r2, #0
 8010d28:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

  return HAL_OK;
 8010d2c:	2300      	movs	r3, #0
}
 8010d2e:	4618      	mov	r0, r3
 8010d30:	3710      	adds	r7, #16
 8010d32:	46bd      	mov	sp, r7
 8010d34:	bd80      	pop	{r7, pc}
 8010d36:	bf00      	nop
 8010d38:	40020407 	.word	0x40020407
 8010d3c:	bffdfff8 	.word	0xbffdfff8
 8010d40:	cccccccd 	.word	0xcccccccd
 8010d44:	40020000 	.word	0x40020000
 8010d48:	bffdfbf8 	.word	0xbffdfbf8
 8010d4c:	40020400 	.word	0x40020400

08010d50 <HAL_DMA_Abort>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
    * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8010d50:	b480      	push	{r7}
 8010d52:	b085      	sub	sp, #20
 8010d54:	af00      	add	r7, sp, #0
 8010d56:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8010d58:	2300      	movs	r3, #0
 8010d5a:	73fb      	strb	r3, [r7, #15]

  if(hdma->State != HAL_DMA_STATE_BUSY)
 8010d5c:	687b      	ldr	r3, [r7, #4]
 8010d5e:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 8010d62:	b2db      	uxtb	r3, r3
 8010d64:	2b02      	cmp	r3, #2
 8010d66:	d005      	beq.n	8010d74 <HAL_DMA_Abort+0x24>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8010d68:	687b      	ldr	r3, [r7, #4]
 8010d6a:	2204      	movs	r2, #4
 8010d6c:	63da      	str	r2, [r3, #60]	@ 0x3c

    status = HAL_ERROR;
 8010d6e:	2301      	movs	r3, #1
 8010d70:	73fb      	strb	r3, [r7, #15]
 8010d72:	e037      	b.n	8010de4 <HAL_DMA_Abort+0x94>
  }
  else
  {
     /* Disable DMA IT */
     __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8010d74:	687b      	ldr	r3, [r7, #4]
 8010d76:	681b      	ldr	r3, [r3, #0]
 8010d78:	681a      	ldr	r2, [r3, #0]
 8010d7a:	687b      	ldr	r3, [r7, #4]
 8010d7c:	681b      	ldr	r3, [r3, #0]
 8010d7e:	f022 020e 	bic.w	r2, r2, #14
 8010d82:	601a      	str	r2, [r3, #0]
     
     /* disable the DMAMUX sync overrun IT*/
     hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 8010d84:	687b      	ldr	r3, [r7, #4]
 8010d86:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8010d88:	681a      	ldr	r2, [r3, #0]
 8010d8a:	687b      	ldr	r3, [r7, #4]
 8010d8c:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8010d8e:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8010d92:	601a      	str	r2, [r3, #0]
     
     /* Disable the channel */
     __HAL_DMA_DISABLE(hdma);
 8010d94:	687b      	ldr	r3, [r7, #4]
 8010d96:	681b      	ldr	r3, [r3, #0]
 8010d98:	681a      	ldr	r2, [r3, #0]
 8010d9a:	687b      	ldr	r3, [r7, #4]
 8010d9c:	681b      	ldr	r3, [r3, #0]
 8010d9e:	f022 0201 	bic.w	r2, r2, #1
 8010da2:	601a      	str	r2, [r3, #0]
     
     /* Clear all flags */
     hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1FU));
 8010da4:	687b      	ldr	r3, [r7, #4]
 8010da6:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8010da8:	f003 021f 	and.w	r2, r3, #31
 8010dac:	687b      	ldr	r3, [r7, #4]
 8010dae:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8010db0:	2101      	movs	r1, #1
 8010db2:	fa01 f202 	lsl.w	r2, r1, r2
 8010db6:	605a      	str	r2, [r3, #4]
     
     /* Clear the DMAMUX synchro overrun flag */
     hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8010db8:	687b      	ldr	r3, [r7, #4]
 8010dba:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8010dbc:	687a      	ldr	r2, [r7, #4]
 8010dbe:	6d12      	ldr	r2, [r2, #80]	@ 0x50
 8010dc0:	605a      	str	r2, [r3, #4]
     
     if (hdma->DMAmuxRequestGen != 0U)
 8010dc2:	687b      	ldr	r3, [r7, #4]
 8010dc4:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8010dc6:	2b00      	cmp	r3, #0
 8010dc8:	d00c      	beq.n	8010de4 <HAL_DMA_Abort+0x94>
     {
       /* if using DMAMUX request generator, disable the DMAMUX request generator overrun IT*/
       /* disable the request gen overrun IT*/
       hdma->DMAmuxRequestGen->RGCR &= ~DMAMUX_RGxCR_OIE;
 8010dca:	687b      	ldr	r3, [r7, #4]
 8010dcc:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8010dce:	681a      	ldr	r2, [r3, #0]
 8010dd0:	687b      	ldr	r3, [r7, #4]
 8010dd2:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8010dd4:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8010dd8:	601a      	str	r2, [r3, #0]
     
       /* Clear the DMAMUX request generator overrun flag */
       hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8010dda:	687b      	ldr	r3, [r7, #4]
 8010ddc:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8010dde:	687a      	ldr	r2, [r7, #4]
 8010de0:	6dd2      	ldr	r2, [r2, #92]	@ 0x5c
 8010de2:	605a      	str	r2, [r3, #4]
     }
  }  
  /* Change the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 8010de4:	687b      	ldr	r3, [r7, #4]
 8010de6:	2201      	movs	r2, #1
 8010de8:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

  /* Process Unlocked */
  __HAL_UNLOCK(hdma);
 8010dec:	687b      	ldr	r3, [r7, #4]
 8010dee:	2200      	movs	r2, #0
 8010df0:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

  return status;
 8010df4:	7bfb      	ldrb	r3, [r7, #15]
}
 8010df6:	4618      	mov	r0, r3
 8010df8:	3714      	adds	r7, #20
 8010dfa:	46bd      	mov	sp, r7
 8010dfc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010e00:	4770      	bx	lr

08010e02 <HAL_DMA_Abort_IT>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *              the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8010e02:	b580      	push	{r7, lr}
 8010e04:	b084      	sub	sp, #16
 8010e06:	af00      	add	r7, sp, #0
 8010e08:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8010e0a:	2300      	movs	r3, #0
 8010e0c:	73fb      	strb	r3, [r7, #15]

  if (HAL_DMA_STATE_BUSY != hdma->State)
 8010e0e:	687b      	ldr	r3, [r7, #4]
 8010e10:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 8010e14:	b2db      	uxtb	r3, r3
 8010e16:	2b02      	cmp	r3, #2
 8010e18:	d00d      	beq.n	8010e36 <HAL_DMA_Abort_IT+0x34>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8010e1a:	687b      	ldr	r3, [r7, #4]
 8010e1c:	2204      	movs	r2, #4
 8010e1e:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8010e20:	687b      	ldr	r3, [r7, #4]
 8010e22:	2201      	movs	r2, #1
 8010e24:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8010e28:	687b      	ldr	r3, [r7, #4]
 8010e2a:	2200      	movs	r2, #0
 8010e2c:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    status = HAL_ERROR;
 8010e30:	2301      	movs	r3, #1
 8010e32:	73fb      	strb	r3, [r7, #15]
 8010e34:	e047      	b.n	8010ec6 <HAL_DMA_Abort_IT+0xc4>
  }
  else
  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8010e36:	687b      	ldr	r3, [r7, #4]
 8010e38:	681b      	ldr	r3, [r3, #0]
 8010e3a:	681a      	ldr	r2, [r3, #0]
 8010e3c:	687b      	ldr	r3, [r7, #4]
 8010e3e:	681b      	ldr	r3, [r3, #0]
 8010e40:	f022 020e 	bic.w	r2, r2, #14
 8010e44:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 8010e46:	687b      	ldr	r3, [r7, #4]
 8010e48:	681b      	ldr	r3, [r3, #0]
 8010e4a:	681a      	ldr	r2, [r3, #0]
 8010e4c:	687b      	ldr	r3, [r7, #4]
 8010e4e:	681b      	ldr	r3, [r3, #0]
 8010e50:	f022 0201 	bic.w	r2, r2, #1
 8010e54:	601a      	str	r2, [r3, #0]

    /* disable the DMAMUX sync overrun IT*/
    hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 8010e56:	687b      	ldr	r3, [r7, #4]
 8010e58:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8010e5a:	681a      	ldr	r2, [r3, #0]
 8010e5c:	687b      	ldr	r3, [r7, #4]
 8010e5e:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8010e60:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8010e64:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1FU));
 8010e66:	687b      	ldr	r3, [r7, #4]
 8010e68:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8010e6a:	f003 021f 	and.w	r2, r3, #31
 8010e6e:	687b      	ldr	r3, [r7, #4]
 8010e70:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8010e72:	2101      	movs	r1, #1
 8010e74:	fa01 f202 	lsl.w	r2, r1, r2
 8010e78:	605a      	str	r2, [r3, #4]

    /* Clear the DMAMUX synchro overrun flag */
    hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8010e7a:	687b      	ldr	r3, [r7, #4]
 8010e7c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8010e7e:	687a      	ldr	r2, [r7, #4]
 8010e80:	6d12      	ldr	r2, [r2, #80]	@ 0x50
 8010e82:	605a      	str	r2, [r3, #4]

    if (hdma->DMAmuxRequestGen != 0U)
 8010e84:	687b      	ldr	r3, [r7, #4]
 8010e86:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8010e88:	2b00      	cmp	r3, #0
 8010e8a:	d00c      	beq.n	8010ea6 <HAL_DMA_Abort_IT+0xa4>
    {
      /* if using DMAMUX request generator, disable the DMAMUX request generator overrun IT*/
      /* disable the request gen overrun IT*/
      hdma->DMAmuxRequestGen->RGCR &= ~DMAMUX_RGxCR_OIE;
 8010e8c:	687b      	ldr	r3, [r7, #4]
 8010e8e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8010e90:	681a      	ldr	r2, [r3, #0]
 8010e92:	687b      	ldr	r3, [r7, #4]
 8010e94:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8010e96:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8010e9a:	601a      	str	r2, [r3, #0]

      /* Clear the DMAMUX request generator overrun flag */
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8010e9c:	687b      	ldr	r3, [r7, #4]
 8010e9e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8010ea0:	687a      	ldr	r2, [r7, #4]
 8010ea2:	6dd2      	ldr	r2, [r2, #92]	@ 0x5c
 8010ea4:	605a      	str	r2, [r3, #4]
    }

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8010ea6:	687b      	ldr	r3, [r7, #4]
 8010ea8:	2201      	movs	r2, #1
 8010eaa:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8010eae:	687b      	ldr	r3, [r7, #4]
 8010eb0:	2200      	movs	r2, #0
 8010eb2:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    /* Call User Abort callback */
    if (hdma->XferAbortCallback != NULL)
 8010eb6:	687b      	ldr	r3, [r7, #4]
 8010eb8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8010eba:	2b00      	cmp	r3, #0
 8010ebc:	d003      	beq.n	8010ec6 <HAL_DMA_Abort_IT+0xc4>
    {
      hdma->XferAbortCallback(hdma);
 8010ebe:	687b      	ldr	r3, [r7, #4]
 8010ec0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8010ec2:	6878      	ldr	r0, [r7, #4]
 8010ec4:	4798      	blx	r3
    }
  }
  return status;
 8010ec6:	7bfb      	ldrb	r3, [r7, #15]
}
 8010ec8:	4618      	mov	r0, r3
 8010eca:	3710      	adds	r7, #16
 8010ecc:	46bd      	mov	sp, r7
 8010ece:	bd80      	pop	{r7, pc}

08010ed0 <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8010ed0:	b580      	push	{r7, lr}
 8010ed2:	b084      	sub	sp, #16
 8010ed4:	af00      	add	r7, sp, #0
 8010ed6:	6078      	str	r0, [r7, #4]
  uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 8010ed8:	687b      	ldr	r3, [r7, #4]
 8010eda:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8010edc:	681b      	ldr	r3, [r3, #0]
 8010ede:	60fb      	str	r3, [r7, #12]
  uint32_t source_it = hdma->Instance->CCR;
 8010ee0:	687b      	ldr	r3, [r7, #4]
 8010ee2:	681b      	ldr	r3, [r3, #0]
 8010ee4:	681b      	ldr	r3, [r3, #0]
 8010ee6:	60bb      	str	r3, [r7, #8]

  /* Half Transfer Complete Interrupt management ******************************/
  if ((0U != (flag_it & ((uint32_t)DMA_FLAG_HT1 << (hdma->ChannelIndex & 0x1FU)))) && (0U != (source_it & DMA_IT_HT)))
 8010ee8:	687b      	ldr	r3, [r7, #4]
 8010eea:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8010eec:	f003 031f 	and.w	r3, r3, #31
 8010ef0:	2204      	movs	r2, #4
 8010ef2:	409a      	lsls	r2, r3
 8010ef4:	68fb      	ldr	r3, [r7, #12]
 8010ef6:	4013      	ands	r3, r2
 8010ef8:	2b00      	cmp	r3, #0
 8010efa:	d026      	beq.n	8010f4a <HAL_DMA_IRQHandler+0x7a>
 8010efc:	68bb      	ldr	r3, [r7, #8]
 8010efe:	f003 0304 	and.w	r3, r3, #4
 8010f02:	2b00      	cmp	r3, #0
 8010f04:	d021      	beq.n	8010f4a <HAL_DMA_IRQHandler+0x7a>
  {
    /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
    if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8010f06:	687b      	ldr	r3, [r7, #4]
 8010f08:	681b      	ldr	r3, [r3, #0]
 8010f0a:	681b      	ldr	r3, [r3, #0]
 8010f0c:	f003 0320 	and.w	r3, r3, #32
 8010f10:	2b00      	cmp	r3, #0
 8010f12:	d107      	bne.n	8010f24 <HAL_DMA_IRQHandler+0x54>
    {
      /* Disable the half transfer interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8010f14:	687b      	ldr	r3, [r7, #4]
 8010f16:	681b      	ldr	r3, [r3, #0]
 8010f18:	681a      	ldr	r2, [r3, #0]
 8010f1a:	687b      	ldr	r3, [r7, #4]
 8010f1c:	681b      	ldr	r3, [r3, #0]
 8010f1e:	f022 0204 	bic.w	r2, r2, #4
 8010f22:	601a      	str	r2, [r3, #0]
    }
    /* Clear the half transfer complete flag */
    hdma->DmaBaseAddress->IFCR = ((uint32_t)DMA_ISR_HTIF1 << (hdma->ChannelIndex & 0x1FU));
 8010f24:	687b      	ldr	r3, [r7, #4]
 8010f26:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8010f28:	f003 021f 	and.w	r2, r3, #31
 8010f2c:	687b      	ldr	r3, [r7, #4]
 8010f2e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8010f30:	2104      	movs	r1, #4
 8010f32:	fa01 f202 	lsl.w	r2, r1, r2
 8010f36:	605a      	str	r2, [r3, #4]

    /* DMA peripheral state is not updated in Half Transfer */
    /* but in Transfer Complete case */

    if (hdma->XferHalfCpltCallback != NULL)
 8010f38:	687b      	ldr	r3, [r7, #4]
 8010f3a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8010f3c:	2b00      	cmp	r3, #0
 8010f3e:	d071      	beq.n	8011024 <HAL_DMA_IRQHandler+0x154>
    {
      /* Half transfer callback */
      hdma->XferHalfCpltCallback(hdma);
 8010f40:	687b      	ldr	r3, [r7, #4]
 8010f42:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8010f44:	6878      	ldr	r0, [r7, #4]
 8010f46:	4798      	blx	r3
    if (hdma->XferHalfCpltCallback != NULL)
 8010f48:	e06c      	b.n	8011024 <HAL_DMA_IRQHandler+0x154>
    }
  }
  /* Transfer Complete Interrupt management ***********************************/
  else if ((0U != (flag_it & ((uint32_t)DMA_FLAG_TC1 << (hdma->ChannelIndex & 0x1FU))))
 8010f4a:	687b      	ldr	r3, [r7, #4]
 8010f4c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8010f4e:	f003 031f 	and.w	r3, r3, #31
 8010f52:	2202      	movs	r2, #2
 8010f54:	409a      	lsls	r2, r3
 8010f56:	68fb      	ldr	r3, [r7, #12]
 8010f58:	4013      	ands	r3, r2
 8010f5a:	2b00      	cmp	r3, #0
 8010f5c:	d02e      	beq.n	8010fbc <HAL_DMA_IRQHandler+0xec>
           && (0U != (source_it & DMA_IT_TC)))
 8010f5e:	68bb      	ldr	r3, [r7, #8]
 8010f60:	f003 0302 	and.w	r3, r3, #2
 8010f64:	2b00      	cmp	r3, #0
 8010f66:	d029      	beq.n	8010fbc <HAL_DMA_IRQHandler+0xec>
  {
    if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8010f68:	687b      	ldr	r3, [r7, #4]
 8010f6a:	681b      	ldr	r3, [r3, #0]
 8010f6c:	681b      	ldr	r3, [r3, #0]
 8010f6e:	f003 0320 	and.w	r3, r3, #32
 8010f72:	2b00      	cmp	r3, #0
 8010f74:	d10b      	bne.n	8010f8e <HAL_DMA_IRQHandler+0xbe>
    {
      /* Disable the transfer complete and error interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);
 8010f76:	687b      	ldr	r3, [r7, #4]
 8010f78:	681b      	ldr	r3, [r3, #0]
 8010f7a:	681a      	ldr	r2, [r3, #0]
 8010f7c:	687b      	ldr	r3, [r7, #4]
 8010f7e:	681b      	ldr	r3, [r3, #0]
 8010f80:	f022 020a 	bic.w	r2, r2, #10
 8010f84:	601a      	str	r2, [r3, #0]

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8010f86:	687b      	ldr	r3, [r7, #4]
 8010f88:	2201      	movs	r2, #1
 8010f8a:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25
    }
    /* Clear the transfer complete flag */
    hdma->DmaBaseAddress->IFCR = ((uint32_t)DMA_ISR_TCIF1 << (hdma->ChannelIndex & 0x1FU));
 8010f8e:	687b      	ldr	r3, [r7, #4]
 8010f90:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8010f92:	f003 021f 	and.w	r2, r3, #31
 8010f96:	687b      	ldr	r3, [r7, #4]
 8010f98:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8010f9a:	2102      	movs	r1, #2
 8010f9c:	fa01 f202 	lsl.w	r2, r1, r2
 8010fa0:	605a      	str	r2, [r3, #4]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8010fa2:	687b      	ldr	r3, [r7, #4]
 8010fa4:	2200      	movs	r2, #0
 8010fa6:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    if (hdma->XferCpltCallback != NULL)
 8010faa:	687b      	ldr	r3, [r7, #4]
 8010fac:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8010fae:	2b00      	cmp	r3, #0
 8010fb0:	d038      	beq.n	8011024 <HAL_DMA_IRQHandler+0x154>
    {
      /* Transfer complete callback */
      hdma->XferCpltCallback(hdma);
 8010fb2:	687b      	ldr	r3, [r7, #4]
 8010fb4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8010fb6:	6878      	ldr	r0, [r7, #4]
 8010fb8:	4798      	blx	r3
    if (hdma->XferCpltCallback != NULL)
 8010fba:	e033      	b.n	8011024 <HAL_DMA_IRQHandler+0x154>
    }
  }
  /* Transfer Error Interrupt management **************************************/
  else if ((0U != (flag_it & ((uint32_t)DMA_FLAG_TE1 << (hdma->ChannelIndex & 0x1FU))))
 8010fbc:	687b      	ldr	r3, [r7, #4]
 8010fbe:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8010fc0:	f003 031f 	and.w	r3, r3, #31
 8010fc4:	2208      	movs	r2, #8
 8010fc6:	409a      	lsls	r2, r3
 8010fc8:	68fb      	ldr	r3, [r7, #12]
 8010fca:	4013      	ands	r3, r2
 8010fcc:	2b00      	cmp	r3, #0
 8010fce:	d02a      	beq.n	8011026 <HAL_DMA_IRQHandler+0x156>
           && (0U != (source_it & DMA_IT_TE)))
 8010fd0:	68bb      	ldr	r3, [r7, #8]
 8010fd2:	f003 0308 	and.w	r3, r3, #8
 8010fd6:	2b00      	cmp	r3, #0
 8010fd8:	d025      	beq.n	8011026 <HAL_DMA_IRQHandler+0x156>
  {
    /* When a DMA transfer error occurs */
    /* A hardware clear of its EN bits is performed */
    /* Disable ALL DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8010fda:	687b      	ldr	r3, [r7, #4]
 8010fdc:	681b      	ldr	r3, [r3, #0]
 8010fde:	681a      	ldr	r2, [r3, #0]
 8010fe0:	687b      	ldr	r3, [r7, #4]
 8010fe2:	681b      	ldr	r3, [r3, #0]
 8010fe4:	f022 020e 	bic.w	r2, r2, #14
 8010fe8:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = ((uint32_t)DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1FU));
 8010fea:	687b      	ldr	r3, [r7, #4]
 8010fec:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8010fee:	f003 021f 	and.w	r2, r3, #31
 8010ff2:	687b      	ldr	r3, [r7, #4]
 8010ff4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8010ff6:	2101      	movs	r1, #1
 8010ff8:	fa01 f202 	lsl.w	r2, r1, r2
 8010ffc:	605a      	str	r2, [r3, #4]

    /* Update error code */
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 8010ffe:	687b      	ldr	r3, [r7, #4]
 8011000:	2201      	movs	r2, #1
 8011002:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8011004:	687b      	ldr	r3, [r7, #4]
 8011006:	2201      	movs	r2, #1
 8011008:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 801100c:	687b      	ldr	r3, [r7, #4]
 801100e:	2200      	movs	r2, #0
 8011010:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    if (hdma->XferErrorCallback != NULL)
 8011014:	687b      	ldr	r3, [r7, #4]
 8011016:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8011018:	2b00      	cmp	r3, #0
 801101a:	d004      	beq.n	8011026 <HAL_DMA_IRQHandler+0x156>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 801101c:	687b      	ldr	r3, [r7, #4]
 801101e:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8011020:	6878      	ldr	r0, [r7, #4]
 8011022:	4798      	blx	r3
  }
  else
  {
    /* Nothing To Do */
  }
  return;
 8011024:	bf00      	nop
 8011026:	bf00      	nop
}
 8011028:	3710      	adds	r7, #16
 801102a:	46bd      	mov	sp, r7
 801102c:	bd80      	pop	{r7, pc}
	...

08011030 <DMA_CalcDMAMUXChannelBaseAndMask>:
  * @param  hdma        pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream.
  * @retval None
  */
static void DMA_CalcDMAMUXChannelBaseAndMask(DMA_HandleTypeDef *hdma)
{
 8011030:	b480      	push	{r7}
 8011032:	b087      	sub	sp, #28
 8011034:	af00      	add	r7, sp, #0
 8011036:	6078      	str	r0, [r7, #4]
  uint32_t dmamux_base_addr;
  uint32_t channel_number;
  DMAMUX_Channel_TypeDef *DMAMUX1_ChannelBase;

  /* check if instance is not outside the DMA channel range */
  if ((uint32_t)hdma->Instance < (uint32_t)DMA2_Channel1)
 8011038:	687b      	ldr	r3, [r7, #4]
 801103a:	681b      	ldr	r3, [r3, #0]
 801103c:	461a      	mov	r2, r3
 801103e:	4b16      	ldr	r3, [pc, #88]	@ (8011098 <DMA_CalcDMAMUXChannelBaseAndMask+0x68>)
 8011040:	429a      	cmp	r2, r3
 8011042:	d802      	bhi.n	801104a <DMA_CalcDMAMUXChannelBaseAndMask+0x1a>
  {
    /* DMA1 */
    DMAMUX1_ChannelBase = DMAMUX1_Channel0;
 8011044:	4b15      	ldr	r3, [pc, #84]	@ (801109c <DMA_CalcDMAMUXChannelBaseAndMask+0x6c>)
 8011046:	617b      	str	r3, [r7, #20]
 8011048:	e001      	b.n	801104e <DMA_CalcDMAMUXChannelBaseAndMask+0x1e>
  }
  else
  {
    /* DMA2 */
#if defined (STM32G471xx) || defined (STM32G473xx) || defined (STM32G474xx) || defined (STM32G483xx) || defined (STM32G484xx) || defined (STM32G491xx) || defined (STM32G4A1xx)
    DMAMUX1_ChannelBase = DMAMUX1_Channel8;
 801104a:	4b15      	ldr	r3, [pc, #84]	@ (80110a0 <DMA_CalcDMAMUXChannelBaseAndMask+0x70>)
 801104c:	617b      	str	r3, [r7, #20]
    DMAMUX1_ChannelBase = DMAMUX1_Channel6;
#else
    DMAMUX1_ChannelBase = DMAMUX1_Channel7;
#endif /* STM32G4x1xx) */
  }
  dmamux_base_addr = (uint32_t)DMAMUX1_ChannelBase;
 801104e:	697b      	ldr	r3, [r7, #20]
 8011050:	613b      	str	r3, [r7, #16]
  channel_number = (((uint32_t)hdma->Instance & 0xFFU) - 8U) / 20U;
 8011052:	687b      	ldr	r3, [r7, #4]
 8011054:	681b      	ldr	r3, [r3, #0]
 8011056:	b2db      	uxtb	r3, r3
 8011058:	3b08      	subs	r3, #8
 801105a:	4a12      	ldr	r2, [pc, #72]	@ (80110a4 <DMA_CalcDMAMUXChannelBaseAndMask+0x74>)
 801105c:	fba2 2303 	umull	r2, r3, r2, r3
 8011060:	091b      	lsrs	r3, r3, #4
 8011062:	60fb      	str	r3, [r7, #12]
  hdma->DMAmuxChannel = (DMAMUX_Channel_TypeDef *)(uint32_t)(dmamux_base_addr + ((hdma->ChannelIndex >> 2U) * ((uint32_t)DMAMUX1_Channel1 - (uint32_t)DMAMUX1_Channel0)));
 8011064:	687b      	ldr	r3, [r7, #4]
 8011066:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8011068:	089b      	lsrs	r3, r3, #2
 801106a:	009a      	lsls	r2, r3, #2
 801106c:	693b      	ldr	r3, [r7, #16]
 801106e:	4413      	add	r3, r2
 8011070:	461a      	mov	r2, r3
 8011072:	687b      	ldr	r3, [r7, #4]
 8011074:	649a      	str	r2, [r3, #72]	@ 0x48
  hdma->DMAmuxChannelStatus = DMAMUX1_ChannelStatus;
 8011076:	687b      	ldr	r3, [r7, #4]
 8011078:	4a0b      	ldr	r2, [pc, #44]	@ (80110a8 <DMA_CalcDMAMUXChannelBaseAndMask+0x78>)
 801107a:	64da      	str	r2, [r3, #76]	@ 0x4c
  hdma->DMAmuxChannelStatusMask = 1UL << (channel_number & 0x1FU);
 801107c:	68fb      	ldr	r3, [r7, #12]
 801107e:	f003 031f 	and.w	r3, r3, #31
 8011082:	2201      	movs	r2, #1
 8011084:	409a      	lsls	r2, r3
 8011086:	687b      	ldr	r3, [r7, #4]
 8011088:	651a      	str	r2, [r3, #80]	@ 0x50
}
 801108a:	bf00      	nop
 801108c:	371c      	adds	r7, #28
 801108e:	46bd      	mov	sp, r7
 8011090:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011094:	4770      	bx	lr
 8011096:	bf00      	nop
 8011098:	40020407 	.word	0x40020407
 801109c:	40020800 	.word	0x40020800
 80110a0:	40020820 	.word	0x40020820
 80110a4:	cccccccd 	.word	0xcccccccd
 80110a8:	40020880 	.word	0x40020880

080110ac <DMA_CalcDMAMUXRequestGenBaseAndMask>:
  *                     the configuration information for the specified DMA Channel.
  * @retval None
  */

static void DMA_CalcDMAMUXRequestGenBaseAndMask(DMA_HandleTypeDef *hdma)
{
 80110ac:	b480      	push	{r7}
 80110ae:	b085      	sub	sp, #20
 80110b0:	af00      	add	r7, sp, #0
 80110b2:	6078      	str	r0, [r7, #4]
  uint32_t request =  hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID;
 80110b4:	687b      	ldr	r3, [r7, #4]
 80110b6:	685b      	ldr	r3, [r3, #4]
 80110b8:	b2db      	uxtb	r3, r3
 80110ba:	60fb      	str	r3, [r7, #12]

  /* DMA Channels are connected to DMAMUX1 request generator blocks*/
  hdma->DMAmuxRequestGen = (DMAMUX_RequestGen_TypeDef *)((uint32_t)(((uint32_t)DMAMUX1_RequestGenerator0) + ((request - 1U) * 4U)));
 80110bc:	68fa      	ldr	r2, [r7, #12]
 80110be:	4b0b      	ldr	r3, [pc, #44]	@ (80110ec <DMA_CalcDMAMUXRequestGenBaseAndMask+0x40>)
 80110c0:	4413      	add	r3, r2
 80110c2:	009b      	lsls	r3, r3, #2
 80110c4:	461a      	mov	r2, r3
 80110c6:	687b      	ldr	r3, [r7, #4]
 80110c8:	655a      	str	r2, [r3, #84]	@ 0x54

  hdma->DMAmuxRequestGenStatus = DMAMUX1_RequestGenStatus;
 80110ca:	687b      	ldr	r3, [r7, #4]
 80110cc:	4a08      	ldr	r2, [pc, #32]	@ (80110f0 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x44>)
 80110ce:	659a      	str	r2, [r3, #88]	@ 0x58

  hdma->DMAmuxRequestGenStatusMask = 1UL << ((request - 1U) & 0x1FU);
 80110d0:	68fb      	ldr	r3, [r7, #12]
 80110d2:	3b01      	subs	r3, #1
 80110d4:	f003 031f 	and.w	r3, r3, #31
 80110d8:	2201      	movs	r2, #1
 80110da:	409a      	lsls	r2, r3
 80110dc:	687b      	ldr	r3, [r7, #4]
 80110de:	65da      	str	r2, [r3, #92]	@ 0x5c
}
 80110e0:	bf00      	nop
 80110e2:	3714      	adds	r7, #20
 80110e4:	46bd      	mov	sp, r7
 80110e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80110ea:	4770      	bx	lr
 80110ec:	1000823f 	.word	0x1000823f
 80110f0:	40020940 	.word	0x40020940

080110f4 <HAL_FLASH_Program>:
  *         are stored the data for the row fast program.
  *
  * @retval HAL_Status
  */
HAL_StatusTypeDef HAL_FLASH_Program(uint32_t TypeProgram, uint32_t Address, uint64_t Data)
{
 80110f4:	b580      	push	{r7, lr}
 80110f6:	b086      	sub	sp, #24
 80110f8:	af00      	add	r7, sp, #0
 80110fa:	60f8      	str	r0, [r7, #12]
 80110fc:	60b9      	str	r1, [r7, #8]
 80110fe:	e9c7 2300 	strd	r2, r3, [r7]
  HAL_StatusTypeDef status;
  uint32_t prog_bit = 0;
 8011102:	2300      	movs	r3, #0
 8011104:	613b      	str	r3, [r7, #16]

  /* Check the parameters */
  assert_param(IS_FLASH_TYPEPROGRAM(TypeProgram));

  /* Process Locked */
  __HAL_LOCK(&pFlash);
 8011106:	4b24      	ldr	r3, [pc, #144]	@ (8011198 <HAL_FLASH_Program+0xa4>)
 8011108:	781b      	ldrb	r3, [r3, #0]
 801110a:	2b01      	cmp	r3, #1
 801110c:	d101      	bne.n	8011112 <HAL_FLASH_Program+0x1e>
 801110e:	2302      	movs	r3, #2
 8011110:	e03e      	b.n	8011190 <HAL_FLASH_Program+0x9c>
 8011112:	4b21      	ldr	r3, [pc, #132]	@ (8011198 <HAL_FLASH_Program+0xa4>)
 8011114:	2201      	movs	r2, #1
 8011116:	701a      	strb	r2, [r3, #0]

  /* Wait for last operation to be completed */
  status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 8011118:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 801111c:	f000 f87c 	bl	8011218 <FLASH_WaitForLastOperation>
 8011120:	4603      	mov	r3, r0
 8011122:	75fb      	strb	r3, [r7, #23]

  if (status == HAL_OK)
 8011124:	7dfb      	ldrb	r3, [r7, #23]
 8011126:	2b00      	cmp	r3, #0
 8011128:	d12e      	bne.n	8011188 <HAL_FLASH_Program+0x94>
  {
    pFlash.ErrorCode = HAL_FLASH_ERROR_NONE;
 801112a:	4b1b      	ldr	r3, [pc, #108]	@ (8011198 <HAL_FLASH_Program+0xa4>)
 801112c:	2200      	movs	r2, #0
 801112e:	605a      	str	r2, [r3, #4]

    if (TypeProgram == FLASH_TYPEPROGRAM_DOUBLEWORD)
 8011130:	68fb      	ldr	r3, [r7, #12]
 8011132:	2b00      	cmp	r3, #0
 8011134:	d107      	bne.n	8011146 <HAL_FLASH_Program+0x52>
    {
      /* Program double-word (64-bit) at a specified address */
      FLASH_Program_DoubleWord(Address, Data);
 8011136:	e9d7 2300 	ldrd	r2, r3, [r7]
 801113a:	68b8      	ldr	r0, [r7, #8]
 801113c:	f000 f8be 	bl	80112bc <FLASH_Program_DoubleWord>
      prog_bit = FLASH_CR_PG;
 8011140:	2301      	movs	r3, #1
 8011142:	613b      	str	r3, [r7, #16]
 8011144:	e010      	b.n	8011168 <HAL_FLASH_Program+0x74>
    }
    else if ((TypeProgram == FLASH_TYPEPROGRAM_FAST) || (TypeProgram == FLASH_TYPEPROGRAM_FAST_AND_LAST))
 8011146:	68fb      	ldr	r3, [r7, #12]
 8011148:	2b01      	cmp	r3, #1
 801114a:	d002      	beq.n	8011152 <HAL_FLASH_Program+0x5e>
 801114c:	68fb      	ldr	r3, [r7, #12]
 801114e:	2b02      	cmp	r3, #2
 8011150:	d10a      	bne.n	8011168 <HAL_FLASH_Program+0x74>
    {
      /* Fast program a 32 row double-word (64-bit) at a specified address */
      FLASH_Program_Fast(Address, (uint32_t)Data);
 8011152:	683b      	ldr	r3, [r7, #0]
 8011154:	4619      	mov	r1, r3
 8011156:	68b8      	ldr	r0, [r7, #8]
 8011158:	f000 f8d6 	bl	8011308 <FLASH_Program_Fast>

      /* If it is the last row, the bit will be cleared at the end of the operation */
      if (TypeProgram == FLASH_TYPEPROGRAM_FAST_AND_LAST)
 801115c:	68fb      	ldr	r3, [r7, #12]
 801115e:	2b02      	cmp	r3, #2
 8011160:	d102      	bne.n	8011168 <HAL_FLASH_Program+0x74>
      {
        prog_bit = FLASH_CR_FSTPG;
 8011162:	f44f 2380 	mov.w	r3, #262144	@ 0x40000
 8011166:	613b      	str	r3, [r7, #16]
    {
      /* Nothing to do */
    }

    /* Wait for last operation to be completed */
    status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 8011168:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 801116c:	f000 f854 	bl	8011218 <FLASH_WaitForLastOperation>
 8011170:	4603      	mov	r3, r0
 8011172:	75fb      	strb	r3, [r7, #23]

    /* If the program operation is completed, disable the PG or FSTPG Bit */
    if (prog_bit != 0U)
 8011174:	693b      	ldr	r3, [r7, #16]
 8011176:	2b00      	cmp	r3, #0
 8011178:	d006      	beq.n	8011188 <HAL_FLASH_Program+0x94>
    {
      CLEAR_BIT(FLASH->CR, prog_bit);
 801117a:	4b08      	ldr	r3, [pc, #32]	@ (801119c <HAL_FLASH_Program+0xa8>)
 801117c:	695a      	ldr	r2, [r3, #20]
 801117e:	693b      	ldr	r3, [r7, #16]
 8011180:	43db      	mvns	r3, r3
 8011182:	4906      	ldr	r1, [pc, #24]	@ (801119c <HAL_FLASH_Program+0xa8>)
 8011184:	4013      	ands	r3, r2
 8011186:	614b      	str	r3, [r1, #20]
    }
  }

  /* Process Unlocked */
  __HAL_UNLOCK(&pFlash);
 8011188:	4b03      	ldr	r3, [pc, #12]	@ (8011198 <HAL_FLASH_Program+0xa4>)
 801118a:	2200      	movs	r2, #0
 801118c:	701a      	strb	r2, [r3, #0]

  /* return status */
  return status;
 801118e:	7dfb      	ldrb	r3, [r7, #23]
}
 8011190:	4618      	mov	r0, r3
 8011192:	3718      	adds	r7, #24
 8011194:	46bd      	mov	sp, r7
 8011196:	bd80      	pop	{r7, pc}
 8011198:	2000002c 	.word	0x2000002c
 801119c:	40022000 	.word	0x40022000

080111a0 <HAL_FLASH_Unlock>:
/**
  * @brief  Unlock the FLASH control register access.
  * @retval HAL_Status
  */
HAL_StatusTypeDef HAL_FLASH_Unlock(void)
{
 80111a0:	b480      	push	{r7}
 80111a2:	b083      	sub	sp, #12
 80111a4:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef status = HAL_OK;
 80111a6:	2300      	movs	r3, #0
 80111a8:	71fb      	strb	r3, [r7, #7]

  if (READ_BIT(FLASH->CR, FLASH_CR_LOCK) != 0U)
 80111aa:	4b0b      	ldr	r3, [pc, #44]	@ (80111d8 <HAL_FLASH_Unlock+0x38>)
 80111ac:	695b      	ldr	r3, [r3, #20]
 80111ae:	2b00      	cmp	r3, #0
 80111b0:	da0b      	bge.n	80111ca <HAL_FLASH_Unlock+0x2a>
  {
    /* Authorize the FLASH Registers access */
    WRITE_REG(FLASH->KEYR, FLASH_KEY1);
 80111b2:	4b09      	ldr	r3, [pc, #36]	@ (80111d8 <HAL_FLASH_Unlock+0x38>)
 80111b4:	4a09      	ldr	r2, [pc, #36]	@ (80111dc <HAL_FLASH_Unlock+0x3c>)
 80111b6:	609a      	str	r2, [r3, #8]
    WRITE_REG(FLASH->KEYR, FLASH_KEY2);
 80111b8:	4b07      	ldr	r3, [pc, #28]	@ (80111d8 <HAL_FLASH_Unlock+0x38>)
 80111ba:	4a09      	ldr	r2, [pc, #36]	@ (80111e0 <HAL_FLASH_Unlock+0x40>)
 80111bc:	609a      	str	r2, [r3, #8]

    /* verify Flash is unlocked */
    if (READ_BIT(FLASH->CR, FLASH_CR_LOCK) != 0U)
 80111be:	4b06      	ldr	r3, [pc, #24]	@ (80111d8 <HAL_FLASH_Unlock+0x38>)
 80111c0:	695b      	ldr	r3, [r3, #20]
 80111c2:	2b00      	cmp	r3, #0
 80111c4:	da01      	bge.n	80111ca <HAL_FLASH_Unlock+0x2a>
    {
      status = HAL_ERROR;
 80111c6:	2301      	movs	r3, #1
 80111c8:	71fb      	strb	r3, [r7, #7]
    }
  }

  return status;
 80111ca:	79fb      	ldrb	r3, [r7, #7]
}
 80111cc:	4618      	mov	r0, r3
 80111ce:	370c      	adds	r7, #12
 80111d0:	46bd      	mov	sp, r7
 80111d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80111d6:	4770      	bx	lr
 80111d8:	40022000 	.word	0x40022000
 80111dc:	45670123 	.word	0x45670123
 80111e0:	cdef89ab 	.word	0xcdef89ab

080111e4 <HAL_FLASH_Lock>:
/**
  * @brief  Lock the FLASH control register access.
  * @retval HAL_Status
  */
HAL_StatusTypeDef HAL_FLASH_Lock(void)
{
 80111e4:	b480      	push	{r7}
 80111e6:	b083      	sub	sp, #12
 80111e8:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef status = HAL_ERROR;
 80111ea:	2301      	movs	r3, #1
 80111ec:	71fb      	strb	r3, [r7, #7]

  /* Set the LOCK Bit to lock the FLASH Registers access */
  SET_BIT(FLASH->CR, FLASH_CR_LOCK);
 80111ee:	4b09      	ldr	r3, [pc, #36]	@ (8011214 <HAL_FLASH_Lock+0x30>)
 80111f0:	695b      	ldr	r3, [r3, #20]
 80111f2:	4a08      	ldr	r2, [pc, #32]	@ (8011214 <HAL_FLASH_Lock+0x30>)
 80111f4:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 80111f8:	6153      	str	r3, [r2, #20]

  /* verify Flash is locked */
  if (READ_BIT(FLASH->CR, FLASH_CR_LOCK) != 0U)
 80111fa:	4b06      	ldr	r3, [pc, #24]	@ (8011214 <HAL_FLASH_Lock+0x30>)
 80111fc:	695b      	ldr	r3, [r3, #20]
 80111fe:	2b00      	cmp	r3, #0
 8011200:	da01      	bge.n	8011206 <HAL_FLASH_Lock+0x22>
  {
    status = HAL_OK;
 8011202:	2300      	movs	r3, #0
 8011204:	71fb      	strb	r3, [r7, #7]
  }

  return status;
 8011206:	79fb      	ldrb	r3, [r7, #7]
}
 8011208:	4618      	mov	r0, r3
 801120a:	370c      	adds	r7, #12
 801120c:	46bd      	mov	sp, r7
 801120e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011212:	4770      	bx	lr
 8011214:	40022000 	.word	0x40022000

08011218 <FLASH_WaitForLastOperation>:
  * @brief  Wait for a FLASH operation to complete.
  * @param  Timeout maximum flash operation timeout.
  * @retval HAL_Status
  */
HAL_StatusTypeDef FLASH_WaitForLastOperation(uint32_t Timeout)
{
 8011218:	b580      	push	{r7, lr}
 801121a:	b084      	sub	sp, #16
 801121c:	af00      	add	r7, sp, #0
 801121e:	6078      	str	r0, [r7, #4]
  /* Wait for the FLASH operation to complete by polling on BUSY flag to be reset.
     Even if the FLASH operation fails, the BUSY flag will be reset and an error
     flag will be set */

  uint32_t tickstart = HAL_GetTick();
 8011220:	f7fd fce0 	bl	800ebe4 <HAL_GetTick>
 8011224:	60f8      	str	r0, [r7, #12]
  uint32_t error;

  while (__HAL_FLASH_GET_FLAG(FLASH_FLAG_BSY))
 8011226:	e009      	b.n	801123c <FLASH_WaitForLastOperation+0x24>
  {
    if ((HAL_GetTick() - tickstart) > Timeout)
 8011228:	f7fd fcdc 	bl	800ebe4 <HAL_GetTick>
 801122c:	4602      	mov	r2, r0
 801122e:	68fb      	ldr	r3, [r7, #12]
 8011230:	1ad3      	subs	r3, r2, r3
 8011232:	687a      	ldr	r2, [r7, #4]
 8011234:	429a      	cmp	r2, r3
 8011236:	d201      	bcs.n	801123c <FLASH_WaitForLastOperation+0x24>
    {
      return HAL_TIMEOUT;
 8011238:	2303      	movs	r3, #3
 801123a:	e037      	b.n	80112ac <FLASH_WaitForLastOperation+0x94>
  while (__HAL_FLASH_GET_FLAG(FLASH_FLAG_BSY))
 801123c:	4b1d      	ldr	r3, [pc, #116]	@ (80112b4 <FLASH_WaitForLastOperation+0x9c>)
 801123e:	691b      	ldr	r3, [r3, #16]
 8011240:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8011244:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8011248:	d0ee      	beq.n	8011228 <FLASH_WaitForLastOperation+0x10>
    }
  }

  /* Check FLASH operation error flags */
  error = (FLASH->SR & FLASH_FLAG_SR_ERRORS);
 801124a:	4b1a      	ldr	r3, [pc, #104]	@ (80112b4 <FLASH_WaitForLastOperation+0x9c>)
 801124c:	691a      	ldr	r2, [r3, #16]
 801124e:	f24c 33fa 	movw	r3, #50170	@ 0xc3fa
 8011252:	4013      	ands	r3, r2
 8011254:	60bb      	str	r3, [r7, #8]
  if (error != 0u)
 8011256:	68bb      	ldr	r3, [r7, #8]
 8011258:	2b00      	cmp	r3, #0
 801125a:	d01d      	beq.n	8011298 <FLASH_WaitForLastOperation+0x80>
  {
    /* Save the error code */
    pFlash.ErrorCode |= error;
 801125c:	4b16      	ldr	r3, [pc, #88]	@ (80112b8 <FLASH_WaitForLastOperation+0xa0>)
 801125e:	685a      	ldr	r2, [r3, #4]
 8011260:	68bb      	ldr	r3, [r7, #8]
 8011262:	4313      	orrs	r3, r2
 8011264:	4a14      	ldr	r2, [pc, #80]	@ (80112b8 <FLASH_WaitForLastOperation+0xa0>)
 8011266:	6053      	str	r3, [r2, #4]

    /* Clear error programming flags */
    __HAL_FLASH_CLEAR_FLAG(error);
 8011268:	68bb      	ldr	r3, [r7, #8]
 801126a:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 801126e:	d307      	bcc.n	8011280 <FLASH_WaitForLastOperation+0x68>
 8011270:	4b10      	ldr	r3, [pc, #64]	@ (80112b4 <FLASH_WaitForLastOperation+0x9c>)
 8011272:	699a      	ldr	r2, [r3, #24]
 8011274:	68bb      	ldr	r3, [r7, #8]
 8011276:	f003 4340 	and.w	r3, r3, #3221225472	@ 0xc0000000
 801127a:	490e      	ldr	r1, [pc, #56]	@ (80112b4 <FLASH_WaitForLastOperation+0x9c>)
 801127c:	4313      	orrs	r3, r2
 801127e:	618b      	str	r3, [r1, #24]
 8011280:	68bb      	ldr	r3, [r7, #8]
 8011282:	f023 4340 	bic.w	r3, r3, #3221225472	@ 0xc0000000
 8011286:	2b00      	cmp	r3, #0
 8011288:	d004      	beq.n	8011294 <FLASH_WaitForLastOperation+0x7c>
 801128a:	4a0a      	ldr	r2, [pc, #40]	@ (80112b4 <FLASH_WaitForLastOperation+0x9c>)
 801128c:	68bb      	ldr	r3, [r7, #8]
 801128e:	f023 4340 	bic.w	r3, r3, #3221225472	@ 0xc0000000
 8011292:	6113      	str	r3, [r2, #16]

    return HAL_ERROR;
 8011294:	2301      	movs	r3, #1
 8011296:	e009      	b.n	80112ac <FLASH_WaitForLastOperation+0x94>
  }

  /* Check FLASH End of Operation flag  */
  if (__HAL_FLASH_GET_FLAG(FLASH_FLAG_EOP))
 8011298:	4b06      	ldr	r3, [pc, #24]	@ (80112b4 <FLASH_WaitForLastOperation+0x9c>)
 801129a:	691b      	ldr	r3, [r3, #16]
 801129c:	f003 0301 	and.w	r3, r3, #1
 80112a0:	2b01      	cmp	r3, #1
 80112a2:	d102      	bne.n	80112aa <FLASH_WaitForLastOperation+0x92>
  {
    /* Clear FLASH End of Operation pending bit */
    __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_EOP);
 80112a4:	4b03      	ldr	r3, [pc, #12]	@ (80112b4 <FLASH_WaitForLastOperation+0x9c>)
 80112a6:	2201      	movs	r2, #1
 80112a8:	611a      	str	r2, [r3, #16]
  }

  /* If there is an error flag set */
  return HAL_OK;
 80112aa:	2300      	movs	r3, #0
}
 80112ac:	4618      	mov	r0, r3
 80112ae:	3710      	adds	r7, #16
 80112b0:	46bd      	mov	sp, r7
 80112b2:	bd80      	pop	{r7, pc}
 80112b4:	40022000 	.word	0x40022000
 80112b8:	2000002c 	.word	0x2000002c

080112bc <FLASH_Program_DoubleWord>:
  * @param  Address specifies the address to be programmed.
  * @param  Data specifies the data to be programmed.
  * @retval None
  */
static void FLASH_Program_DoubleWord(uint32_t Address, uint64_t Data)
{
 80112bc:	b480      	push	{r7}
 80112be:	b085      	sub	sp, #20
 80112c0:	af00      	add	r7, sp, #0
 80112c2:	60f8      	str	r0, [r7, #12]
 80112c4:	e9c7 2300 	strd	r2, r3, [r7]
  /* Check the parameters */
  assert_param(IS_FLASH_PROGRAM_ADDRESS(Address));

  /* Set PG bit */
  SET_BIT(FLASH->CR, FLASH_CR_PG);
 80112c8:	4b0e      	ldr	r3, [pc, #56]	@ (8011304 <FLASH_Program_DoubleWord+0x48>)
 80112ca:	695b      	ldr	r3, [r3, #20]
 80112cc:	4a0d      	ldr	r2, [pc, #52]	@ (8011304 <FLASH_Program_DoubleWord+0x48>)
 80112ce:	f043 0301 	orr.w	r3, r3, #1
 80112d2:	6153      	str	r3, [r2, #20]

  /* Program first word */
  *(uint32_t *)Address = (uint32_t)Data;
 80112d4:	68fb      	ldr	r3, [r7, #12]
 80112d6:	683a      	ldr	r2, [r7, #0]
 80112d8:	601a      	str	r2, [r3, #0]
  __ASM volatile ("isb 0xF":::"memory");
 80112da:	f3bf 8f6f 	isb	sy
}
 80112de:	bf00      	nop
  /* Barrier to ensure programming is performed in 2 steps, in right order
    (independently of compiler optimization behavior) */
  __ISB();

  /* Program second word */
  *(uint32_t *)(Address + 4U) = (uint32_t)(Data >> 32U);
 80112e0:	e9d7 0100 	ldrd	r0, r1, [r7]
 80112e4:	f04f 0200 	mov.w	r2, #0
 80112e8:	f04f 0300 	mov.w	r3, #0
 80112ec:	000a      	movs	r2, r1
 80112ee:	2300      	movs	r3, #0
 80112f0:	68f9      	ldr	r1, [r7, #12]
 80112f2:	3104      	adds	r1, #4
 80112f4:	4613      	mov	r3, r2
 80112f6:	600b      	str	r3, [r1, #0]
}
 80112f8:	bf00      	nop
 80112fa:	3714      	adds	r7, #20
 80112fc:	46bd      	mov	sp, r7
 80112fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011302:	4770      	bx	lr
 8011304:	40022000 	.word	0x40022000

08011308 <FLASH_Program_Fast>:
  * @param  Address specifies the address to be programmed.
  * @param  DataAddress specifies the address where the data are stored.
  * @retval None
  */
static void FLASH_Program_Fast(uint32_t Address, uint32_t DataAddress)
{
 8011308:	b480      	push	{r7}
 801130a:	b089      	sub	sp, #36	@ 0x24
 801130c:	af00      	add	r7, sp, #0
 801130e:	6078      	str	r0, [r7, #4]
 8011310:	6039      	str	r1, [r7, #0]
  uint8_t row_index = (2 * FLASH_NB_DOUBLE_WORDS_IN_ROW);
 8011312:	2340      	movs	r3, #64	@ 0x40
 8011314:	77fb      	strb	r3, [r7, #31]
  uint32_t *dest_addr = (uint32_t *)Address;
 8011316:	687b      	ldr	r3, [r7, #4]
 8011318:	61bb      	str	r3, [r7, #24]
  uint32_t *src_addr = (uint32_t *)DataAddress;
 801131a:	683b      	ldr	r3, [r7, #0]
 801131c:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_FLASH_MAIN_MEM_ADDRESS(Address));

  /* Set FSTPG bit */
  SET_BIT(FLASH->CR, FLASH_CR_FSTPG);
 801131e:	4b14      	ldr	r3, [pc, #80]	@ (8011370 <FLASH_Program_Fast+0x68>)
 8011320:	695b      	ldr	r3, [r3, #20]
 8011322:	4a13      	ldr	r2, [pc, #76]	@ (8011370 <FLASH_Program_Fast+0x68>)
 8011324:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8011328:	6153      	str	r3, [r2, #20]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 801132a:	f3ef 8310 	mrs	r3, PRIMASK
 801132e:	60fb      	str	r3, [r7, #12]
  return(result);
 8011330:	68fb      	ldr	r3, [r7, #12]

  /* Enter critical section: Disable interrupts to avoid any interruption during the loop */
  primask_bit = __get_PRIMASK();
 8011332:	613b      	str	r3, [r7, #16]
  __ASM volatile ("cpsid i" : : : "memory");
 8011334:	b672      	cpsid	i
}
 8011336:	bf00      	nop
  __disable_irq();

  /* Program the double words of the row */
  do
  {
    *dest_addr = *src_addr;
 8011338:	697b      	ldr	r3, [r7, #20]
 801133a:	681a      	ldr	r2, [r3, #0]
 801133c:	69bb      	ldr	r3, [r7, #24]
 801133e:	601a      	str	r2, [r3, #0]
    dest_addr++;
 8011340:	69bb      	ldr	r3, [r7, #24]
 8011342:	3304      	adds	r3, #4
 8011344:	61bb      	str	r3, [r7, #24]
    src_addr++;
 8011346:	697b      	ldr	r3, [r7, #20]
 8011348:	3304      	adds	r3, #4
 801134a:	617b      	str	r3, [r7, #20]
    row_index--;
 801134c:	7ffb      	ldrb	r3, [r7, #31]
 801134e:	3b01      	subs	r3, #1
 8011350:	77fb      	strb	r3, [r7, #31]
  }
  while (row_index != 0U);
 8011352:	7ffb      	ldrb	r3, [r7, #31]
 8011354:	2b00      	cmp	r3, #0
 8011356:	d1ef      	bne.n	8011338 <FLASH_Program_Fast+0x30>
 8011358:	693b      	ldr	r3, [r7, #16]
 801135a:	60bb      	str	r3, [r7, #8]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 801135c:	68bb      	ldr	r3, [r7, #8]
 801135e:	f383 8810 	msr	PRIMASK, r3
}
 8011362:	bf00      	nop

  /* Exit critical section: restore previous priority mask */
  __set_PRIMASK(primask_bit);
}
 8011364:	bf00      	nop
 8011366:	3724      	adds	r7, #36	@ 0x24
 8011368:	46bd      	mov	sp, r7
 801136a:	f85d 7b04 	ldr.w	r7, [sp], #4
 801136e:	4770      	bx	lr
 8011370:	40022000 	.word	0x40022000

08011374 <HAL_FLASHEx_Erase>:
  *         information on faulty page in case of error (0xFFFFFFFF means that all
  *         the pages have been correctly erased).
  * @retval HAL_Status
  */
HAL_StatusTypeDef HAL_FLASHEx_Erase(FLASH_EraseInitTypeDef *pEraseInit, uint32_t *PageError)
{
 8011374:	b580      	push	{r7, lr}
 8011376:	b084      	sub	sp, #16
 8011378:	af00      	add	r7, sp, #0
 801137a:	6078      	str	r0, [r7, #4]
 801137c:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_FLASH_TYPEERASE(pEraseInit->TypeErase));

  /* Process Locked */
  __HAL_LOCK(&pFlash);
 801137e:	4b48      	ldr	r3, [pc, #288]	@ (80114a0 <HAL_FLASHEx_Erase+0x12c>)
 8011380:	781b      	ldrb	r3, [r3, #0]
 8011382:	2b01      	cmp	r3, #1
 8011384:	d101      	bne.n	801138a <HAL_FLASHEx_Erase+0x16>
 8011386:	2302      	movs	r3, #2
 8011388:	e085      	b.n	8011496 <HAL_FLASHEx_Erase+0x122>
 801138a:	4b45      	ldr	r3, [pc, #276]	@ (80114a0 <HAL_FLASHEx_Erase+0x12c>)
 801138c:	2201      	movs	r2, #1
 801138e:	701a      	strb	r2, [r3, #0]

  /* Wait for last operation to be completed */
  status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 8011390:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 8011394:	f7ff ff40 	bl	8011218 <FLASH_WaitForLastOperation>
 8011398:	4603      	mov	r3, r0
 801139a:	73fb      	strb	r3, [r7, #15]

  if (status == HAL_OK)
 801139c:	7bfb      	ldrb	r3, [r7, #15]
 801139e:	2b00      	cmp	r3, #0
 80113a0:	d175      	bne.n	801148e <HAL_FLASHEx_Erase+0x11a>
  {
    pFlash.ErrorCode = HAL_FLASH_ERROR_NONE;
 80113a2:	4b3f      	ldr	r3, [pc, #252]	@ (80114a0 <HAL_FLASHEx_Erase+0x12c>)
 80113a4:	2200      	movs	r2, #0
 80113a6:	605a      	str	r2, [r3, #4]

    /* Deactivate the cache if they are activated to avoid data misbehavior */
    if (READ_BIT(FLASH->ACR, FLASH_ACR_ICEN) != 0U)
 80113a8:	4b3e      	ldr	r3, [pc, #248]	@ (80114a4 <HAL_FLASHEx_Erase+0x130>)
 80113aa:	681b      	ldr	r3, [r3, #0]
 80113ac:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 80113b0:	2b00      	cmp	r3, #0
 80113b2:	d013      	beq.n	80113dc <HAL_FLASHEx_Erase+0x68>
    {
      if (READ_BIT(FLASH->ACR, FLASH_ACR_DCEN) != 0U)
 80113b4:	4b3b      	ldr	r3, [pc, #236]	@ (80114a4 <HAL_FLASHEx_Erase+0x130>)
 80113b6:	681b      	ldr	r3, [r3, #0]
 80113b8:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80113bc:	2b00      	cmp	r3, #0
 80113be:	d009      	beq.n	80113d4 <HAL_FLASHEx_Erase+0x60>
      {
        /* Disable data cache  */
        __HAL_FLASH_DATA_CACHE_DISABLE();
 80113c0:	4b38      	ldr	r3, [pc, #224]	@ (80114a4 <HAL_FLASHEx_Erase+0x130>)
 80113c2:	681b      	ldr	r3, [r3, #0]
 80113c4:	4a37      	ldr	r2, [pc, #220]	@ (80114a4 <HAL_FLASHEx_Erase+0x130>)
 80113c6:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 80113ca:	6013      	str	r3, [r2, #0]
        pFlash.CacheToReactivate = FLASH_CACHE_ICACHE_DCACHE_ENABLED;
 80113cc:	4b34      	ldr	r3, [pc, #208]	@ (80114a0 <HAL_FLASHEx_Erase+0x12c>)
 80113ce:	2203      	movs	r2, #3
 80113d0:	771a      	strb	r2, [r3, #28]
 80113d2:	e016      	b.n	8011402 <HAL_FLASHEx_Erase+0x8e>
      }
      else
      {
        pFlash.CacheToReactivate = FLASH_CACHE_ICACHE_ENABLED;
 80113d4:	4b32      	ldr	r3, [pc, #200]	@ (80114a0 <HAL_FLASHEx_Erase+0x12c>)
 80113d6:	2201      	movs	r2, #1
 80113d8:	771a      	strb	r2, [r3, #28]
 80113da:	e012      	b.n	8011402 <HAL_FLASHEx_Erase+0x8e>
      }
    }
    else if (READ_BIT(FLASH->ACR, FLASH_ACR_DCEN) != 0U)
 80113dc:	4b31      	ldr	r3, [pc, #196]	@ (80114a4 <HAL_FLASHEx_Erase+0x130>)
 80113de:	681b      	ldr	r3, [r3, #0]
 80113e0:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80113e4:	2b00      	cmp	r3, #0
 80113e6:	d009      	beq.n	80113fc <HAL_FLASHEx_Erase+0x88>
    {
      /* Disable data cache  */
      __HAL_FLASH_DATA_CACHE_DISABLE();
 80113e8:	4b2e      	ldr	r3, [pc, #184]	@ (80114a4 <HAL_FLASHEx_Erase+0x130>)
 80113ea:	681b      	ldr	r3, [r3, #0]
 80113ec:	4a2d      	ldr	r2, [pc, #180]	@ (80114a4 <HAL_FLASHEx_Erase+0x130>)
 80113ee:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 80113f2:	6013      	str	r3, [r2, #0]
      pFlash.CacheToReactivate = FLASH_CACHE_DCACHE_ENABLED;
 80113f4:	4b2a      	ldr	r3, [pc, #168]	@ (80114a0 <HAL_FLASHEx_Erase+0x12c>)
 80113f6:	2202      	movs	r2, #2
 80113f8:	771a      	strb	r2, [r3, #28]
 80113fa:	e002      	b.n	8011402 <HAL_FLASHEx_Erase+0x8e>
    }
    else
    {
      pFlash.CacheToReactivate = FLASH_CACHE_DISABLED;
 80113fc:	4b28      	ldr	r3, [pc, #160]	@ (80114a0 <HAL_FLASHEx_Erase+0x12c>)
 80113fe:	2200      	movs	r2, #0
 8011400:	771a      	strb	r2, [r3, #28]
    }

    if (pEraseInit->TypeErase == FLASH_TYPEERASE_MASSERASE)
 8011402:	687b      	ldr	r3, [r7, #4]
 8011404:	681b      	ldr	r3, [r3, #0]
 8011406:	2b01      	cmp	r3, #1
 8011408:	d111      	bne.n	801142e <HAL_FLASHEx_Erase+0xba>
    {
      /* Mass erase to be done */
      FLASH_MassErase(pEraseInit->Banks);
 801140a:	687b      	ldr	r3, [r7, #4]
 801140c:	685b      	ldr	r3, [r3, #4]
 801140e:	4618      	mov	r0, r3
 8011410:	f000 f84a 	bl	80114a8 <FLASH_MassErase>

      /* Wait for last operation to be completed */
      status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 8011414:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 8011418:	f7ff fefe 	bl	8011218 <FLASH_WaitForLastOperation>
 801141c:	4603      	mov	r3, r0
 801141e:	73fb      	strb	r3, [r7, #15]
#if defined (FLASH_OPTR_DBANK)
      /* If the erase operation is completed, disable the MER1 and MER2 Bits */
      CLEAR_BIT(FLASH->CR, (FLASH_CR_MER1 | FLASH_CR_MER2));
#else
      /* If the erase operation is completed, disable the MER1 Bit */
      CLEAR_BIT(FLASH->CR, (FLASH_CR_MER1));
 8011420:	4b20      	ldr	r3, [pc, #128]	@ (80114a4 <HAL_FLASHEx_Erase+0x130>)
 8011422:	695b      	ldr	r3, [r3, #20]
 8011424:	4a1f      	ldr	r2, [pc, #124]	@ (80114a4 <HAL_FLASHEx_Erase+0x130>)
 8011426:	f023 0304 	bic.w	r3, r3, #4
 801142a:	6153      	str	r3, [r2, #20]
 801142c:	e02d      	b.n	801148a <HAL_FLASHEx_Erase+0x116>
#endif
    }
    else
    {
      /*Initialization of PageError variable*/
      *PageError = 0xFFFFFFFFU;
 801142e:	683b      	ldr	r3, [r7, #0]
 8011430:	f04f 32ff 	mov.w	r2, #4294967295
 8011434:	601a      	str	r2, [r3, #0]

      for (page_index = pEraseInit->Page; page_index < (pEraseInit->Page + pEraseInit->NbPages); page_index++)
 8011436:	687b      	ldr	r3, [r7, #4]
 8011438:	689b      	ldr	r3, [r3, #8]
 801143a:	60bb      	str	r3, [r7, #8]
 801143c:	e01d      	b.n	801147a <HAL_FLASHEx_Erase+0x106>
      {
        FLASH_PageErase(page_index, pEraseInit->Banks);
 801143e:	687b      	ldr	r3, [r7, #4]
 8011440:	685b      	ldr	r3, [r3, #4]
 8011442:	4619      	mov	r1, r3
 8011444:	68b8      	ldr	r0, [r7, #8]
 8011446:	f000 f84d 	bl	80114e4 <FLASH_PageErase>

        /* Wait for last operation to be completed */
        status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 801144a:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 801144e:	f7ff fee3 	bl	8011218 <FLASH_WaitForLastOperation>
 8011452:	4603      	mov	r3, r0
 8011454:	73fb      	strb	r3, [r7, #15]

        /* If the erase operation is completed, disable the PER Bit */
        CLEAR_BIT(FLASH->CR, (FLASH_CR_PER | FLASH_CR_PNB));
 8011456:	4b13      	ldr	r3, [pc, #76]	@ (80114a4 <HAL_FLASHEx_Erase+0x130>)
 8011458:	695b      	ldr	r3, [r3, #20]
 801145a:	4a12      	ldr	r2, [pc, #72]	@ (80114a4 <HAL_FLASHEx_Erase+0x130>)
 801145c:	f423 63ff 	bic.w	r3, r3, #2040	@ 0x7f8
 8011460:	f023 0302 	bic.w	r3, r3, #2
 8011464:	6153      	str	r3, [r2, #20]

        if (status != HAL_OK)
 8011466:	7bfb      	ldrb	r3, [r7, #15]
 8011468:	2b00      	cmp	r3, #0
 801146a:	d003      	beq.n	8011474 <HAL_FLASHEx_Erase+0x100>
        {
          /* In case of error, stop erase procedure and return the faulty page */
          *PageError = page_index;
 801146c:	683b      	ldr	r3, [r7, #0]
 801146e:	68ba      	ldr	r2, [r7, #8]
 8011470:	601a      	str	r2, [r3, #0]
          break;
 8011472:	e00a      	b.n	801148a <HAL_FLASHEx_Erase+0x116>
      for (page_index = pEraseInit->Page; page_index < (pEraseInit->Page + pEraseInit->NbPages); page_index++)
 8011474:	68bb      	ldr	r3, [r7, #8]
 8011476:	3301      	adds	r3, #1
 8011478:	60bb      	str	r3, [r7, #8]
 801147a:	687b      	ldr	r3, [r7, #4]
 801147c:	689a      	ldr	r2, [r3, #8]
 801147e:	687b      	ldr	r3, [r7, #4]
 8011480:	68db      	ldr	r3, [r3, #12]
 8011482:	4413      	add	r3, r2
 8011484:	68ba      	ldr	r2, [r7, #8]
 8011486:	429a      	cmp	r2, r3
 8011488:	d3d9      	bcc.n	801143e <HAL_FLASHEx_Erase+0xca>
        }
      }
    }

    /* Flush the caches to be sure of the data consistency */
    FLASH_FlushCaches();
 801148a:	f000 f84f 	bl	801152c <FLASH_FlushCaches>
  }

  /* Process Unlocked */
  __HAL_UNLOCK(&pFlash);
 801148e:	4b04      	ldr	r3, [pc, #16]	@ (80114a0 <HAL_FLASHEx_Erase+0x12c>)
 8011490:	2200      	movs	r2, #0
 8011492:	701a      	strb	r2, [r3, #0]

  return status;
 8011494:	7bfb      	ldrb	r3, [r7, #15]
}
 8011496:	4618      	mov	r0, r3
 8011498:	3710      	adds	r7, #16
 801149a:	46bd      	mov	sp, r7
 801149c:	bd80      	pop	{r7, pc}
 801149e:	bf00      	nop
 80114a0:	2000002c 	.word	0x2000002c
 80114a4:	40022000 	.word	0x40022000

080114a8 <FLASH_MassErase>:
  *            @arg FLASH_BANK_BOTH: Bank1 and Bank2 to be erased (*)
  * @note   (*) availability depends on devices
  * @retval None
  */
static void FLASH_MassErase(uint32_t Banks)
{
 80114a8:	b480      	push	{r7}
 80114aa:	b083      	sub	sp, #12
 80114ac:	af00      	add	r7, sp, #0
 80114ae:	6078      	str	r0, [r7, #4]
  {
    /* Check the parameters */
    assert_param(IS_FLASH_BANK(Banks));

    /* Set the Mass Erase Bit for the bank 1 if requested */
    if ((Banks & FLASH_BANK_1) != 0U)
 80114b0:	687b      	ldr	r3, [r7, #4]
 80114b2:	f003 0301 	and.w	r3, r3, #1
 80114b6:	2b00      	cmp	r3, #0
 80114b8:	d005      	beq.n	80114c6 <FLASH_MassErase+0x1e>
    {
      SET_BIT(FLASH->CR, FLASH_CR_MER1);
 80114ba:	4b09      	ldr	r3, [pc, #36]	@ (80114e0 <FLASH_MassErase+0x38>)
 80114bc:	695b      	ldr	r3, [r3, #20]
 80114be:	4a08      	ldr	r2, [pc, #32]	@ (80114e0 <FLASH_MassErase+0x38>)
 80114c0:	f043 0304 	orr.w	r3, r3, #4
 80114c4:	6153      	str	r3, [r2, #20]
    SET_BIT(FLASH->CR, (FLASH_CR_MER1 | FLASH_CR_MER2));
  }
#endif

  /* Proceed to erase all sectors */
  SET_BIT(FLASH->CR, FLASH_CR_STRT);
 80114c6:	4b06      	ldr	r3, [pc, #24]	@ (80114e0 <FLASH_MassErase+0x38>)
 80114c8:	695b      	ldr	r3, [r3, #20]
 80114ca:	4a05      	ldr	r2, [pc, #20]	@ (80114e0 <FLASH_MassErase+0x38>)
 80114cc:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80114d0:	6153      	str	r3, [r2, #20]
}
 80114d2:	bf00      	nop
 80114d4:	370c      	adds	r7, #12
 80114d6:	46bd      	mov	sp, r7
 80114d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80114dc:	4770      	bx	lr
 80114de:	bf00      	nop
 80114e0:	40022000 	.word	0x40022000

080114e4 <FLASH_PageErase>:
  *            @arg FLASH_BANK_2: Page in bank 2 to be erased (*)
  * @note   (*) availability depends on devices
  * @retval None
  */
void FLASH_PageErase(uint32_t Page, uint32_t Banks)
{
 80114e4:	b480      	push	{r7}
 80114e6:	b083      	sub	sp, #12
 80114e8:	af00      	add	r7, sp, #0
 80114ea:	6078      	str	r0, [r7, #4]
 80114ec:	6039      	str	r1, [r7, #0]
    }
  }
#endif

  /* Proceed to erase the page */
  MODIFY_REG(FLASH->CR, FLASH_CR_PNB, ((Page & 0xFFU) << FLASH_CR_PNB_Pos));
 80114ee:	4b0e      	ldr	r3, [pc, #56]	@ (8011528 <FLASH_PageErase+0x44>)
 80114f0:	695b      	ldr	r3, [r3, #20]
 80114f2:	f423 62ff 	bic.w	r2, r3, #2040	@ 0x7f8
 80114f6:	687b      	ldr	r3, [r7, #4]
 80114f8:	00db      	lsls	r3, r3, #3
 80114fa:	f403 63ff 	and.w	r3, r3, #2040	@ 0x7f8
 80114fe:	490a      	ldr	r1, [pc, #40]	@ (8011528 <FLASH_PageErase+0x44>)
 8011500:	4313      	orrs	r3, r2
 8011502:	614b      	str	r3, [r1, #20]
  SET_BIT(FLASH->CR, FLASH_CR_PER);
 8011504:	4b08      	ldr	r3, [pc, #32]	@ (8011528 <FLASH_PageErase+0x44>)
 8011506:	695b      	ldr	r3, [r3, #20]
 8011508:	4a07      	ldr	r2, [pc, #28]	@ (8011528 <FLASH_PageErase+0x44>)
 801150a:	f043 0302 	orr.w	r3, r3, #2
 801150e:	6153      	str	r3, [r2, #20]
  SET_BIT(FLASH->CR, FLASH_CR_STRT);
 8011510:	4b05      	ldr	r3, [pc, #20]	@ (8011528 <FLASH_PageErase+0x44>)
 8011512:	695b      	ldr	r3, [r3, #20]
 8011514:	4a04      	ldr	r2, [pc, #16]	@ (8011528 <FLASH_PageErase+0x44>)
 8011516:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 801151a:	6153      	str	r3, [r2, #20]
}
 801151c:	bf00      	nop
 801151e:	370c      	adds	r7, #12
 8011520:	46bd      	mov	sp, r7
 8011522:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011526:	4770      	bx	lr
 8011528:	40022000 	.word	0x40022000

0801152c <FLASH_FlushCaches>:
/**
  * @brief  Flush the instruction and data caches.
  * @retval None
  */
void FLASH_FlushCaches(void)
{
 801152c:	b480      	push	{r7}
 801152e:	b083      	sub	sp, #12
 8011530:	af00      	add	r7, sp, #0
  FLASH_CacheTypeDef cache = pFlash.CacheToReactivate;
 8011532:	4b21      	ldr	r3, [pc, #132]	@ (80115b8 <FLASH_FlushCaches+0x8c>)
 8011534:	7f1b      	ldrb	r3, [r3, #28]
 8011536:	71fb      	strb	r3, [r7, #7]

  /* Flush instruction cache  */
  if ((cache == FLASH_CACHE_ICACHE_ENABLED) ||
 8011538:	79fb      	ldrb	r3, [r7, #7]
 801153a:	2b01      	cmp	r3, #1
 801153c:	d002      	beq.n	8011544 <FLASH_FlushCaches+0x18>
 801153e:	79fb      	ldrb	r3, [r7, #7]
 8011540:	2b03      	cmp	r3, #3
 8011542:	d117      	bne.n	8011574 <FLASH_FlushCaches+0x48>
      (cache == FLASH_CACHE_ICACHE_DCACHE_ENABLED))
  {
    /* Disable instruction cache */
    __HAL_FLASH_INSTRUCTION_CACHE_DISABLE();
 8011544:	4b1d      	ldr	r3, [pc, #116]	@ (80115bc <FLASH_FlushCaches+0x90>)
 8011546:	681b      	ldr	r3, [r3, #0]
 8011548:	4a1c      	ldr	r2, [pc, #112]	@ (80115bc <FLASH_FlushCaches+0x90>)
 801154a:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 801154e:	6013      	str	r3, [r2, #0]
    /* Reset instruction cache */
    __HAL_FLASH_INSTRUCTION_CACHE_RESET();
 8011550:	4b1a      	ldr	r3, [pc, #104]	@ (80115bc <FLASH_FlushCaches+0x90>)
 8011552:	681b      	ldr	r3, [r3, #0]
 8011554:	4a19      	ldr	r2, [pc, #100]	@ (80115bc <FLASH_FlushCaches+0x90>)
 8011556:	f443 6300 	orr.w	r3, r3, #2048	@ 0x800
 801155a:	6013      	str	r3, [r2, #0]
 801155c:	4b17      	ldr	r3, [pc, #92]	@ (80115bc <FLASH_FlushCaches+0x90>)
 801155e:	681b      	ldr	r3, [r3, #0]
 8011560:	4a16      	ldr	r2, [pc, #88]	@ (80115bc <FLASH_FlushCaches+0x90>)
 8011562:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 8011566:	6013      	str	r3, [r2, #0]
    /* Enable instruction cache */
    __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8011568:	4b14      	ldr	r3, [pc, #80]	@ (80115bc <FLASH_FlushCaches+0x90>)
 801156a:	681b      	ldr	r3, [r3, #0]
 801156c:	4a13      	ldr	r2, [pc, #76]	@ (80115bc <FLASH_FlushCaches+0x90>)
 801156e:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8011572:	6013      	str	r3, [r2, #0]
  }

  /* Flush data cache */
  if ((cache == FLASH_CACHE_DCACHE_ENABLED) ||
 8011574:	79fb      	ldrb	r3, [r7, #7]
 8011576:	2b02      	cmp	r3, #2
 8011578:	d002      	beq.n	8011580 <FLASH_FlushCaches+0x54>
 801157a:	79fb      	ldrb	r3, [r7, #7]
 801157c:	2b03      	cmp	r3, #3
 801157e:	d111      	bne.n	80115a4 <FLASH_FlushCaches+0x78>
      (cache == FLASH_CACHE_ICACHE_DCACHE_ENABLED))
  {
    /* Reset data cache */
    __HAL_FLASH_DATA_CACHE_RESET();
 8011580:	4b0e      	ldr	r3, [pc, #56]	@ (80115bc <FLASH_FlushCaches+0x90>)
 8011582:	681b      	ldr	r3, [r3, #0]
 8011584:	4a0d      	ldr	r2, [pc, #52]	@ (80115bc <FLASH_FlushCaches+0x90>)
 8011586:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 801158a:	6013      	str	r3, [r2, #0]
 801158c:	4b0b      	ldr	r3, [pc, #44]	@ (80115bc <FLASH_FlushCaches+0x90>)
 801158e:	681b      	ldr	r3, [r3, #0]
 8011590:	4a0a      	ldr	r2, [pc, #40]	@ (80115bc <FLASH_FlushCaches+0x90>)
 8011592:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8011596:	6013      	str	r3, [r2, #0]
    /* Enable data cache */
    __HAL_FLASH_DATA_CACHE_ENABLE();
 8011598:	4b08      	ldr	r3, [pc, #32]	@ (80115bc <FLASH_FlushCaches+0x90>)
 801159a:	681b      	ldr	r3, [r3, #0]
 801159c:	4a07      	ldr	r2, [pc, #28]	@ (80115bc <FLASH_FlushCaches+0x90>)
 801159e:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 80115a2:	6013      	str	r3, [r2, #0]
  }

  /* Reset internal variable */
  pFlash.CacheToReactivate = FLASH_CACHE_DISABLED;
 80115a4:	4b04      	ldr	r3, [pc, #16]	@ (80115b8 <FLASH_FlushCaches+0x8c>)
 80115a6:	2200      	movs	r2, #0
 80115a8:	771a      	strb	r2, [r3, #28]
}
 80115aa:	bf00      	nop
 80115ac:	370c      	adds	r7, #12
 80115ae:	46bd      	mov	sp, r7
 80115b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80115b4:	4770      	bx	lr
 80115b6:	bf00      	nop
 80115b8:	2000002c 	.word	0x2000002c
 80115bc:	40022000 	.word	0x40022000

080115c0 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80115c0:	b480      	push	{r7}
 80115c2:	b087      	sub	sp, #28
 80115c4:	af00      	add	r7, sp, #0
 80115c6:	6078      	str	r0, [r7, #4]
 80115c8:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00U;
 80115ca:	2300      	movs	r3, #0
 80115cc:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0U)
 80115ce:	e15a      	b.n	8011886 <HAL_GPIO_Init+0x2c6>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1UL << position);
 80115d0:	683b      	ldr	r3, [r7, #0]
 80115d2:	681a      	ldr	r2, [r3, #0]
 80115d4:	2101      	movs	r1, #1
 80115d6:	697b      	ldr	r3, [r7, #20]
 80115d8:	fa01 f303 	lsl.w	r3, r1, r3
 80115dc:	4013      	ands	r3, r2
 80115de:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 80115e0:	68fb      	ldr	r3, [r7, #12]
 80115e2:	2b00      	cmp	r3, #0
 80115e4:	f000 814c 	beq.w	8011880 <HAL_GPIO_Init+0x2c0>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 80115e8:	683b      	ldr	r3, [r7, #0]
 80115ea:	685b      	ldr	r3, [r3, #4]
 80115ec:	f003 0303 	and.w	r3, r3, #3
 80115f0:	2b01      	cmp	r3, #1
 80115f2:	d005      	beq.n	8011600 <HAL_GPIO_Init+0x40>
         ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 80115f4:	683b      	ldr	r3, [r7, #0]
 80115f6:	685b      	ldr	r3, [r3, #4]
 80115f8:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 80115fc:	2b02      	cmp	r3, #2
 80115fe:	d130      	bne.n	8011662 <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8011600:	687b      	ldr	r3, [r7, #4]
 8011602:	689b      	ldr	r3, [r3, #8]
 8011604:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 8011606:	697b      	ldr	r3, [r7, #20]
 8011608:	005b      	lsls	r3, r3, #1
 801160a:	2203      	movs	r2, #3
 801160c:	fa02 f303 	lsl.w	r3, r2, r3
 8011610:	43db      	mvns	r3, r3
 8011612:	693a      	ldr	r2, [r7, #16]
 8011614:	4013      	ands	r3, r2
 8011616:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8011618:	683b      	ldr	r3, [r7, #0]
 801161a:	68da      	ldr	r2, [r3, #12]
 801161c:	697b      	ldr	r3, [r7, #20]
 801161e:	005b      	lsls	r3, r3, #1
 8011620:	fa02 f303 	lsl.w	r3, r2, r3
 8011624:	693a      	ldr	r2, [r7, #16]
 8011626:	4313      	orrs	r3, r2
 8011628:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 801162a:	687b      	ldr	r3, [r7, #4]
 801162c:	693a      	ldr	r2, [r7, #16]
 801162e:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8011630:	687b      	ldr	r3, [r7, #4]
 8011632:	685b      	ldr	r3, [r3, #4]
 8011634:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 8011636:	2201      	movs	r2, #1
 8011638:	697b      	ldr	r3, [r7, #20]
 801163a:	fa02 f303 	lsl.w	r3, r2, r3
 801163e:	43db      	mvns	r3, r3
 8011640:	693a      	ldr	r2, [r7, #16]
 8011642:	4013      	ands	r3, r2
 8011644:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8011646:	683b      	ldr	r3, [r7, #0]
 8011648:	685b      	ldr	r3, [r3, #4]
 801164a:	091b      	lsrs	r3, r3, #4
 801164c:	f003 0201 	and.w	r2, r3, #1
 8011650:	697b      	ldr	r3, [r7, #20]
 8011652:	fa02 f303 	lsl.w	r3, r2, r3
 8011656:	693a      	ldr	r2, [r7, #16]
 8011658:	4313      	orrs	r3, r2
 801165a:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 801165c:	687b      	ldr	r3, [r7, #4]
 801165e:	693a      	ldr	r2, [r7, #16]
 8011660:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8011662:	683b      	ldr	r3, [r7, #0]
 8011664:	685b      	ldr	r3, [r3, #4]
 8011666:	f003 0303 	and.w	r3, r3, #3
 801166a:	2b03      	cmp	r3, #3
 801166c:	d017      	beq.n	801169e <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 801166e:	687b      	ldr	r3, [r7, #4]
 8011670:	68db      	ldr	r3, [r3, #12]
 8011672:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 8011674:	697b      	ldr	r3, [r7, #20]
 8011676:	005b      	lsls	r3, r3, #1
 8011678:	2203      	movs	r2, #3
 801167a:	fa02 f303 	lsl.w	r3, r2, r3
 801167e:	43db      	mvns	r3, r3
 8011680:	693a      	ldr	r2, [r7, #16]
 8011682:	4013      	ands	r3, r2
 8011684:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8011686:	683b      	ldr	r3, [r7, #0]
 8011688:	689a      	ldr	r2, [r3, #8]
 801168a:	697b      	ldr	r3, [r7, #20]
 801168c:	005b      	lsls	r3, r3, #1
 801168e:	fa02 f303 	lsl.w	r3, r2, r3
 8011692:	693a      	ldr	r2, [r7, #16]
 8011694:	4313      	orrs	r3, r2
 8011696:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 8011698:	687b      	ldr	r3, [r7, #4]
 801169a:	693a      	ldr	r2, [r7, #16]
 801169c:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 801169e:	683b      	ldr	r3, [r7, #0]
 80116a0:	685b      	ldr	r3, [r3, #4]
 80116a2:	f003 0303 	and.w	r3, r3, #3
 80116a6:	2b02      	cmp	r3, #2
 80116a8:	d123      	bne.n	80116f2 <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 80116aa:	697b      	ldr	r3, [r7, #20]
 80116ac:	08da      	lsrs	r2, r3, #3
 80116ae:	687b      	ldr	r3, [r7, #4]
 80116b0:	3208      	adds	r2, #8
 80116b2:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80116b6:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFU << ((position & 0x07U) * 4U));
 80116b8:	697b      	ldr	r3, [r7, #20]
 80116ba:	f003 0307 	and.w	r3, r3, #7
 80116be:	009b      	lsls	r3, r3, #2
 80116c0:	220f      	movs	r2, #15
 80116c2:	fa02 f303 	lsl.w	r3, r2, r3
 80116c6:	43db      	mvns	r3, r3
 80116c8:	693a      	ldr	r2, [r7, #16]
 80116ca:	4013      	ands	r3, r2
 80116cc:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07U) * 4U));
 80116ce:	683b      	ldr	r3, [r7, #0]
 80116d0:	691a      	ldr	r2, [r3, #16]
 80116d2:	697b      	ldr	r3, [r7, #20]
 80116d4:	f003 0307 	and.w	r3, r3, #7
 80116d8:	009b      	lsls	r3, r3, #2
 80116da:	fa02 f303 	lsl.w	r3, r2, r3
 80116de:	693a      	ldr	r2, [r7, #16]
 80116e0:	4313      	orrs	r3, r2
 80116e2:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3U] = temp;
 80116e4:	697b      	ldr	r3, [r7, #20]
 80116e6:	08da      	lsrs	r2, r3, #3
 80116e8:	687b      	ldr	r3, [r7, #4]
 80116ea:	3208      	adds	r2, #8
 80116ec:	6939      	ldr	r1, [r7, #16]
 80116ee:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 80116f2:	687b      	ldr	r3, [r7, #4]
 80116f4:	681b      	ldr	r3, [r3, #0]
 80116f6:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2U));
 80116f8:	697b      	ldr	r3, [r7, #20]
 80116fa:	005b      	lsls	r3, r3, #1
 80116fc:	2203      	movs	r2, #3
 80116fe:	fa02 f303 	lsl.w	r3, r2, r3
 8011702:	43db      	mvns	r3, r3
 8011704:	693a      	ldr	r2, [r7, #16]
 8011706:	4013      	ands	r3, r2
 8011708:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 801170a:	683b      	ldr	r3, [r7, #0]
 801170c:	685b      	ldr	r3, [r3, #4]
 801170e:	f003 0203 	and.w	r2, r3, #3
 8011712:	697b      	ldr	r3, [r7, #20]
 8011714:	005b      	lsls	r3, r3, #1
 8011716:	fa02 f303 	lsl.w	r3, r2, r3
 801171a:	693a      	ldr	r2, [r7, #16]
 801171c:	4313      	orrs	r3, r2
 801171e:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8011720:	687b      	ldr	r3, [r7, #4]
 8011722:	693a      	ldr	r2, [r7, #16]
 8011724:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8011726:	683b      	ldr	r3, [r7, #0]
 8011728:	685b      	ldr	r3, [r3, #4]
 801172a:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 801172e:	2b00      	cmp	r3, #0
 8011730:	f000 80a6 	beq.w	8011880 <HAL_GPIO_Init+0x2c0>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8011734:	4b5b      	ldr	r3, [pc, #364]	@ (80118a4 <HAL_GPIO_Init+0x2e4>)
 8011736:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8011738:	4a5a      	ldr	r2, [pc, #360]	@ (80118a4 <HAL_GPIO_Init+0x2e4>)
 801173a:	f043 0301 	orr.w	r3, r3, #1
 801173e:	6613      	str	r3, [r2, #96]	@ 0x60
 8011740:	4b58      	ldr	r3, [pc, #352]	@ (80118a4 <HAL_GPIO_Init+0x2e4>)
 8011742:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8011744:	f003 0301 	and.w	r3, r3, #1
 8011748:	60bb      	str	r3, [r7, #8]
 801174a:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2U];
 801174c:	4a56      	ldr	r2, [pc, #344]	@ (80118a8 <HAL_GPIO_Init+0x2e8>)
 801174e:	697b      	ldr	r3, [r7, #20]
 8011750:	089b      	lsrs	r3, r3, #2
 8011752:	3302      	adds	r3, #2
 8011754:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8011758:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FUL << (4U * (position & 0x03U)));
 801175a:	697b      	ldr	r3, [r7, #20]
 801175c:	f003 0303 	and.w	r3, r3, #3
 8011760:	009b      	lsls	r3, r3, #2
 8011762:	220f      	movs	r2, #15
 8011764:	fa02 f303 	lsl.w	r3, r2, r3
 8011768:	43db      	mvns	r3, r3
 801176a:	693a      	ldr	r2, [r7, #16]
 801176c:	4013      	ands	r3, r2
 801176e:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
 8011770:	687b      	ldr	r3, [r7, #4]
 8011772:	f1b3 4f90 	cmp.w	r3, #1207959552	@ 0x48000000
 8011776:	d01f      	beq.n	80117b8 <HAL_GPIO_Init+0x1f8>
 8011778:	687b      	ldr	r3, [r7, #4]
 801177a:	4a4c      	ldr	r2, [pc, #304]	@ (80118ac <HAL_GPIO_Init+0x2ec>)
 801177c:	4293      	cmp	r3, r2
 801177e:	d019      	beq.n	80117b4 <HAL_GPIO_Init+0x1f4>
 8011780:	687b      	ldr	r3, [r7, #4]
 8011782:	4a4b      	ldr	r2, [pc, #300]	@ (80118b0 <HAL_GPIO_Init+0x2f0>)
 8011784:	4293      	cmp	r3, r2
 8011786:	d013      	beq.n	80117b0 <HAL_GPIO_Init+0x1f0>
 8011788:	687b      	ldr	r3, [r7, #4]
 801178a:	4a4a      	ldr	r2, [pc, #296]	@ (80118b4 <HAL_GPIO_Init+0x2f4>)
 801178c:	4293      	cmp	r3, r2
 801178e:	d00d      	beq.n	80117ac <HAL_GPIO_Init+0x1ec>
 8011790:	687b      	ldr	r3, [r7, #4]
 8011792:	4a49      	ldr	r2, [pc, #292]	@ (80118b8 <HAL_GPIO_Init+0x2f8>)
 8011794:	4293      	cmp	r3, r2
 8011796:	d007      	beq.n	80117a8 <HAL_GPIO_Init+0x1e8>
 8011798:	687b      	ldr	r3, [r7, #4]
 801179a:	4a48      	ldr	r2, [pc, #288]	@ (80118bc <HAL_GPIO_Init+0x2fc>)
 801179c:	4293      	cmp	r3, r2
 801179e:	d101      	bne.n	80117a4 <HAL_GPIO_Init+0x1e4>
 80117a0:	2305      	movs	r3, #5
 80117a2:	e00a      	b.n	80117ba <HAL_GPIO_Init+0x1fa>
 80117a4:	2306      	movs	r3, #6
 80117a6:	e008      	b.n	80117ba <HAL_GPIO_Init+0x1fa>
 80117a8:	2304      	movs	r3, #4
 80117aa:	e006      	b.n	80117ba <HAL_GPIO_Init+0x1fa>
 80117ac:	2303      	movs	r3, #3
 80117ae:	e004      	b.n	80117ba <HAL_GPIO_Init+0x1fa>
 80117b0:	2302      	movs	r3, #2
 80117b2:	e002      	b.n	80117ba <HAL_GPIO_Init+0x1fa>
 80117b4:	2301      	movs	r3, #1
 80117b6:	e000      	b.n	80117ba <HAL_GPIO_Init+0x1fa>
 80117b8:	2300      	movs	r3, #0
 80117ba:	697a      	ldr	r2, [r7, #20]
 80117bc:	f002 0203 	and.w	r2, r2, #3
 80117c0:	0092      	lsls	r2, r2, #2
 80117c2:	4093      	lsls	r3, r2
 80117c4:	693a      	ldr	r2, [r7, #16]
 80117c6:	4313      	orrs	r3, r2
 80117c8:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2U] = temp;
 80117ca:	4937      	ldr	r1, [pc, #220]	@ (80118a8 <HAL_GPIO_Init+0x2e8>)
 80117cc:	697b      	ldr	r3, [r7, #20]
 80117ce:	089b      	lsrs	r3, r3, #2
 80117d0:	3302      	adds	r3, #2
 80117d2:	693a      	ldr	r2, [r7, #16]
 80117d4:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 80117d8:	4b39      	ldr	r3, [pc, #228]	@ (80118c0 <HAL_GPIO_Init+0x300>)
 80117da:	689b      	ldr	r3, [r3, #8]
 80117dc:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80117de:	68fb      	ldr	r3, [r7, #12]
 80117e0:	43db      	mvns	r3, r3
 80117e2:	693a      	ldr	r2, [r7, #16]
 80117e4:	4013      	ands	r3, r2
 80117e6:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 80117e8:	683b      	ldr	r3, [r7, #0]
 80117ea:	685b      	ldr	r3, [r3, #4]
 80117ec:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 80117f0:	2b00      	cmp	r3, #0
 80117f2:	d003      	beq.n	80117fc <HAL_GPIO_Init+0x23c>
        {
          temp |= iocurrent;
 80117f4:	693a      	ldr	r2, [r7, #16]
 80117f6:	68fb      	ldr	r3, [r7, #12]
 80117f8:	4313      	orrs	r3, r2
 80117fa:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 80117fc:	4a30      	ldr	r2, [pc, #192]	@ (80118c0 <HAL_GPIO_Init+0x300>)
 80117fe:	693b      	ldr	r3, [r7, #16]
 8011800:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR1;
 8011802:	4b2f      	ldr	r3, [pc, #188]	@ (80118c0 <HAL_GPIO_Init+0x300>)
 8011804:	68db      	ldr	r3, [r3, #12]
 8011806:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8011808:	68fb      	ldr	r3, [r7, #12]
 801180a:	43db      	mvns	r3, r3
 801180c:	693a      	ldr	r2, [r7, #16]
 801180e:	4013      	ands	r3, r2
 8011810:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8011812:	683b      	ldr	r3, [r7, #0]
 8011814:	685b      	ldr	r3, [r3, #4]
 8011816:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 801181a:	2b00      	cmp	r3, #0
 801181c:	d003      	beq.n	8011826 <HAL_GPIO_Init+0x266>
        {
          temp |= iocurrent;
 801181e:	693a      	ldr	r2, [r7, #16]
 8011820:	68fb      	ldr	r3, [r7, #12]
 8011822:	4313      	orrs	r3, r2
 8011824:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 8011826:	4a26      	ldr	r2, [pc, #152]	@ (80118c0 <HAL_GPIO_Init+0x300>)
 8011828:	693b      	ldr	r3, [r7, #16]
 801182a:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR1;
 801182c:	4b24      	ldr	r3, [pc, #144]	@ (80118c0 <HAL_GPIO_Init+0x300>)
 801182e:	685b      	ldr	r3, [r3, #4]
 8011830:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8011832:	68fb      	ldr	r3, [r7, #12]
 8011834:	43db      	mvns	r3, r3
 8011836:	693a      	ldr	r2, [r7, #16]
 8011838:	4013      	ands	r3, r2
 801183a:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 801183c:	683b      	ldr	r3, [r7, #0]
 801183e:	685b      	ldr	r3, [r3, #4]
 8011840:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8011844:	2b00      	cmp	r3, #0
 8011846:	d003      	beq.n	8011850 <HAL_GPIO_Init+0x290>
        {
          temp |= iocurrent;
 8011848:	693a      	ldr	r2, [r7, #16]
 801184a:	68fb      	ldr	r3, [r7, #12]
 801184c:	4313      	orrs	r3, r2
 801184e:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 8011850:	4a1b      	ldr	r2, [pc, #108]	@ (80118c0 <HAL_GPIO_Init+0x300>)
 8011852:	693b      	ldr	r3, [r7, #16]
 8011854:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR1;
 8011856:	4b1a      	ldr	r3, [pc, #104]	@ (80118c0 <HAL_GPIO_Init+0x300>)
 8011858:	681b      	ldr	r3, [r3, #0]
 801185a:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 801185c:	68fb      	ldr	r3, [r7, #12]
 801185e:	43db      	mvns	r3, r3
 8011860:	693a      	ldr	r2, [r7, #16]
 8011862:	4013      	ands	r3, r2
 8011864:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8011866:	683b      	ldr	r3, [r7, #0]
 8011868:	685b      	ldr	r3, [r3, #4]
 801186a:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 801186e:	2b00      	cmp	r3, #0
 8011870:	d003      	beq.n	801187a <HAL_GPIO_Init+0x2ba>
        {
          temp |= iocurrent;
 8011872:	693a      	ldr	r2, [r7, #16]
 8011874:	68fb      	ldr	r3, [r7, #12]
 8011876:	4313      	orrs	r3, r2
 8011878:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 801187a:	4a11      	ldr	r2, [pc, #68]	@ (80118c0 <HAL_GPIO_Init+0x300>)
 801187c:	693b      	ldr	r3, [r7, #16]
 801187e:	6013      	str	r3, [r2, #0]
      }
    }

    position++;
 8011880:	697b      	ldr	r3, [r7, #20]
 8011882:	3301      	adds	r3, #1
 8011884:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0U)
 8011886:	683b      	ldr	r3, [r7, #0]
 8011888:	681a      	ldr	r2, [r3, #0]
 801188a:	697b      	ldr	r3, [r7, #20]
 801188c:	fa22 f303 	lsr.w	r3, r2, r3
 8011890:	2b00      	cmp	r3, #0
 8011892:	f47f ae9d 	bne.w	80115d0 <HAL_GPIO_Init+0x10>
  }
}
 8011896:	bf00      	nop
 8011898:	bf00      	nop
 801189a:	371c      	adds	r7, #28
 801189c:	46bd      	mov	sp, r7
 801189e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80118a2:	4770      	bx	lr
 80118a4:	40021000 	.word	0x40021000
 80118a8:	40010000 	.word	0x40010000
 80118ac:	48000400 	.word	0x48000400
 80118b0:	48000800 	.word	0x48000800
 80118b4:	48000c00 	.word	0x48000c00
 80118b8:	48001000 	.word	0x48001000
 80118bc:	48001400 	.word	0x48001400
 80118c0:	40010400 	.word	0x40010400

080118c4 <HAL_GPIO_DeInit>:
  * @param  GPIO_Pin specifies the port bit to be written.
  *         This parameter can be any combination of GPIO_PIN_x where x can be (0..15).
  * @retval None
  */
void HAL_GPIO_DeInit(GPIO_TypeDef  *GPIOx, uint32_t GPIO_Pin)
{
 80118c4:	b480      	push	{r7}
 80118c6:	b087      	sub	sp, #28
 80118c8:	af00      	add	r7, sp, #0
 80118ca:	6078      	str	r0, [r7, #4]
 80118cc:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00U;
 80118ce:	2300      	movs	r3, #0
 80118d0:	617b      	str	r3, [r7, #20]
  /* Check the parameters */
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* Configure the port pins */
  while ((GPIO_Pin >> position) != 0U)
 80118d2:	e0bd      	b.n	8011a50 <HAL_GPIO_DeInit+0x18c>
  {
    /* Get current io position */
    iocurrent = (GPIO_Pin) & (1UL << position);
 80118d4:	2201      	movs	r2, #1
 80118d6:	697b      	ldr	r3, [r7, #20]
 80118d8:	fa02 f303 	lsl.w	r3, r2, r3
 80118dc:	683a      	ldr	r2, [r7, #0]
 80118de:	4013      	ands	r3, r2
 80118e0:	613b      	str	r3, [r7, #16]

    if (iocurrent != 0x00u)
 80118e2:	693b      	ldr	r3, [r7, #16]
 80118e4:	2b00      	cmp	r3, #0
 80118e6:	f000 80b0 	beq.w	8011a4a <HAL_GPIO_DeInit+0x186>
    {
      /*------------------------- EXTI Mode Configuration --------------------*/
      /* Clear the External Interrupt or Event for the current IO */

      tmp = SYSCFG->EXTICR[position >> 2U];
 80118ea:	4a60      	ldr	r2, [pc, #384]	@ (8011a6c <HAL_GPIO_DeInit+0x1a8>)
 80118ec:	697b      	ldr	r3, [r7, #20]
 80118ee:	089b      	lsrs	r3, r3, #2
 80118f0:	3302      	adds	r3, #2
 80118f2:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80118f6:	60fb      	str	r3, [r7, #12]
      tmp &= (0x0FUL << (4U * (position & 0x03U)));
 80118f8:	697b      	ldr	r3, [r7, #20]
 80118fa:	f003 0303 	and.w	r3, r3, #3
 80118fe:	009b      	lsls	r3, r3, #2
 8011900:	220f      	movs	r2, #15
 8011902:	fa02 f303 	lsl.w	r3, r2, r3
 8011906:	68fa      	ldr	r2, [r7, #12]
 8011908:	4013      	ands	r3, r2
 801190a:	60fb      	str	r3, [r7, #12]
      if (tmp == (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U))))
 801190c:	687b      	ldr	r3, [r7, #4]
 801190e:	f1b3 4f90 	cmp.w	r3, #1207959552	@ 0x48000000
 8011912:	d01f      	beq.n	8011954 <HAL_GPIO_DeInit+0x90>
 8011914:	687b      	ldr	r3, [r7, #4]
 8011916:	4a56      	ldr	r2, [pc, #344]	@ (8011a70 <HAL_GPIO_DeInit+0x1ac>)
 8011918:	4293      	cmp	r3, r2
 801191a:	d019      	beq.n	8011950 <HAL_GPIO_DeInit+0x8c>
 801191c:	687b      	ldr	r3, [r7, #4]
 801191e:	4a55      	ldr	r2, [pc, #340]	@ (8011a74 <HAL_GPIO_DeInit+0x1b0>)
 8011920:	4293      	cmp	r3, r2
 8011922:	d013      	beq.n	801194c <HAL_GPIO_DeInit+0x88>
 8011924:	687b      	ldr	r3, [r7, #4]
 8011926:	4a54      	ldr	r2, [pc, #336]	@ (8011a78 <HAL_GPIO_DeInit+0x1b4>)
 8011928:	4293      	cmp	r3, r2
 801192a:	d00d      	beq.n	8011948 <HAL_GPIO_DeInit+0x84>
 801192c:	687b      	ldr	r3, [r7, #4]
 801192e:	4a53      	ldr	r2, [pc, #332]	@ (8011a7c <HAL_GPIO_DeInit+0x1b8>)
 8011930:	4293      	cmp	r3, r2
 8011932:	d007      	beq.n	8011944 <HAL_GPIO_DeInit+0x80>
 8011934:	687b      	ldr	r3, [r7, #4]
 8011936:	4a52      	ldr	r2, [pc, #328]	@ (8011a80 <HAL_GPIO_DeInit+0x1bc>)
 8011938:	4293      	cmp	r3, r2
 801193a:	d101      	bne.n	8011940 <HAL_GPIO_DeInit+0x7c>
 801193c:	2305      	movs	r3, #5
 801193e:	e00a      	b.n	8011956 <HAL_GPIO_DeInit+0x92>
 8011940:	2306      	movs	r3, #6
 8011942:	e008      	b.n	8011956 <HAL_GPIO_DeInit+0x92>
 8011944:	2304      	movs	r3, #4
 8011946:	e006      	b.n	8011956 <HAL_GPIO_DeInit+0x92>
 8011948:	2303      	movs	r3, #3
 801194a:	e004      	b.n	8011956 <HAL_GPIO_DeInit+0x92>
 801194c:	2302      	movs	r3, #2
 801194e:	e002      	b.n	8011956 <HAL_GPIO_DeInit+0x92>
 8011950:	2301      	movs	r3, #1
 8011952:	e000      	b.n	8011956 <HAL_GPIO_DeInit+0x92>
 8011954:	2300      	movs	r3, #0
 8011956:	697a      	ldr	r2, [r7, #20]
 8011958:	f002 0203 	and.w	r2, r2, #3
 801195c:	0092      	lsls	r2, r2, #2
 801195e:	4093      	lsls	r3, r2
 8011960:	68fa      	ldr	r2, [r7, #12]
 8011962:	429a      	cmp	r2, r3
 8011964:	d132      	bne.n	80119cc <HAL_GPIO_DeInit+0x108>
      {
        /* Clear EXTI line configuration */
        EXTI->IMR1 &= ~(iocurrent);
 8011966:	4b47      	ldr	r3, [pc, #284]	@ (8011a84 <HAL_GPIO_DeInit+0x1c0>)
 8011968:	681a      	ldr	r2, [r3, #0]
 801196a:	693b      	ldr	r3, [r7, #16]
 801196c:	43db      	mvns	r3, r3
 801196e:	4945      	ldr	r1, [pc, #276]	@ (8011a84 <HAL_GPIO_DeInit+0x1c0>)
 8011970:	4013      	ands	r3, r2
 8011972:	600b      	str	r3, [r1, #0]
        EXTI->EMR1 &= ~(iocurrent);
 8011974:	4b43      	ldr	r3, [pc, #268]	@ (8011a84 <HAL_GPIO_DeInit+0x1c0>)
 8011976:	685a      	ldr	r2, [r3, #4]
 8011978:	693b      	ldr	r3, [r7, #16]
 801197a:	43db      	mvns	r3, r3
 801197c:	4941      	ldr	r1, [pc, #260]	@ (8011a84 <HAL_GPIO_DeInit+0x1c0>)
 801197e:	4013      	ands	r3, r2
 8011980:	604b      	str	r3, [r1, #4]

        /* Clear Rising Falling edge configuration */
        EXTI->FTSR1 &= ~(iocurrent);
 8011982:	4b40      	ldr	r3, [pc, #256]	@ (8011a84 <HAL_GPIO_DeInit+0x1c0>)
 8011984:	68da      	ldr	r2, [r3, #12]
 8011986:	693b      	ldr	r3, [r7, #16]
 8011988:	43db      	mvns	r3, r3
 801198a:	493e      	ldr	r1, [pc, #248]	@ (8011a84 <HAL_GPIO_DeInit+0x1c0>)
 801198c:	4013      	ands	r3, r2
 801198e:	60cb      	str	r3, [r1, #12]
        EXTI->RTSR1 &= ~(iocurrent);
 8011990:	4b3c      	ldr	r3, [pc, #240]	@ (8011a84 <HAL_GPIO_DeInit+0x1c0>)
 8011992:	689a      	ldr	r2, [r3, #8]
 8011994:	693b      	ldr	r3, [r7, #16]
 8011996:	43db      	mvns	r3, r3
 8011998:	493a      	ldr	r1, [pc, #232]	@ (8011a84 <HAL_GPIO_DeInit+0x1c0>)
 801199a:	4013      	ands	r3, r2
 801199c:	608b      	str	r3, [r1, #8]

        tmp = 0x0FUL << (4U * (position & 0x03U));
 801199e:	697b      	ldr	r3, [r7, #20]
 80119a0:	f003 0303 	and.w	r3, r3, #3
 80119a4:	009b      	lsls	r3, r3, #2
 80119a6:	220f      	movs	r2, #15
 80119a8:	fa02 f303 	lsl.w	r3, r2, r3
 80119ac:	60fb      	str	r3, [r7, #12]
        SYSCFG->EXTICR[position >> 2U] &= ~tmp;
 80119ae:	4a2f      	ldr	r2, [pc, #188]	@ (8011a6c <HAL_GPIO_DeInit+0x1a8>)
 80119b0:	697b      	ldr	r3, [r7, #20]
 80119b2:	089b      	lsrs	r3, r3, #2
 80119b4:	3302      	adds	r3, #2
 80119b6:	f852 1023 	ldr.w	r1, [r2, r3, lsl #2]
 80119ba:	68fb      	ldr	r3, [r7, #12]
 80119bc:	43da      	mvns	r2, r3
 80119be:	482b      	ldr	r0, [pc, #172]	@ (8011a6c <HAL_GPIO_DeInit+0x1a8>)
 80119c0:	697b      	ldr	r3, [r7, #20]
 80119c2:	089b      	lsrs	r3, r3, #2
 80119c4:	400a      	ands	r2, r1
 80119c6:	3302      	adds	r3, #2
 80119c8:	f840 2023 	str.w	r2, [r0, r3, lsl #2]
      }

      /*------------------------- GPIO Mode Configuration --------------------*/
      /* Configure IO in Analog Mode */
      GPIOx->MODER |= (GPIO_MODER_MODE0 << (position * 2u));
 80119cc:	687b      	ldr	r3, [r7, #4]
 80119ce:	681a      	ldr	r2, [r3, #0]
 80119d0:	697b      	ldr	r3, [r7, #20]
 80119d2:	005b      	lsls	r3, r3, #1
 80119d4:	2103      	movs	r1, #3
 80119d6:	fa01 f303 	lsl.w	r3, r1, r3
 80119da:	431a      	orrs	r2, r3
 80119dc:	687b      	ldr	r3, [r7, #4]
 80119de:	601a      	str	r2, [r3, #0]

      /* Configure the default Alternate Function in current IO */
      GPIOx->AFR[position >> 3u] &= ~(0xFu << ((position & 0x07u) * 4u));
 80119e0:	697b      	ldr	r3, [r7, #20]
 80119e2:	08da      	lsrs	r2, r3, #3
 80119e4:	687b      	ldr	r3, [r7, #4]
 80119e6:	3208      	adds	r2, #8
 80119e8:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 80119ec:	697b      	ldr	r3, [r7, #20]
 80119ee:	f003 0307 	and.w	r3, r3, #7
 80119f2:	009b      	lsls	r3, r3, #2
 80119f4:	220f      	movs	r2, #15
 80119f6:	fa02 f303 	lsl.w	r3, r2, r3
 80119fa:	43db      	mvns	r3, r3
 80119fc:	697a      	ldr	r2, [r7, #20]
 80119fe:	08d2      	lsrs	r2, r2, #3
 8011a00:	4019      	ands	r1, r3
 8011a02:	687b      	ldr	r3, [r7, #4]
 8011a04:	3208      	adds	r2, #8
 8011a06:	f843 1022 	str.w	r1, [r3, r2, lsl #2]

      /* Deactivate the Pull-up and Pull-down resistor for the current IO */
      GPIOx->PUPDR &= ~(GPIO_PUPDR_PUPD0 << (position * 2u));
 8011a0a:	687b      	ldr	r3, [r7, #4]
 8011a0c:	68da      	ldr	r2, [r3, #12]
 8011a0e:	697b      	ldr	r3, [r7, #20]
 8011a10:	005b      	lsls	r3, r3, #1
 8011a12:	2103      	movs	r1, #3
 8011a14:	fa01 f303 	lsl.w	r3, r1, r3
 8011a18:	43db      	mvns	r3, r3
 8011a1a:	401a      	ands	r2, r3
 8011a1c:	687b      	ldr	r3, [r7, #4]
 8011a1e:	60da      	str	r2, [r3, #12]

      /* Configure the default value IO Output Type */
      GPIOx->OTYPER  &= ~(GPIO_OTYPER_OT0 << position);
 8011a20:	687b      	ldr	r3, [r7, #4]
 8011a22:	685a      	ldr	r2, [r3, #4]
 8011a24:	2101      	movs	r1, #1
 8011a26:	697b      	ldr	r3, [r7, #20]
 8011a28:	fa01 f303 	lsl.w	r3, r1, r3
 8011a2c:	43db      	mvns	r3, r3
 8011a2e:	401a      	ands	r2, r3
 8011a30:	687b      	ldr	r3, [r7, #4]
 8011a32:	605a      	str	r2, [r3, #4]

      /* Configure the default value for IO Speed */
      GPIOx->OSPEEDR &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 8011a34:	687b      	ldr	r3, [r7, #4]
 8011a36:	689a      	ldr	r2, [r3, #8]
 8011a38:	697b      	ldr	r3, [r7, #20]
 8011a3a:	005b      	lsls	r3, r3, #1
 8011a3c:	2103      	movs	r1, #3
 8011a3e:	fa01 f303 	lsl.w	r3, r1, r3
 8011a42:	43db      	mvns	r3, r3
 8011a44:	401a      	ands	r2, r3
 8011a46:	687b      	ldr	r3, [r7, #4]
 8011a48:	609a      	str	r2, [r3, #8]
    }

    position++;
 8011a4a:	697b      	ldr	r3, [r7, #20]
 8011a4c:	3301      	adds	r3, #1
 8011a4e:	617b      	str	r3, [r7, #20]
  while ((GPIO_Pin >> position) != 0U)
 8011a50:	683a      	ldr	r2, [r7, #0]
 8011a52:	697b      	ldr	r3, [r7, #20]
 8011a54:	fa22 f303 	lsr.w	r3, r2, r3
 8011a58:	2b00      	cmp	r3, #0
 8011a5a:	f47f af3b 	bne.w	80118d4 <HAL_GPIO_DeInit+0x10>
  }
}
 8011a5e:	bf00      	nop
 8011a60:	bf00      	nop
 8011a62:	371c      	adds	r7, #28
 8011a64:	46bd      	mov	sp, r7
 8011a66:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011a6a:	4770      	bx	lr
 8011a6c:	40010000 	.word	0x40010000
 8011a70:	48000400 	.word	0x48000400
 8011a74:	48000800 	.word	0x48000800
 8011a78:	48000c00 	.word	0x48000c00
 8011a7c:	48001000 	.word	0x48001000
 8011a80:	48001400 	.word	0x48001400
 8011a84:	40010400 	.word	0x40010400

08011a88 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be any combination of GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 8011a88:	b480      	push	{r7}
 8011a8a:	b085      	sub	sp, #20
 8011a8c:	af00      	add	r7, sp, #0
 8011a8e:	6078      	str	r0, [r7, #4]
 8011a90:	460b      	mov	r3, r1
 8011a92:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != 0x00U)
 8011a94:	687b      	ldr	r3, [r7, #4]
 8011a96:	691a      	ldr	r2, [r3, #16]
 8011a98:	887b      	ldrh	r3, [r7, #2]
 8011a9a:	4013      	ands	r3, r2
 8011a9c:	2b00      	cmp	r3, #0
 8011a9e:	d002      	beq.n	8011aa6 <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8011aa0:	2301      	movs	r3, #1
 8011aa2:	73fb      	strb	r3, [r7, #15]
 8011aa4:	e001      	b.n	8011aaa <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 8011aa6:	2300      	movs	r3, #0
 8011aa8:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 8011aaa:	7bfb      	ldrb	r3, [r7, #15]
}
 8011aac:	4618      	mov	r0, r3
 8011aae:	3714      	adds	r7, #20
 8011ab0:	46bd      	mov	sp, r7
 8011ab2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011ab6:	4770      	bx	lr

08011ab8 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8011ab8:	b480      	push	{r7}
 8011aba:	b083      	sub	sp, #12
 8011abc:	af00      	add	r7, sp, #0
 8011abe:	6078      	str	r0, [r7, #4]
 8011ac0:	460b      	mov	r3, r1
 8011ac2:	807b      	strh	r3, [r7, #2]
 8011ac4:	4613      	mov	r3, r2
 8011ac6:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8011ac8:	787b      	ldrb	r3, [r7, #1]
 8011aca:	2b00      	cmp	r3, #0
 8011acc:	d003      	beq.n	8011ad6 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8011ace:	887a      	ldrh	r2, [r7, #2]
 8011ad0:	687b      	ldr	r3, [r7, #4]
 8011ad2:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8011ad4:	e002      	b.n	8011adc <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 8011ad6:	887a      	ldrh	r2, [r7, #2]
 8011ad8:	687b      	ldr	r3, [r7, #4]
 8011ada:	629a      	str	r2, [r3, #40]	@ 0x28
}
 8011adc:	bf00      	nop
 8011ade:	370c      	adds	r7, #12
 8011ae0:	46bd      	mov	sp, r7
 8011ae2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011ae6:	4770      	bx	lr

08011ae8 <HAL_GPIO_TogglePin>:
  * @param  GPIO_Pin specifies the pin to be toggled.
  *         This parameter can be any combination of GPIO_PIN_x where x can be (0..15).
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 8011ae8:	b480      	push	{r7}
 8011aea:	b085      	sub	sp, #20
 8011aec:	af00      	add	r7, sp, #0
 8011aee:	6078      	str	r0, [r7, #4]
 8011af0:	460b      	mov	r3, r1
 8011af2:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 8011af4:	687b      	ldr	r3, [r7, #4]
 8011af6:	695b      	ldr	r3, [r3, #20]
 8011af8:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 8011afa:	887a      	ldrh	r2, [r7, #2]
 8011afc:	68fb      	ldr	r3, [r7, #12]
 8011afe:	4013      	ands	r3, r2
 8011b00:	041a      	lsls	r2, r3, #16
 8011b02:	68fb      	ldr	r3, [r7, #12]
 8011b04:	43d9      	mvns	r1, r3
 8011b06:	887b      	ldrh	r3, [r7, #2]
 8011b08:	400b      	ands	r3, r1
 8011b0a:	431a      	orrs	r2, r3
 8011b0c:	687b      	ldr	r3, [r7, #4]
 8011b0e:	619a      	str	r2, [r3, #24]
}
 8011b10:	bf00      	nop
 8011b12:	3714      	adds	r7, #20
 8011b14:	46bd      	mov	sp, r7
 8011b16:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011b1a:	4770      	bx	lr

08011b1c <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8011b1c:	b580      	push	{r7, lr}
 8011b1e:	b082      	sub	sp, #8
 8011b20:	af00      	add	r7, sp, #0
 8011b22:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8011b24:	687b      	ldr	r3, [r7, #4]
 8011b26:	2b00      	cmp	r3, #0
 8011b28:	d101      	bne.n	8011b2e <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8011b2a:	2301      	movs	r3, #1
 8011b2c:	e081      	b.n	8011c32 <HAL_I2C_Init+0x116>
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_OWN_ADDRESS2_MASK(hi2c->Init.OwnAddress2Masks));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8011b2e:	687b      	ldr	r3, [r7, #4]
 8011b30:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8011b34:	b2db      	uxtb	r3, r3
 8011b36:	2b00      	cmp	r3, #0
 8011b38:	d106      	bne.n	8011b48 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8011b3a:	687b      	ldr	r3, [r7, #4]
 8011b3c:	2200      	movs	r2, #0
 8011b3e:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2C_MspInit(hi2c);
 8011b42:	6878      	ldr	r0, [r7, #4]
 8011b44:	f7fc fc8a 	bl	800e45c <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8011b48:	687b      	ldr	r3, [r7, #4]
 8011b4a:	2224      	movs	r2, #36	@ 0x24
 8011b4c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8011b50:	687b      	ldr	r3, [r7, #4]
 8011b52:	681b      	ldr	r3, [r3, #0]
 8011b54:	681a      	ldr	r2, [r3, #0]
 8011b56:	687b      	ldr	r3, [r7, #4]
 8011b58:	681b      	ldr	r3, [r3, #0]
 8011b5a:	f022 0201 	bic.w	r2, r2, #1
 8011b5e:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx TIMINGR Configuration ------------------*/
  /* Configure I2Cx: Frequency range */
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 8011b60:	687b      	ldr	r3, [r7, #4]
 8011b62:	685a      	ldr	r2, [r3, #4]
 8011b64:	687b      	ldr	r3, [r7, #4]
 8011b66:	681b      	ldr	r3, [r3, #0]
 8011b68:	f022 6270 	bic.w	r2, r2, #251658240	@ 0xf000000
 8011b6c:	611a      	str	r2, [r3, #16]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Disable Own Address1 before set the Own Address1 configuration */
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 8011b6e:	687b      	ldr	r3, [r7, #4]
 8011b70:	681b      	ldr	r3, [r3, #0]
 8011b72:	689a      	ldr	r2, [r3, #8]
 8011b74:	687b      	ldr	r3, [r7, #4]
 8011b76:	681b      	ldr	r3, [r3, #0]
 8011b78:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8011b7c:	609a      	str	r2, [r3, #8]

  /* Configure I2Cx: Own Address1 and ack own address1 mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8011b7e:	687b      	ldr	r3, [r7, #4]
 8011b80:	68db      	ldr	r3, [r3, #12]
 8011b82:	2b01      	cmp	r3, #1
 8011b84:	d107      	bne.n	8011b96 <HAL_I2C_Init+0x7a>
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 8011b86:	687b      	ldr	r3, [r7, #4]
 8011b88:	689a      	ldr	r2, [r3, #8]
 8011b8a:	687b      	ldr	r3, [r7, #4]
 8011b8c:	681b      	ldr	r3, [r3, #0]
 8011b8e:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8011b92:	609a      	str	r2, [r3, #8]
 8011b94:	e006      	b.n	8011ba4 <HAL_I2C_Init+0x88>
  }
  else /* I2C_ADDRESSINGMODE_10BIT */
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 8011b96:	687b      	ldr	r3, [r7, #4]
 8011b98:	689a      	ldr	r2, [r3, #8]
 8011b9a:	687b      	ldr	r3, [r7, #4]
 8011b9c:	681b      	ldr	r3, [r3, #0]
 8011b9e:	f442 4204 	orr.w	r2, r2, #33792	@ 0x8400
 8011ba2:	609a      	str	r2, [r3, #8]
  }

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Addressing Master mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 8011ba4:	687b      	ldr	r3, [r7, #4]
 8011ba6:	68db      	ldr	r3, [r3, #12]
 8011ba8:	2b02      	cmp	r3, #2
 8011baa:	d104      	bne.n	8011bb6 <HAL_I2C_Init+0x9a>
  {
    hi2c->Instance->CR2 = (I2C_CR2_ADD10);
 8011bac:	687b      	ldr	r3, [r7, #4]
 8011bae:	681b      	ldr	r3, [r3, #0]
 8011bb0:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8011bb4:	605a      	str	r2, [r3, #4]
  }
  /* Enable the AUTOEND by default, and enable NACK (should be disable only during Slave process */
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 8011bb6:	687b      	ldr	r3, [r7, #4]
 8011bb8:	681b      	ldr	r3, [r3, #0]
 8011bba:	685b      	ldr	r3, [r3, #4]
 8011bbc:	687a      	ldr	r2, [r7, #4]
 8011bbe:	6812      	ldr	r2, [r2, #0]
 8011bc0:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 8011bc4:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8011bc8:	6053      	str	r3, [r2, #4]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Disable Own Address2 before set the Own Address2 configuration */
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 8011bca:	687b      	ldr	r3, [r7, #4]
 8011bcc:	681b      	ldr	r3, [r3, #0]
 8011bce:	68da      	ldr	r2, [r3, #12]
 8011bd0:	687b      	ldr	r3, [r7, #4]
 8011bd2:	681b      	ldr	r3, [r3, #0]
 8011bd4:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8011bd8:	60da      	str	r2, [r3, #12]

  /* Configure I2Cx: Dual mode and Own Address2 */
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 8011bda:	687b      	ldr	r3, [r7, #4]
 8011bdc:	691a      	ldr	r2, [r3, #16]
 8011bde:	687b      	ldr	r3, [r7, #4]
 8011be0:	695b      	ldr	r3, [r3, #20]
 8011be2:	ea42 0103 	orr.w	r1, r2, r3
                          (hi2c->Init.OwnAddress2Masks << 8));
 8011be6:	687b      	ldr	r3, [r7, #4]
 8011be8:	699b      	ldr	r3, [r3, #24]
 8011bea:	021a      	lsls	r2, r3, #8
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 8011bec:	687b      	ldr	r3, [r7, #4]
 8011bee:	681b      	ldr	r3, [r3, #0]
 8011bf0:	430a      	orrs	r2, r1
 8011bf2:	60da      	str	r2, [r3, #12]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 8011bf4:	687b      	ldr	r3, [r7, #4]
 8011bf6:	69d9      	ldr	r1, [r3, #28]
 8011bf8:	687b      	ldr	r3, [r7, #4]
 8011bfa:	6a1a      	ldr	r2, [r3, #32]
 8011bfc:	687b      	ldr	r3, [r7, #4]
 8011bfe:	681b      	ldr	r3, [r3, #0]
 8011c00:	430a      	orrs	r2, r1
 8011c02:	601a      	str	r2, [r3, #0]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8011c04:	687b      	ldr	r3, [r7, #4]
 8011c06:	681b      	ldr	r3, [r3, #0]
 8011c08:	681a      	ldr	r2, [r3, #0]
 8011c0a:	687b      	ldr	r3, [r7, #4]
 8011c0c:	681b      	ldr	r3, [r3, #0]
 8011c0e:	f042 0201 	orr.w	r2, r2, #1
 8011c12:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8011c14:	687b      	ldr	r3, [r7, #4]
 8011c16:	2200      	movs	r2, #0
 8011c18:	645a      	str	r2, [r3, #68]	@ 0x44
  hi2c->State = HAL_I2C_STATE_READY;
 8011c1a:	687b      	ldr	r3, [r7, #4]
 8011c1c:	2220      	movs	r2, #32
 8011c1e:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  hi2c->PreviousState = I2C_STATE_NONE;
 8011c22:	687b      	ldr	r3, [r7, #4]
 8011c24:	2200      	movs	r2, #0
 8011c26:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8011c28:	687b      	ldr	r3, [r7, #4]
 8011c2a:	2200      	movs	r2, #0
 8011c2c:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

  return HAL_OK;
 8011c30:	2300      	movs	r3, #0
}
 8011c32:	4618      	mov	r0, r3
 8011c34:	3708      	adds	r7, #8
 8011c36:	46bd      	mov	sp, r7
 8011c38:	bd80      	pop	{r7, pc}

08011c3a <HAL_I2C_DeInit>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_DeInit(I2C_HandleTypeDef *hi2c)
{
 8011c3a:	b580      	push	{r7, lr}
 8011c3c:	b082      	sub	sp, #8
 8011c3e:	af00      	add	r7, sp, #0
 8011c40:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8011c42:	687b      	ldr	r3, [r7, #4]
 8011c44:	2b00      	cmp	r3, #0
 8011c46:	d101      	bne.n	8011c4c <HAL_I2C_DeInit+0x12>
  {
    return HAL_ERROR;
 8011c48:	2301      	movs	r3, #1
 8011c4a:	e021      	b.n	8011c90 <HAL_I2C_DeInit+0x56>
  }

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));

  hi2c->State = HAL_I2C_STATE_BUSY;
 8011c4c:	687b      	ldr	r3, [r7, #4]
 8011c4e:	2224      	movs	r2, #36	@ 0x24
 8011c50:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the I2C Peripheral Clock */
  __HAL_I2C_DISABLE(hi2c);
 8011c54:	687b      	ldr	r3, [r7, #4]
 8011c56:	681b      	ldr	r3, [r3, #0]
 8011c58:	681a      	ldr	r2, [r3, #0]
 8011c5a:	687b      	ldr	r3, [r7, #4]
 8011c5c:	681b      	ldr	r3, [r3, #0]
 8011c5e:	f022 0201 	bic.w	r2, r2, #1
 8011c62:	601a      	str	r2, [r3, #0]

  /* DeInit the low level hardware: GPIO, CLOCK, NVIC */
  hi2c->MspDeInitCallback(hi2c);
#else
  /* DeInit the low level hardware: GPIO, CLOCK, NVIC */
  HAL_I2C_MspDeInit(hi2c);
 8011c64:	6878      	ldr	r0, [r7, #4]
 8011c66:	f7fc fd03 	bl	800e670 <HAL_I2C_MspDeInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8011c6a:	687b      	ldr	r3, [r7, #4]
 8011c6c:	2200      	movs	r2, #0
 8011c6e:	645a      	str	r2, [r3, #68]	@ 0x44
  hi2c->State = HAL_I2C_STATE_RESET;
 8011c70:	687b      	ldr	r3, [r7, #4]
 8011c72:	2200      	movs	r2, #0
 8011c74:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  hi2c->PreviousState = I2C_STATE_NONE;
 8011c78:	687b      	ldr	r3, [r7, #4]
 8011c7a:	2200      	movs	r2, #0
 8011c7c:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8011c7e:	687b      	ldr	r3, [r7, #4]
 8011c80:	2200      	movs	r2, #0
 8011c82:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

  /* Release Lock */
  __HAL_UNLOCK(hi2c);
 8011c86:	687b      	ldr	r3, [r7, #4]
 8011c88:	2200      	movs	r2, #0
 8011c8a:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

  return HAL_OK;
 8011c8e:	2300      	movs	r3, #0
}
 8011c90:	4618      	mov	r0, r3
 8011c92:	3708      	adds	r7, #8
 8011c94:	46bd      	mov	sp, r7
 8011c96:	bd80      	pop	{r7, pc}

08011c98 <HAL_I2C_Master_Transmit>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Transmit(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData,
                                          uint16_t Size, uint32_t Timeout)
{
 8011c98:	b580      	push	{r7, lr}
 8011c9a:	b088      	sub	sp, #32
 8011c9c:	af02      	add	r7, sp, #8
 8011c9e:	60f8      	str	r0, [r7, #12]
 8011ca0:	607a      	str	r2, [r7, #4]
 8011ca2:	461a      	mov	r2, r3
 8011ca4:	460b      	mov	r3, r1
 8011ca6:	817b      	strh	r3, [r7, #10]
 8011ca8:	4613      	mov	r3, r2
 8011caa:	813b      	strh	r3, [r7, #8]
  uint32_t tickstart;

  if (hi2c->State == HAL_I2C_STATE_READY)
 8011cac:	68fb      	ldr	r3, [r7, #12]
 8011cae:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8011cb2:	b2db      	uxtb	r3, r3
 8011cb4:	2b20      	cmp	r3, #32
 8011cb6:	f040 80da 	bne.w	8011e6e <HAL_I2C_Master_Transmit+0x1d6>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8011cba:	68fb      	ldr	r3, [r7, #12]
 8011cbc:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8011cc0:	2b01      	cmp	r3, #1
 8011cc2:	d101      	bne.n	8011cc8 <HAL_I2C_Master_Transmit+0x30>
 8011cc4:	2302      	movs	r3, #2
 8011cc6:	e0d3      	b.n	8011e70 <HAL_I2C_Master_Transmit+0x1d8>
 8011cc8:	68fb      	ldr	r3, [r7, #12]
 8011cca:	2201      	movs	r2, #1
 8011ccc:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 8011cd0:	f7fc ff88 	bl	800ebe4 <HAL_GetTick>
 8011cd4:	6178      	str	r0, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 8011cd6:	697b      	ldr	r3, [r7, #20]
 8011cd8:	9300      	str	r3, [sp, #0]
 8011cda:	2319      	movs	r3, #25
 8011cdc:	2201      	movs	r2, #1
 8011cde:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8011ce2:	68f8      	ldr	r0, [r7, #12]
 8011ce4:	f000 fa00 	bl	80120e8 <I2C_WaitOnFlagUntilTimeout>
 8011ce8:	4603      	mov	r3, r0
 8011cea:	2b00      	cmp	r3, #0
 8011cec:	d001      	beq.n	8011cf2 <HAL_I2C_Master_Transmit+0x5a>
    {
      return HAL_ERROR;
 8011cee:	2301      	movs	r3, #1
 8011cf0:	e0be      	b.n	8011e70 <HAL_I2C_Master_Transmit+0x1d8>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 8011cf2:	68fb      	ldr	r3, [r7, #12]
 8011cf4:	2221      	movs	r2, #33	@ 0x21
 8011cf6:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode      = HAL_I2C_MODE_MASTER;
 8011cfa:	68fb      	ldr	r3, [r7, #12]
 8011cfc:	2210      	movs	r2, #16
 8011cfe:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8011d02:	68fb      	ldr	r3, [r7, #12]
 8011d04:	2200      	movs	r2, #0
 8011d06:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 8011d08:	68fb      	ldr	r3, [r7, #12]
 8011d0a:	687a      	ldr	r2, [r7, #4]
 8011d0c:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount = Size;
 8011d0e:	68fb      	ldr	r3, [r7, #12]
 8011d10:	893a      	ldrh	r2, [r7, #8]
 8011d12:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferISR   = NULL;
 8011d14:	68fb      	ldr	r3, [r7, #12]
 8011d16:	2200      	movs	r2, #0
 8011d18:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Send Slave Address */
    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8011d1a:	68fb      	ldr	r3, [r7, #12]
 8011d1c:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8011d1e:	b29b      	uxth	r3, r3
 8011d20:	2bff      	cmp	r3, #255	@ 0xff
 8011d22:	d90e      	bls.n	8011d42 <HAL_I2C_Master_Transmit+0xaa>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 8011d24:	68fb      	ldr	r3, [r7, #12]
 8011d26:	22ff      	movs	r2, #255	@ 0xff
 8011d28:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 8011d2a:	68fb      	ldr	r3, [r7, #12]
 8011d2c:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8011d2e:	b2da      	uxtb	r2, r3
 8011d30:	8979      	ldrh	r1, [r7, #10]
 8011d32:	4b51      	ldr	r3, [pc, #324]	@ (8011e78 <HAL_I2C_Master_Transmit+0x1e0>)
 8011d34:	9300      	str	r3, [sp, #0]
 8011d36:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8011d3a:	68f8      	ldr	r0, [r7, #12]
 8011d3c:	f000 fbf6 	bl	801252c <I2C_TransferConfig>
 8011d40:	e06c      	b.n	8011e1c <HAL_I2C_Master_Transmit+0x184>
                         I2C_GENERATE_START_WRITE);
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 8011d42:	68fb      	ldr	r3, [r7, #12]
 8011d44:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8011d46:	b29a      	uxth	r2, r3
 8011d48:	68fb      	ldr	r3, [r7, #12]
 8011d4a:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8011d4c:	68fb      	ldr	r3, [r7, #12]
 8011d4e:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8011d50:	b2da      	uxtb	r2, r3
 8011d52:	8979      	ldrh	r1, [r7, #10]
 8011d54:	4b48      	ldr	r3, [pc, #288]	@ (8011e78 <HAL_I2C_Master_Transmit+0x1e0>)
 8011d56:	9300      	str	r3, [sp, #0]
 8011d58:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8011d5c:	68f8      	ldr	r0, [r7, #12]
 8011d5e:	f000 fbe5 	bl	801252c <I2C_TransferConfig>
                         I2C_GENERATE_START_WRITE);
    }

    while (hi2c->XferCount > 0U)
 8011d62:	e05b      	b.n	8011e1c <HAL_I2C_Master_Transmit+0x184>
    {
      /* Wait until TXIS flag is set */
      if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8011d64:	697a      	ldr	r2, [r7, #20]
 8011d66:	6a39      	ldr	r1, [r7, #32]
 8011d68:	68f8      	ldr	r0, [r7, #12]
 8011d6a:	f000 f9fd 	bl	8012168 <I2C_WaitOnTXISFlagUntilTimeout>
 8011d6e:	4603      	mov	r3, r0
 8011d70:	2b00      	cmp	r3, #0
 8011d72:	d001      	beq.n	8011d78 <HAL_I2C_Master_Transmit+0xe0>
      {
        return HAL_ERROR;
 8011d74:	2301      	movs	r3, #1
 8011d76:	e07b      	b.n	8011e70 <HAL_I2C_Master_Transmit+0x1d8>
      }
      /* Write data to TXDR */
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 8011d78:	68fb      	ldr	r3, [r7, #12]
 8011d7a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8011d7c:	781a      	ldrb	r2, [r3, #0]
 8011d7e:	68fb      	ldr	r3, [r7, #12]
 8011d80:	681b      	ldr	r3, [r3, #0]
 8011d82:	629a      	str	r2, [r3, #40]	@ 0x28

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8011d84:	68fb      	ldr	r3, [r7, #12]
 8011d86:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8011d88:	1c5a      	adds	r2, r3, #1
 8011d8a:	68fb      	ldr	r3, [r7, #12]
 8011d8c:	625a      	str	r2, [r3, #36]	@ 0x24

      hi2c->XferCount--;
 8011d8e:	68fb      	ldr	r3, [r7, #12]
 8011d90:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8011d92:	b29b      	uxth	r3, r3
 8011d94:	3b01      	subs	r3, #1
 8011d96:	b29a      	uxth	r2, r3
 8011d98:	68fb      	ldr	r3, [r7, #12]
 8011d9a:	855a      	strh	r2, [r3, #42]	@ 0x2a
      hi2c->XferSize--;
 8011d9c:	68fb      	ldr	r3, [r7, #12]
 8011d9e:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8011da0:	3b01      	subs	r3, #1
 8011da2:	b29a      	uxth	r2, r3
 8011da4:	68fb      	ldr	r3, [r7, #12]
 8011da6:	851a      	strh	r2, [r3, #40]	@ 0x28

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 8011da8:	68fb      	ldr	r3, [r7, #12]
 8011daa:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8011dac:	b29b      	uxth	r3, r3
 8011dae:	2b00      	cmp	r3, #0
 8011db0:	d034      	beq.n	8011e1c <HAL_I2C_Master_Transmit+0x184>
 8011db2:	68fb      	ldr	r3, [r7, #12]
 8011db4:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8011db6:	2b00      	cmp	r3, #0
 8011db8:	d130      	bne.n	8011e1c <HAL_I2C_Master_Transmit+0x184>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 8011dba:	697b      	ldr	r3, [r7, #20]
 8011dbc:	9300      	str	r3, [sp, #0]
 8011dbe:	6a3b      	ldr	r3, [r7, #32]
 8011dc0:	2200      	movs	r2, #0
 8011dc2:	2180      	movs	r1, #128	@ 0x80
 8011dc4:	68f8      	ldr	r0, [r7, #12]
 8011dc6:	f000 f98f 	bl	80120e8 <I2C_WaitOnFlagUntilTimeout>
 8011dca:	4603      	mov	r3, r0
 8011dcc:	2b00      	cmp	r3, #0
 8011dce:	d001      	beq.n	8011dd4 <HAL_I2C_Master_Transmit+0x13c>
        {
          return HAL_ERROR;
 8011dd0:	2301      	movs	r3, #1
 8011dd2:	e04d      	b.n	8011e70 <HAL_I2C_Master_Transmit+0x1d8>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8011dd4:	68fb      	ldr	r3, [r7, #12]
 8011dd6:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8011dd8:	b29b      	uxth	r3, r3
 8011dda:	2bff      	cmp	r3, #255	@ 0xff
 8011ddc:	d90e      	bls.n	8011dfc <HAL_I2C_Master_Transmit+0x164>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 8011dde:	68fb      	ldr	r3, [r7, #12]
 8011de0:	22ff      	movs	r2, #255	@ 0xff
 8011de2:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 8011de4:	68fb      	ldr	r3, [r7, #12]
 8011de6:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8011de8:	b2da      	uxtb	r2, r3
 8011dea:	8979      	ldrh	r1, [r7, #10]
 8011dec:	2300      	movs	r3, #0
 8011dee:	9300      	str	r3, [sp, #0]
 8011df0:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8011df4:	68f8      	ldr	r0, [r7, #12]
 8011df6:	f000 fb99 	bl	801252c <I2C_TransferConfig>
 8011dfa:	e00f      	b.n	8011e1c <HAL_I2C_Master_Transmit+0x184>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 8011dfc:	68fb      	ldr	r3, [r7, #12]
 8011dfe:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8011e00:	b29a      	uxth	r2, r3
 8011e02:	68fb      	ldr	r3, [r7, #12]
 8011e04:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8011e06:	68fb      	ldr	r3, [r7, #12]
 8011e08:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8011e0a:	b2da      	uxtb	r2, r3
 8011e0c:	8979      	ldrh	r1, [r7, #10]
 8011e0e:	2300      	movs	r3, #0
 8011e10:	9300      	str	r3, [sp, #0]
 8011e12:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8011e16:	68f8      	ldr	r0, [r7, #12]
 8011e18:	f000 fb88 	bl	801252c <I2C_TransferConfig>
    while (hi2c->XferCount > 0U)
 8011e1c:	68fb      	ldr	r3, [r7, #12]
 8011e1e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8011e20:	b29b      	uxth	r3, r3
 8011e22:	2b00      	cmp	r3, #0
 8011e24:	d19e      	bne.n	8011d64 <HAL_I2C_Master_Transmit+0xcc>
      }
    }

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is set */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8011e26:	697a      	ldr	r2, [r7, #20]
 8011e28:	6a39      	ldr	r1, [r7, #32]
 8011e2a:	68f8      	ldr	r0, [r7, #12]
 8011e2c:	f000 f9dc 	bl	80121e8 <I2C_WaitOnSTOPFlagUntilTimeout>
 8011e30:	4603      	mov	r3, r0
 8011e32:	2b00      	cmp	r3, #0
 8011e34:	d001      	beq.n	8011e3a <HAL_I2C_Master_Transmit+0x1a2>
    {
      return HAL_ERROR;
 8011e36:	2301      	movs	r3, #1
 8011e38:	e01a      	b.n	8011e70 <HAL_I2C_Master_Transmit+0x1d8>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8011e3a:	68fb      	ldr	r3, [r7, #12]
 8011e3c:	681b      	ldr	r3, [r3, #0]
 8011e3e:	2220      	movs	r2, #32
 8011e40:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8011e42:	68fb      	ldr	r3, [r7, #12]
 8011e44:	681b      	ldr	r3, [r3, #0]
 8011e46:	6859      	ldr	r1, [r3, #4]
 8011e48:	68fb      	ldr	r3, [r7, #12]
 8011e4a:	681a      	ldr	r2, [r3, #0]
 8011e4c:	4b0b      	ldr	r3, [pc, #44]	@ (8011e7c <HAL_I2C_Master_Transmit+0x1e4>)
 8011e4e:	400b      	ands	r3, r1
 8011e50:	6053      	str	r3, [r2, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 8011e52:	68fb      	ldr	r3, [r7, #12]
 8011e54:	2220      	movs	r2, #32
 8011e56:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 8011e5a:	68fb      	ldr	r3, [r7, #12]
 8011e5c:	2200      	movs	r2, #0
 8011e5e:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8011e62:	68fb      	ldr	r3, [r7, #12]
 8011e64:	2200      	movs	r2, #0
 8011e66:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 8011e6a:	2300      	movs	r3, #0
 8011e6c:	e000      	b.n	8011e70 <HAL_I2C_Master_Transmit+0x1d8>
  }
  else
  {
    return HAL_BUSY;
 8011e6e:	2302      	movs	r3, #2
  }
}
 8011e70:	4618      	mov	r0, r3
 8011e72:	3718      	adds	r7, #24
 8011e74:	46bd      	mov	sp, r7
 8011e76:	bd80      	pop	{r7, pc}
 8011e78:	80002000 	.word	0x80002000
 8011e7c:	fe00e800 	.word	0xfe00e800

08011e80 <HAL_I2C_Master_Receive>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Receive(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData,
                                         uint16_t Size, uint32_t Timeout)
{
 8011e80:	b580      	push	{r7, lr}
 8011e82:	b088      	sub	sp, #32
 8011e84:	af02      	add	r7, sp, #8
 8011e86:	60f8      	str	r0, [r7, #12]
 8011e88:	607a      	str	r2, [r7, #4]
 8011e8a:	461a      	mov	r2, r3
 8011e8c:	460b      	mov	r3, r1
 8011e8e:	817b      	strh	r3, [r7, #10]
 8011e90:	4613      	mov	r3, r2
 8011e92:	813b      	strh	r3, [r7, #8]
  uint32_t tickstart;

  if (hi2c->State == HAL_I2C_STATE_READY)
 8011e94:	68fb      	ldr	r3, [r7, #12]
 8011e96:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8011e9a:	b2db      	uxtb	r3, r3
 8011e9c:	2b20      	cmp	r3, #32
 8011e9e:	f040 80db 	bne.w	8012058 <HAL_I2C_Master_Receive+0x1d8>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8011ea2:	68fb      	ldr	r3, [r7, #12]
 8011ea4:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8011ea8:	2b01      	cmp	r3, #1
 8011eaa:	d101      	bne.n	8011eb0 <HAL_I2C_Master_Receive+0x30>
 8011eac:	2302      	movs	r3, #2
 8011eae:	e0d4      	b.n	801205a <HAL_I2C_Master_Receive+0x1da>
 8011eb0:	68fb      	ldr	r3, [r7, #12]
 8011eb2:	2201      	movs	r2, #1
 8011eb4:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 8011eb8:	f7fc fe94 	bl	800ebe4 <HAL_GetTick>
 8011ebc:	6178      	str	r0, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 8011ebe:	697b      	ldr	r3, [r7, #20]
 8011ec0:	9300      	str	r3, [sp, #0]
 8011ec2:	2319      	movs	r3, #25
 8011ec4:	2201      	movs	r2, #1
 8011ec6:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8011eca:	68f8      	ldr	r0, [r7, #12]
 8011ecc:	f000 f90c 	bl	80120e8 <I2C_WaitOnFlagUntilTimeout>
 8011ed0:	4603      	mov	r3, r0
 8011ed2:	2b00      	cmp	r3, #0
 8011ed4:	d001      	beq.n	8011eda <HAL_I2C_Master_Receive+0x5a>
    {
      return HAL_ERROR;
 8011ed6:	2301      	movs	r3, #1
 8011ed8:	e0bf      	b.n	801205a <HAL_I2C_Master_Receive+0x1da>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 8011eda:	68fb      	ldr	r3, [r7, #12]
 8011edc:	2222      	movs	r2, #34	@ 0x22
 8011ede:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode      = HAL_I2C_MODE_MASTER;
 8011ee2:	68fb      	ldr	r3, [r7, #12]
 8011ee4:	2210      	movs	r2, #16
 8011ee6:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8011eea:	68fb      	ldr	r3, [r7, #12]
 8011eec:	2200      	movs	r2, #0
 8011eee:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 8011ef0:	68fb      	ldr	r3, [r7, #12]
 8011ef2:	687a      	ldr	r2, [r7, #4]
 8011ef4:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount = Size;
 8011ef6:	68fb      	ldr	r3, [r7, #12]
 8011ef8:	893a      	ldrh	r2, [r7, #8]
 8011efa:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferISR   = NULL;
 8011efc:	68fb      	ldr	r3, [r7, #12]
 8011efe:	2200      	movs	r2, #0
 8011f00:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Send Slave Address */
    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8011f02:	68fb      	ldr	r3, [r7, #12]
 8011f04:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8011f06:	b29b      	uxth	r3, r3
 8011f08:	2bff      	cmp	r3, #255	@ 0xff
 8011f0a:	d90e      	bls.n	8011f2a <HAL_I2C_Master_Receive+0xaa>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 8011f0c:	68fb      	ldr	r3, [r7, #12]
 8011f0e:	22ff      	movs	r2, #255	@ 0xff
 8011f10:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 8011f12:	68fb      	ldr	r3, [r7, #12]
 8011f14:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8011f16:	b2da      	uxtb	r2, r3
 8011f18:	8979      	ldrh	r1, [r7, #10]
 8011f1a:	4b52      	ldr	r3, [pc, #328]	@ (8012064 <HAL_I2C_Master_Receive+0x1e4>)
 8011f1c:	9300      	str	r3, [sp, #0]
 8011f1e:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8011f22:	68f8      	ldr	r0, [r7, #12]
 8011f24:	f000 fb02 	bl	801252c <I2C_TransferConfig>
 8011f28:	e06d      	b.n	8012006 <HAL_I2C_Master_Receive+0x186>
                         I2C_GENERATE_START_READ);
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 8011f2a:	68fb      	ldr	r3, [r7, #12]
 8011f2c:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8011f2e:	b29a      	uxth	r2, r3
 8011f30:	68fb      	ldr	r3, [r7, #12]
 8011f32:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8011f34:	68fb      	ldr	r3, [r7, #12]
 8011f36:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8011f38:	b2da      	uxtb	r2, r3
 8011f3a:	8979      	ldrh	r1, [r7, #10]
 8011f3c:	4b49      	ldr	r3, [pc, #292]	@ (8012064 <HAL_I2C_Master_Receive+0x1e4>)
 8011f3e:	9300      	str	r3, [sp, #0]
 8011f40:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8011f44:	68f8      	ldr	r0, [r7, #12]
 8011f46:	f000 faf1 	bl	801252c <I2C_TransferConfig>
                         I2C_GENERATE_START_READ);
    }

    while (hi2c->XferCount > 0U)
 8011f4a:	e05c      	b.n	8012006 <HAL_I2C_Master_Receive+0x186>
    {
      /* Wait until RXNE flag is set */
      if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8011f4c:	697a      	ldr	r2, [r7, #20]
 8011f4e:	6a39      	ldr	r1, [r7, #32]
 8011f50:	68f8      	ldr	r0, [r7, #12]
 8011f52:	f000 f985 	bl	8012260 <I2C_WaitOnRXNEFlagUntilTimeout>
 8011f56:	4603      	mov	r3, r0
 8011f58:	2b00      	cmp	r3, #0
 8011f5a:	d001      	beq.n	8011f60 <HAL_I2C_Master_Receive+0xe0>
      {
        return HAL_ERROR;
 8011f5c:	2301      	movs	r3, #1
 8011f5e:	e07c      	b.n	801205a <HAL_I2C_Master_Receive+0x1da>
      }

      /* Read data from RXDR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 8011f60:	68fb      	ldr	r3, [r7, #12]
 8011f62:	681b      	ldr	r3, [r3, #0]
 8011f64:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8011f66:	68fb      	ldr	r3, [r7, #12]
 8011f68:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8011f6a:	b2d2      	uxtb	r2, r2
 8011f6c:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8011f6e:	68fb      	ldr	r3, [r7, #12]
 8011f70:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8011f72:	1c5a      	adds	r2, r3, #1
 8011f74:	68fb      	ldr	r3, [r7, #12]
 8011f76:	625a      	str	r2, [r3, #36]	@ 0x24

      hi2c->XferSize--;
 8011f78:	68fb      	ldr	r3, [r7, #12]
 8011f7a:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8011f7c:	3b01      	subs	r3, #1
 8011f7e:	b29a      	uxth	r2, r3
 8011f80:	68fb      	ldr	r3, [r7, #12]
 8011f82:	851a      	strh	r2, [r3, #40]	@ 0x28
      hi2c->XferCount--;
 8011f84:	68fb      	ldr	r3, [r7, #12]
 8011f86:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8011f88:	b29b      	uxth	r3, r3
 8011f8a:	3b01      	subs	r3, #1
 8011f8c:	b29a      	uxth	r2, r3
 8011f8e:	68fb      	ldr	r3, [r7, #12]
 8011f90:	855a      	strh	r2, [r3, #42]	@ 0x2a

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 8011f92:	68fb      	ldr	r3, [r7, #12]
 8011f94:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8011f96:	b29b      	uxth	r3, r3
 8011f98:	2b00      	cmp	r3, #0
 8011f9a:	d034      	beq.n	8012006 <HAL_I2C_Master_Receive+0x186>
 8011f9c:	68fb      	ldr	r3, [r7, #12]
 8011f9e:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8011fa0:	2b00      	cmp	r3, #0
 8011fa2:	d130      	bne.n	8012006 <HAL_I2C_Master_Receive+0x186>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 8011fa4:	697b      	ldr	r3, [r7, #20]
 8011fa6:	9300      	str	r3, [sp, #0]
 8011fa8:	6a3b      	ldr	r3, [r7, #32]
 8011faa:	2200      	movs	r2, #0
 8011fac:	2180      	movs	r1, #128	@ 0x80
 8011fae:	68f8      	ldr	r0, [r7, #12]
 8011fb0:	f000 f89a 	bl	80120e8 <I2C_WaitOnFlagUntilTimeout>
 8011fb4:	4603      	mov	r3, r0
 8011fb6:	2b00      	cmp	r3, #0
 8011fb8:	d001      	beq.n	8011fbe <HAL_I2C_Master_Receive+0x13e>
        {
          return HAL_ERROR;
 8011fba:	2301      	movs	r3, #1
 8011fbc:	e04d      	b.n	801205a <HAL_I2C_Master_Receive+0x1da>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8011fbe:	68fb      	ldr	r3, [r7, #12]
 8011fc0:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8011fc2:	b29b      	uxth	r3, r3
 8011fc4:	2bff      	cmp	r3, #255	@ 0xff
 8011fc6:	d90e      	bls.n	8011fe6 <HAL_I2C_Master_Receive+0x166>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 8011fc8:	68fb      	ldr	r3, [r7, #12]
 8011fca:	22ff      	movs	r2, #255	@ 0xff
 8011fcc:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 8011fce:	68fb      	ldr	r3, [r7, #12]
 8011fd0:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8011fd2:	b2da      	uxtb	r2, r3
 8011fd4:	8979      	ldrh	r1, [r7, #10]
 8011fd6:	2300      	movs	r3, #0
 8011fd8:	9300      	str	r3, [sp, #0]
 8011fda:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8011fde:	68f8      	ldr	r0, [r7, #12]
 8011fe0:	f000 faa4 	bl	801252c <I2C_TransferConfig>
 8011fe4:	e00f      	b.n	8012006 <HAL_I2C_Master_Receive+0x186>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 8011fe6:	68fb      	ldr	r3, [r7, #12]
 8011fe8:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8011fea:	b29a      	uxth	r2, r3
 8011fec:	68fb      	ldr	r3, [r7, #12]
 8011fee:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8011ff0:	68fb      	ldr	r3, [r7, #12]
 8011ff2:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8011ff4:	b2da      	uxtb	r2, r3
 8011ff6:	8979      	ldrh	r1, [r7, #10]
 8011ff8:	2300      	movs	r3, #0
 8011ffa:	9300      	str	r3, [sp, #0]
 8011ffc:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8012000:	68f8      	ldr	r0, [r7, #12]
 8012002:	f000 fa93 	bl	801252c <I2C_TransferConfig>
    while (hi2c->XferCount > 0U)
 8012006:	68fb      	ldr	r3, [r7, #12]
 8012008:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 801200a:	b29b      	uxth	r3, r3
 801200c:	2b00      	cmp	r3, #0
 801200e:	d19d      	bne.n	8011f4c <HAL_I2C_Master_Receive+0xcc>
      }
    }

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is set */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8012010:	697a      	ldr	r2, [r7, #20]
 8012012:	6a39      	ldr	r1, [r7, #32]
 8012014:	68f8      	ldr	r0, [r7, #12]
 8012016:	f000 f8e7 	bl	80121e8 <I2C_WaitOnSTOPFlagUntilTimeout>
 801201a:	4603      	mov	r3, r0
 801201c:	2b00      	cmp	r3, #0
 801201e:	d001      	beq.n	8012024 <HAL_I2C_Master_Receive+0x1a4>
    {
      return HAL_ERROR;
 8012020:	2301      	movs	r3, #1
 8012022:	e01a      	b.n	801205a <HAL_I2C_Master_Receive+0x1da>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8012024:	68fb      	ldr	r3, [r7, #12]
 8012026:	681b      	ldr	r3, [r3, #0]
 8012028:	2220      	movs	r2, #32
 801202a:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 801202c:	68fb      	ldr	r3, [r7, #12]
 801202e:	681b      	ldr	r3, [r3, #0]
 8012030:	6859      	ldr	r1, [r3, #4]
 8012032:	68fb      	ldr	r3, [r7, #12]
 8012034:	681a      	ldr	r2, [r3, #0]
 8012036:	4b0c      	ldr	r3, [pc, #48]	@ (8012068 <HAL_I2C_Master_Receive+0x1e8>)
 8012038:	400b      	ands	r3, r1
 801203a:	6053      	str	r3, [r2, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 801203c:	68fb      	ldr	r3, [r7, #12]
 801203e:	2220      	movs	r2, #32
 8012040:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 8012044:	68fb      	ldr	r3, [r7, #12]
 8012046:	2200      	movs	r2, #0
 8012048:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 801204c:	68fb      	ldr	r3, [r7, #12]
 801204e:	2200      	movs	r2, #0
 8012050:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 8012054:	2300      	movs	r3, #0
 8012056:	e000      	b.n	801205a <HAL_I2C_Master_Receive+0x1da>
  }
  else
  {
    return HAL_BUSY;
 8012058:	2302      	movs	r3, #2
  }
}
 801205a:	4618      	mov	r0, r3
 801205c:	3718      	adds	r7, #24
 801205e:	46bd      	mov	sp, r7
 8012060:	bd80      	pop	{r7, pc}
 8012062:	bf00      	nop
 8012064:	80002400 	.word	0x80002400
 8012068:	fe00e800 	.word	0xfe00e800

0801206c <HAL_I2C_GetState>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL state
  */
HAL_I2C_StateTypeDef HAL_I2C_GetState(I2C_HandleTypeDef *hi2c)
{
 801206c:	b480      	push	{r7}
 801206e:	b083      	sub	sp, #12
 8012070:	af00      	add	r7, sp, #0
 8012072:	6078      	str	r0, [r7, #4]
  /* Return I2C handle state */
  return hi2c->State;
 8012074:	687b      	ldr	r3, [r7, #4]
 8012076:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 801207a:	b2db      	uxtb	r3, r3
}
 801207c:	4618      	mov	r0, r3
 801207e:	370c      	adds	r7, #12
 8012080:	46bd      	mov	sp, r7
 8012082:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012086:	4770      	bx	lr

08012088 <HAL_I2C_GetError>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *              the configuration information for the specified I2C.
  * @retval I2C Error Code
  */
uint32_t HAL_I2C_GetError(I2C_HandleTypeDef *hi2c)
{
 8012088:	b480      	push	{r7}
 801208a:	b083      	sub	sp, #12
 801208c:	af00      	add	r7, sp, #0
 801208e:	6078      	str	r0, [r7, #4]
  return hi2c->ErrorCode;
 8012090:	687b      	ldr	r3, [r7, #4]
 8012092:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
}
 8012094:	4618      	mov	r0, r3
 8012096:	370c      	adds	r7, #12
 8012098:	46bd      	mov	sp, r7
 801209a:	f85d 7b04 	ldr.w	r7, [sp], #4
 801209e:	4770      	bx	lr

080120a0 <I2C_Flush_TXDR>:
  * @brief  I2C Tx data register flush process.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_Flush_TXDR(I2C_HandleTypeDef *hi2c)
{
 80120a0:	b480      	push	{r7}
 80120a2:	b083      	sub	sp, #12
 80120a4:	af00      	add	r7, sp, #0
 80120a6:	6078      	str	r0, [r7, #4]
  /* If a pending TXIS flag is set */
  /* Write a dummy data in TXDR to clear it */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) != RESET)
 80120a8:	687b      	ldr	r3, [r7, #4]
 80120aa:	681b      	ldr	r3, [r3, #0]
 80120ac:	699b      	ldr	r3, [r3, #24]
 80120ae:	f003 0302 	and.w	r3, r3, #2
 80120b2:	2b02      	cmp	r3, #2
 80120b4:	d103      	bne.n	80120be <I2C_Flush_TXDR+0x1e>
  {
    hi2c->Instance->TXDR = 0x00U;
 80120b6:	687b      	ldr	r3, [r7, #4]
 80120b8:	681b      	ldr	r3, [r3, #0]
 80120ba:	2200      	movs	r2, #0
 80120bc:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /* Flush TX register if not empty */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 80120be:	687b      	ldr	r3, [r7, #4]
 80120c0:	681b      	ldr	r3, [r3, #0]
 80120c2:	699b      	ldr	r3, [r3, #24]
 80120c4:	f003 0301 	and.w	r3, r3, #1
 80120c8:	2b01      	cmp	r3, #1
 80120ca:	d007      	beq.n	80120dc <I2C_Flush_TXDR+0x3c>
  {
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_TXE);
 80120cc:	687b      	ldr	r3, [r7, #4]
 80120ce:	681b      	ldr	r3, [r3, #0]
 80120d0:	699a      	ldr	r2, [r3, #24]
 80120d2:	687b      	ldr	r3, [r7, #4]
 80120d4:	681b      	ldr	r3, [r3, #0]
 80120d6:	f042 0201 	orr.w	r2, r2, #1
 80120da:	619a      	str	r2, [r3, #24]
  }
}
 80120dc:	bf00      	nop
 80120de:	370c      	adds	r7, #12
 80120e0:	46bd      	mov	sp, r7
 80120e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80120e6:	4770      	bx	lr

080120e8 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status,
                                                    uint32_t Timeout, uint32_t Tickstart)
{
 80120e8:	b580      	push	{r7, lr}
 80120ea:	b084      	sub	sp, #16
 80120ec:	af00      	add	r7, sp, #0
 80120ee:	60f8      	str	r0, [r7, #12]
 80120f0:	60b9      	str	r1, [r7, #8]
 80120f2:	603b      	str	r3, [r7, #0]
 80120f4:	4613      	mov	r3, r2
 80120f6:	71fb      	strb	r3, [r7, #7]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 80120f8:	e022      	b.n	8012140 <I2C_WaitOnFlagUntilTimeout+0x58>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80120fa:	683b      	ldr	r3, [r7, #0]
 80120fc:	f1b3 3fff 	cmp.w	r3, #4294967295
 8012100:	d01e      	beq.n	8012140 <I2C_WaitOnFlagUntilTimeout+0x58>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8012102:	f7fc fd6f 	bl	800ebe4 <HAL_GetTick>
 8012106:	4602      	mov	r2, r0
 8012108:	69bb      	ldr	r3, [r7, #24]
 801210a:	1ad3      	subs	r3, r2, r3
 801210c:	683a      	ldr	r2, [r7, #0]
 801210e:	429a      	cmp	r2, r3
 8012110:	d302      	bcc.n	8012118 <I2C_WaitOnFlagUntilTimeout+0x30>
 8012112:	683b      	ldr	r3, [r7, #0]
 8012114:	2b00      	cmp	r3, #0
 8012116:	d113      	bne.n	8012140 <I2C_WaitOnFlagUntilTimeout+0x58>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8012118:	68fb      	ldr	r3, [r7, #12]
 801211a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 801211c:	f043 0220 	orr.w	r2, r3, #32
 8012120:	68fb      	ldr	r3, [r7, #12]
 8012122:	645a      	str	r2, [r3, #68]	@ 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 8012124:	68fb      	ldr	r3, [r7, #12]
 8012126:	2220      	movs	r2, #32
 8012128:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
        hi2c->Mode = HAL_I2C_MODE_NONE;
 801212c:	68fb      	ldr	r3, [r7, #12]
 801212e:	2200      	movs	r2, #0
 8012130:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8012134:	68fb      	ldr	r3, [r7, #12]
 8012136:	2200      	movs	r2, #0
 8012138:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
        return HAL_ERROR;
 801213c:	2301      	movs	r3, #1
 801213e:	e00f      	b.n	8012160 <I2C_WaitOnFlagUntilTimeout+0x78>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8012140:	68fb      	ldr	r3, [r7, #12]
 8012142:	681b      	ldr	r3, [r3, #0]
 8012144:	699a      	ldr	r2, [r3, #24]
 8012146:	68bb      	ldr	r3, [r7, #8]
 8012148:	4013      	ands	r3, r2
 801214a:	68ba      	ldr	r2, [r7, #8]
 801214c:	429a      	cmp	r2, r3
 801214e:	bf0c      	ite	eq
 8012150:	2301      	moveq	r3, #1
 8012152:	2300      	movne	r3, #0
 8012154:	b2db      	uxtb	r3, r3
 8012156:	461a      	mov	r2, r3
 8012158:	79fb      	ldrb	r3, [r7, #7]
 801215a:	429a      	cmp	r2, r3
 801215c:	d0cd      	beq.n	80120fa <I2C_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 801215e:	2300      	movs	r3, #0
}
 8012160:	4618      	mov	r0, r3
 8012162:	3710      	adds	r7, #16
 8012164:	46bd      	mov	sp, r7
 8012166:	bd80      	pop	{r7, pc}

08012168 <I2C_WaitOnTXISFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXISFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 8012168:	b580      	push	{r7, lr}
 801216a:	b084      	sub	sp, #16
 801216c:	af00      	add	r7, sp, #0
 801216e:	60f8      	str	r0, [r7, #12]
 8012170:	60b9      	str	r1, [r7, #8]
 8012172:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 8012174:	e02c      	b.n	80121d0 <I2C_WaitOnTXISFlagUntilTimeout+0x68>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 8012176:	687a      	ldr	r2, [r7, #4]
 8012178:	68b9      	ldr	r1, [r7, #8]
 801217a:	68f8      	ldr	r0, [r7, #12]
 801217c:	f000 f8ea 	bl	8012354 <I2C_IsErrorOccurred>
 8012180:	4603      	mov	r3, r0
 8012182:	2b00      	cmp	r3, #0
 8012184:	d001      	beq.n	801218a <I2C_WaitOnTXISFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 8012186:	2301      	movs	r3, #1
 8012188:	e02a      	b.n	80121e0 <I2C_WaitOnTXISFlagUntilTimeout+0x78>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 801218a:	68bb      	ldr	r3, [r7, #8]
 801218c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8012190:	d01e      	beq.n	80121d0 <I2C_WaitOnTXISFlagUntilTimeout+0x68>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8012192:	f7fc fd27 	bl	800ebe4 <HAL_GetTick>
 8012196:	4602      	mov	r2, r0
 8012198:	687b      	ldr	r3, [r7, #4]
 801219a:	1ad3      	subs	r3, r2, r3
 801219c:	68ba      	ldr	r2, [r7, #8]
 801219e:	429a      	cmp	r2, r3
 80121a0:	d302      	bcc.n	80121a8 <I2C_WaitOnTXISFlagUntilTimeout+0x40>
 80121a2:	68bb      	ldr	r3, [r7, #8]
 80121a4:	2b00      	cmp	r3, #0
 80121a6:	d113      	bne.n	80121d0 <I2C_WaitOnTXISFlagUntilTimeout+0x68>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 80121a8:	68fb      	ldr	r3, [r7, #12]
 80121aa:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80121ac:	f043 0220 	orr.w	r2, r3, #32
 80121b0:	68fb      	ldr	r3, [r7, #12]
 80121b2:	645a      	str	r2, [r3, #68]	@ 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 80121b4:	68fb      	ldr	r3, [r7, #12]
 80121b6:	2220      	movs	r2, #32
 80121b8:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
        hi2c->Mode = HAL_I2C_MODE_NONE;
 80121bc:	68fb      	ldr	r3, [r7, #12]
 80121be:	2200      	movs	r2, #0
 80121c0:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 80121c4:	68fb      	ldr	r3, [r7, #12]
 80121c6:	2200      	movs	r2, #0
 80121c8:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

        return HAL_ERROR;
 80121cc:	2301      	movs	r3, #1
 80121ce:	e007      	b.n	80121e0 <I2C_WaitOnTXISFlagUntilTimeout+0x78>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 80121d0:	68fb      	ldr	r3, [r7, #12]
 80121d2:	681b      	ldr	r3, [r3, #0]
 80121d4:	699b      	ldr	r3, [r3, #24]
 80121d6:	f003 0302 	and.w	r3, r3, #2
 80121da:	2b02      	cmp	r3, #2
 80121dc:	d1cb      	bne.n	8012176 <I2C_WaitOnTXISFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 80121de:	2300      	movs	r3, #0
}
 80121e0:	4618      	mov	r0, r3
 80121e2:	3710      	adds	r7, #16
 80121e4:	46bd      	mov	sp, r7
 80121e6:	bd80      	pop	{r7, pc}

080121e8 <I2C_WaitOnSTOPFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnSTOPFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 80121e8:	b580      	push	{r7, lr}
 80121ea:	b084      	sub	sp, #16
 80121ec:	af00      	add	r7, sp, #0
 80121ee:	60f8      	str	r0, [r7, #12]
 80121f0:	60b9      	str	r1, [r7, #8]
 80121f2:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 80121f4:	e028      	b.n	8012248 <I2C_WaitOnSTOPFlagUntilTimeout+0x60>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 80121f6:	687a      	ldr	r2, [r7, #4]
 80121f8:	68b9      	ldr	r1, [r7, #8]
 80121fa:	68f8      	ldr	r0, [r7, #12]
 80121fc:	f000 f8aa 	bl	8012354 <I2C_IsErrorOccurred>
 8012200:	4603      	mov	r3, r0
 8012202:	2b00      	cmp	r3, #0
 8012204:	d001      	beq.n	801220a <I2C_WaitOnSTOPFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 8012206:	2301      	movs	r3, #1
 8012208:	e026      	b.n	8012258 <I2C_WaitOnSTOPFlagUntilTimeout+0x70>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 801220a:	f7fc fceb 	bl	800ebe4 <HAL_GetTick>
 801220e:	4602      	mov	r2, r0
 8012210:	687b      	ldr	r3, [r7, #4]
 8012212:	1ad3      	subs	r3, r2, r3
 8012214:	68ba      	ldr	r2, [r7, #8]
 8012216:	429a      	cmp	r2, r3
 8012218:	d302      	bcc.n	8012220 <I2C_WaitOnSTOPFlagUntilTimeout+0x38>
 801221a:	68bb      	ldr	r3, [r7, #8]
 801221c:	2b00      	cmp	r3, #0
 801221e:	d113      	bne.n	8012248 <I2C_WaitOnSTOPFlagUntilTimeout+0x60>
    {
      hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8012220:	68fb      	ldr	r3, [r7, #12]
 8012222:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8012224:	f043 0220 	orr.w	r2, r3, #32
 8012228:	68fb      	ldr	r3, [r7, #12]
 801222a:	645a      	str	r2, [r3, #68]	@ 0x44
      hi2c->State = HAL_I2C_STATE_READY;
 801222c:	68fb      	ldr	r3, [r7, #12]
 801222e:	2220      	movs	r2, #32
 8012230:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
      hi2c->Mode = HAL_I2C_MODE_NONE;
 8012234:	68fb      	ldr	r3, [r7, #12]
 8012236:	2200      	movs	r2, #0
 8012238:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 801223c:	68fb      	ldr	r3, [r7, #12]
 801223e:	2200      	movs	r2, #0
 8012240:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

      return HAL_ERROR;
 8012244:	2301      	movs	r3, #1
 8012246:	e007      	b.n	8012258 <I2C_WaitOnSTOPFlagUntilTimeout+0x70>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8012248:	68fb      	ldr	r3, [r7, #12]
 801224a:	681b      	ldr	r3, [r3, #0]
 801224c:	699b      	ldr	r3, [r3, #24]
 801224e:	f003 0320 	and.w	r3, r3, #32
 8012252:	2b20      	cmp	r3, #32
 8012254:	d1cf      	bne.n	80121f6 <I2C_WaitOnSTOPFlagUntilTimeout+0xe>
    }
  }
  return HAL_OK;
 8012256:	2300      	movs	r3, #0
}
 8012258:	4618      	mov	r0, r3
 801225a:	3710      	adds	r7, #16
 801225c:	46bd      	mov	sp, r7
 801225e:	bd80      	pop	{r7, pc}

08012260 <I2C_WaitOnRXNEFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnRXNEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 8012260:	b580      	push	{r7, lr}
 8012262:	b084      	sub	sp, #16
 8012264:	af00      	add	r7, sp, #0
 8012266:	60f8      	str	r0, [r7, #12]
 8012268:	60b9      	str	r1, [r7, #8]
 801226a:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 801226c:	e064      	b.n	8012338 <I2C_WaitOnRXNEFlagUntilTimeout+0xd8>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 801226e:	687a      	ldr	r2, [r7, #4]
 8012270:	68b9      	ldr	r1, [r7, #8]
 8012272:	68f8      	ldr	r0, [r7, #12]
 8012274:	f000 f86e 	bl	8012354 <I2C_IsErrorOccurred>
 8012278:	4603      	mov	r3, r0
 801227a:	2b00      	cmp	r3, #0
 801227c:	d001      	beq.n	8012282 <I2C_WaitOnRXNEFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 801227e:	2301      	movs	r3, #1
 8012280:	e062      	b.n	8012348 <I2C_WaitOnRXNEFlagUntilTimeout+0xe8>
    }

    /* Check if a STOPF is detected */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == SET)
 8012282:	68fb      	ldr	r3, [r7, #12]
 8012284:	681b      	ldr	r3, [r3, #0]
 8012286:	699b      	ldr	r3, [r3, #24]
 8012288:	f003 0320 	and.w	r3, r3, #32
 801228c:	2b20      	cmp	r3, #32
 801228e:	d138      	bne.n	8012302 <I2C_WaitOnRXNEFlagUntilTimeout+0xa2>
    {
      /* Check if an RXNE is pending */
      /* Store Last receive data if any */
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == SET) && (hi2c->XferSize > 0U))
 8012290:	68fb      	ldr	r3, [r7, #12]
 8012292:	681b      	ldr	r3, [r3, #0]
 8012294:	699b      	ldr	r3, [r3, #24]
 8012296:	f003 0304 	and.w	r3, r3, #4
 801229a:	2b04      	cmp	r3, #4
 801229c:	d105      	bne.n	80122aa <I2C_WaitOnRXNEFlagUntilTimeout+0x4a>
 801229e:	68fb      	ldr	r3, [r7, #12]
 80122a0:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80122a2:	2b00      	cmp	r3, #0
 80122a4:	d001      	beq.n	80122aa <I2C_WaitOnRXNEFlagUntilTimeout+0x4a>
      {
        /* Return HAL_OK */
        /* The Reading of data from RXDR will be done in caller function */
        return HAL_OK;
 80122a6:	2300      	movs	r3, #0
 80122a8:	e04e      	b.n	8012348 <I2C_WaitOnRXNEFlagUntilTimeout+0xe8>
      }
      else
      {
        if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 80122aa:	68fb      	ldr	r3, [r7, #12]
 80122ac:	681b      	ldr	r3, [r3, #0]
 80122ae:	699b      	ldr	r3, [r3, #24]
 80122b0:	f003 0310 	and.w	r3, r3, #16
 80122b4:	2b10      	cmp	r3, #16
 80122b6:	d107      	bne.n	80122c8 <I2C_WaitOnRXNEFlagUntilTimeout+0x68>
        {
          __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80122b8:	68fb      	ldr	r3, [r7, #12]
 80122ba:	681b      	ldr	r3, [r3, #0]
 80122bc:	2210      	movs	r2, #16
 80122be:	61da      	str	r2, [r3, #28]
          hi2c->ErrorCode = HAL_I2C_ERROR_AF;
 80122c0:	68fb      	ldr	r3, [r7, #12]
 80122c2:	2204      	movs	r2, #4
 80122c4:	645a      	str	r2, [r3, #68]	@ 0x44
 80122c6:	e002      	b.n	80122ce <I2C_WaitOnRXNEFlagUntilTimeout+0x6e>
        }
        else
        {
          hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80122c8:	68fb      	ldr	r3, [r7, #12]
 80122ca:	2200      	movs	r2, #0
 80122cc:	645a      	str	r2, [r3, #68]	@ 0x44
        }

        /* Clear STOP Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 80122ce:	68fb      	ldr	r3, [r7, #12]
 80122d0:	681b      	ldr	r3, [r3, #0]
 80122d2:	2220      	movs	r2, #32
 80122d4:	61da      	str	r2, [r3, #28]

        /* Clear Configuration Register 2 */
        I2C_RESET_CR2(hi2c);
 80122d6:	68fb      	ldr	r3, [r7, #12]
 80122d8:	681b      	ldr	r3, [r3, #0]
 80122da:	6859      	ldr	r1, [r3, #4]
 80122dc:	68fb      	ldr	r3, [r7, #12]
 80122de:	681a      	ldr	r2, [r3, #0]
 80122e0:	4b1b      	ldr	r3, [pc, #108]	@ (8012350 <I2C_WaitOnRXNEFlagUntilTimeout+0xf0>)
 80122e2:	400b      	ands	r3, r1
 80122e4:	6053      	str	r3, [r2, #4]

        hi2c->State = HAL_I2C_STATE_READY;
 80122e6:	68fb      	ldr	r3, [r7, #12]
 80122e8:	2220      	movs	r2, #32
 80122ea:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
        hi2c->Mode = HAL_I2C_MODE_NONE;
 80122ee:	68fb      	ldr	r3, [r7, #12]
 80122f0:	2200      	movs	r2, #0
 80122f2:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 80122f6:	68fb      	ldr	r3, [r7, #12]
 80122f8:	2200      	movs	r2, #0
 80122fa:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

        return HAL_ERROR;
 80122fe:	2301      	movs	r3, #1
 8012300:	e022      	b.n	8012348 <I2C_WaitOnRXNEFlagUntilTimeout+0xe8>
      }
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8012302:	f7fc fc6f 	bl	800ebe4 <HAL_GetTick>
 8012306:	4602      	mov	r2, r0
 8012308:	687b      	ldr	r3, [r7, #4]
 801230a:	1ad3      	subs	r3, r2, r3
 801230c:	68ba      	ldr	r2, [r7, #8]
 801230e:	429a      	cmp	r2, r3
 8012310:	d302      	bcc.n	8012318 <I2C_WaitOnRXNEFlagUntilTimeout+0xb8>
 8012312:	68bb      	ldr	r3, [r7, #8]
 8012314:	2b00      	cmp	r3, #0
 8012316:	d10f      	bne.n	8012338 <I2C_WaitOnRXNEFlagUntilTimeout+0xd8>
    {
      hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8012318:	68fb      	ldr	r3, [r7, #12]
 801231a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 801231c:	f043 0220 	orr.w	r2, r3, #32
 8012320:	68fb      	ldr	r3, [r7, #12]
 8012322:	645a      	str	r2, [r3, #68]	@ 0x44
      hi2c->State = HAL_I2C_STATE_READY;
 8012324:	68fb      	ldr	r3, [r7, #12]
 8012326:	2220      	movs	r2, #32
 8012328:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 801232c:	68fb      	ldr	r3, [r7, #12]
 801232e:	2200      	movs	r2, #0
 8012330:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

      return HAL_ERROR;
 8012334:	2301      	movs	r3, #1
 8012336:	e007      	b.n	8012348 <I2C_WaitOnRXNEFlagUntilTimeout+0xe8>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 8012338:	68fb      	ldr	r3, [r7, #12]
 801233a:	681b      	ldr	r3, [r3, #0]
 801233c:	699b      	ldr	r3, [r3, #24]
 801233e:	f003 0304 	and.w	r3, r3, #4
 8012342:	2b04      	cmp	r3, #4
 8012344:	d193      	bne.n	801226e <I2C_WaitOnRXNEFlagUntilTimeout+0xe>
    }
  }
  return HAL_OK;
 8012346:	2300      	movs	r3, #0
}
 8012348:	4618      	mov	r0, r3
 801234a:	3710      	adds	r7, #16
 801234c:	46bd      	mov	sp, r7
 801234e:	bd80      	pop	{r7, pc}
 8012350:	fe00e800 	.word	0xfe00e800

08012354 <I2C_IsErrorOccurred>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsErrorOccurred(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8012354:	b580      	push	{r7, lr}
 8012356:	b08a      	sub	sp, #40	@ 0x28
 8012358:	af00      	add	r7, sp, #0
 801235a:	60f8      	str	r0, [r7, #12]
 801235c:	60b9      	str	r1, [r7, #8]
 801235e:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8012360:	2300      	movs	r3, #0
 8012362:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  uint32_t itflag   = hi2c->Instance->ISR;
 8012366:	68fb      	ldr	r3, [r7, #12]
 8012368:	681b      	ldr	r3, [r3, #0]
 801236a:	699b      	ldr	r3, [r3, #24]
 801236c:	61bb      	str	r3, [r7, #24]
  uint32_t error_code = 0;
 801236e:	2300      	movs	r3, #0
 8012370:	623b      	str	r3, [r7, #32]
  uint32_t tickstart = Tickstart;
 8012372:	687b      	ldr	r3, [r7, #4]
 8012374:	61fb      	str	r3, [r7, #28]
  uint32_t tmp1;
  HAL_I2C_ModeTypeDef tmp2;

  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_AF))
 8012376:	69bb      	ldr	r3, [r7, #24]
 8012378:	f003 0310 	and.w	r3, r3, #16
 801237c:	2b00      	cmp	r3, #0
 801237e:	d075      	beq.n	801246c <I2C_IsErrorOccurred+0x118>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8012380:	68fb      	ldr	r3, [r7, #12]
 8012382:	681b      	ldr	r3, [r3, #0]
 8012384:	2210      	movs	r2, #16
 8012386:	61da      	str	r2, [r3, #28]

    /* Wait until STOP Flag is set or timeout occurred */
    /* AutoEnd should be initiate after AF */
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 8012388:	e056      	b.n	8012438 <I2C_IsErrorOccurred+0xe4>
    {
      /* Check for the Timeout */
      if (Timeout != HAL_MAX_DELAY)
 801238a:	68bb      	ldr	r3, [r7, #8]
 801238c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8012390:	d052      	beq.n	8012438 <I2C_IsErrorOccurred+0xe4>
      {
        if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 8012392:	f7fc fc27 	bl	800ebe4 <HAL_GetTick>
 8012396:	4602      	mov	r2, r0
 8012398:	69fb      	ldr	r3, [r7, #28]
 801239a:	1ad3      	subs	r3, r2, r3
 801239c:	68ba      	ldr	r2, [r7, #8]
 801239e:	429a      	cmp	r2, r3
 80123a0:	d302      	bcc.n	80123a8 <I2C_IsErrorOccurred+0x54>
 80123a2:	68bb      	ldr	r3, [r7, #8]
 80123a4:	2b00      	cmp	r3, #0
 80123a6:	d147      	bne.n	8012438 <I2C_IsErrorOccurred+0xe4>
        {
          tmp1 = (uint32_t)(hi2c->Instance->CR2 & I2C_CR2_STOP);
 80123a8:	68fb      	ldr	r3, [r7, #12]
 80123aa:	681b      	ldr	r3, [r3, #0]
 80123ac:	685b      	ldr	r3, [r3, #4]
 80123ae:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80123b2:	617b      	str	r3, [r7, #20]
          tmp2 = hi2c->Mode;
 80123b4:	68fb      	ldr	r3, [r7, #12]
 80123b6:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 80123ba:	74fb      	strb	r3, [r7, #19]

          /* In case of I2C still busy, try to regenerate a STOP manually */
          if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BUSY) != RESET) && \
 80123bc:	68fb      	ldr	r3, [r7, #12]
 80123be:	681b      	ldr	r3, [r3, #0]
 80123c0:	699b      	ldr	r3, [r3, #24]
 80123c2:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 80123c6:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80123ca:	d12e      	bne.n	801242a <I2C_IsErrorOccurred+0xd6>
 80123cc:	697b      	ldr	r3, [r7, #20]
 80123ce:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 80123d2:	d02a      	beq.n	801242a <I2C_IsErrorOccurred+0xd6>
              (tmp1 != I2C_CR2_STOP) && \
 80123d4:	7cfb      	ldrb	r3, [r7, #19]
 80123d6:	2b20      	cmp	r3, #32
 80123d8:	d027      	beq.n	801242a <I2C_IsErrorOccurred+0xd6>
              (tmp2 != HAL_I2C_MODE_SLAVE))
          {
            /* Generate Stop */
            hi2c->Instance->CR2 |= I2C_CR2_STOP;
 80123da:	68fb      	ldr	r3, [r7, #12]
 80123dc:	681b      	ldr	r3, [r3, #0]
 80123de:	685a      	ldr	r2, [r3, #4]
 80123e0:	68fb      	ldr	r3, [r7, #12]
 80123e2:	681b      	ldr	r3, [r3, #0]
 80123e4:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 80123e8:	605a      	str	r2, [r3, #4]
            
            /* Update Tick with new reference */
            tickstart = HAL_GetTick();
 80123ea:	f7fc fbfb 	bl	800ebe4 <HAL_GetTick>
 80123ee:	61f8      	str	r0, [r7, #28]
          }
          
          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 80123f0:	e01b      	b.n	801242a <I2C_IsErrorOccurred+0xd6>
          {
            /* Check for the Timeout */
            if ((HAL_GetTick() - tickstart) > I2C_TIMEOUT_STOPF)
 80123f2:	f7fc fbf7 	bl	800ebe4 <HAL_GetTick>
 80123f6:	4602      	mov	r2, r0
 80123f8:	69fb      	ldr	r3, [r7, #28]
 80123fa:	1ad3      	subs	r3, r2, r3
 80123fc:	2b19      	cmp	r3, #25
 80123fe:	d914      	bls.n	801242a <I2C_IsErrorOccurred+0xd6>
            {
              hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8012400:	68fb      	ldr	r3, [r7, #12]
 8012402:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8012404:	f043 0220 	orr.w	r2, r3, #32
 8012408:	68fb      	ldr	r3, [r7, #12]
 801240a:	645a      	str	r2, [r3, #68]	@ 0x44
              hi2c->State = HAL_I2C_STATE_READY;
 801240c:	68fb      	ldr	r3, [r7, #12]
 801240e:	2220      	movs	r2, #32
 8012410:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
              hi2c->Mode = HAL_I2C_MODE_NONE;
 8012414:	68fb      	ldr	r3, [r7, #12]
 8012416:	2200      	movs	r2, #0
 8012418:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
              
              /* Process Unlocked */
              __HAL_UNLOCK(hi2c);
 801241c:	68fb      	ldr	r3, [r7, #12]
 801241e:	2200      	movs	r2, #0
 8012420:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
              
              status = HAL_ERROR;
 8012424:	2301      	movs	r3, #1
 8012426:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 801242a:	68fb      	ldr	r3, [r7, #12]
 801242c:	681b      	ldr	r3, [r3, #0]
 801242e:	699b      	ldr	r3, [r3, #24]
 8012430:	f003 0320 	and.w	r3, r3, #32
 8012434:	2b20      	cmp	r3, #32
 8012436:	d1dc      	bne.n	80123f2 <I2C_IsErrorOccurred+0x9e>
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 8012438:	68fb      	ldr	r3, [r7, #12]
 801243a:	681b      	ldr	r3, [r3, #0]
 801243c:	699b      	ldr	r3, [r3, #24]
 801243e:	f003 0320 	and.w	r3, r3, #32
 8012442:	2b20      	cmp	r3, #32
 8012444:	d003      	beq.n	801244e <I2C_IsErrorOccurred+0xfa>
 8012446:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 801244a:	2b00      	cmp	r3, #0
 801244c:	d09d      	beq.n	801238a <I2C_IsErrorOccurred+0x36>
        }
      }
    }

    /* In case STOP Flag is detected, clear it */
    if (status == HAL_OK)
 801244e:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8012452:	2b00      	cmp	r3, #0
 8012454:	d103      	bne.n	801245e <I2C_IsErrorOccurred+0x10a>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8012456:	68fb      	ldr	r3, [r7, #12]
 8012458:	681b      	ldr	r3, [r3, #0]
 801245a:	2220      	movs	r2, #32
 801245c:	61da      	str	r2, [r3, #28]
    }

    error_code |= HAL_I2C_ERROR_AF;
 801245e:	6a3b      	ldr	r3, [r7, #32]
 8012460:	f043 0304 	orr.w	r3, r3, #4
 8012464:	623b      	str	r3, [r7, #32]

    status = HAL_ERROR;
 8012466:	2301      	movs	r3, #1
 8012468:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  /* Refresh Content of Status register */
  itflag = hi2c->Instance->ISR;
 801246c:	68fb      	ldr	r3, [r7, #12]
 801246e:	681b      	ldr	r3, [r3, #0]
 8012470:	699b      	ldr	r3, [r3, #24]
 8012472:	61bb      	str	r3, [r7, #24]

  /* Then verify if an additional errors occurs */
  /* Check if a Bus error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_BERR))
 8012474:	69bb      	ldr	r3, [r7, #24]
 8012476:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 801247a:	2b00      	cmp	r3, #0
 801247c:	d00b      	beq.n	8012496 <I2C_IsErrorOccurred+0x142>
  {
    error_code |= HAL_I2C_ERROR_BERR;
 801247e:	6a3b      	ldr	r3, [r7, #32]
 8012480:	f043 0301 	orr.w	r3, r3, #1
 8012484:	623b      	str	r3, [r7, #32]

    /* Clear BERR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_BERR);
 8012486:	68fb      	ldr	r3, [r7, #12]
 8012488:	681b      	ldr	r3, [r3, #0]
 801248a:	f44f 7280 	mov.w	r2, #256	@ 0x100
 801248e:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 8012490:	2301      	movs	r3, #1
 8012492:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  /* Check if an Over-Run/Under-Run error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_OVR))
 8012496:	69bb      	ldr	r3, [r7, #24]
 8012498:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 801249c:	2b00      	cmp	r3, #0
 801249e:	d00b      	beq.n	80124b8 <I2C_IsErrorOccurred+0x164>
  {
    error_code |= HAL_I2C_ERROR_OVR;
 80124a0:	6a3b      	ldr	r3, [r7, #32]
 80124a2:	f043 0308 	orr.w	r3, r3, #8
 80124a6:	623b      	str	r3, [r7, #32]

    /* Clear OVR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_OVR);
 80124a8:	68fb      	ldr	r3, [r7, #12]
 80124aa:	681b      	ldr	r3, [r3, #0]
 80124ac:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 80124b0:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 80124b2:	2301      	movs	r3, #1
 80124b4:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  /* Check if an Arbitration Loss error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_ARLO))
 80124b8:	69bb      	ldr	r3, [r7, #24]
 80124ba:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 80124be:	2b00      	cmp	r3, #0
 80124c0:	d00b      	beq.n	80124da <I2C_IsErrorOccurred+0x186>
  {
    error_code |= HAL_I2C_ERROR_ARLO;
 80124c2:	6a3b      	ldr	r3, [r7, #32]
 80124c4:	f043 0302 	orr.w	r3, r3, #2
 80124c8:	623b      	str	r3, [r7, #32]

    /* Clear ARLO flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ARLO);
 80124ca:	68fb      	ldr	r3, [r7, #12]
 80124cc:	681b      	ldr	r3, [r3, #0]
 80124ce:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80124d2:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 80124d4:	2301      	movs	r3, #1
 80124d6:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  if (status != HAL_OK)
 80124da:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 80124de:	2b00      	cmp	r3, #0
 80124e0:	d01c      	beq.n	801251c <I2C_IsErrorOccurred+0x1c8>
  {
    /* Flush TX register */
    I2C_Flush_TXDR(hi2c);
 80124e2:	68f8      	ldr	r0, [r7, #12]
 80124e4:	f7ff fddc 	bl	80120a0 <I2C_Flush_TXDR>

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 80124e8:	68fb      	ldr	r3, [r7, #12]
 80124ea:	681b      	ldr	r3, [r3, #0]
 80124ec:	6859      	ldr	r1, [r3, #4]
 80124ee:	68fb      	ldr	r3, [r7, #12]
 80124f0:	681a      	ldr	r2, [r3, #0]
 80124f2:	4b0d      	ldr	r3, [pc, #52]	@ (8012528 <I2C_IsErrorOccurred+0x1d4>)
 80124f4:	400b      	ands	r3, r1
 80124f6:	6053      	str	r3, [r2, #4]

    hi2c->ErrorCode |= error_code;
 80124f8:	68fb      	ldr	r3, [r7, #12]
 80124fa:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 80124fc:	6a3b      	ldr	r3, [r7, #32]
 80124fe:	431a      	orrs	r2, r3
 8012500:	68fb      	ldr	r3, [r7, #12]
 8012502:	645a      	str	r2, [r3, #68]	@ 0x44
    hi2c->State = HAL_I2C_STATE_READY;
 8012504:	68fb      	ldr	r3, [r7, #12]
 8012506:	2220      	movs	r2, #32
 8012508:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode = HAL_I2C_MODE_NONE;
 801250c:	68fb      	ldr	r3, [r7, #12]
 801250e:	2200      	movs	r2, #0
 8012510:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8012514:	68fb      	ldr	r3, [r7, #12]
 8012516:	2200      	movs	r2, #0
 8012518:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
  }

  return status;
 801251c:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
}
 8012520:	4618      	mov	r0, r3
 8012522:	3728      	adds	r7, #40	@ 0x28
 8012524:	46bd      	mov	sp, r7
 8012526:	bd80      	pop	{r7, pc}
 8012528:	fe00e800 	.word	0xfe00e800

0801252c <I2C_TransferConfig>:
  *     @arg @ref I2C_GENERATE_START_WRITE Generate Restart for write request.
  * @retval None
  */
static void I2C_TransferConfig(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t Size, uint32_t Mode,
                               uint32_t Request)
{
 801252c:	b480      	push	{r7}
 801252e:	b087      	sub	sp, #28
 8012530:	af00      	add	r7, sp, #0
 8012532:	60f8      	str	r0, [r7, #12]
 8012534:	607b      	str	r3, [r7, #4]
 8012536:	460b      	mov	r3, r1
 8012538:	817b      	strh	r3, [r7, #10]
 801253a:	4613      	mov	r3, r2
 801253c:	727b      	strb	r3, [r7, #9]
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_TRANSFER_MODE(Mode));
  assert_param(IS_TRANSFER_REQUEST(Request));

  /* Declaration of tmp to prevent undefined behavior of volatile usage */
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 801253e:	897b      	ldrh	r3, [r7, #10]
 8012540:	f3c3 0209 	ubfx	r2, r3, #0, #10
                            (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 8012544:	7a7b      	ldrb	r3, [r7, #9]
 8012546:	041b      	lsls	r3, r3, #16
 8012548:	f403 037f 	and.w	r3, r3, #16711680	@ 0xff0000
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 801254c:	431a      	orrs	r2, r3
                            (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 801254e:	687b      	ldr	r3, [r7, #4]
 8012550:	431a      	orrs	r2, r3
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 8012552:	6a3b      	ldr	r3, [r7, #32]
 8012554:	4313      	orrs	r3, r2
 8012556:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 801255a:	617b      	str	r3, [r7, #20]
                              (uint32_t)Mode | (uint32_t)Request) & (~0x80000000U));

  /* update CR2 register */
  MODIFY_REG(hi2c->Instance->CR2, \
 801255c:	68fb      	ldr	r3, [r7, #12]
 801255e:	681b      	ldr	r3, [r3, #0]
 8012560:	685a      	ldr	r2, [r3, #4]
 8012562:	6a3b      	ldr	r3, [r7, #32]
 8012564:	0d5b      	lsrs	r3, r3, #21
 8012566:	f403 6180 	and.w	r1, r3, #1024	@ 0x400
 801256a:	4b08      	ldr	r3, [pc, #32]	@ (801258c <I2C_TransferConfig+0x60>)
 801256c:	430b      	orrs	r3, r1
 801256e:	43db      	mvns	r3, r3
 8012570:	ea02 0103 	and.w	r1, r2, r3
 8012574:	68fb      	ldr	r3, [r7, #12]
 8012576:	681b      	ldr	r3, [r3, #0]
 8012578:	697a      	ldr	r2, [r7, #20]
 801257a:	430a      	orrs	r2, r1
 801257c:	605a      	str	r2, [r3, #4]
             ((I2C_CR2_SADD | I2C_CR2_NBYTES | I2C_CR2_RELOAD | I2C_CR2_AUTOEND | \
               (I2C_CR2_RD_WRN & (uint32_t)(Request >> (31U - I2C_CR2_RD_WRN_Pos))) | \
                I2C_CR2_START | I2C_CR2_STOP)), tmp);
}
 801257e:	bf00      	nop
 8012580:	371c      	adds	r7, #28
 8012582:	46bd      	mov	sp, r7
 8012584:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012588:	4770      	bx	lr
 801258a:	bf00      	nop
 801258c:	03ff63ff 	.word	0x03ff63ff

08012590 <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter New state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 8012590:	b480      	push	{r7}
 8012592:	b083      	sub	sp, #12
 8012594:	af00      	add	r7, sp, #0
 8012596:	6078      	str	r0, [r7, #4]
 8012598:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 801259a:	687b      	ldr	r3, [r7, #4]
 801259c:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80125a0:	b2db      	uxtb	r3, r3
 80125a2:	2b20      	cmp	r3, #32
 80125a4:	d138      	bne.n	8012618 <HAL_I2CEx_ConfigAnalogFilter+0x88>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 80125a6:	687b      	ldr	r3, [r7, #4]
 80125a8:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 80125ac:	2b01      	cmp	r3, #1
 80125ae:	d101      	bne.n	80125b4 <HAL_I2CEx_ConfigAnalogFilter+0x24>
 80125b0:	2302      	movs	r3, #2
 80125b2:	e032      	b.n	801261a <HAL_I2CEx_ConfigAnalogFilter+0x8a>
 80125b4:	687b      	ldr	r3, [r7, #4]
 80125b6:	2201      	movs	r2, #1
 80125b8:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 80125bc:	687b      	ldr	r3, [r7, #4]
 80125be:	2224      	movs	r2, #36	@ 0x24
 80125c0:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 80125c4:	687b      	ldr	r3, [r7, #4]
 80125c6:	681b      	ldr	r3, [r3, #0]
 80125c8:	681a      	ldr	r2, [r3, #0]
 80125ca:	687b      	ldr	r3, [r7, #4]
 80125cc:	681b      	ldr	r3, [r3, #0]
 80125ce:	f022 0201 	bic.w	r2, r2, #1
 80125d2:	601a      	str	r2, [r3, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->CR1 &= ~(I2C_CR1_ANFOFF);
 80125d4:	687b      	ldr	r3, [r7, #4]
 80125d6:	681b      	ldr	r3, [r3, #0]
 80125d8:	681a      	ldr	r2, [r3, #0]
 80125da:	687b      	ldr	r3, [r7, #4]
 80125dc:	681b      	ldr	r3, [r3, #0]
 80125de:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 80125e2:	601a      	str	r2, [r3, #0]

    /* Set analog filter bit*/
    hi2c->Instance->CR1 |= AnalogFilter;
 80125e4:	687b      	ldr	r3, [r7, #4]
 80125e6:	681b      	ldr	r3, [r3, #0]
 80125e8:	6819      	ldr	r1, [r3, #0]
 80125ea:	687b      	ldr	r3, [r7, #4]
 80125ec:	681b      	ldr	r3, [r3, #0]
 80125ee:	683a      	ldr	r2, [r7, #0]
 80125f0:	430a      	orrs	r2, r1
 80125f2:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 80125f4:	687b      	ldr	r3, [r7, #4]
 80125f6:	681b      	ldr	r3, [r3, #0]
 80125f8:	681a      	ldr	r2, [r3, #0]
 80125fa:	687b      	ldr	r3, [r7, #4]
 80125fc:	681b      	ldr	r3, [r3, #0]
 80125fe:	f042 0201 	orr.w	r2, r2, #1
 8012602:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8012604:	687b      	ldr	r3, [r7, #4]
 8012606:	2220      	movs	r2, #32
 8012608:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 801260c:	687b      	ldr	r3, [r7, #4]
 801260e:	2200      	movs	r2, #0
 8012610:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 8012614:	2300      	movs	r3, #0
 8012616:	e000      	b.n	801261a <HAL_I2CEx_ConfigAnalogFilter+0x8a>
  }
  else
  {
    return HAL_BUSY;
 8012618:	2302      	movs	r3, #2
  }
}
 801261a:	4618      	mov	r0, r3
 801261c:	370c      	adds	r7, #12
 801261e:	46bd      	mov	sp, r7
 8012620:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012624:	4770      	bx	lr

08012626 <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between Min_Data=0x00 and Max_Data=0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
 8012626:	b480      	push	{r7}
 8012628:	b085      	sub	sp, #20
 801262a:	af00      	add	r7, sp, #0
 801262c:	6078      	str	r0, [r7, #4]
 801262e:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8012630:	687b      	ldr	r3, [r7, #4]
 8012632:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8012636:	b2db      	uxtb	r3, r3
 8012638:	2b20      	cmp	r3, #32
 801263a:	d139      	bne.n	80126b0 <HAL_I2CEx_ConfigDigitalFilter+0x8a>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 801263c:	687b      	ldr	r3, [r7, #4]
 801263e:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8012642:	2b01      	cmp	r3, #1
 8012644:	d101      	bne.n	801264a <HAL_I2CEx_ConfigDigitalFilter+0x24>
 8012646:	2302      	movs	r3, #2
 8012648:	e033      	b.n	80126b2 <HAL_I2CEx_ConfigDigitalFilter+0x8c>
 801264a:	687b      	ldr	r3, [r7, #4]
 801264c:	2201      	movs	r2, #1
 801264e:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 8012652:	687b      	ldr	r3, [r7, #4]
 8012654:	2224      	movs	r2, #36	@ 0x24
 8012656:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 801265a:	687b      	ldr	r3, [r7, #4]
 801265c:	681b      	ldr	r3, [r3, #0]
 801265e:	681a      	ldr	r2, [r3, #0]
 8012660:	687b      	ldr	r3, [r7, #4]
 8012662:	681b      	ldr	r3, [r3, #0]
 8012664:	f022 0201 	bic.w	r2, r2, #1
 8012668:	601a      	str	r2, [r3, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->CR1;
 801266a:	687b      	ldr	r3, [r7, #4]
 801266c:	681b      	ldr	r3, [r3, #0]
 801266e:	681b      	ldr	r3, [r3, #0]
 8012670:	60fb      	str	r3, [r7, #12]

    /* Reset I2Cx DNF bits [11:8] */
    tmpreg &= ~(I2C_CR1_DNF);
 8012672:	68fb      	ldr	r3, [r7, #12]
 8012674:	f423 6370 	bic.w	r3, r3, #3840	@ 0xf00
 8012678:	60fb      	str	r3, [r7, #12]

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter << 8U;
 801267a:	683b      	ldr	r3, [r7, #0]
 801267c:	021b      	lsls	r3, r3, #8
 801267e:	68fa      	ldr	r2, [r7, #12]
 8012680:	4313      	orrs	r3, r2
 8012682:	60fb      	str	r3, [r7, #12]

    /* Store the new register value */
    hi2c->Instance->CR1 = tmpreg;
 8012684:	687b      	ldr	r3, [r7, #4]
 8012686:	681b      	ldr	r3, [r3, #0]
 8012688:	68fa      	ldr	r2, [r7, #12]
 801268a:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 801268c:	687b      	ldr	r3, [r7, #4]
 801268e:	681b      	ldr	r3, [r3, #0]
 8012690:	681a      	ldr	r2, [r3, #0]
 8012692:	687b      	ldr	r3, [r7, #4]
 8012694:	681b      	ldr	r3, [r3, #0]
 8012696:	f042 0201 	orr.w	r2, r2, #1
 801269a:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 801269c:	687b      	ldr	r3, [r7, #4]
 801269e:	2220      	movs	r2, #32
 80126a0:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80126a4:	687b      	ldr	r3, [r7, #4]
 80126a6:	2200      	movs	r2, #0
 80126a8:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 80126ac:	2300      	movs	r3, #0
 80126ae:	e000      	b.n	80126b2 <HAL_I2CEx_ConfigDigitalFilter+0x8c>
  }
  else
  {
    return HAL_BUSY;
 80126b0:	2302      	movs	r3, #2
  }
}
 80126b2:	4618      	mov	r0, r3
 80126b4:	3714      	adds	r7, #20
 80126b6:	46bd      	mov	sp, r7
 80126b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80126bc:	4770      	bx	lr
	...

080126c0 <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        50 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 80126c0:	b480      	push	{r7}
 80126c2:	b085      	sub	sp, #20
 80126c4:	af00      	add	r7, sp, #0
 80126c6:	6078      	str	r0, [r7, #4]
  uint32_t wait_loop_index;

  assert_param(IS_PWR_VOLTAGE_SCALING_RANGE(VoltageScaling));

  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1_BOOST)
 80126c8:	687b      	ldr	r3, [r7, #4]
 80126ca:	2b00      	cmp	r3, #0
 80126cc:	d141      	bne.n	8012752 <HAL_PWREx_ControlVoltageScaling+0x92>
  {
    /* If current range is range 2 */
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 80126ce:	4b4b      	ldr	r3, [pc, #300]	@ (80127fc <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80126d0:	681b      	ldr	r3, [r3, #0]
 80126d2:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 80126d6:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80126da:	d131      	bne.n	8012740 <HAL_PWREx_ControlVoltageScaling+0x80>
    {
      /* Make sure Range 1 Boost is enabled */
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 80126dc:	4b47      	ldr	r3, [pc, #284]	@ (80127fc <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80126de:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80126e2:	4a46      	ldr	r2, [pc, #280]	@ (80127fc <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80126e4:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 80126e8:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80

      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 80126ec:	4b43      	ldr	r3, [pc, #268]	@ (80127fc <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80126ee:	681b      	ldr	r3, [r3, #0]
 80126f0:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 80126f4:	4a41      	ldr	r2, [pc, #260]	@ (80127fc <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80126f6:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 80126fa:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 80126fc:	4b40      	ldr	r3, [pc, #256]	@ (8012800 <HAL_PWREx_ControlVoltageScaling+0x140>)
 80126fe:	681b      	ldr	r3, [r3, #0]
 8012700:	2232      	movs	r2, #50	@ 0x32
 8012702:	fb02 f303 	mul.w	r3, r2, r3
 8012706:	4a3f      	ldr	r2, [pc, #252]	@ (8012804 <HAL_PWREx_ControlVoltageScaling+0x144>)
 8012708:	fba2 2303 	umull	r2, r3, r2, r3
 801270c:	0c9b      	lsrs	r3, r3, #18
 801270e:	3301      	adds	r3, #1
 8012710:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8012712:	e002      	b.n	801271a <HAL_PWREx_ControlVoltageScaling+0x5a>
      {
        wait_loop_index--;
 8012714:	68fb      	ldr	r3, [r7, #12]
 8012716:	3b01      	subs	r3, #1
 8012718:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 801271a:	4b38      	ldr	r3, [pc, #224]	@ (80127fc <HAL_PWREx_ControlVoltageScaling+0x13c>)
 801271c:	695b      	ldr	r3, [r3, #20]
 801271e:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8012722:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8012726:	d102      	bne.n	801272e <HAL_PWREx_ControlVoltageScaling+0x6e>
 8012728:	68fb      	ldr	r3, [r7, #12]
 801272a:	2b00      	cmp	r3, #0
 801272c:	d1f2      	bne.n	8012714 <HAL_PWREx_ControlVoltageScaling+0x54>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 801272e:	4b33      	ldr	r3, [pc, #204]	@ (80127fc <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8012730:	695b      	ldr	r3, [r3, #20]
 8012732:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8012736:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 801273a:	d158      	bne.n	80127ee <HAL_PWREx_ControlVoltageScaling+0x12e>
      {
        return HAL_TIMEOUT;
 801273c:	2303      	movs	r3, #3
 801273e:	e057      	b.n	80127f0 <HAL_PWREx_ControlVoltageScaling+0x130>
    }
    /* If current range is range 1 normal or boost mode */
    else
    {
      /* Enable Range 1 Boost (no issue if bit already reset) */
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8012740:	4b2e      	ldr	r3, [pc, #184]	@ (80127fc <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8012742:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8012746:	4a2d      	ldr	r2, [pc, #180]	@ (80127fc <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8012748:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 801274c:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80
 8012750:	e04d      	b.n	80127ee <HAL_PWREx_ControlVoltageScaling+0x12e>
    }
  }
  else if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 8012752:	687b      	ldr	r3, [r7, #4]
 8012754:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8012758:	d141      	bne.n	80127de <HAL_PWREx_ControlVoltageScaling+0x11e>
  {
    /* If current range is range 2 */
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 801275a:	4b28      	ldr	r3, [pc, #160]	@ (80127fc <HAL_PWREx_ControlVoltageScaling+0x13c>)
 801275c:	681b      	ldr	r3, [r3, #0]
 801275e:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 8012762:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8012766:	d131      	bne.n	80127cc <HAL_PWREx_ControlVoltageScaling+0x10c>
    {
      /* Make sure Range 1 Boost is disabled */
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8012768:	4b24      	ldr	r3, [pc, #144]	@ (80127fc <HAL_PWREx_ControlVoltageScaling+0x13c>)
 801276a:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 801276e:	4a23      	ldr	r2, [pc, #140]	@ (80127fc <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8012770:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8012774:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80

      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 8012778:	4b20      	ldr	r3, [pc, #128]	@ (80127fc <HAL_PWREx_ControlVoltageScaling+0x13c>)
 801277a:	681b      	ldr	r3, [r3, #0]
 801277c:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 8012780:	4a1e      	ldr	r2, [pc, #120]	@ (80127fc <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8012782:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8012786:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 8012788:	4b1d      	ldr	r3, [pc, #116]	@ (8012800 <HAL_PWREx_ControlVoltageScaling+0x140>)
 801278a:	681b      	ldr	r3, [r3, #0]
 801278c:	2232      	movs	r2, #50	@ 0x32
 801278e:	fb02 f303 	mul.w	r3, r2, r3
 8012792:	4a1c      	ldr	r2, [pc, #112]	@ (8012804 <HAL_PWREx_ControlVoltageScaling+0x144>)
 8012794:	fba2 2303 	umull	r2, r3, r2, r3
 8012798:	0c9b      	lsrs	r3, r3, #18
 801279a:	3301      	adds	r3, #1
 801279c:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 801279e:	e002      	b.n	80127a6 <HAL_PWREx_ControlVoltageScaling+0xe6>
      {
        wait_loop_index--;
 80127a0:	68fb      	ldr	r3, [r7, #12]
 80127a2:	3b01      	subs	r3, #1
 80127a4:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 80127a6:	4b15      	ldr	r3, [pc, #84]	@ (80127fc <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80127a8:	695b      	ldr	r3, [r3, #20]
 80127aa:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80127ae:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80127b2:	d102      	bne.n	80127ba <HAL_PWREx_ControlVoltageScaling+0xfa>
 80127b4:	68fb      	ldr	r3, [r7, #12]
 80127b6:	2b00      	cmp	r3, #0
 80127b8:	d1f2      	bne.n	80127a0 <HAL_PWREx_ControlVoltageScaling+0xe0>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 80127ba:	4b10      	ldr	r3, [pc, #64]	@ (80127fc <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80127bc:	695b      	ldr	r3, [r3, #20]
 80127be:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80127c2:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80127c6:	d112      	bne.n	80127ee <HAL_PWREx_ControlVoltageScaling+0x12e>
      {
        return HAL_TIMEOUT;
 80127c8:	2303      	movs	r3, #3
 80127ca:	e011      	b.n	80127f0 <HAL_PWREx_ControlVoltageScaling+0x130>
    }
     /* If current range is range 1 normal or boost mode */
    else
    {
      /* Disable Range 1 Boost (no issue if bit already set) */
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 80127cc:	4b0b      	ldr	r3, [pc, #44]	@ (80127fc <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80127ce:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80127d2:	4a0a      	ldr	r2, [pc, #40]	@ (80127fc <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80127d4:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80127d8:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80
 80127dc:	e007      	b.n	80127ee <HAL_PWREx_ControlVoltageScaling+0x12e>
    }
  }
  else
  {
    /* Set Range 2 */
    MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 80127de:	4b07      	ldr	r3, [pc, #28]	@ (80127fc <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80127e0:	681b      	ldr	r3, [r3, #0]
 80127e2:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 80127e6:	4a05      	ldr	r2, [pc, #20]	@ (80127fc <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80127e8:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 80127ec:	6013      	str	r3, [r2, #0]
    /* No need to wait for VOSF to be cleared for this transition */
    /* PWR_CR5_R1MODE bit setting has no effect in Range 2        */
  }

  return HAL_OK;
 80127ee:	2300      	movs	r3, #0
}
 80127f0:	4618      	mov	r0, r3
 80127f2:	3714      	adds	r7, #20
 80127f4:	46bd      	mov	sp, r7
 80127f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80127fa:	4770      	bx	lr
 80127fc:	40007000 	.word	0x40007000
 8012800:	20000020 	.word	0x20000020
 8012804:	431bde83 	.word	0x431bde83

08012808 <HAL_PWREx_DisableUCPDDeadBattery>:
  *       or to hand over control to the UCPD (which should therefore be
  *       initialized before doing the disable).
  * @retval None
  */
void HAL_PWREx_DisableUCPDDeadBattery(void)
{
 8012808:	b480      	push	{r7}
 801280a:	af00      	add	r7, sp, #0
  /* Write 1 to disable the USB Type-C dead battery pull-down behavior */
  SET_BIT(PWR->CR3, PWR_CR3_UCPD_DBDIS);
 801280c:	4b05      	ldr	r3, [pc, #20]	@ (8012824 <HAL_PWREx_DisableUCPDDeadBattery+0x1c>)
 801280e:	689b      	ldr	r3, [r3, #8]
 8012810:	4a04      	ldr	r2, [pc, #16]	@ (8012824 <HAL_PWREx_DisableUCPDDeadBattery+0x1c>)
 8012812:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8012816:	6093      	str	r3, [r2, #8]
}
 8012818:	bf00      	nop
 801281a:	46bd      	mov	sp, r7
 801281c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012820:	4770      	bx	lr
 8012822:	bf00      	nop
 8012824:	40007000 	.word	0x40007000

08012828 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8012828:	b580      	push	{r7, lr}
 801282a:	b088      	sub	sp, #32
 801282c:	af00      	add	r7, sp, #0
 801282e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t temp_sysclksrc;
  uint32_t temp_pllckcfg;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8012830:	687b      	ldr	r3, [r7, #4]
 8012832:	2b00      	cmp	r3, #0
 8012834:	d101      	bne.n	801283a <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8012836:	2301      	movs	r3, #1
 8012838:	e306      	b.n	8012e48 <HAL_RCC_OscConfig+0x620>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 801283a:	687b      	ldr	r3, [r7, #4]
 801283c:	681b      	ldr	r3, [r3, #0]
 801283e:	f003 0301 	and.w	r3, r3, #1
 8012842:	2b00      	cmp	r3, #0
 8012844:	d075      	beq.n	8012932 <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8012846:	4b97      	ldr	r3, [pc, #604]	@ (8012aa4 <HAL_RCC_OscConfig+0x27c>)
 8012848:	689b      	ldr	r3, [r3, #8]
 801284a:	f003 030c 	and.w	r3, r3, #12
 801284e:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 8012850:	4b94      	ldr	r3, [pc, #592]	@ (8012aa4 <HAL_RCC_OscConfig+0x27c>)
 8012852:	68db      	ldr	r3, [r3, #12]
 8012854:	f003 0303 	and.w	r3, r3, #3
 8012858:	617b      	str	r3, [r7, #20]

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if (((temp_sysclksrc == RCC_CFGR_SWS_PLL) && (temp_pllckcfg == RCC_PLLSOURCE_HSE)) || (temp_sysclksrc == RCC_CFGR_SWS_HSE))
 801285a:	69bb      	ldr	r3, [r7, #24]
 801285c:	2b0c      	cmp	r3, #12
 801285e:	d102      	bne.n	8012866 <HAL_RCC_OscConfig+0x3e>
 8012860:	697b      	ldr	r3, [r7, #20]
 8012862:	2b03      	cmp	r3, #3
 8012864:	d002      	beq.n	801286c <HAL_RCC_OscConfig+0x44>
 8012866:	69bb      	ldr	r3, [r7, #24]
 8012868:	2b08      	cmp	r3, #8
 801286a:	d10b      	bne.n	8012884 <HAL_RCC_OscConfig+0x5c>
    {
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 801286c:	4b8d      	ldr	r3, [pc, #564]	@ (8012aa4 <HAL_RCC_OscConfig+0x27c>)
 801286e:	681b      	ldr	r3, [r3, #0]
 8012870:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8012874:	2b00      	cmp	r3, #0
 8012876:	d05b      	beq.n	8012930 <HAL_RCC_OscConfig+0x108>
 8012878:	687b      	ldr	r3, [r7, #4]
 801287a:	685b      	ldr	r3, [r3, #4]
 801287c:	2b00      	cmp	r3, #0
 801287e:	d157      	bne.n	8012930 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8012880:	2301      	movs	r3, #1
 8012882:	e2e1      	b.n	8012e48 <HAL_RCC_OscConfig+0x620>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8012884:	687b      	ldr	r3, [r7, #4]
 8012886:	685b      	ldr	r3, [r3, #4]
 8012888:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 801288c:	d106      	bne.n	801289c <HAL_RCC_OscConfig+0x74>
 801288e:	4b85      	ldr	r3, [pc, #532]	@ (8012aa4 <HAL_RCC_OscConfig+0x27c>)
 8012890:	681b      	ldr	r3, [r3, #0]
 8012892:	4a84      	ldr	r2, [pc, #528]	@ (8012aa4 <HAL_RCC_OscConfig+0x27c>)
 8012894:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8012898:	6013      	str	r3, [r2, #0]
 801289a:	e01d      	b.n	80128d8 <HAL_RCC_OscConfig+0xb0>
 801289c:	687b      	ldr	r3, [r7, #4]
 801289e:	685b      	ldr	r3, [r3, #4]
 80128a0:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 80128a4:	d10c      	bne.n	80128c0 <HAL_RCC_OscConfig+0x98>
 80128a6:	4b7f      	ldr	r3, [pc, #508]	@ (8012aa4 <HAL_RCC_OscConfig+0x27c>)
 80128a8:	681b      	ldr	r3, [r3, #0]
 80128aa:	4a7e      	ldr	r2, [pc, #504]	@ (8012aa4 <HAL_RCC_OscConfig+0x27c>)
 80128ac:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 80128b0:	6013      	str	r3, [r2, #0]
 80128b2:	4b7c      	ldr	r3, [pc, #496]	@ (8012aa4 <HAL_RCC_OscConfig+0x27c>)
 80128b4:	681b      	ldr	r3, [r3, #0]
 80128b6:	4a7b      	ldr	r2, [pc, #492]	@ (8012aa4 <HAL_RCC_OscConfig+0x27c>)
 80128b8:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80128bc:	6013      	str	r3, [r2, #0]
 80128be:	e00b      	b.n	80128d8 <HAL_RCC_OscConfig+0xb0>
 80128c0:	4b78      	ldr	r3, [pc, #480]	@ (8012aa4 <HAL_RCC_OscConfig+0x27c>)
 80128c2:	681b      	ldr	r3, [r3, #0]
 80128c4:	4a77      	ldr	r2, [pc, #476]	@ (8012aa4 <HAL_RCC_OscConfig+0x27c>)
 80128c6:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80128ca:	6013      	str	r3, [r2, #0]
 80128cc:	4b75      	ldr	r3, [pc, #468]	@ (8012aa4 <HAL_RCC_OscConfig+0x27c>)
 80128ce:	681b      	ldr	r3, [r3, #0]
 80128d0:	4a74      	ldr	r2, [pc, #464]	@ (8012aa4 <HAL_RCC_OscConfig+0x27c>)
 80128d2:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 80128d6:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 80128d8:	687b      	ldr	r3, [r7, #4]
 80128da:	685b      	ldr	r3, [r3, #4]
 80128dc:	2b00      	cmp	r3, #0
 80128de:	d013      	beq.n	8012908 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80128e0:	f7fc f980 	bl	800ebe4 <HAL_GetTick>
 80128e4:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 80128e6:	e008      	b.n	80128fa <HAL_RCC_OscConfig+0xd2>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80128e8:	f7fc f97c 	bl	800ebe4 <HAL_GetTick>
 80128ec:	4602      	mov	r2, r0
 80128ee:	693b      	ldr	r3, [r7, #16]
 80128f0:	1ad3      	subs	r3, r2, r3
 80128f2:	2b64      	cmp	r3, #100	@ 0x64
 80128f4:	d901      	bls.n	80128fa <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 80128f6:	2303      	movs	r3, #3
 80128f8:	e2a6      	b.n	8012e48 <HAL_RCC_OscConfig+0x620>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 80128fa:	4b6a      	ldr	r3, [pc, #424]	@ (8012aa4 <HAL_RCC_OscConfig+0x27c>)
 80128fc:	681b      	ldr	r3, [r3, #0]
 80128fe:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8012902:	2b00      	cmp	r3, #0
 8012904:	d0f0      	beq.n	80128e8 <HAL_RCC_OscConfig+0xc0>
 8012906:	e014      	b.n	8012932 <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8012908:	f7fc f96c 	bl	800ebe4 <HAL_GetTick>
 801290c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 801290e:	e008      	b.n	8012922 <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8012910:	f7fc f968 	bl	800ebe4 <HAL_GetTick>
 8012914:	4602      	mov	r2, r0
 8012916:	693b      	ldr	r3, [r7, #16]
 8012918:	1ad3      	subs	r3, r2, r3
 801291a:	2b64      	cmp	r3, #100	@ 0x64
 801291c:	d901      	bls.n	8012922 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 801291e:	2303      	movs	r3, #3
 8012920:	e292      	b.n	8012e48 <HAL_RCC_OscConfig+0x620>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8012922:	4b60      	ldr	r3, [pc, #384]	@ (8012aa4 <HAL_RCC_OscConfig+0x27c>)
 8012924:	681b      	ldr	r3, [r3, #0]
 8012926:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 801292a:	2b00      	cmp	r3, #0
 801292c:	d1f0      	bne.n	8012910 <HAL_RCC_OscConfig+0xe8>
 801292e:	e000      	b.n	8012932 <HAL_RCC_OscConfig+0x10a>
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8012930:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8012932:	687b      	ldr	r3, [r7, #4]
 8012934:	681b      	ldr	r3, [r3, #0]
 8012936:	f003 0302 	and.w	r3, r3, #2
 801293a:	2b00      	cmp	r3, #0
 801293c:	d075      	beq.n	8012a2a <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 801293e:	4b59      	ldr	r3, [pc, #356]	@ (8012aa4 <HAL_RCC_OscConfig+0x27c>)
 8012940:	689b      	ldr	r3, [r3, #8]
 8012942:	f003 030c 	and.w	r3, r3, #12
 8012946:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 8012948:	4b56      	ldr	r3, [pc, #344]	@ (8012aa4 <HAL_RCC_OscConfig+0x27c>)
 801294a:	68db      	ldr	r3, [r3, #12]
 801294c:	f003 0303 	and.w	r3, r3, #3
 8012950:	617b      	str	r3, [r7, #20]
    if (((temp_sysclksrc == RCC_CFGR_SWS_PLL) && (temp_pllckcfg == RCC_PLLSOURCE_HSI)) || (temp_sysclksrc == RCC_CFGR_SWS_HSI))
 8012952:	69bb      	ldr	r3, [r7, #24]
 8012954:	2b0c      	cmp	r3, #12
 8012956:	d102      	bne.n	801295e <HAL_RCC_OscConfig+0x136>
 8012958:	697b      	ldr	r3, [r7, #20]
 801295a:	2b02      	cmp	r3, #2
 801295c:	d002      	beq.n	8012964 <HAL_RCC_OscConfig+0x13c>
 801295e:	69bb      	ldr	r3, [r7, #24]
 8012960:	2b04      	cmp	r3, #4
 8012962:	d11f      	bne.n	80129a4 <HAL_RCC_OscConfig+0x17c>
    {
      /* When HSI is used as system clock it will not be disabled */
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8012964:	4b4f      	ldr	r3, [pc, #316]	@ (8012aa4 <HAL_RCC_OscConfig+0x27c>)
 8012966:	681b      	ldr	r3, [r3, #0]
 8012968:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 801296c:	2b00      	cmp	r3, #0
 801296e:	d005      	beq.n	801297c <HAL_RCC_OscConfig+0x154>
 8012970:	687b      	ldr	r3, [r7, #4]
 8012972:	68db      	ldr	r3, [r3, #12]
 8012974:	2b00      	cmp	r3, #0
 8012976:	d101      	bne.n	801297c <HAL_RCC_OscConfig+0x154>
      {
        return HAL_ERROR;
 8012978:	2301      	movs	r3, #1
 801297a:	e265      	b.n	8012e48 <HAL_RCC_OscConfig+0x620>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 801297c:	4b49      	ldr	r3, [pc, #292]	@ (8012aa4 <HAL_RCC_OscConfig+0x27c>)
 801297e:	685b      	ldr	r3, [r3, #4]
 8012980:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 8012984:	687b      	ldr	r3, [r7, #4]
 8012986:	691b      	ldr	r3, [r3, #16]
 8012988:	061b      	lsls	r3, r3, #24
 801298a:	4946      	ldr	r1, [pc, #280]	@ (8012aa4 <HAL_RCC_OscConfig+0x27c>)
 801298c:	4313      	orrs	r3, r2
 801298e:	604b      	str	r3, [r1, #4]

        /* Adapt Systick interrupt period */
        if (HAL_InitTick(uwTickPrio) != HAL_OK)
 8012990:	4b45      	ldr	r3, [pc, #276]	@ (8012aa8 <HAL_RCC_OscConfig+0x280>)
 8012992:	681b      	ldr	r3, [r3, #0]
 8012994:	4618      	mov	r0, r3
 8012996:	f7fc f8d9 	bl	800eb4c <HAL_InitTick>
 801299a:	4603      	mov	r3, r0
 801299c:	2b00      	cmp	r3, #0
 801299e:	d043      	beq.n	8012a28 <HAL_RCC_OscConfig+0x200>
        {
          return HAL_ERROR;
 80129a0:	2301      	movs	r3, #1
 80129a2:	e251      	b.n	8012e48 <HAL_RCC_OscConfig+0x620>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 80129a4:	687b      	ldr	r3, [r7, #4]
 80129a6:	68db      	ldr	r3, [r3, #12]
 80129a8:	2b00      	cmp	r3, #0
 80129aa:	d023      	beq.n	80129f4 <HAL_RCC_OscConfig+0x1cc>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80129ac:	4b3d      	ldr	r3, [pc, #244]	@ (8012aa4 <HAL_RCC_OscConfig+0x27c>)
 80129ae:	681b      	ldr	r3, [r3, #0]
 80129b0:	4a3c      	ldr	r2, [pc, #240]	@ (8012aa4 <HAL_RCC_OscConfig+0x27c>)
 80129b2:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80129b6:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80129b8:	f7fc f914 	bl	800ebe4 <HAL_GetTick>
 80129bc:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 80129be:	e008      	b.n	80129d2 <HAL_RCC_OscConfig+0x1aa>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80129c0:	f7fc f910 	bl	800ebe4 <HAL_GetTick>
 80129c4:	4602      	mov	r2, r0
 80129c6:	693b      	ldr	r3, [r7, #16]
 80129c8:	1ad3      	subs	r3, r2, r3
 80129ca:	2b02      	cmp	r3, #2
 80129cc:	d901      	bls.n	80129d2 <HAL_RCC_OscConfig+0x1aa>
          {
            return HAL_TIMEOUT;
 80129ce:	2303      	movs	r3, #3
 80129d0:	e23a      	b.n	8012e48 <HAL_RCC_OscConfig+0x620>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 80129d2:	4b34      	ldr	r3, [pc, #208]	@ (8012aa4 <HAL_RCC_OscConfig+0x27c>)
 80129d4:	681b      	ldr	r3, [r3, #0]
 80129d6:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80129da:	2b00      	cmp	r3, #0
 80129dc:	d0f0      	beq.n	80129c0 <HAL_RCC_OscConfig+0x198>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80129de:	4b31      	ldr	r3, [pc, #196]	@ (8012aa4 <HAL_RCC_OscConfig+0x27c>)
 80129e0:	685b      	ldr	r3, [r3, #4]
 80129e2:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 80129e6:	687b      	ldr	r3, [r7, #4]
 80129e8:	691b      	ldr	r3, [r3, #16]
 80129ea:	061b      	lsls	r3, r3, #24
 80129ec:	492d      	ldr	r1, [pc, #180]	@ (8012aa4 <HAL_RCC_OscConfig+0x27c>)
 80129ee:	4313      	orrs	r3, r2
 80129f0:	604b      	str	r3, [r1, #4]
 80129f2:	e01a      	b.n	8012a2a <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80129f4:	4b2b      	ldr	r3, [pc, #172]	@ (8012aa4 <HAL_RCC_OscConfig+0x27c>)
 80129f6:	681b      	ldr	r3, [r3, #0]
 80129f8:	4a2a      	ldr	r2, [pc, #168]	@ (8012aa4 <HAL_RCC_OscConfig+0x27c>)
 80129fa:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 80129fe:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8012a00:	f7fc f8f0 	bl	800ebe4 <HAL_GetTick>
 8012a04:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8012a06:	e008      	b.n	8012a1a <HAL_RCC_OscConfig+0x1f2>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8012a08:	f7fc f8ec 	bl	800ebe4 <HAL_GetTick>
 8012a0c:	4602      	mov	r2, r0
 8012a0e:	693b      	ldr	r3, [r7, #16]
 8012a10:	1ad3      	subs	r3, r2, r3
 8012a12:	2b02      	cmp	r3, #2
 8012a14:	d901      	bls.n	8012a1a <HAL_RCC_OscConfig+0x1f2>
          {
            return HAL_TIMEOUT;
 8012a16:	2303      	movs	r3, #3
 8012a18:	e216      	b.n	8012e48 <HAL_RCC_OscConfig+0x620>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8012a1a:	4b22      	ldr	r3, [pc, #136]	@ (8012aa4 <HAL_RCC_OscConfig+0x27c>)
 8012a1c:	681b      	ldr	r3, [r3, #0]
 8012a1e:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8012a22:	2b00      	cmp	r3, #0
 8012a24:	d1f0      	bne.n	8012a08 <HAL_RCC_OscConfig+0x1e0>
 8012a26:	e000      	b.n	8012a2a <HAL_RCC_OscConfig+0x202>
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8012a28:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8012a2a:	687b      	ldr	r3, [r7, #4]
 8012a2c:	681b      	ldr	r3, [r3, #0]
 8012a2e:	f003 0308 	and.w	r3, r3, #8
 8012a32:	2b00      	cmp	r3, #0
 8012a34:	d041      	beq.n	8012aba <HAL_RCC_OscConfig+0x292>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8012a36:	687b      	ldr	r3, [r7, #4]
 8012a38:	695b      	ldr	r3, [r3, #20]
 8012a3a:	2b00      	cmp	r3, #0
 8012a3c:	d01c      	beq.n	8012a78 <HAL_RCC_OscConfig+0x250>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8012a3e:	4b19      	ldr	r3, [pc, #100]	@ (8012aa4 <HAL_RCC_OscConfig+0x27c>)
 8012a40:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8012a44:	4a17      	ldr	r2, [pc, #92]	@ (8012aa4 <HAL_RCC_OscConfig+0x27c>)
 8012a46:	f043 0301 	orr.w	r3, r3, #1
 8012a4a:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8012a4e:	f7fc f8c9 	bl	800ebe4 <HAL_GetTick>
 8012a52:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8012a54:	e008      	b.n	8012a68 <HAL_RCC_OscConfig+0x240>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8012a56:	f7fc f8c5 	bl	800ebe4 <HAL_GetTick>
 8012a5a:	4602      	mov	r2, r0
 8012a5c:	693b      	ldr	r3, [r7, #16]
 8012a5e:	1ad3      	subs	r3, r2, r3
 8012a60:	2b02      	cmp	r3, #2
 8012a62:	d901      	bls.n	8012a68 <HAL_RCC_OscConfig+0x240>
        {
          return HAL_TIMEOUT;
 8012a64:	2303      	movs	r3, #3
 8012a66:	e1ef      	b.n	8012e48 <HAL_RCC_OscConfig+0x620>
      while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8012a68:	4b0e      	ldr	r3, [pc, #56]	@ (8012aa4 <HAL_RCC_OscConfig+0x27c>)
 8012a6a:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8012a6e:	f003 0302 	and.w	r3, r3, #2
 8012a72:	2b00      	cmp	r3, #0
 8012a74:	d0ef      	beq.n	8012a56 <HAL_RCC_OscConfig+0x22e>
 8012a76:	e020      	b.n	8012aba <HAL_RCC_OscConfig+0x292>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8012a78:	4b0a      	ldr	r3, [pc, #40]	@ (8012aa4 <HAL_RCC_OscConfig+0x27c>)
 8012a7a:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8012a7e:	4a09      	ldr	r2, [pc, #36]	@ (8012aa4 <HAL_RCC_OscConfig+0x27c>)
 8012a80:	f023 0301 	bic.w	r3, r3, #1
 8012a84:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8012a88:	f7fc f8ac 	bl	800ebe4 <HAL_GetTick>
 8012a8c:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8012a8e:	e00d      	b.n	8012aac <HAL_RCC_OscConfig+0x284>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8012a90:	f7fc f8a8 	bl	800ebe4 <HAL_GetTick>
 8012a94:	4602      	mov	r2, r0
 8012a96:	693b      	ldr	r3, [r7, #16]
 8012a98:	1ad3      	subs	r3, r2, r3
 8012a9a:	2b02      	cmp	r3, #2
 8012a9c:	d906      	bls.n	8012aac <HAL_RCC_OscConfig+0x284>
        {
          return HAL_TIMEOUT;
 8012a9e:	2303      	movs	r3, #3
 8012aa0:	e1d2      	b.n	8012e48 <HAL_RCC_OscConfig+0x620>
 8012aa2:	bf00      	nop
 8012aa4:	40021000 	.word	0x40021000
 8012aa8:	20000024 	.word	0x20000024
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8012aac:	4b8c      	ldr	r3, [pc, #560]	@ (8012ce0 <HAL_RCC_OscConfig+0x4b8>)
 8012aae:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8012ab2:	f003 0302 	and.w	r3, r3, #2
 8012ab6:	2b00      	cmp	r3, #0
 8012ab8:	d1ea      	bne.n	8012a90 <HAL_RCC_OscConfig+0x268>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8012aba:	687b      	ldr	r3, [r7, #4]
 8012abc:	681b      	ldr	r3, [r3, #0]
 8012abe:	f003 0304 	and.w	r3, r3, #4
 8012ac2:	2b00      	cmp	r3, #0
 8012ac4:	f000 80a6 	beq.w	8012c14 <HAL_RCC_OscConfig+0x3ec>
  {
    FlagStatus       pwrclkchanged = RESET;
 8012ac8:	2300      	movs	r3, #0
 8012aca:	77fb      	strb	r3, [r7, #31]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain if necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 8012acc:	4b84      	ldr	r3, [pc, #528]	@ (8012ce0 <HAL_RCC_OscConfig+0x4b8>)
 8012ace:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8012ad0:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8012ad4:	2b00      	cmp	r3, #0
 8012ad6:	d101      	bne.n	8012adc <HAL_RCC_OscConfig+0x2b4>
 8012ad8:	2301      	movs	r3, #1
 8012ada:	e000      	b.n	8012ade <HAL_RCC_OscConfig+0x2b6>
 8012adc:	2300      	movs	r3, #0
 8012ade:	2b00      	cmp	r3, #0
 8012ae0:	d00d      	beq.n	8012afe <HAL_RCC_OscConfig+0x2d6>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8012ae2:	4b7f      	ldr	r3, [pc, #508]	@ (8012ce0 <HAL_RCC_OscConfig+0x4b8>)
 8012ae4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8012ae6:	4a7e      	ldr	r2, [pc, #504]	@ (8012ce0 <HAL_RCC_OscConfig+0x4b8>)
 8012ae8:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8012aec:	6593      	str	r3, [r2, #88]	@ 0x58
 8012aee:	4b7c      	ldr	r3, [pc, #496]	@ (8012ce0 <HAL_RCC_OscConfig+0x4b8>)
 8012af0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8012af2:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8012af6:	60fb      	str	r3, [r7, #12]
 8012af8:	68fb      	ldr	r3, [r7, #12]
      pwrclkchanged = SET;
 8012afa:	2301      	movs	r3, #1
 8012afc:	77fb      	strb	r3, [r7, #31]
    }

    if (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8012afe:	4b79      	ldr	r3, [pc, #484]	@ (8012ce4 <HAL_RCC_OscConfig+0x4bc>)
 8012b00:	681b      	ldr	r3, [r3, #0]
 8012b02:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8012b06:	2b00      	cmp	r3, #0
 8012b08:	d118      	bne.n	8012b3c <HAL_RCC_OscConfig+0x314>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8012b0a:	4b76      	ldr	r3, [pc, #472]	@ (8012ce4 <HAL_RCC_OscConfig+0x4bc>)
 8012b0c:	681b      	ldr	r3, [r3, #0]
 8012b0e:	4a75      	ldr	r2, [pc, #468]	@ (8012ce4 <HAL_RCC_OscConfig+0x4bc>)
 8012b10:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8012b14:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8012b16:	f7fc f865 	bl	800ebe4 <HAL_GetTick>
 8012b1a:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8012b1c:	e008      	b.n	8012b30 <HAL_RCC_OscConfig+0x308>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8012b1e:	f7fc f861 	bl	800ebe4 <HAL_GetTick>
 8012b22:	4602      	mov	r2, r0
 8012b24:	693b      	ldr	r3, [r7, #16]
 8012b26:	1ad3      	subs	r3, r2, r3
 8012b28:	2b02      	cmp	r3, #2
 8012b2a:	d901      	bls.n	8012b30 <HAL_RCC_OscConfig+0x308>
        {
          return HAL_TIMEOUT;
 8012b2c:	2303      	movs	r3, #3
 8012b2e:	e18b      	b.n	8012e48 <HAL_RCC_OscConfig+0x620>
      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8012b30:	4b6c      	ldr	r3, [pc, #432]	@ (8012ce4 <HAL_RCC_OscConfig+0x4bc>)
 8012b32:	681b      	ldr	r3, [r3, #0]
 8012b34:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8012b38:	2b00      	cmp	r3, #0
 8012b3a:	d0f0      	beq.n	8012b1e <HAL_RCC_OscConfig+0x2f6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8012b3c:	687b      	ldr	r3, [r7, #4]
 8012b3e:	689b      	ldr	r3, [r3, #8]
 8012b40:	2b01      	cmp	r3, #1
 8012b42:	d108      	bne.n	8012b56 <HAL_RCC_OscConfig+0x32e>
 8012b44:	4b66      	ldr	r3, [pc, #408]	@ (8012ce0 <HAL_RCC_OscConfig+0x4b8>)
 8012b46:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8012b4a:	4a65      	ldr	r2, [pc, #404]	@ (8012ce0 <HAL_RCC_OscConfig+0x4b8>)
 8012b4c:	f043 0301 	orr.w	r3, r3, #1
 8012b50:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8012b54:	e024      	b.n	8012ba0 <HAL_RCC_OscConfig+0x378>
 8012b56:	687b      	ldr	r3, [r7, #4]
 8012b58:	689b      	ldr	r3, [r3, #8]
 8012b5a:	2b05      	cmp	r3, #5
 8012b5c:	d110      	bne.n	8012b80 <HAL_RCC_OscConfig+0x358>
 8012b5e:	4b60      	ldr	r3, [pc, #384]	@ (8012ce0 <HAL_RCC_OscConfig+0x4b8>)
 8012b60:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8012b64:	4a5e      	ldr	r2, [pc, #376]	@ (8012ce0 <HAL_RCC_OscConfig+0x4b8>)
 8012b66:	f043 0304 	orr.w	r3, r3, #4
 8012b6a:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8012b6e:	4b5c      	ldr	r3, [pc, #368]	@ (8012ce0 <HAL_RCC_OscConfig+0x4b8>)
 8012b70:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8012b74:	4a5a      	ldr	r2, [pc, #360]	@ (8012ce0 <HAL_RCC_OscConfig+0x4b8>)
 8012b76:	f043 0301 	orr.w	r3, r3, #1
 8012b7a:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8012b7e:	e00f      	b.n	8012ba0 <HAL_RCC_OscConfig+0x378>
 8012b80:	4b57      	ldr	r3, [pc, #348]	@ (8012ce0 <HAL_RCC_OscConfig+0x4b8>)
 8012b82:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8012b86:	4a56      	ldr	r2, [pc, #344]	@ (8012ce0 <HAL_RCC_OscConfig+0x4b8>)
 8012b88:	f023 0301 	bic.w	r3, r3, #1
 8012b8c:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8012b90:	4b53      	ldr	r3, [pc, #332]	@ (8012ce0 <HAL_RCC_OscConfig+0x4b8>)
 8012b92:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8012b96:	4a52      	ldr	r2, [pc, #328]	@ (8012ce0 <HAL_RCC_OscConfig+0x4b8>)
 8012b98:	f023 0304 	bic.w	r3, r3, #4
 8012b9c:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90

    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8012ba0:	687b      	ldr	r3, [r7, #4]
 8012ba2:	689b      	ldr	r3, [r3, #8]
 8012ba4:	2b00      	cmp	r3, #0
 8012ba6:	d016      	beq.n	8012bd6 <HAL_RCC_OscConfig+0x3ae>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8012ba8:	f7fc f81c 	bl	800ebe4 <HAL_GetTick>
 8012bac:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8012bae:	e00a      	b.n	8012bc6 <HAL_RCC_OscConfig+0x39e>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8012bb0:	f7fc f818 	bl	800ebe4 <HAL_GetTick>
 8012bb4:	4602      	mov	r2, r0
 8012bb6:	693b      	ldr	r3, [r7, #16]
 8012bb8:	1ad3      	subs	r3, r2, r3
 8012bba:	f241 3288 	movw	r2, #5000	@ 0x1388
 8012bbe:	4293      	cmp	r3, r2
 8012bc0:	d901      	bls.n	8012bc6 <HAL_RCC_OscConfig+0x39e>
        {
          return HAL_TIMEOUT;
 8012bc2:	2303      	movs	r3, #3
 8012bc4:	e140      	b.n	8012e48 <HAL_RCC_OscConfig+0x620>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8012bc6:	4b46      	ldr	r3, [pc, #280]	@ (8012ce0 <HAL_RCC_OscConfig+0x4b8>)
 8012bc8:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8012bcc:	f003 0302 	and.w	r3, r3, #2
 8012bd0:	2b00      	cmp	r3, #0
 8012bd2:	d0ed      	beq.n	8012bb0 <HAL_RCC_OscConfig+0x388>
 8012bd4:	e015      	b.n	8012c02 <HAL_RCC_OscConfig+0x3da>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8012bd6:	f7fc f805 	bl	800ebe4 <HAL_GetTick>
 8012bda:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8012bdc:	e00a      	b.n	8012bf4 <HAL_RCC_OscConfig+0x3cc>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8012bde:	f7fc f801 	bl	800ebe4 <HAL_GetTick>
 8012be2:	4602      	mov	r2, r0
 8012be4:	693b      	ldr	r3, [r7, #16]
 8012be6:	1ad3      	subs	r3, r2, r3
 8012be8:	f241 3288 	movw	r2, #5000	@ 0x1388
 8012bec:	4293      	cmp	r3, r2
 8012bee:	d901      	bls.n	8012bf4 <HAL_RCC_OscConfig+0x3cc>
        {
          return HAL_TIMEOUT;
 8012bf0:	2303      	movs	r3, #3
 8012bf2:	e129      	b.n	8012e48 <HAL_RCC_OscConfig+0x620>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8012bf4:	4b3a      	ldr	r3, [pc, #232]	@ (8012ce0 <HAL_RCC_OscConfig+0x4b8>)
 8012bf6:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8012bfa:	f003 0302 	and.w	r3, r3, #2
 8012bfe:	2b00      	cmp	r3, #0
 8012c00:	d1ed      	bne.n	8012bde <HAL_RCC_OscConfig+0x3b6>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 8012c02:	7ffb      	ldrb	r3, [r7, #31]
 8012c04:	2b01      	cmp	r3, #1
 8012c06:	d105      	bne.n	8012c14 <HAL_RCC_OscConfig+0x3ec>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8012c08:	4b35      	ldr	r3, [pc, #212]	@ (8012ce0 <HAL_RCC_OscConfig+0x4b8>)
 8012c0a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8012c0c:	4a34      	ldr	r2, [pc, #208]	@ (8012ce0 <HAL_RCC_OscConfig+0x4b8>)
 8012c0e:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8012c12:	6593      	str	r3, [r2, #88]	@ 0x58
    }
  }

  /*------------------------------ HSI48 Configuration -----------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 8012c14:	687b      	ldr	r3, [r7, #4]
 8012c16:	681b      	ldr	r3, [r3, #0]
 8012c18:	f003 0320 	and.w	r3, r3, #32
 8012c1c:	2b00      	cmp	r3, #0
 8012c1e:	d03c      	beq.n	8012c9a <HAL_RCC_OscConfig+0x472>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the HSI48 State */
    if(RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 8012c20:	687b      	ldr	r3, [r7, #4]
 8012c22:	699b      	ldr	r3, [r3, #24]
 8012c24:	2b00      	cmp	r3, #0
 8012c26:	d01c      	beq.n	8012c62 <HAL_RCC_OscConfig+0x43a>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 8012c28:	4b2d      	ldr	r3, [pc, #180]	@ (8012ce0 <HAL_RCC_OscConfig+0x4b8>)
 8012c2a:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8012c2e:	4a2c      	ldr	r2, [pc, #176]	@ (8012ce0 <HAL_RCC_OscConfig+0x4b8>)
 8012c30:	f043 0301 	orr.w	r3, r3, #1
 8012c34:	f8c2 3098 	str.w	r3, [r2, #152]	@ 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8012c38:	f7fb ffd4 	bl	800ebe4 <HAL_GetTick>
 8012c3c:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is ready */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 8012c3e:	e008      	b.n	8012c52 <HAL_RCC_OscConfig+0x42a>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8012c40:	f7fb ffd0 	bl	800ebe4 <HAL_GetTick>
 8012c44:	4602      	mov	r2, r0
 8012c46:	693b      	ldr	r3, [r7, #16]
 8012c48:	1ad3      	subs	r3, r2, r3
 8012c4a:	2b02      	cmp	r3, #2
 8012c4c:	d901      	bls.n	8012c52 <HAL_RCC_OscConfig+0x42a>
        {
          return HAL_TIMEOUT;
 8012c4e:	2303      	movs	r3, #3
 8012c50:	e0fa      	b.n	8012e48 <HAL_RCC_OscConfig+0x620>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 8012c52:	4b23      	ldr	r3, [pc, #140]	@ (8012ce0 <HAL_RCC_OscConfig+0x4b8>)
 8012c54:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8012c58:	f003 0302 	and.w	r3, r3, #2
 8012c5c:	2b00      	cmp	r3, #0
 8012c5e:	d0ef      	beq.n	8012c40 <HAL_RCC_OscConfig+0x418>
 8012c60:	e01b      	b.n	8012c9a <HAL_RCC_OscConfig+0x472>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 8012c62:	4b1f      	ldr	r3, [pc, #124]	@ (8012ce0 <HAL_RCC_OscConfig+0x4b8>)
 8012c64:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8012c68:	4a1d      	ldr	r2, [pc, #116]	@ (8012ce0 <HAL_RCC_OscConfig+0x4b8>)
 8012c6a:	f023 0301 	bic.w	r3, r3, #1
 8012c6e:	f8c2 3098 	str.w	r3, [r2, #152]	@ 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8012c72:	f7fb ffb7 	bl	800ebe4 <HAL_GetTick>
 8012c76:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is disabled */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 8012c78:	e008      	b.n	8012c8c <HAL_RCC_OscConfig+0x464>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8012c7a:	f7fb ffb3 	bl	800ebe4 <HAL_GetTick>
 8012c7e:	4602      	mov	r2, r0
 8012c80:	693b      	ldr	r3, [r7, #16]
 8012c82:	1ad3      	subs	r3, r2, r3
 8012c84:	2b02      	cmp	r3, #2
 8012c86:	d901      	bls.n	8012c8c <HAL_RCC_OscConfig+0x464>
        {
          return HAL_TIMEOUT;
 8012c88:	2303      	movs	r3, #3
 8012c8a:	e0dd      	b.n	8012e48 <HAL_RCC_OscConfig+0x620>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 8012c8c:	4b14      	ldr	r3, [pc, #80]	@ (8012ce0 <HAL_RCC_OscConfig+0x4b8>)
 8012c8e:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8012c92:	f003 0302 	and.w	r3, r3, #2
 8012c96:	2b00      	cmp	r3, #0
 8012c98:	d1ef      	bne.n	8012c7a <HAL_RCC_OscConfig+0x452>

  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if (RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 8012c9a:	687b      	ldr	r3, [r7, #4]
 8012c9c:	69db      	ldr	r3, [r3, #28]
 8012c9e:	2b00      	cmp	r3, #0
 8012ca0:	f000 80d1 	beq.w	8012e46 <HAL_RCC_OscConfig+0x61e>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8012ca4:	4b0e      	ldr	r3, [pc, #56]	@ (8012ce0 <HAL_RCC_OscConfig+0x4b8>)
 8012ca6:	689b      	ldr	r3, [r3, #8]
 8012ca8:	f003 030c 	and.w	r3, r3, #12
 8012cac:	2b0c      	cmp	r3, #12
 8012cae:	f000 808b 	beq.w	8012dc8 <HAL_RCC_OscConfig+0x5a0>
    {
      if (RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 8012cb2:	687b      	ldr	r3, [r7, #4]
 8012cb4:	69db      	ldr	r3, [r3, #28]
 8012cb6:	2b02      	cmp	r3, #2
 8012cb8:	d15e      	bne.n	8012d78 <HAL_RCC_OscConfig+0x550>
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8012cba:	4b09      	ldr	r3, [pc, #36]	@ (8012ce0 <HAL_RCC_OscConfig+0x4b8>)
 8012cbc:	681b      	ldr	r3, [r3, #0]
 8012cbe:	4a08      	ldr	r2, [pc, #32]	@ (8012ce0 <HAL_RCC_OscConfig+0x4b8>)
 8012cc0:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8012cc4:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8012cc6:	f7fb ff8d 	bl	800ebe4 <HAL_GetTick>
 8012cca:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8012ccc:	e00c      	b.n	8012ce8 <HAL_RCC_OscConfig+0x4c0>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8012cce:	f7fb ff89 	bl	800ebe4 <HAL_GetTick>
 8012cd2:	4602      	mov	r2, r0
 8012cd4:	693b      	ldr	r3, [r7, #16]
 8012cd6:	1ad3      	subs	r3, r2, r3
 8012cd8:	2b02      	cmp	r3, #2
 8012cda:	d905      	bls.n	8012ce8 <HAL_RCC_OscConfig+0x4c0>
          {
            return HAL_TIMEOUT;
 8012cdc:	2303      	movs	r3, #3
 8012cde:	e0b3      	b.n	8012e48 <HAL_RCC_OscConfig+0x620>
 8012ce0:	40021000 	.word	0x40021000
 8012ce4:	40007000 	.word	0x40007000
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8012ce8:	4b59      	ldr	r3, [pc, #356]	@ (8012e50 <HAL_RCC_OscConfig+0x628>)
 8012cea:	681b      	ldr	r3, [r3, #0]
 8012cec:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8012cf0:	2b00      	cmp	r3, #0
 8012cf2:	d1ec      	bne.n	8012cce <HAL_RCC_OscConfig+0x4a6>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8012cf4:	4b56      	ldr	r3, [pc, #344]	@ (8012e50 <HAL_RCC_OscConfig+0x628>)
 8012cf6:	68da      	ldr	r2, [r3, #12]
 8012cf8:	4b56      	ldr	r3, [pc, #344]	@ (8012e54 <HAL_RCC_OscConfig+0x62c>)
 8012cfa:	4013      	ands	r3, r2
 8012cfc:	687a      	ldr	r2, [r7, #4]
 8012cfe:	6a11      	ldr	r1, [r2, #32]
 8012d00:	687a      	ldr	r2, [r7, #4]
 8012d02:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 8012d04:	3a01      	subs	r2, #1
 8012d06:	0112      	lsls	r2, r2, #4
 8012d08:	4311      	orrs	r1, r2
 8012d0a:	687a      	ldr	r2, [r7, #4]
 8012d0c:	6a92      	ldr	r2, [r2, #40]	@ 0x28
 8012d0e:	0212      	lsls	r2, r2, #8
 8012d10:	4311      	orrs	r1, r2
 8012d12:	687a      	ldr	r2, [r7, #4]
 8012d14:	6b12      	ldr	r2, [r2, #48]	@ 0x30
 8012d16:	0852      	lsrs	r2, r2, #1
 8012d18:	3a01      	subs	r2, #1
 8012d1a:	0552      	lsls	r2, r2, #21
 8012d1c:	4311      	orrs	r1, r2
 8012d1e:	687a      	ldr	r2, [r7, #4]
 8012d20:	6b52      	ldr	r2, [r2, #52]	@ 0x34
 8012d22:	0852      	lsrs	r2, r2, #1
 8012d24:	3a01      	subs	r2, #1
 8012d26:	0652      	lsls	r2, r2, #25
 8012d28:	4311      	orrs	r1, r2
 8012d2a:	687a      	ldr	r2, [r7, #4]
 8012d2c:	6ad2      	ldr	r2, [r2, #44]	@ 0x2c
 8012d2e:	06d2      	lsls	r2, r2, #27
 8012d30:	430a      	orrs	r2, r1
 8012d32:	4947      	ldr	r1, [pc, #284]	@ (8012e50 <HAL_RCC_OscConfig+0x628>)
 8012d34:	4313      	orrs	r3, r2
 8012d36:	60cb      	str	r3, [r1, #12]
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ,
                             RCC_OscInitStruct->PLL.PLLR);

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8012d38:	4b45      	ldr	r3, [pc, #276]	@ (8012e50 <HAL_RCC_OscConfig+0x628>)
 8012d3a:	681b      	ldr	r3, [r3, #0]
 8012d3c:	4a44      	ldr	r2, [pc, #272]	@ (8012e50 <HAL_RCC_OscConfig+0x628>)
 8012d3e:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8012d42:	6013      	str	r3, [r2, #0]

        /* Enable PLL System Clock output. */
         __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8012d44:	4b42      	ldr	r3, [pc, #264]	@ (8012e50 <HAL_RCC_OscConfig+0x628>)
 8012d46:	68db      	ldr	r3, [r3, #12]
 8012d48:	4a41      	ldr	r2, [pc, #260]	@ (8012e50 <HAL_RCC_OscConfig+0x628>)
 8012d4a:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8012d4e:	60d3      	str	r3, [r2, #12]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8012d50:	f7fb ff48 	bl	800ebe4 <HAL_GetTick>
 8012d54:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8012d56:	e008      	b.n	8012d6a <HAL_RCC_OscConfig+0x542>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8012d58:	f7fb ff44 	bl	800ebe4 <HAL_GetTick>
 8012d5c:	4602      	mov	r2, r0
 8012d5e:	693b      	ldr	r3, [r7, #16]
 8012d60:	1ad3      	subs	r3, r2, r3
 8012d62:	2b02      	cmp	r3, #2
 8012d64:	d901      	bls.n	8012d6a <HAL_RCC_OscConfig+0x542>
          {
            return HAL_TIMEOUT;
 8012d66:	2303      	movs	r3, #3
 8012d68:	e06e      	b.n	8012e48 <HAL_RCC_OscConfig+0x620>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8012d6a:	4b39      	ldr	r3, [pc, #228]	@ (8012e50 <HAL_RCC_OscConfig+0x628>)
 8012d6c:	681b      	ldr	r3, [r3, #0]
 8012d6e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8012d72:	2b00      	cmp	r3, #0
 8012d74:	d0f0      	beq.n	8012d58 <HAL_RCC_OscConfig+0x530>
 8012d76:	e066      	b.n	8012e46 <HAL_RCC_OscConfig+0x61e>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8012d78:	4b35      	ldr	r3, [pc, #212]	@ (8012e50 <HAL_RCC_OscConfig+0x628>)
 8012d7a:	681b      	ldr	r3, [r3, #0]
 8012d7c:	4a34      	ldr	r2, [pc, #208]	@ (8012e50 <HAL_RCC_OscConfig+0x628>)
 8012d7e:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8012d82:	6013      	str	r3, [r2, #0]

        /* Disable all PLL outputs to save power if no PLLs on */
          MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, RCC_PLLSOURCE_NONE);
 8012d84:	4b32      	ldr	r3, [pc, #200]	@ (8012e50 <HAL_RCC_OscConfig+0x628>)
 8012d86:	68db      	ldr	r3, [r3, #12]
 8012d88:	4a31      	ldr	r2, [pc, #196]	@ (8012e50 <HAL_RCC_OscConfig+0x628>)
 8012d8a:	f023 0303 	bic.w	r3, r3, #3
 8012d8e:	60d3      	str	r3, [r2, #12]
        __HAL_RCC_PLLCLKOUT_DISABLE(RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_ADCCLK);
 8012d90:	4b2f      	ldr	r3, [pc, #188]	@ (8012e50 <HAL_RCC_OscConfig+0x628>)
 8012d92:	68db      	ldr	r3, [r3, #12]
 8012d94:	4a2e      	ldr	r2, [pc, #184]	@ (8012e50 <HAL_RCC_OscConfig+0x628>)
 8012d96:	f023 7388 	bic.w	r3, r3, #17825792	@ 0x1100000
 8012d9a:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8012d9e:	60d3      	str	r3, [r2, #12]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8012da0:	f7fb ff20 	bl	800ebe4 <HAL_GetTick>
 8012da4:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8012da6:	e008      	b.n	8012dba <HAL_RCC_OscConfig+0x592>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8012da8:	f7fb ff1c 	bl	800ebe4 <HAL_GetTick>
 8012dac:	4602      	mov	r2, r0
 8012dae:	693b      	ldr	r3, [r7, #16]
 8012db0:	1ad3      	subs	r3, r2, r3
 8012db2:	2b02      	cmp	r3, #2
 8012db4:	d901      	bls.n	8012dba <HAL_RCC_OscConfig+0x592>
          {
            return HAL_TIMEOUT;
 8012db6:	2303      	movs	r3, #3
 8012db8:	e046      	b.n	8012e48 <HAL_RCC_OscConfig+0x620>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8012dba:	4b25      	ldr	r3, [pc, #148]	@ (8012e50 <HAL_RCC_OscConfig+0x628>)
 8012dbc:	681b      	ldr	r3, [r3, #0]
 8012dbe:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8012dc2:	2b00      	cmp	r3, #0
 8012dc4:	d1f0      	bne.n	8012da8 <HAL_RCC_OscConfig+0x580>
 8012dc6:	e03e      	b.n	8012e46 <HAL_RCC_OscConfig+0x61e>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8012dc8:	687b      	ldr	r3, [r7, #4]
 8012dca:	69db      	ldr	r3, [r3, #28]
 8012dcc:	2b01      	cmp	r3, #1
 8012dce:	d101      	bne.n	8012dd4 <HAL_RCC_OscConfig+0x5ac>
      {
        return HAL_ERROR;
 8012dd0:	2301      	movs	r3, #1
 8012dd2:	e039      	b.n	8012e48 <HAL_RCC_OscConfig+0x620>
      }
      else
      {
      /* Do not return HAL_ERROR if request repeats the current configuration */
      temp_pllckcfg = RCC->PLLCFGR;
 8012dd4:	4b1e      	ldr	r3, [pc, #120]	@ (8012e50 <HAL_RCC_OscConfig+0x628>)
 8012dd6:	68db      	ldr	r3, [r3, #12]
 8012dd8:	617b      	str	r3, [r7, #20]
      if((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8012dda:	697b      	ldr	r3, [r7, #20]
 8012ddc:	f003 0203 	and.w	r2, r3, #3
 8012de0:	687b      	ldr	r3, [r7, #4]
 8012de2:	6a1b      	ldr	r3, [r3, #32]
 8012de4:	429a      	cmp	r2, r3
 8012de6:	d12c      	bne.n	8012e42 <HAL_RCC_OscConfig+0x61a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != (((RCC_OscInitStruct->PLL.PLLM) - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8012de8:	697b      	ldr	r3, [r7, #20]
 8012dea:	f003 02f0 	and.w	r2, r3, #240	@ 0xf0
 8012dee:	687b      	ldr	r3, [r7, #4]
 8012df0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8012df2:	3b01      	subs	r3, #1
 8012df4:	011b      	lsls	r3, r3, #4
      if((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8012df6:	429a      	cmp	r2, r3
 8012df8:	d123      	bne.n	8012e42 <HAL_RCC_OscConfig+0x61a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != ((RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos)) ||
 8012dfa:	697b      	ldr	r3, [r7, #20]
 8012dfc:	f403 42fe 	and.w	r2, r3, #32512	@ 0x7f00
 8012e00:	687b      	ldr	r3, [r7, #4]
 8012e02:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8012e04:	021b      	lsls	r3, r3, #8
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != (((RCC_OscInitStruct->PLL.PLLM) - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8012e06:	429a      	cmp	r2, r3
 8012e08:	d11b      	bne.n	8012e42 <HAL_RCC_OscConfig+0x61a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLPDIV) != ((RCC_OscInitStruct->PLL.PLLP) << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 8012e0a:	697b      	ldr	r3, [r7, #20]
 8012e0c:	f003 4278 	and.w	r2, r3, #4160749568	@ 0xf8000000
 8012e10:	687b      	ldr	r3, [r7, #4]
 8012e12:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8012e14:	06db      	lsls	r3, r3, #27
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != ((RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos)) ||
 8012e16:	429a      	cmp	r2, r3
 8012e18:	d113      	bne.n	8012e42 <HAL_RCC_OscConfig+0x61a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8012e1a:	697b      	ldr	r3, [r7, #20]
 8012e1c:	f403 02c0 	and.w	r2, r3, #6291456	@ 0x600000
 8012e20:	687b      	ldr	r3, [r7, #4]
 8012e22:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8012e24:	085b      	lsrs	r3, r3, #1
 8012e26:	3b01      	subs	r3, #1
 8012e28:	055b      	lsls	r3, r3, #21
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLPDIV) != ((RCC_OscInitStruct->PLL.PLLP) << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 8012e2a:	429a      	cmp	r2, r3
 8012e2c:	d109      	bne.n	8012e42 <HAL_RCC_OscConfig+0x61a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLR) != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 8012e2e:	697b      	ldr	r3, [r7, #20]
 8012e30:	f003 62c0 	and.w	r2, r3, #100663296	@ 0x6000000
 8012e34:	687b      	ldr	r3, [r7, #4]
 8012e36:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8012e38:	085b      	lsrs	r3, r3, #1
 8012e3a:	3b01      	subs	r3, #1
 8012e3c:	065b      	lsls	r3, r3, #25
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8012e3e:	429a      	cmp	r2, r3
 8012e40:	d001      	beq.n	8012e46 <HAL_RCC_OscConfig+0x61e>
      {
        return HAL_ERROR;
 8012e42:	2301      	movs	r3, #1
 8012e44:	e000      	b.n	8012e48 <HAL_RCC_OscConfig+0x620>
      }
    }
  }
  }

  return HAL_OK;
 8012e46:	2300      	movs	r3, #0
}
 8012e48:	4618      	mov	r0, r3
 8012e4a:	3720      	adds	r7, #32
 8012e4c:	46bd      	mov	sp, r7
 8012e4e:	bd80      	pop	{r7, pc}
 8012e50:	40021000 	.word	0x40021000
 8012e54:	019f800c 	.word	0x019f800c

08012e58 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8012e58:	b580      	push	{r7, lr}
 8012e5a:	b086      	sub	sp, #24
 8012e5c:	af00      	add	r7, sp, #0
 8012e5e:	6078      	str	r0, [r7, #4]
 8012e60:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  uint32_t pllfreq;
  uint32_t hpre = RCC_SYSCLK_DIV1;
 8012e62:	2300      	movs	r3, #0
 8012e64:	617b      	str	r3, [r7, #20]

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8012e66:	687b      	ldr	r3, [r7, #4]
 8012e68:	2b00      	cmp	r3, #0
 8012e6a:	d101      	bne.n	8012e70 <HAL_RCC_ClockConfig+0x18>
  {
    return HAL_ERROR;
 8012e6c:	2301      	movs	r3, #1
 8012e6e:	e11e      	b.n	80130ae <HAL_RCC_ClockConfig+0x256>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8012e70:	4b91      	ldr	r3, [pc, #580]	@ (80130b8 <HAL_RCC_ClockConfig+0x260>)
 8012e72:	681b      	ldr	r3, [r3, #0]
 8012e74:	f003 030f 	and.w	r3, r3, #15
 8012e78:	683a      	ldr	r2, [r7, #0]
 8012e7a:	429a      	cmp	r2, r3
 8012e7c:	d910      	bls.n	8012ea0 <HAL_RCC_ClockConfig+0x48>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8012e7e:	4b8e      	ldr	r3, [pc, #568]	@ (80130b8 <HAL_RCC_ClockConfig+0x260>)
 8012e80:	681b      	ldr	r3, [r3, #0]
 8012e82:	f023 020f 	bic.w	r2, r3, #15
 8012e86:	498c      	ldr	r1, [pc, #560]	@ (80130b8 <HAL_RCC_ClockConfig+0x260>)
 8012e88:	683b      	ldr	r3, [r7, #0]
 8012e8a:	4313      	orrs	r3, r2
 8012e8c:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8012e8e:	4b8a      	ldr	r3, [pc, #552]	@ (80130b8 <HAL_RCC_ClockConfig+0x260>)
 8012e90:	681b      	ldr	r3, [r3, #0]
 8012e92:	f003 030f 	and.w	r3, r3, #15
 8012e96:	683a      	ldr	r2, [r7, #0]
 8012e98:	429a      	cmp	r2, r3
 8012e9a:	d001      	beq.n	8012ea0 <HAL_RCC_ClockConfig+0x48>
    {
      return HAL_ERROR;
 8012e9c:	2301      	movs	r3, #1
 8012e9e:	e106      	b.n	80130ae <HAL_RCC_ClockConfig+0x256>
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8012ea0:	687b      	ldr	r3, [r7, #4]
 8012ea2:	681b      	ldr	r3, [r3, #0]
 8012ea4:	f003 0301 	and.w	r3, r3, #1
 8012ea8:	2b00      	cmp	r3, #0
 8012eaa:	d073      	beq.n	8012f94 <HAL_RCC_ClockConfig+0x13c>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8012eac:	687b      	ldr	r3, [r7, #4]
 8012eae:	685b      	ldr	r3, [r3, #4]
 8012eb0:	2b03      	cmp	r3, #3
 8012eb2:	d129      	bne.n	8012f08 <HAL_RCC_ClockConfig+0xb0>
    {
      /* Check the PLL ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8012eb4:	4b81      	ldr	r3, [pc, #516]	@ (80130bc <HAL_RCC_ClockConfig+0x264>)
 8012eb6:	681b      	ldr	r3, [r3, #0]
 8012eb8:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8012ebc:	2b00      	cmp	r3, #0
 8012ebe:	d101      	bne.n	8012ec4 <HAL_RCC_ClockConfig+0x6c>
      {
        return HAL_ERROR;
 8012ec0:	2301      	movs	r3, #1
 8012ec2:	e0f4      	b.n	80130ae <HAL_RCC_ClockConfig+0x256>
      }
      /* Undershoot management when selection PLL as SYSCLK source and frequency above 80Mhz */
      /* Compute target PLL output frequency */
      pllfreq = RCC_GetSysClockFreqFromPLLSource();
 8012ec4:	f000 f99e 	bl	8013204 <RCC_GetSysClockFreqFromPLLSource>
 8012ec8:	6138      	str	r0, [r7, #16]

      /* Intermediate step with HCLK prescaler 2 necessary before to go over 80Mhz */
      if(pllfreq > 80000000U)
 8012eca:	693b      	ldr	r3, [r7, #16]
 8012ecc:	4a7c      	ldr	r2, [pc, #496]	@ (80130c0 <HAL_RCC_ClockConfig+0x268>)
 8012ece:	4293      	cmp	r3, r2
 8012ed0:	d93f      	bls.n	8012f52 <HAL_RCC_ClockConfig+0xfa>
      {
        if (((READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)) ||
 8012ed2:	4b7a      	ldr	r3, [pc, #488]	@ (80130bc <HAL_RCC_ClockConfig+0x264>)
 8012ed4:	689b      	ldr	r3, [r3, #8]
 8012ed6:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8012eda:	2b00      	cmp	r3, #0
 8012edc:	d009      	beq.n	8012ef2 <HAL_RCC_ClockConfig+0x9a>
            (((((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK) &&
 8012ede:	687b      	ldr	r3, [r7, #4]
 8012ee0:	681b      	ldr	r3, [r3, #0]
 8012ee2:	f003 0302 	and.w	r3, r3, #2
        if (((READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)) ||
 8012ee6:	2b00      	cmp	r3, #0
 8012ee8:	d033      	beq.n	8012f52 <HAL_RCC_ClockConfig+0xfa>
              (RCC_ClkInitStruct->AHBCLKDivider == RCC_SYSCLK_DIV1))))
 8012eea:	687b      	ldr	r3, [r7, #4]
 8012eec:	689b      	ldr	r3, [r3, #8]
            (((((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK) &&
 8012eee:	2b00      	cmp	r3, #0
 8012ef0:	d12f      	bne.n	8012f52 <HAL_RCC_ClockConfig+0xfa>
        {
          MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 8012ef2:	4b72      	ldr	r3, [pc, #456]	@ (80130bc <HAL_RCC_ClockConfig+0x264>)
 8012ef4:	689b      	ldr	r3, [r3, #8]
 8012ef6:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8012efa:	4a70      	ldr	r2, [pc, #448]	@ (80130bc <HAL_RCC_ClockConfig+0x264>)
 8012efc:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8012f00:	6093      	str	r3, [r2, #8]
          hpre = RCC_SYSCLK_DIV2;
 8012f02:	2380      	movs	r3, #128	@ 0x80
 8012f04:	617b      	str	r3, [r7, #20]
 8012f06:	e024      	b.n	8012f52 <HAL_RCC_ClockConfig+0xfa>
      }
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8012f08:	687b      	ldr	r3, [r7, #4]
 8012f0a:	685b      	ldr	r3, [r3, #4]
 8012f0c:	2b02      	cmp	r3, #2
 8012f0e:	d107      	bne.n	8012f20 <HAL_RCC_ClockConfig+0xc8>
      {
        /* Check the HSE ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8012f10:	4b6a      	ldr	r3, [pc, #424]	@ (80130bc <HAL_RCC_ClockConfig+0x264>)
 8012f12:	681b      	ldr	r3, [r3, #0]
 8012f14:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8012f18:	2b00      	cmp	r3, #0
 8012f1a:	d109      	bne.n	8012f30 <HAL_RCC_ClockConfig+0xd8>
        {
          return HAL_ERROR;
 8012f1c:	2301      	movs	r3, #1
 8012f1e:	e0c6      	b.n	80130ae <HAL_RCC_ClockConfig+0x256>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8012f20:	4b66      	ldr	r3, [pc, #408]	@ (80130bc <HAL_RCC_ClockConfig+0x264>)
 8012f22:	681b      	ldr	r3, [r3, #0]
 8012f24:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8012f28:	2b00      	cmp	r3, #0
 8012f2a:	d101      	bne.n	8012f30 <HAL_RCC_ClockConfig+0xd8>
        {
          return HAL_ERROR;
 8012f2c:	2301      	movs	r3, #1
 8012f2e:	e0be      	b.n	80130ae <HAL_RCC_ClockConfig+0x256>
        }
      }
      /* Overshoot management when going down from PLL as SYSCLK source and frequency above 80Mhz */
      pllfreq = HAL_RCC_GetSysClockFreq();
 8012f30:	f000 f8ce 	bl	80130d0 <HAL_RCC_GetSysClockFreq>
 8012f34:	6138      	str	r0, [r7, #16]

      /* Intermediate step with HCLK prescaler 2 necessary before to go under 80Mhz */
      if(pllfreq > 80000000U)
 8012f36:	693b      	ldr	r3, [r7, #16]
 8012f38:	4a61      	ldr	r2, [pc, #388]	@ (80130c0 <HAL_RCC_ClockConfig+0x268>)
 8012f3a:	4293      	cmp	r3, r2
 8012f3c:	d909      	bls.n	8012f52 <HAL_RCC_ClockConfig+0xfa>
      {
        MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 8012f3e:	4b5f      	ldr	r3, [pc, #380]	@ (80130bc <HAL_RCC_ClockConfig+0x264>)
 8012f40:	689b      	ldr	r3, [r3, #8]
 8012f42:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8012f46:	4a5d      	ldr	r2, [pc, #372]	@ (80130bc <HAL_RCC_ClockConfig+0x264>)
 8012f48:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8012f4c:	6093      	str	r3, [r2, #8]
        hpre = RCC_SYSCLK_DIV2;
 8012f4e:	2380      	movs	r3, #128	@ 0x80
 8012f50:	617b      	str	r3, [r7, #20]
      }

    }

    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 8012f52:	4b5a      	ldr	r3, [pc, #360]	@ (80130bc <HAL_RCC_ClockConfig+0x264>)
 8012f54:	689b      	ldr	r3, [r3, #8]
 8012f56:	f023 0203 	bic.w	r2, r3, #3
 8012f5a:	687b      	ldr	r3, [r7, #4]
 8012f5c:	685b      	ldr	r3, [r3, #4]
 8012f5e:	4957      	ldr	r1, [pc, #348]	@ (80130bc <HAL_RCC_ClockConfig+0x264>)
 8012f60:	4313      	orrs	r3, r2
 8012f62:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8012f64:	f7fb fe3e 	bl	800ebe4 <HAL_GetTick>
 8012f68:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8012f6a:	e00a      	b.n	8012f82 <HAL_RCC_ClockConfig+0x12a>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8012f6c:	f7fb fe3a 	bl	800ebe4 <HAL_GetTick>
 8012f70:	4602      	mov	r2, r0
 8012f72:	68fb      	ldr	r3, [r7, #12]
 8012f74:	1ad3      	subs	r3, r2, r3
 8012f76:	f241 3288 	movw	r2, #5000	@ 0x1388
 8012f7a:	4293      	cmp	r3, r2
 8012f7c:	d901      	bls.n	8012f82 <HAL_RCC_ClockConfig+0x12a>
      {
        return HAL_TIMEOUT;
 8012f7e:	2303      	movs	r3, #3
 8012f80:	e095      	b.n	80130ae <HAL_RCC_ClockConfig+0x256>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8012f82:	4b4e      	ldr	r3, [pc, #312]	@ (80130bc <HAL_RCC_ClockConfig+0x264>)
 8012f84:	689b      	ldr	r3, [r3, #8]
 8012f86:	f003 020c 	and.w	r2, r3, #12
 8012f8a:	687b      	ldr	r3, [r7, #4]
 8012f8c:	685b      	ldr	r3, [r3, #4]
 8012f8e:	009b      	lsls	r3, r3, #2
 8012f90:	429a      	cmp	r2, r3
 8012f92:	d1eb      	bne.n	8012f6c <HAL_RCC_ClockConfig+0x114>
      }
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8012f94:	687b      	ldr	r3, [r7, #4]
 8012f96:	681b      	ldr	r3, [r3, #0]
 8012f98:	f003 0302 	and.w	r3, r3, #2
 8012f9c:	2b00      	cmp	r3, #0
 8012f9e:	d023      	beq.n	8012fe8 <HAL_RCC_ClockConfig+0x190>
  {
    /* Set the highest APB divider in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8012fa0:	687b      	ldr	r3, [r7, #4]
 8012fa2:	681b      	ldr	r3, [r3, #0]
 8012fa4:	f003 0304 	and.w	r3, r3, #4
 8012fa8:	2b00      	cmp	r3, #0
 8012faa:	d005      	beq.n	8012fb8 <HAL_RCC_ClockConfig+0x160>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8012fac:	4b43      	ldr	r3, [pc, #268]	@ (80130bc <HAL_RCC_ClockConfig+0x264>)
 8012fae:	689b      	ldr	r3, [r3, #8]
 8012fb0:	4a42      	ldr	r2, [pc, #264]	@ (80130bc <HAL_RCC_ClockConfig+0x264>)
 8012fb2:	f443 63e0 	orr.w	r3, r3, #1792	@ 0x700
 8012fb6:	6093      	str	r3, [r2, #8]
    }
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8012fb8:	687b      	ldr	r3, [r7, #4]
 8012fba:	681b      	ldr	r3, [r3, #0]
 8012fbc:	f003 0308 	and.w	r3, r3, #8
 8012fc0:	2b00      	cmp	r3, #0
 8012fc2:	d007      	beq.n	8012fd4 <HAL_RCC_ClockConfig+0x17c>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, RCC_HCLK_DIV16);
 8012fc4:	4b3d      	ldr	r3, [pc, #244]	@ (80130bc <HAL_RCC_ClockConfig+0x264>)
 8012fc6:	689b      	ldr	r3, [r3, #8]
 8012fc8:	f423 537c 	bic.w	r3, r3, #16128	@ 0x3f00
 8012fcc:	4a3b      	ldr	r2, [pc, #236]	@ (80130bc <HAL_RCC_ClockConfig+0x264>)
 8012fce:	f443 63e0 	orr.w	r3, r3, #1792	@ 0x700
 8012fd2:	6093      	str	r3, [r2, #8]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8012fd4:	4b39      	ldr	r3, [pc, #228]	@ (80130bc <HAL_RCC_ClockConfig+0x264>)
 8012fd6:	689b      	ldr	r3, [r3, #8]
 8012fd8:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8012fdc:	687b      	ldr	r3, [r7, #4]
 8012fde:	689b      	ldr	r3, [r3, #8]
 8012fe0:	4936      	ldr	r1, [pc, #216]	@ (80130bc <HAL_RCC_ClockConfig+0x264>)
 8012fe2:	4313      	orrs	r3, r2
 8012fe4:	608b      	str	r3, [r1, #8]
 8012fe6:	e008      	b.n	8012ffa <HAL_RCC_ClockConfig+0x1a2>
  }
  else
  {
    /* Is intermediate HCLK prescaler 2 applied internally, complete with HCLK prescaler 1 */
    if(hpre == RCC_SYSCLK_DIV2)
 8012fe8:	697b      	ldr	r3, [r7, #20]
 8012fea:	2b80      	cmp	r3, #128	@ 0x80
 8012fec:	d105      	bne.n	8012ffa <HAL_RCC_ClockConfig+0x1a2>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV1);
 8012fee:	4b33      	ldr	r3, [pc, #204]	@ (80130bc <HAL_RCC_ClockConfig+0x264>)
 8012ff0:	689b      	ldr	r3, [r3, #8]
 8012ff2:	4a32      	ldr	r2, [pc, #200]	@ (80130bc <HAL_RCC_ClockConfig+0x264>)
 8012ff4:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8012ff8:	6093      	str	r3, [r2, #8]
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8012ffa:	4b2f      	ldr	r3, [pc, #188]	@ (80130b8 <HAL_RCC_ClockConfig+0x260>)
 8012ffc:	681b      	ldr	r3, [r3, #0]
 8012ffe:	f003 030f 	and.w	r3, r3, #15
 8013002:	683a      	ldr	r2, [r7, #0]
 8013004:	429a      	cmp	r2, r3
 8013006:	d21d      	bcs.n	8013044 <HAL_RCC_ClockConfig+0x1ec>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8013008:	4b2b      	ldr	r3, [pc, #172]	@ (80130b8 <HAL_RCC_ClockConfig+0x260>)
 801300a:	681b      	ldr	r3, [r3, #0]
 801300c:	f023 020f 	bic.w	r2, r3, #15
 8013010:	4929      	ldr	r1, [pc, #164]	@ (80130b8 <HAL_RCC_ClockConfig+0x260>)
 8013012:	683b      	ldr	r3, [r7, #0]
 8013014:	4313      	orrs	r3, r2
 8013016:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by polling the FLASH_ACR register */
    tickstart = HAL_GetTick();
 8013018:	f7fb fde4 	bl	800ebe4 <HAL_GetTick>
 801301c:	60f8      	str	r0, [r7, #12]

    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 801301e:	e00a      	b.n	8013036 <HAL_RCC_ClockConfig+0x1de>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8013020:	f7fb fde0 	bl	800ebe4 <HAL_GetTick>
 8013024:	4602      	mov	r2, r0
 8013026:	68fb      	ldr	r3, [r7, #12]
 8013028:	1ad3      	subs	r3, r2, r3
 801302a:	f241 3288 	movw	r2, #5000	@ 0x1388
 801302e:	4293      	cmp	r3, r2
 8013030:	d901      	bls.n	8013036 <HAL_RCC_ClockConfig+0x1de>
      {
        return HAL_TIMEOUT;
 8013032:	2303      	movs	r3, #3
 8013034:	e03b      	b.n	80130ae <HAL_RCC_ClockConfig+0x256>
    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 8013036:	4b20      	ldr	r3, [pc, #128]	@ (80130b8 <HAL_RCC_ClockConfig+0x260>)
 8013038:	681b      	ldr	r3, [r3, #0]
 801303a:	f003 030f 	and.w	r3, r3, #15
 801303e:	683a      	ldr	r2, [r7, #0]
 8013040:	429a      	cmp	r2, r3
 8013042:	d1ed      	bne.n	8013020 <HAL_RCC_ClockConfig+0x1c8>
      }
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8013044:	687b      	ldr	r3, [r7, #4]
 8013046:	681b      	ldr	r3, [r3, #0]
 8013048:	f003 0304 	and.w	r3, r3, #4
 801304c:	2b00      	cmp	r3, #0
 801304e:	d008      	beq.n	8013062 <HAL_RCC_ClockConfig+0x20a>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8013050:	4b1a      	ldr	r3, [pc, #104]	@ (80130bc <HAL_RCC_ClockConfig+0x264>)
 8013052:	689b      	ldr	r3, [r3, #8]
 8013054:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8013058:	687b      	ldr	r3, [r7, #4]
 801305a:	68db      	ldr	r3, [r3, #12]
 801305c:	4917      	ldr	r1, [pc, #92]	@ (80130bc <HAL_RCC_ClockConfig+0x264>)
 801305e:	4313      	orrs	r3, r2
 8013060:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8013062:	687b      	ldr	r3, [r7, #4]
 8013064:	681b      	ldr	r3, [r3, #0]
 8013066:	f003 0308 	and.w	r3, r3, #8
 801306a:	2b00      	cmp	r3, #0
 801306c:	d009      	beq.n	8013082 <HAL_RCC_ClockConfig+0x22a>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 801306e:	4b13      	ldr	r3, [pc, #76]	@ (80130bc <HAL_RCC_ClockConfig+0x264>)
 8013070:	689b      	ldr	r3, [r3, #8]
 8013072:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 8013076:	687b      	ldr	r3, [r7, #4]
 8013078:	691b      	ldr	r3, [r3, #16]
 801307a:	00db      	lsls	r3, r3, #3
 801307c:	490f      	ldr	r1, [pc, #60]	@ (80130bc <HAL_RCC_ClockConfig+0x264>)
 801307e:	4313      	orrs	r3, r2
 8013080:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8013082:	f000 f825 	bl	80130d0 <HAL_RCC_GetSysClockFreq>
 8013086:	4602      	mov	r2, r0
 8013088:	4b0c      	ldr	r3, [pc, #48]	@ (80130bc <HAL_RCC_ClockConfig+0x264>)
 801308a:	689b      	ldr	r3, [r3, #8]
 801308c:	091b      	lsrs	r3, r3, #4
 801308e:	f003 030f 	and.w	r3, r3, #15
 8013092:	490c      	ldr	r1, [pc, #48]	@ (80130c4 <HAL_RCC_ClockConfig+0x26c>)
 8013094:	5ccb      	ldrb	r3, [r1, r3]
 8013096:	f003 031f 	and.w	r3, r3, #31
 801309a:	fa22 f303 	lsr.w	r3, r2, r3
 801309e:	4a0a      	ldr	r2, [pc, #40]	@ (80130c8 <HAL_RCC_ClockConfig+0x270>)
 80130a0:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  return HAL_InitTick(uwTickPrio);
 80130a2:	4b0a      	ldr	r3, [pc, #40]	@ (80130cc <HAL_RCC_ClockConfig+0x274>)
 80130a4:	681b      	ldr	r3, [r3, #0]
 80130a6:	4618      	mov	r0, r3
 80130a8:	f7fb fd50 	bl	800eb4c <HAL_InitTick>
 80130ac:	4603      	mov	r3, r0
}
 80130ae:	4618      	mov	r0, r3
 80130b0:	3718      	adds	r7, #24
 80130b2:	46bd      	mov	sp, r7
 80130b4:	bd80      	pop	{r7, pc}
 80130b6:	bf00      	nop
 80130b8:	40022000 	.word	0x40022000
 80130bc:	40021000 	.word	0x40021000
 80130c0:	04c4b400 	.word	0x04c4b400
 80130c4:	080175d8 	.word	0x080175d8
 80130c8:	20000020 	.word	0x20000020
 80130cc:	20000024 	.word	0x20000024

080130d0 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80130d0:	b480      	push	{r7}
 80130d2:	b087      	sub	sp, #28
 80130d4:	af00      	add	r7, sp, #0
  uint32_t pllvco, pllsource, pllr, pllm;
  uint32_t sysclockfreq;

  if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)
 80130d6:	4b2c      	ldr	r3, [pc, #176]	@ (8013188 <HAL_RCC_GetSysClockFreq+0xb8>)
 80130d8:	689b      	ldr	r3, [r3, #8]
 80130da:	f003 030c 	and.w	r3, r3, #12
 80130de:	2b04      	cmp	r3, #4
 80130e0:	d102      	bne.n	80130e8 <HAL_RCC_GetSysClockFreq+0x18>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 80130e2:	4b2a      	ldr	r3, [pc, #168]	@ (801318c <HAL_RCC_GetSysClockFreq+0xbc>)
 80130e4:	613b      	str	r3, [r7, #16]
 80130e6:	e047      	b.n	8013178 <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)
 80130e8:	4b27      	ldr	r3, [pc, #156]	@ (8013188 <HAL_RCC_GetSysClockFreq+0xb8>)
 80130ea:	689b      	ldr	r3, [r3, #8]
 80130ec:	f003 030c 	and.w	r3, r3, #12
 80130f0:	2b08      	cmp	r3, #8
 80130f2:	d102      	bne.n	80130fa <HAL_RCC_GetSysClockFreq+0x2a>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 80130f4:	4b26      	ldr	r3, [pc, #152]	@ (8013190 <HAL_RCC_GetSysClockFreq+0xc0>)
 80130f6:	613b      	str	r3, [r7, #16]
 80130f8:	e03e      	b.n	8013178 <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL)
 80130fa:	4b23      	ldr	r3, [pc, #140]	@ (8013188 <HAL_RCC_GetSysClockFreq+0xb8>)
 80130fc:	689b      	ldr	r3, [r3, #8]
 80130fe:	f003 030c 	and.w	r3, r3, #12
 8013102:	2b0c      	cmp	r3, #12
 8013104:	d136      	bne.n	8013174 <HAL_RCC_GetSysClockFreq+0xa4>
    /* PLL used as system clock  source */

    /* PLL_VCO = ((HSE_VALUE or HSI_VALUE)/ PLLM) * PLLN
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 8013106:	4b20      	ldr	r3, [pc, #128]	@ (8013188 <HAL_RCC_GetSysClockFreq+0xb8>)
 8013108:	68db      	ldr	r3, [r3, #12]
 801310a:	f003 0303 	and.w	r3, r3, #3
 801310e:	60fb      	str	r3, [r7, #12]
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8013110:	4b1d      	ldr	r3, [pc, #116]	@ (8013188 <HAL_RCC_GetSysClockFreq+0xb8>)
 8013112:	68db      	ldr	r3, [r3, #12]
 8013114:	091b      	lsrs	r3, r3, #4
 8013116:	f003 030f 	and.w	r3, r3, #15
 801311a:	3301      	adds	r3, #1
 801311c:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 801311e:	68fb      	ldr	r3, [r7, #12]
 8013120:	2b03      	cmp	r3, #3
 8013122:	d10c      	bne.n	801313e <HAL_RCC_GetSysClockFreq+0x6e>
    {
    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = (HSE_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8013124:	4a1a      	ldr	r2, [pc, #104]	@ (8013190 <HAL_RCC_GetSysClockFreq+0xc0>)
 8013126:	68bb      	ldr	r3, [r7, #8]
 8013128:	fbb2 f3f3 	udiv	r3, r2, r3
 801312c:	4a16      	ldr	r2, [pc, #88]	@ (8013188 <HAL_RCC_GetSysClockFreq+0xb8>)
 801312e:	68d2      	ldr	r2, [r2, #12]
 8013130:	0a12      	lsrs	r2, r2, #8
 8013132:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 8013136:	fb02 f303 	mul.w	r3, r2, r3
 801313a:	617b      	str	r3, [r7, #20]
      break;
 801313c:	e00c      	b.n	8013158 <HAL_RCC_GetSysClockFreq+0x88>

    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
    default:
      pllvco = (HSI_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 801313e:	4a13      	ldr	r2, [pc, #76]	@ (801318c <HAL_RCC_GetSysClockFreq+0xbc>)
 8013140:	68bb      	ldr	r3, [r7, #8]
 8013142:	fbb2 f3f3 	udiv	r3, r2, r3
 8013146:	4a10      	ldr	r2, [pc, #64]	@ (8013188 <HAL_RCC_GetSysClockFreq+0xb8>)
 8013148:	68d2      	ldr	r2, [r2, #12]
 801314a:	0a12      	lsrs	r2, r2, #8
 801314c:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 8013150:	fb02 f303 	mul.w	r3, r2, r3
 8013154:	617b      	str	r3, [r7, #20]
      break;
 8013156:	bf00      	nop
    }
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 8013158:	4b0b      	ldr	r3, [pc, #44]	@ (8013188 <HAL_RCC_GetSysClockFreq+0xb8>)
 801315a:	68db      	ldr	r3, [r3, #12]
 801315c:	0e5b      	lsrs	r3, r3, #25
 801315e:	f003 0303 	and.w	r3, r3, #3
 8013162:	3301      	adds	r3, #1
 8013164:	005b      	lsls	r3, r3, #1
 8013166:	607b      	str	r3, [r7, #4]
    sysclockfreq = pllvco/pllr;
 8013168:	697a      	ldr	r2, [r7, #20]
 801316a:	687b      	ldr	r3, [r7, #4]
 801316c:	fbb2 f3f3 	udiv	r3, r2, r3
 8013170:	613b      	str	r3, [r7, #16]
 8013172:	e001      	b.n	8013178 <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else
  {
    sysclockfreq = 0U;
 8013174:	2300      	movs	r3, #0
 8013176:	613b      	str	r3, [r7, #16]
  }

  return sysclockfreq;
 8013178:	693b      	ldr	r3, [r7, #16]
}
 801317a:	4618      	mov	r0, r3
 801317c:	371c      	adds	r7, #28
 801317e:	46bd      	mov	sp, r7
 8013180:	f85d 7b04 	ldr.w	r7, [sp], #4
 8013184:	4770      	bx	lr
 8013186:	bf00      	nop
 8013188:	40021000 	.word	0x40021000
 801318c:	00f42400 	.word	0x00f42400
 8013190:	007a1200 	.word	0x007a1200

08013194 <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8013194:	b480      	push	{r7}
 8013196:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8013198:	4b03      	ldr	r3, [pc, #12]	@ (80131a8 <HAL_RCC_GetHCLKFreq+0x14>)
 801319a:	681b      	ldr	r3, [r3, #0]
}
 801319c:	4618      	mov	r0, r3
 801319e:	46bd      	mov	sp, r7
 80131a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80131a4:	4770      	bx	lr
 80131a6:	bf00      	nop
 80131a8:	20000020 	.word	0x20000020

080131ac <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80131ac:	b580      	push	{r7, lr}
 80131ae:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos] & 0x1FU));
 80131b0:	f7ff fff0 	bl	8013194 <HAL_RCC_GetHCLKFreq>
 80131b4:	4602      	mov	r2, r0
 80131b6:	4b06      	ldr	r3, [pc, #24]	@ (80131d0 <HAL_RCC_GetPCLK1Freq+0x24>)
 80131b8:	689b      	ldr	r3, [r3, #8]
 80131ba:	0a1b      	lsrs	r3, r3, #8
 80131bc:	f003 0307 	and.w	r3, r3, #7
 80131c0:	4904      	ldr	r1, [pc, #16]	@ (80131d4 <HAL_RCC_GetPCLK1Freq+0x28>)
 80131c2:	5ccb      	ldrb	r3, [r1, r3]
 80131c4:	f003 031f 	and.w	r3, r3, #31
 80131c8:	fa22 f303 	lsr.w	r3, r2, r3
}
 80131cc:	4618      	mov	r0, r3
 80131ce:	bd80      	pop	{r7, pc}
 80131d0:	40021000 	.word	0x40021000
 80131d4:	080175e8 	.word	0x080175e8

080131d8 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 80131d8:	b580      	push	{r7, lr}
 80131da:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos] & 0x1FU));
 80131dc:	f7ff ffda 	bl	8013194 <HAL_RCC_GetHCLKFreq>
 80131e0:	4602      	mov	r2, r0
 80131e2:	4b06      	ldr	r3, [pc, #24]	@ (80131fc <HAL_RCC_GetPCLK2Freq+0x24>)
 80131e4:	689b      	ldr	r3, [r3, #8]
 80131e6:	0adb      	lsrs	r3, r3, #11
 80131e8:	f003 0307 	and.w	r3, r3, #7
 80131ec:	4904      	ldr	r1, [pc, #16]	@ (8013200 <HAL_RCC_GetPCLK2Freq+0x28>)
 80131ee:	5ccb      	ldrb	r3, [r1, r3]
 80131f0:	f003 031f 	and.w	r3, r3, #31
 80131f4:	fa22 f303 	lsr.w	r3, r2, r3
}
 80131f8:	4618      	mov	r0, r3
 80131fa:	bd80      	pop	{r7, pc}
 80131fc:	40021000 	.word	0x40021000
 8013200:	080175e8 	.word	0x080175e8

08013204 <RCC_GetSysClockFreqFromPLLSource>:
/**
  * @brief  Compute SYSCLK frequency based on PLL SYSCLK source.
  * @retval SYSCLK frequency
  */
static uint32_t RCC_GetSysClockFreqFromPLLSource(void)
{
 8013204:	b480      	push	{r7}
 8013206:	b087      	sub	sp, #28
 8013208:	af00      	add	r7, sp, #0
  uint32_t sysclockfreq;

  /* PLL_VCO = (HSE_VALUE or HSI_VALUE/ PLLM) * PLLN
     SYSCLK = PLL_VCO / PLLR
   */
  pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 801320a:	4b1e      	ldr	r3, [pc, #120]	@ (8013284 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 801320c:	68db      	ldr	r3, [r3, #12]
 801320e:	f003 0303 	and.w	r3, r3, #3
 8013212:	613b      	str	r3, [r7, #16]
  pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8013214:	4b1b      	ldr	r3, [pc, #108]	@ (8013284 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 8013216:	68db      	ldr	r3, [r3, #12]
 8013218:	091b      	lsrs	r3, r3, #4
 801321a:	f003 030f 	and.w	r3, r3, #15
 801321e:	3301      	adds	r3, #1
 8013220:	60fb      	str	r3, [r7, #12]

  switch (pllsource)
 8013222:	693b      	ldr	r3, [r7, #16]
 8013224:	2b03      	cmp	r3, #3
 8013226:	d10c      	bne.n	8013242 <RCC_GetSysClockFreqFromPLLSource+0x3e>
  {
  case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
    pllvco = (HSE_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8013228:	4a17      	ldr	r2, [pc, #92]	@ (8013288 <RCC_GetSysClockFreqFromPLLSource+0x84>)
 801322a:	68fb      	ldr	r3, [r7, #12]
 801322c:	fbb2 f3f3 	udiv	r3, r2, r3
 8013230:	4a14      	ldr	r2, [pc, #80]	@ (8013284 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 8013232:	68d2      	ldr	r2, [r2, #12]
 8013234:	0a12      	lsrs	r2, r2, #8
 8013236:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 801323a:	fb02 f303 	mul.w	r3, r2, r3
 801323e:	617b      	str	r3, [r7, #20]
    break;
 8013240:	e00c      	b.n	801325c <RCC_GetSysClockFreqFromPLLSource+0x58>

  case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
  default:
    pllvco = (HSI_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8013242:	4a12      	ldr	r2, [pc, #72]	@ (801328c <RCC_GetSysClockFreqFromPLLSource+0x88>)
 8013244:	68fb      	ldr	r3, [r7, #12]
 8013246:	fbb2 f3f3 	udiv	r3, r2, r3
 801324a:	4a0e      	ldr	r2, [pc, #56]	@ (8013284 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 801324c:	68d2      	ldr	r2, [r2, #12]
 801324e:	0a12      	lsrs	r2, r2, #8
 8013250:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 8013254:	fb02 f303 	mul.w	r3, r2, r3
 8013258:	617b      	str	r3, [r7, #20]
    break;
 801325a:	bf00      	nop
  }

  pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 801325c:	4b09      	ldr	r3, [pc, #36]	@ (8013284 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 801325e:	68db      	ldr	r3, [r3, #12]
 8013260:	0e5b      	lsrs	r3, r3, #25
 8013262:	f003 0303 	and.w	r3, r3, #3
 8013266:	3301      	adds	r3, #1
 8013268:	005b      	lsls	r3, r3, #1
 801326a:	60bb      	str	r3, [r7, #8]
  sysclockfreq = pllvco/pllr;
 801326c:	697a      	ldr	r2, [r7, #20]
 801326e:	68bb      	ldr	r3, [r7, #8]
 8013270:	fbb2 f3f3 	udiv	r3, r2, r3
 8013274:	607b      	str	r3, [r7, #4]

  return sysclockfreq;
 8013276:	687b      	ldr	r3, [r7, #4]
}
 8013278:	4618      	mov	r0, r3
 801327a:	371c      	adds	r7, #28
 801327c:	46bd      	mov	sp, r7
 801327e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8013282:	4770      	bx	lr
 8013284:	40021000 	.word	0x40021000
 8013288:	007a1200 	.word	0x007a1200
 801328c:	00f42400 	.word	0x00f42400

08013290 <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8013290:	b580      	push	{r7, lr}
 8013292:	b086      	sub	sp, #24
 8013294:	af00      	add	r7, sp, #0
 8013296:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister;
  uint32_t tickstart;
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 8013298:	2300      	movs	r3, #0
 801329a:	74fb      	strb	r3, [r7, #19]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 801329c:	2300      	movs	r3, #0
 801329e:	74bb      	strb	r3, [r7, #18]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*-------------------------- RTC clock source configuration ----------------------*/
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 80132a0:	687b      	ldr	r3, [r7, #4]
 80132a2:	681b      	ldr	r3, [r3, #0]
 80132a4:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 80132a8:	2b00      	cmp	r3, #0
 80132aa:	f000 8098 	beq.w	80133de <HAL_RCCEx_PeriphCLKConfig+0x14e>
  {
    FlagStatus       pwrclkchanged = RESET;
 80132ae:	2300      	movs	r3, #0
 80132b0:	747b      	strb	r3, [r7, #17]
    
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 80132b2:	4b43      	ldr	r3, [pc, #268]	@ (80133c0 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 80132b4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80132b6:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80132ba:	2b00      	cmp	r3, #0
 80132bc:	d10d      	bne.n	80132da <HAL_RCCEx_PeriphCLKConfig+0x4a>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80132be:	4b40      	ldr	r3, [pc, #256]	@ (80133c0 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 80132c0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80132c2:	4a3f      	ldr	r2, [pc, #252]	@ (80133c0 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 80132c4:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80132c8:	6593      	str	r3, [r2, #88]	@ 0x58
 80132ca:	4b3d      	ldr	r3, [pc, #244]	@ (80133c0 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 80132cc:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80132ce:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80132d2:	60bb      	str	r3, [r7, #8]
 80132d4:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80132d6:	2301      	movs	r3, #1
 80132d8:	747b      	strb	r3, [r7, #17]
    }
      
    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 80132da:	4b3a      	ldr	r3, [pc, #232]	@ (80133c4 <HAL_RCCEx_PeriphCLKConfig+0x134>)
 80132dc:	681b      	ldr	r3, [r3, #0]
 80132de:	4a39      	ldr	r2, [pc, #228]	@ (80133c4 <HAL_RCCEx_PeriphCLKConfig+0x134>)
 80132e0:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80132e4:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 80132e6:	f7fb fc7d 	bl	800ebe4 <HAL_GetTick>
 80132ea:	60f8      	str	r0, [r7, #12]

    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 80132ec:	e009      	b.n	8013302 <HAL_RCCEx_PeriphCLKConfig+0x72>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80132ee:	f7fb fc79 	bl	800ebe4 <HAL_GetTick>
 80132f2:	4602      	mov	r2, r0
 80132f4:	68fb      	ldr	r3, [r7, #12]
 80132f6:	1ad3      	subs	r3, r2, r3
 80132f8:	2b02      	cmp	r3, #2
 80132fa:	d902      	bls.n	8013302 <HAL_RCCEx_PeriphCLKConfig+0x72>
      {
        ret = HAL_TIMEOUT;
 80132fc:	2303      	movs	r3, #3
 80132fe:	74fb      	strb	r3, [r7, #19]
        break;
 8013300:	e005      	b.n	801330e <HAL_RCCEx_PeriphCLKConfig+0x7e>
    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8013302:	4b30      	ldr	r3, [pc, #192]	@ (80133c4 <HAL_RCCEx_PeriphCLKConfig+0x134>)
 8013304:	681b      	ldr	r3, [r3, #0]
 8013306:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 801330a:	2b00      	cmp	r3, #0
 801330c:	d0ef      	beq.n	80132ee <HAL_RCCEx_PeriphCLKConfig+0x5e>
      }
    }

    if(ret == HAL_OK)
 801330e:	7cfb      	ldrb	r3, [r7, #19]
 8013310:	2b00      	cmp	r3, #0
 8013312:	d159      	bne.n	80133c8 <HAL_RCCEx_PeriphCLKConfig+0x138>
    { 
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 8013314:	4b2a      	ldr	r3, [pc, #168]	@ (80133c0 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8013316:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 801331a:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 801331e:	617b      	str	r3, [r7, #20]
      
      if((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 8013320:	697b      	ldr	r3, [r7, #20]
 8013322:	2b00      	cmp	r3, #0
 8013324:	d01e      	beq.n	8013364 <HAL_RCCEx_PeriphCLKConfig+0xd4>
 8013326:	687b      	ldr	r3, [r7, #4]
 8013328:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 801332a:	697a      	ldr	r2, [r7, #20]
 801332c:	429a      	cmp	r2, r3
 801332e:	d019      	beq.n	8013364 <HAL_RCCEx_PeriphCLKConfig+0xd4>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 8013330:	4b23      	ldr	r3, [pc, #140]	@ (80133c0 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8013332:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8013336:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 801333a:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 801333c:	4b20      	ldr	r3, [pc, #128]	@ (80133c0 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 801333e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8013342:	4a1f      	ldr	r2, [pc, #124]	@ (80133c0 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8013344:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8013348:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        __HAL_RCC_BACKUPRESET_RELEASE();
 801334c:	4b1c      	ldr	r3, [pc, #112]	@ (80133c0 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 801334e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8013352:	4a1b      	ldr	r2, [pc, #108]	@ (80133c0 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8013354:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8013358:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 801335c:	4a18      	ldr	r2, [pc, #96]	@ (80133c0 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 801335e:	697b      	ldr	r3, [r7, #20]
 8013360:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 8013364:	697b      	ldr	r3, [r7, #20]
 8013366:	f003 0301 	and.w	r3, r3, #1
 801336a:	2b00      	cmp	r3, #0
 801336c:	d016      	beq.n	801339c <HAL_RCCEx_PeriphCLKConfig+0x10c>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 801336e:	f7fb fc39 	bl	800ebe4 <HAL_GetTick>
 8013372:	60f8      	str	r0, [r7, #12]

        /* Wait till LSE is ready */
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8013374:	e00b      	b.n	801338e <HAL_RCCEx_PeriphCLKConfig+0xfe>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8013376:	f7fb fc35 	bl	800ebe4 <HAL_GetTick>
 801337a:	4602      	mov	r2, r0
 801337c:	68fb      	ldr	r3, [r7, #12]
 801337e:	1ad3      	subs	r3, r2, r3
 8013380:	f241 3288 	movw	r2, #5000	@ 0x1388
 8013384:	4293      	cmp	r3, r2
 8013386:	d902      	bls.n	801338e <HAL_RCCEx_PeriphCLKConfig+0xfe>
          {
            ret = HAL_TIMEOUT;
 8013388:	2303      	movs	r3, #3
 801338a:	74fb      	strb	r3, [r7, #19]
            break;
 801338c:	e006      	b.n	801339c <HAL_RCCEx_PeriphCLKConfig+0x10c>
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 801338e:	4b0c      	ldr	r3, [pc, #48]	@ (80133c0 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8013390:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8013394:	f003 0302 	and.w	r3, r3, #2
 8013398:	2b00      	cmp	r3, #0
 801339a:	d0ec      	beq.n	8013376 <HAL_RCCEx_PeriphCLKConfig+0xe6>
          }
        }
      }
      
      if(ret == HAL_OK)
 801339c:	7cfb      	ldrb	r3, [r7, #19]
 801339e:	2b00      	cmp	r3, #0
 80133a0:	d10b      	bne.n	80133ba <HAL_RCCEx_PeriphCLKConfig+0x12a>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 80133a2:	4b07      	ldr	r3, [pc, #28]	@ (80133c0 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 80133a4:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80133a8:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 80133ac:	687b      	ldr	r3, [r7, #4]
 80133ae:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80133b0:	4903      	ldr	r1, [pc, #12]	@ (80133c0 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 80133b2:	4313      	orrs	r3, r2
 80133b4:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
 80133b8:	e008      	b.n	80133cc <HAL_RCCEx_PeriphCLKConfig+0x13c>
      }
      else
      {
        /* set overall return value */
        status = ret;
 80133ba:	7cfb      	ldrb	r3, [r7, #19]
 80133bc:	74bb      	strb	r3, [r7, #18]
 80133be:	e005      	b.n	80133cc <HAL_RCCEx_PeriphCLKConfig+0x13c>
 80133c0:	40021000 	.word	0x40021000
 80133c4:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 80133c8:	7cfb      	ldrb	r3, [r7, #19]
 80133ca:	74bb      	strb	r3, [r7, #18]
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 80133cc:	7c7b      	ldrb	r3, [r7, #17]
 80133ce:	2b01      	cmp	r3, #1
 80133d0:	d105      	bne.n	80133de <HAL_RCCEx_PeriphCLKConfig+0x14e>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80133d2:	4ba7      	ldr	r3, [pc, #668]	@ (8013670 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80133d4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80133d6:	4aa6      	ldr	r2, [pc, #664]	@ (8013670 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80133d8:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 80133dc:	6593      	str	r3, [r2, #88]	@ 0x58
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 80133de:	687b      	ldr	r3, [r7, #4]
 80133e0:	681b      	ldr	r3, [r3, #0]
 80133e2:	f003 0301 	and.w	r3, r3, #1
 80133e6:	2b00      	cmp	r3, #0
 80133e8:	d00a      	beq.n	8013400 <HAL_RCCEx_PeriphCLKConfig+0x170>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 80133ea:	4ba1      	ldr	r3, [pc, #644]	@ (8013670 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80133ec:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80133f0:	f023 0203 	bic.w	r2, r3, #3
 80133f4:	687b      	ldr	r3, [r7, #4]
 80133f6:	685b      	ldr	r3, [r3, #4]
 80133f8:	499d      	ldr	r1, [pc, #628]	@ (8013670 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80133fa:	4313      	orrs	r3, r2
 80133fc:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- USART2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8013400:	687b      	ldr	r3, [r7, #4]
 8013402:	681b      	ldr	r3, [r3, #0]
 8013404:	f003 0302 	and.w	r3, r3, #2
 8013408:	2b00      	cmp	r3, #0
 801340a:	d00a      	beq.n	8013422 <HAL_RCCEx_PeriphCLKConfig+0x192>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 801340c:	4b98      	ldr	r3, [pc, #608]	@ (8013670 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 801340e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8013412:	f023 020c 	bic.w	r2, r3, #12
 8013416:	687b      	ldr	r3, [r7, #4]
 8013418:	689b      	ldr	r3, [r3, #8]
 801341a:	4995      	ldr	r1, [pc, #596]	@ (8013670 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 801341c:	4313      	orrs	r3, r2
 801341e:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- USART3 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 8013422:	687b      	ldr	r3, [r7, #4]
 8013424:	681b      	ldr	r3, [r3, #0]
 8013426:	f003 0304 	and.w	r3, r3, #4
 801342a:	2b00      	cmp	r3, #0
 801342c:	d00a      	beq.n	8013444 <HAL_RCCEx_PeriphCLKConfig+0x1b4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 801342e:	4b90      	ldr	r3, [pc, #576]	@ (8013670 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8013430:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8013434:	f023 0230 	bic.w	r2, r3, #48	@ 0x30
 8013438:	687b      	ldr	r3, [r7, #4]
 801343a:	68db      	ldr	r3, [r3, #12]
 801343c:	498c      	ldr	r1, [pc, #560]	@ (8013670 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 801343e:	4313      	orrs	r3, r2
 8013440:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#if defined(UART4)
  /*-------------------------- UART4 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 8013444:	687b      	ldr	r3, [r7, #4]
 8013446:	681b      	ldr	r3, [r3, #0]
 8013448:	f003 0308 	and.w	r3, r3, #8
 801344c:	2b00      	cmp	r3, #0
 801344e:	d00a      	beq.n	8013466 <HAL_RCCEx_PeriphCLKConfig+0x1d6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 8013450:	4b87      	ldr	r3, [pc, #540]	@ (8013670 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8013452:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8013456:	f023 02c0 	bic.w	r2, r3, #192	@ 0xc0
 801345a:	687b      	ldr	r3, [r7, #4]
 801345c:	691b      	ldr	r3, [r3, #16]
 801345e:	4984      	ldr	r1, [pc, #528]	@ (8013670 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8013460:	4313      	orrs	r3, r2
 8013462:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
#endif /* UART4 */

#if defined(UART5)

  /*-------------------------- UART5 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 8013466:	687b      	ldr	r3, [r7, #4]
 8013468:	681b      	ldr	r3, [r3, #0]
 801346a:	f003 0310 	and.w	r3, r3, #16
 801346e:	2b00      	cmp	r3, #0
 8013470:	d00a      	beq.n	8013488 <HAL_RCCEx_PeriphCLKConfig+0x1f8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));

    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 8013472:	4b7f      	ldr	r3, [pc, #508]	@ (8013670 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8013474:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8013478:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 801347c:	687b      	ldr	r3, [r7, #4]
 801347e:	695b      	ldr	r3, [r3, #20]
 8013480:	497b      	ldr	r1, [pc, #492]	@ (8013670 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8013482:	4313      	orrs	r3, r2
 8013484:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#endif /* UART5 */

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 8013488:	687b      	ldr	r3, [r7, #4]
 801348a:	681b      	ldr	r3, [r3, #0]
 801348c:	f003 0320 	and.w	r3, r3, #32
 8013490:	2b00      	cmp	r3, #0
 8013492:	d00a      	beq.n	80134aa <HAL_RCCEx_PeriphCLKConfig+0x21a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUAR1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 8013494:	4b76      	ldr	r3, [pc, #472]	@ (8013670 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8013496:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 801349a:	f423 6240 	bic.w	r2, r3, #3072	@ 0xc00
 801349e:	687b      	ldr	r3, [r7, #4]
 80134a0:	699b      	ldr	r3, [r3, #24]
 80134a2:	4973      	ldr	r1, [pc, #460]	@ (8013670 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80134a4:	4313      	orrs	r3, r2
 80134a6:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 80134aa:	687b      	ldr	r3, [r7, #4]
 80134ac:	681b      	ldr	r3, [r3, #0]
 80134ae:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80134b2:	2b00      	cmp	r3, #0
 80134b4:	d00a      	beq.n	80134cc <HAL_RCCEx_PeriphCLKConfig+0x23c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 80134b6:	4b6e      	ldr	r3, [pc, #440]	@ (8013670 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80134b8:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80134bc:	f423 5240 	bic.w	r2, r3, #12288	@ 0x3000
 80134c0:	687b      	ldr	r3, [r7, #4]
 80134c2:	69db      	ldr	r3, [r3, #28]
 80134c4:	496a      	ldr	r1, [pc, #424]	@ (8013670 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80134c6:	4313      	orrs	r3, r2
 80134c8:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- I2C2 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 80134cc:	687b      	ldr	r3, [r7, #4]
 80134ce:	681b      	ldr	r3, [r3, #0]
 80134d0:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80134d4:	2b00      	cmp	r3, #0
 80134d6:	d00a      	beq.n	80134ee <HAL_RCCEx_PeriphCLKConfig+0x25e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 80134d8:	4b65      	ldr	r3, [pc, #404]	@ (8013670 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80134da:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80134de:	f423 4240 	bic.w	r2, r3, #49152	@ 0xc000
 80134e2:	687b      	ldr	r3, [r7, #4]
 80134e4:	6a1b      	ldr	r3, [r3, #32]
 80134e6:	4962      	ldr	r1, [pc, #392]	@ (8013670 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80134e8:	4313      	orrs	r3, r2
 80134ea:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 80134ee:	687b      	ldr	r3, [r7, #4]
 80134f0:	681b      	ldr	r3, [r3, #0]
 80134f2:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80134f6:	2b00      	cmp	r3, #0
 80134f8:	d00a      	beq.n	8013510 <HAL_RCCEx_PeriphCLKConfig+0x280>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 80134fa:	4b5d      	ldr	r3, [pc, #372]	@ (8013670 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80134fc:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8013500:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 8013504:	687b      	ldr	r3, [r7, #4]
 8013506:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8013508:	4959      	ldr	r1, [pc, #356]	@ (8013670 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 801350a:	4313      	orrs	r3, r2
 801350c:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#endif /* I2C4 */

  /*-------------------------- LPTIM1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 8013510:	687b      	ldr	r3, [r7, #4]
 8013512:	681b      	ldr	r3, [r3, #0]
 8013514:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8013518:	2b00      	cmp	r3, #0
 801351a:	d00a      	beq.n	8013532 <HAL_RCCEx_PeriphCLKConfig+0x2a2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPTIM1CLKSOURCE(PeriphClkInit->Lptim1ClockSelection));

    /* Configure the LPTIM1 clock source */
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 801351c:	4b54      	ldr	r3, [pc, #336]	@ (8013670 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 801351e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8013522:	f423 2240 	bic.w	r2, r3, #786432	@ 0xc0000
 8013526:	687b      	ldr	r3, [r7, #4]
 8013528:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 801352a:	4951      	ldr	r1, [pc, #324]	@ (8013670 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 801352c:	4313      	orrs	r3, r2
 801352e:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1)
 8013532:	687b      	ldr	r3, [r7, #4]
 8013534:	681b      	ldr	r3, [r3, #0]
 8013536:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 801353a:	2b00      	cmp	r3, #0
 801353c:	d015      	beq.n	801356a <HAL_RCCEx_PeriphCLKConfig+0x2da>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLKSOURCE(PeriphClkInit->Sai1ClockSelection));

    /* Configure the SAI1 interface clock source */
    __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 801353e:	4b4c      	ldr	r3, [pc, #304]	@ (8013670 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8013540:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8013544:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 8013548:	687b      	ldr	r3, [r7, #4]
 801354a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 801354c:	4948      	ldr	r1, [pc, #288]	@ (8013670 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 801354e:	4313      	orrs	r3, r2
 8013550:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLL)
 8013554:	687b      	ldr	r3, [r7, #4]
 8013556:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8013558:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 801355c:	d105      	bne.n	801356a <HAL_RCCEx_PeriphCLKConfig+0x2da>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 801355e:	4b44      	ldr	r3, [pc, #272]	@ (8013670 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8013560:	68db      	ldr	r3, [r3, #12]
 8013562:	4a43      	ldr	r2, [pc, #268]	@ (8013670 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8013564:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8013568:	60d3      	str	r3, [r2, #12]
    }
  }

  /*-------------------------- I2S clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S)
 801356a:	687b      	ldr	r3, [r7, #4]
 801356c:	681b      	ldr	r3, [r3, #0]
 801356e:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8013572:	2b00      	cmp	r3, #0
 8013574:	d015      	beq.n	80135a2 <HAL_RCCEx_PeriphCLKConfig+0x312>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2SCLKSOURCE(PeriphClkInit->I2sClockSelection));

    /* Configure the I2S interface clock source */
    __HAL_RCC_I2S_CONFIG(PeriphClkInit->I2sClockSelection);
 8013576:	4b3e      	ldr	r3, [pc, #248]	@ (8013670 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8013578:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 801357c:	f423 0240 	bic.w	r2, r3, #12582912	@ 0xc00000
 8013580:	687b      	ldr	r3, [r7, #4]
 8013582:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8013584:	493a      	ldr	r1, [pc, #232]	@ (8013670 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8013586:	4313      	orrs	r3, r2
 8013588:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->I2sClockSelection == RCC_I2SCLKSOURCE_PLL)
 801358c:	687b      	ldr	r3, [r7, #4]
 801358e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8013590:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8013594:	d105      	bne.n	80135a2 <HAL_RCCEx_PeriphCLKConfig+0x312>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8013596:	4b36      	ldr	r3, [pc, #216]	@ (8013670 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8013598:	68db      	ldr	r3, [r3, #12]
 801359a:	4a35      	ldr	r2, [pc, #212]	@ (8013670 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 801359c:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 80135a0:	60d3      	str	r3, [r2, #12]
    }
  }

#if defined(FDCAN1)
  /*-------------------------- FDCAN clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FDCAN) == RCC_PERIPHCLK_FDCAN)
 80135a2:	687b      	ldr	r3, [r7, #4]
 80135a4:	681b      	ldr	r3, [r3, #0]
 80135a6:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 80135aa:	2b00      	cmp	r3, #0
 80135ac:	d015      	beq.n	80135da <HAL_RCCEx_PeriphCLKConfig+0x34a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_FDCANCLKSOURCE(PeriphClkInit->FdcanClockSelection));

    /* Configure the FDCAN interface clock source */
    __HAL_RCC_FDCAN_CONFIG(PeriphClkInit->FdcanClockSelection);
 80135ae:	4b30      	ldr	r3, [pc, #192]	@ (8013670 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80135b0:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80135b4:	f023 7240 	bic.w	r2, r3, #50331648	@ 0x3000000
 80135b8:	687b      	ldr	r3, [r7, #4]
 80135ba:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80135bc:	492c      	ldr	r1, [pc, #176]	@ (8013670 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80135be:	4313      	orrs	r3, r2
 80135c0:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->FdcanClockSelection == RCC_FDCANCLKSOURCE_PLL)
 80135c4:	687b      	ldr	r3, [r7, #4]
 80135c6:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80135c8:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 80135cc:	d105      	bne.n	80135da <HAL_RCCEx_PeriphCLKConfig+0x34a>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 80135ce:	4b28      	ldr	r3, [pc, #160]	@ (8013670 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80135d0:	68db      	ldr	r3, [r3, #12]
 80135d2:	4a27      	ldr	r2, [pc, #156]	@ (8013670 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80135d4:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 80135d8:	60d3      	str	r3, [r2, #12]
#endif /* FDCAN1 */

#if defined(USB)

  /*-------------------------- USB clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 80135da:	687b      	ldr	r3, [r7, #4]
 80135dc:	681b      	ldr	r3, [r3, #0]
 80135de:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 80135e2:	2b00      	cmp	r3, #0
 80135e4:	d015      	beq.n	8013612 <HAL_RCCEx_PeriphCLKConfig+0x382>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 80135e6:	4b22      	ldr	r3, [pc, #136]	@ (8013670 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80135e8:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80135ec:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 80135f0:	687b      	ldr	r3, [r7, #4]
 80135f2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80135f4:	491e      	ldr	r1, [pc, #120]	@ (8013670 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80135f6:	4313      	orrs	r3, r2
 80135f8:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 80135fc:	687b      	ldr	r3, [r7, #4]
 80135fe:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8013600:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8013604:	d105      	bne.n	8013612 <HAL_RCCEx_PeriphCLKConfig+0x382>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8013606:	4b1a      	ldr	r3, [pc, #104]	@ (8013670 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8013608:	68db      	ldr	r3, [r3, #12]
 801360a:	4a19      	ldr	r2, [pc, #100]	@ (8013670 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 801360c:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8013610:	60d3      	str	r3, [r2, #12]
  }

#endif /* USB */

  /*-------------------------- RNG clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 8013612:	687b      	ldr	r3, [r7, #4]
 8013614:	681b      	ldr	r3, [r3, #0]
 8013616:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 801361a:	2b00      	cmp	r3, #0
 801361c:	d015      	beq.n	801364a <HAL_RCCEx_PeriphCLKConfig+0x3ba>
  {
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 801361e:	4b14      	ldr	r3, [pc, #80]	@ (8013670 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8013620:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8013624:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 8013628:	687b      	ldr	r3, [r7, #4]
 801362a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 801362c:	4910      	ldr	r1, [pc, #64]	@ (8013670 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 801362e:	4313      	orrs	r3, r2
 8013630:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 8013634:	687b      	ldr	r3, [r7, #4]
 8013636:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8013638:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 801363c:	d105      	bne.n	801364a <HAL_RCCEx_PeriphCLKConfig+0x3ba>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 801363e:	4b0c      	ldr	r3, [pc, #48]	@ (8013670 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8013640:	68db      	ldr	r3, [r3, #12]
 8013642:	4a0b      	ldr	r2, [pc, #44]	@ (8013670 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8013644:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8013648:	60d3      	str	r3, [r2, #12]
    }
  }

  /*-------------------------- ADC12 clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC12) == RCC_PERIPHCLK_ADC12)
 801364a:	687b      	ldr	r3, [r7, #4]
 801364c:	681b      	ldr	r3, [r3, #0]
 801364e:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8013652:	2b00      	cmp	r3, #0
 8013654:	d018      	beq.n	8013688 <HAL_RCCEx_PeriphCLKConfig+0x3f8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADC12CLKSOURCE(PeriphClkInit->Adc12ClockSelection));

    /* Configure the ADC12 interface clock source */
    __HAL_RCC_ADC12_CONFIG(PeriphClkInit->Adc12ClockSelection);
 8013656:	4b06      	ldr	r3, [pc, #24]	@ (8013670 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8013658:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 801365c:	f023 5240 	bic.w	r2, r3, #805306368	@ 0x30000000
 8013660:	687b      	ldr	r3, [r7, #4]
 8013662:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8013664:	4902      	ldr	r1, [pc, #8]	@ (8013670 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8013666:	4313      	orrs	r3, r2
 8013668:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->Adc12ClockSelection == RCC_ADC12CLKSOURCE_PLL)
 801366c:	687b      	ldr	r3, [r7, #4]
 801366e:	e001      	b.n	8013674 <HAL_RCCEx_PeriphCLKConfig+0x3e4>
 8013670:	40021000 	.word	0x40021000
 8013674:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8013676:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 801367a:	d105      	bne.n	8013688 <HAL_RCCEx_PeriphCLKConfig+0x3f8>
    {
      /* Enable PLLADCCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_ADCCLK);
 801367c:	4b21      	ldr	r3, [pc, #132]	@ (8013704 <HAL_RCCEx_PeriphCLKConfig+0x474>)
 801367e:	68db      	ldr	r3, [r3, #12]
 8013680:	4a20      	ldr	r2, [pc, #128]	@ (8013704 <HAL_RCCEx_PeriphCLKConfig+0x474>)
 8013682:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8013686:	60d3      	str	r3, [r2, #12]
    }
  }
  
#if defined(ADC345_COMMON)
  /*-------------------------- ADC345 clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC345) == RCC_PERIPHCLK_ADC345)
 8013688:	687b      	ldr	r3, [r7, #4]
 801368a:	681b      	ldr	r3, [r3, #0]
 801368c:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8013690:	2b00      	cmp	r3, #0
 8013692:	d015      	beq.n	80136c0 <HAL_RCCEx_PeriphCLKConfig+0x430>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADC345CLKSOURCE(PeriphClkInit->Adc345ClockSelection));

    /* Configure the ADC345 interface clock source */
    __HAL_RCC_ADC345_CONFIG(PeriphClkInit->Adc345ClockSelection);
 8013694:	4b1b      	ldr	r3, [pc, #108]	@ (8013704 <HAL_RCCEx_PeriphCLKConfig+0x474>)
 8013696:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 801369a:	f023 4240 	bic.w	r2, r3, #3221225472	@ 0xc0000000
 801369e:	687b      	ldr	r3, [r7, #4]
 80136a0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80136a2:	4918      	ldr	r1, [pc, #96]	@ (8013704 <HAL_RCCEx_PeriphCLKConfig+0x474>)
 80136a4:	4313      	orrs	r3, r2
 80136a6:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->Adc345ClockSelection == RCC_ADC345CLKSOURCE_PLL)
 80136aa:	687b      	ldr	r3, [r7, #4]
 80136ac:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80136ae:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80136b2:	d105      	bne.n	80136c0 <HAL_RCCEx_PeriphCLKConfig+0x430>
    {
      /* Enable PLLADCCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_ADCCLK);
 80136b4:	4b13      	ldr	r3, [pc, #76]	@ (8013704 <HAL_RCCEx_PeriphCLKConfig+0x474>)
 80136b6:	68db      	ldr	r3, [r3, #12]
 80136b8:	4a12      	ldr	r2, [pc, #72]	@ (8013704 <HAL_RCCEx_PeriphCLKConfig+0x474>)
 80136ba:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80136be:	60d3      	str	r3, [r2, #12]
#endif /* ADC345_COMMON */

#if defined(QUADSPI)

  /*-------------------------- QuadSPIx clock source configuration ----------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_QSPI) == RCC_PERIPHCLK_QSPI)
 80136c0:	687b      	ldr	r3, [r7, #4]
 80136c2:	681b      	ldr	r3, [r3, #0]
 80136c4:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 80136c8:	2b00      	cmp	r3, #0
 80136ca:	d015      	beq.n	80136f8 <HAL_RCCEx_PeriphCLKConfig+0x468>
  {
    /* Check the parameters */
    assert_param(IS_RCC_QSPICLKSOURCE(PeriphClkInit->QspiClockSelection));

    /* Configure the QuadSPI clock source */
    __HAL_RCC_QSPI_CONFIG(PeriphClkInit->QspiClockSelection);
 80136cc:	4b0d      	ldr	r3, [pc, #52]	@ (8013704 <HAL_RCCEx_PeriphCLKConfig+0x474>)
 80136ce:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 80136d2:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 80136d6:	687b      	ldr	r3, [r7, #4]
 80136d8:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80136da:	490a      	ldr	r1, [pc, #40]	@ (8013704 <HAL_RCCEx_PeriphCLKConfig+0x474>)
 80136dc:	4313      	orrs	r3, r2
 80136de:	f8c1 309c 	str.w	r3, [r1, #156]	@ 0x9c

    if(PeriphClkInit->QspiClockSelection == RCC_QSPICLKSOURCE_PLL)
 80136e2:	687b      	ldr	r3, [r7, #4]
 80136e4:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80136e6:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 80136ea:	d105      	bne.n	80136f8 <HAL_RCCEx_PeriphCLKConfig+0x468>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 80136ec:	4b05      	ldr	r3, [pc, #20]	@ (8013704 <HAL_RCCEx_PeriphCLKConfig+0x474>)
 80136ee:	68db      	ldr	r3, [r3, #12]
 80136f0:	4a04      	ldr	r2, [pc, #16]	@ (8013704 <HAL_RCCEx_PeriphCLKConfig+0x474>)
 80136f2:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 80136f6:	60d3      	str	r3, [r2, #12]
    }
  }

#endif /* QUADSPI */

  return status;
 80136f8:	7cbb      	ldrb	r3, [r7, #18]
}
 80136fa:	4618      	mov	r0, r3
 80136fc:	3718      	adds	r7, #24
 80136fe:	46bd      	mov	sp, r7
 8013700:	bd80      	pop	{r7, pc}
 8013702:	bf00      	nop
 8013704:	40021000 	.word	0x40021000

08013708 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8013708:	b580      	push	{r7, lr}
 801370a:	b084      	sub	sp, #16
 801370c:	af00      	add	r7, sp, #0
 801370e:	6078      	str	r0, [r7, #4]
  uint32_t frxth;

  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8013710:	687b      	ldr	r3, [r7, #4]
 8013712:	2b00      	cmp	r3, #0
 8013714:	d101      	bne.n	801371a <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 8013716:	2301      	movs	r3, #1
 8013718:	e09d      	b.n	8013856 <HAL_SPI_Init+0x14e>
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_NSSP(hspi->Init.NSSPMode));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 801371a:	687b      	ldr	r3, [r7, #4]
 801371c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 801371e:	2b00      	cmp	r3, #0
 8013720:	d108      	bne.n	8013734 <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 8013722:	687b      	ldr	r3, [r7, #4]
 8013724:	685b      	ldr	r3, [r3, #4]
 8013726:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 801372a:	d009      	beq.n	8013740 <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 801372c:	687b      	ldr	r3, [r7, #4]
 801372e:	2200      	movs	r2, #0
 8013730:	61da      	str	r2, [r3, #28]
 8013732:	e005      	b.n	8013740 <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 8013734:	687b      	ldr	r3, [r7, #4]
 8013736:	2200      	movs	r2, #0
 8013738:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 801373a:	687b      	ldr	r3, [r7, #4]
 801373c:	2200      	movs	r2, #0
 801373e:	615a      	str	r2, [r3, #20]
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
    assert_param(IS_SPI_CRC_LENGTH(hspi->Init.CRCLength));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8013740:	687b      	ldr	r3, [r7, #4]
 8013742:	2200      	movs	r2, #0
 8013744:	629a      	str	r2, [r3, #40]	@ 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 8013746:	687b      	ldr	r3, [r7, #4]
 8013748:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 801374c:	b2db      	uxtb	r3, r3
 801374e:	2b00      	cmp	r3, #0
 8013750:	d106      	bne.n	8013760 <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 8013752:	687b      	ldr	r3, [r7, #4]
 8013754:	2200      	movs	r2, #0
 8013756:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 801375a:	6878      	ldr	r0, [r7, #4]
 801375c:	f7fa ffe0 	bl	800e720 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8013760:	687b      	ldr	r3, [r7, #4]
 8013762:	2202      	movs	r2, #2
 8013764:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8013768:	687b      	ldr	r3, [r7, #4]
 801376a:	681b      	ldr	r3, [r3, #0]
 801376c:	681a      	ldr	r2, [r3, #0]
 801376e:	687b      	ldr	r3, [r7, #4]
 8013770:	681b      	ldr	r3, [r3, #0]
 8013772:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8013776:	601a      	str	r2, [r3, #0]

  /* Align by default the rs fifo threshold on the data size */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8013778:	687b      	ldr	r3, [r7, #4]
 801377a:	68db      	ldr	r3, [r3, #12]
 801377c:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 8013780:	d902      	bls.n	8013788 <HAL_SPI_Init+0x80>
  {
    frxth = SPI_RXFIFO_THRESHOLD_HF;
 8013782:	2300      	movs	r3, #0
 8013784:	60fb      	str	r3, [r7, #12]
 8013786:	e002      	b.n	801378e <HAL_SPI_Init+0x86>
  }
  else
  {
    frxth = SPI_RXFIFO_THRESHOLD_QF;
 8013788:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 801378c:	60fb      	str	r3, [r7, #12]
  }

  /* CRC calculation is valid only for 16Bit and 8 Bit */
  if ((hspi->Init.DataSize != SPI_DATASIZE_16BIT) && (hspi->Init.DataSize != SPI_DATASIZE_8BIT))
 801378e:	687b      	ldr	r3, [r7, #4]
 8013790:	68db      	ldr	r3, [r3, #12]
 8013792:	f5b3 6f70 	cmp.w	r3, #3840	@ 0xf00
 8013796:	d007      	beq.n	80137a8 <HAL_SPI_Init+0xa0>
 8013798:	687b      	ldr	r3, [r7, #4]
 801379a:	68db      	ldr	r3, [r3, #12]
 801379c:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 80137a0:	d002      	beq.n	80137a8 <HAL_SPI_Init+0xa0>
  {
    /* CRC must be disabled */
    hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80137a2:	687b      	ldr	r3, [r7, #4]
 80137a4:	2200      	movs	r2, #0
 80137a6:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 80137a8:	687b      	ldr	r3, [r7, #4]
 80137aa:	685b      	ldr	r3, [r3, #4]
 80137ac:	f403 7282 	and.w	r2, r3, #260	@ 0x104
 80137b0:	687b      	ldr	r3, [r7, #4]
 80137b2:	689b      	ldr	r3, [r3, #8]
 80137b4:	f403 4304 	and.w	r3, r3, #33792	@ 0x8400
 80137b8:	431a      	orrs	r2, r3
 80137ba:	687b      	ldr	r3, [r7, #4]
 80137bc:	691b      	ldr	r3, [r3, #16]
 80137be:	f003 0302 	and.w	r3, r3, #2
 80137c2:	431a      	orrs	r2, r3
 80137c4:	687b      	ldr	r3, [r7, #4]
 80137c6:	695b      	ldr	r3, [r3, #20]
 80137c8:	f003 0301 	and.w	r3, r3, #1
 80137cc:	431a      	orrs	r2, r3
 80137ce:	687b      	ldr	r3, [r7, #4]
 80137d0:	699b      	ldr	r3, [r3, #24]
 80137d2:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 80137d6:	431a      	orrs	r2, r3
 80137d8:	687b      	ldr	r3, [r7, #4]
 80137da:	69db      	ldr	r3, [r3, #28]
 80137dc:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 80137e0:	431a      	orrs	r2, r3
 80137e2:	687b      	ldr	r3, [r7, #4]
 80137e4:	6a1b      	ldr	r3, [r3, #32]
 80137e6:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80137ea:	ea42 0103 	orr.w	r1, r2, r3
 80137ee:	687b      	ldr	r3, [r7, #4]
 80137f0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80137f2:	f403 5200 	and.w	r2, r3, #8192	@ 0x2000
 80137f6:	687b      	ldr	r3, [r7, #4]
 80137f8:	681b      	ldr	r3, [r3, #0]
 80137fa:	430a      	orrs	r2, r1
 80137fc:	601a      	str	r2, [r3, #0]
    }
  }
#endif /* USE_SPI_CRC */

  /* Configure : NSS management, TI Mode, NSS Pulse, Data size and Rx Fifo threshold */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) |
 80137fe:	687b      	ldr	r3, [r7, #4]
 8013800:	699b      	ldr	r3, [r3, #24]
 8013802:	0c1b      	lsrs	r3, r3, #16
 8013804:	f003 0204 	and.w	r2, r3, #4
 8013808:	687b      	ldr	r3, [r7, #4]
 801380a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 801380c:	f003 0310 	and.w	r3, r3, #16
 8013810:	431a      	orrs	r2, r3
 8013812:	687b      	ldr	r3, [r7, #4]
 8013814:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8013816:	f003 0308 	and.w	r3, r3, #8
 801381a:	431a      	orrs	r2, r3
 801381c:	687b      	ldr	r3, [r7, #4]
 801381e:	68db      	ldr	r3, [r3, #12]
 8013820:	f403 6370 	and.w	r3, r3, #3840	@ 0xf00
 8013824:	ea42 0103 	orr.w	r1, r2, r3
 8013828:	68fb      	ldr	r3, [r7, #12]
 801382a:	f403 5280 	and.w	r2, r3, #4096	@ 0x1000
 801382e:	687b      	ldr	r3, [r7, #4]
 8013830:	681b      	ldr	r3, [r3, #0]
 8013832:	430a      	orrs	r2, r1
 8013834:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 8013836:	687b      	ldr	r3, [r7, #4]
 8013838:	681b      	ldr	r3, [r3, #0]
 801383a:	69da      	ldr	r2, [r3, #28]
 801383c:	687b      	ldr	r3, [r7, #4]
 801383e:	681b      	ldr	r3, [r3, #0]
 8013840:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8013844:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8013846:	687b      	ldr	r3, [r7, #4]
 8013848:	2200      	movs	r2, #0
 801384a:	661a      	str	r2, [r3, #96]	@ 0x60
  hspi->State     = HAL_SPI_STATE_READY;
 801384c:	687b      	ldr	r3, [r7, #4]
 801384e:	2201      	movs	r2, #1
 8013850:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

  return HAL_OK;
 8013854:	2300      	movs	r3, #0
}
 8013856:	4618      	mov	r0, r3
 8013858:	3710      	adds	r7, #16
 801385a:	46bd      	mov	sp, r7
 801385c:	bd80      	pop	{r7, pc}

0801385e <HAL_SPI_Transmit>:
  * @param  Size amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 801385e:	b580      	push	{r7, lr}
 8013860:	b088      	sub	sp, #32
 8013862:	af00      	add	r7, sp, #0
 8013864:	60f8      	str	r0, [r7, #12]
 8013866:	60b9      	str	r1, [r7, #8]
 8013868:	603b      	str	r3, [r7, #0]
 801386a:	4613      	mov	r3, r2
 801386c:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;
  HAL_StatusTypeDef errorcode = HAL_OK;
 801386e:	2300      	movs	r3, #0
 8013870:	77fb      	strb	r3, [r7, #31]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 8013872:	68fb      	ldr	r3, [r7, #12]
 8013874:	f893 305c 	ldrb.w	r3, [r3, #92]	@ 0x5c
 8013878:	2b01      	cmp	r3, #1
 801387a:	d101      	bne.n	8013880 <HAL_SPI_Transmit+0x22>
 801387c:	2302      	movs	r3, #2
 801387e:	e158      	b.n	8013b32 <HAL_SPI_Transmit+0x2d4>
 8013880:	68fb      	ldr	r3, [r7, #12]
 8013882:	2201      	movs	r2, #1
 8013884:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8013888:	f7fb f9ac 	bl	800ebe4 <HAL_GetTick>
 801388c:	61b8      	str	r0, [r7, #24]
  initial_TxXferCount = Size;
 801388e:	88fb      	ldrh	r3, [r7, #6]
 8013890:	82fb      	strh	r3, [r7, #22]

  if (hspi->State != HAL_SPI_STATE_READY)
 8013892:	68fb      	ldr	r3, [r7, #12]
 8013894:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 8013898:	b2db      	uxtb	r3, r3
 801389a:	2b01      	cmp	r3, #1
 801389c:	d002      	beq.n	80138a4 <HAL_SPI_Transmit+0x46>
  {
    errorcode = HAL_BUSY;
 801389e:	2302      	movs	r3, #2
 80138a0:	77fb      	strb	r3, [r7, #31]
    goto error;
 80138a2:	e13d      	b.n	8013b20 <HAL_SPI_Transmit+0x2c2>
  }

  if ((pData == NULL) || (Size == 0U))
 80138a4:	68bb      	ldr	r3, [r7, #8]
 80138a6:	2b00      	cmp	r3, #0
 80138a8:	d002      	beq.n	80138b0 <HAL_SPI_Transmit+0x52>
 80138aa:	88fb      	ldrh	r3, [r7, #6]
 80138ac:	2b00      	cmp	r3, #0
 80138ae:	d102      	bne.n	80138b6 <HAL_SPI_Transmit+0x58>
  {
    errorcode = HAL_ERROR;
 80138b0:	2301      	movs	r3, #1
 80138b2:	77fb      	strb	r3, [r7, #31]
    goto error;
 80138b4:	e134      	b.n	8013b20 <HAL_SPI_Transmit+0x2c2>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 80138b6:	68fb      	ldr	r3, [r7, #12]
 80138b8:	2203      	movs	r2, #3
 80138ba:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 80138be:	68fb      	ldr	r3, [r7, #12]
 80138c0:	2200      	movs	r2, #0
 80138c2:	661a      	str	r2, [r3, #96]	@ 0x60
  hspi->pTxBuffPtr  = (uint8_t *)pData;
 80138c4:	68fb      	ldr	r3, [r7, #12]
 80138c6:	68ba      	ldr	r2, [r7, #8]
 80138c8:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->TxXferSize  = Size;
 80138ca:	68fb      	ldr	r3, [r7, #12]
 80138cc:	88fa      	ldrh	r2, [r7, #6]
 80138ce:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->TxXferCount = Size;
 80138d0:	68fb      	ldr	r3, [r7, #12]
 80138d2:	88fa      	ldrh	r2, [r7, #6]
 80138d4:	87da      	strh	r2, [r3, #62]	@ 0x3e

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 80138d6:	68fb      	ldr	r3, [r7, #12]
 80138d8:	2200      	movs	r2, #0
 80138da:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->RxXferSize  = 0U;
 80138dc:	68fb      	ldr	r3, [r7, #12]
 80138de:	2200      	movs	r2, #0
 80138e0:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44
  hspi->RxXferCount = 0U;
 80138e4:	68fb      	ldr	r3, [r7, #12]
 80138e6:	2200      	movs	r2, #0
 80138e8:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
  hspi->TxISR       = NULL;
 80138ec:	68fb      	ldr	r3, [r7, #12]
 80138ee:	2200      	movs	r2, #0
 80138f0:	651a      	str	r2, [r3, #80]	@ 0x50
  hspi->RxISR       = NULL;
 80138f2:	68fb      	ldr	r3, [r7, #12]
 80138f4:	2200      	movs	r2, #0
 80138f6:	64da      	str	r2, [r3, #76]	@ 0x4c

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80138f8:	68fb      	ldr	r3, [r7, #12]
 80138fa:	689b      	ldr	r3, [r3, #8]
 80138fc:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8013900:	d10f      	bne.n	8013922 <HAL_SPI_Transmit+0xc4>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 8013902:	68fb      	ldr	r3, [r7, #12]
 8013904:	681b      	ldr	r3, [r3, #0]
 8013906:	681a      	ldr	r2, [r3, #0]
 8013908:	68fb      	ldr	r3, [r7, #12]
 801390a:	681b      	ldr	r3, [r3, #0]
 801390c:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8013910:	601a      	str	r2, [r3, #0]
    SPI_1LINE_TX(hspi);
 8013912:	68fb      	ldr	r3, [r7, #12]
 8013914:	681b      	ldr	r3, [r3, #0]
 8013916:	681a      	ldr	r2, [r3, #0]
 8013918:	68fb      	ldr	r3, [r7, #12]
 801391a:	681b      	ldr	r3, [r3, #0]
 801391c:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8013920:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8013922:	68fb      	ldr	r3, [r7, #12]
 8013924:	681b      	ldr	r3, [r3, #0]
 8013926:	681b      	ldr	r3, [r3, #0]
 8013928:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 801392c:	2b40      	cmp	r3, #64	@ 0x40
 801392e:	d007      	beq.n	8013940 <HAL_SPI_Transmit+0xe2>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8013930:	68fb      	ldr	r3, [r7, #12]
 8013932:	681b      	ldr	r3, [r3, #0]
 8013934:	681a      	ldr	r2, [r3, #0]
 8013936:	68fb      	ldr	r3, [r7, #12]
 8013938:	681b      	ldr	r3, [r3, #0]
 801393a:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 801393e:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 16 Bit mode */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8013940:	68fb      	ldr	r3, [r7, #12]
 8013942:	68db      	ldr	r3, [r3, #12]
 8013944:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 8013948:	d94b      	bls.n	80139e2 <HAL_SPI_Transmit+0x184>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 801394a:	68fb      	ldr	r3, [r7, #12]
 801394c:	685b      	ldr	r3, [r3, #4]
 801394e:	2b00      	cmp	r3, #0
 8013950:	d002      	beq.n	8013958 <HAL_SPI_Transmit+0xfa>
 8013952:	8afb      	ldrh	r3, [r7, #22]
 8013954:	2b01      	cmp	r3, #1
 8013956:	d13e      	bne.n	80139d6 <HAL_SPI_Transmit+0x178>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8013958:	68fb      	ldr	r3, [r7, #12]
 801395a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 801395c:	881a      	ldrh	r2, [r3, #0]
 801395e:	68fb      	ldr	r3, [r7, #12]
 8013960:	681b      	ldr	r3, [r3, #0]
 8013962:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8013964:	68fb      	ldr	r3, [r7, #12]
 8013966:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8013968:	1c9a      	adds	r2, r3, #2
 801396a:	68fb      	ldr	r3, [r7, #12]
 801396c:	639a      	str	r2, [r3, #56]	@ 0x38
      hspi->TxXferCount--;
 801396e:	68fb      	ldr	r3, [r7, #12]
 8013970:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8013972:	b29b      	uxth	r3, r3
 8013974:	3b01      	subs	r3, #1
 8013976:	b29a      	uxth	r2, r3
 8013978:	68fb      	ldr	r3, [r7, #12]
 801397a:	87da      	strh	r2, [r3, #62]	@ 0x3e
    }
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0U)
 801397c:	e02b      	b.n	80139d6 <HAL_SPI_Transmit+0x178>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 801397e:	68fb      	ldr	r3, [r7, #12]
 8013980:	681b      	ldr	r3, [r3, #0]
 8013982:	689b      	ldr	r3, [r3, #8]
 8013984:	f003 0302 	and.w	r3, r3, #2
 8013988:	2b02      	cmp	r3, #2
 801398a:	d112      	bne.n	80139b2 <HAL_SPI_Transmit+0x154>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 801398c:	68fb      	ldr	r3, [r7, #12]
 801398e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8013990:	881a      	ldrh	r2, [r3, #0]
 8013992:	68fb      	ldr	r3, [r7, #12]
 8013994:	681b      	ldr	r3, [r3, #0]
 8013996:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8013998:	68fb      	ldr	r3, [r7, #12]
 801399a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 801399c:	1c9a      	adds	r2, r3, #2
 801399e:	68fb      	ldr	r3, [r7, #12]
 80139a0:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount--;
 80139a2:	68fb      	ldr	r3, [r7, #12]
 80139a4:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80139a6:	b29b      	uxth	r3, r3
 80139a8:	3b01      	subs	r3, #1
 80139aa:	b29a      	uxth	r2, r3
 80139ac:	68fb      	ldr	r3, [r7, #12]
 80139ae:	87da      	strh	r2, [r3, #62]	@ 0x3e
 80139b0:	e011      	b.n	80139d6 <HAL_SPI_Transmit+0x178>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 80139b2:	f7fb f917 	bl	800ebe4 <HAL_GetTick>
 80139b6:	4602      	mov	r2, r0
 80139b8:	69bb      	ldr	r3, [r7, #24]
 80139ba:	1ad3      	subs	r3, r2, r3
 80139bc:	683a      	ldr	r2, [r7, #0]
 80139be:	429a      	cmp	r2, r3
 80139c0:	d803      	bhi.n	80139ca <HAL_SPI_Transmit+0x16c>
 80139c2:	683b      	ldr	r3, [r7, #0]
 80139c4:	f1b3 3fff 	cmp.w	r3, #4294967295
 80139c8:	d102      	bne.n	80139d0 <HAL_SPI_Transmit+0x172>
 80139ca:	683b      	ldr	r3, [r7, #0]
 80139cc:	2b00      	cmp	r3, #0
 80139ce:	d102      	bne.n	80139d6 <HAL_SPI_Transmit+0x178>
        {
          errorcode = HAL_TIMEOUT;
 80139d0:	2303      	movs	r3, #3
 80139d2:	77fb      	strb	r3, [r7, #31]
          goto error;
 80139d4:	e0a4      	b.n	8013b20 <HAL_SPI_Transmit+0x2c2>
    while (hspi->TxXferCount > 0U)
 80139d6:	68fb      	ldr	r3, [r7, #12]
 80139d8:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80139da:	b29b      	uxth	r3, r3
 80139dc:	2b00      	cmp	r3, #0
 80139de:	d1ce      	bne.n	801397e <HAL_SPI_Transmit+0x120>
 80139e0:	e07c      	b.n	8013adc <HAL_SPI_Transmit+0x27e>
    }
  }
  /* Transmit data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 80139e2:	68fb      	ldr	r3, [r7, #12]
 80139e4:	685b      	ldr	r3, [r3, #4]
 80139e6:	2b00      	cmp	r3, #0
 80139e8:	d002      	beq.n	80139f0 <HAL_SPI_Transmit+0x192>
 80139ea:	8afb      	ldrh	r3, [r7, #22]
 80139ec:	2b01      	cmp	r3, #1
 80139ee:	d170      	bne.n	8013ad2 <HAL_SPI_Transmit+0x274>
    {
      if (hspi->TxXferCount > 1U)
 80139f0:	68fb      	ldr	r3, [r7, #12]
 80139f2:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80139f4:	b29b      	uxth	r3, r3
 80139f6:	2b01      	cmp	r3, #1
 80139f8:	d912      	bls.n	8013a20 <HAL_SPI_Transmit+0x1c2>
      {
        /* write on the data register in packing mode */
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 80139fa:	68fb      	ldr	r3, [r7, #12]
 80139fc:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80139fe:	881a      	ldrh	r2, [r3, #0]
 8013a00:	68fb      	ldr	r3, [r7, #12]
 8013a02:	681b      	ldr	r3, [r3, #0]
 8013a04:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8013a06:	68fb      	ldr	r3, [r7, #12]
 8013a08:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8013a0a:	1c9a      	adds	r2, r3, #2
 8013a0c:	68fb      	ldr	r3, [r7, #12]
 8013a0e:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount -= 2U;
 8013a10:	68fb      	ldr	r3, [r7, #12]
 8013a12:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8013a14:	b29b      	uxth	r3, r3
 8013a16:	3b02      	subs	r3, #2
 8013a18:	b29a      	uxth	r2, r3
 8013a1a:	68fb      	ldr	r3, [r7, #12]
 8013a1c:	87da      	strh	r2, [r3, #62]	@ 0x3e
 8013a1e:	e058      	b.n	8013ad2 <HAL_SPI_Transmit+0x274>
      }
      else
      {
        *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 8013a20:	68fb      	ldr	r3, [r7, #12]
 8013a22:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8013a24:	68fb      	ldr	r3, [r7, #12]
 8013a26:	681b      	ldr	r3, [r3, #0]
 8013a28:	330c      	adds	r3, #12
 8013a2a:	7812      	ldrb	r2, [r2, #0]
 8013a2c:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr ++;
 8013a2e:	68fb      	ldr	r3, [r7, #12]
 8013a30:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8013a32:	1c5a      	adds	r2, r3, #1
 8013a34:	68fb      	ldr	r3, [r7, #12]
 8013a36:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount--;
 8013a38:	68fb      	ldr	r3, [r7, #12]
 8013a3a:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8013a3c:	b29b      	uxth	r3, r3
 8013a3e:	3b01      	subs	r3, #1
 8013a40:	b29a      	uxth	r2, r3
 8013a42:	68fb      	ldr	r3, [r7, #12]
 8013a44:	87da      	strh	r2, [r3, #62]	@ 0x3e
      }
    }
    while (hspi->TxXferCount > 0U)
 8013a46:	e044      	b.n	8013ad2 <HAL_SPI_Transmit+0x274>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8013a48:	68fb      	ldr	r3, [r7, #12]
 8013a4a:	681b      	ldr	r3, [r3, #0]
 8013a4c:	689b      	ldr	r3, [r3, #8]
 8013a4e:	f003 0302 	and.w	r3, r3, #2
 8013a52:	2b02      	cmp	r3, #2
 8013a54:	d12b      	bne.n	8013aae <HAL_SPI_Transmit+0x250>
      {
        if (hspi->TxXferCount > 1U)
 8013a56:	68fb      	ldr	r3, [r7, #12]
 8013a58:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8013a5a:	b29b      	uxth	r3, r3
 8013a5c:	2b01      	cmp	r3, #1
 8013a5e:	d912      	bls.n	8013a86 <HAL_SPI_Transmit+0x228>
        {
          /* write on the data register in packing mode */
          hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8013a60:	68fb      	ldr	r3, [r7, #12]
 8013a62:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8013a64:	881a      	ldrh	r2, [r3, #0]
 8013a66:	68fb      	ldr	r3, [r7, #12]
 8013a68:	681b      	ldr	r3, [r3, #0]
 8013a6a:	60da      	str	r2, [r3, #12]
          hspi->pTxBuffPtr += sizeof(uint16_t);
 8013a6c:	68fb      	ldr	r3, [r7, #12]
 8013a6e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8013a70:	1c9a      	adds	r2, r3, #2
 8013a72:	68fb      	ldr	r3, [r7, #12]
 8013a74:	639a      	str	r2, [r3, #56]	@ 0x38
          hspi->TxXferCount -= 2U;
 8013a76:	68fb      	ldr	r3, [r7, #12]
 8013a78:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8013a7a:	b29b      	uxth	r3, r3
 8013a7c:	3b02      	subs	r3, #2
 8013a7e:	b29a      	uxth	r2, r3
 8013a80:	68fb      	ldr	r3, [r7, #12]
 8013a82:	87da      	strh	r2, [r3, #62]	@ 0x3e
 8013a84:	e025      	b.n	8013ad2 <HAL_SPI_Transmit+0x274>
        }
        else
        {
          *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 8013a86:	68fb      	ldr	r3, [r7, #12]
 8013a88:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8013a8a:	68fb      	ldr	r3, [r7, #12]
 8013a8c:	681b      	ldr	r3, [r3, #0]
 8013a8e:	330c      	adds	r3, #12
 8013a90:	7812      	ldrb	r2, [r2, #0]
 8013a92:	701a      	strb	r2, [r3, #0]
          hspi->pTxBuffPtr++;
 8013a94:	68fb      	ldr	r3, [r7, #12]
 8013a96:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8013a98:	1c5a      	adds	r2, r3, #1
 8013a9a:	68fb      	ldr	r3, [r7, #12]
 8013a9c:	639a      	str	r2, [r3, #56]	@ 0x38
          hspi->TxXferCount--;
 8013a9e:	68fb      	ldr	r3, [r7, #12]
 8013aa0:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8013aa2:	b29b      	uxth	r3, r3
 8013aa4:	3b01      	subs	r3, #1
 8013aa6:	b29a      	uxth	r2, r3
 8013aa8:	68fb      	ldr	r3, [r7, #12]
 8013aaa:	87da      	strh	r2, [r3, #62]	@ 0x3e
 8013aac:	e011      	b.n	8013ad2 <HAL_SPI_Transmit+0x274>
        }
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8013aae:	f7fb f899 	bl	800ebe4 <HAL_GetTick>
 8013ab2:	4602      	mov	r2, r0
 8013ab4:	69bb      	ldr	r3, [r7, #24]
 8013ab6:	1ad3      	subs	r3, r2, r3
 8013ab8:	683a      	ldr	r2, [r7, #0]
 8013aba:	429a      	cmp	r2, r3
 8013abc:	d803      	bhi.n	8013ac6 <HAL_SPI_Transmit+0x268>
 8013abe:	683b      	ldr	r3, [r7, #0]
 8013ac0:	f1b3 3fff 	cmp.w	r3, #4294967295
 8013ac4:	d102      	bne.n	8013acc <HAL_SPI_Transmit+0x26e>
 8013ac6:	683b      	ldr	r3, [r7, #0]
 8013ac8:	2b00      	cmp	r3, #0
 8013aca:	d102      	bne.n	8013ad2 <HAL_SPI_Transmit+0x274>
        {
          errorcode = HAL_TIMEOUT;
 8013acc:	2303      	movs	r3, #3
 8013ace:	77fb      	strb	r3, [r7, #31]
          goto error;
 8013ad0:	e026      	b.n	8013b20 <HAL_SPI_Transmit+0x2c2>
    while (hspi->TxXferCount > 0U)
 8013ad2:	68fb      	ldr	r3, [r7, #12]
 8013ad4:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8013ad6:	b29b      	uxth	r3, r3
 8013ad8:	2b00      	cmp	r3, #0
 8013ada:	d1b5      	bne.n	8013a48 <HAL_SPI_Transmit+0x1ea>
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8013adc:	69ba      	ldr	r2, [r7, #24]
 8013ade:	6839      	ldr	r1, [r7, #0]
 8013ae0:	68f8      	ldr	r0, [r7, #12]
 8013ae2:	f000 fc6f 	bl	80143c4 <SPI_EndRxTxTransaction>
 8013ae6:	4603      	mov	r3, r0
 8013ae8:	2b00      	cmp	r3, #0
 8013aea:	d002      	beq.n	8013af2 <HAL_SPI_Transmit+0x294>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8013aec:	68fb      	ldr	r3, [r7, #12]
 8013aee:	2220      	movs	r2, #32
 8013af0:	661a      	str	r2, [r3, #96]	@ 0x60
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8013af2:	68fb      	ldr	r3, [r7, #12]
 8013af4:	689b      	ldr	r3, [r3, #8]
 8013af6:	2b00      	cmp	r3, #0
 8013af8:	d10a      	bne.n	8013b10 <HAL_SPI_Transmit+0x2b2>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8013afa:	2300      	movs	r3, #0
 8013afc:	613b      	str	r3, [r7, #16]
 8013afe:	68fb      	ldr	r3, [r7, #12]
 8013b00:	681b      	ldr	r3, [r3, #0]
 8013b02:	68db      	ldr	r3, [r3, #12]
 8013b04:	613b      	str	r3, [r7, #16]
 8013b06:	68fb      	ldr	r3, [r7, #12]
 8013b08:	681b      	ldr	r3, [r3, #0]
 8013b0a:	689b      	ldr	r3, [r3, #8]
 8013b0c:	613b      	str	r3, [r7, #16]
 8013b0e:	693b      	ldr	r3, [r7, #16]
  }

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8013b10:	68fb      	ldr	r3, [r7, #12]
 8013b12:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8013b14:	2b00      	cmp	r3, #0
 8013b16:	d002      	beq.n	8013b1e <HAL_SPI_Transmit+0x2c0>
  {
    errorcode = HAL_ERROR;
 8013b18:	2301      	movs	r3, #1
 8013b1a:	77fb      	strb	r3, [r7, #31]
 8013b1c:	e000      	b.n	8013b20 <HAL_SPI_Transmit+0x2c2>
  }

error:
 8013b1e:	bf00      	nop
  hspi->State = HAL_SPI_STATE_READY;
 8013b20:	68fb      	ldr	r3, [r7, #12]
 8013b22:	2201      	movs	r2, #1
 8013b24:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 8013b28:	68fb      	ldr	r3, [r7, #12]
 8013b2a:	2200      	movs	r2, #0
 8013b2c:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
  return errorcode;
 8013b30:	7ffb      	ldrb	r3, [r7, #31]
}
 8013b32:	4618      	mov	r0, r3
 8013b34:	3720      	adds	r7, #32
 8013b36:	46bd      	mov	sp, r7
 8013b38:	bd80      	pop	{r7, pc}

08013b3a <HAL_SPI_TransmitReceive>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive(SPI_HandleTypeDef *hspi, uint8_t *pTxData, uint8_t *pRxData, uint16_t Size,
                                          uint32_t Timeout)
{
 8013b3a:	b580      	push	{r7, lr}
 8013b3c:	b08a      	sub	sp, #40	@ 0x28
 8013b3e:	af00      	add	r7, sp, #0
 8013b40:	60f8      	str	r0, [r7, #12]
 8013b42:	60b9      	str	r1, [r7, #8]
 8013b44:	607a      	str	r2, [r7, #4]
 8013b46:	807b      	strh	r3, [r7, #2]
  __IO uint8_t  *ptmpreg8;
  __IO uint8_t  tmpreg8 = 0;
#endif /* USE_SPI_CRC */

  /* Variable used to alternate Rx and Tx during transfer */
  uint32_t             txallowed = 1U;
 8013b48:	2301      	movs	r3, #1
 8013b4a:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_StatusTypeDef    errorcode = HAL_OK;
 8013b4c:	2300      	movs	r3, #0
 8013b4e:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 8013b52:	68fb      	ldr	r3, [r7, #12]
 8013b54:	f893 305c 	ldrb.w	r3, [r3, #92]	@ 0x5c
 8013b58:	2b01      	cmp	r3, #1
 8013b5a:	d101      	bne.n	8013b60 <HAL_SPI_TransmitReceive+0x26>
 8013b5c:	2302      	movs	r3, #2
 8013b5e:	e1fb      	b.n	8013f58 <HAL_SPI_TransmitReceive+0x41e>
 8013b60:	68fb      	ldr	r3, [r7, #12]
 8013b62:	2201      	movs	r2, #1
 8013b64:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8013b68:	f7fb f83c 	bl	800ebe4 <HAL_GetTick>
 8013b6c:	61f8      	str	r0, [r7, #28]

  /* Init temporary variables */
  tmp_state           = hspi->State;
 8013b6e:	68fb      	ldr	r3, [r7, #12]
 8013b70:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 8013b74:	76fb      	strb	r3, [r7, #27]
  tmp_mode            = hspi->Init.Mode;
 8013b76:	68fb      	ldr	r3, [r7, #12]
 8013b78:	685b      	ldr	r3, [r3, #4]
 8013b7a:	617b      	str	r3, [r7, #20]
  initial_TxXferCount = Size;
 8013b7c:	887b      	ldrh	r3, [r7, #2]
 8013b7e:	827b      	strh	r3, [r7, #18]
  initial_RxXferCount = Size;
 8013b80:	887b      	ldrh	r3, [r7, #2]
 8013b82:	823b      	strh	r3, [r7, #16]
#if (USE_SPI_CRC != 0U)
  spi_cr1             = READ_REG(hspi->Instance->CR1);
  spi_cr2             = READ_REG(hspi->Instance->CR2);
#endif /* USE_SPI_CRC */

  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 8013b84:	7efb      	ldrb	r3, [r7, #27]
 8013b86:	2b01      	cmp	r3, #1
 8013b88:	d00e      	beq.n	8013ba8 <HAL_SPI_TransmitReceive+0x6e>
 8013b8a:	697b      	ldr	r3, [r7, #20]
 8013b8c:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8013b90:	d106      	bne.n	8013ba0 <HAL_SPI_TransmitReceive+0x66>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) && (tmp_state == HAL_SPI_STATE_BUSY_RX))))
 8013b92:	68fb      	ldr	r3, [r7, #12]
 8013b94:	689b      	ldr	r3, [r3, #8]
 8013b96:	2b00      	cmp	r3, #0
 8013b98:	d102      	bne.n	8013ba0 <HAL_SPI_TransmitReceive+0x66>
 8013b9a:	7efb      	ldrb	r3, [r7, #27]
 8013b9c:	2b04      	cmp	r3, #4
 8013b9e:	d003      	beq.n	8013ba8 <HAL_SPI_TransmitReceive+0x6e>
  {
    errorcode = HAL_BUSY;
 8013ba0:	2302      	movs	r3, #2
 8013ba2:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
    goto error;
 8013ba6:	e1cd      	b.n	8013f44 <HAL_SPI_TransmitReceive+0x40a>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 8013ba8:	68bb      	ldr	r3, [r7, #8]
 8013baa:	2b00      	cmp	r3, #0
 8013bac:	d005      	beq.n	8013bba <HAL_SPI_TransmitReceive+0x80>
 8013bae:	687b      	ldr	r3, [r7, #4]
 8013bb0:	2b00      	cmp	r3, #0
 8013bb2:	d002      	beq.n	8013bba <HAL_SPI_TransmitReceive+0x80>
 8013bb4:	887b      	ldrh	r3, [r7, #2]
 8013bb6:	2b00      	cmp	r3, #0
 8013bb8:	d103      	bne.n	8013bc2 <HAL_SPI_TransmitReceive+0x88>
  {
    errorcode = HAL_ERROR;
 8013bba:	2301      	movs	r3, #1
 8013bbc:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
    goto error;
 8013bc0:	e1c0      	b.n	8013f44 <HAL_SPI_TransmitReceive+0x40a>
  }

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 8013bc2:	68fb      	ldr	r3, [r7, #12]
 8013bc4:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 8013bc8:	b2db      	uxtb	r3, r3
 8013bca:	2b04      	cmp	r3, #4
 8013bcc:	d003      	beq.n	8013bd6 <HAL_SPI_TransmitReceive+0x9c>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 8013bce:	68fb      	ldr	r3, [r7, #12]
 8013bd0:	2205      	movs	r2, #5
 8013bd2:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8013bd6:	68fb      	ldr	r3, [r7, #12]
 8013bd8:	2200      	movs	r2, #0
 8013bda:	661a      	str	r2, [r3, #96]	@ 0x60
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 8013bdc:	68fb      	ldr	r3, [r7, #12]
 8013bde:	687a      	ldr	r2, [r7, #4]
 8013be0:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->RxXferCount = Size;
 8013be2:	68fb      	ldr	r3, [r7, #12]
 8013be4:	887a      	ldrh	r2, [r7, #2]
 8013be6:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
  hspi->RxXferSize  = Size;
 8013bea:	68fb      	ldr	r3, [r7, #12]
 8013bec:	887a      	ldrh	r2, [r7, #2]
 8013bee:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44
  hspi->pTxBuffPtr  = (uint8_t *)pTxData;
 8013bf2:	68fb      	ldr	r3, [r7, #12]
 8013bf4:	68ba      	ldr	r2, [r7, #8]
 8013bf6:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->TxXferCount = Size;
 8013bf8:	68fb      	ldr	r3, [r7, #12]
 8013bfa:	887a      	ldrh	r2, [r7, #2]
 8013bfc:	87da      	strh	r2, [r3, #62]	@ 0x3e
  hspi->TxXferSize  = Size;
 8013bfe:	68fb      	ldr	r3, [r7, #12]
 8013c00:	887a      	ldrh	r2, [r7, #2]
 8013c02:	879a      	strh	r2, [r3, #60]	@ 0x3c

  /*Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 8013c04:	68fb      	ldr	r3, [r7, #12]
 8013c06:	2200      	movs	r2, #0
 8013c08:	64da      	str	r2, [r3, #76]	@ 0x4c
  hspi->TxISR       = NULL;
 8013c0a:	68fb      	ldr	r3, [r7, #12]
 8013c0c:	2200      	movs	r2, #0
 8013c0e:	651a      	str	r2, [r3, #80]	@ 0x50
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Set the Rx Fifo threshold */
  if ((hspi->Init.DataSize > SPI_DATASIZE_8BIT) || (initial_RxXferCount > 1U))
 8013c10:	68fb      	ldr	r3, [r7, #12]
 8013c12:	68db      	ldr	r3, [r3, #12]
 8013c14:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 8013c18:	d802      	bhi.n	8013c20 <HAL_SPI_TransmitReceive+0xe6>
 8013c1a:	8a3b      	ldrh	r3, [r7, #16]
 8013c1c:	2b01      	cmp	r3, #1
 8013c1e:	d908      	bls.n	8013c32 <HAL_SPI_TransmitReceive+0xf8>
  {
    /* Set fiforxthreshold according the reception data length: 16bit */
    CLEAR_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 8013c20:	68fb      	ldr	r3, [r7, #12]
 8013c22:	681b      	ldr	r3, [r3, #0]
 8013c24:	685a      	ldr	r2, [r3, #4]
 8013c26:	68fb      	ldr	r3, [r7, #12]
 8013c28:	681b      	ldr	r3, [r3, #0]
 8013c2a:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 8013c2e:	605a      	str	r2, [r3, #4]
 8013c30:	e007      	b.n	8013c42 <HAL_SPI_TransmitReceive+0x108>
  }
  else
  {
    /* Set fiforxthreshold according the reception data length: 8bit */
    SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 8013c32:	68fb      	ldr	r3, [r7, #12]
 8013c34:	681b      	ldr	r3, [r3, #0]
 8013c36:	685a      	ldr	r2, [r3, #4]
 8013c38:	68fb      	ldr	r3, [r7, #12]
 8013c3a:	681b      	ldr	r3, [r3, #0]
 8013c3c:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 8013c40:	605a      	str	r2, [r3, #4]
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8013c42:	68fb      	ldr	r3, [r7, #12]
 8013c44:	681b      	ldr	r3, [r3, #0]
 8013c46:	681b      	ldr	r3, [r3, #0]
 8013c48:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8013c4c:	2b40      	cmp	r3, #64	@ 0x40
 8013c4e:	d007      	beq.n	8013c60 <HAL_SPI_TransmitReceive+0x126>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8013c50:	68fb      	ldr	r3, [r7, #12]
 8013c52:	681b      	ldr	r3, [r3, #0]
 8013c54:	681a      	ldr	r2, [r3, #0]
 8013c56:	68fb      	ldr	r3, [r7, #12]
 8013c58:	681b      	ldr	r3, [r3, #0]
 8013c5a:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8013c5e:	601a      	str	r2, [r3, #0]
  }

  /* Transmit and Receive data in 16 Bit mode */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8013c60:	68fb      	ldr	r3, [r7, #12]
 8013c62:	68db      	ldr	r3, [r3, #12]
 8013c64:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 8013c68:	d97c      	bls.n	8013d64 <HAL_SPI_TransmitReceive+0x22a>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8013c6a:	68fb      	ldr	r3, [r7, #12]
 8013c6c:	685b      	ldr	r3, [r3, #4]
 8013c6e:	2b00      	cmp	r3, #0
 8013c70:	d002      	beq.n	8013c78 <HAL_SPI_TransmitReceive+0x13e>
 8013c72:	8a7b      	ldrh	r3, [r7, #18]
 8013c74:	2b01      	cmp	r3, #1
 8013c76:	d169      	bne.n	8013d4c <HAL_SPI_TransmitReceive+0x212>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8013c78:	68fb      	ldr	r3, [r7, #12]
 8013c7a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8013c7c:	881a      	ldrh	r2, [r3, #0]
 8013c7e:	68fb      	ldr	r3, [r7, #12]
 8013c80:	681b      	ldr	r3, [r3, #0]
 8013c82:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8013c84:	68fb      	ldr	r3, [r7, #12]
 8013c86:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8013c88:	1c9a      	adds	r2, r3, #2
 8013c8a:	68fb      	ldr	r3, [r7, #12]
 8013c8c:	639a      	str	r2, [r3, #56]	@ 0x38
      hspi->TxXferCount--;
 8013c8e:	68fb      	ldr	r3, [r7, #12]
 8013c90:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8013c92:	b29b      	uxth	r3, r3
 8013c94:	3b01      	subs	r3, #1
 8013c96:	b29a      	uxth	r2, r3
 8013c98:	68fb      	ldr	r3, [r7, #12]
 8013c9a:	87da      	strh	r2, [r3, #62]	@ 0x3e
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8013c9c:	e056      	b.n	8013d4c <HAL_SPI_TransmitReceive+0x212>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8013c9e:	68fb      	ldr	r3, [r7, #12]
 8013ca0:	681b      	ldr	r3, [r3, #0]
 8013ca2:	689b      	ldr	r3, [r3, #8]
 8013ca4:	f003 0302 	and.w	r3, r3, #2
 8013ca8:	2b02      	cmp	r3, #2
 8013caa:	d11b      	bne.n	8013ce4 <HAL_SPI_TransmitReceive+0x1aa>
 8013cac:	68fb      	ldr	r3, [r7, #12]
 8013cae:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8013cb0:	b29b      	uxth	r3, r3
 8013cb2:	2b00      	cmp	r3, #0
 8013cb4:	d016      	beq.n	8013ce4 <HAL_SPI_TransmitReceive+0x1aa>
 8013cb6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8013cb8:	2b01      	cmp	r3, #1
 8013cba:	d113      	bne.n	8013ce4 <HAL_SPI_TransmitReceive+0x1aa>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8013cbc:	68fb      	ldr	r3, [r7, #12]
 8013cbe:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8013cc0:	881a      	ldrh	r2, [r3, #0]
 8013cc2:	68fb      	ldr	r3, [r7, #12]
 8013cc4:	681b      	ldr	r3, [r3, #0]
 8013cc6:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8013cc8:	68fb      	ldr	r3, [r7, #12]
 8013cca:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8013ccc:	1c9a      	adds	r2, r3, #2
 8013cce:	68fb      	ldr	r3, [r7, #12]
 8013cd0:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount--;
 8013cd2:	68fb      	ldr	r3, [r7, #12]
 8013cd4:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8013cd6:	b29b      	uxth	r3, r3
 8013cd8:	3b01      	subs	r3, #1
 8013cda:	b29a      	uxth	r2, r3
 8013cdc:	68fb      	ldr	r3, [r7, #12]
 8013cde:	87da      	strh	r2, [r3, #62]	@ 0x3e
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 8013ce0:	2300      	movs	r3, #0
 8013ce2:	627b      	str	r3, [r7, #36]	@ 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Check RXNE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8013ce4:	68fb      	ldr	r3, [r7, #12]
 8013ce6:	681b      	ldr	r3, [r3, #0]
 8013ce8:	689b      	ldr	r3, [r3, #8]
 8013cea:	f003 0301 	and.w	r3, r3, #1
 8013cee:	2b01      	cmp	r3, #1
 8013cf0:	d11c      	bne.n	8013d2c <HAL_SPI_TransmitReceive+0x1f2>
 8013cf2:	68fb      	ldr	r3, [r7, #12]
 8013cf4:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8013cf8:	b29b      	uxth	r3, r3
 8013cfa:	2b00      	cmp	r3, #0
 8013cfc:	d016      	beq.n	8013d2c <HAL_SPI_TransmitReceive+0x1f2>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 8013cfe:	68fb      	ldr	r3, [r7, #12]
 8013d00:	681b      	ldr	r3, [r3, #0]
 8013d02:	68da      	ldr	r2, [r3, #12]
 8013d04:	68fb      	ldr	r3, [r7, #12]
 8013d06:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8013d08:	b292      	uxth	r2, r2
 8013d0a:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 8013d0c:	68fb      	ldr	r3, [r7, #12]
 8013d0e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8013d10:	1c9a      	adds	r2, r3, #2
 8013d12:	68fb      	ldr	r3, [r7, #12]
 8013d14:	641a      	str	r2, [r3, #64]	@ 0x40
        hspi->RxXferCount--;
 8013d16:	68fb      	ldr	r3, [r7, #12]
 8013d18:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8013d1c:	b29b      	uxth	r3, r3
 8013d1e:	3b01      	subs	r3, #1
 8013d20:	b29a      	uxth	r2, r3
 8013d22:	68fb      	ldr	r3, [r7, #12]
 8013d24:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 8013d28:	2301      	movs	r3, #1
 8013d2a:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      if (((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY))
 8013d2c:	f7fa ff5a 	bl	800ebe4 <HAL_GetTick>
 8013d30:	4602      	mov	r2, r0
 8013d32:	69fb      	ldr	r3, [r7, #28]
 8013d34:	1ad3      	subs	r3, r2, r3
 8013d36:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8013d38:	429a      	cmp	r2, r3
 8013d3a:	d807      	bhi.n	8013d4c <HAL_SPI_TransmitReceive+0x212>
 8013d3c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8013d3e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8013d42:	d003      	beq.n	8013d4c <HAL_SPI_TransmitReceive+0x212>
      {
        errorcode = HAL_TIMEOUT;
 8013d44:	2303      	movs	r3, #3
 8013d46:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
        goto error;
 8013d4a:	e0fb      	b.n	8013f44 <HAL_SPI_TransmitReceive+0x40a>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8013d4c:	68fb      	ldr	r3, [r7, #12]
 8013d4e:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8013d50:	b29b      	uxth	r3, r3
 8013d52:	2b00      	cmp	r3, #0
 8013d54:	d1a3      	bne.n	8013c9e <HAL_SPI_TransmitReceive+0x164>
 8013d56:	68fb      	ldr	r3, [r7, #12]
 8013d58:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8013d5c:	b29b      	uxth	r3, r3
 8013d5e:	2b00      	cmp	r3, #0
 8013d60:	d19d      	bne.n	8013c9e <HAL_SPI_TransmitReceive+0x164>
 8013d62:	e0df      	b.n	8013f24 <HAL_SPI_TransmitReceive+0x3ea>
    }
  }
  /* Transmit and Receive data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8013d64:	68fb      	ldr	r3, [r7, #12]
 8013d66:	685b      	ldr	r3, [r3, #4]
 8013d68:	2b00      	cmp	r3, #0
 8013d6a:	d003      	beq.n	8013d74 <HAL_SPI_TransmitReceive+0x23a>
 8013d6c:	8a7b      	ldrh	r3, [r7, #18]
 8013d6e:	2b01      	cmp	r3, #1
 8013d70:	f040 80cb 	bne.w	8013f0a <HAL_SPI_TransmitReceive+0x3d0>
    {
      if (hspi->TxXferCount > 1U)
 8013d74:	68fb      	ldr	r3, [r7, #12]
 8013d76:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8013d78:	b29b      	uxth	r3, r3
 8013d7a:	2b01      	cmp	r3, #1
 8013d7c:	d912      	bls.n	8013da4 <HAL_SPI_TransmitReceive+0x26a>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8013d7e:	68fb      	ldr	r3, [r7, #12]
 8013d80:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8013d82:	881a      	ldrh	r2, [r3, #0]
 8013d84:	68fb      	ldr	r3, [r7, #12]
 8013d86:	681b      	ldr	r3, [r3, #0]
 8013d88:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8013d8a:	68fb      	ldr	r3, [r7, #12]
 8013d8c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8013d8e:	1c9a      	adds	r2, r3, #2
 8013d90:	68fb      	ldr	r3, [r7, #12]
 8013d92:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount -= 2U;
 8013d94:	68fb      	ldr	r3, [r7, #12]
 8013d96:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8013d98:	b29b      	uxth	r3, r3
 8013d9a:	3b02      	subs	r3, #2
 8013d9c:	b29a      	uxth	r2, r3
 8013d9e:	68fb      	ldr	r3, [r7, #12]
 8013da0:	87da      	strh	r2, [r3, #62]	@ 0x3e
 8013da2:	e0b2      	b.n	8013f0a <HAL_SPI_TransmitReceive+0x3d0>
      }
      else
      {
        *(__IO uint8_t *)&hspi->Instance->DR = (*hspi->pTxBuffPtr);
 8013da4:	68fb      	ldr	r3, [r7, #12]
 8013da6:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8013da8:	68fb      	ldr	r3, [r7, #12]
 8013daa:	681b      	ldr	r3, [r3, #0]
 8013dac:	330c      	adds	r3, #12
 8013dae:	7812      	ldrb	r2, [r2, #0]
 8013db0:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr++;
 8013db2:	68fb      	ldr	r3, [r7, #12]
 8013db4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8013db6:	1c5a      	adds	r2, r3, #1
 8013db8:	68fb      	ldr	r3, [r7, #12]
 8013dba:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount--;
 8013dbc:	68fb      	ldr	r3, [r7, #12]
 8013dbe:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8013dc0:	b29b      	uxth	r3, r3
 8013dc2:	3b01      	subs	r3, #1
 8013dc4:	b29a      	uxth	r2, r3
 8013dc6:	68fb      	ldr	r3, [r7, #12]
 8013dc8:	87da      	strh	r2, [r3, #62]	@ 0x3e
      }
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8013dca:	e09e      	b.n	8013f0a <HAL_SPI_TransmitReceive+0x3d0>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8013dcc:	68fb      	ldr	r3, [r7, #12]
 8013dce:	681b      	ldr	r3, [r3, #0]
 8013dd0:	689b      	ldr	r3, [r3, #8]
 8013dd2:	f003 0302 	and.w	r3, r3, #2
 8013dd6:	2b02      	cmp	r3, #2
 8013dd8:	d134      	bne.n	8013e44 <HAL_SPI_TransmitReceive+0x30a>
 8013dda:	68fb      	ldr	r3, [r7, #12]
 8013ddc:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8013dde:	b29b      	uxth	r3, r3
 8013de0:	2b00      	cmp	r3, #0
 8013de2:	d02f      	beq.n	8013e44 <HAL_SPI_TransmitReceive+0x30a>
 8013de4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8013de6:	2b01      	cmp	r3, #1
 8013de8:	d12c      	bne.n	8013e44 <HAL_SPI_TransmitReceive+0x30a>
      {
        if (hspi->TxXferCount > 1U)
 8013dea:	68fb      	ldr	r3, [r7, #12]
 8013dec:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8013dee:	b29b      	uxth	r3, r3
 8013df0:	2b01      	cmp	r3, #1
 8013df2:	d912      	bls.n	8013e1a <HAL_SPI_TransmitReceive+0x2e0>
        {
          hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8013df4:	68fb      	ldr	r3, [r7, #12]
 8013df6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8013df8:	881a      	ldrh	r2, [r3, #0]
 8013dfa:	68fb      	ldr	r3, [r7, #12]
 8013dfc:	681b      	ldr	r3, [r3, #0]
 8013dfe:	60da      	str	r2, [r3, #12]
          hspi->pTxBuffPtr += sizeof(uint16_t);
 8013e00:	68fb      	ldr	r3, [r7, #12]
 8013e02:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8013e04:	1c9a      	adds	r2, r3, #2
 8013e06:	68fb      	ldr	r3, [r7, #12]
 8013e08:	639a      	str	r2, [r3, #56]	@ 0x38
          hspi->TxXferCount -= 2U;
 8013e0a:	68fb      	ldr	r3, [r7, #12]
 8013e0c:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8013e0e:	b29b      	uxth	r3, r3
 8013e10:	3b02      	subs	r3, #2
 8013e12:	b29a      	uxth	r2, r3
 8013e14:	68fb      	ldr	r3, [r7, #12]
 8013e16:	87da      	strh	r2, [r3, #62]	@ 0x3e
 8013e18:	e012      	b.n	8013e40 <HAL_SPI_TransmitReceive+0x306>
        }
        else
        {
          *(__IO uint8_t *)&hspi->Instance->DR = (*hspi->pTxBuffPtr);
 8013e1a:	68fb      	ldr	r3, [r7, #12]
 8013e1c:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8013e1e:	68fb      	ldr	r3, [r7, #12]
 8013e20:	681b      	ldr	r3, [r3, #0]
 8013e22:	330c      	adds	r3, #12
 8013e24:	7812      	ldrb	r2, [r2, #0]
 8013e26:	701a      	strb	r2, [r3, #0]
          hspi->pTxBuffPtr++;
 8013e28:	68fb      	ldr	r3, [r7, #12]
 8013e2a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8013e2c:	1c5a      	adds	r2, r3, #1
 8013e2e:	68fb      	ldr	r3, [r7, #12]
 8013e30:	639a      	str	r2, [r3, #56]	@ 0x38
          hspi->TxXferCount--;
 8013e32:	68fb      	ldr	r3, [r7, #12]
 8013e34:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8013e36:	b29b      	uxth	r3, r3
 8013e38:	3b01      	subs	r3, #1
 8013e3a:	b29a      	uxth	r2, r3
 8013e3c:	68fb      	ldr	r3, [r7, #12]
 8013e3e:	87da      	strh	r2, [r3, #62]	@ 0x3e
        }
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 8013e40:	2300      	movs	r3, #0
 8013e42:	627b      	str	r3, [r7, #36]	@ 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Wait until RXNE flag is reset */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8013e44:	68fb      	ldr	r3, [r7, #12]
 8013e46:	681b      	ldr	r3, [r3, #0]
 8013e48:	689b      	ldr	r3, [r3, #8]
 8013e4a:	f003 0301 	and.w	r3, r3, #1
 8013e4e:	2b01      	cmp	r3, #1
 8013e50:	d148      	bne.n	8013ee4 <HAL_SPI_TransmitReceive+0x3aa>
 8013e52:	68fb      	ldr	r3, [r7, #12]
 8013e54:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8013e58:	b29b      	uxth	r3, r3
 8013e5a:	2b00      	cmp	r3, #0
 8013e5c:	d042      	beq.n	8013ee4 <HAL_SPI_TransmitReceive+0x3aa>
      {
        if (hspi->RxXferCount > 1U)
 8013e5e:	68fb      	ldr	r3, [r7, #12]
 8013e60:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8013e64:	b29b      	uxth	r3, r3
 8013e66:	2b01      	cmp	r3, #1
 8013e68:	d923      	bls.n	8013eb2 <HAL_SPI_TransmitReceive+0x378>
        {
          *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 8013e6a:	68fb      	ldr	r3, [r7, #12]
 8013e6c:	681b      	ldr	r3, [r3, #0]
 8013e6e:	68da      	ldr	r2, [r3, #12]
 8013e70:	68fb      	ldr	r3, [r7, #12]
 8013e72:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8013e74:	b292      	uxth	r2, r2
 8013e76:	801a      	strh	r2, [r3, #0]
          hspi->pRxBuffPtr += sizeof(uint16_t);
 8013e78:	68fb      	ldr	r3, [r7, #12]
 8013e7a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8013e7c:	1c9a      	adds	r2, r3, #2
 8013e7e:	68fb      	ldr	r3, [r7, #12]
 8013e80:	641a      	str	r2, [r3, #64]	@ 0x40
          hspi->RxXferCount -= 2U;
 8013e82:	68fb      	ldr	r3, [r7, #12]
 8013e84:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8013e88:	b29b      	uxth	r3, r3
 8013e8a:	3b02      	subs	r3, #2
 8013e8c:	b29a      	uxth	r2, r3
 8013e8e:	68fb      	ldr	r3, [r7, #12]
 8013e90:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
          if (hspi->RxXferCount <= 1U)
 8013e94:	68fb      	ldr	r3, [r7, #12]
 8013e96:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8013e9a:	b29b      	uxth	r3, r3
 8013e9c:	2b01      	cmp	r3, #1
 8013e9e:	d81f      	bhi.n	8013ee0 <HAL_SPI_TransmitReceive+0x3a6>
          {
            /* Set RX Fifo threshold before to switch on 8 bit data size */
            SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 8013ea0:	68fb      	ldr	r3, [r7, #12]
 8013ea2:	681b      	ldr	r3, [r3, #0]
 8013ea4:	685a      	ldr	r2, [r3, #4]
 8013ea6:	68fb      	ldr	r3, [r7, #12]
 8013ea8:	681b      	ldr	r3, [r3, #0]
 8013eaa:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 8013eae:	605a      	str	r2, [r3, #4]
 8013eb0:	e016      	b.n	8013ee0 <HAL_SPI_TransmitReceive+0x3a6>
          }
        }
        else
        {
          (*(uint8_t *)hspi->pRxBuffPtr) = *(__IO uint8_t *)&hspi->Instance->DR;
 8013eb2:	68fb      	ldr	r3, [r7, #12]
 8013eb4:	681b      	ldr	r3, [r3, #0]
 8013eb6:	f103 020c 	add.w	r2, r3, #12
 8013eba:	68fb      	ldr	r3, [r7, #12]
 8013ebc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8013ebe:	7812      	ldrb	r2, [r2, #0]
 8013ec0:	b2d2      	uxtb	r2, r2
 8013ec2:	701a      	strb	r2, [r3, #0]
          hspi->pRxBuffPtr++;
 8013ec4:	68fb      	ldr	r3, [r7, #12]
 8013ec6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8013ec8:	1c5a      	adds	r2, r3, #1
 8013eca:	68fb      	ldr	r3, [r7, #12]
 8013ecc:	641a      	str	r2, [r3, #64]	@ 0x40
          hspi->RxXferCount--;
 8013ece:	68fb      	ldr	r3, [r7, #12]
 8013ed0:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8013ed4:	b29b      	uxth	r3, r3
 8013ed6:	3b01      	subs	r3, #1
 8013ed8:	b29a      	uxth	r2, r3
 8013eda:	68fb      	ldr	r3, [r7, #12]
 8013edc:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
        }
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 8013ee0:	2301      	movs	r3, #1
 8013ee2:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      if ((((HAL_GetTick() - tickstart) >=  Timeout) && ((Timeout != HAL_MAX_DELAY))) || (Timeout == 0U))
 8013ee4:	f7fa fe7e 	bl	800ebe4 <HAL_GetTick>
 8013ee8:	4602      	mov	r2, r0
 8013eea:	69fb      	ldr	r3, [r7, #28]
 8013eec:	1ad3      	subs	r3, r2, r3
 8013eee:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8013ef0:	429a      	cmp	r2, r3
 8013ef2:	d803      	bhi.n	8013efc <HAL_SPI_TransmitReceive+0x3c2>
 8013ef4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8013ef6:	f1b3 3fff 	cmp.w	r3, #4294967295
 8013efa:	d102      	bne.n	8013f02 <HAL_SPI_TransmitReceive+0x3c8>
 8013efc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8013efe:	2b00      	cmp	r3, #0
 8013f00:	d103      	bne.n	8013f0a <HAL_SPI_TransmitReceive+0x3d0>
      {
        errorcode = HAL_TIMEOUT;
 8013f02:	2303      	movs	r3, #3
 8013f04:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
        goto error;
 8013f08:	e01c      	b.n	8013f44 <HAL_SPI_TransmitReceive+0x40a>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8013f0a:	68fb      	ldr	r3, [r7, #12]
 8013f0c:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8013f0e:	b29b      	uxth	r3, r3
 8013f10:	2b00      	cmp	r3, #0
 8013f12:	f47f af5b 	bne.w	8013dcc <HAL_SPI_TransmitReceive+0x292>
 8013f16:	68fb      	ldr	r3, [r7, #12]
 8013f18:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8013f1c:	b29b      	uxth	r3, r3
 8013f1e:	2b00      	cmp	r3, #0
 8013f20:	f47f af54 	bne.w	8013dcc <HAL_SPI_TransmitReceive+0x292>
    errorcode = HAL_ERROR;
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8013f24:	69fa      	ldr	r2, [r7, #28]
 8013f26:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 8013f28:	68f8      	ldr	r0, [r7, #12]
 8013f2a:	f000 fa4b 	bl	80143c4 <SPI_EndRxTxTransaction>
 8013f2e:	4603      	mov	r3, r0
 8013f30:	2b00      	cmp	r3, #0
 8013f32:	d006      	beq.n	8013f42 <HAL_SPI_TransmitReceive+0x408>
  {
    errorcode = HAL_ERROR;
 8013f34:	2301      	movs	r3, #1
 8013f36:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8013f3a:	68fb      	ldr	r3, [r7, #12]
 8013f3c:	2220      	movs	r2, #32
 8013f3e:	661a      	str	r2, [r3, #96]	@ 0x60
 8013f40:	e000      	b.n	8013f44 <HAL_SPI_TransmitReceive+0x40a>
  }

error :
 8013f42:	bf00      	nop
  hspi->State = HAL_SPI_STATE_READY;
 8013f44:	68fb      	ldr	r3, [r7, #12]
 8013f46:	2201      	movs	r2, #1
 8013f48:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
  __HAL_UNLOCK(hspi);
 8013f4c:	68fb      	ldr	r3, [r7, #12]
 8013f4e:	2200      	movs	r2, #0
 8013f50:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
  return errorcode;
 8013f54:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
}
 8013f58:	4618      	mov	r0, r3
 8013f5a:	3728      	adds	r7, #40	@ 0x28
 8013f5c:	46bd      	mov	sp, r7
 8013f5e:	bd80      	pop	{r7, pc}

08013f60 <HAL_SPI_IRQHandler>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for the specified SPI module.
  * @retval None
  */
void HAL_SPI_IRQHandler(SPI_HandleTypeDef *hspi)
{
 8013f60:	b580      	push	{r7, lr}
 8013f62:	b088      	sub	sp, #32
 8013f64:	af00      	add	r7, sp, #0
 8013f66:	6078      	str	r0, [r7, #4]
  uint32_t itsource = hspi->Instance->CR2;
 8013f68:	687b      	ldr	r3, [r7, #4]
 8013f6a:	681b      	ldr	r3, [r3, #0]
 8013f6c:	685b      	ldr	r3, [r3, #4]
 8013f6e:	61fb      	str	r3, [r7, #28]
  uint32_t itflag   = hspi->Instance->SR;
 8013f70:	687b      	ldr	r3, [r7, #4]
 8013f72:	681b      	ldr	r3, [r3, #0]
 8013f74:	689b      	ldr	r3, [r3, #8]
 8013f76:	61bb      	str	r3, [r7, #24]

  /* SPI in mode Receiver ----------------------------------------------------*/
  if ((SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) == RESET) &&
 8013f78:	69bb      	ldr	r3, [r7, #24]
 8013f7a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8013f7e:	2b00      	cmp	r3, #0
 8013f80:	d10e      	bne.n	8013fa0 <HAL_SPI_IRQHandler+0x40>
      (SPI_CHECK_FLAG(itflag, SPI_FLAG_RXNE) != RESET) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_RXNE) != RESET))
 8013f82:	69bb      	ldr	r3, [r7, #24]
 8013f84:	f003 0301 	and.w	r3, r3, #1
  if ((SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) == RESET) &&
 8013f88:	2b00      	cmp	r3, #0
 8013f8a:	d009      	beq.n	8013fa0 <HAL_SPI_IRQHandler+0x40>
      (SPI_CHECK_FLAG(itflag, SPI_FLAG_RXNE) != RESET) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_RXNE) != RESET))
 8013f8c:	69fb      	ldr	r3, [r7, #28]
 8013f8e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8013f92:	2b00      	cmp	r3, #0
 8013f94:	d004      	beq.n	8013fa0 <HAL_SPI_IRQHandler+0x40>
  {
    hspi->RxISR(hspi);
 8013f96:	687b      	ldr	r3, [r7, #4]
 8013f98:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8013f9a:	6878      	ldr	r0, [r7, #4]
 8013f9c:	4798      	blx	r3
    return;
 8013f9e:	e0ce      	b.n	801413e <HAL_SPI_IRQHandler+0x1de>
  }

  /* SPI in mode Transmitter -------------------------------------------------*/
  if ((SPI_CHECK_FLAG(itflag, SPI_FLAG_TXE) != RESET) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_TXE) != RESET))
 8013fa0:	69bb      	ldr	r3, [r7, #24]
 8013fa2:	f003 0302 	and.w	r3, r3, #2
 8013fa6:	2b00      	cmp	r3, #0
 8013fa8:	d009      	beq.n	8013fbe <HAL_SPI_IRQHandler+0x5e>
 8013faa:	69fb      	ldr	r3, [r7, #28]
 8013fac:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8013fb0:	2b00      	cmp	r3, #0
 8013fb2:	d004      	beq.n	8013fbe <HAL_SPI_IRQHandler+0x5e>
  {
    hspi->TxISR(hspi);
 8013fb4:	687b      	ldr	r3, [r7, #4]
 8013fb6:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8013fb8:	6878      	ldr	r0, [r7, #4]
 8013fba:	4798      	blx	r3
    return;
 8013fbc:	e0bf      	b.n	801413e <HAL_SPI_IRQHandler+0x1de>
  }

  /* SPI in Error Treatment --------------------------------------------------*/
  if (((SPI_CHECK_FLAG(itflag, SPI_FLAG_MODF) != RESET) || (SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) != RESET)
 8013fbe:	69bb      	ldr	r3, [r7, #24]
 8013fc0:	f003 0320 	and.w	r3, r3, #32
 8013fc4:	2b00      	cmp	r3, #0
 8013fc6:	d10a      	bne.n	8013fde <HAL_SPI_IRQHandler+0x7e>
 8013fc8:	69bb      	ldr	r3, [r7, #24]
 8013fca:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8013fce:	2b00      	cmp	r3, #0
 8013fd0:	d105      	bne.n	8013fde <HAL_SPI_IRQHandler+0x7e>
       || (SPI_CHECK_FLAG(itflag, SPI_FLAG_FRE) != RESET)) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_ERR) != RESET))
 8013fd2:	69bb      	ldr	r3, [r7, #24]
 8013fd4:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8013fd8:	2b00      	cmp	r3, #0
 8013fda:	f000 80b0 	beq.w	801413e <HAL_SPI_IRQHandler+0x1de>
 8013fde:	69fb      	ldr	r3, [r7, #28]
 8013fe0:	f003 0320 	and.w	r3, r3, #32
 8013fe4:	2b00      	cmp	r3, #0
 8013fe6:	f000 80aa 	beq.w	801413e <HAL_SPI_IRQHandler+0x1de>
  {
    /* SPI Overrun error interrupt occurred ----------------------------------*/
    if (SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) != RESET)
 8013fea:	69bb      	ldr	r3, [r7, #24]
 8013fec:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8013ff0:	2b00      	cmp	r3, #0
 8013ff2:	d023      	beq.n	801403c <HAL_SPI_IRQHandler+0xdc>
    {
      if (hspi->State != HAL_SPI_STATE_BUSY_TX)
 8013ff4:	687b      	ldr	r3, [r7, #4]
 8013ff6:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 8013ffa:	b2db      	uxtb	r3, r3
 8013ffc:	2b03      	cmp	r3, #3
 8013ffe:	d011      	beq.n	8014024 <HAL_SPI_IRQHandler+0xc4>
      {
        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_OVR);
 8014000:	687b      	ldr	r3, [r7, #4]
 8014002:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8014004:	f043 0204 	orr.w	r2, r3, #4
 8014008:	687b      	ldr	r3, [r7, #4]
 801400a:	661a      	str	r2, [r3, #96]	@ 0x60
        __HAL_SPI_CLEAR_OVRFLAG(hspi);
 801400c:	2300      	movs	r3, #0
 801400e:	617b      	str	r3, [r7, #20]
 8014010:	687b      	ldr	r3, [r7, #4]
 8014012:	681b      	ldr	r3, [r3, #0]
 8014014:	68db      	ldr	r3, [r3, #12]
 8014016:	617b      	str	r3, [r7, #20]
 8014018:	687b      	ldr	r3, [r7, #4]
 801401a:	681b      	ldr	r3, [r3, #0]
 801401c:	689b      	ldr	r3, [r3, #8]
 801401e:	617b      	str	r3, [r7, #20]
 8014020:	697b      	ldr	r3, [r7, #20]
 8014022:	e00b      	b.n	801403c <HAL_SPI_IRQHandler+0xdc>
      }
      else
      {
        __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8014024:	2300      	movs	r3, #0
 8014026:	613b      	str	r3, [r7, #16]
 8014028:	687b      	ldr	r3, [r7, #4]
 801402a:	681b      	ldr	r3, [r3, #0]
 801402c:	68db      	ldr	r3, [r3, #12]
 801402e:	613b      	str	r3, [r7, #16]
 8014030:	687b      	ldr	r3, [r7, #4]
 8014032:	681b      	ldr	r3, [r3, #0]
 8014034:	689b      	ldr	r3, [r3, #8]
 8014036:	613b      	str	r3, [r7, #16]
 8014038:	693b      	ldr	r3, [r7, #16]
        return;
 801403a:	e080      	b.n	801413e <HAL_SPI_IRQHandler+0x1de>
      }
    }

    /* SPI Mode Fault error interrupt occurred -------------------------------*/
    if (SPI_CHECK_FLAG(itflag, SPI_FLAG_MODF) != RESET)
 801403c:	69bb      	ldr	r3, [r7, #24]
 801403e:	f003 0320 	and.w	r3, r3, #32
 8014042:	2b00      	cmp	r3, #0
 8014044:	d014      	beq.n	8014070 <HAL_SPI_IRQHandler+0x110>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_MODF);
 8014046:	687b      	ldr	r3, [r7, #4]
 8014048:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 801404a:	f043 0201 	orr.w	r2, r3, #1
 801404e:	687b      	ldr	r3, [r7, #4]
 8014050:	661a      	str	r2, [r3, #96]	@ 0x60
      __HAL_SPI_CLEAR_MODFFLAG(hspi);
 8014052:	2300      	movs	r3, #0
 8014054:	60fb      	str	r3, [r7, #12]
 8014056:	687b      	ldr	r3, [r7, #4]
 8014058:	681b      	ldr	r3, [r3, #0]
 801405a:	689b      	ldr	r3, [r3, #8]
 801405c:	60fb      	str	r3, [r7, #12]
 801405e:	687b      	ldr	r3, [r7, #4]
 8014060:	681b      	ldr	r3, [r3, #0]
 8014062:	681a      	ldr	r2, [r3, #0]
 8014064:	687b      	ldr	r3, [r7, #4]
 8014066:	681b      	ldr	r3, [r3, #0]
 8014068:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 801406c:	601a      	str	r2, [r3, #0]
 801406e:	68fb      	ldr	r3, [r7, #12]
    }

    /* SPI Frame error interrupt occurred ------------------------------------*/
    if (SPI_CHECK_FLAG(itflag, SPI_FLAG_FRE) != RESET)
 8014070:	69bb      	ldr	r3, [r7, #24]
 8014072:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8014076:	2b00      	cmp	r3, #0
 8014078:	d00c      	beq.n	8014094 <HAL_SPI_IRQHandler+0x134>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FRE);
 801407a:	687b      	ldr	r3, [r7, #4]
 801407c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 801407e:	f043 0208 	orr.w	r2, r3, #8
 8014082:	687b      	ldr	r3, [r7, #4]
 8014084:	661a      	str	r2, [r3, #96]	@ 0x60
      __HAL_SPI_CLEAR_FREFLAG(hspi);
 8014086:	2300      	movs	r3, #0
 8014088:	60bb      	str	r3, [r7, #8]
 801408a:	687b      	ldr	r3, [r7, #4]
 801408c:	681b      	ldr	r3, [r3, #0]
 801408e:	689b      	ldr	r3, [r3, #8]
 8014090:	60bb      	str	r3, [r7, #8]
 8014092:	68bb      	ldr	r3, [r7, #8]
    }

    if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8014094:	687b      	ldr	r3, [r7, #4]
 8014096:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8014098:	2b00      	cmp	r3, #0
 801409a:	d04f      	beq.n	801413c <HAL_SPI_IRQHandler+0x1dc>
    {
      /* Disable all interrupts */
      __HAL_SPI_DISABLE_IT(hspi, SPI_IT_RXNE | SPI_IT_TXE | SPI_IT_ERR);
 801409c:	687b      	ldr	r3, [r7, #4]
 801409e:	681b      	ldr	r3, [r3, #0]
 80140a0:	685a      	ldr	r2, [r3, #4]
 80140a2:	687b      	ldr	r3, [r7, #4]
 80140a4:	681b      	ldr	r3, [r3, #0]
 80140a6:	f022 02e0 	bic.w	r2, r2, #224	@ 0xe0
 80140aa:	605a      	str	r2, [r3, #4]

      hspi->State = HAL_SPI_STATE_READY;
 80140ac:	687b      	ldr	r3, [r7, #4]
 80140ae:	2201      	movs	r2, #1
 80140b0:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
      /* Disable the SPI DMA requests if enabled */
      if ((HAL_IS_BIT_SET(itsource, SPI_CR2_TXDMAEN)) || (HAL_IS_BIT_SET(itsource, SPI_CR2_RXDMAEN)))
 80140b4:	69fb      	ldr	r3, [r7, #28]
 80140b6:	f003 0302 	and.w	r3, r3, #2
 80140ba:	2b00      	cmp	r3, #0
 80140bc:	d104      	bne.n	80140c8 <HAL_SPI_IRQHandler+0x168>
 80140be:	69fb      	ldr	r3, [r7, #28]
 80140c0:	f003 0301 	and.w	r3, r3, #1
 80140c4:	2b00      	cmp	r3, #0
 80140c6:	d034      	beq.n	8014132 <HAL_SPI_IRQHandler+0x1d2>
      {
        CLEAR_BIT(hspi->Instance->CR2, (SPI_CR2_TXDMAEN | SPI_CR2_RXDMAEN));
 80140c8:	687b      	ldr	r3, [r7, #4]
 80140ca:	681b      	ldr	r3, [r3, #0]
 80140cc:	685a      	ldr	r2, [r3, #4]
 80140ce:	687b      	ldr	r3, [r7, #4]
 80140d0:	681b      	ldr	r3, [r3, #0]
 80140d2:	f022 0203 	bic.w	r2, r2, #3
 80140d6:	605a      	str	r2, [r3, #4]

        /* Abort the SPI DMA Rx channel */
        if (hspi->hdmarx != NULL)
 80140d8:	687b      	ldr	r3, [r7, #4]
 80140da:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80140dc:	2b00      	cmp	r3, #0
 80140de:	d011      	beq.n	8014104 <HAL_SPI_IRQHandler+0x1a4>
        {
          /* Set the SPI DMA Abort callback :
          will lead to call HAL_SPI_ErrorCallback() at end of DMA abort procedure */
          hspi->hdmarx->XferAbortCallback = SPI_DMAAbortOnError;
 80140e0:	687b      	ldr	r3, [r7, #4]
 80140e2:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80140e4:	4a17      	ldr	r2, [pc, #92]	@ (8014144 <HAL_SPI_IRQHandler+0x1e4>)
 80140e6:	639a      	str	r2, [r3, #56]	@ 0x38
          if (HAL_OK != HAL_DMA_Abort_IT(hspi->hdmarx))
 80140e8:	687b      	ldr	r3, [r7, #4]
 80140ea:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80140ec:	4618      	mov	r0, r3
 80140ee:	f7fc fe88 	bl	8010e02 <HAL_DMA_Abort_IT>
 80140f2:	4603      	mov	r3, r0
 80140f4:	2b00      	cmp	r3, #0
 80140f6:	d005      	beq.n	8014104 <HAL_SPI_IRQHandler+0x1a4>
          {
            SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_ABORT);
 80140f8:	687b      	ldr	r3, [r7, #4]
 80140fa:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80140fc:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 8014100:	687b      	ldr	r3, [r7, #4]
 8014102:	661a      	str	r2, [r3, #96]	@ 0x60
          }
        }
        /* Abort the SPI DMA Tx channel */
        if (hspi->hdmatx != NULL)
 8014104:	687b      	ldr	r3, [r7, #4]
 8014106:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8014108:	2b00      	cmp	r3, #0
 801410a:	d016      	beq.n	801413a <HAL_SPI_IRQHandler+0x1da>
        {
          /* Set the SPI DMA Abort callback :
          will lead to call HAL_SPI_ErrorCallback() at end of DMA abort procedure */
          hspi->hdmatx->XferAbortCallback = SPI_DMAAbortOnError;
 801410c:	687b      	ldr	r3, [r7, #4]
 801410e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8014110:	4a0c      	ldr	r2, [pc, #48]	@ (8014144 <HAL_SPI_IRQHandler+0x1e4>)
 8014112:	639a      	str	r2, [r3, #56]	@ 0x38
          if (HAL_OK != HAL_DMA_Abort_IT(hspi->hdmatx))
 8014114:	687b      	ldr	r3, [r7, #4]
 8014116:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8014118:	4618      	mov	r0, r3
 801411a:	f7fc fe72 	bl	8010e02 <HAL_DMA_Abort_IT>
 801411e:	4603      	mov	r3, r0
 8014120:	2b00      	cmp	r3, #0
 8014122:	d00a      	beq.n	801413a <HAL_SPI_IRQHandler+0x1da>
          {
            SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_ABORT);
 8014124:	687b      	ldr	r3, [r7, #4]
 8014126:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8014128:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 801412c:	687b      	ldr	r3, [r7, #4]
 801412e:	661a      	str	r2, [r3, #96]	@ 0x60
        if (hspi->hdmatx != NULL)
 8014130:	e003      	b.n	801413a <HAL_SPI_IRQHandler+0x1da>
      {
        /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
        hspi->ErrorCallback(hspi);
#else
        HAL_SPI_ErrorCallback(hspi);
 8014132:	6878      	ldr	r0, [r7, #4]
 8014134:	f000 f808 	bl	8014148 <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
      }
    }
    return;
 8014138:	e000      	b.n	801413c <HAL_SPI_IRQHandler+0x1dc>
        if (hspi->hdmatx != NULL)
 801413a:	bf00      	nop
    return;
 801413c:	bf00      	nop
  }
}
 801413e:	3720      	adds	r7, #32
 8014140:	46bd      	mov	sp, r7
 8014142:	bd80      	pop	{r7, pc}
 8014144:	0801415d 	.word	0x0801415d

08014148 <HAL_SPI_ErrorCallback>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_ErrorCallback(SPI_HandleTypeDef *hspi)
{
 8014148:	b480      	push	{r7}
 801414a:	b083      	sub	sp, #12
 801414c:	af00      	add	r7, sp, #0
 801414e:	6078      	str	r0, [r7, #4]
            the HAL_SPI_ErrorCallback should be implemented in the user file
   */
  /* NOTE : The ErrorCode parameter in the hspi handle is updated by the SPI processes
            and user can use HAL_SPI_GetError() API to check the latest error occurred
   */
}
 8014150:	bf00      	nop
 8014152:	370c      	adds	r7, #12
 8014154:	46bd      	mov	sp, r7
 8014156:	f85d 7b04 	ldr.w	r7, [sp], #4
 801415a:	4770      	bx	lr

0801415c <SPI_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void SPI_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 801415c:	b580      	push	{r7, lr}
 801415e:	b084      	sub	sp, #16
 8014160:	af00      	add	r7, sp, #0
 8014162:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent); /* Derogation MISRAC2012-Rule-11.5 */
 8014164:	687b      	ldr	r3, [r7, #4]
 8014166:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8014168:	60fb      	str	r3, [r7, #12]
  hspi->RxXferCount = 0U;
 801416a:	68fb      	ldr	r3, [r7, #12]
 801416c:	2200      	movs	r2, #0
 801416e:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
  hspi->TxXferCount = 0U;
 8014172:	68fb      	ldr	r3, [r7, #12]
 8014174:	2200      	movs	r2, #0
 8014176:	87da      	strh	r2, [r3, #62]	@ 0x3e

  /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
  hspi->ErrorCallback(hspi);
#else
  HAL_SPI_ErrorCallback(hspi);
 8014178:	68f8      	ldr	r0, [r7, #12]
 801417a:	f7ff ffe5 	bl	8014148 <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 801417e:	bf00      	nop
 8014180:	3710      	adds	r7, #16
 8014182:	46bd      	mov	sp, r7
 8014184:	bd80      	pop	{r7, pc}
	...

08014188 <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8014188:	b580      	push	{r7, lr}
 801418a:	b088      	sub	sp, #32
 801418c:	af00      	add	r7, sp, #0
 801418e:	60f8      	str	r0, [r7, #12]
 8014190:	60b9      	str	r1, [r7, #8]
 8014192:	603b      	str	r3, [r7, #0]
 8014194:	4613      	mov	r3, r2
 8014196:	71fb      	strb	r3, [r7, #7]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 8014198:	f7fa fd24 	bl	800ebe4 <HAL_GetTick>
 801419c:	4602      	mov	r2, r0
 801419e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80141a0:	1a9b      	subs	r3, r3, r2
 80141a2:	683a      	ldr	r2, [r7, #0]
 80141a4:	4413      	add	r3, r2
 80141a6:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 80141a8:	f7fa fd1c 	bl	800ebe4 <HAL_GetTick>
 80141ac:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 80141ae:	4b39      	ldr	r3, [pc, #228]	@ (8014294 <SPI_WaitFlagStateUntilTimeout+0x10c>)
 80141b0:	681b      	ldr	r3, [r3, #0]
 80141b2:	015b      	lsls	r3, r3, #5
 80141b4:	0d1b      	lsrs	r3, r3, #20
 80141b6:	69fa      	ldr	r2, [r7, #28]
 80141b8:	fb02 f303 	mul.w	r3, r2, r3
 80141bc:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 80141be:	e054      	b.n	801426a <SPI_WaitFlagStateUntilTimeout+0xe2>
  {
    if (Timeout != HAL_MAX_DELAY)
 80141c0:	683b      	ldr	r3, [r7, #0]
 80141c2:	f1b3 3fff 	cmp.w	r3, #4294967295
 80141c6:	d050      	beq.n	801426a <SPI_WaitFlagStateUntilTimeout+0xe2>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 80141c8:	f7fa fd0c 	bl	800ebe4 <HAL_GetTick>
 80141cc:	4602      	mov	r2, r0
 80141ce:	69bb      	ldr	r3, [r7, #24]
 80141d0:	1ad3      	subs	r3, r2, r3
 80141d2:	69fa      	ldr	r2, [r7, #28]
 80141d4:	429a      	cmp	r2, r3
 80141d6:	d902      	bls.n	80141de <SPI_WaitFlagStateUntilTimeout+0x56>
 80141d8:	69fb      	ldr	r3, [r7, #28]
 80141da:	2b00      	cmp	r3, #0
 80141dc:	d13d      	bne.n	801425a <SPI_WaitFlagStateUntilTimeout+0xd2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 80141de:	68fb      	ldr	r3, [r7, #12]
 80141e0:	681b      	ldr	r3, [r3, #0]
 80141e2:	685a      	ldr	r2, [r3, #4]
 80141e4:	68fb      	ldr	r3, [r7, #12]
 80141e6:	681b      	ldr	r3, [r3, #0]
 80141e8:	f022 02e0 	bic.w	r2, r2, #224	@ 0xe0
 80141ec:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80141ee:	68fb      	ldr	r3, [r7, #12]
 80141f0:	685b      	ldr	r3, [r3, #4]
 80141f2:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 80141f6:	d111      	bne.n	801421c <SPI_WaitFlagStateUntilTimeout+0x94>
 80141f8:	68fb      	ldr	r3, [r7, #12]
 80141fa:	689b      	ldr	r3, [r3, #8]
 80141fc:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8014200:	d004      	beq.n	801420c <SPI_WaitFlagStateUntilTimeout+0x84>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8014202:	68fb      	ldr	r3, [r7, #12]
 8014204:	689b      	ldr	r3, [r3, #8]
 8014206:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 801420a:	d107      	bne.n	801421c <SPI_WaitFlagStateUntilTimeout+0x94>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 801420c:	68fb      	ldr	r3, [r7, #12]
 801420e:	681b      	ldr	r3, [r3, #0]
 8014210:	681a      	ldr	r2, [r3, #0]
 8014212:	68fb      	ldr	r3, [r7, #12]
 8014214:	681b      	ldr	r3, [r3, #0]
 8014216:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 801421a:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 801421c:	68fb      	ldr	r3, [r7, #12]
 801421e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8014220:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8014224:	d10f      	bne.n	8014246 <SPI_WaitFlagStateUntilTimeout+0xbe>
        {
          SPI_RESET_CRC(hspi);
 8014226:	68fb      	ldr	r3, [r7, #12]
 8014228:	681b      	ldr	r3, [r3, #0]
 801422a:	681a      	ldr	r2, [r3, #0]
 801422c:	68fb      	ldr	r3, [r7, #12]
 801422e:	681b      	ldr	r3, [r3, #0]
 8014230:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8014234:	601a      	str	r2, [r3, #0]
 8014236:	68fb      	ldr	r3, [r7, #12]
 8014238:	681b      	ldr	r3, [r3, #0]
 801423a:	681a      	ldr	r2, [r3, #0]
 801423c:	68fb      	ldr	r3, [r7, #12]
 801423e:	681b      	ldr	r3, [r3, #0]
 8014240:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8014244:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 8014246:	68fb      	ldr	r3, [r7, #12]
 8014248:	2201      	movs	r2, #1
 801424a:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 801424e:	68fb      	ldr	r3, [r7, #12]
 8014250:	2200      	movs	r2, #0
 8014252:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

        return HAL_TIMEOUT;
 8014256:	2303      	movs	r3, #3
 8014258:	e017      	b.n	801428a <SPI_WaitFlagStateUntilTimeout+0x102>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 801425a:	697b      	ldr	r3, [r7, #20]
 801425c:	2b00      	cmp	r3, #0
 801425e:	d101      	bne.n	8014264 <SPI_WaitFlagStateUntilTimeout+0xdc>
      {
        tmp_timeout = 0U;
 8014260:	2300      	movs	r3, #0
 8014262:	61fb      	str	r3, [r7, #28]
      }
      count--;
 8014264:	697b      	ldr	r3, [r7, #20]
 8014266:	3b01      	subs	r3, #1
 8014268:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 801426a:	68fb      	ldr	r3, [r7, #12]
 801426c:	681b      	ldr	r3, [r3, #0]
 801426e:	689a      	ldr	r2, [r3, #8]
 8014270:	68bb      	ldr	r3, [r7, #8]
 8014272:	4013      	ands	r3, r2
 8014274:	68ba      	ldr	r2, [r7, #8]
 8014276:	429a      	cmp	r2, r3
 8014278:	bf0c      	ite	eq
 801427a:	2301      	moveq	r3, #1
 801427c:	2300      	movne	r3, #0
 801427e:	b2db      	uxtb	r3, r3
 8014280:	461a      	mov	r2, r3
 8014282:	79fb      	ldrb	r3, [r7, #7]
 8014284:	429a      	cmp	r2, r3
 8014286:	d19b      	bne.n	80141c0 <SPI_WaitFlagStateUntilTimeout+0x38>
    }
  }

  return HAL_OK;
 8014288:	2300      	movs	r3, #0
}
 801428a:	4618      	mov	r0, r3
 801428c:	3720      	adds	r7, #32
 801428e:	46bd      	mov	sp, r7
 8014290:	bd80      	pop	{r7, pc}
 8014292:	bf00      	nop
 8014294:	20000020 	.word	0x20000020

08014298 <SPI_WaitFifoStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFifoStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Fifo, uint32_t State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8014298:	b580      	push	{r7, lr}
 801429a:	b08a      	sub	sp, #40	@ 0x28
 801429c:	af00      	add	r7, sp, #0
 801429e:	60f8      	str	r0, [r7, #12]
 80142a0:	60b9      	str	r1, [r7, #8]
 80142a2:	607a      	str	r2, [r7, #4]
 80142a4:	603b      	str	r3, [r7, #0]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;
  __IO uint8_t  *ptmpreg8;
  __IO uint8_t  tmpreg8 = 0;
 80142a6:	2300      	movs	r3, #0
 80142a8:	75fb      	strb	r3, [r7, #23]

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout = Timeout - (HAL_GetTick() - Tickstart);
 80142aa:	f7fa fc9b 	bl	800ebe4 <HAL_GetTick>
 80142ae:	4602      	mov	r2, r0
 80142b0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80142b2:	1a9b      	subs	r3, r3, r2
 80142b4:	683a      	ldr	r2, [r7, #0]
 80142b6:	4413      	add	r3, r2
 80142b8:	627b      	str	r3, [r7, #36]	@ 0x24
  tmp_tickstart = HAL_GetTick();
 80142ba:	f7fa fc93 	bl	800ebe4 <HAL_GetTick>
 80142be:	6238      	str	r0, [r7, #32]

  /* Initialize the 8bit temporary pointer */
  ptmpreg8 = (__IO uint8_t *)&hspi->Instance->DR;
 80142c0:	68fb      	ldr	r3, [r7, #12]
 80142c2:	681b      	ldr	r3, [r3, #0]
 80142c4:	330c      	adds	r3, #12
 80142c6:	61fb      	str	r3, [r7, #28]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 35U) >> 20U);
 80142c8:	4b3d      	ldr	r3, [pc, #244]	@ (80143c0 <SPI_WaitFifoStateUntilTimeout+0x128>)
 80142ca:	681a      	ldr	r2, [r3, #0]
 80142cc:	4613      	mov	r3, r2
 80142ce:	009b      	lsls	r3, r3, #2
 80142d0:	4413      	add	r3, r2
 80142d2:	00da      	lsls	r2, r3, #3
 80142d4:	1ad3      	subs	r3, r2, r3
 80142d6:	0d1b      	lsrs	r3, r3, #20
 80142d8:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80142da:	fb02 f303 	mul.w	r3, r2, r3
 80142de:	61bb      	str	r3, [r7, #24]

  while ((hspi->Instance->SR & Fifo) != State)
 80142e0:	e060      	b.n	80143a4 <SPI_WaitFifoStateUntilTimeout+0x10c>
  {
    if ((Fifo == SPI_SR_FRLVL) && (State == SPI_FRLVL_EMPTY))
 80142e2:	68bb      	ldr	r3, [r7, #8]
 80142e4:	f5b3 6fc0 	cmp.w	r3, #1536	@ 0x600
 80142e8:	d107      	bne.n	80142fa <SPI_WaitFifoStateUntilTimeout+0x62>
 80142ea:	687b      	ldr	r3, [r7, #4]
 80142ec:	2b00      	cmp	r3, #0
 80142ee:	d104      	bne.n	80142fa <SPI_WaitFifoStateUntilTimeout+0x62>
    {
      /* Flush Data Register by a blank read */
      tmpreg8 = *ptmpreg8;
 80142f0:	69fb      	ldr	r3, [r7, #28]
 80142f2:	781b      	ldrb	r3, [r3, #0]
 80142f4:	b2db      	uxtb	r3, r3
 80142f6:	75fb      	strb	r3, [r7, #23]
      /* To avoid GCC warning */
      UNUSED(tmpreg8);
 80142f8:	7dfb      	ldrb	r3, [r7, #23]
    }

    if (Timeout != HAL_MAX_DELAY)
 80142fa:	683b      	ldr	r3, [r7, #0]
 80142fc:	f1b3 3fff 	cmp.w	r3, #4294967295
 8014300:	d050      	beq.n	80143a4 <SPI_WaitFifoStateUntilTimeout+0x10c>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 8014302:	f7fa fc6f 	bl	800ebe4 <HAL_GetTick>
 8014306:	4602      	mov	r2, r0
 8014308:	6a3b      	ldr	r3, [r7, #32]
 801430a:	1ad3      	subs	r3, r2, r3
 801430c:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 801430e:	429a      	cmp	r2, r3
 8014310:	d902      	bls.n	8014318 <SPI_WaitFifoStateUntilTimeout+0x80>
 8014312:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8014314:	2b00      	cmp	r3, #0
 8014316:	d13d      	bne.n	8014394 <SPI_WaitFifoStateUntilTimeout+0xfc>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8014318:	68fb      	ldr	r3, [r7, #12]
 801431a:	681b      	ldr	r3, [r3, #0]
 801431c:	685a      	ldr	r2, [r3, #4]
 801431e:	68fb      	ldr	r3, [r7, #12]
 8014320:	681b      	ldr	r3, [r3, #0]
 8014322:	f022 02e0 	bic.w	r2, r2, #224	@ 0xe0
 8014326:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8014328:	68fb      	ldr	r3, [r7, #12]
 801432a:	685b      	ldr	r3, [r3, #4]
 801432c:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8014330:	d111      	bne.n	8014356 <SPI_WaitFifoStateUntilTimeout+0xbe>
 8014332:	68fb      	ldr	r3, [r7, #12]
 8014334:	689b      	ldr	r3, [r3, #8]
 8014336:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 801433a:	d004      	beq.n	8014346 <SPI_WaitFifoStateUntilTimeout+0xae>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 801433c:	68fb      	ldr	r3, [r7, #12]
 801433e:	689b      	ldr	r3, [r3, #8]
 8014340:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8014344:	d107      	bne.n	8014356 <SPI_WaitFifoStateUntilTimeout+0xbe>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8014346:	68fb      	ldr	r3, [r7, #12]
 8014348:	681b      	ldr	r3, [r3, #0]
 801434a:	681a      	ldr	r2, [r3, #0]
 801434c:	68fb      	ldr	r3, [r7, #12]
 801434e:	681b      	ldr	r3, [r3, #0]
 8014350:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8014354:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8014356:	68fb      	ldr	r3, [r7, #12]
 8014358:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 801435a:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 801435e:	d10f      	bne.n	8014380 <SPI_WaitFifoStateUntilTimeout+0xe8>
        {
          SPI_RESET_CRC(hspi);
 8014360:	68fb      	ldr	r3, [r7, #12]
 8014362:	681b      	ldr	r3, [r3, #0]
 8014364:	681a      	ldr	r2, [r3, #0]
 8014366:	68fb      	ldr	r3, [r7, #12]
 8014368:	681b      	ldr	r3, [r3, #0]
 801436a:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 801436e:	601a      	str	r2, [r3, #0]
 8014370:	68fb      	ldr	r3, [r7, #12]
 8014372:	681b      	ldr	r3, [r3, #0]
 8014374:	681a      	ldr	r2, [r3, #0]
 8014376:	68fb      	ldr	r3, [r7, #12]
 8014378:	681b      	ldr	r3, [r3, #0]
 801437a:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 801437e:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 8014380:	68fb      	ldr	r3, [r7, #12]
 8014382:	2201      	movs	r2, #1
 8014384:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 8014388:	68fb      	ldr	r3, [r7, #12]
 801438a:	2200      	movs	r2, #0
 801438c:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

        return HAL_TIMEOUT;
 8014390:	2303      	movs	r3, #3
 8014392:	e010      	b.n	80143b6 <SPI_WaitFifoStateUntilTimeout+0x11e>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 8014394:	69bb      	ldr	r3, [r7, #24]
 8014396:	2b00      	cmp	r3, #0
 8014398:	d101      	bne.n	801439e <SPI_WaitFifoStateUntilTimeout+0x106>
      {
        tmp_timeout = 0U;
 801439a:	2300      	movs	r3, #0
 801439c:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      count--;
 801439e:	69bb      	ldr	r3, [r7, #24]
 80143a0:	3b01      	subs	r3, #1
 80143a2:	61bb      	str	r3, [r7, #24]
  while ((hspi->Instance->SR & Fifo) != State)
 80143a4:	68fb      	ldr	r3, [r7, #12]
 80143a6:	681b      	ldr	r3, [r3, #0]
 80143a8:	689a      	ldr	r2, [r3, #8]
 80143aa:	68bb      	ldr	r3, [r7, #8]
 80143ac:	4013      	ands	r3, r2
 80143ae:	687a      	ldr	r2, [r7, #4]
 80143b0:	429a      	cmp	r2, r3
 80143b2:	d196      	bne.n	80142e2 <SPI_WaitFifoStateUntilTimeout+0x4a>
    }
  }

  return HAL_OK;
 80143b4:	2300      	movs	r3, #0
}
 80143b6:	4618      	mov	r0, r3
 80143b8:	3728      	adds	r7, #40	@ 0x28
 80143ba:	46bd      	mov	sp, r7
 80143bc:	bd80      	pop	{r7, pc}
 80143be:	bf00      	nop
 80143c0:	20000020 	.word	0x20000020

080143c4 <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 80143c4:	b580      	push	{r7, lr}
 80143c6:	b086      	sub	sp, #24
 80143c8:	af02      	add	r7, sp, #8
 80143ca:	60f8      	str	r0, [r7, #12]
 80143cc:	60b9      	str	r1, [r7, #8]
 80143ce:	607a      	str	r2, [r7, #4]
  /* Control if the TX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FTLVL, SPI_FTLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 80143d0:	687b      	ldr	r3, [r7, #4]
 80143d2:	9300      	str	r3, [sp, #0]
 80143d4:	68bb      	ldr	r3, [r7, #8]
 80143d6:	2200      	movs	r2, #0
 80143d8:	f44f 51c0 	mov.w	r1, #6144	@ 0x1800
 80143dc:	68f8      	ldr	r0, [r7, #12]
 80143de:	f7ff ff5b 	bl	8014298 <SPI_WaitFifoStateUntilTimeout>
 80143e2:	4603      	mov	r3, r0
 80143e4:	2b00      	cmp	r3, #0
 80143e6:	d007      	beq.n	80143f8 <SPI_EndRxTxTransaction+0x34>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80143e8:	68fb      	ldr	r3, [r7, #12]
 80143ea:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80143ec:	f043 0220 	orr.w	r2, r3, #32
 80143f0:	68fb      	ldr	r3, [r7, #12]
 80143f2:	661a      	str	r2, [r3, #96]	@ 0x60
    return HAL_TIMEOUT;
 80143f4:	2303      	movs	r3, #3
 80143f6:	e027      	b.n	8014448 <SPI_EndRxTxTransaction+0x84>
  }

  /* Control the BSY flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 80143f8:	687b      	ldr	r3, [r7, #4]
 80143fa:	9300      	str	r3, [sp, #0]
 80143fc:	68bb      	ldr	r3, [r7, #8]
 80143fe:	2200      	movs	r2, #0
 8014400:	2180      	movs	r1, #128	@ 0x80
 8014402:	68f8      	ldr	r0, [r7, #12]
 8014404:	f7ff fec0 	bl	8014188 <SPI_WaitFlagStateUntilTimeout>
 8014408:	4603      	mov	r3, r0
 801440a:	2b00      	cmp	r3, #0
 801440c:	d007      	beq.n	801441e <SPI_EndRxTxTransaction+0x5a>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 801440e:	68fb      	ldr	r3, [r7, #12]
 8014410:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8014412:	f043 0220 	orr.w	r2, r3, #32
 8014416:	68fb      	ldr	r3, [r7, #12]
 8014418:	661a      	str	r2, [r3, #96]	@ 0x60
    return HAL_TIMEOUT;
 801441a:	2303      	movs	r3, #3
 801441c:	e014      	b.n	8014448 <SPI_EndRxTxTransaction+0x84>
  }

  /* Control if the RX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FRLVL, SPI_FRLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 801441e:	687b      	ldr	r3, [r7, #4]
 8014420:	9300      	str	r3, [sp, #0]
 8014422:	68bb      	ldr	r3, [r7, #8]
 8014424:	2200      	movs	r2, #0
 8014426:	f44f 61c0 	mov.w	r1, #1536	@ 0x600
 801442a:	68f8      	ldr	r0, [r7, #12]
 801442c:	f7ff ff34 	bl	8014298 <SPI_WaitFifoStateUntilTimeout>
 8014430:	4603      	mov	r3, r0
 8014432:	2b00      	cmp	r3, #0
 8014434:	d007      	beq.n	8014446 <SPI_EndRxTxTransaction+0x82>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8014436:	68fb      	ldr	r3, [r7, #12]
 8014438:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 801443a:	f043 0220 	orr.w	r2, r3, #32
 801443e:	68fb      	ldr	r3, [r7, #12]
 8014440:	661a      	str	r2, [r3, #96]	@ 0x60
    return HAL_TIMEOUT;
 8014442:	2303      	movs	r3, #3
 8014444:	e000      	b.n	8014448 <SPI_EndRxTxTransaction+0x84>
  }

  return HAL_OK;
 8014446:	2300      	movs	r3, #0
}
 8014448:	4618      	mov	r0, r3
 801444a:	3710      	adds	r7, #16
 801444c:	46bd      	mov	sp, r7
 801444e:	bd80      	pop	{r7, pc}

08014450 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8014450:	b580      	push	{r7, lr}
 8014452:	b082      	sub	sp, #8
 8014454:	af00      	add	r7, sp, #0
 8014456:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8014458:	687b      	ldr	r3, [r7, #4]
 801445a:	2b00      	cmp	r3, #0
 801445c:	d101      	bne.n	8014462 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 801445e:	2301      	movs	r3, #1
 8014460:	e049      	b.n	80144f6 <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8014462:	687b      	ldr	r3, [r7, #4]
 8014464:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8014468:	b2db      	uxtb	r3, r3
 801446a:	2b00      	cmp	r3, #0
 801446c:	d106      	bne.n	801447c <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 801446e:	687b      	ldr	r3, [r7, #4]
 8014470:	2200      	movs	r2, #0
 8014472:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8014476:	6878      	ldr	r0, [r7, #4]
 8014478:	f7fa f9ee 	bl	800e858 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 801447c:	687b      	ldr	r3, [r7, #4]
 801447e:	2202      	movs	r2, #2
 8014480:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8014484:	687b      	ldr	r3, [r7, #4]
 8014486:	681a      	ldr	r2, [r3, #0]
 8014488:	687b      	ldr	r3, [r7, #4]
 801448a:	3304      	adds	r3, #4
 801448c:	4619      	mov	r1, r3
 801448e:	4610      	mov	r0, r2
 8014490:	f000 fa4e 	bl	8014930 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8014494:	687b      	ldr	r3, [r7, #4]
 8014496:	2201      	movs	r2, #1
 8014498:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 801449c:	687b      	ldr	r3, [r7, #4]
 801449e:	2201      	movs	r2, #1
 80144a0:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 80144a4:	687b      	ldr	r3, [r7, #4]
 80144a6:	2201      	movs	r2, #1
 80144a8:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 80144ac:	687b      	ldr	r3, [r7, #4]
 80144ae:	2201      	movs	r2, #1
 80144b0:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 80144b4:	687b      	ldr	r3, [r7, #4]
 80144b6:	2201      	movs	r2, #1
 80144b8:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 80144bc:	687b      	ldr	r3, [r7, #4]
 80144be:	2201      	movs	r2, #1
 80144c0:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 80144c4:	687b      	ldr	r3, [r7, #4]
 80144c6:	2201      	movs	r2, #1
 80144c8:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80144cc:	687b      	ldr	r3, [r7, #4]
 80144ce:	2201      	movs	r2, #1
 80144d0:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 80144d4:	687b      	ldr	r3, [r7, #4]
 80144d6:	2201      	movs	r2, #1
 80144d8:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 80144dc:	687b      	ldr	r3, [r7, #4]
 80144de:	2201      	movs	r2, #1
 80144e0:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 80144e4:	687b      	ldr	r3, [r7, #4]
 80144e6:	2201      	movs	r2, #1
 80144e8:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80144ec:	687b      	ldr	r3, [r7, #4]
 80144ee:	2201      	movs	r2, #1
 80144f0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 80144f4:	2300      	movs	r3, #0
}
 80144f6:	4618      	mov	r0, r3
 80144f8:	3708      	adds	r7, #8
 80144fa:	46bd      	mov	sp, r7
 80144fc:	bd80      	pop	{r7, pc}
	...

08014500 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8014500:	b480      	push	{r7}
 8014502:	b085      	sub	sp, #20
 8014504:	af00      	add	r7, sp, #0
 8014506:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8014508:	687b      	ldr	r3, [r7, #4]
 801450a:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 801450e:	b2db      	uxtb	r3, r3
 8014510:	2b01      	cmp	r3, #1
 8014512:	d001      	beq.n	8014518 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8014514:	2301      	movs	r3, #1
 8014516:	e04f      	b.n	80145b8 <HAL_TIM_Base_Start_IT+0xb8>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8014518:	687b      	ldr	r3, [r7, #4]
 801451a:	2202      	movs	r2, #2
 801451c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8014520:	687b      	ldr	r3, [r7, #4]
 8014522:	681b      	ldr	r3, [r3, #0]
 8014524:	68da      	ldr	r2, [r3, #12]
 8014526:	687b      	ldr	r3, [r7, #4]
 8014528:	681b      	ldr	r3, [r3, #0]
 801452a:	f042 0201 	orr.w	r2, r2, #1
 801452e:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8014530:	687b      	ldr	r3, [r7, #4]
 8014532:	681b      	ldr	r3, [r3, #0]
 8014534:	4a23      	ldr	r2, [pc, #140]	@ (80145c4 <HAL_TIM_Base_Start_IT+0xc4>)
 8014536:	4293      	cmp	r3, r2
 8014538:	d01d      	beq.n	8014576 <HAL_TIM_Base_Start_IT+0x76>
 801453a:	687b      	ldr	r3, [r7, #4]
 801453c:	681b      	ldr	r3, [r3, #0]
 801453e:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8014542:	d018      	beq.n	8014576 <HAL_TIM_Base_Start_IT+0x76>
 8014544:	687b      	ldr	r3, [r7, #4]
 8014546:	681b      	ldr	r3, [r3, #0]
 8014548:	4a1f      	ldr	r2, [pc, #124]	@ (80145c8 <HAL_TIM_Base_Start_IT+0xc8>)
 801454a:	4293      	cmp	r3, r2
 801454c:	d013      	beq.n	8014576 <HAL_TIM_Base_Start_IT+0x76>
 801454e:	687b      	ldr	r3, [r7, #4]
 8014550:	681b      	ldr	r3, [r3, #0]
 8014552:	4a1e      	ldr	r2, [pc, #120]	@ (80145cc <HAL_TIM_Base_Start_IT+0xcc>)
 8014554:	4293      	cmp	r3, r2
 8014556:	d00e      	beq.n	8014576 <HAL_TIM_Base_Start_IT+0x76>
 8014558:	687b      	ldr	r3, [r7, #4]
 801455a:	681b      	ldr	r3, [r3, #0]
 801455c:	4a1c      	ldr	r2, [pc, #112]	@ (80145d0 <HAL_TIM_Base_Start_IT+0xd0>)
 801455e:	4293      	cmp	r3, r2
 8014560:	d009      	beq.n	8014576 <HAL_TIM_Base_Start_IT+0x76>
 8014562:	687b      	ldr	r3, [r7, #4]
 8014564:	681b      	ldr	r3, [r3, #0]
 8014566:	4a1b      	ldr	r2, [pc, #108]	@ (80145d4 <HAL_TIM_Base_Start_IT+0xd4>)
 8014568:	4293      	cmp	r3, r2
 801456a:	d004      	beq.n	8014576 <HAL_TIM_Base_Start_IT+0x76>
 801456c:	687b      	ldr	r3, [r7, #4]
 801456e:	681b      	ldr	r3, [r3, #0]
 8014570:	4a19      	ldr	r2, [pc, #100]	@ (80145d8 <HAL_TIM_Base_Start_IT+0xd8>)
 8014572:	4293      	cmp	r3, r2
 8014574:	d115      	bne.n	80145a2 <HAL_TIM_Base_Start_IT+0xa2>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8014576:	687b      	ldr	r3, [r7, #4]
 8014578:	681b      	ldr	r3, [r3, #0]
 801457a:	689a      	ldr	r2, [r3, #8]
 801457c:	4b17      	ldr	r3, [pc, #92]	@ (80145dc <HAL_TIM_Base_Start_IT+0xdc>)
 801457e:	4013      	ands	r3, r2
 8014580:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8014582:	68fb      	ldr	r3, [r7, #12]
 8014584:	2b06      	cmp	r3, #6
 8014586:	d015      	beq.n	80145b4 <HAL_TIM_Base_Start_IT+0xb4>
 8014588:	68fb      	ldr	r3, [r7, #12]
 801458a:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 801458e:	d011      	beq.n	80145b4 <HAL_TIM_Base_Start_IT+0xb4>
    {
      __HAL_TIM_ENABLE(htim);
 8014590:	687b      	ldr	r3, [r7, #4]
 8014592:	681b      	ldr	r3, [r3, #0]
 8014594:	681a      	ldr	r2, [r3, #0]
 8014596:	687b      	ldr	r3, [r7, #4]
 8014598:	681b      	ldr	r3, [r3, #0]
 801459a:	f042 0201 	orr.w	r2, r2, #1
 801459e:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80145a0:	e008      	b.n	80145b4 <HAL_TIM_Base_Start_IT+0xb4>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 80145a2:	687b      	ldr	r3, [r7, #4]
 80145a4:	681b      	ldr	r3, [r3, #0]
 80145a6:	681a      	ldr	r2, [r3, #0]
 80145a8:	687b      	ldr	r3, [r7, #4]
 80145aa:	681b      	ldr	r3, [r3, #0]
 80145ac:	f042 0201 	orr.w	r2, r2, #1
 80145b0:	601a      	str	r2, [r3, #0]
 80145b2:	e000      	b.n	80145b6 <HAL_TIM_Base_Start_IT+0xb6>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80145b4:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 80145b6:	2300      	movs	r3, #0
}
 80145b8:	4618      	mov	r0, r3
 80145ba:	3714      	adds	r7, #20
 80145bc:	46bd      	mov	sp, r7
 80145be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80145c2:	4770      	bx	lr
 80145c4:	40012c00 	.word	0x40012c00
 80145c8:	40000400 	.word	0x40000400
 80145cc:	40000800 	.word	0x40000800
 80145d0:	40013400 	.word	0x40013400
 80145d4:	40014000 	.word	0x40014000
 80145d8:	40015000 	.word	0x40015000
 80145dc:	00010007 	.word	0x00010007

080145e0 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 80145e0:	b580      	push	{r7, lr}
 80145e2:	b082      	sub	sp, #8
 80145e4:	af00      	add	r7, sp, #0
 80145e6:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 80145e8:	687b      	ldr	r3, [r7, #4]
 80145ea:	681b      	ldr	r3, [r3, #0]
 80145ec:	691b      	ldr	r3, [r3, #16]
 80145ee:	f003 0302 	and.w	r3, r3, #2
 80145f2:	2b02      	cmp	r3, #2
 80145f4:	d122      	bne.n	801463c <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 80145f6:	687b      	ldr	r3, [r7, #4]
 80145f8:	681b      	ldr	r3, [r3, #0]
 80145fa:	68db      	ldr	r3, [r3, #12]
 80145fc:	f003 0302 	and.w	r3, r3, #2
 8014600:	2b02      	cmp	r3, #2
 8014602:	d11b      	bne.n	801463c <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 8014604:	687b      	ldr	r3, [r7, #4]
 8014606:	681b      	ldr	r3, [r3, #0]
 8014608:	f06f 0202 	mvn.w	r2, #2
 801460c:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 801460e:	687b      	ldr	r3, [r7, #4]
 8014610:	2201      	movs	r2, #1
 8014612:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8014614:	687b      	ldr	r3, [r7, #4]
 8014616:	681b      	ldr	r3, [r3, #0]
 8014618:	699b      	ldr	r3, [r3, #24]
 801461a:	f003 0303 	and.w	r3, r3, #3
 801461e:	2b00      	cmp	r3, #0
 8014620:	d003      	beq.n	801462a <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8014622:	6878      	ldr	r0, [r7, #4]
 8014624:	f000 f965 	bl	80148f2 <HAL_TIM_IC_CaptureCallback>
 8014628:	e005      	b.n	8014636 <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 801462a:	6878      	ldr	r0, [r7, #4]
 801462c:	f000 f957 	bl	80148de <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8014630:	6878      	ldr	r0, [r7, #4]
 8014632:	f000 f968 	bl	8014906 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8014636:	687b      	ldr	r3, [r7, #4]
 8014638:	2200      	movs	r2, #0
 801463a:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 801463c:	687b      	ldr	r3, [r7, #4]
 801463e:	681b      	ldr	r3, [r3, #0]
 8014640:	691b      	ldr	r3, [r3, #16]
 8014642:	f003 0304 	and.w	r3, r3, #4
 8014646:	2b04      	cmp	r3, #4
 8014648:	d122      	bne.n	8014690 <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 801464a:	687b      	ldr	r3, [r7, #4]
 801464c:	681b      	ldr	r3, [r3, #0]
 801464e:	68db      	ldr	r3, [r3, #12]
 8014650:	f003 0304 	and.w	r3, r3, #4
 8014654:	2b04      	cmp	r3, #4
 8014656:	d11b      	bne.n	8014690 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 8014658:	687b      	ldr	r3, [r7, #4]
 801465a:	681b      	ldr	r3, [r3, #0]
 801465c:	f06f 0204 	mvn.w	r2, #4
 8014660:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8014662:	687b      	ldr	r3, [r7, #4]
 8014664:	2202      	movs	r2, #2
 8014666:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8014668:	687b      	ldr	r3, [r7, #4]
 801466a:	681b      	ldr	r3, [r3, #0]
 801466c:	699b      	ldr	r3, [r3, #24]
 801466e:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8014672:	2b00      	cmp	r3, #0
 8014674:	d003      	beq.n	801467e <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8014676:	6878      	ldr	r0, [r7, #4]
 8014678:	f000 f93b 	bl	80148f2 <HAL_TIM_IC_CaptureCallback>
 801467c:	e005      	b.n	801468a <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 801467e:	6878      	ldr	r0, [r7, #4]
 8014680:	f000 f92d 	bl	80148de <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8014684:	6878      	ldr	r0, [r7, #4]
 8014686:	f000 f93e 	bl	8014906 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 801468a:	687b      	ldr	r3, [r7, #4]
 801468c:	2200      	movs	r2, #0
 801468e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 8014690:	687b      	ldr	r3, [r7, #4]
 8014692:	681b      	ldr	r3, [r3, #0]
 8014694:	691b      	ldr	r3, [r3, #16]
 8014696:	f003 0308 	and.w	r3, r3, #8
 801469a:	2b08      	cmp	r3, #8
 801469c:	d122      	bne.n	80146e4 <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 801469e:	687b      	ldr	r3, [r7, #4]
 80146a0:	681b      	ldr	r3, [r3, #0]
 80146a2:	68db      	ldr	r3, [r3, #12]
 80146a4:	f003 0308 	and.w	r3, r3, #8
 80146a8:	2b08      	cmp	r3, #8
 80146aa:	d11b      	bne.n	80146e4 <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 80146ac:	687b      	ldr	r3, [r7, #4]
 80146ae:	681b      	ldr	r3, [r3, #0]
 80146b0:	f06f 0208 	mvn.w	r2, #8
 80146b4:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 80146b6:	687b      	ldr	r3, [r7, #4]
 80146b8:	2204      	movs	r2, #4
 80146ba:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 80146bc:	687b      	ldr	r3, [r7, #4]
 80146be:	681b      	ldr	r3, [r3, #0]
 80146c0:	69db      	ldr	r3, [r3, #28]
 80146c2:	f003 0303 	and.w	r3, r3, #3
 80146c6:	2b00      	cmp	r3, #0
 80146c8:	d003      	beq.n	80146d2 <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80146ca:	6878      	ldr	r0, [r7, #4]
 80146cc:	f000 f911 	bl	80148f2 <HAL_TIM_IC_CaptureCallback>
 80146d0:	e005      	b.n	80146de <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80146d2:	6878      	ldr	r0, [r7, #4]
 80146d4:	f000 f903 	bl	80148de <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80146d8:	6878      	ldr	r0, [r7, #4]
 80146da:	f000 f914 	bl	8014906 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80146de:	687b      	ldr	r3, [r7, #4]
 80146e0:	2200      	movs	r2, #0
 80146e2:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 80146e4:	687b      	ldr	r3, [r7, #4]
 80146e6:	681b      	ldr	r3, [r3, #0]
 80146e8:	691b      	ldr	r3, [r3, #16]
 80146ea:	f003 0310 	and.w	r3, r3, #16
 80146ee:	2b10      	cmp	r3, #16
 80146f0:	d122      	bne.n	8014738 <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 80146f2:	687b      	ldr	r3, [r7, #4]
 80146f4:	681b      	ldr	r3, [r3, #0]
 80146f6:	68db      	ldr	r3, [r3, #12]
 80146f8:	f003 0310 	and.w	r3, r3, #16
 80146fc:	2b10      	cmp	r3, #16
 80146fe:	d11b      	bne.n	8014738 <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 8014700:	687b      	ldr	r3, [r7, #4]
 8014702:	681b      	ldr	r3, [r3, #0]
 8014704:	f06f 0210 	mvn.w	r2, #16
 8014708:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 801470a:	687b      	ldr	r3, [r7, #4]
 801470c:	2208      	movs	r2, #8
 801470e:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8014710:	687b      	ldr	r3, [r7, #4]
 8014712:	681b      	ldr	r3, [r3, #0]
 8014714:	69db      	ldr	r3, [r3, #28]
 8014716:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 801471a:	2b00      	cmp	r3, #0
 801471c:	d003      	beq.n	8014726 <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 801471e:	6878      	ldr	r0, [r7, #4]
 8014720:	f000 f8e7 	bl	80148f2 <HAL_TIM_IC_CaptureCallback>
 8014724:	e005      	b.n	8014732 <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8014726:	6878      	ldr	r0, [r7, #4]
 8014728:	f000 f8d9 	bl	80148de <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 801472c:	6878      	ldr	r0, [r7, #4]
 801472e:	f000 f8ea 	bl	8014906 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8014732:	687b      	ldr	r3, [r7, #4]
 8014734:	2200      	movs	r2, #0
 8014736:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 8014738:	687b      	ldr	r3, [r7, #4]
 801473a:	681b      	ldr	r3, [r3, #0]
 801473c:	691b      	ldr	r3, [r3, #16]
 801473e:	f003 0301 	and.w	r3, r3, #1
 8014742:	2b01      	cmp	r3, #1
 8014744:	d10e      	bne.n	8014764 <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 8014746:	687b      	ldr	r3, [r7, #4]
 8014748:	681b      	ldr	r3, [r3, #0]
 801474a:	68db      	ldr	r3, [r3, #12]
 801474c:	f003 0301 	and.w	r3, r3, #1
 8014750:	2b01      	cmp	r3, #1
 8014752:	d107      	bne.n	8014764 <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8014754:	687b      	ldr	r3, [r7, #4]
 8014756:	681b      	ldr	r3, [r3, #0]
 8014758:	f06f 0201 	mvn.w	r2, #1
 801475c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 801475e:	6878      	ldr	r0, [r7, #4]
 8014760:	f7f9 f93a 	bl	800d9d8 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 8014764:	687b      	ldr	r3, [r7, #4]
 8014766:	681b      	ldr	r3, [r3, #0]
 8014768:	691b      	ldr	r3, [r3, #16]
 801476a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 801476e:	2b80      	cmp	r3, #128	@ 0x80
 8014770:	d10e      	bne.n	8014790 <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8014772:	687b      	ldr	r3, [r7, #4]
 8014774:	681b      	ldr	r3, [r3, #0]
 8014776:	68db      	ldr	r3, [r3, #12]
 8014778:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 801477c:	2b80      	cmp	r3, #128	@ 0x80
 801477e:	d107      	bne.n	8014790 <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 8014780:	687b      	ldr	r3, [r7, #4]
 8014782:	681b      	ldr	r3, [r3, #0]
 8014784:	f06f 0280 	mvn.w	r2, #128	@ 0x80
 8014788:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 801478a:	6878      	ldr	r0, [r7, #4]
 801478c:	f000 fa06 	bl	8014b9c <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break2 input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK2) != RESET)
 8014790:	687b      	ldr	r3, [r7, #4]
 8014792:	681b      	ldr	r3, [r3, #0]
 8014794:	691b      	ldr	r3, [r3, #16]
 8014796:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 801479a:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 801479e:	d10e      	bne.n	80147be <HAL_TIM_IRQHandler+0x1de>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 80147a0:	687b      	ldr	r3, [r7, #4]
 80147a2:	681b      	ldr	r3, [r3, #0]
 80147a4:	68db      	ldr	r3, [r3, #12]
 80147a6:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80147aa:	2b80      	cmp	r3, #128	@ 0x80
 80147ac:	d107      	bne.n	80147be <HAL_TIM_IRQHandler+0x1de>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 80147ae:	687b      	ldr	r3, [r7, #4]
 80147b0:	681b      	ldr	r3, [r3, #0]
 80147b2:	f46f 7280 	mvn.w	r2, #256	@ 0x100
 80147b6:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->Break2Callback(htim);
#else
      HAL_TIMEx_Break2Callback(htim);
 80147b8:	6878      	ldr	r0, [r7, #4]
 80147ba:	f000 f9f9 	bl	8014bb0 <HAL_TIMEx_Break2Callback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 80147be:	687b      	ldr	r3, [r7, #4]
 80147c0:	681b      	ldr	r3, [r3, #0]
 80147c2:	691b      	ldr	r3, [r3, #16]
 80147c4:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80147c8:	2b40      	cmp	r3, #64	@ 0x40
 80147ca:	d10e      	bne.n	80147ea <HAL_TIM_IRQHandler+0x20a>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 80147cc:	687b      	ldr	r3, [r7, #4]
 80147ce:	681b      	ldr	r3, [r3, #0]
 80147d0:	68db      	ldr	r3, [r3, #12]
 80147d2:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80147d6:	2b40      	cmp	r3, #64	@ 0x40
 80147d8:	d107      	bne.n	80147ea <HAL_TIM_IRQHandler+0x20a>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 80147da:	687b      	ldr	r3, [r7, #4]
 80147dc:	681b      	ldr	r3, [r3, #0]
 80147de:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 80147e2:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 80147e4:	6878      	ldr	r0, [r7, #4]
 80147e6:	f000 f898 	bl	801491a <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 80147ea:	687b      	ldr	r3, [r7, #4]
 80147ec:	681b      	ldr	r3, [r3, #0]
 80147ee:	691b      	ldr	r3, [r3, #16]
 80147f0:	f003 0320 	and.w	r3, r3, #32
 80147f4:	2b20      	cmp	r3, #32
 80147f6:	d10e      	bne.n	8014816 <HAL_TIM_IRQHandler+0x236>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 80147f8:	687b      	ldr	r3, [r7, #4]
 80147fa:	681b      	ldr	r3, [r3, #0]
 80147fc:	68db      	ldr	r3, [r3, #12]
 80147fe:	f003 0320 	and.w	r3, r3, #32
 8014802:	2b20      	cmp	r3, #32
 8014804:	d107      	bne.n	8014816 <HAL_TIM_IRQHandler+0x236>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 8014806:	687b      	ldr	r3, [r7, #4]
 8014808:	681b      	ldr	r3, [r3, #0]
 801480a:	f06f 0220 	mvn.w	r2, #32
 801480e:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8014810:	6878      	ldr	r0, [r7, #4]
 8014812:	f000 f9b9 	bl	8014b88 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Encoder index event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_IDX) != RESET)
 8014816:	687b      	ldr	r3, [r7, #4]
 8014818:	681b      	ldr	r3, [r3, #0]
 801481a:	691b      	ldr	r3, [r3, #16]
 801481c:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8014820:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8014824:	d10f      	bne.n	8014846 <HAL_TIM_IRQHandler+0x266>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_IDX) != RESET)
 8014826:	687b      	ldr	r3, [r7, #4]
 8014828:	681b      	ldr	r3, [r3, #0]
 801482a:	68db      	ldr	r3, [r3, #12]
 801482c:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8014830:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8014834:	d107      	bne.n	8014846 <HAL_TIM_IRQHandler+0x266>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_IDX);
 8014836:	687b      	ldr	r3, [r7, #4]
 8014838:	681b      	ldr	r3, [r3, #0]
 801483a:	f46f 1280 	mvn.w	r2, #1048576	@ 0x100000
 801483e:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->EncoderIndexCallback(htim);
#else
      HAL_TIMEx_EncoderIndexCallback(htim);
 8014840:	6878      	ldr	r0, [r7, #4]
 8014842:	f000 f9bf 	bl	8014bc4 <HAL_TIMEx_EncoderIndexCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Direction change event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_DIR) != RESET)
 8014846:	687b      	ldr	r3, [r7, #4]
 8014848:	681b      	ldr	r3, [r3, #0]
 801484a:	691b      	ldr	r3, [r3, #16]
 801484c:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8014850:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8014854:	d10f      	bne.n	8014876 <HAL_TIM_IRQHandler+0x296>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_DIR) != RESET)
 8014856:	687b      	ldr	r3, [r7, #4]
 8014858:	681b      	ldr	r3, [r3, #0]
 801485a:	68db      	ldr	r3, [r3, #12]
 801485c:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8014860:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8014864:	d107      	bne.n	8014876 <HAL_TIM_IRQHandler+0x296>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_DIR);
 8014866:	687b      	ldr	r3, [r7, #4]
 8014868:	681b      	ldr	r3, [r3, #0]
 801486a:	f46f 1200 	mvn.w	r2, #2097152	@ 0x200000
 801486e:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->DirectionChangeCallback(htim);
#else
      HAL_TIMEx_DirectionChangeCallback(htim);
 8014870:	6878      	ldr	r0, [r7, #4]
 8014872:	f000 f9b1 	bl	8014bd8 <HAL_TIMEx_DirectionChangeCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Index error event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_IERR) != RESET)
 8014876:	687b      	ldr	r3, [r7, #4]
 8014878:	681b      	ldr	r3, [r3, #0]
 801487a:	691b      	ldr	r3, [r3, #16]
 801487c:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8014880:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8014884:	d10f      	bne.n	80148a6 <HAL_TIM_IRQHandler+0x2c6>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_IERR) != RESET)
 8014886:	687b      	ldr	r3, [r7, #4]
 8014888:	681b      	ldr	r3, [r3, #0]
 801488a:	68db      	ldr	r3, [r3, #12]
 801488c:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8014890:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8014894:	d107      	bne.n	80148a6 <HAL_TIM_IRQHandler+0x2c6>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_IERR);
 8014896:	687b      	ldr	r3, [r7, #4]
 8014898:	681b      	ldr	r3, [r3, #0]
 801489a:	f46f 0280 	mvn.w	r2, #4194304	@ 0x400000
 801489e:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->IndexErrorCallback(htim);
#else
      HAL_TIMEx_IndexErrorCallback(htim);
 80148a0:	6878      	ldr	r0, [r7, #4]
 80148a2:	f000 f9a3 	bl	8014bec <HAL_TIMEx_IndexErrorCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Transition error event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TERR) != RESET)
 80148a6:	687b      	ldr	r3, [r7, #4]
 80148a8:	681b      	ldr	r3, [r3, #0]
 80148aa:	691b      	ldr	r3, [r3, #16]
 80148ac:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 80148b0:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 80148b4:	d10f      	bne.n	80148d6 <HAL_TIM_IRQHandler+0x2f6>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TERR) != RESET)
 80148b6:	687b      	ldr	r3, [r7, #4]
 80148b8:	681b      	ldr	r3, [r3, #0]
 80148ba:	68db      	ldr	r3, [r3, #12]
 80148bc:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 80148c0:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 80148c4:	d107      	bne.n	80148d6 <HAL_TIM_IRQHandler+0x2f6>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_TERR);
 80148c6:	687b      	ldr	r3, [r7, #4]
 80148c8:	681b      	ldr	r3, [r3, #0]
 80148ca:	f46f 0200 	mvn.w	r2, #8388608	@ 0x800000
 80148ce:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TransitionErrorCallback(htim);
#else
      HAL_TIMEx_TransitionErrorCallback(htim);
 80148d0:	6878      	ldr	r0, [r7, #4]
 80148d2:	f000 f995 	bl	8014c00 <HAL_TIMEx_TransitionErrorCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 80148d6:	bf00      	nop
 80148d8:	3708      	adds	r7, #8
 80148da:	46bd      	mov	sp, r7
 80148dc:	bd80      	pop	{r7, pc}

080148de <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 80148de:	b480      	push	{r7}
 80148e0:	b083      	sub	sp, #12
 80148e2:	af00      	add	r7, sp, #0
 80148e4:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 80148e6:	bf00      	nop
 80148e8:	370c      	adds	r7, #12
 80148ea:	46bd      	mov	sp, r7
 80148ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80148f0:	4770      	bx	lr

080148f2 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 80148f2:	b480      	push	{r7}
 80148f4:	b083      	sub	sp, #12
 80148f6:	af00      	add	r7, sp, #0
 80148f8:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 80148fa:	bf00      	nop
 80148fc:	370c      	adds	r7, #12
 80148fe:	46bd      	mov	sp, r7
 8014900:	f85d 7b04 	ldr.w	r7, [sp], #4
 8014904:	4770      	bx	lr

08014906 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8014906:	b480      	push	{r7}
 8014908:	b083      	sub	sp, #12
 801490a:	af00      	add	r7, sp, #0
 801490c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 801490e:	bf00      	nop
 8014910:	370c      	adds	r7, #12
 8014912:	46bd      	mov	sp, r7
 8014914:	f85d 7b04 	ldr.w	r7, [sp], #4
 8014918:	4770      	bx	lr

0801491a <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 801491a:	b480      	push	{r7}
 801491c:	b083      	sub	sp, #12
 801491e:	af00      	add	r7, sp, #0
 8014920:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8014922:	bf00      	nop
 8014924:	370c      	adds	r7, #12
 8014926:	46bd      	mov	sp, r7
 8014928:	f85d 7b04 	ldr.w	r7, [sp], #4
 801492c:	4770      	bx	lr
	...

08014930 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 8014930:	b480      	push	{r7}
 8014932:	b085      	sub	sp, #20
 8014934:	af00      	add	r7, sp, #0
 8014936:	6078      	str	r0, [r7, #4]
 8014938:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 801493a:	687b      	ldr	r3, [r7, #4]
 801493c:	681b      	ldr	r3, [r3, #0]
 801493e:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8014940:	687b      	ldr	r3, [r7, #4]
 8014942:	4a42      	ldr	r2, [pc, #264]	@ (8014a4c <TIM_Base_SetConfig+0x11c>)
 8014944:	4293      	cmp	r3, r2
 8014946:	d013      	beq.n	8014970 <TIM_Base_SetConfig+0x40>
 8014948:	687b      	ldr	r3, [r7, #4]
 801494a:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 801494e:	d00f      	beq.n	8014970 <TIM_Base_SetConfig+0x40>
 8014950:	687b      	ldr	r3, [r7, #4]
 8014952:	4a3f      	ldr	r2, [pc, #252]	@ (8014a50 <TIM_Base_SetConfig+0x120>)
 8014954:	4293      	cmp	r3, r2
 8014956:	d00b      	beq.n	8014970 <TIM_Base_SetConfig+0x40>
 8014958:	687b      	ldr	r3, [r7, #4]
 801495a:	4a3e      	ldr	r2, [pc, #248]	@ (8014a54 <TIM_Base_SetConfig+0x124>)
 801495c:	4293      	cmp	r3, r2
 801495e:	d007      	beq.n	8014970 <TIM_Base_SetConfig+0x40>
 8014960:	687b      	ldr	r3, [r7, #4]
 8014962:	4a3d      	ldr	r2, [pc, #244]	@ (8014a58 <TIM_Base_SetConfig+0x128>)
 8014964:	4293      	cmp	r3, r2
 8014966:	d003      	beq.n	8014970 <TIM_Base_SetConfig+0x40>
 8014968:	687b      	ldr	r3, [r7, #4]
 801496a:	4a3c      	ldr	r2, [pc, #240]	@ (8014a5c <TIM_Base_SetConfig+0x12c>)
 801496c:	4293      	cmp	r3, r2
 801496e:	d108      	bne.n	8014982 <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8014970:	68fb      	ldr	r3, [r7, #12]
 8014972:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8014976:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8014978:	683b      	ldr	r3, [r7, #0]
 801497a:	685b      	ldr	r3, [r3, #4]
 801497c:	68fa      	ldr	r2, [r7, #12]
 801497e:	4313      	orrs	r3, r2
 8014980:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8014982:	687b      	ldr	r3, [r7, #4]
 8014984:	4a31      	ldr	r2, [pc, #196]	@ (8014a4c <TIM_Base_SetConfig+0x11c>)
 8014986:	4293      	cmp	r3, r2
 8014988:	d01f      	beq.n	80149ca <TIM_Base_SetConfig+0x9a>
 801498a:	687b      	ldr	r3, [r7, #4]
 801498c:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8014990:	d01b      	beq.n	80149ca <TIM_Base_SetConfig+0x9a>
 8014992:	687b      	ldr	r3, [r7, #4]
 8014994:	4a2e      	ldr	r2, [pc, #184]	@ (8014a50 <TIM_Base_SetConfig+0x120>)
 8014996:	4293      	cmp	r3, r2
 8014998:	d017      	beq.n	80149ca <TIM_Base_SetConfig+0x9a>
 801499a:	687b      	ldr	r3, [r7, #4]
 801499c:	4a2d      	ldr	r2, [pc, #180]	@ (8014a54 <TIM_Base_SetConfig+0x124>)
 801499e:	4293      	cmp	r3, r2
 80149a0:	d013      	beq.n	80149ca <TIM_Base_SetConfig+0x9a>
 80149a2:	687b      	ldr	r3, [r7, #4]
 80149a4:	4a2c      	ldr	r2, [pc, #176]	@ (8014a58 <TIM_Base_SetConfig+0x128>)
 80149a6:	4293      	cmp	r3, r2
 80149a8:	d00f      	beq.n	80149ca <TIM_Base_SetConfig+0x9a>
 80149aa:	687b      	ldr	r3, [r7, #4]
 80149ac:	4a2c      	ldr	r2, [pc, #176]	@ (8014a60 <TIM_Base_SetConfig+0x130>)
 80149ae:	4293      	cmp	r3, r2
 80149b0:	d00b      	beq.n	80149ca <TIM_Base_SetConfig+0x9a>
 80149b2:	687b      	ldr	r3, [r7, #4]
 80149b4:	4a2b      	ldr	r2, [pc, #172]	@ (8014a64 <TIM_Base_SetConfig+0x134>)
 80149b6:	4293      	cmp	r3, r2
 80149b8:	d007      	beq.n	80149ca <TIM_Base_SetConfig+0x9a>
 80149ba:	687b      	ldr	r3, [r7, #4]
 80149bc:	4a2a      	ldr	r2, [pc, #168]	@ (8014a68 <TIM_Base_SetConfig+0x138>)
 80149be:	4293      	cmp	r3, r2
 80149c0:	d003      	beq.n	80149ca <TIM_Base_SetConfig+0x9a>
 80149c2:	687b      	ldr	r3, [r7, #4]
 80149c4:	4a25      	ldr	r2, [pc, #148]	@ (8014a5c <TIM_Base_SetConfig+0x12c>)
 80149c6:	4293      	cmp	r3, r2
 80149c8:	d108      	bne.n	80149dc <TIM_Base_SetConfig+0xac>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 80149ca:	68fb      	ldr	r3, [r7, #12]
 80149cc:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80149d0:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80149d2:	683b      	ldr	r3, [r7, #0]
 80149d4:	68db      	ldr	r3, [r3, #12]
 80149d6:	68fa      	ldr	r2, [r7, #12]
 80149d8:	4313      	orrs	r3, r2
 80149da:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 80149dc:	68fb      	ldr	r3, [r7, #12]
 80149de:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 80149e2:	683b      	ldr	r3, [r7, #0]
 80149e4:	695b      	ldr	r3, [r3, #20]
 80149e6:	4313      	orrs	r3, r2
 80149e8:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 80149ea:	687b      	ldr	r3, [r7, #4]
 80149ec:	68fa      	ldr	r2, [r7, #12]
 80149ee:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 80149f0:	683b      	ldr	r3, [r7, #0]
 80149f2:	689a      	ldr	r2, [r3, #8]
 80149f4:	687b      	ldr	r3, [r7, #4]
 80149f6:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 80149f8:	683b      	ldr	r3, [r7, #0]
 80149fa:	681a      	ldr	r2, [r3, #0]
 80149fc:	687b      	ldr	r3, [r7, #4]
 80149fe:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8014a00:	687b      	ldr	r3, [r7, #4]
 8014a02:	4a12      	ldr	r2, [pc, #72]	@ (8014a4c <TIM_Base_SetConfig+0x11c>)
 8014a04:	4293      	cmp	r3, r2
 8014a06:	d013      	beq.n	8014a30 <TIM_Base_SetConfig+0x100>
 8014a08:	687b      	ldr	r3, [r7, #4]
 8014a0a:	4a13      	ldr	r2, [pc, #76]	@ (8014a58 <TIM_Base_SetConfig+0x128>)
 8014a0c:	4293      	cmp	r3, r2
 8014a0e:	d00f      	beq.n	8014a30 <TIM_Base_SetConfig+0x100>
 8014a10:	687b      	ldr	r3, [r7, #4]
 8014a12:	4a13      	ldr	r2, [pc, #76]	@ (8014a60 <TIM_Base_SetConfig+0x130>)
 8014a14:	4293      	cmp	r3, r2
 8014a16:	d00b      	beq.n	8014a30 <TIM_Base_SetConfig+0x100>
 8014a18:	687b      	ldr	r3, [r7, #4]
 8014a1a:	4a12      	ldr	r2, [pc, #72]	@ (8014a64 <TIM_Base_SetConfig+0x134>)
 8014a1c:	4293      	cmp	r3, r2
 8014a1e:	d007      	beq.n	8014a30 <TIM_Base_SetConfig+0x100>
 8014a20:	687b      	ldr	r3, [r7, #4]
 8014a22:	4a11      	ldr	r2, [pc, #68]	@ (8014a68 <TIM_Base_SetConfig+0x138>)
 8014a24:	4293      	cmp	r3, r2
 8014a26:	d003      	beq.n	8014a30 <TIM_Base_SetConfig+0x100>
 8014a28:	687b      	ldr	r3, [r7, #4]
 8014a2a:	4a0c      	ldr	r2, [pc, #48]	@ (8014a5c <TIM_Base_SetConfig+0x12c>)
 8014a2c:	4293      	cmp	r3, r2
 8014a2e:	d103      	bne.n	8014a38 <TIM_Base_SetConfig+0x108>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8014a30:	683b      	ldr	r3, [r7, #0]
 8014a32:	691a      	ldr	r2, [r3, #16]
 8014a34:	687b      	ldr	r3, [r7, #4]
 8014a36:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8014a38:	687b      	ldr	r3, [r7, #4]
 8014a3a:	2201      	movs	r2, #1
 8014a3c:	615a      	str	r2, [r3, #20]
}
 8014a3e:	bf00      	nop
 8014a40:	3714      	adds	r7, #20
 8014a42:	46bd      	mov	sp, r7
 8014a44:	f85d 7b04 	ldr.w	r7, [sp], #4
 8014a48:	4770      	bx	lr
 8014a4a:	bf00      	nop
 8014a4c:	40012c00 	.word	0x40012c00
 8014a50:	40000400 	.word	0x40000400
 8014a54:	40000800 	.word	0x40000800
 8014a58:	40013400 	.word	0x40013400
 8014a5c:	40015000 	.word	0x40015000
 8014a60:	40014000 	.word	0x40014000
 8014a64:	40014400 	.word	0x40014400
 8014a68:	40014800 	.word	0x40014800

08014a6c <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 8014a6c:	b480      	push	{r7}
 8014a6e:	b085      	sub	sp, #20
 8014a70:	af00      	add	r7, sp, #0
 8014a72:	6078      	str	r0, [r7, #4]
 8014a74:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8014a76:	687b      	ldr	r3, [r7, #4]
 8014a78:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8014a7c:	2b01      	cmp	r3, #1
 8014a7e:	d101      	bne.n	8014a84 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8014a80:	2302      	movs	r3, #2
 8014a82:	e06f      	b.n	8014b64 <HAL_TIMEx_MasterConfigSynchronization+0xf8>
 8014a84:	687b      	ldr	r3, [r7, #4]
 8014a86:	2201      	movs	r2, #1
 8014a88:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8014a8c:	687b      	ldr	r3, [r7, #4]
 8014a8e:	2202      	movs	r2, #2
 8014a90:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8014a94:	687b      	ldr	r3, [r7, #4]
 8014a96:	681b      	ldr	r3, [r3, #0]
 8014a98:	685b      	ldr	r3, [r3, #4]
 8014a9a:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8014a9c:	687b      	ldr	r3, [r7, #4]
 8014a9e:	681b      	ldr	r3, [r3, #0]
 8014aa0:	689b      	ldr	r3, [r3, #8]
 8014aa2:	60bb      	str	r3, [r7, #8]

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 8014aa4:	687b      	ldr	r3, [r7, #4]
 8014aa6:	681b      	ldr	r3, [r3, #0]
 8014aa8:	4a31      	ldr	r2, [pc, #196]	@ (8014b70 <HAL_TIMEx_MasterConfigSynchronization+0x104>)
 8014aaa:	4293      	cmp	r3, r2
 8014aac:	d009      	beq.n	8014ac2 <HAL_TIMEx_MasterConfigSynchronization+0x56>
 8014aae:	687b      	ldr	r3, [r7, #4]
 8014ab0:	681b      	ldr	r3, [r3, #0]
 8014ab2:	4a30      	ldr	r2, [pc, #192]	@ (8014b74 <HAL_TIMEx_MasterConfigSynchronization+0x108>)
 8014ab4:	4293      	cmp	r3, r2
 8014ab6:	d004      	beq.n	8014ac2 <HAL_TIMEx_MasterConfigSynchronization+0x56>
 8014ab8:	687b      	ldr	r3, [r7, #4]
 8014aba:	681b      	ldr	r3, [r3, #0]
 8014abc:	4a2e      	ldr	r2, [pc, #184]	@ (8014b78 <HAL_TIMEx_MasterConfigSynchronization+0x10c>)
 8014abe:	4293      	cmp	r3, r2
 8014ac0:	d108      	bne.n	8014ad4 <HAL_TIMEx_MasterConfigSynchronization+0x68>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 8014ac2:	68fb      	ldr	r3, [r7, #12]
 8014ac4:	f423 0370 	bic.w	r3, r3, #15728640	@ 0xf00000
 8014ac8:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 8014aca:	683b      	ldr	r3, [r7, #0]
 8014acc:	685b      	ldr	r3, [r3, #4]
 8014ace:	68fa      	ldr	r2, [r7, #12]
 8014ad0:	4313      	orrs	r3, r2
 8014ad2:	60fb      	str	r3, [r7, #12]
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8014ad4:	68fb      	ldr	r3, [r7, #12]
 8014ad6:	f023 7300 	bic.w	r3, r3, #33554432	@ 0x2000000
 8014ada:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8014ade:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8014ae0:	683b      	ldr	r3, [r7, #0]
 8014ae2:	681b      	ldr	r3, [r3, #0]
 8014ae4:	68fa      	ldr	r2, [r7, #12]
 8014ae6:	4313      	orrs	r3, r2
 8014ae8:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8014aea:	687b      	ldr	r3, [r7, #4]
 8014aec:	681b      	ldr	r3, [r3, #0]
 8014aee:	68fa      	ldr	r2, [r7, #12]
 8014af0:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8014af2:	687b      	ldr	r3, [r7, #4]
 8014af4:	681b      	ldr	r3, [r3, #0]
 8014af6:	4a1e      	ldr	r2, [pc, #120]	@ (8014b70 <HAL_TIMEx_MasterConfigSynchronization+0x104>)
 8014af8:	4293      	cmp	r3, r2
 8014afa:	d01d      	beq.n	8014b38 <HAL_TIMEx_MasterConfigSynchronization+0xcc>
 8014afc:	687b      	ldr	r3, [r7, #4]
 8014afe:	681b      	ldr	r3, [r3, #0]
 8014b00:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8014b04:	d018      	beq.n	8014b38 <HAL_TIMEx_MasterConfigSynchronization+0xcc>
 8014b06:	687b      	ldr	r3, [r7, #4]
 8014b08:	681b      	ldr	r3, [r3, #0]
 8014b0a:	4a1c      	ldr	r2, [pc, #112]	@ (8014b7c <HAL_TIMEx_MasterConfigSynchronization+0x110>)
 8014b0c:	4293      	cmp	r3, r2
 8014b0e:	d013      	beq.n	8014b38 <HAL_TIMEx_MasterConfigSynchronization+0xcc>
 8014b10:	687b      	ldr	r3, [r7, #4]
 8014b12:	681b      	ldr	r3, [r3, #0]
 8014b14:	4a1a      	ldr	r2, [pc, #104]	@ (8014b80 <HAL_TIMEx_MasterConfigSynchronization+0x114>)
 8014b16:	4293      	cmp	r3, r2
 8014b18:	d00e      	beq.n	8014b38 <HAL_TIMEx_MasterConfigSynchronization+0xcc>
 8014b1a:	687b      	ldr	r3, [r7, #4]
 8014b1c:	681b      	ldr	r3, [r3, #0]
 8014b1e:	4a15      	ldr	r2, [pc, #84]	@ (8014b74 <HAL_TIMEx_MasterConfigSynchronization+0x108>)
 8014b20:	4293      	cmp	r3, r2
 8014b22:	d009      	beq.n	8014b38 <HAL_TIMEx_MasterConfigSynchronization+0xcc>
 8014b24:	687b      	ldr	r3, [r7, #4]
 8014b26:	681b      	ldr	r3, [r3, #0]
 8014b28:	4a16      	ldr	r2, [pc, #88]	@ (8014b84 <HAL_TIMEx_MasterConfigSynchronization+0x118>)
 8014b2a:	4293      	cmp	r3, r2
 8014b2c:	d004      	beq.n	8014b38 <HAL_TIMEx_MasterConfigSynchronization+0xcc>
 8014b2e:	687b      	ldr	r3, [r7, #4]
 8014b30:	681b      	ldr	r3, [r3, #0]
 8014b32:	4a11      	ldr	r2, [pc, #68]	@ (8014b78 <HAL_TIMEx_MasterConfigSynchronization+0x10c>)
 8014b34:	4293      	cmp	r3, r2
 8014b36:	d10c      	bne.n	8014b52 <HAL_TIMEx_MasterConfigSynchronization+0xe6>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8014b38:	68bb      	ldr	r3, [r7, #8]
 8014b3a:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8014b3e:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8014b40:	683b      	ldr	r3, [r7, #0]
 8014b42:	689b      	ldr	r3, [r3, #8]
 8014b44:	68ba      	ldr	r2, [r7, #8]
 8014b46:	4313      	orrs	r3, r2
 8014b48:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8014b4a:	687b      	ldr	r3, [r7, #4]
 8014b4c:	681b      	ldr	r3, [r3, #0]
 8014b4e:	68ba      	ldr	r2, [r7, #8]
 8014b50:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8014b52:	687b      	ldr	r3, [r7, #4]
 8014b54:	2201      	movs	r2, #1
 8014b56:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8014b5a:	687b      	ldr	r3, [r7, #4]
 8014b5c:	2200      	movs	r2, #0
 8014b5e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 8014b62:	2300      	movs	r3, #0
}
 8014b64:	4618      	mov	r0, r3
 8014b66:	3714      	adds	r7, #20
 8014b68:	46bd      	mov	sp, r7
 8014b6a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8014b6e:	4770      	bx	lr
 8014b70:	40012c00 	.word	0x40012c00
 8014b74:	40013400 	.word	0x40013400
 8014b78:	40015000 	.word	0x40015000
 8014b7c:	40000400 	.word	0x40000400
 8014b80:	40000800 	.word	0x40000800
 8014b84:	40014000 	.word	0x40014000

08014b88 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8014b88:	b480      	push	{r7}
 8014b8a:	b083      	sub	sp, #12
 8014b8c:	af00      	add	r7, sp, #0
 8014b8e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8014b90:	bf00      	nop
 8014b92:	370c      	adds	r7, #12
 8014b94:	46bd      	mov	sp, r7
 8014b96:	f85d 7b04 	ldr.w	r7, [sp], #4
 8014b9a:	4770      	bx	lr

08014b9c <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8014b9c:	b480      	push	{r7}
 8014b9e:	b083      	sub	sp, #12
 8014ba0:	af00      	add	r7, sp, #0
 8014ba2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8014ba4:	bf00      	nop
 8014ba6:	370c      	adds	r7, #12
 8014ba8:	46bd      	mov	sp, r7
 8014baa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8014bae:	4770      	bx	lr

08014bb0 <HAL_TIMEx_Break2Callback>:
  * @brief  Hall Break2 detection callback in non blocking mode
  * @param  htim: TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 8014bb0:	b480      	push	{r7}
 8014bb2:	b083      	sub	sp, #12
 8014bb4:	af00      	add	r7, sp, #0
 8014bb6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 8014bb8:	bf00      	nop
 8014bba:	370c      	adds	r7, #12
 8014bbc:	46bd      	mov	sp, r7
 8014bbe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8014bc2:	4770      	bx	lr

08014bc4 <HAL_TIMEx_EncoderIndexCallback>:
  * @brief  Encoder index callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_EncoderIndexCallback(TIM_HandleTypeDef *htim)
{
 8014bc4:	b480      	push	{r7}
 8014bc6:	b083      	sub	sp, #12
 8014bc8:	af00      	add	r7, sp, #0
 8014bca:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_EncoderIndexCallback could be implemented in the user file
   */
}
 8014bcc:	bf00      	nop
 8014bce:	370c      	adds	r7, #12
 8014bd0:	46bd      	mov	sp, r7
 8014bd2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8014bd6:	4770      	bx	lr

08014bd8 <HAL_TIMEx_DirectionChangeCallback>:
  * @brief  Direction change callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_DirectionChangeCallback(TIM_HandleTypeDef *htim)
{
 8014bd8:	b480      	push	{r7}
 8014bda:	b083      	sub	sp, #12
 8014bdc:	af00      	add	r7, sp, #0
 8014bde:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_DirectionChangeCallback could be implemented in the user file
   */
}
 8014be0:	bf00      	nop
 8014be2:	370c      	adds	r7, #12
 8014be4:	46bd      	mov	sp, r7
 8014be6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8014bea:	4770      	bx	lr

08014bec <HAL_TIMEx_IndexErrorCallback>:
  * @brief  Index error callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_IndexErrorCallback(TIM_HandleTypeDef *htim)
{
 8014bec:	b480      	push	{r7}
 8014bee:	b083      	sub	sp, #12
 8014bf0:	af00      	add	r7, sp, #0
 8014bf2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_IndexErrorCallback could be implemented in the user file
   */
}
 8014bf4:	bf00      	nop
 8014bf6:	370c      	adds	r7, #12
 8014bf8:	46bd      	mov	sp, r7
 8014bfa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8014bfe:	4770      	bx	lr

08014c00 <HAL_TIMEx_TransitionErrorCallback>:
  * @brief  Transition error callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_TransitionErrorCallback(TIM_HandleTypeDef *htim)
{
 8014c00:	b480      	push	{r7}
 8014c02:	b083      	sub	sp, #12
 8014c04:	af00      	add	r7, sp, #0
 8014c06:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_TransitionErrorCallback could be implemented in the user file
   */
}
 8014c08:	bf00      	nop
 8014c0a:	370c      	adds	r7, #12
 8014c0c:	46bd      	mov	sp, r7
 8014c0e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8014c12:	4770      	bx	lr

08014c14 <HAL_UART_Transmit_IT>:
  * @param pData Pointer to data buffer (u8 or u16 data elements).
  * @param Size  Amount of data elements (u8 or u16) to be sent.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit_IT(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size)
{
 8014c14:	b480      	push	{r7}
 8014c16:	b091      	sub	sp, #68	@ 0x44
 8014c18:	af00      	add	r7, sp, #0
 8014c1a:	60f8      	str	r0, [r7, #12]
 8014c1c:	60b9      	str	r1, [r7, #8]
 8014c1e:	4613      	mov	r3, r2
 8014c20:	80fb      	strh	r3, [r7, #6]
  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8014c22:	68fb      	ldr	r3, [r7, #12]
 8014c24:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8014c28:	2b20      	cmp	r3, #32
 8014c2a:	f040 808c 	bne.w	8014d46 <HAL_UART_Transmit_IT+0x132>
  {
    if ((pData == NULL) || (Size == 0U))
 8014c2e:	68bb      	ldr	r3, [r7, #8]
 8014c30:	2b00      	cmp	r3, #0
 8014c32:	d002      	beq.n	8014c3a <HAL_UART_Transmit_IT+0x26>
 8014c34:	88fb      	ldrh	r3, [r7, #6]
 8014c36:	2b00      	cmp	r3, #0
 8014c38:	d101      	bne.n	8014c3e <HAL_UART_Transmit_IT+0x2a>
    {
      return HAL_ERROR;
 8014c3a:	2301      	movs	r3, #1
 8014c3c:	e084      	b.n	8014d48 <HAL_UART_Transmit_IT+0x134>
    }

    __HAL_LOCK(huart);
 8014c3e:	68fb      	ldr	r3, [r7, #12]
 8014c40:	f893 3080 	ldrb.w	r3, [r3, #128]	@ 0x80
 8014c44:	2b01      	cmp	r3, #1
 8014c46:	d101      	bne.n	8014c4c <HAL_UART_Transmit_IT+0x38>
 8014c48:	2302      	movs	r3, #2
 8014c4a:	e07d      	b.n	8014d48 <HAL_UART_Transmit_IT+0x134>
 8014c4c:	68fb      	ldr	r3, [r7, #12]
 8014c4e:	2201      	movs	r2, #1
 8014c50:	f883 2080 	strb.w	r2, [r3, #128]	@ 0x80

    huart->pTxBuffPtr  = pData;
 8014c54:	68fb      	ldr	r3, [r7, #12]
 8014c56:	68ba      	ldr	r2, [r7, #8]
 8014c58:	651a      	str	r2, [r3, #80]	@ 0x50
    huart->TxXferSize  = Size;
 8014c5a:	68fb      	ldr	r3, [r7, #12]
 8014c5c:	88fa      	ldrh	r2, [r7, #6]
 8014c5e:	f8a3 2054 	strh.w	r2, [r3, #84]	@ 0x54
    huart->TxXferCount = Size;
 8014c62:	68fb      	ldr	r3, [r7, #12]
 8014c64:	88fa      	ldrh	r2, [r7, #6]
 8014c66:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56
    huart->TxISR       = NULL;
 8014c6a:	68fb      	ldr	r3, [r7, #12]
 8014c6c:	2200      	movs	r2, #0
 8014c6e:	675a      	str	r2, [r3, #116]	@ 0x74

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8014c70:	68fb      	ldr	r3, [r7, #12]
 8014c72:	2200      	movs	r2, #0
 8014c74:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8014c78:	68fb      	ldr	r3, [r7, #12]
 8014c7a:	2221      	movs	r2, #33	@ 0x21
 8014c7c:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

    /* Configure Tx interrupt processing */
    if (huart->FifoMode == UART_FIFOMODE_ENABLE)
 8014c80:	68fb      	ldr	r3, [r7, #12]
 8014c82:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8014c84:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8014c88:	d12e      	bne.n	8014ce8 <HAL_UART_Transmit_IT+0xd4>
    {
      /* Set the Tx ISR function pointer according to the data word length */
      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8014c8a:	68fb      	ldr	r3, [r7, #12]
 8014c8c:	689b      	ldr	r3, [r3, #8]
 8014c8e:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8014c92:	d107      	bne.n	8014ca4 <HAL_UART_Transmit_IT+0x90>
 8014c94:	68fb      	ldr	r3, [r7, #12]
 8014c96:	691b      	ldr	r3, [r3, #16]
 8014c98:	2b00      	cmp	r3, #0
 8014c9a:	d103      	bne.n	8014ca4 <HAL_UART_Transmit_IT+0x90>
      {
        huart->TxISR = UART_TxISR_16BIT_FIFOEN;
 8014c9c:	68fb      	ldr	r3, [r7, #12]
 8014c9e:	4a2d      	ldr	r2, [pc, #180]	@ (8014d54 <HAL_UART_Transmit_IT+0x140>)
 8014ca0:	675a      	str	r2, [r3, #116]	@ 0x74
 8014ca2:	e002      	b.n	8014caa <HAL_UART_Transmit_IT+0x96>
      }
      else
      {
        huart->TxISR = UART_TxISR_8BIT_FIFOEN;
 8014ca4:	68fb      	ldr	r3, [r7, #12]
 8014ca6:	4a2c      	ldr	r2, [pc, #176]	@ (8014d58 <HAL_UART_Transmit_IT+0x144>)
 8014ca8:	675a      	str	r2, [r3, #116]	@ 0x74
      }

      __HAL_UNLOCK(huart);
 8014caa:	68fb      	ldr	r3, [r7, #12]
 8014cac:	2200      	movs	r2, #0
 8014cae:	f883 2080 	strb.w	r2, [r3, #128]	@ 0x80

      /* Enable the TX FIFO threshold interrupt */
      ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_TXFTIE);
 8014cb2:	68fb      	ldr	r3, [r7, #12]
 8014cb4:	681b      	ldr	r3, [r3, #0]
 8014cb6:	3308      	adds	r3, #8
 8014cb8:	62bb      	str	r3, [r7, #40]	@ 0x28
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8014cba:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8014cbc:	e853 3f00 	ldrex	r3, [r3]
 8014cc0:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8014cc2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8014cc4:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 8014cc8:	63bb      	str	r3, [r7, #56]	@ 0x38
 8014cca:	68fb      	ldr	r3, [r7, #12]
 8014ccc:	681b      	ldr	r3, [r3, #0]
 8014cce:	3308      	adds	r3, #8
 8014cd0:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 8014cd2:	637a      	str	r2, [r7, #52]	@ 0x34
 8014cd4:	633b      	str	r3, [r7, #48]	@ 0x30
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8014cd6:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 8014cd8:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8014cda:	e841 2300 	strex	r3, r2, [r1]
 8014cde:	62fb      	str	r3, [r7, #44]	@ 0x2c
   return(result);
 8014ce0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8014ce2:	2b00      	cmp	r3, #0
 8014ce4:	d1e5      	bne.n	8014cb2 <HAL_UART_Transmit_IT+0x9e>
 8014ce6:	e02c      	b.n	8014d42 <HAL_UART_Transmit_IT+0x12e>
    }
    else
    {
      /* Set the Tx ISR function pointer according to the data word length */
      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8014ce8:	68fb      	ldr	r3, [r7, #12]
 8014cea:	689b      	ldr	r3, [r3, #8]
 8014cec:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8014cf0:	d107      	bne.n	8014d02 <HAL_UART_Transmit_IT+0xee>
 8014cf2:	68fb      	ldr	r3, [r7, #12]
 8014cf4:	691b      	ldr	r3, [r3, #16]
 8014cf6:	2b00      	cmp	r3, #0
 8014cf8:	d103      	bne.n	8014d02 <HAL_UART_Transmit_IT+0xee>
      {
        huart->TxISR = UART_TxISR_16BIT;
 8014cfa:	68fb      	ldr	r3, [r7, #12]
 8014cfc:	4a17      	ldr	r2, [pc, #92]	@ (8014d5c <HAL_UART_Transmit_IT+0x148>)
 8014cfe:	675a      	str	r2, [r3, #116]	@ 0x74
 8014d00:	e002      	b.n	8014d08 <HAL_UART_Transmit_IT+0xf4>
      }
      else
      {
        huart->TxISR = UART_TxISR_8BIT;
 8014d02:	68fb      	ldr	r3, [r7, #12]
 8014d04:	4a16      	ldr	r2, [pc, #88]	@ (8014d60 <HAL_UART_Transmit_IT+0x14c>)
 8014d06:	675a      	str	r2, [r3, #116]	@ 0x74
      }

      __HAL_UNLOCK(huart);
 8014d08:	68fb      	ldr	r3, [r7, #12]
 8014d0a:	2200      	movs	r2, #0
 8014d0c:	f883 2080 	strb.w	r2, [r3, #128]	@ 0x80

      /* Enable the Transmit Data Register Empty interrupt */
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_TXEIE_TXFNFIE);
 8014d10:	68fb      	ldr	r3, [r7, #12]
 8014d12:	681b      	ldr	r3, [r3, #0]
 8014d14:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8014d16:	697b      	ldr	r3, [r7, #20]
 8014d18:	e853 3f00 	ldrex	r3, [r3]
 8014d1c:	613b      	str	r3, [r7, #16]
   return(result);
 8014d1e:	693b      	ldr	r3, [r7, #16]
 8014d20:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8014d24:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8014d26:	68fb      	ldr	r3, [r7, #12]
 8014d28:	681b      	ldr	r3, [r3, #0]
 8014d2a:	461a      	mov	r2, r3
 8014d2c:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8014d2e:	623b      	str	r3, [r7, #32]
 8014d30:	61fa      	str	r2, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8014d32:	69f9      	ldr	r1, [r7, #28]
 8014d34:	6a3a      	ldr	r2, [r7, #32]
 8014d36:	e841 2300 	strex	r3, r2, [r1]
 8014d3a:	61bb      	str	r3, [r7, #24]
   return(result);
 8014d3c:	69bb      	ldr	r3, [r7, #24]
 8014d3e:	2b00      	cmp	r3, #0
 8014d40:	d1e6      	bne.n	8014d10 <HAL_UART_Transmit_IT+0xfc>
    }

    return HAL_OK;
 8014d42:	2300      	movs	r3, #0
 8014d44:	e000      	b.n	8014d48 <HAL_UART_Transmit_IT+0x134>
  }
  else
  {
    return HAL_BUSY;
 8014d46:	2302      	movs	r3, #2
  }
}
 8014d48:	4618      	mov	r0, r3
 8014d4a:	3744      	adds	r7, #68	@ 0x44
 8014d4c:	46bd      	mov	sp, r7
 8014d4e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8014d52:	4770      	bx	lr
 8014d54:	08016741 	.word	0x08016741
 8014d58:	08016661 	.word	0x08016661
 8014d5c:	0801659f 	.word	0x0801659f
 8014d60:	080164e7 	.word	0x080164e7

08014d64 <HAL_UART_Receive_IT>:
  * @param pData Pointer to data buffer (u8 or u16 data elements).
  * @param Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8014d64:	b580      	push	{r7, lr}
 8014d66:	b08a      	sub	sp, #40	@ 0x28
 8014d68:	af00      	add	r7, sp, #0
 8014d6a:	60f8      	str	r0, [r7, #12]
 8014d6c:	60b9      	str	r1, [r7, #8]
 8014d6e:	4613      	mov	r3, r2
 8014d70:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8014d72:	68fb      	ldr	r3, [r7, #12]
 8014d74:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8014d78:	2b20      	cmp	r3, #32
 8014d7a:	d142      	bne.n	8014e02 <HAL_UART_Receive_IT+0x9e>
  {
    if ((pData == NULL) || (Size == 0U))
 8014d7c:	68bb      	ldr	r3, [r7, #8]
 8014d7e:	2b00      	cmp	r3, #0
 8014d80:	d002      	beq.n	8014d88 <HAL_UART_Receive_IT+0x24>
 8014d82:	88fb      	ldrh	r3, [r7, #6]
 8014d84:	2b00      	cmp	r3, #0
 8014d86:	d101      	bne.n	8014d8c <HAL_UART_Receive_IT+0x28>
    {
      return HAL_ERROR;
 8014d88:	2301      	movs	r3, #1
 8014d8a:	e03b      	b.n	8014e04 <HAL_UART_Receive_IT+0xa0>
    }

    __HAL_LOCK(huart);
 8014d8c:	68fb      	ldr	r3, [r7, #12]
 8014d8e:	f893 3080 	ldrb.w	r3, [r3, #128]	@ 0x80
 8014d92:	2b01      	cmp	r3, #1
 8014d94:	d101      	bne.n	8014d9a <HAL_UART_Receive_IT+0x36>
 8014d96:	2302      	movs	r3, #2
 8014d98:	e034      	b.n	8014e04 <HAL_UART_Receive_IT+0xa0>
 8014d9a:	68fb      	ldr	r3, [r7, #12]
 8014d9c:	2201      	movs	r2, #1
 8014d9e:	f883 2080 	strb.w	r2, [r3, #128]	@ 0x80

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8014da2:	68fb      	ldr	r3, [r7, #12]
 8014da4:	2200      	movs	r2, #0
 8014da6:	66da      	str	r2, [r3, #108]	@ 0x6c

    if (!(IS_LPUART_INSTANCE(huart->Instance)))
 8014da8:	68fb      	ldr	r3, [r7, #12]
 8014daa:	681b      	ldr	r3, [r3, #0]
 8014dac:	4a17      	ldr	r2, [pc, #92]	@ (8014e0c <HAL_UART_Receive_IT+0xa8>)
 8014dae:	4293      	cmp	r3, r2
 8014db0:	d01f      	beq.n	8014df2 <HAL_UART_Receive_IT+0x8e>
    {
      /* Check that USART RTOEN bit is set */
      if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 8014db2:	68fb      	ldr	r3, [r7, #12]
 8014db4:	681b      	ldr	r3, [r3, #0]
 8014db6:	685b      	ldr	r3, [r3, #4]
 8014db8:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8014dbc:	2b00      	cmp	r3, #0
 8014dbe:	d018      	beq.n	8014df2 <HAL_UART_Receive_IT+0x8e>
      {
        /* Enable the UART Receiver Timeout Interrupt */
        ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 8014dc0:	68fb      	ldr	r3, [r7, #12]
 8014dc2:	681b      	ldr	r3, [r3, #0]
 8014dc4:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8014dc6:	697b      	ldr	r3, [r7, #20]
 8014dc8:	e853 3f00 	ldrex	r3, [r3]
 8014dcc:	613b      	str	r3, [r7, #16]
   return(result);
 8014dce:	693b      	ldr	r3, [r7, #16]
 8014dd0:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 8014dd4:	627b      	str	r3, [r7, #36]	@ 0x24
 8014dd6:	68fb      	ldr	r3, [r7, #12]
 8014dd8:	681b      	ldr	r3, [r3, #0]
 8014dda:	461a      	mov	r2, r3
 8014ddc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8014dde:	623b      	str	r3, [r7, #32]
 8014de0:	61fa      	str	r2, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8014de2:	69f9      	ldr	r1, [r7, #28]
 8014de4:	6a3a      	ldr	r2, [r7, #32]
 8014de6:	e841 2300 	strex	r3, r2, [r1]
 8014dea:	61bb      	str	r3, [r7, #24]
   return(result);
 8014dec:	69bb      	ldr	r3, [r7, #24]
 8014dee:	2b00      	cmp	r3, #0
 8014df0:	d1e6      	bne.n	8014dc0 <HAL_UART_Receive_IT+0x5c>
      }
    }

    return (UART_Start_Receive_IT(huart, pData, Size));
 8014df2:	88fb      	ldrh	r3, [r7, #6]
 8014df4:	461a      	mov	r2, r3
 8014df6:	68b9      	ldr	r1, [r7, #8]
 8014df8:	68f8      	ldr	r0, [r7, #12]
 8014dfa:	f001 f94b 	bl	8016094 <UART_Start_Receive_IT>
 8014dfe:	4603      	mov	r3, r0
 8014e00:	e000      	b.n	8014e04 <HAL_UART_Receive_IT+0xa0>
  }
  else
  {
    return HAL_BUSY;
 8014e02:	2302      	movs	r3, #2
  }
}
 8014e04:	4618      	mov	r0, r3
 8014e06:	3728      	adds	r7, #40	@ 0x28
 8014e08:	46bd      	mov	sp, r7
 8014e0a:	bd80      	pop	{r7, pc}
 8014e0c:	40008000 	.word	0x40008000

08014e10 <HAL_UART_Abort_IT>:
  * @note   This procedure is executed in Interrupt mode, meaning that abort procedure could be
  *         considered as completed only when user abort complete callback is executed (not when exiting function).
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Abort_IT(UART_HandleTypeDef *huart)
{
 8014e10:	b580      	push	{r7, lr}
 8014e12:	b0a2      	sub	sp, #136	@ 0x88
 8014e14:	af00      	add	r7, sp, #0
 8014e16:	6078      	str	r0, [r7, #4]
  uint32_t abortcplt = 1U;
 8014e18:	2301      	movs	r3, #1
 8014e1a:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84

  /* Disable interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_PEIE | USART_CR1_TCIE | USART_CR1_RXNEIE_RXFNEIE |
 8014e1e:	687b      	ldr	r3, [r7, #4]
 8014e20:	681b      	ldr	r3, [r3, #0]
 8014e22:	663b      	str	r3, [r7, #96]	@ 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8014e24:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8014e26:	e853 3f00 	ldrex	r3, [r3]
 8014e2a:	65fb      	str	r3, [r7, #92]	@ 0x5c
   return(result);
 8014e2c:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8014e2e:	f423 73f0 	bic.w	r3, r3, #480	@ 0x1e0
 8014e32:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 8014e36:	687b      	ldr	r3, [r7, #4]
 8014e38:	681b      	ldr	r3, [r3, #0]
 8014e3a:	461a      	mov	r2, r3
 8014e3c:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 8014e40:	66fb      	str	r3, [r7, #108]	@ 0x6c
 8014e42:	66ba      	str	r2, [r7, #104]	@ 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8014e44:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 8014e46:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 8014e48:	e841 2300 	strex	r3, r2, [r1]
 8014e4c:	667b      	str	r3, [r7, #100]	@ 0x64
   return(result);
 8014e4e:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8014e50:	2b00      	cmp	r3, #0
 8014e52:	d1e4      	bne.n	8014e1e <HAL_UART_Abort_IT+0xe>
                                          USART_CR1_TXEIE_TXFNFIE));
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE | USART_CR3_TXFTIE));
 8014e54:	687b      	ldr	r3, [r7, #4]
 8014e56:	681b      	ldr	r3, [r3, #0]
 8014e58:	3308      	adds	r3, #8
 8014e5a:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8014e5c:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8014e5e:	e853 3f00 	ldrex	r3, [r3]
 8014e62:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 8014e64:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8014e66:	f023 5384 	bic.w	r3, r3, #276824064	@ 0x10800000
 8014e6a:	f023 0301 	bic.w	r3, r3, #1
 8014e6e:	67fb      	str	r3, [r7, #124]	@ 0x7c
 8014e70:	687b      	ldr	r3, [r7, #4]
 8014e72:	681b      	ldr	r3, [r3, #0]
 8014e74:	3308      	adds	r3, #8
 8014e76:	6ffa      	ldr	r2, [r7, #124]	@ 0x7c
 8014e78:	65ba      	str	r2, [r7, #88]	@ 0x58
 8014e7a:	657b      	str	r3, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8014e7c:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 8014e7e:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8014e80:	e841 2300 	strex	r3, r2, [r1]
 8014e84:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 8014e86:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8014e88:	2b00      	cmp	r3, #0
 8014e8a:	d1e3      	bne.n	8014e54 <HAL_UART_Abort_IT+0x44>

  /* If Reception till IDLE event was ongoing, disable IDLEIE interrupt */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8014e8c:	687b      	ldr	r3, [r7, #4]
 8014e8e:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8014e90:	2b01      	cmp	r3, #1
 8014e92:	d118      	bne.n	8014ec6 <HAL_UART_Abort_IT+0xb6>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_IDLEIE));
 8014e94:	687b      	ldr	r3, [r7, #4]
 8014e96:	681b      	ldr	r3, [r3, #0]
 8014e98:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8014e9a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8014e9c:	e853 3f00 	ldrex	r3, [r3]
 8014ea0:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8014ea2:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8014ea4:	f023 0310 	bic.w	r3, r3, #16
 8014ea8:	67bb      	str	r3, [r7, #120]	@ 0x78
 8014eaa:	687b      	ldr	r3, [r7, #4]
 8014eac:	681b      	ldr	r3, [r3, #0]
 8014eae:	461a      	mov	r2, r3
 8014eb0:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8014eb2:	647b      	str	r3, [r7, #68]	@ 0x44
 8014eb4:	643a      	str	r2, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8014eb6:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8014eb8:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8014eba:	e841 2300 	strex	r3, r2, [r1]
 8014ebe:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8014ec0:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8014ec2:	2b00      	cmp	r3, #0
 8014ec4:	d1e6      	bne.n	8014e94 <HAL_UART_Abort_IT+0x84>
  }

  /* If DMA Tx and/or DMA Rx Handles are associated to UART Handle, DMA Abort complete callbacks should be initialised
     before any call to DMA Abort functions */
  /* DMA Tx Handle is valid */
  if (huart->hdmatx != NULL)
 8014ec6:	687b      	ldr	r3, [r7, #4]
 8014ec8:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8014eca:	2b00      	cmp	r3, #0
 8014ecc:	d00f      	beq.n	8014eee <HAL_UART_Abort_IT+0xde>
  {
    /* Set DMA Abort Complete callback if UART DMA Tx request if enabled.
       Otherwise, set it to NULL */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT))
 8014ece:	687b      	ldr	r3, [r7, #4]
 8014ed0:	681b      	ldr	r3, [r3, #0]
 8014ed2:	689b      	ldr	r3, [r3, #8]
 8014ed4:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8014ed8:	2b80      	cmp	r3, #128	@ 0x80
 8014eda:	d104      	bne.n	8014ee6 <HAL_UART_Abort_IT+0xd6>
    {
      huart->hdmatx->XferAbortCallback = UART_DMATxAbortCallback;
 8014edc:	687b      	ldr	r3, [r7, #4]
 8014ede:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8014ee0:	4a64      	ldr	r2, [pc, #400]	@ (8015074 <HAL_UART_Abort_IT+0x264>)
 8014ee2:	639a      	str	r2, [r3, #56]	@ 0x38
 8014ee4:	e003      	b.n	8014eee <HAL_UART_Abort_IT+0xde>
    }
    else
    {
      huart->hdmatx->XferAbortCallback = NULL;
 8014ee6:	687b      	ldr	r3, [r7, #4]
 8014ee8:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8014eea:	2200      	movs	r2, #0
 8014eec:	639a      	str	r2, [r3, #56]	@ 0x38
    }
  }
  /* DMA Rx Handle is valid */
  if (huart->hdmarx != NULL)
 8014eee:	687b      	ldr	r3, [r7, #4]
 8014ef0:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8014ef2:	2b00      	cmp	r3, #0
 8014ef4:	d00f      	beq.n	8014f16 <HAL_UART_Abort_IT+0x106>
  {
    /* Set DMA Abort Complete callback if UART DMA Rx request if enabled.
       Otherwise, set it to NULL */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8014ef6:	687b      	ldr	r3, [r7, #4]
 8014ef8:	681b      	ldr	r3, [r3, #0]
 8014efa:	689b      	ldr	r3, [r3, #8]
 8014efc:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8014f00:	2b40      	cmp	r3, #64	@ 0x40
 8014f02:	d104      	bne.n	8014f0e <HAL_UART_Abort_IT+0xfe>
    {
      huart->hdmarx->XferAbortCallback = UART_DMARxAbortCallback;
 8014f04:	687b      	ldr	r3, [r7, #4]
 8014f06:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8014f08:	4a5b      	ldr	r2, [pc, #364]	@ (8015078 <HAL_UART_Abort_IT+0x268>)
 8014f0a:	639a      	str	r2, [r3, #56]	@ 0x38
 8014f0c:	e003      	b.n	8014f16 <HAL_UART_Abort_IT+0x106>
    }
    else
    {
      huart->hdmarx->XferAbortCallback = NULL;
 8014f0e:	687b      	ldr	r3, [r7, #4]
 8014f10:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8014f12:	2200      	movs	r2, #0
 8014f14:	639a      	str	r2, [r3, #56]	@ 0x38
    }
  }

  /* Abort the UART DMA Tx channel if enabled */
  if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT))
 8014f16:	687b      	ldr	r3, [r7, #4]
 8014f18:	681b      	ldr	r3, [r3, #0]
 8014f1a:	689b      	ldr	r3, [r3, #8]
 8014f1c:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8014f20:	2b80      	cmp	r3, #128	@ 0x80
 8014f22:	d12d      	bne.n	8014f80 <HAL_UART_Abort_IT+0x170>
  {
    /* Disable DMA Tx at UART level */
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 8014f24:	687b      	ldr	r3, [r7, #4]
 8014f26:	681b      	ldr	r3, [r3, #0]
 8014f28:	3308      	adds	r3, #8
 8014f2a:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8014f2c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8014f2e:	e853 3f00 	ldrex	r3, [r3]
 8014f32:	623b      	str	r3, [r7, #32]
   return(result);
 8014f34:	6a3b      	ldr	r3, [r7, #32]
 8014f36:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8014f3a:	677b      	str	r3, [r7, #116]	@ 0x74
 8014f3c:	687b      	ldr	r3, [r7, #4]
 8014f3e:	681b      	ldr	r3, [r3, #0]
 8014f40:	3308      	adds	r3, #8
 8014f42:	6f7a      	ldr	r2, [r7, #116]	@ 0x74
 8014f44:	633a      	str	r2, [r7, #48]	@ 0x30
 8014f46:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8014f48:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8014f4a:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8014f4c:	e841 2300 	strex	r3, r2, [r1]
 8014f50:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8014f52:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8014f54:	2b00      	cmp	r3, #0
 8014f56:	d1e5      	bne.n	8014f24 <HAL_UART_Abort_IT+0x114>

    /* Abort the UART DMA Tx channel : use non blocking DMA Abort API (callback) */
    if (huart->hdmatx != NULL)
 8014f58:	687b      	ldr	r3, [r7, #4]
 8014f5a:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8014f5c:	2b00      	cmp	r3, #0
 8014f5e:	d00f      	beq.n	8014f80 <HAL_UART_Abort_IT+0x170>
    {
      /* UART Tx DMA Abort callback has already been initialised :
         will lead to call HAL_UART_AbortCpltCallback() at end of DMA abort procedure */

      /* Abort DMA TX */
      if (HAL_DMA_Abort_IT(huart->hdmatx) != HAL_OK)
 8014f60:	687b      	ldr	r3, [r7, #4]
 8014f62:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8014f64:	4618      	mov	r0, r3
 8014f66:	f7fb ff4c 	bl	8010e02 <HAL_DMA_Abort_IT>
 8014f6a:	4603      	mov	r3, r0
 8014f6c:	2b00      	cmp	r3, #0
 8014f6e:	d004      	beq.n	8014f7a <HAL_UART_Abort_IT+0x16a>
      {
        huart->hdmatx->XferAbortCallback = NULL;
 8014f70:	687b      	ldr	r3, [r7, #4]
 8014f72:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8014f74:	2200      	movs	r2, #0
 8014f76:	639a      	str	r2, [r3, #56]	@ 0x38
 8014f78:	e002      	b.n	8014f80 <HAL_UART_Abort_IT+0x170>
      }
      else
      {
        abortcplt = 0U;
 8014f7a:	2300      	movs	r3, #0
 8014f7c:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
      }
    }
  }

  /* Abort the UART DMA Rx channel if enabled */
  if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8014f80:	687b      	ldr	r3, [r7, #4]
 8014f82:	681b      	ldr	r3, [r3, #0]
 8014f84:	689b      	ldr	r3, [r3, #8]
 8014f86:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8014f8a:	2b40      	cmp	r3, #64	@ 0x40
 8014f8c:	d130      	bne.n	8014ff0 <HAL_UART_Abort_IT+0x1e0>
  {
    /* Disable the UART DMA Rx request if enabled */
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8014f8e:	687b      	ldr	r3, [r7, #4]
 8014f90:	681b      	ldr	r3, [r3, #0]
 8014f92:	3308      	adds	r3, #8
 8014f94:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8014f96:	693b      	ldr	r3, [r7, #16]
 8014f98:	e853 3f00 	ldrex	r3, [r3]
 8014f9c:	60fb      	str	r3, [r7, #12]
   return(result);
 8014f9e:	68fb      	ldr	r3, [r7, #12]
 8014fa0:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8014fa4:	673b      	str	r3, [r7, #112]	@ 0x70
 8014fa6:	687b      	ldr	r3, [r7, #4]
 8014fa8:	681b      	ldr	r3, [r3, #0]
 8014faa:	3308      	adds	r3, #8
 8014fac:	6f3a      	ldr	r2, [r7, #112]	@ 0x70
 8014fae:	61fa      	str	r2, [r7, #28]
 8014fb0:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8014fb2:	69b9      	ldr	r1, [r7, #24]
 8014fb4:	69fa      	ldr	r2, [r7, #28]
 8014fb6:	e841 2300 	strex	r3, r2, [r1]
 8014fba:	617b      	str	r3, [r7, #20]
   return(result);
 8014fbc:	697b      	ldr	r3, [r7, #20]
 8014fbe:	2b00      	cmp	r3, #0
 8014fc0:	d1e5      	bne.n	8014f8e <HAL_UART_Abort_IT+0x17e>

    /* Abort the UART DMA Rx channel : use non blocking DMA Abort API (callback) */
    if (huart->hdmarx != NULL)
 8014fc2:	687b      	ldr	r3, [r7, #4]
 8014fc4:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8014fc6:	2b00      	cmp	r3, #0
 8014fc8:	d012      	beq.n	8014ff0 <HAL_UART_Abort_IT+0x1e0>
    {
      /* UART Rx DMA Abort callback has already been initialised :
         will lead to call HAL_UART_AbortCpltCallback() at end of DMA abort procedure */

      /* Abort DMA RX */
      if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8014fca:	687b      	ldr	r3, [r7, #4]
 8014fcc:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8014fce:	4618      	mov	r0, r3
 8014fd0:	f7fb ff17 	bl	8010e02 <HAL_DMA_Abort_IT>
 8014fd4:	4603      	mov	r3, r0
 8014fd6:	2b00      	cmp	r3, #0
 8014fd8:	d007      	beq.n	8014fea <HAL_UART_Abort_IT+0x1da>
      {
        huart->hdmarx->XferAbortCallback = NULL;
 8014fda:	687b      	ldr	r3, [r7, #4]
 8014fdc:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8014fde:	2200      	movs	r2, #0
 8014fe0:	639a      	str	r2, [r3, #56]	@ 0x38
        abortcplt = 1U;
 8014fe2:	2301      	movs	r3, #1
 8014fe4:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 8014fe8:	e002      	b.n	8014ff0 <HAL_UART_Abort_IT+0x1e0>
      }
      else
      {
        abortcplt = 0U;
 8014fea:	2300      	movs	r3, #0
 8014fec:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
      }
    }
  }

  /* if no DMA abort complete callback execution is required => call user Abort Complete callback */
  if (abortcplt == 1U)
 8014ff0:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8014ff4:	2b01      	cmp	r3, #1
 8014ff6:	d138      	bne.n	801506a <HAL_UART_Abort_IT+0x25a>
  {
    /* Reset Tx and Rx transfer counters */
    huart->TxXferCount = 0U;
 8014ff8:	687b      	ldr	r3, [r7, #4]
 8014ffa:	2200      	movs	r2, #0
 8014ffc:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56
    huart->RxXferCount = 0U;
 8015000:	687b      	ldr	r3, [r7, #4]
 8015002:	2200      	movs	r2, #0
 8015004:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e

    /* Clear ISR function pointers */
    huart->RxISR = NULL;
 8015008:	687b      	ldr	r3, [r7, #4]
 801500a:	2200      	movs	r2, #0
 801500c:	671a      	str	r2, [r3, #112]	@ 0x70
    huart->TxISR = NULL;
 801500e:	687b      	ldr	r3, [r7, #4]
 8015010:	2200      	movs	r2, #0
 8015012:	675a      	str	r2, [r3, #116]	@ 0x74

    /* Reset errorCode */
    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8015014:	687b      	ldr	r3, [r7, #4]
 8015016:	2200      	movs	r2, #0
 8015018:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

    /* Clear the Error flags in the ICR register */
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF | UART_CLEAR_NEF | UART_CLEAR_PEF | UART_CLEAR_FEF);
 801501c:	687b      	ldr	r3, [r7, #4]
 801501e:	681b      	ldr	r3, [r3, #0]
 8015020:	220f      	movs	r2, #15
 8015022:	621a      	str	r2, [r3, #32]

    /* Flush the whole TX FIFO (if needed) */
    if (huart->FifoMode == UART_FIFOMODE_ENABLE)
 8015024:	687b      	ldr	r3, [r7, #4]
 8015026:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8015028:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 801502c:	d107      	bne.n	801503e <HAL_UART_Abort_IT+0x22e>
    {
      __HAL_UART_SEND_REQ(huart, UART_TXDATA_FLUSH_REQUEST);
 801502e:	687b      	ldr	r3, [r7, #4]
 8015030:	681b      	ldr	r3, [r3, #0]
 8015032:	699a      	ldr	r2, [r3, #24]
 8015034:	687b      	ldr	r3, [r7, #4]
 8015036:	681b      	ldr	r3, [r3, #0]
 8015038:	f042 0210 	orr.w	r2, r2, #16
 801503c:	619a      	str	r2, [r3, #24]
    }

    /* Discard the received data */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 801503e:	687b      	ldr	r3, [r7, #4]
 8015040:	681b      	ldr	r3, [r3, #0]
 8015042:	699a      	ldr	r2, [r3, #24]
 8015044:	687b      	ldr	r3, [r7, #4]
 8015046:	681b      	ldr	r3, [r3, #0]
 8015048:	f042 0208 	orr.w	r2, r2, #8
 801504c:	619a      	str	r2, [r3, #24]

    /* Restore huart->gState and huart->RxState to Ready */
    huart->gState  = HAL_UART_STATE_READY;
 801504e:	687b      	ldr	r3, [r7, #4]
 8015050:	2220      	movs	r2, #32
 8015052:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    huart->RxState = HAL_UART_STATE_READY;
 8015056:	687b      	ldr	r3, [r7, #4]
 8015058:	2220      	movs	r2, #32
 801505a:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 801505e:	687b      	ldr	r3, [r7, #4]
 8015060:	2200      	movs	r2, #0
 8015062:	66da      	str	r2, [r3, #108]	@ 0x6c
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Abort complete callback */
    huart->AbortCpltCallback(huart);
#else
    /* Call legacy weak Abort complete callback */
    HAL_UART_AbortCpltCallback(huart);
 8015064:	6878      	ldr	r0, [r7, #4]
 8015066:	f000 fb2b 	bl	80156c0 <HAL_UART_AbortCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }

  return HAL_OK;
 801506a:	2300      	movs	r3, #0
}
 801506c:	4618      	mov	r0, r3
 801506e:	3788      	adds	r7, #136	@ 0x88
 8015070:	46bd      	mov	sp, r7
 8015072:	bd80      	pop	{r7, pc}
 8015074:	080163e1 	.word	0x080163e1
 8015078:	08016469 	.word	0x08016469

0801507c <HAL_UART_IRQHandler>:
  * @brief Handle UART interrupt request.
  * @param huart UART handle.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 801507c:	b580      	push	{r7, lr}
 801507e:	b0ba      	sub	sp, #232	@ 0xe8
 8015080:	af00      	add	r7, sp, #0
 8015082:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->ISR);
 8015084:	687b      	ldr	r3, [r7, #4]
 8015086:	681b      	ldr	r3, [r3, #0]
 8015088:	69db      	ldr	r3, [r3, #28]
 801508a:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 801508e:	687b      	ldr	r3, [r7, #4]
 8015090:	681b      	ldr	r3, [r3, #0]
 8015092:	681b      	ldr	r3, [r3, #0]
 8015094:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8015098:	687b      	ldr	r3, [r7, #4]
 801509a:	681b      	ldr	r3, [r3, #0]
 801509c:	689b      	ldr	r3, [r3, #8]
 801509e:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc

  uint32_t errorflags;
  uint32_t errorcode;

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_ISR_PE | USART_ISR_FE | USART_ISR_ORE | USART_ISR_NE | USART_ISR_RTOF));
 80150a2:	f8d7 20e4 	ldr.w	r2, [r7, #228]	@ 0xe4
 80150a6:	f640 030f 	movw	r3, #2063	@ 0x80f
 80150aa:	4013      	ands	r3, r2
 80150ac:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  if (errorflags == 0U)
 80150b0:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 80150b4:	2b00      	cmp	r3, #0
 80150b6:	d11b      	bne.n	80150f0 <HAL_UART_IRQHandler+0x74>
  {
    /* UART in mode Receiver ---------------------------------------------------*/
    if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
 80150b8:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80150bc:	f003 0320 	and.w	r3, r3, #32
 80150c0:	2b00      	cmp	r3, #0
 80150c2:	d015      	beq.n	80150f0 <HAL_UART_IRQHandler+0x74>
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
 80150c4:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80150c8:	f003 0320 	and.w	r3, r3, #32
 80150cc:	2b00      	cmp	r3, #0
 80150ce:	d105      	bne.n	80150dc <HAL_UART_IRQHandler+0x60>
            || ((cr3its & USART_CR3_RXFTIE) != 0U)))
 80150d0:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 80150d4:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80150d8:	2b00      	cmp	r3, #0
 80150da:	d009      	beq.n	80150f0 <HAL_UART_IRQHandler+0x74>
    {
      if (huart->RxISR != NULL)
 80150dc:	687b      	ldr	r3, [r7, #4]
 80150de:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80150e0:	2b00      	cmp	r3, #0
 80150e2:	f000 82d6 	beq.w	8015692 <HAL_UART_IRQHandler+0x616>
      {
        huart->RxISR(huart);
 80150e6:	687b      	ldr	r3, [r7, #4]
 80150e8:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80150ea:	6878      	ldr	r0, [r7, #4]
 80150ec:	4798      	blx	r3
      }
      return;
 80150ee:	e2d0      	b.n	8015692 <HAL_UART_IRQHandler+0x616>
    }
  }

  /* If some errors occur */
  if ((errorflags != 0U)
 80150f0:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 80150f4:	2b00      	cmp	r3, #0
 80150f6:	f000 811f 	beq.w	8015338 <HAL_UART_IRQHandler+0x2bc>
      && ((((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)
 80150fa:	f8d7 20dc 	ldr.w	r2, [r7, #220]	@ 0xdc
 80150fe:	4b8b      	ldr	r3, [pc, #556]	@ (801532c <HAL_UART_IRQHandler+0x2b0>)
 8015100:	4013      	ands	r3, r2
 8015102:	2b00      	cmp	r3, #0
 8015104:	d106      	bne.n	8015114 <HAL_UART_IRQHandler+0x98>
           || ((cr1its & (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U))))
 8015106:	f8d7 20e0 	ldr.w	r2, [r7, #224]	@ 0xe0
 801510a:	4b89      	ldr	r3, [pc, #548]	@ (8015330 <HAL_UART_IRQHandler+0x2b4>)
 801510c:	4013      	ands	r3, r2
 801510e:	2b00      	cmp	r3, #0
 8015110:	f000 8112 	beq.w	8015338 <HAL_UART_IRQHandler+0x2bc>
  {
    /* UART parity error interrupt occurred -------------------------------------*/
    if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 8015114:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8015118:	f003 0301 	and.w	r3, r3, #1
 801511c:	2b00      	cmp	r3, #0
 801511e:	d011      	beq.n	8015144 <HAL_UART_IRQHandler+0xc8>
 8015120:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8015124:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8015128:	2b00      	cmp	r3, #0
 801512a:	d00b      	beq.n	8015144 <HAL_UART_IRQHandler+0xc8>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 801512c:	687b      	ldr	r3, [r7, #4]
 801512e:	681b      	ldr	r3, [r3, #0]
 8015130:	2201      	movs	r2, #1
 8015132:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8015134:	687b      	ldr	r3, [r7, #4]
 8015136:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 801513a:	f043 0201 	orr.w	r2, r3, #1
 801513e:	687b      	ldr	r3, [r7, #4]
 8015140:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
    }

    /* UART frame error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8015144:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8015148:	f003 0302 	and.w	r3, r3, #2
 801514c:	2b00      	cmp	r3, #0
 801514e:	d011      	beq.n	8015174 <HAL_UART_IRQHandler+0xf8>
 8015150:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8015154:	f003 0301 	and.w	r3, r3, #1
 8015158:	2b00      	cmp	r3, #0
 801515a:	d00b      	beq.n	8015174 <HAL_UART_IRQHandler+0xf8>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 801515c:	687b      	ldr	r3, [r7, #4]
 801515e:	681b      	ldr	r3, [r3, #0]
 8015160:	2202      	movs	r2, #2
 8015162:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8015164:	687b      	ldr	r3, [r7, #4]
 8015166:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 801516a:	f043 0204 	orr.w	r2, r3, #4
 801516e:	687b      	ldr	r3, [r7, #4]
 8015170:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
    }

    /* UART noise error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8015174:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8015178:	f003 0304 	and.w	r3, r3, #4
 801517c:	2b00      	cmp	r3, #0
 801517e:	d011      	beq.n	80151a4 <HAL_UART_IRQHandler+0x128>
 8015180:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8015184:	f003 0301 	and.w	r3, r3, #1
 8015188:	2b00      	cmp	r3, #0
 801518a:	d00b      	beq.n	80151a4 <HAL_UART_IRQHandler+0x128>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 801518c:	687b      	ldr	r3, [r7, #4]
 801518e:	681b      	ldr	r3, [r3, #0]
 8015190:	2204      	movs	r2, #4
 8015192:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8015194:	687b      	ldr	r3, [r7, #4]
 8015196:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 801519a:	f043 0202 	orr.w	r2, r3, #2
 801519e:	687b      	ldr	r3, [r7, #4]
 80151a0:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
    }

    /* UART Over-Run interrupt occurred -----------------------------------------*/
    if (((isrflags & USART_ISR_ORE) != 0U)
 80151a4:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80151a8:	f003 0308 	and.w	r3, r3, #8
 80151ac:	2b00      	cmp	r3, #0
 80151ae:	d017      	beq.n	80151e0 <HAL_UART_IRQHandler+0x164>
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U) ||
 80151b0:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80151b4:	f003 0320 	and.w	r3, r3, #32
 80151b8:	2b00      	cmp	r3, #0
 80151ba:	d105      	bne.n	80151c8 <HAL_UART_IRQHandler+0x14c>
            ((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)))
 80151bc:	f8d7 20dc 	ldr.w	r2, [r7, #220]	@ 0xdc
 80151c0:	4b5a      	ldr	r3, [pc, #360]	@ (801532c <HAL_UART_IRQHandler+0x2b0>)
 80151c2:	4013      	ands	r3, r2
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U) ||
 80151c4:	2b00      	cmp	r3, #0
 80151c6:	d00b      	beq.n	80151e0 <HAL_UART_IRQHandler+0x164>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 80151c8:	687b      	ldr	r3, [r7, #4]
 80151ca:	681b      	ldr	r3, [r3, #0]
 80151cc:	2208      	movs	r2, #8
 80151ce:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 80151d0:	687b      	ldr	r3, [r7, #4]
 80151d2:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 80151d6:	f043 0208 	orr.w	r2, r3, #8
 80151da:	687b      	ldr	r3, [r7, #4]
 80151dc:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
    }

    /* UART Receiver Timeout interrupt occurred ---------------------------------*/
    if (((isrflags & USART_ISR_RTOF) != 0U) && ((cr1its & USART_CR1_RTOIE) != 0U))
 80151e0:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80151e4:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 80151e8:	2b00      	cmp	r3, #0
 80151ea:	d012      	beq.n	8015212 <HAL_UART_IRQHandler+0x196>
 80151ec:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80151f0:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 80151f4:	2b00      	cmp	r3, #0
 80151f6:	d00c      	beq.n	8015212 <HAL_UART_IRQHandler+0x196>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 80151f8:	687b      	ldr	r3, [r7, #4]
 80151fa:	681b      	ldr	r3, [r3, #0]
 80151fc:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8015200:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_RTO;
 8015202:	687b      	ldr	r3, [r7, #4]
 8015204:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8015208:	f043 0220 	orr.w	r2, r3, #32
 801520c:	687b      	ldr	r3, [r7, #4]
 801520e:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
    }

    /* Call UART Error Call back function if need be ----------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8015212:	687b      	ldr	r3, [r7, #4]
 8015214:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8015218:	2b00      	cmp	r3, #0
 801521a:	f000 823c 	beq.w	8015696 <HAL_UART_IRQHandler+0x61a>
    {
      /* UART in mode Receiver --------------------------------------------------*/
      if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
 801521e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8015222:	f003 0320 	and.w	r3, r3, #32
 8015226:	2b00      	cmp	r3, #0
 8015228:	d013      	beq.n	8015252 <HAL_UART_IRQHandler+0x1d6>
          && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
 801522a:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 801522e:	f003 0320 	and.w	r3, r3, #32
 8015232:	2b00      	cmp	r3, #0
 8015234:	d105      	bne.n	8015242 <HAL_UART_IRQHandler+0x1c6>
              || ((cr3its & USART_CR3_RXFTIE) != 0U)))
 8015236:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 801523a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 801523e:	2b00      	cmp	r3, #0
 8015240:	d007      	beq.n	8015252 <HAL_UART_IRQHandler+0x1d6>
      {
        if (huart->RxISR != NULL)
 8015242:	687b      	ldr	r3, [r7, #4]
 8015244:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8015246:	2b00      	cmp	r3, #0
 8015248:	d003      	beq.n	8015252 <HAL_UART_IRQHandler+0x1d6>
        {
          huart->RxISR(huart);
 801524a:	687b      	ldr	r3, [r7, #4]
 801524c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 801524e:	6878      	ldr	r0, [r7, #4]
 8015250:	4798      	blx	r3
      /* If Error is to be considered as blocking :
          - Receiver Timeout error in Reception
          - Overrun error in Reception
          - any error occurs in DMA mode reception
      */
      errorcode = huart->ErrorCode;
 8015252:	687b      	ldr	r3, [r7, #4]
 8015254:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8015258:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 801525c:	687b      	ldr	r3, [r7, #4]
 801525e:	681b      	ldr	r3, [r3, #0]
 8015260:	689b      	ldr	r3, [r3, #8]
 8015262:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8015266:	2b40      	cmp	r3, #64	@ 0x40
 8015268:	d005      	beq.n	8015276 <HAL_UART_IRQHandler+0x1fa>
          ((errorcode & (HAL_UART_ERROR_RTO | HAL_UART_ERROR_ORE)) != 0U))
 801526a:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 801526e:	f003 0328 	and.w	r3, r3, #40	@ 0x28
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 8015272:	2b00      	cmp	r3, #0
 8015274:	d04f      	beq.n	8015316 <HAL_UART_IRQHandler+0x29a>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 8015276:	6878      	ldr	r0, [r7, #4]
 8015278:	f001 f836 	bl	80162e8 <UART_EndRxTransfer>

        /* Abort the UART DMA Rx channel if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 801527c:	687b      	ldr	r3, [r7, #4]
 801527e:	681b      	ldr	r3, [r3, #0]
 8015280:	689b      	ldr	r3, [r3, #8]
 8015282:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8015286:	2b40      	cmp	r3, #64	@ 0x40
 8015288:	d141      	bne.n	801530e <HAL_UART_IRQHandler+0x292>
        {
          /* Disable the UART DMA Rx request if enabled */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 801528a:	687b      	ldr	r3, [r7, #4]
 801528c:	681b      	ldr	r3, [r3, #0]
 801528e:	3308      	adds	r3, #8
 8015290:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8015294:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8015298:	e853 3f00 	ldrex	r3, [r3]
 801529c:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
   return(result);
 80152a0:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 80152a4:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 80152a8:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 80152ac:	687b      	ldr	r3, [r7, #4]
 80152ae:	681b      	ldr	r3, [r3, #0]
 80152b0:	3308      	adds	r3, #8
 80152b2:	f8d7 20d0 	ldr.w	r2, [r7, #208]	@ 0xd0
 80152b6:	f8c7 20a8 	str.w	r2, [r7, #168]	@ 0xa8
 80152ba:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80152be:	f8d7 10a4 	ldr.w	r1, [r7, #164]	@ 0xa4
 80152c2:	f8d7 20a8 	ldr.w	r2, [r7, #168]	@ 0xa8
 80152c6:	e841 2300 	strex	r3, r2, [r1]
 80152ca:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
   return(result);
 80152ce:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 80152d2:	2b00      	cmp	r3, #0
 80152d4:	d1d9      	bne.n	801528a <HAL_UART_IRQHandler+0x20e>

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 80152d6:	687b      	ldr	r3, [r7, #4]
 80152d8:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 80152da:	2b00      	cmp	r3, #0
 80152dc:	d013      	beq.n	8015306 <HAL_UART_IRQHandler+0x28a>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 80152de:	687b      	ldr	r3, [r7, #4]
 80152e0:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 80152e2:	4a14      	ldr	r2, [pc, #80]	@ (8015334 <HAL_UART_IRQHandler+0x2b8>)
 80152e4:	639a      	str	r2, [r3, #56]	@ 0x38

            /* Abort DMA RX */
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 80152e6:	687b      	ldr	r3, [r7, #4]
 80152e8:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 80152ea:	4618      	mov	r0, r3
 80152ec:	f7fb fd89 	bl	8010e02 <HAL_DMA_Abort_IT>
 80152f0:	4603      	mov	r3, r0
 80152f2:	2b00      	cmp	r3, #0
 80152f4:	d017      	beq.n	8015326 <HAL_UART_IRQHandler+0x2aa>
            {
              /* Call Directly huart->hdmarx->XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 80152f6:	687b      	ldr	r3, [r7, #4]
 80152f8:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 80152fa:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80152fc:	687a      	ldr	r2, [r7, #4]
 80152fe:	6fd2      	ldr	r2, [r2, #124]	@ 0x7c
 8015300:	4610      	mov	r0, r2
 8015302:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8015304:	e00f      	b.n	8015326 <HAL_UART_IRQHandler+0x2aa>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 8015306:	6878      	ldr	r0, [r7, #4]
 8015308:	f000 f9d0 	bl	80156ac <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 801530c:	e00b      	b.n	8015326 <HAL_UART_IRQHandler+0x2aa>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 801530e:	6878      	ldr	r0, [r7, #4]
 8015310:	f000 f9cc 	bl	80156ac <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8015314:	e007      	b.n	8015326 <HAL_UART_IRQHandler+0x2aa>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 8015316:	6878      	ldr	r0, [r7, #4]
 8015318:	f000 f9c8 	bl	80156ac <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 801531c:	687b      	ldr	r3, [r7, #4]
 801531e:	2200      	movs	r2, #0
 8015320:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
      }
    }
    return;
 8015324:	e1b7      	b.n	8015696 <HAL_UART_IRQHandler+0x61a>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8015326:	bf00      	nop
    return;
 8015328:	e1b5      	b.n	8015696 <HAL_UART_IRQHandler+0x61a>
 801532a:	bf00      	nop
 801532c:	10000001 	.word	0x10000001
 8015330:	04000120 	.word	0x04000120
 8015334:	080163b5 	.word	0x080163b5

  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8015338:	687b      	ldr	r3, [r7, #4]
 801533a:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 801533c:	2b01      	cmp	r3, #1
 801533e:	f040 814a 	bne.w	80155d6 <HAL_UART_IRQHandler+0x55a>
      && ((isrflags & USART_ISR_IDLE) != 0U)
 8015342:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8015346:	f003 0310 	and.w	r3, r3, #16
 801534a:	2b00      	cmp	r3, #0
 801534c:	f000 8143 	beq.w	80155d6 <HAL_UART_IRQHandler+0x55a>
      && ((cr1its & USART_ISR_IDLE) != 0U))
 8015350:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8015354:	f003 0310 	and.w	r3, r3, #16
 8015358:	2b00      	cmp	r3, #0
 801535a:	f000 813c 	beq.w	80155d6 <HAL_UART_IRQHandler+0x55a>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 801535e:	687b      	ldr	r3, [r7, #4]
 8015360:	681b      	ldr	r3, [r3, #0]
 8015362:	2210      	movs	r2, #16
 8015364:	621a      	str	r2, [r3, #32]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8015366:	687b      	ldr	r3, [r7, #4]
 8015368:	681b      	ldr	r3, [r3, #0]
 801536a:	689b      	ldr	r3, [r3, #8]
 801536c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8015370:	2b40      	cmp	r3, #64	@ 0x40
 8015372:	f040 80b5 	bne.w	80154e0 <HAL_UART_IRQHandler+0x464>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 8015376:	687b      	ldr	r3, [r7, #4]
 8015378:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 801537a:	681b      	ldr	r3, [r3, #0]
 801537c:	685b      	ldr	r3, [r3, #4]
 801537e:	f8a7 30be 	strh.w	r3, [r7, #190]	@ 0xbe
      if ((nb_remaining_rx_data > 0U)
 8015382:	f8b7 30be 	ldrh.w	r3, [r7, #190]	@ 0xbe
 8015386:	2b00      	cmp	r3, #0
 8015388:	f000 8187 	beq.w	801569a <HAL_UART_IRQHandler+0x61e>
          && (nb_remaining_rx_data < huart->RxXferSize))
 801538c:	687b      	ldr	r3, [r7, #4]
 801538e:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 8015392:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8015396:	429a      	cmp	r2, r3
 8015398:	f080 817f 	bcs.w	801569a <HAL_UART_IRQHandler+0x61e>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 801539c:	687b      	ldr	r3, [r7, #4]
 801539e:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 80153a2:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (HAL_IS_BIT_CLR(huart->hdmarx->Instance->CCR, DMA_CCR_CIRC))
 80153a6:	687b      	ldr	r3, [r7, #4]
 80153a8:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 80153aa:	681b      	ldr	r3, [r3, #0]
 80153ac:	681b      	ldr	r3, [r3, #0]
 80153ae:	f003 0320 	and.w	r3, r3, #32
 80153b2:	2b00      	cmp	r3, #0
 80153b4:	f040 8086 	bne.w	80154c4 <HAL_UART_IRQHandler+0x448>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 80153b8:	687b      	ldr	r3, [r7, #4]
 80153ba:	681b      	ldr	r3, [r3, #0]
 80153bc:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80153c0:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 80153c4:	e853 3f00 	ldrex	r3, [r3]
 80153c8:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
   return(result);
 80153cc:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 80153d0:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 80153d4:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 80153d8:	687b      	ldr	r3, [r7, #4]
 80153da:	681b      	ldr	r3, [r3, #0]
 80153dc:	461a      	mov	r2, r3
 80153de:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 80153e2:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 80153e6:	f8c7 2090 	str.w	r2, [r7, #144]	@ 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80153ea:	f8d7 1090 	ldr.w	r1, [r7, #144]	@ 0x90
 80153ee:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 80153f2:	e841 2300 	strex	r3, r2, [r1]
 80153f6:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
   return(result);
 80153fa:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 80153fe:	2b00      	cmp	r3, #0
 8015400:	d1da      	bne.n	80153b8 <HAL_UART_IRQHandler+0x33c>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8015402:	687b      	ldr	r3, [r7, #4]
 8015404:	681b      	ldr	r3, [r3, #0]
 8015406:	3308      	adds	r3, #8
 8015408:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 801540a:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 801540c:	e853 3f00 	ldrex	r3, [r3]
 8015410:	673b      	str	r3, [r7, #112]	@ 0x70
   return(result);
 8015412:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8015414:	f023 0301 	bic.w	r3, r3, #1
 8015418:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 801541c:	687b      	ldr	r3, [r7, #4]
 801541e:	681b      	ldr	r3, [r3, #0]
 8015420:	3308      	adds	r3, #8
 8015422:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 8015426:	f8c7 2080 	str.w	r2, [r7, #128]	@ 0x80
 801542a:	67fb      	str	r3, [r7, #124]	@ 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 801542c:	6ff9      	ldr	r1, [r7, #124]	@ 0x7c
 801542e:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 8015432:	e841 2300 	strex	r3, r2, [r1]
 8015436:	67bb      	str	r3, [r7, #120]	@ 0x78
   return(result);
 8015438:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 801543a:	2b00      	cmp	r3, #0
 801543c:	d1e1      	bne.n	8015402 <HAL_UART_IRQHandler+0x386>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 801543e:	687b      	ldr	r3, [r7, #4]
 8015440:	681b      	ldr	r3, [r3, #0]
 8015442:	3308      	adds	r3, #8
 8015444:	663b      	str	r3, [r7, #96]	@ 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8015446:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8015448:	e853 3f00 	ldrex	r3, [r3]
 801544c:	65fb      	str	r3, [r7, #92]	@ 0x5c
   return(result);
 801544e:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8015450:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8015454:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8015458:	687b      	ldr	r3, [r7, #4]
 801545a:	681b      	ldr	r3, [r3, #0]
 801545c:	3308      	adds	r3, #8
 801545e:	f8d7 20b0 	ldr.w	r2, [r7, #176]	@ 0xb0
 8015462:	66fa      	str	r2, [r7, #108]	@ 0x6c
 8015464:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8015466:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 8015468:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 801546a:	e841 2300 	strex	r3, r2, [r1]
 801546e:	667b      	str	r3, [r7, #100]	@ 0x64
   return(result);
 8015470:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8015472:	2b00      	cmp	r3, #0
 8015474:	d1e3      	bne.n	801543e <HAL_UART_IRQHandler+0x3c2>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 8015476:	687b      	ldr	r3, [r7, #4]
 8015478:	2220      	movs	r2, #32
 801547a:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 801547e:	687b      	ldr	r3, [r7, #4]
 8015480:	2200      	movs	r2, #0
 8015482:	66da      	str	r2, [r3, #108]	@ 0x6c

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8015484:	687b      	ldr	r3, [r7, #4]
 8015486:	681b      	ldr	r3, [r3, #0]
 8015488:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 801548a:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 801548c:	e853 3f00 	ldrex	r3, [r3]
 8015490:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 8015492:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8015494:	f023 0310 	bic.w	r3, r3, #16
 8015498:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 801549c:	687b      	ldr	r3, [r7, #4]
 801549e:	681b      	ldr	r3, [r3, #0]
 80154a0:	461a      	mov	r2, r3
 80154a2:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 80154a6:	65bb      	str	r3, [r7, #88]	@ 0x58
 80154a8:	657a      	str	r2, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80154aa:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 80154ac:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 80154ae:	e841 2300 	strex	r3, r2, [r1]
 80154b2:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 80154b4:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80154b6:	2b00      	cmp	r3, #0
 80154b8:	d1e4      	bne.n	8015484 <HAL_UART_IRQHandler+0x408>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 80154ba:	687b      	ldr	r3, [r7, #4]
 80154bc:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 80154be:	4618      	mov	r0, r3
 80154c0:	f7fb fc46 	bl	8010d50 <HAL_DMA_Abort>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 80154c4:	687b      	ldr	r3, [r7, #4]
 80154c6:	f8b3 205c 	ldrh.w	r2, [r3, #92]	@ 0x5c
 80154ca:	687b      	ldr	r3, [r7, #4]
 80154cc:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 80154d0:	b29b      	uxth	r3, r3
 80154d2:	1ad3      	subs	r3, r2, r3
 80154d4:	b29b      	uxth	r3, r3
 80154d6:	4619      	mov	r1, r3
 80154d8:	6878      	ldr	r0, [r7, #4]
 80154da:	f000 f8fb 	bl	80156d4 <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 80154de:	e0dc      	b.n	801569a <HAL_UART_IRQHandler+0x61e>
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 80154e0:	687b      	ldr	r3, [r7, #4]
 80154e2:	f8b3 205c 	ldrh.w	r2, [r3, #92]	@ 0x5c
 80154e6:	687b      	ldr	r3, [r7, #4]
 80154e8:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 80154ec:	b29b      	uxth	r3, r3
 80154ee:	1ad3      	subs	r3, r2, r3
 80154f0:	f8a7 30ce 	strh.w	r3, [r7, #206]	@ 0xce
      if ((huart->RxXferCount > 0U)
 80154f4:	687b      	ldr	r3, [r7, #4]
 80154f6:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 80154fa:	b29b      	uxth	r3, r3
 80154fc:	2b00      	cmp	r3, #0
 80154fe:	f000 80ce 	beq.w	801569e <HAL_UART_IRQHandler+0x622>
          && (nb_rx_data > 0U))
 8015502:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 8015506:	2b00      	cmp	r3, #0
 8015508:	f000 80c9 	beq.w	801569e <HAL_UART_IRQHandler+0x622>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 801550c:	687b      	ldr	r3, [r7, #4]
 801550e:	681b      	ldr	r3, [r3, #0]
 8015510:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8015512:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8015514:	e853 3f00 	ldrex	r3, [r3]
 8015518:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 801551a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 801551c:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8015520:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 8015524:	687b      	ldr	r3, [r7, #4]
 8015526:	681b      	ldr	r3, [r3, #0]
 8015528:	461a      	mov	r2, r3
 801552a:	f8d7 30c8 	ldr.w	r3, [r7, #200]	@ 0xc8
 801552e:	647b      	str	r3, [r7, #68]	@ 0x44
 8015530:	643a      	str	r2, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8015532:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8015534:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8015536:	e841 2300 	strex	r3, r2, [r1]
 801553a:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 801553c:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 801553e:	2b00      	cmp	r3, #0
 8015540:	d1e4      	bne.n	801550c <HAL_UART_IRQHandler+0x490>

        /* Disable the UART Error Interrupt:(Frame error, noise error, overrun error) and RX FIFO Threshold interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 8015542:	687b      	ldr	r3, [r7, #4]
 8015544:	681b      	ldr	r3, [r3, #0]
 8015546:	3308      	adds	r3, #8
 8015548:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 801554a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801554c:	e853 3f00 	ldrex	r3, [r3]
 8015550:	623b      	str	r3, [r7, #32]
   return(result);
 8015552:	6a3b      	ldr	r3, [r7, #32]
 8015554:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8015558:	f023 0301 	bic.w	r3, r3, #1
 801555c:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 8015560:	687b      	ldr	r3, [r7, #4]
 8015562:	681b      	ldr	r3, [r3, #0]
 8015564:	3308      	adds	r3, #8
 8015566:	f8d7 20c4 	ldr.w	r2, [r7, #196]	@ 0xc4
 801556a:	633a      	str	r2, [r7, #48]	@ 0x30
 801556c:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 801556e:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8015570:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8015572:	e841 2300 	strex	r3, r2, [r1]
 8015576:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8015578:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801557a:	2b00      	cmp	r3, #0
 801557c:	d1e1      	bne.n	8015542 <HAL_UART_IRQHandler+0x4c6>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 801557e:	687b      	ldr	r3, [r7, #4]
 8015580:	2220      	movs	r2, #32
 8015582:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8015586:	687b      	ldr	r3, [r7, #4]
 8015588:	2200      	movs	r2, #0
 801558a:	66da      	str	r2, [r3, #108]	@ 0x6c

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 801558c:	687b      	ldr	r3, [r7, #4]
 801558e:	2200      	movs	r2, #0
 8015590:	671a      	str	r2, [r3, #112]	@ 0x70

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8015592:	687b      	ldr	r3, [r7, #4]
 8015594:	681b      	ldr	r3, [r3, #0]
 8015596:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8015598:	693b      	ldr	r3, [r7, #16]
 801559a:	e853 3f00 	ldrex	r3, [r3]
 801559e:	60fb      	str	r3, [r7, #12]
   return(result);
 80155a0:	68fb      	ldr	r3, [r7, #12]
 80155a2:	f023 0310 	bic.w	r3, r3, #16
 80155a6:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 80155aa:	687b      	ldr	r3, [r7, #4]
 80155ac:	681b      	ldr	r3, [r3, #0]
 80155ae:	461a      	mov	r2, r3
 80155b0:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 80155b4:	61fb      	str	r3, [r7, #28]
 80155b6:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80155b8:	69b9      	ldr	r1, [r7, #24]
 80155ba:	69fa      	ldr	r2, [r7, #28]
 80155bc:	e841 2300 	strex	r3, r2, [r1]
 80155c0:	617b      	str	r3, [r7, #20]
   return(result);
 80155c2:	697b      	ldr	r3, [r7, #20]
 80155c4:	2b00      	cmp	r3, #0
 80155c6:	d1e4      	bne.n	8015592 <HAL_UART_IRQHandler+0x516>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 80155c8:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 80155cc:	4619      	mov	r1, r3
 80155ce:	6878      	ldr	r0, [r7, #4]
 80155d0:	f000 f880 	bl	80156d4 <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 80155d4:	e063      	b.n	801569e <HAL_UART_IRQHandler+0x622>
    }
  }

  /* UART wakeup from Stop mode interrupt occurred ---------------------------*/
  if (((isrflags & USART_ISR_WUF) != 0U) && ((cr3its & USART_CR3_WUFIE) != 0U))
 80155d6:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80155da:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 80155de:	2b00      	cmp	r3, #0
 80155e0:	d00e      	beq.n	8015600 <HAL_UART_IRQHandler+0x584>
 80155e2:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 80155e6:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80155ea:	2b00      	cmp	r3, #0
 80155ec:	d008      	beq.n	8015600 <HAL_UART_IRQHandler+0x584>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_WUF);
 80155ee:	687b      	ldr	r3, [r7, #4]
 80155f0:	681b      	ldr	r3, [r3, #0]
 80155f2:	f44f 1280 	mov.w	r2, #1048576	@ 0x100000
 80155f6:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Wakeup Callback */
    huart->WakeupCallback(huart);
#else
    /* Call legacy weak Wakeup Callback */
    HAL_UARTEx_WakeupCallback(huart);
 80155f8:	6878      	ldr	r0, [r7, #4]
 80155fa:	f001 fe06 	bl	801720a <HAL_UARTEx_WakeupCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 80155fe:	e051      	b.n	80156a4 <HAL_UART_IRQHandler+0x628>
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_ISR_TXE_TXFNF) != 0U)
 8015600:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8015604:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8015608:	2b00      	cmp	r3, #0
 801560a:	d014      	beq.n	8015636 <HAL_UART_IRQHandler+0x5ba>
      && (((cr1its & USART_CR1_TXEIE_TXFNFIE) != 0U)
 801560c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8015610:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8015614:	2b00      	cmp	r3, #0
 8015616:	d105      	bne.n	8015624 <HAL_UART_IRQHandler+0x5a8>
          || ((cr3its & USART_CR3_TXFTIE) != 0U)))
 8015618:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 801561c:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8015620:	2b00      	cmp	r3, #0
 8015622:	d008      	beq.n	8015636 <HAL_UART_IRQHandler+0x5ba>
  {
    if (huart->TxISR != NULL)
 8015624:	687b      	ldr	r3, [r7, #4]
 8015626:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8015628:	2b00      	cmp	r3, #0
 801562a:	d03a      	beq.n	80156a2 <HAL_UART_IRQHandler+0x626>
    {
      huart->TxISR(huart);
 801562c:	687b      	ldr	r3, [r7, #4]
 801562e:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8015630:	6878      	ldr	r0, [r7, #4]
 8015632:	4798      	blx	r3
    }
    return;
 8015634:	e035      	b.n	80156a2 <HAL_UART_IRQHandler+0x626>
  }

  /* UART in mode Transmitter (transmission end) -----------------------------*/
  if (((isrflags & USART_ISR_TC) != 0U) && ((cr1its & USART_CR1_TCIE) != 0U))
 8015636:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 801563a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 801563e:	2b00      	cmp	r3, #0
 8015640:	d009      	beq.n	8015656 <HAL_UART_IRQHandler+0x5da>
 8015642:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8015646:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 801564a:	2b00      	cmp	r3, #0
 801564c:	d003      	beq.n	8015656 <HAL_UART_IRQHandler+0x5da>
  {
    UART_EndTransmit_IT(huart);
 801564e:	6878      	ldr	r0, [r7, #4]
 8015650:	f001 f8eb 	bl	801682a <UART_EndTransmit_IT>
    return;
 8015654:	e026      	b.n	80156a4 <HAL_UART_IRQHandler+0x628>
  }

  /* UART TX Fifo Empty occurred ----------------------------------------------*/
  if (((isrflags & USART_ISR_TXFE) != 0U) && ((cr1its & USART_CR1_TXFEIE) != 0U))
 8015656:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 801565a:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 801565e:	2b00      	cmp	r3, #0
 8015660:	d009      	beq.n	8015676 <HAL_UART_IRQHandler+0x5fa>
 8015662:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8015666:	f003 4380 	and.w	r3, r3, #1073741824	@ 0x40000000
 801566a:	2b00      	cmp	r3, #0
 801566c:	d003      	beq.n	8015676 <HAL_UART_IRQHandler+0x5fa>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Tx Fifo Empty Callback */
    huart->TxFifoEmptyCallback(huart);
#else
    /* Call legacy weak Tx Fifo Empty Callback */
    HAL_UARTEx_TxFifoEmptyCallback(huart);
 801566e:	6878      	ldr	r0, [r7, #4]
 8015670:	f001 fddf 	bl	8017232 <HAL_UARTEx_TxFifoEmptyCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 8015674:	e016      	b.n	80156a4 <HAL_UART_IRQHandler+0x628>
  }

  /* UART RX Fifo Full occurred ----------------------------------------------*/
  if (((isrflags & USART_ISR_RXFF) != 0U) && ((cr1its & USART_CR1_RXFFIE) != 0U))
 8015676:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 801567a:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 801567e:	2b00      	cmp	r3, #0
 8015680:	d010      	beq.n	80156a4 <HAL_UART_IRQHandler+0x628>
 8015682:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8015686:	2b00      	cmp	r3, #0
 8015688:	da0c      	bge.n	80156a4 <HAL_UART_IRQHandler+0x628>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Rx Fifo Full Callback */
    huart->RxFifoFullCallback(huart);
#else
    /* Call legacy weak Rx Fifo Full Callback */
    HAL_UARTEx_RxFifoFullCallback(huart);
 801568a:	6878      	ldr	r0, [r7, #4]
 801568c:	f001 fdc7 	bl	801721e <HAL_UARTEx_RxFifoFullCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 8015690:	e008      	b.n	80156a4 <HAL_UART_IRQHandler+0x628>
      return;
 8015692:	bf00      	nop
 8015694:	e006      	b.n	80156a4 <HAL_UART_IRQHandler+0x628>
    return;
 8015696:	bf00      	nop
 8015698:	e004      	b.n	80156a4 <HAL_UART_IRQHandler+0x628>
      return;
 801569a:	bf00      	nop
 801569c:	e002      	b.n	80156a4 <HAL_UART_IRQHandler+0x628>
      return;
 801569e:	bf00      	nop
 80156a0:	e000      	b.n	80156a4 <HAL_UART_IRQHandler+0x628>
    return;
 80156a2:	bf00      	nop
  }
}
 80156a4:	37e8      	adds	r7, #232	@ 0xe8
 80156a6:	46bd      	mov	sp, r7
 80156a8:	bd80      	pop	{r7, pc}
 80156aa:	bf00      	nop

080156ac <HAL_UART_ErrorCallback>:
  * @brief  UART error callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 80156ac:	b480      	push	{r7}
 80156ae:	b083      	sub	sp, #12
 80156b0:	af00      	add	r7, sp, #0
 80156b2:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_ErrorCallback can be implemented in the user file.
   */
}
 80156b4:	bf00      	nop
 80156b6:	370c      	adds	r7, #12
 80156b8:	46bd      	mov	sp, r7
 80156ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80156be:	4770      	bx	lr

080156c0 <HAL_UART_AbortCpltCallback>:
  * @brief  UART Abort Complete callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_AbortCpltCallback(UART_HandleTypeDef *huart)
{
 80156c0:	b480      	push	{r7}
 80156c2:	b083      	sub	sp, #12
 80156c4:	af00      	add	r7, sp, #0
 80156c6:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_AbortCpltCallback can be implemented in the user file.
   */
}
 80156c8:	bf00      	nop
 80156ca:	370c      	adds	r7, #12
 80156cc:	46bd      	mov	sp, r7
 80156ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80156d2:	4770      	bx	lr

080156d4 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 80156d4:	b480      	push	{r7}
 80156d6:	b083      	sub	sp, #12
 80156d8:	af00      	add	r7, sp, #0
 80156da:	6078      	str	r0, [r7, #4]
 80156dc:	460b      	mov	r3, r1
 80156de:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 80156e0:	bf00      	nop
 80156e2:	370c      	adds	r7, #12
 80156e4:	46bd      	mov	sp, r7
 80156e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80156ea:	4770      	bx	lr

080156ec <HAL_UART_GetState>:
  * @param  huart Pointer to a UART_HandleTypeDef structure that contains
  *               the configuration information for the specified UART.
  * @retval HAL state
  */
HAL_UART_StateTypeDef HAL_UART_GetState(UART_HandleTypeDef *huart)
{
 80156ec:	b480      	push	{r7}
 80156ee:	b085      	sub	sp, #20
 80156f0:	af00      	add	r7, sp, #0
 80156f2:	6078      	str	r0, [r7, #4]
  uint32_t temp1;
  uint32_t temp2;
  temp1 = huart->gState;
 80156f4:	687b      	ldr	r3, [r7, #4]
 80156f6:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 80156fa:	60fb      	str	r3, [r7, #12]
  temp2 = huart->RxState;
 80156fc:	687b      	ldr	r3, [r7, #4]
 80156fe:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8015702:	60bb      	str	r3, [r7, #8]

  return (HAL_UART_StateTypeDef)(temp1 | temp2);
 8015704:	68fa      	ldr	r2, [r7, #12]
 8015706:	68bb      	ldr	r3, [r7, #8]
 8015708:	4313      	orrs	r3, r2
}
 801570a:	4618      	mov	r0, r3
 801570c:	3714      	adds	r7, #20
 801570e:	46bd      	mov	sp, r7
 8015710:	f85d 7b04 	ldr.w	r7, [sp], #4
 8015714:	4770      	bx	lr

08015716 <HAL_UART_GetError>:
  * @param  huart Pointer to a UART_HandleTypeDef structure that contains
  *               the configuration information for the specified UART.
  * @retval UART Error Code
  */
uint32_t HAL_UART_GetError(UART_HandleTypeDef *huart)
{
 8015716:	b480      	push	{r7}
 8015718:	b083      	sub	sp, #12
 801571a:	af00      	add	r7, sp, #0
 801571c:	6078      	str	r0, [r7, #4]
  return huart->ErrorCode;
 801571e:	687b      	ldr	r3, [r7, #4]
 8015720:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
}
 8015724:	4618      	mov	r0, r3
 8015726:	370c      	adds	r7, #12
 8015728:	46bd      	mov	sp, r7
 801572a:	f85d 7b04 	ldr.w	r7, [sp], #4
 801572e:	4770      	bx	lr

08015730 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8015730:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8015734:	b08c      	sub	sp, #48	@ 0x30
 8015736:	af00      	add	r7, sp, #0
 8015738:	6178      	str	r0, [r7, #20]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 801573a:	2300      	movs	r3, #0
 801573c:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8015740:	697b      	ldr	r3, [r7, #20]
 8015742:	689a      	ldr	r2, [r3, #8]
 8015744:	697b      	ldr	r3, [r7, #20]
 8015746:	691b      	ldr	r3, [r3, #16]
 8015748:	431a      	orrs	r2, r3
 801574a:	697b      	ldr	r3, [r7, #20]
 801574c:	695b      	ldr	r3, [r3, #20]
 801574e:	431a      	orrs	r2, r3
 8015750:	697b      	ldr	r3, [r7, #20]
 8015752:	69db      	ldr	r3, [r3, #28]
 8015754:	4313      	orrs	r3, r2
 8015756:	62fb      	str	r3, [r7, #44]	@ 0x2c
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8015758:	697b      	ldr	r3, [r7, #20]
 801575a:	681b      	ldr	r3, [r3, #0]
 801575c:	681a      	ldr	r2, [r3, #0]
 801575e:	4baa      	ldr	r3, [pc, #680]	@ (8015a08 <UART_SetConfig+0x2d8>)
 8015760:	4013      	ands	r3, r2
 8015762:	697a      	ldr	r2, [r7, #20]
 8015764:	6812      	ldr	r2, [r2, #0]
 8015766:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8015768:	430b      	orrs	r3, r1
 801576a:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 801576c:	697b      	ldr	r3, [r7, #20]
 801576e:	681b      	ldr	r3, [r3, #0]
 8015770:	685b      	ldr	r3, [r3, #4]
 8015772:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 8015776:	697b      	ldr	r3, [r7, #20]
 8015778:	68da      	ldr	r2, [r3, #12]
 801577a:	697b      	ldr	r3, [r7, #20]
 801577c:	681b      	ldr	r3, [r3, #0]
 801577e:	430a      	orrs	r2, r1
 8015780:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8015782:	697b      	ldr	r3, [r7, #20]
 8015784:	699b      	ldr	r3, [r3, #24]
 8015786:	62fb      	str	r3, [r7, #44]	@ 0x2c

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 8015788:	697b      	ldr	r3, [r7, #20]
 801578a:	681b      	ldr	r3, [r3, #0]
 801578c:	4a9f      	ldr	r2, [pc, #636]	@ (8015a0c <UART_SetConfig+0x2dc>)
 801578e:	4293      	cmp	r3, r2
 8015790:	d004      	beq.n	801579c <UART_SetConfig+0x6c>
  {
    tmpreg |= huart->Init.OneBitSampling;
 8015792:	697b      	ldr	r3, [r7, #20]
 8015794:	6a1b      	ldr	r3, [r3, #32]
 8015796:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8015798:	4313      	orrs	r3, r2
 801579a:	62fb      	str	r3, [r7, #44]	@ 0x2c
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 801579c:	697b      	ldr	r3, [r7, #20]
 801579e:	681b      	ldr	r3, [r3, #0]
 80157a0:	689b      	ldr	r3, [r3, #8]
 80157a2:	f023 436e 	bic.w	r3, r3, #3992977408	@ 0xee000000
 80157a6:	f423 6330 	bic.w	r3, r3, #2816	@ 0xb00
 80157aa:	697a      	ldr	r2, [r7, #20]
 80157ac:	6812      	ldr	r2, [r2, #0]
 80157ae:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 80157b0:	430b      	orrs	r3, r1
 80157b2:	6093      	str	r3, [r2, #8]

  /*-------------------------- USART PRESC Configuration -----------------------*/
  /* Configure
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 80157b4:	697b      	ldr	r3, [r7, #20]
 80157b6:	681b      	ldr	r3, [r3, #0]
 80157b8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80157ba:	f023 010f 	bic.w	r1, r3, #15
 80157be:	697b      	ldr	r3, [r7, #20]
 80157c0:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 80157c2:	697b      	ldr	r3, [r7, #20]
 80157c4:	681b      	ldr	r3, [r3, #0]
 80157c6:	430a      	orrs	r2, r1
 80157c8:	62da      	str	r2, [r3, #44]	@ 0x2c

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 80157ca:	697b      	ldr	r3, [r7, #20]
 80157cc:	681b      	ldr	r3, [r3, #0]
 80157ce:	4a90      	ldr	r2, [pc, #576]	@ (8015a10 <UART_SetConfig+0x2e0>)
 80157d0:	4293      	cmp	r3, r2
 80157d2:	d125      	bne.n	8015820 <UART_SetConfig+0xf0>
 80157d4:	4b8f      	ldr	r3, [pc, #572]	@ (8015a14 <UART_SetConfig+0x2e4>)
 80157d6:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80157da:	f003 0303 	and.w	r3, r3, #3
 80157de:	2b03      	cmp	r3, #3
 80157e0:	d81a      	bhi.n	8015818 <UART_SetConfig+0xe8>
 80157e2:	a201      	add	r2, pc, #4	@ (adr r2, 80157e8 <UART_SetConfig+0xb8>)
 80157e4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80157e8:	080157f9 	.word	0x080157f9
 80157ec:	08015809 	.word	0x08015809
 80157f0:	08015801 	.word	0x08015801
 80157f4:	08015811 	.word	0x08015811
 80157f8:	2301      	movs	r3, #1
 80157fa:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80157fe:	e116      	b.n	8015a2e <UART_SetConfig+0x2fe>
 8015800:	2302      	movs	r3, #2
 8015802:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8015806:	e112      	b.n	8015a2e <UART_SetConfig+0x2fe>
 8015808:	2304      	movs	r3, #4
 801580a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 801580e:	e10e      	b.n	8015a2e <UART_SetConfig+0x2fe>
 8015810:	2308      	movs	r3, #8
 8015812:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8015816:	e10a      	b.n	8015a2e <UART_SetConfig+0x2fe>
 8015818:	2310      	movs	r3, #16
 801581a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 801581e:	e106      	b.n	8015a2e <UART_SetConfig+0x2fe>
 8015820:	697b      	ldr	r3, [r7, #20]
 8015822:	681b      	ldr	r3, [r3, #0]
 8015824:	4a7c      	ldr	r2, [pc, #496]	@ (8015a18 <UART_SetConfig+0x2e8>)
 8015826:	4293      	cmp	r3, r2
 8015828:	d138      	bne.n	801589c <UART_SetConfig+0x16c>
 801582a:	4b7a      	ldr	r3, [pc, #488]	@ (8015a14 <UART_SetConfig+0x2e4>)
 801582c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8015830:	f003 030c 	and.w	r3, r3, #12
 8015834:	2b0c      	cmp	r3, #12
 8015836:	d82d      	bhi.n	8015894 <UART_SetConfig+0x164>
 8015838:	a201      	add	r2, pc, #4	@ (adr r2, 8015840 <UART_SetConfig+0x110>)
 801583a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 801583e:	bf00      	nop
 8015840:	08015875 	.word	0x08015875
 8015844:	08015895 	.word	0x08015895
 8015848:	08015895 	.word	0x08015895
 801584c:	08015895 	.word	0x08015895
 8015850:	08015885 	.word	0x08015885
 8015854:	08015895 	.word	0x08015895
 8015858:	08015895 	.word	0x08015895
 801585c:	08015895 	.word	0x08015895
 8015860:	0801587d 	.word	0x0801587d
 8015864:	08015895 	.word	0x08015895
 8015868:	08015895 	.word	0x08015895
 801586c:	08015895 	.word	0x08015895
 8015870:	0801588d 	.word	0x0801588d
 8015874:	2300      	movs	r3, #0
 8015876:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 801587a:	e0d8      	b.n	8015a2e <UART_SetConfig+0x2fe>
 801587c:	2302      	movs	r3, #2
 801587e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8015882:	e0d4      	b.n	8015a2e <UART_SetConfig+0x2fe>
 8015884:	2304      	movs	r3, #4
 8015886:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 801588a:	e0d0      	b.n	8015a2e <UART_SetConfig+0x2fe>
 801588c:	2308      	movs	r3, #8
 801588e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8015892:	e0cc      	b.n	8015a2e <UART_SetConfig+0x2fe>
 8015894:	2310      	movs	r3, #16
 8015896:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 801589a:	e0c8      	b.n	8015a2e <UART_SetConfig+0x2fe>
 801589c:	697b      	ldr	r3, [r7, #20]
 801589e:	681b      	ldr	r3, [r3, #0]
 80158a0:	4a5e      	ldr	r2, [pc, #376]	@ (8015a1c <UART_SetConfig+0x2ec>)
 80158a2:	4293      	cmp	r3, r2
 80158a4:	d125      	bne.n	80158f2 <UART_SetConfig+0x1c2>
 80158a6:	4b5b      	ldr	r3, [pc, #364]	@ (8015a14 <UART_SetConfig+0x2e4>)
 80158a8:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80158ac:	f003 0330 	and.w	r3, r3, #48	@ 0x30
 80158b0:	2b30      	cmp	r3, #48	@ 0x30
 80158b2:	d016      	beq.n	80158e2 <UART_SetConfig+0x1b2>
 80158b4:	2b30      	cmp	r3, #48	@ 0x30
 80158b6:	d818      	bhi.n	80158ea <UART_SetConfig+0x1ba>
 80158b8:	2b20      	cmp	r3, #32
 80158ba:	d00a      	beq.n	80158d2 <UART_SetConfig+0x1a2>
 80158bc:	2b20      	cmp	r3, #32
 80158be:	d814      	bhi.n	80158ea <UART_SetConfig+0x1ba>
 80158c0:	2b00      	cmp	r3, #0
 80158c2:	d002      	beq.n	80158ca <UART_SetConfig+0x19a>
 80158c4:	2b10      	cmp	r3, #16
 80158c6:	d008      	beq.n	80158da <UART_SetConfig+0x1aa>
 80158c8:	e00f      	b.n	80158ea <UART_SetConfig+0x1ba>
 80158ca:	2300      	movs	r3, #0
 80158cc:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80158d0:	e0ad      	b.n	8015a2e <UART_SetConfig+0x2fe>
 80158d2:	2302      	movs	r3, #2
 80158d4:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80158d8:	e0a9      	b.n	8015a2e <UART_SetConfig+0x2fe>
 80158da:	2304      	movs	r3, #4
 80158dc:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80158e0:	e0a5      	b.n	8015a2e <UART_SetConfig+0x2fe>
 80158e2:	2308      	movs	r3, #8
 80158e4:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80158e8:	e0a1      	b.n	8015a2e <UART_SetConfig+0x2fe>
 80158ea:	2310      	movs	r3, #16
 80158ec:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80158f0:	e09d      	b.n	8015a2e <UART_SetConfig+0x2fe>
 80158f2:	697b      	ldr	r3, [r7, #20]
 80158f4:	681b      	ldr	r3, [r3, #0]
 80158f6:	4a4a      	ldr	r2, [pc, #296]	@ (8015a20 <UART_SetConfig+0x2f0>)
 80158f8:	4293      	cmp	r3, r2
 80158fa:	d125      	bne.n	8015948 <UART_SetConfig+0x218>
 80158fc:	4b45      	ldr	r3, [pc, #276]	@ (8015a14 <UART_SetConfig+0x2e4>)
 80158fe:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8015902:	f003 03c0 	and.w	r3, r3, #192	@ 0xc0
 8015906:	2bc0      	cmp	r3, #192	@ 0xc0
 8015908:	d016      	beq.n	8015938 <UART_SetConfig+0x208>
 801590a:	2bc0      	cmp	r3, #192	@ 0xc0
 801590c:	d818      	bhi.n	8015940 <UART_SetConfig+0x210>
 801590e:	2b80      	cmp	r3, #128	@ 0x80
 8015910:	d00a      	beq.n	8015928 <UART_SetConfig+0x1f8>
 8015912:	2b80      	cmp	r3, #128	@ 0x80
 8015914:	d814      	bhi.n	8015940 <UART_SetConfig+0x210>
 8015916:	2b00      	cmp	r3, #0
 8015918:	d002      	beq.n	8015920 <UART_SetConfig+0x1f0>
 801591a:	2b40      	cmp	r3, #64	@ 0x40
 801591c:	d008      	beq.n	8015930 <UART_SetConfig+0x200>
 801591e:	e00f      	b.n	8015940 <UART_SetConfig+0x210>
 8015920:	2300      	movs	r3, #0
 8015922:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8015926:	e082      	b.n	8015a2e <UART_SetConfig+0x2fe>
 8015928:	2302      	movs	r3, #2
 801592a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 801592e:	e07e      	b.n	8015a2e <UART_SetConfig+0x2fe>
 8015930:	2304      	movs	r3, #4
 8015932:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8015936:	e07a      	b.n	8015a2e <UART_SetConfig+0x2fe>
 8015938:	2308      	movs	r3, #8
 801593a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 801593e:	e076      	b.n	8015a2e <UART_SetConfig+0x2fe>
 8015940:	2310      	movs	r3, #16
 8015942:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8015946:	e072      	b.n	8015a2e <UART_SetConfig+0x2fe>
 8015948:	697b      	ldr	r3, [r7, #20]
 801594a:	681b      	ldr	r3, [r3, #0]
 801594c:	4a35      	ldr	r2, [pc, #212]	@ (8015a24 <UART_SetConfig+0x2f4>)
 801594e:	4293      	cmp	r3, r2
 8015950:	d12a      	bne.n	80159a8 <UART_SetConfig+0x278>
 8015952:	4b30      	ldr	r3, [pc, #192]	@ (8015a14 <UART_SetConfig+0x2e4>)
 8015954:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8015958:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 801595c:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8015960:	d01a      	beq.n	8015998 <UART_SetConfig+0x268>
 8015962:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8015966:	d81b      	bhi.n	80159a0 <UART_SetConfig+0x270>
 8015968:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 801596c:	d00c      	beq.n	8015988 <UART_SetConfig+0x258>
 801596e:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8015972:	d815      	bhi.n	80159a0 <UART_SetConfig+0x270>
 8015974:	2b00      	cmp	r3, #0
 8015976:	d003      	beq.n	8015980 <UART_SetConfig+0x250>
 8015978:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 801597c:	d008      	beq.n	8015990 <UART_SetConfig+0x260>
 801597e:	e00f      	b.n	80159a0 <UART_SetConfig+0x270>
 8015980:	2300      	movs	r3, #0
 8015982:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8015986:	e052      	b.n	8015a2e <UART_SetConfig+0x2fe>
 8015988:	2302      	movs	r3, #2
 801598a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 801598e:	e04e      	b.n	8015a2e <UART_SetConfig+0x2fe>
 8015990:	2304      	movs	r3, #4
 8015992:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8015996:	e04a      	b.n	8015a2e <UART_SetConfig+0x2fe>
 8015998:	2308      	movs	r3, #8
 801599a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 801599e:	e046      	b.n	8015a2e <UART_SetConfig+0x2fe>
 80159a0:	2310      	movs	r3, #16
 80159a2:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80159a6:	e042      	b.n	8015a2e <UART_SetConfig+0x2fe>
 80159a8:	697b      	ldr	r3, [r7, #20]
 80159aa:	681b      	ldr	r3, [r3, #0]
 80159ac:	4a17      	ldr	r2, [pc, #92]	@ (8015a0c <UART_SetConfig+0x2dc>)
 80159ae:	4293      	cmp	r3, r2
 80159b0:	d13a      	bne.n	8015a28 <UART_SetConfig+0x2f8>
 80159b2:	4b18      	ldr	r3, [pc, #96]	@ (8015a14 <UART_SetConfig+0x2e4>)
 80159b4:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80159b8:	f403 6340 	and.w	r3, r3, #3072	@ 0xc00
 80159bc:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 80159c0:	d01a      	beq.n	80159f8 <UART_SetConfig+0x2c8>
 80159c2:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 80159c6:	d81b      	bhi.n	8015a00 <UART_SetConfig+0x2d0>
 80159c8:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 80159cc:	d00c      	beq.n	80159e8 <UART_SetConfig+0x2b8>
 80159ce:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 80159d2:	d815      	bhi.n	8015a00 <UART_SetConfig+0x2d0>
 80159d4:	2b00      	cmp	r3, #0
 80159d6:	d003      	beq.n	80159e0 <UART_SetConfig+0x2b0>
 80159d8:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80159dc:	d008      	beq.n	80159f0 <UART_SetConfig+0x2c0>
 80159de:	e00f      	b.n	8015a00 <UART_SetConfig+0x2d0>
 80159e0:	2300      	movs	r3, #0
 80159e2:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80159e6:	e022      	b.n	8015a2e <UART_SetConfig+0x2fe>
 80159e8:	2302      	movs	r3, #2
 80159ea:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80159ee:	e01e      	b.n	8015a2e <UART_SetConfig+0x2fe>
 80159f0:	2304      	movs	r3, #4
 80159f2:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80159f6:	e01a      	b.n	8015a2e <UART_SetConfig+0x2fe>
 80159f8:	2308      	movs	r3, #8
 80159fa:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80159fe:	e016      	b.n	8015a2e <UART_SetConfig+0x2fe>
 8015a00:	2310      	movs	r3, #16
 8015a02:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8015a06:	e012      	b.n	8015a2e <UART_SetConfig+0x2fe>
 8015a08:	cfff69f3 	.word	0xcfff69f3
 8015a0c:	40008000 	.word	0x40008000
 8015a10:	40013800 	.word	0x40013800
 8015a14:	40021000 	.word	0x40021000
 8015a18:	40004400 	.word	0x40004400
 8015a1c:	40004800 	.word	0x40004800
 8015a20:	40004c00 	.word	0x40004c00
 8015a24:	40005000 	.word	0x40005000
 8015a28:	2310      	movs	r3, #16
 8015a2a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 8015a2e:	697b      	ldr	r3, [r7, #20]
 8015a30:	681b      	ldr	r3, [r3, #0]
 8015a32:	4aae      	ldr	r2, [pc, #696]	@ (8015cec <UART_SetConfig+0x5bc>)
 8015a34:	4293      	cmp	r3, r2
 8015a36:	f040 8097 	bne.w	8015b68 <UART_SetConfig+0x438>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 8015a3a:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 8015a3e:	2b08      	cmp	r3, #8
 8015a40:	d823      	bhi.n	8015a8a <UART_SetConfig+0x35a>
 8015a42:	a201      	add	r2, pc, #4	@ (adr r2, 8015a48 <UART_SetConfig+0x318>)
 8015a44:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8015a48:	08015a6d 	.word	0x08015a6d
 8015a4c:	08015a8b 	.word	0x08015a8b
 8015a50:	08015a75 	.word	0x08015a75
 8015a54:	08015a8b 	.word	0x08015a8b
 8015a58:	08015a7b 	.word	0x08015a7b
 8015a5c:	08015a8b 	.word	0x08015a8b
 8015a60:	08015a8b 	.word	0x08015a8b
 8015a64:	08015a8b 	.word	0x08015a8b
 8015a68:	08015a83 	.word	0x08015a83
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8015a6c:	f7fd fb9e 	bl	80131ac <HAL_RCC_GetPCLK1Freq>
 8015a70:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8015a72:	e010      	b.n	8015a96 <UART_SetConfig+0x366>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8015a74:	4b9e      	ldr	r3, [pc, #632]	@ (8015cf0 <UART_SetConfig+0x5c0>)
 8015a76:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 8015a78:	e00d      	b.n	8015a96 <UART_SetConfig+0x366>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8015a7a:	f7fd fb29 	bl	80130d0 <HAL_RCC_GetSysClockFreq>
 8015a7e:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8015a80:	e009      	b.n	8015a96 <UART_SetConfig+0x366>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8015a82:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8015a86:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 8015a88:	e005      	b.n	8015a96 <UART_SetConfig+0x366>
      default:
        pclk = 0U;
 8015a8a:	2300      	movs	r3, #0
 8015a8c:	627b      	str	r3, [r7, #36]	@ 0x24
        ret = HAL_ERROR;
 8015a8e:	2301      	movs	r3, #1
 8015a90:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
        break;
 8015a94:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 8015a96:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8015a98:	2b00      	cmp	r3, #0
 8015a9a:	f000 8130 	beq.w	8015cfe <UART_SetConfig+0x5ce>
    {
      /* Compute clock after Prescaler */
      lpuart_ker_ck_pres = (pclk / UARTPrescTable[huart->Init.ClockPrescaler]);
 8015a9e:	697b      	ldr	r3, [r7, #20]
 8015aa0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8015aa2:	4a94      	ldr	r2, [pc, #592]	@ (8015cf4 <UART_SetConfig+0x5c4>)
 8015aa4:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8015aa8:	461a      	mov	r2, r3
 8015aaa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8015aac:	fbb3 f3f2 	udiv	r3, r3, r2
 8015ab0:	61bb      	str	r3, [r7, #24]

      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 8015ab2:	697b      	ldr	r3, [r7, #20]
 8015ab4:	685a      	ldr	r2, [r3, #4]
 8015ab6:	4613      	mov	r3, r2
 8015ab8:	005b      	lsls	r3, r3, #1
 8015aba:	4413      	add	r3, r2
 8015abc:	69ba      	ldr	r2, [r7, #24]
 8015abe:	429a      	cmp	r2, r3
 8015ac0:	d305      	bcc.n	8015ace <UART_SetConfig+0x39e>
          (lpuart_ker_ck_pres > (4096U * huart->Init.BaudRate)))
 8015ac2:	697b      	ldr	r3, [r7, #20]
 8015ac4:	685b      	ldr	r3, [r3, #4]
 8015ac6:	031b      	lsls	r3, r3, #12
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 8015ac8:	69ba      	ldr	r2, [r7, #24]
 8015aca:	429a      	cmp	r2, r3
 8015acc:	d903      	bls.n	8015ad6 <UART_SetConfig+0x3a6>
      {
        ret = HAL_ERROR;
 8015ace:	2301      	movs	r3, #1
 8015ad0:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
 8015ad4:	e113      	b.n	8015cfe <UART_SetConfig+0x5ce>
      }
      else
      {
        /* Check computed UsartDiv value is in allocated range
           (it is forbidden to write values lower than 0x300 in the LPUART_BRR register) */
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8015ad6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8015ad8:	2200      	movs	r2, #0
 8015ada:	60bb      	str	r3, [r7, #8]
 8015adc:	60fa      	str	r2, [r7, #12]
 8015ade:	697b      	ldr	r3, [r7, #20]
 8015ae0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8015ae2:	4a84      	ldr	r2, [pc, #528]	@ (8015cf4 <UART_SetConfig+0x5c4>)
 8015ae4:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8015ae8:	b29b      	uxth	r3, r3
 8015aea:	2200      	movs	r2, #0
 8015aec:	603b      	str	r3, [r7, #0]
 8015aee:	607a      	str	r2, [r7, #4]
 8015af0:	e9d7 2300 	ldrd	r2, r3, [r7]
 8015af4:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 8015af8:	f7f3 f87c 	bl	8008bf4 <__aeabi_uldivmod>
 8015afc:	4602      	mov	r2, r0
 8015afe:	460b      	mov	r3, r1
 8015b00:	4610      	mov	r0, r2
 8015b02:	4619      	mov	r1, r3
 8015b04:	f04f 0200 	mov.w	r2, #0
 8015b08:	f04f 0300 	mov.w	r3, #0
 8015b0c:	020b      	lsls	r3, r1, #8
 8015b0e:	ea43 6310 	orr.w	r3, r3, r0, lsr #24
 8015b12:	0202      	lsls	r2, r0, #8
 8015b14:	6979      	ldr	r1, [r7, #20]
 8015b16:	6849      	ldr	r1, [r1, #4]
 8015b18:	0849      	lsrs	r1, r1, #1
 8015b1a:	2000      	movs	r0, #0
 8015b1c:	460c      	mov	r4, r1
 8015b1e:	4605      	mov	r5, r0
 8015b20:	eb12 0804 	adds.w	r8, r2, r4
 8015b24:	eb43 0905 	adc.w	r9, r3, r5
 8015b28:	697b      	ldr	r3, [r7, #20]
 8015b2a:	685b      	ldr	r3, [r3, #4]
 8015b2c:	2200      	movs	r2, #0
 8015b2e:	469a      	mov	sl, r3
 8015b30:	4693      	mov	fp, r2
 8015b32:	4652      	mov	r2, sl
 8015b34:	465b      	mov	r3, fp
 8015b36:	4640      	mov	r0, r8
 8015b38:	4649      	mov	r1, r9
 8015b3a:	f7f3 f85b 	bl	8008bf4 <__aeabi_uldivmod>
 8015b3e:	4602      	mov	r2, r0
 8015b40:	460b      	mov	r3, r1
 8015b42:	4613      	mov	r3, r2
 8015b44:	623b      	str	r3, [r7, #32]
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 8015b46:	6a3b      	ldr	r3, [r7, #32]
 8015b48:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8015b4c:	d308      	bcc.n	8015b60 <UART_SetConfig+0x430>
 8015b4e:	6a3b      	ldr	r3, [r7, #32]
 8015b50:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8015b54:	d204      	bcs.n	8015b60 <UART_SetConfig+0x430>
        {
          huart->Instance->BRR = usartdiv;
 8015b56:	697b      	ldr	r3, [r7, #20]
 8015b58:	681b      	ldr	r3, [r3, #0]
 8015b5a:	6a3a      	ldr	r2, [r7, #32]
 8015b5c:	60da      	str	r2, [r3, #12]
 8015b5e:	e0ce      	b.n	8015cfe <UART_SetConfig+0x5ce>
        }
        else
        {
          ret = HAL_ERROR;
 8015b60:	2301      	movs	r3, #1
 8015b62:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
 8015b66:	e0ca      	b.n	8015cfe <UART_SetConfig+0x5ce>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8015b68:	697b      	ldr	r3, [r7, #20]
 8015b6a:	69db      	ldr	r3, [r3, #28]
 8015b6c:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8015b70:	d166      	bne.n	8015c40 <UART_SetConfig+0x510>
  {
    switch (clocksource)
 8015b72:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 8015b76:	2b08      	cmp	r3, #8
 8015b78:	d827      	bhi.n	8015bca <UART_SetConfig+0x49a>
 8015b7a:	a201      	add	r2, pc, #4	@ (adr r2, 8015b80 <UART_SetConfig+0x450>)
 8015b7c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8015b80:	08015ba5 	.word	0x08015ba5
 8015b84:	08015bad 	.word	0x08015bad
 8015b88:	08015bb5 	.word	0x08015bb5
 8015b8c:	08015bcb 	.word	0x08015bcb
 8015b90:	08015bbb 	.word	0x08015bbb
 8015b94:	08015bcb 	.word	0x08015bcb
 8015b98:	08015bcb 	.word	0x08015bcb
 8015b9c:	08015bcb 	.word	0x08015bcb
 8015ba0:	08015bc3 	.word	0x08015bc3
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8015ba4:	f7fd fb02 	bl	80131ac <HAL_RCC_GetPCLK1Freq>
 8015ba8:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8015baa:	e014      	b.n	8015bd6 <UART_SetConfig+0x4a6>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8015bac:	f7fd fb14 	bl	80131d8 <HAL_RCC_GetPCLK2Freq>
 8015bb0:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8015bb2:	e010      	b.n	8015bd6 <UART_SetConfig+0x4a6>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8015bb4:	4b4e      	ldr	r3, [pc, #312]	@ (8015cf0 <UART_SetConfig+0x5c0>)
 8015bb6:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 8015bb8:	e00d      	b.n	8015bd6 <UART_SetConfig+0x4a6>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8015bba:	f7fd fa89 	bl	80130d0 <HAL_RCC_GetSysClockFreq>
 8015bbe:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8015bc0:	e009      	b.n	8015bd6 <UART_SetConfig+0x4a6>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8015bc2:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8015bc6:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 8015bc8:	e005      	b.n	8015bd6 <UART_SetConfig+0x4a6>
      default:
        pclk = 0U;
 8015bca:	2300      	movs	r3, #0
 8015bcc:	627b      	str	r3, [r7, #36]	@ 0x24
        ret = HAL_ERROR;
 8015bce:	2301      	movs	r3, #1
 8015bd0:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
        break;
 8015bd4:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 8015bd6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8015bd8:	2b00      	cmp	r3, #0
 8015bda:	f000 8090 	beq.w	8015cfe <UART_SetConfig+0x5ce>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8015bde:	697b      	ldr	r3, [r7, #20]
 8015be0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8015be2:	4a44      	ldr	r2, [pc, #272]	@ (8015cf4 <UART_SetConfig+0x5c4>)
 8015be4:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8015be8:	461a      	mov	r2, r3
 8015bea:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8015bec:	fbb3 f3f2 	udiv	r3, r3, r2
 8015bf0:	005a      	lsls	r2, r3, #1
 8015bf2:	697b      	ldr	r3, [r7, #20]
 8015bf4:	685b      	ldr	r3, [r3, #4]
 8015bf6:	085b      	lsrs	r3, r3, #1
 8015bf8:	441a      	add	r2, r3
 8015bfa:	697b      	ldr	r3, [r7, #20]
 8015bfc:	685b      	ldr	r3, [r3, #4]
 8015bfe:	fbb2 f3f3 	udiv	r3, r2, r3
 8015c02:	623b      	str	r3, [r7, #32]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8015c04:	6a3b      	ldr	r3, [r7, #32]
 8015c06:	2b0f      	cmp	r3, #15
 8015c08:	d916      	bls.n	8015c38 <UART_SetConfig+0x508>
 8015c0a:	6a3b      	ldr	r3, [r7, #32]
 8015c0c:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8015c10:	d212      	bcs.n	8015c38 <UART_SetConfig+0x508>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8015c12:	6a3b      	ldr	r3, [r7, #32]
 8015c14:	b29b      	uxth	r3, r3
 8015c16:	f023 030f 	bic.w	r3, r3, #15
 8015c1a:	83fb      	strh	r3, [r7, #30]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8015c1c:	6a3b      	ldr	r3, [r7, #32]
 8015c1e:	085b      	lsrs	r3, r3, #1
 8015c20:	b29b      	uxth	r3, r3
 8015c22:	f003 0307 	and.w	r3, r3, #7
 8015c26:	b29a      	uxth	r2, r3
 8015c28:	8bfb      	ldrh	r3, [r7, #30]
 8015c2a:	4313      	orrs	r3, r2
 8015c2c:	83fb      	strh	r3, [r7, #30]
        huart->Instance->BRR = brrtemp;
 8015c2e:	697b      	ldr	r3, [r7, #20]
 8015c30:	681b      	ldr	r3, [r3, #0]
 8015c32:	8bfa      	ldrh	r2, [r7, #30]
 8015c34:	60da      	str	r2, [r3, #12]
 8015c36:	e062      	b.n	8015cfe <UART_SetConfig+0x5ce>
      }
      else
      {
        ret = HAL_ERROR;
 8015c38:	2301      	movs	r3, #1
 8015c3a:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
 8015c3e:	e05e      	b.n	8015cfe <UART_SetConfig+0x5ce>
      }
    }
  }
  else
  {
    switch (clocksource)
 8015c40:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 8015c44:	2b08      	cmp	r3, #8
 8015c46:	d828      	bhi.n	8015c9a <UART_SetConfig+0x56a>
 8015c48:	a201      	add	r2, pc, #4	@ (adr r2, 8015c50 <UART_SetConfig+0x520>)
 8015c4a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8015c4e:	bf00      	nop
 8015c50:	08015c75 	.word	0x08015c75
 8015c54:	08015c7d 	.word	0x08015c7d
 8015c58:	08015c85 	.word	0x08015c85
 8015c5c:	08015c9b 	.word	0x08015c9b
 8015c60:	08015c8b 	.word	0x08015c8b
 8015c64:	08015c9b 	.word	0x08015c9b
 8015c68:	08015c9b 	.word	0x08015c9b
 8015c6c:	08015c9b 	.word	0x08015c9b
 8015c70:	08015c93 	.word	0x08015c93
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8015c74:	f7fd fa9a 	bl	80131ac <HAL_RCC_GetPCLK1Freq>
 8015c78:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8015c7a:	e014      	b.n	8015ca6 <UART_SetConfig+0x576>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8015c7c:	f7fd faac 	bl	80131d8 <HAL_RCC_GetPCLK2Freq>
 8015c80:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8015c82:	e010      	b.n	8015ca6 <UART_SetConfig+0x576>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8015c84:	4b1a      	ldr	r3, [pc, #104]	@ (8015cf0 <UART_SetConfig+0x5c0>)
 8015c86:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 8015c88:	e00d      	b.n	8015ca6 <UART_SetConfig+0x576>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8015c8a:	f7fd fa21 	bl	80130d0 <HAL_RCC_GetSysClockFreq>
 8015c8e:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8015c90:	e009      	b.n	8015ca6 <UART_SetConfig+0x576>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8015c92:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8015c96:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 8015c98:	e005      	b.n	8015ca6 <UART_SetConfig+0x576>
      default:
        pclk = 0U;
 8015c9a:	2300      	movs	r3, #0
 8015c9c:	627b      	str	r3, [r7, #36]	@ 0x24
        ret = HAL_ERROR;
 8015c9e:	2301      	movs	r3, #1
 8015ca0:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
        break;
 8015ca4:	bf00      	nop
    }

    if (pclk != 0U)
 8015ca6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8015ca8:	2b00      	cmp	r3, #0
 8015caa:	d028      	beq.n	8015cfe <UART_SetConfig+0x5ce>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8015cac:	697b      	ldr	r3, [r7, #20]
 8015cae:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8015cb0:	4a10      	ldr	r2, [pc, #64]	@ (8015cf4 <UART_SetConfig+0x5c4>)
 8015cb2:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8015cb6:	461a      	mov	r2, r3
 8015cb8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8015cba:	fbb3 f2f2 	udiv	r2, r3, r2
 8015cbe:	697b      	ldr	r3, [r7, #20]
 8015cc0:	685b      	ldr	r3, [r3, #4]
 8015cc2:	085b      	lsrs	r3, r3, #1
 8015cc4:	441a      	add	r2, r3
 8015cc6:	697b      	ldr	r3, [r7, #20]
 8015cc8:	685b      	ldr	r3, [r3, #4]
 8015cca:	fbb2 f3f3 	udiv	r3, r2, r3
 8015cce:	623b      	str	r3, [r7, #32]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8015cd0:	6a3b      	ldr	r3, [r7, #32]
 8015cd2:	2b0f      	cmp	r3, #15
 8015cd4:	d910      	bls.n	8015cf8 <UART_SetConfig+0x5c8>
 8015cd6:	6a3b      	ldr	r3, [r7, #32]
 8015cd8:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8015cdc:	d20c      	bcs.n	8015cf8 <UART_SetConfig+0x5c8>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 8015cde:	6a3b      	ldr	r3, [r7, #32]
 8015ce0:	b29a      	uxth	r2, r3
 8015ce2:	697b      	ldr	r3, [r7, #20]
 8015ce4:	681b      	ldr	r3, [r3, #0]
 8015ce6:	60da      	str	r2, [r3, #12]
 8015ce8:	e009      	b.n	8015cfe <UART_SetConfig+0x5ce>
 8015cea:	bf00      	nop
 8015cec:	40008000 	.word	0x40008000
 8015cf0:	00f42400 	.word	0x00f42400
 8015cf4:	080175f0 	.word	0x080175f0
      }
      else
      {
        ret = HAL_ERROR;
 8015cf8:	2301      	movs	r3, #1
 8015cfa:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
      }
    }
  }

  /* Initialize the number of data to process during RX/TX ISR execution */
  huart->NbTxDataToProcess = 1;
 8015cfe:	697b      	ldr	r3, [r7, #20]
 8015d00:	2201      	movs	r2, #1
 8015d02:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
  huart->NbRxDataToProcess = 1;
 8015d06:	697b      	ldr	r3, [r7, #20]
 8015d08:	2201      	movs	r2, #1
 8015d0a:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8015d0e:	697b      	ldr	r3, [r7, #20]
 8015d10:	2200      	movs	r2, #0
 8015d12:	671a      	str	r2, [r3, #112]	@ 0x70
  huart->TxISR = NULL;
 8015d14:	697b      	ldr	r3, [r7, #20]
 8015d16:	2200      	movs	r2, #0
 8015d18:	675a      	str	r2, [r3, #116]	@ 0x74

  return ret;
 8015d1a:	f897 302a 	ldrb.w	r3, [r7, #42]	@ 0x2a
}
 8015d1e:	4618      	mov	r0, r3
 8015d20:	3730      	adds	r7, #48	@ 0x30
 8015d22:	46bd      	mov	sp, r7
 8015d24:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}

08015d28 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8015d28:	b480      	push	{r7}
 8015d2a:	b083      	sub	sp, #12
 8015d2c:	af00      	add	r7, sp, #0
 8015d2e:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8015d30:	687b      	ldr	r3, [r7, #4]
 8015d32:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8015d34:	f003 0301 	and.w	r3, r3, #1
 8015d38:	2b00      	cmp	r3, #0
 8015d3a:	d00a      	beq.n	8015d52 <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8015d3c:	687b      	ldr	r3, [r7, #4]
 8015d3e:	681b      	ldr	r3, [r3, #0]
 8015d40:	685b      	ldr	r3, [r3, #4]
 8015d42:	f423 3100 	bic.w	r1, r3, #131072	@ 0x20000
 8015d46:	687b      	ldr	r3, [r7, #4]
 8015d48:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8015d4a:	687b      	ldr	r3, [r7, #4]
 8015d4c:	681b      	ldr	r3, [r3, #0]
 8015d4e:	430a      	orrs	r2, r1
 8015d50:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8015d52:	687b      	ldr	r3, [r7, #4]
 8015d54:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8015d56:	f003 0302 	and.w	r3, r3, #2
 8015d5a:	2b00      	cmp	r3, #0
 8015d5c:	d00a      	beq.n	8015d74 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8015d5e:	687b      	ldr	r3, [r7, #4]
 8015d60:	681b      	ldr	r3, [r3, #0]
 8015d62:	685b      	ldr	r3, [r3, #4]
 8015d64:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 8015d68:	687b      	ldr	r3, [r7, #4]
 8015d6a:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8015d6c:	687b      	ldr	r3, [r7, #4]
 8015d6e:	681b      	ldr	r3, [r3, #0]
 8015d70:	430a      	orrs	r2, r1
 8015d72:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8015d74:	687b      	ldr	r3, [r7, #4]
 8015d76:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8015d78:	f003 0304 	and.w	r3, r3, #4
 8015d7c:	2b00      	cmp	r3, #0
 8015d7e:	d00a      	beq.n	8015d96 <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8015d80:	687b      	ldr	r3, [r7, #4]
 8015d82:	681b      	ldr	r3, [r3, #0]
 8015d84:	685b      	ldr	r3, [r3, #4]
 8015d86:	f423 2180 	bic.w	r1, r3, #262144	@ 0x40000
 8015d8a:	687b      	ldr	r3, [r7, #4]
 8015d8c:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8015d8e:	687b      	ldr	r3, [r7, #4]
 8015d90:	681b      	ldr	r3, [r3, #0]
 8015d92:	430a      	orrs	r2, r1
 8015d94:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8015d96:	687b      	ldr	r3, [r7, #4]
 8015d98:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8015d9a:	f003 0308 	and.w	r3, r3, #8
 8015d9e:	2b00      	cmp	r3, #0
 8015da0:	d00a      	beq.n	8015db8 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8015da2:	687b      	ldr	r3, [r7, #4]
 8015da4:	681b      	ldr	r3, [r3, #0]
 8015da6:	685b      	ldr	r3, [r3, #4]
 8015da8:	f423 4100 	bic.w	r1, r3, #32768	@ 0x8000
 8015dac:	687b      	ldr	r3, [r7, #4]
 8015dae:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8015db0:	687b      	ldr	r3, [r7, #4]
 8015db2:	681b      	ldr	r3, [r3, #0]
 8015db4:	430a      	orrs	r2, r1
 8015db6:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8015db8:	687b      	ldr	r3, [r7, #4]
 8015dba:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8015dbc:	f003 0310 	and.w	r3, r3, #16
 8015dc0:	2b00      	cmp	r3, #0
 8015dc2:	d00a      	beq.n	8015dda <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8015dc4:	687b      	ldr	r3, [r7, #4]
 8015dc6:	681b      	ldr	r3, [r3, #0]
 8015dc8:	689b      	ldr	r3, [r3, #8]
 8015dca:	f423 5180 	bic.w	r1, r3, #4096	@ 0x1000
 8015dce:	687b      	ldr	r3, [r7, #4]
 8015dd0:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8015dd2:	687b      	ldr	r3, [r7, #4]
 8015dd4:	681b      	ldr	r3, [r3, #0]
 8015dd6:	430a      	orrs	r2, r1
 8015dd8:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8015dda:	687b      	ldr	r3, [r7, #4]
 8015ddc:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8015dde:	f003 0320 	and.w	r3, r3, #32
 8015de2:	2b00      	cmp	r3, #0
 8015de4:	d00a      	beq.n	8015dfc <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8015de6:	687b      	ldr	r3, [r7, #4]
 8015de8:	681b      	ldr	r3, [r3, #0]
 8015dea:	689b      	ldr	r3, [r3, #8]
 8015dec:	f423 5100 	bic.w	r1, r3, #8192	@ 0x2000
 8015df0:	687b      	ldr	r3, [r7, #4]
 8015df2:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8015df4:	687b      	ldr	r3, [r7, #4]
 8015df6:	681b      	ldr	r3, [r3, #0]
 8015df8:	430a      	orrs	r2, r1
 8015dfa:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8015dfc:	687b      	ldr	r3, [r7, #4]
 8015dfe:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8015e00:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8015e04:	2b00      	cmp	r3, #0
 8015e06:	d01a      	beq.n	8015e3e <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8015e08:	687b      	ldr	r3, [r7, #4]
 8015e0a:	681b      	ldr	r3, [r3, #0]
 8015e0c:	685b      	ldr	r3, [r3, #4]
 8015e0e:	f423 1180 	bic.w	r1, r3, #1048576	@ 0x100000
 8015e12:	687b      	ldr	r3, [r7, #4]
 8015e14:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8015e16:	687b      	ldr	r3, [r7, #4]
 8015e18:	681b      	ldr	r3, [r3, #0]
 8015e1a:	430a      	orrs	r2, r1
 8015e1c:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8015e1e:	687b      	ldr	r3, [r7, #4]
 8015e20:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8015e22:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8015e26:	d10a      	bne.n	8015e3e <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8015e28:	687b      	ldr	r3, [r7, #4]
 8015e2a:	681b      	ldr	r3, [r3, #0]
 8015e2c:	685b      	ldr	r3, [r3, #4]
 8015e2e:	f423 01c0 	bic.w	r1, r3, #6291456	@ 0x600000
 8015e32:	687b      	ldr	r3, [r7, #4]
 8015e34:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 8015e36:	687b      	ldr	r3, [r7, #4]
 8015e38:	681b      	ldr	r3, [r3, #0]
 8015e3a:	430a      	orrs	r2, r1
 8015e3c:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8015e3e:	687b      	ldr	r3, [r7, #4]
 8015e40:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8015e42:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8015e46:	2b00      	cmp	r3, #0
 8015e48:	d00a      	beq.n	8015e60 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8015e4a:	687b      	ldr	r3, [r7, #4]
 8015e4c:	681b      	ldr	r3, [r3, #0]
 8015e4e:	685b      	ldr	r3, [r3, #4]
 8015e50:	f423 2100 	bic.w	r1, r3, #524288	@ 0x80000
 8015e54:	687b      	ldr	r3, [r7, #4]
 8015e56:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8015e58:	687b      	ldr	r3, [r7, #4]
 8015e5a:	681b      	ldr	r3, [r3, #0]
 8015e5c:	430a      	orrs	r2, r1
 8015e5e:	605a      	str	r2, [r3, #4]
  }
}
 8015e60:	bf00      	nop
 8015e62:	370c      	adds	r7, #12
 8015e64:	46bd      	mov	sp, r7
 8015e66:	f85d 7b04 	ldr.w	r7, [sp], #4
 8015e6a:	4770      	bx	lr

08015e6c <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8015e6c:	b580      	push	{r7, lr}
 8015e6e:	b086      	sub	sp, #24
 8015e70:	af02      	add	r7, sp, #8
 8015e72:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8015e74:	687b      	ldr	r3, [r7, #4]
 8015e76:	2200      	movs	r2, #0
 8015e78:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8015e7c:	f7f8 feb2 	bl	800ebe4 <HAL_GetTick>
 8015e80:	60f8      	str	r0, [r7, #12]

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8015e82:	687b      	ldr	r3, [r7, #4]
 8015e84:	681b      	ldr	r3, [r3, #0]
 8015e86:	681b      	ldr	r3, [r3, #0]
 8015e88:	f003 0308 	and.w	r3, r3, #8
 8015e8c:	2b08      	cmp	r3, #8
 8015e8e:	d10e      	bne.n	8015eae <UART_CheckIdleState+0x42>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8015e90:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 8015e94:	9300      	str	r3, [sp, #0]
 8015e96:	68fb      	ldr	r3, [r7, #12]
 8015e98:	2200      	movs	r2, #0
 8015e9a:	f44f 1100 	mov.w	r1, #2097152	@ 0x200000
 8015e9e:	6878      	ldr	r0, [r7, #4]
 8015ea0:	f000 f82f 	bl	8015f02 <UART_WaitOnFlagUntilTimeout>
 8015ea4:	4603      	mov	r3, r0
 8015ea6:	2b00      	cmp	r3, #0
 8015ea8:	d001      	beq.n	8015eae <UART_CheckIdleState+0x42>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 8015eaa:	2303      	movs	r3, #3
 8015eac:	e025      	b.n	8015efa <UART_CheckIdleState+0x8e>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8015eae:	687b      	ldr	r3, [r7, #4]
 8015eb0:	681b      	ldr	r3, [r3, #0]
 8015eb2:	681b      	ldr	r3, [r3, #0]
 8015eb4:	f003 0304 	and.w	r3, r3, #4
 8015eb8:	2b04      	cmp	r3, #4
 8015eba:	d10e      	bne.n	8015eda <UART_CheckIdleState+0x6e>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8015ebc:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 8015ec0:	9300      	str	r3, [sp, #0]
 8015ec2:	68fb      	ldr	r3, [r7, #12]
 8015ec4:	2200      	movs	r2, #0
 8015ec6:	f44f 0180 	mov.w	r1, #4194304	@ 0x400000
 8015eca:	6878      	ldr	r0, [r7, #4]
 8015ecc:	f000 f819 	bl	8015f02 <UART_WaitOnFlagUntilTimeout>
 8015ed0:	4603      	mov	r3, r0
 8015ed2:	2b00      	cmp	r3, #0
 8015ed4:	d001      	beq.n	8015eda <UART_CheckIdleState+0x6e>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 8015ed6:	2303      	movs	r3, #3
 8015ed8:	e00f      	b.n	8015efa <UART_CheckIdleState+0x8e>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 8015eda:	687b      	ldr	r3, [r7, #4]
 8015edc:	2220      	movs	r2, #32
 8015ede:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
  huart->RxState = HAL_UART_STATE_READY;
 8015ee2:	687b      	ldr	r3, [r7, #4]
 8015ee4:	2220      	movs	r2, #32
 8015ee6:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8015eea:	687b      	ldr	r3, [r7, #4]
 8015eec:	2200      	movs	r2, #0
 8015eee:	66da      	str	r2, [r3, #108]	@ 0x6c

  __HAL_UNLOCK(huart);
 8015ef0:	687b      	ldr	r3, [r7, #4]
 8015ef2:	2200      	movs	r2, #0
 8015ef4:	f883 2080 	strb.w	r2, [r3, #128]	@ 0x80

  return HAL_OK;
 8015ef8:	2300      	movs	r3, #0
}
 8015efa:	4618      	mov	r0, r3
 8015efc:	3710      	adds	r7, #16
 8015efe:	46bd      	mov	sp, r7
 8015f00:	bd80      	pop	{r7, pc}

08015f02 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8015f02:	b580      	push	{r7, lr}
 8015f04:	b09c      	sub	sp, #112	@ 0x70
 8015f06:	af00      	add	r7, sp, #0
 8015f08:	60f8      	str	r0, [r7, #12]
 8015f0a:	60b9      	str	r1, [r7, #8]
 8015f0c:	603b      	str	r3, [r7, #0]
 8015f0e:	4613      	mov	r3, r2
 8015f10:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8015f12:	e0a9      	b.n	8016068 <UART_WaitOnFlagUntilTimeout+0x166>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8015f14:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8015f16:	f1b3 3fff 	cmp.w	r3, #4294967295
 8015f1a:	f000 80a5 	beq.w	8016068 <UART_WaitOnFlagUntilTimeout+0x166>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8015f1e:	f7f8 fe61 	bl	800ebe4 <HAL_GetTick>
 8015f22:	4602      	mov	r2, r0
 8015f24:	683b      	ldr	r3, [r7, #0]
 8015f26:	1ad3      	subs	r3, r2, r3
 8015f28:	6fba      	ldr	r2, [r7, #120]	@ 0x78
 8015f2a:	429a      	cmp	r2, r3
 8015f2c:	d302      	bcc.n	8015f34 <UART_WaitOnFlagUntilTimeout+0x32>
 8015f2e:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8015f30:	2b00      	cmp	r3, #0
 8015f32:	d140      	bne.n	8015fb6 <UART_WaitOnFlagUntilTimeout+0xb4>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error)
           interrupts for the interrupt process */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE |
 8015f34:	68fb      	ldr	r3, [r7, #12]
 8015f36:	681b      	ldr	r3, [r3, #0]
 8015f38:	653b      	str	r3, [r7, #80]	@ 0x50
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8015f3a:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8015f3c:	e853 3f00 	ldrex	r3, [r3]
 8015f40:	64fb      	str	r3, [r7, #76]	@ 0x4c
   return(result);
 8015f42:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8015f44:	f423 73d0 	bic.w	r3, r3, #416	@ 0x1a0
 8015f48:	667b      	str	r3, [r7, #100]	@ 0x64
 8015f4a:	68fb      	ldr	r3, [r7, #12]
 8015f4c:	681b      	ldr	r3, [r3, #0]
 8015f4e:	461a      	mov	r2, r3
 8015f50:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8015f52:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8015f54:	65ba      	str	r2, [r7, #88]	@ 0x58
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8015f56:	6db9      	ldr	r1, [r7, #88]	@ 0x58
 8015f58:	6dfa      	ldr	r2, [r7, #92]	@ 0x5c
 8015f5a:	e841 2300 	strex	r3, r2, [r1]
 8015f5e:	657b      	str	r3, [r7, #84]	@ 0x54
   return(result);
 8015f60:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8015f62:	2b00      	cmp	r3, #0
 8015f64:	d1e6      	bne.n	8015f34 <UART_WaitOnFlagUntilTimeout+0x32>
                                                USART_CR1_TXEIE_TXFNFIE));
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8015f66:	68fb      	ldr	r3, [r7, #12]
 8015f68:	681b      	ldr	r3, [r3, #0]
 8015f6a:	3308      	adds	r3, #8
 8015f6c:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8015f6e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8015f70:	e853 3f00 	ldrex	r3, [r3]
 8015f74:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8015f76:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8015f78:	f023 0301 	bic.w	r3, r3, #1
 8015f7c:	663b      	str	r3, [r7, #96]	@ 0x60
 8015f7e:	68fb      	ldr	r3, [r7, #12]
 8015f80:	681b      	ldr	r3, [r3, #0]
 8015f82:	3308      	adds	r3, #8
 8015f84:	6e3a      	ldr	r2, [r7, #96]	@ 0x60
 8015f86:	64ba      	str	r2, [r7, #72]	@ 0x48
 8015f88:	647b      	str	r3, [r7, #68]	@ 0x44
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8015f8a:	6c79      	ldr	r1, [r7, #68]	@ 0x44
 8015f8c:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8015f8e:	e841 2300 	strex	r3, r2, [r1]
 8015f92:	643b      	str	r3, [r7, #64]	@ 0x40
   return(result);
 8015f94:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8015f96:	2b00      	cmp	r3, #0
 8015f98:	d1e5      	bne.n	8015f66 <UART_WaitOnFlagUntilTimeout+0x64>

        huart->gState = HAL_UART_STATE_READY;
 8015f9a:	68fb      	ldr	r3, [r7, #12]
 8015f9c:	2220      	movs	r2, #32
 8015f9e:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
        huart->RxState = HAL_UART_STATE_READY;
 8015fa2:	68fb      	ldr	r3, [r7, #12]
 8015fa4:	2220      	movs	r2, #32
 8015fa6:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

        __HAL_UNLOCK(huart);
 8015faa:	68fb      	ldr	r3, [r7, #12]
 8015fac:	2200      	movs	r2, #0
 8015fae:	f883 2080 	strb.w	r2, [r3, #128]	@ 0x80

        return HAL_TIMEOUT;
 8015fb2:	2303      	movs	r3, #3
 8015fb4:	e069      	b.n	801608a <UART_WaitOnFlagUntilTimeout+0x188>
      }

      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 8015fb6:	68fb      	ldr	r3, [r7, #12]
 8015fb8:	681b      	ldr	r3, [r3, #0]
 8015fba:	681b      	ldr	r3, [r3, #0]
 8015fbc:	f003 0304 	and.w	r3, r3, #4
 8015fc0:	2b00      	cmp	r3, #0
 8015fc2:	d051      	beq.n	8016068 <UART_WaitOnFlagUntilTimeout+0x166>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8015fc4:	68fb      	ldr	r3, [r7, #12]
 8015fc6:	681b      	ldr	r3, [r3, #0]
 8015fc8:	69db      	ldr	r3, [r3, #28]
 8015fca:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8015fce:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8015fd2:	d149      	bne.n	8016068 <UART_WaitOnFlagUntilTimeout+0x166>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8015fd4:	68fb      	ldr	r3, [r7, #12]
 8015fd6:	681b      	ldr	r3, [r3, #0]
 8015fd8:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8015fdc:	621a      	str	r2, [r3, #32]

          /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error)
             interrupts for the interrupt process */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE |
 8015fde:	68fb      	ldr	r3, [r7, #12]
 8015fe0:	681b      	ldr	r3, [r3, #0]
 8015fe2:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8015fe4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8015fe6:	e853 3f00 	ldrex	r3, [r3]
 8015fea:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8015fec:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8015fee:	f423 73d0 	bic.w	r3, r3, #416	@ 0x1a0
 8015ff2:	66fb      	str	r3, [r7, #108]	@ 0x6c
 8015ff4:	68fb      	ldr	r3, [r7, #12]
 8015ff6:	681b      	ldr	r3, [r3, #0]
 8015ff8:	461a      	mov	r2, r3
 8015ffa:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8015ffc:	637b      	str	r3, [r7, #52]	@ 0x34
 8015ffe:	633a      	str	r2, [r7, #48]	@ 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8016000:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 8016002:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8016004:	e841 2300 	strex	r3, r2, [r1]
 8016008:	62fb      	str	r3, [r7, #44]	@ 0x2c
   return(result);
 801600a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801600c:	2b00      	cmp	r3, #0
 801600e:	d1e6      	bne.n	8015fde <UART_WaitOnFlagUntilTimeout+0xdc>
                                                  USART_CR1_TXEIE_TXFNFIE));
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8016010:	68fb      	ldr	r3, [r7, #12]
 8016012:	681b      	ldr	r3, [r3, #0]
 8016014:	3308      	adds	r3, #8
 8016016:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8016018:	697b      	ldr	r3, [r7, #20]
 801601a:	e853 3f00 	ldrex	r3, [r3]
 801601e:	613b      	str	r3, [r7, #16]
   return(result);
 8016020:	693b      	ldr	r3, [r7, #16]
 8016022:	f023 0301 	bic.w	r3, r3, #1
 8016026:	66bb      	str	r3, [r7, #104]	@ 0x68
 8016028:	68fb      	ldr	r3, [r7, #12]
 801602a:	681b      	ldr	r3, [r3, #0]
 801602c:	3308      	adds	r3, #8
 801602e:	6eba      	ldr	r2, [r7, #104]	@ 0x68
 8016030:	623a      	str	r2, [r7, #32]
 8016032:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8016034:	69f9      	ldr	r1, [r7, #28]
 8016036:	6a3a      	ldr	r2, [r7, #32]
 8016038:	e841 2300 	strex	r3, r2, [r1]
 801603c:	61bb      	str	r3, [r7, #24]
   return(result);
 801603e:	69bb      	ldr	r3, [r7, #24]
 8016040:	2b00      	cmp	r3, #0
 8016042:	d1e5      	bne.n	8016010 <UART_WaitOnFlagUntilTimeout+0x10e>

          huart->gState = HAL_UART_STATE_READY;
 8016044:	68fb      	ldr	r3, [r7, #12]
 8016046:	2220      	movs	r2, #32
 8016048:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
          huart->RxState = HAL_UART_STATE_READY;
 801604c:	68fb      	ldr	r3, [r7, #12]
 801604e:	2220      	movs	r2, #32
 8016050:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8016054:	68fb      	ldr	r3, [r7, #12]
 8016056:	2220      	movs	r2, #32
 8016058:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 801605c:	68fb      	ldr	r3, [r7, #12]
 801605e:	2200      	movs	r2, #0
 8016060:	f883 2080 	strb.w	r2, [r3, #128]	@ 0x80

          return HAL_TIMEOUT;
 8016064:	2303      	movs	r3, #3
 8016066:	e010      	b.n	801608a <UART_WaitOnFlagUntilTimeout+0x188>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8016068:	68fb      	ldr	r3, [r7, #12]
 801606a:	681b      	ldr	r3, [r3, #0]
 801606c:	69da      	ldr	r2, [r3, #28]
 801606e:	68bb      	ldr	r3, [r7, #8]
 8016070:	4013      	ands	r3, r2
 8016072:	68ba      	ldr	r2, [r7, #8]
 8016074:	429a      	cmp	r2, r3
 8016076:	bf0c      	ite	eq
 8016078:	2301      	moveq	r3, #1
 801607a:	2300      	movne	r3, #0
 801607c:	b2db      	uxtb	r3, r3
 801607e:	461a      	mov	r2, r3
 8016080:	79fb      	ldrb	r3, [r7, #7]
 8016082:	429a      	cmp	r2, r3
 8016084:	f43f af46 	beq.w	8015f14 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8016088:	2300      	movs	r3, #0
}
 801608a:	4618      	mov	r0, r3
 801608c:	3770      	adds	r7, #112	@ 0x70
 801608e:	46bd      	mov	sp, r7
 8016090:	bd80      	pop	{r7, pc}
	...

08016094 <UART_Start_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8016094:	b480      	push	{r7}
 8016096:	b0a3      	sub	sp, #140	@ 0x8c
 8016098:	af00      	add	r7, sp, #0
 801609a:	60f8      	str	r0, [r7, #12]
 801609c:	60b9      	str	r1, [r7, #8]
 801609e:	4613      	mov	r3, r2
 80160a0:	80fb      	strh	r3, [r7, #6]
  huart->pRxBuffPtr  = pData;
 80160a2:	68fb      	ldr	r3, [r7, #12]
 80160a4:	68ba      	ldr	r2, [r7, #8]
 80160a6:	659a      	str	r2, [r3, #88]	@ 0x58
  huart->RxXferSize  = Size;
 80160a8:	68fb      	ldr	r3, [r7, #12]
 80160aa:	88fa      	ldrh	r2, [r7, #6]
 80160ac:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c
  huart->RxXferCount = Size;
 80160b0:	68fb      	ldr	r3, [r7, #12]
 80160b2:	88fa      	ldrh	r2, [r7, #6]
 80160b4:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e
  huart->RxISR       = NULL;
 80160b8:	68fb      	ldr	r3, [r7, #12]
 80160ba:	2200      	movs	r2, #0
 80160bc:	671a      	str	r2, [r3, #112]	@ 0x70

  /* Computation of UART mask to apply to RDR register */
  UART_MASK_COMPUTATION(huart);
 80160be:	68fb      	ldr	r3, [r7, #12]
 80160c0:	689b      	ldr	r3, [r3, #8]
 80160c2:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80160c6:	d10e      	bne.n	80160e6 <UART_Start_Receive_IT+0x52>
 80160c8:	68fb      	ldr	r3, [r7, #12]
 80160ca:	691b      	ldr	r3, [r3, #16]
 80160cc:	2b00      	cmp	r3, #0
 80160ce:	d105      	bne.n	80160dc <UART_Start_Receive_IT+0x48>
 80160d0:	68fb      	ldr	r3, [r7, #12]
 80160d2:	f240 12ff 	movw	r2, #511	@ 0x1ff
 80160d6:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
 80160da:	e02d      	b.n	8016138 <UART_Start_Receive_IT+0xa4>
 80160dc:	68fb      	ldr	r3, [r7, #12]
 80160de:	22ff      	movs	r2, #255	@ 0xff
 80160e0:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
 80160e4:	e028      	b.n	8016138 <UART_Start_Receive_IT+0xa4>
 80160e6:	68fb      	ldr	r3, [r7, #12]
 80160e8:	689b      	ldr	r3, [r3, #8]
 80160ea:	2b00      	cmp	r3, #0
 80160ec:	d10d      	bne.n	801610a <UART_Start_Receive_IT+0x76>
 80160ee:	68fb      	ldr	r3, [r7, #12]
 80160f0:	691b      	ldr	r3, [r3, #16]
 80160f2:	2b00      	cmp	r3, #0
 80160f4:	d104      	bne.n	8016100 <UART_Start_Receive_IT+0x6c>
 80160f6:	68fb      	ldr	r3, [r7, #12]
 80160f8:	22ff      	movs	r2, #255	@ 0xff
 80160fa:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
 80160fe:	e01b      	b.n	8016138 <UART_Start_Receive_IT+0xa4>
 8016100:	68fb      	ldr	r3, [r7, #12]
 8016102:	227f      	movs	r2, #127	@ 0x7f
 8016104:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
 8016108:	e016      	b.n	8016138 <UART_Start_Receive_IT+0xa4>
 801610a:	68fb      	ldr	r3, [r7, #12]
 801610c:	689b      	ldr	r3, [r3, #8]
 801610e:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8016112:	d10d      	bne.n	8016130 <UART_Start_Receive_IT+0x9c>
 8016114:	68fb      	ldr	r3, [r7, #12]
 8016116:	691b      	ldr	r3, [r3, #16]
 8016118:	2b00      	cmp	r3, #0
 801611a:	d104      	bne.n	8016126 <UART_Start_Receive_IT+0x92>
 801611c:	68fb      	ldr	r3, [r7, #12]
 801611e:	227f      	movs	r2, #127	@ 0x7f
 8016120:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
 8016124:	e008      	b.n	8016138 <UART_Start_Receive_IT+0xa4>
 8016126:	68fb      	ldr	r3, [r7, #12]
 8016128:	223f      	movs	r2, #63	@ 0x3f
 801612a:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
 801612e:	e003      	b.n	8016138 <UART_Start_Receive_IT+0xa4>
 8016130:	68fb      	ldr	r3, [r7, #12]
 8016132:	2200      	movs	r2, #0
 8016134:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8016138:	68fb      	ldr	r3, [r7, #12]
 801613a:	2200      	movs	r2, #0
 801613c:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 8016140:	68fb      	ldr	r3, [r7, #12]
 8016142:	2222      	movs	r2, #34	@ 0x22
 8016144:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8016148:	68fb      	ldr	r3, [r7, #12]
 801614a:	681b      	ldr	r3, [r3, #0]
 801614c:	3308      	adds	r3, #8
 801614e:	667b      	str	r3, [r7, #100]	@ 0x64
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8016150:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8016152:	e853 3f00 	ldrex	r3, [r3]
 8016156:	663b      	str	r3, [r7, #96]	@ 0x60
   return(result);
 8016158:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 801615a:	f043 0301 	orr.w	r3, r3, #1
 801615e:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 8016162:	68fb      	ldr	r3, [r7, #12]
 8016164:	681b      	ldr	r3, [r3, #0]
 8016166:	3308      	adds	r3, #8
 8016168:	f8d7 2084 	ldr.w	r2, [r7, #132]	@ 0x84
 801616c:	673a      	str	r2, [r7, #112]	@ 0x70
 801616e:	66fb      	str	r3, [r7, #108]	@ 0x6c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8016170:	6ef9      	ldr	r1, [r7, #108]	@ 0x6c
 8016172:	6f3a      	ldr	r2, [r7, #112]	@ 0x70
 8016174:	e841 2300 	strex	r3, r2, [r1]
 8016178:	66bb      	str	r3, [r7, #104]	@ 0x68
   return(result);
 801617a:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 801617c:	2b00      	cmp	r3, #0
 801617e:	d1e3      	bne.n	8016148 <UART_Start_Receive_IT+0xb4>

  /* Configure Rx interrupt processing */
  if ((huart->FifoMode == UART_FIFOMODE_ENABLE) && (Size >= huart->NbRxDataToProcess))
 8016180:	68fb      	ldr	r3, [r7, #12]
 8016182:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8016184:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8016188:	d153      	bne.n	8016232 <UART_Start_Receive_IT+0x19e>
 801618a:	68fb      	ldr	r3, [r7, #12]
 801618c:	f8b3 3068 	ldrh.w	r3, [r3, #104]	@ 0x68
 8016190:	88fa      	ldrh	r2, [r7, #6]
 8016192:	429a      	cmp	r2, r3
 8016194:	d34d      	bcc.n	8016232 <UART_Start_Receive_IT+0x19e>
  {
    /* Set the Rx ISR function pointer according to the data word length */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8016196:	68fb      	ldr	r3, [r7, #12]
 8016198:	689b      	ldr	r3, [r3, #8]
 801619a:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 801619e:	d107      	bne.n	80161b0 <UART_Start_Receive_IT+0x11c>
 80161a0:	68fb      	ldr	r3, [r7, #12]
 80161a2:	691b      	ldr	r3, [r3, #16]
 80161a4:	2b00      	cmp	r3, #0
 80161a6:	d103      	bne.n	80161b0 <UART_Start_Receive_IT+0x11c>
    {
      huart->RxISR = UART_RxISR_16BIT_FIFOEN;
 80161a8:	68fb      	ldr	r3, [r7, #12]
 80161aa:	4a4b      	ldr	r2, [pc, #300]	@ (80162d8 <UART_Start_Receive_IT+0x244>)
 80161ac:	671a      	str	r2, [r3, #112]	@ 0x70
 80161ae:	e002      	b.n	80161b6 <UART_Start_Receive_IT+0x122>
    }
    else
    {
      huart->RxISR = UART_RxISR_8BIT_FIFOEN;
 80161b0:	68fb      	ldr	r3, [r7, #12]
 80161b2:	4a4a      	ldr	r2, [pc, #296]	@ (80162dc <UART_Start_Receive_IT+0x248>)
 80161b4:	671a      	str	r2, [r3, #112]	@ 0x70
    }

    __HAL_UNLOCK(huart);
 80161b6:	68fb      	ldr	r3, [r7, #12]
 80161b8:	2200      	movs	r2, #0
 80161ba:	f883 2080 	strb.w	r2, [r3, #128]	@ 0x80

    /* Enable the UART Parity Error interrupt and RX FIFO Threshold interrupt */
    if (huart->Init.Parity != UART_PARITY_NONE)
 80161be:	68fb      	ldr	r3, [r7, #12]
 80161c0:	691b      	ldr	r3, [r3, #16]
 80161c2:	2b00      	cmp	r3, #0
 80161c4:	d01a      	beq.n	80161fc <UART_Start_Receive_IT+0x168>
    {
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 80161c6:	68fb      	ldr	r3, [r7, #12]
 80161c8:	681b      	ldr	r3, [r3, #0]
 80161ca:	653b      	str	r3, [r7, #80]	@ 0x50
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80161cc:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80161ce:	e853 3f00 	ldrex	r3, [r3]
 80161d2:	64fb      	str	r3, [r7, #76]	@ 0x4c
   return(result);
 80161d4:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80161d6:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80161da:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 80161de:	68fb      	ldr	r3, [r7, #12]
 80161e0:	681b      	ldr	r3, [r3, #0]
 80161e2:	461a      	mov	r2, r3
 80161e4:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 80161e8:	65fb      	str	r3, [r7, #92]	@ 0x5c
 80161ea:	65ba      	str	r2, [r7, #88]	@ 0x58
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80161ec:	6db9      	ldr	r1, [r7, #88]	@ 0x58
 80161ee:	6dfa      	ldr	r2, [r7, #92]	@ 0x5c
 80161f0:	e841 2300 	strex	r3, r2, [r1]
 80161f4:	657b      	str	r3, [r7, #84]	@ 0x54
   return(result);
 80161f6:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80161f8:	2b00      	cmp	r3, #0
 80161fa:	d1e4      	bne.n	80161c6 <UART_Start_Receive_IT+0x132>
    }
    ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_RXFTIE);
 80161fc:	68fb      	ldr	r3, [r7, #12]
 80161fe:	681b      	ldr	r3, [r3, #0]
 8016200:	3308      	adds	r3, #8
 8016202:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8016204:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8016206:	e853 3f00 	ldrex	r3, [r3]
 801620a:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 801620c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 801620e:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8016212:	67fb      	str	r3, [r7, #124]	@ 0x7c
 8016214:	68fb      	ldr	r3, [r7, #12]
 8016216:	681b      	ldr	r3, [r3, #0]
 8016218:	3308      	adds	r3, #8
 801621a:	6ffa      	ldr	r2, [r7, #124]	@ 0x7c
 801621c:	64ba      	str	r2, [r7, #72]	@ 0x48
 801621e:	647b      	str	r3, [r7, #68]	@ 0x44
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8016220:	6c79      	ldr	r1, [r7, #68]	@ 0x44
 8016222:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8016224:	e841 2300 	strex	r3, r2, [r1]
 8016228:	643b      	str	r3, [r7, #64]	@ 0x40
   return(result);
 801622a:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 801622c:	2b00      	cmp	r3, #0
 801622e:	d1e5      	bne.n	80161fc <UART_Start_Receive_IT+0x168>
 8016230:	e04a      	b.n	80162c8 <UART_Start_Receive_IT+0x234>
  }
  else
  {
    /* Set the Rx ISR function pointer according to the data word length */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8016232:	68fb      	ldr	r3, [r7, #12]
 8016234:	689b      	ldr	r3, [r3, #8]
 8016236:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 801623a:	d107      	bne.n	801624c <UART_Start_Receive_IT+0x1b8>
 801623c:	68fb      	ldr	r3, [r7, #12]
 801623e:	691b      	ldr	r3, [r3, #16]
 8016240:	2b00      	cmp	r3, #0
 8016242:	d103      	bne.n	801624c <UART_Start_Receive_IT+0x1b8>
    {
      huart->RxISR = UART_RxISR_16BIT;
 8016244:	68fb      	ldr	r3, [r7, #12]
 8016246:	4a26      	ldr	r2, [pc, #152]	@ (80162e0 <UART_Start_Receive_IT+0x24c>)
 8016248:	671a      	str	r2, [r3, #112]	@ 0x70
 801624a:	e002      	b.n	8016252 <UART_Start_Receive_IT+0x1be>
    }
    else
    {
      huart->RxISR = UART_RxISR_8BIT;
 801624c:	68fb      	ldr	r3, [r7, #12]
 801624e:	4a25      	ldr	r2, [pc, #148]	@ (80162e4 <UART_Start_Receive_IT+0x250>)
 8016250:	671a      	str	r2, [r3, #112]	@ 0x70
    }

    __HAL_UNLOCK(huart);
 8016252:	68fb      	ldr	r3, [r7, #12]
 8016254:	2200      	movs	r2, #0
 8016256:	f883 2080 	strb.w	r2, [r3, #128]	@ 0x80

    /* Enable the UART Parity Error interrupt and Data Register Not Empty interrupt */
    if (huart->Init.Parity != UART_PARITY_NONE)
 801625a:	68fb      	ldr	r3, [r7, #12]
 801625c:	691b      	ldr	r3, [r3, #16]
 801625e:	2b00      	cmp	r3, #0
 8016260:	d019      	beq.n	8016296 <UART_Start_Receive_IT+0x202>
    {
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE | USART_CR1_RXNEIE_RXFNEIE);
 8016262:	68fb      	ldr	r3, [r7, #12]
 8016264:	681b      	ldr	r3, [r3, #0]
 8016266:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8016268:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801626a:	e853 3f00 	ldrex	r3, [r3]
 801626e:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8016270:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8016272:	f443 7390 	orr.w	r3, r3, #288	@ 0x120
 8016276:	677b      	str	r3, [r7, #116]	@ 0x74
 8016278:	68fb      	ldr	r3, [r7, #12]
 801627a:	681b      	ldr	r3, [r3, #0]
 801627c:	461a      	mov	r2, r3
 801627e:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8016280:	637b      	str	r3, [r7, #52]	@ 0x34
 8016282:	633a      	str	r2, [r7, #48]	@ 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8016284:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 8016286:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8016288:	e841 2300 	strex	r3, r2, [r1]
 801628c:	62fb      	str	r3, [r7, #44]	@ 0x2c
   return(result);
 801628e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8016290:	2b00      	cmp	r3, #0
 8016292:	d1e6      	bne.n	8016262 <UART_Start_Receive_IT+0x1ce>
 8016294:	e018      	b.n	80162c8 <UART_Start_Receive_IT+0x234>
    }
    else
    {
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RXNEIE_RXFNEIE);
 8016296:	68fb      	ldr	r3, [r7, #12]
 8016298:	681b      	ldr	r3, [r3, #0]
 801629a:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 801629c:	697b      	ldr	r3, [r7, #20]
 801629e:	e853 3f00 	ldrex	r3, [r3]
 80162a2:	613b      	str	r3, [r7, #16]
   return(result);
 80162a4:	693b      	ldr	r3, [r7, #16]
 80162a6:	f043 0320 	orr.w	r3, r3, #32
 80162aa:	67bb      	str	r3, [r7, #120]	@ 0x78
 80162ac:	68fb      	ldr	r3, [r7, #12]
 80162ae:	681b      	ldr	r3, [r3, #0]
 80162b0:	461a      	mov	r2, r3
 80162b2:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 80162b4:	623b      	str	r3, [r7, #32]
 80162b6:	61fa      	str	r2, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80162b8:	69f9      	ldr	r1, [r7, #28]
 80162ba:	6a3a      	ldr	r2, [r7, #32]
 80162bc:	e841 2300 	strex	r3, r2, [r1]
 80162c0:	61bb      	str	r3, [r7, #24]
   return(result);
 80162c2:	69bb      	ldr	r3, [r7, #24]
 80162c4:	2b00      	cmp	r3, #0
 80162c6:	d1e6      	bne.n	8016296 <UART_Start_Receive_IT+0x202>
    }  
  }
  return HAL_OK;
 80162c8:	2300      	movs	r3, #0
}
 80162ca:	4618      	mov	r0, r3
 80162cc:	378c      	adds	r7, #140	@ 0x8c
 80162ce:	46bd      	mov	sp, r7
 80162d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80162d4:	4770      	bx	lr
 80162d6:	bf00      	nop
 80162d8:	08016e39 	.word	0x08016e39
 80162dc:	08016b41 	.word	0x08016b41
 80162e0:	080169e1 	.word	0x080169e1
 80162e4:	08016881 	.word	0x08016881

080162e8 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 80162e8:	b480      	push	{r7}
 80162ea:	b095      	sub	sp, #84	@ 0x54
 80162ec:	af00      	add	r7, sp, #0
 80162ee:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 80162f0:	687b      	ldr	r3, [r7, #4]
 80162f2:	681b      	ldr	r3, [r3, #0]
 80162f4:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80162f6:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80162f8:	e853 3f00 	ldrex	r3, [r3]
 80162fc:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 80162fe:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8016300:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8016304:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8016306:	687b      	ldr	r3, [r7, #4]
 8016308:	681b      	ldr	r3, [r3, #0]
 801630a:	461a      	mov	r2, r3
 801630c:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 801630e:	643b      	str	r3, [r7, #64]	@ 0x40
 8016310:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8016312:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8016314:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8016316:	e841 2300 	strex	r3, r2, [r1]
 801631a:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 801631c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 801631e:	2b00      	cmp	r3, #0
 8016320:	d1e6      	bne.n	80162f0 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 8016322:	687b      	ldr	r3, [r7, #4]
 8016324:	681b      	ldr	r3, [r3, #0]
 8016326:	3308      	adds	r3, #8
 8016328:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 801632a:	6a3b      	ldr	r3, [r7, #32]
 801632c:	e853 3f00 	ldrex	r3, [r3]
 8016330:	61fb      	str	r3, [r7, #28]
   return(result);
 8016332:	69fb      	ldr	r3, [r7, #28]
 8016334:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8016338:	f023 0301 	bic.w	r3, r3, #1
 801633c:	64bb      	str	r3, [r7, #72]	@ 0x48
 801633e:	687b      	ldr	r3, [r7, #4]
 8016340:	681b      	ldr	r3, [r3, #0]
 8016342:	3308      	adds	r3, #8
 8016344:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8016346:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8016348:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 801634a:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 801634c:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 801634e:	e841 2300 	strex	r3, r2, [r1]
 8016352:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8016354:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8016356:	2b00      	cmp	r3, #0
 8016358:	d1e3      	bne.n	8016322 <UART_EndRxTransfer+0x3a>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 801635a:	687b      	ldr	r3, [r7, #4]
 801635c:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 801635e:	2b01      	cmp	r3, #1
 8016360:	d118      	bne.n	8016394 <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8016362:	687b      	ldr	r3, [r7, #4]
 8016364:	681b      	ldr	r3, [r3, #0]
 8016366:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8016368:	68fb      	ldr	r3, [r7, #12]
 801636a:	e853 3f00 	ldrex	r3, [r3]
 801636e:	60bb      	str	r3, [r7, #8]
   return(result);
 8016370:	68bb      	ldr	r3, [r7, #8]
 8016372:	f023 0310 	bic.w	r3, r3, #16
 8016376:	647b      	str	r3, [r7, #68]	@ 0x44
 8016378:	687b      	ldr	r3, [r7, #4]
 801637a:	681b      	ldr	r3, [r3, #0]
 801637c:	461a      	mov	r2, r3
 801637e:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8016380:	61bb      	str	r3, [r7, #24]
 8016382:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8016384:	6979      	ldr	r1, [r7, #20]
 8016386:	69ba      	ldr	r2, [r7, #24]
 8016388:	e841 2300 	strex	r3, r2, [r1]
 801638c:	613b      	str	r3, [r7, #16]
   return(result);
 801638e:	693b      	ldr	r3, [r7, #16]
 8016390:	2b00      	cmp	r3, #0
 8016392:	d1e6      	bne.n	8016362 <UART_EndRxTransfer+0x7a>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8016394:	687b      	ldr	r3, [r7, #4]
 8016396:	2220      	movs	r2, #32
 8016398:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 801639c:	687b      	ldr	r3, [r7, #4]
 801639e:	2200      	movs	r2, #0
 80163a0:	66da      	str	r2, [r3, #108]	@ 0x6c

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 80163a2:	687b      	ldr	r3, [r7, #4]
 80163a4:	2200      	movs	r2, #0
 80163a6:	671a      	str	r2, [r3, #112]	@ 0x70
}
 80163a8:	bf00      	nop
 80163aa:	3754      	adds	r7, #84	@ 0x54
 80163ac:	46bd      	mov	sp, r7
 80163ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80163b2:	4770      	bx	lr

080163b4 <UART_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 80163b4:	b580      	push	{r7, lr}
 80163b6:	b084      	sub	sp, #16
 80163b8:	af00      	add	r7, sp, #0
 80163ba:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 80163bc:	687b      	ldr	r3, [r7, #4]
 80163be:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80163c0:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0U;
 80163c2:	68fb      	ldr	r3, [r7, #12]
 80163c4:	2200      	movs	r2, #0
 80163c6:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e
  huart->TxXferCount = 0U;
 80163ca:	68fb      	ldr	r3, [r7, #12]
 80163cc:	2200      	movs	r2, #0
 80163ce:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 80163d2:	68f8      	ldr	r0, [r7, #12]
 80163d4:	f7ff f96a 	bl	80156ac <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 80163d8:	bf00      	nop
 80163da:	3710      	adds	r7, #16
 80163dc:	46bd      	mov	sp, r7
 80163de:	bd80      	pop	{r7, pc}

080163e0 <UART_DMATxAbortCallback>:
  *         Abort still ongoing for Rx DMA Handle.
  * @param  hdma DMA handle.
  * @retval None
  */
static void UART_DMATxAbortCallback(DMA_HandleTypeDef *hdma)
{
 80163e0:	b580      	push	{r7, lr}
 80163e2:	b084      	sub	sp, #16
 80163e4:	af00      	add	r7, sp, #0
 80163e6:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 80163e8:	687b      	ldr	r3, [r7, #4]
 80163ea:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80163ec:	60fb      	str	r3, [r7, #12]

  huart->hdmatx->XferAbortCallback = NULL;
 80163ee:	68fb      	ldr	r3, [r7, #12]
 80163f0:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 80163f2:	2200      	movs	r2, #0
 80163f4:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Check if an Abort process is still ongoing */
  if (huart->hdmarx != NULL)
 80163f6:	68fb      	ldr	r3, [r7, #12]
 80163f8:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 80163fa:	2b00      	cmp	r3, #0
 80163fc:	d004      	beq.n	8016408 <UART_DMATxAbortCallback+0x28>
  {
    if (huart->hdmarx->XferAbortCallback != NULL)
 80163fe:	68fb      	ldr	r3, [r7, #12]
 8016400:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8016402:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8016404:	2b00      	cmp	r3, #0
 8016406:	d12b      	bne.n	8016460 <UART_DMATxAbortCallback+0x80>
      return;
    }
  }

  /* No Abort process still ongoing : All DMA channels are aborted, call user Abort Complete callback */
  huart->TxXferCount = 0U;
 8016408:	68fb      	ldr	r3, [r7, #12]
 801640a:	2200      	movs	r2, #0
 801640c:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56
  huart->RxXferCount = 0U;
 8016410:	68fb      	ldr	r3, [r7, #12]
 8016412:	2200      	movs	r2, #0
 8016414:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e

  /* Reset errorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8016418:	68fb      	ldr	r3, [r7, #12]
 801641a:	2200      	movs	r2, #0
 801641c:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

  /* Clear the Error flags in the ICR register */
  __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF | UART_CLEAR_NEF | UART_CLEAR_PEF | UART_CLEAR_FEF);
 8016420:	68fb      	ldr	r3, [r7, #12]
 8016422:	681b      	ldr	r3, [r3, #0]
 8016424:	220f      	movs	r2, #15
 8016426:	621a      	str	r2, [r3, #32]

  /* Flush the whole TX FIFO (if needed) */
  if (huart->FifoMode == UART_FIFOMODE_ENABLE)
 8016428:	68fb      	ldr	r3, [r7, #12]
 801642a:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 801642c:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8016430:	d107      	bne.n	8016442 <UART_DMATxAbortCallback+0x62>
  {
    __HAL_UART_SEND_REQ(huart, UART_TXDATA_FLUSH_REQUEST);
 8016432:	68fb      	ldr	r3, [r7, #12]
 8016434:	681b      	ldr	r3, [r3, #0]
 8016436:	699a      	ldr	r2, [r3, #24]
 8016438:	68fb      	ldr	r3, [r7, #12]
 801643a:	681b      	ldr	r3, [r3, #0]
 801643c:	f042 0210 	orr.w	r2, r2, #16
 8016440:	619a      	str	r2, [r3, #24]
  }

  /* Restore huart->gState and huart->RxState to Ready */
  huart->gState  = HAL_UART_STATE_READY;
 8016442:	68fb      	ldr	r3, [r7, #12]
 8016444:	2220      	movs	r2, #32
 8016446:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
  huart->RxState = HAL_UART_STATE_READY;
 801644a:	68fb      	ldr	r3, [r7, #12]
 801644c:	2220      	movs	r2, #32
 801644e:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8016452:	68fb      	ldr	r3, [r7, #12]
 8016454:	2200      	movs	r2, #0
 8016456:	66da      	str	r2, [r3, #108]	@ 0x6c
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /* Call registered Abort complete callback */
  huart->AbortCpltCallback(huart);
#else
  /* Call legacy weak Abort complete callback */
  HAL_UART_AbortCpltCallback(huart);
 8016458:	68f8      	ldr	r0, [r7, #12]
 801645a:	f7ff f931 	bl	80156c0 <HAL_UART_AbortCpltCallback>
 801645e:	e000      	b.n	8016462 <UART_DMATxAbortCallback+0x82>
      return;
 8016460:	bf00      	nop
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8016462:	3710      	adds	r7, #16
 8016464:	46bd      	mov	sp, r7
 8016466:	bd80      	pop	{r7, pc}

08016468 <UART_DMARxAbortCallback>:
  *         Abort still ongoing for Tx DMA Handle.
  * @param  hdma DMA handle.
  * @retval None
  */
static void UART_DMARxAbortCallback(DMA_HandleTypeDef *hdma)
{
 8016468:	b580      	push	{r7, lr}
 801646a:	b084      	sub	sp, #16
 801646c:	af00      	add	r7, sp, #0
 801646e:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 8016470:	687b      	ldr	r3, [r7, #4]
 8016472:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8016474:	60fb      	str	r3, [r7, #12]

  huart->hdmarx->XferAbortCallback = NULL;
 8016476:	68fb      	ldr	r3, [r7, #12]
 8016478:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 801647a:	2200      	movs	r2, #0
 801647c:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Check if an Abort process is still ongoing */
  if (huart->hdmatx != NULL)
 801647e:	68fb      	ldr	r3, [r7, #12]
 8016480:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8016482:	2b00      	cmp	r3, #0
 8016484:	d004      	beq.n	8016490 <UART_DMARxAbortCallback+0x28>
  {
    if (huart->hdmatx->XferAbortCallback != NULL)
 8016486:	68fb      	ldr	r3, [r7, #12]
 8016488:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 801648a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 801648c:	2b00      	cmp	r3, #0
 801648e:	d126      	bne.n	80164de <UART_DMARxAbortCallback+0x76>
      return;
    }
  }

  /* No Abort process still ongoing : All DMA channels are aborted, call user Abort Complete callback */
  huart->TxXferCount = 0U;
 8016490:	68fb      	ldr	r3, [r7, #12]
 8016492:	2200      	movs	r2, #0
 8016494:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56
  huart->RxXferCount = 0U;
 8016498:	68fb      	ldr	r3, [r7, #12]
 801649a:	2200      	movs	r2, #0
 801649c:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e

  /* Reset errorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80164a0:	68fb      	ldr	r3, [r7, #12]
 80164a2:	2200      	movs	r2, #0
 80164a4:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

  /* Clear the Error flags in the ICR register */
  __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF | UART_CLEAR_NEF | UART_CLEAR_PEF | UART_CLEAR_FEF);
 80164a8:	68fb      	ldr	r3, [r7, #12]
 80164aa:	681b      	ldr	r3, [r3, #0]
 80164ac:	220f      	movs	r2, #15
 80164ae:	621a      	str	r2, [r3, #32]

  /* Discard the received data */
  __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 80164b0:	68fb      	ldr	r3, [r7, #12]
 80164b2:	681b      	ldr	r3, [r3, #0]
 80164b4:	699a      	ldr	r2, [r3, #24]
 80164b6:	68fb      	ldr	r3, [r7, #12]
 80164b8:	681b      	ldr	r3, [r3, #0]
 80164ba:	f042 0208 	orr.w	r2, r2, #8
 80164be:	619a      	str	r2, [r3, #24]

  /* Restore huart->gState and huart->RxState to Ready */
  huart->gState  = HAL_UART_STATE_READY;
 80164c0:	68fb      	ldr	r3, [r7, #12]
 80164c2:	2220      	movs	r2, #32
 80164c4:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
  huart->RxState = HAL_UART_STATE_READY;
 80164c8:	68fb      	ldr	r3, [r7, #12]
 80164ca:	2220      	movs	r2, #32
 80164cc:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80164d0:	68fb      	ldr	r3, [r7, #12]
 80164d2:	2200      	movs	r2, #0
 80164d4:	66da      	str	r2, [r3, #108]	@ 0x6c
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /* Call registered Abort complete callback */
  huart->AbortCpltCallback(huart);
#else
  /* Call legacy weak Abort complete callback */
  HAL_UART_AbortCpltCallback(huart);
 80164d6:	68f8      	ldr	r0, [r7, #12]
 80164d8:	f7ff f8f2 	bl	80156c0 <HAL_UART_AbortCpltCallback>
 80164dc:	e000      	b.n	80164e0 <UART_DMARxAbortCallback+0x78>
      return;
 80164de:	bf00      	nop
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 80164e0:	3710      	adds	r7, #16
 80164e2:	46bd      	mov	sp, r7
 80164e4:	bd80      	pop	{r7, pc}

080164e6 <UART_TxISR_8BIT>:
  *         interruptions have been enabled by HAL_UART_Transmit_IT().
  * @param huart UART handle.
  * @retval None
  */
static void UART_TxISR_8BIT(UART_HandleTypeDef *huart)
{
 80164e6:	b480      	push	{r7}
 80164e8:	b08f      	sub	sp, #60	@ 0x3c
 80164ea:	af00      	add	r7, sp, #0
 80164ec:	6078      	str	r0, [r7, #4]
  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 80164ee:	687b      	ldr	r3, [r7, #4]
 80164f0:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 80164f4:	2b21      	cmp	r3, #33	@ 0x21
 80164f6:	d14c      	bne.n	8016592 <UART_TxISR_8BIT+0xac>
  {
    if (huart->TxXferCount == 0U)
 80164f8:	687b      	ldr	r3, [r7, #4]
 80164fa:	f8b3 3056 	ldrh.w	r3, [r3, #86]	@ 0x56
 80164fe:	b29b      	uxth	r3, r3
 8016500:	2b00      	cmp	r3, #0
 8016502:	d132      	bne.n	801656a <UART_TxISR_8BIT+0x84>
    {
      /* Disable the UART Transmit Data Register Empty Interrupt */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_TXEIE_TXFNFIE);
 8016504:	687b      	ldr	r3, [r7, #4]
 8016506:	681b      	ldr	r3, [r3, #0]
 8016508:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 801650a:	6a3b      	ldr	r3, [r7, #32]
 801650c:	e853 3f00 	ldrex	r3, [r3]
 8016510:	61fb      	str	r3, [r7, #28]
   return(result);
 8016512:	69fb      	ldr	r3, [r7, #28]
 8016514:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8016518:	637b      	str	r3, [r7, #52]	@ 0x34
 801651a:	687b      	ldr	r3, [r7, #4]
 801651c:	681b      	ldr	r3, [r3, #0]
 801651e:	461a      	mov	r2, r3
 8016520:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8016522:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8016524:	62ba      	str	r2, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8016526:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8016528:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 801652a:	e841 2300 	strex	r3, r2, [r1]
 801652e:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8016530:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8016532:	2b00      	cmp	r3, #0
 8016534:	d1e6      	bne.n	8016504 <UART_TxISR_8BIT+0x1e>

      /* Enable the UART Transmit Complete Interrupt */
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 8016536:	687b      	ldr	r3, [r7, #4]
 8016538:	681b      	ldr	r3, [r3, #0]
 801653a:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 801653c:	68fb      	ldr	r3, [r7, #12]
 801653e:	e853 3f00 	ldrex	r3, [r3]
 8016542:	60bb      	str	r3, [r7, #8]
   return(result);
 8016544:	68bb      	ldr	r3, [r7, #8]
 8016546:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 801654a:	633b      	str	r3, [r7, #48]	@ 0x30
 801654c:	687b      	ldr	r3, [r7, #4]
 801654e:	681b      	ldr	r3, [r3, #0]
 8016550:	461a      	mov	r2, r3
 8016552:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8016554:	61bb      	str	r3, [r7, #24]
 8016556:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8016558:	6979      	ldr	r1, [r7, #20]
 801655a:	69ba      	ldr	r2, [r7, #24]
 801655c:	e841 2300 	strex	r3, r2, [r1]
 8016560:	613b      	str	r3, [r7, #16]
   return(result);
 8016562:	693b      	ldr	r3, [r7, #16]
 8016564:	2b00      	cmp	r3, #0
 8016566:	d1e6      	bne.n	8016536 <UART_TxISR_8BIT+0x50>
      huart->Instance->TDR = (uint8_t)(*huart->pTxBuffPtr & (uint8_t)0xFF);
      huart->pTxBuffPtr++;
      huart->TxXferCount--;
    }
  }
}
 8016568:	e013      	b.n	8016592 <UART_TxISR_8BIT+0xac>
      huart->Instance->TDR = (uint8_t)(*huart->pTxBuffPtr & (uint8_t)0xFF);
 801656a:	687b      	ldr	r3, [r7, #4]
 801656c:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 801656e:	781a      	ldrb	r2, [r3, #0]
 8016570:	687b      	ldr	r3, [r7, #4]
 8016572:	681b      	ldr	r3, [r3, #0]
 8016574:	629a      	str	r2, [r3, #40]	@ 0x28
      huart->pTxBuffPtr++;
 8016576:	687b      	ldr	r3, [r7, #4]
 8016578:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 801657a:	1c5a      	adds	r2, r3, #1
 801657c:	687b      	ldr	r3, [r7, #4]
 801657e:	651a      	str	r2, [r3, #80]	@ 0x50
      huart->TxXferCount--;
 8016580:	687b      	ldr	r3, [r7, #4]
 8016582:	f8b3 3056 	ldrh.w	r3, [r3, #86]	@ 0x56
 8016586:	b29b      	uxth	r3, r3
 8016588:	3b01      	subs	r3, #1
 801658a:	b29a      	uxth	r2, r3
 801658c:	687b      	ldr	r3, [r7, #4]
 801658e:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56
}
 8016592:	bf00      	nop
 8016594:	373c      	adds	r7, #60	@ 0x3c
 8016596:	46bd      	mov	sp, r7
 8016598:	f85d 7b04 	ldr.w	r7, [sp], #4
 801659c:	4770      	bx	lr

0801659e <UART_TxISR_16BIT>:
  *         interruptions have been enabled by HAL_UART_Transmit_IT().
  * @param huart UART handle.
  * @retval None
  */
static void UART_TxISR_16BIT(UART_HandleTypeDef *huart)
{
 801659e:	b480      	push	{r7}
 80165a0:	b091      	sub	sp, #68	@ 0x44
 80165a2:	af00      	add	r7, sp, #0
 80165a4:	6078      	str	r0, [r7, #4]
  const uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 80165a6:	687b      	ldr	r3, [r7, #4]
 80165a8:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 80165ac:	2b21      	cmp	r3, #33	@ 0x21
 80165ae:	d151      	bne.n	8016654 <UART_TxISR_16BIT+0xb6>
  {
    if (huart->TxXferCount == 0U)
 80165b0:	687b      	ldr	r3, [r7, #4]
 80165b2:	f8b3 3056 	ldrh.w	r3, [r3, #86]	@ 0x56
 80165b6:	b29b      	uxth	r3, r3
 80165b8:	2b00      	cmp	r3, #0
 80165ba:	d132      	bne.n	8016622 <UART_TxISR_16BIT+0x84>
    {
      /* Disable the UART Transmit Data Register Empty Interrupt */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_TXEIE_TXFNFIE);
 80165bc:	687b      	ldr	r3, [r7, #4]
 80165be:	681b      	ldr	r3, [r3, #0]
 80165c0:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80165c2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80165c4:	e853 3f00 	ldrex	r3, [r3]
 80165c8:	623b      	str	r3, [r7, #32]
   return(result);
 80165ca:	6a3b      	ldr	r3, [r7, #32]
 80165cc:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 80165d0:	63bb      	str	r3, [r7, #56]	@ 0x38
 80165d2:	687b      	ldr	r3, [r7, #4]
 80165d4:	681b      	ldr	r3, [r3, #0]
 80165d6:	461a      	mov	r2, r3
 80165d8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80165da:	633b      	str	r3, [r7, #48]	@ 0x30
 80165dc:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80165de:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 80165e0:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80165e2:	e841 2300 	strex	r3, r2, [r1]
 80165e6:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 80165e8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80165ea:	2b00      	cmp	r3, #0
 80165ec:	d1e6      	bne.n	80165bc <UART_TxISR_16BIT+0x1e>

      /* Enable the UART Transmit Complete Interrupt */
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 80165ee:	687b      	ldr	r3, [r7, #4]
 80165f0:	681b      	ldr	r3, [r3, #0]
 80165f2:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80165f4:	693b      	ldr	r3, [r7, #16]
 80165f6:	e853 3f00 	ldrex	r3, [r3]
 80165fa:	60fb      	str	r3, [r7, #12]
   return(result);
 80165fc:	68fb      	ldr	r3, [r7, #12]
 80165fe:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8016602:	637b      	str	r3, [r7, #52]	@ 0x34
 8016604:	687b      	ldr	r3, [r7, #4]
 8016606:	681b      	ldr	r3, [r3, #0]
 8016608:	461a      	mov	r2, r3
 801660a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 801660c:	61fb      	str	r3, [r7, #28]
 801660e:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8016610:	69b9      	ldr	r1, [r7, #24]
 8016612:	69fa      	ldr	r2, [r7, #28]
 8016614:	e841 2300 	strex	r3, r2, [r1]
 8016618:	617b      	str	r3, [r7, #20]
   return(result);
 801661a:	697b      	ldr	r3, [r7, #20]
 801661c:	2b00      	cmp	r3, #0
 801661e:	d1e6      	bne.n	80165ee <UART_TxISR_16BIT+0x50>
      huart->Instance->TDR = (((uint32_t)(*tmp)) & 0x01FFUL);
      huart->pTxBuffPtr += 2U;
      huart->TxXferCount--;
    }
  }
}
 8016620:	e018      	b.n	8016654 <UART_TxISR_16BIT+0xb6>
      tmp = (const uint16_t *) huart->pTxBuffPtr;
 8016622:	687b      	ldr	r3, [r7, #4]
 8016624:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8016626:	63fb      	str	r3, [r7, #60]	@ 0x3c
      huart->Instance->TDR = (((uint32_t)(*tmp)) & 0x01FFUL);
 8016628:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 801662a:	881b      	ldrh	r3, [r3, #0]
 801662c:	461a      	mov	r2, r3
 801662e:	687b      	ldr	r3, [r7, #4]
 8016630:	681b      	ldr	r3, [r3, #0]
 8016632:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8016636:	629a      	str	r2, [r3, #40]	@ 0x28
      huart->pTxBuffPtr += 2U;
 8016638:	687b      	ldr	r3, [r7, #4]
 801663a:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 801663c:	1c9a      	adds	r2, r3, #2
 801663e:	687b      	ldr	r3, [r7, #4]
 8016640:	651a      	str	r2, [r3, #80]	@ 0x50
      huart->TxXferCount--;
 8016642:	687b      	ldr	r3, [r7, #4]
 8016644:	f8b3 3056 	ldrh.w	r3, [r3, #86]	@ 0x56
 8016648:	b29b      	uxth	r3, r3
 801664a:	3b01      	subs	r3, #1
 801664c:	b29a      	uxth	r2, r3
 801664e:	687b      	ldr	r3, [r7, #4]
 8016650:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56
}
 8016654:	bf00      	nop
 8016656:	3744      	adds	r7, #68	@ 0x44
 8016658:	46bd      	mov	sp, r7
 801665a:	f85d 7b04 	ldr.w	r7, [sp], #4
 801665e:	4770      	bx	lr

08016660 <UART_TxISR_8BIT_FIFOEN>:
  *         interruptions have been enabled by HAL_UART_Transmit_IT().
  * @param huart UART handle.
  * @retval None
  */
static void UART_TxISR_8BIT_FIFOEN(UART_HandleTypeDef *huart)
{
 8016660:	b480      	push	{r7}
 8016662:	b091      	sub	sp, #68	@ 0x44
 8016664:	af00      	add	r7, sp, #0
 8016666:	6078      	str	r0, [r7, #4]
  uint16_t  nb_tx_data;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 8016668:	687b      	ldr	r3, [r7, #4]
 801666a:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 801666e:	2b21      	cmp	r3, #33	@ 0x21
 8016670:	d160      	bne.n	8016734 <UART_TxISR_8BIT_FIFOEN+0xd4>
  {
    for (nb_tx_data = huart->NbTxDataToProcess ; nb_tx_data > 0U ; nb_tx_data--)
 8016672:	687b      	ldr	r3, [r7, #4]
 8016674:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 8016678:	87fb      	strh	r3, [r7, #62]	@ 0x3e
 801667a:	e057      	b.n	801672c <UART_TxISR_8BIT_FIFOEN+0xcc>
    {
      if (huart->TxXferCount == 0U)
 801667c:	687b      	ldr	r3, [r7, #4]
 801667e:	f8b3 3056 	ldrh.w	r3, [r3, #86]	@ 0x56
 8016682:	b29b      	uxth	r3, r3
 8016684:	2b00      	cmp	r3, #0
 8016686:	d133      	bne.n	80166f0 <UART_TxISR_8BIT_FIFOEN+0x90>
      {
        /* Disable the TX FIFO threshold interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_TXFTIE);
 8016688:	687b      	ldr	r3, [r7, #4]
 801668a:	681b      	ldr	r3, [r3, #0]
 801668c:	3308      	adds	r3, #8
 801668e:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8016690:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8016692:	e853 3f00 	ldrex	r3, [r3]
 8016696:	623b      	str	r3, [r7, #32]
   return(result);
 8016698:	6a3b      	ldr	r3, [r7, #32]
 801669a:	f423 0300 	bic.w	r3, r3, #8388608	@ 0x800000
 801669e:	63bb      	str	r3, [r7, #56]	@ 0x38
 80166a0:	687b      	ldr	r3, [r7, #4]
 80166a2:	681b      	ldr	r3, [r3, #0]
 80166a4:	3308      	adds	r3, #8
 80166a6:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 80166a8:	633a      	str	r2, [r7, #48]	@ 0x30
 80166aa:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80166ac:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 80166ae:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80166b0:	e841 2300 	strex	r3, r2, [r1]
 80166b4:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 80166b6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80166b8:	2b00      	cmp	r3, #0
 80166ba:	d1e5      	bne.n	8016688 <UART_TxISR_8BIT_FIFOEN+0x28>

        /* Enable the UART Transmit Complete Interrupt */
        ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 80166bc:	687b      	ldr	r3, [r7, #4]
 80166be:	681b      	ldr	r3, [r3, #0]
 80166c0:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80166c2:	693b      	ldr	r3, [r7, #16]
 80166c4:	e853 3f00 	ldrex	r3, [r3]
 80166c8:	60fb      	str	r3, [r7, #12]
   return(result);
 80166ca:	68fb      	ldr	r3, [r7, #12]
 80166cc:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80166d0:	637b      	str	r3, [r7, #52]	@ 0x34
 80166d2:	687b      	ldr	r3, [r7, #4]
 80166d4:	681b      	ldr	r3, [r3, #0]
 80166d6:	461a      	mov	r2, r3
 80166d8:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80166da:	61fb      	str	r3, [r7, #28]
 80166dc:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80166de:	69b9      	ldr	r1, [r7, #24]
 80166e0:	69fa      	ldr	r2, [r7, #28]
 80166e2:	e841 2300 	strex	r3, r2, [r1]
 80166e6:	617b      	str	r3, [r7, #20]
   return(result);
 80166e8:	697b      	ldr	r3, [r7, #20]
 80166ea:	2b00      	cmp	r3, #0
 80166ec:	d1e6      	bne.n	80166bc <UART_TxISR_8BIT_FIFOEN+0x5c>

        break; /* force exit loop */
 80166ee:	e021      	b.n	8016734 <UART_TxISR_8BIT_FIFOEN+0xd4>
      }
      else if (READ_BIT(huart->Instance->ISR, USART_ISR_TXE_TXFNF) != 0U)
 80166f0:	687b      	ldr	r3, [r7, #4]
 80166f2:	681b      	ldr	r3, [r3, #0]
 80166f4:	69db      	ldr	r3, [r3, #28]
 80166f6:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80166fa:	2b00      	cmp	r3, #0
 80166fc:	d013      	beq.n	8016726 <UART_TxISR_8BIT_FIFOEN+0xc6>
      {
        huart->Instance->TDR = (uint8_t)(*huart->pTxBuffPtr & (uint8_t)0xFF);
 80166fe:	687b      	ldr	r3, [r7, #4]
 8016700:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8016702:	781a      	ldrb	r2, [r3, #0]
 8016704:	687b      	ldr	r3, [r7, #4]
 8016706:	681b      	ldr	r3, [r3, #0]
 8016708:	629a      	str	r2, [r3, #40]	@ 0x28
        huart->pTxBuffPtr++;
 801670a:	687b      	ldr	r3, [r7, #4]
 801670c:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 801670e:	1c5a      	adds	r2, r3, #1
 8016710:	687b      	ldr	r3, [r7, #4]
 8016712:	651a      	str	r2, [r3, #80]	@ 0x50
        huart->TxXferCount--;
 8016714:	687b      	ldr	r3, [r7, #4]
 8016716:	f8b3 3056 	ldrh.w	r3, [r3, #86]	@ 0x56
 801671a:	b29b      	uxth	r3, r3
 801671c:	3b01      	subs	r3, #1
 801671e:	b29a      	uxth	r2, r3
 8016720:	687b      	ldr	r3, [r7, #4]
 8016722:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56
    for (nb_tx_data = huart->NbTxDataToProcess ; nb_tx_data > 0U ; nb_tx_data--)
 8016726:	8ffb      	ldrh	r3, [r7, #62]	@ 0x3e
 8016728:	3b01      	subs	r3, #1
 801672a:	87fb      	strh	r3, [r7, #62]	@ 0x3e
 801672c:	8ffb      	ldrh	r3, [r7, #62]	@ 0x3e
 801672e:	2b00      	cmp	r3, #0
 8016730:	d1a4      	bne.n	801667c <UART_TxISR_8BIT_FIFOEN+0x1c>
      {
        /* Nothing to do */
      }
    }
  }
}
 8016732:	e7ff      	b.n	8016734 <UART_TxISR_8BIT_FIFOEN+0xd4>
 8016734:	bf00      	nop
 8016736:	3744      	adds	r7, #68	@ 0x44
 8016738:	46bd      	mov	sp, r7
 801673a:	f85d 7b04 	ldr.w	r7, [sp], #4
 801673e:	4770      	bx	lr

08016740 <UART_TxISR_16BIT_FIFOEN>:
  *         interruptions have been enabled by HAL_UART_Transmit_IT().
  * @param huart UART handle.
  * @retval None
  */
static void UART_TxISR_16BIT_FIFOEN(UART_HandleTypeDef *huart)
{
 8016740:	b480      	push	{r7}
 8016742:	b091      	sub	sp, #68	@ 0x44
 8016744:	af00      	add	r7, sp, #0
 8016746:	6078      	str	r0, [r7, #4]
  const uint16_t *tmp;
  uint16_t  nb_tx_data;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 8016748:	687b      	ldr	r3, [r7, #4]
 801674a:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 801674e:	2b21      	cmp	r3, #33	@ 0x21
 8016750:	d165      	bne.n	801681e <UART_TxISR_16BIT_FIFOEN+0xde>
  {
    for (nb_tx_data = huart->NbTxDataToProcess ; nb_tx_data > 0U ; nb_tx_data--)
 8016752:	687b      	ldr	r3, [r7, #4]
 8016754:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 8016758:	87fb      	strh	r3, [r7, #62]	@ 0x3e
 801675a:	e05c      	b.n	8016816 <UART_TxISR_16BIT_FIFOEN+0xd6>
    {
      if (huart->TxXferCount == 0U)
 801675c:	687b      	ldr	r3, [r7, #4]
 801675e:	f8b3 3056 	ldrh.w	r3, [r3, #86]	@ 0x56
 8016762:	b29b      	uxth	r3, r3
 8016764:	2b00      	cmp	r3, #0
 8016766:	d133      	bne.n	80167d0 <UART_TxISR_16BIT_FIFOEN+0x90>
      {
        /* Disable the TX FIFO threshold interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_TXFTIE);
 8016768:	687b      	ldr	r3, [r7, #4]
 801676a:	681b      	ldr	r3, [r3, #0]
 801676c:	3308      	adds	r3, #8
 801676e:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8016770:	6a3b      	ldr	r3, [r7, #32]
 8016772:	e853 3f00 	ldrex	r3, [r3]
 8016776:	61fb      	str	r3, [r7, #28]
   return(result);
 8016778:	69fb      	ldr	r3, [r7, #28]
 801677a:	f423 0300 	bic.w	r3, r3, #8388608	@ 0x800000
 801677e:	637b      	str	r3, [r7, #52]	@ 0x34
 8016780:	687b      	ldr	r3, [r7, #4]
 8016782:	681b      	ldr	r3, [r3, #0]
 8016784:	3308      	adds	r3, #8
 8016786:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8016788:	62fa      	str	r2, [r7, #44]	@ 0x2c
 801678a:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 801678c:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 801678e:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8016790:	e841 2300 	strex	r3, r2, [r1]
 8016794:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8016796:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8016798:	2b00      	cmp	r3, #0
 801679a:	d1e5      	bne.n	8016768 <UART_TxISR_16BIT_FIFOEN+0x28>

        /* Enable the UART Transmit Complete Interrupt */
        ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 801679c:	687b      	ldr	r3, [r7, #4]
 801679e:	681b      	ldr	r3, [r3, #0]
 80167a0:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80167a2:	68fb      	ldr	r3, [r7, #12]
 80167a4:	e853 3f00 	ldrex	r3, [r3]
 80167a8:	60bb      	str	r3, [r7, #8]
   return(result);
 80167aa:	68bb      	ldr	r3, [r7, #8]
 80167ac:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80167b0:	633b      	str	r3, [r7, #48]	@ 0x30
 80167b2:	687b      	ldr	r3, [r7, #4]
 80167b4:	681b      	ldr	r3, [r3, #0]
 80167b6:	461a      	mov	r2, r3
 80167b8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80167ba:	61bb      	str	r3, [r7, #24]
 80167bc:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80167be:	6979      	ldr	r1, [r7, #20]
 80167c0:	69ba      	ldr	r2, [r7, #24]
 80167c2:	e841 2300 	strex	r3, r2, [r1]
 80167c6:	613b      	str	r3, [r7, #16]
   return(result);
 80167c8:	693b      	ldr	r3, [r7, #16]
 80167ca:	2b00      	cmp	r3, #0
 80167cc:	d1e6      	bne.n	801679c <UART_TxISR_16BIT_FIFOEN+0x5c>

        break; /* force exit loop */
 80167ce:	e026      	b.n	801681e <UART_TxISR_16BIT_FIFOEN+0xde>
      }
      else if (READ_BIT(huart->Instance->ISR, USART_ISR_TXE_TXFNF) != 0U)
 80167d0:	687b      	ldr	r3, [r7, #4]
 80167d2:	681b      	ldr	r3, [r3, #0]
 80167d4:	69db      	ldr	r3, [r3, #28]
 80167d6:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80167da:	2b00      	cmp	r3, #0
 80167dc:	d018      	beq.n	8016810 <UART_TxISR_16BIT_FIFOEN+0xd0>
      {
        tmp = (const uint16_t *) huart->pTxBuffPtr;
 80167de:	687b      	ldr	r3, [r7, #4]
 80167e0:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80167e2:	63bb      	str	r3, [r7, #56]	@ 0x38
        huart->Instance->TDR = (((uint32_t)(*tmp)) & 0x01FFUL);
 80167e4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80167e6:	881b      	ldrh	r3, [r3, #0]
 80167e8:	461a      	mov	r2, r3
 80167ea:	687b      	ldr	r3, [r7, #4]
 80167ec:	681b      	ldr	r3, [r3, #0]
 80167ee:	f3c2 0208 	ubfx	r2, r2, #0, #9
 80167f2:	629a      	str	r2, [r3, #40]	@ 0x28
        huart->pTxBuffPtr += 2U;
 80167f4:	687b      	ldr	r3, [r7, #4]
 80167f6:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80167f8:	1c9a      	adds	r2, r3, #2
 80167fa:	687b      	ldr	r3, [r7, #4]
 80167fc:	651a      	str	r2, [r3, #80]	@ 0x50
        huart->TxXferCount--;
 80167fe:	687b      	ldr	r3, [r7, #4]
 8016800:	f8b3 3056 	ldrh.w	r3, [r3, #86]	@ 0x56
 8016804:	b29b      	uxth	r3, r3
 8016806:	3b01      	subs	r3, #1
 8016808:	b29a      	uxth	r2, r3
 801680a:	687b      	ldr	r3, [r7, #4]
 801680c:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56
    for (nb_tx_data = huart->NbTxDataToProcess ; nb_tx_data > 0U ; nb_tx_data--)
 8016810:	8ffb      	ldrh	r3, [r7, #62]	@ 0x3e
 8016812:	3b01      	subs	r3, #1
 8016814:	87fb      	strh	r3, [r7, #62]	@ 0x3e
 8016816:	8ffb      	ldrh	r3, [r7, #62]	@ 0x3e
 8016818:	2b00      	cmp	r3, #0
 801681a:	d19f      	bne.n	801675c <UART_TxISR_16BIT_FIFOEN+0x1c>
      {
        /* Nothing to do */
      }
    }
  }
}
 801681c:	e7ff      	b.n	801681e <UART_TxISR_16BIT_FIFOEN+0xde>
 801681e:	bf00      	nop
 8016820:	3744      	adds	r7, #68	@ 0x44
 8016822:	46bd      	mov	sp, r7
 8016824:	f85d 7b04 	ldr.w	r7, [sp], #4
 8016828:	4770      	bx	lr

0801682a <UART_EndTransmit_IT>:
  * @param  huart pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 801682a:	b580      	push	{r7, lr}
 801682c:	b088      	sub	sp, #32
 801682e:	af00      	add	r7, sp, #0
 8016830:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 8016832:	687b      	ldr	r3, [r7, #4]
 8016834:	681b      	ldr	r3, [r3, #0]
 8016836:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8016838:	68fb      	ldr	r3, [r7, #12]
 801683a:	e853 3f00 	ldrex	r3, [r3]
 801683e:	60bb      	str	r3, [r7, #8]
   return(result);
 8016840:	68bb      	ldr	r3, [r7, #8]
 8016842:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8016846:	61fb      	str	r3, [r7, #28]
 8016848:	687b      	ldr	r3, [r7, #4]
 801684a:	681b      	ldr	r3, [r3, #0]
 801684c:	461a      	mov	r2, r3
 801684e:	69fb      	ldr	r3, [r7, #28]
 8016850:	61bb      	str	r3, [r7, #24]
 8016852:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8016854:	6979      	ldr	r1, [r7, #20]
 8016856:	69ba      	ldr	r2, [r7, #24]
 8016858:	e841 2300 	strex	r3, r2, [r1]
 801685c:	613b      	str	r3, [r7, #16]
   return(result);
 801685e:	693b      	ldr	r3, [r7, #16]
 8016860:	2b00      	cmp	r3, #0
 8016862:	d1e6      	bne.n	8016832 <UART_EndTransmit_IT+0x8>

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8016864:	687b      	ldr	r3, [r7, #4]
 8016866:	2220      	movs	r2, #32
 8016868:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

  /* Cleat TxISR function pointer */
  huart->TxISR = NULL;
 801686c:	687b      	ldr	r3, [r7, #4]
 801686e:	2200      	movs	r2, #0
 8016870:	675a      	str	r2, [r3, #116]	@ 0x74
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 8016872:	6878      	ldr	r0, [r7, #4]
 8016874:	f7f6 f8e4 	bl	800ca40 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8016878:	bf00      	nop
 801687a:	3720      	adds	r7, #32
 801687c:	46bd      	mov	sp, r7
 801687e:	bd80      	pop	{r7, pc}

08016880 <UART_RxISR_8BIT>:
  * @brief RX interrupt handler for 7 or 8 bits data word length .
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_8BIT(UART_HandleTypeDef *huart)
{
 8016880:	b580      	push	{r7, lr}
 8016882:	b096      	sub	sp, #88	@ 0x58
 8016884:	af00      	add	r7, sp, #0
 8016886:	6078      	str	r0, [r7, #4]
  uint16_t uhMask = huart->Mask;
 8016888:	687b      	ldr	r3, [r7, #4]
 801688a:	f8b3 3060 	ldrh.w	r3, [r3, #96]	@ 0x60
 801688e:	f8a7 3056 	strh.w	r3, [r7, #86]	@ 0x56
  uint16_t  uhdata;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8016892:	687b      	ldr	r3, [r7, #4]
 8016894:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8016898:	2b22      	cmp	r3, #34	@ 0x22
 801689a:	f040 8095 	bne.w	80169c8 <UART_RxISR_8BIT+0x148>
  {
    uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 801689e:	687b      	ldr	r3, [r7, #4]
 80168a0:	681b      	ldr	r3, [r3, #0]
 80168a2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80168a4:	f8a7 3054 	strh.w	r3, [r7, #84]	@ 0x54
    *huart->pRxBuffPtr = (uint8_t)(uhdata & (uint8_t)uhMask);
 80168a8:	f8b7 3054 	ldrh.w	r3, [r7, #84]	@ 0x54
 80168ac:	b2d9      	uxtb	r1, r3
 80168ae:	f8b7 3056 	ldrh.w	r3, [r7, #86]	@ 0x56
 80168b2:	b2da      	uxtb	r2, r3
 80168b4:	687b      	ldr	r3, [r7, #4]
 80168b6:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80168b8:	400a      	ands	r2, r1
 80168ba:	b2d2      	uxtb	r2, r2
 80168bc:	701a      	strb	r2, [r3, #0]
    huart->pRxBuffPtr++;
 80168be:	687b      	ldr	r3, [r7, #4]
 80168c0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80168c2:	1c5a      	adds	r2, r3, #1
 80168c4:	687b      	ldr	r3, [r7, #4]
 80168c6:	659a      	str	r2, [r3, #88]	@ 0x58
    huart->RxXferCount--;
 80168c8:	687b      	ldr	r3, [r7, #4]
 80168ca:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 80168ce:	b29b      	uxth	r3, r3
 80168d0:	3b01      	subs	r3, #1
 80168d2:	b29a      	uxth	r2, r3
 80168d4:	687b      	ldr	r3, [r7, #4]
 80168d6:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e

    if (huart->RxXferCount == 0U)
 80168da:	687b      	ldr	r3, [r7, #4]
 80168dc:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 80168e0:	b29b      	uxth	r3, r3
 80168e2:	2b00      	cmp	r3, #0
 80168e4:	d178      	bne.n	80169d8 <UART_RxISR_8BIT+0x158>
    {
      /* Disable the UART Parity Error Interrupt and RXNE interrupts */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 80168e6:	687b      	ldr	r3, [r7, #4]
 80168e8:	681b      	ldr	r3, [r3, #0]
 80168ea:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80168ec:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80168ee:	e853 3f00 	ldrex	r3, [r3]
 80168f2:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 80168f4:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80168f6:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 80168fa:	653b      	str	r3, [r7, #80]	@ 0x50
 80168fc:	687b      	ldr	r3, [r7, #4]
 80168fe:	681b      	ldr	r3, [r3, #0]
 8016900:	461a      	mov	r2, r3
 8016902:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8016904:	647b      	str	r3, [r7, #68]	@ 0x44
 8016906:	643a      	str	r2, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8016908:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 801690a:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 801690c:	e841 2300 	strex	r3, r2, [r1]
 8016910:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8016912:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8016914:	2b00      	cmp	r3, #0
 8016916:	d1e6      	bne.n	80168e6 <UART_RxISR_8BIT+0x66>

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8016918:	687b      	ldr	r3, [r7, #4]
 801691a:	681b      	ldr	r3, [r3, #0]
 801691c:	3308      	adds	r3, #8
 801691e:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8016920:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8016922:	e853 3f00 	ldrex	r3, [r3]
 8016926:	623b      	str	r3, [r7, #32]
   return(result);
 8016928:	6a3b      	ldr	r3, [r7, #32]
 801692a:	f023 0301 	bic.w	r3, r3, #1
 801692e:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8016930:	687b      	ldr	r3, [r7, #4]
 8016932:	681b      	ldr	r3, [r3, #0]
 8016934:	3308      	adds	r3, #8
 8016936:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8016938:	633a      	str	r2, [r7, #48]	@ 0x30
 801693a:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 801693c:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 801693e:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8016940:	e841 2300 	strex	r3, r2, [r1]
 8016944:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8016946:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8016948:	2b00      	cmp	r3, #0
 801694a:	d1e5      	bne.n	8016918 <UART_RxISR_8BIT+0x98>

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 801694c:	687b      	ldr	r3, [r7, #4]
 801694e:	2220      	movs	r2, #32
 8016950:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

      /* Clear RxISR function pointer */
      huart->RxISR = NULL;
 8016954:	687b      	ldr	r3, [r7, #4]
 8016956:	2200      	movs	r2, #0
 8016958:	671a      	str	r2, [r3, #112]	@ 0x70

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 801695a:	687b      	ldr	r3, [r7, #4]
 801695c:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 801695e:	2b01      	cmp	r3, #1
 8016960:	d12e      	bne.n	80169c0 <UART_RxISR_8BIT+0x140>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8016962:	687b      	ldr	r3, [r7, #4]
 8016964:	2200      	movs	r2, #0
 8016966:	66da      	str	r2, [r3, #108]	@ 0x6c

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8016968:	687b      	ldr	r3, [r7, #4]
 801696a:	681b      	ldr	r3, [r3, #0]
 801696c:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 801696e:	693b      	ldr	r3, [r7, #16]
 8016970:	e853 3f00 	ldrex	r3, [r3]
 8016974:	60fb      	str	r3, [r7, #12]
   return(result);
 8016976:	68fb      	ldr	r3, [r7, #12]
 8016978:	f023 0310 	bic.w	r3, r3, #16
 801697c:	64bb      	str	r3, [r7, #72]	@ 0x48
 801697e:	687b      	ldr	r3, [r7, #4]
 8016980:	681b      	ldr	r3, [r3, #0]
 8016982:	461a      	mov	r2, r3
 8016984:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8016986:	61fb      	str	r3, [r7, #28]
 8016988:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 801698a:	69b9      	ldr	r1, [r7, #24]
 801698c:	69fa      	ldr	r2, [r7, #28]
 801698e:	e841 2300 	strex	r3, r2, [r1]
 8016992:	617b      	str	r3, [r7, #20]
   return(result);
 8016994:	697b      	ldr	r3, [r7, #20]
 8016996:	2b00      	cmp	r3, #0
 8016998:	d1e6      	bne.n	8016968 <UART_RxISR_8BIT+0xe8>

        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 801699a:	687b      	ldr	r3, [r7, #4]
 801699c:	681b      	ldr	r3, [r3, #0]
 801699e:	69db      	ldr	r3, [r3, #28]
 80169a0:	f003 0310 	and.w	r3, r3, #16
 80169a4:	2b10      	cmp	r3, #16
 80169a6:	d103      	bne.n	80169b0 <UART_RxISR_8BIT+0x130>
        {
          /* Clear IDLE Flag */
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 80169a8:	687b      	ldr	r3, [r7, #4]
 80169aa:	681b      	ldr	r3, [r3, #0]
 80169ac:	2210      	movs	r2, #16
 80169ae:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 80169b0:	687b      	ldr	r3, [r7, #4]
 80169b2:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 80169b6:	4619      	mov	r1, r3
 80169b8:	6878      	ldr	r0, [r7, #4]
 80169ba:	f7fe fe8b 	bl	80156d4 <HAL_UARTEx_RxEventCallback>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 80169be:	e00b      	b.n	80169d8 <UART_RxISR_8BIT+0x158>
        HAL_UART_RxCpltCallback(huart);
 80169c0:	6878      	ldr	r0, [r7, #4]
 80169c2:	f7f6 f9bb 	bl	800cd3c <HAL_UART_RxCpltCallback>
}
 80169c6:	e007      	b.n	80169d8 <UART_RxISR_8BIT+0x158>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 80169c8:	687b      	ldr	r3, [r7, #4]
 80169ca:	681b      	ldr	r3, [r3, #0]
 80169cc:	699a      	ldr	r2, [r3, #24]
 80169ce:	687b      	ldr	r3, [r7, #4]
 80169d0:	681b      	ldr	r3, [r3, #0]
 80169d2:	f042 0208 	orr.w	r2, r2, #8
 80169d6:	619a      	str	r2, [r3, #24]
}
 80169d8:	bf00      	nop
 80169da:	3758      	adds	r7, #88	@ 0x58
 80169dc:	46bd      	mov	sp, r7
 80169de:	bd80      	pop	{r7, pc}

080169e0 <UART_RxISR_16BIT>:
  *         interruptions have been enabled by HAL_UART_Receive_IT()
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_16BIT(UART_HandleTypeDef *huart)
{
 80169e0:	b580      	push	{r7, lr}
 80169e2:	b096      	sub	sp, #88	@ 0x58
 80169e4:	af00      	add	r7, sp, #0
 80169e6:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;
  uint16_t uhMask = huart->Mask;
 80169e8:	687b      	ldr	r3, [r7, #4]
 80169ea:	f8b3 3060 	ldrh.w	r3, [r3, #96]	@ 0x60
 80169ee:	f8a7 3056 	strh.w	r3, [r7, #86]	@ 0x56
  uint16_t  uhdata;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 80169f2:	687b      	ldr	r3, [r7, #4]
 80169f4:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80169f8:	2b22      	cmp	r3, #34	@ 0x22
 80169fa:	f040 8095 	bne.w	8016b28 <UART_RxISR_16BIT+0x148>
  {
    uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 80169fe:	687b      	ldr	r3, [r7, #4]
 8016a00:	681b      	ldr	r3, [r3, #0]
 8016a02:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8016a04:	f8a7 3054 	strh.w	r3, [r7, #84]	@ 0x54
    tmp = (uint16_t *) huart->pRxBuffPtr ;
 8016a08:	687b      	ldr	r3, [r7, #4]
 8016a0a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8016a0c:	653b      	str	r3, [r7, #80]	@ 0x50
    *tmp = (uint16_t)(uhdata & uhMask);
 8016a0e:	f8b7 2054 	ldrh.w	r2, [r7, #84]	@ 0x54
 8016a12:	f8b7 3056 	ldrh.w	r3, [r7, #86]	@ 0x56
 8016a16:	4013      	ands	r3, r2
 8016a18:	b29a      	uxth	r2, r3
 8016a1a:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8016a1c:	801a      	strh	r2, [r3, #0]
    huart->pRxBuffPtr += 2U;
 8016a1e:	687b      	ldr	r3, [r7, #4]
 8016a20:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8016a22:	1c9a      	adds	r2, r3, #2
 8016a24:	687b      	ldr	r3, [r7, #4]
 8016a26:	659a      	str	r2, [r3, #88]	@ 0x58
    huart->RxXferCount--;
 8016a28:	687b      	ldr	r3, [r7, #4]
 8016a2a:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 8016a2e:	b29b      	uxth	r3, r3
 8016a30:	3b01      	subs	r3, #1
 8016a32:	b29a      	uxth	r2, r3
 8016a34:	687b      	ldr	r3, [r7, #4]
 8016a36:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e

    if (huart->RxXferCount == 0U)
 8016a3a:	687b      	ldr	r3, [r7, #4]
 8016a3c:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 8016a40:	b29b      	uxth	r3, r3
 8016a42:	2b00      	cmp	r3, #0
 8016a44:	d178      	bne.n	8016b38 <UART_RxISR_16BIT+0x158>
    {
      /* Disable the UART Parity Error Interrupt and RXNE interrupt*/
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8016a46:	687b      	ldr	r3, [r7, #4]
 8016a48:	681b      	ldr	r3, [r3, #0]
 8016a4a:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8016a4c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8016a4e:	e853 3f00 	ldrex	r3, [r3]
 8016a52:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8016a54:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8016a56:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8016a5a:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8016a5c:	687b      	ldr	r3, [r7, #4]
 8016a5e:	681b      	ldr	r3, [r3, #0]
 8016a60:	461a      	mov	r2, r3
 8016a62:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8016a64:	643b      	str	r3, [r7, #64]	@ 0x40
 8016a66:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8016a68:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8016a6a:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8016a6c:	e841 2300 	strex	r3, r2, [r1]
 8016a70:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8016a72:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8016a74:	2b00      	cmp	r3, #0
 8016a76:	d1e6      	bne.n	8016a46 <UART_RxISR_16BIT+0x66>

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8016a78:	687b      	ldr	r3, [r7, #4]
 8016a7a:	681b      	ldr	r3, [r3, #0]
 8016a7c:	3308      	adds	r3, #8
 8016a7e:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8016a80:	6a3b      	ldr	r3, [r7, #32]
 8016a82:	e853 3f00 	ldrex	r3, [r3]
 8016a86:	61fb      	str	r3, [r7, #28]
   return(result);
 8016a88:	69fb      	ldr	r3, [r7, #28]
 8016a8a:	f023 0301 	bic.w	r3, r3, #1
 8016a8e:	64bb      	str	r3, [r7, #72]	@ 0x48
 8016a90:	687b      	ldr	r3, [r7, #4]
 8016a92:	681b      	ldr	r3, [r3, #0]
 8016a94:	3308      	adds	r3, #8
 8016a96:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8016a98:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8016a9a:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8016a9c:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8016a9e:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8016aa0:	e841 2300 	strex	r3, r2, [r1]
 8016aa4:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8016aa6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8016aa8:	2b00      	cmp	r3, #0
 8016aaa:	d1e5      	bne.n	8016a78 <UART_RxISR_16BIT+0x98>

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8016aac:	687b      	ldr	r3, [r7, #4]
 8016aae:	2220      	movs	r2, #32
 8016ab0:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

      /* Clear RxISR function pointer */
      huart->RxISR = NULL;
 8016ab4:	687b      	ldr	r3, [r7, #4]
 8016ab6:	2200      	movs	r2, #0
 8016ab8:	671a      	str	r2, [r3, #112]	@ 0x70

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8016aba:	687b      	ldr	r3, [r7, #4]
 8016abc:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8016abe:	2b01      	cmp	r3, #1
 8016ac0:	d12e      	bne.n	8016b20 <UART_RxISR_16BIT+0x140>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8016ac2:	687b      	ldr	r3, [r7, #4]
 8016ac4:	2200      	movs	r2, #0
 8016ac6:	66da      	str	r2, [r3, #108]	@ 0x6c

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8016ac8:	687b      	ldr	r3, [r7, #4]
 8016aca:	681b      	ldr	r3, [r3, #0]
 8016acc:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8016ace:	68fb      	ldr	r3, [r7, #12]
 8016ad0:	e853 3f00 	ldrex	r3, [r3]
 8016ad4:	60bb      	str	r3, [r7, #8]
   return(result);
 8016ad6:	68bb      	ldr	r3, [r7, #8]
 8016ad8:	f023 0310 	bic.w	r3, r3, #16
 8016adc:	647b      	str	r3, [r7, #68]	@ 0x44
 8016ade:	687b      	ldr	r3, [r7, #4]
 8016ae0:	681b      	ldr	r3, [r3, #0]
 8016ae2:	461a      	mov	r2, r3
 8016ae4:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8016ae6:	61bb      	str	r3, [r7, #24]
 8016ae8:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8016aea:	6979      	ldr	r1, [r7, #20]
 8016aec:	69ba      	ldr	r2, [r7, #24]
 8016aee:	e841 2300 	strex	r3, r2, [r1]
 8016af2:	613b      	str	r3, [r7, #16]
   return(result);
 8016af4:	693b      	ldr	r3, [r7, #16]
 8016af6:	2b00      	cmp	r3, #0
 8016af8:	d1e6      	bne.n	8016ac8 <UART_RxISR_16BIT+0xe8>

        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 8016afa:	687b      	ldr	r3, [r7, #4]
 8016afc:	681b      	ldr	r3, [r3, #0]
 8016afe:	69db      	ldr	r3, [r3, #28]
 8016b00:	f003 0310 	and.w	r3, r3, #16
 8016b04:	2b10      	cmp	r3, #16
 8016b06:	d103      	bne.n	8016b10 <UART_RxISR_16BIT+0x130>
        {
          /* Clear IDLE Flag */
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 8016b08:	687b      	ldr	r3, [r7, #4]
 8016b0a:	681b      	ldr	r3, [r3, #0]
 8016b0c:	2210      	movs	r2, #16
 8016b0e:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8016b10:	687b      	ldr	r3, [r7, #4]
 8016b12:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 8016b16:	4619      	mov	r1, r3
 8016b18:	6878      	ldr	r0, [r7, #4]
 8016b1a:	f7fe fddb 	bl	80156d4 <HAL_UARTEx_RxEventCallback>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 8016b1e:	e00b      	b.n	8016b38 <UART_RxISR_16BIT+0x158>
        HAL_UART_RxCpltCallback(huart);
 8016b20:	6878      	ldr	r0, [r7, #4]
 8016b22:	f7f6 f90b 	bl	800cd3c <HAL_UART_RxCpltCallback>
}
 8016b26:	e007      	b.n	8016b38 <UART_RxISR_16BIT+0x158>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 8016b28:	687b      	ldr	r3, [r7, #4]
 8016b2a:	681b      	ldr	r3, [r3, #0]
 8016b2c:	699a      	ldr	r2, [r3, #24]
 8016b2e:	687b      	ldr	r3, [r7, #4]
 8016b30:	681b      	ldr	r3, [r3, #0]
 8016b32:	f042 0208 	orr.w	r2, r2, #8
 8016b36:	619a      	str	r2, [r3, #24]
}
 8016b38:	bf00      	nop
 8016b3a:	3758      	adds	r7, #88	@ 0x58
 8016b3c:	46bd      	mov	sp, r7
 8016b3e:	bd80      	pop	{r7, pc}

08016b40 <UART_RxISR_8BIT_FIFOEN>:
  *         interruptions have been enabled by HAL_UART_Receive_IT()
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_8BIT_FIFOEN(UART_HandleTypeDef *huart)
{
 8016b40:	b580      	push	{r7, lr}
 8016b42:	b0a6      	sub	sp, #152	@ 0x98
 8016b44:	af00      	add	r7, sp, #0
 8016b46:	6078      	str	r0, [r7, #4]
  uint16_t  uhMask = huart->Mask;
 8016b48:	687b      	ldr	r3, [r7, #4]
 8016b4a:	f8b3 3060 	ldrh.w	r3, [r3, #96]	@ 0x60
 8016b4e:	f8a7 3092 	strh.w	r3, [r7, #146]	@ 0x92
  uint16_t  uhdata;
  uint16_t  nb_rx_data;
  uint16_t  rxdatacount;
  uint32_t  isrflags = READ_REG(huart->Instance->ISR);
 8016b52:	687b      	ldr	r3, [r7, #4]
 8016b54:	681b      	ldr	r3, [r3, #0]
 8016b56:	69db      	ldr	r3, [r3, #28]
 8016b58:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
  uint32_t  cr1its   = READ_REG(huart->Instance->CR1);
 8016b5c:	687b      	ldr	r3, [r7, #4]
 8016b5e:	681b      	ldr	r3, [r3, #0]
 8016b60:	681b      	ldr	r3, [r3, #0]
 8016b62:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
  uint32_t  cr3its   = READ_REG(huart->Instance->CR3);
 8016b66:	687b      	ldr	r3, [r7, #4]
 8016b68:	681b      	ldr	r3, [r3, #0]
 8016b6a:	689b      	ldr	r3, [r3, #8]
 8016b6c:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8016b70:	687b      	ldr	r3, [r7, #4]
 8016b72:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8016b76:	2b22      	cmp	r3, #34	@ 0x22
 8016b78:	f040 814f 	bne.w	8016e1a <UART_RxISR_8BIT_FIFOEN+0x2da>
  {
    nb_rx_data = huart->NbRxDataToProcess;
 8016b7c:	687b      	ldr	r3, [r7, #4]
 8016b7e:	f8b3 3068 	ldrh.w	r3, [r3, #104]	@ 0x68
 8016b82:	f8a7 3086 	strh.w	r3, [r7, #134]	@ 0x86
    while ((nb_rx_data > 0U) && ((isrflags & USART_ISR_RXNE_RXFNE) != 0U))
 8016b86:	e0f6      	b.n	8016d76 <UART_RxISR_8BIT_FIFOEN+0x236>
    {
      uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 8016b88:	687b      	ldr	r3, [r7, #4]
 8016b8a:	681b      	ldr	r3, [r3, #0]
 8016b8c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8016b8e:	f8a7 3084 	strh.w	r3, [r7, #132]	@ 0x84
      *huart->pRxBuffPtr = (uint8_t)(uhdata & (uint8_t)uhMask);
 8016b92:	f8b7 3084 	ldrh.w	r3, [r7, #132]	@ 0x84
 8016b96:	b2d9      	uxtb	r1, r3
 8016b98:	f8b7 3092 	ldrh.w	r3, [r7, #146]	@ 0x92
 8016b9c:	b2da      	uxtb	r2, r3
 8016b9e:	687b      	ldr	r3, [r7, #4]
 8016ba0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8016ba2:	400a      	ands	r2, r1
 8016ba4:	b2d2      	uxtb	r2, r2
 8016ba6:	701a      	strb	r2, [r3, #0]
      huart->pRxBuffPtr++;
 8016ba8:	687b      	ldr	r3, [r7, #4]
 8016baa:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8016bac:	1c5a      	adds	r2, r3, #1
 8016bae:	687b      	ldr	r3, [r7, #4]
 8016bb0:	659a      	str	r2, [r3, #88]	@ 0x58
      huart->RxXferCount--;
 8016bb2:	687b      	ldr	r3, [r7, #4]
 8016bb4:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 8016bb8:	b29b      	uxth	r3, r3
 8016bba:	3b01      	subs	r3, #1
 8016bbc:	b29a      	uxth	r2, r3
 8016bbe:	687b      	ldr	r3, [r7, #4]
 8016bc0:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e
      isrflags = READ_REG(huart->Instance->ISR);
 8016bc4:	687b      	ldr	r3, [r7, #4]
 8016bc6:	681b      	ldr	r3, [r3, #0]
 8016bc8:	69db      	ldr	r3, [r3, #28]
 8016bca:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94

      /* If some non blocking errors occurred */
      if ((isrflags & (USART_ISR_PE | USART_ISR_FE | USART_ISR_NE)) != 0U)
 8016bce:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8016bd2:	f003 0307 	and.w	r3, r3, #7
 8016bd6:	2b00      	cmp	r3, #0
 8016bd8:	d053      	beq.n	8016c82 <UART_RxISR_8BIT_FIFOEN+0x142>
      {
        /* UART parity error interrupt occurred -------------------------------------*/
        if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 8016bda:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8016bde:	f003 0301 	and.w	r3, r3, #1
 8016be2:	2b00      	cmp	r3, #0
 8016be4:	d011      	beq.n	8016c0a <UART_RxISR_8BIT_FIFOEN+0xca>
 8016be6:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8016bea:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8016bee:	2b00      	cmp	r3, #0
 8016bf0:	d00b      	beq.n	8016c0a <UART_RxISR_8BIT_FIFOEN+0xca>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 8016bf2:	687b      	ldr	r3, [r7, #4]
 8016bf4:	681b      	ldr	r3, [r3, #0]
 8016bf6:	2201      	movs	r2, #1
 8016bf8:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_PE;
 8016bfa:	687b      	ldr	r3, [r7, #4]
 8016bfc:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8016c00:	f043 0201 	orr.w	r2, r3, #1
 8016c04:	687b      	ldr	r3, [r7, #4]
 8016c06:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
        }

        /* UART frame error interrupt occurred --------------------------------------*/
        if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8016c0a:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8016c0e:	f003 0302 	and.w	r3, r3, #2
 8016c12:	2b00      	cmp	r3, #0
 8016c14:	d011      	beq.n	8016c3a <UART_RxISR_8BIT_FIFOEN+0xfa>
 8016c16:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 8016c1a:	f003 0301 	and.w	r3, r3, #1
 8016c1e:	2b00      	cmp	r3, #0
 8016c20:	d00b      	beq.n	8016c3a <UART_RxISR_8BIT_FIFOEN+0xfa>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 8016c22:	687b      	ldr	r3, [r7, #4]
 8016c24:	681b      	ldr	r3, [r3, #0]
 8016c26:	2202      	movs	r2, #2
 8016c28:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_FE;
 8016c2a:	687b      	ldr	r3, [r7, #4]
 8016c2c:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8016c30:	f043 0204 	orr.w	r2, r3, #4
 8016c34:	687b      	ldr	r3, [r7, #4]
 8016c36:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
        }

        /* UART noise error interrupt occurred --------------------------------------*/
        if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8016c3a:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8016c3e:	f003 0304 	and.w	r3, r3, #4
 8016c42:	2b00      	cmp	r3, #0
 8016c44:	d011      	beq.n	8016c6a <UART_RxISR_8BIT_FIFOEN+0x12a>
 8016c46:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 8016c4a:	f003 0301 	and.w	r3, r3, #1
 8016c4e:	2b00      	cmp	r3, #0
 8016c50:	d00b      	beq.n	8016c6a <UART_RxISR_8BIT_FIFOEN+0x12a>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 8016c52:	687b      	ldr	r3, [r7, #4]
 8016c54:	681b      	ldr	r3, [r3, #0]
 8016c56:	2204      	movs	r2, #4
 8016c58:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_NE;
 8016c5a:	687b      	ldr	r3, [r7, #4]
 8016c5c:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8016c60:	f043 0202 	orr.w	r2, r3, #2
 8016c64:	687b      	ldr	r3, [r7, #4]
 8016c66:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
        }

        /* Call UART Error Call back function if need be ----------------------------*/
        if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8016c6a:	687b      	ldr	r3, [r7, #4]
 8016c6c:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8016c70:	2b00      	cmp	r3, #0
 8016c72:	d006      	beq.n	8016c82 <UART_RxISR_8BIT_FIFOEN+0x142>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8016c74:	6878      	ldr	r0, [r7, #4]
 8016c76:	f7fe fd19 	bl	80156ac <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
          huart->ErrorCode = HAL_UART_ERROR_NONE;
 8016c7a:	687b      	ldr	r3, [r7, #4]
 8016c7c:	2200      	movs	r2, #0
 8016c7e:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
        }
      }

      if (huart->RxXferCount == 0U)
 8016c82:	687b      	ldr	r3, [r7, #4]
 8016c84:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 8016c88:	b29b      	uxth	r3, r3
 8016c8a:	2b00      	cmp	r3, #0
 8016c8c:	d173      	bne.n	8016d76 <UART_RxISR_8BIT_FIFOEN+0x236>
      {
        /* Disable the UART Parity Error Interrupt and RXFT interrupt*/
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8016c8e:	687b      	ldr	r3, [r7, #4]
 8016c90:	681b      	ldr	r3, [r3, #0]
 8016c92:	65fb      	str	r3, [r7, #92]	@ 0x5c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8016c94:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8016c96:	e853 3f00 	ldrex	r3, [r3]
 8016c9a:	65bb      	str	r3, [r7, #88]	@ 0x58
   return(result);
 8016c9c:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8016c9e:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8016ca2:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 8016ca6:	687b      	ldr	r3, [r7, #4]
 8016ca8:	681b      	ldr	r3, [r3, #0]
 8016caa:	461a      	mov	r2, r3
 8016cac:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 8016cb0:	66bb      	str	r3, [r7, #104]	@ 0x68
 8016cb2:	667a      	str	r2, [r7, #100]	@ 0x64
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8016cb4:	6e79      	ldr	r1, [r7, #100]	@ 0x64
 8016cb6:	6eba      	ldr	r2, [r7, #104]	@ 0x68
 8016cb8:	e841 2300 	strex	r3, r2, [r1]
 8016cbc:	663b      	str	r3, [r7, #96]	@ 0x60
   return(result);
 8016cbe:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8016cc0:	2b00      	cmp	r3, #0
 8016cc2:	d1e4      	bne.n	8016c8e <UART_RxISR_8BIT_FIFOEN+0x14e>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error)
           and RX FIFO Threshold interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 8016cc4:	687b      	ldr	r3, [r7, #4]
 8016cc6:	681b      	ldr	r3, [r3, #0]
 8016cc8:	3308      	adds	r3, #8
 8016cca:	64bb      	str	r3, [r7, #72]	@ 0x48
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8016ccc:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8016cce:	e853 3f00 	ldrex	r3, [r3]
 8016cd2:	647b      	str	r3, [r7, #68]	@ 0x44
   return(result);
 8016cd4:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8016cd6:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8016cda:	f023 0301 	bic.w	r3, r3, #1
 8016cde:	67fb      	str	r3, [r7, #124]	@ 0x7c
 8016ce0:	687b      	ldr	r3, [r7, #4]
 8016ce2:	681b      	ldr	r3, [r3, #0]
 8016ce4:	3308      	adds	r3, #8
 8016ce6:	6ffa      	ldr	r2, [r7, #124]	@ 0x7c
 8016ce8:	657a      	str	r2, [r7, #84]	@ 0x54
 8016cea:	653b      	str	r3, [r7, #80]	@ 0x50
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8016cec:	6d39      	ldr	r1, [r7, #80]	@ 0x50
 8016cee:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 8016cf0:	e841 2300 	strex	r3, r2, [r1]
 8016cf4:	64fb      	str	r3, [r7, #76]	@ 0x4c
   return(result);
 8016cf6:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8016cf8:	2b00      	cmp	r3, #0
 8016cfa:	d1e3      	bne.n	8016cc4 <UART_RxISR_8BIT_FIFOEN+0x184>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 8016cfc:	687b      	ldr	r3, [r7, #4]
 8016cfe:	2220      	movs	r2, #32
 8016d00:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 8016d04:	687b      	ldr	r3, [r7, #4]
 8016d06:	2200      	movs	r2, #0
 8016d08:	671a      	str	r2, [r3, #112]	@ 0x70

        /* Check current reception Mode :
           If Reception till IDLE event has been selected : */
        if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8016d0a:	687b      	ldr	r3, [r7, #4]
 8016d0c:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8016d0e:	2b01      	cmp	r3, #1
 8016d10:	d12e      	bne.n	8016d70 <UART_RxISR_8BIT_FIFOEN+0x230>
        {
          /* Set reception type to Standard */
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8016d12:	687b      	ldr	r3, [r7, #4]
 8016d14:	2200      	movs	r2, #0
 8016d16:	66da      	str	r2, [r3, #108]	@ 0x6c

          /* Disable IDLE interrupt */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8016d18:	687b      	ldr	r3, [r7, #4]
 8016d1a:	681b      	ldr	r3, [r3, #0]
 8016d1c:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8016d1e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8016d20:	e853 3f00 	ldrex	r3, [r3]
 8016d24:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8016d26:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8016d28:	f023 0310 	bic.w	r3, r3, #16
 8016d2c:	67bb      	str	r3, [r7, #120]	@ 0x78
 8016d2e:	687b      	ldr	r3, [r7, #4]
 8016d30:	681b      	ldr	r3, [r3, #0]
 8016d32:	461a      	mov	r2, r3
 8016d34:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8016d36:	643b      	str	r3, [r7, #64]	@ 0x40
 8016d38:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8016d3a:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8016d3c:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8016d3e:	e841 2300 	strex	r3, r2, [r1]
 8016d42:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8016d44:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8016d46:	2b00      	cmp	r3, #0
 8016d48:	d1e6      	bne.n	8016d18 <UART_RxISR_8BIT_FIFOEN+0x1d8>

          if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 8016d4a:	687b      	ldr	r3, [r7, #4]
 8016d4c:	681b      	ldr	r3, [r3, #0]
 8016d4e:	69db      	ldr	r3, [r3, #28]
 8016d50:	f003 0310 	and.w	r3, r3, #16
 8016d54:	2b10      	cmp	r3, #16
 8016d56:	d103      	bne.n	8016d60 <UART_RxISR_8BIT_FIFOEN+0x220>
          {
            /* Clear IDLE Flag */
            __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 8016d58:	687b      	ldr	r3, [r7, #4]
 8016d5a:	681b      	ldr	r3, [r3, #0]
 8016d5c:	2210      	movs	r2, #16
 8016d5e:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered Rx Event callback*/
          huart->RxEventCallback(huart, huart->RxXferSize);
#else
          /*Call legacy weak Rx Event callback*/
          HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8016d60:	687b      	ldr	r3, [r7, #4]
 8016d62:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 8016d66:	4619      	mov	r1, r3
 8016d68:	6878      	ldr	r0, [r7, #4]
 8016d6a:	f7fe fcb3 	bl	80156d4 <HAL_UARTEx_RxEventCallback>
 8016d6e:	e002      	b.n	8016d76 <UART_RxISR_8BIT_FIFOEN+0x236>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered Rx complete callback*/
          huart->RxCpltCallback(huart);
#else
          /*Call legacy weak Rx complete callback*/
          HAL_UART_RxCpltCallback(huart);
 8016d70:	6878      	ldr	r0, [r7, #4]
 8016d72:	f7f5 ffe3 	bl	800cd3c <HAL_UART_RxCpltCallback>
    while ((nb_rx_data > 0U) && ((isrflags & USART_ISR_RXNE_RXFNE) != 0U))
 8016d76:	f8b7 3086 	ldrh.w	r3, [r7, #134]	@ 0x86
 8016d7a:	2b00      	cmp	r3, #0
 8016d7c:	d006      	beq.n	8016d8c <UART_RxISR_8BIT_FIFOEN+0x24c>
 8016d7e:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8016d82:	f003 0320 	and.w	r3, r3, #32
 8016d86:	2b00      	cmp	r3, #0
 8016d88:	f47f aefe 	bne.w	8016b88 <UART_RxISR_8BIT_FIFOEN+0x48>

    /* When remaining number of bytes to receive is less than the RX FIFO
    threshold, next incoming frames are processed as if FIFO mode was
    disabled (i.e. one interrupt per received frame).
    */
    rxdatacount = huart->RxXferCount;
 8016d8c:	687b      	ldr	r3, [r7, #4]
 8016d8e:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 8016d92:	f8a7 3076 	strh.w	r3, [r7, #118]	@ 0x76
    if ((rxdatacount != 0U) && (rxdatacount < huart->NbRxDataToProcess))
 8016d96:	f8b7 3076 	ldrh.w	r3, [r7, #118]	@ 0x76
 8016d9a:	2b00      	cmp	r3, #0
 8016d9c:	d045      	beq.n	8016e2a <UART_RxISR_8BIT_FIFOEN+0x2ea>
 8016d9e:	687b      	ldr	r3, [r7, #4]
 8016da0:	f8b3 3068 	ldrh.w	r3, [r3, #104]	@ 0x68
 8016da4:	f8b7 2076 	ldrh.w	r2, [r7, #118]	@ 0x76
 8016da8:	429a      	cmp	r2, r3
 8016daa:	d23e      	bcs.n	8016e2a <UART_RxISR_8BIT_FIFOEN+0x2ea>
    {
      /* Disable the UART RXFT interrupt*/
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_RXFTIE);
 8016dac:	687b      	ldr	r3, [r7, #4]
 8016dae:	681b      	ldr	r3, [r3, #0]
 8016db0:	3308      	adds	r3, #8
 8016db2:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8016db4:	6a3b      	ldr	r3, [r7, #32]
 8016db6:	e853 3f00 	ldrex	r3, [r3]
 8016dba:	61fb      	str	r3, [r7, #28]
   return(result);
 8016dbc:	69fb      	ldr	r3, [r7, #28]
 8016dbe:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8016dc2:	673b      	str	r3, [r7, #112]	@ 0x70
 8016dc4:	687b      	ldr	r3, [r7, #4]
 8016dc6:	681b      	ldr	r3, [r3, #0]
 8016dc8:	3308      	adds	r3, #8
 8016dca:	6f3a      	ldr	r2, [r7, #112]	@ 0x70
 8016dcc:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8016dce:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8016dd0:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8016dd2:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8016dd4:	e841 2300 	strex	r3, r2, [r1]
 8016dd8:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8016dda:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8016ddc:	2b00      	cmp	r3, #0
 8016dde:	d1e5      	bne.n	8016dac <UART_RxISR_8BIT_FIFOEN+0x26c>

      /* Update the RxISR function pointer */
      huart->RxISR = UART_RxISR_8BIT;
 8016de0:	687b      	ldr	r3, [r7, #4]
 8016de2:	4a14      	ldr	r2, [pc, #80]	@ (8016e34 <UART_RxISR_8BIT_FIFOEN+0x2f4>)
 8016de4:	671a      	str	r2, [r3, #112]	@ 0x70

      /* Enable the UART Data Register Not Empty interrupt */
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RXNEIE_RXFNEIE);
 8016de6:	687b      	ldr	r3, [r7, #4]
 8016de8:	681b      	ldr	r3, [r3, #0]
 8016dea:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8016dec:	68fb      	ldr	r3, [r7, #12]
 8016dee:	e853 3f00 	ldrex	r3, [r3]
 8016df2:	60bb      	str	r3, [r7, #8]
   return(result);
 8016df4:	68bb      	ldr	r3, [r7, #8]
 8016df6:	f043 0320 	orr.w	r3, r3, #32
 8016dfa:	66fb      	str	r3, [r7, #108]	@ 0x6c
 8016dfc:	687b      	ldr	r3, [r7, #4]
 8016dfe:	681b      	ldr	r3, [r3, #0]
 8016e00:	461a      	mov	r2, r3
 8016e02:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8016e04:	61bb      	str	r3, [r7, #24]
 8016e06:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8016e08:	6979      	ldr	r1, [r7, #20]
 8016e0a:	69ba      	ldr	r2, [r7, #24]
 8016e0c:	e841 2300 	strex	r3, r2, [r1]
 8016e10:	613b      	str	r3, [r7, #16]
   return(result);
 8016e12:	693b      	ldr	r3, [r7, #16]
 8016e14:	2b00      	cmp	r3, #0
 8016e16:	d1e6      	bne.n	8016de6 <UART_RxISR_8BIT_FIFOEN+0x2a6>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 8016e18:	e007      	b.n	8016e2a <UART_RxISR_8BIT_FIFOEN+0x2ea>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 8016e1a:	687b      	ldr	r3, [r7, #4]
 8016e1c:	681b      	ldr	r3, [r3, #0]
 8016e1e:	699a      	ldr	r2, [r3, #24]
 8016e20:	687b      	ldr	r3, [r7, #4]
 8016e22:	681b      	ldr	r3, [r3, #0]
 8016e24:	f042 0208 	orr.w	r2, r2, #8
 8016e28:	619a      	str	r2, [r3, #24]
}
 8016e2a:	bf00      	nop
 8016e2c:	3798      	adds	r7, #152	@ 0x98
 8016e2e:	46bd      	mov	sp, r7
 8016e30:	bd80      	pop	{r7, pc}
 8016e32:	bf00      	nop
 8016e34:	08016881 	.word	0x08016881

08016e38 <UART_RxISR_16BIT_FIFOEN>:
  *         interruptions have been enabled by HAL_UART_Receive_IT()
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_16BIT_FIFOEN(UART_HandleTypeDef *huart)
{
 8016e38:	b580      	push	{r7, lr}
 8016e3a:	b0a8      	sub	sp, #160	@ 0xa0
 8016e3c:	af00      	add	r7, sp, #0
 8016e3e:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;
  uint16_t  uhMask = huart->Mask;
 8016e40:	687b      	ldr	r3, [r7, #4]
 8016e42:	f8b3 3060 	ldrh.w	r3, [r3, #96]	@ 0x60
 8016e46:	f8a7 309a 	strh.w	r3, [r7, #154]	@ 0x9a
  uint16_t  uhdata;
  uint16_t  nb_rx_data;
  uint16_t  rxdatacount;
  uint32_t  isrflags = READ_REG(huart->Instance->ISR);
 8016e4a:	687b      	ldr	r3, [r7, #4]
 8016e4c:	681b      	ldr	r3, [r3, #0]
 8016e4e:	69db      	ldr	r3, [r3, #28]
 8016e50:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
  uint32_t  cr1its   = READ_REG(huart->Instance->CR1);
 8016e54:	687b      	ldr	r3, [r7, #4]
 8016e56:	681b      	ldr	r3, [r3, #0]
 8016e58:	681b      	ldr	r3, [r3, #0]
 8016e5a:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
  uint32_t  cr3its   = READ_REG(huart->Instance->CR3);
 8016e5e:	687b      	ldr	r3, [r7, #4]
 8016e60:	681b      	ldr	r3, [r3, #0]
 8016e62:	689b      	ldr	r3, [r3, #8]
 8016e64:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8016e68:	687b      	ldr	r3, [r7, #4]
 8016e6a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8016e6e:	2b22      	cmp	r3, #34	@ 0x22
 8016e70:	f040 8153 	bne.w	801711a <UART_RxISR_16BIT_FIFOEN+0x2e2>
  {
    nb_rx_data = huart->NbRxDataToProcess;
 8016e74:	687b      	ldr	r3, [r7, #4]
 8016e76:	f8b3 3068 	ldrh.w	r3, [r3, #104]	@ 0x68
 8016e7a:	f8a7 308e 	strh.w	r3, [r7, #142]	@ 0x8e
    while ((nb_rx_data > 0U) && ((isrflags & USART_ISR_RXNE_RXFNE) != 0U))
 8016e7e:	e0fa      	b.n	8017076 <UART_RxISR_16BIT_FIFOEN+0x23e>
    {
      uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 8016e80:	687b      	ldr	r3, [r7, #4]
 8016e82:	681b      	ldr	r3, [r3, #0]
 8016e84:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8016e86:	f8a7 308c 	strh.w	r3, [r7, #140]	@ 0x8c
      tmp = (uint16_t *) huart->pRxBuffPtr ;
 8016e8a:	687b      	ldr	r3, [r7, #4]
 8016e8c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8016e8e:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
      *tmp = (uint16_t)(uhdata & uhMask);
 8016e92:	f8b7 208c 	ldrh.w	r2, [r7, #140]	@ 0x8c
 8016e96:	f8b7 309a 	ldrh.w	r3, [r7, #154]	@ 0x9a
 8016e9a:	4013      	ands	r3, r2
 8016e9c:	b29a      	uxth	r2, r3
 8016e9e:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 8016ea2:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 8016ea4:	687b      	ldr	r3, [r7, #4]
 8016ea6:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8016ea8:	1c9a      	adds	r2, r3, #2
 8016eaa:	687b      	ldr	r3, [r7, #4]
 8016eac:	659a      	str	r2, [r3, #88]	@ 0x58
      huart->RxXferCount--;
 8016eae:	687b      	ldr	r3, [r7, #4]
 8016eb0:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 8016eb4:	b29b      	uxth	r3, r3
 8016eb6:	3b01      	subs	r3, #1
 8016eb8:	b29a      	uxth	r2, r3
 8016eba:	687b      	ldr	r3, [r7, #4]
 8016ebc:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e
      isrflags = READ_REG(huart->Instance->ISR);
 8016ec0:	687b      	ldr	r3, [r7, #4]
 8016ec2:	681b      	ldr	r3, [r3, #0]
 8016ec4:	69db      	ldr	r3, [r3, #28]
 8016ec6:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c

      /* If some non blocking errors occurred */
      if ((isrflags & (USART_ISR_PE | USART_ISR_FE | USART_ISR_NE)) != 0U)
 8016eca:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8016ece:	f003 0307 	and.w	r3, r3, #7
 8016ed2:	2b00      	cmp	r3, #0
 8016ed4:	d053      	beq.n	8016f7e <UART_RxISR_16BIT_FIFOEN+0x146>
      {
        /* UART parity error interrupt occurred -------------------------------------*/
        if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 8016ed6:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8016eda:	f003 0301 	and.w	r3, r3, #1
 8016ede:	2b00      	cmp	r3, #0
 8016ee0:	d011      	beq.n	8016f06 <UART_RxISR_16BIT_FIFOEN+0xce>
 8016ee2:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8016ee6:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8016eea:	2b00      	cmp	r3, #0
 8016eec:	d00b      	beq.n	8016f06 <UART_RxISR_16BIT_FIFOEN+0xce>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 8016eee:	687b      	ldr	r3, [r7, #4]
 8016ef0:	681b      	ldr	r3, [r3, #0]
 8016ef2:	2201      	movs	r2, #1
 8016ef4:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_PE;
 8016ef6:	687b      	ldr	r3, [r7, #4]
 8016ef8:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8016efc:	f043 0201 	orr.w	r2, r3, #1
 8016f00:	687b      	ldr	r3, [r7, #4]
 8016f02:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
        }

        /* UART frame error interrupt occurred --------------------------------------*/
        if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8016f06:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8016f0a:	f003 0302 	and.w	r3, r3, #2
 8016f0e:	2b00      	cmp	r3, #0
 8016f10:	d011      	beq.n	8016f36 <UART_RxISR_16BIT_FIFOEN+0xfe>
 8016f12:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 8016f16:	f003 0301 	and.w	r3, r3, #1
 8016f1a:	2b00      	cmp	r3, #0
 8016f1c:	d00b      	beq.n	8016f36 <UART_RxISR_16BIT_FIFOEN+0xfe>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 8016f1e:	687b      	ldr	r3, [r7, #4]
 8016f20:	681b      	ldr	r3, [r3, #0]
 8016f22:	2202      	movs	r2, #2
 8016f24:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_FE;
 8016f26:	687b      	ldr	r3, [r7, #4]
 8016f28:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8016f2c:	f043 0204 	orr.w	r2, r3, #4
 8016f30:	687b      	ldr	r3, [r7, #4]
 8016f32:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
        }

        /* UART noise error interrupt occurred --------------------------------------*/
        if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8016f36:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8016f3a:	f003 0304 	and.w	r3, r3, #4
 8016f3e:	2b00      	cmp	r3, #0
 8016f40:	d011      	beq.n	8016f66 <UART_RxISR_16BIT_FIFOEN+0x12e>
 8016f42:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 8016f46:	f003 0301 	and.w	r3, r3, #1
 8016f4a:	2b00      	cmp	r3, #0
 8016f4c:	d00b      	beq.n	8016f66 <UART_RxISR_16BIT_FIFOEN+0x12e>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 8016f4e:	687b      	ldr	r3, [r7, #4]
 8016f50:	681b      	ldr	r3, [r3, #0]
 8016f52:	2204      	movs	r2, #4
 8016f54:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_NE;
 8016f56:	687b      	ldr	r3, [r7, #4]
 8016f58:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8016f5c:	f043 0202 	orr.w	r2, r3, #2
 8016f60:	687b      	ldr	r3, [r7, #4]
 8016f62:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
        }

        /* Call UART Error Call back function if need be ----------------------------*/
        if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8016f66:	687b      	ldr	r3, [r7, #4]
 8016f68:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8016f6c:	2b00      	cmp	r3, #0
 8016f6e:	d006      	beq.n	8016f7e <UART_RxISR_16BIT_FIFOEN+0x146>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8016f70:	6878      	ldr	r0, [r7, #4]
 8016f72:	f7fe fb9b 	bl	80156ac <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
          huart->ErrorCode = HAL_UART_ERROR_NONE;
 8016f76:	687b      	ldr	r3, [r7, #4]
 8016f78:	2200      	movs	r2, #0
 8016f7a:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
        }
      }

      if (huart->RxXferCount == 0U)
 8016f7e:	687b      	ldr	r3, [r7, #4]
 8016f80:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 8016f84:	b29b      	uxth	r3, r3
 8016f86:	2b00      	cmp	r3, #0
 8016f88:	d175      	bne.n	8017076 <UART_RxISR_16BIT_FIFOEN+0x23e>
      {
        /* Disable the UART Parity Error Interrupt and RXFT interrupt*/
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8016f8a:	687b      	ldr	r3, [r7, #4]
 8016f8c:	681b      	ldr	r3, [r3, #0]
 8016f8e:	663b      	str	r3, [r7, #96]	@ 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8016f90:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8016f92:	e853 3f00 	ldrex	r3, [r3]
 8016f96:	65fb      	str	r3, [r7, #92]	@ 0x5c
   return(result);
 8016f98:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8016f9a:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8016f9e:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 8016fa2:	687b      	ldr	r3, [r7, #4]
 8016fa4:	681b      	ldr	r3, [r3, #0]
 8016fa6:	461a      	mov	r2, r3
 8016fa8:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8016fac:	66fb      	str	r3, [r7, #108]	@ 0x6c
 8016fae:	66ba      	str	r2, [r7, #104]	@ 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8016fb0:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 8016fb2:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 8016fb4:	e841 2300 	strex	r3, r2, [r1]
 8016fb8:	667b      	str	r3, [r7, #100]	@ 0x64
   return(result);
 8016fba:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8016fbc:	2b00      	cmp	r3, #0
 8016fbe:	d1e4      	bne.n	8016f8a <UART_RxISR_16BIT_FIFOEN+0x152>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error)
           and RX FIFO Threshold interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 8016fc0:	687b      	ldr	r3, [r7, #4]
 8016fc2:	681b      	ldr	r3, [r3, #0]
 8016fc4:	3308      	adds	r3, #8
 8016fc6:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8016fc8:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8016fca:	e853 3f00 	ldrex	r3, [r3]
 8016fce:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 8016fd0:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8016fd2:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8016fd6:	f023 0301 	bic.w	r3, r3, #1
 8016fda:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 8016fde:	687b      	ldr	r3, [r7, #4]
 8016fe0:	681b      	ldr	r3, [r3, #0]
 8016fe2:	3308      	adds	r3, #8
 8016fe4:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 8016fe8:	65ba      	str	r2, [r7, #88]	@ 0x58
 8016fea:	657b      	str	r3, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8016fec:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 8016fee:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8016ff0:	e841 2300 	strex	r3, r2, [r1]
 8016ff4:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 8016ff6:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8016ff8:	2b00      	cmp	r3, #0
 8016ffa:	d1e1      	bne.n	8016fc0 <UART_RxISR_16BIT_FIFOEN+0x188>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 8016ffc:	687b      	ldr	r3, [r7, #4]
 8016ffe:	2220      	movs	r2, #32
 8017000:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 8017004:	687b      	ldr	r3, [r7, #4]
 8017006:	2200      	movs	r2, #0
 8017008:	671a      	str	r2, [r3, #112]	@ 0x70

        /* Check current reception Mode :
           If Reception till IDLE event has been selected : */
        if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 801700a:	687b      	ldr	r3, [r7, #4]
 801700c:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 801700e:	2b01      	cmp	r3, #1
 8017010:	d12e      	bne.n	8017070 <UART_RxISR_16BIT_FIFOEN+0x238>
        {
          /* Set reception type to Standard */
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8017012:	687b      	ldr	r3, [r7, #4]
 8017014:	2200      	movs	r2, #0
 8017016:	66da      	str	r2, [r3, #108]	@ 0x6c

          /* Disable IDLE interrupt */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8017018:	687b      	ldr	r3, [r7, #4]
 801701a:	681b      	ldr	r3, [r3, #0]
 801701c:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 801701e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8017020:	e853 3f00 	ldrex	r3, [r3]
 8017024:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8017026:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8017028:	f023 0310 	bic.w	r3, r3, #16
 801702c:	67fb      	str	r3, [r7, #124]	@ 0x7c
 801702e:	687b      	ldr	r3, [r7, #4]
 8017030:	681b      	ldr	r3, [r3, #0]
 8017032:	461a      	mov	r2, r3
 8017034:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 8017036:	647b      	str	r3, [r7, #68]	@ 0x44
 8017038:	643a      	str	r2, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 801703a:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 801703c:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 801703e:	e841 2300 	strex	r3, r2, [r1]
 8017042:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8017044:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8017046:	2b00      	cmp	r3, #0
 8017048:	d1e6      	bne.n	8017018 <UART_RxISR_16BIT_FIFOEN+0x1e0>

          if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 801704a:	687b      	ldr	r3, [r7, #4]
 801704c:	681b      	ldr	r3, [r3, #0]
 801704e:	69db      	ldr	r3, [r3, #28]
 8017050:	f003 0310 	and.w	r3, r3, #16
 8017054:	2b10      	cmp	r3, #16
 8017056:	d103      	bne.n	8017060 <UART_RxISR_16BIT_FIFOEN+0x228>
          {
            /* Clear IDLE Flag */
            __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 8017058:	687b      	ldr	r3, [r7, #4]
 801705a:	681b      	ldr	r3, [r3, #0]
 801705c:	2210      	movs	r2, #16
 801705e:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered Rx Event callback*/
          huart->RxEventCallback(huart, huart->RxXferSize);
#else
          /*Call legacy weak Rx Event callback*/
          HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8017060:	687b      	ldr	r3, [r7, #4]
 8017062:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 8017066:	4619      	mov	r1, r3
 8017068:	6878      	ldr	r0, [r7, #4]
 801706a:	f7fe fb33 	bl	80156d4 <HAL_UARTEx_RxEventCallback>
 801706e:	e002      	b.n	8017076 <UART_RxISR_16BIT_FIFOEN+0x23e>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered Rx complete callback*/
          huart->RxCpltCallback(huart);
#else
          /*Call legacy weak Rx complete callback*/
          HAL_UART_RxCpltCallback(huart);
 8017070:	6878      	ldr	r0, [r7, #4]
 8017072:	f7f5 fe63 	bl	800cd3c <HAL_UART_RxCpltCallback>
    while ((nb_rx_data > 0U) && ((isrflags & USART_ISR_RXNE_RXFNE) != 0U))
 8017076:	f8b7 308e 	ldrh.w	r3, [r7, #142]	@ 0x8e
 801707a:	2b00      	cmp	r3, #0
 801707c:	d006      	beq.n	801708c <UART_RxISR_16BIT_FIFOEN+0x254>
 801707e:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8017082:	f003 0320 	and.w	r3, r3, #32
 8017086:	2b00      	cmp	r3, #0
 8017088:	f47f aefa 	bne.w	8016e80 <UART_RxISR_16BIT_FIFOEN+0x48>

    /* When remaining number of bytes to receive is less than the RX FIFO
    threshold, next incoming frames are processed as if FIFO mode was
    disabled (i.e. one interrupt per received frame).
    */
    rxdatacount = huart->RxXferCount;
 801708c:	687b      	ldr	r3, [r7, #4]
 801708e:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 8017092:	f8a7 307a 	strh.w	r3, [r7, #122]	@ 0x7a
    if ((rxdatacount != 0U) && (rxdatacount < huart->NbRxDataToProcess))
 8017096:	f8b7 307a 	ldrh.w	r3, [r7, #122]	@ 0x7a
 801709a:	2b00      	cmp	r3, #0
 801709c:	d045      	beq.n	801712a <UART_RxISR_16BIT_FIFOEN+0x2f2>
 801709e:	687b      	ldr	r3, [r7, #4]
 80170a0:	f8b3 3068 	ldrh.w	r3, [r3, #104]	@ 0x68
 80170a4:	f8b7 207a 	ldrh.w	r2, [r7, #122]	@ 0x7a
 80170a8:	429a      	cmp	r2, r3
 80170aa:	d23e      	bcs.n	801712a <UART_RxISR_16BIT_FIFOEN+0x2f2>
    {
      /* Disable the UART RXFT interrupt*/
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_RXFTIE);
 80170ac:	687b      	ldr	r3, [r7, #4]
 80170ae:	681b      	ldr	r3, [r3, #0]
 80170b0:	3308      	adds	r3, #8
 80170b2:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80170b4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80170b6:	e853 3f00 	ldrex	r3, [r3]
 80170ba:	623b      	str	r3, [r7, #32]
   return(result);
 80170bc:	6a3b      	ldr	r3, [r7, #32]
 80170be:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 80170c2:	677b      	str	r3, [r7, #116]	@ 0x74
 80170c4:	687b      	ldr	r3, [r7, #4]
 80170c6:	681b      	ldr	r3, [r3, #0]
 80170c8:	3308      	adds	r3, #8
 80170ca:	6f7a      	ldr	r2, [r7, #116]	@ 0x74
 80170cc:	633a      	str	r2, [r7, #48]	@ 0x30
 80170ce:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80170d0:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 80170d2:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80170d4:	e841 2300 	strex	r3, r2, [r1]
 80170d8:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 80170da:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80170dc:	2b00      	cmp	r3, #0
 80170de:	d1e5      	bne.n	80170ac <UART_RxISR_16BIT_FIFOEN+0x274>

      /* Update the RxISR function pointer */
      huart->RxISR = UART_RxISR_16BIT;
 80170e0:	687b      	ldr	r3, [r7, #4]
 80170e2:	4a14      	ldr	r2, [pc, #80]	@ (8017134 <UART_RxISR_16BIT_FIFOEN+0x2fc>)
 80170e4:	671a      	str	r2, [r3, #112]	@ 0x70

      /* Enable the UART Data Register Not Empty interrupt */
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RXNEIE_RXFNEIE);
 80170e6:	687b      	ldr	r3, [r7, #4]
 80170e8:	681b      	ldr	r3, [r3, #0]
 80170ea:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80170ec:	693b      	ldr	r3, [r7, #16]
 80170ee:	e853 3f00 	ldrex	r3, [r3]
 80170f2:	60fb      	str	r3, [r7, #12]
   return(result);
 80170f4:	68fb      	ldr	r3, [r7, #12]
 80170f6:	f043 0320 	orr.w	r3, r3, #32
 80170fa:	673b      	str	r3, [r7, #112]	@ 0x70
 80170fc:	687b      	ldr	r3, [r7, #4]
 80170fe:	681b      	ldr	r3, [r3, #0]
 8017100:	461a      	mov	r2, r3
 8017102:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8017104:	61fb      	str	r3, [r7, #28]
 8017106:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8017108:	69b9      	ldr	r1, [r7, #24]
 801710a:	69fa      	ldr	r2, [r7, #28]
 801710c:	e841 2300 	strex	r3, r2, [r1]
 8017110:	617b      	str	r3, [r7, #20]
   return(result);
 8017112:	697b      	ldr	r3, [r7, #20]
 8017114:	2b00      	cmp	r3, #0
 8017116:	d1e6      	bne.n	80170e6 <UART_RxISR_16BIT_FIFOEN+0x2ae>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 8017118:	e007      	b.n	801712a <UART_RxISR_16BIT_FIFOEN+0x2f2>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 801711a:	687b      	ldr	r3, [r7, #4]
 801711c:	681b      	ldr	r3, [r3, #0]
 801711e:	699a      	ldr	r2, [r3, #24]
 8017120:	687b      	ldr	r3, [r7, #4]
 8017122:	681b      	ldr	r3, [r3, #0]
 8017124:	f042 0208 	orr.w	r2, r2, #8
 8017128:	619a      	str	r2, [r3, #24]
}
 801712a:	bf00      	nop
 801712c:	37a0      	adds	r7, #160	@ 0xa0
 801712e:	46bd      	mov	sp, r7
 8017130:	bd80      	pop	{r7, pc}
 8017132:	bf00      	nop
 8017134:	080169e1 	.word	0x080169e1

08017138 <HAL_RS485Ex_Init>:
  *       oversampling rate).
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RS485Ex_Init(UART_HandleTypeDef *huart, uint32_t Polarity, uint32_t AssertionTime,
                                   uint32_t DeassertionTime)
{
 8017138:	b580      	push	{r7, lr}
 801713a:	b086      	sub	sp, #24
 801713c:	af00      	add	r7, sp, #0
 801713e:	60f8      	str	r0, [r7, #12]
 8017140:	60b9      	str	r1, [r7, #8]
 8017142:	607a      	str	r2, [r7, #4]
 8017144:	603b      	str	r3, [r7, #0]
  uint32_t temp;

  /* Check the UART handle allocation */
  if (huart == NULL)
 8017146:	68fb      	ldr	r3, [r7, #12]
 8017148:	2b00      	cmp	r3, #0
 801714a:	d101      	bne.n	8017150 <HAL_RS485Ex_Init+0x18>
  {
    return HAL_ERROR;
 801714c:	2301      	movs	r3, #1
 801714e:	e058      	b.n	8017202 <HAL_RS485Ex_Init+0xca>
  assert_param(IS_UART_ASSERTIONTIME(AssertionTime));

  /* Check the Driver Enable deassertion time */
  assert_param(IS_UART_DEASSERTIONTIME(DeassertionTime));

  if (huart->gState == HAL_UART_STATE_RESET)
 8017150:	68fb      	ldr	r3, [r7, #12]
 8017152:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8017156:	2b00      	cmp	r3, #0
 8017158:	d106      	bne.n	8017168 <HAL_RS485Ex_Init+0x30>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 801715a:	68fb      	ldr	r3, [r7, #12]
 801715c:	2200      	movs	r2, #0
 801715e:	f883 2080 	strb.w	r2, [r3, #128]	@ 0x80

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX */
    HAL_UART_MspInit(huart);
 8017162:	68f8      	ldr	r0, [r7, #12]
 8017164:	f7f7 fb9e 	bl	800e8a4 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8017168:	68fb      	ldr	r3, [r7, #12]
 801716a:	2224      	movs	r2, #36	@ 0x24
 801716c:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

  /* Disable the Peripheral */
  __HAL_UART_DISABLE(huart);
 8017170:	68fb      	ldr	r3, [r7, #12]
 8017172:	681b      	ldr	r3, [r3, #0]
 8017174:	681a      	ldr	r2, [r3, #0]
 8017176:	68fb      	ldr	r3, [r7, #12]
 8017178:	681b      	ldr	r3, [r3, #0]
 801717a:	f022 0201 	bic.w	r2, r2, #1
 801717e:	601a      	str	r2, [r3, #0]

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8017180:	68f8      	ldr	r0, [r7, #12]
 8017182:	f7fe fad5 	bl	8015730 <UART_SetConfig>
 8017186:	4603      	mov	r3, r0
 8017188:	2b01      	cmp	r3, #1
 801718a:	d101      	bne.n	8017190 <HAL_RS485Ex_Init+0x58>
  {
    return HAL_ERROR;
 801718c:	2301      	movs	r3, #1
 801718e:	e038      	b.n	8017202 <HAL_RS485Ex_Init+0xca>
  }

  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8017190:	68fb      	ldr	r3, [r7, #12]
 8017192:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8017194:	2b00      	cmp	r3, #0
 8017196:	d002      	beq.n	801719e <HAL_RS485Ex_Init+0x66>
  {
    UART_AdvFeatureConfig(huart);
 8017198:	68f8      	ldr	r0, [r7, #12]
 801719a:	f7fe fdc5 	bl	8015d28 <UART_AdvFeatureConfig>
  }

  /* Enable the Driver Enable mode by setting the DEM bit in the CR3 register */
  SET_BIT(huart->Instance->CR3, USART_CR3_DEM);
 801719e:	68fb      	ldr	r3, [r7, #12]
 80171a0:	681b      	ldr	r3, [r3, #0]
 80171a2:	689a      	ldr	r2, [r3, #8]
 80171a4:	68fb      	ldr	r3, [r7, #12]
 80171a6:	681b      	ldr	r3, [r3, #0]
 80171a8:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 80171ac:	609a      	str	r2, [r3, #8]

  /* Set the Driver Enable polarity */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_DEP, Polarity);
 80171ae:	68fb      	ldr	r3, [r7, #12]
 80171b0:	681b      	ldr	r3, [r3, #0]
 80171b2:	689b      	ldr	r3, [r3, #8]
 80171b4:	f423 4100 	bic.w	r1, r3, #32768	@ 0x8000
 80171b8:	68fb      	ldr	r3, [r7, #12]
 80171ba:	681b      	ldr	r3, [r3, #0]
 80171bc:	68ba      	ldr	r2, [r7, #8]
 80171be:	430a      	orrs	r2, r1
 80171c0:	609a      	str	r2, [r3, #8]

  /* Set the Driver Enable assertion and deassertion times */
  temp = (AssertionTime << UART_CR1_DEAT_ADDRESS_LSB_POS);
 80171c2:	687b      	ldr	r3, [r7, #4]
 80171c4:	055b      	lsls	r3, r3, #21
 80171c6:	617b      	str	r3, [r7, #20]
  temp |= (DeassertionTime << UART_CR1_DEDT_ADDRESS_LSB_POS);
 80171c8:	683b      	ldr	r3, [r7, #0]
 80171ca:	041b      	lsls	r3, r3, #16
 80171cc:	697a      	ldr	r2, [r7, #20]
 80171ce:	4313      	orrs	r3, r2
 80171d0:	617b      	str	r3, [r7, #20]
  MODIFY_REG(huart->Instance->CR1, (USART_CR1_DEDT | USART_CR1_DEAT), temp);
 80171d2:	68fb      	ldr	r3, [r7, #12]
 80171d4:	681b      	ldr	r3, [r3, #0]
 80171d6:	681b      	ldr	r3, [r3, #0]
 80171d8:	f023 737f 	bic.w	r3, r3, #66846720	@ 0x3fc0000
 80171dc:	f423 3340 	bic.w	r3, r3, #196608	@ 0x30000
 80171e0:	68fa      	ldr	r2, [r7, #12]
 80171e2:	6812      	ldr	r2, [r2, #0]
 80171e4:	6979      	ldr	r1, [r7, #20]
 80171e6:	430b      	orrs	r3, r1
 80171e8:	6013      	str	r3, [r2, #0]

  /* Enable the Peripheral */
  __HAL_UART_ENABLE(huart);
 80171ea:	68fb      	ldr	r3, [r7, #12]
 80171ec:	681b      	ldr	r3, [r3, #0]
 80171ee:	681a      	ldr	r2, [r3, #0]
 80171f0:	68fb      	ldr	r3, [r7, #12]
 80171f2:	681b      	ldr	r3, [r3, #0]
 80171f4:	f042 0201 	orr.w	r2, r2, #1
 80171f8:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 80171fa:	68f8      	ldr	r0, [r7, #12]
 80171fc:	f7fe fe36 	bl	8015e6c <UART_CheckIdleState>
 8017200:	4603      	mov	r3, r0
}
 8017202:	4618      	mov	r0, r3
 8017204:	3718      	adds	r7, #24
 8017206:	46bd      	mov	sp, r7
 8017208:	bd80      	pop	{r7, pc}

0801720a <HAL_UARTEx_WakeupCallback>:
  * @brief UART wakeup from Stop mode callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_WakeupCallback(UART_HandleTypeDef *huart)
{
 801720a:	b480      	push	{r7}
 801720c:	b083      	sub	sp, #12
 801720e:	af00      	add	r7, sp, #0
 8017210:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_WakeupCallback can be implemented in the user file.
   */
}
 8017212:	bf00      	nop
 8017214:	370c      	adds	r7, #12
 8017216:	46bd      	mov	sp, r7
 8017218:	f85d 7b04 	ldr.w	r7, [sp], #4
 801721c:	4770      	bx	lr

0801721e <HAL_UARTEx_RxFifoFullCallback>:
  * @brief  UART RX Fifo full callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_RxFifoFullCallback(UART_HandleTypeDef *huart)
{
 801721e:	b480      	push	{r7}
 8017220:	b083      	sub	sp, #12
 8017222:	af00      	add	r7, sp, #0
 8017224:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxFifoFullCallback can be implemented in the user file.
   */
}
 8017226:	bf00      	nop
 8017228:	370c      	adds	r7, #12
 801722a:	46bd      	mov	sp, r7
 801722c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8017230:	4770      	bx	lr

08017232 <HAL_UARTEx_TxFifoEmptyCallback>:
  * @brief  UART TX Fifo empty callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_TxFifoEmptyCallback(UART_HandleTypeDef *huart)
{
 8017232:	b480      	push	{r7}
 8017234:	b083      	sub	sp, #12
 8017236:	af00      	add	r7, sp, #0
 8017238:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_TxFifoEmptyCallback can be implemented in the user file.
   */
}
 801723a:	bf00      	nop
 801723c:	370c      	adds	r7, #12
 801723e:	46bd      	mov	sp, r7
 8017240:	f85d 7b04 	ldr.w	r7, [sp], #4
 8017244:	4770      	bx	lr

08017246 <HAL_UARTEx_DisableFifoMode>:
  * @brief  Disable the FIFO mode.
  * @param huart      UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_DisableFifoMode(UART_HandleTypeDef *huart)
{
 8017246:	b480      	push	{r7}
 8017248:	b085      	sub	sp, #20
 801724a:	af00      	add	r7, sp, #0
 801724c:	6078      	str	r0, [r7, #4]

  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));

  /* Process Locked */
  __HAL_LOCK(huart);
 801724e:	687b      	ldr	r3, [r7, #4]
 8017250:	f893 3080 	ldrb.w	r3, [r3, #128]	@ 0x80
 8017254:	2b01      	cmp	r3, #1
 8017256:	d101      	bne.n	801725c <HAL_UARTEx_DisableFifoMode+0x16>
 8017258:	2302      	movs	r3, #2
 801725a:	e027      	b.n	80172ac <HAL_UARTEx_DisableFifoMode+0x66>
 801725c:	687b      	ldr	r3, [r7, #4]
 801725e:	2201      	movs	r2, #1
 8017260:	f883 2080 	strb.w	r2, [r3, #128]	@ 0x80

  huart->gState = HAL_UART_STATE_BUSY;
 8017264:	687b      	ldr	r3, [r7, #4]
 8017266:	2224      	movs	r2, #36	@ 0x24
 8017268:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 801726c:	687b      	ldr	r3, [r7, #4]
 801726e:	681b      	ldr	r3, [r3, #0]
 8017270:	681b      	ldr	r3, [r3, #0]
 8017272:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8017274:	687b      	ldr	r3, [r7, #4]
 8017276:	681b      	ldr	r3, [r3, #0]
 8017278:	681a      	ldr	r2, [r3, #0]
 801727a:	687b      	ldr	r3, [r7, #4]
 801727c:	681b      	ldr	r3, [r3, #0]
 801727e:	f022 0201 	bic.w	r2, r2, #1
 8017282:	601a      	str	r2, [r3, #0]

  /* Enable FIFO mode */
  CLEAR_BIT(tmpcr1, USART_CR1_FIFOEN);
 8017284:	68fb      	ldr	r3, [r7, #12]
 8017286:	f023 5300 	bic.w	r3, r3, #536870912	@ 0x20000000
 801728a:	60fb      	str	r3, [r7, #12]
  huart->FifoMode = UART_FIFOMODE_DISABLE;
 801728c:	687b      	ldr	r3, [r7, #4]
 801728e:	2200      	movs	r2, #0
 8017290:	665a      	str	r2, [r3, #100]	@ 0x64

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8017292:	687b      	ldr	r3, [r7, #4]
 8017294:	681b      	ldr	r3, [r3, #0]
 8017296:	68fa      	ldr	r2, [r7, #12]
 8017298:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 801729a:	687b      	ldr	r3, [r7, #4]
 801729c:	2220      	movs	r2, #32
 801729e:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 80172a2:	687b      	ldr	r3, [r7, #4]
 80172a4:	2200      	movs	r2, #0
 80172a6:	f883 2080 	strb.w	r2, [r3, #128]	@ 0x80

  return HAL_OK;
 80172aa:	2300      	movs	r3, #0
}
 80172ac:	4618      	mov	r0, r3
 80172ae:	3714      	adds	r7, #20
 80172b0:	46bd      	mov	sp, r7
 80172b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80172b6:	4770      	bx	lr

080172b8 <HAL_UARTEx_SetTxFifoThreshold>:
  *            @arg @ref UART_TXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_TXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetTxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 80172b8:	b580      	push	{r7, lr}
 80172ba:	b084      	sub	sp, #16
 80172bc:	af00      	add	r7, sp, #0
 80172be:	6078      	str	r0, [r7, #4]
 80172c0:	6039      	str	r1, [r7, #0]
  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_TXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 80172c2:	687b      	ldr	r3, [r7, #4]
 80172c4:	f893 3080 	ldrb.w	r3, [r3, #128]	@ 0x80
 80172c8:	2b01      	cmp	r3, #1
 80172ca:	d101      	bne.n	80172d0 <HAL_UARTEx_SetTxFifoThreshold+0x18>
 80172cc:	2302      	movs	r3, #2
 80172ce:	e02d      	b.n	801732c <HAL_UARTEx_SetTxFifoThreshold+0x74>
 80172d0:	687b      	ldr	r3, [r7, #4]
 80172d2:	2201      	movs	r2, #1
 80172d4:	f883 2080 	strb.w	r2, [r3, #128]	@ 0x80

  huart->gState = HAL_UART_STATE_BUSY;
 80172d8:	687b      	ldr	r3, [r7, #4]
 80172da:	2224      	movs	r2, #36	@ 0x24
 80172dc:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 80172e0:	687b      	ldr	r3, [r7, #4]
 80172e2:	681b      	ldr	r3, [r3, #0]
 80172e4:	681b      	ldr	r3, [r3, #0]
 80172e6:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 80172e8:	687b      	ldr	r3, [r7, #4]
 80172ea:	681b      	ldr	r3, [r3, #0]
 80172ec:	681a      	ldr	r2, [r3, #0]
 80172ee:	687b      	ldr	r3, [r7, #4]
 80172f0:	681b      	ldr	r3, [r3, #0]
 80172f2:	f022 0201 	bic.w	r2, r2, #1
 80172f6:	601a      	str	r2, [r3, #0]

  /* Update TX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_TXFTCFG, Threshold);
 80172f8:	687b      	ldr	r3, [r7, #4]
 80172fa:	681b      	ldr	r3, [r3, #0]
 80172fc:	689b      	ldr	r3, [r3, #8]
 80172fe:	f023 4160 	bic.w	r1, r3, #3758096384	@ 0xe0000000
 8017302:	687b      	ldr	r3, [r7, #4]
 8017304:	681b      	ldr	r3, [r3, #0]
 8017306:	683a      	ldr	r2, [r7, #0]
 8017308:	430a      	orrs	r2, r1
 801730a:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 801730c:	6878      	ldr	r0, [r7, #4]
 801730e:	f000 f84f 	bl	80173b0 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8017312:	687b      	ldr	r3, [r7, #4]
 8017314:	681b      	ldr	r3, [r3, #0]
 8017316:	68fa      	ldr	r2, [r7, #12]
 8017318:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 801731a:	687b      	ldr	r3, [r7, #4]
 801731c:	2220      	movs	r2, #32
 801731e:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8017322:	687b      	ldr	r3, [r7, #4]
 8017324:	2200      	movs	r2, #0
 8017326:	f883 2080 	strb.w	r2, [r3, #128]	@ 0x80

  return HAL_OK;
 801732a:	2300      	movs	r3, #0
}
 801732c:	4618      	mov	r0, r3
 801732e:	3710      	adds	r7, #16
 8017330:	46bd      	mov	sp, r7
 8017332:	bd80      	pop	{r7, pc}

08017334 <HAL_UARTEx_SetRxFifoThreshold>:
  *            @arg @ref UART_RXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_RXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetRxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 8017334:	b580      	push	{r7, lr}
 8017336:	b084      	sub	sp, #16
 8017338:	af00      	add	r7, sp, #0
 801733a:	6078      	str	r0, [r7, #4]
 801733c:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_RXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 801733e:	687b      	ldr	r3, [r7, #4]
 8017340:	f893 3080 	ldrb.w	r3, [r3, #128]	@ 0x80
 8017344:	2b01      	cmp	r3, #1
 8017346:	d101      	bne.n	801734c <HAL_UARTEx_SetRxFifoThreshold+0x18>
 8017348:	2302      	movs	r3, #2
 801734a:	e02d      	b.n	80173a8 <HAL_UARTEx_SetRxFifoThreshold+0x74>
 801734c:	687b      	ldr	r3, [r7, #4]
 801734e:	2201      	movs	r2, #1
 8017350:	f883 2080 	strb.w	r2, [r3, #128]	@ 0x80

  huart->gState = HAL_UART_STATE_BUSY;
 8017354:	687b      	ldr	r3, [r7, #4]
 8017356:	2224      	movs	r2, #36	@ 0x24
 8017358:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 801735c:	687b      	ldr	r3, [r7, #4]
 801735e:	681b      	ldr	r3, [r3, #0]
 8017360:	681b      	ldr	r3, [r3, #0]
 8017362:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8017364:	687b      	ldr	r3, [r7, #4]
 8017366:	681b      	ldr	r3, [r3, #0]
 8017368:	681a      	ldr	r2, [r3, #0]
 801736a:	687b      	ldr	r3, [r7, #4]
 801736c:	681b      	ldr	r3, [r3, #0]
 801736e:	f022 0201 	bic.w	r2, r2, #1
 8017372:	601a      	str	r2, [r3, #0]

  /* Update RX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_RXFTCFG, Threshold);
 8017374:	687b      	ldr	r3, [r7, #4]
 8017376:	681b      	ldr	r3, [r3, #0]
 8017378:	689b      	ldr	r3, [r3, #8]
 801737a:	f023 6160 	bic.w	r1, r3, #234881024	@ 0xe000000
 801737e:	687b      	ldr	r3, [r7, #4]
 8017380:	681b      	ldr	r3, [r3, #0]
 8017382:	683a      	ldr	r2, [r7, #0]
 8017384:	430a      	orrs	r2, r1
 8017386:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 8017388:	6878      	ldr	r0, [r7, #4]
 801738a:	f000 f811 	bl	80173b0 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 801738e:	687b      	ldr	r3, [r7, #4]
 8017390:	681b      	ldr	r3, [r3, #0]
 8017392:	68fa      	ldr	r2, [r7, #12]
 8017394:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8017396:	687b      	ldr	r3, [r7, #4]
 8017398:	2220      	movs	r2, #32
 801739a:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 801739e:	687b      	ldr	r3, [r7, #4]
 80173a0:	2200      	movs	r2, #0
 80173a2:	f883 2080 	strb.w	r2, [r3, #128]	@ 0x80

  return HAL_OK;
 80173a6:	2300      	movs	r3, #0
}
 80173a8:	4618      	mov	r0, r3
 80173aa:	3710      	adds	r7, #16
 80173ac:	46bd      	mov	sp, r7
 80173ae:	bd80      	pop	{r7, pc}

080173b0 <UARTEx_SetNbDataToProcess>:
  *       the UART configuration registers.
  * @param huart UART handle.
  * @retval None
  */
static void UARTEx_SetNbDataToProcess(UART_HandleTypeDef *huart)
{
 80173b0:	b480      	push	{r7}
 80173b2:	b085      	sub	sp, #20
 80173b4:	af00      	add	r7, sp, #0
 80173b6:	6078      	str	r0, [r7, #4]
  uint8_t rx_fifo_threshold;
  uint8_t tx_fifo_threshold;
  static const uint8_t numerator[] = {1U, 1U, 1U, 3U, 7U, 1U, 0U, 0U};
  static const uint8_t denominator[] = {8U, 4U, 2U, 4U, 8U, 1U, 1U, 1U};

  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
 80173b8:	687b      	ldr	r3, [r7, #4]
 80173ba:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 80173bc:	2b00      	cmp	r3, #0
 80173be:	d108      	bne.n	80173d2 <UARTEx_SetNbDataToProcess+0x22>
  {
    huart->NbTxDataToProcess = 1U;
 80173c0:	687b      	ldr	r3, [r7, #4]
 80173c2:	2201      	movs	r2, #1
 80173c4:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
    huart->NbRxDataToProcess = 1U;
 80173c8:	687b      	ldr	r3, [r7, #4]
 80173ca:	2201      	movs	r2, #1
 80173cc:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
                               (uint16_t)denominator[tx_fifo_threshold];
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
                               (uint16_t)denominator[rx_fifo_threshold];
  }
}
 80173d0:	e031      	b.n	8017436 <UARTEx_SetNbDataToProcess+0x86>
    rx_fifo_depth = RX_FIFO_DEPTH;
 80173d2:	2308      	movs	r3, #8
 80173d4:	73fb      	strb	r3, [r7, #15]
    tx_fifo_depth = TX_FIFO_DEPTH;
 80173d6:	2308      	movs	r3, #8
 80173d8:	73bb      	strb	r3, [r7, #14]
    rx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_RXFTCFG) >> USART_CR3_RXFTCFG_Pos);
 80173da:	687b      	ldr	r3, [r7, #4]
 80173dc:	681b      	ldr	r3, [r3, #0]
 80173de:	689b      	ldr	r3, [r3, #8]
 80173e0:	0e5b      	lsrs	r3, r3, #25
 80173e2:	b2db      	uxtb	r3, r3
 80173e4:	f003 0307 	and.w	r3, r3, #7
 80173e8:	737b      	strb	r3, [r7, #13]
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
 80173ea:	687b      	ldr	r3, [r7, #4]
 80173ec:	681b      	ldr	r3, [r3, #0]
 80173ee:	689b      	ldr	r3, [r3, #8]
 80173f0:	0f5b      	lsrs	r3, r3, #29
 80173f2:	b2db      	uxtb	r3, r3
 80173f4:	f003 0307 	and.w	r3, r3, #7
 80173f8:	733b      	strb	r3, [r7, #12]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 80173fa:	7bbb      	ldrb	r3, [r7, #14]
 80173fc:	7b3a      	ldrb	r2, [r7, #12]
 80173fe:	4911      	ldr	r1, [pc, #68]	@ (8017444 <UARTEx_SetNbDataToProcess+0x94>)
 8017400:	5c8a      	ldrb	r2, [r1, r2]
 8017402:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[tx_fifo_threshold];
 8017406:	7b3a      	ldrb	r2, [r7, #12]
 8017408:	490f      	ldr	r1, [pc, #60]	@ (8017448 <UARTEx_SetNbDataToProcess+0x98>)
 801740a:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 801740c:	fb93 f3f2 	sdiv	r3, r3, r2
 8017410:	b29a      	uxth	r2, r3
 8017412:	687b      	ldr	r3, [r7, #4]
 8017414:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 8017418:	7bfb      	ldrb	r3, [r7, #15]
 801741a:	7b7a      	ldrb	r2, [r7, #13]
 801741c:	4909      	ldr	r1, [pc, #36]	@ (8017444 <UARTEx_SetNbDataToProcess+0x94>)
 801741e:	5c8a      	ldrb	r2, [r1, r2]
 8017420:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[rx_fifo_threshold];
 8017424:	7b7a      	ldrb	r2, [r7, #13]
 8017426:	4908      	ldr	r1, [pc, #32]	@ (8017448 <UARTEx_SetNbDataToProcess+0x98>)
 8017428:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 801742a:	fb93 f3f2 	sdiv	r3, r3, r2
 801742e:	b29a      	uxth	r2, r3
 8017430:	687b      	ldr	r3, [r7, #4]
 8017432:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
}
 8017436:	bf00      	nop
 8017438:	3714      	adds	r7, #20
 801743a:	46bd      	mov	sp, r7
 801743c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8017440:	4770      	bx	lr
 8017442:	bf00      	nop
 8017444:	08017608 	.word	0x08017608
 8017448:	08017610 	.word	0x08017610

0801744c <memset>:
 801744c:	4402      	add	r2, r0
 801744e:	4603      	mov	r3, r0
 8017450:	4293      	cmp	r3, r2
 8017452:	d100      	bne.n	8017456 <memset+0xa>
 8017454:	4770      	bx	lr
 8017456:	f803 1b01 	strb.w	r1, [r3], #1
 801745a:	e7f9      	b.n	8017450 <memset+0x4>

0801745c <__libc_init_array>:
 801745c:	b570      	push	{r4, r5, r6, lr}
 801745e:	4d0d      	ldr	r5, [pc, #52]	@ (8017494 <__libc_init_array+0x38>)
 8017460:	4c0d      	ldr	r4, [pc, #52]	@ (8017498 <__libc_init_array+0x3c>)
 8017462:	1b64      	subs	r4, r4, r5
 8017464:	10a4      	asrs	r4, r4, #2
 8017466:	2600      	movs	r6, #0
 8017468:	42a6      	cmp	r6, r4
 801746a:	d109      	bne.n	8017480 <__libc_init_array+0x24>
 801746c:	4d0b      	ldr	r5, [pc, #44]	@ (801749c <__libc_init_array+0x40>)
 801746e:	4c0c      	ldr	r4, [pc, #48]	@ (80174a0 <__libc_init_array+0x44>)
 8017470:	f000 f8a2 	bl	80175b8 <_init>
 8017474:	1b64      	subs	r4, r4, r5
 8017476:	10a4      	asrs	r4, r4, #2
 8017478:	2600      	movs	r6, #0
 801747a:	42a6      	cmp	r6, r4
 801747c:	d105      	bne.n	801748a <__libc_init_array+0x2e>
 801747e:	bd70      	pop	{r4, r5, r6, pc}
 8017480:	f855 3b04 	ldr.w	r3, [r5], #4
 8017484:	4798      	blx	r3
 8017486:	3601      	adds	r6, #1
 8017488:	e7ee      	b.n	8017468 <__libc_init_array+0xc>
 801748a:	f855 3b04 	ldr.w	r3, [r5], #4
 801748e:	4798      	blx	r3
 8017490:	3601      	adds	r6, #1
 8017492:	e7f2      	b.n	801747a <__libc_init_array+0x1e>
 8017494:	08017620 	.word	0x08017620
 8017498:	08017620 	.word	0x08017620
 801749c:	08017620 	.word	0x08017620
 80174a0:	08017624 	.word	0x08017624

080174a4 <memcpy>:
 80174a4:	440a      	add	r2, r1
 80174a6:	4291      	cmp	r1, r2
 80174a8:	f100 33ff 	add.w	r3, r0, #4294967295
 80174ac:	d100      	bne.n	80174b0 <memcpy+0xc>
 80174ae:	4770      	bx	lr
 80174b0:	b510      	push	{r4, lr}
 80174b2:	f811 4b01 	ldrb.w	r4, [r1], #1
 80174b6:	f803 4f01 	strb.w	r4, [r3, #1]!
 80174ba:	4291      	cmp	r1, r2
 80174bc:	d1f9      	bne.n	80174b2 <memcpy+0xe>
 80174be:	bd10      	pop	{r4, pc}

080174c0 <ceil>:
 80174c0:	ec51 0b10 	vmov	r0, r1, d0
 80174c4:	f3c1 530a 	ubfx	r3, r1, #20, #11
 80174c8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80174cc:	f2a3 36ff 	subw	r6, r3, #1023	@ 0x3ff
 80174d0:	2e13      	cmp	r6, #19
 80174d2:	460c      	mov	r4, r1
 80174d4:	4605      	mov	r5, r0
 80174d6:	4680      	mov	r8, r0
 80174d8:	dc2e      	bgt.n	8017538 <ceil+0x78>
 80174da:	2e00      	cmp	r6, #0
 80174dc:	da11      	bge.n	8017502 <ceil+0x42>
 80174de:	a332      	add	r3, pc, #200	@ (adr r3, 80175a8 <ceil+0xe8>)
 80174e0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80174e4:	f7f0 fe9e 	bl	8008224 <__adddf3>
 80174e8:	2200      	movs	r2, #0
 80174ea:	2300      	movs	r3, #0
 80174ec:	f7f1 fae0 	bl	8008ab0 <__aeabi_dcmpgt>
 80174f0:	b120      	cbz	r0, 80174fc <ceil+0x3c>
 80174f2:	2c00      	cmp	r4, #0
 80174f4:	db4f      	blt.n	8017596 <ceil+0xd6>
 80174f6:	4325      	orrs	r5, r4
 80174f8:	d151      	bne.n	801759e <ceil+0xde>
 80174fa:	462c      	mov	r4, r5
 80174fc:	4621      	mov	r1, r4
 80174fe:	4628      	mov	r0, r5
 8017500:	e023      	b.n	801754a <ceil+0x8a>
 8017502:	4f2b      	ldr	r7, [pc, #172]	@ (80175b0 <ceil+0xf0>)
 8017504:	4137      	asrs	r7, r6
 8017506:	ea01 0307 	and.w	r3, r1, r7
 801750a:	4303      	orrs	r3, r0
 801750c:	d01d      	beq.n	801754a <ceil+0x8a>
 801750e:	a326      	add	r3, pc, #152	@ (adr r3, 80175a8 <ceil+0xe8>)
 8017510:	e9d3 2300 	ldrd	r2, r3, [r3]
 8017514:	f7f0 fe86 	bl	8008224 <__adddf3>
 8017518:	2200      	movs	r2, #0
 801751a:	2300      	movs	r3, #0
 801751c:	f7f1 fac8 	bl	8008ab0 <__aeabi_dcmpgt>
 8017520:	2800      	cmp	r0, #0
 8017522:	d0eb      	beq.n	80174fc <ceil+0x3c>
 8017524:	2c00      	cmp	r4, #0
 8017526:	bfc2      	ittt	gt
 8017528:	f44f 1380 	movgt.w	r3, #1048576	@ 0x100000
 801752c:	4133      	asrgt	r3, r6
 801752e:	18e4      	addgt	r4, r4, r3
 8017530:	ea24 0407 	bic.w	r4, r4, r7
 8017534:	2500      	movs	r5, #0
 8017536:	e7e1      	b.n	80174fc <ceil+0x3c>
 8017538:	2e33      	cmp	r6, #51	@ 0x33
 801753a:	dd0a      	ble.n	8017552 <ceil+0x92>
 801753c:	f5b6 6f80 	cmp.w	r6, #1024	@ 0x400
 8017540:	d103      	bne.n	801754a <ceil+0x8a>
 8017542:	4602      	mov	r2, r0
 8017544:	460b      	mov	r3, r1
 8017546:	f7f0 fe6d 	bl	8008224 <__adddf3>
 801754a:	ec41 0b10 	vmov	d0, r0, r1
 801754e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8017552:	f2a3 4313 	subw	r3, r3, #1043	@ 0x413
 8017556:	f04f 37ff 	mov.w	r7, #4294967295
 801755a:	40df      	lsrs	r7, r3
 801755c:	4238      	tst	r0, r7
 801755e:	d0f4      	beq.n	801754a <ceil+0x8a>
 8017560:	a311      	add	r3, pc, #68	@ (adr r3, 80175a8 <ceil+0xe8>)
 8017562:	e9d3 2300 	ldrd	r2, r3, [r3]
 8017566:	f7f0 fe5d 	bl	8008224 <__adddf3>
 801756a:	2200      	movs	r2, #0
 801756c:	2300      	movs	r3, #0
 801756e:	f7f1 fa9f 	bl	8008ab0 <__aeabi_dcmpgt>
 8017572:	2800      	cmp	r0, #0
 8017574:	d0c2      	beq.n	80174fc <ceil+0x3c>
 8017576:	2c00      	cmp	r4, #0
 8017578:	dd0a      	ble.n	8017590 <ceil+0xd0>
 801757a:	2e14      	cmp	r6, #20
 801757c:	d101      	bne.n	8017582 <ceil+0xc2>
 801757e:	3401      	adds	r4, #1
 8017580:	e006      	b.n	8017590 <ceil+0xd0>
 8017582:	f1c6 0634 	rsb	r6, r6, #52	@ 0x34
 8017586:	2301      	movs	r3, #1
 8017588:	40b3      	lsls	r3, r6
 801758a:	441d      	add	r5, r3
 801758c:	45a8      	cmp	r8, r5
 801758e:	d8f6      	bhi.n	801757e <ceil+0xbe>
 8017590:	ea25 0507 	bic.w	r5, r5, r7
 8017594:	e7b2      	b.n	80174fc <ceil+0x3c>
 8017596:	2500      	movs	r5, #0
 8017598:	f04f 4400 	mov.w	r4, #2147483648	@ 0x80000000
 801759c:	e7ae      	b.n	80174fc <ceil+0x3c>
 801759e:	4c05      	ldr	r4, [pc, #20]	@ (80175b4 <ceil+0xf4>)
 80175a0:	2500      	movs	r5, #0
 80175a2:	e7ab      	b.n	80174fc <ceil+0x3c>
 80175a4:	f3af 8000 	nop.w
 80175a8:	8800759c 	.word	0x8800759c
 80175ac:	7e37e43c 	.word	0x7e37e43c
 80175b0:	000fffff 	.word	0x000fffff
 80175b4:	3ff00000 	.word	0x3ff00000

080175b8 <_init>:
 80175b8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80175ba:	bf00      	nop
 80175bc:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80175be:	bc08      	pop	{r3}
 80175c0:	469e      	mov	lr, r3
 80175c2:	4770      	bx	lr

080175c4 <_fini>:
 80175c4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80175c6:	bf00      	nop
 80175c8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80175ca:	bc08      	pop	{r3}
 80175cc:	469e      	mov	lr, r3
 80175ce:	4770      	bx	lr
