Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
<<<<<<< HEAD
| Tool Version : Vivado v.2019.2 (lin64) Build 2708876 Wed Nov  6 21:39:14 MST 2019
| Date         : Fri May 29 09:36:22 2020
| Host         : patricknaughton01 running 64-bit Ubuntu 18.04.4 LTS
=======
| Tool Version : Vivado v.2019.2 (win64) Build 2708876 Wed Nov  6 21:40:23 MST 2019
| Date         : Thu Jun 18 12:16:50 2020
| Host         : DESKTOP-2GDKRNR running 64-bit major release  (build 9200)
>>>>>>> retest
| Command      : report_timing_summary -max_paths 10 -file design_1_wrapper_timing_summary_routed.rpt -pb design_1_wrapper_timing_summary_routed.pb -rpx design_1_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : design_1_wrapper
| Device       : 7z020-clg484
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 128 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/virusEnQ_reg[0]/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/virusEnQ_reg[100]/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/virusEnQ_reg[101]/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/virusEnQ_reg[102]/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/virusEnQ_reg[103]/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/virusEnQ_reg[104]/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/virusEnQ_reg[105]/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/virusEnQ_reg[106]/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/virusEnQ_reg[107]/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/virusEnQ_reg[108]/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/virusEnQ_reg[109]/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/virusEnQ_reg[10]/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/virusEnQ_reg[110]/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/virusEnQ_reg[111]/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/virusEnQ_reg[112]/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/virusEnQ_reg[113]/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/virusEnQ_reg[114]/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/virusEnQ_reg[115]/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/virusEnQ_reg[116]/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/virusEnQ_reg[117]/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/virusEnQ_reg[118]/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/virusEnQ_reg[119]/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/virusEnQ_reg[11]/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/virusEnQ_reg[120]/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/virusEnQ_reg[121]/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/virusEnQ_reg[122]/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/virusEnQ_reg[123]/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/virusEnQ_reg[124]/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/virusEnQ_reg[125]/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/virusEnQ_reg[126]/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/virusEnQ_reg[127]/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/virusEnQ_reg[12]/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/virusEnQ_reg[13]/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/virusEnQ_reg[14]/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/virusEnQ_reg[15]/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/virusEnQ_reg[16]/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/virusEnQ_reg[17]/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/virusEnQ_reg[18]/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/virusEnQ_reg[19]/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/virusEnQ_reg[1]_rep/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/virusEnQ_reg[20]/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/virusEnQ_reg[21]/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/virusEnQ_reg[22]/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/virusEnQ_reg[23]/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/virusEnQ_reg[24]/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/virusEnQ_reg[25]/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/virusEnQ_reg[26]/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/virusEnQ_reg[27]/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/virusEnQ_reg[28]/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/virusEnQ_reg[29]/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/virusEnQ_reg[2]/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/virusEnQ_reg[30]/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/virusEnQ_reg[31]/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/virusEnQ_reg[32]/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/virusEnQ_reg[33]/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/virusEnQ_reg[34]/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/virusEnQ_reg[35]/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/virusEnQ_reg[36]/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/virusEnQ_reg[37]/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/virusEnQ_reg[38]/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/virusEnQ_reg[39]/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/virusEnQ_reg[3]/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/virusEnQ_reg[40]/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/virusEnQ_reg[41]/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/virusEnQ_reg[42]/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/virusEnQ_reg[43]/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/virusEnQ_reg[44]/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/virusEnQ_reg[45]/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/virusEnQ_reg[46]/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/virusEnQ_reg[47]/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/virusEnQ_reg[48]/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/virusEnQ_reg[49]/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/virusEnQ_reg[4]/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/virusEnQ_reg[50]/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/virusEnQ_reg[51]/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/virusEnQ_reg[52]/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/virusEnQ_reg[53]/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/virusEnQ_reg[54]/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/virusEnQ_reg[55]/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/virusEnQ_reg[56]/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/virusEnQ_reg[57]/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/virusEnQ_reg[58]/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/virusEnQ_reg[59]/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/virusEnQ_reg[5]/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/virusEnQ_reg[60]/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/virusEnQ_reg[61]_rep/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/virusEnQ_reg[62]/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/virusEnQ_reg[63]_rep/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/virusEnQ_reg[64]/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/virusEnQ_reg[65]_rep/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/virusEnQ_reg[66]/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/virusEnQ_reg[67]_rep/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/virusEnQ_reg[68]/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/virusEnQ_reg[69]_rep/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/virusEnQ_reg[6]/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/virusEnQ_reg[70]/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/virusEnQ_reg[71]_rep/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/virusEnQ_reg[72]/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/virusEnQ_reg[73]_rep/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/virusEnQ_reg[74]/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/virusEnQ_reg[75]_rep/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/virusEnQ_reg[76]/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/virusEnQ_reg[77]_rep/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/virusEnQ_reg[78]/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/virusEnQ_reg[79]_rep/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/virusEnQ_reg[7]/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/virusEnQ_reg[80]/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/virusEnQ_reg[81]_rep/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/virusEnQ_reg[82]/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/virusEnQ_reg[83]_rep/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/virusEnQ_reg[84]/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/virusEnQ_reg[85]_rep/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/virusEnQ_reg[86]/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/virusEnQ_reg[87]_rep/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/virusEnQ_reg[88]/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/virusEnQ_reg[89]_rep/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/virusEnQ_reg[8]/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/virusEnQ_reg[90]/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/virusEnQ_reg[91]/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/virusEnQ_reg[92]/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/virusEnQ_reg[93]/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/virusEnQ_reg[94]/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/virusEnQ_reg[95]/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/virusEnQ_reg[96]/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/virusEnQ_reg[97]/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/virusEnQ_reg[98]/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/virusEnQ_reg[99]/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/virusEnQ_reg[9]/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 16384 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There is 1 port with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 16384 combinational latch loops in the design through latch input (HIGH)



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
<<<<<<< HEAD
    -39.374    -5191.768                   2564                13194        0.050        0.000                      0                13194        3.000        0.000                       0                  2573  
=======
    -38.479   -11761.931                   6142                15643        0.075        0.000                      0                15643        3.750        0.000                       0                  2786  
>>>>>>> retest


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock       Waveform(ns)       Period(ns)      Frequency(MHz)
-----       ------------       ----------      --------------
clk_fpga_0  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

<<<<<<< HEAD
Clock                                  WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                  -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_fpga_0                             -39.374    -5127.736                   2408                12332        0.058        0.000                      0                12332        3.750        0.000                       0                  2279  
design_1_i/clk_wiz_0/inst/clk_in1                                                                                                                                                    3.000        0.000                       0                     1  
  clk_out1_design_1_clk_wiz_0_0          0.729        0.000                      0                  575        0.080        0.000                      0                  575        4.500        0.000                       0                   290  
  clkfbout_design_1_clk_wiz_0_0                                                                                                                                                      7.845        0.000                       0                     3  
=======
Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_fpga_0        -38.479   -11761.931                   6142                15643        0.075        0.000                      0                15643        3.750        0.000                       0                  2786  
>>>>>>> retest


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

<<<<<<< HEAD
From Clock                     To Clock                           WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                     --------                           -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_fpga_0                     clk_out1_design_1_clk_wiz_0_0       -1.619      -64.032                    156                  862        0.050        0.000                      0                  862  
=======
From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
>>>>>>> retest


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

<<<<<<< HEAD
Setup :         2408  Failing Endpoints,  Worst Slack      -39.374ns,  Total Violation    -5127.736ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.058ns,  Total Violation        0.000ns
=======
Setup :         6142  Failing Endpoints,  Worst Slack      -38.479ns,  Total Violation   -11761.931ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.075ns,  Total Violation        0.000ns
>>>>>>> retest
PW    :            0  Failing Endpoints,  Worst Slack        3.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
<<<<<<< HEAD
Slack (VIOLATED) :        -39.374ns  (required time - arrival time)
=======
Slack (VIOLATED) :        -38.479ns  (required time - arrival time)
>>>>>>> retest
  Source:                 design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                            (clock source 'clk_fpga_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/top_0/inst/tdc1/latches_reg[60]/D
                            (positive level-sensitive latch clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
<<<<<<< HEAD
  Data Path Delay:        46.927ns  (logic 15.899ns (33.880%)  route 31.028ns (66.120%))
  Logic Levels:           79  (BUFG=1 CARRY4=15 LUT1=63)
  Clock Path Skew:        2.894ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.894ns
=======
  Data Path Delay:        45.898ns  (logic 15.995ns (34.849%)  route 29.903ns (65.151%))
  Logic Levels:           79  (BUFG=1 CARRY4=15 LUT1=63)
  Clock Path Skew:        2.760ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.760ns
>>>>>>> retest
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Time Borrowing:         
    Nominal pulse width:              5.000ns
    Library setup time:              -0.187ns
    Computed max time borrow:         4.813ns
    Time borrowed from endpoint:      4.813ns
    Open edge uncertainty:           -0.154ns
    Time given to startpoint:         4.659ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
<<<<<<< HEAD
                         net (fo=2290, routed)        2.420     3.714    design_1_i/top_0/inst/tdc1/genblk1[1].init/in
    SLICE_X66Y108        LUT1 (Prop_lut1_I0_O)        0.124     3.838 f  design_1_i/top_0/inst/tdc1/genblk1[1].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.162     4.000    design_1_i/top_0/inst/tdc1/genblk1[1].init/tmp
    SLICE_X66Y108        LUT1 (Prop_lut1_I0_O)        0.124     4.124 r  design_1_i/top_0/inst/tdc1/genblk1[1].init/out_INST_0/O
                         net (fo=1, routed)           0.171     4.295    design_1_i/top_0/inst/tdc1/genblk1[2].init/in
    SLICE_X66Y108        LUT1 (Prop_lut1_I0_O)        0.124     4.419 f  design_1_i/top_0/inst/tdc1/genblk1[2].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.302     4.721    design_1_i/top_0/inst/tdc1/genblk1[2].init/tmp
    SLICE_X66Y109        LUT1 (Prop_lut1_I0_O)        0.124     4.845 r  design_1_i/top_0/inst/tdc1/genblk1[2].init/out_INST_0/O
                         net (fo=1, routed)           0.292     5.137    design_1_i/top_0/inst/tdc1/genblk1[3].init/in
    SLICE_X67Y107        LUT1 (Prop_lut1_I0_O)        0.124     5.261 f  design_1_i/top_0/inst/tdc1/genblk1[3].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.294     5.555    design_1_i/top_0/inst/tdc1/genblk1[3].init/tmp
    SLICE_X64Y107        LUT1 (Prop_lut1_I0_O)        0.124     5.679 r  design_1_i/top_0/inst/tdc1/genblk1[3].init/out_INST_0/O
                         net (fo=1, routed)           0.296     5.975    design_1_i/top_0/inst/tdc1/genblk1[4].init/in
    SLICE_X65Y107        LUT1 (Prop_lut1_I0_O)        0.124     6.099 f  design_1_i/top_0/inst/tdc1/genblk1[4].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.298     6.397    design_1_i/top_0/inst/tdc1/genblk1[4].init/tmp
    SLICE_X66Y107        LUT1 (Prop_lut1_I0_O)        0.124     6.521 r  design_1_i/top_0/inst/tdc1/genblk1[4].init/out_INST_0/O
                         net (fo=1, routed)           0.304     6.826    design_1_i/top_0/inst/tdc1/genblk1[5].init/in
    SLICE_X66Y106        LUT1 (Prop_lut1_I0_O)        0.124     6.950 f  design_1_i/top_0/inst/tdc1/genblk1[5].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.171     7.121    design_1_i/top_0/inst/tdc1/genblk1[5].init/tmp
    SLICE_X66Y106        LUT1 (Prop_lut1_I0_O)        0.124     7.245 r  design_1_i/top_0/inst/tdc1/genblk1[5].init/out_INST_0/O
                         net (fo=1, routed)           0.291     7.536    design_1_i/top_0/inst/tdc1/genblk1[6].init/in
    SLICE_X67Y106        LUT1 (Prop_lut1_I0_O)        0.124     7.660 f  design_1_i/top_0/inst/tdc1/genblk1[6].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.151     7.811    design_1_i/top_0/inst/tdc1/genblk1[6].init/tmp
    SLICE_X67Y106        LUT1 (Prop_lut1_I0_O)        0.124     7.935 r  design_1_i/top_0/inst/tdc1/genblk1[6].init/out_INST_0/O
                         net (fo=1, routed)           0.154     8.089    design_1_i/top_0/inst/tdc1/genblk1[7].init/in
    SLICE_X67Y106        LUT1 (Prop_lut1_I0_O)        0.124     8.213 f  design_1_i/top_0/inst/tdc1/genblk1[7].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.303     8.516    design_1_i/top_0/inst/tdc1/genblk1[7].init/tmp
    SLICE_X66Y107        LUT1 (Prop_lut1_I0_O)        0.124     8.640 r  design_1_i/top_0/inst/tdc1/genblk1[7].init/out_INST_0/O
                         net (fo=1, routed)           0.161     8.801    design_1_i/top_0/inst/tdc1/genblk1[8].init/in
    SLICE_X66Y107        LUT1 (Prop_lut1_I0_O)        0.124     8.925 f  design_1_i/top_0/inst/tdc1/genblk1[8].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.291     9.216    design_1_i/top_0/inst/tdc1/genblk1[8].init/tmp
    SLICE_X64Y107        LUT1 (Prop_lut1_I0_O)        0.124     9.340 r  design_1_i/top_0/inst/tdc1/genblk1[8].init/out_INST_0/O
                         net (fo=1, routed)           0.293     9.633    design_1_i/top_0/inst/tdc1/genblk1[9].init/in
    SLICE_X67Y108        LUT1 (Prop_lut1_I0_O)        0.124     9.757 f  design_1_i/top_0/inst/tdc1/genblk1[9].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.154     9.912    design_1_i/top_0/inst/tdc1/genblk1[9].init/tmp
    SLICE_X67Y108        LUT1 (Prop_lut1_I0_O)        0.124    10.036 r  design_1_i/top_0/inst/tdc1/genblk1[9].init/out_INST_0/O
                         net (fo=1, routed)           0.343    10.378    design_1_i/top_0/inst/tdc1/genblk1[10].init/in
    SLICE_X67Y107        LUT1 (Prop_lut1_I0_O)        0.124    10.502 f  design_1_i/top_0/inst/tdc1/genblk1[10].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.282    10.785    design_1_i/top_0/inst/tdc1/genblk1[10].init/tmp
    SLICE_X65Y107        LUT1 (Prop_lut1_I0_O)        0.124    10.909 r  design_1_i/top_0/inst/tdc1/genblk1[10].init/out_INST_0/O
                         net (fo=1, routed)           0.296    11.204    design_1_i/top_0/inst/tdc1/genblk1[11].init/in
    SLICE_X65Y105        LUT1 (Prop_lut1_I0_O)        0.124    11.328 f  design_1_i/top_0/inst/tdc1/genblk1[11].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.438    11.767    design_1_i/top_0/inst/tdc1/genblk1[11].init/tmp
    SLICE_X66Y105        LUT1 (Prop_lut1_I0_O)        0.124    11.891 r  design_1_i/top_0/inst/tdc1/genblk1[11].init/out_INST_0/O
                         net (fo=1, routed)           0.292    12.183    design_1_i/top_0/inst/tdc1/genblk1[12].init/in
    SLICE_X67Y105        LUT1 (Prop_lut1_I0_O)        0.124    12.307 f  design_1_i/top_0/inst/tdc1/genblk1[12].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.294    12.601    design_1_i/top_0/inst/tdc1/genblk1[12].init/tmp
    SLICE_X64Y105        LUT1 (Prop_lut1_I0_O)        0.124    12.725 r  design_1_i/top_0/inst/tdc1/genblk1[12].init/out_INST_0/O
                         net (fo=1, routed)           0.287    13.013    design_1_i/top_0/inst/tdc1/genblk1[13].init/in
    SLICE_X67Y105        LUT1 (Prop_lut1_I0_O)        0.124    13.137 f  design_1_i/top_0/inst/tdc1/genblk1[13].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.263    13.400    design_1_i/top_0/inst/tdc1/genblk1[13].init/tmp
    SLICE_X67Y105        LUT1 (Prop_lut1_I0_O)        0.124    13.524 r  design_1_i/top_0/inst/tdc1/genblk1[13].init/out_INST_0/O
                         net (fo=1, routed)           0.292    13.816    design_1_i/top_0/inst/tdc1/genblk1[14].init/in
    SLICE_X67Y104        LUT1 (Prop_lut1_I0_O)        0.124    13.940 f  design_1_i/top_0/inst/tdc1/genblk1[14].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.302    14.242    design_1_i/top_0/inst/tdc1/genblk1[14].init/tmp
    SLICE_X66Y103        LUT1 (Prop_lut1_I0_O)        0.124    14.366 r  design_1_i/top_0/inst/tdc1/genblk1[14].init/out_INST_0/O
                         net (fo=1, routed)           0.294    14.660    design_1_i/top_0/inst/tdc1/genblk1[15].init/in
    SLICE_X67Y104        LUT1 (Prop_lut1_I0_O)        0.124    14.784 f  design_1_i/top_0/inst/tdc1/genblk1[15].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.263    15.047    design_1_i/top_0/inst/tdc1/genblk1[15].init/tmp
    SLICE_X67Y104        LUT1 (Prop_lut1_I0_O)        0.124    15.171 r  design_1_i/top_0/inst/tdc1/genblk1[15].init/out_INST_0/O
                         net (fo=1, routed)           0.304    15.474    design_1_i/top_0/inst/tdc1/genblk1[16].init/in
    SLICE_X63Y104        LUT1 (Prop_lut1_I0_O)        0.124    15.598 f  design_1_i/top_0/inst/tdc1/genblk1[16].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.296    15.894    design_1_i/top_0/inst/tdc1/genblk1[16].init/tmp
    SLICE_X63Y105        LUT1 (Prop_lut1_I0_O)        0.124    16.018 r  design_1_i/top_0/inst/tdc1/genblk1[16].init/out_INST_0/O
                         net (fo=1, routed)           0.303    16.322    design_1_i/top_0/inst/tdc1/genblk1[17].init/in
    SLICE_X64Y105        LUT1 (Prop_lut1_I0_O)        0.124    16.446 f  design_1_i/top_0/inst/tdc1/genblk1[17].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.159    16.604    design_1_i/top_0/inst/tdc1/genblk1[17].init/tmp
    SLICE_X64Y105        LUT1 (Prop_lut1_I0_O)        0.124    16.728 r  design_1_i/top_0/inst/tdc1/genblk1[17].init/out_INST_0/O
                         net (fo=1, routed)           0.161    16.890    design_1_i/top_0/inst/tdc1/genblk1[18].init/in
    SLICE_X64Y105        LUT1 (Prop_lut1_I0_O)        0.124    17.014 f  design_1_i/top_0/inst/tdc1/genblk1[18].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.296    17.310    design_1_i/top_0/inst/tdc1/genblk1[18].init/tmp
    SLICE_X65Y105        LUT1 (Prop_lut1_I0_O)        0.124    17.434 r  design_1_i/top_0/inst/tdc1/genblk1[18].init/out_INST_0/O
                         net (fo=1, routed)           0.299    17.733    design_1_i/top_0/inst/tdc1/genblk1[19].init/in
    SLICE_X64Y106        LUT1 (Prop_lut1_I0_O)        0.124    17.857 f  design_1_i/top_0/inst/tdc1/genblk1[19].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.158    18.015    design_1_i/top_0/inst/tdc1/genblk1[19].init/tmp
    SLICE_X64Y106        LUT1 (Prop_lut1_I0_O)        0.124    18.139 r  design_1_i/top_0/inst/tdc1/genblk1[19].init/out_INST_0/O
                         net (fo=1, routed)           0.430    18.569    design_1_i/top_0/inst/tdc1/genblk1[20].init/in
    SLICE_X65Y108        LUT1 (Prop_lut1_I0_O)        0.124    18.693 f  design_1_i/top_0/inst/tdc1/genblk1[20].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.151    18.845    design_1_i/top_0/inst/tdc1/genblk1[20].init/tmp
    SLICE_X65Y108        LUT1 (Prop_lut1_I0_O)        0.124    18.969 r  design_1_i/top_0/inst/tdc1/genblk1[20].init/out_INST_0/O
                         net (fo=1, routed)           0.154    19.123    design_1_i/top_0/inst/tdc1/genblk1[21].init/in
    SLICE_X65Y108        LUT1 (Prop_lut1_I0_O)        0.124    19.247 f  design_1_i/top_0/inst/tdc1/genblk1[21].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.284    19.531    design_1_i/top_0/inst/tdc1/genblk1[21].init/tmp
    SLICE_X67Y108        LUT1 (Prop_lut1_I0_O)        0.124    19.655 r  design_1_i/top_0/inst/tdc1/genblk1[21].init/out_INST_0/O
                         net (fo=1, routed)           0.291    19.946    design_1_i/top_0/inst/tdc1/genblk1[22].init/in
    SLICE_X64Y108        LUT1 (Prop_lut1_I0_O)        0.124    20.070 f  design_1_i/top_0/inst/tdc1/genblk1[22].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.159    20.228    design_1_i/top_0/inst/tdc1/genblk1[22].init/tmp
    SLICE_X64Y108        LUT1 (Prop_lut1_I0_O)        0.124    20.352 r  design_1_i/top_0/inst/tdc1/genblk1[22].init/out_INST_0/O
                         net (fo=1, routed)           0.299    20.652    design_1_i/top_0/inst/tdc1/genblk1[23].init/in
    SLICE_X64Y107        LUT1 (Prop_lut1_I0_O)        0.124    20.776 f  design_1_i/top_0/inst/tdc1/genblk1[23].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.162    20.937    design_1_i/top_0/inst/tdc1/genblk1[23].init/tmp
    SLICE_X64Y107        LUT1 (Prop_lut1_I0_O)        0.124    21.061 r  design_1_i/top_0/inst/tdc1/genblk1[23].init/out_INST_0/O
                         net (fo=1, routed)           0.304    21.366    design_1_i/top_0/inst/tdc1/genblk1[24].init/in
    SLICE_X66Y107        LUT1 (Prop_lut1_I0_O)        0.124    21.490 f  design_1_i/top_0/inst/tdc1/genblk1[24].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.288    21.778    design_1_i/top_0/inst/tdc1/genblk1[24].init/tmp
    SLICE_X65Y107        LUT1 (Prop_lut1_I0_O)        0.124    21.902 r  design_1_i/top_0/inst/tdc1/genblk1[24].init/out_INST_0/O
                         net (fo=1, routed)           0.264    22.166    design_1_i/top_0/inst/tdc1/genblk1[25].init/in
    SLICE_X65Y107        LUT1 (Prop_lut1_I0_O)        0.124    22.290 f  design_1_i/top_0/inst/tdc1/genblk1[25].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.290    22.580    design_1_i/top_0/inst/tdc1/genblk1[25].init/tmp
    SLICE_X65Y106        LUT1 (Prop_lut1_I0_O)        0.124    22.704 r  design_1_i/top_0/inst/tdc1/genblk1[25].init/out_INST_0/O
                         net (fo=1, routed)           0.151    22.855    design_1_i/top_0/inst/tdc1/genblk1[26].init/in
    SLICE_X65Y106        LUT1 (Prop_lut1_I0_O)        0.124    22.979 f  design_1_i/top_0/inst/tdc1/genblk1[26].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.154    23.133    design_1_i/top_0/inst/tdc1/genblk1[26].init/tmp
    SLICE_X65Y106        LUT1 (Prop_lut1_I0_O)        0.124    23.257 r  design_1_i/top_0/inst/tdc1/genblk1[26].init/out_INST_0/O
                         net (fo=1, routed)           0.404    23.661    design_1_i/top_0/inst/tdc1/genblk1[27].init/in
    SLICE_X65Y105        LUT1 (Prop_lut1_I0_O)        0.124    23.785 f  design_1_i/top_0/inst/tdc1/genblk1[27].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.151    23.937    design_1_i/top_0/inst/tdc1/genblk1[27].init/tmp
    SLICE_X65Y105        LUT1 (Prop_lut1_I0_O)        0.124    24.061 r  design_1_i/top_0/inst/tdc1/genblk1[27].init/out_INST_0/O
                         net (fo=1, routed)           0.446    24.507    design_1_i/top_0/inst/tdc1/genblk1[28].init/in
    SLICE_X66Y105        LUT1 (Prop_lut1_I0_O)        0.124    24.631 f  design_1_i/top_0/inst/tdc1/genblk1[28].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.162    24.793    design_1_i/top_0/inst/tdc1/genblk1[28].init/tmp
    SLICE_X66Y105        LUT1 (Prop_lut1_I0_O)        0.124    24.917 r  design_1_i/top_0/inst/tdc1/genblk1[28].init/out_INST_0/O
                         net (fo=1, routed)           0.302    25.219    design_1_i/top_0/inst/tdc1/genblk1[29].init/in
    SLICE_X66Y104        LUT1 (Prop_lut1_I0_O)        0.124    25.343 f  design_1_i/top_0/inst/tdc1/genblk1[29].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.165    25.507    design_1_i/top_0/inst/tdc1/genblk1[29].init/tmp
    SLICE_X66Y104        LUT1 (Prop_lut1_I0_O)        0.124    25.631 r  design_1_i/top_0/inst/tdc1/genblk1[29].init/out_INST_0/O
                         net (fo=1, routed)           0.304    25.936    design_1_i/top_0/inst/tdc1/genblk1[30].init/in
    SLICE_X66Y103        LUT1 (Prop_lut1_I0_O)        0.124    26.060 f  design_1_i/top_0/inst/tdc1/genblk1[30].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.284    26.344    design_1_i/top_0/inst/tdc1/genblk1[30].init/tmp
    SLICE_X65Y103        LUT1 (Prop_lut1_I0_O)        0.124    26.468 r  design_1_i/top_0/inst/tdc1/genblk1[30].init/out_INST_0/O
                         net (fo=1, routed)           0.312    26.780    design_1_i/top_0/inst/tdc1/genblk1[31].init/in
    SLICE_X63Y104        LUT1 (Prop_lut1_I0_O)        0.124    26.904 f  design_1_i/top_0/inst/tdc1/genblk1[31].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.289    27.193    design_1_i/top_0/inst/tdc1/genblk1[31].init/tmp
    SLICE_X63Y105        LUT1 (Prop_lut1_I0_O)        0.124    27.317 r  design_1_i/top_0/inst/tdc1/genblk1[31].init/out_INST_0/O
                         net (fo=1, routed)           0.295    27.613    design_1_i/top_0/inst/tdc1/initial_bufs[31]
    SLICE_X63Y106        LUT1 (Prop_lut1_I0_O)        0.124    27.737 r  design_1_i/top_0/inst/tdc1/initial_bufs_inst/O
                         net (fo=2, routed)           0.189    27.926    design_1_i/top_0/inst/tdc1/delay_bufs[0]
    SLICE_X62Y106        CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    28.476 r  design_1_i/top_0/inst/tdc1/genblk2[0].delay_k/CO[3]
                         net (fo=2, routed)           0.784    29.260    design_1_i/top_0/inst/tdc1/delay_bufs[4]
    SLICE_X65Y104        CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    29.786 r  design_1_i/top_0/inst/tdc1/genblk2[1].delay_k/CO[3]
                         net (fo=2, routed)           0.801    30.587    design_1_i/top_0/inst/tdc1/delay_bufs[8]
    SLICE_X64Y103        CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    31.113 r  design_1_i/top_0/inst/tdc1/genblk2[2].delay_k/CO[3]
                         net (fo=2, routed)           0.651    31.763    design_1_i/top_0/inst/tdc1/delay_bufs[12]
    SLICE_X67Y103        CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    32.289 r  design_1_i/top_0/inst/tdc1/genblk2[3].delay_k/CO[3]
                         net (fo=2, routed)           0.652    32.941    design_1_i/top_0/inst/tdc1/delay_bufs[16]
    SLICE_X64Y104        CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    33.467 r  design_1_i/top_0/inst/tdc1/genblk2[4].delay_k/CO[3]
                         net (fo=2, routed)           0.952    34.418    design_1_i/top_0/inst/tdc1/delay_bufs[20]
    SLICE_X62Y100        CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    34.968 r  design_1_i/top_0/inst/tdc1/genblk2[5].delay_k/CO[3]
                         net (fo=2, routed)           0.917    35.885    design_1_i/top_0/inst/tdc1/delay_bufs[24]
    SLICE_X60Y104        CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    36.411 r  design_1_i/top_0/inst/tdc1/genblk2[6].delay_k/CO[3]
                         net (fo=2, routed)           0.645    37.056    design_1_i/top_0/inst/tdc1/delay_bufs[28]
    SLICE_X62Y105        CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    37.606 r  design_1_i/top_0/inst/tdc1/genblk2[7].delay_k/CO[3]
                         net (fo=2, routed)           0.827    38.433    design_1_i/top_0/inst/tdc1/delay_bufs[32]
    SLICE_X62Y103        CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    38.983 r  design_1_i/top_0/inst/tdc1/genblk2[8].delay_k/CO[3]
                         net (fo=2, routed)           0.633    39.616    design_1_i/top_0/inst/tdc1/delay_bufs[36]
    SLICE_X60Y103        CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    40.142 r  design_1_i/top_0/inst/tdc1/genblk2[9].delay_k/CO[3]
                         net (fo=2, routed)           0.879    41.021    design_1_i/top_0/inst/tdc1/delay_bufs[40]
    SLICE_X61Y103        CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    41.547 r  design_1_i/top_0/inst/tdc1/genblk2[10].delay_k/CO[3]
                         net (fo=2, routed)           0.780    42.327    design_1_i/top_0/inst/tdc1/delay_bufs[44]
    SLICE_X61Y102        CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    42.853 r  design_1_i/top_0/inst/tdc1/genblk2[11].delay_k/CO[3]
                         net (fo=2, routed)           0.832    43.684    design_1_i/top_0/inst/tdc1/delay_bufs[48]
    SLICE_X61Y100        CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    44.210 r  design_1_i/top_0/inst/tdc1/genblk2[12].delay_k/CO[3]
                         net (fo=2, routed)           0.834    45.044    design_1_i/top_0/inst/tdc1/delay_bufs[52]
    SLICE_X60Y101        CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    45.570 r  design_1_i/top_0/inst/tdc1/genblk2[13].delay_k/CO[3]
                         net (fo=2, routed)           0.831    46.401    design_1_i/top_0/inst/tdc1/delay_bufs[56]
    SLICE_X60Y102        CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    46.927 r  design_1_i/top_0/inst/tdc1/genblk2[14].delay_k/CO[3]
                         net (fo=1, routed)           0.000    46.927    design_1_i/top_0/inst/tdc1/delay_bufs[60]
    SLICE_X60Y102        LDCE                                         r  design_1_i/top_0/inst/tdc1/latches_reg[60]/D
=======
                         net (fo=2803, routed)        2.416     3.710    design_1_i/top_0/inst/tdc1/genblk1[1].init/in
    SLICE_X24Y47         LUT1 (Prop_lut1_I0_O)        0.124     3.834 f  design_1_i/top_0/inst/tdc1/genblk1[1].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.159     3.993    design_1_i/top_0/inst/tdc1/genblk1[1].init/tmp
    SLICE_X24Y47         LUT1 (Prop_lut1_I0_O)        0.124     4.117 r  design_1_i/top_0/inst/tdc1/genblk1[1].init/out_INST_0/O
                         net (fo=1, routed)           0.161     4.278    design_1_i/top_0/inst/tdc1/genblk1[2].init/in
    SLICE_X24Y47         LUT1 (Prop_lut1_I0_O)        0.124     4.402 f  design_1_i/top_0/inst/tdc1/genblk1[2].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.343     4.746    design_1_i/top_0/inst/tdc1/genblk1[2].init/tmp
    SLICE_X25Y47         LUT1 (Prop_lut1_I0_O)        0.124     4.870 r  design_1_i/top_0/inst/tdc1/genblk1[2].init/out_INST_0/O
                         net (fo=1, routed)           0.403     5.273    design_1_i/top_0/inst/tdc1/genblk1[3].init/in
    SLICE_X25Y47         LUT1 (Prop_lut1_I0_O)        0.124     5.397 f  design_1_i/top_0/inst/tdc1/genblk1[3].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.151     5.548    design_1_i/top_0/inst/tdc1/genblk1[3].init/tmp
    SLICE_X25Y47         LUT1 (Prop_lut1_I0_O)        0.124     5.672 r  design_1_i/top_0/inst/tdc1/genblk1[3].init/out_INST_0/O
                         net (fo=1, routed)           0.296     5.969    design_1_i/top_0/inst/tdc1/genblk1[4].init/in
    SLICE_X25Y49         LUT1 (Prop_lut1_I0_O)        0.124     6.093 f  design_1_i/top_0/inst/tdc1/genblk1[4].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.284     6.377    design_1_i/top_0/inst/tdc1/genblk1[4].init/tmp
    SLICE_X27Y49         LUT1 (Prop_lut1_I0_O)        0.124     6.501 r  design_1_i/top_0/inst/tdc1/genblk1[4].init/out_INST_0/O
                         net (fo=1, routed)           0.300     6.801    design_1_i/top_0/inst/tdc1/genblk1[5].init/in
    SLICE_X24Y48         LUT1 (Prop_lut1_I0_O)        0.124     6.925 f  design_1_i/top_0/inst/tdc1/genblk1[5].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.159     7.084    design_1_i/top_0/inst/tdc1/genblk1[5].init/tmp
    SLICE_X24Y48         LUT1 (Prop_lut1_I0_O)        0.124     7.208 r  design_1_i/top_0/inst/tdc1/genblk1[5].init/out_INST_0/O
                         net (fo=1, routed)           0.161     7.369    design_1_i/top_0/inst/tdc1/genblk1[6].init/in
    SLICE_X24Y48         LUT1 (Prop_lut1_I0_O)        0.124     7.493 f  design_1_i/top_0/inst/tdc1/genblk1[6].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.302     7.795    design_1_i/top_0/inst/tdc1/genblk1[6].init/tmp
    SLICE_X24Y49         LUT1 (Prop_lut1_I0_O)        0.124     7.919 r  design_1_i/top_0/inst/tdc1/genblk1[6].init/out_INST_0/O
                         net (fo=1, routed)           0.434     8.354    design_1_i/top_0/inst/tdc1/genblk1[7].init/in
    SLICE_X25Y46         LUT1 (Prop_lut1_I0_O)        0.124     8.478 f  design_1_i/top_0/inst/tdc1/genblk1[7].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.151     8.629    design_1_i/top_0/inst/tdc1/genblk1[7].init/tmp
    SLICE_X25Y46         LUT1 (Prop_lut1_I0_O)        0.124     8.753 r  design_1_i/top_0/inst/tdc1/genblk1[7].init/out_INST_0/O
                         net (fo=1, routed)           0.154     8.907    design_1_i/top_0/inst/tdc1/genblk1[8].init/in
    SLICE_X25Y46         LUT1 (Prop_lut1_I0_O)        0.124     9.031 f  design_1_i/top_0/inst/tdc1/genblk1[8].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.433     9.464    design_1_i/top_0/inst/tdc1/genblk1[8].init/tmp
    SLICE_X25Y48         LUT1 (Prop_lut1_I0_O)        0.124     9.588 r  design_1_i/top_0/inst/tdc1/genblk1[8].init/out_INST_0/O
                         net (fo=1, routed)           0.154     9.742    design_1_i/top_0/inst/tdc1/genblk1[9].init/in
    SLICE_X25Y48         LUT1 (Prop_lut1_I0_O)        0.124     9.866 f  design_1_i/top_0/inst/tdc1/genblk1[9].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.263    10.129    design_1_i/top_0/inst/tdc1/genblk1[9].init/tmp
    SLICE_X25Y48         LUT1 (Prop_lut1_I0_O)        0.124    10.253 r  design_1_i/top_0/inst/tdc1/genblk1[9].init/out_INST_0/O
                         net (fo=1, routed)           0.154    10.407    design_1_i/top_0/inst/tdc1/genblk1[10].init/in
    SLICE_X25Y48         LUT1 (Prop_lut1_I0_O)        0.124    10.531 f  design_1_i/top_0/inst/tdc1/genblk1[10].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.303    10.834    design_1_i/top_0/inst/tdc1/genblk1[10].init/tmp
    SLICE_X24Y47         LUT1 (Prop_lut1_I0_O)        0.124    10.958 r  design_1_i/top_0/inst/tdc1/genblk1[10].init/out_INST_0/O
                         net (fo=1, routed)           0.487    11.445    design_1_i/top_0/inst/tdc1/genblk1[11].init/in
    SLICE_X25Y44         LUT1 (Prop_lut1_I0_O)        0.124    11.569 f  design_1_i/top_0/inst/tdc1/genblk1[11].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.350    11.919    design_1_i/top_0/inst/tdc1/genblk1[11].init/tmp
    SLICE_X24Y44         LUT1 (Prop_lut1_I0_O)        0.124    12.043 r  design_1_i/top_0/inst/tdc1/genblk1[11].init/out_INST_0/O
                         net (fo=1, routed)           0.299    12.342    design_1_i/top_0/inst/tdc1/genblk1[12].init/in
    SLICE_X24Y45         LUT1 (Prop_lut1_I0_O)        0.124    12.466 f  design_1_i/top_0/inst/tdc1/genblk1[12].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.158    12.624    design_1_i/top_0/inst/tdc1/genblk1[12].init/tmp
    SLICE_X24Y45         LUT1 (Prop_lut1_I0_O)        0.124    12.748 r  design_1_i/top_0/inst/tdc1/genblk1[12].init/out_INST_0/O
                         net (fo=1, routed)           0.300    13.048    design_1_i/top_0/inst/tdc1/genblk1[13].init/in
    SLICE_X24Y44         LUT1 (Prop_lut1_I0_O)        0.124    13.172 f  design_1_i/top_0/inst/tdc1/genblk1[13].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.291    13.463    design_1_i/top_0/inst/tdc1/genblk1[13].init/tmp
    SLICE_X25Y45         LUT1 (Prop_lut1_I0_O)        0.124    13.587 r  design_1_i/top_0/inst/tdc1/genblk1[13].init/out_INST_0/O
                         net (fo=1, routed)           0.295    13.882    design_1_i/top_0/inst/tdc1/genblk1[14].init/in
    SLICE_X25Y46         LUT1 (Prop_lut1_I0_O)        0.124    14.006 f  design_1_i/top_0/inst/tdc1/genblk1[14].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.343    14.349    design_1_i/top_0/inst/tdc1/genblk1[14].init/tmp
    SLICE_X25Y45         LUT1 (Prop_lut1_I0_O)        0.124    14.473 r  design_1_i/top_0/inst/tdc1/genblk1[14].init/out_INST_0/O
                         net (fo=1, routed)           0.300    14.772    design_1_i/top_0/inst/tdc1/genblk1[15].init/in
    SLICE_X24Y44         LUT1 (Prop_lut1_I0_O)        0.124    14.896 f  design_1_i/top_0/inst/tdc1/genblk1[15].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.339    15.235    design_1_i/top_0/inst/tdc1/genblk1[15].init/tmp
    SLICE_X25Y44         LUT1 (Prop_lut1_I0_O)        0.124    15.359 r  design_1_i/top_0/inst/tdc1/genblk1[15].init/out_INST_0/O
                         net (fo=1, routed)           0.303    15.662    design_1_i/top_0/inst/tdc1/genblk1[16].init/in
    SLICE_X24Y45         LUT1 (Prop_lut1_I0_O)        0.124    15.786 f  design_1_i/top_0/inst/tdc1/genblk1[16].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.291    16.077    design_1_i/top_0/inst/tdc1/genblk1[16].init/tmp
    SLICE_X25Y45         LUT1 (Prop_lut1_I0_O)        0.124    16.201 r  design_1_i/top_0/inst/tdc1/genblk1[16].init/out_INST_0/O
                         net (fo=1, routed)           0.301    16.502    design_1_i/top_0/inst/tdc1/genblk1[17].init/in
    SLICE_X25Y44         LUT1 (Prop_lut1_I0_O)        0.124    16.626 f  design_1_i/top_0/inst/tdc1/genblk1[17].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.154    16.780    design_1_i/top_0/inst/tdc1/genblk1[17].init/tmp
    SLICE_X25Y44         LUT1 (Prop_lut1_I0_O)        0.124    16.904 r  design_1_i/top_0/inst/tdc1/genblk1[17].init/out_INST_0/O
                         net (fo=1, routed)           0.351    17.254    design_1_i/top_0/inst/tdc1/genblk1[18].init/in
    SLICE_X24Y44         LUT1 (Prop_lut1_I0_O)        0.124    17.378 f  design_1_i/top_0/inst/tdc1/genblk1[18].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.303    17.681    design_1_i/top_0/inst/tdc1/genblk1[18].init/tmp
    SLICE_X24Y43         LUT1 (Prop_lut1_I0_O)        0.124    17.805 r  design_1_i/top_0/inst/tdc1/genblk1[18].init/out_INST_0/O
                         net (fo=1, routed)           0.296    18.101    design_1_i/top_0/inst/tdc1/genblk1[19].init/in
    SLICE_X25Y43         LUT1 (Prop_lut1_I0_O)        0.124    18.225 f  design_1_i/top_0/inst/tdc1/genblk1[19].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.263    18.488    design_1_i/top_0/inst/tdc1/genblk1[19].init/tmp
    SLICE_X25Y43         LUT1 (Prop_lut1_I0_O)        0.124    18.612 r  design_1_i/top_0/inst/tdc1/genblk1[19].init/out_INST_0/O
                         net (fo=1, routed)           0.151    18.763    design_1_i/top_0/inst/tdc1/genblk1[20].init/in
    SLICE_X25Y43         LUT1 (Prop_lut1_I0_O)        0.124    18.887 f  design_1_i/top_0/inst/tdc1/genblk1[20].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.348    19.235    design_1_i/top_0/inst/tdc1/genblk1[20].init/tmp
    SLICE_X24Y43         LUT1 (Prop_lut1_I0_O)        0.124    19.359 r  design_1_i/top_0/inst/tdc1/genblk1[20].init/out_INST_0/O
                         net (fo=1, routed)           0.158    19.517    design_1_i/top_0/inst/tdc1/genblk1[21].init/in
    SLICE_X24Y43         LUT1 (Prop_lut1_I0_O)        0.124    19.641 f  design_1_i/top_0/inst/tdc1/genblk1[21].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.539    20.180    design_1_i/top_0/inst/tdc1/genblk1[21].init/tmp
    SLICE_X22Y44         LUT1 (Prop_lut1_I0_O)        0.124    20.304 r  design_1_i/top_0/inst/tdc1/genblk1[21].init/out_INST_0/O
                         net (fo=1, routed)           0.161    20.465    design_1_i/top_0/inst/tdc1/genblk1[22].init/in
    SLICE_X22Y44         LUT1 (Prop_lut1_I0_O)        0.124    20.589 f  design_1_i/top_0/inst/tdc1/genblk1[22].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.303    20.892    design_1_i/top_0/inst/tdc1/genblk1[22].init/tmp
    SLICE_X22Y43         LUT1 (Prop_lut1_I0_O)        0.124    21.016 r  design_1_i/top_0/inst/tdc1/genblk1[22].init/out_INST_0/O
                         net (fo=1, routed)           0.161    21.177    design_1_i/top_0/inst/tdc1/genblk1[23].init/in
    SLICE_X22Y43         LUT1 (Prop_lut1_I0_O)        0.124    21.301 f  design_1_i/top_0/inst/tdc1/genblk1[23].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.165    21.466    design_1_i/top_0/inst/tdc1/genblk1[23].init/tmp
    SLICE_X22Y43         LUT1 (Prop_lut1_I0_O)        0.124    21.590 r  design_1_i/top_0/inst/tdc1/genblk1[23].init/out_INST_0/O
                         net (fo=1, routed)           0.446    22.036    design_1_i/top_0/inst/tdc1/genblk1[24].init/in
    SLICE_X21Y45         LUT1 (Prop_lut1_I0_O)        0.124    22.160 f  design_1_i/top_0/inst/tdc1/genblk1[24].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.307    22.467    design_1_i/top_0/inst/tdc1/genblk1[24].init/tmp
    SLICE_X22Y45         LUT1 (Prop_lut1_I0_O)        0.124    22.591 r  design_1_i/top_0/inst/tdc1/genblk1[24].init/out_INST_0/O
                         net (fo=1, routed)           0.161    22.752    design_1_i/top_0/inst/tdc1/genblk1[25].init/in
    SLICE_X22Y45         LUT1 (Prop_lut1_I0_O)        0.124    22.876 f  design_1_i/top_0/inst/tdc1/genblk1[25].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.297    23.173    design_1_i/top_0/inst/tdc1/genblk1[25].init/tmp
    SLICE_X21Y45         LUT1 (Prop_lut1_I0_O)        0.124    23.297 r  design_1_i/top_0/inst/tdc1/genblk1[25].init/out_INST_0/O
                         net (fo=1, routed)           0.151    23.448    design_1_i/top_0/inst/tdc1/genblk1[26].init/in
    SLICE_X21Y45         LUT1 (Prop_lut1_I0_O)        0.124    23.572 f  design_1_i/top_0/inst/tdc1/genblk1[26].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.291    23.863    design_1_i/top_0/inst/tdc1/genblk1[26].init/tmp
    SLICE_X21Y46         LUT1 (Prop_lut1_I0_O)        0.124    23.987 r  design_1_i/top_0/inst/tdc1/genblk1[26].init/out_INST_0/O
                         net (fo=1, routed)           0.151    24.139    design_1_i/top_0/inst/tdc1/genblk1[27].init/in
    SLICE_X21Y46         LUT1 (Prop_lut1_I0_O)        0.124    24.263 f  design_1_i/top_0/inst/tdc1/genblk1[27].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.293    24.556    design_1_i/top_0/inst/tdc1/genblk1[27].init/tmp
    SLICE_X21Y44         LUT1 (Prop_lut1_I0_O)        0.124    24.680 r  design_1_i/top_0/inst/tdc1/genblk1[27].init/out_INST_0/O
                         net (fo=1, routed)           0.151    24.831    design_1_i/top_0/inst/tdc1/genblk1[28].init/in
    SLICE_X21Y44         LUT1 (Prop_lut1_I0_O)        0.124    24.955 f  design_1_i/top_0/inst/tdc1/genblk1[28].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.301    25.256    design_1_i/top_0/inst/tdc1/genblk1[28].init/tmp
    SLICE_X21Y43         LUT1 (Prop_lut1_I0_O)        0.124    25.380 r  design_1_i/top_0/inst/tdc1/genblk1[28].init/out_INST_0/O
                         net (fo=1, routed)           0.149    25.529    design_1_i/top_0/inst/tdc1/genblk1[29].init/in
    SLICE_X21Y43         LUT1 (Prop_lut1_I0_O)        0.124    25.653 f  design_1_i/top_0/inst/tdc1/genblk1[29].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.292    25.946    design_1_i/top_0/inst/tdc1/genblk1[29].init/tmp
    SLICE_X21Y42         LUT1 (Prop_lut1_I0_O)        0.124    26.070 r  design_1_i/top_0/inst/tdc1/genblk1[29].init/out_INST_0/O
                         net (fo=1, routed)           0.149    26.218    design_1_i/top_0/inst/tdc1/genblk1[30].init/in
    SLICE_X21Y42         LUT1 (Prop_lut1_I0_O)        0.124    26.342 f  design_1_i/top_0/inst/tdc1/genblk1[30].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.154    26.497    design_1_i/top_0/inst/tdc1/genblk1[30].init/tmp
    SLICE_X21Y42         LUT1 (Prop_lut1_I0_O)        0.124    26.621 r  design_1_i/top_0/inst/tdc1/genblk1[30].init/out_INST_0/O
                         net (fo=1, routed)           0.453    27.073    design_1_i/top_0/inst/tdc1/genblk1[31].init/in
    SLICE_X18Y42         LUT1 (Prop_lut1_I0_O)        0.124    27.197 f  design_1_i/top_0/inst/tdc1/genblk1[31].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.161    27.358    design_1_i/top_0/inst/tdc1/genblk1[31].init/tmp
    SLICE_X18Y42         LUT1 (Prop_lut1_I0_O)        0.124    27.482 r  design_1_i/top_0/inst/tdc1/genblk1[31].init/out_INST_0/O
                         net (fo=1, routed)           0.165    27.647    design_1_i/top_0/inst/tdc1/initial_bufs[31]
    SLICE_X18Y42         LUT1 (Prop_lut1_I0_O)        0.124    27.771 r  design_1_i/top_0/inst/tdc1/initial_bufs_inst/O
                         net (fo=2, routed)           0.203    27.974    design_1_i/top_0/inst/tdc1/delay_bufs[0]
    SLICE_X19Y42         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    28.500 r  design_1_i/top_0/inst/tdc1/genblk2[0].delay_k/CO[3]
                         net (fo=2, routed)           0.641    29.141    design_1_i/top_0/inst/tdc1/delay_bufs[4]
    SLICE_X18Y44         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    29.691 r  design_1_i/top_0/inst/tdc1/genblk2[1].delay_k/CO[3]
                         net (fo=2, routed)           0.627    30.317    design_1_i/top_0/inst/tdc1/delay_bufs[8]
    SLICE_X17Y44         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    30.843 r  design_1_i/top_0/inst/tdc1/genblk2[2].delay_k/CO[3]
                         net (fo=2, routed)           0.643    31.486    design_1_i/top_0/inst/tdc1/delay_bufs[12]
    SLICE_X18Y45         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    32.036 r  design_1_i/top_0/inst/tdc1/genblk2[3].delay_k/CO[3]
                         net (fo=2, routed)           0.823    32.859    design_1_i/top_0/inst/tdc1/delay_bufs[16]
    SLICE_X18Y46         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    33.409 r  design_1_i/top_0/inst/tdc1/genblk2[4].delay_k/CO[3]
                         net (fo=2, routed)           0.627    34.036    design_1_i/top_0/inst/tdc1/delay_bufs[20]
    SLICE_X16Y46         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    34.586 r  design_1_i/top_0/inst/tdc1/genblk2[5].delay_k/CO[3]
                         net (fo=2, routed)           0.775    35.360    design_1_i/top_0/inst/tdc1/delay_bufs[24]
    SLICE_X16Y45         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    35.910 r  design_1_i/top_0/inst/tdc1/genblk2[6].delay_k/CO[3]
                         net (fo=2, routed)           0.642    36.553    design_1_i/top_0/inst/tdc1/delay_bufs[28]
    SLICE_X14Y45         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    37.103 r  design_1_i/top_0/inst/tdc1/genblk2[7].delay_k/CO[3]
                         net (fo=2, routed)           0.818    37.921    design_1_i/top_0/inst/tdc1/delay_bufs[32]
    SLICE_X14Y46         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    38.471 r  design_1_i/top_0/inst/tdc1/genblk2[8].delay_k/CO[3]
                         net (fo=2, routed)           0.640    39.110    design_1_i/top_0/inst/tdc1/delay_bufs[36]
    SLICE_X17Y46         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    39.636 r  design_1_i/top_0/inst/tdc1/genblk2[9].delay_k/CO[3]
                         net (fo=2, routed)           0.647    40.283    design_1_i/top_0/inst/tdc1/delay_bufs[40]
    SLICE_X15Y46         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    40.809 r  design_1_i/top_0/inst/tdc1/genblk2[10].delay_k/CO[3]
                         net (fo=2, routed)           0.631    41.441    design_1_i/top_0/inst/tdc1/delay_bufs[44]
    SLICE_X13Y46         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    41.967 r  design_1_i/top_0/inst/tdc1/genblk2[11].delay_k/CO[3]
                         net (fo=2, routed)           0.638    42.605    design_1_i/top_0/inst/tdc1/delay_bufs[48]
    SLICE_X13Y47         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    43.131 r  design_1_i/top_0/inst/tdc1/genblk2[12].delay_k/CO[3]
                         net (fo=2, routed)           0.820    43.951    design_1_i/top_0/inst/tdc1/delay_bufs[52]
    SLICE_X14Y47         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    44.501 r  design_1_i/top_0/inst/tdc1/genblk2[13].delay_k/CO[3]
                         net (fo=2, routed)           0.872    45.372    design_1_i/top_0/inst/tdc1/delay_bufs[56]
    SLICE_X15Y47         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    45.898 r  design_1_i/top_0/inst/tdc1/genblk2[14].delay_k/CO[3]
                         net (fo=1, routed)           0.000    45.898    design_1_i/top_0/inst/tdc1/delay_bufs[60]
    SLICE_X15Y47         LDCE                                         r  design_1_i/top_0/inst/tdc1/latches_reg[60]/D
>>>>>>> retest
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
<<<<<<< HEAD
                         net (fo=2290, routed)        1.715     2.894    design_1_i/top_0/inst/tdc1/initial_bufs[0]
    SLICE_X60Y102        LDCE                                         r  design_1_i/top_0/inst/tdc1/latches_reg[60]/G
                         clock pessimism              0.000     2.894    
                         clock uncertainty           -0.154     2.740    
                         time borrowed                4.813     7.553    
  -------------------------------------------------------------------
                         required time                          7.553    
                         arrival time                         -46.927    
  -------------------------------------------------------------------
                         slack                                -39.374    

Slack (VIOLATED) :        -39.144ns  (required time - arrival time)
=======
                         net (fo=2803, routed)        1.581     2.760    design_1_i/top_0/inst/tdc1/initial_bufs[0]
    SLICE_X15Y47         LDCE                                         r  design_1_i/top_0/inst/tdc1/latches_reg[60]/G
                         clock pessimism              0.000     2.760    
                         clock uncertainty           -0.154     2.606    
                         time borrowed                4.813     7.419    
  -------------------------------------------------------------------
                         required time                          7.419    
                         arrival time                         -45.898    
  -------------------------------------------------------------------
                         slack                                -38.479    

Slack (VIOLATED) :        -38.249ns  (required time - arrival time)
>>>>>>> retest
  Source:                 design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                            (clock source 'clk_fpga_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/top_0/inst/tdc1/latches_reg[59]/D
                            (positive level-sensitive latch clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
<<<<<<< HEAD
  Data Path Delay:        46.941ns  (logic 15.913ns (33.900%)  route 31.028ns (66.100%))
  Logic Levels:           79  (BUFG=1 CARRY4=15 LUT1=63)
  Clock Path Skew:        2.894ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.894ns
=======
  Data Path Delay:        45.912ns  (logic 16.009ns (34.869%)  route 29.903ns (65.131%))
  Logic Levels:           79  (BUFG=1 CARRY4=15 LUT1=63)
  Clock Path Skew:        2.760ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.760ns
>>>>>>> retest
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Time Borrowing:         
    Nominal pulse width:              5.000ns
    Library setup time:               0.057ns
    Computed max time borrow:         5.057ns
    Time borrowed from endpoint:      5.057ns
    Open edge uncertainty:           -0.154ns
    Time given to startpoint:         4.903ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
<<<<<<< HEAD
                         net (fo=2290, routed)        2.420     3.714    design_1_i/top_0/inst/tdc1/genblk1[1].init/in
    SLICE_X66Y108        LUT1 (Prop_lut1_I0_O)        0.124     3.838 f  design_1_i/top_0/inst/tdc1/genblk1[1].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.162     4.000    design_1_i/top_0/inst/tdc1/genblk1[1].init/tmp
    SLICE_X66Y108        LUT1 (Prop_lut1_I0_O)        0.124     4.124 r  design_1_i/top_0/inst/tdc1/genblk1[1].init/out_INST_0/O
                         net (fo=1, routed)           0.171     4.295    design_1_i/top_0/inst/tdc1/genblk1[2].init/in
    SLICE_X66Y108        LUT1 (Prop_lut1_I0_O)        0.124     4.419 f  design_1_i/top_0/inst/tdc1/genblk1[2].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.302     4.721    design_1_i/top_0/inst/tdc1/genblk1[2].init/tmp
    SLICE_X66Y109        LUT1 (Prop_lut1_I0_O)        0.124     4.845 r  design_1_i/top_0/inst/tdc1/genblk1[2].init/out_INST_0/O
                         net (fo=1, routed)           0.292     5.137    design_1_i/top_0/inst/tdc1/genblk1[3].init/in
    SLICE_X67Y107        LUT1 (Prop_lut1_I0_O)        0.124     5.261 f  design_1_i/top_0/inst/tdc1/genblk1[3].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.294     5.555    design_1_i/top_0/inst/tdc1/genblk1[3].init/tmp
    SLICE_X64Y107        LUT1 (Prop_lut1_I0_O)        0.124     5.679 r  design_1_i/top_0/inst/tdc1/genblk1[3].init/out_INST_0/O
                         net (fo=1, routed)           0.296     5.975    design_1_i/top_0/inst/tdc1/genblk1[4].init/in
    SLICE_X65Y107        LUT1 (Prop_lut1_I0_O)        0.124     6.099 f  design_1_i/top_0/inst/tdc1/genblk1[4].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.298     6.397    design_1_i/top_0/inst/tdc1/genblk1[4].init/tmp
    SLICE_X66Y107        LUT1 (Prop_lut1_I0_O)        0.124     6.521 r  design_1_i/top_0/inst/tdc1/genblk1[4].init/out_INST_0/O
                         net (fo=1, routed)           0.304     6.826    design_1_i/top_0/inst/tdc1/genblk1[5].init/in
    SLICE_X66Y106        LUT1 (Prop_lut1_I0_O)        0.124     6.950 f  design_1_i/top_0/inst/tdc1/genblk1[5].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.171     7.121    design_1_i/top_0/inst/tdc1/genblk1[5].init/tmp
    SLICE_X66Y106        LUT1 (Prop_lut1_I0_O)        0.124     7.245 r  design_1_i/top_0/inst/tdc1/genblk1[5].init/out_INST_0/O
                         net (fo=1, routed)           0.291     7.536    design_1_i/top_0/inst/tdc1/genblk1[6].init/in
    SLICE_X67Y106        LUT1 (Prop_lut1_I0_O)        0.124     7.660 f  design_1_i/top_0/inst/tdc1/genblk1[6].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.151     7.811    design_1_i/top_0/inst/tdc1/genblk1[6].init/tmp
    SLICE_X67Y106        LUT1 (Prop_lut1_I0_O)        0.124     7.935 r  design_1_i/top_0/inst/tdc1/genblk1[6].init/out_INST_0/O
                         net (fo=1, routed)           0.154     8.089    design_1_i/top_0/inst/tdc1/genblk1[7].init/in
    SLICE_X67Y106        LUT1 (Prop_lut1_I0_O)        0.124     8.213 f  design_1_i/top_0/inst/tdc1/genblk1[7].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.303     8.516    design_1_i/top_0/inst/tdc1/genblk1[7].init/tmp
    SLICE_X66Y107        LUT1 (Prop_lut1_I0_O)        0.124     8.640 r  design_1_i/top_0/inst/tdc1/genblk1[7].init/out_INST_0/O
                         net (fo=1, routed)           0.161     8.801    design_1_i/top_0/inst/tdc1/genblk1[8].init/in
    SLICE_X66Y107        LUT1 (Prop_lut1_I0_O)        0.124     8.925 f  design_1_i/top_0/inst/tdc1/genblk1[8].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.291     9.216    design_1_i/top_0/inst/tdc1/genblk1[8].init/tmp
    SLICE_X64Y107        LUT1 (Prop_lut1_I0_O)        0.124     9.340 r  design_1_i/top_0/inst/tdc1/genblk1[8].init/out_INST_0/O
                         net (fo=1, routed)           0.293     9.633    design_1_i/top_0/inst/tdc1/genblk1[9].init/in
    SLICE_X67Y108        LUT1 (Prop_lut1_I0_O)        0.124     9.757 f  design_1_i/top_0/inst/tdc1/genblk1[9].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.154     9.912    design_1_i/top_0/inst/tdc1/genblk1[9].init/tmp
    SLICE_X67Y108        LUT1 (Prop_lut1_I0_O)        0.124    10.036 r  design_1_i/top_0/inst/tdc1/genblk1[9].init/out_INST_0/O
                         net (fo=1, routed)           0.343    10.378    design_1_i/top_0/inst/tdc1/genblk1[10].init/in
    SLICE_X67Y107        LUT1 (Prop_lut1_I0_O)        0.124    10.502 f  design_1_i/top_0/inst/tdc1/genblk1[10].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.282    10.785    design_1_i/top_0/inst/tdc1/genblk1[10].init/tmp
    SLICE_X65Y107        LUT1 (Prop_lut1_I0_O)        0.124    10.909 r  design_1_i/top_0/inst/tdc1/genblk1[10].init/out_INST_0/O
                         net (fo=1, routed)           0.296    11.204    design_1_i/top_0/inst/tdc1/genblk1[11].init/in
    SLICE_X65Y105        LUT1 (Prop_lut1_I0_O)        0.124    11.328 f  design_1_i/top_0/inst/tdc1/genblk1[11].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.438    11.767    design_1_i/top_0/inst/tdc1/genblk1[11].init/tmp
    SLICE_X66Y105        LUT1 (Prop_lut1_I0_O)        0.124    11.891 r  design_1_i/top_0/inst/tdc1/genblk1[11].init/out_INST_0/O
                         net (fo=1, routed)           0.292    12.183    design_1_i/top_0/inst/tdc1/genblk1[12].init/in
    SLICE_X67Y105        LUT1 (Prop_lut1_I0_O)        0.124    12.307 f  design_1_i/top_0/inst/tdc1/genblk1[12].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.294    12.601    design_1_i/top_0/inst/tdc1/genblk1[12].init/tmp
    SLICE_X64Y105        LUT1 (Prop_lut1_I0_O)        0.124    12.725 r  design_1_i/top_0/inst/tdc1/genblk1[12].init/out_INST_0/O
                         net (fo=1, routed)           0.287    13.013    design_1_i/top_0/inst/tdc1/genblk1[13].init/in
    SLICE_X67Y105        LUT1 (Prop_lut1_I0_O)        0.124    13.137 f  design_1_i/top_0/inst/tdc1/genblk1[13].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.263    13.400    design_1_i/top_0/inst/tdc1/genblk1[13].init/tmp
    SLICE_X67Y105        LUT1 (Prop_lut1_I0_O)        0.124    13.524 r  design_1_i/top_0/inst/tdc1/genblk1[13].init/out_INST_0/O
                         net (fo=1, routed)           0.292    13.816    design_1_i/top_0/inst/tdc1/genblk1[14].init/in
    SLICE_X67Y104        LUT1 (Prop_lut1_I0_O)        0.124    13.940 f  design_1_i/top_0/inst/tdc1/genblk1[14].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.302    14.242    design_1_i/top_0/inst/tdc1/genblk1[14].init/tmp
    SLICE_X66Y103        LUT1 (Prop_lut1_I0_O)        0.124    14.366 r  design_1_i/top_0/inst/tdc1/genblk1[14].init/out_INST_0/O
                         net (fo=1, routed)           0.294    14.660    design_1_i/top_0/inst/tdc1/genblk1[15].init/in
    SLICE_X67Y104        LUT1 (Prop_lut1_I0_O)        0.124    14.784 f  design_1_i/top_0/inst/tdc1/genblk1[15].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.263    15.047    design_1_i/top_0/inst/tdc1/genblk1[15].init/tmp
    SLICE_X67Y104        LUT1 (Prop_lut1_I0_O)        0.124    15.171 r  design_1_i/top_0/inst/tdc1/genblk1[15].init/out_INST_0/O
                         net (fo=1, routed)           0.304    15.474    design_1_i/top_0/inst/tdc1/genblk1[16].init/in
    SLICE_X63Y104        LUT1 (Prop_lut1_I0_O)        0.124    15.598 f  design_1_i/top_0/inst/tdc1/genblk1[16].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.296    15.894    design_1_i/top_0/inst/tdc1/genblk1[16].init/tmp
    SLICE_X63Y105        LUT1 (Prop_lut1_I0_O)        0.124    16.018 r  design_1_i/top_0/inst/tdc1/genblk1[16].init/out_INST_0/O
                         net (fo=1, routed)           0.303    16.322    design_1_i/top_0/inst/tdc1/genblk1[17].init/in
    SLICE_X64Y105        LUT1 (Prop_lut1_I0_O)        0.124    16.446 f  design_1_i/top_0/inst/tdc1/genblk1[17].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.159    16.604    design_1_i/top_0/inst/tdc1/genblk1[17].init/tmp
    SLICE_X64Y105        LUT1 (Prop_lut1_I0_O)        0.124    16.728 r  design_1_i/top_0/inst/tdc1/genblk1[17].init/out_INST_0/O
                         net (fo=1, routed)           0.161    16.890    design_1_i/top_0/inst/tdc1/genblk1[18].init/in
    SLICE_X64Y105        LUT1 (Prop_lut1_I0_O)        0.124    17.014 f  design_1_i/top_0/inst/tdc1/genblk1[18].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.296    17.310    design_1_i/top_0/inst/tdc1/genblk1[18].init/tmp
    SLICE_X65Y105        LUT1 (Prop_lut1_I0_O)        0.124    17.434 r  design_1_i/top_0/inst/tdc1/genblk1[18].init/out_INST_0/O
                         net (fo=1, routed)           0.299    17.733    design_1_i/top_0/inst/tdc1/genblk1[19].init/in
    SLICE_X64Y106        LUT1 (Prop_lut1_I0_O)        0.124    17.857 f  design_1_i/top_0/inst/tdc1/genblk1[19].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.158    18.015    design_1_i/top_0/inst/tdc1/genblk1[19].init/tmp
    SLICE_X64Y106        LUT1 (Prop_lut1_I0_O)        0.124    18.139 r  design_1_i/top_0/inst/tdc1/genblk1[19].init/out_INST_0/O
                         net (fo=1, routed)           0.430    18.569    design_1_i/top_0/inst/tdc1/genblk1[20].init/in
    SLICE_X65Y108        LUT1 (Prop_lut1_I0_O)        0.124    18.693 f  design_1_i/top_0/inst/tdc1/genblk1[20].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.151    18.845    design_1_i/top_0/inst/tdc1/genblk1[20].init/tmp
    SLICE_X65Y108        LUT1 (Prop_lut1_I0_O)        0.124    18.969 r  design_1_i/top_0/inst/tdc1/genblk1[20].init/out_INST_0/O
                         net (fo=1, routed)           0.154    19.123    design_1_i/top_0/inst/tdc1/genblk1[21].init/in
    SLICE_X65Y108        LUT1 (Prop_lut1_I0_O)        0.124    19.247 f  design_1_i/top_0/inst/tdc1/genblk1[21].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.284    19.531    design_1_i/top_0/inst/tdc1/genblk1[21].init/tmp
    SLICE_X67Y108        LUT1 (Prop_lut1_I0_O)        0.124    19.655 r  design_1_i/top_0/inst/tdc1/genblk1[21].init/out_INST_0/O
                         net (fo=1, routed)           0.291    19.946    design_1_i/top_0/inst/tdc1/genblk1[22].init/in
    SLICE_X64Y108        LUT1 (Prop_lut1_I0_O)        0.124    20.070 f  design_1_i/top_0/inst/tdc1/genblk1[22].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.159    20.228    design_1_i/top_0/inst/tdc1/genblk1[22].init/tmp
    SLICE_X64Y108        LUT1 (Prop_lut1_I0_O)        0.124    20.352 r  design_1_i/top_0/inst/tdc1/genblk1[22].init/out_INST_0/O
                         net (fo=1, routed)           0.299    20.652    design_1_i/top_0/inst/tdc1/genblk1[23].init/in
    SLICE_X64Y107        LUT1 (Prop_lut1_I0_O)        0.124    20.776 f  design_1_i/top_0/inst/tdc1/genblk1[23].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.162    20.937    design_1_i/top_0/inst/tdc1/genblk1[23].init/tmp
    SLICE_X64Y107        LUT1 (Prop_lut1_I0_O)        0.124    21.061 r  design_1_i/top_0/inst/tdc1/genblk1[23].init/out_INST_0/O
                         net (fo=1, routed)           0.304    21.366    design_1_i/top_0/inst/tdc1/genblk1[24].init/in
    SLICE_X66Y107        LUT1 (Prop_lut1_I0_O)        0.124    21.490 f  design_1_i/top_0/inst/tdc1/genblk1[24].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.288    21.778    design_1_i/top_0/inst/tdc1/genblk1[24].init/tmp
    SLICE_X65Y107        LUT1 (Prop_lut1_I0_O)        0.124    21.902 r  design_1_i/top_0/inst/tdc1/genblk1[24].init/out_INST_0/O
                         net (fo=1, routed)           0.264    22.166    design_1_i/top_0/inst/tdc1/genblk1[25].init/in
    SLICE_X65Y107        LUT1 (Prop_lut1_I0_O)        0.124    22.290 f  design_1_i/top_0/inst/tdc1/genblk1[25].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.290    22.580    design_1_i/top_0/inst/tdc1/genblk1[25].init/tmp
    SLICE_X65Y106        LUT1 (Prop_lut1_I0_O)        0.124    22.704 r  design_1_i/top_0/inst/tdc1/genblk1[25].init/out_INST_0/O
                         net (fo=1, routed)           0.151    22.855    design_1_i/top_0/inst/tdc1/genblk1[26].init/in
    SLICE_X65Y106        LUT1 (Prop_lut1_I0_O)        0.124    22.979 f  design_1_i/top_0/inst/tdc1/genblk1[26].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.154    23.133    design_1_i/top_0/inst/tdc1/genblk1[26].init/tmp
    SLICE_X65Y106        LUT1 (Prop_lut1_I0_O)        0.124    23.257 r  design_1_i/top_0/inst/tdc1/genblk1[26].init/out_INST_0/O
                         net (fo=1, routed)           0.404    23.661    design_1_i/top_0/inst/tdc1/genblk1[27].init/in
    SLICE_X65Y105        LUT1 (Prop_lut1_I0_O)        0.124    23.785 f  design_1_i/top_0/inst/tdc1/genblk1[27].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.151    23.937    design_1_i/top_0/inst/tdc1/genblk1[27].init/tmp
    SLICE_X65Y105        LUT1 (Prop_lut1_I0_O)        0.124    24.061 r  design_1_i/top_0/inst/tdc1/genblk1[27].init/out_INST_0/O
                         net (fo=1, routed)           0.446    24.507    design_1_i/top_0/inst/tdc1/genblk1[28].init/in
    SLICE_X66Y105        LUT1 (Prop_lut1_I0_O)        0.124    24.631 f  design_1_i/top_0/inst/tdc1/genblk1[28].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.162    24.793    design_1_i/top_0/inst/tdc1/genblk1[28].init/tmp
    SLICE_X66Y105        LUT1 (Prop_lut1_I0_O)        0.124    24.917 r  design_1_i/top_0/inst/tdc1/genblk1[28].init/out_INST_0/O
                         net (fo=1, routed)           0.302    25.219    design_1_i/top_0/inst/tdc1/genblk1[29].init/in
    SLICE_X66Y104        LUT1 (Prop_lut1_I0_O)        0.124    25.343 f  design_1_i/top_0/inst/tdc1/genblk1[29].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.165    25.507    design_1_i/top_0/inst/tdc1/genblk1[29].init/tmp
    SLICE_X66Y104        LUT1 (Prop_lut1_I0_O)        0.124    25.631 r  design_1_i/top_0/inst/tdc1/genblk1[29].init/out_INST_0/O
                         net (fo=1, routed)           0.304    25.936    design_1_i/top_0/inst/tdc1/genblk1[30].init/in
    SLICE_X66Y103        LUT1 (Prop_lut1_I0_O)        0.124    26.060 f  design_1_i/top_0/inst/tdc1/genblk1[30].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.284    26.344    design_1_i/top_0/inst/tdc1/genblk1[30].init/tmp
    SLICE_X65Y103        LUT1 (Prop_lut1_I0_O)        0.124    26.468 r  design_1_i/top_0/inst/tdc1/genblk1[30].init/out_INST_0/O
                         net (fo=1, routed)           0.312    26.780    design_1_i/top_0/inst/tdc1/genblk1[31].init/in
    SLICE_X63Y104        LUT1 (Prop_lut1_I0_O)        0.124    26.904 f  design_1_i/top_0/inst/tdc1/genblk1[31].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.289    27.193    design_1_i/top_0/inst/tdc1/genblk1[31].init/tmp
    SLICE_X63Y105        LUT1 (Prop_lut1_I0_O)        0.124    27.317 r  design_1_i/top_0/inst/tdc1/genblk1[31].init/out_INST_0/O
                         net (fo=1, routed)           0.295    27.613    design_1_i/top_0/inst/tdc1/initial_bufs[31]
    SLICE_X63Y106        LUT1 (Prop_lut1_I0_O)        0.124    27.737 r  design_1_i/top_0/inst/tdc1/initial_bufs_inst/O
                         net (fo=2, routed)           0.189    27.926    design_1_i/top_0/inst/tdc1/delay_bufs[0]
    SLICE_X62Y106        CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    28.476 r  design_1_i/top_0/inst/tdc1/genblk2[0].delay_k/CO[3]
                         net (fo=2, routed)           0.784    29.260    design_1_i/top_0/inst/tdc1/delay_bufs[4]
    SLICE_X65Y104        CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    29.786 r  design_1_i/top_0/inst/tdc1/genblk2[1].delay_k/CO[3]
                         net (fo=2, routed)           0.801    30.587    design_1_i/top_0/inst/tdc1/delay_bufs[8]
    SLICE_X64Y103        CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    31.113 r  design_1_i/top_0/inst/tdc1/genblk2[2].delay_k/CO[3]
                         net (fo=2, routed)           0.651    31.763    design_1_i/top_0/inst/tdc1/delay_bufs[12]
    SLICE_X67Y103        CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    32.289 r  design_1_i/top_0/inst/tdc1/genblk2[3].delay_k/CO[3]
                         net (fo=2, routed)           0.652    32.941    design_1_i/top_0/inst/tdc1/delay_bufs[16]
    SLICE_X64Y104        CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    33.467 r  design_1_i/top_0/inst/tdc1/genblk2[4].delay_k/CO[3]
                         net (fo=2, routed)           0.952    34.418    design_1_i/top_0/inst/tdc1/delay_bufs[20]
    SLICE_X62Y100        CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    34.968 r  design_1_i/top_0/inst/tdc1/genblk2[5].delay_k/CO[3]
                         net (fo=2, routed)           0.917    35.885    design_1_i/top_0/inst/tdc1/delay_bufs[24]
    SLICE_X60Y104        CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    36.411 r  design_1_i/top_0/inst/tdc1/genblk2[6].delay_k/CO[3]
                         net (fo=2, routed)           0.645    37.056    design_1_i/top_0/inst/tdc1/delay_bufs[28]
    SLICE_X62Y105        CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    37.606 r  design_1_i/top_0/inst/tdc1/genblk2[7].delay_k/CO[3]
                         net (fo=2, routed)           0.827    38.433    design_1_i/top_0/inst/tdc1/delay_bufs[32]
    SLICE_X62Y103        CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    38.983 r  design_1_i/top_0/inst/tdc1/genblk2[8].delay_k/CO[3]
                         net (fo=2, routed)           0.633    39.616    design_1_i/top_0/inst/tdc1/delay_bufs[36]
    SLICE_X60Y103        CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    40.142 r  design_1_i/top_0/inst/tdc1/genblk2[9].delay_k/CO[3]
                         net (fo=2, routed)           0.879    41.021    design_1_i/top_0/inst/tdc1/delay_bufs[40]
    SLICE_X61Y103        CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    41.547 r  design_1_i/top_0/inst/tdc1/genblk2[10].delay_k/CO[3]
                         net (fo=2, routed)           0.780    42.327    design_1_i/top_0/inst/tdc1/delay_bufs[44]
    SLICE_X61Y102        CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    42.853 r  design_1_i/top_0/inst/tdc1/genblk2[11].delay_k/CO[3]
                         net (fo=2, routed)           0.832    43.684    design_1_i/top_0/inst/tdc1/delay_bufs[48]
    SLICE_X61Y100        CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    44.210 r  design_1_i/top_0/inst/tdc1/genblk2[12].delay_k/CO[3]
                         net (fo=2, routed)           0.834    45.044    design_1_i/top_0/inst/tdc1/delay_bufs[52]
    SLICE_X60Y101        CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    45.570 r  design_1_i/top_0/inst/tdc1/genblk2[13].delay_k/CO[3]
                         net (fo=2, routed)           0.831    46.401    design_1_i/top_0/inst/tdc1/delay_bufs[56]
    SLICE_X60Y102        CARRY4 (Prop_carry4_DI[0]_CO[2])
                                                      0.540    46.941 r  design_1_i/top_0/inst/tdc1/genblk2[14].delay_k/CO[2]
                         net (fo=1, routed)           0.000    46.941    design_1_i/top_0/inst/tdc1/delay_bufs[59]
    SLICE_X60Y102        LDCE                                         r  design_1_i/top_0/inst/tdc1/latches_reg[59]/D
=======
                         net (fo=2803, routed)        2.416     3.710    design_1_i/top_0/inst/tdc1/genblk1[1].init/in
    SLICE_X24Y47         LUT1 (Prop_lut1_I0_O)        0.124     3.834 f  design_1_i/top_0/inst/tdc1/genblk1[1].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.159     3.993    design_1_i/top_0/inst/tdc1/genblk1[1].init/tmp
    SLICE_X24Y47         LUT1 (Prop_lut1_I0_O)        0.124     4.117 r  design_1_i/top_0/inst/tdc1/genblk1[1].init/out_INST_0/O
                         net (fo=1, routed)           0.161     4.278    design_1_i/top_0/inst/tdc1/genblk1[2].init/in
    SLICE_X24Y47         LUT1 (Prop_lut1_I0_O)        0.124     4.402 f  design_1_i/top_0/inst/tdc1/genblk1[2].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.343     4.746    design_1_i/top_0/inst/tdc1/genblk1[2].init/tmp
    SLICE_X25Y47         LUT1 (Prop_lut1_I0_O)        0.124     4.870 r  design_1_i/top_0/inst/tdc1/genblk1[2].init/out_INST_0/O
                         net (fo=1, routed)           0.403     5.273    design_1_i/top_0/inst/tdc1/genblk1[3].init/in
    SLICE_X25Y47         LUT1 (Prop_lut1_I0_O)        0.124     5.397 f  design_1_i/top_0/inst/tdc1/genblk1[3].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.151     5.548    design_1_i/top_0/inst/tdc1/genblk1[3].init/tmp
    SLICE_X25Y47         LUT1 (Prop_lut1_I0_O)        0.124     5.672 r  design_1_i/top_0/inst/tdc1/genblk1[3].init/out_INST_0/O
                         net (fo=1, routed)           0.296     5.969    design_1_i/top_0/inst/tdc1/genblk1[4].init/in
    SLICE_X25Y49         LUT1 (Prop_lut1_I0_O)        0.124     6.093 f  design_1_i/top_0/inst/tdc1/genblk1[4].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.284     6.377    design_1_i/top_0/inst/tdc1/genblk1[4].init/tmp
    SLICE_X27Y49         LUT1 (Prop_lut1_I0_O)        0.124     6.501 r  design_1_i/top_0/inst/tdc1/genblk1[4].init/out_INST_0/O
                         net (fo=1, routed)           0.300     6.801    design_1_i/top_0/inst/tdc1/genblk1[5].init/in
    SLICE_X24Y48         LUT1 (Prop_lut1_I0_O)        0.124     6.925 f  design_1_i/top_0/inst/tdc1/genblk1[5].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.159     7.084    design_1_i/top_0/inst/tdc1/genblk1[5].init/tmp
    SLICE_X24Y48         LUT1 (Prop_lut1_I0_O)        0.124     7.208 r  design_1_i/top_0/inst/tdc1/genblk1[5].init/out_INST_0/O
                         net (fo=1, routed)           0.161     7.369    design_1_i/top_0/inst/tdc1/genblk1[6].init/in
    SLICE_X24Y48         LUT1 (Prop_lut1_I0_O)        0.124     7.493 f  design_1_i/top_0/inst/tdc1/genblk1[6].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.302     7.795    design_1_i/top_0/inst/tdc1/genblk1[6].init/tmp
    SLICE_X24Y49         LUT1 (Prop_lut1_I0_O)        0.124     7.919 r  design_1_i/top_0/inst/tdc1/genblk1[6].init/out_INST_0/O
                         net (fo=1, routed)           0.434     8.354    design_1_i/top_0/inst/tdc1/genblk1[7].init/in
    SLICE_X25Y46         LUT1 (Prop_lut1_I0_O)        0.124     8.478 f  design_1_i/top_0/inst/tdc1/genblk1[7].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.151     8.629    design_1_i/top_0/inst/tdc1/genblk1[7].init/tmp
    SLICE_X25Y46         LUT1 (Prop_lut1_I0_O)        0.124     8.753 r  design_1_i/top_0/inst/tdc1/genblk1[7].init/out_INST_0/O
                         net (fo=1, routed)           0.154     8.907    design_1_i/top_0/inst/tdc1/genblk1[8].init/in
    SLICE_X25Y46         LUT1 (Prop_lut1_I0_O)        0.124     9.031 f  design_1_i/top_0/inst/tdc1/genblk1[8].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.433     9.464    design_1_i/top_0/inst/tdc1/genblk1[8].init/tmp
    SLICE_X25Y48         LUT1 (Prop_lut1_I0_O)        0.124     9.588 r  design_1_i/top_0/inst/tdc1/genblk1[8].init/out_INST_0/O
                         net (fo=1, routed)           0.154     9.742    design_1_i/top_0/inst/tdc1/genblk1[9].init/in
    SLICE_X25Y48         LUT1 (Prop_lut1_I0_O)        0.124     9.866 f  design_1_i/top_0/inst/tdc1/genblk1[9].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.263    10.129    design_1_i/top_0/inst/tdc1/genblk1[9].init/tmp
    SLICE_X25Y48         LUT1 (Prop_lut1_I0_O)        0.124    10.253 r  design_1_i/top_0/inst/tdc1/genblk1[9].init/out_INST_0/O
                         net (fo=1, routed)           0.154    10.407    design_1_i/top_0/inst/tdc1/genblk1[10].init/in
    SLICE_X25Y48         LUT1 (Prop_lut1_I0_O)        0.124    10.531 f  design_1_i/top_0/inst/tdc1/genblk1[10].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.303    10.834    design_1_i/top_0/inst/tdc1/genblk1[10].init/tmp
    SLICE_X24Y47         LUT1 (Prop_lut1_I0_O)        0.124    10.958 r  design_1_i/top_0/inst/tdc1/genblk1[10].init/out_INST_0/O
                         net (fo=1, routed)           0.487    11.445    design_1_i/top_0/inst/tdc1/genblk1[11].init/in
    SLICE_X25Y44         LUT1 (Prop_lut1_I0_O)        0.124    11.569 f  design_1_i/top_0/inst/tdc1/genblk1[11].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.350    11.919    design_1_i/top_0/inst/tdc1/genblk1[11].init/tmp
    SLICE_X24Y44         LUT1 (Prop_lut1_I0_O)        0.124    12.043 r  design_1_i/top_0/inst/tdc1/genblk1[11].init/out_INST_0/O
                         net (fo=1, routed)           0.299    12.342    design_1_i/top_0/inst/tdc1/genblk1[12].init/in
    SLICE_X24Y45         LUT1 (Prop_lut1_I0_O)        0.124    12.466 f  design_1_i/top_0/inst/tdc1/genblk1[12].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.158    12.624    design_1_i/top_0/inst/tdc1/genblk1[12].init/tmp
    SLICE_X24Y45         LUT1 (Prop_lut1_I0_O)        0.124    12.748 r  design_1_i/top_0/inst/tdc1/genblk1[12].init/out_INST_0/O
                         net (fo=1, routed)           0.300    13.048    design_1_i/top_0/inst/tdc1/genblk1[13].init/in
    SLICE_X24Y44         LUT1 (Prop_lut1_I0_O)        0.124    13.172 f  design_1_i/top_0/inst/tdc1/genblk1[13].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.291    13.463    design_1_i/top_0/inst/tdc1/genblk1[13].init/tmp
    SLICE_X25Y45         LUT1 (Prop_lut1_I0_O)        0.124    13.587 r  design_1_i/top_0/inst/tdc1/genblk1[13].init/out_INST_0/O
                         net (fo=1, routed)           0.295    13.882    design_1_i/top_0/inst/tdc1/genblk1[14].init/in
    SLICE_X25Y46         LUT1 (Prop_lut1_I0_O)        0.124    14.006 f  design_1_i/top_0/inst/tdc1/genblk1[14].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.343    14.349    design_1_i/top_0/inst/tdc1/genblk1[14].init/tmp
    SLICE_X25Y45         LUT1 (Prop_lut1_I0_O)        0.124    14.473 r  design_1_i/top_0/inst/tdc1/genblk1[14].init/out_INST_0/O
                         net (fo=1, routed)           0.300    14.772    design_1_i/top_0/inst/tdc1/genblk1[15].init/in
    SLICE_X24Y44         LUT1 (Prop_lut1_I0_O)        0.124    14.896 f  design_1_i/top_0/inst/tdc1/genblk1[15].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.339    15.235    design_1_i/top_0/inst/tdc1/genblk1[15].init/tmp
    SLICE_X25Y44         LUT1 (Prop_lut1_I0_O)        0.124    15.359 r  design_1_i/top_0/inst/tdc1/genblk1[15].init/out_INST_0/O
                         net (fo=1, routed)           0.303    15.662    design_1_i/top_0/inst/tdc1/genblk1[16].init/in
    SLICE_X24Y45         LUT1 (Prop_lut1_I0_O)        0.124    15.786 f  design_1_i/top_0/inst/tdc1/genblk1[16].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.291    16.077    design_1_i/top_0/inst/tdc1/genblk1[16].init/tmp
    SLICE_X25Y45         LUT1 (Prop_lut1_I0_O)        0.124    16.201 r  design_1_i/top_0/inst/tdc1/genblk1[16].init/out_INST_0/O
                         net (fo=1, routed)           0.301    16.502    design_1_i/top_0/inst/tdc1/genblk1[17].init/in
    SLICE_X25Y44         LUT1 (Prop_lut1_I0_O)        0.124    16.626 f  design_1_i/top_0/inst/tdc1/genblk1[17].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.154    16.780    design_1_i/top_0/inst/tdc1/genblk1[17].init/tmp
    SLICE_X25Y44         LUT1 (Prop_lut1_I0_O)        0.124    16.904 r  design_1_i/top_0/inst/tdc1/genblk1[17].init/out_INST_0/O
                         net (fo=1, routed)           0.351    17.254    design_1_i/top_0/inst/tdc1/genblk1[18].init/in
    SLICE_X24Y44         LUT1 (Prop_lut1_I0_O)        0.124    17.378 f  design_1_i/top_0/inst/tdc1/genblk1[18].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.303    17.681    design_1_i/top_0/inst/tdc1/genblk1[18].init/tmp
    SLICE_X24Y43         LUT1 (Prop_lut1_I0_O)        0.124    17.805 r  design_1_i/top_0/inst/tdc1/genblk1[18].init/out_INST_0/O
                         net (fo=1, routed)           0.296    18.101    design_1_i/top_0/inst/tdc1/genblk1[19].init/in
    SLICE_X25Y43         LUT1 (Prop_lut1_I0_O)        0.124    18.225 f  design_1_i/top_0/inst/tdc1/genblk1[19].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.263    18.488    design_1_i/top_0/inst/tdc1/genblk1[19].init/tmp
    SLICE_X25Y43         LUT1 (Prop_lut1_I0_O)        0.124    18.612 r  design_1_i/top_0/inst/tdc1/genblk1[19].init/out_INST_0/O
                         net (fo=1, routed)           0.151    18.763    design_1_i/top_0/inst/tdc1/genblk1[20].init/in
    SLICE_X25Y43         LUT1 (Prop_lut1_I0_O)        0.124    18.887 f  design_1_i/top_0/inst/tdc1/genblk1[20].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.348    19.235    design_1_i/top_0/inst/tdc1/genblk1[20].init/tmp
    SLICE_X24Y43         LUT1 (Prop_lut1_I0_O)        0.124    19.359 r  design_1_i/top_0/inst/tdc1/genblk1[20].init/out_INST_0/O
                         net (fo=1, routed)           0.158    19.517    design_1_i/top_0/inst/tdc1/genblk1[21].init/in
    SLICE_X24Y43         LUT1 (Prop_lut1_I0_O)        0.124    19.641 f  design_1_i/top_0/inst/tdc1/genblk1[21].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.539    20.180    design_1_i/top_0/inst/tdc1/genblk1[21].init/tmp
    SLICE_X22Y44         LUT1 (Prop_lut1_I0_O)        0.124    20.304 r  design_1_i/top_0/inst/tdc1/genblk1[21].init/out_INST_0/O
                         net (fo=1, routed)           0.161    20.465    design_1_i/top_0/inst/tdc1/genblk1[22].init/in
    SLICE_X22Y44         LUT1 (Prop_lut1_I0_O)        0.124    20.589 f  design_1_i/top_0/inst/tdc1/genblk1[22].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.303    20.892    design_1_i/top_0/inst/tdc1/genblk1[22].init/tmp
    SLICE_X22Y43         LUT1 (Prop_lut1_I0_O)        0.124    21.016 r  design_1_i/top_0/inst/tdc1/genblk1[22].init/out_INST_0/O
                         net (fo=1, routed)           0.161    21.177    design_1_i/top_0/inst/tdc1/genblk1[23].init/in
    SLICE_X22Y43         LUT1 (Prop_lut1_I0_O)        0.124    21.301 f  design_1_i/top_0/inst/tdc1/genblk1[23].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.165    21.466    design_1_i/top_0/inst/tdc1/genblk1[23].init/tmp
    SLICE_X22Y43         LUT1 (Prop_lut1_I0_O)        0.124    21.590 r  design_1_i/top_0/inst/tdc1/genblk1[23].init/out_INST_0/O
                         net (fo=1, routed)           0.446    22.036    design_1_i/top_0/inst/tdc1/genblk1[24].init/in
    SLICE_X21Y45         LUT1 (Prop_lut1_I0_O)        0.124    22.160 f  design_1_i/top_0/inst/tdc1/genblk1[24].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.307    22.467    design_1_i/top_0/inst/tdc1/genblk1[24].init/tmp
    SLICE_X22Y45         LUT1 (Prop_lut1_I0_O)        0.124    22.591 r  design_1_i/top_0/inst/tdc1/genblk1[24].init/out_INST_0/O
                         net (fo=1, routed)           0.161    22.752    design_1_i/top_0/inst/tdc1/genblk1[25].init/in
    SLICE_X22Y45         LUT1 (Prop_lut1_I0_O)        0.124    22.876 f  design_1_i/top_0/inst/tdc1/genblk1[25].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.297    23.173    design_1_i/top_0/inst/tdc1/genblk1[25].init/tmp
    SLICE_X21Y45         LUT1 (Prop_lut1_I0_O)        0.124    23.297 r  design_1_i/top_0/inst/tdc1/genblk1[25].init/out_INST_0/O
                         net (fo=1, routed)           0.151    23.448    design_1_i/top_0/inst/tdc1/genblk1[26].init/in
    SLICE_X21Y45         LUT1 (Prop_lut1_I0_O)        0.124    23.572 f  design_1_i/top_0/inst/tdc1/genblk1[26].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.291    23.863    design_1_i/top_0/inst/tdc1/genblk1[26].init/tmp
    SLICE_X21Y46         LUT1 (Prop_lut1_I0_O)        0.124    23.987 r  design_1_i/top_0/inst/tdc1/genblk1[26].init/out_INST_0/O
                         net (fo=1, routed)           0.151    24.139    design_1_i/top_0/inst/tdc1/genblk1[27].init/in
    SLICE_X21Y46         LUT1 (Prop_lut1_I0_O)        0.124    24.263 f  design_1_i/top_0/inst/tdc1/genblk1[27].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.293    24.556    design_1_i/top_0/inst/tdc1/genblk1[27].init/tmp
    SLICE_X21Y44         LUT1 (Prop_lut1_I0_O)        0.124    24.680 r  design_1_i/top_0/inst/tdc1/genblk1[27].init/out_INST_0/O
                         net (fo=1, routed)           0.151    24.831    design_1_i/top_0/inst/tdc1/genblk1[28].init/in
    SLICE_X21Y44         LUT1 (Prop_lut1_I0_O)        0.124    24.955 f  design_1_i/top_0/inst/tdc1/genblk1[28].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.301    25.256    design_1_i/top_0/inst/tdc1/genblk1[28].init/tmp
    SLICE_X21Y43         LUT1 (Prop_lut1_I0_O)        0.124    25.380 r  design_1_i/top_0/inst/tdc1/genblk1[28].init/out_INST_0/O
                         net (fo=1, routed)           0.149    25.529    design_1_i/top_0/inst/tdc1/genblk1[29].init/in
    SLICE_X21Y43         LUT1 (Prop_lut1_I0_O)        0.124    25.653 f  design_1_i/top_0/inst/tdc1/genblk1[29].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.292    25.946    design_1_i/top_0/inst/tdc1/genblk1[29].init/tmp
    SLICE_X21Y42         LUT1 (Prop_lut1_I0_O)        0.124    26.070 r  design_1_i/top_0/inst/tdc1/genblk1[29].init/out_INST_0/O
                         net (fo=1, routed)           0.149    26.218    design_1_i/top_0/inst/tdc1/genblk1[30].init/in
    SLICE_X21Y42         LUT1 (Prop_lut1_I0_O)        0.124    26.342 f  design_1_i/top_0/inst/tdc1/genblk1[30].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.154    26.497    design_1_i/top_0/inst/tdc1/genblk1[30].init/tmp
    SLICE_X21Y42         LUT1 (Prop_lut1_I0_O)        0.124    26.621 r  design_1_i/top_0/inst/tdc1/genblk1[30].init/out_INST_0/O
                         net (fo=1, routed)           0.453    27.073    design_1_i/top_0/inst/tdc1/genblk1[31].init/in
    SLICE_X18Y42         LUT1 (Prop_lut1_I0_O)        0.124    27.197 f  design_1_i/top_0/inst/tdc1/genblk1[31].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.161    27.358    design_1_i/top_0/inst/tdc1/genblk1[31].init/tmp
    SLICE_X18Y42         LUT1 (Prop_lut1_I0_O)        0.124    27.482 r  design_1_i/top_0/inst/tdc1/genblk1[31].init/out_INST_0/O
                         net (fo=1, routed)           0.165    27.647    design_1_i/top_0/inst/tdc1/initial_bufs[31]
    SLICE_X18Y42         LUT1 (Prop_lut1_I0_O)        0.124    27.771 r  design_1_i/top_0/inst/tdc1/initial_bufs_inst/O
                         net (fo=2, routed)           0.203    27.974    design_1_i/top_0/inst/tdc1/delay_bufs[0]
    SLICE_X19Y42         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    28.500 r  design_1_i/top_0/inst/tdc1/genblk2[0].delay_k/CO[3]
                         net (fo=2, routed)           0.641    29.141    design_1_i/top_0/inst/tdc1/delay_bufs[4]
    SLICE_X18Y44         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    29.691 r  design_1_i/top_0/inst/tdc1/genblk2[1].delay_k/CO[3]
                         net (fo=2, routed)           0.627    30.317    design_1_i/top_0/inst/tdc1/delay_bufs[8]
    SLICE_X17Y44         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    30.843 r  design_1_i/top_0/inst/tdc1/genblk2[2].delay_k/CO[3]
                         net (fo=2, routed)           0.643    31.486    design_1_i/top_0/inst/tdc1/delay_bufs[12]
    SLICE_X18Y45         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    32.036 r  design_1_i/top_0/inst/tdc1/genblk2[3].delay_k/CO[3]
                         net (fo=2, routed)           0.823    32.859    design_1_i/top_0/inst/tdc1/delay_bufs[16]
    SLICE_X18Y46         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    33.409 r  design_1_i/top_0/inst/tdc1/genblk2[4].delay_k/CO[3]
                         net (fo=2, routed)           0.627    34.036    design_1_i/top_0/inst/tdc1/delay_bufs[20]
    SLICE_X16Y46         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    34.586 r  design_1_i/top_0/inst/tdc1/genblk2[5].delay_k/CO[3]
                         net (fo=2, routed)           0.775    35.360    design_1_i/top_0/inst/tdc1/delay_bufs[24]
    SLICE_X16Y45         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    35.910 r  design_1_i/top_0/inst/tdc1/genblk2[6].delay_k/CO[3]
                         net (fo=2, routed)           0.642    36.553    design_1_i/top_0/inst/tdc1/delay_bufs[28]
    SLICE_X14Y45         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    37.103 r  design_1_i/top_0/inst/tdc1/genblk2[7].delay_k/CO[3]
                         net (fo=2, routed)           0.818    37.921    design_1_i/top_0/inst/tdc1/delay_bufs[32]
    SLICE_X14Y46         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    38.471 r  design_1_i/top_0/inst/tdc1/genblk2[8].delay_k/CO[3]
                         net (fo=2, routed)           0.640    39.110    design_1_i/top_0/inst/tdc1/delay_bufs[36]
    SLICE_X17Y46         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    39.636 r  design_1_i/top_0/inst/tdc1/genblk2[9].delay_k/CO[3]
                         net (fo=2, routed)           0.647    40.283    design_1_i/top_0/inst/tdc1/delay_bufs[40]
    SLICE_X15Y46         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    40.809 r  design_1_i/top_0/inst/tdc1/genblk2[10].delay_k/CO[3]
                         net (fo=2, routed)           0.631    41.441    design_1_i/top_0/inst/tdc1/delay_bufs[44]
    SLICE_X13Y46         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    41.967 r  design_1_i/top_0/inst/tdc1/genblk2[11].delay_k/CO[3]
                         net (fo=2, routed)           0.638    42.605    design_1_i/top_0/inst/tdc1/delay_bufs[48]
    SLICE_X13Y47         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    43.131 r  design_1_i/top_0/inst/tdc1/genblk2[12].delay_k/CO[3]
                         net (fo=2, routed)           0.820    43.951    design_1_i/top_0/inst/tdc1/delay_bufs[52]
    SLICE_X14Y47         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    44.501 r  design_1_i/top_0/inst/tdc1/genblk2[13].delay_k/CO[3]
                         net (fo=2, routed)           0.872    45.372    design_1_i/top_0/inst/tdc1/delay_bufs[56]
    SLICE_X15Y47         CARRY4 (Prop_carry4_DI[0]_CO[2])
                                                      0.540    45.912 r  design_1_i/top_0/inst/tdc1/genblk2[14].delay_k/CO[2]
                         net (fo=1, routed)           0.000    45.912    design_1_i/top_0/inst/tdc1/delay_bufs[59]
    SLICE_X15Y47         LDCE                                         r  design_1_i/top_0/inst/tdc1/latches_reg[59]/D
>>>>>>> retest
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
<<<<<<< HEAD
                         net (fo=2290, routed)        1.715     2.894    design_1_i/top_0/inst/tdc1/initial_bufs[0]
    SLICE_X60Y102        LDCE                                         r  design_1_i/top_0/inst/tdc1/latches_reg[59]/G
                         clock pessimism              0.000     2.894    
                         clock uncertainty           -0.154     2.740    
                         time borrowed                5.057     7.797    
  -------------------------------------------------------------------
                         required time                          7.797    
                         arrival time                         -46.941    
  -------------------------------------------------------------------
                         slack                                -39.144    

Slack (VIOLATED) :        -39.069ns  (required time - arrival time)
=======
                         net (fo=2803, routed)        1.581     2.760    design_1_i/top_0/inst/tdc1/initial_bufs[0]
    SLICE_X15Y47         LDCE                                         r  design_1_i/top_0/inst/tdc1/latches_reg[59]/G
                         clock pessimism              0.000     2.760    
                         clock uncertainty           -0.154     2.606    
                         time borrowed                5.057     7.663    
  -------------------------------------------------------------------
                         required time                          7.663    
                         arrival time                         -45.912    
  -------------------------------------------------------------------
                         slack                                -38.249    

Slack (VIOLATED) :        -38.174ns  (required time - arrival time)
>>>>>>> retest
  Source:                 design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                            (clock source 'clk_fpga_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/top_0/inst/tdc1/latches_reg[58]/D
                            (positive level-sensitive latch clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
<<<<<<< HEAD
  Data Path Delay:        46.866ns  (logic 15.838ns (33.794%)  route 31.028ns (66.206%))
  Logic Levels:           79  (BUFG=1 CARRY4=15 LUT1=63)
  Clock Path Skew:        2.894ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.894ns
=======
  Data Path Delay:        45.837ns  (logic 15.934ns (34.762%)  route 29.903ns (65.238%))
  Logic Levels:           79  (BUFG=1 CARRY4=15 LUT1=63)
  Clock Path Skew:        2.760ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.760ns
>>>>>>> retest
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Time Borrowing:         
    Nominal pulse width:              5.000ns
    Library setup time:               0.057ns
    Computed max time borrow:         5.057ns
    Time borrowed from endpoint:      5.057ns
    Open edge uncertainty:           -0.154ns
    Time given to startpoint:         4.903ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
<<<<<<< HEAD
                         net (fo=2290, routed)        2.420     3.714    design_1_i/top_0/inst/tdc1/genblk1[1].init/in
    SLICE_X66Y108        LUT1 (Prop_lut1_I0_O)        0.124     3.838 f  design_1_i/top_0/inst/tdc1/genblk1[1].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.162     4.000    design_1_i/top_0/inst/tdc1/genblk1[1].init/tmp
    SLICE_X66Y108        LUT1 (Prop_lut1_I0_O)        0.124     4.124 r  design_1_i/top_0/inst/tdc1/genblk1[1].init/out_INST_0/O
                         net (fo=1, routed)           0.171     4.295    design_1_i/top_0/inst/tdc1/genblk1[2].init/in
    SLICE_X66Y108        LUT1 (Prop_lut1_I0_O)        0.124     4.419 f  design_1_i/top_0/inst/tdc1/genblk1[2].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.302     4.721    design_1_i/top_0/inst/tdc1/genblk1[2].init/tmp
    SLICE_X66Y109        LUT1 (Prop_lut1_I0_O)        0.124     4.845 r  design_1_i/top_0/inst/tdc1/genblk1[2].init/out_INST_0/O
                         net (fo=1, routed)           0.292     5.137    design_1_i/top_0/inst/tdc1/genblk1[3].init/in
    SLICE_X67Y107        LUT1 (Prop_lut1_I0_O)        0.124     5.261 f  design_1_i/top_0/inst/tdc1/genblk1[3].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.294     5.555    design_1_i/top_0/inst/tdc1/genblk1[3].init/tmp
    SLICE_X64Y107        LUT1 (Prop_lut1_I0_O)        0.124     5.679 r  design_1_i/top_0/inst/tdc1/genblk1[3].init/out_INST_0/O
                         net (fo=1, routed)           0.296     5.975    design_1_i/top_0/inst/tdc1/genblk1[4].init/in
    SLICE_X65Y107        LUT1 (Prop_lut1_I0_O)        0.124     6.099 f  design_1_i/top_0/inst/tdc1/genblk1[4].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.298     6.397    design_1_i/top_0/inst/tdc1/genblk1[4].init/tmp
    SLICE_X66Y107        LUT1 (Prop_lut1_I0_O)        0.124     6.521 r  design_1_i/top_0/inst/tdc1/genblk1[4].init/out_INST_0/O
                         net (fo=1, routed)           0.304     6.826    design_1_i/top_0/inst/tdc1/genblk1[5].init/in
    SLICE_X66Y106        LUT1 (Prop_lut1_I0_O)        0.124     6.950 f  design_1_i/top_0/inst/tdc1/genblk1[5].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.171     7.121    design_1_i/top_0/inst/tdc1/genblk1[5].init/tmp
    SLICE_X66Y106        LUT1 (Prop_lut1_I0_O)        0.124     7.245 r  design_1_i/top_0/inst/tdc1/genblk1[5].init/out_INST_0/O
                         net (fo=1, routed)           0.291     7.536    design_1_i/top_0/inst/tdc1/genblk1[6].init/in
    SLICE_X67Y106        LUT1 (Prop_lut1_I0_O)        0.124     7.660 f  design_1_i/top_0/inst/tdc1/genblk1[6].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.151     7.811    design_1_i/top_0/inst/tdc1/genblk1[6].init/tmp
    SLICE_X67Y106        LUT1 (Prop_lut1_I0_O)        0.124     7.935 r  design_1_i/top_0/inst/tdc1/genblk1[6].init/out_INST_0/O
                         net (fo=1, routed)           0.154     8.089    design_1_i/top_0/inst/tdc1/genblk1[7].init/in
    SLICE_X67Y106        LUT1 (Prop_lut1_I0_O)        0.124     8.213 f  design_1_i/top_0/inst/tdc1/genblk1[7].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.303     8.516    design_1_i/top_0/inst/tdc1/genblk1[7].init/tmp
    SLICE_X66Y107        LUT1 (Prop_lut1_I0_O)        0.124     8.640 r  design_1_i/top_0/inst/tdc1/genblk1[7].init/out_INST_0/O
                         net (fo=1, routed)           0.161     8.801    design_1_i/top_0/inst/tdc1/genblk1[8].init/in
    SLICE_X66Y107        LUT1 (Prop_lut1_I0_O)        0.124     8.925 f  design_1_i/top_0/inst/tdc1/genblk1[8].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.291     9.216    design_1_i/top_0/inst/tdc1/genblk1[8].init/tmp
    SLICE_X64Y107        LUT1 (Prop_lut1_I0_O)        0.124     9.340 r  design_1_i/top_0/inst/tdc1/genblk1[8].init/out_INST_0/O
                         net (fo=1, routed)           0.293     9.633    design_1_i/top_0/inst/tdc1/genblk1[9].init/in
    SLICE_X67Y108        LUT1 (Prop_lut1_I0_O)        0.124     9.757 f  design_1_i/top_0/inst/tdc1/genblk1[9].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.154     9.912    design_1_i/top_0/inst/tdc1/genblk1[9].init/tmp
    SLICE_X67Y108        LUT1 (Prop_lut1_I0_O)        0.124    10.036 r  design_1_i/top_0/inst/tdc1/genblk1[9].init/out_INST_0/O
                         net (fo=1, routed)           0.343    10.378    design_1_i/top_0/inst/tdc1/genblk1[10].init/in
    SLICE_X67Y107        LUT1 (Prop_lut1_I0_O)        0.124    10.502 f  design_1_i/top_0/inst/tdc1/genblk1[10].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.282    10.785    design_1_i/top_0/inst/tdc1/genblk1[10].init/tmp
    SLICE_X65Y107        LUT1 (Prop_lut1_I0_O)        0.124    10.909 r  design_1_i/top_0/inst/tdc1/genblk1[10].init/out_INST_0/O
                         net (fo=1, routed)           0.296    11.204    design_1_i/top_0/inst/tdc1/genblk1[11].init/in
    SLICE_X65Y105        LUT1 (Prop_lut1_I0_O)        0.124    11.328 f  design_1_i/top_0/inst/tdc1/genblk1[11].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.438    11.767    design_1_i/top_0/inst/tdc1/genblk1[11].init/tmp
    SLICE_X66Y105        LUT1 (Prop_lut1_I0_O)        0.124    11.891 r  design_1_i/top_0/inst/tdc1/genblk1[11].init/out_INST_0/O
                         net (fo=1, routed)           0.292    12.183    design_1_i/top_0/inst/tdc1/genblk1[12].init/in
    SLICE_X67Y105        LUT1 (Prop_lut1_I0_O)        0.124    12.307 f  design_1_i/top_0/inst/tdc1/genblk1[12].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.294    12.601    design_1_i/top_0/inst/tdc1/genblk1[12].init/tmp
    SLICE_X64Y105        LUT1 (Prop_lut1_I0_O)        0.124    12.725 r  design_1_i/top_0/inst/tdc1/genblk1[12].init/out_INST_0/O
                         net (fo=1, routed)           0.287    13.013    design_1_i/top_0/inst/tdc1/genblk1[13].init/in
    SLICE_X67Y105        LUT1 (Prop_lut1_I0_O)        0.124    13.137 f  design_1_i/top_0/inst/tdc1/genblk1[13].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.263    13.400    design_1_i/top_0/inst/tdc1/genblk1[13].init/tmp
    SLICE_X67Y105        LUT1 (Prop_lut1_I0_O)        0.124    13.524 r  design_1_i/top_0/inst/tdc1/genblk1[13].init/out_INST_0/O
                         net (fo=1, routed)           0.292    13.816    design_1_i/top_0/inst/tdc1/genblk1[14].init/in
    SLICE_X67Y104        LUT1 (Prop_lut1_I0_O)        0.124    13.940 f  design_1_i/top_0/inst/tdc1/genblk1[14].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.302    14.242    design_1_i/top_0/inst/tdc1/genblk1[14].init/tmp
    SLICE_X66Y103        LUT1 (Prop_lut1_I0_O)        0.124    14.366 r  design_1_i/top_0/inst/tdc1/genblk1[14].init/out_INST_0/O
                         net (fo=1, routed)           0.294    14.660    design_1_i/top_0/inst/tdc1/genblk1[15].init/in
    SLICE_X67Y104        LUT1 (Prop_lut1_I0_O)        0.124    14.784 f  design_1_i/top_0/inst/tdc1/genblk1[15].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.263    15.047    design_1_i/top_0/inst/tdc1/genblk1[15].init/tmp
    SLICE_X67Y104        LUT1 (Prop_lut1_I0_O)        0.124    15.171 r  design_1_i/top_0/inst/tdc1/genblk1[15].init/out_INST_0/O
                         net (fo=1, routed)           0.304    15.474    design_1_i/top_0/inst/tdc1/genblk1[16].init/in
    SLICE_X63Y104        LUT1 (Prop_lut1_I0_O)        0.124    15.598 f  design_1_i/top_0/inst/tdc1/genblk1[16].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.296    15.894    design_1_i/top_0/inst/tdc1/genblk1[16].init/tmp
    SLICE_X63Y105        LUT1 (Prop_lut1_I0_O)        0.124    16.018 r  design_1_i/top_0/inst/tdc1/genblk1[16].init/out_INST_0/O
                         net (fo=1, routed)           0.303    16.322    design_1_i/top_0/inst/tdc1/genblk1[17].init/in
    SLICE_X64Y105        LUT1 (Prop_lut1_I0_O)        0.124    16.446 f  design_1_i/top_0/inst/tdc1/genblk1[17].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.159    16.604    design_1_i/top_0/inst/tdc1/genblk1[17].init/tmp
    SLICE_X64Y105        LUT1 (Prop_lut1_I0_O)        0.124    16.728 r  design_1_i/top_0/inst/tdc1/genblk1[17].init/out_INST_0/O
                         net (fo=1, routed)           0.161    16.890    design_1_i/top_0/inst/tdc1/genblk1[18].init/in
    SLICE_X64Y105        LUT1 (Prop_lut1_I0_O)        0.124    17.014 f  design_1_i/top_0/inst/tdc1/genblk1[18].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.296    17.310    design_1_i/top_0/inst/tdc1/genblk1[18].init/tmp
    SLICE_X65Y105        LUT1 (Prop_lut1_I0_O)        0.124    17.434 r  design_1_i/top_0/inst/tdc1/genblk1[18].init/out_INST_0/O
                         net (fo=1, routed)           0.299    17.733    design_1_i/top_0/inst/tdc1/genblk1[19].init/in
    SLICE_X64Y106        LUT1 (Prop_lut1_I0_O)        0.124    17.857 f  design_1_i/top_0/inst/tdc1/genblk1[19].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.158    18.015    design_1_i/top_0/inst/tdc1/genblk1[19].init/tmp
    SLICE_X64Y106        LUT1 (Prop_lut1_I0_O)        0.124    18.139 r  design_1_i/top_0/inst/tdc1/genblk1[19].init/out_INST_0/O
                         net (fo=1, routed)           0.430    18.569    design_1_i/top_0/inst/tdc1/genblk1[20].init/in
    SLICE_X65Y108        LUT1 (Prop_lut1_I0_O)        0.124    18.693 f  design_1_i/top_0/inst/tdc1/genblk1[20].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.151    18.845    design_1_i/top_0/inst/tdc1/genblk1[20].init/tmp
    SLICE_X65Y108        LUT1 (Prop_lut1_I0_O)        0.124    18.969 r  design_1_i/top_0/inst/tdc1/genblk1[20].init/out_INST_0/O
                         net (fo=1, routed)           0.154    19.123    design_1_i/top_0/inst/tdc1/genblk1[21].init/in
    SLICE_X65Y108        LUT1 (Prop_lut1_I0_O)        0.124    19.247 f  design_1_i/top_0/inst/tdc1/genblk1[21].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.284    19.531    design_1_i/top_0/inst/tdc1/genblk1[21].init/tmp
    SLICE_X67Y108        LUT1 (Prop_lut1_I0_O)        0.124    19.655 r  design_1_i/top_0/inst/tdc1/genblk1[21].init/out_INST_0/O
                         net (fo=1, routed)           0.291    19.946    design_1_i/top_0/inst/tdc1/genblk1[22].init/in
    SLICE_X64Y108        LUT1 (Prop_lut1_I0_O)        0.124    20.070 f  design_1_i/top_0/inst/tdc1/genblk1[22].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.159    20.228    design_1_i/top_0/inst/tdc1/genblk1[22].init/tmp
    SLICE_X64Y108        LUT1 (Prop_lut1_I0_O)        0.124    20.352 r  design_1_i/top_0/inst/tdc1/genblk1[22].init/out_INST_0/O
                         net (fo=1, routed)           0.299    20.652    design_1_i/top_0/inst/tdc1/genblk1[23].init/in
    SLICE_X64Y107        LUT1 (Prop_lut1_I0_O)        0.124    20.776 f  design_1_i/top_0/inst/tdc1/genblk1[23].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.162    20.937    design_1_i/top_0/inst/tdc1/genblk1[23].init/tmp
    SLICE_X64Y107        LUT1 (Prop_lut1_I0_O)        0.124    21.061 r  design_1_i/top_0/inst/tdc1/genblk1[23].init/out_INST_0/O
                         net (fo=1, routed)           0.304    21.366    design_1_i/top_0/inst/tdc1/genblk1[24].init/in
    SLICE_X66Y107        LUT1 (Prop_lut1_I0_O)        0.124    21.490 f  design_1_i/top_0/inst/tdc1/genblk1[24].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.288    21.778    design_1_i/top_0/inst/tdc1/genblk1[24].init/tmp
    SLICE_X65Y107        LUT1 (Prop_lut1_I0_O)        0.124    21.902 r  design_1_i/top_0/inst/tdc1/genblk1[24].init/out_INST_0/O
                         net (fo=1, routed)           0.264    22.166    design_1_i/top_0/inst/tdc1/genblk1[25].init/in
    SLICE_X65Y107        LUT1 (Prop_lut1_I0_O)        0.124    22.290 f  design_1_i/top_0/inst/tdc1/genblk1[25].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.290    22.580    design_1_i/top_0/inst/tdc1/genblk1[25].init/tmp
    SLICE_X65Y106        LUT1 (Prop_lut1_I0_O)        0.124    22.704 r  design_1_i/top_0/inst/tdc1/genblk1[25].init/out_INST_0/O
                         net (fo=1, routed)           0.151    22.855    design_1_i/top_0/inst/tdc1/genblk1[26].init/in
    SLICE_X65Y106        LUT1 (Prop_lut1_I0_O)        0.124    22.979 f  design_1_i/top_0/inst/tdc1/genblk1[26].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.154    23.133    design_1_i/top_0/inst/tdc1/genblk1[26].init/tmp
    SLICE_X65Y106        LUT1 (Prop_lut1_I0_O)        0.124    23.257 r  design_1_i/top_0/inst/tdc1/genblk1[26].init/out_INST_0/O
                         net (fo=1, routed)           0.404    23.661    design_1_i/top_0/inst/tdc1/genblk1[27].init/in
    SLICE_X65Y105        LUT1 (Prop_lut1_I0_O)        0.124    23.785 f  design_1_i/top_0/inst/tdc1/genblk1[27].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.151    23.937    design_1_i/top_0/inst/tdc1/genblk1[27].init/tmp
    SLICE_X65Y105        LUT1 (Prop_lut1_I0_O)        0.124    24.061 r  design_1_i/top_0/inst/tdc1/genblk1[27].init/out_INST_0/O
                         net (fo=1, routed)           0.446    24.507    design_1_i/top_0/inst/tdc1/genblk1[28].init/in
    SLICE_X66Y105        LUT1 (Prop_lut1_I0_O)        0.124    24.631 f  design_1_i/top_0/inst/tdc1/genblk1[28].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.162    24.793    design_1_i/top_0/inst/tdc1/genblk1[28].init/tmp
    SLICE_X66Y105        LUT1 (Prop_lut1_I0_O)        0.124    24.917 r  design_1_i/top_0/inst/tdc1/genblk1[28].init/out_INST_0/O
                         net (fo=1, routed)           0.302    25.219    design_1_i/top_0/inst/tdc1/genblk1[29].init/in
    SLICE_X66Y104        LUT1 (Prop_lut1_I0_O)        0.124    25.343 f  design_1_i/top_0/inst/tdc1/genblk1[29].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.165    25.507    design_1_i/top_0/inst/tdc1/genblk1[29].init/tmp
    SLICE_X66Y104        LUT1 (Prop_lut1_I0_O)        0.124    25.631 r  design_1_i/top_0/inst/tdc1/genblk1[29].init/out_INST_0/O
                         net (fo=1, routed)           0.304    25.936    design_1_i/top_0/inst/tdc1/genblk1[30].init/in
    SLICE_X66Y103        LUT1 (Prop_lut1_I0_O)        0.124    26.060 f  design_1_i/top_0/inst/tdc1/genblk1[30].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.284    26.344    design_1_i/top_0/inst/tdc1/genblk1[30].init/tmp
    SLICE_X65Y103        LUT1 (Prop_lut1_I0_O)        0.124    26.468 r  design_1_i/top_0/inst/tdc1/genblk1[30].init/out_INST_0/O
                         net (fo=1, routed)           0.312    26.780    design_1_i/top_0/inst/tdc1/genblk1[31].init/in
    SLICE_X63Y104        LUT1 (Prop_lut1_I0_O)        0.124    26.904 f  design_1_i/top_0/inst/tdc1/genblk1[31].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.289    27.193    design_1_i/top_0/inst/tdc1/genblk1[31].init/tmp
    SLICE_X63Y105        LUT1 (Prop_lut1_I0_O)        0.124    27.317 r  design_1_i/top_0/inst/tdc1/genblk1[31].init/out_INST_0/O
                         net (fo=1, routed)           0.295    27.613    design_1_i/top_0/inst/tdc1/initial_bufs[31]
    SLICE_X63Y106        LUT1 (Prop_lut1_I0_O)        0.124    27.737 r  design_1_i/top_0/inst/tdc1/initial_bufs_inst/O
                         net (fo=2, routed)           0.189    27.926    design_1_i/top_0/inst/tdc1/delay_bufs[0]
    SLICE_X62Y106        CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    28.476 r  design_1_i/top_0/inst/tdc1/genblk2[0].delay_k/CO[3]
                         net (fo=2, routed)           0.784    29.260    design_1_i/top_0/inst/tdc1/delay_bufs[4]
    SLICE_X65Y104        CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    29.786 r  design_1_i/top_0/inst/tdc1/genblk2[1].delay_k/CO[3]
                         net (fo=2, routed)           0.801    30.587    design_1_i/top_0/inst/tdc1/delay_bufs[8]
    SLICE_X64Y103        CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    31.113 r  design_1_i/top_0/inst/tdc1/genblk2[2].delay_k/CO[3]
                         net (fo=2, routed)           0.651    31.763    design_1_i/top_0/inst/tdc1/delay_bufs[12]
    SLICE_X67Y103        CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    32.289 r  design_1_i/top_0/inst/tdc1/genblk2[3].delay_k/CO[3]
                         net (fo=2, routed)           0.652    32.941    design_1_i/top_0/inst/tdc1/delay_bufs[16]
    SLICE_X64Y104        CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    33.467 r  design_1_i/top_0/inst/tdc1/genblk2[4].delay_k/CO[3]
                         net (fo=2, routed)           0.952    34.418    design_1_i/top_0/inst/tdc1/delay_bufs[20]
    SLICE_X62Y100        CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    34.968 r  design_1_i/top_0/inst/tdc1/genblk2[5].delay_k/CO[3]
                         net (fo=2, routed)           0.917    35.885    design_1_i/top_0/inst/tdc1/delay_bufs[24]
    SLICE_X60Y104        CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    36.411 r  design_1_i/top_0/inst/tdc1/genblk2[6].delay_k/CO[3]
                         net (fo=2, routed)           0.645    37.056    design_1_i/top_0/inst/tdc1/delay_bufs[28]
    SLICE_X62Y105        CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    37.606 r  design_1_i/top_0/inst/tdc1/genblk2[7].delay_k/CO[3]
                         net (fo=2, routed)           0.827    38.433    design_1_i/top_0/inst/tdc1/delay_bufs[32]
    SLICE_X62Y103        CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    38.983 r  design_1_i/top_0/inst/tdc1/genblk2[8].delay_k/CO[3]
                         net (fo=2, routed)           0.633    39.616    design_1_i/top_0/inst/tdc1/delay_bufs[36]
    SLICE_X60Y103        CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    40.142 r  design_1_i/top_0/inst/tdc1/genblk2[9].delay_k/CO[3]
                         net (fo=2, routed)           0.879    41.021    design_1_i/top_0/inst/tdc1/delay_bufs[40]
    SLICE_X61Y103        CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    41.547 r  design_1_i/top_0/inst/tdc1/genblk2[10].delay_k/CO[3]
                         net (fo=2, routed)           0.780    42.327    design_1_i/top_0/inst/tdc1/delay_bufs[44]
    SLICE_X61Y102        CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    42.853 r  design_1_i/top_0/inst/tdc1/genblk2[11].delay_k/CO[3]
                         net (fo=2, routed)           0.832    43.684    design_1_i/top_0/inst/tdc1/delay_bufs[48]
    SLICE_X61Y100        CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    44.210 r  design_1_i/top_0/inst/tdc1/genblk2[12].delay_k/CO[3]
                         net (fo=2, routed)           0.834    45.044    design_1_i/top_0/inst/tdc1/delay_bufs[52]
    SLICE_X60Y101        CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    45.570 r  design_1_i/top_0/inst/tdc1/genblk2[13].delay_k/CO[3]
                         net (fo=2, routed)           0.831    46.401    design_1_i/top_0/inst/tdc1/delay_bufs[56]
    SLICE_X60Y102        CARRY4 (Prop_carry4_DI[0]_CO[1])
                                                      0.465    46.866 r  design_1_i/top_0/inst/tdc1/genblk2[14].delay_k/CO[1]
                         net (fo=1, routed)           0.000    46.866    design_1_i/top_0/inst/tdc1/delay_bufs[58]
    SLICE_X60Y102        LDCE                                         r  design_1_i/top_0/inst/tdc1/latches_reg[58]/D
=======
                         net (fo=2803, routed)        2.416     3.710    design_1_i/top_0/inst/tdc1/genblk1[1].init/in
    SLICE_X24Y47         LUT1 (Prop_lut1_I0_O)        0.124     3.834 f  design_1_i/top_0/inst/tdc1/genblk1[1].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.159     3.993    design_1_i/top_0/inst/tdc1/genblk1[1].init/tmp
    SLICE_X24Y47         LUT1 (Prop_lut1_I0_O)        0.124     4.117 r  design_1_i/top_0/inst/tdc1/genblk1[1].init/out_INST_0/O
                         net (fo=1, routed)           0.161     4.278    design_1_i/top_0/inst/tdc1/genblk1[2].init/in
    SLICE_X24Y47         LUT1 (Prop_lut1_I0_O)        0.124     4.402 f  design_1_i/top_0/inst/tdc1/genblk1[2].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.343     4.746    design_1_i/top_0/inst/tdc1/genblk1[2].init/tmp
    SLICE_X25Y47         LUT1 (Prop_lut1_I0_O)        0.124     4.870 r  design_1_i/top_0/inst/tdc1/genblk1[2].init/out_INST_0/O
                         net (fo=1, routed)           0.403     5.273    design_1_i/top_0/inst/tdc1/genblk1[3].init/in
    SLICE_X25Y47         LUT1 (Prop_lut1_I0_O)        0.124     5.397 f  design_1_i/top_0/inst/tdc1/genblk1[3].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.151     5.548    design_1_i/top_0/inst/tdc1/genblk1[3].init/tmp
    SLICE_X25Y47         LUT1 (Prop_lut1_I0_O)        0.124     5.672 r  design_1_i/top_0/inst/tdc1/genblk1[3].init/out_INST_0/O
                         net (fo=1, routed)           0.296     5.969    design_1_i/top_0/inst/tdc1/genblk1[4].init/in
    SLICE_X25Y49         LUT1 (Prop_lut1_I0_O)        0.124     6.093 f  design_1_i/top_0/inst/tdc1/genblk1[4].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.284     6.377    design_1_i/top_0/inst/tdc1/genblk1[4].init/tmp
    SLICE_X27Y49         LUT1 (Prop_lut1_I0_O)        0.124     6.501 r  design_1_i/top_0/inst/tdc1/genblk1[4].init/out_INST_0/O
                         net (fo=1, routed)           0.300     6.801    design_1_i/top_0/inst/tdc1/genblk1[5].init/in
    SLICE_X24Y48         LUT1 (Prop_lut1_I0_O)        0.124     6.925 f  design_1_i/top_0/inst/tdc1/genblk1[5].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.159     7.084    design_1_i/top_0/inst/tdc1/genblk1[5].init/tmp
    SLICE_X24Y48         LUT1 (Prop_lut1_I0_O)        0.124     7.208 r  design_1_i/top_0/inst/tdc1/genblk1[5].init/out_INST_0/O
                         net (fo=1, routed)           0.161     7.369    design_1_i/top_0/inst/tdc1/genblk1[6].init/in
    SLICE_X24Y48         LUT1 (Prop_lut1_I0_O)        0.124     7.493 f  design_1_i/top_0/inst/tdc1/genblk1[6].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.302     7.795    design_1_i/top_0/inst/tdc1/genblk1[6].init/tmp
    SLICE_X24Y49         LUT1 (Prop_lut1_I0_O)        0.124     7.919 r  design_1_i/top_0/inst/tdc1/genblk1[6].init/out_INST_0/O
                         net (fo=1, routed)           0.434     8.354    design_1_i/top_0/inst/tdc1/genblk1[7].init/in
    SLICE_X25Y46         LUT1 (Prop_lut1_I0_O)        0.124     8.478 f  design_1_i/top_0/inst/tdc1/genblk1[7].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.151     8.629    design_1_i/top_0/inst/tdc1/genblk1[7].init/tmp
    SLICE_X25Y46         LUT1 (Prop_lut1_I0_O)        0.124     8.753 r  design_1_i/top_0/inst/tdc1/genblk1[7].init/out_INST_0/O
                         net (fo=1, routed)           0.154     8.907    design_1_i/top_0/inst/tdc1/genblk1[8].init/in
    SLICE_X25Y46         LUT1 (Prop_lut1_I0_O)        0.124     9.031 f  design_1_i/top_0/inst/tdc1/genblk1[8].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.433     9.464    design_1_i/top_0/inst/tdc1/genblk1[8].init/tmp
    SLICE_X25Y48         LUT1 (Prop_lut1_I0_O)        0.124     9.588 r  design_1_i/top_0/inst/tdc1/genblk1[8].init/out_INST_0/O
                         net (fo=1, routed)           0.154     9.742    design_1_i/top_0/inst/tdc1/genblk1[9].init/in
    SLICE_X25Y48         LUT1 (Prop_lut1_I0_O)        0.124     9.866 f  design_1_i/top_0/inst/tdc1/genblk1[9].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.263    10.129    design_1_i/top_0/inst/tdc1/genblk1[9].init/tmp
    SLICE_X25Y48         LUT1 (Prop_lut1_I0_O)        0.124    10.253 r  design_1_i/top_0/inst/tdc1/genblk1[9].init/out_INST_0/O
                         net (fo=1, routed)           0.154    10.407    design_1_i/top_0/inst/tdc1/genblk1[10].init/in
    SLICE_X25Y48         LUT1 (Prop_lut1_I0_O)        0.124    10.531 f  design_1_i/top_0/inst/tdc1/genblk1[10].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.303    10.834    design_1_i/top_0/inst/tdc1/genblk1[10].init/tmp
    SLICE_X24Y47         LUT1 (Prop_lut1_I0_O)        0.124    10.958 r  design_1_i/top_0/inst/tdc1/genblk1[10].init/out_INST_0/O
                         net (fo=1, routed)           0.487    11.445    design_1_i/top_0/inst/tdc1/genblk1[11].init/in
    SLICE_X25Y44         LUT1 (Prop_lut1_I0_O)        0.124    11.569 f  design_1_i/top_0/inst/tdc1/genblk1[11].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.350    11.919    design_1_i/top_0/inst/tdc1/genblk1[11].init/tmp
    SLICE_X24Y44         LUT1 (Prop_lut1_I0_O)        0.124    12.043 r  design_1_i/top_0/inst/tdc1/genblk1[11].init/out_INST_0/O
                         net (fo=1, routed)           0.299    12.342    design_1_i/top_0/inst/tdc1/genblk1[12].init/in
    SLICE_X24Y45         LUT1 (Prop_lut1_I0_O)        0.124    12.466 f  design_1_i/top_0/inst/tdc1/genblk1[12].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.158    12.624    design_1_i/top_0/inst/tdc1/genblk1[12].init/tmp
    SLICE_X24Y45         LUT1 (Prop_lut1_I0_O)        0.124    12.748 r  design_1_i/top_0/inst/tdc1/genblk1[12].init/out_INST_0/O
                         net (fo=1, routed)           0.300    13.048    design_1_i/top_0/inst/tdc1/genblk1[13].init/in
    SLICE_X24Y44         LUT1 (Prop_lut1_I0_O)        0.124    13.172 f  design_1_i/top_0/inst/tdc1/genblk1[13].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.291    13.463    design_1_i/top_0/inst/tdc1/genblk1[13].init/tmp
    SLICE_X25Y45         LUT1 (Prop_lut1_I0_O)        0.124    13.587 r  design_1_i/top_0/inst/tdc1/genblk1[13].init/out_INST_0/O
                         net (fo=1, routed)           0.295    13.882    design_1_i/top_0/inst/tdc1/genblk1[14].init/in
    SLICE_X25Y46         LUT1 (Prop_lut1_I0_O)        0.124    14.006 f  design_1_i/top_0/inst/tdc1/genblk1[14].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.343    14.349    design_1_i/top_0/inst/tdc1/genblk1[14].init/tmp
    SLICE_X25Y45         LUT1 (Prop_lut1_I0_O)        0.124    14.473 r  design_1_i/top_0/inst/tdc1/genblk1[14].init/out_INST_0/O
                         net (fo=1, routed)           0.300    14.772    design_1_i/top_0/inst/tdc1/genblk1[15].init/in
    SLICE_X24Y44         LUT1 (Prop_lut1_I0_O)        0.124    14.896 f  design_1_i/top_0/inst/tdc1/genblk1[15].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.339    15.235    design_1_i/top_0/inst/tdc1/genblk1[15].init/tmp
    SLICE_X25Y44         LUT1 (Prop_lut1_I0_O)        0.124    15.359 r  design_1_i/top_0/inst/tdc1/genblk1[15].init/out_INST_0/O
                         net (fo=1, routed)           0.303    15.662    design_1_i/top_0/inst/tdc1/genblk1[16].init/in
    SLICE_X24Y45         LUT1 (Prop_lut1_I0_O)        0.124    15.786 f  design_1_i/top_0/inst/tdc1/genblk1[16].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.291    16.077    design_1_i/top_0/inst/tdc1/genblk1[16].init/tmp
    SLICE_X25Y45         LUT1 (Prop_lut1_I0_O)        0.124    16.201 r  design_1_i/top_0/inst/tdc1/genblk1[16].init/out_INST_0/O
                         net (fo=1, routed)           0.301    16.502    design_1_i/top_0/inst/tdc1/genblk1[17].init/in
    SLICE_X25Y44         LUT1 (Prop_lut1_I0_O)        0.124    16.626 f  design_1_i/top_0/inst/tdc1/genblk1[17].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.154    16.780    design_1_i/top_0/inst/tdc1/genblk1[17].init/tmp
    SLICE_X25Y44         LUT1 (Prop_lut1_I0_O)        0.124    16.904 r  design_1_i/top_0/inst/tdc1/genblk1[17].init/out_INST_0/O
                         net (fo=1, routed)           0.351    17.254    design_1_i/top_0/inst/tdc1/genblk1[18].init/in
    SLICE_X24Y44         LUT1 (Prop_lut1_I0_O)        0.124    17.378 f  design_1_i/top_0/inst/tdc1/genblk1[18].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.303    17.681    design_1_i/top_0/inst/tdc1/genblk1[18].init/tmp
    SLICE_X24Y43         LUT1 (Prop_lut1_I0_O)        0.124    17.805 r  design_1_i/top_0/inst/tdc1/genblk1[18].init/out_INST_0/O
                         net (fo=1, routed)           0.296    18.101    design_1_i/top_0/inst/tdc1/genblk1[19].init/in
    SLICE_X25Y43         LUT1 (Prop_lut1_I0_O)        0.124    18.225 f  design_1_i/top_0/inst/tdc1/genblk1[19].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.263    18.488    design_1_i/top_0/inst/tdc1/genblk1[19].init/tmp
    SLICE_X25Y43         LUT1 (Prop_lut1_I0_O)        0.124    18.612 r  design_1_i/top_0/inst/tdc1/genblk1[19].init/out_INST_0/O
                         net (fo=1, routed)           0.151    18.763    design_1_i/top_0/inst/tdc1/genblk1[20].init/in
    SLICE_X25Y43         LUT1 (Prop_lut1_I0_O)        0.124    18.887 f  design_1_i/top_0/inst/tdc1/genblk1[20].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.348    19.235    design_1_i/top_0/inst/tdc1/genblk1[20].init/tmp
    SLICE_X24Y43         LUT1 (Prop_lut1_I0_O)        0.124    19.359 r  design_1_i/top_0/inst/tdc1/genblk1[20].init/out_INST_0/O
                         net (fo=1, routed)           0.158    19.517    design_1_i/top_0/inst/tdc1/genblk1[21].init/in
    SLICE_X24Y43         LUT1 (Prop_lut1_I0_O)        0.124    19.641 f  design_1_i/top_0/inst/tdc1/genblk1[21].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.539    20.180    design_1_i/top_0/inst/tdc1/genblk1[21].init/tmp
    SLICE_X22Y44         LUT1 (Prop_lut1_I0_O)        0.124    20.304 r  design_1_i/top_0/inst/tdc1/genblk1[21].init/out_INST_0/O
                         net (fo=1, routed)           0.161    20.465    design_1_i/top_0/inst/tdc1/genblk1[22].init/in
    SLICE_X22Y44         LUT1 (Prop_lut1_I0_O)        0.124    20.589 f  design_1_i/top_0/inst/tdc1/genblk1[22].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.303    20.892    design_1_i/top_0/inst/tdc1/genblk1[22].init/tmp
    SLICE_X22Y43         LUT1 (Prop_lut1_I0_O)        0.124    21.016 r  design_1_i/top_0/inst/tdc1/genblk1[22].init/out_INST_0/O
                         net (fo=1, routed)           0.161    21.177    design_1_i/top_0/inst/tdc1/genblk1[23].init/in
    SLICE_X22Y43         LUT1 (Prop_lut1_I0_O)        0.124    21.301 f  design_1_i/top_0/inst/tdc1/genblk1[23].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.165    21.466    design_1_i/top_0/inst/tdc1/genblk1[23].init/tmp
    SLICE_X22Y43         LUT1 (Prop_lut1_I0_O)        0.124    21.590 r  design_1_i/top_0/inst/tdc1/genblk1[23].init/out_INST_0/O
                         net (fo=1, routed)           0.446    22.036    design_1_i/top_0/inst/tdc1/genblk1[24].init/in
    SLICE_X21Y45         LUT1 (Prop_lut1_I0_O)        0.124    22.160 f  design_1_i/top_0/inst/tdc1/genblk1[24].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.307    22.467    design_1_i/top_0/inst/tdc1/genblk1[24].init/tmp
    SLICE_X22Y45         LUT1 (Prop_lut1_I0_O)        0.124    22.591 r  design_1_i/top_0/inst/tdc1/genblk1[24].init/out_INST_0/O
                         net (fo=1, routed)           0.161    22.752    design_1_i/top_0/inst/tdc1/genblk1[25].init/in
    SLICE_X22Y45         LUT1 (Prop_lut1_I0_O)        0.124    22.876 f  design_1_i/top_0/inst/tdc1/genblk1[25].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.297    23.173    design_1_i/top_0/inst/tdc1/genblk1[25].init/tmp
    SLICE_X21Y45         LUT1 (Prop_lut1_I0_O)        0.124    23.297 r  design_1_i/top_0/inst/tdc1/genblk1[25].init/out_INST_0/O
                         net (fo=1, routed)           0.151    23.448    design_1_i/top_0/inst/tdc1/genblk1[26].init/in
    SLICE_X21Y45         LUT1 (Prop_lut1_I0_O)        0.124    23.572 f  design_1_i/top_0/inst/tdc1/genblk1[26].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.291    23.863    design_1_i/top_0/inst/tdc1/genblk1[26].init/tmp
    SLICE_X21Y46         LUT1 (Prop_lut1_I0_O)        0.124    23.987 r  design_1_i/top_0/inst/tdc1/genblk1[26].init/out_INST_0/O
                         net (fo=1, routed)           0.151    24.139    design_1_i/top_0/inst/tdc1/genblk1[27].init/in
    SLICE_X21Y46         LUT1 (Prop_lut1_I0_O)        0.124    24.263 f  design_1_i/top_0/inst/tdc1/genblk1[27].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.293    24.556    design_1_i/top_0/inst/tdc1/genblk1[27].init/tmp
    SLICE_X21Y44         LUT1 (Prop_lut1_I0_O)        0.124    24.680 r  design_1_i/top_0/inst/tdc1/genblk1[27].init/out_INST_0/O
                         net (fo=1, routed)           0.151    24.831    design_1_i/top_0/inst/tdc1/genblk1[28].init/in
    SLICE_X21Y44         LUT1 (Prop_lut1_I0_O)        0.124    24.955 f  design_1_i/top_0/inst/tdc1/genblk1[28].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.301    25.256    design_1_i/top_0/inst/tdc1/genblk1[28].init/tmp
    SLICE_X21Y43         LUT1 (Prop_lut1_I0_O)        0.124    25.380 r  design_1_i/top_0/inst/tdc1/genblk1[28].init/out_INST_0/O
                         net (fo=1, routed)           0.149    25.529    design_1_i/top_0/inst/tdc1/genblk1[29].init/in
    SLICE_X21Y43         LUT1 (Prop_lut1_I0_O)        0.124    25.653 f  design_1_i/top_0/inst/tdc1/genblk1[29].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.292    25.946    design_1_i/top_0/inst/tdc1/genblk1[29].init/tmp
    SLICE_X21Y42         LUT1 (Prop_lut1_I0_O)        0.124    26.070 r  design_1_i/top_0/inst/tdc1/genblk1[29].init/out_INST_0/O
                         net (fo=1, routed)           0.149    26.218    design_1_i/top_0/inst/tdc1/genblk1[30].init/in
    SLICE_X21Y42         LUT1 (Prop_lut1_I0_O)        0.124    26.342 f  design_1_i/top_0/inst/tdc1/genblk1[30].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.154    26.497    design_1_i/top_0/inst/tdc1/genblk1[30].init/tmp
    SLICE_X21Y42         LUT1 (Prop_lut1_I0_O)        0.124    26.621 r  design_1_i/top_0/inst/tdc1/genblk1[30].init/out_INST_0/O
                         net (fo=1, routed)           0.453    27.073    design_1_i/top_0/inst/tdc1/genblk1[31].init/in
    SLICE_X18Y42         LUT1 (Prop_lut1_I0_O)        0.124    27.197 f  design_1_i/top_0/inst/tdc1/genblk1[31].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.161    27.358    design_1_i/top_0/inst/tdc1/genblk1[31].init/tmp
    SLICE_X18Y42         LUT1 (Prop_lut1_I0_O)        0.124    27.482 r  design_1_i/top_0/inst/tdc1/genblk1[31].init/out_INST_0/O
                         net (fo=1, routed)           0.165    27.647    design_1_i/top_0/inst/tdc1/initial_bufs[31]
    SLICE_X18Y42         LUT1 (Prop_lut1_I0_O)        0.124    27.771 r  design_1_i/top_0/inst/tdc1/initial_bufs_inst/O
                         net (fo=2, routed)           0.203    27.974    design_1_i/top_0/inst/tdc1/delay_bufs[0]
    SLICE_X19Y42         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    28.500 r  design_1_i/top_0/inst/tdc1/genblk2[0].delay_k/CO[3]
                         net (fo=2, routed)           0.641    29.141    design_1_i/top_0/inst/tdc1/delay_bufs[4]
    SLICE_X18Y44         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    29.691 r  design_1_i/top_0/inst/tdc1/genblk2[1].delay_k/CO[3]
                         net (fo=2, routed)           0.627    30.317    design_1_i/top_0/inst/tdc1/delay_bufs[8]
    SLICE_X17Y44         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    30.843 r  design_1_i/top_0/inst/tdc1/genblk2[2].delay_k/CO[3]
                         net (fo=2, routed)           0.643    31.486    design_1_i/top_0/inst/tdc1/delay_bufs[12]
    SLICE_X18Y45         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    32.036 r  design_1_i/top_0/inst/tdc1/genblk2[3].delay_k/CO[3]
                         net (fo=2, routed)           0.823    32.859    design_1_i/top_0/inst/tdc1/delay_bufs[16]
    SLICE_X18Y46         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    33.409 r  design_1_i/top_0/inst/tdc1/genblk2[4].delay_k/CO[3]
                         net (fo=2, routed)           0.627    34.036    design_1_i/top_0/inst/tdc1/delay_bufs[20]
    SLICE_X16Y46         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    34.586 r  design_1_i/top_0/inst/tdc1/genblk2[5].delay_k/CO[3]
                         net (fo=2, routed)           0.775    35.360    design_1_i/top_0/inst/tdc1/delay_bufs[24]
    SLICE_X16Y45         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    35.910 r  design_1_i/top_0/inst/tdc1/genblk2[6].delay_k/CO[3]
                         net (fo=2, routed)           0.642    36.553    design_1_i/top_0/inst/tdc1/delay_bufs[28]
    SLICE_X14Y45         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    37.103 r  design_1_i/top_0/inst/tdc1/genblk2[7].delay_k/CO[3]
                         net (fo=2, routed)           0.818    37.921    design_1_i/top_0/inst/tdc1/delay_bufs[32]
    SLICE_X14Y46         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    38.471 r  design_1_i/top_0/inst/tdc1/genblk2[8].delay_k/CO[3]
                         net (fo=2, routed)           0.640    39.110    design_1_i/top_0/inst/tdc1/delay_bufs[36]
    SLICE_X17Y46         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    39.636 r  design_1_i/top_0/inst/tdc1/genblk2[9].delay_k/CO[3]
                         net (fo=2, routed)           0.647    40.283    design_1_i/top_0/inst/tdc1/delay_bufs[40]
    SLICE_X15Y46         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    40.809 r  design_1_i/top_0/inst/tdc1/genblk2[10].delay_k/CO[3]
                         net (fo=2, routed)           0.631    41.441    design_1_i/top_0/inst/tdc1/delay_bufs[44]
    SLICE_X13Y46         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    41.967 r  design_1_i/top_0/inst/tdc1/genblk2[11].delay_k/CO[3]
                         net (fo=2, routed)           0.638    42.605    design_1_i/top_0/inst/tdc1/delay_bufs[48]
    SLICE_X13Y47         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    43.131 r  design_1_i/top_0/inst/tdc1/genblk2[12].delay_k/CO[3]
                         net (fo=2, routed)           0.820    43.951    design_1_i/top_0/inst/tdc1/delay_bufs[52]
    SLICE_X14Y47         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    44.501 r  design_1_i/top_0/inst/tdc1/genblk2[13].delay_k/CO[3]
                         net (fo=2, routed)           0.872    45.372    design_1_i/top_0/inst/tdc1/delay_bufs[56]
    SLICE_X15Y47         CARRY4 (Prop_carry4_DI[0]_CO[1])
                                                      0.465    45.837 r  design_1_i/top_0/inst/tdc1/genblk2[14].delay_k/CO[1]
                         net (fo=1, routed)           0.000    45.837    design_1_i/top_0/inst/tdc1/delay_bufs[58]
    SLICE_X15Y47         LDCE                                         r  design_1_i/top_0/inst/tdc1/latches_reg[58]/D
>>>>>>> retest
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
<<<<<<< HEAD
                         net (fo=2290, routed)        1.715     2.894    design_1_i/top_0/inst/tdc1/initial_bufs[0]
    SLICE_X60Y102        LDCE                                         r  design_1_i/top_0/inst/tdc1/latches_reg[58]/G
                         clock pessimism              0.000     2.894    
                         clock uncertainty           -0.154     2.740    
                         time borrowed                5.057     7.797    
  -------------------------------------------------------------------
                         required time                          7.797    
                         arrival time                         -46.866    
  -------------------------------------------------------------------
                         slack                                -39.069    

Slack (VIOLATED) :        -38.983ns  (required time - arrival time)
=======
                         net (fo=2803, routed)        1.581     2.760    design_1_i/top_0/inst/tdc1/initial_bufs[0]
    SLICE_X15Y47         LDCE                                         r  design_1_i/top_0/inst/tdc1/latches_reg[58]/G
                         clock pessimism              0.000     2.760    
                         clock uncertainty           -0.154     2.606    
                         time borrowed                5.057     7.663    
  -------------------------------------------------------------------
                         required time                          7.663    
                         arrival time                         -45.837    
  -------------------------------------------------------------------
                         slack                                -38.174    

Slack (VIOLATED) :        -38.088ns  (required time - arrival time)
>>>>>>> retest
  Source:                 design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                            (clock source 'clk_fpga_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/top_0/inst/tdc1/latches_reg[57]/D
                            (positive level-sensitive latch clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
<<<<<<< HEAD
  Data Path Delay:        46.780ns  (logic 15.752ns (33.672%)  route 31.028ns (66.328%))
  Logic Levels:           79  (BUFG=1 CARRY4=15 LUT1=63)
  Clock Path Skew:        2.894ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.894ns
=======
  Data Path Delay:        45.751ns  (logic 15.848ns (34.639%)  route 29.903ns (65.361%))
  Logic Levels:           79  (BUFG=1 CARRY4=15 LUT1=63)
  Clock Path Skew:        2.760ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.760ns
>>>>>>> retest
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Time Borrowing:         
    Nominal pulse width:              5.000ns
    Library setup time:               0.057ns
    Computed max time borrow:         5.057ns
    Time borrowed from endpoint:      5.057ns
    Open edge uncertainty:           -0.154ns
    Time given to startpoint:         4.903ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
<<<<<<< HEAD
                         net (fo=2290, routed)        2.420     3.714    design_1_i/top_0/inst/tdc1/genblk1[1].init/in
    SLICE_X66Y108        LUT1 (Prop_lut1_I0_O)        0.124     3.838 f  design_1_i/top_0/inst/tdc1/genblk1[1].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.162     4.000    design_1_i/top_0/inst/tdc1/genblk1[1].init/tmp
    SLICE_X66Y108        LUT1 (Prop_lut1_I0_O)        0.124     4.124 r  design_1_i/top_0/inst/tdc1/genblk1[1].init/out_INST_0/O
                         net (fo=1, routed)           0.171     4.295    design_1_i/top_0/inst/tdc1/genblk1[2].init/in
    SLICE_X66Y108        LUT1 (Prop_lut1_I0_O)        0.124     4.419 f  design_1_i/top_0/inst/tdc1/genblk1[2].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.302     4.721    design_1_i/top_0/inst/tdc1/genblk1[2].init/tmp
    SLICE_X66Y109        LUT1 (Prop_lut1_I0_O)        0.124     4.845 r  design_1_i/top_0/inst/tdc1/genblk1[2].init/out_INST_0/O
                         net (fo=1, routed)           0.292     5.137    design_1_i/top_0/inst/tdc1/genblk1[3].init/in
    SLICE_X67Y107        LUT1 (Prop_lut1_I0_O)        0.124     5.261 f  design_1_i/top_0/inst/tdc1/genblk1[3].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.294     5.555    design_1_i/top_0/inst/tdc1/genblk1[3].init/tmp
    SLICE_X64Y107        LUT1 (Prop_lut1_I0_O)        0.124     5.679 r  design_1_i/top_0/inst/tdc1/genblk1[3].init/out_INST_0/O
                         net (fo=1, routed)           0.296     5.975    design_1_i/top_0/inst/tdc1/genblk1[4].init/in
    SLICE_X65Y107        LUT1 (Prop_lut1_I0_O)        0.124     6.099 f  design_1_i/top_0/inst/tdc1/genblk1[4].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.298     6.397    design_1_i/top_0/inst/tdc1/genblk1[4].init/tmp
    SLICE_X66Y107        LUT1 (Prop_lut1_I0_O)        0.124     6.521 r  design_1_i/top_0/inst/tdc1/genblk1[4].init/out_INST_0/O
                         net (fo=1, routed)           0.304     6.826    design_1_i/top_0/inst/tdc1/genblk1[5].init/in
    SLICE_X66Y106        LUT1 (Prop_lut1_I0_O)        0.124     6.950 f  design_1_i/top_0/inst/tdc1/genblk1[5].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.171     7.121    design_1_i/top_0/inst/tdc1/genblk1[5].init/tmp
    SLICE_X66Y106        LUT1 (Prop_lut1_I0_O)        0.124     7.245 r  design_1_i/top_0/inst/tdc1/genblk1[5].init/out_INST_0/O
                         net (fo=1, routed)           0.291     7.536    design_1_i/top_0/inst/tdc1/genblk1[6].init/in
    SLICE_X67Y106        LUT1 (Prop_lut1_I0_O)        0.124     7.660 f  design_1_i/top_0/inst/tdc1/genblk1[6].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.151     7.811    design_1_i/top_0/inst/tdc1/genblk1[6].init/tmp
    SLICE_X67Y106        LUT1 (Prop_lut1_I0_O)        0.124     7.935 r  design_1_i/top_0/inst/tdc1/genblk1[6].init/out_INST_0/O
                         net (fo=1, routed)           0.154     8.089    design_1_i/top_0/inst/tdc1/genblk1[7].init/in
    SLICE_X67Y106        LUT1 (Prop_lut1_I0_O)        0.124     8.213 f  design_1_i/top_0/inst/tdc1/genblk1[7].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.303     8.516    design_1_i/top_0/inst/tdc1/genblk1[7].init/tmp
    SLICE_X66Y107        LUT1 (Prop_lut1_I0_O)        0.124     8.640 r  design_1_i/top_0/inst/tdc1/genblk1[7].init/out_INST_0/O
                         net (fo=1, routed)           0.161     8.801    design_1_i/top_0/inst/tdc1/genblk1[8].init/in
    SLICE_X66Y107        LUT1 (Prop_lut1_I0_O)        0.124     8.925 f  design_1_i/top_0/inst/tdc1/genblk1[8].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.291     9.216    design_1_i/top_0/inst/tdc1/genblk1[8].init/tmp
    SLICE_X64Y107        LUT1 (Prop_lut1_I0_O)        0.124     9.340 r  design_1_i/top_0/inst/tdc1/genblk1[8].init/out_INST_0/O
                         net (fo=1, routed)           0.293     9.633    design_1_i/top_0/inst/tdc1/genblk1[9].init/in
    SLICE_X67Y108        LUT1 (Prop_lut1_I0_O)        0.124     9.757 f  design_1_i/top_0/inst/tdc1/genblk1[9].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.154     9.912    design_1_i/top_0/inst/tdc1/genblk1[9].init/tmp
    SLICE_X67Y108        LUT1 (Prop_lut1_I0_O)        0.124    10.036 r  design_1_i/top_0/inst/tdc1/genblk1[9].init/out_INST_0/O
                         net (fo=1, routed)           0.343    10.378    design_1_i/top_0/inst/tdc1/genblk1[10].init/in
    SLICE_X67Y107        LUT1 (Prop_lut1_I0_O)        0.124    10.502 f  design_1_i/top_0/inst/tdc1/genblk1[10].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.282    10.785    design_1_i/top_0/inst/tdc1/genblk1[10].init/tmp
    SLICE_X65Y107        LUT1 (Prop_lut1_I0_O)        0.124    10.909 r  design_1_i/top_0/inst/tdc1/genblk1[10].init/out_INST_0/O
                         net (fo=1, routed)           0.296    11.204    design_1_i/top_0/inst/tdc1/genblk1[11].init/in
    SLICE_X65Y105        LUT1 (Prop_lut1_I0_O)        0.124    11.328 f  design_1_i/top_0/inst/tdc1/genblk1[11].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.438    11.767    design_1_i/top_0/inst/tdc1/genblk1[11].init/tmp
    SLICE_X66Y105        LUT1 (Prop_lut1_I0_O)        0.124    11.891 r  design_1_i/top_0/inst/tdc1/genblk1[11].init/out_INST_0/O
                         net (fo=1, routed)           0.292    12.183    design_1_i/top_0/inst/tdc1/genblk1[12].init/in
    SLICE_X67Y105        LUT1 (Prop_lut1_I0_O)        0.124    12.307 f  design_1_i/top_0/inst/tdc1/genblk1[12].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.294    12.601    design_1_i/top_0/inst/tdc1/genblk1[12].init/tmp
    SLICE_X64Y105        LUT1 (Prop_lut1_I0_O)        0.124    12.725 r  design_1_i/top_0/inst/tdc1/genblk1[12].init/out_INST_0/O
                         net (fo=1, routed)           0.287    13.013    design_1_i/top_0/inst/tdc1/genblk1[13].init/in
    SLICE_X67Y105        LUT1 (Prop_lut1_I0_O)        0.124    13.137 f  design_1_i/top_0/inst/tdc1/genblk1[13].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.263    13.400    design_1_i/top_0/inst/tdc1/genblk1[13].init/tmp
    SLICE_X67Y105        LUT1 (Prop_lut1_I0_O)        0.124    13.524 r  design_1_i/top_0/inst/tdc1/genblk1[13].init/out_INST_0/O
                         net (fo=1, routed)           0.292    13.816    design_1_i/top_0/inst/tdc1/genblk1[14].init/in
    SLICE_X67Y104        LUT1 (Prop_lut1_I0_O)        0.124    13.940 f  design_1_i/top_0/inst/tdc1/genblk1[14].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.302    14.242    design_1_i/top_0/inst/tdc1/genblk1[14].init/tmp
    SLICE_X66Y103        LUT1 (Prop_lut1_I0_O)        0.124    14.366 r  design_1_i/top_0/inst/tdc1/genblk1[14].init/out_INST_0/O
                         net (fo=1, routed)           0.294    14.660    design_1_i/top_0/inst/tdc1/genblk1[15].init/in
    SLICE_X67Y104        LUT1 (Prop_lut1_I0_O)        0.124    14.784 f  design_1_i/top_0/inst/tdc1/genblk1[15].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.263    15.047    design_1_i/top_0/inst/tdc1/genblk1[15].init/tmp
    SLICE_X67Y104        LUT1 (Prop_lut1_I0_O)        0.124    15.171 r  design_1_i/top_0/inst/tdc1/genblk1[15].init/out_INST_0/O
                         net (fo=1, routed)           0.304    15.474    design_1_i/top_0/inst/tdc1/genblk1[16].init/in
    SLICE_X63Y104        LUT1 (Prop_lut1_I0_O)        0.124    15.598 f  design_1_i/top_0/inst/tdc1/genblk1[16].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.296    15.894    design_1_i/top_0/inst/tdc1/genblk1[16].init/tmp
    SLICE_X63Y105        LUT1 (Prop_lut1_I0_O)        0.124    16.018 r  design_1_i/top_0/inst/tdc1/genblk1[16].init/out_INST_0/O
                         net (fo=1, routed)           0.303    16.322    design_1_i/top_0/inst/tdc1/genblk1[17].init/in
    SLICE_X64Y105        LUT1 (Prop_lut1_I0_O)        0.124    16.446 f  design_1_i/top_0/inst/tdc1/genblk1[17].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.159    16.604    design_1_i/top_0/inst/tdc1/genblk1[17].init/tmp
    SLICE_X64Y105        LUT1 (Prop_lut1_I0_O)        0.124    16.728 r  design_1_i/top_0/inst/tdc1/genblk1[17].init/out_INST_0/O
                         net (fo=1, routed)           0.161    16.890    design_1_i/top_0/inst/tdc1/genblk1[18].init/in
    SLICE_X64Y105        LUT1 (Prop_lut1_I0_O)        0.124    17.014 f  design_1_i/top_0/inst/tdc1/genblk1[18].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.296    17.310    design_1_i/top_0/inst/tdc1/genblk1[18].init/tmp
    SLICE_X65Y105        LUT1 (Prop_lut1_I0_O)        0.124    17.434 r  design_1_i/top_0/inst/tdc1/genblk1[18].init/out_INST_0/O
                         net (fo=1, routed)           0.299    17.733    design_1_i/top_0/inst/tdc1/genblk1[19].init/in
    SLICE_X64Y106        LUT1 (Prop_lut1_I0_O)        0.124    17.857 f  design_1_i/top_0/inst/tdc1/genblk1[19].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.158    18.015    design_1_i/top_0/inst/tdc1/genblk1[19].init/tmp
    SLICE_X64Y106        LUT1 (Prop_lut1_I0_O)        0.124    18.139 r  design_1_i/top_0/inst/tdc1/genblk1[19].init/out_INST_0/O
                         net (fo=1, routed)           0.430    18.569    design_1_i/top_0/inst/tdc1/genblk1[20].init/in
    SLICE_X65Y108        LUT1 (Prop_lut1_I0_O)        0.124    18.693 f  design_1_i/top_0/inst/tdc1/genblk1[20].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.151    18.845    design_1_i/top_0/inst/tdc1/genblk1[20].init/tmp
    SLICE_X65Y108        LUT1 (Prop_lut1_I0_O)        0.124    18.969 r  design_1_i/top_0/inst/tdc1/genblk1[20].init/out_INST_0/O
                         net (fo=1, routed)           0.154    19.123    design_1_i/top_0/inst/tdc1/genblk1[21].init/in
    SLICE_X65Y108        LUT1 (Prop_lut1_I0_O)        0.124    19.247 f  design_1_i/top_0/inst/tdc1/genblk1[21].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.284    19.531    design_1_i/top_0/inst/tdc1/genblk1[21].init/tmp
    SLICE_X67Y108        LUT1 (Prop_lut1_I0_O)        0.124    19.655 r  design_1_i/top_0/inst/tdc1/genblk1[21].init/out_INST_0/O
                         net (fo=1, routed)           0.291    19.946    design_1_i/top_0/inst/tdc1/genblk1[22].init/in
    SLICE_X64Y108        LUT1 (Prop_lut1_I0_O)        0.124    20.070 f  design_1_i/top_0/inst/tdc1/genblk1[22].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.159    20.228    design_1_i/top_0/inst/tdc1/genblk1[22].init/tmp
    SLICE_X64Y108        LUT1 (Prop_lut1_I0_O)        0.124    20.352 r  design_1_i/top_0/inst/tdc1/genblk1[22].init/out_INST_0/O
                         net (fo=1, routed)           0.299    20.652    design_1_i/top_0/inst/tdc1/genblk1[23].init/in
    SLICE_X64Y107        LUT1 (Prop_lut1_I0_O)        0.124    20.776 f  design_1_i/top_0/inst/tdc1/genblk1[23].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.162    20.937    design_1_i/top_0/inst/tdc1/genblk1[23].init/tmp
    SLICE_X64Y107        LUT1 (Prop_lut1_I0_O)        0.124    21.061 r  design_1_i/top_0/inst/tdc1/genblk1[23].init/out_INST_0/O
                         net (fo=1, routed)           0.304    21.366    design_1_i/top_0/inst/tdc1/genblk1[24].init/in
    SLICE_X66Y107        LUT1 (Prop_lut1_I0_O)        0.124    21.490 f  design_1_i/top_0/inst/tdc1/genblk1[24].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.288    21.778    design_1_i/top_0/inst/tdc1/genblk1[24].init/tmp
    SLICE_X65Y107        LUT1 (Prop_lut1_I0_O)        0.124    21.902 r  design_1_i/top_0/inst/tdc1/genblk1[24].init/out_INST_0/O
                         net (fo=1, routed)           0.264    22.166    design_1_i/top_0/inst/tdc1/genblk1[25].init/in
    SLICE_X65Y107        LUT1 (Prop_lut1_I0_O)        0.124    22.290 f  design_1_i/top_0/inst/tdc1/genblk1[25].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.290    22.580    design_1_i/top_0/inst/tdc1/genblk1[25].init/tmp
    SLICE_X65Y106        LUT1 (Prop_lut1_I0_O)        0.124    22.704 r  design_1_i/top_0/inst/tdc1/genblk1[25].init/out_INST_0/O
                         net (fo=1, routed)           0.151    22.855    design_1_i/top_0/inst/tdc1/genblk1[26].init/in
    SLICE_X65Y106        LUT1 (Prop_lut1_I0_O)        0.124    22.979 f  design_1_i/top_0/inst/tdc1/genblk1[26].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.154    23.133    design_1_i/top_0/inst/tdc1/genblk1[26].init/tmp
    SLICE_X65Y106        LUT1 (Prop_lut1_I0_O)        0.124    23.257 r  design_1_i/top_0/inst/tdc1/genblk1[26].init/out_INST_0/O
                         net (fo=1, routed)           0.404    23.661    design_1_i/top_0/inst/tdc1/genblk1[27].init/in
    SLICE_X65Y105        LUT1 (Prop_lut1_I0_O)        0.124    23.785 f  design_1_i/top_0/inst/tdc1/genblk1[27].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.151    23.937    design_1_i/top_0/inst/tdc1/genblk1[27].init/tmp
    SLICE_X65Y105        LUT1 (Prop_lut1_I0_O)        0.124    24.061 r  design_1_i/top_0/inst/tdc1/genblk1[27].init/out_INST_0/O
                         net (fo=1, routed)           0.446    24.507    design_1_i/top_0/inst/tdc1/genblk1[28].init/in
    SLICE_X66Y105        LUT1 (Prop_lut1_I0_O)        0.124    24.631 f  design_1_i/top_0/inst/tdc1/genblk1[28].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.162    24.793    design_1_i/top_0/inst/tdc1/genblk1[28].init/tmp
    SLICE_X66Y105        LUT1 (Prop_lut1_I0_O)        0.124    24.917 r  design_1_i/top_0/inst/tdc1/genblk1[28].init/out_INST_0/O
                         net (fo=1, routed)           0.302    25.219    design_1_i/top_0/inst/tdc1/genblk1[29].init/in
    SLICE_X66Y104        LUT1 (Prop_lut1_I0_O)        0.124    25.343 f  design_1_i/top_0/inst/tdc1/genblk1[29].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.165    25.507    design_1_i/top_0/inst/tdc1/genblk1[29].init/tmp
    SLICE_X66Y104        LUT1 (Prop_lut1_I0_O)        0.124    25.631 r  design_1_i/top_0/inst/tdc1/genblk1[29].init/out_INST_0/O
                         net (fo=1, routed)           0.304    25.936    design_1_i/top_0/inst/tdc1/genblk1[30].init/in
    SLICE_X66Y103        LUT1 (Prop_lut1_I0_O)        0.124    26.060 f  design_1_i/top_0/inst/tdc1/genblk1[30].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.284    26.344    design_1_i/top_0/inst/tdc1/genblk1[30].init/tmp
    SLICE_X65Y103        LUT1 (Prop_lut1_I0_O)        0.124    26.468 r  design_1_i/top_0/inst/tdc1/genblk1[30].init/out_INST_0/O
                         net (fo=1, routed)           0.312    26.780    design_1_i/top_0/inst/tdc1/genblk1[31].init/in
    SLICE_X63Y104        LUT1 (Prop_lut1_I0_O)        0.124    26.904 f  design_1_i/top_0/inst/tdc1/genblk1[31].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.289    27.193    design_1_i/top_0/inst/tdc1/genblk1[31].init/tmp
    SLICE_X63Y105        LUT1 (Prop_lut1_I0_O)        0.124    27.317 r  design_1_i/top_0/inst/tdc1/genblk1[31].init/out_INST_0/O
                         net (fo=1, routed)           0.295    27.613    design_1_i/top_0/inst/tdc1/initial_bufs[31]
    SLICE_X63Y106        LUT1 (Prop_lut1_I0_O)        0.124    27.737 r  design_1_i/top_0/inst/tdc1/initial_bufs_inst/O
                         net (fo=2, routed)           0.189    27.926    design_1_i/top_0/inst/tdc1/delay_bufs[0]
    SLICE_X62Y106        CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    28.476 r  design_1_i/top_0/inst/tdc1/genblk2[0].delay_k/CO[3]
                         net (fo=2, routed)           0.784    29.260    design_1_i/top_0/inst/tdc1/delay_bufs[4]
    SLICE_X65Y104        CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    29.786 r  design_1_i/top_0/inst/tdc1/genblk2[1].delay_k/CO[3]
                         net (fo=2, routed)           0.801    30.587    design_1_i/top_0/inst/tdc1/delay_bufs[8]
    SLICE_X64Y103        CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    31.113 r  design_1_i/top_0/inst/tdc1/genblk2[2].delay_k/CO[3]
                         net (fo=2, routed)           0.651    31.763    design_1_i/top_0/inst/tdc1/delay_bufs[12]
    SLICE_X67Y103        CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    32.289 r  design_1_i/top_0/inst/tdc1/genblk2[3].delay_k/CO[3]
                         net (fo=2, routed)           0.652    32.941    design_1_i/top_0/inst/tdc1/delay_bufs[16]
    SLICE_X64Y104        CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    33.467 r  design_1_i/top_0/inst/tdc1/genblk2[4].delay_k/CO[3]
                         net (fo=2, routed)           0.952    34.418    design_1_i/top_0/inst/tdc1/delay_bufs[20]
    SLICE_X62Y100        CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    34.968 r  design_1_i/top_0/inst/tdc1/genblk2[5].delay_k/CO[3]
                         net (fo=2, routed)           0.917    35.885    design_1_i/top_0/inst/tdc1/delay_bufs[24]
    SLICE_X60Y104        CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    36.411 r  design_1_i/top_0/inst/tdc1/genblk2[6].delay_k/CO[3]
                         net (fo=2, routed)           0.645    37.056    design_1_i/top_0/inst/tdc1/delay_bufs[28]
    SLICE_X62Y105        CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    37.606 r  design_1_i/top_0/inst/tdc1/genblk2[7].delay_k/CO[3]
                         net (fo=2, routed)           0.827    38.433    design_1_i/top_0/inst/tdc1/delay_bufs[32]
    SLICE_X62Y103        CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    38.983 r  design_1_i/top_0/inst/tdc1/genblk2[8].delay_k/CO[3]
                         net (fo=2, routed)           0.633    39.616    design_1_i/top_0/inst/tdc1/delay_bufs[36]
    SLICE_X60Y103        CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    40.142 r  design_1_i/top_0/inst/tdc1/genblk2[9].delay_k/CO[3]
                         net (fo=2, routed)           0.879    41.021    design_1_i/top_0/inst/tdc1/delay_bufs[40]
    SLICE_X61Y103        CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    41.547 r  design_1_i/top_0/inst/tdc1/genblk2[10].delay_k/CO[3]
                         net (fo=2, routed)           0.780    42.327    design_1_i/top_0/inst/tdc1/delay_bufs[44]
    SLICE_X61Y102        CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    42.853 r  design_1_i/top_0/inst/tdc1/genblk2[11].delay_k/CO[3]
                         net (fo=2, routed)           0.832    43.684    design_1_i/top_0/inst/tdc1/delay_bufs[48]
    SLICE_X61Y100        CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    44.210 r  design_1_i/top_0/inst/tdc1/genblk2[12].delay_k/CO[3]
                         net (fo=2, routed)           0.834    45.044    design_1_i/top_0/inst/tdc1/delay_bufs[52]
    SLICE_X60Y101        CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    45.570 r  design_1_i/top_0/inst/tdc1/genblk2[13].delay_k/CO[3]
                         net (fo=2, routed)           0.831    46.401    design_1_i/top_0/inst/tdc1/delay_bufs[56]
    SLICE_X60Y102        CARRY4 (Prop_carry4_DI[0]_CO[0])
                                                      0.379    46.780 r  design_1_i/top_0/inst/tdc1/genblk2[14].delay_k/CO[0]
                         net (fo=1, routed)           0.000    46.780    design_1_i/top_0/inst/tdc1/delay_bufs[57]
    SLICE_X60Y102        LDCE                                         r  design_1_i/top_0/inst/tdc1/latches_reg[57]/D
=======
                         net (fo=2803, routed)        2.416     3.710    design_1_i/top_0/inst/tdc1/genblk1[1].init/in
    SLICE_X24Y47         LUT1 (Prop_lut1_I0_O)        0.124     3.834 f  design_1_i/top_0/inst/tdc1/genblk1[1].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.159     3.993    design_1_i/top_0/inst/tdc1/genblk1[1].init/tmp
    SLICE_X24Y47         LUT1 (Prop_lut1_I0_O)        0.124     4.117 r  design_1_i/top_0/inst/tdc1/genblk1[1].init/out_INST_0/O
                         net (fo=1, routed)           0.161     4.278    design_1_i/top_0/inst/tdc1/genblk1[2].init/in
    SLICE_X24Y47         LUT1 (Prop_lut1_I0_O)        0.124     4.402 f  design_1_i/top_0/inst/tdc1/genblk1[2].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.343     4.746    design_1_i/top_0/inst/tdc1/genblk1[2].init/tmp
    SLICE_X25Y47         LUT1 (Prop_lut1_I0_O)        0.124     4.870 r  design_1_i/top_0/inst/tdc1/genblk1[2].init/out_INST_0/O
                         net (fo=1, routed)           0.403     5.273    design_1_i/top_0/inst/tdc1/genblk1[3].init/in
    SLICE_X25Y47         LUT1 (Prop_lut1_I0_O)        0.124     5.397 f  design_1_i/top_0/inst/tdc1/genblk1[3].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.151     5.548    design_1_i/top_0/inst/tdc1/genblk1[3].init/tmp
    SLICE_X25Y47         LUT1 (Prop_lut1_I0_O)        0.124     5.672 r  design_1_i/top_0/inst/tdc1/genblk1[3].init/out_INST_0/O
                         net (fo=1, routed)           0.296     5.969    design_1_i/top_0/inst/tdc1/genblk1[4].init/in
    SLICE_X25Y49         LUT1 (Prop_lut1_I0_O)        0.124     6.093 f  design_1_i/top_0/inst/tdc1/genblk1[4].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.284     6.377    design_1_i/top_0/inst/tdc1/genblk1[4].init/tmp
    SLICE_X27Y49         LUT1 (Prop_lut1_I0_O)        0.124     6.501 r  design_1_i/top_0/inst/tdc1/genblk1[4].init/out_INST_0/O
                         net (fo=1, routed)           0.300     6.801    design_1_i/top_0/inst/tdc1/genblk1[5].init/in
    SLICE_X24Y48         LUT1 (Prop_lut1_I0_O)        0.124     6.925 f  design_1_i/top_0/inst/tdc1/genblk1[5].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.159     7.084    design_1_i/top_0/inst/tdc1/genblk1[5].init/tmp
    SLICE_X24Y48         LUT1 (Prop_lut1_I0_O)        0.124     7.208 r  design_1_i/top_0/inst/tdc1/genblk1[5].init/out_INST_0/O
                         net (fo=1, routed)           0.161     7.369    design_1_i/top_0/inst/tdc1/genblk1[6].init/in
    SLICE_X24Y48         LUT1 (Prop_lut1_I0_O)        0.124     7.493 f  design_1_i/top_0/inst/tdc1/genblk1[6].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.302     7.795    design_1_i/top_0/inst/tdc1/genblk1[6].init/tmp
    SLICE_X24Y49         LUT1 (Prop_lut1_I0_O)        0.124     7.919 r  design_1_i/top_0/inst/tdc1/genblk1[6].init/out_INST_0/O
                         net (fo=1, routed)           0.434     8.354    design_1_i/top_0/inst/tdc1/genblk1[7].init/in
    SLICE_X25Y46         LUT1 (Prop_lut1_I0_O)        0.124     8.478 f  design_1_i/top_0/inst/tdc1/genblk1[7].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.151     8.629    design_1_i/top_0/inst/tdc1/genblk1[7].init/tmp
    SLICE_X25Y46         LUT1 (Prop_lut1_I0_O)        0.124     8.753 r  design_1_i/top_0/inst/tdc1/genblk1[7].init/out_INST_0/O
                         net (fo=1, routed)           0.154     8.907    design_1_i/top_0/inst/tdc1/genblk1[8].init/in
    SLICE_X25Y46         LUT1 (Prop_lut1_I0_O)        0.124     9.031 f  design_1_i/top_0/inst/tdc1/genblk1[8].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.433     9.464    design_1_i/top_0/inst/tdc1/genblk1[8].init/tmp
    SLICE_X25Y48         LUT1 (Prop_lut1_I0_O)        0.124     9.588 r  design_1_i/top_0/inst/tdc1/genblk1[8].init/out_INST_0/O
                         net (fo=1, routed)           0.154     9.742    design_1_i/top_0/inst/tdc1/genblk1[9].init/in
    SLICE_X25Y48         LUT1 (Prop_lut1_I0_O)        0.124     9.866 f  design_1_i/top_0/inst/tdc1/genblk1[9].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.263    10.129    design_1_i/top_0/inst/tdc1/genblk1[9].init/tmp
    SLICE_X25Y48         LUT1 (Prop_lut1_I0_O)        0.124    10.253 r  design_1_i/top_0/inst/tdc1/genblk1[9].init/out_INST_0/O
                         net (fo=1, routed)           0.154    10.407    design_1_i/top_0/inst/tdc1/genblk1[10].init/in
    SLICE_X25Y48         LUT1 (Prop_lut1_I0_O)        0.124    10.531 f  design_1_i/top_0/inst/tdc1/genblk1[10].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.303    10.834    design_1_i/top_0/inst/tdc1/genblk1[10].init/tmp
    SLICE_X24Y47         LUT1 (Prop_lut1_I0_O)        0.124    10.958 r  design_1_i/top_0/inst/tdc1/genblk1[10].init/out_INST_0/O
                         net (fo=1, routed)           0.487    11.445    design_1_i/top_0/inst/tdc1/genblk1[11].init/in
    SLICE_X25Y44         LUT1 (Prop_lut1_I0_O)        0.124    11.569 f  design_1_i/top_0/inst/tdc1/genblk1[11].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.350    11.919    design_1_i/top_0/inst/tdc1/genblk1[11].init/tmp
    SLICE_X24Y44         LUT1 (Prop_lut1_I0_O)        0.124    12.043 r  design_1_i/top_0/inst/tdc1/genblk1[11].init/out_INST_0/O
                         net (fo=1, routed)           0.299    12.342    design_1_i/top_0/inst/tdc1/genblk1[12].init/in
    SLICE_X24Y45         LUT1 (Prop_lut1_I0_O)        0.124    12.466 f  design_1_i/top_0/inst/tdc1/genblk1[12].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.158    12.624    design_1_i/top_0/inst/tdc1/genblk1[12].init/tmp
    SLICE_X24Y45         LUT1 (Prop_lut1_I0_O)        0.124    12.748 r  design_1_i/top_0/inst/tdc1/genblk1[12].init/out_INST_0/O
                         net (fo=1, routed)           0.300    13.048    design_1_i/top_0/inst/tdc1/genblk1[13].init/in
    SLICE_X24Y44         LUT1 (Prop_lut1_I0_O)        0.124    13.172 f  design_1_i/top_0/inst/tdc1/genblk1[13].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.291    13.463    design_1_i/top_0/inst/tdc1/genblk1[13].init/tmp
    SLICE_X25Y45         LUT1 (Prop_lut1_I0_O)        0.124    13.587 r  design_1_i/top_0/inst/tdc1/genblk1[13].init/out_INST_0/O
                         net (fo=1, routed)           0.295    13.882    design_1_i/top_0/inst/tdc1/genblk1[14].init/in
    SLICE_X25Y46         LUT1 (Prop_lut1_I0_O)        0.124    14.006 f  design_1_i/top_0/inst/tdc1/genblk1[14].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.343    14.349    design_1_i/top_0/inst/tdc1/genblk1[14].init/tmp
    SLICE_X25Y45         LUT1 (Prop_lut1_I0_O)        0.124    14.473 r  design_1_i/top_0/inst/tdc1/genblk1[14].init/out_INST_0/O
                         net (fo=1, routed)           0.300    14.772    design_1_i/top_0/inst/tdc1/genblk1[15].init/in
    SLICE_X24Y44         LUT1 (Prop_lut1_I0_O)        0.124    14.896 f  design_1_i/top_0/inst/tdc1/genblk1[15].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.339    15.235    design_1_i/top_0/inst/tdc1/genblk1[15].init/tmp
    SLICE_X25Y44         LUT1 (Prop_lut1_I0_O)        0.124    15.359 r  design_1_i/top_0/inst/tdc1/genblk1[15].init/out_INST_0/O
                         net (fo=1, routed)           0.303    15.662    design_1_i/top_0/inst/tdc1/genblk1[16].init/in
    SLICE_X24Y45         LUT1 (Prop_lut1_I0_O)        0.124    15.786 f  design_1_i/top_0/inst/tdc1/genblk1[16].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.291    16.077    design_1_i/top_0/inst/tdc1/genblk1[16].init/tmp
    SLICE_X25Y45         LUT1 (Prop_lut1_I0_O)        0.124    16.201 r  design_1_i/top_0/inst/tdc1/genblk1[16].init/out_INST_0/O
                         net (fo=1, routed)           0.301    16.502    design_1_i/top_0/inst/tdc1/genblk1[17].init/in
    SLICE_X25Y44         LUT1 (Prop_lut1_I0_O)        0.124    16.626 f  design_1_i/top_0/inst/tdc1/genblk1[17].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.154    16.780    design_1_i/top_0/inst/tdc1/genblk1[17].init/tmp
    SLICE_X25Y44         LUT1 (Prop_lut1_I0_O)        0.124    16.904 r  design_1_i/top_0/inst/tdc1/genblk1[17].init/out_INST_0/O
                         net (fo=1, routed)           0.351    17.254    design_1_i/top_0/inst/tdc1/genblk1[18].init/in
    SLICE_X24Y44         LUT1 (Prop_lut1_I0_O)        0.124    17.378 f  design_1_i/top_0/inst/tdc1/genblk1[18].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.303    17.681    design_1_i/top_0/inst/tdc1/genblk1[18].init/tmp
    SLICE_X24Y43         LUT1 (Prop_lut1_I0_O)        0.124    17.805 r  design_1_i/top_0/inst/tdc1/genblk1[18].init/out_INST_0/O
                         net (fo=1, routed)           0.296    18.101    design_1_i/top_0/inst/tdc1/genblk1[19].init/in
    SLICE_X25Y43         LUT1 (Prop_lut1_I0_O)        0.124    18.225 f  design_1_i/top_0/inst/tdc1/genblk1[19].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.263    18.488    design_1_i/top_0/inst/tdc1/genblk1[19].init/tmp
    SLICE_X25Y43         LUT1 (Prop_lut1_I0_O)        0.124    18.612 r  design_1_i/top_0/inst/tdc1/genblk1[19].init/out_INST_0/O
                         net (fo=1, routed)           0.151    18.763    design_1_i/top_0/inst/tdc1/genblk1[20].init/in
    SLICE_X25Y43         LUT1 (Prop_lut1_I0_O)        0.124    18.887 f  design_1_i/top_0/inst/tdc1/genblk1[20].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.348    19.235    design_1_i/top_0/inst/tdc1/genblk1[20].init/tmp
    SLICE_X24Y43         LUT1 (Prop_lut1_I0_O)        0.124    19.359 r  design_1_i/top_0/inst/tdc1/genblk1[20].init/out_INST_0/O
                         net (fo=1, routed)           0.158    19.517    design_1_i/top_0/inst/tdc1/genblk1[21].init/in
    SLICE_X24Y43         LUT1 (Prop_lut1_I0_O)        0.124    19.641 f  design_1_i/top_0/inst/tdc1/genblk1[21].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.539    20.180    design_1_i/top_0/inst/tdc1/genblk1[21].init/tmp
    SLICE_X22Y44         LUT1 (Prop_lut1_I0_O)        0.124    20.304 r  design_1_i/top_0/inst/tdc1/genblk1[21].init/out_INST_0/O
                         net (fo=1, routed)           0.161    20.465    design_1_i/top_0/inst/tdc1/genblk1[22].init/in
    SLICE_X22Y44         LUT1 (Prop_lut1_I0_O)        0.124    20.589 f  design_1_i/top_0/inst/tdc1/genblk1[22].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.303    20.892    design_1_i/top_0/inst/tdc1/genblk1[22].init/tmp
    SLICE_X22Y43         LUT1 (Prop_lut1_I0_O)        0.124    21.016 r  design_1_i/top_0/inst/tdc1/genblk1[22].init/out_INST_0/O
                         net (fo=1, routed)           0.161    21.177    design_1_i/top_0/inst/tdc1/genblk1[23].init/in
    SLICE_X22Y43         LUT1 (Prop_lut1_I0_O)        0.124    21.301 f  design_1_i/top_0/inst/tdc1/genblk1[23].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.165    21.466    design_1_i/top_0/inst/tdc1/genblk1[23].init/tmp
    SLICE_X22Y43         LUT1 (Prop_lut1_I0_O)        0.124    21.590 r  design_1_i/top_0/inst/tdc1/genblk1[23].init/out_INST_0/O
                         net (fo=1, routed)           0.446    22.036    design_1_i/top_0/inst/tdc1/genblk1[24].init/in
    SLICE_X21Y45         LUT1 (Prop_lut1_I0_O)        0.124    22.160 f  design_1_i/top_0/inst/tdc1/genblk1[24].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.307    22.467    design_1_i/top_0/inst/tdc1/genblk1[24].init/tmp
    SLICE_X22Y45         LUT1 (Prop_lut1_I0_O)        0.124    22.591 r  design_1_i/top_0/inst/tdc1/genblk1[24].init/out_INST_0/O
                         net (fo=1, routed)           0.161    22.752    design_1_i/top_0/inst/tdc1/genblk1[25].init/in
    SLICE_X22Y45         LUT1 (Prop_lut1_I0_O)        0.124    22.876 f  design_1_i/top_0/inst/tdc1/genblk1[25].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.297    23.173    design_1_i/top_0/inst/tdc1/genblk1[25].init/tmp
    SLICE_X21Y45         LUT1 (Prop_lut1_I0_O)        0.124    23.297 r  design_1_i/top_0/inst/tdc1/genblk1[25].init/out_INST_0/O
                         net (fo=1, routed)           0.151    23.448    design_1_i/top_0/inst/tdc1/genblk1[26].init/in
    SLICE_X21Y45         LUT1 (Prop_lut1_I0_O)        0.124    23.572 f  design_1_i/top_0/inst/tdc1/genblk1[26].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.291    23.863    design_1_i/top_0/inst/tdc1/genblk1[26].init/tmp
    SLICE_X21Y46         LUT1 (Prop_lut1_I0_O)        0.124    23.987 r  design_1_i/top_0/inst/tdc1/genblk1[26].init/out_INST_0/O
                         net (fo=1, routed)           0.151    24.139    design_1_i/top_0/inst/tdc1/genblk1[27].init/in
    SLICE_X21Y46         LUT1 (Prop_lut1_I0_O)        0.124    24.263 f  design_1_i/top_0/inst/tdc1/genblk1[27].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.293    24.556    design_1_i/top_0/inst/tdc1/genblk1[27].init/tmp
    SLICE_X21Y44         LUT1 (Prop_lut1_I0_O)        0.124    24.680 r  design_1_i/top_0/inst/tdc1/genblk1[27].init/out_INST_0/O
                         net (fo=1, routed)           0.151    24.831    design_1_i/top_0/inst/tdc1/genblk1[28].init/in
    SLICE_X21Y44         LUT1 (Prop_lut1_I0_O)        0.124    24.955 f  design_1_i/top_0/inst/tdc1/genblk1[28].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.301    25.256    design_1_i/top_0/inst/tdc1/genblk1[28].init/tmp
    SLICE_X21Y43         LUT1 (Prop_lut1_I0_O)        0.124    25.380 r  design_1_i/top_0/inst/tdc1/genblk1[28].init/out_INST_0/O
                         net (fo=1, routed)           0.149    25.529    design_1_i/top_0/inst/tdc1/genblk1[29].init/in
    SLICE_X21Y43         LUT1 (Prop_lut1_I0_O)        0.124    25.653 f  design_1_i/top_0/inst/tdc1/genblk1[29].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.292    25.946    design_1_i/top_0/inst/tdc1/genblk1[29].init/tmp
    SLICE_X21Y42         LUT1 (Prop_lut1_I0_O)        0.124    26.070 r  design_1_i/top_0/inst/tdc1/genblk1[29].init/out_INST_0/O
                         net (fo=1, routed)           0.149    26.218    design_1_i/top_0/inst/tdc1/genblk1[30].init/in
    SLICE_X21Y42         LUT1 (Prop_lut1_I0_O)        0.124    26.342 f  design_1_i/top_0/inst/tdc1/genblk1[30].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.154    26.497    design_1_i/top_0/inst/tdc1/genblk1[30].init/tmp
    SLICE_X21Y42         LUT1 (Prop_lut1_I0_O)        0.124    26.621 r  design_1_i/top_0/inst/tdc1/genblk1[30].init/out_INST_0/O
                         net (fo=1, routed)           0.453    27.073    design_1_i/top_0/inst/tdc1/genblk1[31].init/in
    SLICE_X18Y42         LUT1 (Prop_lut1_I0_O)        0.124    27.197 f  design_1_i/top_0/inst/tdc1/genblk1[31].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.161    27.358    design_1_i/top_0/inst/tdc1/genblk1[31].init/tmp
    SLICE_X18Y42         LUT1 (Prop_lut1_I0_O)        0.124    27.482 r  design_1_i/top_0/inst/tdc1/genblk1[31].init/out_INST_0/O
                         net (fo=1, routed)           0.165    27.647    design_1_i/top_0/inst/tdc1/initial_bufs[31]
    SLICE_X18Y42         LUT1 (Prop_lut1_I0_O)        0.124    27.771 r  design_1_i/top_0/inst/tdc1/initial_bufs_inst/O
                         net (fo=2, routed)           0.203    27.974    design_1_i/top_0/inst/tdc1/delay_bufs[0]
    SLICE_X19Y42         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    28.500 r  design_1_i/top_0/inst/tdc1/genblk2[0].delay_k/CO[3]
                         net (fo=2, routed)           0.641    29.141    design_1_i/top_0/inst/tdc1/delay_bufs[4]
    SLICE_X18Y44         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    29.691 r  design_1_i/top_0/inst/tdc1/genblk2[1].delay_k/CO[3]
                         net (fo=2, routed)           0.627    30.317    design_1_i/top_0/inst/tdc1/delay_bufs[8]
    SLICE_X17Y44         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    30.843 r  design_1_i/top_0/inst/tdc1/genblk2[2].delay_k/CO[3]
                         net (fo=2, routed)           0.643    31.486    design_1_i/top_0/inst/tdc1/delay_bufs[12]
    SLICE_X18Y45         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    32.036 r  design_1_i/top_0/inst/tdc1/genblk2[3].delay_k/CO[3]
                         net (fo=2, routed)           0.823    32.859    design_1_i/top_0/inst/tdc1/delay_bufs[16]
    SLICE_X18Y46         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    33.409 r  design_1_i/top_0/inst/tdc1/genblk2[4].delay_k/CO[3]
                         net (fo=2, routed)           0.627    34.036    design_1_i/top_0/inst/tdc1/delay_bufs[20]
    SLICE_X16Y46         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    34.586 r  design_1_i/top_0/inst/tdc1/genblk2[5].delay_k/CO[3]
                         net (fo=2, routed)           0.775    35.360    design_1_i/top_0/inst/tdc1/delay_bufs[24]
    SLICE_X16Y45         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    35.910 r  design_1_i/top_0/inst/tdc1/genblk2[6].delay_k/CO[3]
                         net (fo=2, routed)           0.642    36.553    design_1_i/top_0/inst/tdc1/delay_bufs[28]
    SLICE_X14Y45         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    37.103 r  design_1_i/top_0/inst/tdc1/genblk2[7].delay_k/CO[3]
                         net (fo=2, routed)           0.818    37.921    design_1_i/top_0/inst/tdc1/delay_bufs[32]
    SLICE_X14Y46         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    38.471 r  design_1_i/top_0/inst/tdc1/genblk2[8].delay_k/CO[3]
                         net (fo=2, routed)           0.640    39.110    design_1_i/top_0/inst/tdc1/delay_bufs[36]
    SLICE_X17Y46         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    39.636 r  design_1_i/top_0/inst/tdc1/genblk2[9].delay_k/CO[3]
                         net (fo=2, routed)           0.647    40.283    design_1_i/top_0/inst/tdc1/delay_bufs[40]
    SLICE_X15Y46         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    40.809 r  design_1_i/top_0/inst/tdc1/genblk2[10].delay_k/CO[3]
                         net (fo=2, routed)           0.631    41.441    design_1_i/top_0/inst/tdc1/delay_bufs[44]
    SLICE_X13Y46         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    41.967 r  design_1_i/top_0/inst/tdc1/genblk2[11].delay_k/CO[3]
                         net (fo=2, routed)           0.638    42.605    design_1_i/top_0/inst/tdc1/delay_bufs[48]
    SLICE_X13Y47         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    43.131 r  design_1_i/top_0/inst/tdc1/genblk2[12].delay_k/CO[3]
                         net (fo=2, routed)           0.820    43.951    design_1_i/top_0/inst/tdc1/delay_bufs[52]
    SLICE_X14Y47         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    44.501 r  design_1_i/top_0/inst/tdc1/genblk2[13].delay_k/CO[3]
                         net (fo=2, routed)           0.872    45.372    design_1_i/top_0/inst/tdc1/delay_bufs[56]
    SLICE_X15Y47         CARRY4 (Prop_carry4_DI[0]_CO[0])
                                                      0.379    45.751 r  design_1_i/top_0/inst/tdc1/genblk2[14].delay_k/CO[0]
                         net (fo=1, routed)           0.000    45.751    design_1_i/top_0/inst/tdc1/delay_bufs[57]
    SLICE_X15Y47         LDCE                                         r  design_1_i/top_0/inst/tdc1/latches_reg[57]/D
>>>>>>> retest
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
<<<<<<< HEAD
                         net (fo=2290, routed)        1.715     2.894    design_1_i/top_0/inst/tdc1/initial_bufs[0]
    SLICE_X60Y102        LDCE                                         r  design_1_i/top_0/inst/tdc1/latches_reg[57]/G
                         clock pessimism              0.000     2.894    
                         clock uncertainty           -0.154     2.740    
                         time borrowed                5.057     7.797    
  -------------------------------------------------------------------
                         required time                          7.797    
                         arrival time                         -46.780    
  -------------------------------------------------------------------
                         slack                                -38.983    

Slack (VIOLATED) :        -37.787ns  (required time - arrival time)
=======
                         net (fo=2803, routed)        1.581     2.760    design_1_i/top_0/inst/tdc1/initial_bufs[0]
    SLICE_X15Y47         LDCE                                         r  design_1_i/top_0/inst/tdc1/latches_reg[57]/G
                         clock pessimism              0.000     2.760    
                         clock uncertainty           -0.154     2.606    
                         time borrowed                5.057     7.663    
  -------------------------------------------------------------------
                         required time                          7.663    
                         arrival time                         -45.751    
  -------------------------------------------------------------------
                         slack                                -38.088    

Slack (VIOLATED) :        -36.810ns  (required time - arrival time)
>>>>>>> retest
  Source:                 design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                            (clock source 'clk_fpga_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/top_0/inst/tdc1/latches_reg[55]/D
                            (positive level-sensitive latch clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
<<<<<<< HEAD
  Data Path Delay:        45.584ns  (logic 15.387ns (33.755%)  route 30.197ns (66.245%))
  Logic Levels:           78  (BUFG=1 CARRY4=14 LUT1=63)
  Clock Path Skew:        2.894ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.894ns
=======
  Data Path Delay:        44.515ns  (logic 15.483ns (34.782%)  route 29.032ns (65.218%))
  Logic Levels:           78  (BUFG=1 CARRY4=14 LUT1=63)
  Clock Path Skew:        2.760ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.760ns
>>>>>>> retest
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Time Borrowing:         
    Nominal pulse width:              5.000ns
    Library setup time:               0.098ns
    Computed max time borrow:         5.098ns
    Time borrowed from endpoint:      5.098ns
    Open edge uncertainty:           -0.154ns
    Time given to startpoint:         4.944ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
<<<<<<< HEAD
                         net (fo=2290, routed)        2.420     3.714    design_1_i/top_0/inst/tdc1/genblk1[1].init/in
    SLICE_X66Y108        LUT1 (Prop_lut1_I0_O)        0.124     3.838 f  design_1_i/top_0/inst/tdc1/genblk1[1].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.162     4.000    design_1_i/top_0/inst/tdc1/genblk1[1].init/tmp
    SLICE_X66Y108        LUT1 (Prop_lut1_I0_O)        0.124     4.124 r  design_1_i/top_0/inst/tdc1/genblk1[1].init/out_INST_0/O
                         net (fo=1, routed)           0.171     4.295    design_1_i/top_0/inst/tdc1/genblk1[2].init/in
    SLICE_X66Y108        LUT1 (Prop_lut1_I0_O)        0.124     4.419 f  design_1_i/top_0/inst/tdc1/genblk1[2].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.302     4.721    design_1_i/top_0/inst/tdc1/genblk1[2].init/tmp
    SLICE_X66Y109        LUT1 (Prop_lut1_I0_O)        0.124     4.845 r  design_1_i/top_0/inst/tdc1/genblk1[2].init/out_INST_0/O
                         net (fo=1, routed)           0.292     5.137    design_1_i/top_0/inst/tdc1/genblk1[3].init/in
    SLICE_X67Y107        LUT1 (Prop_lut1_I0_O)        0.124     5.261 f  design_1_i/top_0/inst/tdc1/genblk1[3].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.294     5.555    design_1_i/top_0/inst/tdc1/genblk1[3].init/tmp
    SLICE_X64Y107        LUT1 (Prop_lut1_I0_O)        0.124     5.679 r  design_1_i/top_0/inst/tdc1/genblk1[3].init/out_INST_0/O
                         net (fo=1, routed)           0.296     5.975    design_1_i/top_0/inst/tdc1/genblk1[4].init/in
    SLICE_X65Y107        LUT1 (Prop_lut1_I0_O)        0.124     6.099 f  design_1_i/top_0/inst/tdc1/genblk1[4].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.298     6.397    design_1_i/top_0/inst/tdc1/genblk1[4].init/tmp
    SLICE_X66Y107        LUT1 (Prop_lut1_I0_O)        0.124     6.521 r  design_1_i/top_0/inst/tdc1/genblk1[4].init/out_INST_0/O
                         net (fo=1, routed)           0.304     6.826    design_1_i/top_0/inst/tdc1/genblk1[5].init/in
    SLICE_X66Y106        LUT1 (Prop_lut1_I0_O)        0.124     6.950 f  design_1_i/top_0/inst/tdc1/genblk1[5].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.171     7.121    design_1_i/top_0/inst/tdc1/genblk1[5].init/tmp
    SLICE_X66Y106        LUT1 (Prop_lut1_I0_O)        0.124     7.245 r  design_1_i/top_0/inst/tdc1/genblk1[5].init/out_INST_0/O
                         net (fo=1, routed)           0.291     7.536    design_1_i/top_0/inst/tdc1/genblk1[6].init/in
    SLICE_X67Y106        LUT1 (Prop_lut1_I0_O)        0.124     7.660 f  design_1_i/top_0/inst/tdc1/genblk1[6].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.151     7.811    design_1_i/top_0/inst/tdc1/genblk1[6].init/tmp
    SLICE_X67Y106        LUT1 (Prop_lut1_I0_O)        0.124     7.935 r  design_1_i/top_0/inst/tdc1/genblk1[6].init/out_INST_0/O
                         net (fo=1, routed)           0.154     8.089    design_1_i/top_0/inst/tdc1/genblk1[7].init/in
    SLICE_X67Y106        LUT1 (Prop_lut1_I0_O)        0.124     8.213 f  design_1_i/top_0/inst/tdc1/genblk1[7].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.303     8.516    design_1_i/top_0/inst/tdc1/genblk1[7].init/tmp
    SLICE_X66Y107        LUT1 (Prop_lut1_I0_O)        0.124     8.640 r  design_1_i/top_0/inst/tdc1/genblk1[7].init/out_INST_0/O
                         net (fo=1, routed)           0.161     8.801    design_1_i/top_0/inst/tdc1/genblk1[8].init/in
    SLICE_X66Y107        LUT1 (Prop_lut1_I0_O)        0.124     8.925 f  design_1_i/top_0/inst/tdc1/genblk1[8].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.291     9.216    design_1_i/top_0/inst/tdc1/genblk1[8].init/tmp
    SLICE_X64Y107        LUT1 (Prop_lut1_I0_O)        0.124     9.340 r  design_1_i/top_0/inst/tdc1/genblk1[8].init/out_INST_0/O
                         net (fo=1, routed)           0.293     9.633    design_1_i/top_0/inst/tdc1/genblk1[9].init/in
    SLICE_X67Y108        LUT1 (Prop_lut1_I0_O)        0.124     9.757 f  design_1_i/top_0/inst/tdc1/genblk1[9].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.154     9.912    design_1_i/top_0/inst/tdc1/genblk1[9].init/tmp
    SLICE_X67Y108        LUT1 (Prop_lut1_I0_O)        0.124    10.036 r  design_1_i/top_0/inst/tdc1/genblk1[9].init/out_INST_0/O
                         net (fo=1, routed)           0.343    10.378    design_1_i/top_0/inst/tdc1/genblk1[10].init/in
    SLICE_X67Y107        LUT1 (Prop_lut1_I0_O)        0.124    10.502 f  design_1_i/top_0/inst/tdc1/genblk1[10].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.282    10.785    design_1_i/top_0/inst/tdc1/genblk1[10].init/tmp
    SLICE_X65Y107        LUT1 (Prop_lut1_I0_O)        0.124    10.909 r  design_1_i/top_0/inst/tdc1/genblk1[10].init/out_INST_0/O
                         net (fo=1, routed)           0.296    11.204    design_1_i/top_0/inst/tdc1/genblk1[11].init/in
    SLICE_X65Y105        LUT1 (Prop_lut1_I0_O)        0.124    11.328 f  design_1_i/top_0/inst/tdc1/genblk1[11].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.438    11.767    design_1_i/top_0/inst/tdc1/genblk1[11].init/tmp
    SLICE_X66Y105        LUT1 (Prop_lut1_I0_O)        0.124    11.891 r  design_1_i/top_0/inst/tdc1/genblk1[11].init/out_INST_0/O
                         net (fo=1, routed)           0.292    12.183    design_1_i/top_0/inst/tdc1/genblk1[12].init/in
    SLICE_X67Y105        LUT1 (Prop_lut1_I0_O)        0.124    12.307 f  design_1_i/top_0/inst/tdc1/genblk1[12].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.294    12.601    design_1_i/top_0/inst/tdc1/genblk1[12].init/tmp
    SLICE_X64Y105        LUT1 (Prop_lut1_I0_O)        0.124    12.725 r  design_1_i/top_0/inst/tdc1/genblk1[12].init/out_INST_0/O
                         net (fo=1, routed)           0.287    13.013    design_1_i/top_0/inst/tdc1/genblk1[13].init/in
    SLICE_X67Y105        LUT1 (Prop_lut1_I0_O)        0.124    13.137 f  design_1_i/top_0/inst/tdc1/genblk1[13].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.263    13.400    design_1_i/top_0/inst/tdc1/genblk1[13].init/tmp
    SLICE_X67Y105        LUT1 (Prop_lut1_I0_O)        0.124    13.524 r  design_1_i/top_0/inst/tdc1/genblk1[13].init/out_INST_0/O
                         net (fo=1, routed)           0.292    13.816    design_1_i/top_0/inst/tdc1/genblk1[14].init/in
    SLICE_X67Y104        LUT1 (Prop_lut1_I0_O)        0.124    13.940 f  design_1_i/top_0/inst/tdc1/genblk1[14].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.302    14.242    design_1_i/top_0/inst/tdc1/genblk1[14].init/tmp
    SLICE_X66Y103        LUT1 (Prop_lut1_I0_O)        0.124    14.366 r  design_1_i/top_0/inst/tdc1/genblk1[14].init/out_INST_0/O
                         net (fo=1, routed)           0.294    14.660    design_1_i/top_0/inst/tdc1/genblk1[15].init/in
    SLICE_X67Y104        LUT1 (Prop_lut1_I0_O)        0.124    14.784 f  design_1_i/top_0/inst/tdc1/genblk1[15].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.263    15.047    design_1_i/top_0/inst/tdc1/genblk1[15].init/tmp
    SLICE_X67Y104        LUT1 (Prop_lut1_I0_O)        0.124    15.171 r  design_1_i/top_0/inst/tdc1/genblk1[15].init/out_INST_0/O
                         net (fo=1, routed)           0.304    15.474    design_1_i/top_0/inst/tdc1/genblk1[16].init/in
    SLICE_X63Y104        LUT1 (Prop_lut1_I0_O)        0.124    15.598 f  design_1_i/top_0/inst/tdc1/genblk1[16].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.296    15.894    design_1_i/top_0/inst/tdc1/genblk1[16].init/tmp
    SLICE_X63Y105        LUT1 (Prop_lut1_I0_O)        0.124    16.018 r  design_1_i/top_0/inst/tdc1/genblk1[16].init/out_INST_0/O
                         net (fo=1, routed)           0.303    16.322    design_1_i/top_0/inst/tdc1/genblk1[17].init/in
    SLICE_X64Y105        LUT1 (Prop_lut1_I0_O)        0.124    16.446 f  design_1_i/top_0/inst/tdc1/genblk1[17].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.159    16.604    design_1_i/top_0/inst/tdc1/genblk1[17].init/tmp
    SLICE_X64Y105        LUT1 (Prop_lut1_I0_O)        0.124    16.728 r  design_1_i/top_0/inst/tdc1/genblk1[17].init/out_INST_0/O
                         net (fo=1, routed)           0.161    16.890    design_1_i/top_0/inst/tdc1/genblk1[18].init/in
    SLICE_X64Y105        LUT1 (Prop_lut1_I0_O)        0.124    17.014 f  design_1_i/top_0/inst/tdc1/genblk1[18].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.296    17.310    design_1_i/top_0/inst/tdc1/genblk1[18].init/tmp
    SLICE_X65Y105        LUT1 (Prop_lut1_I0_O)        0.124    17.434 r  design_1_i/top_0/inst/tdc1/genblk1[18].init/out_INST_0/O
                         net (fo=1, routed)           0.299    17.733    design_1_i/top_0/inst/tdc1/genblk1[19].init/in
    SLICE_X64Y106        LUT1 (Prop_lut1_I0_O)        0.124    17.857 f  design_1_i/top_0/inst/tdc1/genblk1[19].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.158    18.015    design_1_i/top_0/inst/tdc1/genblk1[19].init/tmp
    SLICE_X64Y106        LUT1 (Prop_lut1_I0_O)        0.124    18.139 r  design_1_i/top_0/inst/tdc1/genblk1[19].init/out_INST_0/O
                         net (fo=1, routed)           0.430    18.569    design_1_i/top_0/inst/tdc1/genblk1[20].init/in
    SLICE_X65Y108        LUT1 (Prop_lut1_I0_O)        0.124    18.693 f  design_1_i/top_0/inst/tdc1/genblk1[20].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.151    18.845    design_1_i/top_0/inst/tdc1/genblk1[20].init/tmp
    SLICE_X65Y108        LUT1 (Prop_lut1_I0_O)        0.124    18.969 r  design_1_i/top_0/inst/tdc1/genblk1[20].init/out_INST_0/O
                         net (fo=1, routed)           0.154    19.123    design_1_i/top_0/inst/tdc1/genblk1[21].init/in
    SLICE_X65Y108        LUT1 (Prop_lut1_I0_O)        0.124    19.247 f  design_1_i/top_0/inst/tdc1/genblk1[21].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.284    19.531    design_1_i/top_0/inst/tdc1/genblk1[21].init/tmp
    SLICE_X67Y108        LUT1 (Prop_lut1_I0_O)        0.124    19.655 r  design_1_i/top_0/inst/tdc1/genblk1[21].init/out_INST_0/O
                         net (fo=1, routed)           0.291    19.946    design_1_i/top_0/inst/tdc1/genblk1[22].init/in
    SLICE_X64Y108        LUT1 (Prop_lut1_I0_O)        0.124    20.070 f  design_1_i/top_0/inst/tdc1/genblk1[22].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.159    20.228    design_1_i/top_0/inst/tdc1/genblk1[22].init/tmp
    SLICE_X64Y108        LUT1 (Prop_lut1_I0_O)        0.124    20.352 r  design_1_i/top_0/inst/tdc1/genblk1[22].init/out_INST_0/O
                         net (fo=1, routed)           0.299    20.652    design_1_i/top_0/inst/tdc1/genblk1[23].init/in
    SLICE_X64Y107        LUT1 (Prop_lut1_I0_O)        0.124    20.776 f  design_1_i/top_0/inst/tdc1/genblk1[23].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.162    20.937    design_1_i/top_0/inst/tdc1/genblk1[23].init/tmp
    SLICE_X64Y107        LUT1 (Prop_lut1_I0_O)        0.124    21.061 r  design_1_i/top_0/inst/tdc1/genblk1[23].init/out_INST_0/O
                         net (fo=1, routed)           0.304    21.366    design_1_i/top_0/inst/tdc1/genblk1[24].init/in
    SLICE_X66Y107        LUT1 (Prop_lut1_I0_O)        0.124    21.490 f  design_1_i/top_0/inst/tdc1/genblk1[24].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.288    21.778    design_1_i/top_0/inst/tdc1/genblk1[24].init/tmp
    SLICE_X65Y107        LUT1 (Prop_lut1_I0_O)        0.124    21.902 r  design_1_i/top_0/inst/tdc1/genblk1[24].init/out_INST_0/O
                         net (fo=1, routed)           0.264    22.166    design_1_i/top_0/inst/tdc1/genblk1[25].init/in
    SLICE_X65Y107        LUT1 (Prop_lut1_I0_O)        0.124    22.290 f  design_1_i/top_0/inst/tdc1/genblk1[25].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.290    22.580    design_1_i/top_0/inst/tdc1/genblk1[25].init/tmp
    SLICE_X65Y106        LUT1 (Prop_lut1_I0_O)        0.124    22.704 r  design_1_i/top_0/inst/tdc1/genblk1[25].init/out_INST_0/O
                         net (fo=1, routed)           0.151    22.855    design_1_i/top_0/inst/tdc1/genblk1[26].init/in
    SLICE_X65Y106        LUT1 (Prop_lut1_I0_O)        0.124    22.979 f  design_1_i/top_0/inst/tdc1/genblk1[26].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.154    23.133    design_1_i/top_0/inst/tdc1/genblk1[26].init/tmp
    SLICE_X65Y106        LUT1 (Prop_lut1_I0_O)        0.124    23.257 r  design_1_i/top_0/inst/tdc1/genblk1[26].init/out_INST_0/O
                         net (fo=1, routed)           0.404    23.661    design_1_i/top_0/inst/tdc1/genblk1[27].init/in
    SLICE_X65Y105        LUT1 (Prop_lut1_I0_O)        0.124    23.785 f  design_1_i/top_0/inst/tdc1/genblk1[27].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.151    23.937    design_1_i/top_0/inst/tdc1/genblk1[27].init/tmp
    SLICE_X65Y105        LUT1 (Prop_lut1_I0_O)        0.124    24.061 r  design_1_i/top_0/inst/tdc1/genblk1[27].init/out_INST_0/O
                         net (fo=1, routed)           0.446    24.507    design_1_i/top_0/inst/tdc1/genblk1[28].init/in
    SLICE_X66Y105        LUT1 (Prop_lut1_I0_O)        0.124    24.631 f  design_1_i/top_0/inst/tdc1/genblk1[28].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.162    24.793    design_1_i/top_0/inst/tdc1/genblk1[28].init/tmp
    SLICE_X66Y105        LUT1 (Prop_lut1_I0_O)        0.124    24.917 r  design_1_i/top_0/inst/tdc1/genblk1[28].init/out_INST_0/O
                         net (fo=1, routed)           0.302    25.219    design_1_i/top_0/inst/tdc1/genblk1[29].init/in
    SLICE_X66Y104        LUT1 (Prop_lut1_I0_O)        0.124    25.343 f  design_1_i/top_0/inst/tdc1/genblk1[29].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.165    25.507    design_1_i/top_0/inst/tdc1/genblk1[29].init/tmp
    SLICE_X66Y104        LUT1 (Prop_lut1_I0_O)        0.124    25.631 r  design_1_i/top_0/inst/tdc1/genblk1[29].init/out_INST_0/O
                         net (fo=1, routed)           0.304    25.936    design_1_i/top_0/inst/tdc1/genblk1[30].init/in
    SLICE_X66Y103        LUT1 (Prop_lut1_I0_O)        0.124    26.060 f  design_1_i/top_0/inst/tdc1/genblk1[30].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.284    26.344    design_1_i/top_0/inst/tdc1/genblk1[30].init/tmp
    SLICE_X65Y103        LUT1 (Prop_lut1_I0_O)        0.124    26.468 r  design_1_i/top_0/inst/tdc1/genblk1[30].init/out_INST_0/O
                         net (fo=1, routed)           0.312    26.780    design_1_i/top_0/inst/tdc1/genblk1[31].init/in
    SLICE_X63Y104        LUT1 (Prop_lut1_I0_O)        0.124    26.904 f  design_1_i/top_0/inst/tdc1/genblk1[31].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.289    27.193    design_1_i/top_0/inst/tdc1/genblk1[31].init/tmp
    SLICE_X63Y105        LUT1 (Prop_lut1_I0_O)        0.124    27.317 r  design_1_i/top_0/inst/tdc1/genblk1[31].init/out_INST_0/O
                         net (fo=1, routed)           0.295    27.613    design_1_i/top_0/inst/tdc1/initial_bufs[31]
    SLICE_X63Y106        LUT1 (Prop_lut1_I0_O)        0.124    27.737 r  design_1_i/top_0/inst/tdc1/initial_bufs_inst/O
                         net (fo=2, routed)           0.189    27.926    design_1_i/top_0/inst/tdc1/delay_bufs[0]
    SLICE_X62Y106        CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    28.476 r  design_1_i/top_0/inst/tdc1/genblk2[0].delay_k/CO[3]
                         net (fo=2, routed)           0.784    29.260    design_1_i/top_0/inst/tdc1/delay_bufs[4]
    SLICE_X65Y104        CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    29.786 r  design_1_i/top_0/inst/tdc1/genblk2[1].delay_k/CO[3]
                         net (fo=2, routed)           0.801    30.587    design_1_i/top_0/inst/tdc1/delay_bufs[8]
    SLICE_X64Y103        CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    31.113 r  design_1_i/top_0/inst/tdc1/genblk2[2].delay_k/CO[3]
                         net (fo=2, routed)           0.651    31.763    design_1_i/top_0/inst/tdc1/delay_bufs[12]
    SLICE_X67Y103        CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    32.289 r  design_1_i/top_0/inst/tdc1/genblk2[3].delay_k/CO[3]
                         net (fo=2, routed)           0.652    32.941    design_1_i/top_0/inst/tdc1/delay_bufs[16]
    SLICE_X64Y104        CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    33.467 r  design_1_i/top_0/inst/tdc1/genblk2[4].delay_k/CO[3]
                         net (fo=2, routed)           0.952    34.418    design_1_i/top_0/inst/tdc1/delay_bufs[20]
    SLICE_X62Y100        CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    34.968 r  design_1_i/top_0/inst/tdc1/genblk2[5].delay_k/CO[3]
                         net (fo=2, routed)           0.917    35.885    design_1_i/top_0/inst/tdc1/delay_bufs[24]
    SLICE_X60Y104        CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    36.411 r  design_1_i/top_0/inst/tdc1/genblk2[6].delay_k/CO[3]
                         net (fo=2, routed)           0.645    37.056    design_1_i/top_0/inst/tdc1/delay_bufs[28]
    SLICE_X62Y105        CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    37.606 r  design_1_i/top_0/inst/tdc1/genblk2[7].delay_k/CO[3]
                         net (fo=2, routed)           0.827    38.433    design_1_i/top_0/inst/tdc1/delay_bufs[32]
    SLICE_X62Y103        CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    38.983 r  design_1_i/top_0/inst/tdc1/genblk2[8].delay_k/CO[3]
                         net (fo=2, routed)           0.633    39.616    design_1_i/top_0/inst/tdc1/delay_bufs[36]
    SLICE_X60Y103        CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    40.142 r  design_1_i/top_0/inst/tdc1/genblk2[9].delay_k/CO[3]
                         net (fo=2, routed)           0.879    41.021    design_1_i/top_0/inst/tdc1/delay_bufs[40]
    SLICE_X61Y103        CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    41.547 r  design_1_i/top_0/inst/tdc1/genblk2[10].delay_k/CO[3]
                         net (fo=2, routed)           0.780    42.327    design_1_i/top_0/inst/tdc1/delay_bufs[44]
    SLICE_X61Y102        CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    42.853 r  design_1_i/top_0/inst/tdc1/genblk2[11].delay_k/CO[3]
                         net (fo=2, routed)           0.832    43.684    design_1_i/top_0/inst/tdc1/delay_bufs[48]
    SLICE_X61Y100        CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    44.210 r  design_1_i/top_0/inst/tdc1/genblk2[12].delay_k/CO[3]
                         net (fo=2, routed)           0.834    45.044    design_1_i/top_0/inst/tdc1/delay_bufs[52]
    SLICE_X60Y101        CARRY4 (Prop_carry4_DI[0]_CO[2])
                                                      0.540    45.584 r  design_1_i/top_0/inst/tdc1/genblk2[13].delay_k/CO[2]
                         net (fo=1, routed)           0.000    45.584    design_1_i/top_0/inst/tdc1/delay_bufs[55]
    SLICE_X60Y101        LDCE                                         r  design_1_i/top_0/inst/tdc1/latches_reg[55]/D
=======
                         net (fo=2803, routed)        2.416     3.710    design_1_i/top_0/inst/tdc1/genblk1[1].init/in
    SLICE_X24Y47         LUT1 (Prop_lut1_I0_O)        0.124     3.834 f  design_1_i/top_0/inst/tdc1/genblk1[1].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.159     3.993    design_1_i/top_0/inst/tdc1/genblk1[1].init/tmp
    SLICE_X24Y47         LUT1 (Prop_lut1_I0_O)        0.124     4.117 r  design_1_i/top_0/inst/tdc1/genblk1[1].init/out_INST_0/O
                         net (fo=1, routed)           0.161     4.278    design_1_i/top_0/inst/tdc1/genblk1[2].init/in
    SLICE_X24Y47         LUT1 (Prop_lut1_I0_O)        0.124     4.402 f  design_1_i/top_0/inst/tdc1/genblk1[2].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.343     4.746    design_1_i/top_0/inst/tdc1/genblk1[2].init/tmp
    SLICE_X25Y47         LUT1 (Prop_lut1_I0_O)        0.124     4.870 r  design_1_i/top_0/inst/tdc1/genblk1[2].init/out_INST_0/O
                         net (fo=1, routed)           0.403     5.273    design_1_i/top_0/inst/tdc1/genblk1[3].init/in
    SLICE_X25Y47         LUT1 (Prop_lut1_I0_O)        0.124     5.397 f  design_1_i/top_0/inst/tdc1/genblk1[3].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.151     5.548    design_1_i/top_0/inst/tdc1/genblk1[3].init/tmp
    SLICE_X25Y47         LUT1 (Prop_lut1_I0_O)        0.124     5.672 r  design_1_i/top_0/inst/tdc1/genblk1[3].init/out_INST_0/O
                         net (fo=1, routed)           0.296     5.969    design_1_i/top_0/inst/tdc1/genblk1[4].init/in
    SLICE_X25Y49         LUT1 (Prop_lut1_I0_O)        0.124     6.093 f  design_1_i/top_0/inst/tdc1/genblk1[4].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.284     6.377    design_1_i/top_0/inst/tdc1/genblk1[4].init/tmp
    SLICE_X27Y49         LUT1 (Prop_lut1_I0_O)        0.124     6.501 r  design_1_i/top_0/inst/tdc1/genblk1[4].init/out_INST_0/O
                         net (fo=1, routed)           0.300     6.801    design_1_i/top_0/inst/tdc1/genblk1[5].init/in
    SLICE_X24Y48         LUT1 (Prop_lut1_I0_O)        0.124     6.925 f  design_1_i/top_0/inst/tdc1/genblk1[5].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.159     7.084    design_1_i/top_0/inst/tdc1/genblk1[5].init/tmp
    SLICE_X24Y48         LUT1 (Prop_lut1_I0_O)        0.124     7.208 r  design_1_i/top_0/inst/tdc1/genblk1[5].init/out_INST_0/O
                         net (fo=1, routed)           0.161     7.369    design_1_i/top_0/inst/tdc1/genblk1[6].init/in
    SLICE_X24Y48         LUT1 (Prop_lut1_I0_O)        0.124     7.493 f  design_1_i/top_0/inst/tdc1/genblk1[6].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.302     7.795    design_1_i/top_0/inst/tdc1/genblk1[6].init/tmp
    SLICE_X24Y49         LUT1 (Prop_lut1_I0_O)        0.124     7.919 r  design_1_i/top_0/inst/tdc1/genblk1[6].init/out_INST_0/O
                         net (fo=1, routed)           0.434     8.354    design_1_i/top_0/inst/tdc1/genblk1[7].init/in
    SLICE_X25Y46         LUT1 (Prop_lut1_I0_O)        0.124     8.478 f  design_1_i/top_0/inst/tdc1/genblk1[7].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.151     8.629    design_1_i/top_0/inst/tdc1/genblk1[7].init/tmp
    SLICE_X25Y46         LUT1 (Prop_lut1_I0_O)        0.124     8.753 r  design_1_i/top_0/inst/tdc1/genblk1[7].init/out_INST_0/O
                         net (fo=1, routed)           0.154     8.907    design_1_i/top_0/inst/tdc1/genblk1[8].init/in
    SLICE_X25Y46         LUT1 (Prop_lut1_I0_O)        0.124     9.031 f  design_1_i/top_0/inst/tdc1/genblk1[8].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.433     9.464    design_1_i/top_0/inst/tdc1/genblk1[8].init/tmp
    SLICE_X25Y48         LUT1 (Prop_lut1_I0_O)        0.124     9.588 r  design_1_i/top_0/inst/tdc1/genblk1[8].init/out_INST_0/O
                         net (fo=1, routed)           0.154     9.742    design_1_i/top_0/inst/tdc1/genblk1[9].init/in
    SLICE_X25Y48         LUT1 (Prop_lut1_I0_O)        0.124     9.866 f  design_1_i/top_0/inst/tdc1/genblk1[9].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.263    10.129    design_1_i/top_0/inst/tdc1/genblk1[9].init/tmp
    SLICE_X25Y48         LUT1 (Prop_lut1_I0_O)        0.124    10.253 r  design_1_i/top_0/inst/tdc1/genblk1[9].init/out_INST_0/O
                         net (fo=1, routed)           0.154    10.407    design_1_i/top_0/inst/tdc1/genblk1[10].init/in
    SLICE_X25Y48         LUT1 (Prop_lut1_I0_O)        0.124    10.531 f  design_1_i/top_0/inst/tdc1/genblk1[10].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.303    10.834    design_1_i/top_0/inst/tdc1/genblk1[10].init/tmp
    SLICE_X24Y47         LUT1 (Prop_lut1_I0_O)        0.124    10.958 r  design_1_i/top_0/inst/tdc1/genblk1[10].init/out_INST_0/O
                         net (fo=1, routed)           0.487    11.445    design_1_i/top_0/inst/tdc1/genblk1[11].init/in
    SLICE_X25Y44         LUT1 (Prop_lut1_I0_O)        0.124    11.569 f  design_1_i/top_0/inst/tdc1/genblk1[11].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.350    11.919    design_1_i/top_0/inst/tdc1/genblk1[11].init/tmp
    SLICE_X24Y44         LUT1 (Prop_lut1_I0_O)        0.124    12.043 r  design_1_i/top_0/inst/tdc1/genblk1[11].init/out_INST_0/O
                         net (fo=1, routed)           0.299    12.342    design_1_i/top_0/inst/tdc1/genblk1[12].init/in
    SLICE_X24Y45         LUT1 (Prop_lut1_I0_O)        0.124    12.466 f  design_1_i/top_0/inst/tdc1/genblk1[12].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.158    12.624    design_1_i/top_0/inst/tdc1/genblk1[12].init/tmp
    SLICE_X24Y45         LUT1 (Prop_lut1_I0_O)        0.124    12.748 r  design_1_i/top_0/inst/tdc1/genblk1[12].init/out_INST_0/O
                         net (fo=1, routed)           0.300    13.048    design_1_i/top_0/inst/tdc1/genblk1[13].init/in
    SLICE_X24Y44         LUT1 (Prop_lut1_I0_O)        0.124    13.172 f  design_1_i/top_0/inst/tdc1/genblk1[13].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.291    13.463    design_1_i/top_0/inst/tdc1/genblk1[13].init/tmp
    SLICE_X25Y45         LUT1 (Prop_lut1_I0_O)        0.124    13.587 r  design_1_i/top_0/inst/tdc1/genblk1[13].init/out_INST_0/O
                         net (fo=1, routed)           0.295    13.882    design_1_i/top_0/inst/tdc1/genblk1[14].init/in
    SLICE_X25Y46         LUT1 (Prop_lut1_I0_O)        0.124    14.006 f  design_1_i/top_0/inst/tdc1/genblk1[14].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.343    14.349    design_1_i/top_0/inst/tdc1/genblk1[14].init/tmp
    SLICE_X25Y45         LUT1 (Prop_lut1_I0_O)        0.124    14.473 r  design_1_i/top_0/inst/tdc1/genblk1[14].init/out_INST_0/O
                         net (fo=1, routed)           0.300    14.772    design_1_i/top_0/inst/tdc1/genblk1[15].init/in
    SLICE_X24Y44         LUT1 (Prop_lut1_I0_O)        0.124    14.896 f  design_1_i/top_0/inst/tdc1/genblk1[15].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.339    15.235    design_1_i/top_0/inst/tdc1/genblk1[15].init/tmp
    SLICE_X25Y44         LUT1 (Prop_lut1_I0_O)        0.124    15.359 r  design_1_i/top_0/inst/tdc1/genblk1[15].init/out_INST_0/O
                         net (fo=1, routed)           0.303    15.662    design_1_i/top_0/inst/tdc1/genblk1[16].init/in
    SLICE_X24Y45         LUT1 (Prop_lut1_I0_O)        0.124    15.786 f  design_1_i/top_0/inst/tdc1/genblk1[16].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.291    16.077    design_1_i/top_0/inst/tdc1/genblk1[16].init/tmp
    SLICE_X25Y45         LUT1 (Prop_lut1_I0_O)        0.124    16.201 r  design_1_i/top_0/inst/tdc1/genblk1[16].init/out_INST_0/O
                         net (fo=1, routed)           0.301    16.502    design_1_i/top_0/inst/tdc1/genblk1[17].init/in
    SLICE_X25Y44         LUT1 (Prop_lut1_I0_O)        0.124    16.626 f  design_1_i/top_0/inst/tdc1/genblk1[17].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.154    16.780    design_1_i/top_0/inst/tdc1/genblk1[17].init/tmp
    SLICE_X25Y44         LUT1 (Prop_lut1_I0_O)        0.124    16.904 r  design_1_i/top_0/inst/tdc1/genblk1[17].init/out_INST_0/O
                         net (fo=1, routed)           0.351    17.254    design_1_i/top_0/inst/tdc1/genblk1[18].init/in
    SLICE_X24Y44         LUT1 (Prop_lut1_I0_O)        0.124    17.378 f  design_1_i/top_0/inst/tdc1/genblk1[18].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.303    17.681    design_1_i/top_0/inst/tdc1/genblk1[18].init/tmp
    SLICE_X24Y43         LUT1 (Prop_lut1_I0_O)        0.124    17.805 r  design_1_i/top_0/inst/tdc1/genblk1[18].init/out_INST_0/O
                         net (fo=1, routed)           0.296    18.101    design_1_i/top_0/inst/tdc1/genblk1[19].init/in
    SLICE_X25Y43         LUT1 (Prop_lut1_I0_O)        0.124    18.225 f  design_1_i/top_0/inst/tdc1/genblk1[19].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.263    18.488    design_1_i/top_0/inst/tdc1/genblk1[19].init/tmp
    SLICE_X25Y43         LUT1 (Prop_lut1_I0_O)        0.124    18.612 r  design_1_i/top_0/inst/tdc1/genblk1[19].init/out_INST_0/O
                         net (fo=1, routed)           0.151    18.763    design_1_i/top_0/inst/tdc1/genblk1[20].init/in
    SLICE_X25Y43         LUT1 (Prop_lut1_I0_O)        0.124    18.887 f  design_1_i/top_0/inst/tdc1/genblk1[20].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.348    19.235    design_1_i/top_0/inst/tdc1/genblk1[20].init/tmp
    SLICE_X24Y43         LUT1 (Prop_lut1_I0_O)        0.124    19.359 r  design_1_i/top_0/inst/tdc1/genblk1[20].init/out_INST_0/O
                         net (fo=1, routed)           0.158    19.517    design_1_i/top_0/inst/tdc1/genblk1[21].init/in
    SLICE_X24Y43         LUT1 (Prop_lut1_I0_O)        0.124    19.641 f  design_1_i/top_0/inst/tdc1/genblk1[21].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.539    20.180    design_1_i/top_0/inst/tdc1/genblk1[21].init/tmp
    SLICE_X22Y44         LUT1 (Prop_lut1_I0_O)        0.124    20.304 r  design_1_i/top_0/inst/tdc1/genblk1[21].init/out_INST_0/O
                         net (fo=1, routed)           0.161    20.465    design_1_i/top_0/inst/tdc1/genblk1[22].init/in
    SLICE_X22Y44         LUT1 (Prop_lut1_I0_O)        0.124    20.589 f  design_1_i/top_0/inst/tdc1/genblk1[22].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.303    20.892    design_1_i/top_0/inst/tdc1/genblk1[22].init/tmp
    SLICE_X22Y43         LUT1 (Prop_lut1_I0_O)        0.124    21.016 r  design_1_i/top_0/inst/tdc1/genblk1[22].init/out_INST_0/O
                         net (fo=1, routed)           0.161    21.177    design_1_i/top_0/inst/tdc1/genblk1[23].init/in
    SLICE_X22Y43         LUT1 (Prop_lut1_I0_O)        0.124    21.301 f  design_1_i/top_0/inst/tdc1/genblk1[23].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.165    21.466    design_1_i/top_0/inst/tdc1/genblk1[23].init/tmp
    SLICE_X22Y43         LUT1 (Prop_lut1_I0_O)        0.124    21.590 r  design_1_i/top_0/inst/tdc1/genblk1[23].init/out_INST_0/O
                         net (fo=1, routed)           0.446    22.036    design_1_i/top_0/inst/tdc1/genblk1[24].init/in
    SLICE_X21Y45         LUT1 (Prop_lut1_I0_O)        0.124    22.160 f  design_1_i/top_0/inst/tdc1/genblk1[24].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.307    22.467    design_1_i/top_0/inst/tdc1/genblk1[24].init/tmp
    SLICE_X22Y45         LUT1 (Prop_lut1_I0_O)        0.124    22.591 r  design_1_i/top_0/inst/tdc1/genblk1[24].init/out_INST_0/O
                         net (fo=1, routed)           0.161    22.752    design_1_i/top_0/inst/tdc1/genblk1[25].init/in
    SLICE_X22Y45         LUT1 (Prop_lut1_I0_O)        0.124    22.876 f  design_1_i/top_0/inst/tdc1/genblk1[25].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.297    23.173    design_1_i/top_0/inst/tdc1/genblk1[25].init/tmp
    SLICE_X21Y45         LUT1 (Prop_lut1_I0_O)        0.124    23.297 r  design_1_i/top_0/inst/tdc1/genblk1[25].init/out_INST_0/O
                         net (fo=1, routed)           0.151    23.448    design_1_i/top_0/inst/tdc1/genblk1[26].init/in
    SLICE_X21Y45         LUT1 (Prop_lut1_I0_O)        0.124    23.572 f  design_1_i/top_0/inst/tdc1/genblk1[26].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.291    23.863    design_1_i/top_0/inst/tdc1/genblk1[26].init/tmp
    SLICE_X21Y46         LUT1 (Prop_lut1_I0_O)        0.124    23.987 r  design_1_i/top_0/inst/tdc1/genblk1[26].init/out_INST_0/O
                         net (fo=1, routed)           0.151    24.139    design_1_i/top_0/inst/tdc1/genblk1[27].init/in
    SLICE_X21Y46         LUT1 (Prop_lut1_I0_O)        0.124    24.263 f  design_1_i/top_0/inst/tdc1/genblk1[27].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.293    24.556    design_1_i/top_0/inst/tdc1/genblk1[27].init/tmp
    SLICE_X21Y44         LUT1 (Prop_lut1_I0_O)        0.124    24.680 r  design_1_i/top_0/inst/tdc1/genblk1[27].init/out_INST_0/O
                         net (fo=1, routed)           0.151    24.831    design_1_i/top_0/inst/tdc1/genblk1[28].init/in
    SLICE_X21Y44         LUT1 (Prop_lut1_I0_O)        0.124    24.955 f  design_1_i/top_0/inst/tdc1/genblk1[28].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.301    25.256    design_1_i/top_0/inst/tdc1/genblk1[28].init/tmp
    SLICE_X21Y43         LUT1 (Prop_lut1_I0_O)        0.124    25.380 r  design_1_i/top_0/inst/tdc1/genblk1[28].init/out_INST_0/O
                         net (fo=1, routed)           0.149    25.529    design_1_i/top_0/inst/tdc1/genblk1[29].init/in
    SLICE_X21Y43         LUT1 (Prop_lut1_I0_O)        0.124    25.653 f  design_1_i/top_0/inst/tdc1/genblk1[29].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.292    25.946    design_1_i/top_0/inst/tdc1/genblk1[29].init/tmp
    SLICE_X21Y42         LUT1 (Prop_lut1_I0_O)        0.124    26.070 r  design_1_i/top_0/inst/tdc1/genblk1[29].init/out_INST_0/O
                         net (fo=1, routed)           0.149    26.218    design_1_i/top_0/inst/tdc1/genblk1[30].init/in
    SLICE_X21Y42         LUT1 (Prop_lut1_I0_O)        0.124    26.342 f  design_1_i/top_0/inst/tdc1/genblk1[30].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.154    26.497    design_1_i/top_0/inst/tdc1/genblk1[30].init/tmp
    SLICE_X21Y42         LUT1 (Prop_lut1_I0_O)        0.124    26.621 r  design_1_i/top_0/inst/tdc1/genblk1[30].init/out_INST_0/O
                         net (fo=1, routed)           0.453    27.073    design_1_i/top_0/inst/tdc1/genblk1[31].init/in
    SLICE_X18Y42         LUT1 (Prop_lut1_I0_O)        0.124    27.197 f  design_1_i/top_0/inst/tdc1/genblk1[31].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.161    27.358    design_1_i/top_0/inst/tdc1/genblk1[31].init/tmp
    SLICE_X18Y42         LUT1 (Prop_lut1_I0_O)        0.124    27.482 r  design_1_i/top_0/inst/tdc1/genblk1[31].init/out_INST_0/O
                         net (fo=1, routed)           0.165    27.647    design_1_i/top_0/inst/tdc1/initial_bufs[31]
    SLICE_X18Y42         LUT1 (Prop_lut1_I0_O)        0.124    27.771 r  design_1_i/top_0/inst/tdc1/initial_bufs_inst/O
                         net (fo=2, routed)           0.203    27.974    design_1_i/top_0/inst/tdc1/delay_bufs[0]
    SLICE_X19Y42         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    28.500 r  design_1_i/top_0/inst/tdc1/genblk2[0].delay_k/CO[3]
                         net (fo=2, routed)           0.641    29.141    design_1_i/top_0/inst/tdc1/delay_bufs[4]
    SLICE_X18Y44         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    29.691 r  design_1_i/top_0/inst/tdc1/genblk2[1].delay_k/CO[3]
                         net (fo=2, routed)           0.627    30.317    design_1_i/top_0/inst/tdc1/delay_bufs[8]
    SLICE_X17Y44         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    30.843 r  design_1_i/top_0/inst/tdc1/genblk2[2].delay_k/CO[3]
                         net (fo=2, routed)           0.643    31.486    design_1_i/top_0/inst/tdc1/delay_bufs[12]
    SLICE_X18Y45         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    32.036 r  design_1_i/top_0/inst/tdc1/genblk2[3].delay_k/CO[3]
                         net (fo=2, routed)           0.823    32.859    design_1_i/top_0/inst/tdc1/delay_bufs[16]
    SLICE_X18Y46         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    33.409 r  design_1_i/top_0/inst/tdc1/genblk2[4].delay_k/CO[3]
                         net (fo=2, routed)           0.627    34.036    design_1_i/top_0/inst/tdc1/delay_bufs[20]
    SLICE_X16Y46         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    34.586 r  design_1_i/top_0/inst/tdc1/genblk2[5].delay_k/CO[3]
                         net (fo=2, routed)           0.775    35.360    design_1_i/top_0/inst/tdc1/delay_bufs[24]
    SLICE_X16Y45         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    35.910 r  design_1_i/top_0/inst/tdc1/genblk2[6].delay_k/CO[3]
                         net (fo=2, routed)           0.642    36.553    design_1_i/top_0/inst/tdc1/delay_bufs[28]
    SLICE_X14Y45         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    37.103 r  design_1_i/top_0/inst/tdc1/genblk2[7].delay_k/CO[3]
                         net (fo=2, routed)           0.818    37.921    design_1_i/top_0/inst/tdc1/delay_bufs[32]
    SLICE_X14Y46         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    38.471 r  design_1_i/top_0/inst/tdc1/genblk2[8].delay_k/CO[3]
                         net (fo=2, routed)           0.640    39.110    design_1_i/top_0/inst/tdc1/delay_bufs[36]
    SLICE_X17Y46         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    39.636 r  design_1_i/top_0/inst/tdc1/genblk2[9].delay_k/CO[3]
                         net (fo=2, routed)           0.647    40.283    design_1_i/top_0/inst/tdc1/delay_bufs[40]
    SLICE_X15Y46         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    40.809 r  design_1_i/top_0/inst/tdc1/genblk2[10].delay_k/CO[3]
                         net (fo=2, routed)           0.631    41.441    design_1_i/top_0/inst/tdc1/delay_bufs[44]
    SLICE_X13Y46         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    41.967 r  design_1_i/top_0/inst/tdc1/genblk2[11].delay_k/CO[3]
                         net (fo=2, routed)           0.638    42.605    design_1_i/top_0/inst/tdc1/delay_bufs[48]
    SLICE_X13Y47         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    43.131 r  design_1_i/top_0/inst/tdc1/genblk2[12].delay_k/CO[3]
                         net (fo=2, routed)           0.820    43.951    design_1_i/top_0/inst/tdc1/delay_bufs[52]
    SLICE_X14Y47         CARRY4 (Prop_carry4_DI[0]_CO[2])
                                                      0.564    44.515 r  design_1_i/top_0/inst/tdc1/genblk2[13].delay_k/CO[2]
                         net (fo=1, routed)           0.000    44.515    design_1_i/top_0/inst/tdc1/delay_bufs[55]
    SLICE_X14Y47         LDCE                                         r  design_1_i/top_0/inst/tdc1/latches_reg[55]/D
>>>>>>> retest
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
<<<<<<< HEAD
                         net (fo=2290, routed)        1.715     2.894    design_1_i/top_0/inst/tdc1/initial_bufs[0]
    SLICE_X60Y101        LDCE                                         r  design_1_i/top_0/inst/tdc1/latches_reg[55]/G
                         clock pessimism              0.000     2.894    
                         clock uncertainty           -0.154     2.740    
                         time borrowed                5.057     7.797    
  -------------------------------------------------------------------
                         required time                          7.797    
                         arrival time                         -45.584    
  -------------------------------------------------------------------
                         slack                                -37.787    

Slack (VIOLATED) :        -37.712ns  (required time - arrival time)
=======
                         net (fo=2803, routed)        1.581     2.760    design_1_i/top_0/inst/tdc1/initial_bufs[0]
    SLICE_X14Y47         LDCE                                         r  design_1_i/top_0/inst/tdc1/latches_reg[55]/G
                         clock pessimism              0.000     2.760    
                         clock uncertainty           -0.154     2.606    
                         time borrowed                5.098     7.704    
  -------------------------------------------------------------------
                         required time                          7.704    
                         arrival time                         -44.515    
  -------------------------------------------------------------------
                         slack                                -36.810    

Slack (VIOLATED) :        -36.734ns  (required time - arrival time)
>>>>>>> retest
  Source:                 design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                            (clock source 'clk_fpga_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/top_0/inst/tdc1/latches_reg[54]/D
                            (positive level-sensitive latch clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
<<<<<<< HEAD
  Data Path Delay:        45.509ns  (logic 15.312ns (33.646%)  route 30.197ns (66.354%))
  Logic Levels:           78  (BUFG=1 CARRY4=14 LUT1=63)
  Clock Path Skew:        2.894ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.894ns
=======
  Data Path Delay:        44.439ns  (logic 15.407ns (34.670%)  route 29.032ns (65.330%))
  Logic Levels:           78  (BUFG=1 CARRY4=14 LUT1=63)
  Clock Path Skew:        2.760ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.760ns
>>>>>>> retest
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Time Borrowing:         
    Nominal pulse width:              5.000ns
    Library setup time:               0.098ns
    Computed max time borrow:         5.098ns
    Time borrowed from endpoint:      5.098ns
    Open edge uncertainty:           -0.154ns
    Time given to startpoint:         4.944ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
<<<<<<< HEAD
                         net (fo=2290, routed)        2.420     3.714    design_1_i/top_0/inst/tdc1/genblk1[1].init/in
    SLICE_X66Y108        LUT1 (Prop_lut1_I0_O)        0.124     3.838 f  design_1_i/top_0/inst/tdc1/genblk1[1].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.162     4.000    design_1_i/top_0/inst/tdc1/genblk1[1].init/tmp
    SLICE_X66Y108        LUT1 (Prop_lut1_I0_O)        0.124     4.124 r  design_1_i/top_0/inst/tdc1/genblk1[1].init/out_INST_0/O
                         net (fo=1, routed)           0.171     4.295    design_1_i/top_0/inst/tdc1/genblk1[2].init/in
    SLICE_X66Y108        LUT1 (Prop_lut1_I0_O)        0.124     4.419 f  design_1_i/top_0/inst/tdc1/genblk1[2].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.302     4.721    design_1_i/top_0/inst/tdc1/genblk1[2].init/tmp
    SLICE_X66Y109        LUT1 (Prop_lut1_I0_O)        0.124     4.845 r  design_1_i/top_0/inst/tdc1/genblk1[2].init/out_INST_0/O
                         net (fo=1, routed)           0.292     5.137    design_1_i/top_0/inst/tdc1/genblk1[3].init/in
    SLICE_X67Y107        LUT1 (Prop_lut1_I0_O)        0.124     5.261 f  design_1_i/top_0/inst/tdc1/genblk1[3].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.294     5.555    design_1_i/top_0/inst/tdc1/genblk1[3].init/tmp
    SLICE_X64Y107        LUT1 (Prop_lut1_I0_O)        0.124     5.679 r  design_1_i/top_0/inst/tdc1/genblk1[3].init/out_INST_0/O
                         net (fo=1, routed)           0.296     5.975    design_1_i/top_0/inst/tdc1/genblk1[4].init/in
    SLICE_X65Y107        LUT1 (Prop_lut1_I0_O)        0.124     6.099 f  design_1_i/top_0/inst/tdc1/genblk1[4].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.298     6.397    design_1_i/top_0/inst/tdc1/genblk1[4].init/tmp
    SLICE_X66Y107        LUT1 (Prop_lut1_I0_O)        0.124     6.521 r  design_1_i/top_0/inst/tdc1/genblk1[4].init/out_INST_0/O
                         net (fo=1, routed)           0.304     6.826    design_1_i/top_0/inst/tdc1/genblk1[5].init/in
    SLICE_X66Y106        LUT1 (Prop_lut1_I0_O)        0.124     6.950 f  design_1_i/top_0/inst/tdc1/genblk1[5].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.171     7.121    design_1_i/top_0/inst/tdc1/genblk1[5].init/tmp
    SLICE_X66Y106        LUT1 (Prop_lut1_I0_O)        0.124     7.245 r  design_1_i/top_0/inst/tdc1/genblk1[5].init/out_INST_0/O
                         net (fo=1, routed)           0.291     7.536    design_1_i/top_0/inst/tdc1/genblk1[6].init/in
    SLICE_X67Y106        LUT1 (Prop_lut1_I0_O)        0.124     7.660 f  design_1_i/top_0/inst/tdc1/genblk1[6].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.151     7.811    design_1_i/top_0/inst/tdc1/genblk1[6].init/tmp
    SLICE_X67Y106        LUT1 (Prop_lut1_I0_O)        0.124     7.935 r  design_1_i/top_0/inst/tdc1/genblk1[6].init/out_INST_0/O
                         net (fo=1, routed)           0.154     8.089    design_1_i/top_0/inst/tdc1/genblk1[7].init/in
    SLICE_X67Y106        LUT1 (Prop_lut1_I0_O)        0.124     8.213 f  design_1_i/top_0/inst/tdc1/genblk1[7].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.303     8.516    design_1_i/top_0/inst/tdc1/genblk1[7].init/tmp
    SLICE_X66Y107        LUT1 (Prop_lut1_I0_O)        0.124     8.640 r  design_1_i/top_0/inst/tdc1/genblk1[7].init/out_INST_0/O
                         net (fo=1, routed)           0.161     8.801    design_1_i/top_0/inst/tdc1/genblk1[8].init/in
    SLICE_X66Y107        LUT1 (Prop_lut1_I0_O)        0.124     8.925 f  design_1_i/top_0/inst/tdc1/genblk1[8].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.291     9.216    design_1_i/top_0/inst/tdc1/genblk1[8].init/tmp
    SLICE_X64Y107        LUT1 (Prop_lut1_I0_O)        0.124     9.340 r  design_1_i/top_0/inst/tdc1/genblk1[8].init/out_INST_0/O
                         net (fo=1, routed)           0.293     9.633    design_1_i/top_0/inst/tdc1/genblk1[9].init/in
    SLICE_X67Y108        LUT1 (Prop_lut1_I0_O)        0.124     9.757 f  design_1_i/top_0/inst/tdc1/genblk1[9].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.154     9.912    design_1_i/top_0/inst/tdc1/genblk1[9].init/tmp
    SLICE_X67Y108        LUT1 (Prop_lut1_I0_O)        0.124    10.036 r  design_1_i/top_0/inst/tdc1/genblk1[9].init/out_INST_0/O
                         net (fo=1, routed)           0.343    10.378    design_1_i/top_0/inst/tdc1/genblk1[10].init/in
    SLICE_X67Y107        LUT1 (Prop_lut1_I0_O)        0.124    10.502 f  design_1_i/top_0/inst/tdc1/genblk1[10].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.282    10.785    design_1_i/top_0/inst/tdc1/genblk1[10].init/tmp
    SLICE_X65Y107        LUT1 (Prop_lut1_I0_O)        0.124    10.909 r  design_1_i/top_0/inst/tdc1/genblk1[10].init/out_INST_0/O
                         net (fo=1, routed)           0.296    11.204    design_1_i/top_0/inst/tdc1/genblk1[11].init/in
    SLICE_X65Y105        LUT1 (Prop_lut1_I0_O)        0.124    11.328 f  design_1_i/top_0/inst/tdc1/genblk1[11].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.438    11.767    design_1_i/top_0/inst/tdc1/genblk1[11].init/tmp
    SLICE_X66Y105        LUT1 (Prop_lut1_I0_O)        0.124    11.891 r  design_1_i/top_0/inst/tdc1/genblk1[11].init/out_INST_0/O
                         net (fo=1, routed)           0.292    12.183    design_1_i/top_0/inst/tdc1/genblk1[12].init/in
    SLICE_X67Y105        LUT1 (Prop_lut1_I0_O)        0.124    12.307 f  design_1_i/top_0/inst/tdc1/genblk1[12].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.294    12.601    design_1_i/top_0/inst/tdc1/genblk1[12].init/tmp
    SLICE_X64Y105        LUT1 (Prop_lut1_I0_O)        0.124    12.725 r  design_1_i/top_0/inst/tdc1/genblk1[12].init/out_INST_0/O
                         net (fo=1, routed)           0.287    13.013    design_1_i/top_0/inst/tdc1/genblk1[13].init/in
    SLICE_X67Y105        LUT1 (Prop_lut1_I0_O)        0.124    13.137 f  design_1_i/top_0/inst/tdc1/genblk1[13].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.263    13.400    design_1_i/top_0/inst/tdc1/genblk1[13].init/tmp
    SLICE_X67Y105        LUT1 (Prop_lut1_I0_O)        0.124    13.524 r  design_1_i/top_0/inst/tdc1/genblk1[13].init/out_INST_0/O
                         net (fo=1, routed)           0.292    13.816    design_1_i/top_0/inst/tdc1/genblk1[14].init/in
    SLICE_X67Y104        LUT1 (Prop_lut1_I0_O)        0.124    13.940 f  design_1_i/top_0/inst/tdc1/genblk1[14].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.302    14.242    design_1_i/top_0/inst/tdc1/genblk1[14].init/tmp
    SLICE_X66Y103        LUT1 (Prop_lut1_I0_O)        0.124    14.366 r  design_1_i/top_0/inst/tdc1/genblk1[14].init/out_INST_0/O
                         net (fo=1, routed)           0.294    14.660    design_1_i/top_0/inst/tdc1/genblk1[15].init/in
    SLICE_X67Y104        LUT1 (Prop_lut1_I0_O)        0.124    14.784 f  design_1_i/top_0/inst/tdc1/genblk1[15].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.263    15.047    design_1_i/top_0/inst/tdc1/genblk1[15].init/tmp
    SLICE_X67Y104        LUT1 (Prop_lut1_I0_O)        0.124    15.171 r  design_1_i/top_0/inst/tdc1/genblk1[15].init/out_INST_0/O
                         net (fo=1, routed)           0.304    15.474    design_1_i/top_0/inst/tdc1/genblk1[16].init/in
    SLICE_X63Y104        LUT1 (Prop_lut1_I0_O)        0.124    15.598 f  design_1_i/top_0/inst/tdc1/genblk1[16].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.296    15.894    design_1_i/top_0/inst/tdc1/genblk1[16].init/tmp
    SLICE_X63Y105        LUT1 (Prop_lut1_I0_O)        0.124    16.018 r  design_1_i/top_0/inst/tdc1/genblk1[16].init/out_INST_0/O
                         net (fo=1, routed)           0.303    16.322    design_1_i/top_0/inst/tdc1/genblk1[17].init/in
    SLICE_X64Y105        LUT1 (Prop_lut1_I0_O)        0.124    16.446 f  design_1_i/top_0/inst/tdc1/genblk1[17].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.159    16.604    design_1_i/top_0/inst/tdc1/genblk1[17].init/tmp
    SLICE_X64Y105        LUT1 (Prop_lut1_I0_O)        0.124    16.728 r  design_1_i/top_0/inst/tdc1/genblk1[17].init/out_INST_0/O
                         net (fo=1, routed)           0.161    16.890    design_1_i/top_0/inst/tdc1/genblk1[18].init/in
    SLICE_X64Y105        LUT1 (Prop_lut1_I0_O)        0.124    17.014 f  design_1_i/top_0/inst/tdc1/genblk1[18].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.296    17.310    design_1_i/top_0/inst/tdc1/genblk1[18].init/tmp
    SLICE_X65Y105        LUT1 (Prop_lut1_I0_O)        0.124    17.434 r  design_1_i/top_0/inst/tdc1/genblk1[18].init/out_INST_0/O
                         net (fo=1, routed)           0.299    17.733    design_1_i/top_0/inst/tdc1/genblk1[19].init/in
    SLICE_X64Y106        LUT1 (Prop_lut1_I0_O)        0.124    17.857 f  design_1_i/top_0/inst/tdc1/genblk1[19].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.158    18.015    design_1_i/top_0/inst/tdc1/genblk1[19].init/tmp
    SLICE_X64Y106        LUT1 (Prop_lut1_I0_O)        0.124    18.139 r  design_1_i/top_0/inst/tdc1/genblk1[19].init/out_INST_0/O
                         net (fo=1, routed)           0.430    18.569    design_1_i/top_0/inst/tdc1/genblk1[20].init/in
    SLICE_X65Y108        LUT1 (Prop_lut1_I0_O)        0.124    18.693 f  design_1_i/top_0/inst/tdc1/genblk1[20].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.151    18.845    design_1_i/top_0/inst/tdc1/genblk1[20].init/tmp
    SLICE_X65Y108        LUT1 (Prop_lut1_I0_O)        0.124    18.969 r  design_1_i/top_0/inst/tdc1/genblk1[20].init/out_INST_0/O
                         net (fo=1, routed)           0.154    19.123    design_1_i/top_0/inst/tdc1/genblk1[21].init/in
    SLICE_X65Y108        LUT1 (Prop_lut1_I0_O)        0.124    19.247 f  design_1_i/top_0/inst/tdc1/genblk1[21].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.284    19.531    design_1_i/top_0/inst/tdc1/genblk1[21].init/tmp
    SLICE_X67Y108        LUT1 (Prop_lut1_I0_O)        0.124    19.655 r  design_1_i/top_0/inst/tdc1/genblk1[21].init/out_INST_0/O
                         net (fo=1, routed)           0.291    19.946    design_1_i/top_0/inst/tdc1/genblk1[22].init/in
    SLICE_X64Y108        LUT1 (Prop_lut1_I0_O)        0.124    20.070 f  design_1_i/top_0/inst/tdc1/genblk1[22].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.159    20.228    design_1_i/top_0/inst/tdc1/genblk1[22].init/tmp
    SLICE_X64Y108        LUT1 (Prop_lut1_I0_O)        0.124    20.352 r  design_1_i/top_0/inst/tdc1/genblk1[22].init/out_INST_0/O
                         net (fo=1, routed)           0.299    20.652    design_1_i/top_0/inst/tdc1/genblk1[23].init/in
    SLICE_X64Y107        LUT1 (Prop_lut1_I0_O)        0.124    20.776 f  design_1_i/top_0/inst/tdc1/genblk1[23].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.162    20.937    design_1_i/top_0/inst/tdc1/genblk1[23].init/tmp
    SLICE_X64Y107        LUT1 (Prop_lut1_I0_O)        0.124    21.061 r  design_1_i/top_0/inst/tdc1/genblk1[23].init/out_INST_0/O
                         net (fo=1, routed)           0.304    21.366    design_1_i/top_0/inst/tdc1/genblk1[24].init/in
    SLICE_X66Y107        LUT1 (Prop_lut1_I0_O)        0.124    21.490 f  design_1_i/top_0/inst/tdc1/genblk1[24].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.288    21.778    design_1_i/top_0/inst/tdc1/genblk1[24].init/tmp
    SLICE_X65Y107        LUT1 (Prop_lut1_I0_O)        0.124    21.902 r  design_1_i/top_0/inst/tdc1/genblk1[24].init/out_INST_0/O
                         net (fo=1, routed)           0.264    22.166    design_1_i/top_0/inst/tdc1/genblk1[25].init/in
    SLICE_X65Y107        LUT1 (Prop_lut1_I0_O)        0.124    22.290 f  design_1_i/top_0/inst/tdc1/genblk1[25].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.290    22.580    design_1_i/top_0/inst/tdc1/genblk1[25].init/tmp
    SLICE_X65Y106        LUT1 (Prop_lut1_I0_O)        0.124    22.704 r  design_1_i/top_0/inst/tdc1/genblk1[25].init/out_INST_0/O
                         net (fo=1, routed)           0.151    22.855    design_1_i/top_0/inst/tdc1/genblk1[26].init/in
    SLICE_X65Y106        LUT1 (Prop_lut1_I0_O)        0.124    22.979 f  design_1_i/top_0/inst/tdc1/genblk1[26].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.154    23.133    design_1_i/top_0/inst/tdc1/genblk1[26].init/tmp
    SLICE_X65Y106        LUT1 (Prop_lut1_I0_O)        0.124    23.257 r  design_1_i/top_0/inst/tdc1/genblk1[26].init/out_INST_0/O
                         net (fo=1, routed)           0.404    23.661    design_1_i/top_0/inst/tdc1/genblk1[27].init/in
    SLICE_X65Y105        LUT1 (Prop_lut1_I0_O)        0.124    23.785 f  design_1_i/top_0/inst/tdc1/genblk1[27].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.151    23.937    design_1_i/top_0/inst/tdc1/genblk1[27].init/tmp
    SLICE_X65Y105        LUT1 (Prop_lut1_I0_O)        0.124    24.061 r  design_1_i/top_0/inst/tdc1/genblk1[27].init/out_INST_0/O
                         net (fo=1, routed)           0.446    24.507    design_1_i/top_0/inst/tdc1/genblk1[28].init/in
    SLICE_X66Y105        LUT1 (Prop_lut1_I0_O)        0.124    24.631 f  design_1_i/top_0/inst/tdc1/genblk1[28].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.162    24.793    design_1_i/top_0/inst/tdc1/genblk1[28].init/tmp
    SLICE_X66Y105        LUT1 (Prop_lut1_I0_O)        0.124    24.917 r  design_1_i/top_0/inst/tdc1/genblk1[28].init/out_INST_0/O
                         net (fo=1, routed)           0.302    25.219    design_1_i/top_0/inst/tdc1/genblk1[29].init/in
    SLICE_X66Y104        LUT1 (Prop_lut1_I0_O)        0.124    25.343 f  design_1_i/top_0/inst/tdc1/genblk1[29].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.165    25.507    design_1_i/top_0/inst/tdc1/genblk1[29].init/tmp
    SLICE_X66Y104        LUT1 (Prop_lut1_I0_O)        0.124    25.631 r  design_1_i/top_0/inst/tdc1/genblk1[29].init/out_INST_0/O
                         net (fo=1, routed)           0.304    25.936    design_1_i/top_0/inst/tdc1/genblk1[30].init/in
    SLICE_X66Y103        LUT1 (Prop_lut1_I0_O)        0.124    26.060 f  design_1_i/top_0/inst/tdc1/genblk1[30].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.284    26.344    design_1_i/top_0/inst/tdc1/genblk1[30].init/tmp
    SLICE_X65Y103        LUT1 (Prop_lut1_I0_O)        0.124    26.468 r  design_1_i/top_0/inst/tdc1/genblk1[30].init/out_INST_0/O
                         net (fo=1, routed)           0.312    26.780    design_1_i/top_0/inst/tdc1/genblk1[31].init/in
    SLICE_X63Y104        LUT1 (Prop_lut1_I0_O)        0.124    26.904 f  design_1_i/top_0/inst/tdc1/genblk1[31].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.289    27.193    design_1_i/top_0/inst/tdc1/genblk1[31].init/tmp
    SLICE_X63Y105        LUT1 (Prop_lut1_I0_O)        0.124    27.317 r  design_1_i/top_0/inst/tdc1/genblk1[31].init/out_INST_0/O
                         net (fo=1, routed)           0.295    27.613    design_1_i/top_0/inst/tdc1/initial_bufs[31]
    SLICE_X63Y106        LUT1 (Prop_lut1_I0_O)        0.124    27.737 r  design_1_i/top_0/inst/tdc1/initial_bufs_inst/O
                         net (fo=2, routed)           0.189    27.926    design_1_i/top_0/inst/tdc1/delay_bufs[0]
    SLICE_X62Y106        CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    28.476 r  design_1_i/top_0/inst/tdc1/genblk2[0].delay_k/CO[3]
                         net (fo=2, routed)           0.784    29.260    design_1_i/top_0/inst/tdc1/delay_bufs[4]
    SLICE_X65Y104        CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    29.786 r  design_1_i/top_0/inst/tdc1/genblk2[1].delay_k/CO[3]
                         net (fo=2, routed)           0.801    30.587    design_1_i/top_0/inst/tdc1/delay_bufs[8]
    SLICE_X64Y103        CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    31.113 r  design_1_i/top_0/inst/tdc1/genblk2[2].delay_k/CO[3]
                         net (fo=2, routed)           0.651    31.763    design_1_i/top_0/inst/tdc1/delay_bufs[12]
    SLICE_X67Y103        CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    32.289 r  design_1_i/top_0/inst/tdc1/genblk2[3].delay_k/CO[3]
                         net (fo=2, routed)           0.652    32.941    design_1_i/top_0/inst/tdc1/delay_bufs[16]
    SLICE_X64Y104        CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    33.467 r  design_1_i/top_0/inst/tdc1/genblk2[4].delay_k/CO[3]
                         net (fo=2, routed)           0.952    34.418    design_1_i/top_0/inst/tdc1/delay_bufs[20]
    SLICE_X62Y100        CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    34.968 r  design_1_i/top_0/inst/tdc1/genblk2[5].delay_k/CO[3]
                         net (fo=2, routed)           0.917    35.885    design_1_i/top_0/inst/tdc1/delay_bufs[24]
    SLICE_X60Y104        CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    36.411 r  design_1_i/top_0/inst/tdc1/genblk2[6].delay_k/CO[3]
                         net (fo=2, routed)           0.645    37.056    design_1_i/top_0/inst/tdc1/delay_bufs[28]
    SLICE_X62Y105        CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    37.606 r  design_1_i/top_0/inst/tdc1/genblk2[7].delay_k/CO[3]
                         net (fo=2, routed)           0.827    38.433    design_1_i/top_0/inst/tdc1/delay_bufs[32]
    SLICE_X62Y103        CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    38.983 r  design_1_i/top_0/inst/tdc1/genblk2[8].delay_k/CO[3]
                         net (fo=2, routed)           0.633    39.616    design_1_i/top_0/inst/tdc1/delay_bufs[36]
    SLICE_X60Y103        CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    40.142 r  design_1_i/top_0/inst/tdc1/genblk2[9].delay_k/CO[3]
                         net (fo=2, routed)           0.879    41.021    design_1_i/top_0/inst/tdc1/delay_bufs[40]
    SLICE_X61Y103        CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    41.547 r  design_1_i/top_0/inst/tdc1/genblk2[10].delay_k/CO[3]
                         net (fo=2, routed)           0.780    42.327    design_1_i/top_0/inst/tdc1/delay_bufs[44]
    SLICE_X61Y102        CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    42.853 r  design_1_i/top_0/inst/tdc1/genblk2[11].delay_k/CO[3]
                         net (fo=2, routed)           0.832    43.684    design_1_i/top_0/inst/tdc1/delay_bufs[48]
    SLICE_X61Y100        CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    44.210 r  design_1_i/top_0/inst/tdc1/genblk2[12].delay_k/CO[3]
                         net (fo=2, routed)           0.834    45.044    design_1_i/top_0/inst/tdc1/delay_bufs[52]
    SLICE_X60Y101        CARRY4 (Prop_carry4_DI[0]_CO[1])
                                                      0.465    45.509 r  design_1_i/top_0/inst/tdc1/genblk2[13].delay_k/CO[1]
                         net (fo=1, routed)           0.000    45.509    design_1_i/top_0/inst/tdc1/delay_bufs[54]
    SLICE_X60Y101        LDCE                                         r  design_1_i/top_0/inst/tdc1/latches_reg[54]/D
=======
                         net (fo=2803, routed)        2.416     3.710    design_1_i/top_0/inst/tdc1/genblk1[1].init/in
    SLICE_X24Y47         LUT1 (Prop_lut1_I0_O)        0.124     3.834 f  design_1_i/top_0/inst/tdc1/genblk1[1].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.159     3.993    design_1_i/top_0/inst/tdc1/genblk1[1].init/tmp
    SLICE_X24Y47         LUT1 (Prop_lut1_I0_O)        0.124     4.117 r  design_1_i/top_0/inst/tdc1/genblk1[1].init/out_INST_0/O
                         net (fo=1, routed)           0.161     4.278    design_1_i/top_0/inst/tdc1/genblk1[2].init/in
    SLICE_X24Y47         LUT1 (Prop_lut1_I0_O)        0.124     4.402 f  design_1_i/top_0/inst/tdc1/genblk1[2].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.343     4.746    design_1_i/top_0/inst/tdc1/genblk1[2].init/tmp
    SLICE_X25Y47         LUT1 (Prop_lut1_I0_O)        0.124     4.870 r  design_1_i/top_0/inst/tdc1/genblk1[2].init/out_INST_0/O
                         net (fo=1, routed)           0.403     5.273    design_1_i/top_0/inst/tdc1/genblk1[3].init/in
    SLICE_X25Y47         LUT1 (Prop_lut1_I0_O)        0.124     5.397 f  design_1_i/top_0/inst/tdc1/genblk1[3].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.151     5.548    design_1_i/top_0/inst/tdc1/genblk1[3].init/tmp
    SLICE_X25Y47         LUT1 (Prop_lut1_I0_O)        0.124     5.672 r  design_1_i/top_0/inst/tdc1/genblk1[3].init/out_INST_0/O
                         net (fo=1, routed)           0.296     5.969    design_1_i/top_0/inst/tdc1/genblk1[4].init/in
    SLICE_X25Y49         LUT1 (Prop_lut1_I0_O)        0.124     6.093 f  design_1_i/top_0/inst/tdc1/genblk1[4].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.284     6.377    design_1_i/top_0/inst/tdc1/genblk1[4].init/tmp
    SLICE_X27Y49         LUT1 (Prop_lut1_I0_O)        0.124     6.501 r  design_1_i/top_0/inst/tdc1/genblk1[4].init/out_INST_0/O
                         net (fo=1, routed)           0.300     6.801    design_1_i/top_0/inst/tdc1/genblk1[5].init/in
    SLICE_X24Y48         LUT1 (Prop_lut1_I0_O)        0.124     6.925 f  design_1_i/top_0/inst/tdc1/genblk1[5].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.159     7.084    design_1_i/top_0/inst/tdc1/genblk1[5].init/tmp
    SLICE_X24Y48         LUT1 (Prop_lut1_I0_O)        0.124     7.208 r  design_1_i/top_0/inst/tdc1/genblk1[5].init/out_INST_0/O
                         net (fo=1, routed)           0.161     7.369    design_1_i/top_0/inst/tdc1/genblk1[6].init/in
    SLICE_X24Y48         LUT1 (Prop_lut1_I0_O)        0.124     7.493 f  design_1_i/top_0/inst/tdc1/genblk1[6].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.302     7.795    design_1_i/top_0/inst/tdc1/genblk1[6].init/tmp
    SLICE_X24Y49         LUT1 (Prop_lut1_I0_O)        0.124     7.919 r  design_1_i/top_0/inst/tdc1/genblk1[6].init/out_INST_0/O
                         net (fo=1, routed)           0.434     8.354    design_1_i/top_0/inst/tdc1/genblk1[7].init/in
    SLICE_X25Y46         LUT1 (Prop_lut1_I0_O)        0.124     8.478 f  design_1_i/top_0/inst/tdc1/genblk1[7].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.151     8.629    design_1_i/top_0/inst/tdc1/genblk1[7].init/tmp
    SLICE_X25Y46         LUT1 (Prop_lut1_I0_O)        0.124     8.753 r  design_1_i/top_0/inst/tdc1/genblk1[7].init/out_INST_0/O
                         net (fo=1, routed)           0.154     8.907    design_1_i/top_0/inst/tdc1/genblk1[8].init/in
    SLICE_X25Y46         LUT1 (Prop_lut1_I0_O)        0.124     9.031 f  design_1_i/top_0/inst/tdc1/genblk1[8].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.433     9.464    design_1_i/top_0/inst/tdc1/genblk1[8].init/tmp
    SLICE_X25Y48         LUT1 (Prop_lut1_I0_O)        0.124     9.588 r  design_1_i/top_0/inst/tdc1/genblk1[8].init/out_INST_0/O
                         net (fo=1, routed)           0.154     9.742    design_1_i/top_0/inst/tdc1/genblk1[9].init/in
    SLICE_X25Y48         LUT1 (Prop_lut1_I0_O)        0.124     9.866 f  design_1_i/top_0/inst/tdc1/genblk1[9].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.263    10.129    design_1_i/top_0/inst/tdc1/genblk1[9].init/tmp
    SLICE_X25Y48         LUT1 (Prop_lut1_I0_O)        0.124    10.253 r  design_1_i/top_0/inst/tdc1/genblk1[9].init/out_INST_0/O
                         net (fo=1, routed)           0.154    10.407    design_1_i/top_0/inst/tdc1/genblk1[10].init/in
    SLICE_X25Y48         LUT1 (Prop_lut1_I0_O)        0.124    10.531 f  design_1_i/top_0/inst/tdc1/genblk1[10].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.303    10.834    design_1_i/top_0/inst/tdc1/genblk1[10].init/tmp
    SLICE_X24Y47         LUT1 (Prop_lut1_I0_O)        0.124    10.958 r  design_1_i/top_0/inst/tdc1/genblk1[10].init/out_INST_0/O
                         net (fo=1, routed)           0.487    11.445    design_1_i/top_0/inst/tdc1/genblk1[11].init/in
    SLICE_X25Y44         LUT1 (Prop_lut1_I0_O)        0.124    11.569 f  design_1_i/top_0/inst/tdc1/genblk1[11].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.350    11.919    design_1_i/top_0/inst/tdc1/genblk1[11].init/tmp
    SLICE_X24Y44         LUT1 (Prop_lut1_I0_O)        0.124    12.043 r  design_1_i/top_0/inst/tdc1/genblk1[11].init/out_INST_0/O
                         net (fo=1, routed)           0.299    12.342    design_1_i/top_0/inst/tdc1/genblk1[12].init/in
    SLICE_X24Y45         LUT1 (Prop_lut1_I0_O)        0.124    12.466 f  design_1_i/top_0/inst/tdc1/genblk1[12].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.158    12.624    design_1_i/top_0/inst/tdc1/genblk1[12].init/tmp
    SLICE_X24Y45         LUT1 (Prop_lut1_I0_O)        0.124    12.748 r  design_1_i/top_0/inst/tdc1/genblk1[12].init/out_INST_0/O
                         net (fo=1, routed)           0.300    13.048    design_1_i/top_0/inst/tdc1/genblk1[13].init/in
    SLICE_X24Y44         LUT1 (Prop_lut1_I0_O)        0.124    13.172 f  design_1_i/top_0/inst/tdc1/genblk1[13].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.291    13.463    design_1_i/top_0/inst/tdc1/genblk1[13].init/tmp
    SLICE_X25Y45         LUT1 (Prop_lut1_I0_O)        0.124    13.587 r  design_1_i/top_0/inst/tdc1/genblk1[13].init/out_INST_0/O
                         net (fo=1, routed)           0.295    13.882    design_1_i/top_0/inst/tdc1/genblk1[14].init/in
    SLICE_X25Y46         LUT1 (Prop_lut1_I0_O)        0.124    14.006 f  design_1_i/top_0/inst/tdc1/genblk1[14].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.343    14.349    design_1_i/top_0/inst/tdc1/genblk1[14].init/tmp
    SLICE_X25Y45         LUT1 (Prop_lut1_I0_O)        0.124    14.473 r  design_1_i/top_0/inst/tdc1/genblk1[14].init/out_INST_0/O
                         net (fo=1, routed)           0.300    14.772    design_1_i/top_0/inst/tdc1/genblk1[15].init/in
    SLICE_X24Y44         LUT1 (Prop_lut1_I0_O)        0.124    14.896 f  design_1_i/top_0/inst/tdc1/genblk1[15].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.339    15.235    design_1_i/top_0/inst/tdc1/genblk1[15].init/tmp
    SLICE_X25Y44         LUT1 (Prop_lut1_I0_O)        0.124    15.359 r  design_1_i/top_0/inst/tdc1/genblk1[15].init/out_INST_0/O
                         net (fo=1, routed)           0.303    15.662    design_1_i/top_0/inst/tdc1/genblk1[16].init/in
    SLICE_X24Y45         LUT1 (Prop_lut1_I0_O)        0.124    15.786 f  design_1_i/top_0/inst/tdc1/genblk1[16].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.291    16.077    design_1_i/top_0/inst/tdc1/genblk1[16].init/tmp
    SLICE_X25Y45         LUT1 (Prop_lut1_I0_O)        0.124    16.201 r  design_1_i/top_0/inst/tdc1/genblk1[16].init/out_INST_0/O
                         net (fo=1, routed)           0.301    16.502    design_1_i/top_0/inst/tdc1/genblk1[17].init/in
    SLICE_X25Y44         LUT1 (Prop_lut1_I0_O)        0.124    16.626 f  design_1_i/top_0/inst/tdc1/genblk1[17].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.154    16.780    design_1_i/top_0/inst/tdc1/genblk1[17].init/tmp
    SLICE_X25Y44         LUT1 (Prop_lut1_I0_O)        0.124    16.904 r  design_1_i/top_0/inst/tdc1/genblk1[17].init/out_INST_0/O
                         net (fo=1, routed)           0.351    17.254    design_1_i/top_0/inst/tdc1/genblk1[18].init/in
    SLICE_X24Y44         LUT1 (Prop_lut1_I0_O)        0.124    17.378 f  design_1_i/top_0/inst/tdc1/genblk1[18].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.303    17.681    design_1_i/top_0/inst/tdc1/genblk1[18].init/tmp
    SLICE_X24Y43         LUT1 (Prop_lut1_I0_O)        0.124    17.805 r  design_1_i/top_0/inst/tdc1/genblk1[18].init/out_INST_0/O
                         net (fo=1, routed)           0.296    18.101    design_1_i/top_0/inst/tdc1/genblk1[19].init/in
    SLICE_X25Y43         LUT1 (Prop_lut1_I0_O)        0.124    18.225 f  design_1_i/top_0/inst/tdc1/genblk1[19].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.263    18.488    design_1_i/top_0/inst/tdc1/genblk1[19].init/tmp
    SLICE_X25Y43         LUT1 (Prop_lut1_I0_O)        0.124    18.612 r  design_1_i/top_0/inst/tdc1/genblk1[19].init/out_INST_0/O
                         net (fo=1, routed)           0.151    18.763    design_1_i/top_0/inst/tdc1/genblk1[20].init/in
    SLICE_X25Y43         LUT1 (Prop_lut1_I0_O)        0.124    18.887 f  design_1_i/top_0/inst/tdc1/genblk1[20].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.348    19.235    design_1_i/top_0/inst/tdc1/genblk1[20].init/tmp
    SLICE_X24Y43         LUT1 (Prop_lut1_I0_O)        0.124    19.359 r  design_1_i/top_0/inst/tdc1/genblk1[20].init/out_INST_0/O
                         net (fo=1, routed)           0.158    19.517    design_1_i/top_0/inst/tdc1/genblk1[21].init/in
    SLICE_X24Y43         LUT1 (Prop_lut1_I0_O)        0.124    19.641 f  design_1_i/top_0/inst/tdc1/genblk1[21].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.539    20.180    design_1_i/top_0/inst/tdc1/genblk1[21].init/tmp
    SLICE_X22Y44         LUT1 (Prop_lut1_I0_O)        0.124    20.304 r  design_1_i/top_0/inst/tdc1/genblk1[21].init/out_INST_0/O
                         net (fo=1, routed)           0.161    20.465    design_1_i/top_0/inst/tdc1/genblk1[22].init/in
    SLICE_X22Y44         LUT1 (Prop_lut1_I0_O)        0.124    20.589 f  design_1_i/top_0/inst/tdc1/genblk1[22].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.303    20.892    design_1_i/top_0/inst/tdc1/genblk1[22].init/tmp
    SLICE_X22Y43         LUT1 (Prop_lut1_I0_O)        0.124    21.016 r  design_1_i/top_0/inst/tdc1/genblk1[22].init/out_INST_0/O
                         net (fo=1, routed)           0.161    21.177    design_1_i/top_0/inst/tdc1/genblk1[23].init/in
    SLICE_X22Y43         LUT1 (Prop_lut1_I0_O)        0.124    21.301 f  design_1_i/top_0/inst/tdc1/genblk1[23].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.165    21.466    design_1_i/top_0/inst/tdc1/genblk1[23].init/tmp
    SLICE_X22Y43         LUT1 (Prop_lut1_I0_O)        0.124    21.590 r  design_1_i/top_0/inst/tdc1/genblk1[23].init/out_INST_0/O
                         net (fo=1, routed)           0.446    22.036    design_1_i/top_0/inst/tdc1/genblk1[24].init/in
    SLICE_X21Y45         LUT1 (Prop_lut1_I0_O)        0.124    22.160 f  design_1_i/top_0/inst/tdc1/genblk1[24].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.307    22.467    design_1_i/top_0/inst/tdc1/genblk1[24].init/tmp
    SLICE_X22Y45         LUT1 (Prop_lut1_I0_O)        0.124    22.591 r  design_1_i/top_0/inst/tdc1/genblk1[24].init/out_INST_0/O
                         net (fo=1, routed)           0.161    22.752    design_1_i/top_0/inst/tdc1/genblk1[25].init/in
    SLICE_X22Y45         LUT1 (Prop_lut1_I0_O)        0.124    22.876 f  design_1_i/top_0/inst/tdc1/genblk1[25].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.297    23.173    design_1_i/top_0/inst/tdc1/genblk1[25].init/tmp
    SLICE_X21Y45         LUT1 (Prop_lut1_I0_O)        0.124    23.297 r  design_1_i/top_0/inst/tdc1/genblk1[25].init/out_INST_0/O
                         net (fo=1, routed)           0.151    23.448    design_1_i/top_0/inst/tdc1/genblk1[26].init/in
    SLICE_X21Y45         LUT1 (Prop_lut1_I0_O)        0.124    23.572 f  design_1_i/top_0/inst/tdc1/genblk1[26].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.291    23.863    design_1_i/top_0/inst/tdc1/genblk1[26].init/tmp
    SLICE_X21Y46         LUT1 (Prop_lut1_I0_O)        0.124    23.987 r  design_1_i/top_0/inst/tdc1/genblk1[26].init/out_INST_0/O
                         net (fo=1, routed)           0.151    24.139    design_1_i/top_0/inst/tdc1/genblk1[27].init/in
    SLICE_X21Y46         LUT1 (Prop_lut1_I0_O)        0.124    24.263 f  design_1_i/top_0/inst/tdc1/genblk1[27].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.293    24.556    design_1_i/top_0/inst/tdc1/genblk1[27].init/tmp
    SLICE_X21Y44         LUT1 (Prop_lut1_I0_O)        0.124    24.680 r  design_1_i/top_0/inst/tdc1/genblk1[27].init/out_INST_0/O
                         net (fo=1, routed)           0.151    24.831    design_1_i/top_0/inst/tdc1/genblk1[28].init/in
    SLICE_X21Y44         LUT1 (Prop_lut1_I0_O)        0.124    24.955 f  design_1_i/top_0/inst/tdc1/genblk1[28].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.301    25.256    design_1_i/top_0/inst/tdc1/genblk1[28].init/tmp
    SLICE_X21Y43         LUT1 (Prop_lut1_I0_O)        0.124    25.380 r  design_1_i/top_0/inst/tdc1/genblk1[28].init/out_INST_0/O
                         net (fo=1, routed)           0.149    25.529    design_1_i/top_0/inst/tdc1/genblk1[29].init/in
    SLICE_X21Y43         LUT1 (Prop_lut1_I0_O)        0.124    25.653 f  design_1_i/top_0/inst/tdc1/genblk1[29].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.292    25.946    design_1_i/top_0/inst/tdc1/genblk1[29].init/tmp
    SLICE_X21Y42         LUT1 (Prop_lut1_I0_O)        0.124    26.070 r  design_1_i/top_0/inst/tdc1/genblk1[29].init/out_INST_0/O
                         net (fo=1, routed)           0.149    26.218    design_1_i/top_0/inst/tdc1/genblk1[30].init/in
    SLICE_X21Y42         LUT1 (Prop_lut1_I0_O)        0.124    26.342 f  design_1_i/top_0/inst/tdc1/genblk1[30].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.154    26.497    design_1_i/top_0/inst/tdc1/genblk1[30].init/tmp
    SLICE_X21Y42         LUT1 (Prop_lut1_I0_O)        0.124    26.621 r  design_1_i/top_0/inst/tdc1/genblk1[30].init/out_INST_0/O
                         net (fo=1, routed)           0.453    27.073    design_1_i/top_0/inst/tdc1/genblk1[31].init/in
    SLICE_X18Y42         LUT1 (Prop_lut1_I0_O)        0.124    27.197 f  design_1_i/top_0/inst/tdc1/genblk1[31].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.161    27.358    design_1_i/top_0/inst/tdc1/genblk1[31].init/tmp
    SLICE_X18Y42         LUT1 (Prop_lut1_I0_O)        0.124    27.482 r  design_1_i/top_0/inst/tdc1/genblk1[31].init/out_INST_0/O
                         net (fo=1, routed)           0.165    27.647    design_1_i/top_0/inst/tdc1/initial_bufs[31]
    SLICE_X18Y42         LUT1 (Prop_lut1_I0_O)        0.124    27.771 r  design_1_i/top_0/inst/tdc1/initial_bufs_inst/O
                         net (fo=2, routed)           0.203    27.974    design_1_i/top_0/inst/tdc1/delay_bufs[0]
    SLICE_X19Y42         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    28.500 r  design_1_i/top_0/inst/tdc1/genblk2[0].delay_k/CO[3]
                         net (fo=2, routed)           0.641    29.141    design_1_i/top_0/inst/tdc1/delay_bufs[4]
    SLICE_X18Y44         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    29.691 r  design_1_i/top_0/inst/tdc1/genblk2[1].delay_k/CO[3]
                         net (fo=2, routed)           0.627    30.317    design_1_i/top_0/inst/tdc1/delay_bufs[8]
    SLICE_X17Y44         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    30.843 r  design_1_i/top_0/inst/tdc1/genblk2[2].delay_k/CO[3]
                         net (fo=2, routed)           0.643    31.486    design_1_i/top_0/inst/tdc1/delay_bufs[12]
    SLICE_X18Y45         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    32.036 r  design_1_i/top_0/inst/tdc1/genblk2[3].delay_k/CO[3]
                         net (fo=2, routed)           0.823    32.859    design_1_i/top_0/inst/tdc1/delay_bufs[16]
    SLICE_X18Y46         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    33.409 r  design_1_i/top_0/inst/tdc1/genblk2[4].delay_k/CO[3]
                         net (fo=2, routed)           0.627    34.036    design_1_i/top_0/inst/tdc1/delay_bufs[20]
    SLICE_X16Y46         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    34.586 r  design_1_i/top_0/inst/tdc1/genblk2[5].delay_k/CO[3]
                         net (fo=2, routed)           0.775    35.360    design_1_i/top_0/inst/tdc1/delay_bufs[24]
    SLICE_X16Y45         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    35.910 r  design_1_i/top_0/inst/tdc1/genblk2[6].delay_k/CO[3]
                         net (fo=2, routed)           0.642    36.553    design_1_i/top_0/inst/tdc1/delay_bufs[28]
    SLICE_X14Y45         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    37.103 r  design_1_i/top_0/inst/tdc1/genblk2[7].delay_k/CO[3]
                         net (fo=2, routed)           0.818    37.921    design_1_i/top_0/inst/tdc1/delay_bufs[32]
    SLICE_X14Y46         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    38.471 r  design_1_i/top_0/inst/tdc1/genblk2[8].delay_k/CO[3]
                         net (fo=2, routed)           0.640    39.110    design_1_i/top_0/inst/tdc1/delay_bufs[36]
    SLICE_X17Y46         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    39.636 r  design_1_i/top_0/inst/tdc1/genblk2[9].delay_k/CO[3]
                         net (fo=2, routed)           0.647    40.283    design_1_i/top_0/inst/tdc1/delay_bufs[40]
    SLICE_X15Y46         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    40.809 r  design_1_i/top_0/inst/tdc1/genblk2[10].delay_k/CO[3]
                         net (fo=2, routed)           0.631    41.441    design_1_i/top_0/inst/tdc1/delay_bufs[44]
    SLICE_X13Y46         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    41.967 r  design_1_i/top_0/inst/tdc1/genblk2[11].delay_k/CO[3]
                         net (fo=2, routed)           0.638    42.605    design_1_i/top_0/inst/tdc1/delay_bufs[48]
    SLICE_X13Y47         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    43.131 r  design_1_i/top_0/inst/tdc1/genblk2[12].delay_k/CO[3]
                         net (fo=2, routed)           0.820    43.951    design_1_i/top_0/inst/tdc1/delay_bufs[52]
    SLICE_X14Y47         CARRY4 (Prop_carry4_DI[0]_CO[1])
                                                      0.488    44.439 r  design_1_i/top_0/inst/tdc1/genblk2[13].delay_k/CO[1]
                         net (fo=1, routed)           0.000    44.439    design_1_i/top_0/inst/tdc1/delay_bufs[54]
    SLICE_X14Y47         LDCE                                         r  design_1_i/top_0/inst/tdc1/latches_reg[54]/D
>>>>>>> retest
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
<<<<<<< HEAD
                         net (fo=2290, routed)        1.715     2.894    design_1_i/top_0/inst/tdc1/initial_bufs[0]
    SLICE_X60Y101        LDCE                                         r  design_1_i/top_0/inst/tdc1/latches_reg[54]/G
                         clock pessimism              0.000     2.894    
                         clock uncertainty           -0.154     2.740    
                         time borrowed                5.057     7.797    
  -------------------------------------------------------------------
                         required time                          7.797    
                         arrival time                         -45.509    
  -------------------------------------------------------------------
                         slack                                -37.712    

Slack (VIOLATED) :        -37.681ns  (required time - arrival time)
=======
                         net (fo=2803, routed)        1.581     2.760    design_1_i/top_0/inst/tdc1/initial_bufs[0]
    SLICE_X14Y47         LDCE                                         r  design_1_i/top_0/inst/tdc1/latches_reg[54]/G
                         clock pessimism              0.000     2.760    
                         clock uncertainty           -0.154     2.606    
                         time borrowed                5.098     7.704    
  -------------------------------------------------------------------
                         required time                          7.704    
                         arrival time                         -44.439    
  -------------------------------------------------------------------
                         slack                                -36.734    

Slack (VIOLATED) :        -36.704ns  (required time - arrival time)
>>>>>>> retest
  Source:                 design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                            (clock source 'clk_fpga_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/top_0/inst/tdc1/latches_reg[56]/D
                            (positive level-sensitive latch clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
<<<<<<< HEAD
  Data Path Delay:        45.570ns  (logic 15.373ns (33.735%)  route 30.197ns (66.265%))
  Logic Levels:           78  (BUFG=1 CARRY4=14 LUT1=63)
  Clock Path Skew:        2.894ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.894ns
=======
  Data Path Delay:        44.501ns  (logic 15.469ns (34.761%)  route 29.032ns (65.239%))
  Logic Levels:           78  (BUFG=1 CARRY4=14 LUT1=63)
  Clock Path Skew:        2.760ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.760ns
>>>>>>> retest
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Time Borrowing:         
    Nominal pulse width:              5.000ns
    Library setup time:               0.190ns
    Computed max time borrow:         5.190ns
    Time borrowed from endpoint:      5.190ns
    Open edge uncertainty:           -0.154ns
    Time given to startpoint:         5.036ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
<<<<<<< HEAD
                         net (fo=2290, routed)        2.420     3.714    design_1_i/top_0/inst/tdc1/genblk1[1].init/in
    SLICE_X66Y108        LUT1 (Prop_lut1_I0_O)        0.124     3.838 f  design_1_i/top_0/inst/tdc1/genblk1[1].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.162     4.000    design_1_i/top_0/inst/tdc1/genblk1[1].init/tmp
    SLICE_X66Y108        LUT1 (Prop_lut1_I0_O)        0.124     4.124 r  design_1_i/top_0/inst/tdc1/genblk1[1].init/out_INST_0/O
                         net (fo=1, routed)           0.171     4.295    design_1_i/top_0/inst/tdc1/genblk1[2].init/in
    SLICE_X66Y108        LUT1 (Prop_lut1_I0_O)        0.124     4.419 f  design_1_i/top_0/inst/tdc1/genblk1[2].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.302     4.721    design_1_i/top_0/inst/tdc1/genblk1[2].init/tmp
    SLICE_X66Y109        LUT1 (Prop_lut1_I0_O)        0.124     4.845 r  design_1_i/top_0/inst/tdc1/genblk1[2].init/out_INST_0/O
                         net (fo=1, routed)           0.292     5.137    design_1_i/top_0/inst/tdc1/genblk1[3].init/in
    SLICE_X67Y107        LUT1 (Prop_lut1_I0_O)        0.124     5.261 f  design_1_i/top_0/inst/tdc1/genblk1[3].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.294     5.555    design_1_i/top_0/inst/tdc1/genblk1[3].init/tmp
    SLICE_X64Y107        LUT1 (Prop_lut1_I0_O)        0.124     5.679 r  design_1_i/top_0/inst/tdc1/genblk1[3].init/out_INST_0/O
                         net (fo=1, routed)           0.296     5.975    design_1_i/top_0/inst/tdc1/genblk1[4].init/in
    SLICE_X65Y107        LUT1 (Prop_lut1_I0_O)        0.124     6.099 f  design_1_i/top_0/inst/tdc1/genblk1[4].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.298     6.397    design_1_i/top_0/inst/tdc1/genblk1[4].init/tmp
    SLICE_X66Y107        LUT1 (Prop_lut1_I0_O)        0.124     6.521 r  design_1_i/top_0/inst/tdc1/genblk1[4].init/out_INST_0/O
                         net (fo=1, routed)           0.304     6.826    design_1_i/top_0/inst/tdc1/genblk1[5].init/in
    SLICE_X66Y106        LUT1 (Prop_lut1_I0_O)        0.124     6.950 f  design_1_i/top_0/inst/tdc1/genblk1[5].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.171     7.121    design_1_i/top_0/inst/tdc1/genblk1[5].init/tmp
    SLICE_X66Y106        LUT1 (Prop_lut1_I0_O)        0.124     7.245 r  design_1_i/top_0/inst/tdc1/genblk1[5].init/out_INST_0/O
                         net (fo=1, routed)           0.291     7.536    design_1_i/top_0/inst/tdc1/genblk1[6].init/in
    SLICE_X67Y106        LUT1 (Prop_lut1_I0_O)        0.124     7.660 f  design_1_i/top_0/inst/tdc1/genblk1[6].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.151     7.811    design_1_i/top_0/inst/tdc1/genblk1[6].init/tmp
    SLICE_X67Y106        LUT1 (Prop_lut1_I0_O)        0.124     7.935 r  design_1_i/top_0/inst/tdc1/genblk1[6].init/out_INST_0/O
                         net (fo=1, routed)           0.154     8.089    design_1_i/top_0/inst/tdc1/genblk1[7].init/in
    SLICE_X67Y106        LUT1 (Prop_lut1_I0_O)        0.124     8.213 f  design_1_i/top_0/inst/tdc1/genblk1[7].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.303     8.516    design_1_i/top_0/inst/tdc1/genblk1[7].init/tmp
    SLICE_X66Y107        LUT1 (Prop_lut1_I0_O)        0.124     8.640 r  design_1_i/top_0/inst/tdc1/genblk1[7].init/out_INST_0/O
                         net (fo=1, routed)           0.161     8.801    design_1_i/top_0/inst/tdc1/genblk1[8].init/in
    SLICE_X66Y107        LUT1 (Prop_lut1_I0_O)        0.124     8.925 f  design_1_i/top_0/inst/tdc1/genblk1[8].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.291     9.216    design_1_i/top_0/inst/tdc1/genblk1[8].init/tmp
    SLICE_X64Y107        LUT1 (Prop_lut1_I0_O)        0.124     9.340 r  design_1_i/top_0/inst/tdc1/genblk1[8].init/out_INST_0/O
                         net (fo=1, routed)           0.293     9.633    design_1_i/top_0/inst/tdc1/genblk1[9].init/in
    SLICE_X67Y108        LUT1 (Prop_lut1_I0_O)        0.124     9.757 f  design_1_i/top_0/inst/tdc1/genblk1[9].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.154     9.912    design_1_i/top_0/inst/tdc1/genblk1[9].init/tmp
    SLICE_X67Y108        LUT1 (Prop_lut1_I0_O)        0.124    10.036 r  design_1_i/top_0/inst/tdc1/genblk1[9].init/out_INST_0/O
                         net (fo=1, routed)           0.343    10.378    design_1_i/top_0/inst/tdc1/genblk1[10].init/in
    SLICE_X67Y107        LUT1 (Prop_lut1_I0_O)        0.124    10.502 f  design_1_i/top_0/inst/tdc1/genblk1[10].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.282    10.785    design_1_i/top_0/inst/tdc1/genblk1[10].init/tmp
    SLICE_X65Y107        LUT1 (Prop_lut1_I0_O)        0.124    10.909 r  design_1_i/top_0/inst/tdc1/genblk1[10].init/out_INST_0/O
                         net (fo=1, routed)           0.296    11.204    design_1_i/top_0/inst/tdc1/genblk1[11].init/in
    SLICE_X65Y105        LUT1 (Prop_lut1_I0_O)        0.124    11.328 f  design_1_i/top_0/inst/tdc1/genblk1[11].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.438    11.767    design_1_i/top_0/inst/tdc1/genblk1[11].init/tmp
    SLICE_X66Y105        LUT1 (Prop_lut1_I0_O)        0.124    11.891 r  design_1_i/top_0/inst/tdc1/genblk1[11].init/out_INST_0/O
                         net (fo=1, routed)           0.292    12.183    design_1_i/top_0/inst/tdc1/genblk1[12].init/in
    SLICE_X67Y105        LUT1 (Prop_lut1_I0_O)        0.124    12.307 f  design_1_i/top_0/inst/tdc1/genblk1[12].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.294    12.601    design_1_i/top_0/inst/tdc1/genblk1[12].init/tmp
    SLICE_X64Y105        LUT1 (Prop_lut1_I0_O)        0.124    12.725 r  design_1_i/top_0/inst/tdc1/genblk1[12].init/out_INST_0/O
                         net (fo=1, routed)           0.287    13.013    design_1_i/top_0/inst/tdc1/genblk1[13].init/in
    SLICE_X67Y105        LUT1 (Prop_lut1_I0_O)        0.124    13.137 f  design_1_i/top_0/inst/tdc1/genblk1[13].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.263    13.400    design_1_i/top_0/inst/tdc1/genblk1[13].init/tmp
    SLICE_X67Y105        LUT1 (Prop_lut1_I0_O)        0.124    13.524 r  design_1_i/top_0/inst/tdc1/genblk1[13].init/out_INST_0/O
                         net (fo=1, routed)           0.292    13.816    design_1_i/top_0/inst/tdc1/genblk1[14].init/in
    SLICE_X67Y104        LUT1 (Prop_lut1_I0_O)        0.124    13.940 f  design_1_i/top_0/inst/tdc1/genblk1[14].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.302    14.242    design_1_i/top_0/inst/tdc1/genblk1[14].init/tmp
    SLICE_X66Y103        LUT1 (Prop_lut1_I0_O)        0.124    14.366 r  design_1_i/top_0/inst/tdc1/genblk1[14].init/out_INST_0/O
                         net (fo=1, routed)           0.294    14.660    design_1_i/top_0/inst/tdc1/genblk1[15].init/in
    SLICE_X67Y104        LUT1 (Prop_lut1_I0_O)        0.124    14.784 f  design_1_i/top_0/inst/tdc1/genblk1[15].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.263    15.047    design_1_i/top_0/inst/tdc1/genblk1[15].init/tmp
    SLICE_X67Y104        LUT1 (Prop_lut1_I0_O)        0.124    15.171 r  design_1_i/top_0/inst/tdc1/genblk1[15].init/out_INST_0/O
                         net (fo=1, routed)           0.304    15.474    design_1_i/top_0/inst/tdc1/genblk1[16].init/in
    SLICE_X63Y104        LUT1 (Prop_lut1_I0_O)        0.124    15.598 f  design_1_i/top_0/inst/tdc1/genblk1[16].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.296    15.894    design_1_i/top_0/inst/tdc1/genblk1[16].init/tmp
    SLICE_X63Y105        LUT1 (Prop_lut1_I0_O)        0.124    16.018 r  design_1_i/top_0/inst/tdc1/genblk1[16].init/out_INST_0/O
                         net (fo=1, routed)           0.303    16.322    design_1_i/top_0/inst/tdc1/genblk1[17].init/in
    SLICE_X64Y105        LUT1 (Prop_lut1_I0_O)        0.124    16.446 f  design_1_i/top_0/inst/tdc1/genblk1[17].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.159    16.604    design_1_i/top_0/inst/tdc1/genblk1[17].init/tmp
    SLICE_X64Y105        LUT1 (Prop_lut1_I0_O)        0.124    16.728 r  design_1_i/top_0/inst/tdc1/genblk1[17].init/out_INST_0/O
                         net (fo=1, routed)           0.161    16.890    design_1_i/top_0/inst/tdc1/genblk1[18].init/in
    SLICE_X64Y105        LUT1 (Prop_lut1_I0_O)        0.124    17.014 f  design_1_i/top_0/inst/tdc1/genblk1[18].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.296    17.310    design_1_i/top_0/inst/tdc1/genblk1[18].init/tmp
    SLICE_X65Y105        LUT1 (Prop_lut1_I0_O)        0.124    17.434 r  design_1_i/top_0/inst/tdc1/genblk1[18].init/out_INST_0/O
                         net (fo=1, routed)           0.299    17.733    design_1_i/top_0/inst/tdc1/genblk1[19].init/in
    SLICE_X64Y106        LUT1 (Prop_lut1_I0_O)        0.124    17.857 f  design_1_i/top_0/inst/tdc1/genblk1[19].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.158    18.015    design_1_i/top_0/inst/tdc1/genblk1[19].init/tmp
    SLICE_X64Y106        LUT1 (Prop_lut1_I0_O)        0.124    18.139 r  design_1_i/top_0/inst/tdc1/genblk1[19].init/out_INST_0/O
                         net (fo=1, routed)           0.430    18.569    design_1_i/top_0/inst/tdc1/genblk1[20].init/in
    SLICE_X65Y108        LUT1 (Prop_lut1_I0_O)        0.124    18.693 f  design_1_i/top_0/inst/tdc1/genblk1[20].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.151    18.845    design_1_i/top_0/inst/tdc1/genblk1[20].init/tmp
    SLICE_X65Y108        LUT1 (Prop_lut1_I0_O)        0.124    18.969 r  design_1_i/top_0/inst/tdc1/genblk1[20].init/out_INST_0/O
                         net (fo=1, routed)           0.154    19.123    design_1_i/top_0/inst/tdc1/genblk1[21].init/in
    SLICE_X65Y108        LUT1 (Prop_lut1_I0_O)        0.124    19.247 f  design_1_i/top_0/inst/tdc1/genblk1[21].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.284    19.531    design_1_i/top_0/inst/tdc1/genblk1[21].init/tmp
    SLICE_X67Y108        LUT1 (Prop_lut1_I0_O)        0.124    19.655 r  design_1_i/top_0/inst/tdc1/genblk1[21].init/out_INST_0/O
                         net (fo=1, routed)           0.291    19.946    design_1_i/top_0/inst/tdc1/genblk1[22].init/in
    SLICE_X64Y108        LUT1 (Prop_lut1_I0_O)        0.124    20.070 f  design_1_i/top_0/inst/tdc1/genblk1[22].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.159    20.228    design_1_i/top_0/inst/tdc1/genblk1[22].init/tmp
    SLICE_X64Y108        LUT1 (Prop_lut1_I0_O)        0.124    20.352 r  design_1_i/top_0/inst/tdc1/genblk1[22].init/out_INST_0/O
                         net (fo=1, routed)           0.299    20.652    design_1_i/top_0/inst/tdc1/genblk1[23].init/in
    SLICE_X64Y107        LUT1 (Prop_lut1_I0_O)        0.124    20.776 f  design_1_i/top_0/inst/tdc1/genblk1[23].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.162    20.937    design_1_i/top_0/inst/tdc1/genblk1[23].init/tmp
    SLICE_X64Y107        LUT1 (Prop_lut1_I0_O)        0.124    21.061 r  design_1_i/top_0/inst/tdc1/genblk1[23].init/out_INST_0/O
                         net (fo=1, routed)           0.304    21.366    design_1_i/top_0/inst/tdc1/genblk1[24].init/in
    SLICE_X66Y107        LUT1 (Prop_lut1_I0_O)        0.124    21.490 f  design_1_i/top_0/inst/tdc1/genblk1[24].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.288    21.778    design_1_i/top_0/inst/tdc1/genblk1[24].init/tmp
    SLICE_X65Y107        LUT1 (Prop_lut1_I0_O)        0.124    21.902 r  design_1_i/top_0/inst/tdc1/genblk1[24].init/out_INST_0/O
                         net (fo=1, routed)           0.264    22.166    design_1_i/top_0/inst/tdc1/genblk1[25].init/in
    SLICE_X65Y107        LUT1 (Prop_lut1_I0_O)        0.124    22.290 f  design_1_i/top_0/inst/tdc1/genblk1[25].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.290    22.580    design_1_i/top_0/inst/tdc1/genblk1[25].init/tmp
    SLICE_X65Y106        LUT1 (Prop_lut1_I0_O)        0.124    22.704 r  design_1_i/top_0/inst/tdc1/genblk1[25].init/out_INST_0/O
                         net (fo=1, routed)           0.151    22.855    design_1_i/top_0/inst/tdc1/genblk1[26].init/in
    SLICE_X65Y106        LUT1 (Prop_lut1_I0_O)        0.124    22.979 f  design_1_i/top_0/inst/tdc1/genblk1[26].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.154    23.133    design_1_i/top_0/inst/tdc1/genblk1[26].init/tmp
    SLICE_X65Y106        LUT1 (Prop_lut1_I0_O)        0.124    23.257 r  design_1_i/top_0/inst/tdc1/genblk1[26].init/out_INST_0/O
                         net (fo=1, routed)           0.404    23.661    design_1_i/top_0/inst/tdc1/genblk1[27].init/in
    SLICE_X65Y105        LUT1 (Prop_lut1_I0_O)        0.124    23.785 f  design_1_i/top_0/inst/tdc1/genblk1[27].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.151    23.937    design_1_i/top_0/inst/tdc1/genblk1[27].init/tmp
    SLICE_X65Y105        LUT1 (Prop_lut1_I0_O)        0.124    24.061 r  design_1_i/top_0/inst/tdc1/genblk1[27].init/out_INST_0/O
                         net (fo=1, routed)           0.446    24.507    design_1_i/top_0/inst/tdc1/genblk1[28].init/in
    SLICE_X66Y105        LUT1 (Prop_lut1_I0_O)        0.124    24.631 f  design_1_i/top_0/inst/tdc1/genblk1[28].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.162    24.793    design_1_i/top_0/inst/tdc1/genblk1[28].init/tmp
    SLICE_X66Y105        LUT1 (Prop_lut1_I0_O)        0.124    24.917 r  design_1_i/top_0/inst/tdc1/genblk1[28].init/out_INST_0/O
                         net (fo=1, routed)           0.302    25.219    design_1_i/top_0/inst/tdc1/genblk1[29].init/in
    SLICE_X66Y104        LUT1 (Prop_lut1_I0_O)        0.124    25.343 f  design_1_i/top_0/inst/tdc1/genblk1[29].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.165    25.507    design_1_i/top_0/inst/tdc1/genblk1[29].init/tmp
    SLICE_X66Y104        LUT1 (Prop_lut1_I0_O)        0.124    25.631 r  design_1_i/top_0/inst/tdc1/genblk1[29].init/out_INST_0/O
                         net (fo=1, routed)           0.304    25.936    design_1_i/top_0/inst/tdc1/genblk1[30].init/in
    SLICE_X66Y103        LUT1 (Prop_lut1_I0_O)        0.124    26.060 f  design_1_i/top_0/inst/tdc1/genblk1[30].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.284    26.344    design_1_i/top_0/inst/tdc1/genblk1[30].init/tmp
    SLICE_X65Y103        LUT1 (Prop_lut1_I0_O)        0.124    26.468 r  design_1_i/top_0/inst/tdc1/genblk1[30].init/out_INST_0/O
                         net (fo=1, routed)           0.312    26.780    design_1_i/top_0/inst/tdc1/genblk1[31].init/in
    SLICE_X63Y104        LUT1 (Prop_lut1_I0_O)        0.124    26.904 f  design_1_i/top_0/inst/tdc1/genblk1[31].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.289    27.193    design_1_i/top_0/inst/tdc1/genblk1[31].init/tmp
    SLICE_X63Y105        LUT1 (Prop_lut1_I0_O)        0.124    27.317 r  design_1_i/top_0/inst/tdc1/genblk1[31].init/out_INST_0/O
                         net (fo=1, routed)           0.295    27.613    design_1_i/top_0/inst/tdc1/initial_bufs[31]
    SLICE_X63Y106        LUT1 (Prop_lut1_I0_O)        0.124    27.737 r  design_1_i/top_0/inst/tdc1/initial_bufs_inst/O
                         net (fo=2, routed)           0.189    27.926    design_1_i/top_0/inst/tdc1/delay_bufs[0]
    SLICE_X62Y106        CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    28.476 r  design_1_i/top_0/inst/tdc1/genblk2[0].delay_k/CO[3]
                         net (fo=2, routed)           0.784    29.260    design_1_i/top_0/inst/tdc1/delay_bufs[4]
    SLICE_X65Y104        CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    29.786 r  design_1_i/top_0/inst/tdc1/genblk2[1].delay_k/CO[3]
                         net (fo=2, routed)           0.801    30.587    design_1_i/top_0/inst/tdc1/delay_bufs[8]
    SLICE_X64Y103        CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    31.113 r  design_1_i/top_0/inst/tdc1/genblk2[2].delay_k/CO[3]
                         net (fo=2, routed)           0.651    31.763    design_1_i/top_0/inst/tdc1/delay_bufs[12]
    SLICE_X67Y103        CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    32.289 r  design_1_i/top_0/inst/tdc1/genblk2[3].delay_k/CO[3]
                         net (fo=2, routed)           0.652    32.941    design_1_i/top_0/inst/tdc1/delay_bufs[16]
    SLICE_X64Y104        CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    33.467 r  design_1_i/top_0/inst/tdc1/genblk2[4].delay_k/CO[3]
                         net (fo=2, routed)           0.952    34.418    design_1_i/top_0/inst/tdc1/delay_bufs[20]
    SLICE_X62Y100        CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    34.968 r  design_1_i/top_0/inst/tdc1/genblk2[5].delay_k/CO[3]
                         net (fo=2, routed)           0.917    35.885    design_1_i/top_0/inst/tdc1/delay_bufs[24]
    SLICE_X60Y104        CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    36.411 r  design_1_i/top_0/inst/tdc1/genblk2[6].delay_k/CO[3]
                         net (fo=2, routed)           0.645    37.056    design_1_i/top_0/inst/tdc1/delay_bufs[28]
    SLICE_X62Y105        CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    37.606 r  design_1_i/top_0/inst/tdc1/genblk2[7].delay_k/CO[3]
                         net (fo=2, routed)           0.827    38.433    design_1_i/top_0/inst/tdc1/delay_bufs[32]
    SLICE_X62Y103        CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    38.983 r  design_1_i/top_0/inst/tdc1/genblk2[8].delay_k/CO[3]
                         net (fo=2, routed)           0.633    39.616    design_1_i/top_0/inst/tdc1/delay_bufs[36]
    SLICE_X60Y103        CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    40.142 r  design_1_i/top_0/inst/tdc1/genblk2[9].delay_k/CO[3]
                         net (fo=2, routed)           0.879    41.021    design_1_i/top_0/inst/tdc1/delay_bufs[40]
    SLICE_X61Y103        CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    41.547 r  design_1_i/top_0/inst/tdc1/genblk2[10].delay_k/CO[3]
                         net (fo=2, routed)           0.780    42.327    design_1_i/top_0/inst/tdc1/delay_bufs[44]
    SLICE_X61Y102        CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    42.853 r  design_1_i/top_0/inst/tdc1/genblk2[11].delay_k/CO[3]
                         net (fo=2, routed)           0.832    43.684    design_1_i/top_0/inst/tdc1/delay_bufs[48]
    SLICE_X61Y100        CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    44.210 r  design_1_i/top_0/inst/tdc1/genblk2[12].delay_k/CO[3]
                         net (fo=2, routed)           0.834    45.044    design_1_i/top_0/inst/tdc1/delay_bufs[52]
    SLICE_X60Y101        CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    45.570 r  design_1_i/top_0/inst/tdc1/genblk2[13].delay_k/CO[3]
                         net (fo=2, routed)           0.000    45.570    design_1_i/top_0/inst/tdc1/delay_bufs[56]
    SLICE_X60Y101        LDCE                                         r  design_1_i/top_0/inst/tdc1/latches_reg[56]/D
=======
                         net (fo=2803, routed)        2.416     3.710    design_1_i/top_0/inst/tdc1/genblk1[1].init/in
    SLICE_X24Y47         LUT1 (Prop_lut1_I0_O)        0.124     3.834 f  design_1_i/top_0/inst/tdc1/genblk1[1].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.159     3.993    design_1_i/top_0/inst/tdc1/genblk1[1].init/tmp
    SLICE_X24Y47         LUT1 (Prop_lut1_I0_O)        0.124     4.117 r  design_1_i/top_0/inst/tdc1/genblk1[1].init/out_INST_0/O
                         net (fo=1, routed)           0.161     4.278    design_1_i/top_0/inst/tdc1/genblk1[2].init/in
    SLICE_X24Y47         LUT1 (Prop_lut1_I0_O)        0.124     4.402 f  design_1_i/top_0/inst/tdc1/genblk1[2].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.343     4.746    design_1_i/top_0/inst/tdc1/genblk1[2].init/tmp
    SLICE_X25Y47         LUT1 (Prop_lut1_I0_O)        0.124     4.870 r  design_1_i/top_0/inst/tdc1/genblk1[2].init/out_INST_0/O
                         net (fo=1, routed)           0.403     5.273    design_1_i/top_0/inst/tdc1/genblk1[3].init/in
    SLICE_X25Y47         LUT1 (Prop_lut1_I0_O)        0.124     5.397 f  design_1_i/top_0/inst/tdc1/genblk1[3].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.151     5.548    design_1_i/top_0/inst/tdc1/genblk1[3].init/tmp
    SLICE_X25Y47         LUT1 (Prop_lut1_I0_O)        0.124     5.672 r  design_1_i/top_0/inst/tdc1/genblk1[3].init/out_INST_0/O
                         net (fo=1, routed)           0.296     5.969    design_1_i/top_0/inst/tdc1/genblk1[4].init/in
    SLICE_X25Y49         LUT1 (Prop_lut1_I0_O)        0.124     6.093 f  design_1_i/top_0/inst/tdc1/genblk1[4].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.284     6.377    design_1_i/top_0/inst/tdc1/genblk1[4].init/tmp
    SLICE_X27Y49         LUT1 (Prop_lut1_I0_O)        0.124     6.501 r  design_1_i/top_0/inst/tdc1/genblk1[4].init/out_INST_0/O
                         net (fo=1, routed)           0.300     6.801    design_1_i/top_0/inst/tdc1/genblk1[5].init/in
    SLICE_X24Y48         LUT1 (Prop_lut1_I0_O)        0.124     6.925 f  design_1_i/top_0/inst/tdc1/genblk1[5].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.159     7.084    design_1_i/top_0/inst/tdc1/genblk1[5].init/tmp
    SLICE_X24Y48         LUT1 (Prop_lut1_I0_O)        0.124     7.208 r  design_1_i/top_0/inst/tdc1/genblk1[5].init/out_INST_0/O
                         net (fo=1, routed)           0.161     7.369    design_1_i/top_0/inst/tdc1/genblk1[6].init/in
    SLICE_X24Y48         LUT1 (Prop_lut1_I0_O)        0.124     7.493 f  design_1_i/top_0/inst/tdc1/genblk1[6].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.302     7.795    design_1_i/top_0/inst/tdc1/genblk1[6].init/tmp
    SLICE_X24Y49         LUT1 (Prop_lut1_I0_O)        0.124     7.919 r  design_1_i/top_0/inst/tdc1/genblk1[6].init/out_INST_0/O
                         net (fo=1, routed)           0.434     8.354    design_1_i/top_0/inst/tdc1/genblk1[7].init/in
    SLICE_X25Y46         LUT1 (Prop_lut1_I0_O)        0.124     8.478 f  design_1_i/top_0/inst/tdc1/genblk1[7].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.151     8.629    design_1_i/top_0/inst/tdc1/genblk1[7].init/tmp
    SLICE_X25Y46         LUT1 (Prop_lut1_I0_O)        0.124     8.753 r  design_1_i/top_0/inst/tdc1/genblk1[7].init/out_INST_0/O
                         net (fo=1, routed)           0.154     8.907    design_1_i/top_0/inst/tdc1/genblk1[8].init/in
    SLICE_X25Y46         LUT1 (Prop_lut1_I0_O)        0.124     9.031 f  design_1_i/top_0/inst/tdc1/genblk1[8].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.433     9.464    design_1_i/top_0/inst/tdc1/genblk1[8].init/tmp
    SLICE_X25Y48         LUT1 (Prop_lut1_I0_O)        0.124     9.588 r  design_1_i/top_0/inst/tdc1/genblk1[8].init/out_INST_0/O
                         net (fo=1, routed)           0.154     9.742    design_1_i/top_0/inst/tdc1/genblk1[9].init/in
    SLICE_X25Y48         LUT1 (Prop_lut1_I0_O)        0.124     9.866 f  design_1_i/top_0/inst/tdc1/genblk1[9].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.263    10.129    design_1_i/top_0/inst/tdc1/genblk1[9].init/tmp
    SLICE_X25Y48         LUT1 (Prop_lut1_I0_O)        0.124    10.253 r  design_1_i/top_0/inst/tdc1/genblk1[9].init/out_INST_0/O
                         net (fo=1, routed)           0.154    10.407    design_1_i/top_0/inst/tdc1/genblk1[10].init/in
    SLICE_X25Y48         LUT1 (Prop_lut1_I0_O)        0.124    10.531 f  design_1_i/top_0/inst/tdc1/genblk1[10].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.303    10.834    design_1_i/top_0/inst/tdc1/genblk1[10].init/tmp
    SLICE_X24Y47         LUT1 (Prop_lut1_I0_O)        0.124    10.958 r  design_1_i/top_0/inst/tdc1/genblk1[10].init/out_INST_0/O
                         net (fo=1, routed)           0.487    11.445    design_1_i/top_0/inst/tdc1/genblk1[11].init/in
    SLICE_X25Y44         LUT1 (Prop_lut1_I0_O)        0.124    11.569 f  design_1_i/top_0/inst/tdc1/genblk1[11].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.350    11.919    design_1_i/top_0/inst/tdc1/genblk1[11].init/tmp
    SLICE_X24Y44         LUT1 (Prop_lut1_I0_O)        0.124    12.043 r  design_1_i/top_0/inst/tdc1/genblk1[11].init/out_INST_0/O
                         net (fo=1, routed)           0.299    12.342    design_1_i/top_0/inst/tdc1/genblk1[12].init/in
    SLICE_X24Y45         LUT1 (Prop_lut1_I0_O)        0.124    12.466 f  design_1_i/top_0/inst/tdc1/genblk1[12].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.158    12.624    design_1_i/top_0/inst/tdc1/genblk1[12].init/tmp
    SLICE_X24Y45         LUT1 (Prop_lut1_I0_O)        0.124    12.748 r  design_1_i/top_0/inst/tdc1/genblk1[12].init/out_INST_0/O
                         net (fo=1, routed)           0.300    13.048    design_1_i/top_0/inst/tdc1/genblk1[13].init/in
    SLICE_X24Y44         LUT1 (Prop_lut1_I0_O)        0.124    13.172 f  design_1_i/top_0/inst/tdc1/genblk1[13].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.291    13.463    design_1_i/top_0/inst/tdc1/genblk1[13].init/tmp
    SLICE_X25Y45         LUT1 (Prop_lut1_I0_O)        0.124    13.587 r  design_1_i/top_0/inst/tdc1/genblk1[13].init/out_INST_0/O
                         net (fo=1, routed)           0.295    13.882    design_1_i/top_0/inst/tdc1/genblk1[14].init/in
    SLICE_X25Y46         LUT1 (Prop_lut1_I0_O)        0.124    14.006 f  design_1_i/top_0/inst/tdc1/genblk1[14].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.343    14.349    design_1_i/top_0/inst/tdc1/genblk1[14].init/tmp
    SLICE_X25Y45         LUT1 (Prop_lut1_I0_O)        0.124    14.473 r  design_1_i/top_0/inst/tdc1/genblk1[14].init/out_INST_0/O
                         net (fo=1, routed)           0.300    14.772    design_1_i/top_0/inst/tdc1/genblk1[15].init/in
    SLICE_X24Y44         LUT1 (Prop_lut1_I0_O)        0.124    14.896 f  design_1_i/top_0/inst/tdc1/genblk1[15].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.339    15.235    design_1_i/top_0/inst/tdc1/genblk1[15].init/tmp
    SLICE_X25Y44         LUT1 (Prop_lut1_I0_O)        0.124    15.359 r  design_1_i/top_0/inst/tdc1/genblk1[15].init/out_INST_0/O
                         net (fo=1, routed)           0.303    15.662    design_1_i/top_0/inst/tdc1/genblk1[16].init/in
    SLICE_X24Y45         LUT1 (Prop_lut1_I0_O)        0.124    15.786 f  design_1_i/top_0/inst/tdc1/genblk1[16].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.291    16.077    design_1_i/top_0/inst/tdc1/genblk1[16].init/tmp
    SLICE_X25Y45         LUT1 (Prop_lut1_I0_O)        0.124    16.201 r  design_1_i/top_0/inst/tdc1/genblk1[16].init/out_INST_0/O
                         net (fo=1, routed)           0.301    16.502    design_1_i/top_0/inst/tdc1/genblk1[17].init/in
    SLICE_X25Y44         LUT1 (Prop_lut1_I0_O)        0.124    16.626 f  design_1_i/top_0/inst/tdc1/genblk1[17].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.154    16.780    design_1_i/top_0/inst/tdc1/genblk1[17].init/tmp
    SLICE_X25Y44         LUT1 (Prop_lut1_I0_O)        0.124    16.904 r  design_1_i/top_0/inst/tdc1/genblk1[17].init/out_INST_0/O
                         net (fo=1, routed)           0.351    17.254    design_1_i/top_0/inst/tdc1/genblk1[18].init/in
    SLICE_X24Y44         LUT1 (Prop_lut1_I0_O)        0.124    17.378 f  design_1_i/top_0/inst/tdc1/genblk1[18].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.303    17.681    design_1_i/top_0/inst/tdc1/genblk1[18].init/tmp
    SLICE_X24Y43         LUT1 (Prop_lut1_I0_O)        0.124    17.805 r  design_1_i/top_0/inst/tdc1/genblk1[18].init/out_INST_0/O
                         net (fo=1, routed)           0.296    18.101    design_1_i/top_0/inst/tdc1/genblk1[19].init/in
    SLICE_X25Y43         LUT1 (Prop_lut1_I0_O)        0.124    18.225 f  design_1_i/top_0/inst/tdc1/genblk1[19].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.263    18.488    design_1_i/top_0/inst/tdc1/genblk1[19].init/tmp
    SLICE_X25Y43         LUT1 (Prop_lut1_I0_O)        0.124    18.612 r  design_1_i/top_0/inst/tdc1/genblk1[19].init/out_INST_0/O
                         net (fo=1, routed)           0.151    18.763    design_1_i/top_0/inst/tdc1/genblk1[20].init/in
    SLICE_X25Y43         LUT1 (Prop_lut1_I0_O)        0.124    18.887 f  design_1_i/top_0/inst/tdc1/genblk1[20].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.348    19.235    design_1_i/top_0/inst/tdc1/genblk1[20].init/tmp
    SLICE_X24Y43         LUT1 (Prop_lut1_I0_O)        0.124    19.359 r  design_1_i/top_0/inst/tdc1/genblk1[20].init/out_INST_0/O
                         net (fo=1, routed)           0.158    19.517    design_1_i/top_0/inst/tdc1/genblk1[21].init/in
    SLICE_X24Y43         LUT1 (Prop_lut1_I0_O)        0.124    19.641 f  design_1_i/top_0/inst/tdc1/genblk1[21].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.539    20.180    design_1_i/top_0/inst/tdc1/genblk1[21].init/tmp
    SLICE_X22Y44         LUT1 (Prop_lut1_I0_O)        0.124    20.304 r  design_1_i/top_0/inst/tdc1/genblk1[21].init/out_INST_0/O
                         net (fo=1, routed)           0.161    20.465    design_1_i/top_0/inst/tdc1/genblk1[22].init/in
    SLICE_X22Y44         LUT1 (Prop_lut1_I0_O)        0.124    20.589 f  design_1_i/top_0/inst/tdc1/genblk1[22].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.303    20.892    design_1_i/top_0/inst/tdc1/genblk1[22].init/tmp
    SLICE_X22Y43         LUT1 (Prop_lut1_I0_O)        0.124    21.016 r  design_1_i/top_0/inst/tdc1/genblk1[22].init/out_INST_0/O
                         net (fo=1, routed)           0.161    21.177    design_1_i/top_0/inst/tdc1/genblk1[23].init/in
    SLICE_X22Y43         LUT1 (Prop_lut1_I0_O)        0.124    21.301 f  design_1_i/top_0/inst/tdc1/genblk1[23].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.165    21.466    design_1_i/top_0/inst/tdc1/genblk1[23].init/tmp
    SLICE_X22Y43         LUT1 (Prop_lut1_I0_O)        0.124    21.590 r  design_1_i/top_0/inst/tdc1/genblk1[23].init/out_INST_0/O
                         net (fo=1, routed)           0.446    22.036    design_1_i/top_0/inst/tdc1/genblk1[24].init/in
    SLICE_X21Y45         LUT1 (Prop_lut1_I0_O)        0.124    22.160 f  design_1_i/top_0/inst/tdc1/genblk1[24].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.307    22.467    design_1_i/top_0/inst/tdc1/genblk1[24].init/tmp
    SLICE_X22Y45         LUT1 (Prop_lut1_I0_O)        0.124    22.591 r  design_1_i/top_0/inst/tdc1/genblk1[24].init/out_INST_0/O
                         net (fo=1, routed)           0.161    22.752    design_1_i/top_0/inst/tdc1/genblk1[25].init/in
    SLICE_X22Y45         LUT1 (Prop_lut1_I0_O)        0.124    22.876 f  design_1_i/top_0/inst/tdc1/genblk1[25].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.297    23.173    design_1_i/top_0/inst/tdc1/genblk1[25].init/tmp
    SLICE_X21Y45         LUT1 (Prop_lut1_I0_O)        0.124    23.297 r  design_1_i/top_0/inst/tdc1/genblk1[25].init/out_INST_0/O
                         net (fo=1, routed)           0.151    23.448    design_1_i/top_0/inst/tdc1/genblk1[26].init/in
    SLICE_X21Y45         LUT1 (Prop_lut1_I0_O)        0.124    23.572 f  design_1_i/top_0/inst/tdc1/genblk1[26].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.291    23.863    design_1_i/top_0/inst/tdc1/genblk1[26].init/tmp
    SLICE_X21Y46         LUT1 (Prop_lut1_I0_O)        0.124    23.987 r  design_1_i/top_0/inst/tdc1/genblk1[26].init/out_INST_0/O
                         net (fo=1, routed)           0.151    24.139    design_1_i/top_0/inst/tdc1/genblk1[27].init/in
    SLICE_X21Y46         LUT1 (Prop_lut1_I0_O)        0.124    24.263 f  design_1_i/top_0/inst/tdc1/genblk1[27].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.293    24.556    design_1_i/top_0/inst/tdc1/genblk1[27].init/tmp
    SLICE_X21Y44         LUT1 (Prop_lut1_I0_O)        0.124    24.680 r  design_1_i/top_0/inst/tdc1/genblk1[27].init/out_INST_0/O
                         net (fo=1, routed)           0.151    24.831    design_1_i/top_0/inst/tdc1/genblk1[28].init/in
    SLICE_X21Y44         LUT1 (Prop_lut1_I0_O)        0.124    24.955 f  design_1_i/top_0/inst/tdc1/genblk1[28].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.301    25.256    design_1_i/top_0/inst/tdc1/genblk1[28].init/tmp
    SLICE_X21Y43         LUT1 (Prop_lut1_I0_O)        0.124    25.380 r  design_1_i/top_0/inst/tdc1/genblk1[28].init/out_INST_0/O
                         net (fo=1, routed)           0.149    25.529    design_1_i/top_0/inst/tdc1/genblk1[29].init/in
    SLICE_X21Y43         LUT1 (Prop_lut1_I0_O)        0.124    25.653 f  design_1_i/top_0/inst/tdc1/genblk1[29].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.292    25.946    design_1_i/top_0/inst/tdc1/genblk1[29].init/tmp
    SLICE_X21Y42         LUT1 (Prop_lut1_I0_O)        0.124    26.070 r  design_1_i/top_0/inst/tdc1/genblk1[29].init/out_INST_0/O
                         net (fo=1, routed)           0.149    26.218    design_1_i/top_0/inst/tdc1/genblk1[30].init/in
    SLICE_X21Y42         LUT1 (Prop_lut1_I0_O)        0.124    26.342 f  design_1_i/top_0/inst/tdc1/genblk1[30].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.154    26.497    design_1_i/top_0/inst/tdc1/genblk1[30].init/tmp
    SLICE_X21Y42         LUT1 (Prop_lut1_I0_O)        0.124    26.621 r  design_1_i/top_0/inst/tdc1/genblk1[30].init/out_INST_0/O
                         net (fo=1, routed)           0.453    27.073    design_1_i/top_0/inst/tdc1/genblk1[31].init/in
    SLICE_X18Y42         LUT1 (Prop_lut1_I0_O)        0.124    27.197 f  design_1_i/top_0/inst/tdc1/genblk1[31].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.161    27.358    design_1_i/top_0/inst/tdc1/genblk1[31].init/tmp
    SLICE_X18Y42         LUT1 (Prop_lut1_I0_O)        0.124    27.482 r  design_1_i/top_0/inst/tdc1/genblk1[31].init/out_INST_0/O
                         net (fo=1, routed)           0.165    27.647    design_1_i/top_0/inst/tdc1/initial_bufs[31]
    SLICE_X18Y42         LUT1 (Prop_lut1_I0_O)        0.124    27.771 r  design_1_i/top_0/inst/tdc1/initial_bufs_inst/O
                         net (fo=2, routed)           0.203    27.974    design_1_i/top_0/inst/tdc1/delay_bufs[0]
    SLICE_X19Y42         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    28.500 r  design_1_i/top_0/inst/tdc1/genblk2[0].delay_k/CO[3]
                         net (fo=2, routed)           0.641    29.141    design_1_i/top_0/inst/tdc1/delay_bufs[4]
    SLICE_X18Y44         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    29.691 r  design_1_i/top_0/inst/tdc1/genblk2[1].delay_k/CO[3]
                         net (fo=2, routed)           0.627    30.317    design_1_i/top_0/inst/tdc1/delay_bufs[8]
    SLICE_X17Y44         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    30.843 r  design_1_i/top_0/inst/tdc1/genblk2[2].delay_k/CO[3]
                         net (fo=2, routed)           0.643    31.486    design_1_i/top_0/inst/tdc1/delay_bufs[12]
    SLICE_X18Y45         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    32.036 r  design_1_i/top_0/inst/tdc1/genblk2[3].delay_k/CO[3]
                         net (fo=2, routed)           0.823    32.859    design_1_i/top_0/inst/tdc1/delay_bufs[16]
    SLICE_X18Y46         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    33.409 r  design_1_i/top_0/inst/tdc1/genblk2[4].delay_k/CO[3]
                         net (fo=2, routed)           0.627    34.036    design_1_i/top_0/inst/tdc1/delay_bufs[20]
    SLICE_X16Y46         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    34.586 r  design_1_i/top_0/inst/tdc1/genblk2[5].delay_k/CO[3]
                         net (fo=2, routed)           0.775    35.360    design_1_i/top_0/inst/tdc1/delay_bufs[24]
    SLICE_X16Y45         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    35.910 r  design_1_i/top_0/inst/tdc1/genblk2[6].delay_k/CO[3]
                         net (fo=2, routed)           0.642    36.553    design_1_i/top_0/inst/tdc1/delay_bufs[28]
    SLICE_X14Y45         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    37.103 r  design_1_i/top_0/inst/tdc1/genblk2[7].delay_k/CO[3]
                         net (fo=2, routed)           0.818    37.921    design_1_i/top_0/inst/tdc1/delay_bufs[32]
    SLICE_X14Y46         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    38.471 r  design_1_i/top_0/inst/tdc1/genblk2[8].delay_k/CO[3]
                         net (fo=2, routed)           0.640    39.110    design_1_i/top_0/inst/tdc1/delay_bufs[36]
    SLICE_X17Y46         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    39.636 r  design_1_i/top_0/inst/tdc1/genblk2[9].delay_k/CO[3]
                         net (fo=2, routed)           0.647    40.283    design_1_i/top_0/inst/tdc1/delay_bufs[40]
    SLICE_X15Y46         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    40.809 r  design_1_i/top_0/inst/tdc1/genblk2[10].delay_k/CO[3]
                         net (fo=2, routed)           0.631    41.441    design_1_i/top_0/inst/tdc1/delay_bufs[44]
    SLICE_X13Y46         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    41.967 r  design_1_i/top_0/inst/tdc1/genblk2[11].delay_k/CO[3]
                         net (fo=2, routed)           0.638    42.605    design_1_i/top_0/inst/tdc1/delay_bufs[48]
    SLICE_X13Y47         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    43.131 r  design_1_i/top_0/inst/tdc1/genblk2[12].delay_k/CO[3]
                         net (fo=2, routed)           0.820    43.951    design_1_i/top_0/inst/tdc1/delay_bufs[52]
    SLICE_X14Y47         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    44.501 r  design_1_i/top_0/inst/tdc1/genblk2[13].delay_k/CO[3]
                         net (fo=2, routed)           0.000    44.501    design_1_i/top_0/inst/tdc1/delay_bufs[56]
    SLICE_X14Y47         LDCE                                         r  design_1_i/top_0/inst/tdc1/latches_reg[56]/D
>>>>>>> retest
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
<<<<<<< HEAD
                         net (fo=2290, routed)        1.715     2.894    design_1_i/top_0/inst/tdc1/initial_bufs[0]
    SLICE_X60Y101        LDCE                                         r  design_1_i/top_0/inst/tdc1/latches_reg[56]/G
                         clock pessimism              0.000     2.894    
                         clock uncertainty           -0.154     2.740    
                         time borrowed                5.149     7.889    
  -------------------------------------------------------------------
                         required time                          7.889    
                         arrival time                         -45.570    
  -------------------------------------------------------------------
                         slack                                -37.681    

Slack (VIOLATED) :        -37.626ns  (required time - arrival time)
=======
                         net (fo=2803, routed)        1.581     2.760    design_1_i/top_0/inst/tdc1/initial_bufs[0]
    SLICE_X14Y47         LDCE                                         r  design_1_i/top_0/inst/tdc1/latches_reg[56]/G
                         clock pessimism              0.000     2.760    
                         clock uncertainty           -0.154     2.606    
                         time borrowed                5.190     7.796    
  -------------------------------------------------------------------
                         required time                          7.796    
                         arrival time                         -44.501    
  -------------------------------------------------------------------
                         slack                                -36.704    

Slack (VIOLATED) :        -36.639ns  (required time - arrival time)
>>>>>>> retest
  Source:                 design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                            (clock source 'clk_fpga_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/top_0/inst/tdc1/latches_reg[53]/D
                            (positive level-sensitive latch clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
<<<<<<< HEAD
  Data Path Delay:        45.423ns  (logic 15.226ns (33.520%)  route 30.197ns (66.480%))
  Logic Levels:           78  (BUFG=1 CARRY4=14 LUT1=63)
  Clock Path Skew:        2.894ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.894ns
=======
  Data Path Delay:        44.344ns  (logic 15.312ns (34.530%)  route 29.032ns (65.470%))
  Logic Levels:           78  (BUFG=1 CARRY4=14 LUT1=63)
  Clock Path Skew:        2.760ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.760ns
>>>>>>> retest
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Time Borrowing:         
    Nominal pulse width:              5.000ns
    Library setup time:               0.098ns
    Computed max time borrow:         5.098ns
    Time borrowed from endpoint:      5.098ns
    Open edge uncertainty:           -0.154ns
    Time given to startpoint:         4.944ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
<<<<<<< HEAD
                         net (fo=2290, routed)        2.420     3.714    design_1_i/top_0/inst/tdc1/genblk1[1].init/in
    SLICE_X66Y108        LUT1 (Prop_lut1_I0_O)        0.124     3.838 f  design_1_i/top_0/inst/tdc1/genblk1[1].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.162     4.000    design_1_i/top_0/inst/tdc1/genblk1[1].init/tmp
    SLICE_X66Y108        LUT1 (Prop_lut1_I0_O)        0.124     4.124 r  design_1_i/top_0/inst/tdc1/genblk1[1].init/out_INST_0/O
                         net (fo=1, routed)           0.171     4.295    design_1_i/top_0/inst/tdc1/genblk1[2].init/in
    SLICE_X66Y108        LUT1 (Prop_lut1_I0_O)        0.124     4.419 f  design_1_i/top_0/inst/tdc1/genblk1[2].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.302     4.721    design_1_i/top_0/inst/tdc1/genblk1[2].init/tmp
    SLICE_X66Y109        LUT1 (Prop_lut1_I0_O)        0.124     4.845 r  design_1_i/top_0/inst/tdc1/genblk1[2].init/out_INST_0/O
                         net (fo=1, routed)           0.292     5.137    design_1_i/top_0/inst/tdc1/genblk1[3].init/in
    SLICE_X67Y107        LUT1 (Prop_lut1_I0_O)        0.124     5.261 f  design_1_i/top_0/inst/tdc1/genblk1[3].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.294     5.555    design_1_i/top_0/inst/tdc1/genblk1[3].init/tmp
    SLICE_X64Y107        LUT1 (Prop_lut1_I0_O)        0.124     5.679 r  design_1_i/top_0/inst/tdc1/genblk1[3].init/out_INST_0/O
                         net (fo=1, routed)           0.296     5.975    design_1_i/top_0/inst/tdc1/genblk1[4].init/in
    SLICE_X65Y107        LUT1 (Prop_lut1_I0_O)        0.124     6.099 f  design_1_i/top_0/inst/tdc1/genblk1[4].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.298     6.397    design_1_i/top_0/inst/tdc1/genblk1[4].init/tmp
    SLICE_X66Y107        LUT1 (Prop_lut1_I0_O)        0.124     6.521 r  design_1_i/top_0/inst/tdc1/genblk1[4].init/out_INST_0/O
                         net (fo=1, routed)           0.304     6.826    design_1_i/top_0/inst/tdc1/genblk1[5].init/in
    SLICE_X66Y106        LUT1 (Prop_lut1_I0_O)        0.124     6.950 f  design_1_i/top_0/inst/tdc1/genblk1[5].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.171     7.121    design_1_i/top_0/inst/tdc1/genblk1[5].init/tmp
    SLICE_X66Y106        LUT1 (Prop_lut1_I0_O)        0.124     7.245 r  design_1_i/top_0/inst/tdc1/genblk1[5].init/out_INST_0/O
                         net (fo=1, routed)           0.291     7.536    design_1_i/top_0/inst/tdc1/genblk1[6].init/in
    SLICE_X67Y106        LUT1 (Prop_lut1_I0_O)        0.124     7.660 f  design_1_i/top_0/inst/tdc1/genblk1[6].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.151     7.811    design_1_i/top_0/inst/tdc1/genblk1[6].init/tmp
    SLICE_X67Y106        LUT1 (Prop_lut1_I0_O)        0.124     7.935 r  design_1_i/top_0/inst/tdc1/genblk1[6].init/out_INST_0/O
                         net (fo=1, routed)           0.154     8.089    design_1_i/top_0/inst/tdc1/genblk1[7].init/in
    SLICE_X67Y106        LUT1 (Prop_lut1_I0_O)        0.124     8.213 f  design_1_i/top_0/inst/tdc1/genblk1[7].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.303     8.516    design_1_i/top_0/inst/tdc1/genblk1[7].init/tmp
    SLICE_X66Y107        LUT1 (Prop_lut1_I0_O)        0.124     8.640 r  design_1_i/top_0/inst/tdc1/genblk1[7].init/out_INST_0/O
                         net (fo=1, routed)           0.161     8.801    design_1_i/top_0/inst/tdc1/genblk1[8].init/in
    SLICE_X66Y107        LUT1 (Prop_lut1_I0_O)        0.124     8.925 f  design_1_i/top_0/inst/tdc1/genblk1[8].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.291     9.216    design_1_i/top_0/inst/tdc1/genblk1[8].init/tmp
    SLICE_X64Y107        LUT1 (Prop_lut1_I0_O)        0.124     9.340 r  design_1_i/top_0/inst/tdc1/genblk1[8].init/out_INST_0/O
                         net (fo=1, routed)           0.293     9.633    design_1_i/top_0/inst/tdc1/genblk1[9].init/in
    SLICE_X67Y108        LUT1 (Prop_lut1_I0_O)        0.124     9.757 f  design_1_i/top_0/inst/tdc1/genblk1[9].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.154     9.912    design_1_i/top_0/inst/tdc1/genblk1[9].init/tmp
    SLICE_X67Y108        LUT1 (Prop_lut1_I0_O)        0.124    10.036 r  design_1_i/top_0/inst/tdc1/genblk1[9].init/out_INST_0/O
                         net (fo=1, routed)           0.343    10.378    design_1_i/top_0/inst/tdc1/genblk1[10].init/in
    SLICE_X67Y107        LUT1 (Prop_lut1_I0_O)        0.124    10.502 f  design_1_i/top_0/inst/tdc1/genblk1[10].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.282    10.785    design_1_i/top_0/inst/tdc1/genblk1[10].init/tmp
    SLICE_X65Y107        LUT1 (Prop_lut1_I0_O)        0.124    10.909 r  design_1_i/top_0/inst/tdc1/genblk1[10].init/out_INST_0/O
                         net (fo=1, routed)           0.296    11.204    design_1_i/top_0/inst/tdc1/genblk1[11].init/in
    SLICE_X65Y105        LUT1 (Prop_lut1_I0_O)        0.124    11.328 f  design_1_i/top_0/inst/tdc1/genblk1[11].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.438    11.767    design_1_i/top_0/inst/tdc1/genblk1[11].init/tmp
    SLICE_X66Y105        LUT1 (Prop_lut1_I0_O)        0.124    11.891 r  design_1_i/top_0/inst/tdc1/genblk1[11].init/out_INST_0/O
                         net (fo=1, routed)           0.292    12.183    design_1_i/top_0/inst/tdc1/genblk1[12].init/in
    SLICE_X67Y105        LUT1 (Prop_lut1_I0_O)        0.124    12.307 f  design_1_i/top_0/inst/tdc1/genblk1[12].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.294    12.601    design_1_i/top_0/inst/tdc1/genblk1[12].init/tmp
    SLICE_X64Y105        LUT1 (Prop_lut1_I0_O)        0.124    12.725 r  design_1_i/top_0/inst/tdc1/genblk1[12].init/out_INST_0/O
                         net (fo=1, routed)           0.287    13.013    design_1_i/top_0/inst/tdc1/genblk1[13].init/in
    SLICE_X67Y105        LUT1 (Prop_lut1_I0_O)        0.124    13.137 f  design_1_i/top_0/inst/tdc1/genblk1[13].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.263    13.400    design_1_i/top_0/inst/tdc1/genblk1[13].init/tmp
    SLICE_X67Y105        LUT1 (Prop_lut1_I0_O)        0.124    13.524 r  design_1_i/top_0/inst/tdc1/genblk1[13].init/out_INST_0/O
                         net (fo=1, routed)           0.292    13.816    design_1_i/top_0/inst/tdc1/genblk1[14].init/in
    SLICE_X67Y104        LUT1 (Prop_lut1_I0_O)        0.124    13.940 f  design_1_i/top_0/inst/tdc1/genblk1[14].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.302    14.242    design_1_i/top_0/inst/tdc1/genblk1[14].init/tmp
    SLICE_X66Y103        LUT1 (Prop_lut1_I0_O)        0.124    14.366 r  design_1_i/top_0/inst/tdc1/genblk1[14].init/out_INST_0/O
                         net (fo=1, routed)           0.294    14.660    design_1_i/top_0/inst/tdc1/genblk1[15].init/in
    SLICE_X67Y104        LUT1 (Prop_lut1_I0_O)        0.124    14.784 f  design_1_i/top_0/inst/tdc1/genblk1[15].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.263    15.047    design_1_i/top_0/inst/tdc1/genblk1[15].init/tmp
    SLICE_X67Y104        LUT1 (Prop_lut1_I0_O)        0.124    15.171 r  design_1_i/top_0/inst/tdc1/genblk1[15].init/out_INST_0/O
                         net (fo=1, routed)           0.304    15.474    design_1_i/top_0/inst/tdc1/genblk1[16].init/in
    SLICE_X63Y104        LUT1 (Prop_lut1_I0_O)        0.124    15.598 f  design_1_i/top_0/inst/tdc1/genblk1[16].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.296    15.894    design_1_i/top_0/inst/tdc1/genblk1[16].init/tmp
    SLICE_X63Y105        LUT1 (Prop_lut1_I0_O)        0.124    16.018 r  design_1_i/top_0/inst/tdc1/genblk1[16].init/out_INST_0/O
                         net (fo=1, routed)           0.303    16.322    design_1_i/top_0/inst/tdc1/genblk1[17].init/in
    SLICE_X64Y105        LUT1 (Prop_lut1_I0_O)        0.124    16.446 f  design_1_i/top_0/inst/tdc1/genblk1[17].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.159    16.604    design_1_i/top_0/inst/tdc1/genblk1[17].init/tmp
    SLICE_X64Y105        LUT1 (Prop_lut1_I0_O)        0.124    16.728 r  design_1_i/top_0/inst/tdc1/genblk1[17].init/out_INST_0/O
                         net (fo=1, routed)           0.161    16.890    design_1_i/top_0/inst/tdc1/genblk1[18].init/in
    SLICE_X64Y105        LUT1 (Prop_lut1_I0_O)        0.124    17.014 f  design_1_i/top_0/inst/tdc1/genblk1[18].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.296    17.310    design_1_i/top_0/inst/tdc1/genblk1[18].init/tmp
    SLICE_X65Y105        LUT1 (Prop_lut1_I0_O)        0.124    17.434 r  design_1_i/top_0/inst/tdc1/genblk1[18].init/out_INST_0/O
                         net (fo=1, routed)           0.299    17.733    design_1_i/top_0/inst/tdc1/genblk1[19].init/in
    SLICE_X64Y106        LUT1 (Prop_lut1_I0_O)        0.124    17.857 f  design_1_i/top_0/inst/tdc1/genblk1[19].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.158    18.015    design_1_i/top_0/inst/tdc1/genblk1[19].init/tmp
    SLICE_X64Y106        LUT1 (Prop_lut1_I0_O)        0.124    18.139 r  design_1_i/top_0/inst/tdc1/genblk1[19].init/out_INST_0/O
                         net (fo=1, routed)           0.430    18.569    design_1_i/top_0/inst/tdc1/genblk1[20].init/in
    SLICE_X65Y108        LUT1 (Prop_lut1_I0_O)        0.124    18.693 f  design_1_i/top_0/inst/tdc1/genblk1[20].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.151    18.845    design_1_i/top_0/inst/tdc1/genblk1[20].init/tmp
    SLICE_X65Y108        LUT1 (Prop_lut1_I0_O)        0.124    18.969 r  design_1_i/top_0/inst/tdc1/genblk1[20].init/out_INST_0/O
                         net (fo=1, routed)           0.154    19.123    design_1_i/top_0/inst/tdc1/genblk1[21].init/in
    SLICE_X65Y108        LUT1 (Prop_lut1_I0_O)        0.124    19.247 f  design_1_i/top_0/inst/tdc1/genblk1[21].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.284    19.531    design_1_i/top_0/inst/tdc1/genblk1[21].init/tmp
    SLICE_X67Y108        LUT1 (Prop_lut1_I0_O)        0.124    19.655 r  design_1_i/top_0/inst/tdc1/genblk1[21].init/out_INST_0/O
                         net (fo=1, routed)           0.291    19.946    design_1_i/top_0/inst/tdc1/genblk1[22].init/in
    SLICE_X64Y108        LUT1 (Prop_lut1_I0_O)        0.124    20.070 f  design_1_i/top_0/inst/tdc1/genblk1[22].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.159    20.228    design_1_i/top_0/inst/tdc1/genblk1[22].init/tmp
    SLICE_X64Y108        LUT1 (Prop_lut1_I0_O)        0.124    20.352 r  design_1_i/top_0/inst/tdc1/genblk1[22].init/out_INST_0/O
                         net (fo=1, routed)           0.299    20.652    design_1_i/top_0/inst/tdc1/genblk1[23].init/in
    SLICE_X64Y107        LUT1 (Prop_lut1_I0_O)        0.124    20.776 f  design_1_i/top_0/inst/tdc1/genblk1[23].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.162    20.937    design_1_i/top_0/inst/tdc1/genblk1[23].init/tmp
    SLICE_X64Y107        LUT1 (Prop_lut1_I0_O)        0.124    21.061 r  design_1_i/top_0/inst/tdc1/genblk1[23].init/out_INST_0/O
                         net (fo=1, routed)           0.304    21.366    design_1_i/top_0/inst/tdc1/genblk1[24].init/in
    SLICE_X66Y107        LUT1 (Prop_lut1_I0_O)        0.124    21.490 f  design_1_i/top_0/inst/tdc1/genblk1[24].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.288    21.778    design_1_i/top_0/inst/tdc1/genblk1[24].init/tmp
    SLICE_X65Y107        LUT1 (Prop_lut1_I0_O)        0.124    21.902 r  design_1_i/top_0/inst/tdc1/genblk1[24].init/out_INST_0/O
                         net (fo=1, routed)           0.264    22.166    design_1_i/top_0/inst/tdc1/genblk1[25].init/in
    SLICE_X65Y107        LUT1 (Prop_lut1_I0_O)        0.124    22.290 f  design_1_i/top_0/inst/tdc1/genblk1[25].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.290    22.580    design_1_i/top_0/inst/tdc1/genblk1[25].init/tmp
    SLICE_X65Y106        LUT1 (Prop_lut1_I0_O)        0.124    22.704 r  design_1_i/top_0/inst/tdc1/genblk1[25].init/out_INST_0/O
                         net (fo=1, routed)           0.151    22.855    design_1_i/top_0/inst/tdc1/genblk1[26].init/in
    SLICE_X65Y106        LUT1 (Prop_lut1_I0_O)        0.124    22.979 f  design_1_i/top_0/inst/tdc1/genblk1[26].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.154    23.133    design_1_i/top_0/inst/tdc1/genblk1[26].init/tmp
    SLICE_X65Y106        LUT1 (Prop_lut1_I0_O)        0.124    23.257 r  design_1_i/top_0/inst/tdc1/genblk1[26].init/out_INST_0/O
                         net (fo=1, routed)           0.404    23.661    design_1_i/top_0/inst/tdc1/genblk1[27].init/in
    SLICE_X65Y105        LUT1 (Prop_lut1_I0_O)        0.124    23.785 f  design_1_i/top_0/inst/tdc1/genblk1[27].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.151    23.937    design_1_i/top_0/inst/tdc1/genblk1[27].init/tmp
    SLICE_X65Y105        LUT1 (Prop_lut1_I0_O)        0.124    24.061 r  design_1_i/top_0/inst/tdc1/genblk1[27].init/out_INST_0/O
                         net (fo=1, routed)           0.446    24.507    design_1_i/top_0/inst/tdc1/genblk1[28].init/in
    SLICE_X66Y105        LUT1 (Prop_lut1_I0_O)        0.124    24.631 f  design_1_i/top_0/inst/tdc1/genblk1[28].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.162    24.793    design_1_i/top_0/inst/tdc1/genblk1[28].init/tmp
    SLICE_X66Y105        LUT1 (Prop_lut1_I0_O)        0.124    24.917 r  design_1_i/top_0/inst/tdc1/genblk1[28].init/out_INST_0/O
                         net (fo=1, routed)           0.302    25.219    design_1_i/top_0/inst/tdc1/genblk1[29].init/in
    SLICE_X66Y104        LUT1 (Prop_lut1_I0_O)        0.124    25.343 f  design_1_i/top_0/inst/tdc1/genblk1[29].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.165    25.507    design_1_i/top_0/inst/tdc1/genblk1[29].init/tmp
    SLICE_X66Y104        LUT1 (Prop_lut1_I0_O)        0.124    25.631 r  design_1_i/top_0/inst/tdc1/genblk1[29].init/out_INST_0/O
                         net (fo=1, routed)           0.304    25.936    design_1_i/top_0/inst/tdc1/genblk1[30].init/in
    SLICE_X66Y103        LUT1 (Prop_lut1_I0_O)        0.124    26.060 f  design_1_i/top_0/inst/tdc1/genblk1[30].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.284    26.344    design_1_i/top_0/inst/tdc1/genblk1[30].init/tmp
    SLICE_X65Y103        LUT1 (Prop_lut1_I0_O)        0.124    26.468 r  design_1_i/top_0/inst/tdc1/genblk1[30].init/out_INST_0/O
                         net (fo=1, routed)           0.312    26.780    design_1_i/top_0/inst/tdc1/genblk1[31].init/in
    SLICE_X63Y104        LUT1 (Prop_lut1_I0_O)        0.124    26.904 f  design_1_i/top_0/inst/tdc1/genblk1[31].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.289    27.193    design_1_i/top_0/inst/tdc1/genblk1[31].init/tmp
    SLICE_X63Y105        LUT1 (Prop_lut1_I0_O)        0.124    27.317 r  design_1_i/top_0/inst/tdc1/genblk1[31].init/out_INST_0/O
                         net (fo=1, routed)           0.295    27.613    design_1_i/top_0/inst/tdc1/initial_bufs[31]
    SLICE_X63Y106        LUT1 (Prop_lut1_I0_O)        0.124    27.737 r  design_1_i/top_0/inst/tdc1/initial_bufs_inst/O
                         net (fo=2, routed)           0.189    27.926    design_1_i/top_0/inst/tdc1/delay_bufs[0]
    SLICE_X62Y106        CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    28.476 r  design_1_i/top_0/inst/tdc1/genblk2[0].delay_k/CO[3]
                         net (fo=2, routed)           0.784    29.260    design_1_i/top_0/inst/tdc1/delay_bufs[4]
    SLICE_X65Y104        CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    29.786 r  design_1_i/top_0/inst/tdc1/genblk2[1].delay_k/CO[3]
                         net (fo=2, routed)           0.801    30.587    design_1_i/top_0/inst/tdc1/delay_bufs[8]
    SLICE_X64Y103        CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    31.113 r  design_1_i/top_0/inst/tdc1/genblk2[2].delay_k/CO[3]
                         net (fo=2, routed)           0.651    31.763    design_1_i/top_0/inst/tdc1/delay_bufs[12]
    SLICE_X67Y103        CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    32.289 r  design_1_i/top_0/inst/tdc1/genblk2[3].delay_k/CO[3]
                         net (fo=2, routed)           0.652    32.941    design_1_i/top_0/inst/tdc1/delay_bufs[16]
    SLICE_X64Y104        CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    33.467 r  design_1_i/top_0/inst/tdc1/genblk2[4].delay_k/CO[3]
                         net (fo=2, routed)           0.952    34.418    design_1_i/top_0/inst/tdc1/delay_bufs[20]
    SLICE_X62Y100        CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    34.968 r  design_1_i/top_0/inst/tdc1/genblk2[5].delay_k/CO[3]
                         net (fo=2, routed)           0.917    35.885    design_1_i/top_0/inst/tdc1/delay_bufs[24]
    SLICE_X60Y104        CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    36.411 r  design_1_i/top_0/inst/tdc1/genblk2[6].delay_k/CO[3]
                         net (fo=2, routed)           0.645    37.056    design_1_i/top_0/inst/tdc1/delay_bufs[28]
    SLICE_X62Y105        CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    37.606 r  design_1_i/top_0/inst/tdc1/genblk2[7].delay_k/CO[3]
                         net (fo=2, routed)           0.827    38.433    design_1_i/top_0/inst/tdc1/delay_bufs[32]
    SLICE_X62Y103        CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    38.983 r  design_1_i/top_0/inst/tdc1/genblk2[8].delay_k/CO[3]
                         net (fo=2, routed)           0.633    39.616    design_1_i/top_0/inst/tdc1/delay_bufs[36]
    SLICE_X60Y103        CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    40.142 r  design_1_i/top_0/inst/tdc1/genblk2[9].delay_k/CO[3]
                         net (fo=2, routed)           0.879    41.021    design_1_i/top_0/inst/tdc1/delay_bufs[40]
    SLICE_X61Y103        CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    41.547 r  design_1_i/top_0/inst/tdc1/genblk2[10].delay_k/CO[3]
                         net (fo=2, routed)           0.780    42.327    design_1_i/top_0/inst/tdc1/delay_bufs[44]
    SLICE_X61Y102        CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    42.853 r  design_1_i/top_0/inst/tdc1/genblk2[11].delay_k/CO[3]
                         net (fo=2, routed)           0.832    43.684    design_1_i/top_0/inst/tdc1/delay_bufs[48]
    SLICE_X61Y100        CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    44.210 r  design_1_i/top_0/inst/tdc1/genblk2[12].delay_k/CO[3]
                         net (fo=2, routed)           0.834    45.044    design_1_i/top_0/inst/tdc1/delay_bufs[52]
    SLICE_X60Y101        CARRY4 (Prop_carry4_DI[0]_CO[0])
                                                      0.379    45.423 r  design_1_i/top_0/inst/tdc1/genblk2[13].delay_k/CO[0]
                         net (fo=1, routed)           0.000    45.423    design_1_i/top_0/inst/tdc1/delay_bufs[53]
    SLICE_X60Y101        LDCE                                         r  design_1_i/top_0/inst/tdc1/latches_reg[53]/D
=======
                         net (fo=2803, routed)        2.416     3.710    design_1_i/top_0/inst/tdc1/genblk1[1].init/in
    SLICE_X24Y47         LUT1 (Prop_lut1_I0_O)        0.124     3.834 f  design_1_i/top_0/inst/tdc1/genblk1[1].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.159     3.993    design_1_i/top_0/inst/tdc1/genblk1[1].init/tmp
    SLICE_X24Y47         LUT1 (Prop_lut1_I0_O)        0.124     4.117 r  design_1_i/top_0/inst/tdc1/genblk1[1].init/out_INST_0/O
                         net (fo=1, routed)           0.161     4.278    design_1_i/top_0/inst/tdc1/genblk1[2].init/in
    SLICE_X24Y47         LUT1 (Prop_lut1_I0_O)        0.124     4.402 f  design_1_i/top_0/inst/tdc1/genblk1[2].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.343     4.746    design_1_i/top_0/inst/tdc1/genblk1[2].init/tmp
    SLICE_X25Y47         LUT1 (Prop_lut1_I0_O)        0.124     4.870 r  design_1_i/top_0/inst/tdc1/genblk1[2].init/out_INST_0/O
                         net (fo=1, routed)           0.403     5.273    design_1_i/top_0/inst/tdc1/genblk1[3].init/in
    SLICE_X25Y47         LUT1 (Prop_lut1_I0_O)        0.124     5.397 f  design_1_i/top_0/inst/tdc1/genblk1[3].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.151     5.548    design_1_i/top_0/inst/tdc1/genblk1[3].init/tmp
    SLICE_X25Y47         LUT1 (Prop_lut1_I0_O)        0.124     5.672 r  design_1_i/top_0/inst/tdc1/genblk1[3].init/out_INST_0/O
                         net (fo=1, routed)           0.296     5.969    design_1_i/top_0/inst/tdc1/genblk1[4].init/in
    SLICE_X25Y49         LUT1 (Prop_lut1_I0_O)        0.124     6.093 f  design_1_i/top_0/inst/tdc1/genblk1[4].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.284     6.377    design_1_i/top_0/inst/tdc1/genblk1[4].init/tmp
    SLICE_X27Y49         LUT1 (Prop_lut1_I0_O)        0.124     6.501 r  design_1_i/top_0/inst/tdc1/genblk1[4].init/out_INST_0/O
                         net (fo=1, routed)           0.300     6.801    design_1_i/top_0/inst/tdc1/genblk1[5].init/in
    SLICE_X24Y48         LUT1 (Prop_lut1_I0_O)        0.124     6.925 f  design_1_i/top_0/inst/tdc1/genblk1[5].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.159     7.084    design_1_i/top_0/inst/tdc1/genblk1[5].init/tmp
    SLICE_X24Y48         LUT1 (Prop_lut1_I0_O)        0.124     7.208 r  design_1_i/top_0/inst/tdc1/genblk1[5].init/out_INST_0/O
                         net (fo=1, routed)           0.161     7.369    design_1_i/top_0/inst/tdc1/genblk1[6].init/in
    SLICE_X24Y48         LUT1 (Prop_lut1_I0_O)        0.124     7.493 f  design_1_i/top_0/inst/tdc1/genblk1[6].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.302     7.795    design_1_i/top_0/inst/tdc1/genblk1[6].init/tmp
    SLICE_X24Y49         LUT1 (Prop_lut1_I0_O)        0.124     7.919 r  design_1_i/top_0/inst/tdc1/genblk1[6].init/out_INST_0/O
                         net (fo=1, routed)           0.434     8.354    design_1_i/top_0/inst/tdc1/genblk1[7].init/in
    SLICE_X25Y46         LUT1 (Prop_lut1_I0_O)        0.124     8.478 f  design_1_i/top_0/inst/tdc1/genblk1[7].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.151     8.629    design_1_i/top_0/inst/tdc1/genblk1[7].init/tmp
    SLICE_X25Y46         LUT1 (Prop_lut1_I0_O)        0.124     8.753 r  design_1_i/top_0/inst/tdc1/genblk1[7].init/out_INST_0/O
                         net (fo=1, routed)           0.154     8.907    design_1_i/top_0/inst/tdc1/genblk1[8].init/in
    SLICE_X25Y46         LUT1 (Prop_lut1_I0_O)        0.124     9.031 f  design_1_i/top_0/inst/tdc1/genblk1[8].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.433     9.464    design_1_i/top_0/inst/tdc1/genblk1[8].init/tmp
    SLICE_X25Y48         LUT1 (Prop_lut1_I0_O)        0.124     9.588 r  design_1_i/top_0/inst/tdc1/genblk1[8].init/out_INST_0/O
                         net (fo=1, routed)           0.154     9.742    design_1_i/top_0/inst/tdc1/genblk1[9].init/in
    SLICE_X25Y48         LUT1 (Prop_lut1_I0_O)        0.124     9.866 f  design_1_i/top_0/inst/tdc1/genblk1[9].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.263    10.129    design_1_i/top_0/inst/tdc1/genblk1[9].init/tmp
    SLICE_X25Y48         LUT1 (Prop_lut1_I0_O)        0.124    10.253 r  design_1_i/top_0/inst/tdc1/genblk1[9].init/out_INST_0/O
                         net (fo=1, routed)           0.154    10.407    design_1_i/top_0/inst/tdc1/genblk1[10].init/in
    SLICE_X25Y48         LUT1 (Prop_lut1_I0_O)        0.124    10.531 f  design_1_i/top_0/inst/tdc1/genblk1[10].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.303    10.834    design_1_i/top_0/inst/tdc1/genblk1[10].init/tmp
    SLICE_X24Y47         LUT1 (Prop_lut1_I0_O)        0.124    10.958 r  design_1_i/top_0/inst/tdc1/genblk1[10].init/out_INST_0/O
                         net (fo=1, routed)           0.487    11.445    design_1_i/top_0/inst/tdc1/genblk1[11].init/in
    SLICE_X25Y44         LUT1 (Prop_lut1_I0_O)        0.124    11.569 f  design_1_i/top_0/inst/tdc1/genblk1[11].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.350    11.919    design_1_i/top_0/inst/tdc1/genblk1[11].init/tmp
    SLICE_X24Y44         LUT1 (Prop_lut1_I0_O)        0.124    12.043 r  design_1_i/top_0/inst/tdc1/genblk1[11].init/out_INST_0/O
                         net (fo=1, routed)           0.299    12.342    design_1_i/top_0/inst/tdc1/genblk1[12].init/in
    SLICE_X24Y45         LUT1 (Prop_lut1_I0_O)        0.124    12.466 f  design_1_i/top_0/inst/tdc1/genblk1[12].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.158    12.624    design_1_i/top_0/inst/tdc1/genblk1[12].init/tmp
    SLICE_X24Y45         LUT1 (Prop_lut1_I0_O)        0.124    12.748 r  design_1_i/top_0/inst/tdc1/genblk1[12].init/out_INST_0/O
                         net (fo=1, routed)           0.300    13.048    design_1_i/top_0/inst/tdc1/genblk1[13].init/in
    SLICE_X24Y44         LUT1 (Prop_lut1_I0_O)        0.124    13.172 f  design_1_i/top_0/inst/tdc1/genblk1[13].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.291    13.463    design_1_i/top_0/inst/tdc1/genblk1[13].init/tmp
    SLICE_X25Y45         LUT1 (Prop_lut1_I0_O)        0.124    13.587 r  design_1_i/top_0/inst/tdc1/genblk1[13].init/out_INST_0/O
                         net (fo=1, routed)           0.295    13.882    design_1_i/top_0/inst/tdc1/genblk1[14].init/in
    SLICE_X25Y46         LUT1 (Prop_lut1_I0_O)        0.124    14.006 f  design_1_i/top_0/inst/tdc1/genblk1[14].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.343    14.349    design_1_i/top_0/inst/tdc1/genblk1[14].init/tmp
    SLICE_X25Y45         LUT1 (Prop_lut1_I0_O)        0.124    14.473 r  design_1_i/top_0/inst/tdc1/genblk1[14].init/out_INST_0/O
                         net (fo=1, routed)           0.300    14.772    design_1_i/top_0/inst/tdc1/genblk1[15].init/in
    SLICE_X24Y44         LUT1 (Prop_lut1_I0_O)        0.124    14.896 f  design_1_i/top_0/inst/tdc1/genblk1[15].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.339    15.235    design_1_i/top_0/inst/tdc1/genblk1[15].init/tmp
    SLICE_X25Y44         LUT1 (Prop_lut1_I0_O)        0.124    15.359 r  design_1_i/top_0/inst/tdc1/genblk1[15].init/out_INST_0/O
                         net (fo=1, routed)           0.303    15.662    design_1_i/top_0/inst/tdc1/genblk1[16].init/in
    SLICE_X24Y45         LUT1 (Prop_lut1_I0_O)        0.124    15.786 f  design_1_i/top_0/inst/tdc1/genblk1[16].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.291    16.077    design_1_i/top_0/inst/tdc1/genblk1[16].init/tmp
    SLICE_X25Y45         LUT1 (Prop_lut1_I0_O)        0.124    16.201 r  design_1_i/top_0/inst/tdc1/genblk1[16].init/out_INST_0/O
                         net (fo=1, routed)           0.301    16.502    design_1_i/top_0/inst/tdc1/genblk1[17].init/in
    SLICE_X25Y44         LUT1 (Prop_lut1_I0_O)        0.124    16.626 f  design_1_i/top_0/inst/tdc1/genblk1[17].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.154    16.780    design_1_i/top_0/inst/tdc1/genblk1[17].init/tmp
    SLICE_X25Y44         LUT1 (Prop_lut1_I0_O)        0.124    16.904 r  design_1_i/top_0/inst/tdc1/genblk1[17].init/out_INST_0/O
                         net (fo=1, routed)           0.351    17.254    design_1_i/top_0/inst/tdc1/genblk1[18].init/in
    SLICE_X24Y44         LUT1 (Prop_lut1_I0_O)        0.124    17.378 f  design_1_i/top_0/inst/tdc1/genblk1[18].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.303    17.681    design_1_i/top_0/inst/tdc1/genblk1[18].init/tmp
    SLICE_X24Y43         LUT1 (Prop_lut1_I0_O)        0.124    17.805 r  design_1_i/top_0/inst/tdc1/genblk1[18].init/out_INST_0/O
                         net (fo=1, routed)           0.296    18.101    design_1_i/top_0/inst/tdc1/genblk1[19].init/in
    SLICE_X25Y43         LUT1 (Prop_lut1_I0_O)        0.124    18.225 f  design_1_i/top_0/inst/tdc1/genblk1[19].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.263    18.488    design_1_i/top_0/inst/tdc1/genblk1[19].init/tmp
    SLICE_X25Y43         LUT1 (Prop_lut1_I0_O)        0.124    18.612 r  design_1_i/top_0/inst/tdc1/genblk1[19].init/out_INST_0/O
                         net (fo=1, routed)           0.151    18.763    design_1_i/top_0/inst/tdc1/genblk1[20].init/in
    SLICE_X25Y43         LUT1 (Prop_lut1_I0_O)        0.124    18.887 f  design_1_i/top_0/inst/tdc1/genblk1[20].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.348    19.235    design_1_i/top_0/inst/tdc1/genblk1[20].init/tmp
    SLICE_X24Y43         LUT1 (Prop_lut1_I0_O)        0.124    19.359 r  design_1_i/top_0/inst/tdc1/genblk1[20].init/out_INST_0/O
                         net (fo=1, routed)           0.158    19.517    design_1_i/top_0/inst/tdc1/genblk1[21].init/in
    SLICE_X24Y43         LUT1 (Prop_lut1_I0_O)        0.124    19.641 f  design_1_i/top_0/inst/tdc1/genblk1[21].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.539    20.180    design_1_i/top_0/inst/tdc1/genblk1[21].init/tmp
    SLICE_X22Y44         LUT1 (Prop_lut1_I0_O)        0.124    20.304 r  design_1_i/top_0/inst/tdc1/genblk1[21].init/out_INST_0/O
                         net (fo=1, routed)           0.161    20.465    design_1_i/top_0/inst/tdc1/genblk1[22].init/in
    SLICE_X22Y44         LUT1 (Prop_lut1_I0_O)        0.124    20.589 f  design_1_i/top_0/inst/tdc1/genblk1[22].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.303    20.892    design_1_i/top_0/inst/tdc1/genblk1[22].init/tmp
    SLICE_X22Y43         LUT1 (Prop_lut1_I0_O)        0.124    21.016 r  design_1_i/top_0/inst/tdc1/genblk1[22].init/out_INST_0/O
                         net (fo=1, routed)           0.161    21.177    design_1_i/top_0/inst/tdc1/genblk1[23].init/in
    SLICE_X22Y43         LUT1 (Prop_lut1_I0_O)        0.124    21.301 f  design_1_i/top_0/inst/tdc1/genblk1[23].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.165    21.466    design_1_i/top_0/inst/tdc1/genblk1[23].init/tmp
    SLICE_X22Y43         LUT1 (Prop_lut1_I0_O)        0.124    21.590 r  design_1_i/top_0/inst/tdc1/genblk1[23].init/out_INST_0/O
                         net (fo=1, routed)           0.446    22.036    design_1_i/top_0/inst/tdc1/genblk1[24].init/in
    SLICE_X21Y45         LUT1 (Prop_lut1_I0_O)        0.124    22.160 f  design_1_i/top_0/inst/tdc1/genblk1[24].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.307    22.467    design_1_i/top_0/inst/tdc1/genblk1[24].init/tmp
    SLICE_X22Y45         LUT1 (Prop_lut1_I0_O)        0.124    22.591 r  design_1_i/top_0/inst/tdc1/genblk1[24].init/out_INST_0/O
                         net (fo=1, routed)           0.161    22.752    design_1_i/top_0/inst/tdc1/genblk1[25].init/in
    SLICE_X22Y45         LUT1 (Prop_lut1_I0_O)        0.124    22.876 f  design_1_i/top_0/inst/tdc1/genblk1[25].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.297    23.173    design_1_i/top_0/inst/tdc1/genblk1[25].init/tmp
    SLICE_X21Y45         LUT1 (Prop_lut1_I0_O)        0.124    23.297 r  design_1_i/top_0/inst/tdc1/genblk1[25].init/out_INST_0/O
                         net (fo=1, routed)           0.151    23.448    design_1_i/top_0/inst/tdc1/genblk1[26].init/in
    SLICE_X21Y45         LUT1 (Prop_lut1_I0_O)        0.124    23.572 f  design_1_i/top_0/inst/tdc1/genblk1[26].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.291    23.863    design_1_i/top_0/inst/tdc1/genblk1[26].init/tmp
    SLICE_X21Y46         LUT1 (Prop_lut1_I0_O)        0.124    23.987 r  design_1_i/top_0/inst/tdc1/genblk1[26].init/out_INST_0/O
                         net (fo=1, routed)           0.151    24.139    design_1_i/top_0/inst/tdc1/genblk1[27].init/in
    SLICE_X21Y46         LUT1 (Prop_lut1_I0_O)        0.124    24.263 f  design_1_i/top_0/inst/tdc1/genblk1[27].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.293    24.556    design_1_i/top_0/inst/tdc1/genblk1[27].init/tmp
    SLICE_X21Y44         LUT1 (Prop_lut1_I0_O)        0.124    24.680 r  design_1_i/top_0/inst/tdc1/genblk1[27].init/out_INST_0/O
                         net (fo=1, routed)           0.151    24.831    design_1_i/top_0/inst/tdc1/genblk1[28].init/in
    SLICE_X21Y44         LUT1 (Prop_lut1_I0_O)        0.124    24.955 f  design_1_i/top_0/inst/tdc1/genblk1[28].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.301    25.256    design_1_i/top_0/inst/tdc1/genblk1[28].init/tmp
    SLICE_X21Y43         LUT1 (Prop_lut1_I0_O)        0.124    25.380 r  design_1_i/top_0/inst/tdc1/genblk1[28].init/out_INST_0/O
                         net (fo=1, routed)           0.149    25.529    design_1_i/top_0/inst/tdc1/genblk1[29].init/in
    SLICE_X21Y43         LUT1 (Prop_lut1_I0_O)        0.124    25.653 f  design_1_i/top_0/inst/tdc1/genblk1[29].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.292    25.946    design_1_i/top_0/inst/tdc1/genblk1[29].init/tmp
    SLICE_X21Y42         LUT1 (Prop_lut1_I0_O)        0.124    26.070 r  design_1_i/top_0/inst/tdc1/genblk1[29].init/out_INST_0/O
                         net (fo=1, routed)           0.149    26.218    design_1_i/top_0/inst/tdc1/genblk1[30].init/in
    SLICE_X21Y42         LUT1 (Prop_lut1_I0_O)        0.124    26.342 f  design_1_i/top_0/inst/tdc1/genblk1[30].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.154    26.497    design_1_i/top_0/inst/tdc1/genblk1[30].init/tmp
    SLICE_X21Y42         LUT1 (Prop_lut1_I0_O)        0.124    26.621 r  design_1_i/top_0/inst/tdc1/genblk1[30].init/out_INST_0/O
                         net (fo=1, routed)           0.453    27.073    design_1_i/top_0/inst/tdc1/genblk1[31].init/in
    SLICE_X18Y42         LUT1 (Prop_lut1_I0_O)        0.124    27.197 f  design_1_i/top_0/inst/tdc1/genblk1[31].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.161    27.358    design_1_i/top_0/inst/tdc1/genblk1[31].init/tmp
    SLICE_X18Y42         LUT1 (Prop_lut1_I0_O)        0.124    27.482 r  design_1_i/top_0/inst/tdc1/genblk1[31].init/out_INST_0/O
                         net (fo=1, routed)           0.165    27.647    design_1_i/top_0/inst/tdc1/initial_bufs[31]
    SLICE_X18Y42         LUT1 (Prop_lut1_I0_O)        0.124    27.771 r  design_1_i/top_0/inst/tdc1/initial_bufs_inst/O
                         net (fo=2, routed)           0.203    27.974    design_1_i/top_0/inst/tdc1/delay_bufs[0]
    SLICE_X19Y42         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    28.500 r  design_1_i/top_0/inst/tdc1/genblk2[0].delay_k/CO[3]
                         net (fo=2, routed)           0.641    29.141    design_1_i/top_0/inst/tdc1/delay_bufs[4]
    SLICE_X18Y44         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    29.691 r  design_1_i/top_0/inst/tdc1/genblk2[1].delay_k/CO[3]
                         net (fo=2, routed)           0.627    30.317    design_1_i/top_0/inst/tdc1/delay_bufs[8]
    SLICE_X17Y44         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    30.843 r  design_1_i/top_0/inst/tdc1/genblk2[2].delay_k/CO[3]
                         net (fo=2, routed)           0.643    31.486    design_1_i/top_0/inst/tdc1/delay_bufs[12]
    SLICE_X18Y45         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    32.036 r  design_1_i/top_0/inst/tdc1/genblk2[3].delay_k/CO[3]
                         net (fo=2, routed)           0.823    32.859    design_1_i/top_0/inst/tdc1/delay_bufs[16]
    SLICE_X18Y46         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    33.409 r  design_1_i/top_0/inst/tdc1/genblk2[4].delay_k/CO[3]
                         net (fo=2, routed)           0.627    34.036    design_1_i/top_0/inst/tdc1/delay_bufs[20]
    SLICE_X16Y46         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    34.586 r  design_1_i/top_0/inst/tdc1/genblk2[5].delay_k/CO[3]
                         net (fo=2, routed)           0.775    35.360    design_1_i/top_0/inst/tdc1/delay_bufs[24]
    SLICE_X16Y45         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    35.910 r  design_1_i/top_0/inst/tdc1/genblk2[6].delay_k/CO[3]
                         net (fo=2, routed)           0.642    36.553    design_1_i/top_0/inst/tdc1/delay_bufs[28]
    SLICE_X14Y45         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    37.103 r  design_1_i/top_0/inst/tdc1/genblk2[7].delay_k/CO[3]
                         net (fo=2, routed)           0.818    37.921    design_1_i/top_0/inst/tdc1/delay_bufs[32]
    SLICE_X14Y46         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    38.471 r  design_1_i/top_0/inst/tdc1/genblk2[8].delay_k/CO[3]
                         net (fo=2, routed)           0.640    39.110    design_1_i/top_0/inst/tdc1/delay_bufs[36]
    SLICE_X17Y46         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    39.636 r  design_1_i/top_0/inst/tdc1/genblk2[9].delay_k/CO[3]
                         net (fo=2, routed)           0.647    40.283    design_1_i/top_0/inst/tdc1/delay_bufs[40]
    SLICE_X15Y46         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    40.809 r  design_1_i/top_0/inst/tdc1/genblk2[10].delay_k/CO[3]
                         net (fo=2, routed)           0.631    41.441    design_1_i/top_0/inst/tdc1/delay_bufs[44]
    SLICE_X13Y46         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    41.967 r  design_1_i/top_0/inst/tdc1/genblk2[11].delay_k/CO[3]
                         net (fo=2, routed)           0.638    42.605    design_1_i/top_0/inst/tdc1/delay_bufs[48]
    SLICE_X13Y47         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    43.131 r  design_1_i/top_0/inst/tdc1/genblk2[12].delay_k/CO[3]
                         net (fo=2, routed)           0.820    43.951    design_1_i/top_0/inst/tdc1/delay_bufs[52]
    SLICE_X14Y47         CARRY4 (Prop_carry4_DI[0]_CO[0])
                                                      0.393    44.344 r  design_1_i/top_0/inst/tdc1/genblk2[13].delay_k/CO[0]
                         net (fo=1, routed)           0.000    44.344    design_1_i/top_0/inst/tdc1/delay_bufs[53]
    SLICE_X14Y47         LDCE                                         r  design_1_i/top_0/inst/tdc1/latches_reg[53]/D
>>>>>>> retest
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
<<<<<<< HEAD
                         net (fo=2290, routed)        1.715     2.894    design_1_i/top_0/inst/tdc1/initial_bufs[0]
    SLICE_X60Y101        LDCE                                         r  design_1_i/top_0/inst/tdc1/latches_reg[53]/G
                         clock pessimism              0.000     2.894    
                         clock uncertainty           -0.154     2.740    
                         time borrowed                5.057     7.797    
  -------------------------------------------------------------------
                         required time                          7.797    
                         arrival time                         -45.423    
  -------------------------------------------------------------------
                         slack                                -37.626    

Slack (VIOLATED) :        -36.427ns  (required time - arrival time)
=======
                         net (fo=2803, routed)        1.581     2.760    design_1_i/top_0/inst/tdc1/initial_bufs[0]
    SLICE_X14Y47         LDCE                                         r  design_1_i/top_0/inst/tdc1/latches_reg[53]/G
                         clock pessimism              0.000     2.760    
                         clock uncertainty           -0.154     2.606    
                         time borrowed                5.098     7.704    
  -------------------------------------------------------------------
                         required time                          7.704    
                         arrival time                         -44.344    
  -------------------------------------------------------------------
                         slack                                -36.639    

Slack (VIOLATED) :        -35.482ns  (required time - arrival time)
>>>>>>> retest
  Source:                 design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                            (clock source 'clk_fpga_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/top_0/inst/tdc1/latches_reg[51]/D
                            (positive level-sensitive latch clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
<<<<<<< HEAD
  Data Path Delay:        44.224ns  (logic 14.861ns (33.604%)  route 29.363ns (66.396%))
  Logic Levels:           77  (BUFG=1 CARRY4=13 LUT1=63)
  Clock Path Skew:        2.894ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.894ns
=======
  Data Path Delay:        43.145ns  (logic 14.933ns (34.611%)  route 28.212ns (65.389%))
  Logic Levels:           77  (BUFG=1 CARRY4=13 LUT1=63)
  Clock Path Skew:        2.760ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.760ns
>>>>>>> retest
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Time Borrowing:         
    Nominal pulse width:              5.000ns
    Library setup time:               0.057ns
    Computed max time borrow:         5.057ns
    Time borrowed from endpoint:      5.057ns
    Open edge uncertainty:           -0.154ns
    Time given to startpoint:         4.903ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
<<<<<<< HEAD
                         net (fo=2290, routed)        2.420     3.714    design_1_i/top_0/inst/tdc1/genblk1[1].init/in
    SLICE_X66Y108        LUT1 (Prop_lut1_I0_O)        0.124     3.838 f  design_1_i/top_0/inst/tdc1/genblk1[1].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.162     4.000    design_1_i/top_0/inst/tdc1/genblk1[1].init/tmp
    SLICE_X66Y108        LUT1 (Prop_lut1_I0_O)        0.124     4.124 r  design_1_i/top_0/inst/tdc1/genblk1[1].init/out_INST_0/O
                         net (fo=1, routed)           0.171     4.295    design_1_i/top_0/inst/tdc1/genblk1[2].init/in
    SLICE_X66Y108        LUT1 (Prop_lut1_I0_O)        0.124     4.419 f  design_1_i/top_0/inst/tdc1/genblk1[2].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.302     4.721    design_1_i/top_0/inst/tdc1/genblk1[2].init/tmp
    SLICE_X66Y109        LUT1 (Prop_lut1_I0_O)        0.124     4.845 r  design_1_i/top_0/inst/tdc1/genblk1[2].init/out_INST_0/O
                         net (fo=1, routed)           0.292     5.137    design_1_i/top_0/inst/tdc1/genblk1[3].init/in
    SLICE_X67Y107        LUT1 (Prop_lut1_I0_O)        0.124     5.261 f  design_1_i/top_0/inst/tdc1/genblk1[3].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.294     5.555    design_1_i/top_0/inst/tdc1/genblk1[3].init/tmp
    SLICE_X64Y107        LUT1 (Prop_lut1_I0_O)        0.124     5.679 r  design_1_i/top_0/inst/tdc1/genblk1[3].init/out_INST_0/O
                         net (fo=1, routed)           0.296     5.975    design_1_i/top_0/inst/tdc1/genblk1[4].init/in
    SLICE_X65Y107        LUT1 (Prop_lut1_I0_O)        0.124     6.099 f  design_1_i/top_0/inst/tdc1/genblk1[4].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.298     6.397    design_1_i/top_0/inst/tdc1/genblk1[4].init/tmp
    SLICE_X66Y107        LUT1 (Prop_lut1_I0_O)        0.124     6.521 r  design_1_i/top_0/inst/tdc1/genblk1[4].init/out_INST_0/O
                         net (fo=1, routed)           0.304     6.826    design_1_i/top_0/inst/tdc1/genblk1[5].init/in
    SLICE_X66Y106        LUT1 (Prop_lut1_I0_O)        0.124     6.950 f  design_1_i/top_0/inst/tdc1/genblk1[5].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.171     7.121    design_1_i/top_0/inst/tdc1/genblk1[5].init/tmp
    SLICE_X66Y106        LUT1 (Prop_lut1_I0_O)        0.124     7.245 r  design_1_i/top_0/inst/tdc1/genblk1[5].init/out_INST_0/O
                         net (fo=1, routed)           0.291     7.536    design_1_i/top_0/inst/tdc1/genblk1[6].init/in
    SLICE_X67Y106        LUT1 (Prop_lut1_I0_O)        0.124     7.660 f  design_1_i/top_0/inst/tdc1/genblk1[6].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.151     7.811    design_1_i/top_0/inst/tdc1/genblk1[6].init/tmp
    SLICE_X67Y106        LUT1 (Prop_lut1_I0_O)        0.124     7.935 r  design_1_i/top_0/inst/tdc1/genblk1[6].init/out_INST_0/O
                         net (fo=1, routed)           0.154     8.089    design_1_i/top_0/inst/tdc1/genblk1[7].init/in
    SLICE_X67Y106        LUT1 (Prop_lut1_I0_O)        0.124     8.213 f  design_1_i/top_0/inst/tdc1/genblk1[7].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.303     8.516    design_1_i/top_0/inst/tdc1/genblk1[7].init/tmp
    SLICE_X66Y107        LUT1 (Prop_lut1_I0_O)        0.124     8.640 r  design_1_i/top_0/inst/tdc1/genblk1[7].init/out_INST_0/O
                         net (fo=1, routed)           0.161     8.801    design_1_i/top_0/inst/tdc1/genblk1[8].init/in
    SLICE_X66Y107        LUT1 (Prop_lut1_I0_O)        0.124     8.925 f  design_1_i/top_0/inst/tdc1/genblk1[8].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.291     9.216    design_1_i/top_0/inst/tdc1/genblk1[8].init/tmp
    SLICE_X64Y107        LUT1 (Prop_lut1_I0_O)        0.124     9.340 r  design_1_i/top_0/inst/tdc1/genblk1[8].init/out_INST_0/O
                         net (fo=1, routed)           0.293     9.633    design_1_i/top_0/inst/tdc1/genblk1[9].init/in
    SLICE_X67Y108        LUT1 (Prop_lut1_I0_O)        0.124     9.757 f  design_1_i/top_0/inst/tdc1/genblk1[9].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.154     9.912    design_1_i/top_0/inst/tdc1/genblk1[9].init/tmp
    SLICE_X67Y108        LUT1 (Prop_lut1_I0_O)        0.124    10.036 r  design_1_i/top_0/inst/tdc1/genblk1[9].init/out_INST_0/O
                         net (fo=1, routed)           0.343    10.378    design_1_i/top_0/inst/tdc1/genblk1[10].init/in
    SLICE_X67Y107        LUT1 (Prop_lut1_I0_O)        0.124    10.502 f  design_1_i/top_0/inst/tdc1/genblk1[10].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.282    10.785    design_1_i/top_0/inst/tdc1/genblk1[10].init/tmp
    SLICE_X65Y107        LUT1 (Prop_lut1_I0_O)        0.124    10.909 r  design_1_i/top_0/inst/tdc1/genblk1[10].init/out_INST_0/O
                         net (fo=1, routed)           0.296    11.204    design_1_i/top_0/inst/tdc1/genblk1[11].init/in
    SLICE_X65Y105        LUT1 (Prop_lut1_I0_O)        0.124    11.328 f  design_1_i/top_0/inst/tdc1/genblk1[11].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.438    11.767    design_1_i/top_0/inst/tdc1/genblk1[11].init/tmp
    SLICE_X66Y105        LUT1 (Prop_lut1_I0_O)        0.124    11.891 r  design_1_i/top_0/inst/tdc1/genblk1[11].init/out_INST_0/O
                         net (fo=1, routed)           0.292    12.183    design_1_i/top_0/inst/tdc1/genblk1[12].init/in
    SLICE_X67Y105        LUT1 (Prop_lut1_I0_O)        0.124    12.307 f  design_1_i/top_0/inst/tdc1/genblk1[12].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.294    12.601    design_1_i/top_0/inst/tdc1/genblk1[12].init/tmp
    SLICE_X64Y105        LUT1 (Prop_lut1_I0_O)        0.124    12.725 r  design_1_i/top_0/inst/tdc1/genblk1[12].init/out_INST_0/O
                         net (fo=1, routed)           0.287    13.013    design_1_i/top_0/inst/tdc1/genblk1[13].init/in
    SLICE_X67Y105        LUT1 (Prop_lut1_I0_O)        0.124    13.137 f  design_1_i/top_0/inst/tdc1/genblk1[13].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.263    13.400    design_1_i/top_0/inst/tdc1/genblk1[13].init/tmp
    SLICE_X67Y105        LUT1 (Prop_lut1_I0_O)        0.124    13.524 r  design_1_i/top_0/inst/tdc1/genblk1[13].init/out_INST_0/O
                         net (fo=1, routed)           0.292    13.816    design_1_i/top_0/inst/tdc1/genblk1[14].init/in
    SLICE_X67Y104        LUT1 (Prop_lut1_I0_O)        0.124    13.940 f  design_1_i/top_0/inst/tdc1/genblk1[14].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.302    14.242    design_1_i/top_0/inst/tdc1/genblk1[14].init/tmp
    SLICE_X66Y103        LUT1 (Prop_lut1_I0_O)        0.124    14.366 r  design_1_i/top_0/inst/tdc1/genblk1[14].init/out_INST_0/O
                         net (fo=1, routed)           0.294    14.660    design_1_i/top_0/inst/tdc1/genblk1[15].init/in
    SLICE_X67Y104        LUT1 (Prop_lut1_I0_O)        0.124    14.784 f  design_1_i/top_0/inst/tdc1/genblk1[15].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.263    15.047    design_1_i/top_0/inst/tdc1/genblk1[15].init/tmp
    SLICE_X67Y104        LUT1 (Prop_lut1_I0_O)        0.124    15.171 r  design_1_i/top_0/inst/tdc1/genblk1[15].init/out_INST_0/O
                         net (fo=1, routed)           0.304    15.474    design_1_i/top_0/inst/tdc1/genblk1[16].init/in
    SLICE_X63Y104        LUT1 (Prop_lut1_I0_O)        0.124    15.598 f  design_1_i/top_0/inst/tdc1/genblk1[16].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.296    15.894    design_1_i/top_0/inst/tdc1/genblk1[16].init/tmp
    SLICE_X63Y105        LUT1 (Prop_lut1_I0_O)        0.124    16.018 r  design_1_i/top_0/inst/tdc1/genblk1[16].init/out_INST_0/O
                         net (fo=1, routed)           0.303    16.322    design_1_i/top_0/inst/tdc1/genblk1[17].init/in
    SLICE_X64Y105        LUT1 (Prop_lut1_I0_O)        0.124    16.446 f  design_1_i/top_0/inst/tdc1/genblk1[17].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.159    16.604    design_1_i/top_0/inst/tdc1/genblk1[17].init/tmp
    SLICE_X64Y105        LUT1 (Prop_lut1_I0_O)        0.124    16.728 r  design_1_i/top_0/inst/tdc1/genblk1[17].init/out_INST_0/O
                         net (fo=1, routed)           0.161    16.890    design_1_i/top_0/inst/tdc1/genblk1[18].init/in
    SLICE_X64Y105        LUT1 (Prop_lut1_I0_O)        0.124    17.014 f  design_1_i/top_0/inst/tdc1/genblk1[18].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.296    17.310    design_1_i/top_0/inst/tdc1/genblk1[18].init/tmp
    SLICE_X65Y105        LUT1 (Prop_lut1_I0_O)        0.124    17.434 r  design_1_i/top_0/inst/tdc1/genblk1[18].init/out_INST_0/O
                         net (fo=1, routed)           0.299    17.733    design_1_i/top_0/inst/tdc1/genblk1[19].init/in
    SLICE_X64Y106        LUT1 (Prop_lut1_I0_O)        0.124    17.857 f  design_1_i/top_0/inst/tdc1/genblk1[19].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.158    18.015    design_1_i/top_0/inst/tdc1/genblk1[19].init/tmp
    SLICE_X64Y106        LUT1 (Prop_lut1_I0_O)        0.124    18.139 r  design_1_i/top_0/inst/tdc1/genblk1[19].init/out_INST_0/O
                         net (fo=1, routed)           0.430    18.569    design_1_i/top_0/inst/tdc1/genblk1[20].init/in
    SLICE_X65Y108        LUT1 (Prop_lut1_I0_O)        0.124    18.693 f  design_1_i/top_0/inst/tdc1/genblk1[20].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.151    18.845    design_1_i/top_0/inst/tdc1/genblk1[20].init/tmp
    SLICE_X65Y108        LUT1 (Prop_lut1_I0_O)        0.124    18.969 r  design_1_i/top_0/inst/tdc1/genblk1[20].init/out_INST_0/O
                         net (fo=1, routed)           0.154    19.123    design_1_i/top_0/inst/tdc1/genblk1[21].init/in
    SLICE_X65Y108        LUT1 (Prop_lut1_I0_O)        0.124    19.247 f  design_1_i/top_0/inst/tdc1/genblk1[21].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.284    19.531    design_1_i/top_0/inst/tdc1/genblk1[21].init/tmp
    SLICE_X67Y108        LUT1 (Prop_lut1_I0_O)        0.124    19.655 r  design_1_i/top_0/inst/tdc1/genblk1[21].init/out_INST_0/O
                         net (fo=1, routed)           0.291    19.946    design_1_i/top_0/inst/tdc1/genblk1[22].init/in
    SLICE_X64Y108        LUT1 (Prop_lut1_I0_O)        0.124    20.070 f  design_1_i/top_0/inst/tdc1/genblk1[22].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.159    20.228    design_1_i/top_0/inst/tdc1/genblk1[22].init/tmp
    SLICE_X64Y108        LUT1 (Prop_lut1_I0_O)        0.124    20.352 r  design_1_i/top_0/inst/tdc1/genblk1[22].init/out_INST_0/O
                         net (fo=1, routed)           0.299    20.652    design_1_i/top_0/inst/tdc1/genblk1[23].init/in
    SLICE_X64Y107        LUT1 (Prop_lut1_I0_O)        0.124    20.776 f  design_1_i/top_0/inst/tdc1/genblk1[23].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.162    20.937    design_1_i/top_0/inst/tdc1/genblk1[23].init/tmp
    SLICE_X64Y107        LUT1 (Prop_lut1_I0_O)        0.124    21.061 r  design_1_i/top_0/inst/tdc1/genblk1[23].init/out_INST_0/O
                         net (fo=1, routed)           0.304    21.366    design_1_i/top_0/inst/tdc1/genblk1[24].init/in
    SLICE_X66Y107        LUT1 (Prop_lut1_I0_O)        0.124    21.490 f  design_1_i/top_0/inst/tdc1/genblk1[24].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.288    21.778    design_1_i/top_0/inst/tdc1/genblk1[24].init/tmp
    SLICE_X65Y107        LUT1 (Prop_lut1_I0_O)        0.124    21.902 r  design_1_i/top_0/inst/tdc1/genblk1[24].init/out_INST_0/O
                         net (fo=1, routed)           0.264    22.166    design_1_i/top_0/inst/tdc1/genblk1[25].init/in
    SLICE_X65Y107        LUT1 (Prop_lut1_I0_O)        0.124    22.290 f  design_1_i/top_0/inst/tdc1/genblk1[25].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.290    22.580    design_1_i/top_0/inst/tdc1/genblk1[25].init/tmp
    SLICE_X65Y106        LUT1 (Prop_lut1_I0_O)        0.124    22.704 r  design_1_i/top_0/inst/tdc1/genblk1[25].init/out_INST_0/O
                         net (fo=1, routed)           0.151    22.855    design_1_i/top_0/inst/tdc1/genblk1[26].init/in
    SLICE_X65Y106        LUT1 (Prop_lut1_I0_O)        0.124    22.979 f  design_1_i/top_0/inst/tdc1/genblk1[26].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.154    23.133    design_1_i/top_0/inst/tdc1/genblk1[26].init/tmp
    SLICE_X65Y106        LUT1 (Prop_lut1_I0_O)        0.124    23.257 r  design_1_i/top_0/inst/tdc1/genblk1[26].init/out_INST_0/O
                         net (fo=1, routed)           0.404    23.661    design_1_i/top_0/inst/tdc1/genblk1[27].init/in
    SLICE_X65Y105        LUT1 (Prop_lut1_I0_O)        0.124    23.785 f  design_1_i/top_0/inst/tdc1/genblk1[27].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.151    23.937    design_1_i/top_0/inst/tdc1/genblk1[27].init/tmp
    SLICE_X65Y105        LUT1 (Prop_lut1_I0_O)        0.124    24.061 r  design_1_i/top_0/inst/tdc1/genblk1[27].init/out_INST_0/O
                         net (fo=1, routed)           0.446    24.507    design_1_i/top_0/inst/tdc1/genblk1[28].init/in
    SLICE_X66Y105        LUT1 (Prop_lut1_I0_O)        0.124    24.631 f  design_1_i/top_0/inst/tdc1/genblk1[28].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.162    24.793    design_1_i/top_0/inst/tdc1/genblk1[28].init/tmp
    SLICE_X66Y105        LUT1 (Prop_lut1_I0_O)        0.124    24.917 r  design_1_i/top_0/inst/tdc1/genblk1[28].init/out_INST_0/O
                         net (fo=1, routed)           0.302    25.219    design_1_i/top_0/inst/tdc1/genblk1[29].init/in
    SLICE_X66Y104        LUT1 (Prop_lut1_I0_O)        0.124    25.343 f  design_1_i/top_0/inst/tdc1/genblk1[29].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.165    25.507    design_1_i/top_0/inst/tdc1/genblk1[29].init/tmp
    SLICE_X66Y104        LUT1 (Prop_lut1_I0_O)        0.124    25.631 r  design_1_i/top_0/inst/tdc1/genblk1[29].init/out_INST_0/O
                         net (fo=1, routed)           0.304    25.936    design_1_i/top_0/inst/tdc1/genblk1[30].init/in
    SLICE_X66Y103        LUT1 (Prop_lut1_I0_O)        0.124    26.060 f  design_1_i/top_0/inst/tdc1/genblk1[30].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.284    26.344    design_1_i/top_0/inst/tdc1/genblk1[30].init/tmp
    SLICE_X65Y103        LUT1 (Prop_lut1_I0_O)        0.124    26.468 r  design_1_i/top_0/inst/tdc1/genblk1[30].init/out_INST_0/O
                         net (fo=1, routed)           0.312    26.780    design_1_i/top_0/inst/tdc1/genblk1[31].init/in
    SLICE_X63Y104        LUT1 (Prop_lut1_I0_O)        0.124    26.904 f  design_1_i/top_0/inst/tdc1/genblk1[31].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.289    27.193    design_1_i/top_0/inst/tdc1/genblk1[31].init/tmp
    SLICE_X63Y105        LUT1 (Prop_lut1_I0_O)        0.124    27.317 r  design_1_i/top_0/inst/tdc1/genblk1[31].init/out_INST_0/O
                         net (fo=1, routed)           0.295    27.613    design_1_i/top_0/inst/tdc1/initial_bufs[31]
    SLICE_X63Y106        LUT1 (Prop_lut1_I0_O)        0.124    27.737 r  design_1_i/top_0/inst/tdc1/initial_bufs_inst/O
                         net (fo=2, routed)           0.189    27.926    design_1_i/top_0/inst/tdc1/delay_bufs[0]
    SLICE_X62Y106        CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    28.476 r  design_1_i/top_0/inst/tdc1/genblk2[0].delay_k/CO[3]
                         net (fo=2, routed)           0.784    29.260    design_1_i/top_0/inst/tdc1/delay_bufs[4]
    SLICE_X65Y104        CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    29.786 r  design_1_i/top_0/inst/tdc1/genblk2[1].delay_k/CO[3]
                         net (fo=2, routed)           0.801    30.587    design_1_i/top_0/inst/tdc1/delay_bufs[8]
    SLICE_X64Y103        CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    31.113 r  design_1_i/top_0/inst/tdc1/genblk2[2].delay_k/CO[3]
                         net (fo=2, routed)           0.651    31.763    design_1_i/top_0/inst/tdc1/delay_bufs[12]
    SLICE_X67Y103        CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    32.289 r  design_1_i/top_0/inst/tdc1/genblk2[3].delay_k/CO[3]
                         net (fo=2, routed)           0.652    32.941    design_1_i/top_0/inst/tdc1/delay_bufs[16]
    SLICE_X64Y104        CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    33.467 r  design_1_i/top_0/inst/tdc1/genblk2[4].delay_k/CO[3]
                         net (fo=2, routed)           0.952    34.418    design_1_i/top_0/inst/tdc1/delay_bufs[20]
    SLICE_X62Y100        CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    34.968 r  design_1_i/top_0/inst/tdc1/genblk2[5].delay_k/CO[3]
                         net (fo=2, routed)           0.917    35.885    design_1_i/top_0/inst/tdc1/delay_bufs[24]
    SLICE_X60Y104        CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    36.411 r  design_1_i/top_0/inst/tdc1/genblk2[6].delay_k/CO[3]
                         net (fo=2, routed)           0.645    37.056    design_1_i/top_0/inst/tdc1/delay_bufs[28]
    SLICE_X62Y105        CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    37.606 r  design_1_i/top_0/inst/tdc1/genblk2[7].delay_k/CO[3]
                         net (fo=2, routed)           0.827    38.433    design_1_i/top_0/inst/tdc1/delay_bufs[32]
    SLICE_X62Y103        CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    38.983 r  design_1_i/top_0/inst/tdc1/genblk2[8].delay_k/CO[3]
                         net (fo=2, routed)           0.633    39.616    design_1_i/top_0/inst/tdc1/delay_bufs[36]
    SLICE_X60Y103        CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    40.142 r  design_1_i/top_0/inst/tdc1/genblk2[9].delay_k/CO[3]
                         net (fo=2, routed)           0.879    41.021    design_1_i/top_0/inst/tdc1/delay_bufs[40]
    SLICE_X61Y103        CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    41.547 r  design_1_i/top_0/inst/tdc1/genblk2[10].delay_k/CO[3]
                         net (fo=2, routed)           0.780    42.327    design_1_i/top_0/inst/tdc1/delay_bufs[44]
    SLICE_X61Y102        CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    42.853 r  design_1_i/top_0/inst/tdc1/genblk2[11].delay_k/CO[3]
                         net (fo=2, routed)           0.832    43.684    design_1_i/top_0/inst/tdc1/delay_bufs[48]
    SLICE_X61Y100        CARRY4 (Prop_carry4_DI[0]_CO[2])
                                                      0.540    44.224 r  design_1_i/top_0/inst/tdc1/genblk2[12].delay_k/CO[2]
                         net (fo=1, routed)           0.000    44.224    design_1_i/top_0/inst/tdc1/delay_bufs[51]
    SLICE_X61Y100        LDCE                                         r  design_1_i/top_0/inst/tdc1/latches_reg[51]/D
=======
                         net (fo=2803, routed)        2.416     3.710    design_1_i/top_0/inst/tdc1/genblk1[1].init/in
    SLICE_X24Y47         LUT1 (Prop_lut1_I0_O)        0.124     3.834 f  design_1_i/top_0/inst/tdc1/genblk1[1].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.159     3.993    design_1_i/top_0/inst/tdc1/genblk1[1].init/tmp
    SLICE_X24Y47         LUT1 (Prop_lut1_I0_O)        0.124     4.117 r  design_1_i/top_0/inst/tdc1/genblk1[1].init/out_INST_0/O
                         net (fo=1, routed)           0.161     4.278    design_1_i/top_0/inst/tdc1/genblk1[2].init/in
    SLICE_X24Y47         LUT1 (Prop_lut1_I0_O)        0.124     4.402 f  design_1_i/top_0/inst/tdc1/genblk1[2].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.343     4.746    design_1_i/top_0/inst/tdc1/genblk1[2].init/tmp
    SLICE_X25Y47         LUT1 (Prop_lut1_I0_O)        0.124     4.870 r  design_1_i/top_0/inst/tdc1/genblk1[2].init/out_INST_0/O
                         net (fo=1, routed)           0.403     5.273    design_1_i/top_0/inst/tdc1/genblk1[3].init/in
    SLICE_X25Y47         LUT1 (Prop_lut1_I0_O)        0.124     5.397 f  design_1_i/top_0/inst/tdc1/genblk1[3].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.151     5.548    design_1_i/top_0/inst/tdc1/genblk1[3].init/tmp
    SLICE_X25Y47         LUT1 (Prop_lut1_I0_O)        0.124     5.672 r  design_1_i/top_0/inst/tdc1/genblk1[3].init/out_INST_0/O
                         net (fo=1, routed)           0.296     5.969    design_1_i/top_0/inst/tdc1/genblk1[4].init/in
    SLICE_X25Y49         LUT1 (Prop_lut1_I0_O)        0.124     6.093 f  design_1_i/top_0/inst/tdc1/genblk1[4].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.284     6.377    design_1_i/top_0/inst/tdc1/genblk1[4].init/tmp
    SLICE_X27Y49         LUT1 (Prop_lut1_I0_O)        0.124     6.501 r  design_1_i/top_0/inst/tdc1/genblk1[4].init/out_INST_0/O
                         net (fo=1, routed)           0.300     6.801    design_1_i/top_0/inst/tdc1/genblk1[5].init/in
    SLICE_X24Y48         LUT1 (Prop_lut1_I0_O)        0.124     6.925 f  design_1_i/top_0/inst/tdc1/genblk1[5].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.159     7.084    design_1_i/top_0/inst/tdc1/genblk1[5].init/tmp
    SLICE_X24Y48         LUT1 (Prop_lut1_I0_O)        0.124     7.208 r  design_1_i/top_0/inst/tdc1/genblk1[5].init/out_INST_0/O
                         net (fo=1, routed)           0.161     7.369    design_1_i/top_0/inst/tdc1/genblk1[6].init/in
    SLICE_X24Y48         LUT1 (Prop_lut1_I0_O)        0.124     7.493 f  design_1_i/top_0/inst/tdc1/genblk1[6].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.302     7.795    design_1_i/top_0/inst/tdc1/genblk1[6].init/tmp
    SLICE_X24Y49         LUT1 (Prop_lut1_I0_O)        0.124     7.919 r  design_1_i/top_0/inst/tdc1/genblk1[6].init/out_INST_0/O
                         net (fo=1, routed)           0.434     8.354    design_1_i/top_0/inst/tdc1/genblk1[7].init/in
    SLICE_X25Y46         LUT1 (Prop_lut1_I0_O)        0.124     8.478 f  design_1_i/top_0/inst/tdc1/genblk1[7].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.151     8.629    design_1_i/top_0/inst/tdc1/genblk1[7].init/tmp
    SLICE_X25Y46         LUT1 (Prop_lut1_I0_O)        0.124     8.753 r  design_1_i/top_0/inst/tdc1/genblk1[7].init/out_INST_0/O
                         net (fo=1, routed)           0.154     8.907    design_1_i/top_0/inst/tdc1/genblk1[8].init/in
    SLICE_X25Y46         LUT1 (Prop_lut1_I0_O)        0.124     9.031 f  design_1_i/top_0/inst/tdc1/genblk1[8].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.433     9.464    design_1_i/top_0/inst/tdc1/genblk1[8].init/tmp
    SLICE_X25Y48         LUT1 (Prop_lut1_I0_O)        0.124     9.588 r  design_1_i/top_0/inst/tdc1/genblk1[8].init/out_INST_0/O
                         net (fo=1, routed)           0.154     9.742    design_1_i/top_0/inst/tdc1/genblk1[9].init/in
    SLICE_X25Y48         LUT1 (Prop_lut1_I0_O)        0.124     9.866 f  design_1_i/top_0/inst/tdc1/genblk1[9].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.263    10.129    design_1_i/top_0/inst/tdc1/genblk1[9].init/tmp
    SLICE_X25Y48         LUT1 (Prop_lut1_I0_O)        0.124    10.253 r  design_1_i/top_0/inst/tdc1/genblk1[9].init/out_INST_0/O
                         net (fo=1, routed)           0.154    10.407    design_1_i/top_0/inst/tdc1/genblk1[10].init/in
    SLICE_X25Y48         LUT1 (Prop_lut1_I0_O)        0.124    10.531 f  design_1_i/top_0/inst/tdc1/genblk1[10].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.303    10.834    design_1_i/top_0/inst/tdc1/genblk1[10].init/tmp
    SLICE_X24Y47         LUT1 (Prop_lut1_I0_O)        0.124    10.958 r  design_1_i/top_0/inst/tdc1/genblk1[10].init/out_INST_0/O
                         net (fo=1, routed)           0.487    11.445    design_1_i/top_0/inst/tdc1/genblk1[11].init/in
    SLICE_X25Y44         LUT1 (Prop_lut1_I0_O)        0.124    11.569 f  design_1_i/top_0/inst/tdc1/genblk1[11].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.350    11.919    design_1_i/top_0/inst/tdc1/genblk1[11].init/tmp
    SLICE_X24Y44         LUT1 (Prop_lut1_I0_O)        0.124    12.043 r  design_1_i/top_0/inst/tdc1/genblk1[11].init/out_INST_0/O
                         net (fo=1, routed)           0.299    12.342    design_1_i/top_0/inst/tdc1/genblk1[12].init/in
    SLICE_X24Y45         LUT1 (Prop_lut1_I0_O)        0.124    12.466 f  design_1_i/top_0/inst/tdc1/genblk1[12].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.158    12.624    design_1_i/top_0/inst/tdc1/genblk1[12].init/tmp
    SLICE_X24Y45         LUT1 (Prop_lut1_I0_O)        0.124    12.748 r  design_1_i/top_0/inst/tdc1/genblk1[12].init/out_INST_0/O
                         net (fo=1, routed)           0.300    13.048    design_1_i/top_0/inst/tdc1/genblk1[13].init/in
    SLICE_X24Y44         LUT1 (Prop_lut1_I0_O)        0.124    13.172 f  design_1_i/top_0/inst/tdc1/genblk1[13].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.291    13.463    design_1_i/top_0/inst/tdc1/genblk1[13].init/tmp
    SLICE_X25Y45         LUT1 (Prop_lut1_I0_O)        0.124    13.587 r  design_1_i/top_0/inst/tdc1/genblk1[13].init/out_INST_0/O
                         net (fo=1, routed)           0.295    13.882    design_1_i/top_0/inst/tdc1/genblk1[14].init/in
    SLICE_X25Y46         LUT1 (Prop_lut1_I0_O)        0.124    14.006 f  design_1_i/top_0/inst/tdc1/genblk1[14].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.343    14.349    design_1_i/top_0/inst/tdc1/genblk1[14].init/tmp
    SLICE_X25Y45         LUT1 (Prop_lut1_I0_O)        0.124    14.473 r  design_1_i/top_0/inst/tdc1/genblk1[14].init/out_INST_0/O
                         net (fo=1, routed)           0.300    14.772    design_1_i/top_0/inst/tdc1/genblk1[15].init/in
    SLICE_X24Y44         LUT1 (Prop_lut1_I0_O)        0.124    14.896 f  design_1_i/top_0/inst/tdc1/genblk1[15].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.339    15.235    design_1_i/top_0/inst/tdc1/genblk1[15].init/tmp
    SLICE_X25Y44         LUT1 (Prop_lut1_I0_O)        0.124    15.359 r  design_1_i/top_0/inst/tdc1/genblk1[15].init/out_INST_0/O
                         net (fo=1, routed)           0.303    15.662    design_1_i/top_0/inst/tdc1/genblk1[16].init/in
    SLICE_X24Y45         LUT1 (Prop_lut1_I0_O)        0.124    15.786 f  design_1_i/top_0/inst/tdc1/genblk1[16].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.291    16.077    design_1_i/top_0/inst/tdc1/genblk1[16].init/tmp
    SLICE_X25Y45         LUT1 (Prop_lut1_I0_O)        0.124    16.201 r  design_1_i/top_0/inst/tdc1/genblk1[16].init/out_INST_0/O
                         net (fo=1, routed)           0.301    16.502    design_1_i/top_0/inst/tdc1/genblk1[17].init/in
    SLICE_X25Y44         LUT1 (Prop_lut1_I0_O)        0.124    16.626 f  design_1_i/top_0/inst/tdc1/genblk1[17].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.154    16.780    design_1_i/top_0/inst/tdc1/genblk1[17].init/tmp
    SLICE_X25Y44         LUT1 (Prop_lut1_I0_O)        0.124    16.904 r  design_1_i/top_0/inst/tdc1/genblk1[17].init/out_INST_0/O
                         net (fo=1, routed)           0.351    17.254    design_1_i/top_0/inst/tdc1/genblk1[18].init/in
    SLICE_X24Y44         LUT1 (Prop_lut1_I0_O)        0.124    17.378 f  design_1_i/top_0/inst/tdc1/genblk1[18].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.303    17.681    design_1_i/top_0/inst/tdc1/genblk1[18].init/tmp
    SLICE_X24Y43         LUT1 (Prop_lut1_I0_O)        0.124    17.805 r  design_1_i/top_0/inst/tdc1/genblk1[18].init/out_INST_0/O
                         net (fo=1, routed)           0.296    18.101    design_1_i/top_0/inst/tdc1/genblk1[19].init/in
    SLICE_X25Y43         LUT1 (Prop_lut1_I0_O)        0.124    18.225 f  design_1_i/top_0/inst/tdc1/genblk1[19].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.263    18.488    design_1_i/top_0/inst/tdc1/genblk1[19].init/tmp
    SLICE_X25Y43         LUT1 (Prop_lut1_I0_O)        0.124    18.612 r  design_1_i/top_0/inst/tdc1/genblk1[19].init/out_INST_0/O
                         net (fo=1, routed)           0.151    18.763    design_1_i/top_0/inst/tdc1/genblk1[20].init/in
    SLICE_X25Y43         LUT1 (Prop_lut1_I0_O)        0.124    18.887 f  design_1_i/top_0/inst/tdc1/genblk1[20].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.348    19.235    design_1_i/top_0/inst/tdc1/genblk1[20].init/tmp
    SLICE_X24Y43         LUT1 (Prop_lut1_I0_O)        0.124    19.359 r  design_1_i/top_0/inst/tdc1/genblk1[20].init/out_INST_0/O
                         net (fo=1, routed)           0.158    19.517    design_1_i/top_0/inst/tdc1/genblk1[21].init/in
    SLICE_X24Y43         LUT1 (Prop_lut1_I0_O)        0.124    19.641 f  design_1_i/top_0/inst/tdc1/genblk1[21].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.539    20.180    design_1_i/top_0/inst/tdc1/genblk1[21].init/tmp
    SLICE_X22Y44         LUT1 (Prop_lut1_I0_O)        0.124    20.304 r  design_1_i/top_0/inst/tdc1/genblk1[21].init/out_INST_0/O
                         net (fo=1, routed)           0.161    20.465    design_1_i/top_0/inst/tdc1/genblk1[22].init/in
    SLICE_X22Y44         LUT1 (Prop_lut1_I0_O)        0.124    20.589 f  design_1_i/top_0/inst/tdc1/genblk1[22].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.303    20.892    design_1_i/top_0/inst/tdc1/genblk1[22].init/tmp
    SLICE_X22Y43         LUT1 (Prop_lut1_I0_O)        0.124    21.016 r  design_1_i/top_0/inst/tdc1/genblk1[22].init/out_INST_0/O
                         net (fo=1, routed)           0.161    21.177    design_1_i/top_0/inst/tdc1/genblk1[23].init/in
    SLICE_X22Y43         LUT1 (Prop_lut1_I0_O)        0.124    21.301 f  design_1_i/top_0/inst/tdc1/genblk1[23].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.165    21.466    design_1_i/top_0/inst/tdc1/genblk1[23].init/tmp
    SLICE_X22Y43         LUT1 (Prop_lut1_I0_O)        0.124    21.590 r  design_1_i/top_0/inst/tdc1/genblk1[23].init/out_INST_0/O
                         net (fo=1, routed)           0.446    22.036    design_1_i/top_0/inst/tdc1/genblk1[24].init/in
    SLICE_X21Y45         LUT1 (Prop_lut1_I0_O)        0.124    22.160 f  design_1_i/top_0/inst/tdc1/genblk1[24].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.307    22.467    design_1_i/top_0/inst/tdc1/genblk1[24].init/tmp
    SLICE_X22Y45         LUT1 (Prop_lut1_I0_O)        0.124    22.591 r  design_1_i/top_0/inst/tdc1/genblk1[24].init/out_INST_0/O
                         net (fo=1, routed)           0.161    22.752    design_1_i/top_0/inst/tdc1/genblk1[25].init/in
    SLICE_X22Y45         LUT1 (Prop_lut1_I0_O)        0.124    22.876 f  design_1_i/top_0/inst/tdc1/genblk1[25].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.297    23.173    design_1_i/top_0/inst/tdc1/genblk1[25].init/tmp
    SLICE_X21Y45         LUT1 (Prop_lut1_I0_O)        0.124    23.297 r  design_1_i/top_0/inst/tdc1/genblk1[25].init/out_INST_0/O
                         net (fo=1, routed)           0.151    23.448    design_1_i/top_0/inst/tdc1/genblk1[26].init/in
    SLICE_X21Y45         LUT1 (Prop_lut1_I0_O)        0.124    23.572 f  design_1_i/top_0/inst/tdc1/genblk1[26].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.291    23.863    design_1_i/top_0/inst/tdc1/genblk1[26].init/tmp
    SLICE_X21Y46         LUT1 (Prop_lut1_I0_O)        0.124    23.987 r  design_1_i/top_0/inst/tdc1/genblk1[26].init/out_INST_0/O
                         net (fo=1, routed)           0.151    24.139    design_1_i/top_0/inst/tdc1/genblk1[27].init/in
    SLICE_X21Y46         LUT1 (Prop_lut1_I0_O)        0.124    24.263 f  design_1_i/top_0/inst/tdc1/genblk1[27].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.293    24.556    design_1_i/top_0/inst/tdc1/genblk1[27].init/tmp
    SLICE_X21Y44         LUT1 (Prop_lut1_I0_O)        0.124    24.680 r  design_1_i/top_0/inst/tdc1/genblk1[27].init/out_INST_0/O
                         net (fo=1, routed)           0.151    24.831    design_1_i/top_0/inst/tdc1/genblk1[28].init/in
    SLICE_X21Y44         LUT1 (Prop_lut1_I0_O)        0.124    24.955 f  design_1_i/top_0/inst/tdc1/genblk1[28].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.301    25.256    design_1_i/top_0/inst/tdc1/genblk1[28].init/tmp
    SLICE_X21Y43         LUT1 (Prop_lut1_I0_O)        0.124    25.380 r  design_1_i/top_0/inst/tdc1/genblk1[28].init/out_INST_0/O
                         net (fo=1, routed)           0.149    25.529    design_1_i/top_0/inst/tdc1/genblk1[29].init/in
    SLICE_X21Y43         LUT1 (Prop_lut1_I0_O)        0.124    25.653 f  design_1_i/top_0/inst/tdc1/genblk1[29].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.292    25.946    design_1_i/top_0/inst/tdc1/genblk1[29].init/tmp
    SLICE_X21Y42         LUT1 (Prop_lut1_I0_O)        0.124    26.070 r  design_1_i/top_0/inst/tdc1/genblk1[29].init/out_INST_0/O
                         net (fo=1, routed)           0.149    26.218    design_1_i/top_0/inst/tdc1/genblk1[30].init/in
    SLICE_X21Y42         LUT1 (Prop_lut1_I0_O)        0.124    26.342 f  design_1_i/top_0/inst/tdc1/genblk1[30].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.154    26.497    design_1_i/top_0/inst/tdc1/genblk1[30].init/tmp
    SLICE_X21Y42         LUT1 (Prop_lut1_I0_O)        0.124    26.621 r  design_1_i/top_0/inst/tdc1/genblk1[30].init/out_INST_0/O
                         net (fo=1, routed)           0.453    27.073    design_1_i/top_0/inst/tdc1/genblk1[31].init/in
    SLICE_X18Y42         LUT1 (Prop_lut1_I0_O)        0.124    27.197 f  design_1_i/top_0/inst/tdc1/genblk1[31].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.161    27.358    design_1_i/top_0/inst/tdc1/genblk1[31].init/tmp
    SLICE_X18Y42         LUT1 (Prop_lut1_I0_O)        0.124    27.482 r  design_1_i/top_0/inst/tdc1/genblk1[31].init/out_INST_0/O
                         net (fo=1, routed)           0.165    27.647    design_1_i/top_0/inst/tdc1/initial_bufs[31]
    SLICE_X18Y42         LUT1 (Prop_lut1_I0_O)        0.124    27.771 r  design_1_i/top_0/inst/tdc1/initial_bufs_inst/O
                         net (fo=2, routed)           0.203    27.974    design_1_i/top_0/inst/tdc1/delay_bufs[0]
    SLICE_X19Y42         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    28.500 r  design_1_i/top_0/inst/tdc1/genblk2[0].delay_k/CO[3]
                         net (fo=2, routed)           0.641    29.141    design_1_i/top_0/inst/tdc1/delay_bufs[4]
    SLICE_X18Y44         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    29.691 r  design_1_i/top_0/inst/tdc1/genblk2[1].delay_k/CO[3]
                         net (fo=2, routed)           0.627    30.317    design_1_i/top_0/inst/tdc1/delay_bufs[8]
    SLICE_X17Y44         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    30.843 r  design_1_i/top_0/inst/tdc1/genblk2[2].delay_k/CO[3]
                         net (fo=2, routed)           0.643    31.486    design_1_i/top_0/inst/tdc1/delay_bufs[12]
    SLICE_X18Y45         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    32.036 r  design_1_i/top_0/inst/tdc1/genblk2[3].delay_k/CO[3]
                         net (fo=2, routed)           0.823    32.859    design_1_i/top_0/inst/tdc1/delay_bufs[16]
    SLICE_X18Y46         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    33.409 r  design_1_i/top_0/inst/tdc1/genblk2[4].delay_k/CO[3]
                         net (fo=2, routed)           0.627    34.036    design_1_i/top_0/inst/tdc1/delay_bufs[20]
    SLICE_X16Y46         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    34.586 r  design_1_i/top_0/inst/tdc1/genblk2[5].delay_k/CO[3]
                         net (fo=2, routed)           0.775    35.360    design_1_i/top_0/inst/tdc1/delay_bufs[24]
    SLICE_X16Y45         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    35.910 r  design_1_i/top_0/inst/tdc1/genblk2[6].delay_k/CO[3]
                         net (fo=2, routed)           0.642    36.553    design_1_i/top_0/inst/tdc1/delay_bufs[28]
    SLICE_X14Y45         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    37.103 r  design_1_i/top_0/inst/tdc1/genblk2[7].delay_k/CO[3]
                         net (fo=2, routed)           0.818    37.921    design_1_i/top_0/inst/tdc1/delay_bufs[32]
    SLICE_X14Y46         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    38.471 r  design_1_i/top_0/inst/tdc1/genblk2[8].delay_k/CO[3]
                         net (fo=2, routed)           0.640    39.110    design_1_i/top_0/inst/tdc1/delay_bufs[36]
    SLICE_X17Y46         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    39.636 r  design_1_i/top_0/inst/tdc1/genblk2[9].delay_k/CO[3]
                         net (fo=2, routed)           0.647    40.283    design_1_i/top_0/inst/tdc1/delay_bufs[40]
    SLICE_X15Y46         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    40.809 r  design_1_i/top_0/inst/tdc1/genblk2[10].delay_k/CO[3]
                         net (fo=2, routed)           0.631    41.441    design_1_i/top_0/inst/tdc1/delay_bufs[44]
    SLICE_X13Y46         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    41.967 r  design_1_i/top_0/inst/tdc1/genblk2[11].delay_k/CO[3]
                         net (fo=2, routed)           0.638    42.605    design_1_i/top_0/inst/tdc1/delay_bufs[48]
    SLICE_X13Y47         CARRY4 (Prop_carry4_DI[0]_CO[2])
                                                      0.540    43.145 r  design_1_i/top_0/inst/tdc1/genblk2[12].delay_k/CO[2]
                         net (fo=1, routed)           0.000    43.145    design_1_i/top_0/inst/tdc1/delay_bufs[51]
    SLICE_X13Y47         LDCE                                         r  design_1_i/top_0/inst/tdc1/latches_reg[51]/D
>>>>>>> retest
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
<<<<<<< HEAD
                         net (fo=2290, routed)        1.715     2.894    design_1_i/top_0/inst/tdc1/initial_bufs[0]
    SLICE_X61Y100        LDCE                                         r  design_1_i/top_0/inst/tdc1/latches_reg[51]/G
                         clock pessimism              0.000     2.894    
                         clock uncertainty           -0.154     2.740    
                         time borrowed                5.057     7.797    
  -------------------------------------------------------------------
                         required time                          7.797    
                         arrival time                         -44.224    
  -------------------------------------------------------------------
                         slack                                -36.427    

Slack (VIOLATED) :        -36.352ns  (required time - arrival time)
=======
                         net (fo=2803, routed)        1.581     2.760    design_1_i/top_0/inst/tdc1/initial_bufs[0]
    SLICE_X13Y47         LDCE                                         r  design_1_i/top_0/inst/tdc1/latches_reg[51]/G
                         clock pessimism              0.000     2.760    
                         clock uncertainty           -0.154     2.606    
                         time borrowed                5.057     7.663    
  -------------------------------------------------------------------
                         required time                          7.663    
                         arrival time                         -43.145    
  -------------------------------------------------------------------
                         slack                                -35.482    

Slack (VIOLATED) :        -35.407ns  (required time - arrival time)
>>>>>>> retest
  Source:                 design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                            (clock source 'clk_fpga_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/top_0/inst/tdc1/latches_reg[50]/D
                            (positive level-sensitive latch clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
<<<<<<< HEAD
  Data Path Delay:        44.149ns  (logic 14.786ns (33.491%)  route 29.363ns (66.509%))
  Logic Levels:           77  (BUFG=1 CARRY4=13 LUT1=63)
  Clock Path Skew:        2.894ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.894ns
=======
  Data Path Delay:        43.070ns  (logic 14.858ns (34.497%)  route 28.212ns (65.503%))
  Logic Levels:           77  (BUFG=1 CARRY4=13 LUT1=63)
  Clock Path Skew:        2.760ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.760ns
>>>>>>> retest
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Time Borrowing:         
    Nominal pulse width:              5.000ns
    Library setup time:               0.057ns
    Computed max time borrow:         5.057ns
    Time borrowed from endpoint:      5.057ns
    Open edge uncertainty:           -0.154ns
    Time given to startpoint:         4.903ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
<<<<<<< HEAD
                         net (fo=2290, routed)        2.420     3.714    design_1_i/top_0/inst/tdc1/genblk1[1].init/in
    SLICE_X66Y108        LUT1 (Prop_lut1_I0_O)        0.124     3.838 f  design_1_i/top_0/inst/tdc1/genblk1[1].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.162     4.000    design_1_i/top_0/inst/tdc1/genblk1[1].init/tmp
    SLICE_X66Y108        LUT1 (Prop_lut1_I0_O)        0.124     4.124 r  design_1_i/top_0/inst/tdc1/genblk1[1].init/out_INST_0/O
                         net (fo=1, routed)           0.171     4.295    design_1_i/top_0/inst/tdc1/genblk1[2].init/in
    SLICE_X66Y108        LUT1 (Prop_lut1_I0_O)        0.124     4.419 f  design_1_i/top_0/inst/tdc1/genblk1[2].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.302     4.721    design_1_i/top_0/inst/tdc1/genblk1[2].init/tmp
    SLICE_X66Y109        LUT1 (Prop_lut1_I0_O)        0.124     4.845 r  design_1_i/top_0/inst/tdc1/genblk1[2].init/out_INST_0/O
                         net (fo=1, routed)           0.292     5.137    design_1_i/top_0/inst/tdc1/genblk1[3].init/in
    SLICE_X67Y107        LUT1 (Prop_lut1_I0_O)        0.124     5.261 f  design_1_i/top_0/inst/tdc1/genblk1[3].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.294     5.555    design_1_i/top_0/inst/tdc1/genblk1[3].init/tmp
    SLICE_X64Y107        LUT1 (Prop_lut1_I0_O)        0.124     5.679 r  design_1_i/top_0/inst/tdc1/genblk1[3].init/out_INST_0/O
                         net (fo=1, routed)           0.296     5.975    design_1_i/top_0/inst/tdc1/genblk1[4].init/in
    SLICE_X65Y107        LUT1 (Prop_lut1_I0_O)        0.124     6.099 f  design_1_i/top_0/inst/tdc1/genblk1[4].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.298     6.397    design_1_i/top_0/inst/tdc1/genblk1[4].init/tmp
    SLICE_X66Y107        LUT1 (Prop_lut1_I0_O)        0.124     6.521 r  design_1_i/top_0/inst/tdc1/genblk1[4].init/out_INST_0/O
                         net (fo=1, routed)           0.304     6.826    design_1_i/top_0/inst/tdc1/genblk1[5].init/in
    SLICE_X66Y106        LUT1 (Prop_lut1_I0_O)        0.124     6.950 f  design_1_i/top_0/inst/tdc1/genblk1[5].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.171     7.121    design_1_i/top_0/inst/tdc1/genblk1[5].init/tmp
    SLICE_X66Y106        LUT1 (Prop_lut1_I0_O)        0.124     7.245 r  design_1_i/top_0/inst/tdc1/genblk1[5].init/out_INST_0/O
                         net (fo=1, routed)           0.291     7.536    design_1_i/top_0/inst/tdc1/genblk1[6].init/in
    SLICE_X67Y106        LUT1 (Prop_lut1_I0_O)        0.124     7.660 f  design_1_i/top_0/inst/tdc1/genblk1[6].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.151     7.811    design_1_i/top_0/inst/tdc1/genblk1[6].init/tmp
    SLICE_X67Y106        LUT1 (Prop_lut1_I0_O)        0.124     7.935 r  design_1_i/top_0/inst/tdc1/genblk1[6].init/out_INST_0/O
                         net (fo=1, routed)           0.154     8.089    design_1_i/top_0/inst/tdc1/genblk1[7].init/in
    SLICE_X67Y106        LUT1 (Prop_lut1_I0_O)        0.124     8.213 f  design_1_i/top_0/inst/tdc1/genblk1[7].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.303     8.516    design_1_i/top_0/inst/tdc1/genblk1[7].init/tmp
    SLICE_X66Y107        LUT1 (Prop_lut1_I0_O)        0.124     8.640 r  design_1_i/top_0/inst/tdc1/genblk1[7].init/out_INST_0/O
                         net (fo=1, routed)           0.161     8.801    design_1_i/top_0/inst/tdc1/genblk1[8].init/in
    SLICE_X66Y107        LUT1 (Prop_lut1_I0_O)        0.124     8.925 f  design_1_i/top_0/inst/tdc1/genblk1[8].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.291     9.216    design_1_i/top_0/inst/tdc1/genblk1[8].init/tmp
    SLICE_X64Y107        LUT1 (Prop_lut1_I0_O)        0.124     9.340 r  design_1_i/top_0/inst/tdc1/genblk1[8].init/out_INST_0/O
                         net (fo=1, routed)           0.293     9.633    design_1_i/top_0/inst/tdc1/genblk1[9].init/in
    SLICE_X67Y108        LUT1 (Prop_lut1_I0_O)        0.124     9.757 f  design_1_i/top_0/inst/tdc1/genblk1[9].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.154     9.912    design_1_i/top_0/inst/tdc1/genblk1[9].init/tmp
    SLICE_X67Y108        LUT1 (Prop_lut1_I0_O)        0.124    10.036 r  design_1_i/top_0/inst/tdc1/genblk1[9].init/out_INST_0/O
                         net (fo=1, routed)           0.343    10.378    design_1_i/top_0/inst/tdc1/genblk1[10].init/in
    SLICE_X67Y107        LUT1 (Prop_lut1_I0_O)        0.124    10.502 f  design_1_i/top_0/inst/tdc1/genblk1[10].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.282    10.785    design_1_i/top_0/inst/tdc1/genblk1[10].init/tmp
    SLICE_X65Y107        LUT1 (Prop_lut1_I0_O)        0.124    10.909 r  design_1_i/top_0/inst/tdc1/genblk1[10].init/out_INST_0/O
                         net (fo=1, routed)           0.296    11.204    design_1_i/top_0/inst/tdc1/genblk1[11].init/in
    SLICE_X65Y105        LUT1 (Prop_lut1_I0_O)        0.124    11.328 f  design_1_i/top_0/inst/tdc1/genblk1[11].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.438    11.767    design_1_i/top_0/inst/tdc1/genblk1[11].init/tmp
    SLICE_X66Y105        LUT1 (Prop_lut1_I0_O)        0.124    11.891 r  design_1_i/top_0/inst/tdc1/genblk1[11].init/out_INST_0/O
                         net (fo=1, routed)           0.292    12.183    design_1_i/top_0/inst/tdc1/genblk1[12].init/in
    SLICE_X67Y105        LUT1 (Prop_lut1_I0_O)        0.124    12.307 f  design_1_i/top_0/inst/tdc1/genblk1[12].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.294    12.601    design_1_i/top_0/inst/tdc1/genblk1[12].init/tmp
    SLICE_X64Y105        LUT1 (Prop_lut1_I0_O)        0.124    12.725 r  design_1_i/top_0/inst/tdc1/genblk1[12].init/out_INST_0/O
                         net (fo=1, routed)           0.287    13.013    design_1_i/top_0/inst/tdc1/genblk1[13].init/in
    SLICE_X67Y105        LUT1 (Prop_lut1_I0_O)        0.124    13.137 f  design_1_i/top_0/inst/tdc1/genblk1[13].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.263    13.400    design_1_i/top_0/inst/tdc1/genblk1[13].init/tmp
    SLICE_X67Y105        LUT1 (Prop_lut1_I0_O)        0.124    13.524 r  design_1_i/top_0/inst/tdc1/genblk1[13].init/out_INST_0/O
                         net (fo=1, routed)           0.292    13.816    design_1_i/top_0/inst/tdc1/genblk1[14].init/in
    SLICE_X67Y104        LUT1 (Prop_lut1_I0_O)        0.124    13.940 f  design_1_i/top_0/inst/tdc1/genblk1[14].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.302    14.242    design_1_i/top_0/inst/tdc1/genblk1[14].init/tmp
    SLICE_X66Y103        LUT1 (Prop_lut1_I0_O)        0.124    14.366 r  design_1_i/top_0/inst/tdc1/genblk1[14].init/out_INST_0/O
                         net (fo=1, routed)           0.294    14.660    design_1_i/top_0/inst/tdc1/genblk1[15].init/in
    SLICE_X67Y104        LUT1 (Prop_lut1_I0_O)        0.124    14.784 f  design_1_i/top_0/inst/tdc1/genblk1[15].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.263    15.047    design_1_i/top_0/inst/tdc1/genblk1[15].init/tmp
    SLICE_X67Y104        LUT1 (Prop_lut1_I0_O)        0.124    15.171 r  design_1_i/top_0/inst/tdc1/genblk1[15].init/out_INST_0/O
                         net (fo=1, routed)           0.304    15.474    design_1_i/top_0/inst/tdc1/genblk1[16].init/in
    SLICE_X63Y104        LUT1 (Prop_lut1_I0_O)        0.124    15.598 f  design_1_i/top_0/inst/tdc1/genblk1[16].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.296    15.894    design_1_i/top_0/inst/tdc1/genblk1[16].init/tmp
    SLICE_X63Y105        LUT1 (Prop_lut1_I0_O)        0.124    16.018 r  design_1_i/top_0/inst/tdc1/genblk1[16].init/out_INST_0/O
                         net (fo=1, routed)           0.303    16.322    design_1_i/top_0/inst/tdc1/genblk1[17].init/in
    SLICE_X64Y105        LUT1 (Prop_lut1_I0_O)        0.124    16.446 f  design_1_i/top_0/inst/tdc1/genblk1[17].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.159    16.604    design_1_i/top_0/inst/tdc1/genblk1[17].init/tmp
    SLICE_X64Y105        LUT1 (Prop_lut1_I0_O)        0.124    16.728 r  design_1_i/top_0/inst/tdc1/genblk1[17].init/out_INST_0/O
                         net (fo=1, routed)           0.161    16.890    design_1_i/top_0/inst/tdc1/genblk1[18].init/in
    SLICE_X64Y105        LUT1 (Prop_lut1_I0_O)        0.124    17.014 f  design_1_i/top_0/inst/tdc1/genblk1[18].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.296    17.310    design_1_i/top_0/inst/tdc1/genblk1[18].init/tmp
    SLICE_X65Y105        LUT1 (Prop_lut1_I0_O)        0.124    17.434 r  design_1_i/top_0/inst/tdc1/genblk1[18].init/out_INST_0/O
                         net (fo=1, routed)           0.299    17.733    design_1_i/top_0/inst/tdc1/genblk1[19].init/in
    SLICE_X64Y106        LUT1 (Prop_lut1_I0_O)        0.124    17.857 f  design_1_i/top_0/inst/tdc1/genblk1[19].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.158    18.015    design_1_i/top_0/inst/tdc1/genblk1[19].init/tmp
    SLICE_X64Y106        LUT1 (Prop_lut1_I0_O)        0.124    18.139 r  design_1_i/top_0/inst/tdc1/genblk1[19].init/out_INST_0/O
                         net (fo=1, routed)           0.430    18.569    design_1_i/top_0/inst/tdc1/genblk1[20].init/in
    SLICE_X65Y108        LUT1 (Prop_lut1_I0_O)        0.124    18.693 f  design_1_i/top_0/inst/tdc1/genblk1[20].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.151    18.845    design_1_i/top_0/inst/tdc1/genblk1[20].init/tmp
    SLICE_X65Y108        LUT1 (Prop_lut1_I0_O)        0.124    18.969 r  design_1_i/top_0/inst/tdc1/genblk1[20].init/out_INST_0/O
                         net (fo=1, routed)           0.154    19.123    design_1_i/top_0/inst/tdc1/genblk1[21].init/in
    SLICE_X65Y108        LUT1 (Prop_lut1_I0_O)        0.124    19.247 f  design_1_i/top_0/inst/tdc1/genblk1[21].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.284    19.531    design_1_i/top_0/inst/tdc1/genblk1[21].init/tmp
    SLICE_X67Y108        LUT1 (Prop_lut1_I0_O)        0.124    19.655 r  design_1_i/top_0/inst/tdc1/genblk1[21].init/out_INST_0/O
                         net (fo=1, routed)           0.291    19.946    design_1_i/top_0/inst/tdc1/genblk1[22].init/in
    SLICE_X64Y108        LUT1 (Prop_lut1_I0_O)        0.124    20.070 f  design_1_i/top_0/inst/tdc1/genblk1[22].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.159    20.228    design_1_i/top_0/inst/tdc1/genblk1[22].init/tmp
    SLICE_X64Y108        LUT1 (Prop_lut1_I0_O)        0.124    20.352 r  design_1_i/top_0/inst/tdc1/genblk1[22].init/out_INST_0/O
                         net (fo=1, routed)           0.299    20.652    design_1_i/top_0/inst/tdc1/genblk1[23].init/in
    SLICE_X64Y107        LUT1 (Prop_lut1_I0_O)        0.124    20.776 f  design_1_i/top_0/inst/tdc1/genblk1[23].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.162    20.937    design_1_i/top_0/inst/tdc1/genblk1[23].init/tmp
    SLICE_X64Y107        LUT1 (Prop_lut1_I0_O)        0.124    21.061 r  design_1_i/top_0/inst/tdc1/genblk1[23].init/out_INST_0/O
                         net (fo=1, routed)           0.304    21.366    design_1_i/top_0/inst/tdc1/genblk1[24].init/in
    SLICE_X66Y107        LUT1 (Prop_lut1_I0_O)        0.124    21.490 f  design_1_i/top_0/inst/tdc1/genblk1[24].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.288    21.778    design_1_i/top_0/inst/tdc1/genblk1[24].init/tmp
    SLICE_X65Y107        LUT1 (Prop_lut1_I0_O)        0.124    21.902 r  design_1_i/top_0/inst/tdc1/genblk1[24].init/out_INST_0/O
                         net (fo=1, routed)           0.264    22.166    design_1_i/top_0/inst/tdc1/genblk1[25].init/in
    SLICE_X65Y107        LUT1 (Prop_lut1_I0_O)        0.124    22.290 f  design_1_i/top_0/inst/tdc1/genblk1[25].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.290    22.580    design_1_i/top_0/inst/tdc1/genblk1[25].init/tmp
    SLICE_X65Y106        LUT1 (Prop_lut1_I0_O)        0.124    22.704 r  design_1_i/top_0/inst/tdc1/genblk1[25].init/out_INST_0/O
                         net (fo=1, routed)           0.151    22.855    design_1_i/top_0/inst/tdc1/genblk1[26].init/in
    SLICE_X65Y106        LUT1 (Prop_lut1_I0_O)        0.124    22.979 f  design_1_i/top_0/inst/tdc1/genblk1[26].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.154    23.133    design_1_i/top_0/inst/tdc1/genblk1[26].init/tmp
    SLICE_X65Y106        LUT1 (Prop_lut1_I0_O)        0.124    23.257 r  design_1_i/top_0/inst/tdc1/genblk1[26].init/out_INST_0/O
                         net (fo=1, routed)           0.404    23.661    design_1_i/top_0/inst/tdc1/genblk1[27].init/in
    SLICE_X65Y105        LUT1 (Prop_lut1_I0_O)        0.124    23.785 f  design_1_i/top_0/inst/tdc1/genblk1[27].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.151    23.937    design_1_i/top_0/inst/tdc1/genblk1[27].init/tmp
    SLICE_X65Y105        LUT1 (Prop_lut1_I0_O)        0.124    24.061 r  design_1_i/top_0/inst/tdc1/genblk1[27].init/out_INST_0/O
                         net (fo=1, routed)           0.446    24.507    design_1_i/top_0/inst/tdc1/genblk1[28].init/in
    SLICE_X66Y105        LUT1 (Prop_lut1_I0_O)        0.124    24.631 f  design_1_i/top_0/inst/tdc1/genblk1[28].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.162    24.793    design_1_i/top_0/inst/tdc1/genblk1[28].init/tmp
    SLICE_X66Y105        LUT1 (Prop_lut1_I0_O)        0.124    24.917 r  design_1_i/top_0/inst/tdc1/genblk1[28].init/out_INST_0/O
                         net (fo=1, routed)           0.302    25.219    design_1_i/top_0/inst/tdc1/genblk1[29].init/in
    SLICE_X66Y104        LUT1 (Prop_lut1_I0_O)        0.124    25.343 f  design_1_i/top_0/inst/tdc1/genblk1[29].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.165    25.507    design_1_i/top_0/inst/tdc1/genblk1[29].init/tmp
    SLICE_X66Y104        LUT1 (Prop_lut1_I0_O)        0.124    25.631 r  design_1_i/top_0/inst/tdc1/genblk1[29].init/out_INST_0/O
                         net (fo=1, routed)           0.304    25.936    design_1_i/top_0/inst/tdc1/genblk1[30].init/in
    SLICE_X66Y103        LUT1 (Prop_lut1_I0_O)        0.124    26.060 f  design_1_i/top_0/inst/tdc1/genblk1[30].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.284    26.344    design_1_i/top_0/inst/tdc1/genblk1[30].init/tmp
    SLICE_X65Y103        LUT1 (Prop_lut1_I0_O)        0.124    26.468 r  design_1_i/top_0/inst/tdc1/genblk1[30].init/out_INST_0/O
                         net (fo=1, routed)           0.312    26.780    design_1_i/top_0/inst/tdc1/genblk1[31].init/in
    SLICE_X63Y104        LUT1 (Prop_lut1_I0_O)        0.124    26.904 f  design_1_i/top_0/inst/tdc1/genblk1[31].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.289    27.193    design_1_i/top_0/inst/tdc1/genblk1[31].init/tmp
    SLICE_X63Y105        LUT1 (Prop_lut1_I0_O)        0.124    27.317 r  design_1_i/top_0/inst/tdc1/genblk1[31].init/out_INST_0/O
                         net (fo=1, routed)           0.295    27.613    design_1_i/top_0/inst/tdc1/initial_bufs[31]
    SLICE_X63Y106        LUT1 (Prop_lut1_I0_O)        0.124    27.737 r  design_1_i/top_0/inst/tdc1/initial_bufs_inst/O
                         net (fo=2, routed)           0.189    27.926    design_1_i/top_0/inst/tdc1/delay_bufs[0]
    SLICE_X62Y106        CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    28.476 r  design_1_i/top_0/inst/tdc1/genblk2[0].delay_k/CO[3]
                         net (fo=2, routed)           0.784    29.260    design_1_i/top_0/inst/tdc1/delay_bufs[4]
    SLICE_X65Y104        CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    29.786 r  design_1_i/top_0/inst/tdc1/genblk2[1].delay_k/CO[3]
                         net (fo=2, routed)           0.801    30.587    design_1_i/top_0/inst/tdc1/delay_bufs[8]
    SLICE_X64Y103        CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    31.113 r  design_1_i/top_0/inst/tdc1/genblk2[2].delay_k/CO[3]
                         net (fo=2, routed)           0.651    31.763    design_1_i/top_0/inst/tdc1/delay_bufs[12]
    SLICE_X67Y103        CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    32.289 r  design_1_i/top_0/inst/tdc1/genblk2[3].delay_k/CO[3]
                         net (fo=2, routed)           0.652    32.941    design_1_i/top_0/inst/tdc1/delay_bufs[16]
    SLICE_X64Y104        CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    33.467 r  design_1_i/top_0/inst/tdc1/genblk2[4].delay_k/CO[3]
                         net (fo=2, routed)           0.952    34.418    design_1_i/top_0/inst/tdc1/delay_bufs[20]
    SLICE_X62Y100        CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    34.968 r  design_1_i/top_0/inst/tdc1/genblk2[5].delay_k/CO[3]
                         net (fo=2, routed)           0.917    35.885    design_1_i/top_0/inst/tdc1/delay_bufs[24]
    SLICE_X60Y104        CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    36.411 r  design_1_i/top_0/inst/tdc1/genblk2[6].delay_k/CO[3]
                         net (fo=2, routed)           0.645    37.056    design_1_i/top_0/inst/tdc1/delay_bufs[28]
    SLICE_X62Y105        CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    37.606 r  design_1_i/top_0/inst/tdc1/genblk2[7].delay_k/CO[3]
                         net (fo=2, routed)           0.827    38.433    design_1_i/top_0/inst/tdc1/delay_bufs[32]
    SLICE_X62Y103        CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    38.983 r  design_1_i/top_0/inst/tdc1/genblk2[8].delay_k/CO[3]
                         net (fo=2, routed)           0.633    39.616    design_1_i/top_0/inst/tdc1/delay_bufs[36]
    SLICE_X60Y103        CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    40.142 r  design_1_i/top_0/inst/tdc1/genblk2[9].delay_k/CO[3]
                         net (fo=2, routed)           0.879    41.021    design_1_i/top_0/inst/tdc1/delay_bufs[40]
    SLICE_X61Y103        CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    41.547 r  design_1_i/top_0/inst/tdc1/genblk2[10].delay_k/CO[3]
                         net (fo=2, routed)           0.780    42.327    design_1_i/top_0/inst/tdc1/delay_bufs[44]
    SLICE_X61Y102        CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    42.853 r  design_1_i/top_0/inst/tdc1/genblk2[11].delay_k/CO[3]
                         net (fo=2, routed)           0.832    43.684    design_1_i/top_0/inst/tdc1/delay_bufs[48]
    SLICE_X61Y100        CARRY4 (Prop_carry4_DI[0]_CO[1])
                                                      0.465    44.149 r  design_1_i/top_0/inst/tdc1/genblk2[12].delay_k/CO[1]
                         net (fo=1, routed)           0.000    44.149    design_1_i/top_0/inst/tdc1/delay_bufs[50]
    SLICE_X61Y100        LDCE                                         r  design_1_i/top_0/inst/tdc1/latches_reg[50]/D
=======
                         net (fo=2803, routed)        2.416     3.710    design_1_i/top_0/inst/tdc1/genblk1[1].init/in
    SLICE_X24Y47         LUT1 (Prop_lut1_I0_O)        0.124     3.834 f  design_1_i/top_0/inst/tdc1/genblk1[1].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.159     3.993    design_1_i/top_0/inst/tdc1/genblk1[1].init/tmp
    SLICE_X24Y47         LUT1 (Prop_lut1_I0_O)        0.124     4.117 r  design_1_i/top_0/inst/tdc1/genblk1[1].init/out_INST_0/O
                         net (fo=1, routed)           0.161     4.278    design_1_i/top_0/inst/tdc1/genblk1[2].init/in
    SLICE_X24Y47         LUT1 (Prop_lut1_I0_O)        0.124     4.402 f  design_1_i/top_0/inst/tdc1/genblk1[2].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.343     4.746    design_1_i/top_0/inst/tdc1/genblk1[2].init/tmp
    SLICE_X25Y47         LUT1 (Prop_lut1_I0_O)        0.124     4.870 r  design_1_i/top_0/inst/tdc1/genblk1[2].init/out_INST_0/O
                         net (fo=1, routed)           0.403     5.273    design_1_i/top_0/inst/tdc1/genblk1[3].init/in
    SLICE_X25Y47         LUT1 (Prop_lut1_I0_O)        0.124     5.397 f  design_1_i/top_0/inst/tdc1/genblk1[3].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.151     5.548    design_1_i/top_0/inst/tdc1/genblk1[3].init/tmp
    SLICE_X25Y47         LUT1 (Prop_lut1_I0_O)        0.124     5.672 r  design_1_i/top_0/inst/tdc1/genblk1[3].init/out_INST_0/O
                         net (fo=1, routed)           0.296     5.969    design_1_i/top_0/inst/tdc1/genblk1[4].init/in
    SLICE_X25Y49         LUT1 (Prop_lut1_I0_O)        0.124     6.093 f  design_1_i/top_0/inst/tdc1/genblk1[4].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.284     6.377    design_1_i/top_0/inst/tdc1/genblk1[4].init/tmp
    SLICE_X27Y49         LUT1 (Prop_lut1_I0_O)        0.124     6.501 r  design_1_i/top_0/inst/tdc1/genblk1[4].init/out_INST_0/O
                         net (fo=1, routed)           0.300     6.801    design_1_i/top_0/inst/tdc1/genblk1[5].init/in
    SLICE_X24Y48         LUT1 (Prop_lut1_I0_O)        0.124     6.925 f  design_1_i/top_0/inst/tdc1/genblk1[5].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.159     7.084    design_1_i/top_0/inst/tdc1/genblk1[5].init/tmp
    SLICE_X24Y48         LUT1 (Prop_lut1_I0_O)        0.124     7.208 r  design_1_i/top_0/inst/tdc1/genblk1[5].init/out_INST_0/O
                         net (fo=1, routed)           0.161     7.369    design_1_i/top_0/inst/tdc1/genblk1[6].init/in
    SLICE_X24Y48         LUT1 (Prop_lut1_I0_O)        0.124     7.493 f  design_1_i/top_0/inst/tdc1/genblk1[6].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.302     7.795    design_1_i/top_0/inst/tdc1/genblk1[6].init/tmp
    SLICE_X24Y49         LUT1 (Prop_lut1_I0_O)        0.124     7.919 r  design_1_i/top_0/inst/tdc1/genblk1[6].init/out_INST_0/O
                         net (fo=1, routed)           0.434     8.354    design_1_i/top_0/inst/tdc1/genblk1[7].init/in
    SLICE_X25Y46         LUT1 (Prop_lut1_I0_O)        0.124     8.478 f  design_1_i/top_0/inst/tdc1/genblk1[7].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.151     8.629    design_1_i/top_0/inst/tdc1/genblk1[7].init/tmp
    SLICE_X25Y46         LUT1 (Prop_lut1_I0_O)        0.124     8.753 r  design_1_i/top_0/inst/tdc1/genblk1[7].init/out_INST_0/O
                         net (fo=1, routed)           0.154     8.907    design_1_i/top_0/inst/tdc1/genblk1[8].init/in
    SLICE_X25Y46         LUT1 (Prop_lut1_I0_O)        0.124     9.031 f  design_1_i/top_0/inst/tdc1/genblk1[8].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.433     9.464    design_1_i/top_0/inst/tdc1/genblk1[8].init/tmp
    SLICE_X25Y48         LUT1 (Prop_lut1_I0_O)        0.124     9.588 r  design_1_i/top_0/inst/tdc1/genblk1[8].init/out_INST_0/O
                         net (fo=1, routed)           0.154     9.742    design_1_i/top_0/inst/tdc1/genblk1[9].init/in
    SLICE_X25Y48         LUT1 (Prop_lut1_I0_O)        0.124     9.866 f  design_1_i/top_0/inst/tdc1/genblk1[9].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.263    10.129    design_1_i/top_0/inst/tdc1/genblk1[9].init/tmp
    SLICE_X25Y48         LUT1 (Prop_lut1_I0_O)        0.124    10.253 r  design_1_i/top_0/inst/tdc1/genblk1[9].init/out_INST_0/O
                         net (fo=1, routed)           0.154    10.407    design_1_i/top_0/inst/tdc1/genblk1[10].init/in
    SLICE_X25Y48         LUT1 (Prop_lut1_I0_O)        0.124    10.531 f  design_1_i/top_0/inst/tdc1/genblk1[10].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.303    10.834    design_1_i/top_0/inst/tdc1/genblk1[10].init/tmp
    SLICE_X24Y47         LUT1 (Prop_lut1_I0_O)        0.124    10.958 r  design_1_i/top_0/inst/tdc1/genblk1[10].init/out_INST_0/O
                         net (fo=1, routed)           0.487    11.445    design_1_i/top_0/inst/tdc1/genblk1[11].init/in
    SLICE_X25Y44         LUT1 (Prop_lut1_I0_O)        0.124    11.569 f  design_1_i/top_0/inst/tdc1/genblk1[11].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.350    11.919    design_1_i/top_0/inst/tdc1/genblk1[11].init/tmp
    SLICE_X24Y44         LUT1 (Prop_lut1_I0_O)        0.124    12.043 r  design_1_i/top_0/inst/tdc1/genblk1[11].init/out_INST_0/O
                         net (fo=1, routed)           0.299    12.342    design_1_i/top_0/inst/tdc1/genblk1[12].init/in
    SLICE_X24Y45         LUT1 (Prop_lut1_I0_O)        0.124    12.466 f  design_1_i/top_0/inst/tdc1/genblk1[12].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.158    12.624    design_1_i/top_0/inst/tdc1/genblk1[12].init/tmp
    SLICE_X24Y45         LUT1 (Prop_lut1_I0_O)        0.124    12.748 r  design_1_i/top_0/inst/tdc1/genblk1[12].init/out_INST_0/O
                         net (fo=1, routed)           0.300    13.048    design_1_i/top_0/inst/tdc1/genblk1[13].init/in
    SLICE_X24Y44         LUT1 (Prop_lut1_I0_O)        0.124    13.172 f  design_1_i/top_0/inst/tdc1/genblk1[13].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.291    13.463    design_1_i/top_0/inst/tdc1/genblk1[13].init/tmp
    SLICE_X25Y45         LUT1 (Prop_lut1_I0_O)        0.124    13.587 r  design_1_i/top_0/inst/tdc1/genblk1[13].init/out_INST_0/O
                         net (fo=1, routed)           0.295    13.882    design_1_i/top_0/inst/tdc1/genblk1[14].init/in
    SLICE_X25Y46         LUT1 (Prop_lut1_I0_O)        0.124    14.006 f  design_1_i/top_0/inst/tdc1/genblk1[14].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.343    14.349    design_1_i/top_0/inst/tdc1/genblk1[14].init/tmp
    SLICE_X25Y45         LUT1 (Prop_lut1_I0_O)        0.124    14.473 r  design_1_i/top_0/inst/tdc1/genblk1[14].init/out_INST_0/O
                         net (fo=1, routed)           0.300    14.772    design_1_i/top_0/inst/tdc1/genblk1[15].init/in
    SLICE_X24Y44         LUT1 (Prop_lut1_I0_O)        0.124    14.896 f  design_1_i/top_0/inst/tdc1/genblk1[15].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.339    15.235    design_1_i/top_0/inst/tdc1/genblk1[15].init/tmp
    SLICE_X25Y44         LUT1 (Prop_lut1_I0_O)        0.124    15.359 r  design_1_i/top_0/inst/tdc1/genblk1[15].init/out_INST_0/O
                         net (fo=1, routed)           0.303    15.662    design_1_i/top_0/inst/tdc1/genblk1[16].init/in
    SLICE_X24Y45         LUT1 (Prop_lut1_I0_O)        0.124    15.786 f  design_1_i/top_0/inst/tdc1/genblk1[16].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.291    16.077    design_1_i/top_0/inst/tdc1/genblk1[16].init/tmp
    SLICE_X25Y45         LUT1 (Prop_lut1_I0_O)        0.124    16.201 r  design_1_i/top_0/inst/tdc1/genblk1[16].init/out_INST_0/O
                         net (fo=1, routed)           0.301    16.502    design_1_i/top_0/inst/tdc1/genblk1[17].init/in
    SLICE_X25Y44         LUT1 (Prop_lut1_I0_O)        0.124    16.626 f  design_1_i/top_0/inst/tdc1/genblk1[17].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.154    16.780    design_1_i/top_0/inst/tdc1/genblk1[17].init/tmp
    SLICE_X25Y44         LUT1 (Prop_lut1_I0_O)        0.124    16.904 r  design_1_i/top_0/inst/tdc1/genblk1[17].init/out_INST_0/O
                         net (fo=1, routed)           0.351    17.254    design_1_i/top_0/inst/tdc1/genblk1[18].init/in
    SLICE_X24Y44         LUT1 (Prop_lut1_I0_O)        0.124    17.378 f  design_1_i/top_0/inst/tdc1/genblk1[18].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.303    17.681    design_1_i/top_0/inst/tdc1/genblk1[18].init/tmp
    SLICE_X24Y43         LUT1 (Prop_lut1_I0_O)        0.124    17.805 r  design_1_i/top_0/inst/tdc1/genblk1[18].init/out_INST_0/O
                         net (fo=1, routed)           0.296    18.101    design_1_i/top_0/inst/tdc1/genblk1[19].init/in
    SLICE_X25Y43         LUT1 (Prop_lut1_I0_O)        0.124    18.225 f  design_1_i/top_0/inst/tdc1/genblk1[19].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.263    18.488    design_1_i/top_0/inst/tdc1/genblk1[19].init/tmp
    SLICE_X25Y43         LUT1 (Prop_lut1_I0_O)        0.124    18.612 r  design_1_i/top_0/inst/tdc1/genblk1[19].init/out_INST_0/O
                         net (fo=1, routed)           0.151    18.763    design_1_i/top_0/inst/tdc1/genblk1[20].init/in
    SLICE_X25Y43         LUT1 (Prop_lut1_I0_O)        0.124    18.887 f  design_1_i/top_0/inst/tdc1/genblk1[20].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.348    19.235    design_1_i/top_0/inst/tdc1/genblk1[20].init/tmp
    SLICE_X24Y43         LUT1 (Prop_lut1_I0_O)        0.124    19.359 r  design_1_i/top_0/inst/tdc1/genblk1[20].init/out_INST_0/O
                         net (fo=1, routed)           0.158    19.517    design_1_i/top_0/inst/tdc1/genblk1[21].init/in
    SLICE_X24Y43         LUT1 (Prop_lut1_I0_O)        0.124    19.641 f  design_1_i/top_0/inst/tdc1/genblk1[21].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.539    20.180    design_1_i/top_0/inst/tdc1/genblk1[21].init/tmp
    SLICE_X22Y44         LUT1 (Prop_lut1_I0_O)        0.124    20.304 r  design_1_i/top_0/inst/tdc1/genblk1[21].init/out_INST_0/O
                         net (fo=1, routed)           0.161    20.465    design_1_i/top_0/inst/tdc1/genblk1[22].init/in
    SLICE_X22Y44         LUT1 (Prop_lut1_I0_O)        0.124    20.589 f  design_1_i/top_0/inst/tdc1/genblk1[22].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.303    20.892    design_1_i/top_0/inst/tdc1/genblk1[22].init/tmp
    SLICE_X22Y43         LUT1 (Prop_lut1_I0_O)        0.124    21.016 r  design_1_i/top_0/inst/tdc1/genblk1[22].init/out_INST_0/O
                         net (fo=1, routed)           0.161    21.177    design_1_i/top_0/inst/tdc1/genblk1[23].init/in
    SLICE_X22Y43         LUT1 (Prop_lut1_I0_O)        0.124    21.301 f  design_1_i/top_0/inst/tdc1/genblk1[23].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.165    21.466    design_1_i/top_0/inst/tdc1/genblk1[23].init/tmp
    SLICE_X22Y43         LUT1 (Prop_lut1_I0_O)        0.124    21.590 r  design_1_i/top_0/inst/tdc1/genblk1[23].init/out_INST_0/O
                         net (fo=1, routed)           0.446    22.036    design_1_i/top_0/inst/tdc1/genblk1[24].init/in
    SLICE_X21Y45         LUT1 (Prop_lut1_I0_O)        0.124    22.160 f  design_1_i/top_0/inst/tdc1/genblk1[24].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.307    22.467    design_1_i/top_0/inst/tdc1/genblk1[24].init/tmp
    SLICE_X22Y45         LUT1 (Prop_lut1_I0_O)        0.124    22.591 r  design_1_i/top_0/inst/tdc1/genblk1[24].init/out_INST_0/O
                         net (fo=1, routed)           0.161    22.752    design_1_i/top_0/inst/tdc1/genblk1[25].init/in
    SLICE_X22Y45         LUT1 (Prop_lut1_I0_O)        0.124    22.876 f  design_1_i/top_0/inst/tdc1/genblk1[25].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.297    23.173    design_1_i/top_0/inst/tdc1/genblk1[25].init/tmp
    SLICE_X21Y45         LUT1 (Prop_lut1_I0_O)        0.124    23.297 r  design_1_i/top_0/inst/tdc1/genblk1[25].init/out_INST_0/O
                         net (fo=1, routed)           0.151    23.448    design_1_i/top_0/inst/tdc1/genblk1[26].init/in
    SLICE_X21Y45         LUT1 (Prop_lut1_I0_O)        0.124    23.572 f  design_1_i/top_0/inst/tdc1/genblk1[26].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.291    23.863    design_1_i/top_0/inst/tdc1/genblk1[26].init/tmp
    SLICE_X21Y46         LUT1 (Prop_lut1_I0_O)        0.124    23.987 r  design_1_i/top_0/inst/tdc1/genblk1[26].init/out_INST_0/O
                         net (fo=1, routed)           0.151    24.139    design_1_i/top_0/inst/tdc1/genblk1[27].init/in
    SLICE_X21Y46         LUT1 (Prop_lut1_I0_O)        0.124    24.263 f  design_1_i/top_0/inst/tdc1/genblk1[27].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.293    24.556    design_1_i/top_0/inst/tdc1/genblk1[27].init/tmp
    SLICE_X21Y44         LUT1 (Prop_lut1_I0_O)        0.124    24.680 r  design_1_i/top_0/inst/tdc1/genblk1[27].init/out_INST_0/O
                         net (fo=1, routed)           0.151    24.831    design_1_i/top_0/inst/tdc1/genblk1[28].init/in
    SLICE_X21Y44         LUT1 (Prop_lut1_I0_O)        0.124    24.955 f  design_1_i/top_0/inst/tdc1/genblk1[28].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.301    25.256    design_1_i/top_0/inst/tdc1/genblk1[28].init/tmp
    SLICE_X21Y43         LUT1 (Prop_lut1_I0_O)        0.124    25.380 r  design_1_i/top_0/inst/tdc1/genblk1[28].init/out_INST_0/O
                         net (fo=1, routed)           0.149    25.529    design_1_i/top_0/inst/tdc1/genblk1[29].init/in
    SLICE_X21Y43         LUT1 (Prop_lut1_I0_O)        0.124    25.653 f  design_1_i/top_0/inst/tdc1/genblk1[29].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.292    25.946    design_1_i/top_0/inst/tdc1/genblk1[29].init/tmp
    SLICE_X21Y42         LUT1 (Prop_lut1_I0_O)        0.124    26.070 r  design_1_i/top_0/inst/tdc1/genblk1[29].init/out_INST_0/O
                         net (fo=1, routed)           0.149    26.218    design_1_i/top_0/inst/tdc1/genblk1[30].init/in
    SLICE_X21Y42         LUT1 (Prop_lut1_I0_O)        0.124    26.342 f  design_1_i/top_0/inst/tdc1/genblk1[30].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.154    26.497    design_1_i/top_0/inst/tdc1/genblk1[30].init/tmp
    SLICE_X21Y42         LUT1 (Prop_lut1_I0_O)        0.124    26.621 r  design_1_i/top_0/inst/tdc1/genblk1[30].init/out_INST_0/O
                         net (fo=1, routed)           0.453    27.073    design_1_i/top_0/inst/tdc1/genblk1[31].init/in
    SLICE_X18Y42         LUT1 (Prop_lut1_I0_O)        0.124    27.197 f  design_1_i/top_0/inst/tdc1/genblk1[31].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.161    27.358    design_1_i/top_0/inst/tdc1/genblk1[31].init/tmp
    SLICE_X18Y42         LUT1 (Prop_lut1_I0_O)        0.124    27.482 r  design_1_i/top_0/inst/tdc1/genblk1[31].init/out_INST_0/O
                         net (fo=1, routed)           0.165    27.647    design_1_i/top_0/inst/tdc1/initial_bufs[31]
    SLICE_X18Y42         LUT1 (Prop_lut1_I0_O)        0.124    27.771 r  design_1_i/top_0/inst/tdc1/initial_bufs_inst/O
                         net (fo=2, routed)           0.203    27.974    design_1_i/top_0/inst/tdc1/delay_bufs[0]
    SLICE_X19Y42         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    28.500 r  design_1_i/top_0/inst/tdc1/genblk2[0].delay_k/CO[3]
                         net (fo=2, routed)           0.641    29.141    design_1_i/top_0/inst/tdc1/delay_bufs[4]
    SLICE_X18Y44         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    29.691 r  design_1_i/top_0/inst/tdc1/genblk2[1].delay_k/CO[3]
                         net (fo=2, routed)           0.627    30.317    design_1_i/top_0/inst/tdc1/delay_bufs[8]
    SLICE_X17Y44         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    30.843 r  design_1_i/top_0/inst/tdc1/genblk2[2].delay_k/CO[3]
                         net (fo=2, routed)           0.643    31.486    design_1_i/top_0/inst/tdc1/delay_bufs[12]
    SLICE_X18Y45         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    32.036 r  design_1_i/top_0/inst/tdc1/genblk2[3].delay_k/CO[3]
                         net (fo=2, routed)           0.823    32.859    design_1_i/top_0/inst/tdc1/delay_bufs[16]
    SLICE_X18Y46         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    33.409 r  design_1_i/top_0/inst/tdc1/genblk2[4].delay_k/CO[3]
                         net (fo=2, routed)           0.627    34.036    design_1_i/top_0/inst/tdc1/delay_bufs[20]
    SLICE_X16Y46         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    34.586 r  design_1_i/top_0/inst/tdc1/genblk2[5].delay_k/CO[3]
                         net (fo=2, routed)           0.775    35.360    design_1_i/top_0/inst/tdc1/delay_bufs[24]
    SLICE_X16Y45         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    35.910 r  design_1_i/top_0/inst/tdc1/genblk2[6].delay_k/CO[3]
                         net (fo=2, routed)           0.642    36.553    design_1_i/top_0/inst/tdc1/delay_bufs[28]
    SLICE_X14Y45         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    37.103 r  design_1_i/top_0/inst/tdc1/genblk2[7].delay_k/CO[3]
                         net (fo=2, routed)           0.818    37.921    design_1_i/top_0/inst/tdc1/delay_bufs[32]
    SLICE_X14Y46         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    38.471 r  design_1_i/top_0/inst/tdc1/genblk2[8].delay_k/CO[3]
                         net (fo=2, routed)           0.640    39.110    design_1_i/top_0/inst/tdc1/delay_bufs[36]
    SLICE_X17Y46         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    39.636 r  design_1_i/top_0/inst/tdc1/genblk2[9].delay_k/CO[3]
                         net (fo=2, routed)           0.647    40.283    design_1_i/top_0/inst/tdc1/delay_bufs[40]
    SLICE_X15Y46         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    40.809 r  design_1_i/top_0/inst/tdc1/genblk2[10].delay_k/CO[3]
                         net (fo=2, routed)           0.631    41.441    design_1_i/top_0/inst/tdc1/delay_bufs[44]
    SLICE_X13Y46         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    41.967 r  design_1_i/top_0/inst/tdc1/genblk2[11].delay_k/CO[3]
                         net (fo=2, routed)           0.638    42.605    design_1_i/top_0/inst/tdc1/delay_bufs[48]
    SLICE_X13Y47         CARRY4 (Prop_carry4_DI[0]_CO[1])
                                                      0.465    43.070 r  design_1_i/top_0/inst/tdc1/genblk2[12].delay_k/CO[1]
                         net (fo=1, routed)           0.000    43.070    design_1_i/top_0/inst/tdc1/delay_bufs[50]
    SLICE_X13Y47         LDCE                                         r  design_1_i/top_0/inst/tdc1/latches_reg[50]/D
>>>>>>> retest
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
<<<<<<< HEAD
                         net (fo=2290, routed)        1.715     2.894    design_1_i/top_0/inst/tdc1/initial_bufs[0]
    SLICE_X61Y100        LDCE                                         r  design_1_i/top_0/inst/tdc1/latches_reg[50]/G
                         clock pessimism              0.000     2.894    
                         clock uncertainty           -0.154     2.740    
                         time borrowed                5.057     7.797    
  -------------------------------------------------------------------
                         required time                          7.797    
                         arrival time                         -44.149    
  -------------------------------------------------------------------
                         slack                                -36.352    
=======
                         net (fo=2803, routed)        1.581     2.760    design_1_i/top_0/inst/tdc1/initial_bufs[0]
    SLICE_X13Y47         LDCE                                         r  design_1_i/top_0/inst/tdc1/latches_reg[50]/G
                         clock pessimism              0.000     2.760    
                         clock uncertainty           -0.154     2.606    
                         time borrowed                5.057     7.663    
  -------------------------------------------------------------------
                         required time                          7.663    
                         arrival time                         -43.070    
  -------------------------------------------------------------------
                         slack                                -35.407    
>>>>>>> retest





Min Delay Paths
--------------------------------------------------------------------------------------
<<<<<<< HEAD
Slack (MET) :             0.058ns  (arrival time - required time)
  Source:                 design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][9]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.254ns  (logic 0.141ns (55.511%)  route 0.113ns (44.489%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.199ns
    Source Clock Delay      (SCD):    0.902ns
    Clock Pessimism Removal (CPR):    0.284ns
=======
Slack (MET) :             0.075ns  (arrival time - required time)
  Source:                 design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][15]_srl4/D
                            (rising edge-triggered cell SRL16E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.274ns  (logic 0.164ns (59.853%)  route 0.110ns (40.147%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.297ns
    Source Clock Delay      (SCD):    0.995ns
    Clock Pessimism Removal (CPR):    0.286ns
>>>>>>> retest

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
<<<<<<< HEAD
                         net (fo=2290, routed)        0.566     0.902    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/aclk
    SLICE_X27Y81         FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y81         FDRE (Prop_fdre_C_Q)         0.141     1.043 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[8]/Q
                         net (fo=1, routed)           0.113     1.156    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/in[9]
    SLICE_X26Y80         SRLC32E                                      r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][9]_srl32/D
=======
                         net (fo=2803, routed)        0.659     0.995    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aclk
    SLICE_X30Y101        FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y101        FDRE (Prop_fdre_C_Q)         0.164     1.159 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[7]/Q
                         net (fo=1, routed)           0.110     1.269    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/in[11]
    SLICE_X30Y100        SRL16E                                       r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][15]_srl4/D
>>>>>>> retest
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
<<<<<<< HEAD
                         net (fo=2290, routed)        0.833     1.199    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/aclk
    SLICE_X26Y80         SRLC32E                                      r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][9]_srl32/CLK
                         clock pessimism             -0.284     0.915    
    SLICE_X26Y80         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.183     1.098    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][9]_srl32
  -------------------------------------------------------------------
                         required time                         -1.098    
                         arrival time                           1.156    
  -------------------------------------------------------------------
                         slack                                  0.058    

Slack (MET) :             0.091ns  (arrival time - required time)
  Source:                 design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][8]_srl32/D
=======
                         net (fo=2803, routed)        0.931     1.297    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/aclk
    SLICE_X30Y100        SRL16E                                       r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][15]_srl4/CLK
                         clock pessimism             -0.286     1.011    
    SLICE_X30Y100        SRL16E (Hold_srl16e_CLK_D)
                                                      0.183     1.194    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][15]_srl4
  -------------------------------------------------------------------
                         required time                         -1.194    
                         arrival time                           1.269    
  -------------------------------------------------------------------
                         slack                                  0.075    

Slack (MET) :             0.085ns  (arrival time - required time)
  Source:                 design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][4]_srl32/D
>>>>>>> retest
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
<<<<<<< HEAD
  Data Path Delay:        0.251ns  (logic 0.128ns (50.922%)  route 0.123ns (49.078%))
  Logic Levels:           0  
  Clock Path Skew:        0.030ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.196ns
    Source Clock Delay      (SCD):    0.902ns
=======
  Data Path Delay:        0.301ns  (logic 0.141ns (46.859%)  route 0.160ns (53.141%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.208ns
    Source Clock Delay      (SCD):    0.911ns
>>>>>>> retest
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
<<<<<<< HEAD
                         net (fo=2290, routed)        0.566     0.902    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/aclk
    SLICE_X28Y78         FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y78         FDRE (Prop_fdre_C_Q)         0.128     1.030 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[7]/Q
                         net (fo=1, routed)           0.123     1.153    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/in[8]
    SLICE_X26Y77         SRLC32E                                      r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][8]_srl32/D
=======
                         net (fo=2803, routed)        0.575     0.911    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/aclk
    SLICE_X31Y92         FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y92         FDRE (Prop_fdre_C_Q)         0.141     1.052 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[3]/Q
                         net (fo=1, routed)           0.160     1.212    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/in[4]
    SLICE_X26Y91         SRLC32E                                      r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][4]_srl32/D
>>>>>>> retest
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
<<<<<<< HEAD
                         net (fo=2290, routed)        0.830     1.196    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/aclk
    SLICE_X26Y77         SRLC32E                                      r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][8]_srl32/CLK
                         clock pessimism             -0.264     0.932    
    SLICE_X26Y77         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.130     1.062    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][8]_srl32
  -------------------------------------------------------------------
                         required time                         -1.062    
                         arrival time                           1.153    
  -------------------------------------------------------------------
                         slack                                  0.091    

Slack (MET) :             0.099ns  (arrival time - required time)
  Source:                 design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[7]/C
=======
                         net (fo=2803, routed)        0.842     1.208    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/aclk
    SLICE_X26Y91         SRLC32E                                      r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][4]_srl32/CLK
                         clock pessimism             -0.264     0.944    
    SLICE_X26Y91         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.183     1.127    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][4]_srl32
  -------------------------------------------------------------------
                         required time                         -1.127    
                         arrival time                           1.212    
  -------------------------------------------------------------------
                         slack                                  0.085    

Slack (MET) :             0.100ns  (arrival time - required time)
  Source:                 design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[8]/C
>>>>>>> retest
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][9]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
<<<<<<< HEAD
  Data Path Delay:        0.298ns  (logic 0.141ns (47.362%)  route 0.157ns (52.638%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.297ns
    Source Clock Delay      (SCD):    0.995ns
    Clock Pessimism Removal (CPR):    0.286ns
=======
  Data Path Delay:        0.298ns  (logic 0.141ns (47.321%)  route 0.157ns (52.679%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.209ns
    Source Clock Delay      (SCD):    0.912ns
    Clock Pessimism Removal (CPR):    0.282ns
>>>>>>> retest

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
<<<<<<< HEAD
                         net (fo=2290, routed)        0.659     0.995    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aclk
    SLICE_X28Y101        FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y101        FDRE (Prop_fdre_C_Q)         0.141     1.136 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[7]/Q
                         net (fo=1, routed)           0.157     1.293    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/in[11]
    SLICE_X30Y101        SRL16E                                       r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][15]_srl4/D
=======
                         net (fo=2803, routed)        0.576     0.912    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/aclk
    SLICE_X28Y94         FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y94         FDRE (Prop_fdre_C_Q)         0.141     1.053 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[8]/Q
                         net (fo=1, routed)           0.157     1.210    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/in[9]
    SLICE_X30Y92         SRLC32E                                      r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][9]_srl32/D
>>>>>>> retest
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
<<<<<<< HEAD
                         net (fo=2290, routed)        0.931     1.297    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/aclk
    SLICE_X30Y101        SRL16E                                       r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][15]_srl4/CLK
                         clock pessimism             -0.286     1.011    
    SLICE_X30Y101        SRL16E (Hold_srl16e_CLK_D)
                                                      0.183     1.194    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][15]_srl4
  -------------------------------------------------------------------
                         required time                         -1.194    
                         arrival time                           1.293    
  -------------------------------------------------------------------
                         slack                                  0.099    

Slack (MET) :             0.106ns  (arrival time - required time)
  Source:                 design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/wrap_cmd_0/wrap_boundary_axaddr_r_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/wrap_cmd_0/axaddr_wrap_reg[3]/D
=======
                         net (fo=2803, routed)        0.843     1.209    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/aclk
    SLICE_X30Y92         SRLC32E                                      r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][9]_srl32/CLK
                         clock pessimism             -0.282     0.927    
    SLICE_X30Y92         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.183     1.110    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][9]_srl32
  -------------------------------------------------------------------
                         required time                         -1.110    
                         arrival time                           1.210    
  -------------------------------------------------------------------
                         slack                                  0.100    

Slack (MET) :             0.102ns  (arrival time - required time)
  Source:                 design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[7]/C
>>>>>>> retest
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
<<<<<<< HEAD
  Data Path Delay:        0.240ns  (logic 0.186ns (77.466%)  route 0.054ns (22.534%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.186ns
    Source Clock Delay      (SCD):    0.890ns
    Clock Pessimism Removal (CPR):    0.283ns
=======
  Data Path Delay:        0.318ns  (logic 0.141ns (44.298%)  route 0.177ns (55.702%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.209ns
    Source Clock Delay      (SCD):    0.912ns
    Clock Pessimism Removal (CPR):    0.264ns
>>>>>>> retest

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
<<<<<<< HEAD
                         net (fo=2290, routed)        0.554     0.890    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/wrap_cmd_0/aclk
    SLICE_X33Y85         FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/wrap_cmd_0/wrap_boundary_axaddr_r_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y85         FDRE (Prop_fdre_C_Q)         0.141     1.031 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/wrap_cmd_0/wrap_boundary_axaddr_r_reg[3]/Q
                         net (fo=1, routed)           0.054     1.085    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/axaddr_wrap_reg[11]_0[3]
    SLICE_X32Y85         LUT6 (Prop_lut6_I4_O)        0.045     1.130 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/axaddr_wrap[3]_i_1/O
                         net (fo=1, routed)           0.000     1.130    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/wrap_cmd_0/axaddr_wrap_reg[11]_1[3]
    SLICE_X32Y85         FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/wrap_cmd_0/axaddr_wrap_reg[3]/D
=======
                         net (fo=2803, routed)        0.576     0.912    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/aclk
    SLICE_X29Y94         FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y94         FDRE (Prop_fdre_C_Q)         0.141     1.053 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[7]/Q
                         net (fo=1, routed)           0.177     1.230    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/in[8]
    SLICE_X26Y95         SRLC32E                                      r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][8]_srl32/D
>>>>>>> retest
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
<<<<<<< HEAD
                         net (fo=2290, routed)        0.820     1.186    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/wrap_cmd_0/aclk
    SLICE_X32Y85         FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/wrap_cmd_0/axaddr_wrap_reg[3]/C
                         clock pessimism             -0.283     0.903    
    SLICE_X32Y85         FDRE (Hold_fdre_C_D)         0.121     1.024    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/wrap_cmd_0/axaddr_wrap_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.024    
                         arrival time                           1.130    
  -------------------------------------------------------------------
                         slack                                  0.106    

Slack (MET) :             0.112ns  (arrival time - required time)
  Source:                 design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/skid_buffer_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[29]/D
=======
                         net (fo=2803, routed)        0.843     1.209    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/aclk
    SLICE_X26Y95         SRLC32E                                      r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][8]_srl32/CLK
                         clock pessimism             -0.264     0.945    
    SLICE_X26Y95         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.183     1.128    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][8]_srl32
  -------------------------------------------------------------------
                         required time                         -1.128    
                         arrival time                           1.230    
  -------------------------------------------------------------------
                         slack                                  0.102    

Slack (MET) :             0.117ns  (arrival time - required time)
  Source:                 design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[5]/C
>>>>>>> retest
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][6]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
<<<<<<< HEAD
  Data Path Delay:        0.386ns  (logic 0.186ns (48.245%)  route 0.200ns (51.755%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.183ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.210ns
    Source Clock Delay      (SCD):    0.992ns
    Clock Pessimism Removal (CPR):    0.035ns
=======
  Data Path Delay:        0.259ns  (logic 0.141ns (54.389%)  route 0.118ns (45.611%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.209ns
    Source Clock Delay      (SCD):    0.912ns
    Clock Pessimism Removal (CPR):    0.264ns
>>>>>>> retest

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
<<<<<<< HEAD
                         net (fo=2290, routed)        0.656     0.992    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aclk
    SLICE_X27Y100        FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/skid_buffer_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y100        FDRE (Prop_fdre_C_Q)         0.141     1.133 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/skid_buffer_reg[29]/Q
                         net (fo=1, routed)           0.200     1.333    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/skid_buffer_reg_n_0_[29]
    SLICE_X27Y99         LUT3 (Prop_lut3_I2_O)        0.045     1.378 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i[29]_i_1/O
                         net (fo=1, routed)           0.000     1.378    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/skid_buffer[29]
    SLICE_X27Y99         FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[29]/D
=======
                         net (fo=2803, routed)        0.576     0.912    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/aclk
    SLICE_X31Y95         FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y95         FDRE (Prop_fdre_C_Q)         0.141     1.053 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[5]/Q
                         net (fo=1, routed)           0.118     1.171    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/in[6]
    SLICE_X26Y95         SRLC32E                                      r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][6]_srl32/D
>>>>>>> retest
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
<<<<<<< HEAD
                         net (fo=2290, routed)        0.844     1.210    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aclk
    SLICE_X27Y99         FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[29]/C
                         clock pessimism             -0.035     1.175    
    SLICE_X27Y99         FDRE (Hold_fdre_C_D)         0.091     1.266    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[29]
  -------------------------------------------------------------------
                         required time                         -1.266    
                         arrival time                           1.378    
  -------------------------------------------------------------------
                         slack                                  0.112    

Slack (MET) :             0.113ns  (arrival time - required time)
  Source:                 design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[10]/C
=======
                         net (fo=2803, routed)        0.843     1.209    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/aclk
    SLICE_X26Y95         SRLC32E                                      r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][6]_srl32/CLK
                         clock pessimism             -0.264     0.945    
    SLICE_X26Y95         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.109     1.054    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][6]_srl32
  -------------------------------------------------------------------
                         required time                         -1.054    
                         arrival time                           1.171    
  -------------------------------------------------------------------
                         slack                                  0.117    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 design_1_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/D
>>>>>>> retest
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0BID[8]
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.334ns  (logic 0.141ns (42.253%)  route 0.193ns (57.747%))
  Logic Levels:           0  
<<<<<<< HEAD
  Clock Path Skew:        0.221ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.251ns
    Source Clock Delay      (SCD):    0.995ns
    Clock Pessimism Removal (CPR):    0.035ns
=======
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.181ns
    Source Clock Delay      (SCD):    0.885ns
    Clock Pessimism Removal (CPR):    0.296ns
>>>>>>> retest

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
<<<<<<< HEAD
                         net (fo=2290, routed)        0.659     0.995    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/aclk
    SLICE_X28Y100        FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y100        FDRE (Prop_fdre_C_Q)         0.141     1.136 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[10]/Q
                         net (fo=1, routed)           0.193     1.329    design_1_i/processing_system7_0/inst/M_AXI_GP0_BID[8]
    PS7_X0Y0             PS7                                          r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0BID[8]
=======
                         net (fo=2803, routed)        0.549     0.885    design_1_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/slowest_sync_clk
    SLICE_X39Y81         FDRE                                         r  design_1_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y81         FDRE (Prop_fdre_C_Q)         0.141     1.026 r  design_1_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/Q
                         net (fo=1, routed)           0.056     1.081    design_1_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/s_level_out_d1_cdc_to
    SLICE_X39Y81         FDRE                                         r  design_1_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/D
>>>>>>> retest
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
<<<<<<< HEAD
                         net (fo=2290, routed)        0.885     1.251    design_1_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                         clock pessimism             -0.035     1.216    
    PS7_X0Y0             PS7 (Hold_ps7_MAXIGP0ACLK_MAXIGP0BID[8])
                                                      0.000     1.216    design_1_i/processing_system7_0/inst/PS7_i
  -------------------------------------------------------------------
                         required time                         -1.216    
                         arrival time                           1.329    
  -------------------------------------------------------------------
                         slack                                  0.113    

Slack (MET) :             0.119ns  (arrival time - required time)
  Source:                 design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[11]/C
=======
                         net (fo=2803, routed)        0.815     1.181    design_1_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/slowest_sync_clk
    SLICE_X39Y81         FDRE                                         r  design_1_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/C
                         clock pessimism             -0.296     0.885    
    SLICE_X39Y81         FDRE (Hold_fdre_C_D)         0.075     0.960    design_1_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2
  -------------------------------------------------------------------
                         required time                         -0.960    
                         arrival time                           1.081    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 design_1_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/D
>>>>>>> retest
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0BID[9]
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.339ns  (logic 0.141ns (41.543%)  route 0.198ns (58.457%))
  Logic Levels:           0  
<<<<<<< HEAD
  Clock Path Skew:        0.221ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.251ns
    Source Clock Delay      (SCD):    0.995ns
    Clock Pessimism Removal (CPR):    0.035ns
=======
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.183ns
    Source Clock Delay      (SCD):    0.887ns
    Clock Pessimism Removal (CPR):    0.296ns
>>>>>>> retest

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
<<<<<<< HEAD
                         net (fo=2290, routed)        0.659     0.995    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/aclk
    SLICE_X28Y100        FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y100        FDRE (Prop_fdre_C_Q)         0.141     1.136 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[11]/Q
                         net (fo=1, routed)           0.198     1.334    design_1_i/processing_system7_0/inst/M_AXI_GP0_BID[9]
    PS7_X0Y0             PS7                                          r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0BID[9]
=======
                         net (fo=2803, routed)        0.551     0.887    design_1_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/slowest_sync_clk
    SLICE_X37Y83         FDRE                                         r  design_1_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y83         FDRE (Prop_fdre_C_Q)         0.141     1.028 r  design_1_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/Q
                         net (fo=1, routed)           0.056     1.083    design_1_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/s_level_out_d1_cdc_to
    SLICE_X37Y83         FDRE                                         r  design_1_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/D
>>>>>>> retest
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
<<<<<<< HEAD
                         net (fo=2290, routed)        0.885     1.251    design_1_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                         clock pessimism             -0.035     1.216    
    PS7_X0Y0             PS7 (Hold_ps7_MAXIGP0ACLK_MAXIGP0BID[9])
                                                      0.000     1.216    design_1_i/processing_system7_0/inst/PS7_i
  -------------------------------------------------------------------
                         required time                         -1.216    
                         arrival time                           1.334    
  -------------------------------------------------------------------
                         slack                                  0.119    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 design_1_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/D
=======
                         net (fo=2803, routed)        0.817     1.183    design_1_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/slowest_sync_clk
    SLICE_X37Y83         FDRE                                         r  design_1_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/C
                         clock pessimism             -0.296     0.887    
    SLICE_X37Y83         FDRE (Hold_fdre_C_D)         0.075     0.962    design_1_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2
  -------------------------------------------------------------------
                         required time                         -0.962    
                         arrival time                           1.083    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.126ns  (arrival time - required time)
  Source:                 design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[1]/C
>>>>>>> retest
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][9]_srl4/D
                            (rising edge-triggered cell SRL16E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.141ns (56.174%)  route 0.110ns (43.826%))
  Logic Levels:           0  
<<<<<<< HEAD
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.292ns
    Source Clock Delay      (SCD):    0.991ns
    Clock Pessimism Removal (CPR):    0.301ns
=======
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.297ns
    Source Clock Delay      (SCD):    0.995ns
    Clock Pessimism Removal (CPR):    0.286ns
>>>>>>> retest

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
<<<<<<< HEAD
                         net (fo=2290, routed)        0.655     0.991    design_1_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/slowest_sync_clk
    SLICE_X31Y112        FDRE                                         r  design_1_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y112        FDRE (Prop_fdre_C_Q)         0.141     1.132 r  design_1_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/Q
                         net (fo=1, routed)           0.056     1.188    design_1_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/s_level_out_d1_cdc_to
    SLICE_X31Y112        FDRE                                         r  design_1_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/D
=======
                         net (fo=2803, routed)        0.659     0.995    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aclk
    SLICE_X31Y101        FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y101        FDRE (Prop_fdre_C_Q)         0.141     1.136 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[1]/Q
                         net (fo=1, routed)           0.110     1.246    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/in[5]
    SLICE_X30Y100        SRL16E                                       r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][9]_srl4/D
>>>>>>> retest
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
<<<<<<< HEAD
                         net (fo=2290, routed)        0.926     1.292    design_1_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/slowest_sync_clk
    SLICE_X31Y112        FDRE                                         r  design_1_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/C
                         clock pessimism             -0.301     0.991    
    SLICE_X31Y112        FDRE (Hold_fdre_C_D)         0.075     1.066    design_1_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2
  -------------------------------------------------------------------
                         required time                         -1.066    
                         arrival time                           1.188    
=======
                         net (fo=2803, routed)        0.931     1.297    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/aclk
    SLICE_X30Y100        SRL16E                                       r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][9]_srl4/CLK
                         clock pessimism             -0.286     1.011    
    SLICE_X30Y100        SRL16E (Hold_srl16e_CLK_D)
                                                      0.109     1.120    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][9]_srl4
  -------------------------------------------------------------------
                         required time                         -1.120    
                         arrival time                           1.246    
>>>>>>> retest
  -------------------------------------------------------------------
                         slack                                  0.126    

Slack (MET) :             0.129ns  (arrival time - required time)
  Source:                 design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awlen_r_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][3]_srl4/D
                            (rising edge-triggered cell SRL16E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.253ns  (logic 0.141ns (55.730%)  route 0.112ns (44.270%))
  Logic Levels:           0  
<<<<<<< HEAD
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.295ns
    Source Clock Delay      (SCD):    0.991ns
    Clock Pessimism Removal (CPR):    0.304ns
=======
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.297ns
    Source Clock Delay      (SCD):    0.995ns
    Clock Pessimism Removal (CPR):    0.286ns
>>>>>>> retest

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
<<<<<<< HEAD
                         net (fo=2290, routed)        0.655     0.991    design_1_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/slowest_sync_clk
    SLICE_X27Y103        FDRE                                         r  design_1_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y103        FDRE (Prop_fdre_C_Q)         0.141     1.132 r  design_1_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/Q
                         net (fo=1, routed)           0.056     1.188    design_1_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/s_level_out_d1_cdc_to
    SLICE_X27Y103        FDRE                                         r  design_1_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/D
=======
                         net (fo=2803, routed)        0.659     0.995    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aclk
    SLICE_X31Y101        FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awlen_r_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y101        FDRE (Prop_fdre_C_Q)         0.141     1.136 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awlen_r_reg[3]/Q
                         net (fo=1, routed)           0.112     1.248    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/in[3]
    SLICE_X30Y102        SRL16E                                       r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][3]_srl4/D
>>>>>>> retest
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
<<<<<<< HEAD
                         net (fo=2290, routed)        0.929     1.295    design_1_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/slowest_sync_clk
    SLICE_X27Y103        FDRE                                         r  design_1_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/C
                         clock pessimism             -0.304     0.991    
    SLICE_X27Y103        FDRE (Hold_fdre_C_D)         0.075     1.066    design_1_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2
  -------------------------------------------------------------------
                         required time                         -1.066    
                         arrival time                           1.188    
=======
                         net (fo=2803, routed)        0.931     1.297    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/aclk
    SLICE_X30Y102        SRL16E                                       r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][3]_srl4/CLK
                         clock pessimism             -0.286     1.011    
    SLICE_X30Y102        SRL16E (Hold_srl16e_CLK_D)
                                                      0.108     1.119    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][3]_srl4
  -------------------------------------------------------------------
                         required time                         -1.119    
                         arrival time                           1.248    
>>>>>>> retest
  -------------------------------------------------------------------
                         slack                                  0.129    

<<<<<<< HEAD
Slack (MET) :             0.124ns  (arrival time - required time)
  Source:                 design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/s_arid_r_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[9]/D
=======
Slack (MET) :             0.130ns  (arrival time - required time)
  Source:                 design_1_i/rst_ps7_0_100M/U0/EXT_LPF/EXT_LPF[2].exr_lpf_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/rst_ps7_0_100M/U0/EXT_LPF/EXT_LPF[3].exr_lpf_reg[3]/D
>>>>>>> retest
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
<<<<<<< HEAD
  Data Path Delay:        0.200ns  (logic 0.141ns (70.589%)  route 0.059ns (29.411%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.198ns
    Source Clock Delay      (SCD):    0.902ns
=======
  Data Path Delay:        0.208ns  (logic 0.141ns (67.788%)  route 0.067ns (32.212%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.183ns
    Source Clock Delay      (SCD):    0.887ns
>>>>>>> retest
    Clock Pessimism Removal (CPR):    0.296ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
<<<<<<< HEAD
                         net (fo=2290, routed)        0.566     0.902    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/aclk
    SLICE_X28Y78         FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/s_arid_r_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y78         FDRE (Prop_fdre_C_Q)         0.141     1.043 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/s_arid_r_reg[9]/Q
                         net (fo=1, routed)           0.059     1.101    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/D[9]
    SLICE_X28Y78         FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[9]/D
=======
                         net (fo=2803, routed)        0.551     0.887    design_1_i/rst_ps7_0_100M/U0/EXT_LPF/slowest_sync_clk
    SLICE_X37Y83         FDRE                                         r  design_1_i/rst_ps7_0_100M/U0/EXT_LPF/EXT_LPF[2].exr_lpf_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y83         FDRE (Prop_fdre_C_Q)         0.141     1.028 r  design_1_i/rst_ps7_0_100M/U0/EXT_LPF/EXT_LPF[2].exr_lpf_reg[2]/Q
                         net (fo=2, routed)           0.067     1.095    design_1_i/rst_ps7_0_100M/U0/EXT_LPF/p_1_in4_in
    SLICE_X37Y83         FDRE                                         r  design_1_i/rst_ps7_0_100M/U0/EXT_LPF/EXT_LPF[3].exr_lpf_reg[3]/D
>>>>>>> retest
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
<<<<<<< HEAD
                         net (fo=2290, routed)        0.832     1.198    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/aclk
    SLICE_X28Y78         FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[9]/C
                         clock pessimism             -0.296     0.902    
    SLICE_X28Y78         FDRE (Hold_fdre_C_D)         0.076     0.978    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[9]
  -------------------------------------------------------------------
                         required time                         -0.978    
                         arrival time                           1.101    
  -------------------------------------------------------------------
                         slack                                  0.124    
=======
                         net (fo=2803, routed)        0.817     1.183    design_1_i/rst_ps7_0_100M/U0/EXT_LPF/slowest_sync_clk
    SLICE_X37Y83         FDRE                                         r  design_1_i/rst_ps7_0_100M/U0/EXT_LPF/EXT_LPF[3].exr_lpf_reg[3]/C
                         clock pessimism             -0.296     0.887    
    SLICE_X37Y83         FDRE (Hold_fdre_C_D)         0.078     0.965    design_1_i/rst_ps7_0_100M/U0/EXT_LPF/EXT_LPF[3].exr_lpf_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.965    
                         arrival time                           1.095    
  -------------------------------------------------------------------
                         slack                                  0.130    
>>>>>>> retest





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0] }

Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     DSP48E1/CLK  n/a            3.884         10.000      6.116      DSP48_X2Y19     design_1_i/top_0/inst/avgSqrQ_reg__0/CLK
Min Period        n/a     DSP48E1/CLK  n/a            3.884         10.000      6.116      DSP48_X2Y23     design_1_i/top_0/inst/avgSqrQ_reg/CLK
Min Period        n/a     BUFG/I       n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
<<<<<<< HEAD
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X40Y90    design_1_i/top_0/inst/meanQ_reg[0]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X39Y88    design_1_i/top_0/inst/meanQ_reg[10]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X40Y90    design_1_i/top_0/inst/meanQ_reg[11]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X39Y89    design_1_i/top_0/inst/meanQ_reg[12]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X40Y90    design_1_i/top_0/inst/meanQ_reg[13]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X39Y89    design_1_i/top_0/inst/meanQ_reg[14]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X37Y89    design_1_i/top_0/inst/meanQ_reg[15]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X37Y89    design_1_i/top_0/inst/meanQ_reg[16]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X39Y89    design_1_i/top_0/inst/meanQ_reg[17]/C
Low Pulse Width   Slow    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X32Y104   design_1_i/top_0/inst/ram1/ram_reg_0_255_3_3/RAMS64E_A/CLK
Low Pulse Width   Slow    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X32Y104   design_1_i/top_0/inst/ram1/ram_reg_0_255_3_3/RAMS64E_B/CLK
Low Pulse Width   Slow    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X32Y104   design_1_i/top_0/inst/ram1/ram_reg_0_255_3_3/RAMS64E_C/CLK
Low Pulse Width   Slow    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X32Y104   design_1_i/top_0/inst/ram1/ram_reg_0_255_3_3/RAMS64E_D/CLK
Low Pulse Width   Slow    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X26Y110   design_1_i/top_0/inst/ram1/ram_reg_1024_1279_2_2/RAMS64E_A/CLK
Low Pulse Width   Slow    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X26Y110   design_1_i/top_0/inst/ram1/ram_reg_1024_1279_2_2/RAMS64E_B/CLK
Low Pulse Width   Slow    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X26Y110   design_1_i/top_0/inst/ram1/ram_reg_1024_1279_2_2/RAMS64E_C/CLK
Low Pulse Width   Slow    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X26Y110   design_1_i/top_0/inst/ram1/ram_reg_1024_1279_2_2/RAMS64E_D/CLK
Low Pulse Width   Slow    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X34Y106   design_1_i/top_0/inst/ram1/ram_reg_1024_1279_5_5/RAMS64E_A/CLK
Low Pulse Width   Slow    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X34Y106   design_1_i/top_0/inst/ram1/ram_reg_1024_1279_5_5/RAMS64E_B/CLK
High Pulse Width  Slow    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X30Y113   design_1_i/top_0/inst/ram1/ram_reg_0_255_2_2/RAMS64E_A/CLK
High Pulse Width  Slow    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X30Y113   design_1_i/top_0/inst/ram1/ram_reg_0_255_2_2/RAMS64E_B/CLK
High Pulse Width  Slow    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X30Y113   design_1_i/top_0/inst/ram1/ram_reg_0_255_2_2/RAMS64E_C/CLK
High Pulse Width  Slow    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X30Y113   design_1_i/top_0/inst/ram1/ram_reg_0_255_2_2/RAMS64E_D/CLK
High Pulse Width  Slow    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X34Y115   design_1_i/top_0/inst/ram1/ram_reg_0_255_4_4/RAMS64E_A/CLK
High Pulse Width  Slow    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X34Y115   design_1_i/top_0/inst/ram1/ram_reg_0_255_4_4/RAMS64E_B/CLK
High Pulse Width  Slow    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X34Y115   design_1_i/top_0/inst/ram1/ram_reg_0_255_4_4/RAMS64E_C/CLK
High Pulse Width  Slow    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X34Y115   design_1_i/top_0/inst/ram1/ram_reg_0_255_4_4/RAMS64E_D/CLK
High Pulse Width  Slow    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X36Y115   design_1_i/top_0/inst/ram1/ram_reg_0_255_5_5/RAMS64E_A/CLK
High Pulse Width  Slow    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X36Y115   design_1_i/top_0/inst/ram1/ram_reg_0_255_5_5/RAMS64E_B/CLK



---------------------------------------------------------------------------------------------------
From Clock:  design_1_i/clk_wiz_0/inst/clk_in1
  To Clock:  design_1_i/clk_wiz_0/inst/clk_in1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         design_1_i/clk_wiz_0/inst/clk_in1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { design_1_i/clk_wiz_0/inst/clk_in1 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_design_1_clk_wiz_0_0
  To Clock:  clk_out1_design_1_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack        0.729ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.080ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.729ns  (required time - arrival time)
  Source:                 design_1_i/top_0/inst/virusEnQ_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/top_0/inst/virusEnQ_reg[6]_rep/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@10.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        8.871ns  (logic 2.803ns (31.598%)  route 6.068ns (68.402%))
  Logic Levels:           14  (CARRY4=11 LUT3=1 LUT4=2)
  Clock Path Skew:        -0.279ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.544ns = ( 11.544 - 10.000 ) 
    Source Clock Delay      (SCD):    1.837ns
    Clock Pessimism Removal (CPR):    0.014ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2290, routed)        1.806     1.806    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.987 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.098    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=288, routed)         1.834     1.837    design_1_i/top_0/inst/clk2
    SLICE_X53Y105        FDRE                                         r  design_1_i/top_0/inst/virusEnQ_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y105        FDRE (Prop_fdre_C_Q)         0.456     2.293 f  design_1_i/top_0/inst/virusEnQ_reg[0]/Q
                         net (fo=5, routed)           1.216     3.509    design_1_i/top_0/inst/virusEnQ[0]
    SLICE_X60Y106        LUT3 (Prop_lut3_I1_O)        0.124     3.633 r  design_1_i/top_0/inst/virusEnQ[127]_i_150/O
                         net (fo=1, routed)           0.000     3.633    design_1_i/top_0/inst/virusEnQ[127]_i_150_n_0
    SLICE_X60Y106        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     4.165 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_133/CO[3]
                         net (fo=1, routed)           0.000     4.165    design_1_i/top_0/inst/virusEnQ_reg[127]_i_133_n_0
    SLICE_X60Y107        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.279 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_119/CO[3]
                         net (fo=1, routed)           0.000     4.279    design_1_i/top_0/inst/virusEnQ_reg[127]_i_119_n_0
    SLICE_X60Y108        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.393 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_105/CO[3]
                         net (fo=1, routed)           0.000     4.393    design_1_i/top_0/inst/virusEnQ_reg[127]_i_105_n_0
    SLICE_X60Y109        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.507 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_91/CO[3]
                         net (fo=1, routed)           0.000     4.507    design_1_i/top_0/inst/virusEnQ_reg[127]_i_91_n_0
    SLICE_X60Y110        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.621 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_77/CO[3]
                         net (fo=1, routed)           0.000     4.621    design_1_i/top_0/inst/virusEnQ_reg[127]_i_77_n_0
    SLICE_X60Y111        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.735 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_63/CO[3]
                         net (fo=1, routed)           0.000     4.735    design_1_i/top_0/inst/virusEnQ_reg[127]_i_63_n_0
    SLICE_X60Y112        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.849 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_49/CO[3]
                         net (fo=1, routed)           0.000     4.849    design_1_i/top_0/inst/virusEnQ_reg[127]_i_49_n_0
    SLICE_X60Y113        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.963 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_35/CO[3]
                         net (fo=1, routed)           0.000     4.963    design_1_i/top_0/inst/virusEnQ_reg[127]_i_35_n_0
    SLICE_X60Y114        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.077 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_21/CO[3]
                         net (fo=1, routed)           0.000     5.077    design_1_i/top_0/inst/virusEnQ_reg[127]_i_21_n_0
    SLICE_X60Y115        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.191 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_8/CO[3]
                         net (fo=1, routed)           0.000     5.191    design_1_i/top_0/inst/virusEnQ_reg[127]_i_8_n_0
    SLICE_X60Y116        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     5.419 f  design_1_i/top_0/inst/virusEnQ_reg[127]_i_5/CO[2]
                         net (fo=2, routed)           1.011     6.430    design_1_i/top_0/inst/virusEnD1
    SLICE_X57Y108        LUT4 (Prop_lut4_I2_O)        0.313     6.743 f  design_1_i/top_0/inst/virusEnQ[126]_i_2/O
                         net (fo=252, routed)         3.329    10.072    design_1_i/top_0/inst/virusEnQ[126]_i_2_n_0
    SLICE_X56Y97         LUT4 (Prop_lut4_I2_O)        0.124    10.196 r  design_1_i/top_0/inst/virusEnQ[6]_rep_i_1/O
                         net (fo=1, routed)           0.512    10.708    design_1_i/top_0/inst/virusEnQ[6]_rep_i_1_n_0
    SLICE_X56Y97         FDRE                                         r  design_1_i/top_0/inst/virusEnQ_reg[6]_rep/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2290, routed)        1.612    11.612    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425     8.187 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725     9.912    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.003 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=288, routed)         1.541    11.544    design_1_i/top_0/inst/clk2
    SLICE_X56Y97         FDRE                                         r  design_1_i/top_0/inst/virusEnQ_reg[6]_rep/C
                         clock pessimism              0.014    11.558    
                         clock uncertainty           -0.074    11.483    
    SLICE_X56Y97         FDRE (Setup_fdre_C_D)       -0.047    11.436    design_1_i/top_0/inst/virusEnQ_reg[6]_rep
  -------------------------------------------------------------------
                         required time                         11.436    
                         arrival time                         -10.708    
  -------------------------------------------------------------------
                         slack                                  0.729    

Slack (MET) :             0.845ns  (required time - arrival time)
  Source:                 design_1_i/top_0/inst/virusEnQ_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/top_0/inst/virusEnQ_reg[1]_rep/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@10.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        8.649ns  (logic 2.803ns (32.407%)  route 5.846ns (67.593%))
  Logic Levels:           14  (CARRY4=11 LUT3=1 LUT4=2)
  Clock Path Skew:        -0.350ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.473ns = ( 11.473 - 10.000 ) 
    Source Clock Delay      (SCD):    1.837ns
    Clock Pessimism Removal (CPR):    0.014ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2290, routed)        1.806     1.806    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.987 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.098    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=288, routed)         1.834     1.837    design_1_i/top_0/inst/clk2
    SLICE_X53Y105        FDRE                                         r  design_1_i/top_0/inst/virusEnQ_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y105        FDRE (Prop_fdre_C_Q)         0.456     2.293 f  design_1_i/top_0/inst/virusEnQ_reg[0]/Q
                         net (fo=5, routed)           1.216     3.509    design_1_i/top_0/inst/virusEnQ[0]
    SLICE_X60Y106        LUT3 (Prop_lut3_I1_O)        0.124     3.633 r  design_1_i/top_0/inst/virusEnQ[127]_i_150/O
                         net (fo=1, routed)           0.000     3.633    design_1_i/top_0/inst/virusEnQ[127]_i_150_n_0
    SLICE_X60Y106        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     4.165 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_133/CO[3]
                         net (fo=1, routed)           0.000     4.165    design_1_i/top_0/inst/virusEnQ_reg[127]_i_133_n_0
    SLICE_X60Y107        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.279 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_119/CO[3]
                         net (fo=1, routed)           0.000     4.279    design_1_i/top_0/inst/virusEnQ_reg[127]_i_119_n_0
    SLICE_X60Y108        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.393 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_105/CO[3]
                         net (fo=1, routed)           0.000     4.393    design_1_i/top_0/inst/virusEnQ_reg[127]_i_105_n_0
    SLICE_X60Y109        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.507 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_91/CO[3]
                         net (fo=1, routed)           0.000     4.507    design_1_i/top_0/inst/virusEnQ_reg[127]_i_91_n_0
    SLICE_X60Y110        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.621 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_77/CO[3]
                         net (fo=1, routed)           0.000     4.621    design_1_i/top_0/inst/virusEnQ_reg[127]_i_77_n_0
    SLICE_X60Y111        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.735 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_63/CO[3]
                         net (fo=1, routed)           0.000     4.735    design_1_i/top_0/inst/virusEnQ_reg[127]_i_63_n_0
    SLICE_X60Y112        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.849 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_49/CO[3]
                         net (fo=1, routed)           0.000     4.849    design_1_i/top_0/inst/virusEnQ_reg[127]_i_49_n_0
    SLICE_X60Y113        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.963 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_35/CO[3]
                         net (fo=1, routed)           0.000     4.963    design_1_i/top_0/inst/virusEnQ_reg[127]_i_35_n_0
    SLICE_X60Y114        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.077 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_21/CO[3]
                         net (fo=1, routed)           0.000     5.077    design_1_i/top_0/inst/virusEnQ_reg[127]_i_21_n_0
    SLICE_X60Y115        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.191 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_8/CO[3]
                         net (fo=1, routed)           0.000     5.191    design_1_i/top_0/inst/virusEnQ_reg[127]_i_8_n_0
    SLICE_X60Y116        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     5.419 f  design_1_i/top_0/inst/virusEnQ_reg[127]_i_5/CO[2]
                         net (fo=2, routed)           1.011     6.430    design_1_i/top_0/inst/virusEnD1
    SLICE_X57Y108        LUT4 (Prop_lut4_I2_O)        0.313     6.743 f  design_1_i/top_0/inst/virusEnQ[126]_i_2/O
                         net (fo=252, routed)         3.146     9.889    design_1_i/top_0/inst/virusEnQ[126]_i_2_n_0
    SLICE_X53Y99         LUT4 (Prop_lut4_I2_O)        0.124    10.013 r  design_1_i/top_0/inst/virusEnQ[1]_rep_i_1/O
                         net (fo=1, routed)           0.474    10.486    design_1_i/top_0/inst/virusEnQ[1]_rep_i_1_n_0
    SLICE_X53Y98         FDRE                                         r  design_1_i/top_0/inst/virusEnQ_reg[1]_rep/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2290, routed)        1.612    11.612    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425     8.187 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725     9.912    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.003 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=288, routed)         1.470    11.473    design_1_i/top_0/inst/clk2
    SLICE_X53Y98         FDRE                                         r  design_1_i/top_0/inst/virusEnQ_reg[1]_rep/C
                         clock pessimism              0.014    11.487    
                         clock uncertainty           -0.074    11.412    
    SLICE_X53Y98         FDRE (Setup_fdre_C_D)       -0.081    11.331    design_1_i/top_0/inst/virusEnQ_reg[1]_rep
  -------------------------------------------------------------------
                         required time                         11.331    
                         arrival time                         -10.486    
  -------------------------------------------------------------------
                         slack                                  0.845    

Slack (MET) :             0.917ns  (required time - arrival time)
  Source:                 design_1_i/top_0/inst/virusEnQ_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/top_0/inst/virusEnQ_reg[2]_rep/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@10.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        8.683ns  (logic 2.803ns (32.280%)  route 5.880ns (67.720%))
  Logic Levels:           14  (CARRY4=11 LUT3=1 LUT4=2)
  Clock Path Skew:        -0.280ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.543ns = ( 11.543 - 10.000 ) 
    Source Clock Delay      (SCD):    1.837ns
    Clock Pessimism Removal (CPR):    0.014ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2290, routed)        1.806     1.806    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.987 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.098    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=288, routed)         1.834     1.837    design_1_i/top_0/inst/clk2
    SLICE_X53Y105        FDRE                                         r  design_1_i/top_0/inst/virusEnQ_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y105        FDRE (Prop_fdre_C_Q)         0.456     2.293 f  design_1_i/top_0/inst/virusEnQ_reg[0]/Q
                         net (fo=5, routed)           1.216     3.509    design_1_i/top_0/inst/virusEnQ[0]
    SLICE_X60Y106        LUT3 (Prop_lut3_I1_O)        0.124     3.633 r  design_1_i/top_0/inst/virusEnQ[127]_i_150/O
                         net (fo=1, routed)           0.000     3.633    design_1_i/top_0/inst/virusEnQ[127]_i_150_n_0
    SLICE_X60Y106        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     4.165 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_133/CO[3]
                         net (fo=1, routed)           0.000     4.165    design_1_i/top_0/inst/virusEnQ_reg[127]_i_133_n_0
    SLICE_X60Y107        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.279 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_119/CO[3]
                         net (fo=1, routed)           0.000     4.279    design_1_i/top_0/inst/virusEnQ_reg[127]_i_119_n_0
    SLICE_X60Y108        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.393 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_105/CO[3]
                         net (fo=1, routed)           0.000     4.393    design_1_i/top_0/inst/virusEnQ_reg[127]_i_105_n_0
    SLICE_X60Y109        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.507 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_91/CO[3]
                         net (fo=1, routed)           0.000     4.507    design_1_i/top_0/inst/virusEnQ_reg[127]_i_91_n_0
    SLICE_X60Y110        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.621 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_77/CO[3]
                         net (fo=1, routed)           0.000     4.621    design_1_i/top_0/inst/virusEnQ_reg[127]_i_77_n_0
    SLICE_X60Y111        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.735 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_63/CO[3]
                         net (fo=1, routed)           0.000     4.735    design_1_i/top_0/inst/virusEnQ_reg[127]_i_63_n_0
    SLICE_X60Y112        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.849 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_49/CO[3]
                         net (fo=1, routed)           0.000     4.849    design_1_i/top_0/inst/virusEnQ_reg[127]_i_49_n_0
    SLICE_X60Y113        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.963 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_35/CO[3]
                         net (fo=1, routed)           0.000     4.963    design_1_i/top_0/inst/virusEnQ_reg[127]_i_35_n_0
    SLICE_X60Y114        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.077 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_21/CO[3]
                         net (fo=1, routed)           0.000     5.077    design_1_i/top_0/inst/virusEnQ_reg[127]_i_21_n_0
    SLICE_X60Y115        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.191 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_8/CO[3]
                         net (fo=1, routed)           0.000     5.191    design_1_i/top_0/inst/virusEnQ_reg[127]_i_8_n_0
    SLICE_X60Y116        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     5.419 f  design_1_i/top_0/inst/virusEnQ_reg[127]_i_5/CO[2]
                         net (fo=2, routed)           1.011     6.430    design_1_i/top_0/inst/virusEnD1
    SLICE_X57Y108        LUT4 (Prop_lut4_I2_O)        0.313     6.743 f  design_1_i/top_0/inst/virusEnQ[126]_i_2/O
                         net (fo=252, routed)         2.968     9.711    design_1_i/top_0/inst/virusEnQ[126]_i_2_n_0
    SLICE_X57Y99         LUT4 (Prop_lut4_I2_O)        0.124     9.835 r  design_1_i/top_0/inst/virusEnQ[2]_rep_i_1/O
                         net (fo=1, routed)           0.685    10.520    design_1_i/top_0/inst/virusEnQ[2]_rep_i_1_n_0
    SLICE_X54Y97         FDRE                                         r  design_1_i/top_0/inst/virusEnQ_reg[2]_rep/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2290, routed)        1.612    11.612    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425     8.187 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725     9.912    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.003 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=288, routed)         1.540    11.543    design_1_i/top_0/inst/clk2
    SLICE_X54Y97         FDRE                                         r  design_1_i/top_0/inst/virusEnQ_reg[2]_rep/C
                         clock pessimism              0.014    11.557    
                         clock uncertainty           -0.074    11.482    
    SLICE_X54Y97         FDRE (Setup_fdre_C_D)       -0.045    11.437    design_1_i/top_0/inst/virusEnQ_reg[2]_rep
  -------------------------------------------------------------------
                         required time                         11.437    
                         arrival time                         -10.520    
  -------------------------------------------------------------------
                         slack                                  0.917    

Slack (MET) :             0.919ns  (required time - arrival time)
  Source:                 design_1_i/top_0/inst/virusEnQ_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/top_0/inst/virusEnQ_reg[50]_rep/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@10.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        8.466ns  (logic 2.829ns (33.414%)  route 5.637ns (66.586%))
  Logic Levels:           14  (CARRY4=11 LUT3=1 LUT4=2)
  Clock Path Skew:        -0.276ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.547ns = ( 11.547 - 10.000 ) 
    Source Clock Delay      (SCD):    1.837ns
    Clock Pessimism Removal (CPR):    0.014ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2290, routed)        1.806     1.806    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.987 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.098    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=288, routed)         1.834     1.837    design_1_i/top_0/inst/clk2
    SLICE_X53Y105        FDRE                                         r  design_1_i/top_0/inst/virusEnQ_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y105        FDRE (Prop_fdre_C_Q)         0.456     2.293 f  design_1_i/top_0/inst/virusEnQ_reg[0]/Q
                         net (fo=5, routed)           1.216     3.509    design_1_i/top_0/inst/virusEnQ[0]
    SLICE_X60Y106        LUT3 (Prop_lut3_I1_O)        0.124     3.633 r  design_1_i/top_0/inst/virusEnQ[127]_i_150/O
                         net (fo=1, routed)           0.000     3.633    design_1_i/top_0/inst/virusEnQ[127]_i_150_n_0
    SLICE_X60Y106        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     4.165 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_133/CO[3]
                         net (fo=1, routed)           0.000     4.165    design_1_i/top_0/inst/virusEnQ_reg[127]_i_133_n_0
    SLICE_X60Y107        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.279 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_119/CO[3]
                         net (fo=1, routed)           0.000     4.279    design_1_i/top_0/inst/virusEnQ_reg[127]_i_119_n_0
    SLICE_X60Y108        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.393 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_105/CO[3]
                         net (fo=1, routed)           0.000     4.393    design_1_i/top_0/inst/virusEnQ_reg[127]_i_105_n_0
    SLICE_X60Y109        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.507 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_91/CO[3]
                         net (fo=1, routed)           0.000     4.507    design_1_i/top_0/inst/virusEnQ_reg[127]_i_91_n_0
    SLICE_X60Y110        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.621 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_77/CO[3]
                         net (fo=1, routed)           0.000     4.621    design_1_i/top_0/inst/virusEnQ_reg[127]_i_77_n_0
    SLICE_X60Y111        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.735 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_63/CO[3]
                         net (fo=1, routed)           0.000     4.735    design_1_i/top_0/inst/virusEnQ_reg[127]_i_63_n_0
    SLICE_X60Y112        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.849 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_49/CO[3]
                         net (fo=1, routed)           0.000     4.849    design_1_i/top_0/inst/virusEnQ_reg[127]_i_49_n_0
    SLICE_X60Y113        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.963 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_35/CO[3]
                         net (fo=1, routed)           0.000     4.963    design_1_i/top_0/inst/virusEnQ_reg[127]_i_35_n_0
    SLICE_X60Y114        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.077 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_21/CO[3]
                         net (fo=1, routed)           0.000     5.077    design_1_i/top_0/inst/virusEnQ_reg[127]_i_21_n_0
    SLICE_X60Y115        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.191 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_8/CO[3]
                         net (fo=1, routed)           0.000     5.191    design_1_i/top_0/inst/virusEnQ_reg[127]_i_8_n_0
    SLICE_X60Y116        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     5.419 f  design_1_i/top_0/inst/virusEnQ_reg[127]_i_5/CO[2]
                         net (fo=2, routed)           1.011     6.430    design_1_i/top_0/inst/virusEnD1
    SLICE_X57Y108        LUT4 (Prop_lut4_I2_O)        0.313     6.743 f  design_1_i/top_0/inst/virusEnQ[126]_i_2/O
                         net (fo=252, routed)         3.084     9.827    design_1_i/top_0/inst/virusEnQ[126]_i_2_n_0
    SLICE_X63Y99         LUT4 (Prop_lut4_I2_O)        0.150     9.977 r  design_1_i/top_0/inst/virusEnQ[50]_rep_i_1/O
                         net (fo=1, routed)           0.327    10.303    design_1_i/top_0/inst/virusEnQ[50]_rep_i_1_n_0
    SLICE_X61Y99         FDRE                                         r  design_1_i/top_0/inst/virusEnQ_reg[50]_rep/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2290, routed)        1.612    11.612    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425     8.187 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725     9.912    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.003 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=288, routed)         1.544    11.547    design_1_i/top_0/inst/clk2
    SLICE_X61Y99         FDRE                                         r  design_1_i/top_0/inst/virusEnQ_reg[50]_rep/C
                         clock pessimism              0.014    11.561    
                         clock uncertainty           -0.074    11.486    
    SLICE_X61Y99         FDRE (Setup_fdre_C_D)       -0.264    11.222    design_1_i/top_0/inst/virusEnQ_reg[50]_rep
  -------------------------------------------------------------------
                         required time                         11.222    
                         arrival time                         -10.303    
  -------------------------------------------------------------------
                         slack                                  0.919    

Slack (MET) :             0.983ns  (required time - arrival time)
  Source:                 design_1_i/top_0/inst/virusEnQ_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/top_0/inst/virusEnQ_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@10.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        8.635ns  (logic 2.803ns (32.462%)  route 5.832ns (67.538%))
  Logic Levels:           14  (CARRY4=11 LUT3=1 LUT4=2)
  Clock Path Skew:        -0.280ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.543ns = ( 11.543 - 10.000 ) 
    Source Clock Delay      (SCD):    1.837ns
    Clock Pessimism Removal (CPR):    0.014ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2290, routed)        1.806     1.806    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.987 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.098    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=288, routed)         1.834     1.837    design_1_i/top_0/inst/clk2
    SLICE_X53Y105        FDRE                                         r  design_1_i/top_0/inst/virusEnQ_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y105        FDRE (Prop_fdre_C_Q)         0.456     2.293 f  design_1_i/top_0/inst/virusEnQ_reg[0]/Q
                         net (fo=5, routed)           1.216     3.509    design_1_i/top_0/inst/virusEnQ[0]
    SLICE_X60Y106        LUT3 (Prop_lut3_I1_O)        0.124     3.633 r  design_1_i/top_0/inst/virusEnQ[127]_i_150/O
                         net (fo=1, routed)           0.000     3.633    design_1_i/top_0/inst/virusEnQ[127]_i_150_n_0
    SLICE_X60Y106        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     4.165 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_133/CO[3]
                         net (fo=1, routed)           0.000     4.165    design_1_i/top_0/inst/virusEnQ_reg[127]_i_133_n_0
    SLICE_X60Y107        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.279 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_119/CO[3]
                         net (fo=1, routed)           0.000     4.279    design_1_i/top_0/inst/virusEnQ_reg[127]_i_119_n_0
    SLICE_X60Y108        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.393 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_105/CO[3]
                         net (fo=1, routed)           0.000     4.393    design_1_i/top_0/inst/virusEnQ_reg[127]_i_105_n_0
    SLICE_X60Y109        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.507 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_91/CO[3]
                         net (fo=1, routed)           0.000     4.507    design_1_i/top_0/inst/virusEnQ_reg[127]_i_91_n_0
    SLICE_X60Y110        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.621 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_77/CO[3]
                         net (fo=1, routed)           0.000     4.621    design_1_i/top_0/inst/virusEnQ_reg[127]_i_77_n_0
    SLICE_X60Y111        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.735 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_63/CO[3]
                         net (fo=1, routed)           0.000     4.735    design_1_i/top_0/inst/virusEnQ_reg[127]_i_63_n_0
    SLICE_X60Y112        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.849 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_49/CO[3]
                         net (fo=1, routed)           0.000     4.849    design_1_i/top_0/inst/virusEnQ_reg[127]_i_49_n_0
    SLICE_X60Y113        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.963 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_35/CO[3]
                         net (fo=1, routed)           0.000     4.963    design_1_i/top_0/inst/virusEnQ_reg[127]_i_35_n_0
    SLICE_X60Y114        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.077 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_21/CO[3]
                         net (fo=1, routed)           0.000     5.077    design_1_i/top_0/inst/virusEnQ_reg[127]_i_21_n_0
    SLICE_X60Y115        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.191 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_8/CO[3]
                         net (fo=1, routed)           0.000     5.191    design_1_i/top_0/inst/virusEnQ_reg[127]_i_8_n_0
    SLICE_X60Y116        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     5.419 f  design_1_i/top_0/inst/virusEnQ_reg[127]_i_5/CO[2]
                         net (fo=2, routed)           1.011     6.430    design_1_i/top_0/inst/virusEnD1
    SLICE_X57Y108        LUT4 (Prop_lut4_I2_O)        0.313     6.743 f  design_1_i/top_0/inst/virusEnQ[126]_i_2/O
                         net (fo=252, routed)         3.009     9.752    design_1_i/top_0/inst/virusEnQ[126]_i_2_n_0
    SLICE_X54Y97         LUT4 (Prop_lut4_I2_O)        0.124     9.876 r  design_1_i/top_0/inst/virusEnQ[3]_i_1/O
                         net (fo=1, routed)           0.596    10.472    design_1_i/top_0/inst/virusEnQ[3]_i_1_n_0
    SLICE_X54Y97         FDRE                                         r  design_1_i/top_0/inst/virusEnQ_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2290, routed)        1.612    11.612    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425     8.187 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725     9.912    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.003 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=288, routed)         1.540    11.543    design_1_i/top_0/inst/clk2
    SLICE_X54Y97         FDRE                                         r  design_1_i/top_0/inst/virusEnQ_reg[3]/C
                         clock pessimism              0.014    11.557    
                         clock uncertainty           -0.074    11.482    
    SLICE_X54Y97         FDRE (Setup_fdre_C_D)       -0.028    11.454    design_1_i/top_0/inst/virusEnQ_reg[3]
  -------------------------------------------------------------------
                         required time                         11.454    
                         arrival time                         -10.472    
  -------------------------------------------------------------------
                         slack                                  0.983    

Slack (MET) :             1.135ns  (required time - arrival time)
  Source:                 design_1_i/top_0/inst/virusEnQ_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/top_0/inst/virusEnQ_reg[49]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@10.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        8.468ns  (logic 2.803ns (33.102%)  route 5.665ns (66.898%))
  Logic Levels:           14  (CARRY4=11 LUT3=1 LUT4=2)
  Clock Path Skew:        -0.276ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.547ns = ( 11.547 - 10.000 ) 
    Source Clock Delay      (SCD):    1.837ns
    Clock Pessimism Removal (CPR):    0.014ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2290, routed)        1.806     1.806    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.987 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.098    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=288, routed)         1.834     1.837    design_1_i/top_0/inst/clk2
    SLICE_X53Y105        FDRE                                         r  design_1_i/top_0/inst/virusEnQ_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y105        FDRE (Prop_fdre_C_Q)         0.456     2.293 f  design_1_i/top_0/inst/virusEnQ_reg[0]/Q
                         net (fo=5, routed)           1.216     3.509    design_1_i/top_0/inst/virusEnQ[0]
    SLICE_X60Y106        LUT3 (Prop_lut3_I1_O)        0.124     3.633 r  design_1_i/top_0/inst/virusEnQ[127]_i_150/O
                         net (fo=1, routed)           0.000     3.633    design_1_i/top_0/inst/virusEnQ[127]_i_150_n_0
    SLICE_X60Y106        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     4.165 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_133/CO[3]
                         net (fo=1, routed)           0.000     4.165    design_1_i/top_0/inst/virusEnQ_reg[127]_i_133_n_0
    SLICE_X60Y107        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.279 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_119/CO[3]
                         net (fo=1, routed)           0.000     4.279    design_1_i/top_0/inst/virusEnQ_reg[127]_i_119_n_0
    SLICE_X60Y108        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.393 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_105/CO[3]
                         net (fo=1, routed)           0.000     4.393    design_1_i/top_0/inst/virusEnQ_reg[127]_i_105_n_0
    SLICE_X60Y109        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.507 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_91/CO[3]
                         net (fo=1, routed)           0.000     4.507    design_1_i/top_0/inst/virusEnQ_reg[127]_i_91_n_0
    SLICE_X60Y110        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.621 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_77/CO[3]
                         net (fo=1, routed)           0.000     4.621    design_1_i/top_0/inst/virusEnQ_reg[127]_i_77_n_0
    SLICE_X60Y111        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.735 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_63/CO[3]
                         net (fo=1, routed)           0.000     4.735    design_1_i/top_0/inst/virusEnQ_reg[127]_i_63_n_0
    SLICE_X60Y112        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.849 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_49/CO[3]
                         net (fo=1, routed)           0.000     4.849    design_1_i/top_0/inst/virusEnQ_reg[127]_i_49_n_0
    SLICE_X60Y113        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.963 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_35/CO[3]
                         net (fo=1, routed)           0.000     4.963    design_1_i/top_0/inst/virusEnQ_reg[127]_i_35_n_0
    SLICE_X60Y114        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.077 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_21/CO[3]
                         net (fo=1, routed)           0.000     5.077    design_1_i/top_0/inst/virusEnQ_reg[127]_i_21_n_0
    SLICE_X60Y115        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.191 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_8/CO[3]
                         net (fo=1, routed)           0.000     5.191    design_1_i/top_0/inst/virusEnQ_reg[127]_i_8_n_0
    SLICE_X60Y116        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     5.419 f  design_1_i/top_0/inst/virusEnQ_reg[127]_i_5/CO[2]
                         net (fo=2, routed)           1.011     6.430    design_1_i/top_0/inst/virusEnD1
    SLICE_X57Y108        LUT4 (Prop_lut4_I2_O)        0.313     6.743 f  design_1_i/top_0/inst/virusEnQ[126]_i_2/O
                         net (fo=252, routed)         2.845     9.588    design_1_i/top_0/inst/virusEnQ[126]_i_2_n_0
    SLICE_X61Y99         LUT4 (Prop_lut4_I2_O)        0.124     9.712 r  design_1_i/top_0/inst/virusEnQ[49]_i_1/O
                         net (fo=1, routed)           0.593    10.305    design_1_i/top_0/inst/virusEnQ[49]_i_1_n_0
    SLICE_X61Y99         FDRE                                         r  design_1_i/top_0/inst/virusEnQ_reg[49]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2290, routed)        1.612    11.612    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425     8.187 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725     9.912    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.003 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=288, routed)         1.544    11.547    design_1_i/top_0/inst/clk2
    SLICE_X61Y99         FDRE                                         r  design_1_i/top_0/inst/virusEnQ_reg[49]/C
                         clock pessimism              0.014    11.561    
                         clock uncertainty           -0.074    11.486    
    SLICE_X61Y99         FDRE (Setup_fdre_C_D)       -0.047    11.439    design_1_i/top_0/inst/virusEnQ_reg[49]
  -------------------------------------------------------------------
                         required time                         11.439    
                         arrival time                         -10.305    
  -------------------------------------------------------------------
                         slack                                  1.135    

Slack (MET) :             1.187ns  (required time - arrival time)
  Source:                 design_1_i/top_0/inst/virusEnQ_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/top_0/inst/virusEnQ_reg[26]_rep/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@10.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        8.491ns  (logic 2.803ns (33.012%)  route 5.688ns (66.988%))
  Logic Levels:           14  (CARRY4=11 LUT3=1 LUT4=2)
  Clock Path Skew:        -0.276ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.547ns = ( 11.547 - 10.000 ) 
    Source Clock Delay      (SCD):    1.837ns
    Clock Pessimism Removal (CPR):    0.014ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2290, routed)        1.806     1.806    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.987 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.098    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=288, routed)         1.834     1.837    design_1_i/top_0/inst/clk2
    SLICE_X53Y105        FDRE                                         r  design_1_i/top_0/inst/virusEnQ_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y105        FDRE (Prop_fdre_C_Q)         0.456     2.293 f  design_1_i/top_0/inst/virusEnQ_reg[0]/Q
                         net (fo=5, routed)           1.216     3.509    design_1_i/top_0/inst/virusEnQ[0]
    SLICE_X60Y106        LUT3 (Prop_lut3_I1_O)        0.124     3.633 r  design_1_i/top_0/inst/virusEnQ[127]_i_150/O
                         net (fo=1, routed)           0.000     3.633    design_1_i/top_0/inst/virusEnQ[127]_i_150_n_0
    SLICE_X60Y106        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     4.165 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_133/CO[3]
                         net (fo=1, routed)           0.000     4.165    design_1_i/top_0/inst/virusEnQ_reg[127]_i_133_n_0
    SLICE_X60Y107        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.279 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_119/CO[3]
                         net (fo=1, routed)           0.000     4.279    design_1_i/top_0/inst/virusEnQ_reg[127]_i_119_n_0
    SLICE_X60Y108        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.393 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_105/CO[3]
                         net (fo=1, routed)           0.000     4.393    design_1_i/top_0/inst/virusEnQ_reg[127]_i_105_n_0
    SLICE_X60Y109        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.507 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_91/CO[3]
                         net (fo=1, routed)           0.000     4.507    design_1_i/top_0/inst/virusEnQ_reg[127]_i_91_n_0
    SLICE_X60Y110        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.621 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_77/CO[3]
                         net (fo=1, routed)           0.000     4.621    design_1_i/top_0/inst/virusEnQ_reg[127]_i_77_n_0
    SLICE_X60Y111        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.735 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_63/CO[3]
                         net (fo=1, routed)           0.000     4.735    design_1_i/top_0/inst/virusEnQ_reg[127]_i_63_n_0
    SLICE_X60Y112        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.849 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_49/CO[3]
                         net (fo=1, routed)           0.000     4.849    design_1_i/top_0/inst/virusEnQ_reg[127]_i_49_n_0
    SLICE_X60Y113        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.963 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_35/CO[3]
                         net (fo=1, routed)           0.000     4.963    design_1_i/top_0/inst/virusEnQ_reg[127]_i_35_n_0
    SLICE_X60Y114        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.077 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_21/CO[3]
                         net (fo=1, routed)           0.000     5.077    design_1_i/top_0/inst/virusEnQ_reg[127]_i_21_n_0
    SLICE_X60Y115        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.191 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_8/CO[3]
                         net (fo=1, routed)           0.000     5.191    design_1_i/top_0/inst/virusEnQ_reg[127]_i_8_n_0
    SLICE_X60Y116        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     5.419 f  design_1_i/top_0/inst/virusEnQ_reg[127]_i_5/CO[2]
                         net (fo=2, routed)           1.011     6.430    design_1_i/top_0/inst/virusEnD1
    SLICE_X57Y108        LUT4 (Prop_lut4_I2_O)        0.313     6.743 f  design_1_i/top_0/inst/virusEnQ[126]_i_2/O
                         net (fo=252, routed)         3.461    10.204    design_1_i/top_0/inst/virusEnQ[126]_i_2_n_0
    SLICE_X60Y97         LUT4 (Prop_lut4_I2_O)        0.124    10.328 r  design_1_i/top_0/inst/virusEnQ[26]_rep_i_1/O
                         net (fo=1, routed)           0.000    10.328    design_1_i/top_0/inst/virusEnQ[26]_rep_i_1_n_0
    SLICE_X60Y97         FDRE                                         r  design_1_i/top_0/inst/virusEnQ_reg[26]_rep/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2290, routed)        1.612    11.612    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425     8.187 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725     9.912    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.003 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=288, routed)         1.544    11.547    design_1_i/top_0/inst/clk2
    SLICE_X60Y97         FDRE                                         r  design_1_i/top_0/inst/virusEnQ_reg[26]_rep/C
                         clock pessimism              0.014    11.561    
                         clock uncertainty           -0.074    11.486    
    SLICE_X60Y97         FDRE (Setup_fdre_C_D)        0.029    11.515    design_1_i/top_0/inst/virusEnQ_reg[26]_rep
  -------------------------------------------------------------------
                         required time                         11.515    
                         arrival time                         -10.328    
  -------------------------------------------------------------------
                         slack                                  1.187    

Slack (MET) :             1.278ns  (required time - arrival time)
  Source:                 design_1_i/top_0/inst/virusEnQ_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/top_0/inst/virusEnQ_reg[46]_rep/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@10.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        8.308ns  (logic 2.803ns (33.740%)  route 5.505ns (66.260%))
  Logic Levels:           14  (CARRY4=11 LUT3=1 LUT4=2)
  Clock Path Skew:        -0.279ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.544ns = ( 11.544 - 10.000 ) 
    Source Clock Delay      (SCD):    1.837ns
    Clock Pessimism Removal (CPR):    0.014ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2290, routed)        1.806     1.806    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.987 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.098    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=288, routed)         1.834     1.837    design_1_i/top_0/inst/clk2
    SLICE_X53Y105        FDRE                                         r  design_1_i/top_0/inst/virusEnQ_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y105        FDRE (Prop_fdre_C_Q)         0.456     2.293 f  design_1_i/top_0/inst/virusEnQ_reg[0]/Q
                         net (fo=5, routed)           1.216     3.509    design_1_i/top_0/inst/virusEnQ[0]
    SLICE_X60Y106        LUT3 (Prop_lut3_I1_O)        0.124     3.633 r  design_1_i/top_0/inst/virusEnQ[127]_i_150/O
                         net (fo=1, routed)           0.000     3.633    design_1_i/top_0/inst/virusEnQ[127]_i_150_n_0
    SLICE_X60Y106        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     4.165 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_133/CO[3]
                         net (fo=1, routed)           0.000     4.165    design_1_i/top_0/inst/virusEnQ_reg[127]_i_133_n_0
    SLICE_X60Y107        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.279 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_119/CO[3]
                         net (fo=1, routed)           0.000     4.279    design_1_i/top_0/inst/virusEnQ_reg[127]_i_119_n_0
    SLICE_X60Y108        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.393 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_105/CO[3]
                         net (fo=1, routed)           0.000     4.393    design_1_i/top_0/inst/virusEnQ_reg[127]_i_105_n_0
    SLICE_X60Y109        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.507 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_91/CO[3]
                         net (fo=1, routed)           0.000     4.507    design_1_i/top_0/inst/virusEnQ_reg[127]_i_91_n_0
    SLICE_X60Y110        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.621 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_77/CO[3]
                         net (fo=1, routed)           0.000     4.621    design_1_i/top_0/inst/virusEnQ_reg[127]_i_77_n_0
    SLICE_X60Y111        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.735 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_63/CO[3]
                         net (fo=1, routed)           0.000     4.735    design_1_i/top_0/inst/virusEnQ_reg[127]_i_63_n_0
    SLICE_X60Y112        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.849 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_49/CO[3]
                         net (fo=1, routed)           0.000     4.849    design_1_i/top_0/inst/virusEnQ_reg[127]_i_49_n_0
    SLICE_X60Y113        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.963 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_35/CO[3]
                         net (fo=1, routed)           0.000     4.963    design_1_i/top_0/inst/virusEnQ_reg[127]_i_35_n_0
    SLICE_X60Y114        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.077 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_21/CO[3]
                         net (fo=1, routed)           0.000     5.077    design_1_i/top_0/inst/virusEnQ_reg[127]_i_21_n_0
    SLICE_X60Y115        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.191 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_8/CO[3]
                         net (fo=1, routed)           0.000     5.191    design_1_i/top_0/inst/virusEnQ_reg[127]_i_8_n_0
    SLICE_X60Y116        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     5.419 f  design_1_i/top_0/inst/virusEnQ_reg[127]_i_5/CO[2]
                         net (fo=2, routed)           1.011     6.430    design_1_i/top_0/inst/virusEnD1
    SLICE_X57Y108        LUT4 (Prop_lut4_I2_O)        0.313     6.743 f  design_1_i/top_0/inst/virusEnQ[126]_i_2/O
                         net (fo=252, routed)         2.687     9.430    design_1_i/top_0/inst/virusEnQ[126]_i_2_n_0
    SLICE_X59Y98         LUT4 (Prop_lut4_I2_O)        0.124     9.554 r  design_1_i/top_0/inst/virusEnQ[46]_rep_i_1/O
                         net (fo=1, routed)           0.591    10.145    design_1_i/top_0/inst/virusEnQ[46]_rep_i_1_n_0
    SLICE_X59Y98         FDRE                                         r  design_1_i/top_0/inst/virusEnQ_reg[46]_rep/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2290, routed)        1.612    11.612    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425     8.187 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725     9.912    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.003 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=288, routed)         1.541    11.544    design_1_i/top_0/inst/clk2
    SLICE_X59Y98         FDRE                                         r  design_1_i/top_0/inst/virusEnQ_reg[46]_rep/C
                         clock pessimism              0.014    11.558    
                         clock uncertainty           -0.074    11.483    
    SLICE_X59Y98         FDRE (Setup_fdre_C_D)       -0.061    11.422    design_1_i/top_0/inst/virusEnQ_reg[46]_rep
  -------------------------------------------------------------------
                         required time                         11.422    
                         arrival time                         -10.145    
  -------------------------------------------------------------------
                         slack                                  1.278    

Slack (MET) :             1.311ns  (required time - arrival time)
  Source:                 design_1_i/top_0/inst/virusEnQ_reg[9]_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/top_0/inst/virusEnQ_reg[76]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@10.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        8.410ns  (logic 2.672ns (31.774%)  route 5.738ns (68.226%))
  Logic Levels:           14  (CARRY4=11 LUT3=1 LUT4=2)
  Clock Path Skew:        -0.138ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.640ns = ( 11.640 - 10.000 ) 
    Source Clock Delay      (SCD):    1.910ns
    Clock Pessimism Removal (CPR):    0.132ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2290, routed)        1.806     1.806    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.987 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.098    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=288, routed)         1.907     1.910    design_1_i/top_0/inst/clk2
    SLICE_X57Y104        FDRE                                         r  design_1_i/top_0/inst/virusEnQ_reg[9]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y104        FDRE (Prop_fdre_C_Q)         0.456     2.366 f  design_1_i/top_0/inst/virusEnQ_reg[9]_rep/Q
                         net (fo=4, routed)           1.246     3.612    design_1_i/top_0/inst/virusEnQ_reg[9]_rep_n_0
    SLICE_X60Y106        LUT3 (Prop_lut3_I1_O)        0.124     3.736 r  design_1_i/top_0/inst/virusEnQ[127]_i_147/O
                         net (fo=1, routed)           0.000     3.736    design_1_i/top_0/inst/virusEnQ[127]_i_147_n_0
    SLICE_X60Y106        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     4.137 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_133/CO[3]
                         net (fo=1, routed)           0.000     4.137    design_1_i/top_0/inst/virusEnQ_reg[127]_i_133_n_0
    SLICE_X60Y107        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.251 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_119/CO[3]
                         net (fo=1, routed)           0.000     4.251    design_1_i/top_0/inst/virusEnQ_reg[127]_i_119_n_0
    SLICE_X60Y108        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.365 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_105/CO[3]
                         net (fo=1, routed)           0.000     4.365    design_1_i/top_0/inst/virusEnQ_reg[127]_i_105_n_0
    SLICE_X60Y109        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.479 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_91/CO[3]
                         net (fo=1, routed)           0.000     4.479    design_1_i/top_0/inst/virusEnQ_reg[127]_i_91_n_0
    SLICE_X60Y110        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.593 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_77/CO[3]
                         net (fo=1, routed)           0.000     4.593    design_1_i/top_0/inst/virusEnQ_reg[127]_i_77_n_0
    SLICE_X60Y111        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.707 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_63/CO[3]
                         net (fo=1, routed)           0.000     4.707    design_1_i/top_0/inst/virusEnQ_reg[127]_i_63_n_0
    SLICE_X60Y112        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.821 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_49/CO[3]
                         net (fo=1, routed)           0.000     4.821    design_1_i/top_0/inst/virusEnQ_reg[127]_i_49_n_0
    SLICE_X60Y113        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.935 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_35/CO[3]
                         net (fo=1, routed)           0.000     4.935    design_1_i/top_0/inst/virusEnQ_reg[127]_i_35_n_0
    SLICE_X60Y114        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.049 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_21/CO[3]
                         net (fo=1, routed)           0.000     5.049    design_1_i/top_0/inst/virusEnQ_reg[127]_i_21_n_0
    SLICE_X60Y115        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.163 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_8/CO[3]
                         net (fo=1, routed)           0.000     5.163    design_1_i/top_0/inst/virusEnQ_reg[127]_i_8_n_0
    SLICE_X60Y116        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     5.391 f  design_1_i/top_0/inst/virusEnQ_reg[127]_i_5/CO[2]
                         net (fo=2, routed)           1.011     6.403    design_1_i/top_0/inst/virusEnD1
    SLICE_X57Y108        LUT4 (Prop_lut4_I2_O)        0.313     6.716 f  design_1_i/top_0/inst/virusEnQ[126]_i_2/O
                         net (fo=252, routed)         3.140     9.855    design_1_i/top_0/inst/virusEnQ[126]_i_2_n_0
    SLICE_X51Y115        LUT4 (Prop_lut4_I2_O)        0.124     9.979 r  design_1_i/top_0/inst/virusEnQ[76]_i_1/O
                         net (fo=1, routed)           0.340    10.320    design_1_i/top_0/inst/virusEnQ[76]_i_1_n_0
    SLICE_X51Y115        FDRE                                         r  design_1_i/top_0/inst/virusEnQ_reg[76]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2290, routed)        1.612    11.612    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425     8.187 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725     9.912    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.003 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=288, routed)         1.637    11.640    design_1_i/top_0/inst/clk2
    SLICE_X51Y115        FDRE                                         r  design_1_i/top_0/inst/virusEnQ_reg[76]/C
                         clock pessimism              0.132    11.772    
                         clock uncertainty           -0.074    11.698    
    SLICE_X51Y115        FDRE (Setup_fdre_C_D)       -0.067    11.631    design_1_i/top_0/inst/virusEnQ_reg[76]
  -------------------------------------------------------------------
                         required time                         11.631    
                         arrival time                         -10.320    
  -------------------------------------------------------------------
                         slack                                  1.311    

Slack (MET) :             1.334ns  (required time - arrival time)
  Source:                 design_1_i/top_0/inst/virusEnQ_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/top_0/inst/virusEnQ_reg[36]_rep/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@10.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        8.232ns  (logic 2.803ns (34.052%)  route 5.429ns (65.948%))
  Logic Levels:           14  (CARRY4=11 LUT3=1 LUT4=2)
  Clock Path Skew:        -0.279ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.544ns = ( 11.544 - 10.000 ) 
    Source Clock Delay      (SCD):    1.837ns
    Clock Pessimism Removal (CPR):    0.014ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2290, routed)        1.806     1.806    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.987 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.098    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=288, routed)         1.834     1.837    design_1_i/top_0/inst/clk2
    SLICE_X53Y105        FDRE                                         r  design_1_i/top_0/inst/virusEnQ_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y105        FDRE (Prop_fdre_C_Q)         0.456     2.293 f  design_1_i/top_0/inst/virusEnQ_reg[0]/Q
                         net (fo=5, routed)           1.216     3.509    design_1_i/top_0/inst/virusEnQ[0]
    SLICE_X60Y106        LUT3 (Prop_lut3_I1_O)        0.124     3.633 r  design_1_i/top_0/inst/virusEnQ[127]_i_150/O
                         net (fo=1, routed)           0.000     3.633    design_1_i/top_0/inst/virusEnQ[127]_i_150_n_0
    SLICE_X60Y106        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     4.165 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_133/CO[3]
                         net (fo=1, routed)           0.000     4.165    design_1_i/top_0/inst/virusEnQ_reg[127]_i_133_n_0
    SLICE_X60Y107        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.279 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_119/CO[3]
                         net (fo=1, routed)           0.000     4.279    design_1_i/top_0/inst/virusEnQ_reg[127]_i_119_n_0
    SLICE_X60Y108        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.393 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_105/CO[3]
                         net (fo=1, routed)           0.000     4.393    design_1_i/top_0/inst/virusEnQ_reg[127]_i_105_n_0
    SLICE_X60Y109        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.507 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_91/CO[3]
                         net (fo=1, routed)           0.000     4.507    design_1_i/top_0/inst/virusEnQ_reg[127]_i_91_n_0
    SLICE_X60Y110        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.621 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_77/CO[3]
                         net (fo=1, routed)           0.000     4.621    design_1_i/top_0/inst/virusEnQ_reg[127]_i_77_n_0
    SLICE_X60Y111        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.735 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_63/CO[3]
                         net (fo=1, routed)           0.000     4.735    design_1_i/top_0/inst/virusEnQ_reg[127]_i_63_n_0
    SLICE_X60Y112        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.849 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_49/CO[3]
                         net (fo=1, routed)           0.000     4.849    design_1_i/top_0/inst/virusEnQ_reg[127]_i_49_n_0
    SLICE_X60Y113        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.963 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_35/CO[3]
                         net (fo=1, routed)           0.000     4.963    design_1_i/top_0/inst/virusEnQ_reg[127]_i_35_n_0
    SLICE_X60Y114        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.077 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_21/CO[3]
                         net (fo=1, routed)           0.000     5.077    design_1_i/top_0/inst/virusEnQ_reg[127]_i_21_n_0
    SLICE_X60Y115        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.191 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_8/CO[3]
                         net (fo=1, routed)           0.000     5.191    design_1_i/top_0/inst/virusEnQ_reg[127]_i_8_n_0
    SLICE_X60Y116        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     5.419 f  design_1_i/top_0/inst/virusEnQ_reg[127]_i_5/CO[2]
                         net (fo=2, routed)           1.011     6.430    design_1_i/top_0/inst/virusEnD1
    SLICE_X57Y108        LUT4 (Prop_lut4_I2_O)        0.313     6.743 f  design_1_i/top_0/inst/virusEnQ[126]_i_2/O
                         net (fo=252, routed)         2.682     9.425    design_1_i/top_0/inst/virusEnQ[126]_i_2_n_0
    SLICE_X59Y98         LUT4 (Prop_lut4_I2_O)        0.124     9.549 r  design_1_i/top_0/inst/virusEnQ[36]_rep_i_1/O
                         net (fo=1, routed)           0.519    10.069    design_1_i/top_0/inst/virusEnQ[36]_rep_i_1_n_0
    SLICE_X59Y98         FDRE                                         r  design_1_i/top_0/inst/virusEnQ_reg[36]_rep/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2290, routed)        1.612    11.612    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425     8.187 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725     9.912    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.003 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=288, routed)         1.541    11.544    design_1_i/top_0/inst/clk2
    SLICE_X59Y98         FDRE                                         r  design_1_i/top_0/inst/virusEnQ_reg[36]_rep/C
                         clock pessimism              0.014    11.558    
                         clock uncertainty           -0.074    11.483    
    SLICE_X59Y98         FDRE (Setup_fdre_C_D)       -0.081    11.402    design_1_i/top_0/inst/virusEnQ_reg[36]_rep
  -------------------------------------------------------------------
                         required time                         11.402    
                         arrival time                         -10.069    
  -------------------------------------------------------------------
                         slack                                  1.334    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.080ns  (arrival time - required time)
  Source:                 design_1_i/top_0/inst/virusEnQ_reg[78]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/top_0/inst/virusEnQ_reg[79]_rep/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.439ns  (logic 0.209ns (47.614%)  route 0.230ns (52.386%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.907ns
    Source Clock Delay      (SCD):    0.631ns
    Clock Pessimism Removal (CPR):    0.009ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2290, routed)        0.597     0.597    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=288, routed)         0.629     0.631    design_1_i/top_0/inst/clk2
    SLICE_X50Y118        FDRE                                         r  design_1_i/top_0/inst/virusEnQ_reg[78]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y118        FDRE (Prop_fdre_C_Q)         0.164     0.795 r  design_1_i/top_0/inst/virusEnQ_reg[78]/Q
                         net (fo=257, routed)         0.230     1.025    design_1_i/top_0/inst/virusEnQ[78]
    SLICE_X49Y116        LUT4 (Prop_lut4_I3_O)        0.045     1.070 r  design_1_i/top_0/inst/virusEnQ[79]_rep_i_1/O
                         net (fo=1, routed)           0.000     1.070    design_1_i/top_0/inst/virusEnQ[79]_rep_i_1_n_0
    SLICE_X49Y116        FDRE                                         r  design_1_i/top_0/inst/virusEnQ_reg[79]_rep/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2290, routed)        0.864     0.864    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=288, routed)         0.905     0.907    design_1_i/top_0/inst/clk2
    SLICE_X49Y116        FDRE                                         r  design_1_i/top_0/inst/virusEnQ_reg[79]_rep/C
                         clock pessimism             -0.009     0.898    
    SLICE_X49Y116        FDRE (Hold_fdre_C_D)         0.092     0.990    design_1_i/top_0/inst/virusEnQ_reg[79]_rep
  -------------------------------------------------------------------
                         required time                         -0.990    
                         arrival time                           1.070    
  -------------------------------------------------------------------
                         slack                                  0.080    

Slack (MET) :             0.141ns  (arrival time - required time)
  Source:                 design_1_i/top_0/inst/virusEnQ_reg[73]_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/top_0/inst/virusEnQ_reg[74]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.498ns  (logic 0.186ns (37.319%)  route 0.312ns (62.681%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.907ns
    Source Clock Delay      (SCD):    0.632ns
    Clock Pessimism Removal (CPR):    0.009ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2290, routed)        0.597     0.597    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=288, routed)         0.630     0.632    design_1_i/top_0/inst/clk2
    SLICE_X52Y117        FDRE                                         r  design_1_i/top_0/inst/virusEnQ_reg[73]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y117        FDRE (Prop_fdre_C_Q)         0.141     0.773 r  design_1_i/top_0/inst/virusEnQ_reg[73]_rep/Q
                         net (fo=257, routed)         0.312     1.086    design_1_i/top_0/inst/virusEnQ_reg[73]_rep_n_0
    SLICE_X49Y116        LUT4 (Prop_lut4_I3_O)        0.045     1.131 r  design_1_i/top_0/inst/virusEnQ[74]_i_1/O
                         net (fo=1, routed)           0.000     1.131    design_1_i/top_0/inst/virusEnQ[74]_i_1_n_0
    SLICE_X49Y116        FDRE                                         r  design_1_i/top_0/inst/virusEnQ_reg[74]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2290, routed)        0.864     0.864    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=288, routed)         0.905     0.907    design_1_i/top_0/inst/clk2
    SLICE_X49Y116        FDRE                                         r  design_1_i/top_0/inst/virusEnQ_reg[74]/C
                         clock pessimism             -0.009     0.898    
    SLICE_X49Y116        FDRE (Hold_fdre_C_D)         0.091     0.989    design_1_i/top_0/inst/virusEnQ_reg[74]
  -------------------------------------------------------------------
                         required time                         -0.989    
                         arrival time                           1.131    
  -------------------------------------------------------------------
                         slack                                  0.141    

Slack (MET) :             0.167ns  (arrival time - required time)
  Source:                 design_1_i/top_0/inst/virusEnQ_reg[57]_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/top_0/inst/virusEnQ_reg[58]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.301ns  (logic 0.186ns (61.704%)  route 0.115ns (38.296%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.936ns
    Source Clock Delay      (SCD):    0.663ns
    Clock Pessimism Removal (CPR):    0.260ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2290, routed)        0.597     0.597    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=288, routed)         0.661     0.663    design_1_i/top_0/inst/clk2
    SLICE_X63Y110        FDRE                                         r  design_1_i/top_0/inst/virusEnQ_reg[57]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y110        FDRE (Prop_fdre_C_Q)         0.141     0.804 r  design_1_i/top_0/inst/virusEnQ_reg[57]_rep/Q
                         net (fo=4, routed)           0.115     0.920    design_1_i/top_0/inst/virusEnQ_reg[57]_rep_n_0
    SLICE_X62Y110        LUT4 (Prop_lut4_I3_O)        0.045     0.965 r  design_1_i/top_0/inst/virusEnQ[58]_i_1/O
                         net (fo=1, routed)           0.000     0.965    design_1_i/top_0/inst/virusEnQ[58]_i_1_n_0
    SLICE_X62Y110        FDRE                                         r  design_1_i/top_0/inst/virusEnQ_reg[58]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2290, routed)        0.864     0.864    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=288, routed)         0.934     0.936    design_1_i/top_0/inst/clk2
    SLICE_X62Y110        FDRE                                         r  design_1_i/top_0/inst/virusEnQ_reg[58]/C
                         clock pessimism             -0.260     0.676    
    SLICE_X62Y110        FDRE (Hold_fdre_C_D)         0.121     0.797    design_1_i/top_0/inst/virusEnQ_reg[58]
  -------------------------------------------------------------------
                         required time                         -0.797    
                         arrival time                           0.965    
  -------------------------------------------------------------------
                         slack                                  0.167    

Slack (MET) :             0.180ns  (arrival time - required time)
  Source:                 design_1_i/top_0/inst/virusEnQ_reg[16]_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/top_0/inst/virusEnQ_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.284ns  (logic 0.186ns (65.521%)  route 0.098ns (34.479%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.852ns
    Source Clock Delay      (SCD):    0.582ns
    Clock Pessimism Removal (CPR):    0.257ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2290, routed)        0.597     0.597    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=288, routed)         0.580     0.582    design_1_i/top_0/inst/clk2
    SLICE_X56Y97         FDRE                                         r  design_1_i/top_0/inst/virusEnQ_reg[16]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y97         FDRE (Prop_fdre_C_Q)         0.141     0.723 r  design_1_i/top_0/inst/virusEnQ_reg[16]_rep/Q
                         net (fo=257, routed)         0.098     0.821    design_1_i/top_0/inst/virusEnQ_reg[16]_rep_n_0
    SLICE_X57Y97         LUT4 (Prop_lut4_I3_O)        0.045     0.866 r  design_1_i/top_0/inst/virusEnQ[17]_i_1/O
                         net (fo=1, routed)           0.000     0.866    design_1_i/top_0/inst/virusEnQ[17]_i_1_n_0
    SLICE_X57Y97         FDRE                                         r  design_1_i/top_0/inst/virusEnQ_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2290, routed)        0.864     0.864    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=288, routed)         0.850     0.852    design_1_i/top_0/inst/clk2
    SLICE_X57Y97         FDRE                                         r  design_1_i/top_0/inst/virusEnQ_reg[17]/C
                         clock pessimism             -0.257     0.595    
    SLICE_X57Y97         FDRE (Hold_fdre_C_D)         0.091     0.686    design_1_i/top_0/inst/virusEnQ_reg[17]
  -------------------------------------------------------------------
                         required time                         -0.686    
                         arrival time                           0.866    
  -------------------------------------------------------------------
                         slack                                  0.180    

Slack (MET) :             0.205ns  (arrival time - required time)
  Source:                 design_1_i/top_0/inst/virusEnQ_reg[121]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/top_0/inst/virusEnQ_reg[122]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.331ns  (logic 0.186ns (56.253%)  route 0.145ns (43.747%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.928ns
    Source Clock Delay      (SCD):    0.655ns
    Clock Pessimism Removal (CPR):    0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2290, routed)        0.597     0.597    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=288, routed)         0.653     0.655    design_1_i/top_0/inst/clk2
    SLICE_X55Y118        FDRE                                         r  design_1_i/top_0/inst/virusEnQ_reg[121]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y118        FDRE (Prop_fdre_C_Q)         0.141     0.796 r  design_1_i/top_0/inst/virusEnQ_reg[121]/Q
                         net (fo=5, routed)           0.145     0.941    design_1_i/top_0/inst/virusEnQ[121]
    SLICE_X56Y118        LUT4 (Prop_lut4_I3_O)        0.045     0.986 r  design_1_i/top_0/inst/virusEnQ[122]_i_1/O
                         net (fo=1, routed)           0.000     0.986    design_1_i/top_0/inst/virusEnQ[122]_i_1_n_0
    SLICE_X56Y118        FDRE                                         r  design_1_i/top_0/inst/virusEnQ_reg[122]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2290, routed)        0.864     0.864    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=288, routed)         0.926     0.928    design_1_i/top_0/inst/clk2
    SLICE_X56Y118        FDRE                                         r  design_1_i/top_0/inst/virusEnQ_reg[122]/C
                         clock pessimism             -0.238     0.690    
    SLICE_X56Y118        FDRE (Hold_fdre_C_D)         0.091     0.781    design_1_i/top_0/inst/virusEnQ_reg[122]
  -------------------------------------------------------------------
                         required time                         -0.781    
                         arrival time                           0.986    
  -------------------------------------------------------------------
                         slack                                  0.205    

Slack (MET) :             0.207ns  (arrival time - required time)
  Source:                 design_1_i/top_0/inst/virusEnQ_reg[33]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/top_0/inst/virusEnQ_reg[34]_rep/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.315ns  (logic 0.186ns (59.092%)  route 0.129ns (40.908%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.853ns
    Source Clock Delay      (SCD):    0.584ns
    Clock Pessimism Removal (CPR):    0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2290, routed)        0.597     0.597    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=288, routed)         0.582     0.584    design_1_i/top_0/inst/clk2
    SLICE_X60Y97         FDRE                                         r  design_1_i/top_0/inst/virusEnQ_reg[33]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y97         FDRE (Prop_fdre_C_Q)         0.141     0.725 r  design_1_i/top_0/inst/virusEnQ_reg[33]/Q
                         net (fo=257, routed)         0.129     0.853    design_1_i/top_0/inst/virusEnQ[33]
    SLICE_X60Y98         LUT4 (Prop_lut4_I3_O)        0.045     0.898 r  design_1_i/top_0/inst/virusEnQ[34]_rep_i_1/O
                         net (fo=1, routed)           0.000     0.898    design_1_i/top_0/inst/virusEnQ[34]_rep_i_1_n_0
    SLICE_X60Y98         FDRE                                         r  design_1_i/top_0/inst/virusEnQ_reg[34]_rep/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2290, routed)        0.864     0.864    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=288, routed)         0.851     0.853    design_1_i/top_0/inst/clk2
    SLICE_X60Y98         FDRE                                         r  design_1_i/top_0/inst/virusEnQ_reg[34]_rep/C
                         clock pessimism             -0.253     0.600    
    SLICE_X60Y98         FDRE (Hold_fdre_C_D)         0.092     0.692    design_1_i/top_0/inst/virusEnQ_reg[34]_rep
  -------------------------------------------------------------------
                         required time                         -0.692    
                         arrival time                           0.898    
  -------------------------------------------------------------------
                         slack                                  0.207    

Slack (MET) :             0.208ns  (arrival time - required time)
  Source:                 design_1_i/top_0/inst/virusEnQ_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/top_0/inst/virusEnQ_reg[15]_rep/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.316ns  (logic 0.186ns (58.817%)  route 0.130ns (41.183%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.937ns
    Source Clock Delay      (SCD):    0.663ns
    Clock Pessimism Removal (CPR):    0.258ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2290, routed)        0.597     0.597    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=288, routed)         0.661     0.663    design_1_i/top_0/inst/clk2
    SLICE_X57Y104        FDRE                                         r  design_1_i/top_0/inst/virusEnQ_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y104        FDRE (Prop_fdre_C_Q)         0.141     0.804 r  design_1_i/top_0/inst/virusEnQ_reg[14]/Q
                         net (fo=4, routed)           0.130     0.934    design_1_i/top_0/inst/virusEnQ[14]
    SLICE_X57Y105        LUT4 (Prop_lut4_I3_O)        0.045     0.979 r  design_1_i/top_0/inst/virusEnQ[15]_rep_i_1/O
                         net (fo=1, routed)           0.000     0.979    design_1_i/top_0/inst/virusEnQ[15]_rep_i_1_n_0
    SLICE_X57Y105        FDRE                                         r  design_1_i/top_0/inst/virusEnQ_reg[15]_rep/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2290, routed)        0.864     0.864    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=288, routed)         0.935     0.937    design_1_i/top_0/inst/clk2
    SLICE_X57Y105        FDRE                                         r  design_1_i/top_0/inst/virusEnQ_reg[15]_rep/C
                         clock pessimism             -0.258     0.679    
    SLICE_X57Y105        FDRE (Hold_fdre_C_D)         0.092     0.771    design_1_i/top_0/inst/virusEnQ_reg[15]_rep
  -------------------------------------------------------------------
                         required time                         -0.771    
                         arrival time                           0.979    
  -------------------------------------------------------------------
                         slack                                  0.208    

Slack (MET) :             0.212ns  (arrival time - required time)
  Source:                 design_1_i/top_0/inst/virusEnQ_reg[56]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/top_0/inst/virusEnQ_reg[57]_rep/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.316ns  (logic 0.209ns (66.244%)  route 0.107ns (33.756%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.936ns
    Source Clock Delay      (SCD):    0.663ns
    Clock Pessimism Removal (CPR):    0.260ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2290, routed)        0.597     0.597    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=288, routed)         0.661     0.663    design_1_i/top_0/inst/clk2
    SLICE_X62Y110        FDRE                                         r  design_1_i/top_0/inst/virusEnQ_reg[56]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y110        FDRE (Prop_fdre_C_Q)         0.164     0.827 r  design_1_i/top_0/inst/virusEnQ_reg[56]/Q
                         net (fo=4, routed)           0.107     0.934    design_1_i/top_0/inst/virusEnQ[56]
    SLICE_X63Y110        LUT4 (Prop_lut4_I3_O)        0.045     0.979 r  design_1_i/top_0/inst/virusEnQ[57]_rep_i_1/O
                         net (fo=1, routed)           0.000     0.979    design_1_i/top_0/inst/virusEnQ[57]_rep_i_1_n_0
    SLICE_X63Y110        FDRE                                         r  design_1_i/top_0/inst/virusEnQ_reg[57]_rep/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2290, routed)        0.864     0.864    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=288, routed)         0.934     0.936    design_1_i/top_0/inst/clk2
    SLICE_X63Y110        FDRE                                         r  design_1_i/top_0/inst/virusEnQ_reg[57]_rep/C
                         clock pessimism             -0.260     0.676    
    SLICE_X63Y110        FDRE (Hold_fdre_C_D)         0.091     0.767    design_1_i/top_0/inst/virusEnQ_reg[57]_rep
  -------------------------------------------------------------------
                         required time                         -0.767    
                         arrival time                           0.979    
  -------------------------------------------------------------------
                         slack                                  0.212    

Slack (MET) :             0.214ns  (arrival time - required time)
  Source:                 design_1_i/top_0/inst/virusEnQ_reg[37]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/top_0/inst/virusEnQ_reg[38]_rep/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.343ns  (logic 0.209ns (60.960%)  route 0.134ns (39.040%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.853ns
    Source Clock Delay      (SCD):    0.582ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2290, routed)        0.597     0.597    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=288, routed)         0.580     0.582    design_1_i/top_0/inst/clk2
    SLICE_X58Y98         FDRE                                         r  design_1_i/top_0/inst/virusEnQ_reg[37]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y98         FDRE (Prop_fdre_C_Q)         0.164     0.746 r  design_1_i/top_0/inst/virusEnQ_reg[37]/Q
                         net (fo=257, routed)         0.134     0.880    design_1_i/top_0/inst/virusEnQ[37]
    SLICE_X60Y98         LUT4 (Prop_lut4_I3_O)        0.045     0.925 r  design_1_i/top_0/inst/virusEnQ[38]_rep_i_1/O
                         net (fo=1, routed)           0.000     0.925    design_1_i/top_0/inst/virusEnQ[38]_rep_i_1_n_0
    SLICE_X60Y98         FDRE                                         r  design_1_i/top_0/inst/virusEnQ_reg[38]_rep/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2290, routed)        0.864     0.864    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=288, routed)         0.851     0.853    design_1_i/top_0/inst/clk2
    SLICE_X60Y98         FDRE                                         r  design_1_i/top_0/inst/virusEnQ_reg[38]_rep/C
                         clock pessimism             -0.234     0.619    
    SLICE_X60Y98         FDRE (Hold_fdre_C_D)         0.092     0.711    design_1_i/top_0/inst/virusEnQ_reg[38]_rep
  -------------------------------------------------------------------
                         required time                         -0.711    
                         arrival time                           0.925    
  -------------------------------------------------------------------
                         slack                                  0.214    

Slack (MET) :             0.218ns  (arrival time - required time)
  Source:                 design_1_i/top_0/inst/virusEnQ_reg[106]_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/top_0/inst/virusEnQ_reg[107]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.325ns  (logic 0.186ns (57.277%)  route 0.139ns (42.723%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.931ns
    Source Clock Delay      (SCD):    0.658ns
    Clock Pessimism Removal (CPR):    0.258ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2290, routed)        0.597     0.597    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=288, routed)         0.656     0.658    design_1_i/top_0/inst/clk2
    SLICE_X56Y116        FDRE                                         r  design_1_i/top_0/inst/virusEnQ_reg[106]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y116        FDRE (Prop_fdre_C_Q)         0.141     0.799 r  design_1_i/top_0/inst/virusEnQ_reg[106]_rep/Q
                         net (fo=4, routed)           0.139     0.938    design_1_i/top_0/inst/virusEnQ_reg[106]_rep_n_0
    SLICE_X56Y115        LUT4 (Prop_lut4_I3_O)        0.045     0.983 r  design_1_i/top_0/inst/virusEnQ[107]_i_1/O
                         net (fo=1, routed)           0.000     0.983    design_1_i/top_0/inst/virusEnQ[107]_i_1_n_0
    SLICE_X56Y115        FDRE                                         r  design_1_i/top_0/inst/virusEnQ_reg[107]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2290, routed)        0.864     0.864    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=288, routed)         0.929     0.931    design_1_i/top_0/inst/clk2
    SLICE_X56Y115        FDRE                                         r  design_1_i/top_0/inst/virusEnQ_reg[107]/C
                         clock pessimism             -0.258     0.673    
    SLICE_X56Y115        FDRE (Hold_fdre_C_D)         0.092     0.765    design_1_i/top_0/inst/virusEnQ_reg[107]
  -------------------------------------------------------------------
                         required time                         -0.765    
                         arrival time                           0.983    
  -------------------------------------------------------------------
                         slack                                  0.218    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_design_1_clk_wiz_0_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0    design_1_i/clk_wiz_0/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X53Y106    design_1_i/top_0/inst/virusCounterQ_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X52Y105    design_1_i/top_0/inst/virusCounterQ_reg[10]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X51Y108    design_1_i/top_0/inst/virusCounterQ_reg[11]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X53Y106    design_1_i/top_0/inst/virusCounterQ_reg[12]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X53Y106    design_1_i/top_0/inst/virusCounterQ_reg[13]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X53Y106    design_1_i/top_0/inst/virusCounterQ_reg[14]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X53Y108    design_1_i/top_0/inst/virusCounterQ_reg[15]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X53Y109    design_1_i/top_0/inst/virusCounterQ_reg[16]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y0  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X61Y115    design_1_i/top_0/inst/virusEnQ_reg[96]_rep/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X61Y115    design_1_i/top_0/inst/virusEnQ_reg[99]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X51Y108    design_1_i/top_0/inst/virusCounterQ_reg[11]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X53Y108    design_1_i/top_0/inst/virusCounterQ_reg[15]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X53Y109    design_1_i/top_0/inst/virusCounterQ_reg[16]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X53Y109    design_1_i/top_0/inst/virusCounterQ_reg[16]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X53Y109    design_1_i/top_0/inst/virusCounterQ_reg[17]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X53Y109    design_1_i/top_0/inst/virusCounterQ_reg[17]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X53Y109    design_1_i/top_0/inst/virusCounterQ_reg[18]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X53Y109    design_1_i/top_0/inst/virusCounterQ_reg[18]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X55Y107    design_1_i/top_0/inst/virusEnQ_reg[0]_rep/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X55Y118    design_1_i/top_0/inst/virusEnQ_reg[104]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X50Y118    design_1_i/top_0/inst/virusEnQ_reg[108]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X52Y98     design_1_i/top_0/inst/virusEnQ_reg[10]_rep/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X54Y116    design_1_i/top_0/inst/virusEnQ_reg[110]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X53Y116    design_1_i/top_0/inst/virusEnQ_reg[110]_rep/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X54Y116    design_1_i/top_0/inst/virusEnQ_reg[111]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X54Y116    design_1_i/top_0/inst/virusEnQ_reg[111]_rep/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X54Y116    design_1_i/top_0/inst/virusEnQ_reg[112]_rep/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X53Y116    design_1_i/top_0/inst/virusEnQ_reg[115]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_design_1_clk_wiz_0_0
  To Clock:  clkfbout_design_1_clk_wiz_0_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_design_1_clk_wiz_0_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y1    design_1_i/clk_wiz_0/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y0  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_out1_design_1_clk_wiz_0_0

Setup :          156  Failing Endpoints,  Worst Slack       -1.619ns,  Total Violation      -64.032ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.050ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -1.619ns  (required time - arrival time)
  Source:                 design_1_i/top_0/inst/AxiSupporter1/FSM_sequential_state_reg[1]_rep__1/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/top_0/inst/virusCounterQ_reg[11]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.641ns  (logic 1.101ns (11.420%)  route 8.540ns (88.580%))
  Logic Levels:           5  (LUT2=1 LUT3=1 LUT6=3)
  Clock Path Skew:        -1.299ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.645ns = ( 11.645 - 10.000 ) 
    Source Clock Delay      (SCD):    2.944ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.266ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2290, routed)        1.650     2.944    design_1_i/top_0/inst/AxiSupporter1/S_AXI_ACLK
    SLICE_X44Y92         FDRE                                         r  design_1_i/top_0/inst/AxiSupporter1/FSM_sequential_state_reg[1]_rep__1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y92         FDRE (Prop_fdre_C_Q)         0.456     3.400 r  design_1_i/top_0/inst/AxiSupporter1/FSM_sequential_state_reg[1]_rep__1/Q
                         net (fo=122, routed)         4.186     7.586    design_1_i/top_0/inst/AxiSupporter1/FSM_sequential_state_reg[1]_rep__1_n_0
    SLICE_X41Y102        LUT3 (Prop_lut3_I2_O)        0.124     7.710 r  design_1_i/top_0/inst/AxiSupporter1/trigger_INST_0_i_3/O
                         net (fo=16, routed)          1.894     9.605    design_1_i/top_0/inst/AxiSupporter1/trigger_INST_0_i_3_n_0
    SLICE_X53Y97         LUT6 (Prop_lut6_I5_O)        0.124     9.729 f  design_1_i/top_0/inst/AxiSupporter1/rdDataQ[31]_i_3_comp/O
                         net (fo=1, routed)           0.404    10.133    design_1_i/top_0/inst/AxiSupporter1/rdDataQ[31]_i_3_n_0_repN
    SLICE_X53Y98         LUT6 (Prop_lut6_I5_O)        0.124    10.257 f  design_1_i/top_0/inst/AxiSupporter1/trigger_INST_0_i_2_replica_comp/O
                         net (fo=1, routed)           0.955    11.211    design_1_i/top_0/inst/AxiSupporter1/trigger_INST_0_i_2_n_0_repN
    SLICE_X52Y107        LUT6 (Prop_lut6_I1_O)        0.124    11.335 f  design_1_i/top_0/inst/AxiSupporter1/virusCounterQ[31]_i_3/O
                         net (fo=1, routed)           0.433    11.769    design_1_i/top_0/inst/AxiSupporter1/virusCounterQ[31]_i_3_n_0
    SLICE_X52Y107        LUT2 (Prop_lut2_I1_O)        0.149    11.918 r  design_1_i/top_0/inst/AxiSupporter1/virusCounterQ[31]_i_1/O
                         net (fo=32, routed)          0.668    12.585    design_1_i/top_0/inst/AxiSupporter1_n_376
    SLICE_X51Y108        FDRE                                         r  design_1_i/top_0/inst/virusCounterQ_reg[11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2290, routed)        1.612    11.612    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425     8.187 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725     9.912    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.003 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=288, routed)         1.642    11.645    design_1_i/top_0/inst/clk2
    SLICE_X51Y108        FDRE                                         r  design_1_i/top_0/inst/virusCounterQ_reg[11]/C
                         clock pessimism              0.000    11.645    
                         clock uncertainty           -0.266    11.379    
    SLICE_X51Y108        FDRE (Setup_fdre_C_CE)      -0.413    10.966    design_1_i/top_0/inst/virusCounterQ_reg[11]
  -------------------------------------------------------------------
                         required time                         10.966    
                         arrival time                         -12.585    
  -------------------------------------------------------------------
                         slack                                 -1.619    

Slack (VIOLATED) :        -1.619ns  (required time - arrival time)
  Source:                 design_1_i/top_0/inst/AxiSupporter1/FSM_sequential_state_reg[1]_rep__1/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/top_0/inst/virusCounterQ_reg[25]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.641ns  (logic 1.101ns (11.420%)  route 8.540ns (88.580%))
  Logic Levels:           5  (LUT2=1 LUT3=1 LUT6=3)
  Clock Path Skew:        -1.299ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.645ns = ( 11.645 - 10.000 ) 
    Source Clock Delay      (SCD):    2.944ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.266ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2290, routed)        1.650     2.944    design_1_i/top_0/inst/AxiSupporter1/S_AXI_ACLK
    SLICE_X44Y92         FDRE                                         r  design_1_i/top_0/inst/AxiSupporter1/FSM_sequential_state_reg[1]_rep__1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y92         FDRE (Prop_fdre_C_Q)         0.456     3.400 r  design_1_i/top_0/inst/AxiSupporter1/FSM_sequential_state_reg[1]_rep__1/Q
                         net (fo=122, routed)         4.186     7.586    design_1_i/top_0/inst/AxiSupporter1/FSM_sequential_state_reg[1]_rep__1_n_0
    SLICE_X41Y102        LUT3 (Prop_lut3_I2_O)        0.124     7.710 r  design_1_i/top_0/inst/AxiSupporter1/trigger_INST_0_i_3/O
                         net (fo=16, routed)          1.894     9.605    design_1_i/top_0/inst/AxiSupporter1/trigger_INST_0_i_3_n_0
    SLICE_X53Y97         LUT6 (Prop_lut6_I5_O)        0.124     9.729 f  design_1_i/top_0/inst/AxiSupporter1/rdDataQ[31]_i_3_comp/O
                         net (fo=1, routed)           0.404    10.133    design_1_i/top_0/inst/AxiSupporter1/rdDataQ[31]_i_3_n_0_repN
    SLICE_X53Y98         LUT6 (Prop_lut6_I5_O)        0.124    10.257 f  design_1_i/top_0/inst/AxiSupporter1/trigger_INST_0_i_2_replica_comp/O
                         net (fo=1, routed)           0.955    11.211    design_1_i/top_0/inst/AxiSupporter1/trigger_INST_0_i_2_n_0_repN
    SLICE_X52Y107        LUT6 (Prop_lut6_I1_O)        0.124    11.335 f  design_1_i/top_0/inst/AxiSupporter1/virusCounterQ[31]_i_3/O
                         net (fo=1, routed)           0.433    11.769    design_1_i/top_0/inst/AxiSupporter1/virusCounterQ[31]_i_3_n_0
    SLICE_X52Y107        LUT2 (Prop_lut2_I1_O)        0.149    11.918 r  design_1_i/top_0/inst/AxiSupporter1/virusCounterQ[31]_i_1/O
                         net (fo=32, routed)          0.668    12.585    design_1_i/top_0/inst/AxiSupporter1_n_376
    SLICE_X51Y108        FDRE                                         r  design_1_i/top_0/inst/virusCounterQ_reg[25]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2290, routed)        1.612    11.612    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425     8.187 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725     9.912    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.003 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=288, routed)         1.642    11.645    design_1_i/top_0/inst/clk2
    SLICE_X51Y108        FDRE                                         r  design_1_i/top_0/inst/virusCounterQ_reg[25]/C
                         clock pessimism              0.000    11.645    
                         clock uncertainty           -0.266    11.379    
    SLICE_X51Y108        FDRE (Setup_fdre_C_CE)      -0.413    10.966    design_1_i/top_0/inst/virusCounterQ_reg[25]
  -------------------------------------------------------------------
                         required time                         10.966    
                         arrival time                         -12.585    
  -------------------------------------------------------------------
                         slack                                 -1.619    

Slack (VIOLATED) :        -1.619ns  (required time - arrival time)
  Source:                 design_1_i/top_0/inst/AxiSupporter1/FSM_sequential_state_reg[1]_rep__1/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/top_0/inst/virusCounterQ_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.641ns  (logic 1.101ns (11.420%)  route 8.540ns (88.580%))
  Logic Levels:           5  (LUT2=1 LUT3=1 LUT6=3)
  Clock Path Skew:        -1.299ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.645ns = ( 11.645 - 10.000 ) 
    Source Clock Delay      (SCD):    2.944ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.266ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2290, routed)        1.650     2.944    design_1_i/top_0/inst/AxiSupporter1/S_AXI_ACLK
    SLICE_X44Y92         FDRE                                         r  design_1_i/top_0/inst/AxiSupporter1/FSM_sequential_state_reg[1]_rep__1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y92         FDRE (Prop_fdre_C_Q)         0.456     3.400 r  design_1_i/top_0/inst/AxiSupporter1/FSM_sequential_state_reg[1]_rep__1/Q
                         net (fo=122, routed)         4.186     7.586    design_1_i/top_0/inst/AxiSupporter1/FSM_sequential_state_reg[1]_rep__1_n_0
    SLICE_X41Y102        LUT3 (Prop_lut3_I2_O)        0.124     7.710 r  design_1_i/top_0/inst/AxiSupporter1/trigger_INST_0_i_3/O
                         net (fo=16, routed)          1.894     9.605    design_1_i/top_0/inst/AxiSupporter1/trigger_INST_0_i_3_n_0
    SLICE_X53Y97         LUT6 (Prop_lut6_I5_O)        0.124     9.729 f  design_1_i/top_0/inst/AxiSupporter1/rdDataQ[31]_i_3_comp/O
                         net (fo=1, routed)           0.404    10.133    design_1_i/top_0/inst/AxiSupporter1/rdDataQ[31]_i_3_n_0_repN
    SLICE_X53Y98         LUT6 (Prop_lut6_I5_O)        0.124    10.257 f  design_1_i/top_0/inst/AxiSupporter1/trigger_INST_0_i_2_replica_comp/O
                         net (fo=1, routed)           0.955    11.211    design_1_i/top_0/inst/AxiSupporter1/trigger_INST_0_i_2_n_0_repN
    SLICE_X52Y107        LUT6 (Prop_lut6_I1_O)        0.124    11.335 f  design_1_i/top_0/inst/AxiSupporter1/virusCounterQ[31]_i_3/O
                         net (fo=1, routed)           0.433    11.769    design_1_i/top_0/inst/AxiSupporter1/virusCounterQ[31]_i_3_n_0
    SLICE_X52Y107        LUT2 (Prop_lut2_I1_O)        0.149    11.918 r  design_1_i/top_0/inst/AxiSupporter1/virusCounterQ[31]_i_1/O
                         net (fo=32, routed)          0.668    12.585    design_1_i/top_0/inst/AxiSupporter1_n_376
    SLICE_X51Y108        FDRE                                         r  design_1_i/top_0/inst/virusCounterQ_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2290, routed)        1.612    11.612    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425     8.187 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725     9.912    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.003 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=288, routed)         1.642    11.645    design_1_i/top_0/inst/clk2
    SLICE_X51Y108        FDRE                                         r  design_1_i/top_0/inst/virusCounterQ_reg[7]/C
                         clock pessimism              0.000    11.645    
                         clock uncertainty           -0.266    11.379    
    SLICE_X51Y108        FDRE (Setup_fdre_C_CE)      -0.413    10.966    design_1_i/top_0/inst/virusCounterQ_reg[7]
  -------------------------------------------------------------------
                         required time                         10.966    
                         arrival time                         -12.585    
  -------------------------------------------------------------------
                         slack                                 -1.619    

Slack (VIOLATED) :        -1.619ns  (required time - arrival time)
  Source:                 design_1_i/top_0/inst/AxiSupporter1/FSM_sequential_state_reg[1]_rep__1/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/top_0/inst/virusCounterQ_reg[8]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.641ns  (logic 1.101ns (11.420%)  route 8.540ns (88.580%))
  Logic Levels:           5  (LUT2=1 LUT3=1 LUT6=3)
  Clock Path Skew:        -1.299ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.645ns = ( 11.645 - 10.000 ) 
    Source Clock Delay      (SCD):    2.944ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.266ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2290, routed)        1.650     2.944    design_1_i/top_0/inst/AxiSupporter1/S_AXI_ACLK
    SLICE_X44Y92         FDRE                                         r  design_1_i/top_0/inst/AxiSupporter1/FSM_sequential_state_reg[1]_rep__1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y92         FDRE (Prop_fdre_C_Q)         0.456     3.400 r  design_1_i/top_0/inst/AxiSupporter1/FSM_sequential_state_reg[1]_rep__1/Q
                         net (fo=122, routed)         4.186     7.586    design_1_i/top_0/inst/AxiSupporter1/FSM_sequential_state_reg[1]_rep__1_n_0
    SLICE_X41Y102        LUT3 (Prop_lut3_I2_O)        0.124     7.710 r  design_1_i/top_0/inst/AxiSupporter1/trigger_INST_0_i_3/O
                         net (fo=16, routed)          1.894     9.605    design_1_i/top_0/inst/AxiSupporter1/trigger_INST_0_i_3_n_0
    SLICE_X53Y97         LUT6 (Prop_lut6_I5_O)        0.124     9.729 f  design_1_i/top_0/inst/AxiSupporter1/rdDataQ[31]_i_3_comp/O
                         net (fo=1, routed)           0.404    10.133    design_1_i/top_0/inst/AxiSupporter1/rdDataQ[31]_i_3_n_0_repN
    SLICE_X53Y98         LUT6 (Prop_lut6_I5_O)        0.124    10.257 f  design_1_i/top_0/inst/AxiSupporter1/trigger_INST_0_i_2_replica_comp/O
                         net (fo=1, routed)           0.955    11.211    design_1_i/top_0/inst/AxiSupporter1/trigger_INST_0_i_2_n_0_repN
    SLICE_X52Y107        LUT6 (Prop_lut6_I1_O)        0.124    11.335 f  design_1_i/top_0/inst/AxiSupporter1/virusCounterQ[31]_i_3/O
                         net (fo=1, routed)           0.433    11.769    design_1_i/top_0/inst/AxiSupporter1/virusCounterQ[31]_i_3_n_0
    SLICE_X52Y107        LUT2 (Prop_lut2_I1_O)        0.149    11.918 r  design_1_i/top_0/inst/AxiSupporter1/virusCounterQ[31]_i_1/O
                         net (fo=32, routed)          0.668    12.585    design_1_i/top_0/inst/AxiSupporter1_n_376
    SLICE_X51Y108        FDRE                                         r  design_1_i/top_0/inst/virusCounterQ_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2290, routed)        1.612    11.612    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425     8.187 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725     9.912    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.003 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=288, routed)         1.642    11.645    design_1_i/top_0/inst/clk2
    SLICE_X51Y108        FDRE                                         r  design_1_i/top_0/inst/virusCounterQ_reg[8]/C
                         clock pessimism              0.000    11.645    
                         clock uncertainty           -0.266    11.379    
    SLICE_X51Y108        FDRE (Setup_fdre_C_CE)      -0.413    10.966    design_1_i/top_0/inst/virusCounterQ_reg[8]
  -------------------------------------------------------------------
                         required time                         10.966    
                         arrival time                         -12.585    
  -------------------------------------------------------------------
                         slack                                 -1.619    

Slack (VIOLATED) :        -1.619ns  (required time - arrival time)
  Source:                 design_1_i/top_0/inst/AxiSupporter1/FSM_sequential_state_reg[1]_rep__1/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/top_0/inst/virusCounterQ_reg[9]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.641ns  (logic 1.101ns (11.420%)  route 8.540ns (88.580%))
  Logic Levels:           5  (LUT2=1 LUT3=1 LUT6=3)
  Clock Path Skew:        -1.299ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.645ns = ( 11.645 - 10.000 ) 
    Source Clock Delay      (SCD):    2.944ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.266ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2290, routed)        1.650     2.944    design_1_i/top_0/inst/AxiSupporter1/S_AXI_ACLK
    SLICE_X44Y92         FDRE                                         r  design_1_i/top_0/inst/AxiSupporter1/FSM_sequential_state_reg[1]_rep__1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y92         FDRE (Prop_fdre_C_Q)         0.456     3.400 r  design_1_i/top_0/inst/AxiSupporter1/FSM_sequential_state_reg[1]_rep__1/Q
                         net (fo=122, routed)         4.186     7.586    design_1_i/top_0/inst/AxiSupporter1/FSM_sequential_state_reg[1]_rep__1_n_0
    SLICE_X41Y102        LUT3 (Prop_lut3_I2_O)        0.124     7.710 r  design_1_i/top_0/inst/AxiSupporter1/trigger_INST_0_i_3/O
                         net (fo=16, routed)          1.894     9.605    design_1_i/top_0/inst/AxiSupporter1/trigger_INST_0_i_3_n_0
    SLICE_X53Y97         LUT6 (Prop_lut6_I5_O)        0.124     9.729 f  design_1_i/top_0/inst/AxiSupporter1/rdDataQ[31]_i_3_comp/O
                         net (fo=1, routed)           0.404    10.133    design_1_i/top_0/inst/AxiSupporter1/rdDataQ[31]_i_3_n_0_repN
    SLICE_X53Y98         LUT6 (Prop_lut6_I5_O)        0.124    10.257 f  design_1_i/top_0/inst/AxiSupporter1/trigger_INST_0_i_2_replica_comp/O
                         net (fo=1, routed)           0.955    11.211    design_1_i/top_0/inst/AxiSupporter1/trigger_INST_0_i_2_n_0_repN
    SLICE_X52Y107        LUT6 (Prop_lut6_I1_O)        0.124    11.335 f  design_1_i/top_0/inst/AxiSupporter1/virusCounterQ[31]_i_3/O
                         net (fo=1, routed)           0.433    11.769    design_1_i/top_0/inst/AxiSupporter1/virusCounterQ[31]_i_3_n_0
    SLICE_X52Y107        LUT2 (Prop_lut2_I1_O)        0.149    11.918 r  design_1_i/top_0/inst/AxiSupporter1/virusCounterQ[31]_i_1/O
                         net (fo=32, routed)          0.668    12.585    design_1_i/top_0/inst/AxiSupporter1_n_376
    SLICE_X51Y108        FDRE                                         r  design_1_i/top_0/inst/virusCounterQ_reg[9]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2290, routed)        1.612    11.612    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425     8.187 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725     9.912    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.003 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=288, routed)         1.642    11.645    design_1_i/top_0/inst/clk2
    SLICE_X51Y108        FDRE                                         r  design_1_i/top_0/inst/virusCounterQ_reg[9]/C
                         clock pessimism              0.000    11.645    
                         clock uncertainty           -0.266    11.379    
    SLICE_X51Y108        FDRE (Setup_fdre_C_CE)      -0.413    10.966    design_1_i/top_0/inst/virusCounterQ_reg[9]
  -------------------------------------------------------------------
                         required time                         10.966    
                         arrival time                         -12.585    
  -------------------------------------------------------------------
                         slack                                 -1.619    

Slack (VIOLATED) :        -1.344ns  (required time - arrival time)
  Source:                 design_1_i/top_0/inst/AxiSupporter1/FSM_sequential_state_reg[1]_rep__1/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/top_0/inst/virusCounterQ_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.367ns  (logic 1.101ns (11.754%)  route 8.266ns (88.246%))
  Logic Levels:           5  (LUT2=1 LUT3=1 LUT6=3)
  Clock Path Skew:        -1.298ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.646ns = ( 11.646 - 10.000 ) 
    Source Clock Delay      (SCD):    2.944ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.266ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2290, routed)        1.650     2.944    design_1_i/top_0/inst/AxiSupporter1/S_AXI_ACLK
    SLICE_X44Y92         FDRE                                         r  design_1_i/top_0/inst/AxiSupporter1/FSM_sequential_state_reg[1]_rep__1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y92         FDRE (Prop_fdre_C_Q)         0.456     3.400 r  design_1_i/top_0/inst/AxiSupporter1/FSM_sequential_state_reg[1]_rep__1/Q
                         net (fo=122, routed)         4.186     7.586    design_1_i/top_0/inst/AxiSupporter1/FSM_sequential_state_reg[1]_rep__1_n_0
    SLICE_X41Y102        LUT3 (Prop_lut3_I2_O)        0.124     7.710 r  design_1_i/top_0/inst/AxiSupporter1/trigger_INST_0_i_3/O
                         net (fo=16, routed)          1.894     9.605    design_1_i/top_0/inst/AxiSupporter1/trigger_INST_0_i_3_n_0
    SLICE_X53Y97         LUT6 (Prop_lut6_I5_O)        0.124     9.729 f  design_1_i/top_0/inst/AxiSupporter1/rdDataQ[31]_i_3_comp/O
                         net (fo=1, routed)           0.404    10.133    design_1_i/top_0/inst/AxiSupporter1/rdDataQ[31]_i_3_n_0_repN
    SLICE_X53Y98         LUT6 (Prop_lut6_I5_O)        0.124    10.257 f  design_1_i/top_0/inst/AxiSupporter1/trigger_INST_0_i_2_replica_comp/O
                         net (fo=1, routed)           0.955    11.211    design_1_i/top_0/inst/AxiSupporter1/trigger_INST_0_i_2_n_0_repN
    SLICE_X52Y107        LUT6 (Prop_lut6_I1_O)        0.124    11.335 f  design_1_i/top_0/inst/AxiSupporter1/virusCounterQ[31]_i_3/O
                         net (fo=1, routed)           0.433    11.769    design_1_i/top_0/inst/AxiSupporter1/virusCounterQ[31]_i_3_n_0
    SLICE_X52Y107        LUT2 (Prop_lut2_I1_O)        0.149    11.918 r  design_1_i/top_0/inst/AxiSupporter1/virusCounterQ[31]_i_1/O
                         net (fo=32, routed)          0.394    12.311    design_1_i/top_0/inst/AxiSupporter1_n_376
    SLICE_X53Y106        FDRE                                         r  design_1_i/top_0/inst/virusCounterQ_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2290, routed)        1.612    11.612    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425     8.187 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725     9.912    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.003 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=288, routed)         1.643    11.646    design_1_i/top_0/inst/clk2
    SLICE_X53Y106        FDRE                                         r  design_1_i/top_0/inst/virusCounterQ_reg[0]/C
                         clock pessimism              0.000    11.646    
                         clock uncertainty           -0.266    11.380    
    SLICE_X53Y106        FDRE (Setup_fdre_C_CE)      -0.413    10.967    design_1_i/top_0/inst/virusCounterQ_reg[0]
  -------------------------------------------------------------------
                         required time                         10.967    
                         arrival time                         -12.311    
  -------------------------------------------------------------------
                         slack                                 -1.344    

Slack (VIOLATED) :        -1.344ns  (required time - arrival time)
  Source:                 design_1_i/top_0/inst/AxiSupporter1/FSM_sequential_state_reg[1]_rep__1/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/top_0/inst/virusCounterQ_reg[12]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.367ns  (logic 1.101ns (11.754%)  route 8.266ns (88.246%))
  Logic Levels:           5  (LUT2=1 LUT3=1 LUT6=3)
  Clock Path Skew:        -1.298ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.646ns = ( 11.646 - 10.000 ) 
    Source Clock Delay      (SCD):    2.944ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.266ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2290, routed)        1.650     2.944    design_1_i/top_0/inst/AxiSupporter1/S_AXI_ACLK
    SLICE_X44Y92         FDRE                                         r  design_1_i/top_0/inst/AxiSupporter1/FSM_sequential_state_reg[1]_rep__1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y92         FDRE (Prop_fdre_C_Q)         0.456     3.400 r  design_1_i/top_0/inst/AxiSupporter1/FSM_sequential_state_reg[1]_rep__1/Q
                         net (fo=122, routed)         4.186     7.586    design_1_i/top_0/inst/AxiSupporter1/FSM_sequential_state_reg[1]_rep__1_n_0
    SLICE_X41Y102        LUT3 (Prop_lut3_I2_O)        0.124     7.710 r  design_1_i/top_0/inst/AxiSupporter1/trigger_INST_0_i_3/O
                         net (fo=16, routed)          1.894     9.605    design_1_i/top_0/inst/AxiSupporter1/trigger_INST_0_i_3_n_0
    SLICE_X53Y97         LUT6 (Prop_lut6_I5_O)        0.124     9.729 f  design_1_i/top_0/inst/AxiSupporter1/rdDataQ[31]_i_3_comp/O
                         net (fo=1, routed)           0.404    10.133    design_1_i/top_0/inst/AxiSupporter1/rdDataQ[31]_i_3_n_0_repN
    SLICE_X53Y98         LUT6 (Prop_lut6_I5_O)        0.124    10.257 f  design_1_i/top_0/inst/AxiSupporter1/trigger_INST_0_i_2_replica_comp/O
                         net (fo=1, routed)           0.955    11.211    design_1_i/top_0/inst/AxiSupporter1/trigger_INST_0_i_2_n_0_repN
    SLICE_X52Y107        LUT6 (Prop_lut6_I1_O)        0.124    11.335 f  design_1_i/top_0/inst/AxiSupporter1/virusCounterQ[31]_i_3/O
                         net (fo=1, routed)           0.433    11.769    design_1_i/top_0/inst/AxiSupporter1/virusCounterQ[31]_i_3_n_0
    SLICE_X52Y107        LUT2 (Prop_lut2_I1_O)        0.149    11.918 r  design_1_i/top_0/inst/AxiSupporter1/virusCounterQ[31]_i_1/O
                         net (fo=32, routed)          0.394    12.311    design_1_i/top_0/inst/AxiSupporter1_n_376
    SLICE_X53Y106        FDRE                                         r  design_1_i/top_0/inst/virusCounterQ_reg[12]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2290, routed)        1.612    11.612    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425     8.187 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725     9.912    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.003 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=288, routed)         1.643    11.646    design_1_i/top_0/inst/clk2
    SLICE_X53Y106        FDRE                                         r  design_1_i/top_0/inst/virusCounterQ_reg[12]/C
                         clock pessimism              0.000    11.646    
                         clock uncertainty           -0.266    11.380    
    SLICE_X53Y106        FDRE (Setup_fdre_C_CE)      -0.413    10.967    design_1_i/top_0/inst/virusCounterQ_reg[12]
  -------------------------------------------------------------------
                         required time                         10.967    
                         arrival time                         -12.311    
  -------------------------------------------------------------------
                         slack                                 -1.344    

Slack (VIOLATED) :        -1.344ns  (required time - arrival time)
  Source:                 design_1_i/top_0/inst/AxiSupporter1/FSM_sequential_state_reg[1]_rep__1/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/top_0/inst/virusCounterQ_reg[13]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.367ns  (logic 1.101ns (11.754%)  route 8.266ns (88.246%))
  Logic Levels:           5  (LUT2=1 LUT3=1 LUT6=3)
  Clock Path Skew:        -1.298ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.646ns = ( 11.646 - 10.000 ) 
    Source Clock Delay      (SCD):    2.944ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.266ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2290, routed)        1.650     2.944    design_1_i/top_0/inst/AxiSupporter1/S_AXI_ACLK
    SLICE_X44Y92         FDRE                                         r  design_1_i/top_0/inst/AxiSupporter1/FSM_sequential_state_reg[1]_rep__1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y92         FDRE (Prop_fdre_C_Q)         0.456     3.400 r  design_1_i/top_0/inst/AxiSupporter1/FSM_sequential_state_reg[1]_rep__1/Q
                         net (fo=122, routed)         4.186     7.586    design_1_i/top_0/inst/AxiSupporter1/FSM_sequential_state_reg[1]_rep__1_n_0
    SLICE_X41Y102        LUT3 (Prop_lut3_I2_O)        0.124     7.710 r  design_1_i/top_0/inst/AxiSupporter1/trigger_INST_0_i_3/O
                         net (fo=16, routed)          1.894     9.605    design_1_i/top_0/inst/AxiSupporter1/trigger_INST_0_i_3_n_0
    SLICE_X53Y97         LUT6 (Prop_lut6_I5_O)        0.124     9.729 f  design_1_i/top_0/inst/AxiSupporter1/rdDataQ[31]_i_3_comp/O
                         net (fo=1, routed)           0.404    10.133    design_1_i/top_0/inst/AxiSupporter1/rdDataQ[31]_i_3_n_0_repN
    SLICE_X53Y98         LUT6 (Prop_lut6_I5_O)        0.124    10.257 f  design_1_i/top_0/inst/AxiSupporter1/trigger_INST_0_i_2_replica_comp/O
                         net (fo=1, routed)           0.955    11.211    design_1_i/top_0/inst/AxiSupporter1/trigger_INST_0_i_2_n_0_repN
    SLICE_X52Y107        LUT6 (Prop_lut6_I1_O)        0.124    11.335 f  design_1_i/top_0/inst/AxiSupporter1/virusCounterQ[31]_i_3/O
                         net (fo=1, routed)           0.433    11.769    design_1_i/top_0/inst/AxiSupporter1/virusCounterQ[31]_i_3_n_0
    SLICE_X52Y107        LUT2 (Prop_lut2_I1_O)        0.149    11.918 r  design_1_i/top_0/inst/AxiSupporter1/virusCounterQ[31]_i_1/O
                         net (fo=32, routed)          0.394    12.311    design_1_i/top_0/inst/AxiSupporter1_n_376
    SLICE_X53Y106        FDRE                                         r  design_1_i/top_0/inst/virusCounterQ_reg[13]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2290, routed)        1.612    11.612    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425     8.187 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725     9.912    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.003 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=288, routed)         1.643    11.646    design_1_i/top_0/inst/clk2
    SLICE_X53Y106        FDRE                                         r  design_1_i/top_0/inst/virusCounterQ_reg[13]/C
                         clock pessimism              0.000    11.646    
                         clock uncertainty           -0.266    11.380    
    SLICE_X53Y106        FDRE (Setup_fdre_C_CE)      -0.413    10.967    design_1_i/top_0/inst/virusCounterQ_reg[13]
  -------------------------------------------------------------------
                         required time                         10.967    
                         arrival time                         -12.311    
  -------------------------------------------------------------------
                         slack                                 -1.344    

Slack (VIOLATED) :        -1.344ns  (required time - arrival time)
  Source:                 design_1_i/top_0/inst/AxiSupporter1/FSM_sequential_state_reg[1]_rep__1/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/top_0/inst/virusCounterQ_reg[14]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.367ns  (logic 1.101ns (11.754%)  route 8.266ns (88.246%))
  Logic Levels:           5  (LUT2=1 LUT3=1 LUT6=3)
  Clock Path Skew:        -1.298ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.646ns = ( 11.646 - 10.000 ) 
    Source Clock Delay      (SCD):    2.944ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.266ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2290, routed)        1.650     2.944    design_1_i/top_0/inst/AxiSupporter1/S_AXI_ACLK
    SLICE_X44Y92         FDRE                                         r  design_1_i/top_0/inst/AxiSupporter1/FSM_sequential_state_reg[1]_rep__1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y92         FDRE (Prop_fdre_C_Q)         0.456     3.400 r  design_1_i/top_0/inst/AxiSupporter1/FSM_sequential_state_reg[1]_rep__1/Q
                         net (fo=122, routed)         4.186     7.586    design_1_i/top_0/inst/AxiSupporter1/FSM_sequential_state_reg[1]_rep__1_n_0
    SLICE_X41Y102        LUT3 (Prop_lut3_I2_O)        0.124     7.710 r  design_1_i/top_0/inst/AxiSupporter1/trigger_INST_0_i_3/O
                         net (fo=16, routed)          1.894     9.605    design_1_i/top_0/inst/AxiSupporter1/trigger_INST_0_i_3_n_0
    SLICE_X53Y97         LUT6 (Prop_lut6_I5_O)        0.124     9.729 f  design_1_i/top_0/inst/AxiSupporter1/rdDataQ[31]_i_3_comp/O
                         net (fo=1, routed)           0.404    10.133    design_1_i/top_0/inst/AxiSupporter1/rdDataQ[31]_i_3_n_0_repN
    SLICE_X53Y98         LUT6 (Prop_lut6_I5_O)        0.124    10.257 f  design_1_i/top_0/inst/AxiSupporter1/trigger_INST_0_i_2_replica_comp/O
                         net (fo=1, routed)           0.955    11.211    design_1_i/top_0/inst/AxiSupporter1/trigger_INST_0_i_2_n_0_repN
    SLICE_X52Y107        LUT6 (Prop_lut6_I1_O)        0.124    11.335 f  design_1_i/top_0/inst/AxiSupporter1/virusCounterQ[31]_i_3/O
                         net (fo=1, routed)           0.433    11.769    design_1_i/top_0/inst/AxiSupporter1/virusCounterQ[31]_i_3_n_0
    SLICE_X52Y107        LUT2 (Prop_lut2_I1_O)        0.149    11.918 r  design_1_i/top_0/inst/AxiSupporter1/virusCounterQ[31]_i_1/O
                         net (fo=32, routed)          0.394    12.311    design_1_i/top_0/inst/AxiSupporter1_n_376
    SLICE_X53Y106        FDRE                                         r  design_1_i/top_0/inst/virusCounterQ_reg[14]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2290, routed)        1.612    11.612    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425     8.187 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725     9.912    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.003 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=288, routed)         1.643    11.646    design_1_i/top_0/inst/clk2
    SLICE_X53Y106        FDRE                                         r  design_1_i/top_0/inst/virusCounterQ_reg[14]/C
                         clock pessimism              0.000    11.646    
                         clock uncertainty           -0.266    11.380    
    SLICE_X53Y106        FDRE (Setup_fdre_C_CE)      -0.413    10.967    design_1_i/top_0/inst/virusCounterQ_reg[14]
  -------------------------------------------------------------------
                         required time                         10.967    
                         arrival time                         -12.311    
  -------------------------------------------------------------------
                         slack                                 -1.344    

Slack (VIOLATED) :        -1.344ns  (required time - arrival time)
  Source:                 design_1_i/top_0/inst/AxiSupporter1/FSM_sequential_state_reg[1]_rep__1/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/top_0/inst/virusCounterQ_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.367ns  (logic 1.101ns (11.754%)  route 8.266ns (88.246%))
  Logic Levels:           5  (LUT2=1 LUT3=1 LUT6=3)
  Clock Path Skew:        -1.298ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.646ns = ( 11.646 - 10.000 ) 
    Source Clock Delay      (SCD):    2.944ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.266ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2290, routed)        1.650     2.944    design_1_i/top_0/inst/AxiSupporter1/S_AXI_ACLK
    SLICE_X44Y92         FDRE                                         r  design_1_i/top_0/inst/AxiSupporter1/FSM_sequential_state_reg[1]_rep__1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y92         FDRE (Prop_fdre_C_Q)         0.456     3.400 r  design_1_i/top_0/inst/AxiSupporter1/FSM_sequential_state_reg[1]_rep__1/Q
                         net (fo=122, routed)         4.186     7.586    design_1_i/top_0/inst/AxiSupporter1/FSM_sequential_state_reg[1]_rep__1_n_0
    SLICE_X41Y102        LUT3 (Prop_lut3_I2_O)        0.124     7.710 r  design_1_i/top_0/inst/AxiSupporter1/trigger_INST_0_i_3/O
                         net (fo=16, routed)          1.894     9.605    design_1_i/top_0/inst/AxiSupporter1/trigger_INST_0_i_3_n_0
    SLICE_X53Y97         LUT6 (Prop_lut6_I5_O)        0.124     9.729 f  design_1_i/top_0/inst/AxiSupporter1/rdDataQ[31]_i_3_comp/O
                         net (fo=1, routed)           0.404    10.133    design_1_i/top_0/inst/AxiSupporter1/rdDataQ[31]_i_3_n_0_repN
    SLICE_X53Y98         LUT6 (Prop_lut6_I5_O)        0.124    10.257 f  design_1_i/top_0/inst/AxiSupporter1/trigger_INST_0_i_2_replica_comp/O
                         net (fo=1, routed)           0.955    11.211    design_1_i/top_0/inst/AxiSupporter1/trigger_INST_0_i_2_n_0_repN
    SLICE_X52Y107        LUT6 (Prop_lut6_I1_O)        0.124    11.335 f  design_1_i/top_0/inst/AxiSupporter1/virusCounterQ[31]_i_3/O
                         net (fo=1, routed)           0.433    11.769    design_1_i/top_0/inst/AxiSupporter1/virusCounterQ[31]_i_3_n_0
    SLICE_X52Y107        LUT2 (Prop_lut2_I1_O)        0.149    11.918 r  design_1_i/top_0/inst/AxiSupporter1/virusCounterQ[31]_i_1/O
                         net (fo=32, routed)          0.394    12.311    design_1_i/top_0/inst/AxiSupporter1_n_376
    SLICE_X53Y106        FDRE                                         r  design_1_i/top_0/inst/virusCounterQ_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2290, routed)        1.612    11.612    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425     8.187 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725     9.912    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.003 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=288, routed)         1.643    11.646    design_1_i/top_0/inst/clk2
    SLICE_X53Y106        FDRE                                         r  design_1_i/top_0/inst/virusCounterQ_reg[1]/C
                         clock pessimism              0.000    11.646    
                         clock uncertainty           -0.266    11.380    
    SLICE_X53Y106        FDRE (Setup_fdre_C_CE)      -0.413    10.967    design_1_i/top_0/inst/virusCounterQ_reg[1]
  -------------------------------------------------------------------
                         required time                         10.967    
                         arrival time                         -12.311    
  -------------------------------------------------------------------
                         slack                                 -1.344    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.050ns  (arrival time - required time)
  Source:                 design_1_i/top_0/inst/virusMaskQ_reg[126]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/top_0/inst/virusEnQ_reg[126]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.348ns  (logic 0.186ns (53.409%)  route 0.162ns (46.591%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.060ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.929ns
    Source Clock Delay      (SCD):    0.989ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.266ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2290, routed)        0.653     0.989    design_1_i/top_0/inst/S_AXI_ACLK
    SLICE_X56Y117        FDRE                                         r  design_1_i/top_0/inst/virusMaskQ_reg[126]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y117        FDRE (Prop_fdre_C_Q)         0.141     1.130 r  design_1_i/top_0/inst/virusMaskQ_reg[126]/Q
                         net (fo=5, routed)           0.162     1.292    design_1_i/top_0/inst/virusMaskQ[126]
    SLICE_X57Y117        LUT4 (Prop_lut4_I1_O)        0.045     1.337 r  design_1_i/top_0/inst/virusEnQ[126]_i_1/O
                         net (fo=1, routed)           0.000     1.337    design_1_i/top_0/inst/virusEnQ[126]_i_1_n_0
    SLICE_X57Y117        FDRE                                         r  design_1_i/top_0/inst/virusEnQ_reg[126]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2290, routed)        0.864     0.864    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=288, routed)         0.927     0.929    design_1_i/top_0/inst/clk2
    SLICE_X57Y117        FDRE                                         r  design_1_i/top_0/inst/virusEnQ_reg[126]/C
                         clock pessimism              0.000     0.929    
                         clock uncertainty            0.266     1.195    
    SLICE_X57Y117        FDRE (Hold_fdre_C_D)         0.092     1.287    design_1_i/top_0/inst/virusEnQ_reg[126]
  -------------------------------------------------------------------
                         required time                         -1.287    
                         arrival time                           1.337    
  -------------------------------------------------------------------
                         slack                                  0.050    

Slack (MET) :             0.055ns  (arrival time - required time)
  Source:                 design_1_i/top_0/inst/virusMaskQ_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/top_0/inst/virusEnQ_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.356ns  (logic 0.186ns (52.293%)  route 0.170ns (47.707%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.057ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.936ns
    Source Clock Delay      (SCD):    0.993ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.266ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2290, routed)        0.657     0.993    design_1_i/top_0/inst/S_AXI_ACLK
    SLICE_X55Y108        FDRE                                         r  design_1_i/top_0/inst/virusMaskQ_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y108        FDRE (Prop_fdre_C_Q)         0.141     1.134 r  design_1_i/top_0/inst/virusMaskQ_reg[22]/Q
                         net (fo=5, routed)           0.170     1.304    design_1_i/top_0/inst/virusMaskQ[22]
    SLICE_X59Y108        LUT4 (Prop_lut4_I1_O)        0.045     1.349 r  design_1_i/top_0/inst/virusEnQ[22]_i_1/O
                         net (fo=1, routed)           0.000     1.349    design_1_i/top_0/inst/virusEnQ[22]_i_1_n_0
    SLICE_X59Y108        FDRE                                         r  design_1_i/top_0/inst/virusEnQ_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2290, routed)        0.864     0.864    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=288, routed)         0.934     0.936    design_1_i/top_0/inst/clk2
    SLICE_X59Y108        FDRE                                         r  design_1_i/top_0/inst/virusEnQ_reg[22]/C
                         clock pessimism              0.000     0.936    
                         clock uncertainty            0.266     1.202    
    SLICE_X59Y108        FDRE (Hold_fdre_C_D)         0.092     1.294    design_1_i/top_0/inst/virusEnQ_reg[22]
  -------------------------------------------------------------------
                         required time                         -1.294    
                         arrival time                           1.349    
  -------------------------------------------------------------------
                         slack                                  0.055    

Slack (MET) :             0.056ns  (arrival time - required time)
  Source:                 design_1_i/top_0/inst/virusMaskQ_reg[110]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/top_0/inst/virusEnQ_reg[110]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.380ns  (logic 0.209ns (54.965%)  route 0.171ns (45.035%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.062ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.928ns
    Source Clock Delay      (SCD):    0.990ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.266ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2290, routed)        0.654     0.990    design_1_i/top_0/inst/S_AXI_ACLK
    SLICE_X54Y115        FDRE                                         r  design_1_i/top_0/inst/virusMaskQ_reg[110]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y115        FDRE (Prop_fdre_C_Q)         0.164     1.154 r  design_1_i/top_0/inst/virusMaskQ_reg[110]/Q
                         net (fo=5, routed)           0.171     1.325    design_1_i/top_0/inst/virusMaskQ[110]
    SLICE_X54Y116        LUT4 (Prop_lut4_I1_O)        0.045     1.370 r  design_1_i/top_0/inst/virusEnQ[110]_i_1/O
                         net (fo=1, routed)           0.000     1.370    design_1_i/top_0/inst/virusEnQ[110]_i_1_n_0
    SLICE_X54Y116        FDRE                                         r  design_1_i/top_0/inst/virusEnQ_reg[110]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2290, routed)        0.864     0.864    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=288, routed)         0.926     0.928    design_1_i/top_0/inst/clk2
    SLICE_X54Y116        FDRE                                         r  design_1_i/top_0/inst/virusEnQ_reg[110]/C
                         clock pessimism              0.000     0.928    
                         clock uncertainty            0.266     1.194    
    SLICE_X54Y116        FDRE (Hold_fdre_C_D)         0.120     1.314    design_1_i/top_0/inst/virusEnQ_reg[110]
  -------------------------------------------------------------------
                         required time                         -1.314    
                         arrival time                           1.370    
  -------------------------------------------------------------------
                         slack                                  0.056    

Slack (MET) :             0.062ns  (arrival time - required time)
  Source:                 design_1_i/top_0/inst/virusMaskQ_reg[66]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/top_0/inst/virusEnQ_reg[66]_rep/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.364ns  (logic 0.186ns (51.120%)  route 0.178ns (48.880%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.055ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.935ns
    Source Clock Delay      (SCD):    0.990ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.266ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2290, routed)        0.654     0.990    design_1_i/top_0/inst/S_AXI_ACLK
    SLICE_X55Y113        FDRE                                         r  design_1_i/top_0/inst/virusMaskQ_reg[66]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y113        FDRE (Prop_fdre_C_Q)         0.141     1.131 r  design_1_i/top_0/inst/virusMaskQ_reg[66]/Q
                         net (fo=5, routed)           0.178     1.309    design_1_i/top_0/inst/virusMaskQ[66]
    SLICE_X59Y111        LUT4 (Prop_lut4_I1_O)        0.045     1.354 r  design_1_i/top_0/inst/virusEnQ[66]_rep_i_1/O
                         net (fo=1, routed)           0.000     1.354    design_1_i/top_0/inst/virusEnQ[66]_rep_i_1_n_0
    SLICE_X59Y111        FDRE                                         r  design_1_i/top_0/inst/virusEnQ_reg[66]_rep/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2290, routed)        0.864     0.864    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=288, routed)         0.933     0.935    design_1_i/top_0/inst/clk2
    SLICE_X59Y111        FDRE                                         r  design_1_i/top_0/inst/virusEnQ_reg[66]_rep/C
                         clock pessimism              0.000     0.935    
                         clock uncertainty            0.266     1.201    
    SLICE_X59Y111        FDRE (Hold_fdre_C_D)         0.091     1.292    design_1_i/top_0/inst/virusEnQ_reg[66]_rep
  -------------------------------------------------------------------
                         required time                         -1.292    
                         arrival time                           1.354    
  -------------------------------------------------------------------
                         slack                                  0.062    

Slack (MET) :             0.075ns  (arrival time - required time)
  Source:                 design_1_i/top_0/inst/virusMaskQ_reg[65]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/top_0/inst/virusEnQ_reg[65]_rep/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.376ns  (logic 0.186ns (49.519%)  route 0.190ns (50.481%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.057ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.936ns
    Source Clock Delay      (SCD):    0.993ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.266ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2290, routed)        0.657     0.993    design_1_i/top_0/inst/S_AXI_ACLK
    SLICE_X56Y111        FDRE                                         r  design_1_i/top_0/inst/virusMaskQ_reg[65]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y111        FDRE (Prop_fdre_C_Q)         0.141     1.134 r  design_1_i/top_0/inst/virusMaskQ_reg[65]/Q
                         net (fo=5, routed)           0.190     1.324    design_1_i/top_0/inst/virusMaskQ[65]
    SLICE_X63Y111        LUT4 (Prop_lut4_I1_O)        0.045     1.369 r  design_1_i/top_0/inst/virusEnQ[65]_rep_i_1/O
                         net (fo=1, routed)           0.000     1.369    design_1_i/top_0/inst/virusEnQ[65]_rep_i_1_n_0
    SLICE_X63Y111        FDRE                                         r  design_1_i/top_0/inst/virusEnQ_reg[65]_rep/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2290, routed)        0.864     0.864    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=288, routed)         0.934     0.936    design_1_i/top_0/inst/clk2
    SLICE_X63Y111        FDRE                                         r  design_1_i/top_0/inst/virusEnQ_reg[65]_rep/C
                         clock pessimism              0.000     0.936    
                         clock uncertainty            0.266     1.202    
    SLICE_X63Y111        FDRE (Hold_fdre_C_D)         0.092     1.294    design_1_i/top_0/inst/virusEnQ_reg[65]_rep
  -------------------------------------------------------------------
                         required time                         -1.294    
                         arrival time                           1.369    
  -------------------------------------------------------------------
                         slack                                  0.075    

Slack (MET) :             0.078ns  (arrival time - required time)
  Source:                 design_1_i/top_0/inst/virusMaskQ_reg[61]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/top_0/inst/virusEnQ_reg[61]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.377ns  (logic 0.186ns (49.310%)  route 0.191ns (50.690%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.059ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.936ns
    Source Clock Delay      (SCD):    0.995ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.266ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2290, routed)        0.659     0.995    design_1_i/top_0/inst/S_AXI_ACLK
    SLICE_X61Y110        FDRE                                         r  design_1_i/top_0/inst/virusMaskQ_reg[61]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y110        FDRE (Prop_fdre_C_Q)         0.141     1.136 r  design_1_i/top_0/inst/virusMaskQ_reg[61]/Q
                         net (fo=5, routed)           0.191     1.327    design_1_i/top_0/inst/virusMaskQ[61]
    SLICE_X63Y110        LUT4 (Prop_lut4_I1_O)        0.045     1.372 r  design_1_i/top_0/inst/virusEnQ[61]_i_1/O
                         net (fo=1, routed)           0.000     1.372    design_1_i/top_0/inst/virusEnQ[61]_i_1_n_0
    SLICE_X63Y110        FDRE                                         r  design_1_i/top_0/inst/virusEnQ_reg[61]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2290, routed)        0.864     0.864    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=288, routed)         0.934     0.936    design_1_i/top_0/inst/clk2
    SLICE_X63Y110        FDRE                                         r  design_1_i/top_0/inst/virusEnQ_reg[61]/C
                         clock pessimism              0.000     0.936    
                         clock uncertainty            0.266     1.202    
    SLICE_X63Y110        FDRE (Hold_fdre_C_D)         0.092     1.294    design_1_i/top_0/inst/virusEnQ_reg[61]
  -------------------------------------------------------------------
                         required time                         -1.294    
                         arrival time                           1.372    
  -------------------------------------------------------------------
                         slack                                  0.078    

Slack (MET) :             0.084ns  (arrival time - required time)
  Source:                 design_1_i/top_0/inst/virusMaskQ_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/top_0/inst/virusEnQ_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.381ns  (logic 0.186ns (48.863%)  route 0.195ns (51.137%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.062ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.851ns
    Source Clock Delay      (SCD):    0.913ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.266ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2290, routed)        0.577     0.913    design_1_i/top_0/inst/S_AXI_ACLK
    SLICE_X55Y98         FDRE                                         r  design_1_i/top_0/inst/virusMaskQ_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y98         FDRE (Prop_fdre_C_Q)         0.141     1.054 r  design_1_i/top_0/inst/virusMaskQ_reg[7]/Q
                         net (fo=5, routed)           0.195     1.248    design_1_i/top_0/inst/virusMaskQ[7]
    SLICE_X59Y96         LUT4 (Prop_lut4_I1_O)        0.045     1.293 r  design_1_i/top_0/inst/virusEnQ[7]_i_1/O
                         net (fo=1, routed)           0.000     1.293    design_1_i/top_0/inst/virusEnQ[7]_i_1_n_0
    SLICE_X59Y96         FDRE                                         r  design_1_i/top_0/inst/virusEnQ_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2290, routed)        0.864     0.864    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=288, routed)         0.849     0.851    design_1_i/top_0/inst/clk2
    SLICE_X59Y96         FDRE                                         r  design_1_i/top_0/inst/virusEnQ_reg[7]/C
                         clock pessimism              0.000     0.851    
                         clock uncertainty            0.266     1.117    
    SLICE_X59Y96         FDRE (Hold_fdre_C_D)         0.092     1.209    design_1_i/top_0/inst/virusEnQ_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.209    
                         arrival time                           1.293    
  -------------------------------------------------------------------
                         slack                                  0.084    

Slack (MET) :             0.085ns  (arrival time - required time)
  Source:                 design_1_i/top_0/inst/virusMaskQ_reg[94]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/top_0/inst/virusEnQ_reg[94]_rep/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.385ns  (logic 0.186ns (48.250%)  route 0.199ns (51.750%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.933ns
    Source Clock Delay      (SCD):    0.991ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.266ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2290, routed)        0.655     0.991    design_1_i/top_0/inst/S_AXI_ACLK
    SLICE_X60Y117        FDRE                                         r  design_1_i/top_0/inst/virusMaskQ_reg[94]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y117        FDRE (Prop_fdre_C_Q)         0.141     1.132 r  design_1_i/top_0/inst/virusMaskQ_reg[94]/Q
                         net (fo=5, routed)           0.199     1.331    design_1_i/top_0/inst/virusMaskQ[94]
    SLICE_X61Y114        LUT4 (Prop_lut4_I1_O)        0.045     1.376 r  design_1_i/top_0/inst/virusEnQ[94]_rep_i_1/O
                         net (fo=1, routed)           0.000     1.376    design_1_i/top_0/inst/virusEnQ[94]_rep_i_1_n_0
    SLICE_X61Y114        FDRE                                         r  design_1_i/top_0/inst/virusEnQ_reg[94]_rep/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2290, routed)        0.864     0.864    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=288, routed)         0.931     0.933    design_1_i/top_0/inst/clk2
    SLICE_X61Y114        FDRE                                         r  design_1_i/top_0/inst/virusEnQ_reg[94]_rep/C
                         clock pessimism              0.000     0.933    
                         clock uncertainty            0.266     1.199    
    SLICE_X61Y114        FDRE (Hold_fdre_C_D)         0.092     1.291    design_1_i/top_0/inst/virusEnQ_reg[94]_rep
  -------------------------------------------------------------------
                         required time                         -1.291    
                         arrival time                           1.376    
  -------------------------------------------------------------------
                         slack                                  0.085    

Slack (MET) :             0.105ns  (arrival time - required time)
  Source:                 design_1_i/top_0/inst/virusMaskQ_reg[91]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/top_0/inst/virusEnQ_reg[91]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.434ns  (logic 0.186ns (42.878%)  route 0.248ns (57.122%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.933ns
    Source Clock Delay      (SCD):    0.991ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.266ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2290, routed)        0.655     0.991    design_1_i/top_0/inst/S_AXI_ACLK
    SLICE_X60Y117        FDRE                                         r  design_1_i/top_0/inst/virusMaskQ_reg[91]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y117        FDRE (Prop_fdre_C_Q)         0.141     1.132 r  design_1_i/top_0/inst/virusMaskQ_reg[91]/Q
                         net (fo=5, routed)           0.248     1.380    design_1_i/top_0/inst/virusMaskQ[91]
    SLICE_X62Y114        LUT4 (Prop_lut4_I1_O)        0.045     1.425 r  design_1_i/top_0/inst/virusEnQ[91]_i_1/O
                         net (fo=1, routed)           0.000     1.425    design_1_i/top_0/inst/virusEnQ[91]_i_1_n_0
    SLICE_X62Y114        FDRE                                         r  design_1_i/top_0/inst/virusEnQ_reg[91]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2290, routed)        0.864     0.864    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=288, routed)         0.931     0.933    design_1_i/top_0/inst/clk2
    SLICE_X62Y114        FDRE                                         r  design_1_i/top_0/inst/virusEnQ_reg[91]/C
                         clock pessimism              0.000     0.933    
                         clock uncertainty            0.266     1.199    
    SLICE_X62Y114        FDRE (Hold_fdre_C_D)         0.121     1.320    design_1_i/top_0/inst/virusEnQ_reg[91]
  -------------------------------------------------------------------
                         required time                         -1.320    
                         arrival time                           1.425    
  -------------------------------------------------------------------
                         slack                                  0.105    

Slack (MET) :             0.106ns  (arrival time - required time)
  Source:                 design_1_i/top_0/inst/virusMaskQ_reg[47]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/top_0/inst/virusEnQ_reg[47]_rep/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.436ns  (logic 0.186ns (42.676%)  route 0.250ns (57.324%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.056ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.937ns
    Source Clock Delay      (SCD):    0.993ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.266ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2290, routed)        0.657     0.993    design_1_i/top_0/inst/S_AXI_ACLK
    SLICE_X55Y109        FDRE                                         r  design_1_i/top_0/inst/virusMaskQ_reg[47]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y109        FDRE (Prop_fdre_C_Q)         0.141     1.134 r  design_1_i/top_0/inst/virusMaskQ_reg[47]/Q
                         net (fo=5, routed)           0.250     1.384    design_1_i/top_0/inst/virusMaskQ[47]
    SLICE_X62Y108        LUT4 (Prop_lut4_I1_O)        0.045     1.429 r  design_1_i/top_0/inst/virusEnQ[47]_rep_i_1/O
                         net (fo=1, routed)           0.000     1.429    design_1_i/top_0/inst/virusEnQ[47]_rep_i_1_n_0
    SLICE_X62Y108        FDRE                                         r  design_1_i/top_0/inst/virusEnQ_reg[47]_rep/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2290, routed)        0.864     0.864    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=288, routed)         0.935     0.937    design_1_i/top_0/inst/clk2
    SLICE_X62Y108        FDRE                                         r  design_1_i/top_0/inst/virusEnQ_reg[47]_rep/C
                         clock pessimism              0.000     0.937    
                         clock uncertainty            0.266     1.203    
    SLICE_X62Y108        FDRE (Hold_fdre_C_D)         0.120     1.323    design_1_i/top_0/inst/virusEnQ_reg[47]_rep
  -------------------------------------------------------------------
                         required time                         -1.323    
                         arrival time                           1.429    
  -------------------------------------------------------------------
                         slack                                  0.106    


=======
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X36Y39    design_1_i/top_0/inst/avgSqrQ_reg[0]__0/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X36Y40    design_1_i/top_0/inst/avgSqrQ_reg[10]__0/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X36Y40    design_1_i/top_0/inst/avgSqrQ_reg[11]__0/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X36Y42    design_1_i/top_0/inst/avgSqrQ_reg[12]__0/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X36Y42    design_1_i/top_0/inst/avgSqrQ_reg[13]__0/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X36Y40    design_1_i/top_0/inst/avgSqrQ_reg[14]__0/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X36Y42    design_1_i/top_0/inst/avgSqrQ_reg[15]__0/C
Low Pulse Width   Slow    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X46Y66    design_1_i/top_0/inst/ram1/ram_reg_4352_4607_4_4/RAMS64E_A/CLK
Low Pulse Width   Slow    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X46Y66    design_1_i/top_0/inst/ram1/ram_reg_4352_4607_4_4/RAMS64E_B/CLK
Low Pulse Width   Slow    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X46Y66    design_1_i/top_0/inst/ram1/ram_reg_4352_4607_4_4/RAMS64E_C/CLK
Low Pulse Width   Slow    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X46Y66    design_1_i/top_0/inst/ram1/ram_reg_4352_4607_4_4/RAMS64E_D/CLK
Low Pulse Width   Slow    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X42Y67    design_1_i/top_0/inst/ram1/ram_reg_5632_5887_4_4/RAMS64E_A/CLK
Low Pulse Width   Slow    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X42Y67    design_1_i/top_0/inst/ram1/ram_reg_5632_5887_4_4/RAMS64E_B/CLK
Low Pulse Width   Slow    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X42Y67    design_1_i/top_0/inst/ram1/ram_reg_5632_5887_4_4/RAMS64E_C/CLK
Low Pulse Width   Slow    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X42Y67    design_1_i/top_0/inst/ram1/ram_reg_5632_5887_4_4/RAMS64E_D/CLK
Low Pulse Width   Slow    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X38Y81    design_1_i/top_0/inst/ram1/ram_reg_0_255_3_3/RAMS64E_A/CLK
Low Pulse Width   Slow    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X38Y81    design_1_i/top_0/inst/ram1/ram_reg_0_255_3_3/RAMS64E_B/CLK
High Pulse Width  Slow    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X32Y50    design_1_i/top_0/inst/ram1/ram_reg_4352_4607_5_5/RAMS64E_A/CLK
High Pulse Width  Slow    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X32Y50    design_1_i/top_0/inst/ram1/ram_reg_4352_4607_5_5/RAMS64E_B/CLK
High Pulse Width  Slow    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X32Y50    design_1_i/top_0/inst/ram1/ram_reg_4352_4607_5_5/RAMS64E_C/CLK
High Pulse Width  Slow    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X32Y50    design_1_i/top_0/inst/ram1/ram_reg_4352_4607_5_5/RAMS64E_D/CLK
High Pulse Width  Slow    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X34Y50    design_1_i/top_0/inst/ram1/ram_reg_4608_4863_2_2/RAMS64E_A/CLK
High Pulse Width  Slow    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X34Y50    design_1_i/top_0/inst/ram1/ram_reg_4608_4863_2_2/RAMS64E_B/CLK
High Pulse Width  Slow    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X34Y50    design_1_i/top_0/inst/ram1/ram_reg_4608_4863_2_2/RAMS64E_C/CLK
High Pulse Width  Slow    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X34Y50    design_1_i/top_0/inst/ram1/ram_reg_4608_4863_2_2/RAMS64E_D/CLK
High Pulse Width  Slow    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X38Y53    design_1_i/top_0/inst/ram1/ram_reg_4608_4863_3_3/RAMS64E_A/CLK
High Pulse Width  Slow    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X38Y53    design_1_i/top_0/inst/ram1/ram_reg_4608_4863_3_3/RAMS64E_B/CLK
>>>>>>> retest



