Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (win64) Build 4029153 Fri Oct 13 20:14:34 MDT 2023
| Date         : Tue Nov 28 18:38:50 2023
| Host         : LAPTOP-APNPFDQU running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file seven_seg_hex_timing_summary_routed.rpt -pb seven_seg_hex_timing_summary_routed.pb -rpx seven_seg_hex_timing_summary_routed.rpx -warn_on_violation
| Design       : seven_seg_hex
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                  Violations  
---------  ----------------  ---------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell  33          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (33)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (70)
5. checking no_input_delay (1)
6. checking no_output_delay (11)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (33)
-------------------------
 There are 33 register/latch pins with no clock driven by root clock pin: clock_100Mhz (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (70)
-------------------------------------------------
 There are 70 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (1)
------------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (11)
--------------------------------
 There are 11 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                   81          inf        0.000                      0                   81           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay            81 Endpoints
Min Delay            81 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 refresh_counter_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            LED_out[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.591ns  (logic 4.173ns (54.976%)  route 3.418ns (45.024%))
  Logic Levels:           3  (FDCE=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y25         FDCE                         0.000     0.000 r  refresh_counter_reg[0]/C
    SLICE_X64Y25         FDCE (Prop_fdce_C_Q)         0.518     0.518 r  refresh_counter_reg[0]/Q
                         net (fo=12, routed)          1.536     2.054    refresh_counter_reg[0]
    SLICE_X64Y19         LUT6 (Prop_lut6_I1_O)        0.124     2.178 r  LED_out_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           1.882     4.060    LED_out_OBUF[0]
    U7                   OBUF (Prop_obuf_I_O)         3.531     7.591 r  LED_out_OBUF[0]_inst/O
                         net (fo=0)                   0.000     7.591    LED_out[0]
    U7                                                                r  LED_out[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 refresh_counter_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            LED_out[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.350ns  (logic 4.146ns (56.413%)  route 3.204ns (43.587%))
  Logic Levels:           3  (FDCE=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y25         FDCE                         0.000     0.000 r  refresh_counter_reg[0]/C
    SLICE_X64Y25         FDCE (Prop_fdce_C_Q)         0.518     0.518 r  refresh_counter_reg[0]/Q
                         net (fo=12, routed)          1.534     2.052    refresh_counter_reg[0]
    SLICE_X64Y19         LUT6 (Prop_lut6_I1_O)        0.124     2.176 r  LED_out_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           1.670     3.846    LED_out_OBUF[1]
    V5                   OBUF (Prop_obuf_I_O)         3.504     7.350 r  LED_out_OBUF[1]_inst/O
                         net (fo=0)                   0.000     7.350    LED_out[1]
    V5                                                                r  LED_out[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 refresh_counter_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            LED_out[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.305ns  (logic 4.162ns (56.975%)  route 3.143ns (43.025%))
  Logic Levels:           3  (FDCE=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y25         FDCE                         0.000     0.000 r  refresh_counter_reg[0]/C
    SLICE_X64Y25         FDCE (Prop_fdce_C_Q)         0.518     0.518 r  refresh_counter_reg[0]/Q
                         net (fo=12, routed)          1.469     1.987    refresh_counter_reg[0]
    SLICE_X64Y19         LUT6 (Prop_lut6_I4_O)        0.124     2.111 r  LED_out_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           1.674     3.785    LED_out_OBUF[2]
    U5                   OBUF (Prop_obuf_I_O)         3.520     7.305 r  LED_out_OBUF[2]_inst/O
                         net (fo=0)                   0.000     7.305    LED_out[2]
    U5                                                                r  LED_out[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 refresh_counter_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            LED_out[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.228ns  (logic 4.178ns (57.799%)  route 3.050ns (42.201%))
  Logic Levels:           3  (FDCE=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y25         FDCE                         0.000     0.000 r  refresh_counter_reg[0]/C
    SLICE_X64Y25         FDCE (Prop_fdce_C_Q)         0.518     0.518 r  refresh_counter_reg[0]/Q
                         net (fo=12, routed)          1.385     1.903    refresh_counter_reg[0]
    SLICE_X64Y21         LUT6 (Prop_lut6_I1_O)        0.124     2.027 r  LED_out_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           1.666     3.692    LED_out_OBUF[3]
    V8                   OBUF (Prop_obuf_I_O)         3.536     7.228 r  LED_out_OBUF[3]_inst/O
                         net (fo=0)                   0.000     7.228    LED_out[3]
    V8                                                                r  LED_out[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 refresh_counter_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            an[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.164ns  (logic 4.373ns (61.036%)  route 2.792ns (38.964%))
  Logic Levels:           3  (FDCE=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y25         FDCE                         0.000     0.000 r  refresh_counter_reg[1]/C
    SLICE_X64Y25         FDCE (Prop_fdce_C_Q)         0.518     0.518 f  refresh_counter_reg[1]/Q
                         net (fo=12, routed)          1.075     1.593    refresh_counter_reg[1]
    SLICE_X65Y26         LUT2 (Prop_lut2_I1_O)        0.150     1.743 r  an_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           1.717     3.460    an_OBUF[0]
    U2                   OBUF (Prop_obuf_I_O)         3.705     7.164 r  an_OBUF[0]_inst/O
                         net (fo=0)                   0.000     7.164    an[0]
    U2                                                                r  an[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 refresh_counter_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            an[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.069ns  (logic 4.355ns (61.608%)  route 2.714ns (38.392%))
  Logic Levels:           3  (FDCE=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y25         FDCE                         0.000     0.000 r  refresh_counter_reg[1]/C
    SLICE_X64Y25         FDCE (Prop_fdce_C_Q)         0.518     0.518 r  refresh_counter_reg[1]/Q
                         net (fo=12, routed)          0.907     1.425    refresh_counter_reg[1]
    SLICE_X65Y26         LUT2 (Prop_lut2_I1_O)        0.119     1.544 r  an_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           1.807     3.351    an_OBUF[3]
    W4                   OBUF (Prop_obuf_I_O)         3.718     7.069 r  an_OBUF[3]_inst/O
                         net (fo=0)                   0.000     7.069    an[3]
    W4                                                                r  an[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 refresh_counter_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            an[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.022ns  (logic 4.141ns (58.971%)  route 2.881ns (41.029%))
  Logic Levels:           3  (FDCE=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y25         FDCE                         0.000     0.000 r  refresh_counter_reg[1]/C
    SLICE_X64Y25         FDCE (Prop_fdce_C_Q)         0.518     0.518 f  refresh_counter_reg[1]/Q
                         net (fo=12, routed)          1.075     1.593    refresh_counter_reg[1]
    SLICE_X65Y26         LUT2 (Prop_lut2_I1_O)        0.124     1.717 r  an_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           1.807     3.523    an_OBUF[1]
    U4                   OBUF (Prop_obuf_I_O)         3.499     7.022 r  an_OBUF[1]_inst/O
                         net (fo=0)                   0.000     7.022    an[1]
    U4                                                                r  an[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 refresh_counter_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            LED_out[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.002ns  (logic 4.177ns (59.654%)  route 2.825ns (40.346%))
  Logic Levels:           3  (FDCE=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y25         FDCE                         0.000     0.000 r  refresh_counter_reg[1]/C
    SLICE_X64Y25         FDCE (Prop_fdce_C_Q)         0.518     0.518 r  refresh_counter_reg[1]/Q
                         net (fo=12, routed)          1.158     1.676    refresh_counter_reg[1]
    SLICE_X64Y21         LUT6 (Prop_lut6_I0_O)        0.124     1.800 r  LED_out_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           1.668     3.467    LED_out_OBUF[4]
    U8                   OBUF (Prop_obuf_I_O)         3.535     7.002 r  LED_out_OBUF[4]_inst/O
                         net (fo=0)                   0.000     7.002    LED_out[4]
    U8                                                                r  LED_out[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 refresh_counter_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            an[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.739ns  (logic 4.165ns (61.803%)  route 2.574ns (38.197%))
  Logic Levels:           3  (FDCE=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y25         FDCE                         0.000     0.000 r  refresh_counter_reg[1]/C
    SLICE_X64Y25         FDCE (Prop_fdce_C_Q)         0.518     0.518 r  refresh_counter_reg[1]/Q
                         net (fo=12, routed)          0.907     1.425    refresh_counter_reg[1]
    SLICE_X65Y26         LUT2 (Prop_lut2_I0_O)        0.124     1.549 r  an_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           1.668     3.216    an_OBUF[2]
    V4                   OBUF (Prop_obuf_I_O)         3.523     6.739 r  an_OBUF[2]_inst/O
                         net (fo=0)                   0.000     6.739    an[2]
    V4                                                                r  an[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 displayed_number_reg[3]/C
                            (rising edge-triggered cell FDCE)
  Destination:            LED_out[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.725ns  (logic 4.171ns (62.025%)  route 2.554ns (37.975%))
  Logic Levels:           3  (FDCE=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y20         FDCE                         0.000     0.000 r  displayed_number_reg[3]/C
    SLICE_X64Y20         FDCE (Prop_fdce_C_Q)         0.518     0.518 r  displayed_number_reg[3]/Q
                         net (fo=8, routed)           0.881     1.399    displayed_number_reg[3]
    SLICE_X64Y22         LUT6 (Prop_lut6_I2_O)        0.124     1.523 r  LED_out_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           1.673     3.196    LED_out_OBUF[5]
    W6                   OBUF (Prop_obuf_I_O)         3.529     6.725 r  LED_out_OBUF[5]_inst/O
                         net (fo=0)                   0.000     6.725    LED_out[5]
    W6                                                                r  LED_out[5] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 displayed_number_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            displayed_number_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.413ns  (logic 0.274ns (66.400%)  route 0.139ns (33.600%))
  Logic Levels:           2  (CARRY4=1 FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y20         FDCE                         0.000     0.000 r  displayed_number_reg[2]/C
    SLICE_X64Y20         FDCE (Prop_fdce_C_Q)         0.164     0.164 r  displayed_number_reg[2]/Q
                         net (fo=8, routed)           0.139     0.303    displayed_number_reg[2]
    SLICE_X64Y20         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     0.413 r  displayed_number_reg[0]_i_2/O[2]
                         net (fo=1, routed)           0.000     0.413    displayed_number_reg[0]_i_2_n_5
    SLICE_X64Y20         FDCE                                         r  displayed_number_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 one_second_counter_reg[11]/C
                            (rising edge-triggered cell FDCE)
  Destination:            one_second_counter_reg[11]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.418ns  (logic 0.249ns (59.540%)  route 0.169ns (40.460%))
  Logic Levels:           3  (CARRY4=1 FDCE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y21         FDCE                         0.000     0.000 r  one_second_counter_reg[11]/C
    SLICE_X63Y21         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  one_second_counter_reg[11]/Q
                         net (fo=2, routed)           0.169     0.310    one_second_counter_reg[11]
    SLICE_X63Y21         LUT5 (Prop_lut5_I0_O)        0.045     0.355 r  one_second_counter[8]_i_2/O
                         net (fo=1, routed)           0.000     0.355    one_second_counter[8]_i_2_n_0
    SLICE_X63Y21         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063     0.418 r  one_second_counter_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.418    one_second_counter_reg[8]_i_1_n_4
    SLICE_X63Y21         FDCE                                         r  one_second_counter_reg[11]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 one_second_counter_reg[15]/C
                            (rising edge-triggered cell FDCE)
  Destination:            one_second_counter_reg[15]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.418ns  (logic 0.249ns (59.540%)  route 0.169ns (40.460%))
  Logic Levels:           3  (CARRY4=1 FDCE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y22         FDCE                         0.000     0.000 r  one_second_counter_reg[15]/C
    SLICE_X63Y22         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  one_second_counter_reg[15]/Q
                         net (fo=2, routed)           0.169     0.310    one_second_counter_reg[15]
    SLICE_X63Y22         LUT5 (Prop_lut5_I0_O)        0.045     0.355 r  one_second_counter[12]_i_2/O
                         net (fo=1, routed)           0.000     0.355    one_second_counter[12]_i_2_n_0
    SLICE_X63Y22         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063     0.418 r  one_second_counter_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.418    one_second_counter_reg[12]_i_1_n_4
    SLICE_X63Y22         FDCE                                         r  one_second_counter_reg[15]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 one_second_counter_reg[3]/C
                            (rising edge-triggered cell FDCE)
  Destination:            one_second_counter_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.419ns  (logic 0.249ns (59.393%)  route 0.170ns (40.607%))
  Logic Levels:           3  (CARRY4=1 FDCE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y19         FDCE                         0.000     0.000 r  one_second_counter_reg[3]/C
    SLICE_X63Y19         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  one_second_counter_reg[3]/Q
                         net (fo=2, routed)           0.170     0.311    one_second_counter_reg[3]
    SLICE_X63Y19         LUT5 (Prop_lut5_I0_O)        0.045     0.356 r  one_second_counter[0]_i_3/O
                         net (fo=1, routed)           0.000     0.356    one_second_counter[0]_i_3_n_0
    SLICE_X63Y19         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063     0.419 r  one_second_counter_reg[0]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.419    one_second_counter_reg[0]_i_1_n_4
    SLICE_X63Y19         FDCE                                         r  one_second_counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 one_second_counter_reg[7]/C
                            (rising edge-triggered cell FDCE)
  Destination:            one_second_counter_reg[7]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.419ns  (logic 0.249ns (59.393%)  route 0.170ns (40.607%))
  Logic Levels:           3  (CARRY4=1 FDCE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y20         FDCE                         0.000     0.000 r  one_second_counter_reg[7]/C
    SLICE_X63Y20         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  one_second_counter_reg[7]/Q
                         net (fo=4, routed)           0.170     0.311    one_second_counter_reg[7]
    SLICE_X63Y20         LUT5 (Prop_lut5_I0_O)        0.045     0.356 r  one_second_counter[4]_i_2/O
                         net (fo=1, routed)           0.000     0.356    one_second_counter[4]_i_2_n_0
    SLICE_X63Y20         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063     0.419 r  one_second_counter_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.419    one_second_counter_reg[4]_i_1_n_4
    SLICE_X63Y20         FDCE                                         r  one_second_counter_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 one_second_counter_reg[12]/C
                            (rising edge-triggered cell FDCE)
  Destination:            one_second_counter_reg[12]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.423ns  (logic 0.256ns (60.520%)  route 0.167ns (39.480%))
  Logic Levels:           3  (CARRY4=1 FDCE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y22         FDCE                         0.000     0.000 r  one_second_counter_reg[12]/C
    SLICE_X63Y22         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  one_second_counter_reg[12]/Q
                         net (fo=2, routed)           0.167     0.308    one_second_counter_reg[12]
    SLICE_X63Y22         LUT5 (Prop_lut5_I0_O)        0.045     0.353 r  one_second_counter[12]_i_5/O
                         net (fo=1, routed)           0.000     0.353    one_second_counter[12]_i_5_n_0
    SLICE_X63Y22         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     0.423 r  one_second_counter_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000     0.423    one_second_counter_reg[12]_i_1_n_7
    SLICE_X63Y22         FDCE                                         r  one_second_counter_reg[12]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 one_second_counter_reg[4]/C
                            (rising edge-triggered cell FDCE)
  Destination:            one_second_counter_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.423ns  (logic 0.256ns (60.490%)  route 0.167ns (39.510%))
  Logic Levels:           3  (CARRY4=1 FDCE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y20         FDCE                         0.000     0.000 r  one_second_counter_reg[4]/C
    SLICE_X63Y20         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  one_second_counter_reg[4]/Q
                         net (fo=2, routed)           0.167     0.308    one_second_counter_reg[4]
    SLICE_X63Y20         LUT5 (Prop_lut5_I0_O)        0.045     0.353 r  one_second_counter[4]_i_5/O
                         net (fo=1, routed)           0.000     0.353    one_second_counter[4]_i_5_n_0
    SLICE_X63Y20         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     0.423 r  one_second_counter_reg[4]_i_1/O[0]
                         net (fo=1, routed)           0.000     0.423    one_second_counter_reg[4]_i_1_n_7
    SLICE_X63Y20         FDCE                                         r  one_second_counter_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 one_second_counter_reg[8]/C
                            (rising edge-triggered cell FDCE)
  Destination:            one_second_counter_reg[8]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.423ns  (logic 0.256ns (60.490%)  route 0.167ns (39.510%))
  Logic Levels:           3  (CARRY4=1 FDCE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y21         FDCE                         0.000     0.000 r  one_second_counter_reg[8]/C
    SLICE_X63Y21         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  one_second_counter_reg[8]/Q
                         net (fo=2, routed)           0.167     0.308    one_second_counter_reg[8]
    SLICE_X63Y21         LUT5 (Prop_lut5_I0_O)        0.045     0.353 r  one_second_counter[8]_i_5/O
                         net (fo=1, routed)           0.000     0.353    one_second_counter[8]_i_5_n_0
    SLICE_X63Y21         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     0.423 r  one_second_counter_reg[8]_i_1/O[0]
                         net (fo=1, routed)           0.000     0.423    one_second_counter_reg[8]_i_1_n_7
    SLICE_X63Y21         FDCE                                         r  one_second_counter_reg[8]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 one_second_counter_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            one_second_counter_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.424ns  (logic 0.256ns (60.343%)  route 0.168ns (39.657%))
  Logic Levels:           3  (CARRY4=1 FDCE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y19         FDCE                         0.000     0.000 r  one_second_counter_reg[0]/C
    SLICE_X63Y19         FDCE (Prop_fdce_C_Q)         0.141     0.141 f  one_second_counter_reg[0]/Q
                         net (fo=3, routed)           0.168     0.309    one_second_counter_reg[0]
    SLICE_X63Y19         LUT5 (Prop_lut5_I0_O)        0.045     0.354 r  one_second_counter[0]_i_6/O
                         net (fo=1, routed)           0.000     0.354    one_second_counter[0]_i_6_n_0
    SLICE_X63Y19         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     0.424 r  one_second_counter_reg[0]_i_1/O[0]
                         net (fo=1, routed)           0.000     0.424    one_second_counter_reg[0]_i_1_n_7
    SLICE_X63Y19         FDCE                                         r  one_second_counter_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 one_second_counter_reg[16]/C
                            (rising edge-triggered cell FDCE)
  Destination:            one_second_counter_reg[16]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.424ns  (logic 0.256ns (60.343%)  route 0.168ns (39.657%))
  Logic Levels:           3  (CARRY4=1 FDCE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y23         FDCE                         0.000     0.000 r  one_second_counter_reg[16]/C
    SLICE_X63Y23         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  one_second_counter_reg[16]/Q
                         net (fo=2, routed)           0.168     0.309    one_second_counter_reg[16]
    SLICE_X63Y23         LUT5 (Prop_lut5_I0_O)        0.045     0.354 r  one_second_counter[16]_i_5/O
                         net (fo=1, routed)           0.000     0.354    one_second_counter[16]_i_5_n_0
    SLICE_X63Y23         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     0.424 r  one_second_counter_reg[16]_i_1/O[0]
                         net (fo=1, routed)           0.000     0.424    one_second_counter_reg[16]_i_1_n_7
    SLICE_X63Y23         FDCE                                         r  one_second_counter_reg[16]/D
  -------------------------------------------------------------------    -------------------





