Info: Starting: Create block symbol file (.bsf)
Info: ip-generate --project-directory="C:/Users/grmir/Documents/UEFS/Sistemas Digitais/Problema 1 - Prática/Problema 1/Proj_quartus/" --output-directory="C:/Users/grmir/Documents/UEFS/Sistemas Digitais/Problema 1 - Prática/Problema 1/Proj_quartus/proj_qsys/" --report-file="bsf:C:/Users/grmir/Documents/UEFS/Sistemas Digitais/Problema 1 - Prática/Problema 1/Proj_quartus/proj_qsys.bsf" --system-info=DEVICE_FAMILY="Cyclone IV E" --system-info=DEVICE=EP4CE6E22C8 --system-info=DEVICE_SPEEDGRADE=8 --component-file="C:/Users/grmir/Documents/UEFS/Sistemas Digitais/Problema 1 - Prática/Problema 1/Proj_quartus/proj_qsys.qsys"
Progress: Loading Proj_quartus/proj_qsys.qsys
Progress: Reading input file
Progress: Adding clk [clock_source 13.1]
Progress: Parameterizing module clk
Progress: Adding nios [altera_nios2_qsys 13.1]
Progress: Parameterizing module nios
Progress: Adding memory [altera_avalon_onchip_memory2 13.1]
Progress: Parameterizing module memory
Progress: Adding jtag [altera_avalon_jtag_uart 13.1]
Progress: Parameterizing module jtag
Progress: Adding buttons [altera_avalon_pio 13.1]
Progress: Parameterizing module buttons
Progress: Adding leds [altera_avalon_pio 13.1]
Progress: Parameterizing module leds
Progress: Adding LCD_Driver_0 [LCD_Driver 1.0]
Progress: Parameterizing module LCD_Driver_0
Progress: Adding rs232_0 [altera_up_avalon_rs232 13.1]
Progress: Parameterizing module rs232_0
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: proj_qsys.buttons: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: ip-generate succeeded.
Info: Finished: Create block symbol file (.bsf)
Info: 
Info: Starting: Create HDL design files for synthesis
Info: ip-generate --project-directory="C:/Users/grmir/Documents/UEFS/Sistemas Digitais/Problema 1 - Prática/Problema 1/Proj_quartus/" --output-directory="C:/Users/grmir/Documents/UEFS/Sistemas Digitais/Problema 1 - Prática/Problema 1/Proj_quartus/proj_qsys/synthesis/" --file-set=QUARTUS_SYNTH --report-file="html:C:/Users/grmir/Documents/UEFS/Sistemas Digitais/Problema 1 - Prática/Problema 1/Proj_quartus/proj_qsys.html" --report-file="sopcinfo:C:/Users/grmir/Documents/UEFS/Sistemas Digitais/Problema 1 - Prática/Problema 1/Proj_quartus/proj_qsys.sopcinfo" --report-file="cmp:C:/Users/grmir/Documents/UEFS/Sistemas Digitais/Problema 1 - Prática/Problema 1/Proj_quartus/proj_qsys.cmp" --report-file="qip:C:/Users/grmir/Documents/UEFS/Sistemas Digitais/Problema 1 - Prática/Problema 1/Proj_quartus/proj_qsys/synthesis/proj_qsys.qip" --report-file=svd --report-file="regmap:C:/Users/grmir/Documents/UEFS/Sistemas Digitais/Problema 1 - Prática/Problema 1/Proj_quartus/proj_qsys/synthesis/proj_qsys.regmap" --report-file="debuginfo:C:/Users/grmir/Documents/UEFS/Sistemas Digitais/Problema 1 - Prática/Problema 1/Proj_quartus/proj_qsys/synthesis/proj_qsys.debuginfo" --system-info=DEVICE_FAMILY="Cyclone IV E" --system-info=DEVICE=EP4CE6E22C8 --system-info=DEVICE_SPEEDGRADE=8 --component-file="C:/Users/grmir/Documents/UEFS/Sistemas Digitais/Problema 1 - Prática/Problema 1/Proj_quartus/proj_qsys.qsys" --language=VERILOG
Progress: Loading Proj_quartus/proj_qsys.qsys
Progress: Reading input file
Progress: Adding clk [clock_source 13.1]
Progress: Parameterizing module clk
Progress: Adding nios [altera_nios2_qsys 13.1]
Progress: Parameterizing module nios
Progress: Adding memory [altera_avalon_onchip_memory2 13.1]
Progress: Parameterizing module memory
Progress: Adding jtag [altera_avalon_jtag_uart 13.1]
Progress: Parameterizing module jtag
Progress: Adding buttons [altera_avalon_pio 13.1]
Progress: Parameterizing module buttons
Progress: Adding leds [altera_avalon_pio 13.1]
Progress: Parameterizing module leds
Progress: Adding LCD_Driver_0 [LCD_Driver 1.0]
Progress: Parameterizing module LCD_Driver_0
Progress: Adding rs232_0 [altera_up_avalon_rs232 13.1]
Progress: Parameterizing module rs232_0
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: proj_qsys.buttons: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: proj_qsys: Generating proj_qsys "proj_qsys" for QUARTUS_SYNTH
Info: pipeline_bridge_swap_transform: After transform: 8 modules, 25 connections
Info: merlin_custom_instruction_transform: After transform: 11 modules, 28 connections
Info: merlin_initial_interconnect_transform: After transform: 7 modules, 21 connections
Info: merlin_translator_transform: After transform: 15 modules, 46 connections
Info: merlin_domain_transform: After transform: 30 modules, 127 connections
Info: merlin_router_transform: After transform: 38 modules, 152 connections
Info: merlin_network_to_switch_transform: After transform: 53 modules, 185 connections
Info: merlin_clock_and_reset_bridge_transform: After transform: 56 modules, 240 connections
Info: merlin_hierarchy_transform: After transform: 12 modules, 32 connections
Info: merlin_mm_transform: After transform: 12 modules, 32 connections
Info: merlin_interrupt_mapper_transform: After transform: 13 modules, 35 connections
Info: reset_adaptation_transform: After transform: 16 modules, 44 connections
Warning: proj_qsys: "No matching role found for nios_custom_instruction_master_translator:ci_slave:ci_slave_ipending (ipending)"
Warning: proj_qsys: "No matching role found for nios_custom_instruction_master_translator:ci_slave:ci_slave_estatus (estatus)"
Warning: proj_qsys: "No matching role found for nios_custom_instruction_master_multi_xconnect:ci_slave:ci_slave_ipending (ipending)"
Warning: proj_qsys: "No matching role found for nios_custom_instruction_master_multi_xconnect:ci_slave:ci_slave_estatus (estatus)"
Info: nios: Starting RTL generation for module 'proj_qsys_nios'
Info: nios:   Generation command is [exec C:/altera/13.1/quartus/bin/eperlcmd.exe -I C:/altera/13.1/quartus/bin/perl/lib -I C:/altera/13.1/quartus/sopc_builder/bin/europa -I C:/altera/13.1/quartus/sopc_builder/bin/perl_lib -I C:/altera/13.1/quartus/sopc_builder/bin -I C:/altera/13.1/quartus/../ip/altera/nios2_ip/altera_nios2/cpu_lib -I C:/altera/13.1/quartus/../ip/altera/nios2_ip/altera_nios2/nios_lib -I C:/altera/13.1/quartus/../ip/altera/nios2_ip/altera_nios2 -I C:/altera/13.1/quartus/../ip/altera/nios2_ip/altera_nios2 -- C:/altera/13.1/quartus/../ip/altera/nios2_ip/altera_nios2/generate_rtl.epl --name=proj_qsys_nios --dir=C:/Users/grmir/AppData/Local/Temp/alt8108_7358855978598258195.dir/0001_nios_gen/ --quartus_dir=C:/altera/13.1/quartus --verilog --config=C:/Users/grmir/AppData/Local/Temp/alt8108_7358855978598258195.dir/0001_nios_gen//proj_qsys_nios_processor_configuration.pl  --do_build_sim=0  ]
Info: nios: # 2019.07.31 16:18:43 (*) Starting Nios II generation
Info: nios: # 2019.07.31 16:18:43 (*)   Checking for plaintext license.
Info: nios: # 2019.07.31 16:18:46 (*)   Couldn't query license setup in Quartus directory C:/altera/13.1/quartus
Info: nios: # 2019.07.31 16:18:46 (*)   Defaulting to contents of LM_LICENSE_FILE environment variable
Info: nios: # 2019.07.31 16:18:46 (*)   LM_LICENSE_FILE environment variable is empty
Info: nios: # 2019.07.31 16:18:46 (*)   Plaintext license not found.
Info: nios: # 2019.07.31 16:18:46 (*)   No license required to generate encrypted Nios II/e.
Info: nios: # 2019.07.31 16:18:46 (*)   Elaborating CPU configuration settings
Info: nios: # 2019.07.31 16:18:46 (*)   Creating all objects for CPU
Info: nios: # 2019.07.31 16:18:48 (*)   Generating RTL from CPU objects
Info: nios: # 2019.07.31 16:18:48 (*)   Creating plain-text RTL
Info: nios: # 2019.07.31 16:18:51 (*) Done Nios II generation
Info: nios: Done RTL generation for module 'proj_qsys_nios'
Info: nios: "proj_qsys" instantiated altera_nios2_qsys "nios"
Info: memory: Starting RTL generation for module 'proj_qsys_memory'
Info: memory:   Generation command is [exec C:/altera/13.1/quartus/bin/perl/bin/perl.exe -I C:/altera/13.1/quartus/bin/perl/lib -I C:/altera/13.1/quartus/sopc_builder/bin/europa -I C:/altera/13.1/quartus/sopc_builder/bin/perl_lib -I C:/altera/13.1/quartus/sopc_builder/bin -I C:/altera/13.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/altera/13.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- C:/altera/13.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=proj_qsys_memory --dir=C:/Users/grmir/AppData/Local/Temp/alt8108_7358855978598258195.dir/0002_memory_gen/ --quartus_dir=C:/altera/13.1/quartus --verilog --config=C:/Users/grmir/AppData/Local/Temp/alt8108_7358855978598258195.dir/0002_memory_gen//proj_qsys_memory_component_configuration.pl  --do_build_sim=0  ]
Info: memory: Done RTL generation for module 'proj_qsys_memory'
Info: memory: "proj_qsys" instantiated altera_avalon_onchip_memory2 "memory"
Info: jtag: Starting RTL generation for module 'proj_qsys_jtag'
Info: jtag:   Generation command is [exec C:/altera/13.1/quartus/bin/perl/bin/perl.exe -I C:/altera/13.1/quartus/bin/perl/lib -I C:/altera/13.1/quartus/sopc_builder/bin/europa -I C:/altera/13.1/quartus/sopc_builder/bin/perl_lib -I C:/altera/13.1/quartus/sopc_builder/bin -I C:/altera/13.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/altera/13.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart -- C:/altera/13.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart/generate_rtl.pl --name=proj_qsys_jtag --dir=C:/Users/grmir/AppData/Local/Temp/alt8108_7358855978598258195.dir/0003_jtag_gen/ --quartus_dir=C:/altera/13.1/quartus --verilog --config=C:/Users/grmir/AppData/Local/Temp/alt8108_7358855978598258195.dir/0003_jtag_gen//proj_qsys_jtag_component_configuration.pl  --do_build_sim=0  ]
Info: jtag: Done RTL generation for module 'proj_qsys_jtag'
Info: jtag: "proj_qsys" instantiated altera_avalon_jtag_uart "jtag"
Info: buttons: Starting RTL generation for module 'proj_qsys_buttons'
Info: buttons:   Generation command is [exec C:/altera/13.1/quartus/bin/perl/bin/perl.exe -I C:/altera/13.1/quartus/bin/perl/lib -I C:/altera/13.1/quartus/sopc_builder/bin/europa -I C:/altera/13.1/quartus/sopc_builder/bin/perl_lib -I C:/altera/13.1/quartus/sopc_builder/bin -I C:/altera/13.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/altera/13.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/altera/13.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=proj_qsys_buttons --dir=C:/Users/grmir/AppData/Local/Temp/alt8108_7358855978598258195.dir/0004_buttons_gen/ --quartus_dir=C:/altera/13.1/quartus --verilog --config=C:/Users/grmir/AppData/Local/Temp/alt8108_7358855978598258195.dir/0004_buttons_gen//proj_qsys_buttons_component_configuration.pl  --do_build_sim=0  ]
Info: buttons: Done RTL generation for module 'proj_qsys_buttons'
Info: buttons: "proj_qsys" instantiated altera_avalon_pio "buttons"
Info: leds: Starting RTL generation for module 'proj_qsys_leds'
Info: leds:   Generation command is [exec C:/altera/13.1/quartus/bin/perl/bin/perl.exe -I C:/altera/13.1/quartus/bin/perl/lib -I C:/altera/13.1/quartus/sopc_builder/bin/europa -I C:/altera/13.1/quartus/sopc_builder/bin/perl_lib -I C:/altera/13.1/quartus/sopc_builder/bin -I C:/altera/13.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/altera/13.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/altera/13.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=proj_qsys_leds --dir=C:/Users/grmir/AppData/Local/Temp/alt8108_7358855978598258195.dir/0005_leds_gen/ --quartus_dir=C:/altera/13.1/quartus --verilog --config=C:/Users/grmir/AppData/Local/Temp/alt8108_7358855978598258195.dir/0005_leds_gen//proj_qsys_leds_component_configuration.pl  --do_build_sim=0  ]
Info: leds: Done RTL generation for module 'proj_qsys_leds'
Info: leds: "proj_qsys" instantiated altera_avalon_pio "leds"
Info: LCD_Driver_0: "proj_qsys" instantiated LCD_Driver "LCD_Driver_0"
Info: rs232_0: Starting Generation of RS232 UART
Info: rs232_0: "proj_qsys" instantiated altera_up_avalon_rs232 "rs232_0"
Info: nios_custom_instruction_master_translator: "proj_qsys" instantiated altera_customins_master_translator "nios_custom_instruction_master_translator"
Info: nios_custom_instruction_master_multi_xconnect: "proj_qsys" instantiated altera_customins_xconnect "nios_custom_instruction_master_multi_xconnect"
Info: nios_custom_instruction_master_multi_slave_translator0: "proj_qsys" instantiated altera_customins_slave_translator "nios_custom_instruction_master_multi_slave_translator0"
Info: pipeline_bridge_swap_transform: After transform: 49 modules, 160 connections
Info: No custom instruction connections, skipping transform 
Info: merlin_initial_interconnect_transform: After transform: 0 modules, 0 connections
Info: No Avalon connections, skipping transform 
Info: merlin_hierarchy_transform: After transform: 49 modules, 160 connections
Info: merlin_initial_interconnect_transform: After transform: 0 modules, 0 connections
Info: No Avalon connections, skipping transform 
Info: merlin_hierarchy_transform: After transform: 49 modules, 160 connections
Info: merlin_initial_interconnect_transform: After transform: 0 modules, 0 connections
Info: No Avalon connections, skipping transform 
Info: merlin_hierarchy_transform: After transform: 49 modules, 160 connections
Info: merlin_initial_interconnect_transform: After transform: 0 modules, 0 connections
Info: No Avalon connections, skipping transform 
Info: merlin_hierarchy_transform: After transform: 49 modules, 160 connections
Info: merlin_initial_interconnect_transform: After transform: 0 modules, 0 connections
Info: No Avalon connections, skipping transform 
Info: merlin_hierarchy_transform: After transform: 49 modules, 160 connections
Info: merlin_initial_interconnect_transform: After transform: 0 modules, 0 connections
Info: No Avalon connections, skipping transform 
Info: merlin_hierarchy_transform: After transform: 49 modules, 160 connections
Info: merlin_initial_interconnect_transform: After transform: 0 modules, 0 connections
Info: No Avalon connections, skipping transform 
Info: merlin_hierarchy_transform: After transform: 49 modules, 160 connections
Info: merlin_initial_interconnect_transform: After transform: 0 modules, 0 connections
Info: No Avalon connections, skipping transform 
Info: merlin_hierarchy_transform: After transform: 49 modules, 160 connections
Info: mm_interconnect_0: "proj_qsys" instantiated altera_merlin_interconnect_wrapper "mm_interconnect_0"
Info: irq_mapper: "proj_qsys" instantiated altera_irq_mapper "irq_mapper"
Info: rst_controller: "proj_qsys" instantiated altera_reset_controller "rst_controller"
Info: nios_instruction_master_translator: "mm_interconnect_0" instantiated altera_merlin_master_translator "nios_instruction_master_translator"
Info: nios_jtag_debug_module_translator: "mm_interconnect_0" instantiated altera_merlin_slave_translator "nios_jtag_debug_module_translator"
Info: nios_instruction_master_translator_avalon_universal_master_0_agent: "mm_interconnect_0" instantiated altera_merlin_master_agent "nios_instruction_master_translator_avalon_universal_master_0_agent"
Info: nios_jtag_debug_module_translator_avalon_universal_slave_0_agent: "mm_interconnect_0" instantiated altera_merlin_slave_agent "nios_jtag_debug_module_translator_avalon_universal_slave_0_agent"
Info: nios_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo: "mm_interconnect_0" instantiated altera_avalon_sc_fifo "nios_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo"
Info: addr_router: "mm_interconnect_0" instantiated altera_merlin_router "addr_router"
Info: addr_router_001: "mm_interconnect_0" instantiated altera_merlin_router "addr_router_001"
Info: id_router: "mm_interconnect_0" instantiated altera_merlin_router "id_router"
Info: id_router_002: "mm_interconnect_0" instantiated altera_merlin_router "id_router_002"
Info: cmd_xbar_demux: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "cmd_xbar_demux"
Info: cmd_xbar_demux_001: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "cmd_xbar_demux_001"
Info: cmd_xbar_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "cmd_xbar_mux"
Info: cmd_xbar_mux_002: "mm_interconnect_0" instantiated altera_merlin_multiplexer "cmd_xbar_mux_002"
Info: Reusing file C:/Users/grmir/Documents/UEFS/Sistemas Digitais/Problema 1 - Prática/Problema 1/Proj_quartus/proj_qsys/synthesis/submodules/altera_merlin_arbitrator.sv
Info: rsp_xbar_demux_002: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "rsp_xbar_demux_002"
Info: rsp_xbar_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "rsp_xbar_mux"
Info: Reusing file C:/Users/grmir/Documents/UEFS/Sistemas Digitais/Problema 1 - Prática/Problema 1/Proj_quartus/proj_qsys/synthesis/submodules/altera_merlin_arbitrator.sv
Info: rsp_xbar_mux_001: "mm_interconnect_0" instantiated altera_merlin_multiplexer "rsp_xbar_mux_001"
Info: Reusing file C:/Users/grmir/Documents/UEFS/Sistemas Digitais/Problema 1 - Prática/Problema 1/Proj_quartus/proj_qsys/synthesis/submodules/altera_merlin_arbitrator.sv
Info: proj_qsys: Done "proj_qsys" with 30 modules, 48 files, 966414 bytes
Info: ip-generate succeeded.
Info: Finished: Create HDL design files for synthesis
