{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1577098011056 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1577098011063 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Dec 23 18:46:50 2019 " "Processing started: Mon Dec 23 18:46:50 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1577098011063 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1577098011063 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta cs -c cs " "Command: quartus_sta cs -c cs" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1577098011063 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1577098011197 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1577098012074 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1577098012075 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1577098012118 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1577098012118 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "137 " "The Timing Analyzer is analyzing 137 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "The Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Timing Analyzer" 0 -1 1577098012739 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "cs.sdc " "Synopsys Design Constraints File file not found: 'cs.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Timing Analyzer" 0 -1 1577098012826 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1577098012826 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name KEY\[0\] KEY\[0\] " "create_clock -period 1.000 -name KEY\[0\] KEY\[0\]" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1577098012834 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name mips_os:os0\|altsyncram:altsyncram_component\|altsyncram_7sf1:auto_generated\|ram_block1a0~PORT_A_WRITE_ENABLE_REG mips_os:os0\|altsyncram:altsyncram_component\|altsyncram_7sf1:auto_generated\|ram_block1a0~PORT_A_WRITE_ENABLE_REG " "create_clock -period 1.000 -name mips_os:os0\|altsyncram:altsyncram_component\|altsyncram_7sf1:auto_generated\|ram_block1a0~PORT_A_WRITE_ENABLE_REG mips_os:os0\|altsyncram:altsyncram_component\|altsyncram_7sf1:auto_generated\|ram_block1a0~PORT_A_WRITE_ENABLE_REG" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1577098012834 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clkgen:my_vgaclk\|clkout clkgen:my_vgaclk\|clkout " "create_clock -period 1.000 -name clkgen:my_vgaclk\|clkout clkgen:my_vgaclk\|clkout" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1577098012834 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name CLOCK_50 CLOCK_50 " "create_clock -period 1.000 -name CLOCK_50 CLOCK_50" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1577098012834 ""}  } {  } 0 332105 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1577098012834 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: cpu0\|decode0\|Selector111~1  from: dataa  to: combout " "Cell: cpu0\|decode0\|Selector111~1  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1577098012843 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: cpu0\|decode0\|Selector111~1  from: datab  to: combout " "Cell: cpu0\|decode0\|Selector111~1  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1577098012843 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: cpu0\|decode0\|Selector111~1  from: datae  to: combout " "Cell: cpu0\|decode0\|Selector111~1  from: datae  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1577098012843 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: cpu0\|decode0\|Selector147~0  from: dataa  to: combout " "Cell: cpu0\|decode0\|Selector147~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1577098012843 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: cpu0\|decode0\|Selector147~0  from: datac  to: combout " "Cell: cpu0\|decode0\|Selector147~0  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1577098012843 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: cpu0\|decode0\|Selector154~0  from: dataf  to: combout " "Cell: cpu0\|decode0\|Selector154~0  from: dataf  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1577098012843 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: cpu0\|decode0\|Selector154~1  from: datab  to: combout " "Cell: cpu0\|decode0\|Selector154~1  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1577098012843 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: cpu0\|decode0\|Selector164~0  from: datab  to: combout " "Cell: cpu0\|decode0\|Selector164~0  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1577098012843 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: cpu0\|decode0\|Selector164~1  from: datad  to: combout " "Cell: cpu0\|decode0\|Selector164~1  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1577098012843 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: cpu0\|decode0\|Selector164~1  from: dataf  to: combout " "Cell: cpu0\|decode0\|Selector164~1  from: dataf  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1577098012843 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: cpu0\|decode0\|Selector3~0  from: dataa  to: combout " "Cell: cpu0\|decode0\|Selector3~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1577098012843 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: cpu0\|decode0\|Selector3~14  from: dataa  to: combout " "Cell: cpu0\|decode0\|Selector3~14  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1577098012843 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: cpu0\|decode0\|Selector3~14  from: datae  to: combout " "Cell: cpu0\|decode0\|Selector3~14  from: datae  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1577098012843 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: cpu0\|decode0\|Selector72~0  from: datac  to: combout " "Cell: cpu0\|decode0\|Selector72~0  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1577098012843 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: cpu0\|decode0\|Selector72~0  from: datad  to: combout " "Cell: cpu0\|decode0\|Selector72~0  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1577098012843 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: cpu0\|decode0\|Selector72~1  from: datac  to: combout " "Cell: cpu0\|decode0\|Selector72~1  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1577098012843 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: mips_os:os0\|altsyncram:altsyncram_component\|altsyncram_7sf1:auto_generated\|ram_block1a0~PORT_A_WRITE_ENABLE_REG  to: os0\|altsyncram_component\|auto_generated\|ram_block1a0\|portadataout\[5\] " "From: mips_os:os0\|altsyncram:altsyncram_component\|altsyncram_7sf1:auto_generated\|ram_block1a0~PORT_A_WRITE_ENABLE_REG  to: os0\|altsyncram_component\|auto_generated\|ram_block1a0\|portadataout\[5\]" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1577098012843 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1577098012843 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Timing Analyzer" 0 -1 1577098012854 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1577098012855 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1577098012863 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 85C Model" 0 0 "Timing Analyzer" 0 0 1577098012880 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1577098013064 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1577098013064 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -19.450 " "Worst-case setup slack is -19.450" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1577098013070 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1577098013070 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -19.450           -1840.617 mips_os:os0\|altsyncram:altsyncram_component\|altsyncram_7sf1:auto_generated\|ram_block1a0~PORT_A_WRITE_ENABLE_REG  " "  -19.450           -1840.617 mips_os:os0\|altsyncram:altsyncram_component\|altsyncram_7sf1:auto_generated\|ram_block1a0~PORT_A_WRITE_ENABLE_REG " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1577098013070 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -8.342            -488.788 clkgen:my_vgaclk\|clkout  " "   -8.342            -488.788 clkgen:my_vgaclk\|clkout " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1577098013070 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -7.392            -893.262 KEY\[0\]  " "   -7.392            -893.262 KEY\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1577098013070 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -6.470            -152.489 CLOCK_50  " "   -6.470            -152.489 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1577098013070 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1577098013070 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -7.064 " "Worst-case hold slack is -7.064" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1577098013111 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1577098013111 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -7.064           -1886.532 KEY\[0\]  " "   -7.064           -1886.532 KEY\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1577098013111 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.579            -392.348 mips_os:os0\|altsyncram:altsyncram_component\|altsyncram_7sf1:auto_generated\|ram_block1a0~PORT_A_WRITE_ENABLE_REG  " "   -5.579            -392.348 mips_os:os0\|altsyncram:altsyncram_component\|altsyncram_7sf1:auto_generated\|ram_block1a0~PORT_A_WRITE_ENABLE_REG " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1577098013111 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.382               0.000 CLOCK_50  " "    0.382               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1577098013111 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.470               0.000 clkgen:my_vgaclk\|clkout  " "    0.470               0.000 clkgen:my_vgaclk\|clkout " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1577098013111 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1577098013111 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1577098013118 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1577098013124 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -4.862 " "Worst-case minimum pulse width slack is -4.862" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1577098013132 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1577098013132 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.862           -2490.522 mips_os:os0\|altsyncram:altsyncram_component\|altsyncram_7sf1:auto_generated\|ram_block1a0~PORT_A_WRITE_ENABLE_REG  " "   -4.862           -2490.522 mips_os:os0\|altsyncram:altsyncram_component\|altsyncram_7sf1:auto_generated\|ram_block1a0~PORT_A_WRITE_ENABLE_REG " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1577098013132 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.174           -1245.667 KEY\[0\]  " "   -2.174           -1245.667 KEY\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1577098013132 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.174            -801.494 clkgen:my_vgaclk\|clkout  " "   -2.174            -801.494 clkgen:my_vgaclk\|clkout " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1577098013132 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.394             -17.386 CLOCK_50  " "   -0.394             -17.386 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1577098013132 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1577098013132 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 0C Model" 0 0 "Timing Analyzer" 0 0 1577098013174 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1577098013222 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1577098016263 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: cpu0\|decode0\|Selector111~1  from: dataa  to: combout " "Cell: cpu0\|decode0\|Selector111~1  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1577098016471 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: cpu0\|decode0\|Selector111~1  from: datab  to: combout " "Cell: cpu0\|decode0\|Selector111~1  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1577098016471 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: cpu0\|decode0\|Selector111~1  from: datae  to: combout " "Cell: cpu0\|decode0\|Selector111~1  from: datae  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1577098016471 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: cpu0\|decode0\|Selector147~0  from: dataa  to: combout " "Cell: cpu0\|decode0\|Selector147~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1577098016471 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: cpu0\|decode0\|Selector147~0  from: datac  to: combout " "Cell: cpu0\|decode0\|Selector147~0  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1577098016471 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: cpu0\|decode0\|Selector154~0  from: dataf  to: combout " "Cell: cpu0\|decode0\|Selector154~0  from: dataf  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1577098016471 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: cpu0\|decode0\|Selector154~1  from: datab  to: combout " "Cell: cpu0\|decode0\|Selector154~1  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1577098016471 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: cpu0\|decode0\|Selector164~0  from: datab  to: combout " "Cell: cpu0\|decode0\|Selector164~0  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1577098016471 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: cpu0\|decode0\|Selector164~1  from: datad  to: combout " "Cell: cpu0\|decode0\|Selector164~1  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1577098016471 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: cpu0\|decode0\|Selector164~1  from: dataf  to: combout " "Cell: cpu0\|decode0\|Selector164~1  from: dataf  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1577098016471 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: cpu0\|decode0\|Selector3~0  from: dataa  to: combout " "Cell: cpu0\|decode0\|Selector3~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1577098016471 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: cpu0\|decode0\|Selector3~14  from: dataa  to: combout " "Cell: cpu0\|decode0\|Selector3~14  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1577098016471 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: cpu0\|decode0\|Selector3~14  from: datae  to: combout " "Cell: cpu0\|decode0\|Selector3~14  from: datae  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1577098016471 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: cpu0\|decode0\|Selector72~0  from: datac  to: combout " "Cell: cpu0\|decode0\|Selector72~0  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1577098016471 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: cpu0\|decode0\|Selector72~0  from: datad  to: combout " "Cell: cpu0\|decode0\|Selector72~0  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1577098016471 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: cpu0\|decode0\|Selector72~1  from: datac  to: combout " "Cell: cpu0\|decode0\|Selector72~1  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1577098016471 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: mips_os:os0\|altsyncram:altsyncram_component\|altsyncram_7sf1:auto_generated\|ram_block1a0~PORT_A_WRITE_ENABLE_REG  to: os0\|altsyncram_component\|auto_generated\|ram_block1a0\|portadataout\[5\] " "From: mips_os:os0\|altsyncram:altsyncram_component\|altsyncram_7sf1:auto_generated\|ram_block1a0~PORT_A_WRITE_ENABLE_REG  to: os0\|altsyncram_component\|auto_generated\|ram_block1a0\|portadataout\[5\]" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1577098016471 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1577098016471 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1577098016471 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1577098016544 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1577098016544 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -19.183 " "Worst-case setup slack is -19.183" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1577098016551 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1577098016551 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -19.183           -1822.612 mips_os:os0\|altsyncram:altsyncram_component\|altsyncram_7sf1:auto_generated\|ram_block1a0~PORT_A_WRITE_ENABLE_REG  " "  -19.183           -1822.612 mips_os:os0\|altsyncram:altsyncram_component\|altsyncram_7sf1:auto_generated\|ram_block1a0~PORT_A_WRITE_ENABLE_REG " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1577098016551 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -8.440            -473.739 clkgen:my_vgaclk\|clkout  " "   -8.440            -473.739 clkgen:my_vgaclk\|clkout " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1577098016551 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -7.387            -824.456 KEY\[0\]  " "   -7.387            -824.456 KEY\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1577098016551 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -6.699            -155.342 CLOCK_50  " "   -6.699            -155.342 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1577098016551 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1577098016551 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -6.868 " "Worst-case hold slack is -6.868" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1577098016575 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1577098016575 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -6.868           -1876.654 KEY\[0\]  " "   -6.868           -1876.654 KEY\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1577098016575 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.487            -391.944 mips_os:os0\|altsyncram:altsyncram_component\|altsyncram_7sf1:auto_generated\|ram_block1a0~PORT_A_WRITE_ENABLE_REG  " "   -5.487            -391.944 mips_os:os0\|altsyncram:altsyncram_component\|altsyncram_7sf1:auto_generated\|ram_block1a0~PORT_A_WRITE_ENABLE_REG " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1577098016575 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.381               0.000 CLOCK_50  " "    0.381               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1577098016575 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.425               0.000 clkgen:my_vgaclk\|clkout  " "    0.425               0.000 clkgen:my_vgaclk\|clkout " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1577098016575 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1577098016575 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1577098016582 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1577098016588 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -4.777 " "Worst-case minimum pulse width slack is -4.777" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1577098016595 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1577098016595 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.777           -2491.327 mips_os:os0\|altsyncram:altsyncram_component\|altsyncram_7sf1:auto_generated\|ram_block1a0~PORT_A_WRITE_ENABLE_REG  " "   -4.777           -2491.327 mips_os:os0\|altsyncram:altsyncram_component\|altsyncram_7sf1:auto_generated\|ram_block1a0~PORT_A_WRITE_ENABLE_REG " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1577098016595 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.174           -1244.385 KEY\[0\]  " "   -2.174           -1244.385 KEY\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1577098016595 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.174            -798.282 clkgen:my_vgaclk\|clkout  " "   -2.174            -798.282 clkgen:my_vgaclk\|clkout " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1577098016595 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.412             -18.766 CLOCK_50  " "   -0.412             -18.766 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1577098016595 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1577098016595 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 85C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 85C Model" 0 0 "Timing Analyzer" 0 0 1577098016624 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1577098016823 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1577098019439 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: cpu0\|decode0\|Selector111~1  from: dataa  to: combout " "Cell: cpu0\|decode0\|Selector111~1  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1577098019639 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: cpu0\|decode0\|Selector111~1  from: datab  to: combout " "Cell: cpu0\|decode0\|Selector111~1  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1577098019639 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: cpu0\|decode0\|Selector111~1  from: datae  to: combout " "Cell: cpu0\|decode0\|Selector111~1  from: datae  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1577098019639 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: cpu0\|decode0\|Selector147~0  from: dataa  to: combout " "Cell: cpu0\|decode0\|Selector147~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1577098019639 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: cpu0\|decode0\|Selector147~0  from: datac  to: combout " "Cell: cpu0\|decode0\|Selector147~0  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1577098019639 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: cpu0\|decode0\|Selector154~0  from: dataf  to: combout " "Cell: cpu0\|decode0\|Selector154~0  from: dataf  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1577098019639 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: cpu0\|decode0\|Selector154~1  from: datab  to: combout " "Cell: cpu0\|decode0\|Selector154~1  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1577098019639 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: cpu0\|decode0\|Selector164~0  from: datab  to: combout " "Cell: cpu0\|decode0\|Selector164~0  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1577098019639 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: cpu0\|decode0\|Selector164~1  from: datad  to: combout " "Cell: cpu0\|decode0\|Selector164~1  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1577098019639 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: cpu0\|decode0\|Selector164~1  from: dataf  to: combout " "Cell: cpu0\|decode0\|Selector164~1  from: dataf  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1577098019639 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: cpu0\|decode0\|Selector3~0  from: dataa  to: combout " "Cell: cpu0\|decode0\|Selector3~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1577098019639 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: cpu0\|decode0\|Selector3~14  from: dataa  to: combout " "Cell: cpu0\|decode0\|Selector3~14  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1577098019639 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: cpu0\|decode0\|Selector3~14  from: datae  to: combout " "Cell: cpu0\|decode0\|Selector3~14  from: datae  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1577098019639 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: cpu0\|decode0\|Selector72~0  from: datac  to: combout " "Cell: cpu0\|decode0\|Selector72~0  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1577098019639 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: cpu0\|decode0\|Selector72~0  from: datad  to: combout " "Cell: cpu0\|decode0\|Selector72~0  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1577098019639 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: cpu0\|decode0\|Selector72~1  from: datac  to: combout " "Cell: cpu0\|decode0\|Selector72~1  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1577098019639 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: mips_os:os0\|altsyncram:altsyncram_component\|altsyncram_7sf1:auto_generated\|ram_block1a0~PORT_A_WRITE_ENABLE_REG  to: os0\|altsyncram_component\|auto_generated\|ram_block1a0\|portadataout\[5\] " "From: mips_os:os0\|altsyncram:altsyncram_component\|altsyncram_7sf1:auto_generated\|ram_block1a0~PORT_A_WRITE_ENABLE_REG  to: os0\|altsyncram_component\|auto_generated\|ram_block1a0\|portadataout\[5\]" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1577098019639 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1577098019639 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1577098019639 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1577098019673 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1577098019673 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -10.799 " "Worst-case setup slack is -10.799" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1577098019680 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1577098019680 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -10.799           -1011.210 mips_os:os0\|altsyncram:altsyncram_component\|altsyncram_7sf1:auto_generated\|ram_block1a0~PORT_A_WRITE_ENABLE_REG  " "  -10.799           -1011.210 mips_os:os0\|altsyncram:altsyncram_component\|altsyncram_7sf1:auto_generated\|ram_block1a0~PORT_A_WRITE_ENABLE_REG " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1577098019680 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.930            -583.841 KEY\[0\]  " "   -4.930            -583.841 KEY\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1577098019680 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.918            -277.201 clkgen:my_vgaclk\|clkout  " "   -4.918            -277.201 clkgen:my_vgaclk\|clkout " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1577098019680 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.660             -73.125 CLOCK_50  " "   -3.660             -73.125 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1577098019680 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1577098019680 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -3.938 " "Worst-case hold slack is -3.938" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1577098019710 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1577098019710 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.938            -967.151 KEY\[0\]  " "   -3.938            -967.151 KEY\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1577098019710 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.670            -229.775 mips_os:os0\|altsyncram:altsyncram_component\|altsyncram_7sf1:auto_generated\|ram_block1a0~PORT_A_WRITE_ENABLE_REG  " "   -3.670            -229.775 mips_os:os0\|altsyncram:altsyncram_component\|altsyncram_7sf1:auto_generated\|ram_block1a0~PORT_A_WRITE_ENABLE_REG " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1577098019710 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.203               0.000 CLOCK_50  " "    0.203               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1577098019710 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.213               0.000 clkgen:my_vgaclk\|clkout  " "    0.213               0.000 clkgen:my_vgaclk\|clkout " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1577098019710 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1577098019710 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1577098019718 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1577098019725 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -2.904 " "Worst-case minimum pulse width slack is -2.904" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1577098019730 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1577098019730 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.904           -1146.288 mips_os:os0\|altsyncram:altsyncram_component\|altsyncram_7sf1:auto_generated\|ram_block1a0~PORT_A_WRITE_ENABLE_REG  " "   -2.904           -1146.288 mips_os:os0\|altsyncram:altsyncram_component\|altsyncram_7sf1:auto_generated\|ram_block1a0~PORT_A_WRITE_ENABLE_REG " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1577098019730 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.174           -1243.637 KEY\[0\]  " "   -2.174           -1243.637 KEY\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1577098019730 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.174            -773.666 clkgen:my_vgaclk\|clkout  " "   -2.174            -773.666 clkgen:my_vgaclk\|clkout " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1577098019730 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.440              -3.317 CLOCK_50  " "   -0.440              -3.317 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1577098019730 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1577098019730 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 0C Model" 0 0 "Timing Analyzer" 0 0 1577098019769 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: cpu0\|decode0\|Selector111~1  from: dataa  to: combout " "Cell: cpu0\|decode0\|Selector111~1  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1577098020023 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: cpu0\|decode0\|Selector111~1  from: datab  to: combout " "Cell: cpu0\|decode0\|Selector111~1  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1577098020023 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: cpu0\|decode0\|Selector111~1  from: datae  to: combout " "Cell: cpu0\|decode0\|Selector111~1  from: datae  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1577098020023 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: cpu0\|decode0\|Selector147~0  from: dataa  to: combout " "Cell: cpu0\|decode0\|Selector147~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1577098020023 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: cpu0\|decode0\|Selector147~0  from: datac  to: combout " "Cell: cpu0\|decode0\|Selector147~0  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1577098020023 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: cpu0\|decode0\|Selector154~0  from: dataf  to: combout " "Cell: cpu0\|decode0\|Selector154~0  from: dataf  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1577098020023 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: cpu0\|decode0\|Selector154~1  from: datab  to: combout " "Cell: cpu0\|decode0\|Selector154~1  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1577098020023 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: cpu0\|decode0\|Selector164~0  from: datab  to: combout " "Cell: cpu0\|decode0\|Selector164~0  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1577098020023 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: cpu0\|decode0\|Selector164~1  from: datad  to: combout " "Cell: cpu0\|decode0\|Selector164~1  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1577098020023 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: cpu0\|decode0\|Selector164~1  from: dataf  to: combout " "Cell: cpu0\|decode0\|Selector164~1  from: dataf  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1577098020023 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: cpu0\|decode0\|Selector3~0  from: dataa  to: combout " "Cell: cpu0\|decode0\|Selector3~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1577098020023 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: cpu0\|decode0\|Selector3~14  from: dataa  to: combout " "Cell: cpu0\|decode0\|Selector3~14  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1577098020023 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: cpu0\|decode0\|Selector3~14  from: datae  to: combout " "Cell: cpu0\|decode0\|Selector3~14  from: datae  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1577098020023 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: cpu0\|decode0\|Selector72~0  from: datac  to: combout " "Cell: cpu0\|decode0\|Selector72~0  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1577098020023 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: cpu0\|decode0\|Selector72~0  from: datad  to: combout " "Cell: cpu0\|decode0\|Selector72~0  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1577098020023 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: cpu0\|decode0\|Selector72~1  from: datac  to: combout " "Cell: cpu0\|decode0\|Selector72~1  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1577098020023 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: mips_os:os0\|altsyncram:altsyncram_component\|altsyncram_7sf1:auto_generated\|ram_block1a0~PORT_A_WRITE_ENABLE_REG  to: os0\|altsyncram_component\|auto_generated\|ram_block1a0\|portadataout\[5\] " "From: mips_os:os0\|altsyncram:altsyncram_component\|altsyncram_7sf1:auto_generated\|ram_block1a0~PORT_A_WRITE_ENABLE_REG  to: os0\|altsyncram_component\|auto_generated\|ram_block1a0\|portadataout\[5\]" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1577098020023 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1577098020023 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1577098020040 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1577098020069 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1577098020069 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -10.059 " "Worst-case setup slack is -10.059" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1577098020076 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1577098020076 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -10.059            -958.690 mips_os:os0\|altsyncram:altsyncram_component\|altsyncram_7sf1:auto_generated\|ram_block1a0~PORT_A_WRITE_ENABLE_REG  " "  -10.059            -958.690 mips_os:os0\|altsyncram:altsyncram_component\|altsyncram_7sf1:auto_generated\|ram_block1a0~PORT_A_WRITE_ENABLE_REG " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1577098020076 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.533            -239.083 clkgen:my_vgaclk\|clkout  " "   -4.533            -239.083 clkgen:my_vgaclk\|clkout " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1577098020076 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.035            -423.248 KEY\[0\]  " "   -4.035            -423.248 KEY\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1577098020076 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.381             -66.524 CLOCK_50  " "   -3.381             -66.524 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1577098020076 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1577098020076 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -3.909 " "Worst-case hold slack is -3.909" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1577098020098 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1577098020098 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.909           -1004.891 KEY\[0\]  " "   -3.909           -1004.891 KEY\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1577098020098 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.223            -209.125 mips_os:os0\|altsyncram:altsyncram_component\|altsyncram_7sf1:auto_generated\|ram_block1a0~PORT_A_WRITE_ENABLE_REG  " "   -3.223            -209.125 mips_os:os0\|altsyncram:altsyncram_component\|altsyncram_7sf1:auto_generated\|ram_block1a0~PORT_A_WRITE_ENABLE_REG " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1577098020098 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.185               0.000 clkgen:my_vgaclk\|clkout  " "    0.185               0.000 clkgen:my_vgaclk\|clkout " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1577098020098 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.190               0.000 CLOCK_50  " "    0.190               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1577098020098 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1577098020098 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1577098020105 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1577098020117 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -2.507 " "Worst-case minimum pulse width slack is -2.507" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1577098020136 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1577098020136 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.507           -1015.795 mips_os:os0\|altsyncram:altsyncram_component\|altsyncram_7sf1:auto_generated\|ram_block1a0~PORT_A_WRITE_ENABLE_REG  " "   -2.507           -1015.795 mips_os:os0\|altsyncram:altsyncram_component\|altsyncram_7sf1:auto_generated\|ram_block1a0~PORT_A_WRITE_ENABLE_REG " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1577098020136 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.174           -1242.302 KEY\[0\]  " "   -2.174           -1242.302 KEY\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1577098020136 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.174            -769.945 clkgen:my_vgaclk\|clkout  " "   -2.174            -769.945 clkgen:my_vgaclk\|clkout " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1577098020136 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.447              -3.353 CLOCK_50  " "   -0.447              -3.353 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1577098020136 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1577098020136 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1577098022511 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1577098022511 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 7 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 7 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5213 " "Peak virtual memory: 5213 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1577098022639 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Dec 23 18:47:02 2019 " "Processing ended: Mon Dec 23 18:47:02 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1577098022639 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:12 " "Elapsed time: 00:00:12" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1577098022639 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:20 " "Total CPU time (on all processors): 00:00:20" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1577098022639 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1577098022639 ""}
