INFO: [v++ 60-1306] Additional information associated with this v++ compile can be found at:
	Reports: /scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_blank_200mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/reports/Bert_layer
	Log files: /scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_blank_200mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/logs/Bert_layer
INFO: [v++ 60-1548] Creating build summary session with primary output /scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_blank_200mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/Bert_layer.xo.compile_summary, at Thu Sep  7 22:39:18 2023
INFO: [v++ 60-1316] Initiating connection to rulecheck server, at Thu Sep  7 22:39:18 2023
INFO: [v++ 60-1315] Creating rulecheck session with output '/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_blank_200mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/reports/Bert_layer/v++_compile_Bert_layer_guidance.html', at Thu Sep  7 22:39:20 2023
INFO: [v++ 60-895]   Target platform: /opt/xilinx/platforms/xilinx_u280_gen3x16_xdma_1_202211_1/xilinx_u280_gen3x16_xdma_1_202211_1.xpfm
INFO: [v++ 60-1578]   This platform contains Xilinx Shell Archive '/opt/xilinx/platforms/xilinx_u280_gen3x16_xdma_1_202211_1/hw/hw.xsa'
INFO: [v++ 74-78] Compiler Version string: 2022.1
INFO: [v++ 60-585] Compiling for hardware target
INFO: [v++ 60-423]   Target device: xilinx_u280_gen3x16_xdma_1_202211_1
INFO: [v++ 60-242] Creating kernel: 'Bert_layer'

===>The following messages were generated while  performing high-level synthesis for kernel: Bert_layer Log file: /scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_blank_200mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/Bert_layer/Bert_layer/vitis_hls.log :
INFO: [v++ 204-61] Pipelining loop 'l_S_result29_result29_l_0_l_result29_l_1'.
INFO: [v++ 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 4, loop 'l_S_result29_result29_l_0_l_result29_l_1'
INFO: [v++ 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [v++ 200-789] **** Estimated Fmax: 411.00 MHz
INFO: [v++ 60-594] Finished kernel compilation
INFO: [v++ 60-244] Generating system estimate report...
INFO: [v++ 60-1092] Generated system estimate report: /scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_blank_200mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/reports/Bert_layer/system_estimate_Bert_layer.xtxt
INFO: [v++ 60-586] Created _x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/Bert_layer.xo
INFO: [v++ 60-2343] Use the vitis_analyzer tool to visualize and navigate the relevant reports. Run the following command. 
    vitis_analyzer /scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_blank_200mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/Bert_layer.xo.compile_summary 
INFO: [v++ 60-791] Total elapsed time: 0h 2m 18s
