// ==============================================================
// Generated by Vitis HLS v2023.1.1
// Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
// ==============================================================

`timescale 1 ns / 1 ps 

(* CORE_GENERATION_INFO="processor_processor,hls_ip_2023_1_1,{HLS_INPUT_TYPE=cxx,HLS_INPUT_FLOAT=0,HLS_INPUT_FIXED=0,HLS_INPUT_PART=xc7a100t-csg324-1,HLS_INPUT_CLOCK=20.000000,HLS_INPUT_ARCH=others,HLS_SYN_CLOCK=14.513750,HLS_SYN_LAT=3,HLS_SYN_TPT=none,HLS_SYN_MEM=2,HLS_SYN_DSP=0,HLS_SYN_FF=303,HLS_SYN_LUT=3947,HLS_VERSION=2023_1_1}" *)

module processor (
        ap_clk,
        ap_rst,
        memory_address0,
        memory_ce0,
        memory_we0,
        memory_d0,
        memory_q0,
        error
);

parameter    ap_ST_fsm_state1 = 23'd1;
parameter    ap_ST_fsm_state2 = 23'd2;
parameter    ap_ST_fsm_state3 = 23'd4;
parameter    ap_ST_fsm_state4 = 23'd8;
parameter    ap_ST_fsm_state5 = 23'd16;
parameter    ap_ST_fsm_state6 = 23'd32;
parameter    ap_ST_fsm_state7 = 23'd64;
parameter    ap_ST_fsm_state8 = 23'd128;
parameter    ap_ST_fsm_state9 = 23'd256;
parameter    ap_ST_fsm_state10 = 23'd512;
parameter    ap_ST_fsm_state11 = 23'd1024;
parameter    ap_ST_fsm_state12 = 23'd2048;
parameter    ap_ST_fsm_state13 = 23'd4096;
parameter    ap_ST_fsm_state14 = 23'd8192;
parameter    ap_ST_fsm_state15 = 23'd16384;
parameter    ap_ST_fsm_state16 = 23'd32768;
parameter    ap_ST_fsm_state17 = 23'd65536;
parameter    ap_ST_fsm_state18 = 23'd131072;
parameter    ap_ST_fsm_state19 = 23'd262144;
parameter    ap_ST_fsm_state20 = 23'd524288;
parameter    ap_ST_fsm_state21 = 23'd1048576;
parameter    ap_ST_fsm_state22 = 23'd2097152;
parameter    ap_ST_fsm_state23 = 23'd4194304;

input   ap_clk;
input   ap_rst;
output  [16:0] memory_address0;
output   memory_ce0;
output   memory_we0;
output  [31:0] memory_d0;
input  [31:0] memory_q0;
output  [0:0] error;

reg[16:0] memory_address0;
reg memory_ce0;
reg memory_we0;
reg[31:0] memory_d0;

reg   [31:0] p_pc;
reg   [0:0] p_error;
reg   [4:0] xreg_address0;
reg    xreg_ce0;
reg    xreg_we0;
reg   [31:0] xreg_d0;
wire   [31:0] xreg_q0;
reg   [4:0] xreg_address1;
reg    xreg_ce1;
reg    xreg_we1;
reg   [31:0] xreg_d1;
wire   [31:0] xreg_q1;
reg   [1:0] reg_1249;
(* fsm_encoding = "none" *) reg   [22:0] ap_CS_fsm;
wire    ap_CS_fsm_state2;
wire   [6:0] o_pcode_fu_1291_p1;
wire   [2:0] funct3_fu_1295_p4;
reg   [31:0] p_pc_load_reg_2909;
wire    ap_CS_fsm_state1;
wire   [0:0] icmp_ln31_fu_1261_p2;
reg   [0:0] icmp_ln31_reg_2917;
wire   [0:0] or_ln31_fu_1286_p2;
reg   [0:0] or_ln31_reg_2971;
reg   [6:0] o_pcode_reg_3019;
reg   [2:0] funct3_reg_3023;
wire  signed [11:0] funct12_fu_1315_p4;
reg  signed [11:0] funct12_reg_3030;
wire  signed [31:0] sext_ln41_fu_1325_p1;
reg  signed [31:0] sext_ln41_reg_3036;
wire  signed [18:0] sext_ln41_1_fu_1329_p1;
reg  signed [18:0] sext_ln41_1_reg_3047;
wire   [4:0] rs1_fu_1333_p4;
reg   [4:0] rs1_reg_3056;
wire   [4:0] rs2_fu_1343_p4;
reg   [4:0] rs2_reg_3061;
wire   [4:0] rd_fu_1353_p4;
reg   [4:0] rd_reg_3070;
wire  signed [31:0] sext_ln45_fu_1413_p1;
reg  signed [31:0] sext_ln45_reg_3098;
wire  signed [31:0] imm_S_fu_1463_p5;
reg  signed [31:0] imm_S_reg_3103;
reg   [1:0] imm_S_cast_reg_3114;
wire   [0:0] icmp_ln209_fu_1504_p2;
wire   [6:0] funct7_fu_1305_p4;
wire   [0:0] or_ln335_fu_1802_p2;
wire    ap_CS_fsm_state3;
wire   [0:0] or_ln335_1_fu_1807_p2;
wire   [2:0] select_ln166_fu_2246_p3;
reg   [2:0] select_ln166_reg_3383;
wire    ap_CS_fsm_state19;
reg   [16:0] memory_addr_7_reg_3388;
wire   [2:0] select_ln159_fu_2378_p3;
reg   [2:0] select_ln159_reg_3398;
reg   [16:0] memory_addr_6_reg_3403;
wire   [1:0] add_ln143_1_fu_2671_p2;
reg   [1:0] add_ln143_1_reg_3413;
wire    ap_CS_fsm_state21;
wire   [1:0] add_ln136_1_fu_2705_p2;
reg   [1:0] add_ln136_1_reg_3423;
wire   [1:0] add_ln126_1_fu_2814_p2;
reg   [1:0] add_ln126_1_reg_3438;
wire   [1:0] add_ln119_1_fu_2848_p2;
reg   [1:0] add_ln119_1_reg_3448;
wire   [0:0] grp_fu_1222_p2;
reg   [0:0] icmp_ln105_reg_3458;
wire    ap_CS_fsm_state22;
reg   [0:0] icmp_ln99_reg_3462;
wire   [0:0] grp_fu_1228_p2;
reg   [0:0] icmp_ln93_reg_3466;
reg   [0:0] icmp_ln87_reg_3470;
wire   [0:0] grp_fu_1243_p2;
reg   [0:0] icmp_ln81_reg_3474;
reg   [0:0] icmp_ln75_reg_3478;
wire    ap_CS_fsm_state23;
reg   [0:0] ap_phi_mux_p_error_flag_16_phi_fu_921_p100;
reg   [0:0] p_error_flag_16_reg_917;
wire    ap_CS_fsm_state13;
wire    ap_CS_fsm_state16;
wire    ap_CS_fsm_state17;
wire    ap_CS_fsm_state10;
wire    ap_CS_fsm_state9;
wire    ap_CS_fsm_state8;
wire    ap_CS_fsm_state7;
wire    ap_CS_fsm_state4;
wire    ap_CS_fsm_state15;
wire    ap_CS_fsm_state14;
wire    ap_CS_fsm_state18;
wire    ap_CS_fsm_state20;
wire    ap_CS_fsm_state11;
wire    ap_CS_fsm_state12;
wire    ap_CS_fsm_state5;
wire    ap_CS_fsm_state6;
reg   [0:0] ap_phi_mux_p_error_loc_16_phi_fu_1041_p100;
reg   [0:0] p_error_loc_16_reg_1037;
reg   [0:0] ap_phi_mux_p_error_flag_17_phi_fu_1160_p18;
reg   [0:0] p_error_flag_17_reg_1157;
reg   [0:0] ap_phi_mux_p_error_loc_17_phi_fu_1184_p18;
reg   [0:0] p_error_loc_17_reg_1181;
wire   [63:0] zext_ln36_fu_1277_p1;
wire   [63:0] zext_ln310_fu_1510_p1;
wire   [63:0] zext_ln310_1_fu_1515_p1;
wire   [63:0] zext_ln300_fu_1520_p1;
wire   [63:0] zext_ln300_1_fu_1525_p1;
wire   [63:0] zext_ln297_1_fu_1535_p1;
wire   [63:0] zext_ln297_fu_1530_p1;
wire   [63:0] zext_ln288_fu_1540_p1;
wire   [63:0] zext_ln288_1_fu_1545_p1;
wire   [63:0] zext_ln276_fu_1550_p1;
wire   [63:0] zext_ln276_1_fu_1555_p1;
wire   [63:0] zext_ln264_fu_1560_p1;
wire   [63:0] zext_ln264_1_fu_1565_p1;
wire   [63:0] zext_ln256_1_fu_1575_p1;
wire   [63:0] zext_ln256_fu_1570_p1;
wire   [63:0] zext_ln246_fu_1580_p1;
wire   [63:0] zext_ln246_1_fu_1585_p1;
wire   [63:0] zext_ln242_fu_1590_p1;
wire   [63:0] zext_ln242_1_fu_1595_p1;
wire   [63:0] zext_ln318_fu_1600_p1;
wire   [63:0] zext_ln318_1_fu_1605_p1;
wire   [63:0] zext_ln210_fu_1610_p1;
wire   [63:0] zext_ln206_fu_1615_p1;
wire   [63:0] zext_ln203_fu_1620_p1;
wire   [63:0] zext_ln200_fu_1625_p1;
wire   [63:0] zext_ln193_fu_1630_p1;
wire   [63:0] zext_ln186_fu_1635_p1;
wire   [63:0] zext_ln183_fu_1640_p1;
wire   [63:0] zext_ln222_fu_1645_p1;
wire   [63:0] zext_ln219_fu_1650_p1;
wire   [63:0] zext_ln172_fu_1655_p1;
wire   [63:0] zext_ln172_1_fu_1660_p1;
wire   [63:0] zext_ln165_fu_1665_p1;
wire   [63:0] zext_ln158_fu_1670_p1;
wire   [63:0] zext_ln143_fu_1675_p1;
wire   [63:0] zext_ln136_fu_1680_p1;
wire   [63:0] zext_ln133_fu_1685_p1;
wire   [63:0] zext_ln126_fu_1690_p1;
wire   [63:0] zext_ln119_fu_1695_p1;
wire   [63:0] zext_ln105_fu_1700_p1;
wire   [63:0] zext_ln105_1_fu_1705_p1;
wire   [63:0] zext_ln99_fu_1710_p1;
wire   [63:0] zext_ln99_1_fu_1715_p1;
wire   [63:0] zext_ln93_fu_1720_p1;
wire   [63:0] zext_ln93_1_fu_1725_p1;
wire   [63:0] zext_ln87_fu_1730_p1;
wire   [63:0] zext_ln87_1_fu_1735_p1;
wire   [63:0] zext_ln81_fu_1740_p1;
wire   [63:0] zext_ln81_1_fu_1745_p1;
wire   [63:0] zext_ln75_fu_1750_p1;
wire   [63:0] zext_ln75_1_fu_1755_p1;
wire   [63:0] zext_ln68_fu_1760_p1;
wire   [63:0] zext_ln63_fu_1765_p1;
wire   [63:0] zext_ln60_fu_1787_p1;
wire   [63:0] zext_ln57_fu_1792_p1;
wire   [63:0] zext_ln310_2_fu_1819_p1;
wire   [63:0] zext_ln300_2_fu_1838_p1;
wire   [63:0] zext_ln297_2_fu_1857_p1;
wire   [63:0] zext_ln288_2_fu_1868_p1;
wire   [63:0] zext_ln277_fu_1872_p1;
wire   [63:0] zext_ln265_fu_1881_p1;
wire   [63:0] zext_ln256_2_fu_1905_p1;
wire   [63:0] zext_ln246_2_fu_1916_p1;
wire   [63:0] zext_ln242_2_fu_1927_p1;
wire   [63:0] zext_ln318_2_fu_1938_p1;
wire   [63:0] zext_ln210_2_fu_1952_p1;
wire   [63:0] zext_ln206_1_fu_1962_p1;
wire   [63:0] zext_ln203_1_fu_1972_p1;
wire   [63:0] zext_ln200_1_fu_1982_p1;
wire   [63:0] zext_ln194_fu_1991_p1;
wire   [63:0] zext_ln187_fu_2005_p1;
wire   [63:0] zext_ln183_1_fu_2020_p1;
wire   [63:0] zext_ln222_2_fu_2034_p1;
wire   [63:0] zext_ln219_2_fu_2048_p1;
wire   [63:0] zext_ln172_3_fu_2126_p1;
wire   [63:0] zext_ln168_fu_2254_p1;
wire   [63:0] zext_ln168_1_fu_2259_p1;
wire   [63:0] zext_ln161_fu_2386_p1;
wire   [63:0] zext_ln161_1_fu_2391_p1;
wire   [63:0] zext_ln146_1_fu_2537_p1;
wire   [63:0] zext_ln139_1_fu_2567_p1;
wire   [63:0] zext_ln133_2_fu_2571_p1;
wire   [63:0] zext_ln129_fu_2601_p1;
wire   [63:0] zext_ln122_fu_2631_p1;
wire   [63:0] zext_ln144_fu_2687_p1;
wire   [63:0] zext_ln137_fu_2721_p1;
wire   [63:0] zext_ln133_3_fu_2796_p1;
wire   [63:0] zext_ln127_fu_2830_p1;
wire   [63:0] zext_ln120_fu_2864_p1;
wire   [63:0] zext_ln69_fu_2905_p1;
wire   [31:0] grp_fu_1239_p2;
wire   [31:0] add_ln69_fu_2635_p2;
wire   [31:0] grp_fu_1216_p2;
wire   [31:0] add_ln64_fu_1770_p2;
wire   [31:0] or_ln168_fu_2446_p2;
wire   [31:0] or_ln161_fu_2504_p2;
wire   [31:0] add_ln60_fu_1781_p2;
wire   [31:0] imm_U_fu_1495_p3;
wire   [31:0] or_ln310_fu_1812_p2;
wire   [31:0] ashr_ln300_fu_1831_p2;
wire   [31:0] lshr_ln297_fu_1850_p2;
wire   [31:0] xor_ln288_fu_1861_p2;
wire   [31:0] zext_ln276_2_fu_1876_p1;
wire   [31:0] zext_ln264_2_fu_1885_p1;
wire   [31:0] shl_ln256_fu_1898_p2;
wire   [31:0] sub_ln246_fu_1909_p2;
wire   [31:0] add_ln242_fu_1920_p2;
wire   [31:0] and_ln318_fu_1931_p2;
wire   [31:0] shl_ln210_fu_1945_p2;
wire   [31:0] and_ln206_fu_1956_p2;
wire   [31:0] or_ln203_fu_1966_p2;
wire   [31:0] xor_ln200_fu_1976_p2;
wire   [31:0] zext_ln193_1_fu_1995_p1;
wire   [31:0] zext_ln186_1_fu_2009_p1;
wire   [31:0] add_ln183_fu_2014_p2;
wire   [31:0] ashr_ln222_fu_2027_p2;
wire   [31:0] lshr_ln219_fu_2041_p2;
wire   [31:0] zext_ln146_fu_2532_p1;
wire   [31:0] zext_ln139_fu_2562_p1;
wire  signed [31:0] sext_ln129_fu_2596_p1;
wire  signed [31:0] sext_ln122_fu_2626_p1;
wire   [1:0] trunc_ln31_fu_1257_p1;
wire   [16:0] lshr_ln_fu_1267_p4;
wire   [0:0] tmp_3_fu_1391_p3;
wire   [0:0] tmp_2_fu_1383_p3;
wire   [5:0] tmp_1_fu_1373_p4;
wire   [3:0] tmp_fu_1363_p4;
wire   [12:0] imm_B_fu_1399_p6;
wire   [7:0] tmp_6_fu_1435_p4;
wire   [0:0] tmp_5_fu_1427_p3;
wire   [9:0] tmp_4_fu_1417_p4;
wire   [20:0] imm_J_fu_1445_p6;
wire   [19:0] tmp_8_fu_1485_p4;
wire  signed [31:0] sext_ln48_fu_1459_p1;
wire   [0:0] icmp_ln335_fu_1797_p2;
wire   [4:0] trunc_ln300_fu_1823_p1;
wire   [31:0] zext_ln300_3_fu_1827_p1;
wire   [4:0] trunc_ln297_fu_1842_p1;
wire   [31:0] zext_ln297_3_fu_1846_p1;
wire   [4:0] trunc_ln256_fu_1890_p1;
wire   [31:0] zext_ln256_3_fu_1894_p1;
wire   [31:0] zext_ln210_1_fu_1942_p1;
wire   [0:0] icmp_ln193_fu_1986_p2;
wire   [0:0] icmp_ln186_fu_2000_p2;
wire   [31:0] zext_ln222_1_fu_2024_p1;
wire   [31:0] zext_ln219_1_fu_2038_p1;
wire   [33:0] zext_ln172_2_fu_2052_p1;
wire  signed [33:0] sext_ln172_fu_2056_p1;
wire   [18:0] trunc_ln172_1_fu_2062_p1;
wire   [18:0] trunc_ln172_fu_2059_p1;
wire   [33:0] add_ln172_fu_2066_p2;
wire   [18:0] add_ln172_1_fu_2072_p2;
wire   [18:0] sub_ln172_fu_2086_p2;
wire   [16:0] trunc_ln172_3_fu_2092_p4;
wire   [0:0] tmp_12_fu_2078_p3;
wire   [16:0] sub_ln172_1_fu_2102_p2;
wire   [16:0] trunc_ln172_4_fu_2108_p4;
wire   [16:0] select_ln172_fu_2118_p3;
wire   [1:0] trunc_ln165_fu_2131_p1;
wire   [33:0] zext_ln165_1_fu_2135_p1;
wire  signed [33:0] sext_ln165_fu_2139_p1;
wire   [31:0] grp_fu_1234_p2;
wire   [18:0] trunc_ln165_4_fu_2145_p1;
wire   [18:0] trunc_ln165_3_fu_2142_p1;
wire   [33:0] add_ln165_fu_2154_p2;
wire   [18:0] add_ln165_1_fu_2164_p2;
wire   [18:0] sub_ln165_fu_2178_p2;
wire   [16:0] trunc_ln165_1_fu_2184_p4;
wire   [0:0] tmp_10_fu_2170_p3;
wire   [16:0] sub_ln165_1_fu_2194_p2;
wire   [16:0] trunc_ln165_2_fu_2200_p4;
wire   [1:0] trunc_ln165_5_fu_2160_p1;
wire   [1:0] sub_ln166_fu_2218_p2;
wire   [2:0] p_and_t3_fu_2224_p3;
wire   [1:0] add_ln165_2_fu_2149_p2;
wire   [2:0] sub_ln166_1_fu_2232_p2;
wire   [2:0] tmp_11_fu_2238_p3;
wire   [16:0] pos_5_fu_2210_p3;
wire   [1:0] trunc_ln158_fu_2263_p1;
wire   [33:0] zext_ln158_1_fu_2267_p1;
wire  signed [33:0] sext_ln158_fu_2271_p1;
wire   [18:0] trunc_ln158_4_fu_2277_p1;
wire   [18:0] trunc_ln158_3_fu_2274_p1;
wire   [33:0] add_ln158_fu_2286_p2;
wire   [18:0] add_ln158_1_fu_2296_p2;
wire   [18:0] sub_ln158_fu_2310_p2;
wire   [16:0] trunc_ln158_1_fu_2316_p4;
wire   [0:0] tmp_9_fu_2302_p3;
wire   [16:0] sub_ln158_1_fu_2326_p2;
wire   [16:0] trunc_ln158_2_fu_2332_p4;
wire   [1:0] trunc_ln158_5_fu_2292_p1;
wire   [1:0] sub_ln159_fu_2350_p2;
wire   [2:0] p_and_t_fu_2356_p3;
wire   [1:0] add_ln158_2_fu_2281_p2;
wire   [2:0] sub_ln159_1_fu_2364_p2;
wire   [2:0] tmp_s_fu_2370_p3;
wire   [16:0] pos_4_fu_2342_p3;
wire   [5:0] offset_1_fu_2395_p3;
wire  signed [31:0] sext_ln166_fu_2402_p1;
wire   [31:0] mask_1_fu_2406_p2;
wire   [31:0] xor_ln168_fu_2412_p2;
wire   [15:0] trunc_ln168_fu_2424_p1;
wire   [32:0] zext_ln168_2_fu_2428_p1;
wire   [32:0] zext_ln168_3_fu_2432_p1;
wire   [32:0] shl_ln168_fu_2436_p2;
wire   [31:0] trunc_ln168_1_fu_2442_p1;
wire   [31:0] and_ln168_fu_2418_p2;
wire   [5:0] offset_fu_2453_p3;
wire  signed [31:0] sext_ln159_fu_2460_p1;
wire   [31:0] mask_fu_2464_p2;
wire   [31:0] xor_ln161_fu_2470_p2;
wire   [7:0] trunc_ln161_fu_2482_p1;
wire   [32:0] zext_ln161_2_fu_2486_p1;
wire   [32:0] zext_ln161_3_fu_2490_p1;
wire   [32:0] shl_ln161_fu_2494_p2;
wire   [31:0] trunc_ln161_1_fu_2500_p1;
wire   [31:0] and_ln161_fu_2476_p2;
wire   [4:0] shl_ln3_fu_2511_p3;
wire   [31:0] zext_ln145_fu_2518_p1;
wire   [31:0] lshr_ln145_fu_2522_p2;
wire   [15:0] result_3_fu_2528_p1;
wire   [4:0] shl_ln2_fu_2541_p3;
wire   [31:0] zext_ln138_fu_2548_p1;
wire   [31:0] lshr_ln138_fu_2552_p2;
wire   [7:0] result_2_fu_2558_p1;
wire   [4:0] shl_ln1_fu_2575_p3;
wire   [31:0] zext_ln128_fu_2582_p1;
wire   [31:0] lshr_ln128_fu_2586_p2;
wire   [15:0] result_1_fu_2592_p1;
wire   [4:0] shl_ln_fu_2605_p3;
wire   [31:0] zext_ln121_fu_2612_p1;
wire   [31:0] lshr_ln121_fu_2616_p2;
wire   [7:0] result_fu_2622_p1;
wire   [18:0] trunc_ln143_fu_2658_p1;
wire   [1:0] trunc_ln143_2_fu_2662_p1;
wire   [18:0] pos_3_fu_2666_p2;
wire   [16:0] lshr_ln4_fu_2677_p4;
wire   [18:0] trunc_ln136_fu_2692_p1;
wire   [1:0] trunc_ln136_2_fu_2696_p1;
wire   [18:0] pos_2_fu_2700_p2;
wire   [16:0] lshr_ln3_fu_2711_p4;
wire   [33:0] zext_ln133_1_fu_2726_p1;
wire  signed [33:0] sext_ln133_fu_2730_p1;
wire   [18:0] trunc_ln133_fu_2733_p1;
wire   [33:0] add_ln133_fu_2737_p2;
wire   [18:0] add_ln133_1_fu_2743_p2;
wire   [18:0] sub_ln133_fu_2756_p2;
wire   [16:0] trunc_ln133_2_fu_2762_p4;
wire   [0:0] tmp_7_fu_2748_p3;
wire   [16:0] sub_ln133_1_fu_2772_p2;
wire   [16:0] trunc_ln133_3_fu_2778_p4;
wire   [16:0] select_ln133_fu_2788_p3;
wire   [18:0] trunc_ln126_fu_2801_p1;
wire   [1:0] trunc_ln126_2_fu_2805_p1;
wire   [18:0] pos_1_fu_2809_p2;
wire   [16:0] lshr_ln2_fu_2820_p4;
wire   [18:0] trunc_ln119_fu_2835_p1;
wire   [1:0] trunc_ln119_2_fu_2839_p1;
wire   [18:0] pos_fu_2843_p2;
wire   [16:0] lshr_ln1_fu_2854_p4;
reg   [22:0] ap_NS_fsm;
wire    ap_ST_fsm_state1_blk;
wire    ap_ST_fsm_state2_blk;
wire    ap_ST_fsm_state3_blk;
wire    ap_ST_fsm_state4_blk;
wire    ap_ST_fsm_state5_blk;
wire    ap_ST_fsm_state6_blk;
wire    ap_ST_fsm_state7_blk;
wire    ap_ST_fsm_state8_blk;
wire    ap_ST_fsm_state9_blk;
wire    ap_ST_fsm_state10_blk;
wire    ap_ST_fsm_state11_blk;
wire    ap_ST_fsm_state12_blk;
wire    ap_ST_fsm_state13_blk;
wire    ap_ST_fsm_state14_blk;
wire    ap_ST_fsm_state15_blk;
wire    ap_ST_fsm_state16_blk;
wire    ap_ST_fsm_state17_blk;
wire    ap_ST_fsm_state18_blk;
wire    ap_ST_fsm_state19_blk;
wire    ap_ST_fsm_state20_blk;
wire    ap_ST_fsm_state21_blk;
wire    ap_ST_fsm_state22_blk;
wire    ap_ST_fsm_state23_blk;
reg    ap_condition_758;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 p_pc = 32'd0;
#0 p_error = 1'd0;
#0 ap_CS_fsm = 23'd1;
end

processor_xreg_RAM_AUTO_1R1W #(
    .DataWidth( 32 ),
    .AddressRange( 32 ),
    .AddressWidth( 5 ))
xreg_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(xreg_address0),
    .ce0(xreg_ce0),
    .we0(xreg_we0),
    .d0(xreg_d0),
    .q0(xreg_q0),
    .address1(xreg_address1),
    .ce1(xreg_ce1),
    .we1(xreg_we1),
    .d1(xreg_d1),
    .q1(xreg_q1)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_state1;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        p_pc <= 32'd0;
    end else begin
        if (((o_pcode_fu_1291_p1 == 7'd111) & (1'b1 == ap_CS_fsm_state2))) begin
            p_pc <= add_ln64_fu_1770_p2;
        end else if (((1'b1 == ap_CS_fsm_state20) & ((((((((((icmp_ln99_reg_3462 == 1'd0) & (funct3_reg_3023 == 3'd6) & (o_pcode_reg_3019 == 7'd99)) | ((icmp_ln105_reg_3458 == 1'd1) & (funct3_reg_3023 == 3'd7) & (o_pcode_reg_3019 == 7'd99))) | ((icmp_ln93_reg_3466 == 1'd1) & (funct3_reg_3023 == 3'd5) & (o_pcode_reg_3019 == 7'd99))) | ((icmp_ln87_reg_3470 == 1'd0) & (funct3_reg_3023 == 3'd4) & (o_pcode_reg_3019 == 7'd99))) | ((funct3_reg_3023 == 3'd3) & (o_pcode_reg_3019 == 7'd99))) | ((funct3_reg_3023 == 3'd2) & (o_pcode_reg_3019 == 7'd99))) | (~(funct3_reg_3023 == 3'd6) & ~(funct3_reg_3023 == 3'd7) & ~(funct3_reg_3023 == 3'd4) & ~(funct3_reg_3023 == 3'd5) & ~(funct3_reg_3023 == 3'd1) & (icmp_ln75_reg_3478 == 1'd0) & (o_pcode_reg_3019 == 7'd99))) | ((icmp_ln81_reg_3474 == 1'd1) & (funct3_reg_3023 == 3'd1) & (o_pcode_reg_3019 == 7'd99))) | (~(o_pcode_reg_3019 == 7'd111) & ~(o_pcode_reg_3019 == 7'd99) & ~(o_pcode_reg_3019 == 7'd103))))) begin
            p_pc <= grp_fu_1216_p2;
        end else if (((1'b1 == ap_CS_fsm_state20) & (o_pcode_reg_3019 == 7'd103))) begin
            p_pc <= add_ln69_fu_2635_p2;
        end else if ((((grp_fu_1243_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state22) & (funct3_reg_3023 == 3'd1)) | ((grp_fu_1243_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state22) & (funct3_reg_3023 == 3'd0)) | ((grp_fu_1228_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state22) & (funct3_reg_3023 == 3'd5)) | ((grp_fu_1228_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state22) & (funct3_reg_3023 == 3'd4)) | ((grp_fu_1222_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state22) & (funct3_reg_3023 == 3'd7)) | ((grp_fu_1222_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state22) & (funct3_reg_3023 == 3'd6)))) begin
            p_pc <= grp_fu_1239_p2;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((((funct3_fu_1295_p4 == 3'd1) & (o_pcode_fu_1291_p1 == 7'd19) & (1'b1 == ap_CS_fsm_state2) & (icmp_ln209_fu_1504_p2 == 1'd0)) | ((funct3_fu_1295_p4 == 3'd1) & (o_pcode_fu_1291_p1 == 7'd51) & (1'b1 == ap_CS_fsm_state2) & (icmp_ln209_fu_1504_p2 == 1'd0)) | ((funct3_fu_1295_p4 == 3'd4) & (o_pcode_fu_1291_p1 == 7'd51) & (1'b1 == ap_CS_fsm_state2) & (icmp_ln209_fu_1504_p2 == 1'd0)) | ((1'b1 == ap_CS_fsm_state2) & (((funct3_fu_1295_p4 == 3'd2) & (o_pcode_fu_1291_p1 == 7'd99)) | ((funct3_fu_1295_p4 == 3'd3) & (o_pcode_fu_1291_p1 == 7'd99)))) | (~(funct3_fu_1295_p4 == 3'd0) & ~(funct3_fu_1295_p4 == 3'd1) & ~(funct3_fu_1295_p4 == 3'd4) & ~(funct3_fu_1295_p4 == 3'd5) & ~(funct3_fu_1295_p4 == 3'd2) & (o_pcode_fu_1291_p1 == 7'd3) & (1'b1 == ap_CS_fsm_state2)) | (~(funct3_fu_1295_p4 == 3'd0) & ~(funct3_fu_1295_p4 == 3'd1) & ~(funct3_fu_1295_p4 == 3'd2) & (o_pcode_fu_1291_p1 == 7'd35) & (1'b1 == ap_CS_fsm_state2)) | (~(funct7_fu_1305_p4 == 7'd0) & ~(funct7_fu_1305_p4 == 7'd32) & (funct3_fu_1295_p4 == 3'd0) & (o_pcode_fu_1291_p1 
    == 7'd51) & (1'b1 == ap_CS_fsm_state2)) | (~(funct7_fu_1305_p4 == 7'd0) & ~(funct7_fu_1305_p4 == 7'd32) & (funct3_fu_1295_p4 == 3'd5) & (o_pcode_fu_1291_p1 == 7'd19) & (1'b1 == ap_CS_fsm_state2)) | (~(funct7_fu_1305_p4 == 7'd0) & ~(funct7_fu_1305_p4 == 7'd32) & (funct3_fu_1295_p4 == 3'd5) & (o_pcode_fu_1291_p1 == 7'd51) & (1'b1 == ap_CS_fsm_state2)) | (~(o_pcode_fu_1291_p1 == 7'd3) & ~(o_pcode_fu_1291_p1 == 7'd115) & ~(o_pcode_fu_1291_p1 == 7'd103) & ~(o_pcode_fu_1291_p1 == 7'd111) & ~(o_pcode_fu_1291_p1 == 7'd55) & ~(o_pcode_fu_1291_p1 == 7'd23) & ~(o_pcode_fu_1291_p1 == 7'd99) & ~(o_pcode_fu_1291_p1 == 7'd35) & ~(o_pcode_fu_1291_p1 == 7'd19) & ~(o_pcode_fu_1291_p1 == 7'd51) & (1'b1 == ap_CS_fsm_state2)) | ((funct3_fu_1295_p4 == 3'd7) & (o_pcode_fu_1291_p1 == 7'd51) & (1'b1 == ap_CS_fsm_state2) & (icmp_ln209_fu_1504_p2 == 1'd0)) | ((funct3_fu_1295_p4 == 3'd2) & (o_pcode_fu_1291_p1 == 7'd51) & (1'b1 == ap_CS_fsm_state2) & (icmp_ln209_fu_1504_p2 == 1'd0)) | ((funct3_fu_1295_p4 == 3'd3) & (o_pcode_fu_1291_p1 == 
    7'd51) & (1'b1 == ap_CS_fsm_state2) & (icmp_ln209_fu_1504_p2 == 1'd0)) | ((funct3_fu_1295_p4 == 3'd6) & (o_pcode_fu_1291_p1 == 7'd51) & (1'b1 == ap_CS_fsm_state2) & (icmp_ln209_fu_1504_p2 == 1'd0)))) begin
        p_error_flag_16_reg_917 <= 1'd1;
    end else if (((1'b1 == ap_CS_fsm_state6) | (1'b1 == ap_CS_fsm_state5) | (1'b1 == ap_CS_fsm_state12) | (1'b1 == ap_CS_fsm_state11) | (1'b1 == ap_CS_fsm_state18) | (1'b1 == ap_CS_fsm_state14) | (1'b1 == ap_CS_fsm_state4) | (1'b1 == ap_CS_fsm_state7) | (1'b1 == ap_CS_fsm_state8) | (1'b1 == ap_CS_fsm_state9) | (1'b1 == ap_CS_fsm_state10) | (1'b1 == ap_CS_fsm_state17) | (1'b1 == ap_CS_fsm_state16) | (1'b1 == ap_CS_fsm_state13) | ((1'b1 == ap_CS_fsm_state20) & (funct3_reg_3023 == 3'd2) & (o_pcode_reg_3019 == 7'd3)) | ((1'b1 == ap_CS_fsm_state20) & (funct3_reg_3023 == 3'd4) & (o_pcode_reg_3019 == 7'd3)) | ((1'b1 == ap_CS_fsm_state20) & (funct3_reg_3023 == 3'd5) & (o_pcode_reg_3019 == 7'd3)) | ((1'b1 == ap_CS_fsm_state20) & (funct3_reg_3023 == 3'd0) & (o_pcode_reg_3019 == 7'd3)) | ((1'b1 == ap_CS_fsm_state20) & (funct3_reg_3023 == 3'd0) & (o_pcode_reg_3019 == 7'd35)) | ((1'b1 == ap_CS_fsm_state20) & (funct3_reg_3023 == 3'd1) & (o_pcode_reg_3019 == 7'd3)) | ((1'b1 == ap_CS_fsm_state20) & (funct3_reg_3023 == 3'd1) & (o_pcode_reg_3019 
    == 7'd35)) | ((1'b1 == ap_CS_fsm_state15) & (funct3_reg_3023 == 3'd3)) | ((1'b1 == ap_CS_fsm_state15) & (funct3_reg_3023 == 3'd6)) | ((1'b1 == ap_CS_fsm_state15) & (funct3_reg_3023 == 3'd7)) | ((1'b1 == ap_CS_fsm_state15) & (funct3_reg_3023 == 3'd2)) | ((1'b1 == ap_CS_fsm_state15) & (funct3_reg_3023 == 3'd4)) | ((1'b1 == ap_CS_fsm_state15) & (funct3_reg_3023 == 3'd0)) | ((grp_fu_1243_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state22) & (funct3_reg_3023 == 3'd0)) | ((grp_fu_1243_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state22) & (funct3_reg_3023 == 3'd1)) | ((grp_fu_1228_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state22) & (funct3_reg_3023 == 3'd4)) | ((grp_fu_1228_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state22) & (funct3_reg_3023 == 3'd5)) | ((grp_fu_1222_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state22) & (funct3_reg_3023 == 3'd6)) | ((grp_fu_1222_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state22) & (funct3_reg_3023 == 3'd7)) | ((o_pcode_fu_1291_p1 == 7'd55) & (1'b1 == ap_CS_fsm_state2)) | ((o_pcode_fu_1291_p1 == 7'd23) & (1'b1 == ap_CS_fsm_state2)))) begin
        p_error_flag_16_reg_917 <= icmp_ln31_reg_2917;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        p_error_flag_16_reg_917 <= or_ln335_fu_1802_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state20) & ((((((((((icmp_ln99_reg_3462 == 1'd0) & (funct3_reg_3023 == 3'd6) & (o_pcode_reg_3019 == 7'd99)) | ((icmp_ln105_reg_3458 == 1'd1) & (funct3_reg_3023 == 3'd7) & (o_pcode_reg_3019 == 7'd99))) | ((icmp_ln93_reg_3466 == 1'd1) & (funct3_reg_3023 == 3'd5) & (o_pcode_reg_3019 == 7'd99))) | ((icmp_ln87_reg_3470 == 1'd0) & (funct3_reg_3023 == 3'd4) & (o_pcode_reg_3019 == 7'd99))) | ((funct3_reg_3023 == 3'd3) & (o_pcode_reg_3019 == 7'd99))) | ((funct3_reg_3023 == 3'd2) & (o_pcode_reg_3019 == 7'd99))) | (~(funct3_reg_3023 == 3'd6) & ~(funct3_reg_3023 == 3'd7) & ~(funct3_reg_3023 == 3'd4) & ~(funct3_reg_3023 == 3'd5) & ~(funct3_reg_3023 == 3'd1) & (icmp_ln75_reg_3478 == 1'd0) & (o_pcode_reg_3019 == 7'd99))) | ((icmp_ln81_reg_3474 == 1'd1) & (funct3_reg_3023 == 3'd1) & (o_pcode_reg_3019 == 7'd99))) | (~(o_pcode_reg_3019 == 7'd111) & ~(o_pcode_reg_3019 == 7'd99) & ~(o_pcode_reg_3019 == 7'd103))))) begin
        p_error_flag_17_reg_1157 <= ap_phi_mux_p_error_flag_16_phi_fu_921_p100;
    end else if ((((1'b1 == ap_CS_fsm_state20) & (o_pcode_reg_3019 == 7'd103)) | ((grp_fu_1243_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state22) & (funct3_reg_3023 == 3'd1)) | ((grp_fu_1243_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state22) & (funct3_reg_3023 == 3'd0)) | ((grp_fu_1228_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state22) & (funct3_reg_3023 == 3'd5)) | ((grp_fu_1228_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state22) & (funct3_reg_3023 == 3'd4)) | ((grp_fu_1222_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state22) & (funct3_reg_3023 == 3'd7)) | ((grp_fu_1222_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state22) & (funct3_reg_3023 == 3'd6)) | ((o_pcode_fu_1291_p1 == 7'd111) & (1'b1 == ap_CS_fsm_state2)))) begin
        p_error_flag_17_reg_1157 <= icmp_ln31_reg_2917;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state6) | (1'b1 == ap_CS_fsm_state5) | (1'b1 == ap_CS_fsm_state12) | (1'b1 == ap_CS_fsm_state11) | (1'b1 == ap_CS_fsm_state18) | (1'b1 == ap_CS_fsm_state14) | (1'b1 == ap_CS_fsm_state4) | (1'b1 == ap_CS_fsm_state7) | (1'b1 == ap_CS_fsm_state8) | (1'b1 == ap_CS_fsm_state9) | (1'b1 == ap_CS_fsm_state10) | (1'b1 == ap_CS_fsm_state17) | (1'b1 == ap_CS_fsm_state16) | (1'b1 == ap_CS_fsm_state13) | ((1'b1 == ap_CS_fsm_state20) & (funct3_reg_3023 == 3'd2) & (o_pcode_reg_3019 == 7'd3)) | ((1'b1 == ap_CS_fsm_state20) & (funct3_reg_3023 == 3'd4) & (o_pcode_reg_3019 == 7'd3)) | ((1'b1 == ap_CS_fsm_state20) & (funct3_reg_3023 == 3'd5) & (o_pcode_reg_3019 == 7'd3)) | ((1'b1 == ap_CS_fsm_state20) & (funct3_reg_3023 == 3'd0) & (o_pcode_reg_3019 == 7'd3)) | ((1'b1 == ap_CS_fsm_state20) & (funct3_reg_3023 == 3'd0) & (o_pcode_reg_3019 == 7'd35)) | ((1'b1 == ap_CS_fsm_state20) & (funct3_reg_3023 == 3'd1) & (o_pcode_reg_3019 == 7'd3)) | ((1'b1 == ap_CS_fsm_state20) & (funct3_reg_3023 == 3'd1) & (o_pcode_reg_3019 
    == 7'd35)) | ((1'b1 == ap_CS_fsm_state15) & (funct3_reg_3023 == 3'd3)) | ((1'b1 == ap_CS_fsm_state15) & (funct3_reg_3023 == 3'd6)) | ((1'b1 == ap_CS_fsm_state15) & (funct3_reg_3023 == 3'd7)) | ((1'b1 == ap_CS_fsm_state15) & (funct3_reg_3023 == 3'd2)) | ((1'b1 == ap_CS_fsm_state15) & (funct3_reg_3023 == 3'd4)) | ((1'b1 == ap_CS_fsm_state15) & (funct3_reg_3023 == 3'd0)) | ((grp_fu_1243_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state22) & (funct3_reg_3023 == 3'd0)) | ((grp_fu_1243_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state22) & (funct3_reg_3023 == 3'd1)) | ((grp_fu_1228_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state22) & (funct3_reg_3023 == 3'd4)) | ((grp_fu_1228_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state22) & (funct3_reg_3023 == 3'd5)) | ((grp_fu_1222_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state22) & (funct3_reg_3023 == 3'd6)) | ((grp_fu_1222_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state22) & (funct3_reg_3023 == 3'd7)))) begin
        p_error_loc_16_reg_1037 <= or_ln31_reg_2971;
    end else if ((((funct3_fu_1295_p4 == 3'd1) & (o_pcode_fu_1291_p1 == 7'd19) & (1'b1 == ap_CS_fsm_state2) & (icmp_ln209_fu_1504_p2 == 1'd0)) | ((funct3_fu_1295_p4 == 3'd1) & (o_pcode_fu_1291_p1 == 7'd51) & (1'b1 == ap_CS_fsm_state2) & (icmp_ln209_fu_1504_p2 == 1'd0)) | ((funct3_fu_1295_p4 == 3'd4) & (o_pcode_fu_1291_p1 == 7'd51) & (1'b1 == ap_CS_fsm_state2) & (icmp_ln209_fu_1504_p2 == 1'd0)) | ((1'b1 == ap_CS_fsm_state2) & (((funct3_fu_1295_p4 == 3'd2) & (o_pcode_fu_1291_p1 == 7'd99)) | ((funct3_fu_1295_p4 == 3'd3) & (o_pcode_fu_1291_p1 == 7'd99)))) | (~(funct3_fu_1295_p4 == 3'd0) & ~(funct3_fu_1295_p4 == 3'd1) & ~(funct3_fu_1295_p4 == 3'd4) & ~(funct3_fu_1295_p4 == 3'd5) & ~(funct3_fu_1295_p4 == 3'd2) & (o_pcode_fu_1291_p1 == 7'd3) & (1'b1 == ap_CS_fsm_state2)) | (~(funct3_fu_1295_p4 == 3'd0) & ~(funct3_fu_1295_p4 == 3'd1) & ~(funct3_fu_1295_p4 == 3'd2) & (o_pcode_fu_1291_p1 == 7'd35) & (1'b1 == ap_CS_fsm_state2)) | (~(funct7_fu_1305_p4 == 7'd0) & ~(funct7_fu_1305_p4 == 7'd32) & (funct3_fu_1295_p4 == 3'd0) & (o_pcode_fu_1291_p1 
    == 7'd51) & (1'b1 == ap_CS_fsm_state2)) | (~(funct7_fu_1305_p4 == 7'd0) & ~(funct7_fu_1305_p4 == 7'd32) & (funct3_fu_1295_p4 == 3'd5) & (o_pcode_fu_1291_p1 == 7'd19) & (1'b1 == ap_CS_fsm_state2)) | (~(funct7_fu_1305_p4 == 7'd0) & ~(funct7_fu_1305_p4 == 7'd32) & (funct3_fu_1295_p4 == 3'd5) & (o_pcode_fu_1291_p1 == 7'd51) & (1'b1 == ap_CS_fsm_state2)) | (~(o_pcode_fu_1291_p1 == 7'd3) & ~(o_pcode_fu_1291_p1 == 7'd115) & ~(o_pcode_fu_1291_p1 == 7'd103) & ~(o_pcode_fu_1291_p1 == 7'd111) & ~(o_pcode_fu_1291_p1 == 7'd55) & ~(o_pcode_fu_1291_p1 == 7'd23) & ~(o_pcode_fu_1291_p1 == 7'd99) & ~(o_pcode_fu_1291_p1 == 7'd35) & ~(o_pcode_fu_1291_p1 == 7'd19) & ~(o_pcode_fu_1291_p1 == 7'd51) & (1'b1 == ap_CS_fsm_state2)) | ((funct3_fu_1295_p4 == 3'd7) & (o_pcode_fu_1291_p1 == 7'd51) & (1'b1 == ap_CS_fsm_state2) & (icmp_ln209_fu_1504_p2 == 1'd0)) | ((funct3_fu_1295_p4 == 3'd2) & (o_pcode_fu_1291_p1 == 7'd51) & (1'b1 == ap_CS_fsm_state2) & (icmp_ln209_fu_1504_p2 == 1'd0)) | ((funct3_fu_1295_p4 == 3'd3) & (o_pcode_fu_1291_p1 == 
    7'd51) & (1'b1 == ap_CS_fsm_state2) & (icmp_ln209_fu_1504_p2 == 1'd0)) | ((funct3_fu_1295_p4 == 3'd6) & (o_pcode_fu_1291_p1 == 7'd51) & (1'b1 == ap_CS_fsm_state2) & (icmp_ln209_fu_1504_p2 == 1'd0)))) begin
        p_error_loc_16_reg_1037 <= 1'd1;
    end else if ((((o_pcode_fu_1291_p1 == 7'd55) & (1'b1 == ap_CS_fsm_state2)) | ((o_pcode_fu_1291_p1 == 7'd23) & (1'b1 == ap_CS_fsm_state2)))) begin
        p_error_loc_16_reg_1037 <= or_ln31_fu_1286_p2;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        p_error_loc_16_reg_1037 <= or_ln335_1_fu_1807_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state20) & ((((((((((icmp_ln99_reg_3462 == 1'd0) & (funct3_reg_3023 == 3'd6) & (o_pcode_reg_3019 == 7'd99)) | ((icmp_ln105_reg_3458 == 1'd1) & (funct3_reg_3023 == 3'd7) & (o_pcode_reg_3019 == 7'd99))) | ((icmp_ln93_reg_3466 == 1'd1) & (funct3_reg_3023 == 3'd5) & (o_pcode_reg_3019 == 7'd99))) | ((icmp_ln87_reg_3470 == 1'd0) & (funct3_reg_3023 == 3'd4) & (o_pcode_reg_3019 == 7'd99))) | ((funct3_reg_3023 == 3'd3) & (o_pcode_reg_3019 == 7'd99))) | ((funct3_reg_3023 == 3'd2) & (o_pcode_reg_3019 == 7'd99))) | (~(funct3_reg_3023 == 3'd6) & ~(funct3_reg_3023 == 3'd7) & ~(funct3_reg_3023 == 3'd4) & ~(funct3_reg_3023 == 3'd5) & ~(funct3_reg_3023 == 3'd1) & (icmp_ln75_reg_3478 == 1'd0) & (o_pcode_reg_3019 == 7'd99))) | ((icmp_ln81_reg_3474 == 1'd1) & (funct3_reg_3023 == 3'd1) & (o_pcode_reg_3019 == 7'd99))) | (~(o_pcode_reg_3019 == 7'd111) & ~(o_pcode_reg_3019 == 7'd99) & ~(o_pcode_reg_3019 == 7'd103))))) begin
        p_error_loc_17_reg_1181 <= ap_phi_mux_p_error_loc_16_phi_fu_1041_p100;
    end else if (((o_pcode_fu_1291_p1 == 7'd111) & (1'b1 == ap_CS_fsm_state2))) begin
        p_error_loc_17_reg_1181 <= or_ln31_fu_1286_p2;
    end else if ((((1'b1 == ap_CS_fsm_state20) & (o_pcode_reg_3019 == 7'd103)) | ((grp_fu_1243_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state22) & (funct3_reg_3023 == 3'd1)) | ((grp_fu_1243_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state22) & (funct3_reg_3023 == 3'd0)) | ((grp_fu_1228_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state22) & (funct3_reg_3023 == 3'd5)) | ((grp_fu_1228_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state22) & (funct3_reg_3023 == 3'd4)) | ((grp_fu_1222_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state22) & (funct3_reg_3023 == 3'd7)) | ((grp_fu_1222_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state22) & (funct3_reg_3023 == 3'd6)))) begin
        p_error_loc_17_reg_1181 <= or_ln31_reg_2971;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state21) & (funct3_reg_3023 == 3'd0))) begin
        add_ln119_1_reg_3448 <= add_ln119_1_fu_2848_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state21) & (funct3_reg_3023 == 3'd1))) begin
        add_ln126_1_reg_3438 <= add_ln126_1_fu_2814_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state21) & (funct3_reg_3023 == 3'd4))) begin
        add_ln136_1_reg_3423 <= add_ln136_1_fu_2705_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state21) & (funct3_reg_3023 == 3'd5))) begin
        add_ln143_1_reg_3413 <= add_ln143_1_fu_2671_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state2)) begin
        funct12_reg_3030 <= {{memory_q0[31:20]}};
        funct3_reg_3023 <= {{memory_q0[14:12]}};
        imm_S_cast_reg_3114 <= {{memory_q0[8:7]}};
        imm_S_reg_3103 <= imm_S_fu_1463_p5;
        o_pcode_reg_3019 <= o_pcode_fu_1291_p1;
        or_ln31_reg_2971 <= or_ln31_fu_1286_p2;
        rd_reg_3070 <= {{memory_q0[11:7]}};
        rs1_reg_3056 <= {{memory_q0[19:15]}};
        rs2_reg_3061 <= {{memory_q0[24:20]}};
        sext_ln41_1_reg_3047 <= sext_ln41_1_fu_1329_p1;
        sext_ln41_reg_3036 <= sext_ln41_fu_1325_p1;
        sext_ln45_reg_3098[31 : 1] <= sext_ln45_fu_1413_p1[31 : 1];
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state22) & (funct3_reg_3023 == 3'd7))) begin
        icmp_ln105_reg_3458 <= grp_fu_1222_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state1)) begin
        icmp_ln31_reg_2917 <= icmp_ln31_fu_1261_p2;
        p_pc_load_reg_2909 <= p_pc;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state22) & (funct3_reg_3023 == 3'd0))) begin
        icmp_ln75_reg_3478 <= grp_fu_1243_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state22) & (funct3_reg_3023 == 3'd1))) begin
        icmp_ln81_reg_3474 <= grp_fu_1243_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state22) & (funct3_reg_3023 == 3'd4))) begin
        icmp_ln87_reg_3470 <= grp_fu_1228_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state22) & (funct3_reg_3023 == 3'd5))) begin
        icmp_ln93_reg_3466 <= grp_fu_1228_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state22) & (funct3_reg_3023 == 3'd6))) begin
        icmp_ln99_reg_3462 <= grp_fu_1222_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state19) & (funct3_reg_3023 == 3'd0))) begin
        memory_addr_6_reg_3403 <= zext_ln161_fu_2386_p1;
        select_ln159_reg_3398 <= select_ln159_fu_2378_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state19) & (funct3_reg_3023 == 3'd1))) begin
        memory_addr_7_reg_3388 <= zext_ln168_fu_2254_p1;
        select_ln166_reg_3383 <= select_ln166_fu_2246_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_phi_mux_p_error_flag_17_phi_fu_1160_p18 == 1'd1) & (1'b1 == ap_CS_fsm_state20))) begin
        p_error <= 1'd1;
    end
end

always @ (posedge ap_clk) begin
    if ((((funct3_fu_1295_p4 == 3'd0) & (o_pcode_fu_1291_p1 == 7'd3) & (1'b1 == ap_CS_fsm_state2)) | ((funct3_fu_1295_p4 == 3'd1) & (o_pcode_fu_1291_p1 == 7'd3) & (1'b1 == ap_CS_fsm_state2)) | ((funct3_fu_1295_p4 == 3'd4) & (o_pcode_fu_1291_p1 == 7'd3) & (1'b1 == ap_CS_fsm_state2)) | ((funct3_fu_1295_p4 == 3'd5) & (o_pcode_fu_1291_p1 == 7'd3) & (1'b1 == ap_CS_fsm_state2)))) begin
        reg_1249 <= {{memory_q0[21:20]}};
    end
end

assign ap_ST_fsm_state10_blk = 1'b0;

assign ap_ST_fsm_state11_blk = 1'b0;

assign ap_ST_fsm_state12_blk = 1'b0;

assign ap_ST_fsm_state13_blk = 1'b0;

assign ap_ST_fsm_state14_blk = 1'b0;

assign ap_ST_fsm_state15_blk = 1'b0;

assign ap_ST_fsm_state16_blk = 1'b0;

assign ap_ST_fsm_state17_blk = 1'b0;

assign ap_ST_fsm_state18_blk = 1'b0;

assign ap_ST_fsm_state19_blk = 1'b0;

assign ap_ST_fsm_state1_blk = 1'b0;

assign ap_ST_fsm_state20_blk = 1'b0;

assign ap_ST_fsm_state21_blk = 1'b0;

assign ap_ST_fsm_state22_blk = 1'b0;

assign ap_ST_fsm_state23_blk = 1'b0;

assign ap_ST_fsm_state2_blk = 1'b0;

assign ap_ST_fsm_state3_blk = 1'b0;

assign ap_ST_fsm_state4_blk = 1'b0;

assign ap_ST_fsm_state5_blk = 1'b0;

assign ap_ST_fsm_state6_blk = 1'b0;

assign ap_ST_fsm_state7_blk = 1'b0;

assign ap_ST_fsm_state8_blk = 1'b0;

assign ap_ST_fsm_state9_blk = 1'b0;

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_state20) & (funct3_reg_3023 == 3'd2) & (o_pcode_reg_3019 == 7'd3)) | ((1'b1 == ap_CS_fsm_state20) & (funct3_reg_3023 == 3'd4) & (o_pcode_reg_3019 == 7'd3)) | ((1'b1 == ap_CS_fsm_state20) & (funct3_reg_3023 == 3'd5) & (o_pcode_reg_3019 == 7'd3)) | ((1'b1 == ap_CS_fsm_state20) & (funct3_reg_3023 == 3'd0) & (o_pcode_reg_3019 == 7'd3)) | ((1'b1 == ap_CS_fsm_state20) & (funct3_reg_3023 == 3'd0) & (o_pcode_reg_3019 == 7'd35)) | ((1'b1 == ap_CS_fsm_state20) & (funct3_reg_3023 == 3'd1) & (o_pcode_reg_3019 == 7'd3)) | ((1'b1 == ap_CS_fsm_state20) & (funct3_reg_3023 == 3'd1) & (o_pcode_reg_3019 == 7'd35)))) begin
        ap_phi_mux_p_error_flag_16_phi_fu_921_p100 = icmp_ln31_reg_2917;
    end else begin
        ap_phi_mux_p_error_flag_16_phi_fu_921_p100 = p_error_flag_16_reg_917;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state20)) begin
        if ((1'b1 == ap_condition_758)) begin
            ap_phi_mux_p_error_flag_17_phi_fu_1160_p18 = ap_phi_mux_p_error_flag_16_phi_fu_921_p100;
        end else if ((o_pcode_reg_3019 == 7'd103)) begin
            ap_phi_mux_p_error_flag_17_phi_fu_1160_p18 = icmp_ln31_reg_2917;
        end else begin
            ap_phi_mux_p_error_flag_17_phi_fu_1160_p18 = p_error_flag_17_reg_1157;
        end
    end else begin
        ap_phi_mux_p_error_flag_17_phi_fu_1160_p18 = p_error_flag_17_reg_1157;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_state20) & (funct3_reg_3023 == 3'd2) & (o_pcode_reg_3019 == 7'd3)) | ((1'b1 == ap_CS_fsm_state20) & (funct3_reg_3023 == 3'd4) & (o_pcode_reg_3019 == 7'd3)) | ((1'b1 == ap_CS_fsm_state20) & (funct3_reg_3023 == 3'd5) & (o_pcode_reg_3019 == 7'd3)) | ((1'b1 == ap_CS_fsm_state20) & (funct3_reg_3023 == 3'd0) & (o_pcode_reg_3019 == 7'd3)) | ((1'b1 == ap_CS_fsm_state20) & (funct3_reg_3023 == 3'd0) & (o_pcode_reg_3019 == 7'd35)) | ((1'b1 == ap_CS_fsm_state20) & (funct3_reg_3023 == 3'd1) & (o_pcode_reg_3019 == 7'd3)) | ((1'b1 == ap_CS_fsm_state20) & (funct3_reg_3023 == 3'd1) & (o_pcode_reg_3019 == 7'd35)))) begin
        ap_phi_mux_p_error_loc_16_phi_fu_1041_p100 = or_ln31_reg_2971;
    end else begin
        ap_phi_mux_p_error_loc_16_phi_fu_1041_p100 = p_error_loc_16_reg_1037;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state20)) begin
        if ((1'b1 == ap_condition_758)) begin
            ap_phi_mux_p_error_loc_17_phi_fu_1184_p18 = ap_phi_mux_p_error_loc_16_phi_fu_1041_p100;
        end else if ((o_pcode_reg_3019 == 7'd103)) begin
            ap_phi_mux_p_error_loc_17_phi_fu_1184_p18 = or_ln31_reg_2971;
        end else begin
            ap_phi_mux_p_error_loc_17_phi_fu_1184_p18 = p_error_loc_17_reg_1181;
        end
    end else begin
        ap_phi_mux_p_error_loc_17_phi_fu_1184_p18 = p_error_loc_17_reg_1181;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state21) & (funct3_reg_3023 == 3'd0))) begin
        memory_address0 = zext_ln120_fu_2864_p1;
    end else if (((1'b1 == ap_CS_fsm_state21) & (funct3_reg_3023 == 3'd1))) begin
        memory_address0 = zext_ln127_fu_2830_p1;
    end else if (((1'b1 == ap_CS_fsm_state21) & (funct3_reg_3023 == 3'd2))) begin
        memory_address0 = zext_ln133_3_fu_2796_p1;
    end else if (((1'b1 == ap_CS_fsm_state21) & (funct3_reg_3023 == 3'd4))) begin
        memory_address0 = zext_ln137_fu_2721_p1;
    end else if (((1'b1 == ap_CS_fsm_state21) & (funct3_reg_3023 == 3'd5))) begin
        memory_address0 = zext_ln144_fu_2687_p1;
    end else if (((1'b1 == ap_CS_fsm_state20) & (funct3_reg_3023 == 3'd0) & (o_pcode_reg_3019 == 7'd35))) begin
        memory_address0 = memory_addr_6_reg_3403;
    end else if (((1'b1 == ap_CS_fsm_state20) & (funct3_reg_3023 == 3'd1) & (o_pcode_reg_3019 == 7'd35))) begin
        memory_address0 = memory_addr_7_reg_3388;
    end else if (((1'b1 == ap_CS_fsm_state19) & (funct3_reg_3023 == 3'd0))) begin
        memory_address0 = zext_ln161_fu_2386_p1;
    end else if (((1'b1 == ap_CS_fsm_state19) & (funct3_reg_3023 == 3'd1))) begin
        memory_address0 = zext_ln168_fu_2254_p1;
    end else if ((1'b1 == ap_CS_fsm_state18)) begin
        memory_address0 = zext_ln172_3_fu_2126_p1;
    end else if ((1'b1 == ap_CS_fsm_state1)) begin
        memory_address0 = zext_ln36_fu_1277_p1;
    end else begin
        memory_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state1) | (1'b1 == ap_CS_fsm_state18) | ((1'b1 == ap_CS_fsm_state20) & (funct3_reg_3023 == 3'd0) & (o_pcode_reg_3019 == 7'd35)) | ((1'b1 == ap_CS_fsm_state20) & (funct3_reg_3023 == 3'd1) & (o_pcode_reg_3019 == 7'd35)) | ((1'b1 == ap_CS_fsm_state21) & (funct3_reg_3023 == 3'd2)) | ((1'b1 == ap_CS_fsm_state21) & (funct3_reg_3023 == 3'd4)) | ((1'b1 == ap_CS_fsm_state21) & (funct3_reg_3023 == 3'd5)) | ((1'b1 == ap_CS_fsm_state21) & (funct3_reg_3023 == 3'd0)) | ((1'b1 == ap_CS_fsm_state21) & (funct3_reg_3023 == 3'd1)) | ((1'b1 == ap_CS_fsm_state19) & (funct3_reg_3023 == 3'd0)) | ((1'b1 == ap_CS_fsm_state19) & (funct3_reg_3023 == 3'd1)))) begin
        memory_ce0 = 1'b1;
    end else begin
        memory_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state20) & (funct3_reg_3023 == 3'd0) & (o_pcode_reg_3019 == 7'd35))) begin
        memory_d0 = or_ln161_fu_2504_p2;
    end else if (((1'b1 == ap_CS_fsm_state20) & (funct3_reg_3023 == 3'd1) & (o_pcode_reg_3019 == 7'd35))) begin
        memory_d0 = or_ln168_fu_2446_p2;
    end else if ((1'b1 == ap_CS_fsm_state18)) begin
        memory_d0 = xreg_q0;
    end else begin
        memory_d0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state18) | ((1'b1 == ap_CS_fsm_state20) & (funct3_reg_3023 == 3'd0) & (o_pcode_reg_3019 == 7'd35)) | ((1'b1 == ap_CS_fsm_state20) & (funct3_reg_3023 == 3'd1) & (o_pcode_reg_3019 == 7'd35)))) begin
        memory_we0 = 1'b1;
    end else begin
        memory_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state20) & (funct3_reg_3023 == 3'd0) & (o_pcode_reg_3019 == 7'd3))) begin
        xreg_address0 = zext_ln122_fu_2631_p1;
    end else if (((1'b1 == ap_CS_fsm_state20) & (funct3_reg_3023 == 3'd1) & (o_pcode_reg_3019 == 7'd3))) begin
        xreg_address0 = zext_ln129_fu_2601_p1;
    end else if (((1'b1 == ap_CS_fsm_state20) & (funct3_reg_3023 == 3'd2) & (o_pcode_reg_3019 == 7'd3))) begin
        xreg_address0 = zext_ln133_2_fu_2571_p1;
    end else if (((1'b1 == ap_CS_fsm_state20) & (funct3_reg_3023 == 3'd4) & (o_pcode_reg_3019 == 7'd3))) begin
        xreg_address0 = zext_ln139_1_fu_2567_p1;
    end else if (((1'b1 == ap_CS_fsm_state20) & (funct3_reg_3023 == 3'd5) & (o_pcode_reg_3019 == 7'd3))) begin
        xreg_address0 = zext_ln146_1_fu_2537_p1;
    end else if (((o_pcode_fu_1291_p1 == 7'd55) & (1'b1 == ap_CS_fsm_state2))) begin
        xreg_address0 = zext_ln57_fu_1792_p1;
    end else if (((o_pcode_fu_1291_p1 == 7'd23) & (1'b1 == ap_CS_fsm_state2))) begin
        xreg_address0 = zext_ln60_fu_1787_p1;
    end else if (((o_pcode_fu_1291_p1 == 7'd111) & (1'b1 == ap_CS_fsm_state2))) begin
        xreg_address0 = zext_ln63_fu_1765_p1;
    end else if (((o_pcode_fu_1291_p1 == 7'd103) & (1'b1 == ap_CS_fsm_state2))) begin
        xreg_address0 = zext_ln68_fu_1760_p1;
    end else if (((funct3_fu_1295_p4 == 3'd0) & (o_pcode_fu_1291_p1 == 7'd99) & (1'b1 == ap_CS_fsm_state2))) begin
        xreg_address0 = zext_ln75_1_fu_1755_p1;
    end else if (((funct3_fu_1295_p4 == 3'd1) & (o_pcode_fu_1291_p1 == 7'd99) & (1'b1 == ap_CS_fsm_state2))) begin
        xreg_address0 = zext_ln81_1_fu_1745_p1;
    end else if (((funct3_fu_1295_p4 == 3'd4) & (o_pcode_fu_1291_p1 == 7'd99) & (1'b1 == ap_CS_fsm_state2))) begin
        xreg_address0 = zext_ln87_1_fu_1735_p1;
    end else if (((funct3_fu_1295_p4 == 3'd5) & (o_pcode_fu_1291_p1 == 7'd99) & (1'b1 == ap_CS_fsm_state2))) begin
        xreg_address0 = zext_ln93_1_fu_1725_p1;
    end else if (((funct3_fu_1295_p4 == 3'd6) & (o_pcode_fu_1291_p1 == 7'd99) & (1'b1 == ap_CS_fsm_state2))) begin
        xreg_address0 = zext_ln99_1_fu_1715_p1;
    end else if (((funct3_fu_1295_p4 == 3'd7) & (o_pcode_fu_1291_p1 == 7'd99) & (1'b1 == ap_CS_fsm_state2))) begin
        xreg_address0 = zext_ln105_1_fu_1705_p1;
    end else if (((funct3_fu_1295_p4 == 3'd0) & (o_pcode_fu_1291_p1 == 7'd3) & (1'b1 == ap_CS_fsm_state2))) begin
        xreg_address0 = zext_ln119_fu_1695_p1;
    end else if (((funct3_fu_1295_p4 == 3'd1) & (o_pcode_fu_1291_p1 == 7'd3) & (1'b1 == ap_CS_fsm_state2))) begin
        xreg_address0 = zext_ln126_fu_1690_p1;
    end else if (((funct3_fu_1295_p4 == 3'd2) & (o_pcode_fu_1291_p1 == 7'd3) & (1'b1 == ap_CS_fsm_state2))) begin
        xreg_address0 = zext_ln133_fu_1685_p1;
    end else if (((funct3_fu_1295_p4 == 3'd4) & (o_pcode_fu_1291_p1 == 7'd3) & (1'b1 == ap_CS_fsm_state2))) begin
        xreg_address0 = zext_ln136_fu_1680_p1;
    end else if (((funct3_fu_1295_p4 == 3'd5) & (o_pcode_fu_1291_p1 == 7'd3) & (1'b1 == ap_CS_fsm_state2))) begin
        xreg_address0 = zext_ln143_fu_1675_p1;
    end else if (((funct3_fu_1295_p4 == 3'd0) & (o_pcode_fu_1291_p1 == 7'd35) & (1'b1 == ap_CS_fsm_state2))) begin
        xreg_address0 = zext_ln158_fu_1670_p1;
    end else if (((funct3_fu_1295_p4 == 3'd1) & (o_pcode_fu_1291_p1 == 7'd35) & (1'b1 == ap_CS_fsm_state2))) begin
        xreg_address0 = zext_ln165_fu_1665_p1;
    end else if (((funct3_fu_1295_p4 == 3'd2) & (o_pcode_fu_1291_p1 == 7'd35) & (1'b1 == ap_CS_fsm_state2))) begin
        xreg_address0 = zext_ln172_fu_1655_p1;
    end else if (((funct3_fu_1295_p4 == 3'd5) & (o_pcode_fu_1291_p1 == 7'd19) & (1'b1 == ap_CS_fsm_state2) & (funct7_fu_1305_p4 == 7'd0))) begin
        xreg_address0 = zext_ln219_fu_1650_p1;
    end else if (((funct3_fu_1295_p4 == 3'd5) & (o_pcode_fu_1291_p1 == 7'd19) & (1'b1 == ap_CS_fsm_state2) & (funct7_fu_1305_p4 == 7'd32))) begin
        xreg_address0 = zext_ln222_fu_1645_p1;
    end else if (((funct3_fu_1295_p4 == 3'd0) & (o_pcode_fu_1291_p1 == 7'd19) & (1'b1 == ap_CS_fsm_state2))) begin
        xreg_address0 = zext_ln183_fu_1640_p1;
    end else if (((funct3_fu_1295_p4 == 3'd2) & (o_pcode_fu_1291_p1 == 7'd19) & (1'b1 == ap_CS_fsm_state2))) begin
        xreg_address0 = zext_ln186_fu_1635_p1;
    end else if (((funct3_fu_1295_p4 == 3'd3) & (o_pcode_fu_1291_p1 == 7'd19) & (1'b1 == ap_CS_fsm_state2))) begin
        xreg_address0 = zext_ln193_fu_1630_p1;
    end else if (((funct3_fu_1295_p4 == 3'd4) & (o_pcode_fu_1291_p1 == 7'd19) & (1'b1 == ap_CS_fsm_state2))) begin
        xreg_address0 = zext_ln200_fu_1625_p1;
    end else if (((funct3_fu_1295_p4 == 3'd6) & (o_pcode_fu_1291_p1 == 7'd19) & (1'b1 == ap_CS_fsm_state2))) begin
        xreg_address0 = zext_ln203_fu_1620_p1;
    end else if (((funct3_fu_1295_p4 == 3'd7) & (o_pcode_fu_1291_p1 == 7'd19) & (1'b1 == ap_CS_fsm_state2))) begin
        xreg_address0 = zext_ln206_fu_1615_p1;
    end else if (((funct3_fu_1295_p4 == 3'd1) & (o_pcode_fu_1291_p1 == 7'd19) & (1'b1 == ap_CS_fsm_state2) & (icmp_ln209_fu_1504_p2 == 1'd1))) begin
        xreg_address0 = zext_ln210_fu_1610_p1;
    end else if (((funct3_fu_1295_p4 == 3'd7) & (o_pcode_fu_1291_p1 == 7'd51) & (1'b1 == ap_CS_fsm_state2) & (icmp_ln209_fu_1504_p2 == 1'd1))) begin
        xreg_address0 = zext_ln318_1_fu_1605_p1;
    end else if (((funct3_fu_1295_p4 == 3'd0) & (o_pcode_fu_1291_p1 == 7'd51) & (1'b1 == ap_CS_fsm_state2) & (funct7_fu_1305_p4 == 7'd0))) begin
        xreg_address0 = zext_ln242_1_fu_1595_p1;
    end else if (((funct3_fu_1295_p4 == 3'd0) & (o_pcode_fu_1291_p1 == 7'd51) & (1'b1 == ap_CS_fsm_state2) & (funct7_fu_1305_p4 == 7'd32))) begin
        xreg_address0 = zext_ln246_1_fu_1585_p1;
    end else if (((funct3_fu_1295_p4 == 3'd1) & (o_pcode_fu_1291_p1 == 7'd51) & (1'b1 == ap_CS_fsm_state2) & (icmp_ln209_fu_1504_p2 == 1'd1))) begin
        xreg_address0 = zext_ln256_fu_1570_p1;
    end else if (((funct3_fu_1295_p4 == 3'd2) & (o_pcode_fu_1291_p1 == 7'd51) & (1'b1 == ap_CS_fsm_state2) & (icmp_ln209_fu_1504_p2 == 1'd1))) begin
        xreg_address0 = zext_ln264_1_fu_1565_p1;
    end else if (((funct3_fu_1295_p4 == 3'd3) & (o_pcode_fu_1291_p1 == 7'd51) & (1'b1 == ap_CS_fsm_state2) & (icmp_ln209_fu_1504_p2 == 1'd1))) begin
        xreg_address0 = zext_ln276_1_fu_1555_p1;
    end else if (((funct3_fu_1295_p4 == 3'd4) & (o_pcode_fu_1291_p1 == 7'd51) & (1'b1 == ap_CS_fsm_state2) & (icmp_ln209_fu_1504_p2 == 1'd1))) begin
        xreg_address0 = zext_ln288_1_fu_1545_p1;
    end else if (((funct3_fu_1295_p4 == 3'd5) & (o_pcode_fu_1291_p1 == 7'd51) & (1'b1 == ap_CS_fsm_state2) & (funct7_fu_1305_p4 == 7'd0))) begin
        xreg_address0 = zext_ln297_fu_1530_p1;
    end else if (((funct3_fu_1295_p4 == 3'd5) & (o_pcode_fu_1291_p1 == 7'd51) & (1'b1 == ap_CS_fsm_state2) & (funct7_fu_1305_p4 == 7'd32))) begin
        xreg_address0 = zext_ln300_1_fu_1525_p1;
    end else if (((funct3_fu_1295_p4 == 3'd6) & (o_pcode_fu_1291_p1 == 7'd51) & (1'b1 == ap_CS_fsm_state2) & (icmp_ln209_fu_1504_p2 == 1'd1))) begin
        xreg_address0 = zext_ln310_1_fu_1515_p1;
    end else if ((1'b1 == ap_CS_fsm_state1)) begin
        xreg_address0 = 5'd0;
    end else begin
        xreg_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state23)) begin
        xreg_address1 = zext_ln69_fu_2905_p1;
    end else if (((1'b1 == ap_CS_fsm_state19) & (funct3_reg_3023 == 3'd0))) begin
        xreg_address1 = zext_ln161_1_fu_2391_p1;
    end else if (((1'b1 == ap_CS_fsm_state19) & (funct3_reg_3023 == 3'd1))) begin
        xreg_address1 = zext_ln168_1_fu_2259_p1;
    end else if ((1'b1 == ap_CS_fsm_state17)) begin
        xreg_address1 = zext_ln219_2_fu_2048_p1;
    end else if ((1'b1 == ap_CS_fsm_state16)) begin
        xreg_address1 = zext_ln222_2_fu_2034_p1;
    end else if (((1'b1 == ap_CS_fsm_state15) & (funct3_reg_3023 == 3'd0))) begin
        xreg_address1 = zext_ln183_1_fu_2020_p1;
    end else if (((1'b1 == ap_CS_fsm_state15) & (funct3_reg_3023 == 3'd2))) begin
        xreg_address1 = zext_ln187_fu_2005_p1;
    end else if (((1'b1 == ap_CS_fsm_state15) & (funct3_reg_3023 == 3'd3))) begin
        xreg_address1 = zext_ln194_fu_1991_p1;
    end else if (((1'b1 == ap_CS_fsm_state15) & (funct3_reg_3023 == 3'd4))) begin
        xreg_address1 = zext_ln200_1_fu_1982_p1;
    end else if (((1'b1 == ap_CS_fsm_state15) & (funct3_reg_3023 == 3'd6))) begin
        xreg_address1 = zext_ln203_1_fu_1972_p1;
    end else if (((1'b1 == ap_CS_fsm_state15) & (funct3_reg_3023 == 3'd7))) begin
        xreg_address1 = zext_ln206_1_fu_1962_p1;
    end else if ((1'b1 == ap_CS_fsm_state14)) begin
        xreg_address1 = zext_ln210_2_fu_1952_p1;
    end else if ((1'b1 == ap_CS_fsm_state13)) begin
        xreg_address1 = zext_ln318_2_fu_1938_p1;
    end else if ((1'b1 == ap_CS_fsm_state12)) begin
        xreg_address1 = zext_ln242_2_fu_1927_p1;
    end else if ((1'b1 == ap_CS_fsm_state11)) begin
        xreg_address1 = zext_ln246_2_fu_1916_p1;
    end else if ((1'b1 == ap_CS_fsm_state10)) begin
        xreg_address1 = zext_ln256_2_fu_1905_p1;
    end else if ((1'b1 == ap_CS_fsm_state9)) begin
        xreg_address1 = zext_ln265_fu_1881_p1;
    end else if ((1'b1 == ap_CS_fsm_state8)) begin
        xreg_address1 = zext_ln277_fu_1872_p1;
    end else if ((1'b1 == ap_CS_fsm_state7)) begin
        xreg_address1 = zext_ln288_2_fu_1868_p1;
    end else if ((1'b1 == ap_CS_fsm_state6)) begin
        xreg_address1 = zext_ln297_2_fu_1857_p1;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        xreg_address1 = zext_ln300_2_fu_1838_p1;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        xreg_address1 = zext_ln310_2_fu_1819_p1;
    end else if (((funct3_fu_1295_p4 == 3'd0) & (o_pcode_fu_1291_p1 == 7'd99) & (1'b1 == ap_CS_fsm_state2))) begin
        xreg_address1 = zext_ln75_fu_1750_p1;
    end else if (((funct3_fu_1295_p4 == 3'd1) & (o_pcode_fu_1291_p1 == 7'd99) & (1'b1 == ap_CS_fsm_state2))) begin
        xreg_address1 = zext_ln81_fu_1740_p1;
    end else if (((funct3_fu_1295_p4 == 3'd4) & (o_pcode_fu_1291_p1 == 7'd99) & (1'b1 == ap_CS_fsm_state2))) begin
        xreg_address1 = zext_ln87_fu_1730_p1;
    end else if (((funct3_fu_1295_p4 == 3'd5) & (o_pcode_fu_1291_p1 == 7'd99) & (1'b1 == ap_CS_fsm_state2))) begin
        xreg_address1 = zext_ln93_fu_1720_p1;
    end else if (((funct3_fu_1295_p4 == 3'd6) & (o_pcode_fu_1291_p1 == 7'd99) & (1'b1 == ap_CS_fsm_state2))) begin
        xreg_address1 = zext_ln99_fu_1710_p1;
    end else if (((funct3_fu_1295_p4 == 3'd7) & (o_pcode_fu_1291_p1 == 7'd99) & (1'b1 == ap_CS_fsm_state2))) begin
        xreg_address1 = zext_ln105_fu_1700_p1;
    end else if (((funct3_fu_1295_p4 == 3'd2) & (o_pcode_fu_1291_p1 == 7'd35) & (1'b1 == ap_CS_fsm_state2))) begin
        xreg_address1 = zext_ln172_1_fu_1660_p1;
    end else if (((funct3_fu_1295_p4 == 3'd7) & (o_pcode_fu_1291_p1 == 7'd51) & (1'b1 == ap_CS_fsm_state2) & (icmp_ln209_fu_1504_p2 == 1'd1))) begin
        xreg_address1 = zext_ln318_fu_1600_p1;
    end else if (((funct3_fu_1295_p4 == 3'd0) & (o_pcode_fu_1291_p1 == 7'd51) & (1'b1 == ap_CS_fsm_state2) & (funct7_fu_1305_p4 == 7'd0))) begin
        xreg_address1 = zext_ln242_fu_1590_p1;
    end else if (((funct3_fu_1295_p4 == 3'd0) & (o_pcode_fu_1291_p1 == 7'd51) & (1'b1 == ap_CS_fsm_state2) & (funct7_fu_1305_p4 == 7'd32))) begin
        xreg_address1 = zext_ln246_fu_1580_p1;
    end else if (((funct3_fu_1295_p4 == 3'd1) & (o_pcode_fu_1291_p1 == 7'd51) & (1'b1 == ap_CS_fsm_state2) & (icmp_ln209_fu_1504_p2 == 1'd1))) begin
        xreg_address1 = zext_ln256_1_fu_1575_p1;
    end else if (((funct3_fu_1295_p4 == 3'd2) & (o_pcode_fu_1291_p1 == 7'd51) & (1'b1 == ap_CS_fsm_state2) & (icmp_ln209_fu_1504_p2 == 1'd1))) begin
        xreg_address1 = zext_ln264_fu_1560_p1;
    end else if (((funct3_fu_1295_p4 == 3'd3) & (o_pcode_fu_1291_p1 == 7'd51) & (1'b1 == ap_CS_fsm_state2) & (icmp_ln209_fu_1504_p2 == 1'd1))) begin
        xreg_address1 = zext_ln276_fu_1550_p1;
    end else if (((funct3_fu_1295_p4 == 3'd4) & (o_pcode_fu_1291_p1 == 7'd51) & (1'b1 == ap_CS_fsm_state2) & (icmp_ln209_fu_1504_p2 == 1'd1))) begin
        xreg_address1 = zext_ln288_fu_1540_p1;
    end else if (((funct3_fu_1295_p4 == 3'd5) & (o_pcode_fu_1291_p1 == 7'd51) & (1'b1 == ap_CS_fsm_state2) & (funct7_fu_1305_p4 == 7'd0))) begin
        xreg_address1 = zext_ln297_1_fu_1535_p1;
    end else if (((funct3_fu_1295_p4 == 3'd5) & (o_pcode_fu_1291_p1 == 7'd51) & (1'b1 == ap_CS_fsm_state2) & (funct7_fu_1305_p4 == 7'd32))) begin
        xreg_address1 = zext_ln300_fu_1520_p1;
    end else if (((funct3_fu_1295_p4 == 3'd6) & (o_pcode_fu_1291_p1 == 7'd51) & (1'b1 == ap_CS_fsm_state2) & (icmp_ln209_fu_1504_p2 == 1'd1))) begin
        xreg_address1 = zext_ln310_fu_1510_p1;
    end else begin
        xreg_address1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state1) | ((funct3_fu_1295_p4 == 3'd0) & (o_pcode_fu_1291_p1 == 7'd3) & (1'b1 == ap_CS_fsm_state2)) | ((funct3_fu_1295_p4 == 3'd0) & (o_pcode_fu_1291_p1 == 7'd99) & (1'b1 == ap_CS_fsm_state2)) | ((funct3_fu_1295_p4 == 3'd0) & (o_pcode_fu_1291_p1 == 7'd35) & (1'b1 == ap_CS_fsm_state2)) | ((funct3_fu_1295_p4 == 3'd0) & (o_pcode_fu_1291_p1 == 7'd19) & (1'b1 == ap_CS_fsm_state2)) | ((funct3_fu_1295_p4 == 3'd0) & (o_pcode_fu_1291_p1 == 7'd51) & (1'b1 == ap_CS_fsm_state2) & (funct7_fu_1305_p4 == 7'd0)) | ((funct3_fu_1295_p4 == 3'd0) & (o_pcode_fu_1291_p1 == 7'd51) & (1'b1 == ap_CS_fsm_state2) & (funct7_fu_1305_p4 == 7'd32)) | ((funct3_fu_1295_p4 == 3'd1) & (o_pcode_fu_1291_p1 == 7'd3) & (1'b1 == ap_CS_fsm_state2)) | ((funct3_fu_1295_p4 == 3'd1) & (o_pcode_fu_1291_p1 == 7'd99) & (1'b1 == ap_CS_fsm_state2)) | ((funct3_fu_1295_p4 == 3'd1) & (o_pcode_fu_1291_p1 == 7'd35) & (1'b1 == ap_CS_fsm_state2)) | ((funct3_fu_1295_p4 == 3'd1) & (o_pcode_fu_1291_p1 == 7'd19) & (1'b1 == ap_CS_fsm_state2) & (icmp_ln209_fu_1504_p2 
    == 1'd1)) | ((funct3_fu_1295_p4 == 3'd1) & (o_pcode_fu_1291_p1 == 7'd51) & (1'b1 == ap_CS_fsm_state2) & (icmp_ln209_fu_1504_p2 == 1'd1)) | ((funct3_fu_1295_p4 == 3'd4) & (o_pcode_fu_1291_p1 == 7'd3) & (1'b1 == ap_CS_fsm_state2)) | ((funct3_fu_1295_p4 == 3'd4) & (o_pcode_fu_1291_p1 == 7'd99) & (1'b1 == ap_CS_fsm_state2)) | ((funct3_fu_1295_p4 == 3'd4) & (o_pcode_fu_1291_p1 == 7'd19) & (1'b1 == ap_CS_fsm_state2)) | ((funct3_fu_1295_p4 == 3'd4) & (o_pcode_fu_1291_p1 == 7'd51) & (1'b1 == ap_CS_fsm_state2) & (icmp_ln209_fu_1504_p2 == 1'd1)) | ((funct3_fu_1295_p4 == 3'd5) & (o_pcode_fu_1291_p1 == 7'd3) & (1'b1 == ap_CS_fsm_state2)) | ((funct3_fu_1295_p4 == 3'd5) & (o_pcode_fu_1291_p1 == 7'd99) & (1'b1 == ap_CS_fsm_state2)) | ((funct3_fu_1295_p4 == 3'd5) & (o_pcode_fu_1291_p1 == 7'd19) & (1'b1 == ap_CS_fsm_state2) & (funct7_fu_1305_p4 == 7'd0)) | ((funct3_fu_1295_p4 == 3'd5) & (o_pcode_fu_1291_p1 == 7'd19) & (1'b1 == ap_CS_fsm_state2) & (funct7_fu_1305_p4 == 7'd32)) | ((funct3_fu_1295_p4 == 3'd5) & (o_pcode_fu_1291_p1 
    == 7'd51) & (1'b1 == ap_CS_fsm_state2) & (funct7_fu_1305_p4 == 7'd0)) | ((funct3_fu_1295_p4 == 3'd5) & (o_pcode_fu_1291_p1 == 7'd51) & (1'b1 == ap_CS_fsm_state2) & (funct7_fu_1305_p4 == 7'd32)) | ((1'b1 == ap_CS_fsm_state20) & (funct3_reg_3023 == 3'd2) & (o_pcode_reg_3019 == 7'd3)) | ((1'b1 == ap_CS_fsm_state20) & (funct3_reg_3023 == 3'd4) & (o_pcode_reg_3019 == 7'd3)) | ((1'b1 == ap_CS_fsm_state20) & (funct3_reg_3023 == 3'd5) & (o_pcode_reg_3019 == 7'd3)) | ((1'b1 == ap_CS_fsm_state20) & (funct3_reg_3023 == 3'd0) & (o_pcode_reg_3019 == 7'd3)) | ((1'b1 == ap_CS_fsm_state20) & (funct3_reg_3023 == 3'd1) & (o_pcode_reg_3019 == 7'd3)) | ((o_pcode_fu_1291_p1 == 7'd103) & (1'b1 == ap_CS_fsm_state2)) | ((o_pcode_fu_1291_p1 == 7'd111) & (1'b1 == ap_CS_fsm_state2)) | ((o_pcode_fu_1291_p1 == 7'd55) & (1'b1 == ap_CS_fsm_state2)) | ((o_pcode_fu_1291_p1 == 7'd23) & (1'b1 == ap_CS_fsm_state2)) | ((funct3_fu_1295_p4 == 3'd7) & (o_pcode_fu_1291_p1 == 7'd99) & (1'b1 == ap_CS_fsm_state2)) | ((funct3_fu_1295_p4 == 3'd7) & (o_pcode_fu_1291_p1 
    == 7'd19) & (1'b1 == ap_CS_fsm_state2)) | ((funct3_fu_1295_p4 == 3'd7) & (o_pcode_fu_1291_p1 == 7'd51) & (1'b1 == ap_CS_fsm_state2) & (icmp_ln209_fu_1504_p2 == 1'd1)) | ((funct3_fu_1295_p4 == 3'd2) & (o_pcode_fu_1291_p1 == 7'd3) & (1'b1 == ap_CS_fsm_state2)) | ((funct3_fu_1295_p4 == 3'd2) & (o_pcode_fu_1291_p1 == 7'd35) & (1'b1 == ap_CS_fsm_state2)) | ((funct3_fu_1295_p4 == 3'd2) & (o_pcode_fu_1291_p1 == 7'd19) & (1'b1 == ap_CS_fsm_state2)) | ((funct3_fu_1295_p4 == 3'd2) & (o_pcode_fu_1291_p1 == 7'd51) & (1'b1 == ap_CS_fsm_state2) & (icmp_ln209_fu_1504_p2 == 1'd1)) | ((funct3_fu_1295_p4 == 3'd3) & (o_pcode_fu_1291_p1 == 7'd19) & (1'b1 == ap_CS_fsm_state2)) | ((funct3_fu_1295_p4 == 3'd3) & (o_pcode_fu_1291_p1 == 7'd51) & (1'b1 == ap_CS_fsm_state2) & (icmp_ln209_fu_1504_p2 == 1'd1)) | ((funct3_fu_1295_p4 == 3'd6) & (o_pcode_fu_1291_p1 == 7'd99) & (1'b1 == ap_CS_fsm_state2)) | ((funct3_fu_1295_p4 == 3'd6) & (o_pcode_fu_1291_p1 == 7'd19) & (1'b1 == ap_CS_fsm_state2)) | ((funct3_fu_1295_p4 == 3'd6) & (o_pcode_fu_1291_p1 
    == 7'd51) & (1'b1 == ap_CS_fsm_state2) & (icmp_ln209_fu_1504_p2 == 1'd1)))) begin
        xreg_ce0 = 1'b1;
    end else begin
        xreg_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state6) | (1'b1 == ap_CS_fsm_state5) | (1'b1 == ap_CS_fsm_state12) | (1'b1 == ap_CS_fsm_state11) | (1'b1 == ap_CS_fsm_state14) | (1'b1 == ap_CS_fsm_state4) | (1'b1 == ap_CS_fsm_state7) | (1'b1 == ap_CS_fsm_state8) | (1'b1 == ap_CS_fsm_state9) | (1'b1 == ap_CS_fsm_state10) | (1'b1 == ap_CS_fsm_state17) | (1'b1 == ap_CS_fsm_state16) | (1'b1 == ap_CS_fsm_state13) | (1'b1 == ap_CS_fsm_state23) | ((funct3_fu_1295_p4 == 3'd0) & (o_pcode_fu_1291_p1 == 7'd99) & (1'b1 == ap_CS_fsm_state2)) | ((funct3_fu_1295_p4 == 3'd0) & (o_pcode_fu_1291_p1 == 7'd51) & (1'b1 == ap_CS_fsm_state2) & (funct7_fu_1305_p4 == 7'd0)) | ((funct3_fu_1295_p4 == 3'd0) & (o_pcode_fu_1291_p1 == 7'd51) & (1'b1 == ap_CS_fsm_state2) & (funct7_fu_1305_p4 == 7'd32)) | ((funct3_fu_1295_p4 == 3'd1) & (o_pcode_fu_1291_p1 == 7'd99) & (1'b1 == ap_CS_fsm_state2)) | ((funct3_fu_1295_p4 == 3'd1) & (o_pcode_fu_1291_p1 == 7'd51) & (1'b1 == ap_CS_fsm_state2) & (icmp_ln209_fu_1504_p2 == 1'd1)) | ((funct3_fu_1295_p4 == 3'd4) & (o_pcode_fu_1291_p1 
    == 7'd99) & (1'b1 == ap_CS_fsm_state2)) | ((funct3_fu_1295_p4 == 3'd4) & (o_pcode_fu_1291_p1 == 7'd51) & (1'b1 == ap_CS_fsm_state2) & (icmp_ln209_fu_1504_p2 == 1'd1)) | ((funct3_fu_1295_p4 == 3'd5) & (o_pcode_fu_1291_p1 == 7'd99) & (1'b1 == ap_CS_fsm_state2)) | ((funct3_fu_1295_p4 == 3'd5) & (o_pcode_fu_1291_p1 == 7'd51) & (1'b1 == ap_CS_fsm_state2) & (funct7_fu_1305_p4 == 7'd0)) | ((funct3_fu_1295_p4 == 3'd5) & (o_pcode_fu_1291_p1 == 7'd51) & (1'b1 == ap_CS_fsm_state2) & (funct7_fu_1305_p4 == 7'd32)) | ((1'b1 == ap_CS_fsm_state15) & (funct3_reg_3023 == 3'd3)) | ((1'b1 == ap_CS_fsm_state15) & (funct3_reg_3023 == 3'd6)) | ((1'b1 == ap_CS_fsm_state15) & (funct3_reg_3023 == 3'd7)) | ((1'b1 == ap_CS_fsm_state15) & (funct3_reg_3023 == 3'd2)) | ((1'b1 == ap_CS_fsm_state15) & (funct3_reg_3023 == 3'd4)) | ((1'b1 == ap_CS_fsm_state15) & (funct3_reg_3023 == 3'd0)) | ((1'b1 == ap_CS_fsm_state19) & (funct3_reg_3023 == 3'd0)) | ((1'b1 == ap_CS_fsm_state19) & (funct3_reg_3023 == 3'd1)) | ((funct3_fu_1295_p4 == 3'd7) & (o_pcode_fu_1291_p1 
    == 7'd99) & (1'b1 == ap_CS_fsm_state2)) | ((funct3_fu_1295_p4 == 3'd7) & (o_pcode_fu_1291_p1 == 7'd51) & (1'b1 == ap_CS_fsm_state2) & (icmp_ln209_fu_1504_p2 == 1'd1)) | ((funct3_fu_1295_p4 == 3'd2) & (o_pcode_fu_1291_p1 == 7'd35) & (1'b1 == ap_CS_fsm_state2)) | ((funct3_fu_1295_p4 == 3'd2) & (o_pcode_fu_1291_p1 == 7'd51) & (1'b1 == ap_CS_fsm_state2) & (icmp_ln209_fu_1504_p2 == 1'd1)) | ((funct3_fu_1295_p4 == 3'd3) & (o_pcode_fu_1291_p1 == 7'd51) & (1'b1 == ap_CS_fsm_state2) & (icmp_ln209_fu_1504_p2 == 1'd1)) | ((funct3_fu_1295_p4 == 3'd6) & (o_pcode_fu_1291_p1 == 7'd99) & (1'b1 == ap_CS_fsm_state2)) | ((funct3_fu_1295_p4 == 3'd6) & (o_pcode_fu_1291_p1 == 7'd51) & (1'b1 == ap_CS_fsm_state2) & (icmp_ln209_fu_1504_p2 == 1'd1)))) begin
        xreg_ce1 = 1'b1;
    end else begin
        xreg_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state20) & (funct3_reg_3023 == 3'd0) & (o_pcode_reg_3019 == 7'd3))) begin
        xreg_d0 = sext_ln122_fu_2626_p1;
    end else if (((1'b1 == ap_CS_fsm_state20) & (funct3_reg_3023 == 3'd1) & (o_pcode_reg_3019 == 7'd3))) begin
        xreg_d0 = sext_ln129_fu_2596_p1;
    end else if (((1'b1 == ap_CS_fsm_state20) & (funct3_reg_3023 == 3'd2) & (o_pcode_reg_3019 == 7'd3))) begin
        xreg_d0 = memory_q0;
    end else if (((1'b1 == ap_CS_fsm_state20) & (funct3_reg_3023 == 3'd4) & (o_pcode_reg_3019 == 7'd3))) begin
        xreg_d0 = zext_ln139_fu_2562_p1;
    end else if (((1'b1 == ap_CS_fsm_state20) & (funct3_reg_3023 == 3'd5) & (o_pcode_reg_3019 == 7'd3))) begin
        xreg_d0 = zext_ln146_fu_2532_p1;
    end else if (((o_pcode_fu_1291_p1 == 7'd55) & (1'b1 == ap_CS_fsm_state2))) begin
        xreg_d0 = imm_U_fu_1495_p3;
    end else if (((o_pcode_fu_1291_p1 == 7'd23) & (1'b1 == ap_CS_fsm_state2))) begin
        xreg_d0 = add_ln60_fu_1781_p2;
    end else if ((((o_pcode_fu_1291_p1 == 7'd103) & (1'b1 == ap_CS_fsm_state2)) | ((o_pcode_fu_1291_p1 == 7'd111) & (1'b1 == ap_CS_fsm_state2)))) begin
        xreg_d0 = grp_fu_1216_p2;
    end else if ((1'b1 == ap_CS_fsm_state1)) begin
        xreg_d0 = 32'd0;
    end else begin
        xreg_d0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state17)) begin
        xreg_d1 = lshr_ln219_fu_2041_p2;
    end else if ((1'b1 == ap_CS_fsm_state16)) begin
        xreg_d1 = ashr_ln222_fu_2027_p2;
    end else if (((1'b1 == ap_CS_fsm_state15) & (funct3_reg_3023 == 3'd0))) begin
        xreg_d1 = add_ln183_fu_2014_p2;
    end else if (((1'b1 == ap_CS_fsm_state15) & (funct3_reg_3023 == 3'd2))) begin
        xreg_d1 = zext_ln186_1_fu_2009_p1;
    end else if (((1'b1 == ap_CS_fsm_state15) & (funct3_reg_3023 == 3'd3))) begin
        xreg_d1 = zext_ln193_1_fu_1995_p1;
    end else if (((1'b1 == ap_CS_fsm_state15) & (funct3_reg_3023 == 3'd4))) begin
        xreg_d1 = xor_ln200_fu_1976_p2;
    end else if (((1'b1 == ap_CS_fsm_state15) & (funct3_reg_3023 == 3'd6))) begin
        xreg_d1 = or_ln203_fu_1966_p2;
    end else if (((1'b1 == ap_CS_fsm_state15) & (funct3_reg_3023 == 3'd7))) begin
        xreg_d1 = and_ln206_fu_1956_p2;
    end else if ((1'b1 == ap_CS_fsm_state14)) begin
        xreg_d1 = shl_ln210_fu_1945_p2;
    end else if ((1'b1 == ap_CS_fsm_state13)) begin
        xreg_d1 = and_ln318_fu_1931_p2;
    end else if ((1'b1 == ap_CS_fsm_state12)) begin
        xreg_d1 = add_ln242_fu_1920_p2;
    end else if ((1'b1 == ap_CS_fsm_state11)) begin
        xreg_d1 = sub_ln246_fu_1909_p2;
    end else if ((1'b1 == ap_CS_fsm_state10)) begin
        xreg_d1 = shl_ln256_fu_1898_p2;
    end else if ((1'b1 == ap_CS_fsm_state9)) begin
        xreg_d1 = zext_ln264_2_fu_1885_p1;
    end else if ((1'b1 == ap_CS_fsm_state8)) begin
        xreg_d1 = zext_ln276_2_fu_1876_p1;
    end else if ((1'b1 == ap_CS_fsm_state7)) begin
        xreg_d1 = xor_ln288_fu_1861_p2;
    end else if ((1'b1 == ap_CS_fsm_state6)) begin
        xreg_d1 = lshr_ln297_fu_1850_p2;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        xreg_d1 = ashr_ln300_fu_1831_p2;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        xreg_d1 = or_ln310_fu_1812_p2;
    end else begin
        xreg_d1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state1) | ((1'b1 == ap_CS_fsm_state20) & (funct3_reg_3023 == 3'd2) & (o_pcode_reg_3019 == 7'd3)) | ((1'b1 == ap_CS_fsm_state20) & (funct3_reg_3023 == 3'd4) & (o_pcode_reg_3019 == 7'd3)) | ((1'b1 == ap_CS_fsm_state20) & (funct3_reg_3023 == 3'd5) & (o_pcode_reg_3019 == 7'd3)) | ((1'b1 == ap_CS_fsm_state20) & (funct3_reg_3023 == 3'd0) & (o_pcode_reg_3019 == 7'd3)) | ((1'b1 == ap_CS_fsm_state20) & (funct3_reg_3023 == 3'd1) & (o_pcode_reg_3019 == 7'd3)) | ((o_pcode_fu_1291_p1 == 7'd103) & (1'b1 == ap_CS_fsm_state2)) | ((o_pcode_fu_1291_p1 == 7'd111) & (1'b1 == ap_CS_fsm_state2)) | ((o_pcode_fu_1291_p1 == 7'd55) & (1'b1 == ap_CS_fsm_state2)) | ((o_pcode_fu_1291_p1 == 7'd23) & (1'b1 == ap_CS_fsm_state2)))) begin
        xreg_we0 = 1'b1;
    end else begin
        xreg_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state6) | (1'b1 == ap_CS_fsm_state5) | (1'b1 == ap_CS_fsm_state12) | (1'b1 == ap_CS_fsm_state11) | (1'b1 == ap_CS_fsm_state14) | (1'b1 == ap_CS_fsm_state4) | (1'b1 == ap_CS_fsm_state7) | (1'b1 == ap_CS_fsm_state8) | (1'b1 == ap_CS_fsm_state9) | (1'b1 == ap_CS_fsm_state10) | (1'b1 == ap_CS_fsm_state17) | (1'b1 == ap_CS_fsm_state16) | (1'b1 == ap_CS_fsm_state13) | ((1'b1 == ap_CS_fsm_state15) & (funct3_reg_3023 == 3'd3)) | ((1'b1 == ap_CS_fsm_state15) & (funct3_reg_3023 == 3'd6)) | ((1'b1 == ap_CS_fsm_state15) & (funct3_reg_3023 == 3'd7)) | ((1'b1 == ap_CS_fsm_state15) & (funct3_reg_3023 == 3'd2)) | ((1'b1 == ap_CS_fsm_state15) & (funct3_reg_3023 == 3'd4)) | ((1'b1 == ap_CS_fsm_state15) & (funct3_reg_3023 == 3'd0)))) begin
        xreg_we1 = 1'b1;
    end else begin
        xreg_we1 = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_state1 : begin
            ap_NS_fsm = ap_ST_fsm_state2;
        end
        ap_ST_fsm_state2 : begin
            if ((~(funct3_fu_1295_p4 == 3'd2) & ~(funct3_fu_1295_p4 == 3'd3) & (o_pcode_fu_1291_p1 == 7'd99) & (1'b1 == ap_CS_fsm_state2))) begin
                ap_NS_fsm = ap_ST_fsm_state22;
            end else if ((~(funct3_fu_1295_p4 == 3'd7) & ~(funct3_fu_1295_p4 == 3'd3) & ~(funct3_fu_1295_p4 == 3'd6) & (o_pcode_fu_1291_p1 == 7'd3) & (1'b1 == ap_CS_fsm_state2))) begin
                ap_NS_fsm = ap_ST_fsm_state21;
            end else if (((1'b1 == ap_CS_fsm_state2) & (((funct3_fu_1295_p4 == 3'd0) & (o_pcode_fu_1291_p1 == 7'd35)) | ((funct3_fu_1295_p4 == 3'd1) & (o_pcode_fu_1291_p1 == 7'd35))))) begin
                ap_NS_fsm = ap_ST_fsm_state19;
            end else if (((funct3_fu_1295_p4 == 3'd2) & (o_pcode_fu_1291_p1 == 7'd35) & (1'b1 == ap_CS_fsm_state2))) begin
                ap_NS_fsm = ap_ST_fsm_state18;
            end else if (((funct3_fu_1295_p4 == 3'd5) & (o_pcode_fu_1291_p1 == 7'd19) & (1'b1 == ap_CS_fsm_state2) & (funct7_fu_1305_p4 == 7'd0))) begin
                ap_NS_fsm = ap_ST_fsm_state17;
            end else if (((funct3_fu_1295_p4 == 3'd5) & (o_pcode_fu_1291_p1 == 7'd19) & (1'b1 == ap_CS_fsm_state2) & (funct7_fu_1305_p4 == 7'd32))) begin
                ap_NS_fsm = ap_ST_fsm_state16;
            end else if (((funct3_fu_1295_p4 == 3'd1) & (o_pcode_fu_1291_p1 == 7'd19) & (1'b1 == ap_CS_fsm_state2) & (icmp_ln209_fu_1504_p2 == 1'd1))) begin
                ap_NS_fsm = ap_ST_fsm_state14;
            end else if ((~(funct3_fu_1295_p4 == 3'd1) & ~(funct3_fu_1295_p4 == 3'd5) & (o_pcode_fu_1291_p1 == 7'd19) & (1'b1 == ap_CS_fsm_state2))) begin
                ap_NS_fsm = ap_ST_fsm_state15;
            end else if (((funct3_fu_1295_p4 == 3'd7) & (o_pcode_fu_1291_p1 == 7'd51) & (1'b1 == ap_CS_fsm_state2) & (icmp_ln209_fu_1504_p2 == 1'd1))) begin
                ap_NS_fsm = ap_ST_fsm_state13;
            end else if (((funct3_fu_1295_p4 == 3'd0) & (o_pcode_fu_1291_p1 == 7'd51) & (1'b1 == ap_CS_fsm_state2) & (funct7_fu_1305_p4 == 7'd0))) begin
                ap_NS_fsm = ap_ST_fsm_state12;
            end else if (((funct3_fu_1295_p4 == 3'd0) & (o_pcode_fu_1291_p1 == 7'd51) & (1'b1 == ap_CS_fsm_state2) & (funct7_fu_1305_p4 == 7'd32))) begin
                ap_NS_fsm = ap_ST_fsm_state11;
            end else if (((funct3_fu_1295_p4 == 3'd1) & (o_pcode_fu_1291_p1 == 7'd51) & (1'b1 == ap_CS_fsm_state2) & (icmp_ln209_fu_1504_p2 == 1'd1))) begin
                ap_NS_fsm = ap_ST_fsm_state10;
            end else if (((funct3_fu_1295_p4 == 3'd2) & (o_pcode_fu_1291_p1 == 7'd51) & (1'b1 == ap_CS_fsm_state2) & (icmp_ln209_fu_1504_p2 == 1'd1))) begin
                ap_NS_fsm = ap_ST_fsm_state9;
            end else if (((funct3_fu_1295_p4 == 3'd3) & (o_pcode_fu_1291_p1 == 7'd51) & (1'b1 == ap_CS_fsm_state2) & (icmp_ln209_fu_1504_p2 == 1'd1))) begin
                ap_NS_fsm = ap_ST_fsm_state8;
            end else if (((funct3_fu_1295_p4 == 3'd4) & (o_pcode_fu_1291_p1 == 7'd51) & (1'b1 == ap_CS_fsm_state2) & (icmp_ln209_fu_1504_p2 == 1'd1))) begin
                ap_NS_fsm = ap_ST_fsm_state7;
            end else if (((funct3_fu_1295_p4 == 3'd5) & (o_pcode_fu_1291_p1 == 7'd51) & (1'b1 == ap_CS_fsm_state2) & (funct7_fu_1305_p4 == 7'd0))) begin
                ap_NS_fsm = ap_ST_fsm_state6;
            end else if (((funct3_fu_1295_p4 == 3'd5) & (o_pcode_fu_1291_p1 == 7'd51) & (1'b1 == ap_CS_fsm_state2) & (funct7_fu_1305_p4 == 7'd32))) begin
                ap_NS_fsm = ap_ST_fsm_state5;
            end else if (((funct3_fu_1295_p4 == 3'd6) & (o_pcode_fu_1291_p1 == 7'd51) & (1'b1 == ap_CS_fsm_state2) & (icmp_ln209_fu_1504_p2 == 1'd1))) begin
                ap_NS_fsm = ap_ST_fsm_state4;
            end else if (((o_pcode_fu_1291_p1 == 7'd103) & (1'b1 == ap_CS_fsm_state2))) begin
                ap_NS_fsm = ap_ST_fsm_state23;
            end else if (((1'b1 == ap_CS_fsm_state2) & ((o_pcode_fu_1291_p1 == 7'd55) | ((o_pcode_fu_1291_p1 == 7'd23) | ((o_pcode_fu_1291_p1 == 7'd111) | ((((((((((((((~(funct3_fu_1295_p4 == 3'd0) & ~(funct3_fu_1295_p4 == 3'd1) & ~(o_pcode_fu_1291_p1 == 7'd3) & ~(o_pcode_fu_1291_p1 == 7'd103) & ~(o_pcode_fu_1291_p1 == 7'd19) & ~(funct3_fu_1295_p4 == 3'd2) & (funct3_fu_1295_p4 == 3'd3) & (o_pcode_fu_1291_p1 == 7'd51) & (icmp_ln209_fu_1504_p2 == 1'd0)) | (~(funct3_fu_1295_p4 == 3'd0) & ~(o_pcode_fu_1291_p1 == 7'd3) & ~(o_pcode_fu_1291_p1 == 7'd103) & ~(o_pcode_fu_1291_p1 == 7'd35) & ~(o_pcode_fu_1291_p1 == 7'd19) & (funct3_fu_1295_p4 == 3'd2) & (o_pcode_fu_1291_p1 == 7'd51) & (icmp_ln209_fu_1504_p2 == 1'd0))) | (~(funct3_fu_1295_p4 == 3'd0) & ~(funct3_fu_1295_p4 == 3'd1) & ~(funct3_fu_1295_p4 == 3'd4) & ~(funct3_fu_1295_p4 == 3'd5) & ~(o_pcode_fu_1291_p1 == 7'd103) & ~(o_pcode_fu_1291_p1 == 7'd99) & ~(o_pcode_fu_1291_p1 == 7'd19) & ~(funct3_fu_1295_p4 == 3'd2) & (o_pcode_fu_1291_p1 == 7'd51) & (icmp_ln209_fu_1504_p2 == 1'd0))) | (~(funct3_fu_1295_p4 
    == 3'd0) & ~(funct3_fu_1295_p4 == 3'd1) & ~(funct3_fu_1295_p4 == 3'd4) & ~(o_pcode_fu_1291_p1 == 7'd3) & ~(o_pcode_fu_1291_p1 == 7'd103) & ~(o_pcode_fu_1291_p1 == 7'd99) & ~(funct3_fu_1295_p4 == 3'd2) & ~(funct3_fu_1295_p4 == 3'd3) & ~(funct7_fu_1305_p4 == 7'd0) & ~(funct7_fu_1305_p4 == 7'd32) & (funct3_fu_1295_p4 == 3'd5) & (o_pcode_fu_1291_p1 == 7'd51))) | (~(funct3_fu_1295_p4 == 3'd0) & ~(funct3_fu_1295_p4 == 3'd1) & ~(o_pcode_fu_1291_p1 == 7'd3) & ~(o_pcode_fu_1291_p1 == 7'd103) & ~(o_pcode_fu_1291_p1 == 7'd99) & ~(o_pcode_fu_1291_p1 == 7'd19) & ~(funct3_fu_1295_p4 == 3'd2) & (funct3_fu_1295_p4 == 3'd4) & (o_pcode_fu_1291_p1 == 7'd51) & (icmp_ln209_fu_1504_p2 == 1'd0))) | (~(funct3_fu_1295_p4 == 3'd0) & ~(o_pcode_fu_1291_p1 == 7'd3) & ~(o_pcode_fu_1291_p1 == 7'd103) & ~(o_pcode_fu_1291_p1 == 7'd99) & ~(o_pcode_fu_1291_p1 == 7'd35) & (funct3_fu_1295_p4 == 3'd1) & (o_pcode_fu_1291_p1 == 7'd51) & (icmp_ln209_fu_1504_p2 == 1'd0))) | (~(o_pcode_fu_1291_p1 == 7'd3) & ~(o_pcode_fu_1291_p1 == 7'd115) & ~(o_pcode_fu_1291_p1 
    == 7'd103) & ~(o_pcode_fu_1291_p1 == 7'd99) & ~(o_pcode_fu_1291_p1 == 7'd35) & ~(o_pcode_fu_1291_p1 == 7'd19) & ~(o_pcode_fu_1291_p1 == 7'd51))) | (~(o_pcode_fu_1291_p1 == 7'd3) & ~(o_pcode_fu_1291_p1 == 7'd103) & ~(o_pcode_fu_1291_p1 == 7'd99) & ~(o_pcode_fu_1291_p1 == 7'd35) & ~(o_pcode_fu_1291_p1 == 7'd19) & ~(funct7_fu_1305_p4 == 7'd0) & ~(funct7_fu_1305_p4 == 7'd32) & (funct3_fu_1295_p4 == 3'd0) & (o_pcode_fu_1291_p1 == 7'd51))) | (~(funct3_fu_1295_p4 == 3'd1) & ~(o_pcode_fu_1291_p1 == 7'd3) & ~(o_pcode_fu_1291_p1 == 7'd103) & ~(o_pcode_fu_1291_p1 == 7'd99) & ~(o_pcode_fu_1291_p1 == 7'd35) & ~(funct7_fu_1305_p4 == 7'd0) & ~(funct7_fu_1305_p4 == 7'd32) & (funct3_fu_1295_p4 == 3'd5) & (o_pcode_fu_1291_p1 == 7'd19))) | (~(o_pcode_fu_1291_p1 == 7'd3) & ~(o_pcode_fu_1291_p1 == 7'd103) & ~(o_pcode_fu_1291_p1 == 7'd99) & ~(o_pcode_fu_1291_p1 == 7'd35) & (funct3_fu_1295_p4 == 3'd1) & (o_pcode_fu_1291_p1 == 7'd19) & (icmp_ln209_fu_1504_p2 == 1'd0))) | (~(funct3_fu_1295_p4 == 3'd0) & ~(funct3_fu_1295_p4 == 3'd1) & 
    ~(o_pcode_fu_1291_p1 == 7'd3) & ~(o_pcode_fu_1291_p1 == 7'd103) & ~(o_pcode_fu_1291_p1 == 7'd99) & ~(funct3_fu_1295_p4 == 3'd2) & (o_pcode_fu_1291_p1 == 7'd35))) | (~(funct3_fu_1295_p4 == 3'd0) & ~(funct3_fu_1295_p4 == 3'd1) & ~(funct3_fu_1295_p4 == 3'd4) & ~(funct3_fu_1295_p4 == 3'd5) & ~(o_pcode_fu_1291_p1 == 7'd103) & ~(o_pcode_fu_1291_p1 == 7'd99) & ~(funct3_fu_1295_p4 == 3'd2) & (o_pcode_fu_1291_p1 == 7'd3))) | (~(o_pcode_fu_1291_p1 == 7'd103) & (funct3_fu_1295_p4 == 3'd3) & (o_pcode_fu_1291_p1 == 7'd99))) | (~(o_pcode_fu_1291_p1 == 7'd103) & (funct3_fu_1295_p4 == 3'd2) & (o_pcode_fu_1291_p1 == 7'd99)))))))) begin
                ap_NS_fsm = ap_ST_fsm_state20;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state3;
            end
        end
        ap_ST_fsm_state3 : begin
            ap_NS_fsm = ap_ST_fsm_state20;
        end
        ap_ST_fsm_state4 : begin
            ap_NS_fsm = ap_ST_fsm_state20;
        end
        ap_ST_fsm_state5 : begin
            ap_NS_fsm = ap_ST_fsm_state20;
        end
        ap_ST_fsm_state6 : begin
            ap_NS_fsm = ap_ST_fsm_state20;
        end
        ap_ST_fsm_state7 : begin
            ap_NS_fsm = ap_ST_fsm_state20;
        end
        ap_ST_fsm_state8 : begin
            ap_NS_fsm = ap_ST_fsm_state20;
        end
        ap_ST_fsm_state9 : begin
            ap_NS_fsm = ap_ST_fsm_state20;
        end
        ap_ST_fsm_state10 : begin
            ap_NS_fsm = ap_ST_fsm_state20;
        end
        ap_ST_fsm_state11 : begin
            ap_NS_fsm = ap_ST_fsm_state20;
        end
        ap_ST_fsm_state12 : begin
            ap_NS_fsm = ap_ST_fsm_state20;
        end
        ap_ST_fsm_state13 : begin
            ap_NS_fsm = ap_ST_fsm_state20;
        end
        ap_ST_fsm_state14 : begin
            ap_NS_fsm = ap_ST_fsm_state20;
        end
        ap_ST_fsm_state15 : begin
            ap_NS_fsm = ap_ST_fsm_state20;
        end
        ap_ST_fsm_state16 : begin
            ap_NS_fsm = ap_ST_fsm_state20;
        end
        ap_ST_fsm_state17 : begin
            ap_NS_fsm = ap_ST_fsm_state20;
        end
        ap_ST_fsm_state18 : begin
            ap_NS_fsm = ap_ST_fsm_state20;
        end
        ap_ST_fsm_state19 : begin
            ap_NS_fsm = ap_ST_fsm_state20;
        end
        ap_ST_fsm_state20 : begin
            ap_NS_fsm = ap_ST_fsm_state1;
        end
        ap_ST_fsm_state21 : begin
            ap_NS_fsm = ap_ST_fsm_state20;
        end
        ap_ST_fsm_state22 : begin
            ap_NS_fsm = ap_ST_fsm_state20;
        end
        ap_ST_fsm_state23 : begin
            ap_NS_fsm = ap_ST_fsm_state20;
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign add_ln119_1_fu_2848_p2 = (trunc_ln119_2_fu_2839_p1 + reg_1249);

assign add_ln126_1_fu_2814_p2 = (trunc_ln126_2_fu_2805_p1 + reg_1249);

assign add_ln133_1_fu_2743_p2 = ($signed(trunc_ln133_fu_2733_p1) + $signed(sext_ln41_1_reg_3047));

assign add_ln133_fu_2737_p2 = ($signed(zext_ln133_1_fu_2726_p1) + $signed(sext_ln133_fu_2730_p1));

assign add_ln136_1_fu_2705_p2 = (trunc_ln136_2_fu_2696_p1 + reg_1249);

assign add_ln143_1_fu_2671_p2 = (trunc_ln143_2_fu_2662_p1 + reg_1249);

assign add_ln158_1_fu_2296_p2 = (trunc_ln158_4_fu_2277_p1 + trunc_ln158_3_fu_2274_p1);

assign add_ln158_2_fu_2281_p2 = (trunc_ln158_fu_2263_p1 + imm_S_cast_reg_3114);

assign add_ln158_fu_2286_p2 = ($signed(zext_ln158_1_fu_2267_p1) + $signed(sext_ln158_fu_2271_p1));

assign add_ln165_1_fu_2164_p2 = (trunc_ln165_4_fu_2145_p1 + trunc_ln165_3_fu_2142_p1);

assign add_ln165_2_fu_2149_p2 = (trunc_ln165_fu_2131_p1 + imm_S_cast_reg_3114);

assign add_ln165_fu_2154_p2 = ($signed(zext_ln165_1_fu_2135_p1) + $signed(sext_ln165_fu_2139_p1));

assign add_ln172_1_fu_2072_p2 = (trunc_ln172_1_fu_2062_p1 + trunc_ln172_fu_2059_p1);

assign add_ln172_fu_2066_p2 = ($signed(zext_ln172_2_fu_2052_p1) + $signed(sext_ln172_fu_2056_p1));

assign add_ln183_fu_2014_p2 = ($signed(xreg_q0) + $signed(sext_ln41_reg_3036));

assign add_ln242_fu_1920_p2 = (xreg_q0 + xreg_q1);

assign add_ln60_fu_1781_p2 = (p_pc_load_reg_2909 + imm_U_fu_1495_p3);

assign add_ln64_fu_1770_p2 = ($signed(p_pc_load_reg_2909) + $signed(sext_ln48_fu_1459_p1));

assign add_ln69_fu_2635_p2 = ($signed(xreg_q1) + $signed(sext_ln41_reg_3036));

assign and_ln161_fu_2476_p2 = (xor_ln161_fu_2470_p2 & memory_q0);

assign and_ln168_fu_2418_p2 = (xor_ln168_fu_2412_p2 & memory_q0);

assign and_ln206_fu_1956_p2 = (xreg_q0 & sext_ln41_reg_3036);

assign and_ln318_fu_1931_p2 = (xreg_q1 & xreg_q0);

assign ap_CS_fsm_state1 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_state10 = ap_CS_fsm[32'd9];

assign ap_CS_fsm_state11 = ap_CS_fsm[32'd10];

assign ap_CS_fsm_state12 = ap_CS_fsm[32'd11];

assign ap_CS_fsm_state13 = ap_CS_fsm[32'd12];

assign ap_CS_fsm_state14 = ap_CS_fsm[32'd13];

assign ap_CS_fsm_state15 = ap_CS_fsm[32'd14];

assign ap_CS_fsm_state16 = ap_CS_fsm[32'd15];

assign ap_CS_fsm_state17 = ap_CS_fsm[32'd16];

assign ap_CS_fsm_state18 = ap_CS_fsm[32'd17];

assign ap_CS_fsm_state19 = ap_CS_fsm[32'd18];

assign ap_CS_fsm_state2 = ap_CS_fsm[32'd1];

assign ap_CS_fsm_state20 = ap_CS_fsm[32'd19];

assign ap_CS_fsm_state21 = ap_CS_fsm[32'd20];

assign ap_CS_fsm_state22 = ap_CS_fsm[32'd21];

assign ap_CS_fsm_state23 = ap_CS_fsm[32'd22];

assign ap_CS_fsm_state3 = ap_CS_fsm[32'd2];

assign ap_CS_fsm_state4 = ap_CS_fsm[32'd3];

assign ap_CS_fsm_state5 = ap_CS_fsm[32'd4];

assign ap_CS_fsm_state6 = ap_CS_fsm[32'd5];

assign ap_CS_fsm_state7 = ap_CS_fsm[32'd6];

assign ap_CS_fsm_state8 = ap_CS_fsm[32'd7];

assign ap_CS_fsm_state9 = ap_CS_fsm[32'd8];

always @ (*) begin
    ap_condition_758 = ((((((((((icmp_ln99_reg_3462 == 1'd0) & (funct3_reg_3023 == 3'd6) & (o_pcode_reg_3019 == 7'd99)) | ((icmp_ln105_reg_3458 == 1'd1) & (funct3_reg_3023 == 3'd7) & (o_pcode_reg_3019 == 7'd99))) | ((icmp_ln93_reg_3466 == 1'd1) & (funct3_reg_3023 == 3'd5) & (o_pcode_reg_3019 == 7'd99))) | ((icmp_ln87_reg_3470 == 1'd0) & (funct3_reg_3023 == 3'd4) & (o_pcode_reg_3019 == 7'd99))) | ((funct3_reg_3023 == 3'd3) & (o_pcode_reg_3019 == 7'd99))) | ((funct3_reg_3023 == 3'd2) & (o_pcode_reg_3019 == 7'd99))) | (~(funct3_reg_3023 == 3'd6) & ~(funct3_reg_3023 == 3'd7) & ~(funct3_reg_3023 == 3'd4) & ~(funct3_reg_3023 == 3'd5) & ~(funct3_reg_3023 == 3'd1) & (icmp_ln75_reg_3478 == 1'd0) & (o_pcode_reg_3019 == 7'd99))) | ((icmp_ln81_reg_3474 == 1'd1) & (funct3_reg_3023 == 3'd1) & (o_pcode_reg_3019 == 7'd99))) | (~(o_pcode_reg_3019 == 7'd111) & ~(o_pcode_reg_3019 == 7'd99) & ~(o_pcode_reg_3019 == 7'd103)));
end

assign ashr_ln222_fu_2027_p2 = $signed(xreg_q0) >>> zext_ln222_1_fu_2024_p1;

assign ashr_ln300_fu_1831_p2 = $signed(xreg_q1) >>> zext_ln300_3_fu_1827_p1;

assign error = ap_phi_mux_p_error_loc_17_phi_fu_1184_p18;

assign funct12_fu_1315_p4 = {{memory_q0[31:20]}};

assign funct3_fu_1295_p4 = {{memory_q0[14:12]}};

assign funct7_fu_1305_p4 = {{memory_q0[31:25]}};

assign grp_fu_1216_p2 = (p_pc_load_reg_2909 + 32'd4);

assign grp_fu_1222_p2 = ((xreg_q1 < xreg_q0) ? 1'b1 : 1'b0);

assign grp_fu_1228_p2 = (($signed(xreg_q1) < $signed(xreg_q0)) ? 1'b1 : 1'b0);

assign grp_fu_1234_p2 = ($signed(xreg_q0) + $signed(imm_S_reg_3103));

assign grp_fu_1239_p2 = ($signed(p_pc_load_reg_2909) + $signed(sext_ln45_reg_3098));

assign grp_fu_1243_p2 = ((xreg_q1 == xreg_q0) ? 1'b1 : 1'b0);

assign icmp_ln186_fu_2000_p2 = (($signed(xreg_q0) < $signed(sext_ln41_reg_3036)) ? 1'b1 : 1'b0);

assign icmp_ln193_fu_1986_p2 = ((xreg_q0 < sext_ln41_reg_3036) ? 1'b1 : 1'b0);

assign icmp_ln209_fu_1504_p2 = ((funct7_fu_1305_p4 == 7'd0) ? 1'b1 : 1'b0);

assign icmp_ln31_fu_1261_p2 = ((trunc_ln31_fu_1257_p1 != 2'd0) ? 1'b1 : 1'b0);

assign icmp_ln335_fu_1797_p2 = ((funct12_reg_3030 != 12'd0) ? 1'b1 : 1'b0);

assign imm_B_fu_1399_p6 = {{{{{tmp_3_fu_1391_p3}, {tmp_2_fu_1383_p3}}, {tmp_1_fu_1373_p4}}, {tmp_fu_1363_p4}}, {1'd0}};

assign imm_J_fu_1445_p6 = {{{{{tmp_3_fu_1391_p3}, {tmp_6_fu_1435_p4}}, {tmp_5_fu_1427_p3}}, {tmp_4_fu_1417_p4}}, {1'd0}};

assign imm_S_fu_1463_p5 = {{sext_ln41_fu_1325_p1[31:5]}, {rd_fu_1353_p4}};

assign imm_U_fu_1495_p3 = {{tmp_8_fu_1485_p4}, {12'd0}};

assign lshr_ln121_fu_2616_p2 = memory_q0 >> zext_ln121_fu_2612_p1;

assign lshr_ln128_fu_2586_p2 = memory_q0 >> zext_ln128_fu_2582_p1;

assign lshr_ln138_fu_2552_p2 = memory_q0 >> zext_ln138_fu_2548_p1;

assign lshr_ln145_fu_2522_p2 = memory_q0 >> zext_ln145_fu_2518_p1;

assign lshr_ln1_fu_2854_p4 = {{pos_fu_2843_p2[18:2]}};

assign lshr_ln219_fu_2041_p2 = xreg_q0 >> zext_ln219_1_fu_2038_p1;

assign lshr_ln297_fu_1850_p2 = xreg_q0 >> zext_ln297_3_fu_1846_p1;

assign lshr_ln2_fu_2820_p4 = {{pos_1_fu_2809_p2[18:2]}};

assign lshr_ln3_fu_2711_p4 = {{pos_2_fu_2700_p2[18:2]}};

assign lshr_ln4_fu_2677_p4 = {{pos_3_fu_2666_p2[18:2]}};

assign lshr_ln_fu_1267_p4 = {{p_pc[18:2]}};

assign mask_1_fu_2406_p2 = 32'd65535 << sext_ln166_fu_2402_p1;

assign mask_fu_2464_p2 = 32'd255 << sext_ln159_fu_2460_p1;

assign o_pcode_fu_1291_p1 = memory_q0[6:0];

assign offset_1_fu_2395_p3 = {{select_ln166_reg_3383}, {3'd0}};

assign offset_fu_2453_p3 = {{select_ln159_reg_3398}, {3'd0}};

assign or_ln161_fu_2504_p2 = (trunc_ln161_1_fu_2500_p1 | and_ln161_fu_2476_p2);

assign or_ln168_fu_2446_p2 = (trunc_ln168_1_fu_2442_p1 | and_ln168_fu_2418_p2);

assign or_ln203_fu_1966_p2 = (xreg_q0 | sext_ln41_reg_3036);

assign or_ln310_fu_1812_p2 = (xreg_q1 | xreg_q0);

assign or_ln31_fu_1286_p2 = (p_error | icmp_ln31_reg_2917);

assign or_ln335_1_fu_1807_p2 = (or_ln31_reg_2971 | icmp_ln335_fu_1797_p2);

assign or_ln335_fu_1802_p2 = (icmp_ln335_fu_1797_p2 | icmp_ln31_reg_2917);

assign p_and_t3_fu_2224_p3 = {{1'd0}, {sub_ln166_fu_2218_p2}};

assign p_and_t_fu_2356_p3 = {{1'd0}, {sub_ln159_fu_2350_p2}};

assign pos_1_fu_2809_p2 = ($signed(trunc_ln126_fu_2801_p1) + $signed(sext_ln41_1_reg_3047));

assign pos_2_fu_2700_p2 = ($signed(trunc_ln136_fu_2692_p1) + $signed(sext_ln41_1_reg_3047));

assign pos_3_fu_2666_p2 = ($signed(trunc_ln143_fu_2658_p1) + $signed(sext_ln41_1_reg_3047));

assign pos_4_fu_2342_p3 = ((tmp_9_fu_2302_p3[0:0] == 1'b1) ? sub_ln158_1_fu_2326_p2 : trunc_ln158_2_fu_2332_p4);

assign pos_5_fu_2210_p3 = ((tmp_10_fu_2170_p3[0:0] == 1'b1) ? sub_ln165_1_fu_2194_p2 : trunc_ln165_2_fu_2200_p4);

assign pos_fu_2843_p2 = ($signed(trunc_ln119_fu_2835_p1) + $signed(sext_ln41_1_reg_3047));

assign rd_fu_1353_p4 = {{memory_q0[11:7]}};

assign result_1_fu_2592_p1 = lshr_ln128_fu_2586_p2[15:0];

assign result_2_fu_2558_p1 = lshr_ln138_fu_2552_p2[7:0];

assign result_3_fu_2528_p1 = lshr_ln145_fu_2522_p2[15:0];

assign result_fu_2622_p1 = lshr_ln121_fu_2616_p2[7:0];

assign rs1_fu_1333_p4 = {{memory_q0[19:15]}};

assign rs2_fu_1343_p4 = {{memory_q0[24:20]}};

assign select_ln133_fu_2788_p3 = ((tmp_7_fu_2748_p3[0:0] == 1'b1) ? sub_ln133_1_fu_2772_p2 : trunc_ln133_3_fu_2778_p4);

assign select_ln159_fu_2378_p3 = ((tmp_9_fu_2302_p3[0:0] == 1'b1) ? sub_ln159_1_fu_2364_p2 : tmp_s_fu_2370_p3);

assign select_ln166_fu_2246_p3 = ((tmp_10_fu_2170_p3[0:0] == 1'b1) ? sub_ln166_1_fu_2232_p2 : tmp_11_fu_2238_p3);

assign select_ln172_fu_2118_p3 = ((tmp_12_fu_2078_p3[0:0] == 1'b1) ? sub_ln172_1_fu_2102_p2 : trunc_ln172_4_fu_2108_p4);

assign sext_ln122_fu_2626_p1 = $signed(result_fu_2622_p1);

assign sext_ln129_fu_2596_p1 = $signed(result_1_fu_2592_p1);

assign sext_ln133_fu_2730_p1 = funct12_reg_3030;

assign sext_ln158_fu_2271_p1 = imm_S_reg_3103;

assign sext_ln159_fu_2460_p1 = $signed(offset_fu_2453_p3);

assign sext_ln165_fu_2139_p1 = imm_S_reg_3103;

assign sext_ln166_fu_2402_p1 = $signed(offset_1_fu_2395_p3);

assign sext_ln172_fu_2056_p1 = imm_S_reg_3103;

assign sext_ln41_1_fu_1329_p1 = funct12_fu_1315_p4;

assign sext_ln41_fu_1325_p1 = funct12_fu_1315_p4;

assign sext_ln45_fu_1413_p1 = $signed(imm_B_fu_1399_p6);

assign sext_ln48_fu_1459_p1 = $signed(imm_J_fu_1445_p6);

assign shl_ln161_fu_2494_p2 = zext_ln161_2_fu_2486_p1 << zext_ln161_3_fu_2490_p1;

assign shl_ln168_fu_2436_p2 = zext_ln168_2_fu_2428_p1 << zext_ln168_3_fu_2432_p1;

assign shl_ln1_fu_2575_p3 = {{add_ln126_1_reg_3438}, {3'd0}};

assign shl_ln210_fu_1945_p2 = xreg_q0 << zext_ln210_1_fu_1942_p1;

assign shl_ln256_fu_1898_p2 = xreg_q0 << zext_ln256_3_fu_1894_p1;

assign shl_ln2_fu_2541_p3 = {{add_ln136_1_reg_3423}, {3'd0}};

assign shl_ln3_fu_2511_p3 = {{add_ln143_1_reg_3413}, {3'd0}};

assign shl_ln_fu_2605_p3 = {{add_ln119_1_reg_3448}, {3'd0}};

assign sub_ln133_1_fu_2772_p2 = (17'd0 - trunc_ln133_2_fu_2762_p4);

assign sub_ln133_fu_2756_p2 = (19'd0 - add_ln133_1_fu_2743_p2);

assign sub_ln158_1_fu_2326_p2 = (17'd0 - trunc_ln158_1_fu_2316_p4);

assign sub_ln158_fu_2310_p2 = (19'd0 - add_ln158_1_fu_2296_p2);

assign sub_ln159_1_fu_2364_p2 = (3'd0 - p_and_t_fu_2356_p3);

assign sub_ln159_fu_2350_p2 = (2'd0 - trunc_ln158_5_fu_2292_p1);

assign sub_ln165_1_fu_2194_p2 = (17'd0 - trunc_ln165_1_fu_2184_p4);

assign sub_ln165_fu_2178_p2 = (19'd0 - add_ln165_1_fu_2164_p2);

assign sub_ln166_1_fu_2232_p2 = (3'd0 - p_and_t3_fu_2224_p3);

assign sub_ln166_fu_2218_p2 = (2'd0 - trunc_ln165_5_fu_2160_p1);

assign sub_ln172_1_fu_2102_p2 = (17'd0 - trunc_ln172_3_fu_2092_p4);

assign sub_ln172_fu_2086_p2 = (19'd0 - add_ln172_1_fu_2072_p2);

assign sub_ln246_fu_1909_p2 = (xreg_q1 - xreg_q0);

assign tmp_10_fu_2170_p3 = add_ln165_fu_2154_p2[32'd33];

assign tmp_11_fu_2238_p3 = {{1'd0}, {add_ln165_2_fu_2149_p2}};

assign tmp_12_fu_2078_p3 = add_ln172_fu_2066_p2[32'd33];

assign tmp_1_fu_1373_p4 = {{memory_q0[30:25]}};

assign tmp_2_fu_1383_p3 = memory_q0[32'd7];

assign tmp_3_fu_1391_p3 = memory_q0[32'd31];

assign tmp_4_fu_1417_p4 = {{memory_q0[30:21]}};

assign tmp_5_fu_1427_p3 = memory_q0[32'd20];

assign tmp_6_fu_1435_p4 = {{memory_q0[19:12]}};

assign tmp_7_fu_2748_p3 = add_ln133_fu_2737_p2[32'd33];

assign tmp_8_fu_1485_p4 = {{memory_q0[31:12]}};

assign tmp_9_fu_2302_p3 = add_ln158_fu_2286_p2[32'd33];

assign tmp_fu_1363_p4 = {{memory_q0[11:8]}};

assign tmp_s_fu_2370_p3 = {{1'd0}, {add_ln158_2_fu_2281_p2}};

assign trunc_ln119_2_fu_2839_p1 = xreg_q0[1:0];

assign trunc_ln119_fu_2835_p1 = xreg_q0[18:0];

assign trunc_ln126_2_fu_2805_p1 = xreg_q0[1:0];

assign trunc_ln126_fu_2801_p1 = xreg_q0[18:0];

assign trunc_ln133_2_fu_2762_p4 = {{sub_ln133_fu_2756_p2[18:2]}};

assign trunc_ln133_3_fu_2778_p4 = {{add_ln133_1_fu_2743_p2[18:2]}};

assign trunc_ln133_fu_2733_p1 = xreg_q0[18:0];

assign trunc_ln136_2_fu_2696_p1 = xreg_q0[1:0];

assign trunc_ln136_fu_2692_p1 = xreg_q0[18:0];

assign trunc_ln143_2_fu_2662_p1 = xreg_q0[1:0];

assign trunc_ln143_fu_2658_p1 = xreg_q0[18:0];

assign trunc_ln158_1_fu_2316_p4 = {{sub_ln158_fu_2310_p2[18:2]}};

assign trunc_ln158_2_fu_2332_p4 = {{add_ln158_1_fu_2296_p2[18:2]}};

assign trunc_ln158_3_fu_2274_p1 = imm_S_reg_3103[18:0];

assign trunc_ln158_4_fu_2277_p1 = xreg_q0[18:0];

assign trunc_ln158_5_fu_2292_p1 = grp_fu_1234_p2[1:0];

assign trunc_ln158_fu_2263_p1 = xreg_q0[1:0];

assign trunc_ln161_1_fu_2500_p1 = shl_ln161_fu_2494_p2[31:0];

assign trunc_ln161_fu_2482_p1 = xreg_q1[7:0];

assign trunc_ln165_1_fu_2184_p4 = {{sub_ln165_fu_2178_p2[18:2]}};

assign trunc_ln165_2_fu_2200_p4 = {{add_ln165_1_fu_2164_p2[18:2]}};

assign trunc_ln165_3_fu_2142_p1 = imm_S_reg_3103[18:0];

assign trunc_ln165_4_fu_2145_p1 = xreg_q0[18:0];

assign trunc_ln165_5_fu_2160_p1 = grp_fu_1234_p2[1:0];

assign trunc_ln165_fu_2131_p1 = xreg_q0[1:0];

assign trunc_ln168_1_fu_2442_p1 = shl_ln168_fu_2436_p2[31:0];

assign trunc_ln168_fu_2424_p1 = xreg_q1[15:0];

assign trunc_ln172_1_fu_2062_p1 = xreg_q1[18:0];

assign trunc_ln172_3_fu_2092_p4 = {{sub_ln172_fu_2086_p2[18:2]}};

assign trunc_ln172_4_fu_2108_p4 = {{add_ln172_1_fu_2072_p2[18:2]}};

assign trunc_ln172_fu_2059_p1 = imm_S_reg_3103[18:0];

assign trunc_ln256_fu_1890_p1 = xreg_q1[4:0];

assign trunc_ln297_fu_1842_p1 = xreg_q1[4:0];

assign trunc_ln300_fu_1823_p1 = xreg_q0[4:0];

assign trunc_ln31_fu_1257_p1 = p_pc[1:0];

assign xor_ln161_fu_2470_p2 = (mask_fu_2464_p2 ^ 32'd4294967295);

assign xor_ln168_fu_2412_p2 = (mask_1_fu_2406_p2 ^ 32'd4294967295);

assign xor_ln200_fu_1976_p2 = (xreg_q0 ^ sext_ln41_reg_3036);

assign xor_ln288_fu_1861_p2 = (xreg_q1 ^ xreg_q0);

assign zext_ln105_1_fu_1705_p1 = rs2_fu_1343_p4;

assign zext_ln105_fu_1700_p1 = rs1_fu_1333_p4;

assign zext_ln119_fu_1695_p1 = rs1_fu_1333_p4;

assign zext_ln120_fu_2864_p1 = lshr_ln1_fu_2854_p4;

assign zext_ln121_fu_2612_p1 = shl_ln_fu_2605_p3;

assign zext_ln122_fu_2631_p1 = rd_reg_3070;

assign zext_ln126_fu_1690_p1 = rs1_fu_1333_p4;

assign zext_ln127_fu_2830_p1 = lshr_ln2_fu_2820_p4;

assign zext_ln128_fu_2582_p1 = shl_ln1_fu_2575_p3;

assign zext_ln129_fu_2601_p1 = rd_reg_3070;

assign zext_ln133_1_fu_2726_p1 = xreg_q0;

assign zext_ln133_2_fu_2571_p1 = rd_reg_3070;

assign zext_ln133_3_fu_2796_p1 = select_ln133_fu_2788_p3;

assign zext_ln133_fu_1685_p1 = rs1_fu_1333_p4;

assign zext_ln136_fu_1680_p1 = rs1_fu_1333_p4;

assign zext_ln137_fu_2721_p1 = lshr_ln3_fu_2711_p4;

assign zext_ln138_fu_2548_p1 = shl_ln2_fu_2541_p3;

assign zext_ln139_1_fu_2567_p1 = rd_reg_3070;

assign zext_ln139_fu_2562_p1 = result_2_fu_2558_p1;

assign zext_ln143_fu_1675_p1 = rs1_fu_1333_p4;

assign zext_ln144_fu_2687_p1 = lshr_ln4_fu_2677_p4;

assign zext_ln145_fu_2518_p1 = shl_ln3_fu_2511_p3;

assign zext_ln146_1_fu_2537_p1 = rd_reg_3070;

assign zext_ln146_fu_2532_p1 = result_3_fu_2528_p1;

assign zext_ln158_1_fu_2267_p1 = xreg_q0;

assign zext_ln158_fu_1670_p1 = rs1_fu_1333_p4;

assign zext_ln161_1_fu_2391_p1 = rs2_reg_3061;

assign zext_ln161_2_fu_2486_p1 = trunc_ln161_fu_2482_p1;

assign zext_ln161_3_fu_2490_p1 = $unsigned(sext_ln159_fu_2460_p1);

assign zext_ln161_fu_2386_p1 = pos_4_fu_2342_p3;

assign zext_ln165_1_fu_2135_p1 = xreg_q0;

assign zext_ln165_fu_1665_p1 = rs1_fu_1333_p4;

assign zext_ln168_1_fu_2259_p1 = rs2_reg_3061;

assign zext_ln168_2_fu_2428_p1 = trunc_ln168_fu_2424_p1;

assign zext_ln168_3_fu_2432_p1 = $unsigned(sext_ln166_fu_2402_p1);

assign zext_ln168_fu_2254_p1 = pos_5_fu_2210_p3;

assign zext_ln172_1_fu_1660_p1 = rs1_fu_1333_p4;

assign zext_ln172_2_fu_2052_p1 = xreg_q1;

assign zext_ln172_3_fu_2126_p1 = select_ln172_fu_2118_p3;

assign zext_ln172_fu_1655_p1 = rs2_fu_1343_p4;

assign zext_ln183_1_fu_2020_p1 = rd_reg_3070;

assign zext_ln183_fu_1640_p1 = rs1_fu_1333_p4;

assign zext_ln186_1_fu_2009_p1 = icmp_ln186_fu_2000_p2;

assign zext_ln186_fu_1635_p1 = rs1_fu_1333_p4;

assign zext_ln187_fu_2005_p1 = rd_reg_3070;

assign zext_ln193_1_fu_1995_p1 = icmp_ln193_fu_1986_p2;

assign zext_ln193_fu_1630_p1 = rs1_fu_1333_p4;

assign zext_ln194_fu_1991_p1 = rd_reg_3070;

assign zext_ln200_1_fu_1982_p1 = rd_reg_3070;

assign zext_ln200_fu_1625_p1 = rs1_fu_1333_p4;

assign zext_ln203_1_fu_1972_p1 = rd_reg_3070;

assign zext_ln203_fu_1620_p1 = rs1_fu_1333_p4;

assign zext_ln206_1_fu_1962_p1 = rd_reg_3070;

assign zext_ln206_fu_1615_p1 = rs1_fu_1333_p4;

assign zext_ln210_1_fu_1942_p1 = rs2_reg_3061;

assign zext_ln210_2_fu_1952_p1 = rd_reg_3070;

assign zext_ln210_fu_1610_p1 = rs1_fu_1333_p4;

assign zext_ln219_1_fu_2038_p1 = rs2_reg_3061;

assign zext_ln219_2_fu_2048_p1 = rd_reg_3070;

assign zext_ln219_fu_1650_p1 = rs1_fu_1333_p4;

assign zext_ln222_1_fu_2024_p1 = rs2_reg_3061;

assign zext_ln222_2_fu_2034_p1 = rd_reg_3070;

assign zext_ln222_fu_1645_p1 = rs1_fu_1333_p4;

assign zext_ln242_1_fu_1595_p1 = rs2_fu_1343_p4;

assign zext_ln242_2_fu_1927_p1 = rd_reg_3070;

assign zext_ln242_fu_1590_p1 = rs1_fu_1333_p4;

assign zext_ln246_1_fu_1585_p1 = rs2_fu_1343_p4;

assign zext_ln246_2_fu_1916_p1 = rd_reg_3070;

assign zext_ln246_fu_1580_p1 = rs1_fu_1333_p4;

assign zext_ln256_1_fu_1575_p1 = rs2_fu_1343_p4;

assign zext_ln256_2_fu_1905_p1 = rd_reg_3070;

assign zext_ln256_3_fu_1894_p1 = trunc_ln256_fu_1890_p1;

assign zext_ln256_fu_1570_p1 = rs1_fu_1333_p4;

assign zext_ln264_1_fu_1565_p1 = rs2_fu_1343_p4;

assign zext_ln264_2_fu_1885_p1 = grp_fu_1228_p2;

assign zext_ln264_fu_1560_p1 = rs1_fu_1333_p4;

assign zext_ln265_fu_1881_p1 = rd_reg_3070;

assign zext_ln276_1_fu_1555_p1 = rs2_fu_1343_p4;

assign zext_ln276_2_fu_1876_p1 = grp_fu_1222_p2;

assign zext_ln276_fu_1550_p1 = rs1_fu_1333_p4;

assign zext_ln277_fu_1872_p1 = rd_reg_3070;

assign zext_ln288_1_fu_1545_p1 = rs2_fu_1343_p4;

assign zext_ln288_2_fu_1868_p1 = rd_reg_3070;

assign zext_ln288_fu_1540_p1 = rs1_fu_1333_p4;

assign zext_ln297_1_fu_1535_p1 = rs2_fu_1343_p4;

assign zext_ln297_2_fu_1857_p1 = rd_reg_3070;

assign zext_ln297_3_fu_1846_p1 = trunc_ln297_fu_1842_p1;

assign zext_ln297_fu_1530_p1 = rs1_fu_1333_p4;

assign zext_ln300_1_fu_1525_p1 = rs2_fu_1343_p4;

assign zext_ln300_2_fu_1838_p1 = rd_reg_3070;

assign zext_ln300_3_fu_1827_p1 = trunc_ln300_fu_1823_p1;

assign zext_ln300_fu_1520_p1 = rs1_fu_1333_p4;

assign zext_ln310_1_fu_1515_p1 = rs2_fu_1343_p4;

assign zext_ln310_2_fu_1819_p1 = rd_reg_3070;

assign zext_ln310_fu_1510_p1 = rs1_fu_1333_p4;

assign zext_ln318_1_fu_1605_p1 = rs2_fu_1343_p4;

assign zext_ln318_2_fu_1938_p1 = rd_reg_3070;

assign zext_ln318_fu_1600_p1 = rs1_fu_1333_p4;

assign zext_ln36_fu_1277_p1 = lshr_ln_fu_1267_p4;

assign zext_ln57_fu_1792_p1 = rd_fu_1353_p4;

assign zext_ln60_fu_1787_p1 = rd_fu_1353_p4;

assign zext_ln63_fu_1765_p1 = rd_fu_1353_p4;

assign zext_ln68_fu_1760_p1 = rd_fu_1353_p4;

assign zext_ln69_fu_2905_p1 = rs1_reg_3056;

assign zext_ln75_1_fu_1755_p1 = rs2_fu_1343_p4;

assign zext_ln75_fu_1750_p1 = rs1_fu_1333_p4;

assign zext_ln81_1_fu_1745_p1 = rs2_fu_1343_p4;

assign zext_ln81_fu_1740_p1 = rs1_fu_1333_p4;

assign zext_ln87_1_fu_1735_p1 = rs2_fu_1343_p4;

assign zext_ln87_fu_1730_p1 = rs1_fu_1333_p4;

assign zext_ln93_1_fu_1725_p1 = rs2_fu_1343_p4;

assign zext_ln93_fu_1720_p1 = rs1_fu_1333_p4;

assign zext_ln99_1_fu_1715_p1 = rs2_fu_1343_p4;

assign zext_ln99_fu_1710_p1 = rs1_fu_1333_p4;

always @ (posedge ap_clk) begin
    sext_ln45_reg_3098[0] <= 1'b0;
end

endmodule //processor
