Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.1 (win64) Build 5076996 Wed May 22 18:37:14 MDT 2024
| Date         : Wed Nov  6 14:26:44 2024
| Host         : DESKTOP-26ONRPF running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file MASTER_FILE_timing_summary_routed.rpt -pb MASTER_FILE_timing_summary_routed.pb -rpx MASTER_FILE_timing_summary_routed.rpx -warn_on_violation
| Design       : MASTER_FILE
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                     Violations  
---------  ----------------  ------------------------------  ----------  
TIMING-14  Critical Warning  LUT on the clock tree           2           
TIMING-17  Critical Warning  Non-clocked sequential cell     106         
TIMING-20  Warning           Non-clocked latch               32          
LATCH-1    Advisory          Existing latches in the design  1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (175)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (363)
5. checking no_input_delay (34)
6. checking no_output_delay (48)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (175)
--------------------------
 There are 71 register/latch pins with no clock driven by root clock pin: EXT_BUS_CLK (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: EXT_BUS_RnW (HIGH)

 There are 34 register/latch pins with no clock driven by root clock pin: Ext_ADC_RDY (HIGH)

 There are 18 register/latch pins with no clock driven by root clock pin: Ext_DnB (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: MEM_DIST1/trig_pulse_byte1_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: MEM_DIST1/trig_pulse_byte2_reg/Q (HIGH)

 There are 18 register/latch pins with no clock driven by root clock pin: RAM/sig_CLK_IV_SAVER_reg__0/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (363)
--------------------------------------------------
 There are 363 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (34)
-------------------------------
 There are 34 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (48)
--------------------------------
 There are 47 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There is 1 port with no output delay but with a timing clock defined on it or propagating through it (LOW)


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     22.483        0.000                      0                  147        0.218        0.000                      0                  147       16.667        0.000                       0                    84  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                 Waveform(ns)       Period(ns)      Frequency(MHz)
-----                 ------------       ----------      --------------
Ext_CLK_IN            {0.000 41.666}     83.333          12.000          
  clk_out1_clk_wiz_0  {0.000 25.000}     50.000          20.000          
  clkfbout_clk_wiz_0  {0.000 41.666}     83.333          12.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                     WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                     -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
Ext_CLK_IN                                                                                                                                                             16.667        0.000                       0                     1  
  clk_out1_clk_wiz_0       23.106        0.000                      0                  146        0.218        0.000                      0                  146       24.500        0.000                       0                    80  
  clkfbout_clk_wiz_0                                                                                                                                                   16.667        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group          From Clock          To Clock                WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------          ----------          --------                -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**   clk_out1_clk_wiz_0  clk_out1_clk_wiz_0       22.483        0.000                      0                    1       25.386        0.000                      0                    1  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group          From Clock          To Clock          
----------          ----------          --------          
(none)                                                      
(none)              clk_out1_clk_wiz_0                      
(none)              clkfbout_clk_wiz_0                      
(none)                                  clk_out1_clk_wiz_0  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  Ext_CLK_IN
  To Clock:  Ext_CLK_IN

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       16.667ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         Ext_CLK_IN
Waveform(ns):       { 0.000 41.667 }
Period(ns):         83.333
Sources:            { Ext_CLK_IN }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         83.333      82.084     MMCME2_ADV_X0Y0  PLL_1/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       83.333      16.667     MMCME2_ADV_X0Y0  PLL_1/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            10.000        41.666      31.666     MMCME2_ADV_X0Y0  PLL_1/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            10.000        41.666      31.666     MMCME2_ADV_X0Y0  PLL_1/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            10.000        41.666      31.666     MMCME2_ADV_X0Y0  PLL_1/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            10.000        41.666      31.666     MMCME2_ADV_X0Y0  PLL_1/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       23.106ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.218ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       24.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             23.106ns  (required time - arrival time)
  Source:                 MEM_DIST1/ADDR_EXT_MEM_DIST_TO_EXT_MEM_reg[9]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0'  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            EXT_MEM_RW1/ExtMemAdrToRam_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_clk_wiz_0 rise@50.000ns - clk_out1_clk_wiz_0 fall@25.000ns)
  Data Path Delay:        1.179ns  (logic 0.419ns (35.531%)  route 0.760ns (64.469%))
  Logic Levels:           0  
  Clock Path Skew:        -0.183ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.234ns = ( 51.233 - 50.000 ) 
    Source Clock Delay      (SCD):    1.900ns = ( 26.900 - 25.000 ) 
    Clock Pessimism Removal (CPR):    0.483ns
  Clock Uncertainty:      0.310ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.615ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     25.000    25.000 f  
    L17                                               0.000    25.000 f  Ext_CLK_IN (IN)
                         net (fo=0)                   0.000    25.000    PLL_1/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476    26.476 f  PLL_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    27.709    PLL_1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    20.744 f  PLL_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    22.411    PLL_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096    22.507 f  PLL_1/inst/clkout1_buf/O
                         net (fo=8, routed)           2.040    24.547    sig_GRANDMASTER_CLK
    SLICE_X36Y46         LUT1 (Prop_lut1_I0_O)        0.124    24.671 r  sig_MEM_CLK_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.567    25.238    sig_MEM_CLK
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    25.334 r  sig_MEM_CLK_BUFG_inst/O
                         net (fo=35, routed)          1.565    26.900    MEM_DIST1/sig_MEM_CLK_BUFG
    SLICE_X33Y43         FDSE                                         r  MEM_DIST1/ADDR_EXT_MEM_DIST_TO_EXT_MEM_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y43         FDSE (Prop_fdse_C_Q)         0.419    27.319 r  MEM_DIST1/ADDR_EXT_MEM_DIST_TO_EXT_MEM_reg[9]/Q
                         net (fo=1, routed)           0.760    28.079    EXT_MEM_RW1/ExtMemAdrToRam_reg[18]_1[9]
    SLICE_X31Y41         FDRE                                         r  EXT_MEM_RW1/ExtMemAdrToRam_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     50.000    50.000 r  
    L17                                               0.000    50.000 r  Ext_CLK_IN (IN)
                         net (fo=0)                   0.000    50.000    PLL_1/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406    51.405 r  PLL_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.567    PLL_1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    45.346 r  PLL_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    46.933    PLL_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091    47.024 r  PLL_1/inst/clkout1_buf/O
                         net (fo=8, routed)           1.865    48.888    PulseGen1/CLK
    SLICE_X36Y47         LUT3 (Prop_lut3_I2_O)        0.121    49.009 r  PulseGen1/Ext_PULSE_OUT_OBUF_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.526    49.535    Ext_PULSE_OUT_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.254    49.789 r  Ext_PULSE_OUT_OBUF_BUFG_inst/O
                         net (fo=36, routed)          1.444    51.233    EXT_MEM_RW1/Ext_PULSE_OUT_OBUF_BUFG
    SLICE_X31Y41         FDRE                                         r  EXT_MEM_RW1/ExtMemAdrToRam_reg[9]/C
                         clock pessimism              0.483    51.716    
                         clock uncertainty           -0.310    51.407    
    SLICE_X31Y41         FDRE (Setup_fdre_C_D)       -0.222    51.185    EXT_MEM_RW1/ExtMemAdrToRam_reg[9]
  -------------------------------------------------------------------
                         required time                         51.185    
                         arrival time                         -28.079    
  -------------------------------------------------------------------
                         slack                                 23.106    

Slack (MET) :             23.192ns  (required time - arrival time)
  Source:                 MEM_DIST1/ADDR_EXT_MEM_DIST_TO_EXT_MEM_reg[11]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0'  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            EXT_MEM_RW1/ExtMemAdrToRam_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_clk_wiz_0 rise@50.000ns - clk_out1_clk_wiz_0 fall@25.000ns)
  Data Path Delay:        1.112ns  (logic 0.419ns (37.683%)  route 0.693ns (62.317%))
  Logic Levels:           0  
  Clock Path Skew:        -0.183ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.234ns = ( 51.233 - 50.000 ) 
    Source Clock Delay      (SCD):    1.900ns = ( 26.900 - 25.000 ) 
    Clock Pessimism Removal (CPR):    0.483ns
  Clock Uncertainty:      0.310ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.615ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     25.000    25.000 f  
    L17                                               0.000    25.000 f  Ext_CLK_IN (IN)
                         net (fo=0)                   0.000    25.000    PLL_1/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476    26.476 f  PLL_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    27.709    PLL_1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    20.744 f  PLL_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    22.411    PLL_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096    22.507 f  PLL_1/inst/clkout1_buf/O
                         net (fo=8, routed)           2.040    24.547    sig_GRANDMASTER_CLK
    SLICE_X36Y46         LUT1 (Prop_lut1_I0_O)        0.124    24.671 r  sig_MEM_CLK_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.567    25.238    sig_MEM_CLK
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    25.334 r  sig_MEM_CLK_BUFG_inst/O
                         net (fo=35, routed)          1.565    26.900    MEM_DIST1/sig_MEM_CLK_BUFG
    SLICE_X33Y45         FDSE                                         r  MEM_DIST1/ADDR_EXT_MEM_DIST_TO_EXT_MEM_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y45         FDSE (Prop_fdse_C_Q)         0.419    27.319 r  MEM_DIST1/ADDR_EXT_MEM_DIST_TO_EXT_MEM_reg[11]/Q
                         net (fo=1, routed)           0.693    28.011    EXT_MEM_RW1/ExtMemAdrToRam_reg[18]_1[11]
    SLICE_X30Y41         FDRE                                         r  EXT_MEM_RW1/ExtMemAdrToRam_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     50.000    50.000 r  
    L17                                               0.000    50.000 r  Ext_CLK_IN (IN)
                         net (fo=0)                   0.000    50.000    PLL_1/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406    51.405 r  PLL_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.567    PLL_1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    45.346 r  PLL_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    46.933    PLL_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091    47.024 r  PLL_1/inst/clkout1_buf/O
                         net (fo=8, routed)           1.865    48.888    PulseGen1/CLK
    SLICE_X36Y47         LUT3 (Prop_lut3_I2_O)        0.121    49.009 r  PulseGen1/Ext_PULSE_OUT_OBUF_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.526    49.535    Ext_PULSE_OUT_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.254    49.789 r  Ext_PULSE_OUT_OBUF_BUFG_inst/O
                         net (fo=36, routed)          1.444    51.233    EXT_MEM_RW1/Ext_PULSE_OUT_OBUF_BUFG
    SLICE_X30Y41         FDRE                                         r  EXT_MEM_RW1/ExtMemAdrToRam_reg[11]/C
                         clock pessimism              0.483    51.716    
                         clock uncertainty           -0.310    51.407    
    SLICE_X30Y41         FDRE (Setup_fdre_C_D)       -0.203    51.204    EXT_MEM_RW1/ExtMemAdrToRam_reg[11]
  -------------------------------------------------------------------
                         required time                         51.204    
                         arrival time                         -28.011    
  -------------------------------------------------------------------
                         slack                                 23.192    

Slack (MET) :             23.199ns  (required time - arrival time)
  Source:                 MEM_DIST1/ADDR_EXT_MEM_DIST_TO_EXT_MEM_reg[12]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0'  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            EXT_MEM_RW1/ExtMemAdrToRam_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_clk_wiz_0 rise@50.000ns - clk_out1_clk_wiz_0 fall@25.000ns)
  Data Path Delay:        1.280ns  (logic 0.456ns (35.616%)  route 0.824ns (64.384%))
  Logic Levels:           0  
  Clock Path Skew:        -0.183ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.234ns = ( 51.233 - 50.000 ) 
    Source Clock Delay      (SCD):    1.900ns = ( 26.900 - 25.000 ) 
    Clock Pessimism Removal (CPR):    0.483ns
  Clock Uncertainty:      0.310ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.615ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     25.000    25.000 f  
    L17                                               0.000    25.000 f  Ext_CLK_IN (IN)
                         net (fo=0)                   0.000    25.000    PLL_1/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476    26.476 f  PLL_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    27.709    PLL_1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    20.744 f  PLL_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    22.411    PLL_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096    22.507 f  PLL_1/inst/clkout1_buf/O
                         net (fo=8, routed)           2.040    24.547    sig_GRANDMASTER_CLK
    SLICE_X36Y46         LUT1 (Prop_lut1_I0_O)        0.124    24.671 r  sig_MEM_CLK_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.567    25.238    sig_MEM_CLK
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    25.334 r  sig_MEM_CLK_BUFG_inst/O
                         net (fo=35, routed)          1.565    26.900    MEM_DIST1/sig_MEM_CLK_BUFG
    SLICE_X33Y45         FDSE                                         r  MEM_DIST1/ADDR_EXT_MEM_DIST_TO_EXT_MEM_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y45         FDSE (Prop_fdse_C_Q)         0.456    27.356 r  MEM_DIST1/ADDR_EXT_MEM_DIST_TO_EXT_MEM_reg[12]/Q
                         net (fo=1, routed)           0.824    28.180    EXT_MEM_RW1/ExtMemAdrToRam_reg[18]_1[12]
    SLICE_X30Y41         FDRE                                         r  EXT_MEM_RW1/ExtMemAdrToRam_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     50.000    50.000 r  
    L17                                               0.000    50.000 r  Ext_CLK_IN (IN)
                         net (fo=0)                   0.000    50.000    PLL_1/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406    51.405 r  PLL_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.567    PLL_1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    45.346 r  PLL_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    46.933    PLL_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091    47.024 r  PLL_1/inst/clkout1_buf/O
                         net (fo=8, routed)           1.865    48.888    PulseGen1/CLK
    SLICE_X36Y47         LUT3 (Prop_lut3_I2_O)        0.121    49.009 r  PulseGen1/Ext_PULSE_OUT_OBUF_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.526    49.535    Ext_PULSE_OUT_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.254    49.789 r  Ext_PULSE_OUT_OBUF_BUFG_inst/O
                         net (fo=36, routed)          1.444    51.233    EXT_MEM_RW1/Ext_PULSE_OUT_OBUF_BUFG
    SLICE_X30Y41         FDRE                                         r  EXT_MEM_RW1/ExtMemAdrToRam_reg[12]/C
                         clock pessimism              0.483    51.716    
                         clock uncertainty           -0.310    51.407    
    SLICE_X30Y41         FDRE (Setup_fdre_C_D)       -0.028    51.379    EXT_MEM_RW1/ExtMemAdrToRam_reg[12]
  -------------------------------------------------------------------
                         required time                         51.379    
                         arrival time                         -28.180    
  -------------------------------------------------------------------
                         slack                                 23.199    

Slack (MET) :             23.247ns  (required time - arrival time)
  Source:                 MEM_DIST1/ADDR_EXT_MEM_DIST_TO_EXT_MEM_reg[13]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0'  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            EXT_MEM_RW1/ExtMemAdrToRam_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_clk_wiz_0 rise@50.000ns - clk_out1_clk_wiz_0 fall@25.000ns)
  Data Path Delay:        0.993ns  (logic 0.419ns (42.187%)  route 0.574ns (57.813%))
  Logic Levels:           0  
  Clock Path Skew:        -0.183ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.234ns = ( 51.233 - 50.000 ) 
    Source Clock Delay      (SCD):    1.900ns = ( 26.900 - 25.000 ) 
    Clock Pessimism Removal (CPR):    0.483ns
  Clock Uncertainty:      0.310ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.615ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     25.000    25.000 f  
    L17                                               0.000    25.000 f  Ext_CLK_IN (IN)
                         net (fo=0)                   0.000    25.000    PLL_1/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476    26.476 f  PLL_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    27.709    PLL_1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    20.744 f  PLL_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    22.411    PLL_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096    22.507 f  PLL_1/inst/clkout1_buf/O
                         net (fo=8, routed)           2.040    24.547    sig_GRANDMASTER_CLK
    SLICE_X36Y46         LUT1 (Prop_lut1_I0_O)        0.124    24.671 r  sig_MEM_CLK_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.567    25.238    sig_MEM_CLK
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    25.334 r  sig_MEM_CLK_BUFG_inst/O
                         net (fo=35, routed)          1.565    26.900    MEM_DIST1/sig_MEM_CLK_BUFG
    SLICE_X33Y45         FDSE                                         r  MEM_DIST1/ADDR_EXT_MEM_DIST_TO_EXT_MEM_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y45         FDSE (Prop_fdse_C_Q)         0.419    27.319 r  MEM_DIST1/ADDR_EXT_MEM_DIST_TO_EXT_MEM_reg[13]/Q
                         net (fo=1, routed)           0.574    27.893    EXT_MEM_RW1/ExtMemAdrToRam_reg[18]_1[13]
    SLICE_X31Y41         FDRE                                         r  EXT_MEM_RW1/ExtMemAdrToRam_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     50.000    50.000 r  
    L17                                               0.000    50.000 r  Ext_CLK_IN (IN)
                         net (fo=0)                   0.000    50.000    PLL_1/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406    51.405 r  PLL_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.567    PLL_1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    45.346 r  PLL_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    46.933    PLL_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091    47.024 r  PLL_1/inst/clkout1_buf/O
                         net (fo=8, routed)           1.865    48.888    PulseGen1/CLK
    SLICE_X36Y47         LUT3 (Prop_lut3_I2_O)        0.121    49.009 r  PulseGen1/Ext_PULSE_OUT_OBUF_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.526    49.535    Ext_PULSE_OUT_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.254    49.789 r  Ext_PULSE_OUT_OBUF_BUFG_inst/O
                         net (fo=36, routed)          1.444    51.233    EXT_MEM_RW1/Ext_PULSE_OUT_OBUF_BUFG
    SLICE_X31Y41         FDRE                                         r  EXT_MEM_RW1/ExtMemAdrToRam_reg[13]/C
                         clock pessimism              0.483    51.716    
                         clock uncertainty           -0.310    51.407    
    SLICE_X31Y41         FDRE (Setup_fdre_C_D)       -0.267    51.140    EXT_MEM_RW1/ExtMemAdrToRam_reg[13]
  -------------------------------------------------------------------
                         required time                         51.140    
                         arrival time                         -27.893    
  -------------------------------------------------------------------
                         slack                                 23.247    

Slack (MET) :             23.269ns  (required time - arrival time)
  Source:                 MEM_DIST1/ADDR_EXT_MEM_DIST_TO_EXT_MEM_reg[15]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0'  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            EXT_MEM_RW1/ExtMemAdrToRam_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_clk_wiz_0 rise@50.000ns - clk_out1_clk_wiz_0 fall@25.000ns)
  Data Path Delay:        1.018ns  (logic 0.419ns (41.176%)  route 0.599ns (58.824%))
  Logic Levels:           0  
  Clock Path Skew:        -0.183ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.234ns = ( 51.233 - 50.000 ) 
    Source Clock Delay      (SCD):    1.900ns = ( 26.900 - 25.000 ) 
    Clock Pessimism Removal (CPR):    0.483ns
  Clock Uncertainty:      0.310ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.615ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     25.000    25.000 f  
    L17                                               0.000    25.000 f  Ext_CLK_IN (IN)
                         net (fo=0)                   0.000    25.000    PLL_1/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476    26.476 f  PLL_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    27.709    PLL_1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    20.744 f  PLL_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    22.411    PLL_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096    22.507 f  PLL_1/inst/clkout1_buf/O
                         net (fo=8, routed)           2.040    24.547    sig_GRANDMASTER_CLK
    SLICE_X36Y46         LUT1 (Prop_lut1_I0_O)        0.124    24.671 r  sig_MEM_CLK_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.567    25.238    sig_MEM_CLK
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    25.334 r  sig_MEM_CLK_BUFG_inst/O
                         net (fo=35, routed)          1.565    26.900    MEM_DIST1/sig_MEM_CLK_BUFG
    SLICE_X33Y45         FDSE                                         r  MEM_DIST1/ADDR_EXT_MEM_DIST_TO_EXT_MEM_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y45         FDSE (Prop_fdse_C_Q)         0.419    27.319 r  MEM_DIST1/ADDR_EXT_MEM_DIST_TO_EXT_MEM_reg[15]/Q
                         net (fo=1, routed)           0.599    27.917    EXT_MEM_RW1/ExtMemAdrToRam_reg[18]_1[15]
    SLICE_X30Y42         FDRE                                         r  EXT_MEM_RW1/ExtMemAdrToRam_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     50.000    50.000 r  
    L17                                               0.000    50.000 r  Ext_CLK_IN (IN)
                         net (fo=0)                   0.000    50.000    PLL_1/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406    51.405 r  PLL_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.567    PLL_1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    45.346 r  PLL_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    46.933    PLL_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091    47.024 r  PLL_1/inst/clkout1_buf/O
                         net (fo=8, routed)           1.865    48.888    PulseGen1/CLK
    SLICE_X36Y47         LUT3 (Prop_lut3_I2_O)        0.121    49.009 r  PulseGen1/Ext_PULSE_OUT_OBUF_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.526    49.535    Ext_PULSE_OUT_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.254    49.789 r  Ext_PULSE_OUT_OBUF_BUFG_inst/O
                         net (fo=36, routed)          1.444    51.233    EXT_MEM_RW1/Ext_PULSE_OUT_OBUF_BUFG
    SLICE_X30Y42         FDRE                                         r  EXT_MEM_RW1/ExtMemAdrToRam_reg[15]/C
                         clock pessimism              0.483    51.716    
                         clock uncertainty           -0.310    51.407    
    SLICE_X30Y42         FDRE (Setup_fdre_C_D)       -0.220    51.187    EXT_MEM_RW1/ExtMemAdrToRam_reg[15]
  -------------------------------------------------------------------
                         required time                         51.187    
                         arrival time                         -27.917    
  -------------------------------------------------------------------
                         slack                                 23.269    

Slack (MET) :             23.271ns  (required time - arrival time)
  Source:                 MEM_DIST1/DATA_EXT_MEM_DIST_TO_EXT_MEM_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0'  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            EXT_MEM_RW1/ExtMemDataToRam_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_clk_wiz_0 rise@50.000ns - clk_out1_clk_wiz_0 fall@25.000ns)
  Data Path Delay:        1.144ns  (logic 0.456ns (39.875%)  route 0.688ns (60.125%))
  Logic Levels:           0  
  Clock Path Skew:        -0.180ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.237ns = ( 51.236 - 50.000 ) 
    Source Clock Delay      (SCD):    1.900ns = ( 26.900 - 25.000 ) 
    Clock Pessimism Removal (CPR):    0.483ns
  Clock Uncertainty:      0.310ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.615ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     25.000    25.000 f  
    L17                                               0.000    25.000 f  Ext_CLK_IN (IN)
                         net (fo=0)                   0.000    25.000    PLL_1/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476    26.476 f  PLL_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    27.709    PLL_1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    20.744 f  PLL_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    22.411    PLL_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096    22.507 f  PLL_1/inst/clkout1_buf/O
                         net (fo=8, routed)           2.040    24.547    sig_GRANDMASTER_CLK
    SLICE_X36Y46         LUT1 (Prop_lut1_I0_O)        0.124    24.671 r  sig_MEM_CLK_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.567    25.238    sig_MEM_CLK
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    25.334 r  sig_MEM_CLK_BUFG_inst/O
                         net (fo=35, routed)          1.565    26.900    MEM_DIST1/sig_MEM_CLK_BUFG
    SLICE_X33Y46         FDSE                                         r  MEM_DIST1/DATA_EXT_MEM_DIST_TO_EXT_MEM_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y46         FDSE (Prop_fdse_C_Q)         0.456    27.356 r  MEM_DIST1/DATA_EXT_MEM_DIST_TO_EXT_MEM_reg[0]/Q
                         net (fo=1, routed)           0.688    28.043    EXT_MEM_RW1/D[0]
    SLICE_X28Y43         FDRE                                         r  EXT_MEM_RW1/ExtMemDataToRam_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     50.000    50.000 r  
    L17                                               0.000    50.000 r  Ext_CLK_IN (IN)
                         net (fo=0)                   0.000    50.000    PLL_1/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406    51.405 r  PLL_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.567    PLL_1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    45.346 r  PLL_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    46.933    PLL_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091    47.024 r  PLL_1/inst/clkout1_buf/O
                         net (fo=8, routed)           1.865    48.888    PulseGen1/CLK
    SLICE_X36Y47         LUT3 (Prop_lut3_I2_O)        0.121    49.009 r  PulseGen1/Ext_PULSE_OUT_OBUF_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.526    49.535    Ext_PULSE_OUT_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.254    49.789 r  Ext_PULSE_OUT_OBUF_BUFG_inst/O
                         net (fo=36, routed)          1.447    51.236    EXT_MEM_RW1/Ext_PULSE_OUT_OBUF_BUFG
    SLICE_X28Y43         FDRE                                         r  EXT_MEM_RW1/ExtMemDataToRam_reg[0]/C
                         clock pessimism              0.483    51.719    
                         clock uncertainty           -0.310    51.410    
    SLICE_X28Y43         FDRE (Setup_fdre_C_D)       -0.095    51.315    EXT_MEM_RW1/ExtMemDataToRam_reg[0]
  -------------------------------------------------------------------
                         required time                         51.315    
                         arrival time                         -28.043    
  -------------------------------------------------------------------
                         slack                                 23.271    

Slack (MET) :             23.283ns  (required time - arrival time)
  Source:                 MEM_DIST1/ADDR_EXT_MEM_DIST_TO_EXT_MEM_reg[7]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0'  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            EXT_MEM_RW1/ExtMemAdrToRam_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_clk_wiz_0 rise@50.000ns - clk_out1_clk_wiz_0 fall@25.000ns)
  Data Path Delay:        1.037ns  (logic 0.419ns (40.399%)  route 0.618ns (59.601%))
  Logic Levels:           0  
  Clock Path Skew:        -0.182ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.234ns = ( 51.233 - 50.000 ) 
    Source Clock Delay      (SCD):    1.899ns = ( 26.899 - 25.000 ) 
    Clock Pessimism Removal (CPR):    0.483ns
  Clock Uncertainty:      0.310ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.615ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     25.000    25.000 f  
    L17                                               0.000    25.000 f  Ext_CLK_IN (IN)
                         net (fo=0)                   0.000    25.000    PLL_1/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476    26.476 f  PLL_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    27.709    PLL_1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    20.744 f  PLL_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    22.411    PLL_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096    22.507 f  PLL_1/inst/clkout1_buf/O
                         net (fo=8, routed)           2.040    24.547    sig_GRANDMASTER_CLK
    SLICE_X36Y46         LUT1 (Prop_lut1_I0_O)        0.124    24.671 r  sig_MEM_CLK_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.567    25.238    sig_MEM_CLK
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    25.334 r  sig_MEM_CLK_BUFG_inst/O
                         net (fo=35, routed)          1.564    26.899    MEM_DIST1/sig_MEM_CLK_BUFG
    SLICE_X33Y42         FDSE                                         r  MEM_DIST1/ADDR_EXT_MEM_DIST_TO_EXT_MEM_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y42         FDSE (Prop_fdse_C_Q)         0.419    27.318 r  MEM_DIST1/ADDR_EXT_MEM_DIST_TO_EXT_MEM_reg[7]/Q
                         net (fo=1, routed)           0.618    27.936    EXT_MEM_RW1/ExtMemAdrToRam_reg[18]_1[7]
    SLICE_X30Y42         FDRE                                         r  EXT_MEM_RW1/ExtMemAdrToRam_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     50.000    50.000 r  
    L17                                               0.000    50.000 r  Ext_CLK_IN (IN)
                         net (fo=0)                   0.000    50.000    PLL_1/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406    51.405 r  PLL_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.567    PLL_1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    45.346 r  PLL_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    46.933    PLL_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091    47.024 r  PLL_1/inst/clkout1_buf/O
                         net (fo=8, routed)           1.865    48.888    PulseGen1/CLK
    SLICE_X36Y47         LUT3 (Prop_lut3_I2_O)        0.121    49.009 r  PulseGen1/Ext_PULSE_OUT_OBUF_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.526    49.535    Ext_PULSE_OUT_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.254    49.789 r  Ext_PULSE_OUT_OBUF_BUFG_inst/O
                         net (fo=36, routed)          1.444    51.233    EXT_MEM_RW1/Ext_PULSE_OUT_OBUF_BUFG
    SLICE_X30Y42         FDRE                                         r  EXT_MEM_RW1/ExtMemAdrToRam_reg[7]/C
                         clock pessimism              0.483    51.716    
                         clock uncertainty           -0.310    51.407    
    SLICE_X30Y42         FDRE (Setup_fdre_C_D)       -0.188    51.219    EXT_MEM_RW1/ExtMemAdrToRam_reg[7]
  -------------------------------------------------------------------
                         required time                         51.219    
                         arrival time                         -27.936    
  -------------------------------------------------------------------
                         slack                                 23.283    

Slack (MET) :             23.299ns  (required time - arrival time)
  Source:                 MEM_DIST1/ADDR_EXT_MEM_DIST_TO_EXT_MEM_reg[14]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0'  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            EXT_MEM_RW1/ExtMemAdrToRam_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_clk_wiz_0 rise@50.000ns - clk_out1_clk_wiz_0 fall@25.000ns)
  Data Path Delay:        1.127ns  (logic 0.456ns (40.468%)  route 0.671ns (59.532%))
  Logic Levels:           0  
  Clock Path Skew:        -0.183ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.234ns = ( 51.233 - 50.000 ) 
    Source Clock Delay      (SCD):    1.900ns = ( 26.900 - 25.000 ) 
    Clock Pessimism Removal (CPR):    0.483ns
  Clock Uncertainty:      0.310ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.615ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     25.000    25.000 f  
    L17                                               0.000    25.000 f  Ext_CLK_IN (IN)
                         net (fo=0)                   0.000    25.000    PLL_1/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476    26.476 f  PLL_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    27.709    PLL_1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    20.744 f  PLL_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    22.411    PLL_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096    22.507 f  PLL_1/inst/clkout1_buf/O
                         net (fo=8, routed)           2.040    24.547    sig_GRANDMASTER_CLK
    SLICE_X36Y46         LUT1 (Prop_lut1_I0_O)        0.124    24.671 r  sig_MEM_CLK_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.567    25.238    sig_MEM_CLK
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    25.334 r  sig_MEM_CLK_BUFG_inst/O
                         net (fo=35, routed)          1.565    26.900    MEM_DIST1/sig_MEM_CLK_BUFG
    SLICE_X33Y45         FDSE                                         r  MEM_DIST1/ADDR_EXT_MEM_DIST_TO_EXT_MEM_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y45         FDSE (Prop_fdse_C_Q)         0.456    27.356 r  MEM_DIST1/ADDR_EXT_MEM_DIST_TO_EXT_MEM_reg[14]/Q
                         net (fo=1, routed)           0.671    28.026    EXT_MEM_RW1/ExtMemAdrToRam_reg[18]_1[14]
    SLICE_X31Y41         FDRE                                         r  EXT_MEM_RW1/ExtMemAdrToRam_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     50.000    50.000 r  
    L17                                               0.000    50.000 r  Ext_CLK_IN (IN)
                         net (fo=0)                   0.000    50.000    PLL_1/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406    51.405 r  PLL_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.567    PLL_1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    45.346 r  PLL_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    46.933    PLL_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091    47.024 r  PLL_1/inst/clkout1_buf/O
                         net (fo=8, routed)           1.865    48.888    PulseGen1/CLK
    SLICE_X36Y47         LUT3 (Prop_lut3_I2_O)        0.121    49.009 r  PulseGen1/Ext_PULSE_OUT_OBUF_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.526    49.535    Ext_PULSE_OUT_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.254    49.789 r  Ext_PULSE_OUT_OBUF_BUFG_inst/O
                         net (fo=36, routed)          1.444    51.233    EXT_MEM_RW1/Ext_PULSE_OUT_OBUF_BUFG
    SLICE_X31Y41         FDRE                                         r  EXT_MEM_RW1/ExtMemAdrToRam_reg[14]/C
                         clock pessimism              0.483    51.716    
                         clock uncertainty           -0.310    51.407    
    SLICE_X31Y41         FDRE (Setup_fdre_C_D)       -0.081    51.326    EXT_MEM_RW1/ExtMemAdrToRam_reg[14]
  -------------------------------------------------------------------
                         required time                         51.326    
                         arrival time                         -28.026    
  -------------------------------------------------------------------
                         slack                                 23.299    

Slack (MET) :             23.350ns  (required time - arrival time)
  Source:                 MEM_DIST1/DATA_EXT_MEM_DIST_TO_EXT_MEM_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0'  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            EXT_MEM_RW1/ExtMemDataToRam_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_clk_wiz_0 rise@50.000ns - clk_out1_clk_wiz_0 fall@25.000ns)
  Data Path Delay:        1.067ns  (logic 0.456ns (42.747%)  route 0.611ns (57.253%))
  Logic Levels:           0  
  Clock Path Skew:        -0.180ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.237ns = ( 51.236 - 50.000 ) 
    Source Clock Delay      (SCD):    1.900ns = ( 26.900 - 25.000 ) 
    Clock Pessimism Removal (CPR):    0.483ns
  Clock Uncertainty:      0.310ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.615ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     25.000    25.000 f  
    L17                                               0.000    25.000 f  Ext_CLK_IN (IN)
                         net (fo=0)                   0.000    25.000    PLL_1/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476    26.476 f  PLL_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    27.709    PLL_1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    20.744 f  PLL_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    22.411    PLL_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096    22.507 f  PLL_1/inst/clkout1_buf/O
                         net (fo=8, routed)           2.040    24.547    sig_GRANDMASTER_CLK
    SLICE_X36Y46         LUT1 (Prop_lut1_I0_O)        0.124    24.671 r  sig_MEM_CLK_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.567    25.238    sig_MEM_CLK
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    25.334 r  sig_MEM_CLK_BUFG_inst/O
                         net (fo=35, routed)          1.565    26.900    MEM_DIST1/sig_MEM_CLK_BUFG
    SLICE_X33Y46         FDSE                                         r  MEM_DIST1/DATA_EXT_MEM_DIST_TO_EXT_MEM_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y46         FDSE (Prop_fdse_C_Q)         0.456    27.356 r  MEM_DIST1/DATA_EXT_MEM_DIST_TO_EXT_MEM_reg[1]/Q
                         net (fo=1, routed)           0.611    27.966    EXT_MEM_RW1/D[1]
    SLICE_X28Y43         FDRE                                         r  EXT_MEM_RW1/ExtMemDataToRam_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     50.000    50.000 r  
    L17                                               0.000    50.000 r  Ext_CLK_IN (IN)
                         net (fo=0)                   0.000    50.000    PLL_1/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406    51.405 r  PLL_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.567    PLL_1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    45.346 r  PLL_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    46.933    PLL_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091    47.024 r  PLL_1/inst/clkout1_buf/O
                         net (fo=8, routed)           1.865    48.888    PulseGen1/CLK
    SLICE_X36Y47         LUT3 (Prop_lut3_I2_O)        0.121    49.009 r  PulseGen1/Ext_PULSE_OUT_OBUF_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.526    49.535    Ext_PULSE_OUT_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.254    49.789 r  Ext_PULSE_OUT_OBUF_BUFG_inst/O
                         net (fo=36, routed)          1.447    51.236    EXT_MEM_RW1/Ext_PULSE_OUT_OBUF_BUFG
    SLICE_X28Y43         FDRE                                         r  EXT_MEM_RW1/ExtMemDataToRam_reg[1]/C
                         clock pessimism              0.483    51.719    
                         clock uncertainty           -0.310    51.410    
    SLICE_X28Y43         FDRE (Setup_fdre_C_D)       -0.093    51.317    EXT_MEM_RW1/ExtMemDataToRam_reg[1]
  -------------------------------------------------------------------
                         required time                         51.317    
                         arrival time                         -27.966    
  -------------------------------------------------------------------
                         slack                                 23.350    

Slack (MET) :             23.363ns  (required time - arrival time)
  Source:                 MEM_DIST1/DATA_EXT_MEM_DIST_TO_EXT_MEM_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0'  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            EXT_MEM_RW1/ExtMemDataToRam_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_clk_wiz_0 rise@50.000ns - clk_out1_clk_wiz_0 fall@25.000ns)
  Data Path Delay:        1.054ns  (logic 0.456ns (43.264%)  route 0.598ns (56.736%))
  Logic Levels:           0  
  Clock Path Skew:        -0.180ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.237ns = ( 51.236 - 50.000 ) 
    Source Clock Delay      (SCD):    1.900ns = ( 26.900 - 25.000 ) 
    Clock Pessimism Removal (CPR):    0.483ns
  Clock Uncertainty:      0.310ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.615ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     25.000    25.000 f  
    L17                                               0.000    25.000 f  Ext_CLK_IN (IN)
                         net (fo=0)                   0.000    25.000    PLL_1/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476    26.476 f  PLL_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    27.709    PLL_1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    20.744 f  PLL_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    22.411    PLL_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096    22.507 f  PLL_1/inst/clkout1_buf/O
                         net (fo=8, routed)           2.040    24.547    sig_GRANDMASTER_CLK
    SLICE_X36Y46         LUT1 (Prop_lut1_I0_O)        0.124    24.671 r  sig_MEM_CLK_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.567    25.238    sig_MEM_CLK
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    25.334 r  sig_MEM_CLK_BUFG_inst/O
                         net (fo=35, routed)          1.565    26.900    MEM_DIST1/sig_MEM_CLK_BUFG
    SLICE_X32Y45         FDSE                                         r  MEM_DIST1/DATA_EXT_MEM_DIST_TO_EXT_MEM_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y45         FDSE (Prop_fdse_C_Q)         0.456    27.356 r  MEM_DIST1/DATA_EXT_MEM_DIST_TO_EXT_MEM_reg[2]/Q
                         net (fo=1, routed)           0.598    27.953    EXT_MEM_RW1/D[2]
    SLICE_X28Y43         FDRE                                         r  EXT_MEM_RW1/ExtMemDataToRam_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     50.000    50.000 r  
    L17                                               0.000    50.000 r  Ext_CLK_IN (IN)
                         net (fo=0)                   0.000    50.000    PLL_1/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406    51.405 r  PLL_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.567    PLL_1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    45.346 r  PLL_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    46.933    PLL_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091    47.024 r  PLL_1/inst/clkout1_buf/O
                         net (fo=8, routed)           1.865    48.888    PulseGen1/CLK
    SLICE_X36Y47         LUT3 (Prop_lut3_I2_O)        0.121    49.009 r  PulseGen1/Ext_PULSE_OUT_OBUF_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.526    49.535    Ext_PULSE_OUT_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.254    49.789 r  Ext_PULSE_OUT_OBUF_BUFG_inst/O
                         net (fo=36, routed)          1.447    51.236    EXT_MEM_RW1/Ext_PULSE_OUT_OBUF_BUFG
    SLICE_X28Y43         FDRE                                         r  EXT_MEM_RW1/ExtMemDataToRam_reg[2]/C
                         clock pessimism              0.483    51.719    
                         clock uncertainty           -0.310    51.410    
    SLICE_X28Y43         FDRE (Setup_fdre_C_D)       -0.093    51.317    EXT_MEM_RW1/ExtMemDataToRam_reg[2]
  -------------------------------------------------------------------
                         required time                         51.317    
                         arrival time                         -27.953    
  -------------------------------------------------------------------
                         slack                                 23.363    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.218ns  (arrival time - required time)
  Source:                 MEM_DIST1/FSM_onehot_s_byte_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0'  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            MEM_DIST1/FSM_onehot_s_byte_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0'  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 fall@25.000ns - clk_out1_clk_wiz_0 fall@25.000ns)
  Data Path Delay:        0.293ns  (logic 0.141ns (48.155%)  route 0.152ns (51.845%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.517ns = ( 25.516 - 25.000 ) 
    Source Clock Delay      (SCD):    0.420ns = ( 25.420 - 25.000 ) 
    Clock Pessimism Removal (CPR):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     25.000    25.000 f  
    L17                                               0.000    25.000 f  Ext_CLK_IN (IN)
                         net (fo=0)                   0.000    25.000    PLL_1/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244    25.244 f  PLL_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    25.684    PLL_1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    23.322 f  PLL_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    23.810    PLL_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    23.836 f  PLL_1/inst/clkout1_buf/O
                         net (fo=8, routed)           0.734    24.571    sig_GRANDMASTER_CLK
    SLICE_X36Y46         LUT1 (Prop_lut1_I0_O)        0.045    24.616 r  sig_MEM_CLK_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.214    24.830    sig_MEM_CLK
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    24.856 r  sig_MEM_CLK_BUFG_inst/O
                         net (fo=35, routed)          0.564    25.420    MEM_DIST1/sig_MEM_CLK_BUFG
    SLICE_X32Y47         FDRE                                         r  MEM_DIST1/FSM_onehot_s_byte_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y47         FDRE (Prop_fdre_C_Q)         0.141    25.561 r  MEM_DIST1/FSM_onehot_s_byte_reg[3]/Q
                         net (fo=4, routed)           0.152    25.712    MEM_DIST1/trig_pulse_byte2
    SLICE_X32Y47         FDRE                                         r  MEM_DIST1/FSM_onehot_s_byte_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     25.000    25.000 f  
    L17                                               0.000    25.000 f  Ext_CLK_IN (IN)
                         net (fo=0)                   0.000    25.000    PLL_1/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432    25.432 f  PLL_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    25.912    PLL_1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    22.767 f  PLL_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    23.300    PLL_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029    23.329 f  PLL_1/inst/clkout1_buf/O
                         net (fo=8, routed)           1.031    24.360    sig_GRANDMASTER_CLK
    SLICE_X36Y46         LUT1 (Prop_lut1_I0_O)        0.056    24.416 r  sig_MEM_CLK_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.238    24.655    sig_MEM_CLK
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    24.684 r  sig_MEM_CLK_BUFG_inst/O
                         net (fo=35, routed)          0.833    25.516    MEM_DIST1/sig_MEM_CLK_BUFG
    SLICE_X32Y47         FDRE                                         r  MEM_DIST1/FSM_onehot_s_byte_reg[4]/C
                         clock pessimism             -0.097    25.420    
    SLICE_X32Y47         FDRE (Hold_fdre_C_D)         0.075    25.495    MEM_DIST1/FSM_onehot_s_byte_reg[4]
  -------------------------------------------------------------------
                         required time                        -25.495    
                         arrival time                          25.712    
  -------------------------------------------------------------------
                         slack                                  0.218    

Slack (MET) :             0.234ns  (arrival time - required time)
  Source:                 EXT_MEM_RW1/FSM_onehot_s_write_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            EXT_MEM_RW1/nWE_reg/D
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.320ns  (logic 0.141ns (44.115%)  route 0.179ns (55.885%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.612ns
    Source Clock Delay      (SCD):    0.494ns
    Clock Pessimism Removal (CPR):    0.103ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  Ext_CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    PLL_1/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  PLL_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    PLL_1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  PLL_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    PLL_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  PLL_1/inst/clkout1_buf/O
                         net (fo=8, routed)           0.748    -0.416    PulseGen1/CLK
    SLICE_X36Y47         LUT3 (Prop_lut3_I2_O)        0.042    -0.374 r  PulseGen1/Ext_PULSE_OUT_OBUF_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.217    -0.157    Ext_PULSE_OUT_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.088    -0.069 r  Ext_PULSE_OUT_OBUF_BUFG_inst/O
                         net (fo=36, routed)          0.563     0.494    EXT_MEM_RW1/Ext_PULSE_OUT_OBUF_BUFG
    SLICE_X32Y43         FDRE                                         r  EXT_MEM_RW1/FSM_onehot_s_write_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y43         FDRE (Prop_fdre_C_Q)         0.141     0.635 r  EXT_MEM_RW1/FSM_onehot_s_write_reg[3]/Q
                         net (fo=3, routed)           0.179     0.813    EXT_MEM_RW1/FSM_onehot_s_write_reg_n_0_[3]
    SLICE_X31Y43         FDSE                                         r  EXT_MEM_RW1/nWE_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  Ext_CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    PLL_1/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  PLL_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    PLL_1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  PLL_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    PLL_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  PLL_1/inst/clkout1_buf/O
                         net (fo=8, routed)           1.052    -0.619    PulseGen1/CLK
    SLICE_X36Y47         LUT3 (Prop_lut3_I2_O)        0.052    -0.567 r  PulseGen1/Ext_PULSE_OUT_OBUF_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.241    -0.326    Ext_PULSE_OUT_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.107    -0.219 r  Ext_PULSE_OUT_OBUF_BUFG_inst/O
                         net (fo=36, routed)          0.832     0.612    EXT_MEM_RW1/Ext_PULSE_OUT_OBUF_BUFG
    SLICE_X31Y43         FDSE                                         r  EXT_MEM_RW1/nWE_reg/C
                         clock pessimism             -0.103     0.510    
    SLICE_X31Y43         FDSE (Hold_fdse_C_D)         0.070     0.580    EXT_MEM_RW1/nWE_reg
  -------------------------------------------------------------------
                         required time                         -0.580    
                         arrival time                           0.813    
  -------------------------------------------------------------------
                         slack                                  0.234    

Slack (MET) :             0.236ns  (arrival time - required time)
  Source:                 EXT_MEM_RW1/FSM_onehot_s_read_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            EXT_MEM_RW1/FSM_onehot_s_read_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.295ns  (logic 0.164ns (55.599%)  route 0.131ns (44.401%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.612ns
    Source Clock Delay      (SCD):    0.494ns
    Clock Pessimism Removal (CPR):    0.119ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  Ext_CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    PLL_1/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  PLL_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    PLL_1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  PLL_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    PLL_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  PLL_1/inst/clkout1_buf/O
                         net (fo=8, routed)           0.748    -0.416    PulseGen1/CLK
    SLICE_X36Y47         LUT3 (Prop_lut3_I2_O)        0.042    -0.374 r  PulseGen1/Ext_PULSE_OUT_OBUF_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.217    -0.157    Ext_PULSE_OUT_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.088    -0.069 r  Ext_PULSE_OUT_OBUF_BUFG_inst/O
                         net (fo=36, routed)          0.563     0.494    EXT_MEM_RW1/Ext_PULSE_OUT_OBUF_BUFG
    SLICE_X30Y43         FDRE                                         r  EXT_MEM_RW1/FSM_onehot_s_read_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y43         FDRE (Prop_fdre_C_Q)         0.164     0.658 r  EXT_MEM_RW1/FSM_onehot_s_read_reg[3]/Q
                         net (fo=3, routed)           0.131     0.789    EXT_MEM_RW1/FSM_onehot_s_read_reg_n_0_[3]
    SLICE_X30Y43         FDRE                                         r  EXT_MEM_RW1/FSM_onehot_s_read_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  Ext_CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    PLL_1/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  PLL_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    PLL_1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  PLL_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    PLL_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  PLL_1/inst/clkout1_buf/O
                         net (fo=8, routed)           1.052    -0.619    PulseGen1/CLK
    SLICE_X36Y47         LUT3 (Prop_lut3_I2_O)        0.052    -0.567 r  PulseGen1/Ext_PULSE_OUT_OBUF_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.241    -0.326    Ext_PULSE_OUT_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.107    -0.219 r  Ext_PULSE_OUT_OBUF_BUFG_inst/O
                         net (fo=36, routed)          0.832     0.612    EXT_MEM_RW1/Ext_PULSE_OUT_OBUF_BUFG
    SLICE_X30Y43         FDRE                                         r  EXT_MEM_RW1/FSM_onehot_s_read_reg[0]/C
                         clock pessimism             -0.119     0.494    
    SLICE_X30Y43         FDRE (Hold_fdre_C_D)         0.059     0.553    EXT_MEM_RW1/FSM_onehot_s_read_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.553    
                         arrival time                           0.789    
  -------------------------------------------------------------------
                         slack                                  0.236    

Slack (MET) :             0.243ns  (arrival time - required time)
  Source:                 MEM_DIST1/FSM_onehot_s_byte_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0'  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            MEM_DIST1/FSM_onehot_s_byte_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0'  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 fall@25.000ns - clk_out1_clk_wiz_0 fall@25.000ns)
  Data Path Delay:        0.235ns  (logic 0.128ns (54.370%)  route 0.107ns (45.630%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.517ns = ( 25.516 - 25.000 ) 
    Source Clock Delay      (SCD):    0.420ns = ( 25.420 - 25.000 ) 
    Clock Pessimism Removal (CPR):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     25.000    25.000 f  
    L17                                               0.000    25.000 f  Ext_CLK_IN (IN)
                         net (fo=0)                   0.000    25.000    PLL_1/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244    25.244 f  PLL_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    25.684    PLL_1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    23.322 f  PLL_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    23.810    PLL_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    23.836 f  PLL_1/inst/clkout1_buf/O
                         net (fo=8, routed)           0.734    24.571    sig_GRANDMASTER_CLK
    SLICE_X36Y46         LUT1 (Prop_lut1_I0_O)        0.045    24.616 r  sig_MEM_CLK_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.214    24.830    sig_MEM_CLK
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    24.856 r  sig_MEM_CLK_BUFG_inst/O
                         net (fo=35, routed)          0.564    25.420    MEM_DIST1/sig_MEM_CLK_BUFG
    SLICE_X32Y47         FDRE                                         r  MEM_DIST1/FSM_onehot_s_byte_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y47         FDRE (Prop_fdre_C_Q)         0.128    25.548 r  MEM_DIST1/FSM_onehot_s_byte_reg[4]/Q
                         net (fo=9, routed)           0.107    25.655    MEM_DIST1/highByte_EXT_MEM_TO_IV_SAVER
    SLICE_X32Y47         FDRE                                         r  MEM_DIST1/FSM_onehot_s_byte_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     25.000    25.000 f  
    L17                                               0.000    25.000 f  Ext_CLK_IN (IN)
                         net (fo=0)                   0.000    25.000    PLL_1/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432    25.432 f  PLL_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    25.912    PLL_1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    22.767 f  PLL_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    23.300    PLL_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029    23.329 f  PLL_1/inst/clkout1_buf/O
                         net (fo=8, routed)           1.031    24.360    sig_GRANDMASTER_CLK
    SLICE_X36Y46         LUT1 (Prop_lut1_I0_O)        0.056    24.416 r  sig_MEM_CLK_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.238    24.655    sig_MEM_CLK
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    24.684 r  sig_MEM_CLK_BUFG_inst/O
                         net (fo=35, routed)          0.833    25.516    MEM_DIST1/sig_MEM_CLK_BUFG
    SLICE_X32Y47         FDRE                                         r  MEM_DIST1/FSM_onehot_s_byte_reg[0]/C
                         clock pessimism             -0.097    25.420    
    SLICE_X32Y47         FDRE (Hold_fdre_C_D)        -0.008    25.412    MEM_DIST1/FSM_onehot_s_byte_reg[0]
  -------------------------------------------------------------------
                         required time                        -25.412    
                         arrival time                          25.655    
  -------------------------------------------------------------------
                         slack                                  0.243    

Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 EXT_MEM_RW1/FSM_onehot_s_write_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            EXT_MEM_RW1/FSM_onehot_s_write_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.327ns  (logic 0.141ns (43.121%)  route 0.186ns (56.879%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.612ns
    Source Clock Delay      (SCD):    0.494ns
    Clock Pessimism Removal (CPR):    0.119ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  Ext_CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    PLL_1/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  PLL_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    PLL_1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  PLL_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    PLL_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  PLL_1/inst/clkout1_buf/O
                         net (fo=8, routed)           0.748    -0.416    PulseGen1/CLK
    SLICE_X36Y47         LUT3 (Prop_lut3_I2_O)        0.042    -0.374 r  PulseGen1/Ext_PULSE_OUT_OBUF_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.217    -0.157    Ext_PULSE_OUT_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.088    -0.069 r  Ext_PULSE_OUT_OBUF_BUFG_inst/O
                         net (fo=36, routed)          0.563     0.494    EXT_MEM_RW1/Ext_PULSE_OUT_OBUF_BUFG
    SLICE_X32Y43         FDRE                                         r  EXT_MEM_RW1/FSM_onehot_s_write_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y43         FDRE (Prop_fdre_C_Q)         0.141     0.635 r  EXT_MEM_RW1/FSM_onehot_s_write_reg[0]/Q
                         net (fo=4, routed)           0.186     0.821    EXT_MEM_RW1/FSM_onehot_s_write_reg_n_0_[0]
    SLICE_X32Y43         FDRE                                         r  EXT_MEM_RW1/FSM_onehot_s_write_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  Ext_CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    PLL_1/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  PLL_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    PLL_1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  PLL_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    PLL_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  PLL_1/inst/clkout1_buf/O
                         net (fo=8, routed)           1.052    -0.619    PulseGen1/CLK
    SLICE_X36Y47         LUT3 (Prop_lut3_I2_O)        0.052    -0.567 r  PulseGen1/Ext_PULSE_OUT_OBUF_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.241    -0.326    Ext_PULSE_OUT_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.107    -0.219 r  Ext_PULSE_OUT_OBUF_BUFG_inst/O
                         net (fo=36, routed)          0.832     0.612    EXT_MEM_RW1/Ext_PULSE_OUT_OBUF_BUFG
    SLICE_X32Y43         FDRE                                         r  EXT_MEM_RW1/FSM_onehot_s_write_reg[1]/C
                         clock pessimism             -0.119     0.494    
    SLICE_X32Y43         FDRE (Hold_fdre_C_D)         0.066     0.560    EXT_MEM_RW1/FSM_onehot_s_write_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.560    
                         arrival time                           0.821    
  -------------------------------------------------------------------
                         slack                                  0.261    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 MEM_DIST1/ADDR_EXT_MEM_DIST_TO_EXT_MEM_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0'  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            MEM_DIST1/ADDR_EXT_MEM_DIST_TO_EXT_MEM_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0'  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 fall@25.000ns - clk_out1_clk_wiz_0 fall@25.000ns)
  Data Path Delay:        0.354ns  (logic 0.186ns (52.497%)  route 0.168ns (47.502%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.516ns = ( 25.515 - 25.000 ) 
    Source Clock Delay      (SCD):    0.419ns = ( 25.419 - 25.000 ) 
    Clock Pessimism Removal (CPR):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     25.000    25.000 f  
    L17                                               0.000    25.000 f  Ext_CLK_IN (IN)
                         net (fo=0)                   0.000    25.000    PLL_1/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244    25.244 f  PLL_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    25.684    PLL_1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    23.322 f  PLL_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    23.810    PLL_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    23.836 f  PLL_1/inst/clkout1_buf/O
                         net (fo=8, routed)           0.734    24.571    sig_GRANDMASTER_CLK
    SLICE_X36Y46         LUT1 (Prop_lut1_I0_O)        0.045    24.616 r  sig_MEM_CLK_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.214    24.830    sig_MEM_CLK
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    24.856 r  sig_MEM_CLK_BUFG_inst/O
                         net (fo=35, routed)          0.563    25.419    MEM_DIST1/sig_MEM_CLK_BUFG
    SLICE_X31Y44         FDRE                                         r  MEM_DIST1/ADDR_EXT_MEM_DIST_TO_EXT_MEM_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y44         FDRE (Prop_fdre_C_Q)         0.141    25.560 r  MEM_DIST1/ADDR_EXT_MEM_DIST_TO_EXT_MEM_reg[18]/Q
                         net (fo=2, routed)           0.168    25.728    MEM_DIST1/ADDR_EXT_MEM_DIST_TO_EXT_MEM_reg[18]_0[16]
    SLICE_X31Y44         LUT4 (Prop_lut4_I3_O)        0.045    25.773 r  MEM_DIST1/ADDR_EXT_MEM_DIST_TO_EXT_MEM[18]_i_1/O
                         net (fo=1, routed)           0.000    25.773    MEM_DIST1/ADDR_EXT_MEM_DIST_TO_EXT_MEM[18]_i_1_n_0
    SLICE_X31Y44         FDRE                                         r  MEM_DIST1/ADDR_EXT_MEM_DIST_TO_EXT_MEM_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     25.000    25.000 f  
    L17                                               0.000    25.000 f  Ext_CLK_IN (IN)
                         net (fo=0)                   0.000    25.000    PLL_1/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432    25.432 f  PLL_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    25.912    PLL_1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    22.767 f  PLL_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    23.300    PLL_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029    23.329 f  PLL_1/inst/clkout1_buf/O
                         net (fo=8, routed)           1.031    24.360    sig_GRANDMASTER_CLK
    SLICE_X36Y46         LUT1 (Prop_lut1_I0_O)        0.056    24.416 r  sig_MEM_CLK_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.238    24.655    sig_MEM_CLK
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    24.684 r  sig_MEM_CLK_BUFG_inst/O
                         net (fo=35, routed)          0.832    25.515    MEM_DIST1/sig_MEM_CLK_BUFG
    SLICE_X31Y44         FDRE                                         r  MEM_DIST1/ADDR_EXT_MEM_DIST_TO_EXT_MEM_reg[18]/C
                         clock pessimism             -0.097    25.419    
    SLICE_X31Y44         FDRE (Hold_fdre_C_D)         0.091    25.510    MEM_DIST1/ADDR_EXT_MEM_DIST_TO_EXT_MEM_reg[18]
  -------------------------------------------------------------------
                         required time                        -25.510    
                         arrival time                          25.773    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 MEM_DIST1/trig_pulse_byte1_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0'  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            MEM_DIST1/trig_pulse_byte1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0'  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 fall@25.000ns - clk_out1_clk_wiz_0 fall@25.000ns)
  Data Path Delay:        0.354ns  (logic 0.186ns (52.497%)  route 0.168ns (47.502%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.516ns = ( 25.515 - 25.000 ) 
    Source Clock Delay      (SCD):    0.419ns = ( 25.419 - 25.000 ) 
    Clock Pessimism Removal (CPR):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     25.000    25.000 f  
    L17                                               0.000    25.000 f  Ext_CLK_IN (IN)
                         net (fo=0)                   0.000    25.000    PLL_1/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244    25.244 f  PLL_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    25.684    PLL_1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    23.322 f  PLL_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    23.810    PLL_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    23.836 f  PLL_1/inst/clkout1_buf/O
                         net (fo=8, routed)           0.734    24.571    sig_GRANDMASTER_CLK
    SLICE_X36Y46         LUT1 (Prop_lut1_I0_O)        0.045    24.616 r  sig_MEM_CLK_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.214    24.830    sig_MEM_CLK
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    24.856 r  sig_MEM_CLK_BUFG_inst/O
                         net (fo=35, routed)          0.563    25.419    MEM_DIST1/sig_MEM_CLK_BUFG
    SLICE_X35Y47         FDRE                                         r  MEM_DIST1/trig_pulse_byte1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y47         FDRE (Prop_fdre_C_Q)         0.141    25.560 r  MEM_DIST1/trig_pulse_byte1_reg/Q
                         net (fo=2, routed)           0.168    25.728    MEM_DIST1/trig_pulse_byte1_reg_n_0
    SLICE_X35Y47         LUT6 (Prop_lut6_I5_O)        0.045    25.773 r  MEM_DIST1/trig_pulse_byte1_i_1/O
                         net (fo=1, routed)           0.000    25.773    MEM_DIST1/trig_pulse_byte1_i_1_n_0
    SLICE_X35Y47         FDRE                                         r  MEM_DIST1/trig_pulse_byte1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     25.000    25.000 f  
    L17                                               0.000    25.000 f  Ext_CLK_IN (IN)
                         net (fo=0)                   0.000    25.000    PLL_1/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432    25.432 f  PLL_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    25.912    PLL_1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    22.767 f  PLL_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    23.300    PLL_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029    23.329 f  PLL_1/inst/clkout1_buf/O
                         net (fo=8, routed)           1.031    24.360    sig_GRANDMASTER_CLK
    SLICE_X36Y46         LUT1 (Prop_lut1_I0_O)        0.056    24.416 r  sig_MEM_CLK_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.238    24.655    sig_MEM_CLK
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    24.684 r  sig_MEM_CLK_BUFG_inst/O
                         net (fo=35, routed)          0.832    25.515    MEM_DIST1/sig_MEM_CLK_BUFG
    SLICE_X35Y47         FDRE                                         r  MEM_DIST1/trig_pulse_byte1_reg/C
                         clock pessimism             -0.097    25.419    
    SLICE_X35Y47         FDRE (Hold_fdre_C_D)         0.091    25.510    MEM_DIST1/trig_pulse_byte1_reg
  -------------------------------------------------------------------
                         required time                        -25.510    
                         arrival time                          25.773    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 EXT_MEM_RW1/FSM_onehot_s_write_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            EXT_MEM_RW1/FSM_onehot_s_write_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.335ns  (logic 0.141ns (42.044%)  route 0.194ns (57.956%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.612ns
    Source Clock Delay      (SCD):    0.494ns
    Clock Pessimism Removal (CPR):    0.119ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  Ext_CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    PLL_1/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  PLL_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    PLL_1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  PLL_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    PLL_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  PLL_1/inst/clkout1_buf/O
                         net (fo=8, routed)           0.748    -0.416    PulseGen1/CLK
    SLICE_X36Y47         LUT3 (Prop_lut3_I2_O)        0.042    -0.374 r  PulseGen1/Ext_PULSE_OUT_OBUF_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.217    -0.157    Ext_PULSE_OUT_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.088    -0.069 r  Ext_PULSE_OUT_OBUF_BUFG_inst/O
                         net (fo=36, routed)          0.563     0.494    EXT_MEM_RW1/Ext_PULSE_OUT_OBUF_BUFG
    SLICE_X32Y43         FDRE                                         r  EXT_MEM_RW1/FSM_onehot_s_write_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y43         FDRE (Prop_fdre_C_Q)         0.141     0.635 r  EXT_MEM_RW1/FSM_onehot_s_write_reg[2]/Q
                         net (fo=2, routed)           0.194     0.829    EXT_MEM_RW1/FSM_onehot_s_write_reg_n_0_[2]
    SLICE_X32Y43         FDRE                                         r  EXT_MEM_RW1/FSM_onehot_s_write_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  Ext_CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    PLL_1/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  PLL_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    PLL_1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  PLL_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    PLL_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  PLL_1/inst/clkout1_buf/O
                         net (fo=8, routed)           1.052    -0.619    PulseGen1/CLK
    SLICE_X36Y47         LUT3 (Prop_lut3_I2_O)        0.052    -0.567 r  PulseGen1/Ext_PULSE_OUT_OBUF_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.241    -0.326    Ext_PULSE_OUT_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.107    -0.219 r  Ext_PULSE_OUT_OBUF_BUFG_inst/O
                         net (fo=36, routed)          0.832     0.612    EXT_MEM_RW1/Ext_PULSE_OUT_OBUF_BUFG
    SLICE_X32Y43         FDRE                                         r  EXT_MEM_RW1/FSM_onehot_s_write_reg[3]/C
                         clock pessimism             -0.119     0.494    
    SLICE_X32Y43         FDRE (Hold_fdre_C_D)         0.072     0.566    EXT_MEM_RW1/FSM_onehot_s_write_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.566    
                         arrival time                           0.829    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 MEM_DIST1/FSM_onehot_s_byte_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0'  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            MEM_DIST1/DATA_EXT_MEM_DIST_TO_EXT_MEM_reg[4]/D
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0'  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 fall@25.000ns - clk_out1_clk_wiz_0 fall@25.000ns)
  Data Path Delay:        0.374ns  (logic 0.186ns (49.695%)  route 0.188ns (50.305%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.516ns = ( 25.515 - 25.000 ) 
    Source Clock Delay      (SCD):    0.420ns = ( 25.420 - 25.000 ) 
    Clock Pessimism Removal (CPR):    0.081ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     25.000    25.000 f  
    L17                                               0.000    25.000 f  Ext_CLK_IN (IN)
                         net (fo=0)                   0.000    25.000    PLL_1/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244    25.244 f  PLL_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    25.684    PLL_1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    23.322 f  PLL_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    23.810    PLL_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    23.836 f  PLL_1/inst/clkout1_buf/O
                         net (fo=8, routed)           0.734    24.571    sig_GRANDMASTER_CLK
    SLICE_X36Y46         LUT1 (Prop_lut1_I0_O)        0.045    24.616 r  sig_MEM_CLK_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.214    24.830    sig_MEM_CLK
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    24.856 r  sig_MEM_CLK_BUFG_inst/O
                         net (fo=35, routed)          0.564    25.420    MEM_DIST1/sig_MEM_CLK_BUFG
    SLICE_X32Y47         FDRE                                         r  MEM_DIST1/FSM_onehot_s_byte_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y47         FDRE (Prop_fdre_C_Q)         0.141    25.561 r  MEM_DIST1/FSM_onehot_s_byte_reg[2]/Q
                         net (fo=31, routed)          0.188    25.749    MEM_DIST1/lowByte_EXT_MEM_TO_IV_SAVER
    SLICE_X33Y46         LUT4 (Prop_lut4_I2_O)        0.045    25.794 r  MEM_DIST1/DATA_EXT_MEM_DIST_TO_EXT_MEM[4]_i_1/O
                         net (fo=1, routed)           0.000    25.794    MEM_DIST1/DATA_EXT_MEM_DIST_TO_EXT_MEM[4]_i_1_n_0
    SLICE_X33Y46         FDSE                                         r  MEM_DIST1/DATA_EXT_MEM_DIST_TO_EXT_MEM_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     25.000    25.000 f  
    L17                                               0.000    25.000 f  Ext_CLK_IN (IN)
                         net (fo=0)                   0.000    25.000    PLL_1/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432    25.432 f  PLL_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    25.912    PLL_1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    22.767 f  PLL_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    23.300    PLL_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029    23.329 f  PLL_1/inst/clkout1_buf/O
                         net (fo=8, routed)           1.031    24.360    sig_GRANDMASTER_CLK
    SLICE_X36Y46         LUT1 (Prop_lut1_I0_O)        0.056    24.416 r  sig_MEM_CLK_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.238    24.655    sig_MEM_CLK
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    24.684 r  sig_MEM_CLK_BUFG_inst/O
                         net (fo=35, routed)          0.832    25.515    MEM_DIST1/sig_MEM_CLK_BUFG
    SLICE_X33Y46         FDSE                                         r  MEM_DIST1/DATA_EXT_MEM_DIST_TO_EXT_MEM_reg[4]/C
                         clock pessimism             -0.081    25.435    
    SLICE_X33Y46         FDSE (Hold_fdse_C_D)         0.092    25.527    MEM_DIST1/DATA_EXT_MEM_DIST_TO_EXT_MEM_reg[4]
  -------------------------------------------------------------------
                         required time                        -25.527    
                         arrival time                          25.794    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.269ns  (arrival time - required time)
  Source:                 MEM_DIST1/FSM_onehot_s_byte_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0'  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            MEM_DIST1/DATA_EXT_MEM_DIST_TO_EXT_MEM_reg[1]/D
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0'  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 fall@25.000ns - clk_out1_clk_wiz_0 fall@25.000ns)
  Data Path Delay:        0.375ns  (logic 0.186ns (49.563%)  route 0.189ns (50.437%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.516ns = ( 25.515 - 25.000 ) 
    Source Clock Delay      (SCD):    0.420ns = ( 25.420 - 25.000 ) 
    Clock Pessimism Removal (CPR):    0.081ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     25.000    25.000 f  
    L17                                               0.000    25.000 f  Ext_CLK_IN (IN)
                         net (fo=0)                   0.000    25.000    PLL_1/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244    25.244 f  PLL_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    25.684    PLL_1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    23.322 f  PLL_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    23.810    PLL_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    23.836 f  PLL_1/inst/clkout1_buf/O
                         net (fo=8, routed)           0.734    24.571    sig_GRANDMASTER_CLK
    SLICE_X36Y46         LUT1 (Prop_lut1_I0_O)        0.045    24.616 r  sig_MEM_CLK_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.214    24.830    sig_MEM_CLK
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    24.856 r  sig_MEM_CLK_BUFG_inst/O
                         net (fo=35, routed)          0.564    25.420    MEM_DIST1/sig_MEM_CLK_BUFG
    SLICE_X32Y47         FDRE                                         r  MEM_DIST1/FSM_onehot_s_byte_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y47         FDRE (Prop_fdre_C_Q)         0.141    25.561 r  MEM_DIST1/FSM_onehot_s_byte_reg[2]/Q
                         net (fo=31, routed)          0.189    25.750    MEM_DIST1/lowByte_EXT_MEM_TO_IV_SAVER
    SLICE_X33Y46         LUT4 (Prop_lut4_I2_O)        0.045    25.795 r  MEM_DIST1/DATA_EXT_MEM_DIST_TO_EXT_MEM[1]_i_1/O
                         net (fo=1, routed)           0.000    25.795    MEM_DIST1/DATA_EXT_MEM_DIST_TO_EXT_MEM[1]_i_1_n_0
    SLICE_X33Y46         FDSE                                         r  MEM_DIST1/DATA_EXT_MEM_DIST_TO_EXT_MEM_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     25.000    25.000 f  
    L17                                               0.000    25.000 f  Ext_CLK_IN (IN)
                         net (fo=0)                   0.000    25.000    PLL_1/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432    25.432 f  PLL_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    25.912    PLL_1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    22.767 f  PLL_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    23.300    PLL_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029    23.329 f  PLL_1/inst/clkout1_buf/O
                         net (fo=8, routed)           1.031    24.360    sig_GRANDMASTER_CLK
    SLICE_X36Y46         LUT1 (Prop_lut1_I0_O)        0.056    24.416 r  sig_MEM_CLK_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.238    24.655    sig_MEM_CLK
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    24.684 r  sig_MEM_CLK_BUFG_inst/O
                         net (fo=35, routed)          0.832    25.515    MEM_DIST1/sig_MEM_CLK_BUFG
    SLICE_X33Y46         FDSE                                         r  MEM_DIST1/DATA_EXT_MEM_DIST_TO_EXT_MEM_reg[1]/C
                         clock pessimism             -0.081    25.435    
    SLICE_X33Y46         FDSE (Hold_fdse_C_D)         0.091    25.526    MEM_DIST1/DATA_EXT_MEM_DIST_TO_EXT_MEM_reg[1]
  -------------------------------------------------------------------
                         required time                        -25.526    
                         arrival time                          25.795    
  -------------------------------------------------------------------
                         slack                                  0.269    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0
Waveform(ns):       { 0.000 25.000 }
Period(ns):         50.000
Sources:            { PLL_1/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         50.000      47.845     BUFGCTRL_X0Y0    Ext_PULSE_OUT_OBUF_BUFG_inst/I
Min Period        n/a     BUFG/I              n/a            2.155         50.000      47.845     BUFGCTRL_X0Y3    sig_MEM_CLK_BUFG_inst/I
Min Period        n/a     BUFG/I              n/a            2.155         50.000      47.845     BUFGCTRL_X0Y5    PLL_1/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         50.000      48.751     MMCME2_ADV_X0Y0  PLL_1/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         50.000      49.000     SLICE_X30Y41     EXT_MEM_RW1/ExtMemAdrToRam_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         50.000      49.000     SLICE_X30Y41     EXT_MEM_RW1/ExtMemAdrToRam_reg[10]/C
Min Period        n/a     FDRE/C              n/a            1.000         50.000      49.000     SLICE_X30Y41     EXT_MEM_RW1/ExtMemAdrToRam_reg[11]/C
Min Period        n/a     FDRE/C              n/a            1.000         50.000      49.000     SLICE_X30Y41     EXT_MEM_RW1/ExtMemAdrToRam_reg[12]/C
Min Period        n/a     FDRE/C              n/a            1.000         50.000      49.000     SLICE_X31Y41     EXT_MEM_RW1/ExtMemAdrToRam_reg[13]/C
Min Period        n/a     FDRE/C              n/a            1.000         50.000      49.000     SLICE_X31Y41     EXT_MEM_RW1/ExtMemAdrToRam_reg[14]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       50.000      163.360    MMCME2_ADV_X0Y0  PLL_1/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X30Y41     EXT_MEM_RW1/ExtMemAdrToRam_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X30Y41     EXT_MEM_RW1/ExtMemAdrToRam_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X30Y41     EXT_MEM_RW1/ExtMemAdrToRam_reg[10]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X30Y41     EXT_MEM_RW1/ExtMemAdrToRam_reg[10]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X30Y41     EXT_MEM_RW1/ExtMemAdrToRam_reg[11]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X30Y41     EXT_MEM_RW1/ExtMemAdrToRam_reg[11]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X30Y41     EXT_MEM_RW1/ExtMemAdrToRam_reg[12]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X30Y41     EXT_MEM_RW1/ExtMemAdrToRam_reg[12]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X31Y41     EXT_MEM_RW1/ExtMemAdrToRam_reg[13]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X31Y41     EXT_MEM_RW1/ExtMemAdrToRam_reg[13]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X30Y41     EXT_MEM_RW1/ExtMemAdrToRam_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X30Y41     EXT_MEM_RW1/ExtMemAdrToRam_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X30Y41     EXT_MEM_RW1/ExtMemAdrToRam_reg[10]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X30Y41     EXT_MEM_RW1/ExtMemAdrToRam_reg[10]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X30Y41     EXT_MEM_RW1/ExtMemAdrToRam_reg[11]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X30Y41     EXT_MEM_RW1/ExtMemAdrToRam_reg[11]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X30Y41     EXT_MEM_RW1/ExtMemAdrToRam_reg[12]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X30Y41     EXT_MEM_RW1/ExtMemAdrToRam_reg[12]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X31Y41     EXT_MEM_RW1/ExtMemAdrToRam_reg[13]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X31Y41     EXT_MEM_RW1/ExtMemAdrToRam_reg[13]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       16.667ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 41.667 }
Period(ns):         83.333
Sources:            { PLL_1/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         83.333      81.178     BUFGCTRL_X0Y6    PLL_1/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         83.333      82.084     MMCME2_ADV_X0Y0  PLL_1/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         83.333      82.084     MMCME2_ADV_X0Y0  PLL_1/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       83.333      16.667     MMCME2_ADV_X0Y0  PLL_1/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       83.333      130.027    MMCME2_ADV_X0Y0  PLL_1/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       22.483ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack       25.386ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             22.483ns  (required time - arrival time)
  Source:                 PulseGen1/active_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            PulseGen1/stop_reg/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_clk_wiz_0 fall@25.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.780ns  (logic 0.580ns (32.581%)  route 1.200ns (67.419%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.530ns = ( 23.470 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.927ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.310ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.615ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  Ext_CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    PLL_1/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  PLL_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    PLL_1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  PLL_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    PLL_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  PLL_1/inst/clkout1_buf/O
                         net (fo=8, routed)           1.566    -0.927    PulseGen1/CLK
    SLICE_X37Y47         FDRE                                         r  PulseGen1/active_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y47         FDRE (Prop_fdre_C_Q)         0.456    -0.471 r  PulseGen1/active_reg/Q
                         net (fo=7, routed)           0.704     0.233    PulseGen1/active
    SLICE_X36Y47         LUT1 (Prop_lut1_I0_O)        0.124     0.357 f  PulseGen1/stop_i_1/O
                         net (fo=1, routed)           0.496     0.853    PulseGen1/stop_i_1_n_0
    SLICE_X36Y48         FDCE                                         f  PulseGen1/stop_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     25.000    25.000 f  
    L17                                               0.000    25.000 f  Ext_CLK_IN (IN)
                         net (fo=0)                   0.000    25.000    PLL_1/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406    26.405 f  PLL_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.567    PLL_1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    20.346 f  PLL_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    21.933    PLL_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091    22.024 f  PLL_1/inst/clkout1_buf/O
                         net (fo=8, routed)           1.446    23.470    PulseGen1/CLK
    SLICE_X36Y48         FDCE                                         r  PulseGen1/stop_reg/C  (IS_INVERTED)
                         clock pessimism              0.578    24.048    
                         clock uncertainty           -0.310    23.738    
    SLICE_X36Y48         FDCE (Recov_fdce_C_CLR)     -0.402    23.336    PulseGen1/stop_reg
  -------------------------------------------------------------------
                         required time                         23.336    
                         arrival time                          -0.853    
  -------------------------------------------------------------------
                         slack                                 22.483    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             25.386ns  (arrival time - required time)
  Source:                 PulseGen1/active_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            PulseGen1/stop_reg/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            -25.000ns  (clk_out1_clk_wiz_0 fall@25.000ns - clk_out1_clk_wiz_0 rise@50.000ns)
  Data Path Delay:        0.627ns  (logic 0.186ns (29.656%)  route 0.441ns (70.344%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.838ns = ( 24.162 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.600ns = ( 49.400 - 50.000 ) 
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.310ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.615ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     50.000    50.000 r  
    L17                                               0.000    50.000 r  Ext_CLK_IN (IN)
                         net (fo=0)                   0.000    50.000    PLL_1/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244    50.244 r  PLL_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    50.684    PLL_1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    48.321 r  PLL_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    48.810    PLL_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    48.836 r  PLL_1/inst/clkout1_buf/O
                         net (fo=8, routed)           0.564    49.400    PulseGen1/CLK
    SLICE_X37Y47         FDRE                                         r  PulseGen1/active_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y47         FDRE (Prop_fdre_C_Q)         0.141    49.541 r  PulseGen1/active_reg/Q
                         net (fo=7, routed)           0.260    49.801    PulseGen1/active
    SLICE_X36Y47         LUT1 (Prop_lut1_I0_O)        0.045    49.846 f  PulseGen1/stop_i_1/O
                         net (fo=1, routed)           0.181    50.027    PulseGen1/stop_i_1_n_0
    SLICE_X36Y48         FDCE                                         f  PulseGen1/stop_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     25.000    25.000 f  
    L17                                               0.000    25.000 f  Ext_CLK_IN (IN)
                         net (fo=0)                   0.000    25.000    PLL_1/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432    25.432 f  PLL_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    25.912    PLL_1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    22.767 f  PLL_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    23.300    PLL_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029    23.329 f  PLL_1/inst/clkout1_buf/O
                         net (fo=8, routed)           0.833    24.162    PulseGen1/CLK
    SLICE_X36Y48         FDCE                                         r  PulseGen1/stop_reg/C  (IS_INVERTED)
                         clock pessimism              0.254    24.416    
                         clock uncertainty            0.310    24.726    
    SLICE_X36Y48         FDCE (Remov_fdce_C_CLR)     -0.085    24.641    PulseGen1/stop_reg
  -------------------------------------------------------------------
                         required time                        -24.641    
                         arrival time                          50.027    
  -------------------------------------------------------------------
                         slack                                 25.386    





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay           369 Endpoints
Min Delay           369 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 Ext_DnB
                            (input port)
  Destination:            Ext_Mem_IO_ext[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.773ns  (logic 4.985ns (56.829%)  route 3.787ns (43.171%))
  Logic Levels:           2  (IBUF=1 OBUFT=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K18                                               0.000     0.000 f  Ext_DnB (IN)
                         net (fo=0)                   0.000     0.000    Ext_DnB
    K18                  IBUF (Prop_ibuf_I_O)         1.464     1.464 f  Ext_DnB_IBUF_inst/O
                         net (fo=56, routed)          3.787     5.251    gen_io_port_extRam[7].IOBUF_inst/T
    U14                  OBUFT (TriStatE_obuft_T_O)
                                                      3.521     8.773 r  gen_io_port_extRam[7].IOBUF_inst/OBUFT/O
                         net (fo=1, unset)            0.000     8.773    Ext_Mem_IO_ext[7]
    U14                                                               r  Ext_Mem_IO_ext[7] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Ext_DnB
                            (input port)
  Destination:            Ext_Mem_IO_ext[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.627ns  (logic 4.980ns (57.724%)  route 3.647ns (42.276%))
  Logic Levels:           2  (IBUF=1 OBUFT=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K18                                               0.000     0.000 f  Ext_DnB (IN)
                         net (fo=0)                   0.000     0.000    Ext_DnB
    K18                  IBUF (Prop_ibuf_I_O)         1.464     1.464 f  Ext_DnB_IBUF_inst/O
                         net (fo=56, routed)          3.647     5.111    gen_io_port_extRam[6].IOBUF_inst/T
    V14                  OBUFT (TriStatE_obuft_T_O)
                                                      3.516     8.627 r  gen_io_port_extRam[6].IOBUF_inst/OBUFT/O
                         net (fo=1, unset)            0.000     8.627    Ext_Mem_IO_ext[6]
    V14                                                               r  Ext_Mem_IO_ext[6] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Ext_DnB
                            (input port)
  Destination:            Ext_Mem_IO_ext[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.481ns  (logic 4.983ns (58.761%)  route 3.497ns (41.239%))
  Logic Levels:           2  (IBUF=1 OBUFT=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K18                                               0.000     0.000 f  Ext_DnB (IN)
                         net (fo=0)                   0.000     0.000    Ext_DnB
    K18                  IBUF (Prop_ibuf_I_O)         1.464     1.464 f  Ext_DnB_IBUF_inst/O
                         net (fo=56, routed)          3.497     4.961    gen_io_port_extRam[5].IOBUF_inst/T
    V13                  OBUFT (TriStatE_obuft_T_O)
                                                      3.519     8.481 r  gen_io_port_extRam[5].IOBUF_inst/OBUFT/O
                         net (fo=1, unset)            0.000     8.481    Ext_Mem_IO_ext[5]
    V13                                                               r  Ext_Mem_IO_ext[5] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Ext_DnB
                            (input port)
  Destination:            Ext_Mem_IO_ext[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.332ns  (logic 4.984ns (59.822%)  route 3.347ns (40.178%))
  Logic Levels:           2  (IBUF=1 OBUFT=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K18                                               0.000     0.000 f  Ext_DnB (IN)
                         net (fo=0)                   0.000     0.000    Ext_DnB
    K18                  IBUF (Prop_ibuf_I_O)         1.464     1.464 f  Ext_DnB_IBUF_inst/O
                         net (fo=56, routed)          3.347     4.811    gen_io_port_extRam[4].IOBUF_inst/T
    U16                  OBUFT (TriStatE_obuft_T_O)
                                                      3.520     8.332 r  gen_io_port_extRam[4].IOBUF_inst/OBUFT/O
                         net (fo=1, unset)            0.000     8.332    Ext_Mem_IO_ext[4]
    U16                                                               r  Ext_Mem_IO_ext[4] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 EXT_COMM_IO_IOBUF[0]_inst_i_2/G
                            (positive level-sensitive latch)
  Destination:            EXT_COMM_IO[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.252ns  (logic 4.230ns (51.260%)  route 4.022ns (48.740%))
  Logic Levels:           3  (LDCE=1 LUT1=1 OBUFT=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y46         LDCE                         0.000     0.000 r  EXT_COMM_IO_IOBUF[0]_inst_i_2/G
    SLICE_X40Y46         LDCE (EnToQ_ldce_G_Q)        0.559     0.559 r  EXT_COMM_IO_IOBUF[0]_inst_i_2/Q
                         net (fo=1, routed)           0.795     1.354    EXT_COMM_IO_IOBUF[0]_inst_i_2_n_0
    SLICE_X40Y43         LUT1 (Prop_lut1_I0_O)        0.124     1.478 f  EXT_COMM_IO_IOBUF[0]_inst_i_1/O
                         net (fo=1, routed)           3.227     4.705    EXT_COMM_IO_IOBUF[0]_inst/T
    U7                   OBUFT (TriStatE_obuft_T_O)
                                                      3.547     8.252 r  EXT_COMM_IO_IOBUF[0]_inst/OBUFT/O
                         net (fo=1, unset)            0.000     8.252    EXT_COMM_IO[0]
    U7                                                                r  EXT_COMM_IO[0] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 EXT_COMM_IO_IOBUF[6]_inst_i_2/G
                            (positive level-sensitive latch)
  Destination:            EXT_COMM_IO[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.235ns  (logic 4.269ns (51.833%)  route 3.967ns (48.167%))
  Logic Levels:           3  (LDCE=1 LUT1=1 OBUFT=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y43         LDCE                         0.000     0.000 r  EXT_COMM_IO_IOBUF[6]_inst_i_2/G
    SLICE_X38Y43         LDCE (EnToQ_ldce_G_Q)        0.625     0.625 r  EXT_COMM_IO_IOBUF[6]_inst_i_2/Q
                         net (fo=1, routed)           0.646     1.271    EXT_COMM_IO_IOBUF[6]_inst_i_2_n_0
    SLICE_X40Y43         LUT1 (Prop_lut1_I0_O)        0.124     1.395 f  EXT_COMM_IO_IOBUF[6]_inst_i_1/O
                         net (fo=1, routed)           3.321     4.716    EXT_COMM_IO_IOBUF[6]_inst/T
    V5                   OBUFT (TriStatE_obuft_T_O)
                                                      3.520     8.235 r  EXT_COMM_IO_IOBUF[6]_inst/OBUFT/O
                         net (fo=1, unset)            0.000     8.235    EXT_COMM_IO[6]
    V5                                                                r  EXT_COMM_IO[6] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Ext_DnB
                            (input port)
  Destination:            Ext_Mem_IO_ext[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.191ns  (logic 4.994ns (60.964%)  route 3.198ns (39.036%))
  Logic Levels:           2  (IBUF=1 OBUFT=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K18                                               0.000     0.000 f  Ext_DnB (IN)
                         net (fo=0)                   0.000     0.000    Ext_DnB
    K18                  IBUF (Prop_ibuf_I_O)         1.464     1.464 f  Ext_DnB_IBUF_inst/O
                         net (fo=56, routed)          3.198     4.662    gen_io_port_extRam[3].IOBUF_inst/T
    U15                  OBUFT (TriStatE_obuft_T_O)
                                                      3.530     8.191 r  gen_io_port_extRam[3].IOBUF_inst/OBUFT/O
                         net (fo=1, unset)            0.000     8.191    Ext_Mem_IO_ext[3]
    U15                                                               r  Ext_Mem_IO_ext[3] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 EXT_COMM_IO_IOBUF[2]_inst_i_2/G
                            (positive level-sensitive latch)
  Destination:            EXT_COMM_IO[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.062ns  (logic 4.293ns (53.254%)  route 3.769ns (46.746%))
  Logic Levels:           3  (LDCE=1 LUT1=1 OBUFT=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y41         LDCE                         0.000     0.000 r  EXT_COMM_IO_IOBUF[2]_inst_i_2/G
    SLICE_X38Y41         LDCE (EnToQ_ldce_G_Q)        0.625     0.625 r  EXT_COMM_IO_IOBUF[2]_inst_i_2/Q
                         net (fo=1, routed)           0.654     1.279    EXT_COMM_IO_IOBUF[2]_inst_i_2_n_0
    SLICE_X40Y41         LUT1 (Prop_lut1_I0_O)        0.124     1.403 f  EXT_COMM_IO_IOBUF[2]_inst_i_1/O
                         net (fo=1, routed)           3.115     4.518    EXT_COMM_IO_IOBUF[2]_inst/T
    W6                   OBUFT (TriStatE_obuft_T_O)
                                                      3.544     8.062 r  EXT_COMM_IO_IOBUF[2]_inst/OBUFT/O
                         net (fo=1, unset)            0.000     8.062    EXT_COMM_IO[2]
    W6                                                                r  EXT_COMM_IO[2] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 EXT_COMM_IO_IOBUF[4]_inst_i_2/G
                            (positive level-sensitive latch)
  Destination:            EXT_COMM_IO[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.048ns  (logic 4.284ns (53.233%)  route 3.764ns (46.767%))
  Logic Levels:           3  (LDCE=1 LUT1=1 OBUFT=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y41         LDCE                         0.000     0.000 r  EXT_COMM_IO_IOBUF[4]_inst_i_2/G
    SLICE_X38Y41         LDCE (EnToQ_ldce_G_Q)        0.625     0.625 r  EXT_COMM_IO_IOBUF[4]_inst_i_2/Q
                         net (fo=1, routed)           0.585     1.210    EXT_COMM_IO_IOBUF[4]_inst_i_2_n_0
    SLICE_X40Y41         LUT1 (Prop_lut1_I0_O)        0.124     1.334 f  EXT_COMM_IO_IOBUF[4]_inst_i_1/O
                         net (fo=1, routed)           3.179     4.513    EXT_COMM_IO_IOBUF[4]_inst/T
    U5                   OBUFT (TriStatE_obuft_T_O)
                                                      3.535     8.048 r  EXT_COMM_IO_IOBUF[4]_inst/OBUFT/O
                         net (fo=1, unset)            0.000     8.048    EXT_COMM_IO[4]
    U5                                                                r  EXT_COMM_IO[4] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Ext_DnB
                            (input port)
  Destination:            Ext_Mem_IO_ext[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.031ns  (logic 4.984ns (62.054%)  route 3.048ns (37.946%))
  Logic Levels:           2  (IBUF=1 OBUFT=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K18                                               0.000     0.000 f  Ext_DnB (IN)
                         net (fo=0)                   0.000     0.000    Ext_DnB
    K18                  IBUF (Prop_ibuf_I_O)         1.464     1.464 f  Ext_DnB_IBUF_inst/O
                         net (fo=56, routed)          3.048     4.512    gen_io_port_extRam[2].IOBUF_inst/T
    W14                  OBUFT (TriStatE_obuft_T_O)
                                                      3.520     8.031 r  gen_io_port_extRam[2].IOBUF_inst/OBUFT/O
                         net (fo=1, unset)            0.000     8.031    Ext_Mem_IO_ext[2]
    W14                                                               r  Ext_Mem_IO_ext[2] (INOUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 RAM/sig_CLK_IV_SAVER_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            RAM/sig_CLK_IV_SAVER_reg__0/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.277ns  (logic 0.186ns (67.123%)  route 0.091ns (32.877%))
  Logic Levels:           2  (FDRE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y46         FDRE                         0.000     0.000 r  RAM/sig_CLK_IV_SAVER_reg/C
    SLICE_X39Y46         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  RAM/sig_CLK_IV_SAVER_reg/Q
                         net (fo=1, routed)           0.091     0.232    RAM/sig_CLK_IV_SAVER_reg__1
    SLICE_X38Y46         LUT3 (Prop_lut3_I2_O)        0.045     0.277 r  RAM/sig_CLK_IV_SAVER__0_i_1/O
                         net (fo=1, routed)           0.000     0.277    RAM/sig_CLK_IV_SAVER__0_i_1_n_0
    SLICE_X38Y46         FDRE                                         r  RAM/sig_CLK_IV_SAVER_reg__0/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 IV_SAVER1/sample_count_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            MEM_DIST1/ADDR_EXT_MEM_DIST_TO_EXT_MEM_HIGHBYTE_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.289ns  (logic 0.191ns (66.042%)  route 0.098ns (33.958%))
  Logic Levels:           2  (FDCE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y42         FDCE                         0.000     0.000 r  IV_SAVER1/sample_count_reg[0]/C
    SLICE_X35Y42         FDCE (Prop_fdce_C_Q)         0.146     0.146 r  IV_SAVER1/sample_count_reg[0]/Q
                         net (fo=2, routed)           0.098     0.244    RAM/sample_count_reg[0]
    SLICE_X34Y42         LUT3 (Prop_lut3_I2_O)        0.045     0.289 r  RAM/ADDR_EXT_MEM_DIST_TO_EXT_MEM_HIGHBYTE[0]_i_1/O
                         net (fo=1, routed)           0.000     0.289    MEM_DIST1/ADDR_TO_MEM_DIST_OUT[0]
    SLICE_X34Y42         FDRE                                         r  MEM_DIST1/ADDR_EXT_MEM_DIST_TO_EXT_MEM_HIGHBYTE_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 gen_comm_port[1].commport/TORAM_reg/G
                            (positive level-sensitive latch)
  Destination:            RAM/ADDRESS_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.335ns  (logic 0.163ns (48.599%)  route 0.172ns (51.401%))
  Logic Levels:           1  (LDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y41         LDCE                         0.000     0.000 r  gen_comm_port[1].commport/TORAM_reg/G
    SLICE_X40Y41         LDCE (EnToQ_ldce_G_Q)        0.163     0.163 r  gen_comm_port[1].commport/TORAM_reg/Q
                         net (fo=3, routed)           0.172     0.335    RAM/D[1]
    SLICE_X36Y43         FDRE                                         r  RAM/ADDRESS_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 IV_SAVER1/sample_count_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            MEM_DIST1/ADDR_EXT_MEM_DIST_TO_EXT_MEM_HIGHBYTE_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.343ns  (logic 0.192ns (55.976%)  route 0.151ns (44.024%))
  Logic Levels:           2  (FDCE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y42         FDCE                         0.000     0.000 r  IV_SAVER1/sample_count_reg[1]/C
    SLICE_X35Y42         FDCE (Prop_fdce_C_Q)         0.146     0.146 r  IV_SAVER1/sample_count_reg[1]/Q
                         net (fo=2, routed)           0.151     0.297    RAM/sample_count_reg[1]
    SLICE_X34Y42         LUT3 (Prop_lut3_I2_O)        0.046     0.343 r  RAM/ADDR_EXT_MEM_DIST_TO_EXT_MEM_HIGHBYTE[1]_i_1/O
                         net (fo=1, routed)           0.000     0.343    MEM_DIST1/ADDR_TO_MEM_DIST_OUT[1]
    SLICE_X34Y42         FDRE                                         r  MEM_DIST1/ADDR_EXT_MEM_DIST_TO_EXT_MEM_HIGHBYTE_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 gen_comm_port[6].commport/TORAM_reg/G
                            (positive level-sensitive latch)
  Destination:            RAM/ADDRESS_reg[6]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.347ns  (logic 0.163ns (46.990%)  route 0.184ns (53.010%))
  Logic Levels:           1  (LDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y41         LDCE                         0.000     0.000 r  gen_comm_port[6].commport/TORAM_reg/G
    SLICE_X39Y41         LDCE (EnToQ_ldce_G_Q)        0.163     0.163 r  gen_comm_port[6].commport/TORAM_reg/Q
                         net (fo=3, routed)           0.184     0.347    RAM/D[6]
    SLICE_X36Y43         FDRE                                         r  RAM/ADDRESS_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 IV_SAVER1/sample_count_reg[12]/C
                            (rising edge-triggered cell FDCE)
  Destination:            MEM_DIST1/ADDR_EXT_MEM_DIST_TO_EXT_MEM_HIGHBYTE_reg[12]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.348ns  (logic 0.191ns (54.956%)  route 0.157ns (45.044%))
  Logic Levels:           2  (FDCE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y45         FDCE                         0.000     0.000 r  IV_SAVER1/sample_count_reg[12]/C
    SLICE_X35Y45         FDCE (Prop_fdce_C_Q)         0.146     0.146 r  IV_SAVER1/sample_count_reg[12]/Q
                         net (fo=2, routed)           0.157     0.303    RAM/sample_count_reg[12]
    SLICE_X31Y45         LUT3 (Prop_lut3_I2_O)        0.045     0.348 r  RAM/ADDR_EXT_MEM_DIST_TO_EXT_MEM_HIGHBYTE[12]_i_1/O
                         net (fo=1, routed)           0.000     0.348    MEM_DIST1/ADDR_TO_MEM_DIST_OUT[12]
    SLICE_X31Y45         FDRE                                         r  MEM_DIST1/ADDR_EXT_MEM_DIST_TO_EXT_MEM_HIGHBYTE_reg[12]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 IV_SAVER1/sample_count_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            MEM_DIST1/ADDR_EXT_MEM_DIST_TO_EXT_MEM_HIGHBYTE_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.349ns  (logic 0.191ns (54.720%)  route 0.158ns (45.280%))
  Logic Levels:           2  (FDCE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y42         FDCE                         0.000     0.000 r  IV_SAVER1/sample_count_reg[2]/C
    SLICE_X35Y42         FDCE (Prop_fdce_C_Q)         0.146     0.146 r  IV_SAVER1/sample_count_reg[2]/Q
                         net (fo=2, routed)           0.158     0.304    RAM/sample_count_reg[2]
    SLICE_X34Y42         LUT3 (Prop_lut3_I2_O)        0.045     0.349 r  RAM/ADDR_EXT_MEM_DIST_TO_EXT_MEM_HIGHBYTE[2]_i_1/O
                         net (fo=1, routed)           0.000     0.349    MEM_DIST1/ADDR_TO_MEM_DIST_OUT[2]
    SLICE_X34Y42         FDRE                                         r  MEM_DIST1/ADDR_EXT_MEM_DIST_TO_EXT_MEM_HIGHBYTE_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 gen_comm_port[4].commport/TORAM_reg/G
                            (positive level-sensitive latch)
  Destination:            RAM/ADDRESS_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.349ns  (logic 0.163ns (46.669%)  route 0.186ns (53.331%))
  Logic Levels:           1  (LDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y43         LDCE                         0.000     0.000 r  gen_comm_port[4].commport/TORAM_reg/G
    SLICE_X40Y43         LDCE (EnToQ_ldce_G_Q)        0.163     0.163 r  gen_comm_port[4].commport/TORAM_reg/Q
                         net (fo=3, routed)           0.186     0.349    RAM/D[4]
    SLICE_X39Y43         FDRE                                         r  RAM/ADDRESS_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 gen_comm_port[14].commport/TORAM_reg/G
                            (positive level-sensitive latch)
  Destination:            RAM/ADDRESS_reg[14]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.350ns  (logic 0.163ns (46.536%)  route 0.187ns (53.464%))
  Logic Levels:           1  (LDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y43         LDCE                         0.000     0.000 r  gen_comm_port[14].commport/TORAM_reg/G
    SLICE_X40Y43         LDCE (EnToQ_ldce_G_Q)        0.163     0.163 r  gen_comm_port[14].commport/TORAM_reg/Q
                         net (fo=3, routed)           0.187     0.350    RAM/D[14]
    SLICE_X39Y45         FDRE                                         r  RAM/ADDRESS_reg[14]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 gen_comm_port[5].commport/TORAM_reg/G
                            (positive level-sensitive latch)
  Destination:            RAM/RAM_reg_0_15_0_0__9/SP/I
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.355ns  (logic 0.163ns (45.879%)  route 0.192ns (54.121%))
  Logic Levels:           1  (LDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y41         LDCE                         0.000     0.000 r  gen_comm_port[5].commport/TORAM_reg/G
    SLICE_X40Y41         LDCE (EnToQ_ldce_G_Q)        0.163     0.163 r  gen_comm_port[5].commport/TORAM_reg/Q
                         net (fo=3, routed)           0.192     0.355    RAM/RAM_reg_0_15_0_0__9/D
    SLICE_X38Y44         RAMS32                                       r  RAM/RAM_reg_0_15_0_0__9/SP/I
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_out1_clk_wiz_0
  To Clock:  

Max Delay            50 Endpoints
Min Delay            50 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 MEM_DIST1/STATE_OUT_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0'  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            Ext_STATE_OUT[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.836ns  (logic 3.967ns (58.027%)  route 2.869ns (41.973%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.983ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.615ns
    Phase Error              (PE):    0.674ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     25.000    25.000 f  
    L17                                               0.000    25.000 f  Ext_CLK_IN (IN)
                         net (fo=0)                   0.000    25.000    PLL_1/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476    26.476 f  PLL_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    27.709    PLL_1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    20.744 f  PLL_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    22.411    PLL_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096    22.507 f  PLL_1/inst/clkout1_buf/O
                         net (fo=8, routed)           2.040    24.547    sig_GRANDMASTER_CLK
    SLICE_X36Y46         LUT1 (Prop_lut1_I0_O)        0.124    24.671 r  sig_MEM_CLK_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.567    25.238    sig_MEM_CLK
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    25.334 r  sig_MEM_CLK_BUFG_inst/O
                         net (fo=35, routed)          1.565    26.900    MEM_DIST1/sig_MEM_CLK_BUFG
    SLICE_X32Y46         FDRE                                         r  MEM_DIST1/STATE_OUT_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y46         FDRE (Prop_fdre_C_Q)         0.456    27.356 r  MEM_DIST1/STATE_OUT_reg[0]/Q
                         net (fo=1, routed)           2.869    30.225    Ext_STATE_OUT_OBUF[0]
    R2                   OBUF (Prop_obuf_I_O)         3.511    33.736 r  Ext_STATE_OUT_OBUF[0]_inst/O
                         net (fo=0)                   0.000    33.736    Ext_STATE_OUT[0]
    R2                                                                r  Ext_STATE_OUT[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 MEM_DIST1/STATE_OUT_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0'  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            Ext_STATE_OUT[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.835ns  (logic 3.975ns (58.152%)  route 2.860ns (41.848%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.983ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.615ns
    Phase Error              (PE):    0.674ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     25.000    25.000 f  
    L17                                               0.000    25.000 f  Ext_CLK_IN (IN)
                         net (fo=0)                   0.000    25.000    PLL_1/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476    26.476 f  PLL_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    27.709    PLL_1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    20.744 f  PLL_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    22.411    PLL_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096    22.507 f  PLL_1/inst/clkout1_buf/O
                         net (fo=8, routed)           2.040    24.547    sig_GRANDMASTER_CLK
    SLICE_X36Y46         LUT1 (Prop_lut1_I0_O)        0.124    24.671 r  sig_MEM_CLK_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.567    25.238    sig_MEM_CLK
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    25.334 r  sig_MEM_CLK_BUFG_inst/O
                         net (fo=35, routed)          1.566    26.901    MEM_DIST1/sig_MEM_CLK_BUFG
    SLICE_X33Y47         FDRE                                         r  MEM_DIST1/STATE_OUT_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y47         FDRE (Prop_fdre_C_Q)         0.456    27.357 r  MEM_DIST1/STATE_OUT_reg[2]/Q
                         net (fo=1, routed)           2.860    30.217    Ext_STATE_OUT_OBUF[2]
    R3                   OBUF (Prop_obuf_I_O)         3.519    33.735 r  Ext_STATE_OUT_OBUF[2]_inst/O
                         net (fo=0)                   0.000    33.735    Ext_STATE_OUT[2]
    R3                                                                r  Ext_STATE_OUT[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 MEM_DIST1/STATE_OUT_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0'  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            Ext_STATE_OUT[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.830ns  (logic 3.963ns (58.019%)  route 2.867ns (41.981%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.983ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.615ns
    Phase Error              (PE):    0.674ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     25.000    25.000 f  
    L17                                               0.000    25.000 f  Ext_CLK_IN (IN)
                         net (fo=0)                   0.000    25.000    PLL_1/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476    26.476 f  PLL_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    27.709    PLL_1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    20.744 f  PLL_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    22.411    PLL_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096    22.507 f  PLL_1/inst/clkout1_buf/O
                         net (fo=8, routed)           2.040    24.547    sig_GRANDMASTER_CLK
    SLICE_X36Y46         LUT1 (Prop_lut1_I0_O)        0.124    24.671 r  sig_MEM_CLK_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.567    25.238    sig_MEM_CLK
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    25.334 r  sig_MEM_CLK_BUFG_inst/O
                         net (fo=35, routed)          1.565    26.900    MEM_DIST1/sig_MEM_CLK_BUFG
    SLICE_X31Y46         FDSE                                         r  MEM_DIST1/STATE_OUT_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y46         FDSE (Prop_fdse_C_Q)         0.456    27.356 r  MEM_DIST1/STATE_OUT_reg[1]/Q
                         net (fo=1, routed)           2.867    30.223    Ext_STATE_OUT_OBUF[1]
    T3                   OBUF (Prop_obuf_I_O)         3.507    33.730 r  Ext_STATE_OUT_OBUF[1]_inst/O
                         net (fo=0)                   0.000    33.730    Ext_STATE_OUT[1]
    T3                                                                r  Ext_STATE_OUT[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 PulseGen1/stop_reg/C
                            (falling edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            Ext_PULSE_OUT
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.487ns  (logic 4.387ns (51.687%)  route 4.100ns (48.313%))
  Logic Levels:           3  (BUFG=1 LUT3=1 OBUF=1)
  Clock Uncertainty:      0.983ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.615ns
    Phase Error              (PE):    0.674ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     25.000    25.000 f  
    L17                                               0.000    25.000 f  Ext_CLK_IN (IN)
                         net (fo=0)                   0.000    25.000    PLL_1/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476    26.476 f  PLL_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    27.709    PLL_1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    20.744 f  PLL_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    22.411    PLL_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096    22.507 f  PLL_1/inst/clkout1_buf/O
                         net (fo=8, routed)           1.566    24.073    PulseGen1/CLK
    SLICE_X36Y48         FDCE                                         r  PulseGen1/stop_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y48         FDCE (Prop_fdce_C_Q)         0.459    24.532 f  PulseGen1/stop_reg/Q
                         net (fo=1, routed)           0.421    24.953    PulseGen1/stop
    SLICE_X36Y47         LUT3 (Prop_lut3_I0_O)        0.118    25.071 r  PulseGen1/Ext_PULSE_OUT_OBUF_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.585    25.655    Ext_PULSE_OUT_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.298    25.953 r  Ext_PULSE_OUT_OBUF_BUFG_inst/O
                         net (fo=36, routed)          3.095    29.048    Ext_PULSE_OUT_OBUF_BUFG
    A16                  OBUF (Prop_obuf_I_O)         3.512    32.560 r  Ext_PULSE_OUT_OBUF_inst/O
                         net (fo=0)                   0.000    32.560    Ext_PULSE_OUT
    A16                                                               r  Ext_PULSE_OUT (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 MEM_DIST1/FSM_onehot_s_byte_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0'  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            MEM_DIST1/ADDR_EXT_MEM_DIST_TO_EXT_MEM_HIGHBYTE_reg[0]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.067ns  (logic 0.713ns (34.494%)  route 1.354ns (65.506%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.983ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.615ns
    Phase Error              (PE):    0.674ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     25.000    25.000 f  
    L17                                               0.000    25.000 f  Ext_CLK_IN (IN)
                         net (fo=0)                   0.000    25.000    PLL_1/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476    26.476 f  PLL_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    27.709    PLL_1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    20.744 f  PLL_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    22.411    PLL_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096    22.507 f  PLL_1/inst/clkout1_buf/O
                         net (fo=8, routed)           2.040    24.547    sig_GRANDMASTER_CLK
    SLICE_X36Y46         LUT1 (Prop_lut1_I0_O)        0.124    24.671 r  sig_MEM_CLK_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.567    25.238    sig_MEM_CLK
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    25.334 r  sig_MEM_CLK_BUFG_inst/O
                         net (fo=35, routed)          1.566    26.901    MEM_DIST1/sig_MEM_CLK_BUFG
    SLICE_X32Y47         FDRE                                         r  MEM_DIST1/FSM_onehot_s_byte_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y47         FDRE (Prop_fdre_C_Q)         0.419    27.320 f  MEM_DIST1/FSM_onehot_s_byte_reg[4]/Q
                         net (fo=9, routed)           0.642    27.961    MEM_DIST1/highByte_EXT_MEM_TO_IV_SAVER
    SLICE_X35Y47         LUT1 (Prop_lut1_I0_O)        0.294    28.255 r  MEM_DIST1/ADDR_EXT_MEM_DIST_TO_EXT_MEM_HIGHBYTE[18]_i_1/O
                         net (fo=17, routed)          0.713    28.968    MEM_DIST1/ADDR_EXT_MEM_DIST_TO_EXT_MEM_HIGHBYTE[18]_i_1_n_0
    SLICE_X34Y42         FDRE                                         r  MEM_DIST1/ADDR_EXT_MEM_DIST_TO_EXT_MEM_HIGHBYTE_reg[0]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 MEM_DIST1/FSM_onehot_s_byte_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0'  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            MEM_DIST1/ADDR_EXT_MEM_DIST_TO_EXT_MEM_HIGHBYTE_reg[1]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.067ns  (logic 0.713ns (34.494%)  route 1.354ns (65.506%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.983ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.615ns
    Phase Error              (PE):    0.674ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     25.000    25.000 f  
    L17                                               0.000    25.000 f  Ext_CLK_IN (IN)
                         net (fo=0)                   0.000    25.000    PLL_1/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476    26.476 f  PLL_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    27.709    PLL_1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    20.744 f  PLL_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    22.411    PLL_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096    22.507 f  PLL_1/inst/clkout1_buf/O
                         net (fo=8, routed)           2.040    24.547    sig_GRANDMASTER_CLK
    SLICE_X36Y46         LUT1 (Prop_lut1_I0_O)        0.124    24.671 r  sig_MEM_CLK_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.567    25.238    sig_MEM_CLK
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    25.334 r  sig_MEM_CLK_BUFG_inst/O
                         net (fo=35, routed)          1.566    26.901    MEM_DIST1/sig_MEM_CLK_BUFG
    SLICE_X32Y47         FDRE                                         r  MEM_DIST1/FSM_onehot_s_byte_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y47         FDRE (Prop_fdre_C_Q)         0.419    27.320 f  MEM_DIST1/FSM_onehot_s_byte_reg[4]/Q
                         net (fo=9, routed)           0.642    27.961    MEM_DIST1/highByte_EXT_MEM_TO_IV_SAVER
    SLICE_X35Y47         LUT1 (Prop_lut1_I0_O)        0.294    28.255 r  MEM_DIST1/ADDR_EXT_MEM_DIST_TO_EXT_MEM_HIGHBYTE[18]_i_1/O
                         net (fo=17, routed)          0.713    28.968    MEM_DIST1/ADDR_EXT_MEM_DIST_TO_EXT_MEM_HIGHBYTE[18]_i_1_n_0
    SLICE_X34Y42         FDRE                                         r  MEM_DIST1/ADDR_EXT_MEM_DIST_TO_EXT_MEM_HIGHBYTE_reg[1]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 MEM_DIST1/FSM_onehot_s_byte_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0'  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            MEM_DIST1/ADDR_EXT_MEM_DIST_TO_EXT_MEM_HIGHBYTE_reg[2]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.067ns  (logic 0.713ns (34.494%)  route 1.354ns (65.506%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.983ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.615ns
    Phase Error              (PE):    0.674ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     25.000    25.000 f  
    L17                                               0.000    25.000 f  Ext_CLK_IN (IN)
                         net (fo=0)                   0.000    25.000    PLL_1/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476    26.476 f  PLL_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    27.709    PLL_1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    20.744 f  PLL_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    22.411    PLL_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096    22.507 f  PLL_1/inst/clkout1_buf/O
                         net (fo=8, routed)           2.040    24.547    sig_GRANDMASTER_CLK
    SLICE_X36Y46         LUT1 (Prop_lut1_I0_O)        0.124    24.671 r  sig_MEM_CLK_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.567    25.238    sig_MEM_CLK
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    25.334 r  sig_MEM_CLK_BUFG_inst/O
                         net (fo=35, routed)          1.566    26.901    MEM_DIST1/sig_MEM_CLK_BUFG
    SLICE_X32Y47         FDRE                                         r  MEM_DIST1/FSM_onehot_s_byte_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y47         FDRE (Prop_fdre_C_Q)         0.419    27.320 f  MEM_DIST1/FSM_onehot_s_byte_reg[4]/Q
                         net (fo=9, routed)           0.642    27.961    MEM_DIST1/highByte_EXT_MEM_TO_IV_SAVER
    SLICE_X35Y47         LUT1 (Prop_lut1_I0_O)        0.294    28.255 r  MEM_DIST1/ADDR_EXT_MEM_DIST_TO_EXT_MEM_HIGHBYTE[18]_i_1/O
                         net (fo=17, routed)          0.713    28.968    MEM_DIST1/ADDR_EXT_MEM_DIST_TO_EXT_MEM_HIGHBYTE[18]_i_1_n_0
    SLICE_X34Y42         FDRE                                         r  MEM_DIST1/ADDR_EXT_MEM_DIST_TO_EXT_MEM_HIGHBYTE_reg[2]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 MEM_DIST1/FSM_onehot_s_byte_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0'  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            MEM_DIST1/ADDR_EXT_MEM_DIST_TO_EXT_MEM_HIGHBYTE_reg[3]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.067ns  (logic 0.713ns (34.494%)  route 1.354ns (65.506%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.983ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.615ns
    Phase Error              (PE):    0.674ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     25.000    25.000 f  
    L17                                               0.000    25.000 f  Ext_CLK_IN (IN)
                         net (fo=0)                   0.000    25.000    PLL_1/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476    26.476 f  PLL_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    27.709    PLL_1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    20.744 f  PLL_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    22.411    PLL_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096    22.507 f  PLL_1/inst/clkout1_buf/O
                         net (fo=8, routed)           2.040    24.547    sig_GRANDMASTER_CLK
    SLICE_X36Y46         LUT1 (Prop_lut1_I0_O)        0.124    24.671 r  sig_MEM_CLK_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.567    25.238    sig_MEM_CLK
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    25.334 r  sig_MEM_CLK_BUFG_inst/O
                         net (fo=35, routed)          1.566    26.901    MEM_DIST1/sig_MEM_CLK_BUFG
    SLICE_X32Y47         FDRE                                         r  MEM_DIST1/FSM_onehot_s_byte_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y47         FDRE (Prop_fdre_C_Q)         0.419    27.320 f  MEM_DIST1/FSM_onehot_s_byte_reg[4]/Q
                         net (fo=9, routed)           0.642    27.961    MEM_DIST1/highByte_EXT_MEM_TO_IV_SAVER
    SLICE_X35Y47         LUT1 (Prop_lut1_I0_O)        0.294    28.255 r  MEM_DIST1/ADDR_EXT_MEM_DIST_TO_EXT_MEM_HIGHBYTE[18]_i_1/O
                         net (fo=17, routed)          0.713    28.968    MEM_DIST1/ADDR_EXT_MEM_DIST_TO_EXT_MEM_HIGHBYTE[18]_i_1_n_0
    SLICE_X34Y42         FDRE                                         r  MEM_DIST1/ADDR_EXT_MEM_DIST_TO_EXT_MEM_HIGHBYTE_reg[3]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 MEM_DIST1/FSM_onehot_s_byte_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0'  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            MEM_DIST1/ADDR_EXT_MEM_DIST_TO_EXT_MEM_HIGHBYTE_reg[4]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.067ns  (logic 0.713ns (34.494%)  route 1.354ns (65.506%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.983ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.615ns
    Phase Error              (PE):    0.674ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     25.000    25.000 f  
    L17                                               0.000    25.000 f  Ext_CLK_IN (IN)
                         net (fo=0)                   0.000    25.000    PLL_1/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476    26.476 f  PLL_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    27.709    PLL_1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    20.744 f  PLL_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    22.411    PLL_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096    22.507 f  PLL_1/inst/clkout1_buf/O
                         net (fo=8, routed)           2.040    24.547    sig_GRANDMASTER_CLK
    SLICE_X36Y46         LUT1 (Prop_lut1_I0_O)        0.124    24.671 r  sig_MEM_CLK_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.567    25.238    sig_MEM_CLK
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    25.334 r  sig_MEM_CLK_BUFG_inst/O
                         net (fo=35, routed)          1.566    26.901    MEM_DIST1/sig_MEM_CLK_BUFG
    SLICE_X32Y47         FDRE                                         r  MEM_DIST1/FSM_onehot_s_byte_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y47         FDRE (Prop_fdre_C_Q)         0.419    27.320 f  MEM_DIST1/FSM_onehot_s_byte_reg[4]/Q
                         net (fo=9, routed)           0.642    27.961    MEM_DIST1/highByte_EXT_MEM_TO_IV_SAVER
    SLICE_X35Y47         LUT1 (Prop_lut1_I0_O)        0.294    28.255 r  MEM_DIST1/ADDR_EXT_MEM_DIST_TO_EXT_MEM_HIGHBYTE[18]_i_1/O
                         net (fo=17, routed)          0.713    28.968    MEM_DIST1/ADDR_EXT_MEM_DIST_TO_EXT_MEM_HIGHBYTE[18]_i_1_n_0
    SLICE_X34Y42         FDRE                                         r  MEM_DIST1/ADDR_EXT_MEM_DIST_TO_EXT_MEM_HIGHBYTE_reg[4]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 MEM_DIST1/FSM_onehot_s_byte_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0'  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            MEM_DIST1/ADDR_EXT_MEM_DIST_TO_EXT_MEM_HIGHBYTE_reg[5]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.067ns  (logic 0.713ns (34.494%)  route 1.354ns (65.506%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.983ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.615ns
    Phase Error              (PE):    0.674ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     25.000    25.000 f  
    L17                                               0.000    25.000 f  Ext_CLK_IN (IN)
                         net (fo=0)                   0.000    25.000    PLL_1/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476    26.476 f  PLL_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    27.709    PLL_1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    20.744 f  PLL_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    22.411    PLL_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096    22.507 f  PLL_1/inst/clkout1_buf/O
                         net (fo=8, routed)           2.040    24.547    sig_GRANDMASTER_CLK
    SLICE_X36Y46         LUT1 (Prop_lut1_I0_O)        0.124    24.671 r  sig_MEM_CLK_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.567    25.238    sig_MEM_CLK
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    25.334 r  sig_MEM_CLK_BUFG_inst/O
                         net (fo=35, routed)          1.566    26.901    MEM_DIST1/sig_MEM_CLK_BUFG
    SLICE_X32Y47         FDRE                                         r  MEM_DIST1/FSM_onehot_s_byte_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y47         FDRE (Prop_fdre_C_Q)         0.419    27.320 f  MEM_DIST1/FSM_onehot_s_byte_reg[4]/Q
                         net (fo=9, routed)           0.642    27.961    MEM_DIST1/highByte_EXT_MEM_TO_IV_SAVER
    SLICE_X35Y47         LUT1 (Prop_lut1_I0_O)        0.294    28.255 r  MEM_DIST1/ADDR_EXT_MEM_DIST_TO_EXT_MEM_HIGHBYTE[18]_i_1/O
                         net (fo=17, routed)          0.713    28.968    MEM_DIST1/ADDR_EXT_MEM_DIST_TO_EXT_MEM_HIGHBYTE[18]_i_1_n_0
    SLICE_X34Y42         FDRE                                         r  MEM_DIST1/ADDR_EXT_MEM_DIST_TO_EXT_MEM_HIGHBYTE_reg[5]/CE
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 PulseGen1/done_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            PulseGen1/run_reg/CLR
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        0.776ns  (logic 0.337ns (43.408%)  route 0.439ns (56.592%))
  Logic Levels:           0  
  Clock Uncertainty:      0.983ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.615ns
    Phase Error              (PE):    0.674ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  Ext_CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    PLL_1/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  PLL_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.567    PLL_1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -4.654 r  PLL_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.067    PLL_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091    -2.976 r  PLL_1/inst/clkout1_buf/O
                         net (fo=8, routed)           1.446    -1.530    PulseGen1/CLK
    SLICE_X37Y47         FDRE                                         r  PulseGen1/done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y47         FDRE (Prop_fdre_C_Q)         0.337    -1.193 f  PulseGen1/done_reg/Q
                         net (fo=5, routed)           0.439    -0.753    PulseGen1/sig_PulseGen1_pulse_complete
    SLICE_X36Y49         FDCE                                         f  PulseGen1/run_reg/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 PLL_1/inst/mmcm_adv_inst/CLKOUT0
                            (clock source 'clk_out1_clk_wiz_0'  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            Ext_PULSE_OUT
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.640ns  (logic 1.369ns (37.604%)  route 2.271ns (62.396%))
  Logic Levels:           4  (BUFG=2 LUT3=1 OBUF=1)
  Clock Uncertainty:      0.983ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.615ns
    Phase Error              (PE):    0.674ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  Ext_CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    PLL_1/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  PLL_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    PLL_1/inst/clk_in1_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  PLL_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    PLL_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  PLL_1/inst/clkout1_buf/O
                         net (fo=8, routed)           0.748    -0.416    PulseGen1/CLK
    SLICE_X36Y47         LUT3 (Prop_lut3_I2_O)        0.042    -0.374 r  PulseGen1/Ext_PULSE_OUT_OBUF_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.217    -0.157    Ext_PULSE_OUT_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.088    -0.069 r  Ext_PULSE_OUT_OBUF_BUFG_inst/O
                         net (fo=36, routed)          0.818     0.749    Ext_PULSE_OUT_OBUF_BUFG
    A16                  OBUF (Prop_obuf_I_O)         1.213     1.962 r  Ext_PULSE_OUT_OBUF_inst/O
                         net (fo=0)                   0.000     1.962    Ext_PULSE_OUT
    A16                                                               r  Ext_PULSE_OUT (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 EXT_MEM_RW1/nOE_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            Ext_Mem_nOE_ext
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.205ns  (logic 1.339ns (60.724%)  route 0.866ns (39.276%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.983ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.615ns
    Phase Error              (PE):    0.674ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  Ext_CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    PLL_1/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  PLL_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    PLL_1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  PLL_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    PLL_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  PLL_1/inst/clkout1_buf/O
                         net (fo=8, routed)           0.748    -0.416    PulseGen1/CLK
    SLICE_X36Y47         LUT3 (Prop_lut3_I2_O)        0.042    -0.374 r  PulseGen1/Ext_PULSE_OUT_OBUF_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.217    -0.157    Ext_PULSE_OUT_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.088    -0.069 r  Ext_PULSE_OUT_OBUF_BUFG_inst/O
                         net (fo=36, routed)          0.563     0.494    EXT_MEM_RW1/Ext_PULSE_OUT_OBUF_BUFG
    SLICE_X29Y43         FDSE                                         r  EXT_MEM_RW1/nOE_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y43         FDSE (Prop_fdse_C_Q)         0.141     0.635 r  EXT_MEM_RW1/nOE_reg/Q
                         net (fo=1, routed)           0.866     1.501    Ext_Mem_nOE_ext_OBUF
    P19                  OBUF (Prop_obuf_I_O)         1.198     2.698 r  Ext_Mem_nOE_ext_OBUF_inst/O
                         net (fo=0)                   0.000     2.698    Ext_Mem_nOE_ext
    P19                                                               r  Ext_Mem_nOE_ext (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 EXT_MEM_RW1/ExtMemAdrToRam_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            Ext_Mem_Addr_ext[8]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.292ns  (logic 1.343ns (58.600%)  route 0.949ns (41.400%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.983ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.615ns
    Phase Error              (PE):    0.674ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  Ext_CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    PLL_1/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  PLL_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    PLL_1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  PLL_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    PLL_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  PLL_1/inst/clkout1_buf/O
                         net (fo=8, routed)           0.748    -0.416    PulseGen1/CLK
    SLICE_X36Y47         LUT3 (Prop_lut3_I2_O)        0.042    -0.374 r  PulseGen1/Ext_PULSE_OUT_OBUF_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.217    -0.157    Ext_PULSE_OUT_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.088    -0.069 r  Ext_PULSE_OUT_OBUF_BUFG_inst/O
                         net (fo=36, routed)          0.562     0.493    EXT_MEM_RW1/Ext_PULSE_OUT_OBUF_BUFG
    SLICE_X31Y41         FDRE                                         r  EXT_MEM_RW1/ExtMemAdrToRam_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y41         FDRE (Prop_fdre_C_Q)         0.141     0.634 r  EXT_MEM_RW1/ExtMemAdrToRam_reg[8]/Q
                         net (fo=1, routed)           0.949     1.583    Ext_Mem_Addr_ext_OBUF[8]
    U19                  OBUF (Prop_obuf_I_O)         1.202     2.785 r  Ext_Mem_Addr_ext_OBUF[8]_inst/O
                         net (fo=0)                   0.000     2.785    Ext_Mem_Addr_ext[8]
    U19                                                               r  Ext_Mem_Addr_ext[8] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 EXT_MEM_RW1/nWE_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            Ext_Mem_nWE_ext
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.295ns  (logic 1.345ns (58.625%)  route 0.950ns (41.375%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.983ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.615ns
    Phase Error              (PE):    0.674ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  Ext_CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    PLL_1/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  PLL_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    PLL_1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  PLL_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    PLL_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  PLL_1/inst/clkout1_buf/O
                         net (fo=8, routed)           0.748    -0.416    PulseGen1/CLK
    SLICE_X36Y47         LUT3 (Prop_lut3_I2_O)        0.042    -0.374 r  PulseGen1/Ext_PULSE_OUT_OBUF_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.217    -0.157    Ext_PULSE_OUT_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.088    -0.069 r  Ext_PULSE_OUT_OBUF_BUFG_inst/O
                         net (fo=36, routed)          0.563     0.494    EXT_MEM_RW1/Ext_PULSE_OUT_OBUF_BUFG
    SLICE_X31Y43         FDSE                                         r  EXT_MEM_RW1/nWE_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y43         FDSE (Prop_fdse_C_Q)         0.141     0.635 r  EXT_MEM_RW1/nWE_reg/Q
                         net (fo=1, routed)           0.950     1.584    Ext_Mem_nWE_ext_OBUF
    R19                  OBUF (Prop_obuf_I_O)         1.204     2.789 r  Ext_Mem_nWE_ext_OBUF_inst/O
                         net (fo=0)                   0.000     2.789    Ext_Mem_nWE_ext
    R19                                                               r  Ext_Mem_nWE_ext (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 EXT_MEM_RW1/ExtMemAdrToRam_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            Ext_Mem_Addr_ext[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.303ns  (logic 1.384ns (60.085%)  route 0.919ns (39.915%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.983ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.615ns
    Phase Error              (PE):    0.674ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  Ext_CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    PLL_1/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  PLL_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    PLL_1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  PLL_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    PLL_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  PLL_1/inst/clkout1_buf/O
                         net (fo=8, routed)           0.748    -0.416    PulseGen1/CLK
    SLICE_X36Y47         LUT3 (Prop_lut3_I2_O)        0.042    -0.374 r  PulseGen1/Ext_PULSE_OUT_OBUF_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.217    -0.157    Ext_PULSE_OUT_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.088    -0.069 r  Ext_PULSE_OUT_OBUF_BUFG_inst/O
                         net (fo=36, routed)          0.562     0.493    EXT_MEM_RW1/Ext_PULSE_OUT_OBUF_BUFG
    SLICE_X30Y42         FDRE                                         r  EXT_MEM_RW1/ExtMemAdrToRam_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y42         FDRE (Prop_fdre_C_Q)         0.164     0.657 r  EXT_MEM_RW1/ExtMemAdrToRam_reg[1]/Q
                         net (fo=1, routed)           0.919     1.576    Ext_Mem_Addr_ext_OBUF[1]
    M19                  OBUF (Prop_obuf_I_O)         1.220     2.796 r  Ext_Mem_Addr_ext_OBUF[1]_inst/O
                         net (fo=0)                   0.000     2.796    Ext_Mem_Addr_ext[1]
    M19                                                               r  Ext_Mem_Addr_ext[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 EXT_MEM_RW1/ExtMemAdrToRam_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            Ext_Mem_Addr_ext[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.315ns  (logic 1.373ns (59.308%)  route 0.942ns (40.692%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.983ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.615ns
    Phase Error              (PE):    0.674ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  Ext_CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    PLL_1/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  PLL_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    PLL_1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  PLL_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    PLL_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  PLL_1/inst/clkout1_buf/O
                         net (fo=8, routed)           0.748    -0.416    PulseGen1/CLK
    SLICE_X36Y47         LUT3 (Prop_lut3_I2_O)        0.042    -0.374 r  PulseGen1/Ext_PULSE_OUT_OBUF_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.217    -0.157    Ext_PULSE_OUT_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.088    -0.069 r  Ext_PULSE_OUT_OBUF_BUFG_inst/O
                         net (fo=36, routed)          0.562     0.493    EXT_MEM_RW1/Ext_PULSE_OUT_OBUF_BUFG
    SLICE_X30Y41         FDRE                                         r  EXT_MEM_RW1/ExtMemAdrToRam_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y41         FDRE (Prop_fdre_C_Q)         0.164     0.657 r  EXT_MEM_RW1/ExtMemAdrToRam_reg[0]/Q
                         net (fo=1, routed)           0.942     1.599    Ext_Mem_Addr_ext_OBUF[0]
    M18                  OBUF (Prop_obuf_I_O)         1.209     2.808 r  Ext_Mem_Addr_ext_OBUF[0]_inst/O
                         net (fo=0)                   0.000     2.808    Ext_Mem_Addr_ext[0]
    M18                                                               r  Ext_Mem_Addr_ext[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 EXT_MEM_RW1/ExtMemAdrToRam_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            Ext_Mem_Addr_ext[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.328ns  (logic 1.339ns (57.517%)  route 0.989ns (42.483%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.983ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.615ns
    Phase Error              (PE):    0.674ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  Ext_CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    PLL_1/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  PLL_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    PLL_1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  PLL_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    PLL_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  PLL_1/inst/clkout1_buf/O
                         net (fo=8, routed)           0.748    -0.416    PulseGen1/CLK
    SLICE_X36Y47         LUT3 (Prop_lut3_I2_O)        0.042    -0.374 r  PulseGen1/Ext_PULSE_OUT_OBUF_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.217    -0.157    Ext_PULSE_OUT_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.088    -0.069 r  Ext_PULSE_OUT_OBUF_BUFG_inst/O
                         net (fo=36, routed)          0.562     0.493    EXT_MEM_RW1/Ext_PULSE_OUT_OBUF_BUFG
    SLICE_X31Y41         FDRE                                         r  EXT_MEM_RW1/ExtMemAdrToRam_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y41         FDRE (Prop_fdre_C_Q)         0.141     0.634 r  EXT_MEM_RW1/ExtMemAdrToRam_reg[4]/Q
                         net (fo=1, routed)           0.989     1.623    Ext_Mem_Addr_ext_OBUF[4]
    P17                  OBUF (Prop_obuf_I_O)         1.198     2.820 r  Ext_Mem_Addr_ext_OBUF[4]_inst/O
                         net (fo=0)                   0.000     2.820    Ext_Mem_Addr_ext[4]
    P17                                                               r  Ext_Mem_Addr_ext[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 EXT_MEM_RW1/ExtMemAdrToRam_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            Ext_Mem_Addr_ext[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.335ns  (logic 1.402ns (60.025%)  route 0.933ns (39.975%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.983ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.615ns
    Phase Error              (PE):    0.674ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  Ext_CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    PLL_1/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  PLL_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    PLL_1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  PLL_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    PLL_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  PLL_1/inst/clkout1_buf/O
                         net (fo=8, routed)           0.748    -0.416    PulseGen1/CLK
    SLICE_X36Y47         LUT3 (Prop_lut3_I2_O)        0.042    -0.374 r  PulseGen1/Ext_PULSE_OUT_OBUF_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.217    -0.157    Ext_PULSE_OUT_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.088    -0.069 r  Ext_PULSE_OUT_OBUF_BUFG_inst/O
                         net (fo=36, routed)          0.562     0.493    EXT_MEM_RW1/Ext_PULSE_OUT_OBUF_BUFG
    SLICE_X30Y42         FDRE                                         r  EXT_MEM_RW1/ExtMemAdrToRam_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y42         FDRE (Prop_fdre_C_Q)         0.164     0.657 r  EXT_MEM_RW1/ExtMemAdrToRam_reg[2]/Q
                         net (fo=1, routed)           0.933     1.590    Ext_Mem_Addr_ext_OBUF[2]
    K17                  OBUF (Prop_obuf_I_O)         1.238     2.828 r  Ext_Mem_Addr_ext_OBUF[2]_inst/O
                         net (fo=0)                   0.000     2.828    Ext_Mem_Addr_ext[2]
    K17                                                               r  Ext_Mem_Addr_ext[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 EXT_MEM_RW1/ExtMemAdrToRam_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            Ext_Mem_Addr_ext[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.390ns  (logic 1.395ns (58.351%)  route 0.995ns (41.649%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.983ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.615ns
    Phase Error              (PE):    0.674ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  Ext_CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    PLL_1/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  PLL_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    PLL_1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  PLL_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    PLL_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  PLL_1/inst/clkout1_buf/O
                         net (fo=8, routed)           0.748    -0.416    PulseGen1/CLK
    SLICE_X36Y47         LUT3 (Prop_lut3_I2_O)        0.042    -0.374 r  PulseGen1/Ext_PULSE_OUT_OBUF_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.217    -0.157    Ext_PULSE_OUT_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.088    -0.069 r  Ext_PULSE_OUT_OBUF_BUFG_inst/O
                         net (fo=36, routed)          0.562     0.493    EXT_MEM_RW1/Ext_PULSE_OUT_OBUF_BUFG
    SLICE_X30Y42         FDRE                                         r  EXT_MEM_RW1/ExtMemAdrToRam_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y42         FDRE (Prop_fdre_C_Q)         0.148     0.641 r  EXT_MEM_RW1/ExtMemAdrToRam_reg[3]/Q
                         net (fo=1, routed)           0.995     1.636    Ext_Mem_Addr_ext_OBUF[3]
    N17                  OBUF (Prop_obuf_I_O)         1.247     2.883 r  Ext_Mem_Addr_ext_OBUF[3]_inst/O
                         net (fo=0)                   0.000     2.883    Ext_Mem_Addr_ext[3]
    N17                                                               r  Ext_Mem_Addr_ext[3] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clkfbout_clk_wiz_0
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 PLL_1/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_clk_wiz_0'  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            PLL_1/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Max at Fast Process Corner
  Data Path Delay:        1.378ns  (logic 0.029ns (2.104%)  route 1.349ns (97.896%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.862ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.373ns
    Phase Error              (PE):    0.674ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_clk_wiz_0 fall edge)
                                                     41.667    41.667 f  
    L17                                               0.000    41.667 f  Ext_CLK_IN (IN)
                         net (fo=0)                   0.000    41.667    PLL_1/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432    42.098 f  PLL_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    42.578    PLL_1/inst/clk_in1_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.145    39.433 f  PLL_1/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           0.534    39.967    PLL_1/inst/clkfbout_clk_wiz_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.029    39.996 f  PLL_1/inst/clkf_buf/O
                         net (fo=1, routed)           0.816    40.811    PLL_1/inst/clkfbout_buf_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV                                   f  PLL_1/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 PLL_1/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_clk_wiz_0'  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            PLL_1/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        3.133ns  (logic 0.091ns (2.904%)  route 3.042ns (97.096%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.862ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.373ns
    Phase Error              (PE):    0.674ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  Ext_CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    PLL_1/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  PLL_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.567    PLL_1/inst/clk_in1_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -7.221    -4.654 r  PLL_1/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           1.587    -3.067    PLL_1/inst/clkfbout_clk_wiz_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.091    -2.976 r  PLL_1/inst/clkf_buf/O
                         net (fo=1, routed)           1.455    -1.521    PLL_1/inst/clkfbout_buf_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV                                   r  PLL_1/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_out1_clk_wiz_0

Max Delay           110 Endpoints
Min Delay           110 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 EXT_ADC_DATA_TO_IVSA[14]
                            (input port)
  Destination:            MEM_DIST1/DATA_EXT_MEM_DIST_TO_EXT_MEM_reg[6]/D
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0'  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.635ns  (logic 1.572ns (23.696%)  route 5.063ns (76.304%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        1.008ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.008ns = ( 26.008 - 25.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.983ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.615ns
    Phase Error              (PE):    0.674ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A15                                               0.000     0.000 r  EXT_ADC_DATA_TO_IVSA[14] (IN)
                         net (fo=0)                   0.000     0.000    EXT_ADC_DATA_TO_IVSA[14]
    A15                  IBUF (Prop_ibuf_I_O)         1.448     1.448 r  EXT_ADC_DATA_TO_IVSA_IBUF[14]_inst/O
                         net (fo=2, routed)           5.063     6.511    MEM_DIST1/EXT_ADC_DATA_TO_IVSA_IBUF[14]
    SLICE_X32Y45         LUT4 (Prop_lut4_I3_O)        0.124     6.635 r  MEM_DIST1/DATA_EXT_MEM_DIST_TO_EXT_MEM[6]_i_1/O
                         net (fo=1, routed)           0.000     6.635    MEM_DIST1/DATA_EXT_MEM_DIST_TO_EXT_MEM[6]_i_1_n_0
    SLICE_X32Y45         FDSE                                         r  MEM_DIST1/DATA_EXT_MEM_DIST_TO_EXT_MEM_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     25.000    25.000 f  
    L17                                               0.000    25.000 f  Ext_CLK_IN (IN)
                         net (fo=0)                   0.000    25.000    PLL_1/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406    26.405 f  PLL_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.567    PLL_1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    20.346 f  PLL_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    21.933    PLL_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091    22.024 f  PLL_1/inst/clkout1_buf/O
                         net (fo=8, routed)           1.836    23.860    sig_GRANDMASTER_CLK
    SLICE_X36Y46         LUT1 (Prop_lut1_I0_O)        0.100    23.960 r  sig_MEM_CLK_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.511    24.471    sig_MEM_CLK
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    24.562 r  sig_MEM_CLK_BUFG_inst/O
                         net (fo=35, routed)          1.445    26.008    MEM_DIST1/sig_MEM_CLK_BUFG
    SLICE_X32Y45         FDSE                                         r  MEM_DIST1/DATA_EXT_MEM_DIST_TO_EXT_MEM_reg[6]/C

Slack:                    inf
  Source:                 EXT_ADC_DATA_TO_IVSA[12]
                            (input port)
  Destination:            MEM_DIST1/DATA_EXT_MEM_DIST_TO_EXT_MEM_reg[4]/D
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0'  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.545ns  (logic 1.589ns (24.282%)  route 4.955ns (75.718%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        1.008ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.008ns = ( 26.008 - 25.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.983ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.615ns
    Phase Error              (PE):    0.674ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A14                                               0.000     0.000 r  EXT_ADC_DATA_TO_IVSA[12] (IN)
                         net (fo=0)                   0.000     0.000    EXT_ADC_DATA_TO_IVSA[12]
    A14                  IBUF (Prop_ibuf_I_O)         1.465     1.465 r  EXT_ADC_DATA_TO_IVSA_IBUF[12]_inst/O
                         net (fo=2, routed)           4.955     6.421    MEM_DIST1/EXT_ADC_DATA_TO_IVSA_IBUF[12]
    SLICE_X33Y46         LUT4 (Prop_lut4_I3_O)        0.124     6.545 r  MEM_DIST1/DATA_EXT_MEM_DIST_TO_EXT_MEM[4]_i_1/O
                         net (fo=1, routed)           0.000     6.545    MEM_DIST1/DATA_EXT_MEM_DIST_TO_EXT_MEM[4]_i_1_n_0
    SLICE_X33Y46         FDSE                                         r  MEM_DIST1/DATA_EXT_MEM_DIST_TO_EXT_MEM_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     25.000    25.000 f  
    L17                                               0.000    25.000 f  Ext_CLK_IN (IN)
                         net (fo=0)                   0.000    25.000    PLL_1/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406    26.405 f  PLL_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.567    PLL_1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    20.346 f  PLL_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    21.933    PLL_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091    22.024 f  PLL_1/inst/clkout1_buf/O
                         net (fo=8, routed)           1.836    23.860    sig_GRANDMASTER_CLK
    SLICE_X36Y46         LUT1 (Prop_lut1_I0_O)        0.100    23.960 r  sig_MEM_CLK_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.511    24.471    sig_MEM_CLK
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    24.562 r  sig_MEM_CLK_BUFG_inst/O
                         net (fo=35, routed)          1.445    26.008    MEM_DIST1/sig_MEM_CLK_BUFG
    SLICE_X33Y46         FDSE                                         r  MEM_DIST1/DATA_EXT_MEM_DIST_TO_EXT_MEM_reg[4]/C

Slack:                    inf
  Source:                 EXT_ADC_DATA_TO_IVSA[13]
                            (input port)
  Destination:            MEM_DIST1/DATA_EXT_MEM_DIST_TO_EXT_MEM_reg[5]/D
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0'  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.376ns  (logic 1.594ns (24.999%)  route 4.782ns (75.001%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        1.008ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.008ns = ( 26.008 - 25.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.983ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.615ns
    Phase Error              (PE):    0.674ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B15                                               0.000     0.000 r  EXT_ADC_DATA_TO_IVSA[13] (IN)
                         net (fo=0)                   0.000     0.000    EXT_ADC_DATA_TO_IVSA[13]
    B15                  IBUF (Prop_ibuf_I_O)         1.470     1.470 r  EXT_ADC_DATA_TO_IVSA_IBUF[13]_inst/O
                         net (fo=2, routed)           4.782     6.252    MEM_DIST1/EXT_ADC_DATA_TO_IVSA_IBUF[13]
    SLICE_X33Y46         LUT4 (Prop_lut4_I3_O)        0.124     6.376 r  MEM_DIST1/DATA_EXT_MEM_DIST_TO_EXT_MEM[5]_i_1/O
                         net (fo=1, routed)           0.000     6.376    MEM_DIST1/DATA_EXT_MEM_DIST_TO_EXT_MEM[5]_i_1_n_0
    SLICE_X33Y46         FDSE                                         r  MEM_DIST1/DATA_EXT_MEM_DIST_TO_EXT_MEM_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     25.000    25.000 f  
    L17                                               0.000    25.000 f  Ext_CLK_IN (IN)
                         net (fo=0)                   0.000    25.000    PLL_1/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406    26.405 f  PLL_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.567    PLL_1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    20.346 f  PLL_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    21.933    PLL_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091    22.024 f  PLL_1/inst/clkout1_buf/O
                         net (fo=8, routed)           1.836    23.860    sig_GRANDMASTER_CLK
    SLICE_X36Y46         LUT1 (Prop_lut1_I0_O)        0.100    23.960 r  sig_MEM_CLK_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.511    24.471    sig_MEM_CLK
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    24.562 r  sig_MEM_CLK_BUFG_inst/O
                         net (fo=35, routed)          1.445    26.008    MEM_DIST1/sig_MEM_CLK_BUFG
    SLICE_X33Y46         FDSE                                         r  MEM_DIST1/DATA_EXT_MEM_DIST_TO_EXT_MEM_reg[5]/C

Slack:                    inf
  Source:                 EXT_ADC_DATA_TO_IVSA[7]
                            (input port)
  Destination:            MEM_DIST1/DATA_EXT_MEM_DIST_TO_EXT_MEM_reg[7]/D
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0'  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.353ns  (logic 1.585ns (29.615%)  route 3.768ns (70.385%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        1.008ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.008ns = ( 26.008 - 25.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.983ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.615ns
    Phase Error              (PE):    0.674ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L2                                                0.000     0.000 r  EXT_ADC_DATA_TO_IVSA[7] (IN)
                         net (fo=0)                   0.000     0.000    EXT_ADC_DATA_TO_IVSA[7]
    L2                   IBUF (Prop_ibuf_I_O)         1.461     1.461 r  EXT_ADC_DATA_TO_IVSA_IBUF[7]_inst/O
                         net (fo=2, routed)           3.768     5.229    MEM_DIST1/EXT_ADC_DATA_TO_IVSA_IBUF[7]
    SLICE_X32Y45         LUT4 (Prop_lut4_I1_O)        0.124     5.353 r  MEM_DIST1/DATA_EXT_MEM_DIST_TO_EXT_MEM[7]_i_3/O
                         net (fo=1, routed)           0.000     5.353    MEM_DIST1/DATA_EXT_MEM_DIST_TO_EXT_MEM[7]_i_3_n_0
    SLICE_X32Y45         FDSE                                         r  MEM_DIST1/DATA_EXT_MEM_DIST_TO_EXT_MEM_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     25.000    25.000 f  
    L17                                               0.000    25.000 f  Ext_CLK_IN (IN)
                         net (fo=0)                   0.000    25.000    PLL_1/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406    26.405 f  PLL_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.567    PLL_1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    20.346 f  PLL_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    21.933    PLL_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091    22.024 f  PLL_1/inst/clkout1_buf/O
                         net (fo=8, routed)           1.836    23.860    sig_GRANDMASTER_CLK
    SLICE_X36Y46         LUT1 (Prop_lut1_I0_O)        0.100    23.960 r  sig_MEM_CLK_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.511    24.471    sig_MEM_CLK
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    24.562 r  sig_MEM_CLK_BUFG_inst/O
                         net (fo=35, routed)          1.445    26.008    MEM_DIST1/sig_MEM_CLK_BUFG
    SLICE_X32Y45         FDSE                                         r  MEM_DIST1/DATA_EXT_MEM_DIST_TO_EXT_MEM_reg[7]/C

Slack:                    inf
  Source:                 EXT_ADC_DATA_TO_IVSA[10]
                            (input port)
  Destination:            MEM_DIST1/DATA_EXT_MEM_DIST_TO_EXT_MEM_reg[2]/D
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0'  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.249ns  (logic 1.574ns (29.991%)  route 3.675ns (70.009%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        1.008ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.008ns = ( 26.008 - 25.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.983ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.615ns
    Phase Error              (PE):    0.674ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J1                                                0.000     0.000 r  EXT_ADC_DATA_TO_IVSA[10] (IN)
                         net (fo=0)                   0.000     0.000    EXT_ADC_DATA_TO_IVSA[10]
    J1                   IBUF (Prop_ibuf_I_O)         1.450     1.450 r  EXT_ADC_DATA_TO_IVSA_IBUF[10]_inst/O
                         net (fo=2, routed)           3.675     5.125    MEM_DIST1/EXT_ADC_DATA_TO_IVSA_IBUF[10]
    SLICE_X32Y45         LUT4 (Prop_lut4_I3_O)        0.124     5.249 r  MEM_DIST1/DATA_EXT_MEM_DIST_TO_EXT_MEM[2]_i_1/O
                         net (fo=1, routed)           0.000     5.249    MEM_DIST1/DATA_EXT_MEM_DIST_TO_EXT_MEM[2]_i_1_n_0
    SLICE_X32Y45         FDSE                                         r  MEM_DIST1/DATA_EXT_MEM_DIST_TO_EXT_MEM_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     25.000    25.000 f  
    L17                                               0.000    25.000 f  Ext_CLK_IN (IN)
                         net (fo=0)                   0.000    25.000    PLL_1/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406    26.405 f  PLL_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.567    PLL_1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    20.346 f  PLL_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    21.933    PLL_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091    22.024 f  PLL_1/inst/clkout1_buf/O
                         net (fo=8, routed)           1.836    23.860    sig_GRANDMASTER_CLK
    SLICE_X36Y46         LUT1 (Prop_lut1_I0_O)        0.100    23.960 r  sig_MEM_CLK_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.511    24.471    sig_MEM_CLK
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    24.562 r  sig_MEM_CLK_BUFG_inst/O
                         net (fo=35, routed)          1.445    26.008    MEM_DIST1/sig_MEM_CLK_BUFG
    SLICE_X32Y45         FDSE                                         r  MEM_DIST1/DATA_EXT_MEM_DIST_TO_EXT_MEM_reg[2]/C

Slack:                    inf
  Source:                 EXT_ADC_DATA_TO_IVSA[8]
                            (input port)
  Destination:            MEM_DIST1/DATA_EXT_MEM_DIST_TO_EXT_MEM_reg[0]/D
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0'  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.239ns  (logic 1.591ns (30.361%)  route 3.648ns (69.639%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        1.008ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.008ns = ( 26.008 - 25.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.983ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.615ns
    Phase Error              (PE):    0.674ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L1                                                0.000     0.000 r  EXT_ADC_DATA_TO_IVSA[8] (IN)
                         net (fo=0)                   0.000     0.000    EXT_ADC_DATA_TO_IVSA[8]
    L1                   IBUF (Prop_ibuf_I_O)         1.467     1.467 r  EXT_ADC_DATA_TO_IVSA_IBUF[8]_inst/O
                         net (fo=2, routed)           3.648     5.115    MEM_DIST1/EXT_ADC_DATA_TO_IVSA_IBUF[8]
    SLICE_X33Y46         LUT4 (Prop_lut4_I3_O)        0.124     5.239 r  MEM_DIST1/DATA_EXT_MEM_DIST_TO_EXT_MEM[0]_i_1/O
                         net (fo=1, routed)           0.000     5.239    MEM_DIST1/DATA_EXT_MEM_DIST_TO_EXT_MEM[0]_i_1_n_0
    SLICE_X33Y46         FDSE                                         r  MEM_DIST1/DATA_EXT_MEM_DIST_TO_EXT_MEM_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     25.000    25.000 f  
    L17                                               0.000    25.000 f  Ext_CLK_IN (IN)
                         net (fo=0)                   0.000    25.000    PLL_1/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406    26.405 f  PLL_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.567    PLL_1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    20.346 f  PLL_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    21.933    PLL_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091    22.024 f  PLL_1/inst/clkout1_buf/O
                         net (fo=8, routed)           1.836    23.860    sig_GRANDMASTER_CLK
    SLICE_X36Y46         LUT1 (Prop_lut1_I0_O)        0.100    23.960 r  sig_MEM_CLK_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.511    24.471    sig_MEM_CLK
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    24.562 r  sig_MEM_CLK_BUFG_inst/O
                         net (fo=35, routed)          1.445    26.008    MEM_DIST1/sig_MEM_CLK_BUFG
    SLICE_X33Y46         FDSE                                         r  MEM_DIST1/DATA_EXT_MEM_DIST_TO_EXT_MEM_reg[0]/C

Slack:                    inf
  Source:                 EXT_ADC_DATA_TO_IVSA[11]
                            (input port)
  Destination:            MEM_DIST1/DATA_EXT_MEM_DIST_TO_EXT_MEM_reg[3]/D
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0'  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.065ns  (logic 1.573ns (31.047%)  route 3.493ns (68.953%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        1.008ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.008ns = ( 26.008 - 25.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.983ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.615ns
    Phase Error              (PE):    0.674ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J3                                                0.000     0.000 r  EXT_ADC_DATA_TO_IVSA[11] (IN)
                         net (fo=0)                   0.000     0.000    EXT_ADC_DATA_TO_IVSA[11]
    J3                   IBUF (Prop_ibuf_I_O)         1.449     1.449 r  EXT_ADC_DATA_TO_IVSA_IBUF[11]_inst/O
                         net (fo=2, routed)           3.493     4.941    MEM_DIST1/EXT_ADC_DATA_TO_IVSA_IBUF[11]
    SLICE_X32Y45         LUT4 (Prop_lut4_I3_O)        0.124     5.065 r  MEM_DIST1/DATA_EXT_MEM_DIST_TO_EXT_MEM[3]_i_1/O
                         net (fo=1, routed)           0.000     5.065    MEM_DIST1/DATA_EXT_MEM_DIST_TO_EXT_MEM[3]_i_1_n_0
    SLICE_X32Y45         FDSE                                         r  MEM_DIST1/DATA_EXT_MEM_DIST_TO_EXT_MEM_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     25.000    25.000 f  
    L17                                               0.000    25.000 f  Ext_CLK_IN (IN)
                         net (fo=0)                   0.000    25.000    PLL_1/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406    26.405 f  PLL_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.567    PLL_1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    20.346 f  PLL_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    21.933    PLL_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091    22.024 f  PLL_1/inst/clkout1_buf/O
                         net (fo=8, routed)           1.836    23.860    sig_GRANDMASTER_CLK
    SLICE_X36Y46         LUT1 (Prop_lut1_I0_O)        0.100    23.960 r  sig_MEM_CLK_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.511    24.471    sig_MEM_CLK
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    24.562 r  sig_MEM_CLK_BUFG_inst/O
                         net (fo=35, routed)          1.445    26.008    MEM_DIST1/sig_MEM_CLK_BUFG
    SLICE_X32Y45         FDSE                                         r  MEM_DIST1/DATA_EXT_MEM_DIST_TO_EXT_MEM_reg[3]/C

Slack:                    inf
  Source:                 Ext_DnB
                            (input port)
  Destination:            MEM_DIST1/DATA_EXT_MEM_DIST_TO_EXT_MEM_reg[2]/S
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0'  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.941ns  (logic 1.618ns (32.744%)  route 3.323ns (67.256%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        1.008ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.008ns = ( 26.008 - 25.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.983ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.615ns
    Phase Error              (PE):    0.674ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K18                                               0.000     0.000 f  Ext_DnB (IN)
                         net (fo=0)                   0.000     0.000    Ext_DnB
    K18                  IBUF (Prop_ibuf_I_O)         1.464     1.464 f  Ext_DnB_IBUF_inst/O
                         net (fo=56, routed)          2.589     4.053    MEM_DIST1/Ext_DnB_IBUF
    SLICE_X32Y46         LUT3 (Prop_lut3_I1_O)        0.154     4.207 r  MEM_DIST1/DATA_EXT_MEM_DIST_TO_EXT_MEM[7]_i_1/O
                         net (fo=8, routed)           0.734     4.941    MEM_DIST1/DATA_EXT_MEM_DIST_TO_EXT_MEM[7]_i_1_n_0
    SLICE_X32Y45         FDSE                                         r  MEM_DIST1/DATA_EXT_MEM_DIST_TO_EXT_MEM_reg[2]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     25.000    25.000 f  
    L17                                               0.000    25.000 f  Ext_CLK_IN (IN)
                         net (fo=0)                   0.000    25.000    PLL_1/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406    26.405 f  PLL_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.567    PLL_1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    20.346 f  PLL_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    21.933    PLL_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091    22.024 f  PLL_1/inst/clkout1_buf/O
                         net (fo=8, routed)           1.836    23.860    sig_GRANDMASTER_CLK
    SLICE_X36Y46         LUT1 (Prop_lut1_I0_O)        0.100    23.960 r  sig_MEM_CLK_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.511    24.471    sig_MEM_CLK
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    24.562 r  sig_MEM_CLK_BUFG_inst/O
                         net (fo=35, routed)          1.445    26.008    MEM_DIST1/sig_MEM_CLK_BUFG
    SLICE_X32Y45         FDSE                                         r  MEM_DIST1/DATA_EXT_MEM_DIST_TO_EXT_MEM_reg[2]/C

Slack:                    inf
  Source:                 Ext_DnB
                            (input port)
  Destination:            MEM_DIST1/DATA_EXT_MEM_DIST_TO_EXT_MEM_reg[3]/S
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0'  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.941ns  (logic 1.618ns (32.744%)  route 3.323ns (67.256%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        1.008ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.008ns = ( 26.008 - 25.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.983ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.615ns
    Phase Error              (PE):    0.674ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K18                                               0.000     0.000 f  Ext_DnB (IN)
                         net (fo=0)                   0.000     0.000    Ext_DnB
    K18                  IBUF (Prop_ibuf_I_O)         1.464     1.464 f  Ext_DnB_IBUF_inst/O
                         net (fo=56, routed)          2.589     4.053    MEM_DIST1/Ext_DnB_IBUF
    SLICE_X32Y46         LUT3 (Prop_lut3_I1_O)        0.154     4.207 r  MEM_DIST1/DATA_EXT_MEM_DIST_TO_EXT_MEM[7]_i_1/O
                         net (fo=8, routed)           0.734     4.941    MEM_DIST1/DATA_EXT_MEM_DIST_TO_EXT_MEM[7]_i_1_n_0
    SLICE_X32Y45         FDSE                                         r  MEM_DIST1/DATA_EXT_MEM_DIST_TO_EXT_MEM_reg[3]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     25.000    25.000 f  
    L17                                               0.000    25.000 f  Ext_CLK_IN (IN)
                         net (fo=0)                   0.000    25.000    PLL_1/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406    26.405 f  PLL_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.567    PLL_1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    20.346 f  PLL_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    21.933    PLL_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091    22.024 f  PLL_1/inst/clkout1_buf/O
                         net (fo=8, routed)           1.836    23.860    sig_GRANDMASTER_CLK
    SLICE_X36Y46         LUT1 (Prop_lut1_I0_O)        0.100    23.960 r  sig_MEM_CLK_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.511    24.471    sig_MEM_CLK
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    24.562 r  sig_MEM_CLK_BUFG_inst/O
                         net (fo=35, routed)          1.445    26.008    MEM_DIST1/sig_MEM_CLK_BUFG
    SLICE_X32Y45         FDSE                                         r  MEM_DIST1/DATA_EXT_MEM_DIST_TO_EXT_MEM_reg[3]/C

Slack:                    inf
  Source:                 Ext_DnB
                            (input port)
  Destination:            MEM_DIST1/DATA_EXT_MEM_DIST_TO_EXT_MEM_reg[6]/S
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0'  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.941ns  (logic 1.618ns (32.744%)  route 3.323ns (67.256%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        1.008ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.008ns = ( 26.008 - 25.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.983ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.615ns
    Phase Error              (PE):    0.674ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K18                                               0.000     0.000 f  Ext_DnB (IN)
                         net (fo=0)                   0.000     0.000    Ext_DnB
    K18                  IBUF (Prop_ibuf_I_O)         1.464     1.464 f  Ext_DnB_IBUF_inst/O
                         net (fo=56, routed)          2.589     4.053    MEM_DIST1/Ext_DnB_IBUF
    SLICE_X32Y46         LUT3 (Prop_lut3_I1_O)        0.154     4.207 r  MEM_DIST1/DATA_EXT_MEM_DIST_TO_EXT_MEM[7]_i_1/O
                         net (fo=8, routed)           0.734     4.941    MEM_DIST1/DATA_EXT_MEM_DIST_TO_EXT_MEM[7]_i_1_n_0
    SLICE_X32Y45         FDSE                                         r  MEM_DIST1/DATA_EXT_MEM_DIST_TO_EXT_MEM_reg[6]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     25.000    25.000 f  
    L17                                               0.000    25.000 f  Ext_CLK_IN (IN)
                         net (fo=0)                   0.000    25.000    PLL_1/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406    26.405 f  PLL_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.567    PLL_1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    20.346 f  PLL_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    21.933    PLL_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091    22.024 f  PLL_1/inst/clkout1_buf/O
                         net (fo=8, routed)           1.836    23.860    sig_GRANDMASTER_CLK
    SLICE_X36Y46         LUT1 (Prop_lut1_I0_O)        0.100    23.960 r  sig_MEM_CLK_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.511    24.471    sig_MEM_CLK
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    24.562 r  sig_MEM_CLK_BUFG_inst/O
                         net (fo=35, routed)          1.445    26.008    MEM_DIST1/sig_MEM_CLK_BUFG
    SLICE_X32Y45         FDSE                                         r  MEM_DIST1/DATA_EXT_MEM_DIST_TO_EXT_MEM_reg[6]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 MEM_DIST1/ADDR_EXT_MEM_DIST_TO_EXT_MEM_HIGHBYTE_reg[18]/C
                            (rising edge-triggered cell FDRE)
  Destination:            MEM_DIST1/ADDR_EXT_MEM_DIST_TO_EXT_MEM_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0'  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.314ns  (logic 0.186ns (59.236%)  route 0.128ns (40.764%))
  Logic Levels:           2  (FDRE=1 LUT4=1)
  Clock Uncertainty:      0.983ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.615ns
    Phase Error              (PE):    0.674ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y44         FDRE                         0.000     0.000 r  MEM_DIST1/ADDR_EXT_MEM_DIST_TO_EXT_MEM_HIGHBYTE_reg[18]/C
    SLICE_X32Y44         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  MEM_DIST1/ADDR_EXT_MEM_DIST_TO_EXT_MEM_HIGHBYTE_reg[18]/Q
                         net (fo=1, routed)           0.128     0.269    MEM_DIST1/ADDR_EXT_MEM_DIST_TO_EXT_MEM_HIGHBYTE[18]
    SLICE_X31Y44         LUT4 (Prop_lut4_I1_O)        0.045     0.314 r  MEM_DIST1/ADDR_EXT_MEM_DIST_TO_EXT_MEM[18]_i_1/O
                         net (fo=1, routed)           0.000     0.314    MEM_DIST1/ADDR_EXT_MEM_DIST_TO_EXT_MEM[18]_i_1_n_0
    SLICE_X31Y44         FDRE                                         r  MEM_DIST1/ADDR_EXT_MEM_DIST_TO_EXT_MEM_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     25.000    25.000 f  
    L17                                               0.000    25.000 f  Ext_CLK_IN (IN)
                         net (fo=0)                   0.000    25.000    PLL_1/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432    25.432 f  PLL_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    25.912    PLL_1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    22.767 f  PLL_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    23.300    PLL_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029    23.329 f  PLL_1/inst/clkout1_buf/O
                         net (fo=8, routed)           1.031    24.360    sig_GRANDMASTER_CLK
    SLICE_X36Y46         LUT1 (Prop_lut1_I0_O)        0.056    24.416 r  sig_MEM_CLK_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.238    24.655    sig_MEM_CLK
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    24.684 r  sig_MEM_CLK_BUFG_inst/O
                         net (fo=35, routed)          0.832    25.515    MEM_DIST1/sig_MEM_CLK_BUFG
    SLICE_X31Y44         FDRE                                         r  MEM_DIST1/ADDR_EXT_MEM_DIST_TO_EXT_MEM_reg[18]/C

Slack:                    inf
  Source:                 MEM_DIST1/ADDR_EXT_MEM_DIST_TO_EXT_MEM_HIGHBYTE_reg[10]/C
                            (rising edge-triggered cell FDRE)
  Destination:            MEM_DIST1/ADDR_EXT_MEM_DIST_TO_EXT_MEM_reg[10]/D
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0'  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.327ns  (logic 0.186ns (56.835%)  route 0.141ns (43.165%))
  Logic Levels:           2  (FDRE=1 LUT4=1)
  Clock Uncertainty:      0.983ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.615ns
    Phase Error              (PE):    0.674ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y46         FDRE                         0.000     0.000 r  MEM_DIST1/ADDR_EXT_MEM_DIST_TO_EXT_MEM_HIGHBYTE_reg[10]/C
    SLICE_X35Y46         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  MEM_DIST1/ADDR_EXT_MEM_DIST_TO_EXT_MEM_HIGHBYTE_reg[10]/Q
                         net (fo=1, routed)           0.141     0.282    MEM_DIST1/ADDR_EXT_MEM_DIST_TO_EXT_MEM_HIGHBYTE[10]
    SLICE_X33Y45         LUT4 (Prop_lut4_I3_O)        0.045     0.327 r  MEM_DIST1/ADDR_EXT_MEM_DIST_TO_EXT_MEM[10]_i_1/O
                         net (fo=1, routed)           0.000     0.327    MEM_DIST1/ADDR_EXT_MEM_DIST_TO_EXT_MEM[10]_i_1_n_0
    SLICE_X33Y45         FDSE                                         r  MEM_DIST1/ADDR_EXT_MEM_DIST_TO_EXT_MEM_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     25.000    25.000 f  
    L17                                               0.000    25.000 f  Ext_CLK_IN (IN)
                         net (fo=0)                   0.000    25.000    PLL_1/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432    25.432 f  PLL_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    25.912    PLL_1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    22.767 f  PLL_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    23.300    PLL_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029    23.329 f  PLL_1/inst/clkout1_buf/O
                         net (fo=8, routed)           1.031    24.360    sig_GRANDMASTER_CLK
    SLICE_X36Y46         LUT1 (Prop_lut1_I0_O)        0.056    24.416 r  sig_MEM_CLK_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.238    24.655    sig_MEM_CLK
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    24.684 r  sig_MEM_CLK_BUFG_inst/O
                         net (fo=35, routed)          0.832    25.515    MEM_DIST1/sig_MEM_CLK_BUFG
    SLICE_X33Y45         FDSE                                         r  MEM_DIST1/ADDR_EXT_MEM_DIST_TO_EXT_MEM_reg[10]/C

Slack:                    inf
  Source:                 MEM_DIST1/ADDR_EXT_MEM_DIST_TO_EXT_MEM_HIGHBYTE_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            MEM_DIST1/ADDR_EXT_MEM_DIST_TO_EXT_MEM_reg[2]/D
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0'  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.352ns  (logic 0.209ns (59.435%)  route 0.143ns (40.565%))
  Logic Levels:           2  (FDRE=1 LUT4=1)
  Clock Uncertainty:      0.983ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.615ns
    Phase Error              (PE):    0.674ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y42         FDRE                         0.000     0.000 r  MEM_DIST1/ADDR_EXT_MEM_DIST_TO_EXT_MEM_HIGHBYTE_reg[2]/C
    SLICE_X34Y42         FDRE (Prop_fdre_C_Q)         0.164     0.164 r  MEM_DIST1/ADDR_EXT_MEM_DIST_TO_EXT_MEM_HIGHBYTE_reg[2]/Q
                         net (fo=1, routed)           0.143     0.307    MEM_DIST1/ADDR_EXT_MEM_DIST_TO_EXT_MEM_HIGHBYTE[2]
    SLICE_X33Y42         LUT4 (Prop_lut4_I3_O)        0.045     0.352 r  MEM_DIST1/ADDR_EXT_MEM_DIST_TO_EXT_MEM[2]_i_1/O
                         net (fo=1, routed)           0.000     0.352    MEM_DIST1/ADDR_EXT_MEM_DIST_TO_EXT_MEM[2]_i_1_n_0
    SLICE_X33Y42         FDSE                                         r  MEM_DIST1/ADDR_EXT_MEM_DIST_TO_EXT_MEM_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     25.000    25.000 f  
    L17                                               0.000    25.000 f  Ext_CLK_IN (IN)
                         net (fo=0)                   0.000    25.000    PLL_1/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432    25.432 f  PLL_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    25.912    PLL_1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    22.767 f  PLL_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    23.300    PLL_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029    23.329 f  PLL_1/inst/clkout1_buf/O
                         net (fo=8, routed)           1.031    24.360    sig_GRANDMASTER_CLK
    SLICE_X36Y46         LUT1 (Prop_lut1_I0_O)        0.056    24.416 r  sig_MEM_CLK_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.238    24.655    sig_MEM_CLK
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    24.684 r  sig_MEM_CLK_BUFG_inst/O
                         net (fo=35, routed)          0.831    25.514    MEM_DIST1/sig_MEM_CLK_BUFG
    SLICE_X33Y42         FDSE                                         r  MEM_DIST1/ADDR_EXT_MEM_DIST_TO_EXT_MEM_reg[2]/C

Slack:                    inf
  Source:                 MEM_DIST1/start_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            MEM_DIST1/trig_pulse_byte1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0'  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.368ns  (logic 0.186ns (50.548%)  route 0.182ns (49.452%))
  Logic Levels:           2  (FDCE=1 LUT6=1)
  Clock Uncertainty:      0.983ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.615ns
    Phase Error              (PE):    0.674ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y47         FDCE                         0.000     0.000 r  MEM_DIST1/start_reg/C
    SLICE_X36Y47         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  MEM_DIST1/start_reg/Q
                         net (fo=4, routed)           0.182     0.323    MEM_DIST1/start
    SLICE_X35Y47         LUT6 (Prop_lut6_I1_O)        0.045     0.368 r  MEM_DIST1/trig_pulse_byte1_i_1/O
                         net (fo=1, routed)           0.000     0.368    MEM_DIST1/trig_pulse_byte1_i_1_n_0
    SLICE_X35Y47         FDRE                                         r  MEM_DIST1/trig_pulse_byte1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     25.000    25.000 f  
    L17                                               0.000    25.000 f  Ext_CLK_IN (IN)
                         net (fo=0)                   0.000    25.000    PLL_1/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432    25.432 f  PLL_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    25.912    PLL_1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    22.767 f  PLL_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    23.300    PLL_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029    23.329 f  PLL_1/inst/clkout1_buf/O
                         net (fo=8, routed)           1.031    24.360    sig_GRANDMASTER_CLK
    SLICE_X36Y46         LUT1 (Prop_lut1_I0_O)        0.056    24.416 r  sig_MEM_CLK_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.238    24.655    sig_MEM_CLK
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    24.684 r  sig_MEM_CLK_BUFG_inst/O
                         net (fo=35, routed)          0.832    25.515    MEM_DIST1/sig_MEM_CLK_BUFG
    SLICE_X35Y47         FDRE                                         r  MEM_DIST1/trig_pulse_byte1_reg/C

Slack:                    inf
  Source:                 MEM_DIST1/ADDR_EXT_MEM_DIST_TO_EXT_MEM_HIGHBYTE_reg[8]/C
                            (rising edge-triggered cell FDRE)
  Destination:            MEM_DIST1/ADDR_EXT_MEM_DIST_TO_EXT_MEM_reg[8]/D
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0'  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.400ns  (logic 0.186ns (46.529%)  route 0.214ns (53.471%))
  Logic Levels:           2  (FDRE=1 LUT4=1)
  Clock Uncertainty:      0.983ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.615ns
    Phase Error              (PE):    0.674ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y44         FDRE                         0.000     0.000 r  MEM_DIST1/ADDR_EXT_MEM_DIST_TO_EXT_MEM_HIGHBYTE_reg[8]/C
    SLICE_X32Y44         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  MEM_DIST1/ADDR_EXT_MEM_DIST_TO_EXT_MEM_HIGHBYTE_reg[8]/Q
                         net (fo=1, routed)           0.214     0.355    MEM_DIST1/ADDR_EXT_MEM_DIST_TO_EXT_MEM_HIGHBYTE[8]
    SLICE_X33Y43         LUT4 (Prop_lut4_I3_O)        0.045     0.400 r  MEM_DIST1/ADDR_EXT_MEM_DIST_TO_EXT_MEM[8]_i_1/O
                         net (fo=1, routed)           0.000     0.400    MEM_DIST1/ADDR_EXT_MEM_DIST_TO_EXT_MEM[8]_i_1_n_0
    SLICE_X33Y43         FDSE                                         r  MEM_DIST1/ADDR_EXT_MEM_DIST_TO_EXT_MEM_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     25.000    25.000 f  
    L17                                               0.000    25.000 f  Ext_CLK_IN (IN)
                         net (fo=0)                   0.000    25.000    PLL_1/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432    25.432 f  PLL_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    25.912    PLL_1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    22.767 f  PLL_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    23.300    PLL_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029    23.329 f  PLL_1/inst/clkout1_buf/O
                         net (fo=8, routed)           1.031    24.360    sig_GRANDMASTER_CLK
    SLICE_X36Y46         LUT1 (Prop_lut1_I0_O)        0.056    24.416 r  sig_MEM_CLK_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.238    24.655    sig_MEM_CLK
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    24.684 r  sig_MEM_CLK_BUFG_inst/O
                         net (fo=35, routed)          0.832    25.515    MEM_DIST1/sig_MEM_CLK_BUFG
    SLICE_X33Y43         FDSE                                         r  MEM_DIST1/ADDR_EXT_MEM_DIST_TO_EXT_MEM_reg[8]/C

Slack:                    inf
  Source:                 PulseGen1/run_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            PulseGen1/active_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.412ns  (logic 0.248ns (60.133%)  route 0.164ns (39.867%))
  Logic Levels:           2  (FDCE=1 LUT5=1)
  Clock Uncertainty:      0.983ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.615ns
    Phase Error              (PE):    0.674ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y49         FDCE                         0.000     0.000 r  PulseGen1/run_reg/C
    SLICE_X36Y49         FDCE (Prop_fdce_C_Q)         0.203     0.203 r  PulseGen1/run_reg/Q
                         net (fo=5, routed)           0.164     0.367    PulseGen1/run
    SLICE_X37Y47         LUT5 (Prop_lut5_I3_O)        0.045     0.412 r  PulseGen1/active_i_1/O
                         net (fo=1, routed)           0.000     0.412    PulseGen1/active_i_1_n_0
    SLICE_X37Y47         FDRE                                         r  PulseGen1/active_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  Ext_CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    PLL_1/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  PLL_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    PLL_1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  PLL_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    PLL_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  PLL_1/inst/clkout1_buf/O
                         net (fo=8, routed)           0.833    -0.838    PulseGen1/CLK
    SLICE_X37Y47         FDRE                                         r  PulseGen1/active_reg/C

Slack:                    inf
  Source:                 PulseGen1/run_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            PulseGen1/count_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.413ns  (logic 0.248ns (59.987%)  route 0.165ns (40.013%))
  Logic Levels:           2  (FDCE=1 LUT4=1)
  Clock Uncertainty:      0.983ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.615ns
    Phase Error              (PE):    0.674ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y49         FDCE                         0.000     0.000 r  PulseGen1/run_reg/C
    SLICE_X36Y49         FDCE (Prop_fdce_C_Q)         0.203     0.203 r  PulseGen1/run_reg/Q
                         net (fo=5, routed)           0.165     0.368    PulseGen1/run
    SLICE_X37Y47         LUT4 (Prop_lut4_I3_O)        0.045     0.413 r  PulseGen1/count[0]_i_1/O
                         net (fo=1, routed)           0.000     0.413    PulseGen1/count[0]_i_1_n_0
    SLICE_X37Y47         FDRE                                         r  PulseGen1/count_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  Ext_CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    PLL_1/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  PLL_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    PLL_1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  PLL_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    PLL_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  PLL_1/inst/clkout1_buf/O
                         net (fo=8, routed)           0.833    -0.838    PulseGen1/CLK
    SLICE_X37Y47         FDRE                                         r  PulseGen1/count_reg[0]/C

Slack:                    inf
  Source:                 PulseGen1/run_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            PulseGen1/done_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.415ns  (logic 0.251ns (60.421%)  route 0.164ns (39.579%))
  Logic Levels:           2  (FDCE=1 LUT4=1)
  Clock Uncertainty:      0.983ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.615ns
    Phase Error              (PE):    0.674ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y49         FDCE                         0.000     0.000 r  PulseGen1/run_reg/C
    SLICE_X36Y49         FDCE (Prop_fdce_C_Q)         0.203     0.203 r  PulseGen1/run_reg/Q
                         net (fo=5, routed)           0.164     0.367    PulseGen1/run
    SLICE_X37Y47         LUT4 (Prop_lut4_I3_O)        0.048     0.415 r  PulseGen1/done_i_1/O
                         net (fo=1, routed)           0.000     0.415    PulseGen1/done_i_1_n_0
    SLICE_X37Y47         FDRE                                         r  PulseGen1/done_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  Ext_CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    PLL_1/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  PLL_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    PLL_1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  PLL_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    PLL_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  PLL_1/inst/clkout1_buf/O
                         net (fo=8, routed)           0.833    -0.838    PulseGen1/CLK
    SLICE_X37Y47         FDRE                                         r  PulseGen1/done_reg/C

Slack:                    inf
  Source:                 PulseGen1/run_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            PulseGen1/count_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.417ns  (logic 0.252ns (60.371%)  route 0.165ns (39.629%))
  Logic Levels:           2  (FDCE=1 LUT4=1)
  Clock Uncertainty:      0.983ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.615ns
    Phase Error              (PE):    0.674ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y49         FDCE                         0.000     0.000 r  PulseGen1/run_reg/C
    SLICE_X36Y49         FDCE (Prop_fdce_C_Q)         0.203     0.203 r  PulseGen1/run_reg/Q
                         net (fo=5, routed)           0.165     0.368    PulseGen1/run
    SLICE_X37Y47         LUT4 (Prop_lut4_I3_O)        0.049     0.417 r  PulseGen1/count[2]_i_1/O
                         net (fo=1, routed)           0.000     0.417    PulseGen1/count[2]_i_1_n_0
    SLICE_X37Y47         FDRE                                         r  PulseGen1/count_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  Ext_CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    PLL_1/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  PLL_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    PLL_1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  PLL_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    PLL_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  PLL_1/inst/clkout1_buf/O
                         net (fo=8, routed)           0.833    -0.838    PulseGen1/CLK
    SLICE_X37Y47         FDRE                                         r  PulseGen1/count_reg[2]/C

Slack:                    inf
  Source:                 MEM_DIST1/ADDR_EXT_MEM_DIST_TO_EXT_MEM_HIGHBYTE_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            MEM_DIST1/ADDR_EXT_MEM_DIST_TO_EXT_MEM_reg[0]/D
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0'  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.425ns  (logic 0.209ns (49.218%)  route 0.216ns (50.782%))
  Logic Levels:           2  (FDRE=1 LUT4=1)
  Clock Uncertainty:      0.983ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.615ns
    Phase Error              (PE):    0.674ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y42         FDRE                         0.000     0.000 r  MEM_DIST1/ADDR_EXT_MEM_DIST_TO_EXT_MEM_HIGHBYTE_reg[0]/C
    SLICE_X34Y42         FDRE (Prop_fdre_C_Q)         0.164     0.164 r  MEM_DIST1/ADDR_EXT_MEM_DIST_TO_EXT_MEM_HIGHBYTE_reg[0]/Q
                         net (fo=1, routed)           0.216     0.380    MEM_DIST1/ADDR_EXT_MEM_DIST_TO_EXT_MEM_HIGHBYTE[0]
    SLICE_X33Y42         LUT4 (Prop_lut4_I3_O)        0.045     0.425 r  MEM_DIST1/ADDR_EXT_MEM_DIST_TO_EXT_MEM[0]_i_1/O
                         net (fo=1, routed)           0.000     0.425    MEM_DIST1/ADDR_EXT_MEM_DIST_TO_EXT_MEM[0]_i_1_n_0
    SLICE_X33Y42         FDSE                                         r  MEM_DIST1/ADDR_EXT_MEM_DIST_TO_EXT_MEM_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     25.000    25.000 f  
    L17                                               0.000    25.000 f  Ext_CLK_IN (IN)
                         net (fo=0)                   0.000    25.000    PLL_1/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432    25.432 f  PLL_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    25.912    PLL_1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    22.767 f  PLL_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    23.300    PLL_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029    23.329 f  PLL_1/inst/clkout1_buf/O
                         net (fo=8, routed)           1.031    24.360    sig_GRANDMASTER_CLK
    SLICE_X36Y46         LUT1 (Prop_lut1_I0_O)        0.056    24.416 r  sig_MEM_CLK_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.238    24.655    sig_MEM_CLK
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    24.684 r  sig_MEM_CLK_BUFG_inst/O
                         net (fo=35, routed)          0.831    25.514    MEM_DIST1/sig_MEM_CLK_BUFG
    SLICE_X33Y42         FDSE                                         r  MEM_DIST1/ADDR_EXT_MEM_DIST_TO_EXT_MEM_reg[0]/C





