Classic Timing Analyzer report for AB
Thu Sep 15 01:17:03 2022
Quartus II Version 9.1 Build 222 10/21/2009 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Timing Analyzer Settings
  4. Parallel Compilation
  5. tpd
  6. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2009 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+-------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Summary                                                                                                 ;
+------------------------------+-------+---------------+-------------+------+------+------------+----------+--------------+
; Type                         ; Slack ; Required Time ; Actual Time ; From ; To   ; From Clock ; To Clock ; Failed Paths ;
+------------------------------+-------+---------------+-------------+------+------+------------+----------+--------------+
; Worst-case tpd               ; N/A   ; None          ; 11.420 ns   ; A[3] ; F[3] ; --         ; --       ; 0            ;
; Total number of failed paths ;       ;               ;             ;      ;      ;            ;          ; 0            ;
+------------------------------+-------+---------------+-------------+------+------+------------+----------+--------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Settings                                                                                                                            ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+
; Option                                                                                               ; Setting            ; From ; To ; Entity Name ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+
; Device Name                                                                                          ; EP2C35F672C6       ;      ;    ;             ;
; Timing Models                                                                                        ; Final              ;      ;    ;             ;
; Default hold multicycle                                                                              ; Same as Multicycle ;      ;    ;             ;
; Cut paths between unrelated clock domains                                                            ; On                 ;      ;    ;             ;
; Cut off read during write signal paths                                                               ; On                 ;      ;    ;             ;
; Cut off feedback from I/O pins                                                                       ; On                 ;      ;    ;             ;
; Report Combined Fast/Slow Timing                                                                     ; Off                ;      ;    ;             ;
; Ignore Clock Settings                                                                                ; Off                ;      ;    ;             ;
; Analyze latches as synchronous elements                                                              ; On                 ;      ;    ;             ;
; Enable Recovery/Removal analysis                                                                     ; Off                ;      ;    ;             ;
; Enable Clock Latency                                                                                 ; Off                ;      ;    ;             ;
; Use TimeQuest Timing Analyzer                                                                        ; Off                ;      ;    ;             ;
; Minimum Core Junction Temperature                                                                    ; 0                  ;      ;    ;             ;
; Maximum Core Junction Temperature                                                                    ; 85                 ;      ;    ;             ;
; Number of source nodes to report per destination node                                                ; 10                 ;      ;    ;             ;
; Number of destination nodes to report                                                                ; 10                 ;      ;    ;             ;
; Number of paths to report                                                                            ; 200                ;      ;    ;             ;
; Report Minimum Timing Checks                                                                         ; Off                ;      ;    ;             ;
; Use Fast Timing Models                                                                               ; Off                ;      ;    ;             ;
; Report IO Paths Separately                                                                           ; Off                ;      ;    ;             ;
; Perform Multicorner Analysis                                                                         ; On                 ;      ;    ;             ;
; Reports the worst-case path for each clock domain and analysis                                       ; Off                ;      ;    ;             ;
; Reports worst-case timing paths for each clock domain and analysis                                   ; On                 ;      ;    ;             ;
; Specifies the maximum number of worst-case timing paths to report for each clock domain and analysis ; 100                ;      ;    ;             ;
; Removes common clock path pessimism (CCPP) during slack computation                                  ; Off                ;      ;    ;             ;
; Output I/O Timing Endpoint                                                                           ; Near End           ;      ;    ;             ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 16     ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+-----------------------------------------------------------+
; tpd                                                       ;
+-------+-------------------+-----------------+------+------+
; Slack ; Required P2P Time ; Actual P2P Time ; From ; To   ;
+-------+-------------------+-----------------+------+------+
; N/A   ; None              ; 11.420 ns       ; A[3] ; F[3] ;
; N/A   ; None              ; 11.014 ns       ; B[2] ; F[2] ;
; N/A   ; None              ; 10.971 ns       ; B[2] ; F[3] ;
; N/A   ; None              ; 10.558 ns       ; A[0] ; F[2] ;
; N/A   ; None              ; 10.522 ns       ; B[4] ; F[4] ;
; N/A   ; None              ; 10.515 ns       ; A[0] ; F[3] ;
; N/A   ; None              ; 10.271 ns       ; B[0] ; F[2] ;
; N/A   ; None              ; 10.258 ns       ; B[3] ; F[3] ;
; N/A   ; None              ; 10.228 ns       ; B[0] ; F[3] ;
; N/A   ; None              ; 10.200 ns       ; B[1] ; F[2] ;
; N/A   ; None              ; 10.191 ns       ; A[1] ; F[2] ;
; N/A   ; None              ; 10.157 ns       ; B[1] ; F[3] ;
; N/A   ; None              ; 10.148 ns       ; A[1] ; F[3] ;
; N/A   ; None              ; 9.986 ns        ; A[0] ; F[0] ;
; N/A   ; None              ; 9.887 ns        ; B[6] ; F[6] ;
; N/A   ; None              ; 9.768 ns        ; B[5] ; F[5] ;
; N/A   ; None              ; 9.759 ns        ; A[0] ; F[1] ;
; N/A   ; None              ; 9.710 ns        ; B[0] ; F[0] ;
; N/A   ; None              ; 9.490 ns        ; A[5] ; F[5] ;
; N/A   ; None              ; 9.456 ns        ; B[0] ; F[1] ;
; N/A   ; None              ; 9.416 ns        ; A[1] ; F[1] ;
; N/A   ; None              ; 9.409 ns        ; B[1] ; F[1] ;
; N/A   ; None              ; 9.409 ns        ; A[2] ; F[2] ;
; N/A   ; None              ; 9.366 ns        ; A[2] ; F[3] ;
; N/A   ; None              ; 9.212 ns        ; A[6] ; F[6] ;
; N/A   ; None              ; 9.120 ns        ; A[4] ; F[4] ;
; N/A   ; None              ; 7.933 ns        ; B[7] ; F[7] ;
; N/A   ; None              ; 7.686 ns        ; A[7] ; F[7] ;
+-------+-------------------+-----------------+------+------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus II Classic Timing Analyzer
    Info: Version 9.1 Build 222 10/21/2009 SJ Web Edition
    Info: Processing started: Thu Sep 15 01:17:03 2022
Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off AB -c AB --timing_analysis_only
Info: Longest tpd from source pin "A[3]" to destination pin "F[3]" is 11.420 ns
    Info: 1: + IC(0.000 ns) + CELL(0.820 ns) = 0.820 ns; Loc. = PIN_AB10; Fanout = 1; PIN Node = 'A[3]'
    Info: 2: + IC(6.113 ns) + CELL(0.271 ns) = 7.204 ns; Loc. = LCCOMB_X14_Y35_N26; Fanout = 1; COMB Node = '74181:inst|77~0'
    Info: 3: + IC(0.245 ns) + CELL(0.389 ns) = 7.838 ns; Loc. = LCCOMB_X14_Y35_N4; Fanout = 1; COMB Node = '74181:inst|77'
    Info: 4: + IC(0.794 ns) + CELL(2.788 ns) = 11.420 ns; Loc. = PIN_C9; Fanout = 0; PIN Node = 'F[3]'
    Info: Total cell delay = 4.268 ns ( 37.37 % )
    Info: Total interconnect delay = 7.152 ns ( 62.63 % )
Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 0 warnings
    Info: Peak virtual memory: 188 megabytes
    Info: Processing ended: Thu Sep 15 01:17:03 2022
    Info: Elapsed time: 00:00:00
    Info: Total CPU time (on all processors): 00:00:01


