#Timing report of worst 6 path(s)
# Unit scale: 1e-09 seconds
# Output precision: 3

#Path 1
Startpoint: $sdff~1^Q~0.Q[0] (.latch clocked by clk)
Endpoint  : $sdff~1^Q~4.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdff~1^Q~0.clk[0] (.latch)                                      0.042     0.042
$sdff~1^Q~0.Q[0] (.latch) [clock-to-output]                      0.124     0.166
$add~0^ADD~0-1[1].a[0] (adder)                                   0.315     0.481
$add~0^ADD~0-1[1].cout[0] (adder)                                0.300     0.781
$add~0^ADD~0-2[1].cin[0] (adder)                                 0.000     0.781
$add~0^ADD~0-2[1].cout[0] (adder)                                0.010     0.791
$add~0^ADD~0-3[1].cin[0] (adder)                                 0.000     0.791
$add~0^ADD~0-3[1].cout[0] (adder)                                0.010     0.801
$add~0^ADD~0-4[1].cin[0] (adder)                                 0.000     0.801
$add~0^ADD~0-4[1].cout[0] (adder)                                0.010     0.811
$add~0^ADD~0-5[1].cin[0] (adder)                                 0.000     0.811
$add~0^ADD~0-5[1].sumout[0] (adder)                              0.300     1.111
n39.in[1] (.names)                                               0.100     1.211
n39.out[0] (.names)                                              0.235     1.446
$sdff~1^Q~4.D[0] (.latch)                                        0.000     1.446
data arrival time                                                          1.446

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdff~1^Q~4.clk[0] (.latch)                                      0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -1.446
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -1.470


#Path 2
Startpoint: $sdff~1^Q~0.Q[0] (.latch clocked by clk)
Endpoint  : $sdff~1^Q~3.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdff~1^Q~0.clk[0] (.latch)                                      0.042     0.042
$sdff~1^Q~0.Q[0] (.latch) [clock-to-output]                      0.124     0.166
$add~0^ADD~0-1[1].a[0] (adder)                                   0.315     0.481
$add~0^ADD~0-1[1].cout[0] (adder)                                0.300     0.781
$add~0^ADD~0-2[1].cin[0] (adder)                                 0.000     0.781
$add~0^ADD~0-2[1].cout[0] (adder)                                0.010     0.791
$add~0^ADD~0-3[1].cin[0] (adder)                                 0.000     0.791
$add~0^ADD~0-3[1].cout[0] (adder)                                0.010     0.801
$add~0^ADD~0-4[1].cin[0] (adder)                                 0.000     0.801
$add~0^ADD~0-4[1].sumout[0] (adder)                              0.300     1.101
n34.in[1] (.names)                                               0.100     1.201
n34.out[0] (.names)                                              0.235     1.436
$sdff~1^Q~3.D[0] (.latch)                                        0.000     1.436
data arrival time                                                          1.436

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdff~1^Q~3.clk[0] (.latch)                                      0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -1.436
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -1.460


#Path 3
Startpoint: $sdff~1^Q~0.Q[0] (.latch clocked by clk)
Endpoint  : $sdff~1^Q~2.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdff~1^Q~0.clk[0] (.latch)                                      0.042     0.042
$sdff~1^Q~0.Q[0] (.latch) [clock-to-output]                      0.124     0.166
$add~0^ADD~0-1[1].a[0] (adder)                                   0.315     0.481
$add~0^ADD~0-1[1].cout[0] (adder)                                0.300     0.781
$add~0^ADD~0-2[1].cin[0] (adder)                                 0.000     0.781
$add~0^ADD~0-2[1].cout[0] (adder)                                0.010     0.791
$add~0^ADD~0-3[1].cin[0] (adder)                                 0.000     0.791
$add~0^ADD~0-3[1].sumout[0] (adder)                              0.300     1.091
n29.in[1] (.names)                                               0.100     1.191
n29.out[0] (.names)                                              0.235     1.426
$sdff~1^Q~2.D[0] (.latch)                                        0.000     1.426
data arrival time                                                          1.426

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdff~1^Q~2.clk[0] (.latch)                                      0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -1.426
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -1.450


#Path 4
Startpoint: $sdff~1^Q~0.Q[0] (.latch clocked by clk)
Endpoint  : $sdff~1^Q~1.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdff~1^Q~0.clk[0] (.latch)                                      0.042     0.042
$sdff~1^Q~0.Q[0] (.latch) [clock-to-output]                      0.124     0.166
$add~0^ADD~0-1[1].a[0] (adder)                                   0.315     0.481
$add~0^ADD~0-1[1].cout[0] (adder)                                0.300     0.781
$add~0^ADD~0-2[1].cin[0] (adder)                                 0.000     0.781
$add~0^ADD~0-2[1].sumout[0] (adder)                              0.300     1.081
n24.in[1] (.names)                                               0.100     1.181
n24.out[0] (.names)                                              0.235     1.416
$sdff~1^Q~1.D[0] (.latch)                                        0.000     1.416
data arrival time                                                          1.416

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdff~1^Q~1.clk[0] (.latch)                                      0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -1.416
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -1.440


#Path 5
Startpoint: $sdff~1^Q~0.Q[0] (.latch clocked by clk)
Endpoint  : $sdff~1^Q~0.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdff~1^Q~0.clk[0] (.latch)                                      0.042     0.042
$sdff~1^Q~0.Q[0] (.latch) [clock-to-output]                      0.124     0.166
$add~0^ADD~0-1[1].a[0] (adder)                                   0.315     0.481
$add~0^ADD~0-1[1].sumout[0] (adder)                              0.300     0.781
n19.in[1] (.names)                                               0.100     0.881
n19.out[0] (.names)                                              0.235     1.116
$sdff~1^Q~0.D[0] (.latch)                                        0.000     1.116
data arrival time                                                          1.116

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdff~1^Q~0.clk[0] (.latch)                                      0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -1.116
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -1.140


#Path 6
Startpoint: $sdff~1^Q~4.Q[0] (.latch clocked by clk)
Endpoint  : out:o_led.outpad[0] (.output clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdff~1^Q~4.clk[0] (.latch)                                      0.042     0.042
$sdff~1^Q~4.Q[0] (.latch) [clock-to-output]                      0.124     0.166
o_led.in[0] (.names)                                             0.120     0.286
o_led.out[0] (.names)                                            0.235     0.521
out:o_led.outpad[0] (.output)                                    0.343     0.864
data arrival time                                                          0.864

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clock uncertainty                                                0.000     0.000
output external delay                                            0.000     0.000
data required time                                                         0.000
--------------------------------------------------------------------------------
data required time                                                         0.000
data arrival time                                                         -0.864
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -0.864


#End of timing report
