--------------------------------------------------------------------------------
Release 10.1.03 Trace  (lin64)
Copyright (c) 1995-2008 Xilinx, Inc.  All rights reserved.

/afs/csail.mit.edu/proj/redsocs/Xilinx10.1/ISE/bin/lin64/unwrapped/trce -ise
/afs/athena.mit.edu/user/a/d/adhikara/Documents/6.111things/flash_flash_flash/flash_flash_flash.ise
-intstyle ise -v 3 -s 4 -xml lab5 lab5.ncd -o lab5.twr lab5.pcf -ucf labkit.ucf

Design file:              lab5.ncd
Physical constraint file: lab5.pcf
Device,package,speed:     xc2v6000,bf957,-4 (PRODUCTION 1.121 2008-07-25, STEPPING level 0)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock ac97_bit_clock
-------------+------------+------------+--------------------+--------+
             |  Setup to  |  Hold to   |                    | Clock  |
Source       | clk (edge) | clk (edge) |Internal Clock(s)   | Phase  |
-------------+------------+------------+--------------------+--------+
ac97_sdata_in|   -0.941(F)|    1.213(F)|analyzer1_clock_OBUF|   0.000|
-------------+------------+------------+--------------------+--------+

Setup/Hold to clock clock_27mhz
------------+------------+------------+------------------+--------+
            |  Setup to  |  Hold to   |                  | Clock  |
Source      | clk (edge) | clk (edge) |Internal Clock(s) | Phase  |
------------+------------+------------+------------------+--------+
button_down |    1.509(R)|   -0.062(R)|clock_27mhz_BUFGP |   0.000|
button_up   |    2.027(R)|   -0.219(R)|clock_27mhz_BUFGP |   0.000|
flash_sts   |    2.747(R)|   -1.686(R)|clock_27mhz_BUFGP |   0.000|
switch<0>   |    2.205(R)|   -1.193(R)|clock_27mhz_BUFGP |   0.000|
switch<1>   |    0.568(R)|   -0.071(R)|clock_27mhz_BUFGP |   0.000|
switch<2>   |    1.253(R)|   -0.149(R)|clock_27mhz_BUFGP |   0.000|
switch<3>   |    1.111(R)|    0.491(R)|clock_27mhz_BUFGP |   0.000|
------------+------------+------------+------------------+--------+

Clock ac97_bit_clock to Pad
------------------+------------+--------------------+--------+
                  | clk (edge) |                    | Clock  |
Destination       |   to PAD   |Internal Clock(s)   | Phase  |
------------------+------------+--------------------+--------+
ac97_sdata_out    |   14.275(R)|analyzer1_clock_OBUF|   0.000|
ac97_synch        |   14.267(R)|analyzer1_clock_OBUF|   0.000|
analyzer1_data<1> |   18.242(R)|analyzer1_clock_OBUF|   0.000|
analyzer1_data<3> |   17.832(R)|analyzer1_clock_OBUF|   0.000|
analyzer3_data<8> |   16.119(F)|analyzer1_clock_OBUF|   0.000|
analyzer3_data<9> |   15.925(F)|analyzer1_clock_OBUF|   0.000|
analyzer3_data<10>|   15.450(F)|analyzer1_clock_OBUF|   0.000|
analyzer3_data<11>|   14.832(F)|analyzer1_clock_OBUF|   0.000|
analyzer3_data<12>|   14.728(F)|analyzer1_clock_OBUF|   0.000|
analyzer3_data<13>|   16.125(F)|analyzer1_clock_OBUF|   0.000|
analyzer3_data<14>|   15.052(F)|analyzer1_clock_OBUF|   0.000|
analyzer3_data<15>|   16.461(F)|analyzer1_clock_OBUF|   0.000|
------------------+------------+--------------------+--------+

Clock clock_27mhz to Pad
-----------------+------------+------------------+--------+
                 | clk (edge) |                  | Clock  |
Destination      |   to PAD   |Internal Clock(s) | Phase  |
-----------------+------------+------------------+--------+
analyzer1_data<0>|   13.664(R)|clock_27mhz_BUFGP |   0.000|
analyzer3_clock  |   13.906(R)|clock_27mhz_BUFGP |   0.000|
audio_reset_b    |   13.204(R)|clock_27mhz_BUFGP |   0.000|
disp_clock       |    8.275(R)|clock_27mhz_BUFGP |   0.000|
flash_address<1> |   10.924(R)|clock_27mhz_BUFGP |   0.000|
flash_address<2> |    9.390(R)|clock_27mhz_BUFGP |   0.000|
flash_address<3> |    9.471(R)|clock_27mhz_BUFGP |   0.000|
flash_address<4> |    9.465(R)|clock_27mhz_BUFGP |   0.000|
flash_address<5> |    9.494(R)|clock_27mhz_BUFGP |   0.000|
flash_address<6> |    9.795(R)|clock_27mhz_BUFGP |   0.000|
flash_address<7> |    9.753(R)|clock_27mhz_BUFGP |   0.000|
flash_address<8> |   10.391(R)|clock_27mhz_BUFGP |   0.000|
flash_address<9> |   10.058(R)|clock_27mhz_BUFGP |   0.000|
flash_address<10>|    9.706(R)|clock_27mhz_BUFGP |   0.000|
flash_address<11>|   10.289(R)|clock_27mhz_BUFGP |   0.000|
flash_address<12>|    9.778(R)|clock_27mhz_BUFGP |   0.000|
flash_address<13>|    9.175(R)|clock_27mhz_BUFGP |   0.000|
flash_address<14>|    9.776(R)|clock_27mhz_BUFGP |   0.000|
flash_address<15>|    9.551(R)|clock_27mhz_BUFGP |   0.000|
flash_address<16>|    9.563(R)|clock_27mhz_BUFGP |   0.000|
flash_address<17>|    9.796(R)|clock_27mhz_BUFGP |   0.000|
flash_address<18>|   10.210(R)|clock_27mhz_BUFGP |   0.000|
flash_address<19>|   10.636(R)|clock_27mhz_BUFGP |   0.000|
flash_address<20>|   10.716(R)|clock_27mhz_BUFGP |   0.000|
flash_address<21>|   10.611(R)|clock_27mhz_BUFGP |   0.000|
flash_address<22>|   11.060(R)|clock_27mhz_BUFGP |   0.000|
flash_address<23>|    9.365(R)|clock_27mhz_BUFGP |   0.000|
flash_ce_b       |   10.722(R)|clock_27mhz_BUFGP |   0.000|
flash_oe_b       |   11.880(R)|clock_27mhz_BUFGP |   0.000|
flash_reset_b    |    8.931(R)|clock_27mhz_BUFGP |   0.000|
flash_we_b       |   12.207(R)|clock_27mhz_BUFGP |   0.000|
led<0>           |   11.342(R)|clock_27mhz_BUFGP |   0.000|
led<1>           |   13.451(R)|clock_27mhz_BUFGP |   0.000|
-----------------+------------+------------------+--------+

Clock to Setup on destination clock ac97_bit_clock
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
ac97_bit_clock |    7.682|         |   11.613|    4.125|
clock_27mhz    |    2.958|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock clock_27mhz
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
ac97_bit_clock |    3.693|         |         |         |
clock_27mhz    |    7.920|         |         |         |
---------------+---------+---------+---------+---------+

Pad to Pad
---------------+-----------------+---------+
Source Pad     |Destination Pad  |  Delay  |
---------------+-----------------+---------+
ac97_bit_clock |analyzer1_clock  |   17.015|
ac97_sdata_in  |analyzer1_data<2>|   14.661|
flash_sts      |led<2>           |   12.247|
switch<0>      |led<3>           |    6.691|
---------------+-----------------+---------+


Analysis completed Tue Nov 14 21:14:32 2017 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 385 MB



