m255
K4
z2
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
Z0 dC:/Users/czhe/Documents/fpga_proj/four_bit_sync_cntr_beh/simulation/modelsim
vfour_bit_sync_cntr_beh
!s110 1572530897
!i10b 1
!s100 N]d:92B:;1FP>`<f1k@G^2
IE>J91e>X:kI`ASeFa_3al0
Z1 VDg1SIo80bB@j0V0VzS_@n1
R0
w1572530816
8C:/Users/czhe/Documents/fpga_proj/four_bit_sync_cntr_beh/four_bit_sync_cntr_beh.v
FC:/Users/czhe/Documents/fpga_proj/four_bit_sync_cntr_beh/four_bit_sync_cntr_beh.v
L0 1
Z2 OV;L;10.5b;63
r1
!s85 0
31
!s108 1572530896.000000
!s107 C:/Users/czhe/Documents/fpga_proj/four_bit_sync_cntr_beh/four_bit_sync_cntr_beh.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+C:/Users/czhe/Documents/fpga_proj/four_bit_sync_cntr_beh|C:/Users/czhe/Documents/fpga_proj/four_bit_sync_cntr_beh/four_bit_sync_cntr_beh.v|
!i113 1
o-vlog01compat -work work
!s92 -vlog01compat -work work +incdir+C:/Users/czhe/Documents/fpga_proj/four_bit_sync_cntr_beh
Z3 tCvgOpt 0
vfour_bit_sync_cntr_beh_tb
!s110 1572531050
!i10b 1
!s100 Bj13DKV?7GT?[N_6U5bL`1
I1<?z1jN@Zg2bMg;^?QZZF0
R1
R0
w1572531043
8C:/Users/czhe/Documents/fpga_proj/four_bit_sync_cntr_beh/four_bit_sync_cntr_beh_tb.v
FC:/Users/czhe/Documents/fpga_proj/four_bit_sync_cntr_beh/four_bit_sync_cntr_beh_tb.v
L0 1
R2
r1
!s85 0
31
!s108 1572531050.000000
!s107 C:/Users/czhe/Documents/fpga_proj/four_bit_sync_cntr_beh/four_bit_sync_cntr_beh_tb.v|
!s90 -reportprogress|300|-work|work|C:/Users/czhe/Documents/fpga_proj/four_bit_sync_cntr_beh/four_bit_sync_cntr_beh_tb.v|
!i113 1
o-work work
R3
