

================================================================
== Vitis HLS Report for 'compute_Pipeline_VITIS_LOOP_263_25'
================================================================
* Date:           Sat Nov 19 15:44:38 2022

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        correlation-max-throughput
* Solution:       zcu104 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu7ev-ffvc1156-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  1.237 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       18|       18|  0.180 us|  0.180 us|   18|   18|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                     |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name      |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +---------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_263_25  |       16|       16|         2|          1|          1|    15|       yes|
        +---------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+------+--------+--------+-----+
|       Name      | BRAM_18K|  DSP |   FF   |   LUT  | URAM|
+-----------------+---------+------+--------+--------+-----+
|DSP              |        -|     -|       -|       -|    -|
|Expression       |        -|     -|       0|      64|    -|
|FIFO             |        -|     -|       -|       -|    -|
|Instance         |        -|     -|       -|       -|    -|
|Memory           |        -|     -|       -|       -|    -|
|Multiplexer      |        -|     -|       -|      36|    -|
|Register         |        -|     -|      26|       -|    -|
+-----------------+---------+------+--------+--------+-----+
|Total            |        0|     0|      26|     100|    0|
+-----------------+---------+------+--------+--------+-----+
|Available        |      624|  1728|  460800|  230400|   96|
+-----------------+---------+------+--------+--------+-----+
|Utilization (%)  |        0|     0|      ~0|      ~0|    0|
+-----------------+---------+------+--------+--------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------------------+----------+----+---+----+------------+------------+
    |           Variable Name           | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------------------------+----------+----+---+----+------------+------------+
    |add_ln263_fu_170_p2                |         +|   0|  0|  13|           6|           3|
    |ap_block_pp0                       |       and|   0|  0|   2|           1|           1|
    |ap_enable_state1_pp0_iter0_stage0  |       and|   0|  0|   2|           1|           1|
    |ap_enable_state2_pp0_iter1_stage0  |       and|   0|  0|   2|           1|           1|
    |icmp_ln263_fu_164_p2               |      icmp|   0|  0|  10|           6|           2|
    |or_ln263_fu_158_p2                 |        or|   0|  0|   6|           6|           2|
    |or_ln267_2_fu_181_p2               |        or|   0|  0|   5|           5|           1|
    |or_ln267_3_fu_193_p2               |        or|   0|  0|  11|          11|           7|
    |or_ln267_fu_147_p2                 |        or|   0|  0|  11|           6|          11|
    |ap_enable_pp0                      |       xor|   0|  0|   2|           1|           2|
    +-----------------------------------+----------+----+---+----+------------+------------+
    |Total                              |          |   0|  0|  64|          44|          31|
    +-----------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +----------------------------------+----+-----------+-----+-----------+
    |               Name               | LUT| Input Size| Bits| Total Bits|
    +----------------------------------+----+-----------+-----+-----------+
    |ap_done_int                       |   9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter1_reg  |   9|          2|    1|          2|
    |ap_sig_allocacmp_i                |   9|          2|    6|         12|
    |i_14_fu_54                        |   9|          2|    6|         12|
    +----------------------------------+----+-----------+-----+-----------+
    |Total                             |  36|          8|   14|         28|
    +----------------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------+---+----+-----+-----------+
    |               Name               | FF| LUT| Bits| Const Bits|
    +----------------------------------+---+----+-----+-----------+
    |ap_CS_fsm                         |  1|   0|    1|          0|
    |ap_done_reg                       |  1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1           |  1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg  |  1|   0|    1|          0|
    |i_14_fu_54                        |  6|   0|    6|          0|
    |i_reg_223                         |  6|   0|    6|          0|
    |icmp_ln263_reg_238                |  1|   0|    1|          0|
    |lshr_ln_reg_228                   |  5|   0|    5|          0|
    |or_ln263_reg_233                  |  4|   0|    6|          2|
    +----------------------------------+---+----+-----+-----------+
    |Total                             | 26|   0|   28|          2|
    +----------------------------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------------+-----+-----+------------+------------------------------------+--------------+
|       RTL Ports       | Dir | Bits|  Protocol  |            Source Object           |    C Type    |
+-----------------------+-----+-----+------------+------------------------------------+--------------+
|ap_clk                 |   in|    1|  ap_ctrl_hs|  compute_Pipeline_VITIS_LOOP_263_25|  return value|
|ap_rst                 |   in|    1|  ap_ctrl_hs|  compute_Pipeline_VITIS_LOOP_263_25|  return value|
|ap_start               |   in|    1|  ap_ctrl_hs|  compute_Pipeline_VITIS_LOOP_263_25|  return value|
|ap_done                |  out|    1|  ap_ctrl_hs|  compute_Pipeline_VITIS_LOOP_263_25|  return value|
|ap_idle                |  out|    1|  ap_ctrl_hs|  compute_Pipeline_VITIS_LOOP_263_25|  return value|
|ap_ready               |  out|    1|  ap_ctrl_hs|  compute_Pipeline_VITIS_LOOP_263_25|  return value|
|reg_file_3_1_address0  |  out|   11|   ap_memory|                        reg_file_3_1|         array|
|reg_file_3_1_ce0       |  out|    1|   ap_memory|                        reg_file_3_1|         array|
|reg_file_3_1_we0       |  out|    1|   ap_memory|                        reg_file_3_1|         array|
|reg_file_3_1_d0        |  out|   16|   ap_memory|                        reg_file_3_1|         array|
|reg_file_3_1_address1  |  out|   11|   ap_memory|                        reg_file_3_1|         array|
|reg_file_3_1_ce1       |  out|    1|   ap_memory|                        reg_file_3_1|         array|
|reg_file_3_1_we1       |  out|    1|   ap_memory|                        reg_file_3_1|         array|
|reg_file_3_1_d1        |  out|   16|   ap_memory|                        reg_file_3_1|         array|
|reg_file_3_0_address0  |  out|   11|   ap_memory|                        reg_file_3_0|         array|
|reg_file_3_0_ce0       |  out|    1|   ap_memory|                        reg_file_3_0|         array|
|reg_file_3_0_we0       |  out|    1|   ap_memory|                        reg_file_3_0|         array|
|reg_file_3_0_d0        |  out|   16|   ap_memory|                        reg_file_3_0|         array|
|reg_file_3_0_address1  |  out|   11|   ap_memory|                        reg_file_3_0|         array|
|reg_file_3_0_ce1       |  out|    1|   ap_memory|                        reg_file_3_0|         array|
|reg_file_3_0_we1       |  out|    1|   ap_memory|                        reg_file_3_0|         array|
|reg_file_3_0_d1        |  out|   16|   ap_memory|                        reg_file_3_0|         array|
+-----------------------+-----+-----+------------+------------------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 2
* Pipeline : 1
  Pipeline-0 : II = 1, D = 2, States = { 1 2 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.23>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%i_14 = alloca i32 1"   --->   Operation 5 'alloca' 'i_14' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %reg_file_3_1, i64 666, i64 30, i64 18446744073709551615"   --->   Operation 6 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %reg_file_3_0, i64 666, i64 30, i64 18446744073709551615"   --->   Operation 7 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.42ns)   --->   "%store_ln0 = store i6 0, i6 %i_14"   --->   Operation 8 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc281.0.split"   --->   Operation 9 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%i = load i6 %i_14" [correlation-max-throughput/src/correlation.cpp:263]   --->   Operation 10 'load' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%lshr_ln = partselect i5 @_ssdm_op_PartSelect.i5.i6.i32.i32, i6 %i, i32 1, i32 5" [correlation-max-throughput/src/correlation.cpp:267]   --->   Operation 11 'partselect' 'lshr_ln' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%zext_ln267_4 = zext i5 %lshr_ln" [correlation-max-throughput/src/correlation.cpp:267]   --->   Operation 12 'zext' 'zext_ln267_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%add_ln7 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i5.i6, i5 %lshr_ln, i6 %zext_ln267_4" [correlation-max-throughput/src/correlation.cpp:267]   --->   Operation 13 'bitconcatenate' 'add_ln7' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%zext_ln267 = zext i11 %add_ln7" [correlation-max-throughput/src/correlation.cpp:267]   --->   Operation 14 'zext' 'zext_ln267' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%reg_file_3_0_addr = getelementptr i16 %reg_file_3_0, i64 0, i64 %zext_ln267" [correlation-max-throughput/src/correlation.cpp:267]   --->   Operation 15 'getelementptr' 'reg_file_3_0_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (1.23ns)   --->   "%store_ln267 = store i16 1, i11 %reg_file_3_0_addr" [correlation-max-throughput/src/correlation.cpp:267]   --->   Operation 16 'store' 'store_ln267' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2048> <RAM>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%or_ln267 = or i11 %add_ln7, i11 32" [correlation-max-throughput/src/correlation.cpp:267]   --->   Operation 17 'or' 'or_ln267' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%zext_ln267_1 = zext i11 %or_ln267" [correlation-max-throughput/src/correlation.cpp:267]   --->   Operation 18 'zext' 'zext_ln267_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%reg_file_3_1_addr = getelementptr i16 %reg_file_3_1, i64 0, i64 %zext_ln267_1" [correlation-max-throughput/src/correlation.cpp:267]   --->   Operation 19 'getelementptr' 'reg_file_3_1_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (1.23ns)   --->   "%store_ln267 = store i16 1, i11 %reg_file_3_1_addr" [correlation-max-throughput/src/correlation.cpp:267]   --->   Operation 20 'store' 'store_ln267' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2048> <RAM>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%or_ln263 = or i6 %i, i6 3" [correlation-max-throughput/src/correlation.cpp:263]   --->   Operation 21 'or' 'or_ln263' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.78ns)   --->   "%icmp_ln263 = icmp_eq  i6 %or_ln263, i6 63" [correlation-max-throughput/src/correlation.cpp:263]   --->   Operation 22 'icmp' 'icmp_ln263' <Predicate = true> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%br_ln263 = br i1 %icmp_ln263, void %for.inc281.3, void %for.end283.exitStub" [correlation-max-throughput/src/correlation.cpp:263]   --->   Operation 23 'br' 'br_ln263' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.78ns)   --->   "%add_ln263 = add i6 %i, i6 4" [correlation-max-throughput/src/correlation.cpp:263]   --->   Operation 24 'add' 'add_ln263' <Predicate = (!icmp_ln263)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 25 [1/1] (0.42ns)   --->   "%store_ln263 = store i6 %add_ln263, i6 %i_14" [correlation-max-throughput/src/correlation.cpp:263]   --->   Operation 25 'store' 'store_ln263' <Predicate = (!icmp_ln263)> <Delay = 0.42>

State 2 <SV = 1> <Delay = 1.23>
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "%specpipeline_ln266 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_17" [correlation-max-throughput/src/correlation.cpp:266]   --->   Operation 26 'specpipeline' 'specpipeline_ln266' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "%specloopname_ln132 = specloopname void @_ssdm_op_SpecLoopName, void @empty_2" [correlation-max-throughput/src/correlation.cpp:132]   --->   Operation 27 'specloopname' 'specloopname_ln132' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 28 [1/1] (0.00ns)   --->   "%or_ln267_2 = or i5 %lshr_ln, i5 1" [correlation-max-throughput/src/correlation.cpp:267]   --->   Operation 28 'or' 'or_ln267_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 29 [1/1] (0.00ns)   --->   "%or_ln267_1 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i6.i5, i6 %i, i5 %or_ln267_2" [correlation-max-throughput/src/correlation.cpp:267]   --->   Operation 29 'bitconcatenate' 'or_ln267_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 30 [1/1] (0.00ns)   --->   "%or_ln267_3 = or i11 %or_ln267_1, i11 64" [correlation-max-throughput/src/correlation.cpp:267]   --->   Operation 30 'or' 'or_ln267_3' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 31 [1/1] (0.00ns)   --->   "%zext_ln267_2 = zext i11 %or_ln267_3" [correlation-max-throughput/src/correlation.cpp:267]   --->   Operation 31 'zext' 'zext_ln267_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 32 [1/1] (0.00ns)   --->   "%reg_file_3_0_addr_7 = getelementptr i16 %reg_file_3_0, i64 0, i64 %zext_ln267_2" [correlation-max-throughput/src/correlation.cpp:267]   --->   Operation 32 'getelementptr' 'reg_file_3_0_addr_7' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 33 [1/1] (1.23ns)   --->   "%store_ln267 = store i16 1, i11 %reg_file_3_0_addr_7" [correlation-max-throughput/src/correlation.cpp:267]   --->   Operation 33 'store' 'store_ln267' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2048> <RAM>
ST_2 : Operation 34 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 15, i64 15, i64 15"   --->   Operation 34 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 35 [1/1] (0.00ns)   --->   "%add_ln267_3 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i6.i5, i6 %or_ln263, i5 %or_ln267_2" [correlation-max-throughput/src/correlation.cpp:267]   --->   Operation 35 'bitconcatenate' 'add_ln267_3' <Predicate = (!icmp_ln263)> <Delay = 0.00>
ST_2 : Operation 36 [1/1] (0.00ns)   --->   "%zext_ln267_3 = zext i11 %add_ln267_3" [correlation-max-throughput/src/correlation.cpp:267]   --->   Operation 36 'zext' 'zext_ln267_3' <Predicate = (!icmp_ln263)> <Delay = 0.00>
ST_2 : Operation 37 [1/1] (0.00ns)   --->   "%reg_file_3_1_addr_7 = getelementptr i16 %reg_file_3_1, i64 0, i64 %zext_ln267_3" [correlation-max-throughput/src/correlation.cpp:267]   --->   Operation 37 'getelementptr' 'reg_file_3_1_addr_7' <Predicate = (!icmp_ln263)> <Delay = 0.00>
ST_2 : Operation 38 [1/1] (1.23ns)   --->   "%store_ln267 = store i16 1, i11 %reg_file_3_1_addr_7" [correlation-max-throughput/src/correlation.cpp:267]   --->   Operation 38 'store' 'store_ln267' <Predicate = (!icmp_ln263)> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2048> <RAM>
ST_2 : Operation 39 [1/1] (0.00ns)   --->   "%br_ln263 = br void %for.inc281.0.split" [correlation-max-throughput/src/correlation.cpp:263]   --->   Operation 39 'br' 'br_ln263' <Predicate = (!icmp_ln263)> <Delay = 0.00>
ST_2 : Operation 40 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 40 'ret' 'ret_ln0' <Predicate = (icmp_ln263)> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ reg_file_3_1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[00]; IO mode=ap_memory:ce=0
Port [ reg_file_3_0]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[00]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
i_14                (alloca           ) [ 010]
specmemcore_ln0     (specmemcore      ) [ 000]
specmemcore_ln0     (specmemcore      ) [ 000]
store_ln0           (store            ) [ 000]
br_ln0              (br               ) [ 000]
i                   (load             ) [ 011]
lshr_ln             (partselect       ) [ 011]
zext_ln267_4        (zext             ) [ 000]
add_ln7             (bitconcatenate   ) [ 000]
zext_ln267          (zext             ) [ 000]
reg_file_3_0_addr   (getelementptr    ) [ 000]
store_ln267         (store            ) [ 000]
or_ln267            (or               ) [ 000]
zext_ln267_1        (zext             ) [ 000]
reg_file_3_1_addr   (getelementptr    ) [ 000]
store_ln267         (store            ) [ 000]
or_ln263            (or               ) [ 011]
icmp_ln263          (icmp             ) [ 011]
br_ln263            (br               ) [ 000]
add_ln263           (add              ) [ 000]
store_ln263         (store            ) [ 000]
specpipeline_ln266  (specpipeline     ) [ 000]
specloopname_ln132  (specloopname     ) [ 000]
or_ln267_2          (or               ) [ 000]
or_ln267_1          (bitconcatenate   ) [ 000]
or_ln267_3          (or               ) [ 000]
zext_ln267_2        (zext             ) [ 000]
reg_file_3_0_addr_7 (getelementptr    ) [ 000]
store_ln267         (store            ) [ 000]
empty               (speclooptripcount) [ 000]
add_ln267_3         (bitconcatenate   ) [ 000]
zext_ln267_3        (zext             ) [ 000]
reg_file_3_1_addr_7 (getelementptr    ) [ 000]
store_ln267         (store            ) [ 000]
br_ln263            (br               ) [ 000]
ret_ln0             (ret              ) [ 000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="reg_file_3_1">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="reg_file_3_1"/><MemPortTyVec>0 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="reg_file_3_0">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="reg_file_3_0"/><MemPortTyVec>0 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1001" name="const_4">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecMemCore"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i5.i6.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i11.i5.i6"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_17"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_2"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i11.i6.i5"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1004" name="i_14_fu_54">
<pin_list>
<pin id="55" dir="0" index="0" bw="1" slack="0"/>
<pin id="56" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="i_14/1 "/>
</bind>
</comp>

<comp id="58" class="1004" name="reg_file_3_0_addr_gep_fu_58">
<pin_list>
<pin id="59" dir="0" index="0" bw="16" slack="0"/>
<pin id="60" dir="0" index="1" bw="1" slack="0"/>
<pin id="61" dir="0" index="2" bw="11" slack="0"/>
<pin id="62" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="reg_file_3_0_addr/1 "/>
</bind>
</comp>

<comp id="65" class="1004" name="grp_access_fu_65">
<pin_list>
<pin id="66" dir="0" index="0" bw="11" slack="0"/>
<pin id="67" dir="0" index="1" bw="16" slack="0"/>
<pin id="68" dir="0" index="2" bw="0" slack="0"/>
<pin id="70" dir="0" index="4" bw="11" slack="0"/>
<pin id="71" dir="0" index="5" bw="16" slack="2147483647"/>
<pin id="72" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="69" dir="1" index="3" bw="16" slack="2147483647"/>
<pin id="73" dir="1" index="7" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln267/1 store_ln267/2 "/>
</bind>
</comp>

<comp id="76" class="1004" name="reg_file_3_1_addr_gep_fu_76">
<pin_list>
<pin id="77" dir="0" index="0" bw="16" slack="0"/>
<pin id="78" dir="0" index="1" bw="1" slack="0"/>
<pin id="79" dir="0" index="2" bw="11" slack="0"/>
<pin id="80" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="reg_file_3_1_addr/1 "/>
</bind>
</comp>

<comp id="83" class="1004" name="grp_access_fu_83">
<pin_list>
<pin id="84" dir="0" index="0" bw="11" slack="0"/>
<pin id="85" dir="0" index="1" bw="16" slack="0"/>
<pin id="86" dir="0" index="2" bw="0" slack="0"/>
<pin id="88" dir="0" index="4" bw="11" slack="0"/>
<pin id="89" dir="0" index="5" bw="16" slack="2147483647"/>
<pin id="90" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="87" dir="1" index="3" bw="16" slack="2147483647"/>
<pin id="91" dir="1" index="7" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln267/1 store_ln267/2 "/>
</bind>
</comp>

<comp id="94" class="1004" name="reg_file_3_0_addr_7_gep_fu_94">
<pin_list>
<pin id="95" dir="0" index="0" bw="16" slack="0"/>
<pin id="96" dir="0" index="1" bw="1" slack="0"/>
<pin id="97" dir="0" index="2" bw="11" slack="0"/>
<pin id="98" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="reg_file_3_0_addr_7/2 "/>
</bind>
</comp>

<comp id="103" class="1004" name="reg_file_3_1_addr_7_gep_fu_103">
<pin_list>
<pin id="104" dir="0" index="0" bw="16" slack="0"/>
<pin id="105" dir="0" index="1" bw="1" slack="0"/>
<pin id="106" dir="0" index="2" bw="11" slack="0"/>
<pin id="107" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="reg_file_3_1_addr_7/2 "/>
</bind>
</comp>

<comp id="112" class="1004" name="store_ln0_store_fu_112">
<pin_list>
<pin id="113" dir="0" index="0" bw="1" slack="0"/>
<pin id="114" dir="0" index="1" bw="6" slack="0"/>
<pin id="115" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="117" class="1004" name="i_load_fu_117">
<pin_list>
<pin id="118" dir="0" index="0" bw="6" slack="0"/>
<pin id="119" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="i/1 "/>
</bind>
</comp>

<comp id="120" class="1004" name="lshr_ln_fu_120">
<pin_list>
<pin id="121" dir="0" index="0" bw="5" slack="0"/>
<pin id="122" dir="0" index="1" bw="6" slack="0"/>
<pin id="123" dir="0" index="2" bw="1" slack="0"/>
<pin id="124" dir="0" index="3" bw="4" slack="0"/>
<pin id="125" dir="1" index="4" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="lshr_ln/1 "/>
</bind>
</comp>

<comp id="130" class="1004" name="zext_ln267_4_fu_130">
<pin_list>
<pin id="131" dir="0" index="0" bw="5" slack="0"/>
<pin id="132" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln267_4/1 "/>
</bind>
</comp>

<comp id="134" class="1004" name="add_ln7_fu_134">
<pin_list>
<pin id="135" dir="0" index="0" bw="11" slack="0"/>
<pin id="136" dir="0" index="1" bw="5" slack="0"/>
<pin id="137" dir="0" index="2" bw="5" slack="0"/>
<pin id="138" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="add_ln7/1 "/>
</bind>
</comp>

<comp id="142" class="1004" name="zext_ln267_fu_142">
<pin_list>
<pin id="143" dir="0" index="0" bw="11" slack="0"/>
<pin id="144" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln267/1 "/>
</bind>
</comp>

<comp id="147" class="1004" name="or_ln267_fu_147">
<pin_list>
<pin id="148" dir="0" index="0" bw="11" slack="0"/>
<pin id="149" dir="0" index="1" bw="11" slack="0"/>
<pin id="150" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln267/1 "/>
</bind>
</comp>

<comp id="153" class="1004" name="zext_ln267_1_fu_153">
<pin_list>
<pin id="154" dir="0" index="0" bw="11" slack="0"/>
<pin id="155" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln267_1/1 "/>
</bind>
</comp>

<comp id="158" class="1004" name="or_ln263_fu_158">
<pin_list>
<pin id="159" dir="0" index="0" bw="6" slack="0"/>
<pin id="160" dir="0" index="1" bw="6" slack="0"/>
<pin id="161" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln263/1 "/>
</bind>
</comp>

<comp id="164" class="1004" name="icmp_ln263_fu_164">
<pin_list>
<pin id="165" dir="0" index="0" bw="6" slack="0"/>
<pin id="166" dir="0" index="1" bw="6" slack="0"/>
<pin id="167" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln263/1 "/>
</bind>
</comp>

<comp id="170" class="1004" name="add_ln263_fu_170">
<pin_list>
<pin id="171" dir="0" index="0" bw="6" slack="0"/>
<pin id="172" dir="0" index="1" bw="4" slack="0"/>
<pin id="173" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln263/1 "/>
</bind>
</comp>

<comp id="176" class="1004" name="store_ln263_store_fu_176">
<pin_list>
<pin id="177" dir="0" index="0" bw="6" slack="0"/>
<pin id="178" dir="0" index="1" bw="6" slack="0"/>
<pin id="179" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln263/1 "/>
</bind>
</comp>

<comp id="181" class="1004" name="or_ln267_2_fu_181">
<pin_list>
<pin id="182" dir="0" index="0" bw="5" slack="1"/>
<pin id="183" dir="0" index="1" bw="5" slack="0"/>
<pin id="184" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln267_2/2 "/>
</bind>
</comp>

<comp id="186" class="1004" name="or_ln267_1_fu_186">
<pin_list>
<pin id="187" dir="0" index="0" bw="11" slack="0"/>
<pin id="188" dir="0" index="1" bw="6" slack="1"/>
<pin id="189" dir="0" index="2" bw="5" slack="0"/>
<pin id="190" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="or_ln267_1/2 "/>
</bind>
</comp>

<comp id="193" class="1004" name="or_ln267_3_fu_193">
<pin_list>
<pin id="194" dir="0" index="0" bw="11" slack="0"/>
<pin id="195" dir="0" index="1" bw="11" slack="0"/>
<pin id="196" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln267_3/2 "/>
</bind>
</comp>

<comp id="199" class="1004" name="zext_ln267_2_fu_199">
<pin_list>
<pin id="200" dir="0" index="0" bw="11" slack="0"/>
<pin id="201" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln267_2/2 "/>
</bind>
</comp>

<comp id="204" class="1004" name="add_ln267_3_fu_204">
<pin_list>
<pin id="205" dir="0" index="0" bw="11" slack="0"/>
<pin id="206" dir="0" index="1" bw="6" slack="1"/>
<pin id="207" dir="0" index="2" bw="5" slack="0"/>
<pin id="208" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="add_ln267_3/2 "/>
</bind>
</comp>

<comp id="211" class="1004" name="zext_ln267_3_fu_211">
<pin_list>
<pin id="212" dir="0" index="0" bw="11" slack="0"/>
<pin id="213" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln267_3/2 "/>
</bind>
</comp>

<comp id="216" class="1005" name="i_14_reg_216">
<pin_list>
<pin id="217" dir="0" index="0" bw="6" slack="0"/>
<pin id="218" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opset="i_14 "/>
</bind>
</comp>

<comp id="223" class="1005" name="i_reg_223">
<pin_list>
<pin id="224" dir="0" index="0" bw="6" slack="1"/>
<pin id="225" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="228" class="1005" name="lshr_ln_reg_228">
<pin_list>
<pin id="229" dir="0" index="0" bw="5" slack="1"/>
<pin id="230" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="lshr_ln "/>
</bind>
</comp>

<comp id="233" class="1005" name="or_ln263_reg_233">
<pin_list>
<pin id="234" dir="0" index="0" bw="6" slack="1"/>
<pin id="235" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="or_ln263 "/>
</bind>
</comp>

<comp id="238" class="1005" name="icmp_ln263_reg_238">
<pin_list>
<pin id="239" dir="0" index="0" bw="1" slack="1"/>
<pin id="240" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln263 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="57"><net_src comp="4" pin="0"/><net_sink comp="54" pin=0"/></net>

<net id="63"><net_src comp="2" pin="0"/><net_sink comp="58" pin=0"/></net>

<net id="64"><net_src comp="22" pin="0"/><net_sink comp="58" pin=1"/></net>

<net id="74"><net_src comp="24" pin="0"/><net_sink comp="65" pin=4"/></net>

<net id="75"><net_src comp="58" pin="3"/><net_sink comp="65" pin=2"/></net>

<net id="81"><net_src comp="0" pin="0"/><net_sink comp="76" pin=0"/></net>

<net id="82"><net_src comp="22" pin="0"/><net_sink comp="76" pin=1"/></net>

<net id="92"><net_src comp="24" pin="0"/><net_sink comp="83" pin=4"/></net>

<net id="93"><net_src comp="76" pin="3"/><net_sink comp="83" pin=2"/></net>

<net id="99"><net_src comp="2" pin="0"/><net_sink comp="94" pin=0"/></net>

<net id="100"><net_src comp="22" pin="0"/><net_sink comp="94" pin=1"/></net>

<net id="101"><net_src comp="24" pin="0"/><net_sink comp="65" pin=1"/></net>

<net id="102"><net_src comp="94" pin="3"/><net_sink comp="65" pin=0"/></net>

<net id="108"><net_src comp="0" pin="0"/><net_sink comp="103" pin=0"/></net>

<net id="109"><net_src comp="22" pin="0"/><net_sink comp="103" pin=1"/></net>

<net id="110"><net_src comp="24" pin="0"/><net_sink comp="83" pin=1"/></net>

<net id="111"><net_src comp="103" pin="3"/><net_sink comp="83" pin=0"/></net>

<net id="116"><net_src comp="14" pin="0"/><net_sink comp="112" pin=0"/></net>

<net id="126"><net_src comp="16" pin="0"/><net_sink comp="120" pin=0"/></net>

<net id="127"><net_src comp="117" pin="1"/><net_sink comp="120" pin=1"/></net>

<net id="128"><net_src comp="4" pin="0"/><net_sink comp="120" pin=2"/></net>

<net id="129"><net_src comp="18" pin="0"/><net_sink comp="120" pin=3"/></net>

<net id="133"><net_src comp="120" pin="4"/><net_sink comp="130" pin=0"/></net>

<net id="139"><net_src comp="20" pin="0"/><net_sink comp="134" pin=0"/></net>

<net id="140"><net_src comp="120" pin="4"/><net_sink comp="134" pin=1"/></net>

<net id="141"><net_src comp="130" pin="1"/><net_sink comp="134" pin=2"/></net>

<net id="145"><net_src comp="134" pin="3"/><net_sink comp="142" pin=0"/></net>

<net id="146"><net_src comp="142" pin="1"/><net_sink comp="58" pin=2"/></net>

<net id="151"><net_src comp="134" pin="3"/><net_sink comp="147" pin=0"/></net>

<net id="152"><net_src comp="26" pin="0"/><net_sink comp="147" pin=1"/></net>

<net id="156"><net_src comp="147" pin="2"/><net_sink comp="153" pin=0"/></net>

<net id="157"><net_src comp="153" pin="1"/><net_sink comp="76" pin=2"/></net>

<net id="162"><net_src comp="117" pin="1"/><net_sink comp="158" pin=0"/></net>

<net id="163"><net_src comp="28" pin="0"/><net_sink comp="158" pin=1"/></net>

<net id="168"><net_src comp="158" pin="2"/><net_sink comp="164" pin=0"/></net>

<net id="169"><net_src comp="30" pin="0"/><net_sink comp="164" pin=1"/></net>

<net id="174"><net_src comp="117" pin="1"/><net_sink comp="170" pin=0"/></net>

<net id="175"><net_src comp="32" pin="0"/><net_sink comp="170" pin=1"/></net>

<net id="180"><net_src comp="170" pin="2"/><net_sink comp="176" pin=0"/></net>

<net id="185"><net_src comp="44" pin="0"/><net_sink comp="181" pin=1"/></net>

<net id="191"><net_src comp="46" pin="0"/><net_sink comp="186" pin=0"/></net>

<net id="192"><net_src comp="181" pin="2"/><net_sink comp="186" pin=2"/></net>

<net id="197"><net_src comp="186" pin="3"/><net_sink comp="193" pin=0"/></net>

<net id="198"><net_src comp="48" pin="0"/><net_sink comp="193" pin=1"/></net>

<net id="202"><net_src comp="193" pin="2"/><net_sink comp="199" pin=0"/></net>

<net id="203"><net_src comp="199" pin="1"/><net_sink comp="94" pin=2"/></net>

<net id="209"><net_src comp="46" pin="0"/><net_sink comp="204" pin=0"/></net>

<net id="210"><net_src comp="181" pin="2"/><net_sink comp="204" pin=2"/></net>

<net id="214"><net_src comp="204" pin="3"/><net_sink comp="211" pin=0"/></net>

<net id="215"><net_src comp="211" pin="1"/><net_sink comp="103" pin=2"/></net>

<net id="219"><net_src comp="54" pin="1"/><net_sink comp="216" pin=0"/></net>

<net id="220"><net_src comp="216" pin="1"/><net_sink comp="112" pin=1"/></net>

<net id="221"><net_src comp="216" pin="1"/><net_sink comp="117" pin=0"/></net>

<net id="222"><net_src comp="216" pin="1"/><net_sink comp="176" pin=1"/></net>

<net id="226"><net_src comp="117" pin="1"/><net_sink comp="223" pin=0"/></net>

<net id="227"><net_src comp="223" pin="1"/><net_sink comp="186" pin=1"/></net>

<net id="231"><net_src comp="120" pin="4"/><net_sink comp="228" pin=0"/></net>

<net id="232"><net_src comp="228" pin="1"/><net_sink comp="181" pin=0"/></net>

<net id="236"><net_src comp="158" pin="2"/><net_sink comp="233" pin=0"/></net>

<net id="237"><net_src comp="233" pin="1"/><net_sink comp="204" pin=1"/></net>

<net id="241"><net_src comp="164" pin="2"/><net_sink comp="238" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: reg_file_3_1 | {1 2 }
	Port: reg_file_3_0 | {1 2 }
 - Input state : 
	Port: compute_Pipeline_VITIS_LOOP_263_25 : reg_file_3_1 | {}
	Port: compute_Pipeline_VITIS_LOOP_263_25 : reg_file_3_0 | {}
  - Chain level:
	State 1
		store_ln0 : 1
		i : 1
		lshr_ln : 2
		zext_ln267_4 : 3
		add_ln7 : 4
		zext_ln267 : 5
		reg_file_3_0_addr : 6
		store_ln267 : 7
		or_ln267 : 5
		zext_ln267_1 : 5
		reg_file_3_1_addr : 6
		store_ln267 : 7
		or_ln263 : 2
		icmp_ln263 : 2
		br_ln263 : 3
		add_ln263 : 2
		store_ln263 : 3
	State 2
		or_ln267_3 : 1
		zext_ln267_2 : 1
		reg_file_3_0_addr_7 : 2
		store_ln267 : 3
		zext_ln267_3 : 1
		reg_file_3_1_addr_7 : 2
		store_ln267 : 3


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|---------------------|---------|---------|
| Operation|   Functional Unit   |    FF   |   LUT   |
|----------|---------------------|---------|---------|
|    add   |   add_ln263_fu_170  |    0    |    13   |
|----------|---------------------|---------|---------|
|   icmp   |  icmp_ln263_fu_164  |    0    |    10   |
|----------|---------------------|---------|---------|
|partselect|    lshr_ln_fu_120   |    0    |    0    |
|----------|---------------------|---------|---------|
|          | zext_ln267_4_fu_130 |    0    |    0    |
|          |  zext_ln267_fu_142  |    0    |    0    |
|   zext   | zext_ln267_1_fu_153 |    0    |    0    |
|          | zext_ln267_2_fu_199 |    0    |    0    |
|          | zext_ln267_3_fu_211 |    0    |    0    |
|----------|---------------------|---------|---------|
|          |    add_ln7_fu_134   |    0    |    0    |
|bitconcatenate|  or_ln267_1_fu_186  |    0    |    0    |
|          |  add_ln267_3_fu_204 |    0    |    0    |
|----------|---------------------|---------|---------|
|          |   or_ln267_fu_147   |    0    |    0    |
|    or    |   or_ln263_fu_158   |    0    |    0    |
|          |  or_ln267_2_fu_181  |    0    |    0    |
|          |  or_ln267_3_fu_193  |    0    |    0    |
|----------|---------------------|---------|---------|
|   Total  |                     |    0    |    23   |
|----------|---------------------|---------|---------|

Memories:
N/A

* Register list:
+------------------+--------+
|                  |   FF   |
+------------------+--------+
|   i_14_reg_216   |    6   |
|     i_reg_223    |    6   |
|icmp_ln263_reg_238|    1   |
|  lshr_ln_reg_228 |    5   |
| or_ln263_reg_233 |    6   |
+------------------+--------+
|       Total      |   24   |
+------------------+--------+

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+--------+
|           |   FF   |   LUT  |
+-----------+--------+--------+
|  Function |    0   |   23   |
|   Memory  |    -   |    -   |
|Multiplexer|    -   |    -   |
|  Register |   24   |    -   |
+-----------+--------+--------+
|   Total   |   24   |   23   |
+-----------+--------+--------+
