$date
	Wed Jun 25 17:54:13 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module tb_piso $end
$var wire 4 ! out [3:0] $end
$var reg 1 " clk $end
$var reg 1 # d0 $end
$var reg 1 $ d1 $end
$var reg 1 % d2 $end
$var reg 1 & d3 $end
$var reg 1 ' rst $end
$scope module uut $end
$var wire 1 " clk $end
$var wire 1 # d0 $end
$var wire 1 $ d1 $end
$var wire 1 % d2 $end
$var wire 1 & d3 $end
$var wire 1 ' rst $end
$var wire 1 ( set $end
$var wire 4 ) out [3:0] $end
$scope module ff0 $end
$var wire 1 " clk $end
$var wire 1 # d $end
$var wire 1 ' rst $end
$var wire 1 ( set $end
$var reg 1 * q $end
$upscope $end
$scope module ff1 $end
$var wire 1 " clk $end
$var wire 1 $ d $end
$var wire 1 ' rst $end
$var wire 1 ( set $end
$var reg 1 + q $end
$upscope $end
$scope module ff2 $end
$var wire 1 " clk $end
$var wire 1 % d $end
$var wire 1 ' rst $end
$var wire 1 ( set $end
$var reg 1 , q $end
$upscope $end
$scope module ff3 $end
$var wire 1 " clk $end
$var wire 1 & d $end
$var wire 1 ' rst $end
$var wire 1 ( set $end
$var reg 1 - q $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0-
0,
0+
0*
b0 )
0(
1'
x&
x%
x$
x#
0"
b0 !
$end
#10
1-
1,
b1110 !
b1110 )
1+
1&
1%
1$
0#
0'
1"
#20
0"
#30
1"
