# RISCV simulator
>Lab for  *"Computer Organization and Achitecture"* course of **PKU**  \
>Support **RV64I** instruction set with a **3 stage pipline** implemented by using **C**  \
>Temporarily the  project do not support interrupt including **syscal** and **Link library**

>To run this project, you need:\
>```make```\
>```./riscv-sim filename```