#PART EK-VTTAA-TM-001
1	Chapter 1	System Introduction
2	1.1	VAXstation 2000 System Description
3	1.1.1	VS410 System Box
3	1.1.2	Video Monitor
3	1.1.3	LK201 Keyboard
3	1.1.4	VSXXX Mouse
2	1.2	MicroVAX 2000 System Description
3	1.2.1	VS410 System Box
3	1.2.2	Video Console Terminal
3	1.2.3	LK201 Keyboard
2	1.3	Physical Characteristics
3	1.3.1	System Box
4	1.3.1.1	KA410 System Module
4	1.3.1.2	Network Interconnect Module
4	1.3.1.3	MS400 Memory Module
4	1.3.1.4	Power Supply
4	1.3.1.5	RX33 Diskette Drive
4	1.3.1.6	RD32 Disk Drive
4	1.3.1.7	DEC423 Converter (MicroVAX 2000)
4	1.3.1.8	Resistor Load Module
3	1.3.2	BA40B Expansion Boxes
4	1.3.2.1	RD53 Disk Drive
4	1.3.2.2	TZK50 Controller Board
4	1.3.2.3	TK50 Tape Drive
3	1.3.3	BA40A Expansion Adapter
4	1.3.3.1	Disk Interface Module
1	Chapter 2	Functional System Overview
2	2.1	Central Processor Overview
2	2.2	System Memory
2	2.3	Time-Of-Year Clock
2	2.4	DC524 Standard Cell
2	2.5	DC503 Cursor Sprite Chip
2	2.6	Serial Line Controller
2	2.7	9224 Disk Controller
2	2.8	5380 Tape Controller
2	2.9	ThinWire Ethernet Circuits
1	Chapter 3	VS410 System Module Detailed Description
2	3.1	Introduction
2	3.2	Central Processor
3	3.2.1	DC333 CPU Chip Specifics
4	3.2.1.1	CPU Bus Cycle Descriptions
4	3.2.1.2	General Registers
4	3.2.1.3	Processor Status Longword (PSL) Register
4	3.2.1.4	Internal Processor Registers (IPR)
4	3.2.1.5	Interrupts and Exceptions
3	3.2.2	DC337 FPU Chip Specifics
4	3.2.2.1	FPU Bus Cycle Descriptions
4	3.2.2.2	FPU/CPU Communications Protocol
3	3.2.3	40 MHz CPU/FPU Clock
3	3.2.4	DMA Bus Access
3	3.2.5	Memory Management
4	3.2.5.1	Virtual Memory Address Space
4	3.2.5.2	Physical Memory Address Space
4	3.2.5.3	Memory Management Control Registers
4	3.2.5.4	System Space Address Translation
4	3.2.5.5	Processor Space Address Translation
4	3.2.5.6	Page Table Entry
3	3.2.6	Processor Restarts
4	3.2.6.1	Power-On Restart
4	3.2.6.2	HALT Restarts
4	3.2.6.3	HALT Code Register (HLTCOD)
2	3.3	System Memory
3	3.3.1	RAM Memory
4	3.3.1.1	System Module RAM
4	3.3.1.2	Video RAM
4	3.3.1.3	Option Module RAM
4	3.3.1.4	Memory Parity Checking
4	3.3.1.5	Memory System Error Register (MSER)
4	3.3.1.6	Memory Error Address Register (MEAR)
3	3.3.2	ROM Memory
4	3.3.2.1	System Module ROM
4	3.3.2.2	ThinWire Ethernet Address ROM
4	3.3.2.3	Option Module ROM
2	3.4	Time-of-Year Clock (TOY)
3	3.4.1	Watch Chip Theory of Operation
3	3.4.2	Watch Chip Registers
4	3.4.2.1	Control and Status Registers
4	3.4.2.2	Date and Time-of-Year Registers
3	3.4.3	Non-Volatile RAM Storage
4	3.4.3.1	Console Mailbox Register (CPMBX)
4	3.4.3.2	Console Flags Register (CPFLG)
4	3.4.3.3	Keyboard Type Register (LK201_ID)
4	3.4.3.4	Console Type Register (CONSOLE_ID)
4	3.4.3.5	Scratch RAM Address Registers (SCR)
4	3.4.3.6	Temporary Storage Registers (TEMPn)
4	3.4.3.7	Battery Check Data Registers (BAT_CHK)
4	3.4.3.8	Boot Device Registers (BOOT_DEV)
4	3.4.3.9	Boot Flags Registers (BOOT_FLG)
4	3.4.3.10	Scratch RAM Length Register (SCR_LENGTH)
4	3.4.3.11	Tape Port Information Register (SCSI)
3	3.4.4	Initialization
3	3.4.5	Battery Backup
2	3.5	DC524 Standard Cell
3	3.5.1	Power-Up Initialization
3	3.5.2	Memory Control
4	3.5.2.1	Multiplexed Address Signals (MEMAD8:0)
4	3.5.2.2	Memory Control Signals
4	3.5.2.3	Memory and Peripheral Timing
4	3.5.2.4	Control of CPU Cycle Slips
3	3.5.3	Video Control
4	3.5.3.1	Video Shift Register Update and RAM Refresh
4	3.5.3.2	Video Timing Diagrams
4	3.5.3.3	Video RAM and Cursor Data Combination and Output
3	3.5.4	Input/Output Control
4	3.5.4.1	Configuration and Test Register Enable (SYSREGEN)
4	3.5.4.2	System ROM Enable (ROMCS)
4	3.5.4.3	Network Option ROM Enable (NIROMENA)
4	3.5.4.4	Video Option ROM Enable (OPTROMENA)
4	3.5.4.5	TOY Clock Control (CLKCS, CLKAS, and CLKDS)
4	3.5.4.6	System Error, Interrupt Control and Video Control Registers
4	3.5.4.7	Interrupt and Video Control Register (IVCR)
4	3.5.4.8	Serial Line Controller Enable (SLUENA)
4	3.5.4.9	Shift Silo (SHSILO)
4	3.5.4.10	9224 Control Signals (CS9224, DS9224, and WR9224)
4	3.5.4.11	Tape Port Control Signals (SCSICS, SCSIRD, and SCSIWR)
4	3.5.4.12	Disk RAM Buffer Control (DBUFCE)
4	3.5.4.13	Ethernet/SID ROM Enable (EIDENA)
4	3.5.4.14	Network Interface Controller Enable (NIENA)
4	3.5.4.15	Cursor Chip Enable (CURSEL)
4	3.5.4.16	Video RAM Enable (SRAM0 and SRAM1)
4	3.5.4.17	Video Option Enable (OPTVIDENA)
3	3.5.5	Disk Control
4	3.5.5.1	Floppy Disks
4	3.5.5.2	Winchester Disks
4	3.5.5.3	Common Signals
3	3.5.6	Tape Control (SCSI)
3	3.5.7	Parity Generation and Checking (PBIT3:0)
3	3.5.8	Interval Timer Interrupt Generation (INTTIM)
3	3.5.9	Interrupt Controller
4	3.5.9.1	Interrupt Request Register (INT_REQ)
4	3.5.9.2	Interrupt Mask Register (INT_MSK)
4	3.5.9.3	Interrupt Clear Register (INT_CLR)
4	3.5.9.4	Interrupt Vector Generation
4	3.5.9.5	Interrupt Sources and Ranking
3	3.5.10	Monochrome Video Display Controller
4	3.5.10.1	Video Timing
4	3.5.10.2	End-of-Frame Interrupt
4	3.5.10.3	Data Plane Storage
4	3.5.10.4	Display Origin Register (VDC_ORG)
3	3.5.11	Test Mode (TEST)
4	3.5.11.1	Interval Counter
4	3.5.11.2	Vertical Timing
4	3.5.11.3	Video RAM Shift Register Update/Refresh
2	3.6	DC503 Cursor Sprite Chip
3	3.6.1	Overview
3	3.6.2	Cursor Coordinate Offsets
3	3.6.3	Cursor Generation
3	3.6.4	Cursor Control Registers
3	3.6.5	Cursor Command Register (DUR_CMD)
3	3.6.6	Loading the Cursor Sprite Pattern
3	3.6.7	Cursor Region Detector
3	3.6.8	Displaying a Sprite Cursor
3	3.6.9	Displaying a Crosshair Cursor
3	3.6.10	Controlling Cursor Plane Outputs
3	3.6.11	Blanking the Display
3	3.6.12	Cursor Chip Test
3	3.6.13	Power-Up Initialization
2	3.7	Serial Line Controller (DZ Controller)
3	3.7.1	DZ Silo
3	3.7.2	Line Identification
3	3.7.3	Diagnostic Terminal Connection
3	3.7.4	Interrupts
3	3.7.5	Register Summary
4	3.7.5.1	Control and Status Register (SER_CSR)
4	3.7.5.2	Serial Line Receiver Buffer Register (SER_RBUF)
4	3.7.5.3	Serial Line Parameter Register (SER_LPR)
4	3.7.5.4	Serial Line Transmitter Control Register (SER_TCR)
4	3.7.5.5	Modem Status Register (SER_MSR)
4	3.7.5.6	Transmitter Data Register (SER_TDR)
2	3.8	9224 Disk Controller
3	3.8.1	Disk Data Buffer
3	3.8.2	Disk Address Counters
3	3.8.3	Phase-Locked Loop
4	3.8.3.1	Phase Comparator
4	3.8.3.2	Voltage-Controlled Oscillator (VCO)
3	3.8.4	Hard Disk Data Bus
3	3.8.5	Floppy Disk Data Bus
3	3.8.6	Controller Chip Organization
4	3.8.6.1	Disk Controller Chip Ports
4	3.8.6.2	Controller Chip Registers
3	3.8.7	Command Overview
4	3.8.7.1	Read ID Sequence
4	3.8.7.2	Verify Sequence
4	3.8.7.3	Data Transfer Sequence
3	3.8.8	Command Descriptions
4	3.8.8.1	RESET Command
4	3.8.8.2	SET REGISTER POINTER Command
4	3.8.8.3	DESELECT DRIVE Command
4	3.8.8.4	DRIVE SELECT Command
4	3.8.8.5	RESTORE DRIVE Command
4	3.8.8.6	STEP Command
4	3.8.8.7	POLL DRIVES Command
4	3.8.8.8	SEEK/READ ID Command
4	3.8.8.9	FORMAT TRACK Command
4	3.8.8.10	READ TRACK Command
4	3.8.8.11	READ PHYSICAL Command
4	3.8.8.12	READ LOGICAL Command
4	3.8.8.13	WRITE PHYSICAL Command
4	3.8.8.14	WRITE LOGICAL Command
3	3.8.9	Write Precompensation
3	3.8.10	Diskette Drive READY Condition
3	3.8.11	Disk Programming
4	3.8.11.1	Diskette Motor Control
4	3.8.11.2	Implicit Seeks on Diskettes
4	3.8.11.3	Diskette Write Completion Delay
4	3.8.11.4	Using the Disk and Tape Controllers
4	3.8.11.5	Selecting the Diskette Drive
4	3.8.11.6	Drive Select Jumpers
4	3.8.11.7	Spurious Data CRC Errors
3	3.8.12	Diskette Drive Overview
3	3.8.13	Hard Disk Drives
2	3.9	5380 Tape Controller
3	3.9.1	5380 Tape Controller Overview
3	3.9.2	SCSI Overview
3	3.9.3	5380 Tape Controller Chip Registers
4	3.9.3.1	Mode Register (SCS_MODE)
4	3.9.3.2	Initiator Command Register (SCS_INI_CMD)
4	3.9.3.3	Target Command Register (SCS_TAR_CMD)
4	3.9.3.4	Bus and Status Register (SCS_STATUS)
4	3.9.3.5	Current Bus Status Register (SCS_CUR_STAT)
4	3.9.3.6	Select Enable Register (SCS_SEL_ENA)
4	3.9.3.7	Output Data Register (SCS_OUT_DATA)
4	3.9.3.8	Current Data Register (SCS_CUR_DATA)
4	3.9.3.9	Input Data Register (SCS_IN_DATA)
4	3.9.3.10	Start DMA Send Action (SCS_DMA_SEND)
4	3.9.3.11	Start DMA Initiator Receive Action (SCS_DMA_IRCV)
4	3.9.3.12	Start DMA Target Receive Action (SCS_DMA_TRCV)
4	3.9.3.13	Reset Interrupt/Error Action (SCS_RESET)
3	3.9.4	DMA Register Operation
4	3.9.4.1	DMA Address Register (SCD_ADR)
4	3.9.4.2	DMA Count Register (SCD_CNT)
4	3.9.4.3	DMA Direction Register (SCD_DIR)
3	3.9.5	Tape Controller Interrupts
4	3.9.5.1	Selection or Reselection
4	3.9.5.2	DMA Count Reaches 0
4	3.9.5.3	Bus Parity Error
4	3.9.5.4	Phase Mismatch
4	3.9.5.5	Bus Disconnect
4	3.9.5.6	SCSI Tape Bus Reset
3	3.9.6	Reset Conditions
4	3.9.6.1	System Hardware Reset
4	3.9.6.2	RST Received from SCSI Tape Bus
4	3.9.6.3	RST Issued to SCSI Tape Bus
3	3.9.7	Programming Notes
4	3.9.7.1	Using the Tape and Disk Controllers
4	3.9.7.2	Device ID Values
2	3.10	ThinWire Ethernet Circuits
3	3.10.1	Coaxial Transceiver Interface
4	3.10.1.1	Transmitter
4	3.10.1.2	Receiver
4	3.10.1.3	Collision Detector
4	3.10.1.4	Jabber
3	3.10.2	Network Address ROM
2	3.11	Miscellaneous System Registers
3	3.11.1	HALT Code Register (HLTCOD)
3	3.11.2	Configuration and Test Register (CFGTST)
3	3.11.3	I/O Reset Register (IORESET)
3	3.11.4	Address Strobe Delay Line
2	3.12	System Jumper Configuration
2	3.13	System Module Connector Pinouts
2	3.14	Power Requirements
1	Chapter 4	MS400 Option Memory Modules
2	4.1	Introduction
2	4.2	Theory of Operation
3	4.2.1	Memory Module Control Signal Descriptions
3	4.2.2	Memory Cycles
2	4.3	Connector Pinouts
2	4.4	Configuration Jumpers
2	4.5	Power Requirements
1	Chapter 5	ThinWire Ethernet (DESVA) Option Module
2	5.1	Introduction
2	5.2	Connector Pin Descriptions
2	5.3	Ethernet Implementation
3	5.3.1	Packet Format
3	5.3.2	Network Addresses
2	5.4	LANCE Chip Overview
3	5.4.1	LANCE Description
3	5.4.2	Transmit Mode
3	5.4.3	Receive Mode
3	5.4.4	LANCE Chip Pinout
2	5.5	SIA Chip Overview
3	5.5.1	SIA Description
3	5.5.2	Transmit Mode
3	5.5.3	Receive Mode
2	5.6	DMA Operation
2	5.7	Controller Firmware ROM
3	5.7.1	ROM Description
2	5.8	Program Control of the LANCE
3	5.8.1	Register Address Port (NI_RAP)
3	5.8.2	Register Data Port (NI_RDP)
3	5.8.3	Control and Status Register 0 (NI_CSR0)
3	5.8.4	Control and Status Register 1 (NI_CSR1)
3	5.8.5	Control and Status Register 2 (NI_CSR2)
3	5.8.6	Control and Status Register 3 (NI_CSR3)
2	5.9	Interrupts
2	5.10	Initialization Block
3	5.10.1	Initialization Block MODE Word (NIB_MODE)
3	5.10.2	Network Physical Address (NIB_PADR)
3	5.10.3	Multicast Address Filter Mask (NIB_LADRF)
3	5.10.4	Receive Descriptor Ring Pointer (NIB_RDRP)
3	5.10.5	Transmit Descriptor Ring Pointer (NIB_TDRP)
2	5.11	Buffer Management
3	5.11.1	Receive Buffer Descriptor
3	5.11.2	Transmit Buffer Descriptor
2	5.12	LANCE Operation
3	5.12.1	Switch Routine
3	5.12.2	Initialization Routine
3	5.12.3	Look-For-Work Routine
3	5.12.4	Receive Poll Routine
3	5.12.5	Receive Routine
3	5.12.6	Receive DMA Routine
3	5.12.7	Transmit Poll Routine
3	5.12.8	Transmit Routine
3	5.12.9	Transmit DMA Routine
3	5.12.10	Collision Detect Routine
2	5.13	LANCE Programming Notes
2	5.14	Power Requirements
1	Chapter 6	Resistor Load Module
1	Chapter 7	Power Supply
2	7.1	Introduction
2	7.2	AC Input
2	7.3	DC Output
2	7.4	Battery for Time-of-Year Clock
2	7.5	Cooling
1	Chapter 8	Drives
2	8.1	Introduction
2	8.2	RX33 Half-Height Diskette Drive
3	8.2.1	RX33 Media
3	8.2.2	RX33 Jumper Configuration
3	8.2.3	Inserting/Removing a Diskette
2	8.3	RD32 Half-Height Hard Disk Drive
3	8.3.1	RD32 Jumper Configuration
2	8.4	RD53 Full-Height Hard Disk Drive
3	8.4.1	RD53 Jumper Configuration
2	8.5	TK50 Tape Drive
3	8.5.1	Using the TK50
4	8.5.1.1	Loading/Unloading a Tape Cartridge
3	8.5.2	Write Protecting a TK50 Tape Cartridge
1	Chapter 9	DEC423 Converter (MicroVAX 2000)
2	9.1	Introduction
2	9.2	Physical Description
3	9.2.1	Converter Enclosure
3	9.2.2	Mounting
3	9.2.3	Circuit Board
3	9.2.4	Input/Output Connector Pinout
3	9.2.5	Power Dissipation and Cooling
3	9.2.6	Power Supply
2	9.3	Circuit Descriptions
3	9.3.1	Slew Rate
3	9.3.2	Failsafing
3	9.3.3	Pins 1 and 6 on the MMJ Connectors
3	9.3.4	ESD/EOS Protection
3	9.3.5	Chokes
3	9.3.6	EMI/RFI Isolation and Susceptability
2	9.4	Loopback Connector H3103 (12-25083-01)
1	Chapter 10	Expansion Peripherals
2	10.1	Introduction
3	10.1.1	Hard Disk Expansion Box
3	10.1.2	Tape Drive Expansion Box
3	10.1.3	Expansion Adapter
4	10.1.3.1	The Tape Port (Port A)
4	10.1.3.2	The Disk Port (Port B)
1	Appendix A	Timing Diagrams
1	Appendix B	Physical Address Maps
2	B.1	System Module Addresses
2	B.2	Option Module Address Ranges
3	B.2.1	Ethernet Network Option Addresses
3	B.2.2	Graphics (Color) Video Option Addresses
3	B.2.3	Eight-port Asynchronous Serial Line Addresses
