<html>
<body>
<pre>
<h1>µVision Build Log</h1>
<h2>Project:</h2>
F:\STM32_FPGA\CODE\FHD_TEST_S90638_NT35596\lcd_controller.uvproj
Project File Date:  12/22/2014

<h2>Output:</h2>
Build target 'Target 1'
compiling main.c...
USER\main.c(786): warning:  #177-D: variable "vcom" was declared but never referenced
USER\main.c:    unsigned char vcom,vcom_ide=0;
USER\main.c:                  ^
USER\main.c(786): warning:  #550-D: variable "vcom_ide" was set but never used
USER\main.c:    unsigned char vcom,vcom_ide=0;
USER\main.c:                       ^
USER\main.c: USER\main.c: 2 warnings, 0 errors
linking...
Program Size: Code=52810 RO-data=15350 RW-data=276 ZI-data=12844  
FromELF: creating hex file...
".\Output\lcd_controller.axf" - 0 Error(s), 2 Warning(s).
Load "F:\\STM32_FPGA\\CODE\\FHD_TEST_S90638_NT35596\\Output\\lcd_controller.AXF" 
Set JLink Project File to "F:\STM32_FPGA\CODE\FHD_TEST_S90638_NT35596\JLinkSettings.ini"
 
JLink info:
------------
DLL: V4.15n, compiled Jun 18 2010 19:55:09
Firmware: J-Link ARM V8 compiled Jan 31 2011 18:34:52
Hardware: V8.00
S/N : 308622869 
Feature(s) : RDI,FlashDL,FlashBP,JFlash,GDBFULL 
 
* JLink Info: Found SWD-DP with ID 0x1BA01477
* JLink Info: TPIU fitted.
* JLink Info: ETM fitted.
* JLink Info:   FPUnit: 6 code (BP) slots and 2 literal slots
ROMTableAddr = 0xE00FF003
 
Target info:
------------
Device: STM32F103VC
VTarget = 3.209V
State of Pins: 
TCK: 0, TDI: 1, TDO: 0, TMS: 0, TRES: 1, TRST: 1
* JLink Info: Found SWD-DP with ID 0x1BA01477
* JLink Info: TPIU fitted.
* JLink Info: ETM fitted.
* JLink Info:   FPUnit: 6 code (BP) slots and 2 literal slots
Hardware-Breakpoints: 6
Software-Breakpoints: 2048
Watchpoints:          4
JTAG speed: 4000 kHz
 
Full Chip Erase Done.
Programming Done.
Verify OK.
* JLink Info: Found SWD-DP with ID 0x1BA01477
* JLink Info: TPIU fitted.
* JLink Info: ETM fitted.
* JLink Info:   FPUnit: 6 code (BP) slots and 2 literal slots
Application running ...
Build target 'Target 1'
linking...
Program Size: Code=52810 RO-data=15350 RW-data=276 ZI-data=12844  
FromELF: creating hex file...
".\Output\FHD_NT35596.axf" - 0 Error(s), 0 Warning(s).
Load "F:\\STM32_FPGA\\CODE\\FHD_TEST_S90638_NT35596\\Output\\FHD_NT35596.AXF" 
Set JLink Project File to "F:\STM32_FPGA\CODE\FHD_TEST_S90638_NT35596\JLinkSettings.ini"
 
JLink info:
------------
DLL: V4.15n, compiled Jun 18 2010 19:55:09
Firmware: J-Link ARM V8 compiled Jan 31 2011 18:34:52
Hardware: V8.00
S/N : 308622869 
Feature(s) : RDI,FlashDL,FlashBP,JFlash,GDBFULL 
 
* JLink Info: Found SWD-DP with ID 0x1BA01477
* JLink Info: TPIU fitted.
* JLink Info: ETM fitted.
* JLink Info:   FPUnit: 6 code (BP) slots and 2 literal slots
ROMTableAddr = 0xE00FF003
 
Target info:
------------
Device: STM32F103VC
VTarget = 3.345V
State of Pins: 
TCK: 0, TDI: 1, TDO: 0, TMS: 0, TRES: 1, TRST: 1
* JLink Info: Found SWD-DP with ID 0x1BA01477
* JLink Info: TPIU fitted.
* JLink Info: ETM fitted.
* JLink Info:   FPUnit: 6 code (BP) slots and 2 literal slots
Hardware-Breakpoints: 6
Software-Breakpoints: 2048
Watchpoints:          4
JTAG speed: 4000 kHz
 
Full Chip Erase Done.
Programming Done.
Verify OK.
* JLink Info: Found SWD-DP with ID 0x1BA01477
* JLink Info: TPIU fitted.
* JLink Info: ETM fitted.
* JLink Info:   FPUnit: 6 code (BP) slots and 2 literal slots
Application running ...
