// Seed: 1343443594
module module_0 (
    id_1,
    id_2,
    id_3
);
  output wire id_3;
  output wire id_2;
  output wire id_1;
  assign id_2 = -1'd0;
  parameter id_4 = -1'b0;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3
);
  input wire id_3;
  output wire id_2;
  inout wire id_1;
  wand id_4 = id_4 == "";
  assign id_1 = 1;
  wire id_5;
  module_0 modCall_1 (
      id_4,
      id_4,
      id_5
  );
  wire id_6;
  initial begin : LABEL_0
    if (id_1) id_2 <= -1;
  end
  assign id_1 = id_1;
endmodule
