#-----------------------------------------------------------
# Vivado v2020.2 (64-bit)
# SW Build 3064766 on Wed Nov 18 09:12:47 MST 2020
# IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
# Start of session at: Sun Aug  1 12:02:42 2021
# Process ID: 280138
# Current directory: /home/vmrod/devel/vivado/sensor_luz/sensor_luz.runs/synth_1
# Command line: vivado -log sensor_luz.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source sensor_luz.tcl
# Log file: /home/vmrod/devel/vivado/sensor_luz/sensor_luz.runs/synth_1/sensor_luz.vds
# Journal file: /home/vmrod/devel/vivado/sensor_luz/sensor_luz.runs/synth_1/vivado.jou
#-----------------------------------------------------------
source sensor_luz.tcl -notrace
Command: synth_design -top sensor_luz -part xc7a35tcpg236-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 280167
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2597.676 ; gain = 0.000 ; free physical = 17817 ; free virtual = 37873
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'sensor_luz' [/home/vmrod/devel/vivado/sensor_luz/sensor_luz.srcs/sources_1/new/sensor_luz.v:23]
INFO: [Synth 8-6157] synthesizing module 'delayer_same_duty' [/home/vmrod/devel/vivado/sensor_luz/sensor_luz.srcs/sources_1/imports/sources_1/new/delayer_same_duty.v:23]
	Parameter width bound to: 6 - type: integer 
	Parameter YY bound to: 50 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'Delayer' [/home/vmrod/devel/vivado/sensor_luz/sensor_luz.srcs/sources_1/imports/sources_1/imports/Delayer_Counter/Delayer.v:8]
	Parameter width bound to: 6 - type: integer 
	Parameter YY bound to: 50 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'Delayer' (1#1) [/home/vmrod/devel/vivado/sensor_luz/sensor_luz.srcs/sources_1/imports/sources_1/imports/Delayer_Counter/Delayer.v:8]
INFO: [Synth 8-6157] synthesizing module 'ff_t' [/home/vmrod/devel/vivado/sensor_luz/sensor_luz.srcs/sources_1/imports/sources_1/imports/new/ff_t.v:23]
INFO: [Synth 8-6155] done synthesizing module 'ff_t' (2#1) [/home/vmrod/devel/vivado/sensor_luz/sensor_luz.srcs/sources_1/imports/sources_1/imports/new/ff_t.v:23]
INFO: [Synth 8-6155] done synthesizing module 'delayer_same_duty' (3#1) [/home/vmrod/devel/vivado/sensor_luz/sensor_luz.srcs/sources_1/imports/sources_1/new/delayer_same_duty.v:23]
INFO: [Synth 8-6157] synthesizing module 'delayer_same_duty__parameterized0' [/home/vmrod/devel/vivado/sensor_luz/sensor_luz.srcs/sources_1/imports/sources_1/new/delayer_same_duty.v:23]
	Parameter width bound to: 27 - type: integer 
	Parameter YY bound to: 50000000 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'Delayer__parameterized0' [/home/vmrod/devel/vivado/sensor_luz/sensor_luz.srcs/sources_1/imports/sources_1/imports/Delayer_Counter/Delayer.v:8]
	Parameter width bound to: 27 - type: integer 
	Parameter YY bound to: 50000000 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'Delayer__parameterized0' (3#1) [/home/vmrod/devel/vivado/sensor_luz/sensor_luz.srcs/sources_1/imports/sources_1/imports/Delayer_Counter/Delayer.v:8]
INFO: [Synth 8-6155] done synthesizing module 'delayer_same_duty__parameterized0' (3#1) [/home/vmrod/devel/vivado/sensor_luz/sensor_luz.srcs/sources_1/imports/sources_1/new/delayer_same_duty.v:23]
INFO: [Synth 8-6157] synthesizing module 'master_spi_v2' [/home/vmrod/devel/vivado/sensor_luz/sensor_luz.srcs/sources_1/imports/new/master_spi_v2.v:1]
	Parameter S0 bound to: 0 - type: integer 
	Parameter S1 bound to: 1 - type: integer 
	Parameter S2 bound to: 2 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'Delayer__parameterized1' [/home/vmrod/devel/vivado/sensor_luz/sensor_luz.srcs/sources_1/imports/sources_1/imports/Delayer_Counter/Delayer.v:8]
	Parameter width bound to: 5 - type: integer 
	Parameter YY bound to: 14 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'Delayer__parameterized1' (3#1) [/home/vmrod/devel/vivado/sensor_luz/sensor_luz.srcs/sources_1/imports/sources_1/imports/Delayer_Counter/Delayer.v:8]
WARNING: [Synth 8-6104] Input port 'count_limit' has an internal driver [/home/vmrod/devel/vivado/sensor_luz/sensor_luz.srcs/sources_1/imports/new/master_spi_v2.v:17]
INFO: [Synth 8-155] case statement is not full and has no default [/home/vmrod/devel/vivado/sensor_luz/sensor_luz.srcs/sources_1/imports/new/master_spi_v2.v:57]
INFO: [Synth 8-6155] done synthesizing module 'master_spi_v2' (4#1) [/home/vmrod/devel/vivado/sensor_luz/sensor_luz.srcs/sources_1/imports/new/master_spi_v2.v:1]
INFO: [Synth 8-6157] synthesizing module 'shit_reg' [/home/vmrod/devel/vivado/sensor_luz/sensor_luz.srcs/sources_1/imports/imports/new/shit_reg_8.v:23]
	Parameter width bound to: 15 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'shit_reg' (5#1) [/home/vmrod/devel/vivado/sensor_luz/sensor_luz.srcs/sources_1/imports/imports/new/shit_reg_8.v:23]
INFO: [Synth 8-6157] synthesizing module 'register_n' [/home/vmrod/devel/vivado/sensor_luz/sensor_luz.srcs/sources_1/imports/imports/new/register_n.v:23]
	Parameter n bound to: 8 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'register_n' (6#1) [/home/vmrod/devel/vivado/sensor_luz/sensor_luz.srcs/sources_1/imports/imports/new/register_n.v:23]
INFO: [Synth 8-6157] synthesizing module 'binary_bcd_perc' [/home/vmrod/devel/vivado/sensor_luz/sensor_luz.srcs/sources_1/imports/sources_1/new/binary_bcd_perc.v:23]
INFO: [Synth 8-226] default block is never used [/home/vmrod/devel/vivado/sensor_luz/sensor_luz.srcs/sources_1/imports/sources_1/new/binary_bcd_perc.v:35]
INFO: [Synth 8-6157] synthesizing module 'binary_led_bar' [/home/vmrod/devel/vivado/sensor_luz/sensor_luz.srcs/sources_1/imports/new/binary_led_bar.v:23]
INFO: [Synth 8-6155] done synthesizing module 'binary_led_bar' (7#1) [/home/vmrod/devel/vivado/sensor_luz/sensor_luz.srcs/sources_1/imports/new/binary_led_bar.v:23]
WARNING: [Synth 8-689] width (9) of port connection 'INPUT_BINARY' does not match port width (8) of module 'binary_led_bar' [/home/vmrod/devel/vivado/sensor_luz/sensor_luz.srcs/sources_1/imports/sources_1/new/binary_bcd_perc.v:297]
INFO: [Synth 8-6157] synthesizing module 'BCD' [/home/vmrod/devel/vivado/sensor_luz/sensor_luz.srcs/sources_1/imports/sources_1/imports/new/BCD.v:23]
INFO: [Synth 8-6155] done synthesizing module 'BCD' (8#1) [/home/vmrod/devel/vivado/sensor_luz/sensor_luz.srcs/sources_1/imports/sources_1/imports/new/BCD.v:23]
WARNING: [Synth 8-689] width (9) of port connection 'bin' does not match port width (8) of module 'BCD' [/home/vmrod/devel/vivado/sensor_luz/sensor_luz.srcs/sources_1/imports/sources_1/new/binary_bcd_perc.v:302]
INFO: [Synth 8-6155] done synthesizing module 'binary_bcd_perc' (9#1) [/home/vmrod/devel/vivado/sensor_luz/sensor_luz.srcs/sources_1/imports/sources_1/new/binary_bcd_perc.v:23]
INFO: [Synth 8-6157] synthesizing module 'decode_4_dig_7seg' [/home/vmrod/devel/vivado/sensor_luz/sensor_luz.srcs/sources_1/imports/new/decode_4_dig_7seg.v:23]
	Parameter n bound to: 2 - type: integer 
	Parameter width bound to: 18 - type: integer 
	Parameter YY bound to: 250000 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'Delayer_Counter' [/home/vmrod/devel/vivado/sensor_luz/sensor_luz.srcs/sources_1/imports/new/Delayer_Counter.v:8]
	Parameter n bound to: 2 - type: integer 
	Parameter width bound to: 18 - type: integer 
	Parameter YY bound to: 250000 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'Delayer__parameterized2' [/home/vmrod/devel/vivado/sensor_luz/sensor_luz.srcs/sources_1/imports/sources_1/imports/Delayer_Counter/Delayer.v:8]
	Parameter width bound to: 18 - type: integer 
	Parameter YY bound to: 250000 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'Delayer__parameterized2' (9#1) [/home/vmrod/devel/vivado/sensor_luz/sensor_luz.srcs/sources_1/imports/sources_1/imports/Delayer_Counter/Delayer.v:8]
INFO: [Synth 8-6157] synthesizing module 'counter_param' [/home/vmrod/devel/vivado/sensor_luz/sensor_luz.srcs/sources_1/imports/new/counter_param.v:6]
	Parameter n bound to: 2 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'counter_param' (10#1) [/home/vmrod/devel/vivado/sensor_luz/sensor_luz.srcs/sources_1/imports/new/counter_param.v:6]
INFO: [Synth 8-6155] done synthesizing module 'Delayer_Counter' (11#1) [/home/vmrod/devel/vivado/sensor_luz/sensor_luz.srcs/sources_1/imports/new/Delayer_Counter.v:8]
INFO: [Synth 8-6157] synthesizing module 'mux_4_1_size_4' [/home/vmrod/devel/vivado/sensor_luz/sensor_luz.srcs/sources_1/imports/new/mux_4_1_size_4.v:23]
INFO: [Synth 8-6155] done synthesizing module 'mux_4_1_size_4' (12#1) [/home/vmrod/devel/vivado/sensor_luz/sensor_luz.srcs/sources_1/imports/new/mux_4_1_size_4.v:23]
WARNING: [Synth 8-689] width (5) of port connection 'Y' does not match port width (4) of module 'mux_4_1_size_4' [/home/vmrod/devel/vivado/sensor_luz/sensor_luz.srcs/sources_1/imports/new/decode_4_dig_7seg.v:52]
INFO: [Synth 8-6157] synthesizing module 'decoder_bin_hex_7seg' [/home/vmrod/devel/vivado/sensor_luz/sensor_luz.srcs/sources_1/imports/new/decoder_bin_hex_7seg.v:23]
INFO: [Synth 8-6155] done synthesizing module 'decoder_bin_hex_7seg' (13#1) [/home/vmrod/devel/vivado/sensor_luz/sensor_luz.srcs/sources_1/imports/new/decoder_bin_hex_7seg.v:23]
INFO: [Synth 8-6157] synthesizing module 'decode_2_4_display' [/home/vmrod/devel/vivado/sensor_luz/sensor_luz.srcs/sources_1/imports/new/decode_2_4_display.v:23]
INFO: [Synth 8-6155] done synthesizing module 'decode_2_4_display' (14#1) [/home/vmrod/devel/vivado/sensor_luz/sensor_luz.srcs/sources_1/imports/new/decode_2_4_display.v:23]
INFO: [Synth 8-6155] done synthesizing module 'decode_4_dig_7seg' (15#1) [/home/vmrod/devel/vivado/sensor_luz/sensor_luz.srcs/sources_1/imports/new/decode_4_dig_7seg.v:23]
INFO: [Synth 8-6155] done synthesizing module 'sensor_luz' (16#1) [/home/vmrod/devel/vivado/sensor_luz/sensor_luz.srcs/sources_1/new/sensor_luz.v:23]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 2597.676 ; gain = 0.000 ; free physical = 18480 ; free virtual = 38537
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 2597.676 ; gain = 0.000 ; free physical = 18539 ; free virtual = 38595
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 2597.676 ; gain = 0.000 ; free physical = 18539 ; free virtual = 38595
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2597.676 ; gain = 0.000 ; free physical = 18531 ; free virtual = 38588
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/vmrod/devel/vivado/sensor_luz/sensor_luz.srcs/constrs_1/new/sensor_luz_CF.xdc]
Finished Parsing XDC File [/home/vmrod/devel/vivado/sensor_luz/sensor_luz.srcs/constrs_1/new/sensor_luz_CF.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/vmrod/devel/vivado/sensor_luz/sensor_luz.srcs/constrs_1/new/sensor_luz_CF.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/sensor_luz_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/sensor_luz_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2704.473 ; gain = 0.000 ; free physical = 18385 ; free virtual = 38442
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2704.473 ; gain = 0.000 ; free physical = 18385 ; free virtual = 38442
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 2704.473 ; gain = 106.797 ; free physical = 18506 ; free virtual = 38563
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 2704.473 ; gain = 106.797 ; free physical = 18506 ; free virtual = 38563
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 2704.473 ; gain = 106.797 ; free physical = 18506 ; free virtual = 38563
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'master_spi_v2'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                      S0 |                              001 |                               00
                      S1 |                              010 |                               01
                      S2 |                              100 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'one-hot' in module 'master_spi_v2'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 2704.473 ; gain = 106.797 ; free physical = 18497 ; free virtual = 38555
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input    6 Bit       Adders := 1     
	   2 Input    5 Bit       Adders := 1     
	   2 Input    4 Bit       Adders := 10    
	   2 Input    3 Bit       Adders := 1     
	   2 Input    2 Bit       Adders := 1     
+---Registers : 
	               15 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                6 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input    7 Bit        Muxes := 1     
	   2 Input    6 Bit        Muxes := 1     
	   2 Input    5 Bit        Muxes := 1     
	   2 Input    4 Bit        Muxes := 7     
	   5 Input    4 Bit        Muxes := 1     
	   3 Input    3 Bit        Muxes := 1     
	   2 Input    3 Bit        Muxes := 2     
	   3 Input    2 Bit        Muxes := 1     
	   2 Input    1 Bit        Muxes := 2     
	   3 Input    1 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 2704.473 ; gain = 106.797 ; free physical = 18486 ; free virtual = 38547
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

ROM: Preliminary Mapping	Report
+----------------+---------------------------------------------+---------------+----------------+
|Module Name     | RTL Object                                  | Depth x Width | Implemented As | 
+----------------+---------------------------------------------+---------------+----------------+
|binary_led_bar  | leds_bar                                    | 128x7         | LUT            | 
|binary_bcd_perc | porcentage                                  | 256x7         | LUT            | 
|sensor_luz      | binary_bcd_perc_0/porcentage                | 256x7         | LUT            | 
|sensor_luz      | binary_bcd_perc_0/binary_led_bar_0/leds_bar | 128x7         | LUT            | 
+----------------+---------------------------------------------+---------------+----------------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:14 ; elapsed = 00:00:16 . Memory (MB): peak = 2704.473 ; gain = 106.797 ; free physical = 18365 ; free virtual = 38425
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:14 ; elapsed = 00:00:16 . Memory (MB): peak = 2704.473 ; gain = 106.797 ; free physical = 18365 ; free virtual = 38425
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:14 ; elapsed = 00:00:16 . Memory (MB): peak = 2704.473 ; gain = 106.797 ; free physical = 18362 ; free virtual = 38423
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:16 ; elapsed = 00:00:18 . Memory (MB): peak = 2704.473 ; gain = 106.797 ; free physical = 18363 ; free virtual = 38424
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:16 ; elapsed = 00:00:18 . Memory (MB): peak = 2704.473 ; gain = 106.797 ; free physical = 18363 ; free virtual = 38424
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:16 ; elapsed = 00:00:18 . Memory (MB): peak = 2704.473 ; gain = 106.797 ; free physical = 18363 ; free virtual = 38424
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:16 ; elapsed = 00:00:18 . Memory (MB): peak = 2704.473 ; gain = 106.797 ; free physical = 18363 ; free virtual = 38424
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:16 ; elapsed = 00:00:18 . Memory (MB): peak = 2704.473 ; gain = 106.797 ; free physical = 18363 ; free virtual = 38424
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:16 ; elapsed = 00:00:18 . Memory (MB): peak = 2704.473 ; gain = 106.797 ; free physical = 18363 ; free virtual = 38424
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     1|
|2     |CARRY4 |    12|
|3     |LUT1   |     1|
|4     |LUT2   |    30|
|5     |LUT3   |     7|
|6     |LUT4   |    14|
|7     |LUT5   |    20|
|8     |LUT6   |    41|
|9     |MUXF7  |     8|
|10    |MUXF8  |     4|
|11    |FDCE   |    72|
|12    |FDPE   |     1|
|13    |FDRE   |     9|
|14    |FDSE   |     1|
|15    |IBUF   |     4|
|16    |OBUF   |    23|
+------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:16 ; elapsed = 00:00:18 . Memory (MB): peak = 2704.473 ; gain = 106.797 ; free physical = 18363 ; free virtual = 38424
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:15 ; elapsed = 00:00:17 . Memory (MB): peak = 2704.473 ; gain = 0.000 ; free physical = 18413 ; free virtual = 38474
Synthesis Optimization Complete : Time (s): cpu = 00:00:16 ; elapsed = 00:00:18 . Memory (MB): peak = 2704.473 ; gain = 106.797 ; free physical = 18413 ; free virtual = 38474
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2704.473 ; gain = 0.000 ; free physical = 18502 ; free virtual = 38563
INFO: [Netlist 29-17] Analyzing 24 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2704.473 ; gain = 0.000 ; free physical = 18450 ; free virtual = 38510
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
59 Infos, 4 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:23 ; elapsed = 00:00:21 . Memory (MB): peak = 2704.473 ; gain = 106.844 ; free physical = 18508 ; free virtual = 38569
INFO: [Common 17-1381] The checkpoint '/home/vmrod/devel/vivado/sensor_luz/sensor_luz.runs/synth_1/sensor_luz.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file sensor_luz_utilization_synth.rpt -pb sensor_luz_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Sun Aug  1 12:03:12 2021...
