============================================================
  Generated by:           Encounter(R) RTL Compiler v10.10-s209_1
  Generated on:           Nov 10 2015  11:18:39 am
  Module:                 ALT_MULTADD_9
  Technology library:     tcbn65gpluswc 121
  Operating conditions:   WCCOM (balanced_tree)
  Wireload mode:          segmented
  Area mode:              timing library
============================================================

      Pin           Type     Fanout Load Slew Delay Arrival   
                                    (fF) (ps)  (ps)   (ps)    
--------------------------------------------------------------
(clock clk)         launch                               10 R 
EN_3_reg/CP                                 0            10 R 
EN_3_reg/QN         DFKCND4       1  1.9   16  +154     164 R 
g1263/A1                                         +0     164   
g1263/ZN            CKND2D2       1  1.0   14   +15     178 F 
RC_CG_HIER_INST0/enable 
  RC_CGIC_INST/E    CKLNQD1                      +0     178   
  RC_CGIC_INST/CP   setup                   0   +47     226 R 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - 
(clock clk)         capture                             210 R 
--------------------------------------------------------------
Cost Group   : 'cg_enable_group_clk' (path_group 'cg_enable_group_clk')
Timing slack :     -16ps (TIMING VIOLATION)
Start-point  : EN_3_reg/CP
End-point    : RC_CG_HIER_INST0/RC_CGIC_INST/E
