// Seed: 1513279636
module module_0 #(
    parameter id_2 = 32'd11
) (
    id_1,
    _id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12
);
  input wire id_12;
  output wire id_11;
  output wire id_10;
  output wire id_9;
  inout wor id_8;
  inout wire id_7;
  input wire id_6;
  output wire id_5;
  input logic [7:0] id_4;
  output wire id_3;
  inout wire _id_2;
  inout wire id_1;
  wire id_13;
  assign id_5 = -1 ? id_8++ : id_4[id_2 :-1];
  assign id_1 = id_12;
  logic [1  !=?  -1  <  1 : ""] id_14 = -1'h0;
  logic [1 : 1  ==  -1] module_0;
  wire id_15;
endmodule
module module_1 #(
    parameter id_0 = 32'd10,
    parameter id_1 = 32'd73,
    parameter id_2 = 32'd30,
    parameter id_6 = 32'd33
) (
    input wor _id_0,
    input supply1 _id_1,
    input wand _id_2
);
  tri0 id_4;
  assign id_4 = id_4++;
  wire [-1 : id_1  ==  id_0] id_5;
  parameter id_6 = 1;
  logic [7:0] id_7;
  assign id_7[id_2-id_1] = 1 == id_6 ? id_0 >= 1 : id_7 == id_6 ? -1 : -1'b0;
  assign id_7[-1] = id_0;
  wire id_8;
  wire id_9;
  module_0 modCall_1 (
      id_5,
      id_6,
      id_4,
      id_7,
      id_4,
      id_5,
      id_8,
      id_8,
      id_5,
      id_9,
      id_9,
      id_5
  );
  defparam id_6.id_6 = 1'b0;
endmodule
