# Supscalar-OoO
Dual-issue out-of-order RISC-V core in SystemVerilog with RS, ROB, Renaming, LSQ, and dual CDB/commit. Includes testbench
