# Chapter 7.3: Critical Path Analysis

## ğŸ“‹ Chapter Overview

The **critical path** is the longest timing path that determines the maximum operating frequency of a circuit. Identifying and optimizing critical paths is essential for achieving high-performance designs.

---

## ğŸ¯ Learning Objectives

After completing this chapter, you will be able to:
- Identify critical paths in digital circuits
- Calculate path delays accurately
- Apply optimization techniques to improve timing
- Use false path and multi-cycle path concepts

---

## 7.3.1 Critical Path Definition

```
â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”
â”‚                    WHAT IS THE CRITICAL PATH?                        â”‚
â”œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¤
â”‚                                                                      â”‚
â”‚   Critical path = longest delay path from any startpoint to any    â”‚
â”‚                   endpoint in the design                            â”‚
â”‚                                                                      â”‚
â”‚   Example circuit with multiple paths:                              â”‚
â”‚                                                                      â”‚
â”‚                        Path A (200ps)                               â”‚
â”‚                    â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”                 â”‚
â”‚                    â”‚  â”Œâ”€â”€â”€â”  â”Œâ”€â”€â”€â”  â”Œâ”€â”€â”€â”        â”‚                 â”‚
â”‚                    â”œâ”€â”€â”‚INVâ”‚â”€â”€â”‚INVâ”‚â”€â”€â”‚INVâ”‚â”€â”€â”€â”€â”€â”€â”€â”€â”¤                 â”‚
â”‚   â”Œâ”€â”€â”€â”€â”€â”          â”‚  â””â”€â”€â”€â”˜  â””â”€â”€â”€â”˜  â””â”€â”€â”€â”˜        â”‚    â”Œâ”€â”€â”€â”€â”€â”      â”‚
â”‚   â”‚ FF1 â”‚â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¤                              â”œâ”€â”€â”€â†’â”‚ FF2 â”‚      â”‚
â”‚   â””â”€â”€â”€â”€â”€â”˜          â”‚  â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”      â”‚    â””â”€â”€â”€â”€â”€â”˜      â”‚
â”‚                    â””â”€â”€â”‚    Long Path      â”‚â”€â”€â”€â”€â”€â”€â”˜                  â”‚
â”‚                       â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜                         â”‚
â”‚                        Path B (500ps) â† CRITICAL                    â”‚
â”‚                                                                      â”‚
â”‚   The circuit's maximum frequency is limited by Path B:            â”‚
â”‚                                                                      â”‚
â”‚   $f_{max} = \frac{1}{t_{PathB} + t_{cq} + t_{setup}}$             â”‚
â”‚                                                                      â”‚
â”‚                                                                      â”‚
â”‚   Critical path characteristics:                                    â”‚
â”‚   â€¢ Has the smallest (most negative) setup slack                   â”‚
â”‚   â€¢ Determines maximum operating frequency                         â”‚
â”‚   â€¢ May change after optimization                                  â”‚
â”‚   â€¢ Usually involves deepest logic levels                          â”‚
â”‚                                                                      â”‚
â”‚   Near-critical paths:                                              â”‚
â”‚   â€¢ Paths within 10-20% of critical path delay                    â”‚
â”‚   â€¢ May become critical after optimization                         â”‚
â”‚   â€¢ Should also be monitored and optimized                         â”‚
â”‚                                                                      â”‚
â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜
```

---

## 7.3.2 Finding Critical Paths

```
â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”
â”‚                    CRITICAL PATH ANALYSIS                            â”‚
â”œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¤
â”‚                                                                      â”‚
â”‚   Algorithm to find critical path:                                  â”‚
â”‚                                                                      â”‚
â”‚   1. Forward traversal: Calculate arrival times (AT)               â”‚
â”‚   2. Backward traversal: Calculate required times (RT)             â”‚
â”‚   3. Slack = RT - AT                                               â”‚
â”‚   4. Critical path has minimum (most negative) slack               â”‚
â”‚                                                                      â”‚
â”‚   Example:                                                          â”‚
â”‚                                                                      â”‚
â”‚         A â”€â”€â”              t_INV = 20ps                             â”‚
â”‚              â”œâ”€â”€[AND]â”€â”€[INV]â”€â”€[OR]â”€â”€â†’ Y                            â”‚
â”‚         B â”€â”€â”˜     â†‘                 â†‘                               â”‚
â”‚                  30ps             25ps                              â”‚
â”‚         C â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€[INV]â”€â”€â”€â”€â”€â”˜                                 â”‚
â”‚                          20ps                                       â”‚
â”‚                                                                      â”‚
â”‚   Forward pass (arrival times from inputs):                        â”‚
â”‚                                                                      â”‚
â”‚   Node     â”‚ Arrival Time (AT)                                     â”‚
â”‚   â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¼â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€                                       â”‚
â”‚   A, B, C  â”‚ 0 ps (inputs)                                         â”‚
â”‚   AND out  â”‚ 0 + 30 = 30 ps                                        â”‚
â”‚   INV1 out â”‚ 30 + 20 = 50 ps                                       â”‚
â”‚   INV2 out â”‚ 0 + 20 = 20 ps                                        â”‚
â”‚   OR out   â”‚ max(50, 20) + 25 = 75 ps                              â”‚
â”‚                                                                      â”‚
â”‚   Backward pass (required times from output):                      â”‚
â”‚   Required time at Y = 100 ps (constraint)                         â”‚
â”‚                                                                      â”‚
â”‚   Node     â”‚ Required Time (RT) â”‚ Slack (RT-AT)                    â”‚
â”‚   â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¼â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¼â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€                       â”‚
â”‚   Y        â”‚ 100 ps             â”‚ 100-75 = 25 ps                   â”‚
â”‚   OR in1   â”‚ 100-25 = 75 ps     â”‚ 75-50 = 25 ps                    â”‚
â”‚   OR in2   â”‚ 100-25 = 75 ps     â”‚ 75-20 = 55 ps                    â”‚
â”‚   INV1     â”‚ 75-20 = 55 ps      â”‚ 55-30 = 25 ps                    â”‚
â”‚   AND      â”‚ 55-30 = 25 ps      â”‚ 25-0 = 25 ps                     â”‚
â”‚                                                                      â”‚
â”‚   Critical path: A/B â†’ AND â†’ INV1 â†’ OR â†’ Y (slack = 25ps)         â”‚
â”‚                                                                      â”‚
â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜
```

---

## 7.3.3 Path Delay Breakdown

```
â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”
â”‚                    PATH DELAY COMPONENTS                             â”‚
â”œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¤
â”‚                                                                      â”‚
â”‚   Total path delay consists of:                                     â”‚
â”‚                                                                      â”‚
â”‚   â”Œâ”€â”€â”€â”€â”€â”    â”Œâ”€â”€â”€â”€â” wire â”Œâ”€â”€â”€â”€â” wire â”Œâ”€â”€â”€â”€â” wire   â”Œâ”€â”€â”€â”€â”€â”         â”‚
â”‚   â”‚ FF1 â”‚â”€â”€â”€â”€â”‚ G1 â”‚â”€â”€â”€â”€â”€â”€â”‚ G2 â”‚â”€â”€â”€â”€â”€â”€â”‚ G3 â”‚â”€â”€â”€â”€â”€â”€â”€â”€â”‚ FF2 â”‚         â”‚
â”‚   â””â”€â”€â”¬â”€â”€â”˜    â””â”€â”¬â”€â”€â”˜      â””â”€â”¬â”€â”€â”˜      â””â”€â”¬â”€â”€â”˜        â””â”€â”€â”¬â”€â”€â”˜         â”‚
â”‚      â”‚         â”‚           â”‚           â”‚              â”‚             â”‚
â”‚    t_cq      t_g1        t_g2        t_g3         t_setup          â”‚
â”‚              t_w1        t_w2        t_w3                          â”‚
â”‚                                                                      â”‚
â”‚   Total path delay:                                                 â”‚
â”‚                                                                      â”‚
â”‚   $t_{path} = t_{cq} + \sum_{i=1}^{n}(t_{gate,i} + t_{wire,i}) + t_{setup}$â”‚
â”‚                                                                      â”‚
â”‚                                                                      â”‚
â”‚   Typical delay breakdown in modern technology:                     â”‚
â”‚                                                                      â”‚
â”‚       â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”                  â”‚
â”‚       â”‚                                          â”‚                  â”‚
â”‚       â”‚    â–ˆâ–ˆâ–ˆâ–ˆâ–ˆâ–ˆâ–ˆâ–ˆâ–ˆâ–ˆâ–ˆâ–ˆâ–ˆâ–ˆâ–ˆ   Gate delay (30%)   â”‚                  â”‚
â”‚       â”‚    â–‘â–‘â–‘â–‘â–‘â–‘â–‘â–‘â–‘â–‘â–‘â–‘â–‘â–‘â–‘â–‘â–‘â–‘â–‘ Wire delay (50%) â”‚                  â”‚
â”‚       â”‚    â–“â–“â–“â–“â–“â–“â–“â–“â–“â–“ FF overhead (20%)        â”‚                  â”‚
â”‚       â”‚                                          â”‚                  â”‚
â”‚       â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜                  â”‚
â”‚                                                                      â”‚
â”‚   Note: As technology scales, wire delay becomes dominant!         â”‚
â”‚                                                                      â”‚
â”‚   Technology scaling impact:                                        â”‚
â”‚   â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”  â”‚
â”‚   â”‚ Technology â”‚ Gate Delay â”‚ Wire Delay â”‚ Wire Contribution    â”‚  â”‚
â”‚   â”œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¤  â”‚
â”‚   â”‚ 180nm      â”‚ High       â”‚ Low        â”‚ ~20%                 â”‚  â”‚
â”‚   â”‚ 65nm       â”‚ Medium     â”‚ Medium     â”‚ ~40%                 â”‚  â”‚
â”‚   â”‚ 22nm       â”‚ Low        â”‚ High       â”‚ ~60%                 â”‚  â”‚
â”‚   â”‚ 7nm        â”‚ Very Low   â”‚ Very High  â”‚ ~70%                 â”‚  â”‚
â”‚   â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜  â”‚
â”‚                                                                      â”‚
â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜
```

---

## 7.3.4 False Paths and Multi-Cycle Paths

```
â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”
â”‚                    SPECIAL TIMING PATHS                              â”‚
â”œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¤
â”‚                                                                      â”‚
â”‚   FALSE PATHS:                                                      â”‚
â”‚   Paths that exist structurally but never activate functionally    â”‚
â”‚                                                                      â”‚
â”‚   Example - Mutually exclusive paths:                               â”‚
â”‚                                                                      â”‚
â”‚                    â”Œâ”€â”€â”€[MUX0]â”€â”€â”€â”                                   â”‚
â”‚          A â”€â”€â”€â”€â”€â”€â”€â–ºâ”‚            â”‚                                   â”‚
â”‚                    â”‚     Y      â”œâ”€â”€â”€â”€â”€â”€â”€â”€â–º Out                      â”‚
â”‚          B â”€â”€â”€â”€â”€â”€â”€â–ºâ”‚            â”‚                                   â”‚
â”‚                    â””â”€â”€â”€[MUX1]â”€â”€â”€â”˜                                   â”‚
â”‚                         â†‘                                           â”‚
â”‚                        SEL                                          â”‚
â”‚                                                                      â”‚
â”‚   When SEL=0: Only Aâ†’Out path is active                            â”‚
â”‚   When SEL=1: Only Bâ†’Out path is active                            â”‚
â”‚   Aâ†’Bâ†’Out is a FALSE PATH (never happens)                          â”‚
â”‚                                                                      â”‚
â”‚   Setting false path: set_false_path -from A -through MUX1 -to Out â”‚
â”‚                                                                      â”‚
â”‚                                                                      â”‚
â”‚   MULTI-CYCLE PATHS:                                               â”‚
â”‚   Paths that intentionally take more than one clock cycle          â”‚
â”‚                                                                      â”‚
â”‚   CLK â”€â”€â”€â”€â”€â”   â”Œâ”€â”€â”€â”€â”   â”Œâ”€â”€â”€â”€â”   â”Œâ”€â”€â”€â”€â”   â”Œâ”€â”€â”€â”€â”€â”€â”€                 â”‚
â”‚            â”‚   â”‚    â”‚   â”‚    â”‚   â”‚    â”‚   â”‚                        â”‚
â”‚            â””â”€â”€â”€â”˜    â””â”€â”€â”€â”˜    â””â”€â”€â”€â”˜    â””â”€â”€â”€â”˜                        â”‚
â”‚              1       2       3       4                              â”‚
â”‚                                                                      â”‚
â”‚   â”Œâ”€â”€â”€â”€â”€â”     â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”     â”Œâ”€â”€â”€â”€â”€â”                â”‚
â”‚   â”‚ FF1 â”‚â”€â”€â”€â”€â–ºâ”‚   Multiplier/Divider  â”‚â”€â”€â”€â”€â–ºâ”‚ FF2 â”‚                â”‚
â”‚   â””â”€â”€â”€â”€â”€â”˜     â”‚   (multi-cycle: 3)    â”‚     â””â”€â”€â”€â”€â”€â”˜                â”‚
â”‚      â†‘        â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜        â†‘                   â”‚
â”‚   CLK1                                       CLK4                   â”‚
â”‚                                                                      â”‚
â”‚   Setting multi-cycle: set_multicycle_path 3 -from FF1 -to FF2     â”‚
â”‚                                                                      â”‚
â”‚   This relaxes the constraint: $t_{path} â‰¤ 3T$ instead of $â‰¤ T$   â”‚
â”‚                                                                      â”‚
â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜
```

---

## 7.3.5 Critical Path Optimization

```
â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”
â”‚                    OPTIMIZATION TECHNIQUES                           â”‚
â”œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¤
â”‚                                                                      â”‚
â”‚   Techniques to reduce critical path delay:                        â”‚
â”‚                                                                      â”‚
â”‚   1. GATE SIZING (increase drive strength):                        â”‚
â”‚   â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â” â”‚
â”‚   â”‚ Before:  â”€[Ã—1]â”€â”€â”€â”€â”€â”€â”€â”€â”€[Load]    After:  â”€[Ã—4]â”€â”€â”€â”€â”€[Load]    â”‚ â”‚
â”‚   â”‚          High R, slow             Low R, fast                 â”‚ â”‚
â”‚   â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜ â”‚
â”‚                                                                      â”‚
â”‚   2. BUFFER INSERTION (break long wires):                          â”‚
â”‚   â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â” â”‚
â”‚   â”‚ Before: â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€  (long RC delay)  â”‚ â”‚
â”‚   â”‚                                                                â”‚ â”‚
â”‚   â”‚ After:  â”€â”€â”€â”€â”€[BUF]â”€â”€â”€â”€â”€[BUF]â”€â”€â”€â”€â”€[BUF]â”€â”€â”€â”€â”€  (shorter delays)â”‚ â”‚
â”‚   â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜ â”‚
â”‚                                                                      â”‚
â”‚   3. LOGIC RESTRUCTURING (reduce levels):                          â”‚
â”‚   â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â” â”‚
â”‚   â”‚ Before: Aâ”€[AND]â”€â”                  After: Aâ”€â”                 â”‚ â”‚
â”‚   â”‚         Bâ”€â”€â”€â”€â”€â”€â”˜â”€â”€[AND]â”€â”                   â”œâ”€[AND3]â”€[OR]â”€Y  â”‚ â”‚
â”‚   â”‚         Câ”€[AND]â”€â”       â”œâ”€[AND]â”€Y           â”‚                 â”‚ â”‚
â”‚   â”‚         Dâ”€â”€â”€â”€â”€â”€â”˜â”€â”€â”€â”€â”€â”€â”€â”˜          B,C,Dâ”€â”€â”€â”€â”˜                  â”‚ â”‚
â”‚   â”‚         4 levels                  2 levels                    â”‚ â”‚
â”‚   â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜ â”‚
â”‚                                                                      â”‚
â”‚   4. RETIMING (redistribute FFs):                                  â”‚
â”‚   â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â” â”‚
â”‚   â”‚ Before: [FF]â”€â”€â”€[Long Logic]â”€â”€â”€[Short Logic]â”€â”€â”€[FF]           â”‚ â”‚
â”‚   â”‚                 500ps              100ps                      â”‚ â”‚
â”‚   â”‚         Critical path = 500ps                                 â”‚ â”‚
â”‚   â”‚                                                                â”‚ â”‚
â”‚   â”‚ After:  [FF]â”€â”€â”€[Logic]â”€â”€â”€[FF]â”€â”€â”€[Logic]â”€â”€â”€[FF]               â”‚ â”‚
â”‚   â”‚                300ps             300ps                        â”‚ â”‚
â”‚   â”‚         New critical = 300ps (both balanced)                  â”‚ â”‚
â”‚   â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜ â”‚
â”‚                                                                      â”‚
â”‚   5. USE FASTER CELLS:                                             â”‚
â”‚   Replace HVT (high threshold) with LVT (low threshold) cells     â”‚
â”‚   Trade-off: Faster speed but higher leakage power                â”‚
â”‚                                                                      â”‚
â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜
```

---

## 7.3.6 Optimization Priority

```
â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”
â”‚                    CRITICAL PATH OPTIMIZATION FLOW                   â”‚
â”œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¤
â”‚                                                                      â”‚
â”‚   1. IDENTIFY critical and near-critical paths                     â”‚
â”‚      â”‚                                                              â”‚
â”‚      â–¼                                                              â”‚
â”‚   2. ANALYZE delay breakdown (gate vs wire)                        â”‚
â”‚      â”‚                                                              â”‚
â”‚      â”œâ”€â”€â”€ Gate-dominated? â”€â”€â†’ Gate sizing, faster cells           â”‚
â”‚      â”‚                                                              â”‚
â”‚      â””â”€â”€â”€ Wire-dominated? â”€â”€â†’ Buffer insertion, routing changes   â”‚
â”‚           â”‚                                                         â”‚
â”‚           â–¼                                                         â”‚
â”‚   3. IMPLEMENT optimization                                        â”‚
â”‚      â”‚                                                              â”‚
â”‚      â–¼                                                              â”‚
â”‚   4. RE-RUN STA                                                    â”‚
â”‚      â”‚                                                              â”‚
â”‚      â”œâ”€â”€â”€ Timing met? â”€â”€â†’ Done                                     â”‚
â”‚      â”‚                                                              â”‚
â”‚      â””â”€â”€â”€ Still violations? â”€â”€â†’ Check for NEW critical paths      â”‚
â”‚           â”‚                                                         â”‚
â”‚           â””â”€â”€â†’ Repeat from step 1                                  â”‚
â”‚                                                                      â”‚
â”‚                                                                      â”‚
â”‚   Common pitfall: "Waterfall effect"                               â”‚
â”‚                                                                      â”‚
â”‚   Original:  Path1: 500ps (critical)                               â”‚
â”‚              Path2: 480ps                                           â”‚
â”‚              Path3: 470ps                                           â”‚
â”‚                                                                      â”‚
â”‚   After opt: Path1: 450ps (improved!)                              â”‚
â”‚              Path2: 480ps â† NEW critical path                      â”‚
â”‚              Path3: 470ps                                           â”‚
â”‚                                                                      â”‚
â”‚   Solution: Optimize multiple near-critical paths together         â”‚
â”‚                                                                      â”‚
â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜
```

---

## ğŸ“Š Summary Table

| Concept | Description | Impact |
|---------|-------------|--------|
| Critical Path | Longest timing path | Limits max frequency |
| Near-Critical | Within 10-20% of critical | May become critical |
| False Path | Structurally exists, never activates | Exclude from timing |
| Multi-Cycle Path | Intentionally takes N cycles | Relaxes constraint to NT |
| Gate Sizing | Increase transistor size | Lower R, faster drive |
| Buffer Insertion | Break long wires | Reduce RC delay |
| Retiming | Move FF positions | Balance path delays |

---

## â“ Quick Revision Questions

1. **What makes a path the "critical path" of a circuit?**

2. **Explain the difference between arrival time and required time in STA.**

3. **Give an example of a false path and why it should be excluded from timing.**

4. **A multiplier takes 3 clock cycles. How do you handle this in timing constraints?**

5. **Why might fixing one critical path create a new critical path?**

6. **When is buffer insertion more effective than gate sizing for reducing delay?**

---

## ğŸ”— Navigation

| Previous | Up | Next |
|----------|-------|------|
| â† [Static Timing Analysis](02-static-timing-analysis.md) | [Unit 7 Home](README.md) | [Wire Delay Models â†’](04-wire-delay-models.md) |
