--- linux-5.4.99/arch/arm/include/mach/hwmap.h	2021-03-23 15:08:07.673553793 +0800
+++ linux/arch/arm/include/mach/hwmap.h	2021-03-19 17:18:45.331937900 +0800
@@ -0,0 +1,231 @@
+/*
+ *  Based on AMI's similar file
+ *
+ *  Copyright (C) 2005 American Megatrends Inc
+ *
+ * This program is free software; you can redistribute it and/or modify
+ * it under the terms of the GNU General Public License as published by
+ * the Free Software Foundation; either version 2 of the License, or
+ * (at your option) any later version.
+ *
+ * This program is distributed in the hope that it will be useful,
+ * but WITHOUT ANY WARRANTY; without even the implied warranty of
+ * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the
+ * GNU General Public License for more details.
+ *
+ * You should have received a copy of the GNU General Public License
+ * along with this program; if not, write to the Free Software
+ * Foundation, Inc., 59 Temple Place, Suite 330, Boston, MA  02111-1307  USA
+ */
+/*
+ * Copyright (c) 2010-2015, Emulex Corporation.
+ * Modifications made by Emulex Corporation under the terms of the
+ * GNU General Public License as published by the Free Software
+ * Foundation; either version 2 of the License, or (at your option)
+ * any later version.
+ */
+
+#ifndef     _HWREG_PILOT4_H_
+#define     _HWMAP_PILOT4_H_
+
+
+/********************************************************************
+   Internal Register Mapping (0x40000000 to 0x40AFFFFF) 
+*********************************************************************/
+#define SE_REGISTER_BASE				0x40000000
+
+#define SE_INTC_BASE        		  	(SE_REGISTER_BASE + 0x0000000)    	/* 1 MB */
+#define SE_LPC_ROM_BASE                	(SE_REGISTER_BASE + 0x0100000)	 	/* 256  */
+#define SE_SYS_CLK_BASE                	(SE_REGISTER_BASE + 0x0100100)	 	/* 256  */
+#define SE_SCRATCH_128_BASE            	(SE_REGISTER_BASE + 0x0100200)    	/* 256  */ 
+#define SE_TOP_LVL_PIN_BASE             (SE_REGISTER_BASE + 0x0100900)    	/* 256  */ 
+#define SE_SCRATCH_RAM_BASE            	(SE_REGISTER_BASE + 0x0101000)	 	/* 24 K */ 	
+#define SE_BOOT_SPI_BASE		       	(SE_REGISTER_BASE + 0x0200000)  	/* 1 MB */ 
+#define SE_DDR2_CTRL_BASE              	(SE_REGISTER_BASE + 0x0300000) 	 	/* 2 MB */
+#define SE_MAC_A_BASE	           	   	(SE_REGISTER_BASE + 0x0500000)    	/* 1 MB */
+#define SE_MAC_B_BASE                  	(SE_REGISTER_BASE + 0x0600000)	 	/* 1 MB */
+#define SE_USB_0_BASE				   	(SE_REGISTER_BASE + 0x0700000) 	 	/* 1 MB */
+#define SE_USB_1_BASE                  	(SE_REGISTER_BASE + 0x0800000)	 	/* 1 MB */
+#define SE_FGE_BASE					   	(SE_REGISTER_BASE + 0x0900000)	 	/* 1 MB */	
+#define SE_SECURITY_BASE			   	(SE_REGISTER_BASE + 0x0A00000)  	/* 1 MB */
+#define SE_AHB_DMA_BASE			       	(SE_REGISTER_BASE + 0x0400000)	 	/* 64 K */	
+//#define SE_AHB_SYS_APB_BRIDGE        	(SE_REGISTER_BASE + 0x0410000)
+//#define SE_AHB_SIO_BRIDGE 	 	   	(SE_REGISTER_BASE + 0x0420000)
+//#define SE_AHB_PER_APB_BRIDGE 	   	(SE_REGISTER_BASE + 0x0430000)	
+#define SE_GPIO_BASE				   	(SE_REGISTER_BASE + 0x0420000)	 	/*  4 K */	
+#define SE_SIO_UART_0_BASE			   	(SE_REGISTER_BASE + 0x0421000)	 	/*  4 K */
+#define SE_SIO_UART_1_BASE			   	(SE_REGISTER_BASE + 0x0422000)    	/*  4 K */
+#define SE_SYS_WAKEUP_BASE			   	(SE_REGISTER_BASE + 0x0425000)    	/*  4 K */
+#define SE_KCS1_KCS2_BASE			   	(SE_REGISTER_BASE + 0x0426000)    	/*  512 */
+#define SE_KCS3_BASE				   	(SE_REGISTER_BASE + 0x0426200)    	/*  256 */
+#define SE_KCS4_BASE			       	(SE_REGISTER_BASE + 0x0426300)	 	/*  256 */
+#define SE_KCS5_BT_SMIC_MAIL_BASE	   	(SE_REGISTER_BASE + 0x0426400)		/*  256 */
+#define SE_PILOT_SPEC_BASE             	(SE_REGISTER_BASE + 0x0426500)		/* 3K - 256 */	
+#define SE_WDT_MSFT_BASE  	           	(SE_REGISTER_BASE + 0x0427000)		/*  4 K */
+#define SE_RTC_BASE		        	   	(SE_REGISTER_BASE + 0x0428000)		/*  4 K */  
+#define SE_HOST_SPI_BASE		       	(SE_REGISTER_BASE + 0x0429000)	    /*  256 */
+#define SE_TAP_BASE                    	(SE_REGISTER_BASE + 0x0429100)		/*  256 */
+#define SE_WDT_BMC_BASE                	(SE_REGISTER_BASE + 0x0410000)		/*  4 K */		
+#define SE_TIMER_BASE				   	(SE_REGISTER_BASE + 0x0411000)		/*  4 K */
+#define SE_PS2_BASE					   	(SE_REGISTER_BASE + 0x0412000)		/*  4 K */
+#define SE_FAN_TACH_PWM_BASE			(SE_REGISTER_BASE + 0x0413000)		/*  4 K */
+#define SE_ADC_THERMAL_BASE				(SE_REGISTER_BASE + 0x0414000)	 	/*  4 K */
+#define SE_VIRTUAL_UART_0_BASE			(SE_REGISTER_BASE + 0x0415000)		/*  4 K */
+#define SE_VIRTUAL_UART_1_BASE			(SE_REGISTER_BASE + 0x0416000)		/*  4 K */
+#define SE_BOMBER_BASE                  (SE_REGISTER_BASE + 0x0417000) 	 	/*  4 K */
+#define SE_PECI_BASE                 	(SE_REGISTER_BASE + 0x0418000)		/* 32 K */
+#define SE_UART_2_BASE	                (SE_REGISTER_BASE + 0x0430000)		/*  4 K */
+#define SE_UART_3_BASE	                (SE_REGISTER_BASE + 0x0431000)		/*  4 K */
+#define SE_UART_4_BASE	                (SE_REGISTER_BASE + 0x0432000)		/*  4 K */
+#define SE_I2C_0_BASE	                (SE_REGISTER_BASE + 0x0433000)		/*  4 K */
+#define SE_I2C_1_BASE	                (SE_REGISTER_BASE + 0x0434000)		/*  4 K */
+#define SE_I2C_2_BASE	                (SE_REGISTER_BASE + 0x0435000)		/*  4 K */
+#define SE_I2C_3_BASE	                (SE_REGISTER_BASE + 0x0436000)		/*  4 K */
+#define SE_I2C_4_BASE	                (SE_REGISTER_BASE + 0x0437000)		/*  4 K */
+#define SE_I2C_5_BASE	                (SE_REGISTER_BASE + 0x0438000)		/*  4 K */
+#define SE_I2C_6_BASE	                (SE_REGISTER_BASE + 0x0439000)		/*  4 K */
+#define SE_I2C_7_BASE	                (SE_REGISTER_BASE + 0x043A000)		/*  4 K */
+#define SE_I2C_8_BASE	                (SE_REGISTER_BASE + 0x043C000)		/*  4 K */
+#define SE_I2C_9_BASE	                (SE_REGISTER_BASE + 0x043D000)		/*  4 K */
+#define SE_BACKUP_SPI_BASE	            (SE_REGISTER_BASE + 0x0280000)		/*  4 K */
+#define SE_RES_DEB_BASE                 (SE_REGISTER_BASE + 0x0100800)     /* 256  */
+
+/*--------------- Virtual address of the IO Registers Region  ------------*/
+#define SE_REGISTER_VA_BASE				IO_ADDRESS(SE_REGISTER_BASE)
+#define SE_INTC_VA_BASE					IO_ADDRESS(SE_INTC_BASE)
+#define SE_LPC_ROM_VA_BASE				IO_ADDRESS(SE_LPC_ROM_BASE)
+#define SE_SYS_CLK_VA_BASE				IO_ADDRESS(SE_SYS_CLK_BASE)
+#define SE_SCRATCH_128_VA_BASE			IO_ADDRESS(SE_SCRATCH_128_BASE)
+#define SE_TOP_LVL_PIN_VA_BASE          IO_ADDRESS(SE_TOP_LVL_PIN_BASE) 
+#define SE_SCRATCH_RAM_VA_BASE			IO_ADDRESS(SE_SCRATCH_RAM_BASE)
+#define SE_BOOT_SPI_VA_BASE				IO_ADDRESS(SE_BOOT_SPI_BASE)
+#define SE_DDR2_CTRL_VA_BASE			IO_ADDRESS(SE_DDR2_CTRL_BASE)
+#define SE_MAC_A_VA_BASE				IO_ADDRESS(SE_MAC_A_BASE)
+#define SE_MAC_B_VA_BASE				IO_ADDRESS(SE_MAC_B_BASE)
+#define SE_USB_0_VA_BASE				IO_ADDRESS(SE_USB_0_BASE)
+#define SE_USB_1_VA_BASE				IO_ADDRESS(SE_USB_1_BASE)
+#define SE_FGE_VA_BASE					IO_ADDRESS(SE_FGE_BASE)
+#define SE_SECURITY_VA_BASE				IO_ADDRESS(SE_SECURITY_BASE)
+#define SE_AHB_DMA_VA_BASE				IO_ADDRESS(SE_AHB_DMA_BASE)
+#define SE_GPIO_VA_BASE					IO_ADDRESS(SE_GPIO_BASE)
+#define SE_SIO_UART_0_VA_BASE			IO_ADDRESS(SE_SIO_UART_0_BASE)
+#define SE_SIO_UART_1_VA_BASE			IO_ADDRESS(SE_SIO_UART_1_BASE)
+#define SE_SYS_WAKEUP_VA_BASE			IO_ADDRESS(SE_SYS_WAKEUP_BASE)
+#define SE_KCS1_KCS2_VA_BASE			IO_ADDRESS(SE_KCS1_KCS2_BASE)
+#define SE_KCS3_VA_BASE					IO_ADDRESS(SE_KCS3_BASE)
+#define SE_KCS4_VA_BASE					IO_ADDRESS(SE_KCS4_BASE)
+#define SE_KCS5_BT_SMIC_MAIL_VA_BASE	IO_ADDRESS(SE_KCS5_BT_SMIC_MAIL_BASE)
+#define SE_PILOT_SPEC_VA_BASE			IO_ADDRESS(SE_PILOT_SPEC_BASE)
+#define SE_WDT_MSFT_VA_BASE				IO_ADDRESS(SE_WDT_MSFT_BASE)
+#define SE_RTC_VA_BASE					IO_ADDRESS(SE_RTC_BASE)
+#define SE_HOST_SPI_VA_BASE				IO_ADDRESS(SE_HOST_SPI_BASE)
+#define SE_TAP_VA_BASE					IO_ADDRESS(SE_TAP_BASE)
+#define SE_WDT_BMC_VA_BASE				IO_ADDRESS(SE_WDT_BMC_BASE)
+#define SE_TIMER_VA_BASE				IO_ADDRESS(SE_TIMER_BASE)
+#define SE_PS2_VA_BASE					IO_ADDRESS(SE_PS2_BASE)
+#define SE_FAN_TACH_PWM_VA_BASE			IO_ADDRESS(SE_FAN_TACH_PWM_BASE)
+#define SE_ADC_THERMAL_VA_BASE			IO_ADDRESS(SE_ADC_THERMAL_BASE)
+#define SE_VIRTUAL_UART_0_VA_BASE		IO_ADDRESS(SE_VIRTUAL_UART_0_BASE)
+#define SE_VIRTUAL_UART_1_VA_BASE		IO_ADDRESS(SE_VIRTUAL_UART_1_BASE)
+#define SE_BOMBER_VA_BASE				IO_ADDRESS(SE_BOMBER_BASE)
+#define SE_PECI_VA_BASE					IO_ADDRESS(SE_PECI_BASE)
+#define SE_UART_2_VA_BASE				IO_ADDRESS(SE_UART_2_BASE)
+#define SE_UART_3_VA_BASE				IO_ADDRESS(SE_UART_3_BASE)
+#define SE_UART_4_VA_BASE				IO_ADDRESS(SE_UART_4_BASE)
+#define SE_I2C_0_VA_BASE				IO_ADDRESS(SE_I2C_0_BASE)
+#define SE_I2C_1_VA_BASE				IO_ADDRESS(SE_I2C_1_BASE)
+#define SE_I2C_2_VA_BASE				IO_ADDRESS(SE_I2C_2_BASE)
+#define SE_I2C_3_VA_BASE				IO_ADDRESS(SE_I2C_3_BASE)
+#define SE_I2C_4_VA_BASE				IO_ADDRESS(SE_I2C_4_BASE)
+#define SE_I2C_5_VA_BASE				IO_ADDRESS(SE_I2C_5_BASE)
+#define SE_I2C_6_VA_BASE				IO_ADDRESS(SE_I2C_6_BASE)
+#define SE_I2C_7_VA_BASE				IO_ADDRESS(SE_I2C_7_BASE)
+#define SE_I2C_8_VA_BASE				IO_ADDRESS(SE_I2C_8_BASE)
+#define SE_I2C_9_VA_BASE				IO_ADDRESS(SE_I2C_9_BASE)
+#define SE_BACKUP_SPI_VA_BASE			IO_ADDRESS(SE_BACKUP_SPI_BASE)
+#define SE_RES_DEB_VA_BASE             IO_ADDRESS(SE_RES_DEB_BASE)
+
+/*****************************************************************
+					  IRQ Assignment
+*****************************************************************/
+#define GIC_IRQS	256
+//#define NR_IRQS				GIC_IRQS
+
+#define IRQ_MAC_A		  32
+#define IRQ_MAC_B    	          33
+#define IRQ_FGE                   34
+#define IRQ_USB_1_0               35 //usb host
+#define IRQ_USB2_INT     	  62
+#define IRQ_USB_2_0		  62
+#define IRQ_TIMER_0               43
+#define IRQ_TIMER_1               44
+#define IRQ_GPIO		  40
+#define IRQ_SYS_WAKEUP		  41
+#define IRQ_KCS_BT_SMIC_MAIL	  42
+#define IRQ_UART_2                46
+#define IRQ_UART_3		  47
+#define IRQ_UART_4                48
+#define IRQ_ICMB		  55
+#define IRQ_I2C_0                 49
+#define IRQ_I2C_1                 50
+#define IRQ_I2C_2                 51
+#define IRQ_I2C_3                 52
+#define IRQ_I2C_4                 53
+#define IRQ_I2C_5		          54
+#define IRQ_I2C_6		          56
+#define IRQ_I2C_7		          57
+#define IRQ_I2C_8		          58
+#define IRQ_I2C_9		          59
+#define IRQ_SYS_CLK_SWITCH        36
+#define IRQ_RTC	                  92
+#define IRQ_SECURITY			  37
+#define IRQ_BOMBER			  45
+#define IRQ_BMC_SSP_DOORBELL           	  39
+#define IRQ_SSP_BMC_DOORBELL              38
+#define IRQ_ESPI_VWIRE          76
+#define IRQ_ESPI_OOB            77
+#define IRQ_ESPI_SAFS           78
+#define IRQ_SIO_WDT				79
+#define IRQ_SIO_PSR				80
+#define IRQ_SIO_SWC				81
+#define IRQ_V_UART_0				82
+#define IRQ_V_UART_1				83
+#define IRQ_BMC_WDT				91
+#define IRQ_SDHC1_INT					101
+#define IRQ_EMMC_INT					102
+#define IRQ_PS2					93
+#define IRQ_PWM					94
+#define IRQ_PECI				95
+#define IRQ_DDR2				96
+#define IRQ_SPI					97
+
+#define IRQ_CRYPTO_ENGINE				37
+#define IRQ_BOMBER_INT					45
+#define IRQ_SSP_TO_ARM					38
+#define IRQ_ARM_TO_SSP					39
+#define IRQ_SDHC_INT					100
+#define IRQ_NAND_INT					103
+#define IRQ_AHB2PCI_INT					104
+#define IRQ_TIMER4_INT					87
+#define IRQ_TIMER5_INT					88
+#define IRQ_TIMER6_INT					89
+#define IRQ_I2C7_INT					57
+#define IRQ_I2C8_INT					58
+#define IRQ_PCIE_TEST				107
+#define IRQ_HW_DBG_INT					108
+
+#define IRQ_USB_HUB					62
+#define IRQ_USB_DEV0					63
+#define IRQ_USB_DEV1					64
+#define IRQ_USB_DEV2					65
+#define IRQ_USB_DEV3					66
+#define IRQ_USB_DEV4					67
+#define IRQ_USB_DEV5					68
+#define IRQ_USB_DEV6					69
+#define MAX_SE_ETH		2
+
+#define P4SMPBOOT_BASE_ADDR_F0  0x40100D04
+#define P4SMPBOOT_COMM_ADDR_F0  0x40100D0C
+
+
+#endif
